starting place and route

****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:34:34 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Wed Dec 17 01:15:46 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source skip/runs/run_2025-12-17_00-53-35/jacobi_1d_imper-0/out/vivado/Timing_based_target_10.00_cp_9.70/temp-call-vivado-impl-for-dynamatic.tcl -notrace
No verilog files found: no files matched glob pattern "skip/runs/run_2025-12-17_00-53-35/jacobi_1d_imper-0/out/hdl/*.v"
Command: synth_design -top jacobi_1d_imper -part xc7k160tfbg484-3 -no_iobuf -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: [Device 21-403] Loading part xc7k160tfbg484-3
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 7 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 1282164
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1882.965 ; gain = 406.793 ; free physical = 56649 ; free virtual = 212497
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'jacobi_1d_imper' [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-17_00-53-35/jacobi_1d_imper-0/out/hdl/jacobi_1d_imper.vhd:36]
INFO: [Synth 8-638] synthesizing module 'fork_dataless' [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-17_00-53-35/jacobi_1d_imper-0/out/hdl/fork_dataless.vhd:20]
	Parameter SIZE bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'or_n' [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-17_00-53-35/jacobi_1d_imper-0/out/hdl/logic.vhd:58]
	Parameter SIZE bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'or_n' (0#1) [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-17_00-53-35/jacobi_1d_imper-0/out/hdl/logic.vhd:58]
INFO: [Synth 8-638] synthesizing module 'eager_fork_register_block' [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-17_00-53-35/jacobi_1d_imper-0/out/hdl/eager_fork_register_block.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'eager_fork_register_block' (0#1) [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-17_00-53-35/jacobi_1d_imper-0/out/hdl/eager_fork_register_block.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'fork_dataless' (0#1) [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-17_00-53-35/jacobi_1d_imper-0/out/hdl/fork_dataless.vhd:20]
INFO: [Synth 8-638] synthesizing module 'mem_controller' [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-17_00-53-35/jacobi_1d_imper-0/out/hdl/mem_controller.vhd:58]
	Parameter NUM_CONTROLS bound to: 1 - type: integer 
	Parameter NUM_LOADS bound to: 1 - type: integer 
	Parameter NUM_STORES bound to: 1 - type: integer 
	Parameter DATA_TYPE bound to: 32 - type: integer 
	Parameter ADDR_TYPE bound to: 7 - type: integer 
INFO: [Synth 8-638] synthesizing module 'mem_controller_loadless' [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-17_00-53-35/jacobi_1d_imper-0/out/hdl/mem_controller_loadless.vhd:54]
	Parameter NUM_CONTROLS bound to: 1 - type: integer 
	Parameter NUM_STORES bound to: 1 - type: integer 
	Parameter DATA_TYPE bound to: 32 - type: integer 
	Parameter ADDR_TYPE bound to: 7 - type: integer 
INFO: [Synth 8-638] synthesizing module 'write_memory_arbiter' [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-17_00-53-35/jacobi_1d_imper-0/out/hdl/mc_support.vhd:442]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
	Parameter ADDR_TYPE bound to: 7 - type: integer 
	Parameter DATA_TYPE bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'write_priority' [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-17_00-53-35/jacobi_1d_imper-0/out/hdl/mc_support.vhd:390]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'write_priority' (0#1) [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-17_00-53-35/jacobi_1d_imper-0/out/hdl/mc_support.vhd:390]
INFO: [Synth 8-638] synthesizing module 'write_address_mux' [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-17_00-53-35/jacobi_1d_imper-0/out/hdl/mc_support.vhd:279]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
	Parameter ADDR_TYPE bound to: 7 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'write_address_mux' (0#1) [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-17_00-53-35/jacobi_1d_imper-0/out/hdl/mc_support.vhd:279]
INFO: [Synth 8-638] synthesizing module 'write_address_ready' [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-17_00-53-35/jacobi_1d_imper-0/out/hdl/mc_support.vhd:311]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'write_address_ready' (0#1) [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-17_00-53-35/jacobi_1d_imper-0/out/hdl/mc_support.vhd:311]
INFO: [Synth 8-638] synthesizing module 'write_data_signals' [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-17_00-53-35/jacobi_1d_imper-0/out/hdl/mc_support.vhd:342]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
	Parameter DATA_TYPE bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'write_data_signals' (0#1) [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-17_00-53-35/jacobi_1d_imper-0/out/hdl/mc_support.vhd:342]
INFO: [Synth 8-256] done synthesizing module 'write_memory_arbiter' (0#1) [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-17_00-53-35/jacobi_1d_imper-0/out/hdl/mc_support.vhd:442]
INFO: [Synth 8-638] synthesizing module 'mc_control' [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-17_00-53-35/jacobi_1d_imper-0/out/hdl/mc_support.vhd:524]
INFO: [Synth 8-256] done synthesizing module 'mc_control' (0#1) [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-17_00-53-35/jacobi_1d_imper-0/out/hdl/mc_support.vhd:524]
INFO: [Synth 8-256] done synthesizing module 'mem_controller_loadless' (0#1) [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-17_00-53-35/jacobi_1d_imper-0/out/hdl/mem_controller_loadless.vhd:54]
INFO: [Synth 8-638] synthesizing module 'read_memory_arbiter' [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-17_00-53-35/jacobi_1d_imper-0/out/hdl/mc_support.vhd:199]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
	Parameter ADDR_TYPE bound to: 7 - type: integer 
	Parameter DATA_TYPE bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'read_priority' [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-17_00-53-35/jacobi_1d_imper-0/out/hdl/mc_support.vhd:153]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'read_priority' (0#1) [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-17_00-53-35/jacobi_1d_imper-0/out/hdl/mc_support.vhd:153]
INFO: [Synth 8-638] synthesizing module 'read_address_mux' [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-17_00-53-35/jacobi_1d_imper-0/out/hdl/mc_support.vhd:19]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
	Parameter ADDR_TYPE bound to: 7 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'read_address_mux' (0#1) [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-17_00-53-35/jacobi_1d_imper-0/out/hdl/mc_support.vhd:19]
INFO: [Synth 8-638] synthesizing module 'read_address_ready' [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-17_00-53-35/jacobi_1d_imper-0/out/hdl/mc_support.vhd:50]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'read_address_ready' (0#1) [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-17_00-53-35/jacobi_1d_imper-0/out/hdl/mc_support.vhd:50]
INFO: [Synth 8-638] synthesizing module 'read_data_signals' [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-17_00-53-35/jacobi_1d_imper-0/out/hdl/mc_support.vhd:78]
	Parameter ARBITER_SIZE bound to: 1 - type: integer 
	Parameter DATA_TYPE bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'read_data_signals' (0#1) [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-17_00-53-35/jacobi_1d_imper-0/out/hdl/mc_support.vhd:78]
INFO: [Synth 8-256] done synthesizing module 'read_memory_arbiter' (0#1) [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-17_00-53-35/jacobi_1d_imper-0/out/hdl/mc_support.vhd:199]
INFO: [Synth 8-256] done synthesizing module 'mem_controller' (0#1) [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-17_00-53-35/jacobi_1d_imper-0/out/hdl/mem_controller.vhd:58]
INFO: [Synth 8-638] synthesizing module 'mem_controller__parameterized0' [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-17_00-53-35/jacobi_1d_imper-0/out/hdl/mem_controller.vhd:58]
	Parameter NUM_CONTROLS bound to: 1 - type: integer 
	Parameter NUM_LOADS bound to: 3 - type: integer 
	Parameter NUM_STORES bound to: 1 - type: integer 
	Parameter DATA_TYPE bound to: 32 - type: integer 
	Parameter ADDR_TYPE bound to: 7 - type: integer 
INFO: [Synth 8-638] synthesizing module 'read_memory_arbiter__parameterized0' [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-17_00-53-35/jacobi_1d_imper-0/out/hdl/mc_support.vhd:199]
	Parameter ARBITER_SIZE bound to: 3 - type: integer 
	Parameter ADDR_TYPE bound to: 7 - type: integer 
	Parameter DATA_TYPE bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'read_priority__parameterized0' [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-17_00-53-35/jacobi_1d_imper-0/out/hdl/mc_support.vhd:153]
	Parameter ARBITER_SIZE bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'read_priority__parameterized0' (0#1) [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-17_00-53-35/jacobi_1d_imper-0/out/hdl/mc_support.vhd:153]
INFO: [Synth 8-638] synthesizing module 'read_address_mux__parameterized0' [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-17_00-53-35/jacobi_1d_imper-0/out/hdl/mc_support.vhd:19]
	Parameter ARBITER_SIZE bound to: 3 - type: integer 
	Parameter ADDR_TYPE bound to: 7 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'read_address_mux__parameterized0' (0#1) [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-17_00-53-35/jacobi_1d_imper-0/out/hdl/mc_support.vhd:19]
INFO: [Synth 8-638] synthesizing module 'read_address_ready__parameterized0' [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-17_00-53-35/jacobi_1d_imper-0/out/hdl/mc_support.vhd:50]
	Parameter ARBITER_SIZE bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'read_address_ready__parameterized0' (0#1) [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-17_00-53-35/jacobi_1d_imper-0/out/hdl/mc_support.vhd:50]
INFO: [Synth 8-638] synthesizing module 'read_data_signals__parameterized0' [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-17_00-53-35/jacobi_1d_imper-0/out/hdl/mc_support.vhd:78]
	Parameter ARBITER_SIZE bound to: 3 - type: integer 
	Parameter DATA_TYPE bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'read_data_signals__parameterized0' (0#1) [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-17_00-53-35/jacobi_1d_imper-0/out/hdl/mc_support.vhd:78]
INFO: [Synth 8-256] done synthesizing module 'read_memory_arbiter__parameterized0' (0#1) [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-17_00-53-35/jacobi_1d_imper-0/out/hdl/mc_support.vhd:199]
INFO: [Synth 8-256] done synthesizing module 'mem_controller__parameterized0' (0#1) [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-17_00-53-35/jacobi_1d_imper-0/out/hdl/mem_controller.vhd:58]
INFO: [Synth 8-638] synthesizing module 'handshake_constant_0' [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-17_00-53-35/jacobi_1d_imper-0/out/hdl/handshake_constant_0.vhd:21]
	Parameter DATA_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'handshake_constant_0' (0#1) [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-17_00-53-35/jacobi_1d_imper-0/out/hdl/handshake_constant_0.vhd:21]
INFO: [Synth 8-638] synthesizing module 'extsi' [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-17_00-53-35/jacobi_1d_imper-0/out/hdl/extsi.vhd:23]
	Parameter INPUT_TYPE bound to: 1 - type: integer 
	Parameter OUTPUT_TYPE bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'extsi' (0#1) [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-17_00-53-35/jacobi_1d_imper-0/out/hdl/extsi.vhd:23]
INFO: [Synth 8-638] synthesizing module 'mux_dataless' [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-17_00-53-35/jacobi_1d_imper-0/out/hdl/mux_dataless.vhd:26]
	Parameter SIZE bound to: 2 - type: integer 
	Parameter SELECT_TYPE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mux_dataless' (0#1) [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-17_00-53-35/jacobi_1d_imper-0/out/hdl/mux_dataless.vhd:26]
INFO: [Synth 8-638] synthesizing module 'tehb_init' [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-17_00-53-35/jacobi_1d_imper-0/out/hdl/tehb_init.vhd:26]
	Parameter DATA_TYPE bound to: 1 - type: integer 
	Parameter INITIAL_VALUE bound to: 0 - type: integer 
INFO: [Synth 8-638] synthesizing module 'tehb_dataless_init' [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-17_00-53-35/jacobi_1d_imper-0/out/hdl/tehb_dataless_init.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'tehb_dataless_init' (0#1) [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-17_00-53-35/jacobi_1d_imper-0/out/hdl/tehb_dataless_init.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'tehb_init' (0#1) [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-17_00-53-35/jacobi_1d_imper-0/out/hdl/tehb_init.vhd:26]
INFO: [Synth 8-638] synthesizing module 'mux' [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-17_00-53-35/jacobi_1d_imper-0/out/hdl/mux.vhd:31]
	Parameter SIZE bound to: 2 - type: integer 
	Parameter DATA_TYPE bound to: 3 - type: integer 
	Parameter SELECT_TYPE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mux' (0#1) [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-17_00-53-35/jacobi_1d_imper-0/out/hdl/mux.vhd:31]
INFO: [Synth 8-638] synthesizing module 'control_merge_dataless' [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-17_00-53-35/jacobi_1d_imper-0/out/hdl/control_merge_dataless.vhd:25]
	Parameter SIZE bound to: 2 - type: integer 
	Parameter INDEX_TYPE bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'merge_dataless' [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-17_00-53-35/jacobi_1d_imper-0/out/hdl/merge_dataless.vhd:20]
	Parameter SIZE bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'merge_dataless' (0#1) [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-17_00-53-35/jacobi_1d_imper-0/out/hdl/merge_dataless.vhd:20]
INFO: [Synth 8-638] synthesizing module 'tehb' [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-17_00-53-35/jacobi_1d_imper-0/out/hdl/tehb.vhd:22]
	Parameter DATA_TYPE bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'tehb_dataless' [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-17_00-53-35/jacobi_1d_imper-0/out/hdl/tehb_dataless.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'tehb_dataless' (0#1) [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-17_00-53-35/jacobi_1d_imper-0/out/hdl/tehb_dataless.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'tehb' (0#1) [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-17_00-53-35/jacobi_1d_imper-0/out/hdl/tehb.vhd:22]
INFO: [Synth 8-638] synthesizing module 'fork_dataless__parameterized0' [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-17_00-53-35/jacobi_1d_imper-0/out/hdl/fork_dataless.vhd:20]
	Parameter SIZE bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'or_n__parameterized0' [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-17_00-53-35/jacobi_1d_imper-0/out/hdl/logic.vhd:58]
	Parameter SIZE bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'or_n__parameterized0' (0#1) [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-17_00-53-35/jacobi_1d_imper-0/out/hdl/logic.vhd:58]
INFO: [Synth 8-256] done synthesizing module 'fork_dataless__parameterized0' (0#1) [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-17_00-53-35/jacobi_1d_imper-0/out/hdl/fork_dataless.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'control_merge_dataless' (0#1) [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-17_00-53-35/jacobi_1d_imper-0/out/hdl/control_merge_dataless.vhd:25]
INFO: [Synth 8-638] synthesizing module 'fork_dataless__parameterized1' [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-17_00-53-35/jacobi_1d_imper-0/out/hdl/fork_dataless.vhd:20]
	Parameter SIZE bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fork_dataless__parameterized1' (0#1) [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-17_00-53-35/jacobi_1d_imper-0/out/hdl/fork_dataless.vhd:20]
INFO: [Synth 8-638] synthesizing module 'handshake_constant_1' [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-17_00-53-35/jacobi_1d_imper-0/out/hdl/handshake_constant_1.vhd:21]
	Parameter DATA_WIDTH bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'handshake_constant_1' (0#1) [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-17_00-53-35/jacobi_1d_imper-0/out/hdl/handshake_constant_1.vhd:21]
INFO: [Synth 8-638] synthesizing module 'extsi__parameterized0' [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-17_00-53-35/jacobi_1d_imper-0/out/hdl/extsi.vhd:23]
	Parameter INPUT_TYPE bound to: 2 - type: integer 
	Parameter OUTPUT_TYPE bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'extsi__parameterized0' (0#1) [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-17_00-53-35/jacobi_1d_imper-0/out/hdl/extsi.vhd:23]
INFO: [Synth 8-638] synthesizing module 'tehb__parameterized0' [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-17_00-53-35/jacobi_1d_imper-0/out/hdl/tehb.vhd:22]
	Parameter DATA_TYPE bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'tehb__parameterized0' (0#1) [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-17_00-53-35/jacobi_1d_imper-0/out/hdl/tehb.vhd:22]
INFO: [Synth 8-638] synthesizing module 'cond_br_dataless' [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-17_00-53-35/jacobi_1d_imper-0/out/hdl/cond_br_dataless.vhd:24]
INFO: [Synth 8-638] synthesizing module '\join ' [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-17_00-53-35/jacobi_1d_imper-0/out/hdl/join.vhd:18]
	Parameter SIZE bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'and_n' [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-17_00-53-35/jacobi_1d_imper-0/out/hdl/logic.vhd:16]
	Parameter SIZE bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'and_n' (0#1) [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-17_00-53-35/jacobi_1d_imper-0/out/hdl/logic.vhd:16]
INFO: [Synth 8-256] done synthesizing module '\join ' (0#1) [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-17_00-53-35/jacobi_1d_imper-0/out/hdl/join.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'cond_br_dataless' (0#1) [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-17_00-53-35/jacobi_1d_imper-0/out/hdl/cond_br_dataless.vhd:24]
INFO: [Synth 8-638] synthesizing module 'sink_dataless' [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-17_00-53-35/jacobi_1d_imper-0/out/hdl/sink_dataless.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'sink_dataless' (0#1) [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-17_00-53-35/jacobi_1d_imper-0/out/hdl/sink_dataless.vhd:14]
INFO: [Synth 8-638] synthesizing module 'oehb_dataless' [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-17_00-53-35/jacobi_1d_imper-0/out/hdl/oehb_dataless.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'oehb_dataless' (0#1) [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-17_00-53-35/jacobi_1d_imper-0/out/hdl/oehb_dataless.vhd:17]
INFO: [Synth 8-638] synthesizing module 'fork_dataless__parameterized2' [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-17_00-53-35/jacobi_1d_imper-0/out/hdl/fork_dataless.vhd:20]
	Parameter SIZE bound to: 5 - type: integer 
INFO: [Synth 8-638] synthesizing module 'or_n__parameterized1' [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-17_00-53-35/jacobi_1d_imper-0/out/hdl/logic.vhd:58]
	Parameter SIZE bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'or_n__parameterized1' (0#1) [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-17_00-53-35/jacobi_1d_imper-0/out/hdl/logic.vhd:58]
INFO: [Synth 8-256] done synthesizing module 'fork_dataless__parameterized2' (0#1) [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-17_00-53-35/jacobi_1d_imper-0/out/hdl/fork_dataless.vhd:20]
INFO: [Synth 8-638] synthesizing module 'unbundle' [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-17_00-53-35/jacobi_1d_imper-0/out/hdl/unbundle.vhd:22]
	Parameter DATA_TYPE bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'unbundle' (0#1) [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-17_00-53-35/jacobi_1d_imper-0/out/hdl/unbundle.vhd:22]
INFO: [Synth 8-638] synthesizing module 'mux__parameterized0' [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-17_00-53-35/jacobi_1d_imper-0/out/hdl/mux.vhd:31]
	Parameter SIZE bound to: 2 - type: integer 
	Parameter DATA_TYPE bound to: 8 - type: integer 
	Parameter SELECT_TYPE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mux__parameterized0' (0#1) [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-17_00-53-35/jacobi_1d_imper-0/out/hdl/mux.vhd:31]
INFO: [Synth 8-638] synthesizing module 'tehb__parameterized1' [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-17_00-53-35/jacobi_1d_imper-0/out/hdl/tehb.vhd:22]
	Parameter DATA_TYPE bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'tehb__parameterized1' (0#1) [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-17_00-53-35/jacobi_1d_imper-0/out/hdl/tehb.vhd:22]
INFO: [Synth 8-638] synthesizing module 'handshake_fork' [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-17_00-53-35/jacobi_1d_imper-0/out/hdl/handshake_fork.vhd:23]
	Parameter SIZE bound to: 3 - type: integer 
	Parameter DATA_TYPE bound to: 8 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fork_dataless__parameterized3' [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-17_00-53-35/jacobi_1d_imper-0/out/hdl/fork_dataless.vhd:20]
	Parameter SIZE bound to: 3 - type: integer 
INFO: [Synth 8-638] synthesizing module 'or_n__parameterized2' [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-17_00-53-35/jacobi_1d_imper-0/out/hdl/logic.vhd:58]
	Parameter SIZE bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'or_n__parameterized2' (0#1) [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-17_00-53-35/jacobi_1d_imper-0/out/hdl/logic.vhd:58]
INFO: [Synth 8-256] done synthesizing module 'fork_dataless__parameterized3' (0#1) [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-17_00-53-35/jacobi_1d_imper-0/out/hdl/fork_dataless.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork' (0#1) [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-17_00-53-35/jacobi_1d_imper-0/out/hdl/handshake_fork.vhd:23]
INFO: [Synth 8-638] synthesizing module 'extsi__parameterized1' [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-17_00-53-35/jacobi_1d_imper-0/out/hdl/extsi.vhd:23]
	Parameter INPUT_TYPE bound to: 8 - type: integer 
	Parameter OUTPUT_TYPE bound to: 9 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'extsi__parameterized1' (0#1) [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-17_00-53-35/jacobi_1d_imper-0/out/hdl/extsi.vhd:23]
INFO: [Synth 8-638] synthesizing module 'extsi__parameterized2' [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-17_00-53-35/jacobi_1d_imper-0/out/hdl/extsi.vhd:23]
	Parameter INPUT_TYPE bound to: 8 - type: integer 
	Parameter OUTPUT_TYPE bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'extsi__parameterized2' (0#1) [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-17_00-53-35/jacobi_1d_imper-0/out/hdl/extsi.vhd:23]
INFO: [Synth 8-638] synthesizing module 'handshake_fork__parameterized0' [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-17_00-53-35/jacobi_1d_imper-0/out/hdl/handshake_fork.vhd:23]
	Parameter SIZE bound to: 3 - type: integer 
	Parameter DATA_TYPE bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'handshake_fork__parameterized0' (0#1) [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-17_00-53-35/jacobi_1d_imper-0/out/hdl/handshake_fork.vhd:23]
INFO: [Synth 8-638] synthesizing module 'handshake_fork__parameterized1' [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-17_00-53-35/jacobi_1d_imper-0/out/hdl/handshake_fork.vhd:23]
	Parameter SIZE bound to: 2 - type: integer 
	Parameter DATA_TYPE bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fork_dataless__parameterized4' [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-17_00-53-35/jacobi_1d_imper-0/out/hdl/fork_dataless.vhd:20]
	Parameter SIZE bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fork_dataless__parameterized4' (0#1) [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-17_00-53-35/jacobi_1d_imper-0/out/hdl/fork_dataless.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork__parameterized1' (0#1) [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-17_00-53-35/jacobi_1d_imper-0/out/hdl/handshake_fork.vhd:23]
INFO: [Synth 8-638] synthesizing module 'handshake_fork__parameterized2' [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-17_00-53-35/jacobi_1d_imper-0/out/hdl/handshake_fork.vhd:23]
	Parameter SIZE bound to: 4 - type: integer 
	Parameter DATA_TYPE bound to: 2 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fork_dataless__parameterized5' [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-17_00-53-35/jacobi_1d_imper-0/out/hdl/fork_dataless.vhd:20]
	Parameter SIZE bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'fork_dataless__parameterized5' (0#1) [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-17_00-53-35/jacobi_1d_imper-0/out/hdl/fork_dataless.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork__parameterized2' (0#1) [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-17_00-53-35/jacobi_1d_imper-0/out/hdl/handshake_fork.vhd:23]
INFO: [Synth 8-638] synthesizing module 'extsi__parameterized3' [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-17_00-53-35/jacobi_1d_imper-0/out/hdl/extsi.vhd:23]
	Parameter INPUT_TYPE bound to: 2 - type: integer 
	Parameter OUTPUT_TYPE bound to: 9 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'extsi__parameterized3' (0#1) [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-17_00-53-35/jacobi_1d_imper-0/out/hdl/extsi.vhd:23]
INFO: [Synth 8-638] synthesizing module 'extsi__parameterized4' [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-17_00-53-35/jacobi_1d_imper-0/out/hdl/extsi.vhd:23]
	Parameter INPUT_TYPE bound to: 2 - type: integer 
	Parameter OUTPUT_TYPE bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'extsi__parameterized4' (0#1) [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-17_00-53-35/jacobi_1d_imper-0/out/hdl/extsi.vhd:23]
INFO: [Synth 8-638] synthesizing module 'source' [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-17_00-53-35/jacobi_1d_imper-0/out/hdl/source.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'source' (0#1) [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-17_00-53-35/jacobi_1d_imper-0/out/hdl/source.vhd:15]
INFO: [Synth 8-638] synthesizing module 'handshake_constant_2' [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-17_00-53-35/jacobi_1d_imper-0/out/hdl/handshake_constant_2.vhd:21]
	Parameter DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'handshake_constant_2' (0#1) [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-17_00-53-35/jacobi_1d_imper-0/out/hdl/handshake_constant_2.vhd:21]
INFO: [Synth 8-638] synthesizing module 'handshake_constant_3' [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-17_00-53-35/jacobi_1d_imper-0/out/hdl/handshake_constant_3.vhd:21]
	Parameter DATA_WIDTH bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'handshake_constant_3' (0#1) [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-17_00-53-35/jacobi_1d_imper-0/out/hdl/handshake_constant_3.vhd:21]
INFO: [Synth 8-638] synthesizing module 'addi' [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-17_00-53-35/jacobi_1d_imper-0/out/hdl/addi.vhd:26]
	Parameter DATA_TYPE bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'addi' (0#1) [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-17_00-53-35/jacobi_1d_imper-0/out/hdl/addi.vhd:26]
INFO: [Synth 8-638] synthesizing module 'tfifo_dataless' [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-17_00-53-35/jacobi_1d_imper-0/out/hdl/tfifo_dataless.vhd:20]
	Parameter NUM_SLOTS bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'elastic_fifo_inner_dataless' [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-17_00-53-35/jacobi_1d_imper-0/out/hdl/elastic_fifo_inner_dataless.vhd:20]
	Parameter NUM_SLOTS bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'elastic_fifo_inner_dataless' (0#1) [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-17_00-53-35/jacobi_1d_imper-0/out/hdl/elastic_fifo_inner_dataless.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'tfifo_dataless' (0#1) [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-17_00-53-35/jacobi_1d_imper-0/out/hdl/tfifo_dataless.vhd:20]
INFO: [Synth 8-638] synthesizing module 'gate' [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-17_00-53-35/jacobi_1d_imper-0/out/hdl/gate.vhd:27]
	Parameter SIZE bound to: 2 - type: integer 
	Parameter DATA_TYPE bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'join__parameterized0' [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-17_00-53-35/jacobi_1d_imper-0/out/hdl/join.vhd:18]
	Parameter SIZE bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'join__parameterized0' (0#1) [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-17_00-53-35/jacobi_1d_imper-0/out/hdl/join.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'gate' (0#1) [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-17_00-53-35/jacobi_1d_imper-0/out/hdl/gate.vhd:27]
INFO: [Synth 8-638] synthesizing module 'trunci' [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-17_00-53-35/jacobi_1d_imper-0/out/hdl/trunci.vhd:24]
	Parameter INPUT_TYPE bound to: 32 - type: integer 
	Parameter OUTPUT_TYPE bound to: 7 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'trunci' (0#1) [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-17_00-53-35/jacobi_1d_imper-0/out/hdl/trunci.vhd:24]
INFO: [Synth 8-638] synthesizing module 'load' [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-17_00-53-35/jacobi_1d_imper-0/out/hdl/load.vhd:32]
	Parameter DATA_TYPE bound to: 32 - type: integer 
	Parameter ADDR_TYPE bound to: 7 - type: integer 
INFO: [Synth 8-638] synthesizing module 'tehb__parameterized2' [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-17_00-53-35/jacobi_1d_imper-0/out/hdl/tehb.vhd:22]
	Parameter DATA_TYPE bound to: 7 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'tehb__parameterized2' (0#1) [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-17_00-53-35/jacobi_1d_imper-0/out/hdl/tehb.vhd:22]
INFO: [Synth 8-638] synthesizing module 'tehb__parameterized3' [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-17_00-53-35/jacobi_1d_imper-0/out/hdl/tehb.vhd:22]
	Parameter DATA_TYPE bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'tehb__parameterized3' (0#1) [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-17_00-53-35/jacobi_1d_imper-0/out/hdl/tehb.vhd:22]
INFO: [Synth 8-256] done synthesizing module 'load' (0#1) [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-17_00-53-35/jacobi_1d_imper-0/out/hdl/load.vhd:32]
INFO: [Synth 8-638] synthesizing module 'handshake_fork__parameterized3' [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-17_00-53-35/jacobi_1d_imper-0/out/hdl/handshake_fork.vhd:23]
	Parameter SIZE bound to: 2 - type: integer 
	Parameter DATA_TYPE bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'handshake_fork__parameterized3' (0#1) [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-17_00-53-35/jacobi_1d_imper-0/out/hdl/handshake_fork.vhd:23]
INFO: [Synth 8-638] synthesizing module 'addi__parameterized0' [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-17_00-53-35/jacobi_1d_imper-0/out/hdl/addi.vhd:26]
	Parameter DATA_TYPE bound to: 9 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'addi__parameterized0' (0#1) [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-17_00-53-35/jacobi_1d_imper-0/out/hdl/addi.vhd:26]
INFO: [Synth 8-638] synthesizing module 'extsi__parameterized5' [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-17_00-53-35/jacobi_1d_imper-0/out/hdl/extsi.vhd:23]
	Parameter INPUT_TYPE bound to: 9 - type: integer 
	Parameter OUTPUT_TYPE bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'extsi__parameterized5' (0#1) [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-17_00-53-35/jacobi_1d_imper-0/out/hdl/extsi.vhd:23]
INFO: [Synth 8-638] synthesizing module 'shli' [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-17_00-53-35/jacobi_1d_imper-0/out/hdl/shli.vhd:26]
	Parameter DATA_TYPE bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'shli' (0#1) [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-17_00-53-35/jacobi_1d_imper-0/out/hdl/shli.vhd:26]
INFO: [Synth 8-638] synthesizing module 'store' [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-17_00-53-35/jacobi_1d_imper-0/out/hdl/store.vhd:38]
	Parameter DATA_TYPE bound to: 32 - type: integer 
	Parameter ADDR_TYPE bound to: 7 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'store' (0#1) [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-17_00-53-35/jacobi_1d_imper-0/out/hdl/store.vhd:38]
INFO: [Synth 8-638] synthesizing module 'oehb' [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-17_00-53-35/jacobi_1d_imper-0/out/hdl/oehb.vhd:22]
	Parameter DATA_TYPE bound to: 9 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'oehb' (0#1) [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-17_00-53-35/jacobi_1d_imper-0/out/hdl/oehb.vhd:22]
INFO: [Synth 8-638] synthesizing module 'handshake_fork__parameterized4' [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-17_00-53-35/jacobi_1d_imper-0/out/hdl/handshake_fork.vhd:23]
	Parameter SIZE bound to: 2 - type: integer 
	Parameter DATA_TYPE bound to: 9 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'handshake_fork__parameterized4' (0#1) [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-17_00-53-35/jacobi_1d_imper-0/out/hdl/handshake_fork.vhd:23]
INFO: [Synth 8-638] synthesizing module 'trunci__parameterized0' [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-17_00-53-35/jacobi_1d_imper-0/out/hdl/trunci.vhd:24]
	Parameter INPUT_TYPE bound to: 9 - type: integer 
	Parameter OUTPUT_TYPE bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'trunci__parameterized0' (0#1) [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-17_00-53-35/jacobi_1d_imper-0/out/hdl/trunci.vhd:24]
INFO: [Synth 8-638] synthesizing module 'handshake_cmpi_0' [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-17_00-53-35/jacobi_1d_imper-0/out/hdl/handshake_cmpi_0.vhd:26]
	Parameter DATA_TYPE bound to: 9 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'handshake_cmpi_0' (0#1) [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-17_00-53-35/jacobi_1d_imper-0/out/hdl/handshake_cmpi_0.vhd:26]
INFO: [Synth 8-638] synthesizing module 'handshake_fork__parameterized5' [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-17_00-53-35/jacobi_1d_imper-0/out/hdl/handshake_fork.vhd:23]
	Parameter SIZE bound to: 10 - type: integer 
	Parameter DATA_TYPE bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fork_dataless__parameterized6' [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-17_00-53-35/jacobi_1d_imper-0/out/hdl/fork_dataless.vhd:20]
	Parameter SIZE bound to: 10 - type: integer 
INFO: [Synth 8-638] synthesizing module 'or_n__parameterized3' [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-17_00-53-35/jacobi_1d_imper-0/out/hdl/logic.vhd:58]
	Parameter SIZE bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'or_n__parameterized3' (0#1) [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-17_00-53-35/jacobi_1d_imper-0/out/hdl/logic.vhd:58]
INFO: [Synth 8-256] done synthesizing module 'fork_dataless__parameterized6' (0#1) [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-17_00-53-35/jacobi_1d_imper-0/out/hdl/fork_dataless.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork__parameterized5' (0#1) [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-17_00-53-35/jacobi_1d_imper-0/out/hdl/handshake_fork.vhd:23]
INFO: [Synth 8-638] synthesizing module 'cond_br' [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-17_00-53-35/jacobi_1d_imper-0/out/hdl/cond_br.vhd:31]
	Parameter DATA_TYPE bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'cond_br' (0#1) [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-17_00-53-35/jacobi_1d_imper-0/out/hdl/cond_br.vhd:31]
INFO: [Synth 8-638] synthesizing module 'sink' [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-17_00-53-35/jacobi_1d_imper-0/out/hdl/sink.vhd:19]
	Parameter DATA_TYPE bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sink' (0#1) [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-17_00-53-35/jacobi_1d_imper-0/out/hdl/sink.vhd:19]
INFO: [Synth 8-638] synthesizing module 'oehb__parameterized0' [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-17_00-53-35/jacobi_1d_imper-0/out/hdl/oehb.vhd:22]
	Parameter DATA_TYPE bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'oehb__parameterized0' (0#1) [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-17_00-53-35/jacobi_1d_imper-0/out/hdl/oehb.vhd:22]
INFO: [Synth 8-638] synthesizing module 'cond_br__parameterized0' [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-17_00-53-35/jacobi_1d_imper-0/out/hdl/cond_br.vhd:31]
	Parameter DATA_TYPE bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'cond_br__parameterized0' (0#1) [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-17_00-53-35/jacobi_1d_imper-0/out/hdl/cond_br.vhd:31]
INFO: [Synth 8-638] synthesizing module 'cond_br__parameterized1' [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-17_00-53-35/jacobi_1d_imper-0/out/hdl/cond_br.vhd:31]
	Parameter DATA_TYPE bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'cond_br__parameterized1' (0#1) [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-17_00-53-35/jacobi_1d_imper-0/out/hdl/cond_br.vhd:31]
INFO: [Synth 8-638] synthesizing module 'sink__parameterized0' [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-17_00-53-35/jacobi_1d_imper-0/out/hdl/sink.vhd:19]
	Parameter DATA_TYPE bound to: 2 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sink__parameterized0' (0#1) [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-17_00-53-35/jacobi_1d_imper-0/out/hdl/sink.vhd:19]
INFO: [Synth 8-638] synthesizing module 'tfifo' [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-17_00-53-35/jacobi_1d_imper-0/out/hdl/tfifo.vhd:23]
	Parameter NUM_SLOTS bound to: 2 - type: integer 
	Parameter DATA_TYPE bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'elastic_fifo_inner' [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-17_00-53-35/jacobi_1d_imper-0/out/hdl/elastic_fifo_inner.vhd:23]
	Parameter NUM_SLOTS bound to: 2 - type: integer 
	Parameter DATA_TYPE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'elastic_fifo_inner' (0#1) [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-17_00-53-35/jacobi_1d_imper-0/out/hdl/elastic_fifo_inner.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'tfifo' (0#1) [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-17_00-53-35/jacobi_1d_imper-0/out/hdl/tfifo.vhd:23]
INFO: [Synth 8-638] synthesizing module 'tfifo__parameterized0' [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-17_00-53-35/jacobi_1d_imper-0/out/hdl/tfifo.vhd:23]
	Parameter NUM_SLOTS bound to: 1 - type: integer 
	Parameter DATA_TYPE bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'elastic_fifo_inner__parameterized0' [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-17_00-53-35/jacobi_1d_imper-0/out/hdl/elastic_fifo_inner.vhd:23]
	Parameter NUM_SLOTS bound to: 1 - type: integer 
	Parameter DATA_TYPE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'elastic_fifo_inner__parameterized0' (0#1) [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-17_00-53-35/jacobi_1d_imper-0/out/hdl/elastic_fifo_inner.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'tfifo__parameterized0' (0#1) [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-17_00-53-35/jacobi_1d_imper-0/out/hdl/tfifo.vhd:23]
INFO: [Synth 8-638] synthesizing module 'handshake_fork__parameterized6' [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-17_00-53-35/jacobi_1d_imper-0/out/hdl/handshake_fork.vhd:23]
	Parameter SIZE bound to: 4 - type: integer 
	Parameter DATA_TYPE bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'handshake_fork__parameterized6' (0#1) [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-17_00-53-35/jacobi_1d_imper-0/out/hdl/handshake_fork.vhd:23]
INFO: [Synth 8-638] synthesizing module 'handshake_fork__parameterized7' [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-17_00-53-35/jacobi_1d_imper-0/out/hdl/handshake_fork.vhd:23]
	Parameter SIZE bound to: 2 - type: integer 
	Parameter DATA_TYPE bound to: 8 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'handshake_fork__parameterized7' (0#1) [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-17_00-53-35/jacobi_1d_imper-0/out/hdl/handshake_fork.vhd:23]
INFO: [Synth 8-638] synthesizing module 'tfifo__parameterized1' [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-17_00-53-35/jacobi_1d_imper-0/out/hdl/tfifo.vhd:23]
	Parameter NUM_SLOTS bound to: 1 - type: integer 
	Parameter DATA_TYPE bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'elastic_fifo_inner__parameterized1' [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-17_00-53-35/jacobi_1d_imper-0/out/hdl/elastic_fifo_inner.vhd:23]
	Parameter NUM_SLOTS bound to: 1 - type: integer 
	Parameter DATA_TYPE bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'elastic_fifo_inner__parameterized1' (0#1) [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-17_00-53-35/jacobi_1d_imper-0/out/hdl/elastic_fifo_inner.vhd:23]
INFO: [Synth 8-256] done synthesizing module 'tfifo__parameterized1' (0#1) [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-17_00-53-35/jacobi_1d_imper-0/out/hdl/tfifo.vhd:23]
INFO: [Synth 8-638] synthesizing module 'gate__parameterized0' [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-17_00-53-35/jacobi_1d_imper-0/out/hdl/gate.vhd:27]
	Parameter SIZE bound to: 4 - type: integer 
	Parameter DATA_TYPE bound to: 32 - type: integer 
INFO: [Synth 8-638] synthesizing module 'join__parameterized1' [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-17_00-53-35/jacobi_1d_imper-0/out/hdl/join.vhd:18]
	Parameter SIZE bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'and_n__parameterized0' [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-17_00-53-35/jacobi_1d_imper-0/out/hdl/logic.vhd:16]
	Parameter SIZE bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'and_n__parameterized0' (0#1) [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-17_00-53-35/jacobi_1d_imper-0/out/hdl/logic.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'join__parameterized1' (0#1) [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-17_00-53-35/jacobi_1d_imper-0/out/hdl/join.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'gate__parameterized0' (0#1) [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-17_00-53-35/jacobi_1d_imper-0/out/hdl/gate.vhd:27]
INFO: [Synth 8-638] synthesizing module 'handshake_fork__parameterized8' [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-17_00-53-35/jacobi_1d_imper-0/out/hdl/handshake_fork.vhd:23]
	Parameter SIZE bound to: 9 - type: integer 
	Parameter DATA_TYPE bound to: 1 - type: integer 
INFO: [Synth 8-638] synthesizing module 'fork_dataless__parameterized7' [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-17_00-53-35/jacobi_1d_imper-0/out/hdl/fork_dataless.vhd:20]
	Parameter SIZE bound to: 9 - type: integer 
INFO: [Synth 8-638] synthesizing module 'or_n__parameterized4' [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-17_00-53-35/jacobi_1d_imper-0/out/hdl/logic.vhd:58]
	Parameter SIZE bound to: 9 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'or_n__parameterized4' (0#1) [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-17_00-53-35/jacobi_1d_imper-0/out/hdl/logic.vhd:58]
INFO: [Synth 8-256] done synthesizing module 'fork_dataless__parameterized7' (0#1) [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-17_00-53-35/jacobi_1d_imper-0/out/hdl/fork_dataless.vhd:20]
INFO: [Synth 8-256] done synthesizing module 'handshake_fork__parameterized8' (0#1) [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-17_00-53-35/jacobi_1d_imper-0/out/hdl/handshake_fork.vhd:23]
INFO: [Synth 8-638] synthesizing module 'extsi__parameterized6' [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-17_00-53-35/jacobi_1d_imper-0/out/hdl/extsi.vhd:23]
	Parameter INPUT_TYPE bound to: 3 - type: integer 
	Parameter OUTPUT_TYPE bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'extsi__parameterized6' (0#1) [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-17_00-53-35/jacobi_1d_imper-0/out/hdl/extsi.vhd:23]
INFO: [Synth 8-638] synthesizing module 'handshake_constant_4' [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-17_00-53-35/jacobi_1d_imper-0/out/hdl/handshake_constant_4.vhd:21]
	Parameter DATA_WIDTH bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'handshake_constant_4' (0#1) [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-17_00-53-35/jacobi_1d_imper-0/out/hdl/handshake_constant_4.vhd:21]
INFO: [Synth 8-638] synthesizing module 'extsi__parameterized7' [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-17_00-53-35/jacobi_1d_imper-0/out/hdl/extsi.vhd:23]
	Parameter INPUT_TYPE bound to: 2 - type: integer 
	Parameter OUTPUT_TYPE bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'extsi__parameterized7' (0#1) [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-17_00-53-35/jacobi_1d_imper-0/out/hdl/extsi.vhd:23]
INFO: [Synth 8-638] synthesizing module 'addi__parameterized1' [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-17_00-53-35/jacobi_1d_imper-0/out/hdl/addi.vhd:26]
	Parameter DATA_TYPE bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'addi__parameterized1' (0#1) [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-17_00-53-35/jacobi_1d_imper-0/out/hdl/addi.vhd:26]
INFO: [Synth 8-638] synthesizing module 'handshake_fork__parameterized9' [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-17_00-53-35/jacobi_1d_imper-0/out/hdl/handshake_fork.vhd:23]
	Parameter SIZE bound to: 2 - type: integer 
	Parameter DATA_TYPE bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'handshake_fork__parameterized9' (0#1) [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-17_00-53-35/jacobi_1d_imper-0/out/hdl/handshake_fork.vhd:23]
INFO: [Synth 8-638] synthesizing module 'trunci__parameterized1' [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-17_00-53-35/jacobi_1d_imper-0/out/hdl/trunci.vhd:24]
	Parameter INPUT_TYPE bound to: 4 - type: integer 
	Parameter OUTPUT_TYPE bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'trunci__parameterized1' (0#1) [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-17_00-53-35/jacobi_1d_imper-0/out/hdl/trunci.vhd:24]
INFO: [Synth 8-638] synthesizing module 'handshake_cmpi_1' [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-17_00-53-35/jacobi_1d_imper-0/out/hdl/handshake_cmpi_1.vhd:26]
	Parameter DATA_TYPE bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'handshake_cmpi_1' (0#1) [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-17_00-53-35/jacobi_1d_imper-0/out/hdl/handshake_cmpi_1.vhd:26]
INFO: [Synth 8-638] synthesizing module 'sink__parameterized1' [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-17_00-53-35/jacobi_1d_imper-0/out/hdl/sink.vhd:19]
	Parameter DATA_TYPE bound to: 3 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sink__parameterized1' (0#1) [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-17_00-53-35/jacobi_1d_imper-0/out/hdl/sink.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'jacobi_1d_imper' (0#1) [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-17_00-53-35/jacobi_1d_imper-0/out/hdl/jacobi_1d_imper.vhd:36]
WARNING: [Synth 8-6014] Unused sequential element remainingStores_reg was removed.  [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-17_00-53-35/jacobi_1d_imper-0/out/hdl/mem_controller_loadless.vhd:143]
WARNING: [Synth 8-3848] Net dropLoadData in module/entity mem_controller does not have driver. [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-17_00-53-35/jacobi_1d_imper-0/out/hdl/mem_controller.vhd:60]
WARNING: [Synth 8-3848] Net dropLoadData in module/entity mem_controller__parameterized0 does not have driver. [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-17_00-53-35/jacobi_1d_imper-0/out/hdl/mem_controller.vhd:60]
WARNING: [Synth 8-6014] Unused sequential element fifo_valid_reg was removed.  [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-17_00-53-35/jacobi_1d_imper-0/out/hdl/elastic_fifo_inner_dataless.vhd:48]
WARNING: [Synth 8-6014] Unused sequential element Tail_reg was removed.  [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-17_00-53-35/jacobi_1d_imper-0/out/hdl/elastic_fifo_inner_dataless.vhd:65]
WARNING: [Synth 8-6014] Unused sequential element Head_reg was removed.  [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-17_00-53-35/jacobi_1d_imper-0/out/hdl/elastic_fifo_inner_dataless.vhd:80]
WARNING: [Synth 8-6014] Unused sequential element fifo_valid_reg was removed.  [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-17_00-53-35/jacobi_1d_imper-0/out/hdl/elastic_fifo_inner.vhd:51]
WARNING: [Synth 8-6014] Unused sequential element fifo_valid_reg was removed.  [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-17_00-53-35/jacobi_1d_imper-0/out/hdl/elastic_fifo_inner.vhd:51]
WARNING: [Synth 8-6014] Unused sequential element Tail_reg was removed.  [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-17_00-53-35/jacobi_1d_imper-0/out/hdl/elastic_fifo_inner.vhd:72]
WARNING: [Synth 8-6014] Unused sequential element Head_reg was removed.  [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-17_00-53-35/jacobi_1d_imper-0/out/hdl/elastic_fifo_inner.vhd:43]
WARNING: [Synth 8-6014] Unused sequential element fifo_valid_reg was removed.  [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-17_00-53-35/jacobi_1d_imper-0/out/hdl/elastic_fifo_inner.vhd:51]
WARNING: [Synth 8-6014] Unused sequential element Tail_reg was removed.  [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-17_00-53-35/jacobi_1d_imper-0/out/hdl/elastic_fifo_inner.vhd:72]
WARNING: [Synth 8-6014] Unused sequential element Head_reg was removed.  [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-17_00-53-35/jacobi_1d_imper-0/out/hdl/elastic_fifo_inner.vhd:43]
WARNING: [Synth 8-7129] Port clk in module cond_br_dataless is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module cond_br_dataless is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[2] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[1] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[0] in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins_valid in module sink__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module handshake_cmpi_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module handshake_cmpi_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module trunci__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module trunci__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[3] in module trunci__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module addi__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module addi__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module extsi__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module extsi__parameterized7 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module handshake_constant_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module handshake_constant_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module source is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module source is either unconnected or has no load
WARNING: [Synth 8-7129] Port outs_ready in module source is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module extsi__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module extsi__parameterized6 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module handshake_constant_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module handshake_constant_4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module sink_dataless is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module sink_dataless is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins_valid in module sink_dataless is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module sink is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module sink is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[7] in module sink is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[6] in module sink is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[5] in module sink is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[4] in module sink is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[3] in module sink is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[2] in module sink is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[1] in module sink is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[0] in module sink is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins_valid in module sink is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module handshake_cmpi_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module handshake_cmpi_0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module trunci__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module trunci__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[8] in module trunci__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module addi__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module addi__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module store is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module store is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module trunci is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module trunci is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[31] in module trunci is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[30] in module trunci is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[29] in module trunci is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[28] in module trunci is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[27] in module trunci is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[26] in module trunci is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[25] in module trunci is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[24] in module trunci is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[23] in module trunci is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[22] in module trunci is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[21] in module trunci is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[20] in module trunci is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[19] in module trunci is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[18] in module trunci is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[17] in module trunci is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[16] in module trunci is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[15] in module trunci is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[14] in module trunci is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[13] in module trunci is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[12] in module trunci is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[11] in module trunci is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[10] in module trunci is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[9] in module trunci is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[8] in module trunci is either unconnected or has no load
WARNING: [Synth 8-7129] Port ins[7] in module trunci is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module gate__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module gate__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module gate is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module gate is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module extsi__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module extsi__parameterized3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module extsi__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module extsi__parameterized1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module handshake_constant_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module handshake_constant_3 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module extsi__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module extsi__parameterized4 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module merge_dataless is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module merge_dataless is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module mux is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module extsi__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module extsi__parameterized2 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module mux__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module mux__parameterized0 is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module unbundle is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module unbundle is either unconnected or has no load
WARNING: [Synth 8-7129] Port clk in module mux_dataless is either unconnected or has no load
WARNING: [Synth 8-7129] Port rst in module mux_dataless is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1969.934 ; gain = 493.762 ; free physical = 56614 ; free virtual = 212464
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1987.746 ; gain = 511.574 ; free physical = 56615 ; free virtual = 212465
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1987.746 ; gain = 511.574 ; free physical = 56615 ; free virtual = 212465
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1987.746 ; gain = 0.000 ; free physical = 56604 ; free virtual = 212454
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-17_00-53-35/jacobi_1d_imper-0/out/vivado/Timing_based_target_10.00_cp_9.70/constraints.xdc]
Finished Parsing XDC File [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-17_00-53-35/jacobi_1d_imper-0/out/vivado/Timing_based_target_10.00_cp_9.70/constraints.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2135.496 ; gain = 0.000 ; free physical = 56604 ; free virtual = 212400
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2135.496 ; gain = 0.000 ; free physical = 56594 ; free virtual = 212389
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2135.496 ; gain = 659.324 ; free physical = 56568 ; free virtual = 212366
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k160tfbg484-3
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2143.500 ; gain = 667.328 ; free physical = 56568 ; free virtual = 212366
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2143.500 ; gain = 667.328 ; free physical = 56564 ; free virtual = 212362
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2143.500 ; gain = 667.328 ; free physical = 56556 ; free virtual = 212358
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input   32 Bit       Adders := 2     
	   2 Input   32 Bit       Adders := 4     
	   2 Input    9 Bit       Adders := 3     
	   2 Input    4 Bit       Adders := 1     
	   2 Input    2 Bit       Adders := 2     
	   2 Input    1 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 12    
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 2     
	                7 Bit    Registers := 4     
	                3 Bit    Registers := 7     
	                1 Bit    Registers := 192   
+---Muxes : 
	   2 Input   32 Bit        Muxes := 18    
	   2 Input    8 Bit        Muxes := 6     
	   2 Input    7 Bit        Muxes := 10    
	   2 Input    3 Bit        Muxes := 9     
	   2 Input    1 Bit        Muxes := 151   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 600 (col length:100)
BRAMs: 650 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 2143.500 ; gain = 667.328 ; free physical = 56545 ; free virtual = 212341
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 2160.500 ; gain = 684.328 ; free physical = 56546 ; free virtual = 212355
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 2236.547 ; gain = 760.375 ; free physical = 56224 ; free virtual = 212108
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 2236.547 ; gain = 760.375 ; free physical = 56200 ; free virtual = 212090
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 2350.359 ; gain = 874.188 ; free physical = 56129 ; free virtual = 211981
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 2350.359 ; gain = 874.188 ; free physical = 56129 ; free virtual = 211981
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 2350.359 ; gain = 874.188 ; free physical = 56127 ; free virtual = 211979
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 2350.359 ; gain = 874.188 ; free physical = 56127 ; free virtual = 211980
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 2350.359 ; gain = 874.188 ; free physical = 56135 ; free virtual = 211987
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 2350.359 ; gain = 874.188 ; free physical = 56135 ; free virtual = 211987
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    46|
|2     |LUT1   |     7|
|3     |LUT2   |   196|
|4     |LUT3   |   237|
|5     |LUT4   |    96|
|6     |LUT5   |   163|
|7     |LUT6   |   356|
|8     |FDRE   |   503|
|9     |FDSE   |    91|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 2350.359 ; gain = 874.188 ; free physical = 56135 ; free virtual = 211987
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 10 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:20 ; elapsed = 00:00:20 . Memory (MB): peak = 2350.359 ; gain = 726.438 ; free physical = 56102 ; free virtual = 211954
Synthesis Optimization Complete : Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 2350.367 ; gain = 874.188 ; free physical = 56102 ; free virtual = 211954
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2350.367 ; gain = 0.000 ; free physical = 56258 ; free virtual = 212110
INFO: [Netlist 29-17] Analyzing 46 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-17_00-53-35/jacobi_1d_imper-0/out/vivado/Timing_based_target_10.00_cp_9.70/constraints.xdc]
Finished Parsing XDC File [/beta/rouzbeh/hope/dynamatic/skip/runs/run_2025-12-17_00-53-35/jacobi_1d_imper-0/out/vivado/Timing_based_target_10.00_cp_9.70/constraints.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2406.387 ; gain = 0.000 ; free physical = 56241 ; free virtual = 212094
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: 7eb7f7d4
INFO: [Common 17-83] Releasing license: Synthesis
241 Infos, 114 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:25 . Memory (MB): peak = 2406.387 ; gain = 930.285 ; free physical = 56253 ; free virtual = 212106
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 1886.075; main = 1812.948; forked = 324.289
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 3153.547; main = 2406.391; forked = 916.996
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC 23-814] Not all possible (connectivity based) DRCs may have been run because this design is seen as Out of Context.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC 23-814] Not all possible (connectivity based) DRCs may have been run because this design is seen as Out of Context.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2796.082 ; gain = 0.000 ; free physical = 56122 ; free virtual = 211976
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: f71f5394

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2796.082 ; gain = 0.000 ; free physical = 56122 ; free virtual = 211976
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2796.082 ; gain = 0.000 ; free physical = 56122 ; free virtual = 211976

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: ec0ac984

Time (s): cpu = 00:00:00.31 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2828.098 ; gain = 32.016 ; free physical = 56120 ; free virtual = 211973

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 108035755

Time (s): cpu = 00:00:00.61 ; elapsed = 00:00:00.25 . Memory (MB): peak = 2867.141 ; gain = 71.059 ; free physical = 56119 ; free virtual = 211973

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 108035755

Time (s): cpu = 00:00:00.62 ; elapsed = 00:00:00.26 . Memory (MB): peak = 2867.141 ; gain = 71.059 ; free physical = 56119 ; free virtual = 211973
Phase 1 Placer Initialization | Checksum: 108035755

Time (s): cpu = 00:00:00.62 ; elapsed = 00:00:00.26 . Memory (MB): peak = 2867.141 ; gain = 71.059 ; free physical = 56119 ; free virtual = 211973

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 14569e50b

Time (s): cpu = 00:00:00.74 ; elapsed = 00:00:00.31 . Memory (MB): peak = 2867.141 ; gain = 71.059 ; free physical = 56118 ; free virtual = 211972

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1016de03b

Time (s): cpu = 00:00:00.81 ; elapsed = 00:00:00.34 . Memory (MB): peak = 2867.141 ; gain = 71.059 ; free physical = 56176 ; free virtual = 212030

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1016de03b

Time (s): cpu = 00:00:00.82 ; elapsed = 00:00:00.34 . Memory (MB): peak = 2867.141 ; gain = 71.059 ; free physical = 56176 ; free virtual = 212030

Phase 2.4 Global Place Phase1
Phase 2.4 Global Place Phase1 | Checksum: 1d98c141c

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.97 . Memory (MB): peak = 2875.145 ; gain = 79.062 ; free physical = 56360 ; free virtual = 212214

Phase 2.5 Global Place Phase2

Phase 2.5.1 UpdateTiming Before Physical Synthesis
Phase 2.5.1 UpdateTiming Before Physical Synthesis | Checksum: 1d98c141c

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.99 . Memory (MB): peak = 2875.145 ; gain = 79.062 ; free physical = 56361 ; free virtual = 212215

Phase 2.5.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 79 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 27 nets or LUTs. Breaked 0 LUT, combined 27 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2875.145 ; gain = 0.000 ; free physical = 56362 ; free virtual = 212216

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |             27  |                    27  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |             27  |                    27  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.5.2 Physical Synthesis In Placer | Checksum: 1c87912bd

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2875.145 ; gain = 79.062 ; free physical = 56362 ; free virtual = 212216
Phase 2.5 Global Place Phase2 | Checksum: 215efba38

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2875.145 ; gain = 79.062 ; free physical = 56362 ; free virtual = 212216
Phase 2 Global Placement | Checksum: 215efba38

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2875.145 ; gain = 79.062 ; free physical = 56362 ; free virtual = 212216

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 200b8a2af

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2875.145 ; gain = 79.062 ; free physical = 56362 ; free virtual = 212216

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 275bde69c

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 2875.145 ; gain = 79.062 ; free physical = 56361 ; free virtual = 212215

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 2d944128e

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2875.145 ; gain = 79.062 ; free physical = 56361 ; free virtual = 212215

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 2864ec0c8

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2875.145 ; gain = 79.062 ; free physical = 56361 ; free virtual = 212215

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 347a4e008

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2875.145 ; gain = 79.062 ; free physical = 56351 ; free virtual = 212205

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 338dcb3fd

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2875.145 ; gain = 79.062 ; free physical = 56351 ; free virtual = 212205

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 301e60137

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2875.145 ; gain = 79.062 ; free physical = 56351 ; free virtual = 212205
Phase 3 Detail Placement | Checksum: 301e60137

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2875.145 ; gain = 79.062 ; free physical = 56351 ; free virtual = 212205

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1fb3bf0e6

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=4.280 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: fa1d8277

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2875.145 ; gain = 0.000 ; free physical = 56358 ; free virtual = 212212
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 25c855516

Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2875.145 ; gain = 0.000 ; free physical = 56358 ; free virtual = 212212
Phase 4.1.1.1 BUFG Insertion | Checksum: 1fb3bf0e6

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2875.145 ; gain = 79.062 ; free physical = 56358 ; free virtual = 212212

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=4.280. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 2cb71a97d

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2875.145 ; gain = 79.062 ; free physical = 56358 ; free virtual = 212212

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2875.145 ; gain = 79.062 ; free physical = 56358 ; free virtual = 212212
Phase 4.1 Post Commit Optimization | Checksum: 2cb71a97d

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2875.145 ; gain = 79.062 ; free physical = 56358 ; free virtual = 212212

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 2cb71a97d

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2875.145 ; gain = 79.062 ; free physical = 56358 ; free virtual = 212212

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 2cb71a97d

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2875.145 ; gain = 79.062 ; free physical = 56358 ; free virtual = 212212
Phase 4.3 Placer Reporting | Checksum: 2cb71a97d

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2875.145 ; gain = 79.062 ; free physical = 56358 ; free virtual = 212212

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2875.145 ; gain = 0.000 ; free physical = 56358 ; free virtual = 212212

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2875.145 ; gain = 79.062 ; free physical = 56358 ; free virtual = 212212
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 2e3a19877

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2875.145 ; gain = 79.062 ; free physical = 56358 ; free virtual = 212212
Ending Placer Task | Checksum: 1f5fd4c3c

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 2875.145 ; gain = 79.062 ; free physical = 56358 ; free virtual = 212212
277 Infos, 117 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: ded21206 ConstDB: 0 ShapeSum: 7626e5f9 RouteDB: a104543d
WARNING: [Route 35-197] Clock port "clk" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "rst" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "rst". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_start_valid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_start_valid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_end_ready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_end_ready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "start_valid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "start_valid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "end_ready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "end_ready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "B_start_valid" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "B_start_valid". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "B_end_ready" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "B_end_ready". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_loadData[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_loadData[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_loadData[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_loadData[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_loadData[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_loadData[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_loadData[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_loadData[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "B_loadData[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "B_loadData[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "B_loadData[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "B_loadData[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "B_loadData[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "B_loadData[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "B_loadData[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "B_loadData[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "B_loadData[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "B_loadData[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_loadData[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_loadData[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_loadData[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_loadData[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_loadData[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_loadData[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_loadData[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_loadData[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "B_loadData[27]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "B_loadData[27]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "B_loadData[26]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "B_loadData[26]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "B_loadData[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "B_loadData[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "B_loadData[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "B_loadData[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "B_loadData[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "B_loadData[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_loadData[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_loadData[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_loadData[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_loadData[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "B_loadData[29]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "B_loadData[29]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "B_loadData[28]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "B_loadData[28]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "B_loadData[31]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "B_loadData[31]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "B_loadData[30]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "B_loadData[30]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_loadData[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_loadData[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_loadData[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_loadData[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_loadData[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_loadData[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_loadData[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_loadData[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "B_loadData[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "B_loadData[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "B_loadData[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "B_loadData[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "B_loadData[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "B_loadData[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "B_loadData[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "B_loadData[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_loadData[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_loadData[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_loadData[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_loadData[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "B_loadData[21]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "B_loadData[21]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "B_loadData[20]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "B_loadData[20]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "B_loadData[25]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "B_loadData[25]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "B_loadData[24]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "B_loadData[24]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "B_loadData[19]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "B_loadData[19]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "B_loadData[18]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "B_loadData[18]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "B_loadData[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "B_loadData[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "B_loadData[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "B_loadData[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "B_loadData[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "B_loadData[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "B_loadData[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "B_loadData[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_loadData[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_loadData[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_loadData[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_loadData[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_loadData[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_loadData[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_loadData[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_loadData[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "B_loadData[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "B_loadData[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "B_loadData[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "B_loadData[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "B_loadData[23]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "B_loadData[23]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "B_loadData[22]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "B_loadData[22]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_loadData[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_loadData[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_loadData[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_loadData[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_loadData[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_loadData[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_loadData[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_loadData[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_loadData[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_loadData[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_loadData[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_loadData[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_loadData[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_loadData[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_loadData[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_loadData[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_loadData[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_loadData[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_loadData[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_loadData[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_loadData[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_loadData[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "A_loadData[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "A_loadData[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Constraints 18-8777] Unable to split tiles. All required files are not available.
Post Restoration Checksum: NetGraph: a8707990 | NumContArr: c97f3c2c | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 2f741aaf6

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 2939.898 ; gain = 64.754 ; free physical = 56125 ; free virtual = 211927

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 2f741aaf6

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 2939.898 ; gain = 64.754 ; free physical = 56127 ; free virtual = 211928

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 2f741aaf6

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 2939.898 ; gain = 64.754 ; free physical = 56127 ; free virtual = 211928
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 1c97593ed

Time (s): cpu = 00:00:12 ; elapsed = 00:00:08 . Memory (MB): peak = 2989.000 ; gain = 113.855 ; free physical = 56091 ; free virtual = 211892
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.548  | TNS=0.000  | WHS=0.071  | THS=0.000  |


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 1304
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 1304
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 1f3ad1486

Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 2989.000 ; gain = 113.855 ; free physical = 56072 ; free virtual = 211874

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 1f3ad1486

Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 2989.000 ; gain = 113.855 ; free physical = 56072 ; free virtual = 211874

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 2d9143540

Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 2989.000 ; gain = 113.855 ; free physical = 56059 ; free virtual = 211860
Phase 4 Initial Routing | Checksum: 2d9143540

Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 2989.000 ; gain = 113.855 ; free physical = 56059 ; free virtual = 211860

Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 131
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.038  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Global Iteration 0 | Checksum: 28bf0915e

Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 2989.000 ; gain = 113.855 ; free physical = 56039 ; free virtual = 211839
Phase 5 Rip-up And Reroute | Checksum: 28bf0915e

Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 2989.000 ; gain = 113.855 ; free physical = 56039 ; free virtual = 211839

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp
Phase 6.1 Delay CleanUp | Checksum: 28bf0915e

Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 2989.000 ; gain = 113.855 ; free physical = 56039 ; free virtual = 211839

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 28bf0915e

Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 2989.000 ; gain = 113.855 ; free physical = 56039 ; free virtual = 211839
Phase 6 Delay and Skew Optimization | Checksum: 28bf0915e

Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 2989.000 ; gain = 113.855 ; free physical = 56039 ; free virtual = 211839

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.038  | TNS=0.000  | WHS=0.107  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 2337051e3

Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 2989.000 ; gain = 113.855 ; free physical = 56028 ; free virtual = 211828
Phase 7 Post Hold Fix | Checksum: 2337051e3

Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 2989.000 ; gain = 113.855 ; free physical = 56028 ; free virtual = 211828

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0574226 %
  Global Horizontal Routing Utilization  = 0.0750213 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 2337051e3

Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 2989.000 ; gain = 113.855 ; free physical = 56025 ; free virtual = 211825

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 2337051e3

Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 2989.000 ; gain = 113.855 ; free physical = 56025 ; free virtual = 211825

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 237ff6fcf

Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 2989.000 ; gain = 113.855 ; free physical = 56036 ; free virtual = 211836

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 237ff6fcf

Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 2989.000 ; gain = 113.855 ; free physical = 56036 ; free virtual = 211836

Phase 12 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=4.038  | TNS=0.000  | WHS=0.107  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 12 Post Router Timing | Checksum: 237ff6fcf

Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 2989.000 ; gain = 113.855 ; free physical = 56036 ; free virtual = 211836
Total Elapsed time in route_design: 8.53 secs

Phase 13 Post-Route Event Processing
Phase 13 Post-Route Event Processing | Checksum: 192bab49f

Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 2989.000 ; gain = 113.855 ; free physical = 56036 ; free virtual = 211836
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 192bab49f

Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 2989.000 ; gain = 113.855 ; free physical = 56036 ; free virtual = 211835

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
286 Infos, 190 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:09 . Memory (MB): peak = 2989.000 ; gain = 113.855 ; free physical = 56042 ; free virtual = 211842
INFO: [Common 17-206] Exiting Vivado at Wed Dec 17 01:16:26 2025...
