$date
	Sun Oct 23 06:48:26 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#604103
b10101 !
1"
#604106
b10101 &
b10101 %
1$
#604107
0"
#604110
b1000000 &
b1000000 %
#604114
b100000 &
b100000 %
#604118
b10000 &
b10000 %
#604122
b1000 &
b1000 %
#604126
b100 &
b100 %
#604130
b10 &
b10 %
#604134
b1 &
1#
b1 %
#604138
b0 &
b0 %
0#
0$
#1589004
b10100 !
1"
#1589006
b10100 &
b10100 %
1$
#1589007
0"
#1589010
b1010 &
b1010 %
#1589014
b101 &
b101 %
#1589018
b10000 &
b10000 %
#1589022
b1000 &
b1000 %
#1589026
b100 &
b100 %
#1589030
b10 &
b10 %
#1589034
b1 &
b1 %
1#
#1589038
b0 &
0#
b0 %
0$
#2584507
b11101 !
1"
#2584510
b11101 &
b11101 %
1$
#2584511
0"
#2584514
b1011000 &
b1011000 %
#2584518
b101100 &
b101100 %
#2584522
b10110 &
b10110 %
#2584526
b1011 &
b1011 %
#2584530
b100010 &
b100010 %
#2584534
b10001 &
b10001 %
#2584538
b110100 &
b110100 %
#2584542
b11010 &
b11010 %
#2584546
b1101 &
b1101 %
#2584550
b101000 &
b101000 %
#2584554
b10100 &
b10100 %
#2584558
b1010 &
b1010 %
#2584562
b101 &
b101 %
#2584566
b10000 &
b10000 %
#2584570
b1000 &
b1000 %
#2584574
b100 &
b100 %
#2584578
b10 &
b10 %
#2584582
b1 &
1#
b1 %
#2584586
b0 &
b0 %
0#
0$
#4500012
