#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1e68120 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1e67da0 .scope module, "tb" "tb" 3 48;
 .timescale -12 -12;
L_0x1e76b40 .functor NOT 1, L_0x1ead3d0, C4<0>, C4<0>, C4<0>;
L_0x1ead160 .functor XOR 1, L_0x1ead020, L_0x1ead0c0, C4<0>, C4<0>;
L_0x1ead310 .functor XOR 1, L_0x1ead160, L_0x1ead270, C4<0>, C4<0>;
v0x1eaa9b0_0 .net *"_ivl_10", 0 0, L_0x1ead270;  1 drivers
v0x1eaaab0_0 .net *"_ivl_12", 0 0, L_0x1ead310;  1 drivers
v0x1eaab90_0 .net *"_ivl_2", 0 0, L_0x1eacf80;  1 drivers
v0x1eaac50_0 .net *"_ivl_4", 0 0, L_0x1ead020;  1 drivers
v0x1eaad30_0 .net *"_ivl_6", 0 0, L_0x1ead0c0;  1 drivers
v0x1eaae60_0 .net *"_ivl_8", 0 0, L_0x1ead160;  1 drivers
v0x1eaaf40_0 .var "clk", 0 0;
v0x1eaafe0_0 .net "f_dut", 0 0, L_0x1eacdc0;  1 drivers
v0x1eab080_0 .net "f_ref", 0 0, v0x1e76db0_0;  1 drivers
v0x1eab120_0 .var/2u "stats1", 159 0;
v0x1eab1c0_0 .var/2u "strobe", 0 0;
v0x1eab260_0 .net "tb_match", 0 0, L_0x1ead3d0;  1 drivers
v0x1eab320_0 .net "tb_mismatch", 0 0, L_0x1e76b40;  1 drivers
v0x1eab3e0_0 .net "x", 4 1, v0x1ea8db0_0;  1 drivers
L_0x1eacf80 .concat [ 1 0 0 0], v0x1e76db0_0;
L_0x1ead020 .concat [ 1 0 0 0], v0x1e76db0_0;
L_0x1ead0c0 .concat [ 1 0 0 0], L_0x1eacdc0;
L_0x1ead270 .concat [ 1 0 0 0], v0x1e76db0_0;
L_0x1ead3d0 .cmp/eeq 1, L_0x1eacf80, L_0x1ead310;
S_0x1e67ba0 .scope module, "good1" "reference_module" 3 87, 3 4 0, S_0x1e67da0;
 .timescale -12 -12;
    .port_info 0 /INPUT 4 "x";
    .port_info 1 /OUTPUT 1 "f";
v0x1e76db0_0 .var "f", 0 0;
v0x1e76e50_0 .net "x", 4 1, v0x1ea8db0_0;  alias, 1 drivers
E_0x1e7b400 .event anyedge, v0x1e76e50_0;
S_0x1ea8a60 .scope module, "stim1" "stimulus_gen" 3 83, 3 33 0, S_0x1e67da0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 4 "x";
v0x1ea8cd0_0 .net "clk", 0 0, v0x1eaaf40_0;  1 drivers
v0x1ea8db0_0 .var "x", 4 1;
E_0x1e7b7a0/0 .event negedge, v0x1ea8cd0_0;
E_0x1e7b7a0/1 .event posedge, v0x1ea8cd0_0;
E_0x1e7b7a0 .event/or E_0x1e7b7a0/0, E_0x1e7b7a0/1;
S_0x1ea8eb0 .scope module, "top_module1" "top_module" 3 91, 4 1 0, S_0x1e67da0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "x";
    .port_info 1 /OUTPUT 1 "f";
L_0x1e80990 .functor AND 1, L_0x1eab4f0, L_0x1eab650, C4<1>, C4<1>;
L_0x1e76bb0 .functor AND 1, L_0x1eab750, L_0x1eab8c0, C4<1>, C4<1>;
L_0x1eabd60 .functor AND 1, L_0x1e76bb0, L_0x1eabc70, C4<1>, C4<1>;
L_0x1eac150 .functor AND 1, L_0x1eabf60, L_0x1eac050, C4<1>, C4<1>;
L_0x1eac440 .functor AND 1, L_0x1eac150, L_0x1eac2e0, C4<1>, C4<1>;
L_0x1eac3d0 .functor AND 1, L_0x1eac5f0, L_0x1eac760, C4<1>, C4<1>;
L_0x1eaca40 .functor AND 1, L_0x1eac3d0, L_0x1eac910, C4<1>, C4<1>;
L_0x1eacb50 .functor OR 1, L_0x1e80990, L_0x1eabd60, C4<0>, C4<0>;
L_0x1eaccb0 .functor OR 1, L_0x1eacb50, L_0x1eac440, C4<0>, C4<0>;
L_0x1eacdc0 .functor OR 1, L_0x1eaccb0, L_0x1eaca40, C4<0>, C4<0>;
v0x1ea90e0_0 .net *"_ivl_1", 0 0, L_0x1eab4f0;  1 drivers
v0x1ea91c0_0 .net *"_ivl_11", 0 0, L_0x1eab8c0;  1 drivers
v0x1ea9280_0 .net *"_ivl_12", 0 0, L_0x1e76bb0;  1 drivers
v0x1ea9340_0 .net *"_ivl_15", 0 0, L_0x1eaba80;  1 drivers
v0x1ea9420_0 .net *"_ivl_17", 0 0, L_0x1eabc70;  1 drivers
v0x1ea9530_0 .net *"_ivl_21", 0 0, L_0x1eabe70;  1 drivers
v0x1ea9610_0 .net *"_ivl_23", 0 0, L_0x1eabf60;  1 drivers
v0x1ea96d0_0 .net *"_ivl_25", 0 0, L_0x1eac050;  1 drivers
v0x1ea97b0_0 .net *"_ivl_26", 0 0, L_0x1eac150;  1 drivers
v0x1ea9890_0 .net *"_ivl_29", 0 0, L_0x1eac240;  1 drivers
v0x1ea9970_0 .net *"_ivl_3", 0 0, L_0x1eab650;  1 drivers
v0x1ea9a50_0 .net *"_ivl_31", 0 0, L_0x1eac2e0;  1 drivers
v0x1ea9b10_0 .net *"_ivl_35", 0 0, L_0x1eac550;  1 drivers
v0x1ea9bf0_0 .net *"_ivl_37", 0 0, L_0x1eac5f0;  1 drivers
v0x1ea9cb0_0 .net *"_ivl_39", 0 0, L_0x1eac760;  1 drivers
v0x1ea9d90_0 .net *"_ivl_40", 0 0, L_0x1eac3d0;  1 drivers
v0x1ea9e70_0 .net *"_ivl_43", 0 0, L_0x1eac910;  1 drivers
v0x1ea9f50_0 .net *"_ivl_46", 0 0, L_0x1eacb50;  1 drivers
v0x1eaa030_0 .net *"_ivl_48", 0 0, L_0x1eaccb0;  1 drivers
v0x1eaa110_0 .net *"_ivl_7", 0 0, L_0x1eab750;  1 drivers
v0x1eaa1f0_0 .net *"_ivl_9", 0 0, L_0x1eab7f0;  1 drivers
v0x1eaa2d0_0 .net "f", 0 0, L_0x1eacdc0;  alias, 1 drivers
v0x1eaa390_0 .net "w1", 0 0, L_0x1e80990;  1 drivers
v0x1eaa450_0 .net "w2", 0 0, L_0x1eabd60;  1 drivers
v0x1eaa510_0 .net "w3", 0 0, L_0x1eac440;  1 drivers
v0x1eaa5d0_0 .net "w4", 0 0, L_0x1eaca40;  1 drivers
v0x1eaa690_0 .net "x", 4 1, v0x1ea8db0_0;  alias, 1 drivers
L_0x1eab4f0 .part v0x1ea8db0_0, 2, 1;
L_0x1eab650 .part v0x1ea8db0_0, 3, 1;
L_0x1eab750 .part v0x1ea8db0_0, 0, 1;
L_0x1eab7f0 .part v0x1ea8db0_0, 2, 1;
L_0x1eab8c0 .reduce/nor L_0x1eab7f0;
L_0x1eaba80 .part v0x1ea8db0_0, 3, 1;
L_0x1eabc70 .reduce/nor L_0x1eaba80;
L_0x1eabe70 .part v0x1ea8db0_0, 0, 1;
L_0x1eabf60 .reduce/nor L_0x1eabe70;
L_0x1eac050 .part v0x1ea8db0_0, 1, 1;
L_0x1eac240 .part v0x1ea8db0_0, 3, 1;
L_0x1eac2e0 .reduce/nor L_0x1eac240;
L_0x1eac550 .part v0x1ea8db0_0, 0, 1;
L_0x1eac5f0 .reduce/nor L_0x1eac550;
L_0x1eac760 .part v0x1ea8db0_0, 1, 1;
L_0x1eac910 .part v0x1ea8db0_0, 3, 1;
S_0x1eaa7b0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 97, 3 97 0, S_0x1e67da0;
 .timescale -12 -12;
E_0x1e7b440 .event anyedge, v0x1eab1c0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1eab1c0_0;
    %nor/r;
    %assign/vec4 v0x1eab1c0_0, 0;
    %wait E_0x1e7b440;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1ea8a60;
T_1 ;
    %pushi/vec4 100, 0, 32;
T_1.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_1.1, 5;
    %jmp/1 T_1.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x1e7b7a0;
    %vpi_func 3 40 "$random" 32 {0 0 0};
    %pad/s 4;
    %assign/vec4 v0x1ea8db0_0, 0;
    %jmp T_1.0;
T_1.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 43 "$finish" {0 0 0};
    %end;
    .thread T_1;
    .scope S_0x1e67ba0;
T_2 ;
Ewait_0 .event/or E_0x1e7b400, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0x1e76e50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_2.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_2.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_2.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_2.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_2.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_2.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_2.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_2.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_2.14, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 4;
    %cmp/u;
    %jmp/1 T_2.15, 6;
    %jmp T_2.16;
T_2.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1e76db0_0, 0, 1;
    %jmp T_2.16;
T_2.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1e76db0_0, 0, 1;
    %jmp T_2.16;
T_2.2 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1e76db0_0, 0, 1;
    %jmp T_2.16;
T_2.3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1e76db0_0, 0, 1;
    %jmp T_2.16;
T_2.4 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1e76db0_0, 0, 1;
    %jmp T_2.16;
T_2.5 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1e76db0_0, 0, 1;
    %jmp T_2.16;
T_2.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1e76db0_0, 0, 1;
    %jmp T_2.16;
T_2.7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1e76db0_0, 0, 1;
    %jmp T_2.16;
T_2.8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1e76db0_0, 0, 1;
    %jmp T_2.16;
T_2.9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1e76db0_0, 0, 1;
    %jmp T_2.16;
T_2.10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1e76db0_0, 0, 1;
    %jmp T_2.16;
T_2.11 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1e76db0_0, 0, 1;
    %jmp T_2.16;
T_2.12 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1e76db0_0, 0, 1;
    %jmp T_2.16;
T_2.13 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1e76db0_0, 0, 1;
    %jmp T_2.16;
T_2.14 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1e76db0_0, 0, 1;
    %jmp T_2.16;
T_2.15 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1e76db0_0, 0, 1;
    %jmp T_2.16;
T_2.16 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x1e67da0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1eaaf40_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1eab1c0_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x1e67da0;
T_4 ;
T_4.0 ;
    %delay 5, 0;
    %load/vec4 v0x1eaaf40_0;
    %inv;
    %store/vec4 v0x1eaaf40_0, 0, 1;
    %jmp T_4.0;
T_4.1 ;
    %end;
    .thread T_4;
    .scope S_0x1e67da0;
T_5 ;
    %vpi_call/w 3 75 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 76 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1ea8cd0_0, v0x1eab320_0, v0x1eab3e0_0, v0x1eab080_0, v0x1eaafe0_0 {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x1e67da0;
T_6 ;
    %load/vec4 v0x1eab120_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_6.0, 4;
    %load/vec4 v0x1eab120_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1eab120_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 106 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "f", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_6.1;
T_6.0 ;
    %vpi_call/w 3 107 "$display", "Hint: Output '%s' has no mismatches.", "f" {0 0 0};
T_6.1 ;
    %load/vec4 v0x1eab120_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1eab120_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 109 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 110 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1eab120_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1eab120_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 111 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_6, $final;
    .scope S_0x1e67da0;
T_7 ;
    %wait E_0x1e7b7a0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1eab120_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1eab120_0, 4, 32;
    %load/vec4 v0x1eab260_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0x1eab120_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %vpi_func 3 122 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1eab120_0, 4, 32;
T_7.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1eab120_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1eab120_0, 4, 32;
T_7.0 ;
    %load/vec4 v0x1eab080_0;
    %load/vec4 v0x1eab080_0;
    %load/vec4 v0x1eaafe0_0;
    %xor;
    %load/vec4 v0x1eab080_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_7.4, 6;
    %load/vec4 v0x1eab120_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.6, 4;
    %vpi_func 3 126 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1eab120_0, 4, 32;
T_7.6 ;
    %load/vec4 v0x1eab120_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1eab120_0, 4, 32;
T_7.4 ;
    %jmp T_7;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/2012_q1g/2012_q1g_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3.5_turbo_16k/2012_q1g/iter0/response2/top_module.sv";
