{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1496252190153 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1496252190155 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed May 31 10:36:29 2017 " "Processing started: Wed May 31 10:36:29 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1496252190155 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1496252190155 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ghrd_10as066n2 -c ghrd_10as066n2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off ghrd_10as066n2 -c ghrd_10as066n2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1496252190155 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1496252200366 ""}
{ "Info" "ISGN_START_ELABORATION_QSYS" "varint_in_fifo.qsys " "Elaborating Qsys system entity \"varint_in_fifo.qsys\"" {  } {  } 0 12248 "Elaborating Qsys system entity \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1496252210040 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.05.31.10:36:53 Progress: Loading synth/varint_in_fifo.qsys " "2017.05.31.10:36:53 Progress: Loading synth/varint_in_fifo.qsys" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1496252215286 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.05.31.10:36:54 Progress: Reading input file " "2017.05.31.10:36:54 Progress: Reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1496252215287 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.05.31.10:36:54 Progress: Adding fifo_0 \[fifo 16.0\] " "2017.05.31.10:36:54 Progress: Adding fifo_0 \[fifo 16.0\]" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1496252215287 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.05.31.10:36:54 Progress: Parameterizing module fifo_0 " "2017.05.31.10:36:54 Progress: Parameterizing module fifo_0" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1496252215287 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.05.31.10:36:54 Progress: Building connections " "2017.05.31.10:36:54 Progress: Building connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1496252215287 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.05.31.10:36:54 Progress: Parameterizing connections " "2017.05.31.10:36:54 Progress: Parameterizing connections" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1496252215287 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.05.31.10:36:54 Progress: Validating " "2017.05.31.10:36:54 Progress: Validating" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1496252215287 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.05.31.10:36:55 Progress: Done reading input file " "2017.05.31.10:36:55 Progress: Done reading input file" {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1496252215501 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.05.31.10:36:55 : varint_in_fifo.fifo_0: Targeting device family: Arria 10. " "2017.05.31.10:36:55 : varint_in_fifo.fifo_0: Targeting device family: Arria 10." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1496252215673 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.05.31.10:36:55 : varint_in_fifo.fifo_0: Tab: 'DCFIFO 1' is unavailable while using Single-Clock FIFO. " "2017.05.31.10:36:55 : varint_in_fifo.fifo_0: Tab: 'DCFIFO 1' is unavailable while using Single-Clock FIFO." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1496252215673 ""}
{ "Info" "ISGN_EXT_PROC_INFO_MSG" "2017.05.31.10:36:55 : varint_in_fifo.fifo_0: Tab: 'DCFIFO 2' is unavailable while using Single-Clock FIFO. " "2017.05.31.10:36:55 : varint_in_fifo.fifo_0: Tab: 'DCFIFO 2' is unavailable while using Single-Clock FIFO." {  } {  } 0 12250 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1496252215674 ""}
