Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Fri Jul 23 19:33:22 2021
| Host         : PC running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file System_wrapper_control_sets_placed.rpt
| Design       : System_wrapper
| Device       : xc7z010
-------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   127 |
|    Minimum number of control sets                        |   127 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   356 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   127 |
| >= 0 to < 4        |     6 |
| >= 4 to < 6        |    19 |
| >= 6 to < 8        |     9 |
| >= 8 to < 10       |    15 |
| >= 10 to < 12      |     9 |
| >= 12 to < 14      |     9 |
| >= 14 to < 16      |     6 |
| >= 16              |    54 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             291 |          100 |
| No           | No                    | Yes                    |              28 |            7 |
| No           | Yes                   | No                     |             245 |           88 |
| Yes          | No                    | No                     |             686 |          168 |
| Yes          | No                    | Yes                    |              40 |           10 |
| Yes          | Yes                   | No                     |            1050 |          263 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                          Clock Signal                         |                                                                                                                          Enable Signal                                                                                                                         |                                                                                                            Set/Reset Signal                                                                                                            | Slice Load Count | Bel Load Count | Bels / Slice |
+---------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  System_i/ProcessingSystem/inst/FCLK_CLK0                     | System_i/ProcessingSystem_AXILite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_1                                                                                                    | System_i/ProcessingSystem_AXILite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_0                                                                            |                1 |              1 |         1.00 |
|  System_i/ProcessingSystem/inst/FCLK_CLK0                     | System_i/AXI_DMA/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_ld_cmd                                                                                                   | System_i/AXI_DMA/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0] |                1 |              1 |         1.00 |
|  System_i/ProcessingSystem/inst/FCLK_CLK0                     | System_i/ProcessingSystem_AXILite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/sel                                                                                                                                 |                                                                                                                                                                                                                                        |                1 |              2 |         2.00 |
|  System_i/ProcessingSystem/inst/FCLK_CLK0                     | System_i/AXI_DMA/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_wr_fifo                                                                    |                                                                                                                                                                                                                                        |                1 |              2 |         2.00 |
|  System_i/ProcessingSystem/inst/FCLK_CLK0                     |                                                                                                                                                                                                                                                                | System_i/AXI_DMA/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i    |                1 |              3 |         3.00 |
|  System_i/ProcessingSystem/inst/FCLK_CLK0                     |                                                                                                                                                                                                                                                                | System_i/AXI_DMA/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i  |                1 |              3 |         3.00 |
|  MCLK_IBUF_BUFG                                               |                                                                                                                                                                                                                                                                | System_i/Reset_Audio/U0/EXT_LPF/lpf_int                                                                                                                                                                                                |                2 |              4 |         2.00 |
|  System_i/ProcessingSystem/inst/FCLK_CLK0                     | System_i/AXI_DMA/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg                                                        | System_i/AXI_DMA/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/SR[0]                                                                            |                1 |              4 |         4.00 |
|  System_i/ProcessingSystem/inst/FCLK_CLK0                     | System_i/ProcessingSystem_AXILite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_2                                                                                                                  | System_i/ProcessingSystem_AXILite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_0                                                                            |                2 |              4 |         2.00 |
|  System_i/ProcessingSystem/inst/FCLK_CLK0                     | System_i/ProcessingSystem_AXI/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                       |                                                                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  System_i/ProcessingSystem/inst/FCLK_CLK0                     | System_i/ProcessingSystem_AXI/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                           |                                                                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  System_i/ProcessingSystem/inst/FCLK_CLK0                     |                                                                                                                                                                                                                                                                | System_i/Reset_ProcessingSystem/U0/EXT_LPF/lpf_int                                                                                                                                                                                     |                2 |              4 |         2.00 |
|  System_i/ProcessingSystem/inst/FCLK_CLK0                     | System_i/AXI_DMA/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                                   | System_i/AXI_DMA/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                         |                1 |              4 |         4.00 |
|  System_i/ProcessingSystem/inst/FCLK_CLK0                     | System_i/AXI_DMA/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                               | System_i/AXI_DMA/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                         |                1 |              4 |         4.00 |
|  System_i/ProcessingSystem/inst/FCLK_CLK0                     | System_i/ProcessingSystem_AXI/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/E[0]                                                                                                             | System_i/ProcessingSystem_AXI/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/pushed_commands[3]_i_1_n_0                                                                                              |                2 |              4 |         2.00 |
|  System_i/ProcessingSystem/inst/FCLK_CLK0                     | System_i/AXI_DMA/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                               | System_i/AXI_DMA/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                         |                2 |              4 |         2.00 |
|  System_i/ProcessingSystem/inst/FCLK_CLK0                     |                                                                                                                                                                                                                                                                | System_i/ProcessingSystem_AXILite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/aresetn_d_reg[0]_0                                                                                                  |                2 |              4 |         2.00 |
|  System_i/ProcessingSystem/inst/FCLK_CLK0                     |                                                                                                                                                                                                                                                                | System_i/ProcessingSystem_AXILite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[1]_inv_0                                                                                              |                2 |              4 |         2.00 |
|  System_i/ProcessingSystem/inst/FCLK_CLK0                     | System_i/AXI_DMA/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/E[0]                                                                                                   | System_i/AXI_DMA/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                         |                2 |              4 |         2.00 |
|  System_i/ProcessingSystem/inst/FCLK_CLK0                     | System_i/ProcessingSystem_AXI/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                      |                                                                                                                                                                                                                                        |                1 |              5 |         5.00 |
|  System_i/ProcessingSystem/inst/FCLK_CLK0                     | System_i/ProcessingSystem_AXI/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                  |                                                                                                                                                                                                                                        |                1 |              5 |         5.00 |
|  System_i/ProcessingSystem/inst/FCLK_CLK0                     |                                                                                                                                                                                                                                                                | System_i/AXI_DMA/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]     |                1 |              5 |         5.00 |
|  System_i/ProcessingSystem/inst/FCLK_CLK0                     | System_i/AXI_DMA/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                             | System_i/AXI_DMA/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                         |                1 |              5 |         5.00 |
|  System_i/ProcessingSystem/inst/FCLK_CLK0                     | System_i/ProcessingSystem_AXILite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/cnt_read[4]_i_1_n_0                                                                                                         | System_i/ProcessingSystem_AXILite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                             |                1 |              5 |         5.00 |
|  System_i/ProcessingSystem/inst/FCLK_CLK0                     | System_i/ProcessingSystem_AXILite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1__0_n_0                                                                                                          | System_i/ProcessingSystem_AXILite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                             |                2 |              5 |         2.50 |
|  System_i/ProcessingSystem/inst/FCLK_CLK0                     | System_i/AXI_DMA/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/E[0]                                                                                                         | System_i/AXI_DMA/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[13]_i_1_n_0                                                                                                        |                2 |              6 |         3.00 |
|  MCLK_IBUF_BUFG                                               | System_i/Reset_Audio/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                         | System_i/Reset_Audio/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                          |                1 |              6 |         6.00 |
|  System_i/ProcessingSystem/inst/FCLK_CLK0                     |                                                                                                                                                                                                                                                                | System_i/AXI_DMA/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_1                                                                                                                     |                2 |              6 |         3.00 |
|  System_i/ProcessingSystem/inst/FCLK_CLK0                     | System_i/Reset_ProcessingSystem/U0/SEQ/seq_cnt_en                                                                                                                                                                                                              | System_i/Reset_ProcessingSystem/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                               |                1 |              6 |         6.00 |
|  System_i/ProcessingSystem/inst/FCLK_CLK0                     | System_i/ProcessingSystem_AXI/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.USE_SPLIT_W.write_resp_inst/E[0]                                                                                                                                | System_i/ProcessingSystem_AXI/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                         |                2 |              7 |         3.50 |
|  System_i/ProcessingSystem/inst/FCLK_CLK0                     | System_i/AXI_DMA/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/s2mm_all_idle                                                                                                                                                                  | System_i/AXI_DMA/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/s_soft_reset_i_re                                                                                                                                                          |                2 |              7 |         3.50 |
|  System_i/ProcessingSystem/inst/FCLK_CLK0                     | System_i/AXI_DMA/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_en                                                                         | System_i/AXI_DMA/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                         |                3 |              7 |         2.33 |
|  System_i/ProcessingSystem/inst/FCLK_CLK0                     | System_i/ProcessingSystem_AXI/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/m_axi_wready_0                                                                                                        | System_i/ProcessingSystem_AXI/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                         |                2 |              7 |         3.50 |
|  System_i/ProcessingSystem/inst/FCLK_CLK0                     | System_i/AXI_DMA/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/gen_pntr_flags_cc.gen_full_rst_val.ram_full_i_reg                                                        | System_i/AXI_DMA/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_clr_dbc_reg_reg_0[0]                                                         |                4 |              7 |         1.75 |
| ~MCLK_IBUF_BUFG                                               |                                                                                                                                                                                                                                                                | System_i/AXIS_I2S_Receiver/U0/Receiver/LRCLK_Sync[1]_i_1_n_0                                                                                                                                                                           |                3 |              8 |         2.67 |
|  System_i/ProcessingSystem/inst/FCLK_CLK0                     | System_i/ProcessingSystem_AXI/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                               |                                                                                                                                                                                                                                        |                1 |              8 |         8.00 |
|  System_i/ProcessingSystem/inst/FCLK_CLK0                     | System_i/AXI_DMA/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[12]_0[0]                                                                                                                                                 | System_i/AXI_DMA/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/s_axi_lite_wdata[19][0]                                                                                                                                         |                3 |              8 |         2.67 |
|  System_i/ProcessingSystem/inst/FCLK_CLK0                     | System_i/AXI_DMA/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/E[0]                                                                                                         | System_i/AXI_DMA/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[7]_i_1_n_0                                                                                                         |                2 |              8 |         4.00 |
|  System_i/ProcessingSystem/inst/FCLK_CLK0                     | System_i/ProcessingSystem_AXI/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          |                                                                                                                                                                                                                                        |                1 |              8 |         8.00 |
|  System_i/ProcessingSystem/inst/FCLK_CLK0                     | System_i/ProcessingSystem_AXILite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                   | System_i/ProcessingSystem_AXILite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                       |                2 |              8 |         4.00 |
|  System_i/ProcessingSystem/inst/FCLK_CLK0                     |                                                                                                                                                                                                                                                                | System_i/ProcessingSystem_AXI/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                         |                3 |              8 |         2.67 |
|  System_i/ProcessingSystem/inst/FCLK_CLK0                     | System_i/AXI_DMA/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                              | System_i/AXI_DMA/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                         |                2 |              8 |         4.00 |
|  System_i/ProcessingSystem/inst/FCLK_CLK0                     | System_i/AXI_DMA/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                           | System_i/AXI_DMA/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]   |                3 |              9 |         3.00 |
|  System_i/ProcessingSystem/inst/FCLK_CLK0                     | System_i/AXI_DMA/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_fwft.ram_regout_en                           | System_i/AXI_DMA/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]   |                3 |              9 |         3.00 |
|  System_i/ProcessingSystem/inst/FCLK_CLK0                     | System_i/AXI_DMA/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                              |                                                                                                                                                                                                                                        |                2 |              9 |         4.50 |
|  System_i/ProcessingSystem/inst/FCLK_CLK0                     | System_i/AXI_DMA/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_valid_fifo_ld12_out                                                                      |                                                                                                                                                                                                                                        |                3 |              9 |         3.00 |
|  System_i/ProcessingSystem/inst/FCLK_CLK0                     | System_i/AXI_DMA/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/enb                                     |                                                                                                                                                                                                                                        |                2 |              9 |         4.50 |
|  System_i/ProcessingSystem/inst/FCLK_CLK0                     | System_i/AXI_DMA/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_last_dbeat_reg                                                | System_i/AXI_DMA/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_cmd_stat_rst_user_reg_n_cdc_from_reg  |                3 |              9 |         3.00 |
|  System_i/ProcessingSystem/inst/FCLK_CLK0                     | System_i/AXI_DMA/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/enb                                     | System_i/AXI_DMA/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]   |                2 |              9 |         4.50 |
|  System_i/ProcessingSystem/inst/FCLK_CLK0                     | System_i/ProcessingSystem_AXI/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                          | System_i/ProcessingSystem_AXI/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                             |                3 |             10 |         3.33 |
|  System_i/ProcessingSystem/inst/FCLK_CLK0                     |                                                                                                                                                                                                                                                                | System_i/AXI_DMA/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]   |                5 |             10 |         2.00 |
|  System_i/ProcessingSystem/inst/FCLK_CLK0                     | System_i/ProcessingSystem_AXI/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]      | System_i/ProcessingSystem_AXI/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                  |                3 |             10 |         3.33 |
|  System_i/ProcessingSystem/inst/FCLK_CLK0                     |                                                                                                                                                                                                                                                                | System_i/ProcessingSystem_AXILite/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                           |                5 |             10 |         2.00 |
|  System_i/ProcessingSystem/inst/FCLK_CLK0                     | System_i/ProcessingSystem_AXI/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                               | System_i/ProcessingSystem_AXI/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                  |                2 |             10 |         5.00 |
|  System_i/ProcessingSystem/inst/FCLK_CLK0                     |                                                                                                                                                                                                                                                                | System_i/ProcessingSystem_AXILite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                             |                6 |             10 |         1.67 |
|  System_i/ProcessingSystem/inst/FCLK_CLK0                     | System_i/AXI_DMA/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/arvalid_re                                                                                                                                                                              | System_i/AXI_DMA/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                 |                2 |             10 |         5.00 |
|  System_i/ProcessingSystem/inst/FCLK_CLK0                     | System_i/AXI_DMA/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                                  |                                                                                                                                                                                                                                        |                2 |             10 |         5.00 |
|  System_i/ProcessingSystem/inst/FCLK_CLK0                     | System_i/ProcessingSystem_AXI/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0] | System_i/ProcessingSystem_AXI/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                             |                2 |             10 |         5.00 |
|  System_i/ProcessingSystem/inst/FCLK_CLK0                     |                                                                                                                                                                                                                                                                | System_i/ProcessingSystem_AXI/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                             |                3 |             12 |         4.00 |
|  System_i/ProcessingSystem/inst/FCLK_CLK0                     |                                                                                                                                                                                                                                                                | System_i/ProcessingSystem_AXI/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                  |                3 |             12 |         4.00 |
|  System_i/ProcessingSystem/inst/FCLK_CLK0                     | System_i/ProcessingSystem_AXILite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                 |                                                                                                                                                                                                                                        |                4 |             12 |         3.00 |
|  System_i/ProcessingSystem/inst/FCLK_CLK0                     | System_i/ProcessingSystem_AXILite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                             |                                                                                                                                                                                                                                        |                5 |             12 |         2.40 |
|  System_i/ProcessingSystem/inst/FCLK_CLK0                     | System_i/ProcessingSystem_AXILite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/sel_first_reg[0]                                                                                                                 |                                                                                                                                                                                                                                        |                4 |             12 |         3.00 |
|  System_i/ProcessingSystem/inst/FCLK_CLK0                     | System_i/ProcessingSystem_AXILite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                           |                                                                                                                                                                                                                                        |                4 |             12 |         3.00 |
|  System_i/ProcessingSystem/inst/FCLK_CLK0                     | System_i/AXI_DMA/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[12]_0[0]                                                                                                                                                 | System_i/AXI_DMA/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                      |                3 |             13 |         4.33 |
|  System_i/ProcessingSystem/inst/FCLK_CLK0                     |                                                                                                                                                                                                                                                                | System_i/AXI_DMA/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0] |                6 |             13 |         2.17 |
|  System_i/ProcessingSystem/inst/FCLK_CLK0                     | System_i/ProcessingSystem_AXILite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                       |                                                                                                                                                                                                                                        |                4 |             13 |         3.25 |
|  System_i/ProcessingSystem/inst/FCLK_CLK0                     | System_i/AXI_DMA/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                             | System_i/AXI_DMA/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]     |                4 |             14 |         3.50 |
|  System_i/ProcessingSystem/inst/FCLK_CLK0                     | System_i/AXI_DMA/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_cntr[13]_i_1_n_0                                                                                                                         | System_i/AXI_DMA/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                     |                4 |             14 |         3.50 |
|  System_i/ProcessingSystem/inst/FCLK_CLK0                     | System_i/AXI_DMA/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[22]_0[0]                                                                                                                                                 | System_i/AXI_DMA/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                      |                3 |             14 |         4.67 |
|  System_i/ProcessingSystem/inst/FCLK_CLK0                     | System_i/AXI_DMA/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/enb                                       | System_i/AXI_DMA/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]     |                4 |             14 |         3.50 |
|  System_i/ProcessingSystem/inst/FCLK_CLK0                     | System_i/ProcessingSystem_AXILite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                        |                                                                                                                                                                                                                                        |                2 |             14 |         7.00 |
|  System_i/ProcessingSystem/inst/FCLK_CLK0                     | System_i/ProcessingSystem_AXILite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                                                                               |                                                                                                                                                                                                                                        |                2 |             14 |         7.00 |
|  System_i/ProcessingSystem/inst/FCLK_CLK0                     | System_i/AXI_DMA/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_lsh[0]_i_1_n_0                                                                                                               | System_i/AXI_DMA/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                     |                4 |             16 |         4.00 |
|  System_i/ProcessingSystem/inst/FCLK_CLK0                     | System_i/AXI_DMA/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                           |                                                                                                                                                                                                                                        |                2 |             16 |         8.00 |
| ~MCLK_IBUF_BUFG                                               | System_i/AXIS_I2S_Receiver/U0/Receiver/Data_Shift[15]_i_1_n_0                                                                                                                                                                                                  |                                                                                                                                                                                                                                        |                2 |             16 |         8.00 |
|  System_i/ProcessingSystem/inst/FCLK_CLK0                     | System_i/ProcessingSystem_AXILite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready_0                                                                                                                  |                                                                                                                                                                                                                                        |                3 |             16 |         5.33 |
|  System_i/ProcessingSystem/inst/FCLK_CLK0                     | System_i/AXI_DMA/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_msh[0]_i_1_n_0                                                                                                               | System_i/AXI_DMA/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                     |                4 |             16 |         4.00 |
| ~MCLK_IBUF_BUFG                                               | System_i/AXIS_I2S_Receiver/U0/Receiver/Data_Right                                                                                                                                                                                                              | System_i/AXIS_I2S_Receiver/U0/Receiver/LRCLK_Sync[1]_i_1_n_0                                                                                                                                                                           |                2 |             16 |         8.00 |
| ~MCLK_IBUF_BUFG                                               | System_i/AXIS_I2S_Receiver/U0/Receiver/Data_Left                                                                                                                                                                                                               | System_i/AXIS_I2S_Receiver/U0/Receiver/LRCLK_Sync[1]_i_1_n_0                                                                                                                                                                           |                2 |             16 |         8.00 |
|  System_i/ProcessingSystem/inst/FCLK_CLK0                     | System_i/AXI_DMA/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                              |                                                                                                                                                                                                                                        |                3 |             17 |         5.67 |
|  System_i/ProcessingSystem/inst/FCLK_CLK0                     | System_i/AXI_DMA/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_push_to_wsc_reg                                           |                                                                                                                                                                                                                                        |                3 |             17 |         5.67 |
|  System_i/ProcessingSystem/inst/FCLK_CLK0                     | System_i/AXI_DMA/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_realigner_reg                                                                                                                         | System_i/AXI_DMA/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_tag_reg0                                                                                                     |                7 |             19 |         2.71 |
|  System_i/ProcessingSystem/inst/FCLK_CLK0                     | System_i/AXI_DMA/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_push_regfifo                                                                                                                       | System_i/AXI_DMA/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                         |                3 |             19 |         6.33 |
|  System_i/ProcessingSystem/inst/FCLK_CLK0                     | System_i/ProcessingSystem_AXILite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_axi_arready_2                                                                                                                  |                                                                                                                                                                                                                                        |               10 |             21 |         2.10 |
|  System_i/ProcessingSystem/inst/FCLK_CLK0                     | System_i/AXI_DMA/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_push_coelsc_reg                                           | System_i/AXI_DMA/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.sig_coelsc_interr_reg_i_1_n_0                                                                                           |                3 |             21 |         7.00 |
|  System_i/ProcessingSystem/inst/FCLK_CLK0                     | System_i/ProcessingSystem_AXILite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[0]_1                                                                                                    |                                                                                                                                                                                                                                        |               10 |             24 |         2.40 |
|  System_i/ProcessingSystem/inst/FCLK_CLK0                     |                                                                                                                                                                                                                                                                | System_i/AXI_DMA/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                 |                6 |             25 |         4.17 |
|  MCLK_IBUF_BUFG                                               |                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                        |                7 |             25 |         3.57 |
|  System_i/ProcessingSystem/inst/FCLK_CLK0                     | System_i/ProcessingSystem_AXILite/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                                                              | System_i/ProcessingSystem_AXILite/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                           |               10 |             26 |         2.60 |
|  System_i/ProcessingSystem/inst/FCLK_CLK0                     | System_i/AXI_DMA/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/E[0]                                                                                         | System_i/AXI_DMA/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/GEN_INDET_BTT.lsig_absorb2tlast_reg                                 |                7 |             28 |         4.00 |
|  System_i/ProcessingSystem/inst/FCLK_CLK0                     | System_i/AXI_DMA/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/E[0]                                                                                                                                                                                    | System_i/AXI_DMA/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                      |                7 |             32 |         4.57 |
|  System_i/ProcessingSystem/inst/FCLK_CLK0                     | System_i/AXI_DMA/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                                   |                                                                                                                                                                                                                                        |                9 |             32 |         3.56 |
|  System_i/ProcessingSystem/inst/FCLK_CLK0                     | System_i/AXI_DMA/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/rvalid                                                                                                                                                                                  | System_i/AXI_DMA/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0                                                                                                                      |                8 |             32 |         4.00 |
|  System_i/ProcessingSystem/inst/FCLK_CLK0                     | System_i/AXI_DMA/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                             |                                                                                                                                                                                                                                        |                6 |             32 |         5.33 |
|  System_i/AXIS_I2S_Receiver/U0/AXIS_Data_reg[31]_i_1_n_0_BUFG |                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                        |                9 |             32 |         3.56 |
|  MCLK_IBUF_BUFG                                               | System_i/AXIS_I2S_Receiver/U0/xpm_cdc_Data/p_0_in                                                                                                                                                                                                              |                                                                                                                                                                                                                                        |                5 |             32 |         6.40 |
|  System_i/ProcessingSystem/inst/FCLK_CLK0                     | System_i/AXI_DMA/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                               |                                                                                                                                                                                                                                        |               11 |             32 |         2.91 |
|  System_i/ProcessingSystem/inst/FCLK_CLK0                     | System_i/AXI_DMA/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_en                                                                         |                                                                                                                                                                                                                                        |                9 |             32 |         3.56 |
|  System_i/ProcessingSystem/inst/FCLK_CLK0                     | System_i/AXIS_I2S_Receiver/U0/xpm_cdc_Data/dest_hsdata_en                                                                                                                                                                                                      |                                                                                                                                                                                                                                        |                5 |             32 |         6.40 |
|  System_i/ProcessingSystem/inst/FCLK_CLK0                     | System_i/AXIS_I2S_Receiver/U0/WordCounter[0]_i_2_n_0                                                                                                                                                                                                           | System_i/AXIS_I2S_Receiver/U0/clear                                                                                                                                                                                                    |                8 |             32 |         4.00 |
|  System_i/ProcessingSystem/inst/FCLK_CLK0                     |                                                                                                                                                                                                                                                                | System_i/AXI_DMA/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                     |               13 |             33 |         2.54 |
|  System_i/ProcessingSystem/inst/FCLK_CLK0                     | System_i/ProcessingSystem_AXI/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/E[0]                                                                                                             | System_i/ProcessingSystem_AXI/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                         |                8 |             33 |         4.12 |
|  System_i/ProcessingSystem/inst/FCLK_CLK0                     | System_i/ProcessingSystem_AXILite/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                                                                                     | System_i/ProcessingSystem_AXILite/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/skid_buffer[32]_i_1_n_0                                                                                                                               |                7 |             34 |         4.86 |
|  System_i/ProcessingSystem/inst/FCLK_CLK0                     | System_i/ProcessingSystem_AXILite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                          |                                                                                                                                                                                                                                        |                9 |             34 |         3.78 |
|  System_i/ProcessingSystem/inst/FCLK_CLK0                     | System_i/AXI_DMA/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_push_input_reg14_out                                                                                                                         | System_i/AXI_DMA/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_input_cache_type_reg0                                                                                                              |                7 |             35 |         5.00 |
|  System_i/ProcessingSystem/inst/FCLK_CLK0                     | System_i/ProcessingSystem_AXILite/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                                    |                                                                                                                                                                                                                                        |               10 |             35 |         3.50 |
|  System_i/ProcessingSystem/inst/FCLK_CLK0                     | System_i/AXI_DMA/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_chcmd_reg                                                                                                                             | System_i/AXI_DMA/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/SR[0]                                                                                                                                  |               13 |             36 |         2.77 |
|  System_i/ProcessingSystem/inst/FCLK_CLK0                     |                                                                                                                                                                                                                                                                | System_i/AXI_DMA/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                      |                8 |             36 |         4.50 |
|  System_i/ProcessingSystem/inst/FCLK_CLK0                     | System_i/AXI_DMA/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_dup                                                                                                                                  | System_i/AXI_DMA/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                         |                7 |             37 |         5.29 |
|  System_i/ProcessingSystem/inst/FCLK_CLK0                     | System_i/AXI_DMA/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/E[0]                                                                                        | System_i/AXI_DMA/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out0                                                                                                        |               13 |             37 |         2.85 |
|  System_i/ProcessingSystem/inst/FCLK_CLK0                     | System_i/AXI_DMA/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sel                                                                                  |                                                                                                                                                                                                                                        |                5 |             40 |         8.00 |
|  System_i/ProcessingSystem/inst/FCLK_CLK0                     | System_i/AXI_DMA/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_csm_ld_xfer                                                                                                                                  | System_i/AXI_DMA/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_cache_reg0                                                                                                      |               10 |             41 |         4.10 |
|  System_i/ProcessingSystem/inst/FCLK_CLK0                     | System_i/AXI_DMA/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_en                                                                                          | System_i/AXI_DMA/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                         |               13 |             41 |         3.15 |
|  System_i/ProcessingSystem/inst/FCLK_CLK0                     | System_i/AXI_DMA/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_s_ready_dup                                                                                              | System_i/AXI_DMA/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                         |               10 |             41 |         4.10 |
|  System_i/ProcessingSystem/inst/FCLK_CLK0                     | System_i/AXI_DMA/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_push_addr_reg1_out                                                    | System_i/AXI_DMA/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[31]_i_1_n_0                                                                                                                      |                6 |             43 |         7.17 |
|  System_i/ProcessingSystem/inst/FCLK_CLK0                     | System_i/ProcessingSystem_AXILite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                        |                                                                                                                                                                                                                                        |                7 |             47 |         6.71 |
|  System_i/ProcessingSystem/inst/FCLK_CLK0                     | System_i/ProcessingSystem_AXILite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                               |                                                                                                                                                                                                                                        |               11 |             47 |         4.27 |
|  System_i/ProcessingSystem/inst/FCLK_CLK0                     | System_i/AXI_DMA/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_LESS_23.cmnd_data[66]_i_1_n_0                                                                                           | System_i/AXI_DMA/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                      |                8 |             47 |         5.88 |
|  System_i/ProcessingSystem/inst/FCLK_CLK0                     | System_i/ProcessingSystem_AXILite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                             |                                                                                                                                                                                                                                        |                8 |             48 |         6.00 |
|  System_i/ProcessingSystem/inst/FCLK_CLK0                     | System_i/AXI_DMA/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_push_regfifo                                                                                                                                               | System_i/AXI_DMA/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                         |                9 |             48 |         5.33 |
|  System_i/ProcessingSystem/inst/FCLK_CLK0                     | System_i/ProcessingSystem_AXILite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                 |                                                                                                                                                                                                                                        |               13 |             48 |         3.69 |
|  System_i/ProcessingSystem/inst/FCLK_CLK0                     | System_i/ProcessingSystem_AXILite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                             |                                                                                                                                                                                                                                        |                9 |             48 |         5.33 |
|  System_i/ProcessingSystem/inst/FCLK_CLK0                     | System_i/ProcessingSystem_AXILite/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                             |                                                                                                                                                                                                                                        |               13 |             48 |         3.69 |
|  System_i/ProcessingSystem/inst/FCLK_CLK0                     | System_i/ProcessingSystem_AXI/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/E[0]                                                                                                                                            | System_i/ProcessingSystem_AXI/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                         |               13 |             59 |         4.54 |
|  System_i/ProcessingSystem/inst/FCLK_CLK0                     |                                                                                                                                                                                                                                                                | System_i/AXI_DMA/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                         |               21 |             63 |         3.00 |
|  System_i/ProcessingSystem/inst/FCLK_CLK0                     |                                                                                                                                                                                                                                                                |                                                                                                                                                                                                                                        |               86 |            236 |         2.74 |
+---------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


