
*** Running vivado
    with args -log xilinx_pcie_2_1_ep_7x.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source xilinx_pcie_2_1_ep_7x.tcl -notrace


****** Vivado v2018.3.1 (64-bit)
  **** SW Build 2489853 on Tue Mar 26 04:20:25 MDT 2019
  **** IP Build 2486929 on Tue Mar 26 06:44:21 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source xilinx_pcie_2_1_ep_7x.tcl -notrace
create_project: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 326.777 ; gain = 72.516
Command: link_design -top xilinx_pcie_2_1_ep_7x -part xc7z035ffg676-2
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint 'f:/FILE/FPGA/ZYNQ/PCIe/05_PCIE_PIO/pcie_7x_0_ex.srcs/sources_1/ip/ila_rx/ila_rx.dcp' for cell 'app/PIO/PIO_EP_inst/EP_RX_inst/ila_rx_inst'
INFO: [Project 1-454] Reading design checkpoint 'f:/FILE/FPGA/ZYNQ/PCIe/05_PCIE_PIO/pcie_7x_0_ex.srcs/sources_1/ip/ila_0/ila_0.dcp' for cell 'app/PIO/PIO_EP_inst/EP_TX_inst/gen_cpl_64.ila_tx'
INFO: [Project 1-454] Reading design checkpoint 'f:/FILE/FPGA/ZYNQ/PCIe/05_PCIE_PIO/pcie_7x_0_ex.srcs/sources_1/ip/pcie_7x_0/pcie_7x_0.dcp' for cell 'pcie_7x_0_support_i/pcie_7x_0_i'
INFO: [Netlist 29-17] Analyzing 352 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3.1
INFO: [Device 21-403] Loading part xc7z035ffg676-2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Chipscope 16-324] Core: app/PIO/PIO_EP_inst/EP_RX_inst/ila_rx_inst UUID: dc72891c-9c20-5dbe-92ad-41c3941272ac 
INFO: [Chipscope 16-324] Core: app/PIO/PIO_EP_inst/EP_TX_inst/gen_cpl_64.ila_tx UUID: 2f90465e-033e-50e4-b46d-e08ba03ac383 
Parsing XDC File [f:/FILE/FPGA/ZYNQ/PCIe/05_PCIE_PIO/pcie_7x_0_ex.srcs/sources_1/ip/ila_rx/ila_v6_2/constraints/ila_impl.xdc] for cell 'app/PIO/PIO_EP_inst/EP_RX_inst/ila_rx_inst/inst'
Finished Parsing XDC File [f:/FILE/FPGA/ZYNQ/PCIe/05_PCIE_PIO/pcie_7x_0_ex.srcs/sources_1/ip/ila_rx/ila_v6_2/constraints/ila_impl.xdc] for cell 'app/PIO/PIO_EP_inst/EP_RX_inst/ila_rx_inst/inst'
Parsing XDC File [f:/FILE/FPGA/ZYNQ/PCIe/05_PCIE_PIO/pcie_7x_0_ex.srcs/sources_1/ip/ila_rx/ila_v6_2/constraints/ila.xdc] for cell 'app/PIO/PIO_EP_inst/EP_RX_inst/ila_rx_inst/inst'
Finished Parsing XDC File [f:/FILE/FPGA/ZYNQ/PCIe/05_PCIE_PIO/pcie_7x_0_ex.srcs/sources_1/ip/ila_rx/ila_v6_2/constraints/ila.xdc] for cell 'app/PIO/PIO_EP_inst/EP_RX_inst/ila_rx_inst/inst'
Parsing XDC File [f:/FILE/FPGA/ZYNQ/PCIe/05_PCIE_PIO/pcie_7x_0_ex.srcs/sources_1/ip/pcie_7x_0/source/pcie_7x_0-PCIE_X0Y0.xdc] for cell 'pcie_7x_0_support_i/pcie_7x_0_i/inst'
Finished Parsing XDC File [f:/FILE/FPGA/ZYNQ/PCIe/05_PCIE_PIO/pcie_7x_0_ex.srcs/sources_1/ip/pcie_7x_0/source/pcie_7x_0-PCIE_X0Y0.xdc] for cell 'pcie_7x_0_support_i/pcie_7x_0_i/inst'
Parsing XDC File [f:/FILE/FPGA/ZYNQ/PCIe/05_PCIE_PIO/pcie_7x_0_ex.srcs/sources_1/ip/ila_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'app/PIO/PIO_EP_inst/EP_TX_inst/gen_cpl_64.ila_tx/inst'
Finished Parsing XDC File [f:/FILE/FPGA/ZYNQ/PCIe/05_PCIE_PIO/pcie_7x_0_ex.srcs/sources_1/ip/ila_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'app/PIO/PIO_EP_inst/EP_TX_inst/gen_cpl_64.ila_tx/inst'
Parsing XDC File [f:/FILE/FPGA/ZYNQ/PCIe/05_PCIE_PIO/pcie_7x_0_ex.srcs/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc] for cell 'app/PIO/PIO_EP_inst/EP_TX_inst/gen_cpl_64.ila_tx/inst'
Finished Parsing XDC File [f:/FILE/FPGA/ZYNQ/PCIe/05_PCIE_PIO/pcie_7x_0_ex.srcs/sources_1/ip/ila_0/ila_v6_2/constraints/ila.xdc] for cell 'app/PIO/PIO_EP_inst/EP_TX_inst/gen_cpl_64.ila_tx/inst'
Parsing XDC File [F:/FILE/FPGA/ZYNQ/PCIe/05_PCIE_PIO/imports/xilinx_pcie_7x_ep_x4g1.xdc]
CRITICAL WARNING: [Netlist 29-177] Cannot set property 'BITSTREAM.CONFIG.CONFIGRATE' because the property does not exist. [F:/FILE/FPGA/ZYNQ/PCIe/05_PCIE_PIO/imports/xilinx_pcie_7x_ep_x4g1.xdc:5]
Resolution: Create this property using create_property command before setting it.
CRITICAL WARNING: [Netlist 29-177] Cannot set property 'BITSTREAM.CONFIG.SPI_BUSWIDTH' because the property does not exist. [F:/FILE/FPGA/ZYNQ/PCIe/05_PCIE_PIO/imports/xilinx_pcie_7x_ep_x4g1.xdc:6]
Resolution: Create this property using create_property command before setting it.
CRITICAL WARNING: [Netlist 29-177] Cannot set property 'BITSTREAM.CONFIG.SPI_FALL_EDGE' because the property does not exist. [F:/FILE/FPGA/ZYNQ/PCIe/05_PCIE_PIO/imports/xilinx_pcie_7x_ep_x4g1.xdc:7]
Resolution: Create this property using create_property command before setting it.
Finished Parsing XDC File [F:/FILE/FPGA/ZYNQ/PCIe/05_PCIE_PIO/imports/xilinx_pcie_7x_ep_x4g1.xdc]
Sourcing Tcl File [F:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/pl_received_hot_rst_cdc'
INFO: [Vivado 12-3272] Current instance is the top level cell 'pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/pl_received_hot_rst_cdc' of design 'design_1' [F:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/pl_received_hot_rst_cdc 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [F:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [F:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/pl_received_hot_rst_cdc'
Sourcing Tcl File [F:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/phy_lnk_up_cdc'
INFO: [Vivado 12-3272] Current instance is the top level cell 'pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/phy_lnk_up_cdc' of design 'design_1' [F:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
WARNING: [XPM_CDC_SINGLE: TCL-1000] The source and destination clocks are the same. 
     Instance: pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/phy_lnk_up_cdc 
  This will add unnecessary latency to the design. Please check the design for the following: 
 1) Manually instantiated XPM_CDC modules: Xilinx recommends that you remove these modules. 
 2) Xilinx IP that contains XPM_CDC modules: Verify the connections to the IP to determine whether you can safely ignore this message.
 [F:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl:5]
Finished Sourcing Tcl File [F:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_single.tcl] for cell 'pcie_7x_0_support_i/pcie_7x_0_i/inst/inst/phy_lnk_up_cdc'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.026 . Memory (MB): peak = 1489.992 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 168 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRLC32E, SRL16E): 168 instances

14 Infos, 2 Warnings, 3 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:01:16 ; elapsed = 00:01:49 . Memory (MB): peak = 1489.992 ; gain = 1077.922
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z035'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z035'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1489.992 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 16aeb5a73

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1489.992 ; gain = 0.000

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-329] Generating Script for core instance : dbg_hub 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
INFO: [Chipscope 16-220] Re-using generated and synthesized IP, "xilinx.com:ip:xsdbm:3.0", from Vivado IP cache entry "53a75a77b62d5cf2".
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.035 . Memory (MB): peak = 1561.102 ; gain = 0.000
Phase 1 Generate And Synthesize Debug Cores | Checksum: 15b116b93

Time (s): cpu = 00:00:02 ; elapsed = 00:03:44 . Memory (MB): peak = 1561.102 ; gain = 16.121

Phase 2 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: 1795aeea5

Time (s): cpu = 00:00:04 ; elapsed = 00:03:56 . Memory (MB): peak = 1561.102 ; gain = 16.121
INFO: [Opt 31-389] Phase Retarget created 112 cells and removed 153 cells
INFO: [Opt 31-1021] In phase Retarget, 303 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 3 Constant propagation | Checksum: 1beadc26b

Time (s): cpu = 00:00:04 ; elapsed = 00:03:58 . Memory (MB): peak = 1561.102 ; gain = 16.121
INFO: [Opt 31-389] Phase Constant propagation created 2 cells and removed 45 cells
INFO: [Opt 31-1021] In phase Constant propagation, 262 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Sweep
Phase 4 Sweep | Checksum: 18941de8c

Time (s): cpu = 00:00:05 ; elapsed = 00:04:03 . Memory (MB): peak = 1561.102 ; gain = 16.121
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 1282 cells
INFO: [Opt 31-1021] In phase Sweep, 1387 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 BUFG optimization
INFO: [Opt 31-194] Inserted BUFG pcie_7x_0_support_i/pipe_clock_i/clk_125mhz_BUFG_inst to drive 0 load(s) on clock net pcie_7x_0_support_i/pipe_clock_i/clk_125mhz_BUFG
INFO: [Opt 31-194] Inserted BUFG pcie_7x_0_support_i/pipe_clock_i/clk_250mhz_BUFG_inst to drive 0 load(s) on clock net pcie_7x_0_support_i/pipe_clock_i/clk_250mhz_BUFG
INFO: [Opt 31-193] Inserted 2 BUFG(s) on clock nets
Phase 5 BUFG optimization | Checksum: 10e428eed

Time (s): cpu = 00:00:06 ; elapsed = 00:04:04 . Memory (MB): peak = 1561.102 ; gain = 16.121
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 6 Shift Register Optimization
Phase 6 Shift Register Optimization | Checksum: 1df58593a

Time (s): cpu = 00:00:07 ; elapsed = 00:04:07 . Memory (MB): peak = 1561.102 ; gain = 16.121
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 7 Post Processing Netlist
Phase 7 Post Processing Netlist | Checksum: 1c222e146

Time (s): cpu = 00:00:07 ; elapsed = 00:04:07 . Memory (MB): peak = 1561.102 ; gain = 16.121
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 72 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |             112  |             153  |                                            303  |
|  Constant propagation         |               2  |              45  |                                            262  |
|  Sweep                        |               0  |            1282  |                                           1387  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             72  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.237 . Memory (MB): peak = 1561.102 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 148358809

Time (s): cpu = 00:00:07 ; elapsed = 00:04:08 . Memory (MB): peak = 1561.102 ; gain = 16.121

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.284 | TNS=0.000 |
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 18 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 6 newly gated: 8 Total Ports: 36
Ending PowerOpt Patch Enables Task | Checksum: 29dd4a43c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:03 . Memory (MB): peak = 1848.770 ; gain = 0.000
Ending Power Optimization Task | Checksum: 29dd4a43c

Time (s): cpu = 00:00:10 ; elapsed = 00:00:48 . Memory (MB): peak = 1848.770 ; gain = 287.668

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: 22207e99a

Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1848.770 ; gain = 0.000
Ending Final Cleanup Task | Checksum: 22207e99a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1848.770 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1848.770 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 22207e99a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1848.770 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
50 Infos, 2 Warnings, 3 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:33 ; elapsed = 00:05:20 . Memory (MB): peak = 1848.770 ; gain = 358.777
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1848.770 ; gain = 0.000
Writing placer database...
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1848.770 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1848.770 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'F:/FILE/FPGA/ZYNQ/PCIe/05_PCIE_PIO/pcie_7x_0_ex.runs/impl_1/xilinx_pcie_2_1_ep_7x_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 1848.770 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file xilinx_pcie_2_1_ep_7x_drc_opted.rpt -pb xilinx_pcie_2_1_ep_7x_drc_opted.pb -rpx xilinx_pcie_2_1_ep_7x_drc_opted.rpx
Command: report_drc -file xilinx_pcie_2_1_ep_7x_drc_opted.rpt -pb xilinx_pcie_2_1_ep_7x_drc_opted.pb -rpx xilinx_pcie_2_1_ep_7x_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file F:/FILE/FPGA/ZYNQ/PCIe/05_PCIE_PIO/pcie_7x_0_ex.runs/impl_1/xilinx_pcie_2_1_ep_7x_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:04 ; elapsed = 00:00:19 . Memory (MB): peak = 1848.770 ; gain = 0.000
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z035'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z035'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1848.770 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1ab06f229

Time (s): cpu = 00:00:00 ; elapsed = 00:00:04 . Memory (MB): peak = 1848.770 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1848.770 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 156f6f671

Time (s): cpu = 00:00:04 ; elapsed = 00:00:19 . Memory (MB): peak = 1848.770 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1970c761a

Time (s): cpu = 00:00:08 ; elapsed = 00:00:31 . Memory (MB): peak = 1848.770 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1970c761a

Time (s): cpu = 00:00:09 ; elapsed = 00:00:31 . Memory (MB): peak = 1848.770 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 1970c761a

Time (s): cpu = 00:00:09 ; elapsed = 00:00:32 . Memory (MB): peak = 1848.770 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1658e47c4

Time (s): cpu = 00:00:10 ; elapsed = 00:00:35 . Memory (MB): peak = 1848.770 ; gain = 0.000

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1848.770 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           5  |  00:00:01  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 21bfada66

Time (s): cpu = 00:00:26 ; elapsed = 00:00:49 . Memory (MB): peak = 1848.770 ; gain = 0.000
Phase 2 Global Placement | Checksum: 18370e98a

Time (s): cpu = 00:00:27 ; elapsed = 00:00:50 . Memory (MB): peak = 1848.770 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 18370e98a

Time (s): cpu = 00:00:27 ; elapsed = 00:00:50 . Memory (MB): peak = 1848.770 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 11dc96501

Time (s): cpu = 00:00:29 ; elapsed = 00:00:51 . Memory (MB): peak = 1848.770 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: c5a84b23

Time (s): cpu = 00:00:29 ; elapsed = 00:00:51 . Memory (MB): peak = 1848.770 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1796244cd

Time (s): cpu = 00:00:29 ; elapsed = 00:00:51 . Memory (MB): peak = 1848.770 ; gain = 0.000

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 109e31b4a

Time (s): cpu = 00:00:30 ; elapsed = 00:00:52 . Memory (MB): peak = 1848.770 ; gain = 0.000

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 1d0153051

Time (s): cpu = 00:00:34 ; elapsed = 00:00:56 . Memory (MB): peak = 1848.770 ; gain = 0.000

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 1f0804450

Time (s): cpu = 00:00:34 ; elapsed = 00:00:57 . Memory (MB): peak = 1848.770 ; gain = 0.000

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 210d2d070

Time (s): cpu = 00:00:34 ; elapsed = 00:00:57 . Memory (MB): peak = 1848.770 ; gain = 0.000

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 1fceae9a9

Time (s): cpu = 00:00:36 ; elapsed = 00:00:58 . Memory (MB): peak = 1848.770 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 1fceae9a9

Time (s): cpu = 00:00:36 ; elapsed = 00:00:58 . Memory (MB): peak = 1848.770 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1bd7592e3

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-46] BUFG insertion identified 0 candidate nets, 0 success, 0 bufg driver replicated, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason
Phase 4.1.1.1 BUFG Insertion | Checksum: 1bd7592e3

Time (s): cpu = 00:00:39 ; elapsed = 00:01:00 . Memory (MB): peak = 1848.770 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=-0.244. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: fa8991c5

Time (s): cpu = 00:00:41 ; elapsed = 00:01:02 . Memory (MB): peak = 1848.770 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: fa8991c5

Time (s): cpu = 00:00:41 ; elapsed = 00:01:02 . Memory (MB): peak = 1848.770 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: fa8991c5

Time (s): cpu = 00:00:41 ; elapsed = 00:01:03 . Memory (MB): peak = 1848.770 ; gain = 0.000

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: fa8991c5

Time (s): cpu = 00:00:41 ; elapsed = 00:01:03 . Memory (MB): peak = 1848.770 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1848.770 ; gain = 0.000
Phase 4.4 Final Placement Cleanup | Checksum: 1617d1879

Time (s): cpu = 00:00:41 ; elapsed = 00:01:03 . Memory (MB): peak = 1848.770 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1617d1879

Time (s): cpu = 00:00:41 ; elapsed = 00:01:03 . Memory (MB): peak = 1848.770 ; gain = 0.000
Ending Placer Task | Checksum: 1534b8bc0

Time (s): cpu = 00:00:41 ; elapsed = 00:01:03 . Memory (MB): peak = 1848.770 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
81 Infos, 2 Warnings, 3 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:43 ; elapsed = 00:01:06 . Memory (MB): peak = 1848.770 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1848.770 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1848.770 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 1848.770 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'F:/FILE/FPGA/ZYNQ/PCIe/05_PCIE_PIO/pcie_7x_0_ex.runs/impl_1/xilinx_pcie_2_1_ep_7x_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file xilinx_pcie_2_1_ep_7x_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.277 . Memory (MB): peak = 1848.770 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file xilinx_pcie_2_1_ep_7x_utilization_placed.rpt -pb xilinx_pcie_2_1_ep_7x_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file xilinx_pcie_2_1_ep_7x_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.046 . Memory (MB): peak = 1848.770 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z035'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z035'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 904683ad ConstDB: 0 ShapeSum: c3050813 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: c0716d7a

Time (s): cpu = 00:01:35 ; elapsed = 00:01:22 . Memory (MB): peak = 1976.277 ; gain = 127.508
Post Restoration Checksum: NetGraph: 5e617874 NumContArr: 620ff506 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: c0716d7a

Time (s): cpu = 00:01:35 ; elapsed = 00:01:23 . Memory (MB): peak = 2004.516 ; gain = 155.746

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: c0716d7a

Time (s): cpu = 00:01:35 ; elapsed = 00:01:23 . Memory (MB): peak = 2013.539 ; gain = 164.770

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: c0716d7a

Time (s): cpu = 00:01:35 ; elapsed = 00:01:24 . Memory (MB): peak = 2013.539 ; gain = 164.770
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1a3339fb9

Time (s): cpu = 00:01:41 ; elapsed = 00:01:28 . Memory (MB): peak = 2058.418 ; gain = 209.648
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.270 | TNS=-0.270 | WHS=-0.775 | THS=-2778.566|


Phase 2.5 Update Timing for Bus Skew

Phase 2.5.1 Update Timing
Phase 2.5.1 Update Timing | Checksum: 2217deb5e

Time (s): cpu = 00:01:44 ; elapsed = 00:01:31 . Memory (MB): peak = 2058.418 ; gain = 209.648
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.270 | TNS=-0.269 | WHS=N/A    | THS=N/A    |

Phase 2.5 Update Timing for Bus Skew | Checksum: 17e125c4e

Time (s): cpu = 00:01:44 ; elapsed = 00:01:31 . Memory (MB): peak = 2058.418 ; gain = 209.648
Phase 2 Router Initialization | Checksum: fea1975b

Time (s): cpu = 00:01:44 ; elapsed = 00:01:31 . Memory (MB): peak = 2058.418 ; gain = 209.648

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 16f015837

Time (s): cpu = 00:01:51 ; elapsed = 00:01:36 . Memory (MB): peak = 2058.418 ; gain = 209.648

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 917
 Number of Nodes with overlaps = 119
 Number of Nodes with overlaps = 29
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.287 | TNS=-0.287 | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 2493f9f1e

Time (s): cpu = 00:02:41 ; elapsed = 00:02:06 . Memory (MB): peak = 2071.922 ; gain = 223.152

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.287 | TNS=-0.287 | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 16b551be4

Time (s): cpu = 00:02:41 ; elapsed = 00:02:07 . Memory (MB): peak = 2071.922 ; gain = 223.152
Phase 4 Rip-up And Reroute | Checksum: 16b551be4

Time (s): cpu = 00:02:41 ; elapsed = 00:02:07 . Memory (MB): peak = 2071.922 ; gain = 223.152

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 17da97fd0

Time (s): cpu = 00:02:43 ; elapsed = 00:02:08 . Memory (MB): peak = 2071.922 ; gain = 223.152
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.287 | TNS=-0.287 | WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 11d5525f5

Time (s): cpu = 00:02:43 ; elapsed = 00:02:08 . Memory (MB): peak = 2071.922 ; gain = 223.152

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 11d5525f5

Time (s): cpu = 00:02:43 ; elapsed = 00:02:08 . Memory (MB): peak = 2071.922 ; gain = 223.152
Phase 5 Delay and Skew Optimization | Checksum: 11d5525f5

Time (s): cpu = 00:02:43 ; elapsed = 00:02:08 . Memory (MB): peak = 2071.922 ; gain = 223.152

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 95e4a8c1

Time (s): cpu = 00:02:44 ; elapsed = 00:02:09 . Memory (MB): peak = 2071.922 ; gain = 223.152
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.281 | TNS=-0.281 | WHS=-0.109 | THS=-24.138|

Phase 6.1 Hold Fix Iter | Checksum: 152dfc255

Time (s): cpu = 00:02:44 ; elapsed = 00:02:09 . Memory (MB): peak = 2071.922 ; gain = 223.152
Phase 6 Post Hold Fix | Checksum: 129aac7cd

Time (s): cpu = 00:02:45 ; elapsed = 00:02:09 . Memory (MB): peak = 2071.922 ; gain = 223.152

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.954295 %
  Global Horizontal Routing Utilization  = 1.08574 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 72.973%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 71.1712%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 82.3529%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 79.4118%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 7 Route finalize | Checksum: f01749cb

Time (s): cpu = 00:02:45 ; elapsed = 00:02:09 . Memory (MB): peak = 2071.922 ; gain = 223.152

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: f01749cb

Time (s): cpu = 00:02:45 ; elapsed = 00:02:10 . Memory (MB): peak = 2071.922 ; gain = 223.152

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1d0f8f058

Time (s): cpu = 00:02:46 ; elapsed = 00:02:11 . Memory (MB): peak = 2071.922 ; gain = 223.152

Phase 10 Post Router Timing

Phase 10.1 Update Timing
Phase 10.1 Update Timing | Checksum: 24b69f328

Time (s): cpu = 00:02:47 ; elapsed = 00:02:11 . Memory (MB): peak = 2071.922 ; gain = 223.152
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.281 | TNS=-0.281 | WHS=-0.109 | THS=-24.107|

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 24b69f328

Time (s): cpu = 00:02:47 ; elapsed = 00:02:11 . Memory (MB): peak = 2071.922 ; gain = 223.152
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:02:47 ; elapsed = 00:02:11 . Memory (MB): peak = 2071.922 ; gain = 223.152

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
100 Infos, 3 Warnings, 3 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:02:50 ; elapsed = 00:02:14 . Memory (MB): peak = 2071.922 ; gain = 223.152
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 2071.922 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 2071.922 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 2071.922 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'F:/FILE/FPGA/ZYNQ/PCIe/05_PCIE_PIO/pcie_7x_0_ex.runs/impl_1/xilinx_pcie_2_1_ep_7x_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file xilinx_pcie_2_1_ep_7x_drc_routed.rpt -pb xilinx_pcie_2_1_ep_7x_drc_routed.pb -rpx xilinx_pcie_2_1_ep_7x_drc_routed.rpx
Command: report_drc -file xilinx_pcie_2_1_ep_7x_drc_routed.rpt -pb xilinx_pcie_2_1_ep_7x_drc_routed.pb -rpx xilinx_pcie_2_1_ep_7x_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file F:/FILE/FPGA/ZYNQ/PCIe/05_PCIE_PIO/pcie_7x_0_ex.runs/impl_1/xilinx_pcie_2_1_ep_7x_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file xilinx_pcie_2_1_ep_7x_methodology_drc_routed.rpt -pb xilinx_pcie_2_1_ep_7x_methodology_drc_routed.pb -rpx xilinx_pcie_2_1_ep_7x_methodology_drc_routed.rpx
Command: report_methodology -file xilinx_pcie_2_1_ep_7x_methodology_drc_routed.rpt -pb xilinx_pcie_2_1_ep_7x_methodology_drc_routed.pb -rpx xilinx_pcie_2_1_ep_7x_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file F:/FILE/FPGA/ZYNQ/PCIe/05_PCIE_PIO/pcie_7x_0_ex.runs/impl_1/xilinx_pcie_2_1_ep_7x_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 2166.953 ; gain = 95.031
INFO: [runtcl-4] Executing : report_power -file xilinx_pcie_2_1_ep_7x_power_routed.rpt -pb xilinx_pcie_2_1_ep_7x_power_summary_routed.pb -rpx xilinx_pcie_2_1_ep_7x_power_routed.rpx
Command: report_power -file xilinx_pcie_2_1_ep_7x_power_routed.rpt -pb xilinx_pcie_2_1_ep_7x_power_summary_routed.pb -rpx xilinx_pcie_2_1_ep_7x_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
112 Infos, 4 Warnings, 3 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file xilinx_pcie_2_1_ep_7x_route_status.rpt -pb xilinx_pcie_2_1_ep_7x_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file xilinx_pcie_2_1_ep_7x_timing_summary_routed.rpt -pb xilinx_pcie_2_1_ep_7x_timing_summary_routed.pb -rpx xilinx_pcie_2_1_ep_7x_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [runtcl-4] Executing : report_incremental_reuse -file xilinx_pcie_2_1_ep_7x_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file xilinx_pcie_2_1_ep_7x_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file xilinx_pcie_2_1_ep_7x_bus_skew_routed.rpt -pb xilinx_pcie_2_1_ep_7x_bus_skew_routed.pb -rpx xilinx_pcie_2_1_ep_7x_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Command: write_bitstream -force xilinx_pcie_2_1_ep_7x.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z035'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z035'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC RTSTAT-10] No routable loads: 32 net(s) have no routable loads. The problem bus(es) and/or net(s) are dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2:0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_capture[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_runtest[0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/overflow, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwhf.whf/overflow, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/ram_full_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_reg[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/s_bscan_tms, app/PIO/PIO_EP_inst/EP_RX_inst/ila_rx_inst/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_daddr_o[13], app/PIO/PIO_EP_inst/EP_TX_inst/gen_cpl_64.ila_tx/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/s_daddr_o[13]... and (the first 15 of 30 listed).
WARNING: [DRC ZPS7-1] PS7 block required: The PS7 cell must be used in this Zynq design in order to enable correct default configuration.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 2 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Bitstream compression saved 88577088 bits.
Writing bitstream ./xilinx_pcie_2_1_ep_7x.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-118] WebTalk data collection is enabled (User setting is ON. Install Setting is ON.).
INFO: [Common 17-83] Releasing license: Implementation
131 Infos, 7 Warnings, 4 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:34 ; elapsed = 00:00:32 . Memory (MB): peak = 2777.707 ; gain = 561.246
INFO: [Common 17-206] Exiting Vivado at Tue Oct  6 03:28:44 2020...
