vendor_name = ModelSim
source_file = 1, C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/systemB.hex
source_file = 1, C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/systemB.vwf
source_file = 1, C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/waitAclock.v
source_file = 1, C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/systemA.bdf
source_file = 1, C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/rom/test.hex
source_file = 1, C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/rom/lpm_rom_256_16.vhd
source_file = 1, C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/systemA.hex
source_file = 1, C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/myram/myram_256_8.v
source_file = 1, C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/systemA.vwf
source_file = 1, C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/lpm_mux2.v
source_file = 1, C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/lpm_mux1.v
source_file = 1, C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417haha/cpuModule/IO_PORT/IO_PORT.vwf
source_file = 1, C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/instrconunit/instrconunit.vwf
source_file = 1, C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/instrconunit/instrconunit.v
source_file = 1, C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/ctrlunit/ctrlunit.vwf
source_file = 1, C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/ctrlunit/ctrlunit.v
source_file = 1, C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/Flag/Flag.v
source_file = 1, C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/ALU/ZERO_DETECT.vhd
source_file = 1, C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/ALU/zero_convert.vhd
source_file = 1, C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/ALU/muxunit.vhd
source_file = 1, C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/ALU/lpm_or_8.vhd
source_file = 1, C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/ALU/lpm_compare_8.vhd
source_file = 1, C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/ALU/lpm_and_8.vhd
source_file = 1, C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/ALU/lpm_add_sub_8_C.vhd
source_file = 1, C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/ALU/lpm_add_sub_8.vhd
source_file = 1, C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/ALU/alu8.bdf
source_file = 1, C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/myrom/myrom.v
source_file = 1, C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/IO_PORT/lpm_mux8_1.tdf
source_file = 1, C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/IO_PORT/lpm_decode3_8.tdf
source_file = 1, C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/IO_PORT/lpm_bustri0.tdf
source_file = 1, C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/IO_PORT/IO_PORT.bdf
source_file = 1, C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/reg4_8/reg4_8.vwf
source_file = 1, C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/reg4_8/reg4_8.bdf
source_file = 1, C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/reg4_8/lpm_mux2_4_8.vhd
source_file = 1, C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/reg4_8/lpm_dff_8_en.vhd
source_file = 1, C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/reg4_8/lpm_decode2_4.vhd
source_file = 1, C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/myram/myram_256_8.vwf
source_file = 1, C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/CPU.bdf
source_file = 1, C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/IO_PORT.vwf
source_file = 1, C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/myrom/myrom.qip
source_file = 1, C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/myrom/myrom.vwf
source_file = 1, C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/ALU.vwf
source_file = 1, C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/Flag.vwf
source_file = 1, C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/ALU/myALU.v
source_file = 1, C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/test.bdf
source_file = 1, C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/test.vwf
source_file = 1, C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/systemB.bdf
source_file = 1, C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/IO_hold.v
source_file = 1, C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/IO_hold.vwf
source_file = 1, C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/Decoder.v
source_file = 1, C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/waitAclock.vwf
source_file = 1, C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/NixieScan.v
source_file = 1, C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/Nixie.vwf
source_file = 1, C:/Users/heroistired/Documents/Git/Simple CPU/cpuModule_83406417/CPU13.0/db/CPU.cbx.xml
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/megafunctions/lpm_bustri.inc
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/timing_p.vhd
design_name = NixieScan
instance = comp, \state.00 , state.00, NixieScan, 1
instance = comp, \state.00~0 , state.00~0, NixieScan, 1
instance = comp, \num_C1[0]~I , num_C1[0], NixieScan, 1
instance = comp, \num_C0[1]~I , num_C0[1], NixieScan, 1
instance = comp, \num_C1[2]~I , num_C1[2], NixieScan, 1
instance = comp, \num_C0[3]~I , num_C0[3], NixieScan, 1
instance = comp, \clk~I , clk, NixieScan, 1
instance = comp, \state.S1~0 , state.S1~0, NixieScan, 1
instance = comp, \state.S1 , state.S1, NixieScan, 1
instance = comp, \state.S2 , state.S2, NixieScan, 1
instance = comp, \out[0]~0 , out[0]~0, NixieScan, 1
instance = comp, \num_C0[0]~I , num_C0[0], NixieScan, 1
instance = comp, \state.S3 , state.S3, NixieScan, 1
instance = comp, \out[0]~1 , out[0]~1, NixieScan, 1
instance = comp, \num_C2[0]~I , num_C2[0], NixieScan, 1
instance = comp, \Selector3~0 , Selector3~0, NixieScan, 1
instance = comp, \num_C3[0]~I , num_C3[0], NixieScan, 1
instance = comp, \Selector3~1 , Selector3~1, NixieScan, 1
instance = comp, \out[0]~reg0 , out[0]~reg0, NixieScan, 1
instance = comp, \num_C1[1]~I , num_C1[1], NixieScan, 1
instance = comp, \num_C2[1]~I , num_C2[1], NixieScan, 1
instance = comp, \Selector2~0 , Selector2~0, NixieScan, 1
instance = comp, \num_C3[1]~I , num_C3[1], NixieScan, 1
instance = comp, \Selector2~1 , Selector2~1, NixieScan, 1
instance = comp, \out[1]~reg0 , out[1]~reg0, NixieScan, 1
instance = comp, \num_C0[2]~I , num_C0[2], NixieScan, 1
instance = comp, \num_C2[2]~I , num_C2[2], NixieScan, 1
instance = comp, \Selector1~0 , Selector1~0, NixieScan, 1
instance = comp, \num_C3[2]~I , num_C3[2], NixieScan, 1
instance = comp, \Selector1~1 , Selector1~1, NixieScan, 1
instance = comp, \out[2]~reg0 , out[2]~reg0, NixieScan, 1
instance = comp, \num_C1[3]~I , num_C1[3], NixieScan, 1
instance = comp, \num_C2[3]~I , num_C2[3], NixieScan, 1
instance = comp, \Selector0~0 , Selector0~0, NixieScan, 1
instance = comp, \num_C3[3]~I , num_C3[3], NixieScan, 1
instance = comp, \Selector0~1 , Selector0~1, NixieScan, 1
instance = comp, \out[3]~reg0 , out[3]~reg0, NixieScan, 1
instance = comp, \seg_sel[0]~0 , seg_sel[0]~0, NixieScan, 1
instance = comp, \seg_sel[0]~reg0 , seg_sel[0]~reg0, NixieScan, 1
instance = comp, \seg_sel[1]~reg0 , seg_sel[1]~reg0, NixieScan, 1
instance = comp, \seg_sel[2]~reg0 , seg_sel[2]~reg0, NixieScan, 1
instance = comp, \seg_sel[3]~reg0 , seg_sel[3]~reg0, NixieScan, 1
instance = comp, \out[0]~I , out[0], NixieScan, 1
instance = comp, \out[1]~I , out[1], NixieScan, 1
instance = comp, \out[2]~I , out[2], NixieScan, 1
instance = comp, \out[3]~I , out[3], NixieScan, 1
instance = comp, \seg_sel[0]~I , seg_sel[0], NixieScan, 1
instance = comp, \seg_sel[1]~I , seg_sel[1], NixieScan, 1
instance = comp, \seg_sel[2]~I , seg_sel[2], NixieScan, 1
instance = comp, \seg_sel[3]~I , seg_sel[3], NixieScan, 1
