
lab1.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004b84  080001e0  080001e0  000011e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000084  08004d64  08004d64  00005d64  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004de8  08004de8  0000607c  2**0
                  CONTENTS
  4 .ARM          00000008  08004de8  08004de8  00005de8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08004df0  08004df0  0000607c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004df0  08004df0  00005df0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08004df4  08004df4  00005df4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000007c  20000000  08004df8  00006000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000270  2000007c  08004e74  0000607c  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200002ec  08004e74  000062ec  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000607c  2**0
                  CONTENTS, READONLY
 12 .debug_info   000113cb  00000000  00000000  000060ac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000022bb  00000000  00000000  00017477  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001030  00000000  00000000  00019738  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000c97  00000000  00000000  0001a768  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000274ad  00000000  00000000  0001b3ff  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001292f  00000000  00000000  000428ac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000fdb95  00000000  00000000  000551db  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00152d70  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004c34  00000000  00000000  00152db4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000070  00000000  00000000  001579e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	@ (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	@ (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	@ (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	2000007c 	.word	0x2000007c
 80001fc:	00000000 	.word	0x00000000
 8000200:	08004d4c 	.word	0x08004d4c

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	@ (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	@ (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	@ (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	20000080 	.word	0x20000080
 800021c:	08004d4c 	.word	0x08004d4c

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <__aeabi_uldivmod>:
 80002c0:	b953      	cbnz	r3, 80002d8 <__aeabi_uldivmod+0x18>
 80002c2:	b94a      	cbnz	r2, 80002d8 <__aeabi_uldivmod+0x18>
 80002c4:	2900      	cmp	r1, #0
 80002c6:	bf08      	it	eq
 80002c8:	2800      	cmpeq	r0, #0
 80002ca:	bf1c      	itt	ne
 80002cc:	f04f 31ff 	movne.w	r1, #4294967295
 80002d0:	f04f 30ff 	movne.w	r0, #4294967295
 80002d4:	f000 b96a 	b.w	80005ac <__aeabi_idiv0>
 80002d8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002dc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002e0:	f000 f806 	bl	80002f0 <__udivmoddi4>
 80002e4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002e8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002ec:	b004      	add	sp, #16
 80002ee:	4770      	bx	lr

080002f0 <__udivmoddi4>:
 80002f0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002f4:	9d08      	ldr	r5, [sp, #32]
 80002f6:	460c      	mov	r4, r1
 80002f8:	2b00      	cmp	r3, #0
 80002fa:	d14e      	bne.n	800039a <__udivmoddi4+0xaa>
 80002fc:	4694      	mov	ip, r2
 80002fe:	458c      	cmp	ip, r1
 8000300:	4686      	mov	lr, r0
 8000302:	fab2 f282 	clz	r2, r2
 8000306:	d962      	bls.n	80003ce <__udivmoddi4+0xde>
 8000308:	b14a      	cbz	r2, 800031e <__udivmoddi4+0x2e>
 800030a:	f1c2 0320 	rsb	r3, r2, #32
 800030e:	4091      	lsls	r1, r2
 8000310:	fa20 f303 	lsr.w	r3, r0, r3
 8000314:	fa0c fc02 	lsl.w	ip, ip, r2
 8000318:	4319      	orrs	r1, r3
 800031a:	fa00 fe02 	lsl.w	lr, r0, r2
 800031e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000322:	fa1f f68c 	uxth.w	r6, ip
 8000326:	fbb1 f4f7 	udiv	r4, r1, r7
 800032a:	ea4f 431e 	mov.w	r3, lr, lsr #16
 800032e:	fb07 1114 	mls	r1, r7, r4, r1
 8000332:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000336:	fb04 f106 	mul.w	r1, r4, r6
 800033a:	4299      	cmp	r1, r3
 800033c:	d90a      	bls.n	8000354 <__udivmoddi4+0x64>
 800033e:	eb1c 0303 	adds.w	r3, ip, r3
 8000342:	f104 30ff 	add.w	r0, r4, #4294967295
 8000346:	f080 8112 	bcs.w	800056e <__udivmoddi4+0x27e>
 800034a:	4299      	cmp	r1, r3
 800034c:	f240 810f 	bls.w	800056e <__udivmoddi4+0x27e>
 8000350:	3c02      	subs	r4, #2
 8000352:	4463      	add	r3, ip
 8000354:	1a59      	subs	r1, r3, r1
 8000356:	fa1f f38e 	uxth.w	r3, lr
 800035a:	fbb1 f0f7 	udiv	r0, r1, r7
 800035e:	fb07 1110 	mls	r1, r7, r0, r1
 8000362:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000366:	fb00 f606 	mul.w	r6, r0, r6
 800036a:	429e      	cmp	r6, r3
 800036c:	d90a      	bls.n	8000384 <__udivmoddi4+0x94>
 800036e:	eb1c 0303 	adds.w	r3, ip, r3
 8000372:	f100 31ff 	add.w	r1, r0, #4294967295
 8000376:	f080 80fc 	bcs.w	8000572 <__udivmoddi4+0x282>
 800037a:	429e      	cmp	r6, r3
 800037c:	f240 80f9 	bls.w	8000572 <__udivmoddi4+0x282>
 8000380:	4463      	add	r3, ip
 8000382:	3802      	subs	r0, #2
 8000384:	1b9b      	subs	r3, r3, r6
 8000386:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 800038a:	2100      	movs	r1, #0
 800038c:	b11d      	cbz	r5, 8000396 <__udivmoddi4+0xa6>
 800038e:	40d3      	lsrs	r3, r2
 8000390:	2200      	movs	r2, #0
 8000392:	e9c5 3200 	strd	r3, r2, [r5]
 8000396:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800039a:	428b      	cmp	r3, r1
 800039c:	d905      	bls.n	80003aa <__udivmoddi4+0xba>
 800039e:	b10d      	cbz	r5, 80003a4 <__udivmoddi4+0xb4>
 80003a0:	e9c5 0100 	strd	r0, r1, [r5]
 80003a4:	2100      	movs	r1, #0
 80003a6:	4608      	mov	r0, r1
 80003a8:	e7f5      	b.n	8000396 <__udivmoddi4+0xa6>
 80003aa:	fab3 f183 	clz	r1, r3
 80003ae:	2900      	cmp	r1, #0
 80003b0:	d146      	bne.n	8000440 <__udivmoddi4+0x150>
 80003b2:	42a3      	cmp	r3, r4
 80003b4:	d302      	bcc.n	80003bc <__udivmoddi4+0xcc>
 80003b6:	4290      	cmp	r0, r2
 80003b8:	f0c0 80f0 	bcc.w	800059c <__udivmoddi4+0x2ac>
 80003bc:	1a86      	subs	r6, r0, r2
 80003be:	eb64 0303 	sbc.w	r3, r4, r3
 80003c2:	2001      	movs	r0, #1
 80003c4:	2d00      	cmp	r5, #0
 80003c6:	d0e6      	beq.n	8000396 <__udivmoddi4+0xa6>
 80003c8:	e9c5 6300 	strd	r6, r3, [r5]
 80003cc:	e7e3      	b.n	8000396 <__udivmoddi4+0xa6>
 80003ce:	2a00      	cmp	r2, #0
 80003d0:	f040 8090 	bne.w	80004f4 <__udivmoddi4+0x204>
 80003d4:	eba1 040c 	sub.w	r4, r1, ip
 80003d8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80003dc:	fa1f f78c 	uxth.w	r7, ip
 80003e0:	2101      	movs	r1, #1
 80003e2:	fbb4 f6f8 	udiv	r6, r4, r8
 80003e6:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80003ea:	fb08 4416 	mls	r4, r8, r6, r4
 80003ee:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003f2:	fb07 f006 	mul.w	r0, r7, r6
 80003f6:	4298      	cmp	r0, r3
 80003f8:	d908      	bls.n	800040c <__udivmoddi4+0x11c>
 80003fa:	eb1c 0303 	adds.w	r3, ip, r3
 80003fe:	f106 34ff 	add.w	r4, r6, #4294967295
 8000402:	d202      	bcs.n	800040a <__udivmoddi4+0x11a>
 8000404:	4298      	cmp	r0, r3
 8000406:	f200 80cd 	bhi.w	80005a4 <__udivmoddi4+0x2b4>
 800040a:	4626      	mov	r6, r4
 800040c:	1a1c      	subs	r4, r3, r0
 800040e:	fa1f f38e 	uxth.w	r3, lr
 8000412:	fbb4 f0f8 	udiv	r0, r4, r8
 8000416:	fb08 4410 	mls	r4, r8, r0, r4
 800041a:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 800041e:	fb00 f707 	mul.w	r7, r0, r7
 8000422:	429f      	cmp	r7, r3
 8000424:	d908      	bls.n	8000438 <__udivmoddi4+0x148>
 8000426:	eb1c 0303 	adds.w	r3, ip, r3
 800042a:	f100 34ff 	add.w	r4, r0, #4294967295
 800042e:	d202      	bcs.n	8000436 <__udivmoddi4+0x146>
 8000430:	429f      	cmp	r7, r3
 8000432:	f200 80b0 	bhi.w	8000596 <__udivmoddi4+0x2a6>
 8000436:	4620      	mov	r0, r4
 8000438:	1bdb      	subs	r3, r3, r7
 800043a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800043e:	e7a5      	b.n	800038c <__udivmoddi4+0x9c>
 8000440:	f1c1 0620 	rsb	r6, r1, #32
 8000444:	408b      	lsls	r3, r1
 8000446:	fa22 f706 	lsr.w	r7, r2, r6
 800044a:	431f      	orrs	r7, r3
 800044c:	fa20 fc06 	lsr.w	ip, r0, r6
 8000450:	fa04 f301 	lsl.w	r3, r4, r1
 8000454:	ea43 030c 	orr.w	r3, r3, ip
 8000458:	40f4      	lsrs	r4, r6
 800045a:	fa00 f801 	lsl.w	r8, r0, r1
 800045e:	0c38      	lsrs	r0, r7, #16
 8000460:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000464:	fbb4 fef0 	udiv	lr, r4, r0
 8000468:	fa1f fc87 	uxth.w	ip, r7
 800046c:	fb00 441e 	mls	r4, r0, lr, r4
 8000470:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000474:	fb0e f90c 	mul.w	r9, lr, ip
 8000478:	45a1      	cmp	r9, r4
 800047a:	fa02 f201 	lsl.w	r2, r2, r1
 800047e:	d90a      	bls.n	8000496 <__udivmoddi4+0x1a6>
 8000480:	193c      	adds	r4, r7, r4
 8000482:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000486:	f080 8084 	bcs.w	8000592 <__udivmoddi4+0x2a2>
 800048a:	45a1      	cmp	r9, r4
 800048c:	f240 8081 	bls.w	8000592 <__udivmoddi4+0x2a2>
 8000490:	f1ae 0e02 	sub.w	lr, lr, #2
 8000494:	443c      	add	r4, r7
 8000496:	eba4 0409 	sub.w	r4, r4, r9
 800049a:	fa1f f983 	uxth.w	r9, r3
 800049e:	fbb4 f3f0 	udiv	r3, r4, r0
 80004a2:	fb00 4413 	mls	r4, r0, r3, r4
 80004a6:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 80004aa:	fb03 fc0c 	mul.w	ip, r3, ip
 80004ae:	45a4      	cmp	ip, r4
 80004b0:	d907      	bls.n	80004c2 <__udivmoddi4+0x1d2>
 80004b2:	193c      	adds	r4, r7, r4
 80004b4:	f103 30ff 	add.w	r0, r3, #4294967295
 80004b8:	d267      	bcs.n	800058a <__udivmoddi4+0x29a>
 80004ba:	45a4      	cmp	ip, r4
 80004bc:	d965      	bls.n	800058a <__udivmoddi4+0x29a>
 80004be:	3b02      	subs	r3, #2
 80004c0:	443c      	add	r4, r7
 80004c2:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 80004c6:	fba0 9302 	umull	r9, r3, r0, r2
 80004ca:	eba4 040c 	sub.w	r4, r4, ip
 80004ce:	429c      	cmp	r4, r3
 80004d0:	46ce      	mov	lr, r9
 80004d2:	469c      	mov	ip, r3
 80004d4:	d351      	bcc.n	800057a <__udivmoddi4+0x28a>
 80004d6:	d04e      	beq.n	8000576 <__udivmoddi4+0x286>
 80004d8:	b155      	cbz	r5, 80004f0 <__udivmoddi4+0x200>
 80004da:	ebb8 030e 	subs.w	r3, r8, lr
 80004de:	eb64 040c 	sbc.w	r4, r4, ip
 80004e2:	fa04 f606 	lsl.w	r6, r4, r6
 80004e6:	40cb      	lsrs	r3, r1
 80004e8:	431e      	orrs	r6, r3
 80004ea:	40cc      	lsrs	r4, r1
 80004ec:	e9c5 6400 	strd	r6, r4, [r5]
 80004f0:	2100      	movs	r1, #0
 80004f2:	e750      	b.n	8000396 <__udivmoddi4+0xa6>
 80004f4:	f1c2 0320 	rsb	r3, r2, #32
 80004f8:	fa20 f103 	lsr.w	r1, r0, r3
 80004fc:	fa0c fc02 	lsl.w	ip, ip, r2
 8000500:	fa24 f303 	lsr.w	r3, r4, r3
 8000504:	4094      	lsls	r4, r2
 8000506:	430c      	orrs	r4, r1
 8000508:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800050c:	fa00 fe02 	lsl.w	lr, r0, r2
 8000510:	fa1f f78c 	uxth.w	r7, ip
 8000514:	fbb3 f0f8 	udiv	r0, r3, r8
 8000518:	fb08 3110 	mls	r1, r8, r0, r3
 800051c:	0c23      	lsrs	r3, r4, #16
 800051e:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000522:	fb00 f107 	mul.w	r1, r0, r7
 8000526:	4299      	cmp	r1, r3
 8000528:	d908      	bls.n	800053c <__udivmoddi4+0x24c>
 800052a:	eb1c 0303 	adds.w	r3, ip, r3
 800052e:	f100 36ff 	add.w	r6, r0, #4294967295
 8000532:	d22c      	bcs.n	800058e <__udivmoddi4+0x29e>
 8000534:	4299      	cmp	r1, r3
 8000536:	d92a      	bls.n	800058e <__udivmoddi4+0x29e>
 8000538:	3802      	subs	r0, #2
 800053a:	4463      	add	r3, ip
 800053c:	1a5b      	subs	r3, r3, r1
 800053e:	b2a4      	uxth	r4, r4
 8000540:	fbb3 f1f8 	udiv	r1, r3, r8
 8000544:	fb08 3311 	mls	r3, r8, r1, r3
 8000548:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800054c:	fb01 f307 	mul.w	r3, r1, r7
 8000550:	42a3      	cmp	r3, r4
 8000552:	d908      	bls.n	8000566 <__udivmoddi4+0x276>
 8000554:	eb1c 0404 	adds.w	r4, ip, r4
 8000558:	f101 36ff 	add.w	r6, r1, #4294967295
 800055c:	d213      	bcs.n	8000586 <__udivmoddi4+0x296>
 800055e:	42a3      	cmp	r3, r4
 8000560:	d911      	bls.n	8000586 <__udivmoddi4+0x296>
 8000562:	3902      	subs	r1, #2
 8000564:	4464      	add	r4, ip
 8000566:	1ae4      	subs	r4, r4, r3
 8000568:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800056c:	e739      	b.n	80003e2 <__udivmoddi4+0xf2>
 800056e:	4604      	mov	r4, r0
 8000570:	e6f0      	b.n	8000354 <__udivmoddi4+0x64>
 8000572:	4608      	mov	r0, r1
 8000574:	e706      	b.n	8000384 <__udivmoddi4+0x94>
 8000576:	45c8      	cmp	r8, r9
 8000578:	d2ae      	bcs.n	80004d8 <__udivmoddi4+0x1e8>
 800057a:	ebb9 0e02 	subs.w	lr, r9, r2
 800057e:	eb63 0c07 	sbc.w	ip, r3, r7
 8000582:	3801      	subs	r0, #1
 8000584:	e7a8      	b.n	80004d8 <__udivmoddi4+0x1e8>
 8000586:	4631      	mov	r1, r6
 8000588:	e7ed      	b.n	8000566 <__udivmoddi4+0x276>
 800058a:	4603      	mov	r3, r0
 800058c:	e799      	b.n	80004c2 <__udivmoddi4+0x1d2>
 800058e:	4630      	mov	r0, r6
 8000590:	e7d4      	b.n	800053c <__udivmoddi4+0x24c>
 8000592:	46d6      	mov	lr, sl
 8000594:	e77f      	b.n	8000496 <__udivmoddi4+0x1a6>
 8000596:	4463      	add	r3, ip
 8000598:	3802      	subs	r0, #2
 800059a:	e74d      	b.n	8000438 <__udivmoddi4+0x148>
 800059c:	4606      	mov	r6, r0
 800059e:	4623      	mov	r3, r4
 80005a0:	4608      	mov	r0, r1
 80005a2:	e70f      	b.n	80003c4 <__udivmoddi4+0xd4>
 80005a4:	3e02      	subs	r6, #2
 80005a6:	4463      	add	r3, ip
 80005a8:	e730      	b.n	800040c <__udivmoddi4+0x11c>
 80005aa:	bf00      	nop

080005ac <__aeabi_idiv0>:
 80005ac:	4770      	bx	lr
 80005ae:	bf00      	nop

080005b0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80005b0:	b580      	push	{r7, lr}
 80005b2:	b082      	sub	sp, #8
 80005b4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN 1 */
	uint32_t buttonuser = 0;
 80005b6:	2300      	movs	r3, #0
 80005b8:	607b      	str	r3, [r7, #4]
	uint32_t buttonUserCondition=0;
 80005ba:	2300      	movs	r3, #0
 80005bc:	603b      	str	r3, [r7, #0]
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80005be:	f000 fc8d 	bl	8000edc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80005c2:	f000 f849 	bl	8000658 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80005c6:	f000 f909 	bl	80007dc <MX_GPIO_Init>
  MX_TIM2_Init();
 80005ca:	f000 f891 	bl	80006f0 <MX_TIM2_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  /* Initialize led */
  BSP_LED_Init(LED_GREEN);
 80005ce:	2000      	movs	r0, #0
 80005d0:	f000 fae6 	bl	8000ba0 <BSP_LED_Init>

  /* Initialize USER push-button, will be used to trigger an interrupt each time it's pressed.*/
  BSP_PB_Init(BUTTON_USER, BUTTON_MODE_EXTI);
 80005d4:	2101      	movs	r1, #1
 80005d6:	2000      	movs	r0, #0
 80005d8:	f000 fb2e 	bl	8000c38 <BSP_PB_Init>

  /* Initialize COM1 port (115200, 8 bits (7-bit data + 1 stop bit), no parity */
  BspCOMInit.BaudRate   = 115200;
 80005dc:	4b1a      	ldr	r3, [pc, #104]	@ (8000648 <main+0x98>)
 80005de:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 80005e2:	601a      	str	r2, [r3, #0]
  BspCOMInit.WordLength = COM_WORDLENGTH_8B;
 80005e4:	4b18      	ldr	r3, [pc, #96]	@ (8000648 <main+0x98>)
 80005e6:	2200      	movs	r2, #0
 80005e8:	605a      	str	r2, [r3, #4]
  BspCOMInit.StopBits   = COM_STOPBITS_1;
 80005ea:	4b17      	ldr	r3, [pc, #92]	@ (8000648 <main+0x98>)
 80005ec:	2200      	movs	r2, #0
 80005ee:	811a      	strh	r2, [r3, #8]
  BspCOMInit.Parity     = COM_PARITY_NONE;
 80005f0:	4b15      	ldr	r3, [pc, #84]	@ (8000648 <main+0x98>)
 80005f2:	2200      	movs	r2, #0
 80005f4:	815a      	strh	r2, [r3, #10]
  BspCOMInit.HwFlowCtl  = COM_HWCONTROL_NONE;
 80005f6:	4b14      	ldr	r3, [pc, #80]	@ (8000648 <main+0x98>)
 80005f8:	2200      	movs	r2, #0
 80005fa:	819a      	strh	r2, [r3, #12]
  if (BSP_COM_Init(COM1, &BspCOMInit) != BSP_ERROR_NONE)
 80005fc:	4912      	ldr	r1, [pc, #72]	@ (8000648 <main+0x98>)
 80005fe:	2000      	movs	r0, #0
 8000600:	f000 fb9a 	bl	8000d38 <BSP_COM_Init>
 8000604:	4603      	mov	r3, r0
 8000606:	2b00      	cmp	r3, #0
 8000608:	d001      	beq.n	800060e <main+0x5e>
  {
    Error_Handler();
 800060a:	f000 f937 	bl	800087c <Error_Handler>
  }

  /* USER CODE BEGIN BSP */
  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);
 800060e:	2100      	movs	r1, #0
 8000610:	480e      	ldr	r0, [pc, #56]	@ (800064c <main+0x9c>)
 8000612:	f001 fe8f 	bl	8002334 <HAL_TIM_PWM_Start>
  /* -- Sample board code to send message over COM1 port ---- */
  printf("Welcome to STM32 world !\n\r");
 8000616:	480e      	ldr	r0, [pc, #56]	@ (8000650 <main+0xa0>)
 8000618:	f003 fd2a 	bl	8004070 <iprintf>

  /* -- Sample board code to switch on led ---- */
  BSP_LED_On(LED_GREEN);
 800061c:	2000      	movs	r0, #0
 800061e:	f000 faf5 	bl	8000c0c <BSP_LED_On>

  while (1)
  {

    /* -- Sample board code for User push-button in interrupt mode ---- */
	  buttonuser=HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_13 );
 8000622:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000626:	480b      	ldr	r0, [pc, #44]	@ (8000654 <main+0xa4>)
 8000628:	f000 ffba 	bl	80015a0 <HAL_GPIO_ReadPin>
 800062c:	4603      	mov	r3, r0
 800062e:	607b      	str	r3, [r7, #4]
	  if(buttonuser==1)
 8000630:	687b      	ldr	r3, [r7, #4]
 8000632:	2b01      	cmp	r3, #1
 8000634:	d1f5      	bne.n	8000622 <main+0x72>
	  {
		  TIM2->CCR1 += 100;
 8000636:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800063a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800063c:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000640:	3364      	adds	r3, #100	@ 0x64
 8000642:	6353      	str	r3, [r2, #52]	@ 0x34
	  buttonuser=HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_13 );
 8000644:	e7ed      	b.n	8000622 <main+0x72>
 8000646:	bf00      	nop
 8000648:	20000098 	.word	0x20000098
 800064c:	200000ac 	.word	0x200000ac
 8000650:	08004d64 	.word	0x08004d64
 8000654:	48000800 	.word	0x48000800

08000658 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000658:	b580      	push	{r7, lr}
 800065a:	b094      	sub	sp, #80	@ 0x50
 800065c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800065e:	f107 0318 	add.w	r3, r7, #24
 8000662:	2238      	movs	r2, #56	@ 0x38
 8000664:	2100      	movs	r1, #0
 8000666:	4618      	mov	r0, r3
 8000668:	f003 fd57 	bl	800411a <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800066c:	1d3b      	adds	r3, r7, #4
 800066e:	2200      	movs	r2, #0
 8000670:	601a      	str	r2, [r3, #0]
 8000672:	605a      	str	r2, [r3, #4]
 8000674:	609a      	str	r2, [r3, #8]
 8000676:	60da      	str	r2, [r3, #12]
 8000678:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 800067a:	2000      	movs	r0, #0
 800067c:	f000 ffc0 	bl	8001600 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000680:	2302      	movs	r3, #2
 8000682:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000684:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000688:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800068a:	2340      	movs	r3, #64	@ 0x40
 800068c:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800068e:	2302      	movs	r3, #2
 8000690:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8000692:	2302      	movs	r3, #2
 8000694:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV4;
 8000696:	2304      	movs	r3, #4
 8000698:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 85;
 800069a:	2355      	movs	r3, #85	@ 0x55
 800069c:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800069e:	2302      	movs	r3, #2
 80006a0:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80006a2:	2302      	movs	r3, #2
 80006a4:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80006a6:	2302      	movs	r3, #2
 80006a8:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80006aa:	f107 0318 	add.w	r3, r7, #24
 80006ae:	4618      	mov	r0, r3
 80006b0:	f001 f85a 	bl	8001768 <HAL_RCC_OscConfig>
 80006b4:	4603      	mov	r3, r0
 80006b6:	2b00      	cmp	r3, #0
 80006b8:	d001      	beq.n	80006be <SystemClock_Config+0x66>
  {
    Error_Handler();
 80006ba:	f000 f8df 	bl	800087c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80006be:	230f      	movs	r3, #15
 80006c0:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80006c2:	2303      	movs	r3, #3
 80006c4:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80006c6:	2300      	movs	r3, #0
 80006c8:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80006ca:	2300      	movs	r3, #0
 80006cc:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80006ce:	2300      	movs	r3, #0
 80006d0:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 80006d2:	1d3b      	adds	r3, r7, #4
 80006d4:	2104      	movs	r1, #4
 80006d6:	4618      	mov	r0, r3
 80006d8:	f001 fb58 	bl	8001d8c <HAL_RCC_ClockConfig>
 80006dc:	4603      	mov	r3, r0
 80006de:	2b00      	cmp	r3, #0
 80006e0:	d001      	beq.n	80006e6 <SystemClock_Config+0x8e>
  {
    Error_Handler();
 80006e2:	f000 f8cb 	bl	800087c <Error_Handler>
  }
}
 80006e6:	bf00      	nop
 80006e8:	3750      	adds	r7, #80	@ 0x50
 80006ea:	46bd      	mov	sp, r7
 80006ec:	bd80      	pop	{r7, pc}
	...

080006f0 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 80006f0:	b580      	push	{r7, lr}
 80006f2:	b08e      	sub	sp, #56	@ 0x38
 80006f4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80006f6:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80006fa:	2200      	movs	r2, #0
 80006fc:	601a      	str	r2, [r3, #0]
 80006fe:	605a      	str	r2, [r3, #4]
 8000700:	609a      	str	r2, [r3, #8]
 8000702:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000704:	f107 031c 	add.w	r3, r7, #28
 8000708:	2200      	movs	r2, #0
 800070a:	601a      	str	r2, [r3, #0]
 800070c:	605a      	str	r2, [r3, #4]
 800070e:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000710:	463b      	mov	r3, r7
 8000712:	2200      	movs	r2, #0
 8000714:	601a      	str	r2, [r3, #0]
 8000716:	605a      	str	r2, [r3, #4]
 8000718:	609a      	str	r2, [r3, #8]
 800071a:	60da      	str	r2, [r3, #12]
 800071c:	611a      	str	r2, [r3, #16]
 800071e:	615a      	str	r2, [r3, #20]
 8000720:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8000722:	4b2d      	ldr	r3, [pc, #180]	@ (80007d8 <MX_TIM2_Init+0xe8>)
 8000724:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8000728:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 800072a:	4b2b      	ldr	r3, [pc, #172]	@ (80007d8 <MX_TIM2_Init+0xe8>)
 800072c:	2200      	movs	r2, #0
 800072e:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000730:	4b29      	ldr	r3, [pc, #164]	@ (80007d8 <MX_TIM2_Init+0xe8>)
 8000732:	2200      	movs	r2, #0
 8000734:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 4294967295;
 8000736:	4b28      	ldr	r3, [pc, #160]	@ (80007d8 <MX_TIM2_Init+0xe8>)
 8000738:	f04f 32ff 	mov.w	r2, #4294967295
 800073c:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800073e:	4b26      	ldr	r3, [pc, #152]	@ (80007d8 <MX_TIM2_Init+0xe8>)
 8000740:	2200      	movs	r2, #0
 8000742:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000744:	4b24      	ldr	r3, [pc, #144]	@ (80007d8 <MX_TIM2_Init+0xe8>)
 8000746:	2200      	movs	r2, #0
 8000748:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 800074a:	4823      	ldr	r0, [pc, #140]	@ (80007d8 <MX_TIM2_Init+0xe8>)
 800074c:	f001 fd3a 	bl	80021c4 <HAL_TIM_Base_Init>
 8000750:	4603      	mov	r3, r0
 8000752:	2b00      	cmp	r3, #0
 8000754:	d001      	beq.n	800075a <MX_TIM2_Init+0x6a>
  {
    Error_Handler();
 8000756:	f000 f891 	bl	800087c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800075a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800075e:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8000760:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000764:	4619      	mov	r1, r3
 8000766:	481c      	ldr	r0, [pc, #112]	@ (80007d8 <MX_TIM2_Init+0xe8>)
 8000768:	f001 ff70 	bl	800264c <HAL_TIM_ConfigClockSource>
 800076c:	4603      	mov	r3, r0
 800076e:	2b00      	cmp	r3, #0
 8000770:	d001      	beq.n	8000776 <MX_TIM2_Init+0x86>
  {
    Error_Handler();
 8000772:	f000 f883 	bl	800087c <Error_Handler>
  }
  if (HAL_TIM_OC_Init(&htim2) != HAL_OK)
 8000776:	4818      	ldr	r0, [pc, #96]	@ (80007d8 <MX_TIM2_Init+0xe8>)
 8000778:	f001 fd7b 	bl	8002272 <HAL_TIM_OC_Init>
 800077c:	4603      	mov	r3, r0
 800077e:	2b00      	cmp	r3, #0
 8000780:	d001      	beq.n	8000786 <MX_TIM2_Init+0x96>
  {
    Error_Handler();
 8000782:	f000 f87b 	bl	800087c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000786:	2300      	movs	r3, #0
 8000788:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800078a:	2300      	movs	r3, #0
 800078c:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 800078e:	f107 031c 	add.w	r3, r7, #28
 8000792:	4619      	mov	r1, r3
 8000794:	4810      	ldr	r0, [pc, #64]	@ (80007d8 <MX_TIM2_Init+0xe8>)
 8000796:	f002 fd0f 	bl	80031b8 <HAL_TIMEx_MasterConfigSynchronization>
 800079a:	4603      	mov	r3, r0
 800079c:	2b00      	cmp	r3, #0
 800079e:	d001      	beq.n	80007a4 <MX_TIM2_Init+0xb4>
  {
    Error_Handler();
 80007a0:	f000 f86c 	bl	800087c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_TIMING;
 80007a4:	2300      	movs	r3, #0
 80007a6:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 80007a8:	2300      	movs	r3, #0
 80007aa:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80007ac:	2300      	movs	r3, #0
 80007ae:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80007b0:	2300      	movs	r3, #0
 80007b2:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_OC_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80007b4:	463b      	mov	r3, r7
 80007b6:	2200      	movs	r2, #0
 80007b8:	4619      	mov	r1, r3
 80007ba:	4807      	ldr	r0, [pc, #28]	@ (80007d8 <MX_TIM2_Init+0xe8>)
 80007bc:	f001 fecc 	bl	8002558 <HAL_TIM_OC_ConfigChannel>
 80007c0:	4603      	mov	r3, r0
 80007c2:	2b00      	cmp	r3, #0
 80007c4:	d001      	beq.n	80007ca <MX_TIM2_Init+0xda>
  {
    Error_Handler();
 80007c6:	f000 f859 	bl	800087c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 80007ca:	4803      	ldr	r0, [pc, #12]	@ (80007d8 <MX_TIM2_Init+0xe8>)
 80007cc:	f000 f89e 	bl	800090c <HAL_TIM_MspPostInit>

}
 80007d0:	bf00      	nop
 80007d2:	3738      	adds	r7, #56	@ 0x38
 80007d4:	46bd      	mov	sp, r7
 80007d6:	bd80      	pop	{r7, pc}
 80007d8:	200000ac 	.word	0x200000ac

080007dc <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80007dc:	b480      	push	{r7}
 80007de:	b085      	sub	sp, #20
 80007e0:	af00      	add	r7, sp, #0
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80007e2:	4b1b      	ldr	r3, [pc, #108]	@ (8000850 <MX_GPIO_Init+0x74>)
 80007e4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80007e6:	4a1a      	ldr	r2, [pc, #104]	@ (8000850 <MX_GPIO_Init+0x74>)
 80007e8:	f043 0304 	orr.w	r3, r3, #4
 80007ec:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80007ee:	4b18      	ldr	r3, [pc, #96]	@ (8000850 <MX_GPIO_Init+0x74>)
 80007f0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80007f2:	f003 0304 	and.w	r3, r3, #4
 80007f6:	60fb      	str	r3, [r7, #12]
 80007f8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80007fa:	4b15      	ldr	r3, [pc, #84]	@ (8000850 <MX_GPIO_Init+0x74>)
 80007fc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80007fe:	4a14      	ldr	r2, [pc, #80]	@ (8000850 <MX_GPIO_Init+0x74>)
 8000800:	f043 0320 	orr.w	r3, r3, #32
 8000804:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000806:	4b12      	ldr	r3, [pc, #72]	@ (8000850 <MX_GPIO_Init+0x74>)
 8000808:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800080a:	f003 0320 	and.w	r3, r3, #32
 800080e:	60bb      	str	r3, [r7, #8]
 8000810:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000812:	4b0f      	ldr	r3, [pc, #60]	@ (8000850 <MX_GPIO_Init+0x74>)
 8000814:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000816:	4a0e      	ldr	r2, [pc, #56]	@ (8000850 <MX_GPIO_Init+0x74>)
 8000818:	f043 0301 	orr.w	r3, r3, #1
 800081c:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800081e:	4b0c      	ldr	r3, [pc, #48]	@ (8000850 <MX_GPIO_Init+0x74>)
 8000820:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000822:	f003 0301 	and.w	r3, r3, #1
 8000826:	607b      	str	r3, [r7, #4]
 8000828:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800082a:	4b09      	ldr	r3, [pc, #36]	@ (8000850 <MX_GPIO_Init+0x74>)
 800082c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800082e:	4a08      	ldr	r2, [pc, #32]	@ (8000850 <MX_GPIO_Init+0x74>)
 8000830:	f043 0302 	orr.w	r3, r3, #2
 8000834:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000836:	4b06      	ldr	r3, [pc, #24]	@ (8000850 <MX_GPIO_Init+0x74>)
 8000838:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800083a:	f003 0302 	and.w	r3, r3, #2
 800083e:	603b      	str	r3, [r7, #0]
 8000840:	683b      	ldr	r3, [r7, #0]

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000842:	bf00      	nop
 8000844:	3714      	adds	r7, #20
 8000846:	46bd      	mov	sp, r7
 8000848:	f85d 7b04 	ldr.w	r7, [sp], #4
 800084c:	4770      	bx	lr
 800084e:	bf00      	nop
 8000850:	40021000 	.word	0x40021000

08000854 <BSP_PB_Callback>:
  * @brief BSP Push Button callback
  * @param Button Specifies the pressed button
  * @retval None
  */
void BSP_PB_Callback(Button_TypeDef Button)
{
 8000854:	b480      	push	{r7}
 8000856:	b083      	sub	sp, #12
 8000858:	af00      	add	r7, sp, #0
 800085a:	4603      	mov	r3, r0
 800085c:	71fb      	strb	r3, [r7, #7]
  if (Button == BUTTON_USER)
 800085e:	79fb      	ldrb	r3, [r7, #7]
 8000860:	2b00      	cmp	r3, #0
 8000862:	d102      	bne.n	800086a <BSP_PB_Callback+0x16>
  {
    BspButtonState = BUTTON_PRESSED;
 8000864:	4b04      	ldr	r3, [pc, #16]	@ (8000878 <BSP_PB_Callback+0x24>)
 8000866:	2201      	movs	r2, #1
 8000868:	601a      	str	r2, [r3, #0]
  }
}
 800086a:	bf00      	nop
 800086c:	370c      	adds	r7, #12
 800086e:	46bd      	mov	sp, r7
 8000870:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000874:	4770      	bx	lr
 8000876:	bf00      	nop
 8000878:	200000a8 	.word	0x200000a8

0800087c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800087c:	b480      	push	{r7}
 800087e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000880:	b672      	cpsid	i
}
 8000882:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000884:	bf00      	nop
 8000886:	e7fd      	b.n	8000884 <Error_Handler+0x8>

08000888 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000888:	b580      	push	{r7, lr}
 800088a:	b082      	sub	sp, #8
 800088c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 800088e:	4b0f      	ldr	r3, [pc, #60]	@ (80008cc <HAL_MspInit+0x44>)
 8000890:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8000892:	4a0e      	ldr	r2, [pc, #56]	@ (80008cc <HAL_MspInit+0x44>)
 8000894:	f043 0301 	orr.w	r3, r3, #1
 8000898:	6613      	str	r3, [r2, #96]	@ 0x60
 800089a:	4b0c      	ldr	r3, [pc, #48]	@ (80008cc <HAL_MspInit+0x44>)
 800089c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800089e:	f003 0301 	and.w	r3, r3, #1
 80008a2:	607b      	str	r3, [r7, #4]
 80008a4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80008a6:	4b09      	ldr	r3, [pc, #36]	@ (80008cc <HAL_MspInit+0x44>)
 80008a8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80008aa:	4a08      	ldr	r2, [pc, #32]	@ (80008cc <HAL_MspInit+0x44>)
 80008ac:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80008b0:	6593      	str	r3, [r2, #88]	@ 0x58
 80008b2:	4b06      	ldr	r3, [pc, #24]	@ (80008cc <HAL_MspInit+0x44>)
 80008b4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80008b6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80008ba:	603b      	str	r3, [r7, #0]
 80008bc:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 80008be:	f000 ff43 	bl	8001748 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80008c2:	bf00      	nop
 80008c4:	3708      	adds	r7, #8
 80008c6:	46bd      	mov	sp, r7
 80008c8:	bd80      	pop	{r7, pc}
 80008ca:	bf00      	nop
 80008cc:	40021000 	.word	0x40021000

080008d0 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80008d0:	b480      	push	{r7}
 80008d2:	b085      	sub	sp, #20
 80008d4:	af00      	add	r7, sp, #0
 80008d6:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 80008d8:	687b      	ldr	r3, [r7, #4]
 80008da:	681b      	ldr	r3, [r3, #0]
 80008dc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80008e0:	d10b      	bne.n	80008fa <HAL_TIM_Base_MspInit+0x2a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80008e2:	4b09      	ldr	r3, [pc, #36]	@ (8000908 <HAL_TIM_Base_MspInit+0x38>)
 80008e4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80008e6:	4a08      	ldr	r2, [pc, #32]	@ (8000908 <HAL_TIM_Base_MspInit+0x38>)
 80008e8:	f043 0301 	orr.w	r3, r3, #1
 80008ec:	6593      	str	r3, [r2, #88]	@ 0x58
 80008ee:	4b06      	ldr	r3, [pc, #24]	@ (8000908 <HAL_TIM_Base_MspInit+0x38>)
 80008f0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80008f2:	f003 0301 	and.w	r3, r3, #1
 80008f6:	60fb      	str	r3, [r7, #12]
 80008f8:	68fb      	ldr	r3, [r7, #12]

  /* USER CODE END TIM2_MspInit 1 */

  }

}
 80008fa:	bf00      	nop
 80008fc:	3714      	adds	r7, #20
 80008fe:	46bd      	mov	sp, r7
 8000900:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000904:	4770      	bx	lr
 8000906:	bf00      	nop
 8000908:	40021000 	.word	0x40021000

0800090c <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 800090c:	b580      	push	{r7, lr}
 800090e:	b088      	sub	sp, #32
 8000910:	af00      	add	r7, sp, #0
 8000912:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000914:	f107 030c 	add.w	r3, r7, #12
 8000918:	2200      	movs	r2, #0
 800091a:	601a      	str	r2, [r3, #0]
 800091c:	605a      	str	r2, [r3, #4]
 800091e:	609a      	str	r2, [r3, #8]
 8000920:	60da      	str	r2, [r3, #12]
 8000922:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM2)
 8000924:	687b      	ldr	r3, [r7, #4]
 8000926:	681b      	ldr	r3, [r3, #0]
 8000928:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800092c:	d11c      	bne.n	8000968 <HAL_TIM_MspPostInit+0x5c>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800092e:	4b10      	ldr	r3, [pc, #64]	@ (8000970 <HAL_TIM_MspPostInit+0x64>)
 8000930:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000932:	4a0f      	ldr	r2, [pc, #60]	@ (8000970 <HAL_TIM_MspPostInit+0x64>)
 8000934:	f043 0301 	orr.w	r3, r3, #1
 8000938:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800093a:	4b0d      	ldr	r3, [pc, #52]	@ (8000970 <HAL_TIM_MspPostInit+0x64>)
 800093c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800093e:	f003 0301 	and.w	r3, r3, #1
 8000942:	60bb      	str	r3, [r7, #8]
 8000944:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration
    PA5     ------> TIM2_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 8000946:	2320      	movs	r3, #32
 8000948:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800094a:	2302      	movs	r3, #2
 800094c:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800094e:	2300      	movs	r3, #0
 8000950:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000952:	2300      	movs	r3, #0
 8000954:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8000956:	2301      	movs	r3, #1
 8000958:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800095a:	f107 030c 	add.w	r3, r7, #12
 800095e:	4619      	mov	r1, r3
 8000960:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000964:	f000 fc9a 	bl	800129c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 8000968:	bf00      	nop
 800096a:	3720      	adds	r7, #32
 800096c:	46bd      	mov	sp, r7
 800096e:	bd80      	pop	{r7, pc}
 8000970:	40021000 	.word	0x40021000

08000974 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000974:	b480      	push	{r7}
 8000976:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8000978:	bf00      	nop
 800097a:	e7fd      	b.n	8000978 <NMI_Handler+0x4>

0800097c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800097c:	b480      	push	{r7}
 800097e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000980:	bf00      	nop
 8000982:	e7fd      	b.n	8000980 <HardFault_Handler+0x4>

08000984 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000984:	b480      	push	{r7}
 8000986:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000988:	bf00      	nop
 800098a:	e7fd      	b.n	8000988 <MemManage_Handler+0x4>

0800098c <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800098c:	b480      	push	{r7}
 800098e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000990:	bf00      	nop
 8000992:	e7fd      	b.n	8000990 <BusFault_Handler+0x4>

08000994 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000994:	b480      	push	{r7}
 8000996:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000998:	bf00      	nop
 800099a:	e7fd      	b.n	8000998 <UsageFault_Handler+0x4>

0800099c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800099c:	b480      	push	{r7}
 800099e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80009a0:	bf00      	nop
 80009a2:	46bd      	mov	sp, r7
 80009a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009a8:	4770      	bx	lr

080009aa <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80009aa:	b480      	push	{r7}
 80009ac:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80009ae:	bf00      	nop
 80009b0:	46bd      	mov	sp, r7
 80009b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009b6:	4770      	bx	lr

080009b8 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80009b8:	b480      	push	{r7}
 80009ba:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80009bc:	bf00      	nop
 80009be:	46bd      	mov	sp, r7
 80009c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009c4:	4770      	bx	lr

080009c6 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80009c6:	b580      	push	{r7, lr}
 80009c8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80009ca:	f000 fad9 	bl	8000f80 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80009ce:	bf00      	nop
 80009d0:	bd80      	pop	{r7, pc}

080009d2 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 80009d2:	b580      	push	{r7, lr}
 80009d4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  BSP_PB_IRQHandler(BUTTON_USER);
 80009d6:	2000      	movs	r0, #0
 80009d8:	f000 f99c 	bl	8000d14 <BSP_PB_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 80009dc:	bf00      	nop
 80009de:	bd80      	pop	{r7, pc}

080009e0 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80009e0:	b580      	push	{r7, lr}
 80009e2:	b086      	sub	sp, #24
 80009e4:	af00      	add	r7, sp, #0
 80009e6:	60f8      	str	r0, [r7, #12]
 80009e8:	60b9      	str	r1, [r7, #8]
 80009ea:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80009ec:	2300      	movs	r3, #0
 80009ee:	617b      	str	r3, [r7, #20]
 80009f0:	e00a      	b.n	8000a08 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80009f2:	f3af 8000 	nop.w
 80009f6:	4601      	mov	r1, r0
 80009f8:	68bb      	ldr	r3, [r7, #8]
 80009fa:	1c5a      	adds	r2, r3, #1
 80009fc:	60ba      	str	r2, [r7, #8]
 80009fe:	b2ca      	uxtb	r2, r1
 8000a00:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000a02:	697b      	ldr	r3, [r7, #20]
 8000a04:	3301      	adds	r3, #1
 8000a06:	617b      	str	r3, [r7, #20]
 8000a08:	697a      	ldr	r2, [r7, #20]
 8000a0a:	687b      	ldr	r3, [r7, #4]
 8000a0c:	429a      	cmp	r2, r3
 8000a0e:	dbf0      	blt.n	80009f2 <_read+0x12>
  }

  return len;
 8000a10:	687b      	ldr	r3, [r7, #4]
}
 8000a12:	4618      	mov	r0, r3
 8000a14:	3718      	adds	r7, #24
 8000a16:	46bd      	mov	sp, r7
 8000a18:	bd80      	pop	{r7, pc}

08000a1a <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8000a1a:	b580      	push	{r7, lr}
 8000a1c:	b086      	sub	sp, #24
 8000a1e:	af00      	add	r7, sp, #0
 8000a20:	60f8      	str	r0, [r7, #12]
 8000a22:	60b9      	str	r1, [r7, #8]
 8000a24:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000a26:	2300      	movs	r3, #0
 8000a28:	617b      	str	r3, [r7, #20]
 8000a2a:	e009      	b.n	8000a40 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8000a2c:	68bb      	ldr	r3, [r7, #8]
 8000a2e:	1c5a      	adds	r2, r3, #1
 8000a30:	60ba      	str	r2, [r7, #8]
 8000a32:	781b      	ldrb	r3, [r3, #0]
 8000a34:	4618      	mov	r0, r3
 8000a36:	f000 f9e1 	bl	8000dfc <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8000a3a:	697b      	ldr	r3, [r7, #20]
 8000a3c:	3301      	adds	r3, #1
 8000a3e:	617b      	str	r3, [r7, #20]
 8000a40:	697a      	ldr	r2, [r7, #20]
 8000a42:	687b      	ldr	r3, [r7, #4]
 8000a44:	429a      	cmp	r2, r3
 8000a46:	dbf1      	blt.n	8000a2c <_write+0x12>
  }
  return len;
 8000a48:	687b      	ldr	r3, [r7, #4]
}
 8000a4a:	4618      	mov	r0, r3
 8000a4c:	3718      	adds	r7, #24
 8000a4e:	46bd      	mov	sp, r7
 8000a50:	bd80      	pop	{r7, pc}

08000a52 <_close>:

int _close(int file)
{
 8000a52:	b480      	push	{r7}
 8000a54:	b083      	sub	sp, #12
 8000a56:	af00      	add	r7, sp, #0
 8000a58:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8000a5a:	f04f 33ff 	mov.w	r3, #4294967295
}
 8000a5e:	4618      	mov	r0, r3
 8000a60:	370c      	adds	r7, #12
 8000a62:	46bd      	mov	sp, r7
 8000a64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a68:	4770      	bx	lr

08000a6a <_fstat>:


int _fstat(int file, struct stat *st)
{
 8000a6a:	b480      	push	{r7}
 8000a6c:	b083      	sub	sp, #12
 8000a6e:	af00      	add	r7, sp, #0
 8000a70:	6078      	str	r0, [r7, #4]
 8000a72:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8000a74:	683b      	ldr	r3, [r7, #0]
 8000a76:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8000a7a:	605a      	str	r2, [r3, #4]
  return 0;
 8000a7c:	2300      	movs	r3, #0
}
 8000a7e:	4618      	mov	r0, r3
 8000a80:	370c      	adds	r7, #12
 8000a82:	46bd      	mov	sp, r7
 8000a84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a88:	4770      	bx	lr

08000a8a <_isatty>:

int _isatty(int file)
{
 8000a8a:	b480      	push	{r7}
 8000a8c:	b083      	sub	sp, #12
 8000a8e:	af00      	add	r7, sp, #0
 8000a90:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8000a92:	2301      	movs	r3, #1
}
 8000a94:	4618      	mov	r0, r3
 8000a96:	370c      	adds	r7, #12
 8000a98:	46bd      	mov	sp, r7
 8000a9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a9e:	4770      	bx	lr

08000aa0 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8000aa0:	b480      	push	{r7}
 8000aa2:	b085      	sub	sp, #20
 8000aa4:	af00      	add	r7, sp, #0
 8000aa6:	60f8      	str	r0, [r7, #12]
 8000aa8:	60b9      	str	r1, [r7, #8]
 8000aaa:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8000aac:	2300      	movs	r3, #0
}
 8000aae:	4618      	mov	r0, r3
 8000ab0:	3714      	adds	r7, #20
 8000ab2:	46bd      	mov	sp, r7
 8000ab4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ab8:	4770      	bx	lr
	...

08000abc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000abc:	b580      	push	{r7, lr}
 8000abe:	b086      	sub	sp, #24
 8000ac0:	af00      	add	r7, sp, #0
 8000ac2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000ac4:	4a14      	ldr	r2, [pc, #80]	@ (8000b18 <_sbrk+0x5c>)
 8000ac6:	4b15      	ldr	r3, [pc, #84]	@ (8000b1c <_sbrk+0x60>)
 8000ac8:	1ad3      	subs	r3, r2, r3
 8000aca:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000acc:	697b      	ldr	r3, [r7, #20]
 8000ace:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000ad0:	4b13      	ldr	r3, [pc, #76]	@ (8000b20 <_sbrk+0x64>)
 8000ad2:	681b      	ldr	r3, [r3, #0]
 8000ad4:	2b00      	cmp	r3, #0
 8000ad6:	d102      	bne.n	8000ade <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000ad8:	4b11      	ldr	r3, [pc, #68]	@ (8000b20 <_sbrk+0x64>)
 8000ada:	4a12      	ldr	r2, [pc, #72]	@ (8000b24 <_sbrk+0x68>)
 8000adc:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000ade:	4b10      	ldr	r3, [pc, #64]	@ (8000b20 <_sbrk+0x64>)
 8000ae0:	681a      	ldr	r2, [r3, #0]
 8000ae2:	687b      	ldr	r3, [r7, #4]
 8000ae4:	4413      	add	r3, r2
 8000ae6:	693a      	ldr	r2, [r7, #16]
 8000ae8:	429a      	cmp	r2, r3
 8000aea:	d207      	bcs.n	8000afc <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000aec:	f003 fb64 	bl	80041b8 <__errno>
 8000af0:	4603      	mov	r3, r0
 8000af2:	220c      	movs	r2, #12
 8000af4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000af6:	f04f 33ff 	mov.w	r3, #4294967295
 8000afa:	e009      	b.n	8000b10 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000afc:	4b08      	ldr	r3, [pc, #32]	@ (8000b20 <_sbrk+0x64>)
 8000afe:	681b      	ldr	r3, [r3, #0]
 8000b00:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000b02:	4b07      	ldr	r3, [pc, #28]	@ (8000b20 <_sbrk+0x64>)
 8000b04:	681a      	ldr	r2, [r3, #0]
 8000b06:	687b      	ldr	r3, [r7, #4]
 8000b08:	4413      	add	r3, r2
 8000b0a:	4a05      	ldr	r2, [pc, #20]	@ (8000b20 <_sbrk+0x64>)
 8000b0c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000b0e:	68fb      	ldr	r3, [r7, #12]
}
 8000b10:	4618      	mov	r0, r3
 8000b12:	3718      	adds	r7, #24
 8000b14:	46bd      	mov	sp, r7
 8000b16:	bd80      	pop	{r7, pc}
 8000b18:	20020000 	.word	0x20020000
 8000b1c:	00000400 	.word	0x00000400
 8000b20:	200000f8 	.word	0x200000f8
 8000b24:	200002f0 	.word	0x200002f0

08000b28 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8000b28:	b480      	push	{r7}
 8000b2a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8000b2c:	4b06      	ldr	r3, [pc, #24]	@ (8000b48 <SystemInit+0x20>)
 8000b2e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8000b32:	4a05      	ldr	r2, [pc, #20]	@ (8000b48 <SystemInit+0x20>)
 8000b34:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8000b38:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000b3c:	bf00      	nop
 8000b3e:	46bd      	mov	sp, r7
 8000b40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000b44:	4770      	bx	lr
 8000b46:	bf00      	nop
 8000b48:	e000ed00 	.word	0xe000ed00

08000b4c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000b4c:	480d      	ldr	r0, [pc, #52]	@ (8000b84 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000b4e:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000b50:	f7ff ffea 	bl	8000b28 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000b54:	480c      	ldr	r0, [pc, #48]	@ (8000b88 <LoopForever+0x6>)
  ldr r1, =_edata
 8000b56:	490d      	ldr	r1, [pc, #52]	@ (8000b8c <LoopForever+0xa>)
  ldr r2, =_sidata
 8000b58:	4a0d      	ldr	r2, [pc, #52]	@ (8000b90 <LoopForever+0xe>)
  movs r3, #0
 8000b5a:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8000b5c:	e002      	b.n	8000b64 <LoopCopyDataInit>

08000b5e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000b5e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000b60:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000b62:	3304      	adds	r3, #4

08000b64 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000b64:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000b66:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000b68:	d3f9      	bcc.n	8000b5e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000b6a:	4a0a      	ldr	r2, [pc, #40]	@ (8000b94 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000b6c:	4c0a      	ldr	r4, [pc, #40]	@ (8000b98 <LoopForever+0x16>)
  movs r3, #0
 8000b6e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000b70:	e001      	b.n	8000b76 <LoopFillZerobss>

08000b72 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000b72:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000b74:	3204      	adds	r2, #4

08000b76 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000b76:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000b78:	d3fb      	bcc.n	8000b72 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8000b7a:	f003 fb23 	bl	80041c4 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8000b7e:	f7ff fd17 	bl	80005b0 <main>

08000b82 <LoopForever>:

LoopForever:
    b LoopForever
 8000b82:	e7fe      	b.n	8000b82 <LoopForever>
  ldr   r0, =_estack
 8000b84:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000b88:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000b8c:	2000007c 	.word	0x2000007c
  ldr r2, =_sidata
 8000b90:	08004df8 	.word	0x08004df8
  ldr r2, =_sbss
 8000b94:	2000007c 	.word	0x2000007c
  ldr r4, =_ebss
 8000b98:	200002ec 	.word	0x200002ec

08000b9c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8000b9c:	e7fe      	b.n	8000b9c <ADC1_2_IRQHandler>
	...

08000ba0 <BSP_LED_Init>:
  *         This parameter can be one of following parameters:
  *           @arg  LED2
  * @retval BSP status
  */
int32_t BSP_LED_Init(Led_TypeDef Led)
{
 8000ba0:	b580      	push	{r7, lr}
 8000ba2:	b088      	sub	sp, #32
 8000ba4:	af00      	add	r7, sp, #0
 8000ba6:	4603      	mov	r3, r0
 8000ba8:	71fb      	strb	r3, [r7, #7]
  GPIO_InitTypeDef  gpio_init_structure;

  /* Enable the GPIO LED Clock */
  LED2_GPIO_CLK_ENABLE();
 8000baa:	4b16      	ldr	r3, [pc, #88]	@ (8000c04 <BSP_LED_Init+0x64>)
 8000bac:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000bae:	4a15      	ldr	r2, [pc, #84]	@ (8000c04 <BSP_LED_Init+0x64>)
 8000bb0:	f043 0301 	orr.w	r3, r3, #1
 8000bb4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000bb6:	4b13      	ldr	r3, [pc, #76]	@ (8000c04 <BSP_LED_Init+0x64>)
 8000bb8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000bba:	f003 0301 	and.w	r3, r3, #1
 8000bbe:	60bb      	str	r3, [r7, #8]
 8000bc0:	68bb      	ldr	r3, [r7, #8]

  /* Configure the GPIO_LED pin */
  gpio_init_structure.Pin   = LED_PIN[Led];
 8000bc2:	2320      	movs	r3, #32
 8000bc4:	60fb      	str	r3, [r7, #12]
  gpio_init_structure.Mode  = GPIO_MODE_OUTPUT_PP;
 8000bc6:	2301      	movs	r3, #1
 8000bc8:	613b      	str	r3, [r7, #16]
  gpio_init_structure.Pull  = GPIO_NOPULL;
 8000bca:	2300      	movs	r3, #0
 8000bcc:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000bce:	2303      	movs	r3, #3
 8000bd0:	61bb      	str	r3, [r7, #24]

  HAL_GPIO_Init(LED_PORT[Led], &gpio_init_structure);
 8000bd2:	79fb      	ldrb	r3, [r7, #7]
 8000bd4:	4a0c      	ldr	r2, [pc, #48]	@ (8000c08 <BSP_LED_Init+0x68>)
 8000bd6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000bda:	f107 020c 	add.w	r2, r7, #12
 8000bde:	4611      	mov	r1, r2
 8000be0:	4618      	mov	r0, r3
 8000be2:	f000 fb5b 	bl	800129c <HAL_GPIO_Init>
  HAL_GPIO_WritePin(LED_PORT[Led], LED_PIN[Led], GPIO_PIN_RESET);
 8000be6:	79fb      	ldrb	r3, [r7, #7]
 8000be8:	4a07      	ldr	r2, [pc, #28]	@ (8000c08 <BSP_LED_Init+0x68>)
 8000bea:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000bee:	2120      	movs	r1, #32
 8000bf0:	2200      	movs	r2, #0
 8000bf2:	4618      	mov	r0, r3
 8000bf4:	f000 fcec 	bl	80015d0 <HAL_GPIO_WritePin>

  return BSP_ERROR_NONE;
 8000bf8:	2300      	movs	r3, #0
}
 8000bfa:	4618      	mov	r0, r3
 8000bfc:	3720      	adds	r7, #32
 8000bfe:	46bd      	mov	sp, r7
 8000c00:	bd80      	pop	{r7, pc}
 8000c02:	bf00      	nop
 8000c04:	40021000 	.word	0x40021000
 8000c08:	20000004 	.word	0x20000004

08000c0c <BSP_LED_On>:
  *         This parameter can be one of following parameters:
  *           @arg  LED2
  * @retval BSP status
  */
int32_t BSP_LED_On(Led_TypeDef Led)
{
 8000c0c:	b580      	push	{r7, lr}
 8000c0e:	b082      	sub	sp, #8
 8000c10:	af00      	add	r7, sp, #0
 8000c12:	4603      	mov	r3, r0
 8000c14:	71fb      	strb	r3, [r7, #7]
  HAL_GPIO_WritePin(LED_PORT[Led], LED_PIN[Led], GPIO_PIN_SET);
 8000c16:	79fb      	ldrb	r3, [r7, #7]
 8000c18:	4a06      	ldr	r2, [pc, #24]	@ (8000c34 <BSP_LED_On+0x28>)
 8000c1a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000c1e:	2120      	movs	r1, #32
 8000c20:	2201      	movs	r2, #1
 8000c22:	4618      	mov	r0, r3
 8000c24:	f000 fcd4 	bl	80015d0 <HAL_GPIO_WritePin>

  return BSP_ERROR_NONE;
 8000c28:	2300      	movs	r3, #0
}
 8000c2a:	4618      	mov	r0, r3
 8000c2c:	3708      	adds	r7, #8
 8000c2e:	46bd      	mov	sp, r7
 8000c30:	bd80      	pop	{r7, pc}
 8000c32:	bf00      	nop
 8000c34:	20000004 	.word	0x20000004

08000c38 <BSP_PB_Init>:
  *           @arg BUTTON_MODE_EXTI: Button will be connected to EXTI line
  *                                  with interrupt generation capability
  * @retval BSP status
  */
int32_t BSP_PB_Init(Button_TypeDef Button, ButtonMode_TypeDef ButtonMode)
{
 8000c38:	b580      	push	{r7, lr}
 8000c3a:	b088      	sub	sp, #32
 8000c3c:	af00      	add	r7, sp, #0
 8000c3e:	4603      	mov	r3, r0
 8000c40:	460a      	mov	r2, r1
 8000c42:	71fb      	strb	r3, [r7, #7]
 8000c44:	4613      	mov	r3, r2
 8000c46:	71bb      	strb	r3, [r7, #6]
  static BSP_EXTI_LineCallback ButtonCallback[BUTTONn] = {BUTTON_USER_EXTI_Callback};
  static uint32_t BSP_BUTTON_PRIO [BUTTONn] = {BSP_BUTTON_USER_IT_PRIORITY};
  static const uint32_t BUTTON_EXTI_LINE[BUTTONn] = {USER_BUTTON_EXTI_LINE};

  /* Enable the BUTTON Clock */
  USER_BUTTON_GPIO_CLK_ENABLE();
 8000c48:	4b2c      	ldr	r3, [pc, #176]	@ (8000cfc <BSP_PB_Init+0xc4>)
 8000c4a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000c4c:	4a2b      	ldr	r2, [pc, #172]	@ (8000cfc <BSP_PB_Init+0xc4>)
 8000c4e:	f043 0304 	orr.w	r3, r3, #4
 8000c52:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000c54:	4b29      	ldr	r3, [pc, #164]	@ (8000cfc <BSP_PB_Init+0xc4>)
 8000c56:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000c58:	f003 0304 	and.w	r3, r3, #4
 8000c5c:	60bb      	str	r3, [r7, #8]
 8000c5e:	68bb      	ldr	r3, [r7, #8]

  gpio_init_structure.Pin = BUTTON_PIN[Button];
 8000c60:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000c64:	60fb      	str	r3, [r7, #12]
  gpio_init_structure.Pull = GPIO_PULLDOWN;
 8000c66:	2302      	movs	r3, #2
 8000c68:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_HIGH;
 8000c6a:	2302      	movs	r3, #2
 8000c6c:	61bb      	str	r3, [r7, #24]

  if(ButtonMode == BUTTON_MODE_GPIO)
 8000c6e:	79bb      	ldrb	r3, [r7, #6]
 8000c70:	2b00      	cmp	r3, #0
 8000c72:	d10c      	bne.n	8000c8e <BSP_PB_Init+0x56>
  {
    /* Configure Button pin as input */
    gpio_init_structure.Mode = GPIO_MODE_INPUT;
 8000c74:	2300      	movs	r3, #0
 8000c76:	613b      	str	r3, [r7, #16]
    HAL_GPIO_Init(BUTTON_PORT[Button], &gpio_init_structure);
 8000c78:	79fb      	ldrb	r3, [r7, #7]
 8000c7a:	4a21      	ldr	r2, [pc, #132]	@ (8000d00 <BSP_PB_Init+0xc8>)
 8000c7c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000c80:	f107 020c 	add.w	r2, r7, #12
 8000c84:	4611      	mov	r1, r2
 8000c86:	4618      	mov	r0, r3
 8000c88:	f000 fb08 	bl	800129c <HAL_GPIO_Init>
 8000c8c:	e031      	b.n	8000cf2 <BSP_PB_Init+0xba>
  }
  else /* (ButtonMode == BUTTON_MODE_EXTI) */
  {
    /* Configure Button pin as input with External interrupt */
    gpio_init_structure.Mode = GPIO_MODE_IT_RISING;
 8000c8e:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 8000c92:	613b      	str	r3, [r7, #16]

    HAL_GPIO_Init(BUTTON_PORT[Button], &gpio_init_structure);
 8000c94:	79fb      	ldrb	r3, [r7, #7]
 8000c96:	4a1a      	ldr	r2, [pc, #104]	@ (8000d00 <BSP_PB_Init+0xc8>)
 8000c98:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000c9c:	f107 020c 	add.w	r2, r7, #12
 8000ca0:	4611      	mov	r1, r2
 8000ca2:	4618      	mov	r0, r3
 8000ca4:	f000 fafa 	bl	800129c <HAL_GPIO_Init>

    (void)HAL_EXTI_GetHandle(&hpb_exti[Button], BUTTON_EXTI_LINE[Button]);
 8000ca8:	79fb      	ldrb	r3, [r7, #7]
 8000caa:	00db      	lsls	r3, r3, #3
 8000cac:	4a15      	ldr	r2, [pc, #84]	@ (8000d04 <BSP_PB_Init+0xcc>)
 8000cae:	441a      	add	r2, r3
 8000cb0:	79fb      	ldrb	r3, [r7, #7]
 8000cb2:	4915      	ldr	r1, [pc, #84]	@ (8000d08 <BSP_PB_Init+0xd0>)
 8000cb4:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8000cb8:	4619      	mov	r1, r3
 8000cba:	4610      	mov	r0, r2
 8000cbc:	f000 faaa 	bl	8001214 <HAL_EXTI_GetHandle>
    (void)HAL_EXTI_RegisterCallback(&hpb_exti[Button],  HAL_EXTI_COMMON_CB_ID, ButtonCallback[Button]);
 8000cc0:	79fb      	ldrb	r3, [r7, #7]
 8000cc2:	00db      	lsls	r3, r3, #3
 8000cc4:	4a0f      	ldr	r2, [pc, #60]	@ (8000d04 <BSP_PB_Init+0xcc>)
 8000cc6:	1898      	adds	r0, r3, r2
 8000cc8:	79fb      	ldrb	r3, [r7, #7]
 8000cca:	4a10      	ldr	r2, [pc, #64]	@ (8000d0c <BSP_PB_Init+0xd4>)
 8000ccc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000cd0:	461a      	mov	r2, r3
 8000cd2:	2100      	movs	r1, #0
 8000cd4:	f000 fa81 	bl	80011da <HAL_EXTI_RegisterCallback>

    /* Enable and set Button EXTI Interrupt to the lowest priority */
    HAL_NVIC_SetPriority((BUTTON_IRQn[Button]), BSP_BUTTON_PRIO[Button], 0x00);
 8000cd8:	2028      	movs	r0, #40	@ 0x28
 8000cda:	79fb      	ldrb	r3, [r7, #7]
 8000cdc:	4a0c      	ldr	r2, [pc, #48]	@ (8000d10 <BSP_PB_Init+0xd8>)
 8000cde:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000ce2:	2200      	movs	r2, #0
 8000ce4:	4619      	mov	r1, r3
 8000ce6:	f000 fa44 	bl	8001172 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ((BUTTON_IRQn[Button]));
 8000cea:	2328      	movs	r3, #40	@ 0x28
 8000cec:	4618      	mov	r0, r3
 8000cee:	f000 fa5a 	bl	80011a6 <HAL_NVIC_EnableIRQ>
  }

  return BSP_ERROR_NONE;
 8000cf2:	2300      	movs	r3, #0
}
 8000cf4:	4618      	mov	r0, r3
 8000cf6:	3720      	adds	r7, #32
 8000cf8:	46bd      	mov	sp, r7
 8000cfa:	bd80      	pop	{r7, pc}
 8000cfc:	40021000 	.word	0x40021000
 8000d00:	20000008 	.word	0x20000008
 8000d04:	200000fc 	.word	0x200000fc
 8000d08:	08004d98 	.word	0x08004d98
 8000d0c:	20000010 	.word	0x20000010
 8000d10:	20000014 	.word	0x20000014

08000d14 <BSP_PB_IRQHandler>:
  * @brief  This function handles Push-Button interrupt requests.
  * @param  Button Specifies the pin connected EXTI line
  * @retval None
  */
void BSP_PB_IRQHandler(Button_TypeDef Button)
{
 8000d14:	b580      	push	{r7, lr}
 8000d16:	b082      	sub	sp, #8
 8000d18:	af00      	add	r7, sp, #0
 8000d1a:	4603      	mov	r3, r0
 8000d1c:	71fb      	strb	r3, [r7, #7]
  HAL_EXTI_IRQHandler(&hpb_exti[Button]);
 8000d1e:	79fb      	ldrb	r3, [r7, #7]
 8000d20:	00db      	lsls	r3, r3, #3
 8000d22:	4a04      	ldr	r2, [pc, #16]	@ (8000d34 <BSP_PB_IRQHandler+0x20>)
 8000d24:	4413      	add	r3, r2
 8000d26:	4618      	mov	r0, r3
 8000d28:	f000 fa88 	bl	800123c <HAL_EXTI_IRQHandler>
}
 8000d2c:	bf00      	nop
 8000d2e:	3708      	adds	r7, #8
 8000d30:	46bd      	mov	sp, r7
 8000d32:	bd80      	pop	{r7, pc}
 8000d34:	200000fc 	.word	0x200000fc

08000d38 <BSP_COM_Init>:
  * @param  COM_Init Pointer to a UART_HandleTypeDef structure that contains the
  *                  configuration information for the specified USART peripheral.
  * @retval BSP error code
  */
int32_t BSP_COM_Init(COM_TypeDef COM, COM_InitTypeDef *COM_Init)
{
 8000d38:	b580      	push	{r7, lr}
 8000d3a:	b084      	sub	sp, #16
 8000d3c:	af00      	add	r7, sp, #0
 8000d3e:	4603      	mov	r3, r0
 8000d40:	6039      	str	r1, [r7, #0]
 8000d42:	71fb      	strb	r3, [r7, #7]
  int32_t ret = BSP_ERROR_NONE;
 8000d44:	2300      	movs	r3, #0
 8000d46:	60fb      	str	r3, [r7, #12]

  if(COM > COMn)
 8000d48:	79fb      	ldrb	r3, [r7, #7]
 8000d4a:	2b01      	cmp	r3, #1
 8000d4c:	d903      	bls.n	8000d56 <BSP_COM_Init+0x1e>
  {
    ret = BSP_ERROR_WRONG_PARAM;
 8000d4e:	f06f 0301 	mvn.w	r3, #1
 8000d52:	60fb      	str	r3, [r7, #12]
 8000d54:	e018      	b.n	8000d88 <BSP_COM_Init+0x50>
  }
  else
  {
#if (USE_HAL_UART_REGISTER_CALLBACKS == 0)
    /* Init the UART Msp */
    COM1_MspInit(&hcom_uart[COM]);
 8000d56:	79fb      	ldrb	r3, [r7, #7]
 8000d58:	2294      	movs	r2, #148	@ 0x94
 8000d5a:	fb02 f303 	mul.w	r3, r2, r3
 8000d5e:	4a0d      	ldr	r2, [pc, #52]	@ (8000d94 <BSP_COM_Init+0x5c>)
 8000d60:	4413      	add	r3, r2
 8000d62:	4618      	mov	r0, r3
 8000d64:	f000 f86e 	bl	8000e44 <COM1_MspInit>
        return BSP_ERROR_MSP_FAILURE;
      }
    }
#endif

    if(MX_LPUART1_Init(&hcom_uart[COM], COM_Init) != HAL_OK)
 8000d68:	79fb      	ldrb	r3, [r7, #7]
 8000d6a:	2294      	movs	r2, #148	@ 0x94
 8000d6c:	fb02 f303 	mul.w	r3, r2, r3
 8000d70:	4a08      	ldr	r2, [pc, #32]	@ (8000d94 <BSP_COM_Init+0x5c>)
 8000d72:	4413      	add	r3, r2
 8000d74:	6839      	ldr	r1, [r7, #0]
 8000d76:	4618      	mov	r0, r3
 8000d78:	f000 f80e 	bl	8000d98 <MX_LPUART1_Init>
 8000d7c:	4603      	mov	r3, r0
 8000d7e:	2b00      	cmp	r3, #0
 8000d80:	d002      	beq.n	8000d88 <BSP_COM_Init+0x50>
    {
      return BSP_ERROR_PERIPH_FAILURE;
 8000d82:	f06f 0303 	mvn.w	r3, #3
 8000d86:	e000      	b.n	8000d8a <BSP_COM_Init+0x52>
    }
  }

  return ret;
 8000d88:	68fb      	ldr	r3, [r7, #12]
}
 8000d8a:	4618      	mov	r0, r3
 8000d8c:	3710      	adds	r7, #16
 8000d8e:	46bd      	mov	sp, r7
 8000d90:	bd80      	pop	{r7, pc}
 8000d92:	bf00      	nop
 8000d94:	20000104 	.word	0x20000104

08000d98 <MX_LPUART1_Init>:
  * @param  COM_Init Pointer to a UART_HandleTypeDef structure that contains the
  *                  configuration information for the specified USART peripheral.
  * @retval HAL error code
  */
__weak HAL_StatusTypeDef MX_LPUART1_Init(UART_HandleTypeDef *huart, MX_UART_InitTypeDef *COM_Init)
{
 8000d98:	b580      	push	{r7, lr}
 8000d9a:	b082      	sub	sp, #8
 8000d9c:	af00      	add	r7, sp, #0
 8000d9e:	6078      	str	r0, [r7, #4]
 8000da0:	6039      	str	r1, [r7, #0]
  /* USART configuration */
 huart->Instance          = COM_USART[COM1];
 8000da2:	4b15      	ldr	r3, [pc, #84]	@ (8000df8 <MX_LPUART1_Init+0x60>)
 8000da4:	681a      	ldr	r2, [r3, #0]
 8000da6:	687b      	ldr	r3, [r7, #4]
 8000da8:	601a      	str	r2, [r3, #0]
 huart->Init.BaudRate     = COM_Init->BaudRate;
 8000daa:	683b      	ldr	r3, [r7, #0]
 8000dac:	681a      	ldr	r2, [r3, #0]
 8000dae:	687b      	ldr	r3, [r7, #4]
 8000db0:	605a      	str	r2, [r3, #4]
 huart->Init.Mode         = UART_MODE_TX_RX;
 8000db2:	687b      	ldr	r3, [r7, #4]
 8000db4:	220c      	movs	r2, #12
 8000db6:	615a      	str	r2, [r3, #20]
 huart->Init.Parity       = (uint32_t)COM_Init->Parity;
 8000db8:	683b      	ldr	r3, [r7, #0]
 8000dba:	895b      	ldrh	r3, [r3, #10]
 8000dbc:	461a      	mov	r2, r3
 8000dbe:	687b      	ldr	r3, [r7, #4]
 8000dc0:	611a      	str	r2, [r3, #16]
 huart->Init.WordLength   = COM_Init->WordLength;
 8000dc2:	683b      	ldr	r3, [r7, #0]
 8000dc4:	685a      	ldr	r2, [r3, #4]
 8000dc6:	687b      	ldr	r3, [r7, #4]
 8000dc8:	609a      	str	r2, [r3, #8]
 huart->Init.StopBits     = (uint32_t)COM_Init->StopBits;
 8000dca:	683b      	ldr	r3, [r7, #0]
 8000dcc:	891b      	ldrh	r3, [r3, #8]
 8000dce:	461a      	mov	r2, r3
 8000dd0:	687b      	ldr	r3, [r7, #4]
 8000dd2:	60da      	str	r2, [r3, #12]
 huart->Init.HwFlowCtl    = (uint32_t)COM_Init->HwFlowCtl;
 8000dd4:	683b      	ldr	r3, [r7, #0]
 8000dd6:	899b      	ldrh	r3, [r3, #12]
 8000dd8:	461a      	mov	r2, r3
 8000dda:	687b      	ldr	r3, [r7, #4]
 8000ddc:	619a      	str	r2, [r3, #24]
 huart->Init.OverSampling = UART_OVERSAMPLING_8;
 8000dde:	687b      	ldr	r3, [r7, #4]
 8000de0:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8000de4:	61da      	str	r2, [r3, #28]

 return HAL_UART_Init(huart);
 8000de6:	6878      	ldr	r0, [r7, #4]
 8000de8:	f002 fa7c 	bl	80032e4 <HAL_UART_Init>
 8000dec:	4603      	mov	r3, r0
}
 8000dee:	4618      	mov	r0, r3
 8000df0:	3708      	adds	r7, #8
 8000df2:	46bd      	mov	sp, r7
 8000df4:	bd80      	pop	{r7, pc}
 8000df6:	bf00      	nop
 8000df8:	2000000c 	.word	0x2000000c

08000dfc <__io_putchar>:

/**
  * @brief  Redirect console output to COM
  */
PUTCHAR_PROTOTYPE
{
 8000dfc:	b580      	push	{r7, lr}
 8000dfe:	b082      	sub	sp, #8
 8000e00:	af00      	add	r7, sp, #0
 8000e02:	6078      	str	r0, [r7, #4]
  (void) HAL_UART_Transmit(&hcom_uart [COM_ActiveLogPort], (uint8_t *) &ch, 1, COM_POLL_TIMEOUT);
 8000e04:	4b09      	ldr	r3, [pc, #36]	@ (8000e2c <__io_putchar+0x30>)
 8000e06:	781b      	ldrb	r3, [r3, #0]
 8000e08:	461a      	mov	r2, r3
 8000e0a:	2394      	movs	r3, #148	@ 0x94
 8000e0c:	fb02 f303 	mul.w	r3, r2, r3
 8000e10:	4a07      	ldr	r2, [pc, #28]	@ (8000e30 <__io_putchar+0x34>)
 8000e12:	1898      	adds	r0, r3, r2
 8000e14:	1d39      	adds	r1, r7, #4
 8000e16:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8000e1a:	2201      	movs	r2, #1
 8000e1c:	f002 fabc 	bl	8003398 <HAL_UART_Transmit>
  return ch;
 8000e20:	687b      	ldr	r3, [r7, #4]
}
 8000e22:	4618      	mov	r0, r3
 8000e24:	3708      	adds	r7, #8
 8000e26:	46bd      	mov	sp, r7
 8000e28:	bd80      	pop	{r7, pc}
 8000e2a:	bf00      	nop
 8000e2c:	20000198 	.word	0x20000198
 8000e30:	20000104 	.word	0x20000104

08000e34 <BUTTON_USER_EXTI_Callback>:
/**
  * @brief  Key EXTI line detection callbacks.
  * @retval BSP status
  */
static void BUTTON_USER_EXTI_Callback(void)
{
 8000e34:	b580      	push	{r7, lr}
 8000e36:	af00      	add	r7, sp, #0
  BSP_PB_Callback(BUTTON_USER);
 8000e38:	2000      	movs	r0, #0
 8000e3a:	f7ff fd0b 	bl	8000854 <BSP_PB_Callback>
}
 8000e3e:	bf00      	nop
 8000e40:	bd80      	pop	{r7, pc}
	...

08000e44 <COM1_MspInit>:
  * @brief  Initializes COM1 MSP.
  * @param  huart UART handle
  * @retval BSP status
  */
static void COM1_MspInit(UART_HandleTypeDef *huart)
{
 8000e44:	b580      	push	{r7, lr}
 8000e46:	b08a      	sub	sp, #40	@ 0x28
 8000e48:	af00      	add	r7, sp, #0
 8000e4a:	6078      	str	r0, [r7, #4]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);

  /* Enable GPIO clock */
  COM1_TX_GPIO_CLK_ENABLE();
 8000e4c:	4b22      	ldr	r3, [pc, #136]	@ (8000ed8 <COM1_MspInit+0x94>)
 8000e4e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000e50:	4a21      	ldr	r2, [pc, #132]	@ (8000ed8 <COM1_MspInit+0x94>)
 8000e52:	f043 0301 	orr.w	r3, r3, #1
 8000e56:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000e58:	4b1f      	ldr	r3, [pc, #124]	@ (8000ed8 <COM1_MspInit+0x94>)
 8000e5a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000e5c:	f003 0301 	and.w	r3, r3, #1
 8000e60:	613b      	str	r3, [r7, #16]
 8000e62:	693b      	ldr	r3, [r7, #16]
  COM1_RX_GPIO_CLK_ENABLE();
 8000e64:	4b1c      	ldr	r3, [pc, #112]	@ (8000ed8 <COM1_MspInit+0x94>)
 8000e66:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000e68:	4a1b      	ldr	r2, [pc, #108]	@ (8000ed8 <COM1_MspInit+0x94>)
 8000e6a:	f043 0301 	orr.w	r3, r3, #1
 8000e6e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000e70:	4b19      	ldr	r3, [pc, #100]	@ (8000ed8 <COM1_MspInit+0x94>)
 8000e72:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000e74:	f003 0301 	and.w	r3, r3, #1
 8000e78:	60fb      	str	r3, [r7, #12]
 8000e7a:	68fb      	ldr	r3, [r7, #12]

  /* Enable USART clock */
  COM1_CLK_ENABLE();
 8000e7c:	4b16      	ldr	r3, [pc, #88]	@ (8000ed8 <COM1_MspInit+0x94>)
 8000e7e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8000e80:	4a15      	ldr	r2, [pc, #84]	@ (8000ed8 <COM1_MspInit+0x94>)
 8000e82:	f043 0301 	orr.w	r3, r3, #1
 8000e86:	65d3      	str	r3, [r2, #92]	@ 0x5c
 8000e88:	4b13      	ldr	r3, [pc, #76]	@ (8000ed8 <COM1_MspInit+0x94>)
 8000e8a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8000e8c:	f003 0301 	and.w	r3, r3, #1
 8000e90:	60bb      	str	r3, [r7, #8]
 8000e92:	68bb      	ldr	r3, [r7, #8]

  /* Configure USART Tx as alternate function */
  gpio_init_structure.Pin       = COM1_TX_PIN;
 8000e94:	2304      	movs	r3, #4
 8000e96:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Mode      = GPIO_MODE_AF_PP;
 8000e98:	2302      	movs	r3, #2
 8000e9a:	61bb      	str	r3, [r7, #24]
  gpio_init_structure.Speed     = GPIO_SPEED_FREQ_HIGH;
 8000e9c:	2302      	movs	r3, #2
 8000e9e:	623b      	str	r3, [r7, #32]
  gpio_init_structure.Pull      = GPIO_PULLUP;
 8000ea0:	2301      	movs	r3, #1
 8000ea2:	61fb      	str	r3, [r7, #28]
  gpio_init_structure.Alternate = COM1_TX_AF;
 8000ea4:	230c      	movs	r3, #12
 8000ea6:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(COM1_TX_GPIO_PORT, &gpio_init_structure);
 8000ea8:	f107 0314 	add.w	r3, r7, #20
 8000eac:	4619      	mov	r1, r3
 8000eae:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000eb2:	f000 f9f3 	bl	800129c <HAL_GPIO_Init>

  /* Configure USART Rx as alternate function */
  gpio_init_structure.Pin = COM1_RX_PIN;
 8000eb6:	2308      	movs	r3, #8
 8000eb8:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Mode = GPIO_MODE_AF_PP;
 8000eba:	2302      	movs	r3, #2
 8000ebc:	61bb      	str	r3, [r7, #24]
  gpio_init_structure.Alternate = COM1_RX_AF;
 8000ebe:	230c      	movs	r3, #12
 8000ec0:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(COM1_RX_GPIO_PORT, &gpio_init_structure);
 8000ec2:	f107 0314 	add.w	r3, r7, #20
 8000ec6:	4619      	mov	r1, r3
 8000ec8:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000ecc:	f000 f9e6 	bl	800129c <HAL_GPIO_Init>
}
 8000ed0:	bf00      	nop
 8000ed2:	3728      	adds	r7, #40	@ 0x28
 8000ed4:	46bd      	mov	sp, r7
 8000ed6:	bd80      	pop	{r7, pc}
 8000ed8:	40021000 	.word	0x40021000

08000edc <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000edc:	b580      	push	{r7, lr}
 8000ede:	b082      	sub	sp, #8
 8000ee0:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8000ee2:	2300      	movs	r3, #0
 8000ee4:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000ee6:	2003      	movs	r0, #3
 8000ee8:	f000 f938 	bl	800115c <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8000eec:	2000      	movs	r0, #0
 8000eee:	f000 f80d 	bl	8000f0c <HAL_InitTick>
 8000ef2:	4603      	mov	r3, r0
 8000ef4:	2b00      	cmp	r3, #0
 8000ef6:	d002      	beq.n	8000efe <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8000ef8:	2301      	movs	r3, #1
 8000efa:	71fb      	strb	r3, [r7, #7]
 8000efc:	e001      	b.n	8000f02 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8000efe:	f7ff fcc3 	bl	8000888 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8000f02:	79fb      	ldrb	r3, [r7, #7]

}
 8000f04:	4618      	mov	r0, r3
 8000f06:	3708      	adds	r7, #8
 8000f08:	46bd      	mov	sp, r7
 8000f0a:	bd80      	pop	{r7, pc}

08000f0c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000f0c:	b580      	push	{r7, lr}
 8000f0e:	b084      	sub	sp, #16
 8000f10:	af00      	add	r7, sp, #0
 8000f12:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8000f14:	2300      	movs	r3, #0
 8000f16:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8000f18:	4b16      	ldr	r3, [pc, #88]	@ (8000f74 <HAL_InitTick+0x68>)
 8000f1a:	681b      	ldr	r3, [r3, #0]
 8000f1c:	2b00      	cmp	r3, #0
 8000f1e:	d022      	beq.n	8000f66 <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8000f20:	4b15      	ldr	r3, [pc, #84]	@ (8000f78 <HAL_InitTick+0x6c>)
 8000f22:	681a      	ldr	r2, [r3, #0]
 8000f24:	4b13      	ldr	r3, [pc, #76]	@ (8000f74 <HAL_InitTick+0x68>)
 8000f26:	681b      	ldr	r3, [r3, #0]
 8000f28:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8000f2c:	fbb1 f3f3 	udiv	r3, r1, r3
 8000f30:	fbb2 f3f3 	udiv	r3, r2, r3
 8000f34:	4618      	mov	r0, r3
 8000f36:	f000 f944 	bl	80011c2 <HAL_SYSTICK_Config>
 8000f3a:	4603      	mov	r3, r0
 8000f3c:	2b00      	cmp	r3, #0
 8000f3e:	d10f      	bne.n	8000f60 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000f40:	687b      	ldr	r3, [r7, #4]
 8000f42:	2b0f      	cmp	r3, #15
 8000f44:	d809      	bhi.n	8000f5a <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000f46:	2200      	movs	r2, #0
 8000f48:	6879      	ldr	r1, [r7, #4]
 8000f4a:	f04f 30ff 	mov.w	r0, #4294967295
 8000f4e:	f000 f910 	bl	8001172 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8000f52:	4a0a      	ldr	r2, [pc, #40]	@ (8000f7c <HAL_InitTick+0x70>)
 8000f54:	687b      	ldr	r3, [r7, #4]
 8000f56:	6013      	str	r3, [r2, #0]
 8000f58:	e007      	b.n	8000f6a <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 8000f5a:	2301      	movs	r3, #1
 8000f5c:	73fb      	strb	r3, [r7, #15]
 8000f5e:	e004      	b.n	8000f6a <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8000f60:	2301      	movs	r3, #1
 8000f62:	73fb      	strb	r3, [r7, #15]
 8000f64:	e001      	b.n	8000f6a <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 8000f66:	2301      	movs	r3, #1
 8000f68:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8000f6a:	7bfb      	ldrb	r3, [r7, #15]
}
 8000f6c:	4618      	mov	r0, r3
 8000f6e:	3710      	adds	r7, #16
 8000f70:	46bd      	mov	sp, r7
 8000f72:	bd80      	pop	{r7, pc}
 8000f74:	2000001c 	.word	0x2000001c
 8000f78:	20000000 	.word	0x20000000
 8000f7c:	20000018 	.word	0x20000018

08000f80 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000f80:	b480      	push	{r7}
 8000f82:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000f84:	4b05      	ldr	r3, [pc, #20]	@ (8000f9c <HAL_IncTick+0x1c>)
 8000f86:	681a      	ldr	r2, [r3, #0]
 8000f88:	4b05      	ldr	r3, [pc, #20]	@ (8000fa0 <HAL_IncTick+0x20>)
 8000f8a:	681b      	ldr	r3, [r3, #0]
 8000f8c:	4413      	add	r3, r2
 8000f8e:	4a03      	ldr	r2, [pc, #12]	@ (8000f9c <HAL_IncTick+0x1c>)
 8000f90:	6013      	str	r3, [r2, #0]
}
 8000f92:	bf00      	nop
 8000f94:	46bd      	mov	sp, r7
 8000f96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f9a:	4770      	bx	lr
 8000f9c:	2000019c 	.word	0x2000019c
 8000fa0:	2000001c 	.word	0x2000001c

08000fa4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000fa4:	b480      	push	{r7}
 8000fa6:	af00      	add	r7, sp, #0
  return uwTick;
 8000fa8:	4b03      	ldr	r3, [pc, #12]	@ (8000fb8 <HAL_GetTick+0x14>)
 8000faa:	681b      	ldr	r3, [r3, #0]
}
 8000fac:	4618      	mov	r0, r3
 8000fae:	46bd      	mov	sp, r7
 8000fb0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fb4:	4770      	bx	lr
 8000fb6:	bf00      	nop
 8000fb8:	2000019c 	.word	0x2000019c

08000fbc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000fbc:	b480      	push	{r7}
 8000fbe:	b085      	sub	sp, #20
 8000fc0:	af00      	add	r7, sp, #0
 8000fc2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000fc4:	687b      	ldr	r3, [r7, #4]
 8000fc6:	f003 0307 	and.w	r3, r3, #7
 8000fca:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000fcc:	4b0c      	ldr	r3, [pc, #48]	@ (8001000 <__NVIC_SetPriorityGrouping+0x44>)
 8000fce:	68db      	ldr	r3, [r3, #12]
 8000fd0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000fd2:	68ba      	ldr	r2, [r7, #8]
 8000fd4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000fd8:	4013      	ands	r3, r2
 8000fda:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000fdc:	68fb      	ldr	r3, [r7, #12]
 8000fde:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000fe0:	68bb      	ldr	r3, [r7, #8]
 8000fe2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000fe4:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000fe8:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000fec:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000fee:	4a04      	ldr	r2, [pc, #16]	@ (8001000 <__NVIC_SetPriorityGrouping+0x44>)
 8000ff0:	68bb      	ldr	r3, [r7, #8]
 8000ff2:	60d3      	str	r3, [r2, #12]
}
 8000ff4:	bf00      	nop
 8000ff6:	3714      	adds	r7, #20
 8000ff8:	46bd      	mov	sp, r7
 8000ffa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ffe:	4770      	bx	lr
 8001000:	e000ed00 	.word	0xe000ed00

08001004 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001004:	b480      	push	{r7}
 8001006:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001008:	4b04      	ldr	r3, [pc, #16]	@ (800101c <__NVIC_GetPriorityGrouping+0x18>)
 800100a:	68db      	ldr	r3, [r3, #12]
 800100c:	0a1b      	lsrs	r3, r3, #8
 800100e:	f003 0307 	and.w	r3, r3, #7
}
 8001012:	4618      	mov	r0, r3
 8001014:	46bd      	mov	sp, r7
 8001016:	f85d 7b04 	ldr.w	r7, [sp], #4
 800101a:	4770      	bx	lr
 800101c:	e000ed00 	.word	0xe000ed00

08001020 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001020:	b480      	push	{r7}
 8001022:	b083      	sub	sp, #12
 8001024:	af00      	add	r7, sp, #0
 8001026:	4603      	mov	r3, r0
 8001028:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800102a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800102e:	2b00      	cmp	r3, #0
 8001030:	db0b      	blt.n	800104a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001032:	79fb      	ldrb	r3, [r7, #7]
 8001034:	f003 021f 	and.w	r2, r3, #31
 8001038:	4907      	ldr	r1, [pc, #28]	@ (8001058 <__NVIC_EnableIRQ+0x38>)
 800103a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800103e:	095b      	lsrs	r3, r3, #5
 8001040:	2001      	movs	r0, #1
 8001042:	fa00 f202 	lsl.w	r2, r0, r2
 8001046:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800104a:	bf00      	nop
 800104c:	370c      	adds	r7, #12
 800104e:	46bd      	mov	sp, r7
 8001050:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001054:	4770      	bx	lr
 8001056:	bf00      	nop
 8001058:	e000e100 	.word	0xe000e100

0800105c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800105c:	b480      	push	{r7}
 800105e:	b083      	sub	sp, #12
 8001060:	af00      	add	r7, sp, #0
 8001062:	4603      	mov	r3, r0
 8001064:	6039      	str	r1, [r7, #0]
 8001066:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001068:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800106c:	2b00      	cmp	r3, #0
 800106e:	db0a      	blt.n	8001086 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001070:	683b      	ldr	r3, [r7, #0]
 8001072:	b2da      	uxtb	r2, r3
 8001074:	490c      	ldr	r1, [pc, #48]	@ (80010a8 <__NVIC_SetPriority+0x4c>)
 8001076:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800107a:	0112      	lsls	r2, r2, #4
 800107c:	b2d2      	uxtb	r2, r2
 800107e:	440b      	add	r3, r1
 8001080:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001084:	e00a      	b.n	800109c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001086:	683b      	ldr	r3, [r7, #0]
 8001088:	b2da      	uxtb	r2, r3
 800108a:	4908      	ldr	r1, [pc, #32]	@ (80010ac <__NVIC_SetPriority+0x50>)
 800108c:	79fb      	ldrb	r3, [r7, #7]
 800108e:	f003 030f 	and.w	r3, r3, #15
 8001092:	3b04      	subs	r3, #4
 8001094:	0112      	lsls	r2, r2, #4
 8001096:	b2d2      	uxtb	r2, r2
 8001098:	440b      	add	r3, r1
 800109a:	761a      	strb	r2, [r3, #24]
}
 800109c:	bf00      	nop
 800109e:	370c      	adds	r7, #12
 80010a0:	46bd      	mov	sp, r7
 80010a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010a6:	4770      	bx	lr
 80010a8:	e000e100 	.word	0xe000e100
 80010ac:	e000ed00 	.word	0xe000ed00

080010b0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80010b0:	b480      	push	{r7}
 80010b2:	b089      	sub	sp, #36	@ 0x24
 80010b4:	af00      	add	r7, sp, #0
 80010b6:	60f8      	str	r0, [r7, #12]
 80010b8:	60b9      	str	r1, [r7, #8]
 80010ba:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80010bc:	68fb      	ldr	r3, [r7, #12]
 80010be:	f003 0307 	and.w	r3, r3, #7
 80010c2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80010c4:	69fb      	ldr	r3, [r7, #28]
 80010c6:	f1c3 0307 	rsb	r3, r3, #7
 80010ca:	2b04      	cmp	r3, #4
 80010cc:	bf28      	it	cs
 80010ce:	2304      	movcs	r3, #4
 80010d0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80010d2:	69fb      	ldr	r3, [r7, #28]
 80010d4:	3304      	adds	r3, #4
 80010d6:	2b06      	cmp	r3, #6
 80010d8:	d902      	bls.n	80010e0 <NVIC_EncodePriority+0x30>
 80010da:	69fb      	ldr	r3, [r7, #28]
 80010dc:	3b03      	subs	r3, #3
 80010de:	e000      	b.n	80010e2 <NVIC_EncodePriority+0x32>
 80010e0:	2300      	movs	r3, #0
 80010e2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80010e4:	f04f 32ff 	mov.w	r2, #4294967295
 80010e8:	69bb      	ldr	r3, [r7, #24]
 80010ea:	fa02 f303 	lsl.w	r3, r2, r3
 80010ee:	43da      	mvns	r2, r3
 80010f0:	68bb      	ldr	r3, [r7, #8]
 80010f2:	401a      	ands	r2, r3
 80010f4:	697b      	ldr	r3, [r7, #20]
 80010f6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80010f8:	f04f 31ff 	mov.w	r1, #4294967295
 80010fc:	697b      	ldr	r3, [r7, #20]
 80010fe:	fa01 f303 	lsl.w	r3, r1, r3
 8001102:	43d9      	mvns	r1, r3
 8001104:	687b      	ldr	r3, [r7, #4]
 8001106:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001108:	4313      	orrs	r3, r2
         );
}
 800110a:	4618      	mov	r0, r3
 800110c:	3724      	adds	r7, #36	@ 0x24
 800110e:	46bd      	mov	sp, r7
 8001110:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001114:	4770      	bx	lr
	...

08001118 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001118:	b580      	push	{r7, lr}
 800111a:	b082      	sub	sp, #8
 800111c:	af00      	add	r7, sp, #0
 800111e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001120:	687b      	ldr	r3, [r7, #4]
 8001122:	3b01      	subs	r3, #1
 8001124:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001128:	d301      	bcc.n	800112e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800112a:	2301      	movs	r3, #1
 800112c:	e00f      	b.n	800114e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800112e:	4a0a      	ldr	r2, [pc, #40]	@ (8001158 <SysTick_Config+0x40>)
 8001130:	687b      	ldr	r3, [r7, #4]
 8001132:	3b01      	subs	r3, #1
 8001134:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001136:	210f      	movs	r1, #15
 8001138:	f04f 30ff 	mov.w	r0, #4294967295
 800113c:	f7ff ff8e 	bl	800105c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001140:	4b05      	ldr	r3, [pc, #20]	@ (8001158 <SysTick_Config+0x40>)
 8001142:	2200      	movs	r2, #0
 8001144:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001146:	4b04      	ldr	r3, [pc, #16]	@ (8001158 <SysTick_Config+0x40>)
 8001148:	2207      	movs	r2, #7
 800114a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800114c:	2300      	movs	r3, #0
}
 800114e:	4618      	mov	r0, r3
 8001150:	3708      	adds	r7, #8
 8001152:	46bd      	mov	sp, r7
 8001154:	bd80      	pop	{r7, pc}
 8001156:	bf00      	nop
 8001158:	e000e010 	.word	0xe000e010

0800115c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800115c:	b580      	push	{r7, lr}
 800115e:	b082      	sub	sp, #8
 8001160:	af00      	add	r7, sp, #0
 8001162:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001164:	6878      	ldr	r0, [r7, #4]
 8001166:	f7ff ff29 	bl	8000fbc <__NVIC_SetPriorityGrouping>
}
 800116a:	bf00      	nop
 800116c:	3708      	adds	r7, #8
 800116e:	46bd      	mov	sp, r7
 8001170:	bd80      	pop	{r7, pc}

08001172 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001172:	b580      	push	{r7, lr}
 8001174:	b086      	sub	sp, #24
 8001176:	af00      	add	r7, sp, #0
 8001178:	4603      	mov	r3, r0
 800117a:	60b9      	str	r1, [r7, #8]
 800117c:	607a      	str	r2, [r7, #4]
 800117e:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001180:	f7ff ff40 	bl	8001004 <__NVIC_GetPriorityGrouping>
 8001184:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001186:	687a      	ldr	r2, [r7, #4]
 8001188:	68b9      	ldr	r1, [r7, #8]
 800118a:	6978      	ldr	r0, [r7, #20]
 800118c:	f7ff ff90 	bl	80010b0 <NVIC_EncodePriority>
 8001190:	4602      	mov	r2, r0
 8001192:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001196:	4611      	mov	r1, r2
 8001198:	4618      	mov	r0, r3
 800119a:	f7ff ff5f 	bl	800105c <__NVIC_SetPriority>
}
 800119e:	bf00      	nop
 80011a0:	3718      	adds	r7, #24
 80011a2:	46bd      	mov	sp, r7
 80011a4:	bd80      	pop	{r7, pc}

080011a6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80011a6:	b580      	push	{r7, lr}
 80011a8:	b082      	sub	sp, #8
 80011aa:	af00      	add	r7, sp, #0
 80011ac:	4603      	mov	r3, r0
 80011ae:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80011b0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80011b4:	4618      	mov	r0, r3
 80011b6:	f7ff ff33 	bl	8001020 <__NVIC_EnableIRQ>
}
 80011ba:	bf00      	nop
 80011bc:	3708      	adds	r7, #8
 80011be:	46bd      	mov	sp, r7
 80011c0:	bd80      	pop	{r7, pc}

080011c2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80011c2:	b580      	push	{r7, lr}
 80011c4:	b082      	sub	sp, #8
 80011c6:	af00      	add	r7, sp, #0
 80011c8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80011ca:	6878      	ldr	r0, [r7, #4]
 80011cc:	f7ff ffa4 	bl	8001118 <SysTick_Config>
 80011d0:	4603      	mov	r3, r0
}
 80011d2:	4618      	mov	r0, r3
 80011d4:	3708      	adds	r7, #8
 80011d6:	46bd      	mov	sp, r7
 80011d8:	bd80      	pop	{r7, pc}

080011da <HAL_EXTI_RegisterCallback>:
  *         This parameter can be one of @arg @ref EXTI_CallbackIDTypeDef values.
  * @param  pPendingCbfn function pointer to be stored as callback.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_RegisterCallback(EXTI_HandleTypeDef *hexti, EXTI_CallbackIDTypeDef CallbackID, void (*pPendingCbfn)(void))
{
 80011da:	b480      	push	{r7}
 80011dc:	b087      	sub	sp, #28
 80011de:	af00      	add	r7, sp, #0
 80011e0:	60f8      	str	r0, [r7, #12]
 80011e2:	460b      	mov	r3, r1
 80011e4:	607a      	str	r2, [r7, #4]
 80011e6:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef status = HAL_OK;
 80011e8:	2300      	movs	r3, #0
 80011ea:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_EXTI_CB(CallbackID));

  switch (CallbackID)
 80011ec:	7afb      	ldrb	r3, [r7, #11]
 80011ee:	2b00      	cmp	r3, #0
 80011f0:	d103      	bne.n	80011fa <HAL_EXTI_RegisterCallback+0x20>
  {
    /* set common callback */
    case  HAL_EXTI_COMMON_CB_ID:
      hexti->PendingCallback = pPendingCbfn;
 80011f2:	68fb      	ldr	r3, [r7, #12]
 80011f4:	687a      	ldr	r2, [r7, #4]
 80011f6:	605a      	str	r2, [r3, #4]
      break;
 80011f8:	e005      	b.n	8001206 <HAL_EXTI_RegisterCallback+0x2c>

    default:
      hexti->PendingCallback = NULL;
 80011fa:	68fb      	ldr	r3, [r7, #12]
 80011fc:	2200      	movs	r2, #0
 80011fe:	605a      	str	r2, [r3, #4]
      status = HAL_ERROR;
 8001200:	2301      	movs	r3, #1
 8001202:	75fb      	strb	r3, [r7, #23]
      break;
 8001204:	bf00      	nop
  }

  return status;
 8001206:	7dfb      	ldrb	r3, [r7, #23]
}
 8001208:	4618      	mov	r0, r3
 800120a:	371c      	adds	r7, #28
 800120c:	46bd      	mov	sp, r7
 800120e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001212:	4770      	bx	lr

08001214 <HAL_EXTI_GetHandle>:
  * @param  ExtiLine Exti line number.
  *         This parameter can be from 0 to @ref EXTI_LINE_NB.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_EXTI_GetHandle(EXTI_HandleTypeDef *hexti, uint32_t ExtiLine)
{
 8001214:	b480      	push	{r7}
 8001216:	b083      	sub	sp, #12
 8001218:	af00      	add	r7, sp, #0
 800121a:	6078      	str	r0, [r7, #4]
 800121c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_EXTI_LINE(ExtiLine));

  /* Check null pointer */
  if (hexti == NULL)
 800121e:	687b      	ldr	r3, [r7, #4]
 8001220:	2b00      	cmp	r3, #0
 8001222:	d101      	bne.n	8001228 <HAL_EXTI_GetHandle+0x14>
  {
    return HAL_ERROR;
 8001224:	2301      	movs	r3, #1
 8001226:	e003      	b.n	8001230 <HAL_EXTI_GetHandle+0x1c>
  }
  else
  {
    /* Store line number as handle private field */
    hexti->Line = ExtiLine;
 8001228:	687b      	ldr	r3, [r7, #4]
 800122a:	683a      	ldr	r2, [r7, #0]
 800122c:	601a      	str	r2, [r3, #0]

    return HAL_OK;
 800122e:	2300      	movs	r3, #0
  }
}
 8001230:	4618      	mov	r0, r3
 8001232:	370c      	adds	r7, #12
 8001234:	46bd      	mov	sp, r7
 8001236:	f85d 7b04 	ldr.w	r7, [sp], #4
 800123a:	4770      	bx	lr

0800123c <HAL_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  hexti Exti handle.
  * @retval none.
  */
void HAL_EXTI_IRQHandler(EXTI_HandleTypeDef *hexti)
{
 800123c:	b580      	push	{r7, lr}
 800123e:	b086      	sub	sp, #24
 8001240:	af00      	add	r7, sp, #0
 8001242:	6078      	str	r0, [r7, #4]
  uint32_t regval;
  uint32_t maskline;
  uint32_t offset;

  /* Compute line register offset */
  offset = ((hexti->Line & EXTI_REG_MASK) >> EXTI_REG_SHIFT);
 8001244:	687b      	ldr	r3, [r7, #4]
 8001246:	681b      	ldr	r3, [r3, #0]
 8001248:	0c1b      	lsrs	r3, r3, #16
 800124a:	f003 0301 	and.w	r3, r3, #1
 800124e:	617b      	str	r3, [r7, #20]
  /* compute line mask */
  maskline = (1uL << (hexti->Line & EXTI_PIN_MASK));
 8001250:	687b      	ldr	r3, [r7, #4]
 8001252:	681b      	ldr	r3, [r3, #0]
 8001254:	f003 031f 	and.w	r3, r3, #31
 8001258:	2201      	movs	r2, #1
 800125a:	fa02 f303 	lsl.w	r3, r2, r3
 800125e:	613b      	str	r3, [r7, #16]

  /* Get pending bit  */
  regaddr = (&EXTI->PR1 + (EXTI_CONFIG_OFFSET * offset));
 8001260:	697b      	ldr	r3, [r7, #20]
 8001262:	015a      	lsls	r2, r3, #5
 8001264:	4b0c      	ldr	r3, [pc, #48]	@ (8001298 <HAL_EXTI_IRQHandler+0x5c>)
 8001266:	4413      	add	r3, r2
 8001268:	60fb      	str	r3, [r7, #12]
  regval = (*regaddr & maskline);
 800126a:	68fb      	ldr	r3, [r7, #12]
 800126c:	681b      	ldr	r3, [r3, #0]
 800126e:	693a      	ldr	r2, [r7, #16]
 8001270:	4013      	ands	r3, r2
 8001272:	60bb      	str	r3, [r7, #8]

  if (regval != 0x00u)
 8001274:	68bb      	ldr	r3, [r7, #8]
 8001276:	2b00      	cmp	r3, #0
 8001278:	d009      	beq.n	800128e <HAL_EXTI_IRQHandler+0x52>
  {
    /* Clear pending bit */
    *regaddr = maskline;
 800127a:	68fb      	ldr	r3, [r7, #12]
 800127c:	693a      	ldr	r2, [r7, #16]
 800127e:	601a      	str	r2, [r3, #0]

    /* Call pending callback */
    if (hexti->PendingCallback != NULL)
 8001280:	687b      	ldr	r3, [r7, #4]
 8001282:	685b      	ldr	r3, [r3, #4]
 8001284:	2b00      	cmp	r3, #0
 8001286:	d002      	beq.n	800128e <HAL_EXTI_IRQHandler+0x52>
    {
      hexti->PendingCallback();
 8001288:	687b      	ldr	r3, [r7, #4]
 800128a:	685b      	ldr	r3, [r3, #4]
 800128c:	4798      	blx	r3
    }
  }
}
 800128e:	bf00      	nop
 8001290:	3718      	adds	r7, #24
 8001292:	46bd      	mov	sp, r7
 8001294:	bd80      	pop	{r7, pc}
 8001296:	bf00      	nop
 8001298:	40010414 	.word	0x40010414

0800129c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800129c:	b480      	push	{r7}
 800129e:	b087      	sub	sp, #28
 80012a0:	af00      	add	r7, sp, #0
 80012a2:	6078      	str	r0, [r7, #4]
 80012a4:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 80012a6:	2300      	movs	r3, #0
 80012a8:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 80012aa:	e15a      	b.n	8001562 <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 80012ac:	683b      	ldr	r3, [r7, #0]
 80012ae:	681a      	ldr	r2, [r3, #0]
 80012b0:	2101      	movs	r1, #1
 80012b2:	697b      	ldr	r3, [r7, #20]
 80012b4:	fa01 f303 	lsl.w	r3, r1, r3
 80012b8:	4013      	ands	r3, r2
 80012ba:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 80012bc:	68fb      	ldr	r3, [r7, #12]
 80012be:	2b00      	cmp	r3, #0
 80012c0:	f000 814c 	beq.w	800155c <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80012c4:	683b      	ldr	r3, [r7, #0]
 80012c6:	685b      	ldr	r3, [r3, #4]
 80012c8:	f003 0303 	and.w	r3, r3, #3
 80012cc:	2b01      	cmp	r3, #1
 80012ce:	d005      	beq.n	80012dc <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 80012d0:	683b      	ldr	r3, [r7, #0]
 80012d2:	685b      	ldr	r3, [r3, #4]
 80012d4:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 80012d8:	2b02      	cmp	r3, #2
 80012da:	d130      	bne.n	800133e <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 80012dc:	687b      	ldr	r3, [r7, #4]
 80012de:	689b      	ldr	r3, [r3, #8]
 80012e0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 80012e2:	697b      	ldr	r3, [r7, #20]
 80012e4:	005b      	lsls	r3, r3, #1
 80012e6:	2203      	movs	r2, #3
 80012e8:	fa02 f303 	lsl.w	r3, r2, r3
 80012ec:	43db      	mvns	r3, r3
 80012ee:	693a      	ldr	r2, [r7, #16]
 80012f0:	4013      	ands	r3, r2
 80012f2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80012f4:	683b      	ldr	r3, [r7, #0]
 80012f6:	68da      	ldr	r2, [r3, #12]
 80012f8:	697b      	ldr	r3, [r7, #20]
 80012fa:	005b      	lsls	r3, r3, #1
 80012fc:	fa02 f303 	lsl.w	r3, r2, r3
 8001300:	693a      	ldr	r2, [r7, #16]
 8001302:	4313      	orrs	r3, r2
 8001304:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8001306:	687b      	ldr	r3, [r7, #4]
 8001308:	693a      	ldr	r2, [r7, #16]
 800130a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800130c:	687b      	ldr	r3, [r7, #4]
 800130e:	685b      	ldr	r3, [r3, #4]
 8001310:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8001312:	2201      	movs	r2, #1
 8001314:	697b      	ldr	r3, [r7, #20]
 8001316:	fa02 f303 	lsl.w	r3, r2, r3
 800131a:	43db      	mvns	r3, r3
 800131c:	693a      	ldr	r2, [r7, #16]
 800131e:	4013      	ands	r3, r2
 8001320:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001322:	683b      	ldr	r3, [r7, #0]
 8001324:	685b      	ldr	r3, [r3, #4]
 8001326:	091b      	lsrs	r3, r3, #4
 8001328:	f003 0201 	and.w	r2, r3, #1
 800132c:	697b      	ldr	r3, [r7, #20]
 800132e:	fa02 f303 	lsl.w	r3, r2, r3
 8001332:	693a      	ldr	r2, [r7, #16]
 8001334:	4313      	orrs	r3, r2
 8001336:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8001338:	687b      	ldr	r3, [r7, #4]
 800133a:	693a      	ldr	r2, [r7, #16]
 800133c:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800133e:	683b      	ldr	r3, [r7, #0]
 8001340:	685b      	ldr	r3, [r3, #4]
 8001342:	f003 0303 	and.w	r3, r3, #3
 8001346:	2b03      	cmp	r3, #3
 8001348:	d017      	beq.n	800137a <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 800134a:	687b      	ldr	r3, [r7, #4]
 800134c:	68db      	ldr	r3, [r3, #12]
 800134e:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8001350:	697b      	ldr	r3, [r7, #20]
 8001352:	005b      	lsls	r3, r3, #1
 8001354:	2203      	movs	r2, #3
 8001356:	fa02 f303 	lsl.w	r3, r2, r3
 800135a:	43db      	mvns	r3, r3
 800135c:	693a      	ldr	r2, [r7, #16]
 800135e:	4013      	ands	r3, r2
 8001360:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001362:	683b      	ldr	r3, [r7, #0]
 8001364:	689a      	ldr	r2, [r3, #8]
 8001366:	697b      	ldr	r3, [r7, #20]
 8001368:	005b      	lsls	r3, r3, #1
 800136a:	fa02 f303 	lsl.w	r3, r2, r3
 800136e:	693a      	ldr	r2, [r7, #16]
 8001370:	4313      	orrs	r3, r2
 8001372:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8001374:	687b      	ldr	r3, [r7, #4]
 8001376:	693a      	ldr	r2, [r7, #16]
 8001378:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 800137a:	683b      	ldr	r3, [r7, #0]
 800137c:	685b      	ldr	r3, [r3, #4]
 800137e:	f003 0303 	and.w	r3, r3, #3
 8001382:	2b02      	cmp	r3, #2
 8001384:	d123      	bne.n	80013ce <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001386:	697b      	ldr	r3, [r7, #20]
 8001388:	08da      	lsrs	r2, r3, #3
 800138a:	687b      	ldr	r3, [r7, #4]
 800138c:	3208      	adds	r2, #8
 800138e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001392:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8001394:	697b      	ldr	r3, [r7, #20]
 8001396:	f003 0307 	and.w	r3, r3, #7
 800139a:	009b      	lsls	r3, r3, #2
 800139c:	220f      	movs	r2, #15
 800139e:	fa02 f303 	lsl.w	r3, r2, r3
 80013a2:	43db      	mvns	r3, r3
 80013a4:	693a      	ldr	r2, [r7, #16]
 80013a6:	4013      	ands	r3, r2
 80013a8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 80013aa:	683b      	ldr	r3, [r7, #0]
 80013ac:	691a      	ldr	r2, [r3, #16]
 80013ae:	697b      	ldr	r3, [r7, #20]
 80013b0:	f003 0307 	and.w	r3, r3, #7
 80013b4:	009b      	lsls	r3, r3, #2
 80013b6:	fa02 f303 	lsl.w	r3, r2, r3
 80013ba:	693a      	ldr	r2, [r7, #16]
 80013bc:	4313      	orrs	r3, r2
 80013be:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 80013c0:	697b      	ldr	r3, [r7, #20]
 80013c2:	08da      	lsrs	r2, r3, #3
 80013c4:	687b      	ldr	r3, [r7, #4]
 80013c6:	3208      	adds	r2, #8
 80013c8:	6939      	ldr	r1, [r7, #16]
 80013ca:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80013ce:	687b      	ldr	r3, [r7, #4]
 80013d0:	681b      	ldr	r3, [r3, #0]
 80013d2:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 80013d4:	697b      	ldr	r3, [r7, #20]
 80013d6:	005b      	lsls	r3, r3, #1
 80013d8:	2203      	movs	r2, #3
 80013da:	fa02 f303 	lsl.w	r3, r2, r3
 80013de:	43db      	mvns	r3, r3
 80013e0:	693a      	ldr	r2, [r7, #16]
 80013e2:	4013      	ands	r3, r2
 80013e4:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80013e6:	683b      	ldr	r3, [r7, #0]
 80013e8:	685b      	ldr	r3, [r3, #4]
 80013ea:	f003 0203 	and.w	r2, r3, #3
 80013ee:	697b      	ldr	r3, [r7, #20]
 80013f0:	005b      	lsls	r3, r3, #1
 80013f2:	fa02 f303 	lsl.w	r3, r2, r3
 80013f6:	693a      	ldr	r2, [r7, #16]
 80013f8:	4313      	orrs	r3, r2
 80013fa:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 80013fc:	687b      	ldr	r3, [r7, #4]
 80013fe:	693a      	ldr	r2, [r7, #16]
 8001400:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8001402:	683b      	ldr	r3, [r7, #0]
 8001404:	685b      	ldr	r3, [r3, #4]
 8001406:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 800140a:	2b00      	cmp	r3, #0
 800140c:	f000 80a6 	beq.w	800155c <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001410:	4b5b      	ldr	r3, [pc, #364]	@ (8001580 <HAL_GPIO_Init+0x2e4>)
 8001412:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001414:	4a5a      	ldr	r2, [pc, #360]	@ (8001580 <HAL_GPIO_Init+0x2e4>)
 8001416:	f043 0301 	orr.w	r3, r3, #1
 800141a:	6613      	str	r3, [r2, #96]	@ 0x60
 800141c:	4b58      	ldr	r3, [pc, #352]	@ (8001580 <HAL_GPIO_Init+0x2e4>)
 800141e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001420:	f003 0301 	and.w	r3, r3, #1
 8001424:	60bb      	str	r3, [r7, #8]
 8001426:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001428:	4a56      	ldr	r2, [pc, #344]	@ (8001584 <HAL_GPIO_Init+0x2e8>)
 800142a:	697b      	ldr	r3, [r7, #20]
 800142c:	089b      	lsrs	r3, r3, #2
 800142e:	3302      	adds	r3, #2
 8001430:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001434:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8001436:	697b      	ldr	r3, [r7, #20]
 8001438:	f003 0303 	and.w	r3, r3, #3
 800143c:	009b      	lsls	r3, r3, #2
 800143e:	220f      	movs	r2, #15
 8001440:	fa02 f303 	lsl.w	r3, r2, r3
 8001444:	43db      	mvns	r3, r3
 8001446:	693a      	ldr	r2, [r7, #16]
 8001448:	4013      	ands	r3, r2
 800144a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 800144c:	687b      	ldr	r3, [r7, #4]
 800144e:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8001452:	d01f      	beq.n	8001494 <HAL_GPIO_Init+0x1f8>
 8001454:	687b      	ldr	r3, [r7, #4]
 8001456:	4a4c      	ldr	r2, [pc, #304]	@ (8001588 <HAL_GPIO_Init+0x2ec>)
 8001458:	4293      	cmp	r3, r2
 800145a:	d019      	beq.n	8001490 <HAL_GPIO_Init+0x1f4>
 800145c:	687b      	ldr	r3, [r7, #4]
 800145e:	4a4b      	ldr	r2, [pc, #300]	@ (800158c <HAL_GPIO_Init+0x2f0>)
 8001460:	4293      	cmp	r3, r2
 8001462:	d013      	beq.n	800148c <HAL_GPIO_Init+0x1f0>
 8001464:	687b      	ldr	r3, [r7, #4]
 8001466:	4a4a      	ldr	r2, [pc, #296]	@ (8001590 <HAL_GPIO_Init+0x2f4>)
 8001468:	4293      	cmp	r3, r2
 800146a:	d00d      	beq.n	8001488 <HAL_GPIO_Init+0x1ec>
 800146c:	687b      	ldr	r3, [r7, #4]
 800146e:	4a49      	ldr	r2, [pc, #292]	@ (8001594 <HAL_GPIO_Init+0x2f8>)
 8001470:	4293      	cmp	r3, r2
 8001472:	d007      	beq.n	8001484 <HAL_GPIO_Init+0x1e8>
 8001474:	687b      	ldr	r3, [r7, #4]
 8001476:	4a48      	ldr	r2, [pc, #288]	@ (8001598 <HAL_GPIO_Init+0x2fc>)
 8001478:	4293      	cmp	r3, r2
 800147a:	d101      	bne.n	8001480 <HAL_GPIO_Init+0x1e4>
 800147c:	2305      	movs	r3, #5
 800147e:	e00a      	b.n	8001496 <HAL_GPIO_Init+0x1fa>
 8001480:	2306      	movs	r3, #6
 8001482:	e008      	b.n	8001496 <HAL_GPIO_Init+0x1fa>
 8001484:	2304      	movs	r3, #4
 8001486:	e006      	b.n	8001496 <HAL_GPIO_Init+0x1fa>
 8001488:	2303      	movs	r3, #3
 800148a:	e004      	b.n	8001496 <HAL_GPIO_Init+0x1fa>
 800148c:	2302      	movs	r3, #2
 800148e:	e002      	b.n	8001496 <HAL_GPIO_Init+0x1fa>
 8001490:	2301      	movs	r3, #1
 8001492:	e000      	b.n	8001496 <HAL_GPIO_Init+0x1fa>
 8001494:	2300      	movs	r3, #0
 8001496:	697a      	ldr	r2, [r7, #20]
 8001498:	f002 0203 	and.w	r2, r2, #3
 800149c:	0092      	lsls	r2, r2, #2
 800149e:	4093      	lsls	r3, r2
 80014a0:	693a      	ldr	r2, [r7, #16]
 80014a2:	4313      	orrs	r3, r2
 80014a4:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80014a6:	4937      	ldr	r1, [pc, #220]	@ (8001584 <HAL_GPIO_Init+0x2e8>)
 80014a8:	697b      	ldr	r3, [r7, #20]
 80014aa:	089b      	lsrs	r3, r3, #2
 80014ac:	3302      	adds	r3, #2
 80014ae:	693a      	ldr	r2, [r7, #16]
 80014b0:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 80014b4:	4b39      	ldr	r3, [pc, #228]	@ (800159c <HAL_GPIO_Init+0x300>)
 80014b6:	689b      	ldr	r3, [r3, #8]
 80014b8:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80014ba:	68fb      	ldr	r3, [r7, #12]
 80014bc:	43db      	mvns	r3, r3
 80014be:	693a      	ldr	r2, [r7, #16]
 80014c0:	4013      	ands	r3, r2
 80014c2:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 80014c4:	683b      	ldr	r3, [r7, #0]
 80014c6:	685b      	ldr	r3, [r3, #4]
 80014c8:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80014cc:	2b00      	cmp	r3, #0
 80014ce:	d003      	beq.n	80014d8 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 80014d0:	693a      	ldr	r2, [r7, #16]
 80014d2:	68fb      	ldr	r3, [r7, #12]
 80014d4:	4313      	orrs	r3, r2
 80014d6:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80014d8:	4a30      	ldr	r2, [pc, #192]	@ (800159c <HAL_GPIO_Init+0x300>)
 80014da:	693b      	ldr	r3, [r7, #16]
 80014dc:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 80014de:	4b2f      	ldr	r3, [pc, #188]	@ (800159c <HAL_GPIO_Init+0x300>)
 80014e0:	68db      	ldr	r3, [r3, #12]
 80014e2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80014e4:	68fb      	ldr	r3, [r7, #12]
 80014e6:	43db      	mvns	r3, r3
 80014e8:	693a      	ldr	r2, [r7, #16]
 80014ea:	4013      	ands	r3, r2
 80014ec:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 80014ee:	683b      	ldr	r3, [r7, #0]
 80014f0:	685b      	ldr	r3, [r3, #4]
 80014f2:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80014f6:	2b00      	cmp	r3, #0
 80014f8:	d003      	beq.n	8001502 <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 80014fa:	693a      	ldr	r2, [r7, #16]
 80014fc:	68fb      	ldr	r3, [r7, #12]
 80014fe:	4313      	orrs	r3, r2
 8001500:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8001502:	4a26      	ldr	r2, [pc, #152]	@ (800159c <HAL_GPIO_Init+0x300>)
 8001504:	693b      	ldr	r3, [r7, #16]
 8001506:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 8001508:	4b24      	ldr	r3, [pc, #144]	@ (800159c <HAL_GPIO_Init+0x300>)
 800150a:	685b      	ldr	r3, [r3, #4]
 800150c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800150e:	68fb      	ldr	r3, [r7, #12]
 8001510:	43db      	mvns	r3, r3
 8001512:	693a      	ldr	r2, [r7, #16]
 8001514:	4013      	ands	r3, r2
 8001516:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001518:	683b      	ldr	r3, [r7, #0]
 800151a:	685b      	ldr	r3, [r3, #4]
 800151c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001520:	2b00      	cmp	r3, #0
 8001522:	d003      	beq.n	800152c <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8001524:	693a      	ldr	r2, [r7, #16]
 8001526:	68fb      	ldr	r3, [r7, #12]
 8001528:	4313      	orrs	r3, r2
 800152a:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 800152c:	4a1b      	ldr	r2, [pc, #108]	@ (800159c <HAL_GPIO_Init+0x300>)
 800152e:	693b      	ldr	r3, [r7, #16]
 8001530:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8001532:	4b1a      	ldr	r3, [pc, #104]	@ (800159c <HAL_GPIO_Init+0x300>)
 8001534:	681b      	ldr	r3, [r3, #0]
 8001536:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8001538:	68fb      	ldr	r3, [r7, #12]
 800153a:	43db      	mvns	r3, r3
 800153c:	693a      	ldr	r2, [r7, #16]
 800153e:	4013      	ands	r3, r2
 8001540:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001542:	683b      	ldr	r3, [r7, #0]
 8001544:	685b      	ldr	r3, [r3, #4]
 8001546:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800154a:	2b00      	cmp	r3, #0
 800154c:	d003      	beq.n	8001556 <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 800154e:	693a      	ldr	r2, [r7, #16]
 8001550:	68fb      	ldr	r3, [r7, #12]
 8001552:	4313      	orrs	r3, r2
 8001554:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8001556:	4a11      	ldr	r2, [pc, #68]	@ (800159c <HAL_GPIO_Init+0x300>)
 8001558:	693b      	ldr	r3, [r7, #16]
 800155a:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 800155c:	697b      	ldr	r3, [r7, #20]
 800155e:	3301      	adds	r3, #1
 8001560:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 8001562:	683b      	ldr	r3, [r7, #0]
 8001564:	681a      	ldr	r2, [r3, #0]
 8001566:	697b      	ldr	r3, [r7, #20]
 8001568:	fa22 f303 	lsr.w	r3, r2, r3
 800156c:	2b00      	cmp	r3, #0
 800156e:	f47f ae9d 	bne.w	80012ac <HAL_GPIO_Init+0x10>
  }
}
 8001572:	bf00      	nop
 8001574:	bf00      	nop
 8001576:	371c      	adds	r7, #28
 8001578:	46bd      	mov	sp, r7
 800157a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800157e:	4770      	bx	lr
 8001580:	40021000 	.word	0x40021000
 8001584:	40010000 	.word	0x40010000
 8001588:	48000400 	.word	0x48000400
 800158c:	48000800 	.word	0x48000800
 8001590:	48000c00 	.word	0x48000c00
 8001594:	48001000 	.word	0x48001000
 8001598:	48001400 	.word	0x48001400
 800159c:	40010400 	.word	0x40010400

080015a0 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80015a0:	b480      	push	{r7}
 80015a2:	b085      	sub	sp, #20
 80015a4:	af00      	add	r7, sp, #0
 80015a6:	6078      	str	r0, [r7, #4]
 80015a8:	460b      	mov	r3, r1
 80015aa:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00U)
 80015ac:	687b      	ldr	r3, [r7, #4]
 80015ae:	691a      	ldr	r2, [r3, #16]
 80015b0:	887b      	ldrh	r3, [r7, #2]
 80015b2:	4013      	ands	r3, r2
 80015b4:	2b00      	cmp	r3, #0
 80015b6:	d002      	beq.n	80015be <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80015b8:	2301      	movs	r3, #1
 80015ba:	73fb      	strb	r3, [r7, #15]
 80015bc:	e001      	b.n	80015c2 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80015be:	2300      	movs	r3, #0
 80015c0:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80015c2:	7bfb      	ldrb	r3, [r7, #15]
}
 80015c4:	4618      	mov	r0, r3
 80015c6:	3714      	adds	r7, #20
 80015c8:	46bd      	mov	sp, r7
 80015ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015ce:	4770      	bx	lr

080015d0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80015d0:	b480      	push	{r7}
 80015d2:	b083      	sub	sp, #12
 80015d4:	af00      	add	r7, sp, #0
 80015d6:	6078      	str	r0, [r7, #4]
 80015d8:	460b      	mov	r3, r1
 80015da:	807b      	strh	r3, [r7, #2]
 80015dc:	4613      	mov	r3, r2
 80015de:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80015e0:	787b      	ldrb	r3, [r7, #1]
 80015e2:	2b00      	cmp	r3, #0
 80015e4:	d003      	beq.n	80015ee <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80015e6:	887a      	ldrh	r2, [r7, #2]
 80015e8:	687b      	ldr	r3, [r7, #4]
 80015ea:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80015ec:	e002      	b.n	80015f4 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80015ee:	887a      	ldrh	r2, [r7, #2]
 80015f0:	687b      	ldr	r3, [r7, #4]
 80015f2:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80015f4:	bf00      	nop
 80015f6:	370c      	adds	r7, #12
 80015f8:	46bd      	mov	sp, r7
 80015fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015fe:	4770      	bx	lr

08001600 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8001600:	b480      	push	{r7}
 8001602:	b085      	sub	sp, #20
 8001604:	af00      	add	r7, sp, #0
 8001606:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8001608:	687b      	ldr	r3, [r7, #4]
 800160a:	2b00      	cmp	r3, #0
 800160c:	d141      	bne.n	8001692 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800160e:	4b4b      	ldr	r3, [pc, #300]	@ (800173c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001610:	681b      	ldr	r3, [r3, #0]
 8001612:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8001616:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800161a:	d131      	bne.n	8001680 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800161c:	4b47      	ldr	r3, [pc, #284]	@ (800173c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800161e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001622:	4a46      	ldr	r2, [pc, #280]	@ (800173c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001624:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8001628:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800162c:	4b43      	ldr	r3, [pc, #268]	@ (800173c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800162e:	681b      	ldr	r3, [r3, #0]
 8001630:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8001634:	4a41      	ldr	r2, [pc, #260]	@ (800173c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001636:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800163a:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800163c:	4b40      	ldr	r3, [pc, #256]	@ (8001740 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800163e:	681b      	ldr	r3, [r3, #0]
 8001640:	2232      	movs	r2, #50	@ 0x32
 8001642:	fb02 f303 	mul.w	r3, r2, r3
 8001646:	4a3f      	ldr	r2, [pc, #252]	@ (8001744 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8001648:	fba2 2303 	umull	r2, r3, r2, r3
 800164c:	0c9b      	lsrs	r3, r3, #18
 800164e:	3301      	adds	r3, #1
 8001650:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8001652:	e002      	b.n	800165a <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8001654:	68fb      	ldr	r3, [r7, #12]
 8001656:	3b01      	subs	r3, #1
 8001658:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800165a:	4b38      	ldr	r3, [pc, #224]	@ (800173c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800165c:	695b      	ldr	r3, [r3, #20]
 800165e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001662:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001666:	d102      	bne.n	800166e <HAL_PWREx_ControlVoltageScaling+0x6e>
 8001668:	68fb      	ldr	r3, [r7, #12]
 800166a:	2b00      	cmp	r3, #0
 800166c:	d1f2      	bne.n	8001654 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800166e:	4b33      	ldr	r3, [pc, #204]	@ (800173c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001670:	695b      	ldr	r3, [r3, #20]
 8001672:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001676:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800167a:	d158      	bne.n	800172e <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 800167c:	2303      	movs	r3, #3
 800167e:	e057      	b.n	8001730 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8001680:	4b2e      	ldr	r3, [pc, #184]	@ (800173c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001682:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001686:	4a2d      	ldr	r2, [pc, #180]	@ (800173c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001688:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800168c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8001690:	e04d      	b.n	800172e <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8001692:	687b      	ldr	r3, [r7, #4]
 8001694:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8001698:	d141      	bne.n	800171e <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800169a:	4b28      	ldr	r3, [pc, #160]	@ (800173c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800169c:	681b      	ldr	r3, [r3, #0]
 800169e:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80016a2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80016a6:	d131      	bne.n	800170c <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80016a8:	4b24      	ldr	r3, [pc, #144]	@ (800173c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80016aa:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80016ae:	4a23      	ldr	r2, [pc, #140]	@ (800173c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80016b0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80016b4:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80016b8:	4b20      	ldr	r3, [pc, #128]	@ (800173c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80016ba:	681b      	ldr	r3, [r3, #0]
 80016bc:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80016c0:	4a1e      	ldr	r2, [pc, #120]	@ (800173c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80016c2:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80016c6:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80016c8:	4b1d      	ldr	r3, [pc, #116]	@ (8001740 <HAL_PWREx_ControlVoltageScaling+0x140>)
 80016ca:	681b      	ldr	r3, [r3, #0]
 80016cc:	2232      	movs	r2, #50	@ 0x32
 80016ce:	fb02 f303 	mul.w	r3, r2, r3
 80016d2:	4a1c      	ldr	r2, [pc, #112]	@ (8001744 <HAL_PWREx_ControlVoltageScaling+0x144>)
 80016d4:	fba2 2303 	umull	r2, r3, r2, r3
 80016d8:	0c9b      	lsrs	r3, r3, #18
 80016da:	3301      	adds	r3, #1
 80016dc:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80016de:	e002      	b.n	80016e6 <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 80016e0:	68fb      	ldr	r3, [r7, #12]
 80016e2:	3b01      	subs	r3, #1
 80016e4:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80016e6:	4b15      	ldr	r3, [pc, #84]	@ (800173c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80016e8:	695b      	ldr	r3, [r3, #20]
 80016ea:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80016ee:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80016f2:	d102      	bne.n	80016fa <HAL_PWREx_ControlVoltageScaling+0xfa>
 80016f4:	68fb      	ldr	r3, [r7, #12]
 80016f6:	2b00      	cmp	r3, #0
 80016f8:	d1f2      	bne.n	80016e0 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80016fa:	4b10      	ldr	r3, [pc, #64]	@ (800173c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80016fc:	695b      	ldr	r3, [r3, #20]
 80016fe:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001702:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8001706:	d112      	bne.n	800172e <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8001708:	2303      	movs	r3, #3
 800170a:	e011      	b.n	8001730 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800170c:	4b0b      	ldr	r3, [pc, #44]	@ (800173c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800170e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001712:	4a0a      	ldr	r2, [pc, #40]	@ (800173c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001714:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001718:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 800171c:	e007      	b.n	800172e <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 800171e:	4b07      	ldr	r3, [pc, #28]	@ (800173c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001720:	681b      	ldr	r3, [r3, #0]
 8001722:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8001726:	4a05      	ldr	r2, [pc, #20]	@ (800173c <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8001728:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800172c:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 800172e:	2300      	movs	r3, #0
}
 8001730:	4618      	mov	r0, r3
 8001732:	3714      	adds	r7, #20
 8001734:	46bd      	mov	sp, r7
 8001736:	f85d 7b04 	ldr.w	r7, [sp], #4
 800173a:	4770      	bx	lr
 800173c:	40007000 	.word	0x40007000
 8001740:	20000000 	.word	0x20000000
 8001744:	431bde83 	.word	0x431bde83

08001748 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 8001748:	b480      	push	{r7}
 800174a:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 800174c:	4b05      	ldr	r3, [pc, #20]	@ (8001764 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 800174e:	689b      	ldr	r3, [r3, #8]
 8001750:	4a04      	ldr	r2, [pc, #16]	@ (8001764 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8001752:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001756:	6093      	str	r3, [r2, #8]
}
 8001758:	bf00      	nop
 800175a:	46bd      	mov	sp, r7
 800175c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001760:	4770      	bx	lr
 8001762:	bf00      	nop
 8001764:	40007000 	.word	0x40007000

08001768 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8001768:	b580      	push	{r7, lr}
 800176a:	b088      	sub	sp, #32
 800176c:	af00      	add	r7, sp, #0
 800176e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8001770:	687b      	ldr	r3, [r7, #4]
 8001772:	2b00      	cmp	r3, #0
 8001774:	d101      	bne.n	800177a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8001776:	2301      	movs	r3, #1
 8001778:	e2fe      	b.n	8001d78 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800177a:	687b      	ldr	r3, [r7, #4]
 800177c:	681b      	ldr	r3, [r3, #0]
 800177e:	f003 0301 	and.w	r3, r3, #1
 8001782:	2b00      	cmp	r3, #0
 8001784:	d075      	beq.n	8001872 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8001786:	4b97      	ldr	r3, [pc, #604]	@ (80019e4 <HAL_RCC_OscConfig+0x27c>)
 8001788:	689b      	ldr	r3, [r3, #8]
 800178a:	f003 030c 	and.w	r3, r3, #12
 800178e:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001790:	4b94      	ldr	r3, [pc, #592]	@ (80019e4 <HAL_RCC_OscConfig+0x27c>)
 8001792:	68db      	ldr	r3, [r3, #12]
 8001794:	f003 0303 	and.w	r3, r3, #3
 8001798:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 800179a:	69bb      	ldr	r3, [r7, #24]
 800179c:	2b0c      	cmp	r3, #12
 800179e:	d102      	bne.n	80017a6 <HAL_RCC_OscConfig+0x3e>
 80017a0:	697b      	ldr	r3, [r7, #20]
 80017a2:	2b03      	cmp	r3, #3
 80017a4:	d002      	beq.n	80017ac <HAL_RCC_OscConfig+0x44>
 80017a6:	69bb      	ldr	r3, [r7, #24]
 80017a8:	2b08      	cmp	r3, #8
 80017aa:	d10b      	bne.n	80017c4 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80017ac:	4b8d      	ldr	r3, [pc, #564]	@ (80019e4 <HAL_RCC_OscConfig+0x27c>)
 80017ae:	681b      	ldr	r3, [r3, #0]
 80017b0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80017b4:	2b00      	cmp	r3, #0
 80017b6:	d05b      	beq.n	8001870 <HAL_RCC_OscConfig+0x108>
 80017b8:	687b      	ldr	r3, [r7, #4]
 80017ba:	685b      	ldr	r3, [r3, #4]
 80017bc:	2b00      	cmp	r3, #0
 80017be:	d157      	bne.n	8001870 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80017c0:	2301      	movs	r3, #1
 80017c2:	e2d9      	b.n	8001d78 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80017c4:	687b      	ldr	r3, [r7, #4]
 80017c6:	685b      	ldr	r3, [r3, #4]
 80017c8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80017cc:	d106      	bne.n	80017dc <HAL_RCC_OscConfig+0x74>
 80017ce:	4b85      	ldr	r3, [pc, #532]	@ (80019e4 <HAL_RCC_OscConfig+0x27c>)
 80017d0:	681b      	ldr	r3, [r3, #0]
 80017d2:	4a84      	ldr	r2, [pc, #528]	@ (80019e4 <HAL_RCC_OscConfig+0x27c>)
 80017d4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80017d8:	6013      	str	r3, [r2, #0]
 80017da:	e01d      	b.n	8001818 <HAL_RCC_OscConfig+0xb0>
 80017dc:	687b      	ldr	r3, [r7, #4]
 80017de:	685b      	ldr	r3, [r3, #4]
 80017e0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80017e4:	d10c      	bne.n	8001800 <HAL_RCC_OscConfig+0x98>
 80017e6:	4b7f      	ldr	r3, [pc, #508]	@ (80019e4 <HAL_RCC_OscConfig+0x27c>)
 80017e8:	681b      	ldr	r3, [r3, #0]
 80017ea:	4a7e      	ldr	r2, [pc, #504]	@ (80019e4 <HAL_RCC_OscConfig+0x27c>)
 80017ec:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80017f0:	6013      	str	r3, [r2, #0]
 80017f2:	4b7c      	ldr	r3, [pc, #496]	@ (80019e4 <HAL_RCC_OscConfig+0x27c>)
 80017f4:	681b      	ldr	r3, [r3, #0]
 80017f6:	4a7b      	ldr	r2, [pc, #492]	@ (80019e4 <HAL_RCC_OscConfig+0x27c>)
 80017f8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80017fc:	6013      	str	r3, [r2, #0]
 80017fe:	e00b      	b.n	8001818 <HAL_RCC_OscConfig+0xb0>
 8001800:	4b78      	ldr	r3, [pc, #480]	@ (80019e4 <HAL_RCC_OscConfig+0x27c>)
 8001802:	681b      	ldr	r3, [r3, #0]
 8001804:	4a77      	ldr	r2, [pc, #476]	@ (80019e4 <HAL_RCC_OscConfig+0x27c>)
 8001806:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800180a:	6013      	str	r3, [r2, #0]
 800180c:	4b75      	ldr	r3, [pc, #468]	@ (80019e4 <HAL_RCC_OscConfig+0x27c>)
 800180e:	681b      	ldr	r3, [r3, #0]
 8001810:	4a74      	ldr	r2, [pc, #464]	@ (80019e4 <HAL_RCC_OscConfig+0x27c>)
 8001812:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001816:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8001818:	687b      	ldr	r3, [r7, #4]
 800181a:	685b      	ldr	r3, [r3, #4]
 800181c:	2b00      	cmp	r3, #0
 800181e:	d013      	beq.n	8001848 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001820:	f7ff fbc0 	bl	8000fa4 <HAL_GetTick>
 8001824:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001826:	e008      	b.n	800183a <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001828:	f7ff fbbc 	bl	8000fa4 <HAL_GetTick>
 800182c:	4602      	mov	r2, r0
 800182e:	693b      	ldr	r3, [r7, #16]
 8001830:	1ad3      	subs	r3, r2, r3
 8001832:	2b64      	cmp	r3, #100	@ 0x64
 8001834:	d901      	bls.n	800183a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8001836:	2303      	movs	r3, #3
 8001838:	e29e      	b.n	8001d78 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800183a:	4b6a      	ldr	r3, [pc, #424]	@ (80019e4 <HAL_RCC_OscConfig+0x27c>)
 800183c:	681b      	ldr	r3, [r3, #0]
 800183e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001842:	2b00      	cmp	r3, #0
 8001844:	d0f0      	beq.n	8001828 <HAL_RCC_OscConfig+0xc0>
 8001846:	e014      	b.n	8001872 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001848:	f7ff fbac 	bl	8000fa4 <HAL_GetTick>
 800184c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800184e:	e008      	b.n	8001862 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8001850:	f7ff fba8 	bl	8000fa4 <HAL_GetTick>
 8001854:	4602      	mov	r2, r0
 8001856:	693b      	ldr	r3, [r7, #16]
 8001858:	1ad3      	subs	r3, r2, r3
 800185a:	2b64      	cmp	r3, #100	@ 0x64
 800185c:	d901      	bls.n	8001862 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800185e:	2303      	movs	r3, #3
 8001860:	e28a      	b.n	8001d78 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8001862:	4b60      	ldr	r3, [pc, #384]	@ (80019e4 <HAL_RCC_OscConfig+0x27c>)
 8001864:	681b      	ldr	r3, [r3, #0]
 8001866:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800186a:	2b00      	cmp	r3, #0
 800186c:	d1f0      	bne.n	8001850 <HAL_RCC_OscConfig+0xe8>
 800186e:	e000      	b.n	8001872 <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001870:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001872:	687b      	ldr	r3, [r7, #4]
 8001874:	681b      	ldr	r3, [r3, #0]
 8001876:	f003 0302 	and.w	r3, r3, #2
 800187a:	2b00      	cmp	r3, #0
 800187c:	d075      	beq.n	800196a <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800187e:	4b59      	ldr	r3, [pc, #356]	@ (80019e4 <HAL_RCC_OscConfig+0x27c>)
 8001880:	689b      	ldr	r3, [r3, #8]
 8001882:	f003 030c 	and.w	r3, r3, #12
 8001886:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8001888:	4b56      	ldr	r3, [pc, #344]	@ (80019e4 <HAL_RCC_OscConfig+0x27c>)
 800188a:	68db      	ldr	r3, [r3, #12]
 800188c:	f003 0303 	and.w	r3, r3, #3
 8001890:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 8001892:	69bb      	ldr	r3, [r7, #24]
 8001894:	2b0c      	cmp	r3, #12
 8001896:	d102      	bne.n	800189e <HAL_RCC_OscConfig+0x136>
 8001898:	697b      	ldr	r3, [r7, #20]
 800189a:	2b02      	cmp	r3, #2
 800189c:	d002      	beq.n	80018a4 <HAL_RCC_OscConfig+0x13c>
 800189e:	69bb      	ldr	r3, [r7, #24]
 80018a0:	2b04      	cmp	r3, #4
 80018a2:	d11f      	bne.n	80018e4 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80018a4:	4b4f      	ldr	r3, [pc, #316]	@ (80019e4 <HAL_RCC_OscConfig+0x27c>)
 80018a6:	681b      	ldr	r3, [r3, #0]
 80018a8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80018ac:	2b00      	cmp	r3, #0
 80018ae:	d005      	beq.n	80018bc <HAL_RCC_OscConfig+0x154>
 80018b0:	687b      	ldr	r3, [r7, #4]
 80018b2:	68db      	ldr	r3, [r3, #12]
 80018b4:	2b00      	cmp	r3, #0
 80018b6:	d101      	bne.n	80018bc <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 80018b8:	2301      	movs	r3, #1
 80018ba:	e25d      	b.n	8001d78 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80018bc:	4b49      	ldr	r3, [pc, #292]	@ (80019e4 <HAL_RCC_OscConfig+0x27c>)
 80018be:	685b      	ldr	r3, [r3, #4]
 80018c0:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80018c4:	687b      	ldr	r3, [r7, #4]
 80018c6:	691b      	ldr	r3, [r3, #16]
 80018c8:	061b      	lsls	r3, r3, #24
 80018ca:	4946      	ldr	r1, [pc, #280]	@ (80019e4 <HAL_RCC_OscConfig+0x27c>)
 80018cc:	4313      	orrs	r3, r2
 80018ce:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 80018d0:	4b45      	ldr	r3, [pc, #276]	@ (80019e8 <HAL_RCC_OscConfig+0x280>)
 80018d2:	681b      	ldr	r3, [r3, #0]
 80018d4:	4618      	mov	r0, r3
 80018d6:	f7ff fb19 	bl	8000f0c <HAL_InitTick>
 80018da:	4603      	mov	r3, r0
 80018dc:	2b00      	cmp	r3, #0
 80018de:	d043      	beq.n	8001968 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 80018e0:	2301      	movs	r3, #1
 80018e2:	e249      	b.n	8001d78 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80018e4:	687b      	ldr	r3, [r7, #4]
 80018e6:	68db      	ldr	r3, [r3, #12]
 80018e8:	2b00      	cmp	r3, #0
 80018ea:	d023      	beq.n	8001934 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80018ec:	4b3d      	ldr	r3, [pc, #244]	@ (80019e4 <HAL_RCC_OscConfig+0x27c>)
 80018ee:	681b      	ldr	r3, [r3, #0]
 80018f0:	4a3c      	ldr	r2, [pc, #240]	@ (80019e4 <HAL_RCC_OscConfig+0x27c>)
 80018f2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80018f6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80018f8:	f7ff fb54 	bl	8000fa4 <HAL_GetTick>
 80018fc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80018fe:	e008      	b.n	8001912 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001900:	f7ff fb50 	bl	8000fa4 <HAL_GetTick>
 8001904:	4602      	mov	r2, r0
 8001906:	693b      	ldr	r3, [r7, #16]
 8001908:	1ad3      	subs	r3, r2, r3
 800190a:	2b02      	cmp	r3, #2
 800190c:	d901      	bls.n	8001912 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 800190e:	2303      	movs	r3, #3
 8001910:	e232      	b.n	8001d78 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001912:	4b34      	ldr	r3, [pc, #208]	@ (80019e4 <HAL_RCC_OscConfig+0x27c>)
 8001914:	681b      	ldr	r3, [r3, #0]
 8001916:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800191a:	2b00      	cmp	r3, #0
 800191c:	d0f0      	beq.n	8001900 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800191e:	4b31      	ldr	r3, [pc, #196]	@ (80019e4 <HAL_RCC_OscConfig+0x27c>)
 8001920:	685b      	ldr	r3, [r3, #4]
 8001922:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8001926:	687b      	ldr	r3, [r7, #4]
 8001928:	691b      	ldr	r3, [r3, #16]
 800192a:	061b      	lsls	r3, r3, #24
 800192c:	492d      	ldr	r1, [pc, #180]	@ (80019e4 <HAL_RCC_OscConfig+0x27c>)
 800192e:	4313      	orrs	r3, r2
 8001930:	604b      	str	r3, [r1, #4]
 8001932:	e01a      	b.n	800196a <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8001934:	4b2b      	ldr	r3, [pc, #172]	@ (80019e4 <HAL_RCC_OscConfig+0x27c>)
 8001936:	681b      	ldr	r3, [r3, #0]
 8001938:	4a2a      	ldr	r2, [pc, #168]	@ (80019e4 <HAL_RCC_OscConfig+0x27c>)
 800193a:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800193e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001940:	f7ff fb30 	bl	8000fa4 <HAL_GetTick>
 8001944:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8001946:	e008      	b.n	800195a <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8001948:	f7ff fb2c 	bl	8000fa4 <HAL_GetTick>
 800194c:	4602      	mov	r2, r0
 800194e:	693b      	ldr	r3, [r7, #16]
 8001950:	1ad3      	subs	r3, r2, r3
 8001952:	2b02      	cmp	r3, #2
 8001954:	d901      	bls.n	800195a <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8001956:	2303      	movs	r3, #3
 8001958:	e20e      	b.n	8001d78 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800195a:	4b22      	ldr	r3, [pc, #136]	@ (80019e4 <HAL_RCC_OscConfig+0x27c>)
 800195c:	681b      	ldr	r3, [r3, #0]
 800195e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001962:	2b00      	cmp	r3, #0
 8001964:	d1f0      	bne.n	8001948 <HAL_RCC_OscConfig+0x1e0>
 8001966:	e000      	b.n	800196a <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8001968:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800196a:	687b      	ldr	r3, [r7, #4]
 800196c:	681b      	ldr	r3, [r3, #0]
 800196e:	f003 0308 	and.w	r3, r3, #8
 8001972:	2b00      	cmp	r3, #0
 8001974:	d041      	beq.n	80019fa <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8001976:	687b      	ldr	r3, [r7, #4]
 8001978:	695b      	ldr	r3, [r3, #20]
 800197a:	2b00      	cmp	r3, #0
 800197c:	d01c      	beq.n	80019b8 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800197e:	4b19      	ldr	r3, [pc, #100]	@ (80019e4 <HAL_RCC_OscConfig+0x27c>)
 8001980:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001984:	4a17      	ldr	r2, [pc, #92]	@ (80019e4 <HAL_RCC_OscConfig+0x27c>)
 8001986:	f043 0301 	orr.w	r3, r3, #1
 800198a:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800198e:	f7ff fb09 	bl	8000fa4 <HAL_GetTick>
 8001992:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8001994:	e008      	b.n	80019a8 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001996:	f7ff fb05 	bl	8000fa4 <HAL_GetTick>
 800199a:	4602      	mov	r2, r0
 800199c:	693b      	ldr	r3, [r7, #16]
 800199e:	1ad3      	subs	r3, r2, r3
 80019a0:	2b02      	cmp	r3, #2
 80019a2:	d901      	bls.n	80019a8 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 80019a4:	2303      	movs	r3, #3
 80019a6:	e1e7      	b.n	8001d78 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80019a8:	4b0e      	ldr	r3, [pc, #56]	@ (80019e4 <HAL_RCC_OscConfig+0x27c>)
 80019aa:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80019ae:	f003 0302 	and.w	r3, r3, #2
 80019b2:	2b00      	cmp	r3, #0
 80019b4:	d0ef      	beq.n	8001996 <HAL_RCC_OscConfig+0x22e>
 80019b6:	e020      	b.n	80019fa <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80019b8:	4b0a      	ldr	r3, [pc, #40]	@ (80019e4 <HAL_RCC_OscConfig+0x27c>)
 80019ba:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80019be:	4a09      	ldr	r2, [pc, #36]	@ (80019e4 <HAL_RCC_OscConfig+0x27c>)
 80019c0:	f023 0301 	bic.w	r3, r3, #1
 80019c4:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80019c8:	f7ff faec 	bl	8000fa4 <HAL_GetTick>
 80019cc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80019ce:	e00d      	b.n	80019ec <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80019d0:	f7ff fae8 	bl	8000fa4 <HAL_GetTick>
 80019d4:	4602      	mov	r2, r0
 80019d6:	693b      	ldr	r3, [r7, #16]
 80019d8:	1ad3      	subs	r3, r2, r3
 80019da:	2b02      	cmp	r3, #2
 80019dc:	d906      	bls.n	80019ec <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 80019de:	2303      	movs	r3, #3
 80019e0:	e1ca      	b.n	8001d78 <HAL_RCC_OscConfig+0x610>
 80019e2:	bf00      	nop
 80019e4:	40021000 	.word	0x40021000
 80019e8:	20000018 	.word	0x20000018
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80019ec:	4b8c      	ldr	r3, [pc, #560]	@ (8001c20 <HAL_RCC_OscConfig+0x4b8>)
 80019ee:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80019f2:	f003 0302 	and.w	r3, r3, #2
 80019f6:	2b00      	cmp	r3, #0
 80019f8:	d1ea      	bne.n	80019d0 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80019fa:	687b      	ldr	r3, [r7, #4]
 80019fc:	681b      	ldr	r3, [r3, #0]
 80019fe:	f003 0304 	and.w	r3, r3, #4
 8001a02:	2b00      	cmp	r3, #0
 8001a04:	f000 80a6 	beq.w	8001b54 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001a08:	2300      	movs	r3, #0
 8001a0a:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8001a0c:	4b84      	ldr	r3, [pc, #528]	@ (8001c20 <HAL_RCC_OscConfig+0x4b8>)
 8001a0e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001a10:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001a14:	2b00      	cmp	r3, #0
 8001a16:	d101      	bne.n	8001a1c <HAL_RCC_OscConfig+0x2b4>
 8001a18:	2301      	movs	r3, #1
 8001a1a:	e000      	b.n	8001a1e <HAL_RCC_OscConfig+0x2b6>
 8001a1c:	2300      	movs	r3, #0
 8001a1e:	2b00      	cmp	r3, #0
 8001a20:	d00d      	beq.n	8001a3e <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001a22:	4b7f      	ldr	r3, [pc, #508]	@ (8001c20 <HAL_RCC_OscConfig+0x4b8>)
 8001a24:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001a26:	4a7e      	ldr	r2, [pc, #504]	@ (8001c20 <HAL_RCC_OscConfig+0x4b8>)
 8001a28:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001a2c:	6593      	str	r3, [r2, #88]	@ 0x58
 8001a2e:	4b7c      	ldr	r3, [pc, #496]	@ (8001c20 <HAL_RCC_OscConfig+0x4b8>)
 8001a30:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001a32:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001a36:	60fb      	str	r3, [r7, #12]
 8001a38:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8001a3a:	2301      	movs	r3, #1
 8001a3c:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001a3e:	4b79      	ldr	r3, [pc, #484]	@ (8001c24 <HAL_RCC_OscConfig+0x4bc>)
 8001a40:	681b      	ldr	r3, [r3, #0]
 8001a42:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001a46:	2b00      	cmp	r3, #0
 8001a48:	d118      	bne.n	8001a7c <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8001a4a:	4b76      	ldr	r3, [pc, #472]	@ (8001c24 <HAL_RCC_OscConfig+0x4bc>)
 8001a4c:	681b      	ldr	r3, [r3, #0]
 8001a4e:	4a75      	ldr	r2, [pc, #468]	@ (8001c24 <HAL_RCC_OscConfig+0x4bc>)
 8001a50:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001a54:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8001a56:	f7ff faa5 	bl	8000fa4 <HAL_GetTick>
 8001a5a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001a5c:	e008      	b.n	8001a70 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001a5e:	f7ff faa1 	bl	8000fa4 <HAL_GetTick>
 8001a62:	4602      	mov	r2, r0
 8001a64:	693b      	ldr	r3, [r7, #16]
 8001a66:	1ad3      	subs	r3, r2, r3
 8001a68:	2b02      	cmp	r3, #2
 8001a6a:	d901      	bls.n	8001a70 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 8001a6c:	2303      	movs	r3, #3
 8001a6e:	e183      	b.n	8001d78 <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8001a70:	4b6c      	ldr	r3, [pc, #432]	@ (8001c24 <HAL_RCC_OscConfig+0x4bc>)
 8001a72:	681b      	ldr	r3, [r3, #0]
 8001a74:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001a78:	2b00      	cmp	r3, #0
 8001a7a:	d0f0      	beq.n	8001a5e <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001a7c:	687b      	ldr	r3, [r7, #4]
 8001a7e:	689b      	ldr	r3, [r3, #8]
 8001a80:	2b01      	cmp	r3, #1
 8001a82:	d108      	bne.n	8001a96 <HAL_RCC_OscConfig+0x32e>
 8001a84:	4b66      	ldr	r3, [pc, #408]	@ (8001c20 <HAL_RCC_OscConfig+0x4b8>)
 8001a86:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001a8a:	4a65      	ldr	r2, [pc, #404]	@ (8001c20 <HAL_RCC_OscConfig+0x4b8>)
 8001a8c:	f043 0301 	orr.w	r3, r3, #1
 8001a90:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8001a94:	e024      	b.n	8001ae0 <HAL_RCC_OscConfig+0x378>
 8001a96:	687b      	ldr	r3, [r7, #4]
 8001a98:	689b      	ldr	r3, [r3, #8]
 8001a9a:	2b05      	cmp	r3, #5
 8001a9c:	d110      	bne.n	8001ac0 <HAL_RCC_OscConfig+0x358>
 8001a9e:	4b60      	ldr	r3, [pc, #384]	@ (8001c20 <HAL_RCC_OscConfig+0x4b8>)
 8001aa0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001aa4:	4a5e      	ldr	r2, [pc, #376]	@ (8001c20 <HAL_RCC_OscConfig+0x4b8>)
 8001aa6:	f043 0304 	orr.w	r3, r3, #4
 8001aaa:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8001aae:	4b5c      	ldr	r3, [pc, #368]	@ (8001c20 <HAL_RCC_OscConfig+0x4b8>)
 8001ab0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001ab4:	4a5a      	ldr	r2, [pc, #360]	@ (8001c20 <HAL_RCC_OscConfig+0x4b8>)
 8001ab6:	f043 0301 	orr.w	r3, r3, #1
 8001aba:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8001abe:	e00f      	b.n	8001ae0 <HAL_RCC_OscConfig+0x378>
 8001ac0:	4b57      	ldr	r3, [pc, #348]	@ (8001c20 <HAL_RCC_OscConfig+0x4b8>)
 8001ac2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001ac6:	4a56      	ldr	r2, [pc, #344]	@ (8001c20 <HAL_RCC_OscConfig+0x4b8>)
 8001ac8:	f023 0301 	bic.w	r3, r3, #1
 8001acc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8001ad0:	4b53      	ldr	r3, [pc, #332]	@ (8001c20 <HAL_RCC_OscConfig+0x4b8>)
 8001ad2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001ad6:	4a52      	ldr	r2, [pc, #328]	@ (8001c20 <HAL_RCC_OscConfig+0x4b8>)
 8001ad8:	f023 0304 	bic.w	r3, r3, #4
 8001adc:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8001ae0:	687b      	ldr	r3, [r7, #4]
 8001ae2:	689b      	ldr	r3, [r3, #8]
 8001ae4:	2b00      	cmp	r3, #0
 8001ae6:	d016      	beq.n	8001b16 <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001ae8:	f7ff fa5c 	bl	8000fa4 <HAL_GetTick>
 8001aec:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001aee:	e00a      	b.n	8001b06 <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001af0:	f7ff fa58 	bl	8000fa4 <HAL_GetTick>
 8001af4:	4602      	mov	r2, r0
 8001af6:	693b      	ldr	r3, [r7, #16]
 8001af8:	1ad3      	subs	r3, r2, r3
 8001afa:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001afe:	4293      	cmp	r3, r2
 8001b00:	d901      	bls.n	8001b06 <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8001b02:	2303      	movs	r3, #3
 8001b04:	e138      	b.n	8001d78 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8001b06:	4b46      	ldr	r3, [pc, #280]	@ (8001c20 <HAL_RCC_OscConfig+0x4b8>)
 8001b08:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001b0c:	f003 0302 	and.w	r3, r3, #2
 8001b10:	2b00      	cmp	r3, #0
 8001b12:	d0ed      	beq.n	8001af0 <HAL_RCC_OscConfig+0x388>
 8001b14:	e015      	b.n	8001b42 <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001b16:	f7ff fa45 	bl	8000fa4 <HAL_GetTick>
 8001b1a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001b1c:	e00a      	b.n	8001b34 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001b1e:	f7ff fa41 	bl	8000fa4 <HAL_GetTick>
 8001b22:	4602      	mov	r2, r0
 8001b24:	693b      	ldr	r3, [r7, #16]
 8001b26:	1ad3      	subs	r3, r2, r3
 8001b28:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001b2c:	4293      	cmp	r3, r2
 8001b2e:	d901      	bls.n	8001b34 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8001b30:	2303      	movs	r3, #3
 8001b32:	e121      	b.n	8001d78 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8001b34:	4b3a      	ldr	r3, [pc, #232]	@ (8001c20 <HAL_RCC_OscConfig+0x4b8>)
 8001b36:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001b3a:	f003 0302 	and.w	r3, r3, #2
 8001b3e:	2b00      	cmp	r3, #0
 8001b40:	d1ed      	bne.n	8001b1e <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8001b42:	7ffb      	ldrb	r3, [r7, #31]
 8001b44:	2b01      	cmp	r3, #1
 8001b46:	d105      	bne.n	8001b54 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8001b48:	4b35      	ldr	r3, [pc, #212]	@ (8001c20 <HAL_RCC_OscConfig+0x4b8>)
 8001b4a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001b4c:	4a34      	ldr	r2, [pc, #208]	@ (8001c20 <HAL_RCC_OscConfig+0x4b8>)
 8001b4e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8001b52:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8001b54:	687b      	ldr	r3, [r7, #4]
 8001b56:	681b      	ldr	r3, [r3, #0]
 8001b58:	f003 0320 	and.w	r3, r3, #32
 8001b5c:	2b00      	cmp	r3, #0
 8001b5e:	d03c      	beq.n	8001bda <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8001b60:	687b      	ldr	r3, [r7, #4]
 8001b62:	699b      	ldr	r3, [r3, #24]
 8001b64:	2b00      	cmp	r3, #0
 8001b66:	d01c      	beq.n	8001ba2 <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8001b68:	4b2d      	ldr	r3, [pc, #180]	@ (8001c20 <HAL_RCC_OscConfig+0x4b8>)
 8001b6a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8001b6e:	4a2c      	ldr	r2, [pc, #176]	@ (8001c20 <HAL_RCC_OscConfig+0x4b8>)
 8001b70:	f043 0301 	orr.w	r3, r3, #1
 8001b74:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001b78:	f7ff fa14 	bl	8000fa4 <HAL_GetTick>
 8001b7c:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8001b7e:	e008      	b.n	8001b92 <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001b80:	f7ff fa10 	bl	8000fa4 <HAL_GetTick>
 8001b84:	4602      	mov	r2, r0
 8001b86:	693b      	ldr	r3, [r7, #16]
 8001b88:	1ad3      	subs	r3, r2, r3
 8001b8a:	2b02      	cmp	r3, #2
 8001b8c:	d901      	bls.n	8001b92 <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 8001b8e:	2303      	movs	r3, #3
 8001b90:	e0f2      	b.n	8001d78 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8001b92:	4b23      	ldr	r3, [pc, #140]	@ (8001c20 <HAL_RCC_OscConfig+0x4b8>)
 8001b94:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8001b98:	f003 0302 	and.w	r3, r3, #2
 8001b9c:	2b00      	cmp	r3, #0
 8001b9e:	d0ef      	beq.n	8001b80 <HAL_RCC_OscConfig+0x418>
 8001ba0:	e01b      	b.n	8001bda <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8001ba2:	4b1f      	ldr	r3, [pc, #124]	@ (8001c20 <HAL_RCC_OscConfig+0x4b8>)
 8001ba4:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8001ba8:	4a1d      	ldr	r2, [pc, #116]	@ (8001c20 <HAL_RCC_OscConfig+0x4b8>)
 8001baa:	f023 0301 	bic.w	r3, r3, #1
 8001bae:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001bb2:	f7ff f9f7 	bl	8000fa4 <HAL_GetTick>
 8001bb6:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8001bb8:	e008      	b.n	8001bcc <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8001bba:	f7ff f9f3 	bl	8000fa4 <HAL_GetTick>
 8001bbe:	4602      	mov	r2, r0
 8001bc0:	693b      	ldr	r3, [r7, #16]
 8001bc2:	1ad3      	subs	r3, r2, r3
 8001bc4:	2b02      	cmp	r3, #2
 8001bc6:	d901      	bls.n	8001bcc <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 8001bc8:	2303      	movs	r3, #3
 8001bca:	e0d5      	b.n	8001d78 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8001bcc:	4b14      	ldr	r3, [pc, #80]	@ (8001c20 <HAL_RCC_OscConfig+0x4b8>)
 8001bce:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8001bd2:	f003 0302 	and.w	r3, r3, #2
 8001bd6:	2b00      	cmp	r3, #0
 8001bd8:	d1ef      	bne.n	8001bba <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8001bda:	687b      	ldr	r3, [r7, #4]
 8001bdc:	69db      	ldr	r3, [r3, #28]
 8001bde:	2b00      	cmp	r3, #0
 8001be0:	f000 80c9 	beq.w	8001d76 <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8001be4:	4b0e      	ldr	r3, [pc, #56]	@ (8001c20 <HAL_RCC_OscConfig+0x4b8>)
 8001be6:	689b      	ldr	r3, [r3, #8]
 8001be8:	f003 030c 	and.w	r3, r3, #12
 8001bec:	2b0c      	cmp	r3, #12
 8001bee:	f000 8083 	beq.w	8001cf8 <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8001bf2:	687b      	ldr	r3, [r7, #4]
 8001bf4:	69db      	ldr	r3, [r3, #28]
 8001bf6:	2b02      	cmp	r3, #2
 8001bf8:	d15e      	bne.n	8001cb8 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001bfa:	4b09      	ldr	r3, [pc, #36]	@ (8001c20 <HAL_RCC_OscConfig+0x4b8>)
 8001bfc:	681b      	ldr	r3, [r3, #0]
 8001bfe:	4a08      	ldr	r2, [pc, #32]	@ (8001c20 <HAL_RCC_OscConfig+0x4b8>)
 8001c00:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8001c04:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001c06:	f7ff f9cd 	bl	8000fa4 <HAL_GetTick>
 8001c0a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001c0c:	e00c      	b.n	8001c28 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001c0e:	f7ff f9c9 	bl	8000fa4 <HAL_GetTick>
 8001c12:	4602      	mov	r2, r0
 8001c14:	693b      	ldr	r3, [r7, #16]
 8001c16:	1ad3      	subs	r3, r2, r3
 8001c18:	2b02      	cmp	r3, #2
 8001c1a:	d905      	bls.n	8001c28 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 8001c1c:	2303      	movs	r3, #3
 8001c1e:	e0ab      	b.n	8001d78 <HAL_RCC_OscConfig+0x610>
 8001c20:	40021000 	.word	0x40021000
 8001c24:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001c28:	4b55      	ldr	r3, [pc, #340]	@ (8001d80 <HAL_RCC_OscConfig+0x618>)
 8001c2a:	681b      	ldr	r3, [r3, #0]
 8001c2c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001c30:	2b00      	cmp	r3, #0
 8001c32:	d1ec      	bne.n	8001c0e <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001c34:	4b52      	ldr	r3, [pc, #328]	@ (8001d80 <HAL_RCC_OscConfig+0x618>)
 8001c36:	68da      	ldr	r2, [r3, #12]
 8001c38:	4b52      	ldr	r3, [pc, #328]	@ (8001d84 <HAL_RCC_OscConfig+0x61c>)
 8001c3a:	4013      	ands	r3, r2
 8001c3c:	687a      	ldr	r2, [r7, #4]
 8001c3e:	6a11      	ldr	r1, [r2, #32]
 8001c40:	687a      	ldr	r2, [r7, #4]
 8001c42:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8001c44:	3a01      	subs	r2, #1
 8001c46:	0112      	lsls	r2, r2, #4
 8001c48:	4311      	orrs	r1, r2
 8001c4a:	687a      	ldr	r2, [r7, #4]
 8001c4c:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 8001c4e:	0212      	lsls	r2, r2, #8
 8001c50:	4311      	orrs	r1, r2
 8001c52:	687a      	ldr	r2, [r7, #4]
 8001c54:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8001c56:	0852      	lsrs	r2, r2, #1
 8001c58:	3a01      	subs	r2, #1
 8001c5a:	0552      	lsls	r2, r2, #21
 8001c5c:	4311      	orrs	r1, r2
 8001c5e:	687a      	ldr	r2, [r7, #4]
 8001c60:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8001c62:	0852      	lsrs	r2, r2, #1
 8001c64:	3a01      	subs	r2, #1
 8001c66:	0652      	lsls	r2, r2, #25
 8001c68:	4311      	orrs	r1, r2
 8001c6a:	687a      	ldr	r2, [r7, #4]
 8001c6c:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8001c6e:	06d2      	lsls	r2, r2, #27
 8001c70:	430a      	orrs	r2, r1
 8001c72:	4943      	ldr	r1, [pc, #268]	@ (8001d80 <HAL_RCC_OscConfig+0x618>)
 8001c74:	4313      	orrs	r3, r2
 8001c76:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001c78:	4b41      	ldr	r3, [pc, #260]	@ (8001d80 <HAL_RCC_OscConfig+0x618>)
 8001c7a:	681b      	ldr	r3, [r3, #0]
 8001c7c:	4a40      	ldr	r2, [pc, #256]	@ (8001d80 <HAL_RCC_OscConfig+0x618>)
 8001c7e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001c82:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8001c84:	4b3e      	ldr	r3, [pc, #248]	@ (8001d80 <HAL_RCC_OscConfig+0x618>)
 8001c86:	68db      	ldr	r3, [r3, #12]
 8001c88:	4a3d      	ldr	r2, [pc, #244]	@ (8001d80 <HAL_RCC_OscConfig+0x618>)
 8001c8a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8001c8e:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001c90:	f7ff f988 	bl	8000fa4 <HAL_GetTick>
 8001c94:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001c96:	e008      	b.n	8001caa <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001c98:	f7ff f984 	bl	8000fa4 <HAL_GetTick>
 8001c9c:	4602      	mov	r2, r0
 8001c9e:	693b      	ldr	r3, [r7, #16]
 8001ca0:	1ad3      	subs	r3, r2, r3
 8001ca2:	2b02      	cmp	r3, #2
 8001ca4:	d901      	bls.n	8001caa <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 8001ca6:	2303      	movs	r3, #3
 8001ca8:	e066      	b.n	8001d78 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001caa:	4b35      	ldr	r3, [pc, #212]	@ (8001d80 <HAL_RCC_OscConfig+0x618>)
 8001cac:	681b      	ldr	r3, [r3, #0]
 8001cae:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001cb2:	2b00      	cmp	r3, #0
 8001cb4:	d0f0      	beq.n	8001c98 <HAL_RCC_OscConfig+0x530>
 8001cb6:	e05e      	b.n	8001d76 <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001cb8:	4b31      	ldr	r3, [pc, #196]	@ (8001d80 <HAL_RCC_OscConfig+0x618>)
 8001cba:	681b      	ldr	r3, [r3, #0]
 8001cbc:	4a30      	ldr	r2, [pc, #192]	@ (8001d80 <HAL_RCC_OscConfig+0x618>)
 8001cbe:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8001cc2:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001cc4:	f7ff f96e 	bl	8000fa4 <HAL_GetTick>
 8001cc8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001cca:	e008      	b.n	8001cde <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001ccc:	f7ff f96a 	bl	8000fa4 <HAL_GetTick>
 8001cd0:	4602      	mov	r2, r0
 8001cd2:	693b      	ldr	r3, [r7, #16]
 8001cd4:	1ad3      	subs	r3, r2, r3
 8001cd6:	2b02      	cmp	r3, #2
 8001cd8:	d901      	bls.n	8001cde <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 8001cda:	2303      	movs	r3, #3
 8001cdc:	e04c      	b.n	8001d78 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8001cde:	4b28      	ldr	r3, [pc, #160]	@ (8001d80 <HAL_RCC_OscConfig+0x618>)
 8001ce0:	681b      	ldr	r3, [r3, #0]
 8001ce2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001ce6:	2b00      	cmp	r3, #0
 8001ce8:	d1f0      	bne.n	8001ccc <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8001cea:	4b25      	ldr	r3, [pc, #148]	@ (8001d80 <HAL_RCC_OscConfig+0x618>)
 8001cec:	68da      	ldr	r2, [r3, #12]
 8001cee:	4924      	ldr	r1, [pc, #144]	@ (8001d80 <HAL_RCC_OscConfig+0x618>)
 8001cf0:	4b25      	ldr	r3, [pc, #148]	@ (8001d88 <HAL_RCC_OscConfig+0x620>)
 8001cf2:	4013      	ands	r3, r2
 8001cf4:	60cb      	str	r3, [r1, #12]
 8001cf6:	e03e      	b.n	8001d76 <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001cf8:	687b      	ldr	r3, [r7, #4]
 8001cfa:	69db      	ldr	r3, [r3, #28]
 8001cfc:	2b01      	cmp	r3, #1
 8001cfe:	d101      	bne.n	8001d04 <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 8001d00:	2301      	movs	r3, #1
 8001d02:	e039      	b.n	8001d78 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8001d04:	4b1e      	ldr	r3, [pc, #120]	@ (8001d80 <HAL_RCC_OscConfig+0x618>)
 8001d06:	68db      	ldr	r3, [r3, #12]
 8001d08:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001d0a:	697b      	ldr	r3, [r7, #20]
 8001d0c:	f003 0203 	and.w	r2, r3, #3
 8001d10:	687b      	ldr	r3, [r7, #4]
 8001d12:	6a1b      	ldr	r3, [r3, #32]
 8001d14:	429a      	cmp	r2, r3
 8001d16:	d12c      	bne.n	8001d72 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8001d18:	697b      	ldr	r3, [r7, #20]
 8001d1a:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8001d1e:	687b      	ldr	r3, [r7, #4]
 8001d20:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001d22:	3b01      	subs	r3, #1
 8001d24:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001d26:	429a      	cmp	r2, r3
 8001d28:	d123      	bne.n	8001d72 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8001d2a:	697b      	ldr	r3, [r7, #20]
 8001d2c:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8001d30:	687b      	ldr	r3, [r7, #4]
 8001d32:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001d34:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8001d36:	429a      	cmp	r2, r3
 8001d38:	d11b      	bne.n	8001d72 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8001d3a:	697b      	ldr	r3, [r7, #20]
 8001d3c:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8001d40:	687b      	ldr	r3, [r7, #4]
 8001d42:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001d44:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8001d46:	429a      	cmp	r2, r3
 8001d48:	d113      	bne.n	8001d72 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001d4a:	697b      	ldr	r3, [r7, #20]
 8001d4c:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8001d50:	687b      	ldr	r3, [r7, #4]
 8001d52:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d54:	085b      	lsrs	r3, r3, #1
 8001d56:	3b01      	subs	r3, #1
 8001d58:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8001d5a:	429a      	cmp	r2, r3
 8001d5c:	d109      	bne.n	8001d72 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8001d5e:	697b      	ldr	r3, [r7, #20]
 8001d60:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8001d64:	687b      	ldr	r3, [r7, #4]
 8001d66:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001d68:	085b      	lsrs	r3, r3, #1
 8001d6a:	3b01      	subs	r3, #1
 8001d6c:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8001d6e:	429a      	cmp	r2, r3
 8001d70:	d001      	beq.n	8001d76 <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 8001d72:	2301      	movs	r3, #1
 8001d74:	e000      	b.n	8001d78 <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 8001d76:	2300      	movs	r3, #0
}
 8001d78:	4618      	mov	r0, r3
 8001d7a:	3720      	adds	r7, #32
 8001d7c:	46bd      	mov	sp, r7
 8001d7e:	bd80      	pop	{r7, pc}
 8001d80:	40021000 	.word	0x40021000
 8001d84:	019f800c 	.word	0x019f800c
 8001d88:	feeefffc 	.word	0xfeeefffc

08001d8c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001d8c:	b580      	push	{r7, lr}
 8001d8e:	b086      	sub	sp, #24
 8001d90:	af00      	add	r7, sp, #0
 8001d92:	6078      	str	r0, [r7, #4]
 8001d94:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8001d96:	2300      	movs	r3, #0
 8001d98:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8001d9a:	687b      	ldr	r3, [r7, #4]
 8001d9c:	2b00      	cmp	r3, #0
 8001d9e:	d101      	bne.n	8001da4 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8001da0:	2301      	movs	r3, #1
 8001da2:	e11e      	b.n	8001fe2 <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8001da4:	4b91      	ldr	r3, [pc, #580]	@ (8001fec <HAL_RCC_ClockConfig+0x260>)
 8001da6:	681b      	ldr	r3, [r3, #0]
 8001da8:	f003 030f 	and.w	r3, r3, #15
 8001dac:	683a      	ldr	r2, [r7, #0]
 8001dae:	429a      	cmp	r2, r3
 8001db0:	d910      	bls.n	8001dd4 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001db2:	4b8e      	ldr	r3, [pc, #568]	@ (8001fec <HAL_RCC_ClockConfig+0x260>)
 8001db4:	681b      	ldr	r3, [r3, #0]
 8001db6:	f023 020f 	bic.w	r2, r3, #15
 8001dba:	498c      	ldr	r1, [pc, #560]	@ (8001fec <HAL_RCC_ClockConfig+0x260>)
 8001dbc:	683b      	ldr	r3, [r7, #0]
 8001dbe:	4313      	orrs	r3, r2
 8001dc0:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001dc2:	4b8a      	ldr	r3, [pc, #552]	@ (8001fec <HAL_RCC_ClockConfig+0x260>)
 8001dc4:	681b      	ldr	r3, [r3, #0]
 8001dc6:	f003 030f 	and.w	r3, r3, #15
 8001dca:	683a      	ldr	r2, [r7, #0]
 8001dcc:	429a      	cmp	r2, r3
 8001dce:	d001      	beq.n	8001dd4 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8001dd0:	2301      	movs	r3, #1
 8001dd2:	e106      	b.n	8001fe2 <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	681b      	ldr	r3, [r3, #0]
 8001dd8:	f003 0301 	and.w	r3, r3, #1
 8001ddc:	2b00      	cmp	r3, #0
 8001dde:	d073      	beq.n	8001ec8 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001de0:	687b      	ldr	r3, [r7, #4]
 8001de2:	685b      	ldr	r3, [r3, #4]
 8001de4:	2b03      	cmp	r3, #3
 8001de6:	d129      	bne.n	8001e3c <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8001de8:	4b81      	ldr	r3, [pc, #516]	@ (8001ff0 <HAL_RCC_ClockConfig+0x264>)
 8001dea:	681b      	ldr	r3, [r3, #0]
 8001dec:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001df0:	2b00      	cmp	r3, #0
 8001df2:	d101      	bne.n	8001df8 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8001df4:	2301      	movs	r3, #1
 8001df6:	e0f4      	b.n	8001fe2 <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8001df8:	f000 f99e 	bl	8002138 <RCC_GetSysClockFreqFromPLLSource>
 8001dfc:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 8001dfe:	693b      	ldr	r3, [r7, #16]
 8001e00:	4a7c      	ldr	r2, [pc, #496]	@ (8001ff4 <HAL_RCC_ClockConfig+0x268>)
 8001e02:	4293      	cmp	r3, r2
 8001e04:	d93f      	bls.n	8001e86 <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8001e06:	4b7a      	ldr	r3, [pc, #488]	@ (8001ff0 <HAL_RCC_ClockConfig+0x264>)
 8001e08:	689b      	ldr	r3, [r3, #8]
 8001e0a:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8001e0e:	2b00      	cmp	r3, #0
 8001e10:	d009      	beq.n	8001e26 <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8001e12:	687b      	ldr	r3, [r7, #4]
 8001e14:	681b      	ldr	r3, [r3, #0]
 8001e16:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8001e1a:	2b00      	cmp	r3, #0
 8001e1c:	d033      	beq.n	8001e86 <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 8001e1e:	687b      	ldr	r3, [r7, #4]
 8001e20:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8001e22:	2b00      	cmp	r3, #0
 8001e24:	d12f      	bne.n	8001e86 <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8001e26:	4b72      	ldr	r3, [pc, #456]	@ (8001ff0 <HAL_RCC_ClockConfig+0x264>)
 8001e28:	689b      	ldr	r3, [r3, #8]
 8001e2a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8001e2e:	4a70      	ldr	r2, [pc, #448]	@ (8001ff0 <HAL_RCC_ClockConfig+0x264>)
 8001e30:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001e34:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8001e36:	2380      	movs	r3, #128	@ 0x80
 8001e38:	617b      	str	r3, [r7, #20]
 8001e3a:	e024      	b.n	8001e86 <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	685b      	ldr	r3, [r3, #4]
 8001e40:	2b02      	cmp	r3, #2
 8001e42:	d107      	bne.n	8001e54 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8001e44:	4b6a      	ldr	r3, [pc, #424]	@ (8001ff0 <HAL_RCC_ClockConfig+0x264>)
 8001e46:	681b      	ldr	r3, [r3, #0]
 8001e48:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001e4c:	2b00      	cmp	r3, #0
 8001e4e:	d109      	bne.n	8001e64 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8001e50:	2301      	movs	r3, #1
 8001e52:	e0c6      	b.n	8001fe2 <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8001e54:	4b66      	ldr	r3, [pc, #408]	@ (8001ff0 <HAL_RCC_ClockConfig+0x264>)
 8001e56:	681b      	ldr	r3, [r3, #0]
 8001e58:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001e5c:	2b00      	cmp	r3, #0
 8001e5e:	d101      	bne.n	8001e64 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8001e60:	2301      	movs	r3, #1
 8001e62:	e0be      	b.n	8001fe2 <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8001e64:	f000 f8ce 	bl	8002004 <HAL_RCC_GetSysClockFreq>
 8001e68:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 8001e6a:	693b      	ldr	r3, [r7, #16]
 8001e6c:	4a61      	ldr	r2, [pc, #388]	@ (8001ff4 <HAL_RCC_ClockConfig+0x268>)
 8001e6e:	4293      	cmp	r3, r2
 8001e70:	d909      	bls.n	8001e86 <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8001e72:	4b5f      	ldr	r3, [pc, #380]	@ (8001ff0 <HAL_RCC_ClockConfig+0x264>)
 8001e74:	689b      	ldr	r3, [r3, #8]
 8001e76:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8001e7a:	4a5d      	ldr	r2, [pc, #372]	@ (8001ff0 <HAL_RCC_ClockConfig+0x264>)
 8001e7c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001e80:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 8001e82:	2380      	movs	r3, #128	@ 0x80
 8001e84:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8001e86:	4b5a      	ldr	r3, [pc, #360]	@ (8001ff0 <HAL_RCC_ClockConfig+0x264>)
 8001e88:	689b      	ldr	r3, [r3, #8]
 8001e8a:	f023 0203 	bic.w	r2, r3, #3
 8001e8e:	687b      	ldr	r3, [r7, #4]
 8001e90:	685b      	ldr	r3, [r3, #4]
 8001e92:	4957      	ldr	r1, [pc, #348]	@ (8001ff0 <HAL_RCC_ClockConfig+0x264>)
 8001e94:	4313      	orrs	r3, r2
 8001e96:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8001e98:	f7ff f884 	bl	8000fa4 <HAL_GetTick>
 8001e9c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001e9e:	e00a      	b.n	8001eb6 <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001ea0:	f7ff f880 	bl	8000fa4 <HAL_GetTick>
 8001ea4:	4602      	mov	r2, r0
 8001ea6:	68fb      	ldr	r3, [r7, #12]
 8001ea8:	1ad3      	subs	r3, r2, r3
 8001eaa:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001eae:	4293      	cmp	r3, r2
 8001eb0:	d901      	bls.n	8001eb6 <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 8001eb2:	2303      	movs	r3, #3
 8001eb4:	e095      	b.n	8001fe2 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001eb6:	4b4e      	ldr	r3, [pc, #312]	@ (8001ff0 <HAL_RCC_ClockConfig+0x264>)
 8001eb8:	689b      	ldr	r3, [r3, #8]
 8001eba:	f003 020c 	and.w	r2, r3, #12
 8001ebe:	687b      	ldr	r3, [r7, #4]
 8001ec0:	685b      	ldr	r3, [r3, #4]
 8001ec2:	009b      	lsls	r3, r3, #2
 8001ec4:	429a      	cmp	r2, r3
 8001ec6:	d1eb      	bne.n	8001ea0 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001ec8:	687b      	ldr	r3, [r7, #4]
 8001eca:	681b      	ldr	r3, [r3, #0]
 8001ecc:	f003 0302 	and.w	r3, r3, #2
 8001ed0:	2b00      	cmp	r3, #0
 8001ed2:	d023      	beq.n	8001f1c <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001ed4:	687b      	ldr	r3, [r7, #4]
 8001ed6:	681b      	ldr	r3, [r3, #0]
 8001ed8:	f003 0304 	and.w	r3, r3, #4
 8001edc:	2b00      	cmp	r3, #0
 8001ede:	d005      	beq.n	8001eec <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001ee0:	4b43      	ldr	r3, [pc, #268]	@ (8001ff0 <HAL_RCC_ClockConfig+0x264>)
 8001ee2:	689b      	ldr	r3, [r3, #8]
 8001ee4:	4a42      	ldr	r2, [pc, #264]	@ (8001ff0 <HAL_RCC_ClockConfig+0x264>)
 8001ee6:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8001eea:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	681b      	ldr	r3, [r3, #0]
 8001ef0:	f003 0308 	and.w	r3, r3, #8
 8001ef4:	2b00      	cmp	r3, #0
 8001ef6:	d007      	beq.n	8001f08 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8001ef8:	4b3d      	ldr	r3, [pc, #244]	@ (8001ff0 <HAL_RCC_ClockConfig+0x264>)
 8001efa:	689b      	ldr	r3, [r3, #8]
 8001efc:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8001f00:	4a3b      	ldr	r2, [pc, #236]	@ (8001ff0 <HAL_RCC_ClockConfig+0x264>)
 8001f02:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8001f06:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001f08:	4b39      	ldr	r3, [pc, #228]	@ (8001ff0 <HAL_RCC_ClockConfig+0x264>)
 8001f0a:	689b      	ldr	r3, [r3, #8]
 8001f0c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001f10:	687b      	ldr	r3, [r7, #4]
 8001f12:	689b      	ldr	r3, [r3, #8]
 8001f14:	4936      	ldr	r1, [pc, #216]	@ (8001ff0 <HAL_RCC_ClockConfig+0x264>)
 8001f16:	4313      	orrs	r3, r2
 8001f18:	608b      	str	r3, [r1, #8]
 8001f1a:	e008      	b.n	8001f2e <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8001f1c:	697b      	ldr	r3, [r7, #20]
 8001f1e:	2b80      	cmp	r3, #128	@ 0x80
 8001f20:	d105      	bne.n	8001f2e <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8001f22:	4b33      	ldr	r3, [pc, #204]	@ (8001ff0 <HAL_RCC_ClockConfig+0x264>)
 8001f24:	689b      	ldr	r3, [r3, #8]
 8001f26:	4a32      	ldr	r2, [pc, #200]	@ (8001ff0 <HAL_RCC_ClockConfig+0x264>)
 8001f28:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8001f2c:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8001f2e:	4b2f      	ldr	r3, [pc, #188]	@ (8001fec <HAL_RCC_ClockConfig+0x260>)
 8001f30:	681b      	ldr	r3, [r3, #0]
 8001f32:	f003 030f 	and.w	r3, r3, #15
 8001f36:	683a      	ldr	r2, [r7, #0]
 8001f38:	429a      	cmp	r2, r3
 8001f3a:	d21d      	bcs.n	8001f78 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001f3c:	4b2b      	ldr	r3, [pc, #172]	@ (8001fec <HAL_RCC_ClockConfig+0x260>)
 8001f3e:	681b      	ldr	r3, [r3, #0]
 8001f40:	f023 020f 	bic.w	r2, r3, #15
 8001f44:	4929      	ldr	r1, [pc, #164]	@ (8001fec <HAL_RCC_ClockConfig+0x260>)
 8001f46:	683b      	ldr	r3, [r7, #0]
 8001f48:	4313      	orrs	r3, r2
 8001f4a:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8001f4c:	f7ff f82a 	bl	8000fa4 <HAL_GetTick>
 8001f50:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001f52:	e00a      	b.n	8001f6a <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001f54:	f7ff f826 	bl	8000fa4 <HAL_GetTick>
 8001f58:	4602      	mov	r2, r0
 8001f5a:	68fb      	ldr	r3, [r7, #12]
 8001f5c:	1ad3      	subs	r3, r2, r3
 8001f5e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001f62:	4293      	cmp	r3, r2
 8001f64:	d901      	bls.n	8001f6a <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 8001f66:	2303      	movs	r3, #3
 8001f68:	e03b      	b.n	8001fe2 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001f6a:	4b20      	ldr	r3, [pc, #128]	@ (8001fec <HAL_RCC_ClockConfig+0x260>)
 8001f6c:	681b      	ldr	r3, [r3, #0]
 8001f6e:	f003 030f 	and.w	r3, r3, #15
 8001f72:	683a      	ldr	r2, [r7, #0]
 8001f74:	429a      	cmp	r2, r3
 8001f76:	d1ed      	bne.n	8001f54 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001f78:	687b      	ldr	r3, [r7, #4]
 8001f7a:	681b      	ldr	r3, [r3, #0]
 8001f7c:	f003 0304 	and.w	r3, r3, #4
 8001f80:	2b00      	cmp	r3, #0
 8001f82:	d008      	beq.n	8001f96 <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001f84:	4b1a      	ldr	r3, [pc, #104]	@ (8001ff0 <HAL_RCC_ClockConfig+0x264>)
 8001f86:	689b      	ldr	r3, [r3, #8]
 8001f88:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	68db      	ldr	r3, [r3, #12]
 8001f90:	4917      	ldr	r1, [pc, #92]	@ (8001ff0 <HAL_RCC_ClockConfig+0x264>)
 8001f92:	4313      	orrs	r3, r2
 8001f94:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001f96:	687b      	ldr	r3, [r7, #4]
 8001f98:	681b      	ldr	r3, [r3, #0]
 8001f9a:	f003 0308 	and.w	r3, r3, #8
 8001f9e:	2b00      	cmp	r3, #0
 8001fa0:	d009      	beq.n	8001fb6 <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8001fa2:	4b13      	ldr	r3, [pc, #76]	@ (8001ff0 <HAL_RCC_ClockConfig+0x264>)
 8001fa4:	689b      	ldr	r3, [r3, #8]
 8001fa6:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8001faa:	687b      	ldr	r3, [r7, #4]
 8001fac:	691b      	ldr	r3, [r3, #16]
 8001fae:	00db      	lsls	r3, r3, #3
 8001fb0:	490f      	ldr	r1, [pc, #60]	@ (8001ff0 <HAL_RCC_ClockConfig+0x264>)
 8001fb2:	4313      	orrs	r3, r2
 8001fb4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8001fb6:	f000 f825 	bl	8002004 <HAL_RCC_GetSysClockFreq>
 8001fba:	4602      	mov	r2, r0
 8001fbc:	4b0c      	ldr	r3, [pc, #48]	@ (8001ff0 <HAL_RCC_ClockConfig+0x264>)
 8001fbe:	689b      	ldr	r3, [r3, #8]
 8001fc0:	091b      	lsrs	r3, r3, #4
 8001fc2:	f003 030f 	and.w	r3, r3, #15
 8001fc6:	490c      	ldr	r1, [pc, #48]	@ (8001ff8 <HAL_RCC_ClockConfig+0x26c>)
 8001fc8:	5ccb      	ldrb	r3, [r1, r3]
 8001fca:	f003 031f 	and.w	r3, r3, #31
 8001fce:	fa22 f303 	lsr.w	r3, r2, r3
 8001fd2:	4a0a      	ldr	r2, [pc, #40]	@ (8001ffc <HAL_RCC_ClockConfig+0x270>)
 8001fd4:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8001fd6:	4b0a      	ldr	r3, [pc, #40]	@ (8002000 <HAL_RCC_ClockConfig+0x274>)
 8001fd8:	681b      	ldr	r3, [r3, #0]
 8001fda:	4618      	mov	r0, r3
 8001fdc:	f7fe ff96 	bl	8000f0c <HAL_InitTick>
 8001fe0:	4603      	mov	r3, r0
}
 8001fe2:	4618      	mov	r0, r3
 8001fe4:	3718      	adds	r7, #24
 8001fe6:	46bd      	mov	sp, r7
 8001fe8:	bd80      	pop	{r7, pc}
 8001fea:	bf00      	nop
 8001fec:	40022000 	.word	0x40022000
 8001ff0:	40021000 	.word	0x40021000
 8001ff4:	04c4b400 	.word	0x04c4b400
 8001ff8:	08004d80 	.word	0x08004d80
 8001ffc:	20000000 	.word	0x20000000
 8002000:	20000018 	.word	0x20000018

08002004 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002004:	b480      	push	{r7}
 8002006:	b087      	sub	sp, #28
 8002008:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 800200a:	4b2c      	ldr	r3, [pc, #176]	@ (80020bc <HAL_RCC_GetSysClockFreq+0xb8>)
 800200c:	689b      	ldr	r3, [r3, #8]
 800200e:	f003 030c 	and.w	r3, r3, #12
 8002012:	2b04      	cmp	r3, #4
 8002014:	d102      	bne.n	800201c <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8002016:	4b2a      	ldr	r3, [pc, #168]	@ (80020c0 <HAL_RCC_GetSysClockFreq+0xbc>)
 8002018:	613b      	str	r3, [r7, #16]
 800201a:	e047      	b.n	80020ac <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 800201c:	4b27      	ldr	r3, [pc, #156]	@ (80020bc <HAL_RCC_GetSysClockFreq+0xb8>)
 800201e:	689b      	ldr	r3, [r3, #8]
 8002020:	f003 030c 	and.w	r3, r3, #12
 8002024:	2b08      	cmp	r3, #8
 8002026:	d102      	bne.n	800202e <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8002028:	4b26      	ldr	r3, [pc, #152]	@ (80020c4 <HAL_RCC_GetSysClockFreq+0xc0>)
 800202a:	613b      	str	r3, [r7, #16]
 800202c:	e03e      	b.n	80020ac <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 800202e:	4b23      	ldr	r3, [pc, #140]	@ (80020bc <HAL_RCC_GetSysClockFreq+0xb8>)
 8002030:	689b      	ldr	r3, [r3, #8]
 8002032:	f003 030c 	and.w	r3, r3, #12
 8002036:	2b0c      	cmp	r3, #12
 8002038:	d136      	bne.n	80020a8 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800203a:	4b20      	ldr	r3, [pc, #128]	@ (80020bc <HAL_RCC_GetSysClockFreq+0xb8>)
 800203c:	68db      	ldr	r3, [r3, #12]
 800203e:	f003 0303 	and.w	r3, r3, #3
 8002042:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002044:	4b1d      	ldr	r3, [pc, #116]	@ (80020bc <HAL_RCC_GetSysClockFreq+0xb8>)
 8002046:	68db      	ldr	r3, [r3, #12]
 8002048:	091b      	lsrs	r3, r3, #4
 800204a:	f003 030f 	and.w	r3, r3, #15
 800204e:	3301      	adds	r3, #1
 8002050:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8002052:	68fb      	ldr	r3, [r7, #12]
 8002054:	2b03      	cmp	r3, #3
 8002056:	d10c      	bne.n	8002072 <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8002058:	4a1a      	ldr	r2, [pc, #104]	@ (80020c4 <HAL_RCC_GetSysClockFreq+0xc0>)
 800205a:	68bb      	ldr	r3, [r7, #8]
 800205c:	fbb2 f3f3 	udiv	r3, r2, r3
 8002060:	4a16      	ldr	r2, [pc, #88]	@ (80020bc <HAL_RCC_GetSysClockFreq+0xb8>)
 8002062:	68d2      	ldr	r2, [r2, #12]
 8002064:	0a12      	lsrs	r2, r2, #8
 8002066:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800206a:	fb02 f303 	mul.w	r3, r2, r3
 800206e:	617b      	str	r3, [r7, #20]
      break;
 8002070:	e00c      	b.n	800208c <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8002072:	4a13      	ldr	r2, [pc, #76]	@ (80020c0 <HAL_RCC_GetSysClockFreq+0xbc>)
 8002074:	68bb      	ldr	r3, [r7, #8]
 8002076:	fbb2 f3f3 	udiv	r3, r2, r3
 800207a:	4a10      	ldr	r2, [pc, #64]	@ (80020bc <HAL_RCC_GetSysClockFreq+0xb8>)
 800207c:	68d2      	ldr	r2, [r2, #12]
 800207e:	0a12      	lsrs	r2, r2, #8
 8002080:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8002084:	fb02 f303 	mul.w	r3, r2, r3
 8002088:	617b      	str	r3, [r7, #20]
      break;
 800208a:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800208c:	4b0b      	ldr	r3, [pc, #44]	@ (80020bc <HAL_RCC_GetSysClockFreq+0xb8>)
 800208e:	68db      	ldr	r3, [r3, #12]
 8002090:	0e5b      	lsrs	r3, r3, #25
 8002092:	f003 0303 	and.w	r3, r3, #3
 8002096:	3301      	adds	r3, #1
 8002098:	005b      	lsls	r3, r3, #1
 800209a:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 800209c:	697a      	ldr	r2, [r7, #20]
 800209e:	687b      	ldr	r3, [r7, #4]
 80020a0:	fbb2 f3f3 	udiv	r3, r2, r3
 80020a4:	613b      	str	r3, [r7, #16]
 80020a6:	e001      	b.n	80020ac <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 80020a8:	2300      	movs	r3, #0
 80020aa:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 80020ac:	693b      	ldr	r3, [r7, #16]
}
 80020ae:	4618      	mov	r0, r3
 80020b0:	371c      	adds	r7, #28
 80020b2:	46bd      	mov	sp, r7
 80020b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020b8:	4770      	bx	lr
 80020ba:	bf00      	nop
 80020bc:	40021000 	.word	0x40021000
 80020c0:	00f42400 	.word	0x00f42400
 80020c4:	016e3600 	.word	0x016e3600

080020c8 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80020c8:	b480      	push	{r7}
 80020ca:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80020cc:	4b03      	ldr	r3, [pc, #12]	@ (80020dc <HAL_RCC_GetHCLKFreq+0x14>)
 80020ce:	681b      	ldr	r3, [r3, #0]
}
 80020d0:	4618      	mov	r0, r3
 80020d2:	46bd      	mov	sp, r7
 80020d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020d8:	4770      	bx	lr
 80020da:	bf00      	nop
 80020dc:	20000000 	.word	0x20000000

080020e0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80020e0:	b580      	push	{r7, lr}
 80020e2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 80020e4:	f7ff fff0 	bl	80020c8 <HAL_RCC_GetHCLKFreq>
 80020e8:	4602      	mov	r2, r0
 80020ea:	4b06      	ldr	r3, [pc, #24]	@ (8002104 <HAL_RCC_GetPCLK1Freq+0x24>)
 80020ec:	689b      	ldr	r3, [r3, #8]
 80020ee:	0a1b      	lsrs	r3, r3, #8
 80020f0:	f003 0307 	and.w	r3, r3, #7
 80020f4:	4904      	ldr	r1, [pc, #16]	@ (8002108 <HAL_RCC_GetPCLK1Freq+0x28>)
 80020f6:	5ccb      	ldrb	r3, [r1, r3]
 80020f8:	f003 031f 	and.w	r3, r3, #31
 80020fc:	fa22 f303 	lsr.w	r3, r2, r3
}
 8002100:	4618      	mov	r0, r3
 8002102:	bd80      	pop	{r7, pc}
 8002104:	40021000 	.word	0x40021000
 8002108:	08004d90 	.word	0x08004d90

0800210c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800210c:	b580      	push	{r7, lr}
 800210e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8002110:	f7ff ffda 	bl	80020c8 <HAL_RCC_GetHCLKFreq>
 8002114:	4602      	mov	r2, r0
 8002116:	4b06      	ldr	r3, [pc, #24]	@ (8002130 <HAL_RCC_GetPCLK2Freq+0x24>)
 8002118:	689b      	ldr	r3, [r3, #8]
 800211a:	0adb      	lsrs	r3, r3, #11
 800211c:	f003 0307 	and.w	r3, r3, #7
 8002120:	4904      	ldr	r1, [pc, #16]	@ (8002134 <HAL_RCC_GetPCLK2Freq+0x28>)
 8002122:	5ccb      	ldrb	r3, [r1, r3]
 8002124:	f003 031f 	and.w	r3, r3, #31
 8002128:	fa22 f303 	lsr.w	r3, r2, r3
}
 800212c:	4618      	mov	r0, r3
 800212e:	bd80      	pop	{r7, pc}
 8002130:	40021000 	.word	0x40021000
 8002134:	08004d90 	.word	0x08004d90

08002138 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8002138:	b480      	push	{r7}
 800213a:	b087      	sub	sp, #28
 800213c:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800213e:	4b1e      	ldr	r3, [pc, #120]	@ (80021b8 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8002140:	68db      	ldr	r3, [r3, #12]
 8002142:	f003 0303 	and.w	r3, r3, #3
 8002146:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8002148:	4b1b      	ldr	r3, [pc, #108]	@ (80021b8 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800214a:	68db      	ldr	r3, [r3, #12]
 800214c:	091b      	lsrs	r3, r3, #4
 800214e:	f003 030f 	and.w	r3, r3, #15
 8002152:	3301      	adds	r3, #1
 8002154:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8002156:	693b      	ldr	r3, [r7, #16]
 8002158:	2b03      	cmp	r3, #3
 800215a:	d10c      	bne.n	8002176 <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800215c:	4a17      	ldr	r2, [pc, #92]	@ (80021bc <RCC_GetSysClockFreqFromPLLSource+0x84>)
 800215e:	68fb      	ldr	r3, [r7, #12]
 8002160:	fbb2 f3f3 	udiv	r3, r2, r3
 8002164:	4a14      	ldr	r2, [pc, #80]	@ (80021b8 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8002166:	68d2      	ldr	r2, [r2, #12]
 8002168:	0a12      	lsrs	r2, r2, #8
 800216a:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800216e:	fb02 f303 	mul.w	r3, r2, r3
 8002172:	617b      	str	r3, [r7, #20]
    break;
 8002174:	e00c      	b.n	8002190 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8002176:	4a12      	ldr	r2, [pc, #72]	@ (80021c0 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 8002178:	68fb      	ldr	r3, [r7, #12]
 800217a:	fbb2 f3f3 	udiv	r3, r2, r3
 800217e:	4a0e      	ldr	r2, [pc, #56]	@ (80021b8 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8002180:	68d2      	ldr	r2, [r2, #12]
 8002182:	0a12      	lsrs	r2, r2, #8
 8002184:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8002188:	fb02 f303 	mul.w	r3, r2, r3
 800218c:	617b      	str	r3, [r7, #20]
    break;
 800218e:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8002190:	4b09      	ldr	r3, [pc, #36]	@ (80021b8 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8002192:	68db      	ldr	r3, [r3, #12]
 8002194:	0e5b      	lsrs	r3, r3, #25
 8002196:	f003 0303 	and.w	r3, r3, #3
 800219a:	3301      	adds	r3, #1
 800219c:	005b      	lsls	r3, r3, #1
 800219e:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 80021a0:	697a      	ldr	r2, [r7, #20]
 80021a2:	68bb      	ldr	r3, [r7, #8]
 80021a4:	fbb2 f3f3 	udiv	r3, r2, r3
 80021a8:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 80021aa:	687b      	ldr	r3, [r7, #4]
}
 80021ac:	4618      	mov	r0, r3
 80021ae:	371c      	adds	r7, #28
 80021b0:	46bd      	mov	sp, r7
 80021b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021b6:	4770      	bx	lr
 80021b8:	40021000 	.word	0x40021000
 80021bc:	016e3600 	.word	0x016e3600
 80021c0:	00f42400 	.word	0x00f42400

080021c4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80021c4:	b580      	push	{r7, lr}
 80021c6:	b082      	sub	sp, #8
 80021c8:	af00      	add	r7, sp, #0
 80021ca:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	2b00      	cmp	r3, #0
 80021d0:	d101      	bne.n	80021d6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80021d2:	2301      	movs	r3, #1
 80021d4:	e049      	b.n	800226a <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80021dc:	b2db      	uxtb	r3, r3
 80021de:	2b00      	cmp	r3, #0
 80021e0:	d106      	bne.n	80021f0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80021e2:	687b      	ldr	r3, [r7, #4]
 80021e4:	2200      	movs	r2, #0
 80021e6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80021ea:	6878      	ldr	r0, [r7, #4]
 80021ec:	f7fe fb70 	bl	80008d0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80021f0:	687b      	ldr	r3, [r7, #4]
 80021f2:	2202      	movs	r2, #2
 80021f4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80021f8:	687b      	ldr	r3, [r7, #4]
 80021fa:	681a      	ldr	r2, [r3, #0]
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	3304      	adds	r3, #4
 8002200:	4619      	mov	r1, r3
 8002202:	4610      	mov	r0, r2
 8002204:	f000 fb38 	bl	8002878 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	2201      	movs	r2, #1
 800220c:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002210:	687b      	ldr	r3, [r7, #4]
 8002212:	2201      	movs	r2, #1
 8002214:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	2201      	movs	r2, #1
 800221c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8002220:	687b      	ldr	r3, [r7, #4]
 8002222:	2201      	movs	r2, #1
 8002224:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	2201      	movs	r2, #1
 800222c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8002230:	687b      	ldr	r3, [r7, #4]
 8002232:	2201      	movs	r2, #1
 8002234:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8002238:	687b      	ldr	r3, [r7, #4]
 800223a:	2201      	movs	r2, #1
 800223c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	2201      	movs	r2, #1
 8002244:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	2201      	movs	r2, #1
 800224c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8002250:	687b      	ldr	r3, [r7, #4]
 8002252:	2201      	movs	r2, #1
 8002254:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8002258:	687b      	ldr	r3, [r7, #4]
 800225a:	2201      	movs	r2, #1
 800225c:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002260:	687b      	ldr	r3, [r7, #4]
 8002262:	2201      	movs	r2, #1
 8002264:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8002268:	2300      	movs	r3, #0
}
 800226a:	4618      	mov	r0, r3
 800226c:	3708      	adds	r7, #8
 800226e:	46bd      	mov	sp, r7
 8002270:	bd80      	pop	{r7, pc}

08002272 <HAL_TIM_OC_Init>:
  *         Ex: call @ref HAL_TIM_OC_DeInit() before HAL_TIM_OC_Init()
  * @param  htim TIM Output Compare handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim)
{
 8002272:	b580      	push	{r7, lr}
 8002274:	b082      	sub	sp, #8
 8002276:	af00      	add	r7, sp, #0
 8002278:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800227a:	687b      	ldr	r3, [r7, #4]
 800227c:	2b00      	cmp	r3, #0
 800227e:	d101      	bne.n	8002284 <HAL_TIM_OC_Init+0x12>
  {
    return HAL_ERROR;
 8002280:	2301      	movs	r3, #1
 8002282:	e049      	b.n	8002318 <HAL_TIM_OC_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800228a:	b2db      	uxtb	r3, r3
 800228c:	2b00      	cmp	r3, #0
 800228e:	d106      	bne.n	800229e <HAL_TIM_OC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	2200      	movs	r2, #0
 8002294:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OC_MspInit(htim);
 8002298:	6878      	ldr	r0, [r7, #4]
 800229a:	f000 f841 	bl	8002320 <HAL_TIM_OC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800229e:	687b      	ldr	r3, [r7, #4]
 80022a0:	2202      	movs	r2, #2
 80022a2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the Output Compare */
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 80022a6:	687b      	ldr	r3, [r7, #4]
 80022a8:	681a      	ldr	r2, [r3, #0]
 80022aa:	687b      	ldr	r3, [r7, #4]
 80022ac:	3304      	adds	r3, #4
 80022ae:	4619      	mov	r1, r3
 80022b0:	4610      	mov	r0, r2
 80022b2:	f000 fae1 	bl	8002878 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80022b6:	687b      	ldr	r3, [r7, #4]
 80022b8:	2201      	movs	r2, #1
 80022ba:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80022be:	687b      	ldr	r3, [r7, #4]
 80022c0:	2201      	movs	r2, #1
 80022c2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80022c6:	687b      	ldr	r3, [r7, #4]
 80022c8:	2201      	movs	r2, #1
 80022ca:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80022ce:	687b      	ldr	r3, [r7, #4]
 80022d0:	2201      	movs	r2, #1
 80022d2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	2201      	movs	r2, #1
 80022da:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80022de:	687b      	ldr	r3, [r7, #4]
 80022e0:	2201      	movs	r2, #1
 80022e2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80022e6:	687b      	ldr	r3, [r7, #4]
 80022e8:	2201      	movs	r2, #1
 80022ea:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80022ee:	687b      	ldr	r3, [r7, #4]
 80022f0:	2201      	movs	r2, #1
 80022f2:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80022f6:	687b      	ldr	r3, [r7, #4]
 80022f8:	2201      	movs	r2, #1
 80022fa:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80022fe:	687b      	ldr	r3, [r7, #4]
 8002300:	2201      	movs	r2, #1
 8002302:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8002306:	687b      	ldr	r3, [r7, #4]
 8002308:	2201      	movs	r2, #1
 800230a:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	2201      	movs	r2, #1
 8002312:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8002316:	2300      	movs	r3, #0
}
 8002318:	4618      	mov	r0, r3
 800231a:	3708      	adds	r7, #8
 800231c:	46bd      	mov	sp, r7
 800231e:	bd80      	pop	{r7, pc}

08002320 <HAL_TIM_OC_MspInit>:
  * @brief  Initializes the TIM Output Compare MSP.
  * @param  htim TIM Output Compare handle
  * @retval None
  */
__weak void HAL_TIM_OC_MspInit(TIM_HandleTypeDef *htim)
{
 8002320:	b480      	push	{r7}
 8002322:	b083      	sub	sp, #12
 8002324:	af00      	add	r7, sp, #0
 8002326:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_MspInit could be implemented in the user file
   */
}
 8002328:	bf00      	nop
 800232a:	370c      	adds	r7, #12
 800232c:	46bd      	mov	sp, r7
 800232e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002332:	4770      	bx	lr

08002334 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8002334:	b580      	push	{r7, lr}
 8002336:	b084      	sub	sp, #16
 8002338:	af00      	add	r7, sp, #0
 800233a:	6078      	str	r0, [r7, #4]
 800233c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800233e:	683b      	ldr	r3, [r7, #0]
 8002340:	2b00      	cmp	r3, #0
 8002342:	d109      	bne.n	8002358 <HAL_TIM_PWM_Start+0x24>
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 800234a:	b2db      	uxtb	r3, r3
 800234c:	2b01      	cmp	r3, #1
 800234e:	bf14      	ite	ne
 8002350:	2301      	movne	r3, #1
 8002352:	2300      	moveq	r3, #0
 8002354:	b2db      	uxtb	r3, r3
 8002356:	e03c      	b.n	80023d2 <HAL_TIM_PWM_Start+0x9e>
 8002358:	683b      	ldr	r3, [r7, #0]
 800235a:	2b04      	cmp	r3, #4
 800235c:	d109      	bne.n	8002372 <HAL_TIM_PWM_Start+0x3e>
 800235e:	687b      	ldr	r3, [r7, #4]
 8002360:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8002364:	b2db      	uxtb	r3, r3
 8002366:	2b01      	cmp	r3, #1
 8002368:	bf14      	ite	ne
 800236a:	2301      	movne	r3, #1
 800236c:	2300      	moveq	r3, #0
 800236e:	b2db      	uxtb	r3, r3
 8002370:	e02f      	b.n	80023d2 <HAL_TIM_PWM_Start+0x9e>
 8002372:	683b      	ldr	r3, [r7, #0]
 8002374:	2b08      	cmp	r3, #8
 8002376:	d109      	bne.n	800238c <HAL_TIM_PWM_Start+0x58>
 8002378:	687b      	ldr	r3, [r7, #4]
 800237a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800237e:	b2db      	uxtb	r3, r3
 8002380:	2b01      	cmp	r3, #1
 8002382:	bf14      	ite	ne
 8002384:	2301      	movne	r3, #1
 8002386:	2300      	moveq	r3, #0
 8002388:	b2db      	uxtb	r3, r3
 800238a:	e022      	b.n	80023d2 <HAL_TIM_PWM_Start+0x9e>
 800238c:	683b      	ldr	r3, [r7, #0]
 800238e:	2b0c      	cmp	r3, #12
 8002390:	d109      	bne.n	80023a6 <HAL_TIM_PWM_Start+0x72>
 8002392:	687b      	ldr	r3, [r7, #4]
 8002394:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002398:	b2db      	uxtb	r3, r3
 800239a:	2b01      	cmp	r3, #1
 800239c:	bf14      	ite	ne
 800239e:	2301      	movne	r3, #1
 80023a0:	2300      	moveq	r3, #0
 80023a2:	b2db      	uxtb	r3, r3
 80023a4:	e015      	b.n	80023d2 <HAL_TIM_PWM_Start+0x9e>
 80023a6:	683b      	ldr	r3, [r7, #0]
 80023a8:	2b10      	cmp	r3, #16
 80023aa:	d109      	bne.n	80023c0 <HAL_TIM_PWM_Start+0x8c>
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 80023b2:	b2db      	uxtb	r3, r3
 80023b4:	2b01      	cmp	r3, #1
 80023b6:	bf14      	ite	ne
 80023b8:	2301      	movne	r3, #1
 80023ba:	2300      	moveq	r3, #0
 80023bc:	b2db      	uxtb	r3, r3
 80023be:	e008      	b.n	80023d2 <HAL_TIM_PWM_Start+0x9e>
 80023c0:	687b      	ldr	r3, [r7, #4]
 80023c2:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 80023c6:	b2db      	uxtb	r3, r3
 80023c8:	2b01      	cmp	r3, #1
 80023ca:	bf14      	ite	ne
 80023cc:	2301      	movne	r3, #1
 80023ce:	2300      	moveq	r3, #0
 80023d0:	b2db      	uxtb	r3, r3
 80023d2:	2b00      	cmp	r3, #0
 80023d4:	d001      	beq.n	80023da <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 80023d6:	2301      	movs	r3, #1
 80023d8:	e0a6      	b.n	8002528 <HAL_TIM_PWM_Start+0x1f4>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80023da:	683b      	ldr	r3, [r7, #0]
 80023dc:	2b00      	cmp	r3, #0
 80023de:	d104      	bne.n	80023ea <HAL_TIM_PWM_Start+0xb6>
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	2202      	movs	r2, #2
 80023e4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80023e8:	e023      	b.n	8002432 <HAL_TIM_PWM_Start+0xfe>
 80023ea:	683b      	ldr	r3, [r7, #0]
 80023ec:	2b04      	cmp	r3, #4
 80023ee:	d104      	bne.n	80023fa <HAL_TIM_PWM_Start+0xc6>
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	2202      	movs	r2, #2
 80023f4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80023f8:	e01b      	b.n	8002432 <HAL_TIM_PWM_Start+0xfe>
 80023fa:	683b      	ldr	r3, [r7, #0]
 80023fc:	2b08      	cmp	r3, #8
 80023fe:	d104      	bne.n	800240a <HAL_TIM_PWM_Start+0xd6>
 8002400:	687b      	ldr	r3, [r7, #4]
 8002402:	2202      	movs	r2, #2
 8002404:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8002408:	e013      	b.n	8002432 <HAL_TIM_PWM_Start+0xfe>
 800240a:	683b      	ldr	r3, [r7, #0]
 800240c:	2b0c      	cmp	r3, #12
 800240e:	d104      	bne.n	800241a <HAL_TIM_PWM_Start+0xe6>
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	2202      	movs	r2, #2
 8002414:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8002418:	e00b      	b.n	8002432 <HAL_TIM_PWM_Start+0xfe>
 800241a:	683b      	ldr	r3, [r7, #0]
 800241c:	2b10      	cmp	r3, #16
 800241e:	d104      	bne.n	800242a <HAL_TIM_PWM_Start+0xf6>
 8002420:	687b      	ldr	r3, [r7, #4]
 8002422:	2202      	movs	r2, #2
 8002424:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8002428:	e003      	b.n	8002432 <HAL_TIM_PWM_Start+0xfe>
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	2202      	movs	r2, #2
 800242e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	681b      	ldr	r3, [r3, #0]
 8002436:	2201      	movs	r2, #1
 8002438:	6839      	ldr	r1, [r7, #0]
 800243a:	4618      	mov	r0, r3
 800243c:	f000 fe96 	bl	800316c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	681b      	ldr	r3, [r3, #0]
 8002444:	4a3a      	ldr	r2, [pc, #232]	@ (8002530 <HAL_TIM_PWM_Start+0x1fc>)
 8002446:	4293      	cmp	r3, r2
 8002448:	d018      	beq.n	800247c <HAL_TIM_PWM_Start+0x148>
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	681b      	ldr	r3, [r3, #0]
 800244e:	4a39      	ldr	r2, [pc, #228]	@ (8002534 <HAL_TIM_PWM_Start+0x200>)
 8002450:	4293      	cmp	r3, r2
 8002452:	d013      	beq.n	800247c <HAL_TIM_PWM_Start+0x148>
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	681b      	ldr	r3, [r3, #0]
 8002458:	4a37      	ldr	r2, [pc, #220]	@ (8002538 <HAL_TIM_PWM_Start+0x204>)
 800245a:	4293      	cmp	r3, r2
 800245c:	d00e      	beq.n	800247c <HAL_TIM_PWM_Start+0x148>
 800245e:	687b      	ldr	r3, [r7, #4]
 8002460:	681b      	ldr	r3, [r3, #0]
 8002462:	4a36      	ldr	r2, [pc, #216]	@ (800253c <HAL_TIM_PWM_Start+0x208>)
 8002464:	4293      	cmp	r3, r2
 8002466:	d009      	beq.n	800247c <HAL_TIM_PWM_Start+0x148>
 8002468:	687b      	ldr	r3, [r7, #4]
 800246a:	681b      	ldr	r3, [r3, #0]
 800246c:	4a34      	ldr	r2, [pc, #208]	@ (8002540 <HAL_TIM_PWM_Start+0x20c>)
 800246e:	4293      	cmp	r3, r2
 8002470:	d004      	beq.n	800247c <HAL_TIM_PWM_Start+0x148>
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	681b      	ldr	r3, [r3, #0]
 8002476:	4a33      	ldr	r2, [pc, #204]	@ (8002544 <HAL_TIM_PWM_Start+0x210>)
 8002478:	4293      	cmp	r3, r2
 800247a:	d101      	bne.n	8002480 <HAL_TIM_PWM_Start+0x14c>
 800247c:	2301      	movs	r3, #1
 800247e:	e000      	b.n	8002482 <HAL_TIM_PWM_Start+0x14e>
 8002480:	2300      	movs	r3, #0
 8002482:	2b00      	cmp	r3, #0
 8002484:	d007      	beq.n	8002496 <HAL_TIM_PWM_Start+0x162>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	681b      	ldr	r3, [r3, #0]
 800248a:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	681b      	ldr	r3, [r3, #0]
 8002490:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8002494:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002496:	687b      	ldr	r3, [r7, #4]
 8002498:	681b      	ldr	r3, [r3, #0]
 800249a:	4a25      	ldr	r2, [pc, #148]	@ (8002530 <HAL_TIM_PWM_Start+0x1fc>)
 800249c:	4293      	cmp	r3, r2
 800249e:	d022      	beq.n	80024e6 <HAL_TIM_PWM_Start+0x1b2>
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	681b      	ldr	r3, [r3, #0]
 80024a4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80024a8:	d01d      	beq.n	80024e6 <HAL_TIM_PWM_Start+0x1b2>
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	681b      	ldr	r3, [r3, #0]
 80024ae:	4a26      	ldr	r2, [pc, #152]	@ (8002548 <HAL_TIM_PWM_Start+0x214>)
 80024b0:	4293      	cmp	r3, r2
 80024b2:	d018      	beq.n	80024e6 <HAL_TIM_PWM_Start+0x1b2>
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	681b      	ldr	r3, [r3, #0]
 80024b8:	4a24      	ldr	r2, [pc, #144]	@ (800254c <HAL_TIM_PWM_Start+0x218>)
 80024ba:	4293      	cmp	r3, r2
 80024bc:	d013      	beq.n	80024e6 <HAL_TIM_PWM_Start+0x1b2>
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	681b      	ldr	r3, [r3, #0]
 80024c2:	4a23      	ldr	r2, [pc, #140]	@ (8002550 <HAL_TIM_PWM_Start+0x21c>)
 80024c4:	4293      	cmp	r3, r2
 80024c6:	d00e      	beq.n	80024e6 <HAL_TIM_PWM_Start+0x1b2>
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	681b      	ldr	r3, [r3, #0]
 80024cc:	4a19      	ldr	r2, [pc, #100]	@ (8002534 <HAL_TIM_PWM_Start+0x200>)
 80024ce:	4293      	cmp	r3, r2
 80024d0:	d009      	beq.n	80024e6 <HAL_TIM_PWM_Start+0x1b2>
 80024d2:	687b      	ldr	r3, [r7, #4]
 80024d4:	681b      	ldr	r3, [r3, #0]
 80024d6:	4a18      	ldr	r2, [pc, #96]	@ (8002538 <HAL_TIM_PWM_Start+0x204>)
 80024d8:	4293      	cmp	r3, r2
 80024da:	d004      	beq.n	80024e6 <HAL_TIM_PWM_Start+0x1b2>
 80024dc:	687b      	ldr	r3, [r7, #4]
 80024de:	681b      	ldr	r3, [r3, #0]
 80024e0:	4a18      	ldr	r2, [pc, #96]	@ (8002544 <HAL_TIM_PWM_Start+0x210>)
 80024e2:	4293      	cmp	r3, r2
 80024e4:	d115      	bne.n	8002512 <HAL_TIM_PWM_Start+0x1de>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80024e6:	687b      	ldr	r3, [r7, #4]
 80024e8:	681b      	ldr	r3, [r3, #0]
 80024ea:	689a      	ldr	r2, [r3, #8]
 80024ec:	4b19      	ldr	r3, [pc, #100]	@ (8002554 <HAL_TIM_PWM_Start+0x220>)
 80024ee:	4013      	ands	r3, r2
 80024f0:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80024f2:	68fb      	ldr	r3, [r7, #12]
 80024f4:	2b06      	cmp	r3, #6
 80024f6:	d015      	beq.n	8002524 <HAL_TIM_PWM_Start+0x1f0>
 80024f8:	68fb      	ldr	r3, [r7, #12]
 80024fa:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80024fe:	d011      	beq.n	8002524 <HAL_TIM_PWM_Start+0x1f0>
    {
      __HAL_TIM_ENABLE(htim);
 8002500:	687b      	ldr	r3, [r7, #4]
 8002502:	681b      	ldr	r3, [r3, #0]
 8002504:	681a      	ldr	r2, [r3, #0]
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	681b      	ldr	r3, [r3, #0]
 800250a:	f042 0201 	orr.w	r2, r2, #1
 800250e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002510:	e008      	b.n	8002524 <HAL_TIM_PWM_Start+0x1f0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002512:	687b      	ldr	r3, [r7, #4]
 8002514:	681b      	ldr	r3, [r3, #0]
 8002516:	681a      	ldr	r2, [r3, #0]
 8002518:	687b      	ldr	r3, [r7, #4]
 800251a:	681b      	ldr	r3, [r3, #0]
 800251c:	f042 0201 	orr.w	r2, r2, #1
 8002520:	601a      	str	r2, [r3, #0]
 8002522:	e000      	b.n	8002526 <HAL_TIM_PWM_Start+0x1f2>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002524:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8002526:	2300      	movs	r3, #0
}
 8002528:	4618      	mov	r0, r3
 800252a:	3710      	adds	r7, #16
 800252c:	46bd      	mov	sp, r7
 800252e:	bd80      	pop	{r7, pc}
 8002530:	40012c00 	.word	0x40012c00
 8002534:	40013400 	.word	0x40013400
 8002538:	40014000 	.word	0x40014000
 800253c:	40014400 	.word	0x40014400
 8002540:	40014800 	.word	0x40014800
 8002544:	40015000 	.word	0x40015000
 8002548:	40000400 	.word	0x40000400
 800254c:	40000800 	.word	0x40000800
 8002550:	40000c00 	.word	0x40000c00
 8002554:	00010007 	.word	0x00010007

08002558 <HAL_TIM_OC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim,
                                           const TIM_OC_InitTypeDef *sConfig,
                                           uint32_t Channel)
{
 8002558:	b580      	push	{r7, lr}
 800255a:	b086      	sub	sp, #24
 800255c:	af00      	add	r7, sp, #0
 800255e:	60f8      	str	r0, [r7, #12]
 8002560:	60b9      	str	r1, [r7, #8]
 8002562:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002564:	2300      	movs	r3, #0
 8002566:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_OC_CHANNEL_MODE(sConfig->OCMode, Channel));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));

  /* Process Locked */
  __HAL_LOCK(htim);
 8002568:	68fb      	ldr	r3, [r7, #12]
 800256a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800256e:	2b01      	cmp	r3, #1
 8002570:	d101      	bne.n	8002576 <HAL_TIM_OC_ConfigChannel+0x1e>
 8002572:	2302      	movs	r3, #2
 8002574:	e066      	b.n	8002644 <HAL_TIM_OC_ConfigChannel+0xec>
 8002576:	68fb      	ldr	r3, [r7, #12]
 8002578:	2201      	movs	r2, #1
 800257a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	2b14      	cmp	r3, #20
 8002582:	d857      	bhi.n	8002634 <HAL_TIM_OC_ConfigChannel+0xdc>
 8002584:	a201      	add	r2, pc, #4	@ (adr r2, 800258c <HAL_TIM_OC_ConfigChannel+0x34>)
 8002586:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800258a:	bf00      	nop
 800258c:	080025e1 	.word	0x080025e1
 8002590:	08002635 	.word	0x08002635
 8002594:	08002635 	.word	0x08002635
 8002598:	08002635 	.word	0x08002635
 800259c:	080025ef 	.word	0x080025ef
 80025a0:	08002635 	.word	0x08002635
 80025a4:	08002635 	.word	0x08002635
 80025a8:	08002635 	.word	0x08002635
 80025ac:	080025fd 	.word	0x080025fd
 80025b0:	08002635 	.word	0x08002635
 80025b4:	08002635 	.word	0x08002635
 80025b8:	08002635 	.word	0x08002635
 80025bc:	0800260b 	.word	0x0800260b
 80025c0:	08002635 	.word	0x08002635
 80025c4:	08002635 	.word	0x08002635
 80025c8:	08002635 	.word	0x08002635
 80025cc:	08002619 	.word	0x08002619
 80025d0:	08002635 	.word	0x08002635
 80025d4:	08002635 	.word	0x08002635
 80025d8:	08002635 	.word	0x08002635
 80025dc:	08002627 	.word	0x08002627
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 1 in Output Compare */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80025e0:	68fb      	ldr	r3, [r7, #12]
 80025e2:	681b      	ldr	r3, [r3, #0]
 80025e4:	68b9      	ldr	r1, [r7, #8]
 80025e6:	4618      	mov	r0, r3
 80025e8:	f000 f9fa 	bl	80029e0 <TIM_OC1_SetConfig>
      break;
 80025ec:	e025      	b.n	800263a <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 2 in Output Compare */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80025ee:	68fb      	ldr	r3, [r7, #12]
 80025f0:	681b      	ldr	r3, [r3, #0]
 80025f2:	68b9      	ldr	r1, [r7, #8]
 80025f4:	4618      	mov	r0, r3
 80025f6:	f000 fa8d 	bl	8002b14 <TIM_OC2_SetConfig>
      break;
 80025fa:	e01e      	b.n	800263a <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 3 in Output Compare */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 80025fc:	68fb      	ldr	r3, [r7, #12]
 80025fe:	681b      	ldr	r3, [r3, #0]
 8002600:	68b9      	ldr	r1, [r7, #8]
 8002602:	4618      	mov	r0, r3
 8002604:	f000 fb1a 	bl	8002c3c <TIM_OC3_SetConfig>
      break;
 8002608:	e017      	b.n	800263a <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 4 in Output Compare */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800260a:	68fb      	ldr	r3, [r7, #12]
 800260c:	681b      	ldr	r3, [r3, #0]
 800260e:	68b9      	ldr	r1, [r7, #8]
 8002610:	4618      	mov	r0, r3
 8002612:	f000 fba5 	bl	8002d60 <TIM_OC4_SetConfig>
      break;
 8002616:	e010      	b.n	800263a <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 5 in Output Compare */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8002618:	68fb      	ldr	r3, [r7, #12]
 800261a:	681b      	ldr	r3, [r3, #0]
 800261c:	68b9      	ldr	r1, [r7, #8]
 800261e:	4618      	mov	r0, r3
 8002620:	f000 fc32 	bl	8002e88 <TIM_OC5_SetConfig>
      break;
 8002624:	e009      	b.n	800263a <HAL_TIM_OC_ConfigChannel+0xe2>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 6 in Output Compare */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8002626:	68fb      	ldr	r3, [r7, #12]
 8002628:	681b      	ldr	r3, [r3, #0]
 800262a:	68b9      	ldr	r1, [r7, #8]
 800262c:	4618      	mov	r0, r3
 800262e:	f000 fc95 	bl	8002f5c <TIM_OC6_SetConfig>
      break;
 8002632:	e002      	b.n	800263a <HAL_TIM_OC_ConfigChannel+0xe2>
    }

    default:
      status = HAL_ERROR;
 8002634:	2301      	movs	r3, #1
 8002636:	75fb      	strb	r3, [r7, #23]
      break;
 8002638:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800263a:	68fb      	ldr	r3, [r7, #12]
 800263c:	2200      	movs	r2, #0
 800263e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8002642:	7dfb      	ldrb	r3, [r7, #23]
}
 8002644:	4618      	mov	r0, r3
 8002646:	3718      	adds	r7, #24
 8002648:	46bd      	mov	sp, r7
 800264a:	bd80      	pop	{r7, pc}

0800264c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800264c:	b580      	push	{r7, lr}
 800264e:	b084      	sub	sp, #16
 8002650:	af00      	add	r7, sp, #0
 8002652:	6078      	str	r0, [r7, #4]
 8002654:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002656:	2300      	movs	r3, #0
 8002658:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002660:	2b01      	cmp	r3, #1
 8002662:	d101      	bne.n	8002668 <HAL_TIM_ConfigClockSource+0x1c>
 8002664:	2302      	movs	r3, #2
 8002666:	e0f6      	b.n	8002856 <HAL_TIM_ConfigClockSource+0x20a>
 8002668:	687b      	ldr	r3, [r7, #4]
 800266a:	2201      	movs	r2, #1
 800266c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	2202      	movs	r2, #2
 8002674:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	681b      	ldr	r3, [r3, #0]
 800267c:	689b      	ldr	r3, [r3, #8]
 800267e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8002680:	68bb      	ldr	r3, [r7, #8]
 8002682:	f423 1344 	bic.w	r3, r3, #3211264	@ 0x310000
 8002686:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 800268a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800268c:	68bb      	ldr	r3, [r7, #8]
 800268e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8002692:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8002694:	687b      	ldr	r3, [r7, #4]
 8002696:	681b      	ldr	r3, [r3, #0]
 8002698:	68ba      	ldr	r2, [r7, #8]
 800269a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800269c:	683b      	ldr	r3, [r7, #0]
 800269e:	681b      	ldr	r3, [r3, #0]
 80026a0:	4a6f      	ldr	r2, [pc, #444]	@ (8002860 <HAL_TIM_ConfigClockSource+0x214>)
 80026a2:	4293      	cmp	r3, r2
 80026a4:	f000 80c1 	beq.w	800282a <HAL_TIM_ConfigClockSource+0x1de>
 80026a8:	4a6d      	ldr	r2, [pc, #436]	@ (8002860 <HAL_TIM_ConfigClockSource+0x214>)
 80026aa:	4293      	cmp	r3, r2
 80026ac:	f200 80c6 	bhi.w	800283c <HAL_TIM_ConfigClockSource+0x1f0>
 80026b0:	4a6c      	ldr	r2, [pc, #432]	@ (8002864 <HAL_TIM_ConfigClockSource+0x218>)
 80026b2:	4293      	cmp	r3, r2
 80026b4:	f000 80b9 	beq.w	800282a <HAL_TIM_ConfigClockSource+0x1de>
 80026b8:	4a6a      	ldr	r2, [pc, #424]	@ (8002864 <HAL_TIM_ConfigClockSource+0x218>)
 80026ba:	4293      	cmp	r3, r2
 80026bc:	f200 80be 	bhi.w	800283c <HAL_TIM_ConfigClockSource+0x1f0>
 80026c0:	4a69      	ldr	r2, [pc, #420]	@ (8002868 <HAL_TIM_ConfigClockSource+0x21c>)
 80026c2:	4293      	cmp	r3, r2
 80026c4:	f000 80b1 	beq.w	800282a <HAL_TIM_ConfigClockSource+0x1de>
 80026c8:	4a67      	ldr	r2, [pc, #412]	@ (8002868 <HAL_TIM_ConfigClockSource+0x21c>)
 80026ca:	4293      	cmp	r3, r2
 80026cc:	f200 80b6 	bhi.w	800283c <HAL_TIM_ConfigClockSource+0x1f0>
 80026d0:	4a66      	ldr	r2, [pc, #408]	@ (800286c <HAL_TIM_ConfigClockSource+0x220>)
 80026d2:	4293      	cmp	r3, r2
 80026d4:	f000 80a9 	beq.w	800282a <HAL_TIM_ConfigClockSource+0x1de>
 80026d8:	4a64      	ldr	r2, [pc, #400]	@ (800286c <HAL_TIM_ConfigClockSource+0x220>)
 80026da:	4293      	cmp	r3, r2
 80026dc:	f200 80ae 	bhi.w	800283c <HAL_TIM_ConfigClockSource+0x1f0>
 80026e0:	4a63      	ldr	r2, [pc, #396]	@ (8002870 <HAL_TIM_ConfigClockSource+0x224>)
 80026e2:	4293      	cmp	r3, r2
 80026e4:	f000 80a1 	beq.w	800282a <HAL_TIM_ConfigClockSource+0x1de>
 80026e8:	4a61      	ldr	r2, [pc, #388]	@ (8002870 <HAL_TIM_ConfigClockSource+0x224>)
 80026ea:	4293      	cmp	r3, r2
 80026ec:	f200 80a6 	bhi.w	800283c <HAL_TIM_ConfigClockSource+0x1f0>
 80026f0:	4a60      	ldr	r2, [pc, #384]	@ (8002874 <HAL_TIM_ConfigClockSource+0x228>)
 80026f2:	4293      	cmp	r3, r2
 80026f4:	f000 8099 	beq.w	800282a <HAL_TIM_ConfigClockSource+0x1de>
 80026f8:	4a5e      	ldr	r2, [pc, #376]	@ (8002874 <HAL_TIM_ConfigClockSource+0x228>)
 80026fa:	4293      	cmp	r3, r2
 80026fc:	f200 809e 	bhi.w	800283c <HAL_TIM_ConfigClockSource+0x1f0>
 8002700:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 8002704:	f000 8091 	beq.w	800282a <HAL_TIM_ConfigClockSource+0x1de>
 8002708:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 800270c:	f200 8096 	bhi.w	800283c <HAL_TIM_ConfigClockSource+0x1f0>
 8002710:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8002714:	f000 8089 	beq.w	800282a <HAL_TIM_ConfigClockSource+0x1de>
 8002718:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800271c:	f200 808e 	bhi.w	800283c <HAL_TIM_ConfigClockSource+0x1f0>
 8002720:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002724:	d03e      	beq.n	80027a4 <HAL_TIM_ConfigClockSource+0x158>
 8002726:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800272a:	f200 8087 	bhi.w	800283c <HAL_TIM_ConfigClockSource+0x1f0>
 800272e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002732:	f000 8086 	beq.w	8002842 <HAL_TIM_ConfigClockSource+0x1f6>
 8002736:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800273a:	d87f      	bhi.n	800283c <HAL_TIM_ConfigClockSource+0x1f0>
 800273c:	2b70      	cmp	r3, #112	@ 0x70
 800273e:	d01a      	beq.n	8002776 <HAL_TIM_ConfigClockSource+0x12a>
 8002740:	2b70      	cmp	r3, #112	@ 0x70
 8002742:	d87b      	bhi.n	800283c <HAL_TIM_ConfigClockSource+0x1f0>
 8002744:	2b60      	cmp	r3, #96	@ 0x60
 8002746:	d050      	beq.n	80027ea <HAL_TIM_ConfigClockSource+0x19e>
 8002748:	2b60      	cmp	r3, #96	@ 0x60
 800274a:	d877      	bhi.n	800283c <HAL_TIM_ConfigClockSource+0x1f0>
 800274c:	2b50      	cmp	r3, #80	@ 0x50
 800274e:	d03c      	beq.n	80027ca <HAL_TIM_ConfigClockSource+0x17e>
 8002750:	2b50      	cmp	r3, #80	@ 0x50
 8002752:	d873      	bhi.n	800283c <HAL_TIM_ConfigClockSource+0x1f0>
 8002754:	2b40      	cmp	r3, #64	@ 0x40
 8002756:	d058      	beq.n	800280a <HAL_TIM_ConfigClockSource+0x1be>
 8002758:	2b40      	cmp	r3, #64	@ 0x40
 800275a:	d86f      	bhi.n	800283c <HAL_TIM_ConfigClockSource+0x1f0>
 800275c:	2b30      	cmp	r3, #48	@ 0x30
 800275e:	d064      	beq.n	800282a <HAL_TIM_ConfigClockSource+0x1de>
 8002760:	2b30      	cmp	r3, #48	@ 0x30
 8002762:	d86b      	bhi.n	800283c <HAL_TIM_ConfigClockSource+0x1f0>
 8002764:	2b20      	cmp	r3, #32
 8002766:	d060      	beq.n	800282a <HAL_TIM_ConfigClockSource+0x1de>
 8002768:	2b20      	cmp	r3, #32
 800276a:	d867      	bhi.n	800283c <HAL_TIM_ConfigClockSource+0x1f0>
 800276c:	2b00      	cmp	r3, #0
 800276e:	d05c      	beq.n	800282a <HAL_TIM_ConfigClockSource+0x1de>
 8002770:	2b10      	cmp	r3, #16
 8002772:	d05a      	beq.n	800282a <HAL_TIM_ConfigClockSource+0x1de>
 8002774:	e062      	b.n	800283c <HAL_TIM_ConfigClockSource+0x1f0>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002776:	687b      	ldr	r3, [r7, #4]
 8002778:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800277a:	683b      	ldr	r3, [r7, #0]
 800277c:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800277e:	683b      	ldr	r3, [r7, #0]
 8002780:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8002782:	683b      	ldr	r3, [r7, #0]
 8002784:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8002786:	f000 fcd1 	bl	800312c <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	681b      	ldr	r3, [r3, #0]
 800278e:	689b      	ldr	r3, [r3, #8]
 8002790:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8002792:	68bb      	ldr	r3, [r7, #8]
 8002794:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8002798:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800279a:	687b      	ldr	r3, [r7, #4]
 800279c:	681b      	ldr	r3, [r3, #0]
 800279e:	68ba      	ldr	r2, [r7, #8]
 80027a0:	609a      	str	r2, [r3, #8]
      break;
 80027a2:	e04f      	b.n	8002844 <HAL_TIM_ConfigClockSource+0x1f8>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80027a4:	687b      	ldr	r3, [r7, #4]
 80027a6:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80027a8:	683b      	ldr	r3, [r7, #0]
 80027aa:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80027ac:	683b      	ldr	r3, [r7, #0]
 80027ae:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80027b0:	683b      	ldr	r3, [r7, #0]
 80027b2:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80027b4:	f000 fcba 	bl	800312c <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80027b8:	687b      	ldr	r3, [r7, #4]
 80027ba:	681b      	ldr	r3, [r3, #0]
 80027bc:	689a      	ldr	r2, [r3, #8]
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	681b      	ldr	r3, [r3, #0]
 80027c2:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80027c6:	609a      	str	r2, [r3, #8]
      break;
 80027c8:	e03c      	b.n	8002844 <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80027ca:	687b      	ldr	r3, [r7, #4]
 80027cc:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80027ce:	683b      	ldr	r3, [r7, #0]
 80027d0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80027d2:	683b      	ldr	r3, [r7, #0]
 80027d4:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80027d6:	461a      	mov	r2, r3
 80027d8:	f000 fc2c 	bl	8003034 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80027dc:	687b      	ldr	r3, [r7, #4]
 80027de:	681b      	ldr	r3, [r3, #0]
 80027e0:	2150      	movs	r1, #80	@ 0x50
 80027e2:	4618      	mov	r0, r3
 80027e4:	f000 fc85 	bl	80030f2 <TIM_ITRx_SetConfig>
      break;
 80027e8:	e02c      	b.n	8002844 <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80027ee:	683b      	ldr	r3, [r7, #0]
 80027f0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80027f2:	683b      	ldr	r3, [r7, #0]
 80027f4:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 80027f6:	461a      	mov	r2, r3
 80027f8:	f000 fc4b 	bl	8003092 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 80027fc:	687b      	ldr	r3, [r7, #4]
 80027fe:	681b      	ldr	r3, [r3, #0]
 8002800:	2160      	movs	r1, #96	@ 0x60
 8002802:	4618      	mov	r0, r3
 8002804:	f000 fc75 	bl	80030f2 <TIM_ITRx_SetConfig>
      break;
 8002808:	e01c      	b.n	8002844 <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800280e:	683b      	ldr	r3, [r7, #0]
 8002810:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8002812:	683b      	ldr	r3, [r7, #0]
 8002814:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002816:	461a      	mov	r2, r3
 8002818:	f000 fc0c 	bl	8003034 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	681b      	ldr	r3, [r3, #0]
 8002820:	2140      	movs	r1, #64	@ 0x40
 8002822:	4618      	mov	r0, r3
 8002824:	f000 fc65 	bl	80030f2 <TIM_ITRx_SetConfig>
      break;
 8002828:	e00c      	b.n	8002844 <HAL_TIM_ConfigClockSource+0x1f8>
    case TIM_CLOCKSOURCE_ITR11:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_INSTANCE((htim->Instance), sClockSourceConfig->ClockSource));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800282a:	687b      	ldr	r3, [r7, #4]
 800282c:	681a      	ldr	r2, [r3, #0]
 800282e:	683b      	ldr	r3, [r7, #0]
 8002830:	681b      	ldr	r3, [r3, #0]
 8002832:	4619      	mov	r1, r3
 8002834:	4610      	mov	r0, r2
 8002836:	f000 fc5c 	bl	80030f2 <TIM_ITRx_SetConfig>
      break;
 800283a:	e003      	b.n	8002844 <HAL_TIM_ConfigClockSource+0x1f8>
    }

    default:
      status = HAL_ERROR;
 800283c:	2301      	movs	r3, #1
 800283e:	73fb      	strb	r3, [r7, #15]
      break;
 8002840:	e000      	b.n	8002844 <HAL_TIM_ConfigClockSource+0x1f8>
      break;
 8002842:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	2201      	movs	r2, #1
 8002848:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	2200      	movs	r2, #0
 8002850:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8002854:	7bfb      	ldrb	r3, [r7, #15]
}
 8002856:	4618      	mov	r0, r3
 8002858:	3710      	adds	r7, #16
 800285a:	46bd      	mov	sp, r7
 800285c:	bd80      	pop	{r7, pc}
 800285e:	bf00      	nop
 8002860:	00100070 	.word	0x00100070
 8002864:	00100060 	.word	0x00100060
 8002868:	00100050 	.word	0x00100050
 800286c:	00100040 	.word	0x00100040
 8002870:	00100030 	.word	0x00100030
 8002874:	00100020 	.word	0x00100020

08002878 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8002878:	b480      	push	{r7}
 800287a:	b085      	sub	sp, #20
 800287c:	af00      	add	r7, sp, #0
 800287e:	6078      	str	r0, [r7, #4]
 8002880:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	681b      	ldr	r3, [r3, #0]
 8002886:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002888:	687b      	ldr	r3, [r7, #4]
 800288a:	4a4c      	ldr	r2, [pc, #304]	@ (80029bc <TIM_Base_SetConfig+0x144>)
 800288c:	4293      	cmp	r3, r2
 800288e:	d017      	beq.n	80028c0 <TIM_Base_SetConfig+0x48>
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002896:	d013      	beq.n	80028c0 <TIM_Base_SetConfig+0x48>
 8002898:	687b      	ldr	r3, [r7, #4]
 800289a:	4a49      	ldr	r2, [pc, #292]	@ (80029c0 <TIM_Base_SetConfig+0x148>)
 800289c:	4293      	cmp	r3, r2
 800289e:	d00f      	beq.n	80028c0 <TIM_Base_SetConfig+0x48>
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	4a48      	ldr	r2, [pc, #288]	@ (80029c4 <TIM_Base_SetConfig+0x14c>)
 80028a4:	4293      	cmp	r3, r2
 80028a6:	d00b      	beq.n	80028c0 <TIM_Base_SetConfig+0x48>
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	4a47      	ldr	r2, [pc, #284]	@ (80029c8 <TIM_Base_SetConfig+0x150>)
 80028ac:	4293      	cmp	r3, r2
 80028ae:	d007      	beq.n	80028c0 <TIM_Base_SetConfig+0x48>
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	4a46      	ldr	r2, [pc, #280]	@ (80029cc <TIM_Base_SetConfig+0x154>)
 80028b4:	4293      	cmp	r3, r2
 80028b6:	d003      	beq.n	80028c0 <TIM_Base_SetConfig+0x48>
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	4a45      	ldr	r2, [pc, #276]	@ (80029d0 <TIM_Base_SetConfig+0x158>)
 80028bc:	4293      	cmp	r3, r2
 80028be:	d108      	bne.n	80028d2 <TIM_Base_SetConfig+0x5a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80028c0:	68fb      	ldr	r3, [r7, #12]
 80028c2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80028c6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 80028c8:	683b      	ldr	r3, [r7, #0]
 80028ca:	685b      	ldr	r3, [r3, #4]
 80028cc:	68fa      	ldr	r2, [r7, #12]
 80028ce:	4313      	orrs	r3, r2
 80028d0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	4a39      	ldr	r2, [pc, #228]	@ (80029bc <TIM_Base_SetConfig+0x144>)
 80028d6:	4293      	cmp	r3, r2
 80028d8:	d023      	beq.n	8002922 <TIM_Base_SetConfig+0xaa>
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80028e0:	d01f      	beq.n	8002922 <TIM_Base_SetConfig+0xaa>
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	4a36      	ldr	r2, [pc, #216]	@ (80029c0 <TIM_Base_SetConfig+0x148>)
 80028e6:	4293      	cmp	r3, r2
 80028e8:	d01b      	beq.n	8002922 <TIM_Base_SetConfig+0xaa>
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	4a35      	ldr	r2, [pc, #212]	@ (80029c4 <TIM_Base_SetConfig+0x14c>)
 80028ee:	4293      	cmp	r3, r2
 80028f0:	d017      	beq.n	8002922 <TIM_Base_SetConfig+0xaa>
 80028f2:	687b      	ldr	r3, [r7, #4]
 80028f4:	4a34      	ldr	r2, [pc, #208]	@ (80029c8 <TIM_Base_SetConfig+0x150>)
 80028f6:	4293      	cmp	r3, r2
 80028f8:	d013      	beq.n	8002922 <TIM_Base_SetConfig+0xaa>
 80028fa:	687b      	ldr	r3, [r7, #4]
 80028fc:	4a33      	ldr	r2, [pc, #204]	@ (80029cc <TIM_Base_SetConfig+0x154>)
 80028fe:	4293      	cmp	r3, r2
 8002900:	d00f      	beq.n	8002922 <TIM_Base_SetConfig+0xaa>
 8002902:	687b      	ldr	r3, [r7, #4]
 8002904:	4a33      	ldr	r2, [pc, #204]	@ (80029d4 <TIM_Base_SetConfig+0x15c>)
 8002906:	4293      	cmp	r3, r2
 8002908:	d00b      	beq.n	8002922 <TIM_Base_SetConfig+0xaa>
 800290a:	687b      	ldr	r3, [r7, #4]
 800290c:	4a32      	ldr	r2, [pc, #200]	@ (80029d8 <TIM_Base_SetConfig+0x160>)
 800290e:	4293      	cmp	r3, r2
 8002910:	d007      	beq.n	8002922 <TIM_Base_SetConfig+0xaa>
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	4a31      	ldr	r2, [pc, #196]	@ (80029dc <TIM_Base_SetConfig+0x164>)
 8002916:	4293      	cmp	r3, r2
 8002918:	d003      	beq.n	8002922 <TIM_Base_SetConfig+0xaa>
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	4a2c      	ldr	r2, [pc, #176]	@ (80029d0 <TIM_Base_SetConfig+0x158>)
 800291e:	4293      	cmp	r3, r2
 8002920:	d108      	bne.n	8002934 <TIM_Base_SetConfig+0xbc>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8002922:	68fb      	ldr	r3, [r7, #12]
 8002924:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002928:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800292a:	683b      	ldr	r3, [r7, #0]
 800292c:	68db      	ldr	r3, [r3, #12]
 800292e:	68fa      	ldr	r2, [r7, #12]
 8002930:	4313      	orrs	r3, r2
 8002932:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8002934:	68fb      	ldr	r3, [r7, #12]
 8002936:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800293a:	683b      	ldr	r3, [r7, #0]
 800293c:	695b      	ldr	r3, [r3, #20]
 800293e:	4313      	orrs	r3, r2
 8002940:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	68fa      	ldr	r2, [r7, #12]
 8002946:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8002948:	683b      	ldr	r3, [r7, #0]
 800294a:	689a      	ldr	r2, [r3, #8]
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8002950:	683b      	ldr	r3, [r7, #0]
 8002952:	681a      	ldr	r2, [r3, #0]
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	4a18      	ldr	r2, [pc, #96]	@ (80029bc <TIM_Base_SetConfig+0x144>)
 800295c:	4293      	cmp	r3, r2
 800295e:	d013      	beq.n	8002988 <TIM_Base_SetConfig+0x110>
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	4a1a      	ldr	r2, [pc, #104]	@ (80029cc <TIM_Base_SetConfig+0x154>)
 8002964:	4293      	cmp	r3, r2
 8002966:	d00f      	beq.n	8002988 <TIM_Base_SetConfig+0x110>
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	4a1a      	ldr	r2, [pc, #104]	@ (80029d4 <TIM_Base_SetConfig+0x15c>)
 800296c:	4293      	cmp	r3, r2
 800296e:	d00b      	beq.n	8002988 <TIM_Base_SetConfig+0x110>
 8002970:	687b      	ldr	r3, [r7, #4]
 8002972:	4a19      	ldr	r2, [pc, #100]	@ (80029d8 <TIM_Base_SetConfig+0x160>)
 8002974:	4293      	cmp	r3, r2
 8002976:	d007      	beq.n	8002988 <TIM_Base_SetConfig+0x110>
 8002978:	687b      	ldr	r3, [r7, #4]
 800297a:	4a18      	ldr	r2, [pc, #96]	@ (80029dc <TIM_Base_SetConfig+0x164>)
 800297c:	4293      	cmp	r3, r2
 800297e:	d003      	beq.n	8002988 <TIM_Base_SetConfig+0x110>
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	4a13      	ldr	r2, [pc, #76]	@ (80029d0 <TIM_Base_SetConfig+0x158>)
 8002984:	4293      	cmp	r3, r2
 8002986:	d103      	bne.n	8002990 <TIM_Base_SetConfig+0x118>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8002988:	683b      	ldr	r3, [r7, #0]
 800298a:	691a      	ldr	r2, [r3, #16]
 800298c:	687b      	ldr	r3, [r7, #4]
 800298e:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	2201      	movs	r2, #1
 8002994:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8002996:	687b      	ldr	r3, [r7, #4]
 8002998:	691b      	ldr	r3, [r3, #16]
 800299a:	f003 0301 	and.w	r3, r3, #1
 800299e:	2b01      	cmp	r3, #1
 80029a0:	d105      	bne.n	80029ae <TIM_Base_SetConfig+0x136>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	691b      	ldr	r3, [r3, #16]
 80029a6:	f023 0201 	bic.w	r2, r3, #1
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	611a      	str	r2, [r3, #16]
  }
}
 80029ae:	bf00      	nop
 80029b0:	3714      	adds	r7, #20
 80029b2:	46bd      	mov	sp, r7
 80029b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029b8:	4770      	bx	lr
 80029ba:	bf00      	nop
 80029bc:	40012c00 	.word	0x40012c00
 80029c0:	40000400 	.word	0x40000400
 80029c4:	40000800 	.word	0x40000800
 80029c8:	40000c00 	.word	0x40000c00
 80029cc:	40013400 	.word	0x40013400
 80029d0:	40015000 	.word	0x40015000
 80029d4:	40014000 	.word	0x40014000
 80029d8:	40014400 	.word	0x40014400
 80029dc:	40014800 	.word	0x40014800

080029e0 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80029e0:	b480      	push	{r7}
 80029e2:	b087      	sub	sp, #28
 80029e4:	af00      	add	r7, sp, #0
 80029e6:	6078      	str	r0, [r7, #4]
 80029e8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80029ea:	687b      	ldr	r3, [r7, #4]
 80029ec:	6a1b      	ldr	r3, [r3, #32]
 80029ee:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	6a1b      	ldr	r3, [r3, #32]
 80029f4:	f023 0201 	bic.w	r2, r3, #1
 80029f8:	687b      	ldr	r3, [r7, #4]
 80029fa:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	685b      	ldr	r3, [r3, #4]
 8002a00:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	699b      	ldr	r3, [r3, #24]
 8002a06:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8002a08:	68fb      	ldr	r3, [r7, #12]
 8002a0a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002a0e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002a12:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8002a14:	68fb      	ldr	r3, [r7, #12]
 8002a16:	f023 0303 	bic.w	r3, r3, #3
 8002a1a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8002a1c:	683b      	ldr	r3, [r7, #0]
 8002a1e:	681b      	ldr	r3, [r3, #0]
 8002a20:	68fa      	ldr	r2, [r7, #12]
 8002a22:	4313      	orrs	r3, r2
 8002a24:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8002a26:	697b      	ldr	r3, [r7, #20]
 8002a28:	f023 0302 	bic.w	r3, r3, #2
 8002a2c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8002a2e:	683b      	ldr	r3, [r7, #0]
 8002a30:	689b      	ldr	r3, [r3, #8]
 8002a32:	697a      	ldr	r2, [r7, #20]
 8002a34:	4313      	orrs	r3, r2
 8002a36:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	4a30      	ldr	r2, [pc, #192]	@ (8002afc <TIM_OC1_SetConfig+0x11c>)
 8002a3c:	4293      	cmp	r3, r2
 8002a3e:	d013      	beq.n	8002a68 <TIM_OC1_SetConfig+0x88>
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	4a2f      	ldr	r2, [pc, #188]	@ (8002b00 <TIM_OC1_SetConfig+0x120>)
 8002a44:	4293      	cmp	r3, r2
 8002a46:	d00f      	beq.n	8002a68 <TIM_OC1_SetConfig+0x88>
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	4a2e      	ldr	r2, [pc, #184]	@ (8002b04 <TIM_OC1_SetConfig+0x124>)
 8002a4c:	4293      	cmp	r3, r2
 8002a4e:	d00b      	beq.n	8002a68 <TIM_OC1_SetConfig+0x88>
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	4a2d      	ldr	r2, [pc, #180]	@ (8002b08 <TIM_OC1_SetConfig+0x128>)
 8002a54:	4293      	cmp	r3, r2
 8002a56:	d007      	beq.n	8002a68 <TIM_OC1_SetConfig+0x88>
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	4a2c      	ldr	r2, [pc, #176]	@ (8002b0c <TIM_OC1_SetConfig+0x12c>)
 8002a5c:	4293      	cmp	r3, r2
 8002a5e:	d003      	beq.n	8002a68 <TIM_OC1_SetConfig+0x88>
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	4a2b      	ldr	r2, [pc, #172]	@ (8002b10 <TIM_OC1_SetConfig+0x130>)
 8002a64:	4293      	cmp	r3, r2
 8002a66:	d10c      	bne.n	8002a82 <TIM_OC1_SetConfig+0xa2>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8002a68:	697b      	ldr	r3, [r7, #20]
 8002a6a:	f023 0308 	bic.w	r3, r3, #8
 8002a6e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8002a70:	683b      	ldr	r3, [r7, #0]
 8002a72:	68db      	ldr	r3, [r3, #12]
 8002a74:	697a      	ldr	r2, [r7, #20]
 8002a76:	4313      	orrs	r3, r2
 8002a78:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8002a7a:	697b      	ldr	r3, [r7, #20]
 8002a7c:	f023 0304 	bic.w	r3, r3, #4
 8002a80:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	4a1d      	ldr	r2, [pc, #116]	@ (8002afc <TIM_OC1_SetConfig+0x11c>)
 8002a86:	4293      	cmp	r3, r2
 8002a88:	d013      	beq.n	8002ab2 <TIM_OC1_SetConfig+0xd2>
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	4a1c      	ldr	r2, [pc, #112]	@ (8002b00 <TIM_OC1_SetConfig+0x120>)
 8002a8e:	4293      	cmp	r3, r2
 8002a90:	d00f      	beq.n	8002ab2 <TIM_OC1_SetConfig+0xd2>
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	4a1b      	ldr	r2, [pc, #108]	@ (8002b04 <TIM_OC1_SetConfig+0x124>)
 8002a96:	4293      	cmp	r3, r2
 8002a98:	d00b      	beq.n	8002ab2 <TIM_OC1_SetConfig+0xd2>
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	4a1a      	ldr	r2, [pc, #104]	@ (8002b08 <TIM_OC1_SetConfig+0x128>)
 8002a9e:	4293      	cmp	r3, r2
 8002aa0:	d007      	beq.n	8002ab2 <TIM_OC1_SetConfig+0xd2>
 8002aa2:	687b      	ldr	r3, [r7, #4]
 8002aa4:	4a19      	ldr	r2, [pc, #100]	@ (8002b0c <TIM_OC1_SetConfig+0x12c>)
 8002aa6:	4293      	cmp	r3, r2
 8002aa8:	d003      	beq.n	8002ab2 <TIM_OC1_SetConfig+0xd2>
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	4a18      	ldr	r2, [pc, #96]	@ (8002b10 <TIM_OC1_SetConfig+0x130>)
 8002aae:	4293      	cmp	r3, r2
 8002ab0:	d111      	bne.n	8002ad6 <TIM_OC1_SetConfig+0xf6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8002ab2:	693b      	ldr	r3, [r7, #16]
 8002ab4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002ab8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8002aba:	693b      	ldr	r3, [r7, #16]
 8002abc:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8002ac0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8002ac2:	683b      	ldr	r3, [r7, #0]
 8002ac4:	695b      	ldr	r3, [r3, #20]
 8002ac6:	693a      	ldr	r2, [r7, #16]
 8002ac8:	4313      	orrs	r3, r2
 8002aca:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8002acc:	683b      	ldr	r3, [r7, #0]
 8002ace:	699b      	ldr	r3, [r3, #24]
 8002ad0:	693a      	ldr	r2, [r7, #16]
 8002ad2:	4313      	orrs	r3, r2
 8002ad4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	693a      	ldr	r2, [r7, #16]
 8002ada:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8002adc:	687b      	ldr	r3, [r7, #4]
 8002ade:	68fa      	ldr	r2, [r7, #12]
 8002ae0:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8002ae2:	683b      	ldr	r3, [r7, #0]
 8002ae4:	685a      	ldr	r2, [r3, #4]
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002aea:	687b      	ldr	r3, [r7, #4]
 8002aec:	697a      	ldr	r2, [r7, #20]
 8002aee:	621a      	str	r2, [r3, #32]
}
 8002af0:	bf00      	nop
 8002af2:	371c      	adds	r7, #28
 8002af4:	46bd      	mov	sp, r7
 8002af6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002afa:	4770      	bx	lr
 8002afc:	40012c00 	.word	0x40012c00
 8002b00:	40013400 	.word	0x40013400
 8002b04:	40014000 	.word	0x40014000
 8002b08:	40014400 	.word	0x40014400
 8002b0c:	40014800 	.word	0x40014800
 8002b10:	40015000 	.word	0x40015000

08002b14 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8002b14:	b480      	push	{r7}
 8002b16:	b087      	sub	sp, #28
 8002b18:	af00      	add	r7, sp, #0
 8002b1a:	6078      	str	r0, [r7, #4]
 8002b1c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	6a1b      	ldr	r3, [r3, #32]
 8002b22:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	6a1b      	ldr	r3, [r3, #32]
 8002b28:	f023 0210 	bic.w	r2, r3, #16
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	685b      	ldr	r3, [r3, #4]
 8002b34:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8002b36:	687b      	ldr	r3, [r7, #4]
 8002b38:	699b      	ldr	r3, [r3, #24]
 8002b3a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8002b3c:	68fb      	ldr	r3, [r7, #12]
 8002b3e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002b42:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8002b46:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8002b48:	68fb      	ldr	r3, [r7, #12]
 8002b4a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002b4e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8002b50:	683b      	ldr	r3, [r7, #0]
 8002b52:	681b      	ldr	r3, [r3, #0]
 8002b54:	021b      	lsls	r3, r3, #8
 8002b56:	68fa      	ldr	r2, [r7, #12]
 8002b58:	4313      	orrs	r3, r2
 8002b5a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8002b5c:	697b      	ldr	r3, [r7, #20]
 8002b5e:	f023 0320 	bic.w	r3, r3, #32
 8002b62:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8002b64:	683b      	ldr	r3, [r7, #0]
 8002b66:	689b      	ldr	r3, [r3, #8]
 8002b68:	011b      	lsls	r3, r3, #4
 8002b6a:	697a      	ldr	r2, [r7, #20]
 8002b6c:	4313      	orrs	r3, r2
 8002b6e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8002b70:	687b      	ldr	r3, [r7, #4]
 8002b72:	4a2c      	ldr	r2, [pc, #176]	@ (8002c24 <TIM_OC2_SetConfig+0x110>)
 8002b74:	4293      	cmp	r3, r2
 8002b76:	d007      	beq.n	8002b88 <TIM_OC2_SetConfig+0x74>
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	4a2b      	ldr	r2, [pc, #172]	@ (8002c28 <TIM_OC2_SetConfig+0x114>)
 8002b7c:	4293      	cmp	r3, r2
 8002b7e:	d003      	beq.n	8002b88 <TIM_OC2_SetConfig+0x74>
 8002b80:	687b      	ldr	r3, [r7, #4]
 8002b82:	4a2a      	ldr	r2, [pc, #168]	@ (8002c2c <TIM_OC2_SetConfig+0x118>)
 8002b84:	4293      	cmp	r3, r2
 8002b86:	d10d      	bne.n	8002ba4 <TIM_OC2_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8002b88:	697b      	ldr	r3, [r7, #20]
 8002b8a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8002b8e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8002b90:	683b      	ldr	r3, [r7, #0]
 8002b92:	68db      	ldr	r3, [r3, #12]
 8002b94:	011b      	lsls	r3, r3, #4
 8002b96:	697a      	ldr	r2, [r7, #20]
 8002b98:	4313      	orrs	r3, r2
 8002b9a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8002b9c:	697b      	ldr	r3, [r7, #20]
 8002b9e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8002ba2:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	4a1f      	ldr	r2, [pc, #124]	@ (8002c24 <TIM_OC2_SetConfig+0x110>)
 8002ba8:	4293      	cmp	r3, r2
 8002baa:	d013      	beq.n	8002bd4 <TIM_OC2_SetConfig+0xc0>
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	4a1e      	ldr	r2, [pc, #120]	@ (8002c28 <TIM_OC2_SetConfig+0x114>)
 8002bb0:	4293      	cmp	r3, r2
 8002bb2:	d00f      	beq.n	8002bd4 <TIM_OC2_SetConfig+0xc0>
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	4a1e      	ldr	r2, [pc, #120]	@ (8002c30 <TIM_OC2_SetConfig+0x11c>)
 8002bb8:	4293      	cmp	r3, r2
 8002bba:	d00b      	beq.n	8002bd4 <TIM_OC2_SetConfig+0xc0>
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	4a1d      	ldr	r2, [pc, #116]	@ (8002c34 <TIM_OC2_SetConfig+0x120>)
 8002bc0:	4293      	cmp	r3, r2
 8002bc2:	d007      	beq.n	8002bd4 <TIM_OC2_SetConfig+0xc0>
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	4a1c      	ldr	r2, [pc, #112]	@ (8002c38 <TIM_OC2_SetConfig+0x124>)
 8002bc8:	4293      	cmp	r3, r2
 8002bca:	d003      	beq.n	8002bd4 <TIM_OC2_SetConfig+0xc0>
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	4a17      	ldr	r2, [pc, #92]	@ (8002c2c <TIM_OC2_SetConfig+0x118>)
 8002bd0:	4293      	cmp	r3, r2
 8002bd2:	d113      	bne.n	8002bfc <TIM_OC2_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8002bd4:	693b      	ldr	r3, [r7, #16]
 8002bd6:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8002bda:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8002bdc:	693b      	ldr	r3, [r7, #16]
 8002bde:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8002be2:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8002be4:	683b      	ldr	r3, [r7, #0]
 8002be6:	695b      	ldr	r3, [r3, #20]
 8002be8:	009b      	lsls	r3, r3, #2
 8002bea:	693a      	ldr	r2, [r7, #16]
 8002bec:	4313      	orrs	r3, r2
 8002bee:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8002bf0:	683b      	ldr	r3, [r7, #0]
 8002bf2:	699b      	ldr	r3, [r3, #24]
 8002bf4:	009b      	lsls	r3, r3, #2
 8002bf6:	693a      	ldr	r2, [r7, #16]
 8002bf8:	4313      	orrs	r3, r2
 8002bfa:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	693a      	ldr	r2, [r7, #16]
 8002c00:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	68fa      	ldr	r2, [r7, #12]
 8002c06:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8002c08:	683b      	ldr	r3, [r7, #0]
 8002c0a:	685a      	ldr	r2, [r3, #4]
 8002c0c:	687b      	ldr	r3, [r7, #4]
 8002c0e:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	697a      	ldr	r2, [r7, #20]
 8002c14:	621a      	str	r2, [r3, #32]
}
 8002c16:	bf00      	nop
 8002c18:	371c      	adds	r7, #28
 8002c1a:	46bd      	mov	sp, r7
 8002c1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c20:	4770      	bx	lr
 8002c22:	bf00      	nop
 8002c24:	40012c00 	.word	0x40012c00
 8002c28:	40013400 	.word	0x40013400
 8002c2c:	40015000 	.word	0x40015000
 8002c30:	40014000 	.word	0x40014000
 8002c34:	40014400 	.word	0x40014400
 8002c38:	40014800 	.word	0x40014800

08002c3c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8002c3c:	b480      	push	{r7}
 8002c3e:	b087      	sub	sp, #28
 8002c40:	af00      	add	r7, sp, #0
 8002c42:	6078      	str	r0, [r7, #4]
 8002c44:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	6a1b      	ldr	r3, [r3, #32]
 8002c4a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	6a1b      	ldr	r3, [r3, #32]
 8002c50:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8002c54:	687b      	ldr	r3, [r7, #4]
 8002c56:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	685b      	ldr	r3, [r3, #4]
 8002c5c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	69db      	ldr	r3, [r3, #28]
 8002c62:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8002c64:	68fb      	ldr	r3, [r7, #12]
 8002c66:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002c6a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002c6e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8002c70:	68fb      	ldr	r3, [r7, #12]
 8002c72:	f023 0303 	bic.w	r3, r3, #3
 8002c76:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8002c78:	683b      	ldr	r3, [r7, #0]
 8002c7a:	681b      	ldr	r3, [r3, #0]
 8002c7c:	68fa      	ldr	r2, [r7, #12]
 8002c7e:	4313      	orrs	r3, r2
 8002c80:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8002c82:	697b      	ldr	r3, [r7, #20]
 8002c84:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8002c88:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8002c8a:	683b      	ldr	r3, [r7, #0]
 8002c8c:	689b      	ldr	r3, [r3, #8]
 8002c8e:	021b      	lsls	r3, r3, #8
 8002c90:	697a      	ldr	r2, [r7, #20]
 8002c92:	4313      	orrs	r3, r2
 8002c94:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	4a2b      	ldr	r2, [pc, #172]	@ (8002d48 <TIM_OC3_SetConfig+0x10c>)
 8002c9a:	4293      	cmp	r3, r2
 8002c9c:	d007      	beq.n	8002cae <TIM_OC3_SetConfig+0x72>
 8002c9e:	687b      	ldr	r3, [r7, #4]
 8002ca0:	4a2a      	ldr	r2, [pc, #168]	@ (8002d4c <TIM_OC3_SetConfig+0x110>)
 8002ca2:	4293      	cmp	r3, r2
 8002ca4:	d003      	beq.n	8002cae <TIM_OC3_SetConfig+0x72>
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	4a29      	ldr	r2, [pc, #164]	@ (8002d50 <TIM_OC3_SetConfig+0x114>)
 8002caa:	4293      	cmp	r3, r2
 8002cac:	d10d      	bne.n	8002cca <TIM_OC3_SetConfig+0x8e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8002cae:	697b      	ldr	r3, [r7, #20]
 8002cb0:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8002cb4:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8002cb6:	683b      	ldr	r3, [r7, #0]
 8002cb8:	68db      	ldr	r3, [r3, #12]
 8002cba:	021b      	lsls	r3, r3, #8
 8002cbc:	697a      	ldr	r2, [r7, #20]
 8002cbe:	4313      	orrs	r3, r2
 8002cc0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8002cc2:	697b      	ldr	r3, [r7, #20]
 8002cc4:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8002cc8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	4a1e      	ldr	r2, [pc, #120]	@ (8002d48 <TIM_OC3_SetConfig+0x10c>)
 8002cce:	4293      	cmp	r3, r2
 8002cd0:	d013      	beq.n	8002cfa <TIM_OC3_SetConfig+0xbe>
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	4a1d      	ldr	r2, [pc, #116]	@ (8002d4c <TIM_OC3_SetConfig+0x110>)
 8002cd6:	4293      	cmp	r3, r2
 8002cd8:	d00f      	beq.n	8002cfa <TIM_OC3_SetConfig+0xbe>
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	4a1d      	ldr	r2, [pc, #116]	@ (8002d54 <TIM_OC3_SetConfig+0x118>)
 8002cde:	4293      	cmp	r3, r2
 8002ce0:	d00b      	beq.n	8002cfa <TIM_OC3_SetConfig+0xbe>
 8002ce2:	687b      	ldr	r3, [r7, #4]
 8002ce4:	4a1c      	ldr	r2, [pc, #112]	@ (8002d58 <TIM_OC3_SetConfig+0x11c>)
 8002ce6:	4293      	cmp	r3, r2
 8002ce8:	d007      	beq.n	8002cfa <TIM_OC3_SetConfig+0xbe>
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	4a1b      	ldr	r2, [pc, #108]	@ (8002d5c <TIM_OC3_SetConfig+0x120>)
 8002cee:	4293      	cmp	r3, r2
 8002cf0:	d003      	beq.n	8002cfa <TIM_OC3_SetConfig+0xbe>
 8002cf2:	687b      	ldr	r3, [r7, #4]
 8002cf4:	4a16      	ldr	r2, [pc, #88]	@ (8002d50 <TIM_OC3_SetConfig+0x114>)
 8002cf6:	4293      	cmp	r3, r2
 8002cf8:	d113      	bne.n	8002d22 <TIM_OC3_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8002cfa:	693b      	ldr	r3, [r7, #16]
 8002cfc:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8002d00:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8002d02:	693b      	ldr	r3, [r7, #16]
 8002d04:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8002d08:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8002d0a:	683b      	ldr	r3, [r7, #0]
 8002d0c:	695b      	ldr	r3, [r3, #20]
 8002d0e:	011b      	lsls	r3, r3, #4
 8002d10:	693a      	ldr	r2, [r7, #16]
 8002d12:	4313      	orrs	r3, r2
 8002d14:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8002d16:	683b      	ldr	r3, [r7, #0]
 8002d18:	699b      	ldr	r3, [r3, #24]
 8002d1a:	011b      	lsls	r3, r3, #4
 8002d1c:	693a      	ldr	r2, [r7, #16]
 8002d1e:	4313      	orrs	r3, r2
 8002d20:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	693a      	ldr	r2, [r7, #16]
 8002d26:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	68fa      	ldr	r2, [r7, #12]
 8002d2c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8002d2e:	683b      	ldr	r3, [r7, #0]
 8002d30:	685a      	ldr	r2, [r3, #4]
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002d36:	687b      	ldr	r3, [r7, #4]
 8002d38:	697a      	ldr	r2, [r7, #20]
 8002d3a:	621a      	str	r2, [r3, #32]
}
 8002d3c:	bf00      	nop
 8002d3e:	371c      	adds	r7, #28
 8002d40:	46bd      	mov	sp, r7
 8002d42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d46:	4770      	bx	lr
 8002d48:	40012c00 	.word	0x40012c00
 8002d4c:	40013400 	.word	0x40013400
 8002d50:	40015000 	.word	0x40015000
 8002d54:	40014000 	.word	0x40014000
 8002d58:	40014400 	.word	0x40014400
 8002d5c:	40014800 	.word	0x40014800

08002d60 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8002d60:	b480      	push	{r7}
 8002d62:	b087      	sub	sp, #28
 8002d64:	af00      	add	r7, sp, #0
 8002d66:	6078      	str	r0, [r7, #4]
 8002d68:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	6a1b      	ldr	r3, [r3, #32]
 8002d6e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	6a1b      	ldr	r3, [r3, #32]
 8002d74:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8002d78:	687b      	ldr	r3, [r7, #4]
 8002d7a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002d7c:	687b      	ldr	r3, [r7, #4]
 8002d7e:	685b      	ldr	r3, [r3, #4]
 8002d80:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	69db      	ldr	r3, [r3, #28]
 8002d86:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8002d88:	68fb      	ldr	r3, [r7, #12]
 8002d8a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002d8e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8002d92:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8002d94:	68fb      	ldr	r3, [r7, #12]
 8002d96:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8002d9a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8002d9c:	683b      	ldr	r3, [r7, #0]
 8002d9e:	681b      	ldr	r3, [r3, #0]
 8002da0:	021b      	lsls	r3, r3, #8
 8002da2:	68fa      	ldr	r2, [r7, #12]
 8002da4:	4313      	orrs	r3, r2
 8002da6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8002da8:	697b      	ldr	r3, [r7, #20]
 8002daa:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8002dae:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8002db0:	683b      	ldr	r3, [r7, #0]
 8002db2:	689b      	ldr	r3, [r3, #8]
 8002db4:	031b      	lsls	r3, r3, #12
 8002db6:	697a      	ldr	r2, [r7, #20]
 8002db8:	4313      	orrs	r3, r2
 8002dba:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 8002dbc:	687b      	ldr	r3, [r7, #4]
 8002dbe:	4a2c      	ldr	r2, [pc, #176]	@ (8002e70 <TIM_OC4_SetConfig+0x110>)
 8002dc0:	4293      	cmp	r3, r2
 8002dc2:	d007      	beq.n	8002dd4 <TIM_OC4_SetConfig+0x74>
 8002dc4:	687b      	ldr	r3, [r7, #4]
 8002dc6:	4a2b      	ldr	r2, [pc, #172]	@ (8002e74 <TIM_OC4_SetConfig+0x114>)
 8002dc8:	4293      	cmp	r3, r2
 8002dca:	d003      	beq.n	8002dd4 <TIM_OC4_SetConfig+0x74>
 8002dcc:	687b      	ldr	r3, [r7, #4]
 8002dce:	4a2a      	ldr	r2, [pc, #168]	@ (8002e78 <TIM_OC4_SetConfig+0x118>)
 8002dd0:	4293      	cmp	r3, r2
 8002dd2:	d10d      	bne.n	8002df0 <TIM_OC4_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC4NP;
 8002dd4:	697b      	ldr	r3, [r7, #20]
 8002dd6:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8002dda:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 8002ddc:	683b      	ldr	r3, [r7, #0]
 8002dde:	68db      	ldr	r3, [r3, #12]
 8002de0:	031b      	lsls	r3, r3, #12
 8002de2:	697a      	ldr	r2, [r7, #20]
 8002de4:	4313      	orrs	r3, r2
 8002de6:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC4NE;
 8002de8:	697b      	ldr	r3, [r7, #20]
 8002dea:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8002dee:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	4a1f      	ldr	r2, [pc, #124]	@ (8002e70 <TIM_OC4_SetConfig+0x110>)
 8002df4:	4293      	cmp	r3, r2
 8002df6:	d013      	beq.n	8002e20 <TIM_OC4_SetConfig+0xc0>
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	4a1e      	ldr	r2, [pc, #120]	@ (8002e74 <TIM_OC4_SetConfig+0x114>)
 8002dfc:	4293      	cmp	r3, r2
 8002dfe:	d00f      	beq.n	8002e20 <TIM_OC4_SetConfig+0xc0>
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	4a1e      	ldr	r2, [pc, #120]	@ (8002e7c <TIM_OC4_SetConfig+0x11c>)
 8002e04:	4293      	cmp	r3, r2
 8002e06:	d00b      	beq.n	8002e20 <TIM_OC4_SetConfig+0xc0>
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	4a1d      	ldr	r2, [pc, #116]	@ (8002e80 <TIM_OC4_SetConfig+0x120>)
 8002e0c:	4293      	cmp	r3, r2
 8002e0e:	d007      	beq.n	8002e20 <TIM_OC4_SetConfig+0xc0>
 8002e10:	687b      	ldr	r3, [r7, #4]
 8002e12:	4a1c      	ldr	r2, [pc, #112]	@ (8002e84 <TIM_OC4_SetConfig+0x124>)
 8002e14:	4293      	cmp	r3, r2
 8002e16:	d003      	beq.n	8002e20 <TIM_OC4_SetConfig+0xc0>
 8002e18:	687b      	ldr	r3, [r7, #4]
 8002e1a:	4a17      	ldr	r2, [pc, #92]	@ (8002e78 <TIM_OC4_SetConfig+0x118>)
 8002e1c:	4293      	cmp	r3, r2
 8002e1e:	d113      	bne.n	8002e48 <TIM_OC4_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8002e20:	693b      	ldr	r3, [r7, #16]
 8002e22:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8002e26:	613b      	str	r3, [r7, #16]
    /* Reset the Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4N;
 8002e28:	693b      	ldr	r3, [r7, #16]
 8002e2a:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8002e2e:	613b      	str	r3, [r7, #16]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8002e30:	683b      	ldr	r3, [r7, #0]
 8002e32:	695b      	ldr	r3, [r3, #20]
 8002e34:	019b      	lsls	r3, r3, #6
 8002e36:	693a      	ldr	r2, [r7, #16]
 8002e38:	4313      	orrs	r3, r2
 8002e3a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 8002e3c:	683b      	ldr	r3, [r7, #0]
 8002e3e:	699b      	ldr	r3, [r3, #24]
 8002e40:	019b      	lsls	r3, r3, #6
 8002e42:	693a      	ldr	r2, [r7, #16]
 8002e44:	4313      	orrs	r3, r2
 8002e46:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002e48:	687b      	ldr	r3, [r7, #4]
 8002e4a:	693a      	ldr	r2, [r7, #16]
 8002e4c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8002e4e:	687b      	ldr	r3, [r7, #4]
 8002e50:	68fa      	ldr	r2, [r7, #12]
 8002e52:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8002e54:	683b      	ldr	r3, [r7, #0]
 8002e56:	685a      	ldr	r2, [r3, #4]
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	697a      	ldr	r2, [r7, #20]
 8002e60:	621a      	str	r2, [r3, #32]
}
 8002e62:	bf00      	nop
 8002e64:	371c      	adds	r7, #28
 8002e66:	46bd      	mov	sp, r7
 8002e68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e6c:	4770      	bx	lr
 8002e6e:	bf00      	nop
 8002e70:	40012c00 	.word	0x40012c00
 8002e74:	40013400 	.word	0x40013400
 8002e78:	40015000 	.word	0x40015000
 8002e7c:	40014000 	.word	0x40014000
 8002e80:	40014400 	.word	0x40014400
 8002e84:	40014800 	.word	0x40014800

08002e88 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8002e88:	b480      	push	{r7}
 8002e8a:	b087      	sub	sp, #28
 8002e8c:	af00      	add	r7, sp, #0
 8002e8e:	6078      	str	r0, [r7, #4]
 8002e90:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002e92:	687b      	ldr	r3, [r7, #4]
 8002e94:	6a1b      	ldr	r3, [r3, #32]
 8002e96:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	6a1b      	ldr	r3, [r3, #32]
 8002e9c:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	685b      	ldr	r3, [r3, #4]
 8002ea8:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002eae:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8002eb0:	68fb      	ldr	r3, [r7, #12]
 8002eb2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002eb6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8002eba:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8002ebc:	683b      	ldr	r3, [r7, #0]
 8002ebe:	681b      	ldr	r3, [r3, #0]
 8002ec0:	68fa      	ldr	r2, [r7, #12]
 8002ec2:	4313      	orrs	r3, r2
 8002ec4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 8002ec6:	693b      	ldr	r3, [r7, #16]
 8002ec8:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8002ecc:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8002ece:	683b      	ldr	r3, [r7, #0]
 8002ed0:	689b      	ldr	r3, [r3, #8]
 8002ed2:	041b      	lsls	r3, r3, #16
 8002ed4:	693a      	ldr	r2, [r7, #16]
 8002ed6:	4313      	orrs	r3, r2
 8002ed8:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	4a19      	ldr	r2, [pc, #100]	@ (8002f44 <TIM_OC5_SetConfig+0xbc>)
 8002ede:	4293      	cmp	r3, r2
 8002ee0:	d013      	beq.n	8002f0a <TIM_OC5_SetConfig+0x82>
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	4a18      	ldr	r2, [pc, #96]	@ (8002f48 <TIM_OC5_SetConfig+0xc0>)
 8002ee6:	4293      	cmp	r3, r2
 8002ee8:	d00f      	beq.n	8002f0a <TIM_OC5_SetConfig+0x82>
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	4a17      	ldr	r2, [pc, #92]	@ (8002f4c <TIM_OC5_SetConfig+0xc4>)
 8002eee:	4293      	cmp	r3, r2
 8002ef0:	d00b      	beq.n	8002f0a <TIM_OC5_SetConfig+0x82>
 8002ef2:	687b      	ldr	r3, [r7, #4]
 8002ef4:	4a16      	ldr	r2, [pc, #88]	@ (8002f50 <TIM_OC5_SetConfig+0xc8>)
 8002ef6:	4293      	cmp	r3, r2
 8002ef8:	d007      	beq.n	8002f0a <TIM_OC5_SetConfig+0x82>
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	4a15      	ldr	r2, [pc, #84]	@ (8002f54 <TIM_OC5_SetConfig+0xcc>)
 8002efe:	4293      	cmp	r3, r2
 8002f00:	d003      	beq.n	8002f0a <TIM_OC5_SetConfig+0x82>
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	4a14      	ldr	r2, [pc, #80]	@ (8002f58 <TIM_OC5_SetConfig+0xd0>)
 8002f06:	4293      	cmp	r3, r2
 8002f08:	d109      	bne.n	8002f1e <TIM_OC5_SetConfig+0x96>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8002f0a:	697b      	ldr	r3, [r7, #20]
 8002f0c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002f10:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8002f12:	683b      	ldr	r3, [r7, #0]
 8002f14:	695b      	ldr	r3, [r3, #20]
 8002f16:	021b      	lsls	r3, r3, #8
 8002f18:	697a      	ldr	r2, [r7, #20]
 8002f1a:	4313      	orrs	r3, r2
 8002f1c:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002f1e:	687b      	ldr	r3, [r7, #4]
 8002f20:	697a      	ldr	r2, [r7, #20]
 8002f22:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8002f24:	687b      	ldr	r3, [r7, #4]
 8002f26:	68fa      	ldr	r2, [r7, #12]
 8002f28:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8002f2a:	683b      	ldr	r3, [r7, #0]
 8002f2c:	685a      	ldr	r2, [r3, #4]
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8002f32:	687b      	ldr	r3, [r7, #4]
 8002f34:	693a      	ldr	r2, [r7, #16]
 8002f36:	621a      	str	r2, [r3, #32]
}
 8002f38:	bf00      	nop
 8002f3a:	371c      	adds	r7, #28
 8002f3c:	46bd      	mov	sp, r7
 8002f3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f42:	4770      	bx	lr
 8002f44:	40012c00 	.word	0x40012c00
 8002f48:	40013400 	.word	0x40013400
 8002f4c:	40014000 	.word	0x40014000
 8002f50:	40014400 	.word	0x40014400
 8002f54:	40014800 	.word	0x40014800
 8002f58:	40015000 	.word	0x40015000

08002f5c <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 8002f5c:	b480      	push	{r7}
 8002f5e:	b087      	sub	sp, #28
 8002f60:	af00      	add	r7, sp, #0
 8002f62:	6078      	str	r0, [r7, #4]
 8002f64:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	6a1b      	ldr	r3, [r3, #32]
 8002f6a:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8002f6c:	687b      	ldr	r3, [r7, #4]
 8002f6e:	6a1b      	ldr	r3, [r3, #32]
 8002f70:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8002f74:	687b      	ldr	r3, [r7, #4]
 8002f76:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	685b      	ldr	r3, [r3, #4]
 8002f7c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8002f82:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8002f84:	68fb      	ldr	r3, [r7, #12]
 8002f86:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8002f8a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8002f8e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8002f90:	683b      	ldr	r3, [r7, #0]
 8002f92:	681b      	ldr	r3, [r3, #0]
 8002f94:	021b      	lsls	r3, r3, #8
 8002f96:	68fa      	ldr	r2, [r7, #12]
 8002f98:	4313      	orrs	r3, r2
 8002f9a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8002f9c:	693b      	ldr	r3, [r7, #16]
 8002f9e:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8002fa2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8002fa4:	683b      	ldr	r3, [r7, #0]
 8002fa6:	689b      	ldr	r3, [r3, #8]
 8002fa8:	051b      	lsls	r3, r3, #20
 8002faa:	693a      	ldr	r2, [r7, #16]
 8002fac:	4313      	orrs	r3, r2
 8002fae:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8002fb0:	687b      	ldr	r3, [r7, #4]
 8002fb2:	4a1a      	ldr	r2, [pc, #104]	@ (800301c <TIM_OC6_SetConfig+0xc0>)
 8002fb4:	4293      	cmp	r3, r2
 8002fb6:	d013      	beq.n	8002fe0 <TIM_OC6_SetConfig+0x84>
 8002fb8:	687b      	ldr	r3, [r7, #4]
 8002fba:	4a19      	ldr	r2, [pc, #100]	@ (8003020 <TIM_OC6_SetConfig+0xc4>)
 8002fbc:	4293      	cmp	r3, r2
 8002fbe:	d00f      	beq.n	8002fe0 <TIM_OC6_SetConfig+0x84>
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	4a18      	ldr	r2, [pc, #96]	@ (8003024 <TIM_OC6_SetConfig+0xc8>)
 8002fc4:	4293      	cmp	r3, r2
 8002fc6:	d00b      	beq.n	8002fe0 <TIM_OC6_SetConfig+0x84>
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	4a17      	ldr	r2, [pc, #92]	@ (8003028 <TIM_OC6_SetConfig+0xcc>)
 8002fcc:	4293      	cmp	r3, r2
 8002fce:	d007      	beq.n	8002fe0 <TIM_OC6_SetConfig+0x84>
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	4a16      	ldr	r2, [pc, #88]	@ (800302c <TIM_OC6_SetConfig+0xd0>)
 8002fd4:	4293      	cmp	r3, r2
 8002fd6:	d003      	beq.n	8002fe0 <TIM_OC6_SetConfig+0x84>
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	4a15      	ldr	r2, [pc, #84]	@ (8003030 <TIM_OC6_SetConfig+0xd4>)
 8002fdc:	4293      	cmp	r3, r2
 8002fde:	d109      	bne.n	8002ff4 <TIM_OC6_SetConfig+0x98>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8002fe0:	697b      	ldr	r3, [r7, #20]
 8002fe2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002fe6:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8002fe8:	683b      	ldr	r3, [r7, #0]
 8002fea:	695b      	ldr	r3, [r3, #20]
 8002fec:	029b      	lsls	r3, r3, #10
 8002fee:	697a      	ldr	r2, [r7, #20]
 8002ff0:	4313      	orrs	r3, r2
 8002ff2:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	697a      	ldr	r2, [r7, #20]
 8002ff8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	68fa      	ldr	r2, [r7, #12]
 8002ffe:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8003000:	683b      	ldr	r3, [r7, #0]
 8003002:	685a      	ldr	r2, [r3, #4]
 8003004:	687b      	ldr	r3, [r7, #4]
 8003006:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003008:	687b      	ldr	r3, [r7, #4]
 800300a:	693a      	ldr	r2, [r7, #16]
 800300c:	621a      	str	r2, [r3, #32]
}
 800300e:	bf00      	nop
 8003010:	371c      	adds	r7, #28
 8003012:	46bd      	mov	sp, r7
 8003014:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003018:	4770      	bx	lr
 800301a:	bf00      	nop
 800301c:	40012c00 	.word	0x40012c00
 8003020:	40013400 	.word	0x40013400
 8003024:	40014000 	.word	0x40014000
 8003028:	40014400 	.word	0x40014400
 800302c:	40014800 	.word	0x40014800
 8003030:	40015000 	.word	0x40015000

08003034 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003034:	b480      	push	{r7}
 8003036:	b087      	sub	sp, #28
 8003038:	af00      	add	r7, sp, #0
 800303a:	60f8      	str	r0, [r7, #12]
 800303c:	60b9      	str	r1, [r7, #8]
 800303e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8003040:	68fb      	ldr	r3, [r7, #12]
 8003042:	6a1b      	ldr	r3, [r3, #32]
 8003044:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003046:	68fb      	ldr	r3, [r7, #12]
 8003048:	6a1b      	ldr	r3, [r3, #32]
 800304a:	f023 0201 	bic.w	r2, r3, #1
 800304e:	68fb      	ldr	r3, [r7, #12]
 8003050:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003052:	68fb      	ldr	r3, [r7, #12]
 8003054:	699b      	ldr	r3, [r3, #24]
 8003056:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8003058:	693b      	ldr	r3, [r7, #16]
 800305a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800305e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003060:	687b      	ldr	r3, [r7, #4]
 8003062:	011b      	lsls	r3, r3, #4
 8003064:	693a      	ldr	r2, [r7, #16]
 8003066:	4313      	orrs	r3, r2
 8003068:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800306a:	697b      	ldr	r3, [r7, #20]
 800306c:	f023 030a 	bic.w	r3, r3, #10
 8003070:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8003072:	697a      	ldr	r2, [r7, #20]
 8003074:	68bb      	ldr	r3, [r7, #8]
 8003076:	4313      	orrs	r3, r2
 8003078:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800307a:	68fb      	ldr	r3, [r7, #12]
 800307c:	693a      	ldr	r2, [r7, #16]
 800307e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003080:	68fb      	ldr	r3, [r7, #12]
 8003082:	697a      	ldr	r2, [r7, #20]
 8003084:	621a      	str	r2, [r3, #32]
}
 8003086:	bf00      	nop
 8003088:	371c      	adds	r7, #28
 800308a:	46bd      	mov	sp, r7
 800308c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003090:	4770      	bx	lr

08003092 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003092:	b480      	push	{r7}
 8003094:	b087      	sub	sp, #28
 8003096:	af00      	add	r7, sp, #0
 8003098:	60f8      	str	r0, [r7, #12]
 800309a:	60b9      	str	r1, [r7, #8]
 800309c:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800309e:	68fb      	ldr	r3, [r7, #12]
 80030a0:	6a1b      	ldr	r3, [r3, #32]
 80030a2:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80030a4:	68fb      	ldr	r3, [r7, #12]
 80030a6:	6a1b      	ldr	r3, [r3, #32]
 80030a8:	f023 0210 	bic.w	r2, r3, #16
 80030ac:	68fb      	ldr	r3, [r7, #12]
 80030ae:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80030b0:	68fb      	ldr	r3, [r7, #12]
 80030b2:	699b      	ldr	r3, [r3, #24]
 80030b4:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80030b6:	693b      	ldr	r3, [r7, #16]
 80030b8:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80030bc:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	031b      	lsls	r3, r3, #12
 80030c2:	693a      	ldr	r2, [r7, #16]
 80030c4:	4313      	orrs	r3, r2
 80030c6:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80030c8:	697b      	ldr	r3, [r7, #20]
 80030ca:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 80030ce:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 80030d0:	68bb      	ldr	r3, [r7, #8]
 80030d2:	011b      	lsls	r3, r3, #4
 80030d4:	697a      	ldr	r2, [r7, #20]
 80030d6:	4313      	orrs	r3, r2
 80030d8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 80030da:	68fb      	ldr	r3, [r7, #12]
 80030dc:	693a      	ldr	r2, [r7, #16]
 80030de:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80030e0:	68fb      	ldr	r3, [r7, #12]
 80030e2:	697a      	ldr	r2, [r7, #20]
 80030e4:	621a      	str	r2, [r3, #32]
}
 80030e6:	bf00      	nop
 80030e8:	371c      	adds	r7, #28
 80030ea:	46bd      	mov	sp, r7
 80030ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030f0:	4770      	bx	lr

080030f2 <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80030f2:	b480      	push	{r7}
 80030f4:	b085      	sub	sp, #20
 80030f6:	af00      	add	r7, sp, #0
 80030f8:	6078      	str	r0, [r7, #4]
 80030fa:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	689b      	ldr	r3, [r3, #8]
 8003100:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8003102:	68fb      	ldr	r3, [r7, #12]
 8003104:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 8003108:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800310c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800310e:	683a      	ldr	r2, [r7, #0]
 8003110:	68fb      	ldr	r3, [r7, #12]
 8003112:	4313      	orrs	r3, r2
 8003114:	f043 0307 	orr.w	r3, r3, #7
 8003118:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	68fa      	ldr	r2, [r7, #12]
 800311e:	609a      	str	r2, [r3, #8]
}
 8003120:	bf00      	nop
 8003122:	3714      	adds	r7, #20
 8003124:	46bd      	mov	sp, r7
 8003126:	f85d 7b04 	ldr.w	r7, [sp], #4
 800312a:	4770      	bx	lr

0800312c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800312c:	b480      	push	{r7}
 800312e:	b087      	sub	sp, #28
 8003130:	af00      	add	r7, sp, #0
 8003132:	60f8      	str	r0, [r7, #12]
 8003134:	60b9      	str	r1, [r7, #8]
 8003136:	607a      	str	r2, [r7, #4]
 8003138:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800313a:	68fb      	ldr	r3, [r7, #12]
 800313c:	689b      	ldr	r3, [r3, #8]
 800313e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003140:	697b      	ldr	r3, [r7, #20]
 8003142:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8003146:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003148:	683b      	ldr	r3, [r7, #0]
 800314a:	021a      	lsls	r2, r3, #8
 800314c:	687b      	ldr	r3, [r7, #4]
 800314e:	431a      	orrs	r2, r3
 8003150:	68bb      	ldr	r3, [r7, #8]
 8003152:	4313      	orrs	r3, r2
 8003154:	697a      	ldr	r2, [r7, #20]
 8003156:	4313      	orrs	r3, r2
 8003158:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800315a:	68fb      	ldr	r3, [r7, #12]
 800315c:	697a      	ldr	r2, [r7, #20]
 800315e:	609a      	str	r2, [r3, #8]
}
 8003160:	bf00      	nop
 8003162:	371c      	adds	r7, #28
 8003164:	46bd      	mov	sp, r7
 8003166:	f85d 7b04 	ldr.w	r7, [sp], #4
 800316a:	4770      	bx	lr

0800316c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800316c:	b480      	push	{r7}
 800316e:	b087      	sub	sp, #28
 8003170:	af00      	add	r7, sp, #0
 8003172:	60f8      	str	r0, [r7, #12]
 8003174:	60b9      	str	r1, [r7, #8]
 8003176:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8003178:	68bb      	ldr	r3, [r7, #8]
 800317a:	f003 031f 	and.w	r3, r3, #31
 800317e:	2201      	movs	r2, #1
 8003180:	fa02 f303 	lsl.w	r3, r2, r3
 8003184:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8003186:	68fb      	ldr	r3, [r7, #12]
 8003188:	6a1a      	ldr	r2, [r3, #32]
 800318a:	697b      	ldr	r3, [r7, #20]
 800318c:	43db      	mvns	r3, r3
 800318e:	401a      	ands	r2, r3
 8003190:	68fb      	ldr	r3, [r7, #12]
 8003192:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8003194:	68fb      	ldr	r3, [r7, #12]
 8003196:	6a1a      	ldr	r2, [r3, #32]
 8003198:	68bb      	ldr	r3, [r7, #8]
 800319a:	f003 031f 	and.w	r3, r3, #31
 800319e:	6879      	ldr	r1, [r7, #4]
 80031a0:	fa01 f303 	lsl.w	r3, r1, r3
 80031a4:	431a      	orrs	r2, r3
 80031a6:	68fb      	ldr	r3, [r7, #12]
 80031a8:	621a      	str	r2, [r3, #32]
}
 80031aa:	bf00      	nop
 80031ac:	371c      	adds	r7, #28
 80031ae:	46bd      	mov	sp, r7
 80031b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031b4:	4770      	bx	lr
	...

080031b8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80031b8:	b480      	push	{r7}
 80031ba:	b085      	sub	sp, #20
 80031bc:	af00      	add	r7, sp, #0
 80031be:	6078      	str	r0, [r7, #4]
 80031c0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80031c8:	2b01      	cmp	r3, #1
 80031ca:	d101      	bne.n	80031d0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80031cc:	2302      	movs	r3, #2
 80031ce:	e074      	b.n	80032ba <HAL_TIMEx_MasterConfigSynchronization+0x102>
 80031d0:	687b      	ldr	r3, [r7, #4]
 80031d2:	2201      	movs	r2, #1
 80031d4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	2202      	movs	r2, #2
 80031dc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	681b      	ldr	r3, [r3, #0]
 80031e4:	685b      	ldr	r3, [r3, #4]
 80031e6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	681b      	ldr	r3, [r3, #0]
 80031ec:	689b      	ldr	r3, [r3, #8]
 80031ee:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	681b      	ldr	r3, [r3, #0]
 80031f4:	4a34      	ldr	r2, [pc, #208]	@ (80032c8 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 80031f6:	4293      	cmp	r3, r2
 80031f8:	d009      	beq.n	800320e <HAL_TIMEx_MasterConfigSynchronization+0x56>
 80031fa:	687b      	ldr	r3, [r7, #4]
 80031fc:	681b      	ldr	r3, [r3, #0]
 80031fe:	4a33      	ldr	r2, [pc, #204]	@ (80032cc <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8003200:	4293      	cmp	r3, r2
 8003202:	d004      	beq.n	800320e <HAL_TIMEx_MasterConfigSynchronization+0x56>
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	681b      	ldr	r3, [r3, #0]
 8003208:	4a31      	ldr	r2, [pc, #196]	@ (80032d0 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800320a:	4293      	cmp	r3, r2
 800320c:	d108      	bne.n	8003220 <HAL_TIMEx_MasterConfigSynchronization+0x68>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800320e:	68fb      	ldr	r3, [r7, #12]
 8003210:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8003214:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8003216:	683b      	ldr	r3, [r7, #0]
 8003218:	685b      	ldr	r3, [r3, #4]
 800321a:	68fa      	ldr	r2, [r7, #12]
 800321c:	4313      	orrs	r3, r2
 800321e:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8003220:	68fb      	ldr	r3, [r7, #12]
 8003222:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 8003226:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800322a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800322c:	683b      	ldr	r3, [r7, #0]
 800322e:	681b      	ldr	r3, [r3, #0]
 8003230:	68fa      	ldr	r2, [r7, #12]
 8003232:	4313      	orrs	r3, r2
 8003234:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	681b      	ldr	r3, [r3, #0]
 800323a:	68fa      	ldr	r2, [r7, #12]
 800323c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	681b      	ldr	r3, [r3, #0]
 8003242:	4a21      	ldr	r2, [pc, #132]	@ (80032c8 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 8003244:	4293      	cmp	r3, r2
 8003246:	d022      	beq.n	800328e <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8003248:	687b      	ldr	r3, [r7, #4]
 800324a:	681b      	ldr	r3, [r3, #0]
 800324c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003250:	d01d      	beq.n	800328e <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	681b      	ldr	r3, [r3, #0]
 8003256:	4a1f      	ldr	r2, [pc, #124]	@ (80032d4 <HAL_TIMEx_MasterConfigSynchronization+0x11c>)
 8003258:	4293      	cmp	r3, r2
 800325a:	d018      	beq.n	800328e <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	681b      	ldr	r3, [r3, #0]
 8003260:	4a1d      	ldr	r2, [pc, #116]	@ (80032d8 <HAL_TIMEx_MasterConfigSynchronization+0x120>)
 8003262:	4293      	cmp	r3, r2
 8003264:	d013      	beq.n	800328e <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	681b      	ldr	r3, [r3, #0]
 800326a:	4a1c      	ldr	r2, [pc, #112]	@ (80032dc <HAL_TIMEx_MasterConfigSynchronization+0x124>)
 800326c:	4293      	cmp	r3, r2
 800326e:	d00e      	beq.n	800328e <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	681b      	ldr	r3, [r3, #0]
 8003274:	4a15      	ldr	r2, [pc, #84]	@ (80032cc <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 8003276:	4293      	cmp	r3, r2
 8003278:	d009      	beq.n	800328e <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800327a:	687b      	ldr	r3, [r7, #4]
 800327c:	681b      	ldr	r3, [r3, #0]
 800327e:	4a18      	ldr	r2, [pc, #96]	@ (80032e0 <HAL_TIMEx_MasterConfigSynchronization+0x128>)
 8003280:	4293      	cmp	r3, r2
 8003282:	d004      	beq.n	800328e <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	681b      	ldr	r3, [r3, #0]
 8003288:	4a11      	ldr	r2, [pc, #68]	@ (80032d0 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800328a:	4293      	cmp	r3, r2
 800328c:	d10c      	bne.n	80032a8 <HAL_TIMEx_MasterConfigSynchronization+0xf0>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800328e:	68bb      	ldr	r3, [r7, #8]
 8003290:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003294:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8003296:	683b      	ldr	r3, [r7, #0]
 8003298:	689b      	ldr	r3, [r3, #8]
 800329a:	68ba      	ldr	r2, [r7, #8]
 800329c:	4313      	orrs	r3, r2
 800329e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	681b      	ldr	r3, [r3, #0]
 80032a4:	68ba      	ldr	r2, [r7, #8]
 80032a6:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	2201      	movs	r2, #1
 80032ac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80032b0:	687b      	ldr	r3, [r7, #4]
 80032b2:	2200      	movs	r2, #0
 80032b4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80032b8:	2300      	movs	r3, #0
}
 80032ba:	4618      	mov	r0, r3
 80032bc:	3714      	adds	r7, #20
 80032be:	46bd      	mov	sp, r7
 80032c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032c4:	4770      	bx	lr
 80032c6:	bf00      	nop
 80032c8:	40012c00 	.word	0x40012c00
 80032cc:	40013400 	.word	0x40013400
 80032d0:	40015000 	.word	0x40015000
 80032d4:	40000400 	.word	0x40000400
 80032d8:	40000800 	.word	0x40000800
 80032dc:	40000c00 	.word	0x40000c00
 80032e0:	40014000 	.word	0x40014000

080032e4 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80032e4:	b580      	push	{r7, lr}
 80032e6:	b082      	sub	sp, #8
 80032e8:	af00      	add	r7, sp, #0
 80032ea:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	2b00      	cmp	r3, #0
 80032f0:	d101      	bne.n	80032f6 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80032f2:	2301      	movs	r3, #1
 80032f4:	e042      	b.n	800337c <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80032fc:	2b00      	cmp	r3, #0
 80032fe:	d106      	bne.n	800330e <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8003300:	687b      	ldr	r3, [r7, #4]
 8003302:	2200      	movs	r2, #0
 8003304:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8003308:	6878      	ldr	r0, [r7, #4]
 800330a:	f000 f83b 	bl	8003384 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800330e:	687b      	ldr	r3, [r7, #4]
 8003310:	2224      	movs	r2, #36	@ 0x24
 8003312:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	681b      	ldr	r3, [r3, #0]
 800331a:	681a      	ldr	r2, [r3, #0]
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	681b      	ldr	r3, [r3, #0]
 8003320:	f022 0201 	bic.w	r2, r2, #1
 8003324:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800332a:	2b00      	cmp	r3, #0
 800332c:	d002      	beq.n	8003334 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 800332e:	6878      	ldr	r0, [r7, #4]
 8003330:	f000 fbbc 	bl	8003aac <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 8003334:	6878      	ldr	r0, [r7, #4]
 8003336:	f000 f8bd 	bl	80034b4 <UART_SetConfig>
 800333a:	4603      	mov	r3, r0
 800333c:	2b01      	cmp	r3, #1
 800333e:	d101      	bne.n	8003344 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8003340:	2301      	movs	r3, #1
 8003342:	e01b      	b.n	800337c <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	681b      	ldr	r3, [r3, #0]
 8003348:	685a      	ldr	r2, [r3, #4]
 800334a:	687b      	ldr	r3, [r7, #4]
 800334c:	681b      	ldr	r3, [r3, #0]
 800334e:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8003352:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	681b      	ldr	r3, [r3, #0]
 8003358:	689a      	ldr	r2, [r3, #8]
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	681b      	ldr	r3, [r3, #0]
 800335e:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8003362:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	681b      	ldr	r3, [r3, #0]
 8003368:	681a      	ldr	r2, [r3, #0]
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	681b      	ldr	r3, [r3, #0]
 800336e:	f042 0201 	orr.w	r2, r2, #1
 8003372:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8003374:	6878      	ldr	r0, [r7, #4]
 8003376:	f000 fc3b 	bl	8003bf0 <UART_CheckIdleState>
 800337a:	4603      	mov	r3, r0
}
 800337c:	4618      	mov	r0, r3
 800337e:	3708      	adds	r7, #8
 8003380:	46bd      	mov	sp, r7
 8003382:	bd80      	pop	{r7, pc}

08003384 <HAL_UART_MspInit>:
  * @brief Initialize the UART MSP.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_MspInit(UART_HandleTypeDef *huart)
{
 8003384:	b480      	push	{r7}
 8003386:	b083      	sub	sp, #12
 8003388:	af00      	add	r7, sp, #0
 800338a:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_MspInit can be implemented in the user file
   */
}
 800338c:	bf00      	nop
 800338e:	370c      	adds	r7, #12
 8003390:	46bd      	mov	sp, r7
 8003392:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003396:	4770      	bx	lr

08003398 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003398:	b580      	push	{r7, lr}
 800339a:	b08a      	sub	sp, #40	@ 0x28
 800339c:	af02      	add	r7, sp, #8
 800339e:	60f8      	str	r0, [r7, #12]
 80033a0:	60b9      	str	r1, [r7, #8]
 80033a2:	603b      	str	r3, [r7, #0]
 80033a4:	4613      	mov	r3, r2
 80033a6:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80033a8:	68fb      	ldr	r3, [r7, #12]
 80033aa:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80033ae:	2b20      	cmp	r3, #32
 80033b0:	d17b      	bne.n	80034aa <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 80033b2:	68bb      	ldr	r3, [r7, #8]
 80033b4:	2b00      	cmp	r3, #0
 80033b6:	d002      	beq.n	80033be <HAL_UART_Transmit+0x26>
 80033b8:	88fb      	ldrh	r3, [r7, #6]
 80033ba:	2b00      	cmp	r3, #0
 80033bc:	d101      	bne.n	80033c2 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 80033be:	2301      	movs	r3, #1
 80033c0:	e074      	b.n	80034ac <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80033c2:	68fb      	ldr	r3, [r7, #12]
 80033c4:	2200      	movs	r2, #0
 80033c6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80033ca:	68fb      	ldr	r3, [r7, #12]
 80033cc:	2221      	movs	r2, #33	@ 0x21
 80033ce:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80033d2:	f7fd fde7 	bl	8000fa4 <HAL_GetTick>
 80033d6:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 80033d8:	68fb      	ldr	r3, [r7, #12]
 80033da:	88fa      	ldrh	r2, [r7, #6]
 80033dc:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 80033e0:	68fb      	ldr	r3, [r7, #12]
 80033e2:	88fa      	ldrh	r2, [r7, #6]
 80033e4:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80033e8:	68fb      	ldr	r3, [r7, #12]
 80033ea:	689b      	ldr	r3, [r3, #8]
 80033ec:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80033f0:	d108      	bne.n	8003404 <HAL_UART_Transmit+0x6c>
 80033f2:	68fb      	ldr	r3, [r7, #12]
 80033f4:	691b      	ldr	r3, [r3, #16]
 80033f6:	2b00      	cmp	r3, #0
 80033f8:	d104      	bne.n	8003404 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80033fa:	2300      	movs	r3, #0
 80033fc:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80033fe:	68bb      	ldr	r3, [r7, #8]
 8003400:	61bb      	str	r3, [r7, #24]
 8003402:	e003      	b.n	800340c <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8003404:	68bb      	ldr	r3, [r7, #8]
 8003406:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8003408:	2300      	movs	r3, #0
 800340a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800340c:	e030      	b.n	8003470 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800340e:	683b      	ldr	r3, [r7, #0]
 8003410:	9300      	str	r3, [sp, #0]
 8003412:	697b      	ldr	r3, [r7, #20]
 8003414:	2200      	movs	r2, #0
 8003416:	2180      	movs	r1, #128	@ 0x80
 8003418:	68f8      	ldr	r0, [r7, #12]
 800341a:	f000 fc93 	bl	8003d44 <UART_WaitOnFlagUntilTimeout>
 800341e:	4603      	mov	r3, r0
 8003420:	2b00      	cmp	r3, #0
 8003422:	d005      	beq.n	8003430 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 8003424:	68fb      	ldr	r3, [r7, #12]
 8003426:	2220      	movs	r2, #32
 8003428:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 800342c:	2303      	movs	r3, #3
 800342e:	e03d      	b.n	80034ac <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 8003430:	69fb      	ldr	r3, [r7, #28]
 8003432:	2b00      	cmp	r3, #0
 8003434:	d10b      	bne.n	800344e <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8003436:	69bb      	ldr	r3, [r7, #24]
 8003438:	881b      	ldrh	r3, [r3, #0]
 800343a:	461a      	mov	r2, r3
 800343c:	68fb      	ldr	r3, [r7, #12]
 800343e:	681b      	ldr	r3, [r3, #0]
 8003440:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8003444:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 8003446:	69bb      	ldr	r3, [r7, #24]
 8003448:	3302      	adds	r3, #2
 800344a:	61bb      	str	r3, [r7, #24]
 800344c:	e007      	b.n	800345e <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800344e:	69fb      	ldr	r3, [r7, #28]
 8003450:	781a      	ldrb	r2, [r3, #0]
 8003452:	68fb      	ldr	r3, [r7, #12]
 8003454:	681b      	ldr	r3, [r3, #0]
 8003456:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 8003458:	69fb      	ldr	r3, [r7, #28]
 800345a:	3301      	adds	r3, #1
 800345c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800345e:	68fb      	ldr	r3, [r7, #12]
 8003460:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8003464:	b29b      	uxth	r3, r3
 8003466:	3b01      	subs	r3, #1
 8003468:	b29a      	uxth	r2, r3
 800346a:	68fb      	ldr	r3, [r7, #12]
 800346c:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 8003470:	68fb      	ldr	r3, [r7, #12]
 8003472:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8003476:	b29b      	uxth	r3, r3
 8003478:	2b00      	cmp	r3, #0
 800347a:	d1c8      	bne.n	800340e <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800347c:	683b      	ldr	r3, [r7, #0]
 800347e:	9300      	str	r3, [sp, #0]
 8003480:	697b      	ldr	r3, [r7, #20]
 8003482:	2200      	movs	r2, #0
 8003484:	2140      	movs	r1, #64	@ 0x40
 8003486:	68f8      	ldr	r0, [r7, #12]
 8003488:	f000 fc5c 	bl	8003d44 <UART_WaitOnFlagUntilTimeout>
 800348c:	4603      	mov	r3, r0
 800348e:	2b00      	cmp	r3, #0
 8003490:	d005      	beq.n	800349e <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 8003492:	68fb      	ldr	r3, [r7, #12]
 8003494:	2220      	movs	r2, #32
 8003496:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 800349a:	2303      	movs	r3, #3
 800349c:	e006      	b.n	80034ac <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800349e:	68fb      	ldr	r3, [r7, #12]
 80034a0:	2220      	movs	r2, #32
 80034a2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 80034a6:	2300      	movs	r3, #0
 80034a8:	e000      	b.n	80034ac <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 80034aa:	2302      	movs	r3, #2
  }
}
 80034ac:	4618      	mov	r0, r3
 80034ae:	3720      	adds	r7, #32
 80034b0:	46bd      	mov	sp, r7
 80034b2:	bd80      	pop	{r7, pc}

080034b4 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80034b4:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80034b8:	b08c      	sub	sp, #48	@ 0x30
 80034ba:	af00      	add	r7, sp, #0
 80034bc:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80034be:	2300      	movs	r3, #0
 80034c0:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80034c4:	697b      	ldr	r3, [r7, #20]
 80034c6:	689a      	ldr	r2, [r3, #8]
 80034c8:	697b      	ldr	r3, [r7, #20]
 80034ca:	691b      	ldr	r3, [r3, #16]
 80034cc:	431a      	orrs	r2, r3
 80034ce:	697b      	ldr	r3, [r7, #20]
 80034d0:	695b      	ldr	r3, [r3, #20]
 80034d2:	431a      	orrs	r2, r3
 80034d4:	697b      	ldr	r3, [r7, #20]
 80034d6:	69db      	ldr	r3, [r3, #28]
 80034d8:	4313      	orrs	r3, r2
 80034da:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 80034dc:	697b      	ldr	r3, [r7, #20]
 80034de:	681b      	ldr	r3, [r3, #0]
 80034e0:	681a      	ldr	r2, [r3, #0]
 80034e2:	4baa      	ldr	r3, [pc, #680]	@ (800378c <UART_SetConfig+0x2d8>)
 80034e4:	4013      	ands	r3, r2
 80034e6:	697a      	ldr	r2, [r7, #20]
 80034e8:	6812      	ldr	r2, [r2, #0]
 80034ea:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80034ec:	430b      	orrs	r3, r1
 80034ee:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80034f0:	697b      	ldr	r3, [r7, #20]
 80034f2:	681b      	ldr	r3, [r3, #0]
 80034f4:	685b      	ldr	r3, [r3, #4]
 80034f6:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 80034fa:	697b      	ldr	r3, [r7, #20]
 80034fc:	68da      	ldr	r2, [r3, #12]
 80034fe:	697b      	ldr	r3, [r7, #20]
 8003500:	681b      	ldr	r3, [r3, #0]
 8003502:	430a      	orrs	r2, r1
 8003504:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8003506:	697b      	ldr	r3, [r7, #20]
 8003508:	699b      	ldr	r3, [r3, #24]
 800350a:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800350c:	697b      	ldr	r3, [r7, #20]
 800350e:	681b      	ldr	r3, [r3, #0]
 8003510:	4a9f      	ldr	r2, [pc, #636]	@ (8003790 <UART_SetConfig+0x2dc>)
 8003512:	4293      	cmp	r3, r2
 8003514:	d004      	beq.n	8003520 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8003516:	697b      	ldr	r3, [r7, #20]
 8003518:	6a1b      	ldr	r3, [r3, #32]
 800351a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800351c:	4313      	orrs	r3, r2
 800351e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8003520:	697b      	ldr	r3, [r7, #20]
 8003522:	681b      	ldr	r3, [r3, #0]
 8003524:	689b      	ldr	r3, [r3, #8]
 8003526:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 800352a:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 800352e:	697a      	ldr	r2, [r7, #20]
 8003530:	6812      	ldr	r2, [r2, #0]
 8003532:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8003534:	430b      	orrs	r3, r1
 8003536:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8003538:	697b      	ldr	r3, [r7, #20]
 800353a:	681b      	ldr	r3, [r3, #0]
 800353c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800353e:	f023 010f 	bic.w	r1, r3, #15
 8003542:	697b      	ldr	r3, [r7, #20]
 8003544:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003546:	697b      	ldr	r3, [r7, #20]
 8003548:	681b      	ldr	r3, [r3, #0]
 800354a:	430a      	orrs	r2, r1
 800354c:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800354e:	697b      	ldr	r3, [r7, #20]
 8003550:	681b      	ldr	r3, [r3, #0]
 8003552:	4a90      	ldr	r2, [pc, #576]	@ (8003794 <UART_SetConfig+0x2e0>)
 8003554:	4293      	cmp	r3, r2
 8003556:	d125      	bne.n	80035a4 <UART_SetConfig+0xf0>
 8003558:	4b8f      	ldr	r3, [pc, #572]	@ (8003798 <UART_SetConfig+0x2e4>)
 800355a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800355e:	f003 0303 	and.w	r3, r3, #3
 8003562:	2b03      	cmp	r3, #3
 8003564:	d81a      	bhi.n	800359c <UART_SetConfig+0xe8>
 8003566:	a201      	add	r2, pc, #4	@ (adr r2, 800356c <UART_SetConfig+0xb8>)
 8003568:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800356c:	0800357d 	.word	0x0800357d
 8003570:	0800358d 	.word	0x0800358d
 8003574:	08003585 	.word	0x08003585
 8003578:	08003595 	.word	0x08003595
 800357c:	2301      	movs	r3, #1
 800357e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003582:	e116      	b.n	80037b2 <UART_SetConfig+0x2fe>
 8003584:	2302      	movs	r3, #2
 8003586:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800358a:	e112      	b.n	80037b2 <UART_SetConfig+0x2fe>
 800358c:	2304      	movs	r3, #4
 800358e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003592:	e10e      	b.n	80037b2 <UART_SetConfig+0x2fe>
 8003594:	2308      	movs	r3, #8
 8003596:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800359a:	e10a      	b.n	80037b2 <UART_SetConfig+0x2fe>
 800359c:	2310      	movs	r3, #16
 800359e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80035a2:	e106      	b.n	80037b2 <UART_SetConfig+0x2fe>
 80035a4:	697b      	ldr	r3, [r7, #20]
 80035a6:	681b      	ldr	r3, [r3, #0]
 80035a8:	4a7c      	ldr	r2, [pc, #496]	@ (800379c <UART_SetConfig+0x2e8>)
 80035aa:	4293      	cmp	r3, r2
 80035ac:	d138      	bne.n	8003620 <UART_SetConfig+0x16c>
 80035ae:	4b7a      	ldr	r3, [pc, #488]	@ (8003798 <UART_SetConfig+0x2e4>)
 80035b0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80035b4:	f003 030c 	and.w	r3, r3, #12
 80035b8:	2b0c      	cmp	r3, #12
 80035ba:	d82d      	bhi.n	8003618 <UART_SetConfig+0x164>
 80035bc:	a201      	add	r2, pc, #4	@ (adr r2, 80035c4 <UART_SetConfig+0x110>)
 80035be:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80035c2:	bf00      	nop
 80035c4:	080035f9 	.word	0x080035f9
 80035c8:	08003619 	.word	0x08003619
 80035cc:	08003619 	.word	0x08003619
 80035d0:	08003619 	.word	0x08003619
 80035d4:	08003609 	.word	0x08003609
 80035d8:	08003619 	.word	0x08003619
 80035dc:	08003619 	.word	0x08003619
 80035e0:	08003619 	.word	0x08003619
 80035e4:	08003601 	.word	0x08003601
 80035e8:	08003619 	.word	0x08003619
 80035ec:	08003619 	.word	0x08003619
 80035f0:	08003619 	.word	0x08003619
 80035f4:	08003611 	.word	0x08003611
 80035f8:	2300      	movs	r3, #0
 80035fa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80035fe:	e0d8      	b.n	80037b2 <UART_SetConfig+0x2fe>
 8003600:	2302      	movs	r3, #2
 8003602:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003606:	e0d4      	b.n	80037b2 <UART_SetConfig+0x2fe>
 8003608:	2304      	movs	r3, #4
 800360a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800360e:	e0d0      	b.n	80037b2 <UART_SetConfig+0x2fe>
 8003610:	2308      	movs	r3, #8
 8003612:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003616:	e0cc      	b.n	80037b2 <UART_SetConfig+0x2fe>
 8003618:	2310      	movs	r3, #16
 800361a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800361e:	e0c8      	b.n	80037b2 <UART_SetConfig+0x2fe>
 8003620:	697b      	ldr	r3, [r7, #20]
 8003622:	681b      	ldr	r3, [r3, #0]
 8003624:	4a5e      	ldr	r2, [pc, #376]	@ (80037a0 <UART_SetConfig+0x2ec>)
 8003626:	4293      	cmp	r3, r2
 8003628:	d125      	bne.n	8003676 <UART_SetConfig+0x1c2>
 800362a:	4b5b      	ldr	r3, [pc, #364]	@ (8003798 <UART_SetConfig+0x2e4>)
 800362c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003630:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8003634:	2b30      	cmp	r3, #48	@ 0x30
 8003636:	d016      	beq.n	8003666 <UART_SetConfig+0x1b2>
 8003638:	2b30      	cmp	r3, #48	@ 0x30
 800363a:	d818      	bhi.n	800366e <UART_SetConfig+0x1ba>
 800363c:	2b20      	cmp	r3, #32
 800363e:	d00a      	beq.n	8003656 <UART_SetConfig+0x1a2>
 8003640:	2b20      	cmp	r3, #32
 8003642:	d814      	bhi.n	800366e <UART_SetConfig+0x1ba>
 8003644:	2b00      	cmp	r3, #0
 8003646:	d002      	beq.n	800364e <UART_SetConfig+0x19a>
 8003648:	2b10      	cmp	r3, #16
 800364a:	d008      	beq.n	800365e <UART_SetConfig+0x1aa>
 800364c:	e00f      	b.n	800366e <UART_SetConfig+0x1ba>
 800364e:	2300      	movs	r3, #0
 8003650:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003654:	e0ad      	b.n	80037b2 <UART_SetConfig+0x2fe>
 8003656:	2302      	movs	r3, #2
 8003658:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800365c:	e0a9      	b.n	80037b2 <UART_SetConfig+0x2fe>
 800365e:	2304      	movs	r3, #4
 8003660:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003664:	e0a5      	b.n	80037b2 <UART_SetConfig+0x2fe>
 8003666:	2308      	movs	r3, #8
 8003668:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800366c:	e0a1      	b.n	80037b2 <UART_SetConfig+0x2fe>
 800366e:	2310      	movs	r3, #16
 8003670:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003674:	e09d      	b.n	80037b2 <UART_SetConfig+0x2fe>
 8003676:	697b      	ldr	r3, [r7, #20]
 8003678:	681b      	ldr	r3, [r3, #0]
 800367a:	4a4a      	ldr	r2, [pc, #296]	@ (80037a4 <UART_SetConfig+0x2f0>)
 800367c:	4293      	cmp	r3, r2
 800367e:	d125      	bne.n	80036cc <UART_SetConfig+0x218>
 8003680:	4b45      	ldr	r3, [pc, #276]	@ (8003798 <UART_SetConfig+0x2e4>)
 8003682:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8003686:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800368a:	2bc0      	cmp	r3, #192	@ 0xc0
 800368c:	d016      	beq.n	80036bc <UART_SetConfig+0x208>
 800368e:	2bc0      	cmp	r3, #192	@ 0xc0
 8003690:	d818      	bhi.n	80036c4 <UART_SetConfig+0x210>
 8003692:	2b80      	cmp	r3, #128	@ 0x80
 8003694:	d00a      	beq.n	80036ac <UART_SetConfig+0x1f8>
 8003696:	2b80      	cmp	r3, #128	@ 0x80
 8003698:	d814      	bhi.n	80036c4 <UART_SetConfig+0x210>
 800369a:	2b00      	cmp	r3, #0
 800369c:	d002      	beq.n	80036a4 <UART_SetConfig+0x1f0>
 800369e:	2b40      	cmp	r3, #64	@ 0x40
 80036a0:	d008      	beq.n	80036b4 <UART_SetConfig+0x200>
 80036a2:	e00f      	b.n	80036c4 <UART_SetConfig+0x210>
 80036a4:	2300      	movs	r3, #0
 80036a6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80036aa:	e082      	b.n	80037b2 <UART_SetConfig+0x2fe>
 80036ac:	2302      	movs	r3, #2
 80036ae:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80036b2:	e07e      	b.n	80037b2 <UART_SetConfig+0x2fe>
 80036b4:	2304      	movs	r3, #4
 80036b6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80036ba:	e07a      	b.n	80037b2 <UART_SetConfig+0x2fe>
 80036bc:	2308      	movs	r3, #8
 80036be:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80036c2:	e076      	b.n	80037b2 <UART_SetConfig+0x2fe>
 80036c4:	2310      	movs	r3, #16
 80036c6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80036ca:	e072      	b.n	80037b2 <UART_SetConfig+0x2fe>
 80036cc:	697b      	ldr	r3, [r7, #20]
 80036ce:	681b      	ldr	r3, [r3, #0]
 80036d0:	4a35      	ldr	r2, [pc, #212]	@ (80037a8 <UART_SetConfig+0x2f4>)
 80036d2:	4293      	cmp	r3, r2
 80036d4:	d12a      	bne.n	800372c <UART_SetConfig+0x278>
 80036d6:	4b30      	ldr	r3, [pc, #192]	@ (8003798 <UART_SetConfig+0x2e4>)
 80036d8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80036dc:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80036e0:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80036e4:	d01a      	beq.n	800371c <UART_SetConfig+0x268>
 80036e6:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80036ea:	d81b      	bhi.n	8003724 <UART_SetConfig+0x270>
 80036ec:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80036f0:	d00c      	beq.n	800370c <UART_SetConfig+0x258>
 80036f2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80036f6:	d815      	bhi.n	8003724 <UART_SetConfig+0x270>
 80036f8:	2b00      	cmp	r3, #0
 80036fa:	d003      	beq.n	8003704 <UART_SetConfig+0x250>
 80036fc:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003700:	d008      	beq.n	8003714 <UART_SetConfig+0x260>
 8003702:	e00f      	b.n	8003724 <UART_SetConfig+0x270>
 8003704:	2300      	movs	r3, #0
 8003706:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800370a:	e052      	b.n	80037b2 <UART_SetConfig+0x2fe>
 800370c:	2302      	movs	r3, #2
 800370e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003712:	e04e      	b.n	80037b2 <UART_SetConfig+0x2fe>
 8003714:	2304      	movs	r3, #4
 8003716:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800371a:	e04a      	b.n	80037b2 <UART_SetConfig+0x2fe>
 800371c:	2308      	movs	r3, #8
 800371e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003722:	e046      	b.n	80037b2 <UART_SetConfig+0x2fe>
 8003724:	2310      	movs	r3, #16
 8003726:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800372a:	e042      	b.n	80037b2 <UART_SetConfig+0x2fe>
 800372c:	697b      	ldr	r3, [r7, #20]
 800372e:	681b      	ldr	r3, [r3, #0]
 8003730:	4a17      	ldr	r2, [pc, #92]	@ (8003790 <UART_SetConfig+0x2dc>)
 8003732:	4293      	cmp	r3, r2
 8003734:	d13a      	bne.n	80037ac <UART_SetConfig+0x2f8>
 8003736:	4b18      	ldr	r3, [pc, #96]	@ (8003798 <UART_SetConfig+0x2e4>)
 8003738:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800373c:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8003740:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8003744:	d01a      	beq.n	800377c <UART_SetConfig+0x2c8>
 8003746:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800374a:	d81b      	bhi.n	8003784 <UART_SetConfig+0x2d0>
 800374c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003750:	d00c      	beq.n	800376c <UART_SetConfig+0x2b8>
 8003752:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003756:	d815      	bhi.n	8003784 <UART_SetConfig+0x2d0>
 8003758:	2b00      	cmp	r3, #0
 800375a:	d003      	beq.n	8003764 <UART_SetConfig+0x2b0>
 800375c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003760:	d008      	beq.n	8003774 <UART_SetConfig+0x2c0>
 8003762:	e00f      	b.n	8003784 <UART_SetConfig+0x2d0>
 8003764:	2300      	movs	r3, #0
 8003766:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800376a:	e022      	b.n	80037b2 <UART_SetConfig+0x2fe>
 800376c:	2302      	movs	r3, #2
 800376e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003772:	e01e      	b.n	80037b2 <UART_SetConfig+0x2fe>
 8003774:	2304      	movs	r3, #4
 8003776:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800377a:	e01a      	b.n	80037b2 <UART_SetConfig+0x2fe>
 800377c:	2308      	movs	r3, #8
 800377e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8003782:	e016      	b.n	80037b2 <UART_SetConfig+0x2fe>
 8003784:	2310      	movs	r3, #16
 8003786:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800378a:	e012      	b.n	80037b2 <UART_SetConfig+0x2fe>
 800378c:	cfff69f3 	.word	0xcfff69f3
 8003790:	40008000 	.word	0x40008000
 8003794:	40013800 	.word	0x40013800
 8003798:	40021000 	.word	0x40021000
 800379c:	40004400 	.word	0x40004400
 80037a0:	40004800 	.word	0x40004800
 80037a4:	40004c00 	.word	0x40004c00
 80037a8:	40005000 	.word	0x40005000
 80037ac:	2310      	movs	r3, #16
 80037ae:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80037b2:	697b      	ldr	r3, [r7, #20]
 80037b4:	681b      	ldr	r3, [r3, #0]
 80037b6:	4aae      	ldr	r2, [pc, #696]	@ (8003a70 <UART_SetConfig+0x5bc>)
 80037b8:	4293      	cmp	r3, r2
 80037ba:	f040 8097 	bne.w	80038ec <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80037be:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80037c2:	2b08      	cmp	r3, #8
 80037c4:	d823      	bhi.n	800380e <UART_SetConfig+0x35a>
 80037c6:	a201      	add	r2, pc, #4	@ (adr r2, 80037cc <UART_SetConfig+0x318>)
 80037c8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80037cc:	080037f1 	.word	0x080037f1
 80037d0:	0800380f 	.word	0x0800380f
 80037d4:	080037f9 	.word	0x080037f9
 80037d8:	0800380f 	.word	0x0800380f
 80037dc:	080037ff 	.word	0x080037ff
 80037e0:	0800380f 	.word	0x0800380f
 80037e4:	0800380f 	.word	0x0800380f
 80037e8:	0800380f 	.word	0x0800380f
 80037ec:	08003807 	.word	0x08003807
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80037f0:	f7fe fc76 	bl	80020e0 <HAL_RCC_GetPCLK1Freq>
 80037f4:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80037f6:	e010      	b.n	800381a <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80037f8:	4b9e      	ldr	r3, [pc, #632]	@ (8003a74 <UART_SetConfig+0x5c0>)
 80037fa:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80037fc:	e00d      	b.n	800381a <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80037fe:	f7fe fc01 	bl	8002004 <HAL_RCC_GetSysClockFreq>
 8003802:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8003804:	e009      	b.n	800381a <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003806:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800380a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800380c:	e005      	b.n	800381a <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 800380e:	2300      	movs	r3, #0
 8003810:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8003812:	2301      	movs	r3, #1
 8003814:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8003818:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800381a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800381c:	2b00      	cmp	r3, #0
 800381e:	f000 8130 	beq.w	8003a82 <UART_SetConfig+0x5ce>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8003822:	697b      	ldr	r3, [r7, #20]
 8003824:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003826:	4a94      	ldr	r2, [pc, #592]	@ (8003a78 <UART_SetConfig+0x5c4>)
 8003828:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800382c:	461a      	mov	r2, r3
 800382e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003830:	fbb3 f3f2 	udiv	r3, r3, r2
 8003834:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8003836:	697b      	ldr	r3, [r7, #20]
 8003838:	685a      	ldr	r2, [r3, #4]
 800383a:	4613      	mov	r3, r2
 800383c:	005b      	lsls	r3, r3, #1
 800383e:	4413      	add	r3, r2
 8003840:	69ba      	ldr	r2, [r7, #24]
 8003842:	429a      	cmp	r2, r3
 8003844:	d305      	bcc.n	8003852 <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8003846:	697b      	ldr	r3, [r7, #20]
 8003848:	685b      	ldr	r3, [r3, #4]
 800384a:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800384c:	69ba      	ldr	r2, [r7, #24]
 800384e:	429a      	cmp	r2, r3
 8003850:	d903      	bls.n	800385a <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 8003852:	2301      	movs	r3, #1
 8003854:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 8003858:	e113      	b.n	8003a82 <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800385a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800385c:	2200      	movs	r2, #0
 800385e:	60bb      	str	r3, [r7, #8]
 8003860:	60fa      	str	r2, [r7, #12]
 8003862:	697b      	ldr	r3, [r7, #20]
 8003864:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003866:	4a84      	ldr	r2, [pc, #528]	@ (8003a78 <UART_SetConfig+0x5c4>)
 8003868:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800386c:	b29b      	uxth	r3, r3
 800386e:	2200      	movs	r2, #0
 8003870:	603b      	str	r3, [r7, #0]
 8003872:	607a      	str	r2, [r7, #4]
 8003874:	e9d7 2300 	ldrd	r2, r3, [r7]
 8003878:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800387c:	f7fc fd20 	bl	80002c0 <__aeabi_uldivmod>
 8003880:	4602      	mov	r2, r0
 8003882:	460b      	mov	r3, r1
 8003884:	4610      	mov	r0, r2
 8003886:	4619      	mov	r1, r3
 8003888:	f04f 0200 	mov.w	r2, #0
 800388c:	f04f 0300 	mov.w	r3, #0
 8003890:	020b      	lsls	r3, r1, #8
 8003892:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8003896:	0202      	lsls	r2, r0, #8
 8003898:	6979      	ldr	r1, [r7, #20]
 800389a:	6849      	ldr	r1, [r1, #4]
 800389c:	0849      	lsrs	r1, r1, #1
 800389e:	2000      	movs	r0, #0
 80038a0:	460c      	mov	r4, r1
 80038a2:	4605      	mov	r5, r0
 80038a4:	eb12 0804 	adds.w	r8, r2, r4
 80038a8:	eb43 0905 	adc.w	r9, r3, r5
 80038ac:	697b      	ldr	r3, [r7, #20]
 80038ae:	685b      	ldr	r3, [r3, #4]
 80038b0:	2200      	movs	r2, #0
 80038b2:	469a      	mov	sl, r3
 80038b4:	4693      	mov	fp, r2
 80038b6:	4652      	mov	r2, sl
 80038b8:	465b      	mov	r3, fp
 80038ba:	4640      	mov	r0, r8
 80038bc:	4649      	mov	r1, r9
 80038be:	f7fc fcff 	bl	80002c0 <__aeabi_uldivmod>
 80038c2:	4602      	mov	r2, r0
 80038c4:	460b      	mov	r3, r1
 80038c6:	4613      	mov	r3, r2
 80038c8:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80038ca:	6a3b      	ldr	r3, [r7, #32]
 80038cc:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80038d0:	d308      	bcc.n	80038e4 <UART_SetConfig+0x430>
 80038d2:	6a3b      	ldr	r3, [r7, #32]
 80038d4:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80038d8:	d204      	bcs.n	80038e4 <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 80038da:	697b      	ldr	r3, [r7, #20]
 80038dc:	681b      	ldr	r3, [r3, #0]
 80038de:	6a3a      	ldr	r2, [r7, #32]
 80038e0:	60da      	str	r2, [r3, #12]
 80038e2:	e0ce      	b.n	8003a82 <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 80038e4:	2301      	movs	r3, #1
 80038e6:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 80038ea:	e0ca      	b.n	8003a82 <UART_SetConfig+0x5ce>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80038ec:	697b      	ldr	r3, [r7, #20]
 80038ee:	69db      	ldr	r3, [r3, #28]
 80038f0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80038f4:	d166      	bne.n	80039c4 <UART_SetConfig+0x510>
  {
    switch (clocksource)
 80038f6:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80038fa:	2b08      	cmp	r3, #8
 80038fc:	d827      	bhi.n	800394e <UART_SetConfig+0x49a>
 80038fe:	a201      	add	r2, pc, #4	@ (adr r2, 8003904 <UART_SetConfig+0x450>)
 8003900:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003904:	08003929 	.word	0x08003929
 8003908:	08003931 	.word	0x08003931
 800390c:	08003939 	.word	0x08003939
 8003910:	0800394f 	.word	0x0800394f
 8003914:	0800393f 	.word	0x0800393f
 8003918:	0800394f 	.word	0x0800394f
 800391c:	0800394f 	.word	0x0800394f
 8003920:	0800394f 	.word	0x0800394f
 8003924:	08003947 	.word	0x08003947
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8003928:	f7fe fbda 	bl	80020e0 <HAL_RCC_GetPCLK1Freq>
 800392c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800392e:	e014      	b.n	800395a <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003930:	f7fe fbec 	bl	800210c <HAL_RCC_GetPCLK2Freq>
 8003934:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8003936:	e010      	b.n	800395a <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003938:	4b4e      	ldr	r3, [pc, #312]	@ (8003a74 <UART_SetConfig+0x5c0>)
 800393a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800393c:	e00d      	b.n	800395a <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800393e:	f7fe fb61 	bl	8002004 <HAL_RCC_GetSysClockFreq>
 8003942:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8003944:	e009      	b.n	800395a <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003946:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800394a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800394c:	e005      	b.n	800395a <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 800394e:	2300      	movs	r3, #0
 8003950:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8003952:	2301      	movs	r3, #1
 8003954:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8003958:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800395a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800395c:	2b00      	cmp	r3, #0
 800395e:	f000 8090 	beq.w	8003a82 <UART_SetConfig+0x5ce>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8003962:	697b      	ldr	r3, [r7, #20]
 8003964:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003966:	4a44      	ldr	r2, [pc, #272]	@ (8003a78 <UART_SetConfig+0x5c4>)
 8003968:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800396c:	461a      	mov	r2, r3
 800396e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003970:	fbb3 f3f2 	udiv	r3, r3, r2
 8003974:	005a      	lsls	r2, r3, #1
 8003976:	697b      	ldr	r3, [r7, #20]
 8003978:	685b      	ldr	r3, [r3, #4]
 800397a:	085b      	lsrs	r3, r3, #1
 800397c:	441a      	add	r2, r3
 800397e:	697b      	ldr	r3, [r7, #20]
 8003980:	685b      	ldr	r3, [r3, #4]
 8003982:	fbb2 f3f3 	udiv	r3, r2, r3
 8003986:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003988:	6a3b      	ldr	r3, [r7, #32]
 800398a:	2b0f      	cmp	r3, #15
 800398c:	d916      	bls.n	80039bc <UART_SetConfig+0x508>
 800398e:	6a3b      	ldr	r3, [r7, #32]
 8003990:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003994:	d212      	bcs.n	80039bc <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8003996:	6a3b      	ldr	r3, [r7, #32]
 8003998:	b29b      	uxth	r3, r3
 800399a:	f023 030f 	bic.w	r3, r3, #15
 800399e:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80039a0:	6a3b      	ldr	r3, [r7, #32]
 80039a2:	085b      	lsrs	r3, r3, #1
 80039a4:	b29b      	uxth	r3, r3
 80039a6:	f003 0307 	and.w	r3, r3, #7
 80039aa:	b29a      	uxth	r2, r3
 80039ac:	8bfb      	ldrh	r3, [r7, #30]
 80039ae:	4313      	orrs	r3, r2
 80039b0:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 80039b2:	697b      	ldr	r3, [r7, #20]
 80039b4:	681b      	ldr	r3, [r3, #0]
 80039b6:	8bfa      	ldrh	r2, [r7, #30]
 80039b8:	60da      	str	r2, [r3, #12]
 80039ba:	e062      	b.n	8003a82 <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 80039bc:	2301      	movs	r3, #1
 80039be:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 80039c2:	e05e      	b.n	8003a82 <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 80039c4:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80039c8:	2b08      	cmp	r3, #8
 80039ca:	d828      	bhi.n	8003a1e <UART_SetConfig+0x56a>
 80039cc:	a201      	add	r2, pc, #4	@ (adr r2, 80039d4 <UART_SetConfig+0x520>)
 80039ce:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80039d2:	bf00      	nop
 80039d4:	080039f9 	.word	0x080039f9
 80039d8:	08003a01 	.word	0x08003a01
 80039dc:	08003a09 	.word	0x08003a09
 80039e0:	08003a1f 	.word	0x08003a1f
 80039e4:	08003a0f 	.word	0x08003a0f
 80039e8:	08003a1f 	.word	0x08003a1f
 80039ec:	08003a1f 	.word	0x08003a1f
 80039f0:	08003a1f 	.word	0x08003a1f
 80039f4:	08003a17 	.word	0x08003a17
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80039f8:	f7fe fb72 	bl	80020e0 <HAL_RCC_GetPCLK1Freq>
 80039fc:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80039fe:	e014      	b.n	8003a2a <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8003a00:	f7fe fb84 	bl	800210c <HAL_RCC_GetPCLK2Freq>
 8003a04:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8003a06:	e010      	b.n	8003a2a <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8003a08:	4b1a      	ldr	r3, [pc, #104]	@ (8003a74 <UART_SetConfig+0x5c0>)
 8003a0a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8003a0c:	e00d      	b.n	8003a2a <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8003a0e:	f7fe faf9 	bl	8002004 <HAL_RCC_GetSysClockFreq>
 8003a12:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8003a14:	e009      	b.n	8003a2a <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8003a16:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8003a1a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8003a1c:	e005      	b.n	8003a2a <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 8003a1e:	2300      	movs	r3, #0
 8003a20:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8003a22:	2301      	movs	r3, #1
 8003a24:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8003a28:	bf00      	nop
    }

    if (pclk != 0U)
 8003a2a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003a2c:	2b00      	cmp	r3, #0
 8003a2e:	d028      	beq.n	8003a82 <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8003a30:	697b      	ldr	r3, [r7, #20]
 8003a32:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003a34:	4a10      	ldr	r2, [pc, #64]	@ (8003a78 <UART_SetConfig+0x5c4>)
 8003a36:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8003a3a:	461a      	mov	r2, r3
 8003a3c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003a3e:	fbb3 f2f2 	udiv	r2, r3, r2
 8003a42:	697b      	ldr	r3, [r7, #20]
 8003a44:	685b      	ldr	r3, [r3, #4]
 8003a46:	085b      	lsrs	r3, r3, #1
 8003a48:	441a      	add	r2, r3
 8003a4a:	697b      	ldr	r3, [r7, #20]
 8003a4c:	685b      	ldr	r3, [r3, #4]
 8003a4e:	fbb2 f3f3 	udiv	r3, r2, r3
 8003a52:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8003a54:	6a3b      	ldr	r3, [r7, #32]
 8003a56:	2b0f      	cmp	r3, #15
 8003a58:	d910      	bls.n	8003a7c <UART_SetConfig+0x5c8>
 8003a5a:	6a3b      	ldr	r3, [r7, #32]
 8003a5c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003a60:	d20c      	bcs.n	8003a7c <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8003a62:	6a3b      	ldr	r3, [r7, #32]
 8003a64:	b29a      	uxth	r2, r3
 8003a66:	697b      	ldr	r3, [r7, #20]
 8003a68:	681b      	ldr	r3, [r3, #0]
 8003a6a:	60da      	str	r2, [r3, #12]
 8003a6c:	e009      	b.n	8003a82 <UART_SetConfig+0x5ce>
 8003a6e:	bf00      	nop
 8003a70:	40008000 	.word	0x40008000
 8003a74:	00f42400 	.word	0x00f42400
 8003a78:	08004d9c 	.word	0x08004d9c
      }
      else
      {
        ret = HAL_ERROR;
 8003a7c:	2301      	movs	r3, #1
 8003a7e:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8003a82:	697b      	ldr	r3, [r7, #20]
 8003a84:	2201      	movs	r2, #1
 8003a86:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8003a8a:	697b      	ldr	r3, [r7, #20]
 8003a8c:	2201      	movs	r2, #1
 8003a8e:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8003a92:	697b      	ldr	r3, [r7, #20]
 8003a94:	2200      	movs	r2, #0
 8003a96:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8003a98:	697b      	ldr	r3, [r7, #20]
 8003a9a:	2200      	movs	r2, #0
 8003a9c:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8003a9e:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 8003aa2:	4618      	mov	r0, r3
 8003aa4:	3730      	adds	r7, #48	@ 0x30
 8003aa6:	46bd      	mov	sp, r7
 8003aa8:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

08003aac <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8003aac:	b480      	push	{r7}
 8003aae:	b083      	sub	sp, #12
 8003ab0:	af00      	add	r7, sp, #0
 8003ab2:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003ab8:	f003 0308 	and.w	r3, r3, #8
 8003abc:	2b00      	cmp	r3, #0
 8003abe:	d00a      	beq.n	8003ad6 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	681b      	ldr	r3, [r3, #0]
 8003ac4:	685b      	ldr	r3, [r3, #4]
 8003ac6:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8003aca:	687b      	ldr	r3, [r7, #4]
 8003acc:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8003ace:	687b      	ldr	r3, [r7, #4]
 8003ad0:	681b      	ldr	r3, [r3, #0]
 8003ad2:	430a      	orrs	r2, r1
 8003ad4:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003ada:	f003 0301 	and.w	r3, r3, #1
 8003ade:	2b00      	cmp	r3, #0
 8003ae0:	d00a      	beq.n	8003af8 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	681b      	ldr	r3, [r3, #0]
 8003ae6:	685b      	ldr	r3, [r3, #4]
 8003ae8:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8003aec:	687b      	ldr	r3, [r7, #4]
 8003aee:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003af0:	687b      	ldr	r3, [r7, #4]
 8003af2:	681b      	ldr	r3, [r3, #0]
 8003af4:	430a      	orrs	r2, r1
 8003af6:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003afc:	f003 0302 	and.w	r3, r3, #2
 8003b00:	2b00      	cmp	r3, #0
 8003b02:	d00a      	beq.n	8003b1a <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8003b04:	687b      	ldr	r3, [r7, #4]
 8003b06:	681b      	ldr	r3, [r3, #0]
 8003b08:	685b      	ldr	r3, [r3, #4]
 8003b0a:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	681b      	ldr	r3, [r3, #0]
 8003b16:	430a      	orrs	r2, r1
 8003b18:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003b1e:	f003 0304 	and.w	r3, r3, #4
 8003b22:	2b00      	cmp	r3, #0
 8003b24:	d00a      	beq.n	8003b3c <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	681b      	ldr	r3, [r3, #0]
 8003b2a:	685b      	ldr	r3, [r3, #4]
 8003b2c:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8003b30:	687b      	ldr	r3, [r7, #4]
 8003b32:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003b34:	687b      	ldr	r3, [r7, #4]
 8003b36:	681b      	ldr	r3, [r3, #0]
 8003b38:	430a      	orrs	r2, r1
 8003b3a:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8003b3c:	687b      	ldr	r3, [r7, #4]
 8003b3e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003b40:	f003 0310 	and.w	r3, r3, #16
 8003b44:	2b00      	cmp	r3, #0
 8003b46:	d00a      	beq.n	8003b5e <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8003b48:	687b      	ldr	r3, [r7, #4]
 8003b4a:	681b      	ldr	r3, [r3, #0]
 8003b4c:	689b      	ldr	r3, [r3, #8]
 8003b4e:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8003b52:	687b      	ldr	r3, [r7, #4]
 8003b54:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	681b      	ldr	r3, [r3, #0]
 8003b5a:	430a      	orrs	r2, r1
 8003b5c:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003b62:	f003 0320 	and.w	r3, r3, #32
 8003b66:	2b00      	cmp	r3, #0
 8003b68:	d00a      	beq.n	8003b80 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	681b      	ldr	r3, [r3, #0]
 8003b6e:	689b      	ldr	r3, [r3, #8]
 8003b70:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	681b      	ldr	r3, [r3, #0]
 8003b7c:	430a      	orrs	r2, r1
 8003b7e:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8003b80:	687b      	ldr	r3, [r7, #4]
 8003b82:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003b84:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003b88:	2b00      	cmp	r3, #0
 8003b8a:	d01a      	beq.n	8003bc2 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	681b      	ldr	r3, [r3, #0]
 8003b90:	685b      	ldr	r3, [r3, #4]
 8003b92:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8003b96:	687b      	ldr	r3, [r7, #4]
 8003b98:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8003b9a:	687b      	ldr	r3, [r7, #4]
 8003b9c:	681b      	ldr	r3, [r3, #0]
 8003b9e:	430a      	orrs	r2, r1
 8003ba0:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8003ba2:	687b      	ldr	r3, [r7, #4]
 8003ba4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003ba6:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8003baa:	d10a      	bne.n	8003bc2 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8003bac:	687b      	ldr	r3, [r7, #4]
 8003bae:	681b      	ldr	r3, [r3, #0]
 8003bb0:	685b      	ldr	r3, [r3, #4]
 8003bb2:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8003bb6:	687b      	ldr	r3, [r7, #4]
 8003bb8:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	681b      	ldr	r3, [r3, #0]
 8003bbe:	430a      	orrs	r2, r1
 8003bc0:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003bc6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003bca:	2b00      	cmp	r3, #0
 8003bcc:	d00a      	beq.n	8003be4 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8003bce:	687b      	ldr	r3, [r7, #4]
 8003bd0:	681b      	ldr	r3, [r3, #0]
 8003bd2:	685b      	ldr	r3, [r3, #4]
 8003bd4:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8003bd8:	687b      	ldr	r3, [r7, #4]
 8003bda:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	681b      	ldr	r3, [r3, #0]
 8003be0:	430a      	orrs	r2, r1
 8003be2:	605a      	str	r2, [r3, #4]
  }
}
 8003be4:	bf00      	nop
 8003be6:	370c      	adds	r7, #12
 8003be8:	46bd      	mov	sp, r7
 8003bea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bee:	4770      	bx	lr

08003bf0 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8003bf0:	b580      	push	{r7, lr}
 8003bf2:	b098      	sub	sp, #96	@ 0x60
 8003bf4:	af02      	add	r7, sp, #8
 8003bf6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	2200      	movs	r2, #0
 8003bfc:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8003c00:	f7fd f9d0 	bl	8000fa4 <HAL_GetTick>
 8003c04:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8003c06:	687b      	ldr	r3, [r7, #4]
 8003c08:	681b      	ldr	r3, [r3, #0]
 8003c0a:	681b      	ldr	r3, [r3, #0]
 8003c0c:	f003 0308 	and.w	r3, r3, #8
 8003c10:	2b08      	cmp	r3, #8
 8003c12:	d12f      	bne.n	8003c74 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003c14:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8003c18:	9300      	str	r3, [sp, #0]
 8003c1a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003c1c:	2200      	movs	r2, #0
 8003c1e:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8003c22:	6878      	ldr	r0, [r7, #4]
 8003c24:	f000 f88e 	bl	8003d44 <UART_WaitOnFlagUntilTimeout>
 8003c28:	4603      	mov	r3, r0
 8003c2a:	2b00      	cmp	r3, #0
 8003c2c:	d022      	beq.n	8003c74 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	681b      	ldr	r3, [r3, #0]
 8003c32:	63bb      	str	r3, [r7, #56]	@ 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003c34:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003c36:	e853 3f00 	ldrex	r3, [r3]
 8003c3a:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8003c3c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003c3e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8003c42:	653b      	str	r3, [r7, #80]	@ 0x50
 8003c44:	687b      	ldr	r3, [r7, #4]
 8003c46:	681b      	ldr	r3, [r3, #0]
 8003c48:	461a      	mov	r2, r3
 8003c4a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8003c4c:	647b      	str	r3, [r7, #68]	@ 0x44
 8003c4e:	643a      	str	r2, [r7, #64]	@ 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003c50:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8003c52:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8003c54:	e841 2300 	strex	r3, r2, [r1]
 8003c58:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8003c5a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8003c5c:	2b00      	cmp	r3, #0
 8003c5e:	d1e6      	bne.n	8003c2e <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	2220      	movs	r2, #32
 8003c64:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	2200      	movs	r2, #0
 8003c6c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003c70:	2303      	movs	r3, #3
 8003c72:	e063      	b.n	8003d3c <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	681b      	ldr	r3, [r3, #0]
 8003c78:	681b      	ldr	r3, [r3, #0]
 8003c7a:	f003 0304 	and.w	r3, r3, #4
 8003c7e:	2b04      	cmp	r3, #4
 8003c80:	d149      	bne.n	8003d16 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8003c82:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8003c86:	9300      	str	r3, [sp, #0]
 8003c88:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8003c8a:	2200      	movs	r2, #0
 8003c8c:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8003c90:	6878      	ldr	r0, [r7, #4]
 8003c92:	f000 f857 	bl	8003d44 <UART_WaitOnFlagUntilTimeout>
 8003c96:	4603      	mov	r3, r0
 8003c98:	2b00      	cmp	r3, #0
 8003c9a:	d03c      	beq.n	8003d16 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	681b      	ldr	r3, [r3, #0]
 8003ca0:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003ca2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ca4:	e853 3f00 	ldrex	r3, [r3]
 8003ca8:	623b      	str	r3, [r7, #32]
   return(result);
 8003caa:	6a3b      	ldr	r3, [r7, #32]
 8003cac:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8003cb0:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003cb2:	687b      	ldr	r3, [r7, #4]
 8003cb4:	681b      	ldr	r3, [r3, #0]
 8003cb6:	461a      	mov	r2, r3
 8003cb8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003cba:	633b      	str	r3, [r7, #48]	@ 0x30
 8003cbc:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003cbe:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8003cc0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8003cc2:	e841 2300 	strex	r3, r2, [r1]
 8003cc6:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8003cc8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003cca:	2b00      	cmp	r3, #0
 8003ccc:	d1e6      	bne.n	8003c9c <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	681b      	ldr	r3, [r3, #0]
 8003cd2:	3308      	adds	r3, #8
 8003cd4:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003cd6:	693b      	ldr	r3, [r7, #16]
 8003cd8:	e853 3f00 	ldrex	r3, [r3]
 8003cdc:	60fb      	str	r3, [r7, #12]
   return(result);
 8003cde:	68fb      	ldr	r3, [r7, #12]
 8003ce0:	f023 0301 	bic.w	r3, r3, #1
 8003ce4:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003ce6:	687b      	ldr	r3, [r7, #4]
 8003ce8:	681b      	ldr	r3, [r3, #0]
 8003cea:	3308      	adds	r3, #8
 8003cec:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8003cee:	61fa      	str	r2, [r7, #28]
 8003cf0:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003cf2:	69b9      	ldr	r1, [r7, #24]
 8003cf4:	69fa      	ldr	r2, [r7, #28]
 8003cf6:	e841 2300 	strex	r3, r2, [r1]
 8003cfa:	617b      	str	r3, [r7, #20]
   return(result);
 8003cfc:	697b      	ldr	r3, [r7, #20]
 8003cfe:	2b00      	cmp	r3, #0
 8003d00:	d1e5      	bne.n	8003cce <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	2220      	movs	r2, #32
 8003d06:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8003d0a:	687b      	ldr	r3, [r7, #4]
 8003d0c:	2200      	movs	r2, #0
 8003d0e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8003d12:	2303      	movs	r3, #3
 8003d14:	e012      	b.n	8003d3c <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8003d16:	687b      	ldr	r3, [r7, #4]
 8003d18:	2220      	movs	r2, #32
 8003d1a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	2220      	movs	r2, #32
 8003d22:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	2200      	movs	r2, #0
 8003d2a:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8003d2c:	687b      	ldr	r3, [r7, #4]
 8003d2e:	2200      	movs	r2, #0
 8003d30:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8003d32:	687b      	ldr	r3, [r7, #4]
 8003d34:	2200      	movs	r2, #0
 8003d36:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8003d3a:	2300      	movs	r3, #0
}
 8003d3c:	4618      	mov	r0, r3
 8003d3e:	3758      	adds	r7, #88	@ 0x58
 8003d40:	46bd      	mov	sp, r7
 8003d42:	bd80      	pop	{r7, pc}

08003d44 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8003d44:	b580      	push	{r7, lr}
 8003d46:	b084      	sub	sp, #16
 8003d48:	af00      	add	r7, sp, #0
 8003d4a:	60f8      	str	r0, [r7, #12]
 8003d4c:	60b9      	str	r1, [r7, #8]
 8003d4e:	603b      	str	r3, [r7, #0]
 8003d50:	4613      	mov	r3, r2
 8003d52:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003d54:	e04f      	b.n	8003df6 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003d56:	69bb      	ldr	r3, [r7, #24]
 8003d58:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003d5c:	d04b      	beq.n	8003df6 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003d5e:	f7fd f921 	bl	8000fa4 <HAL_GetTick>
 8003d62:	4602      	mov	r2, r0
 8003d64:	683b      	ldr	r3, [r7, #0]
 8003d66:	1ad3      	subs	r3, r2, r3
 8003d68:	69ba      	ldr	r2, [r7, #24]
 8003d6a:	429a      	cmp	r2, r3
 8003d6c:	d302      	bcc.n	8003d74 <UART_WaitOnFlagUntilTimeout+0x30>
 8003d6e:	69bb      	ldr	r3, [r7, #24]
 8003d70:	2b00      	cmp	r3, #0
 8003d72:	d101      	bne.n	8003d78 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8003d74:	2303      	movs	r3, #3
 8003d76:	e04e      	b.n	8003e16 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8003d78:	68fb      	ldr	r3, [r7, #12]
 8003d7a:	681b      	ldr	r3, [r3, #0]
 8003d7c:	681b      	ldr	r3, [r3, #0]
 8003d7e:	f003 0304 	and.w	r3, r3, #4
 8003d82:	2b00      	cmp	r3, #0
 8003d84:	d037      	beq.n	8003df6 <UART_WaitOnFlagUntilTimeout+0xb2>
 8003d86:	68bb      	ldr	r3, [r7, #8]
 8003d88:	2b80      	cmp	r3, #128	@ 0x80
 8003d8a:	d034      	beq.n	8003df6 <UART_WaitOnFlagUntilTimeout+0xb2>
 8003d8c:	68bb      	ldr	r3, [r7, #8]
 8003d8e:	2b40      	cmp	r3, #64	@ 0x40
 8003d90:	d031      	beq.n	8003df6 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8003d92:	68fb      	ldr	r3, [r7, #12]
 8003d94:	681b      	ldr	r3, [r3, #0]
 8003d96:	69db      	ldr	r3, [r3, #28]
 8003d98:	f003 0308 	and.w	r3, r3, #8
 8003d9c:	2b08      	cmp	r3, #8
 8003d9e:	d110      	bne.n	8003dc2 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8003da0:	68fb      	ldr	r3, [r7, #12]
 8003da2:	681b      	ldr	r3, [r3, #0]
 8003da4:	2208      	movs	r2, #8
 8003da6:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003da8:	68f8      	ldr	r0, [r7, #12]
 8003daa:	f000 f838 	bl	8003e1e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8003dae:	68fb      	ldr	r3, [r7, #12]
 8003db0:	2208      	movs	r2, #8
 8003db2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003db6:	68fb      	ldr	r3, [r7, #12]
 8003db8:	2200      	movs	r2, #0
 8003dba:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8003dbe:	2301      	movs	r3, #1
 8003dc0:	e029      	b.n	8003e16 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8003dc2:	68fb      	ldr	r3, [r7, #12]
 8003dc4:	681b      	ldr	r3, [r3, #0]
 8003dc6:	69db      	ldr	r3, [r3, #28]
 8003dc8:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003dcc:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8003dd0:	d111      	bne.n	8003df6 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8003dd2:	68fb      	ldr	r3, [r7, #12]
 8003dd4:	681b      	ldr	r3, [r3, #0]
 8003dd6:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8003dda:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8003ddc:	68f8      	ldr	r0, [r7, #12]
 8003dde:	f000 f81e 	bl	8003e1e <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8003de2:	68fb      	ldr	r3, [r7, #12]
 8003de4:	2220      	movs	r2, #32
 8003de6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8003dea:	68fb      	ldr	r3, [r7, #12]
 8003dec:	2200      	movs	r2, #0
 8003dee:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8003df2:	2303      	movs	r3, #3
 8003df4:	e00f      	b.n	8003e16 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8003df6:	68fb      	ldr	r3, [r7, #12]
 8003df8:	681b      	ldr	r3, [r3, #0]
 8003dfa:	69da      	ldr	r2, [r3, #28]
 8003dfc:	68bb      	ldr	r3, [r7, #8]
 8003dfe:	4013      	ands	r3, r2
 8003e00:	68ba      	ldr	r2, [r7, #8]
 8003e02:	429a      	cmp	r2, r3
 8003e04:	bf0c      	ite	eq
 8003e06:	2301      	moveq	r3, #1
 8003e08:	2300      	movne	r3, #0
 8003e0a:	b2db      	uxtb	r3, r3
 8003e0c:	461a      	mov	r2, r3
 8003e0e:	79fb      	ldrb	r3, [r7, #7]
 8003e10:	429a      	cmp	r2, r3
 8003e12:	d0a0      	beq.n	8003d56 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003e14:	2300      	movs	r3, #0
}
 8003e16:	4618      	mov	r0, r3
 8003e18:	3710      	adds	r7, #16
 8003e1a:	46bd      	mov	sp, r7
 8003e1c:	bd80      	pop	{r7, pc}

08003e1e <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8003e1e:	b480      	push	{r7}
 8003e20:	b095      	sub	sp, #84	@ 0x54
 8003e22:	af00      	add	r7, sp, #0
 8003e24:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8003e26:	687b      	ldr	r3, [r7, #4]
 8003e28:	681b      	ldr	r3, [r3, #0]
 8003e2a:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003e2c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8003e2e:	e853 3f00 	ldrex	r3, [r3]
 8003e32:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8003e34:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003e36:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8003e3a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	681b      	ldr	r3, [r3, #0]
 8003e40:	461a      	mov	r2, r3
 8003e42:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8003e44:	643b      	str	r3, [r7, #64]	@ 0x40
 8003e46:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003e48:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8003e4a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8003e4c:	e841 2300 	strex	r3, r2, [r1]
 8003e50:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8003e52:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003e54:	2b00      	cmp	r3, #0
 8003e56:	d1e6      	bne.n	8003e26 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	681b      	ldr	r3, [r3, #0]
 8003e5c:	3308      	adds	r3, #8
 8003e5e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003e60:	6a3b      	ldr	r3, [r7, #32]
 8003e62:	e853 3f00 	ldrex	r3, [r3]
 8003e66:	61fb      	str	r3, [r7, #28]
   return(result);
 8003e68:	69fb      	ldr	r3, [r7, #28]
 8003e6a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003e6e:	f023 0301 	bic.w	r3, r3, #1
 8003e72:	64bb      	str	r3, [r7, #72]	@ 0x48
 8003e74:	687b      	ldr	r3, [r7, #4]
 8003e76:	681b      	ldr	r3, [r3, #0]
 8003e78:	3308      	adds	r3, #8
 8003e7a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8003e7c:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8003e7e:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003e80:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8003e82:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8003e84:	e841 2300 	strex	r3, r2, [r1]
 8003e88:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8003e8a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003e8c:	2b00      	cmp	r3, #0
 8003e8e:	d1e3      	bne.n	8003e58 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8003e90:	687b      	ldr	r3, [r7, #4]
 8003e92:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003e94:	2b01      	cmp	r3, #1
 8003e96:	d118      	bne.n	8003eca <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8003e98:	687b      	ldr	r3, [r7, #4]
 8003e9a:	681b      	ldr	r3, [r3, #0]
 8003e9c:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8003e9e:	68fb      	ldr	r3, [r7, #12]
 8003ea0:	e853 3f00 	ldrex	r3, [r3]
 8003ea4:	60bb      	str	r3, [r7, #8]
   return(result);
 8003ea6:	68bb      	ldr	r3, [r7, #8]
 8003ea8:	f023 0310 	bic.w	r3, r3, #16
 8003eac:	647b      	str	r3, [r7, #68]	@ 0x44
 8003eae:	687b      	ldr	r3, [r7, #4]
 8003eb0:	681b      	ldr	r3, [r3, #0]
 8003eb2:	461a      	mov	r2, r3
 8003eb4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8003eb6:	61bb      	str	r3, [r7, #24]
 8003eb8:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8003eba:	6979      	ldr	r1, [r7, #20]
 8003ebc:	69ba      	ldr	r2, [r7, #24]
 8003ebe:	e841 2300 	strex	r3, r2, [r1]
 8003ec2:	613b      	str	r3, [r7, #16]
   return(result);
 8003ec4:	693b      	ldr	r3, [r7, #16]
 8003ec6:	2b00      	cmp	r3, #0
 8003ec8:	d1e6      	bne.n	8003e98 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	2220      	movs	r2, #32
 8003ece:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	2200      	movs	r2, #0
 8003ed6:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	2200      	movs	r2, #0
 8003edc:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8003ede:	bf00      	nop
 8003ee0:	3754      	adds	r7, #84	@ 0x54
 8003ee2:	46bd      	mov	sp, r7
 8003ee4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ee8:	4770      	bx	lr
	...

08003eec <std>:
 8003eec:	2300      	movs	r3, #0
 8003eee:	b510      	push	{r4, lr}
 8003ef0:	4604      	mov	r4, r0
 8003ef2:	e9c0 3300 	strd	r3, r3, [r0]
 8003ef6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8003efa:	6083      	str	r3, [r0, #8]
 8003efc:	8181      	strh	r1, [r0, #12]
 8003efe:	6643      	str	r3, [r0, #100]	@ 0x64
 8003f00:	81c2      	strh	r2, [r0, #14]
 8003f02:	6183      	str	r3, [r0, #24]
 8003f04:	4619      	mov	r1, r3
 8003f06:	2208      	movs	r2, #8
 8003f08:	305c      	adds	r0, #92	@ 0x5c
 8003f0a:	f000 f906 	bl	800411a <memset>
 8003f0e:	4b0d      	ldr	r3, [pc, #52]	@ (8003f44 <std+0x58>)
 8003f10:	6263      	str	r3, [r4, #36]	@ 0x24
 8003f12:	4b0d      	ldr	r3, [pc, #52]	@ (8003f48 <std+0x5c>)
 8003f14:	62a3      	str	r3, [r4, #40]	@ 0x28
 8003f16:	4b0d      	ldr	r3, [pc, #52]	@ (8003f4c <std+0x60>)
 8003f18:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8003f1a:	4b0d      	ldr	r3, [pc, #52]	@ (8003f50 <std+0x64>)
 8003f1c:	6323      	str	r3, [r4, #48]	@ 0x30
 8003f1e:	4b0d      	ldr	r3, [pc, #52]	@ (8003f54 <std+0x68>)
 8003f20:	6224      	str	r4, [r4, #32]
 8003f22:	429c      	cmp	r4, r3
 8003f24:	d006      	beq.n	8003f34 <std+0x48>
 8003f26:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8003f2a:	4294      	cmp	r4, r2
 8003f2c:	d002      	beq.n	8003f34 <std+0x48>
 8003f2e:	33d0      	adds	r3, #208	@ 0xd0
 8003f30:	429c      	cmp	r4, r3
 8003f32:	d105      	bne.n	8003f40 <std+0x54>
 8003f34:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8003f38:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003f3c:	f000 b966 	b.w	800420c <__retarget_lock_init_recursive>
 8003f40:	bd10      	pop	{r4, pc}
 8003f42:	bf00      	nop
 8003f44:	08004095 	.word	0x08004095
 8003f48:	080040b7 	.word	0x080040b7
 8003f4c:	080040ef 	.word	0x080040ef
 8003f50:	08004113 	.word	0x08004113
 8003f54:	200001a0 	.word	0x200001a0

08003f58 <stdio_exit_handler>:
 8003f58:	4a02      	ldr	r2, [pc, #8]	@ (8003f64 <stdio_exit_handler+0xc>)
 8003f5a:	4903      	ldr	r1, [pc, #12]	@ (8003f68 <stdio_exit_handler+0x10>)
 8003f5c:	4803      	ldr	r0, [pc, #12]	@ (8003f6c <stdio_exit_handler+0x14>)
 8003f5e:	f000 b869 	b.w	8004034 <_fwalk_sglue>
 8003f62:	bf00      	nop
 8003f64:	20000020 	.word	0x20000020
 8003f68:	08004aad 	.word	0x08004aad
 8003f6c:	20000030 	.word	0x20000030

08003f70 <cleanup_stdio>:
 8003f70:	6841      	ldr	r1, [r0, #4]
 8003f72:	4b0c      	ldr	r3, [pc, #48]	@ (8003fa4 <cleanup_stdio+0x34>)
 8003f74:	4299      	cmp	r1, r3
 8003f76:	b510      	push	{r4, lr}
 8003f78:	4604      	mov	r4, r0
 8003f7a:	d001      	beq.n	8003f80 <cleanup_stdio+0x10>
 8003f7c:	f000 fd96 	bl	8004aac <_fflush_r>
 8003f80:	68a1      	ldr	r1, [r4, #8]
 8003f82:	4b09      	ldr	r3, [pc, #36]	@ (8003fa8 <cleanup_stdio+0x38>)
 8003f84:	4299      	cmp	r1, r3
 8003f86:	d002      	beq.n	8003f8e <cleanup_stdio+0x1e>
 8003f88:	4620      	mov	r0, r4
 8003f8a:	f000 fd8f 	bl	8004aac <_fflush_r>
 8003f8e:	68e1      	ldr	r1, [r4, #12]
 8003f90:	4b06      	ldr	r3, [pc, #24]	@ (8003fac <cleanup_stdio+0x3c>)
 8003f92:	4299      	cmp	r1, r3
 8003f94:	d004      	beq.n	8003fa0 <cleanup_stdio+0x30>
 8003f96:	4620      	mov	r0, r4
 8003f98:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003f9c:	f000 bd86 	b.w	8004aac <_fflush_r>
 8003fa0:	bd10      	pop	{r4, pc}
 8003fa2:	bf00      	nop
 8003fa4:	200001a0 	.word	0x200001a0
 8003fa8:	20000208 	.word	0x20000208
 8003fac:	20000270 	.word	0x20000270

08003fb0 <global_stdio_init.part.0>:
 8003fb0:	b510      	push	{r4, lr}
 8003fb2:	4b0b      	ldr	r3, [pc, #44]	@ (8003fe0 <global_stdio_init.part.0+0x30>)
 8003fb4:	4c0b      	ldr	r4, [pc, #44]	@ (8003fe4 <global_stdio_init.part.0+0x34>)
 8003fb6:	4a0c      	ldr	r2, [pc, #48]	@ (8003fe8 <global_stdio_init.part.0+0x38>)
 8003fb8:	601a      	str	r2, [r3, #0]
 8003fba:	4620      	mov	r0, r4
 8003fbc:	2200      	movs	r2, #0
 8003fbe:	2104      	movs	r1, #4
 8003fc0:	f7ff ff94 	bl	8003eec <std>
 8003fc4:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8003fc8:	2201      	movs	r2, #1
 8003fca:	2109      	movs	r1, #9
 8003fcc:	f7ff ff8e 	bl	8003eec <std>
 8003fd0:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8003fd4:	2202      	movs	r2, #2
 8003fd6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8003fda:	2112      	movs	r1, #18
 8003fdc:	f7ff bf86 	b.w	8003eec <std>
 8003fe0:	200002d8 	.word	0x200002d8
 8003fe4:	200001a0 	.word	0x200001a0
 8003fe8:	08003f59 	.word	0x08003f59

08003fec <__sfp_lock_acquire>:
 8003fec:	4801      	ldr	r0, [pc, #4]	@ (8003ff4 <__sfp_lock_acquire+0x8>)
 8003fee:	f000 b90e 	b.w	800420e <__retarget_lock_acquire_recursive>
 8003ff2:	bf00      	nop
 8003ff4:	200002e1 	.word	0x200002e1

08003ff8 <__sfp_lock_release>:
 8003ff8:	4801      	ldr	r0, [pc, #4]	@ (8004000 <__sfp_lock_release+0x8>)
 8003ffa:	f000 b909 	b.w	8004210 <__retarget_lock_release_recursive>
 8003ffe:	bf00      	nop
 8004000:	200002e1 	.word	0x200002e1

08004004 <__sinit>:
 8004004:	b510      	push	{r4, lr}
 8004006:	4604      	mov	r4, r0
 8004008:	f7ff fff0 	bl	8003fec <__sfp_lock_acquire>
 800400c:	6a23      	ldr	r3, [r4, #32]
 800400e:	b11b      	cbz	r3, 8004018 <__sinit+0x14>
 8004010:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004014:	f7ff bff0 	b.w	8003ff8 <__sfp_lock_release>
 8004018:	4b04      	ldr	r3, [pc, #16]	@ (800402c <__sinit+0x28>)
 800401a:	6223      	str	r3, [r4, #32]
 800401c:	4b04      	ldr	r3, [pc, #16]	@ (8004030 <__sinit+0x2c>)
 800401e:	681b      	ldr	r3, [r3, #0]
 8004020:	2b00      	cmp	r3, #0
 8004022:	d1f5      	bne.n	8004010 <__sinit+0xc>
 8004024:	f7ff ffc4 	bl	8003fb0 <global_stdio_init.part.0>
 8004028:	e7f2      	b.n	8004010 <__sinit+0xc>
 800402a:	bf00      	nop
 800402c:	08003f71 	.word	0x08003f71
 8004030:	200002d8 	.word	0x200002d8

08004034 <_fwalk_sglue>:
 8004034:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8004038:	4607      	mov	r7, r0
 800403a:	4688      	mov	r8, r1
 800403c:	4614      	mov	r4, r2
 800403e:	2600      	movs	r6, #0
 8004040:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8004044:	f1b9 0901 	subs.w	r9, r9, #1
 8004048:	d505      	bpl.n	8004056 <_fwalk_sglue+0x22>
 800404a:	6824      	ldr	r4, [r4, #0]
 800404c:	2c00      	cmp	r4, #0
 800404e:	d1f7      	bne.n	8004040 <_fwalk_sglue+0xc>
 8004050:	4630      	mov	r0, r6
 8004052:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004056:	89ab      	ldrh	r3, [r5, #12]
 8004058:	2b01      	cmp	r3, #1
 800405a:	d907      	bls.n	800406c <_fwalk_sglue+0x38>
 800405c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8004060:	3301      	adds	r3, #1
 8004062:	d003      	beq.n	800406c <_fwalk_sglue+0x38>
 8004064:	4629      	mov	r1, r5
 8004066:	4638      	mov	r0, r7
 8004068:	47c0      	blx	r8
 800406a:	4306      	orrs	r6, r0
 800406c:	3568      	adds	r5, #104	@ 0x68
 800406e:	e7e9      	b.n	8004044 <_fwalk_sglue+0x10>

08004070 <iprintf>:
 8004070:	b40f      	push	{r0, r1, r2, r3}
 8004072:	b507      	push	{r0, r1, r2, lr}
 8004074:	4906      	ldr	r1, [pc, #24]	@ (8004090 <iprintf+0x20>)
 8004076:	ab04      	add	r3, sp, #16
 8004078:	6808      	ldr	r0, [r1, #0]
 800407a:	f853 2b04 	ldr.w	r2, [r3], #4
 800407e:	6881      	ldr	r1, [r0, #8]
 8004080:	9301      	str	r3, [sp, #4]
 8004082:	f000 f9e9 	bl	8004458 <_vfiprintf_r>
 8004086:	b003      	add	sp, #12
 8004088:	f85d eb04 	ldr.w	lr, [sp], #4
 800408c:	b004      	add	sp, #16
 800408e:	4770      	bx	lr
 8004090:	2000002c 	.word	0x2000002c

08004094 <__sread>:
 8004094:	b510      	push	{r4, lr}
 8004096:	460c      	mov	r4, r1
 8004098:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800409c:	f000 f868 	bl	8004170 <_read_r>
 80040a0:	2800      	cmp	r0, #0
 80040a2:	bfab      	itete	ge
 80040a4:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 80040a6:	89a3      	ldrhlt	r3, [r4, #12]
 80040a8:	181b      	addge	r3, r3, r0
 80040aa:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 80040ae:	bfac      	ite	ge
 80040b0:	6563      	strge	r3, [r4, #84]	@ 0x54
 80040b2:	81a3      	strhlt	r3, [r4, #12]
 80040b4:	bd10      	pop	{r4, pc}

080040b6 <__swrite>:
 80040b6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80040ba:	461f      	mov	r7, r3
 80040bc:	898b      	ldrh	r3, [r1, #12]
 80040be:	05db      	lsls	r3, r3, #23
 80040c0:	4605      	mov	r5, r0
 80040c2:	460c      	mov	r4, r1
 80040c4:	4616      	mov	r6, r2
 80040c6:	d505      	bpl.n	80040d4 <__swrite+0x1e>
 80040c8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80040cc:	2302      	movs	r3, #2
 80040ce:	2200      	movs	r2, #0
 80040d0:	f000 f83c 	bl	800414c <_lseek_r>
 80040d4:	89a3      	ldrh	r3, [r4, #12]
 80040d6:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80040da:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80040de:	81a3      	strh	r3, [r4, #12]
 80040e0:	4632      	mov	r2, r6
 80040e2:	463b      	mov	r3, r7
 80040e4:	4628      	mov	r0, r5
 80040e6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80040ea:	f000 b853 	b.w	8004194 <_write_r>

080040ee <__sseek>:
 80040ee:	b510      	push	{r4, lr}
 80040f0:	460c      	mov	r4, r1
 80040f2:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80040f6:	f000 f829 	bl	800414c <_lseek_r>
 80040fa:	1c43      	adds	r3, r0, #1
 80040fc:	89a3      	ldrh	r3, [r4, #12]
 80040fe:	bf15      	itete	ne
 8004100:	6560      	strne	r0, [r4, #84]	@ 0x54
 8004102:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8004106:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800410a:	81a3      	strheq	r3, [r4, #12]
 800410c:	bf18      	it	ne
 800410e:	81a3      	strhne	r3, [r4, #12]
 8004110:	bd10      	pop	{r4, pc}

08004112 <__sclose>:
 8004112:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004116:	f000 b809 	b.w	800412c <_close_r>

0800411a <memset>:
 800411a:	4402      	add	r2, r0
 800411c:	4603      	mov	r3, r0
 800411e:	4293      	cmp	r3, r2
 8004120:	d100      	bne.n	8004124 <memset+0xa>
 8004122:	4770      	bx	lr
 8004124:	f803 1b01 	strb.w	r1, [r3], #1
 8004128:	e7f9      	b.n	800411e <memset+0x4>
	...

0800412c <_close_r>:
 800412c:	b538      	push	{r3, r4, r5, lr}
 800412e:	4d06      	ldr	r5, [pc, #24]	@ (8004148 <_close_r+0x1c>)
 8004130:	2300      	movs	r3, #0
 8004132:	4604      	mov	r4, r0
 8004134:	4608      	mov	r0, r1
 8004136:	602b      	str	r3, [r5, #0]
 8004138:	f7fc fc8b 	bl	8000a52 <_close>
 800413c:	1c43      	adds	r3, r0, #1
 800413e:	d102      	bne.n	8004146 <_close_r+0x1a>
 8004140:	682b      	ldr	r3, [r5, #0]
 8004142:	b103      	cbz	r3, 8004146 <_close_r+0x1a>
 8004144:	6023      	str	r3, [r4, #0]
 8004146:	bd38      	pop	{r3, r4, r5, pc}
 8004148:	200002dc 	.word	0x200002dc

0800414c <_lseek_r>:
 800414c:	b538      	push	{r3, r4, r5, lr}
 800414e:	4d07      	ldr	r5, [pc, #28]	@ (800416c <_lseek_r+0x20>)
 8004150:	4604      	mov	r4, r0
 8004152:	4608      	mov	r0, r1
 8004154:	4611      	mov	r1, r2
 8004156:	2200      	movs	r2, #0
 8004158:	602a      	str	r2, [r5, #0]
 800415a:	461a      	mov	r2, r3
 800415c:	f7fc fca0 	bl	8000aa0 <_lseek>
 8004160:	1c43      	adds	r3, r0, #1
 8004162:	d102      	bne.n	800416a <_lseek_r+0x1e>
 8004164:	682b      	ldr	r3, [r5, #0]
 8004166:	b103      	cbz	r3, 800416a <_lseek_r+0x1e>
 8004168:	6023      	str	r3, [r4, #0]
 800416a:	bd38      	pop	{r3, r4, r5, pc}
 800416c:	200002dc 	.word	0x200002dc

08004170 <_read_r>:
 8004170:	b538      	push	{r3, r4, r5, lr}
 8004172:	4d07      	ldr	r5, [pc, #28]	@ (8004190 <_read_r+0x20>)
 8004174:	4604      	mov	r4, r0
 8004176:	4608      	mov	r0, r1
 8004178:	4611      	mov	r1, r2
 800417a:	2200      	movs	r2, #0
 800417c:	602a      	str	r2, [r5, #0]
 800417e:	461a      	mov	r2, r3
 8004180:	f7fc fc2e 	bl	80009e0 <_read>
 8004184:	1c43      	adds	r3, r0, #1
 8004186:	d102      	bne.n	800418e <_read_r+0x1e>
 8004188:	682b      	ldr	r3, [r5, #0]
 800418a:	b103      	cbz	r3, 800418e <_read_r+0x1e>
 800418c:	6023      	str	r3, [r4, #0]
 800418e:	bd38      	pop	{r3, r4, r5, pc}
 8004190:	200002dc 	.word	0x200002dc

08004194 <_write_r>:
 8004194:	b538      	push	{r3, r4, r5, lr}
 8004196:	4d07      	ldr	r5, [pc, #28]	@ (80041b4 <_write_r+0x20>)
 8004198:	4604      	mov	r4, r0
 800419a:	4608      	mov	r0, r1
 800419c:	4611      	mov	r1, r2
 800419e:	2200      	movs	r2, #0
 80041a0:	602a      	str	r2, [r5, #0]
 80041a2:	461a      	mov	r2, r3
 80041a4:	f7fc fc39 	bl	8000a1a <_write>
 80041a8:	1c43      	adds	r3, r0, #1
 80041aa:	d102      	bne.n	80041b2 <_write_r+0x1e>
 80041ac:	682b      	ldr	r3, [r5, #0]
 80041ae:	b103      	cbz	r3, 80041b2 <_write_r+0x1e>
 80041b0:	6023      	str	r3, [r4, #0]
 80041b2:	bd38      	pop	{r3, r4, r5, pc}
 80041b4:	200002dc 	.word	0x200002dc

080041b8 <__errno>:
 80041b8:	4b01      	ldr	r3, [pc, #4]	@ (80041c0 <__errno+0x8>)
 80041ba:	6818      	ldr	r0, [r3, #0]
 80041bc:	4770      	bx	lr
 80041be:	bf00      	nop
 80041c0:	2000002c 	.word	0x2000002c

080041c4 <__libc_init_array>:
 80041c4:	b570      	push	{r4, r5, r6, lr}
 80041c6:	4d0d      	ldr	r5, [pc, #52]	@ (80041fc <__libc_init_array+0x38>)
 80041c8:	4c0d      	ldr	r4, [pc, #52]	@ (8004200 <__libc_init_array+0x3c>)
 80041ca:	1b64      	subs	r4, r4, r5
 80041cc:	10a4      	asrs	r4, r4, #2
 80041ce:	2600      	movs	r6, #0
 80041d0:	42a6      	cmp	r6, r4
 80041d2:	d109      	bne.n	80041e8 <__libc_init_array+0x24>
 80041d4:	4d0b      	ldr	r5, [pc, #44]	@ (8004204 <__libc_init_array+0x40>)
 80041d6:	4c0c      	ldr	r4, [pc, #48]	@ (8004208 <__libc_init_array+0x44>)
 80041d8:	f000 fdb8 	bl	8004d4c <_init>
 80041dc:	1b64      	subs	r4, r4, r5
 80041de:	10a4      	asrs	r4, r4, #2
 80041e0:	2600      	movs	r6, #0
 80041e2:	42a6      	cmp	r6, r4
 80041e4:	d105      	bne.n	80041f2 <__libc_init_array+0x2e>
 80041e6:	bd70      	pop	{r4, r5, r6, pc}
 80041e8:	f855 3b04 	ldr.w	r3, [r5], #4
 80041ec:	4798      	blx	r3
 80041ee:	3601      	adds	r6, #1
 80041f0:	e7ee      	b.n	80041d0 <__libc_init_array+0xc>
 80041f2:	f855 3b04 	ldr.w	r3, [r5], #4
 80041f6:	4798      	blx	r3
 80041f8:	3601      	adds	r6, #1
 80041fa:	e7f2      	b.n	80041e2 <__libc_init_array+0x1e>
 80041fc:	08004df0 	.word	0x08004df0
 8004200:	08004df0 	.word	0x08004df0
 8004204:	08004df0 	.word	0x08004df0
 8004208:	08004df4 	.word	0x08004df4

0800420c <__retarget_lock_init_recursive>:
 800420c:	4770      	bx	lr

0800420e <__retarget_lock_acquire_recursive>:
 800420e:	4770      	bx	lr

08004210 <__retarget_lock_release_recursive>:
 8004210:	4770      	bx	lr
	...

08004214 <_free_r>:
 8004214:	b538      	push	{r3, r4, r5, lr}
 8004216:	4605      	mov	r5, r0
 8004218:	2900      	cmp	r1, #0
 800421a:	d041      	beq.n	80042a0 <_free_r+0x8c>
 800421c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8004220:	1f0c      	subs	r4, r1, #4
 8004222:	2b00      	cmp	r3, #0
 8004224:	bfb8      	it	lt
 8004226:	18e4      	addlt	r4, r4, r3
 8004228:	f000 f8e0 	bl	80043ec <__malloc_lock>
 800422c:	4a1d      	ldr	r2, [pc, #116]	@ (80042a4 <_free_r+0x90>)
 800422e:	6813      	ldr	r3, [r2, #0]
 8004230:	b933      	cbnz	r3, 8004240 <_free_r+0x2c>
 8004232:	6063      	str	r3, [r4, #4]
 8004234:	6014      	str	r4, [r2, #0]
 8004236:	4628      	mov	r0, r5
 8004238:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800423c:	f000 b8dc 	b.w	80043f8 <__malloc_unlock>
 8004240:	42a3      	cmp	r3, r4
 8004242:	d908      	bls.n	8004256 <_free_r+0x42>
 8004244:	6820      	ldr	r0, [r4, #0]
 8004246:	1821      	adds	r1, r4, r0
 8004248:	428b      	cmp	r3, r1
 800424a:	bf01      	itttt	eq
 800424c:	6819      	ldreq	r1, [r3, #0]
 800424e:	685b      	ldreq	r3, [r3, #4]
 8004250:	1809      	addeq	r1, r1, r0
 8004252:	6021      	streq	r1, [r4, #0]
 8004254:	e7ed      	b.n	8004232 <_free_r+0x1e>
 8004256:	461a      	mov	r2, r3
 8004258:	685b      	ldr	r3, [r3, #4]
 800425a:	b10b      	cbz	r3, 8004260 <_free_r+0x4c>
 800425c:	42a3      	cmp	r3, r4
 800425e:	d9fa      	bls.n	8004256 <_free_r+0x42>
 8004260:	6811      	ldr	r1, [r2, #0]
 8004262:	1850      	adds	r0, r2, r1
 8004264:	42a0      	cmp	r0, r4
 8004266:	d10b      	bne.n	8004280 <_free_r+0x6c>
 8004268:	6820      	ldr	r0, [r4, #0]
 800426a:	4401      	add	r1, r0
 800426c:	1850      	adds	r0, r2, r1
 800426e:	4283      	cmp	r3, r0
 8004270:	6011      	str	r1, [r2, #0]
 8004272:	d1e0      	bne.n	8004236 <_free_r+0x22>
 8004274:	6818      	ldr	r0, [r3, #0]
 8004276:	685b      	ldr	r3, [r3, #4]
 8004278:	6053      	str	r3, [r2, #4]
 800427a:	4408      	add	r0, r1
 800427c:	6010      	str	r0, [r2, #0]
 800427e:	e7da      	b.n	8004236 <_free_r+0x22>
 8004280:	d902      	bls.n	8004288 <_free_r+0x74>
 8004282:	230c      	movs	r3, #12
 8004284:	602b      	str	r3, [r5, #0]
 8004286:	e7d6      	b.n	8004236 <_free_r+0x22>
 8004288:	6820      	ldr	r0, [r4, #0]
 800428a:	1821      	adds	r1, r4, r0
 800428c:	428b      	cmp	r3, r1
 800428e:	bf04      	itt	eq
 8004290:	6819      	ldreq	r1, [r3, #0]
 8004292:	685b      	ldreq	r3, [r3, #4]
 8004294:	6063      	str	r3, [r4, #4]
 8004296:	bf04      	itt	eq
 8004298:	1809      	addeq	r1, r1, r0
 800429a:	6021      	streq	r1, [r4, #0]
 800429c:	6054      	str	r4, [r2, #4]
 800429e:	e7ca      	b.n	8004236 <_free_r+0x22>
 80042a0:	bd38      	pop	{r3, r4, r5, pc}
 80042a2:	bf00      	nop
 80042a4:	200002e8 	.word	0x200002e8

080042a8 <sbrk_aligned>:
 80042a8:	b570      	push	{r4, r5, r6, lr}
 80042aa:	4e0f      	ldr	r6, [pc, #60]	@ (80042e8 <sbrk_aligned+0x40>)
 80042ac:	460c      	mov	r4, r1
 80042ae:	6831      	ldr	r1, [r6, #0]
 80042b0:	4605      	mov	r5, r0
 80042b2:	b911      	cbnz	r1, 80042ba <sbrk_aligned+0x12>
 80042b4:	f000 fcb6 	bl	8004c24 <_sbrk_r>
 80042b8:	6030      	str	r0, [r6, #0]
 80042ba:	4621      	mov	r1, r4
 80042bc:	4628      	mov	r0, r5
 80042be:	f000 fcb1 	bl	8004c24 <_sbrk_r>
 80042c2:	1c43      	adds	r3, r0, #1
 80042c4:	d103      	bne.n	80042ce <sbrk_aligned+0x26>
 80042c6:	f04f 34ff 	mov.w	r4, #4294967295
 80042ca:	4620      	mov	r0, r4
 80042cc:	bd70      	pop	{r4, r5, r6, pc}
 80042ce:	1cc4      	adds	r4, r0, #3
 80042d0:	f024 0403 	bic.w	r4, r4, #3
 80042d4:	42a0      	cmp	r0, r4
 80042d6:	d0f8      	beq.n	80042ca <sbrk_aligned+0x22>
 80042d8:	1a21      	subs	r1, r4, r0
 80042da:	4628      	mov	r0, r5
 80042dc:	f000 fca2 	bl	8004c24 <_sbrk_r>
 80042e0:	3001      	adds	r0, #1
 80042e2:	d1f2      	bne.n	80042ca <sbrk_aligned+0x22>
 80042e4:	e7ef      	b.n	80042c6 <sbrk_aligned+0x1e>
 80042e6:	bf00      	nop
 80042e8:	200002e4 	.word	0x200002e4

080042ec <_malloc_r>:
 80042ec:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80042f0:	1ccd      	adds	r5, r1, #3
 80042f2:	f025 0503 	bic.w	r5, r5, #3
 80042f6:	3508      	adds	r5, #8
 80042f8:	2d0c      	cmp	r5, #12
 80042fa:	bf38      	it	cc
 80042fc:	250c      	movcc	r5, #12
 80042fe:	2d00      	cmp	r5, #0
 8004300:	4606      	mov	r6, r0
 8004302:	db01      	blt.n	8004308 <_malloc_r+0x1c>
 8004304:	42a9      	cmp	r1, r5
 8004306:	d904      	bls.n	8004312 <_malloc_r+0x26>
 8004308:	230c      	movs	r3, #12
 800430a:	6033      	str	r3, [r6, #0]
 800430c:	2000      	movs	r0, #0
 800430e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8004312:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 80043e8 <_malloc_r+0xfc>
 8004316:	f000 f869 	bl	80043ec <__malloc_lock>
 800431a:	f8d8 3000 	ldr.w	r3, [r8]
 800431e:	461c      	mov	r4, r3
 8004320:	bb44      	cbnz	r4, 8004374 <_malloc_r+0x88>
 8004322:	4629      	mov	r1, r5
 8004324:	4630      	mov	r0, r6
 8004326:	f7ff ffbf 	bl	80042a8 <sbrk_aligned>
 800432a:	1c43      	adds	r3, r0, #1
 800432c:	4604      	mov	r4, r0
 800432e:	d158      	bne.n	80043e2 <_malloc_r+0xf6>
 8004330:	f8d8 4000 	ldr.w	r4, [r8]
 8004334:	4627      	mov	r7, r4
 8004336:	2f00      	cmp	r7, #0
 8004338:	d143      	bne.n	80043c2 <_malloc_r+0xd6>
 800433a:	2c00      	cmp	r4, #0
 800433c:	d04b      	beq.n	80043d6 <_malloc_r+0xea>
 800433e:	6823      	ldr	r3, [r4, #0]
 8004340:	4639      	mov	r1, r7
 8004342:	4630      	mov	r0, r6
 8004344:	eb04 0903 	add.w	r9, r4, r3
 8004348:	f000 fc6c 	bl	8004c24 <_sbrk_r>
 800434c:	4581      	cmp	r9, r0
 800434e:	d142      	bne.n	80043d6 <_malloc_r+0xea>
 8004350:	6821      	ldr	r1, [r4, #0]
 8004352:	1a6d      	subs	r5, r5, r1
 8004354:	4629      	mov	r1, r5
 8004356:	4630      	mov	r0, r6
 8004358:	f7ff ffa6 	bl	80042a8 <sbrk_aligned>
 800435c:	3001      	adds	r0, #1
 800435e:	d03a      	beq.n	80043d6 <_malloc_r+0xea>
 8004360:	6823      	ldr	r3, [r4, #0]
 8004362:	442b      	add	r3, r5
 8004364:	6023      	str	r3, [r4, #0]
 8004366:	f8d8 3000 	ldr.w	r3, [r8]
 800436a:	685a      	ldr	r2, [r3, #4]
 800436c:	bb62      	cbnz	r2, 80043c8 <_malloc_r+0xdc>
 800436e:	f8c8 7000 	str.w	r7, [r8]
 8004372:	e00f      	b.n	8004394 <_malloc_r+0xa8>
 8004374:	6822      	ldr	r2, [r4, #0]
 8004376:	1b52      	subs	r2, r2, r5
 8004378:	d420      	bmi.n	80043bc <_malloc_r+0xd0>
 800437a:	2a0b      	cmp	r2, #11
 800437c:	d917      	bls.n	80043ae <_malloc_r+0xc2>
 800437e:	1961      	adds	r1, r4, r5
 8004380:	42a3      	cmp	r3, r4
 8004382:	6025      	str	r5, [r4, #0]
 8004384:	bf18      	it	ne
 8004386:	6059      	strne	r1, [r3, #4]
 8004388:	6863      	ldr	r3, [r4, #4]
 800438a:	bf08      	it	eq
 800438c:	f8c8 1000 	streq.w	r1, [r8]
 8004390:	5162      	str	r2, [r4, r5]
 8004392:	604b      	str	r3, [r1, #4]
 8004394:	4630      	mov	r0, r6
 8004396:	f000 f82f 	bl	80043f8 <__malloc_unlock>
 800439a:	f104 000b 	add.w	r0, r4, #11
 800439e:	1d23      	adds	r3, r4, #4
 80043a0:	f020 0007 	bic.w	r0, r0, #7
 80043a4:	1ac2      	subs	r2, r0, r3
 80043a6:	bf1c      	itt	ne
 80043a8:	1a1b      	subne	r3, r3, r0
 80043aa:	50a3      	strne	r3, [r4, r2]
 80043ac:	e7af      	b.n	800430e <_malloc_r+0x22>
 80043ae:	6862      	ldr	r2, [r4, #4]
 80043b0:	42a3      	cmp	r3, r4
 80043b2:	bf0c      	ite	eq
 80043b4:	f8c8 2000 	streq.w	r2, [r8]
 80043b8:	605a      	strne	r2, [r3, #4]
 80043ba:	e7eb      	b.n	8004394 <_malloc_r+0xa8>
 80043bc:	4623      	mov	r3, r4
 80043be:	6864      	ldr	r4, [r4, #4]
 80043c0:	e7ae      	b.n	8004320 <_malloc_r+0x34>
 80043c2:	463c      	mov	r4, r7
 80043c4:	687f      	ldr	r7, [r7, #4]
 80043c6:	e7b6      	b.n	8004336 <_malloc_r+0x4a>
 80043c8:	461a      	mov	r2, r3
 80043ca:	685b      	ldr	r3, [r3, #4]
 80043cc:	42a3      	cmp	r3, r4
 80043ce:	d1fb      	bne.n	80043c8 <_malloc_r+0xdc>
 80043d0:	2300      	movs	r3, #0
 80043d2:	6053      	str	r3, [r2, #4]
 80043d4:	e7de      	b.n	8004394 <_malloc_r+0xa8>
 80043d6:	230c      	movs	r3, #12
 80043d8:	6033      	str	r3, [r6, #0]
 80043da:	4630      	mov	r0, r6
 80043dc:	f000 f80c 	bl	80043f8 <__malloc_unlock>
 80043e0:	e794      	b.n	800430c <_malloc_r+0x20>
 80043e2:	6005      	str	r5, [r0, #0]
 80043e4:	e7d6      	b.n	8004394 <_malloc_r+0xa8>
 80043e6:	bf00      	nop
 80043e8:	200002e8 	.word	0x200002e8

080043ec <__malloc_lock>:
 80043ec:	4801      	ldr	r0, [pc, #4]	@ (80043f4 <__malloc_lock+0x8>)
 80043ee:	f7ff bf0e 	b.w	800420e <__retarget_lock_acquire_recursive>
 80043f2:	bf00      	nop
 80043f4:	200002e0 	.word	0x200002e0

080043f8 <__malloc_unlock>:
 80043f8:	4801      	ldr	r0, [pc, #4]	@ (8004400 <__malloc_unlock+0x8>)
 80043fa:	f7ff bf09 	b.w	8004210 <__retarget_lock_release_recursive>
 80043fe:	bf00      	nop
 8004400:	200002e0 	.word	0x200002e0

08004404 <__sfputc_r>:
 8004404:	6893      	ldr	r3, [r2, #8]
 8004406:	3b01      	subs	r3, #1
 8004408:	2b00      	cmp	r3, #0
 800440a:	b410      	push	{r4}
 800440c:	6093      	str	r3, [r2, #8]
 800440e:	da08      	bge.n	8004422 <__sfputc_r+0x1e>
 8004410:	6994      	ldr	r4, [r2, #24]
 8004412:	42a3      	cmp	r3, r4
 8004414:	db01      	blt.n	800441a <__sfputc_r+0x16>
 8004416:	290a      	cmp	r1, #10
 8004418:	d103      	bne.n	8004422 <__sfputc_r+0x1e>
 800441a:	f85d 4b04 	ldr.w	r4, [sp], #4
 800441e:	f000 bb6d 	b.w	8004afc <__swbuf_r>
 8004422:	6813      	ldr	r3, [r2, #0]
 8004424:	1c58      	adds	r0, r3, #1
 8004426:	6010      	str	r0, [r2, #0]
 8004428:	7019      	strb	r1, [r3, #0]
 800442a:	4608      	mov	r0, r1
 800442c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8004430:	4770      	bx	lr

08004432 <__sfputs_r>:
 8004432:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004434:	4606      	mov	r6, r0
 8004436:	460f      	mov	r7, r1
 8004438:	4614      	mov	r4, r2
 800443a:	18d5      	adds	r5, r2, r3
 800443c:	42ac      	cmp	r4, r5
 800443e:	d101      	bne.n	8004444 <__sfputs_r+0x12>
 8004440:	2000      	movs	r0, #0
 8004442:	e007      	b.n	8004454 <__sfputs_r+0x22>
 8004444:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004448:	463a      	mov	r2, r7
 800444a:	4630      	mov	r0, r6
 800444c:	f7ff ffda 	bl	8004404 <__sfputc_r>
 8004450:	1c43      	adds	r3, r0, #1
 8004452:	d1f3      	bne.n	800443c <__sfputs_r+0xa>
 8004454:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08004458 <_vfiprintf_r>:
 8004458:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800445c:	460d      	mov	r5, r1
 800445e:	b09d      	sub	sp, #116	@ 0x74
 8004460:	4614      	mov	r4, r2
 8004462:	4698      	mov	r8, r3
 8004464:	4606      	mov	r6, r0
 8004466:	b118      	cbz	r0, 8004470 <_vfiprintf_r+0x18>
 8004468:	6a03      	ldr	r3, [r0, #32]
 800446a:	b90b      	cbnz	r3, 8004470 <_vfiprintf_r+0x18>
 800446c:	f7ff fdca 	bl	8004004 <__sinit>
 8004470:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8004472:	07d9      	lsls	r1, r3, #31
 8004474:	d405      	bmi.n	8004482 <_vfiprintf_r+0x2a>
 8004476:	89ab      	ldrh	r3, [r5, #12]
 8004478:	059a      	lsls	r2, r3, #22
 800447a:	d402      	bmi.n	8004482 <_vfiprintf_r+0x2a>
 800447c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800447e:	f7ff fec6 	bl	800420e <__retarget_lock_acquire_recursive>
 8004482:	89ab      	ldrh	r3, [r5, #12]
 8004484:	071b      	lsls	r3, r3, #28
 8004486:	d501      	bpl.n	800448c <_vfiprintf_r+0x34>
 8004488:	692b      	ldr	r3, [r5, #16]
 800448a:	b99b      	cbnz	r3, 80044b4 <_vfiprintf_r+0x5c>
 800448c:	4629      	mov	r1, r5
 800448e:	4630      	mov	r0, r6
 8004490:	f000 fb72 	bl	8004b78 <__swsetup_r>
 8004494:	b170      	cbz	r0, 80044b4 <_vfiprintf_r+0x5c>
 8004496:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8004498:	07dc      	lsls	r4, r3, #31
 800449a:	d504      	bpl.n	80044a6 <_vfiprintf_r+0x4e>
 800449c:	f04f 30ff 	mov.w	r0, #4294967295
 80044a0:	b01d      	add	sp, #116	@ 0x74
 80044a2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80044a6:	89ab      	ldrh	r3, [r5, #12]
 80044a8:	0598      	lsls	r0, r3, #22
 80044aa:	d4f7      	bmi.n	800449c <_vfiprintf_r+0x44>
 80044ac:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80044ae:	f7ff feaf 	bl	8004210 <__retarget_lock_release_recursive>
 80044b2:	e7f3      	b.n	800449c <_vfiprintf_r+0x44>
 80044b4:	2300      	movs	r3, #0
 80044b6:	9309      	str	r3, [sp, #36]	@ 0x24
 80044b8:	2320      	movs	r3, #32
 80044ba:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80044be:	f8cd 800c 	str.w	r8, [sp, #12]
 80044c2:	2330      	movs	r3, #48	@ 0x30
 80044c4:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8004674 <_vfiprintf_r+0x21c>
 80044c8:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80044cc:	f04f 0901 	mov.w	r9, #1
 80044d0:	4623      	mov	r3, r4
 80044d2:	469a      	mov	sl, r3
 80044d4:	f813 2b01 	ldrb.w	r2, [r3], #1
 80044d8:	b10a      	cbz	r2, 80044de <_vfiprintf_r+0x86>
 80044da:	2a25      	cmp	r2, #37	@ 0x25
 80044dc:	d1f9      	bne.n	80044d2 <_vfiprintf_r+0x7a>
 80044de:	ebba 0b04 	subs.w	fp, sl, r4
 80044e2:	d00b      	beq.n	80044fc <_vfiprintf_r+0xa4>
 80044e4:	465b      	mov	r3, fp
 80044e6:	4622      	mov	r2, r4
 80044e8:	4629      	mov	r1, r5
 80044ea:	4630      	mov	r0, r6
 80044ec:	f7ff ffa1 	bl	8004432 <__sfputs_r>
 80044f0:	3001      	adds	r0, #1
 80044f2:	f000 80a7 	beq.w	8004644 <_vfiprintf_r+0x1ec>
 80044f6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80044f8:	445a      	add	r2, fp
 80044fa:	9209      	str	r2, [sp, #36]	@ 0x24
 80044fc:	f89a 3000 	ldrb.w	r3, [sl]
 8004500:	2b00      	cmp	r3, #0
 8004502:	f000 809f 	beq.w	8004644 <_vfiprintf_r+0x1ec>
 8004506:	2300      	movs	r3, #0
 8004508:	f04f 32ff 	mov.w	r2, #4294967295
 800450c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8004510:	f10a 0a01 	add.w	sl, sl, #1
 8004514:	9304      	str	r3, [sp, #16]
 8004516:	9307      	str	r3, [sp, #28]
 8004518:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800451c:	931a      	str	r3, [sp, #104]	@ 0x68
 800451e:	4654      	mov	r4, sl
 8004520:	2205      	movs	r2, #5
 8004522:	f814 1b01 	ldrb.w	r1, [r4], #1
 8004526:	4853      	ldr	r0, [pc, #332]	@ (8004674 <_vfiprintf_r+0x21c>)
 8004528:	f7fb fe7a 	bl	8000220 <memchr>
 800452c:	9a04      	ldr	r2, [sp, #16]
 800452e:	b9d8      	cbnz	r0, 8004568 <_vfiprintf_r+0x110>
 8004530:	06d1      	lsls	r1, r2, #27
 8004532:	bf44      	itt	mi
 8004534:	2320      	movmi	r3, #32
 8004536:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800453a:	0713      	lsls	r3, r2, #28
 800453c:	bf44      	itt	mi
 800453e:	232b      	movmi	r3, #43	@ 0x2b
 8004540:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8004544:	f89a 3000 	ldrb.w	r3, [sl]
 8004548:	2b2a      	cmp	r3, #42	@ 0x2a
 800454a:	d015      	beq.n	8004578 <_vfiprintf_r+0x120>
 800454c:	9a07      	ldr	r2, [sp, #28]
 800454e:	4654      	mov	r4, sl
 8004550:	2000      	movs	r0, #0
 8004552:	f04f 0c0a 	mov.w	ip, #10
 8004556:	4621      	mov	r1, r4
 8004558:	f811 3b01 	ldrb.w	r3, [r1], #1
 800455c:	3b30      	subs	r3, #48	@ 0x30
 800455e:	2b09      	cmp	r3, #9
 8004560:	d94b      	bls.n	80045fa <_vfiprintf_r+0x1a2>
 8004562:	b1b0      	cbz	r0, 8004592 <_vfiprintf_r+0x13a>
 8004564:	9207      	str	r2, [sp, #28]
 8004566:	e014      	b.n	8004592 <_vfiprintf_r+0x13a>
 8004568:	eba0 0308 	sub.w	r3, r0, r8
 800456c:	fa09 f303 	lsl.w	r3, r9, r3
 8004570:	4313      	orrs	r3, r2
 8004572:	9304      	str	r3, [sp, #16]
 8004574:	46a2      	mov	sl, r4
 8004576:	e7d2      	b.n	800451e <_vfiprintf_r+0xc6>
 8004578:	9b03      	ldr	r3, [sp, #12]
 800457a:	1d19      	adds	r1, r3, #4
 800457c:	681b      	ldr	r3, [r3, #0]
 800457e:	9103      	str	r1, [sp, #12]
 8004580:	2b00      	cmp	r3, #0
 8004582:	bfbb      	ittet	lt
 8004584:	425b      	neglt	r3, r3
 8004586:	f042 0202 	orrlt.w	r2, r2, #2
 800458a:	9307      	strge	r3, [sp, #28]
 800458c:	9307      	strlt	r3, [sp, #28]
 800458e:	bfb8      	it	lt
 8004590:	9204      	strlt	r2, [sp, #16]
 8004592:	7823      	ldrb	r3, [r4, #0]
 8004594:	2b2e      	cmp	r3, #46	@ 0x2e
 8004596:	d10a      	bne.n	80045ae <_vfiprintf_r+0x156>
 8004598:	7863      	ldrb	r3, [r4, #1]
 800459a:	2b2a      	cmp	r3, #42	@ 0x2a
 800459c:	d132      	bne.n	8004604 <_vfiprintf_r+0x1ac>
 800459e:	9b03      	ldr	r3, [sp, #12]
 80045a0:	1d1a      	adds	r2, r3, #4
 80045a2:	681b      	ldr	r3, [r3, #0]
 80045a4:	9203      	str	r2, [sp, #12]
 80045a6:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80045aa:	3402      	adds	r4, #2
 80045ac:	9305      	str	r3, [sp, #20]
 80045ae:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8004684 <_vfiprintf_r+0x22c>
 80045b2:	7821      	ldrb	r1, [r4, #0]
 80045b4:	2203      	movs	r2, #3
 80045b6:	4650      	mov	r0, sl
 80045b8:	f7fb fe32 	bl	8000220 <memchr>
 80045bc:	b138      	cbz	r0, 80045ce <_vfiprintf_r+0x176>
 80045be:	9b04      	ldr	r3, [sp, #16]
 80045c0:	eba0 000a 	sub.w	r0, r0, sl
 80045c4:	2240      	movs	r2, #64	@ 0x40
 80045c6:	4082      	lsls	r2, r0
 80045c8:	4313      	orrs	r3, r2
 80045ca:	3401      	adds	r4, #1
 80045cc:	9304      	str	r3, [sp, #16]
 80045ce:	f814 1b01 	ldrb.w	r1, [r4], #1
 80045d2:	4829      	ldr	r0, [pc, #164]	@ (8004678 <_vfiprintf_r+0x220>)
 80045d4:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80045d8:	2206      	movs	r2, #6
 80045da:	f7fb fe21 	bl	8000220 <memchr>
 80045de:	2800      	cmp	r0, #0
 80045e0:	d03f      	beq.n	8004662 <_vfiprintf_r+0x20a>
 80045e2:	4b26      	ldr	r3, [pc, #152]	@ (800467c <_vfiprintf_r+0x224>)
 80045e4:	bb1b      	cbnz	r3, 800462e <_vfiprintf_r+0x1d6>
 80045e6:	9b03      	ldr	r3, [sp, #12]
 80045e8:	3307      	adds	r3, #7
 80045ea:	f023 0307 	bic.w	r3, r3, #7
 80045ee:	3308      	adds	r3, #8
 80045f0:	9303      	str	r3, [sp, #12]
 80045f2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80045f4:	443b      	add	r3, r7
 80045f6:	9309      	str	r3, [sp, #36]	@ 0x24
 80045f8:	e76a      	b.n	80044d0 <_vfiprintf_r+0x78>
 80045fa:	fb0c 3202 	mla	r2, ip, r2, r3
 80045fe:	460c      	mov	r4, r1
 8004600:	2001      	movs	r0, #1
 8004602:	e7a8      	b.n	8004556 <_vfiprintf_r+0xfe>
 8004604:	2300      	movs	r3, #0
 8004606:	3401      	adds	r4, #1
 8004608:	9305      	str	r3, [sp, #20]
 800460a:	4619      	mov	r1, r3
 800460c:	f04f 0c0a 	mov.w	ip, #10
 8004610:	4620      	mov	r0, r4
 8004612:	f810 2b01 	ldrb.w	r2, [r0], #1
 8004616:	3a30      	subs	r2, #48	@ 0x30
 8004618:	2a09      	cmp	r2, #9
 800461a:	d903      	bls.n	8004624 <_vfiprintf_r+0x1cc>
 800461c:	2b00      	cmp	r3, #0
 800461e:	d0c6      	beq.n	80045ae <_vfiprintf_r+0x156>
 8004620:	9105      	str	r1, [sp, #20]
 8004622:	e7c4      	b.n	80045ae <_vfiprintf_r+0x156>
 8004624:	fb0c 2101 	mla	r1, ip, r1, r2
 8004628:	4604      	mov	r4, r0
 800462a:	2301      	movs	r3, #1
 800462c:	e7f0      	b.n	8004610 <_vfiprintf_r+0x1b8>
 800462e:	ab03      	add	r3, sp, #12
 8004630:	9300      	str	r3, [sp, #0]
 8004632:	462a      	mov	r2, r5
 8004634:	4b12      	ldr	r3, [pc, #72]	@ (8004680 <_vfiprintf_r+0x228>)
 8004636:	a904      	add	r1, sp, #16
 8004638:	4630      	mov	r0, r6
 800463a:	f3af 8000 	nop.w
 800463e:	4607      	mov	r7, r0
 8004640:	1c78      	adds	r0, r7, #1
 8004642:	d1d6      	bne.n	80045f2 <_vfiprintf_r+0x19a>
 8004644:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8004646:	07d9      	lsls	r1, r3, #31
 8004648:	d405      	bmi.n	8004656 <_vfiprintf_r+0x1fe>
 800464a:	89ab      	ldrh	r3, [r5, #12]
 800464c:	059a      	lsls	r2, r3, #22
 800464e:	d402      	bmi.n	8004656 <_vfiprintf_r+0x1fe>
 8004650:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8004652:	f7ff fddd 	bl	8004210 <__retarget_lock_release_recursive>
 8004656:	89ab      	ldrh	r3, [r5, #12]
 8004658:	065b      	lsls	r3, r3, #25
 800465a:	f53f af1f 	bmi.w	800449c <_vfiprintf_r+0x44>
 800465e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8004660:	e71e      	b.n	80044a0 <_vfiprintf_r+0x48>
 8004662:	ab03      	add	r3, sp, #12
 8004664:	9300      	str	r3, [sp, #0]
 8004666:	462a      	mov	r2, r5
 8004668:	4b05      	ldr	r3, [pc, #20]	@ (8004680 <_vfiprintf_r+0x228>)
 800466a:	a904      	add	r1, sp, #16
 800466c:	4630      	mov	r0, r6
 800466e:	f000 f879 	bl	8004764 <_printf_i>
 8004672:	e7e4      	b.n	800463e <_vfiprintf_r+0x1e6>
 8004674:	08004db4 	.word	0x08004db4
 8004678:	08004dbe 	.word	0x08004dbe
 800467c:	00000000 	.word	0x00000000
 8004680:	08004433 	.word	0x08004433
 8004684:	08004dba 	.word	0x08004dba

08004688 <_printf_common>:
 8004688:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800468c:	4616      	mov	r6, r2
 800468e:	4698      	mov	r8, r3
 8004690:	688a      	ldr	r2, [r1, #8]
 8004692:	690b      	ldr	r3, [r1, #16]
 8004694:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8004698:	4293      	cmp	r3, r2
 800469a:	bfb8      	it	lt
 800469c:	4613      	movlt	r3, r2
 800469e:	6033      	str	r3, [r6, #0]
 80046a0:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80046a4:	4607      	mov	r7, r0
 80046a6:	460c      	mov	r4, r1
 80046a8:	b10a      	cbz	r2, 80046ae <_printf_common+0x26>
 80046aa:	3301      	adds	r3, #1
 80046ac:	6033      	str	r3, [r6, #0]
 80046ae:	6823      	ldr	r3, [r4, #0]
 80046b0:	0699      	lsls	r1, r3, #26
 80046b2:	bf42      	ittt	mi
 80046b4:	6833      	ldrmi	r3, [r6, #0]
 80046b6:	3302      	addmi	r3, #2
 80046b8:	6033      	strmi	r3, [r6, #0]
 80046ba:	6825      	ldr	r5, [r4, #0]
 80046bc:	f015 0506 	ands.w	r5, r5, #6
 80046c0:	d106      	bne.n	80046d0 <_printf_common+0x48>
 80046c2:	f104 0a19 	add.w	sl, r4, #25
 80046c6:	68e3      	ldr	r3, [r4, #12]
 80046c8:	6832      	ldr	r2, [r6, #0]
 80046ca:	1a9b      	subs	r3, r3, r2
 80046cc:	42ab      	cmp	r3, r5
 80046ce:	dc26      	bgt.n	800471e <_printf_common+0x96>
 80046d0:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80046d4:	6822      	ldr	r2, [r4, #0]
 80046d6:	3b00      	subs	r3, #0
 80046d8:	bf18      	it	ne
 80046da:	2301      	movne	r3, #1
 80046dc:	0692      	lsls	r2, r2, #26
 80046de:	d42b      	bmi.n	8004738 <_printf_common+0xb0>
 80046e0:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80046e4:	4641      	mov	r1, r8
 80046e6:	4638      	mov	r0, r7
 80046e8:	47c8      	blx	r9
 80046ea:	3001      	adds	r0, #1
 80046ec:	d01e      	beq.n	800472c <_printf_common+0xa4>
 80046ee:	6823      	ldr	r3, [r4, #0]
 80046f0:	6922      	ldr	r2, [r4, #16]
 80046f2:	f003 0306 	and.w	r3, r3, #6
 80046f6:	2b04      	cmp	r3, #4
 80046f8:	bf02      	ittt	eq
 80046fa:	68e5      	ldreq	r5, [r4, #12]
 80046fc:	6833      	ldreq	r3, [r6, #0]
 80046fe:	1aed      	subeq	r5, r5, r3
 8004700:	68a3      	ldr	r3, [r4, #8]
 8004702:	bf0c      	ite	eq
 8004704:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004708:	2500      	movne	r5, #0
 800470a:	4293      	cmp	r3, r2
 800470c:	bfc4      	itt	gt
 800470e:	1a9b      	subgt	r3, r3, r2
 8004710:	18ed      	addgt	r5, r5, r3
 8004712:	2600      	movs	r6, #0
 8004714:	341a      	adds	r4, #26
 8004716:	42b5      	cmp	r5, r6
 8004718:	d11a      	bne.n	8004750 <_printf_common+0xc8>
 800471a:	2000      	movs	r0, #0
 800471c:	e008      	b.n	8004730 <_printf_common+0xa8>
 800471e:	2301      	movs	r3, #1
 8004720:	4652      	mov	r2, sl
 8004722:	4641      	mov	r1, r8
 8004724:	4638      	mov	r0, r7
 8004726:	47c8      	blx	r9
 8004728:	3001      	adds	r0, #1
 800472a:	d103      	bne.n	8004734 <_printf_common+0xac>
 800472c:	f04f 30ff 	mov.w	r0, #4294967295
 8004730:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004734:	3501      	adds	r5, #1
 8004736:	e7c6      	b.n	80046c6 <_printf_common+0x3e>
 8004738:	18e1      	adds	r1, r4, r3
 800473a:	1c5a      	adds	r2, r3, #1
 800473c:	2030      	movs	r0, #48	@ 0x30
 800473e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8004742:	4422      	add	r2, r4
 8004744:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8004748:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800474c:	3302      	adds	r3, #2
 800474e:	e7c7      	b.n	80046e0 <_printf_common+0x58>
 8004750:	2301      	movs	r3, #1
 8004752:	4622      	mov	r2, r4
 8004754:	4641      	mov	r1, r8
 8004756:	4638      	mov	r0, r7
 8004758:	47c8      	blx	r9
 800475a:	3001      	adds	r0, #1
 800475c:	d0e6      	beq.n	800472c <_printf_common+0xa4>
 800475e:	3601      	adds	r6, #1
 8004760:	e7d9      	b.n	8004716 <_printf_common+0x8e>
	...

08004764 <_printf_i>:
 8004764:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004768:	7e0f      	ldrb	r7, [r1, #24]
 800476a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800476c:	2f78      	cmp	r7, #120	@ 0x78
 800476e:	4691      	mov	r9, r2
 8004770:	4680      	mov	r8, r0
 8004772:	460c      	mov	r4, r1
 8004774:	469a      	mov	sl, r3
 8004776:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800477a:	d807      	bhi.n	800478c <_printf_i+0x28>
 800477c:	2f62      	cmp	r7, #98	@ 0x62
 800477e:	d80a      	bhi.n	8004796 <_printf_i+0x32>
 8004780:	2f00      	cmp	r7, #0
 8004782:	f000 80d2 	beq.w	800492a <_printf_i+0x1c6>
 8004786:	2f58      	cmp	r7, #88	@ 0x58
 8004788:	f000 80b9 	beq.w	80048fe <_printf_i+0x19a>
 800478c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8004790:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8004794:	e03a      	b.n	800480c <_printf_i+0xa8>
 8004796:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800479a:	2b15      	cmp	r3, #21
 800479c:	d8f6      	bhi.n	800478c <_printf_i+0x28>
 800479e:	a101      	add	r1, pc, #4	@ (adr r1, 80047a4 <_printf_i+0x40>)
 80047a0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80047a4:	080047fd 	.word	0x080047fd
 80047a8:	08004811 	.word	0x08004811
 80047ac:	0800478d 	.word	0x0800478d
 80047b0:	0800478d 	.word	0x0800478d
 80047b4:	0800478d 	.word	0x0800478d
 80047b8:	0800478d 	.word	0x0800478d
 80047bc:	08004811 	.word	0x08004811
 80047c0:	0800478d 	.word	0x0800478d
 80047c4:	0800478d 	.word	0x0800478d
 80047c8:	0800478d 	.word	0x0800478d
 80047cc:	0800478d 	.word	0x0800478d
 80047d0:	08004911 	.word	0x08004911
 80047d4:	0800483b 	.word	0x0800483b
 80047d8:	080048cb 	.word	0x080048cb
 80047dc:	0800478d 	.word	0x0800478d
 80047e0:	0800478d 	.word	0x0800478d
 80047e4:	08004933 	.word	0x08004933
 80047e8:	0800478d 	.word	0x0800478d
 80047ec:	0800483b 	.word	0x0800483b
 80047f0:	0800478d 	.word	0x0800478d
 80047f4:	0800478d 	.word	0x0800478d
 80047f8:	080048d3 	.word	0x080048d3
 80047fc:	6833      	ldr	r3, [r6, #0]
 80047fe:	1d1a      	adds	r2, r3, #4
 8004800:	681b      	ldr	r3, [r3, #0]
 8004802:	6032      	str	r2, [r6, #0]
 8004804:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8004808:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800480c:	2301      	movs	r3, #1
 800480e:	e09d      	b.n	800494c <_printf_i+0x1e8>
 8004810:	6833      	ldr	r3, [r6, #0]
 8004812:	6820      	ldr	r0, [r4, #0]
 8004814:	1d19      	adds	r1, r3, #4
 8004816:	6031      	str	r1, [r6, #0]
 8004818:	0606      	lsls	r6, r0, #24
 800481a:	d501      	bpl.n	8004820 <_printf_i+0xbc>
 800481c:	681d      	ldr	r5, [r3, #0]
 800481e:	e003      	b.n	8004828 <_printf_i+0xc4>
 8004820:	0645      	lsls	r5, r0, #25
 8004822:	d5fb      	bpl.n	800481c <_printf_i+0xb8>
 8004824:	f9b3 5000 	ldrsh.w	r5, [r3]
 8004828:	2d00      	cmp	r5, #0
 800482a:	da03      	bge.n	8004834 <_printf_i+0xd0>
 800482c:	232d      	movs	r3, #45	@ 0x2d
 800482e:	426d      	negs	r5, r5
 8004830:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004834:	4859      	ldr	r0, [pc, #356]	@ (800499c <_printf_i+0x238>)
 8004836:	230a      	movs	r3, #10
 8004838:	e011      	b.n	800485e <_printf_i+0xfa>
 800483a:	6821      	ldr	r1, [r4, #0]
 800483c:	6833      	ldr	r3, [r6, #0]
 800483e:	0608      	lsls	r0, r1, #24
 8004840:	f853 5b04 	ldr.w	r5, [r3], #4
 8004844:	d402      	bmi.n	800484c <_printf_i+0xe8>
 8004846:	0649      	lsls	r1, r1, #25
 8004848:	bf48      	it	mi
 800484a:	b2ad      	uxthmi	r5, r5
 800484c:	2f6f      	cmp	r7, #111	@ 0x6f
 800484e:	4853      	ldr	r0, [pc, #332]	@ (800499c <_printf_i+0x238>)
 8004850:	6033      	str	r3, [r6, #0]
 8004852:	bf14      	ite	ne
 8004854:	230a      	movne	r3, #10
 8004856:	2308      	moveq	r3, #8
 8004858:	2100      	movs	r1, #0
 800485a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800485e:	6866      	ldr	r6, [r4, #4]
 8004860:	60a6      	str	r6, [r4, #8]
 8004862:	2e00      	cmp	r6, #0
 8004864:	bfa2      	ittt	ge
 8004866:	6821      	ldrge	r1, [r4, #0]
 8004868:	f021 0104 	bicge.w	r1, r1, #4
 800486c:	6021      	strge	r1, [r4, #0]
 800486e:	b90d      	cbnz	r5, 8004874 <_printf_i+0x110>
 8004870:	2e00      	cmp	r6, #0
 8004872:	d04b      	beq.n	800490c <_printf_i+0x1a8>
 8004874:	4616      	mov	r6, r2
 8004876:	fbb5 f1f3 	udiv	r1, r5, r3
 800487a:	fb03 5711 	mls	r7, r3, r1, r5
 800487e:	5dc7      	ldrb	r7, [r0, r7]
 8004880:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8004884:	462f      	mov	r7, r5
 8004886:	42bb      	cmp	r3, r7
 8004888:	460d      	mov	r5, r1
 800488a:	d9f4      	bls.n	8004876 <_printf_i+0x112>
 800488c:	2b08      	cmp	r3, #8
 800488e:	d10b      	bne.n	80048a8 <_printf_i+0x144>
 8004890:	6823      	ldr	r3, [r4, #0]
 8004892:	07df      	lsls	r7, r3, #31
 8004894:	d508      	bpl.n	80048a8 <_printf_i+0x144>
 8004896:	6923      	ldr	r3, [r4, #16]
 8004898:	6861      	ldr	r1, [r4, #4]
 800489a:	4299      	cmp	r1, r3
 800489c:	bfde      	ittt	le
 800489e:	2330      	movle	r3, #48	@ 0x30
 80048a0:	f806 3c01 	strble.w	r3, [r6, #-1]
 80048a4:	f106 36ff 	addle.w	r6, r6, #4294967295
 80048a8:	1b92      	subs	r2, r2, r6
 80048aa:	6122      	str	r2, [r4, #16]
 80048ac:	f8cd a000 	str.w	sl, [sp]
 80048b0:	464b      	mov	r3, r9
 80048b2:	aa03      	add	r2, sp, #12
 80048b4:	4621      	mov	r1, r4
 80048b6:	4640      	mov	r0, r8
 80048b8:	f7ff fee6 	bl	8004688 <_printf_common>
 80048bc:	3001      	adds	r0, #1
 80048be:	d14a      	bne.n	8004956 <_printf_i+0x1f2>
 80048c0:	f04f 30ff 	mov.w	r0, #4294967295
 80048c4:	b004      	add	sp, #16
 80048c6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80048ca:	6823      	ldr	r3, [r4, #0]
 80048cc:	f043 0320 	orr.w	r3, r3, #32
 80048d0:	6023      	str	r3, [r4, #0]
 80048d2:	4833      	ldr	r0, [pc, #204]	@ (80049a0 <_printf_i+0x23c>)
 80048d4:	2778      	movs	r7, #120	@ 0x78
 80048d6:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80048da:	6823      	ldr	r3, [r4, #0]
 80048dc:	6831      	ldr	r1, [r6, #0]
 80048de:	061f      	lsls	r7, r3, #24
 80048e0:	f851 5b04 	ldr.w	r5, [r1], #4
 80048e4:	d402      	bmi.n	80048ec <_printf_i+0x188>
 80048e6:	065f      	lsls	r7, r3, #25
 80048e8:	bf48      	it	mi
 80048ea:	b2ad      	uxthmi	r5, r5
 80048ec:	6031      	str	r1, [r6, #0]
 80048ee:	07d9      	lsls	r1, r3, #31
 80048f0:	bf44      	itt	mi
 80048f2:	f043 0320 	orrmi.w	r3, r3, #32
 80048f6:	6023      	strmi	r3, [r4, #0]
 80048f8:	b11d      	cbz	r5, 8004902 <_printf_i+0x19e>
 80048fa:	2310      	movs	r3, #16
 80048fc:	e7ac      	b.n	8004858 <_printf_i+0xf4>
 80048fe:	4827      	ldr	r0, [pc, #156]	@ (800499c <_printf_i+0x238>)
 8004900:	e7e9      	b.n	80048d6 <_printf_i+0x172>
 8004902:	6823      	ldr	r3, [r4, #0]
 8004904:	f023 0320 	bic.w	r3, r3, #32
 8004908:	6023      	str	r3, [r4, #0]
 800490a:	e7f6      	b.n	80048fa <_printf_i+0x196>
 800490c:	4616      	mov	r6, r2
 800490e:	e7bd      	b.n	800488c <_printf_i+0x128>
 8004910:	6833      	ldr	r3, [r6, #0]
 8004912:	6825      	ldr	r5, [r4, #0]
 8004914:	6961      	ldr	r1, [r4, #20]
 8004916:	1d18      	adds	r0, r3, #4
 8004918:	6030      	str	r0, [r6, #0]
 800491a:	062e      	lsls	r6, r5, #24
 800491c:	681b      	ldr	r3, [r3, #0]
 800491e:	d501      	bpl.n	8004924 <_printf_i+0x1c0>
 8004920:	6019      	str	r1, [r3, #0]
 8004922:	e002      	b.n	800492a <_printf_i+0x1c6>
 8004924:	0668      	lsls	r0, r5, #25
 8004926:	d5fb      	bpl.n	8004920 <_printf_i+0x1bc>
 8004928:	8019      	strh	r1, [r3, #0]
 800492a:	2300      	movs	r3, #0
 800492c:	6123      	str	r3, [r4, #16]
 800492e:	4616      	mov	r6, r2
 8004930:	e7bc      	b.n	80048ac <_printf_i+0x148>
 8004932:	6833      	ldr	r3, [r6, #0]
 8004934:	1d1a      	adds	r2, r3, #4
 8004936:	6032      	str	r2, [r6, #0]
 8004938:	681e      	ldr	r6, [r3, #0]
 800493a:	6862      	ldr	r2, [r4, #4]
 800493c:	2100      	movs	r1, #0
 800493e:	4630      	mov	r0, r6
 8004940:	f7fb fc6e 	bl	8000220 <memchr>
 8004944:	b108      	cbz	r0, 800494a <_printf_i+0x1e6>
 8004946:	1b80      	subs	r0, r0, r6
 8004948:	6060      	str	r0, [r4, #4]
 800494a:	6863      	ldr	r3, [r4, #4]
 800494c:	6123      	str	r3, [r4, #16]
 800494e:	2300      	movs	r3, #0
 8004950:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8004954:	e7aa      	b.n	80048ac <_printf_i+0x148>
 8004956:	6923      	ldr	r3, [r4, #16]
 8004958:	4632      	mov	r2, r6
 800495a:	4649      	mov	r1, r9
 800495c:	4640      	mov	r0, r8
 800495e:	47d0      	blx	sl
 8004960:	3001      	adds	r0, #1
 8004962:	d0ad      	beq.n	80048c0 <_printf_i+0x15c>
 8004964:	6823      	ldr	r3, [r4, #0]
 8004966:	079b      	lsls	r3, r3, #30
 8004968:	d413      	bmi.n	8004992 <_printf_i+0x22e>
 800496a:	68e0      	ldr	r0, [r4, #12]
 800496c:	9b03      	ldr	r3, [sp, #12]
 800496e:	4298      	cmp	r0, r3
 8004970:	bfb8      	it	lt
 8004972:	4618      	movlt	r0, r3
 8004974:	e7a6      	b.n	80048c4 <_printf_i+0x160>
 8004976:	2301      	movs	r3, #1
 8004978:	4632      	mov	r2, r6
 800497a:	4649      	mov	r1, r9
 800497c:	4640      	mov	r0, r8
 800497e:	47d0      	blx	sl
 8004980:	3001      	adds	r0, #1
 8004982:	d09d      	beq.n	80048c0 <_printf_i+0x15c>
 8004984:	3501      	adds	r5, #1
 8004986:	68e3      	ldr	r3, [r4, #12]
 8004988:	9903      	ldr	r1, [sp, #12]
 800498a:	1a5b      	subs	r3, r3, r1
 800498c:	42ab      	cmp	r3, r5
 800498e:	dcf2      	bgt.n	8004976 <_printf_i+0x212>
 8004990:	e7eb      	b.n	800496a <_printf_i+0x206>
 8004992:	2500      	movs	r5, #0
 8004994:	f104 0619 	add.w	r6, r4, #25
 8004998:	e7f5      	b.n	8004986 <_printf_i+0x222>
 800499a:	bf00      	nop
 800499c:	08004dc5 	.word	0x08004dc5
 80049a0:	08004dd6 	.word	0x08004dd6

080049a4 <__sflush_r>:
 80049a4:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80049a8:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80049ac:	0716      	lsls	r6, r2, #28
 80049ae:	4605      	mov	r5, r0
 80049b0:	460c      	mov	r4, r1
 80049b2:	d454      	bmi.n	8004a5e <__sflush_r+0xba>
 80049b4:	684b      	ldr	r3, [r1, #4]
 80049b6:	2b00      	cmp	r3, #0
 80049b8:	dc02      	bgt.n	80049c0 <__sflush_r+0x1c>
 80049ba:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 80049bc:	2b00      	cmp	r3, #0
 80049be:	dd48      	ble.n	8004a52 <__sflush_r+0xae>
 80049c0:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80049c2:	2e00      	cmp	r6, #0
 80049c4:	d045      	beq.n	8004a52 <__sflush_r+0xae>
 80049c6:	2300      	movs	r3, #0
 80049c8:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 80049cc:	682f      	ldr	r7, [r5, #0]
 80049ce:	6a21      	ldr	r1, [r4, #32]
 80049d0:	602b      	str	r3, [r5, #0]
 80049d2:	d030      	beq.n	8004a36 <__sflush_r+0x92>
 80049d4:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80049d6:	89a3      	ldrh	r3, [r4, #12]
 80049d8:	0759      	lsls	r1, r3, #29
 80049da:	d505      	bpl.n	80049e8 <__sflush_r+0x44>
 80049dc:	6863      	ldr	r3, [r4, #4]
 80049de:	1ad2      	subs	r2, r2, r3
 80049e0:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80049e2:	b10b      	cbz	r3, 80049e8 <__sflush_r+0x44>
 80049e4:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80049e6:	1ad2      	subs	r2, r2, r3
 80049e8:	2300      	movs	r3, #0
 80049ea:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80049ec:	6a21      	ldr	r1, [r4, #32]
 80049ee:	4628      	mov	r0, r5
 80049f0:	47b0      	blx	r6
 80049f2:	1c43      	adds	r3, r0, #1
 80049f4:	89a3      	ldrh	r3, [r4, #12]
 80049f6:	d106      	bne.n	8004a06 <__sflush_r+0x62>
 80049f8:	6829      	ldr	r1, [r5, #0]
 80049fa:	291d      	cmp	r1, #29
 80049fc:	d82b      	bhi.n	8004a56 <__sflush_r+0xb2>
 80049fe:	4a2a      	ldr	r2, [pc, #168]	@ (8004aa8 <__sflush_r+0x104>)
 8004a00:	410a      	asrs	r2, r1
 8004a02:	07d6      	lsls	r6, r2, #31
 8004a04:	d427      	bmi.n	8004a56 <__sflush_r+0xb2>
 8004a06:	2200      	movs	r2, #0
 8004a08:	6062      	str	r2, [r4, #4]
 8004a0a:	04d9      	lsls	r1, r3, #19
 8004a0c:	6922      	ldr	r2, [r4, #16]
 8004a0e:	6022      	str	r2, [r4, #0]
 8004a10:	d504      	bpl.n	8004a1c <__sflush_r+0x78>
 8004a12:	1c42      	adds	r2, r0, #1
 8004a14:	d101      	bne.n	8004a1a <__sflush_r+0x76>
 8004a16:	682b      	ldr	r3, [r5, #0]
 8004a18:	b903      	cbnz	r3, 8004a1c <__sflush_r+0x78>
 8004a1a:	6560      	str	r0, [r4, #84]	@ 0x54
 8004a1c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8004a1e:	602f      	str	r7, [r5, #0]
 8004a20:	b1b9      	cbz	r1, 8004a52 <__sflush_r+0xae>
 8004a22:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8004a26:	4299      	cmp	r1, r3
 8004a28:	d002      	beq.n	8004a30 <__sflush_r+0x8c>
 8004a2a:	4628      	mov	r0, r5
 8004a2c:	f7ff fbf2 	bl	8004214 <_free_r>
 8004a30:	2300      	movs	r3, #0
 8004a32:	6363      	str	r3, [r4, #52]	@ 0x34
 8004a34:	e00d      	b.n	8004a52 <__sflush_r+0xae>
 8004a36:	2301      	movs	r3, #1
 8004a38:	4628      	mov	r0, r5
 8004a3a:	47b0      	blx	r6
 8004a3c:	4602      	mov	r2, r0
 8004a3e:	1c50      	adds	r0, r2, #1
 8004a40:	d1c9      	bne.n	80049d6 <__sflush_r+0x32>
 8004a42:	682b      	ldr	r3, [r5, #0]
 8004a44:	2b00      	cmp	r3, #0
 8004a46:	d0c6      	beq.n	80049d6 <__sflush_r+0x32>
 8004a48:	2b1d      	cmp	r3, #29
 8004a4a:	d001      	beq.n	8004a50 <__sflush_r+0xac>
 8004a4c:	2b16      	cmp	r3, #22
 8004a4e:	d11e      	bne.n	8004a8e <__sflush_r+0xea>
 8004a50:	602f      	str	r7, [r5, #0]
 8004a52:	2000      	movs	r0, #0
 8004a54:	e022      	b.n	8004a9c <__sflush_r+0xf8>
 8004a56:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004a5a:	b21b      	sxth	r3, r3
 8004a5c:	e01b      	b.n	8004a96 <__sflush_r+0xf2>
 8004a5e:	690f      	ldr	r7, [r1, #16]
 8004a60:	2f00      	cmp	r7, #0
 8004a62:	d0f6      	beq.n	8004a52 <__sflush_r+0xae>
 8004a64:	0793      	lsls	r3, r2, #30
 8004a66:	680e      	ldr	r6, [r1, #0]
 8004a68:	bf08      	it	eq
 8004a6a:	694b      	ldreq	r3, [r1, #20]
 8004a6c:	600f      	str	r7, [r1, #0]
 8004a6e:	bf18      	it	ne
 8004a70:	2300      	movne	r3, #0
 8004a72:	eba6 0807 	sub.w	r8, r6, r7
 8004a76:	608b      	str	r3, [r1, #8]
 8004a78:	f1b8 0f00 	cmp.w	r8, #0
 8004a7c:	dde9      	ble.n	8004a52 <__sflush_r+0xae>
 8004a7e:	6a21      	ldr	r1, [r4, #32]
 8004a80:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8004a82:	4643      	mov	r3, r8
 8004a84:	463a      	mov	r2, r7
 8004a86:	4628      	mov	r0, r5
 8004a88:	47b0      	blx	r6
 8004a8a:	2800      	cmp	r0, #0
 8004a8c:	dc08      	bgt.n	8004aa0 <__sflush_r+0xfc>
 8004a8e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004a92:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004a96:	81a3      	strh	r3, [r4, #12]
 8004a98:	f04f 30ff 	mov.w	r0, #4294967295
 8004a9c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004aa0:	4407      	add	r7, r0
 8004aa2:	eba8 0800 	sub.w	r8, r8, r0
 8004aa6:	e7e7      	b.n	8004a78 <__sflush_r+0xd4>
 8004aa8:	dfbffffe 	.word	0xdfbffffe

08004aac <_fflush_r>:
 8004aac:	b538      	push	{r3, r4, r5, lr}
 8004aae:	690b      	ldr	r3, [r1, #16]
 8004ab0:	4605      	mov	r5, r0
 8004ab2:	460c      	mov	r4, r1
 8004ab4:	b913      	cbnz	r3, 8004abc <_fflush_r+0x10>
 8004ab6:	2500      	movs	r5, #0
 8004ab8:	4628      	mov	r0, r5
 8004aba:	bd38      	pop	{r3, r4, r5, pc}
 8004abc:	b118      	cbz	r0, 8004ac6 <_fflush_r+0x1a>
 8004abe:	6a03      	ldr	r3, [r0, #32]
 8004ac0:	b90b      	cbnz	r3, 8004ac6 <_fflush_r+0x1a>
 8004ac2:	f7ff fa9f 	bl	8004004 <__sinit>
 8004ac6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004aca:	2b00      	cmp	r3, #0
 8004acc:	d0f3      	beq.n	8004ab6 <_fflush_r+0xa>
 8004ace:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8004ad0:	07d0      	lsls	r0, r2, #31
 8004ad2:	d404      	bmi.n	8004ade <_fflush_r+0x32>
 8004ad4:	0599      	lsls	r1, r3, #22
 8004ad6:	d402      	bmi.n	8004ade <_fflush_r+0x32>
 8004ad8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8004ada:	f7ff fb98 	bl	800420e <__retarget_lock_acquire_recursive>
 8004ade:	4628      	mov	r0, r5
 8004ae0:	4621      	mov	r1, r4
 8004ae2:	f7ff ff5f 	bl	80049a4 <__sflush_r>
 8004ae6:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8004ae8:	07da      	lsls	r2, r3, #31
 8004aea:	4605      	mov	r5, r0
 8004aec:	d4e4      	bmi.n	8004ab8 <_fflush_r+0xc>
 8004aee:	89a3      	ldrh	r3, [r4, #12]
 8004af0:	059b      	lsls	r3, r3, #22
 8004af2:	d4e1      	bmi.n	8004ab8 <_fflush_r+0xc>
 8004af4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8004af6:	f7ff fb8b 	bl	8004210 <__retarget_lock_release_recursive>
 8004afa:	e7dd      	b.n	8004ab8 <_fflush_r+0xc>

08004afc <__swbuf_r>:
 8004afc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004afe:	460e      	mov	r6, r1
 8004b00:	4614      	mov	r4, r2
 8004b02:	4605      	mov	r5, r0
 8004b04:	b118      	cbz	r0, 8004b0e <__swbuf_r+0x12>
 8004b06:	6a03      	ldr	r3, [r0, #32]
 8004b08:	b90b      	cbnz	r3, 8004b0e <__swbuf_r+0x12>
 8004b0a:	f7ff fa7b 	bl	8004004 <__sinit>
 8004b0e:	69a3      	ldr	r3, [r4, #24]
 8004b10:	60a3      	str	r3, [r4, #8]
 8004b12:	89a3      	ldrh	r3, [r4, #12]
 8004b14:	071a      	lsls	r2, r3, #28
 8004b16:	d501      	bpl.n	8004b1c <__swbuf_r+0x20>
 8004b18:	6923      	ldr	r3, [r4, #16]
 8004b1a:	b943      	cbnz	r3, 8004b2e <__swbuf_r+0x32>
 8004b1c:	4621      	mov	r1, r4
 8004b1e:	4628      	mov	r0, r5
 8004b20:	f000 f82a 	bl	8004b78 <__swsetup_r>
 8004b24:	b118      	cbz	r0, 8004b2e <__swbuf_r+0x32>
 8004b26:	f04f 37ff 	mov.w	r7, #4294967295
 8004b2a:	4638      	mov	r0, r7
 8004b2c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004b2e:	6823      	ldr	r3, [r4, #0]
 8004b30:	6922      	ldr	r2, [r4, #16]
 8004b32:	1a98      	subs	r0, r3, r2
 8004b34:	6963      	ldr	r3, [r4, #20]
 8004b36:	b2f6      	uxtb	r6, r6
 8004b38:	4283      	cmp	r3, r0
 8004b3a:	4637      	mov	r7, r6
 8004b3c:	dc05      	bgt.n	8004b4a <__swbuf_r+0x4e>
 8004b3e:	4621      	mov	r1, r4
 8004b40:	4628      	mov	r0, r5
 8004b42:	f7ff ffb3 	bl	8004aac <_fflush_r>
 8004b46:	2800      	cmp	r0, #0
 8004b48:	d1ed      	bne.n	8004b26 <__swbuf_r+0x2a>
 8004b4a:	68a3      	ldr	r3, [r4, #8]
 8004b4c:	3b01      	subs	r3, #1
 8004b4e:	60a3      	str	r3, [r4, #8]
 8004b50:	6823      	ldr	r3, [r4, #0]
 8004b52:	1c5a      	adds	r2, r3, #1
 8004b54:	6022      	str	r2, [r4, #0]
 8004b56:	701e      	strb	r6, [r3, #0]
 8004b58:	6962      	ldr	r2, [r4, #20]
 8004b5a:	1c43      	adds	r3, r0, #1
 8004b5c:	429a      	cmp	r2, r3
 8004b5e:	d004      	beq.n	8004b6a <__swbuf_r+0x6e>
 8004b60:	89a3      	ldrh	r3, [r4, #12]
 8004b62:	07db      	lsls	r3, r3, #31
 8004b64:	d5e1      	bpl.n	8004b2a <__swbuf_r+0x2e>
 8004b66:	2e0a      	cmp	r6, #10
 8004b68:	d1df      	bne.n	8004b2a <__swbuf_r+0x2e>
 8004b6a:	4621      	mov	r1, r4
 8004b6c:	4628      	mov	r0, r5
 8004b6e:	f7ff ff9d 	bl	8004aac <_fflush_r>
 8004b72:	2800      	cmp	r0, #0
 8004b74:	d0d9      	beq.n	8004b2a <__swbuf_r+0x2e>
 8004b76:	e7d6      	b.n	8004b26 <__swbuf_r+0x2a>

08004b78 <__swsetup_r>:
 8004b78:	b538      	push	{r3, r4, r5, lr}
 8004b7a:	4b29      	ldr	r3, [pc, #164]	@ (8004c20 <__swsetup_r+0xa8>)
 8004b7c:	4605      	mov	r5, r0
 8004b7e:	6818      	ldr	r0, [r3, #0]
 8004b80:	460c      	mov	r4, r1
 8004b82:	b118      	cbz	r0, 8004b8c <__swsetup_r+0x14>
 8004b84:	6a03      	ldr	r3, [r0, #32]
 8004b86:	b90b      	cbnz	r3, 8004b8c <__swsetup_r+0x14>
 8004b88:	f7ff fa3c 	bl	8004004 <__sinit>
 8004b8c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004b90:	0719      	lsls	r1, r3, #28
 8004b92:	d422      	bmi.n	8004bda <__swsetup_r+0x62>
 8004b94:	06da      	lsls	r2, r3, #27
 8004b96:	d407      	bmi.n	8004ba8 <__swsetup_r+0x30>
 8004b98:	2209      	movs	r2, #9
 8004b9a:	602a      	str	r2, [r5, #0]
 8004b9c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8004ba0:	81a3      	strh	r3, [r4, #12]
 8004ba2:	f04f 30ff 	mov.w	r0, #4294967295
 8004ba6:	e033      	b.n	8004c10 <__swsetup_r+0x98>
 8004ba8:	0758      	lsls	r0, r3, #29
 8004baa:	d512      	bpl.n	8004bd2 <__swsetup_r+0x5a>
 8004bac:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8004bae:	b141      	cbz	r1, 8004bc2 <__swsetup_r+0x4a>
 8004bb0:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8004bb4:	4299      	cmp	r1, r3
 8004bb6:	d002      	beq.n	8004bbe <__swsetup_r+0x46>
 8004bb8:	4628      	mov	r0, r5
 8004bba:	f7ff fb2b 	bl	8004214 <_free_r>
 8004bbe:	2300      	movs	r3, #0
 8004bc0:	6363      	str	r3, [r4, #52]	@ 0x34
 8004bc2:	89a3      	ldrh	r3, [r4, #12]
 8004bc4:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8004bc8:	81a3      	strh	r3, [r4, #12]
 8004bca:	2300      	movs	r3, #0
 8004bcc:	6063      	str	r3, [r4, #4]
 8004bce:	6923      	ldr	r3, [r4, #16]
 8004bd0:	6023      	str	r3, [r4, #0]
 8004bd2:	89a3      	ldrh	r3, [r4, #12]
 8004bd4:	f043 0308 	orr.w	r3, r3, #8
 8004bd8:	81a3      	strh	r3, [r4, #12]
 8004bda:	6923      	ldr	r3, [r4, #16]
 8004bdc:	b94b      	cbnz	r3, 8004bf2 <__swsetup_r+0x7a>
 8004bde:	89a3      	ldrh	r3, [r4, #12]
 8004be0:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8004be4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004be8:	d003      	beq.n	8004bf2 <__swsetup_r+0x7a>
 8004bea:	4621      	mov	r1, r4
 8004bec:	4628      	mov	r0, r5
 8004bee:	f000 f84f 	bl	8004c90 <__smakebuf_r>
 8004bf2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004bf6:	f013 0201 	ands.w	r2, r3, #1
 8004bfa:	d00a      	beq.n	8004c12 <__swsetup_r+0x9a>
 8004bfc:	2200      	movs	r2, #0
 8004bfe:	60a2      	str	r2, [r4, #8]
 8004c00:	6962      	ldr	r2, [r4, #20]
 8004c02:	4252      	negs	r2, r2
 8004c04:	61a2      	str	r2, [r4, #24]
 8004c06:	6922      	ldr	r2, [r4, #16]
 8004c08:	b942      	cbnz	r2, 8004c1c <__swsetup_r+0xa4>
 8004c0a:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8004c0e:	d1c5      	bne.n	8004b9c <__swsetup_r+0x24>
 8004c10:	bd38      	pop	{r3, r4, r5, pc}
 8004c12:	0799      	lsls	r1, r3, #30
 8004c14:	bf58      	it	pl
 8004c16:	6962      	ldrpl	r2, [r4, #20]
 8004c18:	60a2      	str	r2, [r4, #8]
 8004c1a:	e7f4      	b.n	8004c06 <__swsetup_r+0x8e>
 8004c1c:	2000      	movs	r0, #0
 8004c1e:	e7f7      	b.n	8004c10 <__swsetup_r+0x98>
 8004c20:	2000002c 	.word	0x2000002c

08004c24 <_sbrk_r>:
 8004c24:	b538      	push	{r3, r4, r5, lr}
 8004c26:	4d06      	ldr	r5, [pc, #24]	@ (8004c40 <_sbrk_r+0x1c>)
 8004c28:	2300      	movs	r3, #0
 8004c2a:	4604      	mov	r4, r0
 8004c2c:	4608      	mov	r0, r1
 8004c2e:	602b      	str	r3, [r5, #0]
 8004c30:	f7fb ff44 	bl	8000abc <_sbrk>
 8004c34:	1c43      	adds	r3, r0, #1
 8004c36:	d102      	bne.n	8004c3e <_sbrk_r+0x1a>
 8004c38:	682b      	ldr	r3, [r5, #0]
 8004c3a:	b103      	cbz	r3, 8004c3e <_sbrk_r+0x1a>
 8004c3c:	6023      	str	r3, [r4, #0]
 8004c3e:	bd38      	pop	{r3, r4, r5, pc}
 8004c40:	200002dc 	.word	0x200002dc

08004c44 <__swhatbuf_r>:
 8004c44:	b570      	push	{r4, r5, r6, lr}
 8004c46:	460c      	mov	r4, r1
 8004c48:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8004c4c:	2900      	cmp	r1, #0
 8004c4e:	b096      	sub	sp, #88	@ 0x58
 8004c50:	4615      	mov	r5, r2
 8004c52:	461e      	mov	r6, r3
 8004c54:	da0d      	bge.n	8004c72 <__swhatbuf_r+0x2e>
 8004c56:	89a3      	ldrh	r3, [r4, #12]
 8004c58:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8004c5c:	f04f 0100 	mov.w	r1, #0
 8004c60:	bf14      	ite	ne
 8004c62:	2340      	movne	r3, #64	@ 0x40
 8004c64:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8004c68:	2000      	movs	r0, #0
 8004c6a:	6031      	str	r1, [r6, #0]
 8004c6c:	602b      	str	r3, [r5, #0]
 8004c6e:	b016      	add	sp, #88	@ 0x58
 8004c70:	bd70      	pop	{r4, r5, r6, pc}
 8004c72:	466a      	mov	r2, sp
 8004c74:	f000 f848 	bl	8004d08 <_fstat_r>
 8004c78:	2800      	cmp	r0, #0
 8004c7a:	dbec      	blt.n	8004c56 <__swhatbuf_r+0x12>
 8004c7c:	9901      	ldr	r1, [sp, #4]
 8004c7e:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8004c82:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8004c86:	4259      	negs	r1, r3
 8004c88:	4159      	adcs	r1, r3
 8004c8a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8004c8e:	e7eb      	b.n	8004c68 <__swhatbuf_r+0x24>

08004c90 <__smakebuf_r>:
 8004c90:	898b      	ldrh	r3, [r1, #12]
 8004c92:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8004c94:	079d      	lsls	r5, r3, #30
 8004c96:	4606      	mov	r6, r0
 8004c98:	460c      	mov	r4, r1
 8004c9a:	d507      	bpl.n	8004cac <__smakebuf_r+0x1c>
 8004c9c:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8004ca0:	6023      	str	r3, [r4, #0]
 8004ca2:	6123      	str	r3, [r4, #16]
 8004ca4:	2301      	movs	r3, #1
 8004ca6:	6163      	str	r3, [r4, #20]
 8004ca8:	b003      	add	sp, #12
 8004caa:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004cac:	ab01      	add	r3, sp, #4
 8004cae:	466a      	mov	r2, sp
 8004cb0:	f7ff ffc8 	bl	8004c44 <__swhatbuf_r>
 8004cb4:	9f00      	ldr	r7, [sp, #0]
 8004cb6:	4605      	mov	r5, r0
 8004cb8:	4639      	mov	r1, r7
 8004cba:	4630      	mov	r0, r6
 8004cbc:	f7ff fb16 	bl	80042ec <_malloc_r>
 8004cc0:	b948      	cbnz	r0, 8004cd6 <__smakebuf_r+0x46>
 8004cc2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8004cc6:	059a      	lsls	r2, r3, #22
 8004cc8:	d4ee      	bmi.n	8004ca8 <__smakebuf_r+0x18>
 8004cca:	f023 0303 	bic.w	r3, r3, #3
 8004cce:	f043 0302 	orr.w	r3, r3, #2
 8004cd2:	81a3      	strh	r3, [r4, #12]
 8004cd4:	e7e2      	b.n	8004c9c <__smakebuf_r+0xc>
 8004cd6:	89a3      	ldrh	r3, [r4, #12]
 8004cd8:	6020      	str	r0, [r4, #0]
 8004cda:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8004cde:	81a3      	strh	r3, [r4, #12]
 8004ce0:	9b01      	ldr	r3, [sp, #4]
 8004ce2:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8004ce6:	b15b      	cbz	r3, 8004d00 <__smakebuf_r+0x70>
 8004ce8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8004cec:	4630      	mov	r0, r6
 8004cee:	f000 f81d 	bl	8004d2c <_isatty_r>
 8004cf2:	b128      	cbz	r0, 8004d00 <__smakebuf_r+0x70>
 8004cf4:	89a3      	ldrh	r3, [r4, #12]
 8004cf6:	f023 0303 	bic.w	r3, r3, #3
 8004cfa:	f043 0301 	orr.w	r3, r3, #1
 8004cfe:	81a3      	strh	r3, [r4, #12]
 8004d00:	89a3      	ldrh	r3, [r4, #12]
 8004d02:	431d      	orrs	r5, r3
 8004d04:	81a5      	strh	r5, [r4, #12]
 8004d06:	e7cf      	b.n	8004ca8 <__smakebuf_r+0x18>

08004d08 <_fstat_r>:
 8004d08:	b538      	push	{r3, r4, r5, lr}
 8004d0a:	4d07      	ldr	r5, [pc, #28]	@ (8004d28 <_fstat_r+0x20>)
 8004d0c:	2300      	movs	r3, #0
 8004d0e:	4604      	mov	r4, r0
 8004d10:	4608      	mov	r0, r1
 8004d12:	4611      	mov	r1, r2
 8004d14:	602b      	str	r3, [r5, #0]
 8004d16:	f7fb fea8 	bl	8000a6a <_fstat>
 8004d1a:	1c43      	adds	r3, r0, #1
 8004d1c:	d102      	bne.n	8004d24 <_fstat_r+0x1c>
 8004d1e:	682b      	ldr	r3, [r5, #0]
 8004d20:	b103      	cbz	r3, 8004d24 <_fstat_r+0x1c>
 8004d22:	6023      	str	r3, [r4, #0]
 8004d24:	bd38      	pop	{r3, r4, r5, pc}
 8004d26:	bf00      	nop
 8004d28:	200002dc 	.word	0x200002dc

08004d2c <_isatty_r>:
 8004d2c:	b538      	push	{r3, r4, r5, lr}
 8004d2e:	4d06      	ldr	r5, [pc, #24]	@ (8004d48 <_isatty_r+0x1c>)
 8004d30:	2300      	movs	r3, #0
 8004d32:	4604      	mov	r4, r0
 8004d34:	4608      	mov	r0, r1
 8004d36:	602b      	str	r3, [r5, #0]
 8004d38:	f7fb fea7 	bl	8000a8a <_isatty>
 8004d3c:	1c43      	adds	r3, r0, #1
 8004d3e:	d102      	bne.n	8004d46 <_isatty_r+0x1a>
 8004d40:	682b      	ldr	r3, [r5, #0]
 8004d42:	b103      	cbz	r3, 8004d46 <_isatty_r+0x1a>
 8004d44:	6023      	str	r3, [r4, #0]
 8004d46:	bd38      	pop	{r3, r4, r5, pc}
 8004d48:	200002dc 	.word	0x200002dc

08004d4c <_init>:
 8004d4c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004d4e:	bf00      	nop
 8004d50:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004d52:	bc08      	pop	{r3}
 8004d54:	469e      	mov	lr, r3
 8004d56:	4770      	bx	lr

08004d58 <_fini>:
 8004d58:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004d5a:	bf00      	nop
 8004d5c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004d5e:	bc08      	pop	{r3}
 8004d60:	469e      	mov	lr, r3
 8004d62:	4770      	bx	lr
