vendor_name = ModelSim
source_file = 1, D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/pulse_1s.v
source_file = 1, D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/fsm_state_handler.v
source_file = 1, D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/fsm_mode.v
source_file = 1, D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/fsm.v
source_file = 1, D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/control_display_switch.v
source_file = 1, D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/control_display_7seg.v
source_file = 1, D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/control_cnt.v
source_file = 1, D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/control_bcd.v
source_file = 1, D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/control.v
source_file = 1, D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/cnt_y_thousand_hundred.v
source_file = 1, D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/cnt_y_ten_unit.v
source_file = 1, D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/cnt_s.v
source_file = 1, D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/cnt_mo.v
source_file = 1, D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/cnt_mi.v
source_file = 1, D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/cnt_h.v
source_file = 1, D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/cnt_d.v
source_file = 1, D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/cnt_button_press.v
source_file = 1, D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/century_clock.v
source_file = 1, D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/version_1.2/button_detect.v
source_file = 1, D:/OneDrive - Hanoi University of Science and Technology/Documents/HUST/EDABK/DigitalDesign/Assignment/DigitalDesign_LeThanhLuan/Lab3/db/test.cbx.xml
design_name = control
instance = comp, \FPGA_led_1[0]~output , FPGA_led_1[0]~output, control, 1
instance = comp, \FPGA_led_1[1]~output , FPGA_led_1[1]~output, control, 1
instance = comp, \FPGA_led_1[2]~output , FPGA_led_1[2]~output, control, 1
instance = comp, \FPGA_led_1[3]~output , FPGA_led_1[3]~output, control, 1
instance = comp, \FPGA_led_1[4]~output , FPGA_led_1[4]~output, control, 1
instance = comp, \FPGA_led_1[5]~output , FPGA_led_1[5]~output, control, 1
instance = comp, \FPGA_led_1[6]~output , FPGA_led_1[6]~output, control, 1
instance = comp, \FPGA_led_2[0]~output , FPGA_led_2[0]~output, control, 1
instance = comp, \FPGA_led_2[1]~output , FPGA_led_2[1]~output, control, 1
instance = comp, \FPGA_led_2[2]~output , FPGA_led_2[2]~output, control, 1
instance = comp, \FPGA_led_2[3]~output , FPGA_led_2[3]~output, control, 1
instance = comp, \FPGA_led_2[4]~output , FPGA_led_2[4]~output, control, 1
instance = comp, \FPGA_led_2[5]~output , FPGA_led_2[5]~output, control, 1
instance = comp, \FPGA_led_2[6]~output , FPGA_led_2[6]~output, control, 1
instance = comp, \FPGA_led_3[0]~output , FPGA_led_3[0]~output, control, 1
instance = comp, \FPGA_led_3[1]~output , FPGA_led_3[1]~output, control, 1
instance = comp, \FPGA_led_3[2]~output , FPGA_led_3[2]~output, control, 1
instance = comp, \FPGA_led_3[3]~output , FPGA_led_3[3]~output, control, 1
instance = comp, \FPGA_led_3[4]~output , FPGA_led_3[4]~output, control, 1
instance = comp, \FPGA_led_3[5]~output , FPGA_led_3[5]~output, control, 1
instance = comp, \FPGA_led_3[6]~output , FPGA_led_3[6]~output, control, 1
instance = comp, \FPGA_led_4[0]~output , FPGA_led_4[0]~output, control, 1
instance = comp, \FPGA_led_4[1]~output , FPGA_led_4[1]~output, control, 1
instance = comp, \FPGA_led_4[2]~output , FPGA_led_4[2]~output, control, 1
instance = comp, \FPGA_led_4[3]~output , FPGA_led_4[3]~output, control, 1
instance = comp, \FPGA_led_4[4]~output , FPGA_led_4[4]~output, control, 1
instance = comp, \FPGA_led_4[5]~output , FPGA_led_4[5]~output, control, 1
instance = comp, \FPGA_led_4[6]~output , FPGA_led_4[6]~output, control, 1
instance = comp, \FPGA_led_5[0]~output , FPGA_led_5[0]~output, control, 1
instance = comp, \FPGA_led_5[1]~output , FPGA_led_5[1]~output, control, 1
instance = comp, \FPGA_led_5[2]~output , FPGA_led_5[2]~output, control, 1
instance = comp, \FPGA_led_5[3]~output , FPGA_led_5[3]~output, control, 1
instance = comp, \FPGA_led_5[4]~output , FPGA_led_5[4]~output, control, 1
instance = comp, \FPGA_led_5[5]~output , FPGA_led_5[5]~output, control, 1
instance = comp, \FPGA_led_5[6]~output , FPGA_led_5[6]~output, control, 1
instance = comp, \FPGA_led_6[0]~output , FPGA_led_6[0]~output, control, 1
instance = comp, \FPGA_led_6[1]~output , FPGA_led_6[1]~output, control, 1
instance = comp, \FPGA_led_6[2]~output , FPGA_led_6[2]~output, control, 1
instance = comp, \FPGA_led_6[3]~output , FPGA_led_6[3]~output, control, 1
instance = comp, \FPGA_led_6[4]~output , FPGA_led_6[4]~output, control, 1
instance = comp, \FPGA_led_6[5]~output , FPGA_led_6[5]~output, control, 1
instance = comp, \FPGA_led_6[6]~output , FPGA_led_6[6]~output, control, 1
instance = comp, \FPGA_led_7[0]~output , FPGA_led_7[0]~output, control, 1
instance = comp, \FPGA_led_7[1]~output , FPGA_led_7[1]~output, control, 1
instance = comp, \FPGA_led_7[2]~output , FPGA_led_7[2]~output, control, 1
instance = comp, \FPGA_led_7[3]~output , FPGA_led_7[3]~output, control, 1
instance = comp, \FPGA_led_7[4]~output , FPGA_led_7[4]~output, control, 1
instance = comp, \FPGA_led_7[5]~output , FPGA_led_7[5]~output, control, 1
instance = comp, \FPGA_led_7[6]~output , FPGA_led_7[6]~output, control, 1
instance = comp, \FPGA_led_8[0]~output , FPGA_led_8[0]~output, control, 1
instance = comp, \FPGA_led_8[1]~output , FPGA_led_8[1]~output, control, 1
instance = comp, \FPGA_led_8[2]~output , FPGA_led_8[2]~output, control, 1
instance = comp, \FPGA_led_8[3]~output , FPGA_led_8[3]~output, control, 1
instance = comp, \FPGA_led_8[4]~output , FPGA_led_8[4]~output, control, 1
instance = comp, \FPGA_led_8[5]~output , FPGA_led_8[5]~output, control, 1
instance = comp, \FPGA_led_8[6]~output , FPGA_led_8[6]~output, control, 1
instance = comp, \display_switch~input , display_switch~input, control, 1
instance = comp, \clk~input , clk~input, control, 1
instance = comp, \clk~inputclkctrl , clk~inputclkctrl, control, 1
instance = comp, \cnt|inst_cnt_s|Add0~0 , cnt|inst_cnt_s|Add0~0, control, 1
instance = comp, \rst~input , rst~input, control, 1
instance = comp, \inst_pulse_1s|Add0~0 , inst_pulse_1s|Add0~0, control, 1
instance = comp, \inst_pulse_1s|counter[0] , inst_pulse_1s|counter[0], control, 1
instance = comp, \inst_pulse_1s|Add0~2 , inst_pulse_1s|Add0~2, control, 1
instance = comp, \inst_pulse_1s|counter[1] , inst_pulse_1s|counter[1], control, 1
instance = comp, \inst_pulse_1s|Add0~4 , inst_pulse_1s|Add0~4, control, 1
instance = comp, \inst_pulse_1s|counter[2] , inst_pulse_1s|counter[2], control, 1
instance = comp, \inst_pulse_1s|Add0~6 , inst_pulse_1s|Add0~6, control, 1
instance = comp, \inst_pulse_1s|counter[3] , inst_pulse_1s|counter[3], control, 1
instance = comp, \inst_pulse_1s|Add0~8 , inst_pulse_1s|Add0~8, control, 1
instance = comp, \inst_pulse_1s|counter[4] , inst_pulse_1s|counter[4], control, 1
instance = comp, \inst_pulse_1s|Add0~10 , inst_pulse_1s|Add0~10, control, 1
instance = comp, \inst_pulse_1s|counter[5] , inst_pulse_1s|counter[5], control, 1
instance = comp, \inst_pulse_1s|Add0~12 , inst_pulse_1s|Add0~12, control, 1
instance = comp, \inst_pulse_1s|counter~7 , inst_pulse_1s|counter~7, control, 1
instance = comp, \inst_pulse_1s|counter[6] , inst_pulse_1s|counter[6], control, 1
instance = comp, \inst_pulse_1s|Add0~14 , inst_pulse_1s|Add0~14, control, 1
instance = comp, \inst_pulse_1s|counter[7] , inst_pulse_1s|counter[7], control, 1
instance = comp, \inst_pulse_1s|Add0~16 , inst_pulse_1s|Add0~16, control, 1
instance = comp, \inst_pulse_1s|counter~6 , inst_pulse_1s|counter~6, control, 1
instance = comp, \inst_pulse_1s|counter[8] , inst_pulse_1s|counter[8], control, 1
instance = comp, \inst_pulse_1s|Add0~18 , inst_pulse_1s|Add0~18, control, 1
instance = comp, \inst_pulse_1s|counter~5 , inst_pulse_1s|counter~5, control, 1
instance = comp, \inst_pulse_1s|counter[9] , inst_pulse_1s|counter[9], control, 1
instance = comp, \inst_pulse_1s|Add0~20 , inst_pulse_1s|Add0~20, control, 1
instance = comp, \inst_pulse_1s|counter[10] , inst_pulse_1s|counter[10], control, 1
instance = comp, \inst_pulse_1s|Add0~22 , inst_pulse_1s|Add0~22, control, 1
instance = comp, \inst_pulse_1s|counter~4 , inst_pulse_1s|counter~4, control, 1
instance = comp, \inst_pulse_1s|counter[11] , inst_pulse_1s|counter[11], control, 1
instance = comp, \inst_pulse_1s|Add0~24 , inst_pulse_1s|Add0~24, control, 1
instance = comp, \inst_pulse_1s|counter[12] , inst_pulse_1s|counter[12], control, 1
instance = comp, \inst_pulse_1s|Add0~26 , inst_pulse_1s|Add0~26, control, 1
instance = comp, \inst_pulse_1s|counter[13] , inst_pulse_1s|counter[13], control, 1
instance = comp, \inst_pulse_1s|Add0~28 , inst_pulse_1s|Add0~28, control, 1
instance = comp, \inst_pulse_1s|counter~3 , inst_pulse_1s|counter~3, control, 1
instance = comp, \inst_pulse_1s|counter[14] , inst_pulse_1s|counter[14], control, 1
instance = comp, \inst_pulse_1s|Add0~30 , inst_pulse_1s|Add0~30, control, 1
instance = comp, \inst_pulse_1s|counter[15] , inst_pulse_1s|counter[15], control, 1
instance = comp, \inst_pulse_1s|Equal0~5 , inst_pulse_1s|Equal0~5, control, 1
instance = comp, \inst_pulse_1s|Equal0~6 , inst_pulse_1s|Equal0~6, control, 1
instance = comp, \inst_pulse_1s|Equal0~7 , inst_pulse_1s|Equal0~7, control, 1
instance = comp, \inst_pulse_1s|Equal0~8 , inst_pulse_1s|Equal0~8, control, 1
instance = comp, \inst_pulse_1s|Equal0~9 , inst_pulse_1s|Equal0~9, control, 1
instance = comp, \inst_pulse_1s|Add0~32 , inst_pulse_1s|Add0~32, control, 1
instance = comp, \inst_pulse_1s|counter[16] , inst_pulse_1s|counter[16], control, 1
instance = comp, \inst_pulse_1s|Add0~34 , inst_pulse_1s|Add0~34, control, 1
instance = comp, \inst_pulse_1s|counter[17] , inst_pulse_1s|counter[17], control, 1
instance = comp, \inst_pulse_1s|Add0~36 , inst_pulse_1s|Add0~36, control, 1
instance = comp, \inst_pulse_1s|counter~2 , inst_pulse_1s|counter~2, control, 1
instance = comp, \inst_pulse_1s|counter[18] , inst_pulse_1s|counter[18], control, 1
instance = comp, \inst_pulse_1s|Add0~38 , inst_pulse_1s|Add0~38, control, 1
instance = comp, \inst_pulse_1s|counter~1 , inst_pulse_1s|counter~1, control, 1
instance = comp, \inst_pulse_1s|counter[19] , inst_pulse_1s|counter[19], control, 1
instance = comp, \inst_pulse_1s|Add0~40 , inst_pulse_1s|Add0~40, control, 1
instance = comp, \inst_pulse_1s|counter[20] , inst_pulse_1s|counter[20], control, 1
instance = comp, \inst_pulse_1s|Add0~42 , inst_pulse_1s|Add0~42, control, 1
instance = comp, \inst_pulse_1s|counter[21] , inst_pulse_1s|counter[21], control, 1
instance = comp, \inst_pulse_1s|Add0~44 , inst_pulse_1s|Add0~44, control, 1
instance = comp, \inst_pulse_1s|counter~0 , inst_pulse_1s|counter~0, control, 1
instance = comp, \inst_pulse_1s|counter[22] , inst_pulse_1s|counter[22], control, 1
instance = comp, \inst_pulse_1s|Add0~46 , inst_pulse_1s|Add0~46, control, 1
instance = comp, \inst_pulse_1s|counter[23] , inst_pulse_1s|counter[23], control, 1
instance = comp, \inst_pulse_1s|Add0~48 , inst_pulse_1s|Add0~48, control, 1
instance = comp, \inst_pulse_1s|counter[24] , inst_pulse_1s|counter[24], control, 1
instance = comp, \inst_pulse_1s|Add0~50 , inst_pulse_1s|Add0~50, control, 1
instance = comp, \inst_pulse_1s|counter[25] , inst_pulse_1s|counter[25], control, 1
instance = comp, \inst_pulse_1s|Add0~52 , inst_pulse_1s|Add0~52, control, 1
instance = comp, \inst_pulse_1s|counter[26] , inst_pulse_1s|counter[26], control, 1
instance = comp, \inst_pulse_1s|Add0~54 , inst_pulse_1s|Add0~54, control, 1
instance = comp, \inst_pulse_1s|counter[27] , inst_pulse_1s|counter[27], control, 1
instance = comp, \inst_pulse_1s|Add0~56 , inst_pulse_1s|Add0~56, control, 1
instance = comp, \inst_pulse_1s|counter[28] , inst_pulse_1s|counter[28], control, 1
instance = comp, \inst_pulse_1s|Add0~58 , inst_pulse_1s|Add0~58, control, 1
instance = comp, \inst_pulse_1s|counter[29] , inst_pulse_1s|counter[29], control, 1
instance = comp, \inst_pulse_1s|Add0~60 , inst_pulse_1s|Add0~60, control, 1
instance = comp, \inst_pulse_1s|counter[30] , inst_pulse_1s|counter[30], control, 1
instance = comp, \inst_pulse_1s|Add0~62 , inst_pulse_1s|Add0~62, control, 1
instance = comp, \inst_pulse_1s|counter[31] , inst_pulse_1s|counter[31], control, 1
instance = comp, \inst_pulse_1s|Equal0~0 , inst_pulse_1s|Equal0~0, control, 1
instance = comp, \inst_pulse_1s|Equal0~1 , inst_pulse_1s|Equal0~1, control, 1
instance = comp, \inst_pulse_1s|Equal0~2 , inst_pulse_1s|Equal0~2, control, 1
instance = comp, \inst_pulse_1s|Equal0~3 , inst_pulse_1s|Equal0~3, control, 1
instance = comp, \inst_pulse_1s|Equal0~4 , inst_pulse_1s|Equal0~4, control, 1
instance = comp, \inst_pulse_1s|Equal0~10 , inst_pulse_1s|Equal0~10, control, 1
instance = comp, \inst_pulse_1s|pulse_1s , inst_pulse_1s|pulse_1s, control, 1
instance = comp, \cnt|inst_cnt_s|sec_counter[0] , cnt|inst_cnt_s|sec_counter[0], control, 1
instance = comp, \cnt|inst_cnt_s|Add0~2 , cnt|inst_cnt_s|Add0~2, control, 1
instance = comp, \cnt|inst_cnt_s|sec_counter[1] , cnt|inst_cnt_s|sec_counter[1], control, 1
instance = comp, \cnt|inst_cnt_s|Add0~4 , cnt|inst_cnt_s|Add0~4, control, 1
instance = comp, \cnt|inst_cnt_s|sec_counter~0 , cnt|inst_cnt_s|sec_counter~0, control, 1
instance = comp, \cnt|inst_cnt_s|sec_counter[2] , cnt|inst_cnt_s|sec_counter[2], control, 1
instance = comp, \cnt|inst_cnt_s|Add0~6 , cnt|inst_cnt_s|Add0~6, control, 1
instance = comp, \cnt|inst_cnt_s|Add0~8 , cnt|inst_cnt_s|Add0~8, control, 1
instance = comp, \cnt|inst_cnt_s|sec_counter~1 , cnt|inst_cnt_s|sec_counter~1, control, 1
instance = comp, \cnt|inst_cnt_s|sec_counter[4] , cnt|inst_cnt_s|sec_counter[4], control, 1
instance = comp, \cnt|inst_cnt_s|Add0~10 , cnt|inst_cnt_s|Add0~10, control, 1
instance = comp, \cnt|inst_cnt_s|sec_counter~3 , cnt|inst_cnt_s|sec_counter~3, control, 1
instance = comp, \cnt|inst_cnt_s|sec_counter[5] , cnt|inst_cnt_s|sec_counter[5], control, 1
instance = comp, \cnt|inst_cnt_s|Equal0~0 , cnt|inst_cnt_s|Equal0~0, control, 1
instance = comp, \cnt|inst_cnt_s|sec_counter~2 , cnt|inst_cnt_s|sec_counter~2, control, 1
instance = comp, \cnt|inst_cnt_s|sec_counter[3] , cnt|inst_cnt_s|sec_counter[3], control, 1
instance = comp, \display|inst3|out[0]~0 , display|inst3|out[0]~0, control, 1
instance = comp, \display|inst3|out[0]~1 , display|inst3|out[0]~1, control, 1
instance = comp, \display|inst3|out[2]~2 , display|inst3|out[2]~2, control, 1
instance = comp, \display|inst3|out[2]~3 , display|inst3|out[2]~3, control, 1
instance = comp, \inst_display_switch|FPGA_led_56[4]~0 , inst_display_switch|FPGA_led_56[4]~0, control, 1
instance = comp, \inst_display_switch|FPGA_led_56[4]~1 , inst_display_switch|FPGA_led_56[4]~1, control, 1
instance = comp, \display|inst3|out[5]~4 , display|inst3|out[5]~4, control, 1
instance = comp, \display|inst3|out[6]~5 , display|inst3|out[6]~5, control, 1
instance = comp, \display|inst2|out~1 , display|inst2|out~1, control, 1
instance = comp, \display|inst2|out~0 , display|inst2|out~0, control, 1
instance = comp, \display|inst2|out[0]~2 , display|inst2|out[0]~2, control, 1
instance = comp, \inst_display_switch|FPGA_led_56[2]~2 , inst_display_switch|FPGA_led_56[2]~2, control, 1
instance = comp, \inst_display_switch|FPGA_led_56[1]~3 , inst_display_switch|FPGA_led_56[1]~3, control, 1
instance = comp, \display|inst2|out[1] , display|inst2|out[1], control, 1
instance = comp, \display|inst2|out[2] , display|inst2|out[2], control, 1
instance = comp, \display|inst2|out~3 , display|inst2|out~3, control, 1
instance = comp, \display|inst2|out[3] , display|inst2|out[3], control, 1
instance = comp, \display|inst2|out[4] , display|inst2|out[4], control, 1
instance = comp, \display|inst2|out[5]~4 , display|inst2|out[5]~4, control, 1
instance = comp, \display|inst2|out~5 , display|inst2|out~5, control, 1
instance = comp, \display|inst2|out[5]~6 , display|inst2|out[5]~6, control, 1
instance = comp, \display|inst2|out[6] , display|inst2|out[6], control, 1
instance = comp, \increase_signal[0]~input , increase_signal[0]~input, control, 1
instance = comp, \increase_signal[1]~input , increase_signal[1]~input, control, 1
instance = comp, \increase_signal[2]~input , increase_signal[2]~input, control, 1
instance = comp, \increase_signal[3]~input , increase_signal[3]~input, control, 1
instance = comp, \increase_signal[4]~input , increase_signal[4]~input, control, 1
instance = comp, \increase_signal[5]~input , increase_signal[5]~input, control, 1
instance = comp, \decrease_signal[0]~input , decrease_signal[0]~input, control, 1
instance = comp, \decrease_signal[1]~input , decrease_signal[1]~input, control, 1
instance = comp, \decrease_signal[2]~input , decrease_signal[2]~input, control, 1
instance = comp, \decrease_signal[3]~input , decrease_signal[3]~input, control, 1
instance = comp, \decrease_signal[4]~input , decrease_signal[4]~input, control, 1
instance = comp, \decrease_signal[5]~input , decrease_signal[5]~input, control, 1
design_name = hard_block
instance = comp, \~ALTERA_ASDO_DATA1~~ibuf , ~ALTERA_ASDO_DATA1~~ibuf, hard_block, 1
instance = comp, \~ALTERA_FLASH_nCE_nCSO~~ibuf , ~ALTERA_FLASH_nCE_nCSO~~ibuf, hard_block, 1
instance = comp, \~ALTERA_DATA0~~ibuf , ~ALTERA_DATA0~~ibuf, hard_block, 1
