[

{
  "type" : "sram",
  "name" : "SRAM2RW32x16",
  "vt" : "SRAM",
  "depth" : "32",
  "width" : 16,
  "mux" : 1,
  "family" : "2RW",
  "mask" : "false",
  "ports": [ {
    "address port name" : "A1",
    "address port polarity" : "active high",
    "clock port name" : "CE1",
    "clock port polarity" : "positive edge",
    "write enable port name" : "WEB1",
    "write enable port polarity" : "active low",
    "read enable port name" : "OEB1",
    "read enable port polarity" : "active low",
    "output port name" : "O1",
    "output port polarity" : "active high",
    "input port name" : "I1",
    "input port polarity" : "active high",
    "chip enable port name" : "CSB1",
    "chip enable port polarity" : "active low"
  }, {
    "address port name" : "A2",
    "address port polarity" : "active high",
    "clock port name" : "CE2",
    "clock port polarity" : "positive edge",
    "write enable port name" : "WEB2",
    "write enable port polarity" : "active low",
    "read enable port name" : "OEB2",
    "read enable port polarity" : "active low",
    "output port name" : "O2",
    "output port polarity" : "active high",
    "input port name" : "I2",
    "input port polarity" : "active high",
    "chip enable port name" : "CSB2",
    "chip enable port polarity" : "active low"
  } ],
  "extra ports" : []
}
  ]
