<!DOCTYPE html><html lang="en"><head><meta charset="utf-8"><meta name="viewport" content="width=device-width, initial-scale=1.0"><meta name="generator" content="rustdoc"><meta name="description" content="X86 instructions"><title>x86_insn in capstone_sys - Rust</title><link rel="preload" as="font" type="font/woff2" crossorigin href="../static.files/SourceSerif4-Regular-46f98efaafac5295.ttf.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../static.files/FiraSans-Regular-018c141bf0843ffd.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../static.files/FiraSans-Medium-8f9a781e4970d388.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../static.files/SourceCodePro-Regular-562dcc5011b6de7d.ttf.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../static.files/SourceSerif4-Bold-a2c9cd1067f8b328.ttf.woff2"><link rel="preload" as="font" type="font/woff2" crossorigin href="../static.files/SourceCodePro-Semibold-d899c5a5c4aeb14a.ttf.woff2"><link rel="stylesheet" href="../static.files/normalize-76eba96aa4d2e634.css"><link rel="stylesheet" href="../static.files/rustdoc-fbd14db5c88ed452.css" id="mainThemeStyle"><div id="rustdoc-vars" data-root-path="../" data-static-root-path="../static.files/" data-current-crate="capstone_sys" data-themes="" data-resource-suffix="" data-rustdoc-version="1.70.0-nightly (478cbb42b 2023-03-28)" data-search-js="search-bc5a112813b5d712.js" data-settings-js="settings-f0c5c39777a9a2f6.js" data-settings-css="settings-0bcba95ff279c1db.css" data-theme-light-css="light-db279b6232be9c13.css" data-theme-dark-css="dark-cf923f49f397b216.css" data-theme-ayu-css="ayu-be46fdc453a55015.css" ></div><script src="../static.files/storage-d4a1a279bad1a0c0.js"></script><script defer src="sidebar-items.js"></script><script defer src="../static.files/main-9ade54abd4bd73c8.js"></script><noscript><link rel="stylesheet" media="(prefers-color-scheme:light)" href="../static.files/light-db279b6232be9c13.css"><link rel="stylesheet" media="(prefers-color-scheme:dark)" href="../static.files/dark-cf923f49f397b216.css"><link rel="stylesheet" href="../static.files/noscript-13285aec31fa243e.css"></noscript><link rel="alternate icon" type="image/png" href="../static.files/favicon-16x16-8b506e7a72182f1c.png"><link rel="alternate icon" type="image/png" href="../static.files/favicon-32x32-422f7d1d52889060.png"><link rel="icon" type="image/svg+xml" href="../static.files/favicon-2c020d218678b618.svg"></head><body class="rustdoc enum"><!--[if lte IE 11]><div class="warning">This old browser is unsupported and will most likely display funky things.</div><![endif]--><nav class="mobile-topbar"><button class="sidebar-menu-toggle">&#9776;</button><a class="logo-container" href="../capstone_sys/index.html"><img class="rust-logo" src="../static.files/rust-logo-151179464ae7ed46.svg" alt="logo"></a><h2></h2></nav><nav class="sidebar"><a class="logo-container" href="../capstone_sys/index.html"><img class="rust-logo" src="../static.files/rust-logo-151179464ae7ed46.svg" alt="logo"></a><h2 class="location"><a href="#">x86_insn</a></h2><div class="sidebar-elems"><section><h3><a href="#variants">Variants</a></h3><ul class="block"><li><a href="#variant.X86_INS_AAA">X86_INS_AAA</a></li><li><a href="#variant.X86_INS_AAD">X86_INS_AAD</a></li><li><a href="#variant.X86_INS_AAM">X86_INS_AAM</a></li><li><a href="#variant.X86_INS_AAS">X86_INS_AAS</a></li><li><a href="#variant.X86_INS_ADC">X86_INS_ADC</a></li><li><a href="#variant.X86_INS_ADCX">X86_INS_ADCX</a></li><li><a href="#variant.X86_INS_ADD">X86_INS_ADD</a></li><li><a href="#variant.X86_INS_ADDPD">X86_INS_ADDPD</a></li><li><a href="#variant.X86_INS_ADDPS">X86_INS_ADDPS</a></li><li><a href="#variant.X86_INS_ADDSD">X86_INS_ADDSD</a></li><li><a href="#variant.X86_INS_ADDSS">X86_INS_ADDSS</a></li><li><a href="#variant.X86_INS_ADDSUBPD">X86_INS_ADDSUBPD</a></li><li><a href="#variant.X86_INS_ADDSUBPS">X86_INS_ADDSUBPS</a></li><li><a href="#variant.X86_INS_ADOX">X86_INS_ADOX</a></li><li><a href="#variant.X86_INS_AESDEC">X86_INS_AESDEC</a></li><li><a href="#variant.X86_INS_AESDECLAST">X86_INS_AESDECLAST</a></li><li><a href="#variant.X86_INS_AESENC">X86_INS_AESENC</a></li><li><a href="#variant.X86_INS_AESENCLAST">X86_INS_AESENCLAST</a></li><li><a href="#variant.X86_INS_AESIMC">X86_INS_AESIMC</a></li><li><a href="#variant.X86_INS_AESKEYGENASSIST">X86_INS_AESKEYGENASSIST</a></li><li><a href="#variant.X86_INS_AND">X86_INS_AND</a></li><li><a href="#variant.X86_INS_ANDN">X86_INS_ANDN</a></li><li><a href="#variant.X86_INS_ANDNPD">X86_INS_ANDNPD</a></li><li><a href="#variant.X86_INS_ANDNPS">X86_INS_ANDNPS</a></li><li><a href="#variant.X86_INS_ANDPD">X86_INS_ANDPD</a></li><li><a href="#variant.X86_INS_ANDPS">X86_INS_ANDPS</a></li><li><a href="#variant.X86_INS_ARPL">X86_INS_ARPL</a></li><li><a href="#variant.X86_INS_BEXTR">X86_INS_BEXTR</a></li><li><a href="#variant.X86_INS_BLCFILL">X86_INS_BLCFILL</a></li><li><a href="#variant.X86_INS_BLCI">X86_INS_BLCI</a></li><li><a href="#variant.X86_INS_BLCIC">X86_INS_BLCIC</a></li><li><a href="#variant.X86_INS_BLCMSK">X86_INS_BLCMSK</a></li><li><a href="#variant.X86_INS_BLCS">X86_INS_BLCS</a></li><li><a href="#variant.X86_INS_BLENDPD">X86_INS_BLENDPD</a></li><li><a href="#variant.X86_INS_BLENDPS">X86_INS_BLENDPS</a></li><li><a href="#variant.X86_INS_BLENDVPD">X86_INS_BLENDVPD</a></li><li><a href="#variant.X86_INS_BLENDVPS">X86_INS_BLENDVPS</a></li><li><a href="#variant.X86_INS_BLSFILL">X86_INS_BLSFILL</a></li><li><a href="#variant.X86_INS_BLSI">X86_INS_BLSI</a></li><li><a href="#variant.X86_INS_BLSIC">X86_INS_BLSIC</a></li><li><a href="#variant.X86_INS_BLSMSK">X86_INS_BLSMSK</a></li><li><a href="#variant.X86_INS_BLSR">X86_INS_BLSR</a></li><li><a href="#variant.X86_INS_BNDCL">X86_INS_BNDCL</a></li><li><a href="#variant.X86_INS_BNDCN">X86_INS_BNDCN</a></li><li><a href="#variant.X86_INS_BNDCU">X86_INS_BNDCU</a></li><li><a href="#variant.X86_INS_BNDLDX">X86_INS_BNDLDX</a></li><li><a href="#variant.X86_INS_BNDMK">X86_INS_BNDMK</a></li><li><a href="#variant.X86_INS_BNDMOV">X86_INS_BNDMOV</a></li><li><a href="#variant.X86_INS_BNDSTX">X86_INS_BNDSTX</a></li><li><a href="#variant.X86_INS_BOUND">X86_INS_BOUND</a></li><li><a href="#variant.X86_INS_BSF">X86_INS_BSF</a></li><li><a href="#variant.X86_INS_BSR">X86_INS_BSR</a></li><li><a href="#variant.X86_INS_BSWAP">X86_INS_BSWAP</a></li><li><a href="#variant.X86_INS_BT">X86_INS_BT</a></li><li><a href="#variant.X86_INS_BTC">X86_INS_BTC</a></li><li><a href="#variant.X86_INS_BTR">X86_INS_BTR</a></li><li><a href="#variant.X86_INS_BTS">X86_INS_BTS</a></li><li><a href="#variant.X86_INS_BZHI">X86_INS_BZHI</a></li><li><a href="#variant.X86_INS_CALL">X86_INS_CALL</a></li><li><a href="#variant.X86_INS_CBW">X86_INS_CBW</a></li><li><a href="#variant.X86_INS_CDQ">X86_INS_CDQ</a></li><li><a href="#variant.X86_INS_CDQE">X86_INS_CDQE</a></li><li><a href="#variant.X86_INS_CLAC">X86_INS_CLAC</a></li><li><a href="#variant.X86_INS_CLC">X86_INS_CLC</a></li><li><a href="#variant.X86_INS_CLD">X86_INS_CLD</a></li><li><a href="#variant.X86_INS_CLDEMOTE">X86_INS_CLDEMOTE</a></li><li><a href="#variant.X86_INS_CLFLUSH">X86_INS_CLFLUSH</a></li><li><a href="#variant.X86_INS_CLFLUSHOPT">X86_INS_CLFLUSHOPT</a></li><li><a href="#variant.X86_INS_CLGI">X86_INS_CLGI</a></li><li><a href="#variant.X86_INS_CLI">X86_INS_CLI</a></li><li><a href="#variant.X86_INS_CLRSSBSY">X86_INS_CLRSSBSY</a></li><li><a href="#variant.X86_INS_CLTS">X86_INS_CLTS</a></li><li><a href="#variant.X86_INS_CLWB">X86_INS_CLWB</a></li><li><a href="#variant.X86_INS_CLZERO">X86_INS_CLZERO</a></li><li><a href="#variant.X86_INS_CMC">X86_INS_CMC</a></li><li><a href="#variant.X86_INS_CMOVA">X86_INS_CMOVA</a></li><li><a href="#variant.X86_INS_CMOVAE">X86_INS_CMOVAE</a></li><li><a href="#variant.X86_INS_CMOVB">X86_INS_CMOVB</a></li><li><a href="#variant.X86_INS_CMOVBE">X86_INS_CMOVBE</a></li><li><a href="#variant.X86_INS_CMOVE">X86_INS_CMOVE</a></li><li><a href="#variant.X86_INS_CMOVG">X86_INS_CMOVG</a></li><li><a href="#variant.X86_INS_CMOVGE">X86_INS_CMOVGE</a></li><li><a href="#variant.X86_INS_CMOVL">X86_INS_CMOVL</a></li><li><a href="#variant.X86_INS_CMOVLE">X86_INS_CMOVLE</a></li><li><a href="#variant.X86_INS_CMOVNE">X86_INS_CMOVNE</a></li><li><a href="#variant.X86_INS_CMOVNO">X86_INS_CMOVNO</a></li><li><a href="#variant.X86_INS_CMOVNP">X86_INS_CMOVNP</a></li><li><a href="#variant.X86_INS_CMOVNS">X86_INS_CMOVNS</a></li><li><a href="#variant.X86_INS_CMOVO">X86_INS_CMOVO</a></li><li><a href="#variant.X86_INS_CMOVP">X86_INS_CMOVP</a></li><li><a href="#variant.X86_INS_CMOVS">X86_INS_CMOVS</a></li><li><a href="#variant.X86_INS_CMP">X86_INS_CMP</a></li><li><a href="#variant.X86_INS_CMPPD">X86_INS_CMPPD</a></li><li><a href="#variant.X86_INS_CMPPS">X86_INS_CMPPS</a></li><li><a href="#variant.X86_INS_CMPSB">X86_INS_CMPSB</a></li><li><a href="#variant.X86_INS_CMPSD">X86_INS_CMPSD</a></li><li><a href="#variant.X86_INS_CMPSQ">X86_INS_CMPSQ</a></li><li><a href="#variant.X86_INS_CMPSS">X86_INS_CMPSS</a></li><li><a href="#variant.X86_INS_CMPSW">X86_INS_CMPSW</a></li><li><a href="#variant.X86_INS_CMPXCHG">X86_INS_CMPXCHG</a></li><li><a href="#variant.X86_INS_CMPXCHG16B">X86_INS_CMPXCHG16B</a></li><li><a href="#variant.X86_INS_CMPXCHG8B">X86_INS_CMPXCHG8B</a></li><li><a href="#variant.X86_INS_COMISD">X86_INS_COMISD</a></li><li><a href="#variant.X86_INS_COMISS">X86_INS_COMISS</a></li><li><a href="#variant.X86_INS_CPUID">X86_INS_CPUID</a></li><li><a href="#variant.X86_INS_CQO">X86_INS_CQO</a></li><li><a href="#variant.X86_INS_CRC32">X86_INS_CRC32</a></li><li><a href="#variant.X86_INS_CVTDQ2PD">X86_INS_CVTDQ2PD</a></li><li><a href="#variant.X86_INS_CVTDQ2PS">X86_INS_CVTDQ2PS</a></li><li><a href="#variant.X86_INS_CVTPD2DQ">X86_INS_CVTPD2DQ</a></li><li><a href="#variant.X86_INS_CVTPD2PI">X86_INS_CVTPD2PI</a></li><li><a href="#variant.X86_INS_CVTPD2PS">X86_INS_CVTPD2PS</a></li><li><a href="#variant.X86_INS_CVTPI2PD">X86_INS_CVTPI2PD</a></li><li><a href="#variant.X86_INS_CVTPI2PS">X86_INS_CVTPI2PS</a></li><li><a href="#variant.X86_INS_CVTPS2DQ">X86_INS_CVTPS2DQ</a></li><li><a href="#variant.X86_INS_CVTPS2PD">X86_INS_CVTPS2PD</a></li><li><a href="#variant.X86_INS_CVTPS2PI">X86_INS_CVTPS2PI</a></li><li><a href="#variant.X86_INS_CVTSD2SI">X86_INS_CVTSD2SI</a></li><li><a href="#variant.X86_INS_CVTSD2SS">X86_INS_CVTSD2SS</a></li><li><a href="#variant.X86_INS_CVTSI2SD">X86_INS_CVTSI2SD</a></li><li><a href="#variant.X86_INS_CVTSI2SS">X86_INS_CVTSI2SS</a></li><li><a href="#variant.X86_INS_CVTSS2SD">X86_INS_CVTSS2SD</a></li><li><a href="#variant.X86_INS_CVTSS2SI">X86_INS_CVTSS2SI</a></li><li><a href="#variant.X86_INS_CVTTPD2DQ">X86_INS_CVTTPD2DQ</a></li><li><a href="#variant.X86_INS_CVTTPD2PI">X86_INS_CVTTPD2PI</a></li><li><a href="#variant.X86_INS_CVTTPS2DQ">X86_INS_CVTTPS2DQ</a></li><li><a href="#variant.X86_INS_CVTTPS2PI">X86_INS_CVTTPS2PI</a></li><li><a href="#variant.X86_INS_CVTTSD2SI">X86_INS_CVTTSD2SI</a></li><li><a href="#variant.X86_INS_CVTTSS2SI">X86_INS_CVTTSS2SI</a></li><li><a href="#variant.X86_INS_CWD">X86_INS_CWD</a></li><li><a href="#variant.X86_INS_CWDE">X86_INS_CWDE</a></li><li><a href="#variant.X86_INS_DAA">X86_INS_DAA</a></li><li><a href="#variant.X86_INS_DAS">X86_INS_DAS</a></li><li><a href="#variant.X86_INS_DATA16">X86_INS_DATA16</a></li><li><a href="#variant.X86_INS_DEC">X86_INS_DEC</a></li><li><a href="#variant.X86_INS_DIV">X86_INS_DIV</a></li><li><a href="#variant.X86_INS_DIVPD">X86_INS_DIVPD</a></li><li><a href="#variant.X86_INS_DIVPS">X86_INS_DIVPS</a></li><li><a href="#variant.X86_INS_DIVSD">X86_INS_DIVSD</a></li><li><a href="#variant.X86_INS_DIVSS">X86_INS_DIVSS</a></li><li><a href="#variant.X86_INS_DPPD">X86_INS_DPPD</a></li><li><a href="#variant.X86_INS_DPPS">X86_INS_DPPS</a></li><li><a href="#variant.X86_INS_EMMS">X86_INS_EMMS</a></li><li><a href="#variant.X86_INS_ENCLS">X86_INS_ENCLS</a></li><li><a href="#variant.X86_INS_ENCLU">X86_INS_ENCLU</a></li><li><a href="#variant.X86_INS_ENCLV">X86_INS_ENCLV</a></li><li><a href="#variant.X86_INS_ENDBR32">X86_INS_ENDBR32</a></li><li><a href="#variant.X86_INS_ENDBR64">X86_INS_ENDBR64</a></li><li><a href="#variant.X86_INS_ENDING">X86_INS_ENDING</a></li><li><a href="#variant.X86_INS_ENTER">X86_INS_ENTER</a></li><li><a href="#variant.X86_INS_EXTRACTPS">X86_INS_EXTRACTPS</a></li><li><a href="#variant.X86_INS_EXTRQ">X86_INS_EXTRQ</a></li><li><a href="#variant.X86_INS_F2XM1">X86_INS_F2XM1</a></li><li><a href="#variant.X86_INS_FABS">X86_INS_FABS</a></li><li><a href="#variant.X86_INS_FADD">X86_INS_FADD</a></li><li><a href="#variant.X86_INS_FBLD">X86_INS_FBLD</a></li><li><a href="#variant.X86_INS_FBSTP">X86_INS_FBSTP</a></li><li><a href="#variant.X86_INS_FCHS">X86_INS_FCHS</a></li><li><a href="#variant.X86_INS_FCMOVB">X86_INS_FCMOVB</a></li><li><a href="#variant.X86_INS_FCMOVBE">X86_INS_FCMOVBE</a></li><li><a href="#variant.X86_INS_FCMOVE">X86_INS_FCMOVE</a></li><li><a href="#variant.X86_INS_FCMOVNB">X86_INS_FCMOVNB</a></li><li><a href="#variant.X86_INS_FCMOVNBE">X86_INS_FCMOVNBE</a></li><li><a href="#variant.X86_INS_FCMOVNE">X86_INS_FCMOVNE</a></li><li><a href="#variant.X86_INS_FCMOVNP">X86_INS_FCMOVNP</a></li><li><a href="#variant.X86_INS_FCMOVNU">X86_INS_FCMOVNU</a></li><li><a href="#variant.X86_INS_FCMOVU">X86_INS_FCMOVU</a></li><li><a href="#variant.X86_INS_FCOM">X86_INS_FCOM</a></li><li><a href="#variant.X86_INS_FCOMI">X86_INS_FCOMI</a></li><li><a href="#variant.X86_INS_FCOMP">X86_INS_FCOMP</a></li><li><a href="#variant.X86_INS_FCOMPI">X86_INS_FCOMPI</a></li><li><a href="#variant.X86_INS_FCOMPP">X86_INS_FCOMPP</a></li><li><a href="#variant.X86_INS_FCOS">X86_INS_FCOS</a></li><li><a href="#variant.X86_INS_FDECSTP">X86_INS_FDECSTP</a></li><li><a href="#variant.X86_INS_FDISI8087_NOP">X86_INS_FDISI8087_NOP</a></li><li><a href="#variant.X86_INS_FDIV">X86_INS_FDIV</a></li><li><a href="#variant.X86_INS_FDIVP">X86_INS_FDIVP</a></li><li><a href="#variant.X86_INS_FDIVR">X86_INS_FDIVR</a></li><li><a href="#variant.X86_INS_FDIVRP">X86_INS_FDIVRP</a></li><li><a href="#variant.X86_INS_FEMMS">X86_INS_FEMMS</a></li><li><a href="#variant.X86_INS_FENI8087_NOP">X86_INS_FENI8087_NOP</a></li><li><a href="#variant.X86_INS_FFREE">X86_INS_FFREE</a></li><li><a href="#variant.X86_INS_FFREEP">X86_INS_FFREEP</a></li><li><a href="#variant.X86_INS_FIADD">X86_INS_FIADD</a></li><li><a href="#variant.X86_INS_FICOM">X86_INS_FICOM</a></li><li><a href="#variant.X86_INS_FICOMP">X86_INS_FICOMP</a></li><li><a href="#variant.X86_INS_FIDIV">X86_INS_FIDIV</a></li><li><a href="#variant.X86_INS_FIDIVR">X86_INS_FIDIVR</a></li><li><a href="#variant.X86_INS_FILD">X86_INS_FILD</a></li><li><a href="#variant.X86_INS_FIMUL">X86_INS_FIMUL</a></li><li><a href="#variant.X86_INS_FINCSTP">X86_INS_FINCSTP</a></li><li><a href="#variant.X86_INS_FIST">X86_INS_FIST</a></li><li><a href="#variant.X86_INS_FISTP">X86_INS_FISTP</a></li><li><a href="#variant.X86_INS_FISTTP">X86_INS_FISTTP</a></li><li><a href="#variant.X86_INS_FISUB">X86_INS_FISUB</a></li><li><a href="#variant.X86_INS_FISUBR">X86_INS_FISUBR</a></li><li><a href="#variant.X86_INS_FLD">X86_INS_FLD</a></li><li><a href="#variant.X86_INS_FLD1">X86_INS_FLD1</a></li><li><a href="#variant.X86_INS_FLDCW">X86_INS_FLDCW</a></li><li><a href="#variant.X86_INS_FLDENV">X86_INS_FLDENV</a></li><li><a href="#variant.X86_INS_FLDL2E">X86_INS_FLDL2E</a></li><li><a href="#variant.X86_INS_FLDL2T">X86_INS_FLDL2T</a></li><li><a href="#variant.X86_INS_FLDLG2">X86_INS_FLDLG2</a></li><li><a href="#variant.X86_INS_FLDLN2">X86_INS_FLDLN2</a></li><li><a href="#variant.X86_INS_FLDPI">X86_INS_FLDPI</a></li><li><a href="#variant.X86_INS_FLDZ">X86_INS_FLDZ</a></li><li><a href="#variant.X86_INS_FMUL">X86_INS_FMUL</a></li><li><a href="#variant.X86_INS_FMULP">X86_INS_FMULP</a></li><li><a href="#variant.X86_INS_FNCLEX">X86_INS_FNCLEX</a></li><li><a href="#variant.X86_INS_FNINIT">X86_INS_FNINIT</a></li><li><a href="#variant.X86_INS_FNOP">X86_INS_FNOP</a></li><li><a href="#variant.X86_INS_FNSAVE">X86_INS_FNSAVE</a></li><li><a href="#variant.X86_INS_FNSTCW">X86_INS_FNSTCW</a></li><li><a href="#variant.X86_INS_FNSTENV">X86_INS_FNSTENV</a></li><li><a href="#variant.X86_INS_FNSTSW">X86_INS_FNSTSW</a></li><li><a href="#variant.X86_INS_FPATAN">X86_INS_FPATAN</a></li><li><a href="#variant.X86_INS_FPREM">X86_INS_FPREM</a></li><li><a href="#variant.X86_INS_FPREM1">X86_INS_FPREM1</a></li><li><a href="#variant.X86_INS_FPTAN">X86_INS_FPTAN</a></li><li><a href="#variant.X86_INS_FRNDINT">X86_INS_FRNDINT</a></li><li><a href="#variant.X86_INS_FRSTOR">X86_INS_FRSTOR</a></li><li><a href="#variant.X86_INS_FSCALE">X86_INS_FSCALE</a></li><li><a href="#variant.X86_INS_FSETPM">X86_INS_FSETPM</a></li><li><a href="#variant.X86_INS_FSIN">X86_INS_FSIN</a></li><li><a href="#variant.X86_INS_FSINCOS">X86_INS_FSINCOS</a></li><li><a href="#variant.X86_INS_FSQRT">X86_INS_FSQRT</a></li><li><a href="#variant.X86_INS_FST">X86_INS_FST</a></li><li><a href="#variant.X86_INS_FSTP">X86_INS_FSTP</a></li><li><a href="#variant.X86_INS_FSTPNCE">X86_INS_FSTPNCE</a></li><li><a href="#variant.X86_INS_FSUB">X86_INS_FSUB</a></li><li><a href="#variant.X86_INS_FSUBP">X86_INS_FSUBP</a></li><li><a href="#variant.X86_INS_FSUBR">X86_INS_FSUBR</a></li><li><a href="#variant.X86_INS_FSUBRP">X86_INS_FSUBRP</a></li><li><a href="#variant.X86_INS_FTST">X86_INS_FTST</a></li><li><a href="#variant.X86_INS_FUCOM">X86_INS_FUCOM</a></li><li><a href="#variant.X86_INS_FUCOMI">X86_INS_FUCOMI</a></li><li><a href="#variant.X86_INS_FUCOMP">X86_INS_FUCOMP</a></li><li><a href="#variant.X86_INS_FUCOMPI">X86_INS_FUCOMPI</a></li><li><a href="#variant.X86_INS_FUCOMPP">X86_INS_FUCOMPP</a></li><li><a href="#variant.X86_INS_FXAM">X86_INS_FXAM</a></li><li><a href="#variant.X86_INS_FXCH">X86_INS_FXCH</a></li><li><a href="#variant.X86_INS_FXRSTOR">X86_INS_FXRSTOR</a></li><li><a href="#variant.X86_INS_FXRSTOR64">X86_INS_FXRSTOR64</a></li><li><a href="#variant.X86_INS_FXSAVE">X86_INS_FXSAVE</a></li><li><a href="#variant.X86_INS_FXSAVE64">X86_INS_FXSAVE64</a></li><li><a href="#variant.X86_INS_FXTRACT">X86_INS_FXTRACT</a></li><li><a href="#variant.X86_INS_FYL2X">X86_INS_FYL2X</a></li><li><a href="#variant.X86_INS_FYL2XP1">X86_INS_FYL2XP1</a></li><li><a href="#variant.X86_INS_GETSEC">X86_INS_GETSEC</a></li><li><a href="#variant.X86_INS_GF2P8AFFINEINVQB">X86_INS_GF2P8AFFINEINVQB</a></li><li><a href="#variant.X86_INS_GF2P8AFFINEQB">X86_INS_GF2P8AFFINEQB</a></li><li><a href="#variant.X86_INS_GF2P8MULB">X86_INS_GF2P8MULB</a></li><li><a href="#variant.X86_INS_HADDPD">X86_INS_HADDPD</a></li><li><a href="#variant.X86_INS_HADDPS">X86_INS_HADDPS</a></li><li><a href="#variant.X86_INS_HLT">X86_INS_HLT</a></li><li><a href="#variant.X86_INS_HSUBPD">X86_INS_HSUBPD</a></li><li><a href="#variant.X86_INS_HSUBPS">X86_INS_HSUBPS</a></li><li><a href="#variant.X86_INS_IDIV">X86_INS_IDIV</a></li><li><a href="#variant.X86_INS_IMUL">X86_INS_IMUL</a></li><li><a href="#variant.X86_INS_IN">X86_INS_IN</a></li><li><a href="#variant.X86_INS_INC">X86_INS_INC</a></li><li><a href="#variant.X86_INS_INCSSPD">X86_INS_INCSSPD</a></li><li><a href="#variant.X86_INS_INCSSPQ">X86_INS_INCSSPQ</a></li><li><a href="#variant.X86_INS_INSB">X86_INS_INSB</a></li><li><a href="#variant.X86_INS_INSD">X86_INS_INSD</a></li><li><a href="#variant.X86_INS_INSERTPS">X86_INS_INSERTPS</a></li><li><a href="#variant.X86_INS_INSERTQ">X86_INS_INSERTQ</a></li><li><a href="#variant.X86_INS_INSW">X86_INS_INSW</a></li><li><a href="#variant.X86_INS_INT">X86_INS_INT</a></li><li><a href="#variant.X86_INS_INT1">X86_INS_INT1</a></li><li><a href="#variant.X86_INS_INT3">X86_INS_INT3</a></li><li><a href="#variant.X86_INS_INTO">X86_INS_INTO</a></li><li><a href="#variant.X86_INS_INVALID">X86_INS_INVALID</a></li><li><a href="#variant.X86_INS_INVD">X86_INS_INVD</a></li><li><a href="#variant.X86_INS_INVEPT">X86_INS_INVEPT</a></li><li><a href="#variant.X86_INS_INVLPG">X86_INS_INVLPG</a></li><li><a href="#variant.X86_INS_INVLPGA">X86_INS_INVLPGA</a></li><li><a href="#variant.X86_INS_INVPCID">X86_INS_INVPCID</a></li><li><a href="#variant.X86_INS_INVVPID">X86_INS_INVVPID</a></li><li><a href="#variant.X86_INS_IRET">X86_INS_IRET</a></li><li><a href="#variant.X86_INS_IRETD">X86_INS_IRETD</a></li><li><a href="#variant.X86_INS_IRETQ">X86_INS_IRETQ</a></li><li><a href="#variant.X86_INS_JA">X86_INS_JA</a></li><li><a href="#variant.X86_INS_JAE">X86_INS_JAE</a></li><li><a href="#variant.X86_INS_JB">X86_INS_JB</a></li><li><a href="#variant.X86_INS_JBE">X86_INS_JBE</a></li><li><a href="#variant.X86_INS_JCXZ">X86_INS_JCXZ</a></li><li><a href="#variant.X86_INS_JE">X86_INS_JE</a></li><li><a href="#variant.X86_INS_JECXZ">X86_INS_JECXZ</a></li><li><a href="#variant.X86_INS_JG">X86_INS_JG</a></li><li><a href="#variant.X86_INS_JGE">X86_INS_JGE</a></li><li><a href="#variant.X86_INS_JL">X86_INS_JL</a></li><li><a href="#variant.X86_INS_JLE">X86_INS_JLE</a></li><li><a href="#variant.X86_INS_JMP">X86_INS_JMP</a></li><li><a href="#variant.X86_INS_JNE">X86_INS_JNE</a></li><li><a href="#variant.X86_INS_JNO">X86_INS_JNO</a></li><li><a href="#variant.X86_INS_JNP">X86_INS_JNP</a></li><li><a href="#variant.X86_INS_JNS">X86_INS_JNS</a></li><li><a href="#variant.X86_INS_JO">X86_INS_JO</a></li><li><a href="#variant.X86_INS_JP">X86_INS_JP</a></li><li><a href="#variant.X86_INS_JRCXZ">X86_INS_JRCXZ</a></li><li><a href="#variant.X86_INS_JS">X86_INS_JS</a></li><li><a href="#variant.X86_INS_KADDB">X86_INS_KADDB</a></li><li><a href="#variant.X86_INS_KADDD">X86_INS_KADDD</a></li><li><a href="#variant.X86_INS_KADDQ">X86_INS_KADDQ</a></li><li><a href="#variant.X86_INS_KADDW">X86_INS_KADDW</a></li><li><a href="#variant.X86_INS_KANDB">X86_INS_KANDB</a></li><li><a href="#variant.X86_INS_KANDD">X86_INS_KANDD</a></li><li><a href="#variant.X86_INS_KANDNB">X86_INS_KANDNB</a></li><li><a href="#variant.X86_INS_KANDND">X86_INS_KANDND</a></li><li><a href="#variant.X86_INS_KANDNQ">X86_INS_KANDNQ</a></li><li><a href="#variant.X86_INS_KANDNW">X86_INS_KANDNW</a></li><li><a href="#variant.X86_INS_KANDQ">X86_INS_KANDQ</a></li><li><a href="#variant.X86_INS_KANDW">X86_INS_KANDW</a></li><li><a href="#variant.X86_INS_KMOVB">X86_INS_KMOVB</a></li><li><a href="#variant.X86_INS_KMOVD">X86_INS_KMOVD</a></li><li><a href="#variant.X86_INS_KMOVQ">X86_INS_KMOVQ</a></li><li><a href="#variant.X86_INS_KMOVW">X86_INS_KMOVW</a></li><li><a href="#variant.X86_INS_KNOTB">X86_INS_KNOTB</a></li><li><a href="#variant.X86_INS_KNOTD">X86_INS_KNOTD</a></li><li><a href="#variant.X86_INS_KNOTQ">X86_INS_KNOTQ</a></li><li><a href="#variant.X86_INS_KNOTW">X86_INS_KNOTW</a></li><li><a href="#variant.X86_INS_KORB">X86_INS_KORB</a></li><li><a href="#variant.X86_INS_KORD">X86_INS_KORD</a></li><li><a href="#variant.X86_INS_KORQ">X86_INS_KORQ</a></li><li><a href="#variant.X86_INS_KORTESTB">X86_INS_KORTESTB</a></li><li><a href="#variant.X86_INS_KORTESTD">X86_INS_KORTESTD</a></li><li><a href="#variant.X86_INS_KORTESTQ">X86_INS_KORTESTQ</a></li><li><a href="#variant.X86_INS_KORTESTW">X86_INS_KORTESTW</a></li><li><a href="#variant.X86_INS_KORW">X86_INS_KORW</a></li><li><a href="#variant.X86_INS_KSHIFTLB">X86_INS_KSHIFTLB</a></li><li><a href="#variant.X86_INS_KSHIFTLD">X86_INS_KSHIFTLD</a></li><li><a href="#variant.X86_INS_KSHIFTLQ">X86_INS_KSHIFTLQ</a></li><li><a href="#variant.X86_INS_KSHIFTLW">X86_INS_KSHIFTLW</a></li><li><a href="#variant.X86_INS_KSHIFTRB">X86_INS_KSHIFTRB</a></li><li><a href="#variant.X86_INS_KSHIFTRD">X86_INS_KSHIFTRD</a></li><li><a href="#variant.X86_INS_KSHIFTRQ">X86_INS_KSHIFTRQ</a></li><li><a href="#variant.X86_INS_KSHIFTRW">X86_INS_KSHIFTRW</a></li><li><a href="#variant.X86_INS_KTESTB">X86_INS_KTESTB</a></li><li><a href="#variant.X86_INS_KTESTD">X86_INS_KTESTD</a></li><li><a href="#variant.X86_INS_KTESTQ">X86_INS_KTESTQ</a></li><li><a href="#variant.X86_INS_KTESTW">X86_INS_KTESTW</a></li><li><a href="#variant.X86_INS_KUNPCKBW">X86_INS_KUNPCKBW</a></li><li><a href="#variant.X86_INS_KUNPCKDQ">X86_INS_KUNPCKDQ</a></li><li><a href="#variant.X86_INS_KUNPCKWD">X86_INS_KUNPCKWD</a></li><li><a href="#variant.X86_INS_KXNORB">X86_INS_KXNORB</a></li><li><a href="#variant.X86_INS_KXNORD">X86_INS_KXNORD</a></li><li><a href="#variant.X86_INS_KXNORQ">X86_INS_KXNORQ</a></li><li><a href="#variant.X86_INS_KXNORW">X86_INS_KXNORW</a></li><li><a href="#variant.X86_INS_KXORB">X86_INS_KXORB</a></li><li><a href="#variant.X86_INS_KXORD">X86_INS_KXORD</a></li><li><a href="#variant.X86_INS_KXORQ">X86_INS_KXORQ</a></li><li><a href="#variant.X86_INS_KXORW">X86_INS_KXORW</a></li><li><a href="#variant.X86_INS_LAHF">X86_INS_LAHF</a></li><li><a href="#variant.X86_INS_LAR">X86_INS_LAR</a></li><li><a href="#variant.X86_INS_LCALL">X86_INS_LCALL</a></li><li><a href="#variant.X86_INS_LDDQU">X86_INS_LDDQU</a></li><li><a href="#variant.X86_INS_LDMXCSR">X86_INS_LDMXCSR</a></li><li><a href="#variant.X86_INS_LDS">X86_INS_LDS</a></li><li><a href="#variant.X86_INS_LEA">X86_INS_LEA</a></li><li><a href="#variant.X86_INS_LEAVE">X86_INS_LEAVE</a></li><li><a href="#variant.X86_INS_LES">X86_INS_LES</a></li><li><a href="#variant.X86_INS_LFENCE">X86_INS_LFENCE</a></li><li><a href="#variant.X86_INS_LFS">X86_INS_LFS</a></li><li><a href="#variant.X86_INS_LGDT">X86_INS_LGDT</a></li><li><a href="#variant.X86_INS_LGS">X86_INS_LGS</a></li><li><a href="#variant.X86_INS_LIDT">X86_INS_LIDT</a></li><li><a href="#variant.X86_INS_LJMP">X86_INS_LJMP</a></li><li><a href="#variant.X86_INS_LLDT">X86_INS_LLDT</a></li><li><a href="#variant.X86_INS_LLWPCB">X86_INS_LLWPCB</a></li><li><a href="#variant.X86_INS_LMSW">X86_INS_LMSW</a></li><li><a href="#variant.X86_INS_LOCK">X86_INS_LOCK</a></li><li><a href="#variant.X86_INS_LODSB">X86_INS_LODSB</a></li><li><a href="#variant.X86_INS_LODSD">X86_INS_LODSD</a></li><li><a href="#variant.X86_INS_LODSQ">X86_INS_LODSQ</a></li><li><a href="#variant.X86_INS_LODSW">X86_INS_LODSW</a></li><li><a href="#variant.X86_INS_LOOP">X86_INS_LOOP</a></li><li><a href="#variant.X86_INS_LOOPE">X86_INS_LOOPE</a></li><li><a href="#variant.X86_INS_LOOPNE">X86_INS_LOOPNE</a></li><li><a href="#variant.X86_INS_LSL">X86_INS_LSL</a></li><li><a href="#variant.X86_INS_LSS">X86_INS_LSS</a></li><li><a href="#variant.X86_INS_LTR">X86_INS_LTR</a></li><li><a href="#variant.X86_INS_LWPINS">X86_INS_LWPINS</a></li><li><a href="#variant.X86_INS_LWPVAL">X86_INS_LWPVAL</a></li><li><a href="#variant.X86_INS_LZCNT">X86_INS_LZCNT</a></li><li><a href="#variant.X86_INS_MASKMOVDQU">X86_INS_MASKMOVDQU</a></li><li><a href="#variant.X86_INS_MASKMOVQ">X86_INS_MASKMOVQ</a></li><li><a href="#variant.X86_INS_MAXPD">X86_INS_MAXPD</a></li><li><a href="#variant.X86_INS_MAXPS">X86_INS_MAXPS</a></li><li><a href="#variant.X86_INS_MAXSD">X86_INS_MAXSD</a></li><li><a href="#variant.X86_INS_MAXSS">X86_INS_MAXSS</a></li><li><a href="#variant.X86_INS_MFENCE">X86_INS_MFENCE</a></li><li><a href="#variant.X86_INS_MINPD">X86_INS_MINPD</a></li><li><a href="#variant.X86_INS_MINPS">X86_INS_MINPS</a></li><li><a href="#variant.X86_INS_MINSD">X86_INS_MINSD</a></li><li><a href="#variant.X86_INS_MINSS">X86_INS_MINSS</a></li><li><a href="#variant.X86_INS_MONITOR">X86_INS_MONITOR</a></li><li><a href="#variant.X86_INS_MONITORX">X86_INS_MONITORX</a></li><li><a href="#variant.X86_INS_MONTMUL">X86_INS_MONTMUL</a></li><li><a href="#variant.X86_INS_MOV">X86_INS_MOV</a></li><li><a href="#variant.X86_INS_MOVABS">X86_INS_MOVABS</a></li><li><a href="#variant.X86_INS_MOVAPD">X86_INS_MOVAPD</a></li><li><a href="#variant.X86_INS_MOVAPS">X86_INS_MOVAPS</a></li><li><a href="#variant.X86_INS_MOVBE">X86_INS_MOVBE</a></li><li><a href="#variant.X86_INS_MOVD">X86_INS_MOVD</a></li><li><a href="#variant.X86_INS_MOVDDUP">X86_INS_MOVDDUP</a></li><li><a href="#variant.X86_INS_MOVDIR64B">X86_INS_MOVDIR64B</a></li><li><a href="#variant.X86_INS_MOVDIRI">X86_INS_MOVDIRI</a></li><li><a href="#variant.X86_INS_MOVDQ2Q">X86_INS_MOVDQ2Q</a></li><li><a href="#variant.X86_INS_MOVDQA">X86_INS_MOVDQA</a></li><li><a href="#variant.X86_INS_MOVDQU">X86_INS_MOVDQU</a></li><li><a href="#variant.X86_INS_MOVHLPS">X86_INS_MOVHLPS</a></li><li><a href="#variant.X86_INS_MOVHPD">X86_INS_MOVHPD</a></li><li><a href="#variant.X86_INS_MOVHPS">X86_INS_MOVHPS</a></li><li><a href="#variant.X86_INS_MOVLHPS">X86_INS_MOVLHPS</a></li><li><a href="#variant.X86_INS_MOVLPD">X86_INS_MOVLPD</a></li><li><a href="#variant.X86_INS_MOVLPS">X86_INS_MOVLPS</a></li><li><a href="#variant.X86_INS_MOVMSKPD">X86_INS_MOVMSKPD</a></li><li><a href="#variant.X86_INS_MOVMSKPS">X86_INS_MOVMSKPS</a></li><li><a href="#variant.X86_INS_MOVNTDQ">X86_INS_MOVNTDQ</a></li><li><a href="#variant.X86_INS_MOVNTDQA">X86_INS_MOVNTDQA</a></li><li><a href="#variant.X86_INS_MOVNTI">X86_INS_MOVNTI</a></li><li><a href="#variant.X86_INS_MOVNTPD">X86_INS_MOVNTPD</a></li><li><a href="#variant.X86_INS_MOVNTPS">X86_INS_MOVNTPS</a></li><li><a href="#variant.X86_INS_MOVNTQ">X86_INS_MOVNTQ</a></li><li><a href="#variant.X86_INS_MOVNTSD">X86_INS_MOVNTSD</a></li><li><a href="#variant.X86_INS_MOVNTSS">X86_INS_MOVNTSS</a></li><li><a href="#variant.X86_INS_MOVQ">X86_INS_MOVQ</a></li><li><a href="#variant.X86_INS_MOVQ2DQ">X86_INS_MOVQ2DQ</a></li><li><a href="#variant.X86_INS_MOVSB">X86_INS_MOVSB</a></li><li><a href="#variant.X86_INS_MOVSD">X86_INS_MOVSD</a></li><li><a href="#variant.X86_INS_MOVSHDUP">X86_INS_MOVSHDUP</a></li><li><a href="#variant.X86_INS_MOVSLDUP">X86_INS_MOVSLDUP</a></li><li><a href="#variant.X86_INS_MOVSQ">X86_INS_MOVSQ</a></li><li><a href="#variant.X86_INS_MOVSS">X86_INS_MOVSS</a></li><li><a href="#variant.X86_INS_MOVSW">X86_INS_MOVSW</a></li><li><a href="#variant.X86_INS_MOVSX">X86_INS_MOVSX</a></li><li><a href="#variant.X86_INS_MOVSXD">X86_INS_MOVSXD</a></li><li><a href="#variant.X86_INS_MOVUPD">X86_INS_MOVUPD</a></li><li><a href="#variant.X86_INS_MOVUPS">X86_INS_MOVUPS</a></li><li><a href="#variant.X86_INS_MOVZX">X86_INS_MOVZX</a></li><li><a href="#variant.X86_INS_MPSADBW">X86_INS_MPSADBW</a></li><li><a href="#variant.X86_INS_MUL">X86_INS_MUL</a></li><li><a href="#variant.X86_INS_MULPD">X86_INS_MULPD</a></li><li><a href="#variant.X86_INS_MULPS">X86_INS_MULPS</a></li><li><a href="#variant.X86_INS_MULSD">X86_INS_MULSD</a></li><li><a href="#variant.X86_INS_MULSS">X86_INS_MULSS</a></li><li><a href="#variant.X86_INS_MULX">X86_INS_MULX</a></li><li><a href="#variant.X86_INS_MWAIT">X86_INS_MWAIT</a></li><li><a href="#variant.X86_INS_MWAITX">X86_INS_MWAITX</a></li><li><a href="#variant.X86_INS_NEG">X86_INS_NEG</a></li><li><a href="#variant.X86_INS_NOP">X86_INS_NOP</a></li><li><a href="#variant.X86_INS_NOT">X86_INS_NOT</a></li><li><a href="#variant.X86_INS_OR">X86_INS_OR</a></li><li><a href="#variant.X86_INS_ORPD">X86_INS_ORPD</a></li><li><a href="#variant.X86_INS_ORPS">X86_INS_ORPS</a></li><li><a href="#variant.X86_INS_OUT">X86_INS_OUT</a></li><li><a href="#variant.X86_INS_OUTSB">X86_INS_OUTSB</a></li><li><a href="#variant.X86_INS_OUTSD">X86_INS_OUTSD</a></li><li><a href="#variant.X86_INS_OUTSW">X86_INS_OUTSW</a></li><li><a href="#variant.X86_INS_PABSB">X86_INS_PABSB</a></li><li><a href="#variant.X86_INS_PABSD">X86_INS_PABSD</a></li><li><a href="#variant.X86_INS_PABSW">X86_INS_PABSW</a></li><li><a href="#variant.X86_INS_PACKSSDW">X86_INS_PACKSSDW</a></li><li><a href="#variant.X86_INS_PACKSSWB">X86_INS_PACKSSWB</a></li><li><a href="#variant.X86_INS_PACKUSDW">X86_INS_PACKUSDW</a></li><li><a href="#variant.X86_INS_PACKUSWB">X86_INS_PACKUSWB</a></li><li><a href="#variant.X86_INS_PADDB">X86_INS_PADDB</a></li><li><a href="#variant.X86_INS_PADDD">X86_INS_PADDD</a></li><li><a href="#variant.X86_INS_PADDQ">X86_INS_PADDQ</a></li><li><a href="#variant.X86_INS_PADDSB">X86_INS_PADDSB</a></li><li><a href="#variant.X86_INS_PADDSW">X86_INS_PADDSW</a></li><li><a href="#variant.X86_INS_PADDUSB">X86_INS_PADDUSB</a></li><li><a href="#variant.X86_INS_PADDUSW">X86_INS_PADDUSW</a></li><li><a href="#variant.X86_INS_PADDW">X86_INS_PADDW</a></li><li><a href="#variant.X86_INS_PALIGNR">X86_INS_PALIGNR</a></li><li><a href="#variant.X86_INS_PAND">X86_INS_PAND</a></li><li><a href="#variant.X86_INS_PANDN">X86_INS_PANDN</a></li><li><a href="#variant.X86_INS_PAUSE">X86_INS_PAUSE</a></li><li><a href="#variant.X86_INS_PAVGB">X86_INS_PAVGB</a></li><li><a href="#variant.X86_INS_PAVGUSB">X86_INS_PAVGUSB</a></li><li><a href="#variant.X86_INS_PAVGW">X86_INS_PAVGW</a></li><li><a href="#variant.X86_INS_PBLENDVB">X86_INS_PBLENDVB</a></li><li><a href="#variant.X86_INS_PBLENDW">X86_INS_PBLENDW</a></li><li><a href="#variant.X86_INS_PCLMULQDQ">X86_INS_PCLMULQDQ</a></li><li><a href="#variant.X86_INS_PCMPEQB">X86_INS_PCMPEQB</a></li><li><a href="#variant.X86_INS_PCMPEQD">X86_INS_PCMPEQD</a></li><li><a href="#variant.X86_INS_PCMPEQQ">X86_INS_PCMPEQQ</a></li><li><a href="#variant.X86_INS_PCMPEQW">X86_INS_PCMPEQW</a></li><li><a href="#variant.X86_INS_PCMPESTRI">X86_INS_PCMPESTRI</a></li><li><a href="#variant.X86_INS_PCMPESTRM">X86_INS_PCMPESTRM</a></li><li><a href="#variant.X86_INS_PCMPGTB">X86_INS_PCMPGTB</a></li><li><a href="#variant.X86_INS_PCMPGTD">X86_INS_PCMPGTD</a></li><li><a href="#variant.X86_INS_PCMPGTQ">X86_INS_PCMPGTQ</a></li><li><a href="#variant.X86_INS_PCMPGTW">X86_INS_PCMPGTW</a></li><li><a href="#variant.X86_INS_PCMPISTRI">X86_INS_PCMPISTRI</a></li><li><a href="#variant.X86_INS_PCMPISTRM">X86_INS_PCMPISTRM</a></li><li><a href="#variant.X86_INS_PCONFIG">X86_INS_PCONFIG</a></li><li><a href="#variant.X86_INS_PDEP">X86_INS_PDEP</a></li><li><a href="#variant.X86_INS_PEXT">X86_INS_PEXT</a></li><li><a href="#variant.X86_INS_PEXTRB">X86_INS_PEXTRB</a></li><li><a href="#variant.X86_INS_PEXTRD">X86_INS_PEXTRD</a></li><li><a href="#variant.X86_INS_PEXTRQ">X86_INS_PEXTRQ</a></li><li><a href="#variant.X86_INS_PEXTRW">X86_INS_PEXTRW</a></li><li><a href="#variant.X86_INS_PF2ID">X86_INS_PF2ID</a></li><li><a href="#variant.X86_INS_PF2IW">X86_INS_PF2IW</a></li><li><a href="#variant.X86_INS_PFACC">X86_INS_PFACC</a></li><li><a href="#variant.X86_INS_PFADD">X86_INS_PFADD</a></li><li><a href="#variant.X86_INS_PFCMPEQ">X86_INS_PFCMPEQ</a></li><li><a href="#variant.X86_INS_PFCMPGE">X86_INS_PFCMPGE</a></li><li><a href="#variant.X86_INS_PFCMPGT">X86_INS_PFCMPGT</a></li><li><a href="#variant.X86_INS_PFMAX">X86_INS_PFMAX</a></li><li><a href="#variant.X86_INS_PFMIN">X86_INS_PFMIN</a></li><li><a href="#variant.X86_INS_PFMUL">X86_INS_PFMUL</a></li><li><a href="#variant.X86_INS_PFNACC">X86_INS_PFNACC</a></li><li><a href="#variant.X86_INS_PFPNACC">X86_INS_PFPNACC</a></li><li><a href="#variant.X86_INS_PFRCP">X86_INS_PFRCP</a></li><li><a href="#variant.X86_INS_PFRCPIT1">X86_INS_PFRCPIT1</a></li><li><a href="#variant.X86_INS_PFRCPIT2">X86_INS_PFRCPIT2</a></li><li><a href="#variant.X86_INS_PFRSQIT1">X86_INS_PFRSQIT1</a></li><li><a href="#variant.X86_INS_PFRSQRT">X86_INS_PFRSQRT</a></li><li><a href="#variant.X86_INS_PFSUB">X86_INS_PFSUB</a></li><li><a href="#variant.X86_INS_PFSUBR">X86_INS_PFSUBR</a></li><li><a href="#variant.X86_INS_PHADDD">X86_INS_PHADDD</a></li><li><a href="#variant.X86_INS_PHADDSW">X86_INS_PHADDSW</a></li><li><a href="#variant.X86_INS_PHADDW">X86_INS_PHADDW</a></li><li><a href="#variant.X86_INS_PHMINPOSUW">X86_INS_PHMINPOSUW</a></li><li><a href="#variant.X86_INS_PHSUBD">X86_INS_PHSUBD</a></li><li><a href="#variant.X86_INS_PHSUBSW">X86_INS_PHSUBSW</a></li><li><a href="#variant.X86_INS_PHSUBW">X86_INS_PHSUBW</a></li><li><a href="#variant.X86_INS_PI2FD">X86_INS_PI2FD</a></li><li><a href="#variant.X86_INS_PI2FW">X86_INS_PI2FW</a></li><li><a href="#variant.X86_INS_PINSRB">X86_INS_PINSRB</a></li><li><a href="#variant.X86_INS_PINSRD">X86_INS_PINSRD</a></li><li><a href="#variant.X86_INS_PINSRQ">X86_INS_PINSRQ</a></li><li><a href="#variant.X86_INS_PINSRW">X86_INS_PINSRW</a></li><li><a href="#variant.X86_INS_PMADDUBSW">X86_INS_PMADDUBSW</a></li><li><a href="#variant.X86_INS_PMADDWD">X86_INS_PMADDWD</a></li><li><a href="#variant.X86_INS_PMAXSB">X86_INS_PMAXSB</a></li><li><a href="#variant.X86_INS_PMAXSD">X86_INS_PMAXSD</a></li><li><a href="#variant.X86_INS_PMAXSW">X86_INS_PMAXSW</a></li><li><a href="#variant.X86_INS_PMAXUB">X86_INS_PMAXUB</a></li><li><a href="#variant.X86_INS_PMAXUD">X86_INS_PMAXUD</a></li><li><a href="#variant.X86_INS_PMAXUW">X86_INS_PMAXUW</a></li><li><a href="#variant.X86_INS_PMINSB">X86_INS_PMINSB</a></li><li><a href="#variant.X86_INS_PMINSD">X86_INS_PMINSD</a></li><li><a href="#variant.X86_INS_PMINSW">X86_INS_PMINSW</a></li><li><a href="#variant.X86_INS_PMINUB">X86_INS_PMINUB</a></li><li><a href="#variant.X86_INS_PMINUD">X86_INS_PMINUD</a></li><li><a href="#variant.X86_INS_PMINUW">X86_INS_PMINUW</a></li><li><a href="#variant.X86_INS_PMOVMSKB">X86_INS_PMOVMSKB</a></li><li><a href="#variant.X86_INS_PMOVSXBD">X86_INS_PMOVSXBD</a></li><li><a href="#variant.X86_INS_PMOVSXBQ">X86_INS_PMOVSXBQ</a></li><li><a href="#variant.X86_INS_PMOVSXBW">X86_INS_PMOVSXBW</a></li><li><a href="#variant.X86_INS_PMOVSXDQ">X86_INS_PMOVSXDQ</a></li><li><a href="#variant.X86_INS_PMOVSXWD">X86_INS_PMOVSXWD</a></li><li><a href="#variant.X86_INS_PMOVSXWQ">X86_INS_PMOVSXWQ</a></li><li><a href="#variant.X86_INS_PMOVZXBD">X86_INS_PMOVZXBD</a></li><li><a href="#variant.X86_INS_PMOVZXBQ">X86_INS_PMOVZXBQ</a></li><li><a href="#variant.X86_INS_PMOVZXBW">X86_INS_PMOVZXBW</a></li><li><a href="#variant.X86_INS_PMOVZXDQ">X86_INS_PMOVZXDQ</a></li><li><a href="#variant.X86_INS_PMOVZXWD">X86_INS_PMOVZXWD</a></li><li><a href="#variant.X86_INS_PMOVZXWQ">X86_INS_PMOVZXWQ</a></li><li><a href="#variant.X86_INS_PMULDQ">X86_INS_PMULDQ</a></li><li><a href="#variant.X86_INS_PMULHRSW">X86_INS_PMULHRSW</a></li><li><a href="#variant.X86_INS_PMULHRW">X86_INS_PMULHRW</a></li><li><a href="#variant.X86_INS_PMULHUW">X86_INS_PMULHUW</a></li><li><a href="#variant.X86_INS_PMULHW">X86_INS_PMULHW</a></li><li><a href="#variant.X86_INS_PMULLD">X86_INS_PMULLD</a></li><li><a href="#variant.X86_INS_PMULLW">X86_INS_PMULLW</a></li><li><a href="#variant.X86_INS_PMULUDQ">X86_INS_PMULUDQ</a></li><li><a href="#variant.X86_INS_POP">X86_INS_POP</a></li><li><a href="#variant.X86_INS_POPAL">X86_INS_POPAL</a></li><li><a href="#variant.X86_INS_POPAW">X86_INS_POPAW</a></li><li><a href="#variant.X86_INS_POPCNT">X86_INS_POPCNT</a></li><li><a href="#variant.X86_INS_POPF">X86_INS_POPF</a></li><li><a href="#variant.X86_INS_POPFD">X86_INS_POPFD</a></li><li><a href="#variant.X86_INS_POPFQ">X86_INS_POPFQ</a></li><li><a href="#variant.X86_INS_POR">X86_INS_POR</a></li><li><a href="#variant.X86_INS_PREFETCH">X86_INS_PREFETCH</a></li><li><a href="#variant.X86_INS_PREFETCHNTA">X86_INS_PREFETCHNTA</a></li><li><a href="#variant.X86_INS_PREFETCHT0">X86_INS_PREFETCHT0</a></li><li><a href="#variant.X86_INS_PREFETCHT1">X86_INS_PREFETCHT1</a></li><li><a href="#variant.X86_INS_PREFETCHT2">X86_INS_PREFETCHT2</a></li><li><a href="#variant.X86_INS_PREFETCHW">X86_INS_PREFETCHW</a></li><li><a href="#variant.X86_INS_PREFETCHWT1">X86_INS_PREFETCHWT1</a></li><li><a href="#variant.X86_INS_PSADBW">X86_INS_PSADBW</a></li><li><a href="#variant.X86_INS_PSHUFB">X86_INS_PSHUFB</a></li><li><a href="#variant.X86_INS_PSHUFD">X86_INS_PSHUFD</a></li><li><a href="#variant.X86_INS_PSHUFHW">X86_INS_PSHUFHW</a></li><li><a href="#variant.X86_INS_PSHUFLW">X86_INS_PSHUFLW</a></li><li><a href="#variant.X86_INS_PSHUFW">X86_INS_PSHUFW</a></li><li><a href="#variant.X86_INS_PSIGNB">X86_INS_PSIGNB</a></li><li><a href="#variant.X86_INS_PSIGND">X86_INS_PSIGND</a></li><li><a href="#variant.X86_INS_PSIGNW">X86_INS_PSIGNW</a></li><li><a href="#variant.X86_INS_PSLLD">X86_INS_PSLLD</a></li><li><a href="#variant.X86_INS_PSLLDQ">X86_INS_PSLLDQ</a></li><li><a href="#variant.X86_INS_PSLLQ">X86_INS_PSLLQ</a></li><li><a href="#variant.X86_INS_PSLLW">X86_INS_PSLLW</a></li><li><a href="#variant.X86_INS_PSRAD">X86_INS_PSRAD</a></li><li><a href="#variant.X86_INS_PSRAW">X86_INS_PSRAW</a></li><li><a href="#variant.X86_INS_PSRLD">X86_INS_PSRLD</a></li><li><a href="#variant.X86_INS_PSRLDQ">X86_INS_PSRLDQ</a></li><li><a href="#variant.X86_INS_PSRLQ">X86_INS_PSRLQ</a></li><li><a href="#variant.X86_INS_PSRLW">X86_INS_PSRLW</a></li><li><a href="#variant.X86_INS_PSUBB">X86_INS_PSUBB</a></li><li><a href="#variant.X86_INS_PSUBD">X86_INS_PSUBD</a></li><li><a href="#variant.X86_INS_PSUBQ">X86_INS_PSUBQ</a></li><li><a href="#variant.X86_INS_PSUBSB">X86_INS_PSUBSB</a></li><li><a href="#variant.X86_INS_PSUBSW">X86_INS_PSUBSW</a></li><li><a href="#variant.X86_INS_PSUBUSB">X86_INS_PSUBUSB</a></li><li><a href="#variant.X86_INS_PSUBUSW">X86_INS_PSUBUSW</a></li><li><a href="#variant.X86_INS_PSUBW">X86_INS_PSUBW</a></li><li><a href="#variant.X86_INS_PSWAPD">X86_INS_PSWAPD</a></li><li><a href="#variant.X86_INS_PTEST">X86_INS_PTEST</a></li><li><a href="#variant.X86_INS_PTWRITE">X86_INS_PTWRITE</a></li><li><a href="#variant.X86_INS_PUNPCKHBW">X86_INS_PUNPCKHBW</a></li><li><a href="#variant.X86_INS_PUNPCKHDQ">X86_INS_PUNPCKHDQ</a></li><li><a href="#variant.X86_INS_PUNPCKHQDQ">X86_INS_PUNPCKHQDQ</a></li><li><a href="#variant.X86_INS_PUNPCKHWD">X86_INS_PUNPCKHWD</a></li><li><a href="#variant.X86_INS_PUNPCKLBW">X86_INS_PUNPCKLBW</a></li><li><a href="#variant.X86_INS_PUNPCKLDQ">X86_INS_PUNPCKLDQ</a></li><li><a href="#variant.X86_INS_PUNPCKLQDQ">X86_INS_PUNPCKLQDQ</a></li><li><a href="#variant.X86_INS_PUNPCKLWD">X86_INS_PUNPCKLWD</a></li><li><a href="#variant.X86_INS_PUSH">X86_INS_PUSH</a></li><li><a href="#variant.X86_INS_PUSHAL">X86_INS_PUSHAL</a></li><li><a href="#variant.X86_INS_PUSHAW">X86_INS_PUSHAW</a></li><li><a href="#variant.X86_INS_PUSHF">X86_INS_PUSHF</a></li><li><a href="#variant.X86_INS_PUSHFD">X86_INS_PUSHFD</a></li><li><a href="#variant.X86_INS_PUSHFQ">X86_INS_PUSHFQ</a></li><li><a href="#variant.X86_INS_PXOR">X86_INS_PXOR</a></li><li><a href="#variant.X86_INS_RCL">X86_INS_RCL</a></li><li><a href="#variant.X86_INS_RCPPS">X86_INS_RCPPS</a></li><li><a href="#variant.X86_INS_RCPSS">X86_INS_RCPSS</a></li><li><a href="#variant.X86_INS_RCR">X86_INS_RCR</a></li><li><a href="#variant.X86_INS_RDFSBASE">X86_INS_RDFSBASE</a></li><li><a href="#variant.X86_INS_RDGSBASE">X86_INS_RDGSBASE</a></li><li><a href="#variant.X86_INS_RDMSR">X86_INS_RDMSR</a></li><li><a href="#variant.X86_INS_RDPID">X86_INS_RDPID</a></li><li><a href="#variant.X86_INS_RDPKRU">X86_INS_RDPKRU</a></li><li><a href="#variant.X86_INS_RDPMC">X86_INS_RDPMC</a></li><li><a href="#variant.X86_INS_RDRAND">X86_INS_RDRAND</a></li><li><a href="#variant.X86_INS_RDSEED">X86_INS_RDSEED</a></li><li><a href="#variant.X86_INS_RDSSPD">X86_INS_RDSSPD</a></li><li><a href="#variant.X86_INS_RDSSPQ">X86_INS_RDSSPQ</a></li><li><a href="#variant.X86_INS_RDTSC">X86_INS_RDTSC</a></li><li><a href="#variant.X86_INS_RDTSCP">X86_INS_RDTSCP</a></li><li><a href="#variant.X86_INS_REP">X86_INS_REP</a></li><li><a href="#variant.X86_INS_REPNE">X86_INS_REPNE</a></li><li><a href="#variant.X86_INS_RET">X86_INS_RET</a></li><li><a href="#variant.X86_INS_RETF">X86_INS_RETF</a></li><li><a href="#variant.X86_INS_RETFQ">X86_INS_RETFQ</a></li><li><a href="#variant.X86_INS_REX64">X86_INS_REX64</a></li><li><a href="#variant.X86_INS_ROL">X86_INS_ROL</a></li><li><a href="#variant.X86_INS_ROR">X86_INS_ROR</a></li><li><a href="#variant.X86_INS_RORX">X86_INS_RORX</a></li><li><a href="#variant.X86_INS_ROUNDPD">X86_INS_ROUNDPD</a></li><li><a href="#variant.X86_INS_ROUNDPS">X86_INS_ROUNDPS</a></li><li><a href="#variant.X86_INS_ROUNDSD">X86_INS_ROUNDSD</a></li><li><a href="#variant.X86_INS_ROUNDSS">X86_INS_ROUNDSS</a></li><li><a href="#variant.X86_INS_RSM">X86_INS_RSM</a></li><li><a href="#variant.X86_INS_RSQRTPS">X86_INS_RSQRTPS</a></li><li><a href="#variant.X86_INS_RSQRTSS">X86_INS_RSQRTSS</a></li><li><a href="#variant.X86_INS_RSTORSSP">X86_INS_RSTORSSP</a></li><li><a href="#variant.X86_INS_SAHF">X86_INS_SAHF</a></li><li><a href="#variant.X86_INS_SAL">X86_INS_SAL</a></li><li><a href="#variant.X86_INS_SALC">X86_INS_SALC</a></li><li><a href="#variant.X86_INS_SAR">X86_INS_SAR</a></li><li><a href="#variant.X86_INS_SARX">X86_INS_SARX</a></li><li><a href="#variant.X86_INS_SAVEPREVSSP">X86_INS_SAVEPREVSSP</a></li><li><a href="#variant.X86_INS_SBB">X86_INS_SBB</a></li><li><a href="#variant.X86_INS_SCASB">X86_INS_SCASB</a></li><li><a href="#variant.X86_INS_SCASD">X86_INS_SCASD</a></li><li><a href="#variant.X86_INS_SCASQ">X86_INS_SCASQ</a></li><li><a href="#variant.X86_INS_SCASW">X86_INS_SCASW</a></li><li><a href="#variant.X86_INS_SETA">X86_INS_SETA</a></li><li><a href="#variant.X86_INS_SETAE">X86_INS_SETAE</a></li><li><a href="#variant.X86_INS_SETB">X86_INS_SETB</a></li><li><a href="#variant.X86_INS_SETBE">X86_INS_SETBE</a></li><li><a href="#variant.X86_INS_SETE">X86_INS_SETE</a></li><li><a href="#variant.X86_INS_SETG">X86_INS_SETG</a></li><li><a href="#variant.X86_INS_SETGE">X86_INS_SETGE</a></li><li><a href="#variant.X86_INS_SETL">X86_INS_SETL</a></li><li><a href="#variant.X86_INS_SETLE">X86_INS_SETLE</a></li><li><a href="#variant.X86_INS_SETNE">X86_INS_SETNE</a></li><li><a href="#variant.X86_INS_SETNO">X86_INS_SETNO</a></li><li><a href="#variant.X86_INS_SETNP">X86_INS_SETNP</a></li><li><a href="#variant.X86_INS_SETNS">X86_INS_SETNS</a></li><li><a href="#variant.X86_INS_SETO">X86_INS_SETO</a></li><li><a href="#variant.X86_INS_SETP">X86_INS_SETP</a></li><li><a href="#variant.X86_INS_SETS">X86_INS_SETS</a></li><li><a href="#variant.X86_INS_SETSSBSY">X86_INS_SETSSBSY</a></li><li><a href="#variant.X86_INS_SFENCE">X86_INS_SFENCE</a></li><li><a href="#variant.X86_INS_SGDT">X86_INS_SGDT</a></li><li><a href="#variant.X86_INS_SHA1MSG1">X86_INS_SHA1MSG1</a></li><li><a href="#variant.X86_INS_SHA1MSG2">X86_INS_SHA1MSG2</a></li><li><a href="#variant.X86_INS_SHA1NEXTE">X86_INS_SHA1NEXTE</a></li><li><a href="#variant.X86_INS_SHA1RNDS4">X86_INS_SHA1RNDS4</a></li><li><a href="#variant.X86_INS_SHA256MSG1">X86_INS_SHA256MSG1</a></li><li><a href="#variant.X86_INS_SHA256MSG2">X86_INS_SHA256MSG2</a></li><li><a href="#variant.X86_INS_SHA256RNDS2">X86_INS_SHA256RNDS2</a></li><li><a href="#variant.X86_INS_SHL">X86_INS_SHL</a></li><li><a href="#variant.X86_INS_SHLD">X86_INS_SHLD</a></li><li><a href="#variant.X86_INS_SHLX">X86_INS_SHLX</a></li><li><a href="#variant.X86_INS_SHR">X86_INS_SHR</a></li><li><a href="#variant.X86_INS_SHRD">X86_INS_SHRD</a></li><li><a href="#variant.X86_INS_SHRX">X86_INS_SHRX</a></li><li><a href="#variant.X86_INS_SHUFPD">X86_INS_SHUFPD</a></li><li><a href="#variant.X86_INS_SHUFPS">X86_INS_SHUFPS</a></li><li><a href="#variant.X86_INS_SIDT">X86_INS_SIDT</a></li><li><a href="#variant.X86_INS_SKINIT">X86_INS_SKINIT</a></li><li><a href="#variant.X86_INS_SLDT">X86_INS_SLDT</a></li><li><a href="#variant.X86_INS_SLWPCB">X86_INS_SLWPCB</a></li><li><a href="#variant.X86_INS_SMSW">X86_INS_SMSW</a></li><li><a href="#variant.X86_INS_SQRTPD">X86_INS_SQRTPD</a></li><li><a href="#variant.X86_INS_SQRTPS">X86_INS_SQRTPS</a></li><li><a href="#variant.X86_INS_SQRTSD">X86_INS_SQRTSD</a></li><li><a href="#variant.X86_INS_SQRTSS">X86_INS_SQRTSS</a></li><li><a href="#variant.X86_INS_STAC">X86_INS_STAC</a></li><li><a href="#variant.X86_INS_STC">X86_INS_STC</a></li><li><a href="#variant.X86_INS_STD">X86_INS_STD</a></li><li><a href="#variant.X86_INS_STGI">X86_INS_STGI</a></li><li><a href="#variant.X86_INS_STI">X86_INS_STI</a></li><li><a href="#variant.X86_INS_STMXCSR">X86_INS_STMXCSR</a></li><li><a href="#variant.X86_INS_STOSB">X86_INS_STOSB</a></li><li><a href="#variant.X86_INS_STOSD">X86_INS_STOSD</a></li><li><a href="#variant.X86_INS_STOSQ">X86_INS_STOSQ</a></li><li><a href="#variant.X86_INS_STOSW">X86_INS_STOSW</a></li><li><a href="#variant.X86_INS_STR">X86_INS_STR</a></li><li><a href="#variant.X86_INS_SUB">X86_INS_SUB</a></li><li><a href="#variant.X86_INS_SUBPD">X86_INS_SUBPD</a></li><li><a href="#variant.X86_INS_SUBPS">X86_INS_SUBPS</a></li><li><a href="#variant.X86_INS_SUBSD">X86_INS_SUBSD</a></li><li><a href="#variant.X86_INS_SUBSS">X86_INS_SUBSS</a></li><li><a href="#variant.X86_INS_SWAPGS">X86_INS_SWAPGS</a></li><li><a href="#variant.X86_INS_SYSCALL">X86_INS_SYSCALL</a></li><li><a href="#variant.X86_INS_SYSENTER">X86_INS_SYSENTER</a></li><li><a href="#variant.X86_INS_SYSEXIT">X86_INS_SYSEXIT</a></li><li><a href="#variant.X86_INS_SYSEXITQ">X86_INS_SYSEXITQ</a></li><li><a href="#variant.X86_INS_SYSRET">X86_INS_SYSRET</a></li><li><a href="#variant.X86_INS_SYSRETQ">X86_INS_SYSRETQ</a></li><li><a href="#variant.X86_INS_T1MSKC">X86_INS_T1MSKC</a></li><li><a href="#variant.X86_INS_TEST">X86_INS_TEST</a></li><li><a href="#variant.X86_INS_TPAUSE">X86_INS_TPAUSE</a></li><li><a href="#variant.X86_INS_TZCNT">X86_INS_TZCNT</a></li><li><a href="#variant.X86_INS_TZMSK">X86_INS_TZMSK</a></li><li><a href="#variant.X86_INS_UCOMISD">X86_INS_UCOMISD</a></li><li><a href="#variant.X86_INS_UCOMISS">X86_INS_UCOMISS</a></li><li><a href="#variant.X86_INS_UD0">X86_INS_UD0</a></li><li><a href="#variant.X86_INS_UD1">X86_INS_UD1</a></li><li><a href="#variant.X86_INS_UD2">X86_INS_UD2</a></li><li><a href="#variant.X86_INS_UMONITOR">X86_INS_UMONITOR</a></li><li><a href="#variant.X86_INS_UMWAIT">X86_INS_UMWAIT</a></li><li><a href="#variant.X86_INS_UNPCKHPD">X86_INS_UNPCKHPD</a></li><li><a href="#variant.X86_INS_UNPCKHPS">X86_INS_UNPCKHPS</a></li><li><a href="#variant.X86_INS_UNPCKLPD">X86_INS_UNPCKLPD</a></li><li><a href="#variant.X86_INS_UNPCKLPS">X86_INS_UNPCKLPS</a></li><li><a href="#variant.X86_INS_V4FMADDPS">X86_INS_V4FMADDPS</a></li><li><a href="#variant.X86_INS_V4FMADDSS">X86_INS_V4FMADDSS</a></li><li><a href="#variant.X86_INS_V4FNMADDPS">X86_INS_V4FNMADDPS</a></li><li><a href="#variant.X86_INS_V4FNMADDSS">X86_INS_V4FNMADDSS</a></li><li><a href="#variant.X86_INS_VADDPD">X86_INS_VADDPD</a></li><li><a href="#variant.X86_INS_VADDPS">X86_INS_VADDPS</a></li><li><a href="#variant.X86_INS_VADDSD">X86_INS_VADDSD</a></li><li><a href="#variant.X86_INS_VADDSS">X86_INS_VADDSS</a></li><li><a href="#variant.X86_INS_VADDSUBPD">X86_INS_VADDSUBPD</a></li><li><a href="#variant.X86_INS_VADDSUBPS">X86_INS_VADDSUBPS</a></li><li><a href="#variant.X86_INS_VAESDEC">X86_INS_VAESDEC</a></li><li><a href="#variant.X86_INS_VAESDECLAST">X86_INS_VAESDECLAST</a></li><li><a href="#variant.X86_INS_VAESENC">X86_INS_VAESENC</a></li><li><a href="#variant.X86_INS_VAESENCLAST">X86_INS_VAESENCLAST</a></li><li><a href="#variant.X86_INS_VAESIMC">X86_INS_VAESIMC</a></li><li><a href="#variant.X86_INS_VAESKEYGENASSIST">X86_INS_VAESKEYGENASSIST</a></li><li><a href="#variant.X86_INS_VALIGND">X86_INS_VALIGND</a></li><li><a href="#variant.X86_INS_VALIGNQ">X86_INS_VALIGNQ</a></li><li><a href="#variant.X86_INS_VANDNPD">X86_INS_VANDNPD</a></li><li><a href="#variant.X86_INS_VANDNPS">X86_INS_VANDNPS</a></li><li><a href="#variant.X86_INS_VANDPD">X86_INS_VANDPD</a></li><li><a href="#variant.X86_INS_VANDPS">X86_INS_VANDPS</a></li><li><a href="#variant.X86_INS_VBLENDMPD">X86_INS_VBLENDMPD</a></li><li><a href="#variant.X86_INS_VBLENDMPS">X86_INS_VBLENDMPS</a></li><li><a href="#variant.X86_INS_VBLENDPD">X86_INS_VBLENDPD</a></li><li><a href="#variant.X86_INS_VBLENDPS">X86_INS_VBLENDPS</a></li><li><a href="#variant.X86_INS_VBLENDVPD">X86_INS_VBLENDVPD</a></li><li><a href="#variant.X86_INS_VBLENDVPS">X86_INS_VBLENDVPS</a></li><li><a href="#variant.X86_INS_VBROADCASTF128">X86_INS_VBROADCASTF128</a></li><li><a href="#variant.X86_INS_VBROADCASTF32X2">X86_INS_VBROADCASTF32X2</a></li><li><a href="#variant.X86_INS_VBROADCASTF32X4">X86_INS_VBROADCASTF32X4</a></li><li><a href="#variant.X86_INS_VBROADCASTF32X8">X86_INS_VBROADCASTF32X8</a></li><li><a href="#variant.X86_INS_VBROADCASTF64X2">X86_INS_VBROADCASTF64X2</a></li><li><a href="#variant.X86_INS_VBROADCASTF64X4">X86_INS_VBROADCASTF64X4</a></li><li><a href="#variant.X86_INS_VBROADCASTI128">X86_INS_VBROADCASTI128</a></li><li><a href="#variant.X86_INS_VBROADCASTI32X2">X86_INS_VBROADCASTI32X2</a></li><li><a href="#variant.X86_INS_VBROADCASTI32X4">X86_INS_VBROADCASTI32X4</a></li><li><a href="#variant.X86_INS_VBROADCASTI32X8">X86_INS_VBROADCASTI32X8</a></li><li><a href="#variant.X86_INS_VBROADCASTI64X2">X86_INS_VBROADCASTI64X2</a></li><li><a href="#variant.X86_INS_VBROADCASTI64X4">X86_INS_VBROADCASTI64X4</a></li><li><a href="#variant.X86_INS_VBROADCASTSD">X86_INS_VBROADCASTSD</a></li><li><a href="#variant.X86_INS_VBROADCASTSS">X86_INS_VBROADCASTSS</a></li><li><a href="#variant.X86_INS_VCMP">X86_INS_VCMP</a></li><li><a href="#variant.X86_INS_VCMPPD">X86_INS_VCMPPD</a></li><li><a href="#variant.X86_INS_VCMPPS">X86_INS_VCMPPS</a></li><li><a href="#variant.X86_INS_VCMPSD">X86_INS_VCMPSD</a></li><li><a href="#variant.X86_INS_VCMPSS">X86_INS_VCMPSS</a></li><li><a href="#variant.X86_INS_VCOMISD">X86_INS_VCOMISD</a></li><li><a href="#variant.X86_INS_VCOMISS">X86_INS_VCOMISS</a></li><li><a href="#variant.X86_INS_VCOMPRESSPD">X86_INS_VCOMPRESSPD</a></li><li><a href="#variant.X86_INS_VCOMPRESSPS">X86_INS_VCOMPRESSPS</a></li><li><a href="#variant.X86_INS_VCVTDQ2PD">X86_INS_VCVTDQ2PD</a></li><li><a href="#variant.X86_INS_VCVTDQ2PS">X86_INS_VCVTDQ2PS</a></li><li><a href="#variant.X86_INS_VCVTPD2DQ">X86_INS_VCVTPD2DQ</a></li><li><a href="#variant.X86_INS_VCVTPD2PS">X86_INS_VCVTPD2PS</a></li><li><a href="#variant.X86_INS_VCVTPD2QQ">X86_INS_VCVTPD2QQ</a></li><li><a href="#variant.X86_INS_VCVTPD2UDQ">X86_INS_VCVTPD2UDQ</a></li><li><a href="#variant.X86_INS_VCVTPD2UQQ">X86_INS_VCVTPD2UQQ</a></li><li><a href="#variant.X86_INS_VCVTPH2PS">X86_INS_VCVTPH2PS</a></li><li><a href="#variant.X86_INS_VCVTPS2DQ">X86_INS_VCVTPS2DQ</a></li><li><a href="#variant.X86_INS_VCVTPS2PD">X86_INS_VCVTPS2PD</a></li><li><a href="#variant.X86_INS_VCVTPS2PH">X86_INS_VCVTPS2PH</a></li><li><a href="#variant.X86_INS_VCVTPS2QQ">X86_INS_VCVTPS2QQ</a></li><li><a href="#variant.X86_INS_VCVTPS2UDQ">X86_INS_VCVTPS2UDQ</a></li><li><a href="#variant.X86_INS_VCVTPS2UQQ">X86_INS_VCVTPS2UQQ</a></li><li><a href="#variant.X86_INS_VCVTQQ2PD">X86_INS_VCVTQQ2PD</a></li><li><a href="#variant.X86_INS_VCVTQQ2PS">X86_INS_VCVTQQ2PS</a></li><li><a href="#variant.X86_INS_VCVTSD2SI">X86_INS_VCVTSD2SI</a></li><li><a href="#variant.X86_INS_VCVTSD2SS">X86_INS_VCVTSD2SS</a></li><li><a href="#variant.X86_INS_VCVTSD2USI">X86_INS_VCVTSD2USI</a></li><li><a href="#variant.X86_INS_VCVTSI2SD">X86_INS_VCVTSI2SD</a></li><li><a href="#variant.X86_INS_VCVTSI2SS">X86_INS_VCVTSI2SS</a></li><li><a href="#variant.X86_INS_VCVTSS2SD">X86_INS_VCVTSS2SD</a></li><li><a href="#variant.X86_INS_VCVTSS2SI">X86_INS_VCVTSS2SI</a></li><li><a href="#variant.X86_INS_VCVTSS2USI">X86_INS_VCVTSS2USI</a></li><li><a href="#variant.X86_INS_VCVTTPD2DQ">X86_INS_VCVTTPD2DQ</a></li><li><a href="#variant.X86_INS_VCVTTPD2QQ">X86_INS_VCVTTPD2QQ</a></li><li><a href="#variant.X86_INS_VCVTTPD2UDQ">X86_INS_VCVTTPD2UDQ</a></li><li><a href="#variant.X86_INS_VCVTTPD2UQQ">X86_INS_VCVTTPD2UQQ</a></li><li><a href="#variant.X86_INS_VCVTTPS2DQ">X86_INS_VCVTTPS2DQ</a></li><li><a href="#variant.X86_INS_VCVTTPS2QQ">X86_INS_VCVTTPS2QQ</a></li><li><a href="#variant.X86_INS_VCVTTPS2UDQ">X86_INS_VCVTTPS2UDQ</a></li><li><a href="#variant.X86_INS_VCVTTPS2UQQ">X86_INS_VCVTTPS2UQQ</a></li><li><a href="#variant.X86_INS_VCVTTSD2SI">X86_INS_VCVTTSD2SI</a></li><li><a href="#variant.X86_INS_VCVTTSD2USI">X86_INS_VCVTTSD2USI</a></li><li><a href="#variant.X86_INS_VCVTTSS2SI">X86_INS_VCVTTSS2SI</a></li><li><a href="#variant.X86_INS_VCVTTSS2USI">X86_INS_VCVTTSS2USI</a></li><li><a href="#variant.X86_INS_VCVTUDQ2PD">X86_INS_VCVTUDQ2PD</a></li><li><a href="#variant.X86_INS_VCVTUDQ2PS">X86_INS_VCVTUDQ2PS</a></li><li><a href="#variant.X86_INS_VCVTUQQ2PD">X86_INS_VCVTUQQ2PD</a></li><li><a href="#variant.X86_INS_VCVTUQQ2PS">X86_INS_VCVTUQQ2PS</a></li><li><a href="#variant.X86_INS_VCVTUSI2SD">X86_INS_VCVTUSI2SD</a></li><li><a href="#variant.X86_INS_VCVTUSI2SS">X86_INS_VCVTUSI2SS</a></li><li><a href="#variant.X86_INS_VDBPSADBW">X86_INS_VDBPSADBW</a></li><li><a href="#variant.X86_INS_VDIVPD">X86_INS_VDIVPD</a></li><li><a href="#variant.X86_INS_VDIVPS">X86_INS_VDIVPS</a></li><li><a href="#variant.X86_INS_VDIVSD">X86_INS_VDIVSD</a></li><li><a href="#variant.X86_INS_VDIVSS">X86_INS_VDIVSS</a></li><li><a href="#variant.X86_INS_VDPPD">X86_INS_VDPPD</a></li><li><a href="#variant.X86_INS_VDPPS">X86_INS_VDPPS</a></li><li><a href="#variant.X86_INS_VERR">X86_INS_VERR</a></li><li><a href="#variant.X86_INS_VERW">X86_INS_VERW</a></li><li><a href="#variant.X86_INS_VEXP2PD">X86_INS_VEXP2PD</a></li><li><a href="#variant.X86_INS_VEXP2PS">X86_INS_VEXP2PS</a></li><li><a href="#variant.X86_INS_VEXPANDPD">X86_INS_VEXPANDPD</a></li><li><a href="#variant.X86_INS_VEXPANDPS">X86_INS_VEXPANDPS</a></li><li><a href="#variant.X86_INS_VEXTRACTF128">X86_INS_VEXTRACTF128</a></li><li><a href="#variant.X86_INS_VEXTRACTF32X4">X86_INS_VEXTRACTF32X4</a></li><li><a href="#variant.X86_INS_VEXTRACTF32X8">X86_INS_VEXTRACTF32X8</a></li><li><a href="#variant.X86_INS_VEXTRACTF64X2">X86_INS_VEXTRACTF64X2</a></li><li><a href="#variant.X86_INS_VEXTRACTF64X4">X86_INS_VEXTRACTF64X4</a></li><li><a href="#variant.X86_INS_VEXTRACTI128">X86_INS_VEXTRACTI128</a></li><li><a href="#variant.X86_INS_VEXTRACTI32X4">X86_INS_VEXTRACTI32X4</a></li><li><a href="#variant.X86_INS_VEXTRACTI32X8">X86_INS_VEXTRACTI32X8</a></li><li><a href="#variant.X86_INS_VEXTRACTI64X2">X86_INS_VEXTRACTI64X2</a></li><li><a href="#variant.X86_INS_VEXTRACTI64X4">X86_INS_VEXTRACTI64X4</a></li><li><a href="#variant.X86_INS_VEXTRACTPS">X86_INS_VEXTRACTPS</a></li><li><a href="#variant.X86_INS_VFIXUPIMMPD">X86_INS_VFIXUPIMMPD</a></li><li><a href="#variant.X86_INS_VFIXUPIMMPS">X86_INS_VFIXUPIMMPS</a></li><li><a href="#variant.X86_INS_VFIXUPIMMSD">X86_INS_VFIXUPIMMSD</a></li><li><a href="#variant.X86_INS_VFIXUPIMMSS">X86_INS_VFIXUPIMMSS</a></li><li><a href="#variant.X86_INS_VFMADD132PD">X86_INS_VFMADD132PD</a></li><li><a href="#variant.X86_INS_VFMADD132PS">X86_INS_VFMADD132PS</a></li><li><a href="#variant.X86_INS_VFMADD132SD">X86_INS_VFMADD132SD</a></li><li><a href="#variant.X86_INS_VFMADD132SS">X86_INS_VFMADD132SS</a></li><li><a href="#variant.X86_INS_VFMADD213PD">X86_INS_VFMADD213PD</a></li><li><a href="#variant.X86_INS_VFMADD213PS">X86_INS_VFMADD213PS</a></li><li><a href="#variant.X86_INS_VFMADD213SD">X86_INS_VFMADD213SD</a></li><li><a href="#variant.X86_INS_VFMADD213SS">X86_INS_VFMADD213SS</a></li><li><a href="#variant.X86_INS_VFMADD231PD">X86_INS_VFMADD231PD</a></li><li><a href="#variant.X86_INS_VFMADD231PS">X86_INS_VFMADD231PS</a></li><li><a href="#variant.X86_INS_VFMADD231SD">X86_INS_VFMADD231SD</a></li><li><a href="#variant.X86_INS_VFMADD231SS">X86_INS_VFMADD231SS</a></li><li><a href="#variant.X86_INS_VFMADDPD">X86_INS_VFMADDPD</a></li><li><a href="#variant.X86_INS_VFMADDPS">X86_INS_VFMADDPS</a></li><li><a href="#variant.X86_INS_VFMADDSD">X86_INS_VFMADDSD</a></li><li><a href="#variant.X86_INS_VFMADDSS">X86_INS_VFMADDSS</a></li><li><a href="#variant.X86_INS_VFMADDSUB132PD">X86_INS_VFMADDSUB132PD</a></li><li><a href="#variant.X86_INS_VFMADDSUB132PS">X86_INS_VFMADDSUB132PS</a></li><li><a href="#variant.X86_INS_VFMADDSUB213PD">X86_INS_VFMADDSUB213PD</a></li><li><a href="#variant.X86_INS_VFMADDSUB213PS">X86_INS_VFMADDSUB213PS</a></li><li><a href="#variant.X86_INS_VFMADDSUB231PD">X86_INS_VFMADDSUB231PD</a></li><li><a href="#variant.X86_INS_VFMADDSUB231PS">X86_INS_VFMADDSUB231PS</a></li><li><a href="#variant.X86_INS_VFMADDSUBPD">X86_INS_VFMADDSUBPD</a></li><li><a href="#variant.X86_INS_VFMADDSUBPS">X86_INS_VFMADDSUBPS</a></li><li><a href="#variant.X86_INS_VFMSUB132PD">X86_INS_VFMSUB132PD</a></li><li><a href="#variant.X86_INS_VFMSUB132PS">X86_INS_VFMSUB132PS</a></li><li><a href="#variant.X86_INS_VFMSUB132SD">X86_INS_VFMSUB132SD</a></li><li><a href="#variant.X86_INS_VFMSUB132SS">X86_INS_VFMSUB132SS</a></li><li><a href="#variant.X86_INS_VFMSUB213PD">X86_INS_VFMSUB213PD</a></li><li><a href="#variant.X86_INS_VFMSUB213PS">X86_INS_VFMSUB213PS</a></li><li><a href="#variant.X86_INS_VFMSUB213SD">X86_INS_VFMSUB213SD</a></li><li><a href="#variant.X86_INS_VFMSUB213SS">X86_INS_VFMSUB213SS</a></li><li><a href="#variant.X86_INS_VFMSUB231PD">X86_INS_VFMSUB231PD</a></li><li><a href="#variant.X86_INS_VFMSUB231PS">X86_INS_VFMSUB231PS</a></li><li><a href="#variant.X86_INS_VFMSUB231SD">X86_INS_VFMSUB231SD</a></li><li><a href="#variant.X86_INS_VFMSUB231SS">X86_INS_VFMSUB231SS</a></li><li><a href="#variant.X86_INS_VFMSUBADD132PD">X86_INS_VFMSUBADD132PD</a></li><li><a href="#variant.X86_INS_VFMSUBADD132PS">X86_INS_VFMSUBADD132PS</a></li><li><a href="#variant.X86_INS_VFMSUBADD213PD">X86_INS_VFMSUBADD213PD</a></li><li><a href="#variant.X86_INS_VFMSUBADD213PS">X86_INS_VFMSUBADD213PS</a></li><li><a href="#variant.X86_INS_VFMSUBADD231PD">X86_INS_VFMSUBADD231PD</a></li><li><a href="#variant.X86_INS_VFMSUBADD231PS">X86_INS_VFMSUBADD231PS</a></li><li><a href="#variant.X86_INS_VFMSUBADDPD">X86_INS_VFMSUBADDPD</a></li><li><a href="#variant.X86_INS_VFMSUBADDPS">X86_INS_VFMSUBADDPS</a></li><li><a href="#variant.X86_INS_VFMSUBPD">X86_INS_VFMSUBPD</a></li><li><a href="#variant.X86_INS_VFMSUBPS">X86_INS_VFMSUBPS</a></li><li><a href="#variant.X86_INS_VFMSUBSD">X86_INS_VFMSUBSD</a></li><li><a href="#variant.X86_INS_VFMSUBSS">X86_INS_VFMSUBSS</a></li><li><a href="#variant.X86_INS_VFNMADD132PD">X86_INS_VFNMADD132PD</a></li><li><a href="#variant.X86_INS_VFNMADD132PS">X86_INS_VFNMADD132PS</a></li><li><a href="#variant.X86_INS_VFNMADD132SD">X86_INS_VFNMADD132SD</a></li><li><a href="#variant.X86_INS_VFNMADD132SS">X86_INS_VFNMADD132SS</a></li><li><a href="#variant.X86_INS_VFNMADD213PD">X86_INS_VFNMADD213PD</a></li><li><a href="#variant.X86_INS_VFNMADD213PS">X86_INS_VFNMADD213PS</a></li><li><a href="#variant.X86_INS_VFNMADD213SD">X86_INS_VFNMADD213SD</a></li><li><a href="#variant.X86_INS_VFNMADD213SS">X86_INS_VFNMADD213SS</a></li><li><a href="#variant.X86_INS_VFNMADD231PD">X86_INS_VFNMADD231PD</a></li><li><a href="#variant.X86_INS_VFNMADD231PS">X86_INS_VFNMADD231PS</a></li><li><a href="#variant.X86_INS_VFNMADD231SD">X86_INS_VFNMADD231SD</a></li><li><a href="#variant.X86_INS_VFNMADD231SS">X86_INS_VFNMADD231SS</a></li><li><a href="#variant.X86_INS_VFNMADDPD">X86_INS_VFNMADDPD</a></li><li><a href="#variant.X86_INS_VFNMADDPS">X86_INS_VFNMADDPS</a></li><li><a href="#variant.X86_INS_VFNMADDSD">X86_INS_VFNMADDSD</a></li><li><a href="#variant.X86_INS_VFNMADDSS">X86_INS_VFNMADDSS</a></li><li><a href="#variant.X86_INS_VFNMSUB132PD">X86_INS_VFNMSUB132PD</a></li><li><a href="#variant.X86_INS_VFNMSUB132PS">X86_INS_VFNMSUB132PS</a></li><li><a href="#variant.X86_INS_VFNMSUB132SD">X86_INS_VFNMSUB132SD</a></li><li><a href="#variant.X86_INS_VFNMSUB132SS">X86_INS_VFNMSUB132SS</a></li><li><a href="#variant.X86_INS_VFNMSUB213PD">X86_INS_VFNMSUB213PD</a></li><li><a href="#variant.X86_INS_VFNMSUB213PS">X86_INS_VFNMSUB213PS</a></li><li><a href="#variant.X86_INS_VFNMSUB213SD">X86_INS_VFNMSUB213SD</a></li><li><a href="#variant.X86_INS_VFNMSUB213SS">X86_INS_VFNMSUB213SS</a></li><li><a href="#variant.X86_INS_VFNMSUB231PD">X86_INS_VFNMSUB231PD</a></li><li><a href="#variant.X86_INS_VFNMSUB231PS">X86_INS_VFNMSUB231PS</a></li><li><a href="#variant.X86_INS_VFNMSUB231SD">X86_INS_VFNMSUB231SD</a></li><li><a href="#variant.X86_INS_VFNMSUB231SS">X86_INS_VFNMSUB231SS</a></li><li><a href="#variant.X86_INS_VFNMSUBPD">X86_INS_VFNMSUBPD</a></li><li><a href="#variant.X86_INS_VFNMSUBPS">X86_INS_VFNMSUBPS</a></li><li><a href="#variant.X86_INS_VFNMSUBSD">X86_INS_VFNMSUBSD</a></li><li><a href="#variant.X86_INS_VFNMSUBSS">X86_INS_VFNMSUBSS</a></li><li><a href="#variant.X86_INS_VFPCLASSPD">X86_INS_VFPCLASSPD</a></li><li><a href="#variant.X86_INS_VFPCLASSPS">X86_INS_VFPCLASSPS</a></li><li><a href="#variant.X86_INS_VFPCLASSSD">X86_INS_VFPCLASSSD</a></li><li><a href="#variant.X86_INS_VFPCLASSSS">X86_INS_VFPCLASSSS</a></li><li><a href="#variant.X86_INS_VFRCZPD">X86_INS_VFRCZPD</a></li><li><a href="#variant.X86_INS_VFRCZPS">X86_INS_VFRCZPS</a></li><li><a href="#variant.X86_INS_VFRCZSD">X86_INS_VFRCZSD</a></li><li><a href="#variant.X86_INS_VFRCZSS">X86_INS_VFRCZSS</a></li><li><a href="#variant.X86_INS_VGATHERDPD">X86_INS_VGATHERDPD</a></li><li><a href="#variant.X86_INS_VGATHERDPS">X86_INS_VGATHERDPS</a></li><li><a href="#variant.X86_INS_VGATHERPF0DPD">X86_INS_VGATHERPF0DPD</a></li><li><a href="#variant.X86_INS_VGATHERPF0DPS">X86_INS_VGATHERPF0DPS</a></li><li><a href="#variant.X86_INS_VGATHERPF0QPD">X86_INS_VGATHERPF0QPD</a></li><li><a href="#variant.X86_INS_VGATHERPF0QPS">X86_INS_VGATHERPF0QPS</a></li><li><a href="#variant.X86_INS_VGATHERPF1DPD">X86_INS_VGATHERPF1DPD</a></li><li><a href="#variant.X86_INS_VGATHERPF1DPS">X86_INS_VGATHERPF1DPS</a></li><li><a href="#variant.X86_INS_VGATHERPF1QPD">X86_INS_VGATHERPF1QPD</a></li><li><a href="#variant.X86_INS_VGATHERPF1QPS">X86_INS_VGATHERPF1QPS</a></li><li><a href="#variant.X86_INS_VGATHERQPD">X86_INS_VGATHERQPD</a></li><li><a href="#variant.X86_INS_VGATHERQPS">X86_INS_VGATHERQPS</a></li><li><a href="#variant.X86_INS_VGETEXPPD">X86_INS_VGETEXPPD</a></li><li><a href="#variant.X86_INS_VGETEXPPS">X86_INS_VGETEXPPS</a></li><li><a href="#variant.X86_INS_VGETEXPSD">X86_INS_VGETEXPSD</a></li><li><a href="#variant.X86_INS_VGETEXPSS">X86_INS_VGETEXPSS</a></li><li><a href="#variant.X86_INS_VGETMANTPD">X86_INS_VGETMANTPD</a></li><li><a href="#variant.X86_INS_VGETMANTPS">X86_INS_VGETMANTPS</a></li><li><a href="#variant.X86_INS_VGETMANTSD">X86_INS_VGETMANTSD</a></li><li><a href="#variant.X86_INS_VGETMANTSS">X86_INS_VGETMANTSS</a></li><li><a href="#variant.X86_INS_VGF2P8AFFINEINVQB">X86_INS_VGF2P8AFFINEINVQB</a></li><li><a href="#variant.X86_INS_VGF2P8AFFINEQB">X86_INS_VGF2P8AFFINEQB</a></li><li><a href="#variant.X86_INS_VGF2P8MULB">X86_INS_VGF2P8MULB</a></li><li><a href="#variant.X86_INS_VHADDPD">X86_INS_VHADDPD</a></li><li><a href="#variant.X86_INS_VHADDPS">X86_INS_VHADDPS</a></li><li><a href="#variant.X86_INS_VHSUBPD">X86_INS_VHSUBPD</a></li><li><a href="#variant.X86_INS_VHSUBPS">X86_INS_VHSUBPS</a></li><li><a href="#variant.X86_INS_VINSERTF128">X86_INS_VINSERTF128</a></li><li><a href="#variant.X86_INS_VINSERTF32X4">X86_INS_VINSERTF32X4</a></li><li><a href="#variant.X86_INS_VINSERTF32X8">X86_INS_VINSERTF32X8</a></li><li><a href="#variant.X86_INS_VINSERTF64X2">X86_INS_VINSERTF64X2</a></li><li><a href="#variant.X86_INS_VINSERTF64X4">X86_INS_VINSERTF64X4</a></li><li><a href="#variant.X86_INS_VINSERTI128">X86_INS_VINSERTI128</a></li><li><a href="#variant.X86_INS_VINSERTI32X4">X86_INS_VINSERTI32X4</a></li><li><a href="#variant.X86_INS_VINSERTI32X8">X86_INS_VINSERTI32X8</a></li><li><a href="#variant.X86_INS_VINSERTI64X2">X86_INS_VINSERTI64X2</a></li><li><a href="#variant.X86_INS_VINSERTI64X4">X86_INS_VINSERTI64X4</a></li><li><a href="#variant.X86_INS_VINSERTPS">X86_INS_VINSERTPS</a></li><li><a href="#variant.X86_INS_VLDDQU">X86_INS_VLDDQU</a></li><li><a href="#variant.X86_INS_VLDMXCSR">X86_INS_VLDMXCSR</a></li><li><a href="#variant.X86_INS_VMASKMOVDQU">X86_INS_VMASKMOVDQU</a></li><li><a href="#variant.X86_INS_VMASKMOVPD">X86_INS_VMASKMOVPD</a></li><li><a href="#variant.X86_INS_VMASKMOVPS">X86_INS_VMASKMOVPS</a></li><li><a href="#variant.X86_INS_VMAXPD">X86_INS_VMAXPD</a></li><li><a href="#variant.X86_INS_VMAXPS">X86_INS_VMAXPS</a></li><li><a href="#variant.X86_INS_VMAXSD">X86_INS_VMAXSD</a></li><li><a href="#variant.X86_INS_VMAXSS">X86_INS_VMAXSS</a></li><li><a href="#variant.X86_INS_VMCALL">X86_INS_VMCALL</a></li><li><a href="#variant.X86_INS_VMCLEAR">X86_INS_VMCLEAR</a></li><li><a href="#variant.X86_INS_VMFUNC">X86_INS_VMFUNC</a></li><li><a href="#variant.X86_INS_VMINPD">X86_INS_VMINPD</a></li><li><a href="#variant.X86_INS_VMINPS">X86_INS_VMINPS</a></li><li><a href="#variant.X86_INS_VMINSD">X86_INS_VMINSD</a></li><li><a href="#variant.X86_INS_VMINSS">X86_INS_VMINSS</a></li><li><a href="#variant.X86_INS_VMLAUNCH">X86_INS_VMLAUNCH</a></li><li><a href="#variant.X86_INS_VMLOAD">X86_INS_VMLOAD</a></li><li><a href="#variant.X86_INS_VMMCALL">X86_INS_VMMCALL</a></li><li><a href="#variant.X86_INS_VMOVAPD">X86_INS_VMOVAPD</a></li><li><a href="#variant.X86_INS_VMOVAPS">X86_INS_VMOVAPS</a></li><li><a href="#variant.X86_INS_VMOVD">X86_INS_VMOVD</a></li><li><a href="#variant.X86_INS_VMOVDDUP">X86_INS_VMOVDDUP</a></li><li><a href="#variant.X86_INS_VMOVDQA">X86_INS_VMOVDQA</a></li><li><a href="#variant.X86_INS_VMOVDQA32">X86_INS_VMOVDQA32</a></li><li><a href="#variant.X86_INS_VMOVDQA64">X86_INS_VMOVDQA64</a></li><li><a href="#variant.X86_INS_VMOVDQU">X86_INS_VMOVDQU</a></li><li><a href="#variant.X86_INS_VMOVDQU16">X86_INS_VMOVDQU16</a></li><li><a href="#variant.X86_INS_VMOVDQU32">X86_INS_VMOVDQU32</a></li><li><a href="#variant.X86_INS_VMOVDQU64">X86_INS_VMOVDQU64</a></li><li><a href="#variant.X86_INS_VMOVDQU8">X86_INS_VMOVDQU8</a></li><li><a href="#variant.X86_INS_VMOVHLPS">X86_INS_VMOVHLPS</a></li><li><a href="#variant.X86_INS_VMOVHPD">X86_INS_VMOVHPD</a></li><li><a href="#variant.X86_INS_VMOVHPS">X86_INS_VMOVHPS</a></li><li><a href="#variant.X86_INS_VMOVLHPS">X86_INS_VMOVLHPS</a></li><li><a href="#variant.X86_INS_VMOVLPD">X86_INS_VMOVLPD</a></li><li><a href="#variant.X86_INS_VMOVLPS">X86_INS_VMOVLPS</a></li><li><a href="#variant.X86_INS_VMOVMSKPD">X86_INS_VMOVMSKPD</a></li><li><a href="#variant.X86_INS_VMOVMSKPS">X86_INS_VMOVMSKPS</a></li><li><a href="#variant.X86_INS_VMOVNTDQ">X86_INS_VMOVNTDQ</a></li><li><a href="#variant.X86_INS_VMOVNTDQA">X86_INS_VMOVNTDQA</a></li><li><a href="#variant.X86_INS_VMOVNTPD">X86_INS_VMOVNTPD</a></li><li><a href="#variant.X86_INS_VMOVNTPS">X86_INS_VMOVNTPS</a></li><li><a href="#variant.X86_INS_VMOVQ">X86_INS_VMOVQ</a></li><li><a href="#variant.X86_INS_VMOVSD">X86_INS_VMOVSD</a></li><li><a href="#variant.X86_INS_VMOVSHDUP">X86_INS_VMOVSHDUP</a></li><li><a href="#variant.X86_INS_VMOVSLDUP">X86_INS_VMOVSLDUP</a></li><li><a href="#variant.X86_INS_VMOVSS">X86_INS_VMOVSS</a></li><li><a href="#variant.X86_INS_VMOVUPD">X86_INS_VMOVUPD</a></li><li><a href="#variant.X86_INS_VMOVUPS">X86_INS_VMOVUPS</a></li><li><a href="#variant.X86_INS_VMPSADBW">X86_INS_VMPSADBW</a></li><li><a href="#variant.X86_INS_VMPTRLD">X86_INS_VMPTRLD</a></li><li><a href="#variant.X86_INS_VMPTRST">X86_INS_VMPTRST</a></li><li><a href="#variant.X86_INS_VMREAD">X86_INS_VMREAD</a></li><li><a href="#variant.X86_INS_VMRESUME">X86_INS_VMRESUME</a></li><li><a href="#variant.X86_INS_VMRUN">X86_INS_VMRUN</a></li><li><a href="#variant.X86_INS_VMSAVE">X86_INS_VMSAVE</a></li><li><a href="#variant.X86_INS_VMULPD">X86_INS_VMULPD</a></li><li><a href="#variant.X86_INS_VMULPS">X86_INS_VMULPS</a></li><li><a href="#variant.X86_INS_VMULSD">X86_INS_VMULSD</a></li><li><a href="#variant.X86_INS_VMULSS">X86_INS_VMULSS</a></li><li><a href="#variant.X86_INS_VMWRITE">X86_INS_VMWRITE</a></li><li><a href="#variant.X86_INS_VMXOFF">X86_INS_VMXOFF</a></li><li><a href="#variant.X86_INS_VMXON">X86_INS_VMXON</a></li><li><a href="#variant.X86_INS_VORPD">X86_INS_VORPD</a></li><li><a href="#variant.X86_INS_VORPS">X86_INS_VORPS</a></li><li><a href="#variant.X86_INS_VP4DPWSSD">X86_INS_VP4DPWSSD</a></li><li><a href="#variant.X86_INS_VP4DPWSSDS">X86_INS_VP4DPWSSDS</a></li><li><a href="#variant.X86_INS_VPABSB">X86_INS_VPABSB</a></li><li><a href="#variant.X86_INS_VPABSD">X86_INS_VPABSD</a></li><li><a href="#variant.X86_INS_VPABSQ">X86_INS_VPABSQ</a></li><li><a href="#variant.X86_INS_VPABSW">X86_INS_VPABSW</a></li><li><a href="#variant.X86_INS_VPACKSSDW">X86_INS_VPACKSSDW</a></li><li><a href="#variant.X86_INS_VPACKSSWB">X86_INS_VPACKSSWB</a></li><li><a href="#variant.X86_INS_VPACKUSDW">X86_INS_VPACKUSDW</a></li><li><a href="#variant.X86_INS_VPACKUSWB">X86_INS_VPACKUSWB</a></li><li><a href="#variant.X86_INS_VPADDB">X86_INS_VPADDB</a></li><li><a href="#variant.X86_INS_VPADDD">X86_INS_VPADDD</a></li><li><a href="#variant.X86_INS_VPADDQ">X86_INS_VPADDQ</a></li><li><a href="#variant.X86_INS_VPADDSB">X86_INS_VPADDSB</a></li><li><a href="#variant.X86_INS_VPADDSW">X86_INS_VPADDSW</a></li><li><a href="#variant.X86_INS_VPADDUSB">X86_INS_VPADDUSB</a></li><li><a href="#variant.X86_INS_VPADDUSW">X86_INS_VPADDUSW</a></li><li><a href="#variant.X86_INS_VPADDW">X86_INS_VPADDW</a></li><li><a href="#variant.X86_INS_VPALIGNR">X86_INS_VPALIGNR</a></li><li><a href="#variant.X86_INS_VPAND">X86_INS_VPAND</a></li><li><a href="#variant.X86_INS_VPANDD">X86_INS_VPANDD</a></li><li><a href="#variant.X86_INS_VPANDN">X86_INS_VPANDN</a></li><li><a href="#variant.X86_INS_VPANDND">X86_INS_VPANDND</a></li><li><a href="#variant.X86_INS_VPANDNQ">X86_INS_VPANDNQ</a></li><li><a href="#variant.X86_INS_VPANDQ">X86_INS_VPANDQ</a></li><li><a href="#variant.X86_INS_VPAVGB">X86_INS_VPAVGB</a></li><li><a href="#variant.X86_INS_VPAVGW">X86_INS_VPAVGW</a></li><li><a href="#variant.X86_INS_VPBLENDD">X86_INS_VPBLENDD</a></li><li><a href="#variant.X86_INS_VPBLENDMB">X86_INS_VPBLENDMB</a></li><li><a href="#variant.X86_INS_VPBLENDMD">X86_INS_VPBLENDMD</a></li><li><a href="#variant.X86_INS_VPBLENDMQ">X86_INS_VPBLENDMQ</a></li><li><a href="#variant.X86_INS_VPBLENDMW">X86_INS_VPBLENDMW</a></li><li><a href="#variant.X86_INS_VPBLENDVB">X86_INS_VPBLENDVB</a></li><li><a href="#variant.X86_INS_VPBLENDW">X86_INS_VPBLENDW</a></li><li><a href="#variant.X86_INS_VPBROADCASTB">X86_INS_VPBROADCASTB</a></li><li><a href="#variant.X86_INS_VPBROADCASTD">X86_INS_VPBROADCASTD</a></li><li><a href="#variant.X86_INS_VPBROADCASTMB2Q">X86_INS_VPBROADCASTMB2Q</a></li><li><a href="#variant.X86_INS_VPBROADCASTMW2D">X86_INS_VPBROADCASTMW2D</a></li><li><a href="#variant.X86_INS_VPBROADCASTQ">X86_INS_VPBROADCASTQ</a></li><li><a href="#variant.X86_INS_VPBROADCASTW">X86_INS_VPBROADCASTW</a></li><li><a href="#variant.X86_INS_VPCLMULQDQ">X86_INS_VPCLMULQDQ</a></li><li><a href="#variant.X86_INS_VPCMOV">X86_INS_VPCMOV</a></li><li><a href="#variant.X86_INS_VPCMP">X86_INS_VPCMP</a></li><li><a href="#variant.X86_INS_VPCMPB">X86_INS_VPCMPB</a></li><li><a href="#variant.X86_INS_VPCMPD">X86_INS_VPCMPD</a></li><li><a href="#variant.X86_INS_VPCMPEQB">X86_INS_VPCMPEQB</a></li><li><a href="#variant.X86_INS_VPCMPEQD">X86_INS_VPCMPEQD</a></li><li><a href="#variant.X86_INS_VPCMPEQQ">X86_INS_VPCMPEQQ</a></li><li><a href="#variant.X86_INS_VPCMPEQW">X86_INS_VPCMPEQW</a></li><li><a href="#variant.X86_INS_VPCMPESTRI">X86_INS_VPCMPESTRI</a></li><li><a href="#variant.X86_INS_VPCMPESTRM">X86_INS_VPCMPESTRM</a></li><li><a href="#variant.X86_INS_VPCMPGTB">X86_INS_VPCMPGTB</a></li><li><a href="#variant.X86_INS_VPCMPGTD">X86_INS_VPCMPGTD</a></li><li><a href="#variant.X86_INS_VPCMPGTQ">X86_INS_VPCMPGTQ</a></li><li><a href="#variant.X86_INS_VPCMPGTW">X86_INS_VPCMPGTW</a></li><li><a href="#variant.X86_INS_VPCMPISTRI">X86_INS_VPCMPISTRI</a></li><li><a href="#variant.X86_INS_VPCMPISTRM">X86_INS_VPCMPISTRM</a></li><li><a href="#variant.X86_INS_VPCMPQ">X86_INS_VPCMPQ</a></li><li><a href="#variant.X86_INS_VPCMPUB">X86_INS_VPCMPUB</a></li><li><a href="#variant.X86_INS_VPCMPUD">X86_INS_VPCMPUD</a></li><li><a href="#variant.X86_INS_VPCMPUQ">X86_INS_VPCMPUQ</a></li><li><a href="#variant.X86_INS_VPCMPUW">X86_INS_VPCMPUW</a></li><li><a href="#variant.X86_INS_VPCMPW">X86_INS_VPCMPW</a></li><li><a href="#variant.X86_INS_VPCOM">X86_INS_VPCOM</a></li><li><a href="#variant.X86_INS_VPCOMB">X86_INS_VPCOMB</a></li><li><a href="#variant.X86_INS_VPCOMD">X86_INS_VPCOMD</a></li><li><a href="#variant.X86_INS_VPCOMPRESSB">X86_INS_VPCOMPRESSB</a></li><li><a href="#variant.X86_INS_VPCOMPRESSD">X86_INS_VPCOMPRESSD</a></li><li><a href="#variant.X86_INS_VPCOMPRESSQ">X86_INS_VPCOMPRESSQ</a></li><li><a href="#variant.X86_INS_VPCOMPRESSW">X86_INS_VPCOMPRESSW</a></li><li><a href="#variant.X86_INS_VPCOMQ">X86_INS_VPCOMQ</a></li><li><a href="#variant.X86_INS_VPCOMUB">X86_INS_VPCOMUB</a></li><li><a href="#variant.X86_INS_VPCOMUD">X86_INS_VPCOMUD</a></li><li><a href="#variant.X86_INS_VPCOMUQ">X86_INS_VPCOMUQ</a></li><li><a href="#variant.X86_INS_VPCOMUW">X86_INS_VPCOMUW</a></li><li><a href="#variant.X86_INS_VPCOMW">X86_INS_VPCOMW</a></li><li><a href="#variant.X86_INS_VPCONFLICTD">X86_INS_VPCONFLICTD</a></li><li><a href="#variant.X86_INS_VPCONFLICTQ">X86_INS_VPCONFLICTQ</a></li><li><a href="#variant.X86_INS_VPDPBUSD">X86_INS_VPDPBUSD</a></li><li><a href="#variant.X86_INS_VPDPBUSDS">X86_INS_VPDPBUSDS</a></li><li><a href="#variant.X86_INS_VPDPWSSD">X86_INS_VPDPWSSD</a></li><li><a href="#variant.X86_INS_VPDPWSSDS">X86_INS_VPDPWSSDS</a></li><li><a href="#variant.X86_INS_VPERM2F128">X86_INS_VPERM2F128</a></li><li><a href="#variant.X86_INS_VPERM2I128">X86_INS_VPERM2I128</a></li><li><a href="#variant.X86_INS_VPERMB">X86_INS_VPERMB</a></li><li><a href="#variant.X86_INS_VPERMD">X86_INS_VPERMD</a></li><li><a href="#variant.X86_INS_VPERMI2B">X86_INS_VPERMI2B</a></li><li><a href="#variant.X86_INS_VPERMI2D">X86_INS_VPERMI2D</a></li><li><a href="#variant.X86_INS_VPERMI2PD">X86_INS_VPERMI2PD</a></li><li><a href="#variant.X86_INS_VPERMI2PS">X86_INS_VPERMI2PS</a></li><li><a href="#variant.X86_INS_VPERMI2Q">X86_INS_VPERMI2Q</a></li><li><a href="#variant.X86_INS_VPERMI2W">X86_INS_VPERMI2W</a></li><li><a href="#variant.X86_INS_VPERMIL2PD">X86_INS_VPERMIL2PD</a></li><li><a href="#variant.X86_INS_VPERMIL2PS">X86_INS_VPERMIL2PS</a></li><li><a href="#variant.X86_INS_VPERMILPD">X86_INS_VPERMILPD</a></li><li><a href="#variant.X86_INS_VPERMILPS">X86_INS_VPERMILPS</a></li><li><a href="#variant.X86_INS_VPERMPD">X86_INS_VPERMPD</a></li><li><a href="#variant.X86_INS_VPERMPS">X86_INS_VPERMPS</a></li><li><a href="#variant.X86_INS_VPERMQ">X86_INS_VPERMQ</a></li><li><a href="#variant.X86_INS_VPERMT2B">X86_INS_VPERMT2B</a></li><li><a href="#variant.X86_INS_VPERMT2D">X86_INS_VPERMT2D</a></li><li><a href="#variant.X86_INS_VPERMT2PD">X86_INS_VPERMT2PD</a></li><li><a href="#variant.X86_INS_VPERMT2PS">X86_INS_VPERMT2PS</a></li><li><a href="#variant.X86_INS_VPERMT2Q">X86_INS_VPERMT2Q</a></li><li><a href="#variant.X86_INS_VPERMT2W">X86_INS_VPERMT2W</a></li><li><a href="#variant.X86_INS_VPERMW">X86_INS_VPERMW</a></li><li><a href="#variant.X86_INS_VPEXPANDB">X86_INS_VPEXPANDB</a></li><li><a href="#variant.X86_INS_VPEXPANDD">X86_INS_VPEXPANDD</a></li><li><a href="#variant.X86_INS_VPEXPANDQ">X86_INS_VPEXPANDQ</a></li><li><a href="#variant.X86_INS_VPEXPANDW">X86_INS_VPEXPANDW</a></li><li><a href="#variant.X86_INS_VPEXTRB">X86_INS_VPEXTRB</a></li><li><a href="#variant.X86_INS_VPEXTRD">X86_INS_VPEXTRD</a></li><li><a href="#variant.X86_INS_VPEXTRQ">X86_INS_VPEXTRQ</a></li><li><a href="#variant.X86_INS_VPEXTRW">X86_INS_VPEXTRW</a></li><li><a href="#variant.X86_INS_VPGATHERDD">X86_INS_VPGATHERDD</a></li><li><a href="#variant.X86_INS_VPGATHERDQ">X86_INS_VPGATHERDQ</a></li><li><a href="#variant.X86_INS_VPGATHERQD">X86_INS_VPGATHERQD</a></li><li><a href="#variant.X86_INS_VPGATHERQQ">X86_INS_VPGATHERQQ</a></li><li><a href="#variant.X86_INS_VPHADDBD">X86_INS_VPHADDBD</a></li><li><a href="#variant.X86_INS_VPHADDBQ">X86_INS_VPHADDBQ</a></li><li><a href="#variant.X86_INS_VPHADDBW">X86_INS_VPHADDBW</a></li><li><a href="#variant.X86_INS_VPHADDD">X86_INS_VPHADDD</a></li><li><a href="#variant.X86_INS_VPHADDDQ">X86_INS_VPHADDDQ</a></li><li><a href="#variant.X86_INS_VPHADDSW">X86_INS_VPHADDSW</a></li><li><a href="#variant.X86_INS_VPHADDUBD">X86_INS_VPHADDUBD</a></li><li><a href="#variant.X86_INS_VPHADDUBQ">X86_INS_VPHADDUBQ</a></li><li><a href="#variant.X86_INS_VPHADDUBW">X86_INS_VPHADDUBW</a></li><li><a href="#variant.X86_INS_VPHADDUDQ">X86_INS_VPHADDUDQ</a></li><li><a href="#variant.X86_INS_VPHADDUWD">X86_INS_VPHADDUWD</a></li><li><a href="#variant.X86_INS_VPHADDUWQ">X86_INS_VPHADDUWQ</a></li><li><a href="#variant.X86_INS_VPHADDW">X86_INS_VPHADDW</a></li><li><a href="#variant.X86_INS_VPHADDWD">X86_INS_VPHADDWD</a></li><li><a href="#variant.X86_INS_VPHADDWQ">X86_INS_VPHADDWQ</a></li><li><a href="#variant.X86_INS_VPHMINPOSUW">X86_INS_VPHMINPOSUW</a></li><li><a href="#variant.X86_INS_VPHSUBBW">X86_INS_VPHSUBBW</a></li><li><a href="#variant.X86_INS_VPHSUBD">X86_INS_VPHSUBD</a></li><li><a href="#variant.X86_INS_VPHSUBDQ">X86_INS_VPHSUBDQ</a></li><li><a href="#variant.X86_INS_VPHSUBSW">X86_INS_VPHSUBSW</a></li><li><a href="#variant.X86_INS_VPHSUBW">X86_INS_VPHSUBW</a></li><li><a href="#variant.X86_INS_VPHSUBWD">X86_INS_VPHSUBWD</a></li><li><a href="#variant.X86_INS_VPINSRB">X86_INS_VPINSRB</a></li><li><a href="#variant.X86_INS_VPINSRD">X86_INS_VPINSRD</a></li><li><a href="#variant.X86_INS_VPINSRQ">X86_INS_VPINSRQ</a></li><li><a href="#variant.X86_INS_VPINSRW">X86_INS_VPINSRW</a></li><li><a href="#variant.X86_INS_VPLZCNTD">X86_INS_VPLZCNTD</a></li><li><a href="#variant.X86_INS_VPLZCNTQ">X86_INS_VPLZCNTQ</a></li><li><a href="#variant.X86_INS_VPMACSDD">X86_INS_VPMACSDD</a></li><li><a href="#variant.X86_INS_VPMACSDQH">X86_INS_VPMACSDQH</a></li><li><a href="#variant.X86_INS_VPMACSDQL">X86_INS_VPMACSDQL</a></li><li><a href="#variant.X86_INS_VPMACSSDD">X86_INS_VPMACSSDD</a></li><li><a href="#variant.X86_INS_VPMACSSDQH">X86_INS_VPMACSSDQH</a></li><li><a href="#variant.X86_INS_VPMACSSDQL">X86_INS_VPMACSSDQL</a></li><li><a href="#variant.X86_INS_VPMACSSWD">X86_INS_VPMACSSWD</a></li><li><a href="#variant.X86_INS_VPMACSSWW">X86_INS_VPMACSSWW</a></li><li><a href="#variant.X86_INS_VPMACSWD">X86_INS_VPMACSWD</a></li><li><a href="#variant.X86_INS_VPMACSWW">X86_INS_VPMACSWW</a></li><li><a href="#variant.X86_INS_VPMADCSSWD">X86_INS_VPMADCSSWD</a></li><li><a href="#variant.X86_INS_VPMADCSWD">X86_INS_VPMADCSWD</a></li><li><a href="#variant.X86_INS_VPMADD52HUQ">X86_INS_VPMADD52HUQ</a></li><li><a href="#variant.X86_INS_VPMADD52LUQ">X86_INS_VPMADD52LUQ</a></li><li><a href="#variant.X86_INS_VPMADDUBSW">X86_INS_VPMADDUBSW</a></li><li><a href="#variant.X86_INS_VPMADDWD">X86_INS_VPMADDWD</a></li><li><a href="#variant.X86_INS_VPMASKMOVD">X86_INS_VPMASKMOVD</a></li><li><a href="#variant.X86_INS_VPMASKMOVQ">X86_INS_VPMASKMOVQ</a></li><li><a href="#variant.X86_INS_VPMAXSB">X86_INS_VPMAXSB</a></li><li><a href="#variant.X86_INS_VPMAXSD">X86_INS_VPMAXSD</a></li><li><a href="#variant.X86_INS_VPMAXSQ">X86_INS_VPMAXSQ</a></li><li><a href="#variant.X86_INS_VPMAXSW">X86_INS_VPMAXSW</a></li><li><a href="#variant.X86_INS_VPMAXUB">X86_INS_VPMAXUB</a></li><li><a href="#variant.X86_INS_VPMAXUD">X86_INS_VPMAXUD</a></li><li><a href="#variant.X86_INS_VPMAXUQ">X86_INS_VPMAXUQ</a></li><li><a href="#variant.X86_INS_VPMAXUW">X86_INS_VPMAXUW</a></li><li><a href="#variant.X86_INS_VPMINSB">X86_INS_VPMINSB</a></li><li><a href="#variant.X86_INS_VPMINSD">X86_INS_VPMINSD</a></li><li><a href="#variant.X86_INS_VPMINSQ">X86_INS_VPMINSQ</a></li><li><a href="#variant.X86_INS_VPMINSW">X86_INS_VPMINSW</a></li><li><a href="#variant.X86_INS_VPMINUB">X86_INS_VPMINUB</a></li><li><a href="#variant.X86_INS_VPMINUD">X86_INS_VPMINUD</a></li><li><a href="#variant.X86_INS_VPMINUQ">X86_INS_VPMINUQ</a></li><li><a href="#variant.X86_INS_VPMINUW">X86_INS_VPMINUW</a></li><li><a href="#variant.X86_INS_VPMOVB2M">X86_INS_VPMOVB2M</a></li><li><a href="#variant.X86_INS_VPMOVD2M">X86_INS_VPMOVD2M</a></li><li><a href="#variant.X86_INS_VPMOVDB">X86_INS_VPMOVDB</a></li><li><a href="#variant.X86_INS_VPMOVDW">X86_INS_VPMOVDW</a></li><li><a href="#variant.X86_INS_VPMOVM2B">X86_INS_VPMOVM2B</a></li><li><a href="#variant.X86_INS_VPMOVM2D">X86_INS_VPMOVM2D</a></li><li><a href="#variant.X86_INS_VPMOVM2Q">X86_INS_VPMOVM2Q</a></li><li><a href="#variant.X86_INS_VPMOVM2W">X86_INS_VPMOVM2W</a></li><li><a href="#variant.X86_INS_VPMOVMSKB">X86_INS_VPMOVMSKB</a></li><li><a href="#variant.X86_INS_VPMOVQ2M">X86_INS_VPMOVQ2M</a></li><li><a href="#variant.X86_INS_VPMOVQB">X86_INS_VPMOVQB</a></li><li><a href="#variant.X86_INS_VPMOVQD">X86_INS_VPMOVQD</a></li><li><a href="#variant.X86_INS_VPMOVQW">X86_INS_VPMOVQW</a></li><li><a href="#variant.X86_INS_VPMOVSDB">X86_INS_VPMOVSDB</a></li><li><a href="#variant.X86_INS_VPMOVSDW">X86_INS_VPMOVSDW</a></li><li><a href="#variant.X86_INS_VPMOVSQB">X86_INS_VPMOVSQB</a></li><li><a href="#variant.X86_INS_VPMOVSQD">X86_INS_VPMOVSQD</a></li><li><a href="#variant.X86_INS_VPMOVSQW">X86_INS_VPMOVSQW</a></li><li><a href="#variant.X86_INS_VPMOVSWB">X86_INS_VPMOVSWB</a></li><li><a href="#variant.X86_INS_VPMOVSXBD">X86_INS_VPMOVSXBD</a></li><li><a href="#variant.X86_INS_VPMOVSXBQ">X86_INS_VPMOVSXBQ</a></li><li><a href="#variant.X86_INS_VPMOVSXBW">X86_INS_VPMOVSXBW</a></li><li><a href="#variant.X86_INS_VPMOVSXDQ">X86_INS_VPMOVSXDQ</a></li><li><a href="#variant.X86_INS_VPMOVSXWD">X86_INS_VPMOVSXWD</a></li><li><a href="#variant.X86_INS_VPMOVSXWQ">X86_INS_VPMOVSXWQ</a></li><li><a href="#variant.X86_INS_VPMOVUSDB">X86_INS_VPMOVUSDB</a></li><li><a href="#variant.X86_INS_VPMOVUSDW">X86_INS_VPMOVUSDW</a></li><li><a href="#variant.X86_INS_VPMOVUSQB">X86_INS_VPMOVUSQB</a></li><li><a href="#variant.X86_INS_VPMOVUSQD">X86_INS_VPMOVUSQD</a></li><li><a href="#variant.X86_INS_VPMOVUSQW">X86_INS_VPMOVUSQW</a></li><li><a href="#variant.X86_INS_VPMOVUSWB">X86_INS_VPMOVUSWB</a></li><li><a href="#variant.X86_INS_VPMOVW2M">X86_INS_VPMOVW2M</a></li><li><a href="#variant.X86_INS_VPMOVWB">X86_INS_VPMOVWB</a></li><li><a href="#variant.X86_INS_VPMOVZXBD">X86_INS_VPMOVZXBD</a></li><li><a href="#variant.X86_INS_VPMOVZXBQ">X86_INS_VPMOVZXBQ</a></li><li><a href="#variant.X86_INS_VPMOVZXBW">X86_INS_VPMOVZXBW</a></li><li><a href="#variant.X86_INS_VPMOVZXDQ">X86_INS_VPMOVZXDQ</a></li><li><a href="#variant.X86_INS_VPMOVZXWD">X86_INS_VPMOVZXWD</a></li><li><a href="#variant.X86_INS_VPMOVZXWQ">X86_INS_VPMOVZXWQ</a></li><li><a href="#variant.X86_INS_VPMULDQ">X86_INS_VPMULDQ</a></li><li><a href="#variant.X86_INS_VPMULHRSW">X86_INS_VPMULHRSW</a></li><li><a href="#variant.X86_INS_VPMULHUW">X86_INS_VPMULHUW</a></li><li><a href="#variant.X86_INS_VPMULHW">X86_INS_VPMULHW</a></li><li><a href="#variant.X86_INS_VPMULLD">X86_INS_VPMULLD</a></li><li><a href="#variant.X86_INS_VPMULLQ">X86_INS_VPMULLQ</a></li><li><a href="#variant.X86_INS_VPMULLW">X86_INS_VPMULLW</a></li><li><a href="#variant.X86_INS_VPMULTISHIFTQB">X86_INS_VPMULTISHIFTQB</a></li><li><a href="#variant.X86_INS_VPMULUDQ">X86_INS_VPMULUDQ</a></li><li><a href="#variant.X86_INS_VPOPCNTB">X86_INS_VPOPCNTB</a></li><li><a href="#variant.X86_INS_VPOPCNTD">X86_INS_VPOPCNTD</a></li><li><a href="#variant.X86_INS_VPOPCNTQ">X86_INS_VPOPCNTQ</a></li><li><a href="#variant.X86_INS_VPOPCNTW">X86_INS_VPOPCNTW</a></li><li><a href="#variant.X86_INS_VPOR">X86_INS_VPOR</a></li><li><a href="#variant.X86_INS_VPORD">X86_INS_VPORD</a></li><li><a href="#variant.X86_INS_VPORQ">X86_INS_VPORQ</a></li><li><a href="#variant.X86_INS_VPPERM">X86_INS_VPPERM</a></li><li><a href="#variant.X86_INS_VPROLD">X86_INS_VPROLD</a></li><li><a href="#variant.X86_INS_VPROLQ">X86_INS_VPROLQ</a></li><li><a href="#variant.X86_INS_VPROLVD">X86_INS_VPROLVD</a></li><li><a href="#variant.X86_INS_VPROLVQ">X86_INS_VPROLVQ</a></li><li><a href="#variant.X86_INS_VPRORD">X86_INS_VPRORD</a></li><li><a href="#variant.X86_INS_VPRORQ">X86_INS_VPRORQ</a></li><li><a href="#variant.X86_INS_VPRORVD">X86_INS_VPRORVD</a></li><li><a href="#variant.X86_INS_VPRORVQ">X86_INS_VPRORVQ</a></li><li><a href="#variant.X86_INS_VPROTB">X86_INS_VPROTB</a></li><li><a href="#variant.X86_INS_VPROTD">X86_INS_VPROTD</a></li><li><a href="#variant.X86_INS_VPROTQ">X86_INS_VPROTQ</a></li><li><a href="#variant.X86_INS_VPROTW">X86_INS_VPROTW</a></li><li><a href="#variant.X86_INS_VPSADBW">X86_INS_VPSADBW</a></li><li><a href="#variant.X86_INS_VPSCATTERDD">X86_INS_VPSCATTERDD</a></li><li><a href="#variant.X86_INS_VPSCATTERDQ">X86_INS_VPSCATTERDQ</a></li><li><a href="#variant.X86_INS_VPSCATTERQD">X86_INS_VPSCATTERQD</a></li><li><a href="#variant.X86_INS_VPSCATTERQQ">X86_INS_VPSCATTERQQ</a></li><li><a href="#variant.X86_INS_VPSHAB">X86_INS_VPSHAB</a></li><li><a href="#variant.X86_INS_VPSHAD">X86_INS_VPSHAD</a></li><li><a href="#variant.X86_INS_VPSHAQ">X86_INS_VPSHAQ</a></li><li><a href="#variant.X86_INS_VPSHAW">X86_INS_VPSHAW</a></li><li><a href="#variant.X86_INS_VPSHLB">X86_INS_VPSHLB</a></li><li><a href="#variant.X86_INS_VPSHLD">X86_INS_VPSHLD</a></li><li><a href="#variant.X86_INS_VPSHLDD">X86_INS_VPSHLDD</a></li><li><a href="#variant.X86_INS_VPSHLDQ">X86_INS_VPSHLDQ</a></li><li><a href="#variant.X86_INS_VPSHLDVD">X86_INS_VPSHLDVD</a></li><li><a href="#variant.X86_INS_VPSHLDVQ">X86_INS_VPSHLDVQ</a></li><li><a href="#variant.X86_INS_VPSHLDVW">X86_INS_VPSHLDVW</a></li><li><a href="#variant.X86_INS_VPSHLDW">X86_INS_VPSHLDW</a></li><li><a href="#variant.X86_INS_VPSHLQ">X86_INS_VPSHLQ</a></li><li><a href="#variant.X86_INS_VPSHLW">X86_INS_VPSHLW</a></li><li><a href="#variant.X86_INS_VPSHRDD">X86_INS_VPSHRDD</a></li><li><a href="#variant.X86_INS_VPSHRDQ">X86_INS_VPSHRDQ</a></li><li><a href="#variant.X86_INS_VPSHRDVD">X86_INS_VPSHRDVD</a></li><li><a href="#variant.X86_INS_VPSHRDVQ">X86_INS_VPSHRDVQ</a></li><li><a href="#variant.X86_INS_VPSHRDVW">X86_INS_VPSHRDVW</a></li><li><a href="#variant.X86_INS_VPSHRDW">X86_INS_VPSHRDW</a></li><li><a href="#variant.X86_INS_VPSHUFB">X86_INS_VPSHUFB</a></li><li><a href="#variant.X86_INS_VPSHUFBITQMB">X86_INS_VPSHUFBITQMB</a></li><li><a href="#variant.X86_INS_VPSHUFD">X86_INS_VPSHUFD</a></li><li><a href="#variant.X86_INS_VPSHUFHW">X86_INS_VPSHUFHW</a></li><li><a href="#variant.X86_INS_VPSHUFLW">X86_INS_VPSHUFLW</a></li><li><a href="#variant.X86_INS_VPSIGNB">X86_INS_VPSIGNB</a></li><li><a href="#variant.X86_INS_VPSIGND">X86_INS_VPSIGND</a></li><li><a href="#variant.X86_INS_VPSIGNW">X86_INS_VPSIGNW</a></li><li><a href="#variant.X86_INS_VPSLLD">X86_INS_VPSLLD</a></li><li><a href="#variant.X86_INS_VPSLLDQ">X86_INS_VPSLLDQ</a></li><li><a href="#variant.X86_INS_VPSLLQ">X86_INS_VPSLLQ</a></li><li><a href="#variant.X86_INS_VPSLLVD">X86_INS_VPSLLVD</a></li><li><a href="#variant.X86_INS_VPSLLVQ">X86_INS_VPSLLVQ</a></li><li><a href="#variant.X86_INS_VPSLLVW">X86_INS_VPSLLVW</a></li><li><a href="#variant.X86_INS_VPSLLW">X86_INS_VPSLLW</a></li><li><a href="#variant.X86_INS_VPSRAD">X86_INS_VPSRAD</a></li><li><a href="#variant.X86_INS_VPSRAQ">X86_INS_VPSRAQ</a></li><li><a href="#variant.X86_INS_VPSRAVD">X86_INS_VPSRAVD</a></li><li><a href="#variant.X86_INS_VPSRAVQ">X86_INS_VPSRAVQ</a></li><li><a href="#variant.X86_INS_VPSRAVW">X86_INS_VPSRAVW</a></li><li><a href="#variant.X86_INS_VPSRAW">X86_INS_VPSRAW</a></li><li><a href="#variant.X86_INS_VPSRLD">X86_INS_VPSRLD</a></li><li><a href="#variant.X86_INS_VPSRLDQ">X86_INS_VPSRLDQ</a></li><li><a href="#variant.X86_INS_VPSRLQ">X86_INS_VPSRLQ</a></li><li><a href="#variant.X86_INS_VPSRLVD">X86_INS_VPSRLVD</a></li><li><a href="#variant.X86_INS_VPSRLVQ">X86_INS_VPSRLVQ</a></li><li><a href="#variant.X86_INS_VPSRLVW">X86_INS_VPSRLVW</a></li><li><a href="#variant.X86_INS_VPSRLW">X86_INS_VPSRLW</a></li><li><a href="#variant.X86_INS_VPSUBB">X86_INS_VPSUBB</a></li><li><a href="#variant.X86_INS_VPSUBD">X86_INS_VPSUBD</a></li><li><a href="#variant.X86_INS_VPSUBQ">X86_INS_VPSUBQ</a></li><li><a href="#variant.X86_INS_VPSUBSB">X86_INS_VPSUBSB</a></li><li><a href="#variant.X86_INS_VPSUBSW">X86_INS_VPSUBSW</a></li><li><a href="#variant.X86_INS_VPSUBUSB">X86_INS_VPSUBUSB</a></li><li><a href="#variant.X86_INS_VPSUBUSW">X86_INS_VPSUBUSW</a></li><li><a href="#variant.X86_INS_VPSUBW">X86_INS_VPSUBW</a></li><li><a href="#variant.X86_INS_VPTERNLOGD">X86_INS_VPTERNLOGD</a></li><li><a href="#variant.X86_INS_VPTERNLOGQ">X86_INS_VPTERNLOGQ</a></li><li><a href="#variant.X86_INS_VPTEST">X86_INS_VPTEST</a></li><li><a href="#variant.X86_INS_VPTESTMB">X86_INS_VPTESTMB</a></li><li><a href="#variant.X86_INS_VPTESTMD">X86_INS_VPTESTMD</a></li><li><a href="#variant.X86_INS_VPTESTMQ">X86_INS_VPTESTMQ</a></li><li><a href="#variant.X86_INS_VPTESTMW">X86_INS_VPTESTMW</a></li><li><a href="#variant.X86_INS_VPTESTNMB">X86_INS_VPTESTNMB</a></li><li><a href="#variant.X86_INS_VPTESTNMD">X86_INS_VPTESTNMD</a></li><li><a href="#variant.X86_INS_VPTESTNMQ">X86_INS_VPTESTNMQ</a></li><li><a href="#variant.X86_INS_VPTESTNMW">X86_INS_VPTESTNMW</a></li><li><a href="#variant.X86_INS_VPUNPCKHBW">X86_INS_VPUNPCKHBW</a></li><li><a href="#variant.X86_INS_VPUNPCKHDQ">X86_INS_VPUNPCKHDQ</a></li><li><a href="#variant.X86_INS_VPUNPCKHQDQ">X86_INS_VPUNPCKHQDQ</a></li><li><a href="#variant.X86_INS_VPUNPCKHWD">X86_INS_VPUNPCKHWD</a></li><li><a href="#variant.X86_INS_VPUNPCKLBW">X86_INS_VPUNPCKLBW</a></li><li><a href="#variant.X86_INS_VPUNPCKLDQ">X86_INS_VPUNPCKLDQ</a></li><li><a href="#variant.X86_INS_VPUNPCKLQDQ">X86_INS_VPUNPCKLQDQ</a></li><li><a href="#variant.X86_INS_VPUNPCKLWD">X86_INS_VPUNPCKLWD</a></li><li><a href="#variant.X86_INS_VPXOR">X86_INS_VPXOR</a></li><li><a href="#variant.X86_INS_VPXORD">X86_INS_VPXORD</a></li><li><a href="#variant.X86_INS_VPXORQ">X86_INS_VPXORQ</a></li><li><a href="#variant.X86_INS_VRANGEPD">X86_INS_VRANGEPD</a></li><li><a href="#variant.X86_INS_VRANGEPS">X86_INS_VRANGEPS</a></li><li><a href="#variant.X86_INS_VRANGESD">X86_INS_VRANGESD</a></li><li><a href="#variant.X86_INS_VRANGESS">X86_INS_VRANGESS</a></li><li><a href="#variant.X86_INS_VRCP14PD">X86_INS_VRCP14PD</a></li><li><a href="#variant.X86_INS_VRCP14PS">X86_INS_VRCP14PS</a></li><li><a href="#variant.X86_INS_VRCP14SD">X86_INS_VRCP14SD</a></li><li><a href="#variant.X86_INS_VRCP14SS">X86_INS_VRCP14SS</a></li><li><a href="#variant.X86_INS_VRCP28PD">X86_INS_VRCP28PD</a></li><li><a href="#variant.X86_INS_VRCP28PS">X86_INS_VRCP28PS</a></li><li><a href="#variant.X86_INS_VRCP28SD">X86_INS_VRCP28SD</a></li><li><a href="#variant.X86_INS_VRCP28SS">X86_INS_VRCP28SS</a></li><li><a href="#variant.X86_INS_VRCPPS">X86_INS_VRCPPS</a></li><li><a href="#variant.X86_INS_VRCPSS">X86_INS_VRCPSS</a></li><li><a href="#variant.X86_INS_VREDUCEPD">X86_INS_VREDUCEPD</a></li><li><a href="#variant.X86_INS_VREDUCEPS">X86_INS_VREDUCEPS</a></li><li><a href="#variant.X86_INS_VREDUCESD">X86_INS_VREDUCESD</a></li><li><a href="#variant.X86_INS_VREDUCESS">X86_INS_VREDUCESS</a></li><li><a href="#variant.X86_INS_VRNDSCALEPD">X86_INS_VRNDSCALEPD</a></li><li><a href="#variant.X86_INS_VRNDSCALEPS">X86_INS_VRNDSCALEPS</a></li><li><a href="#variant.X86_INS_VRNDSCALESD">X86_INS_VRNDSCALESD</a></li><li><a href="#variant.X86_INS_VRNDSCALESS">X86_INS_VRNDSCALESS</a></li><li><a href="#variant.X86_INS_VROUNDPD">X86_INS_VROUNDPD</a></li><li><a href="#variant.X86_INS_VROUNDPS">X86_INS_VROUNDPS</a></li><li><a href="#variant.X86_INS_VROUNDSD">X86_INS_VROUNDSD</a></li><li><a href="#variant.X86_INS_VROUNDSS">X86_INS_VROUNDSS</a></li><li><a href="#variant.X86_INS_VRSQRT14PD">X86_INS_VRSQRT14PD</a></li><li><a href="#variant.X86_INS_VRSQRT14PS">X86_INS_VRSQRT14PS</a></li><li><a href="#variant.X86_INS_VRSQRT14SD">X86_INS_VRSQRT14SD</a></li><li><a href="#variant.X86_INS_VRSQRT14SS">X86_INS_VRSQRT14SS</a></li><li><a href="#variant.X86_INS_VRSQRT28PD">X86_INS_VRSQRT28PD</a></li><li><a href="#variant.X86_INS_VRSQRT28PS">X86_INS_VRSQRT28PS</a></li><li><a href="#variant.X86_INS_VRSQRT28SD">X86_INS_VRSQRT28SD</a></li><li><a href="#variant.X86_INS_VRSQRT28SS">X86_INS_VRSQRT28SS</a></li><li><a href="#variant.X86_INS_VRSQRTPS">X86_INS_VRSQRTPS</a></li><li><a href="#variant.X86_INS_VRSQRTSS">X86_INS_VRSQRTSS</a></li><li><a href="#variant.X86_INS_VSCALEFPD">X86_INS_VSCALEFPD</a></li><li><a href="#variant.X86_INS_VSCALEFPS">X86_INS_VSCALEFPS</a></li><li><a href="#variant.X86_INS_VSCALEFSD">X86_INS_VSCALEFSD</a></li><li><a href="#variant.X86_INS_VSCALEFSS">X86_INS_VSCALEFSS</a></li><li><a href="#variant.X86_INS_VSCATTERDPD">X86_INS_VSCATTERDPD</a></li><li><a href="#variant.X86_INS_VSCATTERDPS">X86_INS_VSCATTERDPS</a></li><li><a href="#variant.X86_INS_VSCATTERPF0DPD">X86_INS_VSCATTERPF0DPD</a></li><li><a href="#variant.X86_INS_VSCATTERPF0DPS">X86_INS_VSCATTERPF0DPS</a></li><li><a href="#variant.X86_INS_VSCATTERPF0QPD">X86_INS_VSCATTERPF0QPD</a></li><li><a href="#variant.X86_INS_VSCATTERPF0QPS">X86_INS_VSCATTERPF0QPS</a></li><li><a href="#variant.X86_INS_VSCATTERPF1DPD">X86_INS_VSCATTERPF1DPD</a></li><li><a href="#variant.X86_INS_VSCATTERPF1DPS">X86_INS_VSCATTERPF1DPS</a></li><li><a href="#variant.X86_INS_VSCATTERPF1QPD">X86_INS_VSCATTERPF1QPD</a></li><li><a href="#variant.X86_INS_VSCATTERPF1QPS">X86_INS_VSCATTERPF1QPS</a></li><li><a href="#variant.X86_INS_VSCATTERQPD">X86_INS_VSCATTERQPD</a></li><li><a href="#variant.X86_INS_VSCATTERQPS">X86_INS_VSCATTERQPS</a></li><li><a href="#variant.X86_INS_VSHUFF32X4">X86_INS_VSHUFF32X4</a></li><li><a href="#variant.X86_INS_VSHUFF64X2">X86_INS_VSHUFF64X2</a></li><li><a href="#variant.X86_INS_VSHUFI32X4">X86_INS_VSHUFI32X4</a></li><li><a href="#variant.X86_INS_VSHUFI64X2">X86_INS_VSHUFI64X2</a></li><li><a href="#variant.X86_INS_VSHUFPD">X86_INS_VSHUFPD</a></li><li><a href="#variant.X86_INS_VSHUFPS">X86_INS_VSHUFPS</a></li><li><a href="#variant.X86_INS_VSQRTPD">X86_INS_VSQRTPD</a></li><li><a href="#variant.X86_INS_VSQRTPS">X86_INS_VSQRTPS</a></li><li><a href="#variant.X86_INS_VSQRTSD">X86_INS_VSQRTSD</a></li><li><a href="#variant.X86_INS_VSQRTSS">X86_INS_VSQRTSS</a></li><li><a href="#variant.X86_INS_VSTMXCSR">X86_INS_VSTMXCSR</a></li><li><a href="#variant.X86_INS_VSUBPD">X86_INS_VSUBPD</a></li><li><a href="#variant.X86_INS_VSUBPS">X86_INS_VSUBPS</a></li><li><a href="#variant.X86_INS_VSUBSD">X86_INS_VSUBSD</a></li><li><a href="#variant.X86_INS_VSUBSS">X86_INS_VSUBSS</a></li><li><a href="#variant.X86_INS_VTESTPD">X86_INS_VTESTPD</a></li><li><a href="#variant.X86_INS_VTESTPS">X86_INS_VTESTPS</a></li><li><a href="#variant.X86_INS_VUCOMISD">X86_INS_VUCOMISD</a></li><li><a href="#variant.X86_INS_VUCOMISS">X86_INS_VUCOMISS</a></li><li><a href="#variant.X86_INS_VUNPCKHPD">X86_INS_VUNPCKHPD</a></li><li><a href="#variant.X86_INS_VUNPCKHPS">X86_INS_VUNPCKHPS</a></li><li><a href="#variant.X86_INS_VUNPCKLPD">X86_INS_VUNPCKLPD</a></li><li><a href="#variant.X86_INS_VUNPCKLPS">X86_INS_VUNPCKLPS</a></li><li><a href="#variant.X86_INS_VXORPD">X86_INS_VXORPD</a></li><li><a href="#variant.X86_INS_VXORPS">X86_INS_VXORPS</a></li><li><a href="#variant.X86_INS_VZEROALL">X86_INS_VZEROALL</a></li><li><a href="#variant.X86_INS_VZEROUPPER">X86_INS_VZEROUPPER</a></li><li><a href="#variant.X86_INS_WAIT">X86_INS_WAIT</a></li><li><a href="#variant.X86_INS_WBINVD">X86_INS_WBINVD</a></li><li><a href="#variant.X86_INS_WBNOINVD">X86_INS_WBNOINVD</a></li><li><a href="#variant.X86_INS_WRFSBASE">X86_INS_WRFSBASE</a></li><li><a href="#variant.X86_INS_WRGSBASE">X86_INS_WRGSBASE</a></li><li><a href="#variant.X86_INS_WRMSR">X86_INS_WRMSR</a></li><li><a href="#variant.X86_INS_WRPKRU">X86_INS_WRPKRU</a></li><li><a href="#variant.X86_INS_WRSSD">X86_INS_WRSSD</a></li><li><a href="#variant.X86_INS_WRSSQ">X86_INS_WRSSQ</a></li><li><a href="#variant.X86_INS_WRUSSD">X86_INS_WRUSSD</a></li><li><a href="#variant.X86_INS_WRUSSQ">X86_INS_WRUSSQ</a></li><li><a href="#variant.X86_INS_XABORT">X86_INS_XABORT</a></li><li><a href="#variant.X86_INS_XACQUIRE">X86_INS_XACQUIRE</a></li><li><a href="#variant.X86_INS_XADD">X86_INS_XADD</a></li><li><a href="#variant.X86_INS_XBEGIN">X86_INS_XBEGIN</a></li><li><a href="#variant.X86_INS_XCHG">X86_INS_XCHG</a></li><li><a href="#variant.X86_INS_XCRYPTCBC">X86_INS_XCRYPTCBC</a></li><li><a href="#variant.X86_INS_XCRYPTCFB">X86_INS_XCRYPTCFB</a></li><li><a href="#variant.X86_INS_XCRYPTCTR">X86_INS_XCRYPTCTR</a></li><li><a href="#variant.X86_INS_XCRYPTECB">X86_INS_XCRYPTECB</a></li><li><a href="#variant.X86_INS_XCRYPTOFB">X86_INS_XCRYPTOFB</a></li><li><a href="#variant.X86_INS_XEND">X86_INS_XEND</a></li><li><a href="#variant.X86_INS_XGETBV">X86_INS_XGETBV</a></li><li><a href="#variant.X86_INS_XLATB">X86_INS_XLATB</a></li><li><a href="#variant.X86_INS_XOR">X86_INS_XOR</a></li><li><a href="#variant.X86_INS_XORPD">X86_INS_XORPD</a></li><li><a href="#variant.X86_INS_XORPS">X86_INS_XORPS</a></li><li><a href="#variant.X86_INS_XRELEASE">X86_INS_XRELEASE</a></li><li><a href="#variant.X86_INS_XRSTOR">X86_INS_XRSTOR</a></li><li><a href="#variant.X86_INS_XRSTOR64">X86_INS_XRSTOR64</a></li><li><a href="#variant.X86_INS_XRSTORS">X86_INS_XRSTORS</a></li><li><a href="#variant.X86_INS_XRSTORS64">X86_INS_XRSTORS64</a></li><li><a href="#variant.X86_INS_XSAVE">X86_INS_XSAVE</a></li><li><a href="#variant.X86_INS_XSAVE64">X86_INS_XSAVE64</a></li><li><a href="#variant.X86_INS_XSAVEC">X86_INS_XSAVEC</a></li><li><a href="#variant.X86_INS_XSAVEC64">X86_INS_XSAVEC64</a></li><li><a href="#variant.X86_INS_XSAVEOPT">X86_INS_XSAVEOPT</a></li><li><a href="#variant.X86_INS_XSAVEOPT64">X86_INS_XSAVEOPT64</a></li><li><a href="#variant.X86_INS_XSAVES">X86_INS_XSAVES</a></li><li><a href="#variant.X86_INS_XSAVES64">X86_INS_XSAVES64</a></li><li><a href="#variant.X86_INS_XSETBV">X86_INS_XSETBV</a></li><li><a href="#variant.X86_INS_XSHA1">X86_INS_XSHA1</a></li><li><a href="#variant.X86_INS_XSHA256">X86_INS_XSHA256</a></li><li><a href="#variant.X86_INS_XSTORE">X86_INS_XSTORE</a></li><li><a href="#variant.X86_INS_XTEST">X86_INS_XTEST</a></li></ul><h3><a href="#trait-implementations">Trait Implementations</a></h3><ul class="block"><li><a href="#impl-Clone-for-x86_insn">Clone</a></li><li><a href="#impl-Copy-for-x86_insn">Copy</a></li><li><a href="#impl-Debug-for-x86_insn">Debug</a></li><li><a href="#impl-Eq-for-x86_insn">Eq</a></li><li><a href="#impl-From%3Cu32%3E-for-x86_insn">From&lt;u32&gt;</a></li><li><a href="#impl-Hash-for-x86_insn">Hash</a></li><li><a href="#impl-PartialEq%3Cx86_insn%3E-for-x86_insn">PartialEq&lt;x86_insn&gt;</a></li><li><a href="#impl-StructuralEq-for-x86_insn">StructuralEq</a></li><li><a href="#impl-StructuralPartialEq-for-x86_insn">StructuralPartialEq</a></li></ul><h3><a href="#synthetic-implementations">Auto Trait Implementations</a></h3><ul class="block"><li><a href="#impl-RefUnwindSafe-for-x86_insn">RefUnwindSafe</a></li><li><a href="#impl-Send-for-x86_insn">Send</a></li><li><a href="#impl-Sync-for-x86_insn">Sync</a></li><li><a href="#impl-Unpin-for-x86_insn">Unpin</a></li><li><a href="#impl-UnwindSafe-for-x86_insn">UnwindSafe</a></li></ul><h3><a href="#blanket-implementations">Blanket Implementations</a></h3><ul class="block"><li><a href="#impl-Any-for-x86_insn">Any</a></li><li><a href="#impl-Borrow%3CT%3E-for-x86_insn">Borrow&lt;T&gt;</a></li><li><a href="#impl-BorrowMut%3CT%3E-for-x86_insn">BorrowMut&lt;T&gt;</a></li><li><a href="#impl-From%3CT%3E-for-x86_insn">From&lt;T&gt;</a></li><li><a href="#impl-Into%3CU%3E-for-x86_insn">Into&lt;U&gt;</a></li><li><a href="#impl-TryFrom%3CU%3E-for-x86_insn">TryFrom&lt;U&gt;</a></li><li><a href="#impl-TryInto%3CU%3E-for-x86_insn">TryInto&lt;U&gt;</a></li></ul></section><h2><a href="index.html">In capstone_sys</a></h2></div></nav><main><div class="width-limiter"><nav class="sub"><form class="search-form"><span></span><input class="search-input" name="search" aria-label="Run search in the documentation" autocomplete="off" spellcheck="false" placeholder="Click or press ‘S’ to search, ‘?’ for more options…" type="search"><div id="help-button" title="help" tabindex="-1"><a href="../help.html">?</a></div><div id="settings-menu" tabindex="-1"><a href="../settings.html" title="settings"><img width="22" height="22" alt="Change settings" src="../static.files/wheel-7b819b6101059cd0.svg"></a></div></form></nav><section id="main-content" class="content"><div class="main-heading"><h1>Enum <a href="index.html">capstone_sys</a>::<wbr><a class="enum" href="#">x86_insn</a><button id="copy-path" title="Copy item path to clipboard"><img src="../static.files/clipboard-7571035ce49a181d.svg" width="19" height="18" alt="Copy item path"></button></h1><span class="out-of-band"><a class="srclink" href="../src/capstone_sys/home/runner/work/mirrord/mirrord/target/debug/build/capstone-sys-d1fb3ea85557a14f/out/capstone.rs.html#11565-13091">source</a> · <button id="toggle-all-docs" title="collapse all docs">[<span>&#x2212;</span>]</button></span></div><pre class="rust item-decl"><code>#[repr(u32)]
pub enum x86_insn {
<details class="toggle type-contents-toggle"><summary class="hideme"><span>Show 1525 variants</span></summary>    X86_INS_INVALID,
    X86_INS_AAA,
    X86_INS_AAD,
    X86_INS_AAM,
    X86_INS_AAS,
    X86_INS_FABS,
    X86_INS_ADC,
    X86_INS_ADCX,
    X86_INS_ADD,
    X86_INS_ADDPD,
    X86_INS_ADDPS,
    X86_INS_ADDSD,
    X86_INS_ADDSS,
    X86_INS_ADDSUBPD,
    X86_INS_ADDSUBPS,
    X86_INS_FADD,
    X86_INS_FIADD,
    X86_INS_ADOX,
    X86_INS_AESDECLAST,
    X86_INS_AESDEC,
    X86_INS_AESENCLAST,
    X86_INS_AESENC,
    X86_INS_AESIMC,
    X86_INS_AESKEYGENASSIST,
    X86_INS_AND,
    X86_INS_ANDN,
    X86_INS_ANDNPD,
    X86_INS_ANDNPS,
    X86_INS_ANDPD,
    X86_INS_ANDPS,
    X86_INS_ARPL,
    X86_INS_BEXTR,
    X86_INS_BLCFILL,
    X86_INS_BLCI,
    X86_INS_BLCIC,
    X86_INS_BLCMSK,
    X86_INS_BLCS,
    X86_INS_BLENDPD,
    X86_INS_BLENDPS,
    X86_INS_BLENDVPD,
    X86_INS_BLENDVPS,
    X86_INS_BLSFILL,
    X86_INS_BLSI,
    X86_INS_BLSIC,
    X86_INS_BLSMSK,
    X86_INS_BLSR,
    X86_INS_BNDCL,
    X86_INS_BNDCN,
    X86_INS_BNDCU,
    X86_INS_BNDLDX,
    X86_INS_BNDMK,
    X86_INS_BNDMOV,
    X86_INS_BNDSTX,
    X86_INS_BOUND,
    X86_INS_BSF,
    X86_INS_BSR,
    X86_INS_BSWAP,
    X86_INS_BT,
    X86_INS_BTC,
    X86_INS_BTR,
    X86_INS_BTS,
    X86_INS_BZHI,
    X86_INS_CALL,
    X86_INS_CBW,
    X86_INS_CDQ,
    X86_INS_CDQE,
    X86_INS_FCHS,
    X86_INS_CLAC,
    X86_INS_CLC,
    X86_INS_CLD,
    X86_INS_CLDEMOTE,
    X86_INS_CLFLUSH,
    X86_INS_CLFLUSHOPT,
    X86_INS_CLGI,
    X86_INS_CLI,
    X86_INS_CLRSSBSY,
    X86_INS_CLTS,
    X86_INS_CLWB,
    X86_INS_CLZERO,
    X86_INS_CMC,
    X86_INS_CMOVA,
    X86_INS_CMOVAE,
    X86_INS_CMOVB,
    X86_INS_CMOVBE,
    X86_INS_FCMOVBE,
    X86_INS_FCMOVB,
    X86_INS_CMOVE,
    X86_INS_FCMOVE,
    X86_INS_CMOVG,
    X86_INS_CMOVGE,
    X86_INS_CMOVL,
    X86_INS_CMOVLE,
    X86_INS_FCMOVNBE,
    X86_INS_FCMOVNB,
    X86_INS_CMOVNE,
    X86_INS_FCMOVNE,
    X86_INS_CMOVNO,
    X86_INS_CMOVNP,
    X86_INS_FCMOVNU,
    X86_INS_FCMOVNP,
    X86_INS_CMOVNS,
    X86_INS_CMOVO,
    X86_INS_CMOVP,
    X86_INS_FCMOVU,
    X86_INS_CMOVS,
    X86_INS_CMP,
    X86_INS_CMPPD,
    X86_INS_CMPPS,
    X86_INS_CMPSB,
    X86_INS_CMPSD,
    X86_INS_CMPSQ,
    X86_INS_CMPSS,
    X86_INS_CMPSW,
    X86_INS_CMPXCHG16B,
    X86_INS_CMPXCHG,
    X86_INS_CMPXCHG8B,
    X86_INS_COMISD,
    X86_INS_COMISS,
    X86_INS_FCOMP,
    X86_INS_FCOMPI,
    X86_INS_FCOMI,
    X86_INS_FCOM,
    X86_INS_FCOS,
    X86_INS_CPUID,
    X86_INS_CQO,
    X86_INS_CRC32,
    X86_INS_CVTDQ2PD,
    X86_INS_CVTDQ2PS,
    X86_INS_CVTPD2DQ,
    X86_INS_CVTPD2PS,
    X86_INS_CVTPS2DQ,
    X86_INS_CVTPS2PD,
    X86_INS_CVTSD2SI,
    X86_INS_CVTSD2SS,
    X86_INS_CVTSI2SD,
    X86_INS_CVTSI2SS,
    X86_INS_CVTSS2SD,
    X86_INS_CVTSS2SI,
    X86_INS_CVTTPD2DQ,
    X86_INS_CVTTPS2DQ,
    X86_INS_CVTTSD2SI,
    X86_INS_CVTTSS2SI,
    X86_INS_CWD,
    X86_INS_CWDE,
    X86_INS_DAA,
    X86_INS_DAS,
    X86_INS_DATA16,
    X86_INS_DEC,
    X86_INS_DIV,
    X86_INS_DIVPD,
    X86_INS_DIVPS,
    X86_INS_FDIVR,
    X86_INS_FIDIVR,
    X86_INS_FDIVRP,
    X86_INS_DIVSD,
    X86_INS_DIVSS,
    X86_INS_FDIV,
    X86_INS_FIDIV,
    X86_INS_FDIVP,
    X86_INS_DPPD,
    X86_INS_DPPS,
    X86_INS_ENCLS,
    X86_INS_ENCLU,
    X86_INS_ENCLV,
    X86_INS_ENDBR32,
    X86_INS_ENDBR64,
    X86_INS_ENTER,
    X86_INS_EXTRACTPS,
    X86_INS_EXTRQ,
    X86_INS_F2XM1,
    X86_INS_LCALL,
    X86_INS_LJMP,
    X86_INS_JMP,
    X86_INS_FBLD,
    X86_INS_FBSTP,
    X86_INS_FCOMPP,
    X86_INS_FDECSTP,
    X86_INS_FDISI8087_NOP,
    X86_INS_FEMMS,
    X86_INS_FENI8087_NOP,
    X86_INS_FFREE,
    X86_INS_FFREEP,
    X86_INS_FICOM,
    X86_INS_FICOMP,
    X86_INS_FINCSTP,
    X86_INS_FLDCW,
    X86_INS_FLDENV,
    X86_INS_FLDL2E,
    X86_INS_FLDL2T,
    X86_INS_FLDLG2,
    X86_INS_FLDLN2,
    X86_INS_FLDPI,
    X86_INS_FNCLEX,
    X86_INS_FNINIT,
    X86_INS_FNOP,
    X86_INS_FNSTCW,
    X86_INS_FNSTSW,
    X86_INS_FPATAN,
    X86_INS_FSTPNCE,
    X86_INS_FPREM,
    X86_INS_FPREM1,
    X86_INS_FPTAN,
    X86_INS_FRNDINT,
    X86_INS_FRSTOR,
    X86_INS_FNSAVE,
    X86_INS_FSCALE,
    X86_INS_FSETPM,
    X86_INS_FSINCOS,
    X86_INS_FNSTENV,
    X86_INS_FXAM,
    X86_INS_FXRSTOR,
    X86_INS_FXRSTOR64,
    X86_INS_FXSAVE,
    X86_INS_FXSAVE64,
    X86_INS_FXTRACT,
    X86_INS_FYL2X,
    X86_INS_FYL2XP1,
    X86_INS_GETSEC,
    X86_INS_GF2P8AFFINEINVQB,
    X86_INS_GF2P8AFFINEQB,
    X86_INS_GF2P8MULB,
    X86_INS_HADDPD,
    X86_INS_HADDPS,
    X86_INS_HLT,
    X86_INS_HSUBPD,
    X86_INS_HSUBPS,
    X86_INS_IDIV,
    X86_INS_FILD,
    X86_INS_IMUL,
    X86_INS_IN,
    X86_INS_INC,
    X86_INS_INCSSPD,
    X86_INS_INCSSPQ,
    X86_INS_INSB,
    X86_INS_INSERTPS,
    X86_INS_INSERTQ,
    X86_INS_INSD,
    X86_INS_INSW,
    X86_INS_INT,
    X86_INS_INT1,
    X86_INS_INT3,
    X86_INS_INTO,
    X86_INS_INVD,
    X86_INS_INVEPT,
    X86_INS_INVLPG,
    X86_INS_INVLPGA,
    X86_INS_INVPCID,
    X86_INS_INVVPID,
    X86_INS_IRET,
    X86_INS_IRETD,
    X86_INS_IRETQ,
    X86_INS_FISTTP,
    X86_INS_FIST,
    X86_INS_FISTP,
    X86_INS_JAE,
    X86_INS_JA,
    X86_INS_JBE,
    X86_INS_JB,
    X86_INS_JCXZ,
    X86_INS_JECXZ,
    X86_INS_JE,
    X86_INS_JGE,
    X86_INS_JG,
    X86_INS_JLE,
    X86_INS_JL,
    X86_INS_JNE,
    X86_INS_JNO,
    X86_INS_JNP,
    X86_INS_JNS,
    X86_INS_JO,
    X86_INS_JP,
    X86_INS_JRCXZ,
    X86_INS_JS,
    X86_INS_KADDB,
    X86_INS_KADDD,
    X86_INS_KADDQ,
    X86_INS_KADDW,
    X86_INS_KANDB,
    X86_INS_KANDD,
    X86_INS_KANDNB,
    X86_INS_KANDND,
    X86_INS_KANDNQ,
    X86_INS_KANDNW,
    X86_INS_KANDQ,
    X86_INS_KANDW,
    X86_INS_KMOVB,
    X86_INS_KMOVD,
    X86_INS_KMOVQ,
    X86_INS_KMOVW,
    X86_INS_KNOTB,
    X86_INS_KNOTD,
    X86_INS_KNOTQ,
    X86_INS_KNOTW,
    X86_INS_KORB,
    X86_INS_KORD,
    X86_INS_KORQ,
    X86_INS_KORTESTB,
    X86_INS_KORTESTD,
    X86_INS_KORTESTQ,
    X86_INS_KORTESTW,
    X86_INS_KORW,
    X86_INS_KSHIFTLB,
    X86_INS_KSHIFTLD,
    X86_INS_KSHIFTLQ,
    X86_INS_KSHIFTLW,
    X86_INS_KSHIFTRB,
    X86_INS_KSHIFTRD,
    X86_INS_KSHIFTRQ,
    X86_INS_KSHIFTRW,
    X86_INS_KTESTB,
    X86_INS_KTESTD,
    X86_INS_KTESTQ,
    X86_INS_KTESTW,
    X86_INS_KUNPCKBW,
    X86_INS_KUNPCKDQ,
    X86_INS_KUNPCKWD,
    X86_INS_KXNORB,
    X86_INS_KXNORD,
    X86_INS_KXNORQ,
    X86_INS_KXNORW,
    X86_INS_KXORB,
    X86_INS_KXORD,
    X86_INS_KXORQ,
    X86_INS_KXORW,
    X86_INS_LAHF,
    X86_INS_LAR,
    X86_INS_LDDQU,
    X86_INS_LDMXCSR,
    X86_INS_LDS,
    X86_INS_FLDZ,
    X86_INS_FLD1,
    X86_INS_FLD,
    X86_INS_LEA,
    X86_INS_LEAVE,
    X86_INS_LES,
    X86_INS_LFENCE,
    X86_INS_LFS,
    X86_INS_LGDT,
    X86_INS_LGS,
    X86_INS_LIDT,
    X86_INS_LLDT,
    X86_INS_LLWPCB,
    X86_INS_LMSW,
    X86_INS_LOCK,
    X86_INS_LODSB,
    X86_INS_LODSD,
    X86_INS_LODSQ,
    X86_INS_LODSW,
    X86_INS_LOOP,
    X86_INS_LOOPE,
    X86_INS_LOOPNE,
    X86_INS_RETF,
    X86_INS_RETFQ,
    X86_INS_LSL,
    X86_INS_LSS,
    X86_INS_LTR,
    X86_INS_LWPINS,
    X86_INS_LWPVAL,
    X86_INS_LZCNT,
    X86_INS_MASKMOVDQU,
    X86_INS_MAXPD,
    X86_INS_MAXPS,
    X86_INS_MAXSD,
    X86_INS_MAXSS,
    X86_INS_MFENCE,
    X86_INS_MINPD,
    X86_INS_MINPS,
    X86_INS_MINSD,
    X86_INS_MINSS,
    X86_INS_CVTPD2PI,
    X86_INS_CVTPI2PD,
    X86_INS_CVTPI2PS,
    X86_INS_CVTPS2PI,
    X86_INS_CVTTPD2PI,
    X86_INS_CVTTPS2PI,
    X86_INS_EMMS,
    X86_INS_MASKMOVQ,
    X86_INS_MOVD,
    X86_INS_MOVQ,
    X86_INS_MOVDQ2Q,
    X86_INS_MOVNTQ,
    X86_INS_MOVQ2DQ,
    X86_INS_PABSB,
    X86_INS_PABSD,
    X86_INS_PABSW,
    X86_INS_PACKSSDW,
    X86_INS_PACKSSWB,
    X86_INS_PACKUSWB,
    X86_INS_PADDB,
    X86_INS_PADDD,
    X86_INS_PADDQ,
    X86_INS_PADDSB,
    X86_INS_PADDSW,
    X86_INS_PADDUSB,
    X86_INS_PADDUSW,
    X86_INS_PADDW,
    X86_INS_PALIGNR,
    X86_INS_PANDN,
    X86_INS_PAND,
    X86_INS_PAVGB,
    X86_INS_PAVGW,
    X86_INS_PCMPEQB,
    X86_INS_PCMPEQD,
    X86_INS_PCMPEQW,
    X86_INS_PCMPGTB,
    X86_INS_PCMPGTD,
    X86_INS_PCMPGTW,
    X86_INS_PEXTRW,
    X86_INS_PHADDD,
    X86_INS_PHADDSW,
    X86_INS_PHADDW,
    X86_INS_PHSUBD,
    X86_INS_PHSUBSW,
    X86_INS_PHSUBW,
    X86_INS_PINSRW,
    X86_INS_PMADDUBSW,
    X86_INS_PMADDWD,
    X86_INS_PMAXSW,
    X86_INS_PMAXUB,
    X86_INS_PMINSW,
    X86_INS_PMINUB,
    X86_INS_PMOVMSKB,
    X86_INS_PMULHRSW,
    X86_INS_PMULHUW,
    X86_INS_PMULHW,
    X86_INS_PMULLW,
    X86_INS_PMULUDQ,
    X86_INS_POR,
    X86_INS_PSADBW,
    X86_INS_PSHUFB,
    X86_INS_PSHUFW,
    X86_INS_PSIGNB,
    X86_INS_PSIGND,
    X86_INS_PSIGNW,
    X86_INS_PSLLD,
    X86_INS_PSLLQ,
    X86_INS_PSLLW,
    X86_INS_PSRAD,
    X86_INS_PSRAW,
    X86_INS_PSRLD,
    X86_INS_PSRLQ,
    X86_INS_PSRLW,
    X86_INS_PSUBB,
    X86_INS_PSUBD,
    X86_INS_PSUBQ,
    X86_INS_PSUBSB,
    X86_INS_PSUBSW,
    X86_INS_PSUBUSB,
    X86_INS_PSUBUSW,
    X86_INS_PSUBW,
    X86_INS_PUNPCKHBW,
    X86_INS_PUNPCKHDQ,
    X86_INS_PUNPCKHWD,
    X86_INS_PUNPCKLBW,
    X86_INS_PUNPCKLDQ,
    X86_INS_PUNPCKLWD,
    X86_INS_PXOR,
    X86_INS_MONITORX,
    X86_INS_MONITOR,
    X86_INS_MONTMUL,
    X86_INS_MOV,
    X86_INS_MOVABS,
    X86_INS_MOVAPD,
    X86_INS_MOVAPS,
    X86_INS_MOVBE,
    X86_INS_MOVDDUP,
    X86_INS_MOVDIR64B,
    X86_INS_MOVDIRI,
    X86_INS_MOVDQA,
    X86_INS_MOVDQU,
    X86_INS_MOVHLPS,
    X86_INS_MOVHPD,
    X86_INS_MOVHPS,
    X86_INS_MOVLHPS,
    X86_INS_MOVLPD,
    X86_INS_MOVLPS,
    X86_INS_MOVMSKPD,
    X86_INS_MOVMSKPS,
    X86_INS_MOVNTDQA,
    X86_INS_MOVNTDQ,
    X86_INS_MOVNTI,
    X86_INS_MOVNTPD,
    X86_INS_MOVNTPS,
    X86_INS_MOVNTSD,
    X86_INS_MOVNTSS,
    X86_INS_MOVSB,
    X86_INS_MOVSD,
    X86_INS_MOVSHDUP,
    X86_INS_MOVSLDUP,
    X86_INS_MOVSQ,
    X86_INS_MOVSS,
    X86_INS_MOVSW,
    X86_INS_MOVSX,
    X86_INS_MOVSXD,
    X86_INS_MOVUPD,
    X86_INS_MOVUPS,
    X86_INS_MOVZX,
    X86_INS_MPSADBW,
    X86_INS_MUL,
    X86_INS_MULPD,
    X86_INS_MULPS,
    X86_INS_MULSD,
    X86_INS_MULSS,
    X86_INS_MULX,
    X86_INS_FMUL,
    X86_INS_FIMUL,
    X86_INS_FMULP,
    X86_INS_MWAITX,
    X86_INS_MWAIT,
    X86_INS_NEG,
    X86_INS_NOP,
    X86_INS_NOT,
    X86_INS_OR,
    X86_INS_ORPD,
    X86_INS_ORPS,
    X86_INS_OUT,
    X86_INS_OUTSB,
    X86_INS_OUTSD,
    X86_INS_OUTSW,
    X86_INS_PACKUSDW,
    X86_INS_PAUSE,
    X86_INS_PAVGUSB,
    X86_INS_PBLENDVB,
    X86_INS_PBLENDW,
    X86_INS_PCLMULQDQ,
    X86_INS_PCMPEQQ,
    X86_INS_PCMPESTRI,
    X86_INS_PCMPESTRM,
    X86_INS_PCMPGTQ,
    X86_INS_PCMPISTRI,
    X86_INS_PCMPISTRM,
    X86_INS_PCONFIG,
    X86_INS_PDEP,
    X86_INS_PEXT,
    X86_INS_PEXTRB,
    X86_INS_PEXTRD,
    X86_INS_PEXTRQ,
    X86_INS_PF2ID,
    X86_INS_PF2IW,
    X86_INS_PFACC,
    X86_INS_PFADD,
    X86_INS_PFCMPEQ,
    X86_INS_PFCMPGE,
    X86_INS_PFCMPGT,
    X86_INS_PFMAX,
    X86_INS_PFMIN,
    X86_INS_PFMUL,
    X86_INS_PFNACC,
    X86_INS_PFPNACC,
    X86_INS_PFRCPIT1,
    X86_INS_PFRCPIT2,
    X86_INS_PFRCP,
    X86_INS_PFRSQIT1,
    X86_INS_PFRSQRT,
    X86_INS_PFSUBR,
    X86_INS_PFSUB,
    X86_INS_PHMINPOSUW,
    X86_INS_PI2FD,
    X86_INS_PI2FW,
    X86_INS_PINSRB,
    X86_INS_PINSRD,
    X86_INS_PINSRQ,
    X86_INS_PMAXSB,
    X86_INS_PMAXSD,
    X86_INS_PMAXUD,
    X86_INS_PMAXUW,
    X86_INS_PMINSB,
    X86_INS_PMINSD,
    X86_INS_PMINUD,
    X86_INS_PMINUW,
    X86_INS_PMOVSXBD,
    X86_INS_PMOVSXBQ,
    X86_INS_PMOVSXBW,
    X86_INS_PMOVSXDQ,
    X86_INS_PMOVSXWD,
    X86_INS_PMOVSXWQ,
    X86_INS_PMOVZXBD,
    X86_INS_PMOVZXBQ,
    X86_INS_PMOVZXBW,
    X86_INS_PMOVZXDQ,
    X86_INS_PMOVZXWD,
    X86_INS_PMOVZXWQ,
    X86_INS_PMULDQ,
    X86_INS_PMULHRW,
    X86_INS_PMULLD,
    X86_INS_POP,
    X86_INS_POPAW,
    X86_INS_POPAL,
    X86_INS_POPCNT,
    X86_INS_POPF,
    X86_INS_POPFD,
    X86_INS_POPFQ,
    X86_INS_PREFETCH,
    X86_INS_PREFETCHNTA,
    X86_INS_PREFETCHT0,
    X86_INS_PREFETCHT1,
    X86_INS_PREFETCHT2,
    X86_INS_PREFETCHW,
    X86_INS_PREFETCHWT1,
    X86_INS_PSHUFD,
    X86_INS_PSHUFHW,
    X86_INS_PSHUFLW,
    X86_INS_PSLLDQ,
    X86_INS_PSRLDQ,
    X86_INS_PSWAPD,
    X86_INS_PTEST,
    X86_INS_PTWRITE,
    X86_INS_PUNPCKHQDQ,
    X86_INS_PUNPCKLQDQ,
    X86_INS_PUSH,
    X86_INS_PUSHAW,
    X86_INS_PUSHAL,
    X86_INS_PUSHF,
    X86_INS_PUSHFD,
    X86_INS_PUSHFQ,
    X86_INS_RCL,
    X86_INS_RCPPS,
    X86_INS_RCPSS,
    X86_INS_RCR,
    X86_INS_RDFSBASE,
    X86_INS_RDGSBASE,
    X86_INS_RDMSR,
    X86_INS_RDPID,
    X86_INS_RDPKRU,
    X86_INS_RDPMC,
    X86_INS_RDRAND,
    X86_INS_RDSEED,
    X86_INS_RDSSPD,
    X86_INS_RDSSPQ,
    X86_INS_RDTSC,
    X86_INS_RDTSCP,
    X86_INS_REPNE,
    X86_INS_REP,
    X86_INS_RET,
    X86_INS_REX64,
    X86_INS_ROL,
    X86_INS_ROR,
    X86_INS_RORX,
    X86_INS_ROUNDPD,
    X86_INS_ROUNDPS,
    X86_INS_ROUNDSD,
    X86_INS_ROUNDSS,
    X86_INS_RSM,
    X86_INS_RSQRTPS,
    X86_INS_RSQRTSS,
    X86_INS_RSTORSSP,
    X86_INS_SAHF,
    X86_INS_SAL,
    X86_INS_SALC,
    X86_INS_SAR,
    X86_INS_SARX,
    X86_INS_SAVEPREVSSP,
    X86_INS_SBB,
    X86_INS_SCASB,
    X86_INS_SCASD,
    X86_INS_SCASQ,
    X86_INS_SCASW,
    X86_INS_SETAE,
    X86_INS_SETA,
    X86_INS_SETBE,
    X86_INS_SETB,
    X86_INS_SETE,
    X86_INS_SETGE,
    X86_INS_SETG,
    X86_INS_SETLE,
    X86_INS_SETL,
    X86_INS_SETNE,
    X86_INS_SETNO,
    X86_INS_SETNP,
    X86_INS_SETNS,
    X86_INS_SETO,
    X86_INS_SETP,
    X86_INS_SETSSBSY,
    X86_INS_SETS,
    X86_INS_SFENCE,
    X86_INS_SGDT,
    X86_INS_SHA1MSG1,
    X86_INS_SHA1MSG2,
    X86_INS_SHA1NEXTE,
    X86_INS_SHA1RNDS4,
    X86_INS_SHA256MSG1,
    X86_INS_SHA256MSG2,
    X86_INS_SHA256RNDS2,
    X86_INS_SHL,
    X86_INS_SHLD,
    X86_INS_SHLX,
    X86_INS_SHR,
    X86_INS_SHRD,
    X86_INS_SHRX,
    X86_INS_SHUFPD,
    X86_INS_SHUFPS,
    X86_INS_SIDT,
    X86_INS_FSIN,
    X86_INS_SKINIT,
    X86_INS_SLDT,
    X86_INS_SLWPCB,
    X86_INS_SMSW,
    X86_INS_SQRTPD,
    X86_INS_SQRTPS,
    X86_INS_SQRTSD,
    X86_INS_SQRTSS,
    X86_INS_FSQRT,
    X86_INS_STAC,
    X86_INS_STC,
    X86_INS_STD,
    X86_INS_STGI,
    X86_INS_STI,
    X86_INS_STMXCSR,
    X86_INS_STOSB,
    X86_INS_STOSD,
    X86_INS_STOSQ,
    X86_INS_STOSW,
    X86_INS_STR,
    X86_INS_FST,
    X86_INS_FSTP,
    X86_INS_SUB,
    X86_INS_SUBPD,
    X86_INS_SUBPS,
    X86_INS_FSUBR,
    X86_INS_FISUBR,
    X86_INS_FSUBRP,
    X86_INS_SUBSD,
    X86_INS_SUBSS,
    X86_INS_FSUB,
    X86_INS_FISUB,
    X86_INS_FSUBP,
    X86_INS_SWAPGS,
    X86_INS_SYSCALL,
    X86_INS_SYSENTER,
    X86_INS_SYSEXIT,
    X86_INS_SYSEXITQ,
    X86_INS_SYSRET,
    X86_INS_SYSRETQ,
    X86_INS_T1MSKC,
    X86_INS_TEST,
    X86_INS_TPAUSE,
    X86_INS_FTST,
    X86_INS_TZCNT,
    X86_INS_TZMSK,
    X86_INS_UCOMISD,
    X86_INS_UCOMISS,
    X86_INS_FUCOMPI,
    X86_INS_FUCOMI,
    X86_INS_FUCOMPP,
    X86_INS_FUCOMP,
    X86_INS_FUCOM,
    X86_INS_UD0,
    X86_INS_UD1,
    X86_INS_UD2,
    X86_INS_UMONITOR,
    X86_INS_UMWAIT,
    X86_INS_UNPCKHPD,
    X86_INS_UNPCKHPS,
    X86_INS_UNPCKLPD,
    X86_INS_UNPCKLPS,
    X86_INS_V4FMADDPS,
    X86_INS_V4FMADDSS,
    X86_INS_V4FNMADDPS,
    X86_INS_V4FNMADDSS,
    X86_INS_VADDPD,
    X86_INS_VADDPS,
    X86_INS_VADDSD,
    X86_INS_VADDSS,
    X86_INS_VADDSUBPD,
    X86_INS_VADDSUBPS,
    X86_INS_VAESDECLAST,
    X86_INS_VAESDEC,
    X86_INS_VAESENCLAST,
    X86_INS_VAESENC,
    X86_INS_VAESIMC,
    X86_INS_VAESKEYGENASSIST,
    X86_INS_VALIGND,
    X86_INS_VALIGNQ,
    X86_INS_VANDNPD,
    X86_INS_VANDNPS,
    X86_INS_VANDPD,
    X86_INS_VANDPS,
    X86_INS_VBLENDMPD,
    X86_INS_VBLENDMPS,
    X86_INS_VBLENDPD,
    X86_INS_VBLENDPS,
    X86_INS_VBLENDVPD,
    X86_INS_VBLENDVPS,
    X86_INS_VBROADCASTF128,
    X86_INS_VBROADCASTF32X2,
    X86_INS_VBROADCASTF32X4,
    X86_INS_VBROADCASTF32X8,
    X86_INS_VBROADCASTF64X2,
    X86_INS_VBROADCASTF64X4,
    X86_INS_VBROADCASTI128,
    X86_INS_VBROADCASTI32X2,
    X86_INS_VBROADCASTI32X4,
    X86_INS_VBROADCASTI32X8,
    X86_INS_VBROADCASTI64X2,
    X86_INS_VBROADCASTI64X4,
    X86_INS_VBROADCASTSD,
    X86_INS_VBROADCASTSS,
    X86_INS_VCMP,
    X86_INS_VCMPPD,
    X86_INS_VCMPPS,
    X86_INS_VCMPSD,
    X86_INS_VCMPSS,
    X86_INS_VCOMISD,
    X86_INS_VCOMISS,
    X86_INS_VCOMPRESSPD,
    X86_INS_VCOMPRESSPS,
    X86_INS_VCVTDQ2PD,
    X86_INS_VCVTDQ2PS,
    X86_INS_VCVTPD2DQ,
    X86_INS_VCVTPD2PS,
    X86_INS_VCVTPD2QQ,
    X86_INS_VCVTPD2UDQ,
    X86_INS_VCVTPD2UQQ,
    X86_INS_VCVTPH2PS,
    X86_INS_VCVTPS2DQ,
    X86_INS_VCVTPS2PD,
    X86_INS_VCVTPS2PH,
    X86_INS_VCVTPS2QQ,
    X86_INS_VCVTPS2UDQ,
    X86_INS_VCVTPS2UQQ,
    X86_INS_VCVTQQ2PD,
    X86_INS_VCVTQQ2PS,
    X86_INS_VCVTSD2SI,
    X86_INS_VCVTSD2SS,
    X86_INS_VCVTSD2USI,
    X86_INS_VCVTSI2SD,
    X86_INS_VCVTSI2SS,
    X86_INS_VCVTSS2SD,
    X86_INS_VCVTSS2SI,
    X86_INS_VCVTSS2USI,
    X86_INS_VCVTTPD2DQ,
    X86_INS_VCVTTPD2QQ,
    X86_INS_VCVTTPD2UDQ,
    X86_INS_VCVTTPD2UQQ,
    X86_INS_VCVTTPS2DQ,
    X86_INS_VCVTTPS2QQ,
    X86_INS_VCVTTPS2UDQ,
    X86_INS_VCVTTPS2UQQ,
    X86_INS_VCVTTSD2SI,
    X86_INS_VCVTTSD2USI,
    X86_INS_VCVTTSS2SI,
    X86_INS_VCVTTSS2USI,
    X86_INS_VCVTUDQ2PD,
    X86_INS_VCVTUDQ2PS,
    X86_INS_VCVTUQQ2PD,
    X86_INS_VCVTUQQ2PS,
    X86_INS_VCVTUSI2SD,
    X86_INS_VCVTUSI2SS,
    X86_INS_VDBPSADBW,
    X86_INS_VDIVPD,
    X86_INS_VDIVPS,
    X86_INS_VDIVSD,
    X86_INS_VDIVSS,
    X86_INS_VDPPD,
    X86_INS_VDPPS,
    X86_INS_VERR,
    X86_INS_VERW,
    X86_INS_VEXP2PD,
    X86_INS_VEXP2PS,
    X86_INS_VEXPANDPD,
    X86_INS_VEXPANDPS,
    X86_INS_VEXTRACTF128,
    X86_INS_VEXTRACTF32X4,
    X86_INS_VEXTRACTF32X8,
    X86_INS_VEXTRACTF64X2,
    X86_INS_VEXTRACTF64X4,
    X86_INS_VEXTRACTI128,
    X86_INS_VEXTRACTI32X4,
    X86_INS_VEXTRACTI32X8,
    X86_INS_VEXTRACTI64X2,
    X86_INS_VEXTRACTI64X4,
    X86_INS_VEXTRACTPS,
    X86_INS_VFIXUPIMMPD,
    X86_INS_VFIXUPIMMPS,
    X86_INS_VFIXUPIMMSD,
    X86_INS_VFIXUPIMMSS,
    X86_INS_VFMADD132PD,
    X86_INS_VFMADD132PS,
    X86_INS_VFMADD132SD,
    X86_INS_VFMADD132SS,
    X86_INS_VFMADD213PD,
    X86_INS_VFMADD213PS,
    X86_INS_VFMADD213SD,
    X86_INS_VFMADD213SS,
    X86_INS_VFMADD231PD,
    X86_INS_VFMADD231PS,
    X86_INS_VFMADD231SD,
    X86_INS_VFMADD231SS,
    X86_INS_VFMADDPD,
    X86_INS_VFMADDPS,
    X86_INS_VFMADDSD,
    X86_INS_VFMADDSS,
    X86_INS_VFMADDSUB132PD,
    X86_INS_VFMADDSUB132PS,
    X86_INS_VFMADDSUB213PD,
    X86_INS_VFMADDSUB213PS,
    X86_INS_VFMADDSUB231PD,
    X86_INS_VFMADDSUB231PS,
    X86_INS_VFMADDSUBPD,
    X86_INS_VFMADDSUBPS,
    X86_INS_VFMSUB132PD,
    X86_INS_VFMSUB132PS,
    X86_INS_VFMSUB132SD,
    X86_INS_VFMSUB132SS,
    X86_INS_VFMSUB213PD,
    X86_INS_VFMSUB213PS,
    X86_INS_VFMSUB213SD,
    X86_INS_VFMSUB213SS,
    X86_INS_VFMSUB231PD,
    X86_INS_VFMSUB231PS,
    X86_INS_VFMSUB231SD,
    X86_INS_VFMSUB231SS,
    X86_INS_VFMSUBADD132PD,
    X86_INS_VFMSUBADD132PS,
    X86_INS_VFMSUBADD213PD,
    X86_INS_VFMSUBADD213PS,
    X86_INS_VFMSUBADD231PD,
    X86_INS_VFMSUBADD231PS,
    X86_INS_VFMSUBADDPD,
    X86_INS_VFMSUBADDPS,
    X86_INS_VFMSUBPD,
    X86_INS_VFMSUBPS,
    X86_INS_VFMSUBSD,
    X86_INS_VFMSUBSS,
    X86_INS_VFNMADD132PD,
    X86_INS_VFNMADD132PS,
    X86_INS_VFNMADD132SD,
    X86_INS_VFNMADD132SS,
    X86_INS_VFNMADD213PD,
    X86_INS_VFNMADD213PS,
    X86_INS_VFNMADD213SD,
    X86_INS_VFNMADD213SS,
    X86_INS_VFNMADD231PD,
    X86_INS_VFNMADD231PS,
    X86_INS_VFNMADD231SD,
    X86_INS_VFNMADD231SS,
    X86_INS_VFNMADDPD,
    X86_INS_VFNMADDPS,
    X86_INS_VFNMADDSD,
    X86_INS_VFNMADDSS,
    X86_INS_VFNMSUB132PD,
    X86_INS_VFNMSUB132PS,
    X86_INS_VFNMSUB132SD,
    X86_INS_VFNMSUB132SS,
    X86_INS_VFNMSUB213PD,
    X86_INS_VFNMSUB213PS,
    X86_INS_VFNMSUB213SD,
    X86_INS_VFNMSUB213SS,
    X86_INS_VFNMSUB231PD,
    X86_INS_VFNMSUB231PS,
    X86_INS_VFNMSUB231SD,
    X86_INS_VFNMSUB231SS,
    X86_INS_VFNMSUBPD,
    X86_INS_VFNMSUBPS,
    X86_INS_VFNMSUBSD,
    X86_INS_VFNMSUBSS,
    X86_INS_VFPCLASSPD,
    X86_INS_VFPCLASSPS,
    X86_INS_VFPCLASSSD,
    X86_INS_VFPCLASSSS,
    X86_INS_VFRCZPD,
    X86_INS_VFRCZPS,
    X86_INS_VFRCZSD,
    X86_INS_VFRCZSS,
    X86_INS_VGATHERDPD,
    X86_INS_VGATHERDPS,
    X86_INS_VGATHERPF0DPD,
    X86_INS_VGATHERPF0DPS,
    X86_INS_VGATHERPF0QPD,
    X86_INS_VGATHERPF0QPS,
    X86_INS_VGATHERPF1DPD,
    X86_INS_VGATHERPF1DPS,
    X86_INS_VGATHERPF1QPD,
    X86_INS_VGATHERPF1QPS,
    X86_INS_VGATHERQPD,
    X86_INS_VGATHERQPS,
    X86_INS_VGETEXPPD,
    X86_INS_VGETEXPPS,
    X86_INS_VGETEXPSD,
    X86_INS_VGETEXPSS,
    X86_INS_VGETMANTPD,
    X86_INS_VGETMANTPS,
    X86_INS_VGETMANTSD,
    X86_INS_VGETMANTSS,
    X86_INS_VGF2P8AFFINEINVQB,
    X86_INS_VGF2P8AFFINEQB,
    X86_INS_VGF2P8MULB,
    X86_INS_VHADDPD,
    X86_INS_VHADDPS,
    X86_INS_VHSUBPD,
    X86_INS_VHSUBPS,
    X86_INS_VINSERTF128,
    X86_INS_VINSERTF32X4,
    X86_INS_VINSERTF32X8,
    X86_INS_VINSERTF64X2,
    X86_INS_VINSERTF64X4,
    X86_INS_VINSERTI128,
    X86_INS_VINSERTI32X4,
    X86_INS_VINSERTI32X8,
    X86_INS_VINSERTI64X2,
    X86_INS_VINSERTI64X4,
    X86_INS_VINSERTPS,
    X86_INS_VLDDQU,
    X86_INS_VLDMXCSR,
    X86_INS_VMASKMOVDQU,
    X86_INS_VMASKMOVPD,
    X86_INS_VMASKMOVPS,
    X86_INS_VMAXPD,
    X86_INS_VMAXPS,
    X86_INS_VMAXSD,
    X86_INS_VMAXSS,
    X86_INS_VMCALL,
    X86_INS_VMCLEAR,
    X86_INS_VMFUNC,
    X86_INS_VMINPD,
    X86_INS_VMINPS,
    X86_INS_VMINSD,
    X86_INS_VMINSS,
    X86_INS_VMLAUNCH,
    X86_INS_VMLOAD,
    X86_INS_VMMCALL,
    X86_INS_VMOVQ,
    X86_INS_VMOVAPD,
    X86_INS_VMOVAPS,
    X86_INS_VMOVDDUP,
    X86_INS_VMOVD,
    X86_INS_VMOVDQA32,
    X86_INS_VMOVDQA64,
    X86_INS_VMOVDQA,
    X86_INS_VMOVDQU16,
    X86_INS_VMOVDQU32,
    X86_INS_VMOVDQU64,
    X86_INS_VMOVDQU8,
    X86_INS_VMOVDQU,
    X86_INS_VMOVHLPS,
    X86_INS_VMOVHPD,
    X86_INS_VMOVHPS,
    X86_INS_VMOVLHPS,
    X86_INS_VMOVLPD,
    X86_INS_VMOVLPS,
    X86_INS_VMOVMSKPD,
    X86_INS_VMOVMSKPS,
    X86_INS_VMOVNTDQA,
    X86_INS_VMOVNTDQ,
    X86_INS_VMOVNTPD,
    X86_INS_VMOVNTPS,
    X86_INS_VMOVSD,
    X86_INS_VMOVSHDUP,
    X86_INS_VMOVSLDUP,
    X86_INS_VMOVSS,
    X86_INS_VMOVUPD,
    X86_INS_VMOVUPS,
    X86_INS_VMPSADBW,
    X86_INS_VMPTRLD,
    X86_INS_VMPTRST,
    X86_INS_VMREAD,
    X86_INS_VMRESUME,
    X86_INS_VMRUN,
    X86_INS_VMSAVE,
    X86_INS_VMULPD,
    X86_INS_VMULPS,
    X86_INS_VMULSD,
    X86_INS_VMULSS,
    X86_INS_VMWRITE,
    X86_INS_VMXOFF,
    X86_INS_VMXON,
    X86_INS_VORPD,
    X86_INS_VORPS,
    X86_INS_VP4DPWSSDS,
    X86_INS_VP4DPWSSD,
    X86_INS_VPABSB,
    X86_INS_VPABSD,
    X86_INS_VPABSQ,
    X86_INS_VPABSW,
    X86_INS_VPACKSSDW,
    X86_INS_VPACKSSWB,
    X86_INS_VPACKUSDW,
    X86_INS_VPACKUSWB,
    X86_INS_VPADDB,
    X86_INS_VPADDD,
    X86_INS_VPADDQ,
    X86_INS_VPADDSB,
    X86_INS_VPADDSW,
    X86_INS_VPADDUSB,
    X86_INS_VPADDUSW,
    X86_INS_VPADDW,
    X86_INS_VPALIGNR,
    X86_INS_VPANDD,
    X86_INS_VPANDND,
    X86_INS_VPANDNQ,
    X86_INS_VPANDN,
    X86_INS_VPANDQ,
    X86_INS_VPAND,
    X86_INS_VPAVGB,
    X86_INS_VPAVGW,
    X86_INS_VPBLENDD,
    X86_INS_VPBLENDMB,
    X86_INS_VPBLENDMD,
    X86_INS_VPBLENDMQ,
    X86_INS_VPBLENDMW,
    X86_INS_VPBLENDVB,
    X86_INS_VPBLENDW,
    X86_INS_VPBROADCASTB,
    X86_INS_VPBROADCASTD,
    X86_INS_VPBROADCASTMB2Q,
    X86_INS_VPBROADCASTMW2D,
    X86_INS_VPBROADCASTQ,
    X86_INS_VPBROADCASTW,
    X86_INS_VPCLMULQDQ,
    X86_INS_VPCMOV,
    X86_INS_VPCMP,
    X86_INS_VPCMPB,
    X86_INS_VPCMPD,
    X86_INS_VPCMPEQB,
    X86_INS_VPCMPEQD,
    X86_INS_VPCMPEQQ,
    X86_INS_VPCMPEQW,
    X86_INS_VPCMPESTRI,
    X86_INS_VPCMPESTRM,
    X86_INS_VPCMPGTB,
    X86_INS_VPCMPGTD,
    X86_INS_VPCMPGTQ,
    X86_INS_VPCMPGTW,
    X86_INS_VPCMPISTRI,
    X86_INS_VPCMPISTRM,
    X86_INS_VPCMPQ,
    X86_INS_VPCMPUB,
    X86_INS_VPCMPUD,
    X86_INS_VPCMPUQ,
    X86_INS_VPCMPUW,
    X86_INS_VPCMPW,
    X86_INS_VPCOM,
    X86_INS_VPCOMB,
    X86_INS_VPCOMD,
    X86_INS_VPCOMPRESSB,
    X86_INS_VPCOMPRESSD,
    X86_INS_VPCOMPRESSQ,
    X86_INS_VPCOMPRESSW,
    X86_INS_VPCOMQ,
    X86_INS_VPCOMUB,
    X86_INS_VPCOMUD,
    X86_INS_VPCOMUQ,
    X86_INS_VPCOMUW,
    X86_INS_VPCOMW,
    X86_INS_VPCONFLICTD,
    X86_INS_VPCONFLICTQ,
    X86_INS_VPDPBUSDS,
    X86_INS_VPDPBUSD,
    X86_INS_VPDPWSSDS,
    X86_INS_VPDPWSSD,
    X86_INS_VPERM2F128,
    X86_INS_VPERM2I128,
    X86_INS_VPERMB,
    X86_INS_VPERMD,
    X86_INS_VPERMI2B,
    X86_INS_VPERMI2D,
    X86_INS_VPERMI2PD,
    X86_INS_VPERMI2PS,
    X86_INS_VPERMI2Q,
    X86_INS_VPERMI2W,
    X86_INS_VPERMIL2PD,
    X86_INS_VPERMILPD,
    X86_INS_VPERMIL2PS,
    X86_INS_VPERMILPS,
    X86_INS_VPERMPD,
    X86_INS_VPERMPS,
    X86_INS_VPERMQ,
    X86_INS_VPERMT2B,
    X86_INS_VPERMT2D,
    X86_INS_VPERMT2PD,
    X86_INS_VPERMT2PS,
    X86_INS_VPERMT2Q,
    X86_INS_VPERMT2W,
    X86_INS_VPERMW,
    X86_INS_VPEXPANDB,
    X86_INS_VPEXPANDD,
    X86_INS_VPEXPANDQ,
    X86_INS_VPEXPANDW,
    X86_INS_VPEXTRB,
    X86_INS_VPEXTRD,
    X86_INS_VPEXTRQ,
    X86_INS_VPEXTRW,
    X86_INS_VPGATHERDD,
    X86_INS_VPGATHERDQ,
    X86_INS_VPGATHERQD,
    X86_INS_VPGATHERQQ,
    X86_INS_VPHADDBD,
    X86_INS_VPHADDBQ,
    X86_INS_VPHADDBW,
    X86_INS_VPHADDDQ,
    X86_INS_VPHADDD,
    X86_INS_VPHADDSW,
    X86_INS_VPHADDUBD,
    X86_INS_VPHADDUBQ,
    X86_INS_VPHADDUBW,
    X86_INS_VPHADDUDQ,
    X86_INS_VPHADDUWD,
    X86_INS_VPHADDUWQ,
    X86_INS_VPHADDWD,
    X86_INS_VPHADDWQ,
    X86_INS_VPHADDW,
    X86_INS_VPHMINPOSUW,
    X86_INS_VPHSUBBW,
    X86_INS_VPHSUBDQ,
    X86_INS_VPHSUBD,
    X86_INS_VPHSUBSW,
    X86_INS_VPHSUBWD,
    X86_INS_VPHSUBW,
    X86_INS_VPINSRB,
    X86_INS_VPINSRD,
    X86_INS_VPINSRQ,
    X86_INS_VPINSRW,
    X86_INS_VPLZCNTD,
    X86_INS_VPLZCNTQ,
    X86_INS_VPMACSDD,
    X86_INS_VPMACSDQH,
    X86_INS_VPMACSDQL,
    X86_INS_VPMACSSDD,
    X86_INS_VPMACSSDQH,
    X86_INS_VPMACSSDQL,
    X86_INS_VPMACSSWD,
    X86_INS_VPMACSSWW,
    X86_INS_VPMACSWD,
    X86_INS_VPMACSWW,
    X86_INS_VPMADCSSWD,
    X86_INS_VPMADCSWD,
    X86_INS_VPMADD52HUQ,
    X86_INS_VPMADD52LUQ,
    X86_INS_VPMADDUBSW,
    X86_INS_VPMADDWD,
    X86_INS_VPMASKMOVD,
    X86_INS_VPMASKMOVQ,
    X86_INS_VPMAXSB,
    X86_INS_VPMAXSD,
    X86_INS_VPMAXSQ,
    X86_INS_VPMAXSW,
    X86_INS_VPMAXUB,
    X86_INS_VPMAXUD,
    X86_INS_VPMAXUQ,
    X86_INS_VPMAXUW,
    X86_INS_VPMINSB,
    X86_INS_VPMINSD,
    X86_INS_VPMINSQ,
    X86_INS_VPMINSW,
    X86_INS_VPMINUB,
    X86_INS_VPMINUD,
    X86_INS_VPMINUQ,
    X86_INS_VPMINUW,
    X86_INS_VPMOVB2M,
    X86_INS_VPMOVD2M,
    X86_INS_VPMOVDB,
    X86_INS_VPMOVDW,
    X86_INS_VPMOVM2B,
    X86_INS_VPMOVM2D,
    X86_INS_VPMOVM2Q,
    X86_INS_VPMOVM2W,
    X86_INS_VPMOVMSKB,
    X86_INS_VPMOVQ2M,
    X86_INS_VPMOVQB,
    X86_INS_VPMOVQD,
    X86_INS_VPMOVQW,
    X86_INS_VPMOVSDB,
    X86_INS_VPMOVSDW,
    X86_INS_VPMOVSQB,
    X86_INS_VPMOVSQD,
    X86_INS_VPMOVSQW,
    X86_INS_VPMOVSWB,
    X86_INS_VPMOVSXBD,
    X86_INS_VPMOVSXBQ,
    X86_INS_VPMOVSXBW,
    X86_INS_VPMOVSXDQ,
    X86_INS_VPMOVSXWD,
    X86_INS_VPMOVSXWQ,
    X86_INS_VPMOVUSDB,
    X86_INS_VPMOVUSDW,
    X86_INS_VPMOVUSQB,
    X86_INS_VPMOVUSQD,
    X86_INS_VPMOVUSQW,
    X86_INS_VPMOVUSWB,
    X86_INS_VPMOVW2M,
    X86_INS_VPMOVWB,
    X86_INS_VPMOVZXBD,
    X86_INS_VPMOVZXBQ,
    X86_INS_VPMOVZXBW,
    X86_INS_VPMOVZXDQ,
    X86_INS_VPMOVZXWD,
    X86_INS_VPMOVZXWQ,
    X86_INS_VPMULDQ,
    X86_INS_VPMULHRSW,
    X86_INS_VPMULHUW,
    X86_INS_VPMULHW,
    X86_INS_VPMULLD,
    X86_INS_VPMULLQ,
    X86_INS_VPMULLW,
    X86_INS_VPMULTISHIFTQB,
    X86_INS_VPMULUDQ,
    X86_INS_VPOPCNTB,
    X86_INS_VPOPCNTD,
    X86_INS_VPOPCNTQ,
    X86_INS_VPOPCNTW,
    X86_INS_VPORD,
    X86_INS_VPORQ,
    X86_INS_VPOR,
    X86_INS_VPPERM,
    X86_INS_VPROLD,
    X86_INS_VPROLQ,
    X86_INS_VPROLVD,
    X86_INS_VPROLVQ,
    X86_INS_VPRORD,
    X86_INS_VPRORQ,
    X86_INS_VPRORVD,
    X86_INS_VPRORVQ,
    X86_INS_VPROTB,
    X86_INS_VPROTD,
    X86_INS_VPROTQ,
    X86_INS_VPROTW,
    X86_INS_VPSADBW,
    X86_INS_VPSCATTERDD,
    X86_INS_VPSCATTERDQ,
    X86_INS_VPSCATTERQD,
    X86_INS_VPSCATTERQQ,
    X86_INS_VPSHAB,
    X86_INS_VPSHAD,
    X86_INS_VPSHAQ,
    X86_INS_VPSHAW,
    X86_INS_VPSHLB,
    X86_INS_VPSHLDD,
    X86_INS_VPSHLDQ,
    X86_INS_VPSHLDVD,
    X86_INS_VPSHLDVQ,
    X86_INS_VPSHLDVW,
    X86_INS_VPSHLDW,
    X86_INS_VPSHLD,
    X86_INS_VPSHLQ,
    X86_INS_VPSHLW,
    X86_INS_VPSHRDD,
    X86_INS_VPSHRDQ,
    X86_INS_VPSHRDVD,
    X86_INS_VPSHRDVQ,
    X86_INS_VPSHRDVW,
    X86_INS_VPSHRDW,
    X86_INS_VPSHUFBITQMB,
    X86_INS_VPSHUFB,
    X86_INS_VPSHUFD,
    X86_INS_VPSHUFHW,
    X86_INS_VPSHUFLW,
    X86_INS_VPSIGNB,
    X86_INS_VPSIGND,
    X86_INS_VPSIGNW,
    X86_INS_VPSLLDQ,
    X86_INS_VPSLLD,
    X86_INS_VPSLLQ,
    X86_INS_VPSLLVD,
    X86_INS_VPSLLVQ,
    X86_INS_VPSLLVW,
    X86_INS_VPSLLW,
    X86_INS_VPSRAD,
    X86_INS_VPSRAQ,
    X86_INS_VPSRAVD,
    X86_INS_VPSRAVQ,
    X86_INS_VPSRAVW,
    X86_INS_VPSRAW,
    X86_INS_VPSRLDQ,
    X86_INS_VPSRLD,
    X86_INS_VPSRLQ,
    X86_INS_VPSRLVD,
    X86_INS_VPSRLVQ,
    X86_INS_VPSRLVW,
    X86_INS_VPSRLW,
    X86_INS_VPSUBB,
    X86_INS_VPSUBD,
    X86_INS_VPSUBQ,
    X86_INS_VPSUBSB,
    X86_INS_VPSUBSW,
    X86_INS_VPSUBUSB,
    X86_INS_VPSUBUSW,
    X86_INS_VPSUBW,
    X86_INS_VPTERNLOGD,
    X86_INS_VPTERNLOGQ,
    X86_INS_VPTESTMB,
    X86_INS_VPTESTMD,
    X86_INS_VPTESTMQ,
    X86_INS_VPTESTMW,
    X86_INS_VPTESTNMB,
    X86_INS_VPTESTNMD,
    X86_INS_VPTESTNMQ,
    X86_INS_VPTESTNMW,
    X86_INS_VPTEST,
    X86_INS_VPUNPCKHBW,
    X86_INS_VPUNPCKHDQ,
    X86_INS_VPUNPCKHQDQ,
    X86_INS_VPUNPCKHWD,
    X86_INS_VPUNPCKLBW,
    X86_INS_VPUNPCKLDQ,
    X86_INS_VPUNPCKLQDQ,
    X86_INS_VPUNPCKLWD,
    X86_INS_VPXORD,
    X86_INS_VPXORQ,
    X86_INS_VPXOR,
    X86_INS_VRANGEPD,
    X86_INS_VRANGEPS,
    X86_INS_VRANGESD,
    X86_INS_VRANGESS,
    X86_INS_VRCP14PD,
    X86_INS_VRCP14PS,
    X86_INS_VRCP14SD,
    X86_INS_VRCP14SS,
    X86_INS_VRCP28PD,
    X86_INS_VRCP28PS,
    X86_INS_VRCP28SD,
    X86_INS_VRCP28SS,
    X86_INS_VRCPPS,
    X86_INS_VRCPSS,
    X86_INS_VREDUCEPD,
    X86_INS_VREDUCEPS,
    X86_INS_VREDUCESD,
    X86_INS_VREDUCESS,
    X86_INS_VRNDSCALEPD,
    X86_INS_VRNDSCALEPS,
    X86_INS_VRNDSCALESD,
    X86_INS_VRNDSCALESS,
    X86_INS_VROUNDPD,
    X86_INS_VROUNDPS,
    X86_INS_VROUNDSD,
    X86_INS_VROUNDSS,
    X86_INS_VRSQRT14PD,
    X86_INS_VRSQRT14PS,
    X86_INS_VRSQRT14SD,
    X86_INS_VRSQRT14SS,
    X86_INS_VRSQRT28PD,
    X86_INS_VRSQRT28PS,
    X86_INS_VRSQRT28SD,
    X86_INS_VRSQRT28SS,
    X86_INS_VRSQRTPS,
    X86_INS_VRSQRTSS,
    X86_INS_VSCALEFPD,
    X86_INS_VSCALEFPS,
    X86_INS_VSCALEFSD,
    X86_INS_VSCALEFSS,
    X86_INS_VSCATTERDPD,
    X86_INS_VSCATTERDPS,
    X86_INS_VSCATTERPF0DPD,
    X86_INS_VSCATTERPF0DPS,
    X86_INS_VSCATTERPF0QPD,
    X86_INS_VSCATTERPF0QPS,
    X86_INS_VSCATTERPF1DPD,
    X86_INS_VSCATTERPF1DPS,
    X86_INS_VSCATTERPF1QPD,
    X86_INS_VSCATTERPF1QPS,
    X86_INS_VSCATTERQPD,
    X86_INS_VSCATTERQPS,
    X86_INS_VSHUFF32X4,
    X86_INS_VSHUFF64X2,
    X86_INS_VSHUFI32X4,
    X86_INS_VSHUFI64X2,
    X86_INS_VSHUFPD,
    X86_INS_VSHUFPS,
    X86_INS_VSQRTPD,
    X86_INS_VSQRTPS,
    X86_INS_VSQRTSD,
    X86_INS_VSQRTSS,
    X86_INS_VSTMXCSR,
    X86_INS_VSUBPD,
    X86_INS_VSUBPS,
    X86_INS_VSUBSD,
    X86_INS_VSUBSS,
    X86_INS_VTESTPD,
    X86_INS_VTESTPS,
    X86_INS_VUCOMISD,
    X86_INS_VUCOMISS,
    X86_INS_VUNPCKHPD,
    X86_INS_VUNPCKHPS,
    X86_INS_VUNPCKLPD,
    X86_INS_VUNPCKLPS,
    X86_INS_VXORPD,
    X86_INS_VXORPS,
    X86_INS_VZEROALL,
    X86_INS_VZEROUPPER,
    X86_INS_WAIT,
    X86_INS_WBINVD,
    X86_INS_WBNOINVD,
    X86_INS_WRFSBASE,
    X86_INS_WRGSBASE,
    X86_INS_WRMSR,
    X86_INS_WRPKRU,
    X86_INS_WRSSD,
    X86_INS_WRSSQ,
    X86_INS_WRUSSD,
    X86_INS_WRUSSQ,
    X86_INS_XABORT,
    X86_INS_XACQUIRE,
    X86_INS_XADD,
    X86_INS_XBEGIN,
    X86_INS_XCHG,
    X86_INS_FXCH,
    X86_INS_XCRYPTCBC,
    X86_INS_XCRYPTCFB,
    X86_INS_XCRYPTCTR,
    X86_INS_XCRYPTECB,
    X86_INS_XCRYPTOFB,
    X86_INS_XEND,
    X86_INS_XGETBV,
    X86_INS_XLATB,
    X86_INS_XOR,
    X86_INS_XORPD,
    X86_INS_XORPS,
    X86_INS_XRELEASE,
    X86_INS_XRSTOR,
    X86_INS_XRSTOR64,
    X86_INS_XRSTORS,
    X86_INS_XRSTORS64,
    X86_INS_XSAVE,
    X86_INS_XSAVE64,
    X86_INS_XSAVEC,
    X86_INS_XSAVEC64,
    X86_INS_XSAVEOPT,
    X86_INS_XSAVEOPT64,
    X86_INS_XSAVES,
    X86_INS_XSAVES64,
    X86_INS_XSETBV,
    X86_INS_XSHA1,
    X86_INS_XSHA256,
    X86_INS_XSTORE,
    X86_INS_XTEST,
    X86_INS_ENDING,
</details>}</code></pre><details class="toggle top-doc" open><summary class="hideme"><span>Expand description</span></summary><div class="docblock"><p>X86 instructions</p>
</div></details><h2 id="variants" class="variants small-section-header">Variants<a href="#variants" class="anchor">§</a></h2><div class="variants"><section id="variant.X86_INS_INVALID" class="variant"><a href="#variant.X86_INS_INVALID" class="anchor">§</a><h3 class="code-header">X86_INS_INVALID</h3></section><section id="variant.X86_INS_AAA" class="variant"><a href="#variant.X86_INS_AAA" class="anchor">§</a><h3 class="code-header">X86_INS_AAA</h3></section><section id="variant.X86_INS_AAD" class="variant"><a href="#variant.X86_INS_AAD" class="anchor">§</a><h3 class="code-header">X86_INS_AAD</h3></section><section id="variant.X86_INS_AAM" class="variant"><a href="#variant.X86_INS_AAM" class="anchor">§</a><h3 class="code-header">X86_INS_AAM</h3></section><section id="variant.X86_INS_AAS" class="variant"><a href="#variant.X86_INS_AAS" class="anchor">§</a><h3 class="code-header">X86_INS_AAS</h3></section><section id="variant.X86_INS_FABS" class="variant"><a href="#variant.X86_INS_FABS" class="anchor">§</a><h3 class="code-header">X86_INS_FABS</h3></section><section id="variant.X86_INS_ADC" class="variant"><a href="#variant.X86_INS_ADC" class="anchor">§</a><h3 class="code-header">X86_INS_ADC</h3></section><section id="variant.X86_INS_ADCX" class="variant"><a href="#variant.X86_INS_ADCX" class="anchor">§</a><h3 class="code-header">X86_INS_ADCX</h3></section><section id="variant.X86_INS_ADD" class="variant"><a href="#variant.X86_INS_ADD" class="anchor">§</a><h3 class="code-header">X86_INS_ADD</h3></section><section id="variant.X86_INS_ADDPD" class="variant"><a href="#variant.X86_INS_ADDPD" class="anchor">§</a><h3 class="code-header">X86_INS_ADDPD</h3></section><section id="variant.X86_INS_ADDPS" class="variant"><a href="#variant.X86_INS_ADDPS" class="anchor">§</a><h3 class="code-header">X86_INS_ADDPS</h3></section><section id="variant.X86_INS_ADDSD" class="variant"><a href="#variant.X86_INS_ADDSD" class="anchor">§</a><h3 class="code-header">X86_INS_ADDSD</h3></section><section id="variant.X86_INS_ADDSS" class="variant"><a href="#variant.X86_INS_ADDSS" class="anchor">§</a><h3 class="code-header">X86_INS_ADDSS</h3></section><section id="variant.X86_INS_ADDSUBPD" class="variant"><a href="#variant.X86_INS_ADDSUBPD" class="anchor">§</a><h3 class="code-header">X86_INS_ADDSUBPD</h3></section><section id="variant.X86_INS_ADDSUBPS" class="variant"><a href="#variant.X86_INS_ADDSUBPS" class="anchor">§</a><h3 class="code-header">X86_INS_ADDSUBPS</h3></section><section id="variant.X86_INS_FADD" class="variant"><a href="#variant.X86_INS_FADD" class="anchor">§</a><h3 class="code-header">X86_INS_FADD</h3></section><section id="variant.X86_INS_FIADD" class="variant"><a href="#variant.X86_INS_FIADD" class="anchor">§</a><h3 class="code-header">X86_INS_FIADD</h3></section><section id="variant.X86_INS_ADOX" class="variant"><a href="#variant.X86_INS_ADOX" class="anchor">§</a><h3 class="code-header">X86_INS_ADOX</h3></section><section id="variant.X86_INS_AESDECLAST" class="variant"><a href="#variant.X86_INS_AESDECLAST" class="anchor">§</a><h3 class="code-header">X86_INS_AESDECLAST</h3></section><section id="variant.X86_INS_AESDEC" class="variant"><a href="#variant.X86_INS_AESDEC" class="anchor">§</a><h3 class="code-header">X86_INS_AESDEC</h3></section><section id="variant.X86_INS_AESENCLAST" class="variant"><a href="#variant.X86_INS_AESENCLAST" class="anchor">§</a><h3 class="code-header">X86_INS_AESENCLAST</h3></section><section id="variant.X86_INS_AESENC" class="variant"><a href="#variant.X86_INS_AESENC" class="anchor">§</a><h3 class="code-header">X86_INS_AESENC</h3></section><section id="variant.X86_INS_AESIMC" class="variant"><a href="#variant.X86_INS_AESIMC" class="anchor">§</a><h3 class="code-header">X86_INS_AESIMC</h3></section><section id="variant.X86_INS_AESKEYGENASSIST" class="variant"><a href="#variant.X86_INS_AESKEYGENASSIST" class="anchor">§</a><h3 class="code-header">X86_INS_AESKEYGENASSIST</h3></section><section id="variant.X86_INS_AND" class="variant"><a href="#variant.X86_INS_AND" class="anchor">§</a><h3 class="code-header">X86_INS_AND</h3></section><section id="variant.X86_INS_ANDN" class="variant"><a href="#variant.X86_INS_ANDN" class="anchor">§</a><h3 class="code-header">X86_INS_ANDN</h3></section><section id="variant.X86_INS_ANDNPD" class="variant"><a href="#variant.X86_INS_ANDNPD" class="anchor">§</a><h3 class="code-header">X86_INS_ANDNPD</h3></section><section id="variant.X86_INS_ANDNPS" class="variant"><a href="#variant.X86_INS_ANDNPS" class="anchor">§</a><h3 class="code-header">X86_INS_ANDNPS</h3></section><section id="variant.X86_INS_ANDPD" class="variant"><a href="#variant.X86_INS_ANDPD" class="anchor">§</a><h3 class="code-header">X86_INS_ANDPD</h3></section><section id="variant.X86_INS_ANDPS" class="variant"><a href="#variant.X86_INS_ANDPS" class="anchor">§</a><h3 class="code-header">X86_INS_ANDPS</h3></section><section id="variant.X86_INS_ARPL" class="variant"><a href="#variant.X86_INS_ARPL" class="anchor">§</a><h3 class="code-header">X86_INS_ARPL</h3></section><section id="variant.X86_INS_BEXTR" class="variant"><a href="#variant.X86_INS_BEXTR" class="anchor">§</a><h3 class="code-header">X86_INS_BEXTR</h3></section><section id="variant.X86_INS_BLCFILL" class="variant"><a href="#variant.X86_INS_BLCFILL" class="anchor">§</a><h3 class="code-header">X86_INS_BLCFILL</h3></section><section id="variant.X86_INS_BLCI" class="variant"><a href="#variant.X86_INS_BLCI" class="anchor">§</a><h3 class="code-header">X86_INS_BLCI</h3></section><section id="variant.X86_INS_BLCIC" class="variant"><a href="#variant.X86_INS_BLCIC" class="anchor">§</a><h3 class="code-header">X86_INS_BLCIC</h3></section><section id="variant.X86_INS_BLCMSK" class="variant"><a href="#variant.X86_INS_BLCMSK" class="anchor">§</a><h3 class="code-header">X86_INS_BLCMSK</h3></section><section id="variant.X86_INS_BLCS" class="variant"><a href="#variant.X86_INS_BLCS" class="anchor">§</a><h3 class="code-header">X86_INS_BLCS</h3></section><section id="variant.X86_INS_BLENDPD" class="variant"><a href="#variant.X86_INS_BLENDPD" class="anchor">§</a><h3 class="code-header">X86_INS_BLENDPD</h3></section><section id="variant.X86_INS_BLENDPS" class="variant"><a href="#variant.X86_INS_BLENDPS" class="anchor">§</a><h3 class="code-header">X86_INS_BLENDPS</h3></section><section id="variant.X86_INS_BLENDVPD" class="variant"><a href="#variant.X86_INS_BLENDVPD" class="anchor">§</a><h3 class="code-header">X86_INS_BLENDVPD</h3></section><section id="variant.X86_INS_BLENDVPS" class="variant"><a href="#variant.X86_INS_BLENDVPS" class="anchor">§</a><h3 class="code-header">X86_INS_BLENDVPS</h3></section><section id="variant.X86_INS_BLSFILL" class="variant"><a href="#variant.X86_INS_BLSFILL" class="anchor">§</a><h3 class="code-header">X86_INS_BLSFILL</h3></section><section id="variant.X86_INS_BLSI" class="variant"><a href="#variant.X86_INS_BLSI" class="anchor">§</a><h3 class="code-header">X86_INS_BLSI</h3></section><section id="variant.X86_INS_BLSIC" class="variant"><a href="#variant.X86_INS_BLSIC" class="anchor">§</a><h3 class="code-header">X86_INS_BLSIC</h3></section><section id="variant.X86_INS_BLSMSK" class="variant"><a href="#variant.X86_INS_BLSMSK" class="anchor">§</a><h3 class="code-header">X86_INS_BLSMSK</h3></section><section id="variant.X86_INS_BLSR" class="variant"><a href="#variant.X86_INS_BLSR" class="anchor">§</a><h3 class="code-header">X86_INS_BLSR</h3></section><section id="variant.X86_INS_BNDCL" class="variant"><a href="#variant.X86_INS_BNDCL" class="anchor">§</a><h3 class="code-header">X86_INS_BNDCL</h3></section><section id="variant.X86_INS_BNDCN" class="variant"><a href="#variant.X86_INS_BNDCN" class="anchor">§</a><h3 class="code-header">X86_INS_BNDCN</h3></section><section id="variant.X86_INS_BNDCU" class="variant"><a href="#variant.X86_INS_BNDCU" class="anchor">§</a><h3 class="code-header">X86_INS_BNDCU</h3></section><section id="variant.X86_INS_BNDLDX" class="variant"><a href="#variant.X86_INS_BNDLDX" class="anchor">§</a><h3 class="code-header">X86_INS_BNDLDX</h3></section><section id="variant.X86_INS_BNDMK" class="variant"><a href="#variant.X86_INS_BNDMK" class="anchor">§</a><h3 class="code-header">X86_INS_BNDMK</h3></section><section id="variant.X86_INS_BNDMOV" class="variant"><a href="#variant.X86_INS_BNDMOV" class="anchor">§</a><h3 class="code-header">X86_INS_BNDMOV</h3></section><section id="variant.X86_INS_BNDSTX" class="variant"><a href="#variant.X86_INS_BNDSTX" class="anchor">§</a><h3 class="code-header">X86_INS_BNDSTX</h3></section><section id="variant.X86_INS_BOUND" class="variant"><a href="#variant.X86_INS_BOUND" class="anchor">§</a><h3 class="code-header">X86_INS_BOUND</h3></section><section id="variant.X86_INS_BSF" class="variant"><a href="#variant.X86_INS_BSF" class="anchor">§</a><h3 class="code-header">X86_INS_BSF</h3></section><section id="variant.X86_INS_BSR" class="variant"><a href="#variant.X86_INS_BSR" class="anchor">§</a><h3 class="code-header">X86_INS_BSR</h3></section><section id="variant.X86_INS_BSWAP" class="variant"><a href="#variant.X86_INS_BSWAP" class="anchor">§</a><h3 class="code-header">X86_INS_BSWAP</h3></section><section id="variant.X86_INS_BT" class="variant"><a href="#variant.X86_INS_BT" class="anchor">§</a><h3 class="code-header">X86_INS_BT</h3></section><section id="variant.X86_INS_BTC" class="variant"><a href="#variant.X86_INS_BTC" class="anchor">§</a><h3 class="code-header">X86_INS_BTC</h3></section><section id="variant.X86_INS_BTR" class="variant"><a href="#variant.X86_INS_BTR" class="anchor">§</a><h3 class="code-header">X86_INS_BTR</h3></section><section id="variant.X86_INS_BTS" class="variant"><a href="#variant.X86_INS_BTS" class="anchor">§</a><h3 class="code-header">X86_INS_BTS</h3></section><section id="variant.X86_INS_BZHI" class="variant"><a href="#variant.X86_INS_BZHI" class="anchor">§</a><h3 class="code-header">X86_INS_BZHI</h3></section><section id="variant.X86_INS_CALL" class="variant"><a href="#variant.X86_INS_CALL" class="anchor">§</a><h3 class="code-header">X86_INS_CALL</h3></section><section id="variant.X86_INS_CBW" class="variant"><a href="#variant.X86_INS_CBW" class="anchor">§</a><h3 class="code-header">X86_INS_CBW</h3></section><section id="variant.X86_INS_CDQ" class="variant"><a href="#variant.X86_INS_CDQ" class="anchor">§</a><h3 class="code-header">X86_INS_CDQ</h3></section><section id="variant.X86_INS_CDQE" class="variant"><a href="#variant.X86_INS_CDQE" class="anchor">§</a><h3 class="code-header">X86_INS_CDQE</h3></section><section id="variant.X86_INS_FCHS" class="variant"><a href="#variant.X86_INS_FCHS" class="anchor">§</a><h3 class="code-header">X86_INS_FCHS</h3></section><section id="variant.X86_INS_CLAC" class="variant"><a href="#variant.X86_INS_CLAC" class="anchor">§</a><h3 class="code-header">X86_INS_CLAC</h3></section><section id="variant.X86_INS_CLC" class="variant"><a href="#variant.X86_INS_CLC" class="anchor">§</a><h3 class="code-header">X86_INS_CLC</h3></section><section id="variant.X86_INS_CLD" class="variant"><a href="#variant.X86_INS_CLD" class="anchor">§</a><h3 class="code-header">X86_INS_CLD</h3></section><section id="variant.X86_INS_CLDEMOTE" class="variant"><a href="#variant.X86_INS_CLDEMOTE" class="anchor">§</a><h3 class="code-header">X86_INS_CLDEMOTE</h3></section><section id="variant.X86_INS_CLFLUSH" class="variant"><a href="#variant.X86_INS_CLFLUSH" class="anchor">§</a><h3 class="code-header">X86_INS_CLFLUSH</h3></section><section id="variant.X86_INS_CLFLUSHOPT" class="variant"><a href="#variant.X86_INS_CLFLUSHOPT" class="anchor">§</a><h3 class="code-header">X86_INS_CLFLUSHOPT</h3></section><section id="variant.X86_INS_CLGI" class="variant"><a href="#variant.X86_INS_CLGI" class="anchor">§</a><h3 class="code-header">X86_INS_CLGI</h3></section><section id="variant.X86_INS_CLI" class="variant"><a href="#variant.X86_INS_CLI" class="anchor">§</a><h3 class="code-header">X86_INS_CLI</h3></section><section id="variant.X86_INS_CLRSSBSY" class="variant"><a href="#variant.X86_INS_CLRSSBSY" class="anchor">§</a><h3 class="code-header">X86_INS_CLRSSBSY</h3></section><section id="variant.X86_INS_CLTS" class="variant"><a href="#variant.X86_INS_CLTS" class="anchor">§</a><h3 class="code-header">X86_INS_CLTS</h3></section><section id="variant.X86_INS_CLWB" class="variant"><a href="#variant.X86_INS_CLWB" class="anchor">§</a><h3 class="code-header">X86_INS_CLWB</h3></section><section id="variant.X86_INS_CLZERO" class="variant"><a href="#variant.X86_INS_CLZERO" class="anchor">§</a><h3 class="code-header">X86_INS_CLZERO</h3></section><section id="variant.X86_INS_CMC" class="variant"><a href="#variant.X86_INS_CMC" class="anchor">§</a><h3 class="code-header">X86_INS_CMC</h3></section><section id="variant.X86_INS_CMOVA" class="variant"><a href="#variant.X86_INS_CMOVA" class="anchor">§</a><h3 class="code-header">X86_INS_CMOVA</h3></section><section id="variant.X86_INS_CMOVAE" class="variant"><a href="#variant.X86_INS_CMOVAE" class="anchor">§</a><h3 class="code-header">X86_INS_CMOVAE</h3></section><section id="variant.X86_INS_CMOVB" class="variant"><a href="#variant.X86_INS_CMOVB" class="anchor">§</a><h3 class="code-header">X86_INS_CMOVB</h3></section><section id="variant.X86_INS_CMOVBE" class="variant"><a href="#variant.X86_INS_CMOVBE" class="anchor">§</a><h3 class="code-header">X86_INS_CMOVBE</h3></section><section id="variant.X86_INS_FCMOVBE" class="variant"><a href="#variant.X86_INS_FCMOVBE" class="anchor">§</a><h3 class="code-header">X86_INS_FCMOVBE</h3></section><section id="variant.X86_INS_FCMOVB" class="variant"><a href="#variant.X86_INS_FCMOVB" class="anchor">§</a><h3 class="code-header">X86_INS_FCMOVB</h3></section><section id="variant.X86_INS_CMOVE" class="variant"><a href="#variant.X86_INS_CMOVE" class="anchor">§</a><h3 class="code-header">X86_INS_CMOVE</h3></section><section id="variant.X86_INS_FCMOVE" class="variant"><a href="#variant.X86_INS_FCMOVE" class="anchor">§</a><h3 class="code-header">X86_INS_FCMOVE</h3></section><section id="variant.X86_INS_CMOVG" class="variant"><a href="#variant.X86_INS_CMOVG" class="anchor">§</a><h3 class="code-header">X86_INS_CMOVG</h3></section><section id="variant.X86_INS_CMOVGE" class="variant"><a href="#variant.X86_INS_CMOVGE" class="anchor">§</a><h3 class="code-header">X86_INS_CMOVGE</h3></section><section id="variant.X86_INS_CMOVL" class="variant"><a href="#variant.X86_INS_CMOVL" class="anchor">§</a><h3 class="code-header">X86_INS_CMOVL</h3></section><section id="variant.X86_INS_CMOVLE" class="variant"><a href="#variant.X86_INS_CMOVLE" class="anchor">§</a><h3 class="code-header">X86_INS_CMOVLE</h3></section><section id="variant.X86_INS_FCMOVNBE" class="variant"><a href="#variant.X86_INS_FCMOVNBE" class="anchor">§</a><h3 class="code-header">X86_INS_FCMOVNBE</h3></section><section id="variant.X86_INS_FCMOVNB" class="variant"><a href="#variant.X86_INS_FCMOVNB" class="anchor">§</a><h3 class="code-header">X86_INS_FCMOVNB</h3></section><section id="variant.X86_INS_CMOVNE" class="variant"><a href="#variant.X86_INS_CMOVNE" class="anchor">§</a><h3 class="code-header">X86_INS_CMOVNE</h3></section><section id="variant.X86_INS_FCMOVNE" class="variant"><a href="#variant.X86_INS_FCMOVNE" class="anchor">§</a><h3 class="code-header">X86_INS_FCMOVNE</h3></section><section id="variant.X86_INS_CMOVNO" class="variant"><a href="#variant.X86_INS_CMOVNO" class="anchor">§</a><h3 class="code-header">X86_INS_CMOVNO</h3></section><section id="variant.X86_INS_CMOVNP" class="variant"><a href="#variant.X86_INS_CMOVNP" class="anchor">§</a><h3 class="code-header">X86_INS_CMOVNP</h3></section><section id="variant.X86_INS_FCMOVNU" class="variant"><a href="#variant.X86_INS_FCMOVNU" class="anchor">§</a><h3 class="code-header">X86_INS_FCMOVNU</h3></section><section id="variant.X86_INS_FCMOVNP" class="variant"><a href="#variant.X86_INS_FCMOVNP" class="anchor">§</a><h3 class="code-header">X86_INS_FCMOVNP</h3></section><section id="variant.X86_INS_CMOVNS" class="variant"><a href="#variant.X86_INS_CMOVNS" class="anchor">§</a><h3 class="code-header">X86_INS_CMOVNS</h3></section><section id="variant.X86_INS_CMOVO" class="variant"><a href="#variant.X86_INS_CMOVO" class="anchor">§</a><h3 class="code-header">X86_INS_CMOVO</h3></section><section id="variant.X86_INS_CMOVP" class="variant"><a href="#variant.X86_INS_CMOVP" class="anchor">§</a><h3 class="code-header">X86_INS_CMOVP</h3></section><section id="variant.X86_INS_FCMOVU" class="variant"><a href="#variant.X86_INS_FCMOVU" class="anchor">§</a><h3 class="code-header">X86_INS_FCMOVU</h3></section><section id="variant.X86_INS_CMOVS" class="variant"><a href="#variant.X86_INS_CMOVS" class="anchor">§</a><h3 class="code-header">X86_INS_CMOVS</h3></section><section id="variant.X86_INS_CMP" class="variant"><a href="#variant.X86_INS_CMP" class="anchor">§</a><h3 class="code-header">X86_INS_CMP</h3></section><section id="variant.X86_INS_CMPPD" class="variant"><a href="#variant.X86_INS_CMPPD" class="anchor">§</a><h3 class="code-header">X86_INS_CMPPD</h3></section><section id="variant.X86_INS_CMPPS" class="variant"><a href="#variant.X86_INS_CMPPS" class="anchor">§</a><h3 class="code-header">X86_INS_CMPPS</h3></section><section id="variant.X86_INS_CMPSB" class="variant"><a href="#variant.X86_INS_CMPSB" class="anchor">§</a><h3 class="code-header">X86_INS_CMPSB</h3></section><section id="variant.X86_INS_CMPSD" class="variant"><a href="#variant.X86_INS_CMPSD" class="anchor">§</a><h3 class="code-header">X86_INS_CMPSD</h3></section><section id="variant.X86_INS_CMPSQ" class="variant"><a href="#variant.X86_INS_CMPSQ" class="anchor">§</a><h3 class="code-header">X86_INS_CMPSQ</h3></section><section id="variant.X86_INS_CMPSS" class="variant"><a href="#variant.X86_INS_CMPSS" class="anchor">§</a><h3 class="code-header">X86_INS_CMPSS</h3></section><section id="variant.X86_INS_CMPSW" class="variant"><a href="#variant.X86_INS_CMPSW" class="anchor">§</a><h3 class="code-header">X86_INS_CMPSW</h3></section><section id="variant.X86_INS_CMPXCHG16B" class="variant"><a href="#variant.X86_INS_CMPXCHG16B" class="anchor">§</a><h3 class="code-header">X86_INS_CMPXCHG16B</h3></section><section id="variant.X86_INS_CMPXCHG" class="variant"><a href="#variant.X86_INS_CMPXCHG" class="anchor">§</a><h3 class="code-header">X86_INS_CMPXCHG</h3></section><section id="variant.X86_INS_CMPXCHG8B" class="variant"><a href="#variant.X86_INS_CMPXCHG8B" class="anchor">§</a><h3 class="code-header">X86_INS_CMPXCHG8B</h3></section><section id="variant.X86_INS_COMISD" class="variant"><a href="#variant.X86_INS_COMISD" class="anchor">§</a><h3 class="code-header">X86_INS_COMISD</h3></section><section id="variant.X86_INS_COMISS" class="variant"><a href="#variant.X86_INS_COMISS" class="anchor">§</a><h3 class="code-header">X86_INS_COMISS</h3></section><section id="variant.X86_INS_FCOMP" class="variant"><a href="#variant.X86_INS_FCOMP" class="anchor">§</a><h3 class="code-header">X86_INS_FCOMP</h3></section><section id="variant.X86_INS_FCOMPI" class="variant"><a href="#variant.X86_INS_FCOMPI" class="anchor">§</a><h3 class="code-header">X86_INS_FCOMPI</h3></section><section id="variant.X86_INS_FCOMI" class="variant"><a href="#variant.X86_INS_FCOMI" class="anchor">§</a><h3 class="code-header">X86_INS_FCOMI</h3></section><section id="variant.X86_INS_FCOM" class="variant"><a href="#variant.X86_INS_FCOM" class="anchor">§</a><h3 class="code-header">X86_INS_FCOM</h3></section><section id="variant.X86_INS_FCOS" class="variant"><a href="#variant.X86_INS_FCOS" class="anchor">§</a><h3 class="code-header">X86_INS_FCOS</h3></section><section id="variant.X86_INS_CPUID" class="variant"><a href="#variant.X86_INS_CPUID" class="anchor">§</a><h3 class="code-header">X86_INS_CPUID</h3></section><section id="variant.X86_INS_CQO" class="variant"><a href="#variant.X86_INS_CQO" class="anchor">§</a><h3 class="code-header">X86_INS_CQO</h3></section><section id="variant.X86_INS_CRC32" class="variant"><a href="#variant.X86_INS_CRC32" class="anchor">§</a><h3 class="code-header">X86_INS_CRC32</h3></section><section id="variant.X86_INS_CVTDQ2PD" class="variant"><a href="#variant.X86_INS_CVTDQ2PD" class="anchor">§</a><h3 class="code-header">X86_INS_CVTDQ2PD</h3></section><section id="variant.X86_INS_CVTDQ2PS" class="variant"><a href="#variant.X86_INS_CVTDQ2PS" class="anchor">§</a><h3 class="code-header">X86_INS_CVTDQ2PS</h3></section><section id="variant.X86_INS_CVTPD2DQ" class="variant"><a href="#variant.X86_INS_CVTPD2DQ" class="anchor">§</a><h3 class="code-header">X86_INS_CVTPD2DQ</h3></section><section id="variant.X86_INS_CVTPD2PS" class="variant"><a href="#variant.X86_INS_CVTPD2PS" class="anchor">§</a><h3 class="code-header">X86_INS_CVTPD2PS</h3></section><section id="variant.X86_INS_CVTPS2DQ" class="variant"><a href="#variant.X86_INS_CVTPS2DQ" class="anchor">§</a><h3 class="code-header">X86_INS_CVTPS2DQ</h3></section><section id="variant.X86_INS_CVTPS2PD" class="variant"><a href="#variant.X86_INS_CVTPS2PD" class="anchor">§</a><h3 class="code-header">X86_INS_CVTPS2PD</h3></section><section id="variant.X86_INS_CVTSD2SI" class="variant"><a href="#variant.X86_INS_CVTSD2SI" class="anchor">§</a><h3 class="code-header">X86_INS_CVTSD2SI</h3></section><section id="variant.X86_INS_CVTSD2SS" class="variant"><a href="#variant.X86_INS_CVTSD2SS" class="anchor">§</a><h3 class="code-header">X86_INS_CVTSD2SS</h3></section><section id="variant.X86_INS_CVTSI2SD" class="variant"><a href="#variant.X86_INS_CVTSI2SD" class="anchor">§</a><h3 class="code-header">X86_INS_CVTSI2SD</h3></section><section id="variant.X86_INS_CVTSI2SS" class="variant"><a href="#variant.X86_INS_CVTSI2SS" class="anchor">§</a><h3 class="code-header">X86_INS_CVTSI2SS</h3></section><section id="variant.X86_INS_CVTSS2SD" class="variant"><a href="#variant.X86_INS_CVTSS2SD" class="anchor">§</a><h3 class="code-header">X86_INS_CVTSS2SD</h3></section><section id="variant.X86_INS_CVTSS2SI" class="variant"><a href="#variant.X86_INS_CVTSS2SI" class="anchor">§</a><h3 class="code-header">X86_INS_CVTSS2SI</h3></section><section id="variant.X86_INS_CVTTPD2DQ" class="variant"><a href="#variant.X86_INS_CVTTPD2DQ" class="anchor">§</a><h3 class="code-header">X86_INS_CVTTPD2DQ</h3></section><section id="variant.X86_INS_CVTTPS2DQ" class="variant"><a href="#variant.X86_INS_CVTTPS2DQ" class="anchor">§</a><h3 class="code-header">X86_INS_CVTTPS2DQ</h3></section><section id="variant.X86_INS_CVTTSD2SI" class="variant"><a href="#variant.X86_INS_CVTTSD2SI" class="anchor">§</a><h3 class="code-header">X86_INS_CVTTSD2SI</h3></section><section id="variant.X86_INS_CVTTSS2SI" class="variant"><a href="#variant.X86_INS_CVTTSS2SI" class="anchor">§</a><h3 class="code-header">X86_INS_CVTTSS2SI</h3></section><section id="variant.X86_INS_CWD" class="variant"><a href="#variant.X86_INS_CWD" class="anchor">§</a><h3 class="code-header">X86_INS_CWD</h3></section><section id="variant.X86_INS_CWDE" class="variant"><a href="#variant.X86_INS_CWDE" class="anchor">§</a><h3 class="code-header">X86_INS_CWDE</h3></section><section id="variant.X86_INS_DAA" class="variant"><a href="#variant.X86_INS_DAA" class="anchor">§</a><h3 class="code-header">X86_INS_DAA</h3></section><section id="variant.X86_INS_DAS" class="variant"><a href="#variant.X86_INS_DAS" class="anchor">§</a><h3 class="code-header">X86_INS_DAS</h3></section><section id="variant.X86_INS_DATA16" class="variant"><a href="#variant.X86_INS_DATA16" class="anchor">§</a><h3 class="code-header">X86_INS_DATA16</h3></section><section id="variant.X86_INS_DEC" class="variant"><a href="#variant.X86_INS_DEC" class="anchor">§</a><h3 class="code-header">X86_INS_DEC</h3></section><section id="variant.X86_INS_DIV" class="variant"><a href="#variant.X86_INS_DIV" class="anchor">§</a><h3 class="code-header">X86_INS_DIV</h3></section><section id="variant.X86_INS_DIVPD" class="variant"><a href="#variant.X86_INS_DIVPD" class="anchor">§</a><h3 class="code-header">X86_INS_DIVPD</h3></section><section id="variant.X86_INS_DIVPS" class="variant"><a href="#variant.X86_INS_DIVPS" class="anchor">§</a><h3 class="code-header">X86_INS_DIVPS</h3></section><section id="variant.X86_INS_FDIVR" class="variant"><a href="#variant.X86_INS_FDIVR" class="anchor">§</a><h3 class="code-header">X86_INS_FDIVR</h3></section><section id="variant.X86_INS_FIDIVR" class="variant"><a href="#variant.X86_INS_FIDIVR" class="anchor">§</a><h3 class="code-header">X86_INS_FIDIVR</h3></section><section id="variant.X86_INS_FDIVRP" class="variant"><a href="#variant.X86_INS_FDIVRP" class="anchor">§</a><h3 class="code-header">X86_INS_FDIVRP</h3></section><section id="variant.X86_INS_DIVSD" class="variant"><a href="#variant.X86_INS_DIVSD" class="anchor">§</a><h3 class="code-header">X86_INS_DIVSD</h3></section><section id="variant.X86_INS_DIVSS" class="variant"><a href="#variant.X86_INS_DIVSS" class="anchor">§</a><h3 class="code-header">X86_INS_DIVSS</h3></section><section id="variant.X86_INS_FDIV" class="variant"><a href="#variant.X86_INS_FDIV" class="anchor">§</a><h3 class="code-header">X86_INS_FDIV</h3></section><section id="variant.X86_INS_FIDIV" class="variant"><a href="#variant.X86_INS_FIDIV" class="anchor">§</a><h3 class="code-header">X86_INS_FIDIV</h3></section><section id="variant.X86_INS_FDIVP" class="variant"><a href="#variant.X86_INS_FDIVP" class="anchor">§</a><h3 class="code-header">X86_INS_FDIVP</h3></section><section id="variant.X86_INS_DPPD" class="variant"><a href="#variant.X86_INS_DPPD" class="anchor">§</a><h3 class="code-header">X86_INS_DPPD</h3></section><section id="variant.X86_INS_DPPS" class="variant"><a href="#variant.X86_INS_DPPS" class="anchor">§</a><h3 class="code-header">X86_INS_DPPS</h3></section><section id="variant.X86_INS_ENCLS" class="variant"><a href="#variant.X86_INS_ENCLS" class="anchor">§</a><h3 class="code-header">X86_INS_ENCLS</h3></section><section id="variant.X86_INS_ENCLU" class="variant"><a href="#variant.X86_INS_ENCLU" class="anchor">§</a><h3 class="code-header">X86_INS_ENCLU</h3></section><section id="variant.X86_INS_ENCLV" class="variant"><a href="#variant.X86_INS_ENCLV" class="anchor">§</a><h3 class="code-header">X86_INS_ENCLV</h3></section><section id="variant.X86_INS_ENDBR32" class="variant"><a href="#variant.X86_INS_ENDBR32" class="anchor">§</a><h3 class="code-header">X86_INS_ENDBR32</h3></section><section id="variant.X86_INS_ENDBR64" class="variant"><a href="#variant.X86_INS_ENDBR64" class="anchor">§</a><h3 class="code-header">X86_INS_ENDBR64</h3></section><section id="variant.X86_INS_ENTER" class="variant"><a href="#variant.X86_INS_ENTER" class="anchor">§</a><h3 class="code-header">X86_INS_ENTER</h3></section><section id="variant.X86_INS_EXTRACTPS" class="variant"><a href="#variant.X86_INS_EXTRACTPS" class="anchor">§</a><h3 class="code-header">X86_INS_EXTRACTPS</h3></section><section id="variant.X86_INS_EXTRQ" class="variant"><a href="#variant.X86_INS_EXTRQ" class="anchor">§</a><h3 class="code-header">X86_INS_EXTRQ</h3></section><section id="variant.X86_INS_F2XM1" class="variant"><a href="#variant.X86_INS_F2XM1" class="anchor">§</a><h3 class="code-header">X86_INS_F2XM1</h3></section><section id="variant.X86_INS_LCALL" class="variant"><a href="#variant.X86_INS_LCALL" class="anchor">§</a><h3 class="code-header">X86_INS_LCALL</h3></section><section id="variant.X86_INS_LJMP" class="variant"><a href="#variant.X86_INS_LJMP" class="anchor">§</a><h3 class="code-header">X86_INS_LJMP</h3></section><section id="variant.X86_INS_JMP" class="variant"><a href="#variant.X86_INS_JMP" class="anchor">§</a><h3 class="code-header">X86_INS_JMP</h3></section><section id="variant.X86_INS_FBLD" class="variant"><a href="#variant.X86_INS_FBLD" class="anchor">§</a><h3 class="code-header">X86_INS_FBLD</h3></section><section id="variant.X86_INS_FBSTP" class="variant"><a href="#variant.X86_INS_FBSTP" class="anchor">§</a><h3 class="code-header">X86_INS_FBSTP</h3></section><section id="variant.X86_INS_FCOMPP" class="variant"><a href="#variant.X86_INS_FCOMPP" class="anchor">§</a><h3 class="code-header">X86_INS_FCOMPP</h3></section><section id="variant.X86_INS_FDECSTP" class="variant"><a href="#variant.X86_INS_FDECSTP" class="anchor">§</a><h3 class="code-header">X86_INS_FDECSTP</h3></section><section id="variant.X86_INS_FDISI8087_NOP" class="variant"><a href="#variant.X86_INS_FDISI8087_NOP" class="anchor">§</a><h3 class="code-header">X86_INS_FDISI8087_NOP</h3></section><section id="variant.X86_INS_FEMMS" class="variant"><a href="#variant.X86_INS_FEMMS" class="anchor">§</a><h3 class="code-header">X86_INS_FEMMS</h3></section><section id="variant.X86_INS_FENI8087_NOP" class="variant"><a href="#variant.X86_INS_FENI8087_NOP" class="anchor">§</a><h3 class="code-header">X86_INS_FENI8087_NOP</h3></section><section id="variant.X86_INS_FFREE" class="variant"><a href="#variant.X86_INS_FFREE" class="anchor">§</a><h3 class="code-header">X86_INS_FFREE</h3></section><section id="variant.X86_INS_FFREEP" class="variant"><a href="#variant.X86_INS_FFREEP" class="anchor">§</a><h3 class="code-header">X86_INS_FFREEP</h3></section><section id="variant.X86_INS_FICOM" class="variant"><a href="#variant.X86_INS_FICOM" class="anchor">§</a><h3 class="code-header">X86_INS_FICOM</h3></section><section id="variant.X86_INS_FICOMP" class="variant"><a href="#variant.X86_INS_FICOMP" class="anchor">§</a><h3 class="code-header">X86_INS_FICOMP</h3></section><section id="variant.X86_INS_FINCSTP" class="variant"><a href="#variant.X86_INS_FINCSTP" class="anchor">§</a><h3 class="code-header">X86_INS_FINCSTP</h3></section><section id="variant.X86_INS_FLDCW" class="variant"><a href="#variant.X86_INS_FLDCW" class="anchor">§</a><h3 class="code-header">X86_INS_FLDCW</h3></section><section id="variant.X86_INS_FLDENV" class="variant"><a href="#variant.X86_INS_FLDENV" class="anchor">§</a><h3 class="code-header">X86_INS_FLDENV</h3></section><section id="variant.X86_INS_FLDL2E" class="variant"><a href="#variant.X86_INS_FLDL2E" class="anchor">§</a><h3 class="code-header">X86_INS_FLDL2E</h3></section><section id="variant.X86_INS_FLDL2T" class="variant"><a href="#variant.X86_INS_FLDL2T" class="anchor">§</a><h3 class="code-header">X86_INS_FLDL2T</h3></section><section id="variant.X86_INS_FLDLG2" class="variant"><a href="#variant.X86_INS_FLDLG2" class="anchor">§</a><h3 class="code-header">X86_INS_FLDLG2</h3></section><section id="variant.X86_INS_FLDLN2" class="variant"><a href="#variant.X86_INS_FLDLN2" class="anchor">§</a><h3 class="code-header">X86_INS_FLDLN2</h3></section><section id="variant.X86_INS_FLDPI" class="variant"><a href="#variant.X86_INS_FLDPI" class="anchor">§</a><h3 class="code-header">X86_INS_FLDPI</h3></section><section id="variant.X86_INS_FNCLEX" class="variant"><a href="#variant.X86_INS_FNCLEX" class="anchor">§</a><h3 class="code-header">X86_INS_FNCLEX</h3></section><section id="variant.X86_INS_FNINIT" class="variant"><a href="#variant.X86_INS_FNINIT" class="anchor">§</a><h3 class="code-header">X86_INS_FNINIT</h3></section><section id="variant.X86_INS_FNOP" class="variant"><a href="#variant.X86_INS_FNOP" class="anchor">§</a><h3 class="code-header">X86_INS_FNOP</h3></section><section id="variant.X86_INS_FNSTCW" class="variant"><a href="#variant.X86_INS_FNSTCW" class="anchor">§</a><h3 class="code-header">X86_INS_FNSTCW</h3></section><section id="variant.X86_INS_FNSTSW" class="variant"><a href="#variant.X86_INS_FNSTSW" class="anchor">§</a><h3 class="code-header">X86_INS_FNSTSW</h3></section><section id="variant.X86_INS_FPATAN" class="variant"><a href="#variant.X86_INS_FPATAN" class="anchor">§</a><h3 class="code-header">X86_INS_FPATAN</h3></section><section id="variant.X86_INS_FSTPNCE" class="variant"><a href="#variant.X86_INS_FSTPNCE" class="anchor">§</a><h3 class="code-header">X86_INS_FSTPNCE</h3></section><section id="variant.X86_INS_FPREM" class="variant"><a href="#variant.X86_INS_FPREM" class="anchor">§</a><h3 class="code-header">X86_INS_FPREM</h3></section><section id="variant.X86_INS_FPREM1" class="variant"><a href="#variant.X86_INS_FPREM1" class="anchor">§</a><h3 class="code-header">X86_INS_FPREM1</h3></section><section id="variant.X86_INS_FPTAN" class="variant"><a href="#variant.X86_INS_FPTAN" class="anchor">§</a><h3 class="code-header">X86_INS_FPTAN</h3></section><section id="variant.X86_INS_FRNDINT" class="variant"><a href="#variant.X86_INS_FRNDINT" class="anchor">§</a><h3 class="code-header">X86_INS_FRNDINT</h3></section><section id="variant.X86_INS_FRSTOR" class="variant"><a href="#variant.X86_INS_FRSTOR" class="anchor">§</a><h3 class="code-header">X86_INS_FRSTOR</h3></section><section id="variant.X86_INS_FNSAVE" class="variant"><a href="#variant.X86_INS_FNSAVE" class="anchor">§</a><h3 class="code-header">X86_INS_FNSAVE</h3></section><section id="variant.X86_INS_FSCALE" class="variant"><a href="#variant.X86_INS_FSCALE" class="anchor">§</a><h3 class="code-header">X86_INS_FSCALE</h3></section><section id="variant.X86_INS_FSETPM" class="variant"><a href="#variant.X86_INS_FSETPM" class="anchor">§</a><h3 class="code-header">X86_INS_FSETPM</h3></section><section id="variant.X86_INS_FSINCOS" class="variant"><a href="#variant.X86_INS_FSINCOS" class="anchor">§</a><h3 class="code-header">X86_INS_FSINCOS</h3></section><section id="variant.X86_INS_FNSTENV" class="variant"><a href="#variant.X86_INS_FNSTENV" class="anchor">§</a><h3 class="code-header">X86_INS_FNSTENV</h3></section><section id="variant.X86_INS_FXAM" class="variant"><a href="#variant.X86_INS_FXAM" class="anchor">§</a><h3 class="code-header">X86_INS_FXAM</h3></section><section id="variant.X86_INS_FXRSTOR" class="variant"><a href="#variant.X86_INS_FXRSTOR" class="anchor">§</a><h3 class="code-header">X86_INS_FXRSTOR</h3></section><section id="variant.X86_INS_FXRSTOR64" class="variant"><a href="#variant.X86_INS_FXRSTOR64" class="anchor">§</a><h3 class="code-header">X86_INS_FXRSTOR64</h3></section><section id="variant.X86_INS_FXSAVE" class="variant"><a href="#variant.X86_INS_FXSAVE" class="anchor">§</a><h3 class="code-header">X86_INS_FXSAVE</h3></section><section id="variant.X86_INS_FXSAVE64" class="variant"><a href="#variant.X86_INS_FXSAVE64" class="anchor">§</a><h3 class="code-header">X86_INS_FXSAVE64</h3></section><section id="variant.X86_INS_FXTRACT" class="variant"><a href="#variant.X86_INS_FXTRACT" class="anchor">§</a><h3 class="code-header">X86_INS_FXTRACT</h3></section><section id="variant.X86_INS_FYL2X" class="variant"><a href="#variant.X86_INS_FYL2X" class="anchor">§</a><h3 class="code-header">X86_INS_FYL2X</h3></section><section id="variant.X86_INS_FYL2XP1" class="variant"><a href="#variant.X86_INS_FYL2XP1" class="anchor">§</a><h3 class="code-header">X86_INS_FYL2XP1</h3></section><section id="variant.X86_INS_GETSEC" class="variant"><a href="#variant.X86_INS_GETSEC" class="anchor">§</a><h3 class="code-header">X86_INS_GETSEC</h3></section><section id="variant.X86_INS_GF2P8AFFINEINVQB" class="variant"><a href="#variant.X86_INS_GF2P8AFFINEINVQB" class="anchor">§</a><h3 class="code-header">X86_INS_GF2P8AFFINEINVQB</h3></section><section id="variant.X86_INS_GF2P8AFFINEQB" class="variant"><a href="#variant.X86_INS_GF2P8AFFINEQB" class="anchor">§</a><h3 class="code-header">X86_INS_GF2P8AFFINEQB</h3></section><section id="variant.X86_INS_GF2P8MULB" class="variant"><a href="#variant.X86_INS_GF2P8MULB" class="anchor">§</a><h3 class="code-header">X86_INS_GF2P8MULB</h3></section><section id="variant.X86_INS_HADDPD" class="variant"><a href="#variant.X86_INS_HADDPD" class="anchor">§</a><h3 class="code-header">X86_INS_HADDPD</h3></section><section id="variant.X86_INS_HADDPS" class="variant"><a href="#variant.X86_INS_HADDPS" class="anchor">§</a><h3 class="code-header">X86_INS_HADDPS</h3></section><section id="variant.X86_INS_HLT" class="variant"><a href="#variant.X86_INS_HLT" class="anchor">§</a><h3 class="code-header">X86_INS_HLT</h3></section><section id="variant.X86_INS_HSUBPD" class="variant"><a href="#variant.X86_INS_HSUBPD" class="anchor">§</a><h3 class="code-header">X86_INS_HSUBPD</h3></section><section id="variant.X86_INS_HSUBPS" class="variant"><a href="#variant.X86_INS_HSUBPS" class="anchor">§</a><h3 class="code-header">X86_INS_HSUBPS</h3></section><section id="variant.X86_INS_IDIV" class="variant"><a href="#variant.X86_INS_IDIV" class="anchor">§</a><h3 class="code-header">X86_INS_IDIV</h3></section><section id="variant.X86_INS_FILD" class="variant"><a href="#variant.X86_INS_FILD" class="anchor">§</a><h3 class="code-header">X86_INS_FILD</h3></section><section id="variant.X86_INS_IMUL" class="variant"><a href="#variant.X86_INS_IMUL" class="anchor">§</a><h3 class="code-header">X86_INS_IMUL</h3></section><section id="variant.X86_INS_IN" class="variant"><a href="#variant.X86_INS_IN" class="anchor">§</a><h3 class="code-header">X86_INS_IN</h3></section><section id="variant.X86_INS_INC" class="variant"><a href="#variant.X86_INS_INC" class="anchor">§</a><h3 class="code-header">X86_INS_INC</h3></section><section id="variant.X86_INS_INCSSPD" class="variant"><a href="#variant.X86_INS_INCSSPD" class="anchor">§</a><h3 class="code-header">X86_INS_INCSSPD</h3></section><section id="variant.X86_INS_INCSSPQ" class="variant"><a href="#variant.X86_INS_INCSSPQ" class="anchor">§</a><h3 class="code-header">X86_INS_INCSSPQ</h3></section><section id="variant.X86_INS_INSB" class="variant"><a href="#variant.X86_INS_INSB" class="anchor">§</a><h3 class="code-header">X86_INS_INSB</h3></section><section id="variant.X86_INS_INSERTPS" class="variant"><a href="#variant.X86_INS_INSERTPS" class="anchor">§</a><h3 class="code-header">X86_INS_INSERTPS</h3></section><section id="variant.X86_INS_INSERTQ" class="variant"><a href="#variant.X86_INS_INSERTQ" class="anchor">§</a><h3 class="code-header">X86_INS_INSERTQ</h3></section><section id="variant.X86_INS_INSD" class="variant"><a href="#variant.X86_INS_INSD" class="anchor">§</a><h3 class="code-header">X86_INS_INSD</h3></section><section id="variant.X86_INS_INSW" class="variant"><a href="#variant.X86_INS_INSW" class="anchor">§</a><h3 class="code-header">X86_INS_INSW</h3></section><section id="variant.X86_INS_INT" class="variant"><a href="#variant.X86_INS_INT" class="anchor">§</a><h3 class="code-header">X86_INS_INT</h3></section><section id="variant.X86_INS_INT1" class="variant"><a href="#variant.X86_INS_INT1" class="anchor">§</a><h3 class="code-header">X86_INS_INT1</h3></section><section id="variant.X86_INS_INT3" class="variant"><a href="#variant.X86_INS_INT3" class="anchor">§</a><h3 class="code-header">X86_INS_INT3</h3></section><section id="variant.X86_INS_INTO" class="variant"><a href="#variant.X86_INS_INTO" class="anchor">§</a><h3 class="code-header">X86_INS_INTO</h3></section><section id="variant.X86_INS_INVD" class="variant"><a href="#variant.X86_INS_INVD" class="anchor">§</a><h3 class="code-header">X86_INS_INVD</h3></section><section id="variant.X86_INS_INVEPT" class="variant"><a href="#variant.X86_INS_INVEPT" class="anchor">§</a><h3 class="code-header">X86_INS_INVEPT</h3></section><section id="variant.X86_INS_INVLPG" class="variant"><a href="#variant.X86_INS_INVLPG" class="anchor">§</a><h3 class="code-header">X86_INS_INVLPG</h3></section><section id="variant.X86_INS_INVLPGA" class="variant"><a href="#variant.X86_INS_INVLPGA" class="anchor">§</a><h3 class="code-header">X86_INS_INVLPGA</h3></section><section id="variant.X86_INS_INVPCID" class="variant"><a href="#variant.X86_INS_INVPCID" class="anchor">§</a><h3 class="code-header">X86_INS_INVPCID</h3></section><section id="variant.X86_INS_INVVPID" class="variant"><a href="#variant.X86_INS_INVVPID" class="anchor">§</a><h3 class="code-header">X86_INS_INVVPID</h3></section><section id="variant.X86_INS_IRET" class="variant"><a href="#variant.X86_INS_IRET" class="anchor">§</a><h3 class="code-header">X86_INS_IRET</h3></section><section id="variant.X86_INS_IRETD" class="variant"><a href="#variant.X86_INS_IRETD" class="anchor">§</a><h3 class="code-header">X86_INS_IRETD</h3></section><section id="variant.X86_INS_IRETQ" class="variant"><a href="#variant.X86_INS_IRETQ" class="anchor">§</a><h3 class="code-header">X86_INS_IRETQ</h3></section><section id="variant.X86_INS_FISTTP" class="variant"><a href="#variant.X86_INS_FISTTP" class="anchor">§</a><h3 class="code-header">X86_INS_FISTTP</h3></section><section id="variant.X86_INS_FIST" class="variant"><a href="#variant.X86_INS_FIST" class="anchor">§</a><h3 class="code-header">X86_INS_FIST</h3></section><section id="variant.X86_INS_FISTP" class="variant"><a href="#variant.X86_INS_FISTP" class="anchor">§</a><h3 class="code-header">X86_INS_FISTP</h3></section><section id="variant.X86_INS_JAE" class="variant"><a href="#variant.X86_INS_JAE" class="anchor">§</a><h3 class="code-header">X86_INS_JAE</h3></section><section id="variant.X86_INS_JA" class="variant"><a href="#variant.X86_INS_JA" class="anchor">§</a><h3 class="code-header">X86_INS_JA</h3></section><section id="variant.X86_INS_JBE" class="variant"><a href="#variant.X86_INS_JBE" class="anchor">§</a><h3 class="code-header">X86_INS_JBE</h3></section><section id="variant.X86_INS_JB" class="variant"><a href="#variant.X86_INS_JB" class="anchor">§</a><h3 class="code-header">X86_INS_JB</h3></section><section id="variant.X86_INS_JCXZ" class="variant"><a href="#variant.X86_INS_JCXZ" class="anchor">§</a><h3 class="code-header">X86_INS_JCXZ</h3></section><section id="variant.X86_INS_JECXZ" class="variant"><a href="#variant.X86_INS_JECXZ" class="anchor">§</a><h3 class="code-header">X86_INS_JECXZ</h3></section><section id="variant.X86_INS_JE" class="variant"><a href="#variant.X86_INS_JE" class="anchor">§</a><h3 class="code-header">X86_INS_JE</h3></section><section id="variant.X86_INS_JGE" class="variant"><a href="#variant.X86_INS_JGE" class="anchor">§</a><h3 class="code-header">X86_INS_JGE</h3></section><section id="variant.X86_INS_JG" class="variant"><a href="#variant.X86_INS_JG" class="anchor">§</a><h3 class="code-header">X86_INS_JG</h3></section><section id="variant.X86_INS_JLE" class="variant"><a href="#variant.X86_INS_JLE" class="anchor">§</a><h3 class="code-header">X86_INS_JLE</h3></section><section id="variant.X86_INS_JL" class="variant"><a href="#variant.X86_INS_JL" class="anchor">§</a><h3 class="code-header">X86_INS_JL</h3></section><section id="variant.X86_INS_JNE" class="variant"><a href="#variant.X86_INS_JNE" class="anchor">§</a><h3 class="code-header">X86_INS_JNE</h3></section><section id="variant.X86_INS_JNO" class="variant"><a href="#variant.X86_INS_JNO" class="anchor">§</a><h3 class="code-header">X86_INS_JNO</h3></section><section id="variant.X86_INS_JNP" class="variant"><a href="#variant.X86_INS_JNP" class="anchor">§</a><h3 class="code-header">X86_INS_JNP</h3></section><section id="variant.X86_INS_JNS" class="variant"><a href="#variant.X86_INS_JNS" class="anchor">§</a><h3 class="code-header">X86_INS_JNS</h3></section><section id="variant.X86_INS_JO" class="variant"><a href="#variant.X86_INS_JO" class="anchor">§</a><h3 class="code-header">X86_INS_JO</h3></section><section id="variant.X86_INS_JP" class="variant"><a href="#variant.X86_INS_JP" class="anchor">§</a><h3 class="code-header">X86_INS_JP</h3></section><section id="variant.X86_INS_JRCXZ" class="variant"><a href="#variant.X86_INS_JRCXZ" class="anchor">§</a><h3 class="code-header">X86_INS_JRCXZ</h3></section><section id="variant.X86_INS_JS" class="variant"><a href="#variant.X86_INS_JS" class="anchor">§</a><h3 class="code-header">X86_INS_JS</h3></section><section id="variant.X86_INS_KADDB" class="variant"><a href="#variant.X86_INS_KADDB" class="anchor">§</a><h3 class="code-header">X86_INS_KADDB</h3></section><section id="variant.X86_INS_KADDD" class="variant"><a href="#variant.X86_INS_KADDD" class="anchor">§</a><h3 class="code-header">X86_INS_KADDD</h3></section><section id="variant.X86_INS_KADDQ" class="variant"><a href="#variant.X86_INS_KADDQ" class="anchor">§</a><h3 class="code-header">X86_INS_KADDQ</h3></section><section id="variant.X86_INS_KADDW" class="variant"><a href="#variant.X86_INS_KADDW" class="anchor">§</a><h3 class="code-header">X86_INS_KADDW</h3></section><section id="variant.X86_INS_KANDB" class="variant"><a href="#variant.X86_INS_KANDB" class="anchor">§</a><h3 class="code-header">X86_INS_KANDB</h3></section><section id="variant.X86_INS_KANDD" class="variant"><a href="#variant.X86_INS_KANDD" class="anchor">§</a><h3 class="code-header">X86_INS_KANDD</h3></section><section id="variant.X86_INS_KANDNB" class="variant"><a href="#variant.X86_INS_KANDNB" class="anchor">§</a><h3 class="code-header">X86_INS_KANDNB</h3></section><section id="variant.X86_INS_KANDND" class="variant"><a href="#variant.X86_INS_KANDND" class="anchor">§</a><h3 class="code-header">X86_INS_KANDND</h3></section><section id="variant.X86_INS_KANDNQ" class="variant"><a href="#variant.X86_INS_KANDNQ" class="anchor">§</a><h3 class="code-header">X86_INS_KANDNQ</h3></section><section id="variant.X86_INS_KANDNW" class="variant"><a href="#variant.X86_INS_KANDNW" class="anchor">§</a><h3 class="code-header">X86_INS_KANDNW</h3></section><section id="variant.X86_INS_KANDQ" class="variant"><a href="#variant.X86_INS_KANDQ" class="anchor">§</a><h3 class="code-header">X86_INS_KANDQ</h3></section><section id="variant.X86_INS_KANDW" class="variant"><a href="#variant.X86_INS_KANDW" class="anchor">§</a><h3 class="code-header">X86_INS_KANDW</h3></section><section id="variant.X86_INS_KMOVB" class="variant"><a href="#variant.X86_INS_KMOVB" class="anchor">§</a><h3 class="code-header">X86_INS_KMOVB</h3></section><section id="variant.X86_INS_KMOVD" class="variant"><a href="#variant.X86_INS_KMOVD" class="anchor">§</a><h3 class="code-header">X86_INS_KMOVD</h3></section><section id="variant.X86_INS_KMOVQ" class="variant"><a href="#variant.X86_INS_KMOVQ" class="anchor">§</a><h3 class="code-header">X86_INS_KMOVQ</h3></section><section id="variant.X86_INS_KMOVW" class="variant"><a href="#variant.X86_INS_KMOVW" class="anchor">§</a><h3 class="code-header">X86_INS_KMOVW</h3></section><section id="variant.X86_INS_KNOTB" class="variant"><a href="#variant.X86_INS_KNOTB" class="anchor">§</a><h3 class="code-header">X86_INS_KNOTB</h3></section><section id="variant.X86_INS_KNOTD" class="variant"><a href="#variant.X86_INS_KNOTD" class="anchor">§</a><h3 class="code-header">X86_INS_KNOTD</h3></section><section id="variant.X86_INS_KNOTQ" class="variant"><a href="#variant.X86_INS_KNOTQ" class="anchor">§</a><h3 class="code-header">X86_INS_KNOTQ</h3></section><section id="variant.X86_INS_KNOTW" class="variant"><a href="#variant.X86_INS_KNOTW" class="anchor">§</a><h3 class="code-header">X86_INS_KNOTW</h3></section><section id="variant.X86_INS_KORB" class="variant"><a href="#variant.X86_INS_KORB" class="anchor">§</a><h3 class="code-header">X86_INS_KORB</h3></section><section id="variant.X86_INS_KORD" class="variant"><a href="#variant.X86_INS_KORD" class="anchor">§</a><h3 class="code-header">X86_INS_KORD</h3></section><section id="variant.X86_INS_KORQ" class="variant"><a href="#variant.X86_INS_KORQ" class="anchor">§</a><h3 class="code-header">X86_INS_KORQ</h3></section><section id="variant.X86_INS_KORTESTB" class="variant"><a href="#variant.X86_INS_KORTESTB" class="anchor">§</a><h3 class="code-header">X86_INS_KORTESTB</h3></section><section id="variant.X86_INS_KORTESTD" class="variant"><a href="#variant.X86_INS_KORTESTD" class="anchor">§</a><h3 class="code-header">X86_INS_KORTESTD</h3></section><section id="variant.X86_INS_KORTESTQ" class="variant"><a href="#variant.X86_INS_KORTESTQ" class="anchor">§</a><h3 class="code-header">X86_INS_KORTESTQ</h3></section><section id="variant.X86_INS_KORTESTW" class="variant"><a href="#variant.X86_INS_KORTESTW" class="anchor">§</a><h3 class="code-header">X86_INS_KORTESTW</h3></section><section id="variant.X86_INS_KORW" class="variant"><a href="#variant.X86_INS_KORW" class="anchor">§</a><h3 class="code-header">X86_INS_KORW</h3></section><section id="variant.X86_INS_KSHIFTLB" class="variant"><a href="#variant.X86_INS_KSHIFTLB" class="anchor">§</a><h3 class="code-header">X86_INS_KSHIFTLB</h3></section><section id="variant.X86_INS_KSHIFTLD" class="variant"><a href="#variant.X86_INS_KSHIFTLD" class="anchor">§</a><h3 class="code-header">X86_INS_KSHIFTLD</h3></section><section id="variant.X86_INS_KSHIFTLQ" class="variant"><a href="#variant.X86_INS_KSHIFTLQ" class="anchor">§</a><h3 class="code-header">X86_INS_KSHIFTLQ</h3></section><section id="variant.X86_INS_KSHIFTLW" class="variant"><a href="#variant.X86_INS_KSHIFTLW" class="anchor">§</a><h3 class="code-header">X86_INS_KSHIFTLW</h3></section><section id="variant.X86_INS_KSHIFTRB" class="variant"><a href="#variant.X86_INS_KSHIFTRB" class="anchor">§</a><h3 class="code-header">X86_INS_KSHIFTRB</h3></section><section id="variant.X86_INS_KSHIFTRD" class="variant"><a href="#variant.X86_INS_KSHIFTRD" class="anchor">§</a><h3 class="code-header">X86_INS_KSHIFTRD</h3></section><section id="variant.X86_INS_KSHIFTRQ" class="variant"><a href="#variant.X86_INS_KSHIFTRQ" class="anchor">§</a><h3 class="code-header">X86_INS_KSHIFTRQ</h3></section><section id="variant.X86_INS_KSHIFTRW" class="variant"><a href="#variant.X86_INS_KSHIFTRW" class="anchor">§</a><h3 class="code-header">X86_INS_KSHIFTRW</h3></section><section id="variant.X86_INS_KTESTB" class="variant"><a href="#variant.X86_INS_KTESTB" class="anchor">§</a><h3 class="code-header">X86_INS_KTESTB</h3></section><section id="variant.X86_INS_KTESTD" class="variant"><a href="#variant.X86_INS_KTESTD" class="anchor">§</a><h3 class="code-header">X86_INS_KTESTD</h3></section><section id="variant.X86_INS_KTESTQ" class="variant"><a href="#variant.X86_INS_KTESTQ" class="anchor">§</a><h3 class="code-header">X86_INS_KTESTQ</h3></section><section id="variant.X86_INS_KTESTW" class="variant"><a href="#variant.X86_INS_KTESTW" class="anchor">§</a><h3 class="code-header">X86_INS_KTESTW</h3></section><section id="variant.X86_INS_KUNPCKBW" class="variant"><a href="#variant.X86_INS_KUNPCKBW" class="anchor">§</a><h3 class="code-header">X86_INS_KUNPCKBW</h3></section><section id="variant.X86_INS_KUNPCKDQ" class="variant"><a href="#variant.X86_INS_KUNPCKDQ" class="anchor">§</a><h3 class="code-header">X86_INS_KUNPCKDQ</h3></section><section id="variant.X86_INS_KUNPCKWD" class="variant"><a href="#variant.X86_INS_KUNPCKWD" class="anchor">§</a><h3 class="code-header">X86_INS_KUNPCKWD</h3></section><section id="variant.X86_INS_KXNORB" class="variant"><a href="#variant.X86_INS_KXNORB" class="anchor">§</a><h3 class="code-header">X86_INS_KXNORB</h3></section><section id="variant.X86_INS_KXNORD" class="variant"><a href="#variant.X86_INS_KXNORD" class="anchor">§</a><h3 class="code-header">X86_INS_KXNORD</h3></section><section id="variant.X86_INS_KXNORQ" class="variant"><a href="#variant.X86_INS_KXNORQ" class="anchor">§</a><h3 class="code-header">X86_INS_KXNORQ</h3></section><section id="variant.X86_INS_KXNORW" class="variant"><a href="#variant.X86_INS_KXNORW" class="anchor">§</a><h3 class="code-header">X86_INS_KXNORW</h3></section><section id="variant.X86_INS_KXORB" class="variant"><a href="#variant.X86_INS_KXORB" class="anchor">§</a><h3 class="code-header">X86_INS_KXORB</h3></section><section id="variant.X86_INS_KXORD" class="variant"><a href="#variant.X86_INS_KXORD" class="anchor">§</a><h3 class="code-header">X86_INS_KXORD</h3></section><section id="variant.X86_INS_KXORQ" class="variant"><a href="#variant.X86_INS_KXORQ" class="anchor">§</a><h3 class="code-header">X86_INS_KXORQ</h3></section><section id="variant.X86_INS_KXORW" class="variant"><a href="#variant.X86_INS_KXORW" class="anchor">§</a><h3 class="code-header">X86_INS_KXORW</h3></section><section id="variant.X86_INS_LAHF" class="variant"><a href="#variant.X86_INS_LAHF" class="anchor">§</a><h3 class="code-header">X86_INS_LAHF</h3></section><section id="variant.X86_INS_LAR" class="variant"><a href="#variant.X86_INS_LAR" class="anchor">§</a><h3 class="code-header">X86_INS_LAR</h3></section><section id="variant.X86_INS_LDDQU" class="variant"><a href="#variant.X86_INS_LDDQU" class="anchor">§</a><h3 class="code-header">X86_INS_LDDQU</h3></section><section id="variant.X86_INS_LDMXCSR" class="variant"><a href="#variant.X86_INS_LDMXCSR" class="anchor">§</a><h3 class="code-header">X86_INS_LDMXCSR</h3></section><section id="variant.X86_INS_LDS" class="variant"><a href="#variant.X86_INS_LDS" class="anchor">§</a><h3 class="code-header">X86_INS_LDS</h3></section><section id="variant.X86_INS_FLDZ" class="variant"><a href="#variant.X86_INS_FLDZ" class="anchor">§</a><h3 class="code-header">X86_INS_FLDZ</h3></section><section id="variant.X86_INS_FLD1" class="variant"><a href="#variant.X86_INS_FLD1" class="anchor">§</a><h3 class="code-header">X86_INS_FLD1</h3></section><section id="variant.X86_INS_FLD" class="variant"><a href="#variant.X86_INS_FLD" class="anchor">§</a><h3 class="code-header">X86_INS_FLD</h3></section><section id="variant.X86_INS_LEA" class="variant"><a href="#variant.X86_INS_LEA" class="anchor">§</a><h3 class="code-header">X86_INS_LEA</h3></section><section id="variant.X86_INS_LEAVE" class="variant"><a href="#variant.X86_INS_LEAVE" class="anchor">§</a><h3 class="code-header">X86_INS_LEAVE</h3></section><section id="variant.X86_INS_LES" class="variant"><a href="#variant.X86_INS_LES" class="anchor">§</a><h3 class="code-header">X86_INS_LES</h3></section><section id="variant.X86_INS_LFENCE" class="variant"><a href="#variant.X86_INS_LFENCE" class="anchor">§</a><h3 class="code-header">X86_INS_LFENCE</h3></section><section id="variant.X86_INS_LFS" class="variant"><a href="#variant.X86_INS_LFS" class="anchor">§</a><h3 class="code-header">X86_INS_LFS</h3></section><section id="variant.X86_INS_LGDT" class="variant"><a href="#variant.X86_INS_LGDT" class="anchor">§</a><h3 class="code-header">X86_INS_LGDT</h3></section><section id="variant.X86_INS_LGS" class="variant"><a href="#variant.X86_INS_LGS" class="anchor">§</a><h3 class="code-header">X86_INS_LGS</h3></section><section id="variant.X86_INS_LIDT" class="variant"><a href="#variant.X86_INS_LIDT" class="anchor">§</a><h3 class="code-header">X86_INS_LIDT</h3></section><section id="variant.X86_INS_LLDT" class="variant"><a href="#variant.X86_INS_LLDT" class="anchor">§</a><h3 class="code-header">X86_INS_LLDT</h3></section><section id="variant.X86_INS_LLWPCB" class="variant"><a href="#variant.X86_INS_LLWPCB" class="anchor">§</a><h3 class="code-header">X86_INS_LLWPCB</h3></section><section id="variant.X86_INS_LMSW" class="variant"><a href="#variant.X86_INS_LMSW" class="anchor">§</a><h3 class="code-header">X86_INS_LMSW</h3></section><section id="variant.X86_INS_LOCK" class="variant"><a href="#variant.X86_INS_LOCK" class="anchor">§</a><h3 class="code-header">X86_INS_LOCK</h3></section><section id="variant.X86_INS_LODSB" class="variant"><a href="#variant.X86_INS_LODSB" class="anchor">§</a><h3 class="code-header">X86_INS_LODSB</h3></section><section id="variant.X86_INS_LODSD" class="variant"><a href="#variant.X86_INS_LODSD" class="anchor">§</a><h3 class="code-header">X86_INS_LODSD</h3></section><section id="variant.X86_INS_LODSQ" class="variant"><a href="#variant.X86_INS_LODSQ" class="anchor">§</a><h3 class="code-header">X86_INS_LODSQ</h3></section><section id="variant.X86_INS_LODSW" class="variant"><a href="#variant.X86_INS_LODSW" class="anchor">§</a><h3 class="code-header">X86_INS_LODSW</h3></section><section id="variant.X86_INS_LOOP" class="variant"><a href="#variant.X86_INS_LOOP" class="anchor">§</a><h3 class="code-header">X86_INS_LOOP</h3></section><section id="variant.X86_INS_LOOPE" class="variant"><a href="#variant.X86_INS_LOOPE" class="anchor">§</a><h3 class="code-header">X86_INS_LOOPE</h3></section><section id="variant.X86_INS_LOOPNE" class="variant"><a href="#variant.X86_INS_LOOPNE" class="anchor">§</a><h3 class="code-header">X86_INS_LOOPNE</h3></section><section id="variant.X86_INS_RETF" class="variant"><a href="#variant.X86_INS_RETF" class="anchor">§</a><h3 class="code-header">X86_INS_RETF</h3></section><section id="variant.X86_INS_RETFQ" class="variant"><a href="#variant.X86_INS_RETFQ" class="anchor">§</a><h3 class="code-header">X86_INS_RETFQ</h3></section><section id="variant.X86_INS_LSL" class="variant"><a href="#variant.X86_INS_LSL" class="anchor">§</a><h3 class="code-header">X86_INS_LSL</h3></section><section id="variant.X86_INS_LSS" class="variant"><a href="#variant.X86_INS_LSS" class="anchor">§</a><h3 class="code-header">X86_INS_LSS</h3></section><section id="variant.X86_INS_LTR" class="variant"><a href="#variant.X86_INS_LTR" class="anchor">§</a><h3 class="code-header">X86_INS_LTR</h3></section><section id="variant.X86_INS_LWPINS" class="variant"><a href="#variant.X86_INS_LWPINS" class="anchor">§</a><h3 class="code-header">X86_INS_LWPINS</h3></section><section id="variant.X86_INS_LWPVAL" class="variant"><a href="#variant.X86_INS_LWPVAL" class="anchor">§</a><h3 class="code-header">X86_INS_LWPVAL</h3></section><section id="variant.X86_INS_LZCNT" class="variant"><a href="#variant.X86_INS_LZCNT" class="anchor">§</a><h3 class="code-header">X86_INS_LZCNT</h3></section><section id="variant.X86_INS_MASKMOVDQU" class="variant"><a href="#variant.X86_INS_MASKMOVDQU" class="anchor">§</a><h3 class="code-header">X86_INS_MASKMOVDQU</h3></section><section id="variant.X86_INS_MAXPD" class="variant"><a href="#variant.X86_INS_MAXPD" class="anchor">§</a><h3 class="code-header">X86_INS_MAXPD</h3></section><section id="variant.X86_INS_MAXPS" class="variant"><a href="#variant.X86_INS_MAXPS" class="anchor">§</a><h3 class="code-header">X86_INS_MAXPS</h3></section><section id="variant.X86_INS_MAXSD" class="variant"><a href="#variant.X86_INS_MAXSD" class="anchor">§</a><h3 class="code-header">X86_INS_MAXSD</h3></section><section id="variant.X86_INS_MAXSS" class="variant"><a href="#variant.X86_INS_MAXSS" class="anchor">§</a><h3 class="code-header">X86_INS_MAXSS</h3></section><section id="variant.X86_INS_MFENCE" class="variant"><a href="#variant.X86_INS_MFENCE" class="anchor">§</a><h3 class="code-header">X86_INS_MFENCE</h3></section><section id="variant.X86_INS_MINPD" class="variant"><a href="#variant.X86_INS_MINPD" class="anchor">§</a><h3 class="code-header">X86_INS_MINPD</h3></section><section id="variant.X86_INS_MINPS" class="variant"><a href="#variant.X86_INS_MINPS" class="anchor">§</a><h3 class="code-header">X86_INS_MINPS</h3></section><section id="variant.X86_INS_MINSD" class="variant"><a href="#variant.X86_INS_MINSD" class="anchor">§</a><h3 class="code-header">X86_INS_MINSD</h3></section><section id="variant.X86_INS_MINSS" class="variant"><a href="#variant.X86_INS_MINSS" class="anchor">§</a><h3 class="code-header">X86_INS_MINSS</h3></section><section id="variant.X86_INS_CVTPD2PI" class="variant"><a href="#variant.X86_INS_CVTPD2PI" class="anchor">§</a><h3 class="code-header">X86_INS_CVTPD2PI</h3></section><section id="variant.X86_INS_CVTPI2PD" class="variant"><a href="#variant.X86_INS_CVTPI2PD" class="anchor">§</a><h3 class="code-header">X86_INS_CVTPI2PD</h3></section><section id="variant.X86_INS_CVTPI2PS" class="variant"><a href="#variant.X86_INS_CVTPI2PS" class="anchor">§</a><h3 class="code-header">X86_INS_CVTPI2PS</h3></section><section id="variant.X86_INS_CVTPS2PI" class="variant"><a href="#variant.X86_INS_CVTPS2PI" class="anchor">§</a><h3 class="code-header">X86_INS_CVTPS2PI</h3></section><section id="variant.X86_INS_CVTTPD2PI" class="variant"><a href="#variant.X86_INS_CVTTPD2PI" class="anchor">§</a><h3 class="code-header">X86_INS_CVTTPD2PI</h3></section><section id="variant.X86_INS_CVTTPS2PI" class="variant"><a href="#variant.X86_INS_CVTTPS2PI" class="anchor">§</a><h3 class="code-header">X86_INS_CVTTPS2PI</h3></section><section id="variant.X86_INS_EMMS" class="variant"><a href="#variant.X86_INS_EMMS" class="anchor">§</a><h3 class="code-header">X86_INS_EMMS</h3></section><section id="variant.X86_INS_MASKMOVQ" class="variant"><a href="#variant.X86_INS_MASKMOVQ" class="anchor">§</a><h3 class="code-header">X86_INS_MASKMOVQ</h3></section><section id="variant.X86_INS_MOVD" class="variant"><a href="#variant.X86_INS_MOVD" class="anchor">§</a><h3 class="code-header">X86_INS_MOVD</h3></section><section id="variant.X86_INS_MOVQ" class="variant"><a href="#variant.X86_INS_MOVQ" class="anchor">§</a><h3 class="code-header">X86_INS_MOVQ</h3></section><section id="variant.X86_INS_MOVDQ2Q" class="variant"><a href="#variant.X86_INS_MOVDQ2Q" class="anchor">§</a><h3 class="code-header">X86_INS_MOVDQ2Q</h3></section><section id="variant.X86_INS_MOVNTQ" class="variant"><a href="#variant.X86_INS_MOVNTQ" class="anchor">§</a><h3 class="code-header">X86_INS_MOVNTQ</h3></section><section id="variant.X86_INS_MOVQ2DQ" class="variant"><a href="#variant.X86_INS_MOVQ2DQ" class="anchor">§</a><h3 class="code-header">X86_INS_MOVQ2DQ</h3></section><section id="variant.X86_INS_PABSB" class="variant"><a href="#variant.X86_INS_PABSB" class="anchor">§</a><h3 class="code-header">X86_INS_PABSB</h3></section><section id="variant.X86_INS_PABSD" class="variant"><a href="#variant.X86_INS_PABSD" class="anchor">§</a><h3 class="code-header">X86_INS_PABSD</h3></section><section id="variant.X86_INS_PABSW" class="variant"><a href="#variant.X86_INS_PABSW" class="anchor">§</a><h3 class="code-header">X86_INS_PABSW</h3></section><section id="variant.X86_INS_PACKSSDW" class="variant"><a href="#variant.X86_INS_PACKSSDW" class="anchor">§</a><h3 class="code-header">X86_INS_PACKSSDW</h3></section><section id="variant.X86_INS_PACKSSWB" class="variant"><a href="#variant.X86_INS_PACKSSWB" class="anchor">§</a><h3 class="code-header">X86_INS_PACKSSWB</h3></section><section id="variant.X86_INS_PACKUSWB" class="variant"><a href="#variant.X86_INS_PACKUSWB" class="anchor">§</a><h3 class="code-header">X86_INS_PACKUSWB</h3></section><section id="variant.X86_INS_PADDB" class="variant"><a href="#variant.X86_INS_PADDB" class="anchor">§</a><h3 class="code-header">X86_INS_PADDB</h3></section><section id="variant.X86_INS_PADDD" class="variant"><a href="#variant.X86_INS_PADDD" class="anchor">§</a><h3 class="code-header">X86_INS_PADDD</h3></section><section id="variant.X86_INS_PADDQ" class="variant"><a href="#variant.X86_INS_PADDQ" class="anchor">§</a><h3 class="code-header">X86_INS_PADDQ</h3></section><section id="variant.X86_INS_PADDSB" class="variant"><a href="#variant.X86_INS_PADDSB" class="anchor">§</a><h3 class="code-header">X86_INS_PADDSB</h3></section><section id="variant.X86_INS_PADDSW" class="variant"><a href="#variant.X86_INS_PADDSW" class="anchor">§</a><h3 class="code-header">X86_INS_PADDSW</h3></section><section id="variant.X86_INS_PADDUSB" class="variant"><a href="#variant.X86_INS_PADDUSB" class="anchor">§</a><h3 class="code-header">X86_INS_PADDUSB</h3></section><section id="variant.X86_INS_PADDUSW" class="variant"><a href="#variant.X86_INS_PADDUSW" class="anchor">§</a><h3 class="code-header">X86_INS_PADDUSW</h3></section><section id="variant.X86_INS_PADDW" class="variant"><a href="#variant.X86_INS_PADDW" class="anchor">§</a><h3 class="code-header">X86_INS_PADDW</h3></section><section id="variant.X86_INS_PALIGNR" class="variant"><a href="#variant.X86_INS_PALIGNR" class="anchor">§</a><h3 class="code-header">X86_INS_PALIGNR</h3></section><section id="variant.X86_INS_PANDN" class="variant"><a href="#variant.X86_INS_PANDN" class="anchor">§</a><h3 class="code-header">X86_INS_PANDN</h3></section><section id="variant.X86_INS_PAND" class="variant"><a href="#variant.X86_INS_PAND" class="anchor">§</a><h3 class="code-header">X86_INS_PAND</h3></section><section id="variant.X86_INS_PAVGB" class="variant"><a href="#variant.X86_INS_PAVGB" class="anchor">§</a><h3 class="code-header">X86_INS_PAVGB</h3></section><section id="variant.X86_INS_PAVGW" class="variant"><a href="#variant.X86_INS_PAVGW" class="anchor">§</a><h3 class="code-header">X86_INS_PAVGW</h3></section><section id="variant.X86_INS_PCMPEQB" class="variant"><a href="#variant.X86_INS_PCMPEQB" class="anchor">§</a><h3 class="code-header">X86_INS_PCMPEQB</h3></section><section id="variant.X86_INS_PCMPEQD" class="variant"><a href="#variant.X86_INS_PCMPEQD" class="anchor">§</a><h3 class="code-header">X86_INS_PCMPEQD</h3></section><section id="variant.X86_INS_PCMPEQW" class="variant"><a href="#variant.X86_INS_PCMPEQW" class="anchor">§</a><h3 class="code-header">X86_INS_PCMPEQW</h3></section><section id="variant.X86_INS_PCMPGTB" class="variant"><a href="#variant.X86_INS_PCMPGTB" class="anchor">§</a><h3 class="code-header">X86_INS_PCMPGTB</h3></section><section id="variant.X86_INS_PCMPGTD" class="variant"><a href="#variant.X86_INS_PCMPGTD" class="anchor">§</a><h3 class="code-header">X86_INS_PCMPGTD</h3></section><section id="variant.X86_INS_PCMPGTW" class="variant"><a href="#variant.X86_INS_PCMPGTW" class="anchor">§</a><h3 class="code-header">X86_INS_PCMPGTW</h3></section><section id="variant.X86_INS_PEXTRW" class="variant"><a href="#variant.X86_INS_PEXTRW" class="anchor">§</a><h3 class="code-header">X86_INS_PEXTRW</h3></section><section id="variant.X86_INS_PHADDD" class="variant"><a href="#variant.X86_INS_PHADDD" class="anchor">§</a><h3 class="code-header">X86_INS_PHADDD</h3></section><section id="variant.X86_INS_PHADDSW" class="variant"><a href="#variant.X86_INS_PHADDSW" class="anchor">§</a><h3 class="code-header">X86_INS_PHADDSW</h3></section><section id="variant.X86_INS_PHADDW" class="variant"><a href="#variant.X86_INS_PHADDW" class="anchor">§</a><h3 class="code-header">X86_INS_PHADDW</h3></section><section id="variant.X86_INS_PHSUBD" class="variant"><a href="#variant.X86_INS_PHSUBD" class="anchor">§</a><h3 class="code-header">X86_INS_PHSUBD</h3></section><section id="variant.X86_INS_PHSUBSW" class="variant"><a href="#variant.X86_INS_PHSUBSW" class="anchor">§</a><h3 class="code-header">X86_INS_PHSUBSW</h3></section><section id="variant.X86_INS_PHSUBW" class="variant"><a href="#variant.X86_INS_PHSUBW" class="anchor">§</a><h3 class="code-header">X86_INS_PHSUBW</h3></section><section id="variant.X86_INS_PINSRW" class="variant"><a href="#variant.X86_INS_PINSRW" class="anchor">§</a><h3 class="code-header">X86_INS_PINSRW</h3></section><section id="variant.X86_INS_PMADDUBSW" class="variant"><a href="#variant.X86_INS_PMADDUBSW" class="anchor">§</a><h3 class="code-header">X86_INS_PMADDUBSW</h3></section><section id="variant.X86_INS_PMADDWD" class="variant"><a href="#variant.X86_INS_PMADDWD" class="anchor">§</a><h3 class="code-header">X86_INS_PMADDWD</h3></section><section id="variant.X86_INS_PMAXSW" class="variant"><a href="#variant.X86_INS_PMAXSW" class="anchor">§</a><h3 class="code-header">X86_INS_PMAXSW</h3></section><section id="variant.X86_INS_PMAXUB" class="variant"><a href="#variant.X86_INS_PMAXUB" class="anchor">§</a><h3 class="code-header">X86_INS_PMAXUB</h3></section><section id="variant.X86_INS_PMINSW" class="variant"><a href="#variant.X86_INS_PMINSW" class="anchor">§</a><h3 class="code-header">X86_INS_PMINSW</h3></section><section id="variant.X86_INS_PMINUB" class="variant"><a href="#variant.X86_INS_PMINUB" class="anchor">§</a><h3 class="code-header">X86_INS_PMINUB</h3></section><section id="variant.X86_INS_PMOVMSKB" class="variant"><a href="#variant.X86_INS_PMOVMSKB" class="anchor">§</a><h3 class="code-header">X86_INS_PMOVMSKB</h3></section><section id="variant.X86_INS_PMULHRSW" class="variant"><a href="#variant.X86_INS_PMULHRSW" class="anchor">§</a><h3 class="code-header">X86_INS_PMULHRSW</h3></section><section id="variant.X86_INS_PMULHUW" class="variant"><a href="#variant.X86_INS_PMULHUW" class="anchor">§</a><h3 class="code-header">X86_INS_PMULHUW</h3></section><section id="variant.X86_INS_PMULHW" class="variant"><a href="#variant.X86_INS_PMULHW" class="anchor">§</a><h3 class="code-header">X86_INS_PMULHW</h3></section><section id="variant.X86_INS_PMULLW" class="variant"><a href="#variant.X86_INS_PMULLW" class="anchor">§</a><h3 class="code-header">X86_INS_PMULLW</h3></section><section id="variant.X86_INS_PMULUDQ" class="variant"><a href="#variant.X86_INS_PMULUDQ" class="anchor">§</a><h3 class="code-header">X86_INS_PMULUDQ</h3></section><section id="variant.X86_INS_POR" class="variant"><a href="#variant.X86_INS_POR" class="anchor">§</a><h3 class="code-header">X86_INS_POR</h3></section><section id="variant.X86_INS_PSADBW" class="variant"><a href="#variant.X86_INS_PSADBW" class="anchor">§</a><h3 class="code-header">X86_INS_PSADBW</h3></section><section id="variant.X86_INS_PSHUFB" class="variant"><a href="#variant.X86_INS_PSHUFB" class="anchor">§</a><h3 class="code-header">X86_INS_PSHUFB</h3></section><section id="variant.X86_INS_PSHUFW" class="variant"><a href="#variant.X86_INS_PSHUFW" class="anchor">§</a><h3 class="code-header">X86_INS_PSHUFW</h3></section><section id="variant.X86_INS_PSIGNB" class="variant"><a href="#variant.X86_INS_PSIGNB" class="anchor">§</a><h3 class="code-header">X86_INS_PSIGNB</h3></section><section id="variant.X86_INS_PSIGND" class="variant"><a href="#variant.X86_INS_PSIGND" class="anchor">§</a><h3 class="code-header">X86_INS_PSIGND</h3></section><section id="variant.X86_INS_PSIGNW" class="variant"><a href="#variant.X86_INS_PSIGNW" class="anchor">§</a><h3 class="code-header">X86_INS_PSIGNW</h3></section><section id="variant.X86_INS_PSLLD" class="variant"><a href="#variant.X86_INS_PSLLD" class="anchor">§</a><h3 class="code-header">X86_INS_PSLLD</h3></section><section id="variant.X86_INS_PSLLQ" class="variant"><a href="#variant.X86_INS_PSLLQ" class="anchor">§</a><h3 class="code-header">X86_INS_PSLLQ</h3></section><section id="variant.X86_INS_PSLLW" class="variant"><a href="#variant.X86_INS_PSLLW" class="anchor">§</a><h3 class="code-header">X86_INS_PSLLW</h3></section><section id="variant.X86_INS_PSRAD" class="variant"><a href="#variant.X86_INS_PSRAD" class="anchor">§</a><h3 class="code-header">X86_INS_PSRAD</h3></section><section id="variant.X86_INS_PSRAW" class="variant"><a href="#variant.X86_INS_PSRAW" class="anchor">§</a><h3 class="code-header">X86_INS_PSRAW</h3></section><section id="variant.X86_INS_PSRLD" class="variant"><a href="#variant.X86_INS_PSRLD" class="anchor">§</a><h3 class="code-header">X86_INS_PSRLD</h3></section><section id="variant.X86_INS_PSRLQ" class="variant"><a href="#variant.X86_INS_PSRLQ" class="anchor">§</a><h3 class="code-header">X86_INS_PSRLQ</h3></section><section id="variant.X86_INS_PSRLW" class="variant"><a href="#variant.X86_INS_PSRLW" class="anchor">§</a><h3 class="code-header">X86_INS_PSRLW</h3></section><section id="variant.X86_INS_PSUBB" class="variant"><a href="#variant.X86_INS_PSUBB" class="anchor">§</a><h3 class="code-header">X86_INS_PSUBB</h3></section><section id="variant.X86_INS_PSUBD" class="variant"><a href="#variant.X86_INS_PSUBD" class="anchor">§</a><h3 class="code-header">X86_INS_PSUBD</h3></section><section id="variant.X86_INS_PSUBQ" class="variant"><a href="#variant.X86_INS_PSUBQ" class="anchor">§</a><h3 class="code-header">X86_INS_PSUBQ</h3></section><section id="variant.X86_INS_PSUBSB" class="variant"><a href="#variant.X86_INS_PSUBSB" class="anchor">§</a><h3 class="code-header">X86_INS_PSUBSB</h3></section><section id="variant.X86_INS_PSUBSW" class="variant"><a href="#variant.X86_INS_PSUBSW" class="anchor">§</a><h3 class="code-header">X86_INS_PSUBSW</h3></section><section id="variant.X86_INS_PSUBUSB" class="variant"><a href="#variant.X86_INS_PSUBUSB" class="anchor">§</a><h3 class="code-header">X86_INS_PSUBUSB</h3></section><section id="variant.X86_INS_PSUBUSW" class="variant"><a href="#variant.X86_INS_PSUBUSW" class="anchor">§</a><h3 class="code-header">X86_INS_PSUBUSW</h3></section><section id="variant.X86_INS_PSUBW" class="variant"><a href="#variant.X86_INS_PSUBW" class="anchor">§</a><h3 class="code-header">X86_INS_PSUBW</h3></section><section id="variant.X86_INS_PUNPCKHBW" class="variant"><a href="#variant.X86_INS_PUNPCKHBW" class="anchor">§</a><h3 class="code-header">X86_INS_PUNPCKHBW</h3></section><section id="variant.X86_INS_PUNPCKHDQ" class="variant"><a href="#variant.X86_INS_PUNPCKHDQ" class="anchor">§</a><h3 class="code-header">X86_INS_PUNPCKHDQ</h3></section><section id="variant.X86_INS_PUNPCKHWD" class="variant"><a href="#variant.X86_INS_PUNPCKHWD" class="anchor">§</a><h3 class="code-header">X86_INS_PUNPCKHWD</h3></section><section id="variant.X86_INS_PUNPCKLBW" class="variant"><a href="#variant.X86_INS_PUNPCKLBW" class="anchor">§</a><h3 class="code-header">X86_INS_PUNPCKLBW</h3></section><section id="variant.X86_INS_PUNPCKLDQ" class="variant"><a href="#variant.X86_INS_PUNPCKLDQ" class="anchor">§</a><h3 class="code-header">X86_INS_PUNPCKLDQ</h3></section><section id="variant.X86_INS_PUNPCKLWD" class="variant"><a href="#variant.X86_INS_PUNPCKLWD" class="anchor">§</a><h3 class="code-header">X86_INS_PUNPCKLWD</h3></section><section id="variant.X86_INS_PXOR" class="variant"><a href="#variant.X86_INS_PXOR" class="anchor">§</a><h3 class="code-header">X86_INS_PXOR</h3></section><section id="variant.X86_INS_MONITORX" class="variant"><a href="#variant.X86_INS_MONITORX" class="anchor">§</a><h3 class="code-header">X86_INS_MONITORX</h3></section><section id="variant.X86_INS_MONITOR" class="variant"><a href="#variant.X86_INS_MONITOR" class="anchor">§</a><h3 class="code-header">X86_INS_MONITOR</h3></section><section id="variant.X86_INS_MONTMUL" class="variant"><a href="#variant.X86_INS_MONTMUL" class="anchor">§</a><h3 class="code-header">X86_INS_MONTMUL</h3></section><section id="variant.X86_INS_MOV" class="variant"><a href="#variant.X86_INS_MOV" class="anchor">§</a><h3 class="code-header">X86_INS_MOV</h3></section><section id="variant.X86_INS_MOVABS" class="variant"><a href="#variant.X86_INS_MOVABS" class="anchor">§</a><h3 class="code-header">X86_INS_MOVABS</h3></section><section id="variant.X86_INS_MOVAPD" class="variant"><a href="#variant.X86_INS_MOVAPD" class="anchor">§</a><h3 class="code-header">X86_INS_MOVAPD</h3></section><section id="variant.X86_INS_MOVAPS" class="variant"><a href="#variant.X86_INS_MOVAPS" class="anchor">§</a><h3 class="code-header">X86_INS_MOVAPS</h3></section><section id="variant.X86_INS_MOVBE" class="variant"><a href="#variant.X86_INS_MOVBE" class="anchor">§</a><h3 class="code-header">X86_INS_MOVBE</h3></section><section id="variant.X86_INS_MOVDDUP" class="variant"><a href="#variant.X86_INS_MOVDDUP" class="anchor">§</a><h3 class="code-header">X86_INS_MOVDDUP</h3></section><section id="variant.X86_INS_MOVDIR64B" class="variant"><a href="#variant.X86_INS_MOVDIR64B" class="anchor">§</a><h3 class="code-header">X86_INS_MOVDIR64B</h3></section><section id="variant.X86_INS_MOVDIRI" class="variant"><a href="#variant.X86_INS_MOVDIRI" class="anchor">§</a><h3 class="code-header">X86_INS_MOVDIRI</h3></section><section id="variant.X86_INS_MOVDQA" class="variant"><a href="#variant.X86_INS_MOVDQA" class="anchor">§</a><h3 class="code-header">X86_INS_MOVDQA</h3></section><section id="variant.X86_INS_MOVDQU" class="variant"><a href="#variant.X86_INS_MOVDQU" class="anchor">§</a><h3 class="code-header">X86_INS_MOVDQU</h3></section><section id="variant.X86_INS_MOVHLPS" class="variant"><a href="#variant.X86_INS_MOVHLPS" class="anchor">§</a><h3 class="code-header">X86_INS_MOVHLPS</h3></section><section id="variant.X86_INS_MOVHPD" class="variant"><a href="#variant.X86_INS_MOVHPD" class="anchor">§</a><h3 class="code-header">X86_INS_MOVHPD</h3></section><section id="variant.X86_INS_MOVHPS" class="variant"><a href="#variant.X86_INS_MOVHPS" class="anchor">§</a><h3 class="code-header">X86_INS_MOVHPS</h3></section><section id="variant.X86_INS_MOVLHPS" class="variant"><a href="#variant.X86_INS_MOVLHPS" class="anchor">§</a><h3 class="code-header">X86_INS_MOVLHPS</h3></section><section id="variant.X86_INS_MOVLPD" class="variant"><a href="#variant.X86_INS_MOVLPD" class="anchor">§</a><h3 class="code-header">X86_INS_MOVLPD</h3></section><section id="variant.X86_INS_MOVLPS" class="variant"><a href="#variant.X86_INS_MOVLPS" class="anchor">§</a><h3 class="code-header">X86_INS_MOVLPS</h3></section><section id="variant.X86_INS_MOVMSKPD" class="variant"><a href="#variant.X86_INS_MOVMSKPD" class="anchor">§</a><h3 class="code-header">X86_INS_MOVMSKPD</h3></section><section id="variant.X86_INS_MOVMSKPS" class="variant"><a href="#variant.X86_INS_MOVMSKPS" class="anchor">§</a><h3 class="code-header">X86_INS_MOVMSKPS</h3></section><section id="variant.X86_INS_MOVNTDQA" class="variant"><a href="#variant.X86_INS_MOVNTDQA" class="anchor">§</a><h3 class="code-header">X86_INS_MOVNTDQA</h3></section><section id="variant.X86_INS_MOVNTDQ" class="variant"><a href="#variant.X86_INS_MOVNTDQ" class="anchor">§</a><h3 class="code-header">X86_INS_MOVNTDQ</h3></section><section id="variant.X86_INS_MOVNTI" class="variant"><a href="#variant.X86_INS_MOVNTI" class="anchor">§</a><h3 class="code-header">X86_INS_MOVNTI</h3></section><section id="variant.X86_INS_MOVNTPD" class="variant"><a href="#variant.X86_INS_MOVNTPD" class="anchor">§</a><h3 class="code-header">X86_INS_MOVNTPD</h3></section><section id="variant.X86_INS_MOVNTPS" class="variant"><a href="#variant.X86_INS_MOVNTPS" class="anchor">§</a><h3 class="code-header">X86_INS_MOVNTPS</h3></section><section id="variant.X86_INS_MOVNTSD" class="variant"><a href="#variant.X86_INS_MOVNTSD" class="anchor">§</a><h3 class="code-header">X86_INS_MOVNTSD</h3></section><section id="variant.X86_INS_MOVNTSS" class="variant"><a href="#variant.X86_INS_MOVNTSS" class="anchor">§</a><h3 class="code-header">X86_INS_MOVNTSS</h3></section><section id="variant.X86_INS_MOVSB" class="variant"><a href="#variant.X86_INS_MOVSB" class="anchor">§</a><h3 class="code-header">X86_INS_MOVSB</h3></section><section id="variant.X86_INS_MOVSD" class="variant"><a href="#variant.X86_INS_MOVSD" class="anchor">§</a><h3 class="code-header">X86_INS_MOVSD</h3></section><section id="variant.X86_INS_MOVSHDUP" class="variant"><a href="#variant.X86_INS_MOVSHDUP" class="anchor">§</a><h3 class="code-header">X86_INS_MOVSHDUP</h3></section><section id="variant.X86_INS_MOVSLDUP" class="variant"><a href="#variant.X86_INS_MOVSLDUP" class="anchor">§</a><h3 class="code-header">X86_INS_MOVSLDUP</h3></section><section id="variant.X86_INS_MOVSQ" class="variant"><a href="#variant.X86_INS_MOVSQ" class="anchor">§</a><h3 class="code-header">X86_INS_MOVSQ</h3></section><section id="variant.X86_INS_MOVSS" class="variant"><a href="#variant.X86_INS_MOVSS" class="anchor">§</a><h3 class="code-header">X86_INS_MOVSS</h3></section><section id="variant.X86_INS_MOVSW" class="variant"><a href="#variant.X86_INS_MOVSW" class="anchor">§</a><h3 class="code-header">X86_INS_MOVSW</h3></section><section id="variant.X86_INS_MOVSX" class="variant"><a href="#variant.X86_INS_MOVSX" class="anchor">§</a><h3 class="code-header">X86_INS_MOVSX</h3></section><section id="variant.X86_INS_MOVSXD" class="variant"><a href="#variant.X86_INS_MOVSXD" class="anchor">§</a><h3 class="code-header">X86_INS_MOVSXD</h3></section><section id="variant.X86_INS_MOVUPD" class="variant"><a href="#variant.X86_INS_MOVUPD" class="anchor">§</a><h3 class="code-header">X86_INS_MOVUPD</h3></section><section id="variant.X86_INS_MOVUPS" class="variant"><a href="#variant.X86_INS_MOVUPS" class="anchor">§</a><h3 class="code-header">X86_INS_MOVUPS</h3></section><section id="variant.X86_INS_MOVZX" class="variant"><a href="#variant.X86_INS_MOVZX" class="anchor">§</a><h3 class="code-header">X86_INS_MOVZX</h3></section><section id="variant.X86_INS_MPSADBW" class="variant"><a href="#variant.X86_INS_MPSADBW" class="anchor">§</a><h3 class="code-header">X86_INS_MPSADBW</h3></section><section id="variant.X86_INS_MUL" class="variant"><a href="#variant.X86_INS_MUL" class="anchor">§</a><h3 class="code-header">X86_INS_MUL</h3></section><section id="variant.X86_INS_MULPD" class="variant"><a href="#variant.X86_INS_MULPD" class="anchor">§</a><h3 class="code-header">X86_INS_MULPD</h3></section><section id="variant.X86_INS_MULPS" class="variant"><a href="#variant.X86_INS_MULPS" class="anchor">§</a><h3 class="code-header">X86_INS_MULPS</h3></section><section id="variant.X86_INS_MULSD" class="variant"><a href="#variant.X86_INS_MULSD" class="anchor">§</a><h3 class="code-header">X86_INS_MULSD</h3></section><section id="variant.X86_INS_MULSS" class="variant"><a href="#variant.X86_INS_MULSS" class="anchor">§</a><h3 class="code-header">X86_INS_MULSS</h3></section><section id="variant.X86_INS_MULX" class="variant"><a href="#variant.X86_INS_MULX" class="anchor">§</a><h3 class="code-header">X86_INS_MULX</h3></section><section id="variant.X86_INS_FMUL" class="variant"><a href="#variant.X86_INS_FMUL" class="anchor">§</a><h3 class="code-header">X86_INS_FMUL</h3></section><section id="variant.X86_INS_FIMUL" class="variant"><a href="#variant.X86_INS_FIMUL" class="anchor">§</a><h3 class="code-header">X86_INS_FIMUL</h3></section><section id="variant.X86_INS_FMULP" class="variant"><a href="#variant.X86_INS_FMULP" class="anchor">§</a><h3 class="code-header">X86_INS_FMULP</h3></section><section id="variant.X86_INS_MWAITX" class="variant"><a href="#variant.X86_INS_MWAITX" class="anchor">§</a><h3 class="code-header">X86_INS_MWAITX</h3></section><section id="variant.X86_INS_MWAIT" class="variant"><a href="#variant.X86_INS_MWAIT" class="anchor">§</a><h3 class="code-header">X86_INS_MWAIT</h3></section><section id="variant.X86_INS_NEG" class="variant"><a href="#variant.X86_INS_NEG" class="anchor">§</a><h3 class="code-header">X86_INS_NEG</h3></section><section id="variant.X86_INS_NOP" class="variant"><a href="#variant.X86_INS_NOP" class="anchor">§</a><h3 class="code-header">X86_INS_NOP</h3></section><section id="variant.X86_INS_NOT" class="variant"><a href="#variant.X86_INS_NOT" class="anchor">§</a><h3 class="code-header">X86_INS_NOT</h3></section><section id="variant.X86_INS_OR" class="variant"><a href="#variant.X86_INS_OR" class="anchor">§</a><h3 class="code-header">X86_INS_OR</h3></section><section id="variant.X86_INS_ORPD" class="variant"><a href="#variant.X86_INS_ORPD" class="anchor">§</a><h3 class="code-header">X86_INS_ORPD</h3></section><section id="variant.X86_INS_ORPS" class="variant"><a href="#variant.X86_INS_ORPS" class="anchor">§</a><h3 class="code-header">X86_INS_ORPS</h3></section><section id="variant.X86_INS_OUT" class="variant"><a href="#variant.X86_INS_OUT" class="anchor">§</a><h3 class="code-header">X86_INS_OUT</h3></section><section id="variant.X86_INS_OUTSB" class="variant"><a href="#variant.X86_INS_OUTSB" class="anchor">§</a><h3 class="code-header">X86_INS_OUTSB</h3></section><section id="variant.X86_INS_OUTSD" class="variant"><a href="#variant.X86_INS_OUTSD" class="anchor">§</a><h3 class="code-header">X86_INS_OUTSD</h3></section><section id="variant.X86_INS_OUTSW" class="variant"><a href="#variant.X86_INS_OUTSW" class="anchor">§</a><h3 class="code-header">X86_INS_OUTSW</h3></section><section id="variant.X86_INS_PACKUSDW" class="variant"><a href="#variant.X86_INS_PACKUSDW" class="anchor">§</a><h3 class="code-header">X86_INS_PACKUSDW</h3></section><section id="variant.X86_INS_PAUSE" class="variant"><a href="#variant.X86_INS_PAUSE" class="anchor">§</a><h3 class="code-header">X86_INS_PAUSE</h3></section><section id="variant.X86_INS_PAVGUSB" class="variant"><a href="#variant.X86_INS_PAVGUSB" class="anchor">§</a><h3 class="code-header">X86_INS_PAVGUSB</h3></section><section id="variant.X86_INS_PBLENDVB" class="variant"><a href="#variant.X86_INS_PBLENDVB" class="anchor">§</a><h3 class="code-header">X86_INS_PBLENDVB</h3></section><section id="variant.X86_INS_PBLENDW" class="variant"><a href="#variant.X86_INS_PBLENDW" class="anchor">§</a><h3 class="code-header">X86_INS_PBLENDW</h3></section><section id="variant.X86_INS_PCLMULQDQ" class="variant"><a href="#variant.X86_INS_PCLMULQDQ" class="anchor">§</a><h3 class="code-header">X86_INS_PCLMULQDQ</h3></section><section id="variant.X86_INS_PCMPEQQ" class="variant"><a href="#variant.X86_INS_PCMPEQQ" class="anchor">§</a><h3 class="code-header">X86_INS_PCMPEQQ</h3></section><section id="variant.X86_INS_PCMPESTRI" class="variant"><a href="#variant.X86_INS_PCMPESTRI" class="anchor">§</a><h3 class="code-header">X86_INS_PCMPESTRI</h3></section><section id="variant.X86_INS_PCMPESTRM" class="variant"><a href="#variant.X86_INS_PCMPESTRM" class="anchor">§</a><h3 class="code-header">X86_INS_PCMPESTRM</h3></section><section id="variant.X86_INS_PCMPGTQ" class="variant"><a href="#variant.X86_INS_PCMPGTQ" class="anchor">§</a><h3 class="code-header">X86_INS_PCMPGTQ</h3></section><section id="variant.X86_INS_PCMPISTRI" class="variant"><a href="#variant.X86_INS_PCMPISTRI" class="anchor">§</a><h3 class="code-header">X86_INS_PCMPISTRI</h3></section><section id="variant.X86_INS_PCMPISTRM" class="variant"><a href="#variant.X86_INS_PCMPISTRM" class="anchor">§</a><h3 class="code-header">X86_INS_PCMPISTRM</h3></section><section id="variant.X86_INS_PCONFIG" class="variant"><a href="#variant.X86_INS_PCONFIG" class="anchor">§</a><h3 class="code-header">X86_INS_PCONFIG</h3></section><section id="variant.X86_INS_PDEP" class="variant"><a href="#variant.X86_INS_PDEP" class="anchor">§</a><h3 class="code-header">X86_INS_PDEP</h3></section><section id="variant.X86_INS_PEXT" class="variant"><a href="#variant.X86_INS_PEXT" class="anchor">§</a><h3 class="code-header">X86_INS_PEXT</h3></section><section id="variant.X86_INS_PEXTRB" class="variant"><a href="#variant.X86_INS_PEXTRB" class="anchor">§</a><h3 class="code-header">X86_INS_PEXTRB</h3></section><section id="variant.X86_INS_PEXTRD" class="variant"><a href="#variant.X86_INS_PEXTRD" class="anchor">§</a><h3 class="code-header">X86_INS_PEXTRD</h3></section><section id="variant.X86_INS_PEXTRQ" class="variant"><a href="#variant.X86_INS_PEXTRQ" class="anchor">§</a><h3 class="code-header">X86_INS_PEXTRQ</h3></section><section id="variant.X86_INS_PF2ID" class="variant"><a href="#variant.X86_INS_PF2ID" class="anchor">§</a><h3 class="code-header">X86_INS_PF2ID</h3></section><section id="variant.X86_INS_PF2IW" class="variant"><a href="#variant.X86_INS_PF2IW" class="anchor">§</a><h3 class="code-header">X86_INS_PF2IW</h3></section><section id="variant.X86_INS_PFACC" class="variant"><a href="#variant.X86_INS_PFACC" class="anchor">§</a><h3 class="code-header">X86_INS_PFACC</h3></section><section id="variant.X86_INS_PFADD" class="variant"><a href="#variant.X86_INS_PFADD" class="anchor">§</a><h3 class="code-header">X86_INS_PFADD</h3></section><section id="variant.X86_INS_PFCMPEQ" class="variant"><a href="#variant.X86_INS_PFCMPEQ" class="anchor">§</a><h3 class="code-header">X86_INS_PFCMPEQ</h3></section><section id="variant.X86_INS_PFCMPGE" class="variant"><a href="#variant.X86_INS_PFCMPGE" class="anchor">§</a><h3 class="code-header">X86_INS_PFCMPGE</h3></section><section id="variant.X86_INS_PFCMPGT" class="variant"><a href="#variant.X86_INS_PFCMPGT" class="anchor">§</a><h3 class="code-header">X86_INS_PFCMPGT</h3></section><section id="variant.X86_INS_PFMAX" class="variant"><a href="#variant.X86_INS_PFMAX" class="anchor">§</a><h3 class="code-header">X86_INS_PFMAX</h3></section><section id="variant.X86_INS_PFMIN" class="variant"><a href="#variant.X86_INS_PFMIN" class="anchor">§</a><h3 class="code-header">X86_INS_PFMIN</h3></section><section id="variant.X86_INS_PFMUL" class="variant"><a href="#variant.X86_INS_PFMUL" class="anchor">§</a><h3 class="code-header">X86_INS_PFMUL</h3></section><section id="variant.X86_INS_PFNACC" class="variant"><a href="#variant.X86_INS_PFNACC" class="anchor">§</a><h3 class="code-header">X86_INS_PFNACC</h3></section><section id="variant.X86_INS_PFPNACC" class="variant"><a href="#variant.X86_INS_PFPNACC" class="anchor">§</a><h3 class="code-header">X86_INS_PFPNACC</h3></section><section id="variant.X86_INS_PFRCPIT1" class="variant"><a href="#variant.X86_INS_PFRCPIT1" class="anchor">§</a><h3 class="code-header">X86_INS_PFRCPIT1</h3></section><section id="variant.X86_INS_PFRCPIT2" class="variant"><a href="#variant.X86_INS_PFRCPIT2" class="anchor">§</a><h3 class="code-header">X86_INS_PFRCPIT2</h3></section><section id="variant.X86_INS_PFRCP" class="variant"><a href="#variant.X86_INS_PFRCP" class="anchor">§</a><h3 class="code-header">X86_INS_PFRCP</h3></section><section id="variant.X86_INS_PFRSQIT1" class="variant"><a href="#variant.X86_INS_PFRSQIT1" class="anchor">§</a><h3 class="code-header">X86_INS_PFRSQIT1</h3></section><section id="variant.X86_INS_PFRSQRT" class="variant"><a href="#variant.X86_INS_PFRSQRT" class="anchor">§</a><h3 class="code-header">X86_INS_PFRSQRT</h3></section><section id="variant.X86_INS_PFSUBR" class="variant"><a href="#variant.X86_INS_PFSUBR" class="anchor">§</a><h3 class="code-header">X86_INS_PFSUBR</h3></section><section id="variant.X86_INS_PFSUB" class="variant"><a href="#variant.X86_INS_PFSUB" class="anchor">§</a><h3 class="code-header">X86_INS_PFSUB</h3></section><section id="variant.X86_INS_PHMINPOSUW" class="variant"><a href="#variant.X86_INS_PHMINPOSUW" class="anchor">§</a><h3 class="code-header">X86_INS_PHMINPOSUW</h3></section><section id="variant.X86_INS_PI2FD" class="variant"><a href="#variant.X86_INS_PI2FD" class="anchor">§</a><h3 class="code-header">X86_INS_PI2FD</h3></section><section id="variant.X86_INS_PI2FW" class="variant"><a href="#variant.X86_INS_PI2FW" class="anchor">§</a><h3 class="code-header">X86_INS_PI2FW</h3></section><section id="variant.X86_INS_PINSRB" class="variant"><a href="#variant.X86_INS_PINSRB" class="anchor">§</a><h3 class="code-header">X86_INS_PINSRB</h3></section><section id="variant.X86_INS_PINSRD" class="variant"><a href="#variant.X86_INS_PINSRD" class="anchor">§</a><h3 class="code-header">X86_INS_PINSRD</h3></section><section id="variant.X86_INS_PINSRQ" class="variant"><a href="#variant.X86_INS_PINSRQ" class="anchor">§</a><h3 class="code-header">X86_INS_PINSRQ</h3></section><section id="variant.X86_INS_PMAXSB" class="variant"><a href="#variant.X86_INS_PMAXSB" class="anchor">§</a><h3 class="code-header">X86_INS_PMAXSB</h3></section><section id="variant.X86_INS_PMAXSD" class="variant"><a href="#variant.X86_INS_PMAXSD" class="anchor">§</a><h3 class="code-header">X86_INS_PMAXSD</h3></section><section id="variant.X86_INS_PMAXUD" class="variant"><a href="#variant.X86_INS_PMAXUD" class="anchor">§</a><h3 class="code-header">X86_INS_PMAXUD</h3></section><section id="variant.X86_INS_PMAXUW" class="variant"><a href="#variant.X86_INS_PMAXUW" class="anchor">§</a><h3 class="code-header">X86_INS_PMAXUW</h3></section><section id="variant.X86_INS_PMINSB" class="variant"><a href="#variant.X86_INS_PMINSB" class="anchor">§</a><h3 class="code-header">X86_INS_PMINSB</h3></section><section id="variant.X86_INS_PMINSD" class="variant"><a href="#variant.X86_INS_PMINSD" class="anchor">§</a><h3 class="code-header">X86_INS_PMINSD</h3></section><section id="variant.X86_INS_PMINUD" class="variant"><a href="#variant.X86_INS_PMINUD" class="anchor">§</a><h3 class="code-header">X86_INS_PMINUD</h3></section><section id="variant.X86_INS_PMINUW" class="variant"><a href="#variant.X86_INS_PMINUW" class="anchor">§</a><h3 class="code-header">X86_INS_PMINUW</h3></section><section id="variant.X86_INS_PMOVSXBD" class="variant"><a href="#variant.X86_INS_PMOVSXBD" class="anchor">§</a><h3 class="code-header">X86_INS_PMOVSXBD</h3></section><section id="variant.X86_INS_PMOVSXBQ" class="variant"><a href="#variant.X86_INS_PMOVSXBQ" class="anchor">§</a><h3 class="code-header">X86_INS_PMOVSXBQ</h3></section><section id="variant.X86_INS_PMOVSXBW" class="variant"><a href="#variant.X86_INS_PMOVSXBW" class="anchor">§</a><h3 class="code-header">X86_INS_PMOVSXBW</h3></section><section id="variant.X86_INS_PMOVSXDQ" class="variant"><a href="#variant.X86_INS_PMOVSXDQ" class="anchor">§</a><h3 class="code-header">X86_INS_PMOVSXDQ</h3></section><section id="variant.X86_INS_PMOVSXWD" class="variant"><a href="#variant.X86_INS_PMOVSXWD" class="anchor">§</a><h3 class="code-header">X86_INS_PMOVSXWD</h3></section><section id="variant.X86_INS_PMOVSXWQ" class="variant"><a href="#variant.X86_INS_PMOVSXWQ" class="anchor">§</a><h3 class="code-header">X86_INS_PMOVSXWQ</h3></section><section id="variant.X86_INS_PMOVZXBD" class="variant"><a href="#variant.X86_INS_PMOVZXBD" class="anchor">§</a><h3 class="code-header">X86_INS_PMOVZXBD</h3></section><section id="variant.X86_INS_PMOVZXBQ" class="variant"><a href="#variant.X86_INS_PMOVZXBQ" class="anchor">§</a><h3 class="code-header">X86_INS_PMOVZXBQ</h3></section><section id="variant.X86_INS_PMOVZXBW" class="variant"><a href="#variant.X86_INS_PMOVZXBW" class="anchor">§</a><h3 class="code-header">X86_INS_PMOVZXBW</h3></section><section id="variant.X86_INS_PMOVZXDQ" class="variant"><a href="#variant.X86_INS_PMOVZXDQ" class="anchor">§</a><h3 class="code-header">X86_INS_PMOVZXDQ</h3></section><section id="variant.X86_INS_PMOVZXWD" class="variant"><a href="#variant.X86_INS_PMOVZXWD" class="anchor">§</a><h3 class="code-header">X86_INS_PMOVZXWD</h3></section><section id="variant.X86_INS_PMOVZXWQ" class="variant"><a href="#variant.X86_INS_PMOVZXWQ" class="anchor">§</a><h3 class="code-header">X86_INS_PMOVZXWQ</h3></section><section id="variant.X86_INS_PMULDQ" class="variant"><a href="#variant.X86_INS_PMULDQ" class="anchor">§</a><h3 class="code-header">X86_INS_PMULDQ</h3></section><section id="variant.X86_INS_PMULHRW" class="variant"><a href="#variant.X86_INS_PMULHRW" class="anchor">§</a><h3 class="code-header">X86_INS_PMULHRW</h3></section><section id="variant.X86_INS_PMULLD" class="variant"><a href="#variant.X86_INS_PMULLD" class="anchor">§</a><h3 class="code-header">X86_INS_PMULLD</h3></section><section id="variant.X86_INS_POP" class="variant"><a href="#variant.X86_INS_POP" class="anchor">§</a><h3 class="code-header">X86_INS_POP</h3></section><section id="variant.X86_INS_POPAW" class="variant"><a href="#variant.X86_INS_POPAW" class="anchor">§</a><h3 class="code-header">X86_INS_POPAW</h3></section><section id="variant.X86_INS_POPAL" class="variant"><a href="#variant.X86_INS_POPAL" class="anchor">§</a><h3 class="code-header">X86_INS_POPAL</h3></section><section id="variant.X86_INS_POPCNT" class="variant"><a href="#variant.X86_INS_POPCNT" class="anchor">§</a><h3 class="code-header">X86_INS_POPCNT</h3></section><section id="variant.X86_INS_POPF" class="variant"><a href="#variant.X86_INS_POPF" class="anchor">§</a><h3 class="code-header">X86_INS_POPF</h3></section><section id="variant.X86_INS_POPFD" class="variant"><a href="#variant.X86_INS_POPFD" class="anchor">§</a><h3 class="code-header">X86_INS_POPFD</h3></section><section id="variant.X86_INS_POPFQ" class="variant"><a href="#variant.X86_INS_POPFQ" class="anchor">§</a><h3 class="code-header">X86_INS_POPFQ</h3></section><section id="variant.X86_INS_PREFETCH" class="variant"><a href="#variant.X86_INS_PREFETCH" class="anchor">§</a><h3 class="code-header">X86_INS_PREFETCH</h3></section><section id="variant.X86_INS_PREFETCHNTA" class="variant"><a href="#variant.X86_INS_PREFETCHNTA" class="anchor">§</a><h3 class="code-header">X86_INS_PREFETCHNTA</h3></section><section id="variant.X86_INS_PREFETCHT0" class="variant"><a href="#variant.X86_INS_PREFETCHT0" class="anchor">§</a><h3 class="code-header">X86_INS_PREFETCHT0</h3></section><section id="variant.X86_INS_PREFETCHT1" class="variant"><a href="#variant.X86_INS_PREFETCHT1" class="anchor">§</a><h3 class="code-header">X86_INS_PREFETCHT1</h3></section><section id="variant.X86_INS_PREFETCHT2" class="variant"><a href="#variant.X86_INS_PREFETCHT2" class="anchor">§</a><h3 class="code-header">X86_INS_PREFETCHT2</h3></section><section id="variant.X86_INS_PREFETCHW" class="variant"><a href="#variant.X86_INS_PREFETCHW" class="anchor">§</a><h3 class="code-header">X86_INS_PREFETCHW</h3></section><section id="variant.X86_INS_PREFETCHWT1" class="variant"><a href="#variant.X86_INS_PREFETCHWT1" class="anchor">§</a><h3 class="code-header">X86_INS_PREFETCHWT1</h3></section><section id="variant.X86_INS_PSHUFD" class="variant"><a href="#variant.X86_INS_PSHUFD" class="anchor">§</a><h3 class="code-header">X86_INS_PSHUFD</h3></section><section id="variant.X86_INS_PSHUFHW" class="variant"><a href="#variant.X86_INS_PSHUFHW" class="anchor">§</a><h3 class="code-header">X86_INS_PSHUFHW</h3></section><section id="variant.X86_INS_PSHUFLW" class="variant"><a href="#variant.X86_INS_PSHUFLW" class="anchor">§</a><h3 class="code-header">X86_INS_PSHUFLW</h3></section><section id="variant.X86_INS_PSLLDQ" class="variant"><a href="#variant.X86_INS_PSLLDQ" class="anchor">§</a><h3 class="code-header">X86_INS_PSLLDQ</h3></section><section id="variant.X86_INS_PSRLDQ" class="variant"><a href="#variant.X86_INS_PSRLDQ" class="anchor">§</a><h3 class="code-header">X86_INS_PSRLDQ</h3></section><section id="variant.X86_INS_PSWAPD" class="variant"><a href="#variant.X86_INS_PSWAPD" class="anchor">§</a><h3 class="code-header">X86_INS_PSWAPD</h3></section><section id="variant.X86_INS_PTEST" class="variant"><a href="#variant.X86_INS_PTEST" class="anchor">§</a><h3 class="code-header">X86_INS_PTEST</h3></section><section id="variant.X86_INS_PTWRITE" class="variant"><a href="#variant.X86_INS_PTWRITE" class="anchor">§</a><h3 class="code-header">X86_INS_PTWRITE</h3></section><section id="variant.X86_INS_PUNPCKHQDQ" class="variant"><a href="#variant.X86_INS_PUNPCKHQDQ" class="anchor">§</a><h3 class="code-header">X86_INS_PUNPCKHQDQ</h3></section><section id="variant.X86_INS_PUNPCKLQDQ" class="variant"><a href="#variant.X86_INS_PUNPCKLQDQ" class="anchor">§</a><h3 class="code-header">X86_INS_PUNPCKLQDQ</h3></section><section id="variant.X86_INS_PUSH" class="variant"><a href="#variant.X86_INS_PUSH" class="anchor">§</a><h3 class="code-header">X86_INS_PUSH</h3></section><section id="variant.X86_INS_PUSHAW" class="variant"><a href="#variant.X86_INS_PUSHAW" class="anchor">§</a><h3 class="code-header">X86_INS_PUSHAW</h3></section><section id="variant.X86_INS_PUSHAL" class="variant"><a href="#variant.X86_INS_PUSHAL" class="anchor">§</a><h3 class="code-header">X86_INS_PUSHAL</h3></section><section id="variant.X86_INS_PUSHF" class="variant"><a href="#variant.X86_INS_PUSHF" class="anchor">§</a><h3 class="code-header">X86_INS_PUSHF</h3></section><section id="variant.X86_INS_PUSHFD" class="variant"><a href="#variant.X86_INS_PUSHFD" class="anchor">§</a><h3 class="code-header">X86_INS_PUSHFD</h3></section><section id="variant.X86_INS_PUSHFQ" class="variant"><a href="#variant.X86_INS_PUSHFQ" class="anchor">§</a><h3 class="code-header">X86_INS_PUSHFQ</h3></section><section id="variant.X86_INS_RCL" class="variant"><a href="#variant.X86_INS_RCL" class="anchor">§</a><h3 class="code-header">X86_INS_RCL</h3></section><section id="variant.X86_INS_RCPPS" class="variant"><a href="#variant.X86_INS_RCPPS" class="anchor">§</a><h3 class="code-header">X86_INS_RCPPS</h3></section><section id="variant.X86_INS_RCPSS" class="variant"><a href="#variant.X86_INS_RCPSS" class="anchor">§</a><h3 class="code-header">X86_INS_RCPSS</h3></section><section id="variant.X86_INS_RCR" class="variant"><a href="#variant.X86_INS_RCR" class="anchor">§</a><h3 class="code-header">X86_INS_RCR</h3></section><section id="variant.X86_INS_RDFSBASE" class="variant"><a href="#variant.X86_INS_RDFSBASE" class="anchor">§</a><h3 class="code-header">X86_INS_RDFSBASE</h3></section><section id="variant.X86_INS_RDGSBASE" class="variant"><a href="#variant.X86_INS_RDGSBASE" class="anchor">§</a><h3 class="code-header">X86_INS_RDGSBASE</h3></section><section id="variant.X86_INS_RDMSR" class="variant"><a href="#variant.X86_INS_RDMSR" class="anchor">§</a><h3 class="code-header">X86_INS_RDMSR</h3></section><section id="variant.X86_INS_RDPID" class="variant"><a href="#variant.X86_INS_RDPID" class="anchor">§</a><h3 class="code-header">X86_INS_RDPID</h3></section><section id="variant.X86_INS_RDPKRU" class="variant"><a href="#variant.X86_INS_RDPKRU" class="anchor">§</a><h3 class="code-header">X86_INS_RDPKRU</h3></section><section id="variant.X86_INS_RDPMC" class="variant"><a href="#variant.X86_INS_RDPMC" class="anchor">§</a><h3 class="code-header">X86_INS_RDPMC</h3></section><section id="variant.X86_INS_RDRAND" class="variant"><a href="#variant.X86_INS_RDRAND" class="anchor">§</a><h3 class="code-header">X86_INS_RDRAND</h3></section><section id="variant.X86_INS_RDSEED" class="variant"><a href="#variant.X86_INS_RDSEED" class="anchor">§</a><h3 class="code-header">X86_INS_RDSEED</h3></section><section id="variant.X86_INS_RDSSPD" class="variant"><a href="#variant.X86_INS_RDSSPD" class="anchor">§</a><h3 class="code-header">X86_INS_RDSSPD</h3></section><section id="variant.X86_INS_RDSSPQ" class="variant"><a href="#variant.X86_INS_RDSSPQ" class="anchor">§</a><h3 class="code-header">X86_INS_RDSSPQ</h3></section><section id="variant.X86_INS_RDTSC" class="variant"><a href="#variant.X86_INS_RDTSC" class="anchor">§</a><h3 class="code-header">X86_INS_RDTSC</h3></section><section id="variant.X86_INS_RDTSCP" class="variant"><a href="#variant.X86_INS_RDTSCP" class="anchor">§</a><h3 class="code-header">X86_INS_RDTSCP</h3></section><section id="variant.X86_INS_REPNE" class="variant"><a href="#variant.X86_INS_REPNE" class="anchor">§</a><h3 class="code-header">X86_INS_REPNE</h3></section><section id="variant.X86_INS_REP" class="variant"><a href="#variant.X86_INS_REP" class="anchor">§</a><h3 class="code-header">X86_INS_REP</h3></section><section id="variant.X86_INS_RET" class="variant"><a href="#variant.X86_INS_RET" class="anchor">§</a><h3 class="code-header">X86_INS_RET</h3></section><section id="variant.X86_INS_REX64" class="variant"><a href="#variant.X86_INS_REX64" class="anchor">§</a><h3 class="code-header">X86_INS_REX64</h3></section><section id="variant.X86_INS_ROL" class="variant"><a href="#variant.X86_INS_ROL" class="anchor">§</a><h3 class="code-header">X86_INS_ROL</h3></section><section id="variant.X86_INS_ROR" class="variant"><a href="#variant.X86_INS_ROR" class="anchor">§</a><h3 class="code-header">X86_INS_ROR</h3></section><section id="variant.X86_INS_RORX" class="variant"><a href="#variant.X86_INS_RORX" class="anchor">§</a><h3 class="code-header">X86_INS_RORX</h3></section><section id="variant.X86_INS_ROUNDPD" class="variant"><a href="#variant.X86_INS_ROUNDPD" class="anchor">§</a><h3 class="code-header">X86_INS_ROUNDPD</h3></section><section id="variant.X86_INS_ROUNDPS" class="variant"><a href="#variant.X86_INS_ROUNDPS" class="anchor">§</a><h3 class="code-header">X86_INS_ROUNDPS</h3></section><section id="variant.X86_INS_ROUNDSD" class="variant"><a href="#variant.X86_INS_ROUNDSD" class="anchor">§</a><h3 class="code-header">X86_INS_ROUNDSD</h3></section><section id="variant.X86_INS_ROUNDSS" class="variant"><a href="#variant.X86_INS_ROUNDSS" class="anchor">§</a><h3 class="code-header">X86_INS_ROUNDSS</h3></section><section id="variant.X86_INS_RSM" class="variant"><a href="#variant.X86_INS_RSM" class="anchor">§</a><h3 class="code-header">X86_INS_RSM</h3></section><section id="variant.X86_INS_RSQRTPS" class="variant"><a href="#variant.X86_INS_RSQRTPS" class="anchor">§</a><h3 class="code-header">X86_INS_RSQRTPS</h3></section><section id="variant.X86_INS_RSQRTSS" class="variant"><a href="#variant.X86_INS_RSQRTSS" class="anchor">§</a><h3 class="code-header">X86_INS_RSQRTSS</h3></section><section id="variant.X86_INS_RSTORSSP" class="variant"><a href="#variant.X86_INS_RSTORSSP" class="anchor">§</a><h3 class="code-header">X86_INS_RSTORSSP</h3></section><section id="variant.X86_INS_SAHF" class="variant"><a href="#variant.X86_INS_SAHF" class="anchor">§</a><h3 class="code-header">X86_INS_SAHF</h3></section><section id="variant.X86_INS_SAL" class="variant"><a href="#variant.X86_INS_SAL" class="anchor">§</a><h3 class="code-header">X86_INS_SAL</h3></section><section id="variant.X86_INS_SALC" class="variant"><a href="#variant.X86_INS_SALC" class="anchor">§</a><h3 class="code-header">X86_INS_SALC</h3></section><section id="variant.X86_INS_SAR" class="variant"><a href="#variant.X86_INS_SAR" class="anchor">§</a><h3 class="code-header">X86_INS_SAR</h3></section><section id="variant.X86_INS_SARX" class="variant"><a href="#variant.X86_INS_SARX" class="anchor">§</a><h3 class="code-header">X86_INS_SARX</h3></section><section id="variant.X86_INS_SAVEPREVSSP" class="variant"><a href="#variant.X86_INS_SAVEPREVSSP" class="anchor">§</a><h3 class="code-header">X86_INS_SAVEPREVSSP</h3></section><section id="variant.X86_INS_SBB" class="variant"><a href="#variant.X86_INS_SBB" class="anchor">§</a><h3 class="code-header">X86_INS_SBB</h3></section><section id="variant.X86_INS_SCASB" class="variant"><a href="#variant.X86_INS_SCASB" class="anchor">§</a><h3 class="code-header">X86_INS_SCASB</h3></section><section id="variant.X86_INS_SCASD" class="variant"><a href="#variant.X86_INS_SCASD" class="anchor">§</a><h3 class="code-header">X86_INS_SCASD</h3></section><section id="variant.X86_INS_SCASQ" class="variant"><a href="#variant.X86_INS_SCASQ" class="anchor">§</a><h3 class="code-header">X86_INS_SCASQ</h3></section><section id="variant.X86_INS_SCASW" class="variant"><a href="#variant.X86_INS_SCASW" class="anchor">§</a><h3 class="code-header">X86_INS_SCASW</h3></section><section id="variant.X86_INS_SETAE" class="variant"><a href="#variant.X86_INS_SETAE" class="anchor">§</a><h3 class="code-header">X86_INS_SETAE</h3></section><section id="variant.X86_INS_SETA" class="variant"><a href="#variant.X86_INS_SETA" class="anchor">§</a><h3 class="code-header">X86_INS_SETA</h3></section><section id="variant.X86_INS_SETBE" class="variant"><a href="#variant.X86_INS_SETBE" class="anchor">§</a><h3 class="code-header">X86_INS_SETBE</h3></section><section id="variant.X86_INS_SETB" class="variant"><a href="#variant.X86_INS_SETB" class="anchor">§</a><h3 class="code-header">X86_INS_SETB</h3></section><section id="variant.X86_INS_SETE" class="variant"><a href="#variant.X86_INS_SETE" class="anchor">§</a><h3 class="code-header">X86_INS_SETE</h3></section><section id="variant.X86_INS_SETGE" class="variant"><a href="#variant.X86_INS_SETGE" class="anchor">§</a><h3 class="code-header">X86_INS_SETGE</h3></section><section id="variant.X86_INS_SETG" class="variant"><a href="#variant.X86_INS_SETG" class="anchor">§</a><h3 class="code-header">X86_INS_SETG</h3></section><section id="variant.X86_INS_SETLE" class="variant"><a href="#variant.X86_INS_SETLE" class="anchor">§</a><h3 class="code-header">X86_INS_SETLE</h3></section><section id="variant.X86_INS_SETL" class="variant"><a href="#variant.X86_INS_SETL" class="anchor">§</a><h3 class="code-header">X86_INS_SETL</h3></section><section id="variant.X86_INS_SETNE" class="variant"><a href="#variant.X86_INS_SETNE" class="anchor">§</a><h3 class="code-header">X86_INS_SETNE</h3></section><section id="variant.X86_INS_SETNO" class="variant"><a href="#variant.X86_INS_SETNO" class="anchor">§</a><h3 class="code-header">X86_INS_SETNO</h3></section><section id="variant.X86_INS_SETNP" class="variant"><a href="#variant.X86_INS_SETNP" class="anchor">§</a><h3 class="code-header">X86_INS_SETNP</h3></section><section id="variant.X86_INS_SETNS" class="variant"><a href="#variant.X86_INS_SETNS" class="anchor">§</a><h3 class="code-header">X86_INS_SETNS</h3></section><section id="variant.X86_INS_SETO" class="variant"><a href="#variant.X86_INS_SETO" class="anchor">§</a><h3 class="code-header">X86_INS_SETO</h3></section><section id="variant.X86_INS_SETP" class="variant"><a href="#variant.X86_INS_SETP" class="anchor">§</a><h3 class="code-header">X86_INS_SETP</h3></section><section id="variant.X86_INS_SETSSBSY" class="variant"><a href="#variant.X86_INS_SETSSBSY" class="anchor">§</a><h3 class="code-header">X86_INS_SETSSBSY</h3></section><section id="variant.X86_INS_SETS" class="variant"><a href="#variant.X86_INS_SETS" class="anchor">§</a><h3 class="code-header">X86_INS_SETS</h3></section><section id="variant.X86_INS_SFENCE" class="variant"><a href="#variant.X86_INS_SFENCE" class="anchor">§</a><h3 class="code-header">X86_INS_SFENCE</h3></section><section id="variant.X86_INS_SGDT" class="variant"><a href="#variant.X86_INS_SGDT" class="anchor">§</a><h3 class="code-header">X86_INS_SGDT</h3></section><section id="variant.X86_INS_SHA1MSG1" class="variant"><a href="#variant.X86_INS_SHA1MSG1" class="anchor">§</a><h3 class="code-header">X86_INS_SHA1MSG1</h3></section><section id="variant.X86_INS_SHA1MSG2" class="variant"><a href="#variant.X86_INS_SHA1MSG2" class="anchor">§</a><h3 class="code-header">X86_INS_SHA1MSG2</h3></section><section id="variant.X86_INS_SHA1NEXTE" class="variant"><a href="#variant.X86_INS_SHA1NEXTE" class="anchor">§</a><h3 class="code-header">X86_INS_SHA1NEXTE</h3></section><section id="variant.X86_INS_SHA1RNDS4" class="variant"><a href="#variant.X86_INS_SHA1RNDS4" class="anchor">§</a><h3 class="code-header">X86_INS_SHA1RNDS4</h3></section><section id="variant.X86_INS_SHA256MSG1" class="variant"><a href="#variant.X86_INS_SHA256MSG1" class="anchor">§</a><h3 class="code-header">X86_INS_SHA256MSG1</h3></section><section id="variant.X86_INS_SHA256MSG2" class="variant"><a href="#variant.X86_INS_SHA256MSG2" class="anchor">§</a><h3 class="code-header">X86_INS_SHA256MSG2</h3></section><section id="variant.X86_INS_SHA256RNDS2" class="variant"><a href="#variant.X86_INS_SHA256RNDS2" class="anchor">§</a><h3 class="code-header">X86_INS_SHA256RNDS2</h3></section><section id="variant.X86_INS_SHL" class="variant"><a href="#variant.X86_INS_SHL" class="anchor">§</a><h3 class="code-header">X86_INS_SHL</h3></section><section id="variant.X86_INS_SHLD" class="variant"><a href="#variant.X86_INS_SHLD" class="anchor">§</a><h3 class="code-header">X86_INS_SHLD</h3></section><section id="variant.X86_INS_SHLX" class="variant"><a href="#variant.X86_INS_SHLX" class="anchor">§</a><h3 class="code-header">X86_INS_SHLX</h3></section><section id="variant.X86_INS_SHR" class="variant"><a href="#variant.X86_INS_SHR" class="anchor">§</a><h3 class="code-header">X86_INS_SHR</h3></section><section id="variant.X86_INS_SHRD" class="variant"><a href="#variant.X86_INS_SHRD" class="anchor">§</a><h3 class="code-header">X86_INS_SHRD</h3></section><section id="variant.X86_INS_SHRX" class="variant"><a href="#variant.X86_INS_SHRX" class="anchor">§</a><h3 class="code-header">X86_INS_SHRX</h3></section><section id="variant.X86_INS_SHUFPD" class="variant"><a href="#variant.X86_INS_SHUFPD" class="anchor">§</a><h3 class="code-header">X86_INS_SHUFPD</h3></section><section id="variant.X86_INS_SHUFPS" class="variant"><a href="#variant.X86_INS_SHUFPS" class="anchor">§</a><h3 class="code-header">X86_INS_SHUFPS</h3></section><section id="variant.X86_INS_SIDT" class="variant"><a href="#variant.X86_INS_SIDT" class="anchor">§</a><h3 class="code-header">X86_INS_SIDT</h3></section><section id="variant.X86_INS_FSIN" class="variant"><a href="#variant.X86_INS_FSIN" class="anchor">§</a><h3 class="code-header">X86_INS_FSIN</h3></section><section id="variant.X86_INS_SKINIT" class="variant"><a href="#variant.X86_INS_SKINIT" class="anchor">§</a><h3 class="code-header">X86_INS_SKINIT</h3></section><section id="variant.X86_INS_SLDT" class="variant"><a href="#variant.X86_INS_SLDT" class="anchor">§</a><h3 class="code-header">X86_INS_SLDT</h3></section><section id="variant.X86_INS_SLWPCB" class="variant"><a href="#variant.X86_INS_SLWPCB" class="anchor">§</a><h3 class="code-header">X86_INS_SLWPCB</h3></section><section id="variant.X86_INS_SMSW" class="variant"><a href="#variant.X86_INS_SMSW" class="anchor">§</a><h3 class="code-header">X86_INS_SMSW</h3></section><section id="variant.X86_INS_SQRTPD" class="variant"><a href="#variant.X86_INS_SQRTPD" class="anchor">§</a><h3 class="code-header">X86_INS_SQRTPD</h3></section><section id="variant.X86_INS_SQRTPS" class="variant"><a href="#variant.X86_INS_SQRTPS" class="anchor">§</a><h3 class="code-header">X86_INS_SQRTPS</h3></section><section id="variant.X86_INS_SQRTSD" class="variant"><a href="#variant.X86_INS_SQRTSD" class="anchor">§</a><h3 class="code-header">X86_INS_SQRTSD</h3></section><section id="variant.X86_INS_SQRTSS" class="variant"><a href="#variant.X86_INS_SQRTSS" class="anchor">§</a><h3 class="code-header">X86_INS_SQRTSS</h3></section><section id="variant.X86_INS_FSQRT" class="variant"><a href="#variant.X86_INS_FSQRT" class="anchor">§</a><h3 class="code-header">X86_INS_FSQRT</h3></section><section id="variant.X86_INS_STAC" class="variant"><a href="#variant.X86_INS_STAC" class="anchor">§</a><h3 class="code-header">X86_INS_STAC</h3></section><section id="variant.X86_INS_STC" class="variant"><a href="#variant.X86_INS_STC" class="anchor">§</a><h3 class="code-header">X86_INS_STC</h3></section><section id="variant.X86_INS_STD" class="variant"><a href="#variant.X86_INS_STD" class="anchor">§</a><h3 class="code-header">X86_INS_STD</h3></section><section id="variant.X86_INS_STGI" class="variant"><a href="#variant.X86_INS_STGI" class="anchor">§</a><h3 class="code-header">X86_INS_STGI</h3></section><section id="variant.X86_INS_STI" class="variant"><a href="#variant.X86_INS_STI" class="anchor">§</a><h3 class="code-header">X86_INS_STI</h3></section><section id="variant.X86_INS_STMXCSR" class="variant"><a href="#variant.X86_INS_STMXCSR" class="anchor">§</a><h3 class="code-header">X86_INS_STMXCSR</h3></section><section id="variant.X86_INS_STOSB" class="variant"><a href="#variant.X86_INS_STOSB" class="anchor">§</a><h3 class="code-header">X86_INS_STOSB</h3></section><section id="variant.X86_INS_STOSD" class="variant"><a href="#variant.X86_INS_STOSD" class="anchor">§</a><h3 class="code-header">X86_INS_STOSD</h3></section><section id="variant.X86_INS_STOSQ" class="variant"><a href="#variant.X86_INS_STOSQ" class="anchor">§</a><h3 class="code-header">X86_INS_STOSQ</h3></section><section id="variant.X86_INS_STOSW" class="variant"><a href="#variant.X86_INS_STOSW" class="anchor">§</a><h3 class="code-header">X86_INS_STOSW</h3></section><section id="variant.X86_INS_STR" class="variant"><a href="#variant.X86_INS_STR" class="anchor">§</a><h3 class="code-header">X86_INS_STR</h3></section><section id="variant.X86_INS_FST" class="variant"><a href="#variant.X86_INS_FST" class="anchor">§</a><h3 class="code-header">X86_INS_FST</h3></section><section id="variant.X86_INS_FSTP" class="variant"><a href="#variant.X86_INS_FSTP" class="anchor">§</a><h3 class="code-header">X86_INS_FSTP</h3></section><section id="variant.X86_INS_SUB" class="variant"><a href="#variant.X86_INS_SUB" class="anchor">§</a><h3 class="code-header">X86_INS_SUB</h3></section><section id="variant.X86_INS_SUBPD" class="variant"><a href="#variant.X86_INS_SUBPD" class="anchor">§</a><h3 class="code-header">X86_INS_SUBPD</h3></section><section id="variant.X86_INS_SUBPS" class="variant"><a href="#variant.X86_INS_SUBPS" class="anchor">§</a><h3 class="code-header">X86_INS_SUBPS</h3></section><section id="variant.X86_INS_FSUBR" class="variant"><a href="#variant.X86_INS_FSUBR" class="anchor">§</a><h3 class="code-header">X86_INS_FSUBR</h3></section><section id="variant.X86_INS_FISUBR" class="variant"><a href="#variant.X86_INS_FISUBR" class="anchor">§</a><h3 class="code-header">X86_INS_FISUBR</h3></section><section id="variant.X86_INS_FSUBRP" class="variant"><a href="#variant.X86_INS_FSUBRP" class="anchor">§</a><h3 class="code-header">X86_INS_FSUBRP</h3></section><section id="variant.X86_INS_SUBSD" class="variant"><a href="#variant.X86_INS_SUBSD" class="anchor">§</a><h3 class="code-header">X86_INS_SUBSD</h3></section><section id="variant.X86_INS_SUBSS" class="variant"><a href="#variant.X86_INS_SUBSS" class="anchor">§</a><h3 class="code-header">X86_INS_SUBSS</h3></section><section id="variant.X86_INS_FSUB" class="variant"><a href="#variant.X86_INS_FSUB" class="anchor">§</a><h3 class="code-header">X86_INS_FSUB</h3></section><section id="variant.X86_INS_FISUB" class="variant"><a href="#variant.X86_INS_FISUB" class="anchor">§</a><h3 class="code-header">X86_INS_FISUB</h3></section><section id="variant.X86_INS_FSUBP" class="variant"><a href="#variant.X86_INS_FSUBP" class="anchor">§</a><h3 class="code-header">X86_INS_FSUBP</h3></section><section id="variant.X86_INS_SWAPGS" class="variant"><a href="#variant.X86_INS_SWAPGS" class="anchor">§</a><h3 class="code-header">X86_INS_SWAPGS</h3></section><section id="variant.X86_INS_SYSCALL" class="variant"><a href="#variant.X86_INS_SYSCALL" class="anchor">§</a><h3 class="code-header">X86_INS_SYSCALL</h3></section><section id="variant.X86_INS_SYSENTER" class="variant"><a href="#variant.X86_INS_SYSENTER" class="anchor">§</a><h3 class="code-header">X86_INS_SYSENTER</h3></section><section id="variant.X86_INS_SYSEXIT" class="variant"><a href="#variant.X86_INS_SYSEXIT" class="anchor">§</a><h3 class="code-header">X86_INS_SYSEXIT</h3></section><section id="variant.X86_INS_SYSEXITQ" class="variant"><a href="#variant.X86_INS_SYSEXITQ" class="anchor">§</a><h3 class="code-header">X86_INS_SYSEXITQ</h3></section><section id="variant.X86_INS_SYSRET" class="variant"><a href="#variant.X86_INS_SYSRET" class="anchor">§</a><h3 class="code-header">X86_INS_SYSRET</h3></section><section id="variant.X86_INS_SYSRETQ" class="variant"><a href="#variant.X86_INS_SYSRETQ" class="anchor">§</a><h3 class="code-header">X86_INS_SYSRETQ</h3></section><section id="variant.X86_INS_T1MSKC" class="variant"><a href="#variant.X86_INS_T1MSKC" class="anchor">§</a><h3 class="code-header">X86_INS_T1MSKC</h3></section><section id="variant.X86_INS_TEST" class="variant"><a href="#variant.X86_INS_TEST" class="anchor">§</a><h3 class="code-header">X86_INS_TEST</h3></section><section id="variant.X86_INS_TPAUSE" class="variant"><a href="#variant.X86_INS_TPAUSE" class="anchor">§</a><h3 class="code-header">X86_INS_TPAUSE</h3></section><section id="variant.X86_INS_FTST" class="variant"><a href="#variant.X86_INS_FTST" class="anchor">§</a><h3 class="code-header">X86_INS_FTST</h3></section><section id="variant.X86_INS_TZCNT" class="variant"><a href="#variant.X86_INS_TZCNT" class="anchor">§</a><h3 class="code-header">X86_INS_TZCNT</h3></section><section id="variant.X86_INS_TZMSK" class="variant"><a href="#variant.X86_INS_TZMSK" class="anchor">§</a><h3 class="code-header">X86_INS_TZMSK</h3></section><section id="variant.X86_INS_UCOMISD" class="variant"><a href="#variant.X86_INS_UCOMISD" class="anchor">§</a><h3 class="code-header">X86_INS_UCOMISD</h3></section><section id="variant.X86_INS_UCOMISS" class="variant"><a href="#variant.X86_INS_UCOMISS" class="anchor">§</a><h3 class="code-header">X86_INS_UCOMISS</h3></section><section id="variant.X86_INS_FUCOMPI" class="variant"><a href="#variant.X86_INS_FUCOMPI" class="anchor">§</a><h3 class="code-header">X86_INS_FUCOMPI</h3></section><section id="variant.X86_INS_FUCOMI" class="variant"><a href="#variant.X86_INS_FUCOMI" class="anchor">§</a><h3 class="code-header">X86_INS_FUCOMI</h3></section><section id="variant.X86_INS_FUCOMPP" class="variant"><a href="#variant.X86_INS_FUCOMPP" class="anchor">§</a><h3 class="code-header">X86_INS_FUCOMPP</h3></section><section id="variant.X86_INS_FUCOMP" class="variant"><a href="#variant.X86_INS_FUCOMP" class="anchor">§</a><h3 class="code-header">X86_INS_FUCOMP</h3></section><section id="variant.X86_INS_FUCOM" class="variant"><a href="#variant.X86_INS_FUCOM" class="anchor">§</a><h3 class="code-header">X86_INS_FUCOM</h3></section><section id="variant.X86_INS_UD0" class="variant"><a href="#variant.X86_INS_UD0" class="anchor">§</a><h3 class="code-header">X86_INS_UD0</h3></section><section id="variant.X86_INS_UD1" class="variant"><a href="#variant.X86_INS_UD1" class="anchor">§</a><h3 class="code-header">X86_INS_UD1</h3></section><section id="variant.X86_INS_UD2" class="variant"><a href="#variant.X86_INS_UD2" class="anchor">§</a><h3 class="code-header">X86_INS_UD2</h3></section><section id="variant.X86_INS_UMONITOR" class="variant"><a href="#variant.X86_INS_UMONITOR" class="anchor">§</a><h3 class="code-header">X86_INS_UMONITOR</h3></section><section id="variant.X86_INS_UMWAIT" class="variant"><a href="#variant.X86_INS_UMWAIT" class="anchor">§</a><h3 class="code-header">X86_INS_UMWAIT</h3></section><section id="variant.X86_INS_UNPCKHPD" class="variant"><a href="#variant.X86_INS_UNPCKHPD" class="anchor">§</a><h3 class="code-header">X86_INS_UNPCKHPD</h3></section><section id="variant.X86_INS_UNPCKHPS" class="variant"><a href="#variant.X86_INS_UNPCKHPS" class="anchor">§</a><h3 class="code-header">X86_INS_UNPCKHPS</h3></section><section id="variant.X86_INS_UNPCKLPD" class="variant"><a href="#variant.X86_INS_UNPCKLPD" class="anchor">§</a><h3 class="code-header">X86_INS_UNPCKLPD</h3></section><section id="variant.X86_INS_UNPCKLPS" class="variant"><a href="#variant.X86_INS_UNPCKLPS" class="anchor">§</a><h3 class="code-header">X86_INS_UNPCKLPS</h3></section><section id="variant.X86_INS_V4FMADDPS" class="variant"><a href="#variant.X86_INS_V4FMADDPS" class="anchor">§</a><h3 class="code-header">X86_INS_V4FMADDPS</h3></section><section id="variant.X86_INS_V4FMADDSS" class="variant"><a href="#variant.X86_INS_V4FMADDSS" class="anchor">§</a><h3 class="code-header">X86_INS_V4FMADDSS</h3></section><section id="variant.X86_INS_V4FNMADDPS" class="variant"><a href="#variant.X86_INS_V4FNMADDPS" class="anchor">§</a><h3 class="code-header">X86_INS_V4FNMADDPS</h3></section><section id="variant.X86_INS_V4FNMADDSS" class="variant"><a href="#variant.X86_INS_V4FNMADDSS" class="anchor">§</a><h3 class="code-header">X86_INS_V4FNMADDSS</h3></section><section id="variant.X86_INS_VADDPD" class="variant"><a href="#variant.X86_INS_VADDPD" class="anchor">§</a><h3 class="code-header">X86_INS_VADDPD</h3></section><section id="variant.X86_INS_VADDPS" class="variant"><a href="#variant.X86_INS_VADDPS" class="anchor">§</a><h3 class="code-header">X86_INS_VADDPS</h3></section><section id="variant.X86_INS_VADDSD" class="variant"><a href="#variant.X86_INS_VADDSD" class="anchor">§</a><h3 class="code-header">X86_INS_VADDSD</h3></section><section id="variant.X86_INS_VADDSS" class="variant"><a href="#variant.X86_INS_VADDSS" class="anchor">§</a><h3 class="code-header">X86_INS_VADDSS</h3></section><section id="variant.X86_INS_VADDSUBPD" class="variant"><a href="#variant.X86_INS_VADDSUBPD" class="anchor">§</a><h3 class="code-header">X86_INS_VADDSUBPD</h3></section><section id="variant.X86_INS_VADDSUBPS" class="variant"><a href="#variant.X86_INS_VADDSUBPS" class="anchor">§</a><h3 class="code-header">X86_INS_VADDSUBPS</h3></section><section id="variant.X86_INS_VAESDECLAST" class="variant"><a href="#variant.X86_INS_VAESDECLAST" class="anchor">§</a><h3 class="code-header">X86_INS_VAESDECLAST</h3></section><section id="variant.X86_INS_VAESDEC" class="variant"><a href="#variant.X86_INS_VAESDEC" class="anchor">§</a><h3 class="code-header">X86_INS_VAESDEC</h3></section><section id="variant.X86_INS_VAESENCLAST" class="variant"><a href="#variant.X86_INS_VAESENCLAST" class="anchor">§</a><h3 class="code-header">X86_INS_VAESENCLAST</h3></section><section id="variant.X86_INS_VAESENC" class="variant"><a href="#variant.X86_INS_VAESENC" class="anchor">§</a><h3 class="code-header">X86_INS_VAESENC</h3></section><section id="variant.X86_INS_VAESIMC" class="variant"><a href="#variant.X86_INS_VAESIMC" class="anchor">§</a><h3 class="code-header">X86_INS_VAESIMC</h3></section><section id="variant.X86_INS_VAESKEYGENASSIST" class="variant"><a href="#variant.X86_INS_VAESKEYGENASSIST" class="anchor">§</a><h3 class="code-header">X86_INS_VAESKEYGENASSIST</h3></section><section id="variant.X86_INS_VALIGND" class="variant"><a href="#variant.X86_INS_VALIGND" class="anchor">§</a><h3 class="code-header">X86_INS_VALIGND</h3></section><section id="variant.X86_INS_VALIGNQ" class="variant"><a href="#variant.X86_INS_VALIGNQ" class="anchor">§</a><h3 class="code-header">X86_INS_VALIGNQ</h3></section><section id="variant.X86_INS_VANDNPD" class="variant"><a href="#variant.X86_INS_VANDNPD" class="anchor">§</a><h3 class="code-header">X86_INS_VANDNPD</h3></section><section id="variant.X86_INS_VANDNPS" class="variant"><a href="#variant.X86_INS_VANDNPS" class="anchor">§</a><h3 class="code-header">X86_INS_VANDNPS</h3></section><section id="variant.X86_INS_VANDPD" class="variant"><a href="#variant.X86_INS_VANDPD" class="anchor">§</a><h3 class="code-header">X86_INS_VANDPD</h3></section><section id="variant.X86_INS_VANDPS" class="variant"><a href="#variant.X86_INS_VANDPS" class="anchor">§</a><h3 class="code-header">X86_INS_VANDPS</h3></section><section id="variant.X86_INS_VBLENDMPD" class="variant"><a href="#variant.X86_INS_VBLENDMPD" class="anchor">§</a><h3 class="code-header">X86_INS_VBLENDMPD</h3></section><section id="variant.X86_INS_VBLENDMPS" class="variant"><a href="#variant.X86_INS_VBLENDMPS" class="anchor">§</a><h3 class="code-header">X86_INS_VBLENDMPS</h3></section><section id="variant.X86_INS_VBLENDPD" class="variant"><a href="#variant.X86_INS_VBLENDPD" class="anchor">§</a><h3 class="code-header">X86_INS_VBLENDPD</h3></section><section id="variant.X86_INS_VBLENDPS" class="variant"><a href="#variant.X86_INS_VBLENDPS" class="anchor">§</a><h3 class="code-header">X86_INS_VBLENDPS</h3></section><section id="variant.X86_INS_VBLENDVPD" class="variant"><a href="#variant.X86_INS_VBLENDVPD" class="anchor">§</a><h3 class="code-header">X86_INS_VBLENDVPD</h3></section><section id="variant.X86_INS_VBLENDVPS" class="variant"><a href="#variant.X86_INS_VBLENDVPS" class="anchor">§</a><h3 class="code-header">X86_INS_VBLENDVPS</h3></section><section id="variant.X86_INS_VBROADCASTF128" class="variant"><a href="#variant.X86_INS_VBROADCASTF128" class="anchor">§</a><h3 class="code-header">X86_INS_VBROADCASTF128</h3></section><section id="variant.X86_INS_VBROADCASTF32X2" class="variant"><a href="#variant.X86_INS_VBROADCASTF32X2" class="anchor">§</a><h3 class="code-header">X86_INS_VBROADCASTF32X2</h3></section><section id="variant.X86_INS_VBROADCASTF32X4" class="variant"><a href="#variant.X86_INS_VBROADCASTF32X4" class="anchor">§</a><h3 class="code-header">X86_INS_VBROADCASTF32X4</h3></section><section id="variant.X86_INS_VBROADCASTF32X8" class="variant"><a href="#variant.X86_INS_VBROADCASTF32X8" class="anchor">§</a><h3 class="code-header">X86_INS_VBROADCASTF32X8</h3></section><section id="variant.X86_INS_VBROADCASTF64X2" class="variant"><a href="#variant.X86_INS_VBROADCASTF64X2" class="anchor">§</a><h3 class="code-header">X86_INS_VBROADCASTF64X2</h3></section><section id="variant.X86_INS_VBROADCASTF64X4" class="variant"><a href="#variant.X86_INS_VBROADCASTF64X4" class="anchor">§</a><h3 class="code-header">X86_INS_VBROADCASTF64X4</h3></section><section id="variant.X86_INS_VBROADCASTI128" class="variant"><a href="#variant.X86_INS_VBROADCASTI128" class="anchor">§</a><h3 class="code-header">X86_INS_VBROADCASTI128</h3></section><section id="variant.X86_INS_VBROADCASTI32X2" class="variant"><a href="#variant.X86_INS_VBROADCASTI32X2" class="anchor">§</a><h3 class="code-header">X86_INS_VBROADCASTI32X2</h3></section><section id="variant.X86_INS_VBROADCASTI32X4" class="variant"><a href="#variant.X86_INS_VBROADCASTI32X4" class="anchor">§</a><h3 class="code-header">X86_INS_VBROADCASTI32X4</h3></section><section id="variant.X86_INS_VBROADCASTI32X8" class="variant"><a href="#variant.X86_INS_VBROADCASTI32X8" class="anchor">§</a><h3 class="code-header">X86_INS_VBROADCASTI32X8</h3></section><section id="variant.X86_INS_VBROADCASTI64X2" class="variant"><a href="#variant.X86_INS_VBROADCASTI64X2" class="anchor">§</a><h3 class="code-header">X86_INS_VBROADCASTI64X2</h3></section><section id="variant.X86_INS_VBROADCASTI64X4" class="variant"><a href="#variant.X86_INS_VBROADCASTI64X4" class="anchor">§</a><h3 class="code-header">X86_INS_VBROADCASTI64X4</h3></section><section id="variant.X86_INS_VBROADCASTSD" class="variant"><a href="#variant.X86_INS_VBROADCASTSD" class="anchor">§</a><h3 class="code-header">X86_INS_VBROADCASTSD</h3></section><section id="variant.X86_INS_VBROADCASTSS" class="variant"><a href="#variant.X86_INS_VBROADCASTSS" class="anchor">§</a><h3 class="code-header">X86_INS_VBROADCASTSS</h3></section><section id="variant.X86_INS_VCMP" class="variant"><a href="#variant.X86_INS_VCMP" class="anchor">§</a><h3 class="code-header">X86_INS_VCMP</h3></section><section id="variant.X86_INS_VCMPPD" class="variant"><a href="#variant.X86_INS_VCMPPD" class="anchor">§</a><h3 class="code-header">X86_INS_VCMPPD</h3></section><section id="variant.X86_INS_VCMPPS" class="variant"><a href="#variant.X86_INS_VCMPPS" class="anchor">§</a><h3 class="code-header">X86_INS_VCMPPS</h3></section><section id="variant.X86_INS_VCMPSD" class="variant"><a href="#variant.X86_INS_VCMPSD" class="anchor">§</a><h3 class="code-header">X86_INS_VCMPSD</h3></section><section id="variant.X86_INS_VCMPSS" class="variant"><a href="#variant.X86_INS_VCMPSS" class="anchor">§</a><h3 class="code-header">X86_INS_VCMPSS</h3></section><section id="variant.X86_INS_VCOMISD" class="variant"><a href="#variant.X86_INS_VCOMISD" class="anchor">§</a><h3 class="code-header">X86_INS_VCOMISD</h3></section><section id="variant.X86_INS_VCOMISS" class="variant"><a href="#variant.X86_INS_VCOMISS" class="anchor">§</a><h3 class="code-header">X86_INS_VCOMISS</h3></section><section id="variant.X86_INS_VCOMPRESSPD" class="variant"><a href="#variant.X86_INS_VCOMPRESSPD" class="anchor">§</a><h3 class="code-header">X86_INS_VCOMPRESSPD</h3></section><section id="variant.X86_INS_VCOMPRESSPS" class="variant"><a href="#variant.X86_INS_VCOMPRESSPS" class="anchor">§</a><h3 class="code-header">X86_INS_VCOMPRESSPS</h3></section><section id="variant.X86_INS_VCVTDQ2PD" class="variant"><a href="#variant.X86_INS_VCVTDQ2PD" class="anchor">§</a><h3 class="code-header">X86_INS_VCVTDQ2PD</h3></section><section id="variant.X86_INS_VCVTDQ2PS" class="variant"><a href="#variant.X86_INS_VCVTDQ2PS" class="anchor">§</a><h3 class="code-header">X86_INS_VCVTDQ2PS</h3></section><section id="variant.X86_INS_VCVTPD2DQ" class="variant"><a href="#variant.X86_INS_VCVTPD2DQ" class="anchor">§</a><h3 class="code-header">X86_INS_VCVTPD2DQ</h3></section><section id="variant.X86_INS_VCVTPD2PS" class="variant"><a href="#variant.X86_INS_VCVTPD2PS" class="anchor">§</a><h3 class="code-header">X86_INS_VCVTPD2PS</h3></section><section id="variant.X86_INS_VCVTPD2QQ" class="variant"><a href="#variant.X86_INS_VCVTPD2QQ" class="anchor">§</a><h3 class="code-header">X86_INS_VCVTPD2QQ</h3></section><section id="variant.X86_INS_VCVTPD2UDQ" class="variant"><a href="#variant.X86_INS_VCVTPD2UDQ" class="anchor">§</a><h3 class="code-header">X86_INS_VCVTPD2UDQ</h3></section><section id="variant.X86_INS_VCVTPD2UQQ" class="variant"><a href="#variant.X86_INS_VCVTPD2UQQ" class="anchor">§</a><h3 class="code-header">X86_INS_VCVTPD2UQQ</h3></section><section id="variant.X86_INS_VCVTPH2PS" class="variant"><a href="#variant.X86_INS_VCVTPH2PS" class="anchor">§</a><h3 class="code-header">X86_INS_VCVTPH2PS</h3></section><section id="variant.X86_INS_VCVTPS2DQ" class="variant"><a href="#variant.X86_INS_VCVTPS2DQ" class="anchor">§</a><h3 class="code-header">X86_INS_VCVTPS2DQ</h3></section><section id="variant.X86_INS_VCVTPS2PD" class="variant"><a href="#variant.X86_INS_VCVTPS2PD" class="anchor">§</a><h3 class="code-header">X86_INS_VCVTPS2PD</h3></section><section id="variant.X86_INS_VCVTPS2PH" class="variant"><a href="#variant.X86_INS_VCVTPS2PH" class="anchor">§</a><h3 class="code-header">X86_INS_VCVTPS2PH</h3></section><section id="variant.X86_INS_VCVTPS2QQ" class="variant"><a href="#variant.X86_INS_VCVTPS2QQ" class="anchor">§</a><h3 class="code-header">X86_INS_VCVTPS2QQ</h3></section><section id="variant.X86_INS_VCVTPS2UDQ" class="variant"><a href="#variant.X86_INS_VCVTPS2UDQ" class="anchor">§</a><h3 class="code-header">X86_INS_VCVTPS2UDQ</h3></section><section id="variant.X86_INS_VCVTPS2UQQ" class="variant"><a href="#variant.X86_INS_VCVTPS2UQQ" class="anchor">§</a><h3 class="code-header">X86_INS_VCVTPS2UQQ</h3></section><section id="variant.X86_INS_VCVTQQ2PD" class="variant"><a href="#variant.X86_INS_VCVTQQ2PD" class="anchor">§</a><h3 class="code-header">X86_INS_VCVTQQ2PD</h3></section><section id="variant.X86_INS_VCVTQQ2PS" class="variant"><a href="#variant.X86_INS_VCVTQQ2PS" class="anchor">§</a><h3 class="code-header">X86_INS_VCVTQQ2PS</h3></section><section id="variant.X86_INS_VCVTSD2SI" class="variant"><a href="#variant.X86_INS_VCVTSD2SI" class="anchor">§</a><h3 class="code-header">X86_INS_VCVTSD2SI</h3></section><section id="variant.X86_INS_VCVTSD2SS" class="variant"><a href="#variant.X86_INS_VCVTSD2SS" class="anchor">§</a><h3 class="code-header">X86_INS_VCVTSD2SS</h3></section><section id="variant.X86_INS_VCVTSD2USI" class="variant"><a href="#variant.X86_INS_VCVTSD2USI" class="anchor">§</a><h3 class="code-header">X86_INS_VCVTSD2USI</h3></section><section id="variant.X86_INS_VCVTSI2SD" class="variant"><a href="#variant.X86_INS_VCVTSI2SD" class="anchor">§</a><h3 class="code-header">X86_INS_VCVTSI2SD</h3></section><section id="variant.X86_INS_VCVTSI2SS" class="variant"><a href="#variant.X86_INS_VCVTSI2SS" class="anchor">§</a><h3 class="code-header">X86_INS_VCVTSI2SS</h3></section><section id="variant.X86_INS_VCVTSS2SD" class="variant"><a href="#variant.X86_INS_VCVTSS2SD" class="anchor">§</a><h3 class="code-header">X86_INS_VCVTSS2SD</h3></section><section id="variant.X86_INS_VCVTSS2SI" class="variant"><a href="#variant.X86_INS_VCVTSS2SI" class="anchor">§</a><h3 class="code-header">X86_INS_VCVTSS2SI</h3></section><section id="variant.X86_INS_VCVTSS2USI" class="variant"><a href="#variant.X86_INS_VCVTSS2USI" class="anchor">§</a><h3 class="code-header">X86_INS_VCVTSS2USI</h3></section><section id="variant.X86_INS_VCVTTPD2DQ" class="variant"><a href="#variant.X86_INS_VCVTTPD2DQ" class="anchor">§</a><h3 class="code-header">X86_INS_VCVTTPD2DQ</h3></section><section id="variant.X86_INS_VCVTTPD2QQ" class="variant"><a href="#variant.X86_INS_VCVTTPD2QQ" class="anchor">§</a><h3 class="code-header">X86_INS_VCVTTPD2QQ</h3></section><section id="variant.X86_INS_VCVTTPD2UDQ" class="variant"><a href="#variant.X86_INS_VCVTTPD2UDQ" class="anchor">§</a><h3 class="code-header">X86_INS_VCVTTPD2UDQ</h3></section><section id="variant.X86_INS_VCVTTPD2UQQ" class="variant"><a href="#variant.X86_INS_VCVTTPD2UQQ" class="anchor">§</a><h3 class="code-header">X86_INS_VCVTTPD2UQQ</h3></section><section id="variant.X86_INS_VCVTTPS2DQ" class="variant"><a href="#variant.X86_INS_VCVTTPS2DQ" class="anchor">§</a><h3 class="code-header">X86_INS_VCVTTPS2DQ</h3></section><section id="variant.X86_INS_VCVTTPS2QQ" class="variant"><a href="#variant.X86_INS_VCVTTPS2QQ" class="anchor">§</a><h3 class="code-header">X86_INS_VCVTTPS2QQ</h3></section><section id="variant.X86_INS_VCVTTPS2UDQ" class="variant"><a href="#variant.X86_INS_VCVTTPS2UDQ" class="anchor">§</a><h3 class="code-header">X86_INS_VCVTTPS2UDQ</h3></section><section id="variant.X86_INS_VCVTTPS2UQQ" class="variant"><a href="#variant.X86_INS_VCVTTPS2UQQ" class="anchor">§</a><h3 class="code-header">X86_INS_VCVTTPS2UQQ</h3></section><section id="variant.X86_INS_VCVTTSD2SI" class="variant"><a href="#variant.X86_INS_VCVTTSD2SI" class="anchor">§</a><h3 class="code-header">X86_INS_VCVTTSD2SI</h3></section><section id="variant.X86_INS_VCVTTSD2USI" class="variant"><a href="#variant.X86_INS_VCVTTSD2USI" class="anchor">§</a><h3 class="code-header">X86_INS_VCVTTSD2USI</h3></section><section id="variant.X86_INS_VCVTTSS2SI" class="variant"><a href="#variant.X86_INS_VCVTTSS2SI" class="anchor">§</a><h3 class="code-header">X86_INS_VCVTTSS2SI</h3></section><section id="variant.X86_INS_VCVTTSS2USI" class="variant"><a href="#variant.X86_INS_VCVTTSS2USI" class="anchor">§</a><h3 class="code-header">X86_INS_VCVTTSS2USI</h3></section><section id="variant.X86_INS_VCVTUDQ2PD" class="variant"><a href="#variant.X86_INS_VCVTUDQ2PD" class="anchor">§</a><h3 class="code-header">X86_INS_VCVTUDQ2PD</h3></section><section id="variant.X86_INS_VCVTUDQ2PS" class="variant"><a href="#variant.X86_INS_VCVTUDQ2PS" class="anchor">§</a><h3 class="code-header">X86_INS_VCVTUDQ2PS</h3></section><section id="variant.X86_INS_VCVTUQQ2PD" class="variant"><a href="#variant.X86_INS_VCVTUQQ2PD" class="anchor">§</a><h3 class="code-header">X86_INS_VCVTUQQ2PD</h3></section><section id="variant.X86_INS_VCVTUQQ2PS" class="variant"><a href="#variant.X86_INS_VCVTUQQ2PS" class="anchor">§</a><h3 class="code-header">X86_INS_VCVTUQQ2PS</h3></section><section id="variant.X86_INS_VCVTUSI2SD" class="variant"><a href="#variant.X86_INS_VCVTUSI2SD" class="anchor">§</a><h3 class="code-header">X86_INS_VCVTUSI2SD</h3></section><section id="variant.X86_INS_VCVTUSI2SS" class="variant"><a href="#variant.X86_INS_VCVTUSI2SS" class="anchor">§</a><h3 class="code-header">X86_INS_VCVTUSI2SS</h3></section><section id="variant.X86_INS_VDBPSADBW" class="variant"><a href="#variant.X86_INS_VDBPSADBW" class="anchor">§</a><h3 class="code-header">X86_INS_VDBPSADBW</h3></section><section id="variant.X86_INS_VDIVPD" class="variant"><a href="#variant.X86_INS_VDIVPD" class="anchor">§</a><h3 class="code-header">X86_INS_VDIVPD</h3></section><section id="variant.X86_INS_VDIVPS" class="variant"><a href="#variant.X86_INS_VDIVPS" class="anchor">§</a><h3 class="code-header">X86_INS_VDIVPS</h3></section><section id="variant.X86_INS_VDIVSD" class="variant"><a href="#variant.X86_INS_VDIVSD" class="anchor">§</a><h3 class="code-header">X86_INS_VDIVSD</h3></section><section id="variant.X86_INS_VDIVSS" class="variant"><a href="#variant.X86_INS_VDIVSS" class="anchor">§</a><h3 class="code-header">X86_INS_VDIVSS</h3></section><section id="variant.X86_INS_VDPPD" class="variant"><a href="#variant.X86_INS_VDPPD" class="anchor">§</a><h3 class="code-header">X86_INS_VDPPD</h3></section><section id="variant.X86_INS_VDPPS" class="variant"><a href="#variant.X86_INS_VDPPS" class="anchor">§</a><h3 class="code-header">X86_INS_VDPPS</h3></section><section id="variant.X86_INS_VERR" class="variant"><a href="#variant.X86_INS_VERR" class="anchor">§</a><h3 class="code-header">X86_INS_VERR</h3></section><section id="variant.X86_INS_VERW" class="variant"><a href="#variant.X86_INS_VERW" class="anchor">§</a><h3 class="code-header">X86_INS_VERW</h3></section><section id="variant.X86_INS_VEXP2PD" class="variant"><a href="#variant.X86_INS_VEXP2PD" class="anchor">§</a><h3 class="code-header">X86_INS_VEXP2PD</h3></section><section id="variant.X86_INS_VEXP2PS" class="variant"><a href="#variant.X86_INS_VEXP2PS" class="anchor">§</a><h3 class="code-header">X86_INS_VEXP2PS</h3></section><section id="variant.X86_INS_VEXPANDPD" class="variant"><a href="#variant.X86_INS_VEXPANDPD" class="anchor">§</a><h3 class="code-header">X86_INS_VEXPANDPD</h3></section><section id="variant.X86_INS_VEXPANDPS" class="variant"><a href="#variant.X86_INS_VEXPANDPS" class="anchor">§</a><h3 class="code-header">X86_INS_VEXPANDPS</h3></section><section id="variant.X86_INS_VEXTRACTF128" class="variant"><a href="#variant.X86_INS_VEXTRACTF128" class="anchor">§</a><h3 class="code-header">X86_INS_VEXTRACTF128</h3></section><section id="variant.X86_INS_VEXTRACTF32X4" class="variant"><a href="#variant.X86_INS_VEXTRACTF32X4" class="anchor">§</a><h3 class="code-header">X86_INS_VEXTRACTF32X4</h3></section><section id="variant.X86_INS_VEXTRACTF32X8" class="variant"><a href="#variant.X86_INS_VEXTRACTF32X8" class="anchor">§</a><h3 class="code-header">X86_INS_VEXTRACTF32X8</h3></section><section id="variant.X86_INS_VEXTRACTF64X2" class="variant"><a href="#variant.X86_INS_VEXTRACTF64X2" class="anchor">§</a><h3 class="code-header">X86_INS_VEXTRACTF64X2</h3></section><section id="variant.X86_INS_VEXTRACTF64X4" class="variant"><a href="#variant.X86_INS_VEXTRACTF64X4" class="anchor">§</a><h3 class="code-header">X86_INS_VEXTRACTF64X4</h3></section><section id="variant.X86_INS_VEXTRACTI128" class="variant"><a href="#variant.X86_INS_VEXTRACTI128" class="anchor">§</a><h3 class="code-header">X86_INS_VEXTRACTI128</h3></section><section id="variant.X86_INS_VEXTRACTI32X4" class="variant"><a href="#variant.X86_INS_VEXTRACTI32X4" class="anchor">§</a><h3 class="code-header">X86_INS_VEXTRACTI32X4</h3></section><section id="variant.X86_INS_VEXTRACTI32X8" class="variant"><a href="#variant.X86_INS_VEXTRACTI32X8" class="anchor">§</a><h3 class="code-header">X86_INS_VEXTRACTI32X8</h3></section><section id="variant.X86_INS_VEXTRACTI64X2" class="variant"><a href="#variant.X86_INS_VEXTRACTI64X2" class="anchor">§</a><h3 class="code-header">X86_INS_VEXTRACTI64X2</h3></section><section id="variant.X86_INS_VEXTRACTI64X4" class="variant"><a href="#variant.X86_INS_VEXTRACTI64X4" class="anchor">§</a><h3 class="code-header">X86_INS_VEXTRACTI64X4</h3></section><section id="variant.X86_INS_VEXTRACTPS" class="variant"><a href="#variant.X86_INS_VEXTRACTPS" class="anchor">§</a><h3 class="code-header">X86_INS_VEXTRACTPS</h3></section><section id="variant.X86_INS_VFIXUPIMMPD" class="variant"><a href="#variant.X86_INS_VFIXUPIMMPD" class="anchor">§</a><h3 class="code-header">X86_INS_VFIXUPIMMPD</h3></section><section id="variant.X86_INS_VFIXUPIMMPS" class="variant"><a href="#variant.X86_INS_VFIXUPIMMPS" class="anchor">§</a><h3 class="code-header">X86_INS_VFIXUPIMMPS</h3></section><section id="variant.X86_INS_VFIXUPIMMSD" class="variant"><a href="#variant.X86_INS_VFIXUPIMMSD" class="anchor">§</a><h3 class="code-header">X86_INS_VFIXUPIMMSD</h3></section><section id="variant.X86_INS_VFIXUPIMMSS" class="variant"><a href="#variant.X86_INS_VFIXUPIMMSS" class="anchor">§</a><h3 class="code-header">X86_INS_VFIXUPIMMSS</h3></section><section id="variant.X86_INS_VFMADD132PD" class="variant"><a href="#variant.X86_INS_VFMADD132PD" class="anchor">§</a><h3 class="code-header">X86_INS_VFMADD132PD</h3></section><section id="variant.X86_INS_VFMADD132PS" class="variant"><a href="#variant.X86_INS_VFMADD132PS" class="anchor">§</a><h3 class="code-header">X86_INS_VFMADD132PS</h3></section><section id="variant.X86_INS_VFMADD132SD" class="variant"><a href="#variant.X86_INS_VFMADD132SD" class="anchor">§</a><h3 class="code-header">X86_INS_VFMADD132SD</h3></section><section id="variant.X86_INS_VFMADD132SS" class="variant"><a href="#variant.X86_INS_VFMADD132SS" class="anchor">§</a><h3 class="code-header">X86_INS_VFMADD132SS</h3></section><section id="variant.X86_INS_VFMADD213PD" class="variant"><a href="#variant.X86_INS_VFMADD213PD" class="anchor">§</a><h3 class="code-header">X86_INS_VFMADD213PD</h3></section><section id="variant.X86_INS_VFMADD213PS" class="variant"><a href="#variant.X86_INS_VFMADD213PS" class="anchor">§</a><h3 class="code-header">X86_INS_VFMADD213PS</h3></section><section id="variant.X86_INS_VFMADD213SD" class="variant"><a href="#variant.X86_INS_VFMADD213SD" class="anchor">§</a><h3 class="code-header">X86_INS_VFMADD213SD</h3></section><section id="variant.X86_INS_VFMADD213SS" class="variant"><a href="#variant.X86_INS_VFMADD213SS" class="anchor">§</a><h3 class="code-header">X86_INS_VFMADD213SS</h3></section><section id="variant.X86_INS_VFMADD231PD" class="variant"><a href="#variant.X86_INS_VFMADD231PD" class="anchor">§</a><h3 class="code-header">X86_INS_VFMADD231PD</h3></section><section id="variant.X86_INS_VFMADD231PS" class="variant"><a href="#variant.X86_INS_VFMADD231PS" class="anchor">§</a><h3 class="code-header">X86_INS_VFMADD231PS</h3></section><section id="variant.X86_INS_VFMADD231SD" class="variant"><a href="#variant.X86_INS_VFMADD231SD" class="anchor">§</a><h3 class="code-header">X86_INS_VFMADD231SD</h3></section><section id="variant.X86_INS_VFMADD231SS" class="variant"><a href="#variant.X86_INS_VFMADD231SS" class="anchor">§</a><h3 class="code-header">X86_INS_VFMADD231SS</h3></section><section id="variant.X86_INS_VFMADDPD" class="variant"><a href="#variant.X86_INS_VFMADDPD" class="anchor">§</a><h3 class="code-header">X86_INS_VFMADDPD</h3></section><section id="variant.X86_INS_VFMADDPS" class="variant"><a href="#variant.X86_INS_VFMADDPS" class="anchor">§</a><h3 class="code-header">X86_INS_VFMADDPS</h3></section><section id="variant.X86_INS_VFMADDSD" class="variant"><a href="#variant.X86_INS_VFMADDSD" class="anchor">§</a><h3 class="code-header">X86_INS_VFMADDSD</h3></section><section id="variant.X86_INS_VFMADDSS" class="variant"><a href="#variant.X86_INS_VFMADDSS" class="anchor">§</a><h3 class="code-header">X86_INS_VFMADDSS</h3></section><section id="variant.X86_INS_VFMADDSUB132PD" class="variant"><a href="#variant.X86_INS_VFMADDSUB132PD" class="anchor">§</a><h3 class="code-header">X86_INS_VFMADDSUB132PD</h3></section><section id="variant.X86_INS_VFMADDSUB132PS" class="variant"><a href="#variant.X86_INS_VFMADDSUB132PS" class="anchor">§</a><h3 class="code-header">X86_INS_VFMADDSUB132PS</h3></section><section id="variant.X86_INS_VFMADDSUB213PD" class="variant"><a href="#variant.X86_INS_VFMADDSUB213PD" class="anchor">§</a><h3 class="code-header">X86_INS_VFMADDSUB213PD</h3></section><section id="variant.X86_INS_VFMADDSUB213PS" class="variant"><a href="#variant.X86_INS_VFMADDSUB213PS" class="anchor">§</a><h3 class="code-header">X86_INS_VFMADDSUB213PS</h3></section><section id="variant.X86_INS_VFMADDSUB231PD" class="variant"><a href="#variant.X86_INS_VFMADDSUB231PD" class="anchor">§</a><h3 class="code-header">X86_INS_VFMADDSUB231PD</h3></section><section id="variant.X86_INS_VFMADDSUB231PS" class="variant"><a href="#variant.X86_INS_VFMADDSUB231PS" class="anchor">§</a><h3 class="code-header">X86_INS_VFMADDSUB231PS</h3></section><section id="variant.X86_INS_VFMADDSUBPD" class="variant"><a href="#variant.X86_INS_VFMADDSUBPD" class="anchor">§</a><h3 class="code-header">X86_INS_VFMADDSUBPD</h3></section><section id="variant.X86_INS_VFMADDSUBPS" class="variant"><a href="#variant.X86_INS_VFMADDSUBPS" class="anchor">§</a><h3 class="code-header">X86_INS_VFMADDSUBPS</h3></section><section id="variant.X86_INS_VFMSUB132PD" class="variant"><a href="#variant.X86_INS_VFMSUB132PD" class="anchor">§</a><h3 class="code-header">X86_INS_VFMSUB132PD</h3></section><section id="variant.X86_INS_VFMSUB132PS" class="variant"><a href="#variant.X86_INS_VFMSUB132PS" class="anchor">§</a><h3 class="code-header">X86_INS_VFMSUB132PS</h3></section><section id="variant.X86_INS_VFMSUB132SD" class="variant"><a href="#variant.X86_INS_VFMSUB132SD" class="anchor">§</a><h3 class="code-header">X86_INS_VFMSUB132SD</h3></section><section id="variant.X86_INS_VFMSUB132SS" class="variant"><a href="#variant.X86_INS_VFMSUB132SS" class="anchor">§</a><h3 class="code-header">X86_INS_VFMSUB132SS</h3></section><section id="variant.X86_INS_VFMSUB213PD" class="variant"><a href="#variant.X86_INS_VFMSUB213PD" class="anchor">§</a><h3 class="code-header">X86_INS_VFMSUB213PD</h3></section><section id="variant.X86_INS_VFMSUB213PS" class="variant"><a href="#variant.X86_INS_VFMSUB213PS" class="anchor">§</a><h3 class="code-header">X86_INS_VFMSUB213PS</h3></section><section id="variant.X86_INS_VFMSUB213SD" class="variant"><a href="#variant.X86_INS_VFMSUB213SD" class="anchor">§</a><h3 class="code-header">X86_INS_VFMSUB213SD</h3></section><section id="variant.X86_INS_VFMSUB213SS" class="variant"><a href="#variant.X86_INS_VFMSUB213SS" class="anchor">§</a><h3 class="code-header">X86_INS_VFMSUB213SS</h3></section><section id="variant.X86_INS_VFMSUB231PD" class="variant"><a href="#variant.X86_INS_VFMSUB231PD" class="anchor">§</a><h3 class="code-header">X86_INS_VFMSUB231PD</h3></section><section id="variant.X86_INS_VFMSUB231PS" class="variant"><a href="#variant.X86_INS_VFMSUB231PS" class="anchor">§</a><h3 class="code-header">X86_INS_VFMSUB231PS</h3></section><section id="variant.X86_INS_VFMSUB231SD" class="variant"><a href="#variant.X86_INS_VFMSUB231SD" class="anchor">§</a><h3 class="code-header">X86_INS_VFMSUB231SD</h3></section><section id="variant.X86_INS_VFMSUB231SS" class="variant"><a href="#variant.X86_INS_VFMSUB231SS" class="anchor">§</a><h3 class="code-header">X86_INS_VFMSUB231SS</h3></section><section id="variant.X86_INS_VFMSUBADD132PD" class="variant"><a href="#variant.X86_INS_VFMSUBADD132PD" class="anchor">§</a><h3 class="code-header">X86_INS_VFMSUBADD132PD</h3></section><section id="variant.X86_INS_VFMSUBADD132PS" class="variant"><a href="#variant.X86_INS_VFMSUBADD132PS" class="anchor">§</a><h3 class="code-header">X86_INS_VFMSUBADD132PS</h3></section><section id="variant.X86_INS_VFMSUBADD213PD" class="variant"><a href="#variant.X86_INS_VFMSUBADD213PD" class="anchor">§</a><h3 class="code-header">X86_INS_VFMSUBADD213PD</h3></section><section id="variant.X86_INS_VFMSUBADD213PS" class="variant"><a href="#variant.X86_INS_VFMSUBADD213PS" class="anchor">§</a><h3 class="code-header">X86_INS_VFMSUBADD213PS</h3></section><section id="variant.X86_INS_VFMSUBADD231PD" class="variant"><a href="#variant.X86_INS_VFMSUBADD231PD" class="anchor">§</a><h3 class="code-header">X86_INS_VFMSUBADD231PD</h3></section><section id="variant.X86_INS_VFMSUBADD231PS" class="variant"><a href="#variant.X86_INS_VFMSUBADD231PS" class="anchor">§</a><h3 class="code-header">X86_INS_VFMSUBADD231PS</h3></section><section id="variant.X86_INS_VFMSUBADDPD" class="variant"><a href="#variant.X86_INS_VFMSUBADDPD" class="anchor">§</a><h3 class="code-header">X86_INS_VFMSUBADDPD</h3></section><section id="variant.X86_INS_VFMSUBADDPS" class="variant"><a href="#variant.X86_INS_VFMSUBADDPS" class="anchor">§</a><h3 class="code-header">X86_INS_VFMSUBADDPS</h3></section><section id="variant.X86_INS_VFMSUBPD" class="variant"><a href="#variant.X86_INS_VFMSUBPD" class="anchor">§</a><h3 class="code-header">X86_INS_VFMSUBPD</h3></section><section id="variant.X86_INS_VFMSUBPS" class="variant"><a href="#variant.X86_INS_VFMSUBPS" class="anchor">§</a><h3 class="code-header">X86_INS_VFMSUBPS</h3></section><section id="variant.X86_INS_VFMSUBSD" class="variant"><a href="#variant.X86_INS_VFMSUBSD" class="anchor">§</a><h3 class="code-header">X86_INS_VFMSUBSD</h3></section><section id="variant.X86_INS_VFMSUBSS" class="variant"><a href="#variant.X86_INS_VFMSUBSS" class="anchor">§</a><h3 class="code-header">X86_INS_VFMSUBSS</h3></section><section id="variant.X86_INS_VFNMADD132PD" class="variant"><a href="#variant.X86_INS_VFNMADD132PD" class="anchor">§</a><h3 class="code-header">X86_INS_VFNMADD132PD</h3></section><section id="variant.X86_INS_VFNMADD132PS" class="variant"><a href="#variant.X86_INS_VFNMADD132PS" class="anchor">§</a><h3 class="code-header">X86_INS_VFNMADD132PS</h3></section><section id="variant.X86_INS_VFNMADD132SD" class="variant"><a href="#variant.X86_INS_VFNMADD132SD" class="anchor">§</a><h3 class="code-header">X86_INS_VFNMADD132SD</h3></section><section id="variant.X86_INS_VFNMADD132SS" class="variant"><a href="#variant.X86_INS_VFNMADD132SS" class="anchor">§</a><h3 class="code-header">X86_INS_VFNMADD132SS</h3></section><section id="variant.X86_INS_VFNMADD213PD" class="variant"><a href="#variant.X86_INS_VFNMADD213PD" class="anchor">§</a><h3 class="code-header">X86_INS_VFNMADD213PD</h3></section><section id="variant.X86_INS_VFNMADD213PS" class="variant"><a href="#variant.X86_INS_VFNMADD213PS" class="anchor">§</a><h3 class="code-header">X86_INS_VFNMADD213PS</h3></section><section id="variant.X86_INS_VFNMADD213SD" class="variant"><a href="#variant.X86_INS_VFNMADD213SD" class="anchor">§</a><h3 class="code-header">X86_INS_VFNMADD213SD</h3></section><section id="variant.X86_INS_VFNMADD213SS" class="variant"><a href="#variant.X86_INS_VFNMADD213SS" class="anchor">§</a><h3 class="code-header">X86_INS_VFNMADD213SS</h3></section><section id="variant.X86_INS_VFNMADD231PD" class="variant"><a href="#variant.X86_INS_VFNMADD231PD" class="anchor">§</a><h3 class="code-header">X86_INS_VFNMADD231PD</h3></section><section id="variant.X86_INS_VFNMADD231PS" class="variant"><a href="#variant.X86_INS_VFNMADD231PS" class="anchor">§</a><h3 class="code-header">X86_INS_VFNMADD231PS</h3></section><section id="variant.X86_INS_VFNMADD231SD" class="variant"><a href="#variant.X86_INS_VFNMADD231SD" class="anchor">§</a><h3 class="code-header">X86_INS_VFNMADD231SD</h3></section><section id="variant.X86_INS_VFNMADD231SS" class="variant"><a href="#variant.X86_INS_VFNMADD231SS" class="anchor">§</a><h3 class="code-header">X86_INS_VFNMADD231SS</h3></section><section id="variant.X86_INS_VFNMADDPD" class="variant"><a href="#variant.X86_INS_VFNMADDPD" class="anchor">§</a><h3 class="code-header">X86_INS_VFNMADDPD</h3></section><section id="variant.X86_INS_VFNMADDPS" class="variant"><a href="#variant.X86_INS_VFNMADDPS" class="anchor">§</a><h3 class="code-header">X86_INS_VFNMADDPS</h3></section><section id="variant.X86_INS_VFNMADDSD" class="variant"><a href="#variant.X86_INS_VFNMADDSD" class="anchor">§</a><h3 class="code-header">X86_INS_VFNMADDSD</h3></section><section id="variant.X86_INS_VFNMADDSS" class="variant"><a href="#variant.X86_INS_VFNMADDSS" class="anchor">§</a><h3 class="code-header">X86_INS_VFNMADDSS</h3></section><section id="variant.X86_INS_VFNMSUB132PD" class="variant"><a href="#variant.X86_INS_VFNMSUB132PD" class="anchor">§</a><h3 class="code-header">X86_INS_VFNMSUB132PD</h3></section><section id="variant.X86_INS_VFNMSUB132PS" class="variant"><a href="#variant.X86_INS_VFNMSUB132PS" class="anchor">§</a><h3 class="code-header">X86_INS_VFNMSUB132PS</h3></section><section id="variant.X86_INS_VFNMSUB132SD" class="variant"><a href="#variant.X86_INS_VFNMSUB132SD" class="anchor">§</a><h3 class="code-header">X86_INS_VFNMSUB132SD</h3></section><section id="variant.X86_INS_VFNMSUB132SS" class="variant"><a href="#variant.X86_INS_VFNMSUB132SS" class="anchor">§</a><h3 class="code-header">X86_INS_VFNMSUB132SS</h3></section><section id="variant.X86_INS_VFNMSUB213PD" class="variant"><a href="#variant.X86_INS_VFNMSUB213PD" class="anchor">§</a><h3 class="code-header">X86_INS_VFNMSUB213PD</h3></section><section id="variant.X86_INS_VFNMSUB213PS" class="variant"><a href="#variant.X86_INS_VFNMSUB213PS" class="anchor">§</a><h3 class="code-header">X86_INS_VFNMSUB213PS</h3></section><section id="variant.X86_INS_VFNMSUB213SD" class="variant"><a href="#variant.X86_INS_VFNMSUB213SD" class="anchor">§</a><h3 class="code-header">X86_INS_VFNMSUB213SD</h3></section><section id="variant.X86_INS_VFNMSUB213SS" class="variant"><a href="#variant.X86_INS_VFNMSUB213SS" class="anchor">§</a><h3 class="code-header">X86_INS_VFNMSUB213SS</h3></section><section id="variant.X86_INS_VFNMSUB231PD" class="variant"><a href="#variant.X86_INS_VFNMSUB231PD" class="anchor">§</a><h3 class="code-header">X86_INS_VFNMSUB231PD</h3></section><section id="variant.X86_INS_VFNMSUB231PS" class="variant"><a href="#variant.X86_INS_VFNMSUB231PS" class="anchor">§</a><h3 class="code-header">X86_INS_VFNMSUB231PS</h3></section><section id="variant.X86_INS_VFNMSUB231SD" class="variant"><a href="#variant.X86_INS_VFNMSUB231SD" class="anchor">§</a><h3 class="code-header">X86_INS_VFNMSUB231SD</h3></section><section id="variant.X86_INS_VFNMSUB231SS" class="variant"><a href="#variant.X86_INS_VFNMSUB231SS" class="anchor">§</a><h3 class="code-header">X86_INS_VFNMSUB231SS</h3></section><section id="variant.X86_INS_VFNMSUBPD" class="variant"><a href="#variant.X86_INS_VFNMSUBPD" class="anchor">§</a><h3 class="code-header">X86_INS_VFNMSUBPD</h3></section><section id="variant.X86_INS_VFNMSUBPS" class="variant"><a href="#variant.X86_INS_VFNMSUBPS" class="anchor">§</a><h3 class="code-header">X86_INS_VFNMSUBPS</h3></section><section id="variant.X86_INS_VFNMSUBSD" class="variant"><a href="#variant.X86_INS_VFNMSUBSD" class="anchor">§</a><h3 class="code-header">X86_INS_VFNMSUBSD</h3></section><section id="variant.X86_INS_VFNMSUBSS" class="variant"><a href="#variant.X86_INS_VFNMSUBSS" class="anchor">§</a><h3 class="code-header">X86_INS_VFNMSUBSS</h3></section><section id="variant.X86_INS_VFPCLASSPD" class="variant"><a href="#variant.X86_INS_VFPCLASSPD" class="anchor">§</a><h3 class="code-header">X86_INS_VFPCLASSPD</h3></section><section id="variant.X86_INS_VFPCLASSPS" class="variant"><a href="#variant.X86_INS_VFPCLASSPS" class="anchor">§</a><h3 class="code-header">X86_INS_VFPCLASSPS</h3></section><section id="variant.X86_INS_VFPCLASSSD" class="variant"><a href="#variant.X86_INS_VFPCLASSSD" class="anchor">§</a><h3 class="code-header">X86_INS_VFPCLASSSD</h3></section><section id="variant.X86_INS_VFPCLASSSS" class="variant"><a href="#variant.X86_INS_VFPCLASSSS" class="anchor">§</a><h3 class="code-header">X86_INS_VFPCLASSSS</h3></section><section id="variant.X86_INS_VFRCZPD" class="variant"><a href="#variant.X86_INS_VFRCZPD" class="anchor">§</a><h3 class="code-header">X86_INS_VFRCZPD</h3></section><section id="variant.X86_INS_VFRCZPS" class="variant"><a href="#variant.X86_INS_VFRCZPS" class="anchor">§</a><h3 class="code-header">X86_INS_VFRCZPS</h3></section><section id="variant.X86_INS_VFRCZSD" class="variant"><a href="#variant.X86_INS_VFRCZSD" class="anchor">§</a><h3 class="code-header">X86_INS_VFRCZSD</h3></section><section id="variant.X86_INS_VFRCZSS" class="variant"><a href="#variant.X86_INS_VFRCZSS" class="anchor">§</a><h3 class="code-header">X86_INS_VFRCZSS</h3></section><section id="variant.X86_INS_VGATHERDPD" class="variant"><a href="#variant.X86_INS_VGATHERDPD" class="anchor">§</a><h3 class="code-header">X86_INS_VGATHERDPD</h3></section><section id="variant.X86_INS_VGATHERDPS" class="variant"><a href="#variant.X86_INS_VGATHERDPS" class="anchor">§</a><h3 class="code-header">X86_INS_VGATHERDPS</h3></section><section id="variant.X86_INS_VGATHERPF0DPD" class="variant"><a href="#variant.X86_INS_VGATHERPF0DPD" class="anchor">§</a><h3 class="code-header">X86_INS_VGATHERPF0DPD</h3></section><section id="variant.X86_INS_VGATHERPF0DPS" class="variant"><a href="#variant.X86_INS_VGATHERPF0DPS" class="anchor">§</a><h3 class="code-header">X86_INS_VGATHERPF0DPS</h3></section><section id="variant.X86_INS_VGATHERPF0QPD" class="variant"><a href="#variant.X86_INS_VGATHERPF0QPD" class="anchor">§</a><h3 class="code-header">X86_INS_VGATHERPF0QPD</h3></section><section id="variant.X86_INS_VGATHERPF0QPS" class="variant"><a href="#variant.X86_INS_VGATHERPF0QPS" class="anchor">§</a><h3 class="code-header">X86_INS_VGATHERPF0QPS</h3></section><section id="variant.X86_INS_VGATHERPF1DPD" class="variant"><a href="#variant.X86_INS_VGATHERPF1DPD" class="anchor">§</a><h3 class="code-header">X86_INS_VGATHERPF1DPD</h3></section><section id="variant.X86_INS_VGATHERPF1DPS" class="variant"><a href="#variant.X86_INS_VGATHERPF1DPS" class="anchor">§</a><h3 class="code-header">X86_INS_VGATHERPF1DPS</h3></section><section id="variant.X86_INS_VGATHERPF1QPD" class="variant"><a href="#variant.X86_INS_VGATHERPF1QPD" class="anchor">§</a><h3 class="code-header">X86_INS_VGATHERPF1QPD</h3></section><section id="variant.X86_INS_VGATHERPF1QPS" class="variant"><a href="#variant.X86_INS_VGATHERPF1QPS" class="anchor">§</a><h3 class="code-header">X86_INS_VGATHERPF1QPS</h3></section><section id="variant.X86_INS_VGATHERQPD" class="variant"><a href="#variant.X86_INS_VGATHERQPD" class="anchor">§</a><h3 class="code-header">X86_INS_VGATHERQPD</h3></section><section id="variant.X86_INS_VGATHERQPS" class="variant"><a href="#variant.X86_INS_VGATHERQPS" class="anchor">§</a><h3 class="code-header">X86_INS_VGATHERQPS</h3></section><section id="variant.X86_INS_VGETEXPPD" class="variant"><a href="#variant.X86_INS_VGETEXPPD" class="anchor">§</a><h3 class="code-header">X86_INS_VGETEXPPD</h3></section><section id="variant.X86_INS_VGETEXPPS" class="variant"><a href="#variant.X86_INS_VGETEXPPS" class="anchor">§</a><h3 class="code-header">X86_INS_VGETEXPPS</h3></section><section id="variant.X86_INS_VGETEXPSD" class="variant"><a href="#variant.X86_INS_VGETEXPSD" class="anchor">§</a><h3 class="code-header">X86_INS_VGETEXPSD</h3></section><section id="variant.X86_INS_VGETEXPSS" class="variant"><a href="#variant.X86_INS_VGETEXPSS" class="anchor">§</a><h3 class="code-header">X86_INS_VGETEXPSS</h3></section><section id="variant.X86_INS_VGETMANTPD" class="variant"><a href="#variant.X86_INS_VGETMANTPD" class="anchor">§</a><h3 class="code-header">X86_INS_VGETMANTPD</h3></section><section id="variant.X86_INS_VGETMANTPS" class="variant"><a href="#variant.X86_INS_VGETMANTPS" class="anchor">§</a><h3 class="code-header">X86_INS_VGETMANTPS</h3></section><section id="variant.X86_INS_VGETMANTSD" class="variant"><a href="#variant.X86_INS_VGETMANTSD" class="anchor">§</a><h3 class="code-header">X86_INS_VGETMANTSD</h3></section><section id="variant.X86_INS_VGETMANTSS" class="variant"><a href="#variant.X86_INS_VGETMANTSS" class="anchor">§</a><h3 class="code-header">X86_INS_VGETMANTSS</h3></section><section id="variant.X86_INS_VGF2P8AFFINEINVQB" class="variant"><a href="#variant.X86_INS_VGF2P8AFFINEINVQB" class="anchor">§</a><h3 class="code-header">X86_INS_VGF2P8AFFINEINVQB</h3></section><section id="variant.X86_INS_VGF2P8AFFINEQB" class="variant"><a href="#variant.X86_INS_VGF2P8AFFINEQB" class="anchor">§</a><h3 class="code-header">X86_INS_VGF2P8AFFINEQB</h3></section><section id="variant.X86_INS_VGF2P8MULB" class="variant"><a href="#variant.X86_INS_VGF2P8MULB" class="anchor">§</a><h3 class="code-header">X86_INS_VGF2P8MULB</h3></section><section id="variant.X86_INS_VHADDPD" class="variant"><a href="#variant.X86_INS_VHADDPD" class="anchor">§</a><h3 class="code-header">X86_INS_VHADDPD</h3></section><section id="variant.X86_INS_VHADDPS" class="variant"><a href="#variant.X86_INS_VHADDPS" class="anchor">§</a><h3 class="code-header">X86_INS_VHADDPS</h3></section><section id="variant.X86_INS_VHSUBPD" class="variant"><a href="#variant.X86_INS_VHSUBPD" class="anchor">§</a><h3 class="code-header">X86_INS_VHSUBPD</h3></section><section id="variant.X86_INS_VHSUBPS" class="variant"><a href="#variant.X86_INS_VHSUBPS" class="anchor">§</a><h3 class="code-header">X86_INS_VHSUBPS</h3></section><section id="variant.X86_INS_VINSERTF128" class="variant"><a href="#variant.X86_INS_VINSERTF128" class="anchor">§</a><h3 class="code-header">X86_INS_VINSERTF128</h3></section><section id="variant.X86_INS_VINSERTF32X4" class="variant"><a href="#variant.X86_INS_VINSERTF32X4" class="anchor">§</a><h3 class="code-header">X86_INS_VINSERTF32X4</h3></section><section id="variant.X86_INS_VINSERTF32X8" class="variant"><a href="#variant.X86_INS_VINSERTF32X8" class="anchor">§</a><h3 class="code-header">X86_INS_VINSERTF32X8</h3></section><section id="variant.X86_INS_VINSERTF64X2" class="variant"><a href="#variant.X86_INS_VINSERTF64X2" class="anchor">§</a><h3 class="code-header">X86_INS_VINSERTF64X2</h3></section><section id="variant.X86_INS_VINSERTF64X4" class="variant"><a href="#variant.X86_INS_VINSERTF64X4" class="anchor">§</a><h3 class="code-header">X86_INS_VINSERTF64X4</h3></section><section id="variant.X86_INS_VINSERTI128" class="variant"><a href="#variant.X86_INS_VINSERTI128" class="anchor">§</a><h3 class="code-header">X86_INS_VINSERTI128</h3></section><section id="variant.X86_INS_VINSERTI32X4" class="variant"><a href="#variant.X86_INS_VINSERTI32X4" class="anchor">§</a><h3 class="code-header">X86_INS_VINSERTI32X4</h3></section><section id="variant.X86_INS_VINSERTI32X8" class="variant"><a href="#variant.X86_INS_VINSERTI32X8" class="anchor">§</a><h3 class="code-header">X86_INS_VINSERTI32X8</h3></section><section id="variant.X86_INS_VINSERTI64X2" class="variant"><a href="#variant.X86_INS_VINSERTI64X2" class="anchor">§</a><h3 class="code-header">X86_INS_VINSERTI64X2</h3></section><section id="variant.X86_INS_VINSERTI64X4" class="variant"><a href="#variant.X86_INS_VINSERTI64X4" class="anchor">§</a><h3 class="code-header">X86_INS_VINSERTI64X4</h3></section><section id="variant.X86_INS_VINSERTPS" class="variant"><a href="#variant.X86_INS_VINSERTPS" class="anchor">§</a><h3 class="code-header">X86_INS_VINSERTPS</h3></section><section id="variant.X86_INS_VLDDQU" class="variant"><a href="#variant.X86_INS_VLDDQU" class="anchor">§</a><h3 class="code-header">X86_INS_VLDDQU</h3></section><section id="variant.X86_INS_VLDMXCSR" class="variant"><a href="#variant.X86_INS_VLDMXCSR" class="anchor">§</a><h3 class="code-header">X86_INS_VLDMXCSR</h3></section><section id="variant.X86_INS_VMASKMOVDQU" class="variant"><a href="#variant.X86_INS_VMASKMOVDQU" class="anchor">§</a><h3 class="code-header">X86_INS_VMASKMOVDQU</h3></section><section id="variant.X86_INS_VMASKMOVPD" class="variant"><a href="#variant.X86_INS_VMASKMOVPD" class="anchor">§</a><h3 class="code-header">X86_INS_VMASKMOVPD</h3></section><section id="variant.X86_INS_VMASKMOVPS" class="variant"><a href="#variant.X86_INS_VMASKMOVPS" class="anchor">§</a><h3 class="code-header">X86_INS_VMASKMOVPS</h3></section><section id="variant.X86_INS_VMAXPD" class="variant"><a href="#variant.X86_INS_VMAXPD" class="anchor">§</a><h3 class="code-header">X86_INS_VMAXPD</h3></section><section id="variant.X86_INS_VMAXPS" class="variant"><a href="#variant.X86_INS_VMAXPS" class="anchor">§</a><h3 class="code-header">X86_INS_VMAXPS</h3></section><section id="variant.X86_INS_VMAXSD" class="variant"><a href="#variant.X86_INS_VMAXSD" class="anchor">§</a><h3 class="code-header">X86_INS_VMAXSD</h3></section><section id="variant.X86_INS_VMAXSS" class="variant"><a href="#variant.X86_INS_VMAXSS" class="anchor">§</a><h3 class="code-header">X86_INS_VMAXSS</h3></section><section id="variant.X86_INS_VMCALL" class="variant"><a href="#variant.X86_INS_VMCALL" class="anchor">§</a><h3 class="code-header">X86_INS_VMCALL</h3></section><section id="variant.X86_INS_VMCLEAR" class="variant"><a href="#variant.X86_INS_VMCLEAR" class="anchor">§</a><h3 class="code-header">X86_INS_VMCLEAR</h3></section><section id="variant.X86_INS_VMFUNC" class="variant"><a href="#variant.X86_INS_VMFUNC" class="anchor">§</a><h3 class="code-header">X86_INS_VMFUNC</h3></section><section id="variant.X86_INS_VMINPD" class="variant"><a href="#variant.X86_INS_VMINPD" class="anchor">§</a><h3 class="code-header">X86_INS_VMINPD</h3></section><section id="variant.X86_INS_VMINPS" class="variant"><a href="#variant.X86_INS_VMINPS" class="anchor">§</a><h3 class="code-header">X86_INS_VMINPS</h3></section><section id="variant.X86_INS_VMINSD" class="variant"><a href="#variant.X86_INS_VMINSD" class="anchor">§</a><h3 class="code-header">X86_INS_VMINSD</h3></section><section id="variant.X86_INS_VMINSS" class="variant"><a href="#variant.X86_INS_VMINSS" class="anchor">§</a><h3 class="code-header">X86_INS_VMINSS</h3></section><section id="variant.X86_INS_VMLAUNCH" class="variant"><a href="#variant.X86_INS_VMLAUNCH" class="anchor">§</a><h3 class="code-header">X86_INS_VMLAUNCH</h3></section><section id="variant.X86_INS_VMLOAD" class="variant"><a href="#variant.X86_INS_VMLOAD" class="anchor">§</a><h3 class="code-header">X86_INS_VMLOAD</h3></section><section id="variant.X86_INS_VMMCALL" class="variant"><a href="#variant.X86_INS_VMMCALL" class="anchor">§</a><h3 class="code-header">X86_INS_VMMCALL</h3></section><section id="variant.X86_INS_VMOVQ" class="variant"><a href="#variant.X86_INS_VMOVQ" class="anchor">§</a><h3 class="code-header">X86_INS_VMOVQ</h3></section><section id="variant.X86_INS_VMOVAPD" class="variant"><a href="#variant.X86_INS_VMOVAPD" class="anchor">§</a><h3 class="code-header">X86_INS_VMOVAPD</h3></section><section id="variant.X86_INS_VMOVAPS" class="variant"><a href="#variant.X86_INS_VMOVAPS" class="anchor">§</a><h3 class="code-header">X86_INS_VMOVAPS</h3></section><section id="variant.X86_INS_VMOVDDUP" class="variant"><a href="#variant.X86_INS_VMOVDDUP" class="anchor">§</a><h3 class="code-header">X86_INS_VMOVDDUP</h3></section><section id="variant.X86_INS_VMOVD" class="variant"><a href="#variant.X86_INS_VMOVD" class="anchor">§</a><h3 class="code-header">X86_INS_VMOVD</h3></section><section id="variant.X86_INS_VMOVDQA32" class="variant"><a href="#variant.X86_INS_VMOVDQA32" class="anchor">§</a><h3 class="code-header">X86_INS_VMOVDQA32</h3></section><section id="variant.X86_INS_VMOVDQA64" class="variant"><a href="#variant.X86_INS_VMOVDQA64" class="anchor">§</a><h3 class="code-header">X86_INS_VMOVDQA64</h3></section><section id="variant.X86_INS_VMOVDQA" class="variant"><a href="#variant.X86_INS_VMOVDQA" class="anchor">§</a><h3 class="code-header">X86_INS_VMOVDQA</h3></section><section id="variant.X86_INS_VMOVDQU16" class="variant"><a href="#variant.X86_INS_VMOVDQU16" class="anchor">§</a><h3 class="code-header">X86_INS_VMOVDQU16</h3></section><section id="variant.X86_INS_VMOVDQU32" class="variant"><a href="#variant.X86_INS_VMOVDQU32" class="anchor">§</a><h3 class="code-header">X86_INS_VMOVDQU32</h3></section><section id="variant.X86_INS_VMOVDQU64" class="variant"><a href="#variant.X86_INS_VMOVDQU64" class="anchor">§</a><h3 class="code-header">X86_INS_VMOVDQU64</h3></section><section id="variant.X86_INS_VMOVDQU8" class="variant"><a href="#variant.X86_INS_VMOVDQU8" class="anchor">§</a><h3 class="code-header">X86_INS_VMOVDQU8</h3></section><section id="variant.X86_INS_VMOVDQU" class="variant"><a href="#variant.X86_INS_VMOVDQU" class="anchor">§</a><h3 class="code-header">X86_INS_VMOVDQU</h3></section><section id="variant.X86_INS_VMOVHLPS" class="variant"><a href="#variant.X86_INS_VMOVHLPS" class="anchor">§</a><h3 class="code-header">X86_INS_VMOVHLPS</h3></section><section id="variant.X86_INS_VMOVHPD" class="variant"><a href="#variant.X86_INS_VMOVHPD" class="anchor">§</a><h3 class="code-header">X86_INS_VMOVHPD</h3></section><section id="variant.X86_INS_VMOVHPS" class="variant"><a href="#variant.X86_INS_VMOVHPS" class="anchor">§</a><h3 class="code-header">X86_INS_VMOVHPS</h3></section><section id="variant.X86_INS_VMOVLHPS" class="variant"><a href="#variant.X86_INS_VMOVLHPS" class="anchor">§</a><h3 class="code-header">X86_INS_VMOVLHPS</h3></section><section id="variant.X86_INS_VMOVLPD" class="variant"><a href="#variant.X86_INS_VMOVLPD" class="anchor">§</a><h3 class="code-header">X86_INS_VMOVLPD</h3></section><section id="variant.X86_INS_VMOVLPS" class="variant"><a href="#variant.X86_INS_VMOVLPS" class="anchor">§</a><h3 class="code-header">X86_INS_VMOVLPS</h3></section><section id="variant.X86_INS_VMOVMSKPD" class="variant"><a href="#variant.X86_INS_VMOVMSKPD" class="anchor">§</a><h3 class="code-header">X86_INS_VMOVMSKPD</h3></section><section id="variant.X86_INS_VMOVMSKPS" class="variant"><a href="#variant.X86_INS_VMOVMSKPS" class="anchor">§</a><h3 class="code-header">X86_INS_VMOVMSKPS</h3></section><section id="variant.X86_INS_VMOVNTDQA" class="variant"><a href="#variant.X86_INS_VMOVNTDQA" class="anchor">§</a><h3 class="code-header">X86_INS_VMOVNTDQA</h3></section><section id="variant.X86_INS_VMOVNTDQ" class="variant"><a href="#variant.X86_INS_VMOVNTDQ" class="anchor">§</a><h3 class="code-header">X86_INS_VMOVNTDQ</h3></section><section id="variant.X86_INS_VMOVNTPD" class="variant"><a href="#variant.X86_INS_VMOVNTPD" class="anchor">§</a><h3 class="code-header">X86_INS_VMOVNTPD</h3></section><section id="variant.X86_INS_VMOVNTPS" class="variant"><a href="#variant.X86_INS_VMOVNTPS" class="anchor">§</a><h3 class="code-header">X86_INS_VMOVNTPS</h3></section><section id="variant.X86_INS_VMOVSD" class="variant"><a href="#variant.X86_INS_VMOVSD" class="anchor">§</a><h3 class="code-header">X86_INS_VMOVSD</h3></section><section id="variant.X86_INS_VMOVSHDUP" class="variant"><a href="#variant.X86_INS_VMOVSHDUP" class="anchor">§</a><h3 class="code-header">X86_INS_VMOVSHDUP</h3></section><section id="variant.X86_INS_VMOVSLDUP" class="variant"><a href="#variant.X86_INS_VMOVSLDUP" class="anchor">§</a><h3 class="code-header">X86_INS_VMOVSLDUP</h3></section><section id="variant.X86_INS_VMOVSS" class="variant"><a href="#variant.X86_INS_VMOVSS" class="anchor">§</a><h3 class="code-header">X86_INS_VMOVSS</h3></section><section id="variant.X86_INS_VMOVUPD" class="variant"><a href="#variant.X86_INS_VMOVUPD" class="anchor">§</a><h3 class="code-header">X86_INS_VMOVUPD</h3></section><section id="variant.X86_INS_VMOVUPS" class="variant"><a href="#variant.X86_INS_VMOVUPS" class="anchor">§</a><h3 class="code-header">X86_INS_VMOVUPS</h3></section><section id="variant.X86_INS_VMPSADBW" class="variant"><a href="#variant.X86_INS_VMPSADBW" class="anchor">§</a><h3 class="code-header">X86_INS_VMPSADBW</h3></section><section id="variant.X86_INS_VMPTRLD" class="variant"><a href="#variant.X86_INS_VMPTRLD" class="anchor">§</a><h3 class="code-header">X86_INS_VMPTRLD</h3></section><section id="variant.X86_INS_VMPTRST" class="variant"><a href="#variant.X86_INS_VMPTRST" class="anchor">§</a><h3 class="code-header">X86_INS_VMPTRST</h3></section><section id="variant.X86_INS_VMREAD" class="variant"><a href="#variant.X86_INS_VMREAD" class="anchor">§</a><h3 class="code-header">X86_INS_VMREAD</h3></section><section id="variant.X86_INS_VMRESUME" class="variant"><a href="#variant.X86_INS_VMRESUME" class="anchor">§</a><h3 class="code-header">X86_INS_VMRESUME</h3></section><section id="variant.X86_INS_VMRUN" class="variant"><a href="#variant.X86_INS_VMRUN" class="anchor">§</a><h3 class="code-header">X86_INS_VMRUN</h3></section><section id="variant.X86_INS_VMSAVE" class="variant"><a href="#variant.X86_INS_VMSAVE" class="anchor">§</a><h3 class="code-header">X86_INS_VMSAVE</h3></section><section id="variant.X86_INS_VMULPD" class="variant"><a href="#variant.X86_INS_VMULPD" class="anchor">§</a><h3 class="code-header">X86_INS_VMULPD</h3></section><section id="variant.X86_INS_VMULPS" class="variant"><a href="#variant.X86_INS_VMULPS" class="anchor">§</a><h3 class="code-header">X86_INS_VMULPS</h3></section><section id="variant.X86_INS_VMULSD" class="variant"><a href="#variant.X86_INS_VMULSD" class="anchor">§</a><h3 class="code-header">X86_INS_VMULSD</h3></section><section id="variant.X86_INS_VMULSS" class="variant"><a href="#variant.X86_INS_VMULSS" class="anchor">§</a><h3 class="code-header">X86_INS_VMULSS</h3></section><section id="variant.X86_INS_VMWRITE" class="variant"><a href="#variant.X86_INS_VMWRITE" class="anchor">§</a><h3 class="code-header">X86_INS_VMWRITE</h3></section><section id="variant.X86_INS_VMXOFF" class="variant"><a href="#variant.X86_INS_VMXOFF" class="anchor">§</a><h3 class="code-header">X86_INS_VMXOFF</h3></section><section id="variant.X86_INS_VMXON" class="variant"><a href="#variant.X86_INS_VMXON" class="anchor">§</a><h3 class="code-header">X86_INS_VMXON</h3></section><section id="variant.X86_INS_VORPD" class="variant"><a href="#variant.X86_INS_VORPD" class="anchor">§</a><h3 class="code-header">X86_INS_VORPD</h3></section><section id="variant.X86_INS_VORPS" class="variant"><a href="#variant.X86_INS_VORPS" class="anchor">§</a><h3 class="code-header">X86_INS_VORPS</h3></section><section id="variant.X86_INS_VP4DPWSSDS" class="variant"><a href="#variant.X86_INS_VP4DPWSSDS" class="anchor">§</a><h3 class="code-header">X86_INS_VP4DPWSSDS</h3></section><section id="variant.X86_INS_VP4DPWSSD" class="variant"><a href="#variant.X86_INS_VP4DPWSSD" class="anchor">§</a><h3 class="code-header">X86_INS_VP4DPWSSD</h3></section><section id="variant.X86_INS_VPABSB" class="variant"><a href="#variant.X86_INS_VPABSB" class="anchor">§</a><h3 class="code-header">X86_INS_VPABSB</h3></section><section id="variant.X86_INS_VPABSD" class="variant"><a href="#variant.X86_INS_VPABSD" class="anchor">§</a><h3 class="code-header">X86_INS_VPABSD</h3></section><section id="variant.X86_INS_VPABSQ" class="variant"><a href="#variant.X86_INS_VPABSQ" class="anchor">§</a><h3 class="code-header">X86_INS_VPABSQ</h3></section><section id="variant.X86_INS_VPABSW" class="variant"><a href="#variant.X86_INS_VPABSW" class="anchor">§</a><h3 class="code-header">X86_INS_VPABSW</h3></section><section id="variant.X86_INS_VPACKSSDW" class="variant"><a href="#variant.X86_INS_VPACKSSDW" class="anchor">§</a><h3 class="code-header">X86_INS_VPACKSSDW</h3></section><section id="variant.X86_INS_VPACKSSWB" class="variant"><a href="#variant.X86_INS_VPACKSSWB" class="anchor">§</a><h3 class="code-header">X86_INS_VPACKSSWB</h3></section><section id="variant.X86_INS_VPACKUSDW" class="variant"><a href="#variant.X86_INS_VPACKUSDW" class="anchor">§</a><h3 class="code-header">X86_INS_VPACKUSDW</h3></section><section id="variant.X86_INS_VPACKUSWB" class="variant"><a href="#variant.X86_INS_VPACKUSWB" class="anchor">§</a><h3 class="code-header">X86_INS_VPACKUSWB</h3></section><section id="variant.X86_INS_VPADDB" class="variant"><a href="#variant.X86_INS_VPADDB" class="anchor">§</a><h3 class="code-header">X86_INS_VPADDB</h3></section><section id="variant.X86_INS_VPADDD" class="variant"><a href="#variant.X86_INS_VPADDD" class="anchor">§</a><h3 class="code-header">X86_INS_VPADDD</h3></section><section id="variant.X86_INS_VPADDQ" class="variant"><a href="#variant.X86_INS_VPADDQ" class="anchor">§</a><h3 class="code-header">X86_INS_VPADDQ</h3></section><section id="variant.X86_INS_VPADDSB" class="variant"><a href="#variant.X86_INS_VPADDSB" class="anchor">§</a><h3 class="code-header">X86_INS_VPADDSB</h3></section><section id="variant.X86_INS_VPADDSW" class="variant"><a href="#variant.X86_INS_VPADDSW" class="anchor">§</a><h3 class="code-header">X86_INS_VPADDSW</h3></section><section id="variant.X86_INS_VPADDUSB" class="variant"><a href="#variant.X86_INS_VPADDUSB" class="anchor">§</a><h3 class="code-header">X86_INS_VPADDUSB</h3></section><section id="variant.X86_INS_VPADDUSW" class="variant"><a href="#variant.X86_INS_VPADDUSW" class="anchor">§</a><h3 class="code-header">X86_INS_VPADDUSW</h3></section><section id="variant.X86_INS_VPADDW" class="variant"><a href="#variant.X86_INS_VPADDW" class="anchor">§</a><h3 class="code-header">X86_INS_VPADDW</h3></section><section id="variant.X86_INS_VPALIGNR" class="variant"><a href="#variant.X86_INS_VPALIGNR" class="anchor">§</a><h3 class="code-header">X86_INS_VPALIGNR</h3></section><section id="variant.X86_INS_VPANDD" class="variant"><a href="#variant.X86_INS_VPANDD" class="anchor">§</a><h3 class="code-header">X86_INS_VPANDD</h3></section><section id="variant.X86_INS_VPANDND" class="variant"><a href="#variant.X86_INS_VPANDND" class="anchor">§</a><h3 class="code-header">X86_INS_VPANDND</h3></section><section id="variant.X86_INS_VPANDNQ" class="variant"><a href="#variant.X86_INS_VPANDNQ" class="anchor">§</a><h3 class="code-header">X86_INS_VPANDNQ</h3></section><section id="variant.X86_INS_VPANDN" class="variant"><a href="#variant.X86_INS_VPANDN" class="anchor">§</a><h3 class="code-header">X86_INS_VPANDN</h3></section><section id="variant.X86_INS_VPANDQ" class="variant"><a href="#variant.X86_INS_VPANDQ" class="anchor">§</a><h3 class="code-header">X86_INS_VPANDQ</h3></section><section id="variant.X86_INS_VPAND" class="variant"><a href="#variant.X86_INS_VPAND" class="anchor">§</a><h3 class="code-header">X86_INS_VPAND</h3></section><section id="variant.X86_INS_VPAVGB" class="variant"><a href="#variant.X86_INS_VPAVGB" class="anchor">§</a><h3 class="code-header">X86_INS_VPAVGB</h3></section><section id="variant.X86_INS_VPAVGW" class="variant"><a href="#variant.X86_INS_VPAVGW" class="anchor">§</a><h3 class="code-header">X86_INS_VPAVGW</h3></section><section id="variant.X86_INS_VPBLENDD" class="variant"><a href="#variant.X86_INS_VPBLENDD" class="anchor">§</a><h3 class="code-header">X86_INS_VPBLENDD</h3></section><section id="variant.X86_INS_VPBLENDMB" class="variant"><a href="#variant.X86_INS_VPBLENDMB" class="anchor">§</a><h3 class="code-header">X86_INS_VPBLENDMB</h3></section><section id="variant.X86_INS_VPBLENDMD" class="variant"><a href="#variant.X86_INS_VPBLENDMD" class="anchor">§</a><h3 class="code-header">X86_INS_VPBLENDMD</h3></section><section id="variant.X86_INS_VPBLENDMQ" class="variant"><a href="#variant.X86_INS_VPBLENDMQ" class="anchor">§</a><h3 class="code-header">X86_INS_VPBLENDMQ</h3></section><section id="variant.X86_INS_VPBLENDMW" class="variant"><a href="#variant.X86_INS_VPBLENDMW" class="anchor">§</a><h3 class="code-header">X86_INS_VPBLENDMW</h3></section><section id="variant.X86_INS_VPBLENDVB" class="variant"><a href="#variant.X86_INS_VPBLENDVB" class="anchor">§</a><h3 class="code-header">X86_INS_VPBLENDVB</h3></section><section id="variant.X86_INS_VPBLENDW" class="variant"><a href="#variant.X86_INS_VPBLENDW" class="anchor">§</a><h3 class="code-header">X86_INS_VPBLENDW</h3></section><section id="variant.X86_INS_VPBROADCASTB" class="variant"><a href="#variant.X86_INS_VPBROADCASTB" class="anchor">§</a><h3 class="code-header">X86_INS_VPBROADCASTB</h3></section><section id="variant.X86_INS_VPBROADCASTD" class="variant"><a href="#variant.X86_INS_VPBROADCASTD" class="anchor">§</a><h3 class="code-header">X86_INS_VPBROADCASTD</h3></section><section id="variant.X86_INS_VPBROADCASTMB2Q" class="variant"><a href="#variant.X86_INS_VPBROADCASTMB2Q" class="anchor">§</a><h3 class="code-header">X86_INS_VPBROADCASTMB2Q</h3></section><section id="variant.X86_INS_VPBROADCASTMW2D" class="variant"><a href="#variant.X86_INS_VPBROADCASTMW2D" class="anchor">§</a><h3 class="code-header">X86_INS_VPBROADCASTMW2D</h3></section><section id="variant.X86_INS_VPBROADCASTQ" class="variant"><a href="#variant.X86_INS_VPBROADCASTQ" class="anchor">§</a><h3 class="code-header">X86_INS_VPBROADCASTQ</h3></section><section id="variant.X86_INS_VPBROADCASTW" class="variant"><a href="#variant.X86_INS_VPBROADCASTW" class="anchor">§</a><h3 class="code-header">X86_INS_VPBROADCASTW</h3></section><section id="variant.X86_INS_VPCLMULQDQ" class="variant"><a href="#variant.X86_INS_VPCLMULQDQ" class="anchor">§</a><h3 class="code-header">X86_INS_VPCLMULQDQ</h3></section><section id="variant.X86_INS_VPCMOV" class="variant"><a href="#variant.X86_INS_VPCMOV" class="anchor">§</a><h3 class="code-header">X86_INS_VPCMOV</h3></section><section id="variant.X86_INS_VPCMP" class="variant"><a href="#variant.X86_INS_VPCMP" class="anchor">§</a><h3 class="code-header">X86_INS_VPCMP</h3></section><section id="variant.X86_INS_VPCMPB" class="variant"><a href="#variant.X86_INS_VPCMPB" class="anchor">§</a><h3 class="code-header">X86_INS_VPCMPB</h3></section><section id="variant.X86_INS_VPCMPD" class="variant"><a href="#variant.X86_INS_VPCMPD" class="anchor">§</a><h3 class="code-header">X86_INS_VPCMPD</h3></section><section id="variant.X86_INS_VPCMPEQB" class="variant"><a href="#variant.X86_INS_VPCMPEQB" class="anchor">§</a><h3 class="code-header">X86_INS_VPCMPEQB</h3></section><section id="variant.X86_INS_VPCMPEQD" class="variant"><a href="#variant.X86_INS_VPCMPEQD" class="anchor">§</a><h3 class="code-header">X86_INS_VPCMPEQD</h3></section><section id="variant.X86_INS_VPCMPEQQ" class="variant"><a href="#variant.X86_INS_VPCMPEQQ" class="anchor">§</a><h3 class="code-header">X86_INS_VPCMPEQQ</h3></section><section id="variant.X86_INS_VPCMPEQW" class="variant"><a href="#variant.X86_INS_VPCMPEQW" class="anchor">§</a><h3 class="code-header">X86_INS_VPCMPEQW</h3></section><section id="variant.X86_INS_VPCMPESTRI" class="variant"><a href="#variant.X86_INS_VPCMPESTRI" class="anchor">§</a><h3 class="code-header">X86_INS_VPCMPESTRI</h3></section><section id="variant.X86_INS_VPCMPESTRM" class="variant"><a href="#variant.X86_INS_VPCMPESTRM" class="anchor">§</a><h3 class="code-header">X86_INS_VPCMPESTRM</h3></section><section id="variant.X86_INS_VPCMPGTB" class="variant"><a href="#variant.X86_INS_VPCMPGTB" class="anchor">§</a><h3 class="code-header">X86_INS_VPCMPGTB</h3></section><section id="variant.X86_INS_VPCMPGTD" class="variant"><a href="#variant.X86_INS_VPCMPGTD" class="anchor">§</a><h3 class="code-header">X86_INS_VPCMPGTD</h3></section><section id="variant.X86_INS_VPCMPGTQ" class="variant"><a href="#variant.X86_INS_VPCMPGTQ" class="anchor">§</a><h3 class="code-header">X86_INS_VPCMPGTQ</h3></section><section id="variant.X86_INS_VPCMPGTW" class="variant"><a href="#variant.X86_INS_VPCMPGTW" class="anchor">§</a><h3 class="code-header">X86_INS_VPCMPGTW</h3></section><section id="variant.X86_INS_VPCMPISTRI" class="variant"><a href="#variant.X86_INS_VPCMPISTRI" class="anchor">§</a><h3 class="code-header">X86_INS_VPCMPISTRI</h3></section><section id="variant.X86_INS_VPCMPISTRM" class="variant"><a href="#variant.X86_INS_VPCMPISTRM" class="anchor">§</a><h3 class="code-header">X86_INS_VPCMPISTRM</h3></section><section id="variant.X86_INS_VPCMPQ" class="variant"><a href="#variant.X86_INS_VPCMPQ" class="anchor">§</a><h3 class="code-header">X86_INS_VPCMPQ</h3></section><section id="variant.X86_INS_VPCMPUB" class="variant"><a href="#variant.X86_INS_VPCMPUB" class="anchor">§</a><h3 class="code-header">X86_INS_VPCMPUB</h3></section><section id="variant.X86_INS_VPCMPUD" class="variant"><a href="#variant.X86_INS_VPCMPUD" class="anchor">§</a><h3 class="code-header">X86_INS_VPCMPUD</h3></section><section id="variant.X86_INS_VPCMPUQ" class="variant"><a href="#variant.X86_INS_VPCMPUQ" class="anchor">§</a><h3 class="code-header">X86_INS_VPCMPUQ</h3></section><section id="variant.X86_INS_VPCMPUW" class="variant"><a href="#variant.X86_INS_VPCMPUW" class="anchor">§</a><h3 class="code-header">X86_INS_VPCMPUW</h3></section><section id="variant.X86_INS_VPCMPW" class="variant"><a href="#variant.X86_INS_VPCMPW" class="anchor">§</a><h3 class="code-header">X86_INS_VPCMPW</h3></section><section id="variant.X86_INS_VPCOM" class="variant"><a href="#variant.X86_INS_VPCOM" class="anchor">§</a><h3 class="code-header">X86_INS_VPCOM</h3></section><section id="variant.X86_INS_VPCOMB" class="variant"><a href="#variant.X86_INS_VPCOMB" class="anchor">§</a><h3 class="code-header">X86_INS_VPCOMB</h3></section><section id="variant.X86_INS_VPCOMD" class="variant"><a href="#variant.X86_INS_VPCOMD" class="anchor">§</a><h3 class="code-header">X86_INS_VPCOMD</h3></section><section id="variant.X86_INS_VPCOMPRESSB" class="variant"><a href="#variant.X86_INS_VPCOMPRESSB" class="anchor">§</a><h3 class="code-header">X86_INS_VPCOMPRESSB</h3></section><section id="variant.X86_INS_VPCOMPRESSD" class="variant"><a href="#variant.X86_INS_VPCOMPRESSD" class="anchor">§</a><h3 class="code-header">X86_INS_VPCOMPRESSD</h3></section><section id="variant.X86_INS_VPCOMPRESSQ" class="variant"><a href="#variant.X86_INS_VPCOMPRESSQ" class="anchor">§</a><h3 class="code-header">X86_INS_VPCOMPRESSQ</h3></section><section id="variant.X86_INS_VPCOMPRESSW" class="variant"><a href="#variant.X86_INS_VPCOMPRESSW" class="anchor">§</a><h3 class="code-header">X86_INS_VPCOMPRESSW</h3></section><section id="variant.X86_INS_VPCOMQ" class="variant"><a href="#variant.X86_INS_VPCOMQ" class="anchor">§</a><h3 class="code-header">X86_INS_VPCOMQ</h3></section><section id="variant.X86_INS_VPCOMUB" class="variant"><a href="#variant.X86_INS_VPCOMUB" class="anchor">§</a><h3 class="code-header">X86_INS_VPCOMUB</h3></section><section id="variant.X86_INS_VPCOMUD" class="variant"><a href="#variant.X86_INS_VPCOMUD" class="anchor">§</a><h3 class="code-header">X86_INS_VPCOMUD</h3></section><section id="variant.X86_INS_VPCOMUQ" class="variant"><a href="#variant.X86_INS_VPCOMUQ" class="anchor">§</a><h3 class="code-header">X86_INS_VPCOMUQ</h3></section><section id="variant.X86_INS_VPCOMUW" class="variant"><a href="#variant.X86_INS_VPCOMUW" class="anchor">§</a><h3 class="code-header">X86_INS_VPCOMUW</h3></section><section id="variant.X86_INS_VPCOMW" class="variant"><a href="#variant.X86_INS_VPCOMW" class="anchor">§</a><h3 class="code-header">X86_INS_VPCOMW</h3></section><section id="variant.X86_INS_VPCONFLICTD" class="variant"><a href="#variant.X86_INS_VPCONFLICTD" class="anchor">§</a><h3 class="code-header">X86_INS_VPCONFLICTD</h3></section><section id="variant.X86_INS_VPCONFLICTQ" class="variant"><a href="#variant.X86_INS_VPCONFLICTQ" class="anchor">§</a><h3 class="code-header">X86_INS_VPCONFLICTQ</h3></section><section id="variant.X86_INS_VPDPBUSDS" class="variant"><a href="#variant.X86_INS_VPDPBUSDS" class="anchor">§</a><h3 class="code-header">X86_INS_VPDPBUSDS</h3></section><section id="variant.X86_INS_VPDPBUSD" class="variant"><a href="#variant.X86_INS_VPDPBUSD" class="anchor">§</a><h3 class="code-header">X86_INS_VPDPBUSD</h3></section><section id="variant.X86_INS_VPDPWSSDS" class="variant"><a href="#variant.X86_INS_VPDPWSSDS" class="anchor">§</a><h3 class="code-header">X86_INS_VPDPWSSDS</h3></section><section id="variant.X86_INS_VPDPWSSD" class="variant"><a href="#variant.X86_INS_VPDPWSSD" class="anchor">§</a><h3 class="code-header">X86_INS_VPDPWSSD</h3></section><section id="variant.X86_INS_VPERM2F128" class="variant"><a href="#variant.X86_INS_VPERM2F128" class="anchor">§</a><h3 class="code-header">X86_INS_VPERM2F128</h3></section><section id="variant.X86_INS_VPERM2I128" class="variant"><a href="#variant.X86_INS_VPERM2I128" class="anchor">§</a><h3 class="code-header">X86_INS_VPERM2I128</h3></section><section id="variant.X86_INS_VPERMB" class="variant"><a href="#variant.X86_INS_VPERMB" class="anchor">§</a><h3 class="code-header">X86_INS_VPERMB</h3></section><section id="variant.X86_INS_VPERMD" class="variant"><a href="#variant.X86_INS_VPERMD" class="anchor">§</a><h3 class="code-header">X86_INS_VPERMD</h3></section><section id="variant.X86_INS_VPERMI2B" class="variant"><a href="#variant.X86_INS_VPERMI2B" class="anchor">§</a><h3 class="code-header">X86_INS_VPERMI2B</h3></section><section id="variant.X86_INS_VPERMI2D" class="variant"><a href="#variant.X86_INS_VPERMI2D" class="anchor">§</a><h3 class="code-header">X86_INS_VPERMI2D</h3></section><section id="variant.X86_INS_VPERMI2PD" class="variant"><a href="#variant.X86_INS_VPERMI2PD" class="anchor">§</a><h3 class="code-header">X86_INS_VPERMI2PD</h3></section><section id="variant.X86_INS_VPERMI2PS" class="variant"><a href="#variant.X86_INS_VPERMI2PS" class="anchor">§</a><h3 class="code-header">X86_INS_VPERMI2PS</h3></section><section id="variant.X86_INS_VPERMI2Q" class="variant"><a href="#variant.X86_INS_VPERMI2Q" class="anchor">§</a><h3 class="code-header">X86_INS_VPERMI2Q</h3></section><section id="variant.X86_INS_VPERMI2W" class="variant"><a href="#variant.X86_INS_VPERMI2W" class="anchor">§</a><h3 class="code-header">X86_INS_VPERMI2W</h3></section><section id="variant.X86_INS_VPERMIL2PD" class="variant"><a href="#variant.X86_INS_VPERMIL2PD" class="anchor">§</a><h3 class="code-header">X86_INS_VPERMIL2PD</h3></section><section id="variant.X86_INS_VPERMILPD" class="variant"><a href="#variant.X86_INS_VPERMILPD" class="anchor">§</a><h3 class="code-header">X86_INS_VPERMILPD</h3></section><section id="variant.X86_INS_VPERMIL2PS" class="variant"><a href="#variant.X86_INS_VPERMIL2PS" class="anchor">§</a><h3 class="code-header">X86_INS_VPERMIL2PS</h3></section><section id="variant.X86_INS_VPERMILPS" class="variant"><a href="#variant.X86_INS_VPERMILPS" class="anchor">§</a><h3 class="code-header">X86_INS_VPERMILPS</h3></section><section id="variant.X86_INS_VPERMPD" class="variant"><a href="#variant.X86_INS_VPERMPD" class="anchor">§</a><h3 class="code-header">X86_INS_VPERMPD</h3></section><section id="variant.X86_INS_VPERMPS" class="variant"><a href="#variant.X86_INS_VPERMPS" class="anchor">§</a><h3 class="code-header">X86_INS_VPERMPS</h3></section><section id="variant.X86_INS_VPERMQ" class="variant"><a href="#variant.X86_INS_VPERMQ" class="anchor">§</a><h3 class="code-header">X86_INS_VPERMQ</h3></section><section id="variant.X86_INS_VPERMT2B" class="variant"><a href="#variant.X86_INS_VPERMT2B" class="anchor">§</a><h3 class="code-header">X86_INS_VPERMT2B</h3></section><section id="variant.X86_INS_VPERMT2D" class="variant"><a href="#variant.X86_INS_VPERMT2D" class="anchor">§</a><h3 class="code-header">X86_INS_VPERMT2D</h3></section><section id="variant.X86_INS_VPERMT2PD" class="variant"><a href="#variant.X86_INS_VPERMT2PD" class="anchor">§</a><h3 class="code-header">X86_INS_VPERMT2PD</h3></section><section id="variant.X86_INS_VPERMT2PS" class="variant"><a href="#variant.X86_INS_VPERMT2PS" class="anchor">§</a><h3 class="code-header">X86_INS_VPERMT2PS</h3></section><section id="variant.X86_INS_VPERMT2Q" class="variant"><a href="#variant.X86_INS_VPERMT2Q" class="anchor">§</a><h3 class="code-header">X86_INS_VPERMT2Q</h3></section><section id="variant.X86_INS_VPERMT2W" class="variant"><a href="#variant.X86_INS_VPERMT2W" class="anchor">§</a><h3 class="code-header">X86_INS_VPERMT2W</h3></section><section id="variant.X86_INS_VPERMW" class="variant"><a href="#variant.X86_INS_VPERMW" class="anchor">§</a><h3 class="code-header">X86_INS_VPERMW</h3></section><section id="variant.X86_INS_VPEXPANDB" class="variant"><a href="#variant.X86_INS_VPEXPANDB" class="anchor">§</a><h3 class="code-header">X86_INS_VPEXPANDB</h3></section><section id="variant.X86_INS_VPEXPANDD" class="variant"><a href="#variant.X86_INS_VPEXPANDD" class="anchor">§</a><h3 class="code-header">X86_INS_VPEXPANDD</h3></section><section id="variant.X86_INS_VPEXPANDQ" class="variant"><a href="#variant.X86_INS_VPEXPANDQ" class="anchor">§</a><h3 class="code-header">X86_INS_VPEXPANDQ</h3></section><section id="variant.X86_INS_VPEXPANDW" class="variant"><a href="#variant.X86_INS_VPEXPANDW" class="anchor">§</a><h3 class="code-header">X86_INS_VPEXPANDW</h3></section><section id="variant.X86_INS_VPEXTRB" class="variant"><a href="#variant.X86_INS_VPEXTRB" class="anchor">§</a><h3 class="code-header">X86_INS_VPEXTRB</h3></section><section id="variant.X86_INS_VPEXTRD" class="variant"><a href="#variant.X86_INS_VPEXTRD" class="anchor">§</a><h3 class="code-header">X86_INS_VPEXTRD</h3></section><section id="variant.X86_INS_VPEXTRQ" class="variant"><a href="#variant.X86_INS_VPEXTRQ" class="anchor">§</a><h3 class="code-header">X86_INS_VPEXTRQ</h3></section><section id="variant.X86_INS_VPEXTRW" class="variant"><a href="#variant.X86_INS_VPEXTRW" class="anchor">§</a><h3 class="code-header">X86_INS_VPEXTRW</h3></section><section id="variant.X86_INS_VPGATHERDD" class="variant"><a href="#variant.X86_INS_VPGATHERDD" class="anchor">§</a><h3 class="code-header">X86_INS_VPGATHERDD</h3></section><section id="variant.X86_INS_VPGATHERDQ" class="variant"><a href="#variant.X86_INS_VPGATHERDQ" class="anchor">§</a><h3 class="code-header">X86_INS_VPGATHERDQ</h3></section><section id="variant.X86_INS_VPGATHERQD" class="variant"><a href="#variant.X86_INS_VPGATHERQD" class="anchor">§</a><h3 class="code-header">X86_INS_VPGATHERQD</h3></section><section id="variant.X86_INS_VPGATHERQQ" class="variant"><a href="#variant.X86_INS_VPGATHERQQ" class="anchor">§</a><h3 class="code-header">X86_INS_VPGATHERQQ</h3></section><section id="variant.X86_INS_VPHADDBD" class="variant"><a href="#variant.X86_INS_VPHADDBD" class="anchor">§</a><h3 class="code-header">X86_INS_VPHADDBD</h3></section><section id="variant.X86_INS_VPHADDBQ" class="variant"><a href="#variant.X86_INS_VPHADDBQ" class="anchor">§</a><h3 class="code-header">X86_INS_VPHADDBQ</h3></section><section id="variant.X86_INS_VPHADDBW" class="variant"><a href="#variant.X86_INS_VPHADDBW" class="anchor">§</a><h3 class="code-header">X86_INS_VPHADDBW</h3></section><section id="variant.X86_INS_VPHADDDQ" class="variant"><a href="#variant.X86_INS_VPHADDDQ" class="anchor">§</a><h3 class="code-header">X86_INS_VPHADDDQ</h3></section><section id="variant.X86_INS_VPHADDD" class="variant"><a href="#variant.X86_INS_VPHADDD" class="anchor">§</a><h3 class="code-header">X86_INS_VPHADDD</h3></section><section id="variant.X86_INS_VPHADDSW" class="variant"><a href="#variant.X86_INS_VPHADDSW" class="anchor">§</a><h3 class="code-header">X86_INS_VPHADDSW</h3></section><section id="variant.X86_INS_VPHADDUBD" class="variant"><a href="#variant.X86_INS_VPHADDUBD" class="anchor">§</a><h3 class="code-header">X86_INS_VPHADDUBD</h3></section><section id="variant.X86_INS_VPHADDUBQ" class="variant"><a href="#variant.X86_INS_VPHADDUBQ" class="anchor">§</a><h3 class="code-header">X86_INS_VPHADDUBQ</h3></section><section id="variant.X86_INS_VPHADDUBW" class="variant"><a href="#variant.X86_INS_VPHADDUBW" class="anchor">§</a><h3 class="code-header">X86_INS_VPHADDUBW</h3></section><section id="variant.X86_INS_VPHADDUDQ" class="variant"><a href="#variant.X86_INS_VPHADDUDQ" class="anchor">§</a><h3 class="code-header">X86_INS_VPHADDUDQ</h3></section><section id="variant.X86_INS_VPHADDUWD" class="variant"><a href="#variant.X86_INS_VPHADDUWD" class="anchor">§</a><h3 class="code-header">X86_INS_VPHADDUWD</h3></section><section id="variant.X86_INS_VPHADDUWQ" class="variant"><a href="#variant.X86_INS_VPHADDUWQ" class="anchor">§</a><h3 class="code-header">X86_INS_VPHADDUWQ</h3></section><section id="variant.X86_INS_VPHADDWD" class="variant"><a href="#variant.X86_INS_VPHADDWD" class="anchor">§</a><h3 class="code-header">X86_INS_VPHADDWD</h3></section><section id="variant.X86_INS_VPHADDWQ" class="variant"><a href="#variant.X86_INS_VPHADDWQ" class="anchor">§</a><h3 class="code-header">X86_INS_VPHADDWQ</h3></section><section id="variant.X86_INS_VPHADDW" class="variant"><a href="#variant.X86_INS_VPHADDW" class="anchor">§</a><h3 class="code-header">X86_INS_VPHADDW</h3></section><section id="variant.X86_INS_VPHMINPOSUW" class="variant"><a href="#variant.X86_INS_VPHMINPOSUW" class="anchor">§</a><h3 class="code-header">X86_INS_VPHMINPOSUW</h3></section><section id="variant.X86_INS_VPHSUBBW" class="variant"><a href="#variant.X86_INS_VPHSUBBW" class="anchor">§</a><h3 class="code-header">X86_INS_VPHSUBBW</h3></section><section id="variant.X86_INS_VPHSUBDQ" class="variant"><a href="#variant.X86_INS_VPHSUBDQ" class="anchor">§</a><h3 class="code-header">X86_INS_VPHSUBDQ</h3></section><section id="variant.X86_INS_VPHSUBD" class="variant"><a href="#variant.X86_INS_VPHSUBD" class="anchor">§</a><h3 class="code-header">X86_INS_VPHSUBD</h3></section><section id="variant.X86_INS_VPHSUBSW" class="variant"><a href="#variant.X86_INS_VPHSUBSW" class="anchor">§</a><h3 class="code-header">X86_INS_VPHSUBSW</h3></section><section id="variant.X86_INS_VPHSUBWD" class="variant"><a href="#variant.X86_INS_VPHSUBWD" class="anchor">§</a><h3 class="code-header">X86_INS_VPHSUBWD</h3></section><section id="variant.X86_INS_VPHSUBW" class="variant"><a href="#variant.X86_INS_VPHSUBW" class="anchor">§</a><h3 class="code-header">X86_INS_VPHSUBW</h3></section><section id="variant.X86_INS_VPINSRB" class="variant"><a href="#variant.X86_INS_VPINSRB" class="anchor">§</a><h3 class="code-header">X86_INS_VPINSRB</h3></section><section id="variant.X86_INS_VPINSRD" class="variant"><a href="#variant.X86_INS_VPINSRD" class="anchor">§</a><h3 class="code-header">X86_INS_VPINSRD</h3></section><section id="variant.X86_INS_VPINSRQ" class="variant"><a href="#variant.X86_INS_VPINSRQ" class="anchor">§</a><h3 class="code-header">X86_INS_VPINSRQ</h3></section><section id="variant.X86_INS_VPINSRW" class="variant"><a href="#variant.X86_INS_VPINSRW" class="anchor">§</a><h3 class="code-header">X86_INS_VPINSRW</h3></section><section id="variant.X86_INS_VPLZCNTD" class="variant"><a href="#variant.X86_INS_VPLZCNTD" class="anchor">§</a><h3 class="code-header">X86_INS_VPLZCNTD</h3></section><section id="variant.X86_INS_VPLZCNTQ" class="variant"><a href="#variant.X86_INS_VPLZCNTQ" class="anchor">§</a><h3 class="code-header">X86_INS_VPLZCNTQ</h3></section><section id="variant.X86_INS_VPMACSDD" class="variant"><a href="#variant.X86_INS_VPMACSDD" class="anchor">§</a><h3 class="code-header">X86_INS_VPMACSDD</h3></section><section id="variant.X86_INS_VPMACSDQH" class="variant"><a href="#variant.X86_INS_VPMACSDQH" class="anchor">§</a><h3 class="code-header">X86_INS_VPMACSDQH</h3></section><section id="variant.X86_INS_VPMACSDQL" class="variant"><a href="#variant.X86_INS_VPMACSDQL" class="anchor">§</a><h3 class="code-header">X86_INS_VPMACSDQL</h3></section><section id="variant.X86_INS_VPMACSSDD" class="variant"><a href="#variant.X86_INS_VPMACSSDD" class="anchor">§</a><h3 class="code-header">X86_INS_VPMACSSDD</h3></section><section id="variant.X86_INS_VPMACSSDQH" class="variant"><a href="#variant.X86_INS_VPMACSSDQH" class="anchor">§</a><h3 class="code-header">X86_INS_VPMACSSDQH</h3></section><section id="variant.X86_INS_VPMACSSDQL" class="variant"><a href="#variant.X86_INS_VPMACSSDQL" class="anchor">§</a><h3 class="code-header">X86_INS_VPMACSSDQL</h3></section><section id="variant.X86_INS_VPMACSSWD" class="variant"><a href="#variant.X86_INS_VPMACSSWD" class="anchor">§</a><h3 class="code-header">X86_INS_VPMACSSWD</h3></section><section id="variant.X86_INS_VPMACSSWW" class="variant"><a href="#variant.X86_INS_VPMACSSWW" class="anchor">§</a><h3 class="code-header">X86_INS_VPMACSSWW</h3></section><section id="variant.X86_INS_VPMACSWD" class="variant"><a href="#variant.X86_INS_VPMACSWD" class="anchor">§</a><h3 class="code-header">X86_INS_VPMACSWD</h3></section><section id="variant.X86_INS_VPMACSWW" class="variant"><a href="#variant.X86_INS_VPMACSWW" class="anchor">§</a><h3 class="code-header">X86_INS_VPMACSWW</h3></section><section id="variant.X86_INS_VPMADCSSWD" class="variant"><a href="#variant.X86_INS_VPMADCSSWD" class="anchor">§</a><h3 class="code-header">X86_INS_VPMADCSSWD</h3></section><section id="variant.X86_INS_VPMADCSWD" class="variant"><a href="#variant.X86_INS_VPMADCSWD" class="anchor">§</a><h3 class="code-header">X86_INS_VPMADCSWD</h3></section><section id="variant.X86_INS_VPMADD52HUQ" class="variant"><a href="#variant.X86_INS_VPMADD52HUQ" class="anchor">§</a><h3 class="code-header">X86_INS_VPMADD52HUQ</h3></section><section id="variant.X86_INS_VPMADD52LUQ" class="variant"><a href="#variant.X86_INS_VPMADD52LUQ" class="anchor">§</a><h3 class="code-header">X86_INS_VPMADD52LUQ</h3></section><section id="variant.X86_INS_VPMADDUBSW" class="variant"><a href="#variant.X86_INS_VPMADDUBSW" class="anchor">§</a><h3 class="code-header">X86_INS_VPMADDUBSW</h3></section><section id="variant.X86_INS_VPMADDWD" class="variant"><a href="#variant.X86_INS_VPMADDWD" class="anchor">§</a><h3 class="code-header">X86_INS_VPMADDWD</h3></section><section id="variant.X86_INS_VPMASKMOVD" class="variant"><a href="#variant.X86_INS_VPMASKMOVD" class="anchor">§</a><h3 class="code-header">X86_INS_VPMASKMOVD</h3></section><section id="variant.X86_INS_VPMASKMOVQ" class="variant"><a href="#variant.X86_INS_VPMASKMOVQ" class="anchor">§</a><h3 class="code-header">X86_INS_VPMASKMOVQ</h3></section><section id="variant.X86_INS_VPMAXSB" class="variant"><a href="#variant.X86_INS_VPMAXSB" class="anchor">§</a><h3 class="code-header">X86_INS_VPMAXSB</h3></section><section id="variant.X86_INS_VPMAXSD" class="variant"><a href="#variant.X86_INS_VPMAXSD" class="anchor">§</a><h3 class="code-header">X86_INS_VPMAXSD</h3></section><section id="variant.X86_INS_VPMAXSQ" class="variant"><a href="#variant.X86_INS_VPMAXSQ" class="anchor">§</a><h3 class="code-header">X86_INS_VPMAXSQ</h3></section><section id="variant.X86_INS_VPMAXSW" class="variant"><a href="#variant.X86_INS_VPMAXSW" class="anchor">§</a><h3 class="code-header">X86_INS_VPMAXSW</h3></section><section id="variant.X86_INS_VPMAXUB" class="variant"><a href="#variant.X86_INS_VPMAXUB" class="anchor">§</a><h3 class="code-header">X86_INS_VPMAXUB</h3></section><section id="variant.X86_INS_VPMAXUD" class="variant"><a href="#variant.X86_INS_VPMAXUD" class="anchor">§</a><h3 class="code-header">X86_INS_VPMAXUD</h3></section><section id="variant.X86_INS_VPMAXUQ" class="variant"><a href="#variant.X86_INS_VPMAXUQ" class="anchor">§</a><h3 class="code-header">X86_INS_VPMAXUQ</h3></section><section id="variant.X86_INS_VPMAXUW" class="variant"><a href="#variant.X86_INS_VPMAXUW" class="anchor">§</a><h3 class="code-header">X86_INS_VPMAXUW</h3></section><section id="variant.X86_INS_VPMINSB" class="variant"><a href="#variant.X86_INS_VPMINSB" class="anchor">§</a><h3 class="code-header">X86_INS_VPMINSB</h3></section><section id="variant.X86_INS_VPMINSD" class="variant"><a href="#variant.X86_INS_VPMINSD" class="anchor">§</a><h3 class="code-header">X86_INS_VPMINSD</h3></section><section id="variant.X86_INS_VPMINSQ" class="variant"><a href="#variant.X86_INS_VPMINSQ" class="anchor">§</a><h3 class="code-header">X86_INS_VPMINSQ</h3></section><section id="variant.X86_INS_VPMINSW" class="variant"><a href="#variant.X86_INS_VPMINSW" class="anchor">§</a><h3 class="code-header">X86_INS_VPMINSW</h3></section><section id="variant.X86_INS_VPMINUB" class="variant"><a href="#variant.X86_INS_VPMINUB" class="anchor">§</a><h3 class="code-header">X86_INS_VPMINUB</h3></section><section id="variant.X86_INS_VPMINUD" class="variant"><a href="#variant.X86_INS_VPMINUD" class="anchor">§</a><h3 class="code-header">X86_INS_VPMINUD</h3></section><section id="variant.X86_INS_VPMINUQ" class="variant"><a href="#variant.X86_INS_VPMINUQ" class="anchor">§</a><h3 class="code-header">X86_INS_VPMINUQ</h3></section><section id="variant.X86_INS_VPMINUW" class="variant"><a href="#variant.X86_INS_VPMINUW" class="anchor">§</a><h3 class="code-header">X86_INS_VPMINUW</h3></section><section id="variant.X86_INS_VPMOVB2M" class="variant"><a href="#variant.X86_INS_VPMOVB2M" class="anchor">§</a><h3 class="code-header">X86_INS_VPMOVB2M</h3></section><section id="variant.X86_INS_VPMOVD2M" class="variant"><a href="#variant.X86_INS_VPMOVD2M" class="anchor">§</a><h3 class="code-header">X86_INS_VPMOVD2M</h3></section><section id="variant.X86_INS_VPMOVDB" class="variant"><a href="#variant.X86_INS_VPMOVDB" class="anchor">§</a><h3 class="code-header">X86_INS_VPMOVDB</h3></section><section id="variant.X86_INS_VPMOVDW" class="variant"><a href="#variant.X86_INS_VPMOVDW" class="anchor">§</a><h3 class="code-header">X86_INS_VPMOVDW</h3></section><section id="variant.X86_INS_VPMOVM2B" class="variant"><a href="#variant.X86_INS_VPMOVM2B" class="anchor">§</a><h3 class="code-header">X86_INS_VPMOVM2B</h3></section><section id="variant.X86_INS_VPMOVM2D" class="variant"><a href="#variant.X86_INS_VPMOVM2D" class="anchor">§</a><h3 class="code-header">X86_INS_VPMOVM2D</h3></section><section id="variant.X86_INS_VPMOVM2Q" class="variant"><a href="#variant.X86_INS_VPMOVM2Q" class="anchor">§</a><h3 class="code-header">X86_INS_VPMOVM2Q</h3></section><section id="variant.X86_INS_VPMOVM2W" class="variant"><a href="#variant.X86_INS_VPMOVM2W" class="anchor">§</a><h3 class="code-header">X86_INS_VPMOVM2W</h3></section><section id="variant.X86_INS_VPMOVMSKB" class="variant"><a href="#variant.X86_INS_VPMOVMSKB" class="anchor">§</a><h3 class="code-header">X86_INS_VPMOVMSKB</h3></section><section id="variant.X86_INS_VPMOVQ2M" class="variant"><a href="#variant.X86_INS_VPMOVQ2M" class="anchor">§</a><h3 class="code-header">X86_INS_VPMOVQ2M</h3></section><section id="variant.X86_INS_VPMOVQB" class="variant"><a href="#variant.X86_INS_VPMOVQB" class="anchor">§</a><h3 class="code-header">X86_INS_VPMOVQB</h3></section><section id="variant.X86_INS_VPMOVQD" class="variant"><a href="#variant.X86_INS_VPMOVQD" class="anchor">§</a><h3 class="code-header">X86_INS_VPMOVQD</h3></section><section id="variant.X86_INS_VPMOVQW" class="variant"><a href="#variant.X86_INS_VPMOVQW" class="anchor">§</a><h3 class="code-header">X86_INS_VPMOVQW</h3></section><section id="variant.X86_INS_VPMOVSDB" class="variant"><a href="#variant.X86_INS_VPMOVSDB" class="anchor">§</a><h3 class="code-header">X86_INS_VPMOVSDB</h3></section><section id="variant.X86_INS_VPMOVSDW" class="variant"><a href="#variant.X86_INS_VPMOVSDW" class="anchor">§</a><h3 class="code-header">X86_INS_VPMOVSDW</h3></section><section id="variant.X86_INS_VPMOVSQB" class="variant"><a href="#variant.X86_INS_VPMOVSQB" class="anchor">§</a><h3 class="code-header">X86_INS_VPMOVSQB</h3></section><section id="variant.X86_INS_VPMOVSQD" class="variant"><a href="#variant.X86_INS_VPMOVSQD" class="anchor">§</a><h3 class="code-header">X86_INS_VPMOVSQD</h3></section><section id="variant.X86_INS_VPMOVSQW" class="variant"><a href="#variant.X86_INS_VPMOVSQW" class="anchor">§</a><h3 class="code-header">X86_INS_VPMOVSQW</h3></section><section id="variant.X86_INS_VPMOVSWB" class="variant"><a href="#variant.X86_INS_VPMOVSWB" class="anchor">§</a><h3 class="code-header">X86_INS_VPMOVSWB</h3></section><section id="variant.X86_INS_VPMOVSXBD" class="variant"><a href="#variant.X86_INS_VPMOVSXBD" class="anchor">§</a><h3 class="code-header">X86_INS_VPMOVSXBD</h3></section><section id="variant.X86_INS_VPMOVSXBQ" class="variant"><a href="#variant.X86_INS_VPMOVSXBQ" class="anchor">§</a><h3 class="code-header">X86_INS_VPMOVSXBQ</h3></section><section id="variant.X86_INS_VPMOVSXBW" class="variant"><a href="#variant.X86_INS_VPMOVSXBW" class="anchor">§</a><h3 class="code-header">X86_INS_VPMOVSXBW</h3></section><section id="variant.X86_INS_VPMOVSXDQ" class="variant"><a href="#variant.X86_INS_VPMOVSXDQ" class="anchor">§</a><h3 class="code-header">X86_INS_VPMOVSXDQ</h3></section><section id="variant.X86_INS_VPMOVSXWD" class="variant"><a href="#variant.X86_INS_VPMOVSXWD" class="anchor">§</a><h3 class="code-header">X86_INS_VPMOVSXWD</h3></section><section id="variant.X86_INS_VPMOVSXWQ" class="variant"><a href="#variant.X86_INS_VPMOVSXWQ" class="anchor">§</a><h3 class="code-header">X86_INS_VPMOVSXWQ</h3></section><section id="variant.X86_INS_VPMOVUSDB" class="variant"><a href="#variant.X86_INS_VPMOVUSDB" class="anchor">§</a><h3 class="code-header">X86_INS_VPMOVUSDB</h3></section><section id="variant.X86_INS_VPMOVUSDW" class="variant"><a href="#variant.X86_INS_VPMOVUSDW" class="anchor">§</a><h3 class="code-header">X86_INS_VPMOVUSDW</h3></section><section id="variant.X86_INS_VPMOVUSQB" class="variant"><a href="#variant.X86_INS_VPMOVUSQB" class="anchor">§</a><h3 class="code-header">X86_INS_VPMOVUSQB</h3></section><section id="variant.X86_INS_VPMOVUSQD" class="variant"><a href="#variant.X86_INS_VPMOVUSQD" class="anchor">§</a><h3 class="code-header">X86_INS_VPMOVUSQD</h3></section><section id="variant.X86_INS_VPMOVUSQW" class="variant"><a href="#variant.X86_INS_VPMOVUSQW" class="anchor">§</a><h3 class="code-header">X86_INS_VPMOVUSQW</h3></section><section id="variant.X86_INS_VPMOVUSWB" class="variant"><a href="#variant.X86_INS_VPMOVUSWB" class="anchor">§</a><h3 class="code-header">X86_INS_VPMOVUSWB</h3></section><section id="variant.X86_INS_VPMOVW2M" class="variant"><a href="#variant.X86_INS_VPMOVW2M" class="anchor">§</a><h3 class="code-header">X86_INS_VPMOVW2M</h3></section><section id="variant.X86_INS_VPMOVWB" class="variant"><a href="#variant.X86_INS_VPMOVWB" class="anchor">§</a><h3 class="code-header">X86_INS_VPMOVWB</h3></section><section id="variant.X86_INS_VPMOVZXBD" class="variant"><a href="#variant.X86_INS_VPMOVZXBD" class="anchor">§</a><h3 class="code-header">X86_INS_VPMOVZXBD</h3></section><section id="variant.X86_INS_VPMOVZXBQ" class="variant"><a href="#variant.X86_INS_VPMOVZXBQ" class="anchor">§</a><h3 class="code-header">X86_INS_VPMOVZXBQ</h3></section><section id="variant.X86_INS_VPMOVZXBW" class="variant"><a href="#variant.X86_INS_VPMOVZXBW" class="anchor">§</a><h3 class="code-header">X86_INS_VPMOVZXBW</h3></section><section id="variant.X86_INS_VPMOVZXDQ" class="variant"><a href="#variant.X86_INS_VPMOVZXDQ" class="anchor">§</a><h3 class="code-header">X86_INS_VPMOVZXDQ</h3></section><section id="variant.X86_INS_VPMOVZXWD" class="variant"><a href="#variant.X86_INS_VPMOVZXWD" class="anchor">§</a><h3 class="code-header">X86_INS_VPMOVZXWD</h3></section><section id="variant.X86_INS_VPMOVZXWQ" class="variant"><a href="#variant.X86_INS_VPMOVZXWQ" class="anchor">§</a><h3 class="code-header">X86_INS_VPMOVZXWQ</h3></section><section id="variant.X86_INS_VPMULDQ" class="variant"><a href="#variant.X86_INS_VPMULDQ" class="anchor">§</a><h3 class="code-header">X86_INS_VPMULDQ</h3></section><section id="variant.X86_INS_VPMULHRSW" class="variant"><a href="#variant.X86_INS_VPMULHRSW" class="anchor">§</a><h3 class="code-header">X86_INS_VPMULHRSW</h3></section><section id="variant.X86_INS_VPMULHUW" class="variant"><a href="#variant.X86_INS_VPMULHUW" class="anchor">§</a><h3 class="code-header">X86_INS_VPMULHUW</h3></section><section id="variant.X86_INS_VPMULHW" class="variant"><a href="#variant.X86_INS_VPMULHW" class="anchor">§</a><h3 class="code-header">X86_INS_VPMULHW</h3></section><section id="variant.X86_INS_VPMULLD" class="variant"><a href="#variant.X86_INS_VPMULLD" class="anchor">§</a><h3 class="code-header">X86_INS_VPMULLD</h3></section><section id="variant.X86_INS_VPMULLQ" class="variant"><a href="#variant.X86_INS_VPMULLQ" class="anchor">§</a><h3 class="code-header">X86_INS_VPMULLQ</h3></section><section id="variant.X86_INS_VPMULLW" class="variant"><a href="#variant.X86_INS_VPMULLW" class="anchor">§</a><h3 class="code-header">X86_INS_VPMULLW</h3></section><section id="variant.X86_INS_VPMULTISHIFTQB" class="variant"><a href="#variant.X86_INS_VPMULTISHIFTQB" class="anchor">§</a><h3 class="code-header">X86_INS_VPMULTISHIFTQB</h3></section><section id="variant.X86_INS_VPMULUDQ" class="variant"><a href="#variant.X86_INS_VPMULUDQ" class="anchor">§</a><h3 class="code-header">X86_INS_VPMULUDQ</h3></section><section id="variant.X86_INS_VPOPCNTB" class="variant"><a href="#variant.X86_INS_VPOPCNTB" class="anchor">§</a><h3 class="code-header">X86_INS_VPOPCNTB</h3></section><section id="variant.X86_INS_VPOPCNTD" class="variant"><a href="#variant.X86_INS_VPOPCNTD" class="anchor">§</a><h3 class="code-header">X86_INS_VPOPCNTD</h3></section><section id="variant.X86_INS_VPOPCNTQ" class="variant"><a href="#variant.X86_INS_VPOPCNTQ" class="anchor">§</a><h3 class="code-header">X86_INS_VPOPCNTQ</h3></section><section id="variant.X86_INS_VPOPCNTW" class="variant"><a href="#variant.X86_INS_VPOPCNTW" class="anchor">§</a><h3 class="code-header">X86_INS_VPOPCNTW</h3></section><section id="variant.X86_INS_VPORD" class="variant"><a href="#variant.X86_INS_VPORD" class="anchor">§</a><h3 class="code-header">X86_INS_VPORD</h3></section><section id="variant.X86_INS_VPORQ" class="variant"><a href="#variant.X86_INS_VPORQ" class="anchor">§</a><h3 class="code-header">X86_INS_VPORQ</h3></section><section id="variant.X86_INS_VPOR" class="variant"><a href="#variant.X86_INS_VPOR" class="anchor">§</a><h3 class="code-header">X86_INS_VPOR</h3></section><section id="variant.X86_INS_VPPERM" class="variant"><a href="#variant.X86_INS_VPPERM" class="anchor">§</a><h3 class="code-header">X86_INS_VPPERM</h3></section><section id="variant.X86_INS_VPROLD" class="variant"><a href="#variant.X86_INS_VPROLD" class="anchor">§</a><h3 class="code-header">X86_INS_VPROLD</h3></section><section id="variant.X86_INS_VPROLQ" class="variant"><a href="#variant.X86_INS_VPROLQ" class="anchor">§</a><h3 class="code-header">X86_INS_VPROLQ</h3></section><section id="variant.X86_INS_VPROLVD" class="variant"><a href="#variant.X86_INS_VPROLVD" class="anchor">§</a><h3 class="code-header">X86_INS_VPROLVD</h3></section><section id="variant.X86_INS_VPROLVQ" class="variant"><a href="#variant.X86_INS_VPROLVQ" class="anchor">§</a><h3 class="code-header">X86_INS_VPROLVQ</h3></section><section id="variant.X86_INS_VPRORD" class="variant"><a href="#variant.X86_INS_VPRORD" class="anchor">§</a><h3 class="code-header">X86_INS_VPRORD</h3></section><section id="variant.X86_INS_VPRORQ" class="variant"><a href="#variant.X86_INS_VPRORQ" class="anchor">§</a><h3 class="code-header">X86_INS_VPRORQ</h3></section><section id="variant.X86_INS_VPRORVD" class="variant"><a href="#variant.X86_INS_VPRORVD" class="anchor">§</a><h3 class="code-header">X86_INS_VPRORVD</h3></section><section id="variant.X86_INS_VPRORVQ" class="variant"><a href="#variant.X86_INS_VPRORVQ" class="anchor">§</a><h3 class="code-header">X86_INS_VPRORVQ</h3></section><section id="variant.X86_INS_VPROTB" class="variant"><a href="#variant.X86_INS_VPROTB" class="anchor">§</a><h3 class="code-header">X86_INS_VPROTB</h3></section><section id="variant.X86_INS_VPROTD" class="variant"><a href="#variant.X86_INS_VPROTD" class="anchor">§</a><h3 class="code-header">X86_INS_VPROTD</h3></section><section id="variant.X86_INS_VPROTQ" class="variant"><a href="#variant.X86_INS_VPROTQ" class="anchor">§</a><h3 class="code-header">X86_INS_VPROTQ</h3></section><section id="variant.X86_INS_VPROTW" class="variant"><a href="#variant.X86_INS_VPROTW" class="anchor">§</a><h3 class="code-header">X86_INS_VPROTW</h3></section><section id="variant.X86_INS_VPSADBW" class="variant"><a href="#variant.X86_INS_VPSADBW" class="anchor">§</a><h3 class="code-header">X86_INS_VPSADBW</h3></section><section id="variant.X86_INS_VPSCATTERDD" class="variant"><a href="#variant.X86_INS_VPSCATTERDD" class="anchor">§</a><h3 class="code-header">X86_INS_VPSCATTERDD</h3></section><section id="variant.X86_INS_VPSCATTERDQ" class="variant"><a href="#variant.X86_INS_VPSCATTERDQ" class="anchor">§</a><h3 class="code-header">X86_INS_VPSCATTERDQ</h3></section><section id="variant.X86_INS_VPSCATTERQD" class="variant"><a href="#variant.X86_INS_VPSCATTERQD" class="anchor">§</a><h3 class="code-header">X86_INS_VPSCATTERQD</h3></section><section id="variant.X86_INS_VPSCATTERQQ" class="variant"><a href="#variant.X86_INS_VPSCATTERQQ" class="anchor">§</a><h3 class="code-header">X86_INS_VPSCATTERQQ</h3></section><section id="variant.X86_INS_VPSHAB" class="variant"><a href="#variant.X86_INS_VPSHAB" class="anchor">§</a><h3 class="code-header">X86_INS_VPSHAB</h3></section><section id="variant.X86_INS_VPSHAD" class="variant"><a href="#variant.X86_INS_VPSHAD" class="anchor">§</a><h3 class="code-header">X86_INS_VPSHAD</h3></section><section id="variant.X86_INS_VPSHAQ" class="variant"><a href="#variant.X86_INS_VPSHAQ" class="anchor">§</a><h3 class="code-header">X86_INS_VPSHAQ</h3></section><section id="variant.X86_INS_VPSHAW" class="variant"><a href="#variant.X86_INS_VPSHAW" class="anchor">§</a><h3 class="code-header">X86_INS_VPSHAW</h3></section><section id="variant.X86_INS_VPSHLB" class="variant"><a href="#variant.X86_INS_VPSHLB" class="anchor">§</a><h3 class="code-header">X86_INS_VPSHLB</h3></section><section id="variant.X86_INS_VPSHLDD" class="variant"><a href="#variant.X86_INS_VPSHLDD" class="anchor">§</a><h3 class="code-header">X86_INS_VPSHLDD</h3></section><section id="variant.X86_INS_VPSHLDQ" class="variant"><a href="#variant.X86_INS_VPSHLDQ" class="anchor">§</a><h3 class="code-header">X86_INS_VPSHLDQ</h3></section><section id="variant.X86_INS_VPSHLDVD" class="variant"><a href="#variant.X86_INS_VPSHLDVD" class="anchor">§</a><h3 class="code-header">X86_INS_VPSHLDVD</h3></section><section id="variant.X86_INS_VPSHLDVQ" class="variant"><a href="#variant.X86_INS_VPSHLDVQ" class="anchor">§</a><h3 class="code-header">X86_INS_VPSHLDVQ</h3></section><section id="variant.X86_INS_VPSHLDVW" class="variant"><a href="#variant.X86_INS_VPSHLDVW" class="anchor">§</a><h3 class="code-header">X86_INS_VPSHLDVW</h3></section><section id="variant.X86_INS_VPSHLDW" class="variant"><a href="#variant.X86_INS_VPSHLDW" class="anchor">§</a><h3 class="code-header">X86_INS_VPSHLDW</h3></section><section id="variant.X86_INS_VPSHLD" class="variant"><a href="#variant.X86_INS_VPSHLD" class="anchor">§</a><h3 class="code-header">X86_INS_VPSHLD</h3></section><section id="variant.X86_INS_VPSHLQ" class="variant"><a href="#variant.X86_INS_VPSHLQ" class="anchor">§</a><h3 class="code-header">X86_INS_VPSHLQ</h3></section><section id="variant.X86_INS_VPSHLW" class="variant"><a href="#variant.X86_INS_VPSHLW" class="anchor">§</a><h3 class="code-header">X86_INS_VPSHLW</h3></section><section id="variant.X86_INS_VPSHRDD" class="variant"><a href="#variant.X86_INS_VPSHRDD" class="anchor">§</a><h3 class="code-header">X86_INS_VPSHRDD</h3></section><section id="variant.X86_INS_VPSHRDQ" class="variant"><a href="#variant.X86_INS_VPSHRDQ" class="anchor">§</a><h3 class="code-header">X86_INS_VPSHRDQ</h3></section><section id="variant.X86_INS_VPSHRDVD" class="variant"><a href="#variant.X86_INS_VPSHRDVD" class="anchor">§</a><h3 class="code-header">X86_INS_VPSHRDVD</h3></section><section id="variant.X86_INS_VPSHRDVQ" class="variant"><a href="#variant.X86_INS_VPSHRDVQ" class="anchor">§</a><h3 class="code-header">X86_INS_VPSHRDVQ</h3></section><section id="variant.X86_INS_VPSHRDVW" class="variant"><a href="#variant.X86_INS_VPSHRDVW" class="anchor">§</a><h3 class="code-header">X86_INS_VPSHRDVW</h3></section><section id="variant.X86_INS_VPSHRDW" class="variant"><a href="#variant.X86_INS_VPSHRDW" class="anchor">§</a><h3 class="code-header">X86_INS_VPSHRDW</h3></section><section id="variant.X86_INS_VPSHUFBITQMB" class="variant"><a href="#variant.X86_INS_VPSHUFBITQMB" class="anchor">§</a><h3 class="code-header">X86_INS_VPSHUFBITQMB</h3></section><section id="variant.X86_INS_VPSHUFB" class="variant"><a href="#variant.X86_INS_VPSHUFB" class="anchor">§</a><h3 class="code-header">X86_INS_VPSHUFB</h3></section><section id="variant.X86_INS_VPSHUFD" class="variant"><a href="#variant.X86_INS_VPSHUFD" class="anchor">§</a><h3 class="code-header">X86_INS_VPSHUFD</h3></section><section id="variant.X86_INS_VPSHUFHW" class="variant"><a href="#variant.X86_INS_VPSHUFHW" class="anchor">§</a><h3 class="code-header">X86_INS_VPSHUFHW</h3></section><section id="variant.X86_INS_VPSHUFLW" class="variant"><a href="#variant.X86_INS_VPSHUFLW" class="anchor">§</a><h3 class="code-header">X86_INS_VPSHUFLW</h3></section><section id="variant.X86_INS_VPSIGNB" class="variant"><a href="#variant.X86_INS_VPSIGNB" class="anchor">§</a><h3 class="code-header">X86_INS_VPSIGNB</h3></section><section id="variant.X86_INS_VPSIGND" class="variant"><a href="#variant.X86_INS_VPSIGND" class="anchor">§</a><h3 class="code-header">X86_INS_VPSIGND</h3></section><section id="variant.X86_INS_VPSIGNW" class="variant"><a href="#variant.X86_INS_VPSIGNW" class="anchor">§</a><h3 class="code-header">X86_INS_VPSIGNW</h3></section><section id="variant.X86_INS_VPSLLDQ" class="variant"><a href="#variant.X86_INS_VPSLLDQ" class="anchor">§</a><h3 class="code-header">X86_INS_VPSLLDQ</h3></section><section id="variant.X86_INS_VPSLLD" class="variant"><a href="#variant.X86_INS_VPSLLD" class="anchor">§</a><h3 class="code-header">X86_INS_VPSLLD</h3></section><section id="variant.X86_INS_VPSLLQ" class="variant"><a href="#variant.X86_INS_VPSLLQ" class="anchor">§</a><h3 class="code-header">X86_INS_VPSLLQ</h3></section><section id="variant.X86_INS_VPSLLVD" class="variant"><a href="#variant.X86_INS_VPSLLVD" class="anchor">§</a><h3 class="code-header">X86_INS_VPSLLVD</h3></section><section id="variant.X86_INS_VPSLLVQ" class="variant"><a href="#variant.X86_INS_VPSLLVQ" class="anchor">§</a><h3 class="code-header">X86_INS_VPSLLVQ</h3></section><section id="variant.X86_INS_VPSLLVW" class="variant"><a href="#variant.X86_INS_VPSLLVW" class="anchor">§</a><h3 class="code-header">X86_INS_VPSLLVW</h3></section><section id="variant.X86_INS_VPSLLW" class="variant"><a href="#variant.X86_INS_VPSLLW" class="anchor">§</a><h3 class="code-header">X86_INS_VPSLLW</h3></section><section id="variant.X86_INS_VPSRAD" class="variant"><a href="#variant.X86_INS_VPSRAD" class="anchor">§</a><h3 class="code-header">X86_INS_VPSRAD</h3></section><section id="variant.X86_INS_VPSRAQ" class="variant"><a href="#variant.X86_INS_VPSRAQ" class="anchor">§</a><h3 class="code-header">X86_INS_VPSRAQ</h3></section><section id="variant.X86_INS_VPSRAVD" class="variant"><a href="#variant.X86_INS_VPSRAVD" class="anchor">§</a><h3 class="code-header">X86_INS_VPSRAVD</h3></section><section id="variant.X86_INS_VPSRAVQ" class="variant"><a href="#variant.X86_INS_VPSRAVQ" class="anchor">§</a><h3 class="code-header">X86_INS_VPSRAVQ</h3></section><section id="variant.X86_INS_VPSRAVW" class="variant"><a href="#variant.X86_INS_VPSRAVW" class="anchor">§</a><h3 class="code-header">X86_INS_VPSRAVW</h3></section><section id="variant.X86_INS_VPSRAW" class="variant"><a href="#variant.X86_INS_VPSRAW" class="anchor">§</a><h3 class="code-header">X86_INS_VPSRAW</h3></section><section id="variant.X86_INS_VPSRLDQ" class="variant"><a href="#variant.X86_INS_VPSRLDQ" class="anchor">§</a><h3 class="code-header">X86_INS_VPSRLDQ</h3></section><section id="variant.X86_INS_VPSRLD" class="variant"><a href="#variant.X86_INS_VPSRLD" class="anchor">§</a><h3 class="code-header">X86_INS_VPSRLD</h3></section><section id="variant.X86_INS_VPSRLQ" class="variant"><a href="#variant.X86_INS_VPSRLQ" class="anchor">§</a><h3 class="code-header">X86_INS_VPSRLQ</h3></section><section id="variant.X86_INS_VPSRLVD" class="variant"><a href="#variant.X86_INS_VPSRLVD" class="anchor">§</a><h3 class="code-header">X86_INS_VPSRLVD</h3></section><section id="variant.X86_INS_VPSRLVQ" class="variant"><a href="#variant.X86_INS_VPSRLVQ" class="anchor">§</a><h3 class="code-header">X86_INS_VPSRLVQ</h3></section><section id="variant.X86_INS_VPSRLVW" class="variant"><a href="#variant.X86_INS_VPSRLVW" class="anchor">§</a><h3 class="code-header">X86_INS_VPSRLVW</h3></section><section id="variant.X86_INS_VPSRLW" class="variant"><a href="#variant.X86_INS_VPSRLW" class="anchor">§</a><h3 class="code-header">X86_INS_VPSRLW</h3></section><section id="variant.X86_INS_VPSUBB" class="variant"><a href="#variant.X86_INS_VPSUBB" class="anchor">§</a><h3 class="code-header">X86_INS_VPSUBB</h3></section><section id="variant.X86_INS_VPSUBD" class="variant"><a href="#variant.X86_INS_VPSUBD" class="anchor">§</a><h3 class="code-header">X86_INS_VPSUBD</h3></section><section id="variant.X86_INS_VPSUBQ" class="variant"><a href="#variant.X86_INS_VPSUBQ" class="anchor">§</a><h3 class="code-header">X86_INS_VPSUBQ</h3></section><section id="variant.X86_INS_VPSUBSB" class="variant"><a href="#variant.X86_INS_VPSUBSB" class="anchor">§</a><h3 class="code-header">X86_INS_VPSUBSB</h3></section><section id="variant.X86_INS_VPSUBSW" class="variant"><a href="#variant.X86_INS_VPSUBSW" class="anchor">§</a><h3 class="code-header">X86_INS_VPSUBSW</h3></section><section id="variant.X86_INS_VPSUBUSB" class="variant"><a href="#variant.X86_INS_VPSUBUSB" class="anchor">§</a><h3 class="code-header">X86_INS_VPSUBUSB</h3></section><section id="variant.X86_INS_VPSUBUSW" class="variant"><a href="#variant.X86_INS_VPSUBUSW" class="anchor">§</a><h3 class="code-header">X86_INS_VPSUBUSW</h3></section><section id="variant.X86_INS_VPSUBW" class="variant"><a href="#variant.X86_INS_VPSUBW" class="anchor">§</a><h3 class="code-header">X86_INS_VPSUBW</h3></section><section id="variant.X86_INS_VPTERNLOGD" class="variant"><a href="#variant.X86_INS_VPTERNLOGD" class="anchor">§</a><h3 class="code-header">X86_INS_VPTERNLOGD</h3></section><section id="variant.X86_INS_VPTERNLOGQ" class="variant"><a href="#variant.X86_INS_VPTERNLOGQ" class="anchor">§</a><h3 class="code-header">X86_INS_VPTERNLOGQ</h3></section><section id="variant.X86_INS_VPTESTMB" class="variant"><a href="#variant.X86_INS_VPTESTMB" class="anchor">§</a><h3 class="code-header">X86_INS_VPTESTMB</h3></section><section id="variant.X86_INS_VPTESTMD" class="variant"><a href="#variant.X86_INS_VPTESTMD" class="anchor">§</a><h3 class="code-header">X86_INS_VPTESTMD</h3></section><section id="variant.X86_INS_VPTESTMQ" class="variant"><a href="#variant.X86_INS_VPTESTMQ" class="anchor">§</a><h3 class="code-header">X86_INS_VPTESTMQ</h3></section><section id="variant.X86_INS_VPTESTMW" class="variant"><a href="#variant.X86_INS_VPTESTMW" class="anchor">§</a><h3 class="code-header">X86_INS_VPTESTMW</h3></section><section id="variant.X86_INS_VPTESTNMB" class="variant"><a href="#variant.X86_INS_VPTESTNMB" class="anchor">§</a><h3 class="code-header">X86_INS_VPTESTNMB</h3></section><section id="variant.X86_INS_VPTESTNMD" class="variant"><a href="#variant.X86_INS_VPTESTNMD" class="anchor">§</a><h3 class="code-header">X86_INS_VPTESTNMD</h3></section><section id="variant.X86_INS_VPTESTNMQ" class="variant"><a href="#variant.X86_INS_VPTESTNMQ" class="anchor">§</a><h3 class="code-header">X86_INS_VPTESTNMQ</h3></section><section id="variant.X86_INS_VPTESTNMW" class="variant"><a href="#variant.X86_INS_VPTESTNMW" class="anchor">§</a><h3 class="code-header">X86_INS_VPTESTNMW</h3></section><section id="variant.X86_INS_VPTEST" class="variant"><a href="#variant.X86_INS_VPTEST" class="anchor">§</a><h3 class="code-header">X86_INS_VPTEST</h3></section><section id="variant.X86_INS_VPUNPCKHBW" class="variant"><a href="#variant.X86_INS_VPUNPCKHBW" class="anchor">§</a><h3 class="code-header">X86_INS_VPUNPCKHBW</h3></section><section id="variant.X86_INS_VPUNPCKHDQ" class="variant"><a href="#variant.X86_INS_VPUNPCKHDQ" class="anchor">§</a><h3 class="code-header">X86_INS_VPUNPCKHDQ</h3></section><section id="variant.X86_INS_VPUNPCKHQDQ" class="variant"><a href="#variant.X86_INS_VPUNPCKHQDQ" class="anchor">§</a><h3 class="code-header">X86_INS_VPUNPCKHQDQ</h3></section><section id="variant.X86_INS_VPUNPCKHWD" class="variant"><a href="#variant.X86_INS_VPUNPCKHWD" class="anchor">§</a><h3 class="code-header">X86_INS_VPUNPCKHWD</h3></section><section id="variant.X86_INS_VPUNPCKLBW" class="variant"><a href="#variant.X86_INS_VPUNPCKLBW" class="anchor">§</a><h3 class="code-header">X86_INS_VPUNPCKLBW</h3></section><section id="variant.X86_INS_VPUNPCKLDQ" class="variant"><a href="#variant.X86_INS_VPUNPCKLDQ" class="anchor">§</a><h3 class="code-header">X86_INS_VPUNPCKLDQ</h3></section><section id="variant.X86_INS_VPUNPCKLQDQ" class="variant"><a href="#variant.X86_INS_VPUNPCKLQDQ" class="anchor">§</a><h3 class="code-header">X86_INS_VPUNPCKLQDQ</h3></section><section id="variant.X86_INS_VPUNPCKLWD" class="variant"><a href="#variant.X86_INS_VPUNPCKLWD" class="anchor">§</a><h3 class="code-header">X86_INS_VPUNPCKLWD</h3></section><section id="variant.X86_INS_VPXORD" class="variant"><a href="#variant.X86_INS_VPXORD" class="anchor">§</a><h3 class="code-header">X86_INS_VPXORD</h3></section><section id="variant.X86_INS_VPXORQ" class="variant"><a href="#variant.X86_INS_VPXORQ" class="anchor">§</a><h3 class="code-header">X86_INS_VPXORQ</h3></section><section id="variant.X86_INS_VPXOR" class="variant"><a href="#variant.X86_INS_VPXOR" class="anchor">§</a><h3 class="code-header">X86_INS_VPXOR</h3></section><section id="variant.X86_INS_VRANGEPD" class="variant"><a href="#variant.X86_INS_VRANGEPD" class="anchor">§</a><h3 class="code-header">X86_INS_VRANGEPD</h3></section><section id="variant.X86_INS_VRANGEPS" class="variant"><a href="#variant.X86_INS_VRANGEPS" class="anchor">§</a><h3 class="code-header">X86_INS_VRANGEPS</h3></section><section id="variant.X86_INS_VRANGESD" class="variant"><a href="#variant.X86_INS_VRANGESD" class="anchor">§</a><h3 class="code-header">X86_INS_VRANGESD</h3></section><section id="variant.X86_INS_VRANGESS" class="variant"><a href="#variant.X86_INS_VRANGESS" class="anchor">§</a><h3 class="code-header">X86_INS_VRANGESS</h3></section><section id="variant.X86_INS_VRCP14PD" class="variant"><a href="#variant.X86_INS_VRCP14PD" class="anchor">§</a><h3 class="code-header">X86_INS_VRCP14PD</h3></section><section id="variant.X86_INS_VRCP14PS" class="variant"><a href="#variant.X86_INS_VRCP14PS" class="anchor">§</a><h3 class="code-header">X86_INS_VRCP14PS</h3></section><section id="variant.X86_INS_VRCP14SD" class="variant"><a href="#variant.X86_INS_VRCP14SD" class="anchor">§</a><h3 class="code-header">X86_INS_VRCP14SD</h3></section><section id="variant.X86_INS_VRCP14SS" class="variant"><a href="#variant.X86_INS_VRCP14SS" class="anchor">§</a><h3 class="code-header">X86_INS_VRCP14SS</h3></section><section id="variant.X86_INS_VRCP28PD" class="variant"><a href="#variant.X86_INS_VRCP28PD" class="anchor">§</a><h3 class="code-header">X86_INS_VRCP28PD</h3></section><section id="variant.X86_INS_VRCP28PS" class="variant"><a href="#variant.X86_INS_VRCP28PS" class="anchor">§</a><h3 class="code-header">X86_INS_VRCP28PS</h3></section><section id="variant.X86_INS_VRCP28SD" class="variant"><a href="#variant.X86_INS_VRCP28SD" class="anchor">§</a><h3 class="code-header">X86_INS_VRCP28SD</h3></section><section id="variant.X86_INS_VRCP28SS" class="variant"><a href="#variant.X86_INS_VRCP28SS" class="anchor">§</a><h3 class="code-header">X86_INS_VRCP28SS</h3></section><section id="variant.X86_INS_VRCPPS" class="variant"><a href="#variant.X86_INS_VRCPPS" class="anchor">§</a><h3 class="code-header">X86_INS_VRCPPS</h3></section><section id="variant.X86_INS_VRCPSS" class="variant"><a href="#variant.X86_INS_VRCPSS" class="anchor">§</a><h3 class="code-header">X86_INS_VRCPSS</h3></section><section id="variant.X86_INS_VREDUCEPD" class="variant"><a href="#variant.X86_INS_VREDUCEPD" class="anchor">§</a><h3 class="code-header">X86_INS_VREDUCEPD</h3></section><section id="variant.X86_INS_VREDUCEPS" class="variant"><a href="#variant.X86_INS_VREDUCEPS" class="anchor">§</a><h3 class="code-header">X86_INS_VREDUCEPS</h3></section><section id="variant.X86_INS_VREDUCESD" class="variant"><a href="#variant.X86_INS_VREDUCESD" class="anchor">§</a><h3 class="code-header">X86_INS_VREDUCESD</h3></section><section id="variant.X86_INS_VREDUCESS" class="variant"><a href="#variant.X86_INS_VREDUCESS" class="anchor">§</a><h3 class="code-header">X86_INS_VREDUCESS</h3></section><section id="variant.X86_INS_VRNDSCALEPD" class="variant"><a href="#variant.X86_INS_VRNDSCALEPD" class="anchor">§</a><h3 class="code-header">X86_INS_VRNDSCALEPD</h3></section><section id="variant.X86_INS_VRNDSCALEPS" class="variant"><a href="#variant.X86_INS_VRNDSCALEPS" class="anchor">§</a><h3 class="code-header">X86_INS_VRNDSCALEPS</h3></section><section id="variant.X86_INS_VRNDSCALESD" class="variant"><a href="#variant.X86_INS_VRNDSCALESD" class="anchor">§</a><h3 class="code-header">X86_INS_VRNDSCALESD</h3></section><section id="variant.X86_INS_VRNDSCALESS" class="variant"><a href="#variant.X86_INS_VRNDSCALESS" class="anchor">§</a><h3 class="code-header">X86_INS_VRNDSCALESS</h3></section><section id="variant.X86_INS_VROUNDPD" class="variant"><a href="#variant.X86_INS_VROUNDPD" class="anchor">§</a><h3 class="code-header">X86_INS_VROUNDPD</h3></section><section id="variant.X86_INS_VROUNDPS" class="variant"><a href="#variant.X86_INS_VROUNDPS" class="anchor">§</a><h3 class="code-header">X86_INS_VROUNDPS</h3></section><section id="variant.X86_INS_VROUNDSD" class="variant"><a href="#variant.X86_INS_VROUNDSD" class="anchor">§</a><h3 class="code-header">X86_INS_VROUNDSD</h3></section><section id="variant.X86_INS_VROUNDSS" class="variant"><a href="#variant.X86_INS_VROUNDSS" class="anchor">§</a><h3 class="code-header">X86_INS_VROUNDSS</h3></section><section id="variant.X86_INS_VRSQRT14PD" class="variant"><a href="#variant.X86_INS_VRSQRT14PD" class="anchor">§</a><h3 class="code-header">X86_INS_VRSQRT14PD</h3></section><section id="variant.X86_INS_VRSQRT14PS" class="variant"><a href="#variant.X86_INS_VRSQRT14PS" class="anchor">§</a><h3 class="code-header">X86_INS_VRSQRT14PS</h3></section><section id="variant.X86_INS_VRSQRT14SD" class="variant"><a href="#variant.X86_INS_VRSQRT14SD" class="anchor">§</a><h3 class="code-header">X86_INS_VRSQRT14SD</h3></section><section id="variant.X86_INS_VRSQRT14SS" class="variant"><a href="#variant.X86_INS_VRSQRT14SS" class="anchor">§</a><h3 class="code-header">X86_INS_VRSQRT14SS</h3></section><section id="variant.X86_INS_VRSQRT28PD" class="variant"><a href="#variant.X86_INS_VRSQRT28PD" class="anchor">§</a><h3 class="code-header">X86_INS_VRSQRT28PD</h3></section><section id="variant.X86_INS_VRSQRT28PS" class="variant"><a href="#variant.X86_INS_VRSQRT28PS" class="anchor">§</a><h3 class="code-header">X86_INS_VRSQRT28PS</h3></section><section id="variant.X86_INS_VRSQRT28SD" class="variant"><a href="#variant.X86_INS_VRSQRT28SD" class="anchor">§</a><h3 class="code-header">X86_INS_VRSQRT28SD</h3></section><section id="variant.X86_INS_VRSQRT28SS" class="variant"><a href="#variant.X86_INS_VRSQRT28SS" class="anchor">§</a><h3 class="code-header">X86_INS_VRSQRT28SS</h3></section><section id="variant.X86_INS_VRSQRTPS" class="variant"><a href="#variant.X86_INS_VRSQRTPS" class="anchor">§</a><h3 class="code-header">X86_INS_VRSQRTPS</h3></section><section id="variant.X86_INS_VRSQRTSS" class="variant"><a href="#variant.X86_INS_VRSQRTSS" class="anchor">§</a><h3 class="code-header">X86_INS_VRSQRTSS</h3></section><section id="variant.X86_INS_VSCALEFPD" class="variant"><a href="#variant.X86_INS_VSCALEFPD" class="anchor">§</a><h3 class="code-header">X86_INS_VSCALEFPD</h3></section><section id="variant.X86_INS_VSCALEFPS" class="variant"><a href="#variant.X86_INS_VSCALEFPS" class="anchor">§</a><h3 class="code-header">X86_INS_VSCALEFPS</h3></section><section id="variant.X86_INS_VSCALEFSD" class="variant"><a href="#variant.X86_INS_VSCALEFSD" class="anchor">§</a><h3 class="code-header">X86_INS_VSCALEFSD</h3></section><section id="variant.X86_INS_VSCALEFSS" class="variant"><a href="#variant.X86_INS_VSCALEFSS" class="anchor">§</a><h3 class="code-header">X86_INS_VSCALEFSS</h3></section><section id="variant.X86_INS_VSCATTERDPD" class="variant"><a href="#variant.X86_INS_VSCATTERDPD" class="anchor">§</a><h3 class="code-header">X86_INS_VSCATTERDPD</h3></section><section id="variant.X86_INS_VSCATTERDPS" class="variant"><a href="#variant.X86_INS_VSCATTERDPS" class="anchor">§</a><h3 class="code-header">X86_INS_VSCATTERDPS</h3></section><section id="variant.X86_INS_VSCATTERPF0DPD" class="variant"><a href="#variant.X86_INS_VSCATTERPF0DPD" class="anchor">§</a><h3 class="code-header">X86_INS_VSCATTERPF0DPD</h3></section><section id="variant.X86_INS_VSCATTERPF0DPS" class="variant"><a href="#variant.X86_INS_VSCATTERPF0DPS" class="anchor">§</a><h3 class="code-header">X86_INS_VSCATTERPF0DPS</h3></section><section id="variant.X86_INS_VSCATTERPF0QPD" class="variant"><a href="#variant.X86_INS_VSCATTERPF0QPD" class="anchor">§</a><h3 class="code-header">X86_INS_VSCATTERPF0QPD</h3></section><section id="variant.X86_INS_VSCATTERPF0QPS" class="variant"><a href="#variant.X86_INS_VSCATTERPF0QPS" class="anchor">§</a><h3 class="code-header">X86_INS_VSCATTERPF0QPS</h3></section><section id="variant.X86_INS_VSCATTERPF1DPD" class="variant"><a href="#variant.X86_INS_VSCATTERPF1DPD" class="anchor">§</a><h3 class="code-header">X86_INS_VSCATTERPF1DPD</h3></section><section id="variant.X86_INS_VSCATTERPF1DPS" class="variant"><a href="#variant.X86_INS_VSCATTERPF1DPS" class="anchor">§</a><h3 class="code-header">X86_INS_VSCATTERPF1DPS</h3></section><section id="variant.X86_INS_VSCATTERPF1QPD" class="variant"><a href="#variant.X86_INS_VSCATTERPF1QPD" class="anchor">§</a><h3 class="code-header">X86_INS_VSCATTERPF1QPD</h3></section><section id="variant.X86_INS_VSCATTERPF1QPS" class="variant"><a href="#variant.X86_INS_VSCATTERPF1QPS" class="anchor">§</a><h3 class="code-header">X86_INS_VSCATTERPF1QPS</h3></section><section id="variant.X86_INS_VSCATTERQPD" class="variant"><a href="#variant.X86_INS_VSCATTERQPD" class="anchor">§</a><h3 class="code-header">X86_INS_VSCATTERQPD</h3></section><section id="variant.X86_INS_VSCATTERQPS" class="variant"><a href="#variant.X86_INS_VSCATTERQPS" class="anchor">§</a><h3 class="code-header">X86_INS_VSCATTERQPS</h3></section><section id="variant.X86_INS_VSHUFF32X4" class="variant"><a href="#variant.X86_INS_VSHUFF32X4" class="anchor">§</a><h3 class="code-header">X86_INS_VSHUFF32X4</h3></section><section id="variant.X86_INS_VSHUFF64X2" class="variant"><a href="#variant.X86_INS_VSHUFF64X2" class="anchor">§</a><h3 class="code-header">X86_INS_VSHUFF64X2</h3></section><section id="variant.X86_INS_VSHUFI32X4" class="variant"><a href="#variant.X86_INS_VSHUFI32X4" class="anchor">§</a><h3 class="code-header">X86_INS_VSHUFI32X4</h3></section><section id="variant.X86_INS_VSHUFI64X2" class="variant"><a href="#variant.X86_INS_VSHUFI64X2" class="anchor">§</a><h3 class="code-header">X86_INS_VSHUFI64X2</h3></section><section id="variant.X86_INS_VSHUFPD" class="variant"><a href="#variant.X86_INS_VSHUFPD" class="anchor">§</a><h3 class="code-header">X86_INS_VSHUFPD</h3></section><section id="variant.X86_INS_VSHUFPS" class="variant"><a href="#variant.X86_INS_VSHUFPS" class="anchor">§</a><h3 class="code-header">X86_INS_VSHUFPS</h3></section><section id="variant.X86_INS_VSQRTPD" class="variant"><a href="#variant.X86_INS_VSQRTPD" class="anchor">§</a><h3 class="code-header">X86_INS_VSQRTPD</h3></section><section id="variant.X86_INS_VSQRTPS" class="variant"><a href="#variant.X86_INS_VSQRTPS" class="anchor">§</a><h3 class="code-header">X86_INS_VSQRTPS</h3></section><section id="variant.X86_INS_VSQRTSD" class="variant"><a href="#variant.X86_INS_VSQRTSD" class="anchor">§</a><h3 class="code-header">X86_INS_VSQRTSD</h3></section><section id="variant.X86_INS_VSQRTSS" class="variant"><a href="#variant.X86_INS_VSQRTSS" class="anchor">§</a><h3 class="code-header">X86_INS_VSQRTSS</h3></section><section id="variant.X86_INS_VSTMXCSR" class="variant"><a href="#variant.X86_INS_VSTMXCSR" class="anchor">§</a><h3 class="code-header">X86_INS_VSTMXCSR</h3></section><section id="variant.X86_INS_VSUBPD" class="variant"><a href="#variant.X86_INS_VSUBPD" class="anchor">§</a><h3 class="code-header">X86_INS_VSUBPD</h3></section><section id="variant.X86_INS_VSUBPS" class="variant"><a href="#variant.X86_INS_VSUBPS" class="anchor">§</a><h3 class="code-header">X86_INS_VSUBPS</h3></section><section id="variant.X86_INS_VSUBSD" class="variant"><a href="#variant.X86_INS_VSUBSD" class="anchor">§</a><h3 class="code-header">X86_INS_VSUBSD</h3></section><section id="variant.X86_INS_VSUBSS" class="variant"><a href="#variant.X86_INS_VSUBSS" class="anchor">§</a><h3 class="code-header">X86_INS_VSUBSS</h3></section><section id="variant.X86_INS_VTESTPD" class="variant"><a href="#variant.X86_INS_VTESTPD" class="anchor">§</a><h3 class="code-header">X86_INS_VTESTPD</h3></section><section id="variant.X86_INS_VTESTPS" class="variant"><a href="#variant.X86_INS_VTESTPS" class="anchor">§</a><h3 class="code-header">X86_INS_VTESTPS</h3></section><section id="variant.X86_INS_VUCOMISD" class="variant"><a href="#variant.X86_INS_VUCOMISD" class="anchor">§</a><h3 class="code-header">X86_INS_VUCOMISD</h3></section><section id="variant.X86_INS_VUCOMISS" class="variant"><a href="#variant.X86_INS_VUCOMISS" class="anchor">§</a><h3 class="code-header">X86_INS_VUCOMISS</h3></section><section id="variant.X86_INS_VUNPCKHPD" class="variant"><a href="#variant.X86_INS_VUNPCKHPD" class="anchor">§</a><h3 class="code-header">X86_INS_VUNPCKHPD</h3></section><section id="variant.X86_INS_VUNPCKHPS" class="variant"><a href="#variant.X86_INS_VUNPCKHPS" class="anchor">§</a><h3 class="code-header">X86_INS_VUNPCKHPS</h3></section><section id="variant.X86_INS_VUNPCKLPD" class="variant"><a href="#variant.X86_INS_VUNPCKLPD" class="anchor">§</a><h3 class="code-header">X86_INS_VUNPCKLPD</h3></section><section id="variant.X86_INS_VUNPCKLPS" class="variant"><a href="#variant.X86_INS_VUNPCKLPS" class="anchor">§</a><h3 class="code-header">X86_INS_VUNPCKLPS</h3></section><section id="variant.X86_INS_VXORPD" class="variant"><a href="#variant.X86_INS_VXORPD" class="anchor">§</a><h3 class="code-header">X86_INS_VXORPD</h3></section><section id="variant.X86_INS_VXORPS" class="variant"><a href="#variant.X86_INS_VXORPS" class="anchor">§</a><h3 class="code-header">X86_INS_VXORPS</h3></section><section id="variant.X86_INS_VZEROALL" class="variant"><a href="#variant.X86_INS_VZEROALL" class="anchor">§</a><h3 class="code-header">X86_INS_VZEROALL</h3></section><section id="variant.X86_INS_VZEROUPPER" class="variant"><a href="#variant.X86_INS_VZEROUPPER" class="anchor">§</a><h3 class="code-header">X86_INS_VZEROUPPER</h3></section><section id="variant.X86_INS_WAIT" class="variant"><a href="#variant.X86_INS_WAIT" class="anchor">§</a><h3 class="code-header">X86_INS_WAIT</h3></section><section id="variant.X86_INS_WBINVD" class="variant"><a href="#variant.X86_INS_WBINVD" class="anchor">§</a><h3 class="code-header">X86_INS_WBINVD</h3></section><section id="variant.X86_INS_WBNOINVD" class="variant"><a href="#variant.X86_INS_WBNOINVD" class="anchor">§</a><h3 class="code-header">X86_INS_WBNOINVD</h3></section><section id="variant.X86_INS_WRFSBASE" class="variant"><a href="#variant.X86_INS_WRFSBASE" class="anchor">§</a><h3 class="code-header">X86_INS_WRFSBASE</h3></section><section id="variant.X86_INS_WRGSBASE" class="variant"><a href="#variant.X86_INS_WRGSBASE" class="anchor">§</a><h3 class="code-header">X86_INS_WRGSBASE</h3></section><section id="variant.X86_INS_WRMSR" class="variant"><a href="#variant.X86_INS_WRMSR" class="anchor">§</a><h3 class="code-header">X86_INS_WRMSR</h3></section><section id="variant.X86_INS_WRPKRU" class="variant"><a href="#variant.X86_INS_WRPKRU" class="anchor">§</a><h3 class="code-header">X86_INS_WRPKRU</h3></section><section id="variant.X86_INS_WRSSD" class="variant"><a href="#variant.X86_INS_WRSSD" class="anchor">§</a><h3 class="code-header">X86_INS_WRSSD</h3></section><section id="variant.X86_INS_WRSSQ" class="variant"><a href="#variant.X86_INS_WRSSQ" class="anchor">§</a><h3 class="code-header">X86_INS_WRSSQ</h3></section><section id="variant.X86_INS_WRUSSD" class="variant"><a href="#variant.X86_INS_WRUSSD" class="anchor">§</a><h3 class="code-header">X86_INS_WRUSSD</h3></section><section id="variant.X86_INS_WRUSSQ" class="variant"><a href="#variant.X86_INS_WRUSSQ" class="anchor">§</a><h3 class="code-header">X86_INS_WRUSSQ</h3></section><section id="variant.X86_INS_XABORT" class="variant"><a href="#variant.X86_INS_XABORT" class="anchor">§</a><h3 class="code-header">X86_INS_XABORT</h3></section><section id="variant.X86_INS_XACQUIRE" class="variant"><a href="#variant.X86_INS_XACQUIRE" class="anchor">§</a><h3 class="code-header">X86_INS_XACQUIRE</h3></section><section id="variant.X86_INS_XADD" class="variant"><a href="#variant.X86_INS_XADD" class="anchor">§</a><h3 class="code-header">X86_INS_XADD</h3></section><section id="variant.X86_INS_XBEGIN" class="variant"><a href="#variant.X86_INS_XBEGIN" class="anchor">§</a><h3 class="code-header">X86_INS_XBEGIN</h3></section><section id="variant.X86_INS_XCHG" class="variant"><a href="#variant.X86_INS_XCHG" class="anchor">§</a><h3 class="code-header">X86_INS_XCHG</h3></section><section id="variant.X86_INS_FXCH" class="variant"><a href="#variant.X86_INS_FXCH" class="anchor">§</a><h3 class="code-header">X86_INS_FXCH</h3></section><section id="variant.X86_INS_XCRYPTCBC" class="variant"><a href="#variant.X86_INS_XCRYPTCBC" class="anchor">§</a><h3 class="code-header">X86_INS_XCRYPTCBC</h3></section><section id="variant.X86_INS_XCRYPTCFB" class="variant"><a href="#variant.X86_INS_XCRYPTCFB" class="anchor">§</a><h3 class="code-header">X86_INS_XCRYPTCFB</h3></section><section id="variant.X86_INS_XCRYPTCTR" class="variant"><a href="#variant.X86_INS_XCRYPTCTR" class="anchor">§</a><h3 class="code-header">X86_INS_XCRYPTCTR</h3></section><section id="variant.X86_INS_XCRYPTECB" class="variant"><a href="#variant.X86_INS_XCRYPTECB" class="anchor">§</a><h3 class="code-header">X86_INS_XCRYPTECB</h3></section><section id="variant.X86_INS_XCRYPTOFB" class="variant"><a href="#variant.X86_INS_XCRYPTOFB" class="anchor">§</a><h3 class="code-header">X86_INS_XCRYPTOFB</h3></section><section id="variant.X86_INS_XEND" class="variant"><a href="#variant.X86_INS_XEND" class="anchor">§</a><h3 class="code-header">X86_INS_XEND</h3></section><section id="variant.X86_INS_XGETBV" class="variant"><a href="#variant.X86_INS_XGETBV" class="anchor">§</a><h3 class="code-header">X86_INS_XGETBV</h3></section><section id="variant.X86_INS_XLATB" class="variant"><a href="#variant.X86_INS_XLATB" class="anchor">§</a><h3 class="code-header">X86_INS_XLATB</h3></section><section id="variant.X86_INS_XOR" class="variant"><a href="#variant.X86_INS_XOR" class="anchor">§</a><h3 class="code-header">X86_INS_XOR</h3></section><section id="variant.X86_INS_XORPD" class="variant"><a href="#variant.X86_INS_XORPD" class="anchor">§</a><h3 class="code-header">X86_INS_XORPD</h3></section><section id="variant.X86_INS_XORPS" class="variant"><a href="#variant.X86_INS_XORPS" class="anchor">§</a><h3 class="code-header">X86_INS_XORPS</h3></section><section id="variant.X86_INS_XRELEASE" class="variant"><a href="#variant.X86_INS_XRELEASE" class="anchor">§</a><h3 class="code-header">X86_INS_XRELEASE</h3></section><section id="variant.X86_INS_XRSTOR" class="variant"><a href="#variant.X86_INS_XRSTOR" class="anchor">§</a><h3 class="code-header">X86_INS_XRSTOR</h3></section><section id="variant.X86_INS_XRSTOR64" class="variant"><a href="#variant.X86_INS_XRSTOR64" class="anchor">§</a><h3 class="code-header">X86_INS_XRSTOR64</h3></section><section id="variant.X86_INS_XRSTORS" class="variant"><a href="#variant.X86_INS_XRSTORS" class="anchor">§</a><h3 class="code-header">X86_INS_XRSTORS</h3></section><section id="variant.X86_INS_XRSTORS64" class="variant"><a href="#variant.X86_INS_XRSTORS64" class="anchor">§</a><h3 class="code-header">X86_INS_XRSTORS64</h3></section><section id="variant.X86_INS_XSAVE" class="variant"><a href="#variant.X86_INS_XSAVE" class="anchor">§</a><h3 class="code-header">X86_INS_XSAVE</h3></section><section id="variant.X86_INS_XSAVE64" class="variant"><a href="#variant.X86_INS_XSAVE64" class="anchor">§</a><h3 class="code-header">X86_INS_XSAVE64</h3></section><section id="variant.X86_INS_XSAVEC" class="variant"><a href="#variant.X86_INS_XSAVEC" class="anchor">§</a><h3 class="code-header">X86_INS_XSAVEC</h3></section><section id="variant.X86_INS_XSAVEC64" class="variant"><a href="#variant.X86_INS_XSAVEC64" class="anchor">§</a><h3 class="code-header">X86_INS_XSAVEC64</h3></section><section id="variant.X86_INS_XSAVEOPT" class="variant"><a href="#variant.X86_INS_XSAVEOPT" class="anchor">§</a><h3 class="code-header">X86_INS_XSAVEOPT</h3></section><section id="variant.X86_INS_XSAVEOPT64" class="variant"><a href="#variant.X86_INS_XSAVEOPT64" class="anchor">§</a><h3 class="code-header">X86_INS_XSAVEOPT64</h3></section><section id="variant.X86_INS_XSAVES" class="variant"><a href="#variant.X86_INS_XSAVES" class="anchor">§</a><h3 class="code-header">X86_INS_XSAVES</h3></section><section id="variant.X86_INS_XSAVES64" class="variant"><a href="#variant.X86_INS_XSAVES64" class="anchor">§</a><h3 class="code-header">X86_INS_XSAVES64</h3></section><section id="variant.X86_INS_XSETBV" class="variant"><a href="#variant.X86_INS_XSETBV" class="anchor">§</a><h3 class="code-header">X86_INS_XSETBV</h3></section><section id="variant.X86_INS_XSHA1" class="variant"><a href="#variant.X86_INS_XSHA1" class="anchor">§</a><h3 class="code-header">X86_INS_XSHA1</h3></section><section id="variant.X86_INS_XSHA256" class="variant"><a href="#variant.X86_INS_XSHA256" class="anchor">§</a><h3 class="code-header">X86_INS_XSHA256</h3></section><section id="variant.X86_INS_XSTORE" class="variant"><a href="#variant.X86_INS_XSTORE" class="anchor">§</a><h3 class="code-header">X86_INS_XSTORE</h3></section><section id="variant.X86_INS_XTEST" class="variant"><a href="#variant.X86_INS_XTEST" class="anchor">§</a><h3 class="code-header">X86_INS_XTEST</h3></section><section id="variant.X86_INS_ENDING" class="variant"><a href="#variant.X86_INS_ENDING" class="anchor">§</a><h3 class="code-header">X86_INS_ENDING</h3></section></div><h2 id="trait-implementations" class="small-section-header">Trait Implementations<a href="#trait-implementations" class="anchor">§</a></h2><div id="trait-implementations-list"><details class="toggle implementors-toggle" open><summary><section id="impl-Clone-for-x86_insn" class="impl"><a class="srclink rightside" href="../src/capstone_sys/home/runner/work/mirrord/mirrord/target/debug/build/capstone-sys-d1fb3ea85557a14f/out/capstone.rs.html#11564">source</a><a href="#impl-Clone-for-x86_insn" class="anchor">§</a><h3 class="code-header">impl <a class="trait" href="https://doc.rust-lang.org/nightly/core/clone/trait.Clone.html" title="trait core::clone::Clone">Clone</a> for <a class="enum" href="enum.x86_insn.html" title="enum capstone_sys::x86_insn">x86_insn</a></h3></section></summary><div class="impl-items"><details class="toggle method-toggle" open><summary><section id="method.clone" class="method trait-impl"><a class="srclink rightside" href="../src/capstone_sys/home/runner/work/mirrord/mirrord/target/debug/build/capstone-sys-d1fb3ea85557a14f/out/capstone.rs.html#11564">source</a><a href="#method.clone" class="anchor">§</a><h4 class="code-header">fn <a href="https://doc.rust-lang.org/nightly/core/clone/trait.Clone.html#tymethod.clone" class="fn">clone</a>(&amp;self) -&gt; <a class="enum" href="enum.x86_insn.html" title="enum capstone_sys::x86_insn">x86_insn</a></h4></section></summary><div class='docblock'>Returns a copy of the value. <a href="https://doc.rust-lang.org/nightly/core/clone/trait.Clone.html#tymethod.clone">Read more</a></div></details><details class="toggle method-toggle" open><summary><section id="method.clone_from" class="method trait-impl"><span class="rightside"><span class="since" title="Stable since Rust version 1.0.0">1.0.0</span> · <a class="srclink" href="https://doc.rust-lang.org/nightly/src/core/clone.rs.html#132-134">source</a></span><a href="#method.clone_from" class="anchor">§</a><h4 class="code-header">fn <a href="https://doc.rust-lang.org/nightly/core/clone/trait.Clone.html#method.clone_from" class="fn">clone_from</a>(&amp;mut self, source: <a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.reference.html">&amp;Self</a>)</h4></section></summary><div class='docblock'>Performs copy-assignment from <code>source</code>. <a href="https://doc.rust-lang.org/nightly/core/clone/trait.Clone.html#method.clone_from">Read more</a></div></details></div></details><details class="toggle implementors-toggle" open><summary><section id="impl-Debug-for-x86_insn" class="impl"><a class="srclink rightside" href="../src/capstone_sys/home/runner/work/mirrord/mirrord/target/debug/build/capstone-sys-d1fb3ea85557a14f/out/capstone.rs.html#11564">source</a><a href="#impl-Debug-for-x86_insn" class="anchor">§</a><h3 class="code-header">impl <a class="trait" href="https://doc.rust-lang.org/nightly/core/fmt/trait.Debug.html" title="trait core::fmt::Debug">Debug</a> for <a class="enum" href="enum.x86_insn.html" title="enum capstone_sys::x86_insn">x86_insn</a></h3></section></summary><div class="impl-items"><details class="toggle method-toggle" open><summary><section id="method.fmt" class="method trait-impl"><a class="srclink rightside" href="../src/capstone_sys/home/runner/work/mirrord/mirrord/target/debug/build/capstone-sys-d1fb3ea85557a14f/out/capstone.rs.html#11564">source</a><a href="#method.fmt" class="anchor">§</a><h4 class="code-header">fn <a href="https://doc.rust-lang.org/nightly/core/fmt/trait.Debug.html#tymethod.fmt" class="fn">fmt</a>(&amp;self, f: &amp;mut <a class="struct" href="https://doc.rust-lang.org/nightly/core/fmt/struct.Formatter.html" title="struct core::fmt::Formatter">Formatter</a>&lt;'_&gt;) -&gt; <a class="type" href="https://doc.rust-lang.org/nightly/core/fmt/type.Result.html" title="type core::fmt::Result">Result</a></h4></section></summary><div class='docblock'>Formats the value using the given formatter. <a href="https://doc.rust-lang.org/nightly/core/fmt/trait.Debug.html#tymethod.fmt">Read more</a></div></details></div></details><details class="toggle implementors-toggle" open><summary><section id="impl-From%3Cu32%3E-for-x86_insn" class="impl"><a href="#impl-From%3Cu32%3E-for-x86_insn" class="anchor">§</a><h3 class="code-header">impl <a class="trait" href="https://doc.rust-lang.org/nightly/core/convert/trait.From.html" title="trait core::convert::From">From</a>&lt;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>&gt; for <a class="enum" href="enum.x86_insn.html" title="enum capstone_sys::x86_insn">x86_insn</a></h3></section></summary><div class="impl-items"><details class="toggle method-toggle" open><summary><section id="method.from" class="method trait-impl"><a href="#method.from" class="anchor">§</a><h4 class="code-header">fn <a href="https://doc.rust-lang.org/nightly/core/convert/trait.From.html#tymethod.from" class="fn">from</a>(id: <a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.u32.html">u32</a>) -&gt; Self</h4></section></summary><div class='docblock'>Converts to this type from the input type.</div></details></div></details><details class="toggle implementors-toggle" open><summary><section id="impl-Hash-for-x86_insn" class="impl"><a class="srclink rightside" href="../src/capstone_sys/home/runner/work/mirrord/mirrord/target/debug/build/capstone-sys-d1fb3ea85557a14f/out/capstone.rs.html#11564">source</a><a href="#impl-Hash-for-x86_insn" class="anchor">§</a><h3 class="code-header">impl <a class="trait" href="https://doc.rust-lang.org/nightly/core/hash/trait.Hash.html" title="trait core::hash::Hash">Hash</a> for <a class="enum" href="enum.x86_insn.html" title="enum capstone_sys::x86_insn">x86_insn</a></h3></section></summary><div class="impl-items"><details class="toggle method-toggle" open><summary><section id="method.hash" class="method trait-impl"><a class="srclink rightside" href="../src/capstone_sys/home/runner/work/mirrord/mirrord/target/debug/build/capstone-sys-d1fb3ea85557a14f/out/capstone.rs.html#11564">source</a><a href="#method.hash" class="anchor">§</a><h4 class="code-header">fn <a href="https://doc.rust-lang.org/nightly/core/hash/trait.Hash.html#tymethod.hash" class="fn">hash</a>&lt;__H: <a class="trait" href="https://doc.rust-lang.org/nightly/core/hash/trait.Hasher.html" title="trait core::hash::Hasher">Hasher</a>&gt;(&amp;self, state: <a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.reference.html">&amp;mut __H</a>)</h4></section></summary><div class='docblock'>Feeds this value into the given <a href="https://doc.rust-lang.org/nightly/core/hash/trait.Hasher.html" title="trait core::hash::Hasher"><code>Hasher</code></a>. <a href="https://doc.rust-lang.org/nightly/core/hash/trait.Hash.html#tymethod.hash">Read more</a></div></details><details class="toggle method-toggle" open><summary><section id="method.hash_slice" class="method trait-impl"><span class="rightside"><span class="since" title="Stable since Rust version 1.3.0">1.3.0</span> · <a class="srclink" href="https://doc.rust-lang.org/nightly/src/core/hash/mod.rs.html#239-241">source</a></span><a href="#method.hash_slice" class="anchor">§</a><h4 class="code-header">fn <a href="https://doc.rust-lang.org/nightly/core/hash/trait.Hash.html#method.hash_slice" class="fn">hash_slice</a>&lt;H&gt;(data: &amp;<a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.slice.html">[Self]</a>, state: <a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.reference.html">&amp;mut H</a>)<span class="where fmt-newline">where
    H: <a class="trait" href="https://doc.rust-lang.org/nightly/core/hash/trait.Hasher.html" title="trait core::hash::Hasher">Hasher</a>,
    Self: <a class="trait" href="https://doc.rust-lang.org/nightly/core/marker/trait.Sized.html" title="trait core::marker::Sized">Sized</a>,</span></h4></section></summary><div class='docblock'>Feeds a slice of this type into the given <a href="https://doc.rust-lang.org/nightly/core/hash/trait.Hasher.html" title="trait core::hash::Hasher"><code>Hasher</code></a>. <a href="https://doc.rust-lang.org/nightly/core/hash/trait.Hash.html#method.hash_slice">Read more</a></div></details></div></details><details class="toggle implementors-toggle" open><summary><section id="impl-PartialEq%3Cx86_insn%3E-for-x86_insn" class="impl"><a class="srclink rightside" href="../src/capstone_sys/home/runner/work/mirrord/mirrord/target/debug/build/capstone-sys-d1fb3ea85557a14f/out/capstone.rs.html#11564">source</a><a href="#impl-PartialEq%3Cx86_insn%3E-for-x86_insn" class="anchor">§</a><h3 class="code-header">impl <a class="trait" href="https://doc.rust-lang.org/nightly/core/cmp/trait.PartialEq.html" title="trait core::cmp::PartialEq">PartialEq</a>&lt;<a class="enum" href="enum.x86_insn.html" title="enum capstone_sys::x86_insn">x86_insn</a>&gt; for <a class="enum" href="enum.x86_insn.html" title="enum capstone_sys::x86_insn">x86_insn</a></h3></section></summary><div class="impl-items"><details class="toggle method-toggle" open><summary><section id="method.eq" class="method trait-impl"><a class="srclink rightside" href="../src/capstone_sys/home/runner/work/mirrord/mirrord/target/debug/build/capstone-sys-d1fb3ea85557a14f/out/capstone.rs.html#11564">source</a><a href="#method.eq" class="anchor">§</a><h4 class="code-header">fn <a href="https://doc.rust-lang.org/nightly/core/cmp/trait.PartialEq.html#tymethod.eq" class="fn">eq</a>(&amp;self, other: &amp;<a class="enum" href="enum.x86_insn.html" title="enum capstone_sys::x86_insn">x86_insn</a>) -&gt; <a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.bool.html">bool</a></h4></section></summary><div class='docblock'>This method tests for <code>self</code> and <code>other</code> values to be equal, and is used
by <code>==</code>.</div></details><details class="toggle method-toggle" open><summary><section id="method.ne" class="method trait-impl"><span class="rightside"><span class="since" title="Stable since Rust version 1.0.0">1.0.0</span> · <a class="srclink" href="https://doc.rust-lang.org/nightly/src/core/cmp.rs.html#229">source</a></span><a href="#method.ne" class="anchor">§</a><h4 class="code-header">fn <a href="https://doc.rust-lang.org/nightly/core/cmp/trait.PartialEq.html#method.ne" class="fn">ne</a>(&amp;self, other: <a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.reference.html">&amp;Rhs</a>) -&gt; <a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.bool.html">bool</a></h4></section></summary><div class='docblock'>This method tests for <code>!=</code>. The default implementation is almost always
sufficient, and should not be overridden without very good reason.</div></details></div></details><section id="impl-Copy-for-x86_insn" class="impl"><a class="srclink rightside" href="../src/capstone_sys/home/runner/work/mirrord/mirrord/target/debug/build/capstone-sys-d1fb3ea85557a14f/out/capstone.rs.html#11564">source</a><a href="#impl-Copy-for-x86_insn" class="anchor">§</a><h3 class="code-header">impl <a class="trait" href="https://doc.rust-lang.org/nightly/core/marker/trait.Copy.html" title="trait core::marker::Copy">Copy</a> for <a class="enum" href="enum.x86_insn.html" title="enum capstone_sys::x86_insn">x86_insn</a></h3></section><section id="impl-Eq-for-x86_insn" class="impl"><a class="srclink rightside" href="../src/capstone_sys/home/runner/work/mirrord/mirrord/target/debug/build/capstone-sys-d1fb3ea85557a14f/out/capstone.rs.html#11564">source</a><a href="#impl-Eq-for-x86_insn" class="anchor">§</a><h3 class="code-header">impl <a class="trait" href="https://doc.rust-lang.org/nightly/core/cmp/trait.Eq.html" title="trait core::cmp::Eq">Eq</a> for <a class="enum" href="enum.x86_insn.html" title="enum capstone_sys::x86_insn">x86_insn</a></h3></section><section id="impl-StructuralEq-for-x86_insn" class="impl"><a class="srclink rightside" href="../src/capstone_sys/home/runner/work/mirrord/mirrord/target/debug/build/capstone-sys-d1fb3ea85557a14f/out/capstone.rs.html#11564">source</a><a href="#impl-StructuralEq-for-x86_insn" class="anchor">§</a><h3 class="code-header">impl <a class="trait" href="https://doc.rust-lang.org/nightly/core/marker/trait.StructuralEq.html" title="trait core::marker::StructuralEq">StructuralEq</a> for <a class="enum" href="enum.x86_insn.html" title="enum capstone_sys::x86_insn">x86_insn</a></h3></section><section id="impl-StructuralPartialEq-for-x86_insn" class="impl"><a class="srclink rightside" href="../src/capstone_sys/home/runner/work/mirrord/mirrord/target/debug/build/capstone-sys-d1fb3ea85557a14f/out/capstone.rs.html#11564">source</a><a href="#impl-StructuralPartialEq-for-x86_insn" class="anchor">§</a><h3 class="code-header">impl <a class="trait" href="https://doc.rust-lang.org/nightly/core/marker/trait.StructuralPartialEq.html" title="trait core::marker::StructuralPartialEq">StructuralPartialEq</a> for <a class="enum" href="enum.x86_insn.html" title="enum capstone_sys::x86_insn">x86_insn</a></h3></section></div><h2 id="synthetic-implementations" class="small-section-header">Auto Trait Implementations<a href="#synthetic-implementations" class="anchor">§</a></h2><div id="synthetic-implementations-list"><section id="impl-RefUnwindSafe-for-x86_insn" class="impl"><a href="#impl-RefUnwindSafe-for-x86_insn" class="anchor">§</a><h3 class="code-header">impl <a class="trait" href="https://doc.rust-lang.org/nightly/core/panic/unwind_safe/trait.RefUnwindSafe.html" title="trait core::panic::unwind_safe::RefUnwindSafe">RefUnwindSafe</a> for <a class="enum" href="enum.x86_insn.html" title="enum capstone_sys::x86_insn">x86_insn</a></h3></section><section id="impl-Send-for-x86_insn" class="impl"><a href="#impl-Send-for-x86_insn" class="anchor">§</a><h3 class="code-header">impl <a class="trait" href="https://doc.rust-lang.org/nightly/core/marker/trait.Send.html" title="trait core::marker::Send">Send</a> for <a class="enum" href="enum.x86_insn.html" title="enum capstone_sys::x86_insn">x86_insn</a></h3></section><section id="impl-Sync-for-x86_insn" class="impl"><a href="#impl-Sync-for-x86_insn" class="anchor">§</a><h3 class="code-header">impl <a class="trait" href="https://doc.rust-lang.org/nightly/core/marker/trait.Sync.html" title="trait core::marker::Sync">Sync</a> for <a class="enum" href="enum.x86_insn.html" title="enum capstone_sys::x86_insn">x86_insn</a></h3></section><section id="impl-Unpin-for-x86_insn" class="impl"><a href="#impl-Unpin-for-x86_insn" class="anchor">§</a><h3 class="code-header">impl <a class="trait" href="https://doc.rust-lang.org/nightly/core/marker/trait.Unpin.html" title="trait core::marker::Unpin">Unpin</a> for <a class="enum" href="enum.x86_insn.html" title="enum capstone_sys::x86_insn">x86_insn</a></h3></section><section id="impl-UnwindSafe-for-x86_insn" class="impl"><a href="#impl-UnwindSafe-for-x86_insn" class="anchor">§</a><h3 class="code-header">impl <a class="trait" href="https://doc.rust-lang.org/nightly/core/panic/unwind_safe/trait.UnwindSafe.html" title="trait core::panic::unwind_safe::UnwindSafe">UnwindSafe</a> for <a class="enum" href="enum.x86_insn.html" title="enum capstone_sys::x86_insn">x86_insn</a></h3></section></div><h2 id="blanket-implementations" class="small-section-header">Blanket Implementations<a href="#blanket-implementations" class="anchor">§</a></h2><div id="blanket-implementations-list"><details class="toggle implementors-toggle"><summary><section id="impl-Any-for-x86_insn" class="impl"><a class="srclink rightside" href="https://doc.rust-lang.org/nightly/src/core/any.rs.html#200">source</a><a href="#impl-Any-for-x86_insn" class="anchor">§</a><h3 class="code-header">impl&lt;T&gt; <a class="trait" href="https://doc.rust-lang.org/nightly/core/any/trait.Any.html" title="trait core::any::Any">Any</a> for T<span class="where fmt-newline">where
    T: 'static + ?<a class="trait" href="https://doc.rust-lang.org/nightly/core/marker/trait.Sized.html" title="trait core::marker::Sized">Sized</a>,</span></h3></section></summary><div class="impl-items"><details class="toggle method-toggle" open><summary><section id="method.type_id" class="method trait-impl"><a class="srclink rightside" href="https://doc.rust-lang.org/nightly/src/core/any.rs.html#201">source</a><a href="#method.type_id" class="anchor">§</a><h4 class="code-header">fn <a href="https://doc.rust-lang.org/nightly/core/any/trait.Any.html#tymethod.type_id" class="fn">type_id</a>(&amp;self) -&gt; <a class="struct" href="https://doc.rust-lang.org/nightly/core/any/struct.TypeId.html" title="struct core::any::TypeId">TypeId</a></h4></section></summary><div class='docblock'>Gets the <code>TypeId</code> of <code>self</code>. <a href="https://doc.rust-lang.org/nightly/core/any/trait.Any.html#tymethod.type_id">Read more</a></div></details></div></details><details class="toggle implementors-toggle"><summary><section id="impl-Borrow%3CT%3E-for-x86_insn" class="impl"><a class="srclink rightside" href="https://doc.rust-lang.org/nightly/src/core/borrow.rs.html#211">source</a><a href="#impl-Borrow%3CT%3E-for-x86_insn" class="anchor">§</a><h3 class="code-header">impl&lt;T&gt; <a class="trait" href="https://doc.rust-lang.org/nightly/core/borrow/trait.Borrow.html" title="trait core::borrow::Borrow">Borrow</a>&lt;T&gt; for T<span class="where fmt-newline">where
    T: ?<a class="trait" href="https://doc.rust-lang.org/nightly/core/marker/trait.Sized.html" title="trait core::marker::Sized">Sized</a>,</span></h3></section></summary><div class="impl-items"><details class="toggle method-toggle" open><summary><section id="method.borrow" class="method trait-impl"><span class="rightside"><span class="since" title="const unstable">const: <a href="https://github.com/rust-lang/rust/issues/91522" title="Tracking issue for const_borrow">unstable</a></span> · <a class="srclink" href="https://doc.rust-lang.org/nightly/src/core/borrow.rs.html#213">source</a></span><a href="#method.borrow" class="anchor">§</a><h4 class="code-header">fn <a href="https://doc.rust-lang.org/nightly/core/borrow/trait.Borrow.html#tymethod.borrow" class="fn">borrow</a>(&amp;self) -&gt; <a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.reference.html">&amp;T</a></h4></section></summary><div class='docblock'>Immutably borrows from an owned value. <a href="https://doc.rust-lang.org/nightly/core/borrow/trait.Borrow.html#tymethod.borrow">Read more</a></div></details></div></details><details class="toggle implementors-toggle"><summary><section id="impl-BorrowMut%3CT%3E-for-x86_insn" class="impl"><a class="srclink rightside" href="https://doc.rust-lang.org/nightly/src/core/borrow.rs.html#220">source</a><a href="#impl-BorrowMut%3CT%3E-for-x86_insn" class="anchor">§</a><h3 class="code-header">impl&lt;T&gt; <a class="trait" href="https://doc.rust-lang.org/nightly/core/borrow/trait.BorrowMut.html" title="trait core::borrow::BorrowMut">BorrowMut</a>&lt;T&gt; for T<span class="where fmt-newline">where
    T: ?<a class="trait" href="https://doc.rust-lang.org/nightly/core/marker/trait.Sized.html" title="trait core::marker::Sized">Sized</a>,</span></h3></section></summary><div class="impl-items"><details class="toggle method-toggle" open><summary><section id="method.borrow_mut" class="method trait-impl"><span class="rightside"><span class="since" title="const unstable">const: <a href="https://github.com/rust-lang/rust/issues/91522" title="Tracking issue for const_borrow">unstable</a></span> · <a class="srclink" href="https://doc.rust-lang.org/nightly/src/core/borrow.rs.html#221">source</a></span><a href="#method.borrow_mut" class="anchor">§</a><h4 class="code-header">fn <a href="https://doc.rust-lang.org/nightly/core/borrow/trait.BorrowMut.html#tymethod.borrow_mut" class="fn">borrow_mut</a>(&amp;mut self) -&gt; <a class="primitive" href="https://doc.rust-lang.org/nightly/core/primitive.reference.html">&amp;mut T</a></h4></section></summary><div class='docblock'>Mutably borrows from an owned value. <a href="https://doc.rust-lang.org/nightly/core/borrow/trait.BorrowMut.html#tymethod.borrow_mut">Read more</a></div></details></div></details><details class="toggle implementors-toggle"><summary><section id="impl-From%3CT%3E-for-x86_insn" class="impl"><a class="srclink rightside" href="https://doc.rust-lang.org/nightly/src/core/convert/mod.rs.html#734">source</a><a href="#impl-From%3CT%3E-for-x86_insn" class="anchor">§</a><h3 class="code-header">impl&lt;T&gt; <a class="trait" href="https://doc.rust-lang.org/nightly/core/convert/trait.From.html" title="trait core::convert::From">From</a>&lt;T&gt; for T</h3></section></summary><div class="impl-items"><details class="toggle method-toggle" open><summary><section id="method.from-1" class="method trait-impl"><span class="rightside"><span class="since" title="const unstable">const: <a href="https://github.com/rust-lang/rust/issues/88674" title="Tracking issue for const_convert">unstable</a></span> · <a class="srclink" href="https://doc.rust-lang.org/nightly/src/core/convert/mod.rs.html#737">source</a></span><a href="#method.from-1" class="anchor">§</a><h4 class="code-header">fn <a href="https://doc.rust-lang.org/nightly/core/convert/trait.From.html#tymethod.from" class="fn">from</a>(t: T) -&gt; T</h4></section></summary><div class="docblock"><p>Returns the argument unchanged.</p>
</div></details></div></details><details class="toggle implementors-toggle"><summary><section id="impl-Into%3CU%3E-for-x86_insn" class="impl"><a class="srclink rightside" href="https://doc.rust-lang.org/nightly/src/core/convert/mod.rs.html#717">source</a><a href="#impl-Into%3CU%3E-for-x86_insn" class="anchor">§</a><h3 class="code-header">impl&lt;T, U&gt; <a class="trait" href="https://doc.rust-lang.org/nightly/core/convert/trait.Into.html" title="trait core::convert::Into">Into</a>&lt;U&gt; for T<span class="where fmt-newline">where
    U: <a class="trait" href="https://doc.rust-lang.org/nightly/core/convert/trait.From.html" title="trait core::convert::From">From</a>&lt;T&gt;,</span></h3></section></summary><div class="impl-items"><details class="toggle method-toggle" open><summary><section id="method.into" class="method trait-impl"><span class="rightside"><span class="since" title="const unstable">const: <a href="https://github.com/rust-lang/rust/issues/88674" title="Tracking issue for const_convert">unstable</a></span> · <a class="srclink" href="https://doc.rust-lang.org/nightly/src/core/convert/mod.rs.html#726">source</a></span><a href="#method.into" class="anchor">§</a><h4 class="code-header">fn <a href="https://doc.rust-lang.org/nightly/core/convert/trait.Into.html#tymethod.into" class="fn">into</a>(self) -&gt; U</h4></section></summary><div class="docblock"><p>Calls <code>U::from(self)</code>.</p>
<p>That is, this conversion is whatever the implementation of
<code><a href="https://doc.rust-lang.org/nightly/core/convert/trait.From.html" title="trait core::convert::From">From</a>&lt;T&gt; for U</code> chooses to do.</p>
</div></details></div></details><details class="toggle implementors-toggle"><summary><section id="impl-TryFrom%3CU%3E-for-x86_insn" class="impl"><a class="srclink rightside" href="https://doc.rust-lang.org/nightly/src/core/convert/mod.rs.html#776">source</a><a href="#impl-TryFrom%3CU%3E-for-x86_insn" class="anchor">§</a><h3 class="code-header">impl&lt;T, U&gt; <a class="trait" href="https://doc.rust-lang.org/nightly/core/convert/trait.TryFrom.html" title="trait core::convert::TryFrom">TryFrom</a>&lt;U&gt; for T<span class="where fmt-newline">where
    U: <a class="trait" href="https://doc.rust-lang.org/nightly/core/convert/trait.Into.html" title="trait core::convert::Into">Into</a>&lt;T&gt;,</span></h3></section></summary><div class="impl-items"><details class="toggle" open><summary><section id="associatedtype.Error" class="associatedtype trait-impl"><a href="#associatedtype.Error" class="anchor">§</a><h4 class="code-header">type <a href="https://doc.rust-lang.org/nightly/core/convert/trait.TryFrom.html#associatedtype.Error" class="associatedtype">Error</a> = <a class="enum" href="https://doc.rust-lang.org/nightly/core/convert/enum.Infallible.html" title="enum core::convert::Infallible">Infallible</a></h4></section></summary><div class='docblock'>The type returned in the event of a conversion error.</div></details><details class="toggle method-toggle" open><summary><section id="method.try_from" class="method trait-impl"><span class="rightside"><span class="since" title="const unstable">const: <a href="https://github.com/rust-lang/rust/issues/88674" title="Tracking issue for const_convert">unstable</a></span> · <a class="srclink" href="https://doc.rust-lang.org/nightly/src/core/convert/mod.rs.html#782">source</a></span><a href="#method.try_from" class="anchor">§</a><h4 class="code-header">fn <a href="https://doc.rust-lang.org/nightly/core/convert/trait.TryFrom.html#tymethod.try_from" class="fn">try_from</a>(value: U) -&gt; <a class="enum" href="https://doc.rust-lang.org/nightly/core/result/enum.Result.html" title="enum core::result::Result">Result</a>&lt;T, &lt;T as <a class="trait" href="https://doc.rust-lang.org/nightly/core/convert/trait.TryFrom.html" title="trait core::convert::TryFrom">TryFrom</a>&lt;U&gt;&gt;::<a class="associatedtype" href="https://doc.rust-lang.org/nightly/core/convert/trait.TryFrom.html#associatedtype.Error" title="type core::convert::TryFrom::Error">Error</a>&gt;</h4></section></summary><div class='docblock'>Performs the conversion.</div></details></div></details><details class="toggle implementors-toggle"><summary><section id="impl-TryInto%3CU%3E-for-x86_insn" class="impl"><a class="srclink rightside" href="https://doc.rust-lang.org/nightly/src/core/convert/mod.rs.html#761">source</a><a href="#impl-TryInto%3CU%3E-for-x86_insn" class="anchor">§</a><h3 class="code-header">impl&lt;T, U&gt; <a class="trait" href="https://doc.rust-lang.org/nightly/core/convert/trait.TryInto.html" title="trait core::convert::TryInto">TryInto</a>&lt;U&gt; for T<span class="where fmt-newline">where
    U: <a class="trait" href="https://doc.rust-lang.org/nightly/core/convert/trait.TryFrom.html" title="trait core::convert::TryFrom">TryFrom</a>&lt;T&gt;,</span></h3></section></summary><div class="impl-items"><details class="toggle" open><summary><section id="associatedtype.Error-1" class="associatedtype trait-impl"><a href="#associatedtype.Error-1" class="anchor">§</a><h4 class="code-header">type <a href="https://doc.rust-lang.org/nightly/core/convert/trait.TryInto.html#associatedtype.Error" class="associatedtype">Error</a> = &lt;U as <a class="trait" href="https://doc.rust-lang.org/nightly/core/convert/trait.TryFrom.html" title="trait core::convert::TryFrom">TryFrom</a>&lt;T&gt;&gt;::<a class="associatedtype" href="https://doc.rust-lang.org/nightly/core/convert/trait.TryFrom.html#associatedtype.Error" title="type core::convert::TryFrom::Error">Error</a></h4></section></summary><div class='docblock'>The type returned in the event of a conversion error.</div></details><details class="toggle method-toggle" open><summary><section id="method.try_into" class="method trait-impl"><span class="rightside"><span class="since" title="const unstable">const: <a href="https://github.com/rust-lang/rust/issues/88674" title="Tracking issue for const_convert">unstable</a></span> · <a class="srclink" href="https://doc.rust-lang.org/nightly/src/core/convert/mod.rs.html#767">source</a></span><a href="#method.try_into" class="anchor">§</a><h4 class="code-header">fn <a href="https://doc.rust-lang.org/nightly/core/convert/trait.TryInto.html#tymethod.try_into" class="fn">try_into</a>(self) -&gt; <a class="enum" href="https://doc.rust-lang.org/nightly/core/result/enum.Result.html" title="enum core::result::Result">Result</a>&lt;U, &lt;U as <a class="trait" href="https://doc.rust-lang.org/nightly/core/convert/trait.TryFrom.html" title="trait core::convert::TryFrom">TryFrom</a>&lt;T&gt;&gt;::<a class="associatedtype" href="https://doc.rust-lang.org/nightly/core/convert/trait.TryFrom.html#associatedtype.Error" title="type core::convert::TryFrom::Error">Error</a>&gt;</h4></section></summary><div class='docblock'>Performs the conversion.</div></details></div></details></div></section></div></main></body></html>