{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1719997927424 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1719997927427 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jul 03 17:12:07 2024 " "Processing started: Wed Jul 03 17:12:07 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1719997927427 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719997927427 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off UART_Server -c UART_Server " "Command: quartus_map --read_settings_files=on --write_settings_files=off UART_Server -c UART_Server" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719997927428 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1719997927674 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1719997927674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top.v 1 1 " "Found 1 design units, including 1 entities, in source file top.v" { { "Info" "ISGN_ENTITY_NAME" "1 TOP " "Found entity 1: TOP" {  } { { "TOP.v" "" { Text "D:/yuchi/UART_Final/VERILOG/UART_Server/TOP.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719997932903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719997932903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_server.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_server.v" { { "Info" "ISGN_ENTITY_NAME" "1 UART_Server " "Found entity 1: UART_Server" {  } { { "UART_Server.v" "" { Text "D:/yuchi/UART_Final/VERILOG/UART_Server/UART_Server.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719997932904 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719997932904 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_tx " "Found entity 1: uart_tx" {  } { { "uart_tx.v" "" { Text "D:/yuchi/UART_Final/VERILOG/UART_Server/uart_tx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719997932905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719997932905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "at_server_rom.v 1 1 " "Found 1 design units, including 1 entities, in source file at_server_rom.v" { { "Info" "ISGN_ENTITY_NAME" "1 AT_SERVER_ROM " "Found entity 1: AT_SERVER_ROM" {  } { { "AT_SERVER_ROM.v" "" { Text "D:/yuchi/UART_Final/VERILOG/UART_Server/AT_SERVER_ROM.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719997932905 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719997932905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_rx.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_rx.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_rx " "Found entity 1: uart_rx" {  } { { "uart_rx.v" "" { Text "D:/yuchi/UART_Final/VERILOG/UART_Server/uart_rx.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719997932906 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719997932906 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "receiver_ok_ser.v 1 1 " "Found 1 design units, including 1 entities, in source file receiver_ok_ser.v" { { "Info" "ISGN_ENTITY_NAME" "1 receiver_OK_ser " "Found entity 1: receiver_OK_ser" {  } { { "receiver_OK_ser.v" "" { Text "D:/yuchi/UART_Final/VERILOG/UART_Server/receiver_OK_ser.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719997932907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719997932907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mode_led.v 1 1 " "Found 1 design units, including 1 entities, in source file mode_led.v" { { "Info" "ISGN_ENTITY_NAME" "1 mode_LED " "Found entity 1: mode_LED" {  } { { "mode_LED.v" "" { Text "D:/yuchi/UART_Final/VERILOG/UART_Server/mode_LED.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719997932907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719997932907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "testbench.v 1 1 " "Found 1 design units, including 1 entities, in source file testbench.v" { { "Info" "ISGN_ENTITY_NAME" "1 testbench " "Found entity 1: testbench" {  } { { "testbench.v" "" { Text "D:/yuchi/UART_Final/VERILOG/UART_Server/testbench.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1719997932908 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1719997932908 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "TOP " "Elaborating entity \"TOP\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1719997932923 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_Server UART_Server:UART_Server_u1 " "Elaborating entity \"UART_Server\" for hierarchy \"UART_Server:UART_Server_u1\"" {  } { { "TOP.v" "UART_Server_u1" { Text "D:/yuchi/UART_Final/VERILOG/UART_Server/TOP.v" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719997932924 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_tx UART_Server:UART_Server_u1\|uart_tx:uart_tx_u1 " "Elaborating entity \"uart_tx\" for hierarchy \"UART_Server:UART_Server_u1\|uart_tx:uart_tx_u1\"" {  } { { "UART_Server.v" "uart_tx_u1" { Text "D:/yuchi/UART_Final/VERILOG/UART_Server/UART_Server.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719997932925 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AT_SERVER_ROM UART_Server:UART_Server_u1\|uart_tx:uart_tx_u1\|AT_SERVER_ROM:AT " "Elaborating entity \"AT_SERVER_ROM\" for hierarchy \"UART_Server:UART_Server_u1\|uart_tx:uart_tx_u1\|AT_SERVER_ROM:AT\"" {  } { { "uart_tx.v" "AT" { Text "D:/yuchi/UART_Final/VERILOG/UART_Server/uart_tx.v" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719997932925 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "159 0 255 AT_SERVER_ROM.v(13) " "Verilog HDL warning at AT_SERVER_ROM.v(13): number of words (159) in memory file does not match the number of elements in the address range \[0:255\]" {  } { { "AT_SERVER_ROM.v" "" { Text "D:/yuchi/UART_Final/VERILOG/UART_Server/AT_SERVER_ROM.v" 13 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1719997932927 "|TOP|UART_Server:UART_Server_u1|uart_tx:uart_tx_u1|AT_SERVER_ROM:AT"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.data_a 0 AT_SERVER_ROM.v(9) " "Net \"rom.data_a\" at AT_SERVER_ROM.v(9) has no driver or initial value, using a default initial value '0'" {  } { { "AT_SERVER_ROM.v" "" { Text "D:/yuchi/UART_Final/VERILOG/UART_Server/AT_SERVER_ROM.v" 9 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1719997932951 "|TOP|UART_Server:UART_Server_u1|uart_tx:uart_tx_u1|AT_SERVER_ROM:AT"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.waddr_a 0 AT_SERVER_ROM.v(9) " "Net \"rom.waddr_a\" at AT_SERVER_ROM.v(9) has no driver or initial value, using a default initial value '0'" {  } { { "AT_SERVER_ROM.v" "" { Text "D:/yuchi/UART_Final/VERILOG/UART_Server/AT_SERVER_ROM.v" 9 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1719997932951 "|TOP|UART_Server:UART_Server_u1|uart_tx:uart_tx_u1|AT_SERVER_ROM:AT"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "rom.we_a 0 AT_SERVER_ROM.v(9) " "Net \"rom.we_a\" at AT_SERVER_ROM.v(9) has no driver or initial value, using a default initial value '0'" {  } { { "AT_SERVER_ROM.v" "" { Text "D:/yuchi/UART_Final/VERILOG/UART_Server/AT_SERVER_ROM.v" 9 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1719997932951 "|TOP|UART_Server:UART_Server_u1|uart_tx:uart_tx_u1|AT_SERVER_ROM:AT"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "uart_rx UART_Server:UART_Server_u1\|uart_rx:uart_rx_u1 " "Elaborating entity \"uart_rx\" for hierarchy \"UART_Server:UART_Server_u1\|uart_rx:uart_rx_u1\"" {  } { { "UART_Server.v" "uart_rx_u1" { Text "D:/yuchi/UART_Final/VERILOG/UART_Server/UART_Server.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719997932956 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "start_cnt uart_rx.v(32) " "Verilog HDL or VHDL warning at uart_rx.v(32): object \"start_cnt\" assigned a value but never read" {  } { { "uart_rx.v" "" { Text "D:/yuchi/UART_Final/VERILOG/UART_Server/uart_rx.v" 32 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1719997932965 "|TOP|UART_Server:UART_Server_u1|uart_rx:uart_rx_u1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "receiver_OK_ser UART_Server:UART_Server_u1\|receiver_OK_ser:receiver_OK_ser_u1 " "Elaborating entity \"receiver_OK_ser\" for hierarchy \"UART_Server:UART_Server_u1\|receiver_OK_ser:receiver_OK_ser_u1\"" {  } { { "UART_Server.v" "receiver_OK_ser_u1" { Text "D:/yuchi/UART_Final/VERILOG/UART_Server/UART_Server.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719997932965 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mode_LED UART_Server:UART_Server_u1\|mode_LED:mode_LED_u1 " "Elaborating entity \"mode_LED\" for hierarchy \"UART_Server:UART_Server_u1\|mode_LED:mode_LED_u1\"" {  } { { "UART_Server.v" "mode_LED_u1" { Text "D:/yuchi/UART_Final/VERILOG/UART_Server/UART_Server.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719997932966 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "UART_Server:UART_Server_u1\|uart_tx:uart_tx_u1\|AT_SERVER_ROM:AT\|rom " "RAM logic \"UART_Server:UART_Server_u1\|uart_tx:uart_tx_u1\|AT_SERVER_ROM:AT\|rom\" is uninferred due to asynchronous read logic" {  } { { "AT_SERVER_ROM.v" "rom" { Text "D:/yuchi/UART_Final/VERILOG/UART_Server/AT_SERVER_ROM.v" 9 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Design Software" 0 -1 1719997933237 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1719997933237 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "D:/yuchi/UART_Final/VERILOG/UART_Server/db/UART_Server.ram0_AT_SERVER_ROM_d6bb3bb1.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"D:/yuchi/UART_Final/VERILOG/UART_Server/db/UART_Server.ram0_AT_SERVER_ROM_d6bb3bb1.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1719997933238 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LED\[7\] GND " "Pin \"LED\[7\]\" is stuck at GND" {  } { { "TOP.v" "" { Text "D:/yuchi/UART_Final/VERILOG/UART_Server/TOP.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1719997933400 "|TOP|LED[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1719997933400 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1719997933456 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "10 " "10 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1719997933770 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1719997933889 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1719997933889 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "187 " "Implemented 187 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1719997933961 ""} { "Info" "ICUT_CUT_TM_OPINS" "11 " "Implemented 11 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1719997933961 ""} { "Info" "ICUT_CUT_TM_LCELLS" "172 " "Implemented 172 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1719997933961 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1719997933961 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4843 " "Peak virtual memory: 4843 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1719997933968 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 03 17:12:13 2024 " "Processing ended: Wed Jul 03 17:12:13 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1719997933968 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1719997933968 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:14 " "Total CPU time (on all processors): 00:00:14" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1719997933968 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1719997933968 ""}
