library verilog;
use verilog.vl_types.all;
entity sccpu_tb is
end sccpu_tb;
