@INPROCEEDINGS{PitFall:2010, 
author={Yu Pu and Xin Zhang and Huang, J. and Muramatsu, A. and Nomura, M. and Hirairi, K. and Takata, H. and Sakurabayashi, T. and Miyano, S. and Takamiya, M. and Sakurai, T.}, 
booktitle={Computer-Aided Design (ICCAD), 2010 IEEE/ACM International Conference on}, 
title={Misleading energy and performance claims in sub/near threshold digital systems}, 
year={2010}, 
month={nov.}, 
volume={}, 
number={}, 
pages={625 -631}, 
keywords={DC-DC converters;energy reduction;misleading energy;pipelining depth;sub/near threshold circuit;sub/near threshold digital systems;throughput degradation;ultra-low-voltage processors;DC-DC power convertors;digital systems;microprocessor chips;threshold elements;}, 
doi={10.1109/ICCAD.2010.5654219}, 
ISSN={1092-3152},}

@INPROCEEDINGS{ISLPED:2011,
author={Abdallah, R.A. and Shenoy, P.S. and Shanbhag, N.R. and Krein, P.T.},
booktitle={Low Power Electronics and Design (ISLPED) 2011 International Symposium on},
title={System energy minimization via joint optimization of the DC-DC converter and the core},
year={2011},
month={aug.},
volume={},
number={},
pages={97 -102},
keywords={C-MEOP;CMOS process;DC-DC converter;DVS;S-MEOP;dynamic voltage scaling;joint optimization;minimum energy operating point;pipelined-core system energy;size 130 nm;system energy minimization;voltage 1.2 V;CMOS integrated circuits;DC-DC power convertors;minimisation;},
doi={10.1109/ISLPED.2011.5993614},
ISSN={Pending},}

@INPROCEEDINGS{Server:2006,
author={ Yu Ma and Xiaogao Xie and Zhaoming Qian},
booktitle={Power Electronics Specialists Conference, 2006. PESC '06. 37th IEEE},
title={An Active-Clamped Buck Converter for 12V VRM Application},
year={2006},
month={june},
volume={},
number={},
pages={ 1 - 5},
keywords={ Buck converter; active-clamp ; voltage regulator ;},
doi={10.1109/PESC.2006.1711949},
ISSN={0275-9306},}

@ARTICLE{PredictiveModel,
author={Wei Zhao and Yu Cao},
journal={Electron Devices, IEEE Transactions on},
title={New Generation of Predictive Technology Model for Sub-45 nm Early Design Exploration},
year={2006},
month={nov. },
volume={53},
number={11},
pages={2816 -2823},
keywords={32 to 130 nm;MOSFET model;early design exploration;mobility degradation;nanoscale CMOS characteristic;physical effects;physical models;predictive technology model;process sensitivity;process uncertainty;process variation;CMOS integrated circuits;MOSFET;carrier mobility;integrated circuit design;nanoelectronics;semiconductor device models;},
doi={10.1109/TED.2006.884077},
ISSN={0018-9383},}

@INPROCEEDINGS{Intel:2009,
author={Packan, P. and Akbar, S. and Armstrong, M. and Bergstrom, D. and Brazier, M. and Deshpande, H. and Dev, K. and Ding, G. and Ghani, T. and Golonzka, O. and Han, W. and He, J. and Heussner, R. and James, R. and Jopling, J. and Kenyon, C. and Lee, S.-H. and Liu, M. and Lodha, S. and Mattis, B. and Murthy, A. and Neiberg, L. and Neirynck, J. and Pae, S. and Parker, C. and Pipes, L. and Sebastian, J. and Seiple, J. and Sell, B. and Sharma, A. and Sivakumar, S. and Song, B. and St. Amour, A. and Tone, K. and Troeger, T. and Weber, C. and Zhang, K. and Luo, Y. and Natarajan, S.},
booktitle={Electron Devices Meeting (IEDM), 2009 IEEE International},
title={High performance 32nm logic technology featuring 2nd generation high-k + metal gate transistors},
year={2009},
month={dec.},
volume={},
number={},
pages={1 -4},
keywords={NMOS drive current;PMOS drive current;SRAM cell;gate pitch;high-k transistors;logic technology;metal gate transistors;microprocessors;size 28 nm;size 32 nm;voltage 1.0 V;MOS logic circuits;SRAM chips;},
doi={10.1109/IEDM.2009.5424253},
ISSN={},}

@ARTICLE{Transient, 
author={Singh, R.P. and Khambadkone, A.M.}, 
journal={Power Electronics, IEEE Transactions on}, 
title={A Buck-Derived Topology With Improved Step-Down Transient Performance}, 
year={2008}, 
month={nov. }, 
volume={23}, 
number={6}, 
pages={2855 -2866}, 
keywords={buck converter switching;buck-derived topology;current 12 A;frequency 1 MHz;inductance value;inductor;inductor current ripple;load transient;steady-state operation;step-down load transient;step-down slew rate;step-down transient performance;step-up load transient;voltage 1 V;inductors;network topology;switching convertors;transient analysis;}, 
doi={10.1109/TPEL.2008.2005383}, 
ISSN={0885-8993},}

@INPROCEEDINGS{OPC20,
   author = {{Capodieci}, L.},
    title = "{From optical proximity correction to lithography-driven physical design (1996-2006): 10 years of resolution enhancement technology and the roadmap enablers for the next decade}",
booktitle = {Society of Photo-Optical Instrumentation Engineers (SPIE) Conference Series},
     year = 2006,
   series = {Society of Photo-Optical Instrumentation Engineers (SPIE) Conference Series},
   volume = 6154,
   editor = "{D.~G.~Flagello}",
    month = apr,
    pages = {1-12},
      doi = {10.1117/12.663289},
   adsurl = {http://adsabs.harvard.edu/abs/2006SPIE.6154....1C},
  adsnote = {Provided by the SAO/NASA Astrophysics Data System}
}

@book{VLSI:textbook,
 author = {Weste, Neil and Harris, David},
 title = {CMOS VLSI Design: A Circuits and Systems Perspective},
 year = {2010},
 isbn = {0321547748, 9780321547743},
 edition = {4th},
 publisher = {Addison-Wesley Publishing Company},
 address = {USA},
} 

@book{g2010principles,
  title={principles of power electronics},
  author={G., K.J. and verghese, K.J.G.},
  isbn={9788131733202},
  url={http://books.google.com.pe/books?id=5W5JXvJaOmkC},
  year={2010},
  publisher={Pearson Education}
}

@INPROCEEDINGS{BodyBiasing,
author={Tschanz, J. and Nam Sung Kim and Dighe, S. and Howard, J. and Ruhl, G. and Vanga, S. and Narendra, S. and Hoskote, Y. and Wilson, H. and Lam, C. and Shuman, M. and Tokunaga, C. and Somasekhar, D. and Tang, S. and Finan, D. and Karnik, T. and Borkar, N. and Kurd, N. and De, V.},
booktitle={Solid-State Circuits Conference, 2007. ISSCC 2007. Digest of Technical Papers. IEEE International},
title={Adaptive Frequency and Biasing Techniques for Tolerance to Dynamic Temperature-Voltage Variations and Aging},
year={2007},
month={feb.},
volume={},
number={},
pages={292 -604},
keywords={CMOS technology;TCP/IP offload accelerator;aging guardband;current sensors;device aging;dynamic adaptive biasing;performance degradation;phase locked loops;temperature sensors;voltage sensors;CMOS integrated circuits;electric sensing devices;microprocessor chips;phase locked loops;temperature sensors;transport protocols;},
doi={10.1109/ISSCC.2007.373409},
ISSN={0193-6530},}

@ARTICLE{Denard, 
author={Davari, B. and Dennard, R.H. and Shahidi, G.G.}, 
journal={Proceedings of the IEEE}, 
title={CMOS scaling for high performance and low power-the next ten years }, 
year={1995}, 
month={apr}, 
volume={83}, 
number={4}, 
pages={595 -606}, 
keywords={0.1 to 0.25 micron;1 to 2.5 V;CMOS scaling;SOI;base process development;constant electric-field scaling theory;lithography;logic applications;low-power design;power density;power-delay product;power-supply voltage;speed improvement;threshold voltage;voltage scaling;CMOS digital integrated circuits;integrated circuit reliability;integrated circuit technology;silicon-on-insulator;technological forecasting;}, 
doi={10.1109/5.371968}, 
ISSN={0018-9219},}

@ARTICLE{BodyBiasing3, 
author={von Arnim, K. and Borinski, E. and Seegebrecht, P. and Fiedler, H. and Brederlow, R. and Thewes, R. and Berthold, J. and Pacha, C.}, 
journal={Solid-State Circuits, IEEE Journal of}, 
title={Efficiency of body biasing in 90-nm CMOS for low-power digital circuits}, 
year={2005}, 
month={july}, 
volume={40}, 
number={7}, 
pages={ 1549 - 1556}, 
keywords={ 2.2 nm; 90 nm; CMOS digital integrated circuits; adders; body biasing; digital circuits; drain leakage; forward biasing; leakage currents; leakage reduction; low-power technology; ring oscillators; static device; zero-temperature coefficient point; CMOS digital integrated circuits; leakage currents; low-power electronics;}, 
doi={10.1109/JSSC.2005.847517}, 
ISSN={0018-9200},}
