/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire [29:0] _02_;
  wire [8:0] _03_;
  reg [16:0] _04_;
  wire [6:0] _05_;
  wire [13:0] _06_;
  wire [4:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [11:0] celloutsig_0_13z;
  wire [7:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_18z;
  wire [6:0] celloutsig_0_19z;
  wire [5:0] celloutsig_0_1z;
  wire [3:0] celloutsig_0_20z;
  wire [3:0] celloutsig_0_21z;
  wire [3:0] celloutsig_0_23z;
  wire [8:0] celloutsig_0_25z;
  wire [15:0] celloutsig_0_2z;
  wire celloutsig_0_31z;
  wire [12:0] celloutsig_0_33z;
  wire [29:0] celloutsig_0_34z;
  wire [10:0] celloutsig_0_39z;
  wire [15:0] celloutsig_0_46z;
  wire celloutsig_0_47z;
  wire [9:0] celloutsig_0_4z;
  wire [3:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [6:0] celloutsig_0_8z;
  wire [3:0] celloutsig_0_9z;
  wire [14:0] celloutsig_1_10z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire celloutsig_1_15z;
  wire celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire [5:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [12:0] celloutsig_1_3z;
  wire [4:0] celloutsig_1_4z;
  wire [6:0] celloutsig_1_5z;
  wire [3:0] celloutsig_1_6z;
  wire [9:0] celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_17z = celloutsig_1_5z[6] ? celloutsig_1_15z : celloutsig_1_12z;
  assign celloutsig_0_18z = celloutsig_0_12z ? celloutsig_0_7z : celloutsig_0_9z[2];
  assign celloutsig_1_12z = ~((celloutsig_1_10z[12] | celloutsig_1_1z) & celloutsig_1_1z);
  assign celloutsig_1_15z = ~((celloutsig_1_2z | celloutsig_1_4z[2]) & celloutsig_1_6z[0]);
  assign celloutsig_0_6z = ~((_00_ | celloutsig_0_2z[12]) & in_data[20]);
  assign celloutsig_0_34z = { in_data[56:31], celloutsig_0_21z } + { _02_[29:27], celloutsig_0_15z, celloutsig_0_25z, celloutsig_0_9z, celloutsig_0_33z };
  assign celloutsig_1_6z = in_data[149:146] + celloutsig_1_5z[5:2];
  assign celloutsig_0_9z = celloutsig_0_1z[3:0] + celloutsig_0_0z[4:1];
  assign celloutsig_0_20z = { celloutsig_0_5z[2:0], celloutsig_0_6z } + { celloutsig_0_14z[4:2], celloutsig_0_18z };
  assign celloutsig_0_25z = celloutsig_0_4z[9:1] + celloutsig_0_13z[8:0];
  always_ff @(posedge clkin_data[0], posedge clkin_data[96])
    if (clkin_data[96]) _04_ <= 17'h00000;
    else _04_ <= in_data[176:160];
  reg [6:0] _18_;
  always_ff @(posedge celloutsig_1_18z, negedge clkin_data[32])
    if (!clkin_data[32]) _18_ <= 7'h00;
    else _18_ <= { in_data[40:38], celloutsig_0_5z };
  assign { _05_[6:3], _02_[29:27] } = _18_;
  reg [13:0] _19_;
  always_ff @(posedge celloutsig_1_18z, posedge clkin_data[32])
    if (clkin_data[32]) _19_ <= 14'h0000;
    else _19_ <= { celloutsig_0_7z, celloutsig_0_0z, celloutsig_0_14z };
  assign { _06_[13:9], _01_, _06_[7:0] } = _19_;
  reg [8:0] _20_;
  always_ff @(negedge celloutsig_1_18z, negedge clkin_data[64])
    if (!clkin_data[64]) _20_ <= 9'h000;
    else _20_ <= in_data[15:7];
  assign { _03_[8:3], _00_, _03_[1:0] } = _20_;
  assign celloutsig_1_3z = in_data[185:173] & _04_[14:2];
  assign celloutsig_1_5z = in_data[172:166] & _04_[10:4];
  assign celloutsig_0_5z = celloutsig_0_0z[3:0] & _03_[7:4];
  assign celloutsig_1_10z = { celloutsig_1_3z[9:0], celloutsig_1_6z, celloutsig_1_9z } & { celloutsig_1_4z, celloutsig_1_8z };
  assign celloutsig_0_21z = celloutsig_0_2z[5:2] & celloutsig_0_13z[7:4];
  assign celloutsig_0_23z = { celloutsig_0_21z[2:0], celloutsig_0_6z } & { _06_[9], _01_, _06_[7:6] };
  assign celloutsig_0_4z = { in_data[21], _03_[8:3], _00_, _03_[1:0] } / { 1'h1, in_data[6:4], celloutsig_0_1z };
  assign celloutsig_1_8z = { in_data[182:181], celloutsig_1_6z, celloutsig_1_6z } / { 1'h1, in_data[176:173], celloutsig_1_4z };
  assign celloutsig_1_19z = { _04_[10:6], celloutsig_1_13z } / { 1'h1, in_data[175:171] };
  assign celloutsig_1_9z = { celloutsig_1_8z[9:2], celloutsig_1_6z } === { in_data[126:125], celloutsig_1_8z };
  assign celloutsig_0_7z = in_data[23:10] === in_data[78:65];
  assign celloutsig_0_11z = { in_data[43:17], celloutsig_0_7z } === { celloutsig_0_2z[5:4], celloutsig_0_7z, celloutsig_0_10z, celloutsig_0_2z[15:10], celloutsig_0_2z[14:11], celloutsig_0_2z[5:0], celloutsig_0_7z, celloutsig_0_8z };
  assign celloutsig_1_13z = celloutsig_1_3z[4:0] > celloutsig_1_8z[5:1];
  assign celloutsig_0_31z = celloutsig_0_8z <= celloutsig_0_13z[6:0];
  assign celloutsig_1_1z = in_data[159:151] <= in_data[151:143];
  assign celloutsig_0_47z = { celloutsig_0_39z[2], celloutsig_0_0z, celloutsig_0_23z } || { celloutsig_0_34z[8:0], celloutsig_0_31z };
  assign celloutsig_1_2z = { in_data[165:155], _04_ } || in_data[170:143];
  assign celloutsig_1_18z = { in_data[187], celloutsig_1_9z, celloutsig_1_15z } || { celloutsig_1_5z[6:5], celloutsig_1_17z };
  assign celloutsig_0_10z = { in_data[16:10], celloutsig_0_9z } || { _03_[5:3], _00_, _03_[1:0], celloutsig_0_5z, celloutsig_0_7z };
  assign celloutsig_0_12z = { _03_[6:3], _00_, _03_[1:0], celloutsig_0_4z, celloutsig_0_0z } || { celloutsig_0_2z[3:2], celloutsig_0_5z, _03_[8:3], _00_, _03_[1:0], celloutsig_0_8z };
  assign celloutsig_0_15z = { celloutsig_0_9z[0], celloutsig_0_4z, celloutsig_0_12z, celloutsig_0_11z, celloutsig_0_0z } || { celloutsig_0_13z[11:6], celloutsig_0_4z, celloutsig_0_12z, celloutsig_0_6z };
  assign { celloutsig_0_2z[15], celloutsig_0_2z[10], celloutsig_0_2z[14:11], celloutsig_0_2z[5:0] } = in_data[59] ? { celloutsig_0_0z[4], celloutsig_0_0z, celloutsig_0_1z } : { in_data[20], celloutsig_0_0z[0], celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_0z = - in_data[67:63];
  assign celloutsig_0_46z = - { celloutsig_0_4z[7:0], celloutsig_0_20z, celloutsig_0_21z };
  assign celloutsig_1_4z = - in_data[160:156];
  assign celloutsig_0_19z = - { celloutsig_0_4z[4:0], celloutsig_0_15z, celloutsig_0_11z };
  assign celloutsig_0_33z = ~ { celloutsig_0_18z, celloutsig_0_14z, celloutsig_0_20z };
  assign celloutsig_0_1z = ~ in_data[60:55];
  assign celloutsig_0_14z = ~ { _03_[7:3], _00_, _03_[1:0] };
  assign celloutsig_0_39z = { celloutsig_0_19z[0], celloutsig_0_25z, celloutsig_0_10z } >>> { _06_[12:9], _01_, _06_[7:2] };
  assign celloutsig_0_8z = { celloutsig_0_6z, celloutsig_0_6z, celloutsig_0_0z } >>> celloutsig_0_4z[6:0];
  assign celloutsig_0_13z = { _03_[3], _03_[8:3], _00_, _03_[1:0], celloutsig_0_7z, celloutsig_0_11z } >>> { celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_10z };
  assign _02_[26:0] = { celloutsig_0_15z, celloutsig_0_25z, celloutsig_0_9z, celloutsig_0_33z };
  assign _03_[2] = _00_;
  assign _05_[2:0] = _02_[29:27];
  assign _06_[8] = _01_;
  assign celloutsig_0_2z[9:6] = celloutsig_0_2z[14:11];
  assign { out_data[128], out_data[101:96], out_data[47:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_46z, celloutsig_0_47z };
endmodule
