
---------- Begin Simulation Statistics ----------
final_tick                                 3875638000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 187976                       # Simulator instruction rate (inst/s)
host_mem_usage                                4407848                       # Number of bytes of host memory used
host_op_rate                                   354722                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    49.92                       # Real time elapsed on the host
host_tick_rate                               77632035                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                     9384352                       # Number of instructions simulated
sim_ops                                      17708848                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.003876                       # Number of seconds simulated
sim_ticks                                  3875638000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              1873161                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  8                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            104427                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           1940456                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             908100                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups         1873161                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           965061                       # Number of indirect misses.
system.cpu.branchPred.lookups                 2206244                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  136414                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        78605                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                  10395030                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  6840055                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts            104567                       # The number of times a branch was mispredicted
system.cpu.commit.branches                    1759126                       # Number of branches committed
system.cpu.commit.bw_lim_events               2784254                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             764                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts         2234339                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              9384352                       # Number of instructions committed
system.cpu.commit.committedOps               17708848                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      8840482                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.003154                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.643143                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0      2536544     28.69%     28.69% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      1526505     17.27%     45.96% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       934210     10.57%     56.53% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3      1058969     11.98%     68.51% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4      2784254     31.49%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      8840482                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                     573386                       # Number of committed floating point instructions.
system.cpu.commit.function_calls               119176                       # Number of function calls committed.
system.cpu.commit.int_insts                  17244355                       # Number of committed integer instructions.
system.cpu.commit.loads                       2195121                       # Number of loads committed
system.cpu.commit.membars                           1                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass        70213      0.40%      0.40% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu         13579653     76.68%     77.08% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult          108350      0.61%     77.69% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv            37486      0.21%     77.90% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd          22853      0.13%     78.03% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     78.03% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt           1232      0.01%     78.04% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     78.04% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     78.04% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     78.04% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     78.04% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     78.04% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd            6216      0.04%     78.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     78.07% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           91182      0.51%     78.59% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     78.59% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt           92126      0.52%     79.11% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc         186538      1.05%     80.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     80.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     80.16% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift          1112      0.01%     80.17% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead         2115943     11.95%     92.12% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite        1284617      7.25%     99.37% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead        79178      0.45%     99.82% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite        32149      0.18%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          17708848                       # Class of committed instruction
system.cpu.commit.refs                        3511887                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                     9384352                       # Number of Instructions Simulated
system.cpu.committedOps                      17708848                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.032474                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.032474                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued         8730                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit        33093                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified        49813                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage          4731                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles               1474421                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts               20744169                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                  2195420                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   5482208                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                 104681                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                224292                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                     2406172                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                          2057                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                     1365613                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                           173                       # TLB misses on write requests
system.cpu.fetch.Branches                     2206244                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                   1569531                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       7114050                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                 25041                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles            1                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                       11346021                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                  202                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles            6                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles           950                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                  209362                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.227704                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles            2261132                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches            1044514                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        1.171009                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            9481022                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.249897                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.877944                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  3482760     36.73%     36.73% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                   592630      6.25%     42.98% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   266922      2.82%     45.80% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                   349988      3.69%     49.49% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  4788722     50.51%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              9481022                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                    959387                       # number of floating regfile reads
system.cpu.fp_regfile_writes                   505422                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)    978154000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)    978153600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)    978153600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)    978153600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)    978153600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)    978153600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)     29976000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)     29975200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)      2552800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)      2552800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)      2552800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)      2552800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)     39168800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)     39244800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)     39098800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)     36356000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)    383490000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)    383248400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)    383508800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)    383411200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total     7626611200                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                          208074                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts               138274                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  1858001                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.962906                       # Inst execution rate
system.cpu.iew.exec_refs                      3771204                       # number of memory reference insts executed
system.cpu.iew.exec_stores                    1363314                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                 1014458                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               2519787                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                970                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts               547                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts              1455600                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            19943115                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               2407890                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            142221                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              19018787                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   3421                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                  9131                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                 104681                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                 15362                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked           612                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads           176298                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses          260                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation          126                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads          179                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads       324664                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores       138833                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents            126                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect       127295                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect          10979                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  23069115                       # num instructions consuming a value
system.cpu.iew.wb_count                      18960142                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.599549                       # average fanout of values written-back
system.cpu.iew.wb_producers                  13831057                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.956854                       # insts written-back per cycle
system.cpu.iew.wb_sent                       18988689                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 28830642                       # number of integer regfile reads
system.cpu.int_regfile_writes                15389170                       # number of integer regfile writes
system.cpu.ipc                               0.968548                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.968548                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass             94480      0.49%      0.49% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              14672306     76.57%     77.07% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult               108387      0.57%     77.63% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                 41491      0.22%     77.85% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd               24236      0.13%     77.98% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     77.98% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                1292      0.01%     77.98% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     77.98% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     77.98% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     77.98% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     77.98% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     77.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 6864      0.04%     78.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     78.02% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                94702      0.49%     78.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     78.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                93853      0.49%     79.00% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc              187119      0.98%     79.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     79.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     79.98% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               2133      0.01%     79.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     79.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     79.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     79.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     79.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     79.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     79.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     79.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     79.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     79.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     79.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     79.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     79.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     79.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     79.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     79.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     79.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     79.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     79.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     79.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     79.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     79.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     79.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     79.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     79.99% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     79.99% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              2360397     12.32%     92.31% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             1355171      7.07%     99.38% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead           85078      0.44%     99.83% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite          33502      0.17%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               19161011                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                  589745                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads             1180692                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses       586309                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes             628522                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               18476786                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           46738653                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     18373833                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          21548974                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   19941939                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  19161011                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                1176                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined         2234256                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued            116304                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            412                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      3244975                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       9481022                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.020986                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.569561                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             2684497     28.31%     28.31% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             1082641     11.42%     39.73% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             1508112     15.91%     55.64% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             1760942     18.57%     74.21% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             2444830     25.79%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         9481022                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.977585                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                     1569690                       # TLB accesses on write requests
system.cpu.itb.wrMisses                           413                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads            100254                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            34064                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              2519787                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             1455600                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                 7680980                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    693                       # number of misc regfile writes
system.cpu.numCycles                          9689096                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                     70                       # Number of system calls
system.cpu.rename.BlockCycles                 1184146                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps              21303854                       # Number of HB maps that are committed
system.cpu.rename.FullRegisterEvents               55                       # Number of times there has been no free registers
system.cpu.rename.IQFullEvents                 124347                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                  2333491                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                  15753                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                  5234                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              52439883                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts               20495749                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands            24581334                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   5552336                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                  77372                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                 104681                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                287181                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                  3277457                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups            992453                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups         31340164                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles          19187                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                899                       # count of serializing insts renamed
system.cpu.rename.skidInsts                    459827                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            950                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                     25999415                       # The number of ROB reads
system.cpu.rob.rob_writes                    40535000                       # The number of ROB writes
system.cpu.timesIdled                           23565                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests           12                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests        49863                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops          478                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests         101006                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops              478                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued          854                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified            854                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage              150                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        10182                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         24489                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED   3875638000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              12598                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         1393                       # Transaction distribution
system.membus.trans_dist::CleanEvict             8789                       # Transaction distribution
system.membus.trans_dist::ReadExReq              1709                       # Transaction distribution
system.membus.trans_dist::ReadExResp             1709                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         12598                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port        38796                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total        38796                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  38796                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port      1004800                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total      1004800                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                 1004800                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             14307                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   14307    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               14307                       # Request fanout histogram
system.membus.reqLayer2.occupancy            12063392                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.3                       # Layer utilization (%)
system.membus.respLayer0.occupancy           31060808                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.8                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED   3875638000                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp               48697                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty          4616                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict             55536                       # Transaction distribution
system.l2bus.trans_dist::HardPFReq               1171                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq               2446                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp              2446                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq          48697                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side        99402                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side        52742                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                  152144                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side      2126144                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side      1352960                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                  3479104                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                             11465                       # Total snoops (count)
system.l2bus.snoopTraffic                       89472                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples              62603                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.007827                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.088125                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                    62113     99.22%     99.22% # Request fanout histogram
system.l2bus.snoop_fanout::1                      490      0.78%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                62603                       # Request fanout histogram
system.l2bus.respLayer1.occupancy            21512787                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.6                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy             44511215                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                1.1                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy            39864399                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               1.0                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON      3875638000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   3875638000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst      1535491                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          1535491                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      1535491                       # number of overall hits
system.cpu.icache.overall_hits::total         1535491                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst        34038                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total          34038                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst        34038                       # number of overall misses
system.cpu.icache.overall_misses::total         34038                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    495164400                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    495164400                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    495164400                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    495164400                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      1569529                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      1569529                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      1569529                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      1569529                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.021687                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.021687                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.021687                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.021687                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 14547.399965                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 14547.399965                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 14547.399965                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 14547.399965                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          181                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 6                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    30.166667                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks            3                       # number of writebacks
system.cpu.icache.writebacks::total                 3                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst          818                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          818                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          818                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          818                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst        33220                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total        33220                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst        33220                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total        33220                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    435597600                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    435597600                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    435597600                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    435597600                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.021166                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.021166                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.021166                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.021166                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 13112.510536                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 13112.510536                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 13112.510536                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 13112.510536                       # average overall mshr miss latency
system.cpu.icache.replacements                  32964                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      1535491                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         1535491                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst        34038                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total         34038                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    495164400                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    495164400                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      1569529                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      1569529                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.021687                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.021687                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 14547.399965                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 14547.399965                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          818                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          818                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst        33220                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total        33220                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    435597600                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    435597600                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.021166                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.021166                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 13112.510536                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 13112.510536                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED   3875638000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   3875638000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           255.282844                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              872242                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs             32964                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             26.460442                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             66400                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   255.282844                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.997199                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.997199                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           85                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          171                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           3172278                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          3172278                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   3875638000                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   3875638000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   3875638000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data      3511515                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          3511515                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      3511515                       # number of overall hits
system.cpu.dcache.overall_hits::total         3511515                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        36089                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          36089                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        36089                       # number of overall misses
system.cpu.dcache.overall_misses::total         36089                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   1745717600                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1745717600                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1745717600                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1745717600                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      3547604                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      3547604                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      3547604                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      3547604                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.010173                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.010173                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.010173                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.010173                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 48372.567818                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 48372.567818                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 48372.567818                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 48372.567818                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        29228                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          156                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs               743                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               2                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    39.337820                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets           78                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches              1886                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks         3220                       # number of writebacks
system.cpu.dcache.writebacks::total              3220                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        22904                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        22904                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        22904                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        22904                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        13185                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        13185                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        13185                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher         4738                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        17923                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data    612142800                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total    612142800                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data    612142800                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher    263461063                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total    875603863                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.003717                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.003717                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.003717                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.005052                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 46427.212742                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 46427.212742                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 46427.212742                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 55605.965175                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 48853.644089                       # average overall mshr miss latency
system.cpu.dcache.replacements                  16899                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      2194949                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2194949                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        33594                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         33594                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   1614376400                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   1614376400                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      2228543                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2228543                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.015074                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.015074                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 48055.498006                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 48055.498006                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        22854                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        22854                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        10740                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        10740                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    484684000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    484684000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.004819                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.004819                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 45128.864060                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 45128.864060                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      1316566                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1316566                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data         2495                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total         2495                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    131341200                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    131341200                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      1319061                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1319061                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.001891                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.001891                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 52641.763527                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 52641.763527                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data           50                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total           50                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data         2445                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total         2445                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    127458800                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    127458800                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.001854                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.001854                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 52130.388548                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 52130.388548                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher         4738                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total         4738                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher    263461063                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total    263461063                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 55605.965175                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 55605.965175                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED   3875638000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   3875638000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1010.989110                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              746795                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             16899                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             44.191668                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            141600                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   684.725772                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   326.263339                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.668678                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.318617                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.987294                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          344                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          680                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0            8                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1            5                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::2            3                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::3          328                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           83                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           10                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           13                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          574                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.335938                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.664062                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           7113131                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          7113131                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED   3875638000                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst           31260                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data            5109                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher         1112                       # number of demand (read+write) hits
system.l2cache.demand_hits::total               37481                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst          31260                       # number of overall hits
system.l2cache.overall_hits::.cpu.data           5109                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher         1112                       # number of overall hits
system.l2cache.overall_hits::total              37481                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst          1958                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data          8073                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher         3626                       # number of demand (read+write) misses
system.l2cache.demand_misses::total             13657                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst         1958                       # number of overall misses
system.l2cache.overall_misses::.cpu.data         8073                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher         3626                       # number of overall misses
system.l2cache.overall_misses::total            13657                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst    133111200                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data    553060000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher    251419536                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total    937590736                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst    133111200                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data    553060000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher    251419536                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total    937590736                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst        33218                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data        13182                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher         4738                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total           51138                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst        33218                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data        13182                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher         4738                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total          51138                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.058944                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.612426                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.765302                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.267062                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.058944                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.612426                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.765302                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.267062                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 67983.248212                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 68507.370247                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher 69337.985659                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 68652.759464                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 67983.248212                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 68507.370247                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher 69337.985659                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 68652.759464                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks           1393                       # number of writebacks
system.l2cache.writebacks::total                 1393                       # number of writebacks
system.l2cache.demand_mshr_hits::.cpu.data            8                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::.cpu.dcache.prefetcher           34                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::total             42                       # number of demand (read+write) MSHR hits
system.l2cache.overall_mshr_hits::.cpu.data            8                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::.cpu.dcache.prefetcher           34                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::total            42                       # number of overall MSHR hits
system.l2cache.demand_mshr_misses::.cpu.inst         1958                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data         8065                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher         3592                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total        13615                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst         1958                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data         8065                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher         3592                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.l2cache.prefetcher          692                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total        14307                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst    117447200                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data    488305200                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher    221351168                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total    827103568                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst    117447200                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data    488305200                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher    221351168                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.l2cache.prefetcher     41364495                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total    868468063                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.058944                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.611819                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.758126                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.266240                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.058944                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.611819                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.758126                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.279772                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 59983.248212                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 60546.212027                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61623.376392                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 60749.435769                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 59983.248212                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 60546.212027                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61623.376392                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.l2cache.prefetcher 59775.281792                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 60702.317956                       # average overall mshr miss latency
system.l2cache.replacements                     10289                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks         3223                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total         3223                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks         3223                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total         3223                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks          370                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total          370                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.HardPFReq_mshr_misses::.l2cache.prefetcher          692                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_misses::total          692                       # number of HardPFReq MSHR misses
system.l2cache.HardPFReq_mshr_miss_latency::.l2cache.prefetcher     41364495                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_latency::total     41364495                       # number of HardPFReq MSHR miss cycles
system.l2cache.HardPFReq_mshr_miss_rate::.l2cache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2cache.HardPFReq_avg_mshr_miss_latency::.l2cache.prefetcher 59775.281792                       # average HardPFReq mshr miss latency
system.l2cache.HardPFReq_avg_mshr_miss_latency::total 59775.281792                       # average HardPFReq mshr miss latency
system.l2cache.ReadExReq_hits::.cpu.data          734                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total              734                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data         1712                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total           1712                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data    118339200                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total    118339200                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data         2446                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total         2446                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.699918                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.699918                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data 69123.364486                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 69123.364486                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_hits::.cpu.data            3                       # number of ReadExReq MSHR hits
system.l2cache.ReadExReq_mshr_hits::total            3                       # number of ReadExReq MSHR hits
system.l2cache.ReadExReq_mshr_misses::.cpu.data         1709                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total         1709                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data    104615600                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total    104615600                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.698692                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.698692                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data 61214.511410                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 61214.511410                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst        31260                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data         4375                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher         1112                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total        36747                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst         1958                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data         6361                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher         3626                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total        11945                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst    133111200                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data    434720800                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher    251419536                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total    819251536                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst        33218                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data        10736                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher         4738                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total        48692                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.058944                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.592493                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.765302                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.245318                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 67983.248212                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 68341.581512                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 69337.985659                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 68585.310674                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_hits::.cpu.data            5                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::.cpu.dcache.prefetcher           34                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::total           39                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst         1958                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data         6356                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher         3592                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total        11906                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst    117447200                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data    383689600                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher    221351168                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total    722487968                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.058944                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.592027                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.758126                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.244517                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 59983.248212                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 60366.519824                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 61623.376392                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 60682.678313                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED   3875638000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED   3875638000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse             3988.019467                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  28635                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                10289                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 2.783069                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                58000                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    32.095460                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst   729.182647                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  2060.611462                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   966.292262                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   199.837636                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.007836                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.178023                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.503079                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.235911                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.048788                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.973638                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1209                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         2887                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::0            7                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3         1202                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0           56                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::2            2                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3         2829                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.295166                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.704834                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses               822321                       # Number of tag accesses
system.l2cache.tags.data_accesses              822321                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED   3875638000                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst          125312                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data          516160                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher       229888                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.l2cache.prefetcher        44288                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total              915648                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst       125312                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total         125312                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks        89152                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total            89152                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst             1958                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data             8065                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher         3592                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.l2cache.prefetcher          692                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                14307                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks          1393                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                1393                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst           32333257                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data          133180653                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher     59316169                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.l2cache.prefetcher     11427280                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              236257359                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst      32333257                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total          32333257                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks        23003180                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total              23003180                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks        23003180                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst          32333257                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data         133180653                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher     59316169                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.l2cache.prefetcher     11427280                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total             259260540                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                 7241446400                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 466531                       # Simulator instruction rate (inst/s)
host_mem_usage                                4407848                       # Number of bytes of host memory used
host_op_rate                                  1017404                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                    29.87                       # Real time elapsed on the host
host_tick_rate                              112677421                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    13935799                       # Number of instructions simulated
sim_ops                                      30391044                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.003366                       # Number of seconds simulated
sim_ticks                                  3365808400                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              1061619                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect             15096                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           1382223                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits            1027469                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups         1061619                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses            34150                       # Number of indirect misses.
system.cpu.branchPred.lookups                 1383670                       # Number of BP lookups
system.cpu.branchPred.usedRAS                     205                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          340                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                  17462476                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  4853885                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts             15096                       # The number of times a branch was mispredicted
system.cpu.commit.branches                    1246115                       # Number of branches committed
system.cpu.commit.bw_lim_events                680596                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls              19                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts          804012                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts              4551447                       # Number of instructions committed
system.cpu.commit.committedOps               12682196                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples      8210736                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.544587                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     0.997411                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0        76802      0.94%      0.94% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1      5894231     71.79%     72.72% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2       611740      7.45%     80.17% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3       947367     11.54%     91.71% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4       680596      8.29%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total      8210736                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                        422                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                   24                       # Number of function calls committed.
system.cpu.commit.int_insts                  11756184                       # Number of committed integer instructions.
system.cpu.commit.loads                         10646                       # Number of loads committed
system.cpu.commit.membars                           1                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass       925849      7.30%      7.30% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu          7122115     56.16%     63.46% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult               0      0.00%     63.46% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv          4623049     36.45%     99.91% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd             20      0.00%     99.91% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     99.91% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt             32      0.00%     99.91% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     99.91% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     99.91% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     99.91% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     99.91% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     99.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd              26      0.00%     99.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     99.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu              41      0.00%     99.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     99.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt              52      0.00%     99.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc             26      0.00%     99.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     99.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     99.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift            29      0.00%     99.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     99.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     99.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     99.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     99.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     99.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     99.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     99.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     99.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     99.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     99.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     99.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     99.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     99.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     99.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     99.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     99.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     99.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     99.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     99.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     99.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     99.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     99.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     99.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     99.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     99.91% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     99.91% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead           10524      0.08%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite            239      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead          122      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite           72      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total          12682196                       # Class of committed instruction
system.cpu.commit.refs                          10957                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                     4551447                       # Number of Instructions Simulated
system.cpu.committedOps                      12682196                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.848757                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.848757                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued           22                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit           22                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified           52                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage             4                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles               4073513                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts               13613022                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                   920869                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                   1257376                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                  15098                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles               2146029                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                       11093                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                            14                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                         555                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             0                       # TLB misses on write requests
system.cpu.fetch.Branches                     1383670                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                     21868                       # Number of cache lines fetched
system.cpu.fetch.Cycles                       8375195                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                    67                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                        5055102                       # Number of instructions fetch has processed
system.cpu.fetch.SquashCycles                   30196                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.164438                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles              22592                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches            1027674                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.600759                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples            8412885                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.676159                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.903791                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                  4586516     54.52%     54.52% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                    71369      0.85%     55.37% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                   453398      5.39%     60.76% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                    83244      0.99%     61.74% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  3218358     38.26%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total              8412885                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                       957                       # number of floating regfile reads
system.cpu.fp_regfile_writes                      599                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)    481760000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)    481760400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)    481760400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)    481760400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)    481760400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)    481760400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)    926309600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)    926310000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)         9200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)         9200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)         9200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)         9200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)        36800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)        37600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)        36800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)        35600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)      1178000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)      1178400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)      1177200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)      1176800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total     4748075600                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                            1636                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                15283                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  1248397                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.520286                       # Inst execution rate
system.cpu.iew.exec_refs                        11641                       # number of memory reference insts executed
system.cpu.iew.exec_stores                        555                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  189583                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                 11320                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                 20                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                  874                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            13486209                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                 11086                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              3674                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              12792476                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                    529                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                     0                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                  15098                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                   541                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads               64                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation            3                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads          674                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores          564                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents              3                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect         2428                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect          12855                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  44439371                       # num instructions consuming a value
system.cpu.iew.wb_count                      12792328                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.251004                       # average fanout of values written-back
system.cpu.iew.wb_producers                  11154455                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.520268                       # insts written-back per cycle
system.cpu.iew.wb_sent                       12792380                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 35474871                       # number of integer regfile reads
system.cpu.int_regfile_writes                20795793                       # number of integer regfile writes
system.cpu.ipc                               0.540904                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.540904                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass            925961      7.24%      7.24% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu               7226407     56.47%     63.71% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    0      0.00%     63.71% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv               4631549     36.19%     99.90% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                  60      0.00%     99.90% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     99.90% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  32      0.00%     99.91% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     99.91% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     99.91% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     99.91% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     99.91% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     99.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                   44      0.00%     99.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     99.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  115      0.00%     99.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     99.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                   97      0.00%     99.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                  41      0.00%     99.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     99.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     99.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                 70      0.00%     99.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     99.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     99.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     99.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     99.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     99.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     99.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     99.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     99.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     99.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     99.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     99.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     99.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     99.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     99.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     99.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     99.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     99.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     99.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     99.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     99.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     99.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     99.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     99.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     99.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     99.91% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     99.91% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                10891      0.09%     99.99% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite                 538      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead             261      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite             84      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               12796150                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                     812                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                1635                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses          743                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes               1590                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               11869377                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           34004038                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     12791585                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          14288634                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   13486188                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  12796150                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                  21                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined          804012                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued               488                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved              2                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      3174236                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples       8412885                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.521018                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.957582                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0              192549      2.29%      2.29% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             5484952     65.20%     67.49% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             1669377     19.84%     87.33% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3              291584      3.47%     90.79% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              774423      9.21%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total         8412885                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.520722                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                       21868                       # TLB accesses on write requests
system.cpu.itb.wrMisses                             0                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads                16                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores                4                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                11320                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores                 874                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                  691159                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     18                       # number of misc regfile writes
system.cpu.numCycles                          8414521                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                      0                       # Number of system calls
system.cpu.rename.BlockCycles                  190369                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps              25488426                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                3713188                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                  1598762                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                    338                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                     6                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups              57132565                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts               13550441                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands            27277716                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                   2720545                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                    151                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                  15098                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles               3886457                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                  1789288                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups              1578                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups         37862386                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles           1654                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                171                       # count of serializing insts renamed
system.cpu.rename.skidInsts                   5322915                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts             22                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                     21016348                       # The number of ROB reads
system.cpu.rob.rob_writes                    27174580                       # The number of ROB writes
system.cpu.timesIdled                              16                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests          217                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests            434                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified              0                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage                0                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests           49                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests            98                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED   3365808400                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                 49                       # Transaction distribution
system.membus.trans_dist::WritebackDirty            3                       # Transaction distribution
system.membus.trans_dist::CleanEvict               46                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq            49                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port          147                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total          147                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                    147                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port         3328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total         3328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                    3328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples                49                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                      49    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                  49                       # Request fanout histogram
system.membus.reqLayer2.occupancy               44004                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy             105596                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.0                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED   3365808400                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                 217                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty           124                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict               142                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq            217                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side           93                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side          558                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                     651                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side         1984                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side        19648                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                    21632                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                                49                       # Total snoops (count)
system.l2bus.snoopTraffic                         192                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples                266                       # Request fanout histogram
system.l2bus.snoop_fanout::mean                     0                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev                    0                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                      266    100.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::1                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::total                  266                       # Request fanout histogram
system.l2bus.respLayer1.occupancy              223200                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy               273592                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy               37200                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON      3365808400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED   3365808400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst        21830                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total            21830                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst        21830                       # number of overall hits
system.cpu.icache.overall_hits::total           21830                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst           38                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total             38                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst           38                       # number of overall misses
system.cpu.icache.overall_misses::total            38                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst      1691200                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total      1691200                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst      1691200                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total      1691200                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst        21868                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total        21868                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst        21868                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total        21868                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.001738                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.001738                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.001738                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.001738                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 44505.263158                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 44505.263158                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 44505.263158                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 44505.263158                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst            7                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total            7                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst            7                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total            7                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst           31                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total           31                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst           31                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total           31                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst      1433600                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      1433600                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst      1433600                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      1433600                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.001418                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.001418                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.001418                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.001418                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 46245.161290                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 46245.161290                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 46245.161290                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 46245.161290                       # average overall mshr miss latency
system.cpu.icache.replacements                     31                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst        21830                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total           21830                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst           38                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total            38                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst      1691200                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total      1691200                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst        21868                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total        21868                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.001738                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.001738                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 44505.263158                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 44505.263158                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst            7                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total            7                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst           31                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total           31                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst      1433600                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      1433600                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.001418                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.001418                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 46245.161290                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 46245.161290                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED   3365808400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED   3365808400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  256                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              181277                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                31                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           5847.645161                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          256                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          256                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses             43767                       # Number of tag accesses
system.cpu.icache.tags.data_accesses            43767                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED   3365808400                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED   3365808400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED   3365808400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data        11111                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total            11111                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data        11111                       # number of overall hits
system.cpu.dcache.overall_hits::total           11111                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          224                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            224                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          224                       # number of overall misses
system.cpu.dcache.overall_misses::total           224                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data      5597600                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total      5597600                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data      5597600                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total      5597600                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data        11335                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total        11335                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data        11335                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total        11335                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.019762                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.019762                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.019762                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.019762                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 24989.285714                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 24989.285714                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 24989.285714                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 24989.285714                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches                 4                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks          121                       # number of writebacks
system.cpu.dcache.writebacks::total               121                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data           49                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total           49                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data           49                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total           49                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          175                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          175                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          175                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher           11                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          186                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data      3257600                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total      3257600                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data      3257600                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher       325588                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total      3583188                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.015439                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.015439                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.015439                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.016409                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 18614.857143                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 18614.857143                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 18614.857143                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 29598.909091                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 19264.451613                       # average overall mshr miss latency
system.cpu.dcache.replacements                    186                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data        10800                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total           10800                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          224                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           224                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data      5597600                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      5597600                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data        11024                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total        11024                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.020319                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.020319                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 24989.285714                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 24989.285714                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data           49                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           49                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          175                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          175                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data      3257600                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      3257600                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.015874                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.015874                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 18614.857143                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 18614.857143                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data          311                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total            311                       # number of WriteReq hits
system.cpu.dcache.WriteReq_accesses::.cpu.data          311                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total          311                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher           11                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total           11                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher       325588                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total       325588                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 29598.909091                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 29598.909091                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED   3365808400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED   3365808400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs              387403                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               186                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs           2082.811828                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   703.439399                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   320.560601                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.686953                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.313047                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          315                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          709                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::3          315                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            6                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           29                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          674                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.307617                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.692383                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses             22856                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses            22856                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED   3365808400                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst              11                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data             150                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher            7                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                 168                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst             11                       # number of overall hits
system.l2cache.overall_hits::.cpu.data            150                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher            7                       # number of overall hits
system.l2cache.overall_hits::total                168                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst            20                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data            25                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher            4                       # number of demand (read+write) misses
system.l2cache.demand_misses::total                49                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst           20                       # number of overall misses
system.l2cache.overall_misses::.cpu.data           25                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher            4                       # number of overall misses
system.l2cache.overall_misses::total               49                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst      1304000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data      1786800                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher       257596                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total      3348396                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst      1304000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data      1786800                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher       257596                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total      3348396                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst           31                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data          175                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher           11                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total             217                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst           31                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data          175                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher           11                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total            217                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.645161                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.142857                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.363636                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.225806                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.645161                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.142857                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.363636                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.225806                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst        65200                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data        71472                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher        64399                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 68334.612245                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst        65200                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data        71472                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher        64399                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 68334.612245                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.writebacks::.writebacks              3                       # number of writebacks
system.l2cache.writebacks::total                    3                       # number of writebacks
system.l2cache.demand_mshr_misses::.cpu.inst           20                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data           25                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher            4                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total           49                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst           20                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data           25                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher            4                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total           49                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst      1144000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data      1586800                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher       225596                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total      2956396                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst      1144000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data      1586800                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher       225596                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total      2956396                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.645161                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.142857                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.363636                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.225806                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.645161                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.142857                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.363636                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.225806                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst        57200                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data        63472                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher        56399                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 60334.612245                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst        57200                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data        63472                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher        56399                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 60334.612245                       # average overall mshr miss latency
system.l2cache.replacements                        49                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks          121                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total          121                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks          121                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total          121                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.ReadSharedReq_hits::.cpu.inst           11                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data          150                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher            7                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total          168                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst           20                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data           25                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher            4                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total           49                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst      1304000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data      1786800                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher       257596                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total      3348396                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst           31                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data          175                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher           11                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total          217                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.645161                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.142857                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.363636                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.225806                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst        65200                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data        71472                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher        64399                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 68334.612245                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst           20                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data           25                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher            4                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total           49                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst      1144000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data      1586800                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher       225596                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total      2956396                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.645161                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.142857                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.363636                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.225806                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst        57200                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data        63472                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher        56399                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 60334.612245                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED   3365808400                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED   3365808400                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse                    4096                       # Cycle average of tags in use
system.l2cache.tags.total_refs                    157                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                   49                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 3.204082                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks           40                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst   935.988249                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  1923.008543                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   978.002304                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   219.000904                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.009766                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.228513                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.469485                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.238770                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.053467                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1200                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         2896                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3         1200                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3         2896                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.292969                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.707031                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                 3521                       # Number of tag accesses
system.l2cache.tags.data_accesses                3521                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED   3365808400                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst            1280                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data            1600                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher          256                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total                3136                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst         1280                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total           1280                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks          192                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total              192                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst               20                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data               25                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher            4                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                   49                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks             3                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                   3                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst             380295                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data             475369                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher        76059                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total                 931723                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst        380295                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total            380295                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks           57044                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total                 57044                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks           57044                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst            380295                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data            475369                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher        76059                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total                988767                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                                 7274136800                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                               50750596                       # Simulator instruction rate (inst/s)
host_mem_usage                                4412968                       # Number of bytes of host memory used
host_op_rate                                110631291                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                     0.28                       # Real time elapsed on the host
host_tick_rate                              118816764                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    13958484                       # Number of instructions simulated
sim_ops                                      30436777                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.000033                       # Number of seconds simulated
sim_ticks                                    32690400                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups                 8329                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                  4                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect              1154                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted              8017                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits               2290                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups            8329                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses             6039                       # Number of indirect misses.
system.cpu.branchPred.lookups                    9121                       # Number of BP lookups
system.cpu.branchPred.usedRAS                     406                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted          990                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                     29639                       # number of cc regfile reads
system.cpu.cc_regfile_writes                    19651                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts              1192                       # The number of times a branch was mispredicted
system.cpu.commit.branches                       4334                       # Number of branches committed
system.cpu.commit.bw_lim_events                  6909                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls             173                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts           24923                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts                22685                       # Number of instructions committed
system.cpu.commit.committedOps                  45733                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples        50102                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.912798                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.474438                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0        33450     66.76%     66.76% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1         4046      8.08%     74.84% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2         3040      6.07%     80.91% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3         2657      5.30%     86.21% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4         6909     13.79%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total        50102                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                       3427                       # Number of committed floating point instructions.
system.cpu.commit.function_calls                  254                       # Number of function calls committed.
system.cpu.commit.int_insts                     44273                       # Number of committed integer instructions.
system.cpu.commit.loads                          7072                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass          426      0.93%      0.93% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu            32613     71.31%     72.24% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult              14      0.03%     72.27% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv              310      0.68%     72.95% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd            188      0.41%     73.36% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     73.36% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt            304      0.66%     74.03% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     74.03% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     74.03% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     74.03% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     74.03% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     74.03% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             150      0.33%     74.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     74.36% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu             245      0.54%     74.89% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     74.89% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt             332      0.73%     75.62% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc            230      0.50%     76.12% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     76.12% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     76.12% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           158      0.35%     76.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     76.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     76.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     76.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     76.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     76.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     76.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     76.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     76.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     76.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     76.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     76.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     76.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     76.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     76.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     76.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     76.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     76.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     76.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     76.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     76.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     76.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     76.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     76.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     76.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     76.47% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     76.47% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead            6014     13.15%     89.62% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite           2967      6.49%     96.10% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead         1058      2.31%     98.42% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite          724      1.58%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total             45733                       # Class of committed instruction
system.cpu.commit.refs                          10763                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                       22685                       # Number of Instructions Simulated
system.cpu.committedOps                         45733                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               3.602645                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         3.602645                       # CPI: Total CPI of All Threads
system.cpu.dcache.prefetcher.num_hwpf_issued           76                       # number of hwpf issued
system.cpu.dcache.prefetcher.pfBufferHit          168                       # number of redundant prefetches already in prefetch queue
system.cpu.dcache.prefetcher.pfIdentified          308                       # number of prefetch candidates identified
system.cpu.dcache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.dcache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.dcache.prefetcher.pfSpanPage            48                       # number of prefetches that crossed the page
system.cpu.decode.BlockedCycles                 23921                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts                  79848                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                    11530                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                     19095                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                   1199                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles                  1711                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                        9432                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                           111                       # TLB misses on read requests
system.cpu.dtb.wrAccesses                        4753                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                             1                       # TLB misses on write requests
system.cpu.fetch.Branches                        9121                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                      4966                       # Number of cache lines fetched
system.cpu.fetch.Cycles                         42364                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes                   397                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.Insts                          44540                       # Number of instructions fetch has processed
system.cpu.fetch.MiscStallCycles                   41                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles            6                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles           240                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                    2398                       # Number of cycles fetch has spent squashing
system.cpu.fetch.branchRate                  0.111605                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles              13606                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches               2696                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.544992                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples              57456                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.552962                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.894295                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                    33360     58.06%     58.06% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                     1132      1.97%     60.03% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                     1253      2.18%     62.21% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                     1255      2.18%     64.40% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                    20456     35.60%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total                57456                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                      4722                       # number of floating regfile reads
system.cpu.fp_regfile_writes                     2917                       # number of floating regfile writes
system.cpu.fuPool.fu_ticks_busy::IntALU(0)      2998400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(1)      2998400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(2)      2998400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(3)      2998400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(4)      2998400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntALU(5)      2998000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(0)        70400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IntMultDiv(1)        70400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(0)        62800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(1)        62800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(2)        62800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_ALU(3)        62400                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::FP_MultDiv(1)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(0)       157600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(1)       157200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(2)       157200                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::SIMD_Unit(3)       156800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::PredALU(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(0)      1468000                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(1)      1476800                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(2)      1471600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::RdWrPort(3)      1471600                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::IprPort(0)            0                       # Total ticks fu was busy
system.cpu.fuPool.fu_ticks_busy::total       24898400                       # Total ticks fu was busy
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.pfBufferHit            0                       # number of redundant prefetches already in prefetch queue
system.cpu.icache.prefetcher.pfIdentified            0                       # number of prefetch candidates identified
system.cpu.icache.prefetcher.pfInCache              0                       # number of redundant prefetches already in cache/mshr dropped
system.cpu.icache.prefetcher.pfRemovedFull            0                       # number of prefetches dropped due to prefetch queue size
system.cpu.icache.prefetcher.pfSpanPage             0                       # number of prefetches that crossed the page
system.cpu.idleCycles                           24270                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts                 1462                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                     5454                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     0.752245                       # Inst execution rate
system.cpu.iew.exec_refs                        14177                       # number of memory reference insts executed
system.cpu.iew.exec_stores                       4745                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                   14546                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts                 10623                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts                253                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts                20                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts                 5381                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts               70645                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts                  9432                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts              1673                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts                 61478                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                     53                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                   196                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                   1199                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                   293                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked             6                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads              470                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation            8                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads            1                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads         3553                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores         1690                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents              8                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect         1327                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect            135                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                     70353                       # num instructions consuming a value
system.cpu.iew.wb_count                         60621                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.605646                       # average fanout of values written-back
system.cpu.iew.wb_producers                     42609                       # num instructions producing a value
system.cpu.iew.wb_rate                       0.741759                       # insts written-back per cycle
system.cpu.iew.wb_sent                          60970                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                    88956                       # number of integer regfile reads
system.cpu.int_regfile_writes                   47720                       # number of integer regfile writes
system.cpu.ipc                               0.277574                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.277574                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass               905      1.43%      1.43% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                 44972     71.22%     72.65% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   15      0.02%     72.67% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                   337      0.53%     73.21% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                 303      0.48%     73.69% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     73.69% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                 324      0.51%     74.20% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     74.20% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     74.20% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     74.20% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     74.20% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     74.20% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  186      0.29%     74.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     74.49% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                  408      0.65%     75.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     75.14% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                  438      0.69%     75.83% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                 265      0.42%     76.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     76.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     76.25% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                275      0.44%     76.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     76.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     76.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     76.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     76.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     76.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     76.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     76.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     76.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     76.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     76.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     76.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     76.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     76.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     76.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     76.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     76.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     76.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     76.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     76.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     76.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     76.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     76.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     76.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     76.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     76.69% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     76.69% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                 8420     13.33%     90.02% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite                4112      6.51%     96.54% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead            1390      2.20%     98.74% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite            798      1.26%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                  63148                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                    4435                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads                8905                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses         4233                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes               6791                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                           0                       # FU busy when requested
system.cpu.iq.fu_busy_rate                          0                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0                       # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 0                       # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite                0                       # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0                       # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0                       # attempts to use FU when none available
system.cpu.iq.int_alu_accesses                  57808                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads             175325                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses        56388                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes             88785                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                      70287                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                     63148                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                 358                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined           24923                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued               475                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved            185                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined        31421                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples         57456                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.099067                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.541784                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0               34747     60.48%     60.48% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1                4550      7.92%     68.39% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2                4576      7.96%     76.36% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3                4886      8.50%     84.86% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4                8697     15.14%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total           57456                       # Number of insts issued each cycle
system.cpu.iq.rate                           0.772679                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrAccesses                        5007                       # TLB accesses on write requests
system.cpu.itb.wrMisses                            76                       # TLB misses on write requests
system.cpu.memDep0.conflictingLoads               185                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores              148                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads                10623                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores                5381                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                   26332                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    171                       # number of misc regfile writes
system.cpu.numCycles                            81726                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.process.numSyscalls                      2                       # Number of system calls
system.cpu.rename.BlockCycles                   16662                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps                 54478                       # Number of HB maps that are committed
system.cpu.rename.IQFullEvents                    839                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                    12698                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                    347                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                    54                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups                194213                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts                  76616                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands               88927                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                     19490                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                   2239                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                   1199                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles                  3666                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                    34474                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups              6761                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups           113224                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles           3741                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts                200                       # count of serializing insts renamed
system.cpu.rename.skidInsts                      3492                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts            216                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                       113849                       # The number of ROB reads
system.cpu.rob.rob_writes                      148728                       # The number of ROB writes
system.cpu.timesIdled                             263                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.l2bus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.hit_single_requests          859                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_single_snoops           28                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.tot_requests           1715                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.tot_snoops               28                       # Total number of snoops made to the snoop filter.
system.l2cache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.l2cache.prefetcher.pfBufferHit               0                       # number of redundant prefetches already in prefetch queue
system.l2cache.prefetcher.pfIdentified              0                       # number of prefetch candidates identified
system.l2cache.prefetcher.pfInCache                 0                       # number of redundant prefetches already in cache/mshr dropped
system.l2cache.prefetcher.pfRemovedFull             0                       # number of prefetches dropped due to prefetch queue size
system.l2cache.prefetcher.pfSpanPage                0                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests          466                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests           940                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED     32690400                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                469                       # Transaction distribution
system.membus.trans_dist::WritebackDirty           37                       # Transaction distribution
system.membus.trans_dist::CleanEvict              429                       # Transaction distribution
system.membus.trans_dist::ReadExReq                 5                       # Transaction distribution
system.membus.trans_dist::ReadExResp                5                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           469                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port         1414                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total         1414                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   1414                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port        32704                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total        32704                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   32704                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               474                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     474    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 474                       # Request fanout histogram
system.membus.reqLayer2.occupancy              435250                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               1.3                       # Layer utilization (%)
system.membus.respLayer0.occupancy            1018050                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              3.1                       # Layer utilization (%)
system.l2bus.pwrStateResidencyTicks::UNDEFINED     32690400                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                 843                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty           338                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict               997                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq                 14                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp                14                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq            844                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         1303                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side         1269                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                    2572                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side        27776                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side        46336                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                    74112                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                               478                       # Total snoops (count)
system.l2bus.snoopTraffic                        2368                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples               1336                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.022455                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.148214                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                     1306     97.75%     97.75% # Request fanout histogram
system.l2bus.snoop_fanout::1                       30      2.25%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                 1336                       # Request fanout histogram
system.l2bus.respLayer1.occupancy              507600                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               1.6                       # Layer utilization (%)
system.l2bus.reqLayer0.occupancy               945943                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                2.9                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy              520800                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               1.6                       # Layer utilization (%)
system.clk_domain.clock                           400                       # Clock period in ticks
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.cpu.pwrStateResidencyTicks::ON        32690400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED     32690400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst         4424                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total             4424                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst         4424                       # number of overall hits
system.cpu.icache.overall_hits::total            4424                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst          542                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            542                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst          542                       # number of overall misses
system.cpu.icache.overall_misses::total           542                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst     24899600                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     24899600                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst     24899600                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     24899600                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst         4966                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total         4966                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst         4966                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total         4966                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.109142                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.109142                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.109142                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.109142                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 45940.221402                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 45940.221402                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 45940.221402                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 45940.221402                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            1                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 1                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs            1                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.demand_mshr_hits::.cpu.inst          107                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          107                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst          107                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          107                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst          435                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          435                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst          435                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          435                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst     19480000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     19480000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst     19480000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     19480000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.087596                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.087596                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.087596                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.087596                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 44781.609195                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 44781.609195                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 44781.609195                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 44781.609195                       # average overall mshr miss latency
system.cpu.icache.replacements                    434                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst         4424                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total            4424                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst          542                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           542                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst     24899600                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     24899600                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst         4966                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total         4966                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.109142                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.109142                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 45940.221402                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 45940.221402                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst          107                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          107                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst          435                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          435                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst     19480000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     19480000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.087596                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.087596                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 44781.609195                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 44781.609195                       # average ReadReq mshr miss latency
system.cpu.icache.prefetcher.pwrStateResidencyTicks::UNDEFINED     32690400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED     32690400                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse                  256                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs              541911                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               690                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs            785.378261                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst          256                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          108                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           78                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           70                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses             10366                       # Number of tag accesses
system.cpu.icache.tags.data_accesses            10366                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED     32690400                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           6400                       # Clock period in ticks
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED     32690400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED     32690400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data        11962                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total            11962                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data        11962                       # number of overall hits
system.cpu.dcache.overall_hits::total           11962                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data          659                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            659                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data          659                       # number of overall misses
system.cpu.dcache.overall_misses::total           659                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data     27351600                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     27351600                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data     27351600                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     27351600                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data        12621                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total        12621                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data        12621                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total        12621                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.052215                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.052215                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.052215                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.052215                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 41504.704097                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 41504.704097                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 41504.704097                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 41504.704097                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          179                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 9                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    19.888889                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.unused_prefetches                15                       # number of HardPF blocks evicted w/o reference
system.cpu.dcache.writebacks::.writebacks          301                       # number of writebacks
system.cpu.dcache.writebacks::total               301                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data          297                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          297                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data          297                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          297                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data          362                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          362                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data          362                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.dcache.prefetcher           61                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          423                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data     13225200                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     13225200                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data     13225200                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.dcache.prefetcher      3697141                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     16922341                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.028682                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.028682                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.028682                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.033516                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 36533.701657                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 36533.701657                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 36533.701657                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 60608.868852                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 40005.534279                       # average overall mshr miss latency
system.cpu.dcache.replacements                    423                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data         8280                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total            8280                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data          645                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           645                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data     26865600                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     26865600                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data         8925                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total         8925                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.072269                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.072269                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 41652.093023                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 41652.093023                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          297                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          297                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data          348                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          348                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data     12750400                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     12750400                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.038992                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.038992                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 36639.080460                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 36639.080460                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data         3682                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total           3682                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data           14                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total           14                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data       486000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total       486000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data         3696                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total         3696                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.003788                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.003788                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 34714.285714                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 34714.285714                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data           14                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           14                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data       474800                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total       474800                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.003788                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.003788                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 33914.285714                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 33914.285714                       # average WriteReq mshr miss latency
system.cpu.dcache.HardPFReq_mshr_misses::.cpu.dcache.prefetcher           61                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_misses::total           61                       # number of HardPFReq MSHR misses
system.cpu.dcache.HardPFReq_mshr_miss_latency::.cpu.dcache.prefetcher      3697141                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_latency::total      3697141                       # number of HardPFReq MSHR miss cycles
system.cpu.dcache.HardPFReq_mshr_miss_rate::.cpu.dcache.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 60608.868852                       # average HardPFReq mshr miss latency
system.cpu.dcache.HardPFReq_avg_mshr_miss_latency::total 60608.868852                       # average HardPFReq mshr miss latency
system.cpu.dcache.prefetcher.pwrStateResidencyTicks::UNDEFINED     32690400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED     32690400                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse                 1024                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             2418922                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs              1447                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs           1671.680719                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   732.433865                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_blocks::.cpu.dcache.prefetcher   291.566135                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.715267                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::.cpu.dcache.prefetcher     0.284733                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1022          270                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_blocks::1024          754                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::0           14                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::1           45                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1022::3          211                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          105                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          215                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           19                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          415                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1022     0.263672                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.736328                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses             25665                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses            25665                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED     32690400                       # Cumulative time (in ticks) in various power states
system.l2cache.demand_hits::.cpu.inst             176                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.data             199                       # number of demand (read+write) hits
system.l2cache.demand_hits::.cpu.dcache.prefetcher            8                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                 383                       # number of demand (read+write) hits
system.l2cache.overall_hits::.cpu.inst            176                       # number of overall hits
system.l2cache.overall_hits::.cpu.data            199                       # number of overall hits
system.l2cache.overall_hits::.cpu.dcache.prefetcher            8                       # number of overall hits
system.l2cache.overall_hits::total                383                       # number of overall hits
system.l2cache.demand_misses::.cpu.inst           259                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.data           163                       # number of demand (read+write) misses
system.l2cache.demand_misses::.cpu.dcache.prefetcher           53                       # number of demand (read+write) misses
system.l2cache.demand_misses::total               475                       # number of demand (read+write) misses
system.l2cache.overall_misses::.cpu.inst          259                       # number of overall misses
system.l2cache.overall_misses::.cpu.data          163                       # number of overall misses
system.l2cache.overall_misses::.cpu.dcache.prefetcher           53                       # number of overall misses
system.l2cache.overall_misses::total              475                       # number of overall misses
system.l2cache.demand_miss_latency::.cpu.inst     17473600                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.data     11100400                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::.cpu.dcache.prefetcher      3600748                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total     32174748                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::.cpu.inst     17473600                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.data     11100400                       # number of overall miss cycles
system.l2cache.overall_miss_latency::.cpu.dcache.prefetcher      3600748                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total     32174748                       # number of overall miss cycles
system.l2cache.demand_accesses::.cpu.inst          435                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.data          362                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::.cpu.dcache.prefetcher           61                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total             858                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::.cpu.inst          435                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.data          362                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::.cpu.dcache.prefetcher           61                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total            858                       # number of overall (read+write) accesses
system.l2cache.demand_miss_rate::.cpu.inst     0.595402                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.data     0.450276                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::.cpu.dcache.prefetcher     0.868852                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.553613                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::.cpu.inst     0.595402                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.data     0.450276                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::.cpu.dcache.prefetcher     0.868852                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.553613                       # miss rate for overall accesses
system.l2cache.demand_avg_miss_latency::.cpu.inst 67465.637066                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.data 68100.613497                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::.cpu.dcache.prefetcher 67938.641509                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 67736.311579                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.inst 67465.637066                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.data 68100.613497                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::.cpu.dcache.prefetcher 67938.641509                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 67736.311579                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.unused_prefetches                    2                       # number of HardPF blocks evicted w/o reference
system.l2cache.writebacks::.writebacks             37                       # number of writebacks
system.l2cache.writebacks::total                   37                       # number of writebacks
system.l2cache.demand_mshr_misses::.cpu.inst          259                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.data          163                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::.cpu.dcache.prefetcher           53                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total          475                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::.cpu.inst          259                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.data          163                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::.cpu.dcache.prefetcher           53                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total          475                       # number of overall MSHR misses
system.l2cache.demand_mshr_miss_latency::.cpu.inst     15409600                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.data      9796400                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::.cpu.dcache.prefetcher      3176748                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total     28382748                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.inst     15409600                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.data      9796400                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::.cpu.dcache.prefetcher      3176748                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total     28382748                       # number of overall MSHR miss cycles
system.l2cache.demand_mshr_miss_rate::.cpu.inst     0.595402                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.data     0.450276                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::.cpu.dcache.prefetcher     0.868852                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.553613                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::.cpu.inst     0.595402                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.data     0.450276                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::.cpu.dcache.prefetcher     0.868852                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.553613                       # mshr miss rate for overall accesses
system.l2cache.demand_avg_mshr_miss_latency::.cpu.inst 59496.525097                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.data 60100.613497                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::.cpu.dcache.prefetcher 59938.641509                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 59753.153684                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.inst 59496.525097                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.data 60100.613497                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::.cpu.dcache.prefetcher 59938.641509                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 59753.153684                       # average overall mshr miss latency
system.l2cache.replacements                       478                       # number of replacements
system.l2cache.WritebackDirty_hits::.writebacks          301                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total          301                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_accesses::.writebacks          301                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total          301                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.CleanEvict_mshr_misses::.writebacks           16                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_misses::total           16                       # number of CleanEvict MSHR misses
system.l2cache.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2cache.ReadExReq_hits::.cpu.data            9                       # number of ReadExReq hits
system.l2cache.ReadExReq_hits::total                9                       # number of ReadExReq hits
system.l2cache.ReadExReq_misses::.cpu.data            5                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total              5                       # number of ReadExReq misses
system.l2cache.ReadExReq_miss_latency::.cpu.data       382400                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total       382400                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_accesses::.cpu.data           14                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total           14                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_miss_rate::.cpu.data     0.357143                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total     0.357143                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_miss_latency::.cpu.data        76480                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total        76480                       # average ReadExReq miss latency
system.l2cache.ReadExReq_mshr_misses::.cpu.data            5                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total            5                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::.cpu.data       342400                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total       342400                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::.cpu.data     0.357143                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total     0.357143                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::.cpu.data        68480                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total        68480                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_hits::.cpu.inst          176                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.data          190                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::.cpu.dcache.prefetcher            8                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total          374                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_misses::.cpu.inst          259                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.data          158                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::.cpu.dcache.prefetcher           53                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total          470                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_miss_latency::.cpu.inst     17473600                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.data     10718000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::.cpu.dcache.prefetcher      3600748                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total     31792348                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_accesses::.cpu.inst          435                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.data          348                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::.cpu.dcache.prefetcher           61                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total          844                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_miss_rate::.cpu.inst     0.595402                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.data     0.454023                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::.cpu.dcache.prefetcher     0.868852                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.556872                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.inst 67465.637066                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.data 67835.443038                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::.cpu.dcache.prefetcher 67938.641509                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 67643.293617                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_mshr_misses::.cpu.inst          259                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.data          158                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::.cpu.dcache.prefetcher           53                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total          470                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.inst     15409600                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.data      9454000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::.cpu.dcache.prefetcher      3176748                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total     28040348                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.inst     0.595402                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.data     0.454023                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::.cpu.dcache.prefetcher     0.868852                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.556872                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.inst 59496.525097                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 59835.443038                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::.cpu.dcache.prefetcher 59938.641509                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 59660.314894                       # average ReadSharedReq mshr miss latency
system.l2cache.prefetcher.pwrStateResidencyTicks::UNDEFINED     32690400                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED     32690400                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.tagsinuse                    4096                       # Cycle average of tags in use
system.l2cache.tags.total_refs                  74612                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                 4574                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                16.312199                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                    0                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::.writebacks    38.653072                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.inst   990.895042                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.data  1903.304908                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.cpu.dcache.prefetcher   951.081992                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::.l2cache.prefetcher   212.064985                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::.writebacks     0.009437                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.inst     0.241918                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.data     0.464674                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.cpu.dcache.prefetcher     0.232198                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::.l2cache.prefetcher     0.051774                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total              1                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1022         1113                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_blocks::1024         2983                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::0           13                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::1           40                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1022::3         1060                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0          180                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::1          245                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::3         2558                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1022     0.271729                       # Percentage of cache occupancy per task id
system.l2cache.tags.occ_task_id_percent::1024     0.728271                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                14198                       # Number of tag accesses
system.l2cache.tags.data_accesses               14198                       # Number of data accesses
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED     32690400                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::.cpu.inst           16512                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.data           10432                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::.cpu.dcache.prefetcher         3392                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total               30336                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::.cpu.inst        16512                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          16512                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_written::.writebacks         2368                       # Number of bytes written to this memory
system.mem_ctrl.bytes_written::total             2368                       # Number of bytes written to this memory
system.mem_ctrl.num_reads::.cpu.inst              258                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.data              163                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::.cpu.dcache.prefetcher           53                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                  474                       # Number of read requests responded to by this memory
system.mem_ctrl.num_writes::.writebacks            37                       # Number of write requests responded to by this memory
system.mem_ctrl.num_writes::total                  37                       # Number of write requests responded to by this memory
system.mem_ctrl.bw_read::.cpu.inst          505102415                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.data          319115092                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::.cpu.dcache.prefetcher    103761349                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total              927978856                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::.cpu.inst     505102415                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total         505102415                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::.writebacks        72437168                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_write::total              72437168                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::.writebacks        72437168                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.inst         505102415                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.data         319115092                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::.cpu.dcache.prefetcher    103761349                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total            1000416024                       # Total bandwidth to/from this memory (bytes/s)

---------- End Simulation Statistics   ----------
