Source Block: hdl/library/axi_adc_trigger/axi_adc_trigger.v@154:164@HdlIdDef
  reg               trigger_adc_b;

  reg               trigger_a;
  reg               trigger_b;

  reg               trigger_out_mixed;

  reg     [14:0]    data_a_r;
  reg     [14:0]    data_b_r;
  reg               data_valid_a_r;
  reg               data_valid_b_r;

Diff Content:
+ 159   reg               up_triggered;
+ 159   reg               up_triggered_d1;
+ 159   reg               up_triggered_d2;
+ 159   reg               up_triggered_set;
+ 159   reg               up_triggered_reset;
+ 159   reg               up_triggered_reset_d1;
+ 159   reg               up_triggered_reset_d2;

Clone Blocks:
Clone Blocks 1:
hdl/library/axi_adc_trigger/axi_adc_trigger.v@152:162

  reg               trigger_adc_a;
  reg               trigger_adc_b;

  reg               trigger_a;
  reg               trigger_b;

  reg               trigger_out_mixed;

  reg     [14:0]    data_a_r;
  reg     [14:0]    data_b_r;

Clone Blocks 2:
hdl/library/axi_adc_trigger/axi_adc_trigger.v@157:167
  reg               trigger_b;

  reg               trigger_out_mixed;

  reg     [14:0]    data_a_r;
  reg     [14:0]    data_b_r;
  reg               data_valid_a_r;
  reg               data_valid_b_r;

  reg     [31:0]    trigger_delay_counter;
  reg               triggered;

Clone Blocks 3:
hdl/library/axi_adc_trigger/axi_adc_trigger.v@156:166
  reg               trigger_a;
  reg               trigger_b;

  reg               trigger_out_mixed;

  reg     [14:0]    data_a_r;
  reg     [14:0]    data_b_r;
  reg               data_valid_a_r;
  reg               data_valid_b_r;

  reg     [31:0]    trigger_delay_counter;

Clone Blocks 4:
hdl/library/axi_adc_trigger/axi_adc_trigger.v@159:169
  reg               trigger_out_mixed;

  reg     [14:0]    data_a_r;
  reg     [14:0]    data_b_r;
  reg               data_valid_a_r;
  reg               data_valid_b_r;

  reg     [31:0]    trigger_delay_counter;
  reg               triggered;

  // signal name changes

Clone Blocks 5:
hdl/library/axi_adc_trigger/axi_adc_trigger.v@151:161
  reg               trigger_pin_b;

  reg               trigger_adc_a;
  reg               trigger_adc_b;

  reg               trigger_a;
  reg               trigger_b;

  reg               trigger_out_mixed;

  reg     [14:0]    data_a_r;

Clone Blocks 6:
hdl/library/axi_adc_trigger/axi_adc_trigger.v@158:168

  reg               trigger_out_mixed;

  reg     [14:0]    data_a_r;
  reg     [14:0]    data_b_r;
  reg               data_valid_a_r;
  reg               data_valid_b_r;

  reg     [31:0]    trigger_delay_counter;
  reg               triggered;


Clone Blocks 7:
hdl/library/axi_adc_trigger/axi_adc_trigger.v@161:171
  reg     [14:0]    data_a_r;
  reg     [14:0]    data_b_r;
  reg               data_valid_a_r;
  reg               data_valid_b_r;

  reg     [31:0]    trigger_delay_counter;
  reg               triggered;

  // signal name changes

  assign up_clk = s_axi_aclk;

