============================================================
   Tang Dynasty, V5.6.71036
      Copyright (c) 2012-2023 Anlogic Inc.
   Executable = D:/TD/bin/td.exe
   Built at =   20:34:38 Mar 21 2023
   Run by =     27659
   Run Date =   Sat Mar  1 15:45:27 2025

   Run on =     ZHOU
============================================================
RUN-1002 : start command "open_project Cortex_M0.prj"
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Design Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :   default_reg_initial   |    auto    |       auto       |        
RUN-1001 :        infer_add        |     on     |        on        |        
RUN-1001 :        infer_fsm        |    off     |       off        |        
RUN-1001 :        infer_mult       |     on     |        on        |        
RUN-1001 :        infer_ram        |     on     |        on        |        
RUN-1001 :        infer_reg        |     on     |        on        |        
RUN-1001 :   infer_reg_init_value  |     on     |        on        |        
RUN-1001 :        infer_rom        |     on     |        on        |        
RUN-1001 :      infer_shifter      |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
RUN-1001 : Print Rtl Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :       compress_add      |   ripple   |      ripple      |        
RUN-1001 :        elf_sload        |    off     |       off        |        
RUN-1001 :       fix_undriven      |     0      |        0         |        
RUN-1001 :         flatten         |    off     |       off        |        
RUN-1001 :       gate_sharing      |     on     |        on        |        
RUN-1001 :    hdl_warning_level    |   normal   |      normal      |        
RUN-1001 :   impl_internal_tribuf  |     on     |        on        |        
RUN-1001 :      impl_set_reset     |     on     |        on        |        
RUN-1001 :        infer_gsr        |    off     |       off        |        
RUN-1001 :      keep_hierarchy     |    auto    |       auto       |        
RUN-1001 :        max_fanout       |    9999    |       9999       |        
RUN-1001 :      max_oh2bin_len     |     10     |        10        |        
RUN-1001 :       merge_equal       |     on     |        on        |        
RUN-1001 :       merge_equiv       |     on     |        on        |        
RUN-1001 :        merge_mux        |    off     |       off        |        
RUN-1001 :     min_control_set     |     8      |        8         |        
RUN-1001 :      min_ripple_len     |    auto    |       auto       |        
RUN-1001 :       oh2bin_ratio      |    0.08    |       0.08       |        
RUN-1001 :     opt_adder_fanout    |     on     |        on        |        
RUN-1001 :        opt_arith        |     on     |        on        |        
RUN-1001 :       opt_big_gate      |    off     |       off        |        
RUN-1001 :        opt_const        |     on     |        on        |        
RUN-1001 :      opt_const_mult     |     on     |        on        |        
RUN-1001 :       opt_lessthan      |     on     |        on        |        
RUN-1001 :         opt_mux         |    off     |       off        |        
RUN-1001 :         opt_ram         |    high    |       high       |        
RUN-1001 :      rtl_sim_model      |    off     |       off        |        
RUN-1001 :         seq_syn         |     on     |        on        |        
RUN-1001 : --------------------------------------------------------------
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_Block_RAM.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_Decoder.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_Interconnect.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_SlaveMUX.v
HDL-1007 : analyze verilog file ../../../rtl/Block_RAM.v
HDL-1007 : analyze verilog file ../../../rtl/CortexM0_SoC.v
HDL-1007 : undeclared symbol 'key_interrupt', assumed default net type 'wire' in ../../../rtl/CortexM0_SoC.v(403)
HDL-1007 : analyze verilog file ../../../rtl/cortexm0ds_logic.v
HDL-1007 : analyze verilog file ../../../rtl/AHBlite_GPIO.v
HDL-1007 : analyze verilog file ../../../rtl/keyboard/key_filter.v
HDL-1007 : analyze verilog file ../../../rtl/keyboard/keyboard_scan.v
HDL-1007 : analyze verilog file ../../../rtl/SEG/AHBlite_SEG.v
HDL-1007 : analyze verilog file ../../../rtl/SEG/seg_led_decoder.v
HDL-1007 : analyze verilog file ../../../rtl/SEG/seg_sel_decoder.v
HDL-1007 : analyze verilog file ../../../rtl/keyboard/AHBlite_keyboard.v
HDL-1007 : analyze verilog file ../../../rtl/keyboard/onehot2bin1ry.v
RUN-1001 : Project manager successfully analyzed 15 source files.
RUN-1002 : start command "import_device eagle_s20.db -package EG4S20BG256"
ARC-1001 : Device Initialization.
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :            OPTION            |          IO          |   SETTING   
ARC-1001 : ------------------------------------------------------------------
ARC-1001 :   cso_b/cclk/mosi/miso/dout  |  T3/R11/T10/P10/S11  |    gpio    
ARC-1001 :             done             |         P13          |    gpio    
ARC-1001 :           program_b          |          T2          |  dedicate  
ARC-1001 :        tdi/tms/tck/tdo       |   C12/A15/C14/E14    |  dedicate  
ARC-1001 : ------------------------------------------------------------------
ARC-1004 : Device setting, marked 5 dedicate IOs in total.
RUN-1002 : start command "import_db ../syn_1/Cortex_M0_gate.db"
RUN-1001 : Importing database generated by Tang Dynasty, V5.6.71036.
RUN-1001 : Database version number 46146.
RUN-1001 : Import flow parameters
RUN-1001 : Import IO constraints
RUN-1001 : Import Inst constraints
RUN-1001 : Import design success TD_VERSION=5.6.71036 , DB_VERSION=46146
RUN-1003 : finish command "import_db ../syn_1/Cortex_M0_gate.db" in  2.795842s wall, 1.656250s user + 0.093750s system = 1.750000s CPU (62.6%)

RUN-1004 : used memory is 290 MB, reserved memory is 270 MB, peak memory is 303 MB
RUN-1002 : start command "place"
RUN-1001 : Open license file D:/TD/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Place Property
RUN-1001 : --------------------------------------------------------------
RUN-1001 :        Parameters       |  Settings  |  Default Values  |  Note  
RUN-1001 : --------------------------------------------------------------
RUN-1001 :      detailed_place     |     on     |        on        |        
RUN-1001 :          effort         |   medium   |      medium      |        
RUN-1001 :         fix_hold        |    off     |       off        |        
RUN-1001 :       legalization      |    ori     |       ori        |        
RUN-1001 :      new_spreading      |     on     |        on        |        
RUN-1001 :        opt_timing       |   medium   |      medium      |        
RUN-1001 :   post_clock_route_opt  |    off     |       off        |        
RUN-1001 :       pr_strategy       |     1      |        1         |        
RUN-1001 :        relaxation       |    1.00    |       1.00       |        
RUN-1001 :         retiming        |    off     |       off        |        
RUN-1001 : --------------------------------------------------------------
PHY-3001 : Placer runs in 16 thread(s).
RUN-1002 : start command "legalize_phy_inst"
SYN-1011 : Flatten model CortexM0_SoC
RUN-1002 : start command "phys_opt -simplify_lut"
SYN-4024 : Net "clk_dup_4" drives clk pins.
SYN-4024 : Net "SWCLK_dup_1" drives clk pins.
SYN-4024 : Net "keyboard_Interface/u_keyboard_scan/scan_clk" drives clk pins.
SYN-4025 : Tag rtl::Net SWCLK_dup_1 as clock net
SYN-4025 : Tag rtl::Net clk_dup_4 as clock net
SYN-4025 : Tag rtl::Net keyboard_Interface/u_keyboard_scan/scan_clk as clock net
SYN-4026 : Tagged 3 rtl::Net as clock net
SYN-4015 : Create BUFG instance for clk Net SWCLK_dup_1 to drive 107 clock pins.
SYN-4015 : Create BUFG instance for clk Net keyboard_Interface/u_keyboard_scan/scan_clk to drive 24 clock pins.
PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 8119 instances
RUN-0007 : 5823 luts, 2083 seqs, 51 mslices, 34 lslices, 40 pads, 80 brams, 3 dsps
RUN-1001 : There are total 8512 nets
RUN-1001 : 4595 nets have 2 pins
RUN-1001 : 2930 nets have [3 - 5] pins
RUN-1001 : 507 nets have [6 - 10] pins
RUN-1001 : 257 nets have [11 - 20] pins
RUN-1001 : 218 nets have [21 - 99] pins
RUN-1001 : 5 nets have 100+ pins
RUN-1001 : Report Control nets information:
RUN-1001 : DFF Distribution
RUN-1001 : ----------------------------------
RUN-1001 :   CE   |  SSR  |  ASR  |  DFF Count  
RUN-1001 : ----------------------------------
RUN-1001 :   No   |  No   |  No   |     257     
RUN-1001 :   No   |  No   |  Yes  |     914     
RUN-1001 :   No   |  Yes  |  No   |      0      
RUN-1001 :   Yes  |  No   |  No   |     788     
RUN-1001 :   Yes  |  No   |  Yes  |     124     
RUN-1001 :   Yes  |  Yes  |  No   |      0      
RUN-1001 : ----------------------------------
RUN-0007 : Control Group Statistic
RUN-0007 : ---------------------------
RUN-0007 :   #CLK  |  #CE  |  #SSR/ASR  
RUN-0007 : ---------------------------
RUN-0007 :   214   |  38   |    425     
RUN-0007 : ---------------------------
RUN-0007 : Control Set = 676
PHY-3001 : Initial placement ...
PHY-3001 : design contains 8117 instances, 5823 luts, 2083 seqs, 85 slices, 10 macros(85 instances: 51 mslices 34 lslices)
PHY-0007 : Cell area utilization is 30%
PHY-3001 : Global placement ...
PHY-3001 : Initial: Len = 1.98904e+06
PHY-3001 : Clustering ...
PHY-3001 : Level 0 #clusters 8117.
PHY-3001 : Level 1 #clusters 1001.
PHY-3001 : End clustering;  0.162409s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (48.1%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 30%
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 0
PHY-3002 : Step(1): len = 543864, overlap = 401.594
PHY-3002 : Step(2): len = 447673, overlap = 436.25
PHY-3002 : Step(3): len = 289200, overlap = 530.062
PHY-3002 : Step(4): len = 235573, overlap = 581.906
PHY-3002 : Step(5): len = 183722, overlap = 652.219
PHY-3002 : Step(6): len = 155292, overlap = 699.938
PHY-3002 : Step(7): len = 125102, overlap = 741.75
PHY-3002 : Step(8): len = 104849, overlap = 771.531
PHY-3002 : Step(9): len = 85570.9, overlap = 809.656
PHY-3002 : Step(10): len = 74884.1, overlap = 815.906
PHY-3002 : Step(11): len = 65664.7, overlap = 833.031
PHY-3002 : Step(12): len = 57364.2, overlap = 847.094
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 4.22112e-07
PHY-3002 : Step(13): len = 67184.8, overlap = 820.875
PHY-3002 : Step(14): len = 96152.9, overlap = 781.875
PHY-3002 : Step(15): len = 96317.9, overlap = 723.469
PHY-3002 : Step(16): len = 95053.7, overlap = 716.844
PHY-3002 : Step(17): len = 89859.9, overlap = 710.938
PHY-3002 : Step(18): len = 89526.2, overlap = 704.219
PHY-3002 : Step(19): len = 86861.5, overlap = 703.719
PHY-3002 : Step(20): len = 87618.2, overlap = 693.438
PHY-3002 : Step(21): len = 85412.7, overlap = 685.031
PHY-3002 : Step(22): len = 85078, overlap = 679.5
PHY-3002 : Step(23): len = 84274.9, overlap = 685.188
PHY-3002 : Step(24): len = 84312.7, overlap = 686.094
PHY-3002 : Step(25): len = 83955, overlap = 689.344
PHY-3002 : Step(26): len = 84193.3, overlap = 700.781
PHY-3002 : Step(27): len = 83901.1, overlap = 696.344
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 8.44225e-07
PHY-3002 : Step(28): len = 98615.2, overlap = 682.188
PHY-3002 : Step(29): len = 106026, overlap = 660.906
PHY-3002 : Step(30): len = 107515, overlap = 647.625
PHY-3002 : Step(31): len = 108017, overlap = 642.562
PHY-3002 : Step(32): len = 106525, overlap = 633.219
PHY-3002 : Step(33): len = 106121, overlap = 629.156
PHY-3002 : Step(34): len = 104263, overlap = 634.219
PHY-3002 : Step(35): len = 103415, overlap = 638.344
PHY-3002 : Step(36): len = 102602, overlap = 645.094
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 1.68845e-06
PHY-3002 : Step(37): len = 119470, overlap = 598.969
PHY-3002 : Step(38): len = 126652, overlap = 587.312
PHY-3002 : Step(39): len = 129410, overlap = 591.875
PHY-3002 : Step(40): len = 129740, overlap = 595.719
PHY-3002 : Step(41): len = 128238, overlap = 593.156
PHY-3002 : Step(42): len = 126625, overlap = 590.25
PHY-3002 : Step(43): len = 124310, overlap = 597.875
PHY-3002 : Step(44): len = 123224, overlap = 594.031
PHY-3002 : Step(45): len = 122403, overlap = 591.094
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 3.3769e-06
PHY-3002 : Step(46): len = 139597, overlap = 574.438
PHY-3002 : Step(47): len = 148031, overlap = 548.812
PHY-3002 : Step(48): len = 152152, overlap = 534.5
PHY-3002 : Step(49): len = 153119, overlap = 529.125
PHY-3002 : Step(50): len = 151675, overlap = 521.562
PHY-3002 : Step(51): len = 150534, overlap = 520.281
PHY-3002 : Step(52): len = 148173, overlap = 532.344
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 6.7538e-06
PHY-3002 : Step(53): len = 169118, overlap = 483.156
PHY-3002 : Step(54): len = 186223, overlap = 439.156
PHY-3002 : Step(55): len = 194510, overlap = 377.844
PHY-3002 : Step(56): len = 195814, overlap = 367.281
PHY-3002 : Step(57): len = 193837, overlap = 374.094
PHY-3002 : Step(58): len = 191587, overlap = 385.094
PHY-3002 : Step(59): len = 189299, overlap = 388.594
PHY-3002 : Step(60): len = 189179, overlap = 401.625
PHY-3002 : Step(61): len = 189622, overlap = 404.5
PHY-3002 : Step(62): len = 190237, overlap = 408.812
PHY-3002 : Step(63): len = 190144, overlap = 411.594
PHY-3001 : :::6::: Try harder cell spreading with beta_ = 1.35076e-05
PHY-3002 : Step(64): len = 212601, overlap = 384.625
PHY-3002 : Step(65): len = 229793, overlap = 329.562
PHY-3002 : Step(66): len = 237745, overlap = 309.156
PHY-3002 : Step(67): len = 238673, overlap = 297.312
PHY-3002 : Step(68): len = 236767, overlap = 270.875
PHY-3002 : Step(69): len = 235605, overlap = 281.438
PHY-3002 : Step(70): len = 234688, overlap = 302.812
PHY-3002 : Step(71): len = 234557, overlap = 306.688
PHY-3002 : Step(72): len = 233614, overlap = 314.125
PHY-3001 : :::7::: Try harder cell spreading with beta_ = 2.70152e-05
PHY-3002 : Step(73): len = 253483, overlap = 270.75
PHY-3002 : Step(74): len = 272140, overlap = 224.219
PHY-3002 : Step(75): len = 278692, overlap = 212.438
PHY-3002 : Step(76): len = 279317, overlap = 211.5
PHY-3002 : Step(77): len = 278350, overlap = 209.531
PHY-3002 : Step(78): len = 277367, overlap = 216.5
PHY-3002 : Step(79): len = 275251, overlap = 214.031
PHY-3002 : Step(80): len = 274068, overlap = 208.688
PHY-3002 : Step(81): len = 273796, overlap = 207.188
PHY-3001 : :::8::: Try harder cell spreading with beta_ = 5.34136e-05
PHY-3002 : Step(82): len = 285566, overlap = 196.812
PHY-3002 : Step(83): len = 304241, overlap = 172.688
PHY-3002 : Step(84): len = 310775, overlap = 163
PHY-3002 : Step(85): len = 312935, overlap = 176.031
PHY-3002 : Step(86): len = 314546, overlap = 187.219
PHY-3002 : Step(87): len = 314749, overlap = 182.188
PHY-3002 : Step(88): len = 314120, overlap = 182.188
PHY-3002 : Step(89): len = 313225, overlap = 186.156
PHY-3001 : :::9::: Try harder cell spreading with beta_ = 0.00010098
PHY-3002 : Step(90): len = 320623, overlap = 181.906
PHY-3002 : Step(91): len = 333210, overlap = 168.75
PHY-3002 : Step(92): len = 338225, overlap = 162.812
PHY-3002 : Step(93): len = 339694, overlap = 161.062
PHY-3002 : Step(94): len = 341280, overlap = 153.062
PHY-3002 : Step(95): len = 342945, overlap = 154.5
PHY-3001 : :::10::: Try harder cell spreading with beta_ = 0.000188741
PHY-3002 : Step(96): len = 346985, overlap = 153.062
PHY-3002 : Step(97): len = 355599, overlap = 152.5
PHY-3002 : Step(98): len = 359815, overlap = 153.625
PHY-3002 : Step(99): len = 363081, overlap = 152.75
PHY-3002 : Step(100): len = 365692, overlap = 152.375
PHY-3002 : Step(101): len = 367494, overlap = 152.625
PHY-3002 : Step(102): len = 368232, overlap = 149
PHY-3001 : :::11::: Try harder cell spreading with beta_ = 0.000307849
PHY-3002 : Step(103): len = 370914, overlap = 149
PHY-3002 : Step(104): len = 374116, overlap = 149
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.031592s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : Run with size of 4
PHY-3001 : Cell area utilization is 36%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
RUN-1001 : Building simple global routing graph ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 0/8512.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 549024, over cnt = 1068(3%), over = 6379, worst = 41
PHY-1001 : End global iterations;  1.025208s wall, 0.453125s user + 0.015625s system = 0.468750s CPU (45.7%)

PHY-1001 : Congestion index: top1 = 82.05, top5 = 62.22, top10 = 51.22, top15 = 44.62.
PHY-3001 : End congestion estimation;  1.226400s wall, 0.562500s user + 0.046875s system = 0.609375s CPU (49.7%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 7.07238e-05
PHY-3002 : Step(105): len = 449324, overlap = 12.0625
PHY-3002 : Step(106): len = 454953, overlap = 7.25
PHY-3002 : Step(107): len = 436140, overlap = 6.40625
PHY-3002 : Step(108): len = 424299, overlap = 7.6875
PHY-3002 : Step(109): len = 417829, overlap = 5.625
PHY-3002 : Step(110): len = 407879, overlap = 5.21875
PHY-3002 : Step(111): len = 403536, overlap = 5.21875
PHY-3002 : Step(112): len = 396298, overlap = 5.0625
PHY-3002 : Step(113): len = 392807, overlap = 5
PHY-3002 : Step(114): len = 390257, overlap = 4.375
PHY-3002 : Step(115): len = 387493, overlap = 4
PHY-3002 : Step(116): len = 387867, overlap = 3.5625
PHY-3002 : Step(117): len = 387291, overlap = 3.3125
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 36%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 22/8512.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 500944, over cnt = 1501(4%), over = 6914, worst = 55
PHY-1001 : End global iterations;  1.129595s wall, 0.875000s user + 0.031250s system = 0.906250s CPU (80.2%)

PHY-1001 : Congestion index: top1 = 80.02, top5 = 58.70, top10 = 49.46, top15 = 44.19.
PHY-3001 : End congestion estimation;  1.323014s wall, 0.984375s user + 0.031250s system = 1.015625s CPU (76.8%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 6.5265e-05
PHY-3002 : Step(118): len = 388903, overlap = 36.8438
PHY-3002 : Step(119): len = 390872, overlap = 33.4062
PHY-3002 : Step(120): len = 382294, overlap = 26.5625
PHY-3002 : Step(121): len = 375967, overlap = 28.9062
PHY-3002 : Step(122): len = 370177, overlap = 33.2812
PHY-3002 : Step(123): len = 360710, overlap = 32.8438
PHY-3002 : Step(124): len = 359839, overlap = 35.25
PHY-3002 : Step(125): len = 353827, overlap = 37
PHY-3002 : Step(126): len = 346624, overlap = 40.4375
PHY-3002 : Step(127): len = 345941, overlap = 40.75
PHY-3002 : Step(128): len = 343191, overlap = 43.2188
PHY-3002 : Step(129): len = 342015, overlap = 45.0938
PHY-3002 : Step(130): len = 341868, overlap = 43.8125
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 0.00013053
PHY-3002 : Step(131): len = 348988, overlap = 35.7812
PHY-3002 : Step(132): len = 353004, overlap = 35.1562
PHY-3002 : Step(133): len = 358657, overlap = 31.2812
PHY-3002 : Step(134): len = 359276, overlap = 29.4375
PHY-3002 : Step(135): len = 360039, overlap = 28.6875
PHY-3002 : Step(136): len = 360045, overlap = 25.5312
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.00026106
PHY-3002 : Step(137): len = 366463, overlap = 22.625
PHY-3002 : Step(138): len = 370281, overlap = 22.1875
PHY-3002 : Step(139): len = 380352, overlap = 18.0312
PHY-3002 : Step(140): len = 386935, overlap = 12.1875
PHY-3002 : Step(141): len = 387170, overlap = 12.25
PHY-3002 : Step(142): len = 385827, overlap = 12.25
PHY-3002 : Step(143): len = 384960, overlap = 13
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.00052212
PHY-3002 : Step(144): len = 390057, overlap = 12.625
PHY-3002 : Step(145): len = 393003, overlap = 12.2188
PHY-3002 : Step(146): len = 397140, overlap = 11.5312
PHY-3002 : Step(147): len = 400838, overlap = 10.9375
PHY-3002 : Step(148): len = 404918, overlap = 10.1875
PHY-3002 : Step(149): len = 405545, overlap = 8.71875
PHY-3002 : Step(150): len = 405544, overlap = 7.78125
PHY-3002 : Step(151): len = 404476, overlap = 8.09375
PHY-3002 : Step(152): len = 404002, overlap = 7.875
PHY-3002 : Step(153): len = 404262, overlap = 8.21875
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000968045
PHY-3002 : Step(154): len = 406513, overlap = 7.90625
PHY-3002 : Step(155): len = 407867, overlap = 8.25
PHY-3002 : Step(156): len = 414305, overlap = 7.53125
PHY-3002 : Step(157): len = 419369, overlap = 6.8125
PHY-3002 : Step(158): len = 422480, overlap = 6.90625
PHY-3002 : Step(159): len = 425748, overlap = 8.625
PHY-3002 : Step(160): len = 426864, overlap = 10.0312
PHY-3002 : Step(161): len = 425921, overlap = 8.53125
PHY-3002 : Step(162): len = 424715, overlap = 7.1875
PHY-3002 : Step(163): len = 425093, overlap = 6.5
PHY-3002 : Step(164): len = 424613, overlap = 6.3125
PHY-3002 : Step(165): len = 424200, overlap = 7
PHY-3002 : Step(166): len = 423748, overlap = 6.5625
PHY-3002 : Step(167): len = 423984, overlap = 6.25
PHY-3002 : Step(168): len = 424720, overlap = 6.65625
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00189129
PHY-3002 : Step(169): len = 425489, overlap = 6.09375
PHY-3002 : Step(170): len = 426812, overlap = 5.78125
PHY-3002 : Step(171): len = 428444, overlap = 5.375
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 99.25 peak overflow 1.44
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 120/8512.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 563872, over cnt = 1457(4%), over = 5466, worst = 28
PHY-1001 : End global iterations;  1.222167s wall, 0.718750s user + 0.000000s system = 0.718750s CPU (58.8%)

PHY-1001 : Congestion index: top1 = 63.34, top5 = 50.06, top10 = 43.56, top15 = 39.54.
PHY-1001 : End incremental global routing;  1.427202s wall, 0.875000s user + 0.000000s system = 0.875000s CPU (61.3%)

RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 38879, tnet num: 8510, tinst num: 8117, tnode num: 45301, tedge num: 62694.
TMR-2508 : Levelizing timing graph completed, there are 57 levels in total.
TMR-2501 : Timing graph initialized successfully.
OPT-1001 : End timing update;  0.827042s wall, 0.593750s user + 0.015625s system = 0.609375s CPU (73.7%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  2.509769s wall, 1.625000s user + 0.015625s system = 1.640625s CPU (65.4%)

OPT-1001 : Current memory(MB): used = 434, reserve = 416, peak = 434.
OPT-1001 : End physical optimization;  2.611098s wall, 1.687500s user + 0.015625s system = 1.703125s CPU (65.2%)

PHY-3001 : Start packing ...
SYN-4007 : Packing 0 MUX to BLE ...
SYN-4008 : Packed 0 MUX and 0 SEQ to BLE.
SYN-4007 : Packing 5823 LUT to BLE ...
SYN-4008 : Packed 5823 LUT and 828 SEQ to BLE.
SYN-4003 : Packing 1255 remaining SEQ's ...
SYN-4005 : Packed 1241 SEQ with LUT/SLICE
SYN-4006 : 3756 single LUT's are left
SYN-4006 : 14 single SEQ's are left
SYN-4011 : Packing model "CortexM0_SoC" (AL_USER_NORMAL) with 5837/6050 primitive instances ...
PHY-3001 : End packing;  0.745709s wall, 0.500000s user + 0.000000s system = 0.500000s CPU (67.1%)

PHY-1001 : Populate physical database on model CortexM0_SoC.
RUN-1001 : There are total 3638 instances
RUN-1001 : 1755 mslices, 1755 lslices, 40 pads, 80 brams, 3 dsps
RUN-1001 : There are total 8050 nets
RUN-1001 : 3926 nets have 2 pins
RUN-1001 : 3029 nets have [3 - 5] pins
RUN-1001 : 591 nets have [6 - 10] pins
RUN-1001 : 276 nets have [11 - 20] pins
RUN-1001 : 223 nets have [21 - 99] pins
RUN-1001 : 5 nets have 100+ pins
PHY-3001 : design contains 3636 instances, 3510 slices, 10 macros(85 instances: 51 mslices 34 lslices)
PHY-3001 : Cell area utilization is 42%
PHY-3001 : After packing: Len = 442244, Over = 49
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 42%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 3729/8050.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 582920, over cnt = 1322(3%), over = 3439, worst = 21
PHY-1002 : len = 598056, over cnt = 802(2%), over = 1745, worst = 20
PHY-1002 : len = 612008, over cnt = 253(0%), over = 440, worst = 12
PHY-1002 : len = 616848, over cnt = 73(0%), over = 93, worst = 4
PHY-1002 : len = 617952, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  1.828521s wall, 1.031250s user + 0.031250s system = 1.062500s CPU (58.1%)

PHY-1001 : Congestion index: top1 = 51.40, top5 = 42.91, top10 = 38.89, top15 = 36.24.
PHY-3001 : End congestion estimation;  2.109843s wall, 1.234375s user + 0.031250s system = 1.265625s CPU (60.0%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 3.5746e-05
PHY-3002 : Step(172): len = 427213, overlap = 51.75
PHY-3002 : Step(173): len = 410582, overlap = 61.25
PHY-3002 : Step(174): len = 399871, overlap = 72.5
PHY-3002 : Step(175): len = 394259, overlap = 65
PHY-3002 : Step(176): len = 388094, overlap = 71.25
PHY-3002 : Step(177): len = 382408, overlap = 77
PHY-3002 : Step(178): len = 376425, overlap = 82.25
PHY-3002 : Step(179): len = 373473, overlap = 78.5
PHY-3002 : Step(180): len = 371332, overlap = 81.5
PHY-3002 : Step(181): len = 370690, overlap = 78.5
PHY-3002 : Step(182): len = 368669, overlap = 80.75
PHY-3001 : :::1::: Try harder cell spreading with beta_ = 7.14919e-05
PHY-3002 : Step(183): len = 380380, overlap = 58.25
PHY-3002 : Step(184): len = 390787, overlap = 54.5
PHY-3002 : Step(185): len = 393755, overlap = 48
PHY-3002 : Step(186): len = 392983, overlap = 47.5
PHY-3002 : Step(187): len = 393447, overlap = 45.25
PHY-3002 : Step(188): len = 395081, overlap = 45.75
PHY-3002 : Step(189): len = 395979, overlap = 44.5
PHY-3002 : Step(190): len = 396931, overlap = 44.75
PHY-3001 : :::2::: Try harder cell spreading with beta_ = 0.000142984
PHY-3002 : Step(191): len = 407101, overlap = 36.25
PHY-3002 : Step(192): len = 415156, overlap = 33.5
PHY-3002 : Step(193): len = 416935, overlap = 34.25
PHY-3002 : Step(194): len = 419338, overlap = 30.25
PHY-3002 : Step(195): len = 424812, overlap = 21.5
PHY-3002 : Step(196): len = 430056, overlap = 23
PHY-3002 : Step(197): len = 431522, overlap = 27.75
PHY-3002 : Step(198): len = 432745, overlap = 27.5
PHY-3002 : Step(199): len = 434751, overlap = 26.5
PHY-3002 : Step(200): len = 435629, overlap = 26.5
PHY-3002 : Step(201): len = 436261, overlap = 24.25
PHY-3002 : Step(202): len = 436250, overlap = 23
PHY-3002 : Step(203): len = 436620, overlap = 22.25
PHY-3002 : Step(204): len = 437225, overlap = 22
PHY-3001 : :::3::: Try harder cell spreading with beta_ = 0.000285968
PHY-3002 : Step(205): len = 442317, overlap = 19.75
PHY-3002 : Step(206): len = 446978, overlap = 19.25
PHY-3002 : Step(207): len = 449237, overlap = 20.5
PHY-3002 : Step(208): len = 450002, overlap = 19.25
PHY-3002 : Step(209): len = 451270, overlap = 17.5
PHY-3002 : Step(210): len = 452674, overlap = 17
PHY-3002 : Step(211): len = 453502, overlap = 16.5
PHY-3002 : Step(212): len = 454079, overlap = 16.25
PHY-3002 : Step(213): len = 455080, overlap = 14.25
PHY-3002 : Step(214): len = 455201, overlap = 13.5
PHY-3002 : Step(215): len = 454799, overlap = 12.5
PHY-3002 : Step(216): len = 453945, overlap = 13.5
PHY-3001 : :::4::: Try harder cell spreading with beta_ = 0.000544257
PHY-3002 : Step(217): len = 456703, overlap = 13.75
PHY-3002 : Step(218): len = 459842, overlap = 12.5
PHY-3002 : Step(219): len = 461497, overlap = 12.5
PHY-3001 : :::5::: Try harder cell spreading with beta_ = 0.00101826
PHY-3002 : Step(220): len = 462736, overlap = 11.75
PHY-3002 : Step(221): len = 466080, overlap = 10.25
PHY-3002 : Step(222): len = 469058, overlap = 8
PHY-3002 : Step(223): len = 469903, overlap = 8.5
PHY-3002 : Step(224): len = 470135, overlap = 8.5
PHY-3002 : Step(225): len = 469574, overlap = 10
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  3.327234s wall, 0.187500s user + 0.500000s system = 0.687500s CPU (20.7%)

PHY-3001 : Trial Legalized: Len = 491002
PHY-3001 : Run with size of 2
PHY-3001 : Cell area utilization is 42%
PHY-3001 : Analyzing congestion ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 34/8050.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 621656, over cnt = 1141(3%), over = 2162, worst = 11
PHY-1002 : len = 629912, over cnt = 669(1%), over = 1135, worst = 11
PHY-1002 : len = 637576, over cnt = 320(0%), over = 524, worst = 10
PHY-1002 : len = 643176, over cnt = 98(0%), over = 137, worst = 4
PHY-1002 : len = 644464, over cnt = 5(0%), over = 7, worst = 3
PHY-1001 : End global iterations;  2.180104s wall, 1.281250s user + 0.093750s system = 1.375000s CPU (63.1%)

PHY-1001 : Congestion index: top1 = 51.98, top5 = 43.64, top10 = 39.62, top15 = 37.02.
PHY-3001 : End congestion estimation;  2.463955s wall, 1.515625s user + 0.093750s system = 1.609375s CPU (65.3%)

PHY-3001 : Update density targets...
PHY-3001 : Update congestion history...
PHY-3001 : :::0::: Try harder cell spreading with beta_ = 9.73949e-05
PHY-3002 : Step(226): len = 459787, overlap = 5.75
PHY-3002 : Step(227): len = 449356, overlap = 15.25
PHY-3002 : Step(228): len = 445097, overlap = 18
PHY-3002 : Step(229): len = 438003, overlap = 19.5
PHY-3002 : Step(230): len = 435334, overlap = 19.5
PHY-3002 : Step(231): len = 432809, overlap = 17.75
PHY-3002 : Step(232): len = 430827, overlap = 22.5
PHY-3002 : Step(233): len = 429167, overlap = 27
PHY-3001 : Legalization ...
PHY-3001 : End legalization;  0.024225s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (64.5%)

PHY-3001 : Legalized: Len = 444461, Over = 0
PHY-3001 : Spreading special nets. 106 overflows in 2952 tiles.
PHY-3001 : End spreading;  0.044992s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)

PHY-3001 : 107 instances has been re-located, deltaX = 25, deltaY = 59, maxDist = 2.
PHY-3001 : Final: Len = 447252, Over = 0
OPT-1001 : Start physical optimization ...
OPT-1001 : Total overflow 0.00 peak overflow 0.00
OPT-1001 : Start high-fanout net optimization ...
OPT-1001 : Update timing in global mode
PHY-1001 : Start incremental global routing, caller is place ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 360/8050.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 578264, over cnt = 1249(3%), over = 2409, worst = 11
PHY-1002 : len = 590680, over cnt = 655(1%), over = 1037, worst = 11
PHY-1002 : len = 596576, over cnt = 323(0%), over = 515, worst = 10
PHY-1002 : len = 602176, over cnt = 66(0%), over = 94, worst = 5
PHY-1002 : len = 604216, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  2.354102s wall, 1.640625s user + 0.031250s system = 1.671875s CPU (71.0%)

PHY-1001 : Congestion index: top1 = 49.03, top5 = 42.95, top10 = 39.12, top15 = 36.60.
PHY-1001 : End incremental global routing;  2.613682s wall, 1.796875s user + 0.031250s system = 1.828125s CPU (69.9%)

RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 38392, tnet num: 8048, tinst num: 3636, tnode num: 44221, tedge num: 64225.
TMR-2508 : Levelizing timing graph completed, there are 55 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.244537s wall, 0.984375s user + 0.015625s system = 1.000000s CPU (80.4%)

RUN-1004 : used memory is 471 MB, reserved memory is 454 MB, peak memory is 471 MB
OPT-1001 : End timing update;  1.263707s wall, 1.015625s user + 0.015625s system = 1.031250s CPU (81.6%)

OPT-1001 : 0 high-fanout net processed.
OPT-1001 : End high-fanout net optimization;  4.181019s wall, 3.093750s user + 0.046875s system = 3.140625s CPU (75.1%)

OPT-1001 : Current memory(MB): used = 471, reserve = 454, peak = 471.
OPT-1001 : Update timing in Manhattan mode
OPT-1001 : End timing update;  0.018154s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (86.1%)

OPT-1001 : Start pin optimization...
OPT-1001 : skip pin optimization...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Reuse net number 7401/8050.
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 604216, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  0.088011s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (88.8%)

PHY-1001 : Congestion index: top1 = 49.03, top5 = 42.95, top10 = 39.12, top15 = 36.60.
OPT-1001 : Update timing in Manhattan mode
OPT-1001 : End timing update;  0.018159s wall, 0.015625s user + 0.000000s system = 0.015625s CPU (86.0%)

RUN-1001 : QoR Analysis:
OPT-0007 :   WNS 2147483647 TNS 0 NUM_FEPS 0
RUN-1001 :   No local congestion issue, and most congested 1% tile average routing util is 48.586207
RUN-1001 :   Top critical paths
OPT-1001 : End physical optimization;  4.655485s wall, 3.484375s user + 0.046875s system = 3.531250s CPU (75.9%)

RUN-1003 : finish command "place" in  31.837058s wall, 13.046875s user + 2.078125s system = 15.125000s CPU (47.5%)

RUN-1004 : used memory is 410 MB, reserved memory is 394 MB, peak memory is 476 MB
RUN-1002 : start command "export_db Cortex_M0_place.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1003 : finish command "export_db Cortex_M0_place.db" in  2.206894s wall, 2.171875s user + 0.062500s system = 2.234375s CPU (101.2%)

RUN-1004 : used memory is 409 MB, reserved memory is 391 MB, peak memory is 543 MB
RUN-1002 : start command "route"
RUN-1001 : Open license file D:/TD/license/Anlogic.lic
RUN-1001 : Print Global Property
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :        Parameters        |  Settings  |  Default Values  |  Note  
RUN-1001 : ---------------------------------------------------------------
RUN-1001 :          message         |  standard  |     standard     |        
RUN-1001 :   mixed_pack_place_flow  |     on     |        on        |        
RUN-1001 :        qor_monitor       |    off     |       off        |        
RUN-1001 :        syn_ip_flow       |    off     |       off        |        
RUN-1001 :          thread          |    auto    |       auto       |        
RUN-1001 : ---------------------------------------------------------------
RUN-1001 : Print Route Property
RUN-1001 : -------------------------------------------------------
RUN-1001 :    Parameters    |  Settings  |  Default Values  |  Note  
RUN-1001 : -------------------------------------------------------
RUN-1001 :      effort      |   medium   |      medium      |        
RUN-1001 :     fix_hold     |    off     |       off        |        
RUN-1001 :    opt_timing    |   medium   |      medium      |        
RUN-1001 :   phy_sim_model  |    off     |       off        |        
RUN-1001 :     priority     |   timing   |      timing      |        
RUN-1001 :     swap_pin     |     on     |        on        |        
RUN-1001 : -------------------------------------------------------
PHY-1001 : Route runs in 16 thread(s)
RUN-1001 : There are total 3638 instances
RUN-1001 : 1755 mslices, 1755 lslices, 40 pads, 80 brams, 3 dsps
RUN-1001 : There are total 8050 nets
RUN-1001 : 3926 nets have 2 pins
RUN-1001 : 3029 nets have [3 - 5] pins
RUN-1001 : 591 nets have [6 - 10] pins
RUN-1001 : 276 nets have [11 - 20] pins
RUN-1001 : 223 nets have [21 - 99] pins
RUN-1001 : 5 nets have 100+ pins
RUN-1002 : start command "start_timer -report"
TMR-5001 WARNING: No sdc constraints found while initiating timer.
TMR-2505 : Start building timing graph for model CortexM0_SoC.
TMR-2506 : Build timing graph completely. Port num: 10, tpin num: 38392, tnet num: 8048, tinst num: 3636, tnode num: 44221, tedge num: 64225.
TMR-2508 : Levelizing timing graph completed, there are 55 levels in total.
TMR-2501 : Timing graph initialized successfully.
RUN-1003 : finish command "start_timer -report" in  1.225904s wall, 0.968750s user + 0.031250s system = 1.000000s CPU (81.6%)

RUN-1004 : used memory is 452 MB, reserved memory is 436 MB, peak memory is 543 MB
PHY-1001 : 1755 mslices, 1755 lslices, 40 pads, 80 brams, 3 dsps
TMR-2503 : Start to update net delay, extr mode = 3.
TMR-2504 : Update delay of 8048 nets completely.
TMR-2502 : Annotate delay completely, extr mode = 3.
TMR-3002 : No user constraint, initiate default constraint.
TMR-1501 : Assign derive clock DeriveClock to 3904 clock pins, and constraint 5827 relative nodes.
TMR-3003 : Constraints initiated successfully.
TMR-3501 : Forward propagation: start to calculate arrival time...
TMR-3502 : Backward propagation: start to calculate required time...
TMR-3503 : Timing propagation completes.
PHY-1001 : Start global routing, caller is route ...
RUN-1001 : Generating global routing grids ...
PHY-1001 : Generate routing nets ...
PHY-1001 : Global iterations in 16 thread ...
PHY-1002 : len = 576600, over cnt = 1256(3%), over = 2402, worst = 11
PHY-1002 : len = 588344, over cnt = 690(1%), over = 1100, worst = 11
PHY-1002 : len = 594752, over cnt = 347(0%), over = 558, worst = 10
PHY-1002 : len = 604336, over cnt = 0(0%), over = 0, worst = 0
PHY-1001 : End global iterations;  2.374027s wall, 2.046875s user + 0.031250s system = 2.078125s CPU (87.5%)

PHY-1001 : Congestion index: top1 = 49.16, top5 = 42.89, top10 = 39.14, top15 = 36.60.
PHY-1001 : End global routing;  2.657236s wall, 2.312500s user + 0.031250s system = 2.343750s CPU (88.2%)

PHY-1001 : Start detail routing ...
PHY-1001 : Current memory(MB): used = 532, reserve = 517, peak = 543.
PHY-1001 : Detailed router is running in normal mode.
PHY-1001 : Generate detailed routing grids ...
PHY-1001 : Processed IO instance col[3]_syn_4 with INV attribute.
PHY-1001 : Processed IO instance col[2]_syn_4 with INV attribute.
PHY-1001 : Processed IO instance col[1]_syn_4 with INV attribute.
PHY-1001 : Processed IO instance col[0]_syn_4 with INV attribute.
PHY-1001 : Generate nets ...
PHY-1001 : clock net SWCLK_syn_4 will be merged with clock SWCLK_dup_1
PHY-1001 : net clk_dup_4 will be routed on clock mesh
PHY-1001 : clock net keyboard_Interface/u_keyboard_scan/scan_clk_syn_4 will be merged with clock keyboard_Interface/u_keyboard_scan/scan_clk
PHY-1001 : Current memory(MB): used = 782, reserve = 771, peak = 782.
PHY-1001 : End build detailed router design. 5.924090s wall, 4.093750s user + 0.125000s system = 4.218750s CPU (71.2%)

PHY-1001 : Detail Route ...
PHY-1001 : ===== Detail Route Phase 1 =====
PHY-1001 : Clock net routing.....
PHY-1001 : Routed 0% nets.
PHY-1022 : len = 93144, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End initial clock net routed; 1.102916s wall, 0.828125s user + 0.000000s system = 0.828125s CPU (75.1%)

PHY-1001 : Current memory(MB): used = 816, reserve = 806, peak = 816.
PHY-1001 : End phase 1; 1.111067s wall, 0.828125s user + 0.000000s system = 0.828125s CPU (74.5%)

PHY-1001 : ===== Detail Route Phase 2 =====
PHY-1001 : Initial routing.....
PHY-1001 : Routed 42% nets.
PHY-1001 : Routed 49% nets.
PHY-1001 : Routed 58% nets.
PHY-1001 : Routed 72% nets.
PHY-1001 : Routed 98% nets.
PHY-1022 : len = 1.9805e+06, over cnt = 513(0%), over = 515, worst = 2, crit = 0
PHY-1001 : Current memory(MB): used = 822, reserve = 812, peak = 822.
PHY-1001 : End initial routed; 67.807437s wall, 57.171875s user + 0.562500s system = 57.734375s CPU (85.1%)

PHY-1001 : Current memory(MB): used = 822, reserve = 812, peak = 822.
PHY-1001 : End phase 2; 67.807513s wall, 57.171875s user + 0.562500s system = 57.734375s CPU (85.1%)

PHY-1001 : ===== Detail Route Phase 3 =====
PHY-1001 : Ripup-reroute.....
PHY-1001 : ===== DR Iter 1 =====
PHY-1022 : len = 1.95898e+06, over cnt = 148(0%), over = 148, worst = 1, crit = 0
PHY-1001 : End DR Iter 1; 2.636933s wall, 3.125000s user + 0.015625s system = 3.140625s CPU (119.1%)

PHY-1001 : ===== DR Iter 2 =====
PHY-1022 : len = 1.95598e+06, over cnt = 27(0%), over = 27, worst = 1, crit = 0
PHY-1001 : End DR Iter 2; 0.514037s wall, 0.640625s user + 0.000000s system = 0.640625s CPU (124.6%)

PHY-1001 : ===== DR Iter 3 =====
PHY-1022 : len = 1.95578e+06, over cnt = 7(0%), over = 7, worst = 1, crit = 0
PHY-1001 : End DR Iter 3; 0.217471s wall, 0.125000s user + 0.000000s system = 0.125000s CPU (57.5%)

PHY-1001 : ===== DR Iter 4 =====
PHY-1022 : len = 1.95564e+06, over cnt = 0(0%), over = 0, worst = 0, crit = 0
PHY-1001 : End DR Iter 4; 0.126969s wall, 0.109375s user + 0.000000s system = 0.109375s CPU (86.1%)

PHY-1001 : Commit to database.....
PHY-1001 : 155 feed throughs used by 106 nets
PHY-1001 : End commit to database; 2.245777s wall, 1.937500s user + 0.015625s system = 1.953125s CPU (87.0%)

PHY-1001 : Current memory(MB): used = 888, reserve = 880, peak = 888.
PHY-1001 : End phase 3; 6.008070s wall, 6.078125s user + 0.031250s system = 6.109375s CPU (101.7%)

PHY-1003 : Routed, final wirelength = 1.95564e+06
PHY-1001 : Current memory(MB): used = 890, reserve = 883, peak = 890.
PHY-1001 : End export database. 0.046995s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (99.7%)

PHY-1001 : End detail routing;  81.345266s wall, 68.578125s user + 0.750000s system = 69.328125s CPU (85.2%)

RUN-1003 : finish command "route" in  85.883569s wall, 72.359375s user + 0.828125s system = 73.187500s CPU (85.2%)

RUN-1004 : used memory is 792 MB, reserved memory is 786 MB, peak memory is 890 MB
RUN-1002 : start command "report_area -io_info -file Cortex_M0_phy.area"
RUN-1001 : standard
***Report Model: CortexM0_SoC Device: EG4S20BG256***

IO Statistics
#IO                        40
  #input                   15
  #output                  24
  #inout                    1

Utilization Statistics
#lut                     6342   out of  19600   32.36%
#reg                     2095   out of  19600   10.69%
#le                      6356
  #lut only              4261   out of   6356   67.04%
  #reg only                14   out of   6356    0.22%
  #lut&reg               2081   out of   6356   32.74%
#dsp                        3   out of     29   10.34%
#bram                      64   out of     64  100.00%
  #bram9k                  64
  #fifo9k                   0
#bram32k                   16   out of     16  100.00%
#pad                       40   out of    188   21.28%
  #ireg                     5
  #oreg                     4
  #treg                     0
#pll                        0   out of      4    0.00%
#gclk                       2   out of     16   12.50%

Clock Resource Statistics
Index     ClockNet                                       Type               DriverType         Driver                                                      Fanout
#1        clk_dup_4                                      GCLK               io                 clk_syn_5.di                                                1649
#2        SWCLK_dup_1                                    GCLK               io                 SWCLK_syn_2.di                                              76
#3        keyboard_Interface/u_keyboard_scan/scan_clk    GCLK               lslice             keyboard_Interface/u_keyboard_scan/scan_clk_reg_syn_9.q1    16


Detailed IO Report

     Name       Direction    Location    IOStandard    DriveStrength    PullType    PackReg  
     RSTn         INPUT         E3        LVTTL33           N/A          PULLUP      NONE    
    SW[7]         INPUT        A14        LVCMOS33          N/A          PULLUP      NONE    
    SW[6]         INPUT        A13        LVCMOS33          N/A          PULLUP      NONE    
    SW[5]         INPUT        B12        LVCMOS33          N/A          PULLUP      NONE    
    SW[4]         INPUT        A12        LVCMOS33          N/A          PULLUP      NONE    
    SW[3]         INPUT        A11        LVCMOS33          N/A          PULLUP      NONE    
    SW[2]         INPUT        B10        LVCMOS33          N/A          PULLUP      NONE    
    SW[1]         INPUT        A10        LVCMOS33          N/A          PULLUP      NONE    
    SW[0]         INPUT         A9        LVCMOS33          N/A          PULLUP      NONE    
    SWCLK         INPUT         K3        LVTTL33           N/A          PULLUP      NONE    
     clk          INPUT         R7        LVTTL33           N/A          PULLUP      NONE    
    col[3]        INPUT        F10        LVTTL33           N/A          PULLUP      IREG    
    col[2]        INPUT        C11        LVTTL33           N/A          PULLUP      IREG    
    col[1]        INPUT        D11        LVTTL33           N/A          PULLUP      IREG    
    col[0]        INPUT        E11        LVTTL33           N/A          PULLUP      IREG    
    LED[7]       OUTPUT        F16        LVCMOS33           8            NONE       NONE    
    LED[6]       OUTPUT        E16        LVCMOS33           8            NONE       NONE    
    LED[5]       OUTPUT        E13        LVCMOS33           8            NONE       NONE    
    LED[4]       OUTPUT        C16        LVCMOS33           8            NONE       NONE    
    LED[3]       OUTPUT        C15        LVCMOS33           8            NONE       NONE    
    LED[2]       OUTPUT        B16        LVCMOS33           8            NONE       NONE    
    LED[1]       OUTPUT        B15        LVCMOS33           8            NONE       NONE    
    LED[0]       OUTPUT        B14        LVCMOS33           8            NONE       NONE    
    row[3]       OUTPUT         D9        LVTTL33            8            NONE       OREG    
    row[2]       OUTPUT         F9        LVTTL33            8            NONE       OREG    
    row[1]       OUTPUT        C10        LVTTL33            8            NONE       OREG    
    row[0]       OUTPUT        E10        LVTTL33            8            NONE       OREG    
  seg_led[7]     OUTPUT         C8        LVCMOS33           8            NONE       NONE    
  seg_led[6]     OUTPUT         A8        LVCMOS33           8            NONE       NONE    
  seg_led[5]     OUTPUT         B5        LVCMOS33           8            NONE       NONE    
  seg_led[4]     OUTPUT         A7        LVCMOS33           8            NONE       NONE    
  seg_led[3]     OUTPUT         E8        LVCMOS33           8            NONE       NONE    
  seg_led[2]     OUTPUT         B8        LVCMOS33           8            NONE       NONE    
  seg_led[1]     OUTPUT         A6        LVCMOS33           8            NONE       NONE    
  seg_led[0]     OUTPUT         A4        LVCMOS33           8            NONE       NONE    
  seg_sel[3]     OUTPUT         C9        LVCMOS33           8            NONE       NONE    
  seg_sel[2]     OUTPUT         B6        LVCMOS33           8            NONE       NONE    
  seg_sel[1]     OUTPUT         A5        LVCMOS33           8            NONE       NONE    
  seg_sel[0]     OUTPUT         A3        LVCMOS33           8            NONE       NONE    
    SWDIO         INOUT         K6        LVTTL33            8           PULLUP      IREG    

Report Hierarchy Area:
+-------------------------------------------------------------------------------------------------+
|Instance              |Module               |le     |lut     |ripple  |seq     |bram    |dsp     |
+-------------------------------------------------------------------------------------------------+
|top                   |CortexM0_SoC         |6356   |6257    |85      |2104    |80      |3       |
|  CortexM0            |cortexm0ds_logic     |5373   |5300    |65      |1333    |0       |3       |
|  GPIO_Interface      |AHBlite_GPIO         |657    |657     |0       |556     |0       |0       |
|  Interconncet        |AHBlite_Interconnect |4      |4       |0       |2       |0       |0       |
|  RAMCODE_Interface   |AHBlite_Block_RAM    |27     |27      |0       |16      |16      |0       |
|    RAM               |Block_RAM            |5      |5       |0       |0       |16      |0       |
|  RAMDATA_Interface   |AHBlite_Block_RAM    |35     |35      |0       |16      |64      |0       |
|    RAM               |Block_RAM            |5      |5       |0       |1       |64      |0       |
|  SEG_Interface       |AHBlite_SEG          |97     |97      |0       |48      |0       |0       |
|    u_seg_led_decoder |seg_led_decoder      |11     |11      |0       |5       |0       |0       |
|  keyboard_Interface  |AHBlite_keyboard     |153    |127     |20      |120     |0       |0       |
|    u_key_filter      |key_filter           |88     |76      |11      |71      |0       |0       |
|    u_keyboard_scan   |keyboard_scan        |65     |51      |9       |49      |0       |0       |
+-------------------------------------------------------------------------------------------------+


DataNet Average Fanout:

   Index     Fanout     Nets  
    #1          1       3885  
    #2          2       1862  
    #3          3       552   
    #4          4       405   
    #5        5-10      661   
    #6        11-50     375   
    #7       51-100      52   
    #8       101-500     1    
    #9        >500       1    
  Average     3.61            

RUN-1002 : start command "export_db Cortex_M0_pr.db"
RUN-1001 : Exported /
RUN-1001 : Exported flow parameters
RUN-1001 : Exported libs
RUN-1001 : Exported entities
RUN-1001 : Exported ports
RUN-1001 : Exported pins
RUN-1001 : Exported instances
RUN-1001 : Exported nets
RUN-1001 : Exported buses
RUN-1001 : Exported models
RUN-1001 : Exported congestions
RUN-1001 : Exported violations
RUN-1001 : Exported IO constraints
RUN-1001 : Exported Inst constraints
RUN-1003 : finish command "export_db Cortex_M0_pr.db" in  2.558625s wall, 3.250000s user + 0.015625s system = 3.265625s CPU (127.6%)

RUN-1004 : used memory is 812 MB, reserved memory is 806 MB, peak memory is 890 MB
RUN-1002 : start command "export_bid Cortex_M0_inst.bid"
PRG-1000 : <!-- HMAC is: 85eda56fa590289d246697eb0c8a22081703bc9c62f67bc7d1fc11c4d0fe131c -->
RUN-1002 : start command "bitgen -bit Cortex_M0.bit"
BIT-1003 : Start to generate bitstream. 
BIT-1002 : Init instances with 16 threads.
BIT-1002 : Init instances completely, inst num: 3636
BIT-1002 : Init pips with 16 threads.
BIT-1002 : Init pips completely, net num: 8050, pip num: 111048
BIT-1002 : Init feedthrough with 16 threads.
BIT-1002 : Init feedthrough completely, num: 155
BIT-1003 : Multithreading accelaration with 16 threads.
BIT-1003 : Generate bitstream completely, there are 3049 valid insts, and 288817 bits set as '1'.
BIT-1004 : the usercode register value: 00000000110000110000000000000000
BIT-1004 : PLL setting string = 0000
BIT-1004 : Generate bits file Cortex_M0.bit.
RUN-1003 : finish command "bitgen -bit Cortex_M0.bit" in  11.739490s wall, 44.140625s user + 0.546875s system = 44.687500s CPU (380.7%)

RUN-1004 : used memory is 809 MB, reserved memory is 805 MB, peak memory is 995 MB
RUN-1002 : start command "backup_run_log run.log ../.logs/phy_1/td_20250301_154526.log"
