#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x23730f0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x2366c20 .scope module, "tb" "tb" 3 75;
 .timescale -12 -12;
L_0x232c880 .functor NOT 1, L_0x23bdff0, C4<0>, C4<0>, C4<0>;
L_0x23bdd80 .functor XOR 8, L_0x23bd770, L_0x23bdce0, C4<00000000>, C4<00000000>;
L_0x23bdee0 .functor XOR 8, L_0x23bdd80, L_0x23bddf0, C4<00000000>, C4<00000000>;
v0x23a90d0_0 .net "B3_next_dut", 0 0, v0x23a7000_0;  1 drivers
v0x23a9190_0 .net "B3_next_ref", 0 0, L_0x23aa760;  1 drivers
v0x23a9230_0 .net "Count_next_dut", 0 0, v0x23a70e0_0;  1 drivers
v0x23a92d0_0 .net "Count_next_ref", 0 0, L_0x23ab990;  1 drivers
v0x23a9370_0 .net "S1_next_dut", 0 0, v0x23a71a0_0;  1 drivers
v0x23a9460_0 .net "S1_next_ref", 0 0, L_0x23ab510;  1 drivers
v0x23a9530_0 .net "S_next_dut", 0 0, v0x23a7240_0;  1 drivers
v0x23a9600_0 .net "S_next_ref", 0 0, L_0x23ab2c0;  1 drivers
v0x23a96d0_0 .net "Wait_next_dut", 0 0, v0x23a7300_0;  1 drivers
v0x23a97a0_0 .net "Wait_next_ref", 0 0, L_0x23abf20;  1 drivers
v0x23a9870_0 .net *"_ivl_10", 7 0, L_0x23bddf0;  1 drivers
v0x23a9910_0 .net *"_ivl_12", 7 0, L_0x23bdee0;  1 drivers
v0x23a99b0_0 .net *"_ivl_2", 7 0, L_0x23bd680;  1 drivers
v0x23a9a50_0 .net *"_ivl_4", 7 0, L_0x23bd770;  1 drivers
v0x23a9af0_0 .net *"_ivl_6", 7 0, L_0x23bdce0;  1 drivers
v0x23a9b90_0 .net *"_ivl_8", 7 0, L_0x23bdd80;  1 drivers
v0x23a9c50_0 .net "ack", 0 0, v0x23a5eb0_0;  1 drivers
v0x23a9cf0_0 .var "clk", 0 0;
v0x23a9dc0_0 .net "counting_dut", 0 0, L_0x23bd4a0;  1 drivers
v0x23a9e90_0 .net "counting_ref", 0 0, L_0x23ac210;  1 drivers
v0x23a9f60_0 .net "d", 0 0, v0x23a6010_0;  1 drivers
v0x23aa000_0 .net "done_counting", 0 0, v0x23a60b0_0;  1 drivers
v0x23aa0a0_0 .net "done_dut", 0 0, L_0x23bd1d0;  1 drivers
v0x23aa170_0 .net "done_ref", 0 0, L_0x23ac120;  1 drivers
v0x23aa240_0 .net "shift_ena_dut", 0 0, L_0x23bcec0;  1 drivers
v0x23aa310_0 .net "shift_ena_ref", 0 0, L_0x23ac620;  1 drivers
v0x23aa3e0_0 .net "state", 9 0, v0x23a6310_0;  1 drivers
v0x23aa480_0 .var/2u "stats1", 607 0;
v0x23aa520_0 .var/2u "strobe", 0 0;
v0x23aa5c0_0 .net "tb_match", 0 0, L_0x23bdff0;  1 drivers
v0x23aa690_0 .net "tb_mismatch", 0 0, L_0x232c880;  1 drivers
LS_0x23bd680_0_0 .concat [ 1 1 1 1], L_0x23ac620, L_0x23ac210, L_0x23ac120, L_0x23abf20;
LS_0x23bd680_0_4 .concat [ 1 1 1 1], L_0x23ab990, L_0x23ab510, L_0x23ab2c0, L_0x23aa760;
L_0x23bd680 .concat [ 4 4 0 0], LS_0x23bd680_0_0, LS_0x23bd680_0_4;
LS_0x23bd770_0_0 .concat [ 1 1 1 1], L_0x23ac620, L_0x23ac210, L_0x23ac120, L_0x23abf20;
LS_0x23bd770_0_4 .concat [ 1 1 1 1], L_0x23ab990, L_0x23ab510, L_0x23ab2c0, L_0x23aa760;
L_0x23bd770 .concat [ 4 4 0 0], LS_0x23bd770_0_0, LS_0x23bd770_0_4;
LS_0x23bdce0_0_0 .concat [ 1 1 1 1], L_0x23bcec0, L_0x23bd4a0, L_0x23bd1d0, v0x23a7300_0;
LS_0x23bdce0_0_4 .concat [ 1 1 1 1], v0x23a70e0_0, v0x23a71a0_0, v0x23a7240_0, v0x23a7000_0;
L_0x23bdce0 .concat [ 4 4 0 0], LS_0x23bdce0_0_0, LS_0x23bdce0_0_4;
LS_0x23bddf0_0_0 .concat [ 1 1 1 1], L_0x23ac620, L_0x23ac210, L_0x23ac120, L_0x23abf20;
LS_0x23bddf0_0_4 .concat [ 1 1 1 1], L_0x23ab990, L_0x23ab510, L_0x23ab2c0, L_0x23aa760;
L_0x23bddf0 .concat [ 4 4 0 0], LS_0x23bddf0_0_0, LS_0x23bddf0_0_4;
L_0x23bdff0 .cmp/eeq 8, L_0x23bd680, L_0x23bdee0;
S_0x236c910 .scope module, "good1" "reference_module" 3 148, 3 4 0, S_0x2366c20;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "done_counting";
    .port_info 2 /INPUT 1 "ack";
    .port_info 3 /INPUT 10 "state";
    .port_info 4 /OUTPUT 1 "B3_next";
    .port_info 5 /OUTPUT 1 "S_next";
    .port_info 6 /OUTPUT 1 "S1_next";
    .port_info 7 /OUTPUT 1 "Count_next";
    .port_info 8 /OUTPUT 1 "Wait_next";
    .port_info 9 /OUTPUT 1 "done";
    .port_info 10 /OUTPUT 1 "counting";
    .port_info 11 /OUTPUT 1 "shift_ena";
P_0x2343980 .param/l "B0" 0 3 19, +C4<00000000000000000000000000000100>;
P_0x23439c0 .param/l "B1" 0 3 19, +C4<00000000000000000000000000000101>;
P_0x2343a00 .param/l "B2" 0 3 19, +C4<00000000000000000000000000000110>;
P_0x2343a40 .param/l "B3" 0 3 19, +C4<00000000000000000000000000000111>;
P_0x2343a80 .param/l "Count" 0 3 19, +C4<00000000000000000000000000001000>;
P_0x2343ac0 .param/l "S" 0 3 19, +C4<00000000000000000000000000000000>;
P_0x2343b00 .param/l "S1" 0 3 19, +C4<00000000000000000000000000000001>;
P_0x2343b40 .param/l "S11" 0 3 19, +C4<00000000000000000000000000000010>;
P_0x2343b80 .param/l "S110" 0 3 19, +C4<00000000000000000000000000000011>;
P_0x2343bc0 .param/l "Wait" 0 3 19, +C4<00000000000000000000000000001001>;
L_0x234a930 .functor NOT 1, v0x23a6010_0, C4<0>, C4<0>, C4<0>;
L_0x23401c0 .functor AND 1, L_0x23aa850, L_0x234a930, C4<1>, C4<1>;
L_0x23749b0 .functor NOT 1, v0x23a6010_0, C4<0>, C4<0>, C4<0>;
L_0x2374a20 .functor AND 1, L_0x23aa9b0, L_0x23749b0, C4<1>, C4<1>;
L_0x23aab50 .functor OR 1, L_0x23401c0, L_0x2374a20, C4<0>, C4<0>;
L_0x23aad30 .functor NOT 1, v0x23a6010_0, C4<0>, C4<0>, C4<0>;
L_0x23aade0 .functor AND 1, L_0x23aac60, L_0x23aad30, C4<1>, C4<1>;
L_0x23aaef0 .functor OR 1, L_0x23aab50, L_0x23aade0, C4<0>, C4<0>;
L_0x23ab200 .functor AND 1, L_0x23ab050, v0x23a5eb0_0, C4<1>, C4<1>;
L_0x23ab2c0 .functor OR 1, L_0x23aaef0, L_0x23ab200, C4<0>, C4<0>;
L_0x23ab510 .functor AND 1, L_0x23ab430, v0x23a6010_0, C4<1>, C4<1>;
L_0x23ab760 .functor NOT 1, v0x23a60b0_0, C4<0>, C4<0>, C4<0>;
L_0x23ab8d0 .functor AND 1, L_0x23ab670, L_0x23ab760, C4<1>, C4<1>;
L_0x23ab990 .functor OR 1, L_0x23ab5d0, L_0x23ab8d0, C4<0>, C4<0>;
L_0x23ab860 .functor AND 1, L_0x23abb70, v0x23a60b0_0, C4<1>, C4<1>;
L_0x23abd60 .functor NOT 1, v0x23a5eb0_0, C4<0>, C4<0>, C4<0>;
L_0x23abe60 .functor AND 1, L_0x23abc60, L_0x23abd60, C4<1>, C4<1>;
L_0x23abf20 .functor OR 1, L_0x23ab860, L_0x23abe60, C4<0>, C4<0>;
v0x2374b20_0 .net "B3_next", 0 0, L_0x23aa760;  alias, 1 drivers
v0x232b140_0 .net "Count_next", 0 0, L_0x23ab990;  alias, 1 drivers
v0x232b240_0 .net "S1_next", 0 0, L_0x23ab510;  alias, 1 drivers
v0x232c9d0_0 .net "S_next", 0 0, L_0x23ab2c0;  alias, 1 drivers
v0x232ca70_0 .net "Wait_next", 0 0, L_0x23abf20;  alias, 1 drivers
v0x232cd60_0 .net *"_ivl_10", 0 0, L_0x23749b0;  1 drivers
v0x2374bc0_0 .net *"_ivl_12", 0 0, L_0x2374a20;  1 drivers
v0x23a4090_0 .net *"_ivl_14", 0 0, L_0x23aab50;  1 drivers
v0x23a4170_0 .net *"_ivl_17", 0 0, L_0x23aac60;  1 drivers
v0x23a4250_0 .net *"_ivl_18", 0 0, L_0x23aad30;  1 drivers
v0x23a4330_0 .net *"_ivl_20", 0 0, L_0x23aade0;  1 drivers
v0x23a4410_0 .net *"_ivl_22", 0 0, L_0x23aaef0;  1 drivers
v0x23a44f0_0 .net *"_ivl_25", 0 0, L_0x23ab050;  1 drivers
v0x23a45d0_0 .net *"_ivl_26", 0 0, L_0x23ab200;  1 drivers
v0x23a46b0_0 .net *"_ivl_3", 0 0, L_0x23aa850;  1 drivers
v0x23a4790_0 .net *"_ivl_31", 0 0, L_0x23ab430;  1 drivers
v0x23a4870_0 .net *"_ivl_35", 0 0, L_0x23ab5d0;  1 drivers
v0x23a4950_0 .net *"_ivl_37", 0 0, L_0x23ab670;  1 drivers
v0x23a4a30_0 .net *"_ivl_38", 0 0, L_0x23ab760;  1 drivers
v0x23a4b10_0 .net *"_ivl_4", 0 0, L_0x234a930;  1 drivers
v0x23a4bf0_0 .net *"_ivl_40", 0 0, L_0x23ab8d0;  1 drivers
v0x23a4cd0_0 .net *"_ivl_45", 0 0, L_0x23abb70;  1 drivers
v0x23a4db0_0 .net *"_ivl_46", 0 0, L_0x23ab860;  1 drivers
v0x23a4e90_0 .net *"_ivl_49", 0 0, L_0x23abc60;  1 drivers
v0x23a4f70_0 .net *"_ivl_50", 0 0, L_0x23abd60;  1 drivers
v0x23a5050_0 .net *"_ivl_52", 0 0, L_0x23abe60;  1 drivers
v0x23a5130_0 .net *"_ivl_6", 0 0, L_0x23401c0;  1 drivers
v0x23a5210_0 .net *"_ivl_61", 3 0, L_0x23ac370;  1 drivers
v0x23a52f0_0 .net *"_ivl_9", 0 0, L_0x23aa9b0;  1 drivers
v0x23a53d0_0 .net "ack", 0 0, v0x23a5eb0_0;  alias, 1 drivers
v0x23a5490_0 .net "counting", 0 0, L_0x23ac210;  alias, 1 drivers
v0x23a5550_0 .net "d", 0 0, v0x23a6010_0;  alias, 1 drivers
v0x23a5610_0 .net "done", 0 0, L_0x23ac120;  alias, 1 drivers
v0x23a58e0_0 .net "done_counting", 0 0, v0x23a60b0_0;  alias, 1 drivers
v0x23a59a0_0 .net "shift_ena", 0 0, L_0x23ac620;  alias, 1 drivers
v0x23a5a60_0 .net "state", 9 0, v0x23a6310_0;  alias, 1 drivers
L_0x23aa760 .part v0x23a6310_0, 6, 1;
L_0x23aa850 .part v0x23a6310_0, 0, 1;
L_0x23aa9b0 .part v0x23a6310_0, 1, 1;
L_0x23aac60 .part v0x23a6310_0, 3, 1;
L_0x23ab050 .part v0x23a6310_0, 9, 1;
L_0x23ab430 .part v0x23a6310_0, 0, 1;
L_0x23ab5d0 .part v0x23a6310_0, 7, 1;
L_0x23ab670 .part v0x23a6310_0, 8, 1;
L_0x23abb70 .part v0x23a6310_0, 8, 1;
L_0x23abc60 .part v0x23a6310_0, 9, 1;
L_0x23ac120 .part v0x23a6310_0, 9, 1;
L_0x23ac210 .part v0x23a6310_0, 8, 1;
L_0x23ac370 .part v0x23a6310_0, 4, 4;
L_0x23ac620 .reduce/or L_0x23ac370;
S_0x23a5cc0 .scope module, "stim1" "stimulus_gen" 3 141, 3 34 0, S_0x2366c20;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "d";
    .port_info 2 /OUTPUT 1 "done_counting";
    .port_info 3 /OUTPUT 1 "ack";
    .port_info 4 /OUTPUT 10 "state";
    .port_info 5 /INPUT 1 "tb_match";
v0x23a5eb0_0 .var "ack", 0 0;
v0x23a5f70_0 .net "clk", 0 0, v0x23a9cf0_0;  1 drivers
v0x23a6010_0 .var "d", 0 0;
v0x23a60b0_0 .var "done_counting", 0 0;
v0x23a6180_0 .var/2u "fail_onehot", 0 0;
v0x23a6270_0 .var/2u "failed", 0 0;
v0x23a6310_0 .var "state", 9 0;
v0x23a63b0_0 .net "tb_match", 0 0, L_0x23bdff0;  alias, 1 drivers
E_0x2340180 .event posedge, v0x23a5f70_0;
E_0x233edf0/0 .event negedge, v0x23a5f70_0;
E_0x233edf0/1 .event posedge, v0x23a5f70_0;
E_0x233edf0 .event/or E_0x233edf0/0, E_0x233edf0/1;
S_0x23a6510 .scope module, "top_module1" "top_module" 3 162, 4 1 0, S_0x2366c20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "d";
    .port_info 1 /INPUT 1 "done_counting";
    .port_info 2 /INPUT 1 "ack";
    .port_info 3 /INPUT 10 "state";
    .port_info 4 /OUTPUT 1 "B3_next";
    .port_info 5 /OUTPUT 1 "S_next";
    .port_info 6 /OUTPUT 1 "S1_next";
    .port_info 7 /OUTPUT 1 "Count_next";
    .port_info 8 /OUTPUT 1 "Wait_next";
    .port_info 9 /OUTPUT 1 "done";
    .port_info 10 /OUTPUT 1 "counting";
    .port_info 11 /OUTPUT 1 "shift_ena";
P_0x23a6720 .param/l "B0" 1 4 21, C4<0000111100>;
P_0x23a6760 .param/l "B1" 1 4 22, C4<0000111110>;
P_0x23a67a0 .param/l "B2" 1 4 23, C4<0000111111>;
P_0x23a67e0 .param/l "B3" 1 4 24, C4<0000011111>;
P_0x23a6820 .param/l "Count" 1 4 25, C4<0000010000>;
P_0x23a6860 .param/l "S" 1 4 17, C4<0000000001>;
P_0x23a68a0 .param/l "S1" 1 4 18, C4<0000000010>;
P_0x23a68e0 .param/l "S11" 1 4 19, C4<0000110100>;
P_0x23a6920 .param/l "S110" 1 4 20, C4<0000111000>;
P_0x23a6960 .param/l "Wait" 1 4 26, C4<0000110101>;
L_0x23ac300 .functor OR 1, L_0x23bc7f0, L_0x23bc8e0, C4<0>, C4<0>;
L_0x23bcb60 .functor OR 1, L_0x23ac300, L_0x23bca70, C4<0>, C4<0>;
L_0x23bcd60 .functor OR 1, L_0x23bcb60, L_0x23bcc70, C4<0>, C4<0>;
v0x23a7000_0 .var "B3_next", 0 0;
v0x23a70e0_0 .var "Count_next", 0 0;
v0x23a71a0_0 .var "S1_next", 0 0;
v0x23a7240_0 .var "S_next", 0 0;
v0x23a7300_0 .var "Wait_next", 0 0;
L_0x7f490402b018 .functor BUFT 1, C4<0000011111>, C4<0>, C4<0>, C4<0>;
v0x23a7410_0 .net/2u *"_ivl_0", 9 0, L_0x7f490402b018;  1 drivers
L_0x7f490402b0a8 .functor BUFT 1, C4<0000111110>, C4<0>, C4<0>, C4<0>;
v0x23a74f0_0 .net/2u *"_ivl_10", 9 0, L_0x7f490402b0a8;  1 drivers
v0x23a75d0_0 .net *"_ivl_12", 0 0, L_0x23bca70;  1 drivers
v0x23a7690_0 .net *"_ivl_15", 0 0, L_0x23bcb60;  1 drivers
L_0x7f490402b0f0 .functor BUFT 1, C4<0000111100>, C4<0>, C4<0>, C4<0>;
v0x23a7750_0 .net/2u *"_ivl_16", 9 0, L_0x7f490402b0f0;  1 drivers
v0x23a7830_0 .net *"_ivl_18", 0 0, L_0x23bcc70;  1 drivers
v0x23a78f0_0 .net *"_ivl_2", 0 0, L_0x23bc7f0;  1 drivers
v0x23a79b0_0 .net *"_ivl_21", 0 0, L_0x23bcd60;  1 drivers
L_0x7f490402b138 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x23a7a70_0 .net/2u *"_ivl_22", 0 0, L_0x7f490402b138;  1 drivers
L_0x7f490402b180 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x23a7b50_0 .net/2u *"_ivl_24", 0 0, L_0x7f490402b180;  1 drivers
L_0x7f490402b1c8 .functor BUFT 1, C4<0000110101>, C4<0>, C4<0>, C4<0>;
v0x23a7c30_0 .net/2u *"_ivl_28", 9 0, L_0x7f490402b1c8;  1 drivers
v0x23a7d10_0 .net *"_ivl_30", 0 0, L_0x23bd0a0;  1 drivers
L_0x7f490402b210 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x23a7dd0_0 .net/2u *"_ivl_32", 0 0, L_0x7f490402b210;  1 drivers
L_0x7f490402b258 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x23a7eb0_0 .net/2u *"_ivl_34", 0 0, L_0x7f490402b258;  1 drivers
L_0x7f490402b2a0 .functor BUFT 1, C4<0000010000>, C4<0>, C4<0>, C4<0>;
v0x23a7f90_0 .net/2u *"_ivl_38", 9 0, L_0x7f490402b2a0;  1 drivers
L_0x7f490402b060 .functor BUFT 1, C4<0000111111>, C4<0>, C4<0>, C4<0>;
v0x23a8070_0 .net/2u *"_ivl_4", 9 0, L_0x7f490402b060;  1 drivers
v0x23a8150_0 .net *"_ivl_40", 0 0, L_0x23bd360;  1 drivers
L_0x7f490402b2e8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x23a8210_0 .net/2u *"_ivl_42", 0 0, L_0x7f490402b2e8;  1 drivers
L_0x7f490402b330 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x23a82f0_0 .net/2u *"_ivl_44", 0 0, L_0x7f490402b330;  1 drivers
v0x23a83d0_0 .net *"_ivl_6", 0 0, L_0x23bc8e0;  1 drivers
v0x23a8490_0 .net *"_ivl_9", 0 0, L_0x23ac300;  1 drivers
v0x23a8550_0 .net "ack", 0 0, v0x23a5eb0_0;  alias, 1 drivers
v0x23a85f0_0 .net "counting", 0 0, L_0x23bd4a0;  alias, 1 drivers
v0x23a86b0_0 .net "d", 0 0, v0x23a6010_0;  alias, 1 drivers
v0x23a87a0_0 .net "done", 0 0, L_0x23bd1d0;  alias, 1 drivers
v0x23a8860_0 .net "done_counting", 0 0, v0x23a60b0_0;  alias, 1 drivers
v0x23a8950_0 .net "shift_ena", 0 0, L_0x23bcec0;  alias, 1 drivers
v0x23a8a10_0 .net "state", 9 0, v0x23a6310_0;  alias, 1 drivers
E_0x233e780 .event anyedge, v0x23a5a60_0, v0x23a5550_0, v0x23a58e0_0, v0x23a53d0_0;
L_0x23bc7f0 .cmp/eq 10, v0x23a6310_0, L_0x7f490402b018;
L_0x23bc8e0 .cmp/eq 10, v0x23a6310_0, L_0x7f490402b060;
L_0x23bca70 .cmp/eq 10, v0x23a6310_0, L_0x7f490402b0a8;
L_0x23bcc70 .cmp/eq 10, v0x23a6310_0, L_0x7f490402b0f0;
L_0x23bcec0 .functor MUXZ 1, L_0x7f490402b180, L_0x7f490402b138, L_0x23bcd60, C4<>;
L_0x23bd0a0 .cmp/eq 10, v0x23a6310_0, L_0x7f490402b1c8;
L_0x23bd1d0 .functor MUXZ 1, L_0x7f490402b258, L_0x7f490402b210, L_0x23bd0a0, C4<>;
L_0x23bd360 .cmp/eq 10, v0x23a6310_0, L_0x7f490402b2a0;
L_0x23bd4a0 .functor MUXZ 1, L_0x7f490402b330, L_0x7f490402b2e8, L_0x23bd360, C4<>;
S_0x23a8eb0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 178, 3 178 0, S_0x2366c20;
 .timescale -12 -12;
E_0x2387f40 .event anyedge, v0x23aa520_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x23aa520_0;
    %nor/r;
    %assign/vec4 v0x23aa520_0, 0;
    %wait E_0x2387f40;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x23a5cc0;
T_1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x23a6270_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x23a6180_0, 0, 1;
    %end;
    .thread T_1, $init;
    .scope S_0x23a5cc0;
T_2 ;
    %wait E_0x233edf0;
    %load/vec4 v0x23a63b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x23a6270_0, 0;
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x23a5cc0;
T_3 ;
    %pushi/vec4 0, 0, 3;
    %split/vec4 1;
    %assign/vec4 v0x23a5eb0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x23a60b0_0, 0;
    %assign/vec4 v0x23a6010_0, 0;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x23a6310_0, 0;
    %pushi/vec4 300, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x233edf0;
    %vpi_func 3 52 "$random" 32 {0 0 0};
    %pad/s 3;
    %split/vec4 1;
    %store/vec4 v0x23a5eb0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x23a60b0_0, 0, 1;
    %store/vec4 v0x23a6010_0, 0, 1;
    %pushi/vec4 1, 0, 10;
    %vpi_func 3 53 "$random" 32 {0 0 0};
    %pushi/vec4 10, 0, 32;
    %mod;
    %ix/vec4 4;
    %shiftl 4;
    %assign/vec4 v0x23a6310_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %wait E_0x2340180;
    %load/vec4 v0x23a6270_0;
    %assign/vec4 v0x23a6180_0, 0;
    %pushi/vec4 3000, 0, 32;
T_3.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.3, 5;
    %jmp/1 T_3.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x233edf0;
    %vpi_func 3 59 "$random" 32 {0 0 0};
    %pad/s 3;
    %split/vec4 1;
    %store/vec4 v0x23a5eb0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v0x23a60b0_0, 0, 1;
    %store/vec4 v0x23a6010_0, 0, 1;
    %vpi_func 3 60 "$random" 32 {0 0 0};
    %pad/s 10;
    %assign/vec4 v0x23a6310_0, 0;
    %jmp T_3.2;
T_3.3 ;
    %pop/vec4 1;
    %wait E_0x2340180;
    %load/vec4 v0x23a6180_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.6, 9;
    %load/vec4 v0x23a6270_0;
    %and;
T_3.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.4, 8;
    %vpi_call/w 3 66 "$display", "Hint: Your circuit passed when given only one-hot inputs, but not with random inputs." {0 0 0};
    %vpi_call/w 3 67 "$display", "Hint: Are you doing something more complicated than deriving state transition equations by inspection?\012" {0 0 0};
T_3.4 ;
    %delay 1, 0;
    %vpi_call/w 3 70 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x23a6510;
T_4 ;
    %wait E_0x233e780;
    %load/vec4 v0x23a8a10_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 10;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 10;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 52, 0, 10;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 56, 0, 10;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 60, 0, 10;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 62, 0, 10;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 63, 0, 10;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 31, 0, 10;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 10;
    %cmp/u;
    %jmp/1 T_4.8, 6;
    %dup/vec4;
    %pushi/vec4 53, 0, 10;
    %cmp/u;
    %jmp/1 T_4.9, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x23a7240_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x23a71a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x23a7000_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x23a70e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x23a7300_0, 0, 1;
    %jmp T_4.11;
T_4.0 ;
    %load/vec4 v0x23a86b0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_4.12, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_4.13, 8;
T_4.12 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_4.13, 8;
 ; End of false expr.
    %blend;
T_4.13;
    %store/vec4 v0x23a7240_0, 0, 1;
    %load/vec4 v0x23a86b0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_4.14, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_4.15, 8;
T_4.14 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_4.15, 8;
 ; End of false expr.
    %blend;
T_4.15;
    %store/vec4 v0x23a71a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x23a7000_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x23a70e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x23a7300_0, 0, 1;
    %jmp T_4.11;
T_4.1 ;
    %load/vec4 v0x23a86b0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_4.16, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_4.17, 8;
T_4.16 ; End of true expr.
    %pushi/vec4 1, 0, 1;
    %jmp/0 T_4.17, 8;
 ; End of false expr.
    %blend;
T_4.17;
    %store/vec4 v0x23a7240_0, 0, 1;
    %load/vec4 v0x23a86b0_0;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %flag_mov 8, 4;
    %jmp/0 T_4.18, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_4.19, 8;
T_4.18 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_4.19, 8;
 ; End of false expr.
    %blend;
T_4.19;
    %store/vec4 v0x23a71a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x23a7000_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x23a70e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x23a7300_0, 0, 1;
    %jmp T_4.11;
T_4.2 ;
    %jmp T_4.11;
T_4.3 ;
    %jmp T_4.11;
T_4.4 ;
    %jmp T_4.11;
T_4.5 ;
    %jmp T_4.11;
T_4.6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x23a7000_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x23a7240_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x23a71a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x23a70e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x23a7300_0, 0, 1;
    %jmp T_4.11;
T_4.7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x23a7000_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x23a7240_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x23a71a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x23a70e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x23a7300_0, 0, 1;
    %jmp T_4.11;
T_4.8 ;
    %load/vec4 v0x23a8860_0;
    %cmpi/e 1, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_4.20, 8;
    %pushi/vec4 0, 0, 1;
    %jmp/1 T_4.21, 8;
T_4.20 ; End of true expr.
    %pushi/vec4 1, 0, 1;
    %jmp/0 T_4.21, 8;
 ; End of false expr.
    %blend;
T_4.21;
    %store/vec4 v0x23a70e0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x23a7240_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x23a71a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x23a7000_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x23a7300_0, 0, 1;
    %jmp T_4.11;
T_4.9 ;
    %load/vec4 v0x23a8550_0;
    %cmpi/e 0, 0, 1;
    %flag_mov 8, 4;
    %jmp/0 T_4.22, 8;
    %pushi/vec4 1, 0, 1;
    %jmp/1 T_4.23, 8;
T_4.22 ; End of true expr.
    %pushi/vec4 0, 0, 1;
    %jmp/0 T_4.23, 8;
 ; End of false expr.
    %blend;
T_4.23;
    %store/vec4 v0x23a7300_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x23a7240_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x23a71a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x23a7000_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x23a70e0_0, 0, 1;
    %jmp T_4.11;
T_4.11 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x2366c20;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x23a9cf0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x23aa520_0, 0, 1;
    %end;
    .thread T_5, $init;
    .scope S_0x2366c20;
T_6 ;
T_6.0 ;
    %delay 5, 0;
    %load/vec4 v0x23a9cf0_0;
    %inv;
    %store/vec4 v0x23a9cf0_0, 0, 1;
    %jmp T_6.0;
T_6.1 ;
    %end;
    .thread T_6;
    .scope S_0x2366c20;
T_7 ;
    %vpi_call/w 3 133 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 134 "$dumpvars", 32'sb00000000000000000000000000000001, v0x23a5f70_0, v0x23aa690_0, v0x23a9f60_0, v0x23aa000_0, v0x23a9c50_0, v0x23aa3e0_0, v0x23a9190_0, v0x23a90d0_0, v0x23a9600_0, v0x23a9530_0, v0x23a9460_0, v0x23a9370_0, v0x23a92d0_0, v0x23a9230_0, v0x23a97a0_0, v0x23a96d0_0, v0x23aa170_0, v0x23aa0a0_0, v0x23a9e90_0, v0x23a9dc0_0, v0x23aa310_0, v0x23aa240_0 {0 0 0};
    %end;
    .thread T_7;
    .scope S_0x2366c20;
T_8 ;
    %load/vec4 v0x23aa480_0;
    %parti/u 32, 512, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_8.0, 4;
    %load/vec4 v0x23aa480_0;
    %parti/u 32, 512, 32;
    %load/vec4 v0x23aa480_0;
    %parti/u 32, 480, 32;
    %vpi_call/w 3 187 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "B3_next", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_8.1;
T_8.0 ;
    %vpi_call/w 3 188 "$display", "Hint: Output '%s' has no mismatches.", "B3_next" {0 0 0};
T_8.1 ;
    %load/vec4 v0x23aa480_0;
    %parti/u 32, 448, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %load/vec4 v0x23aa480_0;
    %parti/u 32, 448, 32;
    %load/vec4 v0x23aa480_0;
    %parti/u 32, 416, 32;
    %vpi_call/w 3 189 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "S_next", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_8.3;
T_8.2 ;
    %vpi_call/w 3 190 "$display", "Hint: Output '%s' has no mismatches.", "S_next" {0 0 0};
T_8.3 ;
    %load/vec4 v0x23aa480_0;
    %parti/u 32, 384, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_8.4, 4;
    %load/vec4 v0x23aa480_0;
    %parti/u 32, 384, 32;
    %load/vec4 v0x23aa480_0;
    %parti/u 32, 352, 32;
    %vpi_call/w 3 191 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "S1_next", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_8.5;
T_8.4 ;
    %vpi_call/w 3 192 "$display", "Hint: Output '%s' has no mismatches.", "S1_next" {0 0 0};
T_8.5 ;
    %load/vec4 v0x23aa480_0;
    %parti/u 32, 320, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %load/vec4 v0x23aa480_0;
    %parti/u 32, 320, 32;
    %load/vec4 v0x23aa480_0;
    %parti/u 32, 288, 32;
    %vpi_call/w 3 193 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "Count_next", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_8.7;
T_8.6 ;
    %vpi_call/w 3 194 "$display", "Hint: Output '%s' has no mismatches.", "Count_next" {0 0 0};
T_8.7 ;
    %load/vec4 v0x23aa480_0;
    %parti/u 32, 256, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_8.8, 4;
    %load/vec4 v0x23aa480_0;
    %parti/u 32, 256, 32;
    %load/vec4 v0x23aa480_0;
    %parti/u 32, 224, 32;
    %vpi_call/w 3 195 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "Wait_next", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_8.9;
T_8.8 ;
    %vpi_call/w 3 196 "$display", "Hint: Output '%s' has no mismatches.", "Wait_next" {0 0 0};
T_8.9 ;
    %load/vec4 v0x23aa480_0;
    %parti/u 32, 192, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_8.10, 4;
    %load/vec4 v0x23aa480_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x23aa480_0;
    %parti/u 32, 160, 32;
    %vpi_call/w 3 197 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "done", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_8.11;
T_8.10 ;
    %vpi_call/w 3 198 "$display", "Hint: Output '%s' has no mismatches.", "done" {0 0 0};
T_8.11 ;
    %load/vec4 v0x23aa480_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_8.12, 4;
    %load/vec4 v0x23aa480_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x23aa480_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 199 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "counting", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_8.13;
T_8.12 ;
    %vpi_call/w 3 200 "$display", "Hint: Output '%s' has no mismatches.", "counting" {0 0 0};
T_8.13 ;
    %load/vec4 v0x23aa480_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_8.14, 4;
    %load/vec4 v0x23aa480_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x23aa480_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 201 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "shift_ena", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_8.15;
T_8.14 ;
    %vpi_call/w 3 202 "$display", "Hint: Output '%s' has no mismatches.", "shift_ena" {0 0 0};
T_8.15 ;
    %load/vec4 v0x23aa480_0;
    %parti/u 32, 576, 32;
    %load/vec4 v0x23aa480_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 204 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 205 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x23aa480_0;
    %parti/u 32, 576, 32;
    %load/vec4 v0x23aa480_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 206 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_8, $final;
    .scope S_0x2366c20;
T_9 ;
    %wait E_0x233edf0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x23aa480_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x23aa480_0, 4, 32;
    %load/vec4 v0x23aa5c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %load/vec4 v0x23aa480_0;
    %parti/u 32, 576, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %vpi_func 3 217 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 544, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x23aa480_0, 4, 32;
T_9.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x23aa480_0;
    %pushi/vec4 576, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 576, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x23aa480_0, 4, 32;
T_9.0 ;
    %load/vec4 v0x23a9190_0;
    %load/vec4 v0x23a9190_0;
    %load/vec4 v0x23a90d0_0;
    %xor;
    %load/vec4 v0x23a9190_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_9.4, 6;
    %load/vec4 v0x23aa480_0;
    %parti/u 32, 512, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.6, 4;
    %vpi_func 3 221 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 480, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x23aa480_0, 4, 32;
T_9.6 ;
    %load/vec4 v0x23aa480_0;
    %parti/u 32, 512, 32;
    %addi 1, 0, 32;
    %ix/load 4, 512, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x23aa480_0, 4, 32;
T_9.4 ;
    %load/vec4 v0x23a9600_0;
    %load/vec4 v0x23a9600_0;
    %load/vec4 v0x23a9530_0;
    %xor;
    %load/vec4 v0x23a9600_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_9.8, 6;
    %load/vec4 v0x23aa480_0;
    %parti/u 32, 448, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.10, 4;
    %vpi_func 3 224 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 416, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x23aa480_0, 4, 32;
T_9.10 ;
    %load/vec4 v0x23aa480_0;
    %parti/u 32, 448, 32;
    %addi 1, 0, 32;
    %ix/load 4, 448, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x23aa480_0, 4, 32;
T_9.8 ;
    %load/vec4 v0x23a9460_0;
    %load/vec4 v0x23a9460_0;
    %load/vec4 v0x23a9370_0;
    %xor;
    %load/vec4 v0x23a9460_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_9.12, 6;
    %load/vec4 v0x23aa480_0;
    %parti/u 32, 384, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.14, 4;
    %vpi_func 3 227 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 352, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x23aa480_0, 4, 32;
T_9.14 ;
    %load/vec4 v0x23aa480_0;
    %parti/u 32, 384, 32;
    %addi 1, 0, 32;
    %ix/load 4, 384, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x23aa480_0, 4, 32;
T_9.12 ;
    %load/vec4 v0x23a92d0_0;
    %load/vec4 v0x23a92d0_0;
    %load/vec4 v0x23a9230_0;
    %xor;
    %load/vec4 v0x23a92d0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_9.16, 6;
    %load/vec4 v0x23aa480_0;
    %parti/u 32, 320, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.18, 4;
    %vpi_func 3 230 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 288, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x23aa480_0, 4, 32;
T_9.18 ;
    %load/vec4 v0x23aa480_0;
    %parti/u 32, 320, 32;
    %addi 1, 0, 32;
    %ix/load 4, 320, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x23aa480_0, 4, 32;
T_9.16 ;
    %load/vec4 v0x23a97a0_0;
    %load/vec4 v0x23a97a0_0;
    %load/vec4 v0x23a96d0_0;
    %xor;
    %load/vec4 v0x23a97a0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_9.20, 6;
    %load/vec4 v0x23aa480_0;
    %parti/u 32, 256, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.22, 4;
    %vpi_func 3 233 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 224, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x23aa480_0, 4, 32;
T_9.22 ;
    %load/vec4 v0x23aa480_0;
    %parti/u 32, 256, 32;
    %addi 1, 0, 32;
    %ix/load 4, 256, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x23aa480_0, 4, 32;
T_9.20 ;
    %load/vec4 v0x23aa170_0;
    %load/vec4 v0x23aa170_0;
    %load/vec4 v0x23aa0a0_0;
    %xor;
    %load/vec4 v0x23aa170_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_9.24, 6;
    %load/vec4 v0x23aa480_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.26, 4;
    %vpi_func 3 236 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x23aa480_0, 4, 32;
T_9.26 ;
    %load/vec4 v0x23aa480_0;
    %parti/u 32, 192, 32;
    %addi 1, 0, 32;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x23aa480_0, 4, 32;
T_9.24 ;
    %load/vec4 v0x23a9e90_0;
    %load/vec4 v0x23a9e90_0;
    %load/vec4 v0x23a9dc0_0;
    %xor;
    %load/vec4 v0x23a9e90_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_9.28, 6;
    %load/vec4 v0x23aa480_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.30, 4;
    %vpi_func 3 239 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x23aa480_0, 4, 32;
T_9.30 ;
    %load/vec4 v0x23aa480_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x23aa480_0, 4, 32;
T_9.28 ;
    %load/vec4 v0x23aa310_0;
    %load/vec4 v0x23aa310_0;
    %load/vec4 v0x23aa240_0;
    %xor;
    %load/vec4 v0x23aa310_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_9.32, 6;
    %load/vec4 v0x23aa480_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.34, 4;
    %vpi_func 3 242 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x23aa480_0, 4, 32;
T_9.34 ;
    %load/vec4 v0x23aa480_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x23aa480_0, 4, 32;
T_9.32 ;
    %jmp T_9;
    .thread T_9;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/review2015_fsmonehot/review2015_fsmonehot_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5-ff/can5_depth5/machine/review2015_fsmonehot/iter2/response0/top_module.sv";
