{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1544562505018 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1544562505019 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 11 19:08:24 2018 " "Processing started: Tue Dec 11 19:08:24 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1544562505019 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1544562505019 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off multiciclo -c multiciclo " "Command: quartus_map --read_settings_files=on --write_settings_files=off multiciclo -c multiciclo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1544562505019 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1544562505722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "converter_bin_para_7seg.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file converter_bin_para_7seg.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 converter_bin_para_7seg-Behavioral " "Found design unit 1: converter_bin_para_7seg-Behavioral" {  } { { "converter_bin_para_7seg.vhdl" "" { Text "C:/Users/Gabriel Vasconcelos/Documents/OAC/trabfinal/converter_bin_para_7seg.vhdl" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544562506866 ""} { "Info" "ISGN_ENTITY_NAME" "1 converter_bin_para_7seg " "Found entity 1: converter_bin_para_7seg" {  } { { "converter_bin_para_7seg.vhdl" "" { Text "C:/Users/Gabriel Vasconcelos/Documents/OAC/trabfinal/converter_bin_para_7seg.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544562506866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1544562506866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "oito_saidas7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file oito_saidas7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Oito_Saidas7seg-Behavioral " "Found design unit 1: Oito_Saidas7seg-Behavioral" {  } { { "Oito_Saidas7seg.vhd" "" { Text "C:/Users/Gabriel Vasconcelos/Documents/OAC/trabfinal/Oito_Saidas7seg.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544562506871 ""} { "Info" "ISGN_ENTITY_NAME" "1 Oito_Saidas7seg " "Found entity 1: Oito_Saidas7seg" {  } { { "Oito_Saidas7seg.vhd" "" { Text "C:/Users/Gabriel Vasconcelos/Documents/OAC/trabfinal/Oito_Saidas7seg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544562506871 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1544562506871 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips_mux4x1_escolher_saida_7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mips_mux4x1_escolher_saida_7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MIPS_Mux4x1_ESCOLHER_SAIDA_7SEG-Mux4x1_SAIDA_OP " "Found design unit 1: MIPS_Mux4x1_ESCOLHER_SAIDA_7SEG-Mux4x1_SAIDA_OP" {  } { { "MIPS_Mux4x1_ESCOLHER_SAIDA_7SEG.vhd" "" { Text "C:/Users/Gabriel Vasconcelos/Documents/OAC/trabfinal/MIPS_Mux4x1_ESCOLHER_SAIDA_7SEG.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544562506875 ""} { "Info" "ISGN_ENTITY_NAME" "1 MIPS_Mux4x1_ESCOLHER_SAIDA_7SEG " "Found entity 1: MIPS_Mux4x1_ESCOLHER_SAIDA_7SEG" {  } { { "MIPS_Mux4x1_ESCOLHER_SAIDA_7SEG.vhd" "" { Text "C:/Users/Gabriel Vasconcelos/Documents/OAC/trabfinal/MIPS_Mux4x1_ESCOLHER_SAIDA_7SEG.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544562506875 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1544562506875 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demux4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file demux4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 demux4-rtl " "Found design unit 1: demux4-rtl" {  } { { "demux4.vhd" "" { Text "C:/Users/Gabriel Vasconcelos/Documents/OAC/trabfinal/demux4.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544562506880 ""} { "Info" "ISGN_ENTITY_NAME" "1 demux4 " "Found entity 1: demux4" {  } { { "demux4.vhd" "" { Text "C:/Users/Gabriel Vasconcelos/Documents/OAC/trabfinal/demux4.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544562506880 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1544562506880 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demux2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file demux2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 demux2-rtl " "Found design unit 1: demux2-rtl" {  } { { "demux2.vhd" "" { Text "C:/Users/Gabriel Vasconcelos/Documents/OAC/trabfinal/demux2.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544562506884 ""} { "Info" "ISGN_ENTITY_NAME" "1 demux2 " "Found entity 1: demux2" {  } { { "demux2.vhd" "" { Text "C:/Users/Gabriel Vasconcelos/Documents/OAC/trabfinal/demux2.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544562506884 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1544562506884 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ulamips.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ulamips.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ulamips-behavioral " "Found design unit 1: ulamips-behavioral" {  } { { "ulamips.vhd" "" { Text "C:/Users/Gabriel Vasconcelos/Documents/OAC/trabfinal/ulamips.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544562506887 ""} { "Info" "ISGN_ENTITY_NAME" "1 ulamips " "Found entity 1: ulamips" {  } { { "ulamips.vhd" "" { Text "C:/Users/Gabriel Vasconcelos/Documents/OAC/trabfinal/ulamips.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544562506887 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1544562506887 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regbuf.vhd 2 1 " "Found 2 design units, including 1 entities, in source file regbuf.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 regbuf-rtl " "Found design unit 1: regbuf-rtl" {  } { { "regbuf.vhd" "" { Text "C:/Users/Gabriel Vasconcelos/Documents/OAC/trabfinal/regbuf.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544562506891 ""} { "Info" "ISGN_ENTITY_NAME" "1 regbuf " "Found entity 1: regbuf" {  } { { "regbuf.vhd" "" { Text "C:/Users/Gabriel Vasconcelos/Documents/OAC/trabfinal/regbuf.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544562506891 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1544562506891 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg32-rtl " "Found design unit 1: reg32-rtl" {  } { { "reg32.vhd" "" { Text "C:/Users/Gabriel Vasconcelos/Documents/OAC/trabfinal/reg32.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544562506900 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg32 " "Found entity 1: reg32" {  } { { "reg32.vhd" "" { Text "C:/Users/Gabriel Vasconcelos/Documents/OAC/trabfinal/reg32.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544562506900 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1544562506900 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg-rtl " "Found design unit 1: reg-rtl" {  } { { "reg.vhd" "" { Text "C:/Users/Gabriel Vasconcelos/Documents/OAC/trabfinal/reg.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544562506903 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg " "Found entity 1: reg" {  } { { "reg.vhd" "" { Text "C:/Users/Gabriel Vasconcelos/Documents/OAC/trabfinal/reg.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544562506903 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1544562506903 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_n.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_n.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_n-rtl " "Found design unit 1: mux_n-rtl" {  } { { "mux_n.vhd" "" { Text "C:/Users/Gabriel Vasconcelos/Documents/OAC/trabfinal/mux_n.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544562506913 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_n " "Found entity 1: mux_n" {  } { { "mux_n.vhd" "" { Text "C:/Users/Gabriel Vasconcelos/Documents/OAC/trabfinal/mux_n.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544562506913 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1544562506913 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_4-rtl " "Found design unit 1: mux_4-rtl" {  } { { "mux_4.vhd" "" { Text "C:/Users/Gabriel Vasconcelos/Documents/OAC/trabfinal/mux_4.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544562506917 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_4 " "Found entity 1: mux_4" {  } { { "mux_4.vhd" "" { Text "C:/Users/Gabriel Vasconcelos/Documents/OAC/trabfinal/mux_4.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544562506917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1544562506917 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_3-rtl " "Found design unit 1: mux_3-rtl" {  } { { "mux_3.vhd" "" { Text "C:/Users/Gabriel Vasconcelos/Documents/OAC/trabfinal/mux_3.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544562506920 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_3 " "Found entity 1: mux_3" {  } { { "mux_3.vhd" "" { Text "C:/Users/Gabriel Vasconcelos/Documents/OAC/trabfinal/mux_3.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544562506920 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1544562506920 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_2-rtl " "Found design unit 1: mux_2-rtl" {  } { { "mux_2.vhd" "" { Text "C:/Users/Gabriel Vasconcelos/Documents/OAC/trabfinal/mux_2.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544562506924 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_2 " "Found entity 1: mux_2" {  } { { "mux_2.vhd" "" { Text "C:/Users/Gabriel Vasconcelos/Documents/OAC/trabfinal/mux_2.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544562506924 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1544562506924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mips_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mips_tb-tb " "Found design unit 1: mips_tb-tb" {  } { { "mips_tb.vhd" "" { Text "C:/Users/Gabriel Vasconcelos/Documents/OAC/trabfinal/mips_tb.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544562506935 ""} { "Info" "ISGN_ENTITY_NAME" "1 mips_tb " "Found entity 1: mips_tb" {  } { { "mips_tb.vhd" "" { Text "C:/Users/Gabriel Vasconcelos/Documents/OAC/trabfinal/mips_tb.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544562506935 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1544562506935 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips_pkg.vhd 2 0 " "Found 2 design units, including 0 entities, in source file mips_pkg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mips_pkg " "Found design unit 1: mips_pkg" {  } { { "mips_pkg.vhd" "" { Text "C:/Users/Gabriel Vasconcelos/Documents/OAC/trabfinal/mips_pkg.vhd" 6 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544562506940 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 mips_pkg-body " "Found design unit 2: mips_pkg-body" {  } { { "mips_pkg.vhd" "" { Text "C:/Users/Gabriel Vasconcelos/Documents/OAC/trabfinal/mips_pkg.vhd" 369 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544562506940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1544562506940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips_multi_tb.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mips_multi_tb.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mips_multi_tb-mips_multi_arch " "Found design unit 1: mips_multi_tb-mips_multi_arch" {  } { { "mips_multi_tb.vhd" "" { Text "C:/Users/Gabriel Vasconcelos/Documents/OAC/trabfinal/mips_multi_tb.vhd" 33 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544562506944 ""} { "Info" "ISGN_ENTITY_NAME" "1 mips_multi_tb " "Found entity 1: mips_multi_tb" {  } { { "mips_multi_tb.vhd" "" { Text "C:/Users/Gabriel Vasconcelos/Documents/OAC/trabfinal/mips_multi_tb.vhd" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544562506944 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1544562506944 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips_multi.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mips_multi.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multiciclo-rtl " "Found design unit 1: multiciclo-rtl" {  } { { "mips_multi.vhd" "" { Text "C:/Users/Gabriel Vasconcelos/Documents/OAC/trabfinal/mips_multi.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544562506951 ""} { "Info" "ISGN_ENTITY_NAME" "1 multiciclo " "Found entity 1: multiciclo" {  } { { "mips_multi.vhd" "" { Text "C:/Users/Gabriel Vasconcelos/Documents/OAC/trabfinal/mips_multi.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544562506951 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1544562506951 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "mips_mem.vhd " "Can't analyze file -- file mips_mem.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1544562506958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mips_control.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mips_control.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mips_control-control_op " "Found design unit 1: mips_control-control_op" {  } { { "mips_control.vhd" "" { Text "C:/Users/Gabriel Vasconcelos/Documents/OAC/trabfinal/mips_control.vhd" 32 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544562506964 ""} { "Info" "ISGN_ENTITY_NAME" "1 mips_control " "Found entity 1: mips_control" {  } { { "mips_control.vhd" "" { Text "C:/Users/Gabriel Vasconcelos/Documents/OAC/trabfinal/mips_control.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544562506964 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1544562506964 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem_addr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mem_addr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mem_addr-rtl " "Found design unit 1: mem_addr-rtl" {  } { { "mem_addr.vhd" "" { Text "C:/Users/Gabriel Vasconcelos/Documents/OAC/trabfinal/mem_addr.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544562506974 ""} { "Info" "ISGN_ENTITY_NAME" "1 mem_addr " "Found entity 1: mem_addr" {  } { { "mem_addr.vhd" "" { Text "C:/Users/Gabriel Vasconcelos/Documents/OAC/trabfinal/mem_addr.vhd" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544562506974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1544562506974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inst_mem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file inst_mem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 inst_mem-rtl " "Found design unit 1: inst_mem-rtl" {  } { { "inst_mem.vhd" "" { Text "C:/Users/Gabriel Vasconcelos/Documents/OAC/trabfinal/inst_mem.vhd" 24 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544562506978 ""} { "Info" "ISGN_ENTITY_NAME" "1 inst_mem " "Found entity 1: inst_mem" {  } { { "inst_mem.vhd" "" { Text "C:/Users/Gabriel Vasconcelos/Documents/OAC/trabfinal/inst_mem.vhd" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544562506978 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1544562506978 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extsgn.vhd 2 1 " "Found 2 design units, including 1 entities, in source file extsgn.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 extsgn-wires " "Found design unit 1: extsgn-wires" {  } { { "extsgn.vhd" "" { Text "C:/Users/Gabriel Vasconcelos/Documents/OAC/trabfinal/extsgn.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544562506983 ""} { "Info" "ISGN_ENTITY_NAME" "1 extsgn " "Found entity 1: extsgn" {  } { { "extsgn.vhd" "" { Text "C:/Users/Gabriel Vasconcelos/Documents/OAC/trabfinal/extsgn.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544562506983 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1544562506983 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clk_div.vhd 2 1 " "Found 2 design units, including 1 entities, in source file clk_div.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 clk_div-rtl " "Found design unit 1: clk_div-rtl" {  } { { "clk_div.vhd" "" { Text "C:/Users/Gabriel Vasconcelos/Documents/OAC/trabfinal/clk_div.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544562506995 ""} { "Info" "ISGN_ENTITY_NAME" "1 clk_div " "Found entity 1: clk_div" {  } { { "clk_div.vhd" "" { Text "C:/Users/Gabriel Vasconcelos/Documents/OAC/trabfinal/clk_div.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544562506995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1544562506995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "breg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file breg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 breg-rtl " "Found design unit 1: breg-rtl" {  } { { "breg.vhd" "" { Text "C:/Users/Gabriel Vasconcelos/Documents/OAC/trabfinal/breg.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544562507000 ""} { "Info" "ISGN_ENTITY_NAME" "1 breg " "Found entity 1: breg" {  } { { "breg.vhd" "" { Text "C:/Users/Gabriel Vasconcelos/Documents/OAC/trabfinal/breg.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544562507000 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1544562507000 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_ctr.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu_ctr.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu_ctr-behav " "Found design unit 1: alu_ctr-behav" {  } { { "alu_ctr.vhd" "" { Text "C:/Users/Gabriel Vasconcelos/Documents/OAC/trabfinal/alu_ctr.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544562507004 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu_ctr " "Found entity 1: alu_ctr" {  } { { "alu_ctr.vhd" "" { Text "C:/Users/Gabriel Vasconcelos/Documents/OAC/trabfinal/alu_ctr.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544562507004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1544562507004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder-rtl " "Found design unit 1: adder-rtl" {  } { { "adder.vhd" "" { Text "C:/Users/Gabriel Vasconcelos/Documents/OAC/trabfinal/adder.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544562507014 ""} { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "adder.vhd" "" { Text "C:/Users/Gabriel Vasconcelos/Documents/OAC/trabfinal/adder.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544562507014 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1544562507014 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extbits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file extbits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 extbits-wires " "Found design unit 1: extbits-wires" {  } { { "extbits.vhd" "" { Text "C:/Users/Gabriel Vasconcelos/Documents/OAC/trabfinal/extbits.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544562507017 ""} { "Info" "ISGN_ENTITY_NAME" "1 extbits " "Found entity 1: extbits" {  } { { "extbits.vhd" "" { Text "C:/Users/Gabriel Vasconcelos/Documents/OAC/trabfinal/extbits.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544562507017 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1544562507017 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux8_4.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux8_4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux8_4-rtl " "Found design unit 1: mux8_4-rtl" {  } { { "mux8_4.vhd" "" { Text "C:/Users/Gabriel Vasconcelos/Documents/OAC/trabfinal/mux8_4.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544562507021 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux8_4 " "Found entity 1: mux8_4" {  } { { "mux8_4.vhd" "" { Text "C:/Users/Gabriel Vasconcelos/Documents/OAC/trabfinal/mux8_4.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544562507021 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1544562507021 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux16_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux16_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux16_2-rtl " "Found design unit 1: mux16_2-rtl" {  } { { "mux16_2.vhd" "" { Text "C:/Users/Gabriel Vasconcelos/Documents/OAC/trabfinal/mux16_2.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544562507025 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux16_2 " "Found entity 1: mux16_2" {  } { { "mux16_2.vhd" "" { Text "C:/Users/Gabriel Vasconcelos/Documents/OAC/trabfinal/mux16_2.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544562507025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1544562507025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extsgn8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file extsgn8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 extsgn8-wires " "Found design unit 1: extsgn8-wires" {  } { { "extsgn8.vhd" "" { Text "C:/Users/Gabriel Vasconcelos/Documents/OAC/trabfinal/extsgn8.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544562507028 ""} { "Info" "ISGN_ENTITY_NAME" "1 extsgn8 " "Found entity 1: extsgn8" {  } { { "extsgn8.vhd" "" { Text "C:/Users/Gabriel Vasconcelos/Documents/OAC/trabfinal/extsgn8.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544562507028 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1544562507028 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "byte_mem_sel.vhd 2 1 " "Found 2 design units, including 1 entities, in source file byte_mem_sel.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 byte_mem_sel-wires " "Found design unit 1: byte_mem_sel-wires" {  } { { "byte_mem_sel.vhd" "" { Text "C:/Users/Gabriel Vasconcelos/Documents/OAC/trabfinal/byte_mem_sel.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544562507032 ""} { "Info" "ISGN_ENTITY_NAME" "1 byte_mem_sel " "Found entity 1: byte_mem_sel" {  } { { "byte_mem_sel.vhd" "" { Text "C:/Users/Gabriel Vasconcelos/Documents/OAC/trabfinal/byte_mem_sel.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544562507032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1544562507032 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mem-SYN " "Found design unit 1: mem-SYN" {  } { { "mem.vhd" "" { Text "C:/Users/Gabriel Vasconcelos/Documents/OAC/trabfinal/mem.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544562507035 ""} { "Info" "ISGN_ENTITY_NAME" "1 mem " "Found entity 1: mem" {  } { { "mem.vhd" "" { Text "C:/Users/Gabriel Vasconcelos/Documents/OAC/trabfinal/mem.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544562507035 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1544562507035 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "multiciclo " "Elaborating entity \"multiciclo\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1544562507206 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MIPS_Mux4x1_ESCOLHER_SAIDA_7SEG MIPS_Mux4x1_ESCOLHER_SAIDA_7SEG:MUX_para_SAIDA " "Elaborating entity \"MIPS_Mux4x1_ESCOLHER_SAIDA_7SEG\" for hierarchy \"MIPS_Mux4x1_ESCOLHER_SAIDA_7SEG:MUX_para_SAIDA\"" {  } { { "mips_multi.vhd" "MUX_para_SAIDA" { Text "C:/Users/Gabriel Vasconcelos/Documents/OAC/trabfinal/mips_multi.vhd" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544562507218 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Oito_Saidas7seg MIPS_Mux4x1_ESCOLHER_SAIDA_7SEG:MUX_para_SAIDA\|Oito_Saidas7seg:saida " "Elaborating entity \"Oito_Saidas7seg\" for hierarchy \"MIPS_Mux4x1_ESCOLHER_SAIDA_7SEG:MUX_para_SAIDA\|Oito_Saidas7seg:saida\"" {  } { { "MIPS_Mux4x1_ESCOLHER_SAIDA_7SEG.vhd" "saida" { Text "C:/Users/Gabriel Vasconcelos/Documents/OAC/trabfinal/MIPS_Mux4x1_ESCOLHER_SAIDA_7SEG.vhd" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544562507243 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "converter_bin_para_7seg MIPS_Mux4x1_ESCOLHER_SAIDA_7SEG:MUX_para_SAIDA\|Oito_Saidas7seg:saida\|converter_bin_para_7seg:seg7_3ao0 " "Elaborating entity \"converter_bin_para_7seg\" for hierarchy \"MIPS_Mux4x1_ESCOLHER_SAIDA_7SEG:MUX_para_SAIDA\|Oito_Saidas7seg:saida\|converter_bin_para_7seg:seg7_3ao0\"" {  } { { "Oito_Saidas7seg.vhd" "seg7_3ao0" { Text "C:/Users/Gabriel Vasconcelos/Documents/OAC/trabfinal/Oito_Saidas7seg.vhd" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544562507257 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg reg:pc " "Elaborating entity \"reg\" for hierarchy \"reg:pc\"" {  } { { "mips_multi.vhd" "pc" { Text "C:/Users/Gabriel Vasconcelos/Documents/OAC/trabfinal/mips_multi.vhd" 172 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544562507293 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2 mux_2:mux_mem " "Elaborating entity \"mux_2\" for hierarchy \"mux_2:mux_mem\"" {  } { { "mips_multi.vhd" "mux_mem" { Text "C:/Users/Gabriel Vasconcelos/Documents/OAC/trabfinal/mips_multi.vhd" 179 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544562507336 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "byte_mem_sel byte_mem_sel:mem_sel " "Elaborating entity \"byte_mem_sel\" for hierarchy \"byte_mem_sel:mem_sel\"" {  } { { "mips_multi.vhd" "mem_sel" { Text "C:/Users/Gabriel Vasconcelos/Documents/OAC/trabfinal/mips_multi.vhd" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544562507364 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mem mem:memory " "Elaborating entity \"mem\" for hierarchy \"mem:memory\"" {  } { { "mips_multi.vhd" "memory" { Text "C:/Users/Gabriel Vasconcelos/Documents/OAC/trabfinal/mips_multi.vhd" 198 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544562507370 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram mem:memory\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"mem:memory\|altsyncram:altsyncram_component\"" {  } { { "mem.vhd" "altsyncram_component" { Text "C:/Users/Gabriel Vasconcelos/Documents/OAC/trabfinal/mem.vhd" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544562507428 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mem:memory\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"mem:memory\|altsyncram:altsyncram_component\"" {  } { { "mem.vhd" "" { Text "C:/Users/Gabriel Vasconcelos/Documents/OAC/trabfinal/mem.vhd" 92 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1544562507445 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mem:memory\|altsyncram:altsyncram_component " "Instantiated megafunction \"mem:memory\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544562507446 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544562507446 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544562507446 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file mips_rom.mif " "Parameter \"init_file\" = \"mips_rom.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544562507446 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544562507446 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544562507446 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544562507446 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544562507446 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544562507446 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544562507446 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544562507446 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544562507446 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544562507446 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544562507446 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544562507446 ""}  } { { "mem.vhd" "" { Text "C:/Users/Gabriel Vasconcelos/Documents/OAC/trabfinal/mem.vhd" 92 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1544562507446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_f7f1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_f7f1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_f7f1 " "Found entity 1: altsyncram_f7f1" {  } { { "db/altsyncram_f7f1.tdf" "" { Text "C:/Users/Gabriel Vasconcelos/Documents/OAC/trabfinal/db/altsyncram_f7f1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544562507539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1544562507539 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_f7f1 mem:memory\|altsyncram:altsyncram_component\|altsyncram_f7f1:auto_generated " "Elaborating entity \"altsyncram_f7f1\" for hierarchy \"mem:memory\|altsyncram:altsyncram_component\|altsyncram_f7f1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544562507540 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regbuf regbuf:rdm " "Elaborating entity \"regbuf\" for hierarchy \"regbuf:rdm\"" {  } { { "mips_multi.vhd" "rdm" { Text "C:/Users/Gabriel Vasconcelos/Documents/OAC/trabfinal/mips_multi.vhd" 211 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544562507607 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2 mux_2:mux_reg_add " "Elaborating entity \"mux_2\" for hierarchy \"mux_2:mux_reg_add\"" {  } { { "mips_multi.vhd" "mux_reg_add" { Text "C:/Users/Gabriel Vasconcelos/Documents/OAC/trabfinal/mips_multi.vhd" 218 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544562507618 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "breg breg:bcoreg " "Elaborating entity \"breg\" for hierarchy \"breg:bcoreg\"" {  } { { "mips_multi.vhd" "bcoreg" { Text "C:/Users/Gabriel Vasconcelos/Documents/OAC/trabfinal/mips_multi.vhd" 238 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544562507629 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "extsgn extsgn:sgnx " "Elaborating entity \"extsgn\" for hierarchy \"extsgn:sgnx\"" {  } { { "mips_multi.vhd" "sgnx" { Text "C:/Users/Gabriel Vasconcelos/Documents/OAC/trabfinal/mips_multi.vhd" 267 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544562507642 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[16\] extsgn.vhd(25) " "Inferred latch for \"tmp\[16\]\" at extsgn.vhd(25)" {  } { { "extsgn.vhd" "" { Text "C:/Users/Gabriel Vasconcelos/Documents/OAC/trabfinal/extsgn.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544562507651 "|multiciclo|extsgn:sgnx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[17\] extsgn.vhd(25) " "Inferred latch for \"tmp\[17\]\" at extsgn.vhd(25)" {  } { { "extsgn.vhd" "" { Text "C:/Users/Gabriel Vasconcelos/Documents/OAC/trabfinal/extsgn.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544562507651 "|multiciclo|extsgn:sgnx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[18\] extsgn.vhd(25) " "Inferred latch for \"tmp\[18\]\" at extsgn.vhd(25)" {  } { { "extsgn.vhd" "" { Text "C:/Users/Gabriel Vasconcelos/Documents/OAC/trabfinal/extsgn.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544562507651 "|multiciclo|extsgn:sgnx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[19\] extsgn.vhd(25) " "Inferred latch for \"tmp\[19\]\" at extsgn.vhd(25)" {  } { { "extsgn.vhd" "" { Text "C:/Users/Gabriel Vasconcelos/Documents/OAC/trabfinal/extsgn.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544562507651 "|multiciclo|extsgn:sgnx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[20\] extsgn.vhd(25) " "Inferred latch for \"tmp\[20\]\" at extsgn.vhd(25)" {  } { { "extsgn.vhd" "" { Text "C:/Users/Gabriel Vasconcelos/Documents/OAC/trabfinal/extsgn.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544562507651 "|multiciclo|extsgn:sgnx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[21\] extsgn.vhd(25) " "Inferred latch for \"tmp\[21\]\" at extsgn.vhd(25)" {  } { { "extsgn.vhd" "" { Text "C:/Users/Gabriel Vasconcelos/Documents/OAC/trabfinal/extsgn.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544562507651 "|multiciclo|extsgn:sgnx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[22\] extsgn.vhd(25) " "Inferred latch for \"tmp\[22\]\" at extsgn.vhd(25)" {  } { { "extsgn.vhd" "" { Text "C:/Users/Gabriel Vasconcelos/Documents/OAC/trabfinal/extsgn.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544562507651 "|multiciclo|extsgn:sgnx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[23\] extsgn.vhd(25) " "Inferred latch for \"tmp\[23\]\" at extsgn.vhd(25)" {  } { { "extsgn.vhd" "" { Text "C:/Users/Gabriel Vasconcelos/Documents/OAC/trabfinal/extsgn.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544562507651 "|multiciclo|extsgn:sgnx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[24\] extsgn.vhd(25) " "Inferred latch for \"tmp\[24\]\" at extsgn.vhd(25)" {  } { { "extsgn.vhd" "" { Text "C:/Users/Gabriel Vasconcelos/Documents/OAC/trabfinal/extsgn.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544562507651 "|multiciclo|extsgn:sgnx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[25\] extsgn.vhd(25) " "Inferred latch for \"tmp\[25\]\" at extsgn.vhd(25)" {  } { { "extsgn.vhd" "" { Text "C:/Users/Gabriel Vasconcelos/Documents/OAC/trabfinal/extsgn.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544562507651 "|multiciclo|extsgn:sgnx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[26\] extsgn.vhd(25) " "Inferred latch for \"tmp\[26\]\" at extsgn.vhd(25)" {  } { { "extsgn.vhd" "" { Text "C:/Users/Gabriel Vasconcelos/Documents/OAC/trabfinal/extsgn.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544562507651 "|multiciclo|extsgn:sgnx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[27\] extsgn.vhd(25) " "Inferred latch for \"tmp\[27\]\" at extsgn.vhd(25)" {  } { { "extsgn.vhd" "" { Text "C:/Users/Gabriel Vasconcelos/Documents/OAC/trabfinal/extsgn.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544562507651 "|multiciclo|extsgn:sgnx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[28\] extsgn.vhd(25) " "Inferred latch for \"tmp\[28\]\" at extsgn.vhd(25)" {  } { { "extsgn.vhd" "" { Text "C:/Users/Gabriel Vasconcelos/Documents/OAC/trabfinal/extsgn.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544562507651 "|multiciclo|extsgn:sgnx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[29\] extsgn.vhd(25) " "Inferred latch for \"tmp\[29\]\" at extsgn.vhd(25)" {  } { { "extsgn.vhd" "" { Text "C:/Users/Gabriel Vasconcelos/Documents/OAC/trabfinal/extsgn.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544562507651 "|multiciclo|extsgn:sgnx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[30\] extsgn.vhd(25) " "Inferred latch for \"tmp\[30\]\" at extsgn.vhd(25)" {  } { { "extsgn.vhd" "" { Text "C:/Users/Gabriel Vasconcelos/Documents/OAC/trabfinal/extsgn.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544562507651 "|multiciclo|extsgn:sgnx"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[31\] extsgn.vhd(25) " "Inferred latch for \"tmp\[31\]\" at extsgn.vhd(25)" {  } { { "extsgn.vhd" "" { Text "C:/Users/Gabriel Vasconcelos/Documents/OAC/trabfinal/extsgn.vhd" 25 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544562507651 "|multiciclo|extsgn:sgnx"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "extbits extbits:bitx " "Elaborating entity \"extbits\" for hierarchy \"extbits:bitx\"" {  } { { "mips_multi.vhd" "bitx" { Text "C:/Users/Gabriel Vasconcelos/Documents/OAC/trabfinal/mips_multi.vhd" 275 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544562507654 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_4 mux_4:mux_ulaB " "Elaborating entity \"mux_4\" for hierarchy \"mux_4:mux_ulaB\"" {  } { { "mips_multi.vhd" "mux_ulaB" { Text "C:/Users/Gabriel Vasconcelos/Documents/OAC/trabfinal/mips_multi.vhd" 305 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544562507674 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_ctr alu_ctr:actr " "Elaborating entity \"alu_ctr\" for hierarchy \"alu_ctr:actr\"" {  } { { "mips_multi.vhd" "actr" { Text "C:/Users/Gabriel Vasconcelos/Documents/OAC/trabfinal/mips_multi.vhd" 318 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544562507689 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ulamips ulamips:alu " "Elaborating entity \"ulamips\" for hierarchy \"ulamips:alu\"" {  } { { "mips_multi.vhd" "alu" { Text "C:/Users/Gabriel Vasconcelos/Documents/OAC/trabfinal/mips_multi.vhd" 329 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544562507712 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "demux4 demux4:demux_sb " "Elaborating entity \"demux4\" for hierarchy \"demux4:demux_sb\"" {  } { { "mips_multi.vhd" "demux_sb" { Text "C:/Users/Gabriel Vasconcelos/Documents/OAC/trabfinal/mips_multi.vhd" 349 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544562507719 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "demux2 demux2:demux_sh " "Elaborating entity \"demux2\" for hierarchy \"demux2:demux_sh\"" {  } { { "mips_multi.vhd" "demux_sh" { Text "C:/Users/Gabriel Vasconcelos/Documents/OAC/trabfinal/mips_multi.vhd" 362 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544562507730 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_3 mux_3:mux_store " "Elaborating entity \"mux_3\" for hierarchy \"mux_3:mux_store\"" {  } { { "mips_multi.vhd" "mux_store" { Text "C:/Users/Gabriel Vasconcelos/Documents/OAC/trabfinal/mips_multi.vhd" 373 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544562507742 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mips_control mips_control:ctr_mips " "Elaborating entity \"mips_control\" for hierarchy \"mips_control:ctr_mips\"" {  } { { "mips_multi.vhd" "ctr_mips" { Text "C:/Users/Gabriel Vasconcelos/Documents/OAC/trabfinal/mips_multi.vhd" 397 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544562507756 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux8_4 mux8_4:mux_byte " "Elaborating entity \"mux8_4\" for hierarchy \"mux8_4:mux_byte\"" {  } { { "mips_multi.vhd" "mux_byte" { Text "C:/Users/Gabriel Vasconcelos/Documents/OAC/trabfinal/mips_multi.vhd" 423 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544562507760 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "extsgn8 extsgn8:sgnext8 " "Elaborating entity \"extsgn8\" for hierarchy \"extsgn8:sgnext8\"" {  } { { "mips_multi.vhd" "sgnext8" { Text "C:/Users/Gabriel Vasconcelos/Documents/OAC/trabfinal/mips_multi.vhd" 436 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544562507770 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[8\] extsgn8.vhd(24) " "Inferred latch for \"tmp\[8\]\" at extsgn8.vhd(24)" {  } { { "extsgn8.vhd" "" { Text "C:/Users/Gabriel Vasconcelos/Documents/OAC/trabfinal/extsgn8.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544562507785 "|multiciclo|extsgn8:sgnext8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[9\] extsgn8.vhd(24) " "Inferred latch for \"tmp\[9\]\" at extsgn8.vhd(24)" {  } { { "extsgn8.vhd" "" { Text "C:/Users/Gabriel Vasconcelos/Documents/OAC/trabfinal/extsgn8.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544562507785 "|multiciclo|extsgn8:sgnext8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[10\] extsgn8.vhd(24) " "Inferred latch for \"tmp\[10\]\" at extsgn8.vhd(24)" {  } { { "extsgn8.vhd" "" { Text "C:/Users/Gabriel Vasconcelos/Documents/OAC/trabfinal/extsgn8.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544562507785 "|multiciclo|extsgn8:sgnext8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[11\] extsgn8.vhd(24) " "Inferred latch for \"tmp\[11\]\" at extsgn8.vhd(24)" {  } { { "extsgn8.vhd" "" { Text "C:/Users/Gabriel Vasconcelos/Documents/OAC/trabfinal/extsgn8.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544562507785 "|multiciclo|extsgn8:sgnext8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[12\] extsgn8.vhd(24) " "Inferred latch for \"tmp\[12\]\" at extsgn8.vhd(24)" {  } { { "extsgn8.vhd" "" { Text "C:/Users/Gabriel Vasconcelos/Documents/OAC/trabfinal/extsgn8.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544562507786 "|multiciclo|extsgn8:sgnext8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[13\] extsgn8.vhd(24) " "Inferred latch for \"tmp\[13\]\" at extsgn8.vhd(24)" {  } { { "extsgn8.vhd" "" { Text "C:/Users/Gabriel Vasconcelos/Documents/OAC/trabfinal/extsgn8.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544562507786 "|multiciclo|extsgn8:sgnext8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[14\] extsgn8.vhd(24) " "Inferred latch for \"tmp\[14\]\" at extsgn8.vhd(24)" {  } { { "extsgn8.vhd" "" { Text "C:/Users/Gabriel Vasconcelos/Documents/OAC/trabfinal/extsgn8.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544562507786 "|multiciclo|extsgn8:sgnext8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[15\] extsgn8.vhd(24) " "Inferred latch for \"tmp\[15\]\" at extsgn8.vhd(24)" {  } { { "extsgn8.vhd" "" { Text "C:/Users/Gabriel Vasconcelos/Documents/OAC/trabfinal/extsgn8.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544562507786 "|multiciclo|extsgn8:sgnext8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[16\] extsgn8.vhd(24) " "Inferred latch for \"tmp\[16\]\" at extsgn8.vhd(24)" {  } { { "extsgn8.vhd" "" { Text "C:/Users/Gabriel Vasconcelos/Documents/OAC/trabfinal/extsgn8.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544562507786 "|multiciclo|extsgn8:sgnext8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[17\] extsgn8.vhd(24) " "Inferred latch for \"tmp\[17\]\" at extsgn8.vhd(24)" {  } { { "extsgn8.vhd" "" { Text "C:/Users/Gabriel Vasconcelos/Documents/OAC/trabfinal/extsgn8.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544562507786 "|multiciclo|extsgn8:sgnext8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[18\] extsgn8.vhd(24) " "Inferred latch for \"tmp\[18\]\" at extsgn8.vhd(24)" {  } { { "extsgn8.vhd" "" { Text "C:/Users/Gabriel Vasconcelos/Documents/OAC/trabfinal/extsgn8.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544562507786 "|multiciclo|extsgn8:sgnext8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[19\] extsgn8.vhd(24) " "Inferred latch for \"tmp\[19\]\" at extsgn8.vhd(24)" {  } { { "extsgn8.vhd" "" { Text "C:/Users/Gabriel Vasconcelos/Documents/OAC/trabfinal/extsgn8.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544562507786 "|multiciclo|extsgn8:sgnext8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[20\] extsgn8.vhd(24) " "Inferred latch for \"tmp\[20\]\" at extsgn8.vhd(24)" {  } { { "extsgn8.vhd" "" { Text "C:/Users/Gabriel Vasconcelos/Documents/OAC/trabfinal/extsgn8.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544562507786 "|multiciclo|extsgn8:sgnext8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[21\] extsgn8.vhd(24) " "Inferred latch for \"tmp\[21\]\" at extsgn8.vhd(24)" {  } { { "extsgn8.vhd" "" { Text "C:/Users/Gabriel Vasconcelos/Documents/OAC/trabfinal/extsgn8.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544562507786 "|multiciclo|extsgn8:sgnext8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[22\] extsgn8.vhd(24) " "Inferred latch for \"tmp\[22\]\" at extsgn8.vhd(24)" {  } { { "extsgn8.vhd" "" { Text "C:/Users/Gabriel Vasconcelos/Documents/OAC/trabfinal/extsgn8.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544562507786 "|multiciclo|extsgn8:sgnext8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[23\] extsgn8.vhd(24) " "Inferred latch for \"tmp\[23\]\" at extsgn8.vhd(24)" {  } { { "extsgn8.vhd" "" { Text "C:/Users/Gabriel Vasconcelos/Documents/OAC/trabfinal/extsgn8.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544562507786 "|multiciclo|extsgn8:sgnext8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[24\] extsgn8.vhd(24) " "Inferred latch for \"tmp\[24\]\" at extsgn8.vhd(24)" {  } { { "extsgn8.vhd" "" { Text "C:/Users/Gabriel Vasconcelos/Documents/OAC/trabfinal/extsgn8.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544562507786 "|multiciclo|extsgn8:sgnext8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[25\] extsgn8.vhd(24) " "Inferred latch for \"tmp\[25\]\" at extsgn8.vhd(24)" {  } { { "extsgn8.vhd" "" { Text "C:/Users/Gabriel Vasconcelos/Documents/OAC/trabfinal/extsgn8.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544562507786 "|multiciclo|extsgn8:sgnext8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[26\] extsgn8.vhd(24) " "Inferred latch for \"tmp\[26\]\" at extsgn8.vhd(24)" {  } { { "extsgn8.vhd" "" { Text "C:/Users/Gabriel Vasconcelos/Documents/OAC/trabfinal/extsgn8.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544562507786 "|multiciclo|extsgn8:sgnext8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[27\] extsgn8.vhd(24) " "Inferred latch for \"tmp\[27\]\" at extsgn8.vhd(24)" {  } { { "extsgn8.vhd" "" { Text "C:/Users/Gabriel Vasconcelos/Documents/OAC/trabfinal/extsgn8.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544562507787 "|multiciclo|extsgn8:sgnext8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[28\] extsgn8.vhd(24) " "Inferred latch for \"tmp\[28\]\" at extsgn8.vhd(24)" {  } { { "extsgn8.vhd" "" { Text "C:/Users/Gabriel Vasconcelos/Documents/OAC/trabfinal/extsgn8.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544562507787 "|multiciclo|extsgn8:sgnext8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[29\] extsgn8.vhd(24) " "Inferred latch for \"tmp\[29\]\" at extsgn8.vhd(24)" {  } { { "extsgn8.vhd" "" { Text "C:/Users/Gabriel Vasconcelos/Documents/OAC/trabfinal/extsgn8.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544562507787 "|multiciclo|extsgn8:sgnext8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[30\] extsgn8.vhd(24) " "Inferred latch for \"tmp\[30\]\" at extsgn8.vhd(24)" {  } { { "extsgn8.vhd" "" { Text "C:/Users/Gabriel Vasconcelos/Documents/OAC/trabfinal/extsgn8.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544562507787 "|multiciclo|extsgn8:sgnext8"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "tmp\[31\] extsgn8.vhd(24) " "Inferred latch for \"tmp\[31\]\" at extsgn8.vhd(24)" {  } { { "extsgn8.vhd" "" { Text "C:/Users/Gabriel Vasconcelos/Documents/OAC/trabfinal/extsgn8.vhd" 24 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1544562507787 "|multiciclo|extsgn8:sgnext8"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux16_2 mux16_2:mux_half " "Elaborating entity \"mux16_2\" for hierarchy \"mux16_2:mux_half\"" {  } { { "mips_multi.vhd" "mux_half" { Text "C:/Users/Gabriel Vasconcelos/Documents/OAC/trabfinal/mips_multi.vhd" 447 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544562507789 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "breg:bcoreg\|breg32_rtl_0 " "Inferred RAM node \"breg:bcoreg\|breg32_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Quartus II" 0 -1 1544562508585 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "breg:bcoreg\|breg32_rtl_1 " "Inferred RAM node \"breg:bcoreg\|breg32_rtl_1\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "Quartus II" 0 -1 1544562508587 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "breg:bcoreg\|breg32_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"breg:bcoreg\|breg32_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1544562509686 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1544562509686 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1544562509686 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1544562509686 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1544562509686 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1544562509686 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1544562509686 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1544562509686 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1544562509686 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1544562509686 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1544562509686 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1544562509686 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1544562509686 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1544562509686 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/multiciclo.ram0_breg_9a0f9e64.hdl.mif " "Parameter INIT_FILE set to db/multiciclo.ram0_breg_9a0f9e64.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1544562509686 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1544562509686 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "breg:bcoreg\|breg32_rtl_1 " "Inferred altsyncram megafunction from the following design logic: \"breg:bcoreg\|breg32_rtl_1\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1544562509686 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1544562509686 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 5 " "Parameter WIDTHAD_A set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1544562509686 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 32 " "Parameter NUMWORDS_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1544562509686 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1544562509686 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 5 " "Parameter WIDTHAD_B set to 5" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1544562509686 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 32 " "Parameter NUMWORDS_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1544562509686 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1544562509686 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1544562509686 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1544562509686 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1544562509686 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1544562509686 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1544562509686 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1544562509686 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/multiciclo.ram0_breg_9a0f9e64.hdl.mif " "Parameter INIT_FILE set to db/multiciclo.ram0_breg_9a0f9e64.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1544562509686 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1544562509686 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1544562509686 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "breg:bcoreg\|altsyncram:breg32_rtl_0 " "Elaborated megafunction instantiation \"breg:bcoreg\|altsyncram:breg32_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1544562509726 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "breg:bcoreg\|altsyncram:breg32_rtl_0 " "Instantiated megafunction \"breg:bcoreg\|altsyncram:breg32_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544562509726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544562509726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 5 " "Parameter \"WIDTHAD_A\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544562509726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 32 " "Parameter \"NUMWORDS_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544562509726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544562509726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 5 " "Parameter \"WIDTHAD_B\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544562509726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 32 " "Parameter \"NUMWORDS_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544562509726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544562509726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544562509726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544562509726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544562509726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544562509726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544562509726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544562509726 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/multiciclo.ram0_breg_9a0f9e64.hdl.mif " "Parameter \"INIT_FILE\" = \"db/multiciclo.ram0_breg_9a0f9e64.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1544562509726 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1544562509726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_dbi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_dbi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_dbi1 " "Found entity 1: altsyncram_dbi1" {  } { { "db/altsyncram_dbi1.tdf" "" { Text "C:/Users/Gabriel Vasconcelos/Documents/OAC/trabfinal/db/altsyncram_dbi1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1544562509803 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1544562509803 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "Saida_Primeiro_7seg\[0\] VCC " "Pin \"Saida_Primeiro_7seg\[0\]\" is stuck at VCC" {  } { { "mips_multi.vhd" "" { Text "C:/Users/Gabriel Vasconcelos/Documents/OAC/trabfinal/mips_multi.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1544562512164 "|multiciclo|Saida_Primeiro_7seg[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Saida_Segundo_7seg\[0\] VCC " "Pin \"Saida_Segundo_7seg\[0\]\" is stuck at VCC" {  } { { "mips_multi.vhd" "" { Text "C:/Users/Gabriel Vasconcelos/Documents/OAC/trabfinal/mips_multi.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1544562512164 "|multiciclo|Saida_Segundo_7seg[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Saida_Terceiro_7seg\[0\] VCC " "Pin \"Saida_Terceiro_7seg\[0\]\" is stuck at VCC" {  } { { "mips_multi.vhd" "" { Text "C:/Users/Gabriel Vasconcelos/Documents/OAC/trabfinal/mips_multi.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1544562512164 "|multiciclo|Saida_Terceiro_7seg[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Saida_Quarto_7seg\[0\] VCC " "Pin \"Saida_Quarto_7seg\[0\]\" is stuck at VCC" {  } { { "mips_multi.vhd" "" { Text "C:/Users/Gabriel Vasconcelos/Documents/OAC/trabfinal/mips_multi.vhd" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1544562512164 "|multiciclo|Saida_Quarto_7seg[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Saida_Quinto_7seg\[0\] VCC " "Pin \"Saida_Quinto_7seg\[0\]\" is stuck at VCC" {  } { { "mips_multi.vhd" "" { Text "C:/Users/Gabriel Vasconcelos/Documents/OAC/trabfinal/mips_multi.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1544562512164 "|multiciclo|Saida_Quinto_7seg[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Saida_Sexto_7seg\[0\] VCC " "Pin \"Saida_Sexto_7seg\[0\]\" is stuck at VCC" {  } { { "mips_multi.vhd" "" { Text "C:/Users/Gabriel Vasconcelos/Documents/OAC/trabfinal/mips_multi.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1544562512164 "|multiciclo|Saida_Sexto_7seg[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Saida_Setimo_7seg\[0\] VCC " "Pin \"Saida_Setimo_7seg\[0\]\" is stuck at VCC" {  } { { "mips_multi.vhd" "" { Text "C:/Users/Gabriel Vasconcelos/Documents/OAC/trabfinal/mips_multi.vhd" 23 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1544562512164 "|multiciclo|Saida_Setimo_7seg[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "Saida_Oitavo_7seg\[0\] VCC " "Pin \"Saida_Oitavo_7seg\[0\]\" is stuck at VCC" {  } { { "mips_multi.vhd" "" { Text "C:/Users/Gabriel Vasconcelos/Documents/OAC/trabfinal/mips_multi.vhd" 24 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1544562512164 "|multiciclo|Saida_Oitavo_7seg[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1544562512164 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1544562516675 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1544562516675 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1597 " "Implemented 1597 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1544562517190 ""} { "Info" "ICUT_CUT_TM_OPINS" "97 " "Implemented 97 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1544562517190 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1399 " "Implemented 1399 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1544562517190 ""} { "Info" "ICUT_CUT_TM_RAMS" "96 " "Implemented 96 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1544562517190 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1544562517190 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 13 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 13 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4689 " "Peak virtual memory: 4689 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1544562517312 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 11 19:08:37 2018 " "Processing ended: Tue Dec 11 19:08:37 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1544562517312 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1544562517312 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1544562517312 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1544562517312 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1544562518892 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1544562518893 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 11 19:08:38 2018 " "Processing started: Tue Dec 11 19:08:38 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1544562518893 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1544562518893 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off multiciclo -c multiciclo " "Command: quartus_fit --read_settings_files=off --write_settings_files=off multiciclo -c multiciclo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1544562518893 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1544562519007 ""}
{ "Info" "0" "" "Project  = multiciclo" {  } {  } 0 0 "Project  = multiciclo" 0 0 "Fitter" 0 0 1544562519008 ""}
{ "Info" "0" "" "Revision = multiciclo" {  } {  } 0 0 "Revision = multiciclo" 0 0 "Fitter" 0 0 1544562519008 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1544562519170 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "multiciclo EP2C70F896C6 " "Selected device EP2C70F896C6 for design \"multiciclo\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1544562519188 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1544562519223 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1544562519223 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1544562519379 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1544562519396 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" {  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1544562520457 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ G7 " "Pin ~ASDO~ is reserved at location G7" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gabriel Vasconcelos/Documents/OAC/trabfinal/" { { 0 { 0 ""} 0 3760 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1544562520461 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ K9 " "Pin ~nCSO~ is reserved at location K9" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gabriel Vasconcelos/Documents/OAC/trabfinal/" { { 0 { 0 ""} 0 3761 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1544562520461 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS195p/nCEO~ AD25 " "Pin ~LVDS195p/nCEO~ is reserved at location AD25" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~LVDS195p/nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS195p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gabriel Vasconcelos/Documents/OAC/trabfinal/" { { 0 { 0 ""} 0 3762 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1544562520461 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1544562520461 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1544562520470 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "32 102 " "No exact pin location assignment(s) for 32 pins of 102 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[0\] " "Pin data\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data[0] } } } { "mips_multi.vhd" "" { Text "C:/Users/Gabriel Vasconcelos/Documents/OAC/trabfinal/mips_multi.vhd" 15 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gabriel Vasconcelos/Documents/OAC/trabfinal/" { { 0 { 0 ""} 0 56 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1544562520677 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[1\] " "Pin data\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data[1] } } } { "mips_multi.vhd" "" { Text "C:/Users/Gabriel Vasconcelos/Documents/OAC/trabfinal/mips_multi.vhd" 15 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gabriel Vasconcelos/Documents/OAC/trabfinal/" { { 0 { 0 ""} 0 57 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1544562520677 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[2\] " "Pin data\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data[2] } } } { "mips_multi.vhd" "" { Text "C:/Users/Gabriel Vasconcelos/Documents/OAC/trabfinal/mips_multi.vhd" 15 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gabriel Vasconcelos/Documents/OAC/trabfinal/" { { 0 { 0 ""} 0 58 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1544562520677 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[3\] " "Pin data\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data[3] } } } { "mips_multi.vhd" "" { Text "C:/Users/Gabriel Vasconcelos/Documents/OAC/trabfinal/mips_multi.vhd" 15 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gabriel Vasconcelos/Documents/OAC/trabfinal/" { { 0 { 0 ""} 0 59 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1544562520677 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[4\] " "Pin data\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data[4] } } } { "mips_multi.vhd" "" { Text "C:/Users/Gabriel Vasconcelos/Documents/OAC/trabfinal/mips_multi.vhd" 15 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gabriel Vasconcelos/Documents/OAC/trabfinal/" { { 0 { 0 ""} 0 60 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1544562520677 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[5\] " "Pin data\[5\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data[5] } } } { "mips_multi.vhd" "" { Text "C:/Users/Gabriel Vasconcelos/Documents/OAC/trabfinal/mips_multi.vhd" 15 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gabriel Vasconcelos/Documents/OAC/trabfinal/" { { 0 { 0 ""} 0 61 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1544562520677 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[6\] " "Pin data\[6\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data[6] } } } { "mips_multi.vhd" "" { Text "C:/Users/Gabriel Vasconcelos/Documents/OAC/trabfinal/mips_multi.vhd" 15 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gabriel Vasconcelos/Documents/OAC/trabfinal/" { { 0 { 0 ""} 0 62 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1544562520677 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[7\] " "Pin data\[7\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data[7] } } } { "mips_multi.vhd" "" { Text "C:/Users/Gabriel Vasconcelos/Documents/OAC/trabfinal/mips_multi.vhd" 15 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gabriel Vasconcelos/Documents/OAC/trabfinal/" { { 0 { 0 ""} 0 63 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1544562520677 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[8\] " "Pin data\[8\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data[8] } } } { "mips_multi.vhd" "" { Text "C:/Users/Gabriel Vasconcelos/Documents/OAC/trabfinal/mips_multi.vhd" 15 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gabriel Vasconcelos/Documents/OAC/trabfinal/" { { 0 { 0 ""} 0 64 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1544562520677 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[9\] " "Pin data\[9\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data[9] } } } { "mips_multi.vhd" "" { Text "C:/Users/Gabriel Vasconcelos/Documents/OAC/trabfinal/mips_multi.vhd" 15 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gabriel Vasconcelos/Documents/OAC/trabfinal/" { { 0 { 0 ""} 0 65 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1544562520677 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[10\] " "Pin data\[10\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data[10] } } } { "mips_multi.vhd" "" { Text "C:/Users/Gabriel Vasconcelos/Documents/OAC/trabfinal/mips_multi.vhd" 15 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gabriel Vasconcelos/Documents/OAC/trabfinal/" { { 0 { 0 ""} 0 66 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1544562520677 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[11\] " "Pin data\[11\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data[11] } } } { "mips_multi.vhd" "" { Text "C:/Users/Gabriel Vasconcelos/Documents/OAC/trabfinal/mips_multi.vhd" 15 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gabriel Vasconcelos/Documents/OAC/trabfinal/" { { 0 { 0 ""} 0 67 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1544562520677 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[12\] " "Pin data\[12\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data[12] } } } { "mips_multi.vhd" "" { Text "C:/Users/Gabriel Vasconcelos/Documents/OAC/trabfinal/mips_multi.vhd" 15 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gabriel Vasconcelos/Documents/OAC/trabfinal/" { { 0 { 0 ""} 0 68 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1544562520677 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[13\] " "Pin data\[13\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data[13] } } } { "mips_multi.vhd" "" { Text "C:/Users/Gabriel Vasconcelos/Documents/OAC/trabfinal/mips_multi.vhd" 15 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gabriel Vasconcelos/Documents/OAC/trabfinal/" { { 0 { 0 ""} 0 69 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1544562520677 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[14\] " "Pin data\[14\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data[14] } } } { "mips_multi.vhd" "" { Text "C:/Users/Gabriel Vasconcelos/Documents/OAC/trabfinal/mips_multi.vhd" 15 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gabriel Vasconcelos/Documents/OAC/trabfinal/" { { 0 { 0 ""} 0 70 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1544562520677 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[15\] " "Pin data\[15\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data[15] } } } { "mips_multi.vhd" "" { Text "C:/Users/Gabriel Vasconcelos/Documents/OAC/trabfinal/mips_multi.vhd" 15 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gabriel Vasconcelos/Documents/OAC/trabfinal/" { { 0 { 0 ""} 0 71 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1544562520677 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[16\] " "Pin data\[16\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data[16] } } } { "mips_multi.vhd" "" { Text "C:/Users/Gabriel Vasconcelos/Documents/OAC/trabfinal/mips_multi.vhd" 15 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gabriel Vasconcelos/Documents/OAC/trabfinal/" { { 0 { 0 ""} 0 72 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1544562520677 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[17\] " "Pin data\[17\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data[17] } } } { "mips_multi.vhd" "" { Text "C:/Users/Gabriel Vasconcelos/Documents/OAC/trabfinal/mips_multi.vhd" 15 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gabriel Vasconcelos/Documents/OAC/trabfinal/" { { 0 { 0 ""} 0 73 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1544562520677 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[18\] " "Pin data\[18\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data[18] } } } { "mips_multi.vhd" "" { Text "C:/Users/Gabriel Vasconcelos/Documents/OAC/trabfinal/mips_multi.vhd" 15 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gabriel Vasconcelos/Documents/OAC/trabfinal/" { { 0 { 0 ""} 0 74 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1544562520677 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[19\] " "Pin data\[19\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data[19] } } } { "mips_multi.vhd" "" { Text "C:/Users/Gabriel Vasconcelos/Documents/OAC/trabfinal/mips_multi.vhd" 15 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gabriel Vasconcelos/Documents/OAC/trabfinal/" { { 0 { 0 ""} 0 75 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1544562520677 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[20\] " "Pin data\[20\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data[20] } } } { "mips_multi.vhd" "" { Text "C:/Users/Gabriel Vasconcelos/Documents/OAC/trabfinal/mips_multi.vhd" 15 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gabriel Vasconcelos/Documents/OAC/trabfinal/" { { 0 { 0 ""} 0 76 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1544562520677 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[21\] " "Pin data\[21\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data[21] } } } { "mips_multi.vhd" "" { Text "C:/Users/Gabriel Vasconcelos/Documents/OAC/trabfinal/mips_multi.vhd" 15 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gabriel Vasconcelos/Documents/OAC/trabfinal/" { { 0 { 0 ""} 0 77 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1544562520677 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[22\] " "Pin data\[22\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data[22] } } } { "mips_multi.vhd" "" { Text "C:/Users/Gabriel Vasconcelos/Documents/OAC/trabfinal/mips_multi.vhd" 15 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gabriel Vasconcelos/Documents/OAC/trabfinal/" { { 0 { 0 ""} 0 78 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1544562520677 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[23\] " "Pin data\[23\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data[23] } } } { "mips_multi.vhd" "" { Text "C:/Users/Gabriel Vasconcelos/Documents/OAC/trabfinal/mips_multi.vhd" 15 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gabriel Vasconcelos/Documents/OAC/trabfinal/" { { 0 { 0 ""} 0 79 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1544562520677 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[24\] " "Pin data\[24\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data[24] } } } { "mips_multi.vhd" "" { Text "C:/Users/Gabriel Vasconcelos/Documents/OAC/trabfinal/mips_multi.vhd" 15 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gabriel Vasconcelos/Documents/OAC/trabfinal/" { { 0 { 0 ""} 0 80 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1544562520677 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[25\] " "Pin data\[25\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data[25] } } } { "mips_multi.vhd" "" { Text "C:/Users/Gabriel Vasconcelos/Documents/OAC/trabfinal/mips_multi.vhd" 15 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gabriel Vasconcelos/Documents/OAC/trabfinal/" { { 0 { 0 ""} 0 81 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1544562520677 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[26\] " "Pin data\[26\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data[26] } } } { "mips_multi.vhd" "" { Text "C:/Users/Gabriel Vasconcelos/Documents/OAC/trabfinal/mips_multi.vhd" 15 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gabriel Vasconcelos/Documents/OAC/trabfinal/" { { 0 { 0 ""} 0 82 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1544562520677 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[27\] " "Pin data\[27\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data[27] } } } { "mips_multi.vhd" "" { Text "C:/Users/Gabriel Vasconcelos/Documents/OAC/trabfinal/mips_multi.vhd" 15 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gabriel Vasconcelos/Documents/OAC/trabfinal/" { { 0 { 0 ""} 0 83 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1544562520677 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[28\] " "Pin data\[28\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data[28] } } } { "mips_multi.vhd" "" { Text "C:/Users/Gabriel Vasconcelos/Documents/OAC/trabfinal/mips_multi.vhd" 15 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gabriel Vasconcelos/Documents/OAC/trabfinal/" { { 0 { 0 ""} 0 84 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1544562520677 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[29\] " "Pin data\[29\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data[29] } } } { "mips_multi.vhd" "" { Text "C:/Users/Gabriel Vasconcelos/Documents/OAC/trabfinal/mips_multi.vhd" 15 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gabriel Vasconcelos/Documents/OAC/trabfinal/" { { 0 { 0 ""} 0 85 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1544562520677 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[30\] " "Pin data\[30\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data[30] } } } { "mips_multi.vhd" "" { Text "C:/Users/Gabriel Vasconcelos/Documents/OAC/trabfinal/mips_multi.vhd" 15 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gabriel Vasconcelos/Documents/OAC/trabfinal/" { { 0 { 0 ""} 0 86 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1544562520677 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "data\[31\] " "Pin data\[31\] not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { data[31] } } } { "mips_multi.vhd" "" { Text "C:/Users/Gabriel Vasconcelos/Documents/OAC/trabfinal/mips_multi.vhd" 15 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { data[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gabriel Vasconcelos/Documents/OAC/trabfinal/" { { 0 { 0 ""} 0 87 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1544562520677 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1544562520677 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "multiciclo.sdc " "Synopsys Design Constraints File file not found: 'multiciclo.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1544562520912 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1544562520913 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1544562520934 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_rom (placed in PIN E16 (CLK8, LVDSCLK4n, Input)) " "Automatically promoted node clk_rom (placed in PIN E16 (CLK8, LVDSCLK4n, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G10 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G10" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1544562521056 ""}  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { clk_rom } } } { "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.0sp1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk_rom" } } } } { "mips_multi.vhd" "" { Text "C:/Users/Gabriel Vasconcelos/Documents/OAC/trabfinal/mips_multi.vhd" 12 0 0 } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk_rom } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/Gabriel Vasconcelos/Documents/OAC/trabfinal/" { { 0 { 0 ""} 0 153 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1544562521056 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1544562521269 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1544562521270 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1544562521271 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1544562521273 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1544562521275 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1544562521276 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1544562521276 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1544562521278 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1544562521279 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1544562521282 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1544562521282 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "32 unused 3.3V 0 32 0 " "Number of I/O pins in group: 32 (unused VREF, 3.3V VCCIO, 0 input, 32 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1544562521295 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1544562521295 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1544562521295 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 0 85 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  85 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1544562521297 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 3.3V 42 37 " "I/O bank number 2 does not use VREF pins and has 3.3V VCCIO pins. 42 total pin(s) used --  37 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1544562521297 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 72 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  72 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1544562521297 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 1 73 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  73 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1544562521297 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 85 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  85 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1544562521297 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 5 76 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  76 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1544562521297 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use 3.3V 11 63 " "I/O bank number 7 does not use VREF pins and has 3.3V VCCIO pins. 11 total pin(s) used --  63 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1544562521297 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use 3.3V 14 58 " "I/O bank number 8 does not use VREF pins and has 3.3V VCCIO pins. 14 total pin(s) used --  58 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1544562521297 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1544562521297 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1544562521297 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1544562521373 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1544562524975 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1544562525708 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1544562525726 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1544562531130 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:05 " "Fitter placement operations ending: elapsed time is 00:00:05" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1544562531130 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1544562531385 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "24 X60_Y13 X71_Y25 " "Router estimated peak interconnect usage is 24% of the available device resources in the region that extends from location X60_Y13 to location X71_Y25" {  } { { "loc" "" { Generic "C:/Users/Gabriel Vasconcelos/Documents/OAC/trabfinal/" { { 1 { 0 "Router estimated peak interconnect usage is 24% of the available device resources in the region that extends from location X60_Y13 to location X71_Y25"} { { 11 { 0 "Router estimated peak interconnect usage is 24% of the available device resources in the region that extends from location X60_Y13 to location X71_Y25"} 60 13 12 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1544562534923 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1544562534923 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:07 " "Fitter routing operations ending: elapsed time is 00:00:07" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1544562540126 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1544562540128 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1544562540128 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "1.97 " "Total time spent on timing analysis during the Fitter is 1.97 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1544562540193 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1544562540199 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "97 " "Found 97 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data\[0\] 0 " "Pin \"data\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1544562540242 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data\[1\] 0 " "Pin \"data\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1544562540242 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data\[2\] 0 " "Pin \"data\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1544562540242 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data\[3\] 0 " "Pin \"data\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1544562540242 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data\[4\] 0 " "Pin \"data\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1544562540242 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data\[5\] 0 " "Pin \"data\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1544562540242 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data\[6\] 0 " "Pin \"data\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1544562540242 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data\[7\] 0 " "Pin \"data\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1544562540242 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data\[8\] 0 " "Pin \"data\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1544562540242 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data\[9\] 0 " "Pin \"data\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1544562540242 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data\[10\] 0 " "Pin \"data\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1544562540242 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data\[11\] 0 " "Pin \"data\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1544562540242 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data\[12\] 0 " "Pin \"data\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1544562540242 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data\[13\] 0 " "Pin \"data\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1544562540242 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data\[14\] 0 " "Pin \"data\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1544562540242 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data\[15\] 0 " "Pin \"data\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1544562540242 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data\[16\] 0 " "Pin \"data\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1544562540242 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data\[17\] 0 " "Pin \"data\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1544562540242 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data\[18\] 0 " "Pin \"data\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1544562540242 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data\[19\] 0 " "Pin \"data\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1544562540242 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data\[20\] 0 " "Pin \"data\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1544562540242 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data\[21\] 0 " "Pin \"data\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1544562540242 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data\[22\] 0 " "Pin \"data\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1544562540242 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data\[23\] 0 " "Pin \"data\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1544562540242 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data\[24\] 0 " "Pin \"data\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1544562540242 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data\[25\] 0 " "Pin \"data\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1544562540242 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data\[26\] 0 " "Pin \"data\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1544562540242 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data\[27\] 0 " "Pin \"data\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1544562540242 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data\[28\] 0 " "Pin \"data\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1544562540242 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data\[29\] 0 " "Pin \"data\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1544562540242 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data\[30\] 0 " "Pin \"data\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1544562540242 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "data\[31\] 0 " "Pin \"data\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1544562540242 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Saida_Primeiro_7seg\[0\] 0 " "Pin \"Saida_Primeiro_7seg\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1544562540242 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Saida_Primeiro_7seg\[1\] 0 " "Pin \"Saida_Primeiro_7seg\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1544562540242 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Saida_Primeiro_7seg\[2\] 0 " "Pin \"Saida_Primeiro_7seg\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1544562540242 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Saida_Primeiro_7seg\[3\] 0 " "Pin \"Saida_Primeiro_7seg\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1544562540242 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Saida_Primeiro_7seg\[4\] 0 " "Pin \"Saida_Primeiro_7seg\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1544562540242 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Saida_Primeiro_7seg\[5\] 0 " "Pin \"Saida_Primeiro_7seg\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1544562540242 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Saida_Primeiro_7seg\[6\] 0 " "Pin \"Saida_Primeiro_7seg\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1544562540242 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Saida_Primeiro_7seg\[7\] 0 " "Pin \"Saida_Primeiro_7seg\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1544562540242 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Saida_Segundo_7seg\[0\] 0 " "Pin \"Saida_Segundo_7seg\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1544562540242 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Saida_Segundo_7seg\[1\] 0 " "Pin \"Saida_Segundo_7seg\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1544562540242 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Saida_Segundo_7seg\[2\] 0 " "Pin \"Saida_Segundo_7seg\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1544562540242 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Saida_Segundo_7seg\[3\] 0 " "Pin \"Saida_Segundo_7seg\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1544562540242 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Saida_Segundo_7seg\[4\] 0 " "Pin \"Saida_Segundo_7seg\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1544562540242 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Saida_Segundo_7seg\[5\] 0 " "Pin \"Saida_Segundo_7seg\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1544562540242 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Saida_Segundo_7seg\[6\] 0 " "Pin \"Saida_Segundo_7seg\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1544562540242 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Saida_Segundo_7seg\[7\] 0 " "Pin \"Saida_Segundo_7seg\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1544562540242 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Saida_Terceiro_7seg\[0\] 0 " "Pin \"Saida_Terceiro_7seg\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1544562540242 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Saida_Terceiro_7seg\[1\] 0 " "Pin \"Saida_Terceiro_7seg\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1544562540242 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Saida_Terceiro_7seg\[2\] 0 " "Pin \"Saida_Terceiro_7seg\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1544562540242 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Saida_Terceiro_7seg\[3\] 0 " "Pin \"Saida_Terceiro_7seg\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1544562540242 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Saida_Terceiro_7seg\[4\] 0 " "Pin \"Saida_Terceiro_7seg\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1544562540242 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Saida_Terceiro_7seg\[5\] 0 " "Pin \"Saida_Terceiro_7seg\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1544562540242 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Saida_Terceiro_7seg\[6\] 0 " "Pin \"Saida_Terceiro_7seg\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1544562540242 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Saida_Terceiro_7seg\[7\] 0 " "Pin \"Saida_Terceiro_7seg\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1544562540242 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Saida_Quarto_7seg\[0\] 0 " "Pin \"Saida_Quarto_7seg\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1544562540242 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Saida_Quarto_7seg\[1\] 0 " "Pin \"Saida_Quarto_7seg\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1544562540242 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Saida_Quarto_7seg\[2\] 0 " "Pin \"Saida_Quarto_7seg\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1544562540242 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Saida_Quarto_7seg\[3\] 0 " "Pin \"Saida_Quarto_7seg\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1544562540242 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Saida_Quarto_7seg\[4\] 0 " "Pin \"Saida_Quarto_7seg\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1544562540242 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Saida_Quarto_7seg\[5\] 0 " "Pin \"Saida_Quarto_7seg\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1544562540242 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Saida_Quarto_7seg\[6\] 0 " "Pin \"Saida_Quarto_7seg\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1544562540242 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Saida_Quarto_7seg\[7\] 0 " "Pin \"Saida_Quarto_7seg\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1544562540242 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Saida_Quinto_7seg\[0\] 0 " "Pin \"Saida_Quinto_7seg\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1544562540242 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Saida_Quinto_7seg\[1\] 0 " "Pin \"Saida_Quinto_7seg\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1544562540242 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Saida_Quinto_7seg\[2\] 0 " "Pin \"Saida_Quinto_7seg\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1544562540242 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Saida_Quinto_7seg\[3\] 0 " "Pin \"Saida_Quinto_7seg\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1544562540242 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Saida_Quinto_7seg\[4\] 0 " "Pin \"Saida_Quinto_7seg\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1544562540242 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Saida_Quinto_7seg\[5\] 0 " "Pin \"Saida_Quinto_7seg\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1544562540242 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Saida_Quinto_7seg\[6\] 0 " "Pin \"Saida_Quinto_7seg\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1544562540242 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Saida_Quinto_7seg\[7\] 0 " "Pin \"Saida_Quinto_7seg\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1544562540242 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Saida_Sexto_7seg\[0\] 0 " "Pin \"Saida_Sexto_7seg\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1544562540242 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Saida_Sexto_7seg\[1\] 0 " "Pin \"Saida_Sexto_7seg\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1544562540242 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Saida_Sexto_7seg\[2\] 0 " "Pin \"Saida_Sexto_7seg\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1544562540242 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Saida_Sexto_7seg\[3\] 0 " "Pin \"Saida_Sexto_7seg\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1544562540242 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Saida_Sexto_7seg\[4\] 0 " "Pin \"Saida_Sexto_7seg\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1544562540242 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Saida_Sexto_7seg\[5\] 0 " "Pin \"Saida_Sexto_7seg\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1544562540242 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Saida_Sexto_7seg\[6\] 0 " "Pin \"Saida_Sexto_7seg\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1544562540242 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Saida_Sexto_7seg\[7\] 0 " "Pin \"Saida_Sexto_7seg\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1544562540242 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Saida_Setimo_7seg\[0\] 0 " "Pin \"Saida_Setimo_7seg\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1544562540242 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Saida_Setimo_7seg\[1\] 0 " "Pin \"Saida_Setimo_7seg\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1544562540242 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Saida_Setimo_7seg\[2\] 0 " "Pin \"Saida_Setimo_7seg\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1544562540242 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Saida_Setimo_7seg\[3\] 0 " "Pin \"Saida_Setimo_7seg\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1544562540242 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Saida_Setimo_7seg\[4\] 0 " "Pin \"Saida_Setimo_7seg\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1544562540242 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Saida_Setimo_7seg\[5\] 0 " "Pin \"Saida_Setimo_7seg\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1544562540242 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Saida_Setimo_7seg\[6\] 0 " "Pin \"Saida_Setimo_7seg\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1544562540242 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Saida_Setimo_7seg\[7\] 0 " "Pin \"Saida_Setimo_7seg\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1544562540242 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Saida_Oitavo_7seg\[0\] 0 " "Pin \"Saida_Oitavo_7seg\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1544562540242 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Saida_Oitavo_7seg\[1\] 0 " "Pin \"Saida_Oitavo_7seg\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1544562540242 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Saida_Oitavo_7seg\[2\] 0 " "Pin \"Saida_Oitavo_7seg\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1544562540242 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Saida_Oitavo_7seg\[3\] 0 " "Pin \"Saida_Oitavo_7seg\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1544562540242 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Saida_Oitavo_7seg\[4\] 0 " "Pin \"Saida_Oitavo_7seg\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1544562540242 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Saida_Oitavo_7seg\[5\] 0 " "Pin \"Saida_Oitavo_7seg\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1544562540242 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Saida_Oitavo_7seg\[6\] 0 " "Pin \"Saida_Oitavo_7seg\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1544562540242 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Saida_Oitavo_7seg\[7\] 0 " "Pin \"Saida_Oitavo_7seg\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1544562540242 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_clk 0 " "Pin \"led_clk\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1544562540242 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1544562540242 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1544562540820 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1544562540903 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1544562541519 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1544562542144 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1544562542167 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1544562542380 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Gabriel Vasconcelos/Documents/OAC/trabfinal/output_files/multiciclo.fit.smsg " "Generated suppressed messages file C:/Users/Gabriel Vasconcelos/Documents/OAC/trabfinal/output_files/multiciclo.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1544562542603 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5017 " "Peak virtual memory: 5017 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1544562543337 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 11 19:09:03 2018 " "Processing ended: Tue Dec 11 19:09:03 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1544562543337 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:25 " "Elapsed time: 00:00:25" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1544562543337 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:24 " "Total CPU time (on all processors): 00:00:24" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1544562543337 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1544562543337 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1544562544645 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1544562544645 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 11 19:09:04 2018 " "Processing started: Tue Dec 11 19:09:04 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1544562544645 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1544562544645 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off multiciclo -c multiciclo " "Command: quartus_asm --read_settings_files=off --write_settings_files=off multiciclo -c multiciclo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1544562544645 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1544562547339 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1544562547474 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4594 " "Peak virtual memory: 4594 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1544562548525 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 11 19:09:08 2018 " "Processing ended: Tue Dec 11 19:09:08 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1544562548525 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1544562548525 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1544562548525 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1544562548525 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1544562549258 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1544562550201 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1544562550202 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 11 19:09:09 2018 " "Processing started: Tue Dec 11 19:09:09 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1544562550202 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1544562550202 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta multiciclo -c multiciclo " "Command: quartus_sta multiciclo -c multiciclo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1544562550202 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1544562550331 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1544562550527 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1544562550566 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1544562550566 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "multiciclo.sdc " "Synopsys Design Constraints File file not found: 'multiciclo.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1544562550842 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1544562550843 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1544562550847 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk_rom clk_rom " "create_clock -period 1.000 -name clk_rom clk_rom" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1544562550847 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1544562550847 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1544562550855 ""}
{ "Info" "0" "" "Analyzing Slow Model" {  } {  } 0 0 "Analyzing Slow Model" 0 0 "Quartus II" 0 0 1544562550873 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1544562550892 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -13.407 " "Worst-case setup slack is -13.407" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1544562550902 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1544562550902 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -13.407     -1842.449 clk  " "  -13.407     -1842.449 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1544562550902 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.273      -223.058 clk_rom  " "   -3.273      -223.058 clk_rom " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1544562550902 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1544562550902 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.442 " "Worst-case hold slack is 0.442" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1544562550916 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1544562550916 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.442         0.000 clk  " "    0.442         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1544562550916 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.314         0.000 clk_rom  " "    2.314         0.000 clk_rom " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1544562550916 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1544562550916 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1544562550920 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1544562550929 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.000 " "Worst-case minimum pulse width slack is -2.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1544562550933 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1544562550933 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.000      -345.380 clk_rom  " "   -2.000      -345.380 clk_rom " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1544562550933 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.627      -737.322 clk  " "   -1.627      -737.322 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1544562550933 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1544562550933 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1544562551173 ""}
{ "Info" "0" "" "Analyzing Fast Model" {  } {  } 0 0 "Analyzing Fast Model" 0 0 "Quartus II" 0 0 1544562551178 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1544562551310 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.473 " "Worst-case setup slack is -5.473" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1544562551327 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1544562551327 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.473      -770.622 clk  " "   -5.473      -770.622 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1544562551327 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.460       -79.705 clk_rom  " "   -1.460       -79.705 clk_rom " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1544562551327 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1544562551327 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.190 " "Worst-case hold slack is 0.190" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1544562551347 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1544562551347 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.190         0.000 clk  " "    0.190         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1544562551347 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.856         0.000 clk_rom  " "    0.856         0.000 clk_rom " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1544562551347 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1544562551347 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1544562551361 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1544562551373 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.000 " "Worst-case minimum pulse width slack is -2.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1544562551387 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1544562551387 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.000      -345.380 clk_rom  " "   -2.000      -345.380 clk_rom " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1544562551387 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.627      -737.322 clk  " "   -1.627      -737.322 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1544562551387 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1544562551387 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Quartus II" 0 -1 1544562551590 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1544562551701 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1544562551715 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4597 " "Peak virtual memory: 4597 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1544562551938 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 11 19:09:11 2018 " "Processing ended: Tue Dec 11 19:09:11 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1544562551938 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1544562551938 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1544562551938 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1544562551938 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1544562553417 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1544562553417 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 11 19:09:13 2018 " "Processing started: Tue Dec 11 19:09:13 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1544562553417 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1544562553417 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off multiciclo -c multiciclo " "Command: quartus_eda --read_settings_files=off --write_settings_files=off multiciclo -c multiciclo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1544562553417 ""}
{ "Info" "IWSC_DONE_HDL_DUAL_SDO_GENERATION" "multiciclo.vho\", \"multiciclo_fast.vho multiciclo_vhd.sdo multiciclo_vhd_fast.sdo C:/Users/Gabriel Vasconcelos/Documents/OAC/trabfinal/simulation/modelsim/ simulation " "Generated files \"multiciclo.vho\", \"multiciclo_fast.vho\", \"multiciclo_vhd.sdo\" and \"multiciclo_vhd_fast.sdo\" in directory \"C:/Users/Gabriel Vasconcelos/Documents/OAC/trabfinal/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204026 "Generated files \"%1!s!\", \"%2!s!\" and \"%3!s!\" in directory \"%4!s!\" for EDA %5!s! tool" 0 0 "Quartus II" 0 -1 1544562554713 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4560 " "Peak virtual memory: 4560 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1544562554825 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 11 19:09:14 2018 " "Processing ended: Tue Dec 11 19:09:14 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1544562554825 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1544562554825 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1544562554825 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1544562554825 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 23 s " "Quartus II Full Compilation was successful. 0 errors, 23 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1544562555521 ""}
