// Seed: 3828277546
module module_0 (
    input  reg id_0,
    output reg id_1
);
  reg id_2;
  type_7(
      1 <= id_0, id_0 == id_1
  );
  always @(posedge 1 or posedge id_0) begin
    id_2 <= id_2 - 1;
  end
  initial begin
    id_1 <= id_0;
    id_2 = id_0;
    id_2 = !(1);
    if (1) begin
      id_1 <= 1;
    end
  end
  assign id_1 = 1;
  logic id_3;
endmodule
