WARNING: physical memory size is smaller than virtual memory size.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 25000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Race: 3200 MT/s
Heartbeat CPU 0 instructions: 10000001 cycles: 2500111 heartbeat IPC: 4 cumulative IPC: 4 (Simulation time: 00 hr 00 min 20 sec)
Heartbeat CPU 0 instructions: 20000001 cycles: 5000111 heartbeat IPC: 4 cumulative IPC: 4 (Simulation time: 00 hr 00 min 40 sec)
Warmup finished CPU 0 instructions: 25000001 cycles: 6250112 cumulative IPC: 4 (Simulation time: 00 hr 00 min 50 sec)
Warmup complete CPU 0 instructions: 25000001 cycles: 6250112 cumulative IPC: 4 (Simulation time: 00 hr 00 min 50 sec)
Heartbeat CPU 0 instructions: 30000000 cycles: 21560785 heartbeat IPC: 0.6038 cumulative IPC: 0.3266 (Simulation time: 00 hr 01 min 43 sec)
*** Reached end of trace: (0, "../traces/public_traces/compute_int/compute_int_23.champsimtrace.xz")
Heartbeat CPU 0 instructions: 40000004 cycles: 49981467 heartbeat IPC: 0.3519 cumulative IPC: 0.343 (Simulation time: 00 hr 03 min 21 sec)
Heartbeat CPU 0 instructions: 50000002 cycles: 80514377 heartbeat IPC: 0.3275 cumulative IPC: 0.3366 (Simulation time: 00 hr 05 min 05 sec)
Heartbeat CPU 0 instructions: 60000002 cycles: 112052055 heartbeat IPC: 0.3171 cumulative IPC: 0.3308 (Simulation time: 00 hr 06 min 53 sec)
*** Reached end of trace: (0, "../traces/public_traces/compute_int/compute_int_23.champsimtrace.xz")
Heartbeat CPU 0 instructions: 70000002 cycles: 140446746 heartbeat IPC: 0.3522 cumulative IPC: 0.3353 (Simulation time: 00 hr 08 min 31 sec)
Heartbeat CPU 0 instructions: 80000002 cycles: 170684123 heartbeat IPC: 0.3307 cumulative IPC: 0.3345 (Simulation time: 00 hr 10 min 13 sec)
Heartbeat CPU 0 instructions: 90000003 cycles: 202321541 heartbeat IPC: 0.3161 cumulative IPC: 0.3315 (Simulation time: 00 hr 12 min 01 sec)
*** Reached end of trace: (0, "../traces/public_traces/compute_int/compute_int_23.champsimtrace.xz")
Heartbeat CPU 0 instructions: 100000002 cycles: 230943146 heartbeat IPC: 0.3494 cumulative IPC: 0.3338 (Simulation time: 00 hr 13 min 40 sec)
Heartbeat CPU 0 instructions: 110000004 cycles: 260816896 heartbeat IPC: 0.3347 cumulative IPC: 0.3339 (Simulation time: 00 hr 15 min 22 sec)
Heartbeat CPU 0 instructions: 120000003 cycles: 292530275 heartbeat IPC: 0.3153 cumulative IPC: 0.3318 (Simulation time: 00 hr 17 min 10 sec)
Simulation finished CPU 0 instructions: 100000000 cycles: 301236454 cumulative IPC: 0.332 (Simulation time: 00 hr 18 min 02 sec)
Simulation complete CPU 0 instructions: 100000000 cycles: 301236454 cumulative IPC: 0.332 (Simulation time: 00 hr 18 min 02 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs ../traces/public_traces/compute_int/compute_int_23.champsimtrace.xz
Region of Interest Statistics

CPU 0 cumulative IPC: 0.332 instructions: 100000000 cycles: 301236454
CPU 0 Branch Prediction Accuracy: 80.87% MPKI: 29.76 Average ROB Occupancy at Mispredict: 35.82
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 16.1
BRANCH_CONDITIONAL: 13.7
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0.00068
BRANCH_RETURN: 0

LLC TOTAL        ACCESS:    3128943 HIT:     997868 MISS:    2131075
LLC LOAD         ACCESS:    2004127 HIT:       6831 MISS:    1997296
LLC RFO          ACCESS:      92159 HIT:          0 MISS:      92159
LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
LLC WRITE        ACCESS:     980219 HIT:     980218 MISS:          1
LLC TRANSLATION  ACCESS:      52438 HIT:      10819 MISS:      41619
LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
LLC AVERAGE MISS LATENCY: 227 cycles
cpu0_DTLB TOTAL        ACCESS:   24415854 HIT:   23790089 MISS:     625765
cpu0_DTLB LOAD         ACCESS:   24415854 HIT:   23790089 MISS:     625765
cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 28.94 cycles
cpu0_ITLB TOTAL        ACCESS:       5223 HIT:       5113 MISS:        110
cpu0_ITLB LOAD         ACCESS:       5223 HIT:       5113 MISS:        110
cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: 166.4 cycles
cpu0_L1D TOTAL        ACCESS:   31684452 HIT:   28162751 MISS:    3521701
cpu0_L1D LOAD         ACCESS:   19022011 HIT:   15686153 MISS:    3335858
cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1D WRITE        ACCESS:   12386002 HIT:   12290653 MISS:      95349
cpu0_L1D TRANSLATION  ACCESS:     276439 HIT:     185945 MISS:      90494
cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 154.8 cycles
cpu0_L1I TOTAL        ACCESS:       5927 HIT:       5927 MISS:          0
cpu0_L1I LOAD         ACCESS:       5927 HIT:       5927 MISS:          0
cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_L2C TOTAL        ACCESS:    3238862 HIT:    1090138 MISS:    2148724
cpu0_L2C LOAD         ACCESS:    2065823 HIT:      61696 MISS:    2004127
cpu0_L2C RFO          ACCESS:      92160 HIT:          1 MISS:      92159
cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_L2C WRITE        ACCESS:     990659 HIT:     990659 MISS:          0
cpu0_L2C TRANSLATION  ACCESS:      90220 HIT:      37782 MISS:      52438
cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 246.1 cycles
cpu0_STLB TOTAL        ACCESS:     508054 HIT:     236232 MISS:     271822
cpu0_STLB LOAD         ACCESS:     508054 HIT:     236232 MISS:     271822
cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0
cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 53.73 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:     371091
  ROW_BUFFER_MISS:    1759980
 AVG DBUS CONGESTED CYCLE: 3.913
WQ ROW_BUFFER_HIT: Channel 0 
  ROW_BUFFER_MISS:       8339
  FULL:     973046
