
day_10_01.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000015c8  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000008c  08001758  08001758  00002758  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080017e4  080017e4  00003054  2**0
                  CONTENTS
  4 .ARM          00000008  080017e4  080017e4  000027e4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080017ec  080017ec  00003054  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080017ec  080017ec  000027ec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080017f0  080017f0  000027f0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000054  20000000  080017f4  00003000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00003054  2**0
                  CONTENTS
 10 .bss          00000168  20000054  20000054  00003054  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  200001bc  200001bc  00003054  2**0
                  ALLOC
 12 .ARM.attributes 0000002a  00000000  00000000  00003054  2**0
                  CONTENTS, READONLY
 13 .debug_info   00001fe9  00000000  00000000  0000307e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00000977  00000000  00000000  00005067  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000001e0  00000000  00000000  000059e0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000148  00000000  00000000  00005bc0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00019572  00000000  00000000  00005d08  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0000269b  00000000  00000000  0001f27a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0008c080  00000000  00000000  00021915  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  000ad995  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00000a98  00000000  00000000  000ad9d8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_loclists 0000001f  00000000  00000000  000ae470  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 23 .debug_line_str 00000060  00000000  00000000  000ae48f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000054 	.word	0x20000054
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08001740 	.word	0x08001740

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000058 	.word	0x20000058
 80001cc:	08001740 	.word	0x08001740

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <DelayMs>:
uint32_t DWT_Init(void);

#ifndef DELAY_MS
#define DELAY_MS

static inline void DelayMs(volatile uint32_t ms) {
 8000270:	b480      	push	{r7}
 8000272:	b085      	sub	sp, #20
 8000274:	af00      	add	r7, sp, #0
 8000276:	6078      	str	r0, [r7, #4]
	uint32_t init_ticks = DWT->CYCCNT;
 8000278:	4b0e      	ldr	r3, [pc, #56]	@ (80002b4 <DelayMs+0x44>)
 800027a:	685b      	ldr	r3, [r3, #4]
 800027c:	60fb      	str	r3, [r7, #12]
	uint32_t ticks = (SystemCoreClock / 1000);
 800027e:	4b0e      	ldr	r3, [pc, #56]	@ (80002b8 <DelayMs+0x48>)
 8000280:	681b      	ldr	r3, [r3, #0]
 8000282:	4a0e      	ldr	r2, [pc, #56]	@ (80002bc <DelayMs+0x4c>)
 8000284:	fba2 2303 	umull	r2, r3, r2, r3
 8000288:	099b      	lsrs	r3, r3, #6
 800028a:	60bb      	str	r3, [r7, #8]
	ms *= ticks;
 800028c:	687b      	ldr	r3, [r7, #4]
 800028e:	68ba      	ldr	r2, [r7, #8]
 8000290:	fb02 f303 	mul.w	r3, r2, r3
 8000294:	607b      	str	r3, [r7, #4]
	while ((DWT->CYCCNT - init_ticks) < ms);
 8000296:	bf00      	nop
 8000298:	4b06      	ldr	r3, [pc, #24]	@ (80002b4 <DelayMs+0x44>)
 800029a:	685a      	ldr	r2, [r3, #4]
 800029c:	68fb      	ldr	r3, [r7, #12]
 800029e:	1ad2      	subs	r2, r2, r3
 80002a0:	687b      	ldr	r3, [r7, #4]
 80002a2:	429a      	cmp	r2, r3
 80002a4:	d3f8      	bcc.n	8000298 <DelayMs+0x28>
}
 80002a6:	bf00      	nop
 80002a8:	bf00      	nop
 80002aa:	3714      	adds	r7, #20
 80002ac:	46bd      	mov	sp, r7
 80002ae:	bc80      	pop	{r7}
 80002b0:	4770      	bx	lr
 80002b2:	bf00      	nop
 80002b4:	e0001000 	.word	0xe0001000
 80002b8:	20000000 	.word	0x20000000
 80002bc:	10624dd3 	.word	0x10624dd3

080002c0 <I2CStart>:
 *      Author: Nilesh
 */

#include "i2c.h"

void I2CStart() {
 80002c0:	b480      	push	{r7}
 80002c2:	af00      	add	r7, sp, #0
    I2C1->CR1 |= I2C_CR1_START;
 80002c4:	4b08      	ldr	r3, [pc, #32]	@ (80002e8 <I2CStart+0x28>)
 80002c6:	681b      	ldr	r3, [r3, #0]
 80002c8:	4a07      	ldr	r2, [pc, #28]	@ (80002e8 <I2CStart+0x28>)
 80002ca:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80002ce:	6013      	str	r3, [r2, #0]
    while(!(I2C1->SR1 & I2C_SR1_SB));
 80002d0:	bf00      	nop
 80002d2:	4b05      	ldr	r3, [pc, #20]	@ (80002e8 <I2CStart+0x28>)
 80002d4:	695b      	ldr	r3, [r3, #20]
 80002d6:	f003 0301 	and.w	r3, r3, #1
 80002da:	2b00      	cmp	r3, #0
 80002dc:	d0f9      	beq.n	80002d2 <I2CStart+0x12>
}
 80002de:	bf00      	nop
 80002e0:	bf00      	nop
 80002e2:	46bd      	mov	sp, r7
 80002e4:	bc80      	pop	{r7}
 80002e6:	4770      	bx	lr
 80002e8:	40005400 	.word	0x40005400

080002ec <I2CStop>:

void I2CRepeatStart() {
	I2CStart();
}

void I2CStop() {
 80002ec:	b480      	push	{r7}
 80002ee:	af00      	add	r7, sp, #0
    I2C1->CR1 |= I2C_CR1_STOP;
 80002f0:	4b08      	ldr	r3, [pc, #32]	@ (8000314 <I2CStop+0x28>)
 80002f2:	681b      	ldr	r3, [r3, #0]
 80002f4:	4a07      	ldr	r2, [pc, #28]	@ (8000314 <I2CStop+0x28>)
 80002f6:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80002fa:	6013      	str	r3, [r2, #0]
    while(!(I2C1->SR2 & I2C_SR2_BUSY));
 80002fc:	bf00      	nop
 80002fe:	4b05      	ldr	r3, [pc, #20]	@ (8000314 <I2CStop+0x28>)
 8000300:	699b      	ldr	r3, [r3, #24]
 8000302:	f003 0302 	and.w	r3, r3, #2
 8000306:	2b00      	cmp	r3, #0
 8000308:	d0f9      	beq.n	80002fe <I2CStop+0x12>
}
 800030a:	bf00      	nop
 800030c:	bf00      	nop
 800030e:	46bd      	mov	sp, r7
 8000310:	bc80      	pop	{r7}
 8000312:	4770      	bx	lr
 8000314:	40005400 	.word	0x40005400

08000318 <I2CSendSlaveAddress>:

void I2CSendSlaveAddress(uint8_t slaveaddr) {
 8000318:	b480      	push	{r7}
 800031a:	b083      	sub	sp, #12
 800031c:	af00      	add	r7, sp, #0
 800031e:	4603      	mov	r3, r0
 8000320:	71fb      	strb	r3, [r7, #7]
    // send slaveaddr
    // wait until address is sent
    I2C1->DR = slaveaddr;
 8000322:	4a09      	ldr	r2, [pc, #36]	@ (8000348 <I2CSendSlaveAddress+0x30>)
 8000324:	79fb      	ldrb	r3, [r7, #7]
 8000326:	6113      	str	r3, [r2, #16]
    while (!(I2C1->SR1 & I2C_SR1_ADDR));
 8000328:	bf00      	nop
 800032a:	4b07      	ldr	r3, [pc, #28]	@ (8000348 <I2CSendSlaveAddress+0x30>)
 800032c:	695b      	ldr	r3, [r3, #20]
 800032e:	f003 0302 	and.w	r3, r3, #2
 8000332:	2b00      	cmp	r3, #0
 8000334:	d0f9      	beq.n	800032a <I2CSendSlaveAddress+0x12>
    // dummy read to clear flags
    (void)I2C1->SR1;
 8000336:	4b04      	ldr	r3, [pc, #16]	@ (8000348 <I2CSendSlaveAddress+0x30>)
 8000338:	695b      	ldr	r3, [r3, #20]
    (void)I2C1->SR2; // clear addr condition
 800033a:	4b03      	ldr	r3, [pc, #12]	@ (8000348 <I2CSendSlaveAddress+0x30>)
 800033c:	699b      	ldr	r3, [r3, #24]
}
 800033e:	bf00      	nop
 8000340:	370c      	adds	r7, #12
 8000342:	46bd      	mov	sp, r7
 8000344:	bc80      	pop	{r7}
 8000346:	4770      	bx	lr
 8000348:	40005400 	.word	0x40005400

0800034c <I2CSendData>:

void I2CSendData(uint8_t val) {
 800034c:	b480      	push	{r7}
 800034e:	b083      	sub	sp, #12
 8000350:	af00      	add	r7, sp, #0
 8000352:	4603      	mov	r3, r0
 8000354:	71fb      	strb	r3, [r7, #7]
    // send data in write mode
    // wait until address is sent
    while (!(I2C1->SR1 & I2C_SR1_TXE));
 8000356:	bf00      	nop
 8000358:	4b0a      	ldr	r3, [pc, #40]	@ (8000384 <I2CSendData+0x38>)
 800035a:	695b      	ldr	r3, [r3, #20]
 800035c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000360:	2b00      	cmp	r3, #0
 8000362:	d0f9      	beq.n	8000358 <I2CSendData+0xc>
    // write dr and clear flags
    I2C1->DR = val;
 8000364:	4a07      	ldr	r2, [pc, #28]	@ (8000384 <I2CSendData+0x38>)
 8000366:	79fb      	ldrb	r3, [r7, #7]
 8000368:	6113      	str	r3, [r2, #16]
    // wait until data byte is transferred
    while (!(I2C1->SR1 & I2C_SR1_BTF));
 800036a:	bf00      	nop
 800036c:	4b05      	ldr	r3, [pc, #20]	@ (8000384 <I2CSendData+0x38>)
 800036e:	695b      	ldr	r3, [r3, #20]
 8000370:	f003 0304 	and.w	r3, r3, #4
 8000374:	2b00      	cmp	r3, #0
 8000376:	d0f9      	beq.n	800036c <I2CSendData+0x20>
}
 8000378:	bf00      	nop
 800037a:	bf00      	nop
 800037c:	370c      	adds	r7, #12
 800037e:	46bd      	mov	sp, r7
 8000380:	bc80      	pop	{r7}
 8000382:	4770      	bx	lr
 8000384:	40005400 	.word	0x40005400

08000388 <I2CIsDeviceReady>:
	// read content and clear flags
	val = I2C1->DR;
	return val;
}

int I2CIsDeviceReady(uint8_t slaveaddr) {
 8000388:	b480      	push	{r7}
 800038a:	b083      	sub	sp, #12
 800038c:	af00      	add	r7, sp, #0
 800038e:	4603      	mov	r3, r0
 8000390:	71fb      	strb	r3, [r7, #7]
    // send slaveaddr of write
	slaveaddr &= ~BV(0);
 8000392:	79fb      	ldrb	r3, [r7, #7]
 8000394:	f023 0301 	bic.w	r3, r3, #1
 8000398:	71fb      	strb	r3, [r7, #7]
    // wait until address is sent
    I2C1->DR = slaveaddr;
 800039a:	4a09      	ldr	r2, [pc, #36]	@ (80003c0 <I2CIsDeviceReady+0x38>)
 800039c:	79fb      	ldrb	r3, [r7, #7]
 800039e:	6113      	str	r3, [r2, #16]
    while (!(I2C1->SR1 & I2C_SR1_ADDR));
 80003a0:	bf00      	nop
 80003a2:	4b07      	ldr	r3, [pc, #28]	@ (80003c0 <I2CIsDeviceReady+0x38>)
 80003a4:	695b      	ldr	r3, [r3, #20]
 80003a6:	f003 0302 	and.w	r3, r3, #2
 80003aa:	2b00      	cmp	r3, #0
 80003ac:	d0f9      	beq.n	80003a2 <I2CIsDeviceReady+0x1a>
    // dummy read to clear flags
    (void)I2C1->SR2; // clear addr condition
 80003ae:	4b04      	ldr	r3, [pc, #16]	@ (80003c0 <I2CIsDeviceReady+0x38>)
 80003b0:	699b      	ldr	r3, [r3, #24]
	return 1;
 80003b2:	2301      	movs	r3, #1
}
 80003b4:	4618      	mov	r0, r3
 80003b6:	370c      	adds	r7, #12
 80003b8:	46bd      	mov	sp, r7
 80003ba:	bc80      	pop	{r7}
 80003bc:	4770      	bx	lr
 80003be:	bf00      	nop
 80003c0:	40005400 	.word	0x40005400

080003c4 <I2CInit>:

void I2CInit() {
 80003c4:	b580      	push	{r7, lr}
 80003c6:	af00      	add	r7, sp, #0
    // enable GPIOB clock
	RCC->AHB1ENR |= RCC_AHB1ENR_GPIOBEN;
 80003c8:	4b43      	ldr	r3, [pc, #268]	@ (80004d8 <I2CInit+0x114>)
 80003ca:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80003cc:	4a42      	ldr	r2, [pc, #264]	@ (80004d8 <I2CInit+0x114>)
 80003ce:	f043 0302 	orr.w	r3, r3, #2
 80003d2:	6313      	str	r3, [r2, #48]	@ 0x30
	DelayMs(50);
 80003d4:	2032      	movs	r0, #50	@ 0x32
 80003d6:	f7ff ff4b 	bl	8000270 <DelayMs>

    // setup I2C pins
    RCC->AHB1ENR |= RCC_AHB1ENR_GPIOBEN;
 80003da:	4b3f      	ldr	r3, [pc, #252]	@ (80004d8 <I2CInit+0x114>)
 80003dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80003de:	4a3e      	ldr	r2, [pc, #248]	@ (80004d8 <I2CInit+0x114>)
 80003e0:	f043 0302 	orr.w	r3, r3, #2
 80003e4:	6313      	str	r3, [r2, #48]	@ 0x30
    GPIOB->MODER &= ~(3U << I2C1_SCL*2); // PB6
 80003e6:	4b3d      	ldr	r3, [pc, #244]	@ (80004dc <I2CInit+0x118>)
 80003e8:	681b      	ldr	r3, [r3, #0]
 80003ea:	4a3c      	ldr	r2, [pc, #240]	@ (80004dc <I2CInit+0x118>)
 80003ec:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 80003f0:	6013      	str	r3, [r2, #0]
    GPIOB->MODER |=  (2 << I2C1_SCL*2); // AF
 80003f2:	4b3a      	ldr	r3, [pc, #232]	@ (80004dc <I2CInit+0x118>)
 80003f4:	681b      	ldr	r3, [r3, #0]
 80003f6:	4a39      	ldr	r2, [pc, #228]	@ (80004dc <I2CInit+0x118>)
 80003f8:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 80003fc:	6013      	str	r3, [r2, #0]
    GPIOB->OTYPER |= (1 << I2C1_SCL);   // open-drain
 80003fe:	4b37      	ldr	r3, [pc, #220]	@ (80004dc <I2CInit+0x118>)
 8000400:	685b      	ldr	r3, [r3, #4]
 8000402:	4a36      	ldr	r2, [pc, #216]	@ (80004dc <I2CInit+0x118>)
 8000404:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000408:	6053      	str	r3, [r2, #4]
    GPIOB->PUPDR &= ~(3U << I2C1_SCL*2); // no pull-up/down
 800040a:	4b34      	ldr	r3, [pc, #208]	@ (80004dc <I2CInit+0x118>)
 800040c:	68db      	ldr	r3, [r3, #12]
 800040e:	4a33      	ldr	r2, [pc, #204]	@ (80004dc <I2CInit+0x118>)
 8000410:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8000414:	60d3      	str	r3, [r2, #12]
    GPIOB->MODER &= ~(3U << I2C1_SDA*2); // PB7
 8000416:	4b31      	ldr	r3, [pc, #196]	@ (80004dc <I2CInit+0x118>)
 8000418:	681b      	ldr	r3, [r3, #0]
 800041a:	4a30      	ldr	r2, [pc, #192]	@ (80004dc <I2CInit+0x118>)
 800041c:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8000420:	6013      	str	r3, [r2, #0]
    GPIOB->MODER |=  (2 << I2C1_SDA*2); // AF
 8000422:	4b2e      	ldr	r3, [pc, #184]	@ (80004dc <I2CInit+0x118>)
 8000424:	681b      	ldr	r3, [r3, #0]
 8000426:	4a2d      	ldr	r2, [pc, #180]	@ (80004dc <I2CInit+0x118>)
 8000428:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800042c:	6013      	str	r3, [r2, #0]
    GPIOB->OTYPER |= (1 << I2C1_SDA);   // open-drain
 800042e:	4b2b      	ldr	r3, [pc, #172]	@ (80004dc <I2CInit+0x118>)
 8000430:	685b      	ldr	r3, [r3, #4]
 8000432:	4a2a      	ldr	r2, [pc, #168]	@ (80004dc <I2CInit+0x118>)
 8000434:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000438:	6053      	str	r3, [r2, #4]
    GPIOB->PUPDR &= ~(3U << I2C1_SDA*2); // no pull-up/down
 800043a:	4b28      	ldr	r3, [pc, #160]	@ (80004dc <I2CInit+0x118>)
 800043c:	68db      	ldr	r3, [r3, #12]
 800043e:	4a27      	ldr	r2, [pc, #156]	@ (80004dc <I2CInit+0x118>)
 8000440:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8000444:	60d3      	str	r3, [r2, #12]

    // choose AF4 for I2C1 in Alternate Function registers
    GPIOB->AFR[0] |= (4 << GPIO_AFRL_AFSEL6_Pos); // for pin 6
 8000446:	4b25      	ldr	r3, [pc, #148]	@ (80004dc <I2CInit+0x118>)
 8000448:	6a1b      	ldr	r3, [r3, #32]
 800044a:	4a24      	ldr	r2, [pc, #144]	@ (80004dc <I2CInit+0x118>)
 800044c:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8000450:	6213      	str	r3, [r2, #32]
    GPIOB->AFR[0] |= (4 << GPIO_AFRL_AFSEL7_Pos); // for pin 7
 8000452:	4b22      	ldr	r3, [pc, #136]	@ (80004dc <I2CInit+0x118>)
 8000454:	6a1b      	ldr	r3, [r3, #32]
 8000456:	4a21      	ldr	r2, [pc, #132]	@ (80004dc <I2CInit+0x118>)
 8000458:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800045c:	6213      	str	r3, [r2, #32]

    // enable I2C clock
	RCC->APB1ENR |= RCC_APB1ENR_I2C1EN;
 800045e:	4b1e      	ldr	r3, [pc, #120]	@ (80004d8 <I2CInit+0x114>)
 8000460:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000462:	4a1d      	ldr	r2, [pc, #116]	@ (80004d8 <I2CInit+0x114>)
 8000464:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8000468:	6413      	str	r3, [r2, #64]	@ 0x40
	DelayMs(50);
 800046a:	2032      	movs	r0, #50	@ 0x32
 800046c:	f7ff ff00 	bl	8000270 <DelayMs>
    // reset and clear reg
    I2C1->CR1 = I2C_CR1_SWRST;
 8000470:	4b1b      	ldr	r3, [pc, #108]	@ (80004e0 <I2CInit+0x11c>)
 8000472:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8000476:	601a      	str	r2, [r3, #0]
    I2C1->CR1 = 0;
 8000478:	4b19      	ldr	r3, [pc, #100]	@ (80004e0 <I2CInit+0x11c>)
 800047a:	2200      	movs	r2, #0
 800047c:	601a      	str	r2, [r3, #0]

    I2C1->CR2 &= ~(I2C_CR2_ITERREN); // disable error interrupt
 800047e:	4b18      	ldr	r3, [pc, #96]	@ (80004e0 <I2CInit+0x11c>)
 8000480:	685b      	ldr	r3, [r3, #4]
 8000482:	4a17      	ldr	r2, [pc, #92]	@ (80004e0 <I2CInit+0x11c>)
 8000484:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8000488:	6053      	str	r3, [r2, #4]
    I2C1->CCR &= ~(1 << I2C_CCR_FS_Pos); // standard mode (100 khz)
 800048a:	4b15      	ldr	r3, [pc, #84]	@ (80004e0 <I2CInit+0x11c>)
 800048c:	69db      	ldr	r3, [r3, #28]
 800048e:	4a14      	ldr	r2, [pc, #80]	@ (80004e0 <I2CInit+0x11c>)
 8000490:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 8000494:	61d3      	str	r3, [r2, #28]
    // Enable Ack
    I2C1->CR1 |= (1<<I2C_CR1_ACK_Pos);
 8000496:	4b12      	ldr	r3, [pc, #72]	@ (80004e0 <I2CInit+0x11c>)
 8000498:	681b      	ldr	r3, [r3, #0]
 800049a:	4a11      	ldr	r2, [pc, #68]	@ (80004e0 <I2CInit+0x11c>)
 800049c:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80004a0:	6013      	str	r3, [r2, #0]
    // Thigh and Tlow needs to be 5us each

    // Let's pick fPCLK1 = 16Mhz, TPCLK1 = 1/16Mhz = 62.5ns
    // Thigh = CCR * TPCLK1 => 5us = CCR * 62.5ns
    // CCR = 80
    I2C1->CR2 |= (16 << I2C_CR2_FREQ_Pos); // 16Mhz PCLK
 80004a2:	4b0f      	ldr	r3, [pc, #60]	@ (80004e0 <I2CInit+0x11c>)
 80004a4:	685b      	ldr	r3, [r3, #4]
 80004a6:	4a0e      	ldr	r2, [pc, #56]	@ (80004e0 <I2CInit+0x11c>)
 80004a8:	f043 0310 	orr.w	r3, r3, #16
 80004ac:	6053      	str	r3, [r2, #4]
    I2C1->CCR |= (80 << I2C_CCR_CCR_Pos);
 80004ae:	4b0c      	ldr	r3, [pc, #48]	@ (80004e0 <I2CInit+0x11c>)
 80004b0:	69db      	ldr	r3, [r3, #28]
 80004b2:	4a0b      	ldr	r2, [pc, #44]	@ (80004e0 <I2CInit+0x11c>)
 80004b4:	f043 0350 	orr.w	r3, r3, #80	@ 0x50
 80004b8:	61d3      	str	r3, [r2, #28]
    // Maximum rise time.
    // Calculation is (maximum_rise_time / Tpclk) + 1
    // In SM mode maximum allowed SCL rise time is 1000ns
    // For TPCLK1 = 62.5ns => (1000ns / 62.5ns) + 1 = 16 + 1 = 17
    I2C1->TRISE |= (17 << I2C_TRISE_TRISE_Pos); // program Trise to 17 for 100khz
 80004ba:	4b09      	ldr	r3, [pc, #36]	@ (80004e0 <I2CInit+0x11c>)
 80004bc:	6a1b      	ldr	r3, [r3, #32]
 80004be:	4a08      	ldr	r2, [pc, #32]	@ (80004e0 <I2CInit+0x11c>)
 80004c0:	f043 0311 	orr.w	r3, r3, #17
 80004c4:	6213      	str	r3, [r2, #32]
    // Enable I2C
    I2C1->CR1 |= I2C_CR1_PE;
 80004c6:	4b06      	ldr	r3, [pc, #24]	@ (80004e0 <I2CInit+0x11c>)
 80004c8:	681b      	ldr	r3, [r3, #0]
 80004ca:	4a05      	ldr	r2, [pc, #20]	@ (80004e0 <I2CInit+0x11c>)
 80004cc:	f043 0301 	orr.w	r3, r3, #1
 80004d0:	6013      	str	r3, [r2, #0]
}
 80004d2:	bf00      	nop
 80004d4:	bd80      	pop	{r7, pc}
 80004d6:	bf00      	nop
 80004d8:	40023800 	.word	0x40023800
 80004dc:	40020400 	.word	0x40020400
 80004e0:	40005400 	.word	0x40005400

080004e4 <DelayMs>:
static inline void DelayMs(volatile uint32_t ms) {
 80004e4:	b480      	push	{r7}
 80004e6:	b085      	sub	sp, #20
 80004e8:	af00      	add	r7, sp, #0
 80004ea:	6078      	str	r0, [r7, #4]
	uint32_t init_ticks = DWT->CYCCNT;
 80004ec:	4b0e      	ldr	r3, [pc, #56]	@ (8000528 <DelayMs+0x44>)
 80004ee:	685b      	ldr	r3, [r3, #4]
 80004f0:	60fb      	str	r3, [r7, #12]
	uint32_t ticks = (SystemCoreClock / 1000);
 80004f2:	4b0e      	ldr	r3, [pc, #56]	@ (800052c <DelayMs+0x48>)
 80004f4:	681b      	ldr	r3, [r3, #0]
 80004f6:	4a0e      	ldr	r2, [pc, #56]	@ (8000530 <DelayMs+0x4c>)
 80004f8:	fba2 2303 	umull	r2, r3, r2, r3
 80004fc:	099b      	lsrs	r3, r3, #6
 80004fe:	60bb      	str	r3, [r7, #8]
	ms *= ticks;
 8000500:	687b      	ldr	r3, [r7, #4]
 8000502:	68ba      	ldr	r2, [r7, #8]
 8000504:	fb02 f303 	mul.w	r3, r2, r3
 8000508:	607b      	str	r3, [r7, #4]
	while ((DWT->CYCCNT - init_ticks) < ms);
 800050a:	bf00      	nop
 800050c:	4b06      	ldr	r3, [pc, #24]	@ (8000528 <DelayMs+0x44>)
 800050e:	685a      	ldr	r2, [r3, #4]
 8000510:	68fb      	ldr	r3, [r7, #12]
 8000512:	1ad2      	subs	r2, r2, r3
 8000514:	687b      	ldr	r3, [r7, #4]
 8000516:	429a      	cmp	r2, r3
 8000518:	d3f8      	bcc.n	800050c <DelayMs+0x28>
}
 800051a:	bf00      	nop
 800051c:	bf00      	nop
 800051e:	3714      	adds	r7, #20
 8000520:	46bd      	mov	sp, r7
 8000522:	bc80      	pop	{r7}
 8000524:	4770      	bx	lr
 8000526:	bf00      	nop
 8000528:	e0001000 	.word	0xe0001000
 800052c:	20000000 	.word	0x20000000
 8000530:	10624dd3 	.word	0x10624dd3

08000534 <LcdWriteByte>:
 *      Author: Nilesh
 */

#include "i2c_lcd.h"

void LcdWriteByte(uint8_t val) {
 8000534:	b580      	push	{r7, lr}
 8000536:	b082      	sub	sp, #8
 8000538:	af00      	add	r7, sp, #0
 800053a:	4603      	mov	r3, r0
 800053c:	71fb      	strb	r3, [r7, #7]
	I2CStart();
 800053e:	f7ff febf 	bl	80002c0 <I2CStart>
	I2CSendSlaveAddress(LCD_SLAVE_ADDR_W);
 8000542:	204e      	movs	r0, #78	@ 0x4e
 8000544:	f7ff fee8 	bl	8000318 <I2CSendSlaveAddress>
	I2CSendData(val);
 8000548:	79fb      	ldrb	r3, [r7, #7]
 800054a:	4618      	mov	r0, r3
 800054c:	f7ff fefe 	bl	800034c <I2CSendData>
	I2CStop();
 8000550:	f7ff fecc 	bl	80002ec <I2CStop>
}
 8000554:	bf00      	nop
 8000556:	3708      	adds	r7, #8
 8000558:	46bd      	mov	sp, r7
 800055a:	bd80      	pop	{r7, pc}

0800055c <LcdWrite>:

void LcdWrite(uint8_t rs, uint8_t val) {
 800055c:	b580      	push	{r7, lr}
 800055e:	b084      	sub	sp, #16
 8000560:	af00      	add	r7, sp, #0
 8000562:	4603      	mov	r3, r0
 8000564:	460a      	mov	r2, r1
 8000566:	71fb      	strb	r3, [r7, #7]
 8000568:	4613      	mov	r3, r2
 800056a:	71bb      	strb	r3, [r7, #6]
	uint8_t high = val & 0xF0, low = (val << 4) & 0xF0;
 800056c:	79bb      	ldrb	r3, [r7, #6]
 800056e:	f023 030f 	bic.w	r3, r3, #15
 8000572:	73fb      	strb	r3, [r7, #15]
 8000574:	79bb      	ldrb	r3, [r7, #6]
 8000576:	011b      	lsls	r3, r3, #4
 8000578:	73bb      	strb	r3, [r7, #14]
	uint8_t bvrs = (rs == LCD_CMD) ? 0 : BV(LCD_RS);
 800057a:	79fb      	ldrb	r3, [r7, #7]
 800057c:	2b80      	cmp	r3, #128	@ 0x80
 800057e:	bf14      	ite	ne
 8000580:	2301      	movne	r3, #1
 8000582:	2300      	moveq	r3, #0
 8000584:	b2db      	uxtb	r3, r3
 8000586:	737b      	strb	r3, [r7, #13]
	LcdWriteByte(high | bvrs | BV(LCD_EN) | BV(LCD_BL));
 8000588:	7bfa      	ldrb	r2, [r7, #15]
 800058a:	7b7b      	ldrb	r3, [r7, #13]
 800058c:	4313      	orrs	r3, r2
 800058e:	b2db      	uxtb	r3, r3
 8000590:	f043 030c 	orr.w	r3, r3, #12
 8000594:	b2db      	uxtb	r3, r3
 8000596:	4618      	mov	r0, r3
 8000598:	f7ff ffcc 	bl	8000534 <LcdWriteByte>
	DelayMs(1);
 800059c:	2001      	movs	r0, #1
 800059e:	f7ff ffa1 	bl	80004e4 <DelayMs>
	LcdWriteByte(high | bvrs | BV(LCD_BL));
 80005a2:	7bfa      	ldrb	r2, [r7, #15]
 80005a4:	7b7b      	ldrb	r3, [r7, #13]
 80005a6:	4313      	orrs	r3, r2
 80005a8:	b2db      	uxtb	r3, r3
 80005aa:	f043 0308 	orr.w	r3, r3, #8
 80005ae:	b2db      	uxtb	r3, r3
 80005b0:	4618      	mov	r0, r3
 80005b2:	f7ff ffbf 	bl	8000534 <LcdWriteByte>

	LcdWriteByte(low | bvrs | BV(LCD_EN) | BV(LCD_BL));
 80005b6:	7bba      	ldrb	r2, [r7, #14]
 80005b8:	7b7b      	ldrb	r3, [r7, #13]
 80005ba:	4313      	orrs	r3, r2
 80005bc:	b2db      	uxtb	r3, r3
 80005be:	f043 030c 	orr.w	r3, r3, #12
 80005c2:	b2db      	uxtb	r3, r3
 80005c4:	4618      	mov	r0, r3
 80005c6:	f7ff ffb5 	bl	8000534 <LcdWriteByte>
	DelayMs(1);
 80005ca:	2001      	movs	r0, #1
 80005cc:	f7ff ff8a 	bl	80004e4 <DelayMs>
	LcdWriteByte(low | bvrs | BV(LCD_BL));
 80005d0:	7bba      	ldrb	r2, [r7, #14]
 80005d2:	7b7b      	ldrb	r3, [r7, #13]
 80005d4:	4313      	orrs	r3, r2
 80005d6:	b2db      	uxtb	r3, r3
 80005d8:	f043 0308 	orr.w	r3, r3, #8
 80005dc:	b2db      	uxtb	r3, r3
 80005de:	4618      	mov	r0, r3
 80005e0:	f7ff ffa8 	bl	8000534 <LcdWriteByte>
}
 80005e4:	bf00      	nop
 80005e6:	3710      	adds	r7, #16
 80005e8:	46bd      	mov	sp, r7
 80005ea:	bd80      	pop	{r7, pc}

080005ec <LcdInit>:

// As per 4-bit initialization sequence mentioned HD44780 datasheet fig 24 (page 46)
int LcdInit() {
 80005ec:	b580      	push	{r7, lr}
 80005ee:	b082      	sub	sp, #8
 80005f0:	af00      	add	r7, sp, #0
	// wait for min 15 ms (for 5V)
	DelayMs(20);
 80005f2:	2014      	movs	r0, #20
 80005f4:	f7ff ff76 	bl	80004e4 <DelayMs>
	I2CInit();
 80005f8:	f7ff fee4 	bl	80003c4 <I2CInit>
	// check if lcd is ready
	I2CStart();
 80005fc:	f7ff fe60 	bl	80002c0 <I2CStart>
	int ret = I2CIsDeviceReady(LCD_SLAVE_ADDR_W);
 8000600:	204e      	movs	r0, #78	@ 0x4e
 8000602:	f7ff fec1 	bl	8000388 <I2CIsDeviceReady>
 8000606:	6078      	str	r0, [r7, #4]
	I2CStop();
 8000608:	f7ff fe70 	bl	80002ec <I2CStop>
	if(!ret)
 800060c:	687b      	ldr	r3, [r7, #4]
 800060e:	2b00      	cmp	r3, #0
 8000610:	d101      	bne.n	8000616 <LcdInit+0x2a>
		return 0;
 8000612:	2300      	movs	r3, #0
 8000614:	e04a      	b.n	80006ac <LcdInit+0xc0>

	// attention sequence
	LcdWriteByte(LCD_FN_SET_8BIT | BV(LCD_EN));
 8000616:	2034      	movs	r0, #52	@ 0x34
 8000618:	f7ff ff8c 	bl	8000534 <LcdWriteByte>
	__NOP();
 800061c:	bf00      	nop
	LcdWriteByte(LCD_FN_SET_8BIT);
 800061e:	2030      	movs	r0, #48	@ 0x30
 8000620:	f7ff ff88 	bl	8000534 <LcdWriteByte>
	DelayMs(5);
 8000624:	2005      	movs	r0, #5
 8000626:	f7ff ff5d 	bl	80004e4 <DelayMs>

	LcdWriteByte(LCD_FN_SET_8BIT | BV(LCD_EN));
 800062a:	2034      	movs	r0, #52	@ 0x34
 800062c:	f7ff ff82 	bl	8000534 <LcdWriteByte>
	__NOP();
 8000630:	bf00      	nop
	LcdWriteByte(LCD_FN_SET_8BIT);
 8000632:	2030      	movs	r0, #48	@ 0x30
 8000634:	f7ff ff7e 	bl	8000534 <LcdWriteByte>
	DelayMs(1);
 8000638:	2001      	movs	r0, #1
 800063a:	f7ff ff53 	bl	80004e4 <DelayMs>

	LcdWriteByte(LCD_FN_SET_8BIT | BV(LCD_EN));
 800063e:	2034      	movs	r0, #52	@ 0x34
 8000640:	f7ff ff78 	bl	8000534 <LcdWriteByte>
	__NOP();
 8000644:	bf00      	nop
	LcdWriteByte(LCD_FN_SET_8BIT);
 8000646:	2030      	movs	r0, #48	@ 0x30
 8000648:	f7ff ff74 	bl	8000534 <LcdWriteByte>
	DelayMs(3);
 800064c:	2003      	movs	r0, #3
 800064e:	f7ff ff49 	bl	80004e4 <DelayMs>

	LcdWriteByte(LCD_FN_SET_4BIT | BV(LCD_EN));
 8000652:	2024      	movs	r0, #36	@ 0x24
 8000654:	f7ff ff6e 	bl	8000534 <LcdWriteByte>
	__NOP();
 8000658:	bf00      	nop
	LcdWriteByte(LCD_FN_SET_4BIT);
 800065a:	2020      	movs	r0, #32
 800065c:	f7ff ff6a 	bl	8000534 <LcdWriteByte>
	DelayMs(3);
 8000660:	2003      	movs	r0, #3
 8000662:	f7ff ff3f 	bl	80004e4 <DelayMs>

	// lcd initialization
	LcdWriteByte(LCD_FN_SET_4BIT_2LINES);
 8000666:	2028      	movs	r0, #40	@ 0x28
 8000668:	f7ff ff64 	bl	8000534 <LcdWriteByte>
	DelayMs(1);
 800066c:	2001      	movs	r0, #1
 800066e:	f7ff ff39 	bl	80004e4 <DelayMs>
	LcdWrite(LCD_CMD, LCD_DISP_CTRL);
 8000672:	2108      	movs	r1, #8
 8000674:	2080      	movs	r0, #128	@ 0x80
 8000676:	f7ff ff71 	bl	800055c <LcdWrite>
	DelayMs(1);
 800067a:	2001      	movs	r0, #1
 800067c:	f7ff ff32 	bl	80004e4 <DelayMs>
	LcdWrite(LCD_CMD, LCD_CLEAR);
 8000680:	2101      	movs	r1, #1
 8000682:	2080      	movs	r0, #128	@ 0x80
 8000684:	f7ff ff6a 	bl	800055c <LcdWrite>
	DelayMs(1);
 8000688:	2001      	movs	r0, #1
 800068a:	f7ff ff2b 	bl	80004e4 <DelayMs>
	LcdWrite(LCD_CMD, LCD_ENTRY_MODE);
 800068e:	2106      	movs	r1, #6
 8000690:	2080      	movs	r0, #128	@ 0x80
 8000692:	f7ff ff63 	bl	800055c <LcdWrite>
	DelayMs(1);
 8000696:	2001      	movs	r0, #1
 8000698:	f7ff ff24 	bl	80004e4 <DelayMs>
	LcdWrite(LCD_CMD, LCD_DISP_ON);
 800069c:	210c      	movs	r1, #12
 800069e:	2080      	movs	r0, #128	@ 0x80
 80006a0:	f7ff ff5c 	bl	800055c <LcdWrite>
	DelayMs(1);
 80006a4:	2001      	movs	r0, #1
 80006a6:	f7ff ff1d 	bl	80004e4 <DelayMs>
	return ret;
 80006aa:	687b      	ldr	r3, [r7, #4]
}
 80006ac:	4618      	mov	r0, r3
 80006ae:	3708      	adds	r7, #8
 80006b0:	46bd      	mov	sp, r7
 80006b2:	bd80      	pop	{r7, pc}

080006b4 <LcdPuts>:

void LcdPuts(uint8_t line, char str[]) {
 80006b4:	b580      	push	{r7, lr}
 80006b6:	b084      	sub	sp, #16
 80006b8:	af00      	add	r7, sp, #0
 80006ba:	4603      	mov	r3, r0
 80006bc:	6039      	str	r1, [r7, #0]
 80006be:	71fb      	strb	r3, [r7, #7]
	int i;
	LcdWrite(LCD_CMD, line); // line address
 80006c0:	79fb      	ldrb	r3, [r7, #7]
 80006c2:	4619      	mov	r1, r3
 80006c4:	2080      	movs	r0, #128	@ 0x80
 80006c6:	f7ff ff49 	bl	800055c <LcdWrite>
	DelayMs(1);
 80006ca:	2001      	movs	r0, #1
 80006cc:	f7ff ff0a 	bl	80004e4 <DelayMs>
	for(i=0; str[i]!='\0'; i++)
 80006d0:	2300      	movs	r3, #0
 80006d2:	60fb      	str	r3, [r7, #12]
 80006d4:	e00a      	b.n	80006ec <LcdPuts+0x38>
		LcdWrite(LCD_DATA, str[i]);
 80006d6:	68fb      	ldr	r3, [r7, #12]
 80006d8:	683a      	ldr	r2, [r7, #0]
 80006da:	4413      	add	r3, r2
 80006dc:	781b      	ldrb	r3, [r3, #0]
 80006de:	4619      	mov	r1, r3
 80006e0:	2001      	movs	r0, #1
 80006e2:	f7ff ff3b 	bl	800055c <LcdWrite>
	for(i=0; str[i]!='\0'; i++)
 80006e6:	68fb      	ldr	r3, [r7, #12]
 80006e8:	3301      	adds	r3, #1
 80006ea:	60fb      	str	r3, [r7, #12]
 80006ec:	68fb      	ldr	r3, [r7, #12]
 80006ee:	683a      	ldr	r2, [r7, #0]
 80006f0:	4413      	add	r3, r2
 80006f2:	781b      	ldrb	r3, [r3, #0]
 80006f4:	2b00      	cmp	r3, #0
 80006f6:	d1ee      	bne.n	80006d6 <LcdPuts+0x22>
}
 80006f8:	bf00      	nop
 80006fa:	bf00      	nop
 80006fc:	3710      	adds	r7, #16
 80006fe:	46bd      	mov	sp, r7
 8000700:	bd80      	pop	{r7, pc}
	...

08000704 <DelayMs>:
static inline void DelayMs(volatile uint32_t ms) {
 8000704:	b480      	push	{r7}
 8000706:	b085      	sub	sp, #20
 8000708:	af00      	add	r7, sp, #0
 800070a:	6078      	str	r0, [r7, #4]
	uint32_t init_ticks = DWT->CYCCNT;
 800070c:	4b0e      	ldr	r3, [pc, #56]	@ (8000748 <DelayMs+0x44>)
 800070e:	685b      	ldr	r3, [r3, #4]
 8000710:	60fb      	str	r3, [r7, #12]
	uint32_t ticks = (SystemCoreClock / 1000);
 8000712:	4b0e      	ldr	r3, [pc, #56]	@ (800074c <DelayMs+0x48>)
 8000714:	681b      	ldr	r3, [r3, #0]
 8000716:	4a0e      	ldr	r2, [pc, #56]	@ (8000750 <DelayMs+0x4c>)
 8000718:	fba2 2303 	umull	r2, r3, r2, r3
 800071c:	099b      	lsrs	r3, r3, #6
 800071e:	60bb      	str	r3, [r7, #8]
	ms *= ticks;
 8000720:	687b      	ldr	r3, [r7, #4]
 8000722:	68ba      	ldr	r2, [r7, #8]
 8000724:	fb02 f303 	mul.w	r3, r2, r3
 8000728:	607b      	str	r3, [r7, #4]
	while ((DWT->CYCCNT - init_ticks) < ms);
 800072a:	bf00      	nop
 800072c:	4b06      	ldr	r3, [pc, #24]	@ (8000748 <DelayMs+0x44>)
 800072e:	685a      	ldr	r2, [r3, #4]
 8000730:	68fb      	ldr	r3, [r7, #12]
 8000732:	1ad2      	subs	r2, r2, r3
 8000734:	687b      	ldr	r3, [r7, #4]
 8000736:	429a      	cmp	r2, r3
 8000738:	d3f8      	bcc.n	800072c <DelayMs+0x28>
}
 800073a:	bf00      	nop
 800073c:	bf00      	nop
 800073e:	3714      	adds	r7, #20
 8000740:	46bd      	mov	sp, r7
 8000742:	bc80      	pop	{r7}
 8000744:	4770      	bx	lr
 8000746:	bf00      	nop
 8000748:	e0001000 	.word	0xe0001000
 800074c:	20000000 	.word	0x20000000
 8000750:	10624dd3 	.word	0x10624dd3

08000754 <main>:
#if !defined(__SOFT_FP__) && defined(__ARM_FP)
  #warning "FPU is not initialized, but the project is compiling for an FPU. Please initialize the FPU before use."
#endif

int main(void)
{
 8000754:	b590      	push	{r4, r7, lr}
 8000756:	b093      	sub	sp, #76	@ 0x4c
 8000758:	af02      	add	r7, sp, #8
	char str1[24], str2[20];
	RTC_Time t, tm = { .Hours = 23, .Minutes = 59, .Seconds =50};
 800075a:	4a36      	ldr	r2, [pc, #216]	@ (8000834 <main+0xe0>)
 800075c:	f107 030c 	add.w	r3, r7, #12
 8000760:	6812      	ldr	r2, [r2, #0]
 8000762:	4611      	mov	r1, r2
 8000764:	8019      	strh	r1, [r3, #0]
 8000766:	3302      	adds	r3, #2
 8000768:	0c12      	lsrs	r2, r2, #16
 800076a:	701a      	strb	r2, [r3, #0]
	RTC_Date d, dt = { .Date = 28, .Month = 02, .Year = 24, .WeekDay =3};
 800076c:	4b32      	ldr	r3, [pc, #200]	@ (8000838 <main+0xe4>)
 800076e:	681b      	ldr	r3, [r3, #0]
 8000770:	607b      	str	r3, [r7, #4]


	SystemInit();
 8000772:	f000 fa4d 	bl	8000c10 <SystemInit>
	LcdInit();
 8000776:	f7ff ff39 	bl	80005ec <LcdInit>
	LcdPuts(LCD_LINE1, "DESD @ Sunbeam\n");
 800077a:	4930      	ldr	r1, [pc, #192]	@ (800083c <main+0xe8>)
 800077c:	2080      	movs	r0, #128	@ 0x80
 800077e:	f7ff ff99 	bl	80006b4 <LcdPuts>
	LcdPuts(LCD_LINE2, "STM32 RTC Demo!\n");
 8000782:	492f      	ldr	r1, [pc, #188]	@ (8000840 <main+0xec>)
 8000784:	20c0      	movs	r0, #192	@ 0xc0
 8000786:	f7ff ff95 	bl	80006b4 <LcdPuts>
	DelayMs(2000);
 800078a:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 800078e:	f7ff ffb9 	bl	8000704 <DelayMs>
	LcdWrite(LCD_CMD, LCD_CLEAR);
 8000792:	2101      	movs	r1, #1
 8000794:	2080      	movs	r0, #128	@ 0x80
 8000796:	f7ff fee1 	bl	800055c <LcdWrite>
	RTC_Init(&dt, &tm);
 800079a:	f107 020c 	add.w	r2, r7, #12
 800079e:	1d3b      	adds	r3, r7, #4
 80007a0:	4611      	mov	r1, r2
 80007a2:	4618      	mov	r0, r3
 80007a4:	f000 f8ac 	bl	8000900 <RTC_Init>
		UartInit(BAUD_9600);
 80007a8:	f44f 5016 	mov.w	r0, #9600	@ 0x2580
 80007ac:	f000 fa66 	bl	8000c7c <UartInit>
	while(1) {
		RTC_GetTime(&t);
 80007b0:	f107 0310 	add.w	r3, r7, #16
 80007b4:	4618      	mov	r0, r3
 80007b6:	f000 f9bb 	bl	8000b30 <RTC_GetTime>
		RTC_GetDate(&d);
 80007ba:	f107 0308 	add.w	r3, r7, #8
 80007be:	4618      	mov	r0, r3
 80007c0:	f000 f970 	bl	8000aa4 <RTC_GetDate>
		sprintf(str1, "DT=%02d-%02d-%02d W=%d\t", d.Date, d.Month, d.Year, d.WeekDay);
 80007c4:	7a7b      	ldrb	r3, [r7, #9]
 80007c6:	4619      	mov	r1, r3
 80007c8:	7a3b      	ldrb	r3, [r7, #8]
 80007ca:	461c      	mov	r4, r3
 80007cc:	7abb      	ldrb	r3, [r7, #10]
 80007ce:	7afa      	ldrb	r2, [r7, #11]
 80007d0:	f107 0028 	add.w	r0, r7, #40	@ 0x28
 80007d4:	9201      	str	r2, [sp, #4]
 80007d6:	9300      	str	r3, [sp, #0]
 80007d8:	4623      	mov	r3, r4
 80007da:	460a      	mov	r2, r1
 80007dc:	4919      	ldr	r1, [pc, #100]	@ (8000844 <main+0xf0>)
 80007de:	f000 fb17 	bl	8000e10 <siprintf>
		UartPuts(str1);
 80007e2:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80007e6:	4618      	mov	r0, r3
 80007e8:	f000 facc 	bl	8000d84 <UartPuts>
		sprintf(str2, "TM=%02d:%02d:%02d\r", t.Hours, t.Minutes, t.Seconds);
 80007ec:	7c3b      	ldrb	r3, [r7, #16]
 80007ee:	461a      	mov	r2, r3
 80007f0:	7c7b      	ldrb	r3, [r7, #17]
 80007f2:	4619      	mov	r1, r3
 80007f4:	7cbb      	ldrb	r3, [r7, #18]
 80007f6:	f107 0014 	add.w	r0, r7, #20
 80007fa:	9300      	str	r3, [sp, #0]
 80007fc:	460b      	mov	r3, r1
 80007fe:	4912      	ldr	r1, [pc, #72]	@ (8000848 <main+0xf4>)
 8000800:	f000 fb06 	bl	8000e10 <siprintf>
		UartPuts(str2);
 8000804:	f107 0314 	add.w	r3, r7, #20
 8000808:	4618      	mov	r0, r3
 800080a:	f000 fabb 	bl	8000d84 <UartPuts>
		LcdPuts(LCD_LINE1, str1);
 800080e:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8000812:	4619      	mov	r1, r3
 8000814:	2080      	movs	r0, #128	@ 0x80
 8000816:	f7ff ff4d 	bl	80006b4 <LcdPuts>
		LcdPuts(LCD_LINE2, str2);
 800081a:	f107 0314 	add.w	r3, r7, #20
 800081e:	4619      	mov	r1, r3
 8000820:	20c0      	movs	r0, #192	@ 0xc0
 8000822:	f7ff ff47 	bl	80006b4 <LcdPuts>


		DelayMs(1000);
 8000826:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800082a:	f7ff ff6b 	bl	8000704 <DelayMs>
		RTC_GetTime(&t);
 800082e:	bf00      	nop
 8000830:	e7be      	b.n	80007b0 <main+0x5c>
 8000832:	bf00      	nop
 8000834:	080017a8 	.word	0x080017a8
 8000838:	080017ac 	.word	0x080017ac
 800083c:	08001758 	.word	0x08001758
 8000840:	08001768 	.word	0x08001768
 8000844:	0800177c 	.word	0x0800177c
 8000848:	08001794 	.word	0x08001794

0800084c <Bin2Bcd>:
 *      Author: Nilesh
 */

#include "rtc.h"

uint16_t Bin2Bcd(uint16_t val) {
 800084c:	b480      	push	{r7}
 800084e:	b085      	sub	sp, #20
 8000850:	af00      	add	r7, sp, #0
 8000852:	4603      	mov	r3, r0
 8000854:	80fb      	strh	r3, [r7, #6]
	uint16_t unit = val % 10;
 8000856:	88fa      	ldrh	r2, [r7, #6]
 8000858:	4b16      	ldr	r3, [pc, #88]	@ (80008b4 <Bin2Bcd+0x68>)
 800085a:	fba3 1302 	umull	r1, r3, r3, r2
 800085e:	08d9      	lsrs	r1, r3, #3
 8000860:	460b      	mov	r3, r1
 8000862:	009b      	lsls	r3, r3, #2
 8000864:	440b      	add	r3, r1
 8000866:	005b      	lsls	r3, r3, #1
 8000868:	1ad3      	subs	r3, r2, r3
 800086a:	81fb      	strh	r3, [r7, #14]
	uint16_t tens = (val / 10) % 10;
 800086c:	88fb      	ldrh	r3, [r7, #6]
 800086e:	4a11      	ldr	r2, [pc, #68]	@ (80008b4 <Bin2Bcd+0x68>)
 8000870:	fba2 2303 	umull	r2, r3, r2, r3
 8000874:	08db      	lsrs	r3, r3, #3
 8000876:	b29a      	uxth	r2, r3
 8000878:	4b0e      	ldr	r3, [pc, #56]	@ (80008b4 <Bin2Bcd+0x68>)
 800087a:	fba3 1302 	umull	r1, r3, r3, r2
 800087e:	08d9      	lsrs	r1, r3, #3
 8000880:	460b      	mov	r3, r1
 8000882:	009b      	lsls	r3, r3, #2
 8000884:	440b      	add	r3, r1
 8000886:	005b      	lsls	r3, r3, #1
 8000888:	1ad3      	subs	r3, r2, r3
 800088a:	81bb      	strh	r3, [r7, #12]
//	uint16_t hundreds = (val / 100) % 10;
//	uint16_t thousands = (val / 1000) % 10;
	uint16_t res = 0;
 800088c:	2300      	movs	r3, #0
 800088e:	817b      	strh	r3, [r7, #10]
	res |= unit;
 8000890:	897a      	ldrh	r2, [r7, #10]
 8000892:	89fb      	ldrh	r3, [r7, #14]
 8000894:	4313      	orrs	r3, r2
 8000896:	817b      	strh	r3, [r7, #10]
	res |= tens << 4;
 8000898:	89bb      	ldrh	r3, [r7, #12]
 800089a:	011b      	lsls	r3, r3, #4
 800089c:	b21a      	sxth	r2, r3
 800089e:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 80008a2:	4313      	orrs	r3, r2
 80008a4:	b21b      	sxth	r3, r3
 80008a6:	817b      	strh	r3, [r7, #10]
//	res |= hundreds << 8;
//	res |= thousands << 12;
	return res;
 80008a8:	897b      	ldrh	r3, [r7, #10]
}
 80008aa:	4618      	mov	r0, r3
 80008ac:	3714      	adds	r7, #20
 80008ae:	46bd      	mov	sp, r7
 80008b0:	bc80      	pop	{r7}
 80008b2:	4770      	bx	lr
 80008b4:	cccccccd 	.word	0xcccccccd

080008b8 <Bcd2Bin>:

uint16_t Bcd2Bin(uint16_t val) {
 80008b8:	b480      	push	{r7}
 80008ba:	b085      	sub	sp, #20
 80008bc:	af00      	add	r7, sp, #0
 80008be:	4603      	mov	r3, r0
 80008c0:	80fb      	strh	r3, [r7, #6]
	uint16_t unit = (val & 0x0F);
 80008c2:	88fb      	ldrh	r3, [r7, #6]
 80008c4:	f003 030f 	and.w	r3, r3, #15
 80008c8:	81fb      	strh	r3, [r7, #14]
	uint16_t tens = ((val >> 4) & 0x0F) * 10;
 80008ca:	88fb      	ldrh	r3, [r7, #6]
 80008cc:	091b      	lsrs	r3, r3, #4
 80008ce:	b29b      	uxth	r3, r3
 80008d0:	f003 030f 	and.w	r3, r3, #15
 80008d4:	b29b      	uxth	r3, r3
 80008d6:	461a      	mov	r2, r3
 80008d8:	0092      	lsls	r2, r2, #2
 80008da:	4413      	add	r3, r2
 80008dc:	005b      	lsls	r3, r3, #1
 80008de:	81bb      	strh	r3, [r7, #12]
//	uint16_t hundreds = ((val >> 8) & 0x0F) * 100;
//	uint16_t thousands = ((val >> 12) & 0x0F) * 1000;
	uint16_t res = 0;
 80008e0:	2300      	movs	r3, #0
 80008e2:	817b      	strh	r3, [r7, #10]
	res += unit;
 80008e4:	897a      	ldrh	r2, [r7, #10]
 80008e6:	89fb      	ldrh	r3, [r7, #14]
 80008e8:	4413      	add	r3, r2
 80008ea:	817b      	strh	r3, [r7, #10]
	res += tens;
 80008ec:	897a      	ldrh	r2, [r7, #10]
 80008ee:	89bb      	ldrh	r3, [r7, #12]
 80008f0:	4413      	add	r3, r2
 80008f2:	817b      	strh	r3, [r7, #10]
//	res += hundreds;
//	res += thousands;
	return res;
 80008f4:	897b      	ldrh	r3, [r7, #10]
}
 80008f6:	4618      	mov	r0, r3
 80008f8:	3714      	adds	r7, #20
 80008fa:	46bd      	mov	sp, r7
 80008fc:	bc80      	pop	{r7}
 80008fe:	4770      	bx	lr

08000900 <RTC_Init>:


void RTC_Init(RTC_Date *dt, RTC_Time *tm) {
 8000900:	b580      	push	{r7, lr}
 8000902:	b082      	sub	sp, #8
 8000904:	af00      	add	r7, sp, #0
 8000906:	6078      	str	r0, [r7, #4]
 8000908:	6039      	str	r1, [r7, #0]
	// Initialize RTC
	RCC->APB1ENR |= RCC_APB1ENR_PWREN;		//enable peripheral clock power
 800090a:	4b28      	ldr	r3, [pc, #160]	@ (80009ac <RTC_Init+0xac>)
 800090c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800090e:	4a27      	ldr	r2, [pc, #156]	@ (80009ac <RTC_Init+0xac>)
 8000910:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000914:	6413      	str	r3, [r2, #64]	@ 0x40
	PWR->CR |= PWR_CR_DBP;			//enable access to the RTC registers (stm32 manual 5.4)
 8000916:	4b26      	ldr	r3, [pc, #152]	@ (80009b0 <RTC_Init+0xb0>)
 8000918:	681b      	ldr	r3, [r3, #0]
 800091a:	4a25      	ldr	r2, [pc, #148]	@ (80009b0 <RTC_Init+0xb0>)
 800091c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000920:	6013      	str	r3, [r2, #0]

	RCC->CSR |= RCC_CSR_LSION;				//enable LSI (stm32 manual 7.3.21)
 8000922:	4b22      	ldr	r3, [pc, #136]	@ (80009ac <RTC_Init+0xac>)
 8000924:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8000926:	4a21      	ldr	r2, [pc, #132]	@ (80009ac <RTC_Init+0xac>)
 8000928:	f043 0301 	orr.w	r3, r3, #1
 800092c:	6753      	str	r3, [r2, #116]	@ 0x74
	while(!(RCC->CSR & RCC_CSR_LSIRDY));	//wait for LSI ready flag
 800092e:	bf00      	nop
 8000930:	4b1e      	ldr	r3, [pc, #120]	@ (80009ac <RTC_Init+0xac>)
 8000932:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8000934:	f003 0302 	and.w	r3, r3, #2
 8000938:	2b00      	cmp	r3, #0
 800093a:	d0f9      	beq.n	8000930 <RTC_Init+0x30>

	RCC->BDCR |= RCC_BDCR_RTCEN | RCC_BDCR_RTCSEL_1;    // select LSI (32 KHz) and enable RTC (stm32 manual 7.3.21)
 800093c:	4b1b      	ldr	r3, [pc, #108]	@ (80009ac <RTC_Init+0xac>)
 800093e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8000940:	4a1a      	ldr	r2, [pc, #104]	@ (80009ac <RTC_Init+0xac>)
 8000942:	f443 4302 	orr.w	r3, r3, #33280	@ 0x8200
 8000946:	6713      	str	r3, [r2, #112]	@ 0x70

	RTC->WPR = 0xCA;			// enter key to unlock write protection
 8000948:	4b1a      	ldr	r3, [pc, #104]	@ (80009b4 <RTC_Init+0xb4>)
 800094a:	22ca      	movs	r2, #202	@ 0xca
 800094c:	625a      	str	r2, [r3, #36]	@ 0x24
	RTC->WPR = 0x53;			// key sequence must be 0xCA and then 0x53 (stm32 manual 26.3.5)
 800094e:	4b19      	ldr	r3, [pc, #100]	@ (80009b4 <RTC_Init+0xb4>)
 8000950:	2253      	movs	r2, #83	@ 0x53
 8000952:	625a      	str	r2, [r3, #36]	@ 0x24

	RTC->ISR |= RTC_ISR_INIT;	// enable rtc setup (i.e. register init)
 8000954:	4b17      	ldr	r3, [pc, #92]	@ (80009b4 <RTC_Init+0xb4>)
 8000956:	68db      	ldr	r3, [r3, #12]
 8000958:	4a16      	ldr	r2, [pc, #88]	@ (80009b4 <RTC_Init+0xb4>)
 800095a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800095e:	60d3      	str	r3, [r2, #12]
	while(!(RTC->ISR & RTC_ISR_INITF));	// wait until register update is allowed
 8000960:	bf00      	nop
 8000962:	4b14      	ldr	r3, [pc, #80]	@ (80009b4 <RTC_Init+0xb4>)
 8000964:	68db      	ldr	r3, [r3, #12]
 8000966:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800096a:	2b00      	cmp	r3, #0
 800096c:	d0f9      	beq.n	8000962 <RTC_Init+0x62>
	//	rtc_cntrclk = rtcclk / (async div + 1) * (sync div + 1)
	//		rtc_cntrclk should be 1 Hz (for accurate timing)
	//		high async div (7-bit) => low power | sync div (15-bit)
	//		for LSI = 32KHz = 32000 Hz and rtc_cntrclk = 1 Hz,
	//			if async div = 128, then sync div = 250
	RTC->PRER = ((128-1) << RTC_PRER_PREDIV_A_Pos) | ((250-1) << RTC_PRER_PREDIV_S_Pos);
 800096e:	4b11      	ldr	r3, [pc, #68]	@ (80009b4 <RTC_Init+0xb4>)
 8000970:	4a11      	ldr	r2, [pc, #68]	@ (80009b8 <RTC_Init+0xb8>)
 8000972:	611a      	str	r2, [r3, #16]

	RTC_SetDate(dt);
 8000974:	6878      	ldr	r0, [r7, #4]
 8000976:	f000 f821 	bl	80009bc <RTC_SetDate>
	RTC_SetTime(tm);
 800097a:	6838      	ldr	r0, [r7, #0]
 800097c:	f000 f85c 	bl	8000a38 <RTC_SetTime>

	RTC->CR |= RTC_CR_BYPSHAD;		// rtc date/time should be read from calendar registers (not shadow registers)
 8000980:	4b0c      	ldr	r3, [pc, #48]	@ (80009b4 <RTC_Init+0xb4>)
 8000982:	689b      	ldr	r3, [r3, #8]
 8000984:	4a0b      	ldr	r2, [pc, #44]	@ (80009b4 <RTC_Init+0xb4>)
 8000986:	f043 0320 	orr.w	r3, r3, #32
 800098a:	6093      	str	r3, [r2, #8]
	RTC->ISR &= ~RTC_ISR_INIT;		// rtc is free running now (not in initialization mode)
 800098c:	4b09      	ldr	r3, [pc, #36]	@ (80009b4 <RTC_Init+0xb4>)
 800098e:	68db      	ldr	r3, [r3, #12]
 8000990:	4a08      	ldr	r2, [pc, #32]	@ (80009b4 <RTC_Init+0xb4>)
 8000992:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8000996:	60d3      	str	r3, [r2, #12]
	PWR->CR &= ~PWR_CR_DBP;			// disable access to RTC registers (write protection)
 8000998:	4b05      	ldr	r3, [pc, #20]	@ (80009b0 <RTC_Init+0xb0>)
 800099a:	681b      	ldr	r3, [r3, #0]
 800099c:	4a04      	ldr	r2, [pc, #16]	@ (80009b0 <RTC_Init+0xb0>)
 800099e:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80009a2:	6013      	str	r3, [r2, #0]
}
 80009a4:	bf00      	nop
 80009a6:	3708      	adds	r7, #8
 80009a8:	46bd      	mov	sp, r7
 80009aa:	bd80      	pop	{r7, pc}
 80009ac:	40023800 	.word	0x40023800
 80009b0:	40007000 	.word	0x40007000
 80009b4:	40002800 	.word	0x40002800
 80009b8:	007f00f9 	.word	0x007f00f9

080009bc <RTC_SetDate>:

void RTC_SetDate(RTC_Date *dt) {
 80009bc:	b580      	push	{r7, lr}
 80009be:	b084      	sub	sp, #16
 80009c0:	af00      	add	r7, sp, #0
 80009c2:	6078      	str	r0, [r7, #4]
	uint8_t date = Bin2Bcd(dt->Date);
 80009c4:	687b      	ldr	r3, [r7, #4]
 80009c6:	785b      	ldrb	r3, [r3, #1]
 80009c8:	4618      	mov	r0, r3
 80009ca:	f7ff ff3f 	bl	800084c <Bin2Bcd>
 80009ce:	4603      	mov	r3, r0
 80009d0:	73fb      	strb	r3, [r7, #15]
	uint8_t month = Bin2Bcd(dt->Month);
 80009d2:	687b      	ldr	r3, [r7, #4]
 80009d4:	781b      	ldrb	r3, [r3, #0]
 80009d6:	4618      	mov	r0, r3
 80009d8:	f7ff ff38 	bl	800084c <Bin2Bcd>
 80009dc:	4603      	mov	r3, r0
 80009de:	73bb      	strb	r3, [r7, #14]
	uint8_t year = Bin2Bcd(dt->Year);
 80009e0:	687b      	ldr	r3, [r7, #4]
 80009e2:	789b      	ldrb	r3, [r3, #2]
 80009e4:	4618      	mov	r0, r3
 80009e6:	f7ff ff31 	bl	800084c <Bin2Bcd>
 80009ea:	4603      	mov	r3, r0
 80009ec:	737b      	strb	r3, [r7, #13]
	uint8_t weekday = Bin2Bcd(dt->WeekDay);
 80009ee:	687b      	ldr	r3, [r7, #4]
 80009f0:	78db      	ldrb	r3, [r3, #3]
 80009f2:	4618      	mov	r0, r3
 80009f4:	f7ff ff2a 	bl	800084c <Bin2Bcd>
 80009f8:	4603      	mov	r3, r0
 80009fa:	733b      	strb	r3, [r7, #12]
	uint32_t dr = 0;
 80009fc:	2300      	movs	r3, #0
 80009fe:	60bb      	str	r3, [r7, #8]
	dr |= year << RTC_DR_YU_Pos;
 8000a00:	7b7b      	ldrb	r3, [r7, #13]
 8000a02:	041b      	lsls	r3, r3, #16
 8000a04:	68ba      	ldr	r2, [r7, #8]
 8000a06:	4313      	orrs	r3, r2
 8000a08:	60bb      	str	r3, [r7, #8]
	dr |= weekday << RTC_DR_WDU_Pos;
 8000a0a:	7b3b      	ldrb	r3, [r7, #12]
 8000a0c:	035b      	lsls	r3, r3, #13
 8000a0e:	68ba      	ldr	r2, [r7, #8]
 8000a10:	4313      	orrs	r3, r2
 8000a12:	60bb      	str	r3, [r7, #8]
	dr |= month << RTC_DR_MU_Pos;
 8000a14:	7bbb      	ldrb	r3, [r7, #14]
 8000a16:	021b      	lsls	r3, r3, #8
 8000a18:	68ba      	ldr	r2, [r7, #8]
 8000a1a:	4313      	orrs	r3, r2
 8000a1c:	60bb      	str	r3, [r7, #8]
	dr |= date << RTC_DR_DU_Pos;
 8000a1e:	7bfb      	ldrb	r3, [r7, #15]
 8000a20:	68ba      	ldr	r2, [r7, #8]
 8000a22:	4313      	orrs	r3, r2
 8000a24:	60bb      	str	r3, [r7, #8]
	RTC->DR = dr;
 8000a26:	4a03      	ldr	r2, [pc, #12]	@ (8000a34 <RTC_SetDate+0x78>)
 8000a28:	68bb      	ldr	r3, [r7, #8]
 8000a2a:	6053      	str	r3, [r2, #4]
}
 8000a2c:	bf00      	nop
 8000a2e:	3710      	adds	r7, #16
 8000a30:	46bd      	mov	sp, r7
 8000a32:	bd80      	pop	{r7, pc}
 8000a34:	40002800 	.word	0x40002800

08000a38 <RTC_SetTime>:

void RTC_SetTime(RTC_Time *tm) {
 8000a38:	b580      	push	{r7, lr}
 8000a3a:	b084      	sub	sp, #16
 8000a3c:	af00      	add	r7, sp, #0
 8000a3e:	6078      	str	r0, [r7, #4]
	uint8_t hrs = Bin2Bcd(tm->Hours);
 8000a40:	687b      	ldr	r3, [r7, #4]
 8000a42:	781b      	ldrb	r3, [r3, #0]
 8000a44:	4618      	mov	r0, r3
 8000a46:	f7ff ff01 	bl	800084c <Bin2Bcd>
 8000a4a:	4603      	mov	r3, r0
 8000a4c:	73fb      	strb	r3, [r7, #15]
	uint8_t min = Bin2Bcd(tm->Minutes);
 8000a4e:	687b      	ldr	r3, [r7, #4]
 8000a50:	785b      	ldrb	r3, [r3, #1]
 8000a52:	4618      	mov	r0, r3
 8000a54:	f7ff fefa 	bl	800084c <Bin2Bcd>
 8000a58:	4603      	mov	r3, r0
 8000a5a:	73bb      	strb	r3, [r7, #14]
	uint8_t sec = Bin2Bcd(tm->Seconds);
 8000a5c:	687b      	ldr	r3, [r7, #4]
 8000a5e:	789b      	ldrb	r3, [r3, #2]
 8000a60:	4618      	mov	r0, r3
 8000a62:	f7ff fef3 	bl	800084c <Bin2Bcd>
 8000a66:	4603      	mov	r3, r0
 8000a68:	737b      	strb	r3, [r7, #13]
	uint32_t tr = 0;
 8000a6a:	2300      	movs	r3, #0
 8000a6c:	60bb      	str	r3, [r7, #8]
	tr |= hrs << RTC_TR_HU_Pos;
 8000a6e:	7bfb      	ldrb	r3, [r7, #15]
 8000a70:	041b      	lsls	r3, r3, #16
 8000a72:	68ba      	ldr	r2, [r7, #8]
 8000a74:	4313      	orrs	r3, r2
 8000a76:	60bb      	str	r3, [r7, #8]
	tr |= min << RTC_TR_MNU_Pos;
 8000a78:	7bbb      	ldrb	r3, [r7, #14]
 8000a7a:	021b      	lsls	r3, r3, #8
 8000a7c:	68ba      	ldr	r2, [r7, #8]
 8000a7e:	4313      	orrs	r3, r2
 8000a80:	60bb      	str	r3, [r7, #8]
	tr |= sec << RTC_TR_SU_Pos;
 8000a82:	7b7b      	ldrb	r3, [r7, #13]
 8000a84:	68ba      	ldr	r2, [r7, #8]
 8000a86:	4313      	orrs	r3, r2
 8000a88:	60bb      	str	r3, [r7, #8]
	tr &= ~RTC_TR_PM; // 24-hours mode
 8000a8a:	68bb      	ldr	r3, [r7, #8]
 8000a8c:	f423 0380 	bic.w	r3, r3, #4194304	@ 0x400000
 8000a90:	60bb      	str	r3, [r7, #8]
	RTC->TR = tr;
 8000a92:	4a03      	ldr	r2, [pc, #12]	@ (8000aa0 <RTC_SetTime+0x68>)
 8000a94:	68bb      	ldr	r3, [r7, #8]
 8000a96:	6013      	str	r3, [r2, #0]
}
 8000a98:	bf00      	nop
 8000a9a:	3710      	adds	r7, #16
 8000a9c:	46bd      	mov	sp, r7
 8000a9e:	bd80      	pop	{r7, pc}
 8000aa0:	40002800 	.word	0x40002800

08000aa4 <RTC_GetDate>:

void RTC_GetDate(RTC_Date *dt) {
 8000aa4:	b580      	push	{r7, lr}
 8000aa6:	b084      	sub	sp, #16
 8000aa8:	af00      	add	r7, sp, #0
 8000aaa:	6078      	str	r0, [r7, #4]
	uint32_t dr = RTC->DR;
 8000aac:	4b1f      	ldr	r3, [pc, #124]	@ (8000b2c <RTC_GetDate+0x88>)
 8000aae:	685b      	ldr	r3, [r3, #4]
 8000ab0:	60fb      	str	r3, [r7, #12]
	uint8_t val = (dr & (RTC_DR_DT_Msk | RTC_DR_DU_Msk)) >> RTC_DR_DU_Pos;
 8000ab2:	68fb      	ldr	r3, [r7, #12]
 8000ab4:	b2db      	uxtb	r3, r3
 8000ab6:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8000aba:	72fb      	strb	r3, [r7, #11]
	dt->Date = Bcd2Bin(val);
 8000abc:	7afb      	ldrb	r3, [r7, #11]
 8000abe:	b29b      	uxth	r3, r3
 8000ac0:	4618      	mov	r0, r3
 8000ac2:	f7ff fef9 	bl	80008b8 <Bcd2Bin>
 8000ac6:	4603      	mov	r3, r0
 8000ac8:	b2da      	uxtb	r2, r3
 8000aca:	687b      	ldr	r3, [r7, #4]
 8000acc:	705a      	strb	r2, [r3, #1]
	val = (dr & (RTC_DR_MT_Msk | RTC_DR_MU_Msk)) >> RTC_DR_MU_Pos;
 8000ace:	68fb      	ldr	r3, [r7, #12]
 8000ad0:	0a1b      	lsrs	r3, r3, #8
 8000ad2:	b2db      	uxtb	r3, r3
 8000ad4:	f003 031f 	and.w	r3, r3, #31
 8000ad8:	72fb      	strb	r3, [r7, #11]
	dt->Month = Bcd2Bin(val);
 8000ada:	7afb      	ldrb	r3, [r7, #11]
 8000adc:	b29b      	uxth	r3, r3
 8000ade:	4618      	mov	r0, r3
 8000ae0:	f7ff feea 	bl	80008b8 <Bcd2Bin>
 8000ae4:	4603      	mov	r3, r0
 8000ae6:	b2da      	uxtb	r2, r3
 8000ae8:	687b      	ldr	r3, [r7, #4]
 8000aea:	701a      	strb	r2, [r3, #0]
	val = (dr & (RTC_DR_YT_Msk | RTC_DR_YU_Msk)) >> RTC_DR_YU_Pos;
 8000aec:	68fb      	ldr	r3, [r7, #12]
 8000aee:	0c1b      	lsrs	r3, r3, #16
 8000af0:	72fb      	strb	r3, [r7, #11]
	dt->Year = Bcd2Bin(val);
 8000af2:	7afb      	ldrb	r3, [r7, #11]
 8000af4:	b29b      	uxth	r3, r3
 8000af6:	4618      	mov	r0, r3
 8000af8:	f7ff fede 	bl	80008b8 <Bcd2Bin>
 8000afc:	4603      	mov	r3, r0
 8000afe:	b2da      	uxtb	r2, r3
 8000b00:	687b      	ldr	r3, [r7, #4]
 8000b02:	709a      	strb	r2, [r3, #2]
	val = (dr & (RTC_DR_WDU_Msk)) >> RTC_DR_WDU_Pos;
 8000b04:	68fb      	ldr	r3, [r7, #12]
 8000b06:	0b5b      	lsrs	r3, r3, #13
 8000b08:	b2db      	uxtb	r3, r3
 8000b0a:	f003 0307 	and.w	r3, r3, #7
 8000b0e:	72fb      	strb	r3, [r7, #11]
	dt->WeekDay = Bcd2Bin(val);
 8000b10:	7afb      	ldrb	r3, [r7, #11]
 8000b12:	b29b      	uxth	r3, r3
 8000b14:	4618      	mov	r0, r3
 8000b16:	f7ff fecf 	bl	80008b8 <Bcd2Bin>
 8000b1a:	4603      	mov	r3, r0
 8000b1c:	b2da      	uxtb	r2, r3
 8000b1e:	687b      	ldr	r3, [r7, #4]
 8000b20:	70da      	strb	r2, [r3, #3]
}
 8000b22:	bf00      	nop
 8000b24:	3710      	adds	r7, #16
 8000b26:	46bd      	mov	sp, r7
 8000b28:	bd80      	pop	{r7, pc}
 8000b2a:	bf00      	nop
 8000b2c:	40002800 	.word	0x40002800

08000b30 <RTC_GetTime>:

void RTC_GetTime(RTC_Time *tm) {
 8000b30:	b580      	push	{r7, lr}
 8000b32:	b084      	sub	sp, #16
 8000b34:	af00      	add	r7, sp, #0
 8000b36:	6078      	str	r0, [r7, #4]
	uint32_t tr = RTC->TR;
 8000b38:	4b19      	ldr	r3, [pc, #100]	@ (8000ba0 <RTC_GetTime+0x70>)
 8000b3a:	681b      	ldr	r3, [r3, #0]
 8000b3c:	60fb      	str	r3, [r7, #12]
	uint8_t val = (tr & (RTC_TR_HT_Msk | RTC_TR_HU_Msk)) >> RTC_TR_HU_Pos;
 8000b3e:	68fb      	ldr	r3, [r7, #12]
 8000b40:	0c1b      	lsrs	r3, r3, #16
 8000b42:	b2db      	uxtb	r3, r3
 8000b44:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8000b48:	72fb      	strb	r3, [r7, #11]
	tm->Hours = Bcd2Bin(val);
 8000b4a:	7afb      	ldrb	r3, [r7, #11]
 8000b4c:	b29b      	uxth	r3, r3
 8000b4e:	4618      	mov	r0, r3
 8000b50:	f7ff feb2 	bl	80008b8 <Bcd2Bin>
 8000b54:	4603      	mov	r3, r0
 8000b56:	b2da      	uxtb	r2, r3
 8000b58:	687b      	ldr	r3, [r7, #4]
 8000b5a:	701a      	strb	r2, [r3, #0]
	val = (tr & (RTC_TR_MNT_Msk | RTC_TR_MNU_Msk)) >> RTC_TR_MNU_Pos;
 8000b5c:	68fb      	ldr	r3, [r7, #12]
 8000b5e:	0a1b      	lsrs	r3, r3, #8
 8000b60:	b2db      	uxtb	r3, r3
 8000b62:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8000b66:	72fb      	strb	r3, [r7, #11]
	tm->Minutes = Bcd2Bin(val);
 8000b68:	7afb      	ldrb	r3, [r7, #11]
 8000b6a:	b29b      	uxth	r3, r3
 8000b6c:	4618      	mov	r0, r3
 8000b6e:	f7ff fea3 	bl	80008b8 <Bcd2Bin>
 8000b72:	4603      	mov	r3, r0
 8000b74:	b2da      	uxtb	r2, r3
 8000b76:	687b      	ldr	r3, [r7, #4]
 8000b78:	705a      	strb	r2, [r3, #1]
	val = (tr & (RTC_TR_ST_Msk | RTC_TR_SU_Msk)) >> RTC_TR_SU_Pos;
 8000b7a:	68fb      	ldr	r3, [r7, #12]
 8000b7c:	b2db      	uxtb	r3, r3
 8000b7e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8000b82:	72fb      	strb	r3, [r7, #11]
	tm->Seconds = Bcd2Bin(val);
 8000b84:	7afb      	ldrb	r3, [r7, #11]
 8000b86:	b29b      	uxth	r3, r3
 8000b88:	4618      	mov	r0, r3
 8000b8a:	f7ff fe95 	bl	80008b8 <Bcd2Bin>
 8000b8e:	4603      	mov	r3, r0
 8000b90:	b2da      	uxtb	r2, r3
 8000b92:	687b      	ldr	r3, [r7, #4]
 8000b94:	709a      	strb	r2, [r3, #2]
}
 8000b96:	bf00      	nop
 8000b98:	3710      	adds	r7, #16
 8000b9a:	46bd      	mov	sp, r7
 8000b9c:	bd80      	pop	{r7, pc}
 8000b9e:	bf00      	nop
 8000ba0:	40002800 	.word	0x40002800

08000ba4 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000ba4:	b580      	push	{r7, lr}
 8000ba6:	b086      	sub	sp, #24
 8000ba8:	af00      	add	r7, sp, #0
 8000baa:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000bac:	4a14      	ldr	r2, [pc, #80]	@ (8000c00 <_sbrk+0x5c>)
 8000bae:	4b15      	ldr	r3, [pc, #84]	@ (8000c04 <_sbrk+0x60>)
 8000bb0:	1ad3      	subs	r3, r2, r3
 8000bb2:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000bb4:	697b      	ldr	r3, [r7, #20]
 8000bb6:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000bb8:	4b13      	ldr	r3, [pc, #76]	@ (8000c08 <_sbrk+0x64>)
 8000bba:	681b      	ldr	r3, [r3, #0]
 8000bbc:	2b00      	cmp	r3, #0
 8000bbe:	d102      	bne.n	8000bc6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8000bc0:	4b11      	ldr	r3, [pc, #68]	@ (8000c08 <_sbrk+0x64>)
 8000bc2:	4a12      	ldr	r2, [pc, #72]	@ (8000c0c <_sbrk+0x68>)
 8000bc4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000bc6:	4b10      	ldr	r3, [pc, #64]	@ (8000c08 <_sbrk+0x64>)
 8000bc8:	681a      	ldr	r2, [r3, #0]
 8000bca:	687b      	ldr	r3, [r7, #4]
 8000bcc:	4413      	add	r3, r2
 8000bce:	693a      	ldr	r2, [r7, #16]
 8000bd0:	429a      	cmp	r2, r3
 8000bd2:	d207      	bcs.n	8000be4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000bd4:	f000 f93c 	bl	8000e50 <__errno>
 8000bd8:	4603      	mov	r3, r0
 8000bda:	220c      	movs	r2, #12
 8000bdc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8000bde:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000be2:	e009      	b.n	8000bf8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000be4:	4b08      	ldr	r3, [pc, #32]	@ (8000c08 <_sbrk+0x64>)
 8000be6:	681b      	ldr	r3, [r3, #0]
 8000be8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000bea:	4b07      	ldr	r3, [pc, #28]	@ (8000c08 <_sbrk+0x64>)
 8000bec:	681a      	ldr	r2, [r3, #0]
 8000bee:	687b      	ldr	r3, [r7, #4]
 8000bf0:	4413      	add	r3, r2
 8000bf2:	4a05      	ldr	r2, [pc, #20]	@ (8000c08 <_sbrk+0x64>)
 8000bf4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000bf6:	68fb      	ldr	r3, [r7, #12]
}
 8000bf8:	4618      	mov	r0, r3
 8000bfa:	3718      	adds	r7, #24
 8000bfc:	46bd      	mov	sp, r7
 8000bfe:	bd80      	pop	{r7, pc}
 8000c00:	20020000 	.word	0x20020000
 8000c04:	00000400 	.word	0x00000400
 8000c08:	20000070 	.word	0x20000070
 8000c0c:	200001c0 	.word	0x200001c0

08000c10 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000c10:	b580      	push	{r7, lr}
 8000c12:	af00      	add	r7, sp, #0
  DWT_Init();
 8000c14:	f000 f802 	bl	8000c1c <DWT_Init>
}
 8000c18:	bf00      	nop
 8000c1a:	bd80      	pop	{r7, pc}

08000c1c <DWT_Init>:
}
#pragma GCC pop_options


uint32_t DWT_Init(void)
{
 8000c1c:	b480      	push	{r7}
 8000c1e:	af00      	add	r7, sp, #0
    /* Disable TRC */
    CoreDebug->DEMCR &= ~CoreDebug_DEMCR_TRCENA_Msk; // ~0x01000000;
 8000c20:	4b14      	ldr	r3, [pc, #80]	@ (8000c74 <DWT_Init+0x58>)
 8000c22:	68db      	ldr	r3, [r3, #12]
 8000c24:	4a13      	ldr	r2, [pc, #76]	@ (8000c74 <DWT_Init+0x58>)
 8000c26:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8000c2a:	60d3      	str	r3, [r2, #12]
    /* Enable TRC */
    CoreDebug->DEMCR |=  CoreDebug_DEMCR_TRCENA_Msk; // 0x01000000;
 8000c2c:	4b11      	ldr	r3, [pc, #68]	@ (8000c74 <DWT_Init+0x58>)
 8000c2e:	68db      	ldr	r3, [r3, #12]
 8000c30:	4a10      	ldr	r2, [pc, #64]	@ (8000c74 <DWT_Init+0x58>)
 8000c32:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8000c36:	60d3      	str	r3, [r2, #12]
    /* Disable clock cycle counter */
    DWT->CTRL &= ~DWT_CTRL_CYCCNTENA_Msk; //~0x00000001;
 8000c38:	4b0f      	ldr	r3, [pc, #60]	@ (8000c78 <DWT_Init+0x5c>)
 8000c3a:	681b      	ldr	r3, [r3, #0]
 8000c3c:	4a0e      	ldr	r2, [pc, #56]	@ (8000c78 <DWT_Init+0x5c>)
 8000c3e:	f023 0301 	bic.w	r3, r3, #1
 8000c42:	6013      	str	r3, [r2, #0]
    /* Enable  clock cycle counter */
    DWT->CTRL |=  DWT_CTRL_CYCCNTENA_Msk; //0x00000001;
 8000c44:	4b0c      	ldr	r3, [pc, #48]	@ (8000c78 <DWT_Init+0x5c>)
 8000c46:	681b      	ldr	r3, [r3, #0]
 8000c48:	4a0b      	ldr	r2, [pc, #44]	@ (8000c78 <DWT_Init+0x5c>)
 8000c4a:	f043 0301 	orr.w	r3, r3, #1
 8000c4e:	6013      	str	r3, [r2, #0]
    /* Reset the clock cycle counter value */
    DWT->CYCCNT = 0;
 8000c50:	4b09      	ldr	r3, [pc, #36]	@ (8000c78 <DWT_Init+0x5c>)
 8000c52:	2200      	movs	r2, #0
 8000c54:	605a      	str	r2, [r3, #4]
    /* 3 NO OPERATION instructions */
    __ASM volatile ("NOP");
 8000c56:	bf00      	nop
    __ASM volatile ("NOP");
 8000c58:	bf00      	nop
    __ASM volatile ("NOP");
 8000c5a:	bf00      	nop
    /* Check if clock cycle counter has started: 0 on success */
    return !(DWT->CYCCNT);
 8000c5c:	4b06      	ldr	r3, [pc, #24]	@ (8000c78 <DWT_Init+0x5c>)
 8000c5e:	685b      	ldr	r3, [r3, #4]
 8000c60:	2b00      	cmp	r3, #0
 8000c62:	bf0c      	ite	eq
 8000c64:	2301      	moveq	r3, #1
 8000c66:	2300      	movne	r3, #0
 8000c68:	b2db      	uxtb	r3, r3
}
 8000c6a:	4618      	mov	r0, r3
 8000c6c:	46bd      	mov	sp, r7
 8000c6e:	bc80      	pop	{r7}
 8000c70:	4770      	bx	lr
 8000c72:	bf00      	nop
 8000c74:	e000edf0 	.word	0xe000edf0
 8000c78:	e0001000 	.word	0xe0001000

08000c7c <UartInit>:

#define TX_PIN	2
#define RX_PIN	3
#define USART_ALT_FN	7

void UartInit(uint32_t baud) {
 8000c7c:	b480      	push	{r7}
 8000c7e:	b083      	sub	sp, #12
 8000c80:	af00      	add	r7, sp, #0
 8000c82:	6078      	str	r0, [r7, #4]
	// UART GPIO Init -- PA.2 (Tx) and PA.3 (Rx)
	// enable clock
	RCC->AHB1ENR |= BV(RCC_AHB1ENR_GPIOAEN_Pos);
 8000c84:	4b31      	ldr	r3, [pc, #196]	@ (8000d4c <UartInit+0xd0>)
 8000c86:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8000c88:	4a30      	ldr	r2, [pc, #192]	@ (8000d4c <UartInit+0xd0>)
 8000c8a:	f043 0301 	orr.w	r3, r3, #1
 8000c8e:	6313      	str	r3, [r2, #48]	@ 0x30
	//	alt fn = 0111 = 7 (Uart Tx and Rx)
	GPIOA->AFR[0] |= ((USART_ALT_FN << GPIO_AFRL_AFSEL3_Pos) | (USART_ALT_FN << GPIO_AFRL_AFSEL2_Pos));
 8000c90:	4b2f      	ldr	r3, [pc, #188]	@ (8000d50 <UartInit+0xd4>)
 8000c92:	6a1b      	ldr	r3, [r3, #32]
 8000c94:	4a2e      	ldr	r2, [pc, #184]	@ (8000d50 <UartInit+0xd4>)
 8000c96:	f443 43ee 	orr.w	r3, r3, #30464	@ 0x7700
 8000c9a:	6213      	str	r3, [r2, #32]
	// 	mode=10 (alt fn), speed=00 (low), pupdr=00 (none), typer=0 (push-pull)
	GPIOA->MODER |= (BV(TX_PIN * 2 + 1) | BV(RX_PIN * 2 + 1));
 8000c9c:	4b2c      	ldr	r3, [pc, #176]	@ (8000d50 <UartInit+0xd4>)
 8000c9e:	681b      	ldr	r3, [r3, #0]
 8000ca0:	4a2b      	ldr	r2, [pc, #172]	@ (8000d50 <UartInit+0xd4>)
 8000ca2:	f043 03a0 	orr.w	r3, r3, #160	@ 0xa0
 8000ca6:	6013      	str	r3, [r2, #0]
	GPIOA->MODER &= ~(BV(TX_PIN * 2) | BV(RX_PIN * 2));
 8000ca8:	4b29      	ldr	r3, [pc, #164]	@ (8000d50 <UartInit+0xd4>)
 8000caa:	681b      	ldr	r3, [r3, #0]
 8000cac:	4a28      	ldr	r2, [pc, #160]	@ (8000d50 <UartInit+0xd4>)
 8000cae:	f023 0350 	bic.w	r3, r3, #80	@ 0x50
 8000cb2:	6013      	str	r3, [r2, #0]
	GPIOA->OSPEEDR &= ~(BV(TX_PIN * 2) | BV(TX_PIN * 2 + 1) | BV(RX_PIN * 2) | BV(RX_PIN * 2 + 1));
 8000cb4:	4b26      	ldr	r3, [pc, #152]	@ (8000d50 <UartInit+0xd4>)
 8000cb6:	689b      	ldr	r3, [r3, #8]
 8000cb8:	4a25      	ldr	r2, [pc, #148]	@ (8000d50 <UartInit+0xd4>)
 8000cba:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8000cbe:	6093      	str	r3, [r2, #8]
	GPIOA->PUPDR &= ~(BV(TX_PIN * 2) | BV(TX_PIN * 2 + 1) | BV(RX_PIN * 2) | BV(RX_PIN * 2 + 1));
 8000cc0:	4b23      	ldr	r3, [pc, #140]	@ (8000d50 <UartInit+0xd4>)
 8000cc2:	68db      	ldr	r3, [r3, #12]
 8000cc4:	4a22      	ldr	r2, [pc, #136]	@ (8000d50 <UartInit+0xd4>)
 8000cc6:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8000cca:	60d3      	str	r3, [r2, #12]
	GPIOA->OTYPER &= ~(BV(TX_PIN) | BV(RX_PIN));
 8000ccc:	4b20      	ldr	r3, [pc, #128]	@ (8000d50 <UartInit+0xd4>)
 8000cce:	685b      	ldr	r3, [r3, #4]
 8000cd0:	4a1f      	ldr	r2, [pc, #124]	@ (8000d50 <UartInit+0xd4>)
 8000cd2:	f023 030c 	bic.w	r3, r3, #12
 8000cd6:	6053      	str	r3, [r2, #4]

	// UART Config
	// enable uart clock
	RCC->APB1ENR |= BV(RCC_APB1ENR_USART2EN_Pos);
 8000cd8:	4b1c      	ldr	r3, [pc, #112]	@ (8000d4c <UartInit+0xd0>)
 8000cda:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000cdc:	4a1b      	ldr	r2, [pc, #108]	@ (8000d4c <UartInit+0xd0>)
 8000cde:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000ce2:	6413      	str	r3, [r2, #64]	@ 0x40
	// tx en (TE=1), rx en (RE=1), wordlen=8 (M=0), OVER8=0, disable parity (PCE=0)
	USART2->CR1 = BV(USART_CR1_TE_Pos) | BV(USART_CR1_RE_Pos);
 8000ce4:	4b1b      	ldr	r3, [pc, #108]	@ (8000d54 <UartInit+0xd8>)
 8000ce6:	220c      	movs	r2, #12
 8000ce8:	60da      	str	r2, [r3, #12]
	// 1 stop bit (STOP=00), disable clock (CLKEN=0)
	USART2->CR2 = 0x00000000;
 8000cea:	4b1a      	ldr	r3, [pc, #104]	@ (8000d54 <UartInit+0xd8>)
 8000cec:	2200      	movs	r2, #0
 8000cee:	611a      	str	r2, [r3, #16]
	// no hw control, no irda, no dma, no interupts
	USART2->CR3 = 0x00000000;
 8000cf0:	4b18      	ldr	r3, [pc, #96]	@ (8000d54 <UartInit+0xd8>)
 8000cf2:	2200      	movs	r2, #0
 8000cf4:	615a      	str	r2, [r3, #20]
	// set BRR for given baud rate
	switch(baud) {
 8000cf6:	687b      	ldr	r3, [r7, #4]
 8000cf8:	f5b3 3fe1 	cmp.w	r3, #115200	@ 0x1c200
 8000cfc:	d016      	beq.n	8000d2c <UartInit+0xb0>
 8000cfe:	687b      	ldr	r3, [r7, #4]
 8000d00:	f5b3 3fe1 	cmp.w	r3, #115200	@ 0x1c200
 8000d04:	d816      	bhi.n	8000d34 <UartInit+0xb8>
 8000d06:	687b      	ldr	r3, [r7, #4]
 8000d08:	f5b3 5f16 	cmp.w	r3, #9600	@ 0x2580
 8000d0c:	d004      	beq.n	8000d18 <UartInit+0x9c>
 8000d0e:	687b      	ldr	r3, [r7, #4]
 8000d10:	f5b3 4f16 	cmp.w	r3, #38400	@ 0x9600
 8000d14:	d005      	beq.n	8000d22 <UartInit+0xa6>
 8000d16:	e00d      	b.n	8000d34 <UartInit+0xb8>
		case BAUD_9600:
			USART2->BRR = BAUD_BRR_9600;
 8000d18:	4b0e      	ldr	r3, [pc, #56]	@ (8000d54 <UartInit+0xd8>)
 8000d1a:	f240 6283 	movw	r2, #1667	@ 0x683
 8000d1e:	609a      	str	r2, [r3, #8]
			break;
 8000d20:	e008      	b.n	8000d34 <UartInit+0xb8>
		case BAUD_38400:
			USART2->BRR = BAUD_BRR_38400;
 8000d22:	4b0c      	ldr	r3, [pc, #48]	@ (8000d54 <UartInit+0xd8>)
 8000d24:	f240 12a1 	movw	r2, #417	@ 0x1a1
 8000d28:	609a      	str	r2, [r3, #8]
			break;
 8000d2a:	e003      	b.n	8000d34 <UartInit+0xb8>
		case BAUD_115200:
			USART2->BRR = BAUD_BRR_115200;
 8000d2c:	4b09      	ldr	r3, [pc, #36]	@ (8000d54 <UartInit+0xd8>)
 8000d2e:	228b      	movs	r2, #139	@ 0x8b
 8000d30:	609a      	str	r2, [r3, #8]
			break;
 8000d32:	bf00      	nop
	}
	// uart enable (UE=1)
	USART2->CR1 |= BV(USART_CR1_UE_Pos);
 8000d34:	4b07      	ldr	r3, [pc, #28]	@ (8000d54 <UartInit+0xd8>)
 8000d36:	68db      	ldr	r3, [r3, #12]
 8000d38:	4a06      	ldr	r2, [pc, #24]	@ (8000d54 <UartInit+0xd8>)
 8000d3a:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8000d3e:	60d3      	str	r3, [r2, #12]
}
 8000d40:	bf00      	nop
 8000d42:	370c      	adds	r7, #12
 8000d44:	46bd      	mov	sp, r7
 8000d46:	bc80      	pop	{r7}
 8000d48:	4770      	bx	lr
 8000d4a:	bf00      	nop
 8000d4c:	40023800 	.word	0x40023800
 8000d50:	40020000 	.word	0x40020000
 8000d54:	40004400 	.word	0x40004400

08000d58 <UartPutch>:

void UartPutch(uint8_t ch) {
 8000d58:	b480      	push	{r7}
 8000d5a:	b083      	sub	sp, #12
 8000d5c:	af00      	add	r7, sp, #0
 8000d5e:	4603      	mov	r3, r0
 8000d60:	71fb      	strb	r3, [r7, #7]
	// wait until TDR is empty (i.e. prev byte transmitted)
	while((USART2->SR & BV(USART_SR_TXE_Pos)) == 0)
 8000d62:	bf00      	nop
 8000d64:	4b06      	ldr	r3, [pc, #24]	@ (8000d80 <UartPutch+0x28>)
 8000d66:	681b      	ldr	r3, [r3, #0]
 8000d68:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000d6c:	2b00      	cmp	r3, #0
 8000d6e:	d0f9      	beq.n	8000d64 <UartPutch+0xc>
		;
	// write new byte in TDR
	USART2->DR = ch;
 8000d70:	4a03      	ldr	r2, [pc, #12]	@ (8000d80 <UartPutch+0x28>)
 8000d72:	79fb      	ldrb	r3, [r7, #7]
 8000d74:	6053      	str	r3, [r2, #4]
}
 8000d76:	bf00      	nop
 8000d78:	370c      	adds	r7, #12
 8000d7a:	46bd      	mov	sp, r7
 8000d7c:	bc80      	pop	{r7}
 8000d7e:	4770      	bx	lr
 8000d80:	40004400 	.word	0x40004400

08000d84 <UartPuts>:
	// read received byte from RDR
	char ch = USART2->DR;
	return ch;
}

void UartPuts(char str[]) {
 8000d84:	b580      	push	{r7, lr}
 8000d86:	b084      	sub	sp, #16
 8000d88:	af00      	add	r7, sp, #0
 8000d8a:	6078      	str	r0, [r7, #4]
	int i;
	for(i=0; str[i]!='\0'; i++)
 8000d8c:	2300      	movs	r3, #0
 8000d8e:	60fb      	str	r3, [r7, #12]
 8000d90:	e009      	b.n	8000da6 <UartPuts+0x22>
		UartPutch(str[i]);
 8000d92:	68fb      	ldr	r3, [r7, #12]
 8000d94:	687a      	ldr	r2, [r7, #4]
 8000d96:	4413      	add	r3, r2
 8000d98:	781b      	ldrb	r3, [r3, #0]
 8000d9a:	4618      	mov	r0, r3
 8000d9c:	f7ff ffdc 	bl	8000d58 <UartPutch>
	for(i=0; str[i]!='\0'; i++)
 8000da0:	68fb      	ldr	r3, [r7, #12]
 8000da2:	3301      	adds	r3, #1
 8000da4:	60fb      	str	r3, [r7, #12]
 8000da6:	68fb      	ldr	r3, [r7, #12]
 8000da8:	687a      	ldr	r2, [r7, #4]
 8000daa:	4413      	add	r3, r2
 8000dac:	781b      	ldrb	r3, [r3, #0]
 8000dae:	2b00      	cmp	r3, #0
 8000db0:	d1ef      	bne.n	8000d92 <UartPuts+0xe>
}
 8000db2:	bf00      	nop
 8000db4:	bf00      	nop
 8000db6:	3710      	adds	r7, #16
 8000db8:	46bd      	mov	sp, r7
 8000dba:	bd80      	pop	{r7, pc}

08000dbc <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8000dbc:	480d      	ldr	r0, [pc, #52]	@ (8000df4 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8000dbe:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 8000dc0:	f7ff ff26 	bl	8000c10 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000dc4:	480c      	ldr	r0, [pc, #48]	@ (8000df8 <LoopForever+0x6>)
  ldr r1, =_edata
 8000dc6:	490d      	ldr	r1, [pc, #52]	@ (8000dfc <LoopForever+0xa>)
  ldr r2, =_sidata
 8000dc8:	4a0d      	ldr	r2, [pc, #52]	@ (8000e00 <LoopForever+0xe>)
  movs r3, #0
 8000dca:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8000dcc:	e002      	b.n	8000dd4 <LoopCopyDataInit>

08000dce <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8000dce:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000dd0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000dd2:	3304      	adds	r3, #4

08000dd4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000dd4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000dd6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000dd8:	d3f9      	bcc.n	8000dce <CopyDataInit>

/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8000dda:	4a0a      	ldr	r2, [pc, #40]	@ (8000e04 <LoopForever+0x12>)
  ldr r4, =_ebss
 8000ddc:	4c0a      	ldr	r4, [pc, #40]	@ (8000e08 <LoopForever+0x16>)
  movs r3, #0
 8000dde:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000de0:	e001      	b.n	8000de6 <LoopFillZerobss>

08000de2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000de2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000de4:	3204      	adds	r2, #4

08000de6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000de6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000de8:	d3fb      	bcc.n	8000de2 <FillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8000dea:	f000 f837 	bl	8000e5c <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8000dee:	f7ff fcb1 	bl	8000754 <main>

08000df2 <LoopForever>:

LoopForever:
  b LoopForever
 8000df2:	e7fe      	b.n	8000df2 <LoopForever>
  ldr   r0, =_estack
 8000df4:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8000df8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000dfc:	20000054 	.word	0x20000054
  ldr r2, =_sidata
 8000e00:	080017f4 	.word	0x080017f4
  ldr r2, =_sbss
 8000e04:	20000054 	.word	0x20000054
  ldr r4, =_ebss
 8000e08:	200001bc 	.word	0x200001bc

08000e0c <ADC_IRQHandler>:
 * @retval : None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000e0c:	e7fe      	b.n	8000e0c <ADC_IRQHandler>
	...

08000e10 <siprintf>:
 8000e10:	b40e      	push	{r1, r2, r3}
 8000e12:	b500      	push	{lr}
 8000e14:	b09c      	sub	sp, #112	@ 0x70
 8000e16:	ab1d      	add	r3, sp, #116	@ 0x74
 8000e18:	9002      	str	r0, [sp, #8]
 8000e1a:	9006      	str	r0, [sp, #24]
 8000e1c:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8000e20:	4809      	ldr	r0, [pc, #36]	@ (8000e48 <siprintf+0x38>)
 8000e22:	9107      	str	r1, [sp, #28]
 8000e24:	9104      	str	r1, [sp, #16]
 8000e26:	4909      	ldr	r1, [pc, #36]	@ (8000e4c <siprintf+0x3c>)
 8000e28:	f853 2b04 	ldr.w	r2, [r3], #4
 8000e2c:	9105      	str	r1, [sp, #20]
 8000e2e:	6800      	ldr	r0, [r0, #0]
 8000e30:	9301      	str	r3, [sp, #4]
 8000e32:	a902      	add	r1, sp, #8
 8000e34:	f000 f98c 	bl	8001150 <_svfiprintf_r>
 8000e38:	9b02      	ldr	r3, [sp, #8]
 8000e3a:	2200      	movs	r2, #0
 8000e3c:	701a      	strb	r2, [r3, #0]
 8000e3e:	b01c      	add	sp, #112	@ 0x70
 8000e40:	f85d eb04 	ldr.w	lr, [sp], #4
 8000e44:	b003      	add	sp, #12
 8000e46:	4770      	bx	lr
 8000e48:	20000004 	.word	0x20000004
 8000e4c:	ffff0208 	.word	0xffff0208

08000e50 <__errno>:
 8000e50:	4b01      	ldr	r3, [pc, #4]	@ (8000e58 <__errno+0x8>)
 8000e52:	6818      	ldr	r0, [r3, #0]
 8000e54:	4770      	bx	lr
 8000e56:	bf00      	nop
 8000e58:	20000004 	.word	0x20000004

08000e5c <__libc_init_array>:
 8000e5c:	b570      	push	{r4, r5, r6, lr}
 8000e5e:	4d0d      	ldr	r5, [pc, #52]	@ (8000e94 <__libc_init_array+0x38>)
 8000e60:	4c0d      	ldr	r4, [pc, #52]	@ (8000e98 <__libc_init_array+0x3c>)
 8000e62:	1b64      	subs	r4, r4, r5
 8000e64:	10a4      	asrs	r4, r4, #2
 8000e66:	2600      	movs	r6, #0
 8000e68:	42a6      	cmp	r6, r4
 8000e6a:	d109      	bne.n	8000e80 <__libc_init_array+0x24>
 8000e6c:	4d0b      	ldr	r5, [pc, #44]	@ (8000e9c <__libc_init_array+0x40>)
 8000e6e:	4c0c      	ldr	r4, [pc, #48]	@ (8000ea0 <__libc_init_array+0x44>)
 8000e70:	f000 fc66 	bl	8001740 <_init>
 8000e74:	1b64      	subs	r4, r4, r5
 8000e76:	10a4      	asrs	r4, r4, #2
 8000e78:	2600      	movs	r6, #0
 8000e7a:	42a6      	cmp	r6, r4
 8000e7c:	d105      	bne.n	8000e8a <__libc_init_array+0x2e>
 8000e7e:	bd70      	pop	{r4, r5, r6, pc}
 8000e80:	f855 3b04 	ldr.w	r3, [r5], #4
 8000e84:	4798      	blx	r3
 8000e86:	3601      	adds	r6, #1
 8000e88:	e7ee      	b.n	8000e68 <__libc_init_array+0xc>
 8000e8a:	f855 3b04 	ldr.w	r3, [r5], #4
 8000e8e:	4798      	blx	r3
 8000e90:	3601      	adds	r6, #1
 8000e92:	e7f2      	b.n	8000e7a <__libc_init_array+0x1e>
 8000e94:	080017ec 	.word	0x080017ec
 8000e98:	080017ec 	.word	0x080017ec
 8000e9c:	080017ec 	.word	0x080017ec
 8000ea0:	080017f0 	.word	0x080017f0

08000ea4 <__retarget_lock_acquire_recursive>:
 8000ea4:	4770      	bx	lr

08000ea6 <__retarget_lock_release_recursive>:
 8000ea6:	4770      	bx	lr

08000ea8 <_free_r>:
 8000ea8:	b538      	push	{r3, r4, r5, lr}
 8000eaa:	4605      	mov	r5, r0
 8000eac:	2900      	cmp	r1, #0
 8000eae:	d041      	beq.n	8000f34 <_free_r+0x8c>
 8000eb0:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8000eb4:	1f0c      	subs	r4, r1, #4
 8000eb6:	2b00      	cmp	r3, #0
 8000eb8:	bfb8      	it	lt
 8000eba:	18e4      	addlt	r4, r4, r3
 8000ebc:	f000 f8e0 	bl	8001080 <__malloc_lock>
 8000ec0:	4a1d      	ldr	r2, [pc, #116]	@ (8000f38 <_free_r+0x90>)
 8000ec2:	6813      	ldr	r3, [r2, #0]
 8000ec4:	b933      	cbnz	r3, 8000ed4 <_free_r+0x2c>
 8000ec6:	6063      	str	r3, [r4, #4]
 8000ec8:	6014      	str	r4, [r2, #0]
 8000eca:	4628      	mov	r0, r5
 8000ecc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000ed0:	f000 b8dc 	b.w	800108c <__malloc_unlock>
 8000ed4:	42a3      	cmp	r3, r4
 8000ed6:	d908      	bls.n	8000eea <_free_r+0x42>
 8000ed8:	6820      	ldr	r0, [r4, #0]
 8000eda:	1821      	adds	r1, r4, r0
 8000edc:	428b      	cmp	r3, r1
 8000ede:	bf01      	itttt	eq
 8000ee0:	6819      	ldreq	r1, [r3, #0]
 8000ee2:	685b      	ldreq	r3, [r3, #4]
 8000ee4:	1809      	addeq	r1, r1, r0
 8000ee6:	6021      	streq	r1, [r4, #0]
 8000ee8:	e7ed      	b.n	8000ec6 <_free_r+0x1e>
 8000eea:	461a      	mov	r2, r3
 8000eec:	685b      	ldr	r3, [r3, #4]
 8000eee:	b10b      	cbz	r3, 8000ef4 <_free_r+0x4c>
 8000ef0:	42a3      	cmp	r3, r4
 8000ef2:	d9fa      	bls.n	8000eea <_free_r+0x42>
 8000ef4:	6811      	ldr	r1, [r2, #0]
 8000ef6:	1850      	adds	r0, r2, r1
 8000ef8:	42a0      	cmp	r0, r4
 8000efa:	d10b      	bne.n	8000f14 <_free_r+0x6c>
 8000efc:	6820      	ldr	r0, [r4, #0]
 8000efe:	4401      	add	r1, r0
 8000f00:	1850      	adds	r0, r2, r1
 8000f02:	4283      	cmp	r3, r0
 8000f04:	6011      	str	r1, [r2, #0]
 8000f06:	d1e0      	bne.n	8000eca <_free_r+0x22>
 8000f08:	6818      	ldr	r0, [r3, #0]
 8000f0a:	685b      	ldr	r3, [r3, #4]
 8000f0c:	6053      	str	r3, [r2, #4]
 8000f0e:	4408      	add	r0, r1
 8000f10:	6010      	str	r0, [r2, #0]
 8000f12:	e7da      	b.n	8000eca <_free_r+0x22>
 8000f14:	d902      	bls.n	8000f1c <_free_r+0x74>
 8000f16:	230c      	movs	r3, #12
 8000f18:	602b      	str	r3, [r5, #0]
 8000f1a:	e7d6      	b.n	8000eca <_free_r+0x22>
 8000f1c:	6820      	ldr	r0, [r4, #0]
 8000f1e:	1821      	adds	r1, r4, r0
 8000f20:	428b      	cmp	r3, r1
 8000f22:	bf04      	itt	eq
 8000f24:	6819      	ldreq	r1, [r3, #0]
 8000f26:	685b      	ldreq	r3, [r3, #4]
 8000f28:	6063      	str	r3, [r4, #4]
 8000f2a:	bf04      	itt	eq
 8000f2c:	1809      	addeq	r1, r1, r0
 8000f2e:	6021      	streq	r1, [r4, #0]
 8000f30:	6054      	str	r4, [r2, #4]
 8000f32:	e7ca      	b.n	8000eca <_free_r+0x22>
 8000f34:	bd38      	pop	{r3, r4, r5, pc}
 8000f36:	bf00      	nop
 8000f38:	200001b8 	.word	0x200001b8

08000f3c <sbrk_aligned>:
 8000f3c:	b570      	push	{r4, r5, r6, lr}
 8000f3e:	4e0f      	ldr	r6, [pc, #60]	@ (8000f7c <sbrk_aligned+0x40>)
 8000f40:	460c      	mov	r4, r1
 8000f42:	6831      	ldr	r1, [r6, #0]
 8000f44:	4605      	mov	r5, r0
 8000f46:	b911      	cbnz	r1, 8000f4e <sbrk_aligned+0x12>
 8000f48:	f000 fba6 	bl	8001698 <_sbrk_r>
 8000f4c:	6030      	str	r0, [r6, #0]
 8000f4e:	4621      	mov	r1, r4
 8000f50:	4628      	mov	r0, r5
 8000f52:	f000 fba1 	bl	8001698 <_sbrk_r>
 8000f56:	1c43      	adds	r3, r0, #1
 8000f58:	d103      	bne.n	8000f62 <sbrk_aligned+0x26>
 8000f5a:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 8000f5e:	4620      	mov	r0, r4
 8000f60:	bd70      	pop	{r4, r5, r6, pc}
 8000f62:	1cc4      	adds	r4, r0, #3
 8000f64:	f024 0403 	bic.w	r4, r4, #3
 8000f68:	42a0      	cmp	r0, r4
 8000f6a:	d0f8      	beq.n	8000f5e <sbrk_aligned+0x22>
 8000f6c:	1a21      	subs	r1, r4, r0
 8000f6e:	4628      	mov	r0, r5
 8000f70:	f000 fb92 	bl	8001698 <_sbrk_r>
 8000f74:	3001      	adds	r0, #1
 8000f76:	d1f2      	bne.n	8000f5e <sbrk_aligned+0x22>
 8000f78:	e7ef      	b.n	8000f5a <sbrk_aligned+0x1e>
 8000f7a:	bf00      	nop
 8000f7c:	200001b4 	.word	0x200001b4

08000f80 <_malloc_r>:
 8000f80:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8000f84:	1ccd      	adds	r5, r1, #3
 8000f86:	f025 0503 	bic.w	r5, r5, #3
 8000f8a:	3508      	adds	r5, #8
 8000f8c:	2d0c      	cmp	r5, #12
 8000f8e:	bf38      	it	cc
 8000f90:	250c      	movcc	r5, #12
 8000f92:	2d00      	cmp	r5, #0
 8000f94:	4606      	mov	r6, r0
 8000f96:	db01      	blt.n	8000f9c <_malloc_r+0x1c>
 8000f98:	42a9      	cmp	r1, r5
 8000f9a:	d904      	bls.n	8000fa6 <_malloc_r+0x26>
 8000f9c:	230c      	movs	r3, #12
 8000f9e:	6033      	str	r3, [r6, #0]
 8000fa0:	2000      	movs	r0, #0
 8000fa2:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8000fa6:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800107c <_malloc_r+0xfc>
 8000faa:	f000 f869 	bl	8001080 <__malloc_lock>
 8000fae:	f8d8 3000 	ldr.w	r3, [r8]
 8000fb2:	461c      	mov	r4, r3
 8000fb4:	bb44      	cbnz	r4, 8001008 <_malloc_r+0x88>
 8000fb6:	4629      	mov	r1, r5
 8000fb8:	4630      	mov	r0, r6
 8000fba:	f7ff ffbf 	bl	8000f3c <sbrk_aligned>
 8000fbe:	1c43      	adds	r3, r0, #1
 8000fc0:	4604      	mov	r4, r0
 8000fc2:	d158      	bne.n	8001076 <_malloc_r+0xf6>
 8000fc4:	f8d8 4000 	ldr.w	r4, [r8]
 8000fc8:	4627      	mov	r7, r4
 8000fca:	2f00      	cmp	r7, #0
 8000fcc:	d143      	bne.n	8001056 <_malloc_r+0xd6>
 8000fce:	2c00      	cmp	r4, #0
 8000fd0:	d04b      	beq.n	800106a <_malloc_r+0xea>
 8000fd2:	6823      	ldr	r3, [r4, #0]
 8000fd4:	4639      	mov	r1, r7
 8000fd6:	4630      	mov	r0, r6
 8000fd8:	eb04 0903 	add.w	r9, r4, r3
 8000fdc:	f000 fb5c 	bl	8001698 <_sbrk_r>
 8000fe0:	4581      	cmp	r9, r0
 8000fe2:	d142      	bne.n	800106a <_malloc_r+0xea>
 8000fe4:	6821      	ldr	r1, [r4, #0]
 8000fe6:	1a6d      	subs	r5, r5, r1
 8000fe8:	4629      	mov	r1, r5
 8000fea:	4630      	mov	r0, r6
 8000fec:	f7ff ffa6 	bl	8000f3c <sbrk_aligned>
 8000ff0:	3001      	adds	r0, #1
 8000ff2:	d03a      	beq.n	800106a <_malloc_r+0xea>
 8000ff4:	6823      	ldr	r3, [r4, #0]
 8000ff6:	442b      	add	r3, r5
 8000ff8:	6023      	str	r3, [r4, #0]
 8000ffa:	f8d8 3000 	ldr.w	r3, [r8]
 8000ffe:	685a      	ldr	r2, [r3, #4]
 8001000:	bb62      	cbnz	r2, 800105c <_malloc_r+0xdc>
 8001002:	f8c8 7000 	str.w	r7, [r8]
 8001006:	e00f      	b.n	8001028 <_malloc_r+0xa8>
 8001008:	6822      	ldr	r2, [r4, #0]
 800100a:	1b52      	subs	r2, r2, r5
 800100c:	d420      	bmi.n	8001050 <_malloc_r+0xd0>
 800100e:	2a0b      	cmp	r2, #11
 8001010:	d917      	bls.n	8001042 <_malloc_r+0xc2>
 8001012:	1961      	adds	r1, r4, r5
 8001014:	42a3      	cmp	r3, r4
 8001016:	6025      	str	r5, [r4, #0]
 8001018:	bf18      	it	ne
 800101a:	6059      	strne	r1, [r3, #4]
 800101c:	6863      	ldr	r3, [r4, #4]
 800101e:	bf08      	it	eq
 8001020:	f8c8 1000 	streq.w	r1, [r8]
 8001024:	5162      	str	r2, [r4, r5]
 8001026:	604b      	str	r3, [r1, #4]
 8001028:	4630      	mov	r0, r6
 800102a:	f000 f82f 	bl	800108c <__malloc_unlock>
 800102e:	f104 000b 	add.w	r0, r4, #11
 8001032:	1d23      	adds	r3, r4, #4
 8001034:	f020 0007 	bic.w	r0, r0, #7
 8001038:	1ac2      	subs	r2, r0, r3
 800103a:	bf1c      	itt	ne
 800103c:	1a1b      	subne	r3, r3, r0
 800103e:	50a3      	strne	r3, [r4, r2]
 8001040:	e7af      	b.n	8000fa2 <_malloc_r+0x22>
 8001042:	6862      	ldr	r2, [r4, #4]
 8001044:	42a3      	cmp	r3, r4
 8001046:	bf0c      	ite	eq
 8001048:	f8c8 2000 	streq.w	r2, [r8]
 800104c:	605a      	strne	r2, [r3, #4]
 800104e:	e7eb      	b.n	8001028 <_malloc_r+0xa8>
 8001050:	4623      	mov	r3, r4
 8001052:	6864      	ldr	r4, [r4, #4]
 8001054:	e7ae      	b.n	8000fb4 <_malloc_r+0x34>
 8001056:	463c      	mov	r4, r7
 8001058:	687f      	ldr	r7, [r7, #4]
 800105a:	e7b6      	b.n	8000fca <_malloc_r+0x4a>
 800105c:	461a      	mov	r2, r3
 800105e:	685b      	ldr	r3, [r3, #4]
 8001060:	42a3      	cmp	r3, r4
 8001062:	d1fb      	bne.n	800105c <_malloc_r+0xdc>
 8001064:	2300      	movs	r3, #0
 8001066:	6053      	str	r3, [r2, #4]
 8001068:	e7de      	b.n	8001028 <_malloc_r+0xa8>
 800106a:	230c      	movs	r3, #12
 800106c:	6033      	str	r3, [r6, #0]
 800106e:	4630      	mov	r0, r6
 8001070:	f000 f80c 	bl	800108c <__malloc_unlock>
 8001074:	e794      	b.n	8000fa0 <_malloc_r+0x20>
 8001076:	6005      	str	r5, [r0, #0]
 8001078:	e7d6      	b.n	8001028 <_malloc_r+0xa8>
 800107a:	bf00      	nop
 800107c:	200001b8 	.word	0x200001b8

08001080 <__malloc_lock>:
 8001080:	4801      	ldr	r0, [pc, #4]	@ (8001088 <__malloc_lock+0x8>)
 8001082:	f7ff bf0f 	b.w	8000ea4 <__retarget_lock_acquire_recursive>
 8001086:	bf00      	nop
 8001088:	200001b0 	.word	0x200001b0

0800108c <__malloc_unlock>:
 800108c:	4801      	ldr	r0, [pc, #4]	@ (8001094 <__malloc_unlock+0x8>)
 800108e:	f7ff bf0a 	b.w	8000ea6 <__retarget_lock_release_recursive>
 8001092:	bf00      	nop
 8001094:	200001b0 	.word	0x200001b0

08001098 <__ssputs_r>:
 8001098:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800109c:	688e      	ldr	r6, [r1, #8]
 800109e:	461f      	mov	r7, r3
 80010a0:	42be      	cmp	r6, r7
 80010a2:	680b      	ldr	r3, [r1, #0]
 80010a4:	4682      	mov	sl, r0
 80010a6:	460c      	mov	r4, r1
 80010a8:	4690      	mov	r8, r2
 80010aa:	d82d      	bhi.n	8001108 <__ssputs_r+0x70>
 80010ac:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80010b0:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 80010b4:	d026      	beq.n	8001104 <__ssputs_r+0x6c>
 80010b6:	6965      	ldr	r5, [r4, #20]
 80010b8:	6909      	ldr	r1, [r1, #16]
 80010ba:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80010be:	eba3 0901 	sub.w	r9, r3, r1
 80010c2:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80010c6:	1c7b      	adds	r3, r7, #1
 80010c8:	444b      	add	r3, r9
 80010ca:	106d      	asrs	r5, r5, #1
 80010cc:	429d      	cmp	r5, r3
 80010ce:	bf38      	it	cc
 80010d0:	461d      	movcc	r5, r3
 80010d2:	0553      	lsls	r3, r2, #21
 80010d4:	d527      	bpl.n	8001126 <__ssputs_r+0x8e>
 80010d6:	4629      	mov	r1, r5
 80010d8:	f7ff ff52 	bl	8000f80 <_malloc_r>
 80010dc:	4606      	mov	r6, r0
 80010de:	b360      	cbz	r0, 800113a <__ssputs_r+0xa2>
 80010e0:	6921      	ldr	r1, [r4, #16]
 80010e2:	464a      	mov	r2, r9
 80010e4:	f000 fae8 	bl	80016b8 <memcpy>
 80010e8:	89a3      	ldrh	r3, [r4, #12]
 80010ea:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 80010ee:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80010f2:	81a3      	strh	r3, [r4, #12]
 80010f4:	6126      	str	r6, [r4, #16]
 80010f6:	6165      	str	r5, [r4, #20]
 80010f8:	444e      	add	r6, r9
 80010fa:	eba5 0509 	sub.w	r5, r5, r9
 80010fe:	6026      	str	r6, [r4, #0]
 8001100:	60a5      	str	r5, [r4, #8]
 8001102:	463e      	mov	r6, r7
 8001104:	42be      	cmp	r6, r7
 8001106:	d900      	bls.n	800110a <__ssputs_r+0x72>
 8001108:	463e      	mov	r6, r7
 800110a:	6820      	ldr	r0, [r4, #0]
 800110c:	4632      	mov	r2, r6
 800110e:	4641      	mov	r1, r8
 8001110:	f000 faa8 	bl	8001664 <memmove>
 8001114:	68a3      	ldr	r3, [r4, #8]
 8001116:	1b9b      	subs	r3, r3, r6
 8001118:	60a3      	str	r3, [r4, #8]
 800111a:	6823      	ldr	r3, [r4, #0]
 800111c:	4433      	add	r3, r6
 800111e:	6023      	str	r3, [r4, #0]
 8001120:	2000      	movs	r0, #0
 8001122:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8001126:	462a      	mov	r2, r5
 8001128:	f000 fad4 	bl	80016d4 <_realloc_r>
 800112c:	4606      	mov	r6, r0
 800112e:	2800      	cmp	r0, #0
 8001130:	d1e0      	bne.n	80010f4 <__ssputs_r+0x5c>
 8001132:	6921      	ldr	r1, [r4, #16]
 8001134:	4650      	mov	r0, sl
 8001136:	f7ff feb7 	bl	8000ea8 <_free_r>
 800113a:	230c      	movs	r3, #12
 800113c:	f8ca 3000 	str.w	r3, [sl]
 8001140:	89a3      	ldrh	r3, [r4, #12]
 8001142:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8001146:	81a3      	strh	r3, [r4, #12]
 8001148:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800114c:	e7e9      	b.n	8001122 <__ssputs_r+0x8a>
	...

08001150 <_svfiprintf_r>:
 8001150:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001154:	4698      	mov	r8, r3
 8001156:	898b      	ldrh	r3, [r1, #12]
 8001158:	061b      	lsls	r3, r3, #24
 800115a:	b09d      	sub	sp, #116	@ 0x74
 800115c:	4607      	mov	r7, r0
 800115e:	460d      	mov	r5, r1
 8001160:	4614      	mov	r4, r2
 8001162:	d510      	bpl.n	8001186 <_svfiprintf_r+0x36>
 8001164:	690b      	ldr	r3, [r1, #16]
 8001166:	b973      	cbnz	r3, 8001186 <_svfiprintf_r+0x36>
 8001168:	2140      	movs	r1, #64	@ 0x40
 800116a:	f7ff ff09 	bl	8000f80 <_malloc_r>
 800116e:	6028      	str	r0, [r5, #0]
 8001170:	6128      	str	r0, [r5, #16]
 8001172:	b930      	cbnz	r0, 8001182 <_svfiprintf_r+0x32>
 8001174:	230c      	movs	r3, #12
 8001176:	603b      	str	r3, [r7, #0]
 8001178:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800117c:	b01d      	add	sp, #116	@ 0x74
 800117e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8001182:	2340      	movs	r3, #64	@ 0x40
 8001184:	616b      	str	r3, [r5, #20]
 8001186:	2300      	movs	r3, #0
 8001188:	9309      	str	r3, [sp, #36]	@ 0x24
 800118a:	2320      	movs	r3, #32
 800118c:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8001190:	f8cd 800c 	str.w	r8, [sp, #12]
 8001194:	2330      	movs	r3, #48	@ 0x30
 8001196:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8001334 <_svfiprintf_r+0x1e4>
 800119a:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800119e:	f04f 0901 	mov.w	r9, #1
 80011a2:	4623      	mov	r3, r4
 80011a4:	469a      	mov	sl, r3
 80011a6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80011aa:	b10a      	cbz	r2, 80011b0 <_svfiprintf_r+0x60>
 80011ac:	2a25      	cmp	r2, #37	@ 0x25
 80011ae:	d1f9      	bne.n	80011a4 <_svfiprintf_r+0x54>
 80011b0:	ebba 0b04 	subs.w	fp, sl, r4
 80011b4:	d00b      	beq.n	80011ce <_svfiprintf_r+0x7e>
 80011b6:	465b      	mov	r3, fp
 80011b8:	4622      	mov	r2, r4
 80011ba:	4629      	mov	r1, r5
 80011bc:	4638      	mov	r0, r7
 80011be:	f7ff ff6b 	bl	8001098 <__ssputs_r>
 80011c2:	3001      	adds	r0, #1
 80011c4:	f000 80a7 	beq.w	8001316 <_svfiprintf_r+0x1c6>
 80011c8:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80011ca:	445a      	add	r2, fp
 80011cc:	9209      	str	r2, [sp, #36]	@ 0x24
 80011ce:	f89a 3000 	ldrb.w	r3, [sl]
 80011d2:	2b00      	cmp	r3, #0
 80011d4:	f000 809f 	beq.w	8001316 <_svfiprintf_r+0x1c6>
 80011d8:	2300      	movs	r3, #0
 80011da:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 80011de:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80011e2:	f10a 0a01 	add.w	sl, sl, #1
 80011e6:	9304      	str	r3, [sp, #16]
 80011e8:	9307      	str	r3, [sp, #28]
 80011ea:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80011ee:	931a      	str	r3, [sp, #104]	@ 0x68
 80011f0:	4654      	mov	r4, sl
 80011f2:	2205      	movs	r2, #5
 80011f4:	f814 1b01 	ldrb.w	r1, [r4], #1
 80011f8:	484e      	ldr	r0, [pc, #312]	@ (8001334 <_svfiprintf_r+0x1e4>)
 80011fa:	f7fe ffe9 	bl	80001d0 <memchr>
 80011fe:	9a04      	ldr	r2, [sp, #16]
 8001200:	b9d8      	cbnz	r0, 800123a <_svfiprintf_r+0xea>
 8001202:	06d0      	lsls	r0, r2, #27
 8001204:	bf44      	itt	mi
 8001206:	2320      	movmi	r3, #32
 8001208:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800120c:	0711      	lsls	r1, r2, #28
 800120e:	bf44      	itt	mi
 8001210:	232b      	movmi	r3, #43	@ 0x2b
 8001212:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8001216:	f89a 3000 	ldrb.w	r3, [sl]
 800121a:	2b2a      	cmp	r3, #42	@ 0x2a
 800121c:	d015      	beq.n	800124a <_svfiprintf_r+0xfa>
 800121e:	9a07      	ldr	r2, [sp, #28]
 8001220:	4654      	mov	r4, sl
 8001222:	2000      	movs	r0, #0
 8001224:	f04f 0c0a 	mov.w	ip, #10
 8001228:	4621      	mov	r1, r4
 800122a:	f811 3b01 	ldrb.w	r3, [r1], #1
 800122e:	3b30      	subs	r3, #48	@ 0x30
 8001230:	2b09      	cmp	r3, #9
 8001232:	d94b      	bls.n	80012cc <_svfiprintf_r+0x17c>
 8001234:	b1b0      	cbz	r0, 8001264 <_svfiprintf_r+0x114>
 8001236:	9207      	str	r2, [sp, #28]
 8001238:	e014      	b.n	8001264 <_svfiprintf_r+0x114>
 800123a:	eba0 0308 	sub.w	r3, r0, r8
 800123e:	fa09 f303 	lsl.w	r3, r9, r3
 8001242:	4313      	orrs	r3, r2
 8001244:	9304      	str	r3, [sp, #16]
 8001246:	46a2      	mov	sl, r4
 8001248:	e7d2      	b.n	80011f0 <_svfiprintf_r+0xa0>
 800124a:	9b03      	ldr	r3, [sp, #12]
 800124c:	1d19      	adds	r1, r3, #4
 800124e:	681b      	ldr	r3, [r3, #0]
 8001250:	9103      	str	r1, [sp, #12]
 8001252:	2b00      	cmp	r3, #0
 8001254:	bfbb      	ittet	lt
 8001256:	425b      	neglt	r3, r3
 8001258:	f042 0202 	orrlt.w	r2, r2, #2
 800125c:	9307      	strge	r3, [sp, #28]
 800125e:	9307      	strlt	r3, [sp, #28]
 8001260:	bfb8      	it	lt
 8001262:	9204      	strlt	r2, [sp, #16]
 8001264:	7823      	ldrb	r3, [r4, #0]
 8001266:	2b2e      	cmp	r3, #46	@ 0x2e
 8001268:	d10a      	bne.n	8001280 <_svfiprintf_r+0x130>
 800126a:	7863      	ldrb	r3, [r4, #1]
 800126c:	2b2a      	cmp	r3, #42	@ 0x2a
 800126e:	d132      	bne.n	80012d6 <_svfiprintf_r+0x186>
 8001270:	9b03      	ldr	r3, [sp, #12]
 8001272:	1d1a      	adds	r2, r3, #4
 8001274:	681b      	ldr	r3, [r3, #0]
 8001276:	9203      	str	r2, [sp, #12]
 8001278:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800127c:	3402      	adds	r4, #2
 800127e:	9305      	str	r3, [sp, #20]
 8001280:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 8001338 <_svfiprintf_r+0x1e8>
 8001284:	7821      	ldrb	r1, [r4, #0]
 8001286:	2203      	movs	r2, #3
 8001288:	4650      	mov	r0, sl
 800128a:	f7fe ffa1 	bl	80001d0 <memchr>
 800128e:	b138      	cbz	r0, 80012a0 <_svfiprintf_r+0x150>
 8001290:	9b04      	ldr	r3, [sp, #16]
 8001292:	eba0 000a 	sub.w	r0, r0, sl
 8001296:	2240      	movs	r2, #64	@ 0x40
 8001298:	4082      	lsls	r2, r0
 800129a:	4313      	orrs	r3, r2
 800129c:	3401      	adds	r4, #1
 800129e:	9304      	str	r3, [sp, #16]
 80012a0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80012a4:	4825      	ldr	r0, [pc, #148]	@ (800133c <_svfiprintf_r+0x1ec>)
 80012a6:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80012aa:	2206      	movs	r2, #6
 80012ac:	f7fe ff90 	bl	80001d0 <memchr>
 80012b0:	2800      	cmp	r0, #0
 80012b2:	d036      	beq.n	8001322 <_svfiprintf_r+0x1d2>
 80012b4:	4b22      	ldr	r3, [pc, #136]	@ (8001340 <_svfiprintf_r+0x1f0>)
 80012b6:	bb1b      	cbnz	r3, 8001300 <_svfiprintf_r+0x1b0>
 80012b8:	9b03      	ldr	r3, [sp, #12]
 80012ba:	3307      	adds	r3, #7
 80012bc:	f023 0307 	bic.w	r3, r3, #7
 80012c0:	3308      	adds	r3, #8
 80012c2:	9303      	str	r3, [sp, #12]
 80012c4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80012c6:	4433      	add	r3, r6
 80012c8:	9309      	str	r3, [sp, #36]	@ 0x24
 80012ca:	e76a      	b.n	80011a2 <_svfiprintf_r+0x52>
 80012cc:	fb0c 3202 	mla	r2, ip, r2, r3
 80012d0:	460c      	mov	r4, r1
 80012d2:	2001      	movs	r0, #1
 80012d4:	e7a8      	b.n	8001228 <_svfiprintf_r+0xd8>
 80012d6:	2300      	movs	r3, #0
 80012d8:	3401      	adds	r4, #1
 80012da:	9305      	str	r3, [sp, #20]
 80012dc:	4619      	mov	r1, r3
 80012de:	f04f 0c0a 	mov.w	ip, #10
 80012e2:	4620      	mov	r0, r4
 80012e4:	f810 2b01 	ldrb.w	r2, [r0], #1
 80012e8:	3a30      	subs	r2, #48	@ 0x30
 80012ea:	2a09      	cmp	r2, #9
 80012ec:	d903      	bls.n	80012f6 <_svfiprintf_r+0x1a6>
 80012ee:	2b00      	cmp	r3, #0
 80012f0:	d0c6      	beq.n	8001280 <_svfiprintf_r+0x130>
 80012f2:	9105      	str	r1, [sp, #20]
 80012f4:	e7c4      	b.n	8001280 <_svfiprintf_r+0x130>
 80012f6:	fb0c 2101 	mla	r1, ip, r1, r2
 80012fa:	4604      	mov	r4, r0
 80012fc:	2301      	movs	r3, #1
 80012fe:	e7f0      	b.n	80012e2 <_svfiprintf_r+0x192>
 8001300:	ab03      	add	r3, sp, #12
 8001302:	9300      	str	r3, [sp, #0]
 8001304:	462a      	mov	r2, r5
 8001306:	4b0f      	ldr	r3, [pc, #60]	@ (8001344 <_svfiprintf_r+0x1f4>)
 8001308:	a904      	add	r1, sp, #16
 800130a:	4638      	mov	r0, r7
 800130c:	f3af 8000 	nop.w
 8001310:	1c42      	adds	r2, r0, #1
 8001312:	4606      	mov	r6, r0
 8001314:	d1d6      	bne.n	80012c4 <_svfiprintf_r+0x174>
 8001316:	89ab      	ldrh	r3, [r5, #12]
 8001318:	065b      	lsls	r3, r3, #25
 800131a:	f53f af2d 	bmi.w	8001178 <_svfiprintf_r+0x28>
 800131e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8001320:	e72c      	b.n	800117c <_svfiprintf_r+0x2c>
 8001322:	ab03      	add	r3, sp, #12
 8001324:	9300      	str	r3, [sp, #0]
 8001326:	462a      	mov	r2, r5
 8001328:	4b06      	ldr	r3, [pc, #24]	@ (8001344 <_svfiprintf_r+0x1f4>)
 800132a:	a904      	add	r1, sp, #16
 800132c:	4638      	mov	r0, r7
 800132e:	f000 f879 	bl	8001424 <_printf_i>
 8001332:	e7ed      	b.n	8001310 <_svfiprintf_r+0x1c0>
 8001334:	080017b0 	.word	0x080017b0
 8001338:	080017b6 	.word	0x080017b6
 800133c:	080017ba 	.word	0x080017ba
 8001340:	00000000 	.word	0x00000000
 8001344:	08001099 	.word	0x08001099

08001348 <_printf_common>:
 8001348:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800134c:	4616      	mov	r6, r2
 800134e:	4698      	mov	r8, r3
 8001350:	688a      	ldr	r2, [r1, #8]
 8001352:	690b      	ldr	r3, [r1, #16]
 8001354:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8001358:	4293      	cmp	r3, r2
 800135a:	bfb8      	it	lt
 800135c:	4613      	movlt	r3, r2
 800135e:	6033      	str	r3, [r6, #0]
 8001360:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8001364:	4607      	mov	r7, r0
 8001366:	460c      	mov	r4, r1
 8001368:	b10a      	cbz	r2, 800136e <_printf_common+0x26>
 800136a:	3301      	adds	r3, #1
 800136c:	6033      	str	r3, [r6, #0]
 800136e:	6823      	ldr	r3, [r4, #0]
 8001370:	0699      	lsls	r1, r3, #26
 8001372:	bf42      	ittt	mi
 8001374:	6833      	ldrmi	r3, [r6, #0]
 8001376:	3302      	addmi	r3, #2
 8001378:	6033      	strmi	r3, [r6, #0]
 800137a:	6825      	ldr	r5, [r4, #0]
 800137c:	f015 0506 	ands.w	r5, r5, #6
 8001380:	d106      	bne.n	8001390 <_printf_common+0x48>
 8001382:	f104 0a19 	add.w	sl, r4, #25
 8001386:	68e3      	ldr	r3, [r4, #12]
 8001388:	6832      	ldr	r2, [r6, #0]
 800138a:	1a9b      	subs	r3, r3, r2
 800138c:	42ab      	cmp	r3, r5
 800138e:	dc26      	bgt.n	80013de <_printf_common+0x96>
 8001390:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8001394:	6822      	ldr	r2, [r4, #0]
 8001396:	3b00      	subs	r3, #0
 8001398:	bf18      	it	ne
 800139a:	2301      	movne	r3, #1
 800139c:	0692      	lsls	r2, r2, #26
 800139e:	d42b      	bmi.n	80013f8 <_printf_common+0xb0>
 80013a0:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80013a4:	4641      	mov	r1, r8
 80013a6:	4638      	mov	r0, r7
 80013a8:	47c8      	blx	r9
 80013aa:	3001      	adds	r0, #1
 80013ac:	d01e      	beq.n	80013ec <_printf_common+0xa4>
 80013ae:	6823      	ldr	r3, [r4, #0]
 80013b0:	6922      	ldr	r2, [r4, #16]
 80013b2:	f003 0306 	and.w	r3, r3, #6
 80013b6:	2b04      	cmp	r3, #4
 80013b8:	bf02      	ittt	eq
 80013ba:	68e5      	ldreq	r5, [r4, #12]
 80013bc:	6833      	ldreq	r3, [r6, #0]
 80013be:	1aed      	subeq	r5, r5, r3
 80013c0:	68a3      	ldr	r3, [r4, #8]
 80013c2:	bf0c      	ite	eq
 80013c4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 80013c8:	2500      	movne	r5, #0
 80013ca:	4293      	cmp	r3, r2
 80013cc:	bfc4      	itt	gt
 80013ce:	1a9b      	subgt	r3, r3, r2
 80013d0:	18ed      	addgt	r5, r5, r3
 80013d2:	2600      	movs	r6, #0
 80013d4:	341a      	adds	r4, #26
 80013d6:	42b5      	cmp	r5, r6
 80013d8:	d11a      	bne.n	8001410 <_printf_common+0xc8>
 80013da:	2000      	movs	r0, #0
 80013dc:	e008      	b.n	80013f0 <_printf_common+0xa8>
 80013de:	2301      	movs	r3, #1
 80013e0:	4652      	mov	r2, sl
 80013e2:	4641      	mov	r1, r8
 80013e4:	4638      	mov	r0, r7
 80013e6:	47c8      	blx	r9
 80013e8:	3001      	adds	r0, #1
 80013ea:	d103      	bne.n	80013f4 <_printf_common+0xac>
 80013ec:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80013f0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80013f4:	3501      	adds	r5, #1
 80013f6:	e7c6      	b.n	8001386 <_printf_common+0x3e>
 80013f8:	18e1      	adds	r1, r4, r3
 80013fa:	1c5a      	adds	r2, r3, #1
 80013fc:	2030      	movs	r0, #48	@ 0x30
 80013fe:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8001402:	4422      	add	r2, r4
 8001404:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8001408:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800140c:	3302      	adds	r3, #2
 800140e:	e7c7      	b.n	80013a0 <_printf_common+0x58>
 8001410:	2301      	movs	r3, #1
 8001412:	4622      	mov	r2, r4
 8001414:	4641      	mov	r1, r8
 8001416:	4638      	mov	r0, r7
 8001418:	47c8      	blx	r9
 800141a:	3001      	adds	r0, #1
 800141c:	d0e6      	beq.n	80013ec <_printf_common+0xa4>
 800141e:	3601      	adds	r6, #1
 8001420:	e7d9      	b.n	80013d6 <_printf_common+0x8e>
	...

08001424 <_printf_i>:
 8001424:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8001428:	7e0f      	ldrb	r7, [r1, #24]
 800142a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800142c:	2f78      	cmp	r7, #120	@ 0x78
 800142e:	4691      	mov	r9, r2
 8001430:	4680      	mov	r8, r0
 8001432:	460c      	mov	r4, r1
 8001434:	469a      	mov	sl, r3
 8001436:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800143a:	d807      	bhi.n	800144c <_printf_i+0x28>
 800143c:	2f62      	cmp	r7, #98	@ 0x62
 800143e:	d80a      	bhi.n	8001456 <_printf_i+0x32>
 8001440:	2f00      	cmp	r7, #0
 8001442:	f000 80d2 	beq.w	80015ea <_printf_i+0x1c6>
 8001446:	2f58      	cmp	r7, #88	@ 0x58
 8001448:	f000 80b9 	beq.w	80015be <_printf_i+0x19a>
 800144c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8001450:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8001454:	e03a      	b.n	80014cc <_printf_i+0xa8>
 8001456:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800145a:	2b15      	cmp	r3, #21
 800145c:	d8f6      	bhi.n	800144c <_printf_i+0x28>
 800145e:	a101      	add	r1, pc, #4	@ (adr r1, 8001464 <_printf_i+0x40>)
 8001460:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8001464:	080014bd 	.word	0x080014bd
 8001468:	080014d1 	.word	0x080014d1
 800146c:	0800144d 	.word	0x0800144d
 8001470:	0800144d 	.word	0x0800144d
 8001474:	0800144d 	.word	0x0800144d
 8001478:	0800144d 	.word	0x0800144d
 800147c:	080014d1 	.word	0x080014d1
 8001480:	0800144d 	.word	0x0800144d
 8001484:	0800144d 	.word	0x0800144d
 8001488:	0800144d 	.word	0x0800144d
 800148c:	0800144d 	.word	0x0800144d
 8001490:	080015d1 	.word	0x080015d1
 8001494:	080014fb 	.word	0x080014fb
 8001498:	0800158b 	.word	0x0800158b
 800149c:	0800144d 	.word	0x0800144d
 80014a0:	0800144d 	.word	0x0800144d
 80014a4:	080015f3 	.word	0x080015f3
 80014a8:	0800144d 	.word	0x0800144d
 80014ac:	080014fb 	.word	0x080014fb
 80014b0:	0800144d 	.word	0x0800144d
 80014b4:	0800144d 	.word	0x0800144d
 80014b8:	08001593 	.word	0x08001593
 80014bc:	6833      	ldr	r3, [r6, #0]
 80014be:	1d1a      	adds	r2, r3, #4
 80014c0:	681b      	ldr	r3, [r3, #0]
 80014c2:	6032      	str	r2, [r6, #0]
 80014c4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80014c8:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 80014cc:	2301      	movs	r3, #1
 80014ce:	e09d      	b.n	800160c <_printf_i+0x1e8>
 80014d0:	6833      	ldr	r3, [r6, #0]
 80014d2:	6820      	ldr	r0, [r4, #0]
 80014d4:	1d19      	adds	r1, r3, #4
 80014d6:	6031      	str	r1, [r6, #0]
 80014d8:	0606      	lsls	r6, r0, #24
 80014da:	d501      	bpl.n	80014e0 <_printf_i+0xbc>
 80014dc:	681d      	ldr	r5, [r3, #0]
 80014de:	e003      	b.n	80014e8 <_printf_i+0xc4>
 80014e0:	0645      	lsls	r5, r0, #25
 80014e2:	d5fb      	bpl.n	80014dc <_printf_i+0xb8>
 80014e4:	f9b3 5000 	ldrsh.w	r5, [r3]
 80014e8:	2d00      	cmp	r5, #0
 80014ea:	da03      	bge.n	80014f4 <_printf_i+0xd0>
 80014ec:	232d      	movs	r3, #45	@ 0x2d
 80014ee:	426d      	negs	r5, r5
 80014f0:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80014f4:	4859      	ldr	r0, [pc, #356]	@ (800165c <_printf_i+0x238>)
 80014f6:	230a      	movs	r3, #10
 80014f8:	e011      	b.n	800151e <_printf_i+0xfa>
 80014fa:	6821      	ldr	r1, [r4, #0]
 80014fc:	6833      	ldr	r3, [r6, #0]
 80014fe:	0608      	lsls	r0, r1, #24
 8001500:	f853 5b04 	ldr.w	r5, [r3], #4
 8001504:	d402      	bmi.n	800150c <_printf_i+0xe8>
 8001506:	0649      	lsls	r1, r1, #25
 8001508:	bf48      	it	mi
 800150a:	b2ad      	uxthmi	r5, r5
 800150c:	2f6f      	cmp	r7, #111	@ 0x6f
 800150e:	4853      	ldr	r0, [pc, #332]	@ (800165c <_printf_i+0x238>)
 8001510:	6033      	str	r3, [r6, #0]
 8001512:	bf14      	ite	ne
 8001514:	230a      	movne	r3, #10
 8001516:	2308      	moveq	r3, #8
 8001518:	2100      	movs	r1, #0
 800151a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800151e:	6866      	ldr	r6, [r4, #4]
 8001520:	60a6      	str	r6, [r4, #8]
 8001522:	2e00      	cmp	r6, #0
 8001524:	bfa2      	ittt	ge
 8001526:	6821      	ldrge	r1, [r4, #0]
 8001528:	f021 0104 	bicge.w	r1, r1, #4
 800152c:	6021      	strge	r1, [r4, #0]
 800152e:	b90d      	cbnz	r5, 8001534 <_printf_i+0x110>
 8001530:	2e00      	cmp	r6, #0
 8001532:	d04b      	beq.n	80015cc <_printf_i+0x1a8>
 8001534:	4616      	mov	r6, r2
 8001536:	fbb5 f1f3 	udiv	r1, r5, r3
 800153a:	fb03 5711 	mls	r7, r3, r1, r5
 800153e:	5dc7      	ldrb	r7, [r0, r7]
 8001540:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8001544:	462f      	mov	r7, r5
 8001546:	42bb      	cmp	r3, r7
 8001548:	460d      	mov	r5, r1
 800154a:	d9f4      	bls.n	8001536 <_printf_i+0x112>
 800154c:	2b08      	cmp	r3, #8
 800154e:	d10b      	bne.n	8001568 <_printf_i+0x144>
 8001550:	6823      	ldr	r3, [r4, #0]
 8001552:	07df      	lsls	r7, r3, #31
 8001554:	d508      	bpl.n	8001568 <_printf_i+0x144>
 8001556:	6923      	ldr	r3, [r4, #16]
 8001558:	6861      	ldr	r1, [r4, #4]
 800155a:	4299      	cmp	r1, r3
 800155c:	bfde      	ittt	le
 800155e:	2330      	movle	r3, #48	@ 0x30
 8001560:	f806 3c01 	strble.w	r3, [r6, #-1]
 8001564:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 8001568:	1b92      	subs	r2, r2, r6
 800156a:	6122      	str	r2, [r4, #16]
 800156c:	f8cd a000 	str.w	sl, [sp]
 8001570:	464b      	mov	r3, r9
 8001572:	aa03      	add	r2, sp, #12
 8001574:	4621      	mov	r1, r4
 8001576:	4640      	mov	r0, r8
 8001578:	f7ff fee6 	bl	8001348 <_printf_common>
 800157c:	3001      	adds	r0, #1
 800157e:	d14a      	bne.n	8001616 <_printf_i+0x1f2>
 8001580:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001584:	b004      	add	sp, #16
 8001586:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800158a:	6823      	ldr	r3, [r4, #0]
 800158c:	f043 0320 	orr.w	r3, r3, #32
 8001590:	6023      	str	r3, [r4, #0]
 8001592:	4833      	ldr	r0, [pc, #204]	@ (8001660 <_printf_i+0x23c>)
 8001594:	2778      	movs	r7, #120	@ 0x78
 8001596:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800159a:	6823      	ldr	r3, [r4, #0]
 800159c:	6831      	ldr	r1, [r6, #0]
 800159e:	061f      	lsls	r7, r3, #24
 80015a0:	f851 5b04 	ldr.w	r5, [r1], #4
 80015a4:	d402      	bmi.n	80015ac <_printf_i+0x188>
 80015a6:	065f      	lsls	r7, r3, #25
 80015a8:	bf48      	it	mi
 80015aa:	b2ad      	uxthmi	r5, r5
 80015ac:	6031      	str	r1, [r6, #0]
 80015ae:	07d9      	lsls	r1, r3, #31
 80015b0:	bf44      	itt	mi
 80015b2:	f043 0320 	orrmi.w	r3, r3, #32
 80015b6:	6023      	strmi	r3, [r4, #0]
 80015b8:	b11d      	cbz	r5, 80015c2 <_printf_i+0x19e>
 80015ba:	2310      	movs	r3, #16
 80015bc:	e7ac      	b.n	8001518 <_printf_i+0xf4>
 80015be:	4827      	ldr	r0, [pc, #156]	@ (800165c <_printf_i+0x238>)
 80015c0:	e7e9      	b.n	8001596 <_printf_i+0x172>
 80015c2:	6823      	ldr	r3, [r4, #0]
 80015c4:	f023 0320 	bic.w	r3, r3, #32
 80015c8:	6023      	str	r3, [r4, #0]
 80015ca:	e7f6      	b.n	80015ba <_printf_i+0x196>
 80015cc:	4616      	mov	r6, r2
 80015ce:	e7bd      	b.n	800154c <_printf_i+0x128>
 80015d0:	6833      	ldr	r3, [r6, #0]
 80015d2:	6825      	ldr	r5, [r4, #0]
 80015d4:	6961      	ldr	r1, [r4, #20]
 80015d6:	1d18      	adds	r0, r3, #4
 80015d8:	6030      	str	r0, [r6, #0]
 80015da:	062e      	lsls	r6, r5, #24
 80015dc:	681b      	ldr	r3, [r3, #0]
 80015de:	d501      	bpl.n	80015e4 <_printf_i+0x1c0>
 80015e0:	6019      	str	r1, [r3, #0]
 80015e2:	e002      	b.n	80015ea <_printf_i+0x1c6>
 80015e4:	0668      	lsls	r0, r5, #25
 80015e6:	d5fb      	bpl.n	80015e0 <_printf_i+0x1bc>
 80015e8:	8019      	strh	r1, [r3, #0]
 80015ea:	2300      	movs	r3, #0
 80015ec:	6123      	str	r3, [r4, #16]
 80015ee:	4616      	mov	r6, r2
 80015f0:	e7bc      	b.n	800156c <_printf_i+0x148>
 80015f2:	6833      	ldr	r3, [r6, #0]
 80015f4:	1d1a      	adds	r2, r3, #4
 80015f6:	6032      	str	r2, [r6, #0]
 80015f8:	681e      	ldr	r6, [r3, #0]
 80015fa:	6862      	ldr	r2, [r4, #4]
 80015fc:	2100      	movs	r1, #0
 80015fe:	4630      	mov	r0, r6
 8001600:	f7fe fde6 	bl	80001d0 <memchr>
 8001604:	b108      	cbz	r0, 800160a <_printf_i+0x1e6>
 8001606:	1b80      	subs	r0, r0, r6
 8001608:	6060      	str	r0, [r4, #4]
 800160a:	6863      	ldr	r3, [r4, #4]
 800160c:	6123      	str	r3, [r4, #16]
 800160e:	2300      	movs	r3, #0
 8001610:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8001614:	e7aa      	b.n	800156c <_printf_i+0x148>
 8001616:	6923      	ldr	r3, [r4, #16]
 8001618:	4632      	mov	r2, r6
 800161a:	4649      	mov	r1, r9
 800161c:	4640      	mov	r0, r8
 800161e:	47d0      	blx	sl
 8001620:	3001      	adds	r0, #1
 8001622:	d0ad      	beq.n	8001580 <_printf_i+0x15c>
 8001624:	6823      	ldr	r3, [r4, #0]
 8001626:	079b      	lsls	r3, r3, #30
 8001628:	d413      	bmi.n	8001652 <_printf_i+0x22e>
 800162a:	68e0      	ldr	r0, [r4, #12]
 800162c:	9b03      	ldr	r3, [sp, #12]
 800162e:	4298      	cmp	r0, r3
 8001630:	bfb8      	it	lt
 8001632:	4618      	movlt	r0, r3
 8001634:	e7a6      	b.n	8001584 <_printf_i+0x160>
 8001636:	2301      	movs	r3, #1
 8001638:	4632      	mov	r2, r6
 800163a:	4649      	mov	r1, r9
 800163c:	4640      	mov	r0, r8
 800163e:	47d0      	blx	sl
 8001640:	3001      	adds	r0, #1
 8001642:	d09d      	beq.n	8001580 <_printf_i+0x15c>
 8001644:	3501      	adds	r5, #1
 8001646:	68e3      	ldr	r3, [r4, #12]
 8001648:	9903      	ldr	r1, [sp, #12]
 800164a:	1a5b      	subs	r3, r3, r1
 800164c:	42ab      	cmp	r3, r5
 800164e:	dcf2      	bgt.n	8001636 <_printf_i+0x212>
 8001650:	e7eb      	b.n	800162a <_printf_i+0x206>
 8001652:	2500      	movs	r5, #0
 8001654:	f104 0619 	add.w	r6, r4, #25
 8001658:	e7f5      	b.n	8001646 <_printf_i+0x222>
 800165a:	bf00      	nop
 800165c:	080017c1 	.word	0x080017c1
 8001660:	080017d2 	.word	0x080017d2

08001664 <memmove>:
 8001664:	4288      	cmp	r0, r1
 8001666:	b510      	push	{r4, lr}
 8001668:	eb01 0402 	add.w	r4, r1, r2
 800166c:	d902      	bls.n	8001674 <memmove+0x10>
 800166e:	4284      	cmp	r4, r0
 8001670:	4623      	mov	r3, r4
 8001672:	d807      	bhi.n	8001684 <memmove+0x20>
 8001674:	1e43      	subs	r3, r0, #1
 8001676:	42a1      	cmp	r1, r4
 8001678:	d008      	beq.n	800168c <memmove+0x28>
 800167a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800167e:	f803 2f01 	strb.w	r2, [r3, #1]!
 8001682:	e7f8      	b.n	8001676 <memmove+0x12>
 8001684:	4402      	add	r2, r0
 8001686:	4601      	mov	r1, r0
 8001688:	428a      	cmp	r2, r1
 800168a:	d100      	bne.n	800168e <memmove+0x2a>
 800168c:	bd10      	pop	{r4, pc}
 800168e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8001692:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8001696:	e7f7      	b.n	8001688 <memmove+0x24>

08001698 <_sbrk_r>:
 8001698:	b538      	push	{r3, r4, r5, lr}
 800169a:	4d06      	ldr	r5, [pc, #24]	@ (80016b4 <_sbrk_r+0x1c>)
 800169c:	2300      	movs	r3, #0
 800169e:	4604      	mov	r4, r0
 80016a0:	4608      	mov	r0, r1
 80016a2:	602b      	str	r3, [r5, #0]
 80016a4:	f7ff fa7e 	bl	8000ba4 <_sbrk>
 80016a8:	1c43      	adds	r3, r0, #1
 80016aa:	d102      	bne.n	80016b2 <_sbrk_r+0x1a>
 80016ac:	682b      	ldr	r3, [r5, #0]
 80016ae:	b103      	cbz	r3, 80016b2 <_sbrk_r+0x1a>
 80016b0:	6023      	str	r3, [r4, #0]
 80016b2:	bd38      	pop	{r3, r4, r5, pc}
 80016b4:	200001ac 	.word	0x200001ac

080016b8 <memcpy>:
 80016b8:	440a      	add	r2, r1
 80016ba:	4291      	cmp	r1, r2
 80016bc:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 80016c0:	d100      	bne.n	80016c4 <memcpy+0xc>
 80016c2:	4770      	bx	lr
 80016c4:	b510      	push	{r4, lr}
 80016c6:	f811 4b01 	ldrb.w	r4, [r1], #1
 80016ca:	f803 4f01 	strb.w	r4, [r3, #1]!
 80016ce:	4291      	cmp	r1, r2
 80016d0:	d1f9      	bne.n	80016c6 <memcpy+0xe>
 80016d2:	bd10      	pop	{r4, pc}

080016d4 <_realloc_r>:
 80016d4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80016d8:	4680      	mov	r8, r0
 80016da:	4615      	mov	r5, r2
 80016dc:	460c      	mov	r4, r1
 80016de:	b921      	cbnz	r1, 80016ea <_realloc_r+0x16>
 80016e0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80016e4:	4611      	mov	r1, r2
 80016e6:	f7ff bc4b 	b.w	8000f80 <_malloc_r>
 80016ea:	b92a      	cbnz	r2, 80016f8 <_realloc_r+0x24>
 80016ec:	f7ff fbdc 	bl	8000ea8 <_free_r>
 80016f0:	2400      	movs	r4, #0
 80016f2:	4620      	mov	r0, r4
 80016f4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80016f8:	f000 f81a 	bl	8001730 <_malloc_usable_size_r>
 80016fc:	4285      	cmp	r5, r0
 80016fe:	4606      	mov	r6, r0
 8001700:	d802      	bhi.n	8001708 <_realloc_r+0x34>
 8001702:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 8001706:	d8f4      	bhi.n	80016f2 <_realloc_r+0x1e>
 8001708:	4629      	mov	r1, r5
 800170a:	4640      	mov	r0, r8
 800170c:	f7ff fc38 	bl	8000f80 <_malloc_r>
 8001710:	4607      	mov	r7, r0
 8001712:	2800      	cmp	r0, #0
 8001714:	d0ec      	beq.n	80016f0 <_realloc_r+0x1c>
 8001716:	42b5      	cmp	r5, r6
 8001718:	462a      	mov	r2, r5
 800171a:	4621      	mov	r1, r4
 800171c:	bf28      	it	cs
 800171e:	4632      	movcs	r2, r6
 8001720:	f7ff ffca 	bl	80016b8 <memcpy>
 8001724:	4621      	mov	r1, r4
 8001726:	4640      	mov	r0, r8
 8001728:	f7ff fbbe 	bl	8000ea8 <_free_r>
 800172c:	463c      	mov	r4, r7
 800172e:	e7e0      	b.n	80016f2 <_realloc_r+0x1e>

08001730 <_malloc_usable_size_r>:
 8001730:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8001734:	1f18      	subs	r0, r3, #4
 8001736:	2b00      	cmp	r3, #0
 8001738:	bfbc      	itt	lt
 800173a:	580b      	ldrlt	r3, [r1, r0]
 800173c:	18c0      	addlt	r0, r0, r3
 800173e:	4770      	bx	lr

08001740 <_init>:
 8001740:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8001742:	bf00      	nop
 8001744:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001746:	bc08      	pop	{r3}
 8001748:	469e      	mov	lr, r3
 800174a:	4770      	bx	lr

0800174c <_fini>:
 800174c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800174e:	bf00      	nop
 8001750:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8001752:	bc08      	pop	{r3}
 8001754:	469e      	mov	lr, r3
 8001756:	4770      	bx	lr
