$date
	Sun Oct 23 07:40:15 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#226897
b1110 !
1"
#226898
b1110 &
b1110 %
1$
#226899
0"
#226902
b111 &
b111 %
#226906
b10110 &
b10110 %
#226910
b1011 &
b1011 %
#226914
b100010 &
b100010 %
#226918
b10001 &
b10001 %
#226922
b110100 &
b110100 %
#226926
b11010 &
b11010 %
#226930
b1101 &
b1101 %
#226934
b101000 &
b101000 %
#226938
b10100 &
b10100 %
#226942
b1010 &
b1010 %
#226946
b101 &
b101 %
#226950
b10000 &
b10000 %
#226954
b1000 &
b1000 %
#226958
b100 &
b100 %
#226962
b10 &
b10 %
#226966
b1 &
1#
b1 %
#226970
b0 &
b0 %
0#
0$
#1277685
b10101 !
1"
#1277686
b10101 &
b10101 %
1$
#1277687
0"
#1277690
b1000000 &
b1000000 %
#1277694
b100000 &
b100000 %
#1277698
b10000 &
b10000 %
#1277702
b1000 &
b1000 %
#1277706
b100 &
b100 %
#1277710
b10 &
b10 %
#1277714
b1 &
b1 %
1#
#1277718
b0 &
0#
b0 %
0$
#2290546
b1010 &
b1010 %
1$
b1010 !
1"
#2290547
0"
#2290550
b101 &
b101 %
#2290554
b10000 &
b10000 %
#2290558
b1000 &
b1000 %
#2290562
b100 &
b100 %
#2290566
b10 &
b10 %
#2290570
b1 &
b1 %
1#
#2290574
b0 &
0#
b0 %
0$
#4500012
