#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include "cydevice.h"
#include "cydevice_trm.h"

/* LED */
#define LED__0__INTTYPE CYREG_PICU2_INTTYPE1
#define LED__0__MASK 0x02u
#define LED__0__PC CYREG_PRT2_PC1
#define LED__0__PORT 2u
#define LED__0__SHIFT 1
#define LED__AG CYREG_PRT2_AG
#define LED__AMUX CYREG_PRT2_AMUX
#define LED__BIE CYREG_PRT2_BIE
#define LED__BIT_MASK CYREG_PRT2_BIT_MASK
#define LED__BYP CYREG_PRT2_BYP
#define LED__CTL CYREG_PRT2_CTL
#define LED__DM0 CYREG_PRT2_DM0
#define LED__DM1 CYREG_PRT2_DM1
#define LED__DM2 CYREG_PRT2_DM2
#define LED__DR CYREG_PRT2_DR
#define LED__INP_DIS CYREG_PRT2_INP_DIS
#define LED__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU2_BASE
#define LED__LCD_COM_SEG CYREG_PRT2_LCD_COM_SEG
#define LED__LCD_EN CYREG_PRT2_LCD_EN
#define LED__MASK 0x02u
#define LED__PORT 2u
#define LED__PRT CYREG_PRT2_PRT
#define LED__PRTDSI__CAPS_SEL CYREG_PRT2_CAPS_SEL
#define LED__PRTDSI__DBL_SYNC_IN CYREG_PRT2_DBL_SYNC_IN
#define LED__PRTDSI__OE_SEL0 CYREG_PRT2_OE_SEL0
#define LED__PRTDSI__OE_SEL1 CYREG_PRT2_OE_SEL1
#define LED__PRTDSI__OUT_SEL0 CYREG_PRT2_OUT_SEL0
#define LED__PRTDSI__OUT_SEL1 CYREG_PRT2_OUT_SEL1
#define LED__PRTDSI__SYNC_OUT CYREG_PRT2_SYNC_OUT
#define LED__PS CYREG_PRT2_PS
#define LED__SHIFT 1
#define LED__SLW CYREG_PRT2_SLW

/* Rx_1 */
#define Rx_1__0__INTTYPE CYREG_PICU12_INTTYPE6
#define Rx_1__0__MASK 0x40u
#define Rx_1__0__PC CYREG_PRT12_PC6
#define Rx_1__0__PORT 12u
#define Rx_1__0__SHIFT 6
#define Rx_1__AG CYREG_PRT12_AG
#define Rx_1__BIE CYREG_PRT12_BIE
#define Rx_1__BIT_MASK CYREG_PRT12_BIT_MASK
#define Rx_1__BYP CYREG_PRT12_BYP
#define Rx_1__DM0 CYREG_PRT12_DM0
#define Rx_1__DM1 CYREG_PRT12_DM1
#define Rx_1__DM2 CYREG_PRT12_DM2
#define Rx_1__DR CYREG_PRT12_DR
#define Rx_1__INP_DIS CYREG_PRT12_INP_DIS
#define Rx_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define Rx_1__MASK 0x40u
#define Rx_1__PORT 12u
#define Rx_1__PRT CYREG_PRT12_PRT
#define Rx_1__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define Rx_1__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define Rx_1__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define Rx_1__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define Rx_1__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define Rx_1__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define Rx_1__PS CYREG_PRT12_PS
#define Rx_1__SHIFT 6
#define Rx_1__SIO_CFG CYREG_PRT12_SIO_CFG
#define Rx_1__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define Rx_1__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define Rx_1__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define Rx_1__SLW CYREG_PRT12_SLW

/* Tx_1 */
#define Tx_1__0__INTTYPE CYREG_PICU12_INTTYPE7
#define Tx_1__0__MASK 0x80u
#define Tx_1__0__PC CYREG_PRT12_PC7
#define Tx_1__0__PORT 12u
#define Tx_1__0__SHIFT 7
#define Tx_1__AG CYREG_PRT12_AG
#define Tx_1__BIE CYREG_PRT12_BIE
#define Tx_1__BIT_MASK CYREG_PRT12_BIT_MASK
#define Tx_1__BYP CYREG_PRT12_BYP
#define Tx_1__DM0 CYREG_PRT12_DM0
#define Tx_1__DM1 CYREG_PRT12_DM1
#define Tx_1__DM2 CYREG_PRT12_DM2
#define Tx_1__DR CYREG_PRT12_DR
#define Tx_1__INP_DIS CYREG_PRT12_INP_DIS
#define Tx_1__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define Tx_1__MASK 0x80u
#define Tx_1__PORT 12u
#define Tx_1__PRT CYREG_PRT12_PRT
#define Tx_1__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define Tx_1__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define Tx_1__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define Tx_1__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define Tx_1__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define Tx_1__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define Tx_1__PS CYREG_PRT12_PS
#define Tx_1__SHIFT 7
#define Tx_1__SIO_CFG CYREG_PRT12_SIO_CFG
#define Tx_1__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define Tx_1__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define Tx_1__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define Tx_1__SLW CYREG_PRT12_SLW

/* Vref */
#define Vref__0__INTTYPE CYREG_PICU0_INTTYPE5
#define Vref__0__MASK 0x20u
#define Vref__0__PC CYREG_PRT0_PC5
#define Vref__0__PORT 0u
#define Vref__0__SHIFT 5
#define Vref__AG CYREG_PRT0_AG
#define Vref__AMUX CYREG_PRT0_AMUX
#define Vref__BIE CYREG_PRT0_BIE
#define Vref__BIT_MASK CYREG_PRT0_BIT_MASK
#define Vref__BYP CYREG_PRT0_BYP
#define Vref__CTL CYREG_PRT0_CTL
#define Vref__DM0 CYREG_PRT0_DM0
#define Vref__DM1 CYREG_PRT0_DM1
#define Vref__DM2 CYREG_PRT0_DM2
#define Vref__DR CYREG_PRT0_DR
#define Vref__INP_DIS CYREG_PRT0_INP_DIS
#define Vref__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define Vref__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define Vref__LCD_EN CYREG_PRT0_LCD_EN
#define Vref__MASK 0x20u
#define Vref__PORT 0u
#define Vref__PRT CYREG_PRT0_PRT
#define Vref__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define Vref__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define Vref__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define Vref__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define Vref__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define Vref__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define Vref__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define Vref__PS CYREG_PRT0_PS
#define Vref__SHIFT 5
#define Vref__SLW CYREG_PRT0_SLW

/* UART_1_BUART */
#define UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG CYREG_B1_UDB10_11_ACTL
#define UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG CYREG_B1_UDB10_11_CTL
#define UART_1_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG CYREG_B1_UDB10_11_CTL
#define UART_1_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG CYREG_B1_UDB10_11_CTL
#define UART_1_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG CYREG_B1_UDB10_11_CTL
#define UART_1_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG CYREG_B1_UDB10_11_MSK
#define UART_1_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG CYREG_B1_UDB10_11_MSK
#define UART_1_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG CYREG_B1_UDB10_11_MSK
#define UART_1_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG CYREG_B1_UDB10_11_MSK
#define UART_1_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG CYREG_B1_UDB10_ACTL
#define UART_1_BUART_sRX_RxBitCounter__CONTROL_REG CYREG_B1_UDB10_CTL
#define UART_1_BUART_sRX_RxBitCounter__CONTROL_ST_REG CYREG_B1_UDB10_ST_CTL
#define UART_1_BUART_sRX_RxBitCounter__COUNT_REG CYREG_B1_UDB10_CTL
#define UART_1_BUART_sRX_RxBitCounter__COUNT_ST_REG CYREG_B1_UDB10_ST_CTL
#define UART_1_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG CYREG_B1_UDB10_MSK_ACTL
#define UART_1_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG CYREG_B1_UDB10_MSK_ACTL
#define UART_1_BUART_sRX_RxBitCounter__PERIOD_REG CYREG_B1_UDB10_MSK
#define UART_1_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB10_11_ACTL
#define UART_1_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG CYREG_B1_UDB10_11_ST
#define UART_1_BUART_sRX_RxBitCounter_ST__MASK_REG CYREG_B1_UDB10_MSK
#define UART_1_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG CYREG_B1_UDB10_MSK_ACTL
#define UART_1_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG CYREG_B1_UDB10_MSK_ACTL
#define UART_1_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG CYREG_B1_UDB10_ACTL
#define UART_1_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG CYREG_B1_UDB10_ST_CTL
#define UART_1_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG CYREG_B1_UDB10_ST_CTL
#define UART_1_BUART_sRX_RxBitCounter_ST__STATUS_REG CYREG_B1_UDB10_ST
#define UART_1_BUART_sRX_RxShifter_u0__16BIT_A0_REG CYREG_B1_UDB09_10_A0
#define UART_1_BUART_sRX_RxShifter_u0__16BIT_A1_REG CYREG_B1_UDB09_10_A1
#define UART_1_BUART_sRX_RxShifter_u0__16BIT_D0_REG CYREG_B1_UDB09_10_D0
#define UART_1_BUART_sRX_RxShifter_u0__16BIT_D1_REG CYREG_B1_UDB09_10_D1
#define UART_1_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B1_UDB09_10_ACTL
#define UART_1_BUART_sRX_RxShifter_u0__16BIT_F0_REG CYREG_B1_UDB09_10_F0
#define UART_1_BUART_sRX_RxShifter_u0__16BIT_F1_REG CYREG_B1_UDB09_10_F1
#define UART_1_BUART_sRX_RxShifter_u0__A0_A1_REG CYREG_B1_UDB09_A0_A1
#define UART_1_BUART_sRX_RxShifter_u0__A0_REG CYREG_B1_UDB09_A0
#define UART_1_BUART_sRX_RxShifter_u0__A1_REG CYREG_B1_UDB09_A1
#define UART_1_BUART_sRX_RxShifter_u0__D0_D1_REG CYREG_B1_UDB09_D0_D1
#define UART_1_BUART_sRX_RxShifter_u0__D0_REG CYREG_B1_UDB09_D0
#define UART_1_BUART_sRX_RxShifter_u0__D1_REG CYREG_B1_UDB09_D1
#define UART_1_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG CYREG_B1_UDB09_ACTL
#define UART_1_BUART_sRX_RxShifter_u0__F0_F1_REG CYREG_B1_UDB09_F0_F1
#define UART_1_BUART_sRX_RxShifter_u0__F0_REG CYREG_B1_UDB09_F0
#define UART_1_BUART_sRX_RxShifter_u0__F1_REG CYREG_B1_UDB09_F1
#define UART_1_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB09_10_ACTL
#define UART_1_BUART_sRX_RxSts__16BIT_STATUS_REG CYREG_B0_UDB09_10_ST
#define UART_1_BUART_sRX_RxSts__3__MASK 0x08u
#define UART_1_BUART_sRX_RxSts__3__POS 3
#define UART_1_BUART_sRX_RxSts__4__MASK 0x10u
#define UART_1_BUART_sRX_RxSts__4__POS 4
#define UART_1_BUART_sRX_RxSts__5__MASK 0x20u
#define UART_1_BUART_sRX_RxSts__5__POS 5
#define UART_1_BUART_sRX_RxSts__MASK 0x38u
#define UART_1_BUART_sRX_RxSts__MASK_REG CYREG_B0_UDB09_MSK
#define UART_1_BUART_sRX_RxSts__STATUS_AUX_CTL_REG CYREG_B0_UDB09_ACTL
#define UART_1_BUART_sRX_RxSts__STATUS_REG CYREG_B0_UDB09_ST
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG CYREG_B0_UDB13_14_A0
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG CYREG_B0_UDB13_14_A1
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG CYREG_B0_UDB13_14_D0
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG CYREG_B0_UDB13_14_D1
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB13_14_ACTL
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG CYREG_B0_UDB13_14_F0
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG CYREG_B0_UDB13_14_F1
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG CYREG_B0_UDB13_A0_A1
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG CYREG_B0_UDB13_A0
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG CYREG_B0_UDB13_A1
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG CYREG_B0_UDB13_D0_D1
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG CYREG_B0_UDB13_D0
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG CYREG_B0_UDB13_D1
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG CYREG_B0_UDB13_ACTL
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG CYREG_B0_UDB13_F0_F1
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG CYREG_B0_UDB13_F0
#define UART_1_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG CYREG_B0_UDB13_F1
#define UART_1_BUART_sTX_TxShifter_u0__16BIT_A0_REG CYREG_B0_UDB10_11_A0
#define UART_1_BUART_sTX_TxShifter_u0__16BIT_A1_REG CYREG_B0_UDB10_11_A1
#define UART_1_BUART_sTX_TxShifter_u0__16BIT_D0_REG CYREG_B0_UDB10_11_D0
#define UART_1_BUART_sTX_TxShifter_u0__16BIT_D1_REG CYREG_B0_UDB10_11_D1
#define UART_1_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG CYREG_B0_UDB10_11_ACTL
#define UART_1_BUART_sTX_TxShifter_u0__16BIT_F0_REG CYREG_B0_UDB10_11_F0
#define UART_1_BUART_sTX_TxShifter_u0__16BIT_F1_REG CYREG_B0_UDB10_11_F1
#define UART_1_BUART_sTX_TxShifter_u0__A0_A1_REG CYREG_B0_UDB10_A0_A1
#define UART_1_BUART_sTX_TxShifter_u0__A0_REG CYREG_B0_UDB10_A0
#define UART_1_BUART_sTX_TxShifter_u0__A1_REG CYREG_B0_UDB10_A1
#define UART_1_BUART_sTX_TxShifter_u0__D0_D1_REG CYREG_B0_UDB10_D0_D1
#define UART_1_BUART_sTX_TxShifter_u0__D0_REG CYREG_B0_UDB10_D0
#define UART_1_BUART_sTX_TxShifter_u0__D1_REG CYREG_B0_UDB10_D1
#define UART_1_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG CYREG_B0_UDB10_ACTL
#define UART_1_BUART_sTX_TxShifter_u0__F0_F1_REG CYREG_B0_UDB10_F0_F1
#define UART_1_BUART_sTX_TxShifter_u0__F0_REG CYREG_B0_UDB10_F0
#define UART_1_BUART_sTX_TxShifter_u0__F1_REG CYREG_B0_UDB10_F1
#define UART_1_BUART_sTX_TxSts__0__MASK 0x01u
#define UART_1_BUART_sTX_TxSts__0__POS 0
#define UART_1_BUART_sTX_TxSts__1__MASK 0x02u
#define UART_1_BUART_sTX_TxSts__1__POS 1
#define UART_1_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB10_11_ACTL
#define UART_1_BUART_sTX_TxSts__16BIT_STATUS_REG CYREG_B0_UDB10_11_ST
#define UART_1_BUART_sTX_TxSts__2__MASK 0x04u
#define UART_1_BUART_sTX_TxSts__2__POS 2
#define UART_1_BUART_sTX_TxSts__3__MASK 0x08u
#define UART_1_BUART_sTX_TxSts__3__POS 3
#define UART_1_BUART_sTX_TxSts__MASK 0x0Fu
#define UART_1_BUART_sTX_TxSts__MASK_REG CYREG_B0_UDB10_MSK
#define UART_1_BUART_sTX_TxSts__STATUS_AUX_CTL_REG CYREG_B0_UDB10_ACTL
#define UART_1_BUART_sTX_TxSts__STATUS_REG CYREG_B0_UDB10_ST

/* UART_1_IntClock */
#define UART_1_IntClock__CFG0 CYREG_CLKDIST_DCFG2_CFG0
#define UART_1_IntClock__CFG1 CYREG_CLKDIST_DCFG2_CFG1
#define UART_1_IntClock__CFG2 CYREG_CLKDIST_DCFG2_CFG2
#define UART_1_IntClock__CFG2_SRC_SEL_MASK 0x07u
#define UART_1_IntClock__INDEX 0x02u
#define UART_1_IntClock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define UART_1_IntClock__PM_ACT_MSK 0x04u
#define UART_1_IntClock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define UART_1_IntClock__PM_STBY_MSK 0x04u

/* EZI2C_1_I2C_Prim */
#define EZI2C_1_I2C_Prim__ADR CYREG_I2C_ADR
#define EZI2C_1_I2C_Prim__CFG CYREG_I2C_CFG
#define EZI2C_1_I2C_Prim__CLK_DIV1 CYREG_I2C_CLK_DIV1
#define EZI2C_1_I2C_Prim__CLK_DIV2 CYREG_I2C_CLK_DIV2
#define EZI2C_1_I2C_Prim__CSR CYREG_I2C_CSR
#define EZI2C_1_I2C_Prim__D CYREG_I2C_D
#define EZI2C_1_I2C_Prim__MCSR CYREG_I2C_MCSR
#define EZI2C_1_I2C_Prim__PM_ACT_CFG CYREG_PM_ACT_CFG5
#define EZI2C_1_I2C_Prim__PM_ACT_MSK 0x04u
#define EZI2C_1_I2C_Prim__PM_STBY_CFG CYREG_PM_STBY_CFG5
#define EZI2C_1_I2C_Prim__PM_STBY_MSK 0x04u
#define EZI2C_1_I2C_Prim__TMOUT_CFG0 CYREG_I2C_TMOUT_CFG0
#define EZI2C_1_I2C_Prim__TMOUT_CFG1 CYREG_I2C_TMOUT_CFG1
#define EZI2C_1_I2C_Prim__TMOUT_CSR CYREG_I2C_TMOUT_CSR
#define EZI2C_1_I2C_Prim__TMOUT_SR CYREG_I2C_TMOUT_SR
#define EZI2C_1_I2C_Prim__XCFG CYREG_I2C_XCFG

/* EZI2C_1_isr */
#define EZI2C_1_isr__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define EZI2C_1_isr__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define EZI2C_1_isr__INTC_MASK 0x8000u
#define EZI2C_1_isr__INTC_NUMBER 15u
#define EZI2C_1_isr__INTC_PRIOR_NUM 7u
#define EZI2C_1_isr__INTC_PRIOR_REG CYREG_NVIC_PRI_15
#define EZI2C_1_isr__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define EZI2C_1_isr__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* I2C_pins */
#define I2C_pins__0__INTTYPE CYREG_PICU12_INTTYPE4
#define I2C_pins__0__MASK 0x10u
#define I2C_pins__0__PC CYREG_PRT12_PC4
#define I2C_pins__0__PORT 12u
#define I2C_pins__0__SHIFT 4
#define I2C_pins__1__INTTYPE CYREG_PICU12_INTTYPE5
#define I2C_pins__1__MASK 0x20u
#define I2C_pins__1__PC CYREG_PRT12_PC5
#define I2C_pins__1__PORT 12u
#define I2C_pins__1__SHIFT 5
#define I2C_pins__AG CYREG_PRT12_AG
#define I2C_pins__BIE CYREG_PRT12_BIE
#define I2C_pins__BIT_MASK CYREG_PRT12_BIT_MASK
#define I2C_pins__BYP CYREG_PRT12_BYP
#define I2C_pins__DM0 CYREG_PRT12_DM0
#define I2C_pins__DM1 CYREG_PRT12_DM1
#define I2C_pins__DM2 CYREG_PRT12_DM2
#define I2C_pins__DR CYREG_PRT12_DR
#define I2C_pins__INP_DIS CYREG_PRT12_INP_DIS
#define I2C_pins__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU12_BASE
#define I2C_pins__MASK 0x30u
#define I2C_pins__PORT 12u
#define I2C_pins__PRT CYREG_PRT12_PRT
#define I2C_pins__PRTDSI__DBL_SYNC_IN CYREG_PRT12_DBL_SYNC_IN
#define I2C_pins__PRTDSI__OE_SEL0 CYREG_PRT12_OE_SEL0
#define I2C_pins__PRTDSI__OE_SEL1 CYREG_PRT12_OE_SEL1
#define I2C_pins__PRTDSI__OUT_SEL0 CYREG_PRT12_OUT_SEL0
#define I2C_pins__PRTDSI__OUT_SEL1 CYREG_PRT12_OUT_SEL1
#define I2C_pins__PRTDSI__SYNC_OUT CYREG_PRT12_SYNC_OUT
#define I2C_pins__PS CYREG_PRT12_PS
#define I2C_pins__scl__INTTYPE CYREG_PICU12_INTTYPE4
#define I2C_pins__scl__MASK 0x10u
#define I2C_pins__scl__PC CYREG_PRT12_PC4
#define I2C_pins__scl__PORT 12u
#define I2C_pins__scl__SHIFT 4
#define I2C_pins__sda__INTTYPE CYREG_PICU12_INTTYPE5
#define I2C_pins__sda__MASK 0x20u
#define I2C_pins__sda__PC CYREG_PRT12_PC5
#define I2C_pins__sda__PORT 12u
#define I2C_pins__sda__SHIFT 5
#define I2C_pins__SHIFT 4
#define I2C_pins__SIO_CFG CYREG_PRT12_SIO_CFG
#define I2C_pins__SIO_DIFF CYREG_PRT12_SIO_DIFF
#define I2C_pins__SIO_HYST_EN CYREG_PRT12_SIO_HYST_EN
#define I2C_pins__SIO_REG_HIFREQ CYREG_PRT12_SIO_REG_HIFREQ
#define I2C_pins__SLW CYREG_PRT12_SLW

/* Ignition */
#define Ignition__0__INTTYPE CYREG_PICU0_INTTYPE4
#define Ignition__0__MASK 0x10u
#define Ignition__0__PC CYREG_PRT0_PC4
#define Ignition__0__PORT 0u
#define Ignition__0__SHIFT 4
#define Ignition__AG CYREG_PRT0_AG
#define Ignition__AMUX CYREG_PRT0_AMUX
#define Ignition__BIE CYREG_PRT0_BIE
#define Ignition__BIT_MASK CYREG_PRT0_BIT_MASK
#define Ignition__BYP CYREG_PRT0_BYP
#define Ignition__CTL CYREG_PRT0_CTL
#define Ignition__DM0 CYREG_PRT0_DM0
#define Ignition__DM1 CYREG_PRT0_DM1
#define Ignition__DM2 CYREG_PRT0_DM2
#define Ignition__DR CYREG_PRT0_DR
#define Ignition__INP_DIS CYREG_PRT0_INP_DIS
#define Ignition__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define Ignition__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define Ignition__LCD_EN CYREG_PRT0_LCD_EN
#define Ignition__MASK 0x10u
#define Ignition__PORT 0u
#define Ignition__PRT CYREG_PRT0_PRT
#define Ignition__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define Ignition__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define Ignition__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define Ignition__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define Ignition__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define Ignition__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define Ignition__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define Ignition__PS CYREG_PRT0_PS
#define Ignition__SHIFT 4
#define Ignition__SLW CYREG_PRT0_SLW

/* Back_Left */
#define Back_Left__0__INTTYPE CYREG_PICU3_INTTYPE0
#define Back_Left__0__MASK 0x01u
#define Back_Left__0__PC CYREG_PRT3_PC0
#define Back_Left__0__PORT 3u
#define Back_Left__0__SHIFT 0
#define Back_Left__AG CYREG_PRT3_AG
#define Back_Left__AMUX CYREG_PRT3_AMUX
#define Back_Left__BIE CYREG_PRT3_BIE
#define Back_Left__BIT_MASK CYREG_PRT3_BIT_MASK
#define Back_Left__BYP CYREG_PRT3_BYP
#define Back_Left__CTL CYREG_PRT3_CTL
#define Back_Left__DM0 CYREG_PRT3_DM0
#define Back_Left__DM1 CYREG_PRT3_DM1
#define Back_Left__DM2 CYREG_PRT3_DM2
#define Back_Left__DR CYREG_PRT3_DR
#define Back_Left__INP_DIS CYREG_PRT3_INP_DIS
#define Back_Left__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define Back_Left__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define Back_Left__LCD_EN CYREG_PRT3_LCD_EN
#define Back_Left__MASK 0x01u
#define Back_Left__PORT 3u
#define Back_Left__PRT CYREG_PRT3_PRT
#define Back_Left__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define Back_Left__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define Back_Left__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define Back_Left__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define Back_Left__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define Back_Left__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define Back_Left__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define Back_Left__PS CYREG_PRT3_PS
#define Back_Left__SHIFT 0
#define Back_Left__SLW CYREG_PRT3_SLW

/* Fuel_Pump */
#define Fuel_Pump__0__INTTYPE CYREG_PICU0_INTTYPE2
#define Fuel_Pump__0__MASK 0x04u
#define Fuel_Pump__0__PC CYREG_PRT0_PC2
#define Fuel_Pump__0__PORT 0u
#define Fuel_Pump__0__SHIFT 2
#define Fuel_Pump__AG CYREG_PRT0_AG
#define Fuel_Pump__AMUX CYREG_PRT0_AMUX
#define Fuel_Pump__BIE CYREG_PRT0_BIE
#define Fuel_Pump__BIT_MASK CYREG_PRT0_BIT_MASK
#define Fuel_Pump__BYP CYREG_PRT0_BYP
#define Fuel_Pump__CTL CYREG_PRT0_CTL
#define Fuel_Pump__DM0 CYREG_PRT0_DM0
#define Fuel_Pump__DM1 CYREG_PRT0_DM1
#define Fuel_Pump__DM2 CYREG_PRT0_DM2
#define Fuel_Pump__DR CYREG_PRT0_DR
#define Fuel_Pump__INP_DIS CYREG_PRT0_INP_DIS
#define Fuel_Pump__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define Fuel_Pump__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define Fuel_Pump__LCD_EN CYREG_PRT0_LCD_EN
#define Fuel_Pump__MASK 0x04u
#define Fuel_Pump__PORT 0u
#define Fuel_Pump__PRT CYREG_PRT0_PRT
#define Fuel_Pump__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define Fuel_Pump__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define Fuel_Pump__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define Fuel_Pump__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define Fuel_Pump__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define Fuel_Pump__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define Fuel_Pump__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define Fuel_Pump__PS CYREG_PRT0_PS
#define Fuel_Pump__SHIFT 2
#define Fuel_Pump__SLW CYREG_PRT0_SLW

/* Back_Right */
#define Back_Right__0__INTTYPE CYREG_PICU3_INTTYPE1
#define Back_Right__0__MASK 0x02u
#define Back_Right__0__PC CYREG_PRT3_PC1
#define Back_Right__0__PORT 3u
#define Back_Right__0__SHIFT 1
#define Back_Right__AG CYREG_PRT3_AG
#define Back_Right__AMUX CYREG_PRT3_AMUX
#define Back_Right__BIE CYREG_PRT3_BIE
#define Back_Right__BIT_MASK CYREG_PRT3_BIT_MASK
#define Back_Right__BYP CYREG_PRT3_BYP
#define Back_Right__CTL CYREG_PRT3_CTL
#define Back_Right__DM0 CYREG_PRT3_DM0
#define Back_Right__DM1 CYREG_PRT3_DM1
#define Back_Right__DM2 CYREG_PRT3_DM2
#define Back_Right__DR CYREG_PRT3_DR
#define Back_Right__INP_DIS CYREG_PRT3_INP_DIS
#define Back_Right__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define Back_Right__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define Back_Right__LCD_EN CYREG_PRT3_LCD_EN
#define Back_Right__MASK 0x02u
#define Back_Right__PORT 3u
#define Back_Right__PRT CYREG_PRT3_PRT
#define Back_Right__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define Back_Right__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define Back_Right__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define Back_Right__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define Back_Right__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define Back_Right__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define Back_Right__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define Back_Right__PS CYREG_PRT3_PS
#define Back_Right__SHIFT 1
#define Back_Right__SLW CYREG_PRT3_SLW

/* Front_Left */
#define Front_Left__0__INTTYPE CYREG_PICU3_INTTYPE2
#define Front_Left__0__MASK 0x04u
#define Front_Left__0__PC CYREG_PRT3_PC2
#define Front_Left__0__PORT 3u
#define Front_Left__0__SHIFT 2
#define Front_Left__AG CYREG_PRT3_AG
#define Front_Left__AMUX CYREG_PRT3_AMUX
#define Front_Left__BIE CYREG_PRT3_BIE
#define Front_Left__BIT_MASK CYREG_PRT3_BIT_MASK
#define Front_Left__BYP CYREG_PRT3_BYP
#define Front_Left__CTL CYREG_PRT3_CTL
#define Front_Left__DM0 CYREG_PRT3_DM0
#define Front_Left__DM1 CYREG_PRT3_DM1
#define Front_Left__DM2 CYREG_PRT3_DM2
#define Front_Left__DR CYREG_PRT3_DR
#define Front_Left__INP_DIS CYREG_PRT3_INP_DIS
#define Front_Left__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define Front_Left__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define Front_Left__LCD_EN CYREG_PRT3_LCD_EN
#define Front_Left__MASK 0x04u
#define Front_Left__PORT 3u
#define Front_Left__PRT CYREG_PRT3_PRT
#define Front_Left__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define Front_Left__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define Front_Left__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define Front_Left__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define Front_Left__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define Front_Left__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define Front_Left__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define Front_Left__PS CYREG_PRT3_PS
#define Front_Left__SHIFT 2
#define Front_Left__SLW CYREG_PRT3_SLW

/* Front_Right */
#define Front_Right__0__INTTYPE CYREG_PICU3_INTTYPE3
#define Front_Right__0__MASK 0x08u
#define Front_Right__0__PC CYREG_PRT3_PC3
#define Front_Right__0__PORT 3u
#define Front_Right__0__SHIFT 3
#define Front_Right__AG CYREG_PRT3_AG
#define Front_Right__AMUX CYREG_PRT3_AMUX
#define Front_Right__BIE CYREG_PRT3_BIE
#define Front_Right__BIT_MASK CYREG_PRT3_BIT_MASK
#define Front_Right__BYP CYREG_PRT3_BYP
#define Front_Right__CTL CYREG_PRT3_CTL
#define Front_Right__DM0 CYREG_PRT3_DM0
#define Front_Right__DM1 CYREG_PRT3_DM1
#define Front_Right__DM2 CYREG_PRT3_DM2
#define Front_Right__DR CYREG_PRT3_DR
#define Front_Right__INP_DIS CYREG_PRT3_INP_DIS
#define Front_Right__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU3_BASE
#define Front_Right__LCD_COM_SEG CYREG_PRT3_LCD_COM_SEG
#define Front_Right__LCD_EN CYREG_PRT3_LCD_EN
#define Front_Right__MASK 0x08u
#define Front_Right__PORT 3u
#define Front_Right__PRT CYREG_PRT3_PRT
#define Front_Right__PRTDSI__CAPS_SEL CYREG_PRT3_CAPS_SEL
#define Front_Right__PRTDSI__DBL_SYNC_IN CYREG_PRT3_DBL_SYNC_IN
#define Front_Right__PRTDSI__OE_SEL0 CYREG_PRT3_OE_SEL0
#define Front_Right__PRTDSI__OE_SEL1 CYREG_PRT3_OE_SEL1
#define Front_Right__PRTDSI__OUT_SEL0 CYREG_PRT3_OUT_SEL0
#define Front_Right__PRTDSI__OUT_SEL1 CYREG_PRT3_OUT_SEL1
#define Front_Right__PRTDSI__SYNC_OUT CYREG_PRT3_SYNC_OUT
#define Front_Right__PS CYREG_PRT3_PS
#define Front_Right__SHIFT 3
#define Front_Right__SLW CYREG_PRT3_SLW

/* ADC_SAR_Seq_1_bSAR_SEQ */
#define ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__CONTROL_AUX_CTL_REG CYREG_B0_UDB15_ACTL
#define ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__CONTROL_REG CYREG_B0_UDB15_CTL
#define ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__CONTROL_ST_REG CYREG_B0_UDB15_ST_CTL
#define ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__COUNT_REG CYREG_B0_UDB15_CTL
#define ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__COUNT_ST_REG CYREG_B0_UDB15_ST_CTL
#define ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB15_MSK_ACTL
#define ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__PER_CTL_AUX_CTL_REG CYREG_B0_UDB15_MSK_ACTL
#define ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter__PERIOD_REG CYREG_B0_UDB15_MSK
#define ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter_ST__MASK_REG CYREG_B0_UDB15_MSK
#define ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter_ST__MASK_ST_AUX_CTL_REG CYREG_B0_UDB15_MSK_ACTL
#define ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter_ST__PER_ST_AUX_CTL_REG CYREG_B0_UDB15_MSK_ACTL
#define ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter_ST__STATUS_AUX_CTL_REG CYREG_B0_UDB15_ACTL
#define ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter_ST__STATUS_CNT_REG CYREG_B0_UDB15_ST_CTL
#define ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter_ST__STATUS_CONTROL_REG CYREG_B0_UDB15_ST_CTL
#define ADC_SAR_Seq_1_bSAR_SEQ_ChannelCounter_ST__STATUS_REG CYREG_B0_UDB15_ST
#define ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__0__MASK 0x01u
#define ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__0__POS 0
#define ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__1__MASK 0x02u
#define ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__1__POS 1
#define ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB12_13_ACTL
#define ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB12_13_CTL
#define ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB12_13_CTL
#define ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB12_13_CTL
#define ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB12_13_CTL
#define ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__16BIT_MASK_MASK_REG CYREG_B0_UDB12_13_MSK
#define ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB12_13_MSK
#define ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB12_13_MSK
#define ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB12_13_MSK
#define ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__CONTROL_AUX_CTL_REG CYREG_B0_UDB12_ACTL
#define ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__CONTROL_REG CYREG_B0_UDB12_CTL
#define ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__CONTROL_ST_REG CYREG_B0_UDB12_ST_CTL
#define ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__COUNT_REG CYREG_B0_UDB12_CTL
#define ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__COUNT_ST_REG CYREG_B0_UDB12_ST_CTL
#define ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__MASK 0x03u
#define ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB12_MSK_ACTL
#define ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB12_MSK_ACTL
#define ADC_SAR_Seq_1_bSAR_SEQ_CtrlReg__PERIOD_REG CYREG_B0_UDB12_MSK
#define ADC_SAR_Seq_1_bSAR_SEQ_EOCSts__0__MASK 0x01u
#define ADC_SAR_Seq_1_bSAR_SEQ_EOCSts__0__POS 0
#define ADC_SAR_Seq_1_bSAR_SEQ_EOCSts__16BIT_STATUS_AUX_CTL_REG CYREG_B1_UDB08_09_ACTL
#define ADC_SAR_Seq_1_bSAR_SEQ_EOCSts__16BIT_STATUS_REG CYREG_B1_UDB08_09_ST
#define ADC_SAR_Seq_1_bSAR_SEQ_EOCSts__MASK 0x01u
#define ADC_SAR_Seq_1_bSAR_SEQ_EOCSts__MASK_REG CYREG_B1_UDB08_MSK
#define ADC_SAR_Seq_1_bSAR_SEQ_EOCSts__STATUS_AUX_CTL_REG CYREG_B1_UDB08_ACTL
#define ADC_SAR_Seq_1_bSAR_SEQ_EOCSts__STATUS_REG CYREG_B1_UDB08_ST

/* ADC_SAR_Seq_1_FinalBuf */
#define ADC_SAR_Seq_1_FinalBuf__DRQ_CTL CYREG_IDMUX_DRQ_CTL0
#define ADC_SAR_Seq_1_FinalBuf__DRQ_NUMBER 0u
#define ADC_SAR_Seq_1_FinalBuf__NUMBEROF_TDS 0u
#define ADC_SAR_Seq_1_FinalBuf__PRIORITY 2u
#define ADC_SAR_Seq_1_FinalBuf__TERMIN_EN 0u
#define ADC_SAR_Seq_1_FinalBuf__TERMIN_SEL 0u
#define ADC_SAR_Seq_1_FinalBuf__TERMOUT0_EN 1u
#define ADC_SAR_Seq_1_FinalBuf__TERMOUT0_SEL 0u
#define ADC_SAR_Seq_1_FinalBuf__TERMOUT1_EN 0u
#define ADC_SAR_Seq_1_FinalBuf__TERMOUT1_SEL 0u

/* ADC_SAR_Seq_1_IntClock */
#define ADC_SAR_Seq_1_IntClock__CFG0 CYREG_CLKDIST_DCFG0_CFG0
#define ADC_SAR_Seq_1_IntClock__CFG1 CYREG_CLKDIST_DCFG0_CFG1
#define ADC_SAR_Seq_1_IntClock__CFG2 CYREG_CLKDIST_DCFG0_CFG2
#define ADC_SAR_Seq_1_IntClock__CFG2_SRC_SEL_MASK 0x07u
#define ADC_SAR_Seq_1_IntClock__INDEX 0x00u
#define ADC_SAR_Seq_1_IntClock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define ADC_SAR_Seq_1_IntClock__PM_ACT_MSK 0x01u
#define ADC_SAR_Seq_1_IntClock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define ADC_SAR_Seq_1_IntClock__PM_STBY_MSK 0x01u

/* ADC_SAR_Seq_1_IRQ */
#define ADC_SAR_Seq_1_IRQ__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define ADC_SAR_Seq_1_IRQ__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define ADC_SAR_Seq_1_IRQ__INTC_MASK 0x01u
#define ADC_SAR_Seq_1_IRQ__INTC_NUMBER 0u
#define ADC_SAR_Seq_1_IRQ__INTC_PRIOR_NUM 7u
#define ADC_SAR_Seq_1_IRQ__INTC_PRIOR_REG CYREG_NVIC_PRI_0
#define ADC_SAR_Seq_1_IRQ__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define ADC_SAR_Seq_1_IRQ__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* ADC_SAR_Seq_1_SAR_ADC_SAR */
#define ADC_SAR_Seq_1_SAR_ADC_SAR__CLK CYREG_SAR0_CLK
#define ADC_SAR_Seq_1_SAR_ADC_SAR__CSR0 CYREG_SAR0_CSR0
#define ADC_SAR_Seq_1_SAR_ADC_SAR__CSR1 CYREG_SAR0_CSR1
#define ADC_SAR_Seq_1_SAR_ADC_SAR__CSR2 CYREG_SAR0_CSR2
#define ADC_SAR_Seq_1_SAR_ADC_SAR__CSR3 CYREG_SAR0_CSR3
#define ADC_SAR_Seq_1_SAR_ADC_SAR__CSR4 CYREG_SAR0_CSR4
#define ADC_SAR_Seq_1_SAR_ADC_SAR__CSR5 CYREG_SAR0_CSR5
#define ADC_SAR_Seq_1_SAR_ADC_SAR__CSR6 CYREG_SAR0_CSR6
#define ADC_SAR_Seq_1_SAR_ADC_SAR__PM_ACT_CFG CYREG_PM_ACT_CFG11
#define ADC_SAR_Seq_1_SAR_ADC_SAR__PM_ACT_MSK 0x01u
#define ADC_SAR_Seq_1_SAR_ADC_SAR__PM_STBY_CFG CYREG_PM_STBY_CFG11
#define ADC_SAR_Seq_1_SAR_ADC_SAR__PM_STBY_MSK 0x01u
#define ADC_SAR_Seq_1_SAR_ADC_SAR__SW0 CYREG_SAR0_SW0
#define ADC_SAR_Seq_1_SAR_ADC_SAR__SW2 CYREG_SAR0_SW2
#define ADC_SAR_Seq_1_SAR_ADC_SAR__SW3 CYREG_SAR0_SW3
#define ADC_SAR_Seq_1_SAR_ADC_SAR__SW4 CYREG_SAR0_SW4
#define ADC_SAR_Seq_1_SAR_ADC_SAR__SW6 CYREG_SAR0_SW6
#define ADC_SAR_Seq_1_SAR_ADC_SAR__TR0 CYREG_SAR0_TR0
#define ADC_SAR_Seq_1_SAR_ADC_SAR__WRK0 CYREG_SAR0_WRK0
#define ADC_SAR_Seq_1_SAR_ADC_SAR__WRK1 CYREG_SAR0_WRK1

/* ADC_SAR_Seq_1_TempBuf */
#define ADC_SAR_Seq_1_TempBuf__DRQ_CTL CYREG_IDMUX_DRQ_CTL0
#define ADC_SAR_Seq_1_TempBuf__DRQ_NUMBER 1u
#define ADC_SAR_Seq_1_TempBuf__NUMBEROF_TDS 0u
#define ADC_SAR_Seq_1_TempBuf__PRIORITY 2u
#define ADC_SAR_Seq_1_TempBuf__TERMIN_EN 0u
#define ADC_SAR_Seq_1_TempBuf__TERMIN_SEL 0u
#define ADC_SAR_Seq_1_TempBuf__TERMOUT0_EN 1u
#define ADC_SAR_Seq_1_TempBuf__TERMOUT0_SEL 1u
#define ADC_SAR_Seq_1_TempBuf__TERMOUT1_EN 0u
#define ADC_SAR_Seq_1_TempBuf__TERMOUT1_SEL 0u

/* ADC_SAR_Seq_2_bSAR_SEQ */
#define ADC_SAR_Seq_2_bSAR_SEQ_ChannelCounter__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB04_05_ACTL
#define ADC_SAR_Seq_2_bSAR_SEQ_ChannelCounter__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB04_05_CTL
#define ADC_SAR_Seq_2_bSAR_SEQ_ChannelCounter__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB04_05_CTL
#define ADC_SAR_Seq_2_bSAR_SEQ_ChannelCounter__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB04_05_CTL
#define ADC_SAR_Seq_2_bSAR_SEQ_ChannelCounter__16BIT_COUNT_COUNT_REG CYREG_B0_UDB04_05_CTL
#define ADC_SAR_Seq_2_bSAR_SEQ_ChannelCounter__16BIT_MASK_MASK_REG CYREG_B0_UDB04_05_MSK
#define ADC_SAR_Seq_2_bSAR_SEQ_ChannelCounter__16BIT_MASK_PERIOD_REG CYREG_B0_UDB04_05_MSK
#define ADC_SAR_Seq_2_bSAR_SEQ_ChannelCounter__16BIT_PERIOD_MASK_REG CYREG_B0_UDB04_05_MSK
#define ADC_SAR_Seq_2_bSAR_SEQ_ChannelCounter__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB04_05_MSK
#define ADC_SAR_Seq_2_bSAR_SEQ_ChannelCounter__CONTROL_AUX_CTL_REG CYREG_B0_UDB04_ACTL
#define ADC_SAR_Seq_2_bSAR_SEQ_ChannelCounter__CONTROL_REG CYREG_B0_UDB04_CTL
#define ADC_SAR_Seq_2_bSAR_SEQ_ChannelCounter__CONTROL_ST_REG CYREG_B0_UDB04_ST_CTL
#define ADC_SAR_Seq_2_bSAR_SEQ_ChannelCounter__COUNT_REG CYREG_B0_UDB04_CTL
#define ADC_SAR_Seq_2_bSAR_SEQ_ChannelCounter__COUNT_ST_REG CYREG_B0_UDB04_ST_CTL
#define ADC_SAR_Seq_2_bSAR_SEQ_ChannelCounter__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB04_MSK_ACTL
#define ADC_SAR_Seq_2_bSAR_SEQ_ChannelCounter__PER_CTL_AUX_CTL_REG CYREG_B0_UDB04_MSK_ACTL
#define ADC_SAR_Seq_2_bSAR_SEQ_ChannelCounter__PERIOD_REG CYREG_B0_UDB04_MSK
#define ADC_SAR_Seq_2_bSAR_SEQ_ChannelCounter_ST__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB04_05_ACTL
#define ADC_SAR_Seq_2_bSAR_SEQ_ChannelCounter_ST__16BIT_STATUS_REG CYREG_B0_UDB04_05_ST
#define ADC_SAR_Seq_2_bSAR_SEQ_ChannelCounter_ST__MASK_REG CYREG_B0_UDB04_MSK
#define ADC_SAR_Seq_2_bSAR_SEQ_ChannelCounter_ST__MASK_ST_AUX_CTL_REG CYREG_B0_UDB04_MSK_ACTL
#define ADC_SAR_Seq_2_bSAR_SEQ_ChannelCounter_ST__PER_ST_AUX_CTL_REG CYREG_B0_UDB04_MSK_ACTL
#define ADC_SAR_Seq_2_bSAR_SEQ_ChannelCounter_ST__STATUS_AUX_CTL_REG CYREG_B0_UDB04_ACTL
#define ADC_SAR_Seq_2_bSAR_SEQ_ChannelCounter_ST__STATUS_CNT_REG CYREG_B0_UDB04_ST_CTL
#define ADC_SAR_Seq_2_bSAR_SEQ_ChannelCounter_ST__STATUS_CONTROL_REG CYREG_B0_UDB04_ST_CTL
#define ADC_SAR_Seq_2_bSAR_SEQ_ChannelCounter_ST__STATUS_REG CYREG_B0_UDB04_ST
#define ADC_SAR_Seq_2_bSAR_SEQ_CtrlReg__0__MASK 0x01u
#define ADC_SAR_Seq_2_bSAR_SEQ_CtrlReg__0__POS 0
#define ADC_SAR_Seq_2_bSAR_SEQ_CtrlReg__1__MASK 0x02u
#define ADC_SAR_Seq_2_bSAR_SEQ_CtrlReg__1__POS 1
#define ADC_SAR_Seq_2_bSAR_SEQ_CtrlReg__16BIT_CONTROL_AUX_CTL_REG CYREG_B0_UDB03_04_ACTL
#define ADC_SAR_Seq_2_bSAR_SEQ_CtrlReg__16BIT_CONTROL_CONTROL_REG CYREG_B0_UDB03_04_CTL
#define ADC_SAR_Seq_2_bSAR_SEQ_CtrlReg__16BIT_CONTROL_COUNT_REG CYREG_B0_UDB03_04_CTL
#define ADC_SAR_Seq_2_bSAR_SEQ_CtrlReg__16BIT_COUNT_CONTROL_REG CYREG_B0_UDB03_04_CTL
#define ADC_SAR_Seq_2_bSAR_SEQ_CtrlReg__16BIT_COUNT_COUNT_REG CYREG_B0_UDB03_04_CTL
#define ADC_SAR_Seq_2_bSAR_SEQ_CtrlReg__16BIT_MASK_MASK_REG CYREG_B0_UDB03_04_MSK
#define ADC_SAR_Seq_2_bSAR_SEQ_CtrlReg__16BIT_MASK_PERIOD_REG CYREG_B0_UDB03_04_MSK
#define ADC_SAR_Seq_2_bSAR_SEQ_CtrlReg__16BIT_PERIOD_MASK_REG CYREG_B0_UDB03_04_MSK
#define ADC_SAR_Seq_2_bSAR_SEQ_CtrlReg__16BIT_PERIOD_PERIOD_REG CYREG_B0_UDB03_04_MSK
#define ADC_SAR_Seq_2_bSAR_SEQ_CtrlReg__CONTROL_AUX_CTL_REG CYREG_B0_UDB03_ACTL
#define ADC_SAR_Seq_2_bSAR_SEQ_CtrlReg__CONTROL_REG CYREG_B0_UDB03_CTL
#define ADC_SAR_Seq_2_bSAR_SEQ_CtrlReg__CONTROL_ST_REG CYREG_B0_UDB03_ST_CTL
#define ADC_SAR_Seq_2_bSAR_SEQ_CtrlReg__COUNT_REG CYREG_B0_UDB03_CTL
#define ADC_SAR_Seq_2_bSAR_SEQ_CtrlReg__COUNT_ST_REG CYREG_B0_UDB03_ST_CTL
#define ADC_SAR_Seq_2_bSAR_SEQ_CtrlReg__MASK 0x03u
#define ADC_SAR_Seq_2_bSAR_SEQ_CtrlReg__MASK_CTL_AUX_CTL_REG CYREG_B0_UDB03_MSK_ACTL
#define ADC_SAR_Seq_2_bSAR_SEQ_CtrlReg__PER_CTL_AUX_CTL_REG CYREG_B0_UDB03_MSK_ACTL
#define ADC_SAR_Seq_2_bSAR_SEQ_CtrlReg__PERIOD_REG CYREG_B0_UDB03_MSK
#define ADC_SAR_Seq_2_bSAR_SEQ_EOCSts__0__MASK 0x01u
#define ADC_SAR_Seq_2_bSAR_SEQ_EOCSts__0__POS 0
#define ADC_SAR_Seq_2_bSAR_SEQ_EOCSts__16BIT_STATUS_AUX_CTL_REG CYREG_B0_UDB11_12_ACTL
#define ADC_SAR_Seq_2_bSAR_SEQ_EOCSts__16BIT_STATUS_REG CYREG_B0_UDB11_12_ST
#define ADC_SAR_Seq_2_bSAR_SEQ_EOCSts__MASK 0x01u
#define ADC_SAR_Seq_2_bSAR_SEQ_EOCSts__MASK_REG CYREG_B0_UDB11_MSK
#define ADC_SAR_Seq_2_bSAR_SEQ_EOCSts__STATUS_AUX_CTL_REG CYREG_B0_UDB11_ACTL
#define ADC_SAR_Seq_2_bSAR_SEQ_EOCSts__STATUS_REG CYREG_B0_UDB11_ST

/* ADC_SAR_Seq_2_FinalBuf */
#define ADC_SAR_Seq_2_FinalBuf__DRQ_CTL CYREG_IDMUX_DRQ_CTL0
#define ADC_SAR_Seq_2_FinalBuf__DRQ_NUMBER 2u
#define ADC_SAR_Seq_2_FinalBuf__NUMBEROF_TDS 0u
#define ADC_SAR_Seq_2_FinalBuf__PRIORITY 2u
#define ADC_SAR_Seq_2_FinalBuf__TERMIN_EN 0u
#define ADC_SAR_Seq_2_FinalBuf__TERMIN_SEL 0u
#define ADC_SAR_Seq_2_FinalBuf__TERMOUT0_EN 1u
#define ADC_SAR_Seq_2_FinalBuf__TERMOUT0_SEL 2u
#define ADC_SAR_Seq_2_FinalBuf__TERMOUT1_EN 0u
#define ADC_SAR_Seq_2_FinalBuf__TERMOUT1_SEL 0u

/* ADC_SAR_Seq_2_IntClock */
#define ADC_SAR_Seq_2_IntClock__CFG0 CYREG_CLKDIST_DCFG1_CFG0
#define ADC_SAR_Seq_2_IntClock__CFG1 CYREG_CLKDIST_DCFG1_CFG1
#define ADC_SAR_Seq_2_IntClock__CFG2 CYREG_CLKDIST_DCFG1_CFG2
#define ADC_SAR_Seq_2_IntClock__CFG2_SRC_SEL_MASK 0x07u
#define ADC_SAR_Seq_2_IntClock__INDEX 0x01u
#define ADC_SAR_Seq_2_IntClock__PM_ACT_CFG CYREG_PM_ACT_CFG2
#define ADC_SAR_Seq_2_IntClock__PM_ACT_MSK 0x02u
#define ADC_SAR_Seq_2_IntClock__PM_STBY_CFG CYREG_PM_STBY_CFG2
#define ADC_SAR_Seq_2_IntClock__PM_STBY_MSK 0x02u

/* ADC_SAR_Seq_2_IRQ */
#define ADC_SAR_Seq_2_IRQ__INTC_CLR_EN_REG CYREG_NVIC_CLRENA0
#define ADC_SAR_Seq_2_IRQ__INTC_CLR_PD_REG CYREG_NVIC_CLRPEND0
#define ADC_SAR_Seq_2_IRQ__INTC_MASK 0x02u
#define ADC_SAR_Seq_2_IRQ__INTC_NUMBER 1u
#define ADC_SAR_Seq_2_IRQ__INTC_PRIOR_NUM 7u
#define ADC_SAR_Seq_2_IRQ__INTC_PRIOR_REG CYREG_NVIC_PRI_1
#define ADC_SAR_Seq_2_IRQ__INTC_SET_EN_REG CYREG_NVIC_SETENA0
#define ADC_SAR_Seq_2_IRQ__INTC_SET_PD_REG CYREG_NVIC_SETPEND0

/* ADC_SAR_Seq_2_SAR_ADC_SAR */
#define ADC_SAR_Seq_2_SAR_ADC_SAR__CLK CYREG_SAR1_CLK
#define ADC_SAR_Seq_2_SAR_ADC_SAR__CSR0 CYREG_SAR1_CSR0
#define ADC_SAR_Seq_2_SAR_ADC_SAR__CSR1 CYREG_SAR1_CSR1
#define ADC_SAR_Seq_2_SAR_ADC_SAR__CSR2 CYREG_SAR1_CSR2
#define ADC_SAR_Seq_2_SAR_ADC_SAR__CSR3 CYREG_SAR1_CSR3
#define ADC_SAR_Seq_2_SAR_ADC_SAR__CSR4 CYREG_SAR1_CSR4
#define ADC_SAR_Seq_2_SAR_ADC_SAR__CSR5 CYREG_SAR1_CSR5
#define ADC_SAR_Seq_2_SAR_ADC_SAR__CSR6 CYREG_SAR1_CSR6
#define ADC_SAR_Seq_2_SAR_ADC_SAR__PM_ACT_CFG CYREG_PM_ACT_CFG11
#define ADC_SAR_Seq_2_SAR_ADC_SAR__PM_ACT_MSK 0x02u
#define ADC_SAR_Seq_2_SAR_ADC_SAR__PM_STBY_CFG CYREG_PM_STBY_CFG11
#define ADC_SAR_Seq_2_SAR_ADC_SAR__PM_STBY_MSK 0x02u
#define ADC_SAR_Seq_2_SAR_ADC_SAR__SW0 CYREG_SAR1_SW0
#define ADC_SAR_Seq_2_SAR_ADC_SAR__SW2 CYREG_SAR1_SW2
#define ADC_SAR_Seq_2_SAR_ADC_SAR__SW3 CYREG_SAR1_SW3
#define ADC_SAR_Seq_2_SAR_ADC_SAR__SW4 CYREG_SAR1_SW4
#define ADC_SAR_Seq_2_SAR_ADC_SAR__SW6 CYREG_SAR1_SW6
#define ADC_SAR_Seq_2_SAR_ADC_SAR__TR0 CYREG_SAR1_TR0
#define ADC_SAR_Seq_2_SAR_ADC_SAR__WRK0 CYREG_SAR1_WRK0
#define ADC_SAR_Seq_2_SAR_ADC_SAR__WRK1 CYREG_SAR1_WRK1

/* ADC_SAR_Seq_2_TempBuf */
#define ADC_SAR_Seq_2_TempBuf__DRQ_CTL CYREG_IDMUX_DRQ_CTL0
#define ADC_SAR_Seq_2_TempBuf__DRQ_NUMBER 3u
#define ADC_SAR_Seq_2_TempBuf__NUMBEROF_TDS 0u
#define ADC_SAR_Seq_2_TempBuf__PRIORITY 2u
#define ADC_SAR_Seq_2_TempBuf__TERMIN_EN 0u
#define ADC_SAR_Seq_2_TempBuf__TERMIN_SEL 0u
#define ADC_SAR_Seq_2_TempBuf__TERMOUT0_EN 1u
#define ADC_SAR_Seq_2_TempBuf__TERMOUT0_SEL 3u
#define ADC_SAR_Seq_2_TempBuf__TERMOUT1_EN 0u
#define ADC_SAR_Seq_2_TempBuf__TERMOUT1_SEL 0u

/* Fuel_Injector */
#define Fuel_Injector__0__INTTYPE CYREG_PICU0_INTTYPE3
#define Fuel_Injector__0__MASK 0x08u
#define Fuel_Injector__0__PC CYREG_PRT0_PC3
#define Fuel_Injector__0__PORT 0u
#define Fuel_Injector__0__SHIFT 3
#define Fuel_Injector__AG CYREG_PRT0_AG
#define Fuel_Injector__AMUX CYREG_PRT0_AMUX
#define Fuel_Injector__BIE CYREG_PRT0_BIE
#define Fuel_Injector__BIT_MASK CYREG_PRT0_BIT_MASK
#define Fuel_Injector__BYP CYREG_PRT0_BYP
#define Fuel_Injector__CTL CYREG_PRT0_CTL
#define Fuel_Injector__DM0 CYREG_PRT0_DM0
#define Fuel_Injector__DM1 CYREG_PRT0_DM1
#define Fuel_Injector__DM2 CYREG_PRT0_DM2
#define Fuel_Injector__DR CYREG_PRT0_DR
#define Fuel_Injector__INP_DIS CYREG_PRT0_INP_DIS
#define Fuel_Injector__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define Fuel_Injector__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define Fuel_Injector__LCD_EN CYREG_PRT0_LCD_EN
#define Fuel_Injector__MASK 0x08u
#define Fuel_Injector__PORT 0u
#define Fuel_Injector__PRT CYREG_PRT0_PRT
#define Fuel_Injector__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define Fuel_Injector__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define Fuel_Injector__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define Fuel_Injector__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define Fuel_Injector__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define Fuel_Injector__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define Fuel_Injector__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define Fuel_Injector__PS CYREG_PRT0_PS
#define Fuel_Injector__SHIFT 3
#define Fuel_Injector__SLW CYREG_PRT0_SLW

/* Overall_Production */
#define Overall_Production__0__INTTYPE CYREG_PICU0_INTTYPE1
#define Overall_Production__0__MASK 0x02u
#define Overall_Production__0__PC CYREG_PRT0_PC1
#define Overall_Production__0__PORT 0u
#define Overall_Production__0__SHIFT 1
#define Overall_Production__AG CYREG_PRT0_AG
#define Overall_Production__AMUX CYREG_PRT0_AMUX
#define Overall_Production__BIE CYREG_PRT0_BIE
#define Overall_Production__BIT_MASK CYREG_PRT0_BIT_MASK
#define Overall_Production__BYP CYREG_PRT0_BYP
#define Overall_Production__CTL CYREG_PRT0_CTL
#define Overall_Production__DM0 CYREG_PRT0_DM0
#define Overall_Production__DM1 CYREG_PRT0_DM1
#define Overall_Production__DM2 CYREG_PRT0_DM2
#define Overall_Production__DR CYREG_PRT0_DR
#define Overall_Production__INP_DIS CYREG_PRT0_INP_DIS
#define Overall_Production__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define Overall_Production__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define Overall_Production__LCD_EN CYREG_PRT0_LCD_EN
#define Overall_Production__MASK 0x02u
#define Overall_Production__PORT 0u
#define Overall_Production__PRT CYREG_PRT0_PRT
#define Overall_Production__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define Overall_Production__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define Overall_Production__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define Overall_Production__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define Overall_Production__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define Overall_Production__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define Overall_Production__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define Overall_Production__PS CYREG_PRT0_PS
#define Overall_Production__SHIFT 1
#define Overall_Production__SLW CYREG_PRT0_SLW

/* Overall_Consumption */
#define Overall_Consumption__0__INTTYPE CYREG_PICU0_INTTYPE0
#define Overall_Consumption__0__MASK 0x01u
#define Overall_Consumption__0__PC CYREG_PRT0_PC0
#define Overall_Consumption__0__PORT 0u
#define Overall_Consumption__0__SHIFT 0
#define Overall_Consumption__AG CYREG_PRT0_AG
#define Overall_Consumption__AMUX CYREG_PRT0_AMUX
#define Overall_Consumption__BIE CYREG_PRT0_BIE
#define Overall_Consumption__BIT_MASK CYREG_PRT0_BIT_MASK
#define Overall_Consumption__BYP CYREG_PRT0_BYP
#define Overall_Consumption__CTL CYREG_PRT0_CTL
#define Overall_Consumption__DM0 CYREG_PRT0_DM0
#define Overall_Consumption__DM1 CYREG_PRT0_DM1
#define Overall_Consumption__DM2 CYREG_PRT0_DM2
#define Overall_Consumption__DR CYREG_PRT0_DR
#define Overall_Consumption__INP_DIS CYREG_PRT0_INP_DIS
#define Overall_Consumption__INTTYPE_BASE CYDEV_PICU_INTTYPE_PICU0_BASE
#define Overall_Consumption__LCD_COM_SEG CYREG_PRT0_LCD_COM_SEG
#define Overall_Consumption__LCD_EN CYREG_PRT0_LCD_EN
#define Overall_Consumption__MASK 0x01u
#define Overall_Consumption__PORT 0u
#define Overall_Consumption__PRT CYREG_PRT0_PRT
#define Overall_Consumption__PRTDSI__CAPS_SEL CYREG_PRT0_CAPS_SEL
#define Overall_Consumption__PRTDSI__DBL_SYNC_IN CYREG_PRT0_DBL_SYNC_IN
#define Overall_Consumption__PRTDSI__OE_SEL0 CYREG_PRT0_OE_SEL0
#define Overall_Consumption__PRTDSI__OE_SEL1 CYREG_PRT0_OE_SEL1
#define Overall_Consumption__PRTDSI__OUT_SEL0 CYREG_PRT0_OUT_SEL0
#define Overall_Consumption__PRTDSI__OUT_SEL1 CYREG_PRT0_OUT_SEL1
#define Overall_Consumption__PRTDSI__SYNC_OUT CYREG_PRT0_SYNC_OUT
#define Overall_Consumption__PS CYREG_PRT0_PS
#define Overall_Consumption__SHIFT 0
#define Overall_Consumption__SLW CYREG_PRT0_SLW

/* Miscellaneous */
#define BCLK__BUS_CLK__HZ 24000000U
#define BCLK__BUS_CLK__KHZ 24000U
#define BCLK__BUS_CLK__MHZ 24U
#define CY_PROJECT_NAME "VTM16 Current Sensors"
#define CY_VERSION "PSoC Creator  3.3 CP1"
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PANTHER 18u
#define CYDEV_CHIP_DIE_PSOC4A 10u
#define CYDEV_CHIP_DIE_PSOC5LP 17u
#define CYDEV_CHIP_DIE_TMA4 2u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC5
#define CYDEV_CHIP_JTAG_ID 0x2E161069u
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_4A 10u
#define CYDEV_CHIP_MEMBER_4C 15u
#define CYDEV_CHIP_MEMBER_4D 6u
#define CYDEV_CHIP_MEMBER_4E 4u
#define CYDEV_CHIP_MEMBER_4F 11u
#define CYDEV_CHIP_MEMBER_4G 2u
#define CYDEV_CHIP_MEMBER_4H 9u
#define CYDEV_CHIP_MEMBER_4I 14u
#define CYDEV_CHIP_MEMBER_4J 7u
#define CYDEV_CHIP_MEMBER_4K 8u
#define CYDEV_CHIP_MEMBER_4L 13u
#define CYDEV_CHIP_MEMBER_4M 12u
#define CYDEV_CHIP_MEMBER_4N 5u
#define CYDEV_CHIP_MEMBER_4U 3u
#define CYDEV_CHIP_MEMBER_5A 17u
#define CYDEV_CHIP_MEMBER_5B 16u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_5B
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_MEMBER_USED
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PANTHER_ES0 0u
#define CYDEV_CHIP_REV_PANTHER_ES1 1u
#define CYDEV_CHIP_REV_PANTHER_PRODUCTION 1u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CHIP_REV_TMA4_ES 17u
#define CYDEV_CHIP_REV_TMA4_ES2 33u
#define CYDEV_CHIP_REV_TMA4_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4C_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4D_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4E_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256K 0u
#define CYDEV_CHIP_REVISION_4G_ES 17u
#define CYDEV_CHIP_REVISION_4G_ES2 33u
#define CYDEV_CHIP_REVISION_4G_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4H_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4I_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4J_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4K_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4L_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4M_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4N_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4U_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_5B_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REVISION_USED
#define CYDEV_CONFIG_FASTBOOT_ENABLED 1
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_AllowButWarn
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_CONFIGURATION_COMPRESSED 1
#define CYDEV_CONFIGURATION_DMA 0
#define CYDEV_CONFIGURATION_ECC 1
#define CYDEV_CONFIGURATION_IMOENABLED CYDEV_CONFIG_FASTBOOT_ENABLED
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_COMPRESSED
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_DEBUG_ENABLE_MASK 0x20u
#define CYDEV_DEBUG_ENABLE_REGISTER CYREG_MLOGIC_DEBUG
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS_JTAG_4 1
#define CYDEV_DEBUGGING_DPS_JTAG_5 0
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_DPS_SWD_SWV 6
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_SWD_SWV
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DEBUGGING_XRES 0
#define CYDEV_DMA_CHANNELS_AVAILABLE 24u
#define CYDEV_ECC_ENABLE 0
#define CYDEV_HEAP_SIZE 0x80
#define CYDEV_INSTRUCT_CACHE_ENABLED 1
#define CYDEV_INTR_RISING 0x00008003u
#define CYDEV_IS_EXPORTING_CODE 0
#define CYDEV_IS_IMPORTING_CODE 0
#define CYDEV_PROJ_TYPE 0
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LAUNCHER 5
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER 4
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_PROTECTION_ENABLE 0
#define CYDEV_STACK_SIZE 0x0800
#define CYDEV_USE_BUNDLED_CMSIS 1
#define CYDEV_VARIABLE_VDDA 0
#define CYDEV_VDDA 4.93
#define CYDEV_VDDA_MV 4930
#define CYDEV_VDDD 4.93
#define CYDEV_VDDD_MV 4930
#define CYDEV_VDDIO0 4.93
#define CYDEV_VDDIO0_MV 4930
#define CYDEV_VDDIO1 4.93
#define CYDEV_VDDIO1_MV 4930
#define CYDEV_VDDIO2 4.93
#define CYDEV_VDDIO2_MV 4930
#define CYDEV_VDDIO3 4.93
#define CYDEV_VDDIO3_MV 4930
#define CYDEV_VIO0 4.93
#define CYDEV_VIO0_MV 4930
#define CYDEV_VIO1 4.93
#define CYDEV_VIO1_MV 4930
#define CYDEV_VIO2 4.93
#define CYDEV_VIO2_MV 4930
#define CYDEV_VIO3 4.93
#define CYDEV_VIO3_MV 4930
#define CYIPBLOCK_ARM_CM3_VERSION 0
#define CYIPBLOCK_P3_ANAIF_VERSION 0
#define CYIPBLOCK_P3_CAN_VERSION 0
#define CYIPBLOCK_P3_CAPSENSE_VERSION 0
#define CYIPBLOCK_P3_COMP_VERSION 0
#define CYIPBLOCK_P3_DECIMATOR_VERSION 0
#define CYIPBLOCK_P3_DFB_VERSION 0
#define CYIPBLOCK_P3_DMA_VERSION 0
#define CYIPBLOCK_P3_DRQ_VERSION 0
#define CYIPBLOCK_P3_DSM_VERSION 0
#define CYIPBLOCK_P3_EMIF_VERSION 0
#define CYIPBLOCK_P3_I2C_VERSION 0
#define CYIPBLOCK_P3_LCD_VERSION 0
#define CYIPBLOCK_P3_LPF_VERSION 0
#define CYIPBLOCK_P3_OPAMP_VERSION 0
#define CYIPBLOCK_P3_PM_VERSION 0
#define CYIPBLOCK_P3_SCCT_VERSION 0
#define CYIPBLOCK_P3_TIMER_VERSION 0
#define CYIPBLOCK_P3_USB_VERSION 0
#define CYIPBLOCK_P3_VIDAC_VERSION 0
#define CYIPBLOCK_P3_VREF_VERSION 0
#define CYIPBLOCK_S8_GPIO_VERSION 0
#define CYIPBLOCK_S8_IRQ_VERSION 0
#define CYIPBLOCK_S8_SAR_VERSION 0
#define CYIPBLOCK_S8_SIO_VERSION 0
#define CYIPBLOCK_S8_UDB_VERSION 0
#define DMA_CHANNELS_USED__MASK0 0x0000000Fu
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
