# Out log file
# Created: Tue Aug 23 20:04:56 2022

Created design: uart_protocol
Adding VERILOG_2001 /nfs_scratch/scratch/AE/Roman/open_source_design/uart_protocol/./uart_protocol.v 
Adding VERILOG_2001 /nfs_scratch/scratch/AE/Roman/open_source_design/uart_protocol/./receiver.v 
Adding VERILOG_2001 /nfs_scratch/scratch/AE/Roman/open_source_design/uart_protocol/./baud_tick_generator.v 
Adding VERILOG_2001 /nfs_scratch/scratch/AE/Roman/open_source_design/uart_protocol/./transmitter.v 
Adding constraint file /nfs_scratch/scratch/AE/Roman/open_source_design/uart_protocol/uart_protocol.sdc
##################################################Synthesis for design: uart_protocol##################################################RS SynthesisKeep name: clock0
Synthesis command: /nfs_cadtools/raptor/08_23_2022_08_00_01/bin/yosys -s uart_protocol.ys -l uart_protocol_synth.logCommand: /nfs_cadtools/raptor/08_23_2022_08_00_01/bin/yosys -s uart_protocol.ys -l uart_protocol_synth.logPath: /nfs_scratch/scratch/AE/Roman/open_source_design/uart_protocolChanged path to: /nfs_scratch/scratch/AE/Roman/open_source_design/uart_protocol/uart_protocolChanged path to: /nfs_scratch/scratch/AE/Roman/open_source_design/uart_protocol
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys-Verific 0.0.68
 Yosys 0.18+10 (git sha1 c98b0e94e, gcc 9.4.0 -fPIC -Os)


-- Executing script file `uart_protocol.ys' --

1. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific May22_SW_Release, released at Wed Jun  1 05:39:28 2022.

2. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific May22_SW_Release, released at Wed Jun  1 05:39:28 2022.

3. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific May22_SW_Release, released at Wed Jun  1 05:39:28 2022.

4. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific May22_SW_Release, released at Wed Jun  1 05:39:28 2022.
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file '/nfs_scratch/scratch/AE/Roman/open_source_design/uart_protocol/./uart_protocol.v'

5. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific May22_SW_Release, released at Wed Jun  1 05:39:28 2022.
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file '/nfs_scratch/scratch/AE/Roman/open_source_design/uart_protocol/./receiver.v'

6. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific May22_SW_Release, released at Wed Jun  1 05:39:28 2022.
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file '/nfs_scratch/scratch/AE/Roman/open_source_design/uart_protocol/./baud_tick_generator.v'

7. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific May22_SW_Release, released at Wed Jun  1 05:39:28 2022.
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file '/nfs_scratch/scratch/AE/Roman/open_source_design/uart_protocol/./transmitter.v'

8. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific May22_SW_Release, released at Wed Jun  1 05:39:28 2022.
Adding Verilog module 'uart_protocol' to elaboration queue.
Running hier_tree::Elaborate().
VERIFIC-WARNING [VERI-1927] /nfs_scratch/scratch/AE/Roman/open_source_design/uart_protocol/./uart_protocol.v:27: port 'RxD_idle' remains unconnected for this instance
VERIFIC-INFO [VERI-1018] /nfs_scratch/scratch/AE/Roman/open_source_design/uart_protocol/./uart_protocol.v:1: compiling module 'uart_protocol'
VERIFIC-INFO [VERI-1018] /nfs_scratch/scratch/AE/Roman/open_source_design/uart_protocol/./transmitter.v:13: compiling module 'async_transmitter'
VERIFIC-INFO [VERI-1018] /nfs_scratch/scratch/AE/Roman/open_source_design/uart_protocol/./receiver.v:2: compiling module 'async_receiver'
VERIFIC-INFO [VERI-1018] /nfs_scratch/scratch/AE/Roman/open_source_design/uart_protocol/./baud_tick_generator.v:1: compiling module 'BaudTickGen'
Importing module uart_protocol.
Importing module BaudTickGen.
Importing module async_receiver.
Importing module async_transmitter.

9. Executing HIERARCHY pass (managing design hierarchy).

9.1. Analyzing design hierarchy..
Top module:  \uart_protocol
Used module:     \BaudTickGen
Used module:     \async_receiver
Used module:     \async_transmitter

9.2. Analyzing design hierarchy..
Top module:  \uart_protocol
Used module:     \BaudTickGen
Used module:     \async_receiver
Used module:     \async_transmitter
Removed 0 unused modules.

10. Executing synth_rs pass: v0.4.68

10.1. Executing Verilog-2005 frontend: /nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/common/cells_sim.v
Parsing Verilog input from `/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/common/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\inv'.
Generating RTLIL representation for module `\buff'.
Generating RTLIL representation for module `\logic_0'.
Generating RTLIL representation for module `\logic_1'.
Generating RTLIL representation for module `\gclkbuff'.
Successfully finished Verilog frontend.

10.2. Executing Verilog-2005 frontend: /nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/cells_sim.v
Parsing Verilog input from `/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\dffsre'.
Generating RTLIL representation for module `\dffnsre'.
Generating RTLIL representation for module `\latchsre'.
Generating RTLIL representation for module `\latchnsre'.
Generating RTLIL representation for module `\io_scff'.
Generating RTLIL representation for module `\scff'.
Generating RTLIL representation for module `\sh_dff'.
Generating RTLIL representation for module `\adder_carry'.
Generating RTLIL representation for module `\sdffr'.
Generating RTLIL representation for module `\sdffs'.
Generating RTLIL representation for module `\TDP_BRAM18'.
Generating RTLIL representation for module `\TDP36K'.
Successfully finished Verilog frontend.

10.3. Executing Verilog-2005 frontend: /nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/dsp_sim.v
Parsing Verilog input from `/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/dsp_sim.v' to AST representation.
Generating RTLIL representation for module `\RS_DSP1'.
Generating RTLIL representation for module `\RS_DSP2'.
Generating RTLIL representation for module `\RS_DSP2_MULT'.
Generating RTLIL representation for module `\RS_DSP2_MULT_REGIN'.
Generating RTLIL representation for module `\RS_DSP2_MULT_REGOUT'.
Generating RTLIL representation for module `\RS_DSP2_MULT_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP2_MULTADD'.
Generating RTLIL representation for module `\RS_DSP2_MULTADD_REGIN'.
Generating RTLIL representation for module `\RS_DSP2_MULTADD_REGOUT'.
Generating RTLIL representation for module `\RS_DSP2_MULTADD_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP2_MULTACC'.
Generating RTLIL representation for module `\RS_DSP2_MULTACC_REGIN'.
Generating RTLIL representation for module `\RS_DSP2_MULTACC_REGOUT'.
Generating RTLIL representation for module `\RS_DSP2_MULTACC_REGIN_REGOUT'.
Generating RTLIL representation for module `\dsp_t1_20x18x64_cfg_ports'.
Generating RTLIL representation for module `\dsp_t1_10x9x32_cfg_ports'.
Generating RTLIL representation for module `\dsp_t1_sim_cfg_ports'.
Generating RTLIL representation for module `\RS_DSP3'.
Generating RTLIL representation for module `\RS_DSP3_MULT'.
Generating RTLIL representation for module `\RS_DSP3_MULT_REGIN'.
Generating RTLIL representation for module `\RS_DSP3_MULT_REGOUT'.
Generating RTLIL representation for module `\RS_DSP3_MULT_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP3_MULTADD'.
Generating RTLIL representation for module `\RS_DSP3_MULTADD_REGIN'.
Generating RTLIL representation for module `\RS_DSP3_MULTADD_REGOUT'.
Generating RTLIL representation for module `\RS_DSP3_MULTADD_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP3_MULTACC'.
Generating RTLIL representation for module `\RS_DSP3_MULTACC_REGIN'.
Generating RTLIL representation for module `\RS_DSP3_MULTACC_REGOUT'.
Generating RTLIL representation for module `\RS_DSP3_MULTACC_REGIN_REGOUT'.
Generating RTLIL representation for module `\dsp_t1_20x18x64_cfg_params'.
Generating RTLIL representation for module `\dsp_t1_10x9x32_cfg_params'.
Generating RTLIL representation for module `\dsp_t1_sim_cfg_params'.
Successfully finished Verilog frontend.

10.4. Executing HIERARCHY pass (managing design hierarchy).

10.4.1. Analyzing design hierarchy..
Top module:  \uart_protocol
Used module:     \BaudTickGen
Used module:     \async_receiver
Used module:     \async_transmitter

10.4.2. Analyzing design hierarchy..
Top module:  \uart_protocol
Used module:     \BaudTickGen
Used module:     \async_receiver
Used module:     \async_transmitter
Removed 0 unused modules.

10.5. Executing PROC pass (convert processes to netlists).

10.5.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

10.5.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

10.5.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 0 assignments to connections.

10.5.4. Executing PROC_INIT pass (extract init attributes).

10.5.5. Executing PROC_ARST pass (detect async resets in processes).

10.5.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.

10.5.7. Executing PROC_MUX pass (convert decision trees to multiplexers).

10.5.8. Executing PROC_DLATCH pass (convert process syncs to latches).

10.5.9. Executing PROC_DFF pass (convert process syncs to FFs).

10.5.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

10.5.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

10.5.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module async_transmitter.
<suppressed ~3 debug messages>
Optimizing module async_receiver.
<suppressed ~8 debug messages>
Optimizing module BaudTickGen.
Optimizing module uart_protocol.

10.6. Executing DEMUXMAP pass.

10.7. Executing FLATTEN pass (flatten design).
Deleting now unused module BaudTickGen.
Deleting now unused module async_receiver.
Deleting now unused module async_transmitter.
<suppressed ~3 debug messages>

10.8. Executing DEMUXMAP pass.

10.9. Executing TRIBUF pass.

10.10. Executing DEMINOUT pass (demote inout ports to input or output).

10.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module uart_protocol.

10.12. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \uart_protocol..
Removed 10 unused cells and 97 unused wires.
<suppressed ~37 debug messages>

10.13. Executing CHECK pass (checking for obvious problems).
Checking module uart_protocol...
Found and reported 0 problems.

10.14. Executing OPT_EXPR pass (perform const folding).
Optimizing module uart_protocol.

10.15. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\uart_protocol'.
Removed a total of 0 cells.

10.16. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \uart_protocol..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~11 debug messages>

10.17. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \uart_protocol.
Performed a total of 0 changes.

10.18. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\uart_protocol'.
Removed a total of 0 cells.

10.19. Executing OPT_SHARE pass.

10.20. Executing OPT_DFF pass (perform DFF optimizations).
Removing never-active async load on $flatten\async_transmitter_inst.$verific$TxD_state_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/uart_protocol/./transmitter.v:68$243 ($aldff) from module uart_protocol.
Removing never-active async load on $flatten\async_transmitter_inst.$verific$TxD_shift_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/uart_protocol/./transmitter.v:68$242 ($aldff) from module uart_protocol.
Removing never-active async load on $flatten\async_receiver_inst.$verific$RxD_sync_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/uart_protocol/./receiver.v:41$123 ($aldff) from module uart_protocol.
Removing never-active async load on $flatten\async_receiver_inst.$verific$RxD_state_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/uart_protocol/./receiver.v:81$159 ($aldff) from module uart_protocol.
Removing never-active async load on $flatten\async_receiver_inst.$verific$RxD_data_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/uart_protocol/./receiver.v:84$163 ($aldff) from module uart_protocol.
Removing never-active async load on $flatten\async_receiver_inst.$verific$OversamplingCnt_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/uart_protocol/./receiver.v:63$150 ($aldff) from module uart_protocol.
Removing never-active async load on $flatten\async_receiver_inst.$verific$Filter_cnt_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/uart_protocol/./receiver.v:57$143 ($aldff) from module uart_protocol.
Removing never-active async load on $flatten\BaudTickGen_inst.$verific$Acc_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/uart_protocol/./baud_tick_generator.v:14$42 ($aldff) from module uart_protocol.

10.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \uart_protocol..

10.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module uart_protocol.
MAX OPT ITERATION = 1

10.23. Executing FSM pass (extract and optimize FSM).

10.23.1. Executing FSM_DETECT pass (finding FSMs in design).

10.23.2. Executing FSM_EXTRACT pass (extracting FSM from design).

10.23.3. Executing FSM_OPT pass (simple optimizations of FSMs).

10.23.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \uart_protocol..

10.23.5. Executing FSM_OPT pass (simple optimizations of FSMs).

10.23.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

10.23.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

10.23.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

10.24. Executing OPT_EXPR pass (perform const folding).
Optimizing module uart_protocol.

10.25. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\uart_protocol'.
Removed a total of 0 cells.

10.26. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \uart_protocol..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~11 debug messages>

10.27. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \uart_protocol.
Performed a total of 0 changes.

10.28. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\uart_protocol'.
Removed a total of 0 cells.

10.29. Executing OPT_SHARE pass.

10.30. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $flatten\async_transmitter_inst.$verific$TxD_shift_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/uart_protocol/./transmitter.v:68$242 ($dff) from module uart_protocol (D = $flatten\async_transmitter_inst.$verific$n38$197, Q = \async_transmitter_inst.TxD_shift).
Adding EN signal on $flatten\async_receiver_inst.$verific$RxD_sync_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/uart_protocol/./receiver.v:41$123 ($dff) from module uart_protocol (D = { \async_receiver_inst.RxD_sync [0] \RxD }, Q = \async_receiver_inst.RxD_sync).
Adding EN signal on $flatten\async_receiver_inst.$verific$RxD_data_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/uart_protocol/./receiver.v:84$163 ($dff) from module uart_protocol (D = { \async_receiver_inst.RxD_bit \async_receiver_inst.RxD_data [7:1] }, Q = \async_receiver_inst.RxD_data).
Adding EN signal on $flatten\async_receiver_inst.$verific$RxD_bit_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/uart_protocol/./receiver.v:57$144 ($dff) from module uart_protocol (D = $flatten\async_receiver_inst.$verific$n45$58, Q = \async_receiver_inst.RxD_bit).
Adding EN signal on $flatten\async_receiver_inst.$verific$OversamplingCnt_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/uart_protocol/./receiver.v:63$150 ($dff) from module uart_protocol (D = $flatten\async_receiver_inst.$verific$n61$84, Q = \async_receiver_inst.OversamplingCnt).
Adding EN signal on $flatten\async_receiver_inst.$verific$Filter_cnt_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/uart_protocol/./receiver.v:57$143 ($dff) from module uart_protocol (D = $flatten\async_receiver_inst.$verific$n37$81, Q = \async_receiver_inst.Filter_cnt).
Adding EN signal on $flatten\BaudTickGen_inst.$verific$Acc_reg$/nfs_scratch/scratch/AE/Roman/open_source_design/uart_protocol/./baud_tick_generator.v:14$42 ($dff) from module uart_protocol (D = 1'0, Q = \BaudTickGen_inst.Acc [0]).
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$265 ($dffe) from module uart_protocol.

10.31. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \uart_protocol..
Removed 5 unused cells and 5 unused wires.
<suppressed ~6 debug messages>

10.32. Executing OPT_EXPR pass (perform const folding).
Optimizing module uart_protocol.
<suppressed ~3 debug messages>
MAX OPT ITERATION = 1

10.33. Executing WREDUCE pass (reducing word size of cells).
Removed top 1 bits (of 4) from port B of cell uart_protocol.$flatten\async_transmitter_inst.$verific$LessThan_43$/nfs_scratch/scratch/AE/Roman/open_source_design/uart_protocol/./transmitter.v:70$244 ($lt).
Removed top 1 bits (of 2) from port B of cell uart_protocol.$flatten\async_receiver_inst.$verific$add_11$/nfs_scratch/scratch/AE/Roman/open_source_design/uart_protocol/./receiver.v:50$126 ($add).
Removed top 2 bits (of 3) from port B of cell uart_protocol.$flatten\async_receiver_inst.$verific$add_32$/nfs_scratch/scratch/AE/Roman/open_source_design/uart_protocol/./receiver.v:63$146 ($add).
Removed top 1 bits (of 3) from port B of cell uart_protocol.$flatten\async_receiver_inst.$verific$equal_37$/nfs_scratch/scratch/AE/Roman/open_source_design/uart_protocol/./receiver.v:64$151 ($eq).
Removed top 2 bits (of 4) from port B of cell uart_protocol.$flatten\async_receiver_inst.$verific$equal_73$/nfs_scratch/scratch/AE/Roman/open_source_design/uart_protocol/./receiver.v:89$164 ($eq).
Removed top 1 bits (of 2) from port B of cell uart_protocol.$flatten\async_receiver_inst.$verific$sub_16$/nfs_scratch/scratch/AE/Roman/open_source_design/uart_protocol/./receiver.v:52$131 ($sub).
Removed top 7 bits (of 15) from port B of cell uart_protocol.$flatten\BaudTickGen_inst.$verific$add_4$/nfs_scratch/scratch/AE/Roman/open_source_design/uart_protocol/./baud_tick_generator.v:14$40 ($add).

10.34. Executing PEEPOPT pass (run peephole optimizers).

10.35. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \uart_protocol..

10.36. Executing DEMUXMAP pass.

10.37. Printing statistics.

=== uart_protocol ===

   Number of wires:                 92
   Number of wire bits:            278
   Number of public wires:          32
   Number of public wire bits:      86
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 54
     $add                            3
     $and                            9
     $bmux                           2
     $dff                            4
     $dffe                           6
     $eq                             3
     $logic_not                      3
     $lt                             1
     $mux                           12
     $ne                             1
     $not                            2
     $or                             1
     $reduce_and                     2
     $reduce_bool                    4
     $sub                            1

10.38. Executing WREDUCE pass (reducing word size of cells).

10.39. Executing RS_DSP_MACC pass.

10.40. Executing TECHMAP pass (map to technology primitives).

10.40.1. Executing Verilog-2005 frontend: /nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/mul2dsp.v
Parsing Verilog input from `/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/mul2dsp.v' to AST representation.
Generating RTLIL representation for module `\_80_mul'.
Generating RTLIL representation for module `\_90_soft_mul'.
Successfully finished Verilog frontend.

10.40.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

10.41. Executing TECHMAP pass (map to technology primitives).

10.41.1. Executing Verilog-2005 frontend: /nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/mul2dsp.v
Parsing Verilog input from `/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/mul2dsp.v' to AST representation.
Generating RTLIL representation for module `\_80_mul'.
Generating RTLIL representation for module `\_90_soft_mul'.
Successfully finished Verilog frontend.

10.41.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

10.42. Executing TECHMAP pass (map to technology primitives).

10.42.1. Executing Verilog-2005 frontend: /nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/dsp_map.v
Parsing Verilog input from `/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/dsp_map.v' to AST representation.
Generating RTLIL representation for module `\$__RS_MUL20X18'.
Generating RTLIL representation for module `\$__RS_MUL10X9'.
Successfully finished Verilog frontend.

10.42.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~4 debug messages>

10.43. Executing RS_DSP_SIMD pass.

10.44. Executing TECHMAP pass (map to technology primitives).

10.44.1. Executing Verilog-2005 frontend: /nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/dsp_final_map.v
Parsing Verilog input from `/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/dsp_final_map.v' to AST representation.
Generating RTLIL representation for module `\dsp_t1_20x18x64_cfg_ports'.
Generating RTLIL representation for module `\dsp_t1_10x9x32_cfg_ports'.
Generating RTLIL representation for module `\dsp_t1_20x18x64_cfg_params'.
Generating RTLIL representation for module `\dsp_t1_10x9x32_cfg_params'.
Successfully finished Verilog frontend.

10.44.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~6 debug messages>

10.45. Executing RS_DSP_IO_REGS pass.

10.46. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module uart_protocol:
  creating $macc model for $flatten\BaudTickGen_inst.$verific$add_4$/nfs_scratch/scratch/AE/Roman/open_source_design/uart_protocol/./baud_tick_generator.v:14$40 ($add).
  creating $macc model for $flatten\async_receiver_inst.$verific$add_11$/nfs_scratch/scratch/AE/Roman/open_source_design/uart_protocol/./receiver.v:50$126 ($add).
  creating $macc model for $flatten\async_receiver_inst.$verific$add_32$/nfs_scratch/scratch/AE/Roman/open_source_design/uart_protocol/./receiver.v:63$146 ($add).
  creating $macc model for $flatten\async_receiver_inst.$verific$sub_16$/nfs_scratch/scratch/AE/Roman/open_source_design/uart_protocol/./receiver.v:52$131 ($sub).
  creating $alu model for $macc $flatten\async_receiver_inst.$verific$sub_16$/nfs_scratch/scratch/AE/Roman/open_source_design/uart_protocol/./receiver.v:52$131.
  creating $alu model for $macc $flatten\async_receiver_inst.$verific$add_32$/nfs_scratch/scratch/AE/Roman/open_source_design/uart_protocol/./receiver.v:63$146.
  creating $alu model for $macc $flatten\async_receiver_inst.$verific$add_11$/nfs_scratch/scratch/AE/Roman/open_source_design/uart_protocol/./receiver.v:50$126.
  creating $alu model for $macc $flatten\BaudTickGen_inst.$verific$add_4$/nfs_scratch/scratch/AE/Roman/open_source_design/uart_protocol/./baud_tick_generator.v:14$40.
  creating $alu model for $flatten\async_transmitter_inst.$verific$LessThan_43$/nfs_scratch/scratch/AE/Roman/open_source_design/uart_protocol/./transmitter.v:70$244 ($lt): new $alu
  creating $alu cell for $flatten\async_transmitter_inst.$verific$LessThan_43$/nfs_scratch/scratch/AE/Roman/open_source_design/uart_protocol/./transmitter.v:70$244: $auto$alumacc.cc:485:replace_alu$268
  creating $alu cell for $flatten\BaudTickGen_inst.$verific$add_4$/nfs_scratch/scratch/AE/Roman/open_source_design/uart_protocol/./baud_tick_generator.v:14$40: $auto$alumacc.cc:485:replace_alu$279
  creating $alu cell for $flatten\async_receiver_inst.$verific$add_11$/nfs_scratch/scratch/AE/Roman/open_source_design/uart_protocol/./receiver.v:50$126: $auto$alumacc.cc:485:replace_alu$282
  creating $alu cell for $flatten\async_receiver_inst.$verific$add_32$/nfs_scratch/scratch/AE/Roman/open_source_design/uart_protocol/./receiver.v:63$146: $auto$alumacc.cc:485:replace_alu$285
  creating $alu cell for $flatten\async_receiver_inst.$verific$sub_16$/nfs_scratch/scratch/AE/Roman/open_source_design/uart_protocol/./receiver.v:52$131: $auto$alumacc.cc:485:replace_alu$288
  created 5 $alu and 0 $macc cells.

10.47. Executing OPT_EXPR pass (perform const folding).
Optimizing module uart_protocol.

10.48. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\uart_protocol'.
Removed a total of 0 cells.

10.49. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \uart_protocol..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~9 debug messages>

10.50. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \uart_protocol.
Performed a total of 0 changes.

10.51. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\uart_protocol'.
Removed a total of 0 cells.

10.52. Executing OPT_SHARE pass.

10.53. Executing OPT_DFF pass (perform DFF optimizations).

10.54. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \uart_protocol..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

10.55. Executing OPT_EXPR pass (perform const folding).
Optimizing module uart_protocol.
MAX OPT ITERATION = 1

10.56. Printing statistics.

=== uart_protocol ===

   Number of wires:                106
   Number of wire bits:            339
   Number of public wires:          32
   Number of public wire bits:      86
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 58
     $alu                            5
     $and                            9
     $bmux                           2
     $dff                            4
     $dffe                           6
     $eq                             3
     $logic_not                      3
     $mux                           12
     $ne                             1
     $not                            4
     $or                             2
     $reduce_and                     3
     $reduce_bool                    4

10.57. Executing MEMORY pass.

10.57.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

10.57.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

10.57.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).

10.57.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

10.57.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).

10.57.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \uart_protocol..

10.57.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

10.57.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

10.57.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \uart_protocol..

10.57.10. Executing MEMORY_COLLECT pass (generating $mem cells).

10.58. Printing statistics.

=== uart_protocol ===

   Number of wires:                106
   Number of wire bits:            339
   Number of public wires:          32
   Number of public wire bits:      86
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 58
     $alu                            5
     $and                            9
     $bmux                           2
     $dff                            4
     $dffe                           6
     $eq                             3
     $logic_not                      3
     $mux                           12
     $ne                             1
     $not                            4
     $or                             2
     $reduce_and                     3
     $reduce_bool                    4

10.59. Executing MUXPACK pass ($mux cell cascades to $pmux).
Converting uart_protocol.$flatten\async_receiver_inst.$verific$i25$/nfs_scratch/scratch/AE/Roman/open_source_design/uart_protocol/./receiver.v:56$139 ... uart_protocol.$flatten\async_receiver_inst.$verific$i26$/nfs_scratch/scratch/AE/Roman/open_source_design/uart_protocol/./receiver.v:56$140 to a pmux with 2 cases.
Converted 2 (p)mux cells into 1 pmux cells.
<suppressed ~12 debug messages>

10.60. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \uart_protocol..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

10.61. Executing MEMORY_BRAM pass (mapping $mem cells to block memories).

10.62. Executing TECHMAP pass (map to technology primitives).

10.62.1. Executing Verilog-2005 frontend: /nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/brams_map.v
Parsing Verilog input from `/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/brams_map.v' to AST representation.
Generating RTLIL representation for module `\$__RS_FACTOR_BRAM36_TDP'.
Generating RTLIL representation for module `\$__RS_FACTOR_BRAM18_TDP'.
/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/brams_map.v:236: Warning: Range [2:0] select out of bounds on signal `\DOP': Setting 1 MSB bits to undef.
Generating RTLIL representation for module `\$__RS_FACTOR_BRAM36_SDP'.
Successfully finished Verilog frontend.

10.62.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~5 debug messages>

10.63. Executing PMUXTREE pass.

10.64. Executing MUXPACK pass ($mux cell cascades to $pmux).
Converted 0 (p)mux cells into 0 pmux cells.
<suppressed ~11 debug messages>

10.65. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).

10.66. Printing statistics.

=== uart_protocol ===

   Number of wires:                106
   Number of wire bits:            339
   Number of public wires:          32
   Number of public wire bits:      86
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 57
     $alu                            5
     $and                            9
     $bmux                           2
     $dff                            4
     $dffe                           6
     $eq                             3
     $logic_not                      3
     $mux                           11
     $ne                             1
     $not                            4
     $or                             2
     $reduce_and                     3
     $reduce_bool                    4

10.67. Executing TECHMAP pass (map to technology primitives).

10.67.1. Executing Verilog-2005 frontend: /nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

10.67.2. Executing Verilog-2005 frontend: /nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/arith_map.v
Parsing Verilog input from `/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_rs_alu'.
Successfully finished Verilog frontend.

10.67.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $reduce_and.
Using extmapper simplemap for cells of type $reduce_bool.
Using template $paramod$23e22f8f03f64c3443063aae65394c1c2e69e4ef\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $dffe.
Using extmapper simplemap for cells of type $dff.
Using extmapper simplemap for cells of type $logic_not.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $or.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $bmux.
Using template $paramod$3ef7d3dd227da7627a99c5e5a6a4deb817573e39\_90_alu for cells of type $alu.
Using template $paramod$ba698a254f9a5947e85cbe7beae6b161eefc5386\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $eq.
Using template $paramod$1a3a0c35c4a4896fbfd612699525c057298e72d2\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $ne.
Using template $paramod$175e67c02b86e96b1288b9dc100122520d7240d8\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $xor.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000010000 for cells of type $lcu.
Using extmapper simplemap for cells of type $pos.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000011 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000010 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000100 for cells of type $lcu.
No more expansions possible.
<suppressed ~955 debug messages>

10.68. Printing statistics.

=== uart_protocol ===

   Number of wires:                328
   Number of wire bits:           6518
   Number of public wires:          32
   Number of public wire bits:      86
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                591
     $_AND_                         92
     $_DFFE_PP_                     24
     $_DFF_P_                       25
     $_MUX_                        284
     $_NOT_                         37
     $_OR_                          59
     $_XOR_                         70

10.69. Executing OPT_EXPR pass (perform const folding).
Optimizing module uart_protocol.
<suppressed ~177 debug messages>

10.70. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\uart_protocol'.
<suppressed ~336 debug messages>
Removed a total of 112 cells.

10.71. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \uart_protocol..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

10.72. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \uart_protocol.
Performed a total of 0 changes.

10.73. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\uart_protocol'.
Removed a total of 0 cells.

10.74. Executing OPT_SHARE pass.

10.75. Executing OPT_DFF pass (perform DFF optimizations).

10.76. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \uart_protocol..
Removed 21 unused cells and 226 unused wires.
<suppressed ~22 debug messages>

10.77. Executing OPT_EXPR pass (perform const folding).
Optimizing module uart_protocol.
<suppressed ~20 debug messages>

10.78. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \uart_protocol..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

10.79. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \uart_protocol.
Performed a total of 0 changes.

10.80. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\uart_protocol'.
Removed a total of 0 cells.

10.81. Executing OPT_SHARE pass.

10.82. Executing OPT_DFF pass (perform DFF optimizations).

10.83. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \uart_protocol..
Removed 0 unused cells and 3 unused wires.
<suppressed ~1 debug messages>

10.84. Executing OPT_EXPR pass (perform const folding).
Optimizing module uart_protocol.
MAX OPT ITERATION = 2

10.85. Executing OPT_EXPR pass (perform const folding).
Optimizing module uart_protocol.
<suppressed ~37 debug messages>

10.86. Executing TECHMAP pass (map to technology primitives).

10.86.1. Executing Verilog-2005 frontend: /nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

10.86.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~71 debug messages>

10.87. Executing OPT_EXPR pass (perform const folding).
Optimizing module uart_protocol.

10.88. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\uart_protocol'.
Removed a total of 0 cells.

10.89. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \uart_protocol..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

10.90. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \uart_protocol.
Performed a total of 0 changes.

10.91. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\uart_protocol'.
Removed a total of 0 cells.

10.92. Executing OPT_DFF pass (perform DFF optimizations).

10.93. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \uart_protocol..
Removed 0 unused cells and 2 unused wires.
<suppressed ~1 debug messages>

10.94. Executing OPT_EXPR pass (perform const folding).
Optimizing module uart_protocol.
MAX OPT ITERATION = 1

10.95. Executing ABC pass (technology mapping using ABC).

10.95.1. Summary of detected clock domains:
  17 cells in clk=\clock0, en=$flatten\async_receiver_inst.$verific$n208$63, arst={ }, srst={ }
  10 cells in clk=\clock0, en=$auto$opt_dff.cc:219:make_patterns_logic$257, arst={ }, srst={ }
  10 cells in clk=\clock0, en=$auto$opt_dff.cc:219:make_patterns_logic$263, arst={ }, srst={ }
  12 cells in clk=\clock0, en=$auto$opt_dff.cc:194:make_patterns_logic$250, arst={ }, srst={ }
  204 cells in clk=\clock0, en={ }, arst={ }, srst={ }
  19 cells in clk=\clock0, en=\BaudTickGen_inst.Acc [16], arst={ }, srst={ }

10.95.2. Extracting gate netlist of module `\uart_protocol' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $flatten\async_receiver_inst.$verific$n208$63
Extracted 17 gates and 29 wires to a netlist network with 11 inputs and 9 outputs.

10.95.2.1. Executing ABC.

10.95.3. Extracting gate netlist of module `\uart_protocol' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $auto$opt_dff.cc:219:make_patterns_logic$257
Extracted 10 gates and 17 wires to a netlist network with 7 inputs and 4 outputs.

10.95.3.1. Executing ABC.

10.95.4. Extracting gate netlist of module `\uart_protocol' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $auto$opt_dff.cc:219:make_patterns_logic$263
Extracted 10 gates and 14 wires to a netlist network with 4 inputs and 5 outputs.

10.95.4.1. Executing ABC.

10.95.5. Extracting gate netlist of module `\uart_protocol' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $auto$opt_dff.cc:194:make_patterns_logic$250
Extracted 12 gates and 24 wires to a netlist network with 12 inputs and 9 outputs.

10.95.5.1. Executing ABC.

10.95.6. Extracting gate netlist of module `\uart_protocol' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0
Extracted 204 gates and 210 wires to a netlist network with 4 inputs and 11 outputs.

10.95.6.1. Executing ABC.

10.95.7. Extracting gate netlist of module `\uart_protocol' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$1385$lo19
Extracted 19 gates and 24 wires to a netlist network with 5 inputs and 4 outputs.

10.95.7.1. Executing ABC.

10.96. Executing ABC pass (technology mapping using ABC).

10.96.1. Summary of detected clock domains:
  5 cells in clk=\clock0, en=$abc$1335$auto$opt_dff.cc:219:make_patterns_logic$257, arst={ }, srst={ }
  11 cells in clk=\clock0, en=$abc$1345$auto$opt_dff.cc:219:make_patterns_logic$263, arst={ }, srst={ }
  17 cells in clk=\clock0, en=$abc$1358$auto$opt_dff.cc:194:make_patterns_logic$250, arst={ }, srst={ }
  10 cells in clk=\clock0, en=$abc$1309$flatten\async_receiver_inst.$verific$n208$63, arst={ }, srst={ }
  145 cells in clk=\clock0, en={ }, arst={ }, srst={ }
  17 cells in clk=\clock0, en=$abc$1385$lo19, arst={ }, srst={ }

10.96.2. Extracting gate netlist of module `\uart_protocol' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$1335$auto$opt_dff.cc:219:make_patterns_logic$257
Extracted 5 gates and 11 wires to a netlist network with 6 inputs and 4 outputs.

10.96.2.1. Executing ABC.

10.96.3. Extracting gate netlist of module `\uart_protocol' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$1345$auto$opt_dff.cc:219:make_patterns_logic$263
Extracted 11 gates and 14 wires to a netlist network with 3 inputs and 4 outputs.

10.96.3.1. Executing ABC.

10.96.4. Extracting gate netlist of module `\uart_protocol' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$1358$auto$opt_dff.cc:194:make_patterns_logic$250
Extracted 17 gates and 27 wires to a netlist network with 10 inputs and 2 outputs.

10.96.4.1. Executing ABC.

10.96.5. Extracting gate netlist of module `\uart_protocol' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$1309$flatten\async_receiver_inst.$verific$n208$63
Extracted 10 gates and 13 wires to a netlist network with 3 inputs and 10 outputs.

10.96.5.1. Executing ABC.

10.96.6. Extracting gate netlist of module `\uart_protocol' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0
Extracted 145 gates and 150 wires to a netlist network with 5 inputs and 8 outputs.

10.96.6.1. Executing ABC.

10.96.7. Extracting gate netlist of module `\uart_protocol' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$1619$lo00
Extracted 17 gates and 20 wires to a netlist network with 3 inputs and 4 outputs.

10.96.7.1. Executing ABC.

10.97. Executing ABC pass (technology mapping using ABC).

10.97.1. Summary of detected clock domains:
  3 cells in clk=\clock0, en=$abc$1552$abc$1335$auto$opt_dff.cc:219:make_patterns_logic$257, arst={ }, srst={ }
  9 cells in clk=\clock0, en=$abc$1560$abc$1345$auto$opt_dff.cc:219:make_patterns_logic$263, arst={ }, srst={ }
  16 cells in clk=\clock0, en=$abc$1573$abc$1358$auto$opt_dff.cc:194:make_patterns_logic$250, arst={ }, srst={ }
  12 cells in clk=\clock0, en=$abc$1592$abc$1309$flatten\async_receiver_inst.$verific$n208$63, arst={ }, srst={ }
  146 cells in clk=\clock0, en={ }, arst={ }, srst={ }
  17 cells in clk=\clock0, en=$abc$1619$lo00, arst={ }, srst={ }

10.97.2. Extracting gate netlist of module `\uart_protocol' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$1552$abc$1335$auto$opt_dff.cc:219:make_patterns_logic$257
Extracted 3 gates and 5 wires to a netlist network with 2 inputs and 2 outputs.

10.97.2.1. Executing ABC.

10.97.3. Extracting gate netlist of module `\uart_protocol' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$1560$abc$1345$auto$opt_dff.cc:219:make_patterns_logic$263
Extracted 9 gates and 10 wires to a netlist network with 1 inputs and 3 outputs.

10.97.3.1. Executing ABC.

10.97.4. Extracting gate netlist of module `\uart_protocol' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$1573$abc$1358$auto$opt_dff.cc:194:make_patterns_logic$250
Extracted 16 gates and 28 wires to a netlist network with 12 inputs and 4 outputs.

10.97.4.1. Executing ABC.

10.97.5. Extracting gate netlist of module `\uart_protocol' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$1592$abc$1309$flatten\async_receiver_inst.$verific$n208$63
Extracted 12 gates and 18 wires to a netlist network with 6 inputs and 9 outputs.

10.97.5.1. Executing ABC.

10.97.6. Extracting gate netlist of module `\uart_protocol' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0
Extracted 146 gates and 154 wires to a netlist network with 8 inputs and 11 outputs.

10.97.6.1. Executing ABC.

10.97.7. Extracting gate netlist of module `\uart_protocol' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$1843$lo23
Extracted 17 gates and 21 wires to a netlist network with 4 inputs and 4 outputs.

10.97.7.1. Executing ABC.

10.98. Executing ABC pass (technology mapping using ABC).

10.98.1. Summary of detected clock domains:
  12 cells in clk=\clock0, en=$abc$1817$abc$1592$abc$1309$flatten\async_receiver_inst.$verific$n208$63, arst={ }, srst={ }
  12 cells in clk=\clock0, en=$abc$1843$abc$1560$abc$1345$auto$opt_dff.cc:219:make_patterns_logic$263, arst={ }, srst={ }
  15 cells in clk=\clock0, en=$abc$1796$abc$1573$abc$1358$auto$opt_dff.cc:194:make_patterns_logic$250, arst={ }, srst={ }
  6 cells in clk=\clock0, en=$abc$1843$abc$1552$abc$1335$auto$opt_dff.cc:219:make_patterns_logic$257, arst={ }, srst={ }
  140 cells in clk=\clock0, en={ }, arst={ }, srst={ }
  17 cells in clk=\clock0, en=$abc$1843$lo23, arst={ }, srst={ }

10.98.2. Extracting gate netlist of module `\uart_protocol' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$1817$abc$1592$abc$1309$flatten\async_receiver_inst.$verific$n208$63
Extracted 12 gates and 18 wires to a netlist network with 6 inputs and 9 outputs.

10.98.2.1. Executing ABC.

10.98.3. Extracting gate netlist of module `\uart_protocol' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$1843$abc$1560$abc$1345$auto$opt_dff.cc:219:make_patterns_logic$263
Extracted 12 gates and 15 wires to a netlist network with 3 inputs and 4 outputs.

10.98.3.1. Executing ABC.

10.98.4. Extracting gate netlist of module `\uart_protocol' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$1796$abc$1573$abc$1358$auto$opt_dff.cc:194:make_patterns_logic$250
Extracted 15 gates and 25 wires to a netlist network with 10 inputs and 4 outputs.

10.98.4.1. Executing ABC.

10.98.5. Extracting gate netlist of module `\uart_protocol' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$1843$abc$1552$abc$1335$auto$opt_dff.cc:219:make_patterns_logic$257
Extracted 6 gates and 12 wires to a netlist network with 6 inputs and 4 outputs.

10.98.5.1. Executing ABC.

10.98.6. Extracting gate netlist of module `\uart_protocol' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0
Extracted 140 gates and 145 wires to a netlist network with 5 inputs and 8 outputs.

10.98.6.1. Executing ABC.

10.98.7. Extracting gate netlist of module `\uart_protocol' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clock0, enabled by $abc$2079$lo06
Extracted 17 gates and 21 wires to a netlist network with 4 inputs and 4 outputs.

10.98.7.1. Executing ABC.

10.99. Executing OPT_FFINV pass (push inverters through FFs).
Discovering LUTs.
Pushed 0 inverters.

10.100. Executing OPT_EXPR pass (perform const folding).
Optimizing module uart_protocol.

10.101. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\uart_protocol'.
<suppressed ~9 debug messages>
Removed a total of 3 cells.

10.102. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \uart_protocol..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

10.103. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \uart_protocol.
Performed a total of 0 changes.

10.104. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\uart_protocol'.
Removed a total of 0 cells.

10.105. Executing OPT_SHARE pass.

10.106. Executing OPT_DFF pass (perform DFF optimizations).

10.107. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \uart_protocol..
Removed 0 unused cells and 948 unused wires.
<suppressed ~9 debug messages>

10.108. Executing OPT_EXPR pass (perform const folding).
Optimizing module uart_protocol.
MAX OPT ITERATION = 1

10.109. Executing BMUXMAP pass.

10.110. Executing DEMUXMAP pass.

10.111. Executing ABC pass (technology mapping using ABC).

10.111.1. Extracting gate netlist of module `\uart_protocol' to `<abc-temp-dir>/input.blif'..
Extracted 150 gates and 200 wires to a netlist network with 50 inputs and 47 outputs.

10.111.1.1. Executing ABC.
DE:   #PIs =  50  #Luts =    53  Max Lvl =   3  Avg Lvl =   1.55  [   0.04 sec. at Pass 0]
DE:   #PIs =  50  #Luts =    56  Max Lvl =   2  Avg Lvl =   1.43  [   0.11 sec. at Pass 1]
DE:   #PIs =  50  #Luts =    56  Max Lvl =   2  Avg Lvl =   1.43  [   0.10 sec. at Pass 2]
DE:   #PIs =  50  #Luts =    56  Max Lvl =   2  Avg Lvl =   1.43  [   0.06 sec. at Pass 3]
DE:   #PIs =  50  #Luts =    56  Max Lvl =   2  Avg Lvl =   1.43  [   0.10 sec. at Pass 4]
DE:   #PIs =  50  #Luts =    56  Max Lvl =   2  Avg Lvl =   1.43  [   0.09 sec. at Pass 5]
DE:   #PIs =  50  #Luts =    56  Max Lvl =   2  Avg Lvl =   1.43  [   0.00 sec. at Pass 6]
DE:   #PIs =  50  #Luts =    56  Max Lvl =   2  Avg Lvl =   1.43  [   0.00 sec. at Pass 7]

10.112. Executing OPT_EXPR pass (perform const folding).
Optimizing module uart_protocol.

10.113. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\uart_protocol'.
Removed a total of 0 cells.

10.114. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \uart_protocol..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

10.115. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \uart_protocol.
Performed a total of 0 changes.

10.116. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\uart_protocol'.
Removed a total of 0 cells.

10.117. Executing OPT_SHARE pass.

10.118. Executing OPT_DFF pass (perform DFF optimizations).

10.119. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \uart_protocol..
Removed 0 unused cells and 199 unused wires.
<suppressed ~2 debug messages>

10.120. Executing OPT_EXPR pass (perform const folding).
Optimizing module uart_protocol.
MAX OPT ITERATION = 1

10.121. Executing OPT_FFINV pass (push inverters through FFs).
Discovering LUTs.
Pushed 0 inverters.

10.122. Printing statistics.

=== uart_protocol ===

   Number of wires:                122
   Number of wire bits:            142
   Number of public wires:          23
   Number of public wire bits:      43
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                105
     $_DFFE_PP_                     24
     $_DFF_P_                       25
     $lut                           56

10.123. Executing SHREGMAP pass (map shift registers).
Converted 0 dff cells into 0 shift registers.

10.124. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).

10.125. Printing statistics.

=== uart_protocol ===

   Number of wires:                122
   Number of wire bits:            142
   Number of public wires:          23
   Number of public wire bits:      43
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                105
     $_DFFE_PP0P_                   24
     $_DFF_P_                       25
     $lut                           56

10.126. Executing TECHMAP pass (map to technology primitives).

10.126.1. Executing Verilog-2005 frontend: /nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

10.126.2. Executing Verilog-2005 frontend: /nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v
Parsing Verilog input from `/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PN0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_DFF_PN1_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP0N_'.
Generating RTLIL representation for module `\$_DFFE_PN0P_'.
Generating RTLIL representation for module `\$_DFFE_PN0N_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP1N_'.
Generating RTLIL representation for module `\$_DFFE_PN1P_'.
Generating RTLIL representation for module `\$_DFFE_PN1N_'.
Generating RTLIL representation for module `\$_DFFSR_PPP_'.
Generating RTLIL representation for module `\$_DFFSR_PNP_'.
Generating RTLIL representation for module `\$_DFFSR_PNN_'.
Generating RTLIL representation for module `\$_DFFSR_PPN_'.
Generating RTLIL representation for module `\$_DFFSR_NPP_'.
Generating RTLIL representation for module `\$_DFFSR_NNP_'.
Generating RTLIL representation for module `\$_DFFSR_NNN_'.
Generating RTLIL representation for module `\$_DFFSR_NPN_'.
Generating RTLIL representation for module `\$_DFFSRE_PPPP_'.
Generating RTLIL representation for module `\$_DFFSRE_PNPP_'.
Generating RTLIL representation for module `\$_DFFSRE_PPNP_'.
Generating RTLIL representation for module `\$_DFFSRE_PNNP_'.
Generating RTLIL representation for module `\$_DFFSRE_PPPN_'.
Generating RTLIL representation for module `\$_DFFSRE_PNPN_'.
Generating RTLIL representation for module `\$_DFFSRE_PPNN_'.
Generating RTLIL representation for module `\$_DFFSRE_PNNN_'.
Generating RTLIL representation for module `\$_DLATCHSR_PPP_'.
Generating RTLIL representation for module `\$_DLATCHSR_NPP_'.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NN0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_NN1_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP0N_'.
Generating RTLIL representation for module `\$_DFFE_NN0P_'.
Generating RTLIL representation for module `\$_DFFE_NN0N_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_NP1N_'.
Generating RTLIL representation for module `\$_DFFE_NN1P_'.
Generating RTLIL representation for module `\$_DFFE_NN1N_'.
Generating RTLIL representation for module `\$_DFFSRE_NPPP_'.
Generating RTLIL representation for module `\$_DFFSRE_NNPP_'.
Generating RTLIL representation for module `\$_DFFSRE_NPNP_'.
Generating RTLIL representation for module `\$_DFFSRE_NNNP_'.
Generating RTLIL representation for module `\$_DFFSRE_NPPN_'.
Generating RTLIL representation for module `\$_DFFSRE_NNPN_'.
Generating RTLIL representation for module `\$_DFFSRE_NPNN_'.
Generating RTLIL representation for module `\$_DFFSRE_NNNN_'.
Generating RTLIL representation for module `\$__SHREG_DFF_P_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PN0_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NN0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFF_PN1_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_NN1_'.
Successfully finished Verilog frontend.

10.126.3. Continuing TECHMAP pass.
Using template \$_DFFE_PP0P_ for cells of type $_DFFE_PP0P_.
Using template \$_DFF_P_ for cells of type $_DFF_P_.
Using extmapper simplemap for cells of type $lut.
Using extmapper simplemap for cells of type $logic_not.
No more expansions possible.
<suppressed ~265 debug messages>

10.127. Executing OPT_EXPR pass (perform const folding).
Optimizing module uart_protocol.
<suppressed ~1203 debug messages>

10.128. Executing SIMPLEMAP pass (map simple cells to gate primitives).

10.129. Executing OPT_EXPR pass (perform const folding).
Optimizing module uart_protocol.

10.130. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\uart_protocol'.
<suppressed ~246 debug messages>
Removed a total of 82 cells.

10.131. Executing OPT_DFF pass (perform DFF optimizations).

10.132. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \uart_protocol..
Removed 0 unused cells and 348 unused wires.
<suppressed ~1 debug messages>

10.133. Executing OPT_EXPR pass (perform const folding).
Optimizing module uart_protocol.
<suppressed ~5 debug messages>

10.134. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\uart_protocol'.
Removed a total of 0 cells.

10.135. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \uart_protocol..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

10.136. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \uart_protocol.
Performed a total of 0 changes.

10.137. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\uart_protocol'.
Removed a total of 0 cells.

10.138. Executing OPT_SHARE pass.

10.139. Executing OPT_DFF pass (perform DFF optimizations).

10.140. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \uart_protocol..
Removed 0 unused cells and 2 unused wires.
<suppressed ~1 debug messages>

10.141. Executing OPT_EXPR pass (perform const folding).
Optimizing module uart_protocol.
MAX OPT ITERATION = 1

10.142. Executing ABC pass (technology mapping using ABC).

10.142.1. Extracting gate netlist of module `\uart_protocol' to `<abc-temp-dir>/input.blif'..
Extracted 200 gates and 252 wires to a netlist network with 50 inputs and 47 outputs.

10.142.1.1. Executing ABC.
DE:   #PIs =  50  #Luts =    56  Max Lvl =   2  Avg Lvl =   1.43  [   0.04 sec. at Pass 0]
DE:   #PIs =  50  #Luts =    56  Max Lvl =   2  Avg Lvl =   1.43  [   0.12 sec. at Pass 1]
DE:   #PIs =  50  #Luts =    56  Max Lvl =   2  Avg Lvl =   1.43  [   0.09 sec. at Pass 2]
DE:   #PIs =  50  #Luts =    56  Max Lvl =   2  Avg Lvl =   1.43  [   0.07 sec. at Pass 3]
DE:   #PIs =  50  #Luts =    56  Max Lvl =   2  Avg Lvl =   1.43  [   0.10 sec. at Pass 4]
DE:   #PIs =  50  #Luts =    56  Max Lvl =   2  Avg Lvl =   1.43  [   0.09 sec. at Pass 5]
DE:   #PIs =  50  #Luts =    56  Max Lvl =   2  Avg Lvl =   1.43  [   0.00 sec. at Pass 6]
DE:   #PIs =  50  #Luts =    56  Max Lvl =   2  Avg Lvl =   1.43  [   0.00 sec. at Pass 7]

10.143. Executing OPT_EXPR pass (perform const folding).
Optimizing module uart_protocol.

10.144. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\uart_protocol'.
Removed a total of 0 cells.

10.145. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \uart_protocol..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

10.146. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \uart_protocol.
Performed a total of 0 changes.

10.147. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\uart_protocol'.
Removed a total of 0 cells.

10.148. Executing OPT_SHARE pass.

10.149. Executing OPT_DFF pass (perform DFF optimizations).

10.150. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \uart_protocol..
Removed 0 unused cells and 206 unused wires.
<suppressed ~1 debug messages>

10.151. Executing OPT_EXPR pass (perform const folding).
Optimizing module uart_protocol.
MAX OPT ITERATION = 1

10.152. Executing HIERARCHY pass (managing design hierarchy).

10.152.1. Analyzing design hierarchy..
Top module:  \uart_protocol

10.152.2. Analyzing design hierarchy..
Top module:  \uart_protocol
Removed 0 unused modules.

10.153. Printing statistics.

=== uart_protocol ===

   Number of wires:                122
   Number of wire bits:            142
   Number of public wires:          23
   Number of public wire bits:      43
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                105
     $lut                           56
     dffsre                         49

10.154. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \uart_protocol..
Removed 0 unused cells and 14 unused wires.
<suppressed ~14 debug messages>

11. Executing BLIF backend.

12. Executing Verilog backend.
Dumping module `\uart_protocol'.

Warnings: 2 unique messages, 2 total
End of script. Logfile hash: dcf85a4a16, CPU: user 0.86s system 0.08s, MEM: 26.89 MB peak
Yosys 0.18+10 (git sha1 c98b0e94e, gcc 9.4.0 -fPIC -Os)
Time spent: 90% 6x abc (7 sec), 2% 32x opt_expr (0 sec), ...
Design uart_protocol is synthesized!##################################################Packing for design: uart_protocol##################################################Constraint: create_clock -period 6.8 clock0 
Constraint: set_input_delay 1 -clock clock0 [get_ports {*}] 
Constraint: set_output_delay 1 -clock clock0 [get_ports {*}] 
Constraint: set_pin_loc clock0 Bank_H_1_12 
Constraint: set_pin_loc enable Bank_H_1_14 
Constraint: set_pin_loc RxD Bank_H_1_15 
Constraint: set_pin_loc TxD Bank_H_1_16 
Constraint: set_pin_loc Txd_busy Bank_H_1_17 
Command: /nfs_cadtools/raptor/08_23_2022_08_00_01/bin/vpr /nfs_cadtools/raptor/08_23_2022_08_00_01/share/raptor/etc/devices/gemini/gemini_vpr.xml uart_protocol_post_synth.blif --sdc_file uart_protocol_openfpga.sdc --route_chan_width 180 --suppress_warnings check_rr_node_warnings.log,check_rr_node --clock_modeling ideal --timing_report_npaths 100 --absorb_buffer_luts off --constant_net_method route --timing_report_detail detailed --post_place_timing_report uart_protocol_post_place_timing.rpt --device 78x66 --allow_dangling_combinational_nodes on --packPath: /nfs_scratch/scratch/AE/Roman/open_source_design/uart_protocolChanged path to: /nfs_scratch/scratch/AE/Roman/open_source_design/uart_protocol/uart_protocolChanged path to: /nfs_scratch/scratch/AE/Roman/open_source_design/uart_protocolVPR FPGA Placement and Routing.
Version: 0.0.0+059a815e
Revision: 059a815e
Compiled: 2022-08-23T10:49:19
Compiler: GNU 9.4.0 on Linux-3.10.0-1160.62.1.el7.x86_64 x86_64
Build Info: Release VTR_ASSERT_LEVEL=2

University of Toronto
verilogtorouting.org
vtr-users@googlegroups.com
This is free open source code under MIT license.

VPR was run with the following command-line:
/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/vpr /nfs_cadtools/raptor/08_23_2022_08_00_01/share/raptor/etc/devices/gemini/gemini_vpr.xml uart_protocol_post_synth.blif --sdc_file uart_protocol_openfpga.sdc --route_chan_width 180 --suppress_warnings check_rr_node_warnings.log,check_rr_node --clock_modeling ideal --timing_report_npaths 100 --absorb_buffer_luts off --constant_net_method route --timing_report_detail detailed --post_place_timing_report uart_protocol_post_place_timing.rpt --device 78x66 --allow_dangling_combinational_nodes on --pack


Architecture file: /nfs_cadtools/raptor/08_23_2022_08_00_01/share/raptor/etc/devices/gemini/gemini_vpr.xml
Circuit name: uart_protocol_post_synth

# Loading Architecture Description
Warning 1: Model 'io' input port 'outpad' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 2: Model 'io' output port 'inpad' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 3: Model 'dsp_phy' input port 'sc_in' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 4: Model 'dsp_phy' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 5: Model 'dsp_phy' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 6: Model 'dsp_phy' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 7: Model 'dsp_phy' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 8: Model 'dsp_phy' input port 'scan_reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 9: Model 'dsp_phy' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 10: Model 'dsp_phy' output port 'sc_out' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 11: Model 'dsp_phy' output port 'dly_b_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 12: Model 'dsp_phy' output port 'z_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 13: Model 'RS_DSP2' output port 'dly_b' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 14: Model 'RS_DSP2_MULT' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 15: Model 'RS_DSP2_MULT' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 16: Model 'RS_DSP2_MULT' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 17: Model 'RS_DSP2_MULT' input port 'feedback' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 18: Model 'RS_DSP2_MULT' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 19: Model 'RS_DSP2_MULT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 20: Model 'RS_DSP2_MULT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 21: Model 'RS_DSP2_MULT_REGIN' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 22: Model 'RS_DSP2_MULT_REGIN' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 23: Model 'RS_DSP2_MULT_REGIN' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 24: Model 'RS_DSP2_MULT_REGIN' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 25: Model 'RS_DSP2_MULT_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 26: Model 'RS_DSP2_MULT_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 27: Model 'RS_DSP2_MULT_REGOUT' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 28: Model 'RS_DSP2_MULT_REGOUT' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 29: Model 'RS_DSP2_MULT_REGOUT' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 30: Model 'RS_DSP2_MULT_REGOUT' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 31: Model 'RS_DSP2_MULT_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 32: Model 'RS_DSP2_MULT_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 33: Model 'RS_DSP2_MULT_REGIN_REGOUT' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 34: Model 'RS_DSP2_MULT_REGIN_REGOUT' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 35: Model 'RS_DSP2_MULT_REGIN_REGOUT' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 36: Model 'RS_DSP2_MULT_REGIN_REGOUT' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 37: Model 'RS_DSP2_MULT_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 38: Model 'RS_DSP2_MULT_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 39: Model 'RS_DSP2_MULTADD' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 40: Model 'RS_DSP2_MULTADD' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 41: Model 'RS_DSP2_MULTADD' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 42: Model 'RS_DSP2_MULTADD' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 43: Model 'RS_DSP2_MULTADD' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 44: Model 'RS_DSP2_MULTADD' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 45: Model 'RS_DSP2_MULTADD' input port 'feedback' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 46: Model 'RS_DSP2_MULTADD' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 47: Model 'RS_DSP2_MULTADD' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 48: Model 'RS_DSP2_MULTADD' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 49: Model 'RS_DSP2_MULTADD' input port 'load_acc' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 50: Model 'RS_DSP2_MULTADD_REGIN' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 51: Model 'RS_DSP2_MULTADD_REGIN' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 52: Model 'RS_DSP2_MULTADD_REGIN' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 53: Model 'RS_DSP2_MULTADD_REGIN' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 54: Model 'RS_DSP2_MULTADD_REGIN' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 55: Model 'RS_DSP2_MULTADD_REGIN' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 56: Model 'RS_DSP2_MULTADD_REGIN' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 57: Model 'RS_DSP2_MULTADD_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 58: Model 'RS_DSP2_MULTADD_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 59: Model 'RS_DSP2_MULTADD_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 60: Model 'RS_DSP2_MULTADD_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 61: Model 'RS_DSP2_MULTADD_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 62: Model 'RS_DSP2_MULTADD_REGOUT' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 63: Model 'RS_DSP2_MULTADD_REGOUT' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 64: Model 'RS_DSP2_MULTADD_REGOUT' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 65: Model 'RS_DSP2_MULTADD_REGOUT' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 66: Model 'RS_DSP2_MULTADD_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 67: Model 'RS_DSP2_MULTADD_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 68: Model 'RS_DSP2_MULTADD_REGIN_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 69: Model 'RS_DSP2_MULTADD_REGIN_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 70: Model 'RS_DSP2_MULTADD_REGIN_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 71: Model 'RS_DSP2_MULTADD_REGIN_REGOUT' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 72: Model 'RS_DSP2_MULTADD_REGIN_REGOUT' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 73: Model 'RS_DSP2_MULTADD_REGIN_REGOUT' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 74: Model 'RS_DSP2_MULTADD_REGIN_REGOUT' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 75: Model 'RS_DSP2_MULTADD_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 76: Model 'RS_DSP2_MULTADD_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 77: Model 'RS_DSP2_MULTACC' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 78: Model 'RS_DSP2_MULTACC' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 79: Model 'RS_DSP2_MULTACC' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 80: Model 'RS_DSP2_MULTACC' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 81: Model 'RS_DSP2_MULTACC' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 82: Model 'RS_DSP2_MULTACC' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 83: Model 'RS_DSP2_MULTACC' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 84: Model 'RS_DSP2_MULTACC' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 85: Model 'RS_DSP2_MULTACC' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 86: Model 'RS_DSP2_MULTACC_REGIN' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 87: Model 'RS_DSP2_MULTACC_REGIN' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 88: Model 'RS_DSP2_MULTACC_REGIN' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 89: Model 'RS_DSP2_MULTACC_REGIN' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 90: Model 'RS_DSP2_MULTACC_REGIN' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 91: Model 'RS_DSP2_MULTACC_REGIN' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 92: Model 'RS_DSP2_MULTACC_REGIN' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 93: Model 'RS_DSP2_MULTACC_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 94: Model 'RS_DSP2_MULTACC_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 95: Model 'RS_DSP2_MULTACC_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 96: Model 'RS_DSP2_MULTACC_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 97: Model 'RS_DSP2_MULTACC_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 98: Model 'RS_DSP2_MULTACC_REGOUT' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 99: Model 'RS_DSP2_MULTACC_REGOUT' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 100: Model 'RS_DSP2_MULTACC_REGOUT' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 101: Model 'RS_DSP2_MULTACC_REGOUT' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 102: Model 'RS_DSP2_MULTACC_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 103: Model 'RS_DSP2_MULTACC_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 104: Model 'RS_DSP2_MULTACC_REGIN_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 105: Model 'RS_DSP2_MULTACC_REGIN_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 106: Model 'RS_DSP2_MULTACC_REGIN_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 107: Model 'RS_DSP2_MULTACC_REGIN_REGOUT' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 108: Model 'RS_DSP2_MULTACC_REGIN_REGOUT' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 109: Model 'RS_DSP2_MULTACC_REGIN_REGOUT' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 110: Model 'RS_DSP2_MULTACC_REGIN_REGOUT' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 111: Model 'RS_DSP2_MULTACC_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 112: Model 'RS_DSP2_MULTACC_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 113: Model 'bram_phy' input port 'sc_in' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 114: Model 'bram_phy' input port 'scan_reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 115: Model 'bram_phy' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 116: Model 'bram_phy' output port 'sc_out' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 117: Model 'bram_phy' output port 'PL_DATA_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 118: Model 'bram_phy' output port 'PL_ADDR_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 119: Model 'bram_phy' output port 'PL_WEN_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 120: Model 'bram_phy' output port 'PL_CLK_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 121: Model 'bram_phy' output port 'PL_REN_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 122: Model 'bram_phy' output port 'PL_ENA_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 123: Model 'bram_phy' output port 'PL_INIT_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
mode 'io[physical]' is disabled in packing by user
mode 'iopad[default]' is disabled in packing by user
mode 'fle[physical]' is disabled in packing by user
mode 'fabric[default]' is disabled in packing by user
mode 'frac_logic[default]' is disabled in packing by user
mode 'dsp[physical]' is disabled in packing by user
mode 'bram[physical]' is disabled in packing by user
# Loading Architecture Description took 0.02 seconds (max_rss 11.0 MiB, delta_rss +1.9 MiB)
# Building complex block graph
Warning 124: io[0].scan_reset[0] unconnected pin in architecture.
Warning 125: io_output[0].reset[0] unconnected pin in architecture.
Warning 126: io_input[0].reset[0] unconnected pin in architecture.
Warning 127: ff[0].R[0] unconnected pin in architecture.
Warning 128: ff[0].R[0] unconnected pin in architecture.
Warning 129: clb[0].reset[0] unconnected pin in architecture.
Warning 130: clb[0].scan_reset[0] unconnected pin in architecture.
Warning 131: frac_logic[0].regchain[0] unconnected pin in architecture.
Warning 132: frac_logic[0].regchain[0] unconnected pin in architecture.
Warning 133: frac_logic[0].regchain[0] unconnected pin in architecture.
Warning 134: frac_logic[0].regchain[0] unconnected pin in architecture.
Warning 135: frac_logic[0].regchain[0] unconnected pin in architecture.
Warning 136: frac_logic[0].regchain[0] unconnected pin in architecture.
Warning 137: frac_logic[0].regchain[0] unconnected pin in architecture.
Warning 138: frac_logic[0].regchain[0] unconnected pin in architecture.
Warning 139: frac_logic[0].regchain[0] unconnected pin in architecture.
Warning 140: frac_logic[0].regchain[0] unconnected pin in architecture.
# Building complex block graph took 0.06 seconds (max_rss 18.6 MiB, delta_rss +7.6 MiB)
# Load circuit
Found constant-zero generator '$false'
Found constant-one generator '$true'
Found constant-zero generator '$undef'
# Load circuit took 0.00 seconds (max_rss 19.1 MiB, delta_rss +0.5 MiB)
# Clean circuit
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Swept input(s)      : 0
Swept output(s)     : 0 (0 dangling, 0 constant)
Swept net(s)        : 2
Swept block(s)      : 2
Constant Pins Marked: 0
# Clean circuit took 0.00 seconds (max_rss 19.1 MiB, delta_rss +0.0 MiB)
# Compress circuit
# Compress circuit took 0.00 seconds (max_rss 19.1 MiB, delta_rss +0.0 MiB)
# Verify circuit
# Verify circuit took 0.00 seconds (max_rss 19.1 MiB, delta_rss +0.0 MiB)
Circuit Statistics:
  Blocks: 111
    .input :       3
    .output:       2
    0-LUT  :       1
    6-LUT  :      56
    dffsre :      49
  Nets  : 109
    Avg Fanout:     4.4
    Max Fanout:   123.0
    Min Fanout:     1.0
  Netlist Clocks: 1
# Build Timing Graph
  Timing Graph Nodes: 587
  Timing Graph Edges: 954
  Timing Graph Levels: 8
# Build Timing Graph took 0.00 seconds (max_rss 19.1 MiB, delta_rss +0.0 MiB)
Netlist contains 1 clocks
  Netlist Clock 'clock0' Fanout: 49 pins (8.3%), 49 blocks (44.1%)
# Load Timing Constraints
Warning 141: set_input_delay command matched but was not applied to primary output 'TxD'
Warning 142: set_input_delay command matched but was not applied to primary output 'Txd_busy'
Warning 143: set_output_delay command matched but was not applied to primary input 'clock0'
Warning 144: set_output_delay command matched but was not applied to primary input 'enable'
Warning 145: set_output_delay command matched but was not applied to primary input 'RxD'

Applied 3 SDC commands from 'uart_protocol_openfpga.sdc'
Timing constraints created 1 clocks
  Constrained Clock 'clock0' Source: 'clock0.inpad[0]'

# Load Timing Constraints took 0.00 seconds (max_rss 19.5 MiB, delta_rss +0.2 MiB)
Timing analysis: ON
Circuit netlist file: uart_protocol_post_synth.net
Circuit placement file: uart_protocol_post_synth.place
Circuit routing file: uart_protocol_post_synth.route
Circuit SDC file: uart_protocol_openfpga.sdc

Packer: ENABLED
Placer: DISABLED
Router: DISABLED
Analysis: DISABLED

NetlistOpts.abosrb_buffer_luts            : false
NetlistOpts.sweep_dangling_primary_ios    : true
NetlistOpts.sweep_dangling_nets           : true
NetlistOpts.sweep_dangling_blocks         : true
NetlistOpts.sweep_constant_primary_outputs: false

PackerOpts.allow_unrelated_clustering: auto
PackerOpts.alpha_clustering: 0.750000
PackerOpts.beta_clustering: 0.900000
PackerOpts.cluster_seed_type: BLEND2
PackerOpts.connection_driven: true
PackerOpts.global_clocks: true
PackerOpts.hill_climbing_flag: false
PackerOpts.inter_cluster_net_delay: 1.000000
PackerOpts.timing_driven: true
PackerOpts.target_external_pin_util: auto
RoutingArch.directionality: UNI_DIRECTIONAL
RoutingArch.switch_block_type: WILTON
RoutingArch.Fs: 3

# Packing
Warning 146: Ambiguous block type specification at grid location (0,0). Existing block type 'io_bottom' at (0,0) has the same priority (100) as new overlapping type 'io_left'. The last specification will apply.
Warning 147: Ambiguous block type specification at grid location (0,67). Existing block type 'io_top' at (0,67) has the same priority (100) as new overlapping type 'io_left'. The last specification will apply.
Warning 148: Ambiguous block type specification at grid location (79,0). Existing block type 'io_bottom' at (79,0) has the same priority (100) as new overlapping type 'io_right'. The last specification will apply.
Warning 149: Ambiguous block type specification at grid location (79,67). Existing block type 'io_top' at (79,67) has the same priority (100) as new overlapping type 'io_right'. The last specification will apply.
Begin packing 'uart_protocol_post_synth.blif'.

After removing unused inputs...
	total blocks: 111, total nets: 109, total inputs: 3, total outputs: 2
Begin prepacking.

There is one chain in this architecture called "carrychain" with the following starting points:
	clb[0]/fle[0]/lut5inter[0]/ble5[0]/soft_adder[0]/adder[0]/adder_carry[0].cin[0]


There is one chain in this architecture called "shiftchain" with the following starting points:
	clb[0]/fle[0]/shift_reg[0]/ff[0]/DFF[0].D[0]

Finish prepacking.
Using inter-cluster delay: 1.5188e-09
Packing with pin utilization targets: io_top:1,1 io_right:1,1 io_bottom:1,1 io_left:1,1 clb:0.8,1 dsp:1,1 bram:1,1
Packing with high fanout thresholds: io_top:128 io_right:128 io_bottom:128 io_left:128 clb:32 dsp:128 bram:128
Warning 150: Ambiguous block type specification at grid location (0,0). Existing block type 'io_bottom' at (0,0) has the same priority (100) as new overlapping type 'io_left'. The last specification will apply.
Warning 151: Ambiguous block type specification at grid location (0,67). Existing block type 'io_top' at (0,67) has the same priority (100) as new overlapping type 'io_left'. The last specification will apply.
Warning 152: Ambiguous block type specification at grid location (79,0). Existing block type 'io_bottom' at (79,0) has the same priority (100) as new overlapping type 'io_right'. The last specification will apply.
Warning 153: Ambiguous block type specification at grid location (79,67). Existing block type 'io_top' at (79,67) has the same priority (100) as new overlapping type 'io_right'. The last specification will apply.
Not enough resources expand FPGA size to (80 x 68)
Complex block 0: '$abc$4207$new_new_n123__' (clb) .......................
Complex block 1: '$abc$2079$li06_li06' (clb) .......................
Complex block 2: '$abc$1358$auto$opt_dff.cc:194:make_patterns_logic$250' (clb) .................
Complex block 3: '$abc$2079$li17_li17' (clb) ...............
Complex block 4: '$abc$2222$li4_li4' (clb) ..........
Complex block 5: '$abc$2079$li16_li16' (clb) .......
Complex block 6: '$abc$2011$lo0' (clb) ........
Complex block 7: '$abc$2037$lo0' (clb) ..
Complex block 8: '$abc$2071$lo0' (clb) .
Complex block 9: 'out:TxD' (io) .
Complex block 10: 'out:Txd_busy' (io) .
Complex block 11: 'clock0' (io) .
Complex block 12: 'enable' (io) .
Complex block 13: 'RxD' (io) .

Pb types usage...
  outpad       : 2
  io_output    : 2
  io           : 5
  flut5        : 72
  lut5inter    : 40
  clb          : 9
  lut5         : 44
  ble5         : 72
  fle          : 53
  lut          : 57
  ff           : 49
  ble6         : 13
  inpad        : 3
  DFFSRE       : 49
  io_input     : 3
  lut6         : 13


Logic Element (fle) detailed count:
  Total number of Logic Elements used : 43
  LEs used for logic and registers    : 0
  LEs used for logic only             : 43
  LEs used for registers only         : 0

	EMPTY: # blocks: 0, average # input + clock pins used: 0, average # output pins used: 0
	io: # blocks: 5, average # input + clock pins used: 0.4, average # output pins used: 0.6
	clb: # blocks: 9, average # input + clock pins used: 13.3333, average # output pins used: 7.66667
	dsp: # blocks: 0, average # input + clock pins used: 0, average # output pins used: 0
	bram: # blocks: 0, average # input + clock pins used: 0, average # output pins used: 0
Absorbed logical nets 37 out of 109 nets, 72 nets not absorbed.
Warning 154: Ambiguous block type specification at grid location (0,0). Existing block type 'io_bottom' at (0,0) has the same priority (100) as new overlapping type 'io_left'. The last specification will apply.
Warning 155: Ambiguous block type specification at grid location (0,67). Existing block type 'io_top' at (0,67) has the same priority (100) as new overlapping type 'io_left'. The last specification will apply.
Warning 156: Ambiguous block type specification at grid location (79,0). Existing block type 'io_bottom' at (79,0) has the same priority (100) as new overlapping type 'io_right'. The last specification will apply.
Warning 157: Ambiguous block type specification at grid location (79,67). Existing block type 'io_top' at (79,67) has the same priority (100) as new overlapping type 'io_right'. The last specification will apply.
FPGA sized to 80 x 68 (78x66)
Device Utilization: 0.00 (target 1.00)
	Block Utilization: 0.00 Type: io
	Block Utilization: 0.00 Type: clb


Netlist conversion complete.

# Packing took 0.28 seconds (max_rss 21.6 MiB, delta_rss +2.1 MiB)
# Load Packing
Begin loading packed FPGA netlist file.
Netlist generated from file 'uart_protocol_post_synth.net'.
Detected 1 constant generators (to see names run with higher pack verbosity)
Finished loading packed FPGA netlist file (took 0.02 seconds).
# Load Packing took 0.03 seconds (max_rss 21.9 MiB, delta_rss +0.2 MiB)
Warning 158: Netlist contains 0 global net to non-global architecture pin connections

Netlist num_nets: 72
Netlist num_blocks: 14
Netlist EMPTY blocks: 0.
Netlist io blocks: 5.
Netlist clb blocks: 9.
Netlist dsp blocks: 0.
Netlist bram blocks: 0.
Netlist inputs pins: 3
Netlist output pins: 2

# Create Device
## Build Device Grid
Warning 159: Ambiguous block type specification at grid location (0,0). Existing block type 'io_bottom' at (0,0) has the same priority (100) as new overlapping type 'io_left'. The last specification will apply.
Warning 160: Ambiguous block type specification at grid location (0,67). Existing block type 'io_top' at (0,67) has the same priority (100) as new overlapping type 'io_left'. The last specification will apply.
Warning 161: Ambiguous block type specification at grid location (79,0). Existing block type 'io_bottom' at (79,0) has the same priority (100) as new overlapping type 'io_right'. The last specification will apply.
Warning 162: Ambiguous block type specification at grid location (79,67). Existing block type 'io_top' at (79,67) has the same priority (100) as new overlapping type 'io_right'. The last specification will apply.
FPGA sized to 80 x 68: 5440 grid tiles (78x66)

Resource usage...
	Netlist
		5	blocks of type: io
	Architecture
		1560	blocks of type: io_top
		1320	blocks of type: io_right
		1560	blocks of type: io_bottom
		1320	blocks of type: io_left
	Netlist
		9	blocks of type: clb
	Architecture
		3498	blocks of type: clb
	Netlist
		0	blocks of type: dsp
	Architecture
		286	blocks of type: dsp
	Netlist
		0	blocks of type: bram
	Architecture
		132	blocks of type: bram

Device Utilization: 0.00 (target 1.00)
	Physical Tile io_top:
	Block Utilization: 0.00 Logical Block: io
	Physical Tile io_right:
	Block Utilization: 0.00 Logical Block: io
	Physical Tile io_bottom:
	Block Utilization: 0.00 Logical Block: io
	Physical Tile io_left:
	Block Utilization: 0.00 Logical Block: io
	Physical Tile clb:
	Block Utilization: 0.00 Logical Block: clb
	Physical Tile dsp:
	Block Utilization: 0.00 Logical Block: dsp
	Physical Tile bram:
	Block Utilization: 0.00 Logical Block: bram

## Build Device Grid took 0.00 seconds (max_rss 21.9 MiB, delta_rss +0.0 MiB)
## Build tileable routing resource graph
X-direction routing channel width is 180
Y-direction routing channel width is 180
Warning 163: Sized nonsensical R=0 transistor to minimum width
Warning 164: Sized nonsensical R=0 transistor to minimum width
Warning 165: Sized nonsensical R=0 transistor to minimum width
Warning 166: Sized nonsensical R=0 transistor to minimum width
## Build tileable routing resource graph took 59.87 seconds (max_rss 797.0 MiB, delta_rss +775.1 MiB)
  RR Graph Nodes: 1485668
  RR Graph Edges: 10163507
# Create Device took 60.05 seconds (max_rss 800.0 MiB, delta_rss +778.0 MiB)


Timing analysis took 0.000437853 seconds (0.000375713 STA, 6.214e-05 slack) (1 full updates: 1 setup, 0 hold, 0 combined).
VPR suceeded
The entire flow of VPR took 60.90 seconds (max_rss 800.0 MiB)
Design uart_protocol is packed!##################################################Placement for design: uart_protocol##################################################Command: /nfs_cadtools/raptor/08_23_2022_08_00_01/bin/pin_c --csv /nfs_cadtools/raptor/08_23_2022_08_00_01/share/raptor/etc/devices/gemini/Gemini_Pin_Table.csv --pcf uart_protocol_openfpga.pcf --blif uart_protocol_post_synth.blif --output uart_protocol_pin_loc.place --assign_unconstrained_pins in_define_orderPath: /nfs_scratch/scratch/AE/Roman/open_source_design/uart_protocolChanged path to: /nfs_scratch/scratch/AE/Roman/open_source_design/uart_protocol/uart_protocolChanged path to: /nfs_scratch/scratch/AE/Roman/open_source_design/uart_protocolCommand: /nfs_cadtools/raptor/08_23_2022_08_00_01/bin/vpr /nfs_cadtools/raptor/08_23_2022_08_00_01/share/raptor/etc/devices/gemini/gemini_vpr.xml uart_protocol_post_synth.blif --sdc_file uart_protocol_openfpga.sdc --route_chan_width 180 --suppress_warnings check_rr_node_warnings.log,check_rr_node --clock_modeling ideal --timing_report_npaths 100 --absorb_buffer_luts off --constant_net_method route --timing_report_detail detailed --post_place_timing_report uart_protocol_post_place_timing.rpt --device 78x66 --allow_dangling_combinational_nodes on --place --fix_pins uart_protocol_pin_loc.placePath: /nfs_scratch/scratch/AE/Roman/open_source_design/uart_protocolChanged path to: /nfs_scratch/scratch/AE/Roman/open_source_design/uart_protocol/uart_protocolChanged path to: /nfs_scratch/scratch/AE/Roman/open_source_design/uart_protocolVPR FPGA Placement and Routing.
Version: 0.0.0+059a815e
Revision: 059a815e
Compiled: 2022-08-23T10:49:19
Compiler: GNU 9.4.0 on Linux-3.10.0-1160.62.1.el7.x86_64 x86_64
Build Info: Release VTR_ASSERT_LEVEL=2

University of Toronto
verilogtorouting.org
vtr-users@googlegroups.com
This is free open source code under MIT license.

VPR was run with the following command-line:
/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/vpr /nfs_cadtools/raptor/08_23_2022_08_00_01/share/raptor/etc/devices/gemini/gemini_vpr.xml uart_protocol_post_synth.blif --sdc_file uart_protocol_openfpga.sdc --route_chan_width 180 --suppress_warnings check_rr_node_warnings.log,check_rr_node --clock_modeling ideal --timing_report_npaths 100 --absorb_buffer_luts off --constant_net_method route --timing_report_detail detailed --post_place_timing_report uart_protocol_post_place_timing.rpt --device 78x66 --allow_dangling_combinational_nodes on --place --fix_pins uart_protocol_pin_loc.place


Architecture file: /nfs_cadtools/raptor/08_23_2022_08_00_01/share/raptor/etc/devices/gemini/gemini_vpr.xml
Circuit name: uart_protocol_post_synth

# Loading Architecture Description
Warning 1: Model 'io' input port 'outpad' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 2: Model 'io' output port 'inpad' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 3: Model 'dsp_phy' input port 'sc_in' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 4: Model 'dsp_phy' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 5: Model 'dsp_phy' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 6: Model 'dsp_phy' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 7: Model 'dsp_phy' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 8: Model 'dsp_phy' input port 'scan_reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 9: Model 'dsp_phy' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 10: Model 'dsp_phy' output port 'sc_out' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 11: Model 'dsp_phy' output port 'dly_b_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 12: Model 'dsp_phy' output port 'z_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 13: Model 'RS_DSP2' output port 'dly_b' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 14: Model 'RS_DSP2_MULT' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 15: Model 'RS_DSP2_MULT' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 16: Model 'RS_DSP2_MULT' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 17: Model 'RS_DSP2_MULT' input port 'feedback' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 18: Model 'RS_DSP2_MULT' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 19: Model 'RS_DSP2_MULT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 20: Model 'RS_DSP2_MULT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 21: Model 'RS_DSP2_MULT_REGIN' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 22: Model 'RS_DSP2_MULT_REGIN' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 23: Model 'RS_DSP2_MULT_REGIN' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 24: Model 'RS_DSP2_MULT_REGIN' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 25: Model 'RS_DSP2_MULT_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 26: Model 'RS_DSP2_MULT_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 27: Model 'RS_DSP2_MULT_REGOUT' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 28: Model 'RS_DSP2_MULT_REGOUT' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 29: Model 'RS_DSP2_MULT_REGOUT' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 30: Model 'RS_DSP2_MULT_REGOUT' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 31: Model 'RS_DSP2_MULT_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 32: Model 'RS_DSP2_MULT_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 33: Model 'RS_DSP2_MULT_REGIN_REGOUT' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 34: Model 'RS_DSP2_MULT_REGIN_REGOUT' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 35: Model 'RS_DSP2_MULT_REGIN_REGOUT' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 36: Model 'RS_DSP2_MULT_REGIN_REGOUT' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 37: Model 'RS_DSP2_MULT_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 38: Model 'RS_DSP2_MULT_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 39: Model 'RS_DSP2_MULTADD' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 40: Model 'RS_DSP2_MULTADD' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 41: Model 'RS_DSP2_MULTADD' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 42: Model 'RS_DSP2_MULTADD' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 43: Model 'RS_DSP2_MULTADD' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 44: Model 'RS_DSP2_MULTADD' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 45: Model 'RS_DSP2_MULTADD' input port 'feedback' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 46: Model 'RS_DSP2_MULTADD' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 47: Model 'RS_DSP2_MULTADD' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 48: Model 'RS_DSP2_MULTADD' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 49: Model 'RS_DSP2_MULTADD' input port 'load_acc' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 50: Model 'RS_DSP2_MULTADD_REGIN' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 51: Model 'RS_DSP2_MULTADD_REGIN' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 52: Model 'RS_DSP2_MULTADD_REGIN' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 53: Model 'RS_DSP2_MULTADD_REGIN' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 54: Model 'RS_DSP2_MULTADD_REGIN' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 55: Model 'RS_DSP2_MULTADD_REGIN' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 56: Model 'RS_DSP2_MULTADD_REGIN' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 57: Model 'RS_DSP2_MULTADD_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 58: Model 'RS_DSP2_MULTADD_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 59: Model 'RS_DSP2_MULTADD_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 60: Model 'RS_DSP2_MULTADD_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 61: Model 'RS_DSP2_MULTADD_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 62: Model 'RS_DSP2_MULTADD_REGOUT' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 63: Model 'RS_DSP2_MULTADD_REGOUT' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 64: Model 'RS_DSP2_MULTADD_REGOUT' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 65: Model 'RS_DSP2_MULTADD_REGOUT' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 66: Model 'RS_DSP2_MULTADD_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 67: Model 'RS_DSP2_MULTADD_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 68: Model 'RS_DSP2_MULTADD_REGIN_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 69: Model 'RS_DSP2_MULTADD_REGIN_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 70: Model 'RS_DSP2_MULTADD_REGIN_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 71: Model 'RS_DSP2_MULTADD_REGIN_REGOUT' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 72: Model 'RS_DSP2_MULTADD_REGIN_REGOUT' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 73: Model 'RS_DSP2_MULTADD_REGIN_REGOUT' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 74: Model 'RS_DSP2_MULTADD_REGIN_REGOUT' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 75: Model 'RS_DSP2_MULTADD_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 76: Model 'RS_DSP2_MULTADD_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 77: Model 'RS_DSP2_MULTACC' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 78: Model 'RS_DSP2_MULTACC' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 79: Model 'RS_DSP2_MULTACC' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 80: Model 'RS_DSP2_MULTACC' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 81: Model 'RS_DSP2_MULTACC' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 82: Model 'RS_DSP2_MULTACC' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 83: Model 'RS_DSP2_MULTACC' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 84: Model 'RS_DSP2_MULTACC' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 85: Model 'RS_DSP2_MULTACC' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 86: Model 'RS_DSP2_MULTACC_REGIN' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 87: Model 'RS_DSP2_MULTACC_REGIN' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 88: Model 'RS_DSP2_MULTACC_REGIN' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 89: Model 'RS_DSP2_MULTACC_REGIN' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 90: Model 'RS_DSP2_MULTACC_REGIN' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 91: Model 'RS_DSP2_MULTACC_REGIN' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 92: Model 'RS_DSP2_MULTACC_REGIN' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 93: Model 'RS_DSP2_MULTACC_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 94: Model 'RS_DSP2_MULTACC_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 95: Model 'RS_DSP2_MULTACC_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 96: Model 'RS_DSP2_MULTACC_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 97: Model 'RS_DSP2_MULTACC_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 98: Model 'RS_DSP2_MULTACC_REGOUT' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 99: Model 'RS_DSP2_MULTACC_REGOUT' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 100: Model 'RS_DSP2_MULTACC_REGOUT' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 101: Model 'RS_DSP2_MULTACC_REGOUT' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 102: Model 'RS_DSP2_MULTACC_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 103: Model 'RS_DSP2_MULTACC_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 104: Model 'RS_DSP2_MULTACC_REGIN_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 105: Model 'RS_DSP2_MULTACC_REGIN_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 106: Model 'RS_DSP2_MULTACC_REGIN_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 107: Model 'RS_DSP2_MULTACC_REGIN_REGOUT' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 108: Model 'RS_DSP2_MULTACC_REGIN_REGOUT' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 109: Model 'RS_DSP2_MULTACC_REGIN_REGOUT' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 110: Model 'RS_DSP2_MULTACC_REGIN_REGOUT' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 111: Model 'RS_DSP2_MULTACC_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 112: Model 'RS_DSP2_MULTACC_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 113: Model 'bram_phy' input port 'sc_in' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 114: Model 'bram_phy' input port 'scan_reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 115: Model 'bram_phy' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 116: Model 'bram_phy' output port 'sc_out' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 117: Model 'bram_phy' output port 'PL_DATA_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 118: Model 'bram_phy' output port 'PL_ADDR_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 119: Model 'bram_phy' output port 'PL_WEN_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 120: Model 'bram_phy' output port 'PL_CLK_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 121: Model 'bram_phy' output port 'PL_REN_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 122: Model 'bram_phy' output port 'PL_ENA_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 123: Model 'bram_phy' output port 'PL_INIT_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
mode 'io[physical]' is disabled in packing by user
mode 'iopad[default]' is disabled in packing by user
mode 'fle[physical]' is disabled in packing by user
mode 'fabric[default]' is disabled in packing by user
mode 'frac_logic[default]' is disabled in packing by user
mode 'dsp[physical]' is disabled in packing by user
mode 'bram[physical]' is disabled in packing by user
# Loading Architecture Description took 0.02 seconds (max_rss 11.0 MiB, delta_rss +1.9 MiB)
# Building complex block graph
Warning 124: io[0].scan_reset[0] unconnected pin in architecture.
Warning 125: io_output[0].reset[0] unconnected pin in architecture.
Warning 126: io_input[0].reset[0] unconnected pin in architecture.
Warning 127: ff[0].R[0] unconnected pin in architecture.
Warning 128: ff[0].R[0] unconnected pin in architecture.
Warning 129: clb[0].reset[0] unconnected pin in architecture.
Warning 130: clb[0].scan_reset[0] unconnected pin in architecture.
Warning 131: frac_logic[0].regchain[0] unconnected pin in architecture.
Warning 132: frac_logic[0].regchain[0] unconnected pin in architecture.
Warning 133: frac_logic[0].regchain[0] unconnected pin in architecture.
Warning 134: frac_logic[0].regchain[0] unconnected pin in architecture.
Warning 135: frac_logic[0].regchain[0] unconnected pin in architecture.
Warning 136: frac_logic[0].regchain[0] unconnected pin in architecture.
Warning 137: frac_logic[0].regchain[0] unconnected pin in architecture.
Warning 138: frac_logic[0].regchain[0] unconnected pin in architecture.
Warning 139: frac_logic[0].regchain[0] unconnected pin in architecture.
Warning 140: frac_logic[0].regchain[0] unconnected pin in architecture.
# Building complex block graph took 0.07 seconds (max_rss 18.6 MiB, delta_rss +7.6 MiB)
# Load circuit
Found constant-zero generator '$false'
Found constant-one generator '$true'
Found constant-zero generator '$undef'
# Load circuit took 0.00 seconds (max_rss 19.1 MiB, delta_rss +0.5 MiB)
# Clean circuit
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Swept input(s)      : 0
Swept output(s)     : 0 (0 dangling, 0 constant)
Swept net(s)        : 2
Swept block(s)      : 2
Constant Pins Marked: 0
# Clean circuit took 0.00 seconds (max_rss 19.1 MiB, delta_rss +0.0 MiB)
# Compress circuit
# Compress circuit took 0.00 seconds (max_rss 19.1 MiB, delta_rss +0.0 MiB)
# Verify circuit
# Verify circuit took 0.00 seconds (max_rss 19.1 MiB, delta_rss +0.0 MiB)
Circuit Statistics:
  Blocks: 111
    .input :       3
    .output:       2
    0-LUT  :       1
    6-LUT  :      56
    dffsre :      49
  Nets  : 109
    Avg Fanout:     4.4
    Max Fanout:   123.0
    Min Fanout:     1.0
  Netlist Clocks: 1
# Build Timing Graph
  Timing Graph Nodes: 587
  Timing Graph Edges: 954
  Timing Graph Levels: 8
# Build Timing Graph took 0.00 seconds (max_rss 19.1 MiB, delta_rss +0.0 MiB)
Netlist contains 1 clocks
  Netlist Clock 'clock0' Fanout: 49 pins (8.3%), 49 blocks (44.1%)
# Load Timing Constraints
Warning 141: set_input_delay command matched but was not applied to primary output 'TxD'
Warning 142: set_input_delay command matched but was not applied to primary output 'Txd_busy'
Warning 143: set_output_delay command matched but was not applied to primary input 'clock0'
Warning 144: set_output_delay command matched but was not applied to primary input 'enable'
Warning 145: set_output_delay command matched but was not applied to primary input 'RxD'

Applied 3 SDC commands from 'uart_protocol_openfpga.sdc'
Timing constraints created 1 clocks
  Constrained Clock 'clock0' Source: 'clock0.inpad[0]'

# Load Timing Constraints took 0.00 seconds (max_rss 19.5 MiB, delta_rss +0.2 MiB)
Timing analysis: ON
Circuit netlist file: uart_protocol_post_synth.net
Circuit placement file: uart_protocol_post_synth.place
Circuit routing file: uart_protocol_post_synth.route
Circuit SDC file: uart_protocol_openfpga.sdc

Packer: ENABLED
Placer: ENABLED
Router: DISABLED
Analysis: DISABLED

NetlistOpts.abosrb_buffer_luts            : false
NetlistOpts.sweep_dangling_primary_ios    : true
NetlistOpts.sweep_dangling_nets           : true
NetlistOpts.sweep_dangling_blocks         : true
NetlistOpts.sweep_constant_primary_outputs: false

PackerOpts.allow_unrelated_clustering: auto
PackerOpts.alpha_clustering: 0.750000
PackerOpts.beta_clustering: 0.900000
PackerOpts.cluster_seed_type: BLEND2
PackerOpts.connection_driven: true
PackerOpts.global_clocks: true
PackerOpts.hill_climbing_flag: false
PackerOpts.inter_cluster_net_delay: 1.000000
PackerOpts.timing_driven: true
PackerOpts.target_external_pin_util: auto
PlacerOpts.place_freq: PLACE_ONCE
PlacerOpts.place_algorithm: PATH_TIMING_DRIVEN_PLACE
PlacerOpts.pad_loc_type: USER 'uart_protocol_pin_loc.place'
PlacerOpts.place_cost_exp: 1.000000
PlacerOpts.place_chan_width: 180
PlacerOpts.inner_loop_recompute_divider: 0
PlacerOpts.recompute_crit_iter: 1
PlacerOpts.timing_tradeoff: 0.500000
PlacerOpts.td_place_exp_first: 1.000000
PlacerOpts.td_place_exp_last: 8.000000
PlaceOpts.seed: 1
AnnealSched.type: AUTO_SCHED
AnnealSched.inner_num: 1.000000

RoutingArch.directionality: UNI_DIRECTIONAL
RoutingArch.switch_block_type: WILTON
RoutingArch.Fs: 3

# Load Packing
Begin loading packed FPGA netlist file.
Netlist generated from file 'uart_protocol_post_synth.net'.
Detected 1 constant generators (to see names run with higher pack verbosity)
Finished loading packed FPGA netlist file (took 0.02 seconds).
# Load Packing took 0.03 seconds (max_rss 20.7 MiB, delta_rss +1.1 MiB)
Warning 146: Netlist contains 0 global net to non-global architecture pin connections

Netlist num_nets: 72
Netlist num_blocks: 14
Netlist EMPTY blocks: 0.
Netlist io blocks: 5.
Netlist clb blocks: 9.
Netlist dsp blocks: 0.
Netlist bram blocks: 0.
Netlist inputs pins: 3
Netlist output pins: 2

# Create Device
## Build Device Grid
Warning 147: Ambiguous block type specification at grid location (0,0). Existing block type 'io_bottom' at (0,0) has the same priority (100) as new overlapping type 'io_left'. The last specification will apply.
Warning 148: Ambiguous block type specification at grid location (0,67). Existing block type 'io_top' at (0,67) has the same priority (100) as new overlapping type 'io_left'. The last specification will apply.
Warning 149: Ambiguous block type specification at grid location (79,0). Existing block type 'io_bottom' at (79,0) has the same priority (100) as new overlapping type 'io_right'. The last specification will apply.
Warning 150: Ambiguous block type specification at grid location (79,67). Existing block type 'io_top' at (79,67) has the same priority (100) as new overlapping type 'io_right'. The last specification will apply.
FPGA sized to 80 x 68: 5440 grid tiles (78x66)

Resource usage...
	Netlist
		5	blocks of type: io
	Architecture
		1560	blocks of type: io_top
		1320	blocks of type: io_right
		1560	blocks of type: io_bottom
		1320	blocks of type: io_left
	Netlist
		9	blocks of type: clb
	Architecture
		3498	blocks of type: clb
	Netlist
		0	blocks of type: dsp
	Architecture
		286	blocks of type: dsp
	Netlist
		0	blocks of type: bram
	Architecture
		132	blocks of type: bram

Device Utilization: 0.00 (target 1.00)
	Physical Tile io_top:
	Block Utilization: 0.00 Logical Block: io
	Physical Tile io_right:
	Block Utilization: 0.00 Logical Block: io
	Physical Tile io_bottom:
	Block Utilization: 0.00 Logical Block: io
	Physical Tile io_left:
	Block Utilization: 0.00 Logical Block: io
	Physical Tile clb:
	Block Utilization: 0.00 Logical Block: clb
	Physical Tile dsp:
	Block Utilization: 0.00 Logical Block: dsp
	Physical Tile bram:
	Block Utilization: 0.00 Logical Block: bram

## Build Device Grid took 0.00 seconds (max_rss 20.8 MiB, delta_rss +0.0 MiB)
## Build tileable routing resource graph
X-direction routing channel width is 180
Y-direction routing channel width is 180
Warning 151: Sized nonsensical R=0 transistor to minimum width
Warning 152: Sized nonsensical R=0 transistor to minimum width
Warning 153: Sized nonsensical R=0 transistor to minimum width
Warning 154: Sized nonsensical R=0 transistor to minimum width
## Build tileable routing resource graph took 58.11 seconds (max_rss 796.6 MiB, delta_rss +775.8 MiB)
  RR Graph Nodes: 1485668
  RR Graph Edges: 10163507
# Create Device took 58.29 seconds (max_rss 799.5 MiB, delta_rss +778.8 MiB)

# Placement
## Computing placement delta delay look-up
### Build routing resource graph
Warning 155: Sized nonsensical R=0 transistor to minimum width
Warning 156: Sized nonsensical R=0 transistor to minimum width
Warning 157: Sized nonsensical R=0 transistor to minimum width
Warning 158: Sized nonsensical R=0 transistor to minimum width
### Build routing resource graph took 56.64 seconds (max_rss 874.0 MiB, delta_rss +74.4 MiB)
  RR Graph Nodes: 1485668
  RR Graph Edges: 13181287
### Computing delta delays
### Computing delta delays took 10.20 seconds (max_rss 874.2 MiB, delta_rss +0.3 MiB)
## Computing placement delta delay look-up took 67.31 seconds (max_rss 874.2 MiB, delta_rss +74.7 MiB)

Reading locations of IO pads from 'uart_protocol_pin_loc.place'.
Successfully read uart_protocol_pin_loc.place.


There are 113 point to point connections in this circuit.


BB estimate of min-dist (placement) wire length: 2971

Completed placement consistency check successfully.
Initial placement cost: 1 bb_cost: 16.5063 td_cost: 8.218e-08
Initial placement estimated Critical Path Delay (CPD): 6.85074 ns
Initial placement estimated setup Total Negative Slack (sTNS): -0.0507416 ns
Initial placement estimated setup Worst Negative Slack (sWNS): -0.0507416 ns

Initial placement estimated setup slack histogram:
[ -5.1e-11:    5e-10)  6 ( 8.0%) |****************
[    5e-10:  1.1e-09)  8 (10.7%) |*********************
[  1.1e-09:  1.6e-09)  0 ( 0.0%) |
[  1.6e-09:  2.2e-09)  5 ( 6.7%) |*************
[  2.2e-09:  2.7e-09) 18 (24.0%) |************************************************
[  2.7e-09:  3.3e-09)  9 (12.0%) |************************
[  3.3e-09:  3.8e-09) 15 (20.0%) |****************************************
[  3.8e-09:  4.4e-09)  4 ( 5.3%) |***********
[  4.4e-09:  4.9e-09)  1 ( 1.3%) |***
[  4.9e-09:  5.5e-09)  9 (12.0%) |************************
Placement contains 0 placement macros involving 0 blocks (average macro size -nan)

------- ------- ---------- ---------- ------- ---------- -------- ------- ------- ------ -------- --------- ------
      T Av Cost Av BB Cost Av TD Cost     CPD       sTNS     sWNS Ac Rate Std Dev  R lim Crit Exp Tot Moves  Alpha
------- ------- ---------- ---------- ------- ---------- -------- ------- ------- ------ -------- --------- ------
1.6e+00   1.195      22.29 1.0116e-07   7.703      -1.85   -0.903   0.970  0.2238   79.0     1.00         33  0.500
8.0e-01   1.082      21.59 1.0574e-07   7.463     -0.663   -0.663   0.909  0.1461   79.0     1.00         66  0.900
7.2e-01   0.724      15.93 7.734e-08    8.542       -3.5   -1.742   0.970  0.1097   79.0     1.00         99  0.500
3.6e-01   1.096      15.36 7.2534e-08   7.474      -1.23   -0.674   0.939  0.0683   79.0     1.00        132  0.900
3.2e-01   1.195      19.99 9.5717e-08   7.415     -0.891   -0.615   0.848  0.1636   79.0     1.00        165  0.900
2.9e-01   1.149      21.19 1.0039e-07   7.799      -1.27   -0.999   0.970  0.1614   79.0     1.00        198  0.500
1.5e-01   0.846      19.23 7.8687e-08  10.319      -5.61   -3.519   0.758  0.0963   79.0     1.00        231  0.950
1.4e-01   0.855      13.20 6.9731e-08   6.851    -0.0507   -0.051   0.606  0.0886   79.0     1.00        264  0.950
1.3e-01   1.247      15.37 6.7434e-08   7.328     -0.951   -0.528   0.758  0.1035   79.0     1.00        297  0.950
1.2e-01   0.828      12.85 6.523e-08    7.199     -0.435   -0.399   0.697  0.1553   79.0     1.00        330  0.950
1.2e-01   1.210      13.19 5.7081e-08   7.328     -0.729   -0.528   0.636  0.1474   79.0     1.00        363  0.950
1.1e-01   1.514      17.02 7.2871e-08   6.851    -0.0507   -0.051   0.606  0.3990   79.0     1.00        396  0.950
1.1e-01   0.891      20.68 9.9135e-08   8.387      -1.87   -1.587   0.970  0.0653   79.0     1.00        429  0.500
5.3e-02   0.788      15.17 6.804e-08    9.130      -4.87   -2.330   0.606  0.0964   79.0     1.00        462  0.950
5.1e-02   0.781      12.94 6.2683e-08   8.036      -2.37   -1.236   0.485  0.0701   79.0     1.00        495  0.950
4.8e-02   0.929      10.83 5.1363e-08   8.036      -2.37   -1.236   0.212  0.0398   79.0     1.00        528  0.950
4.6e-02   0.915       9.47 2.2022e-08   8.036      -2.37   -1.236   0.182  0.0165   61.0     2.62        561  0.950
4.3e-02   1.019       9.80 1.2101e-08   8.036      -2.37   -1.236   0.364  0.0483   45.2     4.03        594  0.950
4.1e-02   0.972       9.77 1.2266e-08   7.436      -1.06   -0.636   0.364  0.0325   41.8     4.34        627  0.950
3.9e-02   0.912       8.42 1.1905e-08   6.968     -0.219   -0.168   0.303  0.0774   38.6     4.63        660  0.950
3.7e-02   1.028       8.17 8.9358e-09   6.968     -0.219   -0.168   0.091  0.0307   33.3     5.10        693  0.950
3.5e-02   1.006       8.51 7.4047e-09   6.968     -0.219   -0.168   0.424  0.0365   21.7     6.14        726  0.950
3.4e-02   1.046       8.89 6.9931e-09   6.968     -0.219   -0.168   0.455  0.0644   21.3     6.17        759  0.950
3.2e-02   1.027       9.42 7.3493e-09   6.968     -0.219   -0.168   0.364  0.0476   21.7     6.15        792  0.950
3.0e-02   1.016       8.95 7.2168e-09   6.968     -0.219   -0.168   0.333  0.0149   20.0     6.29        825  0.950
2.9e-02   0.901       8.19 7.3732e-09   6.968     -0.219   -0.168   0.212  0.0386   17.9     6.49        858  0.950
2.7e-02   0.962       8.24 5.7695e-09   6.728          0    0.000   0.424  0.0459   13.8     6.85        891  0.950
2.6e-02   0.928       7.15 5.649e-09    6.728          0    0.000   0.515  0.0400   13.6     6.87        924  0.950
2.5e-02   1.031       6.69 4.6663e-09   6.728          0    0.000   0.303  0.0293   14.6     6.78        957  0.950
2.3e-02   0.921       6.15 4.4215e-09   6.728          0    0.000   0.424  0.0701   12.6     6.96        990  0.950
2.2e-02   1.105       5.58 3.7823e-09   6.728          0    0.000   0.212  0.0577   12.4     6.98       1023  0.950
2.1e-02   0.945       5.40 3.9684e-09   6.728          0    0.000   0.333  0.0109    9.6     7.23       1056  0.950
2.0e-02   1.097       6.28 4.0029e-09   6.728          0    0.000   0.364  0.0616    8.6     7.32       1089  0.950
1.9e-02   0.979       6.36 4.441e-09    6.728          0    0.000   0.485  0.0353    7.9     7.38       1122  0.950
1.8e-02   0.985       5.79 3.9498e-09   6.848     -0.048   -0.048   0.606  0.0497    8.3     7.35       1155  0.950
1.7e-02   0.981       4.83 2.9775e-09   6.476          0    0.000   0.394  0.0391    9.6     7.23       1188  0.950
1.6e-02   0.965       4.68 2.9557e-09   6.476          0    0.000   0.394  0.0207    9.2     7.27       1221  0.950
1.6e-02   0.988       4.76 2.8766e-09   6.476          0    0.000   0.303  0.0326    8.8     7.30       1254  0.950
1.5e-02   0.944       4.27 2.3761e-09   6.248          0    0.000   0.242  0.0322    7.6     7.41       1287  0.950
1.4e-02   0.975       3.87 2.0693e-09   6.248          0    0.000   0.364  0.0225    6.1     7.55       1320  0.950
1.3e-02   0.951       3.84 1.9843e-09   6.248          0    0.000   0.333  0.0466    5.6     7.59       1353  0.950
1.3e-02   0.999       3.53 1.8043e-09   6.248          0    0.000   0.212  0.0131    5.0     7.64       1386  0.950
1.2e-02   0.978       3.33 1.7368e-09   6.248          0    0.000   0.394  0.0127    3.9     7.74       1419  0.950
1.1e-02   1.000       3.40 1.7737e-09   6.248          0    0.000   0.333  0.0080    3.7     7.76       1452  0.950
1.1e-02   0.961       3.13 1.7208e-09   6.248          0    0.000   0.424  0.0171    3.3     7.79       1485  0.950
1.0e-02   0.965       2.93 1.6603e-09   6.248          0    0.000   0.182  0.0117    3.2     7.80       1518  0.950
9.8e-03   1.000       2.84 1.6291e-09   6.248          0    0.000   0.303  0.0088    2.4     7.87       1551  0.950
9.3e-03   1.051       3.25 1.6452e-09   6.248          0    0.000   0.333  0.0277    2.1     7.90       1584  0.950
8.9e-03   0.975       3.07 1.6503e-09   6.248          0    0.000   0.515  0.0099    1.9     7.92       1617  0.950
8.4e-03   1.002       2.97 1.6858e-09   6.248          0    0.000   0.576  0.0179    2.0     7.91       1650  0.950
8.0e-03   0.976       2.63 1.7614e-09   6.248          0    0.000   0.242  0.0148    2.3     7.89       1683  0.950
7.6e-03   1.007       2.51 1.7304e-09   6.248          0    0.000   0.333  0.0087    1.8     7.93       1716  0.950
7.2e-03   0.991       2.38 1.7271e-09   6.248          0    0.000   0.303  0.0056    1.6     7.94       1749  0.950
6.9e-03   1.000       2.48 1.6759e-09   6.248          0    0.000   0.303  0.0097    1.4     7.96       1782  0.950
6.5e-03   0.981       2.45 1.5665e-09   6.248          0    0.000   0.303  0.0112    1.2     7.98       1815  0.950
6.2e-03   1.011       2.41 1.5761e-09   6.248          0    0.000   0.273  0.0107    1.0     8.00       1848  0.950
5.9e-03   0.984       2.30 1.5863e-09   6.248          0    0.000   0.303  0.0088    1.0     8.00       1881  0.950
5.6e-03   1.019       2.40 1.589e-09    6.248          0    0.000   0.152  0.0129    1.0     8.00       1914  0.950
5.3e-03   0.996       2.41 1.5876e-09   6.248          0    0.000   0.182  0.0169    1.0     8.00       1947  0.950
5.0e-03   0.987       2.25 1.5706e-09   6.248          0    0.000   0.121  0.0040    1.0     8.00       1980  0.800
4.0e-03   0.993       2.24 1.58e-09     6.248          0    0.000   0.121  0.0037    1.0     8.00       2013  0.800
3.2e-03   0.993       2.21 1.5655e-09   6.248          0    0.000   0.091  0.0015    1.0     8.00       2046  0.800
2.6e-03   1.000       2.21 1.5692e-09   6.248          0    0.000   0.061  0.0037    1.0     8.00       2079  0.800
2.1e-03   0.992       2.20 1.5774e-09   6.248          0    0.000   0.030  0.0000    1.0     8.00       2112  0.800
1.7e-03   1.000       2.20 1.566e-09    6.248          0    0.000   0.000  0.0000    1.0     8.00       2145  0.800
1.3e-03   0.998       2.19 1.5651e-09   6.248          0    0.000   0.030  0.0000    1.0     8.00       2178  0.800
1.1e-03   1.000       2.19 1.5646e-09   6.248          0    0.000   0.000  0.0000    1.0     8.00       2211  0.800
8.5e-04   0.991       2.15 1.5645e-09   6.248          0    0.000   0.030  0.0000    1.0     8.00       2244  0.800
6.8e-04   1.000       2.15 1.5643e-09   6.248          0    0.000   0.000  0.0000    1.0     8.00       2277  0.800
5.4e-04   1.000       2.15 1.5643e-09   6.248          0    0.000   0.000  0.0000    1.0     8.00       2310  0.800
4.3e-04   1.000       2.15 1.5643e-09   6.248          0    0.000   0.000  0.0000    1.0     8.00       2343  0.800
3.5e-04   1.000       2.15 1.5643e-09   6.248          0    0.000   0.000  0.0000    1.0     8.00       2376  0.800
2.8e-04   1.000       2.15 1.5643e-09   6.248          0    0.000   0.000  0.0000    1.0     8.00       2409  0.800
2.2e-04   1.000       2.15 1.5643e-09   6.248          0    0.000   0.000  0.0000    1.0     8.00       2442  0.800
1.8e-04   1.000       2.15 1.5643e-09   6.248          0    0.000   0.000  0.0000    1.0     8.00       2475  0.800
1.4e-04   1.000       2.15 1.5643e-09   6.248          0    0.000   0.000  0.0000    1.0     8.00       2508  0.800
1.1e-04   1.000       2.15 1.5643e-09   6.248          0    0.000   0.000  0.0000    1.0     8.00       2541  0.800
9.1e-05   1.000       2.15 1.5643e-09   6.248          0    0.000   0.000  0.0000    1.0     8.00       2574  0.800
7.3e-05   1.000       2.15 1.5643e-09   6.248          0    0.000   0.000  0.0000    1.0     8.00       2607  0.800
7.3e-05   1.000       2.15 1.5643e-09   6.248          0    0.000   0.000  0.0000    1.0     8.00       2640  0.000

BB estimate of min-dist (placement) wire length: 387

Completed placement consistency check successfully.

Swaps called: 2654

Placement estimated critical path delay: 6.24797 ns
Placement estimated setup Total Negative Slack (sTNS): 0 ns
Placement estimated setup Worst Negative Slack (sWNS): 0 ns

Placement estimated setup slack histogram:
[  5.5e-10:  1.1e-09)  2 ( 2.7%) |**
[  1.1e-09:  1.7e-09)  0 ( 0.0%) |
[  1.7e-09:  2.3e-09)  0 ( 0.0%) |
[  2.3e-09:  2.9e-09)  0 ( 0.0%) |
[  2.9e-09:  3.4e-09)  4 ( 5.3%) |*****
[  3.4e-09:    4e-09)  7 ( 9.3%) |*********
[    4e-09:  4.6e-09) 39 (52.0%) |************************************************
[  4.6e-09:  5.2e-09)  5 ( 6.7%) |******
[  5.2e-09:  5.7e-09) 17 (22.7%) |*********************
[  5.7e-09:  6.3e-09)  1 ( 1.3%) |*

Placement cost: 1, bb_cost: 2.15124, td_cost: 1.56429e-09, 

Placement resource usage:
  io  implemented as io_bottom: 5
  clb implemented as clb      : 9

Placement number of temperatures: 80
Placement total # of swap attempts: 2654
	Swaps accepted:  901 (33.9 %)
	Swaps rejected: 1753 (66.1 %)
	Swaps aborted :    0 ( 0.0 %)

Aborted Move Reasons:
# Placement took 67.38 seconds (max_rss 874.6 MiB, delta_rss +75.0 MiB)

Timing analysis took 0.01726 seconds (0.0156897 STA, 0.00157028 slack) (82 full updates: 82 setup, 0 hold, 0 combined).
VPR suceeded
The entire flow of VPR took 126.09 seconds (max_rss 874.6 MiB)
Design uart_protocol is placed!##################################################Routing for design: uart_protocol##################################################Command: /nfs_cadtools/raptor/08_23_2022_08_00_01/bin/vpr /nfs_cadtools/raptor/08_23_2022_08_00_01/share/raptor/etc/devices/gemini/gemini_vpr.xml uart_protocol_post_synth.blif --sdc_file uart_protocol_openfpga.sdc --route_chan_width 180 --suppress_warnings check_rr_node_warnings.log,check_rr_node --clock_modeling ideal --timing_report_npaths 100 --absorb_buffer_luts off --constant_net_method route --timing_report_detail detailed --post_place_timing_report uart_protocol_post_place_timing.rpt --device 78x66 --allow_dangling_combinational_nodes on --routePath: /nfs_scratch/scratch/AE/Roman/open_source_design/uart_protocolChanged path to: /nfs_scratch/scratch/AE/Roman/open_source_design/uart_protocol/uart_protocolChanged path to: /nfs_scratch/scratch/AE/Roman/open_source_design/uart_protocolVPR FPGA Placement and Routing.
Version: 0.0.0+059a815e
Revision: 059a815e
Compiled: 2022-08-23T10:49:19
Compiler: GNU 9.4.0 on Linux-3.10.0-1160.62.1.el7.x86_64 x86_64
Build Info: Release VTR_ASSERT_LEVEL=2

University of Toronto
verilogtorouting.org
vtr-users@googlegroups.com
This is free open source code under MIT license.

VPR was run with the following command-line:
/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/vpr /nfs_cadtools/raptor/08_23_2022_08_00_01/share/raptor/etc/devices/gemini/gemini_vpr.xml uart_protocol_post_synth.blif --sdc_file uart_protocol_openfpga.sdc --route_chan_width 180 --suppress_warnings check_rr_node_warnings.log,check_rr_node --clock_modeling ideal --timing_report_npaths 100 --absorb_buffer_luts off --constant_net_method route --timing_report_detail detailed --post_place_timing_report uart_protocol_post_place_timing.rpt --device 78x66 --allow_dangling_combinational_nodes on --route


Architecture file: /nfs_cadtools/raptor/08_23_2022_08_00_01/share/raptor/etc/devices/gemini/gemini_vpr.xml
Circuit name: uart_protocol_post_synth

# Loading Architecture Description
Warning 1: Model 'io' input port 'outpad' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 2: Model 'io' output port 'inpad' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 3: Model 'dsp_phy' input port 'sc_in' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 4: Model 'dsp_phy' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 5: Model 'dsp_phy' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 6: Model 'dsp_phy' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 7: Model 'dsp_phy' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 8: Model 'dsp_phy' input port 'scan_reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 9: Model 'dsp_phy' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 10: Model 'dsp_phy' output port 'sc_out' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 11: Model 'dsp_phy' output port 'dly_b_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 12: Model 'dsp_phy' output port 'z_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 13: Model 'RS_DSP2' output port 'dly_b' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 14: Model 'RS_DSP2_MULT' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 15: Model 'RS_DSP2_MULT' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 16: Model 'RS_DSP2_MULT' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 17: Model 'RS_DSP2_MULT' input port 'feedback' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 18: Model 'RS_DSP2_MULT' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 19: Model 'RS_DSP2_MULT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 20: Model 'RS_DSP2_MULT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 21: Model 'RS_DSP2_MULT_REGIN' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 22: Model 'RS_DSP2_MULT_REGIN' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 23: Model 'RS_DSP2_MULT_REGIN' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 24: Model 'RS_DSP2_MULT_REGIN' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 25: Model 'RS_DSP2_MULT_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 26: Model 'RS_DSP2_MULT_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 27: Model 'RS_DSP2_MULT_REGOUT' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 28: Model 'RS_DSP2_MULT_REGOUT' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 29: Model 'RS_DSP2_MULT_REGOUT' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 30: Model 'RS_DSP2_MULT_REGOUT' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 31: Model 'RS_DSP2_MULT_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 32: Model 'RS_DSP2_MULT_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 33: Model 'RS_DSP2_MULT_REGIN_REGOUT' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 34: Model 'RS_DSP2_MULT_REGIN_REGOUT' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 35: Model 'RS_DSP2_MULT_REGIN_REGOUT' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 36: Model 'RS_DSP2_MULT_REGIN_REGOUT' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 37: Model 'RS_DSP2_MULT_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 38: Model 'RS_DSP2_MULT_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 39: Model 'RS_DSP2_MULTADD' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 40: Model 'RS_DSP2_MULTADD' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 41: Model 'RS_DSP2_MULTADD' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 42: Model 'RS_DSP2_MULTADD' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 43: Model 'RS_DSP2_MULTADD' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 44: Model 'RS_DSP2_MULTADD' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 45: Model 'RS_DSP2_MULTADD' input port 'feedback' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 46: Model 'RS_DSP2_MULTADD' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 47: Model 'RS_DSP2_MULTADD' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 48: Model 'RS_DSP2_MULTADD' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 49: Model 'RS_DSP2_MULTADD' input port 'load_acc' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 50: Model 'RS_DSP2_MULTADD_REGIN' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 51: Model 'RS_DSP2_MULTADD_REGIN' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 52: Model 'RS_DSP2_MULTADD_REGIN' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 53: Model 'RS_DSP2_MULTADD_REGIN' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 54: Model 'RS_DSP2_MULTADD_REGIN' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 55: Model 'RS_DSP2_MULTADD_REGIN' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 56: Model 'RS_DSP2_MULTADD_REGIN' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 57: Model 'RS_DSP2_MULTADD_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 58: Model 'RS_DSP2_MULTADD_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 59: Model 'RS_DSP2_MULTADD_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 60: Model 'RS_DSP2_MULTADD_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 61: Model 'RS_DSP2_MULTADD_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 62: Model 'RS_DSP2_MULTADD_REGOUT' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 63: Model 'RS_DSP2_MULTADD_REGOUT' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 64: Model 'RS_DSP2_MULTADD_REGOUT' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 65: Model 'RS_DSP2_MULTADD_REGOUT' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 66: Model 'RS_DSP2_MULTADD_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 67: Model 'RS_DSP2_MULTADD_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 68: Model 'RS_DSP2_MULTADD_REGIN_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 69: Model 'RS_DSP2_MULTADD_REGIN_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 70: Model 'RS_DSP2_MULTADD_REGIN_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 71: Model 'RS_DSP2_MULTADD_REGIN_REGOUT' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 72: Model 'RS_DSP2_MULTADD_REGIN_REGOUT' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 73: Model 'RS_DSP2_MULTADD_REGIN_REGOUT' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 74: Model 'RS_DSP2_MULTADD_REGIN_REGOUT' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 75: Model 'RS_DSP2_MULTADD_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 76: Model 'RS_DSP2_MULTADD_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 77: Model 'RS_DSP2_MULTACC' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 78: Model 'RS_DSP2_MULTACC' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 79: Model 'RS_DSP2_MULTACC' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 80: Model 'RS_DSP2_MULTACC' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 81: Model 'RS_DSP2_MULTACC' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 82: Model 'RS_DSP2_MULTACC' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 83: Model 'RS_DSP2_MULTACC' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 84: Model 'RS_DSP2_MULTACC' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 85: Model 'RS_DSP2_MULTACC' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 86: Model 'RS_DSP2_MULTACC_REGIN' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 87: Model 'RS_DSP2_MULTACC_REGIN' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 88: Model 'RS_DSP2_MULTACC_REGIN' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 89: Model 'RS_DSP2_MULTACC_REGIN' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 90: Model 'RS_DSP2_MULTACC_REGIN' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 91: Model 'RS_DSP2_MULTACC_REGIN' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 92: Model 'RS_DSP2_MULTACC_REGIN' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 93: Model 'RS_DSP2_MULTACC_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 94: Model 'RS_DSP2_MULTACC_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 95: Model 'RS_DSP2_MULTACC_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 96: Model 'RS_DSP2_MULTACC_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 97: Model 'RS_DSP2_MULTACC_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 98: Model 'RS_DSP2_MULTACC_REGOUT' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 99: Model 'RS_DSP2_MULTACC_REGOUT' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 100: Model 'RS_DSP2_MULTACC_REGOUT' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 101: Model 'RS_DSP2_MULTACC_REGOUT' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 102: Model 'RS_DSP2_MULTACC_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 103: Model 'RS_DSP2_MULTACC_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 104: Model 'RS_DSP2_MULTACC_REGIN_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 105: Model 'RS_DSP2_MULTACC_REGIN_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 106: Model 'RS_DSP2_MULTACC_REGIN_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 107: Model 'RS_DSP2_MULTACC_REGIN_REGOUT' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 108: Model 'RS_DSP2_MULTACC_REGIN_REGOUT' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 109: Model 'RS_DSP2_MULTACC_REGIN_REGOUT' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 110: Model 'RS_DSP2_MULTACC_REGIN_REGOUT' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 111: Model 'RS_DSP2_MULTACC_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 112: Model 'RS_DSP2_MULTACC_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 113: Model 'bram_phy' input port 'sc_in' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 114: Model 'bram_phy' input port 'scan_reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 115: Model 'bram_phy' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 116: Model 'bram_phy' output port 'sc_out' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 117: Model 'bram_phy' output port 'PL_DATA_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 118: Model 'bram_phy' output port 'PL_ADDR_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 119: Model 'bram_phy' output port 'PL_WEN_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 120: Model 'bram_phy' output port 'PL_CLK_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 121: Model 'bram_phy' output port 'PL_REN_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 122: Model 'bram_phy' output port 'PL_ENA_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 123: Model 'bram_phy' output port 'PL_INIT_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
mode 'io[physical]' is disabled in packing by user
mode 'iopad[default]' is disabled in packing by user
mode 'fle[physical]' is disabled in packing by user
mode 'fabric[default]' is disabled in packing by user
mode 'frac_logic[default]' is disabled in packing by user
mode 'dsp[physical]' is disabled in packing by user
mode 'bram[physical]' is disabled in packing by user
# Loading Architecture Description took 0.02 seconds (max_rss 11.0 MiB, delta_rss +1.9 MiB)
# Building complex block graph
Warning 124: io[0].scan_reset[0] unconnected pin in architecture.
Warning 125: io_output[0].reset[0] unconnected pin in architecture.
Warning 126: io_input[0].reset[0] unconnected pin in architecture.
Warning 127: ff[0].R[0] unconnected pin in architecture.
Warning 128: ff[0].R[0] unconnected pin in architecture.
Warning 129: clb[0].reset[0] unconnected pin in architecture.
Warning 130: clb[0].scan_reset[0] unconnected pin in architecture.
Warning 131: frac_logic[0].regchain[0] unconnected pin in architecture.
Warning 132: frac_logic[0].regchain[0] unconnected pin in architecture.
Warning 133: frac_logic[0].regchain[0] unconnected pin in architecture.
Warning 134: frac_logic[0].regchain[0] unconnected pin in architecture.
Warning 135: frac_logic[0].regchain[0] unconnected pin in architecture.
Warning 136: frac_logic[0].regchain[0] unconnected pin in architecture.
Warning 137: frac_logic[0].regchain[0] unconnected pin in architecture.
Warning 138: frac_logic[0].regchain[0] unconnected pin in architecture.
Warning 139: frac_logic[0].regchain[0] unconnected pin in architecture.
Warning 140: frac_logic[0].regchain[0] unconnected pin in architecture.
# Building complex block graph took 0.06 seconds (max_rss 18.6 MiB, delta_rss +7.6 MiB)
# Load circuit
Found constant-zero generator '$false'
Found constant-one generator '$true'
Found constant-zero generator '$undef'
# Load circuit took 0.00 seconds (max_rss 19.1 MiB, delta_rss +0.5 MiB)
# Clean circuit
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Swept input(s)      : 0
Swept output(s)     : 0 (0 dangling, 0 constant)
Swept net(s)        : 2
Swept block(s)      : 2
Constant Pins Marked: 0
# Clean circuit took 0.00 seconds (max_rss 19.1 MiB, delta_rss +0.0 MiB)
# Compress circuit
# Compress circuit took 0.00 seconds (max_rss 19.1 MiB, delta_rss +0.0 MiB)
# Verify circuit
# Verify circuit took 0.00 seconds (max_rss 19.1 MiB, delta_rss +0.0 MiB)
Circuit Statistics:
  Blocks: 111
    .input :       3
    .output:       2
    0-LUT  :       1
    6-LUT  :      56
    dffsre :      49
  Nets  : 109
    Avg Fanout:     4.4
    Max Fanout:   123.0
    Min Fanout:     1.0
  Netlist Clocks: 1
# Build Timing Graph
  Timing Graph Nodes: 587
  Timing Graph Edges: 954
  Timing Graph Levels: 8
# Build Timing Graph took 0.00 seconds (max_rss 19.1 MiB, delta_rss +0.0 MiB)
Netlist contains 1 clocks
  Netlist Clock 'clock0' Fanout: 49 pins (8.3%), 49 blocks (44.1%)
# Load Timing Constraints
Warning 141: set_input_delay command matched but was not applied to primary output 'TxD'
Warning 142: set_input_delay command matched but was not applied to primary output 'Txd_busy'
Warning 143: set_output_delay command matched but was not applied to primary input 'clock0'
Warning 144: set_output_delay command matched but was not applied to primary input 'enable'
Warning 145: set_output_delay command matched but was not applied to primary input 'RxD'

Applied 3 SDC commands from 'uart_protocol_openfpga.sdc'
Timing constraints created 1 clocks
  Constrained Clock 'clock0' Source: 'clock0.inpad[0]'

# Load Timing Constraints took 0.00 seconds (max_rss 19.5 MiB, delta_rss +0.2 MiB)
Timing analysis: ON
Circuit netlist file: uart_protocol_post_synth.net
Circuit placement file: uart_protocol_post_synth.place
Circuit routing file: uart_protocol_post_synth.route
Circuit SDC file: uart_protocol_openfpga.sdc

Packer: ENABLED
Placer: ENABLED
Router: ENABLED
Analysis: ENABLED

NetlistOpts.abosrb_buffer_luts            : false
NetlistOpts.sweep_dangling_primary_ios    : true
NetlistOpts.sweep_dangling_nets           : true
NetlistOpts.sweep_dangling_blocks         : true
NetlistOpts.sweep_constant_primary_outputs: false

PackerOpts.allow_unrelated_clustering: auto
PackerOpts.alpha_clustering: 0.750000
PackerOpts.beta_clustering: 0.900000
PackerOpts.cluster_seed_type: BLEND2
PackerOpts.connection_driven: true
PackerOpts.global_clocks: true
PackerOpts.hill_climbing_flag: false
PackerOpts.inter_cluster_net_delay: 1.000000
PackerOpts.timing_driven: true
PackerOpts.target_external_pin_util: auto
PlacerOpts.place_freq: PLACE_ONCE
PlacerOpts.place_algorithm: PATH_TIMING_DRIVEN_PLACE
PlacerOpts.pad_loc_type: FREE
PlacerOpts.place_cost_exp: 1.000000
PlacerOpts.place_chan_width: 180
PlacerOpts.inner_loop_recompute_divider: 0
PlacerOpts.recompute_crit_iter: 1
PlacerOpts.timing_tradeoff: 0.500000
PlacerOpts.td_place_exp_first: 1.000000
PlacerOpts.td_place_exp_last: 8.000000
PlaceOpts.seed: 1
AnnealSched.type: AUTO_SCHED
AnnealSched.inner_num: 1.000000

RouterOpts.route_type: DETAILED
RouterOpts.router_algorithm: TIMING_DRIVEN
RouterOpts.base_cost_type: DELAY_NORMALIZED_LENGTH
RouterOpts.fixed_channel_width: 180
RouterOpts.trim_empty_chan: false
RouterOpts.trim_obs_chan: false
RouterOpts.acc_fac: 1.000000
RouterOpts.bb_factor: 3
RouterOpts.bend_cost: 0.000000
RouterOpts.first_iter_pres_fac: 0.000000
RouterOpts.initial_pres_fac: 0.500000
RouterOpts.pres_fac_mult: 1.300000
RouterOpts.max_router_iterations: 50
RouterOpts.min_incremental_reroute_fanout: 16
RouterOpts.astar_fac: 1.200000
RouterOpts.criticality_exp: 1.000000
RouterOpts.max_criticality: 0.990000
RouterOpts.routing_failure_predictor = SAFE
RouterOpts.routing_budgets_algorithm = DISABLE

AnalysisOpts.gen_post_synthesis_netlist: false

RoutingArch.directionality: UNI_DIRECTIONAL
RoutingArch.switch_block_type: WILTON
RoutingArch.Fs: 3

# Load Packing
Begin loading packed FPGA netlist file.
Netlist generated from file 'uart_protocol_post_synth.net'.
Detected 1 constant generators (to see names run with higher pack verbosity)
Finished loading packed FPGA netlist file (took 0.03 seconds).
# Load Packing took 0.03 seconds (max_rss 20.7 MiB, delta_rss +1.1 MiB)
Warning 146: Netlist contains 0 global net to non-global architecture pin connections

Netlist num_nets: 72
Netlist num_blocks: 14
Netlist EMPTY blocks: 0.
Netlist io blocks: 5.
Netlist clb blocks: 9.
Netlist dsp blocks: 0.
Netlist bram blocks: 0.
Netlist inputs pins: 3
Netlist output pins: 2

# Create Device
## Build Device Grid
Warning 147: Ambiguous block type specification at grid location (0,0). Existing block type 'io_bottom' at (0,0) has the same priority (100) as new overlapping type 'io_left'. The last specification will apply.
Warning 148: Ambiguous block type specification at grid location (0,67). Existing block type 'io_top' at (0,67) has the same priority (100) as new overlapping type 'io_left'. The last specification will apply.
Warning 149: Ambiguous block type specification at grid location (79,0). Existing block type 'io_bottom' at (79,0) has the same priority (100) as new overlapping type 'io_right'. The last specification will apply.
Warning 150: Ambiguous block type specification at grid location (79,67). Existing block type 'io_top' at (79,67) has the same priority (100) as new overlapping type 'io_right'. The last specification will apply.
FPGA sized to 80 x 68: 5440 grid tiles (78x66)

Resource usage...
	Netlist
		5	blocks of type: io
	Architecture
		1560	blocks of type: io_top
		1320	blocks of type: io_right
		1560	blocks of type: io_bottom
		1320	blocks of type: io_left
	Netlist
		9	blocks of type: clb
	Architecture
		3498	blocks of type: clb
	Netlist
		0	blocks of type: dsp
	Architecture
		286	blocks of type: dsp
	Netlist
		0	blocks of type: bram
	Architecture
		132	blocks of type: bram

Device Utilization: 0.00 (target 1.00)
	Physical Tile io_top:
	Block Utilization: 0.00 Logical Block: io
	Physical Tile io_right:
	Block Utilization: 0.00 Logical Block: io
	Physical Tile io_bottom:
	Block Utilization: 0.00 Logical Block: io
	Physical Tile io_left:
	Block Utilization: 0.00 Logical Block: io
	Physical Tile clb:
	Block Utilization: 0.00 Logical Block: clb
	Physical Tile dsp:
	Block Utilization: 0.00 Logical Block: dsp
	Physical Tile bram:
	Block Utilization: 0.00 Logical Block: bram

## Build Device Grid took 0.00 seconds (max_rss 20.8 MiB, delta_rss +0.0 MiB)
## Build tileable routing resource graph
X-direction routing channel width is 180
Y-direction routing channel width is 180
Warning 151: Sized nonsensical R=0 transistor to minimum width
Warning 152: Sized nonsensical R=0 transistor to minimum width
Warning 153: Sized nonsensical R=0 transistor to minimum width
Warning 154: Sized nonsensical R=0 transistor to minimum width
## Build tileable routing resource graph took 60.46 seconds (max_rss 796.6 MiB, delta_rss +775.8 MiB)
  RR Graph Nodes: 1485668
  RR Graph Edges: 10163507
# Create Device took 60.65 seconds (max_rss 799.5 MiB, delta_rss +778.8 MiB)

# Load Placement
# Load Placement took 0.04 seconds (max_rss 799.5 MiB, delta_rss +0.0 MiB)

# Routing
## Build tileable routing resource graph
X-direction routing channel width is 180
Y-direction routing channel width is 180
Warning 155: Sized nonsensical R=0 transistor to minimum width
Warning 156: Sized nonsensical R=0 transistor to minimum width
Warning 157: Sized nonsensical R=0 transistor to minimum width
Warning 158: Sized nonsensical R=0 transistor to minimum width
## Build tileable routing resource graph took 58.68 seconds (max_rss 799.5 MiB, delta_rss +0.0 MiB)
  RR Graph Nodes: 1485668
  RR Graph Edges: 10163507
Confirming router algorithm: TIMING_DRIVEN.
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
Iter   Time    pres  BBs    Heap  Re-Rtd  Re-Rtd Overused RR Nodes      Wirelength      CPD       sTNS       sWNS       hTNS       hWNS Est Succ
      (sec)     fac Updt    push    Nets   Conns                                       (ns)       (ns)       (ns)       (ns)       (ns)     Iter
---- ------ ------- ---- ------- ------- ------- ----------------- --------------- -------- ---------- ---------- ---------- ---------- --------
   1    0.1     0.0    0  116935      71     113      38 ( 0.003%)     923 ( 0.0%)    6.608      0.000      0.000      0.000      0.000      N/A
   2    0.0     0.5    4    9080      44      64      18 ( 0.001%)     885 ( 0.0%)    6.608      0.000      0.000      0.000      0.000      N/A
   3    0.0     0.6    0    4079      27      33      10 ( 0.001%)     880 ( 0.0%)    6.608      0.000      0.000      0.000      0.000      N/A
   4    0.0     0.8    0    2588      16      22       9 ( 0.001%)     882 ( 0.0%)    6.608      0.000      0.000      0.000      0.000      N/A
   5    0.0     1.1    0    3161      16      21       6 ( 0.000%)     881 ( 0.0%)    6.608      0.000      0.000      0.000      0.000      N/A
   6    0.0     1.4    0    2632      10      13       4 ( 0.000%)     886 ( 0.0%)    6.608      0.000      0.000      0.000      0.000      N/A
   7    0.0     1.9    0    2204       8       9       4 ( 0.000%)     882 ( 0.0%)    6.608      0.000      0.000      0.000      0.000      N/A
   8    0.0     2.4    0    2668       7       7       5 ( 0.000%)     886 ( 0.0%)    6.608      0.000      0.000      0.000      0.000      N/A
   9    0.0     3.1    0    3391       8       9       3 ( 0.000%)     900 ( 0.0%)    6.608      0.000      0.000      0.000      0.000      N/A
  10    0.0     4.1    0    2434       5       6       1 ( 0.000%)     904 ( 0.0%)    6.608      0.000      0.000      0.000      0.000       20
  11    0.0     5.3    1     999       2       2       1 ( 0.000%)     909 ( 0.0%)    6.608      0.000      0.000      0.000      0.000       12
  12    0.0     6.9    0    1551       2       5       2 ( 0.000%)     906 ( 0.0%)    6.608      0.000      0.000      0.000      0.000       11
  13    0.0     9.0    0    2100       3       3       0 ( 0.000%)     912 ( 0.0%)    6.608      0.000      0.000      0.000      0.000       12
Restoring best routing
Critical path: 6.60797 ns
Successfully routed after 13 routing iterations.
Router Stats: total_nets_routed: 219 total_connections_routed: 307 total_heap_pushes: 153822 total_heap_pops: 23614
# Routing took 59.52 seconds (max_rss 845.1 MiB, delta_rss +45.6 MiB)

Checking to ensure routing is legal...
Completed routing consistency check successfully.

Serial number (magic cookie) for the routing is: 10987405
Circuit successfully routed with a channel width factor of 180.

Average number of bends per net: 2.59155  Maximum # of bends: 33

Number of global nets: 1
Number of routed nets (nonglobal): 71
Wire length results (in units of 1 clb segments)...
	Total wirelength: 912, average net length: 12.8451
	Maximum net length: 119

Wire length results in terms of physical segments...
	Total wiring segments used: 312, average wire segments per net: 4.39437
	Maximum segments used by a net: 44
	Total local nets with reserved CLB opins: 0

Routing channel utilization histogram:
[        1:      inf)     0 ( 0.0%) |
[      0.9:        1)     0 ( 0.0%) |
[      0.8:      0.9)     0 ( 0.0%) |
[      0.7:      0.8)     0 ( 0.0%) |
[      0.5:      0.6)     0 ( 0.0%) |
[      0.4:      0.5)     0 ( 0.0%) |
[      0.3:      0.4)     0 ( 0.0%) |
[      0.2:      0.3)     0 ( 0.0%) |
[      0.1:      0.2)     8 ( 0.1%) |
[        0:      0.1) 10578 (99.9%) |*********************************************
Maximum routing channel utilization:      0.17 at (16,19)

X - Directed channels:   j max occ ave occ capacity
                      ---- ------- ------- --------
                         0       6   0.400      180
                         1       1   0.100      180
                         2       0   0.000      180
                         3       0   0.000      180
                         4       1   0.050      180
                         5       0   0.000      180
                         6       1   0.100      180
                         7       0   0.000      180
                         8       0   0.000      180
                         9       0   0.000      180
                        10       0   0.000      180
                        11       0   0.000      180
                        12       0   0.000      180
                        13       2   0.150      180
                        14       0   0.000      180
                        15       3   0.250      180
                        16       1   0.050      180
                        17       8   0.625      180
                        18      26   1.788      180
                        19      31   1.700      180
                        20      12   0.600      180
                        21       2   0.200      180
                        22       1   0.050      180
                        23       0   0.000      180
                        24       0   0.000      180
                        25       0   0.000      180
                        26       0   0.000      180
                        27       0   0.000      180
                        28       0   0.000      180
                        29       0   0.000      180
                        30       0   0.000      180
                        31       0   0.000      180
                        32       0   0.000      180
                        33       0   0.000      180
                        34       0   0.000      180
                        35       0   0.000      180
                        36       0   0.000      180
                        37       0   0.000      180
                        38       0   0.000      180
                        39       0   0.000      180
                        40       0   0.000      180
                        41       0   0.000      180
                        42       0   0.000      180
                        43       0   0.000      180
                        44       0   0.000      180
                        45       0   0.000      180
                        46       0   0.000      180
                        47       0   0.000      180
                        48       0   0.000      180
                        49       0   0.000      180
                        50       0   0.000      180
                        51       0   0.000      180
                        52       0   0.000      180
                        53       0   0.000      180
                        54       0   0.000      180
                        55       0   0.000      180
                        56       0   0.000      180
                        57       0   0.000      180
                        58       0   0.000      180
                        59       0   0.000      180
                        60       0   0.000      180
                        61       0   0.000      180
                        62       0   0.000      180
                        63       0   0.000      180
                        64       0   0.000      180
                        65       0   0.000      180
                        66       0   0.000      180
Y - Directed channels:   i max occ ave occ capacity
                      ---- ------- ------- --------
                         0       0   0.000      180
                         1       0   0.000      180
                         2       0   0.000      180
                         3       0   0.000      180
                         4       0   0.000      180
                         5       0   0.000      180
                         6       2   0.074      180
                         7       3   0.294      180
                         8       0   0.000      180
                         9       2   0.132      180
                        10       0   0.000      180
                        11       1   0.015      180
                        12       2   0.235      180
                        13       3   0.529      180
                        14       2   0.368      180
                        15       3   0.147      180
                        16      29   1.412      180
                        17      26   1.676      180
                        18       4   0.221      180
                        19       2   0.074      180
                        20       0   0.000      180
                        21       3   0.191      180
                        22       0   0.000      180
                        23       1   0.059      180
                        24       2   0.074      180
                        25      17   0.706      180
                        26       1   0.015      180
                        27       0   0.000      180
                        28       1   0.059      180
                        29       0   0.000      180
                        30       0   0.000      180
                        31       0   0.000      180
                        32       0   0.000      180
                        33       0   0.000      180
                        34       0   0.000      180
                        35       0   0.000      180
                        36       0   0.000      180
                        37       0   0.000      180
                        38       0   0.000      180
                        39       0   0.000      180
                        40       0   0.000      180
                        41       0   0.000      180
                        42       0   0.000      180
                        43       0   0.000      180
                        44       0   0.000      180
                        45       0   0.000      180
                        46       0   0.000      180
                        47       0   0.000      180
                        48       0   0.000      180
                        49       0   0.000      180
                        50       0   0.000      180
                        51       0   0.000      180
                        52       0   0.000      180
                        53       0   0.000      180
                        54       0   0.000      180
                        55       0   0.000      180
                        56       0   0.000      180
                        57       0   0.000      180
                        58       0   0.000      180
                        59       0   0.000      180
                        60       0   0.000      180
                        61       0   0.000      180
                        62       0   0.000      180
                        63       0   0.000      180
                        64       0   0.000      180
                        65       0   0.000      180
                        66       0   0.000      180
                        67       0   0.000      180
                        68       0   0.000      180
                        69       0   0.000      180
                        70       0   0.000      180
                        71       0   0.000      180
                        72       0   0.000      180
                        73       0   0.000      180
                        74       0   0.000      180
                        75       0   0.000      180
                        76       0   0.000      180
                        77       0   0.000      180
                        78       0   0.000      180

Total tracks in x-direction: 12060, in y-direction: 14220

Logic area (in minimum width transistor areas, excludes I/Os and empty grid tiles)...
	Total logic block area (Warning, need to add pitch of routing to blocks with height > 3): 4.17573e+08
	Total used logic block area: 485046

Routing area (in minimum width transistor areas)...
	Total routing area: 6.96582e+07, per logic tile: 12804.8

Segment usage by type (index): type utilization
                               ---- -----------
                                  0     0.00029
                                  1    0.000518

Segment usage by length: length utilization
                         ------ -----------
                              1     0.00029
                              4    0.000518


Hold Worst Negative Slack (hWNS): 0 ns
Hold Total Negative Slack (hTNS): 0 ns

Hold slack histogram:
[  8.3e-10:  1.3e-09) 33 (44.0%) |************************************************
[  1.3e-09:  1.8e-09) 16 (21.3%) |***********************
[  1.8e-09:  2.2e-09) 21 (28.0%) |*******************************
[  2.2e-09:  2.7e-09)  3 ( 4.0%) |****
[  2.7e-09:  3.2e-09)  0 ( 0.0%) |
[  3.2e-09:  3.7e-09)  0 ( 0.0%) |
[  3.7e-09:  4.1e-09)  0 ( 0.0%) |
[  4.1e-09:  4.6e-09)  0 ( 0.0%) |
[  4.6e-09:  5.1e-09)  0 ( 0.0%) |
[  5.1e-09:  5.6e-09)  2 ( 2.7%) |***

Final critical path: 6.60797 ns, Fmax: 151.332 MHz
Setup Worst Negative Slack (sWNS): 0 ns
Setup Total Negative Slack (sTNS): 0 ns

Setup slack histogram:
[  1.9e-10:  7.3e-10)  2 ( 2.7%) |***
[  7.3e-10:  1.3e-09)  0 ( 0.0%) |
[  1.3e-09:  1.8e-09)  0 ( 0.0%) |
[  1.8e-09:  2.3e-09)  0 ( 0.0%) |
[  2.3e-09:  2.9e-09)  0 ( 0.0%) |
[  2.9e-09:  3.4e-09)  7 ( 9.3%) |***********
[  3.4e-09:    4e-09) 17 (22.7%) |***************************
[    4e-09:  4.5e-09) 30 (40.0%) |************************************************
[  4.5e-09:    5e-09)  2 ( 2.7%) |***
[    5e-09:  5.6e-09) 17 (22.7%) |***************************

Timing analysis took 0.0194882 seconds (0.0188522 STA, 0.000635982 slack) (14 full updates: 0 setup, 0 hold, 14 combined).
VPR suceeded
The entire flow of VPR took 121.19 seconds (max_rss 845.2 MiB)
Design uart_protocol is routed!##################################################Timing Analysis for design: uart_protocol##################################################Command: /nfs_cadtools/raptor/08_23_2022_08_00_01/bin/vpr /nfs_cadtools/raptor/08_23_2022_08_00_01/share/raptor/etc/devices/gemini/gemini_vpr.xml uart_protocol_post_synth.blif --sdc_file uart_protocol_openfpga.sdc --route_chan_width 180 --suppress_warnings check_rr_node_warnings.log,check_rr_node --clock_modeling ideal --timing_report_npaths 100 --absorb_buffer_luts off --constant_net_method route --timing_report_detail detailed --post_place_timing_report uart_protocol_post_place_timing.rpt --device 78x66 --allow_dangling_combinational_nodes on --analysisPath: /nfs_scratch/scratch/AE/Roman/open_source_design/uart_protocolChanged path to: /nfs_scratch/scratch/AE/Roman/open_source_design/uart_protocol/uart_protocolChanged path to: /nfs_scratch/scratch/AE/Roman/open_source_design/uart_protocolVPR FPGA Placement and Routing.
Version: 0.0.0+059a815e
Revision: 059a815e
Compiled: 2022-08-23T10:49:19
Compiler: GNU 9.4.0 on Linux-3.10.0-1160.62.1.el7.x86_64 x86_64
Build Info: Release VTR_ASSERT_LEVEL=2

University of Toronto
verilogtorouting.org
vtr-users@googlegroups.com
This is free open source code under MIT license.

VPR was run with the following command-line:
/nfs_cadtools/raptor/08_23_2022_08_00_01/bin/vpr /nfs_cadtools/raptor/08_23_2022_08_00_01/share/raptor/etc/devices/gemini/gemini_vpr.xml uart_protocol_post_synth.blif --sdc_file uart_protocol_openfpga.sdc --route_chan_width 180 --suppress_warnings check_rr_node_warnings.log,check_rr_node --clock_modeling ideal --timing_report_npaths 100 --absorb_buffer_luts off --constant_net_method route --timing_report_detail detailed --post_place_timing_report uart_protocol_post_place_timing.rpt --device 78x66 --allow_dangling_combinational_nodes on --analysis


Architecture file: /nfs_cadtools/raptor/08_23_2022_08_00_01/share/raptor/etc/devices/gemini/gemini_vpr.xml
Circuit name: uart_protocol_post_synth

# Loading Architecture Description
Warning 1: Model 'io' input port 'outpad' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 2: Model 'io' output port 'inpad' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 3: Model 'dsp_phy' input port 'sc_in' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 4: Model 'dsp_phy' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 5: Model 'dsp_phy' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 6: Model 'dsp_phy' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 7: Model 'dsp_phy' input port 'lreset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 8: Model 'dsp_phy' input port 'scan_reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 9: Model 'dsp_phy' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 10: Model 'dsp_phy' output port 'sc_out' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 11: Model 'dsp_phy' output port 'dly_b_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 12: Model 'dsp_phy' output port 'z_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 13: Model 'RS_DSP2' output port 'dly_b' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 14: Model 'RS_DSP2_MULT' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 15: Model 'RS_DSP2_MULT' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 16: Model 'RS_DSP2_MULT' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 17: Model 'RS_DSP2_MULT' input port 'feedback' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 18: Model 'RS_DSP2_MULT' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 19: Model 'RS_DSP2_MULT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 20: Model 'RS_DSP2_MULT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 21: Model 'RS_DSP2_MULT_REGIN' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 22: Model 'RS_DSP2_MULT_REGIN' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 23: Model 'RS_DSP2_MULT_REGIN' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 24: Model 'RS_DSP2_MULT_REGIN' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 25: Model 'RS_DSP2_MULT_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 26: Model 'RS_DSP2_MULT_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 27: Model 'RS_DSP2_MULT_REGOUT' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 28: Model 'RS_DSP2_MULT_REGOUT' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 29: Model 'RS_DSP2_MULT_REGOUT' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 30: Model 'RS_DSP2_MULT_REGOUT' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 31: Model 'RS_DSP2_MULT_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 32: Model 'RS_DSP2_MULT_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 33: Model 'RS_DSP2_MULT_REGIN_REGOUT' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 34: Model 'RS_DSP2_MULT_REGIN_REGOUT' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 35: Model 'RS_DSP2_MULT_REGIN_REGOUT' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 36: Model 'RS_DSP2_MULT_REGIN_REGOUT' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 37: Model 'RS_DSP2_MULT_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 38: Model 'RS_DSP2_MULT_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 39: Model 'RS_DSP2_MULTADD' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 40: Model 'RS_DSP2_MULTADD' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 41: Model 'RS_DSP2_MULTADD' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 42: Model 'RS_DSP2_MULTADD' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 43: Model 'RS_DSP2_MULTADD' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 44: Model 'RS_DSP2_MULTADD' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 45: Model 'RS_DSP2_MULTADD' input port 'feedback' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 46: Model 'RS_DSP2_MULTADD' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 47: Model 'RS_DSP2_MULTADD' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 48: Model 'RS_DSP2_MULTADD' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 49: Model 'RS_DSP2_MULTADD' input port 'load_acc' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 50: Model 'RS_DSP2_MULTADD_REGIN' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 51: Model 'RS_DSP2_MULTADD_REGIN' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 52: Model 'RS_DSP2_MULTADD_REGIN' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 53: Model 'RS_DSP2_MULTADD_REGIN' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 54: Model 'RS_DSP2_MULTADD_REGIN' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 55: Model 'RS_DSP2_MULTADD_REGIN' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 56: Model 'RS_DSP2_MULTADD_REGIN' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 57: Model 'RS_DSP2_MULTADD_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 58: Model 'RS_DSP2_MULTADD_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 59: Model 'RS_DSP2_MULTADD_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 60: Model 'RS_DSP2_MULTADD_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 61: Model 'RS_DSP2_MULTADD_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 62: Model 'RS_DSP2_MULTADD_REGOUT' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 63: Model 'RS_DSP2_MULTADD_REGOUT' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 64: Model 'RS_DSP2_MULTADD_REGOUT' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 65: Model 'RS_DSP2_MULTADD_REGOUT' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 66: Model 'RS_DSP2_MULTADD_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 67: Model 'RS_DSP2_MULTADD_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 68: Model 'RS_DSP2_MULTADD_REGIN_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 69: Model 'RS_DSP2_MULTADD_REGIN_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 70: Model 'RS_DSP2_MULTADD_REGIN_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 71: Model 'RS_DSP2_MULTADD_REGIN_REGOUT' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 72: Model 'RS_DSP2_MULTADD_REGIN_REGOUT' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 73: Model 'RS_DSP2_MULTADD_REGIN_REGOUT' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 74: Model 'RS_DSP2_MULTADD_REGIN_REGOUT' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 75: Model 'RS_DSP2_MULTADD_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 76: Model 'RS_DSP2_MULTADD_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 77: Model 'RS_DSP2_MULTACC' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 78: Model 'RS_DSP2_MULTACC' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 79: Model 'RS_DSP2_MULTACC' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 80: Model 'RS_DSP2_MULTACC' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 81: Model 'RS_DSP2_MULTACC' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 82: Model 'RS_DSP2_MULTACC' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 83: Model 'RS_DSP2_MULTACC' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 84: Model 'RS_DSP2_MULTACC' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 85: Model 'RS_DSP2_MULTACC' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 86: Model 'RS_DSP2_MULTACC_REGIN' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 87: Model 'RS_DSP2_MULTACC_REGIN' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 88: Model 'RS_DSP2_MULTACC_REGIN' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 89: Model 'RS_DSP2_MULTACC_REGIN' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 90: Model 'RS_DSP2_MULTACC_REGIN' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 91: Model 'RS_DSP2_MULTACC_REGIN' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 92: Model 'RS_DSP2_MULTACC_REGIN' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 93: Model 'RS_DSP2_MULTACC_REGIN' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 94: Model 'RS_DSP2_MULTACC_REGIN' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 95: Model 'RS_DSP2_MULTACC_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 96: Model 'RS_DSP2_MULTACC_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 97: Model 'RS_DSP2_MULTACC_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 98: Model 'RS_DSP2_MULTACC_REGOUT' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 99: Model 'RS_DSP2_MULTACC_REGOUT' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 100: Model 'RS_DSP2_MULTACC_REGOUT' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 101: Model 'RS_DSP2_MULTACC_REGOUT' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 102: Model 'RS_DSP2_MULTACC_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 103: Model 'RS_DSP2_MULTACC_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 104: Model 'RS_DSP2_MULTACC_REGIN_REGOUT' input port 'round' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 105: Model 'RS_DSP2_MULTACC_REGIN_REGOUT' input port 'shift_right' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 106: Model 'RS_DSP2_MULTACC_REGIN_REGOUT' input port 'saturate_enable' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 107: Model 'RS_DSP2_MULTACC_REGIN_REGOUT' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 108: Model 'RS_DSP2_MULTACC_REGIN_REGOUT' input port 'register_inputs' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 109: Model 'RS_DSP2_MULTACC_REGIN_REGOUT' input port 'output_select' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 110: Model 'RS_DSP2_MULTACC_REGIN_REGOUT' input port 'f_mode' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 111: Model 'RS_DSP2_MULTACC_REGIN_REGOUT' input port 'unsigned_b' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 112: Model 'RS_DSP2_MULTACC_REGIN_REGOUT' input port 'unsigned_a' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 113: Model 'bram_phy' input port 'sc_in' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 114: Model 'bram_phy' input port 'scan_reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 115: Model 'bram_phy' input port 'reset' has no timing specification (no clock specified to create a sequential input port, not combinationally connected to any outputs, not a clock input)
Warning 116: Model 'bram_phy' output port 'sc_out' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 117: Model 'bram_phy' output port 'PL_DATA_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 118: Model 'bram_phy' output port 'PL_ADDR_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 119: Model 'bram_phy' output port 'PL_WEN_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 120: Model 'bram_phy' output port 'PL_CLK_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 121: Model 'bram_phy' output port 'PL_REN_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 122: Model 'bram_phy' output port 'PL_ENA_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
Warning 123: Model 'bram_phy' output port 'PL_INIT_o' has no timing specification (no clock specified to create a sequential output port, not combinationally connected to any inputs, not a clock output)
mode 'io[physical]' is disabled in packing by user
mode 'iopad[default]' is disabled in packing by user
mode 'fle[physical]' is disabled in packing by user
mode 'fabric[default]' is disabled in packing by user
mode 'frac_logic[default]' is disabled in packing by user
mode 'dsp[physical]' is disabled in packing by user
mode 'bram[physical]' is disabled in packing by user
# Loading Architecture Description took 0.02 seconds (max_rss 11.0 MiB, delta_rss +1.9 MiB)
# Building complex block graph
Warning 124: io[0].scan_reset[0] unconnected pin in architecture.
Warning 125: io_output[0].reset[0] unconnected pin in architecture.
Warning 126: io_input[0].reset[0] unconnected pin in architecture.
Warning 127: ff[0].R[0] unconnected pin in architecture.
Warning 128: ff[0].R[0] unconnected pin in architecture.
Warning 129: clb[0].reset[0] unconnected pin in architecture.
Warning 130: clb[0].scan_reset[0] unconnected pin in architecture.
Warning 131: frac_logic[0].regchain[0] unconnected pin in architecture.
Warning 132: frac_logic[0].regchain[0] unconnected pin in architecture.
Warning 133: frac_logic[0].regchain[0] unconnected pin in architecture.
Warning 134: frac_logic[0].regchain[0] unconnected pin in architecture.
Warning 135: frac_logic[0].regchain[0] unconnected pin in architecture.
Warning 136: frac_logic[0].regchain[0] unconnected pin in architecture.
Warning 137: frac_logic[0].regchain[0] unconnected pin in architecture.
Warning 138: frac_logic[0].regchain[0] unconnected pin in architecture.
Warning 139: frac_logic[0].regchain[0] unconnected pin in architecture.
Warning 140: frac_logic[0].regchain[0] unconnected pin in architecture.
# Building complex block graph took 0.06 seconds (max_rss 18.6 MiB, delta_rss +7.6 MiB)
# Load circuit
Found constant-zero generator '$false'
Found constant-one generator '$true'
Found constant-zero generator '$undef'
# Load circuit took 0.00 seconds (max_rss 19.1 MiB, delta_rss +0.5 MiB)
# Clean circuit
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Inferred    0 additional primitive pins as constant generators since they have no combinationally connected inputs
Inferred    0 additional primitive pins as constant generators due to constant inputs
Swept input(s)      : 0
Swept output(s)     : 0 (0 dangling, 0 constant)
Swept net(s)        : 2
Swept block(s)      : 2
Constant Pins Marked: 0
# Clean circuit took 0.00 seconds (max_rss 19.1 MiB, delta_rss +0.0 MiB)
# Compress circuit
# Compress circuit took 0.00 seconds (max_rss 19.1 MiB, delta_rss +0.0 MiB)
# Verify circuit
# Verify circuit took 0.00 seconds (max_rss 19.1 MiB, delta_rss +0.0 MiB)
Circuit Statistics:
  Blocks: 111
    .input :       3
    .output:       2
    0-LUT  :       1
    6-LUT  :      56
    dffsre :      49
  Nets  : 109
    Avg Fanout:     4.4
    Max Fanout:   123.0
    Min Fanout:     1.0
  Netlist Clocks: 1
# Build Timing Graph
  Timing Graph Nodes: 587
  Timing Graph Edges: 954
  Timing Graph Levels: 8
# Build Timing Graph took 0.00 seconds (max_rss 19.1 MiB, delta_rss +0.0 MiB)
Netlist contains 1 clocks
  Netlist Clock 'clock0' Fanout: 49 pins (8.3%), 49 blocks (44.1%)
# Load Timing Constraints
Warning 141: set_input_delay command matched but was not applied to primary output 'TxD'
Warning 142: set_input_delay command matched but was not applied to primary output 'Txd_busy'
Warning 143: set_output_delay command matched but was not applied to primary input 'clock0'
Warning 144: set_output_delay command matched but was not applied to primary input 'enable'
Warning 145: set_output_delay command matched but was not applied to primary input 'RxD'

Applied 3 SDC commands from 'uart_protocol_openfpga.sdc'
Timing constraints created 1 clocks
  Constrained Clock 'clock0' Source: 'clock0.inpad[0]'

# Load Timing Constraints took 0.00 seconds (max_rss 19.5 MiB, delta_rss +0.2 MiB)
Timing analysis: ON
Circuit netlist file: uart_protocol_post_synth.net
Circuit placement file: uart_protocol_post_synth.place
Circuit routing file: uart_protocol_post_synth.route
Circuit SDC file: uart_protocol_openfpga.sdc

Packer: ENABLED
Placer: ENABLED
Router: ENABLED
Analysis: ENABLED

NetlistOpts.abosrb_buffer_luts            : false
NetlistOpts.sweep_dangling_primary_ios    : true
NetlistOpts.sweep_dangling_nets           : true
NetlistOpts.sweep_dangling_blocks         : true
NetlistOpts.sweep_constant_primary_outputs: false

PackerOpts.allow_unrelated_clustering: auto
PackerOpts.alpha_clustering: 0.750000
PackerOpts.beta_clustering: 0.900000
PackerOpts.cluster_seed_type: BLEND2
PackerOpts.connection_driven: true
PackerOpts.global_clocks: true
PackerOpts.hill_climbing_flag: false
PackerOpts.inter_cluster_net_delay: 1.000000
PackerOpts.timing_driven: true
PackerOpts.target_external_pin_util: auto
PlacerOpts.place_freq: PLACE_ONCE
PlacerOpts.place_algorithm: PATH_TIMING_DRIVEN_PLACE
PlacerOpts.pad_loc_type: FREE
PlacerOpts.place_cost_exp: 1.000000
PlacerOpts.place_chan_width: 180
PlacerOpts.inner_loop_recompute_divider: 0
PlacerOpts.recompute_crit_iter: 1
PlacerOpts.timing_tradeoff: 0.500000
PlacerOpts.td_place_exp_first: 1.000000
PlacerOpts.td_place_exp_last: 8.000000
PlaceOpts.seed: 1
AnnealSched.type: AUTO_SCHED
AnnealSched.inner_num: 1.000000

RouterOpts.route_type: DETAILED
RouterOpts.router_algorithm: TIMING_DRIVEN
RouterOpts.base_cost_type: DELAY_NORMALIZED_LENGTH
RouterOpts.fixed_channel_width: 180
RouterOpts.trim_empty_chan: false
RouterOpts.trim_obs_chan: false
RouterOpts.acc_fac: 1.000000
RouterOpts.bb_factor: 3
RouterOpts.bend_cost: 0.000000
RouterOpts.first_iter_pres_fac: 0.000000
RouterOpts.initial_pres_fac: 0.500000
RouterOpts.pres_fac_mult: 1.300000
RouterOpts.max_router_iterations: 50
RouterOpts.min_incremental_reroute_fanout: 16
RouterOpts.astar_fac: 1.200000
RouterOpts.criticality_exp: 1.000000
RouterOpts.max_criticality: 0.990000
RouterOpts.routing_failure_predictor = SAFE
RouterOpts.routing_budgets_algorithm = DISABLE

AnalysisOpts.gen_post_synthesis_netlist: false

RoutingArch.directionality: UNI_DIRECTIONAL
RoutingArch.switch_block_type: WILTON
RoutingArch.Fs: 3

# Load Packing
Begin loading packed FPGA netlist file.
Netlist generated from file 'uart_protocol_post_synth.net'.
Detected 1 constant generators (to see names run with higher pack verbosity)
Finished loading packed FPGA netlist file (took 0.02 seconds).
# Load Packing took 0.03 seconds (max_rss 20.7 MiB, delta_rss +1.1 MiB)
Warning 146: Netlist contains 0 global net to non-global architecture pin connections

Netlist num_nets: 72
Netlist num_blocks: 14
Netlist EMPTY blocks: 0.
Netlist io blocks: 5.
Netlist clb blocks: 9.
Netlist dsp blocks: 0.
Netlist bram blocks: 0.
Netlist inputs pins: 3
Netlist output pins: 2

# Create Device
## Build Device Grid
Warning 147: Ambiguous block type specification at grid location (0,0). Existing block type 'io_bottom' at (0,0) has the same priority (100) as new overlapping type 'io_left'. The last specification will apply.
Warning 148: Ambiguous block type specification at grid location (0,67). Existing block type 'io_top' at (0,67) has the same priority (100) as new overlapping type 'io_left'. The last specification will apply.
Warning 149: Ambiguous block type specification at grid location (79,0). Existing block type 'io_bottom' at (79,0) has the same priority (100) as new overlapping type 'io_right'. The last specification will apply.
Warning 150: Ambiguous block type specification at grid location (79,67). Existing block type 'io_top' at (79,67) has the same priority (100) as new overlapping type 'io_right'. The last specification will apply.
FPGA sized to 80 x 68: 5440 grid tiles (78x66)

Resource usage...
	Netlist
		5	blocks of type: io
	Architecture
		1560	blocks of type: io_top
		1320	blocks of type: io_right
		1560	blocks of type: io_bottom
		1320	blocks of type: io_left
	Netlist
		9	blocks of type: clb
	Architecture
		3498	blocks of type: clb
	Netlist
		0	blocks of type: dsp
	Architecture
		286	blocks of type: dsp
	Netlist
		0	blocks of type: bram
	Architecture
		132	blocks of type: bram

Device Utilization: 0.00 (target 1.00)
	Physical Tile io_top:
	Block Utilization: 0.00 Logical Block: io
	Physical Tile io_right:
	Block Utilization: 0.00 Logical Block: io
	Physical Tile io_bottom:
	Block Utilization: 0.00 Logical Block: io
	Physical Tile io_left:
	Block Utilization: 0.00 Logical Block: io
	Physical Tile clb:
	Block Utilization: 0.00 Logical Block: clb
	Physical Tile dsp:
	Block Utilization: 0.00 Logical Block: dsp
	Physical Tile bram:
	Block Utilization: 0.00 Logical Block: bram

## Build Device Grid took 0.00 seconds (max_rss 20.8 MiB, delta_rss +0.0 MiB)
## Build tileable routing resource graph
X-direction routing channel width is 180
Y-direction routing channel width is 180
Warning 151: Sized nonsensical R=0 transistor to minimum width
Warning 152: Sized nonsensical R=0 transistor to minimum width
Warning 153: Sized nonsensical R=0 transistor to minimum width
Warning 154: Sized nonsensical R=0 transistor to minimum width
## Build tileable routing resource graph took 56.31 seconds (max_rss 796.6 MiB, delta_rss +775.8 MiB)
  RR Graph Nodes: 1485668
  RR Graph Edges: 10163507
# Create Device took 56.50 seconds (max_rss 799.5 MiB, delta_rss +778.8 MiB)

# Load Placement
# Load Placement took 0.04 seconds (max_rss 799.5 MiB, delta_rss +0.0 MiB)

# Load Routing
Begin loading FPGA routing file.
Finished loading route file
# Load Routing took 0.11 seconds (max_rss 839.2 MiB, delta_rss +39.7 MiB)

Checking to ensure routing is legal...
Completed routing consistency check successfully.

Serial number (magic cookie) for the routing is: 10987405
Circuit successfully routed with a channel width factor of 180.

Average number of bends per net: 2.59155  Maximum # of bends: 33

Number of global nets: 1
Number of routed nets (nonglobal): 71
Wire length results (in units of 1 clb segments)...
	Total wirelength: 912, average net length: 12.8451
	Maximum net length: 119

Wire length results in terms of physical segments...
	Total wiring segments used: 312, average wire segments per net: 4.39437
	Maximum segments used by a net: 44
	Total local nets with reserved CLB opins: 0

Routing channel utilization histogram:
[        1:      inf)     0 ( 0.0%) |
[      0.9:        1)     0 ( 0.0%) |
[      0.8:      0.9)     0 ( 0.0%) |
[      0.7:      0.8)     0 ( 0.0%) |
[      0.5:      0.6)     0 ( 0.0%) |
[      0.4:      0.5)     0 ( 0.0%) |
[      0.3:      0.4)     0 ( 0.0%) |
[      0.2:      0.3)     0 ( 0.0%) |
[      0.1:      0.2)     8 ( 0.1%) |
[        0:      0.1) 10578 (99.9%) |*********************************************
Maximum routing channel utilization:      0.17 at (16,19)

X - Directed channels:   j max occ ave occ capacity
                      ---- ------- ------- --------
                         0       6   0.400      180
                         1       1   0.100      180
                         2       0   0.000      180
                         3       0   0.000      180
                         4       1   0.050      180
                         5       0   0.000      180
                         6       1   0.100      180
                         7       0   0.000      180
                         8       0   0.000      180
                         9       0   0.000      180
                        10       0   0.000      180
                        11       0   0.000      180
                        12       0   0.000      180
                        13       2   0.150      180
                        14       0   0.000      180
                        15       3   0.250      180
                        16       1   0.050      180
                        17       8   0.625      180
                        18      26   1.788      180
                        19      31   1.700      180
                        20      12   0.600      180
                        21       2   0.200      180
                        22       1   0.050      180
                        23       0   0.000      180
                        24       0   0.000      180
                        25       0   0.000      180
                        26       0   0.000      180
                        27       0   0.000      180
                        28       0   0.000      180
                        29       0   0.000      180
                        30       0   0.000      180
                        31       0   0.000      180
                        32       0   0.000      180
                        33       0   0.000      180
                        34       0   0.000      180
                        35       0   0.000      180
                        36       0   0.000      180
                        37       0   0.000      180
                        38       0   0.000      180
                        39       0   0.000      180
                        40       0   0.000      180
                        41       0   0.000      180
                        42       0   0.000      180
                        43       0   0.000      180
                        44       0   0.000      180
                        45       0   0.000      180
                        46       0   0.000      180
                        47       0   0.000      180
                        48       0   0.000      180
                        49       0   0.000      180
                        50       0   0.000      180
                        51       0   0.000      180
                        52       0   0.000      180
                        53       0   0.000      180
                        54       0   0.000      180
                        55       0   0.000      180
                        56       0   0.000      180
                        57       0   0.000      180
                        58       0   0.000      180
                        59       0   0.000      180
                        60       0   0.000      180
                        61       0   0.000      180
                        62       0   0.000      180
                        63       0   0.000      180
                        64       0   0.000      180
                        65       0   0.000      180
                        66       0   0.000      180
Y - Directed channels:   i max occ ave occ capacity
                      ---- ------- ------- --------
                         0       0   0.000      180
                         1       0   0.000      180
                         2       0   0.000      180
                         3       0   0.000      180
                         4       0   0.000      180
                         5       0   0.000      180
                         6       2   0.074      180
                         7       3   0.294      180
                         8       0   0.000      180
                         9       2   0.132      180
                        10       0   0.000      180
                        11       1   0.015      180
                        12       2   0.235      180
                        13       3   0.529      180
                        14       2   0.368      180
                        15       3   0.147      180
                        16      29   1.412      180
                        17      26   1.676      180
                        18       4   0.221      180
                        19       2   0.074      180
                        20       0   0.000      180
                        21       3   0.191      180
                        22       0   0.000      180
                        23       1   0.059      180
                        24       2   0.074      180
                        25      17   0.706      180
                        26       1   0.015      180
                        27       0   0.000      180
                        28       1   0.059      180
                        29       0   0.000      180
                        30       0   0.000      180
                        31       0   0.000      180
                        32       0   0.000      180
                        33       0   0.000      180
                        34       0   0.000      180
                        35       0   0.000      180
                        36       0   0.000      180
                        37       0   0.000      180
                        38       0   0.000      180
                        39       0   0.000      180
                        40       0   0.000      180
                        41       0   0.000      180
                        42       0   0.000      180
                        43       0   0.000      180
                        44       0   0.000      180
                        45       0   0.000      180
                        46       0   0.000      180
                        47       0   0.000      180
                        48       0   0.000      180
                        49       0   0.000      180
                        50       0   0.000      180
                        51       0   0.000      180
                        52       0   0.000      180
                        53       0   0.000      180
                        54       0   0.000      180
                        55       0   0.000      180
                        56       0   0.000      180
                        57       0   0.000      180
                        58       0   0.000      180
                        59       0   0.000      180
                        60       0   0.000      180
                        61       0   0.000      180
                        62       0   0.000      180
                        63       0   0.000      180
                        64       0   0.000      180
                        65       0   0.000      180
                        66       0   0.000      180
                        67       0   0.000      180
                        68       0   0.000      180
                        69       0   0.000      180
                        70       0   0.000      180
                        71       0   0.000      180
                        72       0   0.000      180
                        73       0   0.000      180
                        74       0   0.000      180
                        75       0   0.000      180
                        76       0   0.000      180
                        77       0   0.000      180
                        78       0   0.000      180

Total tracks in x-direction: 12060, in y-direction: 14220

Logic area (in minimum width transistor areas, excludes I/Os and empty grid tiles)...
	Total logic block area (Warning, need to add pitch of routing to blocks with height > 3): 4.17573e+08
	Total used logic block area: 485046

Routing area (in minimum width transistor areas)...
	Total routing area: 6.96582e+07, per logic tile: 12804.8

Segment usage by type (index): type utilization
                               ---- -----------
                                  0     0.00029
                                  1    0.000518

Segment usage by length: length utilization
                         ------ -----------
                              1     0.00029
                              4    0.000518


Hold Worst Negative Slack (hWNS): 0 ns
Hold Total Negative Slack (hTNS): 0 ns

Hold slack histogram:
[  8.3e-10:  1.3e-09) 33 (44.0%) |************************************************
[  1.3e-09:  1.8e-09) 16 (21.3%) |***********************
[  1.8e-09:  2.2e-09) 21 (28.0%) |*******************************
[  2.2e-09:  2.7e-09)  3 ( 4.0%) |****
[  2.7e-09:  3.2e-09)  0 ( 0.0%) |
[  3.2e-09:  3.7e-09)  0 ( 0.0%) |
[  3.7e-09:  4.1e-09)  0 ( 0.0%) |
[  4.1e-09:  4.6e-09)  0 ( 0.0%) |
[  4.6e-09:  5.1e-09)  0 ( 0.0%) |
[  5.1e-09:  5.6e-09)  2 ( 2.7%) |***

Final critical path: 6.60797 ns, Fmax: 151.332 MHz
Setup Worst Negative Slack (sWNS): 0 ns
Setup Total Negative Slack (sTNS): 0 ns

Setup slack histogram:
[  1.9e-10:  7.3e-10)  2 ( 2.7%) |***
[  7.3e-10:  1.3e-09)  0 ( 0.0%) |
[  1.3e-09:  1.8e-09)  0 ( 0.0%) |
[  1.8e-09:  2.3e-09)  0 ( 0.0%) |
[  2.3e-09:  2.9e-09)  0 ( 0.0%) |
[  2.9e-09:  3.4e-09)  7 ( 9.3%) |***********
[  3.4e-09:    4e-09) 17 (22.7%) |***************************
[    4e-09:  4.5e-09) 30 (40.0%) |************************************************
[  4.5e-09:    5e-09)  2 ( 2.7%) |***
[    5e-09:  5.6e-09) 17 (22.7%) |***************************

Timing analysis took 0.00951557 seconds (0.00940271 STA, 0.000112857 slack) (2 full updates: 0 setup, 0 hold, 2 combined).
VPR suceeded
The entire flow of VPR took 57.63 seconds (max_rss 839.5 MiB)
Design uart_protocol is timing analysed!