{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1601362457208 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II 64-Bit " "Running Quartus II 64-Bit Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1601362457208 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep 29 14:54:17 2020 " "Processing started: Tue Sep 29 14:54:17 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1601362457208 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1601362457208 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map ex1 -c ex1_qsim --generate_functional_sim_netlist " "Command: quartus_map ex1 -c ex1_qsim --generate_functional_sim_netlist" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1601362457208 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "6 6 12 " "Parallel Compilation has detected 12 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 6 of the 6 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1601362457361 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/upc.bdf 1 1 " "Found 1 design units, including 1 entities, in source file src/upc.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 upc " "Found entity 1: upc" {  } { { "src/upc.bdf" "" { Schematic "D:/qts/cpu-course-design/ex1/src/upc.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1601362457392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1601362457392 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "src/ex1.bdf " "Can't analyze file -- file src/ex1.bdf is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1601362457394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ex1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ex1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ex1 " "Found entity 1: ex1" {  } { { "ex1.bdf" "" { Schematic "D:/qts/cpu-course-design/ex1/ex1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1601362457395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1601362457395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/8bitadder.bdf 1 1 " "Found 1 design units, including 1 entities, in source file src/8bitadder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 8bitAdder " "Found entity 1: 8bitAdder" {  } { { "src/8bitAdder.bdf" "" { Schematic "D:/qts/cpu-course-design/ex1/src/8bitAdder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1601362457398 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1601362457398 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/8bitadderbus.bdf 1 1 " "Found 1 design units, including 1 entities, in source file src/8bitadderbus.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 8bitAdderBus " "Found entity 1: 8bitAdderBus" {  } { { "src/8bitAdderBus.bdf" "" { Schematic "D:/qts/cpu-course-design/ex1/src/8bitAdderBus.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1601362457399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1601362457399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "src/alu.bdf 1 1 " "Found 1 design units, including 1 entities, in source file src/alu.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "src/alu.bdf" "" { Schematic "D:/qts/cpu-course-design/ex1/src/alu.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1601362457401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1601362457401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rom-SYN " "Found design unit 1: rom-SYN" {  } { { "rom.vhd" "" { Text "D:/qts/cpu-course-design/ex1/rom.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1601362457719 ""} { "Info" "ISGN_ENTITY_NAME" "1 rom " "Found entity 1: rom" {  } { { "rom.vhd" "" { Text "D:/qts/cpu-course-design/ex1/rom.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1601362457719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1601362457719 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ex1 " "Elaborating entity \"ex1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1601362457740 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:inst6 " "Elaborating entity \"alu\" for hierarchy \"alu:inst6\"" {  } { { "ex1.bdf" "inst6" { Schematic "D:/qts/cpu-course-design/ex1/ex1.bdf" { { 320 1640 1800 576 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601362457744 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74273 alu:inst6\|74273:inst " "Elaborating entity \"74273\" for hierarchy \"alu:inst6\|74273:inst\"" {  } { { "src/alu.bdf" "inst" { Schematic "D:/qts/cpu-course-design/ex1/src/alu.bdf" { { 232 480 600 424 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601362457758 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "alu:inst6\|74273:inst " "Elaborated megafunction instantiation \"alu:inst6\|74273:inst\"" {  } { { "src/alu.bdf" "" { Schematic "D:/qts/cpu-course-design/ex1/src/alu.bdf" { { 232 480 600 424 "inst" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1601362457760 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "8bitAdderBus alu:inst6\|8bitAdderBus:inst6 " "Elaborating entity \"8bitAdderBus\" for hierarchy \"alu:inst6\|8bitAdderBus:inst6\"" {  } { { "src/alu.bdf" "inst6" { Schematic "D:/qts/cpu-course-design/ex1/src/alu.bdf" { { 272 920 1064 464 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601362457763 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "8bitAdder alu:inst6\|8bitAdderBus:inst6\|8bitAdder:inst " "Elaborating entity \"8bitAdder\" for hierarchy \"alu:inst6\|8bitAdderBus:inst6\|8bitAdder:inst\"" {  } { { "src/8bitAdderBus.bdf" "inst" { Schematic "D:/qts/cpu-course-design/ex1/src/8bitAdderBus.bdf" { { 256 936 1032 672 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601362457766 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "AND2 inst26 " "Block or symbol \"AND2\" of instance \"inst26\" overlaps another block or symbol" {  } { { "src/8bitAdder.bdf" "" { Schematic "D:/qts/cpu-course-design/ex1/src/8bitAdder.bdf" { { 1864 -624 -560 1912 "inst26" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1601362457817 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "AND4 inst28 " "Block or symbol \"AND4\" of instance \"inst28\" overlaps another block or symbol" {  } { { "src/8bitAdder.bdf" "" { Schematic "D:/qts/cpu-course-design/ex1/src/8bitAdder.bdf" { { 1752 -624 -560 1832 "inst28" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1601362457817 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "AND6 inst30 " "Block or symbol \"AND6\" of instance \"inst30\" overlaps another block or symbol" {  } { { "src/8bitAdder.bdf" "" { Schematic "D:/qts/cpu-course-design/ex1/src/8bitAdder.bdf" { { 1544 -624 -560 1656 "inst30" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1601362457817 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "AND8 inst32 " "Block or symbol \"AND8\" of instance \"inst32\" overlaps another block or symbol" {  } { { "src/8bitAdder.bdf" "" { Schematic "D:/qts/cpu-course-design/ex1/src/8bitAdder.bdf" { { 1272 -624 -560 1416 "inst32" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1601362457817 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "AND2 inst43 " "Block or symbol \"AND2\" of instance \"inst43\" overlaps another block or symbol" {  } { { "src/8bitAdder.bdf" "" { Schematic "D:/qts/cpu-course-design/ex1/src/8bitAdder.bdf" { { 1192 -624 -560 1240 "inst43" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1601362457817 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "AND4 inst45 " "Block or symbol \"AND4\" of instance \"inst45\" overlaps another block or symbol" {  } { { "src/8bitAdder.bdf" "" { Schematic "D:/qts/cpu-course-design/ex1/src/8bitAdder.bdf" { { 1080 -624 -560 1160 "inst45" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1601362457817 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "AND6 inst47 " "Block or symbol \"AND6\" of instance \"inst47\" overlaps another block or symbol" {  } { { "src/8bitAdder.bdf" "" { Schematic "D:/qts/cpu-course-design/ex1/src/8bitAdder.bdf" { { 872 -624 -560 984 "inst47" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1601362457817 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "AND12 inst49 " "Block or symbol \"AND12\" of instance \"inst49\" overlaps another block or symbol" {  } { { "src/8bitAdder.bdf" "" { Schematic "D:/qts/cpu-course-design/ex1/src/8bitAdder.bdf" { { 400 -624 -560 608 "inst49" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Quartus II" 0 -1 1601362457817 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom rom:inst3 " "Elaborating entity \"rom\" for hierarchy \"rom:inst3\"" {  } { { "ex1.bdf" "inst3" { Schematic "D:/qts/cpu-course-design/ex1/ex1.bdf" { { 344 1128 1344 472 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601362457822 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram rom:inst3\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"rom:inst3\|altsyncram:altsyncram_component\"" {  } { { "rom.vhd" "altsyncram_component" { Text "D:/qts/cpu-course-design/ex1/rom.vhd" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601362457854 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "rom:inst3\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"rom:inst3\|altsyncram:altsyncram_component\"" {  } { { "rom.vhd" "" { Text "D:/qts/cpu-course-design/ex1/rom.vhd" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1601362457861 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "rom:inst3\|altsyncram:altsyncram_component " "Instantiated megafunction \"rom:inst3\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601362457861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601362457861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601362457861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../ex1/ROM1.mif " "Parameter \"init_file\" = \"../ex1/ROM1.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601362457861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601362457861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601362457861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601362457861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601362457861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601362457861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601362457861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601362457861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601362457861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 24 " "Parameter \"width_a\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601362457861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601362457861 ""}  } { { "rom.vhd" "" { Text "D:/qts/cpu-course-design/ex1/rom.vhd" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1601362457861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ce91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ce91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ce91 " "Found entity 1: altsyncram_ce91" {  } { { "db/altsyncram_ce91.tdf" "" { Text "D:/qts/cpu-course-design/ex1/db/altsyncram_ce91.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1601362457910 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1601362457910 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ce91 rom:inst3\|altsyncram:altsyncram_component\|altsyncram_ce91:auto_generated " "Elaborating entity \"altsyncram_ce91\" for hierarchy \"rom:inst3\|altsyncram:altsyncram_component\|altsyncram_ce91:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/qts/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601362457911 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "upc upc:inst2 " "Elaborating entity \"upc\" for hierarchy \"upc:inst2\"" {  } { { "ex1.bdf" "inst2" { Schematic "D:/qts/cpu-course-design/ex1/ex1.bdf" { { 344 768 936 472 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601362457935 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74161 upc:inst2\|74161:inst1 " "Elaborating entity \"74161\" for hierarchy \"upc:inst2\|74161:inst1\"" {  } { { "src/upc.bdf" "inst1" { Schematic "D:/qts/cpu-course-design/ex1/src/upc.bdf" { { 32 488 608 216 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601362457949 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "upc:inst2\|74161:inst1 " "Elaborated megafunction instantiation \"upc:inst2\|74161:inst1\"" {  } { { "src/upc.bdf" "" { Schematic "D:/qts/cpu-course-design/ex1/src/upc.bdf" { { 32 488 608 216 "inst1" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1601362457951 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "f74161 upc:inst2\|74161:inst1\|f74161:sub " "Elaborating entity \"f74161\" for hierarchy \"upc:inst2\|74161:inst1\|f74161:sub\"" {  } { { "74161.tdf" "sub" { Text "d:/qts/quartus/libraries/others/maxplus2/74161.tdf" 33 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601362457960 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "upc:inst2\|74161:inst1\|f74161:sub upc:inst2\|74161:inst1 " "Elaborated megafunction instantiation \"upc:inst2\|74161:inst1\|f74161:sub\", which is child of megafunction instantiation \"upc:inst2\|74161:inst1\"" {  } { { "74161.tdf" "" { Text "d:/qts/quartus/libraries/others/maxplus2/74161.tdf" 33 3 0 } } { "src/upc.bdf" "" { Schematic "D:/qts/cpu-course-design/ex1/src/upc.bdf" { { 32 488 608 216 "inst1" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601362457964 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74161 upc:inst2\|74161:inst " "Elaborating entity \"74161\" for hierarchy \"upc:inst2\|74161:inst\"" {  } { { "src/upc.bdf" "inst" { Schematic "D:/qts/cpu-course-design/ex1/src/upc.bdf" { { 240 488 608 424 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1601362457966 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "upc:inst2\|74161:inst " "Elaborated megafunction instantiation \"upc:inst2\|74161:inst\"" {  } { { "src/upc.bdf" "" { Schematic "D:/qts/cpu-course-design/ex1/src/upc.bdf" { { 240 488 608 424 "inst" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1601362457968 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 0 s 9 s Quartus II 64-Bit " "Quartus II 64-Bit Functional Simulation Netlist Generation was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4640 " "Peak virtual memory: 4640 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1601362458066 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep 29 14:54:18 2020 " "Processing ended: Tue Sep 29 14:54:18 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1601362458066 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1601362458066 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1601362458066 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1601362458066 ""}
