\hypertarget{group___s_p_i___i2_s___mode}{}\section{S\+P\+I\+\_\+\+I2\+S\+\_\+\+Mode}
\label{group___s_p_i___i2_s___mode}\index{S\+P\+I\+\_\+\+I2\+S\+\_\+\+Mode@{S\+P\+I\+\_\+\+I2\+S\+\_\+\+Mode}}
\subsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\hypertarget{group___s_p_i___i2_s___mode_gadd5b20277198fcdb6aa53ea48e802ae5}{}\#define {\bfseries I2\+S\+\_\+\+Mode\+\_\+\+Slave\+Tx}~((uint16\+\_\+t)0x0000)\label{group___s_p_i___i2_s___mode_gadd5b20277198fcdb6aa53ea48e802ae5}

\item 
\hypertarget{group___s_p_i___i2_s___mode_gaaf62ee0353476afc9612dc2933e1c5c5}{}\#define {\bfseries I2\+S\+\_\+\+Mode\+\_\+\+Slave\+Rx}~((uint16\+\_\+t)0x0100)\label{group___s_p_i___i2_s___mode_gaaf62ee0353476afc9612dc2933e1c5c5}

\item 
\hypertarget{group___s_p_i___i2_s___mode_ga3a62ee8964033a3f6fd030da9e40fba6}{}\#define {\bfseries I2\+S\+\_\+\+Mode\+\_\+\+Master\+Tx}~((uint16\+\_\+t)0x0200)\label{group___s_p_i___i2_s___mode_ga3a62ee8964033a3f6fd030da9e40fba6}

\item 
\hypertarget{group___s_p_i___i2_s___mode_gabf9f872cda7c0f159c5fc18aed44e973}{}\#define {\bfseries I2\+S\+\_\+\+Mode\+\_\+\+Master\+Rx}~((uint16\+\_\+t)0x0300)\label{group___s_p_i___i2_s___mode_gabf9f872cda7c0f159c5fc18aed44e973}

\item 
\#define {\bfseries I\+S\+\_\+\+I2\+S\+\_\+\+M\+O\+D\+E}(M\+O\+D\+E)
\end{DoxyCompactItemize}


\subsection{Detailed Description}


\subsection{Macro Definition Documentation}
\hypertarget{group___s_p_i___i2_s___mode_ga942c37b2c1274c4c5773ddcf8b46d9b5}{}\index{S\+P\+I\+\_\+\+I2\+S\+\_\+\+Mode@{S\+P\+I\+\_\+\+I2\+S\+\_\+\+Mode}!I\+S\+\_\+\+I2\+S\+\_\+\+M\+O\+D\+E@{I\+S\+\_\+\+I2\+S\+\_\+\+M\+O\+D\+E}}
\index{I\+S\+\_\+\+I2\+S\+\_\+\+M\+O\+D\+E@{I\+S\+\_\+\+I2\+S\+\_\+\+M\+O\+D\+E}!S\+P\+I\+\_\+\+I2\+S\+\_\+\+Mode@{S\+P\+I\+\_\+\+I2\+S\+\_\+\+Mode}}
\subsubsection[{I\+S\+\_\+\+I2\+S\+\_\+\+M\+O\+D\+E}]{\setlength{\rightskip}{0pt plus 5cm}\#define I\+S\+\_\+\+I2\+S\+\_\+\+M\+O\+D\+E(
\begin{DoxyParamCaption}
\item[{}]{M\+O\+D\+E}
\end{DoxyParamCaption}
)}\label{group___s_p_i___i2_s___mode_ga942c37b2c1274c4c5773ddcf8b46d9b5}
{\bfseries Value\+:}
\begin{DoxyCode}
(((MODE) == I2S\_Mode\_SlaveTx) || \(\backslash\)
                           ((MODE) == I2S\_Mode\_SlaveRx) || \(\backslash\)
                           ((MODE) == I2S\_Mode\_MasterTx)|| \(\backslash\)
                           ((MODE) == I2S\_Mode\_MasterRx))
\end{DoxyCode}
