<?xml version="1.0"?>
<top type="jericho_2">
    <registers>
        <reg name="CDPORT_FAULT_LINK_STATUS" no_read="1"/>
        <reg name="CDPORT_SW_FLOW_CONTROL" no_read="1"/>
        <reg name="CDPORT_FLOW_CONTROL_CONFIG" no_read="1"/>
        <reg name="CDPORT_LED_CONTROL" no_read="1"/>
        <reg name="CDPORT_MODE_REG" no_read="1"/>
        <reg name="CDPORT_MAC_CONTROL" no_read="1"/>
        <reg name="CDPORT_TSC_PLL_LOCK_STATUS" no_read="1"/>
        <reg name="CDPORT_LINKSTATUS_DOWN" no_read="1"/>
        <reg name="CDPORT_INTR_STATUS" no_read="1"/>
        <reg name="CDPORT_INTR_ENABLE" no_read="1"/>
        <reg name="CDPORT_SBUS_CONTROL" no_read="1"/>
        <reg name="CDPORT_GENERAL_SPARE0_REG" no_read="1"/>
        <reg name="CDPORT_GENERAL_SPARE1_REG" no_read="1"/>
        <reg name="CDPORT_GENERAL_SPARE2_REG" no_read="1"/>
        <reg name="CDPORT_GENERAL_SPARE3_REG" no_read="1"/>
        <reg name="CDPORT_PM_VERSION_ID" no_read="1"/>
        <reg name="CDMAC_CTRL" no_read="1"/>
        <reg name="CDMAC_MODE" no_read="1"/>
        <reg name="CDMAC_TX_CTRL" no_read="1"/>
        <reg name="CDMAC_TX_MAC_SA" no_read="1"/>
        <reg name="CDMAC_RX_CTRL" no_read="1"/>
        <reg name="CDMAC_RX_MAC_SA" no_read="1"/>
        <reg name="CDMAC_RX_MAX_SIZE" no_read="1"/>
        <reg name="CDMAC_RX_VLAN_TAG" no_read="1"/>
        <reg name="CDMAC_RX_LSS_CTRL" no_read="1"/>
        <reg name="CDMAC_RX_LSS_STATUS" no_read="1"/>
        <reg name="CDMAC_PAUSE_CTRL" no_read="1"/>
        <reg name="CDMAC_PFC_CTRL" no_read="1"/>
        <reg name="CDMAC_PFC_TYPE" no_read="1"/>
        <reg name="CDMAC_PFC_OPCODE" no_read="1"/>
        <reg name="CDMAC_PFC_DA" no_read="1"/>
        <reg name="CDMAC_FIFO_STATUS" no_read="1"/>
        <reg name="CDMAC_LAG_FAILOVER_STATUS" no_read="1"/>
        <reg name="CDMAC_TXFIFO_CELL_CNT" no_read="1"/>
        <reg name="CDMAC_TXFIFO_CELL_REQ_CNT" no_read="1"/>
        <reg name="CDMAC_INTR_ENABLE" no_read="1"/>
        <reg name="CDMAC_INTR_STATUS" no_read="1"/>
        <reg name="CDMAC_RSV_MASK" no_read="1"/>
        <reg name="CDMAC_MIB_COUNTER_CTRL" no_read="1"/>
        <reg name="CDMAC_SPARE" no_read="1"/>
        <reg name="CDMAC_VERSION_ID" no_read="1"/>
        <reg name="CDMAC_LINK_INTR_CTRL" no_read="1"/>
        <reg name="CDMAC_LINK_INTR_STATUS" no_read="1"/>
        <reg name="CDMAC_ECC_CTRL" no_read="1"/>
        <reg name="CDMAC_ECC_STATUS" no_read="1"/>
        <reg name="CDMAC_MEM_CTRL" no_read="1"/>
        <reg name="CDMAC_MIB_COUNTER_MODE" no_read="1"/>
        <reg name="ECI_GP_CONTROL_4" no_read="1"/>
        <reg name="ECI_GP_CONTROL_5" no_read="1"/>
        <reg name="ECI_GP_CONTROL_6" no_read="1"/>
        <reg name="ILE_FEC_CFG" no_read="1"/>
        <reg name="ECI_GP_STATUS_6" no_read="1"/>
        <reg name="ECI_GP_STATUS_7" no_read="1"/>
        <reg name="MDB_ARM_KAPS_CONFIG" no_read="1"/>
        <reg name="MDB_ARM_KAPS_CONFIG_CFIFO" no_read="1"/>
        <reg name="MDB_ARM_KAPS_CONFIG_CFIFO_THRESH" no_read="1"/>
        <reg name="MDB_ARM_KAPS_CONFIG_FIFO_MON" no_read="1"/>
        <reg name="MDB_ARM_KAPS_CONFIG_RFIFO" no_read="1"/>
        <reg name="MDB_ARM_KAPS_GLOBAL_DEBUG" no_read="1"/>
        <reg name="MDB_ARM_KAPS_GLOBAL_EVENT" no_read="1"/>
        <reg name="MDB_ARM_KAPS_GLOBAL_EVENT_MASK" no_read="1"/>
        <reg name="MDB_ARM_KAPS_IBC_COMMAND_DATA" no_read="1"/>
        <reg name="MDB_ARM_KAPS_IBC_COMMAND_WORD" no_read="1"/>
        <reg name="MDB_ARM_KAPS_IBC_CONFIG" no_read="1"/>
        <reg name="MDB_ARM_KAPS_IBC_FIFO_CORRECTABLE_STATUS" no_read="1"/>
        <reg name="MDB_ARM_KAPS_IBC_FIFO_ECC_DEBUG" no_read="1"/>
        <reg name="MDB_ARM_KAPS_IBC_FIFO_MEM_CONTROL" no_read="1"/>
        <reg name="MDB_ARM_KAPS_IBC_FIFO_TM_TEST_CTRL" no_read="1"/>
        <reg name="MDB_ARM_KAPS_IBC_QUEUE_STATUS" no_read="1"/>
        <reg name="MDB_ARM_KAPS_IBC_FIFO_UNCORRECTABLE_STATUS" no_read="1"/>
        <reg name="MDB_ARM_KAPS_REVISION" no_read="1"/>
        <reg name="MDB_ARM_KAPS_CONFIG" no_read="1"/>
        <reg name="MDB_ARM_KAPS_R_5_FIFO_MON_EVENT" no_read="1"/>
        <reg name="MDB_ARM_KAPS_R_5_FIFO_MON_EVENT_MASK" no_read="1"/>
        <reg name="MDB_ARM_KAPS_R_5_ATTN" no_read="1"/>
        <reg name="MDB_ARM_KAPS_R_5_COUNTERS" no_read="1"/>
        <reg name="MDB_ARM_KAPS_MEMORY_A_ERROR" no_read="1"/>
        <reg name="MDB_ARM_KAPS_MEMORY_B_ERROR" no_read="1"/>
        <reg name="MDB_ARM_KAPS_SEARCH_0_A_ERROR" no_read="1"/>
        <reg name="MDB_ARM_KAPS_MEMORY_A_ERROR_MASK" no_read="1"/>
        <reg name="MDB_ARM_KAPS_MEMORY_B_ERROR_MASK" no_read="1"/>
        <reg name="MDB_ARM_KAPS_SEARCH_0_A_ERROR_MASK" no_read="1"/>
        <reg name="MDB_ARM_KAPS_SEARCH_1_A_ERROR" no_read="1"/>
        <reg name="MDB_ARM_KAPS_SEARCH_1_A_ERROR_MASK" no_read="1"/>
        <reg name="MDB_ARM_KAPS_SEARCH_0_B_ERROR" no_read="1"/>
        <reg name="MDB_ARM_KAPS_SEARCH_0_B_ERROR_MASK" no_read="1"/>
        <reg name="MDB_ARM_KAPS_SEARCH_1_B_ERROR" no_read="1"/>
        <reg name="MDB_ARM_KAPS_SEARCH_1_B_ERROR_MASK" no_read="1"/>
        <reg name="MDB_ARM_KAPS_CONFIG_CFIFO" no_read="1"/>
        <reg name="MDB_ARM_KAPS_CONFIG_CFIFO_THRESH" no_read="1"/>
        <reg name="MDB_ARM_KAPS_STATUS_CFIFO" no_read="1"/>
        <reg name="MDB_ARM_KAPS_STATUS_RFIFO" no_read="1"/>
        <reg name="MDB_ARM_KAPS_IBC_RESPONSE_DATA" no_read="1"/>
        <reg name="MDB_ARM_KAPS_IBC_RESPONSE_WORD" no_read="1"/>
        <reg name="MDB_ARM_KAPS_R_5_CORE_CONTROL" no_read="1"/>
        <reg name="MDB_ARM_KAPS_R_5_CORE_MEM_CONTROL" no_read="1"/>
        <reg name="MDB_ARM_KAPS_R_5_ECC_ERR_WR_TCM_A" no_read="1"/>
        <reg name="MDB_ARM_KAPS_R_5_ECC_ERR_WR_TCM_B_0" no_read="1"/>
        <reg name="MDB_ARM_KAPS_R_5_ECC_ERR_WR_TCM_B_1" no_read="1"/>
        <reg name="MDB_ARM_KAPS_R_5_ECC_ERR_RD_TCM_A" no_read="1"/>
        <reg name="MDB_ARM_KAPS_R_5_ECC_ERR_RD_TCM_B_0" no_read="1"/>
        <reg name="MDB_ARM_KAPS_R_5_ECC_ERR_RD_TCM_B_1" no_read="1"/>
        <reg name="MDB_ARM_KAPS_R_5_CORE_CONFIGA" no_read="1"/>
        <reg name="MDB_ARM_KAPS_R_5_CORE_CONFIGB" no_read="1"/>
        <reg name="MDB_ARM_KAPS_R_5_CORE_CONFIGC" no_read="1"/>
        <reg name="MDB_ARM_KAPS_R_5_CORE_CONFIGD" no_read="1"/>
        <reg name="MDB_ARM_KAPS_R_5_CORE_CONFIGE" no_read="1"/>
        <reg name="MDB_ARM_KAPS_R_5_AXI_CONFIG" no_read="1"/>
        <reg name="MDB_ARM_KAPS_R_5_AXI_ERROR_STATUS_0" no_read="1"/>
        <reg name="MDB_ARM_KAPS_R_5_AXI_ERROR_STATUS_1" no_read="1"/>
        <reg name="MDB_ARM_KAPS_R_5_DEBUG_CONFIGA" no_read="1"/>
        <reg name="MDB_ARM_KAPS_R_5_DEBUG_CONFIGB" no_read="1"/>
        <reg name="MDB_ARM_KAPS_R_5_CONFIGA" no_read="1"/>
        <reg name="MDB_ARM_KAPS_R_5_DEBUG_STATUS" no_read="1"/>
        <reg name="MDB_ARM_KAPS_R_5_DEBUG_STATUS_EVENT_BUS_0" no_read="1"/>
        <reg name="MDB_ARM_KAPS_R_5_DEBUG_STATUS_EVENT_BUS_0_MASK" no_read="1"/>
        <reg name="MDB_ARM_KAPS_R_5_DEBUG_STATUS_EVENT_BUS_1" no_read="1"/>
        <reg name="MDB_ARM_KAPS_R_5_DEBUG_STATUS_EVENT_BUS_1_MASK" no_read="1"/>
        <reg name="MDB_ARM_KAPS_R_5_DEBUG_EBUS_PATTERN_0" no_read="1"/>
        <reg name="MDB_ARM_KAPS_R_5_DEBUG_EBUS_PATTERN_1" no_read="1"/>
        <reg name="MDB_ARM_KAPS_R_5_DEBUG_EBUS_PATTERN_0_MASK" no_read="1"/>
        <reg name="MDB_ARM_KAPS_R_5_DEBUG_EBUS_PATTERN_1_MASK" no_read="1"/>
        <reg name="MDB_ARM_KAPS_R_5_DAP_APB_CTRL" no_read="1"/>
        <reg name="MDB_ARM_KAPS_R_5_DAP_APB_ADDR" no_read="1"/>
        <reg name="MDB_ARM_KAPS_R_5_DAP_APB_WDATA" no_read="1"/>
        <reg name="MDB_ARM_KAPS_R_5_DAP_APB_RDATA" no_read="1"/>
        <reg name="MDB_ARM_KAPS_GLOBAL_DEBUG" no_read="1"/>
        <reg name="MDB_ARM_KAPS_R_5_TM_TEST_CTRL" no_read="1"/>
        <reg name="MDB_ARM_KAPS_IBC_FIFO_TM_TEST_CTRL" no_read="1"/>
        <reg name="MDB_ARM_KAPS_PD_ASSIST_DEBUG" no_read="1"/>
        <reg name="U3_M0SS_ECC_CTRL" no_read="1"/>
    </registers>
    <memories>
        <mem name="IPPA_VTA_CONTEXT_SEL_TCAM" no_read="1"/>
        <mem name="IPPA_VTT_CONTEXT_SEL_TCAM_3" no_read="1"/>
        <mem name="IPPA_VTT_CONTEXT_SEL_TCAM_4" no_read="1"/>
        <mem name="IPPA_VRID_MY_MAC_TCAM_1" no_read="1"/>
        <mem name="IPPA_VTDCS_TCAM_BANK_COMMAND" no_read="1"/>
        <mem name="IPPA_VTDCS_TCAM_BANK_REPLY" no_read="1"/>
        <mem name="IPPA_VTDCS_TCAM_BANK" no_read="1"/>
        <mem name="IPPA_VTDCS_TCAM_ENTRY_PROTECTION" no_read="1"/>
        <mem name="IPPA_VTDCS_TCAM_HIT_INDICATION" no_read="1"/>
        <mem name="IPPA_VTECS_TCAM_BANK_REPLY" no_read="1"/>
        <mem name="IPPA_VTECS_TCAM_BANK" no_read="1"/>
        <mem name="IPPA_VTECS_TCAM_BANK_COMMAND" no_read="1"/>
        <mem name="IPPA_VTECS_TCAM_ENTRY_PROTECTION" no_read="1"/>
        <mem name="IPPA_VTECS_TCAM_HIT_INDICATION" no_read="1"/>
        <mem name="IPPB_FLPACS_TCAM_BANK" no_read="1"/>
        <mem name="IPPB_FLPACS_TCAM_BANK_REPLY" no_read="1"/>
        <mem name="IPPB_FLPACS_TCAM_BANK_COMMAND" no_read="1"/>
        <mem name="IPPB_FLPACS_TCAM_ENTRY_PROTECTION" no_read="1"/>
        <mem name="IPPB_FLPACS_TCAM_HIT_INDICATION" no_read="1"/>
        <mem name="IPPB_FLPBCS_TCAM_BANK" no_read="1"/>
        <mem name="IPPB_FLPBCS_TCAM_BANK_REPLY" no_read="1"/>
        <mem name="IPPB_FLPBCS_TCAM_BANK_COMMAND" no_read="1"/>
        <mem name="IPPB_FLPBCS_TCAM_ENTRY_PROTECTION" no_read="1"/>
        <mem name="IPPB_FLPBCS_TCAM_HIT_INDICATION" no_read="1"/>
        <mem name="IPPC_FIFO_TCAM_PASS_1" no_read="1"/>
        <mem name="IPPC_FIFO_TCAM_PASS_2" no_read="1"/>
        <mem name="IPPC_PMFACSA_TCAM_BANK" no_read="1"/>
        <mem name="IPPC_PMFACSA_TCAM_BANK_REPLY" no_read="1"/>
        <mem name="IPPC_PMFACSA_TCAM_BANK_COMMAND" no_read="1"/>
        <mem name="IPPC_PMFACSA_TCAM_ENTRY_PROTECTION" no_read="1"/>
        <mem name="IPPC_PMFACSA_TCAM_HIT_INDICATION" no_read="1"/>
        <mem name="IPPC_PMFACSB_TCAM_BANK_COMMAND" no_read="1"/>
        <mem name="IPPC_PMFACSB_TCAM_BANK_REPLY" no_read="1"/>
        <mem name="IPPC_PMFACSB_TCAM_BANK" no_read="1"/>
        <mem name="IPPC_PMFACSB_TCAM_ENTRY_PROTECTION" no_read="1"/>
        <mem name="IPPC_PMFACSB_TCAM_HIT_INDICATION" no_read="1"/>
        <mem name="IPPD_FIFO_TCAM_PASS_1" no_read="1"/>
        <mem name="IPPD_PMFBCS_TCAM_BANK_COMMAND" no_read="1"/>
        <mem name="IPPD_PMFBCS_TCAM_BANK_REPLY" no_read="1"/>
        <mem name="IPPD_PMFBCS_TCAM_BANK" no_read="1"/>
        <mem name="IPPD_PMFBCS_TCAM_ENTRY_PROTECTION" no_read="1"/>
        <mem name="IPPD_PMFBCS_TCAM_HIT_INDICATION" no_read="1"/>
        <mem name="IPPE_PRSE_TCAM" no_read="1"/>
        <mem name="IPPE_PRSE_TCAM_AD_A" no_read="1"/>
        <mem name="IPPE_PRSE_TCAM_AD_B" no_read="1"/>
        <mem name="IPPE_PRTCAM_TCAM_BANK" no_read="1"/>
        <mem name="IPPE_PRTCAM_TCAM_BANK_REPLY" no_read="1"/>
        <mem name="IPPE_PRTCAM_TCAM_BANK_COMMAND" no_read="1"/>
        <mem name="IPPE_PRTCAM_TCAM_ENTRY_PROTECTION" no_read="1"/>
        <mem name="IPPE_PRTCAM_TCAM_HIT_INDICATION" no_read="1"/>
        <mem name="IPPE_LLRCS_TCAM_BANK_REPLY" no_read="1"/>
        <mem name="IPPE_LLRCS_TCAM_BANK_COMMAND" no_read="1"/>
        <mem name="IPPE_LLRCS_TCAM_BANK" no_read="1"/>
        <mem name="IPPE_LLRCS_TCAM_ENTRY_PROTECTION" no_read="1"/>
        <mem name="IPPE_LLRCS_TCAM_HIT_INDICATION" no_read="1"/>
        <mem name="IPPF_VTA_CONTEXT_SEL_TCAM" no_read="1"/>
        <mem name="IPPF_VTT_CONTEXT_SEL_TCAM" no_read="1"/>
        <mem name="IPPF_VRID_MY_MAC_TCAM" no_read="1"/>
        <mem name="IPPF_VTT_MPLS_LABEL_TCAM" no_read="1"/>
        <mem name="IPPF_VTACS_TCAM_BANK_COMMAND" no_read="1"/>
        <mem name="IPPF_VTACS_TCAM_BANK" no_read="1"/>
        <mem name="IPPF_VTACS_TCAM_BANK_REPLY" no_read="1"/>
        <mem name="IPPF_VTACS_TCAM_ENTRY_PROTECTION" no_read="1"/>
        <mem name="IPPF_VTACS_TCAM_HIT_INDICATION" no_read="1"/>
        <mem name="IPPF_VTCCS_TCAM_BANK" no_read="1"/>
        <mem name="IPPF_VTCCS_TCAM_BANK_COMMAND" no_read="1"/>
        <mem name="IPPF_VTCCS_TCAM_BANK_REPLY" no_read="1"/>
        <mem name="IPPF_VTCCS_TCAM_ENTRY_PROTECTION" no_read="1"/>
        <mem name="IPPF_VTCCS_TCAM_HIT_INDICATION" no_read="1"/>
        <mem name="IPPF_VTBCS_TCAM_BANK" no_read="1"/>
        <mem name="IPPF_VTBCS_TCAM_BANK_COMMAND" noread="1"/>
        <mem name="IPPF_VTBCS_TCAM_BANK_REPLY" no_read="1"/>
        <mem name="IPPF_VTBCS_TCAM_ENTRY_PROTECTION" no_read="1"/>
        <mem name="IPPF_VTBCS_TCAM_HIT_INDICATION" no_read="1"/>
        <mem name="CDMIB_MEM" no_read="1"/>
        <mem name="CDPORT_TSC_UCMEM_DATA" no_read="1"/>
        <mem name="UM_TABLE" no_read="1"/>
        <mem name="MDB_ARM_KAPS_TCM" no_read="1"/>
        <mem name="MDB_ARM_MEM_10000" no_read="1"/>
        <mem name="MDB_ARM_MEM_30000" no_read="1"/>
        <mem name="MDB_ARM_MEM_0" no_read="1"/>
        <mem name="MDB_MEM_0" no_read="1"/>
        <mem name="MDB_MEM_280000" no_read="1"/>
        <mem name="MDB_MEM_270000" no_read="1"/>
        <mem name="EVNT_EVENTS_MAIN_MEM" no_read="1"/>
        <mem name="MTM_MCDB_FORMAT_BIER_EGR_INFO" no_read="1"/>
        <mem name="MTM_MCDB_FORMAT_BIER_ING_INFO" no_read="1"/>
        <mem name="MTM_MCDB_FORMAT_LINK_LIST" no_read="1"/>
        <mem name="MTM_MCDB_FORMAT_BITMAP_PTR" no_read="1"/>
        <mem name="MTM_MCDB" no_read="1"/>
        <mem name="MTM_MCDB_FORMAT_BITMAP" no_read="1"/>
        <mem name="MTM_MCDB_FORMAT_DOUBLE" no_read="1"/>
        <mem name="MTM_MCDB_FORMAT_SINGLE" no_read="1"/>
        <mem name="MTM_MCDB_FORMAT_TDM" no_read="1"/>
        <mem name="MTM_MCDB_FORMAT_X_4_BITMAP" no_read="1"/>
        <mem name="OAMP_RXP_LMM_DA_NIC_TBL_FIFO" no_read="1"/>
        <mem name="OAMP_RXP_LOC_2_SYS_PORT_TBL_FIFO" no_read="1"/>
        <mem name="OAMP_RXP_MEP_PROFILE_TBL_FIFO" no_read="1"/>
        <mem name="OAMP_RXP_R_MEP_INDEX_FIFO" no_read="1"/>
<!-- Readable but very large MAXIDX -->
        <mem name="BRDC_HBC_HBM_DRAM_CPU_ACCESS" no_read="1"/>
        <mem name="DDHA_MACRO_0_ENTRY_BANK" no_read="1"/>
        <mem name="DDHA_MACRO_0_ABK_BANK_A" no_read="1"/>
        <mem name="DDHA_MACRO_0_ABK_BANK_B" no_read="1"/>
        <mem name="DDHA_MACRO_1_ENTRY_BANK" no_read="1"/>
        <mem name="DDHA_MACRO_1_ABK_BANK_A" no_read="1"/>
        <mem name="DDHA_MACRO_1_ABK_BANK_B" no_read="1"/>
        <mem name="DDHB_MACRO_0_ENTRY_BANK" no_read="1"/>
        <mem name="DDHB_MACRO_0_ABK_BANK_A" no_read="1"/>
        <mem name="DDHB_MACRO_0_ABK_BANK_B" no_read="1"/>
        <mem name="DDHB_MACRO_1_ENTRY_BANK" no_read="1"/>
        <mem name="DDHB_MACRO_1_ABK_BANK_A" no_read="1"/>
        <mem name="DDHB_MACRO_1_ABK_BANK_B" no_read="1"/>
        <mem name="DHC_MACRO_ENTRY_BANK" no_read="1"/>
        <mem name="DHC_MACRO_ABK_BANK_A" no_read="1"/>
        <mem name="DHC_MACRO_ABK_BANK_B" no_read="1"/>
        <mem name="DQM_BDM" no_read="1"/>
        <mem name="HBC_HBM_DRAM_CPU_ACCESS" no_read="1"/>
    </memories>
</top>
