[INF:CM0023] Creating log file "${SURELOG_DIR}/build/regression/SynthForeach/slpp_all/surelog.log".
AST_DEBUG_BEGIN
Count: 271
LIB: work
FILE: ${SURELOG_DIR}/tests/SynthForeach/dut.sv
n<> u<270> t<Top_level_rule> c<1> l<1:1> el<17:1>
  n<> u<1> t<Null_rule> p<270> s<269> l<1:1>
  n<> u<269> t<Source_text> p<270> c<110> l<1:1> el<16:10>
    n<> u<110> t<Description> p<269> c<109> s<268> l<1:1> el<7:10>
      n<> u<109> t<Module_declaration> p<110> c<40> l<1:1> el<7:10>
        n<> u<40> t<Module_ansi_header> p<109> c<2> s<107> l<1:1> el<1:55>
          n<module> u<2> t<Module_keyword> p<40> s<3> l<1:1> el<1:7>
          n<dut> u<3> t<STRING_CONST> p<40> s<4> l<1:8> el<1:11>
          n<> u<4> t<Package_import_declaration_list> p<40> s<39> l<1:11> el<1:11>
          n<> u<39> t<Port_declaration_list> p<40> c<10> l<1:11> el<1:54>
            n<> u<10> t<Ansi_port_declaration> p<39> c<8> s<38> l<1:12> el<1:21>
              n<> u<8> t<Net_port_header> p<10> c<5> s<9> l<1:12> el<1:17>
                n<> u<5> t<PortDir_Inp> p<8> s<7> l<1:12> el<1:17>
                n<> u<7> t<Net_port_type> p<8> c<6> l<1:18> el<1:18>
                  n<> u<6> t<Data_type_or_implicit> p<7> l<1:18> el<1:18>
              n<clk> u<9> t<STRING_CONST> p<10> l<1:18> el<1:21>
            n<> u<38> t<Ansi_port_declaration> p<39> c<26> l<1:23> el<1:53>
              n<> u<26> t<Net_port_header> p<38> c<11> s<27> l<1:23> el<1:42>
                n<> u<11> t<PortDir_Out> p<26> s<25> l<1:23> el<1:29>
                n<> u<25> t<Net_port_type> p<26> c<24> l<1:30> el<1:42>
                  n<> u<24> t<Data_type_or_implicit> p<25> c<23> l<1:30> el<1:42>
                    n<> u<23> t<Data_type> p<24> c<12> l<1:30> el<1:42>
                      n<> u<12> t<IntVec_TypeLogic> p<23> s<22> l<1:30> el<1:35>
                      n<> u<22> t<Packed_dimension> p<23> c<21> l<1:36> el<1:42>
                        n<> u<21> t<Constant_range> p<22> c<16> l<1:37> el<1:41>
                          n<> u<16> t<Constant_expression> p<21> c<15> s<20> l<1:37> el<1:39>
                            n<> u<15> t<Constant_primary> p<16> c<14> l<1:37> el<1:39>
                              n<> u<14> t<Primary_literal> p<15> c<13> l<1:37> el<1:39>
                                n<31> u<13> t<INT_CONST> p<14> l<1:37> el<1:39>
                          n<> u<20> t<Constant_expression> p<21> c<19> l<1:40> el<1:41>
                            n<> u<19> t<Constant_primary> p<20> c<18> l<1:40> el<1:41>
                              n<> u<18> t<Primary_literal> p<19> c<17> l<1:40> el<1:41>
                                n<0> u<17> t<INT_CONST> p<18> l<1:40> el<1:41>
              n<data> u<27> t<STRING_CONST> p<38> s<32> l<1:43> el<1:47>
              n<> u<32> t<Unpacked_dimension> p<38> c<31> s<37> l<1:47> el<1:50>
                n<> u<31> t<Constant_expression> p<32> c<30> l<1:48> el<1:49>
                  n<> u<30> t<Constant_primary> p<31> c<29> l<1:48> el<1:49>
                    n<> u<29> t<Primary_literal> p<30> c<28> l<1:48> el<1:49>
                      n<4> u<28> t<INT_CONST> p<29> l<1:48> el<1:49>
              n<> u<37> t<Unpacked_dimension> p<38> c<36> l<1:50> el<1:53>
                n<> u<36> t<Constant_expression> p<37> c<35> l<1:51> el<1:52>
                  n<> u<35> t<Constant_primary> p<36> c<34> l<1:51> el<1:52>
                    n<> u<34> t<Primary_literal> p<35> c<33> l<1:51> el<1:52>
                      n<4> u<33> t<INT_CONST> p<34> l<1:51> el<1:52>
        n<> u<107> t<Non_port_module_item> p<109> c<106> s<108> l<2:5> el<6:8>
          n<> u<106> t<Module_or_generate_item> p<107> c<105> l<2:5> el<6:8>
            n<> u<105> t<Module_common_item> p<106> c<104> l<2:5> el<6:8>
              n<> u<104> t<Always_construct> p<105> c<41> l<2:5> el<6:8>
                n<> u<41> t<ALWAYS> p<104> s<103> l<2:5> el<2:11>
                n<> u<103> t<Statement> p<104> c<102> l<2:12> el<6:8>
                  n<> u<102> t<Statement_item> p<103> c<101> l<2:12> el<6:8>
                    n<> u<101> t<Procedural_timing_control_statement> p<102> c<49> l<2:12> el<6:8>
                      n<> u<49> t<Procedural_timing_control> p<101> c<48> s<100> l<2:12> el<2:26>
                        n<> u<48> t<Event_control> p<49> c<47> l<2:12> el<2:26>
                          n<> u<47> t<Event_expression> p<48> c<42> l<2:14> el<2:25>
                            n<> u<42> t<Edge_Posedge> p<47> s<46> l<2:14> el<2:21>
                            n<> u<46> t<Expression> p<47> c<45> l<2:22> el<2:25>
                              n<> u<45> t<Primary> p<46> c<44> l<2:22> el<2:25>
                                n<> u<44> t<Primary_literal> p<45> c<43> l<2:22> el<2:25>
                                  n<clk> u<43> t<STRING_CONST> p<44> l<2:22> el<2:25>
                      n<> u<100> t<Statement_or_null> p<101> c<99> l<2:27> el<6:8>
                        n<> u<99> t<Statement> p<100> c<98> l<2:27> el<6:8>
                          n<> u<98> t<Statement_item> p<99> c<97> l<2:27> el<6:8>
                            n<> u<97> t<Seq_block> p<98> c<95> l<2:27> el<6:8>
                              n<> u<95> t<Statement_or_null> p<97> c<94> s<96> l<3:9> el<5:36>
                                n<> u<94> t<Statement> p<95> c<93> l<3:9> el<5:36>
                                  n<> u<93> t<Statement_item> p<94> c<92> l<3:9> el<5:36>
                                    n<> u<92> t<Loop_statement> p<93> c<91> l<3:9> el<5:36>
                                      n<> u<91> t<FOREACH> p<92> s<51> l<3:9> el<3:16>
                                      n<> u<51> t<Ps_or_hierarchical_array_identifier> p<92> c<50> s<53> l<3:17> el<3:21>
                                        n<data> u<50> t<STRING_CONST> p<51> l<3:17> el<3:21>
                                      n<> u<53> t<Loop_variables> p<92> c<52> s<90> l<3:22> el<3:23>
                                        n<i> u<52> t<STRING_CONST> p<53> l<3:22> el<3:23>
                                      n<> u<90> t<Statement> p<92> c<89> l<4:13> el<5:36>
                                        n<> u<89> t<Statement_item> p<90> c<88> l<4:13> el<5:36>
                                          n<> u<88> t<Loop_statement> p<89> c<87> l<4:13> el<5:36>
                                            n<> u<87> t<FOREACH> p<88> s<55> l<4:13> el<4:20>
                                            n<> u<55> t<Ps_or_hierarchical_array_identifier> p<88> c<54> s<57> l<4:21> el<4:25>
                                              n<data> u<54> t<STRING_CONST> p<55> l<4:21> el<4:25>
                                            n<> u<57> t<Loop_variables> p<88> c<56> s<58> l<4:26> el<4:27>
                                              n<i> u<56> t<STRING_CONST> p<57> l<4:26> el<4:27>
                                            n<j> u<58> t<STRING_CONST> p<88> s<86> l<4:29> el<4:30>
                                            n<> u<86> t<Statement> p<88> c<85> l<5:17> el<5:36>
                                              n<> u<85> t<Statement_item> p<86> c<84> l<5:17> el<5:36>
                                                n<> u<84> t<Blocking_assignment> p<85> c<83> l<5:17> el<5:35>
                                                  n<> u<83> t<Operator_assignment> p<84> c<71> l<5:17> el<5:35>
                                                    n<> u<71> t<Variable_lvalue> p<83> c<60> s<72> l<5:17> el<5:27>
                                                      n<> u<60> t<Ps_or_hierarchical_identifier> p<71> c<59> s<70> l<5:17> el<5:21>
                                                        n<data> u<59> t<STRING_CONST> p<60> l<5:17> el<5:21>
                                                      n<> u<70> t<Select> p<71> c<69> l<5:21> el<5:27>
                                                        n<> u<69> t<Bit_select> p<70> c<64> l<5:21> el<5:27>
                                                          n<> u<64> t<Expression> p<69> c<63> s<68> l<5:22> el<5:23>
                                                            n<> u<63> t<Primary> p<64> c<62> l<5:22> el<5:23>
                                                              n<> u<62> t<Primary_literal> p<63> c<61> l<5:22> el<5:23>
                                                                n<i> u<61> t<STRING_CONST> p<62> l<5:22> el<5:23>
                                                          n<> u<68> t<Expression> p<69> c<67> l<5:25> el<5:26>
                                                            n<> u<67> t<Primary> p<68> c<66> l<5:25> el<5:26>
                                                              n<> u<66> t<Primary_literal> p<67> c<65> l<5:25> el<5:26>
                                                                n<j> u<65> t<STRING_CONST> p<66> l<5:25> el<5:26>
                                                    n<> u<72> t<AssignOp_Assign> p<83> s<82> l<5:28> el<5:29>
                                                    n<> u<82> t<Expression> p<83> c<76> l<5:30> el<5:35>
                                                      n<> u<76> t<Expression> p<82> c<75> s<81> l<5:30> el<5:31>
                                                        n<> u<75> t<Primary> p<76> c<74> l<5:30> el<5:31>
                                                          n<> u<74> t<Primary_literal> p<75> c<73> l<5:30> el<5:31>
                                                            n<i> u<73> t<STRING_CONST> p<74> l<5:30> el<5:31>
                                                      n<> u<81> t<BinOp_Mult> p<82> s<80> l<5:32> el<5:33>
                                                      n<> u<80> t<Expression> p<82> c<79> l<5:34> el<5:35>
                                                        n<> u<79> t<Primary> p<80> c<78> l<5:34> el<5:35>
                                                          n<> u<78> t<Primary_literal> p<79> c<77> l<5:34> el<5:35>
                                                            n<j> u<77> t<STRING_CONST> p<78> l<5:34> el<5:35>
                              n<> u<96> t<END> p<97> l<6:5> el<6:8>
        n<> u<108> t<ENDMODULE> p<109> l<7:1> el<7:10>
    n<> u<268> t<Description> p<269> c<267> l<9:1> el<16:10>
      n<> u<267> t<Module_declaration> p<268> c<164> l<9:1> el<16:10>
        n<> u<164> t<Module_ansi_header> p<267> c<111> s<265> l<9:1> el<9:57>
          n<module> u<111> t<Module_keyword> p<164> s<112> l<9:1> el<9:7>
          n<top> u<112> t<STRING_CONST> p<164> s<113> l<9:8> el<9:11>
          n<> u<113> t<Package_import_declaration_list> p<164> s<163> l<9:11> el<9:11>
          n<> u<163> t<Port_declaration_list> p<164> c<119> l<9:11> el<9:56>
            n<> u<119> t<Ansi_port_declaration> p<163> c<117> s<162> l<9:12> el<9:21>
              n<> u<117> t<Net_port_header> p<119> c<114> s<118> l<9:12> el<9:17>
                n<> u<114> t<PortDir_Inp> p<117> s<116> l<9:12> el<9:17>
                n<> u<116> t<Net_port_type> p<117> c<115> l<9:18> el<9:18>
                  n<> u<115> t<Data_type_or_implicit> p<116> l<9:18> el<9:18>
              n<clk> u<118> t<STRING_CONST> p<119> l<9:18> el<9:21>
            n<> u<162> t<Ansi_port_declaration> p<163> c<145> l<9:23> el<9:55>
              n<> u<145> t<Net_port_header> p<162> c<120> s<146> l<9:23> el<9:44>
                n<> u<120> t<PortDir_Out> p<145> s<144> l<9:23> el<9:29>
                n<> u<144> t<Net_port_type> p<145> c<143> l<9:30> el<9:44>
                  n<> u<143> t<Data_type_or_implicit> p<144> c<142> l<9:30> el<9:44>
                    n<> u<142> t<Data_type> p<143> c<121> l<9:30> el<9:44>
                      n<> u<121> t<IntVec_TypeBit> p<142> s<131> l<9:30> el<9:33>
                      n<> u<131> t<Packed_dimension> p<142> c<130> s<141> l<9:34> el<9:39>
                        n<> u<130> t<Constant_range> p<131> c<125> l<9:35> el<9:38>
                          n<> u<125> t<Constant_expression> p<130> c<124> s<129> l<9:35> el<9:36>
                            n<> u<124> t<Constant_primary> p<125> c<123> l<9:35> el<9:36>
                              n<> u<123> t<Primary_literal> p<124> c<122> l<9:35> el<9:36>
                                n<1> u<122> t<INT_CONST> p<123> l<9:35> el<9:36>
                          n<> u<129> t<Constant_expression> p<130> c<128> l<9:37> el<9:38>
                            n<> u<128> t<Constant_primary> p<129> c<127> l<9:37> el<9:38>
                              n<> u<127> t<Primary_literal> p<128> c<126> l<9:37> el<9:38>
                                n<0> u<126> t<INT_CONST> p<127> l<9:37> el<9:38>
                      n<> u<141> t<Packed_dimension> p<142> c<140> l<9:39> el<9:44>
                        n<> u<140> t<Constant_range> p<141> c<135> l<9:40> el<9:43>
                          n<> u<135> t<Constant_expression> p<140> c<134> s<139> l<9:40> el<9:41>
                            n<> u<134> t<Constant_primary> p<135> c<133> l<9:40> el<9:41>
                              n<> u<133> t<Primary_literal> p<134> c<132> l<9:40> el<9:41>
                                n<3> u<132> t<INT_CONST> p<133> l<9:40> el<9:41>
                          n<> u<139> t<Constant_expression> p<140> c<138> l<9:42> el<9:43>
                            n<> u<138> t<Constant_primary> p<139> c<137> l<9:42> el<9:43>
                              n<> u<137> t<Primary_literal> p<138> c<136> l<9:42> el<9:43>
                                n<0> u<136> t<INT_CONST> p<137> l<9:42> el<9:43>
              n<B> u<146> t<STRING_CONST> p<162> s<156> l<9:45> el<9:46>
              n<> u<156> t<Unpacked_dimension> p<162> c<155> s<161> l<9:47> el<9:52>
                n<> u<155> t<Constant_range> p<156> c<150> l<9:48> el<9:51>
                  n<> u<150> t<Constant_expression> p<155> c<149> s<154> l<9:48> el<9:49>
                    n<> u<149> t<Constant_primary> p<150> c<148> l<9:48> el<9:49>
                      n<> u<148> t<Primary_literal> p<149> c<147> l<9:48> el<9:49>
                        n<3> u<147> t<INT_CONST> p<148> l<9:48> el<9:49>
                  n<> u<154> t<Constant_expression> p<155> c<153> l<9:50> el<9:51>
                    n<> u<153> t<Constant_primary> p<154> c<152> l<9:50> el<9:51>
                      n<> u<152> t<Primary_literal> p<153> c<151> l<9:50> el<9:51>
                        n<0> u<151> t<INT_CONST> p<152> l<9:50> el<9:51>
              n<> u<161> t<Unpacked_dimension> p<162> c<160> l<9:52> el<9:55>
                n<> u<160> t<Constant_expression> p<161> c<159> l<9:53> el<9:54>
                  n<> u<159> t<Constant_primary> p<160> c<158> l<9:53> el<9:54>
                    n<> u<158> t<Primary_literal> p<159> c<157> l<9:53> el<9:54>
                      n<2> u<157> t<INT_CONST> p<158> l<9:53> el<9:54>
        n<> u<265> t<Non_port_module_item> p<267> c<264> s<266> l<10:5> el<15:8>
          n<> u<264> t<Module_or_generate_item> p<265> c<263> l<10:5> el<15:8>
            n<> u<263> t<Module_common_item> p<264> c<262> l<10:5> el<15:8>
              n<> u<262> t<Always_construct> p<263> c<165> l<10:5> el<15:8>
                n<> u<165> t<ALWAYS> p<262> s<261> l<10:5> el<10:11>
                n<> u<261> t<Statement> p<262> c<260> l<10:12> el<15:8>
                  n<> u<260> t<Statement_item> p<261> c<259> l<10:12> el<15:8>
                    n<> u<259> t<Procedural_timing_control_statement> p<260> c<173> l<10:12> el<15:8>
                      n<> u<173> t<Procedural_timing_control> p<259> c<172> s<258> l<10:12> el<10:26>
                        n<> u<172> t<Event_control> p<173> c<171> l<10:12> el<10:26>
                          n<> u<171> t<Event_expression> p<172> c<166> l<10:14> el<10:25>
                            n<> u<166> t<Edge_Posedge> p<171> s<170> l<10:14> el<10:21>
                            n<> u<170> t<Expression> p<171> c<169> l<10:22> el<10:25>
                              n<> u<169> t<Primary> p<170> c<168> l<10:22> el<10:25>
                                n<> u<168> t<Primary_literal> p<169> c<167> l<10:22> el<10:25>
                                  n<clk> u<167> t<STRING_CONST> p<168> l<10:22> el<10:25>
                      n<> u<258> t<Statement_or_null> p<259> c<257> l<10:27> el<15:8>
                        n<> u<257> t<Statement> p<258> c<256> l<10:27> el<15:8>
                          n<> u<256> t<Statement_item> p<257> c<255> l<10:27> el<15:8>
                            n<> u<255> t<Seq_block> p<256> c<253> l<10:27> el<15:8>
                              n<> u<253> t<Statement_or_null> p<255> c<252> s<254> l<11:9> el<14:12>
                                n<> u<252> t<Statement> p<253> c<251> l<11:9> el<14:12>
                                  n<> u<251> t<Statement_item> p<252> c<250> l<11:9> el<14:12>
                                    n<> u<250> t<Loop_statement> p<251> c<249> l<11:9> el<14:12>
                                      n<> u<249> t<FOREACH> p<250> s<175> l<11:9> el<11:16>
                                      n<> u<175> t<Ps_or_hierarchical_array_identifier> p<250> c<174> s<182> l<11:17> el<11:18>
                                        n<B> u<174> t<STRING_CONST> p<175> l<11:17> el<11:18>
                                      n<> u<182> t<Loop_variables> p<250> c<176> s<248> l<11:19> el<11:28>
                                        n<q> u<176> t<STRING_CONST> p<182> s<177> l<11:19> el<11:20>
                                        n<> u<177> t<Comma> p<182> s<178> l<11:20> el<11:21>
                                        n<r> u<178> t<STRING_CONST> p<182> s<179> l<11:22> el<11:23>
                                        n<> u<179> t<Comma> p<182> s<180> l<11:23> el<11:24>
                                        n<> u<180> t<Comma> p<182> s<181> l<11:25> el<11:26>
                                        n<s> u<181> t<STRING_CONST> p<182> l<11:27> el<11:28>
                                      n<> u<248> t<Statement> p<250> c<247> l<11:31> el<14:12>
                                        n<> u<247> t<Statement_item> p<248> c<246> l<11:31> el<14:12>
                                          n<> u<246> t<Seq_block> p<247> c<213> l<11:31> el<14:12>
                                            n<> u<213> t<Statement_or_null> p<246> c<212> s<244> l<12:13> el<12:31>
                                              n<> u<212> t<Statement> p<213> c<211> l<12:13> el<12:31>
                                                n<> u<211> t<Statement_item> p<212> c<210> l<12:13> el<12:31>
                                                  n<> u<210> t<Blocking_assignment> p<211> c<209> l<12:13> el<12:30>
                                                    n<> u<209> t<Operator_assignment> p<210> c<203> l<12:13> el<12:30>
                                                      n<> u<203> t<Variable_lvalue> p<209> c<184> s<204> l<12:13> el<12:26>
                                                        n<> u<184> t<Ps_or_hierarchical_identifier> p<203> c<183> s<202> l<12:13> el<12:14>
                                                          n<B> u<183> t<STRING_CONST> p<184> l<12:13> el<12:14>
                                                        n<> u<202> t<Select> p<203> c<201> l<12:14> el<12:26>
                                                          n<> u<201> t<Bit_select> p<202> c<188> l<12:14> el<12:26>
                                                            n<> u<188> t<Expression> p<201> c<187> s<192> l<12:15> el<12:16>
                                                              n<> u<187> t<Primary> p<188> c<186> l<12:15> el<12:16>
                                                                n<> u<186> t<Primary_literal> p<187> c<185> l<12:15> el<12:16>
                                                                  n<q> u<185> t<STRING_CONST> p<186> l<12:15> el<12:16>
                                                            n<> u<192> t<Expression> p<201> c<191> s<196> l<12:18> el<12:19>
                                                              n<> u<191> t<Primary> p<192> c<190> l<12:18> el<12:19>
                                                                n<> u<190> t<Primary_literal> p<191> c<189> l<12:18> el<12:19>
                                                                  n<r> u<189> t<STRING_CONST> p<190> l<12:18> el<12:19>
                                                            n<> u<196> t<Expression> p<201> c<195> s<200> l<12:21> el<12:22>
                                                              n<> u<195> t<Primary> p<196> c<194> l<12:21> el<12:22>
                                                                n<> u<194> t<Primary_literal> p<195> c<193> l<12:21> el<12:22>
                                                                  n<0> u<193> t<INT_CONST> p<194> l<12:21> el<12:22>
                                                            n<> u<200> t<Expression> p<201> c<199> l<12:24> el<12:25>
                                                              n<> u<199> t<Primary> p<200> c<198> l<12:24> el<12:25>
                                                                n<> u<198> t<Primary_literal> p<199> c<197> l<12:24> el<12:25>
                                                                  n<s> u<197> t<STRING_CONST> p<198> l<12:24> el<12:25>
                                                      n<> u<204> t<AssignOp_Assign> p<209> s<208> l<12:27> el<12:28>
                                                      n<> u<208> t<Expression> p<209> c<207> l<12:29> el<12:30>
                                                        n<> u<207> t<Primary> p<208> c<206> l<12:29> el<12:30>
                                                          n<> u<206> t<Primary_literal> p<207> c<205> l<12:29> el<12:30>
                                                            n<r> u<205> t<STRING_CONST> p<206> l<12:29> el<12:30>
                                            n<> u<244> t<Statement_or_null> p<246> c<243> s<245> l<13:13> el<13:31>
                                              n<> u<243> t<Statement> p<244> c<242> l<13:13> el<13:31>
                                                n<> u<242> t<Statement_item> p<243> c<241> l<13:13> el<13:31>
                                                  n<> u<241> t<Blocking_assignment> p<242> c<240> l<13:13> el<13:30>
                                                    n<> u<240> t<Operator_assignment> p<241> c<234> l<13:13> el<13:30>
                                                      n<> u<234> t<Variable_lvalue> p<240> c<215> s<235> l<13:13> el<13:26>
                                                        n<> u<215> t<Ps_or_hierarchical_identifier> p<234> c<214> s<233> l<13:13> el<13:14>
                                                          n<B> u<214> t<STRING_CONST> p<215> l<13:13> el<13:14>
                                                        n<> u<233> t<Select> p<234> c<232> l<13:14> el<13:26>
                                                          n<> u<232> t<Bit_select> p<233> c<219> l<13:14> el<13:26>
                                                            n<> u<219> t<Expression> p<232> c<218> s<223> l<13:15> el<13:16>
                                                              n<> u<218> t<Primary> p<219> c<217> l<13:15> el<13:16>
                                                                n<> u<217> t<Primary_literal> p<218> c<216> l<13:15> el<13:16>
                                                                  n<q> u<216> t<STRING_CONST> p<217> l<13:15> el<13:16>
                                                            n<> u<223> t<Expression> p<232> c<222> s<227> l<13:18> el<13:19>
                                                              n<> u<222> t<Primary> p<223> c<221> l<13:18> el<13:19>
                                                                n<> u<221> t<Primary_literal> p<222> c<220> l<13:18> el<13:19>
                                                                  n<r> u<220> t<STRING_CONST> p<221> l<13:18> el<13:19>
                                                            n<> u<227> t<Expression> p<232> c<226> s<231> l<13:21> el<13:22>
                                                              n<> u<226> t<Primary> p<227> c<225> l<13:21> el<13:22>
                                                                n<> u<225> t<Primary_literal> p<226> c<224> l<13:21> el<13:22>
                                                                  n<1> u<224> t<INT_CONST> p<225> l<13:21> el<13:22>
                                                            n<> u<231> t<Expression> p<232> c<230> l<13:24> el<13:25>
                                                              n<> u<230> t<Primary> p<231> c<229> l<13:24> el<13:25>
                                                                n<> u<229> t<Primary_literal> p<230> c<228> l<13:24> el<13:25>
                                                                  n<s> u<228> t<STRING_CONST> p<229> l<13:24> el<13:25>
                                                      n<> u<235> t<AssignOp_Assign> p<240> s<239> l<13:27> el<13:28>
                                                      n<> u<239> t<Expression> p<240> c<238> l<13:29> el<13:30>
                                                        n<> u<238> t<Primary> p<239> c<237> l<13:29> el<13:30>
                                                          n<> u<237> t<Primary_literal> p<238> c<236> l<13:29> el<13:30>
                                                            n<0> u<236> t<INT_CONST> p<237> l<13:29> el<13:30>
                                            n<> u<245> t<END> p<246> l<14:9> el<14:12>
                              n<> u<254> t<END> p<255> l<15:5> el<15:8>
        n<> u<266> t<ENDMODULE> p<267> l<16:1> el<16:10>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/SynthForeach/dut.sv:1:1: No timescale set for "dut".
[WRN:PA0205] ${SURELOG_DIR}/tests/SynthForeach/dut.sv:9:1: No timescale set for "top".
[INF:CP0300] Compilation...
[INF:CP0303] ${SURELOG_DIR}/tests/SynthForeach/dut.sv:1:1: Compile module "work@dut".
[INF:CP0303] ${SURELOG_DIR}/tests/SynthForeach/dut.sv:9:1: Compile module "work@top".
[INF:UH0706] Creating UHDM Model...
=== UHDM Object Stats Begin (Non-Elaborated Model) ===
Always                                                 2
ArrayNet                                               2
ArrayTypespec                                          6
Assignment                                             3
Begin                                                  3
BitTypespec                                            2
Constant                                              18
Design                                                 1
EventControl                                           2
ForeachStmt                                            3
Identifier                                             2
LogicNet                                               2
LogicTypespec                                          2
Module                                                 2
Operation                                             13
Port                                                   4
Range                                                 12
RefObj                                                13
RefTypespec                                           16
RefVar                                                 9
SourceFile                                             1
UnsupportedTypespec                                    6
VarSelect                                              3
=== UHDM Object Stats End ===
[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/SynthForeach/slpp_all/surelog.uhdm ...
[INF:UH0711] Decompiling UHDM...
====== UHDM =======
Design: (unnamed)
|vpiName:unnamed
|vpiSourceFiles:
\_SourceFile: , file:${SURELOG_DIR}/tests/SynthForeach/dut.sv
  |vpiParent:
  \_Design: (unnamed)
|vpiAllModules:
\_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/SynthForeach/dut.sv, line:1:1, endln:7:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:
  \_Identifier: (work@dut)
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/SynthForeach/dut.sv, line:1:1, endln:7:10
    |vpiName:work@dut
  |vpiTypedef:
  \_LogicTypespec: 
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/SynthForeach/dut.sv, line:1:1, endln:7:10
  |vpiTypedef:
  \_ArrayTypespec: 
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/SynthForeach/dut.sv, line:1:1, endln:7:10
    |vpiArrayType:1
    |vpiRange:
    \_Range: , line:1:47, endln:1:50
      |vpiParent:
      \_ArrayTypespec: 
      |vpiRightRange:
      \_Operation: , line:1:48, endln:1:49
        |vpiParent:
        \_Range: , line:1:47, endln:1:50
        |vpiOpType:11
        |vpiOperand:
        \_Constant: , line:1:48, endln:1:49
          |vpiParent:
          \_Operation: , line:1:48, endln:1:49
          |vpiDecompile:4
          |vpiSize:64
          |UINT:4
          |vpiConstType:9
    |vpiRange:
    \_Range: , line:1:50, endln:1:53
      |vpiParent:
      \_ArrayTypespec: 
      |vpiRightRange:
      \_Operation: , line:1:51, endln:1:52
        |vpiParent:
        \_Range: , line:1:50, endln:1:53
        |vpiOpType:11
        |vpiOperand:
        \_Constant: , line:1:51, endln:1:52
          |vpiParent:
          \_Operation: , line:1:51, endln:1:52
          |vpiDecompile:4
          |vpiSize:64
          |UINT:4
          |vpiConstType:9
    |vpiElemTypespec:
    \_RefTypespec: (work@dut), line:1:30, endln:1:35
      |vpiParent:
      \_ArrayTypespec: 
      |vpiFullName:work@dut
      |vpiActual:
      \_LogicTypespec: 
  |vpiTypedef:
  \_ArrayTypespec: 
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/SynthForeach/dut.sv, line:1:1, endln:7:10
    |vpiArrayType:1
    |vpiRange:
    \_Range: , line:1:47, endln:1:50
      |vpiParent:
      \_ArrayTypespec: 
      |vpiRightRange:
      \_Operation: , line:1:48, endln:1:49
        |vpiParent:
        \_Range: , line:1:47, endln:1:50
        |vpiOpType:11
        |vpiOperand:
        \_Constant: , line:1:48, endln:1:49
          |vpiParent:
          \_Operation: , line:1:48, endln:1:49
          |vpiDecompile:4
          |vpiSize:64
          |UINT:4
          |vpiConstType:9
    |vpiRange:
    \_Range: , line:1:50, endln:1:53
      |vpiParent:
      \_ArrayTypespec: 
      |vpiRightRange:
      \_Operation: , line:1:51, endln:1:52
        |vpiParent:
        \_Range: , line:1:50, endln:1:53
        |vpiOpType:11
        |vpiOperand:
        \_Constant: , line:1:51, endln:1:52
          |vpiParent:
          \_Operation: , line:1:51, endln:1:52
          |vpiDecompile:4
          |vpiSize:64
          |UINT:4
          |vpiConstType:9
    |vpiElemTypespec:
    \_RefTypespec: (work@dut), line:1:30, endln:1:42
      |vpiParent:
      \_ArrayTypespec: 
      |vpiFullName:work@dut
      |vpiActual:
      \_ArrayTypespec: 
  |vpiTypedef:
  \_LogicTypespec: 
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/SynthForeach/dut.sv, line:1:1, endln:7:10
  |vpiTypedef:
  \_ArrayTypespec: 
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/SynthForeach/dut.sv, line:1:1, endln:7:10
    |vpiArrayType:1
    |vpiRange:
    \_Range: , line:1:47, endln:1:50
      |vpiParent:
      \_ArrayTypespec: 
      |vpiRightRange:
      \_Operation: , line:1:48, endln:1:49
        |vpiParent:
        \_Range: , line:1:47, endln:1:50
        |vpiOpType:11
        |vpiOperand:
        \_Constant: , line:1:48, endln:1:49
          |vpiParent:
          \_Operation: , line:1:48, endln:1:49
          |vpiDecompile:4
          |vpiSize:64
          |UINT:4
          |vpiConstType:9
    |vpiRange:
    \_Range: , line:1:50, endln:1:53
      |vpiParent:
      \_ArrayTypespec: 
      |vpiRightRange:
      \_Operation: , line:1:51, endln:1:52
        |vpiParent:
        \_Range: , line:1:50, endln:1:53
        |vpiOpType:11
        |vpiOperand:
        \_Constant: , line:1:51, endln:1:52
          |vpiParent:
          \_Operation: , line:1:51, endln:1:52
          |vpiDecompile:4
          |vpiSize:64
          |UINT:4
          |vpiConstType:9
    |vpiElemTypespec:
    \_RefTypespec: (work@dut), line:1:30, endln:1:35
      |vpiParent:
      \_ArrayTypespec: 
      |vpiFullName:work@dut
      |vpiActual:
      \_LogicTypespec: 
  |vpiImportTypespec:
  \_LogicNet: (work@dut.clk), line:1:18, endln:1:21
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/SynthForeach/dut.sv, line:1:1, endln:7:10
    |vpiName:clk
    |vpiFullName:work@dut.clk
  |vpiImportTypespec:
  \_LogicTypespec: 
  |vpiImportTypespec:
  \_ArrayTypespec: 
  |vpiImportTypespec:
  \_ArrayNet: (work@dut.data), line:1:43, endln:1:47
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/SynthForeach/dut.sv, line:1:1, endln:7:10
    |vpiTypespec:
    \_RefTypespec: (work@dut.data), line:1:30, endln:1:35
      |vpiParent:
      \_ArrayNet: (work@dut.data), line:1:43, endln:1:47
      |vpiFullName:work@dut.data
      |vpiActual:
      \_ArrayTypespec: 
    |vpiName:data
    |vpiFullName:work@dut.data
    |vpiNetType:36
  |vpiImportTypespec:
  \_ArrayTypespec: 
  |vpiImportTypespec:
  \_LogicTypespec: 
  |vpiImportTypespec:
  \_ArrayTypespec: 
  |vpiDefName:work@dut
  |vpiNet:
  \_LogicNet: (work@dut.clk), line:1:18, endln:1:21
  |vpiArrayNet:
  \_ArrayNet: (work@dut.data), line:1:43, endln:1:47
  |vpiPort:
  \_Port: (clk), line:1:18, endln:1:21
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/SynthForeach/dut.sv, line:1:1, endln:7:10
    |vpiName:clk
    |vpiDirection:1
  |vpiPort:
  \_Port: (data), line:1:43, endln:1:47
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/SynthForeach/dut.sv, line:1:1, endln:7:10
    |vpiName:data
    |vpiDirection:2
    |vpiTypespec:
    \_RefTypespec: (work@dut.data), line:1:30, endln:1:35
      |vpiParent:
      \_Port: (data), line:1:43, endln:1:47
      |vpiFullName:work@dut.data
      |vpiActual:
      \_ArrayTypespec: 
  |vpiProcess:
  \_Always: , line:2:5, endln:6:8
    |vpiParent:
    \_Module: work@dut (work@dut), file:${SURELOG_DIR}/tests/SynthForeach/dut.sv, line:1:1, endln:7:10
    |vpiStmt:
    \_EventControl: , line:2:12, endln:2:26
      |vpiParent:
      \_Always: , line:2:5, endln:6:8
      |vpiCondition:
      \_Operation: , line:2:14, endln:2:25
        |vpiParent:
        \_EventControl: , line:2:12, endln:2:26
        |vpiOpType:39
        |vpiOperand:
        \_RefObj: (work@dut.clk), line:2:22, endln:2:25
          |vpiParent:
          \_Operation: , line:2:14, endln:2:25
          |vpiName:clk
          |vpiFullName:work@dut.clk
          |vpiActual:
          \_LogicNet: (work@dut.clk), line:1:18, endln:1:21
      |vpiStmt:
      \_Begin: (work@dut), line:2:27, endln:6:8
        |vpiParent:
        \_EventControl: , line:2:12, endln:2:26
        |vpiFullName:work@dut
        |vpiInternalScope:
        \_ForeachStmt: (work@dut), line:3:9, endln:5:35
          |vpiParent:
          \_Begin: (work@dut), line:2:27, endln:6:8
          |vpiFullName:work@dut
          |vpiInternalScope:
          \_ForeachStmt: (work@dut), line:4:13, endln:5:35
            |vpiParent:
            \_ForeachStmt: (work@dut), line:3:9, endln:5:35
            |vpiFullName:work@dut
            |vpiImportTypespec:
            \_RefVar: (work@dut.data), line:4:21, endln:4:25
              |vpiParent:
              \_ForeachStmt: (work@dut), line:4:13, endln:5:35
              |vpiName:data
              |vpiFullName:work@dut.data
            |vpiImportTypespec:
            \_RefVar: (work@dut.i), line:4:26, endln:4:27
              |vpiParent:
              \_ForeachStmt: (work@dut), line:4:13, endln:5:35
              |vpiTypespec:
              \_RefTypespec: (work@dut.i.i), line:4:26, endln:4:27
                |vpiParent:
                \_RefVar: (work@dut.i), line:4:26, endln:4:27
                |vpiName:i
                |vpiFullName:work@dut.i.i
                |vpiActual:
                \_UnsupportedTypespec: (i)
              |vpiName:i
              |vpiFullName:work@dut.i
            |vpiImportTypespec:
            \_RefVar: (work@dut.j), line:4:29, endln:4:30
              |vpiParent:
              \_ForeachStmt: (work@dut), line:4:13, endln:5:35
              |vpiTypespec:
              \_RefTypespec: (work@dut.j.j), line:4:29, endln:4:30
                |vpiParent:
                \_RefVar: (work@dut.j), line:4:29, endln:4:30
                |vpiName:j
                |vpiFullName:work@dut.j.j
                |vpiActual:
                \_UnsupportedTypespec: (j)
              |vpiName:j
              |vpiFullName:work@dut.j
            |vpiVariables:
            \_RefVar: (work@dut.data), line:4:21, endln:4:25
            |vpiLoopVars:
            \_RefVar: (work@dut.i), line:4:26, endln:4:27
            |vpiLoopVars:
            \_RefVar: (work@dut.j), line:4:29, endln:4:30
            |vpiStmt:
            \_Assignment: , line:5:17, endln:5:35
              |vpiParent:
              \_ForeachStmt: (work@dut), line:4:13, endln:5:35
              |vpiOpType:82
              |vpiBlocking:1
              |vpiRhs:
              \_Operation: , line:5:30, endln:5:35
                |vpiParent:
                \_Assignment: , line:5:17, endln:5:35
                |vpiOpType:25
                |vpiOperand:
                \_RefObj: (work@dut.i), line:5:30, endln:5:31
                  |vpiParent:
                  \_Operation: , line:5:30, endln:5:35
                  |vpiName:i
                  |vpiFullName:work@dut.i
                  |vpiActual:
                  \_RefVar: (work@dut.i), line:4:26, endln:4:27
                |vpiOperand:
                \_RefObj: (work@dut.j), line:5:34, endln:5:35
                  |vpiParent:
                  \_Operation: , line:5:30, endln:5:35
                  |vpiName:j
                  |vpiFullName:work@dut.j
                  |vpiActual:
                  \_RefVar: (work@dut.j), line:4:29, endln:4:30
              |vpiLhs:
              \_VarSelect: (work@dut.data), line:5:17, endln:5:27
                |vpiParent:
                \_Assignment: , line:5:17, endln:5:35
                |vpiName:data
                |vpiFullName:work@dut.data
                |vpiActual:
                \_RefVar: (work@dut.data), line:4:21, endln:4:25
                |vpiIndex:
                \_RefObj: (work@dut.data.i), line:5:22, endln:5:23
                  |vpiParent:
                  \_VarSelect: (work@dut.data), line:5:17, endln:5:27
                  |vpiName:i
                  |vpiFullName:work@dut.data.i
                  |vpiActual:
                  \_RefVar: (work@dut.i), line:4:26, endln:4:27
                |vpiIndex:
                \_RefObj: (work@dut.data.j), line:5:25, endln:5:26
                  |vpiParent:
                  \_VarSelect: (work@dut.data), line:5:17, endln:5:27
                  |vpiName:j
                  |vpiFullName:work@dut.data.j
                  |vpiActual:
                  \_RefVar: (work@dut.j), line:4:29, endln:4:30
          |vpiImportTypespec:
          \_RefVar: (work@dut.data), line:3:17, endln:3:21
            |vpiParent:
            \_ForeachStmt: (work@dut), line:3:9, endln:5:35
            |vpiName:data
            |vpiFullName:work@dut.data
          |vpiImportTypespec:
          \_RefVar: (work@dut.i), line:3:22, endln:3:23
            |vpiParent:
            \_ForeachStmt: (work@dut), line:3:9, endln:5:35
            |vpiTypespec:
            \_RefTypespec: (work@dut.i.i), line:3:22, endln:3:23
              |vpiParent:
              \_RefVar: (work@dut.i), line:3:22, endln:3:23
              |vpiName:i
              |vpiFullName:work@dut.i.i
              |vpiActual:
              \_UnsupportedTypespec: (i)
            |vpiName:i
            |vpiFullName:work@dut.i
          |vpiVariables:
          \_RefVar: (work@dut.data), line:3:17, endln:3:21
          |vpiLoopVars:
          \_RefVar: (work@dut.i), line:3:22, endln:3:23
          |vpiStmt:
          \_ForeachStmt: (work@dut), line:4:13, endln:5:35
        |vpiTypedef:
        \_UnsupportedTypespec: (i)
          |vpiParent:
          \_Begin: (work@dut), line:2:27, endln:6:8
          |vpiName:i
        |vpiTypedef:
        \_UnsupportedTypespec: (i)
          |vpiParent:
          \_Begin: (work@dut), line:2:27, endln:6:8
          |vpiName:i
        |vpiTypedef:
        \_UnsupportedTypespec: (j)
          |vpiParent:
          \_Begin: (work@dut), line:2:27, endln:6:8
          |vpiName:j
        |vpiImportTypespec:
        \_UnsupportedTypespec: (i)
        |vpiImportTypespec:
        \_UnsupportedTypespec: (i)
        |vpiImportTypespec:
        \_UnsupportedTypespec: (j)
        |vpiStmt:
        \_ForeachStmt: (work@dut), line:3:9, endln:5:35
    |vpiAlwaysType:1
|vpiAllModules:
\_Module: work@top (work@top), file:${SURELOG_DIR}/tests/SynthForeach/dut.sv, line:9:1, endln:16:10
  |vpiParent:
  \_Design: (unnamed)
  |vpiName:
  \_Identifier: (work@top)
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/SynthForeach/dut.sv, line:9:1, endln:16:10
    |vpiName:work@top
  |vpiTypedef:
  \_BitTypespec: 
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/SynthForeach/dut.sv, line:9:1, endln:16:10
  |vpiTypedef:
  \_ArrayTypespec: 
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/SynthForeach/dut.sv, line:9:1, endln:16:10
    |vpiArrayType:1
    |vpiRange:
    \_Range: , line:9:47, endln:9:52
      |vpiParent:
      \_ArrayTypespec: 
      |vpiLeftRange:
      \_Constant: , line:9:48, endln:9:49
        |vpiParent:
        \_Range: , line:9:47, endln:9:52
        |vpiDecompile:3
        |vpiSize:64
        |UINT:3
        |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:9:50, endln:9:51
        |vpiParent:
        \_Range: , line:9:47, endln:9:52
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
    |vpiRange:
    \_Range: , line:9:52, endln:9:55
      |vpiParent:
      \_ArrayTypespec: 
      |vpiRightRange:
      \_Operation: , line:9:53, endln:9:54
        |vpiParent:
        \_Range: , line:9:52, endln:9:55
        |vpiOpType:11
        |vpiOperand:
        \_Constant: , line:9:53, endln:9:54
          |vpiParent:
          \_Operation: , line:9:53, endln:9:54
          |vpiDecompile:2
          |vpiSize:64
          |UINT:2
          |vpiConstType:9
    |vpiElemTypespec:
    \_RefTypespec: (work@top), line:9:30, endln:9:33
      |vpiParent:
      \_ArrayTypespec: 
      |vpiFullName:work@top
      |vpiActual:
      \_BitTypespec: 
  |vpiTypedef:
  \_ArrayTypespec: 
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/SynthForeach/dut.sv, line:9:1, endln:16:10
    |vpiArrayType:1
    |vpiRange:
    \_Range: , line:9:47, endln:9:52
      |vpiParent:
      \_ArrayTypespec: 
      |vpiLeftRange:
      \_Constant: , line:9:48, endln:9:49
        |vpiParent:
        \_Range: , line:9:47, endln:9:52
        |vpiDecompile:3
        |vpiSize:64
        |UINT:3
        |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:9:50, endln:9:51
        |vpiParent:
        \_Range: , line:9:47, endln:9:52
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
    |vpiRange:
    \_Range: , line:9:52, endln:9:55
      |vpiParent:
      \_ArrayTypespec: 
      |vpiRightRange:
      \_Operation: , line:9:53, endln:9:54
        |vpiParent:
        \_Range: , line:9:52, endln:9:55
        |vpiOpType:11
        |vpiOperand:
        \_Constant: , line:9:53, endln:9:54
          |vpiParent:
          \_Operation: , line:9:53, endln:9:54
          |vpiDecompile:2
          |vpiSize:64
          |UINT:2
          |vpiConstType:9
    |vpiElemTypespec:
    \_RefTypespec: (work@top), line:9:30, endln:9:44
      |vpiParent:
      \_ArrayTypespec: 
      |vpiFullName:work@top
      |vpiActual:
      \_ArrayTypespec: 
  |vpiTypedef:
  \_BitTypespec: 
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/SynthForeach/dut.sv, line:9:1, endln:16:10
  |vpiTypedef:
  \_ArrayTypespec: 
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/SynthForeach/dut.sv, line:9:1, endln:16:10
    |vpiArrayType:1
    |vpiRange:
    \_Range: , line:9:47, endln:9:52
      |vpiParent:
      \_ArrayTypespec: 
      |vpiLeftRange:
      \_Constant: , line:9:48, endln:9:49
        |vpiParent:
        \_Range: , line:9:47, endln:9:52
        |vpiDecompile:3
        |vpiSize:64
        |UINT:3
        |vpiConstType:9
      |vpiRightRange:
      \_Constant: , line:9:50, endln:9:51
        |vpiParent:
        \_Range: , line:9:47, endln:9:52
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
        |vpiConstType:9
    |vpiRange:
    \_Range: , line:9:52, endln:9:55
      |vpiParent:
      \_ArrayTypespec: 
      |vpiRightRange:
      \_Operation: , line:9:53, endln:9:54
        |vpiParent:
        \_Range: , line:9:52, endln:9:55
        |vpiOpType:11
        |vpiOperand:
        \_Constant: , line:9:53, endln:9:54
          |vpiParent:
          \_Operation: , line:9:53, endln:9:54
          |vpiDecompile:2
          |vpiSize:64
          |UINT:2
          |vpiConstType:9
    |vpiElemTypespec:
    \_RefTypespec: (work@top), line:9:30, endln:9:33
      |vpiParent:
      \_ArrayTypespec: 
      |vpiFullName:work@top
      |vpiActual:
      \_BitTypespec: 
  |vpiImportTypespec:
  \_LogicNet: (work@top.clk), line:9:18, endln:9:21
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/SynthForeach/dut.sv, line:9:1, endln:16:10
    |vpiName:clk
    |vpiFullName:work@top.clk
  |vpiImportTypespec:
  \_BitTypespec: 
  |vpiImportTypespec:
  \_ArrayTypespec: 
  |vpiImportTypespec:
  \_ArrayNet: (work@top.B), line:9:45, endln:9:46
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/SynthForeach/dut.sv, line:9:1, endln:16:10
    |vpiTypespec:
    \_RefTypespec: (work@top.B), line:9:30, endln:9:33
      |vpiParent:
      \_ArrayNet: (work@top.B), line:9:45, endln:9:46
      |vpiFullName:work@top.B
      |vpiActual:
      \_ArrayTypespec: 
    |vpiName:B
    |vpiFullName:work@top.B
  |vpiImportTypespec:
  \_ArrayTypespec: 
  |vpiImportTypespec:
  \_BitTypespec: 
  |vpiImportTypespec:
  \_ArrayTypespec: 
  |vpiDefName:work@top
  |vpiNet:
  \_LogicNet: (work@top.clk), line:9:18, endln:9:21
  |vpiArrayNet:
  \_ArrayNet: (work@top.B), line:9:45, endln:9:46
  |vpiPort:
  \_Port: (clk), line:9:18, endln:9:21
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/SynthForeach/dut.sv, line:9:1, endln:16:10
    |vpiName:clk
    |vpiDirection:1
  |vpiPort:
  \_Port: (B), line:9:45, endln:9:46
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/SynthForeach/dut.sv, line:9:1, endln:16:10
    |vpiName:B
    |vpiDirection:2
    |vpiTypespec:
    \_RefTypespec: (work@top.B), line:9:30, endln:9:33
      |vpiParent:
      \_Port: (B), line:9:45, endln:9:46
      |vpiFullName:work@top.B
      |vpiActual:
      \_ArrayTypespec: 
  |vpiProcess:
  \_Always: , line:10:5, endln:15:8
    |vpiParent:
    \_Module: work@top (work@top), file:${SURELOG_DIR}/tests/SynthForeach/dut.sv, line:9:1, endln:16:10
    |vpiStmt:
    \_EventControl: , line:10:12, endln:10:26
      |vpiParent:
      \_Always: , line:10:5, endln:15:8
      |vpiCondition:
      \_Operation: , line:10:14, endln:10:25
        |vpiParent:
        \_EventControl: , line:10:12, endln:10:26
        |vpiOpType:39
        |vpiOperand:
        \_RefObj: (work@top.clk), line:10:22, endln:10:25
          |vpiParent:
          \_Operation: , line:10:14, endln:10:25
          |vpiName:clk
          |vpiFullName:work@top.clk
          |vpiActual:
          \_LogicNet: (work@top.clk), line:9:18, endln:9:21
      |vpiStmt:
      \_Begin: (work@top), line:10:27, endln:15:8
        |vpiParent:
        \_EventControl: , line:10:12, endln:10:26
        |vpiFullName:work@top
        |vpiInternalScope:
        \_ForeachStmt: (work@top), line:11:9, endln:14:12
          |vpiParent:
          \_Begin: (work@top), line:10:27, endln:15:8
          |vpiFullName:work@top
          |vpiInternalScope:
          \_Begin: (work@top), line:11:31, endln:14:12
            |vpiParent:
            \_ForeachStmt: (work@top), line:11:9, endln:14:12
            |vpiFullName:work@top
            |vpiStmt:
            \_Assignment: , line:12:13, endln:12:30
              |vpiParent:
              \_Begin: (work@top), line:11:31, endln:14:12
              |vpiOpType:82
              |vpiBlocking:1
              |vpiRhs:
              \_RefObj: (work@top.r), line:12:29, endln:12:30
                |vpiParent:
                \_Assignment: , line:12:13, endln:12:30
                |vpiName:r
                |vpiFullName:work@top.r
                |vpiActual:
                \_RefVar: (work@top.r), line:11:22, endln:11:23
              |vpiLhs:
              \_VarSelect: (work@top.B), line:12:13, endln:12:26
                |vpiParent:
                \_Assignment: , line:12:13, endln:12:30
                |vpiName:B
                |vpiFullName:work@top.B
                |vpiActual:
                \_RefVar: (work@top.B), line:11:17, endln:11:18
                |vpiIndex:
                \_RefObj: (work@top.B.q), line:12:15, endln:12:16
                  |vpiParent:
                  \_VarSelect: (work@top.B), line:12:13, endln:12:26
                  |vpiName:q
                  |vpiFullName:work@top.B.q
                  |vpiActual:
                  \_RefVar: (work@top.q), line:11:19, endln:11:20
                |vpiIndex:
                \_RefObj: (work@top.B.r), line:12:18, endln:12:19
                  |vpiParent:
                  \_VarSelect: (work@top.B), line:12:13, endln:12:26
                  |vpiName:r
                  |vpiFullName:work@top.B.r
                  |vpiActual:
                  \_RefVar: (work@top.r), line:11:22, endln:11:23
                |vpiIndex:
                \_Constant: , line:12:21, endln:12:22
                  |vpiParent:
                  \_VarSelect: (work@top.B), line:12:13, endln:12:26
                  |vpiDecompile:0
                  |vpiSize:64
                  |UINT:0
                  |vpiConstType:9
                |vpiIndex:
                \_RefObj: (work@top.B.s), line:12:24, endln:12:25
                  |vpiParent:
                  \_VarSelect: (work@top.B), line:12:13, endln:12:26
                  |vpiName:s
                  |vpiFullName:work@top.B.s
                  |vpiActual:
                  \_RefVar: (work@top.s), line:11:27, endln:11:28
            |vpiStmt:
            \_Assignment: , line:13:13, endln:13:30
              |vpiParent:
              \_Begin: (work@top), line:11:31, endln:14:12
              |vpiOpType:82
              |vpiBlocking:1
              |vpiRhs:
              \_Constant: , line:13:29, endln:13:30
                |vpiParent:
                \_Assignment: , line:13:13, endln:13:30
                |vpiDecompile:0
                |vpiSize:64
                |UINT:0
                |vpiConstType:9
              |vpiLhs:
              \_VarSelect: (work@top.B), line:13:13, endln:13:26
                |vpiParent:
                \_Assignment: , line:13:13, endln:13:30
                |vpiName:B
                |vpiFullName:work@top.B
                |vpiActual:
                \_RefVar: (work@top.B), line:11:17, endln:11:18
                |vpiIndex:
                \_RefObj: (work@top.B.q), line:13:15, endln:13:16
                  |vpiParent:
                  \_VarSelect: (work@top.B), line:13:13, endln:13:26
                  |vpiName:q
                  |vpiFullName:work@top.B.q
                  |vpiActual:
                  \_RefVar: (work@top.q), line:11:19, endln:11:20
                |vpiIndex:
                \_RefObj: (work@top.B.r), line:13:18, endln:13:19
                  |vpiParent:
                  \_VarSelect: (work@top.B), line:13:13, endln:13:26
                  |vpiName:r
                  |vpiFullName:work@top.B.r
                  |vpiActual:
                  \_RefVar: (work@top.r), line:11:22, endln:11:23
                |vpiIndex:
                \_Constant: , line:13:21, endln:13:22
                  |vpiParent:
                  \_VarSelect: (work@top.B), line:13:13, endln:13:26
                  |vpiDecompile:1
                  |vpiSize:64
                  |UINT:1
                  |vpiConstType:9
                |vpiIndex:
                \_RefObj: (work@top.B.s), line:13:24, endln:13:25
                  |vpiParent:
                  \_VarSelect: (work@top.B), line:13:13, endln:13:26
                  |vpiName:s
                  |vpiFullName:work@top.B.s
                  |vpiActual:
                  \_RefVar: (work@top.s), line:11:27, endln:11:28
          |vpiImportTypespec:
          \_RefVar: (work@top.B), line:11:17, endln:11:18
            |vpiParent:
            \_ForeachStmt: (work@top), line:11:9, endln:14:12
            |vpiName:B
            |vpiFullName:work@top.B
          |vpiImportTypespec:
          \_RefVar: (work@top.q), line:11:19, endln:11:20
            |vpiParent:
            \_ForeachStmt: (work@top), line:11:9, endln:14:12
            |vpiTypespec:
            \_RefTypespec: (work@top.q.q), line:11:19, endln:11:20
              |vpiParent:
              \_RefVar: (work@top.q), line:11:19, endln:11:20
              |vpiName:q
              |vpiFullName:work@top.q.q
              |vpiActual:
              \_UnsupportedTypespec: (q)
            |vpiName:q
            |vpiFullName:work@top.q
          |vpiImportTypespec:
          \_RefVar: (work@top.r), line:11:22, endln:11:23
            |vpiParent:
            \_ForeachStmt: (work@top), line:11:9, endln:14:12
            |vpiTypespec:
            \_RefTypespec: (work@top.r.r), line:11:22, endln:11:23
              |vpiParent:
              \_RefVar: (work@top.r), line:11:22, endln:11:23
              |vpiName:r
              |vpiFullName:work@top.r.r
              |vpiActual:
              \_UnsupportedTypespec: (r)
            |vpiName:r
            |vpiFullName:work@top.r
          |vpiImportTypespec:
          \_RefVar: (work@top.s), line:11:27, endln:11:28
            |vpiParent:
            \_ForeachStmt: (work@top), line:11:9, endln:14:12
            |vpiTypespec:
            \_RefTypespec: (work@top.s.s), line:11:27, endln:11:28
              |vpiParent:
              \_RefVar: (work@top.s), line:11:27, endln:11:28
              |vpiName:s
              |vpiFullName:work@top.s.s
              |vpiActual:
              \_UnsupportedTypespec: (s)
            |vpiName:s
            |vpiFullName:work@top.s
          |vpiVariables:
          \_RefVar: (work@top.B), line:11:17, endln:11:18
          |vpiLoopVars:
          \_RefVar: (work@top.q), line:11:19, endln:11:20
          |vpiLoopVars:
          \_RefVar: (work@top.r), line:11:22, endln:11:23
          |vpiLoopVars:
          \_Operation: , line:11:23, endln:11:24
            |vpiParent:
            \_ForeachStmt: (work@top), line:11:9, endln:14:12
            |vpiOpType:36
          |vpiLoopVars:
          \_RefVar: (work@top.s), line:11:27, endln:11:28
          |vpiStmt:
          \_Begin: (work@top), line:11:31, endln:14:12
        |vpiTypedef:
        \_UnsupportedTypespec: (q)
          |vpiParent:
          \_Begin: (work@top), line:10:27, endln:15:8
          |vpiName:q
        |vpiTypedef:
        \_UnsupportedTypespec: (r)
          |vpiParent:
          \_Begin: (work@top), line:10:27, endln:15:8
          |vpiName:r
        |vpiTypedef:
        \_UnsupportedTypespec: (s)
          |vpiParent:
          \_Begin: (work@top), line:10:27, endln:15:8
          |vpiName:s
        |vpiImportTypespec:
        \_UnsupportedTypespec: (q)
        |vpiImportTypespec:
        \_UnsupportedTypespec: (r)
        |vpiImportTypespec:
        \_UnsupportedTypespec: (s)
        |vpiStmt:
        \_ForeachStmt: (work@top), line:11:9, endln:14:12
    |vpiAlwaysType:1
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 2
[   NOTE] : 0
