
DIO_DRIVER.elf:     file format elf32-avr

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00000708  00000000  00000000  00000054  2**1
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .stab         00000930  00000000  00000000  0000075c  2**2
                  CONTENTS, READONLY, DEBUGGING
  2 .stabstr      000008b4  00000000  00000000  0000108c  2**0
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

00000000 <__vectors>:
   0:	0c 94 2a 00 	jmp	0x54	; 0x54 <__ctors_end>
   4:	0c 94 34 00 	jmp	0x68	; 0x68 <__bad_interrupt>
   8:	0c 94 34 00 	jmp	0x68	; 0x68 <__bad_interrupt>
   c:	0c 94 34 00 	jmp	0x68	; 0x68 <__bad_interrupt>
  10:	0c 94 34 00 	jmp	0x68	; 0x68 <__bad_interrupt>
  14:	0c 94 34 00 	jmp	0x68	; 0x68 <__bad_interrupt>
  18:	0c 94 34 00 	jmp	0x68	; 0x68 <__bad_interrupt>
  1c:	0c 94 34 00 	jmp	0x68	; 0x68 <__bad_interrupt>
  20:	0c 94 34 00 	jmp	0x68	; 0x68 <__bad_interrupt>
  24:	0c 94 34 00 	jmp	0x68	; 0x68 <__bad_interrupt>
  28:	0c 94 34 00 	jmp	0x68	; 0x68 <__bad_interrupt>
  2c:	0c 94 34 00 	jmp	0x68	; 0x68 <__bad_interrupt>
  30:	0c 94 34 00 	jmp	0x68	; 0x68 <__bad_interrupt>
  34:	0c 94 34 00 	jmp	0x68	; 0x68 <__bad_interrupt>
  38:	0c 94 34 00 	jmp	0x68	; 0x68 <__bad_interrupt>
  3c:	0c 94 34 00 	jmp	0x68	; 0x68 <__bad_interrupt>
  40:	0c 94 34 00 	jmp	0x68	; 0x68 <__bad_interrupt>
  44:	0c 94 34 00 	jmp	0x68	; 0x68 <__bad_interrupt>
  48:	0c 94 34 00 	jmp	0x68	; 0x68 <__bad_interrupt>
  4c:	0c 94 34 00 	jmp	0x68	; 0x68 <__bad_interrupt>
  50:	0c 94 34 00 	jmp	0x68	; 0x68 <__bad_interrupt>

00000054 <__ctors_end>:
  54:	11 24       	eor	r1, r1
  56:	1f be       	out	0x3f, r1	; 63
  58:	cf e5       	ldi	r28, 0x5F	; 95
  5a:	d8 e0       	ldi	r29, 0x08	; 8
  5c:	de bf       	out	0x3e, r29	; 62
  5e:	cd bf       	out	0x3d, r28	; 61
  60:	0e 94 57 03 	call	0x6ae	; 0x6ae <main>
  64:	0c 94 82 03 	jmp	0x704	; 0x704 <_exit>

00000068 <__bad_interrupt>:
  68:	0c 94 00 00 	jmp	0	; 0x0 <__vectors>

0000006c <DIO_SET_PIN_VALUE>:
#include "DIO_private.h"
#include "DIO_interface.h"

//FUNCTION FOR OUTPUT (REG PORT) FOR 1 PIN **************
u8 DIO_SET_PIN_VALUE(u8 PORT_NB,u8 PIN_NB,u8 PIN_VALUE)//RIGESTER PORT PIN PIN....
{u8 ERROR_STATE=0;
  6c:	df 93       	push	r29
  6e:	cf 93       	push	r28
  70:	00 d0       	rcall	.+0      	; 0x72 <DIO_SET_PIN_VALUE+0x6>
  72:	00 d0       	rcall	.+0      	; 0x74 <DIO_SET_PIN_VALUE+0x8>
  74:	00 d0       	rcall	.+0      	; 0x76 <DIO_SET_PIN_VALUE+0xa>
  76:	cd b7       	in	r28, 0x3d	; 61
  78:	de b7       	in	r29, 0x3e	; 62
  7a:	8a 83       	std	Y+2, r24	; 0x02
  7c:	6b 83       	std	Y+3, r22	; 0x03
  7e:	4c 83       	std	Y+4, r20	; 0x04
  80:	19 82       	std	Y+1, r1	; 0x01
	if (PORT_NB>=DIO_MAX_PORT_NB)
  82:	8a 81       	ldd	r24, Y+2	; 0x02
  84:	84 30       	cpi	r24, 0x04	; 4
  86:	18 f0       	brcs	.+6      	; 0x8e <DIO_SET_PIN_VALUE+0x22>
	{
		ERROR_STATE=1;//PORT ERROR
  88:	81 e0       	ldi	r24, 0x01	; 1
  8a:	89 83       	std	Y+1, r24	; 0x01
  8c:	e0 c0       	rjmp	.+448    	; 0x24e <DIO_SET_PIN_VALUE+0x1e2>

	}else if (PIN_NB >= DIO_MAX_PIN_NB)
  8e:	8b 81       	ldd	r24, Y+3	; 0x03
  90:	88 30       	cpi	r24, 0x08	; 8
  92:	18 f0       	brcs	.+6      	; 0x9a <DIO_SET_PIN_VALUE+0x2e>

	{
		ERROR_STATE=2;//PIN ERROR
  94:	82 e0       	ldi	r24, 0x02	; 2
  96:	89 83       	std	Y+1, r24	; 0x01
  98:	da c0       	rjmp	.+436    	; 0x24e <DIO_SET_PIN_VALUE+0x1e2>

	}else if((PIN_VALUE !=DIO_LOW)&&(PIN_VALUE!=DIO_HIGH))
  9a:	8c 81       	ldd	r24, Y+4	; 0x04
  9c:	88 23       	and	r24, r24
  9e:	31 f0       	breq	.+12     	; 0xac <DIO_SET_PIN_VALUE+0x40>
  a0:	8c 81       	ldd	r24, Y+4	; 0x04
  a2:	81 30       	cpi	r24, 0x01	; 1
  a4:	19 f0       	breq	.+6      	; 0xac <DIO_SET_PIN_VALUE+0x40>
	{

		ERROR_STATE=3;//VALUE ERROR
  a6:	83 e0       	ldi	r24, 0x03	; 3
  a8:	89 83       	std	Y+1, r24	; 0x01
  aa:	d1 c0       	rjmp	.+418    	; 0x24e <DIO_SET_PIN_VALUE+0x1e2>
	}
	else
	{

		switch (PORT_NB)
  ac:	8a 81       	ldd	r24, Y+2	; 0x02
  ae:	28 2f       	mov	r18, r24
  b0:	30 e0       	ldi	r19, 0x00	; 0
  b2:	3e 83       	std	Y+6, r19	; 0x06
  b4:	2d 83       	std	Y+5, r18	; 0x05
  b6:	8d 81       	ldd	r24, Y+5	; 0x05
  b8:	9e 81       	ldd	r25, Y+6	; 0x06
  ba:	81 30       	cpi	r24, 0x01	; 1
  bc:	91 05       	cpc	r25, r1
  be:	09 f4       	brne	.+2      	; 0xc2 <DIO_SET_PIN_VALUE+0x56>
  c0:	43 c0       	rjmp	.+134    	; 0x148 <DIO_SET_PIN_VALUE+0xdc>
  c2:	2d 81       	ldd	r18, Y+5	; 0x05
  c4:	3e 81       	ldd	r19, Y+6	; 0x06
  c6:	22 30       	cpi	r18, 0x02	; 2
  c8:	31 05       	cpc	r19, r1
  ca:	2c f4       	brge	.+10     	; 0xd6 <DIO_SET_PIN_VALUE+0x6a>
  cc:	8d 81       	ldd	r24, Y+5	; 0x05
  ce:	9e 81       	ldd	r25, Y+6	; 0x06
  d0:	00 97       	sbiw	r24, 0x00	; 0
  d2:	71 f0       	breq	.+28     	; 0xf0 <DIO_SET_PIN_VALUE+0x84>
  d4:	bc c0       	rjmp	.+376    	; 0x24e <DIO_SET_PIN_VALUE+0x1e2>
  d6:	2d 81       	ldd	r18, Y+5	; 0x05
  d8:	3e 81       	ldd	r19, Y+6	; 0x06
  da:	22 30       	cpi	r18, 0x02	; 2
  dc:	31 05       	cpc	r19, r1
  de:	09 f4       	brne	.+2      	; 0xe2 <DIO_SET_PIN_VALUE+0x76>
  e0:	5f c0       	rjmp	.+190    	; 0x1a0 <DIO_SET_PIN_VALUE+0x134>
  e2:	8d 81       	ldd	r24, Y+5	; 0x05
  e4:	9e 81       	ldd	r25, Y+6	; 0x06
  e6:	83 30       	cpi	r24, 0x03	; 3
  e8:	91 05       	cpc	r25, r1
  ea:	09 f4       	brne	.+2      	; 0xee <DIO_SET_PIN_VALUE+0x82>
  ec:	85 c0       	rjmp	.+266    	; 0x1f8 <DIO_SET_PIN_VALUE+0x18c>
  ee:	af c0       	rjmp	.+350    	; 0x24e <DIO_SET_PIN_VALUE+0x1e2>
		{
		case GROUP_A:
					assign_bit(DIO_U8_PORTA,PIN_NB,PIN_VALUE);
  f0:	8c 81       	ldd	r24, Y+4	; 0x04
  f2:	81 30       	cpi	r24, 0x01	; 1
  f4:	a1 f4       	brne	.+40     	; 0x11e <DIO_SET_PIN_VALUE+0xb2>
  f6:	ab e3       	ldi	r26, 0x3B	; 59
  f8:	b0 e0       	ldi	r27, 0x00	; 0
  fa:	eb e3       	ldi	r30, 0x3B	; 59
  fc:	f0 e0       	ldi	r31, 0x00	; 0
  fe:	80 81       	ld	r24, Z
 100:	48 2f       	mov	r20, r24
 102:	8b 81       	ldd	r24, Y+3	; 0x03
 104:	28 2f       	mov	r18, r24
 106:	30 e0       	ldi	r19, 0x00	; 0
 108:	81 e0       	ldi	r24, 0x01	; 1
 10a:	90 e0       	ldi	r25, 0x00	; 0
 10c:	02 2e       	mov	r0, r18
 10e:	02 c0       	rjmp	.+4      	; 0x114 <DIO_SET_PIN_VALUE+0xa8>
 110:	88 0f       	add	r24, r24
 112:	99 1f       	adc	r25, r25
 114:	0a 94       	dec	r0
 116:	e2 f7       	brpl	.-8      	; 0x110 <DIO_SET_PIN_VALUE+0xa4>
 118:	84 2b       	or	r24, r20
 11a:	8c 93       	st	X, r24
 11c:	98 c0       	rjmp	.+304    	; 0x24e <DIO_SET_PIN_VALUE+0x1e2>
 11e:	ab e3       	ldi	r26, 0x3B	; 59
 120:	b0 e0       	ldi	r27, 0x00	; 0
 122:	eb e3       	ldi	r30, 0x3B	; 59
 124:	f0 e0       	ldi	r31, 0x00	; 0
 126:	80 81       	ld	r24, Z
 128:	48 2f       	mov	r20, r24
 12a:	8b 81       	ldd	r24, Y+3	; 0x03
 12c:	28 2f       	mov	r18, r24
 12e:	30 e0       	ldi	r19, 0x00	; 0
 130:	81 e0       	ldi	r24, 0x01	; 1
 132:	90 e0       	ldi	r25, 0x00	; 0
 134:	02 2e       	mov	r0, r18
 136:	02 c0       	rjmp	.+4      	; 0x13c <DIO_SET_PIN_VALUE+0xd0>
 138:	88 0f       	add	r24, r24
 13a:	99 1f       	adc	r25, r25
 13c:	0a 94       	dec	r0
 13e:	e2 f7       	brpl	.-8      	; 0x138 <DIO_SET_PIN_VALUE+0xcc>
 140:	80 95       	com	r24
 142:	84 23       	and	r24, r20
 144:	8c 93       	st	X, r24
 146:	83 c0       	rjmp	.+262    	; 0x24e <DIO_SET_PIN_VALUE+0x1e2>
			break;
		case GROUP_B:
					assign_bit(DIO_U8_PORTB,PIN_NB,PIN_VALUE);
 148:	8c 81       	ldd	r24, Y+4	; 0x04
 14a:	81 30       	cpi	r24, 0x01	; 1
 14c:	a1 f4       	brne	.+40     	; 0x176 <DIO_SET_PIN_VALUE+0x10a>
 14e:	a8 e3       	ldi	r26, 0x38	; 56
 150:	b0 e0       	ldi	r27, 0x00	; 0
 152:	e8 e3       	ldi	r30, 0x38	; 56
 154:	f0 e0       	ldi	r31, 0x00	; 0
 156:	80 81       	ld	r24, Z
 158:	48 2f       	mov	r20, r24
 15a:	8b 81       	ldd	r24, Y+3	; 0x03
 15c:	28 2f       	mov	r18, r24
 15e:	30 e0       	ldi	r19, 0x00	; 0
 160:	81 e0       	ldi	r24, 0x01	; 1
 162:	90 e0       	ldi	r25, 0x00	; 0
 164:	02 2e       	mov	r0, r18
 166:	02 c0       	rjmp	.+4      	; 0x16c <DIO_SET_PIN_VALUE+0x100>
 168:	88 0f       	add	r24, r24
 16a:	99 1f       	adc	r25, r25
 16c:	0a 94       	dec	r0
 16e:	e2 f7       	brpl	.-8      	; 0x168 <DIO_SET_PIN_VALUE+0xfc>
 170:	84 2b       	or	r24, r20
 172:	8c 93       	st	X, r24
 174:	6c c0       	rjmp	.+216    	; 0x24e <DIO_SET_PIN_VALUE+0x1e2>
 176:	a8 e3       	ldi	r26, 0x38	; 56
 178:	b0 e0       	ldi	r27, 0x00	; 0
 17a:	e8 e3       	ldi	r30, 0x38	; 56
 17c:	f0 e0       	ldi	r31, 0x00	; 0
 17e:	80 81       	ld	r24, Z
 180:	48 2f       	mov	r20, r24
 182:	8b 81       	ldd	r24, Y+3	; 0x03
 184:	28 2f       	mov	r18, r24
 186:	30 e0       	ldi	r19, 0x00	; 0
 188:	81 e0       	ldi	r24, 0x01	; 1
 18a:	90 e0       	ldi	r25, 0x00	; 0
 18c:	02 2e       	mov	r0, r18
 18e:	02 c0       	rjmp	.+4      	; 0x194 <DIO_SET_PIN_VALUE+0x128>
 190:	88 0f       	add	r24, r24
 192:	99 1f       	adc	r25, r25
 194:	0a 94       	dec	r0
 196:	e2 f7       	brpl	.-8      	; 0x190 <DIO_SET_PIN_VALUE+0x124>
 198:	80 95       	com	r24
 19a:	84 23       	and	r24, r20
 19c:	8c 93       	st	X, r24
 19e:	57 c0       	rjmp	.+174    	; 0x24e <DIO_SET_PIN_VALUE+0x1e2>
			break;
		case GROUP_C:
					assign_bit(DIO_U8_PORTC,PIN_NB,PIN_VALUE);
 1a0:	8c 81       	ldd	r24, Y+4	; 0x04
 1a2:	81 30       	cpi	r24, 0x01	; 1
 1a4:	a1 f4       	brne	.+40     	; 0x1ce <DIO_SET_PIN_VALUE+0x162>
 1a6:	a5 e3       	ldi	r26, 0x35	; 53
 1a8:	b0 e0       	ldi	r27, 0x00	; 0
 1aa:	e5 e3       	ldi	r30, 0x35	; 53
 1ac:	f0 e0       	ldi	r31, 0x00	; 0
 1ae:	80 81       	ld	r24, Z
 1b0:	48 2f       	mov	r20, r24
 1b2:	8b 81       	ldd	r24, Y+3	; 0x03
 1b4:	28 2f       	mov	r18, r24
 1b6:	30 e0       	ldi	r19, 0x00	; 0
 1b8:	81 e0       	ldi	r24, 0x01	; 1
 1ba:	90 e0       	ldi	r25, 0x00	; 0
 1bc:	02 2e       	mov	r0, r18
 1be:	02 c0       	rjmp	.+4      	; 0x1c4 <DIO_SET_PIN_VALUE+0x158>
 1c0:	88 0f       	add	r24, r24
 1c2:	99 1f       	adc	r25, r25
 1c4:	0a 94       	dec	r0
 1c6:	e2 f7       	brpl	.-8      	; 0x1c0 <DIO_SET_PIN_VALUE+0x154>
 1c8:	84 2b       	or	r24, r20
 1ca:	8c 93       	st	X, r24
 1cc:	40 c0       	rjmp	.+128    	; 0x24e <DIO_SET_PIN_VALUE+0x1e2>
 1ce:	a5 e3       	ldi	r26, 0x35	; 53
 1d0:	b0 e0       	ldi	r27, 0x00	; 0
 1d2:	e5 e3       	ldi	r30, 0x35	; 53
 1d4:	f0 e0       	ldi	r31, 0x00	; 0
 1d6:	80 81       	ld	r24, Z
 1d8:	48 2f       	mov	r20, r24
 1da:	8b 81       	ldd	r24, Y+3	; 0x03
 1dc:	28 2f       	mov	r18, r24
 1de:	30 e0       	ldi	r19, 0x00	; 0
 1e0:	81 e0       	ldi	r24, 0x01	; 1
 1e2:	90 e0       	ldi	r25, 0x00	; 0
 1e4:	02 2e       	mov	r0, r18
 1e6:	02 c0       	rjmp	.+4      	; 0x1ec <DIO_SET_PIN_VALUE+0x180>
 1e8:	88 0f       	add	r24, r24
 1ea:	99 1f       	adc	r25, r25
 1ec:	0a 94       	dec	r0
 1ee:	e2 f7       	brpl	.-8      	; 0x1e8 <DIO_SET_PIN_VALUE+0x17c>
 1f0:	80 95       	com	r24
 1f2:	84 23       	and	r24, r20
 1f4:	8c 93       	st	X, r24
 1f6:	2b c0       	rjmp	.+86     	; 0x24e <DIO_SET_PIN_VALUE+0x1e2>
			break;
		case GROUP_D:
					assign_bit(DIO_U8_PORTD,PIN_NB,PIN_VALUE);
 1f8:	8c 81       	ldd	r24, Y+4	; 0x04
 1fa:	81 30       	cpi	r24, 0x01	; 1
 1fc:	a1 f4       	brne	.+40     	; 0x226 <DIO_SET_PIN_VALUE+0x1ba>
 1fe:	a2 e3       	ldi	r26, 0x32	; 50
 200:	b0 e0       	ldi	r27, 0x00	; 0
 202:	e2 e3       	ldi	r30, 0x32	; 50
 204:	f0 e0       	ldi	r31, 0x00	; 0
 206:	80 81       	ld	r24, Z
 208:	48 2f       	mov	r20, r24
 20a:	8b 81       	ldd	r24, Y+3	; 0x03
 20c:	28 2f       	mov	r18, r24
 20e:	30 e0       	ldi	r19, 0x00	; 0
 210:	81 e0       	ldi	r24, 0x01	; 1
 212:	90 e0       	ldi	r25, 0x00	; 0
 214:	02 2e       	mov	r0, r18
 216:	02 c0       	rjmp	.+4      	; 0x21c <DIO_SET_PIN_VALUE+0x1b0>
 218:	88 0f       	add	r24, r24
 21a:	99 1f       	adc	r25, r25
 21c:	0a 94       	dec	r0
 21e:	e2 f7       	brpl	.-8      	; 0x218 <DIO_SET_PIN_VALUE+0x1ac>
 220:	84 2b       	or	r24, r20
 222:	8c 93       	st	X, r24
 224:	14 c0       	rjmp	.+40     	; 0x24e <DIO_SET_PIN_VALUE+0x1e2>
 226:	a2 e3       	ldi	r26, 0x32	; 50
 228:	b0 e0       	ldi	r27, 0x00	; 0
 22a:	e2 e3       	ldi	r30, 0x32	; 50
 22c:	f0 e0       	ldi	r31, 0x00	; 0
 22e:	80 81       	ld	r24, Z
 230:	48 2f       	mov	r20, r24
 232:	8b 81       	ldd	r24, Y+3	; 0x03
 234:	28 2f       	mov	r18, r24
 236:	30 e0       	ldi	r19, 0x00	; 0
 238:	81 e0       	ldi	r24, 0x01	; 1
 23a:	90 e0       	ldi	r25, 0x00	; 0
 23c:	02 2e       	mov	r0, r18
 23e:	02 c0       	rjmp	.+4      	; 0x244 <DIO_SET_PIN_VALUE+0x1d8>
 240:	88 0f       	add	r24, r24
 242:	99 1f       	adc	r25, r25
 244:	0a 94       	dec	r0
 246:	e2 f7       	brpl	.-8      	; 0x240 <DIO_SET_PIN_VALUE+0x1d4>
 248:	80 95       	com	r24
 24a:	84 23       	and	r24, r20
 24c:	8c 93       	st	X, r24

	}



return ERROR_STATE;
 24e:	89 81       	ldd	r24, Y+1	; 0x01
}
 250:	26 96       	adiw	r28, 0x06	; 6
 252:	0f b6       	in	r0, 0x3f	; 63
 254:	f8 94       	cli
 256:	de bf       	out	0x3e, r29	; 62
 258:	0f be       	out	0x3f, r0	; 63
 25a:	cd bf       	out	0x3d, r28	; 61
 25c:	cf 91       	pop	r28
 25e:	df 91       	pop	r29
 260:	08 95       	ret

00000262 <DIO_SET_PIN_DIRECTION>:

//FUNCTION FOR DIRECTION (REG DDR) FOR 1 PIN **************


u8 DIO_SET_PIN_DIRECTION(u8 PORT_NB,u8 PIN_NB,u8 PIN_DIRECTION)//RIGESTER PORT PIN PIN....
{u8 ERROR_STATE=0;
 262:	df 93       	push	r29
 264:	cf 93       	push	r28
 266:	00 d0       	rcall	.+0      	; 0x268 <DIO_SET_PIN_DIRECTION+0x6>
 268:	00 d0       	rcall	.+0      	; 0x26a <DIO_SET_PIN_DIRECTION+0x8>
 26a:	00 d0       	rcall	.+0      	; 0x26c <DIO_SET_PIN_DIRECTION+0xa>
 26c:	cd b7       	in	r28, 0x3d	; 61
 26e:	de b7       	in	r29, 0x3e	; 62
 270:	8a 83       	std	Y+2, r24	; 0x02
 272:	6b 83       	std	Y+3, r22	; 0x03
 274:	4c 83       	std	Y+4, r20	; 0x04
 276:	19 82       	std	Y+1, r1	; 0x01
	if (PORT_NB>=DIO_MAX_PORT_NB)
 278:	8a 81       	ldd	r24, Y+2	; 0x02
 27a:	84 30       	cpi	r24, 0x04	; 4
 27c:	18 f0       	brcs	.+6      	; 0x284 <DIO_SET_PIN_DIRECTION+0x22>
	{
		ERROR_STATE=1;//PORT ERROR
 27e:	81 e0       	ldi	r24, 0x01	; 1
 280:	89 83       	std	Y+1, r24	; 0x01
 282:	e0 c0       	rjmp	.+448    	; 0x444 <DIO_SET_PIN_DIRECTION+0x1e2>

	}else if (PIN_NB >= DIO_MAX_PIN_NB)
 284:	8b 81       	ldd	r24, Y+3	; 0x03
 286:	88 30       	cpi	r24, 0x08	; 8
 288:	18 f0       	brcs	.+6      	; 0x290 <DIO_SET_PIN_DIRECTION+0x2e>

	{
		ERROR_STATE=2;//PIN ERROR
 28a:	82 e0       	ldi	r24, 0x02	; 2
 28c:	89 83       	std	Y+1, r24	; 0x01
 28e:	da c0       	rjmp	.+436    	; 0x444 <DIO_SET_PIN_DIRECTION+0x1e2>

	}else if((PIN_DIRECTION !=DIO_INPUT)&&(PIN_DIRECTION!=DIO_OUTPUT))
 290:	8c 81       	ldd	r24, Y+4	; 0x04
 292:	88 23       	and	r24, r24
 294:	31 f0       	breq	.+12     	; 0x2a2 <DIO_SET_PIN_DIRECTION+0x40>
 296:	8c 81       	ldd	r24, Y+4	; 0x04
 298:	81 30       	cpi	r24, 0x01	; 1
 29a:	19 f0       	breq	.+6      	; 0x2a2 <DIO_SET_PIN_DIRECTION+0x40>
	{

		ERROR_STATE=3;//VALUE ERROR
 29c:	83 e0       	ldi	r24, 0x03	; 3
 29e:	89 83       	std	Y+1, r24	; 0x01
 2a0:	d1 c0       	rjmp	.+418    	; 0x444 <DIO_SET_PIN_DIRECTION+0x1e2>
	}
	else
	{

		switch (PORT_NB)
 2a2:	8a 81       	ldd	r24, Y+2	; 0x02
 2a4:	28 2f       	mov	r18, r24
 2a6:	30 e0       	ldi	r19, 0x00	; 0
 2a8:	3e 83       	std	Y+6, r19	; 0x06
 2aa:	2d 83       	std	Y+5, r18	; 0x05
 2ac:	8d 81       	ldd	r24, Y+5	; 0x05
 2ae:	9e 81       	ldd	r25, Y+6	; 0x06
 2b0:	81 30       	cpi	r24, 0x01	; 1
 2b2:	91 05       	cpc	r25, r1
 2b4:	09 f4       	brne	.+2      	; 0x2b8 <DIO_SET_PIN_DIRECTION+0x56>
 2b6:	43 c0       	rjmp	.+134    	; 0x33e <DIO_SET_PIN_DIRECTION+0xdc>
 2b8:	2d 81       	ldd	r18, Y+5	; 0x05
 2ba:	3e 81       	ldd	r19, Y+6	; 0x06
 2bc:	22 30       	cpi	r18, 0x02	; 2
 2be:	31 05       	cpc	r19, r1
 2c0:	2c f4       	brge	.+10     	; 0x2cc <DIO_SET_PIN_DIRECTION+0x6a>
 2c2:	8d 81       	ldd	r24, Y+5	; 0x05
 2c4:	9e 81       	ldd	r25, Y+6	; 0x06
 2c6:	00 97       	sbiw	r24, 0x00	; 0
 2c8:	71 f0       	breq	.+28     	; 0x2e6 <DIO_SET_PIN_DIRECTION+0x84>
 2ca:	bc c0       	rjmp	.+376    	; 0x444 <DIO_SET_PIN_DIRECTION+0x1e2>
 2cc:	2d 81       	ldd	r18, Y+5	; 0x05
 2ce:	3e 81       	ldd	r19, Y+6	; 0x06
 2d0:	22 30       	cpi	r18, 0x02	; 2
 2d2:	31 05       	cpc	r19, r1
 2d4:	09 f4       	brne	.+2      	; 0x2d8 <DIO_SET_PIN_DIRECTION+0x76>
 2d6:	5f c0       	rjmp	.+190    	; 0x396 <DIO_SET_PIN_DIRECTION+0x134>
 2d8:	8d 81       	ldd	r24, Y+5	; 0x05
 2da:	9e 81       	ldd	r25, Y+6	; 0x06
 2dc:	83 30       	cpi	r24, 0x03	; 3
 2de:	91 05       	cpc	r25, r1
 2e0:	09 f4       	brne	.+2      	; 0x2e4 <DIO_SET_PIN_DIRECTION+0x82>
 2e2:	85 c0       	rjmp	.+266    	; 0x3ee <DIO_SET_PIN_DIRECTION+0x18c>
 2e4:	af c0       	rjmp	.+350    	; 0x444 <DIO_SET_PIN_DIRECTION+0x1e2>
		{
		case GROUP_A:
					assign_bit(DIO_U8_DDRA,PIN_NB,PIN_DIRECTION);
 2e6:	8c 81       	ldd	r24, Y+4	; 0x04
 2e8:	81 30       	cpi	r24, 0x01	; 1
 2ea:	a1 f4       	brne	.+40     	; 0x314 <DIO_SET_PIN_DIRECTION+0xb2>
 2ec:	aa e3       	ldi	r26, 0x3A	; 58
 2ee:	b0 e0       	ldi	r27, 0x00	; 0
 2f0:	ea e3       	ldi	r30, 0x3A	; 58
 2f2:	f0 e0       	ldi	r31, 0x00	; 0
 2f4:	80 81       	ld	r24, Z
 2f6:	48 2f       	mov	r20, r24
 2f8:	8b 81       	ldd	r24, Y+3	; 0x03
 2fa:	28 2f       	mov	r18, r24
 2fc:	30 e0       	ldi	r19, 0x00	; 0
 2fe:	81 e0       	ldi	r24, 0x01	; 1
 300:	90 e0       	ldi	r25, 0x00	; 0
 302:	02 2e       	mov	r0, r18
 304:	02 c0       	rjmp	.+4      	; 0x30a <DIO_SET_PIN_DIRECTION+0xa8>
 306:	88 0f       	add	r24, r24
 308:	99 1f       	adc	r25, r25
 30a:	0a 94       	dec	r0
 30c:	e2 f7       	brpl	.-8      	; 0x306 <DIO_SET_PIN_DIRECTION+0xa4>
 30e:	84 2b       	or	r24, r20
 310:	8c 93       	st	X, r24
 312:	98 c0       	rjmp	.+304    	; 0x444 <DIO_SET_PIN_DIRECTION+0x1e2>
 314:	aa e3       	ldi	r26, 0x3A	; 58
 316:	b0 e0       	ldi	r27, 0x00	; 0
 318:	ea e3       	ldi	r30, 0x3A	; 58
 31a:	f0 e0       	ldi	r31, 0x00	; 0
 31c:	80 81       	ld	r24, Z
 31e:	48 2f       	mov	r20, r24
 320:	8b 81       	ldd	r24, Y+3	; 0x03
 322:	28 2f       	mov	r18, r24
 324:	30 e0       	ldi	r19, 0x00	; 0
 326:	81 e0       	ldi	r24, 0x01	; 1
 328:	90 e0       	ldi	r25, 0x00	; 0
 32a:	02 2e       	mov	r0, r18
 32c:	02 c0       	rjmp	.+4      	; 0x332 <DIO_SET_PIN_DIRECTION+0xd0>
 32e:	88 0f       	add	r24, r24
 330:	99 1f       	adc	r25, r25
 332:	0a 94       	dec	r0
 334:	e2 f7       	brpl	.-8      	; 0x32e <DIO_SET_PIN_DIRECTION+0xcc>
 336:	80 95       	com	r24
 338:	84 23       	and	r24, r20
 33a:	8c 93       	st	X, r24
 33c:	83 c0       	rjmp	.+262    	; 0x444 <DIO_SET_PIN_DIRECTION+0x1e2>
			break;
		case GROUP_B:
					assign_bit(DIO_U8_DDRB,PIN_NB,PIN_DIRECTION);
 33e:	8c 81       	ldd	r24, Y+4	; 0x04
 340:	81 30       	cpi	r24, 0x01	; 1
 342:	a1 f4       	brne	.+40     	; 0x36c <DIO_SET_PIN_DIRECTION+0x10a>
 344:	a7 e3       	ldi	r26, 0x37	; 55
 346:	b0 e0       	ldi	r27, 0x00	; 0
 348:	e7 e3       	ldi	r30, 0x37	; 55
 34a:	f0 e0       	ldi	r31, 0x00	; 0
 34c:	80 81       	ld	r24, Z
 34e:	48 2f       	mov	r20, r24
 350:	8b 81       	ldd	r24, Y+3	; 0x03
 352:	28 2f       	mov	r18, r24
 354:	30 e0       	ldi	r19, 0x00	; 0
 356:	81 e0       	ldi	r24, 0x01	; 1
 358:	90 e0       	ldi	r25, 0x00	; 0
 35a:	02 2e       	mov	r0, r18
 35c:	02 c0       	rjmp	.+4      	; 0x362 <DIO_SET_PIN_DIRECTION+0x100>
 35e:	88 0f       	add	r24, r24
 360:	99 1f       	adc	r25, r25
 362:	0a 94       	dec	r0
 364:	e2 f7       	brpl	.-8      	; 0x35e <DIO_SET_PIN_DIRECTION+0xfc>
 366:	84 2b       	or	r24, r20
 368:	8c 93       	st	X, r24
 36a:	6c c0       	rjmp	.+216    	; 0x444 <DIO_SET_PIN_DIRECTION+0x1e2>
 36c:	a7 e3       	ldi	r26, 0x37	; 55
 36e:	b0 e0       	ldi	r27, 0x00	; 0
 370:	e7 e3       	ldi	r30, 0x37	; 55
 372:	f0 e0       	ldi	r31, 0x00	; 0
 374:	80 81       	ld	r24, Z
 376:	48 2f       	mov	r20, r24
 378:	8b 81       	ldd	r24, Y+3	; 0x03
 37a:	28 2f       	mov	r18, r24
 37c:	30 e0       	ldi	r19, 0x00	; 0
 37e:	81 e0       	ldi	r24, 0x01	; 1
 380:	90 e0       	ldi	r25, 0x00	; 0
 382:	02 2e       	mov	r0, r18
 384:	02 c0       	rjmp	.+4      	; 0x38a <DIO_SET_PIN_DIRECTION+0x128>
 386:	88 0f       	add	r24, r24
 388:	99 1f       	adc	r25, r25
 38a:	0a 94       	dec	r0
 38c:	e2 f7       	brpl	.-8      	; 0x386 <DIO_SET_PIN_DIRECTION+0x124>
 38e:	80 95       	com	r24
 390:	84 23       	and	r24, r20
 392:	8c 93       	st	X, r24
 394:	57 c0       	rjmp	.+174    	; 0x444 <DIO_SET_PIN_DIRECTION+0x1e2>
			break;
		case GROUP_C:
					assign_bit(DIO_U8_DDRC,PIN_NB,PIN_DIRECTION);
 396:	8c 81       	ldd	r24, Y+4	; 0x04
 398:	81 30       	cpi	r24, 0x01	; 1
 39a:	a1 f4       	brne	.+40     	; 0x3c4 <DIO_SET_PIN_DIRECTION+0x162>
 39c:	a4 e3       	ldi	r26, 0x34	; 52
 39e:	b0 e0       	ldi	r27, 0x00	; 0
 3a0:	e4 e3       	ldi	r30, 0x34	; 52
 3a2:	f0 e0       	ldi	r31, 0x00	; 0
 3a4:	80 81       	ld	r24, Z
 3a6:	48 2f       	mov	r20, r24
 3a8:	8b 81       	ldd	r24, Y+3	; 0x03
 3aa:	28 2f       	mov	r18, r24
 3ac:	30 e0       	ldi	r19, 0x00	; 0
 3ae:	81 e0       	ldi	r24, 0x01	; 1
 3b0:	90 e0       	ldi	r25, 0x00	; 0
 3b2:	02 2e       	mov	r0, r18
 3b4:	02 c0       	rjmp	.+4      	; 0x3ba <DIO_SET_PIN_DIRECTION+0x158>
 3b6:	88 0f       	add	r24, r24
 3b8:	99 1f       	adc	r25, r25
 3ba:	0a 94       	dec	r0
 3bc:	e2 f7       	brpl	.-8      	; 0x3b6 <DIO_SET_PIN_DIRECTION+0x154>
 3be:	84 2b       	or	r24, r20
 3c0:	8c 93       	st	X, r24
 3c2:	40 c0       	rjmp	.+128    	; 0x444 <DIO_SET_PIN_DIRECTION+0x1e2>
 3c4:	a4 e3       	ldi	r26, 0x34	; 52
 3c6:	b0 e0       	ldi	r27, 0x00	; 0
 3c8:	e4 e3       	ldi	r30, 0x34	; 52
 3ca:	f0 e0       	ldi	r31, 0x00	; 0
 3cc:	80 81       	ld	r24, Z
 3ce:	48 2f       	mov	r20, r24
 3d0:	8b 81       	ldd	r24, Y+3	; 0x03
 3d2:	28 2f       	mov	r18, r24
 3d4:	30 e0       	ldi	r19, 0x00	; 0
 3d6:	81 e0       	ldi	r24, 0x01	; 1
 3d8:	90 e0       	ldi	r25, 0x00	; 0
 3da:	02 2e       	mov	r0, r18
 3dc:	02 c0       	rjmp	.+4      	; 0x3e2 <DIO_SET_PIN_DIRECTION+0x180>
 3de:	88 0f       	add	r24, r24
 3e0:	99 1f       	adc	r25, r25
 3e2:	0a 94       	dec	r0
 3e4:	e2 f7       	brpl	.-8      	; 0x3de <DIO_SET_PIN_DIRECTION+0x17c>
 3e6:	80 95       	com	r24
 3e8:	84 23       	and	r24, r20
 3ea:	8c 93       	st	X, r24
 3ec:	2b c0       	rjmp	.+86     	; 0x444 <DIO_SET_PIN_DIRECTION+0x1e2>
			break;
		case GROUP_D:
					assign_bit(DIO_U8_DDRD,PIN_NB,PIN_DIRECTION);
 3ee:	8c 81       	ldd	r24, Y+4	; 0x04
 3f0:	81 30       	cpi	r24, 0x01	; 1
 3f2:	a1 f4       	brne	.+40     	; 0x41c <DIO_SET_PIN_DIRECTION+0x1ba>
 3f4:	a1 e3       	ldi	r26, 0x31	; 49
 3f6:	b0 e0       	ldi	r27, 0x00	; 0
 3f8:	e1 e3       	ldi	r30, 0x31	; 49
 3fa:	f0 e0       	ldi	r31, 0x00	; 0
 3fc:	80 81       	ld	r24, Z
 3fe:	48 2f       	mov	r20, r24
 400:	8b 81       	ldd	r24, Y+3	; 0x03
 402:	28 2f       	mov	r18, r24
 404:	30 e0       	ldi	r19, 0x00	; 0
 406:	81 e0       	ldi	r24, 0x01	; 1
 408:	90 e0       	ldi	r25, 0x00	; 0
 40a:	02 2e       	mov	r0, r18
 40c:	02 c0       	rjmp	.+4      	; 0x412 <DIO_SET_PIN_DIRECTION+0x1b0>
 40e:	88 0f       	add	r24, r24
 410:	99 1f       	adc	r25, r25
 412:	0a 94       	dec	r0
 414:	e2 f7       	brpl	.-8      	; 0x40e <DIO_SET_PIN_DIRECTION+0x1ac>
 416:	84 2b       	or	r24, r20
 418:	8c 93       	st	X, r24
 41a:	14 c0       	rjmp	.+40     	; 0x444 <DIO_SET_PIN_DIRECTION+0x1e2>
 41c:	a1 e3       	ldi	r26, 0x31	; 49
 41e:	b0 e0       	ldi	r27, 0x00	; 0
 420:	e1 e3       	ldi	r30, 0x31	; 49
 422:	f0 e0       	ldi	r31, 0x00	; 0
 424:	80 81       	ld	r24, Z
 426:	48 2f       	mov	r20, r24
 428:	8b 81       	ldd	r24, Y+3	; 0x03
 42a:	28 2f       	mov	r18, r24
 42c:	30 e0       	ldi	r19, 0x00	; 0
 42e:	81 e0       	ldi	r24, 0x01	; 1
 430:	90 e0       	ldi	r25, 0x00	; 0
 432:	02 2e       	mov	r0, r18
 434:	02 c0       	rjmp	.+4      	; 0x43a <DIO_SET_PIN_DIRECTION+0x1d8>
 436:	88 0f       	add	r24, r24
 438:	99 1f       	adc	r25, r25
 43a:	0a 94       	dec	r0
 43c:	e2 f7       	brpl	.-8      	; 0x436 <DIO_SET_PIN_DIRECTION+0x1d4>
 43e:	80 95       	com	r24
 440:	84 23       	and	r24, r20
 442:	8c 93       	st	X, r24

	}



return ERROR_STATE;
 444:	89 81       	ldd	r24, Y+1	; 0x01
}
 446:	26 96       	adiw	r28, 0x06	; 6
 448:	0f b6       	in	r0, 0x3f	; 63
 44a:	f8 94       	cli
 44c:	de bf       	out	0x3e, r29	; 62
 44e:	0f be       	out	0x3f, r0	; 63
 450:	cd bf       	out	0x3d, r28	; 61
 452:	cf 91       	pop	r28
 454:	df 91       	pop	r29
 456:	08 95       	ret

00000458 <DIO_GET_PIN_VALUE>:

//FUNCTION FOR GET VALUE (REG PIN) FOR 1 PIN **************


u8 DIO_GET_PIN_VALUE(u8 PORT_NB,u8 PIN_NB,u8 *PIN_VALUE)//RIGESTER PORT PIN PIN....
{u8 ERROR_STATE=0;
 458:	df 93       	push	r29
 45a:	cf 93       	push	r28
 45c:	cd b7       	in	r28, 0x3d	; 61
 45e:	de b7       	in	r29, 0x3e	; 62
 460:	27 97       	sbiw	r28, 0x07	; 7
 462:	0f b6       	in	r0, 0x3f	; 63
 464:	f8 94       	cli
 466:	de bf       	out	0x3e, r29	; 62
 468:	0f be       	out	0x3f, r0	; 63
 46a:	cd bf       	out	0x3d, r28	; 61
 46c:	8a 83       	std	Y+2, r24	; 0x02
 46e:	6b 83       	std	Y+3, r22	; 0x03
 470:	5d 83       	std	Y+5, r21	; 0x05
 472:	4c 83       	std	Y+4, r20	; 0x04
 474:	19 82       	std	Y+1, r1	; 0x01
	if (PORT_NB>=DIO_MAX_PORT_NB)
 476:	8a 81       	ldd	r24, Y+2	; 0x02
 478:	84 30       	cpi	r24, 0x04	; 4
 47a:	18 f0       	brcs	.+6      	; 0x482 <DIO_GET_PIN_VALUE+0x2a>
	{
		ERROR_STATE=1;//PORT ERROR
 47c:	81 e0       	ldi	r24, 0x01	; 1
 47e:	89 83       	std	Y+1, r24	; 0x01
 480:	76 c0       	rjmp	.+236    	; 0x56e <DIO_GET_PIN_VALUE+0x116>

	}else if (PIN_NB >= DIO_MAX_PIN_NB)
 482:	8b 81       	ldd	r24, Y+3	; 0x03
 484:	88 30       	cpi	r24, 0x08	; 8
 486:	18 f0       	brcs	.+6      	; 0x48e <DIO_GET_PIN_VALUE+0x36>

	{
		ERROR_STATE=2;//PIN ERROR
 488:	82 e0       	ldi	r24, 0x02	; 2
 48a:	89 83       	std	Y+1, r24	; 0x01
 48c:	70 c0       	rjmp	.+224    	; 0x56e <DIO_GET_PIN_VALUE+0x116>

	}
	else
	{

		switch (PORT_NB)
 48e:	8a 81       	ldd	r24, Y+2	; 0x02
 490:	28 2f       	mov	r18, r24
 492:	30 e0       	ldi	r19, 0x00	; 0
 494:	3f 83       	std	Y+7, r19	; 0x07
 496:	2e 83       	std	Y+6, r18	; 0x06
 498:	4e 81       	ldd	r20, Y+6	; 0x06
 49a:	5f 81       	ldd	r21, Y+7	; 0x07
 49c:	41 30       	cpi	r20, 0x01	; 1
 49e:	51 05       	cpc	r21, r1
 4a0:	59 f1       	breq	.+86     	; 0x4f8 <DIO_GET_PIN_VALUE+0xa0>
 4a2:	8e 81       	ldd	r24, Y+6	; 0x06
 4a4:	9f 81       	ldd	r25, Y+7	; 0x07
 4a6:	82 30       	cpi	r24, 0x02	; 2
 4a8:	91 05       	cpc	r25, r1
 4aa:	34 f4       	brge	.+12     	; 0x4b8 <DIO_GET_PIN_VALUE+0x60>
 4ac:	2e 81       	ldd	r18, Y+6	; 0x06
 4ae:	3f 81       	ldd	r19, Y+7	; 0x07
 4b0:	21 15       	cp	r18, r1
 4b2:	31 05       	cpc	r19, r1
 4b4:	69 f0       	breq	.+26     	; 0x4d0 <DIO_GET_PIN_VALUE+0x78>
 4b6:	5b c0       	rjmp	.+182    	; 0x56e <DIO_GET_PIN_VALUE+0x116>
 4b8:	4e 81       	ldd	r20, Y+6	; 0x06
 4ba:	5f 81       	ldd	r21, Y+7	; 0x07
 4bc:	42 30       	cpi	r20, 0x02	; 2
 4be:	51 05       	cpc	r21, r1
 4c0:	79 f1       	breq	.+94     	; 0x520 <DIO_GET_PIN_VALUE+0xc8>
 4c2:	8e 81       	ldd	r24, Y+6	; 0x06
 4c4:	9f 81       	ldd	r25, Y+7	; 0x07
 4c6:	83 30       	cpi	r24, 0x03	; 3
 4c8:	91 05       	cpc	r25, r1
 4ca:	09 f4       	brne	.+2      	; 0x4ce <DIO_GET_PIN_VALUE+0x76>
 4cc:	3d c0       	rjmp	.+122    	; 0x548 <DIO_GET_PIN_VALUE+0xf0>
 4ce:	4f c0       	rjmp	.+158    	; 0x56e <DIO_GET_PIN_VALUE+0x116>
		{
		case GROUP_A:
			*PIN_VALUE = get_bit(DIO_U8_PINA,PIN_NB);
 4d0:	e9 e3       	ldi	r30, 0x39	; 57
 4d2:	f0 e0       	ldi	r31, 0x00	; 0
 4d4:	80 81       	ld	r24, Z
 4d6:	28 2f       	mov	r18, r24
 4d8:	30 e0       	ldi	r19, 0x00	; 0
 4da:	8b 81       	ldd	r24, Y+3	; 0x03
 4dc:	88 2f       	mov	r24, r24
 4de:	90 e0       	ldi	r25, 0x00	; 0
 4e0:	a9 01       	movw	r20, r18
 4e2:	02 c0       	rjmp	.+4      	; 0x4e8 <DIO_GET_PIN_VALUE+0x90>
 4e4:	55 95       	asr	r21
 4e6:	47 95       	ror	r20
 4e8:	8a 95       	dec	r24
 4ea:	e2 f7       	brpl	.-8      	; 0x4e4 <DIO_GET_PIN_VALUE+0x8c>
 4ec:	ca 01       	movw	r24, r20
 4ee:	81 70       	andi	r24, 0x01	; 1
 4f0:	ec 81       	ldd	r30, Y+4	; 0x04
 4f2:	fd 81       	ldd	r31, Y+5	; 0x05
 4f4:	80 83       	st	Z, r24
 4f6:	3b c0       	rjmp	.+118    	; 0x56e <DIO_GET_PIN_VALUE+0x116>
			break;
		case GROUP_B:
			*PIN_VALUE = get_bit(DIO_U8_PINB,PIN_NB);
 4f8:	e6 e3       	ldi	r30, 0x36	; 54
 4fa:	f0 e0       	ldi	r31, 0x00	; 0
 4fc:	80 81       	ld	r24, Z
 4fe:	28 2f       	mov	r18, r24
 500:	30 e0       	ldi	r19, 0x00	; 0
 502:	8b 81       	ldd	r24, Y+3	; 0x03
 504:	88 2f       	mov	r24, r24
 506:	90 e0       	ldi	r25, 0x00	; 0
 508:	a9 01       	movw	r20, r18
 50a:	02 c0       	rjmp	.+4      	; 0x510 <DIO_GET_PIN_VALUE+0xb8>
 50c:	55 95       	asr	r21
 50e:	47 95       	ror	r20
 510:	8a 95       	dec	r24
 512:	e2 f7       	brpl	.-8      	; 0x50c <DIO_GET_PIN_VALUE+0xb4>
 514:	ca 01       	movw	r24, r20
 516:	81 70       	andi	r24, 0x01	; 1
 518:	ec 81       	ldd	r30, Y+4	; 0x04
 51a:	fd 81       	ldd	r31, Y+5	; 0x05
 51c:	80 83       	st	Z, r24
 51e:	27 c0       	rjmp	.+78     	; 0x56e <DIO_GET_PIN_VALUE+0x116>
			break;
		case GROUP_C:
			*PIN_VALUE = get_bit(DIO_U8_PINC,PIN_NB);
 520:	e3 e3       	ldi	r30, 0x33	; 51
 522:	f0 e0       	ldi	r31, 0x00	; 0
 524:	80 81       	ld	r24, Z
 526:	28 2f       	mov	r18, r24
 528:	30 e0       	ldi	r19, 0x00	; 0
 52a:	8b 81       	ldd	r24, Y+3	; 0x03
 52c:	88 2f       	mov	r24, r24
 52e:	90 e0       	ldi	r25, 0x00	; 0
 530:	a9 01       	movw	r20, r18
 532:	02 c0       	rjmp	.+4      	; 0x538 <DIO_GET_PIN_VALUE+0xe0>
 534:	55 95       	asr	r21
 536:	47 95       	ror	r20
 538:	8a 95       	dec	r24
 53a:	e2 f7       	brpl	.-8      	; 0x534 <DIO_GET_PIN_VALUE+0xdc>
 53c:	ca 01       	movw	r24, r20
 53e:	81 70       	andi	r24, 0x01	; 1
 540:	ec 81       	ldd	r30, Y+4	; 0x04
 542:	fd 81       	ldd	r31, Y+5	; 0x05
 544:	80 83       	st	Z, r24
 546:	13 c0       	rjmp	.+38     	; 0x56e <DIO_GET_PIN_VALUE+0x116>
			break;
		case GROUP_D:
			*PIN_VALUE = get_bit(DIO_U8_PIND,PIN_NB);
 548:	e0 e3       	ldi	r30, 0x30	; 48
 54a:	f0 e0       	ldi	r31, 0x00	; 0
 54c:	80 81       	ld	r24, Z
 54e:	28 2f       	mov	r18, r24
 550:	30 e0       	ldi	r19, 0x00	; 0
 552:	8b 81       	ldd	r24, Y+3	; 0x03
 554:	88 2f       	mov	r24, r24
 556:	90 e0       	ldi	r25, 0x00	; 0
 558:	a9 01       	movw	r20, r18
 55a:	02 c0       	rjmp	.+4      	; 0x560 <DIO_GET_PIN_VALUE+0x108>
 55c:	55 95       	asr	r21
 55e:	47 95       	ror	r20
 560:	8a 95       	dec	r24
 562:	e2 f7       	brpl	.-8      	; 0x55c <DIO_GET_PIN_VALUE+0x104>
 564:	ca 01       	movw	r24, r20
 566:	81 70       	andi	r24, 0x01	; 1
 568:	ec 81       	ldd	r30, Y+4	; 0x04
 56a:	fd 81       	ldd	r31, Y+5	; 0x05
 56c:	80 83       	st	Z, r24

	}



return ERROR_STATE;
 56e:	89 81       	ldd	r24, Y+1	; 0x01
}
 570:	27 96       	adiw	r28, 0x07	; 7
 572:	0f b6       	in	r0, 0x3f	; 63
 574:	f8 94       	cli
 576:	de bf       	out	0x3e, r29	; 62
 578:	0f be       	out	0x3f, r0	; 63
 57a:	cd bf       	out	0x3d, r28	; 61
 57c:	cf 91       	pop	r28
 57e:	df 91       	pop	r29
 580:	08 95       	ret

00000582 <DIO_SET_PORT_VALUE>:

//FUNCTION FOR OUTPUT VALUE (REG PORT) FOR 8 PIN **************


u8 DIO_SET_PORT_VALUE(u8 PORT_NB,u8 PORT_VALUE)//RIGESTER PORT (PORT PORT....
{u8 ERROR_STATE=0;
 582:	df 93       	push	r29
 584:	cf 93       	push	r28
 586:	00 d0       	rcall	.+0      	; 0x588 <DIO_SET_PORT_VALUE+0x6>
 588:	00 d0       	rcall	.+0      	; 0x58a <DIO_SET_PORT_VALUE+0x8>
 58a:	0f 92       	push	r0
 58c:	cd b7       	in	r28, 0x3d	; 61
 58e:	de b7       	in	r29, 0x3e	; 62
 590:	8a 83       	std	Y+2, r24	; 0x02
 592:	6b 83       	std	Y+3, r22	; 0x03
 594:	19 82       	std	Y+1, r1	; 0x01
	if (PORT_NB>=DIO_MAX_PORT_NB)
 596:	8a 81       	ldd	r24, Y+2	; 0x02
 598:	84 30       	cpi	r24, 0x04	; 4
 59a:	18 f0       	brcs	.+6      	; 0x5a2 <DIO_SET_PORT_VALUE+0x20>
	{
		ERROR_STATE=1;//PORT ERROR
 59c:	81 e0       	ldi	r24, 0x01	; 1
 59e:	89 83       	std	Y+1, r24	; 0x01
 5a0:	32 c0       	rjmp	.+100    	; 0x606 <DIO_SET_PORT_VALUE+0x84>

	}
	else
	{

		switch (PORT_NB)
 5a2:	8a 81       	ldd	r24, Y+2	; 0x02
 5a4:	28 2f       	mov	r18, r24
 5a6:	30 e0       	ldi	r19, 0x00	; 0
 5a8:	3d 83       	std	Y+5, r19	; 0x05
 5aa:	2c 83       	std	Y+4, r18	; 0x04
 5ac:	8c 81       	ldd	r24, Y+4	; 0x04
 5ae:	9d 81       	ldd	r25, Y+5	; 0x05
 5b0:	81 30       	cpi	r24, 0x01	; 1
 5b2:	91 05       	cpc	r25, r1
 5b4:	d1 f0       	breq	.+52     	; 0x5ea <DIO_SET_PORT_VALUE+0x68>
 5b6:	2c 81       	ldd	r18, Y+4	; 0x04
 5b8:	3d 81       	ldd	r19, Y+5	; 0x05
 5ba:	22 30       	cpi	r18, 0x02	; 2
 5bc:	31 05       	cpc	r19, r1
 5be:	2c f4       	brge	.+10     	; 0x5ca <DIO_SET_PORT_VALUE+0x48>
 5c0:	8c 81       	ldd	r24, Y+4	; 0x04
 5c2:	9d 81       	ldd	r25, Y+5	; 0x05
 5c4:	00 97       	sbiw	r24, 0x00	; 0
 5c6:	61 f0       	breq	.+24     	; 0x5e0 <DIO_SET_PORT_VALUE+0x5e>
 5c8:	1e c0       	rjmp	.+60     	; 0x606 <DIO_SET_PORT_VALUE+0x84>
 5ca:	2c 81       	ldd	r18, Y+4	; 0x04
 5cc:	3d 81       	ldd	r19, Y+5	; 0x05
 5ce:	22 30       	cpi	r18, 0x02	; 2
 5d0:	31 05       	cpc	r19, r1
 5d2:	81 f0       	breq	.+32     	; 0x5f4 <DIO_SET_PORT_VALUE+0x72>
 5d4:	8c 81       	ldd	r24, Y+4	; 0x04
 5d6:	9d 81       	ldd	r25, Y+5	; 0x05
 5d8:	83 30       	cpi	r24, 0x03	; 3
 5da:	91 05       	cpc	r25, r1
 5dc:	81 f0       	breq	.+32     	; 0x5fe <DIO_SET_PORT_VALUE+0x7c>
 5de:	13 c0       	rjmp	.+38     	; 0x606 <DIO_SET_PORT_VALUE+0x84>
		{
		case GROUP_A:
			DIO_U8_PORTA=PORT_VALUE;
 5e0:	eb e3       	ldi	r30, 0x3B	; 59
 5e2:	f0 e0       	ldi	r31, 0x00	; 0
 5e4:	8b 81       	ldd	r24, Y+3	; 0x03
 5e6:	80 83       	st	Z, r24
 5e8:	0e c0       	rjmp	.+28     	; 0x606 <DIO_SET_PORT_VALUE+0x84>
			break;
		case GROUP_B:
			DIO_U8_PORTB=PORT_VALUE;
 5ea:	e8 e3       	ldi	r30, 0x38	; 56
 5ec:	f0 e0       	ldi	r31, 0x00	; 0
 5ee:	8b 81       	ldd	r24, Y+3	; 0x03
 5f0:	80 83       	st	Z, r24
 5f2:	09 c0       	rjmp	.+18     	; 0x606 <DIO_SET_PORT_VALUE+0x84>
			break;
		case GROUP_C:
			DIO_U8_PORTC=PORT_VALUE;
 5f4:	e5 e3       	ldi	r30, 0x35	; 53
 5f6:	f0 e0       	ldi	r31, 0x00	; 0
 5f8:	8b 81       	ldd	r24, Y+3	; 0x03
 5fa:	80 83       	st	Z, r24
 5fc:	04 c0       	rjmp	.+8      	; 0x606 <DIO_SET_PORT_VALUE+0x84>
			break;
		case GROUP_D:
			DIO_U8_PORTD=PORT_VALUE;
 5fe:	e2 e3       	ldi	r30, 0x32	; 50
 600:	f0 e0       	ldi	r31, 0x00	; 0
 602:	8b 81       	ldd	r24, Y+3	; 0x03
 604:	80 83       	st	Z, r24

	}



return ERROR_STATE;
 606:	89 81       	ldd	r24, Y+1	; 0x01
}
 608:	0f 90       	pop	r0
 60a:	0f 90       	pop	r0
 60c:	0f 90       	pop	r0
 60e:	0f 90       	pop	r0
 610:	0f 90       	pop	r0
 612:	cf 91       	pop	r28
 614:	df 91       	pop	r29
 616:	08 95       	ret

00000618 <DIO_SET_PORT_DIRECTION>:

//FUNCTION FOR DIRECTION (REG DDR) FOR 8 PIN **************


u8 DIO_SET_PORT_DIRECTION(u8 PORT_NB,u8 PORT_DIRECTION)//RIGESTER PORT (PORT PORT....
{u8 ERROR_STATE=0;
 618:	df 93       	push	r29
 61a:	cf 93       	push	r28
 61c:	00 d0       	rcall	.+0      	; 0x61e <DIO_SET_PORT_DIRECTION+0x6>
 61e:	00 d0       	rcall	.+0      	; 0x620 <DIO_SET_PORT_DIRECTION+0x8>
 620:	0f 92       	push	r0
 622:	cd b7       	in	r28, 0x3d	; 61
 624:	de b7       	in	r29, 0x3e	; 62
 626:	8a 83       	std	Y+2, r24	; 0x02
 628:	6b 83       	std	Y+3, r22	; 0x03
 62a:	19 82       	std	Y+1, r1	; 0x01
	if (PORT_NB>=DIO_MAX_PORT_NB)
 62c:	8a 81       	ldd	r24, Y+2	; 0x02
 62e:	84 30       	cpi	r24, 0x04	; 4
 630:	18 f0       	brcs	.+6      	; 0x638 <DIO_SET_PORT_DIRECTION+0x20>
	{
		ERROR_STATE=1;//PORT ERROR
 632:	81 e0       	ldi	r24, 0x01	; 1
 634:	89 83       	std	Y+1, r24	; 0x01
 636:	32 c0       	rjmp	.+100    	; 0x69c <DIO_SET_PORT_DIRECTION+0x84>

	}
	else
	{

		switch (PORT_NB)
 638:	8a 81       	ldd	r24, Y+2	; 0x02
 63a:	28 2f       	mov	r18, r24
 63c:	30 e0       	ldi	r19, 0x00	; 0
 63e:	3d 83       	std	Y+5, r19	; 0x05
 640:	2c 83       	std	Y+4, r18	; 0x04
 642:	8c 81       	ldd	r24, Y+4	; 0x04
 644:	9d 81       	ldd	r25, Y+5	; 0x05
 646:	81 30       	cpi	r24, 0x01	; 1
 648:	91 05       	cpc	r25, r1
 64a:	d1 f0       	breq	.+52     	; 0x680 <DIO_SET_PORT_DIRECTION+0x68>
 64c:	2c 81       	ldd	r18, Y+4	; 0x04
 64e:	3d 81       	ldd	r19, Y+5	; 0x05
 650:	22 30       	cpi	r18, 0x02	; 2
 652:	31 05       	cpc	r19, r1
 654:	2c f4       	brge	.+10     	; 0x660 <DIO_SET_PORT_DIRECTION+0x48>
 656:	8c 81       	ldd	r24, Y+4	; 0x04
 658:	9d 81       	ldd	r25, Y+5	; 0x05
 65a:	00 97       	sbiw	r24, 0x00	; 0
 65c:	61 f0       	breq	.+24     	; 0x676 <DIO_SET_PORT_DIRECTION+0x5e>
 65e:	1e c0       	rjmp	.+60     	; 0x69c <DIO_SET_PORT_DIRECTION+0x84>
 660:	2c 81       	ldd	r18, Y+4	; 0x04
 662:	3d 81       	ldd	r19, Y+5	; 0x05
 664:	22 30       	cpi	r18, 0x02	; 2
 666:	31 05       	cpc	r19, r1
 668:	81 f0       	breq	.+32     	; 0x68a <DIO_SET_PORT_DIRECTION+0x72>
 66a:	8c 81       	ldd	r24, Y+4	; 0x04
 66c:	9d 81       	ldd	r25, Y+5	; 0x05
 66e:	83 30       	cpi	r24, 0x03	; 3
 670:	91 05       	cpc	r25, r1
 672:	81 f0       	breq	.+32     	; 0x694 <DIO_SET_PORT_DIRECTION+0x7c>
 674:	13 c0       	rjmp	.+38     	; 0x69c <DIO_SET_PORT_DIRECTION+0x84>
		{
		case GROUP_A:
			DIO_U8_DDRA=PORT_DIRECTION;
 676:	ea e3       	ldi	r30, 0x3A	; 58
 678:	f0 e0       	ldi	r31, 0x00	; 0
 67a:	8b 81       	ldd	r24, Y+3	; 0x03
 67c:	80 83       	st	Z, r24
 67e:	0e c0       	rjmp	.+28     	; 0x69c <DIO_SET_PORT_DIRECTION+0x84>
			break;
		case GROUP_B:
			DIO_U8_DDRB=PORT_DIRECTION;
 680:	e7 e3       	ldi	r30, 0x37	; 55
 682:	f0 e0       	ldi	r31, 0x00	; 0
 684:	8b 81       	ldd	r24, Y+3	; 0x03
 686:	80 83       	st	Z, r24
 688:	09 c0       	rjmp	.+18     	; 0x69c <DIO_SET_PORT_DIRECTION+0x84>
			break;
		case GROUP_C:
			DIO_U8_DDRC=PORT_DIRECTION;
 68a:	e4 e3       	ldi	r30, 0x34	; 52
 68c:	f0 e0       	ldi	r31, 0x00	; 0
 68e:	8b 81       	ldd	r24, Y+3	; 0x03
 690:	80 83       	st	Z, r24
 692:	04 c0       	rjmp	.+8      	; 0x69c <DIO_SET_PORT_DIRECTION+0x84>
			break;
		case GROUP_D:
			DIO_U8_DDRD=PORT_DIRECTION;
 694:	e1 e3       	ldi	r30, 0x31	; 49
 696:	f0 e0       	ldi	r31, 0x00	; 0
 698:	8b 81       	ldd	r24, Y+3	; 0x03
 69a:	80 83       	st	Z, r24

	}



return ERROR_STATE;
 69c:	89 81       	ldd	r24, Y+1	; 0x01
}
 69e:	0f 90       	pop	r0
 6a0:	0f 90       	pop	r0
 6a2:	0f 90       	pop	r0
 6a4:	0f 90       	pop	r0
 6a6:	0f 90       	pop	r0
 6a8:	cf 91       	pop	r28
 6aa:	df 91       	pop	r29
 6ac:	08 95       	ret

000006ae <main>:
#include "avr/delay.h"

#include "DIO_interface.h"

void main(void)
{
 6ae:	df 93       	push	r29
 6b0:	cf 93       	push	r28
 6b2:	0f 92       	push	r0
 6b4:	cd b7       	in	r28, 0x3d	; 61
 6b6:	de b7       	in	r29, 0x3e	; 62
	DIO_SET_PIN_DIRECTION(GROUP_D,DIO_PIN_0,DIO_INPUT);
 6b8:	83 e0       	ldi	r24, 0x03	; 3
 6ba:	60 e0       	ldi	r22, 0x00	; 0
 6bc:	40 e0       	ldi	r20, 0x00	; 0
 6be:	0e 94 31 01 	call	0x262	; 0x262 <DIO_SET_PIN_DIRECTION>
	DIO_SET_PIN_VALUE(GROUP_D,DIO_PIN_0,DIO_HIGH);//TO PIN WORK PULL UP
 6c2:	83 e0       	ldi	r24, 0x03	; 3
 6c4:	60 e0       	ldi	r22, 0x00	; 0
 6c6:	41 e0       	ldi	r20, 0x01	; 1
 6c8:	0e 94 36 00 	call	0x6c	; 0x6c <DIO_SET_PIN_VALUE>
	DIO_SET_PIN_DIRECTION(GROUP_D,DIO_PIN_1,DIO_OUTPUT);
 6cc:	83 e0       	ldi	r24, 0x03	; 3
 6ce:	61 e0       	ldi	r22, 0x01	; 1
 6d0:	41 e0       	ldi	r20, 0x01	; 1
 6d2:	0e 94 31 01 	call	0x262	; 0x262 <DIO_SET_PIN_DIRECTION>
	u8 result;
	while (1)
	{
		DIO_GET_PIN_VALUE(GROUP_D,DIO_PIN_0,&result);
 6d6:	83 e0       	ldi	r24, 0x03	; 3
 6d8:	60 e0       	ldi	r22, 0x00	; 0
 6da:	9e 01       	movw	r18, r28
 6dc:	2f 5f       	subi	r18, 0xFF	; 255
 6de:	3f 4f       	sbci	r19, 0xFF	; 255
 6e0:	a9 01       	movw	r20, r18
 6e2:	0e 94 2c 02 	call	0x458	; 0x458 <DIO_GET_PIN_VALUE>
				if (result==0)
 6e6:	89 81       	ldd	r24, Y+1	; 0x01
 6e8:	88 23       	and	r24, r24
 6ea:	31 f4       	brne	.+12     	; 0x6f8 <main+0x4a>
					DIO_SET_PIN_VALUE(GROUP_D,DIO_PIN_1,DIO_HIGH);
 6ec:	83 e0       	ldi	r24, 0x03	; 3
 6ee:	61 e0       	ldi	r22, 0x01	; 1
 6f0:	41 e0       	ldi	r20, 0x01	; 1
 6f2:	0e 94 36 00 	call	0x6c	; 0x6c <DIO_SET_PIN_VALUE>
 6f6:	ef cf       	rjmp	.-34     	; 0x6d6 <main+0x28>
				else
					DIO_SET_PIN_VALUE(GROUP_D,DIO_PIN_1,DIO_LOW);
 6f8:	83 e0       	ldi	r24, 0x03	; 3
 6fa:	61 e0       	ldi	r22, 0x01	; 1
 6fc:	40 e0       	ldi	r20, 0x00	; 0
 6fe:	0e 94 36 00 	call	0x6c	; 0x6c <DIO_SET_PIN_VALUE>
 702:	e9 cf       	rjmp	.-46     	; 0x6d6 <main+0x28>

00000704 <_exit>:
 704:	f8 94       	cli

00000706 <__stop_program>:
 706:	ff cf       	rjmp	.-2      	; 0x706 <__stop_program>
