Subprocess had a non-zero exit.
Last 10 line(s):
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend: /Users/junpeng/openlane2/netlist_mid_anb_max/src/netlist_1/netlist_1.v
Parsing SystemVerilog input from `/Users/junpeng/openlane2/netlist_mid_anb_max/src/netlist_1/netlist_1.v' to AST representation.
Generating RTLIL representation for module `\netlist_1'.
Successfully finished Verilog frontend.

3. Executing HIERARCHY pass (managing design hierarchy).
ERROR: Module `netlist_0' not found!
ERROR: TCL interpreter returned an error: Yosys command produced an error

Full log file: 'netlist_mid_anb_max/src/netlist_1/runs/physical_design/02-yosys-jsonheader/yosys-jsonheader.log'
Some inputs of instance 'c175' are not connected- add it to IGNORE_DISCONNECTED_MODULES if this is intentional
Some inputs of instance 'c241' are not connected- add it to IGNORE_DISCONNECTED_MODULES if this is intentional
Some inputs of instance 'merge786' are not connected- add it to IGNORE_DISCONNECTED_MODULES if this is intentional
Some inputs of instance 'merge814' are not connected- add it to IGNORE_DISCONNECTED_MODULES if this is intentional
