# SARC18-CPU
My 18-bit RISC CPU architecture (SARC18) built from scratch using Vivado and modeled with Logisim. Features a custom ISA, register file, and ALU.
