clk 1 bit bool
rst 1 bit sc_logic
x_rsc_0_0_s_tdone 1 bit sc_logic
x_rsc_0_0_tr_write_done 1 bit sc_logic
x_rsc_0_0_RREADY 1 bit sc_logic
x_rsc_0_0_RVALID 1 bit sc_logic
x_rsc_0_0_RUSER 1 bit sc_logic
x_rsc_0_0_RLAST 1 bit sc_logic
x_rsc_0_0_RRESP 2 bit_vector sc_lv
x_rsc_0_0_RDATA 32 bit_vector sc_lv
x_rsc_0_0_RID 1 bit sc_logic
x_rsc_0_0_ARREADY 1 bit sc_logic
x_rsc_0_0_ARVALID 1 bit sc_logic
x_rsc_0_0_ARUSER 1 bit sc_logic
x_rsc_0_0_ARREGION 4 bit_vector sc_lv
x_rsc_0_0_ARQOS 4 bit_vector sc_lv
x_rsc_0_0_ARPROT 3 bit_vector sc_lv
x_rsc_0_0_ARCACHE 4 bit_vector sc_lv
x_rsc_0_0_ARLOCK 1 bit sc_logic
x_rsc_0_0_ARBURST 2 bit_vector sc_lv
x_rsc_0_0_ARSIZE 3 bit_vector sc_lv
x_rsc_0_0_ARLEN 8 bit_vector sc_lv
x_rsc_0_0_ARADDR 12 bit_vector sc_lv
x_rsc_0_0_ARID 1 bit sc_logic
x_rsc_0_0_BREADY 1 bit sc_logic
x_rsc_0_0_BVALID 1 bit sc_logic
x_rsc_0_0_BUSER 1 bit sc_logic
x_rsc_0_0_BRESP 2 bit_vector sc_lv
x_rsc_0_0_BID 1 bit sc_logic
x_rsc_0_0_WREADY 1 bit sc_logic
x_rsc_0_0_WVALID 1 bit sc_logic
x_rsc_0_0_WUSER 1 bit sc_logic
x_rsc_0_0_WLAST 1 bit sc_logic
x_rsc_0_0_WSTRB 4 bit_vector sc_lv
x_rsc_0_0_WDATA 32 bit_vector sc_lv
x_rsc_0_0_AWREADY 1 bit sc_logic
x_rsc_0_0_AWVALID 1 bit sc_logic
x_rsc_0_0_AWUSER 1 bit sc_logic
x_rsc_0_0_AWREGION 4 bit_vector sc_lv
x_rsc_0_0_AWQOS 4 bit_vector sc_lv
x_rsc_0_0_AWPROT 3 bit_vector sc_lv
x_rsc_0_0_AWCACHE 4 bit_vector sc_lv
x_rsc_0_0_AWLOCK 1 bit sc_logic
x_rsc_0_0_AWBURST 2 bit_vector sc_lv
x_rsc_0_0_AWSIZE 3 bit_vector sc_lv
x_rsc_0_0_AWLEN 8 bit_vector sc_lv
x_rsc_0_0_AWADDR 12 bit_vector sc_lv
x_rsc_0_0_AWID 1 bit sc_logic
x_rsc_triosy_0_0_lz 1 bit sc_logic
x_rsc_1_0_s_tdone 1 bit sc_logic
x_rsc_1_0_tr_write_done 1 bit sc_logic
x_rsc_1_0_RREADY 1 bit sc_logic
x_rsc_1_0_RVALID 1 bit sc_logic
x_rsc_1_0_RUSER 1 bit sc_logic
x_rsc_1_0_RLAST 1 bit sc_logic
x_rsc_1_0_RRESP 2 bit_vector sc_lv
x_rsc_1_0_RDATA 32 bit_vector sc_lv
x_rsc_1_0_RID 1 bit sc_logic
x_rsc_1_0_ARREADY 1 bit sc_logic
x_rsc_1_0_ARVALID 1 bit sc_logic
x_rsc_1_0_ARUSER 1 bit sc_logic
x_rsc_1_0_ARREGION 4 bit_vector sc_lv
x_rsc_1_0_ARQOS 4 bit_vector sc_lv
x_rsc_1_0_ARPROT 3 bit_vector sc_lv
x_rsc_1_0_ARCACHE 4 bit_vector sc_lv
x_rsc_1_0_ARLOCK 1 bit sc_logic
x_rsc_1_0_ARBURST 2 bit_vector sc_lv
x_rsc_1_0_ARSIZE 3 bit_vector sc_lv
x_rsc_1_0_ARLEN 8 bit_vector sc_lv
x_rsc_1_0_ARADDR 12 bit_vector sc_lv
x_rsc_1_0_ARID 1 bit sc_logic
x_rsc_1_0_BREADY 1 bit sc_logic
x_rsc_1_0_BVALID 1 bit sc_logic
x_rsc_1_0_BUSER 1 bit sc_logic
x_rsc_1_0_BRESP 2 bit_vector sc_lv
x_rsc_1_0_BID 1 bit sc_logic
x_rsc_1_0_WREADY 1 bit sc_logic
x_rsc_1_0_WVALID 1 bit sc_logic
x_rsc_1_0_WUSER 1 bit sc_logic
x_rsc_1_0_WLAST 1 bit sc_logic
x_rsc_1_0_WSTRB 4 bit_vector sc_lv
x_rsc_1_0_WDATA 32 bit_vector sc_lv
x_rsc_1_0_AWREADY 1 bit sc_logic
x_rsc_1_0_AWVALID 1 bit sc_logic
x_rsc_1_0_AWUSER 1 bit sc_logic
x_rsc_1_0_AWREGION 4 bit_vector sc_lv
x_rsc_1_0_AWQOS 4 bit_vector sc_lv
x_rsc_1_0_AWPROT 3 bit_vector sc_lv
x_rsc_1_0_AWCACHE 4 bit_vector sc_lv
x_rsc_1_0_AWLOCK 1 bit sc_logic
x_rsc_1_0_AWBURST 2 bit_vector sc_lv
x_rsc_1_0_AWSIZE 3 bit_vector sc_lv
x_rsc_1_0_AWLEN 8 bit_vector sc_lv
x_rsc_1_0_AWADDR 12 bit_vector sc_lv
x_rsc_1_0_AWID 1 bit sc_logic
x_rsc_triosy_1_0_lz 1 bit sc_logic
x_rsc_2_0_s_tdone 1 bit sc_logic
x_rsc_2_0_tr_write_done 1 bit sc_logic
x_rsc_2_0_RREADY 1 bit sc_logic
x_rsc_2_0_RVALID 1 bit sc_logic
x_rsc_2_0_RUSER 1 bit sc_logic
x_rsc_2_0_RLAST 1 bit sc_logic
x_rsc_2_0_RRESP 2 bit_vector sc_lv
x_rsc_2_0_RDATA 32 bit_vector sc_lv
x_rsc_2_0_RID 1 bit sc_logic
x_rsc_2_0_ARREADY 1 bit sc_logic
x_rsc_2_0_ARVALID 1 bit sc_logic
x_rsc_2_0_ARUSER 1 bit sc_logic
x_rsc_2_0_ARREGION 4 bit_vector sc_lv
x_rsc_2_0_ARQOS 4 bit_vector sc_lv
x_rsc_2_0_ARPROT 3 bit_vector sc_lv
x_rsc_2_0_ARCACHE 4 bit_vector sc_lv
x_rsc_2_0_ARLOCK 1 bit sc_logic
x_rsc_2_0_ARBURST 2 bit_vector sc_lv
x_rsc_2_0_ARSIZE 3 bit_vector sc_lv
x_rsc_2_0_ARLEN 8 bit_vector sc_lv
x_rsc_2_0_ARADDR 12 bit_vector sc_lv
x_rsc_2_0_ARID 1 bit sc_logic
x_rsc_2_0_BREADY 1 bit sc_logic
x_rsc_2_0_BVALID 1 bit sc_logic
x_rsc_2_0_BUSER 1 bit sc_logic
x_rsc_2_0_BRESP 2 bit_vector sc_lv
x_rsc_2_0_BID 1 bit sc_logic
x_rsc_2_0_WREADY 1 bit sc_logic
x_rsc_2_0_WVALID 1 bit sc_logic
x_rsc_2_0_WUSER 1 bit sc_logic
x_rsc_2_0_WLAST 1 bit sc_logic
x_rsc_2_0_WSTRB 4 bit_vector sc_lv
x_rsc_2_0_WDATA 32 bit_vector sc_lv
x_rsc_2_0_AWREADY 1 bit sc_logic
x_rsc_2_0_AWVALID 1 bit sc_logic
x_rsc_2_0_AWUSER 1 bit sc_logic
x_rsc_2_0_AWREGION 4 bit_vector sc_lv
x_rsc_2_0_AWQOS 4 bit_vector sc_lv
x_rsc_2_0_AWPROT 3 bit_vector sc_lv
x_rsc_2_0_AWCACHE 4 bit_vector sc_lv
x_rsc_2_0_AWLOCK 1 bit sc_logic
x_rsc_2_0_AWBURST 2 bit_vector sc_lv
x_rsc_2_0_AWSIZE 3 bit_vector sc_lv
x_rsc_2_0_AWLEN 8 bit_vector sc_lv
x_rsc_2_0_AWADDR 12 bit_vector sc_lv
x_rsc_2_0_AWID 1 bit sc_logic
x_rsc_triosy_2_0_lz 1 bit sc_logic
x_rsc_3_0_s_tdone 1 bit sc_logic
x_rsc_3_0_tr_write_done 1 bit sc_logic
x_rsc_3_0_RREADY 1 bit sc_logic
x_rsc_3_0_RVALID 1 bit sc_logic
x_rsc_3_0_RUSER 1 bit sc_logic
x_rsc_3_0_RLAST 1 bit sc_logic
x_rsc_3_0_RRESP 2 bit_vector sc_lv
x_rsc_3_0_RDATA 32 bit_vector sc_lv
x_rsc_3_0_RID 1 bit sc_logic
x_rsc_3_0_ARREADY 1 bit sc_logic
x_rsc_3_0_ARVALID 1 bit sc_logic
x_rsc_3_0_ARUSER 1 bit sc_logic
x_rsc_3_0_ARREGION 4 bit_vector sc_lv
x_rsc_3_0_ARQOS 4 bit_vector sc_lv
x_rsc_3_0_ARPROT 3 bit_vector sc_lv
x_rsc_3_0_ARCACHE 4 bit_vector sc_lv
x_rsc_3_0_ARLOCK 1 bit sc_logic
x_rsc_3_0_ARBURST 2 bit_vector sc_lv
x_rsc_3_0_ARSIZE 3 bit_vector sc_lv
x_rsc_3_0_ARLEN 8 bit_vector sc_lv
x_rsc_3_0_ARADDR 12 bit_vector sc_lv
x_rsc_3_0_ARID 1 bit sc_logic
x_rsc_3_0_BREADY 1 bit sc_logic
x_rsc_3_0_BVALID 1 bit sc_logic
x_rsc_3_0_BUSER 1 bit sc_logic
x_rsc_3_0_BRESP 2 bit_vector sc_lv
x_rsc_3_0_BID 1 bit sc_logic
x_rsc_3_0_WREADY 1 bit sc_logic
x_rsc_3_0_WVALID 1 bit sc_logic
x_rsc_3_0_WUSER 1 bit sc_logic
x_rsc_3_0_WLAST 1 bit sc_logic
x_rsc_3_0_WSTRB 4 bit_vector sc_lv
x_rsc_3_0_WDATA 32 bit_vector sc_lv
x_rsc_3_0_AWREADY 1 bit sc_logic
x_rsc_3_0_AWVALID 1 bit sc_logic
x_rsc_3_0_AWUSER 1 bit sc_logic
x_rsc_3_0_AWREGION 4 bit_vector sc_lv
x_rsc_3_0_AWQOS 4 bit_vector sc_lv
x_rsc_3_0_AWPROT 3 bit_vector sc_lv
x_rsc_3_0_AWCACHE 4 bit_vector sc_lv
x_rsc_3_0_AWLOCK 1 bit sc_logic
x_rsc_3_0_AWBURST 2 bit_vector sc_lv
x_rsc_3_0_AWSIZE 3 bit_vector sc_lv
x_rsc_3_0_AWLEN 8 bit_vector sc_lv
x_rsc_3_0_AWADDR 12 bit_vector sc_lv
x_rsc_3_0_AWID 1 bit sc_logic
x_rsc_triosy_3_0_lz 1 bit sc_logic
x_rsc_4_0_s_tdone 1 bit sc_logic
x_rsc_4_0_tr_write_done 1 bit sc_logic
x_rsc_4_0_RREADY 1 bit sc_logic
x_rsc_4_0_RVALID 1 bit sc_logic
x_rsc_4_0_RUSER 1 bit sc_logic
x_rsc_4_0_RLAST 1 bit sc_logic
x_rsc_4_0_RRESP 2 bit_vector sc_lv
x_rsc_4_0_RDATA 32 bit_vector sc_lv
x_rsc_4_0_RID 1 bit sc_logic
x_rsc_4_0_ARREADY 1 bit sc_logic
x_rsc_4_0_ARVALID 1 bit sc_logic
x_rsc_4_0_ARUSER 1 bit sc_logic
x_rsc_4_0_ARREGION 4 bit_vector sc_lv
x_rsc_4_0_ARQOS 4 bit_vector sc_lv
x_rsc_4_0_ARPROT 3 bit_vector sc_lv
x_rsc_4_0_ARCACHE 4 bit_vector sc_lv
x_rsc_4_0_ARLOCK 1 bit sc_logic
x_rsc_4_0_ARBURST 2 bit_vector sc_lv
x_rsc_4_0_ARSIZE 3 bit_vector sc_lv
x_rsc_4_0_ARLEN 8 bit_vector sc_lv
x_rsc_4_0_ARADDR 12 bit_vector sc_lv
x_rsc_4_0_ARID 1 bit sc_logic
x_rsc_4_0_BREADY 1 bit sc_logic
x_rsc_4_0_BVALID 1 bit sc_logic
x_rsc_4_0_BUSER 1 bit sc_logic
x_rsc_4_0_BRESP 2 bit_vector sc_lv
x_rsc_4_0_BID 1 bit sc_logic
x_rsc_4_0_WREADY 1 bit sc_logic
x_rsc_4_0_WVALID 1 bit sc_logic
x_rsc_4_0_WUSER 1 bit sc_logic
x_rsc_4_0_WLAST 1 bit sc_logic
x_rsc_4_0_WSTRB 4 bit_vector sc_lv
x_rsc_4_0_WDATA 32 bit_vector sc_lv
x_rsc_4_0_AWREADY 1 bit sc_logic
x_rsc_4_0_AWVALID 1 bit sc_logic
x_rsc_4_0_AWUSER 1 bit sc_logic
x_rsc_4_0_AWREGION 4 bit_vector sc_lv
x_rsc_4_0_AWQOS 4 bit_vector sc_lv
x_rsc_4_0_AWPROT 3 bit_vector sc_lv
x_rsc_4_0_AWCACHE 4 bit_vector sc_lv
x_rsc_4_0_AWLOCK 1 bit sc_logic
x_rsc_4_0_AWBURST 2 bit_vector sc_lv
x_rsc_4_0_AWSIZE 3 bit_vector sc_lv
x_rsc_4_0_AWLEN 8 bit_vector sc_lv
x_rsc_4_0_AWADDR 12 bit_vector sc_lv
x_rsc_4_0_AWID 1 bit sc_logic
x_rsc_triosy_4_0_lz 1 bit sc_logic
x_rsc_5_0_s_tdone 1 bit sc_logic
x_rsc_5_0_tr_write_done 1 bit sc_logic
x_rsc_5_0_RREADY 1 bit sc_logic
x_rsc_5_0_RVALID 1 bit sc_logic
x_rsc_5_0_RUSER 1 bit sc_logic
x_rsc_5_0_RLAST 1 bit sc_logic
x_rsc_5_0_RRESP 2 bit_vector sc_lv
x_rsc_5_0_RDATA 32 bit_vector sc_lv
x_rsc_5_0_RID 1 bit sc_logic
x_rsc_5_0_ARREADY 1 bit sc_logic
x_rsc_5_0_ARVALID 1 bit sc_logic
x_rsc_5_0_ARUSER 1 bit sc_logic
x_rsc_5_0_ARREGION 4 bit_vector sc_lv
x_rsc_5_0_ARQOS 4 bit_vector sc_lv
x_rsc_5_0_ARPROT 3 bit_vector sc_lv
x_rsc_5_0_ARCACHE 4 bit_vector sc_lv
x_rsc_5_0_ARLOCK 1 bit sc_logic
x_rsc_5_0_ARBURST 2 bit_vector sc_lv
x_rsc_5_0_ARSIZE 3 bit_vector sc_lv
x_rsc_5_0_ARLEN 8 bit_vector sc_lv
x_rsc_5_0_ARADDR 12 bit_vector sc_lv
x_rsc_5_0_ARID 1 bit sc_logic
x_rsc_5_0_BREADY 1 bit sc_logic
x_rsc_5_0_BVALID 1 bit sc_logic
x_rsc_5_0_BUSER 1 bit sc_logic
x_rsc_5_0_BRESP 2 bit_vector sc_lv
x_rsc_5_0_BID 1 bit sc_logic
x_rsc_5_0_WREADY 1 bit sc_logic
x_rsc_5_0_WVALID 1 bit sc_logic
x_rsc_5_0_WUSER 1 bit sc_logic
x_rsc_5_0_WLAST 1 bit sc_logic
x_rsc_5_0_WSTRB 4 bit_vector sc_lv
x_rsc_5_0_WDATA 32 bit_vector sc_lv
x_rsc_5_0_AWREADY 1 bit sc_logic
x_rsc_5_0_AWVALID 1 bit sc_logic
x_rsc_5_0_AWUSER 1 bit sc_logic
x_rsc_5_0_AWREGION 4 bit_vector sc_lv
x_rsc_5_0_AWQOS 4 bit_vector sc_lv
x_rsc_5_0_AWPROT 3 bit_vector sc_lv
x_rsc_5_0_AWCACHE 4 bit_vector sc_lv
x_rsc_5_0_AWLOCK 1 bit sc_logic
x_rsc_5_0_AWBURST 2 bit_vector sc_lv
x_rsc_5_0_AWSIZE 3 bit_vector sc_lv
x_rsc_5_0_AWLEN 8 bit_vector sc_lv
x_rsc_5_0_AWADDR 12 bit_vector sc_lv
x_rsc_5_0_AWID 1 bit sc_logic
x_rsc_triosy_5_0_lz 1 bit sc_logic
x_rsc_6_0_s_tdone 1 bit sc_logic
x_rsc_6_0_tr_write_done 1 bit sc_logic
x_rsc_6_0_RREADY 1 bit sc_logic
x_rsc_6_0_RVALID 1 bit sc_logic
x_rsc_6_0_RUSER 1 bit sc_logic
x_rsc_6_0_RLAST 1 bit sc_logic
x_rsc_6_0_RRESP 2 bit_vector sc_lv
x_rsc_6_0_RDATA 32 bit_vector sc_lv
x_rsc_6_0_RID 1 bit sc_logic
x_rsc_6_0_ARREADY 1 bit sc_logic
x_rsc_6_0_ARVALID 1 bit sc_logic
x_rsc_6_0_ARUSER 1 bit sc_logic
x_rsc_6_0_ARREGION 4 bit_vector sc_lv
x_rsc_6_0_ARQOS 4 bit_vector sc_lv
x_rsc_6_0_ARPROT 3 bit_vector sc_lv
x_rsc_6_0_ARCACHE 4 bit_vector sc_lv
x_rsc_6_0_ARLOCK 1 bit sc_logic
x_rsc_6_0_ARBURST 2 bit_vector sc_lv
x_rsc_6_0_ARSIZE 3 bit_vector sc_lv
x_rsc_6_0_ARLEN 8 bit_vector sc_lv
x_rsc_6_0_ARADDR 12 bit_vector sc_lv
x_rsc_6_0_ARID 1 bit sc_logic
x_rsc_6_0_BREADY 1 bit sc_logic
x_rsc_6_0_BVALID 1 bit sc_logic
x_rsc_6_0_BUSER 1 bit sc_logic
x_rsc_6_0_BRESP 2 bit_vector sc_lv
x_rsc_6_0_BID 1 bit sc_logic
x_rsc_6_0_WREADY 1 bit sc_logic
x_rsc_6_0_WVALID 1 bit sc_logic
x_rsc_6_0_WUSER 1 bit sc_logic
x_rsc_6_0_WLAST 1 bit sc_logic
x_rsc_6_0_WSTRB 4 bit_vector sc_lv
x_rsc_6_0_WDATA 32 bit_vector sc_lv
x_rsc_6_0_AWREADY 1 bit sc_logic
x_rsc_6_0_AWVALID 1 bit sc_logic
x_rsc_6_0_AWUSER 1 bit sc_logic
x_rsc_6_0_AWREGION 4 bit_vector sc_lv
x_rsc_6_0_AWQOS 4 bit_vector sc_lv
x_rsc_6_0_AWPROT 3 bit_vector sc_lv
x_rsc_6_0_AWCACHE 4 bit_vector sc_lv
x_rsc_6_0_AWLOCK 1 bit sc_logic
x_rsc_6_0_AWBURST 2 bit_vector sc_lv
x_rsc_6_0_AWSIZE 3 bit_vector sc_lv
x_rsc_6_0_AWLEN 8 bit_vector sc_lv
x_rsc_6_0_AWADDR 12 bit_vector sc_lv
x_rsc_6_0_AWID 1 bit sc_logic
x_rsc_triosy_6_0_lz 1 bit sc_logic
x_rsc_7_0_s_tdone 1 bit sc_logic
x_rsc_7_0_tr_write_done 1 bit sc_logic
x_rsc_7_0_RREADY 1 bit sc_logic
x_rsc_7_0_RVALID 1 bit sc_logic
x_rsc_7_0_RUSER 1 bit sc_logic
x_rsc_7_0_RLAST 1 bit sc_logic
x_rsc_7_0_RRESP 2 bit_vector sc_lv
x_rsc_7_0_RDATA 32 bit_vector sc_lv
x_rsc_7_0_RID 1 bit sc_logic
x_rsc_7_0_ARREADY 1 bit sc_logic
x_rsc_7_0_ARVALID 1 bit sc_logic
x_rsc_7_0_ARUSER 1 bit sc_logic
x_rsc_7_0_ARREGION 4 bit_vector sc_lv
x_rsc_7_0_ARQOS 4 bit_vector sc_lv
x_rsc_7_0_ARPROT 3 bit_vector sc_lv
x_rsc_7_0_ARCACHE 4 bit_vector sc_lv
x_rsc_7_0_ARLOCK 1 bit sc_logic
x_rsc_7_0_ARBURST 2 bit_vector sc_lv
x_rsc_7_0_ARSIZE 3 bit_vector sc_lv
x_rsc_7_0_ARLEN 8 bit_vector sc_lv
x_rsc_7_0_ARADDR 12 bit_vector sc_lv
x_rsc_7_0_ARID 1 bit sc_logic
x_rsc_7_0_BREADY 1 bit sc_logic
x_rsc_7_0_BVALID 1 bit sc_logic
x_rsc_7_0_BUSER 1 bit sc_logic
x_rsc_7_0_BRESP 2 bit_vector sc_lv
x_rsc_7_0_BID 1 bit sc_logic
x_rsc_7_0_WREADY 1 bit sc_logic
x_rsc_7_0_WVALID 1 bit sc_logic
x_rsc_7_0_WUSER 1 bit sc_logic
x_rsc_7_0_WLAST 1 bit sc_logic
x_rsc_7_0_WSTRB 4 bit_vector sc_lv
x_rsc_7_0_WDATA 32 bit_vector sc_lv
x_rsc_7_0_AWREADY 1 bit sc_logic
x_rsc_7_0_AWVALID 1 bit sc_logic
x_rsc_7_0_AWUSER 1 bit sc_logic
x_rsc_7_0_AWREGION 4 bit_vector sc_lv
x_rsc_7_0_AWQOS 4 bit_vector sc_lv
x_rsc_7_0_AWPROT 3 bit_vector sc_lv
x_rsc_7_0_AWCACHE 4 bit_vector sc_lv
x_rsc_7_0_AWLOCK 1 bit sc_logic
x_rsc_7_0_AWBURST 2 bit_vector sc_lv
x_rsc_7_0_AWSIZE 3 bit_vector sc_lv
x_rsc_7_0_AWLEN 8 bit_vector sc_lv
x_rsc_7_0_AWADDR 12 bit_vector sc_lv
x_rsc_7_0_AWID 1 bit sc_logic
x_rsc_triosy_7_0_lz 1 bit sc_logic
x_rsc_8_0_s_tdone 1 bit sc_logic
x_rsc_8_0_tr_write_done 1 bit sc_logic
x_rsc_8_0_RREADY 1 bit sc_logic
x_rsc_8_0_RVALID 1 bit sc_logic
x_rsc_8_0_RUSER 1 bit sc_logic
x_rsc_8_0_RLAST 1 bit sc_logic
x_rsc_8_0_RRESP 2 bit_vector sc_lv
x_rsc_8_0_RDATA 32 bit_vector sc_lv
x_rsc_8_0_RID 1 bit sc_logic
x_rsc_8_0_ARREADY 1 bit sc_logic
x_rsc_8_0_ARVALID 1 bit sc_logic
x_rsc_8_0_ARUSER 1 bit sc_logic
x_rsc_8_0_ARREGION 4 bit_vector sc_lv
x_rsc_8_0_ARQOS 4 bit_vector sc_lv
x_rsc_8_0_ARPROT 3 bit_vector sc_lv
x_rsc_8_0_ARCACHE 4 bit_vector sc_lv
x_rsc_8_0_ARLOCK 1 bit sc_logic
x_rsc_8_0_ARBURST 2 bit_vector sc_lv
x_rsc_8_0_ARSIZE 3 bit_vector sc_lv
x_rsc_8_0_ARLEN 8 bit_vector sc_lv
x_rsc_8_0_ARADDR 12 bit_vector sc_lv
x_rsc_8_0_ARID 1 bit sc_logic
x_rsc_8_0_BREADY 1 bit sc_logic
x_rsc_8_0_BVALID 1 bit sc_logic
x_rsc_8_0_BUSER 1 bit sc_logic
x_rsc_8_0_BRESP 2 bit_vector sc_lv
x_rsc_8_0_BID 1 bit sc_logic
x_rsc_8_0_WREADY 1 bit sc_logic
x_rsc_8_0_WVALID 1 bit sc_logic
x_rsc_8_0_WUSER 1 bit sc_logic
x_rsc_8_0_WLAST 1 bit sc_logic
x_rsc_8_0_WSTRB 4 bit_vector sc_lv
x_rsc_8_0_WDATA 32 bit_vector sc_lv
x_rsc_8_0_AWREADY 1 bit sc_logic
x_rsc_8_0_AWVALID 1 bit sc_logic
x_rsc_8_0_AWUSER 1 bit sc_logic
x_rsc_8_0_AWREGION 4 bit_vector sc_lv
x_rsc_8_0_AWQOS 4 bit_vector sc_lv
x_rsc_8_0_AWPROT 3 bit_vector sc_lv
x_rsc_8_0_AWCACHE 4 bit_vector sc_lv
x_rsc_8_0_AWLOCK 1 bit sc_logic
x_rsc_8_0_AWBURST 2 bit_vector sc_lv
x_rsc_8_0_AWSIZE 3 bit_vector sc_lv
x_rsc_8_0_AWLEN 8 bit_vector sc_lv
x_rsc_8_0_AWADDR 12 bit_vector sc_lv
x_rsc_8_0_AWID 1 bit sc_logic
x_rsc_triosy_8_0_lz 1 bit sc_logic
x_rsc_9_0_s_tdone 1 bit sc_logic
x_rsc_9_0_tr_write_done 1 bit sc_logic
x_rsc_9_0_RREADY 1 bit sc_logic
x_rsc_9_0_RVALID 1 bit sc_logic
x_rsc_9_0_RUSER 1 bit sc_logic
x_rsc_9_0_RLAST 1 bit sc_logic
x_rsc_9_0_RRESP 2 bit_vector sc_lv
x_rsc_9_0_RDATA 32 bit_vector sc_lv
x_rsc_9_0_RID 1 bit sc_logic
x_rsc_9_0_ARREADY 1 bit sc_logic
x_rsc_9_0_ARVALID 1 bit sc_logic
x_rsc_9_0_ARUSER 1 bit sc_logic
x_rsc_9_0_ARREGION 4 bit_vector sc_lv
x_rsc_9_0_ARQOS 4 bit_vector sc_lv
x_rsc_9_0_ARPROT 3 bit_vector sc_lv
x_rsc_9_0_ARCACHE 4 bit_vector sc_lv
x_rsc_9_0_ARLOCK 1 bit sc_logic
x_rsc_9_0_ARBURST 2 bit_vector sc_lv
x_rsc_9_0_ARSIZE 3 bit_vector sc_lv
x_rsc_9_0_ARLEN 8 bit_vector sc_lv
x_rsc_9_0_ARADDR 12 bit_vector sc_lv
x_rsc_9_0_ARID 1 bit sc_logic
x_rsc_9_0_BREADY 1 bit sc_logic
x_rsc_9_0_BVALID 1 bit sc_logic
x_rsc_9_0_BUSER 1 bit sc_logic
x_rsc_9_0_BRESP 2 bit_vector sc_lv
x_rsc_9_0_BID 1 bit sc_logic
x_rsc_9_0_WREADY 1 bit sc_logic
x_rsc_9_0_WVALID 1 bit sc_logic
x_rsc_9_0_WUSER 1 bit sc_logic
x_rsc_9_0_WLAST 1 bit sc_logic
x_rsc_9_0_WSTRB 4 bit_vector sc_lv
x_rsc_9_0_WDATA 32 bit_vector sc_lv
x_rsc_9_0_AWREADY 1 bit sc_logic
x_rsc_9_0_AWVALID 1 bit sc_logic
x_rsc_9_0_AWUSER 1 bit sc_logic
x_rsc_9_0_AWREGION 4 bit_vector sc_lv
x_rsc_9_0_AWQOS 4 bit_vector sc_lv
x_rsc_9_0_AWPROT 3 bit_vector sc_lv
x_rsc_9_0_AWCACHE 4 bit_vector sc_lv
x_rsc_9_0_AWLOCK 1 bit sc_logic
x_rsc_9_0_AWBURST 2 bit_vector sc_lv
x_rsc_9_0_AWSIZE 3 bit_vector sc_lv
x_rsc_9_0_AWLEN 8 bit_vector sc_lv
x_rsc_9_0_AWADDR 12 bit_vector sc_lv
x_rsc_9_0_AWID 1 bit sc_logic
x_rsc_triosy_9_0_lz 1 bit sc_logic
x_rsc_10_0_s_tdone 1 bit sc_logic
x_rsc_10_0_tr_write_done 1 bit sc_logic
x_rsc_10_0_RREADY 1 bit sc_logic
x_rsc_10_0_RVALID 1 bit sc_logic
x_rsc_10_0_RUSER 1 bit sc_logic
x_rsc_10_0_RLAST 1 bit sc_logic
x_rsc_10_0_RRESP 2 bit_vector sc_lv
x_rsc_10_0_RDATA 32 bit_vector sc_lv
x_rsc_10_0_RID 1 bit sc_logic
x_rsc_10_0_ARREADY 1 bit sc_logic
x_rsc_10_0_ARVALID 1 bit sc_logic
x_rsc_10_0_ARUSER 1 bit sc_logic
x_rsc_10_0_ARREGION 4 bit_vector sc_lv
x_rsc_10_0_ARQOS 4 bit_vector sc_lv
x_rsc_10_0_ARPROT 3 bit_vector sc_lv
x_rsc_10_0_ARCACHE 4 bit_vector sc_lv
x_rsc_10_0_ARLOCK 1 bit sc_logic
x_rsc_10_0_ARBURST 2 bit_vector sc_lv
x_rsc_10_0_ARSIZE 3 bit_vector sc_lv
x_rsc_10_0_ARLEN 8 bit_vector sc_lv
x_rsc_10_0_ARADDR 12 bit_vector sc_lv
x_rsc_10_0_ARID 1 bit sc_logic
x_rsc_10_0_BREADY 1 bit sc_logic
x_rsc_10_0_BVALID 1 bit sc_logic
x_rsc_10_0_BUSER 1 bit sc_logic
x_rsc_10_0_BRESP 2 bit_vector sc_lv
x_rsc_10_0_BID 1 bit sc_logic
x_rsc_10_0_WREADY 1 bit sc_logic
x_rsc_10_0_WVALID 1 bit sc_logic
x_rsc_10_0_WUSER 1 bit sc_logic
x_rsc_10_0_WLAST 1 bit sc_logic
x_rsc_10_0_WSTRB 4 bit_vector sc_lv
x_rsc_10_0_WDATA 32 bit_vector sc_lv
x_rsc_10_0_AWREADY 1 bit sc_logic
x_rsc_10_0_AWVALID 1 bit sc_logic
x_rsc_10_0_AWUSER 1 bit sc_logic
x_rsc_10_0_AWREGION 4 bit_vector sc_lv
x_rsc_10_0_AWQOS 4 bit_vector sc_lv
x_rsc_10_0_AWPROT 3 bit_vector sc_lv
x_rsc_10_0_AWCACHE 4 bit_vector sc_lv
x_rsc_10_0_AWLOCK 1 bit sc_logic
x_rsc_10_0_AWBURST 2 bit_vector sc_lv
x_rsc_10_0_AWSIZE 3 bit_vector sc_lv
x_rsc_10_0_AWLEN 8 bit_vector sc_lv
x_rsc_10_0_AWADDR 12 bit_vector sc_lv
x_rsc_10_0_AWID 1 bit sc_logic
x_rsc_triosy_10_0_lz 1 bit sc_logic
x_rsc_11_0_s_tdone 1 bit sc_logic
x_rsc_11_0_tr_write_done 1 bit sc_logic
x_rsc_11_0_RREADY 1 bit sc_logic
x_rsc_11_0_RVALID 1 bit sc_logic
x_rsc_11_0_RUSER 1 bit sc_logic
x_rsc_11_0_RLAST 1 bit sc_logic
x_rsc_11_0_RRESP 2 bit_vector sc_lv
x_rsc_11_0_RDATA 32 bit_vector sc_lv
x_rsc_11_0_RID 1 bit sc_logic
x_rsc_11_0_ARREADY 1 bit sc_logic
x_rsc_11_0_ARVALID 1 bit sc_logic
x_rsc_11_0_ARUSER 1 bit sc_logic
x_rsc_11_0_ARREGION 4 bit_vector sc_lv
x_rsc_11_0_ARQOS 4 bit_vector sc_lv
x_rsc_11_0_ARPROT 3 bit_vector sc_lv
x_rsc_11_0_ARCACHE 4 bit_vector sc_lv
x_rsc_11_0_ARLOCK 1 bit sc_logic
x_rsc_11_0_ARBURST 2 bit_vector sc_lv
x_rsc_11_0_ARSIZE 3 bit_vector sc_lv
x_rsc_11_0_ARLEN 8 bit_vector sc_lv
x_rsc_11_0_ARADDR 12 bit_vector sc_lv
x_rsc_11_0_ARID 1 bit sc_logic
x_rsc_11_0_BREADY 1 bit sc_logic
x_rsc_11_0_BVALID 1 bit sc_logic
x_rsc_11_0_BUSER 1 bit sc_logic
x_rsc_11_0_BRESP 2 bit_vector sc_lv
x_rsc_11_0_BID 1 bit sc_logic
x_rsc_11_0_WREADY 1 bit sc_logic
x_rsc_11_0_WVALID 1 bit sc_logic
x_rsc_11_0_WUSER 1 bit sc_logic
x_rsc_11_0_WLAST 1 bit sc_logic
x_rsc_11_0_WSTRB 4 bit_vector sc_lv
x_rsc_11_0_WDATA 32 bit_vector sc_lv
x_rsc_11_0_AWREADY 1 bit sc_logic
x_rsc_11_0_AWVALID 1 bit sc_logic
x_rsc_11_0_AWUSER 1 bit sc_logic
x_rsc_11_0_AWREGION 4 bit_vector sc_lv
x_rsc_11_0_AWQOS 4 bit_vector sc_lv
x_rsc_11_0_AWPROT 3 bit_vector sc_lv
x_rsc_11_0_AWCACHE 4 bit_vector sc_lv
x_rsc_11_0_AWLOCK 1 bit sc_logic
x_rsc_11_0_AWBURST 2 bit_vector sc_lv
x_rsc_11_0_AWSIZE 3 bit_vector sc_lv
x_rsc_11_0_AWLEN 8 bit_vector sc_lv
x_rsc_11_0_AWADDR 12 bit_vector sc_lv
x_rsc_11_0_AWID 1 bit sc_logic
x_rsc_triosy_11_0_lz 1 bit sc_logic
x_rsc_12_0_s_tdone 1 bit sc_logic
x_rsc_12_0_tr_write_done 1 bit sc_logic
x_rsc_12_0_RREADY 1 bit sc_logic
x_rsc_12_0_RVALID 1 bit sc_logic
x_rsc_12_0_RUSER 1 bit sc_logic
x_rsc_12_0_RLAST 1 bit sc_logic
x_rsc_12_0_RRESP 2 bit_vector sc_lv
x_rsc_12_0_RDATA 32 bit_vector sc_lv
x_rsc_12_0_RID 1 bit sc_logic
x_rsc_12_0_ARREADY 1 bit sc_logic
x_rsc_12_0_ARVALID 1 bit sc_logic
x_rsc_12_0_ARUSER 1 bit sc_logic
x_rsc_12_0_ARREGION 4 bit_vector sc_lv
x_rsc_12_0_ARQOS 4 bit_vector sc_lv
x_rsc_12_0_ARPROT 3 bit_vector sc_lv
x_rsc_12_0_ARCACHE 4 bit_vector sc_lv
x_rsc_12_0_ARLOCK 1 bit sc_logic
x_rsc_12_0_ARBURST 2 bit_vector sc_lv
x_rsc_12_0_ARSIZE 3 bit_vector sc_lv
x_rsc_12_0_ARLEN 8 bit_vector sc_lv
x_rsc_12_0_ARADDR 12 bit_vector sc_lv
x_rsc_12_0_ARID 1 bit sc_logic
x_rsc_12_0_BREADY 1 bit sc_logic
x_rsc_12_0_BVALID 1 bit sc_logic
x_rsc_12_0_BUSER 1 bit sc_logic
x_rsc_12_0_BRESP 2 bit_vector sc_lv
x_rsc_12_0_BID 1 bit sc_logic
x_rsc_12_0_WREADY 1 bit sc_logic
x_rsc_12_0_WVALID 1 bit sc_logic
x_rsc_12_0_WUSER 1 bit sc_logic
x_rsc_12_0_WLAST 1 bit sc_logic
x_rsc_12_0_WSTRB 4 bit_vector sc_lv
x_rsc_12_0_WDATA 32 bit_vector sc_lv
x_rsc_12_0_AWREADY 1 bit sc_logic
x_rsc_12_0_AWVALID 1 bit sc_logic
x_rsc_12_0_AWUSER 1 bit sc_logic
x_rsc_12_0_AWREGION 4 bit_vector sc_lv
x_rsc_12_0_AWQOS 4 bit_vector sc_lv
x_rsc_12_0_AWPROT 3 bit_vector sc_lv
x_rsc_12_0_AWCACHE 4 bit_vector sc_lv
x_rsc_12_0_AWLOCK 1 bit sc_logic
x_rsc_12_0_AWBURST 2 bit_vector sc_lv
x_rsc_12_0_AWSIZE 3 bit_vector sc_lv
x_rsc_12_0_AWLEN 8 bit_vector sc_lv
x_rsc_12_0_AWADDR 12 bit_vector sc_lv
x_rsc_12_0_AWID 1 bit sc_logic
x_rsc_triosy_12_0_lz 1 bit sc_logic
x_rsc_13_0_s_tdone 1 bit sc_logic
x_rsc_13_0_tr_write_done 1 bit sc_logic
x_rsc_13_0_RREADY 1 bit sc_logic
x_rsc_13_0_RVALID 1 bit sc_logic
x_rsc_13_0_RUSER 1 bit sc_logic
x_rsc_13_0_RLAST 1 bit sc_logic
x_rsc_13_0_RRESP 2 bit_vector sc_lv
x_rsc_13_0_RDATA 32 bit_vector sc_lv
x_rsc_13_0_RID 1 bit sc_logic
x_rsc_13_0_ARREADY 1 bit sc_logic
x_rsc_13_0_ARVALID 1 bit sc_logic
x_rsc_13_0_ARUSER 1 bit sc_logic
x_rsc_13_0_ARREGION 4 bit_vector sc_lv
x_rsc_13_0_ARQOS 4 bit_vector sc_lv
x_rsc_13_0_ARPROT 3 bit_vector sc_lv
x_rsc_13_0_ARCACHE 4 bit_vector sc_lv
x_rsc_13_0_ARLOCK 1 bit sc_logic
x_rsc_13_0_ARBURST 2 bit_vector sc_lv
x_rsc_13_0_ARSIZE 3 bit_vector sc_lv
x_rsc_13_0_ARLEN 8 bit_vector sc_lv
x_rsc_13_0_ARADDR 12 bit_vector sc_lv
x_rsc_13_0_ARID 1 bit sc_logic
x_rsc_13_0_BREADY 1 bit sc_logic
x_rsc_13_0_BVALID 1 bit sc_logic
x_rsc_13_0_BUSER 1 bit sc_logic
x_rsc_13_0_BRESP 2 bit_vector sc_lv
x_rsc_13_0_BID 1 bit sc_logic
x_rsc_13_0_WREADY 1 bit sc_logic
x_rsc_13_0_WVALID 1 bit sc_logic
x_rsc_13_0_WUSER 1 bit sc_logic
x_rsc_13_0_WLAST 1 bit sc_logic
x_rsc_13_0_WSTRB 4 bit_vector sc_lv
x_rsc_13_0_WDATA 32 bit_vector sc_lv
x_rsc_13_0_AWREADY 1 bit sc_logic
x_rsc_13_0_AWVALID 1 bit sc_logic
x_rsc_13_0_AWUSER 1 bit sc_logic
x_rsc_13_0_AWREGION 4 bit_vector sc_lv
x_rsc_13_0_AWQOS 4 bit_vector sc_lv
x_rsc_13_0_AWPROT 3 bit_vector sc_lv
x_rsc_13_0_AWCACHE 4 bit_vector sc_lv
x_rsc_13_0_AWLOCK 1 bit sc_logic
x_rsc_13_0_AWBURST 2 bit_vector sc_lv
x_rsc_13_0_AWSIZE 3 bit_vector sc_lv
x_rsc_13_0_AWLEN 8 bit_vector sc_lv
x_rsc_13_0_AWADDR 12 bit_vector sc_lv
x_rsc_13_0_AWID 1 bit sc_logic
x_rsc_triosy_13_0_lz 1 bit sc_logic
x_rsc_14_0_s_tdone 1 bit sc_logic
x_rsc_14_0_tr_write_done 1 bit sc_logic
x_rsc_14_0_RREADY 1 bit sc_logic
x_rsc_14_0_RVALID 1 bit sc_logic
x_rsc_14_0_RUSER 1 bit sc_logic
x_rsc_14_0_RLAST 1 bit sc_logic
x_rsc_14_0_RRESP 2 bit_vector sc_lv
x_rsc_14_0_RDATA 32 bit_vector sc_lv
x_rsc_14_0_RID 1 bit sc_logic
x_rsc_14_0_ARREADY 1 bit sc_logic
x_rsc_14_0_ARVALID 1 bit sc_logic
x_rsc_14_0_ARUSER 1 bit sc_logic
x_rsc_14_0_ARREGION 4 bit_vector sc_lv
x_rsc_14_0_ARQOS 4 bit_vector sc_lv
x_rsc_14_0_ARPROT 3 bit_vector sc_lv
x_rsc_14_0_ARCACHE 4 bit_vector sc_lv
x_rsc_14_0_ARLOCK 1 bit sc_logic
x_rsc_14_0_ARBURST 2 bit_vector sc_lv
x_rsc_14_0_ARSIZE 3 bit_vector sc_lv
x_rsc_14_0_ARLEN 8 bit_vector sc_lv
x_rsc_14_0_ARADDR 12 bit_vector sc_lv
x_rsc_14_0_ARID 1 bit sc_logic
x_rsc_14_0_BREADY 1 bit sc_logic
x_rsc_14_0_BVALID 1 bit sc_logic
x_rsc_14_0_BUSER 1 bit sc_logic
x_rsc_14_0_BRESP 2 bit_vector sc_lv
x_rsc_14_0_BID 1 bit sc_logic
x_rsc_14_0_WREADY 1 bit sc_logic
x_rsc_14_0_WVALID 1 bit sc_logic
x_rsc_14_0_WUSER 1 bit sc_logic
x_rsc_14_0_WLAST 1 bit sc_logic
x_rsc_14_0_WSTRB 4 bit_vector sc_lv
x_rsc_14_0_WDATA 32 bit_vector sc_lv
x_rsc_14_0_AWREADY 1 bit sc_logic
x_rsc_14_0_AWVALID 1 bit sc_logic
x_rsc_14_0_AWUSER 1 bit sc_logic
x_rsc_14_0_AWREGION 4 bit_vector sc_lv
x_rsc_14_0_AWQOS 4 bit_vector sc_lv
x_rsc_14_0_AWPROT 3 bit_vector sc_lv
x_rsc_14_0_AWCACHE 4 bit_vector sc_lv
x_rsc_14_0_AWLOCK 1 bit sc_logic
x_rsc_14_0_AWBURST 2 bit_vector sc_lv
x_rsc_14_0_AWSIZE 3 bit_vector sc_lv
x_rsc_14_0_AWLEN 8 bit_vector sc_lv
x_rsc_14_0_AWADDR 12 bit_vector sc_lv
x_rsc_14_0_AWID 1 bit sc_logic
x_rsc_triosy_14_0_lz 1 bit sc_logic
x_rsc_15_0_s_tdone 1 bit sc_logic
x_rsc_15_0_tr_write_done 1 bit sc_logic
x_rsc_15_0_RREADY 1 bit sc_logic
x_rsc_15_0_RVALID 1 bit sc_logic
x_rsc_15_0_RUSER 1 bit sc_logic
x_rsc_15_0_RLAST 1 bit sc_logic
x_rsc_15_0_RRESP 2 bit_vector sc_lv
x_rsc_15_0_RDATA 32 bit_vector sc_lv
x_rsc_15_0_RID 1 bit sc_logic
x_rsc_15_0_ARREADY 1 bit sc_logic
x_rsc_15_0_ARVALID 1 bit sc_logic
x_rsc_15_0_ARUSER 1 bit sc_logic
x_rsc_15_0_ARREGION 4 bit_vector sc_lv
x_rsc_15_0_ARQOS 4 bit_vector sc_lv
x_rsc_15_0_ARPROT 3 bit_vector sc_lv
x_rsc_15_0_ARCACHE 4 bit_vector sc_lv
x_rsc_15_0_ARLOCK 1 bit sc_logic
x_rsc_15_0_ARBURST 2 bit_vector sc_lv
x_rsc_15_0_ARSIZE 3 bit_vector sc_lv
x_rsc_15_0_ARLEN 8 bit_vector sc_lv
x_rsc_15_0_ARADDR 12 bit_vector sc_lv
x_rsc_15_0_ARID 1 bit sc_logic
x_rsc_15_0_BREADY 1 bit sc_logic
x_rsc_15_0_BVALID 1 bit sc_logic
x_rsc_15_0_BUSER 1 bit sc_logic
x_rsc_15_0_BRESP 2 bit_vector sc_lv
x_rsc_15_0_BID 1 bit sc_logic
x_rsc_15_0_WREADY 1 bit sc_logic
x_rsc_15_0_WVALID 1 bit sc_logic
x_rsc_15_0_WUSER 1 bit sc_logic
x_rsc_15_0_WLAST 1 bit sc_logic
x_rsc_15_0_WSTRB 4 bit_vector sc_lv
x_rsc_15_0_WDATA 32 bit_vector sc_lv
x_rsc_15_0_AWREADY 1 bit sc_logic
x_rsc_15_0_AWVALID 1 bit sc_logic
x_rsc_15_0_AWUSER 1 bit sc_logic
x_rsc_15_0_AWREGION 4 bit_vector sc_lv
x_rsc_15_0_AWQOS 4 bit_vector sc_lv
x_rsc_15_0_AWPROT 3 bit_vector sc_lv
x_rsc_15_0_AWCACHE 4 bit_vector sc_lv
x_rsc_15_0_AWLOCK 1 bit sc_logic
x_rsc_15_0_AWBURST 2 bit_vector sc_lv
x_rsc_15_0_AWSIZE 3 bit_vector sc_lv
x_rsc_15_0_AWLEN 8 bit_vector sc_lv
x_rsc_15_0_AWADDR 12 bit_vector sc_lv
x_rsc_15_0_AWID 1 bit sc_logic
x_rsc_triosy_15_0_lz 1 bit sc_logic
x_rsc_16_0_s_tdone 1 bit sc_logic
x_rsc_16_0_tr_write_done 1 bit sc_logic
x_rsc_16_0_RREADY 1 bit sc_logic
x_rsc_16_0_RVALID 1 bit sc_logic
x_rsc_16_0_RUSER 1 bit sc_logic
x_rsc_16_0_RLAST 1 bit sc_logic
x_rsc_16_0_RRESP 2 bit_vector sc_lv
x_rsc_16_0_RDATA 32 bit_vector sc_lv
x_rsc_16_0_RID 1 bit sc_logic
x_rsc_16_0_ARREADY 1 bit sc_logic
x_rsc_16_0_ARVALID 1 bit sc_logic
x_rsc_16_0_ARUSER 1 bit sc_logic
x_rsc_16_0_ARREGION 4 bit_vector sc_lv
x_rsc_16_0_ARQOS 4 bit_vector sc_lv
x_rsc_16_0_ARPROT 3 bit_vector sc_lv
x_rsc_16_0_ARCACHE 4 bit_vector sc_lv
x_rsc_16_0_ARLOCK 1 bit sc_logic
x_rsc_16_0_ARBURST 2 bit_vector sc_lv
x_rsc_16_0_ARSIZE 3 bit_vector sc_lv
x_rsc_16_0_ARLEN 8 bit_vector sc_lv
x_rsc_16_0_ARADDR 12 bit_vector sc_lv
x_rsc_16_0_ARID 1 bit sc_logic
x_rsc_16_0_BREADY 1 bit sc_logic
x_rsc_16_0_BVALID 1 bit sc_logic
x_rsc_16_0_BUSER 1 bit sc_logic
x_rsc_16_0_BRESP 2 bit_vector sc_lv
x_rsc_16_0_BID 1 bit sc_logic
x_rsc_16_0_WREADY 1 bit sc_logic
x_rsc_16_0_WVALID 1 bit sc_logic
x_rsc_16_0_WUSER 1 bit sc_logic
x_rsc_16_0_WLAST 1 bit sc_logic
x_rsc_16_0_WSTRB 4 bit_vector sc_lv
x_rsc_16_0_WDATA 32 bit_vector sc_lv
x_rsc_16_0_AWREADY 1 bit sc_logic
x_rsc_16_0_AWVALID 1 bit sc_logic
x_rsc_16_0_AWUSER 1 bit sc_logic
x_rsc_16_0_AWREGION 4 bit_vector sc_lv
x_rsc_16_0_AWQOS 4 bit_vector sc_lv
x_rsc_16_0_AWPROT 3 bit_vector sc_lv
x_rsc_16_0_AWCACHE 4 bit_vector sc_lv
x_rsc_16_0_AWLOCK 1 bit sc_logic
x_rsc_16_0_AWBURST 2 bit_vector sc_lv
x_rsc_16_0_AWSIZE 3 bit_vector sc_lv
x_rsc_16_0_AWLEN 8 bit_vector sc_lv
x_rsc_16_0_AWADDR 12 bit_vector sc_lv
x_rsc_16_0_AWID 1 bit sc_logic
x_rsc_triosy_16_0_lz 1 bit sc_logic
x_rsc_17_0_s_tdone 1 bit sc_logic
x_rsc_17_0_tr_write_done 1 bit sc_logic
x_rsc_17_0_RREADY 1 bit sc_logic
x_rsc_17_0_RVALID 1 bit sc_logic
x_rsc_17_0_RUSER 1 bit sc_logic
x_rsc_17_0_RLAST 1 bit sc_logic
x_rsc_17_0_RRESP 2 bit_vector sc_lv
x_rsc_17_0_RDATA 32 bit_vector sc_lv
x_rsc_17_0_RID 1 bit sc_logic
x_rsc_17_0_ARREADY 1 bit sc_logic
x_rsc_17_0_ARVALID 1 bit sc_logic
x_rsc_17_0_ARUSER 1 bit sc_logic
x_rsc_17_0_ARREGION 4 bit_vector sc_lv
x_rsc_17_0_ARQOS 4 bit_vector sc_lv
x_rsc_17_0_ARPROT 3 bit_vector sc_lv
x_rsc_17_0_ARCACHE 4 bit_vector sc_lv
x_rsc_17_0_ARLOCK 1 bit sc_logic
x_rsc_17_0_ARBURST 2 bit_vector sc_lv
x_rsc_17_0_ARSIZE 3 bit_vector sc_lv
x_rsc_17_0_ARLEN 8 bit_vector sc_lv
x_rsc_17_0_ARADDR 12 bit_vector sc_lv
x_rsc_17_0_ARID 1 bit sc_logic
x_rsc_17_0_BREADY 1 bit sc_logic
x_rsc_17_0_BVALID 1 bit sc_logic
x_rsc_17_0_BUSER 1 bit sc_logic
x_rsc_17_0_BRESP 2 bit_vector sc_lv
x_rsc_17_0_BID 1 bit sc_logic
x_rsc_17_0_WREADY 1 bit sc_logic
x_rsc_17_0_WVALID 1 bit sc_logic
x_rsc_17_0_WUSER 1 bit sc_logic
x_rsc_17_0_WLAST 1 bit sc_logic
x_rsc_17_0_WSTRB 4 bit_vector sc_lv
x_rsc_17_0_WDATA 32 bit_vector sc_lv
x_rsc_17_0_AWREADY 1 bit sc_logic
x_rsc_17_0_AWVALID 1 bit sc_logic
x_rsc_17_0_AWUSER 1 bit sc_logic
x_rsc_17_0_AWREGION 4 bit_vector sc_lv
x_rsc_17_0_AWQOS 4 bit_vector sc_lv
x_rsc_17_0_AWPROT 3 bit_vector sc_lv
x_rsc_17_0_AWCACHE 4 bit_vector sc_lv
x_rsc_17_0_AWLOCK 1 bit sc_logic
x_rsc_17_0_AWBURST 2 bit_vector sc_lv
x_rsc_17_0_AWSIZE 3 bit_vector sc_lv
x_rsc_17_0_AWLEN 8 bit_vector sc_lv
x_rsc_17_0_AWADDR 12 bit_vector sc_lv
x_rsc_17_0_AWID 1 bit sc_logic
x_rsc_triosy_17_0_lz 1 bit sc_logic
x_rsc_18_0_s_tdone 1 bit sc_logic
x_rsc_18_0_tr_write_done 1 bit sc_logic
x_rsc_18_0_RREADY 1 bit sc_logic
x_rsc_18_0_RVALID 1 bit sc_logic
x_rsc_18_0_RUSER 1 bit sc_logic
x_rsc_18_0_RLAST 1 bit sc_logic
x_rsc_18_0_RRESP 2 bit_vector sc_lv
x_rsc_18_0_RDATA 32 bit_vector sc_lv
x_rsc_18_0_RID 1 bit sc_logic
x_rsc_18_0_ARREADY 1 bit sc_logic
x_rsc_18_0_ARVALID 1 bit sc_logic
x_rsc_18_0_ARUSER 1 bit sc_logic
x_rsc_18_0_ARREGION 4 bit_vector sc_lv
x_rsc_18_0_ARQOS 4 bit_vector sc_lv
x_rsc_18_0_ARPROT 3 bit_vector sc_lv
x_rsc_18_0_ARCACHE 4 bit_vector sc_lv
x_rsc_18_0_ARLOCK 1 bit sc_logic
x_rsc_18_0_ARBURST 2 bit_vector sc_lv
x_rsc_18_0_ARSIZE 3 bit_vector sc_lv
x_rsc_18_0_ARLEN 8 bit_vector sc_lv
x_rsc_18_0_ARADDR 12 bit_vector sc_lv
x_rsc_18_0_ARID 1 bit sc_logic
x_rsc_18_0_BREADY 1 bit sc_logic
x_rsc_18_0_BVALID 1 bit sc_logic
x_rsc_18_0_BUSER 1 bit sc_logic
x_rsc_18_0_BRESP 2 bit_vector sc_lv
x_rsc_18_0_BID 1 bit sc_logic
x_rsc_18_0_WREADY 1 bit sc_logic
x_rsc_18_0_WVALID 1 bit sc_logic
x_rsc_18_0_WUSER 1 bit sc_logic
x_rsc_18_0_WLAST 1 bit sc_logic
x_rsc_18_0_WSTRB 4 bit_vector sc_lv
x_rsc_18_0_WDATA 32 bit_vector sc_lv
x_rsc_18_0_AWREADY 1 bit sc_logic
x_rsc_18_0_AWVALID 1 bit sc_logic
x_rsc_18_0_AWUSER 1 bit sc_logic
x_rsc_18_0_AWREGION 4 bit_vector sc_lv
x_rsc_18_0_AWQOS 4 bit_vector sc_lv
x_rsc_18_0_AWPROT 3 bit_vector sc_lv
x_rsc_18_0_AWCACHE 4 bit_vector sc_lv
x_rsc_18_0_AWLOCK 1 bit sc_logic
x_rsc_18_0_AWBURST 2 bit_vector sc_lv
x_rsc_18_0_AWSIZE 3 bit_vector sc_lv
x_rsc_18_0_AWLEN 8 bit_vector sc_lv
x_rsc_18_0_AWADDR 12 bit_vector sc_lv
x_rsc_18_0_AWID 1 bit sc_logic
x_rsc_triosy_18_0_lz 1 bit sc_logic
x_rsc_19_0_s_tdone 1 bit sc_logic
x_rsc_19_0_tr_write_done 1 bit sc_logic
x_rsc_19_0_RREADY 1 bit sc_logic
x_rsc_19_0_RVALID 1 bit sc_logic
x_rsc_19_0_RUSER 1 bit sc_logic
x_rsc_19_0_RLAST 1 bit sc_logic
x_rsc_19_0_RRESP 2 bit_vector sc_lv
x_rsc_19_0_RDATA 32 bit_vector sc_lv
x_rsc_19_0_RID 1 bit sc_logic
x_rsc_19_0_ARREADY 1 bit sc_logic
x_rsc_19_0_ARVALID 1 bit sc_logic
x_rsc_19_0_ARUSER 1 bit sc_logic
x_rsc_19_0_ARREGION 4 bit_vector sc_lv
x_rsc_19_0_ARQOS 4 bit_vector sc_lv
x_rsc_19_0_ARPROT 3 bit_vector sc_lv
x_rsc_19_0_ARCACHE 4 bit_vector sc_lv
x_rsc_19_0_ARLOCK 1 bit sc_logic
x_rsc_19_0_ARBURST 2 bit_vector sc_lv
x_rsc_19_0_ARSIZE 3 bit_vector sc_lv
x_rsc_19_0_ARLEN 8 bit_vector sc_lv
x_rsc_19_0_ARADDR 12 bit_vector sc_lv
x_rsc_19_0_ARID 1 bit sc_logic
x_rsc_19_0_BREADY 1 bit sc_logic
x_rsc_19_0_BVALID 1 bit sc_logic
x_rsc_19_0_BUSER 1 bit sc_logic
x_rsc_19_0_BRESP 2 bit_vector sc_lv
x_rsc_19_0_BID 1 bit sc_logic
x_rsc_19_0_WREADY 1 bit sc_logic
x_rsc_19_0_WVALID 1 bit sc_logic
x_rsc_19_0_WUSER 1 bit sc_logic
x_rsc_19_0_WLAST 1 bit sc_logic
x_rsc_19_0_WSTRB 4 bit_vector sc_lv
x_rsc_19_0_WDATA 32 bit_vector sc_lv
x_rsc_19_0_AWREADY 1 bit sc_logic
x_rsc_19_0_AWVALID 1 bit sc_logic
x_rsc_19_0_AWUSER 1 bit sc_logic
x_rsc_19_0_AWREGION 4 bit_vector sc_lv
x_rsc_19_0_AWQOS 4 bit_vector sc_lv
x_rsc_19_0_AWPROT 3 bit_vector sc_lv
x_rsc_19_0_AWCACHE 4 bit_vector sc_lv
x_rsc_19_0_AWLOCK 1 bit sc_logic
x_rsc_19_0_AWBURST 2 bit_vector sc_lv
x_rsc_19_0_AWSIZE 3 bit_vector sc_lv
x_rsc_19_0_AWLEN 8 bit_vector sc_lv
x_rsc_19_0_AWADDR 12 bit_vector sc_lv
x_rsc_19_0_AWID 1 bit sc_logic
x_rsc_triosy_19_0_lz 1 bit sc_logic
x_rsc_20_0_s_tdone 1 bit sc_logic
x_rsc_20_0_tr_write_done 1 bit sc_logic
x_rsc_20_0_RREADY 1 bit sc_logic
x_rsc_20_0_RVALID 1 bit sc_logic
x_rsc_20_0_RUSER 1 bit sc_logic
x_rsc_20_0_RLAST 1 bit sc_logic
x_rsc_20_0_RRESP 2 bit_vector sc_lv
x_rsc_20_0_RDATA 32 bit_vector sc_lv
x_rsc_20_0_RID 1 bit sc_logic
x_rsc_20_0_ARREADY 1 bit sc_logic
x_rsc_20_0_ARVALID 1 bit sc_logic
x_rsc_20_0_ARUSER 1 bit sc_logic
x_rsc_20_0_ARREGION 4 bit_vector sc_lv
x_rsc_20_0_ARQOS 4 bit_vector sc_lv
x_rsc_20_0_ARPROT 3 bit_vector sc_lv
x_rsc_20_0_ARCACHE 4 bit_vector sc_lv
x_rsc_20_0_ARLOCK 1 bit sc_logic
x_rsc_20_0_ARBURST 2 bit_vector sc_lv
x_rsc_20_0_ARSIZE 3 bit_vector sc_lv
x_rsc_20_0_ARLEN 8 bit_vector sc_lv
x_rsc_20_0_ARADDR 12 bit_vector sc_lv
x_rsc_20_0_ARID 1 bit sc_logic
x_rsc_20_0_BREADY 1 bit sc_logic
x_rsc_20_0_BVALID 1 bit sc_logic
x_rsc_20_0_BUSER 1 bit sc_logic
x_rsc_20_0_BRESP 2 bit_vector sc_lv
x_rsc_20_0_BID 1 bit sc_logic
x_rsc_20_0_WREADY 1 bit sc_logic
x_rsc_20_0_WVALID 1 bit sc_logic
x_rsc_20_0_WUSER 1 bit sc_logic
x_rsc_20_0_WLAST 1 bit sc_logic
x_rsc_20_0_WSTRB 4 bit_vector sc_lv
x_rsc_20_0_WDATA 32 bit_vector sc_lv
x_rsc_20_0_AWREADY 1 bit sc_logic
x_rsc_20_0_AWVALID 1 bit sc_logic
x_rsc_20_0_AWUSER 1 bit sc_logic
x_rsc_20_0_AWREGION 4 bit_vector sc_lv
x_rsc_20_0_AWQOS 4 bit_vector sc_lv
x_rsc_20_0_AWPROT 3 bit_vector sc_lv
x_rsc_20_0_AWCACHE 4 bit_vector sc_lv
x_rsc_20_0_AWLOCK 1 bit sc_logic
x_rsc_20_0_AWBURST 2 bit_vector sc_lv
x_rsc_20_0_AWSIZE 3 bit_vector sc_lv
x_rsc_20_0_AWLEN 8 bit_vector sc_lv
x_rsc_20_0_AWADDR 12 bit_vector sc_lv
x_rsc_20_0_AWID 1 bit sc_logic
x_rsc_triosy_20_0_lz 1 bit sc_logic
x_rsc_21_0_s_tdone 1 bit sc_logic
x_rsc_21_0_tr_write_done 1 bit sc_logic
x_rsc_21_0_RREADY 1 bit sc_logic
x_rsc_21_0_RVALID 1 bit sc_logic
x_rsc_21_0_RUSER 1 bit sc_logic
x_rsc_21_0_RLAST 1 bit sc_logic
x_rsc_21_0_RRESP 2 bit_vector sc_lv
x_rsc_21_0_RDATA 32 bit_vector sc_lv
x_rsc_21_0_RID 1 bit sc_logic
x_rsc_21_0_ARREADY 1 bit sc_logic
x_rsc_21_0_ARVALID 1 bit sc_logic
x_rsc_21_0_ARUSER 1 bit sc_logic
x_rsc_21_0_ARREGION 4 bit_vector sc_lv
x_rsc_21_0_ARQOS 4 bit_vector sc_lv
x_rsc_21_0_ARPROT 3 bit_vector sc_lv
x_rsc_21_0_ARCACHE 4 bit_vector sc_lv
x_rsc_21_0_ARLOCK 1 bit sc_logic
x_rsc_21_0_ARBURST 2 bit_vector sc_lv
x_rsc_21_0_ARSIZE 3 bit_vector sc_lv
x_rsc_21_0_ARLEN 8 bit_vector sc_lv
x_rsc_21_0_ARADDR 12 bit_vector sc_lv
x_rsc_21_0_ARID 1 bit sc_logic
x_rsc_21_0_BREADY 1 bit sc_logic
x_rsc_21_0_BVALID 1 bit sc_logic
x_rsc_21_0_BUSER 1 bit sc_logic
x_rsc_21_0_BRESP 2 bit_vector sc_lv
x_rsc_21_0_BID 1 bit sc_logic
x_rsc_21_0_WREADY 1 bit sc_logic
x_rsc_21_0_WVALID 1 bit sc_logic
x_rsc_21_0_WUSER 1 bit sc_logic
x_rsc_21_0_WLAST 1 bit sc_logic
x_rsc_21_0_WSTRB 4 bit_vector sc_lv
x_rsc_21_0_WDATA 32 bit_vector sc_lv
x_rsc_21_0_AWREADY 1 bit sc_logic
x_rsc_21_0_AWVALID 1 bit sc_logic
x_rsc_21_0_AWUSER 1 bit sc_logic
x_rsc_21_0_AWREGION 4 bit_vector sc_lv
x_rsc_21_0_AWQOS 4 bit_vector sc_lv
x_rsc_21_0_AWPROT 3 bit_vector sc_lv
x_rsc_21_0_AWCACHE 4 bit_vector sc_lv
x_rsc_21_0_AWLOCK 1 bit sc_logic
x_rsc_21_0_AWBURST 2 bit_vector sc_lv
x_rsc_21_0_AWSIZE 3 bit_vector sc_lv
x_rsc_21_0_AWLEN 8 bit_vector sc_lv
x_rsc_21_0_AWADDR 12 bit_vector sc_lv
x_rsc_21_0_AWID 1 bit sc_logic
x_rsc_triosy_21_0_lz 1 bit sc_logic
x_rsc_22_0_s_tdone 1 bit sc_logic
x_rsc_22_0_tr_write_done 1 bit sc_logic
x_rsc_22_0_RREADY 1 bit sc_logic
x_rsc_22_0_RVALID 1 bit sc_logic
x_rsc_22_0_RUSER 1 bit sc_logic
x_rsc_22_0_RLAST 1 bit sc_logic
x_rsc_22_0_RRESP 2 bit_vector sc_lv
x_rsc_22_0_RDATA 32 bit_vector sc_lv
x_rsc_22_0_RID 1 bit sc_logic
x_rsc_22_0_ARREADY 1 bit sc_logic
x_rsc_22_0_ARVALID 1 bit sc_logic
x_rsc_22_0_ARUSER 1 bit sc_logic
x_rsc_22_0_ARREGION 4 bit_vector sc_lv
x_rsc_22_0_ARQOS 4 bit_vector sc_lv
x_rsc_22_0_ARPROT 3 bit_vector sc_lv
x_rsc_22_0_ARCACHE 4 bit_vector sc_lv
x_rsc_22_0_ARLOCK 1 bit sc_logic
x_rsc_22_0_ARBURST 2 bit_vector sc_lv
x_rsc_22_0_ARSIZE 3 bit_vector sc_lv
x_rsc_22_0_ARLEN 8 bit_vector sc_lv
x_rsc_22_0_ARADDR 12 bit_vector sc_lv
x_rsc_22_0_ARID 1 bit sc_logic
x_rsc_22_0_BREADY 1 bit sc_logic
x_rsc_22_0_BVALID 1 bit sc_logic
x_rsc_22_0_BUSER 1 bit sc_logic
x_rsc_22_0_BRESP 2 bit_vector sc_lv
x_rsc_22_0_BID 1 bit sc_logic
x_rsc_22_0_WREADY 1 bit sc_logic
x_rsc_22_0_WVALID 1 bit sc_logic
x_rsc_22_0_WUSER 1 bit sc_logic
x_rsc_22_0_WLAST 1 bit sc_logic
x_rsc_22_0_WSTRB 4 bit_vector sc_lv
x_rsc_22_0_WDATA 32 bit_vector sc_lv
x_rsc_22_0_AWREADY 1 bit sc_logic
x_rsc_22_0_AWVALID 1 bit sc_logic
x_rsc_22_0_AWUSER 1 bit sc_logic
x_rsc_22_0_AWREGION 4 bit_vector sc_lv
x_rsc_22_0_AWQOS 4 bit_vector sc_lv
x_rsc_22_0_AWPROT 3 bit_vector sc_lv
x_rsc_22_0_AWCACHE 4 bit_vector sc_lv
x_rsc_22_0_AWLOCK 1 bit sc_logic
x_rsc_22_0_AWBURST 2 bit_vector sc_lv
x_rsc_22_0_AWSIZE 3 bit_vector sc_lv
x_rsc_22_0_AWLEN 8 bit_vector sc_lv
x_rsc_22_0_AWADDR 12 bit_vector sc_lv
x_rsc_22_0_AWID 1 bit sc_logic
x_rsc_triosy_22_0_lz 1 bit sc_logic
x_rsc_23_0_s_tdone 1 bit sc_logic
x_rsc_23_0_tr_write_done 1 bit sc_logic
x_rsc_23_0_RREADY 1 bit sc_logic
x_rsc_23_0_RVALID 1 bit sc_logic
x_rsc_23_0_RUSER 1 bit sc_logic
x_rsc_23_0_RLAST 1 bit sc_logic
x_rsc_23_0_RRESP 2 bit_vector sc_lv
x_rsc_23_0_RDATA 32 bit_vector sc_lv
x_rsc_23_0_RID 1 bit sc_logic
x_rsc_23_0_ARREADY 1 bit sc_logic
x_rsc_23_0_ARVALID 1 bit sc_logic
x_rsc_23_0_ARUSER 1 bit sc_logic
x_rsc_23_0_ARREGION 4 bit_vector sc_lv
x_rsc_23_0_ARQOS 4 bit_vector sc_lv
x_rsc_23_0_ARPROT 3 bit_vector sc_lv
x_rsc_23_0_ARCACHE 4 bit_vector sc_lv
x_rsc_23_0_ARLOCK 1 bit sc_logic
x_rsc_23_0_ARBURST 2 bit_vector sc_lv
x_rsc_23_0_ARSIZE 3 bit_vector sc_lv
x_rsc_23_0_ARLEN 8 bit_vector sc_lv
x_rsc_23_0_ARADDR 12 bit_vector sc_lv
x_rsc_23_0_ARID 1 bit sc_logic
x_rsc_23_0_BREADY 1 bit sc_logic
x_rsc_23_0_BVALID 1 bit sc_logic
x_rsc_23_0_BUSER 1 bit sc_logic
x_rsc_23_0_BRESP 2 bit_vector sc_lv
x_rsc_23_0_BID 1 bit sc_logic
x_rsc_23_0_WREADY 1 bit sc_logic
x_rsc_23_0_WVALID 1 bit sc_logic
x_rsc_23_0_WUSER 1 bit sc_logic
x_rsc_23_0_WLAST 1 bit sc_logic
x_rsc_23_0_WSTRB 4 bit_vector sc_lv
x_rsc_23_0_WDATA 32 bit_vector sc_lv
x_rsc_23_0_AWREADY 1 bit sc_logic
x_rsc_23_0_AWVALID 1 bit sc_logic
x_rsc_23_0_AWUSER 1 bit sc_logic
x_rsc_23_0_AWREGION 4 bit_vector sc_lv
x_rsc_23_0_AWQOS 4 bit_vector sc_lv
x_rsc_23_0_AWPROT 3 bit_vector sc_lv
x_rsc_23_0_AWCACHE 4 bit_vector sc_lv
x_rsc_23_0_AWLOCK 1 bit sc_logic
x_rsc_23_0_AWBURST 2 bit_vector sc_lv
x_rsc_23_0_AWSIZE 3 bit_vector sc_lv
x_rsc_23_0_AWLEN 8 bit_vector sc_lv
x_rsc_23_0_AWADDR 12 bit_vector sc_lv
x_rsc_23_0_AWID 1 bit sc_logic
x_rsc_triosy_23_0_lz 1 bit sc_logic
x_rsc_24_0_s_tdone 1 bit sc_logic
x_rsc_24_0_tr_write_done 1 bit sc_logic
x_rsc_24_0_RREADY 1 bit sc_logic
x_rsc_24_0_RVALID 1 bit sc_logic
x_rsc_24_0_RUSER 1 bit sc_logic
x_rsc_24_0_RLAST 1 bit sc_logic
x_rsc_24_0_RRESP 2 bit_vector sc_lv
x_rsc_24_0_RDATA 32 bit_vector sc_lv
x_rsc_24_0_RID 1 bit sc_logic
x_rsc_24_0_ARREADY 1 bit sc_logic
x_rsc_24_0_ARVALID 1 bit sc_logic
x_rsc_24_0_ARUSER 1 bit sc_logic
x_rsc_24_0_ARREGION 4 bit_vector sc_lv
x_rsc_24_0_ARQOS 4 bit_vector sc_lv
x_rsc_24_0_ARPROT 3 bit_vector sc_lv
x_rsc_24_0_ARCACHE 4 bit_vector sc_lv
x_rsc_24_0_ARLOCK 1 bit sc_logic
x_rsc_24_0_ARBURST 2 bit_vector sc_lv
x_rsc_24_0_ARSIZE 3 bit_vector sc_lv
x_rsc_24_0_ARLEN 8 bit_vector sc_lv
x_rsc_24_0_ARADDR 12 bit_vector sc_lv
x_rsc_24_0_ARID 1 bit sc_logic
x_rsc_24_0_BREADY 1 bit sc_logic
x_rsc_24_0_BVALID 1 bit sc_logic
x_rsc_24_0_BUSER 1 bit sc_logic
x_rsc_24_0_BRESP 2 bit_vector sc_lv
x_rsc_24_0_BID 1 bit sc_logic
x_rsc_24_0_WREADY 1 bit sc_logic
x_rsc_24_0_WVALID 1 bit sc_logic
x_rsc_24_0_WUSER 1 bit sc_logic
x_rsc_24_0_WLAST 1 bit sc_logic
x_rsc_24_0_WSTRB 4 bit_vector sc_lv
x_rsc_24_0_WDATA 32 bit_vector sc_lv
x_rsc_24_0_AWREADY 1 bit sc_logic
x_rsc_24_0_AWVALID 1 bit sc_logic
x_rsc_24_0_AWUSER 1 bit sc_logic
x_rsc_24_0_AWREGION 4 bit_vector sc_lv
x_rsc_24_0_AWQOS 4 bit_vector sc_lv
x_rsc_24_0_AWPROT 3 bit_vector sc_lv
x_rsc_24_0_AWCACHE 4 bit_vector sc_lv
x_rsc_24_0_AWLOCK 1 bit sc_logic
x_rsc_24_0_AWBURST 2 bit_vector sc_lv
x_rsc_24_0_AWSIZE 3 bit_vector sc_lv
x_rsc_24_0_AWLEN 8 bit_vector sc_lv
x_rsc_24_0_AWADDR 12 bit_vector sc_lv
x_rsc_24_0_AWID 1 bit sc_logic
x_rsc_triosy_24_0_lz 1 bit sc_logic
x_rsc_25_0_s_tdone 1 bit sc_logic
x_rsc_25_0_tr_write_done 1 bit sc_logic
x_rsc_25_0_RREADY 1 bit sc_logic
x_rsc_25_0_RVALID 1 bit sc_logic
x_rsc_25_0_RUSER 1 bit sc_logic
x_rsc_25_0_RLAST 1 bit sc_logic
x_rsc_25_0_RRESP 2 bit_vector sc_lv
x_rsc_25_0_RDATA 32 bit_vector sc_lv
x_rsc_25_0_RID 1 bit sc_logic
x_rsc_25_0_ARREADY 1 bit sc_logic
x_rsc_25_0_ARVALID 1 bit sc_logic
x_rsc_25_0_ARUSER 1 bit sc_logic
x_rsc_25_0_ARREGION 4 bit_vector sc_lv
x_rsc_25_0_ARQOS 4 bit_vector sc_lv
x_rsc_25_0_ARPROT 3 bit_vector sc_lv
x_rsc_25_0_ARCACHE 4 bit_vector sc_lv
x_rsc_25_0_ARLOCK 1 bit sc_logic
x_rsc_25_0_ARBURST 2 bit_vector sc_lv
x_rsc_25_0_ARSIZE 3 bit_vector sc_lv
x_rsc_25_0_ARLEN 8 bit_vector sc_lv
x_rsc_25_0_ARADDR 12 bit_vector sc_lv
x_rsc_25_0_ARID 1 bit sc_logic
x_rsc_25_0_BREADY 1 bit sc_logic
x_rsc_25_0_BVALID 1 bit sc_logic
x_rsc_25_0_BUSER 1 bit sc_logic
x_rsc_25_0_BRESP 2 bit_vector sc_lv
x_rsc_25_0_BID 1 bit sc_logic
x_rsc_25_0_WREADY 1 bit sc_logic
x_rsc_25_0_WVALID 1 bit sc_logic
x_rsc_25_0_WUSER 1 bit sc_logic
x_rsc_25_0_WLAST 1 bit sc_logic
x_rsc_25_0_WSTRB 4 bit_vector sc_lv
x_rsc_25_0_WDATA 32 bit_vector sc_lv
x_rsc_25_0_AWREADY 1 bit sc_logic
x_rsc_25_0_AWVALID 1 bit sc_logic
x_rsc_25_0_AWUSER 1 bit sc_logic
x_rsc_25_0_AWREGION 4 bit_vector sc_lv
x_rsc_25_0_AWQOS 4 bit_vector sc_lv
x_rsc_25_0_AWPROT 3 bit_vector sc_lv
x_rsc_25_0_AWCACHE 4 bit_vector sc_lv
x_rsc_25_0_AWLOCK 1 bit sc_logic
x_rsc_25_0_AWBURST 2 bit_vector sc_lv
x_rsc_25_0_AWSIZE 3 bit_vector sc_lv
x_rsc_25_0_AWLEN 8 bit_vector sc_lv
x_rsc_25_0_AWADDR 12 bit_vector sc_lv
x_rsc_25_0_AWID 1 bit sc_logic
x_rsc_triosy_25_0_lz 1 bit sc_logic
x_rsc_26_0_s_tdone 1 bit sc_logic
x_rsc_26_0_tr_write_done 1 bit sc_logic
x_rsc_26_0_RREADY 1 bit sc_logic
x_rsc_26_0_RVALID 1 bit sc_logic
x_rsc_26_0_RUSER 1 bit sc_logic
x_rsc_26_0_RLAST 1 bit sc_logic
x_rsc_26_0_RRESP 2 bit_vector sc_lv
x_rsc_26_0_RDATA 32 bit_vector sc_lv
x_rsc_26_0_RID 1 bit sc_logic
x_rsc_26_0_ARREADY 1 bit sc_logic
x_rsc_26_0_ARVALID 1 bit sc_logic
x_rsc_26_0_ARUSER 1 bit sc_logic
x_rsc_26_0_ARREGION 4 bit_vector sc_lv
x_rsc_26_0_ARQOS 4 bit_vector sc_lv
x_rsc_26_0_ARPROT 3 bit_vector sc_lv
x_rsc_26_0_ARCACHE 4 bit_vector sc_lv
x_rsc_26_0_ARLOCK 1 bit sc_logic
x_rsc_26_0_ARBURST 2 bit_vector sc_lv
x_rsc_26_0_ARSIZE 3 bit_vector sc_lv
x_rsc_26_0_ARLEN 8 bit_vector sc_lv
x_rsc_26_0_ARADDR 12 bit_vector sc_lv
x_rsc_26_0_ARID 1 bit sc_logic
x_rsc_26_0_BREADY 1 bit sc_logic
x_rsc_26_0_BVALID 1 bit sc_logic
x_rsc_26_0_BUSER 1 bit sc_logic
x_rsc_26_0_BRESP 2 bit_vector sc_lv
x_rsc_26_0_BID 1 bit sc_logic
x_rsc_26_0_WREADY 1 bit sc_logic
x_rsc_26_0_WVALID 1 bit sc_logic
x_rsc_26_0_WUSER 1 bit sc_logic
x_rsc_26_0_WLAST 1 bit sc_logic
x_rsc_26_0_WSTRB 4 bit_vector sc_lv
x_rsc_26_0_WDATA 32 bit_vector sc_lv
x_rsc_26_0_AWREADY 1 bit sc_logic
x_rsc_26_0_AWVALID 1 bit sc_logic
x_rsc_26_0_AWUSER 1 bit sc_logic
x_rsc_26_0_AWREGION 4 bit_vector sc_lv
x_rsc_26_0_AWQOS 4 bit_vector sc_lv
x_rsc_26_0_AWPROT 3 bit_vector sc_lv
x_rsc_26_0_AWCACHE 4 bit_vector sc_lv
x_rsc_26_0_AWLOCK 1 bit sc_logic
x_rsc_26_0_AWBURST 2 bit_vector sc_lv
x_rsc_26_0_AWSIZE 3 bit_vector sc_lv
x_rsc_26_0_AWLEN 8 bit_vector sc_lv
x_rsc_26_0_AWADDR 12 bit_vector sc_lv
x_rsc_26_0_AWID 1 bit sc_logic
x_rsc_triosy_26_0_lz 1 bit sc_logic
x_rsc_27_0_s_tdone 1 bit sc_logic
x_rsc_27_0_tr_write_done 1 bit sc_logic
x_rsc_27_0_RREADY 1 bit sc_logic
x_rsc_27_0_RVALID 1 bit sc_logic
x_rsc_27_0_RUSER 1 bit sc_logic
x_rsc_27_0_RLAST 1 bit sc_logic
x_rsc_27_0_RRESP 2 bit_vector sc_lv
x_rsc_27_0_RDATA 32 bit_vector sc_lv
x_rsc_27_0_RID 1 bit sc_logic
x_rsc_27_0_ARREADY 1 bit sc_logic
x_rsc_27_0_ARVALID 1 bit sc_logic
x_rsc_27_0_ARUSER 1 bit sc_logic
x_rsc_27_0_ARREGION 4 bit_vector sc_lv
x_rsc_27_0_ARQOS 4 bit_vector sc_lv
x_rsc_27_0_ARPROT 3 bit_vector sc_lv
x_rsc_27_0_ARCACHE 4 bit_vector sc_lv
x_rsc_27_0_ARLOCK 1 bit sc_logic
x_rsc_27_0_ARBURST 2 bit_vector sc_lv
x_rsc_27_0_ARSIZE 3 bit_vector sc_lv
x_rsc_27_0_ARLEN 8 bit_vector sc_lv
x_rsc_27_0_ARADDR 12 bit_vector sc_lv
x_rsc_27_0_ARID 1 bit sc_logic
x_rsc_27_0_BREADY 1 bit sc_logic
x_rsc_27_0_BVALID 1 bit sc_logic
x_rsc_27_0_BUSER 1 bit sc_logic
x_rsc_27_0_BRESP 2 bit_vector sc_lv
x_rsc_27_0_BID 1 bit sc_logic
x_rsc_27_0_WREADY 1 bit sc_logic
x_rsc_27_0_WVALID 1 bit sc_logic
x_rsc_27_0_WUSER 1 bit sc_logic
x_rsc_27_0_WLAST 1 bit sc_logic
x_rsc_27_0_WSTRB 4 bit_vector sc_lv
x_rsc_27_0_WDATA 32 bit_vector sc_lv
x_rsc_27_0_AWREADY 1 bit sc_logic
x_rsc_27_0_AWVALID 1 bit sc_logic
x_rsc_27_0_AWUSER 1 bit sc_logic
x_rsc_27_0_AWREGION 4 bit_vector sc_lv
x_rsc_27_0_AWQOS 4 bit_vector sc_lv
x_rsc_27_0_AWPROT 3 bit_vector sc_lv
x_rsc_27_0_AWCACHE 4 bit_vector sc_lv
x_rsc_27_0_AWLOCK 1 bit sc_logic
x_rsc_27_0_AWBURST 2 bit_vector sc_lv
x_rsc_27_0_AWSIZE 3 bit_vector sc_lv
x_rsc_27_0_AWLEN 8 bit_vector sc_lv
x_rsc_27_0_AWADDR 12 bit_vector sc_lv
x_rsc_27_0_AWID 1 bit sc_logic
x_rsc_triosy_27_0_lz 1 bit sc_logic
x_rsc_28_0_s_tdone 1 bit sc_logic
x_rsc_28_0_tr_write_done 1 bit sc_logic
x_rsc_28_0_RREADY 1 bit sc_logic
x_rsc_28_0_RVALID 1 bit sc_logic
x_rsc_28_0_RUSER 1 bit sc_logic
x_rsc_28_0_RLAST 1 bit sc_logic
x_rsc_28_0_RRESP 2 bit_vector sc_lv
x_rsc_28_0_RDATA 32 bit_vector sc_lv
x_rsc_28_0_RID 1 bit sc_logic
x_rsc_28_0_ARREADY 1 bit sc_logic
x_rsc_28_0_ARVALID 1 bit sc_logic
x_rsc_28_0_ARUSER 1 bit sc_logic
x_rsc_28_0_ARREGION 4 bit_vector sc_lv
x_rsc_28_0_ARQOS 4 bit_vector sc_lv
x_rsc_28_0_ARPROT 3 bit_vector sc_lv
x_rsc_28_0_ARCACHE 4 bit_vector sc_lv
x_rsc_28_0_ARLOCK 1 bit sc_logic
x_rsc_28_0_ARBURST 2 bit_vector sc_lv
x_rsc_28_0_ARSIZE 3 bit_vector sc_lv
x_rsc_28_0_ARLEN 8 bit_vector sc_lv
x_rsc_28_0_ARADDR 12 bit_vector sc_lv
x_rsc_28_0_ARID 1 bit sc_logic
x_rsc_28_0_BREADY 1 bit sc_logic
x_rsc_28_0_BVALID 1 bit sc_logic
x_rsc_28_0_BUSER 1 bit sc_logic
x_rsc_28_0_BRESP 2 bit_vector sc_lv
x_rsc_28_0_BID 1 bit sc_logic
x_rsc_28_0_WREADY 1 bit sc_logic
x_rsc_28_0_WVALID 1 bit sc_logic
x_rsc_28_0_WUSER 1 bit sc_logic
x_rsc_28_0_WLAST 1 bit sc_logic
x_rsc_28_0_WSTRB 4 bit_vector sc_lv
x_rsc_28_0_WDATA 32 bit_vector sc_lv
x_rsc_28_0_AWREADY 1 bit sc_logic
x_rsc_28_0_AWVALID 1 bit sc_logic
x_rsc_28_0_AWUSER 1 bit sc_logic
x_rsc_28_0_AWREGION 4 bit_vector sc_lv
x_rsc_28_0_AWQOS 4 bit_vector sc_lv
x_rsc_28_0_AWPROT 3 bit_vector sc_lv
x_rsc_28_0_AWCACHE 4 bit_vector sc_lv
x_rsc_28_0_AWLOCK 1 bit sc_logic
x_rsc_28_0_AWBURST 2 bit_vector sc_lv
x_rsc_28_0_AWSIZE 3 bit_vector sc_lv
x_rsc_28_0_AWLEN 8 bit_vector sc_lv
x_rsc_28_0_AWADDR 12 bit_vector sc_lv
x_rsc_28_0_AWID 1 bit sc_logic
x_rsc_triosy_28_0_lz 1 bit sc_logic
x_rsc_29_0_s_tdone 1 bit sc_logic
x_rsc_29_0_tr_write_done 1 bit sc_logic
x_rsc_29_0_RREADY 1 bit sc_logic
x_rsc_29_0_RVALID 1 bit sc_logic
x_rsc_29_0_RUSER 1 bit sc_logic
x_rsc_29_0_RLAST 1 bit sc_logic
x_rsc_29_0_RRESP 2 bit_vector sc_lv
x_rsc_29_0_RDATA 32 bit_vector sc_lv
x_rsc_29_0_RID 1 bit sc_logic
x_rsc_29_0_ARREADY 1 bit sc_logic
x_rsc_29_0_ARVALID 1 bit sc_logic
x_rsc_29_0_ARUSER 1 bit sc_logic
x_rsc_29_0_ARREGION 4 bit_vector sc_lv
x_rsc_29_0_ARQOS 4 bit_vector sc_lv
x_rsc_29_0_ARPROT 3 bit_vector sc_lv
x_rsc_29_0_ARCACHE 4 bit_vector sc_lv
x_rsc_29_0_ARLOCK 1 bit sc_logic
x_rsc_29_0_ARBURST 2 bit_vector sc_lv
x_rsc_29_0_ARSIZE 3 bit_vector sc_lv
x_rsc_29_0_ARLEN 8 bit_vector sc_lv
x_rsc_29_0_ARADDR 12 bit_vector sc_lv
x_rsc_29_0_ARID 1 bit sc_logic
x_rsc_29_0_BREADY 1 bit sc_logic
x_rsc_29_0_BVALID 1 bit sc_logic
x_rsc_29_0_BUSER 1 bit sc_logic
x_rsc_29_0_BRESP 2 bit_vector sc_lv
x_rsc_29_0_BID 1 bit sc_logic
x_rsc_29_0_WREADY 1 bit sc_logic
x_rsc_29_0_WVALID 1 bit sc_logic
x_rsc_29_0_WUSER 1 bit sc_logic
x_rsc_29_0_WLAST 1 bit sc_logic
x_rsc_29_0_WSTRB 4 bit_vector sc_lv
x_rsc_29_0_WDATA 32 bit_vector sc_lv
x_rsc_29_0_AWREADY 1 bit sc_logic
x_rsc_29_0_AWVALID 1 bit sc_logic
x_rsc_29_0_AWUSER 1 bit sc_logic
x_rsc_29_0_AWREGION 4 bit_vector sc_lv
x_rsc_29_0_AWQOS 4 bit_vector sc_lv
x_rsc_29_0_AWPROT 3 bit_vector sc_lv
x_rsc_29_0_AWCACHE 4 bit_vector sc_lv
x_rsc_29_0_AWLOCK 1 bit sc_logic
x_rsc_29_0_AWBURST 2 bit_vector sc_lv
x_rsc_29_0_AWSIZE 3 bit_vector sc_lv
x_rsc_29_0_AWLEN 8 bit_vector sc_lv
x_rsc_29_0_AWADDR 12 bit_vector sc_lv
x_rsc_29_0_AWID 1 bit sc_logic
x_rsc_triosy_29_0_lz 1 bit sc_logic
x_rsc_30_0_s_tdone 1 bit sc_logic
x_rsc_30_0_tr_write_done 1 bit sc_logic
x_rsc_30_0_RREADY 1 bit sc_logic
x_rsc_30_0_RVALID 1 bit sc_logic
x_rsc_30_0_RUSER 1 bit sc_logic
x_rsc_30_0_RLAST 1 bit sc_logic
x_rsc_30_0_RRESP 2 bit_vector sc_lv
x_rsc_30_0_RDATA 32 bit_vector sc_lv
x_rsc_30_0_RID 1 bit sc_logic
x_rsc_30_0_ARREADY 1 bit sc_logic
x_rsc_30_0_ARVALID 1 bit sc_logic
x_rsc_30_0_ARUSER 1 bit sc_logic
x_rsc_30_0_ARREGION 4 bit_vector sc_lv
x_rsc_30_0_ARQOS 4 bit_vector sc_lv
x_rsc_30_0_ARPROT 3 bit_vector sc_lv
x_rsc_30_0_ARCACHE 4 bit_vector sc_lv
x_rsc_30_0_ARLOCK 1 bit sc_logic
x_rsc_30_0_ARBURST 2 bit_vector sc_lv
x_rsc_30_0_ARSIZE 3 bit_vector sc_lv
x_rsc_30_0_ARLEN 8 bit_vector sc_lv
x_rsc_30_0_ARADDR 12 bit_vector sc_lv
x_rsc_30_0_ARID 1 bit sc_logic
x_rsc_30_0_BREADY 1 bit sc_logic
x_rsc_30_0_BVALID 1 bit sc_logic
x_rsc_30_0_BUSER 1 bit sc_logic
x_rsc_30_0_BRESP 2 bit_vector sc_lv
x_rsc_30_0_BID 1 bit sc_logic
x_rsc_30_0_WREADY 1 bit sc_logic
x_rsc_30_0_WVALID 1 bit sc_logic
x_rsc_30_0_WUSER 1 bit sc_logic
x_rsc_30_0_WLAST 1 bit sc_logic
x_rsc_30_0_WSTRB 4 bit_vector sc_lv
x_rsc_30_0_WDATA 32 bit_vector sc_lv
x_rsc_30_0_AWREADY 1 bit sc_logic
x_rsc_30_0_AWVALID 1 bit sc_logic
x_rsc_30_0_AWUSER 1 bit sc_logic
x_rsc_30_0_AWREGION 4 bit_vector sc_lv
x_rsc_30_0_AWQOS 4 bit_vector sc_lv
x_rsc_30_0_AWPROT 3 bit_vector sc_lv
x_rsc_30_0_AWCACHE 4 bit_vector sc_lv
x_rsc_30_0_AWLOCK 1 bit sc_logic
x_rsc_30_0_AWBURST 2 bit_vector sc_lv
x_rsc_30_0_AWSIZE 3 bit_vector sc_lv
x_rsc_30_0_AWLEN 8 bit_vector sc_lv
x_rsc_30_0_AWADDR 12 bit_vector sc_lv
x_rsc_30_0_AWID 1 bit sc_logic
x_rsc_triosy_30_0_lz 1 bit sc_logic
x_rsc_31_0_s_tdone 1 bit sc_logic
x_rsc_31_0_tr_write_done 1 bit sc_logic
x_rsc_31_0_RREADY 1 bit sc_logic
x_rsc_31_0_RVALID 1 bit sc_logic
x_rsc_31_0_RUSER 1 bit sc_logic
x_rsc_31_0_RLAST 1 bit sc_logic
x_rsc_31_0_RRESP 2 bit_vector sc_lv
x_rsc_31_0_RDATA 32 bit_vector sc_lv
x_rsc_31_0_RID 1 bit sc_logic
x_rsc_31_0_ARREADY 1 bit sc_logic
x_rsc_31_0_ARVALID 1 bit sc_logic
x_rsc_31_0_ARUSER 1 bit sc_logic
x_rsc_31_0_ARREGION 4 bit_vector sc_lv
x_rsc_31_0_ARQOS 4 bit_vector sc_lv
x_rsc_31_0_ARPROT 3 bit_vector sc_lv
x_rsc_31_0_ARCACHE 4 bit_vector sc_lv
x_rsc_31_0_ARLOCK 1 bit sc_logic
x_rsc_31_0_ARBURST 2 bit_vector sc_lv
x_rsc_31_0_ARSIZE 3 bit_vector sc_lv
x_rsc_31_0_ARLEN 8 bit_vector sc_lv
x_rsc_31_0_ARADDR 12 bit_vector sc_lv
x_rsc_31_0_ARID 1 bit sc_logic
x_rsc_31_0_BREADY 1 bit sc_logic
x_rsc_31_0_BVALID 1 bit sc_logic
x_rsc_31_0_BUSER 1 bit sc_logic
x_rsc_31_0_BRESP 2 bit_vector sc_lv
x_rsc_31_0_BID 1 bit sc_logic
x_rsc_31_0_WREADY 1 bit sc_logic
x_rsc_31_0_WVALID 1 bit sc_logic
x_rsc_31_0_WUSER 1 bit sc_logic
x_rsc_31_0_WLAST 1 bit sc_logic
x_rsc_31_0_WSTRB 4 bit_vector sc_lv
x_rsc_31_0_WDATA 32 bit_vector sc_lv
x_rsc_31_0_AWREADY 1 bit sc_logic
x_rsc_31_0_AWVALID 1 bit sc_logic
x_rsc_31_0_AWUSER 1 bit sc_logic
x_rsc_31_0_AWREGION 4 bit_vector sc_lv
x_rsc_31_0_AWQOS 4 bit_vector sc_lv
x_rsc_31_0_AWPROT 3 bit_vector sc_lv
x_rsc_31_0_AWCACHE 4 bit_vector sc_lv
x_rsc_31_0_AWLOCK 1 bit sc_logic
x_rsc_31_0_AWBURST 2 bit_vector sc_lv
x_rsc_31_0_AWSIZE 3 bit_vector sc_lv
x_rsc_31_0_AWLEN 8 bit_vector sc_lv
x_rsc_31_0_AWADDR 12 bit_vector sc_lv
x_rsc_31_0_AWID 1 bit sc_logic
x_rsc_triosy_31_0_lz 1 bit sc_logic
m_rsc_dat 32 bit_vector sc_lv
m_rsc_triosy_lz 1 bit sc_logic
twiddle_rsc_adrb 5 bit_vector sc_lv
twiddle_rsc_qb 32 bit_vector sc_lv
twiddle_rsc_triosy_lz 1 bit sc_logic
twiddle_h_rsc_adrb 5 bit_vector sc_lv
twiddle_h_rsc_qb 32 bit_vector sc_lv
twiddle_h_rsc_triosy_lz 1 bit sc_logic
revArr_rsc_s_tdone 1 bit sc_logic
revArr_rsc_tr_write_done 1 bit sc_logic
revArr_rsc_RREADY 1 bit sc_logic
revArr_rsc_RVALID 1 bit sc_logic
revArr_rsc_RUSER 1 bit sc_logic
revArr_rsc_RLAST 1 bit sc_logic
revArr_rsc_RRESP 2 bit_vector sc_lv
revArr_rsc_RDATA 32 bit_vector sc_lv
revArr_rsc_RID 1 bit sc_logic
revArr_rsc_ARREADY 1 bit sc_logic
revArr_rsc_ARVALID 1 bit sc_logic
revArr_rsc_ARUSER 1 bit sc_logic
revArr_rsc_ARREGION 4 bit_vector sc_lv
revArr_rsc_ARQOS 4 bit_vector sc_lv
revArr_rsc_ARPROT 3 bit_vector sc_lv
revArr_rsc_ARCACHE 4 bit_vector sc_lv
revArr_rsc_ARLOCK 1 bit sc_logic
revArr_rsc_ARBURST 2 bit_vector sc_lv
revArr_rsc_ARSIZE 3 bit_vector sc_lv
revArr_rsc_ARLEN 8 bit_vector sc_lv
revArr_rsc_ARADDR 12 bit_vector sc_lv
revArr_rsc_ARID 1 bit sc_logic
revArr_rsc_BREADY 1 bit sc_logic
revArr_rsc_BVALID 1 bit sc_logic
revArr_rsc_BUSER 1 bit sc_logic
revArr_rsc_BRESP 2 bit_vector sc_lv
revArr_rsc_BID 1 bit sc_logic
revArr_rsc_WREADY 1 bit sc_logic
revArr_rsc_WVALID 1 bit sc_logic
revArr_rsc_WUSER 1 bit sc_logic
revArr_rsc_WLAST 1 bit sc_logic
revArr_rsc_WSTRB 4 bit_vector sc_lv
revArr_rsc_WDATA 32 bit_vector sc_lv
revArr_rsc_AWREADY 1 bit sc_logic
revArr_rsc_AWVALID 1 bit sc_logic
revArr_rsc_AWUSER 1 bit sc_logic
revArr_rsc_AWREGION 4 bit_vector sc_lv
revArr_rsc_AWQOS 4 bit_vector sc_lv
revArr_rsc_AWPROT 3 bit_vector sc_lv
revArr_rsc_AWCACHE 4 bit_vector sc_lv
revArr_rsc_AWLOCK 1 bit sc_logic
revArr_rsc_AWBURST 2 bit_vector sc_lv
revArr_rsc_AWSIZE 3 bit_vector sc_lv
revArr_rsc_AWLEN 8 bit_vector sc_lv
revArr_rsc_AWADDR 12 bit_vector sc_lv
revArr_rsc_AWID 1 bit sc_logic
revArr_rsc_triosy_lz 1 bit sc_logic
tw_rsc_s_tdone 1 bit sc_logic
tw_rsc_tr_write_done 1 bit sc_logic
tw_rsc_RREADY 1 bit sc_logic
tw_rsc_RVALID 1 bit sc_logic
tw_rsc_RUSER 1 bit sc_logic
tw_rsc_RLAST 1 bit sc_logic
tw_rsc_RRESP 2 bit_vector sc_lv
tw_rsc_RDATA 32 bit_vector sc_lv
tw_rsc_RID 1 bit sc_logic
tw_rsc_ARREADY 1 bit sc_logic
tw_rsc_ARVALID 1 bit sc_logic
tw_rsc_ARUSER 1 bit sc_logic
tw_rsc_ARREGION 4 bit_vector sc_lv
tw_rsc_ARQOS 4 bit_vector sc_lv
tw_rsc_ARPROT 3 bit_vector sc_lv
tw_rsc_ARCACHE 4 bit_vector sc_lv
tw_rsc_ARLOCK 1 bit sc_logic
tw_rsc_ARBURST 2 bit_vector sc_lv
tw_rsc_ARSIZE 3 bit_vector sc_lv
tw_rsc_ARLEN 8 bit_vector sc_lv
tw_rsc_ARADDR 12 bit_vector sc_lv
tw_rsc_ARID 1 bit sc_logic
tw_rsc_BREADY 1 bit sc_logic
tw_rsc_BVALID 1 bit sc_logic
tw_rsc_BUSER 1 bit sc_logic
tw_rsc_BRESP 2 bit_vector sc_lv
tw_rsc_BID 1 bit sc_logic
tw_rsc_WREADY 1 bit sc_logic
tw_rsc_WVALID 1 bit sc_logic
tw_rsc_WUSER 1 bit sc_logic
tw_rsc_WLAST 1 bit sc_logic
tw_rsc_WSTRB 4 bit_vector sc_lv
tw_rsc_WDATA 32 bit_vector sc_lv
tw_rsc_AWREADY 1 bit sc_logic
tw_rsc_AWVALID 1 bit sc_logic
tw_rsc_AWUSER 1 bit sc_logic
tw_rsc_AWREGION 4 bit_vector sc_lv
tw_rsc_AWQOS 4 bit_vector sc_lv
tw_rsc_AWPROT 3 bit_vector sc_lv
tw_rsc_AWCACHE 4 bit_vector sc_lv
tw_rsc_AWLOCK 1 bit sc_logic
tw_rsc_AWBURST 2 bit_vector sc_lv
tw_rsc_AWSIZE 3 bit_vector sc_lv
tw_rsc_AWLEN 8 bit_vector sc_lv
tw_rsc_AWADDR 12 bit_vector sc_lv
tw_rsc_AWID 1 bit sc_logic
tw_rsc_triosy_lz 1 bit sc_logic
tw_h_rsc_s_tdone 1 bit sc_logic
tw_h_rsc_tr_write_done 1 bit sc_logic
tw_h_rsc_RREADY 1 bit sc_logic
tw_h_rsc_RVALID 1 bit sc_logic
tw_h_rsc_RUSER 1 bit sc_logic
tw_h_rsc_RLAST 1 bit sc_logic
tw_h_rsc_RRESP 2 bit_vector sc_lv
tw_h_rsc_RDATA 32 bit_vector sc_lv
tw_h_rsc_RID 1 bit sc_logic
tw_h_rsc_ARREADY 1 bit sc_logic
tw_h_rsc_ARVALID 1 bit sc_logic
tw_h_rsc_ARUSER 1 bit sc_logic
tw_h_rsc_ARREGION 4 bit_vector sc_lv
tw_h_rsc_ARQOS 4 bit_vector sc_lv
tw_h_rsc_ARPROT 3 bit_vector sc_lv
tw_h_rsc_ARCACHE 4 bit_vector sc_lv
tw_h_rsc_ARLOCK 1 bit sc_logic
tw_h_rsc_ARBURST 2 bit_vector sc_lv
tw_h_rsc_ARSIZE 3 bit_vector sc_lv
tw_h_rsc_ARLEN 8 bit_vector sc_lv
tw_h_rsc_ARADDR 12 bit_vector sc_lv
tw_h_rsc_ARID 1 bit sc_logic
tw_h_rsc_BREADY 1 bit sc_logic
tw_h_rsc_BVALID 1 bit sc_logic
tw_h_rsc_BUSER 1 bit sc_logic
tw_h_rsc_BRESP 2 bit_vector sc_lv
tw_h_rsc_BID 1 bit sc_logic
tw_h_rsc_WREADY 1 bit sc_logic
tw_h_rsc_WVALID 1 bit sc_logic
tw_h_rsc_WUSER 1 bit sc_logic
tw_h_rsc_WLAST 1 bit sc_logic
tw_h_rsc_WSTRB 4 bit_vector sc_lv
tw_h_rsc_WDATA 32 bit_vector sc_lv
tw_h_rsc_AWREADY 1 bit sc_logic
tw_h_rsc_AWVALID 1 bit sc_logic
tw_h_rsc_AWUSER 1 bit sc_logic
tw_h_rsc_AWREGION 4 bit_vector sc_lv
tw_h_rsc_AWQOS 4 bit_vector sc_lv
tw_h_rsc_AWPROT 3 bit_vector sc_lv
tw_h_rsc_AWCACHE 4 bit_vector sc_lv
tw_h_rsc_AWLOCK 1 bit sc_logic
tw_h_rsc_AWBURST 2 bit_vector sc_lv
tw_h_rsc_AWSIZE 3 bit_vector sc_lv
tw_h_rsc_AWLEN 8 bit_vector sc_lv
tw_h_rsc_AWADDR 12 bit_vector sc_lv
tw_h_rsc_AWID 1 bit sc_logic
tw_h_rsc_triosy_lz 1 bit sc_logic
