#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Wed Dec  5 02:20:24 2018
# Process ID: 6392
# Current directory: C:/Users/Ray/Desktop/DigLogic-Task_3/lab_5/proj_new/Lab_5_Task_3.runs/synth_1
# Command line: vivado.exe -log Datapath_top.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source Datapath_top.tcl
# Log file: C:/Users/Ray/Desktop/DigLogic-Task_3/lab_5/proj_new/Lab_5_Task_3.runs/synth_1/Datapath_top.vds
# Journal file: C:/Users/Ray/Desktop/DigLogic-Task_3/lab_5/proj_new/Lab_5_Task_3.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source Datapath_top.tcl -notrace
Command: synth_design -top Datapath_top -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 3396 
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 339.406 ; gain = 104.422
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Datapath_top' [C:/Users/Ray/Desktop/DigLogic-Task_3/lab_5/datapath/datapath.v:3]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [C:/Users/Ray/Desktop/DigLogic-Task_3/lab_5/datapath/datapath.v:10]
INFO: [Synth 8-6157] synthesizing module 'Controller' [C:/Users/Ray/Desktop/DigLogic-Task_3/lab_5/datapath/controller.v:3]
INFO: [Synth 8-6155] done synthesizing module 'Controller' (1#1) [C:/Users/Ray/Desktop/DigLogic-Task_3/lab_5/datapath/controller.v:3]
INFO: [Synth 8-6157] synthesizing module 'ProgramCounter' [C:/Users/Ray/Desktop/DigLogic-Task_3/lab_5/comps/PC/pc.v:3]
INFO: [Synth 8-6155] done synthesizing module 'ProgramCounter' (2#1) [C:/Users/Ray/Desktop/DigLogic-Task_3/lab_5/comps/PC/pc.v:3]
INFO: [Synth 8-6157] synthesizing module 'InstructionMemory' [C:/Users/Ray/Desktop/DigLogic-Task_3/lab_5/comps/InstrMemory/InstructionMemory.v:3]
INFO: [Synth 8-6155] done synthesizing module 'InstructionMemory' (3#1) [C:/Users/Ray/Desktop/DigLogic-Task_3/lab_5/comps/InstrMemory/InstructionMemory.v:3]
INFO: [Synth 8-6157] synthesizing module 'DataMemory' [C:/Users/Ray/Desktop/DigLogic-Task_3/lab_5/comps/DataMemory/DataMemory.v:3]
INFO: [Synth 8-6155] done synthesizing module 'DataMemory' (4#1) [C:/Users/Ray/Desktop/DigLogic-Task_3/lab_5/comps/DataMemory/DataMemory.v:3]
INFO: [Synth 8-6157] synthesizing module 'Mux32Bit2To1' [C:/Users/Ray/Desktop/DigLogic-Task_3/lab_5/comps/2x1mux_32/mux2x1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'Mux32Bit2To1' (5#1) [C:/Users/Ray/Desktop/DigLogic-Task_3/lab_5/comps/2x1mux_32/mux2x1.v:9]
INFO: [Synth 8-6157] synthesizing module 'SignExtention' [C:/Users/Ray/Desktop/DigLogic-Task_3/lab_5/comps/SignExt/signext.v:3]
INFO: [Synth 8-6155] done synthesizing module 'SignExtention' (6#1) [C:/Users/Ray/Desktop/DigLogic-Task_3/lab_5/comps/SignExt/signext.v:3]
INFO: [Synth 8-6157] synthesizing module 'ALU32Bit' [C:/Users/Ray/Desktop/DigLogic-Task_3/lab_5/comps/ALU32Bit/ALU32Bit.v:49]
WARNING: [Synth 8-324] index -1 out of range [C:/Users/Ray/Desktop/DigLogic-Task_3/lab_5/comps/ALU32Bit/ALU32Bit.v:124]
WARNING: [Synth 8-324] index -1 out of range [C:/Users/Ray/Desktop/DigLogic-Task_3/lab_5/comps/ALU32Bit/ALU32Bit.v:140]
INFO: [Synth 8-6155] done synthesizing module 'ALU32Bit' (7#1) [C:/Users/Ray/Desktop/DigLogic-Task_3/lab_5/comps/ALU32Bit/ALU32Bit.v:49]
INFO: [Synth 8-6157] synthesizing module 'PCAdder' [C:/Users/Ray/Desktop/DigLogic-Task_3/lab_5/comps/PCAdder/PCAdder.v:3]
INFO: [Synth 8-6155] done synthesizing module 'PCAdder' (8#1) [C:/Users/Ray/Desktop/DigLogic-Task_3/lab_5/comps/PCAdder/PCAdder.v:3]
INFO: [Synth 8-6157] synthesizing module 'RegisterFile' [C:/Users/Ray/Desktop/DigLogic-Task_3/lab_5/comps/RegisterFile/RegisterFile.v:3]
INFO: [Synth 8-5534] Detected attribute (* mark_debug = "true" *) [C:/Users/Ray/Desktop/DigLogic-Task_3/lab_5/comps/RegisterFile/RegisterFile.v:11]
INFO: [Synth 8-6155] done synthesizing module 'RegisterFile' (9#1) [C:/Users/Ray/Desktop/DigLogic-Task_3/lab_5/comps/RegisterFile/RegisterFile.v:3]
INFO: [Synth 8-6071] Mark debug on the nets applies keep_hierarchy on instance 'a4'. This will prevent further optimization [C:/Users/Ray/Desktop/DigLogic-Task_3/lab_5/datapath/datapath.v:80]
INFO: [Synth 8-6155] done synthesizing module 'Datapath_top' (10#1) [C:/Users/Ray/Desktop/DigLogic-Task_3/lab_5/datapath/datapath.v:3]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[31]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[30]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[29]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[28]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[27]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[26]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[25]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[24]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[23]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[22]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[21]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[20]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[19]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[18]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[17]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[16]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[15]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[14]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[13]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[12]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[1]
WARNING: [Synth 8-3331] design DataMemory has unconnected port Address[0]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port Address[31]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port Address[30]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port Address[29]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port Address[28]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port Address[27]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port Address[26]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port Address[25]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port Address[24]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port Address[23]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port Address[22]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port Address[21]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port Address[20]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port Address[19]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port Address[18]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port Address[17]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port Address[16]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port Address[15]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port Address[14]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port Address[13]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port Address[12]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port Address[11]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port Address[10]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port Address[9]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port Address[1]
WARNING: [Synth 8-3331] design InstructionMemory has unconnected port Address[0]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 398.918 ; gain = 163.934
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 398.918 ; gain = 163.934
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 398.918 ; gain = 163.934
---------------------------------------------------------------------------------
INFO: [Synth 8-5587] ROM size for "RegDst" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "RegWrite" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5587] ROM size for "ALUSrc" is below threshold of ROM address width. It will be mapped to LUTs
INFO: [Synth 8-5546] ROM "MemRead" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "MemWrite" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "PCSrc" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "shl_sel" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "memory" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "Zero" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "Zero" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "RegFile_reg[0]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RegFile_reg[1]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RegFile_reg[2]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RegFile_reg[3]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RegFile_reg[4]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RegFile_reg[5]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RegFile_reg[6]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RegFile_reg[7]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RegFile_reg[8]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RegFile_reg[9]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RegFile_reg[10]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RegFile_reg[11]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RegFile_reg[12]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RegFile_reg[13]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RegFile_reg[14]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RegFile_reg[15]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RegFile_reg[16]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RegFile_reg[17]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RegFile_reg[18]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RegFile_reg[19]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RegFile_reg[20]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RegFile_reg[21]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RegFile_reg[22]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RegFile_reg[23]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RegFile_reg[24]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RegFile_reg[25]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RegFile_reg[26]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RegFile_reg[27]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RegFile_reg[28]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RegFile_reg[29]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RegFile_reg[30]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "RegFile_reg[31]" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-327] inferring latch for variable 'ALUOp_reg' [C:/Users/Ray/Desktop/DigLogic-Task_3/lab_5/datapath/controller.v:26]
WARNING: [Synth 8-327] inferring latch for variable 'out_reg' [C:/Users/Ray/Desktop/DigLogic-Task_3/lab_5/comps/2x1mux_32/mux2x1.v:20]
WARNING: [Synth 8-327] inferring latch for variable 'out_reg' [C:/Users/Ray/Desktop/DigLogic-Task_3/lab_5/comps/SignExt/signext.v:11]
WARNING: [Synth 8-327] inferring latch for variable 'ALUResult_reg' [C:/Users/Ray/Desktop/DigLogic-Task_3/lab_5/comps/ALU32Bit/ALU32Bit.v:62]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 407.035 ; gain = 172.051
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 5     
	   3 Input     32 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 35    
+---Multipliers : 
	                32x32  Multipliers := 2     
+---Muxes : 
	  38 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 10    
	  33 Input     32 Bit        Muxes := 2     
	  14 Input     32 Bit        Muxes := 2     
	  34 Input      6 Bit        Muxes := 2     
	   7 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 35    
	   3 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
	  34 Input      1 Bit        Muxes := 2     
	  14 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Controller 
Detailed RTL Component Info : 
+---Muxes : 
	   7 Input      4 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   7 Input      2 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 8     
	   2 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
Module ProgramCounter 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 1     
Module InstructionMemory 
Detailed RTL Component Info : 
+---Muxes : 
	  38 Input     32 Bit        Muxes := 1     
Module DataMemory 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module Mux32Bit2To1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module SignExtention 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     32 Bit        Muxes := 1     
Module ALU32Bit 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   3 Input     32 Bit       Adders := 1     
+---Multipliers : 
	                32x32  Multipliers := 1     
+---Muxes : 
	  33 Input     32 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 1     
	  14 Input     32 Bit        Muxes := 1     
	  34 Input      6 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	  34 Input      1 Bit        Muxes := 1     
	  14 Input      1 Bit        Muxes := 1     
Module PCAdder 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
Module RegisterFile 
Detailed RTL Component Info : 
+---Registers : 
	               32 Bit    Registers := 34    
+---Muxes : 
	   2 Input      1 Bit        Muxes := 32    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5545] ROM "Zero" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [C:/Users/Ray/Desktop/DigLogic-Task_3/lab_5/comps/ALU32Bit/ALU32Bit.v:70]
DSP Report: Generating DSP ALUResult0, operation Mode is: A*B.
DSP Report: operator ALUResult0 is absorbed into DSP ALUResult0.
DSP Report: operator ALUResult0 is absorbed into DSP ALUResult0.
DSP Report: Generating DSP ALUResult0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator ALUResult0 is absorbed into DSP ALUResult0.
DSP Report: operator ALUResult0 is absorbed into DSP ALUResult0.
DSP Report: Generating DSP ALUResult0, operation Mode is: A*B.
DSP Report: operator ALUResult0 is absorbed into DSP ALUResult0.
DSP Report: operator ALUResult0 is absorbed into DSP ALUResult0.
DSP Report: Generating DSP ALUResult0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator ALUResult0 is absorbed into DSP ALUResult0.
DSP Report: operator ALUResult0 is absorbed into DSP ALUResult0.
INFO: [Synth 8-5545] ROM "Zero" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
DSP Report: Generating DSP ALUResult0, operation Mode is: A*B.
DSP Report: operator ALUResult0 is absorbed into DSP ALUResult0.
DSP Report: operator ALUResult0 is absorbed into DSP ALUResult0.
DSP Report: Generating DSP ALUResult0, operation Mode is: A*B.
DSP Report: operator ALUResult0 is absorbed into DSP ALUResult0.
DSP Report: operator ALUResult0 is absorbed into DSP ALUResult0.
DSP Report: Generating DSP ALUResult0, operation Mode is: (PCIN>>17)+A*B.
DSP Report: operator ALUResult0 is absorbed into DSP ALUResult0.
DSP Report: operator ALUResult0 is absorbed into DSP ALUResult0.
INFO: [Synth 8-5587] ROM size for "p_0_out" is below threshold of ROM address width. It will be mapped to LUTs
WARNING: [Synth 8-3332] Sequential element (m1/out_reg[31]) is unused and will be removed from module Datapath_top.
WARNING: [Synth 8-3332] Sequential element (m1/out_reg[30]) is unused and will be removed from module Datapath_top.
WARNING: [Synth 8-3332] Sequential element (m1/out_reg[29]) is unused and will be removed from module Datapath_top.
WARNING: [Synth 8-3332] Sequential element (m1/out_reg[28]) is unused and will be removed from module Datapath_top.
WARNING: [Synth 8-3332] Sequential element (m1/out_reg[27]) is unused and will be removed from module Datapath_top.
WARNING: [Synth 8-3332] Sequential element (m1/out_reg[26]) is unused and will be removed from module Datapath_top.
WARNING: [Synth 8-3332] Sequential element (m1/out_reg[25]) is unused and will be removed from module Datapath_top.
WARNING: [Synth 8-3332] Sequential element (m1/out_reg[24]) is unused and will be removed from module Datapath_top.
WARNING: [Synth 8-3332] Sequential element (m1/out_reg[23]) is unused and will be removed from module Datapath_top.
WARNING: [Synth 8-3332] Sequential element (m1/out_reg[22]) is unused and will be removed from module Datapath_top.
WARNING: [Synth 8-3332] Sequential element (m1/out_reg[21]) is unused and will be removed from module Datapath_top.
WARNING: [Synth 8-3332] Sequential element (m1/out_reg[20]) is unused and will be removed from module Datapath_top.
WARNING: [Synth 8-3332] Sequential element (m1/out_reg[19]) is unused and will be removed from module Datapath_top.
WARNING: [Synth 8-3332] Sequential element (m1/out_reg[18]) is unused and will be removed from module Datapath_top.
WARNING: [Synth 8-3332] Sequential element (m1/out_reg[17]) is unused and will be removed from module Datapath_top.
WARNING: [Synth 8-3332] Sequential element (m1/out_reg[16]) is unused and will be removed from module Datapath_top.
WARNING: [Synth 8-3332] Sequential element (m1/out_reg[15]) is unused and will be removed from module Datapath_top.
WARNING: [Synth 8-3332] Sequential element (m1/out_reg[14]) is unused and will be removed from module Datapath_top.
WARNING: [Synth 8-3332] Sequential element (m1/out_reg[13]) is unused and will be removed from module Datapath_top.
WARNING: [Synth 8-3332] Sequential element (m1/out_reg[12]) is unused and will be removed from module Datapath_top.
WARNING: [Synth 8-3332] Sequential element (m1/out_reg[11]) is unused and will be removed from module Datapath_top.
WARNING: [Synth 8-3332] Sequential element (m1/out_reg[10]) is unused and will be removed from module Datapath_top.
WARNING: [Synth 8-3332] Sequential element (m1/out_reg[9]) is unused and will be removed from module Datapath_top.
WARNING: [Synth 8-3332] Sequential element (m1/out_reg[8]) is unused and will be removed from module Datapath_top.
WARNING: [Synth 8-3332] Sequential element (m1/out_reg[7]) is unused and will be removed from module Datapath_top.
WARNING: [Synth 8-3332] Sequential element (m1/out_reg[6]) is unused and will be removed from module Datapath_top.
WARNING: [Synth 8-3332] Sequential element (m1/out_reg[5]) is unused and will be removed from module Datapath_top.
WARNING: [Synth 8-3332] Sequential element (m2/out_reg[31]) is unused and will be removed from module Datapath_top.
WARNING: [Synth 8-3332] Sequential element (m2/out_reg[30]) is unused and will be removed from module Datapath_top.
WARNING: [Synth 8-3332] Sequential element (m2/out_reg[29]) is unused and will be removed from module Datapath_top.
WARNING: [Synth 8-3332] Sequential element (m2/out_reg[28]) is unused and will be removed from module Datapath_top.
WARNING: [Synth 8-3332] Sequential element (m2/out_reg[27]) is unused and will be removed from module Datapath_top.
WARNING: [Synth 8-3332] Sequential element (m2/out_reg[26]) is unused and will be removed from module Datapath_top.
WARNING: [Synth 8-3332] Sequential element (m2/out_reg[25]) is unused and will be removed from module Datapath_top.
WARNING: [Synth 8-3332] Sequential element (m2/out_reg[24]) is unused and will be removed from module Datapath_top.
WARNING: [Synth 8-3332] Sequential element (m2/out_reg[23]) is unused and will be removed from module Datapath_top.
WARNING: [Synth 8-3332] Sequential element (m2/out_reg[22]) is unused and will be removed from module Datapath_top.
WARNING: [Synth 8-3332] Sequential element (m2/out_reg[21]) is unused and will be removed from module Datapath_top.
WARNING: [Synth 8-3332] Sequential element (m2/out_reg[20]) is unused and will be removed from module Datapath_top.
WARNING: [Synth 8-3332] Sequential element (m2/out_reg[19]) is unused and will be removed from module Datapath_top.
WARNING: [Synth 8-3332] Sequential element (m2/out_reg[18]) is unused and will be removed from module Datapath_top.
WARNING: [Synth 8-3332] Sequential element (m2/out_reg[17]) is unused and will be removed from module Datapath_top.
WARNING: [Synth 8-3332] Sequential element (m2/out_reg[16]) is unused and will be removed from module Datapath_top.
WARNING: [Synth 8-3332] Sequential element (m2/out_reg[15]) is unused and will be removed from module Datapath_top.
WARNING: [Synth 8-3332] Sequential element (m2/out_reg[14]) is unused and will be removed from module Datapath_top.
WARNING: [Synth 8-3332] Sequential element (m2/out_reg[13]) is unused and will be removed from module Datapath_top.
WARNING: [Synth 8-3332] Sequential element (m2/out_reg[12]) is unused and will be removed from module Datapath_top.
WARNING: [Synth 8-3332] Sequential element (m2/out_reg[11]) is unused and will be removed from module Datapath_top.
WARNING: [Synth 8-3332] Sequential element (m2/out_reg[10]) is unused and will be removed from module Datapath_top.
WARNING: [Synth 8-3332] Sequential element (m2/out_reg[9]) is unused and will be removed from module Datapath_top.
WARNING: [Synth 8-3332] Sequential element (m2/out_reg[8]) is unused and will be removed from module Datapath_top.
WARNING: [Synth 8-3332] Sequential element (m2/out_reg[7]) is unused and will be removed from module Datapath_top.
WARNING: [Synth 8-3332] Sequential element (m2/out_reg[6]) is unused and will be removed from module Datapath_top.
WARNING: [Synth 8-3332] Sequential element (m2/out_reg[5]) is unused and will be removed from module Datapath_top.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:29 . Memory (MB): peak = 629.605 ; gain = 394.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Preliminary Mapping  Report (see note below)
+-------------+----------------+-----------+----------------------+-------------------+
|Module Name  | RTL Object     | Inference | Size (Depth x Width) | Primitives        | 
+-------------+----------------+-----------+----------------------+-------------------+
|Datapath_top | dm1/memory_reg | Implied   | 1 K x 32             | RAM256X1S x 128   | 
+-------------+----------------+-----------+----------------------+-------------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping  Report (see note below)
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name | DSP Mapping    | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|ALU32Bit    | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU32Bit    | (PCIN>>17)+A*B | 16     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU32Bit    | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU32Bit    | (PCIN>>17)+A*B | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU32Bit    | A*B            | 18     | 16     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU32Bit    | A*B            | 18     | 18     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|ALU32Bit    | (PCIN>>17)+A*B | 15     | 15     | -      | -      | 15     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+------------+----------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 629.605 ; gain = 394.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Distributed RAM: Final Mapping  Report
+-------------+----------------+-----------+----------------------+-------------------+
|Module Name  | RTL Object     | Inference | Size (Depth x Width) | Primitives        | 
+-------------+----------------+-----------+----------------------+-------------------+
|Datapath_top | dm1/memory_reg | Implied   | 1 K x 32             | RAM256X1S x 128   | 
+-------------+----------------+-----------+----------------------+-------------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (se1/out_reg[3]) is unused and will be removed from module Datapath_top.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 629.605 ; gain = 394.621
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-3295] tying undriven pin debug_Reg23_inferred:in0[31] to constant 0
WARNING: [Synth 8-3295] tying undriven pin debug_Reg23_inferred:in0[30] to constant 0
WARNING: [Synth 8-3295] tying undriven pin debug_Reg23_inferred:in0[29] to constant 0
WARNING: [Synth 8-3295] tying undriven pin debug_Reg23_inferred:in0[28] to constant 0
WARNING: [Synth 8-3295] tying undriven pin debug_Reg23_inferred:in0[27] to constant 0
WARNING: [Synth 8-3295] tying undriven pin debug_Reg23_inferred:in0[26] to constant 0
WARNING: [Synth 8-3295] tying undriven pin debug_Reg23_inferred:in0[25] to constant 0
WARNING: [Synth 8-3295] tying undriven pin debug_Reg23_inferred:in0[24] to constant 0
WARNING: [Synth 8-3295] tying undriven pin debug_Reg23_inferred:in0[23] to constant 0
WARNING: [Synth 8-3295] tying undriven pin debug_Reg23_inferred:in0[22] to constant 0
WARNING: [Synth 8-3295] tying undriven pin debug_Reg23_inferred:in0[21] to constant 0
WARNING: [Synth 8-3295] tying undriven pin debug_Reg23_inferred:in0[20] to constant 0
WARNING: [Synth 8-3295] tying undriven pin debug_Reg23_inferred:in0[19] to constant 0
WARNING: [Synth 8-3295] tying undriven pin debug_Reg23_inferred:in0[18] to constant 0
WARNING: [Synth 8-3295] tying undriven pin debug_Reg23_inferred:in0[17] to constant 0
WARNING: [Synth 8-3295] tying undriven pin debug_Reg23_inferred:in0[16] to constant 0
WARNING: [Synth 8-3295] tying undriven pin debug_Reg23_inferred:in0[15] to constant 0
WARNING: [Synth 8-3295] tying undriven pin debug_Reg23_inferred:in0[14] to constant 0
WARNING: [Synth 8-3295] tying undriven pin debug_Reg23_inferred:in0[13] to constant 0
WARNING: [Synth 8-3295] tying undriven pin debug_Reg23_inferred:in0[12] to constant 0
WARNING: [Synth 8-3295] tying undriven pin debug_Reg23_inferred:in0[11] to constant 0
WARNING: [Synth 8-3295] tying undriven pin debug_Reg23_inferred:in0[10] to constant 0
WARNING: [Synth 8-3295] tying undriven pin debug_Reg23_inferred:in0[9] to constant 0
WARNING: [Synth 8-3295] tying undriven pin debug_Reg23_inferred:in0[8] to constant 0
WARNING: [Synth 8-3295] tying undriven pin debug_Reg23_inferred:in0[7] to constant 0
WARNING: [Synth 8-3295] tying undriven pin debug_Reg23_inferred:in0[6] to constant 0
WARNING: [Synth 8-3295] tying undriven pin debug_Reg23_inferred:in0[5] to constant 0
WARNING: [Synth 8-3295] tying undriven pin debug_Reg23_inferred:in0[4] to constant 0
WARNING: [Synth 8-3295] tying undriven pin debug_Reg23_inferred:in0[3] to constant 0
WARNING: [Synth 8-3295] tying undriven pin debug_Reg23_inferred:in0[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin debug_Reg23_inferred:in0[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin debug_Reg23_inferred:in0[0] to constant 0
WARNING: [Synth 8-3295] tying undriven pin debug_Reg20_inferred:in0[31] to constant 0
WARNING: [Synth 8-3295] tying undriven pin debug_Reg20_inferred:in0[30] to constant 0
WARNING: [Synth 8-3295] tying undriven pin debug_Reg20_inferred:in0[29] to constant 0
WARNING: [Synth 8-3295] tying undriven pin debug_Reg20_inferred:in0[28] to constant 0
WARNING: [Synth 8-3295] tying undriven pin debug_Reg20_inferred:in0[27] to constant 0
WARNING: [Synth 8-3295] tying undriven pin debug_Reg20_inferred:in0[26] to constant 0
WARNING: [Synth 8-3295] tying undriven pin debug_Reg20_inferred:in0[25] to constant 0
WARNING: [Synth 8-3295] tying undriven pin debug_Reg20_inferred:in0[24] to constant 0
WARNING: [Synth 8-3295] tying undriven pin debug_Reg20_inferred:in0[23] to constant 0
WARNING: [Synth 8-3295] tying undriven pin debug_Reg20_inferred:in0[22] to constant 0
WARNING: [Synth 8-3295] tying undriven pin debug_Reg20_inferred:in0[21] to constant 0
WARNING: [Synth 8-3295] tying undriven pin debug_Reg20_inferred:in0[20] to constant 0
WARNING: [Synth 8-3295] tying undriven pin debug_Reg20_inferred:in0[19] to constant 0
WARNING: [Synth 8-3295] tying undriven pin debug_Reg20_inferred:in0[18] to constant 0
WARNING: [Synth 8-3295] tying undriven pin debug_Reg20_inferred:in0[17] to constant 0
WARNING: [Synth 8-3295] tying undriven pin debug_Reg20_inferred:in0[16] to constant 0
WARNING: [Synth 8-3295] tying undriven pin debug_Reg20_inferred:in0[15] to constant 0
WARNING: [Synth 8-3295] tying undriven pin debug_Reg20_inferred:in0[14] to constant 0
WARNING: [Synth 8-3295] tying undriven pin debug_Reg20_inferred:in0[13] to constant 0
WARNING: [Synth 8-3295] tying undriven pin debug_Reg20_inferred:in0[12] to constant 0
WARNING: [Synth 8-3295] tying undriven pin debug_Reg20_inferred:in0[11] to constant 0
WARNING: [Synth 8-3295] tying undriven pin debug_Reg20_inferred:in0[10] to constant 0
WARNING: [Synth 8-3295] tying undriven pin debug_Reg20_inferred:in0[9] to constant 0
WARNING: [Synth 8-3295] tying undriven pin debug_Reg20_inferred:in0[8] to constant 0
WARNING: [Synth 8-3295] tying undriven pin debug_Reg20_inferred:in0[7] to constant 0
WARNING: [Synth 8-3295] tying undriven pin debug_Reg20_inferred:in0[6] to constant 0
WARNING: [Synth 8-3295] tying undriven pin debug_Reg20_inferred:in0[5] to constant 0
WARNING: [Synth 8-3295] tying undriven pin debug_Reg20_inferred:in0[4] to constant 0
WARNING: [Synth 8-3295] tying undriven pin debug_Reg20_inferred:in0[3] to constant 0
WARNING: [Synth 8-3295] tying undriven pin debug_Reg20_inferred:in0[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin debug_Reg20_inferred:in0[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin debug_Reg20_inferred:in0[0] to constant 0
WARNING: [Synth 8-3295] tying undriven pin debug_Reg21_inferred:in0[31] to constant 0
WARNING: [Synth 8-3295] tying undriven pin debug_Reg21_inferred:in0[30] to constant 0
WARNING: [Synth 8-3295] tying undriven pin debug_Reg21_inferred:in0[29] to constant 0
WARNING: [Synth 8-3295] tying undriven pin debug_Reg21_inferred:in0[28] to constant 0
WARNING: [Synth 8-3295] tying undriven pin debug_Reg21_inferred:in0[27] to constant 0
WARNING: [Synth 8-3295] tying undriven pin debug_Reg21_inferred:in0[26] to constant 0
WARNING: [Synth 8-3295] tying undriven pin debug_Reg21_inferred:in0[25] to constant 0
WARNING: [Synth 8-3295] tying undriven pin debug_Reg21_inferred:in0[24] to constant 0
WARNING: [Synth 8-3295] tying undriven pin debug_Reg21_inferred:in0[23] to constant 0
WARNING: [Synth 8-3295] tying undriven pin debug_Reg21_inferred:in0[22] to constant 0
WARNING: [Synth 8-3295] tying undriven pin debug_Reg21_inferred:in0[21] to constant 0
WARNING: [Synth 8-3295] tying undriven pin debug_Reg21_inferred:in0[20] to constant 0
WARNING: [Synth 8-3295] tying undriven pin debug_Reg21_inferred:in0[19] to constant 0
WARNING: [Synth 8-3295] tying undriven pin debug_Reg21_inferred:in0[18] to constant 0
WARNING: [Synth 8-3295] tying undriven pin debug_Reg21_inferred:in0[17] to constant 0
WARNING: [Synth 8-3295] tying undriven pin debug_Reg21_inferred:in0[16] to constant 0
WARNING: [Synth 8-3295] tying undriven pin debug_Reg21_inferred:in0[15] to constant 0
WARNING: [Synth 8-3295] tying undriven pin debug_Reg21_inferred:in0[14] to constant 0
WARNING: [Synth 8-3295] tying undriven pin debug_Reg21_inferred:in0[13] to constant 0
WARNING: [Synth 8-3295] tying undriven pin debug_Reg21_inferred:in0[12] to constant 0
WARNING: [Synth 8-3295] tying undriven pin debug_Reg21_inferred:in0[11] to constant 0
WARNING: [Synth 8-3295] tying undriven pin debug_Reg21_inferred:in0[10] to constant 0
WARNING: [Synth 8-3295] tying undriven pin debug_Reg21_inferred:in0[9] to constant 0
WARNING: [Synth 8-3295] tying undriven pin debug_Reg21_inferred:in0[8] to constant 0
WARNING: [Synth 8-3295] tying undriven pin debug_Reg21_inferred:in0[7] to constant 0
WARNING: [Synth 8-3295] tying undriven pin debug_Reg21_inferred:in0[6] to constant 0
WARNING: [Synth 8-3295] tying undriven pin debug_Reg21_inferred:in0[5] to constant 0
WARNING: [Synth 8-3295] tying undriven pin debug_Reg21_inferred:in0[4] to constant 0
WARNING: [Synth 8-3295] tying undriven pin debug_Reg21_inferred:in0[3] to constant 0
WARNING: [Synth 8-3295] tying undriven pin debug_Reg21_inferred:in0[2] to constant 0
WARNING: [Synth 8-3295] tying undriven pin debug_Reg21_inferred:in0[1] to constant 0
WARNING: [Synth 8-3295] tying undriven pin debug_Reg21_inferred:in0[0] to constant 0
WARNING: [Synth 8-3295] tying undriven pin debug_Reg22_inferred:in0[31] to constant 0
WARNING: [Synth 8-3295] tying undriven pin debug_Reg22_inferred:in0[30] to constant 0
WARNING: [Synth 8-3295] tying undriven pin debug_Reg22_inferred:in0[29] to constant 0
WARNING: [Synth 8-3295] tying undriven pin debug_Reg22_inferred:in0[28] to constant 0
INFO: [Common 17-14] Message 'Synth 8-3295' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:29 ; elapsed = 00:00:32 . Memory (MB): peak = 629.605 ; gain = 394.621
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:29 ; elapsed = 00:00:32 . Memory (MB): peak = 629.605 ; gain = 394.621
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 629.605 ; gain = 394.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 629.605 ; gain = 394.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 629.605 ; gain = 394.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 629.605 ; gain = 394.621
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------+------+
|      |Cell      |Count |
+------+----------+------+
|1     |BUFG      |     2|
|2     |CARRY4    |    54|
|3     |DSP48E1   |     3|
|4     |LUT1      |   192|
|5     |LUT2      |   204|
|6     |LUT3      |   211|
|7     |LUT4      |   138|
|8     |LUT5      |    87|
|9     |LUT6      |  1054|
|10    |MUXF7     |   257|
|11    |RAM256X1S |   128|
|12    |FDRE      |  1120|
|13    |LD        |   253|
|14    |IBUF      |     2|
|15    |OBUFT     |    32|
+------+----------+------+

Report Instance Areas: 
+------+---------+---------------+------+
|      |Instance |Module         |Cells |
+------+---------+---------------+------+
|1     |top      |               |  3737|
|2     |  alu2   |ALU32Bit_0     |    32|
|3     |  a4     |RegisterFile   |  1984|
|4     |  alu    |ALU32Bit       |   395|
|5     |  c1     |Controller     |   165|
|6     |  dm1    |DataMemory     |   160|
|7     |  m1     |Mux32Bit2To1   |     5|
|8     |  m2     |Mux32Bit2To1_1 |     5|
|9     |  m3     |Mux32Bit2To1_2 |    32|
|10    |  m4     |Mux32Bit2To1_3 |   460|
|11    |  m5     |Mux32Bit2To1_4 |    32|
|12    |  m6     |Mux32Bit2To1_5 |    52|
|13    |  pc1    |ProgramCounter |   219|
|14    |  se1    |SignExtention  |    32|
+------+---------+---------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 629.605 ; gain = 394.621
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 236 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 629.605 ; gain = 394.621
Synthesis Optimization Complete : Time (s): cpu = 00:00:30 ; elapsed = 00:00:33 . Memory (MB): peak = 629.605 ; gain = 394.621
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 697 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 381 instances were transformed.
  LD => LDCE: 253 instances
  RAM256X1S => RAM256X1S (MUXF7, MUXF7, MUXF8, RAMS64E, RAMS64E, RAMS64E, RAMS64E): 128 instances

INFO: [Common 17-83] Releasing license: Synthesis
79 Infos, 208 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:37 ; elapsed = 00:00:42 . Memory (MB): peak = 662.590 ; gain = 440.422
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Ray/Desktop/DigLogic-Task_3/lab_5/proj_new/Lab_5_Task_3.runs/synth_1/Datapath_top.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file Datapath_top_utilization_synth.rpt -pb Datapath_top_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.248 . Memory (MB): peak = 662.590 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Dec  5 02:21:13 2018...
