@BOOK{Strunk1979,
  title = {The Elements of Style},
  publisher = {Macmillan},
  year = {1979},
  author = {Strunk, Jr., William and E. B. White},
  edition = {Third}
}


@BOOK{chu_vhdl,
  title = {RTL Hardware Design Using VHDL: Coding for Efficiency, Portability, and Scalability},
  publisher = {Wiley},
  year = {2006},
  author = {Pong P. Chu}
}

@BOOK{dspbook,
  title = {The Scientist & Engineer's Guide to Digital Signal Processing},
  publisher = {California Technical Pub},
  year = {1997},
  author = {Steven W. Smith}
}

@MISC{pythondoc,
	title = {Python documentation},
	url = {https://docs.python.org}
}

@ARTICLE{vhdlfixed,
	title = {Fixed point package user's guide},
	author = {David Bishop},
	journal = {},
	year = {2016}
}

@ARTICLE{cycloneiv,
	title = {Cyclone IV FPGA Device Family Overview},
	author = {Altera},
	journal = {},
	year = {2016}
}


@MISC{bladerfdoc,
    author = "BladeRF community",
    title  = "DC offset and IQ Imbalance Correction",
    year   = "2017",
    url    = "https://github.com/Nuand/bladeRF/wiki/DC-offset-and-IQ-Imbalance-Correction"
}


@MISC{dcremoval_lyons,
    author = "Rick Lyons",
    title  = "Linear-phase DC Removal Filter",
    year   = "2008",
    url    = "https://www.dsprelated.com/showarticle/58.php"
}

@MASTERSTHESIS {fskthesis,
    author = "Franz Schnyder, Christoph Haller",
    title  = "Implementation of FM Demodulator Algorithms on a High Performance Digital Signal Processor",
    school = "Nanyang Technological University",
    year   = "2002"
}

@MISC{structvhdl_gaisler,
    author = "Jiri Gaisler",
    title  = "A structured VHDL design method",
    url    = "http://www.gaisler.com/doc/vhdl2proc.pdf"
}

@MISC{myhdlweb,
	title = {MyHDL},
	url = {http://www.myhdl.org},
}

@ARTICLE{myhdlfelton,
	AUTHOR = {Christopher Felton},
	TITLE = {Why Yoo Should	be	Using Python/MyHDL as Your HDL},
	journal = {},
	YEAR = "2013"}

@MISC{migenweb,
	title = {Migen},
	url = {https://m-labs.hk/gateware.html},
}

@MISC{migenpresentation,
	title = {Migen presentation},
	author = {Sebastien Bourdeauducq},
	url = {https://m-labs.hk/migen/slides.pdf},
}

@MISC{jan_sim,
    AUTHOR = {Jan Decaluwe},
	title = {It's a simulation language!},
	url = {http://www.jandecaluwe.com/blog/its-a-simulation-language.html},
}

@MISC{cocotbdoc,
    AUTHOR = {PotentialVentures},
	title = {Cocotb documentation},
	url = {cocotb.readthedocs.io},
}


@ARTICLE{chisel,
	AUTHOR = {Jonathan Bachrach},
	journal = {},
	TITLE = {Chisel: Constructing Hardware in a Scala Embedded Language},
	YEAR = "2012"}

@MISC{clash,
	title = {Clash},
	url = {http://www.clash-lang.org/},
}

@ARTICLE{oovhdl,
    author={S. Swamy and A. Molin and B. Covnot},
    journal={Computer},
    title={OO-VHDL. Object-oriented extensions to VHDL},
    year={1995},
    volume={28},
    number={10},
    pages={18-26},
    keywords={hardware description languages;object-oriented languages;program debugging;program processors;OO-VHDL;VHDL computation model;VHDL simulation environments;abstract models;abstraction levels;component reuse;debugging tool;design complexity;detailed hardware models;hardware description language;object-oriented extensions;preprocessor;reactive computation model;systems modelling;Computational modeling;Concurrent computing;Debugging;Encapsulation;Hardware design languages;Object oriented modeling;Object oriented programming;Runtime;Software development management;Yarn},
    doi={10.1109/2.467587},
    ISSN={0018-9162},
    month={Oct},
}


@Inbook{Benzakki1997,
    author="Benzakki, Judith
    and Djafri, Bachir",
    editor="Kloos, Carlos Delgado
    and Cerny, Eduard",
    title="Object Oriented Extensions to VHDL, The LaMI proposal",
    bookTitle="Hardware Description Languages and their Applications: Specification, modelling, verification and synthesis of microelectronic systems IFIP TC10 WG10.5 International Conference on Computer Hardware Description Languages and their Applications, 20--25 April 1997, Toledo, Spain",
    year="1997",
    publisher="Springer US",
    address="Boston, MA",
    pages="334--347",
    isbn="978-0-387-35064-6",
    doi="10.1007/978-0-387-35064-6_27",
    url="http://dx.doi.org/10.1007/978-0-387-35064-6_27"
}


@MISC{jan_myhdl_signals,
	title = {Why do we need signal assignments?},
	author = {Jan Decaluwe},
	url = {http://www.jandecaluwe.com/hdldesign/signal-assignments.html},
}

@MISC{jan_myhdl_soft,
	title = {Thinking software at the RTL level},
	author = {Jan Decaluwe},
	url = {http://www.jandecaluwe.com/hdldesign/thinking-software-rtl.html},
}



@article{globals_harmful,
 author = {Wulf, W. and Shaw, Mary},
 title = {Global Variable Considered Harmful},
 journal = {SIGPLAN Not.},
 issue_date = {February 1973},
 volume = {8},
 number = {2},
 month = feb,
 year = {1973},
 issn = {0362-1340},
 pages = {28--34},
 numpages = {7},
 url = {http://doi.acm.org/10.1145/953353.953355},
 doi = {10.1145/953353.953355},
 acmid = {953355},
 publisher = {ACM},
 address = {New York, NY, USA},
}

@ARTICLE{vhdl-lrm,
    journal={IEEE Std 1076-2008 (Revision of IEEE Std 1076-2002)},
    title={IEEE Standard VHDL Language Reference Manual},
    year={2009},
    author={IEEE}
}

@article{sysverilog,
  title={Synthesizing SystemVerilog Busting the Myth that SystemVerilog is only for Verification},
  author={Sutherland, Stuart and Mills, Don},
  journal={SNUG Silicon Valley},
  year={2013}
}

@MISC{sysverilog_gotcha,
	title = {Gotcha: Access an out of Bounds Index for a SystemVerilog Fixed Size Array},
	author = {Aurelian Ionel Munteanu},
	url = {http://www.amiq.com/consulting/2016/01/26/gotcha-access-an-out-of-bounds-index-for-a-systemverilog-fixed-size-array/},
}

@MISC{yosys,
	title = {Yosys Open SYnthesis Suite},
	author = {Clifford Wolf},
	url = {http://www.clifford.at/yosys/},
}

@MASTERSTHESIS {vhdl_yosys,
    author = "Florian Mayer",
    title  = "A VHDL frontend for the open-synthesis toolchain Yosys",
    school = "Hochschule Rosenheim",
    year   = "2016"
}
