
---------- Begin Simulation Statistics ----------
host_inst_rate                                1210019                       # Simulator instruction rate (inst/s)
host_mem_usage                                 209960                       # Number of bytes of host memory used
host_seconds                                    73.01                       # Real time elapsed on the host
host_tick_rate                             1768843958                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    88340673                       # Number of instructions simulated
sim_seconds                                  0.129140                       # Number of seconds simulated
sim_ticks                                129139604000                       # Number of ticks simulated
system.cpu.dcache.ReadReq_accesses           20276638                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency 20958.331276                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency 18958.331276                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits               20215873                       # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency     1273533000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate          0.002997                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses                60765                       # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_miss_latency   1152003000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate     0.002997                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses           60765                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_accesses          14613377                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency        25000                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency        23000                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits              14463584                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency    3744825000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate         0.010250                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses              149793                       # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_miss_latency   3445239000                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate     0.010250                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses         149793                       # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles_no_mshrs <err: div-0>                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles_no_targets <err: div-0>                       # average number of cycles each access was blocked
system.cpu.dcache.avg_refs                 169.742404                       # Average number of references to valid blocks.
system.cpu.dcache.blocked_no_mshrs                  0                       # number of cycles access was blocked
system.cpu.dcache.blocked_no_targets                0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles_no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles_no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.demand_accesses            34890015                       # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency 23833.613541                       # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency 21833.613541                       # average overall mshr miss latency
system.cpu.dcache.demand_hits                34679457                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency      5018358000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate           0.006035                       # miss rate for demand accesses
system.cpu.dcache.demand_misses                210558                       # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits                  0                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency   4597242000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate      0.006035                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses           210558                       # number of demand (read+write) MSHR misses
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.overall_accesses           34890015                       # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency 23833.613541                       # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency 21833.613541                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency <err: div-0>                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_hits               34679457                       # number of overall hits
system.cpu.dcache.overall_miss_latency     5018358000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_rate          0.006035                       # miss rate for overall accesses
system.cpu.dcache.overall_misses               210558                       # number of overall misses
system.cpu.dcache.overall_mshr_hits                 0                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency   4597242000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate     0.006035                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses          210558                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.dcache.prefetcher.num_hwpf_already_in_cache            0                       # number of hwpf that were already in the cache
system.cpu.dcache.prefetcher.num_hwpf_already_in_mshr            0                       # number of hwpf that were already in mshr
system.cpu.dcache.prefetcher.num_hwpf_already_in_prefetcher            0                       # number of hwpf that were already in the prefetch queue
system.cpu.dcache.prefetcher.num_hwpf_evicted            0                       # number of hwpf removed due to no buffer left
system.cpu.dcache.prefetcher.num_hwpf_identified            0                       # number of hwpf identified
system.cpu.dcache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.dcache.prefetcher.num_hwpf_removed_MSHR_hit            0                       # number of hwpf removed because MSHR allocated
system.cpu.dcache.prefetcher.num_hwpf_span_page            0                       # number of hwpf spanning a virtual page
system.cpu.dcache.prefetcher.num_hwpf_squashed_from_miss            0                       # number of hwpf that got squashed due to a miss aborting calculation time
system.cpu.dcache.replacements                 200247                       # number of replacements
system.cpu.dcache.sampled_refs                 204343                       # Sample count of references to valid blocks.
system.cpu.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.dcache.tagsinuse               4080.930479                       # Cycle average of tags in use
system.cpu.dcache.total_refs                 34685672                       # Total number of references to valid blocks.
system.cpu.dcache.warmup_cycle              737173000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.writebacks                   147714                       # number of writebacks
system.cpu.dtb.accesses                      34987415                       # DTB accesses
system.cpu.dtb.acv                                  0                       # DTB access violations
system.cpu.dtb.hits                          34890015                       # DTB hits
system.cpu.dtb.misses                           97400                       # DTB misses
system.cpu.dtb.read_accesses                 20366786                       # DTB read accesses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_hits                     20276638                       # DTB read hits
system.cpu.dtb.read_misses                      90148                       # DTB read misses
system.cpu.dtb.write_accesses                14620629                       # DTB write accesses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_hits                    14613377                       # DTB write hits
system.cpu.dtb.write_misses                      7252                       # DTB write misses
system.cpu.icache.ReadReq_accesses           88438074                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency 14131.456382                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency 12131.456382                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits               88361638                       # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency     1080152000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate          0.000864                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses                76436                       # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_miss_latency    927280000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate     0.000864                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses           76436                       # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles_no_mshrs <err: div-0>                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles_no_targets <err: div-0>                       # average number of cycles each access was blocked
system.cpu.icache.avg_refs                1156.021220                       # Average number of references to valid blocks.
system.cpu.icache.blocked_no_mshrs                  0                       # number of cycles access was blocked
system.cpu.icache.blocked_no_targets                0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles_no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles_no_targets            0                       # number of cycles access was blocked
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.demand_accesses            88438074                       # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency 14131.456382                       # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency 12131.456382                       # average overall mshr miss latency
system.cpu.icache.demand_hits                88361638                       # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency      1080152000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate           0.000864                       # miss rate for demand accesses
system.cpu.icache.demand_misses                 76436                       # number of demand (read+write) misses
system.cpu.icache.demand_mshr_hits                  0                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_miss_latency    927280000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate      0.000864                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses            76436                       # number of demand (read+write) MSHR misses
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.overall_accesses           88438074                       # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency 14131.456382                       # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency 12131.456382                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_uncacheable_latency <err: div-0>                       # average overall mshr uncacheable latency
system.cpu.icache.overall_hits               88361638                       # number of overall hits
system.cpu.icache.overall_miss_latency     1080152000                       # number of overall miss cycles
system.cpu.icache.overall_miss_rate          0.000864                       # miss rate for overall accesses
system.cpu.icache.overall_misses                76436                       # number of overall misses
system.cpu.icache.overall_mshr_hits                 0                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_miss_latency    927280000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate     0.000864                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses           76436                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.icache.prefetcher.num_hwpf_already_in_cache            0                       # number of hwpf that were already in the cache
system.cpu.icache.prefetcher.num_hwpf_already_in_mshr            0                       # number of hwpf that were already in mshr
system.cpu.icache.prefetcher.num_hwpf_already_in_prefetcher            0                       # number of hwpf that were already in the prefetch queue
system.cpu.icache.prefetcher.num_hwpf_evicted            0                       # number of hwpf removed due to no buffer left
system.cpu.icache.prefetcher.num_hwpf_identified            0                       # number of hwpf identified
system.cpu.icache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.icache.prefetcher.num_hwpf_removed_MSHR_hit            0                       # number of hwpf removed because MSHR allocated
system.cpu.icache.prefetcher.num_hwpf_span_page            0                       # number of hwpf spanning a virtual page
system.cpu.icache.prefetcher.num_hwpf_squashed_from_miss            0                       # number of hwpf that got squashed due to a miss aborting calculation time
system.cpu.icache.replacements                  74391                       # number of replacements
system.cpu.icache.sampled_refs                  76436                       # Sample count of references to valid blocks.
system.cpu.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.icache.tagsinuse               1876.941758                       # Cycle average of tags in use
system.cpu.icache.total_refs                 88361638                       # Total number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.writebacks                        0                       # number of writebacks
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.accesses                      88442008                       # ITB accesses
system.cpu.itb.acv                                  0                       # ITB acv
system.cpu.itb.hits                          88438074                       # ITB hits
system.cpu.itb.misses                            3934                       # ITB misses
system.cpu.l2cache.ReadExReq_accesses          143578                       # number of ReadExReq accesses(hits+misses)
system.cpu.l2cache.ReadExReq_avg_miss_latency        22000                       # average ReadExReq miss latency
system.cpu.l2cache.ReadExReq_avg_mshr_miss_latency        11000                       # average ReadExReq mshr miss latency
system.cpu.l2cache.ReadExReq_miss_latency   3158716000                       # number of ReadExReq miss cycles
system.cpu.l2cache.ReadExReq_miss_rate              1                       # miss rate for ReadExReq accesses
system.cpu.l2cache.ReadExReq_misses            143578                       # number of ReadExReq misses
system.cpu.l2cache.ReadExReq_mshr_miss_latency   1579358000                       # number of ReadExReq MSHR miss cycles
system.cpu.l2cache.ReadExReq_mshr_miss_rate            1                       # mshr miss rate for ReadExReq accesses
system.cpu.l2cache.ReadExReq_mshr_misses       143578                       # number of ReadExReq MSHR misses
system.cpu.l2cache.ReadReq_accesses            137201                       # number of ReadReq accesses(hits+misses)
system.cpu.l2cache.ReadReq_avg_miss_latency        22000                       # average ReadReq miss latency
system.cpu.l2cache.ReadReq_avg_mshr_miss_latency        11000                       # average ReadReq mshr miss latency
system.cpu.l2cache.ReadReq_hits                 89695                       # number of ReadReq hits
system.cpu.l2cache.ReadReq_miss_latency    1045132000                       # number of ReadReq miss cycles
system.cpu.l2cache.ReadReq_miss_rate         0.346251                       # miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_misses               47506                       # number of ReadReq misses
system.cpu.l2cache.ReadReq_mshr_miss_latency    522566000                       # number of ReadReq MSHR miss cycles
system.cpu.l2cache.ReadReq_mshr_miss_rate     0.346251                       # mshr miss rate for ReadReq accesses
system.cpu.l2cache.ReadReq_mshr_misses          47506                       # number of ReadReq MSHR misses
system.cpu.l2cache.UpgradeReq_accesses           6215                       # number of UpgradeReq accesses(hits+misses)
system.cpu.l2cache.UpgradeReq_avg_miss_latency 21989.380531                       # average UpgradeReq miss latency
system.cpu.l2cache.UpgradeReq_avg_mshr_miss_latency        11000                       # average UpgradeReq mshr miss latency
system.cpu.l2cache.UpgradeReq_miss_latency    136664000                       # number of UpgradeReq miss cycles
system.cpu.l2cache.UpgradeReq_miss_rate             1                       # miss rate for UpgradeReq accesses
system.cpu.l2cache.UpgradeReq_misses             6215                       # number of UpgradeReq misses
system.cpu.l2cache.UpgradeReq_mshr_miss_latency     68365000                       # number of UpgradeReq MSHR miss cycles
system.cpu.l2cache.UpgradeReq_mshr_miss_rate            1                       # mshr miss rate for UpgradeReq accesses
system.cpu.l2cache.UpgradeReq_mshr_misses         6215                       # number of UpgradeReq MSHR misses
system.cpu.l2cache.Writeback_accesses          147714                       # number of Writeback accesses(hits+misses)
system.cpu.l2cache.Writeback_miss_rate              1                       # miss rate for Writeback accesses
system.cpu.l2cache.Writeback_misses            147714                       # number of Writeback misses
system.cpu.l2cache.Writeback_mshr_miss_rate            1                       # mshr miss rate for Writeback accesses
system.cpu.l2cache.Writeback_mshr_misses       147714                       # number of Writeback MSHR misses
system.cpu.l2cache.avg_blocked_cycles_no_mshrs <err: div-0>                       # average number of cycles each access was blocked
system.cpu.l2cache.avg_blocked_cycles_no_targets <err: div-0>                       # average number of cycles each access was blocked
system.cpu.l2cache.avg_refs                  2.294067                       # Average number of references to valid blocks.
system.cpu.l2cache.blocked_no_mshrs                 0                       # number of cycles access was blocked
system.cpu.l2cache.blocked_no_targets               0                       # number of cycles access was blocked
system.cpu.l2cache.blocked_cycles_no_mshrs            0                       # number of cycles access was blocked
system.cpu.l2cache.blocked_cycles_no_targets            0                       # number of cycles access was blocked
system.cpu.l2cache.cache_copies                     0                       # number of cache copies performed
system.cpu.l2cache.demand_accesses             280779                       # number of demand (read+write) accesses
system.cpu.l2cache.demand_avg_miss_latency        22000                       # average overall miss latency
system.cpu.l2cache.demand_avg_mshr_miss_latency        11000                       # average overall mshr miss latency
system.cpu.l2cache.demand_hits                  89695                       # number of demand (read+write) hits
system.cpu.l2cache.demand_miss_latency     4203848000                       # number of demand (read+write) miss cycles
system.cpu.l2cache.demand_miss_rate          0.680549                       # miss rate for demand accesses
system.cpu.l2cache.demand_misses               191084                       # number of demand (read+write) misses
system.cpu.l2cache.demand_mshr_hits                 0                       # number of demand (read+write) MSHR hits
system.cpu.l2cache.demand_mshr_miss_latency   2101924000                       # number of demand (read+write) MSHR miss cycles
system.cpu.l2cache.demand_mshr_miss_rate     0.680549                       # mshr miss rate for demand accesses
system.cpu.l2cache.demand_mshr_misses          191084                       # number of demand (read+write) MSHR misses
system.cpu.l2cache.fast_writes                      0                       # number of fast writes performed
system.cpu.l2cache.mshr_cap_events                  0                       # number of times MSHR cap was activated
system.cpu.l2cache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu.l2cache.overall_accesses            280779                       # number of overall (read+write) accesses
system.cpu.l2cache.overall_avg_miss_latency        22000                       # average overall miss latency
system.cpu.l2cache.overall_avg_mshr_miss_latency        11000                       # average overall mshr miss latency
system.cpu.l2cache.overall_avg_mshr_uncacheable_latency <err: div-0>                       # average overall mshr uncacheable latency
system.cpu.l2cache.overall_hits                 89695                       # number of overall hits
system.cpu.l2cache.overall_miss_latency    4203848000                       # number of overall miss cycles
system.cpu.l2cache.overall_miss_rate         0.680549                       # miss rate for overall accesses
system.cpu.l2cache.overall_misses              191084                       # number of overall misses
system.cpu.l2cache.overall_mshr_hits                0                       # number of overall MSHR hits
system.cpu.l2cache.overall_mshr_miss_latency   2101924000                       # number of overall MSHR miss cycles
system.cpu.l2cache.overall_mshr_miss_rate     0.680549                       # mshr miss rate for overall accesses
system.cpu.l2cache.overall_mshr_misses         191084                       # number of overall MSHR misses
system.cpu.l2cache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.l2cache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.l2cache.prefetcher.num_hwpf_already_in_cache            0                       # number of hwpf that were already in the cache
system.cpu.l2cache.prefetcher.num_hwpf_already_in_mshr            0                       # number of hwpf that were already in mshr
system.cpu.l2cache.prefetcher.num_hwpf_already_in_prefetcher            0                       # number of hwpf that were already in the prefetch queue
system.cpu.l2cache.prefetcher.num_hwpf_evicted            0                       # number of hwpf removed due to no buffer left
system.cpu.l2cache.prefetcher.num_hwpf_identified            0                       # number of hwpf identified
system.cpu.l2cache.prefetcher.num_hwpf_issued            0                       # number of hwpf issued
system.cpu.l2cache.prefetcher.num_hwpf_removed_MSHR_hit            0                       # number of hwpf removed because MSHR allocated
system.cpu.l2cache.prefetcher.num_hwpf_span_page            0                       # number of hwpf spanning a virtual page
system.cpu.l2cache.prefetcher.num_hwpf_squashed_from_miss            0                       # number of hwpf that got squashed due to a miss aborting calculation time
system.cpu.l2cache.replacements                 24953                       # number of replacements
system.cpu.l2cache.sampled_refs                 40841                       # Sample count of references to valid blocks.
system.cpu.l2cache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.l2cache.tagsinuse              4393.054480                       # Cycle average of tags in use
system.cpu.l2cache.total_refs                   93692                       # Total number of references to valid blocks.
system.cpu.l2cache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu.l2cache.writebacks                       0                       # number of writebacks
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                        258279208                       # number of cpu cycles simulated
system.cpu.num_insts                         88340673                       # Number of instructions executed
system.cpu.num_refs                          35321418                       # Number of memory references
system.cpu.workload.PROG:num_syscalls            4583                       # Number of system calls

---------- End Simulation Statistics   ----------
