@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)
@N: BN397 :"d:\linuxenv\cygwin\home\corvus\testbenches\reg\verilog\top.v":85:12:85:14|Connected syn_hyper_connect __xmr_use__1_, tag __xmr_tag__3_0_52911da27fa5f414a2f3c2c9883a4e75
@N: BN397 :"d:\linuxenv\cygwin\home\corvus\testbenches\reg\verilog\top.v":84:12:84:14|Connected syn_hyper_connect __xmr_use__3_, tag __xmr_tag__2_0_52911da27fa5f414a2f3c2c9883a4e75
@N: BN397 :"d:\linuxenv\cygwin\home\corvus\testbenches\reg\verilog\top.v":83:12:83:14|Connected syn_hyper_connect __xmr_use__5_, tag __xmr_tag__1_0_52911da27fa5f414a2f3c2c9883a4e75
@N: MO111 :"d:\linuxenv\cygwin\home\corvus\testbenches\reg\verilog\top.v":21:16:21:17|Tristate driver TX (in view: work.top(verilog)) on net TX (in view: work.top(verilog)) has its enable tied to GND.
@N: MO111 :"d:\linuxenv\cygwin\home\corvus\testbenches\reg\verilog\top.v":21:16:21:17|Tristate driver TX (in view: work.top(verilog)) on net TX (in view: work.top(verilog)) has its enable tied to GND.
@N: BN225 |Writing default property annotation file D:\LinuxEnv\Cygwin\home\corvus\testbenches\REG\icecube\MULT\MULT_Implmnt\MULT.sap.
