<!DOCTYPE html>
<html>
  <head>
    <meta charset='utf-8'>
    <meta content='IE=edge' http-equiv='X-UA-Compatible'>
    <meta content='width=device-width, initial-scale=1' name='viewport'>
    <title>Heinz Riener</title>
    <link href='css/bootstrap.min.css' rel='stylesheet'>
    <link href='css/custom.css' rel='stylesheet'>
    <script src='https://use.fontawesome.com/02858a71b6.js'></script>
    <script src="https://ajax.googleapis.com/ajax/libs/jquery/3.3.1/jquery.min.js"></script>
    <!-- Global site tag (gtag.js) - Google Analytics -->
    <!--
      <script async src="https://www.googletagmanager.com/gtag/js?id=UA-108470749-1"></script>
      <script>
        window.dataLayer = window.dataLayer || [];
        function gtag(){dataLayer.push(arguments);}
        gtag('js', new Date());
        gtag('config', 'UA-108470749-1');
      </script>
    //-->
  </head>
  <body>
    <div class='container' id='main-container'>
      <div class='row' id='main-row'>
        <div class='col-md-3' id='left-column' align='center'>
        </div>
        <div class='col-md-9'>
          <div class='starter-template'>
            <img align='right' id='nav-picture' src='images/heinz2.png'>
            <h1>Heinz Riener</h1>
            <p class='lead'>Researcher, EPFL, Lausanne, Switzerland</p>
          </div>

          <ul class="nav nav-pills">
            <li role="presentation"><a href="index.html">News</a></li>
            <li role="presentation" class="active"><a>Publications</a></li>
            <li role="presentation"><a href="software.html">Software</a></li>
            <li role="presentation"><a href="research.html">Research</a></li>
          </ul>

          <script>
            $(function() {
              $(".nav li").click(function() {
                $("li").removeClass("active");
                $(this).addClass("active");
              });
            });
          </script>

          <br />

          <div class='row'>
            <div class='col-md-8'>
              <div class='tab-pane' id='pubs'>
                <h3>Publications</h3>

                <h4>Preprints</h4>
                <ul class='list-group'>
                  <li class='list-group-item'>
                    <span class="label label-primary">NEW</span>
                    Roderick Bloem, Goerschwin Fey, Fabian Greif, Robert Koenighofer, Ingo Pill, <b>Heinz Riener</b>, Franz Roeck,
                    <b>Synthesizing Test Strategies from Temporal Logic Specifications</b>,
                    <i>arXiv:1809.01607</i>, subject: cs.SE, cs.LO, September, 2018.
                    (<a target="_blank" href="https://arxiv.org/abs/1809.01607">arXiv</a>,
                     <a target="_blank" href="https://www.iaik.tugraz.at/content/research/scos/tools/">PARTYStrategy</a>)
                    <span class="label label-danger">Preprint #4</span>
                  </li>
                  <li class='list-group-item'>
                    <b>Heinz Riener</b>, R&uuml;diger Ehlers, Bruno Schmitt, Giovanni De Micheli,
                    <b>Exact Synthesis of ESOP Forms</b>,
                    <i>	arXiv:1807.11103</i>, subject: cs.LO, July, 2018.
                    (<a target="_blank" href="https://arxiv.org/abs/1807.11103">arXiv</a>,
                     <a target="_blank" href="https://github.com/hriener/easy/">GitHub</a>,
                     <a target="_blank" href="misc/2018_easy.html">Benchmarks</a>)
                    <span class="label label-danger">Preprint #3</span>
                  </li>
                  <li class='list-group-item'>
                    Mathias Soeken, <b>Heinz Riener</b>, Winston Haaswijk, Giovanni De Micheli,
                    <b>The EPFL Logic Synthesis Libraries</b>,
                    <i>arXiv:1805.05121</i>, subject: cs.LO, cs.MS, May, 2018.
                    (<a target="_blank" href="https://arxiv.org/abs/1805.05121">arXiv</a>,
                     <a target="_blank" href="https://github.com/lsils/lstools-showcase">GitHub</a>)
                     <span class="label label-danger">Preprint #2</span>
                  </li>
                  <li class='list-group-item'>
                    <b>Heinz Riener</b>, R&uuml;diger Ehlers, G&ouml;rschwin Fey,
                    <b>Path-Based Program Repair</b>,
                    <i>arXiv:1503.04378</i>, subject: cs.PL, cs.SE, March, 2015.
                    (<a target="_blank" href="https://arxiv.org/abs/1503.04914">arXiv</a>)
                    <span class="label label-danger">Preprint #1</span>
                  </li>
                </ul>

                <h4>Journal Articles</h4>

                <ul class='list-group'>
                  <li class='list-group-item'>
                    <span class="label label-primary">NEW</span>
                    Mathias Soeken, Giulia Meuli, Bruno Schmitt, Fereshte Mozafari, <b>Heinz Riener</b>, Giovanni De Micheli,
                    <b>Boolean satisfiability in quantum compilation</b>,
                    In <i>Philosophical Transactions of the Royal Society A: Mathematical, Physical and Engineering Sciences</i>, 378(2164),
                    Royal Society, 2019.
                    (<a target="_blank" href="https://royalsocietypublishing.org/doi/10.1098/rsta.2019.0161">Royal Society</a>)
                    <span class="label label-info">Journal Article #3</span>
                  </li>
                  <li class='list-group-item'>
                    <span class="label label-primary">NEW</span>
                    Roderick Bloem, Goerschwin Fey, Fabian Greif, Robert Koenighofer, Ingo Pill, <b>Heinz Riener</b>, Franz Roeck,
                    <b>Synthesizing Test Strategies from Temporal Logic Specifications</b>,
                    In <i>Formal Methods in System Design</i>, 55(2),
                    Springer, pp. 103-135, 2019.
                    (<a target="_blank" href="https://link.springer.com/article/10.1007%2Fs10703-019-00338-9">Springer</a>)
                    <span class="label label-info">Journal Article #2</span>
                  </li>
                  <li class='list-group-item'>
                    <b>Heinz Riener</b>, Finn Haedicke, Stefan Frehse, Mathias Soeken, Daniel Gro&szlig;e, Rolf Drechsler, G&ouml;schwin Fey,
                    <b>metaSMT: Focus on Your Application and not on Solver Integration</b>,
                    In <i>Journal on Software Tools for Technology Transfer (STTT)</i> 19(5),
                    Springer, pp. 605-621, 2017.
                    (<a target="_blank" href="https://link.springer.com/article/10.1007/s10009-016-0426-1">Springer</a>,
                     <a target="_blank" href="https://dl.acm.org/citation.cfm?id=3140230">ACM Dig. Lib.</a>,
                     <a target="_blank" href="https://github.com/agra-uni-bremen/metaSMT/">GitHub</a>)
                    <span class="label label-info">Journal Article #1</span>
                  </li>
                </ul>

                <h4>Book Chapters</h4>

                <ul class='list-group'>
                  <li class='list-group-item'>
                    <span class="label label-primary">NEW</span>
                    <b>Heinz Riener</b>, R&uuml;diger Ehlers, Bruno de O. Schmitt, Giovanni De Micheli,
                    <b>Exact Synthesis of ESOP Forms</b>,
                    In <i>Advanced Boolean Techniques</i>,
                    Springer, pp. 177-194, 2019.
                    (<a target="_blank" href="https://link.springer.com/chapter/10.1007/978-3-030-20323-8_8">Springer</a>)
                  </li>
                  <li class='list-group-item'>
                    Gadi Aleksandrowicz, Eli Arbel, Roderick Bloem, Timon D. ter Braak, Sergei Devadze, G&ouml;rschwin Fey, Maksim Jenihhin,
                    Artur Jutman, Hans G. Kerkhoff, Robert K&ouml;nighofer, Shlomit Koyfman, Jan Malburg, Shiri Moran, Jaan Raik, Gerard Rauwerda,
                    <b>Heinz Riener</b>, Franz R&ouml;ck, Konstantin Shibin, Kim Sunesen, Jinbo Wan, Yong Zhao,
                    <b>Designing Reliable Cyber-Physical Systems</b>,
                    In <i>Languages, Design Methods, and Tools for Electronic System Design</i>, vol. 454,
                    Springer, pp. 15-38, 2018.
                    (<a target="_blank" href="https://link.springer.com/chapter/10.1007/978-3-319-62920-9_2">Springer</a>)
                  </li>
                </ul>

                <h4>Conference Papers</h4>

                <ul class='list-group'>
                  <li class='list-group-item'>
                    <span class="label label-primary">NEW</span>
                    Fereshte Mozafari, Mathias Soeken, <b>Heinz Riener</b>, Giovanni De Micheli,
                    <b>Automatic uniform quantum state preparation using decision diagrams</b>,
                    In <i>International Symposium on Multiple-Valued Logic (ISMVL)</i>,
                    Miyazaki, Japan, 2020.
                    <span class="label label-warning">Conference Paper #21</span>
                  </li>
                  <li class='list-group-item'>
                    <span class="label label-primary">NEW</span>
                    Victor N. Kravets, Jie-Hong R. Jiang, <b>Heinz Riener</b>,
                    <b>Learning to Automate the Design Updates From Observed Engineering Changes in the Chip Development Cycle</b>,
                    In <i>Design, Automation and Test in Europe (DATE)</i>,
                    Grenoble, France, 2020.
                    <span class="label label-warning">Conference Paper #20</span>
                  </li>
                  <li class='list-group-item'>
                    <span class="label label-primary">NEW</span>
                    <b>Heinz Riener</b>, Alan Mishchenko, Mathias Soeken,
                    <b>Exact DAG-aware rewriting</b>,
                    In <i>Design, Automation and Test in Europe (DATE)</i>,
                    Grenoble, France, 2020.
                    <span class="label label-warning">Conference Paper #19</span>
                  </li>
                  <li class='list-group-item'>
                    <span class="label label-primary">NEW</span>
                    Eleonora Testa, Mathias Soeken, <b>Heinz Riener</b>, Luca Gaetano Amaru, Giovanni De Micheli,
                    <b>A logic synthesis toolbox for reducing the multiplicative complexity in logic networks</b>,
                    In <i>Design, Automation and Test in Europe (DATE)</i>,
                    Grenoble, France, 2020.
                    <span class="label label-warning">Conference Paper #18</span>
                  </li>
                  <li class='list-group-item'>
                    <span class="label label-primary">NEW</span>
                    <b>Heinz Riener</b>,
                    <b>Exact synthesis of LTL properties from traces</b>,
                    In <i>2019 Forum on Specification and Design Languages (FDL)</i>,
                    Southampton, UK, 2019.
                    <span class="label label-warning">Conference Paper #17</span>
                  </li>
                  <li class='list-group-item'>
                    <span class="label label-primary">NEW</span>
                    Giulia Meuli, Bruno Schmitt, R&uuml;diger Ehlers, <b>Heinz Riener</b>, Giovanni De Micheli,
                    <b>Evaluating ESOP Optimization Methods in Quantum Compilation Flows</b>,
                    In <i>Reversible Computation (RC)</i>,
                    Lausanne, Switzerland, 2019.
                    <span class="label label-warning">Conference Paper #16</span>
                  </li>
                  <li class='list-group-item'>
                    <span class="label label-primary">NEW</span>
                    <b>Heinz Riener</b>, Eleonora Testa, Winston Haaswijk, Alan Mishchenko, Luca Amaru, Giovanni De Micheli, Mathias Soeken,
                    <b>Scalable Generic Logic Synthesis: One Approach to Rule Them All</b>,
                    In <i>Design Automation Conference (DAC)</i>,
                    pp. 70:1--70:6, Las Vegas, NV, US, 2019.
                    (<a target="_blank" href="https://dl.acm.org/citation.cfm?doid=3316781.3317905">ACM Dig. Lib.</a>,
                     <a target="_blank" href="papers/2019_dac_flow.pdf">PDF</a>,
                     <a target="_blank" href="https://github.com/lsils/mockturtle">GitHub</a>,
                     <a target="_blank" href="https://github.com/lsils/experiments-dac19-flow">Experiments</a>)
                    <span class="label label-warning">Conference Paper #15</span>
                  </li>
                  <li class='list-group-item'>
                    <span class="label label-primary">NEW</span>
                    <b>Heinz Riener</b>, Winston Haaswijk, Alan Mishchenko, Giovanni De Micheli, Mathias Soeken,
                    <b>On-the-fly and DAG-aware: Rewriting Boolean Networks with Exact Synthesis</b>,
                    In <i>Design, Automation and Test in Europe (DATE)</i>,
                    pp. 1649-1654, Florence, Italy, 2019.
                    (<a target="_blank" href="https://ieeexplore.ieee.org/abstract/document/8715185">IEEEXplore</a>,
                     <a target="_blank" href="papers/2019_date_rewriting.pdf">PDF</a>)
                    <span class="label label-warning">Conference Paper #14</span>
                  </li>
                  <li class='list-group-item'>
                    <span class="label label-primary">NEW</span>
                    Goerschwin Fey, Tara Ghasempouri, Swen Jacobs, Gianluca Martino, Jaan Raik, <b>Heinz Riener</b>,
                    <b>Design Understanding: From Logic to Specification (special session)</b>,
                    In <i>26th IFIP/IEEE International Conference on Very Large Scale Integration (VLSI-SoC)</i>,
                    pp. 172-175, Verona, Italy, 2018.
                    (<a target="_blank" href="https://ieeexplore.ieee.org/document/8644732">IEEEXplore</a>,
                     <a target="_blank" href="papers/2018_vlsisoc_du.pdf">PDF</a>)
                    <span class="label label-warning">Conference Paper #13</span>
                  </li>
                  <li class='list-group-item'>
                    <span class="label label-primary">NEW</span>
                    <b>Heinz Riener</b>, Eleonora Testa, Luca Amaru, Mathias Soeken, Giovanni De Micheli,
                    <b>Size Optimization of MIGs with an Application to QCA and STMG Technologies</b>,
                    In <i>14th IEEE / ACM International Symposium on Nanoscale Architectures (NANOARCH)</i>,
                    pp. 157-162, Athens, Greece, 2018.
                    (<a target="_blank" href="https://dl.acm.org/citation.cfm?doid=3232195.3232202">ACM Dig. Lib.</a>,
                     <a target="_blank" href="papers/2018_nanoarch.pdf">PDF</a>)
                    <span class="label label-warning">Conference Paper #12</span>
                  </li>
                  <li class='list-group-item'>
                    Cunxi Yu, <b>Heinz Riener</b>, Francesca Stradolini, Giovanni De Micheli,
                    <b>Generating Safety Guidance for Medical Injection with Three-Compartment Pharmacokinetics Model</b>,
                    In <i>IEEE Computer Society Annual Symposium on VLSI (ISVLSI)</i>,
                    Hong Kong, China, 2018.
                    (<a target="_blank" href="https://ieeexplore.ieee.org/document/8429383/">IEEEXplore</a>)
                    <span class="label label-warning">Conference Paper #11</span>
                  </li>
                  <li class='list-group-item'>
                    Jan Malburg, <b>Heinz Riener</b>, G&ouml;rschwin Fey,
                    <b>Mining Latency Guarantees for RTL Designs</b>,
                    In <i>48th International Symposium on Multiple-Valued Logic (ISMVL)</i>,
                    Linz, Austria, 2018.
                    (<a target="_blank" href="https://ieeexplore.ieee.org/document/8416923/">IEEEXplore</a>)
                    <span class="label label-warning">Conference Paper #10</span>
                  </li>
                  <li class='list-group-item'>
                    <b>Heinz Riener</b>, R&uuml;diger Ehlers, G&ouml;rschwin Fey,
                    <b>CEGAR-based EF Synthesis of Boolean Functions with an Application to Circuit Rectification</b>,
                    In <i>22nd Asia and South Pacific Design Automation Conference (ASP-DAC)</i>,
                    pp. 251-256, Tokyo, Japan, 2017.
                    (<a target="_blank" href="http://ieeexplore.ieee.org/document/7858328/">IEEEXplore</a>,
                     <a target="_blank" href="papers/2017_aspdac.pdf">PDF</a>)
                    <span class="label label-warning">Conference Paper #9</span>
                  </li>
                  <li class='list-group-item'>
                    Gadi Aleksandrowicz, Eli Arbel, Roderick Bloem, Timon D. ter Braak, Sergei Devadze, G&ouml;rschwin Fey,
                    Maksim Jenihhin, Artur Jutman, Hans G. Kerkhoff, Robert K&ouml;nighofer, Jan Malburg, Shiri Moran, Jaan Raik,
                    Gerard K. Rauwerda, <b>Heinz Riener</b>, Franz R&ouml;ck, Konstantin Shibin, Kim Sunesen, Jinbo Wan, Yong Zhao,
                    <b>Designing Reliable Cyber-Physical Systems (special session)</b>,
                    In <i>2016 Forum on Specification and Design Languages (FDL)</i>,
                    pp. 1-8, Bremen, Germany, 2016.
                    (<a target="_blank" href="http://ieeexplore.ieee.org/document/7880382/">IEEEXplore</a>)
                    <span class="label label-warning">Conference Paper #8</span>
                  </li>
                  <li class='list-group-item'>
                    <b>Heinz Riener</b>, G&ouml;rschwin Fey,
                    <b>Exact Diagnosis Using Boolean Satisfiability</b>,
                    In <i>IEEE/ACM International Conference on Computer-Aided Design (ICCAD)</i>,
                    Austin, TX, USA, 2016.
                    (<a target="_blank" href="http://ieeexplore.ieee.org/document/7827630/">IEEEXplore</a>,
                     <a target="_blank" href="https://dl.acm.org/citation.cfm?id=2967036">ACM Dig. Lib.</a>)
                     <span class="label label-warning">Conference Paper #7</span>
                  </li>
                  <li class='list-group-item'>
                    Niels Thols, <b>Heinz Riener</b>, G&ouml;rschwin Fey,
                    <b>Equivalence Checking on ESL Utilizing A Priori Knowledge</b>,
                    In <i>Forum on Specification and Design Languages (FDL)</i>,
                    pp. 1-8, Bremen, Germany, 2016.
                    (<a target="_blank" href="http://ieeexplore.ieee.org/document/7880367/">IEEEXplore</a>)
                    <span class="label label-warning">Conference Paper #6</span>
                  </li>
                  <li class='list-group-item'>
                    Niklas Krafczyk, <b>Heinz Riener</b>, G&ouml;rschwin Fey,
                    <b>WCET Overapproximation for Software in the Context of a Cyber-Physical System</b>,
                    In <i>IFIP/IEEE International Conference on Very Large Scale Integration (VLSI-SoC)</i>,
                    pp. 1-6, Tallinn, Estonia, 2016.
                    (<a target="_blank" href="http://ieeexplore.ieee.org/document/7753559/">IEEEXplore</a>)
                    <span class="label label-warning">Conference Paper #5</span>
                  </li>
                  <li class='list-group-item'>
                    Niels Thols, <b>Heinz Riener</b>, G&ouml;rschwin Fey,
                    <b>Equivalence Checking on System Level Using A Priori Knowledge</b>,
                    In <i>IEEE International Symposium on Design and Diagnostics of Electronic Circuits &amp; Systems (DDECS)</i>,
                    pp. 177-182, Belgrade, Serbia, 2015.
                    (<a target="_blank" href="http://ieeexplore.ieee.org/document/7195694/">IEEEXplore</a>,
                    <a href="https://dl.acm.org/citation.cfm?id=2860421">ACM Dig. Lib.</a>)
                    <span class="label label-warning">Conference Paper #4</span>
                  </li>
                  <li class='list-group-item'>
                    <b>Heinz Riener</b>, Mathias Soeken, Clemens Werther, G&ouml;rschwin Fey, Rolf Drechsler,
                    <b>metaSMT: A Unified Interface to SMT-LIB2</b>,
                    In <i>2014 Forum on Specification and Design Languages (FDL)</i>,
                    pp. 1-6, Munich, Germany, 2014.
                    (<a target="_blank" href="https://ieeexplore.ieee.org/document/7119353/">IEEEXplore</a>)
                    <span class="label label-warning">Conference Paper #3</span>
                  </li>
                  <li class='list-group-item'>
                    <b>Heinz Riener</b>, Stefan Frehse, G&ouml;rschwin Fey,
                    <b>Improving Fault Tolerance Utilizing Hardware-Software-Co-Synthesis</b>,
                    In <i>Design, Automation and Test in Europe (DATE)</i>,
                    pp. 939-942, Grenoble, France, 2013.
                    (<a target="_blank" href="https://ieeexplore.ieee.org/document/6513643/">IEEEXplore</a>)
                    <span class="label label-warning">Conference Paper #2</span>
                  </li>
                  <li class='list-group-item'>
                    <b>Heinz Riener</b>, G&ouml;rschwin Fey,
                    <b>Model-based Diagnosis versus Error Explanation</b>,
                    In <i>Tenth ACM/IEEE International Conference on Formal Methods and Models for Codesign (MEMOCODE)</i>,
                    pp. 43--52, Arlington, VA, USA, 2012.
                    (<a target="_blank" href="https://ieeexplore.ieee.org/document/6292299/">IEEEXplore</a>)
                    <span class="label label-warning">Conference Paper #1</span>
                  </li>
                </ul>

                <h4>Workshop Papers</h4>

                <ul class='list-group'>
                  <li class='list-group-item'>
                    <span class="label label-primary">NEW</span>
                    <b>Heinz Riener</b>, Mathias Soeken, Eleonora Testa, Giovanni De Micheli,
                    <b>Generic Logic Synthesis meets RTL Synthesis</b>,
                    In <i>Workshop on Open-Source EDA Technology (WOSET)</i>,
                    Westminster, CO, USA, 2019.
                  </li>
                  <li class='list-group-item'>
                    <span class="label label-primary">NEW</span>
                    <b>Heinz Riener</b>, Eleonora Testa, Winston Haaswijk, Alan Mishchenko, Luca Amaru, Giovanni De Micheli, Mathias Soeken,
                    <b>Logic Optimization of Majority-Inverter Graphs</b>,
                    In <i>22nd Workshop - Methods and Description Languages for Modelling and Verification of Circuits and Systems (MBMV)</i>,
                    Kaiserslautern, Germany, 2019.
                    (<a target="_blank" href="https://ieeexplore.ieee.org/document/8727159">IEEEXplore</a>,
                     <a target="_blank" href="papers/2019_mbmv_mig_opt.pdf">PDF</a>)
                  </li>
                  <li class='list-group-item'>
                    <span class="label label-primary">NEW</span>
                    Giulia Meuli, Bruno De O. Schmitt, <b>Heinz Riener</b>, Giovanni De Micheli,
                    <b>SAT-based Optimal ESOP Synthesis</b>,
                    In <i>International Workshop on Quantum Compilation (IWQC)</i>,
                    San Diego, CA, USA, 2018.
                  </li>
                  <li class='list-group-item'>
                    <span class="label label-primary">NEW</span>
                    Mathias Soeken, <b>Heinz Riener</b>, Winston Haaswijk, Eleonora Testa, Giovanni De Micheli,
                    <b>The EPFL Logic Synthesis Libraries</b>,
                    In <i>Workshop on Open-Source EDA Technology (WOSET)</i>,
                    San Diego, CA, USA, 2018.
                  </li>
                  <li class='list-group-item'>
                    <b>Heinz Riener</b>, R&uuml;diger Ehlers, Bruno Schmitt, Giovanni De Micheli,
                    <b>Exact Synthesis of ESOP Forms</b>,
                    In <i>13th International Workshop on Boolean Problems (IWSBP)</i>,
                    Bremen, Germany, 2018.
                    (<a target="_blank" href="https://github.com/hriener/easy/">GitHub</a>,
                     <a target="_blank" href="misc/2018_easy.html">Benchmarks</a>)
                  </li>
                  <li class='list-group-item'>
                    Mathias Soeken, <b>Heinz Riener</b>, Winston Haaswijk, Giovanni De Micheli,
                    <b>The EPFL Logic Synthesis Libraries</b>,
                    In <i>27th International Workshop on Logic & Synthesis (IWLS)</i>,
                    San Francisco, CA, USA, 2018.
                    (<a target="_blank" href="https://github.com/lsils/lstools-showcase">GitHub</a>)
                  </li>
                  <li class='list-group-item'>
                    Gianluca Martino, <b>Heinz Riener</b>, G&ouml;rschwin Fey,
                    <b>Coverage-Guided CTL Property Enumeration for Understanding Models of Reactive Systems</b>,
                    In <i>27th International Workshop on Logic & Synthesis (IWLS)</i>,
                    San Francisco, CA, USA, 2018.
                    (<a target="_blank" href="https://github.com/hriener/behemoth">GitHub</a>)
                  </li>
                  <li class='list-group-item'>
                    Jan Malburg, <b>Heinz Riener</b>, G&ouml;rschwin Fey,
                    <b>Mining Latency Guarantees for RT-level Designs</b>,
                    In <i>4th Workshop on Design Automation for Understanding Hardware Designs (DUHDe)</i>,
                    Lausanne, Switzerland, 2017.
                  </li>
                  <li class='list-group-item'>
                    <b>Heinz Riener</b>, G&ouml;rschwin Fey,
                    <b>Computing Exact Fault Candidates Incrementally</b>,
                    In <i>4th Workshop on Design Automation for Understanding Hardware Designs (DUHDe)</i>,
                    Lausanne, Switzerland, 2017.
                  </li>
                  <li class='list-group-item'>
                    <b>Heinz Riener</b>, R&uuml;diger Ehlers, G&ouml;rschwin Fey,
                    <b>Counterexample-Guided EF Synthesis of Boolean Functions</b>,
                    In <i>20th Workshop - Methods and Description Languages for Modelling and Verification of Circuits and Systems (MBMV)</i>,
                    pp. 67-74, Bremen, Germany, 2017.
                    (<a target="_blank" href="http://www.shaker.de/de/content/catalogue/index.asp?lang=de&ID=8&ISBN=978-3-8440-4996-1">Shaker</a>,
                     <a target="_blank" href="papers/2017_mbmv.pdf">PDF</a>)
                  </li>
                  <li class='list-group-item'>
                    <b>Heinz Riener</b>, G&ouml;rschwin Fey,
                    <b>Counterexample-Guided Diagnosis</b>,
                    In <i>1st IEEE International Verification and Security Workshop (IVSW)</i>,
                    pp. 1-6, Sant Feliu de Guixols, Catalunya, Spain, 2016.
                    (<a target="_blank" href="http://ieeexplore.ieee.org/document/7566605/">IEEEXplore</a>)
                  </li>
                  <li class='list-group-item'>
                    <b>Heinz Riener</b>, Robert K&ouml;nighofer, G&ouml;rschwin Fey, Roderick Bloem,
                    <b>SMT-Based CPS Parameter Synthesis</b>,
                    In <i>Applied Verification for Continuous and Hybrid Systems (ARCH@CPSWeek 2016)</i>,
                    vol 43, pp. 126-133, Vienna, Austra, 2016.
                    (<a target="_blank" href="https://easychair.org/publications/paper/1fL">Easychair proc.</a>,
                     <a target="_blank" href="https://github.com/hriener/parsyn-cegis">GitHub</a>)
                  </li>
                  <li class='list-group-item'>
                    <b>Heinz Riener</b>, R&uuml;diger Ehlers, G&ouml;rschwin Fey,
                    <b>Path-Based Program Repair</b>,
                    In <i>12th International Workshop on Formal Engineering approaches to Software Components and Architectures (FESCA)</i>,
                    Satellite event of ETAPS,
                    pp. 22-32, London, United Kingdoms, 2015.
                    (<a target="_blank" href="http://eptcs.web.cse.unsw.edu.au/paper.cgi?FESCA2015.3">EPTCS proc.</a>)
                  </li>
                  <li class='list-group-item'>
                    <b>Heinz Riener</b>, Oliver Kesz&ouml;cze, Rolf Drechsler, G&ouml;rschwin Fey,
                    <b>A Logic for Cardinality Constraints (extended abstract)</b>,
                    In <i>16th Workshop - Methods and Description Languages for Modelling and Verification of Circuits and Systems (MBMV)</i>,
                    pp. 217-220, B&ouml;blingen, Germany, 2014.
                  </li>
                  <li class='list-group-item'>
                    <b>Heinz Riener</b>, G&ouml;rschwin Fey,
                    <b>Yet a Better Error Explanation Algorithm</b>,
                    In <i>15th Workshop - Methods and Description Languages for Modelling and Verification of Circuits and Systems (MBMV)</i>,
                    pp. 193-194, Warnem&uml;nde, Germany, 2013.
                  </li>
                  <li class='list-group-item'>
                    <b>Heinz Riener</b>, G&ouml;rschwin Fey,
                    <b>FAuST: A Framework for Formal Verification, Automated Debugging, and Software Test Generation</b>,
                    In <i>19th International Workshop on Model Checking Software (SPIN)</i>,
                    pp. 234-240, Oxford, UK, 2012.
                    (<a target="_blank" href="https://link.springer.com/chapter/10.1007%2F978-3-642-31759-0_17">Springer</a>)
                  </li>
                  <li class='list-group-item'>
                    <b>Heinz Riener</b>, Roderick Bloem, G&ouml;rschwin Fey,
                    <b>Test Case Generation from Mutants Using Model Checking Techniques</b>,
                    In <i>Fourth IEEE International Conference on Software Testing, Verification and Validation (ICST Workshops)</i>,
                    pp. 388-397, Berlin, Germany, 2011.
                    (<a target="_blank" href="https://ieeexplore.ieee.org/document/5954438/">IEEEXplore</a>)
                  </li>
                </ul>

              </div>
            </div>

            <div class='col-md-4'>
              <h4 style='margin-top: 0px'>Contact</h4>
              Heinz Riener
              <br />EPFL IC ISIM LSI1
              <br />INF 333, Station 14
              <br />
              1015 Lausanne, Switzerland
              <br /><br />
              <i class="fa fa-phone" aria-hidden="true"></i>
              +41 21 69 30914
              <br />
              <i class="fa fa-envelope" aria-hidden="true"></i>
              <a target="_blank" href='mailto:heinz.riener@epfl.ch'>heinz.riener@epfl.ch</a>
              <br />
              <i class="fa fa-globe" aria-hidden="true"></i>
              <a target="_blank" href='http://www.epfl.ch' target='_blank'>www.epfl.ch</a>
              <br />
              <i class="fa fa-github" aria-hidden="true"></i>
              <a target="_blank" href="https://github.com/hriener/">GitHub</a>
              <br />
              <i class="fa fa-list" aria-hidden="true"></i>
              <a target="_blank" href="http://dblp.uni-trier.de/pers/hd/r/Riener:Heinz">DBLP</a>
              <br />
              <i class="fa fa-list" aria-hidden="true"></i>
              <a target="_blank" href="https://orcid.org/0000-0003-1527-7160">ORCID</a>
              <br />
              <i class="fa fa-list" aria-hidden="true"></i>
              <a target="_blank" href="https://www.scopus.com/authid/detail.uri?authorId=47062297300">SCOPUS</a>
              <br />
              <i class="fa fa-linkedin" aria-hidden="true"></i>
              <a target="_blank" href="https://www.linkedin.com/in/heinz-riener-262a1a155/">LinkedIn</a>
              <br /><br />
              <img align='left' id='epfl-logo' src='images/epfl.svg' width='175px'>
            </div>
          </div>
        </div>
      </div>
    </div>
  </body>
</html>
