0-prep 0h0m2s357ms
1-opensta 0h0m3s173ms
1-yosys 0h1m20s938ms
3-init_floorplan_openroad 0h0m1s737ms
6-tapcell 0h0m1s325ms
8-pdn 0h0m5s946ms
9-replace 0h0m13s423ms
9-resizer_design_optimization 0h0m21s315ms
10-write_verilog 0h0m1s453ms
11-opendp 0h0m4s976ms
12-cts 0h1m0s797ms
13-write_verilog 0h0m1s416ms
13-resizer_timing_optimization 0h0m16s73ms
14-write_verilog 0h0m1s452ms
14-resizer_timing_optimization 0h0m20s53ms
15-write_verilog 0h0m1s454ms
17-opendp 0h0m2s405ms
18-write_verilog 0h0m1s600ms
18-diodes 0h0m1s622ms
19-addspacers 0h0m2s252ms
20-fastroute 0h0m14s296ms
21-write_verilog 0h0m1s997ms
22-tritonRoute 0h18m49s595ms
23-spef_extraction 0h0m15s959ms
23-spef_extraction_sta 0h0m17s761ms
25-spef_extraction 0h0m15s934ms
26-spef_extraction_multi_corner_sta 0h0m36s761ms
26-spef_extraction 0h0m16s620ms
29-write_verilog 0h0m3s202ms
33-magic_gen 0h3m4s536ms
34-klayout 0h0m10s10ms
36-klayout_xor 0h6m9s886ms
37-magic_ext_spice 0h2m0s272ms