Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (lin64) Build 3671981 Fri Oct 14 04:59:54 MDT 2022
| Date         : Thu Dec  1 11:52:30 2022
| Host         : aet-linux running 64-bit Pop!_OS 22.04 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file pattern_detector_timing_summary_routed.rpt -pb pattern_detector_timing_summary_routed.pb -rpx pattern_detector_timing_summary_routed.rpx -warn_on_violation
| Design       : pattern_detector
| Device       : 7a50ti-csg324
| Speed File   : -1L  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  12          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (12)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (22)
5. checking no_input_delay (1)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (12)
-------------------------
 There are 12 register/latch pins with no clock driven by root clock pin: clk (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (22)
-------------------------------------------------
 There are 22 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                   23          inf        0.000                      0                   23           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            23 Endpoints
Min Delay            23 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 z_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            z
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.618ns  (logic 3.088ns (66.879%)  route 1.530ns (33.121%))
  Logic Levels:           2  (FDRE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y1           FDRE                         0.000     0.000 r  z_reg/C
    SLICE_X1Y1           FDRE (Prop_fdre_C_Q)         0.456     0.456 r  z_reg/Q
                         net (fo=1, routed)           1.530     1.986    z_OBUF
    T10                  OBUF (Prop_obuf_I_O)         2.632     4.618 r  z_OBUF_inst/O
                         net (fo=0)                   0.000     4.618    z
    T10                                                               r  z (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x
                            (input port)
  Destination:            FSM_onehot_state_reg[1]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.825ns  (logic 1.090ns (38.572%)  route 1.735ns (61.428%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R10                                               0.000     0.000 f  x (IN)
                         net (fo=0)                   0.000     0.000    x
    R10                  IBUF (Prop_ibuf_I_O)         0.966     0.966 f  x_IBUF_inst/O
                         net (fo=8, routed)           1.178     2.144    x_IBUF
    SLICE_X0Y2           LUT1 (Prop_lut1_I0_O)        0.124     2.268 r  FSM_onehot_state[8]_i_1/O
                         net (fo=5, routed)           0.557     2.825    FSM_onehot_state[8]_i_1_n_0
    SLICE_X0Y2           FDRE                                         r  FSM_onehot_state_reg[1]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x
                            (input port)
  Destination:            FSM_onehot_state_reg[3]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.825ns  (logic 1.090ns (38.572%)  route 1.735ns (61.428%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R10                                               0.000     0.000 f  x (IN)
                         net (fo=0)                   0.000     0.000    x
    R10                  IBUF (Prop_ibuf_I_O)         0.966     0.966 f  x_IBUF_inst/O
                         net (fo=8, routed)           1.178     2.144    x_IBUF
    SLICE_X0Y2           LUT1 (Prop_lut1_I0_O)        0.124     2.268 r  FSM_onehot_state[8]_i_1/O
                         net (fo=5, routed)           0.557     2.825    FSM_onehot_state[8]_i_1_n_0
    SLICE_X0Y2           FDRE                                         r  FSM_onehot_state_reg[3]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x
                            (input port)
  Destination:            FSM_onehot_state_reg[4]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.825ns  (logic 1.090ns (38.572%)  route 1.735ns (61.428%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R10                                               0.000     0.000 f  x (IN)
                         net (fo=0)                   0.000     0.000    x
    R10                  IBUF (Prop_ibuf_I_O)         0.966     0.966 f  x_IBUF_inst/O
                         net (fo=8, routed)           1.178     2.144    x_IBUF
    SLICE_X0Y2           LUT1 (Prop_lut1_I0_O)        0.124     2.268 r  FSM_onehot_state[8]_i_1/O
                         net (fo=5, routed)           0.557     2.825    FSM_onehot_state[8]_i_1_n_0
    SLICE_X0Y2           FDRE                                         r  FSM_onehot_state_reg[4]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x
                            (input port)
  Destination:            FSM_onehot_state_reg[6]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.825ns  (logic 1.090ns (38.572%)  route 1.735ns (61.428%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R10                                               0.000     0.000 f  x (IN)
                         net (fo=0)                   0.000     0.000    x
    R10                  IBUF (Prop_ibuf_I_O)         0.966     0.966 f  x_IBUF_inst/O
                         net (fo=8, routed)           1.178     2.144    x_IBUF
    SLICE_X0Y2           LUT1 (Prop_lut1_I0_O)        0.124     2.268 r  FSM_onehot_state[8]_i_1/O
                         net (fo=5, routed)           0.557     2.825    FSM_onehot_state[8]_i_1_n_0
    SLICE_X0Y2           FDRE                                         r  FSM_onehot_state_reg[6]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x
                            (input port)
  Destination:            FSM_onehot_state_reg[8]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.825ns  (logic 1.090ns (38.572%)  route 1.735ns (61.428%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R10                                               0.000     0.000 f  x (IN)
                         net (fo=0)                   0.000     0.000    x
    R10                  IBUF (Prop_ibuf_I_O)         0.966     0.966 f  x_IBUF_inst/O
                         net (fo=8, routed)           1.178     2.144    x_IBUF
    SLICE_X0Y2           LUT1 (Prop_lut1_I0_O)        0.124     2.268 r  FSM_onehot_state[8]_i_1/O
                         net (fo=5, routed)           0.557     2.825    FSM_onehot_state[8]_i_1_n_0
    SLICE_X0Y2           FDRE                                         r  FSM_onehot_state_reg[8]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x
                            (input port)
  Destination:            z_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.313ns  (logic 1.090ns (47.120%)  route 1.223ns (52.880%))
  Logic Levels:           2  (IBUF=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R10                                               0.000     0.000 r  x (IN)
                         net (fo=0)                   0.000     0.000    x
    R10                  IBUF (Prop_ibuf_I_O)         0.966     0.966 r  x_IBUF_inst/O
                         net (fo=8, routed)           1.223     2.189    x_IBUF
    SLICE_X1Y1           LUT3 (Prop_lut3_I1_O)        0.124     2.313 r  z_i_1/O
                         net (fo=1, routed)           0.000     2.313    z_i_1_n_0
    SLICE_X1Y1           FDRE                                         r  z_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x
                            (input port)
  Destination:            FSM_onehot_state_reg[10]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.237ns  (logic 0.966ns (43.168%)  route 1.271ns (56.832%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R10                                               0.000     0.000 r  x (IN)
                         net (fo=0)                   0.000     0.000    x
    R10                  IBUF (Prop_ibuf_I_O)         0.966     0.966 r  x_IBUF_inst/O
                         net (fo=8, routed)           1.271     2.237    x_IBUF
    SLICE_X0Y1           FDRE                                         r  FSM_onehot_state_reg[10]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x
                            (input port)
  Destination:            FSM_onehot_state_reg[2]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.237ns  (logic 0.966ns (43.168%)  route 1.271ns (56.832%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R10                                               0.000     0.000 r  x (IN)
                         net (fo=0)                   0.000     0.000    x
    R10                  IBUF (Prop_ibuf_I_O)         0.966     0.966 r  x_IBUF_inst/O
                         net (fo=8, routed)           1.271     2.237    x_IBUF
    SLICE_X0Y1           FDRE                                         r  FSM_onehot_state_reg[2]/R
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 x
                            (input port)
  Destination:            FSM_onehot_state_reg[5]/R
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.237ns  (logic 0.966ns (43.168%)  route 1.271ns (56.832%))
  Logic Levels:           1  (IBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R10                                               0.000     0.000 r  x (IN)
                         net (fo=0)                   0.000     0.000    x
    R10                  IBUF (Prop_ibuf_I_O)         0.966     0.966 r  x_IBUF_inst/O
                         net (fo=8, routed)           1.271     2.237    x_IBUF
    SLICE_X0Y1           FDRE                                         r  FSM_onehot_state_reg[5]/R
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FSM_onehot_state_reg[9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            FSM_onehot_state_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.204ns  (logic 0.128ns (62.766%)  route 0.076ns (37.234%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y1           FDRE                         0.000     0.000 r  FSM_onehot_state_reg[9]/C
    SLICE_X0Y1           FDRE (Prop_fdre_C_Q)         0.128     0.128 r  FSM_onehot_state_reg[9]/Q
                         net (fo=3, routed)           0.076     0.204    FSM_onehot_state_reg_n_0_[9]
    SLICE_X0Y1           FDRE                                         r  FSM_onehot_state_reg[10]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_state_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            z_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.252ns  (logic 0.186ns (73.783%)  route 0.066ns (26.217%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y1           FDRE                         0.000     0.000 r  FSM_onehot_state_reg[5]/C
    SLICE_X0Y1           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  FSM_onehot_state_reg[5]/Q
                         net (fo=3, routed)           0.066     0.207    FSM_onehot_state_reg_n_0_[5]
    SLICE_X1Y1           LUT3 (Prop_lut3_I0_O)        0.045     0.252 r  z_i_1/O
                         net (fo=1, routed)           0.000     0.252    z_i_1_n_0
    SLICE_X1Y1           FDRE                                         r  z_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_state_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            FSM_onehot_state_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.259ns  (logic 0.128ns (49.441%)  route 0.131ns (50.559%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y2           FDRE                         0.000     0.000 r  FSM_onehot_state_reg[3]/C
    SLICE_X0Y2           FDRE (Prop_fdre_C_Q)         0.128     0.128 r  FSM_onehot_state_reg[3]/Q
                         net (fo=2, routed)           0.131     0.259    FSM_onehot_state_reg_n_0_[3]
    SLICE_X0Y2           FDRE                                         r  FSM_onehot_state_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_state_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            FSM_onehot_state_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.267ns  (logic 0.141ns (52.822%)  route 0.126ns (47.178%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y2           FDRE                         0.000     0.000 r  FSM_onehot_state_reg[4]/C
    SLICE_X0Y2           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  FSM_onehot_state_reg[4]/Q
                         net (fo=2, routed)           0.126     0.267    FSM_onehot_state_reg_n_0_[4]
    SLICE_X0Y1           FDRE                                         r  FSM_onehot_state_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_state_reg[7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            FSM_onehot_state_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.268ns  (logic 0.141ns (52.649%)  route 0.127ns (47.351%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y1           FDRE                         0.000     0.000 r  FSM_onehot_state_reg[7]/C
    SLICE_X0Y1           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  FSM_onehot_state_reg[7]/Q
                         net (fo=2, routed)           0.127     0.268    FSM_onehot_state_reg_n_0_[7]
    SLICE_X0Y2           FDRE                                         r  FSM_onehot_state_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_state_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            FSM_onehot_state_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.276ns  (logic 0.141ns (51.088%)  route 0.135ns (48.912%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y1           FDRE                         0.000     0.000 r  FSM_onehot_state_reg[5]/C
    SLICE_X0Y1           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  FSM_onehot_state_reg[5]/Q
                         net (fo=3, routed)           0.135     0.276    FSM_onehot_state_reg_n_0_[5]
    SLICE_X0Y2           FDRE                                         r  FSM_onehot_state_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_state_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            FSM_onehot_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.294ns  (logic 0.186ns (63.272%)  route 0.108ns (36.728%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y2           FDRE                         0.000     0.000 r  FSM_onehot_state_reg[0]/C
    SLICE_X1Y2           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  FSM_onehot_state_reg[0]/Q
                         net (fo=2, routed)           0.108     0.249    FSM_onehot_state_reg_n_0_[0]
    SLICE_X0Y2           LUT3 (Prop_lut3_I0_O)        0.045     0.294 r  FSM_onehot_state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.294    FSM_onehot_state[1]_i_1_n_0
    SLICE_X0Y2           FDRE                                         r  FSM_onehot_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_state_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            FSM_onehot_state_reg[9]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.327ns  (logic 0.141ns (43.163%)  route 0.186ns (56.837%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y2           FDRE                         0.000     0.000 r  FSM_onehot_state_reg[8]/C
    SLICE_X0Y2           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  FSM_onehot_state_reg[8]/Q
                         net (fo=2, routed)           0.186     0.327    FSM_onehot_state_reg_n_0_[8]
    SLICE_X0Y1           FDRE                                         r  FSM_onehot_state_reg[9]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_state_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            FSM_onehot_state_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.344ns  (logic 0.141ns (40.949%)  route 0.203ns (59.051%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y1           FDRE                         0.000     0.000 r  FSM_onehot_state_reg[2]/C
    SLICE_X0Y1           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  FSM_onehot_state_reg[2]/Q
                         net (fo=2, routed)           0.203     0.344    FSM_onehot_state_reg_n_0_[2]
    SLICE_X0Y2           FDRE                                         r  FSM_onehot_state_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            FSM_onehot_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.349ns  (logic 0.251ns (71.945%)  route 0.098ns (28.055%))
  Logic Levels:           3  (FDRE=1 LUT4=1 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y2           FDRE                         0.000     0.000 r  FSM_onehot_state_reg[1]/C
    SLICE_X0Y2           FDRE (Prop_fdre_C_Q)         0.141     0.141 r  FSM_onehot_state_reg[1]/Q
                         net (fo=2, routed)           0.098     0.239    FSM_onehot_state_reg_n_0_[1]
    SLICE_X1Y2           LUT4 (Prop_lut4_I1_O)        0.045     0.284 r  FSM_onehot_state[0]_i_3/O
                         net (fo=1, routed)           0.000     0.284    FSM_onehot_state[0]_i_3_n_0
    SLICE_X1Y2           MUXF7 (Prop_muxf7_I1_O)      0.065     0.349 r  FSM_onehot_state_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     0.349    FSM_onehot_state_reg[0]_i_1_n_0
    SLICE_X1Y2           FDRE                                         r  FSM_onehot_state_reg[0]/D
  -------------------------------------------------------------------    -------------------





