[Global]
CurrentProject=SocMiner.vpj
[ProjectDates]
SocMiner.vpj=20131115162100000
[ActiveConfig]
SocMiner.vpj=Release
[TreeExpansion2]
-@ SocMiner.vpj
  - rtl
  - ../syn
    - soc_miner_io
      - soc_miner_io.srcs
        - sources_1
          - bd
            - soc_miner_io
              - hdl
              + ip
                + soc_miner_io_axi_interconnect_0_0
                + soc_miner_io_axi_interconnect_1_1
                + soc_miner_io_processing_system7_0_0
                  + data
                    + zynqconfig
                      + 1.0
                        + code
                        + ps7regs
                      + 2.0
                        + code
                        + ps7regs
                      + board
                      + can
                      + code
                      + ddr
                      + enet
                      + global
                      + gpio
                      + guidata
                      + html
                      + i2c
                      + mio
                      + mpd
                      + nand
                      + nor
                      + part
                      + pjtag
                      + ps7regs
                      + qspi
                      + sd
                      + spi
                      + trace
                      + ttc
                      + uart
                      + ui
                      + usb
                      + wdt
                  + hdl
                    + verilog
                  + sim
                  + synth
  - tb
scroll:0
[State]
SCREEN: 2560 1600 705 300 1202 1026 0 0 M 0 0 0 0 2081 1250 0
CWD: ../hw
BUFFER: BN="rtl/auto_clear.sv"
BI: MA=1 74 1  TABS=1 5  WWS=1 IWT=0 ST=8 IN=2 BW=0 US=32000 RO=0 SE=1 SN=0 BIN=0 MN=SystemVerilog	HM=0 MF=33554432 TL=0 MLL=0 ASE=0 LNL=1 LCF=4 CAPS=0 E=0 ESBU2=1 CL="" SC="" SCE= SCU=
VIEW: LN=.178 CL=13 LE=0 CX=14 CY=10 WI=5 BI=13 HT=0 HN=0 HF=0 HC=4
BUFFER: BN="rtl/regbus2axi4lite.sv"
BI: MA=1 74 1  TABS=1 5  WWS=1 IWT=0 ST=8 IN=2 BW=0 US=32000 RO=0 SE=1 SN=0 BIN=0 MN=SystemVerilog	HM=0 MF=33554432 TL=0 MLL=0 ASE=0 LNL=1 LCF=4 CAPS=0 E=0 ESBU2=1 CL="" SC="" SCE= SCU=
VIEW: LN=.-1 CL=1 LE=0 CX=2 CY=0 WI=5 BI=22 HT=0 HN=0 HF=0 HC=4
BUFFER: BN="rtl/axi4lite_if.sv"
BI: MA=1 74 1  TABS=1 5  WWS=1 IWT=0 ST=8 IN=2 BW=0 US=32000 RO=0 SE=1 SN=0 BIN=0 MN=SystemVerilog	HM=0 MF=52428896 TL=0 MLL=0 ASE=0 LNL=1 LCF=4 CAPS=0 E=0 ESBU2=1 CL="" SC="" SCE= SCU=
VIEW: LN=.0 CL=1 LE=0 CX=2 CY=0 WI=5 BI=21 HT=0 HN=0 HF=0 HC=4
BUFFER: BN="rtl/axi4lite2regbus.sv"
BI: MA=1 74 1  TABS=1 5  WWS=1 IWT=0 ST=8 IN=2 BW=0 US=32000 RO=0 SE=1 SN=0 BIN=0 MN=SystemVerilog	HM=0 MF=53477984 TL=0 MLL=0 ASE=0 LNL=1 LCF=4 CAPS=0 E=0 ESBU2=1 CL="" SC="" SCE= SCU=
VIEW: LN=.3317 CL=1 LE=0 CX=2 CY=48 WI=5 BI=20 HT=0 HN=0 HF=0 HC=4
BUFFER: BN="rtl/axi4_if.sv"
BI: MA=1 74 1  TABS=1 5  WWS=1 IWT=0 ST=8 IN=2 BW=0 US=32000 RO=0 SE=1 SN=0 BIN=0 MN=SystemVerilog	HM=0 MF=52428896 TL=0 MLL=0 ASE=0 LNL=1 LCF=4 CAPS=0 E=0 ESBU2=1 CL="" SC="" SCE= SCU=
VIEW: LN=.136 CL=33 LE=0 CX=34 CY=6 WI=5 BI=19 HT=0 HN=0 HF=0 HC=4
BUFFER: BN="tb/Makefile.system"
BI: MA=1 74 1  TABS=1 9  WWS=1 IWT=1 ST=8 IN=2 BW=0 US=32000 RO=0 SE=1 SN=0 BIN=0 MN=Makefile	HM=0 MF=33554432 TL=0 MLL=0 ASE=0 LNL=1 LCF=4 CAPS=0 E=0 ESBU2=1 CL="" SC="" SCE= SCU=
VIEW: LN=.7362 CL=2 LE=0 CX=3 CY=66 WI=5 BI=17 HT=0 HN=0 HF=0 HC=4
BUFFER: BN="rtl/regbus_if.sv"
BI: MA=1 74 1  TABS=1 5  WWS=1 IWT=0 ST=8 IN=2 BW=0 US=32000 RO=0 SE=1 SN=0 BIN=0 MN=SystemVerilog	HM=0 MF=33554432 TL=0 MLL=0 ASE=0 LNL=1 LCF=4 CAPS=0 E=0 ESBU2=1 CL="" SC="" SCE= SCU=
VIEW: LN=.0 CL=1 LE=0 CX=2 CY=0 WI=5 BI=23 HT=0 HN=0 HF=0 HC=4
BUFFER: BN="tb/soc_miner_tb.sv"
BI: MA=1 74 1  TABS=1 5  WWS=1 IWT=0 ST=8 IN=2 BW=0 US=32000 RO=0 SE=1 SN=0 BIN=0 MN=SystemVerilog	HM=0 MF=52428896 TL=0 MLL=0 ASE=0 LNL=1 LCF=4 CAPS=0 E=0 ESBU2=1 CL="" SC="" SCE= SCU=
VIEW: LN=.599 CL=71 LE=0 CX=72 CY=21 WI=5 BI=15 HT=0 HN=0 HF=0 HC=4
BUFFER: BN="rtl/soc_miner.sv"
BI: MA=1 74 1  TABS=1 5  WWS=1 IWT=0 ST=8 IN=2 BW=0 US=32000 RO=0 SE=1 SN=0 BIN=0 MN=SystemVerilog	HM=0 MF=53477984 TL=0 MLL=0 ASE=0 LNL=1 LCF=4 CAPS=0 E=0 ESBU2=1 CL="" SC="" SCE= SCU=
VIEW: LN=.249 CL=1 LE=0 CX=2 CY=12 WI=5 BI=14 HT=0 HN=0 HF=0 HC=4
BUFFER: BN="tb/sys_fm.v"
BI: MA=1 74 1  TABS=1 5  WWS=1 IWT=0 ST=8 IN=2 BW=0 US=32000 RO=0 SE=1 SN=0 BIN=0 MN=Verilog	HM=0 MF=53477984 TL=0 MLL=0 ASE=0 LNL=1 LCF=4 CAPS=0 E=0 ESBU2=1 CL="" SC="" SCE= SCU=
VIEW: LN=.0 CL=1 LE=0 CX=2 CY=0 WI=5 BI=16 HT=0 HN=0 HF=0 HC=4
BUFFER: BN="rtl/soc_miner_regs.v"
BI: MA=1 74 1  TABS=1 5  WWS=1 IWT=0 ST=8 IN=2 BW=0 US=32000 RO=0 SE=1 SN=0 BIN=0 MN=Verilog	HM=0 MF=33554432 TL=0 MLL=0 ASE=0 LNL=1 LCF=4 CAPS=0 E=0 ESBU2=1 CL="" SC="" SCE= SCU=
VIEW: LN=.0 CL=1 LE=0 CX=2 CY=0 WI=5 BI=24 HT=0 HN=0 HF=0 HC=4
BUFFER: BN="rtl/soc_miner_wrapper.v"
BI: MA=1 74 1  TABS=1 5  WWS=1 IWT=0 ST=8 IN=2 BW=0 US=32000 RO=0 SE=1 SN=0 BIN=0 MN=Verilog	HM=0 MF=51380832 TL=0 MLL=0 ASE=0 LNL=1 LCF=4 CAPS=0 E=0 ESBU2=1 CL="" SC="" SCE= SCU=
VIEW: LN=.8436 CL=23 LE=13 CX=11 CY=11 WI=5 BI=18 HT=0 HN=0 HF=0 HC=4
BUFFER: BN="tb/axi_tb.sv"
BI: MA=1 74 1  TABS=1 5  WWS=1 IWT=0 ST=8 IN=2 BW=0 US=32000 RO=0 SE=1 SN=0 BIN=0 MN=SystemVerilog	HM=0 MF=53477984 TL=0 MLL=0 ASE=0 LNL=1 LCF=6 CAPS=0 E=0 ESBU2=1 CL="" SC="" SCE= SCU=
VIEW: LN=.26 CL=1 LE=0 CX=2 CY=1 WI=5 BI=28 HT=0 HN=0 HF=0 HC=4
WINDOW: 1 23 1137 1226 0 0 N  WF=0 WT=4 ",,," DID=0
BUFFER: BN="rtl/soc_miner.sv"
VIEW: LN=.249 CL=1 LE=0 CX=6 CY=12 WI=164 BI=14 HT=0 HN=0 HF=0 HC=4
WINDOW: 1 23 1137 1226 0 0 N  WF=0 WT=6 ",,," DID=0
BUFFER: BN="tb/soc_miner_tb.sv"
VIEW: LN=.599 CL=71 LE=0 CX=76 CY=21 WI=162 BI=15 HT=0 HN=0 HF=0 HC=4
WINDOW: 1146 23 934 1226 0 0 N  WF=0 WT=11 ",,," DID=0
BUFFER: BN="rtl/axi4lite_if.sv"
VIEW: LN=.0 CL=1 LE=0 CX=6 CY=0 WI=152 BI=21 HT=0 HN=0 HF=0 HC=4
WINDOW: 2291 23 934 1226 0 0 N  WF=0 WT=13 ",,," DID=0
BUFFER: BN="rtl/regbus_if.sv"
VIEW: LN=.0 CL=1 LE=0 CX=5 CY=0 WI=160 BI=23 HT=0 HN=0 HF=0 HC=4
WINDOW: 1 23 1538 1226 0 0 N  WF=0 WT=9 ",,," DID=0
BUFFER: BN="tb/Makefile.system"
VIEW: LN=.7362 CL=2 LE=0 CX=7 CY=62 WI=158 BI=17 HT=0 HN=0 HF=0 HC=4
WINDOW: 1146 23 934 1226 0 0 N  WF=0 WT=10 ",,," DID=0
BUFFER: BN="rtl/axi4lite2regbus.sv"
VIEW: LN=.3317 CL=1 LE=0 CX=6 CY=48 WI=154 BI=20 HT=0 HN=0 HF=0 HC=4
WINDOW: 1146 23 934 1226 0 0 N  WF=0 WT=3 ",,," DID=0
BUFFER: BN="rtl/axi4_if.sv"
VIEW: LN=.2171 CL=44 LE=0 CX=49 CY=53 WI=156 BI=19 HT=0 HN=0 HF=0 HC=4
WINDOW: 2291 23 934 1226 0 0 N  WF=0 WT=12 ",,," DID=0
BUFFER: BN="rtl/regbus2axi4lite.sv"
VIEW: LN=.0 CL=1 LE=0 CX=4 CY=0 WI=150 BI=22 HT=0 HN=0 HF=0 HC=4
WINDOW: 1 23 1137 1226 0 0 N  WF=0 WT=5 ",,," DID=0
BUFFER: BN="rtl/soc_miner_wrapper.v"
VIEW: LN=.8436 CL=23 LE=13 CX=15 CY=11 WI=170 BI=18 HT=0 HN=0 HF=0 HC=4
WINDOW: 1 23 1137 1226 0 0 N  WF=0 WT=2 ",,," DID=0
BUFFER: BN="rtl/auto_clear.sv"
VIEW: LN=.178 CL=13 LE=0 CX=17 CY=10 WI=148 BI=13 HT=0 HN=0 HF=0 HC=4
WINDOW: 1146 23 348 671 0 0 N  WF=0 WT=14 ",,," DID=0
BUFFER: BN="rtl/soc_miner_regs.v"
VIEW: LN=.0 CL=1 LE=0 CX=6 CY=0 WI=168 BI=24 HT=0 HN=0 HF=0 HC=4
WINDOW: 1 23 1137 1226 0 0 N  WF=0 WT=8 ",,," DID=0
BUFFER: BN="tb/axi_tb.sv"
VIEW: LN=.26 CL=1 LE=0 CX=6 CY=1 WI=196 BI=28 HT=0 HN=0 HF=0 HC=4
WINDOW: 1 23 1137 1226 0 0 N  WF=0 WT=15 ",,," DID=0
BUFFER: BN="tb/sys_fm.v"
VIEW: LN=.13200 CL=10 LE=0 CX=15 CY=69 WI=166 BI=16 HT=0 HN=0 HF=0 HC=4
MDISTATE: 1
AAAAAAAAAAHaAAAAAAAAACAAAAm+AAAGDOoAAAAA+gAAAAIAAAACAAAAAAAAAAH6AAAAAgAAAAIAAAABAAAAAP0AAAAYADoAOgA6AHYARABvAGMAawBBAHIAZQBhAQAAAARzAAAAAAAC+gAAAAcAAAAHAAAABgAAAAIAAAADAAAABAAAAAUAAAABAAAAAPoAAAAHAAAABwAAAAIAAAAGAAAAAAAAAAQAAAAFAAAAAwAAAAH8AAAAcAA5ADoAOgA6AC8AaABvAG0AZQAvAGoAbwByAGcAZQBtAC8AcAByAG8AagBlAGMAdABzAC8AUwBvAGMATQBpAG4AZQByAC8AaAB3AC8AdABiAC8ATQBhAGsAZQBmAGkAbABlAC4AcwB5AHMAdABlAG0AAP////8AAPwAAABuADIAOgA6ADoALwBoAG8AbQBlAC8AagBvAHIAZwBlAG0ALwBwAHIAbwBqAGUAYwB0AHMALwBTAG8AYwBNAGkAbgBlAHIALwBoAHcALwByAHQAbAAvAGEAdQB0AG8AXwBjAGwAZQBhAHIALgBzAHYAAP////8AAPwAAABkADgAOgA6ADoALwBoAG8AbQBlAC8AagBvAHIAZwBlAG0ALwBwAHIAbwBqAGUAYwB0AHMALwBTAG8AYwBNAGkAbgBlAHIALwBoAHcALwB0AGIALwBhAHgAaQBfAHQAYgAuAHMAdgAA/////wAA/AAAAGwANAA6ADoAOgAvAGgAbwBtAGUALwBqAG8AcgBnAGUAbQAvAHAAcgBvAGoAZQBjAHQAcwAvAFMAbwBjAE0AaQBuAGUAcgAvAGgAdwAvAHIAdABsAC8AcwBvAGMAXwBtAGkAbgBlAHIALgBzAHYAAP////8AAPwAAABwADYAOgA6ADoALwBoAG8AbQBlAC8AagBvAHIAZwBlAG0ALwBwAHIAbwBqAGUAYwB0AHMALwBTAG8AYwBNAGkAbgBlAHIALwBoAHcALwB0AGIALwBzAG8AYwBfAG0AaQBuAGUAcgBfAHQAYgAuAHMAdgAA/////wAA/AAAAHoANQA6ADoAOgAvAGgAbwBtAGUALwBqAG8AcgBnAGUAbQAvAHAAcgBvAGoAZQBjAHQAcwAvAFMAbwBjAE0AaQBuAGUAcgAvAGgAdwAvAHIAdABsAC8AcwBvAGMAXwBtAGkAbgBlAHIAXwB3AHIAYQBwAHAAZQByAC4AdgAA/////wAA/AAAAGQAMQA1ADoAOgA6AC8AaABvAG0AZQAvAGoAbwByAGcAZQBtAC8AcAByAG8AagBlAGMAdABzAC8AUwBvAGMATQBpAG4AZQByAC8AaAB3AC8AdABiAC8AcwB5AHMAXwBmAG0ALgB2AQD/////AAD9AAAAGAA6ADoAOgB2AEQAbwBjAGsAQQByAGUAYQEAAAADqAAAAAAAAvoAAAAGAAAABgAAAAEAAAACAAAAAAAAAAUAAAAEAAAAA/oAAAAGAAAABgAAAAUAAAAEAAAAAwAAAAIAAAABAAAAAPwAAABoADMAOgA6ADoALwBoAG8AbQBlAC8AagBvAHIAZwBlAG0ALwBwAHIAbwBqAGUAYwB0AHMALwBTAG8AYwBNAGkAbgBlAHIALwBoAHcALwByAHQAbAAvAGEAeABpADQAXwBpAGYALgBzAHYAAP////8AAPwAAAB6ADEAMAA6ADoAOgAvAGgAbwBtAGUALwBqAG8AcgBnAGUAbQAvAHAAcgBvAGoAZQBjAHQAcwAvAFMAbwBjAE0AaQBuAGUAcgAvAGgAdwAvAHIAdABsAC8AYQB4AGkANABsAGkAdABlADIAcgBlAGcAYgB1AHMALgBzAHYBAP////8AAPwAAAByADEAMQA6ADoAOgAvAGgAbwBtAGUALwBqAG8AcgBnAGUAbQAvAHAAcgBvAGoAZQBjAHQAcwAvAFMAbwBjAE0AaQBuAGUAcgAvAGgAdwAvAHIAdABsAC8AYQB4AGkANABsAGkAdABlAF8AaQBmAC4AcwB2AAD/////AAD8AAAAegAxADIAOgA6ADoALwBoAG8AbQBlAC8AagBvAHIAZwBlAG0ALwBwAHIAbwBqAGUAYwB0AHMALwBTAG8AYwBNAGkAbgBlAHIALwBoAHcALwByAHQAbAAvAHIAZQBnAGIAdQBzADIAYQB4AGkANABsAGkAdABlAC4AcwB2AAD/////AAD8AAAAbgAxADMAOgA6ADoALwBoAG8AbQBlAC8AagBvAHIAZwBlAG0ALwBwAHIAbwBqAGUAYwB0AHMALwBTAG8AYwBNAGkAbgBlAHIALwBoAHcALwByAHQAbAAvAHIAZQBnAGIAdQBzAF8AaQBmAC4AcwB2AAD/////AAD8AAAAdgAxADQAOgA6ADoALwBoAG8AbQBlAC8AagBvAHIAZwBlAG0ALwBwAHIAbwBqAGUAYwB0AHMALwBTAG8AYwBNAGkAbgBlAHIALwBoAHcALwByAHQAbAAvAHMAbwBjAF8AbQBpAG4AZQByAF8AcgBlAGcAcwAuAHYAAP////8AAA==
FILEHIST: 9
rtl/axi4_if.sv
tb/axi_driver.svh
tb/soc_miner_tb.sv
rtl/soc_miner.sv
rtl/axi4lite2regbus.sv
tb/axi_driver.sv
tb/axi_tb.sv
tb/sys_fm.v
rtl/soc_miner_wrapper.v
TBCLASS: 0 0
