[
	{
		"original_line": "        analog begin", 
		"bug_line": "        analog begn",
		"error_description": "Misspelled 'begin' as 'begn', causing a syntax error as the compiler will not recognize the block start keyword."
	},
	{
		"original_line": "`define  VELOCITY_ABSTOL 1.0e-13", 
		"bug_line": "define  VELOCITY_ABSTOL 1.0e-13",
		"error_description": "Missing backtick (`) before 'define'. Preprocessor directives require backticks in Verilog-A, and its absence makes 'define' an invalid identifier in the global scope."
	},
	{
		"original_line": "        parameter real gap = 144.0e-9                 from [0:inf);         // the initial gap between the beam and gate[m]", 
		"bug_line": "        parameter real gap = 144.0e-9                 from [0:inf];         // the initial gap between the beam and gate[m]",
		"error_description": "Mismatched range brackets: expected ')' for open-ended interval at upper bound but found ']' instead. VerilogA requires half-open ranges like [min:max) or (min:max]."
	},
	{
		"original_line": "parameter real RESIS = 0.00022535527511173582 from [0:inf);         // resistivity of the doped Si", 
		"bug_line": "parameter real RESIS = 0.00022535527511173582 from [0:inf};         // resistivity of the doped Si",
		"error_description": "Mismatched bracket: used '}' instead of ')' to close the interval specification [0:inf)."
	},
	{
		"original_line": "        parameter real L = 6.0e-6                     from (0:inf);         // length of the beam [m]", 
		"bug_line": "        parameter real L = 6.0e-6                     from (0:inf];         // length of the beam [m]",
		"error_description": "Mismatched bracket: Opening parenthesis '(' must be closed with ')', not ']'"
	},
	{
		"original_line": "        parameter real piEff = 1.403e-9               from [0:inf);         // effective longitudinal piezoresistive coefficient", 
		"bug_line": "        parameter real piEff = 1.403e-9               from [0:inf)         // effective longitudinal piezoresistive coefficient",
		"error_description": "Missing semicolon at the end of the parameter declaration. VerilogA requires semicolons to terminate parameter statements."
	},
	{
		"original_line": "        kinematic net10;", 
		"bug_line": "        kinematic net10",
		"error_description": "Missing semicolon at the end of the discipline declaration, causing a syntax error as declarations must be properly terminated"
	},
	{
		"original_line": "parameter real piEff = 1.403e-9               from [0:inf);         // effective longitudinal piezoresistive coefficient", 
		"bug_line": "parameter real piEff = 1.403e-9               from [0:inf;         // effective longitudinal piezoresistive coefficient",
		"error_description": "Missing closing parenthesis in range specification. Changed 'from [0:inf)' to 'from [0:inf;' which leaves the range unterminated and uses invalid semicolon instead of closing parenthesis."
	},
	{
		"original_line": "        electrical net9;", 
		"bug_line": "        electrical net9",
		"error_description": "Missing semicolon at end of declaration statement"
	},
	{
		"original_line": "        analog begin", 
		"bug_line": "        analog begn",
		"error_description": "Misspelled keyword 'begin' as 'begn' - unterminated analog block declaration"
	},
	{
		"original_line": "        module NEMS_model_verilog_A(Back,Drain,Side,Source);", 
		"bug_line": "        module NEMS_model_verilog_A(Back,Drain,Side,Source)",
		"error_description": "Missing semicolon at the end of the module declaration. Verilog-A requires semicolons to terminate module declarations before parameter definitions."
	},
	{
		"original_line": "        parameter real L = 6.0e-6                     from (0:inf);         // length of the beam [m]", 
		"bug_line": "        parameter real L = 6.0e-6                     from (0:inf;         // length of the beam [m]",
		"error_description": "Missing closing parenthesis in the range expression for parameter L. The correct syntax requires balanced parentheses around range specifications like '(0:inf)'."
	},
	{
		"original_line": "`define  POSITION_ABSTOL 1.0e-13", 
		"bug_line": "define  POSITION_ABSTOL 1.0e-13",
		"error_description": "Missing backtick (`) at the beginning of the `define directive, causing 'define' to be interpreted as an invalid identifier instead of a compiler directive."
	},
	{
		"original_line": "        real Q;", 
		"bug_line": "        real Q",
		"error_description": "Missing semicolon at the end of the variable declaration statement."
	},
	{
		"original_line": "Q = Cs*V(Side, net9);", 
		"bug_line": "Q = Cs*V(Side, net9)",
		"error_description": "Missing semicolon at the end of the statement, causing syntax error as VerilogA requires semicolons to terminate statements."
	},
	{
		"original_line": "piezoResVA #(.L(L),.W(W),.H(H),.RESIS(RESIS),.POIS(POIS),.piEff(piEff)) I1(Drain,net9,net10);", 
		"bug_line": "piezoResVA #(.L(L),.W(W),.H(H),.RESIS(RESIS),.POIS(POIS),.piEff(piEff) I1(Drain,net9,net10);",
		"error_description": "Missing closing parenthesis ')' after the parameter list before the instance name 'I1', causing unbalanced parentheses syntax error."
	},
	{
		"original_line": "        electrical Back,Drain,Side,Source;", 
		"bug_line": "        electrical Back,Drain,Side,Source",
		"error_description": "Missing semicolon at the end of the discipline declaration"
	},
	{
		"original_line": "`define  POSITION_ABSTOL 1.0e-13", 
		"bug_line": "`define POSITION_ABSTOL 1.0e-13;",
		"error_description": "Semicolon at the end of compiler directive causes syntax error. `define directives must not be terminated with semicolons in Verilog-A."
	},
	{
		"original_line": "        analog begin", 
		"bug_line": "        analg begin",
		"error_description": "Misspelled 'analog' keyword as 'analg', causing unrecognized block declaration"
	},
	{
		"original_line": "        parameter real W = 120.0e-9                   from (0:inf);         // width of the beam [m]", 
		"bug_line": "        parameter real W = 120.0e-9                   from (0:inf;         // width of the beam [m]",
		"error_description": "Missing closing parenthesis in the range specification. The range (0:inf) became (0:inf; which is invalid due to unmatched parentheses."
	}
]