# TCL File Generated by Component Editor 21.1
# Tue Mar 08 23:25:11 KST 2022
# DO NOT MODIFY


# 
# addr_slave "addr_slave" v1.0
#  2022.03.08.23:25:11
# 
# 

# 
# request TCL package from ACDS 16.1
# 
package require -exact qsys 16.1


# 
# module addr_slave
# 
set_module_property DESCRIPTION ""
set_module_property NAME addr_slave
set_module_property VERSION 1.0
set_module_property INTERNAL false
set_module_property OPAQUE_ADDRESS_MAP true
set_module_property AUTHOR ""
set_module_property DISPLAY_NAME addr_slave
set_module_property INSTANTIATE_IN_SYSTEM_MODULE true
set_module_property EDITABLE true
set_module_property REPORT_TO_TALKBACK false
set_module_property ALLOW_GREYBOX_GENERATION false
set_module_property REPORT_HIERARCHY false


# 
# file sets
# 
add_fileset QUARTUS_SYNTH QUARTUS_SYNTH "" ""
set_fileset_property QUARTUS_SYNTH TOP_LEVEL addr_slave
set_fileset_property QUARTUS_SYNTH ENABLE_RELATIVE_INCLUDE_PATHS false
set_fileset_property QUARTUS_SYNTH ENABLE_FILE_OVERWRITE_MODE false
add_fileset_file addr_slave.vhd VHDL PATH src/addr_slave.vhd TOP_LEVEL_FILE


# 
# parameters
# 


# 
# display items
# 


# 
# connection point clock
# 
add_interface clock clock end
set_interface_property clock clockRate 0
set_interface_property clock ENABLED true
set_interface_property clock EXPORT_OF ""
set_interface_property clock PORT_NAME_MAP ""
set_interface_property clock CMSIS_SVD_VARIABLES ""
set_interface_property clock SVD_ADDRESS_GROUP ""

add_interface_port clock clk clk Input 1


# 
# connection point s0
# 
add_interface s0 avalon end
set_interface_property s0 addressUnits WORDS
set_interface_property s0 associatedClock clock
set_interface_property s0 associatedReset reset_sink
set_interface_property s0 bitsPerSymbol 8
set_interface_property s0 burstOnBurstBoundariesOnly false
set_interface_property s0 burstcountUnits WORDS
set_interface_property s0 explicitAddressSpan 0
set_interface_property s0 holdTime 0
set_interface_property s0 linewrapBursts false
set_interface_property s0 maximumPendingReadTransactions 0
set_interface_property s0 maximumPendingWriteTransactions 0
set_interface_property s0 readLatency 0
set_interface_property s0 readWaitTime 1
set_interface_property s0 setupTime 0
set_interface_property s0 timingUnits Cycles
set_interface_property s0 writeWaitTime 0
set_interface_property s0 ENABLED true
set_interface_property s0 EXPORT_OF ""
set_interface_property s0 PORT_NAME_MAP ""
set_interface_property s0 CMSIS_SVD_VARIABLES ""
set_interface_property s0 SVD_ADDRESS_GROUP ""

add_interface_port s0 avs_s0_waitrequest waitrequest Output 1
add_interface_port s0 avs_s0_write write Input 1
add_interface_port s0 avs_s0_writedata writedata Input 8
add_interface_port s0 avs_s0_address address Input 3
add_interface_port s0 avs_s0_chipselect chipselect Input 1
set_interface_assignment s0 embeddedsw.configuration.isFlash 0
set_interface_assignment s0 embeddedsw.configuration.isMemoryDevice 0
set_interface_assignment s0 embeddedsw.configuration.isNonVolatileStorage 0
set_interface_assignment s0 embeddedsw.configuration.isPrintableDevice 0


# 
# connection point reset_sink
# 
add_interface reset_sink reset end
set_interface_property reset_sink associatedClock clock
set_interface_property reset_sink synchronousEdges DEASSERT
set_interface_property reset_sink ENABLED true
set_interface_property reset_sink EXPORT_OF ""
set_interface_property reset_sink PORT_NAME_MAP ""
set_interface_property reset_sink CMSIS_SVD_VARIABLES ""
set_interface_property reset_sink SVD_ADDRESS_GROUP ""

add_interface_port reset_sink rst reset Input 1


# 
# connection point output_en
# 
add_interface output_en conduit end
set_interface_property output_en associatedClock clock
set_interface_property output_en associatedReset ""
set_interface_property output_en ENABLED true
set_interface_property output_en EXPORT_OF ""
set_interface_property output_en PORT_NAME_MAP ""
set_interface_property output_en CMSIS_SVD_VARIABLES ""
set_interface_property output_en SVD_ADDRESS_GROUP ""

add_interface_port output_en out_pin conduit Output 8


# 
# connection point wait_pin
# 
add_interface wait_pin conduit end
set_interface_property wait_pin associatedClock clock
set_interface_property wait_pin associatedReset ""
set_interface_property wait_pin ENABLED true
set_interface_property wait_pin EXPORT_OF ""
set_interface_property wait_pin PORT_NAME_MAP ""
set_interface_property wait_pin CMSIS_SVD_VARIABLES ""
set_interface_property wait_pin SVD_ADDRESS_GROUP ""

add_interface_port wait_pin wait_pin conduit Input 1


# 
# connection point dbg_out_en
# 
add_interface dbg_out_en conduit end
set_interface_property dbg_out_en associatedClock clock
set_interface_property dbg_out_en associatedReset ""
set_interface_property dbg_out_en ENABLED true
set_interface_property dbg_out_en EXPORT_OF ""
set_interface_property dbg_out_en PORT_NAME_MAP ""
set_interface_property dbg_out_en CMSIS_SVD_VARIABLES ""
set_interface_property dbg_out_en SVD_ADDRESS_GROUP ""

add_interface_port dbg_out_en dbg_out_en conduit Output 1


# 
# connection point dbg_wait_pin
# 
add_interface dbg_wait_pin conduit end
set_interface_property dbg_wait_pin associatedClock clock
set_interface_property dbg_wait_pin associatedReset ""
set_interface_property dbg_wait_pin ENABLED true
set_interface_property dbg_wait_pin EXPORT_OF ""
set_interface_property dbg_wait_pin PORT_NAME_MAP ""
set_interface_property dbg_wait_pin CMSIS_SVD_VARIABLES ""
set_interface_property dbg_wait_pin SVD_ADDRESS_GROUP ""

add_interface_port dbg_wait_pin dbg_wait_pin conduit Output 1


# 
# connection point out_en
# 
add_interface out_en conduit end
set_interface_property out_en associatedClock clock
set_interface_property out_en associatedReset ""
set_interface_property out_en ENABLED true
set_interface_property out_en EXPORT_OF ""
set_interface_property out_en PORT_NAME_MAP ""
set_interface_property out_en CMSIS_SVD_VARIABLES ""
set_interface_property out_en SVD_ADDRESS_GROUP ""

add_interface_port out_en out_en conduit Input 1


# 
# connection point dbg_chip
# 
add_interface dbg_chip conduit end
set_interface_property dbg_chip associatedClock clock
set_interface_property dbg_chip associatedReset ""
set_interface_property dbg_chip ENABLED true
set_interface_property dbg_chip EXPORT_OF ""
set_interface_property dbg_chip PORT_NAME_MAP ""
set_interface_property dbg_chip CMSIS_SVD_VARIABLES ""
set_interface_property dbg_chip SVD_ADDRESS_GROUP ""

add_interface_port dbg_chip dbg_chip conduit Output 1


# 
# connection point dbg_data
# 
add_interface dbg_data conduit end
set_interface_property dbg_data associatedClock clock
set_interface_property dbg_data associatedReset ""
set_interface_property dbg_data ENABLED true
set_interface_property dbg_data EXPORT_OF ""
set_interface_property dbg_data PORT_NAME_MAP ""
set_interface_property dbg_data CMSIS_SVD_VARIABLES ""
set_interface_property dbg_data SVD_ADDRESS_GROUP ""

add_interface_port dbg_data dbg_data conduit Output 8


# 
# connection point dbg_data_write
# 
add_interface dbg_data_write conduit end
set_interface_property dbg_data_write associatedClock clock
set_interface_property dbg_data_write associatedReset ""
set_interface_property dbg_data_write ENABLED true
set_interface_property dbg_data_write EXPORT_OF ""
set_interface_property dbg_data_write PORT_NAME_MAP ""
set_interface_property dbg_data_write CMSIS_SVD_VARIABLES ""
set_interface_property dbg_data_write SVD_ADDRESS_GROUP ""

add_interface_port dbg_data_write dbg_data_write conduit Output 8

