{"children":[{"children":[{"data":[607,895,0,0,38],"details":[{"text":"Feedback+Cluster logic","type":"brief"}],"name":"Data control overhead","type":"resource"},{"data":[0,0,0,0,0],"details":[{"text":"Stream implemented 64 bits wide with a buffer size of 0 elements.","type":"text"},{"text":"64b wide with 0 elements.","type":"brief"}],"name":"Component call","type":"resource"},{"data":[0,0,0,0,0],"details":[{"text":"Stream implemented 1 bit wide with a buffer size of 0 elements.","type":"text"},{"text":"1b wide with 0 elements.","type":"brief"}],"name":"Component return","type":"resource"},{"data":[1168,5472,0,0,0],"details":[{"text":"Type: Shift Register (48 or fewer tap points)","type":"text"},{"text":"32 registers of width 32 and depth 1","type":"text"},{"text":"16 registers of width 32 and depth 4","type":"text"},{"text":"Shift Register,\n32 regs, 32 width by 1 depth,\n16 regs, 32 width by 4 depth","type":"brief"}],"name":"Variable: \n - 'A' (floydWarshall.c:14)","type":"resource"},{"data":[28,86,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"2 registers of width 3 and depth 1","type":"text"},{"text":"2 registers of width 32 and depth 1","type":"text"},{"text":"Register,\n2 regs, 3 width by 1 depth,\n2 regs, 32 width by 1 depth","type":"brief"}],"name":"Variable: \n - 'i' (floydWarshall.c:14)","type":"resource"},{"data":[28,86,0,0,0],"details":[{"text":"Type: Register","type":"text"},{"text":"2 registers of width 3 and depth 1","type":"text"},{"text":"2 registers of width 32 and depth 1","type":"text"},{"text":"Register,\n2 regs, 3 width by 1 depth,\n2 regs, 32 width by 1 depth","type":"brief"}],"name":"Variable: \n - 'j' (floydWarshall.c:14)","type":"resource"},{"children":[{"count":5,"data":[99,1606,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"State","type":"resource"},{"count":16,"data":[16,1,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"1-bit Or","type":"resource"},{"count":2,"data":[22,2,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"32-bit Integer Compare","type":"resource"},{"count":2,"data":[64,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"32-bit Or","type":"resource"},{"count":8,"data":[704,0,0,0,0],"debug":[[{"filename":"","line":0}]],"name":"llvm.fpga.case","type":"resource"}],"data":[906,1609,0,0,0],"name":"No Source Line","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"floydWarshall/floydWarshall.c","line":12}]],"name":"Stream Read","type":"resource"}],"data":[1,0,0,0,0],"debug":[[{"filename":"floydWarshall/floydWarshall.c","line":12}]],"name":"floydWarshall/floydWarshall.c:12","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"floydWarshall/floydWarshall.c","line":20}]],"name":"FFwd Destination","type":"resource"},{"count":1,"data":[0,1,0,0,0],"debug":[[{"filename":"floydWarshall/floydWarshall.c","line":20}]],"name":"State","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"floydWarshall/floydWarshall.c","line":20}]],"name":"32-bit Integer Add","type":"resource"},{"count":1,"data":[35,1,0,0,0],"debug":[[{"filename":"floydWarshall/floydWarshall.c","line":20}]],"name":"32-bit Integer Compare","type":"resource"}],"data":[68,2,0,0,0],"debug":[[{"filename":"floydWarshall/floydWarshall.c","line":20}]],"name":"floydWarshall/floydWarshall.c:20","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[3,2,0,0,0],"debug":[[{"filename":"floydWarshall/floydWarshall.c","line":32}]],"name":"Stream Write","type":"resource"}],"data":[3,2,0,0,0],"debug":[[{"filename":"floydWarshall/floydWarshall.c","line":32}]],"name":"floydWarshall/floydWarshall.c:32","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[3,0,0,0,0],"debug":[[{"filename":"floydWarshall/floydWarshall.c","line":16}]],"name":"3-bit Integer Add","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"floydWarshall/floydWarshall.c","line":16}]],"name":"3-bit Integer Compare","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"floydWarshall/floydWarshall.c","line":16}]],"name":"32-bit Integer Add","type":"resource"}],"data":[36,0,0,0,0],"debug":[[{"filename":"floydWarshall/floydWarshall.c","line":16}]],"name":"floydWarshall/floydWarshall.c:16","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[0,512,0,0,0],"debug":[[{"filename":"floydWarshall/floydWarshall.c","line":18}]],"name":"State","type":"resource"},{"count":8,"data":[88,8,0,0,0],"debug":[[{"filename":"floydWarshall/floydWarshall.c","line":18}]],"name":"32-bit Integer Compare","type":"resource"},{"count":16,"data":[416,0,0,0,0],"debug":[[{"filename":"floydWarshall/floydWarshall.c","line":18}]],"name":"32-bit Select","type":"resource"},{"count":1,"data":[26,41,0,0,0],"debug":[[{"filename":"floydWarshall/floydWarshall.c","line":18}]],"name":"Load","type":"resource"}],"data":[530,561,0,0,0],"debug":[[{"filename":"floydWarshall/floydWarshall.c","line":18}]],"name":"floydWarshall/floydWarshall.c:18","type":"resource"},{"children":[{"count":1,"data":[1,1,0,0,0],"debug":[[{"filename":"floydWarshall/floydWarshall.c","line":17}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"floydWarshall/floydWarshall.c","line":17}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"floydWarshall/floydWarshall.c","line":17}]],"name":"2-bit Select","type":"resource"},{"count":1,"data":[3,0,0,0,0],"debug":[[{"filename":"floydWarshall/floydWarshall.c","line":17}]],"name":"3-bit Integer Add","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"floydWarshall/floydWarshall.c","line":17}]],"name":"3-bit Integer Compare","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"floydWarshall/floydWarshall.c","line":17}]],"name":"32-bit Integer Add","type":"resource"}],"data":[40,1,0,0,0],"debug":[[{"filename":"floydWarshall/floydWarshall.c","line":17}]],"name":"floydWarshall/floydWarshall.c:17","replace_name":"true","type":"resource"},{"children":[{"count":2,"data":[1,896,0,0,0],"debug":[[{"filename":"floydWarshall/floydWarshall.c","line":14}]],"name":"State","type":"resource"},{"count":41,"data":[1066,0,0,0,0],"debug":[[{"filename":"floydWarshall/floydWarshall.c","line":14}]],"name":"32-bit Select","type":"resource"},{"count":25,"data":[25,0,0,0,0],"debug":[[{"filename":"floydWarshall/floydWarshall.c","line":14}]],"name":"1-bit And","type":"resource"}],"data":[1092,896,0,0,0],"debug":[[{"filename":"floydWarshall/floydWarshall.c","line":14}]],"name":"floydWarshall/floydWarshall.c:14","type":"resource"},{"children":[{"count":2,"data":[0,160,0,0,0],"debug":[[{"filename":"floydWarshall/floydWarshall.c","line":26}]],"name":"State","type":"resource"},{"count":7,"data":[182,0,0,0,0],"debug":[[{"filename":"floydWarshall/floydWarshall.c","line":26}]],"name":"32-bit Select","type":"resource"},{"count":6,"data":[6,0,0,0,0],"debug":[[{"filename":"floydWarshall/floydWarshall.c","line":26}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"floydWarshall/floydWarshall.c","line":26}]],"name":"32-bit Integer Add","type":"resource"},{"count":8,"data":[112,8,0,0,0],"debug":[[{"filename":"floydWarshall/floydWarshall.c","line":26}]],"name":"32-bit Integer Compare","type":"resource"},{"count":3,"data":[288,0,0,0,0],"debug":[[{"filename":"floydWarshall/floydWarshall.c","line":26}]],"name":"llvm.fpga.case","type":"resource"}],"data":[620,168,0,0,0],"debug":[[{"filename":"floydWarshall/floydWarshall.c","line":26}]],"name":"floydWarshall/floydWarshall.c:26","type":"resource"},{"children":[{"count":1,"data":[3,0,0,0,0],"debug":[[{"filename":"floydWarshall/floydWarshall.c","line":22}]],"name":"3-bit Integer Add","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"floydWarshall/floydWarshall.c","line":22}]],"name":"3-bit Integer Compare","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"floydWarshall/floydWarshall.c","line":22}]],"name":"32-bit Integer Add","type":"resource"}],"data":[36,0,0,0,0],"debug":[[{"filename":"floydWarshall/floydWarshall.c","line":22}]],"name":"floydWarshall/floydWarshall.c:22","replace_name":"true","type":"resource"},{"children":[{"count":1,"data":[1,1,0,0,0],"debug":[[{"filename":"floydWarshall/floydWarshall.c","line":24}]],"name":"1-bit And","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"floydWarshall/floydWarshall.c","line":24}]],"name":"1-bit Or","type":"resource"},{"count":1,"data":[2,0,0,0,0],"debug":[[{"filename":"floydWarshall/floydWarshall.c","line":24}]],"name":"2-bit Select","type":"resource"},{"count":1,"data":[3,0,0,0,0],"debug":[[{"filename":"floydWarshall/floydWarshall.c","line":24}]],"name":"3-bit Integer Add","type":"resource"},{"count":1,"data":[1,0,0,0,0],"debug":[[{"filename":"floydWarshall/floydWarshall.c","line":24}]],"name":"3-bit Integer Compare","type":"resource"},{"count":1,"data":[32,0,0,0,0],"debug":[[{"filename":"floydWarshall/floydWarshall.c","line":24}]],"name":"32-bit Integer Add","type":"resource"}],"data":[40,1,0,0,0],"debug":[[{"filename":"floydWarshall/floydWarshall.c","line":24}]],"name":"floydWarshall/floydWarshall.c:24","replace_name":"true","type":"resource"}],"compute_units":1,"data":[5203,9779,0,0,38],"debug":[[{"filename":"floydWarshall/floydWarshall.c","line":14}]],"details":[{"text":"Number of compute units: 1","type":"text"},{"text":"1 compute unit.","type":"brief"}],"name":"floydWarshall","total_kernel_resources":[5203,9779,0,0,38],"total_percent":[1.21715,0.697917,0.572273,0,0],"type":"function"}],"columns":["","ALUTs","FFs","RAMs","DSPs","MLABs","Details"],"data":[5203,9779,0,0,38],"debug_enabled":"true","max_resources":[854400,1708800,2713,1518,42720],"name":"System","total":[5203,9779,0,0,38],"total_percent":[1.21715,0.697917,0.572273,0,0],"type":"module"}