`timescale 1ns / 1ps

module tb_cpu_imp;

    reg clk;                       // æ—¶é’Ÿä¿¡å·
    reg reset;                     // å¤ä½ä¿¡å·
    wire [15:0] pc_address;        // ç¨‹åºè®¡æ•°å™¨åœ°ï¿??
    wire [31:0] instruction;       // å½“å‰æŒ‡ä»¤
    wire [31:0] alu_result;        // ALU è¿ç®—ç»“æœ

    // å®ä¾‹ï¿?? cpu_imp æ¨¡å—
    cpu_imp uut (
        .clk(clk),
        .reset(reset),
        .pc_address(pc_address),
        .instruction(instruction),
        .alu_result(alu_result)
    );

    // æ—¶é’Ÿç”Ÿæˆ
    initial begin
        clk = 0;
        forever #10 clk = ~clk; // æ—¶é’Ÿå‘¨æœŸ 10 å•ä½æ—¶é—´
    end

    // åˆå§‹åŒ–æŒ‡ä»¤å­˜å‚¨å™¨
    initial begin
        // å°†æŒ‡ä»¤åŠ è½½åˆ°æŒ‡ä»¤å­˜å‚¨ï¿??
        uut.instruction_memory.memory[1] = 32'b0000000_00010_00001_000_00011_0110011; // add x3, x1, x2
        uut.instruction_memory.memory[2] = 32'b0000000_00010_00001_000_00101_0110011; // sub x5, x1, x2
        uut.instruction_memory.memory[3] = 32'b000000000001_00001_000_00110_0010011;  // addi x6, x1, 1
        uut.instruction_memory.memory[4] = 32'b0000000_00010_00001_110_00111_0110011; // or x7, x1, x2
        uut.instruction_memory.memory[5] = 32'b000000000001_00001_110_01000_0010011; // ori x8, x1, 1
        uut.instruction_memory.memory[6] = 32'b0000000_00010_00001_010_01001_0110011; // slt x9, x1, x2
        uut.instruction_memory.memory[7] = 32'b000000000001_00001_010_01010_0110011; // slti x10, x1, 1
        uut.instruction_memory.memory[8] = 32'b0000000_00010_00001_010_00000_0100011;  // sw x2, 0(x1)
        uut.instruction_memory.memory[9] = 32'b000000000000_00001_010_01011_0000011;  // lw x11, 0(x1)
        uut.instruction_memory.memory[10] = 32'b0000000_11111_00000_000_01000_1100011; // beq x3, x4, 0
        uut.reg_file.registers[1]=32'h00000002;
        uut.reg_file.registers[2]=32'h00000004;
        uut.reg_file.registers[3]=32'h00000001;
        uut.reg_file.registers[4]=32'h00000001;
        uut.reg_file.registers[31]=32'h00000000;
        

    
    end

    // æµ‹è¯•æµç¨‹
    initial begin
        // åˆå§‹åŒ–ä¿¡ï¿??
        reset = 1;
        #10 reset = 0;

        // Step 1: æµ‹è¯•åŠ æ³•æŒ‡ä»¤ (add)
        #20 $display("Step 1: ADD Instruction");
        $display("PC Address: %h, Instruction: %h, ALU Result: %h", pc_address, instruction, alu_result);
        $display("Expected ALU Result: sum of x1 and x2");

        // Step 2: æµ‹è¯•ç«‹å³æ•°åŠ æ³•æŒ‡ï¿?? (addi)
        #20 $display("Step 2: ADDI Instruction");
        $display("PC Address: %h, Instruction: %h, ALU Result: %h", pc_address, instruction, alu_result);
        $display("Expected ALU Result: x1 + 1");

        // Step 3: æµ‹è¯•æŒ‰ä½æˆ–æŒ‡ï¿?? (or)
        #20 $display("Step 3: OR Instruction");
        $display("PC Address: %h, Instruction: %h, ALU Result: %h", pc_address, instruction, alu_result);
        $display("Expected ALU Result: x1 | x2");

        // Step 4: æµ‹è¯•å°äºæ¯”è¾ƒæŒ‡ä»¤ (slt)
        #20 $display("Step 4: SLT Instruction");
        $display("PC Address: %h, Instruction: %h, ALU Result: %h", pc_address, instruction, alu_result);
        $display("Expected ALU Result: (x1 < x2) ? 1 : 0");

        // Step 5: æµ‹è¯•åˆ†æ”¯è·³è½¬æŒ‡ä»¤ (beq)
        #20 $display("Step 5: BEQ Instruction");
        $display("PC Address: %h, Instruction: %h", pc_address, instruction);
        $display("Expected PC Address: (x1 == x2) ? branch : PC + 4");

        // Step 6: æµ‹è¯•å­˜å‚¨æŒ‡ä»¤ (sw)
        #20 $display("Step 6: SW Instruction");
        $display("PC Address: %h, Instruction: %h", pc_address, instruction);
        $display("Expected Memory Address: ALU Result (computed address)");

        // Step 7: æµ‹è¯•åŠ è½½æŒ‡ä»¤ (lw)
        #20 $display("Step 7: LW Instruction");
        $display("PC Address: %h, Instruction: %h", pc_address, instruction);
        $display("Expected Loaded Data: value from memory[ALU Result]");
        
        #20 $display("Step 7: LW Instruction");
        $display("PC Address: %h, Instruction: %h", pc_address, instruction);
        $display("Expected Loaded Data: value from memory[ALU Result]");
        
        #20 $display("Step 7: LW Instruction");
        $display("PC Address: %h, Instruction: %h", pc_address, instruction);
        $display("Expected Loaded Data: value from memory[ALU Result]");
        
        #20 $display("Step 7: LW Instruction");
        $display("PC Address: %h, Instruction: %h", pc_address, instruction);
        $display("Expected Loaded Data: value from memory[ALU Result]");
        
        #20
        
        #500

        // æµ‹è¯•ç»“æŸ
        #20 $finish;
    end

endmodule