###############################################################
#  Generated by:      Cadence First Encounter 08.10-p004_1
#  OS:                Linux x86_64(Host ID localhost.localdomain)
#  Generated on:      Mon Aug 19 14:05:24 2024
#  Command:           timeDesign -preCTS -idealClock -pathReports -drvReport...
###############################################################
Path 1: MET Setup Check with Pin ALU/\ALU_OUT_reg[8] /CK 
Endpoint:   ALU/\ALU_OUT_reg[8] /RN (^) checked with  leading edge of 'ALU_CLK'
Beginpoint: scan_rst                (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.380
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.420
- Arrival Time                  2.625
= Slack Time                   16.795
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |           |       |       |  Time   |   Time   | 
     |---------------------------+------------+-----------+-------+-------+---------+----------| 
     |                           | scan_rst ^ |           | 0.000 |       |   0.000 |   16.795 | 
     | U5_mux2X1/U1              | B ^ -> Y ^ | CLKMX2X6M | 1.179 | 0.802 |   0.802 |   17.597 | 
     | FE_OFC0_SYNC_REF_SCAN_RST | A ^ -> Y ^ | CLKBUFX8M | 1.140 | 0.869 |   1.671 |   18.466 | 
     | FE_OFC1_SYNC_REF_SCAN_RST | A ^ -> Y ^ | CLKBUFX8M | 1.064 | 0.908 |   2.579 |   19.374 | 
     | ALU/\ALU_OUT_reg[8]       | RN ^       | SDFFRQX1M | 1.064 | 0.046 |   2.625 |   19.420 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.050 |       |   0.000 |  -16.795 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.000 |  -16.795 | 
     | ALU/\ALU_OUT_reg[8]     | CK ^        | SDFFRQX1M | 0.050 | 0.000 |   0.000 |  -16.795 | 
     +----------------------------------------------------------------------------------------+ 
Path 2: MET Setup Check with Pin ALU/\ALU_OUT_reg[12] /CK 
Endpoint:   ALU/\ALU_OUT_reg[12] /RN (^) checked with  leading edge of 'ALU_CLK'
Beginpoint: scan_rst                 (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.373
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.427
- Arrival Time                  2.626
= Slack Time                   16.801
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |           |       |       |  Time   |   Time   | 
     |---------------------------+------------+-----------+-------+-------+---------+----------| 
     |                           | scan_rst ^ |           | 0.000 |       |   0.000 |   16.801 | 
     | U5_mux2X1/U1              | B ^ -> Y ^ | CLKMX2X6M | 1.179 | 0.802 |   0.802 |   17.603 | 
     | FE_OFC0_SYNC_REF_SCAN_RST | A ^ -> Y ^ | CLKBUFX8M | 1.140 | 0.869 |   1.671 |   18.472 | 
     | FE_OFC1_SYNC_REF_SCAN_RST | A ^ -> Y ^ | CLKBUFX8M | 1.064 | 0.908 |   2.579 |   19.380 | 
     | ALU/\ALU_OUT_reg[12]      | RN ^       | SDFFRQX2M | 1.064 | 0.047 |   2.626 |   19.427 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.050 |       |   0.000 |  -16.801 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.000 |  -16.801 | 
     | ALU/\ALU_OUT_reg[12]    | CK ^        | SDFFRQX2M | 0.050 | 0.000 |   0.000 |  -16.801 | 
     +----------------------------------------------------------------------------------------+ 
Path 3: MET Setup Check with Pin ALU/\ALU_OUT_reg[13] /CK 
Endpoint:   ALU/\ALU_OUT_reg[13] /RN (^) checked with  leading edge of 'ALU_CLK'
Beginpoint: scan_rst                 (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.373
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.427
- Arrival Time                  2.626
= Slack Time                   16.801
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |           |       |       |  Time   |   Time   | 
     |---------------------------+------------+-----------+-------+-------+---------+----------| 
     |                           | scan_rst ^ |           | 0.000 |       |   0.000 |   16.801 | 
     | U5_mux2X1/U1              | B ^ -> Y ^ | CLKMX2X6M | 1.179 | 0.802 |   0.802 |   17.604 | 
     | FE_OFC0_SYNC_REF_SCAN_RST | A ^ -> Y ^ | CLKBUFX8M | 1.140 | 0.869 |   1.671 |   18.472 | 
     | FE_OFC1_SYNC_REF_SCAN_RST | A ^ -> Y ^ | CLKBUFX8M | 1.064 | 0.908 |   2.579 |   19.380 | 
     | ALU/\ALU_OUT_reg[13]      | RN ^       | SDFFRQX2M | 1.064 | 0.047 |   2.626 |   19.427 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.050 |       |   0.000 |  -16.801 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.000 |  -16.801 | 
     | ALU/\ALU_OUT_reg[13]    | CK ^        | SDFFRQX2M | 0.050 | 0.000 |   0.000 |  -16.801 | 
     +----------------------------------------------------------------------------------------+ 
Path 4: MET Setup Check with Pin ALU/\ALU_OUT_reg[14] /CK 
Endpoint:   ALU/\ALU_OUT_reg[14] /RN (^) checked with  leading edge of 'ALU_CLK'
Beginpoint: scan_rst                 (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.373
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.427
- Arrival Time                  2.626
= Slack Time                   16.801
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |           |       |       |  Time   |   Time   | 
     |---------------------------+------------+-----------+-------+-------+---------+----------| 
     |                           | scan_rst ^ |           | 0.000 |       |   0.000 |   16.801 | 
     | U5_mux2X1/U1              | B ^ -> Y ^ | CLKMX2X6M | 1.179 | 0.802 |   0.802 |   17.604 | 
     | FE_OFC0_SYNC_REF_SCAN_RST | A ^ -> Y ^ | CLKBUFX8M | 1.140 | 0.869 |   1.671 |   18.472 | 
     | FE_OFC1_SYNC_REF_SCAN_RST | A ^ -> Y ^ | CLKBUFX8M | 1.064 | 0.908 |   2.579 |   19.380 | 
     | ALU/\ALU_OUT_reg[14]      | RN ^       | SDFFRQX2M | 1.064 | 0.047 |   2.626 |   19.427 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.050 |       |   0.000 |  -16.801 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.000 |  -16.801 | 
     | ALU/\ALU_OUT_reg[14]    | CK ^        | SDFFRQX2M | 0.050 | 0.000 |   0.000 |  -16.801 | 
     +----------------------------------------------------------------------------------------+ 
Path 5: MET Setup Check with Pin ALU/\ALU_OUT_reg[11] /CK 
Endpoint:   ALU/\ALU_OUT_reg[11] /RN (^) checked with  leading edge of 'ALU_CLK'
Beginpoint: scan_rst                 (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.373
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.427
- Arrival Time                  2.626
= Slack Time                   16.802
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |           |       |       |  Time   |   Time   | 
     |---------------------------+------------+-----------+-------+-------+---------+----------| 
     |                           | scan_rst ^ |           | 0.000 |       |   0.000 |   16.802 | 
     | U5_mux2X1/U1              | B ^ -> Y ^ | CLKMX2X6M | 1.179 | 0.802 |   0.802 |   17.604 | 
     | FE_OFC0_SYNC_REF_SCAN_RST | A ^ -> Y ^ | CLKBUFX8M | 1.140 | 0.869 |   1.671 |   18.473 | 
     | FE_OFC1_SYNC_REF_SCAN_RST | A ^ -> Y ^ | CLKBUFX8M | 1.064 | 0.908 |   2.579 |   19.380 | 
     | ALU/\ALU_OUT_reg[11]      | RN ^       | SDFFRQX2M | 1.064 | 0.047 |   2.626 |   19.427 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.050 |       |   0.000 |  -16.802 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.000 |  -16.802 | 
     | ALU/\ALU_OUT_reg[11]    | CK ^        | SDFFRQX2M | 0.050 | 0.000 |   0.000 |  -16.802 | 
     +----------------------------------------------------------------------------------------+ 
Path 6: MET Setup Check with Pin ALU/\ALU_OUT_reg[15] /CK 
Endpoint:   ALU/\ALU_OUT_reg[15] /RN (^) checked with  leading edge of 'ALU_CLK'
Beginpoint: scan_rst                 (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.373
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.427
- Arrival Time                  2.625
= Slack Time                   16.802
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |           |       |       |  Time   |   Time   | 
     |---------------------------+------------+-----------+-------+-------+---------+----------| 
     |                           | scan_rst ^ |           | 0.000 |       |   0.000 |   16.802 | 
     | U5_mux2X1/U1              | B ^ -> Y ^ | CLKMX2X6M | 1.179 | 0.802 |   0.802 |   17.604 | 
     | FE_OFC0_SYNC_REF_SCAN_RST | A ^ -> Y ^ | CLKBUFX8M | 1.140 | 0.869 |   1.671 |   18.473 | 
     | FE_OFC1_SYNC_REF_SCAN_RST | A ^ -> Y ^ | CLKBUFX8M | 1.064 | 0.908 |   2.579 |   19.380 | 
     | ALU/\ALU_OUT_reg[15]      | RN ^       | SDFFRQX2M | 1.064 | 0.047 |   2.625 |   19.427 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.050 |       |   0.000 |  -16.802 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.000 |  -16.802 | 
     | ALU/\ALU_OUT_reg[15]    | CK ^        | SDFFRQX2M | 0.050 | 0.000 |   0.000 |  -16.802 | 
     +----------------------------------------------------------------------------------------+ 
Path 7: MET Setup Check with Pin ALU/\ALU_OUT_reg[10] /CK 
Endpoint:   ALU/\ALU_OUT_reg[10] /RN (^) checked with  leading edge of 'ALU_CLK'
Beginpoint: scan_rst                 (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.373
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.427
- Arrival Time                  2.625
= Slack Time                   16.802
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |           |       |       |  Time   |   Time   | 
     |---------------------------+------------+-----------+-------+-------+---------+----------| 
     |                           | scan_rst ^ |           | 0.000 |       |   0.000 |   16.802 | 
     | U5_mux2X1/U1              | B ^ -> Y ^ | CLKMX2X6M | 1.179 | 0.802 |   0.802 |   17.604 | 
     | FE_OFC0_SYNC_REF_SCAN_RST | A ^ -> Y ^ | CLKBUFX8M | 1.140 | 0.869 |   1.671 |   18.473 | 
     | FE_OFC1_SYNC_REF_SCAN_RST | A ^ -> Y ^ | CLKBUFX8M | 1.064 | 0.908 |   2.579 |   19.380 | 
     | ALU/\ALU_OUT_reg[10]      | RN ^       | SDFFRQX2M | 1.064 | 0.047 |   2.625 |   19.427 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.050 |       |   0.000 |  -16.802 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.000 |  -16.802 | 
     | ALU/\ALU_OUT_reg[10]    | CK ^        | SDFFRQX2M | 0.050 | 0.000 |   0.000 |  -16.802 | 
     +----------------------------------------------------------------------------------------+ 
Path 8: MET Setup Check with Pin ALU/\ALU_OUT_reg[9] /CK 
Endpoint:   ALU/\ALU_OUT_reg[9] /RN (^) checked with  leading edge of 'ALU_CLK'
Beginpoint: scan_rst                (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.373
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.427
- Arrival Time                  2.625
= Slack Time                   16.802
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |           |       |       |  Time   |   Time   | 
     |---------------------------+------------+-----------+-------+-------+---------+----------| 
     |                           | scan_rst ^ |           | 0.000 |       |   0.000 |   16.802 | 
     | U5_mux2X1/U1              | B ^ -> Y ^ | CLKMX2X6M | 1.179 | 0.802 |   0.802 |   17.604 | 
     | FE_OFC0_SYNC_REF_SCAN_RST | A ^ -> Y ^ | CLKBUFX8M | 1.140 | 0.869 |   1.671 |   18.473 | 
     | FE_OFC1_SYNC_REF_SCAN_RST | A ^ -> Y ^ | CLKBUFX8M | 1.064 | 0.908 |   2.579 |   19.381 | 
     | ALU/\ALU_OUT_reg[9]       | RN ^       | SDFFRQX2M | 1.064 | 0.046 |   2.625 |   19.427 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.050 |       |   0.000 |  -16.802 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.000 |  -16.802 | 
     | ALU/\ALU_OUT_reg[9]     | CK ^        | SDFFRQX2M | 0.050 | 0.000 |   0.000 |  -16.802 | 
     +----------------------------------------------------------------------------------------+ 
Path 9: MET Setup Check with Pin ALU/\ALU_OUT_reg[4] /CK 
Endpoint:   ALU/\ALU_OUT_reg[4] /RN (^) checked with  leading edge of 'ALU_CLK'
Beginpoint: scan_rst                (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.373
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.427
- Arrival Time                  2.625
= Slack Time                   16.803
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |           |       |       |  Time   |   Time   | 
     |---------------------------+------------+-----------+-------+-------+---------+----------| 
     |                           | scan_rst ^ |           | 0.000 |       |   0.000 |   16.803 | 
     | U5_mux2X1/U1              | B ^ -> Y ^ | CLKMX2X6M | 1.179 | 0.802 |   0.802 |   17.605 | 
     | FE_OFC0_SYNC_REF_SCAN_RST | A ^ -> Y ^ | CLKBUFX8M | 1.140 | 0.869 |   1.671 |   18.474 | 
     | FE_OFC1_SYNC_REF_SCAN_RST | A ^ -> Y ^ | CLKBUFX8M | 1.064 | 0.908 |   2.579 |   19.381 | 
     | ALU/\ALU_OUT_reg[4]       | RN ^       | SDFFRQX2M | 1.064 | 0.046 |   2.625 |   19.427 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.050 |       |   0.000 |  -16.803 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.000 |  -16.803 | 
     | ALU/\ALU_OUT_reg[4]     | CK ^        | SDFFRQX2M | 0.050 | 0.000 |   0.000 |  -16.803 | 
     +----------------------------------------------------------------------------------------+ 
Path 10: MET Setup Check with Pin ALU/\ALU_OUT_reg[5] /CK 
Endpoint:   ALU/\ALU_OUT_reg[5] /RN (^) checked with  leading edge of 'ALU_CLK'
Beginpoint: scan_rst                (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.373
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.427
- Arrival Time                  2.625
= Slack Time                   16.803
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |           |       |       |  Time   |   Time   | 
     |---------------------------+------------+-----------+-------+-------+---------+----------| 
     |                           | scan_rst ^ |           | 0.000 |       |   0.000 |   16.803 | 
     | U5_mux2X1/U1              | B ^ -> Y ^ | CLKMX2X6M | 1.179 | 0.802 |   0.802 |   17.605 | 
     | FE_OFC0_SYNC_REF_SCAN_RST | A ^ -> Y ^ | CLKBUFX8M | 1.140 | 0.869 |   1.671 |   18.474 | 
     | FE_OFC1_SYNC_REF_SCAN_RST | A ^ -> Y ^ | CLKBUFX8M | 1.064 | 0.908 |   2.579 |   19.381 | 
     | ALU/\ALU_OUT_reg[5]       | RN ^       | SDFFRQX2M | 1.064 | 0.046 |   2.625 |   19.427 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.050 |       |   0.000 |  -16.803 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.000 |  -16.803 | 
     | ALU/\ALU_OUT_reg[5]     | CK ^        | SDFFRQX2M | 0.050 | 0.000 |   0.000 |  -16.803 | 
     +----------------------------------------------------------------------------------------+ 
Path 11: MET Setup Check with Pin ALU/\ALU_OUT_reg[6] /CK 
Endpoint:   ALU/\ALU_OUT_reg[6] /RN (^) checked with  leading edge of 'ALU_CLK'
Beginpoint: scan_rst                (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.373
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.427
- Arrival Time                  2.625
= Slack Time                   16.803
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |           |       |       |  Time   |   Time   | 
     |---------------------------+------------+-----------+-------+-------+---------+----------| 
     |                           | scan_rst ^ |           | 0.000 |       |   0.000 |   16.803 | 
     | U5_mux2X1/U1              | B ^ -> Y ^ | CLKMX2X6M | 1.179 | 0.802 |   0.802 |   17.605 | 
     | FE_OFC0_SYNC_REF_SCAN_RST | A ^ -> Y ^ | CLKBUFX8M | 1.140 | 0.869 |   1.671 |   18.474 | 
     | FE_OFC1_SYNC_REF_SCAN_RST | A ^ -> Y ^ | CLKBUFX8M | 1.064 | 0.908 |   2.579 |   19.381 | 
     | ALU/\ALU_OUT_reg[6]       | RN ^       | SDFFRQX2M | 1.064 | 0.046 |   2.625 |   19.427 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.050 |       |   0.000 |  -16.803 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.000 |  -16.803 | 
     | ALU/\ALU_OUT_reg[6]     | CK ^        | SDFFRQX2M | 0.050 | 0.000 |   0.000 |  -16.803 | 
     +----------------------------------------------------------------------------------------+ 
Path 12: MET Setup Check with Pin ALU/\ALU_OUT_reg[7] /CK 
Endpoint:   ALU/\ALU_OUT_reg[7] /RN (^) checked with  leading edge of 'ALU_CLK'
Beginpoint: scan_rst                (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.373
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.427
- Arrival Time                  2.624
= Slack Time                   16.803
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |           |       |       |  Time   |   Time   | 
     |---------------------------+------------+-----------+-------+-------+---------+----------| 
     |                           | scan_rst ^ |           | 0.000 |       |   0.000 |   16.803 | 
     | U5_mux2X1/U1              | B ^ -> Y ^ | CLKMX2X6M | 1.179 | 0.802 |   0.802 |   17.605 | 
     | FE_OFC0_SYNC_REF_SCAN_RST | A ^ -> Y ^ | CLKBUFX8M | 1.140 | 0.869 |   1.671 |   18.474 | 
     | FE_OFC1_SYNC_REF_SCAN_RST | A ^ -> Y ^ | CLKBUFX8M | 1.064 | 0.908 |   2.579 |   19.382 | 
     | ALU/\ALU_OUT_reg[7]       | RN ^       | SDFFRQX2M | 1.064 | 0.046 |   2.624 |   19.427 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.050 |       |   0.000 |  -16.803 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.000 |  -16.803 | 
     | ALU/\ALU_OUT_reg[7]     | CK ^        | SDFFRQX2M | 0.050 | 0.000 |   0.000 |  -16.803 | 
     +----------------------------------------------------------------------------------------+ 
Path 13: MET Setup Check with Pin ALU/\ALU_OUT_reg[3] /CK 
Endpoint:   ALU/\ALU_OUT_reg[3] /RN (^) checked with  leading edge of 'ALU_CLK'
Beginpoint: scan_rst                (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.373
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.427
- Arrival Time                  2.624
= Slack Time                   16.804
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |           |       |       |  Time   |   Time   | 
     |---------------------------+------------+-----------+-------+-------+---------+----------| 
     |                           | scan_rst ^ |           | 0.000 |       |   0.000 |   16.804 | 
     | U5_mux2X1/U1              | B ^ -> Y ^ | CLKMX2X6M | 1.179 | 0.802 |   0.802 |   17.606 | 
     | FE_OFC0_SYNC_REF_SCAN_RST | A ^ -> Y ^ | CLKBUFX8M | 1.140 | 0.869 |   1.671 |   18.475 | 
     | FE_OFC1_SYNC_REF_SCAN_RST | A ^ -> Y ^ | CLKBUFX8M | 1.064 | 0.908 |   2.579 |   19.382 | 
     | ALU/\ALU_OUT_reg[3]       | RN ^       | SDFFRQX2M | 1.064 | 0.045 |   2.624 |   19.427 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.050 |       |   0.000 |  -16.804 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.000 |  -16.804 | 
     | ALU/\ALU_OUT_reg[3]     | CK ^        | SDFFRQX2M | 0.050 | 0.000 |   0.000 |  -16.804 | 
     +----------------------------------------------------------------------------------------+ 
Path 14: MET Setup Check with Pin ALU/\ALU_OUT_reg[2] /CK 
Endpoint:   ALU/\ALU_OUT_reg[2] /RN (^) checked with  leading edge of 'ALU_CLK'
Beginpoint: scan_rst                (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.373
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.427
- Arrival Time                  2.624
= Slack Time                   16.804
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |           |       |       |  Time   |   Time   | 
     |---------------------------+------------+-----------+-------+-------+---------+----------| 
     |                           | scan_rst ^ |           | 0.000 |       |   0.000 |   16.804 | 
     | U5_mux2X1/U1              | B ^ -> Y ^ | CLKMX2X6M | 1.179 | 0.802 |   0.802 |   17.606 | 
     | FE_OFC0_SYNC_REF_SCAN_RST | A ^ -> Y ^ | CLKBUFX8M | 1.140 | 0.869 |   1.671 |   18.475 | 
     | FE_OFC1_SYNC_REF_SCAN_RST | A ^ -> Y ^ | CLKBUFX8M | 1.064 | 0.908 |   2.579 |   19.382 | 
     | ALU/\ALU_OUT_reg[2]       | RN ^       | SDFFRQX2M | 1.064 | 0.045 |   2.624 |   19.427 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.050 |       |   0.000 |  -16.804 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.000 |  -16.804 | 
     | ALU/\ALU_OUT_reg[2]     | CK ^        | SDFFRQX2M | 0.050 | 0.000 |   0.000 |  -16.804 | 
     +----------------------------------------------------------------------------------------+ 
Path 15: MET Setup Check with Pin ALU/\ALU_OUT_reg[1] /CK 
Endpoint:   ALU/\ALU_OUT_reg[1] /RN (^) checked with  leading edge of 'ALU_CLK'
Beginpoint: scan_rst                (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.373
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.427
- Arrival Time                  2.623
= Slack Time                   16.805
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |           |       |       |  Time   |   Time   | 
     |---------------------------+------------+-----------+-------+-------+---------+----------| 
     |                           | scan_rst ^ |           | 0.000 |       |   0.000 |   16.805 | 
     | U5_mux2X1/U1              | B ^ -> Y ^ | CLKMX2X6M | 1.179 | 0.802 |   0.802 |   17.607 | 
     | FE_OFC0_SYNC_REF_SCAN_RST | A ^ -> Y ^ | CLKBUFX8M | 1.140 | 0.869 |   1.671 |   18.476 | 
     | FE_OFC1_SYNC_REF_SCAN_RST | A ^ -> Y ^ | CLKBUFX8M | 1.064 | 0.908 |   2.579 |   19.383 | 
     | ALU/\ALU_OUT_reg[1]       | RN ^       | SDFFRQX2M | 1.064 | 0.044 |   2.623 |   19.427 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.050 |       |   0.000 |  -16.805 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.000 |  -16.805 | 
     | ALU/\ALU_OUT_reg[1]     | CK ^        | SDFFRQX2M | 0.050 | 0.000 |   0.000 |  -16.805 | 
     +----------------------------------------------------------------------------------------+ 
Path 16: MET Setup Check with Pin ALU/OUT_VALID_reg/CK 
Endpoint:   ALU/OUT_VALID_reg/RN (^) checked with  leading edge of 'ALU_CLK'
Beginpoint: scan_rst             (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.373
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.427
- Arrival Time                  2.621
= Slack Time                   16.806
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |           |       |       |  Time   |   Time   | 
     |---------------------------+------------+-----------+-------+-------+---------+----------| 
     |                           | scan_rst ^ |           | 0.000 |       |   0.000 |   16.806 | 
     | U5_mux2X1/U1              | B ^ -> Y ^ | CLKMX2X6M | 1.179 | 0.802 |   0.802 |   17.608 | 
     | FE_OFC0_SYNC_REF_SCAN_RST | A ^ -> Y ^ | CLKBUFX8M | 1.140 | 0.869 |   1.671 |   18.477 | 
     | FE_OFC1_SYNC_REF_SCAN_RST | A ^ -> Y ^ | CLKBUFX8M | 1.064 | 0.908 |   2.579 |   19.385 | 
     | ALU/OUT_VALID_reg         | RN ^       | SDFFRQX2M | 1.064 | 0.043 |   2.621 |   19.427 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.050 |       |   0.000 |  -16.806 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.000 |  -16.806 | 
     | ALU/OUT_VALID_reg       | CK ^        | SDFFRQX2M | 0.050 | 0.000 |   0.000 |  -16.806 | 
     +----------------------------------------------------------------------------------------+ 
Path 17: MET Setup Check with Pin ALU/\ALU_OUT_reg[0] /CK 
Endpoint:   ALU/\ALU_OUT_reg[0] /RN (^) checked with  leading edge of 'ALU_CLK'
Beginpoint: scan_rst                (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.373
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.427
- Arrival Time                  2.620
= Slack Time                   16.807
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |           |       |       |  Time   |   Time   | 
     |---------------------------+------------+-----------+-------+-------+---------+----------| 
     |                           | scan_rst ^ |           | 0.000 |       |   0.000 |   16.807 | 
     | U5_mux2X1/U1              | B ^ -> Y ^ | CLKMX2X6M | 1.179 | 0.802 |   0.802 |   17.609 | 
     | FE_OFC0_SYNC_REF_SCAN_RST | A ^ -> Y ^ | CLKBUFX8M | 1.140 | 0.869 |   1.671 |   18.478 | 
     | FE_OFC1_SYNC_REF_SCAN_RST | A ^ -> Y ^ | CLKBUFX8M | 1.064 | 0.908 |   2.579 |   19.386 | 
     | ALU/\ALU_OUT_reg[0]       | RN ^       | SDFFRQX2M | 1.064 | 0.042 |   2.620 |   19.427 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |             |           |       |       |  Time   |   Time   | 
     |-------------------------+-------------+-----------+-------+-------+---------+----------| 
     | CLK_GATE/U0_TLATNCAX12M | ECK ^       |           | 0.050 |       |   0.000 |  -16.807 | 
     | CLK_GATE                | GATED_CLK ^ | CLK_GATE  |       |       |   0.000 |  -16.807 | 
     | ALU/\ALU_OUT_reg[0]     | CK ^        | SDFFRQX2M | 0.050 | 0.000 |   0.000 |  -16.807 | 
     +----------------------------------------------------------------------------------------+ 
Path 18: MET Setup Check with Pin RST_SYNC_1/\sync_reg_reg[1] /CK 
Endpoint:   RST_SYNC_1/\sync_reg_reg[1] /RN (^) checked with  leading edge of 
'REF_CLK'
Beginpoint: RST                             (^) triggered by  leading edge of 
'@'
Path Groups:  {in2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.319
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.480
- Arrival Time                  0.280
= Slack Time                   19.201
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.028
     = Beginpoint Arrival Time            0.028
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                             |            |           |       |       |  Time   |   Time   | 
     |-----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                             | RST ^      |           | 0.078 |       |   0.028 |   19.229 | 
     | U4_mux2X1/U1                | A ^ -> Y ^ | MX2X2M    | 0.249 | 0.251 |   0.279 |   19.480 | 
     | RST_SYNC_1/\sync_reg_reg[1] | RN ^       | SDFFRQX1M | 0.249 | 0.001 |   0.280 |   19.480 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                             |            |           |       |       |  Time   |   Time   | 
     |-----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                             | REF_CLK ^  |           | 0.050 |       |   0.000 |  -19.201 | 
     | U0_mux2X1/U1                | A ^ -> Y ^ | MX2X6M    | 0.050 | 0.000 |   0.000 |  -19.201 | 
     | RST_SYNC_1/\sync_reg_reg[1] | CK ^       | SDFFRQX1M | 0.050 | 0.000 |   0.000 |  -19.201 | 
     +-------------------------------------------------------------------------------------------+ 
Path 19: MET Setup Check with Pin RST_SYNC_1/\sync_reg_reg[0] /CK 
Endpoint:   RST_SYNC_1/\sync_reg_reg[0] /RN (^) checked with  leading edge of 
'REF_CLK'
Beginpoint: RST                             (^) triggered by  leading edge of 
'@'
Path Groups:  {in2reg}
Analysis View: setup1_analysis_view
Other End Arrival Time          0.000
- Setup                         0.312
+ Phase Shift                  20.000
- Uncertainty                   0.200
= Required Time                19.488
- Arrival Time                  0.280
= Slack Time                   19.208
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     + Drive Adjustment                   0.028
     = Beginpoint Arrival Time            0.028
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                             |            |           |       |       |  Time   |   Time   | 
     |-----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                             | RST ^      |           | 0.078 |       |   0.028 |   19.236 | 
     | U4_mux2X1/U1                | A ^ -> Y ^ | MX2X2M    | 0.249 | 0.251 |   0.279 |   19.487 | 
     | RST_SYNC_1/\sync_reg_reg[0] | RN ^       | SDFFRQX2M | 0.249 | 0.001 |   0.280 |   19.488 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-------------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                             |            |           |       |       |  Time   |   Time   | 
     |-----------------------------+------------+-----------+-------+-------+---------+----------| 
     |                             | REF_CLK ^  |           | 0.050 |       |   0.000 |  -19.208 | 
     | U0_mux2X1/U1                | A ^ -> Y ^ | MX2X6M    | 0.050 | 0.000 |   0.000 |  -19.208 | 
     | RST_SYNC_1/\sync_reg_reg[0] | CK ^       | SDFFRQX2M | 0.050 | 0.000 |   0.000 |  -19.208 | 
     +-------------------------------------------------------------------------------------------+ 
Path 20: MET Setup Check with Pin FIFO_TOP/fifomem/\mem_reg[7][3] /CK 
Endpoint:   FIFO_TOP/fifomem/\mem_reg[7][3] /SI (v) checked with  leading edge 
of 'SCAN_CLK'
Beginpoint: SI[2]                               (v) triggered by  leading edge 
of 'SCAN_CLK'
Path Groups:  {in2reg}
Analysis View: setup3_analysis_view
Other End Arrival Time          0.000
- Setup                         0.607
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                99.193
- Arrival Time                 20.069
= Slack Time                   79.125
     Clock Rise Edge                      0.000
     + Input Delay                       20.000
     + Drive Adjustment                   0.067
     = Beginpoint Arrival Time           20.067
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |            Instance             |   Arc   |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                 |         |          |       |       |  Time   |   Time   | 
     |---------------------------------+---------+----------+-------+-------+---------+----------| 
     |                                 | SI[2] v |          | 0.117 |       |  20.067 |   99.191 | 
     | FIFO_TOP/fifomem/\mem_reg[7][3] | SI v    | SDFFQX2M | 0.117 | 0.002 |  20.069 |   99.193 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance             |    Arc     |   Cell   |  Slew | Delay | Arrival | Required | 
     |                                 |            |          |       |       |  Time   |   Time   | 
     |---------------------------------+------------+----------+-------+-------+---------+----------| 
     |                                 | scan_clk ^ |          | 0.000 |       |   0.000 |  -79.125 | 
     | U0_mux2X1/U1                    | B ^ -> Y ^ | MX2X6M   | 0.000 | 0.000 |   0.000 |  -79.125 | 
     | FIFO_TOP/fifomem/\mem_reg[7][3] | CK ^       | SDFFQX2M | 0.000 | 0.000 |   0.000 |  -79.125 | 
     +----------------------------------------------------------------------------------------------+ 
Path 21: MET Setup Check with Pin RegFile/\registers_reg[3][1] /CK 
Endpoint:   RegFile/\registers_reg[3][1] /SI (v) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: SI[1]                            (v) triggered by  leading edge of 
'SCAN_CLK'
Path Groups:  {in2reg}
Analysis View: setup3_analysis_view
Other End Arrival Time          0.000
- Setup                         0.522
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                99.278
- Arrival Time                 20.052
= Slack Time                   79.226
     Clock Rise Edge                      0.000
     + Input Delay                       20.000
     + Drive Adjustment                   0.051
     = Beginpoint Arrival Time           20.051
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |           Instance           |   Arc   |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |         |           |       |       |  Time   |   Time   | 
     |------------------------------+---------+-----------+-------+-------+---------+----------| 
     |                              | SI[1] v |           | 0.096 |       |  20.051 |   99.278 | 
     | RegFile/\registers_reg[3][1] | SI v    | SDFFRQX2M | 0.096 | 0.001 |  20.052 |   99.278 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |           | 0.000 |       |   0.000 |  -79.226 | 
     | U0_mux2X1/U1                 | B ^ -> Y ^ | MX2X6M    | 0.000 | 0.000 |   0.000 |  -79.226 | 
     | RegFile/\registers_reg[3][1] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |  -79.226 | 
     +--------------------------------------------------------------------------------------------+ 
Path 22: MET Setup Check with Pin RegFile/\registers_reg[14][1] /CK 
Endpoint:   RegFile/\registers_reg[14][1] /SI (v) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: SI[0]                             (v) triggered by  leading edge of 
'SCAN_CLK'
Path Groups:  {in2reg}
Analysis View: setup3_analysis_view
Other End Arrival Time          0.000
- Setup                         0.518
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                99.282
- Arrival Time                 20.037
= Slack Time                   79.245
     Clock Rise Edge                      0.000
     + Input Delay                       20.000
     + Drive Adjustment                   0.037
     = Beginpoint Arrival Time           20.037
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |           Instance            |   Arc   |   Cell    |  Slew | Delay | Arrival | Required | 
     |                               |         |           |       |       |  Time   |   Time   | 
     |-------------------------------+---------+-----------+-------+-------+---------+----------| 
     |                               | SI[0] v |           | 0.078 |       |  20.037 |   99.282 | 
     | RegFile/\registers_reg[14][1] | SI v    | SDFFRQX2M | 0.078 | 0.000 |  20.037 |   99.282 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |           |       |       |  Time   |   Time   | 
     |-------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                               | scan_clk ^ |           | 0.000 |       |   0.000 |  -79.245 | 
     | U0_mux2X1/U1                  | B ^ -> Y ^ | MX2X6M    | 0.000 | 0.000 |   0.000 |  -79.245 | 
     | RegFile/\registers_reg[14][1] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |  -79.245 | 
     +---------------------------------------------------------------------------------------------+ 
Path 23: MET Setup Check with Pin FIFO_TOP/wptr_full/\wbin_reg[3] /CK 
Endpoint:   FIFO_TOP/wptr_full/\wbin_reg[3] /RN (^) checked with  leading edge 
of 'SCAN_CLK'
Beginpoint: scan_rst                            (^) triggered by  leading edge 
of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.382
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                99.418
- Arrival Time                  2.624
= Slack Time                   96.794
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance             |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |            |           |       |       |  Time   |   Time   | 
     |---------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                 | scan_rst ^ |           | 0.000 |       |   0.000 |   96.794 | 
     | U5_mux2X1/U1                    | B ^ -> Y ^ | CLKMX2X6M | 1.179 | 0.802 |   0.802 |   97.596 | 
     | FE_OFC0_SYNC_REF_SCAN_RST       | A ^ -> Y ^ | CLKBUFX8M | 1.140 | 0.869 |   1.671 |   98.465 | 
     | FE_OFC1_SYNC_REF_SCAN_RST       | A ^ -> Y ^ | CLKBUFX8M | 1.064 | 0.908 |   2.579 |   99.372 | 
     | FIFO_TOP/wptr_full/\wbin_reg[3] | RN ^       | SDFFRQX2M | 1.064 | 0.046 |   2.624 |   99.418 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance             |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |            |           |       |       |  Time   |   Time   | 
     |---------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                 | scan_clk ^ |           | 0.000 |       |   0.000 |  -96.794 | 
     | U0_mux2X1/U1                    | B ^ -> Y ^ | MX2X6M    | 0.000 | 0.000 |   0.000 |  -96.794 | 
     | FIFO_TOP/wptr_full/\wbin_reg[3] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |  -96.794 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 24: MET Setup Check with Pin FIFO_TOP/wptr_full/wfull_reg/CK 
Endpoint:   FIFO_TOP/wptr_full/wfull_reg/RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                        (^) triggered by  leading edge of 
'@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.382
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                99.418
- Arrival Time                  2.624
= Slack Time                   96.794
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | scan_rst ^ |           | 0.000 |       |   0.000 |   96.794 | 
     | U5_mux2X1/U1                 | B ^ -> Y ^ | CLKMX2X6M | 1.179 | 0.802 |   0.802 |   97.596 | 
     | FE_OFC0_SYNC_REF_SCAN_RST    | A ^ -> Y ^ | CLKBUFX8M | 1.140 | 0.869 |   1.671 |   98.465 | 
     | FE_OFC1_SYNC_REF_SCAN_RST    | A ^ -> Y ^ | CLKBUFX8M | 1.064 | 0.908 |   2.579 |   99.372 | 
     | FIFO_TOP/wptr_full/wfull_reg | RN ^       | SDFFRQX2M | 1.064 | 0.046 |   2.624 |   99.418 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |           | 0.000 |       |   0.000 |  -96.794 | 
     | U0_mux2X1/U1                 | B ^ -> Y ^ | MX2X6M    | 0.000 | 0.000 |   0.000 |  -96.794 | 
     | FIFO_TOP/wptr_full/wfull_reg | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |  -96.794 | 
     +--------------------------------------------------------------------------------------------+ 
Path 25: MET Setup Check with Pin FIFO_TOP/wptr_full/\wbin_reg[2] /CK 
Endpoint:   FIFO_TOP/wptr_full/\wbin_reg[2] /RN (^) checked with  leading edge 
of 'SCAN_CLK'
Beginpoint: scan_rst                            (^) triggered by  leading edge 
of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.382
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                99.418
- Arrival Time                  2.624
= Slack Time                   96.794
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance             |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |            |           |       |       |  Time   |   Time   | 
     |---------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                 | scan_rst ^ |           | 0.000 |       |   0.000 |   96.794 | 
     | U5_mux2X1/U1                    | B ^ -> Y ^ | CLKMX2X6M | 1.179 | 0.802 |   0.802 |   97.596 | 
     | FE_OFC0_SYNC_REF_SCAN_RST       | A ^ -> Y ^ | CLKBUFX8M | 1.140 | 0.869 |   1.671 |   98.465 | 
     | FE_OFC1_SYNC_REF_SCAN_RST       | A ^ -> Y ^ | CLKBUFX8M | 1.064 | 0.908 |   2.579 |   99.372 | 
     | FIFO_TOP/wptr_full/\wbin_reg[2] | RN ^       | SDFFRQX2M | 1.064 | 0.046 |   2.624 |   99.418 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance             |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |            |           |       |       |  Time   |   Time   | 
     |---------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                 | scan_clk ^ |           | 0.000 |       |   0.000 |  -96.794 | 
     | U0_mux2X1/U1                    | B ^ -> Y ^ | MX2X6M    | 0.000 | 0.000 |   0.000 |  -96.794 | 
     | FIFO_TOP/wptr_full/\wbin_reg[2] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |  -96.794 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 26: MET Setup Check with Pin FIFO_TOP/wptr_full/\wbin_reg[1] /CK 
Endpoint:   FIFO_TOP/wptr_full/\wbin_reg[1] /RN (^) checked with  leading edge 
of 'SCAN_CLK'
Beginpoint: scan_rst                            (^) triggered by  leading edge 
of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.382
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                99.418
- Arrival Time                  2.624
= Slack Time                   96.794
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance             |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |            |           |       |       |  Time   |   Time   | 
     |---------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                 | scan_rst ^ |           | 0.000 |       |   0.000 |   96.794 | 
     | U5_mux2X1/U1                    | B ^ -> Y ^ | CLKMX2X6M | 1.179 | 0.802 |   0.802 |   97.596 | 
     | FE_OFC0_SYNC_REF_SCAN_RST       | A ^ -> Y ^ | CLKBUFX8M | 1.140 | 0.869 |   1.671 |   98.465 | 
     | FE_OFC1_SYNC_REF_SCAN_RST       | A ^ -> Y ^ | CLKBUFX8M | 1.064 | 0.908 |   2.579 |   99.373 | 
     | FIFO_TOP/wptr_full/\wbin_reg[1] | RN ^       | SDFFRQX2M | 1.064 | 0.046 |   2.624 |   99.418 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance             |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |            |           |       |       |  Time   |   Time   | 
     |---------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                 | scan_clk ^ |           | 0.000 |       |   0.000 |  -96.794 | 
     | U0_mux2X1/U1                    | B ^ -> Y ^ | MX2X6M    | 0.000 | 0.000 |   0.000 |  -96.794 | 
     | FIFO_TOP/wptr_full/\wbin_reg[1] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |  -96.794 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 27: MET Setup Check with Pin FIFO_TOP/wptr_full/\wbin_reg[0] /CK 
Endpoint:   FIFO_TOP/wptr_full/\wbin_reg[0] /RN (^) checked with  leading edge 
of 'SCAN_CLK'
Beginpoint: scan_rst                            (^) triggered by  leading edge 
of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.382
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                99.418
- Arrival Time                  2.624
= Slack Time                   96.794
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance             |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |            |           |       |       |  Time   |   Time   | 
     |---------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                 | scan_rst ^ |           | 0.000 |       |   0.000 |   96.794 | 
     | U5_mux2X1/U1                    | B ^ -> Y ^ | CLKMX2X6M | 1.179 | 0.802 |   0.802 |   97.596 | 
     | FE_OFC0_SYNC_REF_SCAN_RST       | A ^ -> Y ^ | CLKBUFX8M | 1.140 | 0.869 |   1.671 |   98.465 | 
     | FE_OFC1_SYNC_REF_SCAN_RST       | A ^ -> Y ^ | CLKBUFX8M | 1.064 | 0.908 |   2.579 |   99.373 | 
     | FIFO_TOP/wptr_full/\wbin_reg[0] | RN ^       | SDFFRQX2M | 1.064 | 0.046 |   2.624 |   99.418 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance             |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |            |           |       |       |  Time   |   Time   | 
     |---------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                 | scan_clk ^ |           | 0.000 |       |   0.000 |  -96.794 | 
     | U0_mux2X1/U1                    | B ^ -> Y ^ | MX2X6M    | 0.000 | 0.000 |   0.000 |  -96.794 | 
     | FIFO_TOP/wptr_full/\wbin_reg[0] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |  -96.794 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 28: MET Setup Check with Pin FIFO_TOP/wptr_full/\wptr_reg[2] /CK 
Endpoint:   FIFO_TOP/wptr_full/\wptr_reg[2] /RN (^) checked with  leading edge 
of 'SCAN_CLK'
Beginpoint: scan_rst                            (^) triggered by  leading edge 
of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.382
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                99.418
- Arrival Time                  2.624
= Slack Time                   96.794
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance             |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |            |           |       |       |  Time   |   Time   | 
     |---------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                 | scan_rst ^ |           | 0.000 |       |   0.000 |   96.794 | 
     | U5_mux2X1/U1                    | B ^ -> Y ^ | CLKMX2X6M | 1.179 | 0.802 |   0.802 |   97.597 | 
     | FE_OFC0_SYNC_REF_SCAN_RST       | A ^ -> Y ^ | CLKBUFX8M | 1.140 | 0.869 |   1.671 |   98.465 | 
     | FE_OFC1_SYNC_REF_SCAN_RST       | A ^ -> Y ^ | CLKBUFX8M | 1.064 | 0.908 |   2.579 |   99.373 | 
     | FIFO_TOP/wptr_full/\wptr_reg[2] | RN ^       | SDFFRQX2M | 1.064 | 0.045 |   2.624 |   99.418 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance             |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |            |           |       |       |  Time   |   Time   | 
     |---------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                 | scan_clk ^ |           | 0.000 |       |   0.000 |  -96.794 | 
     | U0_mux2X1/U1                    | B ^ -> Y ^ | MX2X6M    | 0.000 | 0.000 |   0.000 |  -96.794 | 
     | FIFO_TOP/wptr_full/\wptr_reg[2] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |  -96.794 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 29: MET Setup Check with Pin FIFO_TOP/wptr_full/\wptr_reg[3] /CK 
Endpoint:   FIFO_TOP/wptr_full/\wptr_reg[3] /RN (^) checked with  leading edge 
of 'SCAN_CLK'
Beginpoint: scan_rst                            (^) triggered by  leading edge 
of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.382
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                99.418
- Arrival Time                  2.624
= Slack Time                   96.794
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance             |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |            |           |       |       |  Time   |   Time   | 
     |---------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                 | scan_rst ^ |           | 0.000 |       |   0.000 |   96.794 | 
     | U5_mux2X1/U1                    | B ^ -> Y ^ | CLKMX2X6M | 1.179 | 0.802 |   0.802 |   97.597 | 
     | FE_OFC0_SYNC_REF_SCAN_RST       | A ^ -> Y ^ | CLKBUFX8M | 1.140 | 0.869 |   1.671 |   98.465 | 
     | FE_OFC1_SYNC_REF_SCAN_RST       | A ^ -> Y ^ | CLKBUFX8M | 1.064 | 0.908 |   2.579 |   99.373 | 
     | FIFO_TOP/wptr_full/\wptr_reg[3] | RN ^       | SDFFRQX2M | 1.064 | 0.045 |   2.624 |   99.418 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance             |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |            |           |       |       |  Time   |   Time   | 
     |---------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                 | scan_clk ^ |           | 0.000 |       |   0.000 |  -96.794 | 
     | U0_mux2X1/U1                    | B ^ -> Y ^ | MX2X6M    | 0.000 | 0.000 |   0.000 |  -96.794 | 
     | FIFO_TOP/wptr_full/\wptr_reg[3] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |  -96.794 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 30: MET Setup Check with Pin FIFO_TOP/wptr_full/\wptr_reg[1] /CK 
Endpoint:   FIFO_TOP/wptr_full/\wptr_reg[1] /RN (^) checked with  leading edge 
of 'SCAN_CLK'
Beginpoint: scan_rst                            (^) triggered by  leading edge 
of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.382
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                99.418
- Arrival Time                  2.623
= Slack Time                   96.795
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance             |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |            |           |       |       |  Time   |   Time   | 
     |---------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                 | scan_rst ^ |           | 0.000 |       |   0.000 |   96.795 | 
     | U5_mux2X1/U1                    | B ^ -> Y ^ | CLKMX2X6M | 1.179 | 0.802 |   0.802 |   97.597 | 
     | FE_OFC0_SYNC_REF_SCAN_RST       | A ^ -> Y ^ | CLKBUFX8M | 1.140 | 0.869 |   1.671 |   98.466 | 
     | FE_OFC1_SYNC_REF_SCAN_RST       | A ^ -> Y ^ | CLKBUFX8M | 1.064 | 0.908 |   2.579 |   99.374 | 
     | FIFO_TOP/wptr_full/\wptr_reg[1] | RN ^       | SDFFRQX2M | 1.064 | 0.045 |   2.623 |   99.418 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance             |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |            |           |       |       |  Time   |   Time   | 
     |---------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                 | scan_clk ^ |           | 0.000 |       |   0.000 |  -96.795 | 
     | U0_mux2X1/U1                    | B ^ -> Y ^ | MX2X6M    | 0.000 | 0.000 |   0.000 |  -96.795 | 
     | FIFO_TOP/wptr_full/\wptr_reg[1] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |  -96.795 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 31: MET Setup Check with Pin FIFO_TOP/wptr_full/\wptr_reg[0] /CK 
Endpoint:   FIFO_TOP/wptr_full/\wptr_reg[0] /RN (^) checked with  leading edge 
of 'SCAN_CLK'
Beginpoint: scan_rst                            (^) triggered by  leading edge 
of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.382
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                99.418
- Arrival Time                  2.622
= Slack Time                   96.796
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance             |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |            |           |       |       |  Time   |   Time   | 
     |---------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                 | scan_rst ^ |           | 0.000 |       |   0.000 |   96.796 | 
     | U5_mux2X1/U1                    | B ^ -> Y ^ | CLKMX2X6M | 1.179 | 0.802 |   0.802 |   97.598 | 
     | FE_OFC0_SYNC_REF_SCAN_RST       | A ^ -> Y ^ | CLKBUFX8M | 1.140 | 0.869 |   1.671 |   98.467 | 
     | FE_OFC1_SYNC_REF_SCAN_RST       | A ^ -> Y ^ | CLKBUFX8M | 1.064 | 0.908 |   2.579 |   99.375 | 
     | FIFO_TOP/wptr_full/\wptr_reg[0] | RN ^       | SDFFRQX2M | 1.064 | 0.044 |   2.622 |   99.418 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +-----------------------------------------------------------------------------------------------+ 
     |            Instance             |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                 |            |           |       |       |  Time   |   Time   | 
     |---------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                 | scan_clk ^ |           | 0.000 |       |   0.000 |  -96.796 | 
     | U0_mux2X1/U1                    | B ^ -> Y ^ | MX2X6M    | 0.000 | 0.000 |   0.000 |  -96.796 | 
     | FIFO_TOP/wptr_full/\wptr_reg[0] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |  -96.796 | 
     +-----------------------------------------------------------------------------------------------+ 
Path 32: MET Setup Check with Pin FIFO_TOP/sync_r2w/\out_reg[3] /CK 
Endpoint:   FIFO_TOP/sync_r2w/\out_reg[3] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                          (^) triggered by  leading edge of 
'@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.382
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                99.418
- Arrival Time                  2.622
= Slack Time                   96.796
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |           |       |       |  Time   |   Time   | 
     |-------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                               | scan_rst ^ |           | 0.000 |       |   0.000 |   96.796 | 
     | U5_mux2X1/U1                  | B ^ -> Y ^ | CLKMX2X6M | 1.179 | 0.802 |   0.802 |   97.599 | 
     | FE_OFC0_SYNC_REF_SCAN_RST     | A ^ -> Y ^ | CLKBUFX8M | 1.140 | 0.869 |   1.671 |   98.467 | 
     | FE_OFC1_SYNC_REF_SCAN_RST     | A ^ -> Y ^ | CLKBUFX8M | 1.064 | 0.908 |   2.579 |   99.375 | 
     | FIFO_TOP/sync_r2w/\out_reg[3] | RN ^       | SDFFRQX2M | 1.064 | 0.043 |   2.622 |   99.418 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |           |       |       |  Time   |   Time   | 
     |-------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                               | scan_clk ^ |           | 0.000 |       |   0.000 |  -96.796 | 
     | U0_mux2X1/U1                  | B ^ -> Y ^ | MX2X6M    | 0.000 | 0.000 |   0.000 |  -96.796 | 
     | FIFO_TOP/sync_r2w/\out_reg[3] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |  -96.796 | 
     +---------------------------------------------------------------------------------------------+ 
Path 33: MET Setup Check with Pin FIFO_TOP/sync_r2w/\Q1_reg[3] /CK 
Endpoint:   FIFO_TOP/sync_r2w/\Q1_reg[3] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                         (^) triggered by  leading edge of 
'@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.382
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                99.418
- Arrival Time                  2.621
= Slack Time                   96.798
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | scan_rst ^ |           | 0.000 |       |   0.000 |   96.798 | 
     | U5_mux2X1/U1                 | B ^ -> Y ^ | CLKMX2X6M | 1.179 | 0.802 |   0.802 |   97.600 | 
     | FE_OFC0_SYNC_REF_SCAN_RST    | A ^ -> Y ^ | CLKBUFX8M | 1.140 | 0.869 |   1.671 |   98.469 | 
     | FE_OFC1_SYNC_REF_SCAN_RST    | A ^ -> Y ^ | CLKBUFX8M | 1.064 | 0.908 |   2.579 |   99.376 | 
     | FIFO_TOP/sync_r2w/\Q1_reg[3] | RN ^       | SDFFRQX2M | 1.064 | 0.042 |   2.621 |   99.418 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |           | 0.000 |       |   0.000 |  -96.798 | 
     | U0_mux2X1/U1                 | B ^ -> Y ^ | MX2X6M    | 0.000 | 0.000 |   0.000 |  -96.798 | 
     | FIFO_TOP/sync_r2w/\Q1_reg[3] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |  -96.798 | 
     +--------------------------------------------------------------------------------------------+ 
Path 34: MET Setup Check with Pin FIFO_TOP/sync_r2w/\out_reg[2] /CK 
Endpoint:   FIFO_TOP/sync_r2w/\out_reg[2] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                          (^) triggered by  leading edge of 
'@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.382
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                99.418
- Arrival Time                  2.620
= Slack Time                   96.798
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |           |       |       |  Time   |   Time   | 
     |-------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                               | scan_rst ^ |           | 0.000 |       |   0.000 |   96.798 | 
     | U5_mux2X1/U1                  | B ^ -> Y ^ | CLKMX2X6M | 1.179 | 0.802 |   0.802 |   97.600 | 
     | FE_OFC0_SYNC_REF_SCAN_RST     | A ^ -> Y ^ | CLKBUFX8M | 1.140 | 0.869 |   1.671 |   98.469 | 
     | FE_OFC1_SYNC_REF_SCAN_RST     | A ^ -> Y ^ | CLKBUFX8M | 1.064 | 0.908 |   2.579 |   99.377 | 
     | FIFO_TOP/sync_r2w/\out_reg[2] | RN ^       | SDFFRQX2M | 1.064 | 0.042 |   2.620 |   99.418 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |           |       |       |  Time   |   Time   | 
     |-------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                               | scan_clk ^ |           | 0.000 |       |   0.000 |  -96.798 | 
     | U0_mux2X1/U1                  | B ^ -> Y ^ | MX2X6M    | 0.000 | 0.000 |   0.000 |  -96.798 | 
     | FIFO_TOP/sync_r2w/\out_reg[2] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |  -96.798 | 
     +---------------------------------------------------------------------------------------------+ 
Path 35: MET Setup Check with Pin FIFO_TOP/sync_r2w/\out_reg[1] /CK 
Endpoint:   FIFO_TOP/sync_r2w/\out_reg[1] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                          (^) triggered by  leading edge of 
'@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.382
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                99.418
- Arrival Time                  2.619
= Slack Time                   96.799
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |           |       |       |  Time   |   Time   | 
     |-------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                               | scan_rst ^ |           | 0.000 |       |   0.000 |   96.799 | 
     | U5_mux2X1/U1                  | B ^ -> Y ^ | CLKMX2X6M | 1.179 | 0.802 |   0.802 |   97.601 | 
     | FE_OFC0_SYNC_REF_SCAN_RST     | A ^ -> Y ^ | CLKBUFX8M | 1.140 | 0.869 |   1.671 |   98.470 | 
     | FE_OFC1_SYNC_REF_SCAN_RST     | A ^ -> Y ^ | CLKBUFX8M | 1.064 | 0.908 |   2.579 |   99.378 | 
     | FIFO_TOP/sync_r2w/\out_reg[1] | RN ^       | SDFFRQX2M | 1.064 | 0.040 |   2.619 |   99.418 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |           |       |       |  Time   |   Time   | 
     |-------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                               | scan_clk ^ |           | 0.000 |       |   0.000 |  -96.799 | 
     | U0_mux2X1/U1                  | B ^ -> Y ^ | MX2X6M    | 0.000 | 0.000 |   0.000 |  -96.799 | 
     | FIFO_TOP/sync_r2w/\out_reg[1] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |  -96.799 | 
     +---------------------------------------------------------------------------------------------+ 
Path 36: MET Setup Check with Pin FIFO_TOP/sync_r2w/\out_reg[0] /CK 
Endpoint:   FIFO_TOP/sync_r2w/\out_reg[0] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                          (^) triggered by  leading edge of 
'@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.382
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                99.418
- Arrival Time                  2.619
= Slack Time                   96.799
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |           |       |       |  Time   |   Time   | 
     |-------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                               | scan_rst ^ |           | 0.000 |       |   0.000 |   96.799 | 
     | U5_mux2X1/U1                  | B ^ -> Y ^ | CLKMX2X6M | 1.179 | 0.802 |   0.802 |   97.602 | 
     | FE_OFC0_SYNC_REF_SCAN_RST     | A ^ -> Y ^ | CLKBUFX8M | 1.140 | 0.869 |   1.671 |   98.470 | 
     | FE_OFC1_SYNC_REF_SCAN_RST     | A ^ -> Y ^ | CLKBUFX8M | 1.064 | 0.908 |   2.579 |   99.378 | 
     | FIFO_TOP/sync_r2w/\out_reg[0] | RN ^       | SDFFRQX2M | 1.064 | 0.040 |   2.619 |   99.418 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |           |       |       |  Time   |   Time   | 
     |-------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                               | scan_clk ^ |           | 0.000 |       |   0.000 |  -96.799 | 
     | U0_mux2X1/U1                  | B ^ -> Y ^ | MX2X6M    | 0.000 | 0.000 |   0.000 |  -96.799 | 
     | FIFO_TOP/sync_r2w/\out_reg[0] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |  -96.799 | 
     +---------------------------------------------------------------------------------------------+ 
Path 37: MET Setup Check with Pin RegFile/\registers_reg[13][5] /CK 
Endpoint:   RegFile/\registers_reg[13][5] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                          (^) triggered by  leading edge of 
'@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.382
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                99.418
- Arrival Time                  2.619
= Slack Time                   96.800
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |           |       |       |  Time   |   Time   | 
     |-------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                               | scan_rst ^ |           | 0.000 |       |   0.000 |   96.800 | 
     | U5_mux2X1/U1                  | B ^ -> Y ^ | CLKMX2X6M | 1.179 | 0.802 |   0.802 |   97.602 | 
     | FE_OFC0_SYNC_REF_SCAN_RST     | A ^ -> Y ^ | CLKBUFX8M | 1.140 | 0.869 |   1.671 |   98.471 | 
     | FE_OFC1_SYNC_REF_SCAN_RST     | A ^ -> Y ^ | CLKBUFX8M | 1.064 | 0.908 |   2.579 |   99.378 | 
     | RegFile/\registers_reg[13][5] | RN ^       | SDFFRQX2M | 1.064 | 0.040 |   2.619 |   99.418 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |           |       |       |  Time   |   Time   | 
     |-------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                               | scan_clk ^ |           | 0.000 |       |   0.000 |  -96.800 | 
     | U0_mux2X1/U1                  | B ^ -> Y ^ | MX2X6M    | 0.000 | 0.000 |   0.000 |  -96.800 | 
     | RegFile/\registers_reg[13][5] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |  -96.800 | 
     +---------------------------------------------------------------------------------------------+ 
Path 38: MET Setup Check with Pin RegFile/\registers_reg[13][6] /CK 
Endpoint:   RegFile/\registers_reg[13][6] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                          (^) triggered by  leading edge of 
'@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.382
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                99.418
- Arrival Time                  2.619
= Slack Time                   96.800
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |           |       |       |  Time   |   Time   | 
     |-------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                               | scan_rst ^ |           | 0.000 |       |   0.000 |   96.800 | 
     | U5_mux2X1/U1                  | B ^ -> Y ^ | CLKMX2X6M | 1.179 | 0.802 |   0.802 |   97.602 | 
     | FE_OFC0_SYNC_REF_SCAN_RST     | A ^ -> Y ^ | CLKBUFX8M | 1.140 | 0.869 |   1.671 |   98.471 | 
     | FE_OFC1_SYNC_REF_SCAN_RST     | A ^ -> Y ^ | CLKBUFX8M | 1.064 | 0.908 |   2.579 |   99.378 | 
     | RegFile/\registers_reg[13][6] | RN ^       | SDFFRQX2M | 1.064 | 0.040 |   2.619 |   99.418 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |           |       |       |  Time   |   Time   | 
     |-------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                               | scan_clk ^ |           | 0.000 |       |   0.000 |  -96.800 | 
     | U0_mux2X1/U1                  | B ^ -> Y ^ | MX2X6M    | 0.000 | 0.000 |   0.000 |  -96.800 | 
     | RegFile/\registers_reg[13][6] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |  -96.800 | 
     +---------------------------------------------------------------------------------------------+ 
Path 39: MET Setup Check with Pin RegFile/\registers_reg[14][6] /CK 
Endpoint:   RegFile/\registers_reg[14][6] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                          (^) triggered by  leading edge of 
'@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.382
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                99.418
- Arrival Time                  2.618
= Slack Time                   96.800
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |           |       |       |  Time   |   Time   | 
     |-------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                               | scan_rst ^ |           | 0.000 |       |   0.000 |   96.800 | 
     | U5_mux2X1/U1                  | B ^ -> Y ^ | CLKMX2X6M | 1.179 | 0.802 |   0.802 |   97.602 | 
     | FE_OFC0_SYNC_REF_SCAN_RST     | A ^ -> Y ^ | CLKBUFX8M | 1.140 | 0.869 |   1.671 |   98.471 | 
     | FE_OFC1_SYNC_REF_SCAN_RST     | A ^ -> Y ^ | CLKBUFX8M | 1.064 | 0.908 |   2.579 |   99.378 | 
     | RegFile/\registers_reg[14][6] | RN ^       | SDFFRQX2M | 1.064 | 0.040 |   2.618 |   99.418 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |           |       |       |  Time   |   Time   | 
     |-------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                               | scan_clk ^ |           | 0.000 |       |   0.000 |  -96.800 | 
     | U0_mux2X1/U1                  | B ^ -> Y ^ | MX2X6M    | 0.000 | 0.000 |   0.000 |  -96.800 | 
     | RegFile/\registers_reg[14][6] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |  -96.800 | 
     +---------------------------------------------------------------------------------------------+ 
Path 40: MET Setup Check with Pin RegFile/\registers_reg[15][6] /CK 
Endpoint:   RegFile/\registers_reg[15][6] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                          (^) triggered by  leading edge of 
'@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.382
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                99.418
- Arrival Time                  2.618
= Slack Time                   96.800
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |           |       |       |  Time   |   Time   | 
     |-------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                               | scan_rst ^ |           | 0.000 |       |   0.000 |   96.800 | 
     | U5_mux2X1/U1                  | B ^ -> Y ^ | CLKMX2X6M | 1.179 | 0.802 |   0.802 |   97.602 | 
     | FE_OFC0_SYNC_REF_SCAN_RST     | A ^ -> Y ^ | CLKBUFX8M | 1.140 | 0.869 |   1.671 |   98.471 | 
     | FE_OFC1_SYNC_REF_SCAN_RST     | A ^ -> Y ^ | CLKBUFX8M | 1.064 | 0.908 |   2.579 |   99.378 | 
     | RegFile/\registers_reg[15][6] | RN ^       | SDFFRQX2M | 1.064 | 0.040 |   2.618 |   99.418 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |           |       |       |  Time   |   Time   | 
     |-------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                               | scan_clk ^ |           | 0.000 |       |   0.000 |  -96.800 | 
     | U0_mux2X1/U1                  | B ^ -> Y ^ | MX2X6M    | 0.000 | 0.000 |   0.000 |  -96.800 | 
     | RegFile/\registers_reg[15][6] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |  -96.800 | 
     +---------------------------------------------------------------------------------------------+ 
Path 41: MET Setup Check with Pin FIFO_TOP/sync_r2w/\Q1_reg[2] /CK 
Endpoint:   FIFO_TOP/sync_r2w/\Q1_reg[2] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                         (^) triggered by  leading edge of 
'@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.382
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                99.418
- Arrival Time                  2.617
= Slack Time                   96.801
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | scan_rst ^ |           | 0.000 |       |   0.000 |   96.801 | 
     | U5_mux2X1/U1                 | B ^ -> Y ^ | CLKMX2X6M | 1.179 | 0.802 |   0.802 |   97.603 | 
     | FE_OFC0_SYNC_REF_SCAN_RST    | A ^ -> Y ^ | CLKBUFX8M | 1.140 | 0.869 |   1.671 |   98.472 | 
     | FE_OFC1_SYNC_REF_SCAN_RST    | A ^ -> Y ^ | CLKBUFX8M | 1.064 | 0.908 |   2.579 |   99.380 | 
     | FIFO_TOP/sync_r2w/\Q1_reg[2] | RN ^       | SDFFRQX2M | 1.064 | 0.039 |   2.617 |   99.418 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |           | 0.000 |       |   0.000 |  -96.801 | 
     | U0_mux2X1/U1                 | B ^ -> Y ^ | MX2X6M    | 0.000 | 0.000 |   0.000 |  -96.801 | 
     | FIFO_TOP/sync_r2w/\Q1_reg[2] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |  -96.801 | 
     +--------------------------------------------------------------------------------------------+ 
Path 42: MET Setup Check with Pin SYS_CTRL/\current_state_reg[3] /CK 
Endpoint:   SYS_CTRL/\current_state_reg[3] /RN (^) checked with  leading edge 
of 'SCAN_CLK'
Beginpoint: scan_rst                           (^) triggered by  leading edge 
of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.382
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                99.418
- Arrival Time                  2.617
= Slack Time                   96.801
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |            |           |       |       |  Time   |   Time   | 
     |--------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                | scan_rst ^ |           | 0.000 |       |   0.000 |   96.801 | 
     | U5_mux2X1/U1                   | B ^ -> Y ^ | CLKMX2X6M | 1.179 | 0.802 |   0.802 |   97.604 | 
     | FE_OFC0_SYNC_REF_SCAN_RST      | A ^ -> Y ^ | CLKBUFX8M | 1.140 | 0.869 |   1.671 |   98.472 | 
     | FE_OFC1_SYNC_REF_SCAN_RST      | A ^ -> Y ^ | CLKBUFX8M | 1.064 | 0.908 |   2.579 |   99.380 | 
     | SYS_CTRL/\current_state_reg[3] | RN ^       | SDFFRQX2M | 1.064 | 0.038 |   2.617 |   99.418 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |            |           |       |       |  Time   |   Time   | 
     |--------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                | scan_clk ^ |           | 0.000 |       |   0.000 |  -96.801 | 
     | U0_mux2X1/U1                   | B ^ -> Y ^ | MX2X6M    | 0.000 | 0.000 |   0.000 |  -96.801 | 
     | SYS_CTRL/\current_state_reg[3] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |  -96.801 | 
     +----------------------------------------------------------------------------------------------+ 
Path 43: MET Setup Check with Pin SYS_CTRL/\current_state_reg[1] /CK 
Endpoint:   SYS_CTRL/\current_state_reg[1] /RN (^) checked with  leading edge 
of 'SCAN_CLK'
Beginpoint: scan_rst                           (^) triggered by  leading edge 
of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.382
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                99.418
- Arrival Time                  2.617
= Slack Time                   96.801
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |            |           |       |       |  Time   |   Time   | 
     |--------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                | scan_rst ^ |           | 0.000 |       |   0.000 |   96.801 | 
     | U5_mux2X1/U1                   | B ^ -> Y ^ | CLKMX2X6M | 1.179 | 0.802 |   0.802 |   97.604 | 
     | FE_OFC0_SYNC_REF_SCAN_RST      | A ^ -> Y ^ | CLKBUFX8M | 1.140 | 0.869 |   1.671 |   98.472 | 
     | FE_OFC1_SYNC_REF_SCAN_RST      | A ^ -> Y ^ | CLKBUFX8M | 1.064 | 0.908 |   2.579 |   99.380 | 
     | SYS_CTRL/\current_state_reg[1] | RN ^       | SDFFRQX2M | 1.064 | 0.038 |   2.617 |   99.418 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |            |           |       |       |  Time   |   Time   | 
     |--------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                | scan_clk ^ |           | 0.000 |       |   0.000 |  -96.801 | 
     | U0_mux2X1/U1                   | B ^ -> Y ^ | MX2X6M    | 0.000 | 0.000 |   0.000 |  -96.801 | 
     | SYS_CTRL/\current_state_reg[1] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |  -96.801 | 
     +----------------------------------------------------------------------------------------------+ 
Path 44: MET Setup Check with Pin FIFO_TOP/sync_r2w/\Q1_reg[1] /CK 
Endpoint:   FIFO_TOP/sync_r2w/\Q1_reg[1] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                         (^) triggered by  leading edge of 
'@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.382
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                99.418
- Arrival Time                  2.617
= Slack Time                   96.802
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | scan_rst ^ |           | 0.000 |       |   0.000 |   96.802 | 
     | U5_mux2X1/U1                 | B ^ -> Y ^ | CLKMX2X6M | 1.179 | 0.802 |   0.802 |   97.604 | 
     | FE_OFC0_SYNC_REF_SCAN_RST    | A ^ -> Y ^ | CLKBUFX8M | 1.140 | 0.869 |   1.671 |   98.473 | 
     | FE_OFC1_SYNC_REF_SCAN_RST    | A ^ -> Y ^ | CLKBUFX8M | 1.064 | 0.908 |   2.579 |   99.380 | 
     | FIFO_TOP/sync_r2w/\Q1_reg[1] | RN ^       | SDFFRQX2M | 1.064 | 0.038 |   2.617 |   99.418 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |           | 0.000 |       |   0.000 |  -96.802 | 
     | U0_mux2X1/U1                 | B ^ -> Y ^ | MX2X6M    | 0.000 | 0.000 |   0.000 |  -96.802 | 
     | FIFO_TOP/sync_r2w/\Q1_reg[1] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |  -96.802 | 
     +--------------------------------------------------------------------------------------------+ 
Path 45: MET Setup Check with Pin FIFO_TOP/sync_r2w/\Q1_reg[0] /CK 
Endpoint:   FIFO_TOP/sync_r2w/\Q1_reg[0] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                         (^) triggered by  leading edge of 
'@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.382
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                99.418
- Arrival Time                  2.616
= Slack Time                   96.802
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | scan_rst ^ |           | 0.000 |       |   0.000 |   96.802 | 
     | U5_mux2X1/U1                 | B ^ -> Y ^ | CLKMX2X6M | 1.179 | 0.802 |   0.802 |   97.605 | 
     | FE_OFC0_SYNC_REF_SCAN_RST    | A ^ -> Y ^ | CLKBUFX8M | 1.140 | 0.869 |   1.671 |   98.473 | 
     | FE_OFC1_SYNC_REF_SCAN_RST    | A ^ -> Y ^ | CLKBUFX8M | 1.064 | 0.908 |   2.579 |   99.381 | 
     | FIFO_TOP/sync_r2w/\Q1_reg[0] | RN ^       | SDFFRQX2M | 1.064 | 0.037 |   2.616 |   99.418 | 
     +--------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +--------------------------------------------------------------------------------------------+ 
     |           Instance           |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                              |            |           |       |       |  Time   |   Time   | 
     |------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                              | scan_clk ^ |           | 0.000 |       |   0.000 |  -96.802 | 
     | U0_mux2X1/U1                 | B ^ -> Y ^ | MX2X6M    | 0.000 | 0.000 |   0.000 |  -96.802 | 
     | FIFO_TOP/sync_r2w/\Q1_reg[0] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |  -96.802 | 
     +--------------------------------------------------------------------------------------------+ 
Path 46: MET Setup Check with Pin SYS_CTRL/\current_state_reg[2] /CK 
Endpoint:   SYS_CTRL/\current_state_reg[2] /RN (^) checked with  leading edge 
of 'SCAN_CLK'
Beginpoint: scan_rst                           (^) triggered by  leading edge 
of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.382
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                99.418
- Arrival Time                  2.615
= Slack Time                   96.803
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |            |           |       |       |  Time   |   Time   | 
     |--------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                | scan_rst ^ |           | 0.000 |       |   0.000 |   96.803 | 
     | U5_mux2X1/U1                   | B ^ -> Y ^ | CLKMX2X6M | 1.179 | 0.802 |   0.802 |   97.605 | 
     | FE_OFC0_SYNC_REF_SCAN_RST      | A ^ -> Y ^ | CLKBUFX8M | 1.140 | 0.869 |   1.671 |   98.474 | 
     | FE_OFC1_SYNC_REF_SCAN_RST      | A ^ -> Y ^ | CLKBUFX8M | 1.064 | 0.908 |   2.579 |   99.382 | 
     | SYS_CTRL/\current_state_reg[2] | RN ^       | SDFFRQX2M | 1.064 | 0.036 |   2.615 |   99.418 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |            |           |       |       |  Time   |   Time   | 
     |--------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                | scan_clk ^ |           | 0.000 |       |   0.000 |  -96.803 | 
     | U0_mux2X1/U1                   | B ^ -> Y ^ | MX2X6M    | 0.000 | 0.000 |   0.000 |  -96.803 | 
     | SYS_CTRL/\current_state_reg[2] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |  -96.803 | 
     +----------------------------------------------------------------------------------------------+ 
Path 47: MET Setup Check with Pin SYS_CTRL/\current_state_reg[0] /CK 
Endpoint:   SYS_CTRL/\current_state_reg[0] /RN (^) checked with  leading edge 
of 'SCAN_CLK'
Beginpoint: scan_rst                           (^) triggered by  leading edge 
of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.382
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                99.418
- Arrival Time                  2.614
= Slack Time                   96.804
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |            |           |       |       |  Time   |   Time   | 
     |--------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                | scan_rst ^ |           | 0.000 |       |   0.000 |   96.804 | 
     | U5_mux2X1/U1                   | B ^ -> Y ^ | CLKMX2X6M | 1.179 | 0.802 |   0.802 |   97.607 | 
     | FE_OFC0_SYNC_REF_SCAN_RST      | A ^ -> Y ^ | CLKBUFX8M | 1.140 | 0.869 |   1.671 |   98.475 | 
     | FE_OFC1_SYNC_REF_SCAN_RST      | A ^ -> Y ^ | CLKBUFX8M | 1.064 | 0.908 |   2.579 |   99.383 | 
     | SYS_CTRL/\current_state_reg[0] | RN ^       | SDFFRQX2M | 1.064 | 0.035 |   2.614 |   99.418 | 
     +----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------------+ 
     |            Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                                |            |           |       |       |  Time   |   Time   | 
     |--------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                                | scan_clk ^ |           | 0.000 |       |   0.000 |  -96.804 | 
     | U0_mux2X1/U1                   | B ^ -> Y ^ | MX2X6M    | 0.000 | 0.000 |   0.000 |  -96.804 | 
     | SYS_CTRL/\current_state_reg[0] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |  -96.804 | 
     +----------------------------------------------------------------------------------------------+ 
Path 48: MET Setup Check with Pin RegFile/\registers_reg[13][7] /CK 
Endpoint:   RegFile/\registers_reg[13][7] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                          (^) triggered by  leading edge of 
'@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.382
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                99.418
- Arrival Time                  2.613
= Slack Time                   96.805
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |           |       |       |  Time   |   Time   | 
     |-------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                               | scan_rst ^ |           | 0.000 |       |   0.000 |   96.805 | 
     | U5_mux2X1/U1                  | B ^ -> Y ^ | CLKMX2X6M | 1.179 | 0.802 |   0.802 |   97.608 | 
     | FE_OFC0_SYNC_REF_SCAN_RST     | A ^ -> Y ^ | CLKBUFX8M | 1.140 | 0.869 |   1.671 |   98.476 | 
     | FE_OFC1_SYNC_REF_SCAN_RST     | A ^ -> Y ^ | CLKBUFX8M | 1.064 | 0.908 |   2.579 |   99.384 | 
     | RegFile/\registers_reg[13][7] | RN ^       | SDFFRQX2M | 1.064 | 0.034 |   2.613 |   99.418 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |           |       |       |  Time   |   Time   | 
     |-------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                               | scan_clk ^ |           | 0.000 |       |   0.000 |  -96.805 | 
     | U0_mux2X1/U1                  | B ^ -> Y ^ | MX2X6M    | 0.000 | 0.000 |   0.000 |  -96.805 | 
     | RegFile/\registers_reg[13][7] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |  -96.805 | 
     +---------------------------------------------------------------------------------------------+ 
Path 49: MET Setup Check with Pin SYS_CTRL/\Address_reg[3] /CK 
Endpoint:   SYS_CTRL/\Address_reg[3] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                     (^) triggered by  leading edge of '@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.382
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                99.418
- Arrival Time                  2.613
= Slack Time                   96.806
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |           |       |       |  Time   |   Time   | 
     |---------------------------+------------+-----------+-------+-------+---------+----------| 
     |                           | scan_rst ^ |           | 0.000 |       |   0.000 |   96.806 | 
     | U5_mux2X1/U1              | B ^ -> Y ^ | CLKMX2X6M | 1.179 | 0.802 |   0.802 |   97.608 | 
     | FE_OFC0_SYNC_REF_SCAN_RST | A ^ -> Y ^ | CLKBUFX8M | 1.140 | 0.869 |   1.671 |   98.477 | 
     | FE_OFC1_SYNC_REF_SCAN_RST | A ^ -> Y ^ | CLKBUFX8M | 1.064 | 0.908 |   2.579 |   99.384 | 
     | SYS_CTRL/\Address_reg[3]  | RN ^       | SDFFRQX2M | 1.064 | 0.034 |   2.613 |   99.418 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +----------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                          |            |           |       |       |  Time   |   Time   | 
     |--------------------------+------------+-----------+-------+-------+---------+----------| 
     |                          | scan_clk ^ |           | 0.000 |       |   0.000 |  -96.806 | 
     | U0_mux2X1/U1             | B ^ -> Y ^ | MX2X6M    | 0.000 | 0.000 |   0.000 |  -96.806 | 
     | SYS_CTRL/\Address_reg[3] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |  -96.806 | 
     +----------------------------------------------------------------------------------------+ 
Path 50: MET Setup Check with Pin RegFile/\registers_reg[15][7] /CK 
Endpoint:   RegFile/\registers_reg[15][7] /RN (^) checked with  leading edge of 
'SCAN_CLK'
Beginpoint: scan_rst                          (^) triggered by  leading edge of 
'@'
Path Groups:  {in2reg}
Analysis View: setup2_analysis_view
Other End Arrival Time          0.000
- Setup                         0.382
+ Phase Shift                 100.000
- Uncertainty                   0.200
= Required Time                99.418
- Arrival Time                  2.613
= Slack Time                   96.806
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |           |       |       |  Time   |   Time   | 
     |-------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                               | scan_rst ^ |           | 0.000 |       |   0.000 |   96.806 | 
     | U5_mux2X1/U1                  | B ^ -> Y ^ | CLKMX2X6M | 1.179 | 0.802 |   0.802 |   97.608 | 
     | FE_OFC0_SYNC_REF_SCAN_RST     | A ^ -> Y ^ | CLKBUFX8M | 1.140 | 0.869 |   1.671 |   98.477 | 
     | FE_OFC1_SYNC_REF_SCAN_RST     | A ^ -> Y ^ | CLKBUFX8M | 1.064 | 0.908 |   2.579 |   99.384 | 
     | RegFile/\registers_reg[15][7] | RN ^       | SDFFRQX2M | 1.064 | 0.034 |   2.613 |   99.418 | 
     +---------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |           Instance            |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                               |            |           |       |       |  Time   |   Time   | 
     |-------------------------------+------------+-----------+-------+-------+---------+----------| 
     |                               | scan_clk ^ |           | 0.000 |       |   0.000 |  -96.806 | 
     | U0_mux2X1/U1                  | B ^ -> Y ^ | MX2X6M    | 0.000 | 0.000 |   0.000 |  -96.806 | 
     | RegFile/\registers_reg[15][7] | CK ^       | SDFFRQX2M | 0.000 | 0.000 |   0.000 |  -96.806 | 
     +---------------------------------------------------------------------------------------------+ 

