[
  {
    "type": "group",
    "registers": [
      {
        "type": "register",
        "name": "CRYPTO_INTSTS",
        "offset": "0x00000",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:6",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "PKA_DONE_INT",
            "bit_range": "5",
            "attr": "RW",
            "reset": "0x0",
            "description": "PKA Done Interrupt"
          },
          {
            "name": "HASH_DONE_INT",
            "bit_range": "4",
            "attr": "W1C",
            "reset": "0x0",
            "description": "Hash Done Interrupt"
          },
          {
            "name": "HRDMA_ERR_INT",
            "bit_range": "3",
            "attr": "W1C",
            "reset": "0x0",
            "description": "Specifies the interrupt of hash receiving DMA Error"
          },
          {
            "name": "HRDMA_DONE_INT",
            "bit_range": "2",
            "attr": "W1C",
            "reset": "0x0",
            "description": "Specifies the interrupt of hash receiving DMA Done"
          },
          {
            "name": "BCDMA_ERR_INT",
            "bit_range": "1",
            "attr": "W1C",
            "reset": "0x0",
            "description": "Specifies the interrupt of block cipher  Error"
          },
          {
            "name": "BCDMA_DONE_INT",
            "bit_range": "0",
            "attr": "W1C",
            "reset": "0x0",
            "description": "Specifies the interrupt of block cipher  Done"
          }
        ],
        "description": "Interrupt Status Register"
      },
      {
        "type": "register",
        "name": "CRYPTO_INTENA",
        "offset": "0x00004",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:6",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "PKA_DONE_ENA",
            "bit_range": "5",
            "attr": "RW",
            "reset": "0x0",
            "description": "Set the interrupt Enable of PKA done\n1'b1: enable\n1'b0: disable"
          },
          {
            "name": "HASH_DONE_ENA",
            "bit_range": "4",
            "attr": "RW",
            "reset": "0x0",
            "description": "Set the interrupt Enable of hash done\n1'b1: enable\n1'b0: disable"
          },
          {
            "name": "HRDMA_ERR_ENA",
            "bit_range": "3",
            "attr": "RW",
            "reset": "0x0",
            "description": "Set the interrupt Enable of hash receiving DMA Error\n1'b1: enable\n1'b0: disable"
          },
          {
            "name": "HRDMA_DONE_ENA",
            "bit_range": "2",
            "attr": "RW",
            "reset": "0x0",
            "description": "Set the interrupt Enable of hash receiving DMA DONE\n1'b1: enable\n1'b0: disable"
          },
          {
            "name": "BCDMA_ERR_ENA",
            "bit_range": "1",
            "attr": "RW",
            "reset": "0x0",
            "description": "Set the interrupt Enable of block cipher DMA Error\n1'b1: enable\n1'b0: disable"
          },
          {
            "name": "BCDMA_DONE_ENA",
            "bit_range": "0",
            "attr": "RW",
            "reset": "0x0",
            "description": "Set the interrupt Enable of block cipher DMA DONE\n1'b1: enable\n1'b0: disable"
          }
        ],
        "description": "Interrupt Set Register"
      },
      {
        "type": "register",
        "name": "CRYPTO_CTRL",
        "offset": "0x00008",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "WRITE_MASK",
            "bit_range": "31:16",
            "attr": "RO",
            "reset": "0x0",
            "description": "Write_Mask"
          },
          {
            "name": "RESERVED",
            "bit_range": "15:10",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "TRNG_FLUSH",
            "bit_range": "9",
            "attr": "RW",
            "reset": "0x0",
            "description": "Flush TRNG\nSoftware write 1 to start. When finishes, the core will clear it."
          },
          {
            "name": "TRNG_START",
            "bit_range": "8",
            "attr": "R/WSC",
            "reset": "0x0",
            "description": "Start TRNG\nSoftware write 1 to start. When finishes, the core will clear it."
          },
          {
            "name": "PKA_FLUSH",
            "bit_range": "7",
            "attr": "R/WSC",
            "reset": "0x0",
            "description": "Software write 1 to start Flush Process.The process will  clear\nBRFIFO, BTFIFO, and state machine. Then Software should write 0\nto end  FLUSH Process"
          },
          {
            "name": "HASH_FLUSH",
            "bit_range": "6",
            "attr": "RW",
            "reset": "0x0",
            "description": "Software write 1 to start Flush Process. The process will  clear\nBRFIFO, BTFIFO, and state machine. Then Software should write 0\nto end  FLUSH Process"
          },
          {
            "name": "BLOCK_FLUSH",
            "bit_range": "5",
            "attr": "RW",
            "reset": "0x0",
            "description": "Software write 1 to start Flush Process. The process will  clear\nBRFIFO, BTFIFO, and state machine. Then Software should write 0\nto end  FLUSH Process. It must last for at least 20 cycles to clean\nregisters and  FSM"
          },
          {
            "name": "PKA_START",
            "bit_range": "4",
            "attr": "R/WSC",
            "reset": "0x0",
            "description": "Starts/initializes PKA\nSoftware write 1 to start. When finishes, the core will clear it."
          },
          {
            "name": "HASH_START",
            "bit_range": "3",
            "attr": "R/WSC",
            "reset": "0x0",
            "description": "Starts/initializes HASH/PRNG/HMAC\nSoftware write 1 to start. When finishes, the core will clear it."
          },
          {
            "name": "BLOCK_START",
            "bit_range": "2",
            "attr": "R/WSC",
            "reset": "0x0",
            "description": "Starts/initializes Block Cipher\nSoftware write 1 to start. When finishes, the core will clear it."
          },
          {
            "name": "TDES_START",
            "bit_range": "1",
            "attr": "R/WSC",
            "reset": "0x0",
            "description": "Starts/initializes TDES\nSoftware write 1 to start. When finishes, the core will clear it."
          },
          {
            "name": "AES_START",
            "bit_range": "0",
            "attr": "R/WSC",
            "reset": "0x0",
            "description": "Starts/initializes AES\nSoftware write 1 to start. When finishes, the core will clear it."
          }
        ],
        "description": "Control Register"
      },
      {
        "type": "register",
        "name": "CRYPTO_CONF",
        "offset": "0x0000c",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:9",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "HR_ADDR_MODE",
            "bit_range": "8",
            "attr": "RW",
            "reset": "0x0",
            "description": "Hash Receive DMA Address Mode\n1'b1: fix\n1'b0: increment"
          },
          {
            "name": "BT_ADDR_MODE",
            "bit_range": "7",
            "attr": "RW",
            "reset": "0x0",
            "description": "Block Transmit DMA Address Mode\n1'b1: fix\n1'b0: increment"
          },
          {
            "name": "BR_ADDR_MODE",
            "bit_range": "6",
            "attr": "RW",
            "reset": "0x0",
            "description": "Block Receive DMA Address Mode\n1'b1: fix\n1'b0: increment"
          },
          {
            "name": "BYTESWAP_HRFIFO",
            "bit_range": "5",
            "attr": "RW",
            "reset": "0x0",
            "description": "If this bit is high, then the data read from the bus is byte-swapped\nin a word boundary.  If this bit is low (default), then the data is\nhanded over to the FIFO without byte-swap. For little endian bus,\nthis bit should be 1'b1."
          },
          {
            "name": "BYTESWAP_BTFIFO",
            "bit_range": "4",
            "attr": "RW",
            "reset": "0x0",
            "description": "If this bit is high, then the data read from the bus is byte-swapped\nin a word boundary.  If this bit is low (default), then the data is\nhanded over to the FIFO without byte-swap. For little endian bus,\nthis bit should be 1'b1."
          },
          {
            "name": "BYTESWAP_BRFIFO",
            "bit_range": "3",
            "attr": "RW",
            "reset": "0x0",
            "description": "If this bit is high, then the data read from the bus is byte-swapped\nin a word boundary.  If this bit is low (default), then the data is\nhanded over to the FIFO without byte-swap. For little endian bus,\nthis bit should be 1'b1."
          },
          {
            "name": "DESSEL",
            "bit_range": "2",
            "attr": "RW",
            "reset": "0x0",
            "description": "Specifies the Destination block cipher of FIFO.\n1'b0:AES;\n1'b1:DES."
          },
          {
            "name": "HASHINSEL",
            "bit_range": "1:0",
            "attr": "RW",
            "reset": "0x0",
            "description": "Specifies the following\n2'b00:Data from independent source;\n2'b01:Data from block cipher input;\n2'b10:Data from block cipher output;\n2'b11:Reserved."
          }
        ],
        "description": "Configure Register"
      },
      {
        "type": "register",
        "name": "CRYPTO_BRDMAS",
        "offset": "0x00010",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "STARTADDR",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "Specifies the Start Address of DMA\nThe address should be aligned by 32-bit."
          }
        ],
        "description": "Block Receiving DMA Start Address Register"
      },
      {
        "type": "register",
        "name": "CRYPTO_BTDMAS",
        "offset": "0x00014",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "STARTADDR",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "Specifies the Start Address of DMA\nThe address needs  to be aligned by 32-bit."
          }
        ],
        "description": "Block Transmiting DMA Start Address Register"
      },
      {
        "type": "register",
        "name": "CRYPTO_BRDMAL",
        "offset": "0x00018",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "LENGTH",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "Specifies the Block length of DMA.\nThe length unit is WORD."
          }
        ],
        "description": "Block Receiving DMA Length Register"
      },
      {
        "type": "register",
        "name": "CRYPTO_HRDMAS",
        "offset": "0x0001c",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "STARTADDR",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "Specifies the Start Address of DMA\nThe address needs to be aligned by 32-bit."
          }
        ],
        "description": "Hash Receiving DMA Start Address Register"
      },
      {
        "type": "register",
        "name": "CRYPTO_HRDMAL",
        "offset": "0x00020",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "LENGTH",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "Specifies the Block length of DMA.\nThe length unit is BYTE."
          }
        ],
        "description": "Hash Receiving DMA Length Register"
      },
      {
        "type": "register",
        "name": "CRYPTO_AES_CTRL",
        "offset": "0x00080",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:14",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "AES_BYTESWAP_TWK",
            "bit_range": "13",
            "attr": "RW",
            "reset": "0x0",
            "description": "Change the Big-endian and Little-endian by swapping the byte\noder.\n0 = Disables Tweak Value byte swap\n1 = Enables Tweak Valuebyte swap"
          },
          {
            "name": "AES_BYTESWAP_TKEY",
            "bit_range": "12",
            "attr": "RW",
            "reset": "0x0",
            "description": "Change the Big-endian and Little-endian by swapping the byte\noder.\n0 = Disables Tweak Key byte swap\n1 = Enables Tweak Key byte swap"
          },
          {
            "name": "AES_BYTESWAP_CNT",
            "bit_range": "11",
            "attr": "RW",
            "reset": "0x0",
            "description": "Change the Big-endian and Little-endian by swapping the byte\noder.\n0 = Disables Counter data byte swap\n1 = Enables Counter data byte swap"
          },
          {
            "name": "AES_BYTESWAP_KEY",
            "bit_range": "10",
            "attr": "RW",
            "reset": "0x0",
            "description": "Change the Big-endian and Little-endian by swapping the byte\noder.\n0 = Disables Key byte swap\n1 = Enables Key byte swap"
          },
          {
            "name": "AES_BYTESWAP_IV",
            "bit_range": "9",
            "attr": "RW",
            "reset": "0x0",
            "description": "Change the Big-endian and Little-endian by swapping the byte\noder.\n0 = Disables Initial value byte swap\n1 = Enables Initial value byte swap"
          },
          {
            "name": "AES_BYTESWAP_DO",
            "bit_range": "8",
            "attr": "RW",
            "reset": "0x0",
            "description": "Change the Big-endian and Little-endian by swapping the byte\noder.\n0 = Disables Output data byte swap\n1 = Enables Output data byte swap"
          },
          {
            "name": "AES_BYTESWAP_DI",
            "bit_range": "7",
            "attr": "RW",
            "reset": "0x0",
            "description": "Change the Big-endian and Little-endian by swapping the byte\noder.\n0 = Disables Input data byte swap\n1 = Enables Input data byte swap"
          },
          {
            "name": "AES_KEYCHANGE",
            "bit_range": "6",
            "attr": "RW",
            "reset": "0x0",
            "description": "Specifies the AES key change mode selection signal.\nWhen the bit is asserted, it will not do key-expansion function to\ncalculate new sub-key. So it is a faster way, when several times of\ncalculation use the same key. But if the keys are different,\nasserting this bit will have the wrong result.\n0 = Key is not changed\n1 = Key is changed"
          },
          {
            "name": "AES_CHAINMODE",
            "bit_range": "5:4",
            "attr": "RW",
            "reset": "0x0",
            "description": "Specifies AES chain mode selection\n00 = ECB mode\n01 = CBC mode\n10 = CTR mode\n11 = XTS mode"
          },
          {
            "name": "AES_KEYSIZE",
            "bit_range": "3:2",
            "attr": "RW",
            "reset": "0x0",
            "description": "Specifies the AES key size selection signal\n00 : 128-bit key\n01 : 192-bit key\n10 : 256-bit key"
          },
          {
            "name": "AES_FIFOMODE",
            "bit_range": "1",
            "attr": "RW",
            "reset": "0x0",
            "description": "Specify AES Fifo Mode\n1'b0:  Slave mode\n1'b1:  fifo  mode"
          },
          {
            "name": "AES_ENC",
            "bit_range": "0",
            "attr": "RW",
            "reset": "0x0",
            "description": "Specifies the Encryption/ Decryption mode selection signal\n0 : Encryption\n1 : Decryption"
          }
        ],
        "description": "AES Control Register"
      },
      {
        "type": "register",
        "name": "CRYPTO_AES_STS",
        "offset": "0x00084",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:1",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "AES_DONE",
            "bit_range": "0",
            "attr": "RW",
            "reset": "0x0",
            "description": "When AES finish, it will be HIGH, And it will not be LOW until it\nrestart .\n1: done\n0: not done"
          }
        ],
        "description": "Status Register"
      },
      {
        "type": "register",
        "name": "CRYPTO_AES_DIN_0",
        "offset": "0x00088",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "AES_DIN_0",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "Specifies AES Input data [127:96]."
          }
        ],
        "description": "AES Input Data 0 Register"
      },
      {
        "type": "register",
        "name": "CRYPTO_AES_DIN_1",
        "offset": "0x0008c",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "AES_DIN_1",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "Specifies AES Input data [95:64]."
          }
        ],
        "description": "AES Input Data 1 Register"
      },
      {
        "type": "register",
        "name": "CRYPTO_AES_DIN_2",
        "offset": "0x00090",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "AES_DIN_2",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "Specifies AES Input data [63:32]"
          }
        ],
        "description": "AES Input Data 2 Register"
      },
      {
        "type": "register",
        "name": "CRYPTO_AES_DIN_3",
        "offset": "0x00094",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "AES_DIN_3",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "Specifies AES Input data [31:0]"
          }
        ],
        "description": "AES Input Data 3 Register"
      },
      {
        "type": "register",
        "name": "CRYPTO_AES_DOUT_0",
        "offset": "0x00098",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "AES_DOUT_0",
            "bit_range": "31:0",
            "attr": "RO",
            "reset": "0x00000000",
            "description": "Specifies AES Output data [127:96]."
          }
        ],
        "description": "AES Output Data 0 Register"
      },
      {
        "type": "register",
        "name": "CRYPTO_AES_DOUT_1",
        "offset": "0x0009c",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "AES_DOUT_1",
            "bit_range": "31:0",
            "attr": "RO",
            "reset": "0x00000000",
            "description": "Specifies the Output data [95:64]."
          }
        ],
        "description": "AES Output Data 1 Register"
      },
      {
        "type": "register",
        "name": "CRYPTO_AES_DOUT_2",
        "offset": "0x000a0",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "AES_DOUT_2",
            "bit_range": "31:0",
            "attr": "RO",
            "reset": "0x00000000",
            "description": "Specifies AES Output data [63:32]."
          }
        ],
        "description": "AES Output Data 2 Register"
      },
      {
        "type": "register",
        "name": "CRYPTO_AES_DOUT_3",
        "offset": "0x000a4",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "AES_DOUT_3",
            "bit_range": "31:0",
            "attr": "RO",
            "reset": "0x00000000",
            "description": "Specifies AES Output data [31:0]."
          }
        ],
        "description": "AES Output Data 3 Register"
      },
      {
        "type": "register",
        "name": "CRYPTO_AES_IV_0",
        "offset": "0x000a8",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "AES_IV_0",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "Specifies AES Initialization vector [127:96]"
          }
        ],
        "description": "AES IV data 0 Register"
      },
      {
        "type": "register",
        "name": "CRYPTO_AES_IV_1",
        "offset": "0x000ac",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "AES_IV_1",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "Specifies AES Initialization vector [95:64]"
          }
        ],
        "description": "AES IV data 1 Register"
      },
      {
        "type": "register",
        "name": "CRYPTO_AES_IV_2",
        "offset": "0x000b0",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "AES_IV_2",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "Specifies AES Initialization vector [63:32]"
          }
        ],
        "description": "AES IV data 2 Register"
      },
      {
        "type": "register",
        "name": "CRYPTO_AES_IV_3",
        "offset": "0x000b4",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "AES_IV_3",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "Specifies AES Initialization vector [31:0]"
          }
        ],
        "description": "AES IV data 3 Register"
      },
      {
        "type": "register",
        "name": "CRYPTO_AES_KEY_0",
        "offset": "0x000b8",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "AES_KEY_0",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "Specifies AES key data [255:224]"
          }
        ],
        "description": "AES Key data 0 Register"
      },
      {
        "type": "register",
        "name": "CRYPTO_AES_KEY_1",
        "offset": "0x000bc",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "AES_KEY_1",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "Specifies AES key data [223:192]"
          }
        ],
        "description": "AES Key data 1 Register"
      },
      {
        "type": "register",
        "name": "CRYPTO_AES_KEY_2",
        "offset": "0x000c0",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "AES_KEY_2",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "Specifies AES key data [191:160]"
          }
        ],
        "description": "AES Key data 2 Register"
      },
      {
        "type": "register",
        "name": "CRYPTO_AES_KEY_3",
        "offset": "0x000c4",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "AES_KEY_3",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "Specifies AES key data [159:128]"
          }
        ],
        "description": "AES Key data 3 Register"
      },
      {
        "type": "register",
        "name": "CRYPTO_AES_KEY_4",
        "offset": "0x000c8",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "AES_KEY_4",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "Specifies AES key data [127:96]"
          }
        ],
        "description": "AES Key data 4 Register"
      },
      {
        "type": "register",
        "name": "CRYPTO_AES_KEY_5",
        "offset": "0x000cc",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "AES_KEY_5",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "Specifies the key data [95:64]"
          }
        ],
        "description": "AES Key data 5 Register"
      },
      {
        "type": "register",
        "name": "CRYPTO_AES_KEY_6",
        "offset": "0x000d0",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "AES_KEY_6",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "Specifies AES key data [63:32]"
          }
        ],
        "description": "AES Key data 6 Register"
      },
      {
        "type": "register",
        "name": "CRYPTO_AES_KEY_7",
        "offset": "0x000d4",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "AES_KEY_7",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "Specifies the key data [31:0]"
          }
        ],
        "description": "AES Key data 7 Register"
      },
      {
        "type": "register",
        "name": "CRYPTO_AES_CNT_0",
        "offset": "0x000d8",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "AES_CNT_0",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "Specifies AES Input Counter [127:96]."
          }
        ],
        "description": "AES Input Counter 0 Register"
      },
      {
        "type": "register",
        "name": "CRYPTO_AES_CNT_1",
        "offset": "0x000dc",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "AES_CNT_1",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "Specifies AES Input Counter [95:64]."
          }
        ],
        "description": "AES Input Counter 1 Register"
      },
      {
        "type": "register",
        "name": "CRYPTO_AES_CNT_2",
        "offset": "0x000e0",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "AES_CNT_2",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "Specifies AES Input Counter[63:32]"
          }
        ],
        "description": "AES Input Counter 2 Register"
      },
      {
        "type": "register",
        "name": "CRYPTO_AES_CNT_3",
        "offset": "0x000e4",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "AES_CNT_3",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "Specifies AES Input Counter [31:0]"
          }
        ],
        "description": "AES Input Counter 3 Register"
      },
      {
        "type": "register",
        "name": "CRYPTO_TDES_CTRL",
        "offset": "0x00100",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:9",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "TDES_BYTESWAP_KEY",
            "bit_range": "8",
            "attr": "RW",
            "reset": "0x0",
            "description": "0 = Disables Key byte swap\n1 = Enables Key byte swap"
          },
          {
            "name": "TDES_BYTESWAP_IV",
            "bit_range": "7",
            "attr": "RW",
            "reset": "0x0",
            "description": "0 = Disables Initial value byte swap\n1 = Enables Initial value byte swap"
          },
          {
            "name": "TDES_BYTESWAP_DO",
            "bit_range": "6",
            "attr": "RW",
            "reset": "0x0",
            "description": "0 = Disables Output data byte swap\n1 = Enables Output data byte swap"
          },
          {
            "name": "TDES_BYTESWAP_DI",
            "bit_range": "5",
            "attr": "RW",
            "reset": "0x0",
            "description": "0 = Disables Input data byte swap\n1 = Enables Input data byte swap"
          },
          {
            "name": "TDES_CHAINMODE",
            "bit_range": "4",
            "attr": "RW",
            "reset": "0x0",
            "description": "Specifies TDES chain mode selection\n0 : ECB mode\n1 : CBC mode"
          },
          {
            "name": "TDES_EEE",
            "bit_range": "3",
            "attr": "RW",
            "reset": "0x0",
            "description": "Specifies the TDES key mode selection\n1'b0 : EDE\n1'b1 : EEE"
          },
          {
            "name": "TDES_SELECT",
            "bit_range": "2",
            "attr": "RW",
            "reset": "0x0",
            "description": "Specify  DES or TDES cipher\n1'b0 : DES\n1'b1 : TDES"
          },
          {
            "name": "TDES_FIFOMODE",
            "bit_range": "1",
            "attr": "RW",
            "reset": "0x0",
            "description": "Specify TDES Fifo Mode\n1'b0:  Slave mode\n1'b1:  Fifo  mode"
          },
          {
            "name": "TDES_ENC",
            "bit_range": "0",
            "attr": "RW",
            "reset": "0x0",
            "description": "Specifies the Encryption/ Decryption mode selection signal\n0 : Encryption\n1 : Decryption"
          }
        ],
        "description": "TDES Control Register"
      },
      {
        "type": "register",
        "name": "CRYPTO_TDES_STS",
        "offset": "0x00104",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:1",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "TDES_DONE",
            "bit_range": "0",
            "attr": "RW",
            "reset": "0x0",
            "description": "When DES/TDES finishes, it will be HIGH, And it will not be LOW\nuntil it restart .\n1: done\n0: not done"
          }
        ],
        "description": "Status Register"
      },
      {
        "type": "register",
        "name": "CRYPTO_TDES_DIN_0",
        "offset": "0x00108",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "TDES_DIN_0",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "Specifies TDES Input data [63:32]."
          }
        ],
        "description": "TDES Input Data 0 Register"
      },
      {
        "type": "register",
        "name": "CRYPTO_TDES_DIN_1",
        "offset": "0x0010c",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "TDES_DIN_1",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "Specifies TDES Input data [31:0]."
          }
        ],
        "description": "TDES Input Data 1 Register"
      },
      {
        "type": "register",
        "name": "CRYPTO_TDES_DOUT_0",
        "offset": "0x00110",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "TDES_DOUT_0",
            "bit_range": "31:0",
            "attr": "RO",
            "reset": "0x00000000",
            "description": "Specifies TDES Output data [63:32]."
          }
        ],
        "description": "TDES Output Data 0 Register"
      },
      {
        "type": "register",
        "name": "CRYPTO_TDES_DOUT_1",
        "offset": "0x00114",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "TDES_DOUT_1",
            "bit_range": "31:0",
            "attr": "RO",
            "reset": "0x00000000",
            "description": "Specifies TDES Output data [31:0]."
          }
        ],
        "description": "TDES Output Data 1 Register"
      },
      {
        "type": "register",
        "name": "CRYPTO_TDES_IV_0",
        "offset": "0x00118",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "TDES_IV_0",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "Specifies TDES Initialization vector [63:32]"
          }
        ],
        "description": "TDES IV data 0 Register"
      },
      {
        "type": "register",
        "name": "CRYPTO_TDES_IV_1",
        "offset": "0x0011c",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "TDES_IV_1",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "Specifies TDES Initialization vector [31:0]"
          }
        ],
        "description": "TDES IV data 1 Register"
      },
      {
        "type": "register",
        "name": "CRYPTO_TDES_KEY1_0",
        "offset": "0x00120",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "TDES_KEY1_0",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "Specifies TDES key1 data [63:32]"
          }
        ],
        "description": "TDES Key1 data 1 Register"
      },
      {
        "type": "register",
        "name": "CRYPTO_TDES_KEY1_1",
        "offset": "0x00124",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "TDES_KEY1_1",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "Specifies TDES key1 data [31:0]"
          }
        ],
        "description": "TDES Key1 data 1 Register"
      },
      {
        "type": "register",
        "name": "CRYPTO_TDES_KEY2_0",
        "offset": "0x00128",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "TDES_KEY2_0",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "Specifies TDES key2 data [63:32]"
          }
        ],
        "description": "TDES Key2 data 0 Register"
      },
      {
        "type": "register",
        "name": "CRYPTO_TDES_KEY2_1",
        "offset": "0x0012c",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "TDES_KEY_1",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "Specifies TDES key data [31:0]"
          }
        ],
        "description": "TDES Key2 data 1 Register"
      },
      {
        "type": "register",
        "name": "CRYPTO_TDES_KEY3_0",
        "offset": "0x00130",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "TDES_KEY3_0",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "Specifies TDES key3 data [63:32]"
          }
        ],
        "description": "TDES Key3 data 0 Register"
      },
      {
        "type": "register",
        "name": "CRYPTO_TDES_KEY3_1",
        "offset": "0x00134",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "AES_KEY3_1",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "Specifies TDES key3 data [31:0]"
          }
        ],
        "description": "TDES Key3 data 1 Register"
      },
      {
        "type": "register",
        "name": "CRYPTO_HASH_CTRL",
        "offset": "0x00180",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:4",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "HASH_SWAP_DO",
            "bit_range": "3",
            "attr": "RW",
            "reset": "0x0",
            "description": "Specifies the Byte swap of data output (hash result)\n0 = Does not swap (default)\n1 = Swap"
          },
          {
            "name": "RESERVED",
            "bit_range": "2",
            "attr": "RW",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "ENGINE_SELECTION",
            "bit_range": "1:0",
            "attr": "RW",
            "reset": "0x0",
            "description": "2'b00: SHA1_HASH\n2'b01: MD5_HASH\n2'b10: SHA256_HASH\n2'b11: PRNG"
          }
        ],
        "description": "Hash Control Register"
      },
      {
        "type": "register",
        "name": "CRYPTO_HASH_STS",
        "offset": "0x00184",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:1",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "HASH_DONE",
            "bit_range": "0",
            "attr": "RW",
            "reset": "0x0",
            "description": "Hash Done Signal\nWhen HASH finishes, it will be HIGH, And it will not be LOW until it\nrestart\n1'b1 : done\n1'b0 : not done"
          }
        ],
        "description": "Hash Status Register"
      },
      {
        "type": "register",
        "name": "CRYPTO_HASH_MSG_LEN",
        "offset": "0x00188",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "MSG_SIZE",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "Hash total byte."
          }
        ],
        "description": "Hash Message Len"
      },
      {
        "type": "register",
        "name": "CRYPTO_HASH_DOUT_0",
        "offset": "0x0018c",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "HASH_RESULT_0",
            "bit_range": "31:0",
            "attr": "RO",
            "reset": "0x00000000",
            "description": "Specifies the  HASH Result [159:128]"
          }
        ],
        "description": "Hash Result Register 0"
      },
      {
        "type": "register",
        "name": "CRYPTO_HASH_DOUT_1",
        "offset": "0x00190",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "HASH_RESULT_1",
            "bit_range": "31:0",
            "attr": "RO",
            "reset": "0x00000000",
            "description": "Specifies the  HASH Result [127:96]"
          }
        ],
        "description": "Hash Result Register 1"
      },
      {
        "type": "register",
        "name": "CRYPTO_HASH_DOUT_2",
        "offset": "0x00194",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "HASH_RESULT_2",
            "bit_range": "31:0",
            "attr": "RO",
            "reset": "0x00000000",
            "description": "Specifies the  HASH Result [95:64]"
          }
        ],
        "description": "Hash Result Register 2"
      },
      {
        "type": "register",
        "name": "CRYPTO_HASH_DOUT_3",
        "offset": "0x00198",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "HASH_RESULT_3",
            "bit_range": "31:0",
            "attr": "RO",
            "reset": "0x00000000",
            "description": "Specifies the  HASH Result [63:32]"
          }
        ],
        "description": "Hash Result Register 3"
      },
      {
        "type": "register",
        "name": "CRYPTO_HASH_DOUT_4",
        "offset": "0x0019c",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "HASH_RESULT_4",
            "bit_range": "31:0",
            "attr": "RO",
            "reset": "0x00000000",
            "description": "Specifies the  HASH Result [31:0]"
          }
        ],
        "description": "Hash Result Register 4"
      },
      {
        "type": "register",
        "name": "CRYPTO_HASH_DOUT_5",
        "offset": "0x001a0",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "HASH_RESULT_5",
            "bit_range": "31:0",
            "attr": "RO",
            "reset": "0x00000000",
            "description": "Specifies the  HASH Result [31:0]"
          }
        ],
        "description": "Hash Result Register 5"
      },
      {
        "type": "register",
        "name": "CRYPTO_HASH_DOUT_6",
        "offset": "0x001a4",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "HASH_RESULT_6",
            "bit_range": "31:0",
            "attr": "RO",
            "reset": "0x00000000",
            "description": "Specifies the  HASH Result [31:0]"
          }
        ],
        "description": "Hash Result Register 6"
      },
      {
        "type": "register",
        "name": "CRYPTO_HASH_DOUT_7",
        "offset": "0x001a8",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "HASH_RESULT_7",
            "bit_range": "31:0",
            "attr": "RO",
            "reset": "0x00000000",
            "description": "Specifies the  HASH Result [31:0]"
          }
        ],
        "description": "Hash Result Register 7"
      },
      {
        "type": "register",
        "name": "CRYPTO_HASH_SEED_0",
        "offset": "0x001ac",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "HASH_SEED_0",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "Specifies PRNG Seed/HMAC Key buffer [159:128]"
          }
        ],
        "description": "PRNG Seed/HMAC Key Register 0"
      },
      {
        "type": "register",
        "name": "CRYPTO_HASH_SEED_1",
        "offset": "0x001b0",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "HASH_SEED_1",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "Specifies PRNG Seed/HMAC Key buffer [127:96]"
          }
        ],
        "description": "PRNG Seed/HMAC Key Register 1"
      },
      {
        "type": "register",
        "name": "CRYPTO_HASH_SEED_2",
        "offset": "0x001b4",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "HASH_SEED_2",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "Specifies PRNG Seed/HMAC Key buffer [95:64]"
          }
        ],
        "description": "PRNG Seed/HMAC Key Register 2"
      },
      {
        "type": "register",
        "name": "CRYPTO_HASH_SEED_3",
        "offset": "0x001b8",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "HASH_SEED_3",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "Specifies PRNG Seed/HMAC Key buffer [63:32]"
          }
        ],
        "description": "PRNG Seed/HMAC Key Register 3"
      },
      {
        "type": "register",
        "name": "CRYPTO_HASH_SEED_4",
        "offset": "0x001bc",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "HASH_SEED_4",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "Specifies PRNG Seed/HMAC Key buffer [31:0]"
          }
        ],
        "description": "PRNG Seed/HMAC Key Register 4"
      },
      {
        "type": "register",
        "name": "CRYPTO_TRNG_CTRL",
        "offset": "0x00200",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "reserved"
          },
          {
            "name": "OSC_ENABLE",
            "bit_range": "16",
            "attr": "RW",
            "reset": "0x0000",
            "description": "osc_ring enable\nIt controls the running of osc_ring. And it is independent of clock\nand flush signal. This mean that it can run even when clock is\ngating or flush is asserted as long as osc_enable is asserted.\nBefore it is used to get TRNG result , please run osc_ring first to\nget enough entropy.\n1'b1: Enable ;\n1'b0: Disable ;"
          },
          {
            "name": "PERIOD",
            "bit_range": "15:0",
            "attr": "RW",
            "reset": "0x0000",
            "description": "sample period TRNG use clock_crypto to sample ring osc output,\nthis parameter is specify how many cycles to generate 1 bit\nrandom data."
          }
        ],
        "description": "TRNG Control register"
      },
      {
        "type": "register",
        "name": "CRYPTO_TRNG_DOUT_0",
        "offset": "0x00204",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "TRNG OUTPUT",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "TRNG output"
          }
        ],
        "description": "TRNG output register 0"
      },
      {
        "type": "register",
        "name": "CRYPTO_TRNG_DOUT_1",
        "offset": "0x00208",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "TRNG OUTPUT",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "TRNG output"
          }
        ],
        "description": "TRNG output register 1"
      },
      {
        "type": "register",
        "name": "CRYPTO_TRNG_DOUT_2",
        "offset": "0x0020c",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "TRNG OUTPUT",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "TRNG output"
          }
        ],
        "description": "TRNG output register 2"
      },
      {
        "type": "register",
        "name": "CRYPTO_TRNG_DOUT_3",
        "offset": "0x00210",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "TRNG OUTPUT",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "TRNG output"
          }
        ],
        "description": "TRNG output register 3"
      },
      {
        "type": "register",
        "name": "CRYPTO_TRNG_DOUT_4",
        "offset": "0x00214",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "TRNG OUTPUT",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "TRNG output"
          }
        ],
        "description": "TRNG output register 4"
      },
      {
        "type": "register",
        "name": "CRYPTO_TRNG_DOUT_5",
        "offset": "0x00218",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "TRNG OUTPUT",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "TRNG output"
          }
        ],
        "description": "TRNG output register 5"
      },
      {
        "type": "register",
        "name": "CRYPTO_TRNG_DOUT_6",
        "offset": "0x0021c",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "TRNG OUTPUT",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "TRNG output"
          }
        ],
        "description": "TRNG output register 6"
      },
      {
        "type": "register",
        "name": "CRYPTO_TRNG_DOUT_7",
        "offset": "0x00220",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "TRNG OUTPUT",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "TRNG output"
          }
        ],
        "description": "TRNG output register 7"
      },
      {
        "type": "register",
        "name": "CRYPTO_PKA_CTRL",
        "offset": "0x00280",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:2",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "BLOCK_SIZE",
            "bit_range": "1:0",
            "attr": "RW",
            "reset": "0x0",
            "description": "PKA Size\nIt specifies the bits of N in PKA calculation.\n2'b00: 512 bit\n2'b01: 1024 bit\n2'b10: 2048 bit"
          }
        ],
        "description": "PKA Control Register"
      },
      {
        "type": "register",
        "name": "CRYPTO_AES_TKEY_0",
        "offset": "0x00300",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "AES_TKEY_0",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "Specifies AES-XTS tweak key data [255:224]"
          }
        ],
        "description": "AES Tweak Key data 0 Register"
      },
      {
        "type": "register",
        "name": "CRYPTO_AES_TKEY_1",
        "offset": "0x00304",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "AES_TKEY_1",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "Specifies AES-XTS tweak key data [223:192]"
          }
        ],
        "description": "AES Tweak Key data 1 Register"
      },
      {
        "type": "register",
        "name": "CRYPTO_AES_TKEY_2",
        "offset": "0x00308",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "AES_TKEY_2",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "Specifies AES-XTS tweak key data [191:160]"
          }
        ],
        "description": "AES Tweak Key data 2 Register"
      },
      {
        "type": "register",
        "name": "CRYPTO_AES_TKEY_3",
        "offset": "0x0030c",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "AES_TKEY_3",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "Specifies AES-XTS tweak key data [159:128]"
          }
        ],
        "description": "AES Tweak Key data 3 Register"
      },
      {
        "type": "register",
        "name": "CRYPTO_AES_TKEY_4",
        "offset": "0x00310",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "AES_TKEY_4",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "Specifies AES-XTS tweak key data [127:96]"
          }
        ],
        "description": "AES Tweak Key data 4 Register"
      },
      {
        "type": "register",
        "name": "CRYPTO_AES_TKEY_5",
        "offset": "0x00314",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "AES_TKEY_5",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "Specifies AES-XTS tweak key data [95:64]"
          }
        ],
        "description": "AES Tweak Key data 5 Register"
      },
      {
        "type": "register",
        "name": "CRYPTO_AES_TKEY_6",
        "offset": "0x00318",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "AES_TKEY_6",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "Specifies AES-XTS tweak key data [63:32]"
          }
        ],
        "description": "AES Tweak Key data 6 Register"
      },
      {
        "type": "register",
        "name": "CRYPTO_AES_TKEY_7",
        "offset": "0x0031c",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "AES_TKEY_7",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "Specifies AES-XTS tweak key data [31:0]"
          }
        ],
        "description": "AES Tweak Key data 7 Register"
      },
      {
        "type": "register",
        "name": "CRYPTO_AES_TWK_0",
        "offset": "0x00320",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "AES_TWK_0",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "Specifies AES-XTS tweak date[127:96]"
          }
        ],
        "description": "AES Tweak data 0 Register"
      },
      {
        "type": "register",
        "name": "CRYPTO_AES_TWK_1",
        "offset": "0x00324",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "AES_TWK_1",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "Specifies AES-XTS tweak date[95:64]"
          }
        ],
        "description": "AES Tweak data 1 Register"
      },
      {
        "type": "register",
        "name": "CRYPTO_AES_TWK_2",
        "offset": "0x00328",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "AES_TWK_2",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "Specifies AES-XTS tweak date[63:32]"
          }
        ],
        "description": "AES Tweak data 2 Register"
      },
      {
        "type": "register",
        "name": "CRYPTO_AES_TWK_3",
        "offset": "0x0032c",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "AES_TWK_3",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "Specifies AES-XTS tweak date[31:0]"
          }
        ],
        "description": "AES Tweak data 3 Register"
      },
      {
        "type": "register",
        "name": "CRYPTO_KEY_SECURE",
        "offset": "0x00330",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:1",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "KEY_SECURE",
            "bit_range": "0",
            "attr": "RW",
            "reset": "0x0",
            "description": "0 =  AES key ,tkey and DES  key are non-secure\n1 =  AES key ,tkey and DES  key are secure"
          }
        ],
        "description": "Key Secure Control Register"
      },
      {
        "type": "register",
        "name": "CRYPTO_CLK_GATE",
        "offset": "0x00334",
        "size": "W",
        "reset": "0x0000000f",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:4",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "AES_CLK_GATE",
            "bit_range": "3",
            "attr": "RW",
            "reset": "0x1",
            "description": "0= AES clock is gated\n1= AES clock is not gated"
          },
          {
            "name": "HASH_CLK_GATE",
            "bit_range": "2",
            "attr": "RW",
            "reset": "0x1",
            "description": "0= HASH clock is gated\n1= HASH clock is not gated"
          },
          {
            "name": "TDES_CLK_GATE",
            "bit_range": "1",
            "attr": "RW",
            "reset": "0x1",
            "description": "0= TDES clock is gated\n1= TDES clock is not gated"
          },
          {
            "name": "RSA_CLK_GATE",
            "bit_range": "0",
            "attr": "RW",
            "reset": "0x1",
            "description": "0= RSA clock is gated\n1= RSA clock is not gated"
          }
        ],
        "description": "Clock Gate Control Register"
      },
      {
        "type": "register",
        "name": "CRYPTO_CRYPTO_VER",
        "offset": "0x003f0",
        "size": "W",
        "reset": "0x00000300",
        "bit_ranges": [
          {
            "name": "CRYPTO_VER",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000300",
            "description": "Crypto version"
          }
        ],
        "description": "Crypto Version register"
      },
      {
        "type": "register",
        "name": "CRYPTO_PKA_M",
        "offset": "0x0400",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "M",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "PKA input or output data.\nPKA result = (M ^ E) mod N.\nWhen it finishes, the result data is in M position. Start from PKA_M\nbase address, and may contain 512/1024/2048 bits data."
          }
        ],
        "description": "PKA input/output data"
      },
      {
        "type": "register",
        "name": "CRYPTO_PKA_C",
        "offset": "0x0500",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:1",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "C",
            "bit_range": "0",
            "attr": "RW",
            "reset": "0x0",
            "description": "PKA pre-calculate data, C = 2 ^(2n+2) mod N"
          }
        ],
        "description": "PKA C value"
      },
      {
        "type": "register",
        "name": "CRYPTO_PKA_N",
        "offset": "0x0600",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "N",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "PKA modular"
          }
        ],
        "description": "PKA modular"
      },
      {
        "type": "register",
        "name": "CRYPTO_PKA_E",
        "offset": "0x0700",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "E",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "PKA exponent."
          }
        ],
        "description": "PKA exponent"
      }
    ],
    "name": "CRYPTO",
    "summary": [
      {
        "name": "CRYPTO_INTSTS",
        "offset": "0x00000",
        "size": "W",
        "reset": "0x00000000",
        "description": "Interrupt Status Register"
      },
      {
        "name": "CRYPTO_INTENA",
        "offset": "0x00004",
        "size": "W",
        "reset": "0x00000000",
        "description": "Interrupt Set Register"
      },
      {
        "name": "CRYPTO_CTRL",
        "offset": "0x00008",
        "size": "W",
        "reset": "0x00000000",
        "description": "Control Register"
      },
      {
        "name": "CRYPTO_CONF",
        "offset": "0x0000c",
        "size": "W",
        "reset": "0x00000000",
        "description": "Configure Register"
      },
      {
        "name": "CRYPTO_BRDMAS",
        "offset": "0x00010",
        "size": "W",
        "reset": "0x00000000",
        "description": "Block Receiving DMA Start Address Register"
      },
      {
        "name": "CRYPTO_BTDMAS",
        "offset": "0x00014",
        "size": "W",
        "reset": "0x00000000",
        "description": "Block Transmiting DMA Start Address Register"
      },
      {
        "name": "CRYPTO_BRDMAL",
        "offset": "0x00018",
        "size": "W",
        "reset": "0x00000000",
        "description": "Block Receiving DMA Length Register"
      },
      {
        "name": "CRYPTO_HRDMAS",
        "offset": "0x0001c",
        "size": "W",
        "reset": "0x00000000",
        "description": "Hash Receiving DMA Start Address Register"
      },
      {
        "name": "CRYPTO_HRDMAL",
        "offset": "0x00020",
        "size": "W",
        "reset": "0x00000000",
        "description": "Hash Receiving DMA Length Register"
      },
      {
        "name": "CRYPTO_AES_CTRL",
        "offset": "0x00080",
        "size": "W",
        "reset": "0x00000000",
        "description": "AES Control Register"
      },
      {
        "name": "CRYPTO_AES_STS",
        "offset": "0x00084",
        "size": "W",
        "reset": "0x00000000",
        "description": "Status Register"
      },
      {
        "name": "CRYPTO_AES_DIN_0",
        "offset": "0x00088",
        "size": "W",
        "reset": "0x00000000",
        "description": "AES Input Data 0 Register"
      },
      {
        "name": "CRYPTO_AES_DIN_1",
        "offset": "0x0008c",
        "size": "W",
        "reset": "0x00000000",
        "description": "AES Input Data 1 Register"
      },
      {
        "name": "CRYPTO_AES_DIN_2",
        "offset": "0x00090",
        "size": "W",
        "reset": "0x00000000",
        "description": "AES Input Data 2 Register"
      },
      {
        "name": "CRYPTO_AES_DIN_3",
        "offset": "0x00094",
        "size": "W",
        "reset": "0x00000000",
        "description": "AES Input Data 3 Register"
      },
      {
        "name": "CRYPTO_AES_DOUT_0",
        "offset": "0x00098",
        "size": "W",
        "reset": "0x00000000",
        "description": "AES Output Data 0 Register"
      },
      {
        "name": "CRYPTO_AES_DOUT_1",
        "offset": "0x0009c",
        "size": "W",
        "reset": "0x00000000",
        "description": "AES Output Data 1 Register"
      },
      {
        "name": "CRYPTO_AES_DOUT_2",
        "offset": "0x000a0",
        "size": "W",
        "reset": "0x00000000",
        "description": "AES Output Data 2 Register"
      },
      {
        "name": "CRYPTO_AES_DOUT_3",
        "offset": "0x000a4",
        "size": "W",
        "reset": "0x00000000",
        "description": "AES Output Data 3 Register"
      },
      {
        "name": "CRYPTO_AES_IV_0",
        "offset": "0x000a8",
        "size": "W",
        "reset": "0x00000000",
        "description": "AES IV data 0 Register"
      },
      {
        "name": "CRYPTO_AES_IV_1",
        "offset": "0x000ac",
        "size": "W",
        "reset": "0x00000000",
        "description": "AES IV data 1 Register"
      },
      {
        "name": "CRYPTO_AES_IV_2",
        "offset": "0x000b0",
        "size": "W",
        "reset": "0x00000000",
        "description": "AES IV data 2 Register"
      },
      {
        "name": "CRYPTO_AES_IV_3",
        "offset": "0x000b4",
        "size": "W",
        "reset": "0x00000000",
        "description": "AES IV data 3 Register"
      },
      {
        "name": "CRYPTO_AES_KEY_0",
        "offset": "0x000b8",
        "size": "W",
        "reset": "0x00000000",
        "description": "AES Key data 0 Register"
      },
      {
        "name": "CRYPTO_AES_KEY_1",
        "offset": "0x000bc",
        "size": "W",
        "reset": "0x00000000",
        "description": "AES Key data 1 Register"
      },
      {
        "name": "CRYPTO_AES_KEY_2",
        "offset": "0x000c0",
        "size": "W",
        "reset": "0x00000000",
        "description": "AES Key data 2 Register"
      },
      {
        "name": "CRYPTO_AES_KEY_3",
        "offset": "0x000c4",
        "size": "W",
        "reset": "0x00000000",
        "description": "AES Key data 3 Register"
      },
      {
        "name": "CRYPTO_AES_KEY_4",
        "offset": "0x000c8",
        "size": "W",
        "reset": "0x00000000",
        "description": "AES Key data 4 Register"
      },
      {
        "name": "CRYPTO_AES_KEY_5",
        "offset": "0x000cc",
        "size": "W",
        "reset": "0x00000000",
        "description": "AES Key data 5 Register"
      },
      {
        "name": "CRYPTO_AES_KEY_6",
        "offset": "0x000d0",
        "size": "W",
        "reset": "0x00000000",
        "description": "AES Key data 6 Register"
      },
      {
        "name": "CRYPTO_AES_KEY_7",
        "offset": "0x000d4",
        "size": "W",
        "reset": "0x00000000",
        "description": "AES Key data 7 Register"
      },
      {
        "name": "CRYPTO_AES_CNT_0",
        "offset": "0x000d8",
        "size": "W",
        "reset": "0x00000000",
        "description": "AES Input Counter 0 Register"
      },
      {
        "name": "CRYPTO_AES_CNT_1",
        "offset": "0x000dc",
        "size": "W",
        "reset": "0x00000000",
        "description": "AES Input Counter 1 Register"
      },
      {
        "name": "CRYPTO_AES_CNT_2",
        "offset": "0x000e0",
        "size": "W",
        "reset": "0x00000000",
        "description": "AES Input Counter 2 Register"
      },
      {
        "name": "CRYPTO_AES_CNT_3",
        "offset": "0x000e4",
        "size": "W",
        "reset": "0x00000000",
        "description": "AES Input Counter 3 Register"
      },
      {
        "name": "CRYPTO_TDES_CTRL",
        "offset": "0x00100",
        "size": "W",
        "reset": "0x00000000",
        "description": "TDES Control Register"
      },
      {
        "name": "CRYPTO_TDES_STS",
        "offset": "0x00104",
        "size": "W",
        "reset": "0x00000000",
        "description": "Status Register"
      },
      {
        "name": "CRYPTO_TDES_DIN_0",
        "offset": "0x00108",
        "size": "W",
        "reset": "0x00000000",
        "description": "TDES Input Data 0 Register"
      },
      {
        "name": "CRYPTO_TDES_DIN_1",
        "offset": "0x0010c",
        "size": "W",
        "reset": "0x00000000",
        "description": "TDES Input Data 1 Register"
      },
      {
        "name": "CRYPTO_TDES_DOUT_0",
        "offset": "0x00110",
        "size": "W",
        "reset": "0x00000000",
        "description": "TDES Output Data 0 Register"
      },
      {
        "name": "CRYPTO_TDES_DOUT_1",
        "offset": "0x00114",
        "size": "W",
        "reset": "0x00000000",
        "description": "TDES Output Data 1 Register"
      },
      {
        "name": "CRYPTO_TDES_IV_0",
        "offset": "0x00118",
        "size": "W",
        "reset": "0x00000000",
        "description": "TDES IV data 0 Register"
      },
      {
        "name": "CRYPTO_TDES_IV_1",
        "offset": "0x0011c",
        "size": "W",
        "reset": "0x00000000",
        "description": "TDES IV data 1 Register"
      },
      {
        "name": "CRYPTO_TDES_KEY1_0",
        "offset": "0x00120",
        "size": "W",
        "reset": "0x00000000",
        "description": "TDES Key1 data 1 Register"
      },
      {
        "name": "CRYPTO_TDES_KEY1_1",
        "offset": "0x00124",
        "size": "W",
        "reset": "0x00000000",
        "description": "TDES Key1 data 1 Register"
      },
      {
        "name": "CRYPTO_TDES_KEY2_0",
        "offset": "0x00128",
        "size": "W",
        "reset": "0x00000000",
        "description": "TDES Key2 data 0 Register"
      },
      {
        "name": "CRYPTO_TDES_KEY2_1",
        "offset": "0x0012c",
        "size": "W",
        "reset": "0x00000000",
        "description": "TDES Key2 data 1 Register"
      },
      {
        "name": "CRYPTO_TDES_KEY3_0",
        "offset": "0x00130",
        "size": "W",
        "reset": "0x00000000",
        "description": "TDES Key3 data 0 Register"
      },
      {
        "name": "CRYPTO_TDES_KEY3_1",
        "offset": "0x00134",
        "size": "W",
        "reset": "0x00000000",
        "description": "TDES Key3 data 1 Register"
      },
      {
        "name": "CRYPTO_HASH_CTRL",
        "offset": "0x00180",
        "size": "W",
        "reset": "0x00000000",
        "description": "Hash Control Register"
      },
      {
        "name": "CRYPTO_HASH_STS",
        "offset": "0x00184",
        "size": "W",
        "reset": "0x00000000",
        "description": "Hash Status Register"
      },
      {
        "name": "CRYPTO_HASH_MSG_LEN",
        "offset": "0x00188",
        "size": "W",
        "reset": "0x00000000",
        "description": "Hash Message Len"
      },
      {
        "name": "CRYPTO_HASH_DOUT_0",
        "offset": "0x0018c",
        "size": "W",
        "reset": "0x00000000",
        "description": "Hash Result Register 0"
      },
      {
        "name": "CRYPTO_HASH_DOUT_1",
        "offset": "0x00190",
        "size": "W",
        "reset": "0x00000000",
        "description": "Hash Result Register 1"
      },
      {
        "name": "CRYPTO_HASH_DOUT_2",
        "offset": "0x00194",
        "size": "W",
        "reset": "0x00000000",
        "description": "Hash Result Register 2"
      },
      {
        "name": "CRYPTO_HASH_DOUT_3",
        "offset": "0x00198",
        "size": "W",
        "reset": "0x00000000",
        "description": "Hash Result Register 3"
      },
      {
        "name": "CRYPTO_HASH_DOUT_4",
        "offset": "0x0019c",
        "size": "W",
        "reset": "0x00000000",
        "description": "Hash Result Register 4"
      },
      {
        "name": "CRYPTO_HASH_DOUT_5",
        "offset": "0x001a0",
        "size": "W",
        "reset": "0x00000000",
        "description": "Hash Result Register 5"
      },
      {
        "name": "CRYPTO_HASH_DOUT_6",
        "offset": "0x001a4",
        "size": "W",
        "reset": "0x00000000",
        "description": "Hash Result Register 6"
      },
      {
        "name": "CRYPTO_HASH_DOUT_7",
        "offset": "0x001a8",
        "size": "W",
        "reset": "0x00000000",
        "description": "Hash Result Register 7"
      },
      {
        "name": "CRYPTO_HASH_SEED_0",
        "offset": "0x001ac",
        "size": "W",
        "reset": "0x00000000",
        "description": "PRNG Seed/HMAC Key Register 0"
      },
      {
        "name": "CRYPTO_HASH_SEED_1",
        "offset": "0x001b0",
        "size": "W",
        "reset": "0x00000000",
        "description": "PRNG Seed/HMAC Key Register 1"
      },
      {
        "name": "CRYPTO_HASH_SEED_2",
        "offset": "0x001b4",
        "size": "W",
        "reset": "0x00000000",
        "description": "PRNG Seed/HMAC Key Register 2"
      },
      {
        "name": "CRYPTO_HASH_SEED_3",
        "offset": "0x001b8",
        "size": "W",
        "reset": "0x00000000",
        "description": "PRNG Seed/HMAC Key Register 3"
      },
      {
        "name": "CRYPTO_HASH_SEED_4",
        "offset": "0x001bc",
        "size": "W",
        "reset": "0x00000000",
        "description": "PRNG Seed/HMAC Key Register 4"
      },
      {
        "name": "CRYPTO_TRNG_CTRL",
        "offset": "0x00200",
        "size": "W",
        "reset": "0x00000000",
        "description": "TRNG Control register"
      },
      {
        "name": "CRYPTO_TRNG_DOUT_0",
        "offset": "0x00204",
        "size": "W",
        "reset": "0x00000000",
        "description": "TRNG output register 0"
      },
      {
        "name": "CRYPTO_TRNG_DOUT_1",
        "offset": "0x00208",
        "size": "W",
        "reset": "0x00000000",
        "description": "TRNG output register 1"
      },
      {
        "name": "CRYPTO_TRNG_DOUT_2",
        "offset": "0x0020c",
        "size": "W",
        "reset": "0x00000000",
        "description": "TRNG output register 2"
      },
      {
        "name": "CRYPTO_TRNG_DOUT_3",
        "offset": "0x00210",
        "size": "W",
        "reset": "0x00000000",
        "description": "TRNG output register 3"
      },
      {
        "name": "CRYPTO_TRNG_DOUT_4",
        "offset": "0x00214",
        "size": "W",
        "reset": "0x00000000",
        "description": "TRNG output register 4"
      },
      {
        "name": "CRYPTO_TRNG_DOUT_5",
        "offset": "0x00218",
        "size": "W",
        "reset": "0x00000000",
        "description": "TRNG output register 5"
      },
      {
        "name": "CRYPTO_TRNG_DOUT_6",
        "offset": "0x0021c",
        "size": "W",
        "reset": "0x00000000",
        "description": "TRNG output register 6"
      },
      {
        "name": "CRYPTO_TRNG_DOUT_7",
        "offset": "0x00220",
        "size": "W",
        "reset": "0x00000000",
        "description": "TRNG output register 7"
      },
      {
        "name": "CRYPTO_PKA_CTRL",
        "offset": "0x00280",
        "size": "W",
        "reset": "0x00000000",
        "description": "PKA Control Register"
      },
      {
        "name": "CRYPTO_AES_TKEY_0",
        "offset": "0x00300",
        "size": "W",
        "reset": "0x00000000",
        "description": "AES Tweak Key data 0 Register"
      },
      {
        "name": "CRYPTO_AES_TKEY_1",
        "offset": "0x00304",
        "size": "W",
        "reset": "0x00000000",
        "description": "AES Tweak Key data 1 Register"
      },
      {
        "name": "CRYPTO_AES_TKEY_2",
        "offset": "0x00308",
        "size": "W",
        "reset": "0x00000000",
        "description": "AES Tweak Key data 2 Register"
      },
      {
        "name": "CRYPTO_AES_TKEY_3",
        "offset": "0x0030c",
        "size": "W",
        "reset": "0x00000000",
        "description": "AES Tweak Key data 3 Register"
      },
      {
        "name": "CRYPTO_AES_TKEY_4",
        "offset": "0x00310",
        "size": "W",
        "reset": "0x00000000",
        "description": "AES Tweak Key data 4 Register"
      },
      {
        "name": "CRYPTO_AES_TKEY_5",
        "offset": "0x00314",
        "size": "W",
        "reset": "0x00000000",
        "description": "AES Tweak Key data 5 Register"
      },
      {
        "name": "CRYPTO_AES_TKEY_6",
        "offset": "0x00318",
        "size": "W",
        "reset": "0x00000000",
        "description": "AES Tweak Key data 6 Register"
      },
      {
        "name": "CRYPTO_AES_TKEY_7",
        "offset": "0x0031c",
        "size": "W",
        "reset": "0x00000000",
        "description": "AES Tweak Key data 7 Register"
      },
      {
        "name": "CRYPTO_AES_TWK_0",
        "offset": "0x00320",
        "size": "W",
        "reset": "0x00000000",
        "description": "AES Tweak data 0 Register"
      },
      {
        "name": "CRYPTO_AES_TWK_1",
        "offset": "0x00324",
        "size": "W",
        "reset": "0x00000000",
        "description": "AES Tweak data 1 Register"
      },
      {
        "name": "CRYPTO_AES_TWK_2",
        "offset": "0x00328",
        "size": "W",
        "reset": "0x00000000",
        "description": "AES Tweak data 2 Register"
      },
      {
        "name": "CRYPTO_AES_TWK_3",
        "offset": "0x0032c",
        "size": "W",
        "reset": "0x00000000",
        "description": "AES Tweak data 3 Register"
      },
      {
        "name": "CRYPTO_KEY_SECURE",
        "offset": "0x00330",
        "size": "W",
        "reset": "0x00000000",
        "description": "Key Secure Control Register"
      },
      {
        "name": "CRYPTO_CLK_GATE",
        "offset": "0x00334",
        "size": "W",
        "reset": "0x0000000f",
        "description": "Clock Gate Control Register"
      },
      {
        "name": "CRYPTO_CRYPTO_VER",
        "offset": "0x003f0",
        "size": "W",
        "reset": "0x00000300",
        "description": "Crypto Version register"
      },
      {
        "name": "CRYPTO_PKA_M",
        "offset": "0x0400",
        "size": "W",
        "reset": "0x00000000",
        "description": "PKA input/output data"
      },
      {
        "name": "CRYPTO_PKA_C",
        "offset": "0x0500",
        "size": "W",
        "reset": "0x00000000",
        "description": "PKA C value"
      },
      {
        "name": "CRYPTO_PKA_N",
        "offset": "0x0600",
        "size": "W",
        "reset": "0x00000000",
        "description": "PKA modular"
      },
      {
        "name": "CRYPTO_PKA_E",
        "offset": "0x0700",
        "size": "W",
        "reset": "0x00000000",
        "description": "PKA exponent"
      }
    ]
  },
  {
    "type": "group",
    "registers": [
      {
        "type": "register",
        "name": "DCF_CTRL",
        "offset": "0x0000",
        "size": "W",
        "reset": "0x00000070",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:8",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "BURST_LENGTH",
            "bit_range": "7:4",
            "attr": "RW",
            "reset": "0x7",
            "description": "AXI burst length\nAXI transfer burst length\nfixed value 7 , do not modify"
          },
          {
            "name": "RESERVED",
            "bit_range": "3",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "VOP_HW_EN",
            "bit_range": "2",
            "attr": "RW",
            "reset": "0x0",
            "description": "DCF vop dma_finish ebable\nvop dma_finish hardware trigger enable signal\n1'b1 : enable\n1'b0 : disable"
          },
          {
            "name": "STOP",
            "bit_range": "1",
            "attr": "R/WSC",
            "reset": "0x0",
            "description": "DCF stop\nWrite 1 to stop DCF. Both DMA and AXI master will complete\ncurrent burst transfer and then stop. It may takes several cycles.\n1: DCF Stop ;\n0: no effect ;"
          },
          {
            "name": "START",
            "bit_range": "0",
            "attr": "R/WSC",
            "reset": "0x0",
            "description": "DCF start\nWrite 1 to start DCF. This bit will be cleared if DCF is stopped or DDR\nfrequency change is done.\n1: start DCF\n0: no effect."
          }
        ],
        "description": "DCF Control Register"
      },
      {
        "type": "register",
        "name": "DCF_ADDR",
        "offset": "0x0008",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "ADDR",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "PVR DMA transaction starting address\nPVR DMA transaction starting address"
          }
        ],
        "description": "DCF DMA transaction starting address"
      },
      {
        "type": "register",
        "name": "DCF_ISR",
        "offset": "0x000c",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:3",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "TIMEOUT",
            "bit_range": "2",
            "attr": "RW",
            "reset": "0x0",
            "description": "timeout\ntimeout status\n1'b1 : An timeout error occurred according to the toset value"
          },
          {
            "name": "DCF_ERROR",
            "bit_range": "1",
            "attr": "W1C",
            "reset": "0x0",
            "description": "DCF error\n1: error response during DDR change frequency ;\n0: no error response during DDR change frequency ;"
          },
          {
            "name": "DCF_DONE",
            "bit_range": "0",
            "attr": "W1C",
            "reset": "0x0",
            "description": "DCF done\n1: DDR change frequency completed;\n0: DDR change frequency not completed;"
          }
        ],
        "description": "DCF Interrupt Status Register"
      },
      {
        "type": "register",
        "name": "DCF_TOSE",
        "offset": "0x0014",
        "size": "W",
        "reset": "0xffffffff",
        "bit_ranges": [
          {
            "name": "TIMEOUT",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0xffffffff",
            "description": "dcf instruction timeout clock cycle number\ndcf instruction timeout clock cycle number"
          }
        ],
        "description": "dcf instruction timeout register"
      },
      {
        "type": "register",
        "name": "DCF_TOCM",
        "offset": "0x0018",
        "size": "W",
        "reset": "0xffffffff",
        "bit_ranges": [
          {
            "name": "TOCMD",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0xffffffff",
            "description": "timeout command\ncurrent command when timeout"
          }
        ],
        "description": "timeout command"
      },
      {
        "type": "register",
        "name": "DCF_CMD_CFG",
        "offset": "0x001c",
        "size": "W",
        "reset": "0xf000f000",
        "bit_ranges": [
          {
            "name": "CMD_MASK",
            "bit_range": "31:16",
            "attr": "RW",
            "reset": "0xf000",
            "description": "command mask of bit31~bit16\ncommand mask of bit31~bit16"
          },
          {
            "name": "REAL_ADDR",
            "bit_range": "15:0",
            "attr": "RW",
            "reset": "0xf000",
            "description": "real address\nreal address"
          }
        ],
        "description": "command config register"
      }
    ],
    "name": "DCF",
    "summary": [
      {
        "name": "DCF_CTRL",
        "offset": "0x0000",
        "size": "W",
        "reset": "0x00000070",
        "description": "DCF Control Register"
      },
      {
        "name": "DCF_ADDR",
        "offset": "0x0008",
        "size": "W",
        "reset": "0x00000000",
        "description": "DCF DMA transaction starting address"
      },
      {
        "name": "DCF_ISR",
        "offset": "0x000c",
        "size": "W",
        "reset": "0x00000000",
        "description": "DCF Interrupt Status Register"
      },
      {
        "name": "DCF_TOSE",
        "offset": "0x0014",
        "size": "W",
        "reset": "0xffffffff",
        "description": "dcf instruction timeout register"
      },
      {
        "name": "DCF_TOCM",
        "offset": "0x0018",
        "size": "W",
        "reset": "0xffffffff",
        "description": "timeout command"
      },
      {
        "name": "DCF_CMD_CFG",
        "offset": "0x001c",
        "size": "W",
        "reset": "0xf000f000",
        "description": "command config register"
      }
    ]
  },
  {
    "type": "group",
    "registers": [
      {
        "type": "register",
        "name": "IEP_CONFIG0",
        "offset": "0x0000",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:24",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "DIL_EI_SEL",
            "bit_range": "23",
            "attr": "RW",
            "reset": "0x0",
            "description": "deinterlace edge interpolation select"
          },
          {
            "name": "DIL_EI_RADIUS",
            "bit_range": "22:21",
            "attr": "RW",
            "reset": "0x0",
            "description": "deinterlace edge interpolation radius"
          },
          {
            "name": "RGB_CON_GAM_ORDER",
            "bit_range": "20",
            "attr": "RW",
            "reset": "0x0",
            "description": "RGB contrast enhancement and gamma adjustment operation\norder select.\n0:CG prior to DDE\n1:DDE prior to CG\n(CG represent for contrast & gamma operation, and DDE represent\nfor denoise, detail or edge enhancement operation)"
          },
          {
            "name": "RGB_ENH_SEL",
            "bit_range": "19:18",
            "attr": "RW",
            "reset": "0x0",
            "description": "RGB enhancement select\n00: no operation\n01: denoise\n10: detail enhancement\n11: edge enhancement"
          },
          {
            "name": "RGB_CON_GAM_EN",
            "bit_range": "17",
            "attr": "RW",
            "reset": "0x0",
            "description": "RGB contrast enhancement and gamma adjustment enable\n0:disable\n1:enable"
          },
          {
            "name": "RGB_COLOR_ENH_EN",
            "bit_range": "16",
            "attr": "RW",
            "reset": "0x0",
            "description": "RGB color enhancement enable\n0:disable\n1:enable"
          },
          {
            "name": "DIL_EI_SMOOTH",
            "bit_range": "15",
            "attr": "RW",
            "reset": "0x0",
            "description": "deinterlace edge interpolation for smooth effect\n0: disable\n1: enable"
          },
          {
            "name": "YUV_ENH_EN",
            "bit_range": "14",
            "attr": "RW",
            "reset": "0x0",
            "description": "yuv enhancement enable\n0:disable\n1:enable"
          },
          {
            "name": "YUV_DNS_EN",
            "bit_range": "13",
            "attr": "RW",
            "reset": "0x0",
            "description": "YUV 3D denoise enable\n0:disable\n1:enable"
          },
          {
            "name": "DIL_EI_MODE",
            "bit_range": "12",
            "attr": "RW",
            "reset": "0x0",
            "description": "deinterlace edge interpolation\n0: disable\n1: enable"
          },
          {
            "name": "DIL_HF_EN",
            "bit_range": "11",
            "attr": "RW",
            "reset": "0x0",
            "description": "deinterlace high frequency calculation enable\n0: disable\n1: enable"
          },
          {
            "name": "DIL_MODE",
            "bit_range": "10:8",
            "attr": "RW",
            "reset": "0x0",
            "description": "Deinterlace mode select:\n000: YUV deinterlace and bypass path disable;\n001: I4O2 mode\n010: I4O1B mode\n011: I4O1T mode\n100: I2O1B mode\n101: I2O1T mode\n110: bypass mode"
          },
          {
            "name": "DIL_HF_FCT",
            "bit_range": "7:1",
            "attr": "RW",
            "reset": "0x00",
            "description": "deinterlace high frequency factor"
          },
          {
            "name": "VOP_PATH_EN",
            "bit_range": "0",
            "attr": "RW",
            "reset": "0x0",
            "description": "VOP direct path enable\n0:disable\n1:enable"
          }
        ],
        "description": "configuration register0"
      },
      {
        "type": "register",
        "name": "IEP_CONFIG1",
        "offset": "0x0004",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "GLB_ALPHA",
            "bit_range": "31:24",
            "attr": "RW",
            "reset": "0x00",
            "description": "global alpha value\nonly valid when destination format is ARGB"
          },
          {
            "name": "RGB2YUV_INPUT_CLIP",
            "bit_range": "23",
            "attr": "RW",
            "reset": "0x0",
            "description": "RGB to YUV input range\n0:R/G/B=[0,255]\n1:R/G/B=[16,235]"
          },
          {
            "name": "YUV2RGB_INPUT_CLIP",
            "bit_range": "22",
            "attr": "RW",
            "reset": "0x0",
            "description": "YUV to RGB input range\n0:Y/U/V=[0,255]\n1:Y=[16,235],U/V=[16,240]"
          },
          {
            "name": "RGB_TO_YUV_EN",
            "bit_range": "21",
            "attr": "RW",
            "reset": "0x0",
            "description": "RGB to YUV conversion enable\n0: disable\n1: enable"
          },
          {
            "name": "YUV_TO_RGB_EN",
            "bit_range": "20",
            "attr": "RW",
            "reset": "0x0",
            "description": "YUV to RGB conversion enable\n0: disable\n1: enable"
          },
          {
            "name": "RGB2YUV_COE_SEL",
            "bit_range": "19:18",
            "attr": "RW",
            "reset": "0x0",
            "description": "rgb2yuv coefficient select\n00:bt601_1\n01:bt601_f\n10:bt709_1\n11:bt709_f"
          },
          {
            "name": "YUV2RGB_COE_SEL",
            "bit_range": "17:16",
            "attr": "RW",
            "reset": "0x0",
            "description": "yuv2rgb coefficient select\n00:bt601_1\n01:bt601_f\n10:bt709_1\n11:bt709_f"
          },
          {
            "name": "DTHR_DOWN_EN",
            "bit_range": "15",
            "attr": "RW",
            "reset": "0x0",
            "description": "dither down enable\n0: disable\n1: enable"
          },
          {
            "name": "DTHR_UP_EN",
            "bit_range": "14",
            "attr": "RW",
            "reset": "0x0",
            "description": "dither up enable\n0: disable\n1: enable"
          },
          {
            "name": "DST_YUV_SWAP",
            "bit_range": "13:12",
            "attr": "RW",
            "reset": "0x0",
            "description": "destination YUV swap\n00:SP UV\n01:SP VU\n10,\n11:P"
          },
          {
            "name": "DST_RGB_SWAP",
            "bit_range": "11:10",
            "attr": "RW",
            "reset": "0x0",
            "description": "destination RGB swap\nARGB destination\n00:ARGB\n01:ABGR\n10:RGBA\n11:BGRA\nRGB565 destination\n00,10:RGB\n01,11:BGR"
          },
          {
            "name": "DST_FMT",
            "bit_range": "9:8",
            "attr": "RW",
            "reset": "0x0",
            "description": "Ouput image Format\n00 : ARGB\n01 : RGB565\n10 : YUV422\n11 : YUV420"
          },
          {
            "name": "RESERVED",
            "bit_range": "7:6",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "SRC_YUV_SWAP",
            "bit_range": "5:4",
            "attr": "RW",
            "reset": "0x0",
            "description": "source YUV swap\n00:SP UV\n01:SP VU\n10,\n11:P"
          },
          {
            "name": "SRC_RGB_SWAP",
            "bit_range": "3:2",
            "attr": "RW",
            "reset": "0x0",
            "description": "source RGB swap\nXRGB source\n00:XRGB\n01:XBGR\n10:RGBX\n11:BGRX\nRGB565 source\n00,10:RGB\n01,11:BGR"
          },
          {
            "name": "SRC_FMT",
            "bit_range": "1:0",
            "attr": "RW",
            "reset": "0x0",
            "description": "Input image Format\n00 : XRGB\n01 : RGB565\n10 : YUV422\n11 : YUV420"
          }
        ],
        "description": "configuration register1"
      },
      {
        "type": "register",
        "name": "IEP_STATUS",
        "offset": "0x0008",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:20",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "RRGB_IDLE_ACK",
            "bit_range": "19",
            "attr": "RW",
            "reset": "0x0",
            "description": "RGB read DMA idle acknowlege"
          },
          {
            "name": "WRGB_IDLE_ACK",
            "bit_range": "18",
            "attr": "RW",
            "reset": "0x0",
            "description": "RGB write DMA idle acknowlege"
          },
          {
            "name": "RYUV_IDLE_ACK",
            "bit_range": "17",
            "attr": "RW",
            "reset": "0x0",
            "description": "YUV read DMA idle acknowlege"
          },
          {
            "name": "WYUV_IDLE_ACK",
            "bit_range": "16",
            "attr": "RW",
            "reset": "0x0",
            "description": "YUV write DMA idle acknowlege"
          },
          {
            "name": "RESERVED",
            "bit_range": "15:9",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "VOI_STS",
            "bit_range": "8",
            "attr": "RO",
            "reset": "0x0",
            "description": "vop direct path status\n00:idle\n01:working"
          },
          {
            "name": "RRGB_STS",
            "bit_range": "7",
            "attr": "RO",
            "reset": "0x0",
            "description": "RGB DMA read status\n00:idle\n01:working"
          },
          {
            "name": "WRGB_STS",
            "bit_range": "6",
            "attr": "RO",
            "reset": "0x0",
            "description": "RGB DMA write status\n00:idle\n01:working"
          },
          {
            "name": "RYUV_STS",
            "bit_range": "5",
            "attr": "RO",
            "reset": "0x0",
            "description": "YUV DMA read status\n00:idle\n01:working"
          },
          {
            "name": "WYUV_STS",
            "bit_range": "4",
            "attr": "RO",
            "reset": "0x0",
            "description": "YUV DMA write status\n00:idle\n01:working"
          },
          {
            "name": "DDE_STS",
            "bit_range": "3",
            "attr": "RO",
            "reset": "0x0",
            "description": "RGB denoise/enhancement status\n00:idle\n01:working"
          },
          {
            "name": "DIL_STS",
            "bit_range": "2",
            "attr": "RO",
            "reset": "0x0",
            "description": "de-interlace or yuv bypass status\n00:idle\n01:working"
          },
          {
            "name": "RESERVED",
            "bit_range": "1",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "DNS_STS",
            "bit_range": "0",
            "attr": "RO",
            "reset": "0x0",
            "description": "YUV 3D denoise status\n00:idle\n01:working"
          }
        ],
        "description": "status register"
      },
      {
        "type": "register",
        "name": "IEP_INT",
        "offset": "0x000c",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:17",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "FRM_DONE_INT_CLR",
            "bit_range": "16",
            "attr": "W1C",
            "reset": "0x0",
            "description": "Frame process done interrupt clear\nAfter be set to 1, this bit will be clear automatically."
          },
          {
            "name": "RESERVED",
            "bit_range": "15:9",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "FRM_DONE_INT_EN",
            "bit_range": "8",
            "attr": "RW",
            "reset": "0x0",
            "description": "Frame process done interrupt enable:\n0: disable;\n1: enable;"
          },
          {
            "name": "RESERVED",
            "bit_range": "7:1",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "FRM_DONE_INT",
            "bit_range": "0",
            "attr": "RO",
            "reset": "0x0",
            "description": "Frame process done interrupt\n0: inactive;\n1: active;"
          }
        ],
        "description": "interrupt register"
      },
      {
        "type": "register",
        "name": "IEP_FRM_START",
        "offset": "0x0010",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:1",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "FRM_START",
            "bit_range": "0",
            "attr": "W1C",
            "reset": "0x0",
            "description": "frame start\nWrite 1, self clear."
          }
        ],
        "description": "frame start"
      },
      {
        "type": "register",
        "name": "IEP_CONFIG_DONE",
        "offset": "0x0018",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:1",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "CONFIG_DONE",
            "bit_range": "0",
            "attr": "RW",
            "reset": "0x0",
            "description": "configuration done\nWait for frame start to update raw register configuration to really\nused registers."
          }
        ],
        "description": "configuration done"
      },
      {
        "type": "register",
        "name": "IEP_FRM_CNT",
        "offset": "0x001c",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "FRM_CNT",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "frame counter\nSelf increase one after a frame operation is finished. Write arbitrary\nvalue to clear to zero."
          }
        ],
        "description": "frame counter"
      },
      {
        "type": "register",
        "name": "IEP_VIR_IMG_WIDTH",
        "offset": "0x0020",
        "size": "W",
        "reset": "0x01400140",
        "bit_ranges": [
          {
            "name": "DST_VIR_IMAGE_WIDTH",
            "bit_range": "31:16",
            "attr": "RW",
            "reset": "0x0140",
            "description": "Destination virtual image width"
          },
          {
            "name": "SRC_VIR_IMAGE_WIDTH",
            "bit_range": "15:0",
            "attr": "RW",
            "reset": "0x0140",
            "description": "Source virtual image width"
          }
        ],
        "description": "Image virtual width"
      },
      {
        "type": "register",
        "name": "IEP_SRC_IMG_SIZE",
        "offset": "0x0028",
        "size": "W",
        "reset": "0x00ef013f",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:29",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "SRC_IMAGE_HEIGHT",
            "bit_range": "28:16",
            "attr": "RW",
            "reset": "0x00ef",
            "description": "source image height"
          },
          {
            "name": "RESERVED",
            "bit_range": "15:13",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "SRC_IMAGE_WIDTH",
            "bit_range": "12:0",
            "attr": "RW",
            "reset": "0x013f",
            "description": "source image width"
          }
        ],
        "description": "Source image width/height"
      },
      {
        "type": "register",
        "name": "IEP_DST_IMG_SIZE",
        "offset": "0x002c",
        "size": "W",
        "reset": "0x00ef013f",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:29",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "DST_IMAGE_HEIGHT",
            "bit_range": "28:16",
            "attr": "RW",
            "reset": "0x00ef",
            "description": "Destination image height"
          },
          {
            "name": "RESERVED",
            "bit_range": "15:13",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "DST_IMAGE_WIDTH",
            "bit_range": "12:0",
            "attr": "RW",
            "reset": "0x013f",
            "description": "Destination image width"
          }
        ],
        "description": "Destination image width/height"
      },
      {
        "type": "register",
        "name": "IEP_DST_IMG_WIDTH_TILE0",
        "offset": "0x0030",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:12",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "DST_IMAGE_WIDTH_TILE0",
            "bit_range": "11:0",
            "attr": "RW",
            "reset": "0x000",
            "description": "Destination image tile0 width"
          }
        ],
        "description": "Destination image tile0 width"
      },
      {
        "type": "register",
        "name": "IEP_DST_IMG_WIDTH_TILE1",
        "offset": "0x0034",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:11",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "DST_IMAGE_WIDTH_TILE1",
            "bit_range": "10:0",
            "attr": "RW",
            "reset": "0x000",
            "description": "Destination image tile1 width"
          }
        ],
        "description": "Destination image tile1 width"
      },
      {
        "type": "register",
        "name": "IEP_DST_IMG_WIDTH_TILE2",
        "offset": "0x0038",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:11",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "DST_IMAGE_WIDTH_TILE2",
            "bit_range": "10:0",
            "attr": "RW",
            "reset": "0x000",
            "description": "Destination image tile2 width"
          }
        ],
        "description": "Destination image tile2 width"
      },
      {
        "type": "register",
        "name": "IEP_DST_IMG_WIDTH_TILE3",
        "offset": "0x003c",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:11",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "DST_IMAGE_WIDTH_TILE3",
            "bit_range": "10:0",
            "attr": "RW",
            "reset": "0x000",
            "description": "Destination image tile3 width"
          }
        ],
        "description": "Destination image tile3 width"
      },
      {
        "type": "register",
        "name": "IEP_ENH_YUV_CNFG_0",
        "offset": "0x0040",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:25",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "SAT_CON",
            "bit_range": "24:16",
            "attr": "RW",
            "reset": "0x000",
            "description": "YUV saturation and contrast adjustment\nsaturation * contrast range from 0 to 1.992*1.992, and this value\nis saturation* contrast * 128"
          },
          {
            "name": "CONTRAST",
            "bit_range": "15:8",
            "attr": "RW",
            "reset": "0x00",
            "description": "YUV contrast adjustment\ncontrast value range from 0 to 1.992, and this value is\ncontrast*128."
          },
          {
            "name": "RESERVED",
            "bit_range": "7:6",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "BRIGHTNESS",
            "bit_range": "5:0",
            "attr": "RW",
            "reset": "0x00",
            "description": "YUV brightness adjustment\nrange from -32 to 31\n000000:0;\n000001:1;\n......\n011111:31;\n100000:-32;\n100001:-31;\n......\n111110:-2;\n111111:-1;"
          }
        ],
        "description": "brightness,contrast,saturation adjustment"
      },
      {
        "type": "register",
        "name": "IEP_ENH_YUV_CNFG_1",
        "offset": "0x0044",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:16",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "COS_HUE",
            "bit_range": "15:8",
            "attr": "RW",
            "reset": "0x00",
            "description": "the cos function value for hue adjustment\nsin function value range from 0.866 to 1 ,and this value is cos *\n128 ,no sign bit"
          },
          {
            "name": "SIN_HUE",
            "bit_range": "7:0",
            "attr": "RW",
            "reset": "0x00",
            "description": "the sin function value for hue adjustment\nsin function value range from -0.5 to 0.5 ,and this value is sin *\n128 ,and the high bit is sign bit"
          }
        ],
        "description": "Hue configuration"
      },
      {
        "type": "register",
        "name": "IEP_ENH_YUV_CNFG_2",
        "offset": "0x0048",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:26",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "VIDEO_MODE",
            "bit_range": "25:24",
            "attr": "RW",
            "reset": "0x0",
            "description": "video mode\n00:black screen\n01:blue screen\n10:color bars\n11:normal video"
          },
          {
            "name": "COLOR_BAR_V",
            "bit_range": "23:16",
            "attr": "RW",
            "reset": "0x00",
            "description": "color bar v value"
          },
          {
            "name": "COLOR_BAR_U",
            "bit_range": "15:8",
            "attr": "RW",
            "reset": "0x00",
            "description": "color bar u value"
          },
          {
            "name": "COLOR_BAR_Y",
            "bit_range": "7:0",
            "attr": "RW",
            "reset": "0x00",
            "description": "color bar y value"
          }
        ],
        "description": "color bar configuration"
      },
      {
        "type": "register",
        "name": "IEP_ENH_RGB_CNFG",
        "offset": "0x004c",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "LUMA_SPAT_SEL",
            "bit_range": "31:30",
            "attr": "RW",
            "reset": "0x0",
            "description": "3D denoise luma spatial coefficient select"
          },
          {
            "name": "LUMA_TEMP_SEL",
            "bit_range": "29:28",
            "attr": "RW",
            "reset": "0x0",
            "description": "3D denoise luma temporal coefficient select"
          },
          {
            "name": "CHROMA_SPAT_SEL",
            "bit_range": "27:26",
            "attr": "RW",
            "reset": "0x0",
            "description": "3D denoise chroma spatial coefficient select"
          },
          {
            "name": "CHROMA_TEMP_SEL",
            "bit_range": "25:24",
            "attr": "RW",
            "reset": "0x0",
            "description": "3D denoise chroma temporal coefficient select"
          },
          {
            "name": "ENH_THRESHOLD",
            "bit_range": "23:16",
            "attr": "RW",
            "reset": "0x00",
            "description": "enhancement threshold\nIn denoise and detail enhancement operation, more than the\nthreshold, considering as detail; but if less than the threshold,\nconsidering as noise, need to to be filtered."
          },
          {
            "name": "RESERVED",
            "bit_range": "15",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "ENH_ALPHA",
            "bit_range": "14:8",
            "attr": "RW",
            "reset": "0x00",
            "description": "enhancement alpha value\n0000000:0\n0000001:1/16\n0000010:2/16\n......\n0001111:15/16\n0010000:1\n0010001:1+1/16;\n0010010:1+2/16;\n0010011:1+3/16;\n......\n0100000:2;\n......\n0110000:3;\n......\n1000000:4;\n......\n1010000:5;\n......\n1100000:6;\nother : reserved"
          },
          {
            "name": "RESERVED",
            "bit_range": "7:2",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "ENH_RADIUS",
            "bit_range": "1:0",
            "attr": "RW",
            "reset": "0x0",
            "description": "enhancement radius\n00:R=1\n01:R=2\n10:R=3\n11:R=4"
          }
        ],
        "description": "enhancement RGB configuration"
      },
      {
        "type": "register",
        "name": "IEP_ENH_C_COE",
        "offset": "0x0050",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:7",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "C_INT_COE",
            "bit_range": "6:5",
            "attr": "RW",
            "reset": "0x0",
            "description": "color enhancement integer coefficient"
          },
          {
            "name": "C_FRAC_COE",
            "bit_range": "4:0",
            "attr": "RW",
            "reset": "0x00",
            "description": "color enhancement fraction coefficient"
          }
        ],
        "description": "rgb color enhancement coefficient"
      },
      {
        "type": "register",
        "name": "IEP_VERSION_INFO",
        "offset": "0x0054",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "MAJOR",
            "bit_range": "31:28",
            "attr": "RW",
            "reset": "0x0",
            "description": "IP major vertion\nused for IP structure version infomation"
          },
          {
            "name": "MINOR",
            "bit_range": "27:20",
            "attr": "RW",
            "reset": "0x0",
            "description": "minor vertion\nbig feature change under same structure"
          },
          {
            "name": "SVNBUILD",
            "bit_range": "19:0",
            "attr": "RW",
            "reset": "0x000000",
            "description": "rtl current svn number"
          }
        ],
        "description": "Version number for iep"
      },
      {
        "type": "register",
        "name": "IEP_RAW_CONFIG0",
        "offset": "0x0058",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:24",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "DIL_EI_SEL",
            "bit_range": "23",
            "attr": "RW",
            "reset": "0x0",
            "description": "deinterlace edge interpolation select"
          },
          {
            "name": "DIL_EI_RADIUS",
            "bit_range": "22:21",
            "attr": "RW",
            "reset": "0x0",
            "description": "deinterlace edge interpolation radius"
          },
          {
            "name": "RGB_CON_GAM_ORDER",
            "bit_range": "20",
            "attr": "RW",
            "reset": "0x0",
            "description": "RGB contrast enhancement and gamma adjustment operation\norder select.\n0:CG prior to DDE\n1:DDE prior to CG\n(CG represent for contrast & gamma operation, and DDE represent\nfor de-noise, detail or edge enhancement operation)"
          },
          {
            "name": "RGB_ENH_SEL",
            "bit_range": "19:18",
            "attr": "RW",
            "reset": "0x0",
            "description": "RGB enhancement select\n00: no operation\n01: denoise\n10: detail enhancement\n11: edge enhancement"
          },
          {
            "name": "RGB_CON_GAM_EN",
            "bit_range": "17",
            "attr": "RW",
            "reset": "0x0",
            "description": "RGB contrast enhancement and gamma adjustment enable\n0:disable\n1:enable"
          },
          {
            "name": "RGB_COLOR_ENH_EN",
            "bit_range": "16",
            "attr": "RW",
            "reset": "0x0",
            "description": "RGB color enhancement enable\n0:disable\n1:enable"
          },
          {
            "name": "DIL_EI_SMOOTH",
            "bit_range": "15",
            "attr": "RW",
            "reset": "0x0",
            "description": "deinterlace edge interpolation for smooth effect\n0: disable\n1: enable"
          },
          {
            "name": "YUV_ENH_EN",
            "bit_range": "14",
            "attr": "RW",
            "reset": "0x0",
            "description": "yuv enhancement enable\n0:disable\n1:enable"
          },
          {
            "name": "YUV_DNS_EN",
            "bit_range": "13",
            "attr": "RW",
            "reset": "0x0",
            "description": "YUV 3D denoise enable\n0:disable\n1:enable"
          },
          {
            "name": "DIL_EI_MODE",
            "bit_range": "12",
            "attr": "RW",
            "reset": "0x0",
            "description": "deinterlace edge interpolation\n0: disable\n1: enable"
          },
          {
            "name": "DIL_HF_EN",
            "bit_range": "11",
            "attr": "RW",
            "reset": "0x0",
            "description": "deinterlace high frequency calculation enable\n0: disable\n1: enable"
          },
          {
            "name": "DIL_MODE",
            "bit_range": "10:8",
            "attr": "RW",
            "reset": "0x0",
            "description": "Deinterlace mode select:\n000: YUV deinterlace and bypass path disable;\n001: I4O2 mode\n010: I4O1B mode\n011: I4O1T mode\n100: I2O1B mode\n101: I2O1T mode\n110: bypass mode"
          },
          {
            "name": "DIL_HF_FCT",
            "bit_range": "7:1",
            "attr": "RW",
            "reset": "0x00",
            "description": "deinterlace high frequency factor"
          },
          {
            "name": "VOP_PATH_EN",
            "bit_range": "0",
            "attr": "RW",
            "reset": "0x0",
            "description": "VOP direct path enable\n0:disable\n1:enable"
          }
        ],
        "description": "configuration register0"
      },
      {
        "type": "register",
        "name": "IEP_RAW_CONFIG1",
        "offset": "0x005c",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "GLB_ALPHA",
            "bit_range": "31:24",
            "attr": "RO",
            "reset": "0x00",
            "description": "global alpha value\nonly valid when destination format is ARGB"
          },
          {
            "name": "RGB2YUV_INPUT_CLIP",
            "bit_range": "23",
            "attr": "RO",
            "reset": "0x0",
            "description": "RGB to YUV input range\n0:R/G/B=[0,255]\n1:R/G/B=[16,235]"
          },
          {
            "name": "YUV2RGB_INPUT_CLIP",
            "bit_range": "22",
            "attr": "RO",
            "reset": "0x0",
            "description": "YUV to RGB input range\n0:Y/U/V=[0,255]\n1:Y=[16,235],U/V=[16,240]"
          },
          {
            "name": "RGB_TO_YUV_EN",
            "bit_range": "21",
            "attr": "RO",
            "reset": "0x0",
            "description": "RGB to YUV conversion enable\n0: disable\n1: enable"
          },
          {
            "name": "YUV_TO_RGB_EN",
            "bit_range": "20",
            "attr": "RO",
            "reset": "0x0",
            "description": "YUV to RGB conversion enable\n0: disable\n1: enable"
          },
          {
            "name": "RGB2YUV_COE_SEL",
            "bit_range": "19:18",
            "attr": "RO",
            "reset": "0x0",
            "description": "rgb2yuv coefficient select\n00:bt601_1\n01:bt601_f\n10:bt709_1\n11:bt709_f"
          },
          {
            "name": "YUV2RGB_COE_SEL",
            "bit_range": "17:16",
            "attr": "RO",
            "reset": "0x0",
            "description": "yuv2rgb coefficient select\n00:bt601_1\n01:bt601_f\n10:bt709_1\n11:bt709_f"
          },
          {
            "name": "DTHR_DOWN_EN",
            "bit_range": "15",
            "attr": "RO",
            "reset": "0x0",
            "description": "dither down enable\n0: disable\n1: enable"
          },
          {
            "name": "DTHR_UP_EN",
            "bit_range": "14",
            "attr": "RO",
            "reset": "0x0",
            "description": "dither up enable\n0: disable\n1: enable"
          },
          {
            "name": "DST_YUV_SWAP",
            "bit_range": "13:12",
            "attr": "RO",
            "reset": "0x0",
            "description": "destination YUV swap\n00:SP UV\n01:SP VU\n10,\n11:P"
          },
          {
            "name": "DST_RGB_SWAP",
            "bit_range": "11:10",
            "attr": "RO",
            "reset": "0x0",
            "description": "destination RGB swap\nARGB destination\n00:ARGB\n01:ABGR\n10:RGBA\n11:BGRA\nRGB565 destination\n00,10:RGB\n01,11:BGR"
          },
          {
            "name": "DST_FMT",
            "bit_range": "9:8",
            "attr": "RO",
            "reset": "0x0",
            "description": "Ouput image Format\n00 : ARGB\n01 : RGB565\n10 : YUV422\n11 : YUV420"
          },
          {
            "name": "RESERVED",
            "bit_range": "7:6",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "SRC_YUV_SWAP",
            "bit_range": "5:4",
            "attr": "RO",
            "reset": "0x0",
            "description": "source YUV swap\n00:SP UV\n01:SP VU\n10,\n11:P"
          },
          {
            "name": "SRC_RGB_SWAP",
            "bit_range": "3:2",
            "attr": "RO",
            "reset": "0x0",
            "description": "source RGB swap\nXRGB source\n00:XRGB\n01:XBGR\n10:RGBX\n11:BGRX\nRGB565 source\n00,10:RGB\n01,11:BGR"
          },
          {
            "name": "SRC_FMT",
            "bit_range": "1:0",
            "attr": "RO",
            "reset": "0x0",
            "description": "Input image Format\n00 : XRGB\n01 : RGB565\n10 : YUV422\n11 : YUV420"
          }
        ],
        "description": "configuration register1"
      },
      {
        "type": "register",
        "name": "IEP_RAW_VIR_IMG_WIDTH",
        "offset": "0x0060",
        "size": "W",
        "reset": "0x01400140",
        "bit_ranges": [
          {
            "name": "DST_VIR_IMAGE_WIDTH",
            "bit_range": "31:16",
            "attr": "RO",
            "reset": "0x0140",
            "description": "Destination virtual image width"
          },
          {
            "name": "SRC_VIR_IMAGE_WIDTH",
            "bit_range": "15:0",
            "attr": "RO",
            "reset": "0x0140",
            "description": "Source virtual image width"
          }
        ],
        "description": "Image virtual width"
      },
      {
        "type": "register",
        "name": "IEP_RAW_SRC_IMG_SIZE",
        "offset": "0x0068",
        "size": "W",
        "reset": "0x00f00140",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:29",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "SRC_IMAGE_HEIGHT",
            "bit_range": "28:16",
            "attr": "RO",
            "reset": "0x00f0",
            "description": "source image height"
          },
          {
            "name": "RESERVED",
            "bit_range": "15:13",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "SRC_IMAGE_WIDTH",
            "bit_range": "12:0",
            "attr": "RO",
            "reset": "0x0140",
            "description": "source image width"
          }
        ],
        "description": "Source image width/height"
      },
      {
        "type": "register",
        "name": "IEP_RAW_DST_IMG_SIZE",
        "offset": "0x006c",
        "size": "W",
        "reset": "0x00f00140",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:29",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "DST_IMAGE_HEIGHT",
            "bit_range": "28:16",
            "attr": "RO",
            "reset": "0x00f0",
            "description": "Destination image height"
          },
          {
            "name": "RESERVED",
            "bit_range": "15:13",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "DST_IMAGE_WIDTH",
            "bit_range": "12:0",
            "attr": "RO",
            "reset": "0x0140",
            "description": "Destination image width"
          }
        ],
        "description": "Destination image width/height"
      },
      {
        "type": "register",
        "name": "IEP_RAW_ENH_YUV_CNFG_0",
        "offset": "0x0070",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:25",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "SAT_CON",
            "bit_range": "24:16",
            "attr": "RO",
            "reset": "0x000",
            "description": "YUV saturation and contrast adjustment\nsaturation * contrast range from 0 to 1.992*1.992, and this value\nis saturation* contrast * 128"
          },
          {
            "name": "CONTRAST",
            "bit_range": "15:8",
            "attr": "RO",
            "reset": "0x00",
            "description": "YUV contrast adjustment\ncontrast value range from 0 to 1.992, and this value is\ncontrast*128."
          },
          {
            "name": "RESERVED",
            "bit_range": "7:6",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "BRIGHTNESS",
            "bit_range": "5:0",
            "attr": "RO",
            "reset": "0x00",
            "description": "YUV brightness adjustment\nrange from -32 to 31\n000000:0;\n000001:1;\n......\n011111:31;\n100000:-32;\n100001:-31;\n......\n111110:-2;\n111111:-1;"
          }
        ],
        "description": "brightness,contrast,saturation adjustment"
      },
      {
        "type": "register",
        "name": "IEP_RAW_ENH_YUV_CNFG_1",
        "offset": "0x0074",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:16",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "COS_HUE",
            "bit_range": "15:8",
            "attr": "RO",
            "reset": "0x00",
            "description": "the cos function value for hue adjustment\nsin function value range from 0.866 to 1 ,and this value is cos *\n128 ,no sign bit"
          },
          {
            "name": "SIN_HUE",
            "bit_range": "7:0",
            "attr": "RO",
            "reset": "0x00",
            "description": "the sin function value for hue adjustment\nsin function value range from -0.5 to 0.5 ,and this value is sin *\n128 ,and the high bit is sign bit"
          }
        ],
        "description": "Hue configuration"
      },
      {
        "type": "register",
        "name": "IEP_RAW_ENH_YUV_CNFG_2",
        "offset": "0x0078",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:26",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "VIDEO_MODE",
            "bit_range": "25:24",
            "attr": "RO",
            "reset": "0x0",
            "description": "video mode\n00:black screen\n01:blue screen\n10:color bars\n11:normal video"
          },
          {
            "name": "COLOR_BAR_V",
            "bit_range": "23:16",
            "attr": "RO",
            "reset": "0x00",
            "description": "color bar v value"
          },
          {
            "name": "COLOR_BAR_U",
            "bit_range": "15:8",
            "attr": "RO",
            "reset": "0x00",
            "description": "color bar u value"
          },
          {
            "name": "COLOR_BAR_Y",
            "bit_range": "7:0",
            "attr": "RO",
            "reset": "0x00",
            "description": "color bar y value"
          }
        ],
        "description": "color bar configuration"
      },
      {
        "type": "register",
        "name": "IEP_RAW_ENH_RGB_CNFG",
        "offset": "0x007c",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "LUMA_SPAT_SEL",
            "bit_range": "31:30",
            "attr": "RW",
            "reset": "0x0",
            "description": "3D denoise luma spatial coefficient select"
          },
          {
            "name": "LUMA_TEMP_SEL",
            "bit_range": "29:28",
            "attr": "RW",
            "reset": "0x0",
            "description": "3D denoise luma temporal coefficient select"
          },
          {
            "name": "CHROMA_SPAT_SEL",
            "bit_range": "27:26",
            "attr": "RW",
            "reset": "0x0",
            "description": "3D denoise chroma spatial coefficient select"
          },
          {
            "name": "CHROMA_TEMP_SEL",
            "bit_range": "25:24",
            "attr": "RW",
            "reset": "0x0",
            "description": "3D denoise chroma temporal coefficient select"
          },
          {
            "name": "ENH_THRESHOLD",
            "bit_range": "23:16",
            "attr": "RW",
            "reset": "0x00",
            "description": "enhancement threshold\nIn denoise and detail enhancement operation, more than the\nthreshold, considering as detail; but if less than the threshold,\nconsidering as noise, need to to be filtered."
          },
          {
            "name": "RESERVED",
            "bit_range": "15",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "ENH_ALPHA",
            "bit_range": "14:8",
            "attr": "RW",
            "reset": "0x00",
            "description": "enhancement alpha value\n0000000:0\n0000001:1/16\n0000010:2/16\n......\n0001111:15/16\n0010000:1\n0010001:1+1/16;\n0010010:1+2/16;\n0010011:1+3/16;\n......\n0100000:2;\n......\n0110000:3;\n......\n1000000:4;\n......\n1010000:5;\n......\n1100000:6;\nother : reserved"
          },
          {
            "name": "RESERVED",
            "bit_range": "7:2",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "ENH_RADIUS",
            "bit_range": "1:0",
            "attr": "RW",
            "reset": "0x0",
            "description": "enhancement radius\n00:R=1\n01:R=2\n10:R=3\n11:R=4"
          }
        ],
        "description": "enhancement RGB configuration"
      },
      {
        "type": "register",
        "name": "IEP_SRC_ADDR_YRGB",
        "offset": "0x0080",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "SRC_IMAGE_YRGB_MST",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "Source image data YRGB start address in Memory"
          }
        ],
        "description": "Start address of source image(Y/RGB)"
      },
      {
        "type": "register",
        "name": "IEP_SRC_ADDR_CBCR",
        "offset": "0x0084",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "SRC_IMAGE_CBCR_MST",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "Source image data CbCr start address in Memory"
          }
        ],
        "description": "Start address of source image(Cb/Cr)"
      },
      {
        "type": "register",
        "name": "IEP_SRC_ADDR_CR",
        "offset": "0x0088",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "SRC_IMAGE_CR_MST",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "Source image data Cr start address in Memory"
          }
        ],
        "description": "Start address of source image(Cr)"
      },
      {
        "type": "register",
        "name": "IEP_SRC_ADDR_Y1",
        "offset": "0x008c",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "SRC_IMAGE_Y_MST",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "Source image data Y start address in Memory"
          }
        ],
        "description": "Start address of source image(Y)"
      },
      {
        "type": "register",
        "name": "IEP_SRC_ADDR_CBCR1",
        "offset": "0x0090",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "SRC_IMAGE_CBCR_MST",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "Source image data CbCr start address in Memory"
          }
        ],
        "description": "Start address of source image(Cb/Cr)"
      },
      {
        "type": "register",
        "name": "IEP_SRC_ADDR_CR1",
        "offset": "0x0094",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "SRC_IMAGE_CR_MST",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "Source image data Cr start address in Memory"
          }
        ],
        "description": "Start address of source image(Cr)"
      },
      {
        "type": "register",
        "name": "IEP_SRC_ADDR_Y_ITEMP",
        "offset": "0x0098",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "SRC_IMAGE_Y_MST_ITEMP",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "Interger part source image data Y start address in Memory"
          }
        ],
        "description": "Start address of source image(Y integer part)"
      },
      {
        "type": "register",
        "name": "IEP_SRC_ADDR_CBCR_ITEMP",
        "offset": "0x009c",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "SRC_IMAGE_CBCR_MST_CBCR_ITEMP",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "Interger part source image data CBCR start address in Memory"
          }
        ],
        "description": "Start address of source image(CBCR integer part)"
      },
      {
        "type": "register",
        "name": "IEP_SRC_ADDR_CR_ITEMP",
        "offset": "0x00a0",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "SRC_IMAGE_CR_MST_CR_ITEMP",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "Interger part source image data CR start address in Memory"
          }
        ],
        "description": "Start address of source image(CR integer part)"
      },
      {
        "type": "register",
        "name": "IEP_SRC_ADDR_Y_FTEMP",
        "offset": "0x00a4",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "SRC_IMAGE_Y_MST_FTEMP",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "Fraction part source image data Y start address in Memory"
          }
        ],
        "description": "Start address of source image(Y fraction part)"
      },
      {
        "type": "register",
        "name": "IEP_SRC_ADDR_CBCR_FTEMP",
        "offset": "0x00a8",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "SRC_IMAGE_CBCR_MST_FTEMP",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "Fraction part source image data CBCR start address in Memory"
          }
        ],
        "description": "Start address of source image(CBCR fraction part)"
      },
      {
        "type": "register",
        "name": "IEP_SRC_ADDR_CR_FTEMP",
        "offset": "0x00ac",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "SRC_IMAGE_CR_MST_FTEMP",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "Fraction part source image data CR start address in Memory"
          }
        ],
        "description": "Start address of source image(CR fraction part)"
      },
      {
        "type": "register",
        "name": "IEP_DST_ADDR_YRGB",
        "offset": "0x00b0",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "DST_IMAGE_YRGB_MST",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "Destination image data YRGB start address in Memory"
          }
        ],
        "description": "Start address of destination image(Y/RGB)"
      },
      {
        "type": "register",
        "name": "IEP_DST_ADDR_CBCR",
        "offset": "0x00b4",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "DST_IMAGE_CBCR_MST",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "Destination image data CBCR start address in Memory"
          }
        ],
        "description": "Start address of destination image(Cb/Cr)"
      },
      {
        "type": "register",
        "name": "IEP_DST_ADDR_CR",
        "offset": "0x00b8",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "DST_IMAGE_CR_MST",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "Destination image data CR start address in Memory"
          }
        ],
        "description": "Start address of destination image(Cr)"
      },
      {
        "type": "register",
        "name": "IEP_DST_ADDR_Y1",
        "offset": "0x00bc",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "DST_IMAGE_Y_MST",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "Destination image data Y start address in Memory"
          }
        ],
        "description": "Start address of destination image(Y)"
      },
      {
        "type": "register",
        "name": "IEP_DST_ADDR_CBCR1",
        "offset": "0x00c0",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "DST_IMAGE_CBCR_MST",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "Destination image data CbCr start address in Memory"
          }
        ],
        "description": "Start address of destination image(Cb/Cr)"
      },
      {
        "type": "register",
        "name": "IEP_DST_ADDR_CR1",
        "offset": "0x00c4",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "DST_IMAGE_CR_MST",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "Destination image data Cr start address in Memory"
          }
        ],
        "description": "Start address of destination image(Cr)"
      },
      {
        "type": "register",
        "name": "IEP_DST_ADDR_Y_ITEMP",
        "offset": "0x00c8",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "DST_IMAGE_Y_MST_ITEMP",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "Interger part destination image data Y start address in Memory"
          }
        ],
        "description": "Start address of destination image(Y integer part)"
      },
      {
        "type": "register",
        "name": "IEP_DST_ADDR_CBCR_ITEMP",
        "offset": "0x00cc",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "DST_IMAGE_CBCR_MST_ITEMP",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "Int part destination image data CBCR start address in Memory"
          }
        ],
        "description": "Start address of destination image(CBCR integer part)"
      },
      {
        "type": "register",
        "name": "IEP_DST_ADDR_CR_ITEMP",
        "offset": "0x00d0",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "DST_IMAGE_CR_MST_ITEMP",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "Interger part destination image data CR start address in Memory"
          }
        ],
        "description": "Start address of destination image(CR integer part)"
      },
      {
        "type": "register",
        "name": "IEP_DST_ADDR_Y_FTEMP",
        "offset": "0x00d4",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "DST_IMAGE_Y_MST_FTEMP",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "Fraction part destination image data Y start address in Memory"
          }
        ],
        "description": "Start address of destination image(Y fraction part)"
      },
      {
        "type": "register",
        "name": "IEP_DST_ADDR_CBCR_FTEMP",
        "offset": "0x00d8",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "DST_IMAGE_CBCR_MST_FTEMP",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "Fraction part destination image data CBCR start address in Mem"
          }
        ],
        "description": "Start address of destination image(CBCR fraction part)"
      },
      {
        "type": "register",
        "name": "IEP_DST_ADDR_CR_FTEMP",
        "offset": "0x00dc",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "DST_IMAGE_CR_MST_FTEMP",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "Fraction part destination image data CR start address"
          }
        ],
        "description": "Start address of destination image(CR fraction part)"
      },
      {
        "type": "register",
        "name": "IEP_DIL_MTN_TAB0",
        "offset": "0x00e0",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "MTN_SUB_TAB3",
            "bit_range": "30:24",
            "attr": "RW",
            "reset": "0x00",
            "description": "motion sub table3"
          },
          {
            "name": "RESERVED",
            "bit_range": "23",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "MTN_SUB_TAB2",
            "bit_range": "22:16",
            "attr": "RW",
            "reset": "0x00",
            "description": "motion sub table2"
          },
          {
            "name": "RESERVED",
            "bit_range": "15",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "MTN_SUB_TAB1",
            "bit_range": "14:8",
            "attr": "RW",
            "reset": "0x00",
            "description": "motion sub table1"
          },
          {
            "name": "RESERVED",
            "bit_range": "7",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "MTN_SUB_TAB0",
            "bit_range": "6:0",
            "attr": "RW",
            "reset": "0x00",
            "description": "motion sub table0"
          }
        ],
        "description": "Deinterlace motion table0"
      },
      {
        "type": "register",
        "name": "IEP_DIL_MTN_TAB1",
        "offset": "0x00e4",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "MTN_SUB_TAB3",
            "bit_range": "30:24",
            "attr": "RW",
            "reset": "0x00",
            "description": "motion sub table3"
          },
          {
            "name": "RESERVED",
            "bit_range": "23",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "MTN_SUB_TAB2",
            "bit_range": "22:16",
            "attr": "RW",
            "reset": "0x00",
            "description": "motion sub table2"
          },
          {
            "name": "RESERVED",
            "bit_range": "15",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "MTN_SUB_TAB1",
            "bit_range": "14:8",
            "attr": "RW",
            "reset": "0x00",
            "description": "motion sub table1"
          },
          {
            "name": "RESERVED",
            "bit_range": "7",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "MTN_SUB_TAB0",
            "bit_range": "6:0",
            "attr": "RW",
            "reset": "0x00",
            "description": "motion sub table0"
          }
        ],
        "description": "Deinterlace motion table1"
      },
      {
        "type": "register",
        "name": "IEP_DIL_MTN_TAB2",
        "offset": "0x00e8",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "MTN_SUB_TAB3",
            "bit_range": "30:24",
            "attr": "RW",
            "reset": "0x00",
            "description": "motion sub table3"
          },
          {
            "name": "RESERVED",
            "bit_range": "23",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "MTN_SUB_TAB2",
            "bit_range": "22:16",
            "attr": "RW",
            "reset": "0x00",
            "description": "motion sub table2"
          },
          {
            "name": "RESERVED",
            "bit_range": "15",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "MTN_SUB_TAB1",
            "bit_range": "14:8",
            "attr": "RW",
            "reset": "0x00",
            "description": "motion sub table1"
          },
          {
            "name": "RESERVED",
            "bit_range": "7",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "MTN_SUB_TAB0",
            "bit_range": "6:0",
            "attr": "RW",
            "reset": "0x00",
            "description": "motion sub table0"
          }
        ],
        "description": "Deinterlace motion table2"
      },
      {
        "type": "register",
        "name": "IEP_DIL_MTN_TAB3",
        "offset": "0x00ec",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "MTN_SUB_TAB3",
            "bit_range": "30:24",
            "attr": "RW",
            "reset": "0x00",
            "description": "motion sub table3"
          },
          {
            "name": "RESERVED",
            "bit_range": "23",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "MTN_SUB_TAB2",
            "bit_range": "22:16",
            "attr": "RW",
            "reset": "0x00",
            "description": "motion sub table2"
          },
          {
            "name": "RESERVED",
            "bit_range": "15",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "MTN_SUB_TAB1",
            "bit_range": "14:8",
            "attr": "RW",
            "reset": "0x00",
            "description": "motion sub table1"
          },
          {
            "name": "RESERVED",
            "bit_range": "7",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "MTN_SUB_TAB0",
            "bit_range": "6:0",
            "attr": "RW",
            "reset": "0x00",
            "description": "motion sub table0"
          }
        ],
        "description": "Deinterlace motion table3"
      },
      {
        "type": "register",
        "name": "IEP_DIL_MTN_TAB4",
        "offset": "0x00f0",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "MTN_SUB_TAB3",
            "bit_range": "30:24",
            "attr": "RW",
            "reset": "0x00",
            "description": "motion sub table3"
          },
          {
            "name": "RESERVED",
            "bit_range": "23",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "MTN_SUB_TAB2",
            "bit_range": "22:16",
            "attr": "RW",
            "reset": "0x00",
            "description": "motion sub table2"
          },
          {
            "name": "RESERVED",
            "bit_range": "15",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "MTN_SUB_TAB1",
            "bit_range": "14:8",
            "attr": "RW",
            "reset": "0x00",
            "description": "motion sub table1"
          },
          {
            "name": "RESERVED",
            "bit_range": "7",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "MTN_SUB_TAB0",
            "bit_range": "6:0",
            "attr": "RW",
            "reset": "0x00",
            "description": "motion sub table0"
          }
        ],
        "description": "Deinterlace motion table4"
      },
      {
        "type": "register",
        "name": "IEP_DIL_MTN_TAB5",
        "offset": "0x00f4",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "MTN_SUB_TAB3",
            "bit_range": "30:24",
            "attr": "RW",
            "reset": "0x00",
            "description": "motion sub table3"
          },
          {
            "name": "RESERVED",
            "bit_range": "23",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "MTN_SUB_TAB2",
            "bit_range": "22:16",
            "attr": "RW",
            "reset": "0x00",
            "description": "motion sub table2"
          },
          {
            "name": "RESERVED",
            "bit_range": "15",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "MTN_SUB_TAB1",
            "bit_range": "14:8",
            "attr": "RW",
            "reset": "0x00",
            "description": "motion sub table1"
          },
          {
            "name": "RESERVED",
            "bit_range": "7",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "MTN_SUB_TAB0",
            "bit_range": "6:0",
            "attr": "RW",
            "reset": "0x00",
            "description": "motion sub table0"
          }
        ],
        "description": "Deinterlace motion table5"
      },
      {
        "type": "register",
        "name": "IEP_DIL_MTN_TAB6",
        "offset": "0x00f8",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "MTN_SUB_TAB3",
            "bit_range": "30:24",
            "attr": "RW",
            "reset": "0x00",
            "description": "motion sub table3"
          },
          {
            "name": "RESERVED",
            "bit_range": "23",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "MTN_SUB_TAB2",
            "bit_range": "22:16",
            "attr": "RW",
            "reset": "0x00",
            "description": "motion sub table2"
          },
          {
            "name": "RESERVED",
            "bit_range": "15",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "MTN_SUB_TAB1",
            "bit_range": "14:8",
            "attr": "RW",
            "reset": "0x00",
            "description": "motion sub table1"
          },
          {
            "name": "RESERVED",
            "bit_range": "7",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "MTN_SUB_TAB0",
            "bit_range": "6:0",
            "attr": "RW",
            "reset": "0x00",
            "description": "motion sub table0"
          }
        ],
        "description": "Deinterlace motion table6"
      },
      {
        "type": "register",
        "name": "IEP_DIL_MTN_TAB7",
        "offset": "0x00fc",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "MTN_SUB_TAB3",
            "bit_range": "30:24",
            "attr": "RW",
            "reset": "0x00",
            "description": "motion sub table3"
          },
          {
            "name": "RESERVED",
            "bit_range": "23",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "MTN_SUB_TAB2",
            "bit_range": "22:16",
            "attr": "RW",
            "reset": "0x00",
            "description": "motion sub table2"
          },
          {
            "name": "RESERVED",
            "bit_range": "15",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "MTN_SUB_TAB1",
            "bit_range": "14:8",
            "attr": "RW",
            "reset": "0x00",
            "description": "motion sub table1"
          },
          {
            "name": "RESERVED",
            "bit_range": "7",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "MTN_SUB_TAB0",
            "bit_range": "6:0",
            "attr": "RW",
            "reset": "0x00",
            "description": "motion sub table0"
          }
        ],
        "description": "Deinterlace motion table7"
      },
      {
        "type": "register",
        "name": "IEP_ENH_CG_TAB",
        "offset": "0x0100",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "CG_TAB_3",
            "bit_range": "31:24",
            "attr": "RW",
            "reset": "0x00",
            "description": "cg table 3\npixel value 3,7,11,15,......mapping"
          },
          {
            "name": "CG_TAB_2",
            "bit_range": "23:16",
            "attr": "RW",
            "reset": "0x00",
            "description": "cg table 2\npixel value 2,6,10,14,......mapping"
          },
          {
            "name": "CG_TAB_1",
            "bit_range": "15:8",
            "attr": "RW",
            "reset": "0x00",
            "description": "cg table 1\npixel value 1,5,9,13,......mapping"
          },
          {
            "name": "CG_TAB_0",
            "bit_range": "7:0",
            "attr": "RW",
            "reset": "0x00",
            "description": "cg table 0\n256x8bit contrast & gamma mapping table\npixel value 0,4,8,12,......mapping"
          }
        ],
        "description": "contrast and gamma enhancement table"
      },
      {
        "type": "register",
        "name": "IEP_ENH_DDE_COE0",
        "offset": "0x0400",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:30",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "DDE_COE_3",
            "bit_range": "29:24",
            "attr": "RW",
            "reset": "0x00",
            "description": "dde coefficient 3\ncoefficient number 3,7,11,15,......"
          },
          {
            "name": "RESERVED",
            "bit_range": "23:22",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "DDE_COE_2",
            "bit_range": "21:16",
            "attr": "RW",
            "reset": "0x00",
            "description": "dde coefficient 2\ncoefficient number 2,6,10,14,......"
          },
          {
            "name": "RESERVED",
            "bit_range": "15:14",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "DDE_COE_1",
            "bit_range": "13:8",
            "attr": "RW",
            "reset": "0x00",
            "description": "dde coefficient 1\ncoefficient number 1,5,9,13,......"
          },
          {
            "name": "RESERVED",
            "bit_range": "7:6",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "DDE_COE_0",
            "bit_range": "5:0",
            "attr": "RW",
            "reset": "0x00",
            "description": "dde coefficient 0\n256x6bit cofficient for denoise and detail enhancement\ncoefficient number 0,4,8,12,......"
          }
        ],
        "description": "denoise,detail and edge enhancement coefficient"
      },
      {
        "type": "register",
        "name": "IEP_ENH_DDE_COE1",
        "offset": "0x0500",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:30",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "DDE_COE_3",
            "bit_range": "29:24",
            "attr": "RW",
            "reset": "0x00",
            "description": "dde coefficient 3\ncoefficient number 3,7,11,15,......"
          },
          {
            "name": "RESERVED",
            "bit_range": "23:22",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "DDE_COE_2",
            "bit_range": "21:16",
            "attr": "RW",
            "reset": "0x00",
            "description": "dde coefficient 3\ncoefficient number 2,6,10,14,......"
          },
          {
            "name": "RESERVED",
            "bit_range": "15:14",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "DDE_COE_1",
            "bit_range": "13:8",
            "attr": "RW",
            "reset": "0x00",
            "description": "dde coefficient 1\ncoefficient number 1,5,9,13,......"
          },
          {
            "name": "RESERVED",
            "bit_range": "7:6",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "DDE_COE_0",
            "bit_range": "5:0",
            "attr": "RW",
            "reset": "0x00",
            "description": "dde coefficient 1\n81x6bit cofficient for denoise and detail enhancement\ncoefficient number 0,4,8,12,......"
          }
        ],
        "description": "denoise,detail and edge enhancement coefficient"
      },
      {
        "type": "register",
        "name": "IEP_PERF_LATENCY_CTRL0",
        "offset": "0x0600",
        "size": "W",
        "reset": "0x00000014",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:20",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "SW_RD_LATENCY_THR",
            "bit_range": "19:8",
            "attr": "RW",
            "reset": "0x000",
            "description": "sw_rd_latency_thr"
          },
          {
            "name": "SW_RD_LATENCY_ID",
            "bit_range": "7:4",
            "attr": "RW",
            "reset": "0x1",
            "description": "sw_rd_latency_id"
          },
          {
            "name": "SW_AXI_CNT_TYPE",
            "bit_range": "3",
            "attr": "RW",
            "reset": "0x0",
            "description": "sw_axi_cnt_type"
          },
          {
            "name": "SW_AXI_PERF_FRM_TYPE",
            "bit_range": "2",
            "attr": "RW",
            "reset": "0x1",
            "description": "latency mode\n1'b0: clear by software configuration\n1'b1: clear by frame end"
          },
          {
            "name": "SW_AXI_PERF_CLR_E",
            "bit_range": "1",
            "attr": "RW",
            "reset": "0x0",
            "description": "1'b0: software clear disable\n1'b1: software clear enalbe"
          },
          {
            "name": "SW_AXI_PERF_WORK_E",
            "bit_range": "0",
            "attr": "RW",
            "reset": "0x0",
            "description": "1'b0: disable\n1'b1: enable"
          }
        ],
        "description": "Axi performance latency module contrl register0"
      },
      {
        "type": "register",
        "name": "IEP_PERF_LATENCY_CTRL1",
        "offset": "0x0604",
        "size": "W",
        "reset": "0x00000011",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:12",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "SW_AW_COUNT_ID",
            "bit_range": "11:8",
            "attr": "RW",
            "reset": "0x0",
            "description": "sw_aw_count_id"
          },
          {
            "name": "SW_AR_COUNT_ID",
            "bit_range": "7:4",
            "attr": "RW",
            "reset": "0x1",
            "description": "sw_ar_count_id"
          },
          {
            "name": "SW_AW_CNT_ID_TYPE",
            "bit_range": "3",
            "attr": "RW",
            "reset": "0x0",
            "description": "sw_aw_cnt_id_type"
          },
          {
            "name": "SW_AR_CNT_ID_TYPE",
            "bit_range": "2",
            "attr": "RW",
            "reset": "0x0",
            "description": "sw_ar_cnt_id_type"
          },
          {
            "name": "SW_ADDR_ALIGN_TYPE",
            "bit_range": "1:0",
            "attr": "RW",
            "reset": "0x1",
            "description": "sw_addr_align_type"
          }
        ],
        "description": "PERF_LATENCY_CTRL1"
      },
      {
        "type": "register",
        "name": "IEP_PERF_RD_MAX_LATENCY_NUM0",
        "offset": "0x0608",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:16",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "RD_MAX_LATENCY_NUM_CH0",
            "bit_range": "15:0",
            "attr": "RO",
            "reset": "0x0000",
            "description": "read max latency value of channel 0"
          }
        ],
        "description": "Read max latency number"
      },
      {
        "type": "register",
        "name": "IEP_PERF_RD_LATENCY_SAMP_NUM",
        "offset": "0x060c",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RD_LATENCY_THR_NUM_CH0",
            "bit_range": "31:0",
            "attr": "RO",
            "reset": "0x00000000",
            "description": "read latency thr number channel 0"
          }
        ],
        "description": "The number of bigger than configed threshold value"
      },
      {
        "type": "register",
        "name": "IEP_PERF_RD_LATENCY_ACC_SUM",
        "offset": "0x0610",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RD_LATENCY_ACC_SUM",
            "bit_range": "31:0",
            "attr": "RO",
            "reset": "0x00000000",
            "description": "rd_latency_acc_sum"
          }
        ],
        "description": "Total sample number"
      },
      {
        "type": "register",
        "name": "IEP_PERF_WR_AXI_TOTAL_BYTE",
        "offset": "0x0614",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "PERF_WR_AXI_TOTAL_BYTE",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "perf_wr_axi_total_byte"
          }
        ],
        "description": "perf_wr_axi_total_byte"
      },
      {
        "type": "register",
        "name": "IEP_PERF_WORKING_CNT",
        "offset": "0x0618",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "PERF_WORKING_CNT",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "perf_working_cnt"
          }
        ],
        "description": "perf_working_cnt"
      },
      {
        "type": "register",
        "name": "IEP_PERF_RD_AXI_TOTAL_BYTE",
        "offset": "0x061c",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "PERF_RD_AXI_TOTAL_BYTE",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "perf_rd_axi_total_byte"
          }
        ],
        "description": "perf_rd_axi_total_byte"
      }
    ],
    "name": "IEP",
    "summary": [
      {
        "name": "IEP_CONFIG0",
        "offset": "0x0000",
        "size": "W",
        "reset": "0x00000000",
        "description": "configuration register0"
      },
      {
        "name": "IEP_CONFIG1",
        "offset": "0x0004",
        "size": "W",
        "reset": "0x00000000",
        "description": "configuration register1"
      },
      {
        "name": "IEP_STATUS",
        "offset": "0x0008",
        "size": "W",
        "reset": "0x00000000",
        "description": "status register"
      },
      {
        "name": "IEP_INT",
        "offset": "0x000c",
        "size": "W",
        "reset": "0x00000000",
        "description": "interrupt register"
      },
      {
        "name": "IEP_FRM_START",
        "offset": "0x0010",
        "size": "W",
        "reset": "0x00000000",
        "description": "frame start"
      },
      {
        "name": "IEP_CONFIG_DONE",
        "offset": "0x0018",
        "size": "W",
        "reset": "0x00000000",
        "description": "configuration done"
      },
      {
        "name": "IEP_FRM_CNT",
        "offset": "0x001c",
        "size": "W",
        "reset": "0x00000000",
        "description": "frame counter"
      },
      {
        "name": "IEP_VIR_IMG_WIDTH",
        "offset": "0x0020",
        "size": "W",
        "reset": "0x01400140",
        "description": "Image virtual width"
      },
      {
        "name": "IEP_SRC_IMG_SIZE",
        "offset": "0x0028",
        "size": "W",
        "reset": "0x00ef013f",
        "description": "Source image width/height"
      },
      {
        "name": "IEP_DST_IMG_SIZE",
        "offset": "0x002c",
        "size": "W",
        "reset": "0x00ef013f",
        "description": "Destination image width/height"
      },
      {
        "name": "IEP_DST_IMG_WIDTH_TILE0",
        "offset": "0x0030",
        "size": "W",
        "reset": "0x00000000",
        "description": "Destination image tile0 width"
      },
      {
        "name": "IEP_DST_IMG_WIDTH_TILE1",
        "offset": "0x0034",
        "size": "W",
        "reset": "0x00000000",
        "description": "Destination image tile1 width"
      },
      {
        "name": "IEP_DST_IMG_WIDTH_TILE2",
        "offset": "0x0038",
        "size": "W",
        "reset": "0x00000000",
        "description": "Destination image tile2 width"
      },
      {
        "name": "IEP_DST_IMG_WIDTH_TILE3",
        "offset": "0x003c",
        "size": "W",
        "reset": "0x00000000",
        "description": "Destination image tile3 width"
      },
      {
        "name": "IEP_ENH_YUV_CNFG_0",
        "offset": "0x0040",
        "size": "W",
        "reset": "0x00000000",
        "description": "brightness,contrast,saturation adjustment"
      },
      {
        "name": "IEP_ENH_YUV_CNFG_1",
        "offset": "0x0044",
        "size": "W",
        "reset": "0x00000000",
        "description": "Hue configuration"
      },
      {
        "name": "IEP_ENH_YUV_CNFG_2",
        "offset": "0x0048",
        "size": "W",
        "reset": "0x00000000",
        "description": "color bar configuration"
      },
      {
        "name": "IEP_ENH_RGB_CNFG",
        "offset": "0x004c",
        "size": "W",
        "reset": "0x00000000",
        "description": "enhancement RGB configuration"
      },
      {
        "name": "IEP_ENH_C_COE",
        "offset": "0x0050",
        "size": "W",
        "reset": "0x00000000",
        "description": "rgb color enhancement coefficient"
      },
      {
        "name": "IEP_VERSION_INFO",
        "offset": "0x0054",
        "size": "W",
        "reset": "0x00000000",
        "description": "Version number for iep"
      },
      {
        "name": "IEP_RAW_CONFIG0",
        "offset": "0x0058",
        "size": "W",
        "reset": "0x00000000",
        "description": "configuration register0"
      },
      {
        "name": "IEP_RAW_CONFIG1",
        "offset": "0x005c",
        "size": "W",
        "reset": "0x00000000",
        "description": "configuration register1"
      },
      {
        "name": "IEP_RAW_VIR_IMG_WIDTH",
        "offset": "0x0060",
        "size": "W",
        "reset": "0x01400140",
        "description": "Image virtual width"
      },
      {
        "name": "IEP_RAW_SRC_IMG_SIZE",
        "offset": "0x0068",
        "size": "W",
        "reset": "0x00f00140",
        "description": "Source image width/height"
      },
      {
        "name": "IEP_RAW_DST_IMG_SIZE",
        "offset": "0x006c",
        "size": "W",
        "reset": "0x00f00140",
        "description": "Destination image width/height"
      },
      {
        "name": "IEP_RAW_ENH_YUV_CNFG_0",
        "offset": "0x0070",
        "size": "W",
        "reset": "0x00000000",
        "description": "brightness,contrast,saturation adjustment"
      },
      {
        "name": "IEP_RAW_ENH_YUV_CNFG_1",
        "offset": "0x0074",
        "size": "W",
        "reset": "0x00000000",
        "description": "Hue configuration"
      },
      {
        "name": "IEP_RAW_ENH_YUV_CNFG_2",
        "offset": "0x0078",
        "size": "W",
        "reset": "0x00000000",
        "description": "color bar configuration"
      },
      {
        "name": "IEP_RAW_ENH_RGB_CNFG",
        "offset": "0x007c",
        "size": "W",
        "reset": "0x00000000",
        "description": "enhancement RGB configuration"
      },
      {
        "name": "IEP_SRC_ADDR_YRGB",
        "offset": "0x0080",
        "size": "W",
        "reset": "0x00000000",
        "description": "Start address of source image(Y/RGB)"
      },
      {
        "name": "IEP_SRC_ADDR_CBCR",
        "offset": "0x0084",
        "size": "W",
        "reset": "0x00000000",
        "description": "Start address of source image(Cb/Cr)"
      },
      {
        "name": "IEP_SRC_ADDR_CR",
        "offset": "0x0088",
        "size": "W",
        "reset": "0x00000000",
        "description": "Start address of source image(Cr)"
      },
      {
        "name": "IEP_SRC_ADDR_Y1",
        "offset": "0x008c",
        "size": "W",
        "reset": "0x00000000",
        "description": "Start address of source image(Y)"
      },
      {
        "name": "IEP_SRC_ADDR_CBCR1",
        "offset": "0x0090",
        "size": "W",
        "reset": "0x00000000",
        "description": "Start address of source image(Cb/Cr)"
      },
      {
        "name": "IEP_SRC_ADDR_CR1",
        "offset": "0x0094",
        "size": "W",
        "reset": "0x00000000",
        "description": "Start address of source image(Cr)"
      },
      {
        "name": "IEP_SRC_ADDR_Y_ITEMP",
        "offset": "0x0098",
        "size": "W",
        "reset": "0x00000000",
        "description": "Start address of source image(Y integer part)"
      },
      {
        "name": "IEP_SRC_ADDR_CBCR_ITEMP",
        "offset": "0x009c",
        "size": "W",
        "reset": "0x00000000",
        "description": "Start address of source image(CBCR integer part)"
      },
      {
        "name": "IEP_SRC_ADDR_CR_ITEMP",
        "offset": "0x00a0",
        "size": "W",
        "reset": "0x00000000",
        "description": "Start address of source image(CR integer part)"
      },
      {
        "name": "IEP_SRC_ADDR_Y_FTEMP",
        "offset": "0x00a4",
        "size": "W",
        "reset": "0x00000000",
        "description": "Start address of source image(Y fraction part)"
      },
      {
        "name": "IEP_SRC_ADDR_CBCR_FTEMP",
        "offset": "0x00a8",
        "size": "W",
        "reset": "0x00000000",
        "description": "Start address of source image(CBCR fraction part)"
      },
      {
        "name": "IEP_SRC_ADDR_CR_FTEMP",
        "offset": "0x00ac",
        "size": "W",
        "reset": "0x00000000",
        "description": "Start address of source image(CR fraction part)"
      },
      {
        "name": "IEP_DST_ADDR_YRGB",
        "offset": "0x00b0",
        "size": "W",
        "reset": "0x00000000",
        "description": "Start address of destination image(Y/RGB)"
      },
      {
        "name": "IEP_DST_ADDR_CBCR",
        "offset": "0x00b4",
        "size": "W",
        "reset": "0x00000000",
        "description": "Start address of destination image(Cb/Cr)"
      },
      {
        "name": "IEP_DST_ADDR_CR",
        "offset": "0x00b8",
        "size": "W",
        "reset": "0x00000000",
        "description": "Start address of destination image(Cr)"
      },
      {
        "name": "IEP_DST_ADDR_Y1",
        "offset": "0x00bc",
        "size": "W",
        "reset": "0x00000000",
        "description": "Start address of destination image(Y)"
      },
      {
        "name": "IEP_DST_ADDR_CBCR1",
        "offset": "0x00c0",
        "size": "W",
        "reset": "0x00000000",
        "description": "Start address of destination image(Cb/Cr)"
      },
      {
        "name": "IEP_DST_ADDR_CR1",
        "offset": "0x00c4",
        "size": "W",
        "reset": "0x00000000",
        "description": "Start address of destination image(Cr)"
      },
      {
        "name": "IEP_DST_ADDR_Y_ITEMP",
        "offset": "0x00c8",
        "size": "W",
        "reset": "0x00000000",
        "description": "Start address of destination image(Y integer part)"
      },
      {
        "name": "IEP_DST_ADDR_CBCR_ITEMP",
        "offset": "0x00cc",
        "size": "W",
        "reset": "0x00000000",
        "description": "Start address of destination image(CBCR integer part)"
      },
      {
        "name": "IEP_DST_ADDR_CR_ITEMP",
        "offset": "0x00d0",
        "size": "W",
        "reset": "0x00000000",
        "description": "Start address of destination image(CR integer part)"
      },
      {
        "name": "IEP_DST_ADDR_Y_FTEMP",
        "offset": "0x00d4",
        "size": "W",
        "reset": "0x00000000",
        "description": "Start address of destination image(Y fraction part)"
      },
      {
        "name": "IEP_DST_ADDR_CBCR_FTEMP",
        "offset": "0x00d8",
        "size": "W",
        "reset": "0x00000000",
        "description": "Start address of destination image(CBCR fraction part)"
      },
      {
        "name": "IEP_DST_ADDR_CR_FTEMP",
        "offset": "0x00dc",
        "size": "W",
        "reset": "0x00000000",
        "description": "Start address of destination image(CR fraction part)"
      },
      {
        "name": "IEP_DIL_MTN_TAB0",
        "offset": "0x00e0",
        "size": "W",
        "reset": "0x00000000",
        "description": "Deinterlace motion table0"
      },
      {
        "name": "IEP_DIL_MTN_TAB1",
        "offset": "0x00e4",
        "size": "W",
        "reset": "0x00000000",
        "description": "Deinterlace motion table1"
      },
      {
        "name": "IEP_DIL_MTN_TAB2",
        "offset": "0x00e8",
        "size": "W",
        "reset": "0x00000000",
        "description": "Deinterlace motion table2"
      },
      {
        "name": "IEP_DIL_MTN_TAB3",
        "offset": "0x00ec",
        "size": "W",
        "reset": "0x00000000",
        "description": "Deinterlace motion table3"
      },
      {
        "name": "IEP_DIL_MTN_TAB4",
        "offset": "0x00f0",
        "size": "W",
        "reset": "0x00000000",
        "description": "Deinterlace motion table4"
      },
      {
        "name": "IEP_DIL_MTN_TAB5",
        "offset": "0x00f4",
        "size": "W",
        "reset": "0x00000000",
        "description": "Deinterlace motion table5"
      },
      {
        "name": "IEP_DIL_MTN_TAB6",
        "offset": "0x00f8",
        "size": "W",
        "reset": "0x00000000",
        "description": "Deinterlace motion table6"
      },
      {
        "name": "IEP_DIL_MTN_TAB7",
        "offset": "0x00fc",
        "size": "W",
        "reset": "0x00000000",
        "description": "Deinterlace motion table7"
      },
      {
        "name": "IEP_ENH_CG_TAB",
        "offset": "0x0100",
        "size": "W",
        "reset": "0x00000000",
        "description": "contrast and gamma enhancement table"
      },
      {
        "name": "IEP_ENH_DDE_COE0",
        "offset": "0x0400",
        "size": "W",
        "reset": "0x00000000",
        "description": "denoise,detail and edge enhancement coefficient"
      },
      {
        "name": "IEP_ENH_DDE_COE1",
        "offset": "0x0500",
        "size": "W",
        "reset": "0x00000000",
        "description": "denoise,detail and edge enhancement coefficient"
      },
      {
        "name": "IEP_PERF_LATENCY_CTRL0",
        "offset": "0x0600",
        "size": "W",
        "reset": "0x00000014",
        "description": "Axi performance latency module contrl register0"
      },
      {
        "name": "IEP_PERF_LATENCY_CTRL1",
        "offset": "0x0604",
        "size": "W",
        "reset": "0x00000011",
        "description": "PERF_LATENCY_CTRL1"
      },
      {
        "name": "IEP_PERF_RD_MAX_LATENCY_NUM0",
        "offset": "0x0608",
        "size": "W",
        "reset": "0x00000000",
        "description": "Read max latency number"
      },
      {
        "name": "IEP_PERF_RD_LATENCY_SAMP_NUM",
        "offset": "0x060c",
        "size": "W",
        "reset": "0x00000000",
        "description": "The number of bigger than configed threshold value"
      },
      {
        "name": "IEP_PERF_RD_LATENCY_ACC_SUM",
        "offset": "0x0610",
        "size": "W",
        "reset": "0x00000000",
        "description": "Total sample number"
      },
      {
        "name": "IEP_PERF_WR_AXI_TOTAL_BYTE",
        "offset": "0x0614",
        "size": "W",
        "reset": "0x00000000",
        "description": "perf_wr_axi_total_byte"
      },
      {
        "name": "IEP_PERF_WORKING_CNT",
        "offset": "0x0618",
        "size": "W",
        "reset": "0x00000000",
        "description": "perf_working_cnt"
      },
      {
        "name": "IEP_PERF_RD_AXI_TOTAL_BYTE",
        "offset": "0x061c",
        "size": "W",
        "reset": "0x00000000",
        "description": "perf_rd_axi_total_byte"
      }
    ]
  },
  {
    "type": "group",
    "registers": [
      {
        "type": "register",
        "name": "MIPI_DSI_HOST_VERSION",
        "offset": "0x0000",
        "size": "W",
        "reset": "0x3133302a",
        "bit_ranges": [
          {
            "name": "VERSION",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x3133302a",
            "description": "VERSION\nVERSION"
          }
        ],
        "description": "VERSION"
      },
      {
        "type": "register",
        "name": "MIPI_DSI_HOST_PWR_UP",
        "offset": "0x0004",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:1",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "SHUTDOWNZ",
            "bit_range": "0",
            "attr": "RW",
            "reset": "0x0",
            "description": "Field0000 Abstract\nThis bit configures the core either to power up or to reset.\nshutdownz is\nthe soft reset register. Its default value is 0. After the core\nconfiguration,\nto enable the DSI HOST, set this register to 1."
          }
        ],
        "description": "PWR_UP"
      },
      {
        "type": "register",
        "name": "MIPI_DSI_HOST_CLKMGR_CFG",
        "offset": "0x0008",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:16",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "TO_CLK_DIVISION",
            "bit_range": "15:8",
            "attr": "RW",
            "reset": "0x00",
            "description": "to_clk_division\nThis field indicates the division factor for the Time Out clock used as\nthe timing unit in the configuration of HS to LP and LP to HS\ntransition\nerror."
          },
          {
            "name": "TX_ESC_CLK_DIVISION",
            "bit_range": "7:0",
            "attr": "RW",
            "reset": "0x00",
            "description": "tx_esc_clk_division\nThis field indicates the division factor for the TX Escape clock source\n(lanebyteclk). The values 0 and 1 stop the TX_ESC clock\ngeneration."
          }
        ],
        "description": "Internal Clock Dividers Configuration Register"
      },
      {
        "type": "register",
        "name": "MIPI_DSI_HOST_DPI_VCID",
        "offset": "0x000c",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:2",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "DPI_VCID",
            "bit_range": "1:0",
            "attr": "RW",
            "reset": "0x0",
            "description": "dpi_vcid\nThis field configures the DPI virtual channel id that is indexed to the\nVideo mode packets."
          }
        ],
        "description": "DPI Virtual Channel ID Register"
      },
      {
        "type": "register",
        "name": "MIPI_DSI_HOST_DPI_COLOR_CODING",
        "offset": "0x0010",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:9",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "LOOSELY18_EN",
            "bit_range": "8",
            "attr": "RW",
            "reset": "0x0",
            "description": "Field0001 Abstract\nWhen set to 1, this bit activates loosely packed variant to 18-bit\nconfigurations."
          },
          {
            "name": "RESERVED",
            "bit_range": "7:4",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "DPI_COLOR_CODING",
            "bit_range": "3:0",
            "attr": "RW",
            "reset": "0x0",
            "description": "dpi_color_coding\nThis field configures the DPI color coding as follows:\n\u25a00000: 16-bit configuration 1\n\u25a00001: 16-bit configuration 2\n\u25a00010: 16-bit configuration 3\n\u25a00011: 18-bit configuration 1\n\u25a00100: 18-bit configuration 2\n\u25a00101: 24-bit\n\u25a00110: 20-bit YCbCr 4:2:2 loosely packed\n\u25a00111: 24-bit YCbCr 4:2:2\n\u25a01000: 16-bit YCbCr 4:2:2\n\u25a01001: 30-bit\n\u25a01010: 36-bit\n\u25a01011-1111: 12-bit YCbCr 4:2:0"
          }
        ],
        "description": "DPI Color Coding Register"
      },
      {
        "type": "register",
        "name": "MIPI_DSI_HOST_DPI_CFG_POL",
        "offset": "0x0014",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:5",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "COLORM_ACTIVE_LOW",
            "bit_range": "4",
            "attr": "RW",
            "reset": "0x0",
            "description": "Field0001 Abstract\nWhen set to 1, this bit configures the color mode pin (dpicolorm) as\nactive low."
          },
          {
            "name": "SHUTD_ACTIVE_LOW",
            "bit_range": "3",
            "attr": "RW",
            "reset": "0x0",
            "description": "Field0001 Abstract\nWhen set to 1, this bit configures the shutdown pin (dpishutdn) as\nactive low."
          },
          {
            "name": "HSYNC_ACTIVE_LOW",
            "bit_range": "2",
            "attr": "RW",
            "reset": "0x0",
            "description": "Field0001 Abstract\nWhen set to 1, this bit configures the horizontal synchronism pin\n(dpihsync) as active low."
          },
          {
            "name": "VSYNC_ACTIVE_LOW",
            "bit_range": "1",
            "attr": "RW",
            "reset": "0x0",
            "description": "Field0001 Abstract\nWhen set to 1, this bit configures the vertical synchronism pin\n(dpivsync) as active low."
          },
          {
            "name": "DATAEN_ACTIVE_LOW",
            "bit_range": "0",
            "attr": "RW",
            "reset": "0x0",
            "description": "Field0000 Abstract\nWhen set to 1, this bit configures the data enable pin (dpidataen) as\nactive low."
          }
        ],
        "description": "DPI Polarity Configuration Register"
      },
      {
        "type": "register",
        "name": "MIPI_DSI_HOST_DPI_LP_CMD_TIM",
        "offset": "0x0018",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:24",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "OUTVACT_LPCMD_TIME",
            "bit_range": "23:16",
            "attr": "RW",
            "reset": "0x00",
            "description": "outvact_lpcmd_time\nThis field is used for the transmission of commands in low-power\nmode. It defines the size, in bytes, of the largest packet that can fit\nin a\nline during the VSA, VBP, and VFP regions."
          },
          {
            "name": "RESERVED",
            "bit_range": "15:8",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "INVACT_LPCMD_TIME",
            "bit_range": "7:0",
            "attr": "RW",
            "reset": "0x00",
            "description": "invact_lpcmd_time\nThis field is used for the transmission of commands in low-power\nmode. It defines the size, in bytes, of the largest packet that can fit\nin a\nline during the VACT region."
          }
        ],
        "description": "Low-Power Command Timing Configuration Register"
      },
      {
        "type": "register",
        "name": "MIPI_DSI_HOST_PCKHDL_CFG",
        "offset": "0x002c",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:5",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "CRC_RX_EN",
            "bit_range": "4",
            "attr": "RW",
            "reset": "0x0",
            "description": "crc_rx_en\nWhen set to 1, this bit enables the CRC reception and error\nreporting"
          },
          {
            "name": "ECC_RX_EN",
            "bit_range": "3",
            "attr": "RW",
            "reset": "0x0",
            "description": "ecc_rx_en\nWhen set to 1, this bit enables the ECC reception, error correction,\nand\nreporting."
          },
          {
            "name": "BTA_EN",
            "bit_range": "2",
            "attr": "RW",
            "reset": "0x0",
            "description": "Field0000 Abstract\nWhen set to 1, this bit enables the Bus Turn-Around (BTA) request."
          },
          {
            "name": "EOTP_RX_EN",
            "bit_range": "1",
            "attr": "RW",
            "reset": "0x0",
            "description": "eotp_rx_en\nWhen set to 1, this bit enables the EoTp reception."
          },
          {
            "name": "EOTP_TX_EN",
            "bit_range": "0",
            "attr": "RW",
            "reset": "0x0",
            "description": "eotp_tx_en\nWhen set to 1, this bit enables the EoTp transmission. (When\ntransfer video to UNIPRO, this bit must be set to 0)."
          }
        ],
        "description": "Packet Handler Configuration Register"
      },
      {
        "type": "register",
        "name": "MIPI_DSI_HOST_GEN_VCID",
        "offset": "0x0030",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:2",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "GEN_VCID_RX",
            "bit_range": "1:0",
            "attr": "RW",
            "reset": "0x0",
            "description": "gen_vcid_rx\nThis field indicates the Generic interface read-back virtual channel\nidentification."
          }
        ],
        "description": "Generic Interface Virtual Channel Id Register"
      },
      {
        "type": "register",
        "name": "MIPI_DSI_HOST_MODE_CFG",
        "offset": "0x0034",
        "size": "W",
        "reset": "0x00000001",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:1",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "CMD_VIDEO_MODE",
            "bit_range": "0",
            "attr": "RW",
            "reset": "0x1",
            "description": "Field0000 Abstract\nThis bit configures the operation mode:\n\u25a00: Video mode\n\u25a01: Command mode"
          }
        ],
        "description": "Register0000 Abstract"
      },
      {
        "type": "register",
        "name": "MIPI_DSI_HOST_VID_MODE_CFG",
        "offset": "0x0038",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:25",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "VPG_ORIENTATION",
            "bit_range": "24",
            "attr": "RW",
            "reset": "0x0",
            "description": "vpg_orientation\nThis field indicates the color bar orientation as follows:\n0: Vertical mode\n1: Horizontal mode"
          },
          {
            "name": "RESERVED",
            "bit_range": "23:21",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "VPG_MODE",
            "bit_range": "20",
            "attr": "RW",
            "reset": "0x0",
            "description": "vpg_mode\nThis field is to select the pattern:\n0: Color bar (horizontal or vertical)\n1: BER pattern (vertical only)"
          },
          {
            "name": "RESERVED",
            "bit_range": "19:17",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "VPG_EN",
            "bit_range": "16",
            "attr": "RW",
            "reset": "0x0",
            "description": "vpg_en\nWhen set to 1, this bit enables the video mode pattern generator."
          },
          {
            "name": "LP_CMD_EN",
            "bit_range": "15",
            "attr": "RW",
            "reset": "0x0",
            "description": "lp_cmd_en\nWhen set to 1, this bit enables the command transmission only in\nlowpower\nmode."
          },
          {
            "name": "FRAME_BTA_ACK_EN",
            "bit_range": "14",
            "attr": "RW",
            "reset": "0x0",
            "description": "frame_bta_ack_en\nWhen set to 1, this bit enables the request for an acknowledge\nresponse at the end of a frame."
          },
          {
            "name": "LP_HFP_EN",
            "bit_range": "13",
            "attr": "RW",
            "reset": "0x0",
            "description": "lp_hfp_en\nWhen set to 1, this bit enables the return to low-power inside the\nHorizontal Front Porch (HFP) period when timing allows."
          },
          {
            "name": "LP_HBP_EN",
            "bit_range": "12",
            "attr": "RW",
            "reset": "0x0",
            "description": "lp_hbp_en\nWhen set to 1, this bit enables the return to low-power inside the\nHorizontal Back Porch (HBP) period when timing allows."
          },
          {
            "name": "LP_VACT_EN",
            "bit_range": "11",
            "attr": "RW",
            "reset": "0x0",
            "description": "lp_vact_en\nWhen set to 1, this bit enables the return to low-power inside the\nVertical Active (VACT) period when timing allows."
          },
          {
            "name": "LP_VFP_EN",
            "bit_range": "10",
            "attr": "RW",
            "reset": "0x0",
            "description": "lp_vfp_en\nWhen set to 1, this bit enables the return to low-power inside the\nVertical Front Porch (VFP) period when timing allows."
          },
          {
            "name": "LP_VBP_EN",
            "bit_range": "9",
            "attr": "RW",
            "reset": "0x0",
            "description": "lp_vbp_en\nWhen set to 1, this bit enables the return to low-power inside the\nVertical Back Porch (VBP) period when timing allows."
          },
          {
            "name": "LP_VSA_EN",
            "bit_range": "8",
            "attr": "RW",
            "reset": "0x0",
            "description": "lp_vsa_en\nWhen set to 1, this bit enables the return to low-power inside the\nVertical Sync Time (VSA) period when timing allows."
          },
          {
            "name": "RESERVED",
            "bit_range": "7:1",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "VID_MODE_TYPE",
            "bit_range": "0",
            "attr": "RW",
            "reset": "0x0",
            "description": "vid_mode_type\nThis field indicates the video mode transmission type as follows:\n\u25a000: Non-burst with sync pulses\n\u25a001: Non-burst with sync events\n\u25a010 and 11: Burst mode"
          }
        ],
        "description": "Video Mode Configuration Register"
      },
      {
        "type": "register",
        "name": "MIPI_DSI_HOST_VID_PKT_SIZE",
        "offset": "0x003c",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:14",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "VID_PKT_SIZE",
            "bit_range": "13:0",
            "attr": "RW",
            "reset": "0x0000",
            "description": "vid_pkt_size\nThis field configures the number of pixels in a single video packet.\nFor 18-bit not loosely packed data types, this number must be a\nmultiple of 4. For YCbCr data types, it must be a multiple of 2, as\ndescribed in the DSI specification."
          }
        ],
        "description": "Video Packet Size Register"
      },
      {
        "type": "register",
        "name": "MIPI_DSI_HOST_VID_NUM_CHUNKS",
        "offset": "0x0040",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:13",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "VID_NUM_CHUNKS",
            "bit_range": "12:0",
            "attr": "RW",
            "reset": "0x0000",
            "description": "vid_num_chunks\nThis register configures the number of chunks to be transmitted\nduring\na Line period (a chunk consists of a video packet and a null packet).\nIf set to 0 or 1, the video line is transmitted in a single packet.\nIf set to 1, the packet is part of a chunk, so a null packet follows it\nif\nvid_null_size > 0. Otherwise, multiple chunks are used to transmit\neach video line."
          }
        ],
        "description": "Number Of Chunks Register"
      },
      {
        "type": "register",
        "name": "MIPI_DSI_HOST_VID_NULL_SIZE",
        "offset": "0x0044",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:13",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "VID_NULL_SIZE",
            "bit_range": "12:0",
            "attr": "RW",
            "reset": "0x0000",
            "description": "vid_null_size\nThis register configures the number of bytes inside a null packet.\nSetting it to 0 disables the null packets."
          }
        ],
        "description": "Null Packet Size Register"
      },
      {
        "type": "register",
        "name": "MIPI_DSI_HOST_VID_HSA_TIME",
        "offset": "0x0048",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:12",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "VID_HSA_TIME",
            "bit_range": "11:0",
            "attr": "RW",
            "reset": "0x000",
            "description": "vid_hsa_time\nThis field configures the Horizontal Synchronism Active period in\nlane byte clock cycles."
          }
        ],
        "description": "Horizontal Sync Active Time Register"
      },
      {
        "type": "register",
        "name": "MIPI_DSI_HOST_VID_HBP_TIME",
        "offset": "0x004c",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:12",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "VID_HBP_TIME",
            "bit_range": "11:0",
            "attr": "RW",
            "reset": "0x000",
            "description": "vid_hbp_time\nThis field configures the Horizontal Back Porch period in lane byte\nclock cycles."
          }
        ],
        "description": "Register0005 Abstract"
      },
      {
        "type": "register",
        "name": "MIPI_DSI_HOST_VID_HLINE_TIME",
        "offset": "0x0050",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:15",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "VID_HLINE_TIME",
            "bit_range": "14:0",
            "attr": "RW",
            "reset": "0x0000",
            "description": "vid_hline_time\nThis field configures the size of the total line time\n(HSA+HBP+HACT+HFP) counted in lane byte clock cycles."
          }
        ],
        "description": "Line Time Register"
      },
      {
        "type": "register",
        "name": "MIPI_DSI_HOST_VID_VSA_LINES",
        "offset": "0x0054",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:10",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "VSA_LINES",
            "bit_range": "9:0",
            "attr": "RW",
            "reset": "0x000",
            "description": "Field0000 Abstract\nThis field configures the Vertical Synchronism Active period\nmeasured\nin number of horizontal lines."
          }
        ],
        "description": "VID_VSA_LINES"
      },
      {
        "type": "register",
        "name": "MIPI_DSI_HOST_VID_VBP_LINES",
        "offset": "0x0058",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:10",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "VBP_LINES",
            "bit_range": "9:0",
            "attr": "RW",
            "reset": "0x000",
            "description": "vbp_lines\nThis field configures the Vertical Back Porch period measured in\nnumber of horizontal lines."
          }
        ],
        "description": "Vertical Back Porch Period Register"
      },
      {
        "type": "register",
        "name": "MIPI_DSI_HOST_VID_VFP_LINES",
        "offset": "0x005c",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:10",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "VFP_LINES",
            "bit_range": "9:0",
            "attr": "RW",
            "reset": "0x000",
            "description": "vfp_lines\nThis field configures the Vertical Front Porch period measured in\nnumber of horizontal lines."
          }
        ],
        "description": "Vertical Front Porch Period Register"
      },
      {
        "type": "register",
        "name": "MIPI_DSI_HOST_VID_VACTIVE_LINES",
        "offset": "0x0060",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:14",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "V_ACTIVE_LINES",
            "bit_range": "13:0",
            "attr": "RW",
            "reset": "0x0000",
            "description": "v_active_lines\nThis field configures the Vertical Active period measured in number\nof horizontal lines."
          }
        ],
        "description": "Vertical Resolution Register"
      },
      {
        "type": "register",
        "name": "MIPI_DSI_HOST_EDPI_CMD_SIZE",
        "offset": "0x0064",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:16",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "EDPI_ALLOWED_CMD_SIZE",
            "bit_range": "15:0",
            "attr": "RW",
            "reset": "0x0000",
            "description": "edpi_allowed_cmd_size\nThis field configures the maximum allowed size for an eDPI write\nmemory command, measured in pixels. Automatic partitioning of\ndata obtained from eDPI is permanently enabled."
          }
        ],
        "description": "eDPI Packet Size Register"
      },
      {
        "type": "register",
        "name": "MIPI_DSI_HOST_CMD_MODE_CFG",
        "offset": "0x0068",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:25",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "MAX_RD_PKT_SIZE",
            "bit_range": "24",
            "attr": "RW",
            "reset": "0x0",
            "description": "max_rd_pkt_size\nThis bit configures the maximum read packet size command\ntransmission type:\n\u25a00: High-speed\n\u25a01: Low-power"
          },
          {
            "name": "RESERVED",
            "bit_range": "23:20",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "DCS_LW_TX",
            "bit_range": "19",
            "attr": "RW",
            "reset": "0x0",
            "description": "dcs_lw_tx\nThis bit configures the DCS long write packet command\ntransmission\ntype:\n\u25a00: High-speed\n\u25a01: Low-power"
          },
          {
            "name": "DCS_SR_0P_TX",
            "bit_range": "18",
            "attr": "RW",
            "reset": "0x0",
            "description": "dcs_sr_0p_tx\nThis bit configures the DCS short read packet with zero parameter\ncommand transmission type:\n\u25a00: High-speed\n\u25a01: Low-power"
          },
          {
            "name": "DCS_SW_1P_TX",
            "bit_range": "17",
            "attr": "RW",
            "reset": "0x0",
            "description": "dcs_sw_1p_tx\nThis bit configures the DCS short write packet with one parameter\ncommand transmission type:\n\u25a00: High-speed\n\u25a01: Low-power"
          },
          {
            "name": "DCS_SW_0P_TX",
            "bit_range": "16",
            "attr": "RW",
            "reset": "0x0",
            "description": "dcs_sw_0p_tx\nThis bit configures the DCS short write packet with zero parameter\ncommand transmission type:\n\u25a00: High-speed\n\u25a01: Low-power"
          },
          {
            "name": "RESERVED",
            "bit_range": "15",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "GEN_LW_TX",
            "bit_range": "14",
            "attr": "RW",
            "reset": "0x0",
            "description": "gen_lw_tx\nThis bit configures the Generic long write packet command\ntransmission type:\n\u25a00: High-speed\n\u25a01: Low-power"
          },
          {
            "name": "GEN_SR_2P_TX",
            "bit_range": "13",
            "attr": "RW",
            "reset": "0x0",
            "description": "gen_sr_2p_tx\nThis bit configures the Generic short read packet with two\nparameters\ncommand transmission type:\n\u25a00: High-speed\n\u25a01: Low-power"
          },
          {
            "name": "GEN_SR_1P_TX",
            "bit_range": "12",
            "attr": "RW",
            "reset": "0x0",
            "description": "gen_sr_1p_tx\nThis bit configures the Generic short read packet with one\nparameter\ncommand transmission type:\n\u25a00: High-speed\n\u25a01: Low-power"
          },
          {
            "name": "GEN_SR_0P_TX",
            "bit_range": "11",
            "attr": "RW",
            "reset": "0x0",
            "description": "gen_sr_0p_tx\nThis bit configures the Generic short read packet with zero\nparameter\ncommand transmission type:\n\u25a00: High-speed\n\u25a01: Low-power"
          },
          {
            "name": "GEN_SW_2P_TX",
            "bit_range": "10",
            "attr": "RW",
            "reset": "0x0",
            "description": "gen_sw_2p_tx\nThis bit configures the Generic short write packet with two\nparameters\ncommand transmission type:\n\u25a00: High-speed\n\u25a01: Low-power"
          },
          {
            "name": "GEN_SW_1P_TX",
            "bit_range": "9",
            "attr": "RW",
            "reset": "0x0",
            "description": "gen_sw_1p_tx\nThis bit configures the Generic short write packet with one\nparameter\ncommand transmission type:\n\u25a00: High-speed\n\u25a01: Low-power"
          },
          {
            "name": "GEN_SW_0P_TX",
            "bit_range": "8",
            "attr": "RW",
            "reset": "0x0",
            "description": "gen_sw_0p_tx\nThis bit configures the Generic short write packet with zero\nparameter\ncommand transmission type:\n\u25a00: High-speed\n\u25a01: Low-power"
          },
          {
            "name": "RESERVED",
            "bit_range": "7:2",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "ACK_RQST_EN",
            "bit_range": "1",
            "attr": "RW",
            "reset": "0x0",
            "description": "ack_rqst_en\nWhen set to 1, this bit enables the acknowledge request after each\npacket transmission."
          },
          {
            "name": "TEAR_FX_EN",
            "bit_range": "0",
            "attr": "RW",
            "reset": "0x0",
            "description": "tear_fx_en\nWhen set to 1, this bit enables the tearing effect acknowledge\nrequest."
          }
        ],
        "description": "Command Mode Configuration Register"
      },
      {
        "type": "register",
        "name": "MIPI_DSI_HOST_GEN_HDR",
        "offset": "0x006c",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:24",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "GEN_WC_MSBYTE",
            "bit_range": "23:16",
            "attr": "RW",
            "reset": "0x00",
            "description": "gen_wc_msbyte\ngen_wc_msbyte"
          },
          {
            "name": "GEN_WC_LSBYTE",
            "bit_range": "15:8",
            "attr": "RW",
            "reset": "0x00",
            "description": "gen_wc_lsbyte\nThis field configures the least significant byte of the header packet's\nWord count for long packets or data 0 for short packets"
          },
          {
            "name": "GEN_VC",
            "bit_range": "7:6",
            "attr": "RW",
            "reset": "0x0",
            "description": "gen_vc\nThis field configures the virtual channel id of the header packet."
          },
          {
            "name": "GEN_DT",
            "bit_range": "5:0",
            "attr": "RW",
            "reset": "0x00",
            "description": "gen_dt\nThis field configures the packet data type of the header packet."
          }
        ],
        "description": "Generic Packet Header Configuration Register"
      },
      {
        "type": "register",
        "name": "MIPI_DSI_HOST_GEN_PLD_DATA",
        "offset": "0x0070",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "GEN_PLD_B4",
            "bit_range": "31:24",
            "attr": "RW",
            "reset": "0x00",
            "description": "gen_pld_b4\nThis field indicates byte 4 of the packet payload."
          },
          {
            "name": "GEN_PLD_B3",
            "bit_range": "23:16",
            "attr": "RW",
            "reset": "0x00",
            "description": "gen_pld_b3\nThis field indicates byte 3 of the packet payload."
          },
          {
            "name": "GEN_PLD_B2",
            "bit_range": "15:8",
            "attr": "RW",
            "reset": "0x00",
            "description": "gen_pld_b2\nThis field indicates byte 2 of the packet payload."
          },
          {
            "name": "GEN_PLD_B1",
            "bit_range": "7:0",
            "attr": "RW",
            "reset": "0x00",
            "description": "gen_pld_b1\nThis field indicates byte 1 of the packet payload."
          }
        ],
        "description": "Generic Payload Data In And Out Register"
      },
      {
        "type": "register",
        "name": "MIPI_DSI_HOST_CMD_PKT_STATUS",
        "offset": "0x0074",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:7",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "GEN_RD_CMD_BUSY",
            "bit_range": "6",
            "attr": "RO",
            "reset": "0x0",
            "description": "gen_rd_cmd_busy\nThis bit is set when a read command is issued and cleared when the\nentire response is stored in the FIFO."
          },
          {
            "name": "GEN_PLD_R_FULL",
            "bit_range": "5",
            "attr": "RO",
            "reset": "0x0",
            "description": "gen_pld_r_full\nThis bit indicates the full status of the generic read payload FIFO."
          },
          {
            "name": "GEN_PLD_R_EMPTY",
            "bit_range": "4",
            "attr": "RO",
            "reset": "0x0",
            "description": "gen_pld_r_empty\nThis bit indicates the empty status of the generic read payload\nFIFO."
          },
          {
            "name": "GEN_PLD_W_FULL",
            "bit_range": "3",
            "attr": "RO",
            "reset": "0x0",
            "description": "gen_pld_w_full\nThis bit indicates the full status of the generic write payload FIFO."
          },
          {
            "name": "GEN_PLD_W_EMPTY",
            "bit_range": "2",
            "attr": "RO",
            "reset": "0x0",
            "description": "gen_pld_w_empty\nThis bit indicates the empty status of the generic write payload\nFIFO."
          },
          {
            "name": "GEN_CMD_FULL",
            "bit_range": "1",
            "attr": "RO",
            "reset": "0x0",
            "description": "gen_cmd_full\nThis bit indicates the full status of the generic command FIFO."
          },
          {
            "name": "GEN_CMD_EMPTY",
            "bit_range": "0",
            "attr": "RO",
            "reset": "0x0",
            "description": "gen_cmd_empty\nThis bit indicates the empty status of the generic command FIFO."
          }
        ],
        "description": "Command Packet Status Register"
      },
      {
        "type": "register",
        "name": "MIPI_DSI_HOST_TO_CNT_CFG",
        "offset": "0x0078",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "HSTX_TO_CNT",
            "bit_range": "31:16",
            "attr": "RW",
            "reset": "0x0000",
            "description": "hstx_to_cnt\nThis field configures the timeout counter that triggers a high-speed\ntransmission timeout contention detection (measured in\nTO_CLK_DIVISION cycles).\nIf using the non-burst mode and there is no sufficient time to switch\nfrom HS to LP and back in the period which is from one line data\nfinishing to the next line sync start, the DSI link returns the LP state\nonce per frame, then you should configure the TO_CLK_DIVISION\nand hstx_to_cnt to be in accordance with:\nhstx_to_cnt * lanebyteclkperiod * TO_CLK_DIVISION >= the time\nof one FRAME data transmission * (1 + 10%)\nIn burst mode, RGB pixel packets are time-compressed, leaving\nmore time during a scan line. Therefore, if in burst mode and there\nis sufficient time to switch from HS to LP and back in the period of\ntime from one line data finishing to the next line sync start, the DSI\nlink can return LP mode and back in this time interval to save\npower. For this, configure the TO_CLK_DIVISION and hstx_to_cnt\nto be in accordance with:\nhstx_to_cnt * lanebyteclkperiod * TO_CLK_DIVISION >= the time\nof one LINE data transmission * (1 + 10%)"
          },
          {
            "name": "LPRX_TO_CNT",
            "bit_range": "15:0",
            "attr": "RW",
            "reset": "0x0000",
            "description": "lprx_to_cnt\nThis field configures the timeout counter that triggers a low-power\nreception timeout contention detection (measured in\nTO_CLK_DIVISION cycles)."
          }
        ],
        "description": "Timeout Timers Configuration Register"
      },
      {
        "type": "register",
        "name": "MIPI_DSI_HOST_HS_RD_TO_CNT",
        "offset": "0x007c",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:16",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "HS_RD_TO_CNT",
            "bit_range": "15:0",
            "attr": "RW",
            "reset": "0x0000",
            "description": "hs_rd_to_cnt\nThis field sets a period for which the DWC_mipi_dsi_host keeps the\nlink still, after sending a high-speed read operation. This period is\nmeasured in cycles of lanebyteclk. The counting starts when the\nD-PHY enters the Stop state and causes no interrupts."
          }
        ],
        "description": "Peripheral Response Timeout Definition after Hi"
      },
      {
        "type": "register",
        "name": "MIPI_DSI_HOST_LP_RD_TO_CNT",
        "offset": "0x0080",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:16",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "LP_RD_TO_CNT",
            "bit_range": "15:0",
            "attr": "RW",
            "reset": "0x0000",
            "description": "lp_rd_to_cnt\nThis field sets a period for which the DSI HOST keeps the link still,\nafter sending a low-power read operation. This period is measured\nin cycles of lanebyteclk. The counting starts when theD-PHY enters\nthe Stop state and causes no interrupts."
          }
        ],
        "description": "Peripheral Response Timeout Definition after Lo"
      },
      {
        "type": "register",
        "name": "MIPI_DSI_HOST_HS_WR_TO_CNT",
        "offset": "0x0084",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:25",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "PRESP_TO_MODE",
            "bit_range": "24",
            "attr": "RW",
            "reset": "0x0",
            "description": "presp_to_mode\nWhen set to 1, this bit ensures that the peripheral response timeout\ncaused by hs_wr_to_cnt is used only once per eDPI frame, when\nboth the following conditions are met:\n\u25a0dpivsync_edpiwms has risen and fallen.\n\u25a0Packets originated from eDPI have been transmitted and its FIFO\nis empty again.\nIn this scenario no non-eDPI requests are sent to the D-PHY, even\nif there is traffic from generic, making it return to\nstop state. When it does so, PRESP_TO counter is activated and\nonly when it finishes does the controller send any other traffic that\nis ready."
          },
          {
            "name": "RESERVED",
            "bit_range": "23:16",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "HS_WR_TO_CNT",
            "bit_range": "15:0",
            "attr": "RW",
            "reset": "0x0000",
            "description": "hs_wr_to_cnt\nThis field sets a period for which the DSI HOST keeps the\nlink inactive after sending a high-speed write operation. This period\nis measured in cycles of lanebyteclk. The counting starts when the\nD-PHY enters the Stop state and causes no interrupts."
          }
        ],
        "description": "Peripheral Response Timeout Definition after Hi"
      },
      {
        "type": "register",
        "name": "MIPI_DSI_HOST_LP_WR_TO_CNT",
        "offset": "0x0088",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:16",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "LP_WR_TO_CNT",
            "bit_range": "15:0",
            "attr": "RW",
            "reset": "0x0000",
            "description": "lp_wr_to_cnt\nThis field sets a period for which the DSI HOST keeps the\nlink still, after sending a low-power write operation. This period is\nmeasured in cycles of lanebyteclk. The counting starts when the\nD-PHY enters the Stop state and causes no interrupts."
          }
        ],
        "description": "Peripheral Response Timeout Definition after Lo"
      },
      {
        "type": "register",
        "name": "MIPI_DSI_HOST_BTA_TO_CNT",
        "offset": "0x008c",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:16",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "BTA_TO_CNT",
            "bit_range": "15:0",
            "attr": "RW",
            "reset": "0x0000",
            "description": "bta_to_cnt\nThis field sets a period for which the DWC_mipi_dsi_host keeps the\nlink still, after completing a Bus Turn-Around. This period is\nmeasured in cycles of lanebyteclk. The counting starts when the\nD-PHY enters the Stop state and causes no interrupts."
          }
        ],
        "description": "Peripheral Response Timeout Definition after B"
      },
      {
        "type": "register",
        "name": "MIPI_DSI_HOST_LPCLK_CTRL",
        "offset": "0x0094",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:2",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "AUTO_CLKLANE_CTRL",
            "bit_range": "1",
            "attr": "RW",
            "reset": "0x0",
            "description": "auto_clklane_ctrl\nThis bit enables the automatic mechanism to stop providing clock in\nthe clock lane when time allows."
          },
          {
            "name": "PHY_TXREQUESTCLKHS",
            "bit_range": "0",
            "attr": "RW",
            "reset": "0x0",
            "description": "phy_txrequestclkhs\nThis bit controls the D-PHY PPI txrequestclkhs signal."
          }
        ],
        "description": "Low-power in Clock Lane Register"
      },
      {
        "type": "register",
        "name": "MIPI_DSI_HOST_PHY_TMR_LPCLK_CFG",
        "offset": "0x0098",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:26",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "PHY_CLKHS2LP_TIME",
            "bit_range": "25:16",
            "attr": "RW",
            "reset": "0x000",
            "description": "phy_clkhs2lp_time\nThis field configures the maximum time that the D-PHY clock lane\ntakes to go from high-speed to low-power transmission measured\nin lane byte clock cycles."
          },
          {
            "name": "RESERVED",
            "bit_range": "15:10",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "PHY_CLKLP2HS_TIME",
            "bit_range": "9:0",
            "attr": "RW",
            "reset": "0x000",
            "description": "phy_clklp2hs_time\nThis field configures the maximum time that the D-PHY clock lane\ntakes to go from low-power to high-speed transmission measured\nin lane byte clock cycles."
          }
        ],
        "description": "D-PHY Timing Configuration for the Clock Lane"
      },
      {
        "type": "register",
        "name": "MIPI_DSI_HOST_PHY_TMR_CFG",
        "offset": "0x009c",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "PHY_HS2LP_TIME",
            "bit_range": "31:24",
            "attr": "RW",
            "reset": "0x00",
            "description": "phy_hs2lp_time\nThis field configures the maximum time that the D-PHY data lanes\ntake to go from high-speed to low-power transmission measured in\nlane byte clock cycles."
          },
          {
            "name": "PHY_LP2HS_TIME",
            "bit_range": "23:16",
            "attr": "RW",
            "reset": "0x00",
            "description": "phy_lp2hs_time\nThis field configures the maximum time that the D-PHY data lanes\ntake to go from low-power to high-speed transmission measured in\nlane byte clock cycles."
          },
          {
            "name": "RESERVED",
            "bit_range": "15",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "MAX_RD_TIME",
            "bit_range": "14:0",
            "attr": "RW",
            "reset": "0x0000",
            "description": "max_rd_time\nThis field configures the maximum time required to perform a read\ncommand in lane byte clock cycles. This register can only be\nmodified when no read command is in progress."
          }
        ],
        "description": "D-PHY Data Lanes Timing Configuration Registe"
      },
      {
        "type": "register",
        "name": "MIPI_DSI_HOST_PHY_RSTZ",
        "offset": "0x00a0",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:4",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "PHY_FORCEPLL",
            "bit_range": "3",
            "attr": "RW",
            "reset": "0x0",
            "description": "phy_forcepll\nWhen the D-PHY is in ULPS, this bit enables the D-PHY PLL.\nDependency: DSI_HOST_FPGA = 0. Otherwise, this bit is reserved."
          },
          {
            "name": "PHY_ENABLECLK",
            "bit_range": "2",
            "attr": "RW",
            "reset": "0x0",
            "description": "phy_enableclk\nWhen set to1, this bit enables the D-PHY Clock Lane module."
          },
          {
            "name": "PHY_RSTZ",
            "bit_range": "1",
            "attr": "RW",
            "reset": "0x0",
            "description": "phy_rstz\nWhen set to 0, this bit places the digital section of the D-PHY in the\nreset state."
          },
          {
            "name": "PHY_SHUTDOWNZ",
            "bit_range": "0",
            "attr": "RW",
            "reset": "0x0",
            "description": "phy_shutdownz\nWhen set to 0, this bit places the D-PHY macro in power-down\nstate."
          }
        ],
        "description": "D-PHY Reset Control Register"
      },
      {
        "type": "register",
        "name": "MIPI_DSI_HOST_PHY_IF_CFG",
        "offset": "0x00a4",
        "size": "W",
        "reset": "0x00000003",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:16",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "PHY_STOP_WAIT_TIME",
            "bit_range": "15:8",
            "attr": "RW",
            "reset": "0x00",
            "description": "phy_stop_wait_time\nThis field configures the minimum wait period to request a\nhigh-speed transmission after the Stop state."
          },
          {
            "name": "RESERVED",
            "bit_range": "7:2",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "N_LANES",
            "bit_range": "1:0",
            "attr": "RW",
            "reset": "0x3",
            "description": "n_lanes\nThis field configures the number of active data lanes:\n\u25a000: One data lane (lane 0)\n\u25a001: Two data lanes (lanes 0 and 1)\n\u25a010: Three data lanes (lanes 0, 1, and 2)\n\u25a011: Four data lanes (lanes 0, 1, 2, and 3)"
          }
        ],
        "description": "D-PHY Interface Configuration Register"
      },
      {
        "type": "register",
        "name": "MIPI_DSI_HOST_PHY_ULPS_CTRL",
        "offset": "0x00a8",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:4",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "PHY_TXEXITULPSLAN",
            "bit_range": "3",
            "attr": "RW",
            "reset": "0x0",
            "description": "phy_txexitulpslan\nULPS mode Exit on all active data lanes."
          },
          {
            "name": "PHY_TXREQULPSLAN",
            "bit_range": "2",
            "attr": "RW",
            "reset": "0x0",
            "description": "phy_txrequlpslan\nULPS mode Request on all active data lanes."
          },
          {
            "name": "PHY_TXEXITULPSCLK",
            "bit_range": "1",
            "attr": "RW",
            "reset": "0x0",
            "description": "phy_txexitulpsclk\nULPS mode Exit on clock lane."
          },
          {
            "name": "PHY_TXREQULPSCLK",
            "bit_range": "0",
            "attr": "RW",
            "reset": "0x0",
            "description": "phy_txrequlpsclk\nULPS mode Request on clock lane."
          }
        ],
        "description": "D-PHY Ultra Low-Power Control Register"
      },
      {
        "type": "register",
        "name": "MIPI_DSI_HOST_PHY_TX_TRIGGERS",
        "offset": "0x00ac",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:4",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "PHY_TX_TRIGGERS",
            "bit_range": "3:0",
            "attr": "RW",
            "reset": "0x0",
            "description": "phy_tx_triggers\nThis field controls the trigger transmissions."
          }
        ],
        "description": "D-PHY Transmit Triggers Register"
      },
      {
        "type": "register",
        "name": "MIPI_DSI_HOST_PHY_STATUS",
        "offset": "0x00b0",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:7",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "PHY_RXULPSESC0LANE",
            "bit_range": "6",
            "attr": "RO",
            "reset": "0x0",
            "description": "phy_rxulpsesc0lane\nThis bit indicates the status of rxulpsesc0lane D-PHY signal."
          },
          {
            "name": "PHY_ULPSACTIVENOT0LANE",
            "bit_range": "5",
            "attr": "RO",
            "reset": "0x0",
            "description": "phy_ulpsactivenot0lane\nThis bit indicates the status of ulpsactivenot0lane D-PHY signal."
          },
          {
            "name": "PHY_STOPSTATE0LANE",
            "bit_range": "4",
            "attr": "RO",
            "reset": "0x0",
            "description": "phy_stopstate0lane\nThis bit indicates the status of phystopstate0lane D-PHY signal."
          },
          {
            "name": "PHY_ULPSACTIVENOTCLK",
            "bit_range": "3",
            "attr": "RO",
            "reset": "0x0",
            "description": "phy_ulpsactivenotclk\nThis bit indicates the status of phyulpsactivenotclk D-PHY signal."
          },
          {
            "name": "PHY_STOPSTATECLKLANE",
            "bit_range": "2",
            "attr": "RO",
            "reset": "0x0",
            "description": "phy_stopstateclklane\nphy_stopstateclklane"
          },
          {
            "name": "PHY_DIRECTION",
            "bit_range": "1",
            "attr": "RO",
            "reset": "0x0",
            "description": "phy_direction\nThis bit indicates the status of phydirection D-PHY signal."
          },
          {
            "name": "PHY_LOCK",
            "bit_range": "0",
            "attr": "RO",
            "reset": "0x0",
            "description": "phy_lock\nThis bit indicates the status of phylock D-PHY signal."
          }
        ],
        "description": "Register0010 Abstract"
      },
      {
        "type": "register",
        "name": "MIPI_DSI_HOST_PHY_TST_CTRL0",
        "offset": "0x00b4",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:2",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "PHY_TESTCLK",
            "bit_range": "1",
            "attr": "RW",
            "reset": "0x0",
            "description": "phy_testclk\nThis bit is used to clock the TESTDIN bus into the D-PHY."
          },
          {
            "name": "PHY_TESTCLR",
            "bit_range": "0",
            "attr": "RW",
            "reset": "0x0",
            "description": "phy_testclr\nPHY test interface clear (active high)."
          }
        ],
        "description": "D-PHY Test Interface Control 0 Register"
      },
      {
        "type": "register",
        "name": "MIPI_DSI_HOST_PHY_TST_CTRL1",
        "offset": "0x00b8",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:17",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "PHY_TESTEN",
            "bit_range": "16",
            "attr": "RW",
            "reset": "0x0",
            "description": "phy_testen\nPHY test interface operation selector:\n\u25a01: The address write operation is set on the falling edge of the\ntestclk signal.\n\u25a00: The data write operation is set on the rising edge of the testclk\nsignal."
          },
          {
            "name": "PHT_TESTDOUT",
            "bit_range": "15:8",
            "attr": "RO",
            "reset": "0x00",
            "description": "pht_testdout\nPHY output 8-bit data bus for read-back and internal probing\nfunctionalities."
          },
          {
            "name": "PHY_TESTDIN",
            "bit_range": "7:0",
            "attr": "RW",
            "reset": "0x00",
            "description": "phy_testdin\nPHY test interface input 8-bit data bus for internal register\nprogramming and test functionalities access."
          }
        ],
        "description": "D-PHY Test Interface Control 1 Register"
      },
      {
        "type": "register",
        "name": "MIPI_DSI_HOST_INT_ST0",
        "offset": "0x00bc",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:21",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "DPHY_ERRORS_4",
            "bit_range": "20",
            "attr": "RO",
            "reset": "0x0",
            "description": "dphy_errors_4\nThis bit indicates the LP1 contention error ErrContentionLP1 from\nLane 0."
          },
          {
            "name": "DPHY_ERRORS_3",
            "bit_range": "19",
            "attr": "RO",
            "reset": "0x0",
            "description": "dphy_errors_3\nThis bit indicates the LP0 contention error ErrContentionLP0 from\nLane 0."
          },
          {
            "name": "DPHY_ERRORS_2",
            "bit_range": "18",
            "attr": "RO",
            "reset": "0x0",
            "description": "dphy_errors_2\nThis bit indicates the ErrControl error from Lane 0."
          },
          {
            "name": "DPHY_ERRORS_1",
            "bit_range": "17",
            "attr": "RO",
            "reset": "0x0",
            "description": "dphy_errors_1\nThis bit indicates ErrSyncEsc low-power data transmission\nsynchronization error from Lane 0."
          },
          {
            "name": "DPHY_ERRORS_0",
            "bit_range": "16",
            "attr": "RO",
            "reset": "0x0",
            "description": "dphy_errors_0\nThis bit indicates ErrEsc escape entry error from Lane 0."
          },
          {
            "name": "ACK_WITH_ERR_15",
            "bit_range": "15",
            "attr": "RO",
            "reset": "0x0",
            "description": "ack_with_err_15\nThis bit retrieves the DSI protocol violation from the Acknowledge\nerror report."
          },
          {
            "name": "ACK_WITH_ERR_14",
            "bit_range": "14",
            "attr": "RO",
            "reset": "0x0",
            "description": "ack_with_err_14\nThis bit retrieves the reserved (specific to device) from the\nAcknowledge error report."
          },
          {
            "name": "ACK_WITH_ERR_13",
            "bit_range": "13",
            "attr": "RO",
            "reset": "0x0",
            "description": "ack_with_err_13\nThis bit retrieves the invalid transmission length from the\nAcknowledge error report."
          },
          {
            "name": "ACK_WITH_ERR_12",
            "bit_range": "12",
            "attr": "RO",
            "reset": "0x0",
            "description": "ack_with_err_12\nThis bit retrieves the DSI VC ID Invalid from the Acknowledge error\nreport."
          },
          {
            "name": "ACK_WITH_ERR_11",
            "bit_range": "11",
            "attr": "RO",
            "reset": "0x0",
            "description": "ack_with_err_11\nThis bit retrieves the not recognized DSI data type from the\nAcknowledge error report."
          },
          {
            "name": "ACK_WITH_ERR_10",
            "bit_range": "10",
            "attr": "RO",
            "reset": "0x0",
            "description": "ack_with_err_10\nThis bit retrieves the checksum error (long packet only) from the\nAcknowledge error report."
          },
          {
            "name": "ACK_WITH_ERR_9",
            "bit_range": "9",
            "attr": "RO",
            "reset": "0x0",
            "description": "ack_with_err_9\nThis bit retrieves the ECC error, multi-bit (detected, not corrected)\nfrom the Acknowledge error report."
          },
          {
            "name": "ACK_WITH_ERR_8",
            "bit_range": "8",
            "attr": "RO",
            "reset": "0x0",
            "description": "ack_with_err_8\nThis bit retrieves the ECC error, single-bit (detected and corrected)\nfrom the Acknowledge error report."
          },
          {
            "name": "ACK_WITH_ERR_7",
            "bit_range": "7",
            "attr": "RO",
            "reset": "0x0",
            "description": "ack_with_err_7\nThis bit retrieves the reserved (specific to device) from the\nAcknowledge error report."
          },
          {
            "name": "ACK_WITH_ERR_6",
            "bit_range": "6",
            "attr": "RO",
            "reset": "0x0",
            "description": "ack_with_err_6\nThis bit retrieves the False Control error from the Acknowledge\nerror report."
          },
          {
            "name": "ACK_WITH_ERR_5",
            "bit_range": "5",
            "attr": "RO",
            "reset": "0x0",
            "description": "ack_with_err_5\nThis bit retrieves the Peripheral Timeout error from the\nAcknowledge Error report."
          },
          {
            "name": "ACK_WITH_ERR_4",
            "bit_range": "4",
            "attr": "RO",
            "reset": "0x0",
            "description": "ack_with_err_4\nThis bit retrieves the LP Transmit Sync error from the Acknowledge\nerror report."
          },
          {
            "name": "ACK_WITH_ERR_3",
            "bit_range": "3",
            "attr": "RO",
            "reset": "0x0",
            "description": "ack_with_err_3\nThis bit retrieves the Escape Mode Entry Command error from the\nAcknowledge error report."
          },
          {
            "name": "ACK_WITH_ERR_2",
            "bit_range": "2",
            "attr": "RO",
            "reset": "0x0",
            "description": "ack_with_err_2\nThis bit retrieves the EoT Sync error from the Acknowledge error\nreport."
          },
          {
            "name": "ACK_WITH_ERR_1",
            "bit_range": "1",
            "attr": "RO",
            "reset": "0x0",
            "description": "ack_with_err_1\nThis bit retrieves the SoT Sync error from the Acknowledge error\nreport."
          },
          {
            "name": "ACK_WITH_ERR_0",
            "bit_range": "0",
            "attr": "RO",
            "reset": "0x0",
            "description": "ack_with_err_0\nThis bit retrieves the SoT error from the Acknowledge error report."
          }
        ],
        "description": "Interrupt Status Register 0"
      },
      {
        "type": "register",
        "name": "MIPI_DSI_HOST_INT_ST1",
        "offset": "0x00c0",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:13",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "GEN_PLD_RECEV_ERR",
            "bit_range": "12",
            "attr": "RO",
            "reset": "0x0",
            "description": "gen_pld_recev_err\nThis bit indicates that during a generic interface packet read back,\nthe payload FIFO becomes full and the received data is corrupted."
          },
          {
            "name": "GEN_PLD_RD_ERR",
            "bit_range": "11",
            "attr": "RO",
            "reset": "0x0",
            "description": "gen_pld_rd_err\nThis bit indicates that during a DCS read data, the payload FIFO\nbecomes empty and the data sent to the interface is corrupted."
          },
          {
            "name": "GEN_PLD_SEND_ERR",
            "bit_range": "10",
            "attr": "RO",
            "reset": "0x0",
            "description": "gen_pld_send_err\nThis bit indicates that during a Generic interface packet build, the\npayload FIFO becomes empty and corrupt data is sent."
          },
          {
            "name": "GEN_PLD_WR_ERR",
            "bit_range": "9",
            "attr": "RO",
            "reset": "0x0",
            "description": "gen_pld_wr_err\nThis bit indicates that the system tried to write a payload data\nthrough the Generic interface and the FIFO is full. Therefore, the\npayload is not written."
          },
          {
            "name": "GEN_CMD_WR_ERR",
            "bit_range": "8",
            "attr": "RO",
            "reset": "0x0",
            "description": "gen_cmd_wr_err\nThis bit indicates that the system tried to write a command through\nthe Generic interface and the FIFO is full. Therefore, the command\nis not written."
          },
          {
            "name": "DPI_PLD_WR_ERR",
            "bit_range": "7",
            "attr": "RO",
            "reset": "0x0",
            "description": "dpi_pld_wr_err\nThis bit indicates that during a DPI pixel line storage, the payload\nFIFO becomes full and the data stored is corrupted."
          },
          {
            "name": "EOPT_ERR",
            "bit_range": "6",
            "attr": "RO",
            "reset": "0x0",
            "description": "eopt_err\nThis bit indicates that the EoTp packet is not received at the end of\nthe incoming peripheral transmission."
          },
          {
            "name": "PKT_SIZE_ERR",
            "bit_range": "5",
            "attr": "RO",
            "reset": "0x0",
            "description": "pkt_size_err\nThis bit indicates that the packet size error is detected during the\npacket reception"
          },
          {
            "name": "CRC_ERR",
            "bit_range": "4",
            "attr": "RO",
            "reset": "0x0",
            "description": "crc_err\nThis bit indicates that the CRC error is detected in the received\npacket payload."
          },
          {
            "name": "ECC_MULTI_ERR",
            "bit_range": "3",
            "attr": "RO",
            "reset": "0x0",
            "description": "ecc_multi_err\nThis bit indicates that the ECC multiple error is detected in a\nreceived error."
          },
          {
            "name": "ECC_SINGLE_ERR",
            "bit_range": "2",
            "attr": "RO",
            "reset": "0x0",
            "description": "ecc_single_err\nThis bit indicates that the ECC single error is detected and corrected\nin a received packet."
          },
          {
            "name": "TO_LP_RX",
            "bit_range": "1",
            "attr": "RO",
            "reset": "0x0",
            "description": "to_lp_rx\nThis bit indicates that the low-power reception timeout counter\nreached the end and contention is detected."
          },
          {
            "name": "TO_HS_TX",
            "bit_range": "0",
            "attr": "RO",
            "reset": "0x0",
            "description": "to_hs_tx\nThis bit indicates that the high-speed transmission timeout counter\nreached the end and contention is detected."
          }
        ],
        "description": "Interrupt Status Register 1"
      },
      {
        "type": "register",
        "name": "MIPI_DSI_HOST_INT_MSK0",
        "offset": "0x00c4",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:21",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "DPHY_ERRORS_4",
            "bit_range": "20",
            "attr": "RO",
            "reset": "0x0",
            "description": "dphy_errors_4\nThis bit indicates the LP1 contention error ErrContentionLP1 from\nLane 0."
          },
          {
            "name": "DPHY_ERRORS_3",
            "bit_range": "19",
            "attr": "RO",
            "reset": "0x0",
            "description": "dphy_errors_3\nThis bit indicates the LP0 contention error ErrContentionLP0 from\nLane 0."
          },
          {
            "name": "DPHY_ERRORS_2",
            "bit_range": "18",
            "attr": "RO",
            "reset": "0x0",
            "description": "dphy_errors_2\nThis bit indicates the ErrControl error from Lane 0."
          },
          {
            "name": "DPHY_ERRORS_1",
            "bit_range": "17",
            "attr": "RO",
            "reset": "0x0",
            "description": "dphy_errors_1\nThis bit indicates ErrSyncEsc low-power data transmission\nsynchronization error from Lane 0."
          },
          {
            "name": "DPHY_ERRORS_0",
            "bit_range": "16",
            "attr": "RO",
            "reset": "0x0",
            "description": "dphy_errors_0\nThis bit indicates ErrEsc escape entry error from Lane 0."
          },
          {
            "name": "ACK_WITH_ERR_15",
            "bit_range": "15",
            "attr": "RO",
            "reset": "0x0",
            "description": "ack_with_err_15\nThis bit retrieves the DSI protocol violation from the Acknowledge\nerror report."
          },
          {
            "name": "ACK_WITH_ERR_14",
            "bit_range": "14",
            "attr": "RO",
            "reset": "0x0",
            "description": "ack_with_err_14\nThis bit retrieves the reserved (specific to device) from the\nAcknowledge error report."
          },
          {
            "name": "ACK_WITH_ERR_13",
            "bit_range": "13",
            "attr": "RO",
            "reset": "0x0",
            "description": "ack_with_err_13\nThis bit retrieves the invalid transmission length from the\nAcknowledge error report."
          },
          {
            "name": "ACK_WITH_ERR_12",
            "bit_range": "12",
            "attr": "RO",
            "reset": "0x0",
            "description": "ack_with_err_12\nThis bit retrieves the DSI VC ID Invalid from the Acknowledge error\nreport."
          },
          {
            "name": "ACK_WITH_ERR_11",
            "bit_range": "11",
            "attr": "RO",
            "reset": "0x0",
            "description": "ack_with_err_11\nThis bit retrieves the not recognized DSI data type from the\nAcknowledge error report."
          },
          {
            "name": "ACK_WITH_ERR_10",
            "bit_range": "10",
            "attr": "RO",
            "reset": "0x0",
            "description": "ack_with_err_10\nThis bit retrieves the checksum error (long packet only) from the\nAcknowledge error report."
          },
          {
            "name": "ACK_WITH_ERR_9",
            "bit_range": "9",
            "attr": "RO",
            "reset": "0x0",
            "description": "ack_with_err_9\nThis bit retrieves the ECC error, multi-bit (detected, not corrected)\nfrom the Acknowledge error report."
          },
          {
            "name": "ACK_WITH_ERR_8",
            "bit_range": "8",
            "attr": "RO",
            "reset": "0x0",
            "description": "ack_with_err_8\nThis bit retrieves the ECC error, single-bit (detected and corrected)\nfrom the Acknowledge error report."
          },
          {
            "name": "ACK_WITH_ERR_7",
            "bit_range": "7",
            "attr": "RO",
            "reset": "0x0",
            "description": "ack_with_err_7\nThis bit retrieves the reserved (specific to device) from the\nAcknowledge error report."
          },
          {
            "name": "ACK_WITH_ERR_6",
            "bit_range": "6",
            "attr": "RO",
            "reset": "0x0",
            "description": "ack_with_err_6\nThis bit retrieves the False Control error from the Acknowledge\nerror report."
          },
          {
            "name": "ACK_WITH_ERR_5",
            "bit_range": "5",
            "attr": "RO",
            "reset": "0x0",
            "description": "ack_with_err_5\nThis bit retrieves the Peripheral Timeout error from the\nAcknowledge Error report."
          },
          {
            "name": "ACK_WITH_ERR_4",
            "bit_range": "4",
            "attr": "RO",
            "reset": "0x0",
            "description": "ack_with_err_4\nThis bit retrieves the LP Transmit Sync error from the Acknowledge\nerror report."
          },
          {
            "name": "ACK_WITH_ERR_3",
            "bit_range": "3",
            "attr": "RO",
            "reset": "0x0",
            "description": "ack_with_err_3\nThis bit retrieves the Escape Mode Entry Command error from the\nAcknowledge error report."
          },
          {
            "name": "ACK_WITH_ERR_2",
            "bit_range": "2",
            "attr": "RO",
            "reset": "0x0",
            "description": "ack_with_err_2\nThis bit retrieves the EoT Sync error from the Acknowledge error\nreport."
          },
          {
            "name": "ACK_WITH_ERR_1",
            "bit_range": "1",
            "attr": "RO",
            "reset": "0x0",
            "description": "ack_with_err_1\nThis bit retrieves the SoT Sync error from the Acknowledge error\nreport."
          },
          {
            "name": "ACK_WITH_ERR_0",
            "bit_range": "0",
            "attr": "RO",
            "reset": "0x0",
            "description": "ack_with_err_0\nThis bit retrieves the SoT error from the Acknowledge error report."
          }
        ],
        "description": "Masks the Interrupt Generation Triggered by the"
      },
      {
        "type": "register",
        "name": "MIPI_DSI_HOST_INT_MSK1",
        "offset": "0x00c8",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:13",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "GEN_PLD_RECEV_ERR",
            "bit_range": "12",
            "attr": "RO",
            "reset": "0x0",
            "description": "gen_pld_recev_err\nThis bit indicates that during a generic interface packet read back,\nthe payload FIFO becomes full and the received data is corrupted."
          },
          {
            "name": "GEN_PLD_RD_ERR",
            "bit_range": "11",
            "attr": "RO",
            "reset": "0x0",
            "description": "gen_pld_rd_err\nThis bit indicates that during a DCS read data, the payload FIFO\nbecomes empty and the data sent to the interface is corrupted."
          },
          {
            "name": "GEN_PLD_SEND_ERR",
            "bit_range": "10",
            "attr": "RO",
            "reset": "0x0",
            "description": "gen_pld_send_err\nThis bit indicates that during a Generic interface packet build, the\npayload FIFO becomes empty and corrupt data is sent."
          },
          {
            "name": "GEN_PLD_WR_ERR",
            "bit_range": "9",
            "attr": "RO",
            "reset": "0x0",
            "description": "gen_pld_wr_err\nThis bit indicates that the system tried to write a payload data\nthrough the Generic interface and the FIFO is full. Therefore, the\npayload is not written."
          },
          {
            "name": "GEN_CMD_WR_ERR",
            "bit_range": "8",
            "attr": "RO",
            "reset": "0x0",
            "description": "gen_cmd_wr_err\nThis bit indicates that the system tried to write a command through\nthe Generic interface and the FIFO is full. Therefore, the command\nis not written."
          },
          {
            "name": "DPI_PLD_WR_ERR",
            "bit_range": "7",
            "attr": "RO",
            "reset": "0x0",
            "description": "dpi_pld_wr_err\nThis bit indicates that during a DPI pixel line storage, the payload\nFIFO becomes full and the data stored is corrupted."
          },
          {
            "name": "EOPT_ERR",
            "bit_range": "6",
            "attr": "RO",
            "reset": "0x0",
            "description": "eopt_err\nThis bit indicates that the EoTp packet is not received at the end of\nthe incoming peripheral transmission."
          },
          {
            "name": "PKT_SIZE_ERR",
            "bit_range": "5",
            "attr": "RO",
            "reset": "0x0",
            "description": "pkt_size_err\nThis bit indicates that the packet size error is detected during the\npacket reception"
          },
          {
            "name": "CRC_ERR",
            "bit_range": "4",
            "attr": "RO",
            "reset": "0x0",
            "description": "crc_err\nThis bit indicates that the CRC error is detected in the received\npacket payload."
          },
          {
            "name": "ECC_MULTI_ERR",
            "bit_range": "3",
            "attr": "RO",
            "reset": "0x0",
            "description": "ecc_multi_err\nThis bit indicates that the ECC multiple error is detected in a\nreceived error."
          },
          {
            "name": "ECC_SINGLE_ERR",
            "bit_range": "2",
            "attr": "RO",
            "reset": "0x0",
            "description": "ecc_single_err\nThis bit indicates that the ECC single error is detected and corrected\nin a received packet."
          },
          {
            "name": "TO_LP_RX",
            "bit_range": "1",
            "attr": "RO",
            "reset": "0x0",
            "description": "to_lp_rx\nThis bit indicates that the low-power reception timeout counter\nreached the end and contention is detected."
          },
          {
            "name": "TO_HS_TX",
            "bit_range": "0",
            "attr": "RO",
            "reset": "0x0",
            "description": "to_hs_tx\nThis bit indicates that the high-speed transmission timeout counter\nreached the end and contention is detected."
          }
        ],
        "description": "Masks the Interrupt Generation Triggered by the"
      },
      {
        "type": "register",
        "name": "MIPI_DSI_HOST_INT_FORCE0",
        "offset": "0x00d8",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:21",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "DPHY_ERRORS_4",
            "bit_range": "20",
            "attr": "WO",
            "reset": "0x0",
            "description": "dphy_errors_4\nThis bit indicates the LP1 contention error ErrContentionLP1 from\nLane 0."
          },
          {
            "name": "DPHY_ERRORS_3",
            "bit_range": "19",
            "attr": "WO",
            "reset": "0x0",
            "description": "dphy_errors_3\nThis bit indicates the LP0 contention error ErrContentionLP0 from\nLane 0."
          },
          {
            "name": "DPHY_ERRORS_2",
            "bit_range": "18",
            "attr": "WO",
            "reset": "0x0",
            "description": "dphy_errors_2\nThis bit indicates the ErrControl error from Lane 0."
          },
          {
            "name": "DPHY_ERRORS_1",
            "bit_range": "17",
            "attr": "WO",
            "reset": "0x0",
            "description": "dphy_errors_1\nThis bit indicates ErrSyncEsc low-power data transmission\nsynchronization error from Lane 0."
          },
          {
            "name": "DPHY_ERRORS_0",
            "bit_range": "16",
            "attr": "WO",
            "reset": "0x0",
            "description": "dphy_errors_0\nThis bit indicates ErrEsc escape entry error from Lane 0."
          },
          {
            "name": "ACK_WITH_ERR_15",
            "bit_range": "15",
            "attr": "WO",
            "reset": "0x0",
            "description": "ack_with_err_15\nThis bit retrieves the DSI protocol violation from the Acknowledge\nerror report."
          },
          {
            "name": "ACK_WITH_ERR_14",
            "bit_range": "14",
            "attr": "WO",
            "reset": "0x0",
            "description": "ack_with_err_14\nThis bit retrieves the reserved (specific to device) from the\nAcknowledge error report."
          },
          {
            "name": "ACK_WITH_ERR_13",
            "bit_range": "13",
            "attr": "WO",
            "reset": "0x0",
            "description": "ack_with_err_13\nThis bit retrieves the invalid transmission length from the\nAcknowledge error report."
          },
          {
            "name": "ACK_WITH_ERR_12",
            "bit_range": "12",
            "attr": "WO",
            "reset": "0x0",
            "description": "ack_with_err_12\nThis bit retrieves the DSI VC ID Invalid from the Acknowledge error\nreport."
          },
          {
            "name": "ACK_WITH_ERR_11",
            "bit_range": "11",
            "attr": "WO",
            "reset": "0x0",
            "description": "ack_with_err_11\nThis bit retrieves the not recognized DSI data type from the\nAcknowledge error report."
          },
          {
            "name": "ACK_WITH_ERR_10",
            "bit_range": "10",
            "attr": "WO",
            "reset": "0x0",
            "description": "ack_with_err_10\nThis bit retrieves the checksum error (long packet only) from the\nAcknowledge error report."
          },
          {
            "name": "ACK_WITH_ERR_9",
            "bit_range": "9",
            "attr": "WO",
            "reset": "0x0",
            "description": "ack_with_err_9\nThis bit retrieves the ECC error, multi-bit (detected, not corrected)\nfrom the Acknowledge error report."
          },
          {
            "name": "ACK_WITH_ERR_8",
            "bit_range": "8",
            "attr": "WO",
            "reset": "0x0",
            "description": "ack_with_err_8\nThis bit retrieves the ECC error, single-bit (detected and corrected)\nfrom the Acknowledge error report."
          },
          {
            "name": "ACK_WITH_ERR_7",
            "bit_range": "7",
            "attr": "WO",
            "reset": "0x0",
            "description": "ack_with_err_7\nThis bit retrieves the reserved (specific to device) from the\nAcknowledge error report."
          },
          {
            "name": "ACK_WITH_ERR_6",
            "bit_range": "6",
            "attr": "WO",
            "reset": "0x0",
            "description": "ack_with_err_6\nThis bit retrieves the False Control error from the Acknowledge\nerror report."
          },
          {
            "name": "ACK_WITH_ERR_5",
            "bit_range": "5",
            "attr": "WO",
            "reset": "0x0",
            "description": "ack_with_err_5\nThis bit retrieves the Peripheral Timeout error from the\nAcknowledge Error report."
          },
          {
            "name": "ACK_WITH_ERR_4",
            "bit_range": "4",
            "attr": "WO",
            "reset": "0x0",
            "description": "ack_with_err_4\nThis bit retrieves the LP Transmit Sync error from the Acknowledge\nerror report."
          },
          {
            "name": "ACK_WITH_ERR_3",
            "bit_range": "3",
            "attr": "WO",
            "reset": "0x0",
            "description": "ack_with_err_3\nThis bit retrieves the Escape Mode Entry Command error from the\nAcknowledge error report."
          },
          {
            "name": "ACK_WITH_ERR_2",
            "bit_range": "2",
            "attr": "WO",
            "reset": "0x0",
            "description": "ack_with_err_2\nThis bit retrieves the EoT Sync error from the Acknowledge error\nreport."
          },
          {
            "name": "ACK_WITH_ERR_1",
            "bit_range": "1",
            "attr": "WO",
            "reset": "0x0",
            "description": "ack_with_err_1\nThis bit retrieves the SoT Sync error from the Acknowledge error\nreport."
          },
          {
            "name": "ACK_WITH_ERR_0",
            "bit_range": "0",
            "attr": "WO",
            "reset": "0x0",
            "description": "ack_with_err_0\nThis bit retrieves the SoT error from the Acknowledge error report."
          }
        ],
        "description": "Force Interrupt Configuration Register"
      },
      {
        "type": "register",
        "name": "MIPI_DSI_HOST_INT_FORCE1",
        "offset": "0x00dc",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:13",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "GEN_PLD_RECEV_ERR",
            "bit_range": "12",
            "attr": "WO",
            "reset": "0x0",
            "description": "gen_pld_recev_err\nThis bit indicates that during a generic interface packet read back,\nthe payload FIFO becomes full and the received data is corrupted."
          },
          {
            "name": "GEN_PLD_RD_ERR",
            "bit_range": "11",
            "attr": "WO",
            "reset": "0x0",
            "description": "gen_pld_rd_err\nThis bit indicates that during a DCS read data, the payload FIFO\nbecomes empty and the data sent to the interface is corrupted."
          },
          {
            "name": "GEN_PLD_SEND_ERR",
            "bit_range": "10",
            "attr": "WO",
            "reset": "0x0",
            "description": "gen_pld_send_err\nThis bit indicates that during a Generic interface packet build, the\npayload FIFO becomes empty and corrupt data is sent."
          },
          {
            "name": "GEN_PLD_WR_ERR",
            "bit_range": "9",
            "attr": "WO",
            "reset": "0x0",
            "description": "gen_pld_wr_err\nThis bit indicates that the system tried to write a payload data\nthrough the Generic interface and the FIFO is full. Therefore, the\npayload is not written."
          },
          {
            "name": "GEN_CMD_WR_ERR",
            "bit_range": "8",
            "attr": "WO",
            "reset": "0x0",
            "description": "gen_cmd_wr_err\nThis bit indicates that the system tried to write a command through\nthe Generic interface and the FIFO is full. Therefore, the command\nis not written."
          },
          {
            "name": "DPI_PLD_WR_ERR",
            "bit_range": "7",
            "attr": "WO",
            "reset": "0x0",
            "description": "dpi_pld_wr_err\nThis bit indicates that during a DPI pixel line storage, the payload\nFIFO becomes full and the data stored is corrupted."
          },
          {
            "name": "EOPT_ERR",
            "bit_range": "6",
            "attr": "WO",
            "reset": "0x0",
            "description": "eopt_err\nThis bit indicates that the EoTp packet is not received at the end of\nthe incoming peripheral transmission."
          },
          {
            "name": "PKT_SIZE_ERR",
            "bit_range": "5",
            "attr": "WO",
            "reset": "0x0",
            "description": "pkt_size_err\nThis bit indicates that the packet size error is detected during the\npacket reception"
          },
          {
            "name": "CRC_ERR",
            "bit_range": "4",
            "attr": "WO",
            "reset": "0x0",
            "description": "crc_err\nThis bit indicates that the CRC error is detected in the received\npacket payload."
          },
          {
            "name": "ECC_MULTI_ERR",
            "bit_range": "3",
            "attr": "WO",
            "reset": "0x0",
            "description": "ecc_multi_err\nThis bit indicates that the ECC multiple error is detected in a\nreceived error."
          },
          {
            "name": "ECC_SINGLE_ERR",
            "bit_range": "2",
            "attr": "WO",
            "reset": "0x0",
            "description": "ecc_single_err\nThis bit indicates that the ECC single error is detected and corrected\nin a received packet."
          },
          {
            "name": "TO_LP_RX",
            "bit_range": "1",
            "attr": "WO",
            "reset": "0x0",
            "description": "to_lp_rx\nThis bit indicates that the low-power reception timeout counter\nreached the end and contention is detected."
          },
          {
            "name": "TO_HS_TX",
            "bit_range": "0",
            "attr": "WO",
            "reset": "0x0",
            "description": "to_hs_tx\nThis bit indicates that the high-speed transmission timeout counter\nreached the end and contention is detected."
          }
        ],
        "description": "Force Interrupt Configuration Register"
      }
    ],
    "name": "MIPI_DSI_HOST",
    "summary": [
      {
        "name": "MIPI_DSI_HOST_VERSION",
        "offset": "0x0000",
        "size": "W",
        "reset": "0x3133302a",
        "description": "VERSION"
      },
      {
        "name": "MIPI_DSI_HOST_PWR_UP",
        "offset": "0x0004",
        "size": "W",
        "reset": "0x00000000",
        "description": "PWR_UP"
      },
      {
        "name": "MIPI_DSI_HOST_CLKMGR_CFG",
        "offset": "0x0008",
        "size": "W",
        "reset": "0x00000000",
        "description": "Internal Clock Dividers Configuration Register"
      },
      {
        "name": "MIPI_DSI_HOST_DPI_VCID",
        "offset": "0x000c",
        "size": "W",
        "reset": "0x00000000",
        "description": "DPI Virtual Channel ID Register"
      },
      {
        "name": "MIPI_DSI_HOST_DPI_COLOR_CODING",
        "offset": "0x0010",
        "size": "W",
        "reset": "0x00000000",
        "description": "DPI Color Coding Register"
      },
      {
        "name": "MIPI_DSI_HOST_DPI_CFG_POL",
        "offset": "0x0014",
        "size": "W",
        "reset": "0x00000000",
        "description": "DPI Polarity Configuration Register"
      },
      {
        "name": "MIPI_DSI_HOST_DPI_LP_CMD_TIM",
        "offset": "0x0018",
        "size": "W",
        "reset": "0x00000000",
        "description": "Low-Power Command Timing Configuration Register"
      },
      {
        "name": "MIPI_DSI_HOST_PCKHDL_CFG",
        "offset": "0x002c",
        "size": "W",
        "reset": "0x00000000",
        "description": "Packet Handler Configuration Register"
      },
      {
        "name": "MIPI_DSI_HOST_GEN_VCID",
        "offset": "0x0030",
        "size": "W",
        "reset": "0x00000000",
        "description": "Generic Interface Virtual Channel Id Register"
      },
      {
        "name": "MIPI_DSI_HOST_MODE_CFG",
        "offset": "0x0034",
        "size": "W",
        "reset": "0x00000001",
        "description": "Register0000 Abstract"
      },
      {
        "name": "MIPI_DSI_HOST_VID_MODE_CFG",
        "offset": "0x0038",
        "size": "W",
        "reset": "0x00000000",
        "description": "Video Mode Configuration Register"
      },
      {
        "name": "MIPI_DSI_HOST_VID_PKT_SIZE",
        "offset": "0x003c",
        "size": "W",
        "reset": "0x00000000",
        "description": "Video Packet Size Register"
      },
      {
        "name": "MIPI_DSI_HOST_VID_NUM_CHUNKS",
        "offset": "0x0040",
        "size": "W",
        "reset": "0x00000000",
        "description": "Number Of Chunks Register"
      },
      {
        "name": "MIPI_DSI_HOST_VID_NULL_SIZE",
        "offset": "0x0044",
        "size": "W",
        "reset": "0x00000000",
        "description": "Null Packet Size Register"
      },
      {
        "name": "MIPI_DSI_HOST_VID_HSA_TIME",
        "offset": "0x0048",
        "size": "W",
        "reset": "0x00000000",
        "description": "Horizontal Sync Active Time Register"
      },
      {
        "name": "MIPI_DSI_HOST_VID_HBP_TIME",
        "offset": "0x004c",
        "size": "W",
        "reset": "0x00000000",
        "description": "Register0005 Abstract"
      },
      {
        "name": "MIPI_DSI_HOST_VID_HLINE_TIME",
        "offset": "0x0050",
        "size": "W",
        "reset": "0x00000000",
        "description": "Line Time Register"
      },
      {
        "name": "MIPI_DSI_HOST_VID_VSA_LINES",
        "offset": "0x0054",
        "size": "W",
        "reset": "0x00000000",
        "description": "VID_VSA_LINES"
      },
      {
        "name": "MIPI_DSI_HOST_VID_VBP_LINES",
        "offset": "0x0058",
        "size": "W",
        "reset": "0x00000000",
        "description": "Vertical Back Porch Period Register"
      },
      {
        "name": "MIPI_DSI_HOST_VID_VFP_LINES",
        "offset": "0x005c",
        "size": "W",
        "reset": "0x00000000",
        "description": "Vertical Front Porch Period Register"
      },
      {
        "name": "MIPI_DSI_HOST_VID_VACTIVE_LINES",
        "offset": "0x0060",
        "size": "W",
        "reset": "0x00000000",
        "description": "Vertical Resolution Register"
      },
      {
        "name": "MIPI_DSI_HOST_EDPI_CMD_SIZE",
        "offset": "0x0064",
        "size": "W",
        "reset": "0x00000000",
        "description": "eDPI Packet Size Register"
      },
      {
        "name": "MIPI_DSI_HOST_CMD_MODE_CFG",
        "offset": "0x0068",
        "size": "W",
        "reset": "0x00000000",
        "description": "Command Mode Configuration Register"
      },
      {
        "name": "MIPI_DSI_HOST_GEN_HDR",
        "offset": "0x006c",
        "size": "W",
        "reset": "0x00000000",
        "description": "Generic Packet Header Configuration Register"
      },
      {
        "name": "MIPI_DSI_HOST_GEN_PLD_DATA",
        "offset": "0x0070",
        "size": "W",
        "reset": "0x00000000",
        "description": "Generic Payload Data In And Out Register"
      },
      {
        "name": "MIPI_DSI_HOST_CMD_PKT_STATUS",
        "offset": "0x0074",
        "size": "W",
        "reset": "0x00000000",
        "description": "Command Packet Status Register"
      },
      {
        "name": "MIPI_DSI_HOST_TO_CNT_CFG",
        "offset": "0x0078",
        "size": "W",
        "reset": "0x00000000",
        "description": "Timeout Timers Configuration Register"
      },
      {
        "name": "MIPI_DSI_HOST_HS_RD_TO_CNT",
        "offset": "0x007c",
        "size": "W",
        "reset": "0x00000000",
        "description": "Peripheral Response Timeout Definition after Hi"
      },
      {
        "name": "MIPI_DSI_HOST_LP_RD_TO_CNT",
        "offset": "0x0080",
        "size": "W",
        "reset": "0x00000000",
        "description": "Peripheral Response Timeout Definition after Lo"
      },
      {
        "name": "MIPI_DSI_HOST_HS_WR_TO_CNT",
        "offset": "0x0084",
        "size": "W",
        "reset": "0x00000000",
        "description": "Peripheral Response Timeout Definition after Hi"
      },
      {
        "name": "MIPI_DSI_HOST_LP_WR_TO_CNT",
        "offset": "0x0088",
        "size": "W",
        "reset": "0x00000000",
        "description": "Peripheral Response Timeout Definition after Lo"
      },
      {
        "name": "MIPI_DSI_HOST_BTA_TO_CNT",
        "offset": "0x008c",
        "size": "W",
        "reset": "0x00000000",
        "description": "Peripheral Response Timeout Definition after B"
      },
      {
        "name": "MIPI_DSI_HOST_LPCLK_CTRL",
        "offset": "0x0094",
        "size": "W",
        "reset": "0x00000000",
        "description": "Low-power in Clock Lane Register"
      },
      {
        "name": "MIPI_DSI_HOST_PHY_TMR_LPCLK_CFG",
        "offset": "0x0098",
        "size": "W",
        "reset": "0x00000000",
        "description": "D-PHY Timing Configuration for the Clock Lane"
      },
      {
        "name": "MIPI_DSI_HOST_PHY_TMR_CFG",
        "offset": "0x009c",
        "size": "W",
        "reset": "0x00000000",
        "description": "D-PHY Data Lanes Timing Configuration Registe"
      },
      {
        "name": "MIPI_DSI_HOST_PHY_RSTZ",
        "offset": "0x00a0",
        "size": "W",
        "reset": "0x00000000",
        "description": "D-PHY Reset Control Register"
      },
      {
        "name": "MIPI_DSI_HOST_PHY_IF_CFG",
        "offset": "0x00a4",
        "size": "W",
        "reset": "0x00000003",
        "description": "D-PHY Interface Configuration Register"
      },
      {
        "name": "MIPI_DSI_HOST_PHY_ULPS_CTRL",
        "offset": "0x00a8",
        "size": "W",
        "reset": "0x00000000",
        "description": "D-PHY Ultra Low-Power Control Register"
      },
      {
        "name": "MIPI_DSI_HOST_PHY_TX_TRIGGERS",
        "offset": "0x00ac",
        "size": "W",
        "reset": "0x00000000",
        "description": "D-PHY Transmit Triggers Register"
      },
      {
        "name": "MIPI_DSI_HOST_PHY_STATUS",
        "offset": "0x00b0",
        "size": "W",
        "reset": "0x00000000",
        "description": "Register0010 Abstract"
      },
      {
        "name": "MIPI_DSI_HOST_PHY_TST_CTRL0",
        "offset": "0x00b4",
        "size": "W",
        "reset": "0x00000000",
        "description": "D-PHY Test Interface Control 0 Register"
      },
      {
        "name": "MIPI_DSI_HOST_PHY_TST_CTRL1",
        "offset": "0x00b8",
        "size": "W",
        "reset": "0x00000000",
        "description": "D-PHY Test Interface Control 1 Register"
      },
      {
        "name": "MIPI_DSI_HOST_INT_ST0",
        "offset": "0x00bc",
        "size": "W",
        "reset": "0x00000000",
        "description": "Interrupt Status Register 0"
      },
      {
        "name": "MIPI_DSI_HOST_INT_ST1",
        "offset": "0x00c0",
        "size": "W",
        "reset": "0x00000000",
        "description": "Interrupt Status Register 1"
      },
      {
        "name": "MIPI_DSI_HOST_INT_MSK0",
        "offset": "0x00c4",
        "size": "W",
        "reset": "0x00000000",
        "description": "Masks the Interrupt Generation Triggered by the"
      },
      {
        "name": "MIPI_DSI_HOST_INT_MSK1",
        "offset": "0x00c8",
        "size": "W",
        "reset": "0x00000000",
        "description": "Masks the Interrupt Generation Triggered by the"
      },
      {
        "name": "MIPI_DSI_HOST_INT_FORCE0",
        "offset": "0x00d8",
        "size": "W",
        "reset": "0x00000000",
        "description": "Force Interrupt Configuration Register"
      },
      {
        "name": "MIPI_DSI_HOST_INT_FORCE1",
        "offset": "0x00dc",
        "size": "W",
        "reset": "0x00000000",
        "description": "Force Interrupt Configuration Register"
      }
    ]
  },
  {
    "type": "group",
    "registers": [
      {
        "type": "register",
        "name": "RKVDEC_SWREG0_ID",
        "offset": "0x0000",
        "size": "W",
        "reset": "0x68761f00",
        "bit_ranges": [
          {
            "name": "PROD_NUM",
            "bit_range": "31:16",
            "attr": "RO",
            "reset": "0x6876",
            "description": "product number\nThe ascii code of \"hv\", which is 0x6876"
          },
          {
            "name": "RESERVED",
            "bit_range": "15",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "CODEC_FLAG",
            "bit_range": "14",
            "attr": "RO",
            "reset": "0x0",
            "description": "codec flag\n0: only dec\n1: dec + enc"
          },
          {
            "name": "RESERVED",
            "bit_range": "13",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "PROFILE",
            "bit_range": "12",
            "attr": "RW",
            "reset": "0x1",
            "description": "hevc profile\n0: Main\n1: Main10"
          },
          {
            "name": "DEC_SUPPORT",
            "bit_range": "11:9",
            "attr": "RO",
            "reset": "0x7",
            "description": "dec support bits\nbit0: HEVC support or not, when it is 1'b1, support\nbit1: H264 support or not\nbit2: VP9 support or not"
          },
          {
            "name": "LEVEL",
            "bit_range": "8",
            "attr": "RO",
            "reset": "0x1",
            "description": "level\n0: FHD\n1: UHD"
          },
          {
            "name": "MINOR_VER",
            "bit_range": "7:0",
            "attr": "RO",
            "reset": "0x00",
            "description": "minor version\nminor version"
          }
        ],
        "description": "ID register (read only)"
      },
      {
        "type": "register",
        "name": "RKVDEC_SWREG1_INT",
        "offset": "0x0004",
        "size": "W",
        "reset": "0x00000022",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:23",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "SW_SOFTRESET_RDY",
            "bit_range": "22",
            "attr": "RW",
            "reset": "0x0",
            "description": "when it is 1'b1, it says that softreset has been done"
          },
          {
            "name": "RESERVED",
            "bit_range": "21",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "SW_SOFTRST_EN_P",
            "bit_range": "20",
            "attr": "RW",
            "reset": "0x0",
            "description": "softreset enable\nsoftreset enable signal\nwrite 1 to soft reset, write 0 invalid\npuls register"
          },
          {
            "name": "SW_H264ORVP9_ERROR_MODE",
            "bit_range": "19",
            "attr": "RW",
            "reset": "0x0",
            "description": "h264 or vp9 error mode\nfor VP9:\n1'b0: when there is any stream or colmv error, the hardware will\nstop the decode and reset itself\n1'b1: when there is any stream or colmv error, the hardware will\nstill decode the next slice\nit is recommend that when vp9 , it is configed to 1'b0\nfor H264:\n1'b0: when there is any stream , the hardware will stop the decoder\nand reset itself\n1'b1: when there is any stream error,  the hardware will wait the\nend signal of deblocking and then reset itself"
          },
          {
            "name": "SW_CABU_END_STA",
            "bit_range": "18",
            "attr": "RW",
            "reset": "0x0",
            "description": "cabac decode end status\nhevc: cabac decode end status\nh264& vp9 : streamd decode status"
          },
          {
            "name": "SW_COLMV_REF_ERROR_STA",
            "bit_range": "17",
            "attr": "RW",
            "reset": "0x0",
            "description": "colmv ref error status\ncolmv ref error status\nhevc&vp9: when it is 1'b1, it means that inter module read the\ninvalid dpb frame\nIt will self reset the hardware\nh264: when it is 1'b1, it means that inter module read the invalid\ndpb frame. when sw_h264_error_mode is 1'b0, it will self reset the\nhardware, otherwise it will not"
          },
          {
            "name": "SW_BUF_EMPTY_STA",
            "bit_range": "16",
            "attr": "RW",
            "reset": "0x0",
            "description": "buffer empty sta\nbuffer empty status, only when sw_buf_empty_en is 1'b1 , this bit\nis valid, now is for no valid"
          },
          {
            "name": "SW_DEC_TIMEOUT_STA",
            "bit_range": "15",
            "attr": "RW",
            "reset": "0x0",
            "description": "decoder timeout interrupt status\nWhen high the decoder has been idling for too long. it will self reset\nthe hardware\nonly when sw_dec_timeout_e is 1'b1, this bit is valid"
          },
          {
            "name": "SW_DEC_ERROR_STA",
            "bit_range": "14",
            "attr": "RW",
            "reset": "0x0",
            "description": "status bit of input stream error\nhevc & vp9:when high, an error is found in input data stream\ndecoding. It will self reset the hardware.\nh264: when high, an error is found in input data stream\ndecoding.when sw_h264_error_mode is 1'b0, it will self reset the\nhardware, otherwise it will not"
          },
          {
            "name": "SW_DEC_BUS_STA",
            "bit_range": "13",
            "attr": "RW",
            "reset": "0x0",
            "description": "bus error  status\nWhen this bit is high, there is error on the axi bus, it will self reset\nhardware"
          },
          {
            "name": "SW_DEC_RDY_STA",
            "bit_range": "12",
            "attr": "RW",
            "reset": "0x0",
            "description": "decoder ready status\nwhen this bit is high, decoder has decoded a picture( the loop filter\nmodule send out a frame rdy)"
          },
          {
            "name": "RESERVED",
            "bit_range": "11",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "SW_DEC_E_REWRITE_VALID",
            "bit_range": "10",
            "attr": "WO",
            "reset": "0x0",
            "description": "sw_de_e rewrite valid signal\nsw_dec_e rewrite valid signal\nmaybe for only when buffer empty, restart the decoder use"
          },
          {
            "name": "SW_DEC_IRQ_RAW",
            "bit_range": "9",
            "attr": "RW",
            "reset": "0x0",
            "description": "the raw status of sw_dec_irq\nthe raw status of sw_dec_irq,SW should reset this bit after\ninterrupt is handled"
          },
          {
            "name": "SW_DEC_IRQ",
            "bit_range": "8",
            "attr": "RO",
            "reset": "0x0",
            "description": "decoder IRQ\nwhen high,  decoder requests an interrrupt.\nsw_dec_irq = sw_dec_irq_raw && (sw_dec_irq_dis == 1'b0)"
          },
          {
            "name": "SW_STMERROR_WAITDECFIFO_EMPTY",
            "bit_range": "7",
            "attr": "RW",
            "reset": "0x0",
            "description": "whether the stream error process wait the decfifo empty\nwhen it is 1'b0, the stream error process will no wait the ca2decfifo\nempty\nwhen it is 1'b1, the stream error process will wait the ca2decfifo\nempty\nwhen sw_dec_mode is HEVC and VP9, it always take effect; when\nsw_dec_mode is H264, it only take effect when\nsw_h264_error_mode is 1'b0"
          },
          {
            "name": "SW_BUF_EMPTY_EN",
            "bit_range": "6",
            "attr": "RW",
            "reset": "0x0",
            "description": "buffer empty int enable\nbuffer empty interrupt enable, now is for no use"
          },
          {
            "name": "SW_DEC_TIMEOUT_E",
            "bit_range": "5",
            "attr": "RW",
            "reset": "0x1",
            "description": "Timeout interrupt enable\nIf enabled HW may return timeout interrupt in case HW gets\nstucked while decoding picture."
          },
          {
            "name": "SW_DEC_IRQ_DIS",
            "bit_range": "4",
            "attr": "RW",
            "reset": "0x0",
            "description": "decoder IRQ disable\nWhen hight, there are no interrupts concerning decoder from HW.\nPolling must be  used to see the interrupt status"
          },
          {
            "name": "SW_TIMEOUT_MODE",
            "bit_range": "3",
            "attr": "RW",
            "reset": "0x0",
            "description": "time out mode\ntimeout mode select\n1'b0:  TIMEOUT_CYCLES is 241'b1\n1'b1:  TIMEOUT_CYCLES is 181'b1"
          },
          {
            "name": "RESERVED",
            "bit_range": "2",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "SW_DEC_CLKGATE_E",
            "bit_range": "1",
            "attr": "RW",
            "reset": "0x1",
            "description": "decoder dynamic clock gating enable\n0 = clock is running for all structures\n1 = clock is gated for decoder structures that are not used"
          },
          {
            "name": "SW_DEC_E",
            "bit_range": "0",
            "attr": "RW",
            "reset": "0x0",
            "description": "decoder enable\nDecoder enable. Setting this bit high will start the decoding\noperation. HW will reset this when the picture is decoded ready or\nbus error or time out interrupt is given for all decode format.\nHW will reset this when picture is processed stream error for vp9 &\nhevc & (h264 when sw_h264_error_mode is 1'b0)"
          }
        ],
        "description": "interrupt and decoder enable register"
      },
      {
        "type": "register",
        "name": "RKVDEC_SWREG2_SYSCTRL",
        "offset": "0x0008",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:29",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "SW_H264_FRAME_ORSLICE",
            "bit_range": "28",
            "attr": "RW",
            "reset": "0x0",
            "description": "h264 frame or slice\nfor H264 use\n1'b0: frame\n1'b1: slice\nwhen sw_h264_streamd_mode is 1'b0, this register is valid"
          },
          {
            "name": "SW_H264_FIRSTSLICE_FLAG",
            "bit_range": "27",
            "attr": "RW",
            "reset": "0x0",
            "description": "firstslice flag\n1'b1: first packet in the frame, for h264 decode to read rps/pps\ndata\nbecause the first_mb_in_slice may be wrong, so need this syntax"
          },
          {
            "name": "SW_H264_STREAM_LASTPACKET",
            "bit_range": "26",
            "attr": "RW",
            "reset": "0x0",
            "description": "stream last packet flag\nwhen sw_h264_stream_mode is 1'b1\nsw_h264_stream_lastpacket 1'b0: this packet is not the last packet\nof frame\n1'b1: the packet is the last packet of frame"
          },
          {
            "name": "SW_H264_STREAM_MODE",
            "bit_range": "25",
            "attr": "RW",
            "reset": "0x0",
            "description": "h264 stream mode\n1'b0: stream packet is slice by slice or frame by frame, should use\nsw_h264_frame_orslice\n1'b1: stream packet is random, should use sw_h264_stream_last"
          },
          {
            "name": "SW_H264_RPS_MODE",
            "bit_range": "24",
            "attr": "RW",
            "reset": "0x0",
            "description": "h264 rps mode\n1'b0: hardware parse rps mode\n1'b1: software parse rps mode"
          },
          {
            "name": "RESERVED",
            "bit_range": "23:22",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "SW_DEC_MODE",
            "bit_range": "21:20",
            "attr": "RW",
            "reset": "0x0",
            "description": "dec mode\n2'd0: hevc\n2'd1: h264\n2'd2: vp9"
          },
          {
            "name": "RESERVED",
            "bit_range": "19",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "SW_STRM_START_BIT",
            "bit_range": "18:12",
            "attr": "RW",
            "reset": "0x00",
            "description": "exact bit of stream start\nexact bit of streamd start word where decoding can be started\n(asosiates with sw_str_rlc_base)"
          },
          {
            "name": "SW_RLC_MODE",
            "bit_range": "11",
            "attr": "RW",
            "reset": "0x0",
            "description": "rlc mode enable\n0 = HW decodes video from bit stream\n1 = HW decodes video from RLC input data"
          },
          {
            "name": "SW_RLC_MODE_DIRECT_WRITE",
            "bit_range": "10",
            "attr": "RW",
            "reset": "0x0",
            "description": "cabac decode output direct write\ncabac decode output direct write enable\nwhen this bit is enable , all the module other than cabac and busifd\nare not work"
          },
          {
            "name": "RESERVED",
            "bit_range": "9",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "SW_OUT_CBCR_SWAP",
            "bit_range": "8",
            "attr": "RW",
            "reset": "0x0",
            "description": "output cbcr swap\n1'b0:  cb(u) is in the lower address, cr(v) is in the higher address\n1'b1:  cb(u) is in the higher address,cr(v) is in the lower address\nsw_in_cbcr_swap is the same with sw_out_cbcr_swap"
          },
          {
            "name": "SW_OUT_SWAP32_E",
            "bit_range": "7",
            "attr": "RW",
            "reset": "0x0",
            "description": "decoder output data and dpb input data 32bit swap\nmay be used for 64 or 128 bit environment\n0 = no swapping of 32 bit words\n1 = 32 bit data words are swapped"
          },
          {
            "name": "SW_OUT_ENDIAN",
            "bit_range": "6",
            "attr": "RW",
            "reset": "0x0",
            "description": "dec output data and colmv , dpb data and colmv input endian\n0 = little endian\n1 = big endian\nfor litter enadian , a data 0x12345678, 0x78 is stored in lower\naddress, 0x12 is stored in higher address"
          },
          {
            "name": "SW_STR_SWAP64_E",
            "bit_range": "5",
            "attr": "RW",
            "reset": "0x0",
            "description": "stream 64bit data swap\nmay be used for 128 bit environment\n0 = no swapping of 64 bit words\n1 = 64 bit data words are swapped"
          },
          {
            "name": "SW_STR_SWAP32_E",
            "bit_range": "4",
            "attr": "RW",
            "reset": "0x0",
            "description": "stream  32bit data swap\nmay be used for 64 or 128 bit environment\n0 = no swapping of 32 bit words\n1 = 32 bit data words are swapped"
          },
          {
            "name": "SW_STR_ENDIAN",
            "bit_range": "3",
            "attr": "RW",
            "reset": "0x0",
            "description": "stream data input endian mode\n0 = little endian\n1 = big endian\nfor litter enadian , a data 0x12345678, 0x78 is stored in lower\naddress, 0x12 is stored in higher address"
          },
          {
            "name": "SW_IN_SWAP64_E",
            "bit_range": "2",
            "attr": "RW",
            "reset": "0x0",
            "description": "input 64bit data swap for other than stream and dpb data\nmay be used for 128 bit environment\n0 = no swapping of 64 bit words\n1 = 64 bit data words are swapped"
          },
          {
            "name": "SW_IN_SWAP32_E",
            "bit_range": "1",
            "attr": "RW",
            "reset": "0x0",
            "description": "input 32bit data swap for other than stream and dpb data\nmay be used for 64 or 128 bit environment\n0 = no swapping of 32 bit words\n1 = 32 bit data words are swapped"
          },
          {
            "name": "SW_IN_ENDIAN",
            "bit_range": "0",
            "attr": "RW",
            "reset": "0x0",
            "description": "decoder input endian mode for other than stream and dpb data\n0 = little endian\n1 = big endian\nfor litter enadian , a data 0x12345678, 0x78 is stored in lower\naddress, 0x12 is stored in higher address"
          }
        ],
        "description": "Data input and output endian setting and sys ctrl"
      },
      {
        "type": "register",
        "name": "RKVDEC_SWREG3_PICPAR",
        "offset": "0x000c",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "SW_SLICE_NUM_LOWBITS",
            "bit_range": "31:21",
            "attr": "RW",
            "reset": "0x000",
            "description": "slice number in a frame\nhevc:slice number in a frame (0~199, when it is 0, it real means 1\nslice in a frame)\njust only used for rps read.\n2013.11.27 change the meaning from count from 1, so it will be in\n1~200\n2013.11.30 sw_slice_num max value is change to 600, so\nsw_slice_num expand to 10bit\nh264:slice number in a frame (0~4095, when it is 1, it real means\n1 slice in a frame), for H264, it means sw_slice_num_lowbits\nvp9: no use"
          },
          {
            "name": "SW_UV_HOR_VIRSTRIDE",
            "bit_range": "20:12",
            "attr": "RW",
            "reset": "0x000",
            "description": "uv horizontal virstride\npicture horizontal virtual stride (the unit is 128bit)\nthe max is (4096x1.5 + 128) /16 = 0x188\nsuggest this register to config to even for advance ddr performance"
          },
          {
            "name": "SW_SLICE_NUM_HIGHBIT",
            "bit_range": "11",
            "attr": "RW",
            "reset": "0x0",
            "description": "the highest bit of sw_slice_num\nthe highest bit of sw_slice_num"
          },
          {
            "name": "RESERVED",
            "bit_range": "10:9",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "SW_Y_HOR_VIRSTRIDE",
            "bit_range": "8:0",
            "attr": "RW",
            "reset": "0x000",
            "description": "picture horizontal virtual stride\npicture horizontal virtual stride (the unit is 128bit)\nthe max is (4096x1.5 + 128) /16 = 0x188\nsuggest this register to config to even for advance ddr performance"
          }
        ],
        "description": "picture parameters"
      },
      {
        "type": "register",
        "name": "RKVDEC_SWREG4_STRM_RLC_BASE",
        "offset": "0x0010",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "SW_STRM_RLC_BASE",
            "bit_range": "31:4",
            "attr": "RW",
            "reset": "0x0000000",
            "description": "the stream or rlc data base address\nwhen swreg2.sw_rlc_mode =1, it is base address for rlc data\nwhen swreg2.sw_rlc_mode =0, it is base address for stream , after\na frame is decoded ready or error (stream error , time out , bus\nerror) , it is the last address of the stream\nthe address should 128bit align"
          },
          {
            "name": "RESERVED",
            "bit_range": "3:0",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          }
        ],
        "description": "the stream or rlc data base address"
      },
      {
        "type": "register",
        "name": "RKVDEC_SWREG5_STREAM_RLC_LEN",
        "offset": "0x0014",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:27",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "SW_STREAM_LEN",
            "bit_range": "26:0",
            "attr": "RW",
            "reset": "0x0000000",
            "description": "amount of stream (unit is 8bit)  in the input buffer\namount of stream 8bits in the input buffer\nthe max of sw_stream_len : 4096x2304x1.5x1.5 = 0x1440000\n128bits unit: 0x1440000/16 = 0x144000\nit is count from 0\n2013.10.15 change to 23bit for zty's suggestion\n2013.10.28, amount of stream data bytes in input buffer.\nit is count from 1, change to 27bits"
          }
        ],
        "description": "amount of stream bytes or rlc data byte in the input buffer or the"
      },
      {
        "type": "register",
        "name": "RKVDEC_SWREG6_CABACTBL_PROB_BASE",
        "offset": "0x0018",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "SW_CABACTBL_BASE",
            "bit_range": "31:4",
            "attr": "RW",
            "reset": "0x0000000",
            "description": "the base address of cabac table\nthe base address of cabac table\nthe address should 128bit align"
          },
          {
            "name": "RESERVED",
            "bit_range": "3:0",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          }
        ],
        "description": "the base address of cabac table"
      },
      {
        "type": "register",
        "name": "RKVDEC_SWREG7_DECOUT_BASE",
        "offset": "0x001c",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "SW_DECOUT_BASE",
            "bit_range": "31:4",
            "attr": "RW",
            "reset": "0x0000000",
            "description": "base address of decoder output picture addr\nbase address of decoder output picture\nthe address should be 128bit align\nin H264 decode format, the top field and bottom field are the same\naddr"
          },
          {
            "name": "RESERVED",
            "bit_range": "3:0",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          }
        ],
        "description": "base address of decoder output picture base address"
      },
      {
        "type": "register",
        "name": "RKVDEC_SWREG8_Y_VIRSTRIDE",
        "offset": "0x0020",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:20",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "SW_Y_VIRSTRIDE",
            "bit_range": "19:0",
            "attr": "RW",
            "reset": "0x00000",
            "description": "the output picture y  virtual stride\nthe output picture y virtual stride (the unit is 128bit)\nthe max: (4096x1.5 +128) x 2304 = 0xdc8000\nwe can know the sw_uvout_base = sw_decout_base +\n(sw_y_virstride <<4)"
          }
        ],
        "description": "the ouput picture y virtual stride"
      },
      {
        "type": "register",
        "name": "RKVDEC_SWREG9_YUV_VIRSTRIDE",
        "offset": "0x0024",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:21",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "SW_YUV_VIRSTRIDE",
            "bit_range": "20:0",
            "attr": "RW",
            "reset": "0x000000",
            "description": "the ouput picture yuv virtual stride\nthe output picture yuv virtual stride (the unit is 128bit)\nthe max : (4096x1.5 +128) x 2304 x1.5 = 0x14ac000\nwe can know the sw_mvout_base = sw_decout_base +\n(sw_yuv_virstride <<4)\nfor yuv422: 4096x2304x2x1.25= 0x1680000"
          }
        ],
        "description": "the ouput picture yuv virtual stride"
      },
      {
        "type": "register",
        "name": "RKVDEC_SWREG10_HEVC_REFER0_BASE",
        "offset": "0x0028",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "SW_REFER0_BASE",
            "bit_range": "31:4",
            "attr": "RW",
            "reset": "0x0000000",
            "description": "base address for reference picture index0\nbase address for reference picture index 0 (the address should be\n128bit align)"
          },
          {
            "name": "SW_REF_VALID_0_3",
            "bit_range": "3:0",
            "attr": "RW",
            "reset": "0x0",
            "description": "valid flag for picture index 0 ~3\nvalid flag for picture index 0 ~3"
          }
        ],
        "description": "base address for reference picture index 0"
      },
      {
        "type": "register",
        "name": "RKVDEC_SWREG10_H264_REFER0_BASE",
        "offset": "0x0028",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "SW_REFER0_BASE",
            "bit_range": "31:4",
            "attr": "RW",
            "reset": "0x0000000",
            "description": "base address for reference picture index0\nbase address for reference picture index0 (the address should be\n128bit align)"
          },
          {
            "name": "SW_REF0_COLMV_USE_FLAG",
            "bit_range": "3",
            "attr": "RW",
            "reset": "0x0",
            "description": "ref0 colmv use flag\nref0 colmv use flag"
          },
          {
            "name": "SW_REF0_BOTFIELD_USED",
            "bit_range": "2",
            "attr": "RW",
            "reset": "0x0",
            "description": "bottom field is used\nbottom field is used\nthe same meaning with ref_valid"
          },
          {
            "name": "SW_REF0_TOPFIELD_USED",
            "bit_range": "1",
            "attr": "RW",
            "reset": "0x0",
            "description": "top field is used\ntop field is used\nthe same meaning with ref_valid"
          },
          {
            "name": "SW_REF0_FIELD",
            "bit_range": "0",
            "attr": "RW",
            "reset": "0x0",
            "description": "reference 0 picture field flag\n1'b0: frame\n1'b1: field"
          }
        ],
        "description": "base address for reference picture index 0"
      },
      {
        "type": "register",
        "name": "RKVDEC_SWREG10_VP9_CPRHEADER_OFFSET",
        "offset": "0x0028",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:16",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "SW_VP9_CPRHEADER_OFFSET",
            "bit_range": "15:0",
            "attr": "RW",
            "reset": "0x0000",
            "description": "vp9 compressed header offset\nvp9 compressed header offset, at most 2000 probs, 10bit per prob,\n20000 bit at most\nnow is for no use, because it can read from the last syntax of the\nuncompressed header"
          }
        ],
        "description": "vp9 compressed header offset"
      },
      {
        "type": "register",
        "name": "RKVDEC_SWREG11_HEVC_REFER1_BASE",
        "offset": "0x002c",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "SW_REFER1_BASE",
            "bit_range": "31:4",
            "attr": "RW",
            "reset": "0x0000000",
            "description": "base address for reference picture index 1\nbase address for reference picture index 1 (the address should be\n128bit align)"
          },
          {
            "name": "SW_REF_VALID_4_7",
            "bit_range": "3:0",
            "attr": "RW",
            "reset": "0x0",
            "description": "valid flag for picture index 4 ~7\nvalid flag for picture index 4 ~7"
          }
        ],
        "description": "base address for reference picture index 1"
      },
      {
        "type": "register",
        "name": "RKVDEC_SWREG11_H264_REFER1_BASE",
        "offset": "0x002c",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "SW_REFER1_BASE",
            "bit_range": "31:4",
            "attr": "RW",
            "reset": "0x0000000",
            "description": "base address for reference picture index1\nbase address for reference picture index1 (the address should be\n128bit align)"
          },
          {
            "name": "SW_REF1_COLMV_USE_FLAG",
            "bit_range": "3",
            "attr": "RW",
            "reset": "0x0",
            "description": "sw_ref1_colmv_use_flag\nsw_ref1_colmv_use_flag"
          },
          {
            "name": "SW_REF1_BOTFIELD_USED",
            "bit_range": "2",
            "attr": "RW",
            "reset": "0x0",
            "description": "ref1 bottom field is used\nref1 bottom field is used"
          },
          {
            "name": "SW_REF1_TOPFIELD_USED",
            "bit_range": "1",
            "attr": "RW",
            "reset": "0x0",
            "description": "ref1 topfield is used\nref1 topfield is used"
          },
          {
            "name": "SW_REF1_FIELD",
            "bit_range": "0",
            "attr": "RW",
            "reset": "0x0",
            "description": "reference 1 picture field flag\n1'b0: frame\n1'b1: field"
          }
        ],
        "description": "base address for reference picture index 1"
      },
      {
        "type": "register",
        "name": "RKVDEC_SWREG11_VP9_REFERLAST_BASE",
        "offset": "0x002c",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "SW_VP9LAST_BASE",
            "bit_range": "31:4",
            "attr": "RW",
            "reset": "0x0000000",
            "description": "base address for last frame\nbase address for last (the address should be 128bit align)"
          },
          {
            "name": "RESERVED",
            "bit_range": "3:0",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          }
        ],
        "description": "base address for last frame"
      },
      {
        "type": "register",
        "name": "RKVDEC_SWREG12_HEVC_REFER2_BASE",
        "offset": "0x0030",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "SW_REFER2_BASE",
            "bit_range": "31:4",
            "attr": "RW",
            "reset": "0x0000000",
            "description": "base address for reference picture index 2\nbase address for reference picture index 2 (the address should be\n128bit align)"
          },
          {
            "name": "SW_REF_VALID_8_11",
            "bit_range": "3:0",
            "attr": "RW",
            "reset": "0x0",
            "description": "valid flag for picture index 8~11\nvalid flag for picture index 8~11"
          }
        ],
        "description": "base address for reference picture index 2"
      },
      {
        "type": "register",
        "name": "RKVDEC_SWREG12_H264_REFER2_BASE",
        "offset": "0x0030",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "SW_REFER2_BASE",
            "bit_range": "31:4",
            "attr": "RW",
            "reset": "0x0000000",
            "description": "base address for reference picture index2\nbase address for reference picture index2\n(the address should be 128bit align)"
          },
          {
            "name": "SW_REF2_COLMV_USE_FLAG",
            "bit_range": "3",
            "attr": "RW",
            "reset": "0x0",
            "description": "sw_ref2_colmv_use_flag\nsw_ref2_colmv_use_flag"
          },
          {
            "name": "SW_REF2_BOTFIELD_USED",
            "bit_range": "2",
            "attr": "RW",
            "reset": "0x0",
            "description": "ref2 bottom field is used\nref2 bottom field is used"
          },
          {
            "name": "SW_REF2_TOPFIELD_USED",
            "bit_range": "1",
            "attr": "RW",
            "reset": "0x0",
            "description": "ref2 topfield is used\nref2 topfield is used"
          },
          {
            "name": "SW_REF2_FIELD",
            "bit_range": "0",
            "attr": "RW",
            "reset": "0x0",
            "description": "reference 2 picture field flag\n1'b0: frame\n1'b1: field"
          }
        ],
        "description": "base address for reference picture index 2"
      },
      {
        "type": "register",
        "name": "RKVDEC_SWREG12_VP9_REFERGOLDEN_BASE",
        "offset": "0x0030",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "SW_VP9GOLDEN_BASE",
            "bit_range": "31:4",
            "attr": "RW",
            "reset": "0x0000000",
            "description": "base address for golden frame\nbase address for golden (the address should be 128bit align)"
          },
          {
            "name": "RESERVED",
            "bit_range": "3:0",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          }
        ],
        "description": "base address for golden frame"
      },
      {
        "type": "register",
        "name": "RKVDEC_SWREG13_HEVC_REFER3_BASE",
        "offset": "0x0034",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "SW_REFER3_BASE",
            "bit_range": "31:4",
            "attr": "RW",
            "reset": "0x0000000",
            "description": "base address for reference picture index 3\nbase address for reference picture index 3 (the address should be\n128bit align)"
          },
          {
            "name": "RESERVED",
            "bit_range": "3",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "SW_REF_VALID_12_14",
            "bit_range": "2:0",
            "attr": "RW",
            "reset": "0x0",
            "description": "valid flag for picture index 12~14\nvalid flag for picture index 12~14"
          }
        ],
        "description": "base address for reference picture index 3"
      },
      {
        "type": "register",
        "name": "RKVDEC_SWREG13_H264_REFER3_BASE",
        "offset": "0x0034",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "SW_REFER3_BASE",
            "bit_range": "31:4",
            "attr": "RW",
            "reset": "0x0000000",
            "description": "base address for reference picture index3\nbase address for reference picture index3\n(the address should be 128bit align)"
          },
          {
            "name": "SW_REF3_COLMV_USE_FLAG",
            "bit_range": "3",
            "attr": "RW",
            "reset": "0x0",
            "description": "sw_ref3_colmv_use_flag\nsw_ref3_colmv_use_flag"
          },
          {
            "name": "SW_REF3_BOTFIELD_USED",
            "bit_range": "2",
            "attr": "RW",
            "reset": "0x0",
            "description": "ref3 bottom field is used\nref3 bottom field is used"
          },
          {
            "name": "SW_REF3_TOPFIELD_USED",
            "bit_range": "1",
            "attr": "RW",
            "reset": "0x0",
            "description": "ref3 topfield is used\nref3 topfield is used"
          },
          {
            "name": "SW_REF3_FIELD",
            "bit_range": "0",
            "attr": "RW",
            "reset": "0x0",
            "description": "reference 3 picture field flag\n1'b0: frame\n1'b1: field"
          }
        ],
        "description": "base address for reference picture index 3"
      },
      {
        "type": "register",
        "name": "RKVDEC_SWREG13_VP9_REFERALFTER_BASE",
        "offset": "0x0034",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "SW_VP9ALFTER_BASE",
            "bit_range": "31:4",
            "attr": "RW",
            "reset": "0x0000000",
            "description": "base address for alfter frame\nbase address for alfter (the address should be 128bit align)"
          },
          {
            "name": "RESERVED",
            "bit_range": "3:0",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          }
        ],
        "description": "base address for referalfter frame"
      },
      {
        "type": "register",
        "name": "RKVDEC_SWREG14_HEVC_REFER4_BASE",
        "offset": "0x0038",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "SW_REFER4_BASE",
            "bit_range": "31:4",
            "attr": "RW",
            "reset": "0x0000000",
            "description": "base address for reference picture index 4\nbase address for reference picture index 4(the address should be\n128bit align)"
          },
          {
            "name": "RESERVED",
            "bit_range": "3:0",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          }
        ],
        "description": "base address for reference picture index 4"
      },
      {
        "type": "register",
        "name": "RKVDEC_SWREG14_H264_REFER4_BASE",
        "offset": "0x0038",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "SW_REFER4_BASE",
            "bit_range": "31:4",
            "attr": "RW",
            "reset": "0x0000000",
            "description": "base address for reference picture index4\nbase address for reference picture index4\n(the address should be 128bit align)"
          },
          {
            "name": "SW_REF4_COLMV_USE_FLAG",
            "bit_range": "3",
            "attr": "RW",
            "reset": "0x0",
            "description": "sw_ref4_colmv_use_flag\nsw_ref4_colmv_use_flag"
          },
          {
            "name": "SW_REF4_BOTFIELD_USED",
            "bit_range": "2",
            "attr": "RW",
            "reset": "0x0",
            "description": "ref4 bottom field is used\nref4 bottom field is used"
          },
          {
            "name": "SW_REF4_TOPFIELD_USED",
            "bit_range": "1",
            "attr": "RW",
            "reset": "0x0",
            "description": "ref4 topfield is used\nref4 topfield is used"
          },
          {
            "name": "SW_REF4_FIELD",
            "bit_range": "0",
            "attr": "RW",
            "reset": "0x0",
            "description": "reference 4 picture field flag\n1'b0: frame\n1'b1: field"
          }
        ],
        "description": "base address for reference picture index 4"
      },
      {
        "type": "register",
        "name": "RKVDEC_SWREG14_VP9COUNT_BASE",
        "offset": "0x0038",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "SW_VP9COUNT_BASE",
            "bit_range": "31:3",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "vp9 count base addr\nvp9 count base addr"
          },
          {
            "name": "RESERVED",
            "bit_range": "2:0",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          }
        ],
        "description": "vp9 count base addr"
      },
      {
        "type": "register",
        "name": "RKVDEC_SWREG15_H264_REFER5_BASE",
        "offset": "0x003c",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "SW_REFER5_BASE",
            "bit_range": "31:4",
            "attr": "RW",
            "reset": "0x0000000",
            "description": "base address for reference picture index5\nbase address for reference picture index5\n(the address should be 128bit align)"
          },
          {
            "name": "SW_REF5_COLMV_USE_FLAG",
            "bit_range": "3",
            "attr": "RW",
            "reset": "0x0",
            "description": "sw_ref5_colmv_use_flag\nsw_ref5_colmv_use_flag"
          },
          {
            "name": "SW_REF5_BOTFIELD_USED",
            "bit_range": "2",
            "attr": "RW",
            "reset": "0x0",
            "description": "ref5 bottom field is used\nref5 bottom field is used"
          },
          {
            "name": "SW_REF5_TOPFIELD_USED",
            "bit_range": "1",
            "attr": "RW",
            "reset": "0x0",
            "description": "ref5 topfield is used\nref5 topfield is used"
          },
          {
            "name": "SW_REF5_FIELD",
            "bit_range": "0",
            "attr": "RW",
            "reset": "0x0",
            "description": "reference 5 picture field flag\n1'b0: frame\n1'b1: field"
          }
        ],
        "description": "base address for reference picture index 5"
      },
      {
        "type": "register",
        "name": "RKVDEC_SWREG15_VP9_SEGIDLAST_BASE",
        "offset": "0x003c",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "SW_VP9SEGIDLAST_BASE",
            "bit_range": "31:4",
            "attr": "RW",
            "reset": "0x0000000",
            "description": "base address for vp9 last frame segment id\nbase address for vp9 last frame segment id (the address should be\n128bit align)"
          },
          {
            "name": "RESERVED",
            "bit_range": "3:0",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          }
        ],
        "description": "base address for last frame segment id"
      },
      {
        "type": "register",
        "name": "RKVDEC_SWREG15_HEVC_REFER5_BASE",
        "offset": "0x003c",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "SW_REFER5_BASE",
            "bit_range": "31:4",
            "attr": "RW",
            "reset": "0x0000000",
            "description": "base address for reference picture index 5\nbase address for reference picture index 5(the address should be\n128bit align)"
          },
          {
            "name": "RESERVED",
            "bit_range": "3:0",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          }
        ],
        "description": "base address for reference picture index 5"
      },
      {
        "type": "register",
        "name": "RKVDEC_SWREG16_H264_REFER6_BASE",
        "offset": "0x0040",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "SW_REFER6_BASE",
            "bit_range": "31:4",
            "attr": "RW",
            "reset": "0x0000000",
            "description": "base address for reference picture index6\nbase address for reference picture index6\n(the address should be 128bit align)"
          },
          {
            "name": "SW_REF6_COLMV_USE_FLAG",
            "bit_range": "3",
            "attr": "RW",
            "reset": "0x0",
            "description": "sw_ref6_colmv_use_flag\nsw_ref6_colmv_use_flag"
          },
          {
            "name": "SW_REF6_BOTFIELD_USED",
            "bit_range": "2",
            "attr": "RW",
            "reset": "0x0",
            "description": "ref6 botfield is used\nref6 botfield is used"
          },
          {
            "name": "SW_REF6_TOPFIELD_USED",
            "bit_range": "1",
            "attr": "RW",
            "reset": "0x0",
            "description": "ref6 topfield is used\nref6 topfield is used"
          },
          {
            "name": "SW_REF6_FIELD",
            "bit_range": "0",
            "attr": "RW",
            "reset": "0x0",
            "description": "reference 6 picture field flag\n1'b0: frame\n1'b1: field"
          }
        ],
        "description": "base address for reference picture index 6"
      },
      {
        "type": "register",
        "name": "RKVDEC_SWREG16_VP9_SEGIDCUR_BASE",
        "offset": "0x0040",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "SW_VP9SEGIDCUR_BASE",
            "bit_range": "31:4",
            "attr": "RW",
            "reset": "0x0000000",
            "description": "base address for vp9 cur frame segment id\nbase address for vp9 cur frame segment id (the address should be\n128bit align)"
          },
          {
            "name": "RESERVED",
            "bit_range": "3:0",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          }
        ],
        "description": "base address for cur frame segment id"
      },
      {
        "type": "register",
        "name": "RKVDEC_SWREG16_HEVC_REFER6_BASE",
        "offset": "0x0040",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "SW_REFER6_BASE",
            "bit_range": "31:4",
            "attr": "RW",
            "reset": "0x0000000",
            "description": "base address for reference picture index 6\nbase address for reference picture index 6(the address should be\n128bit align)"
          },
          {
            "name": "RESERVED",
            "bit_range": "3:0",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          }
        ],
        "description": "base address for reference picture index 6"
      },
      {
        "type": "register",
        "name": "RKVDEC_SWREG17_H264_REFER7_BASE",
        "offset": "0x0044",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "SW_REFER7_BASE",
            "bit_range": "31:4",
            "attr": "RW",
            "reset": "0x0000000",
            "description": "base address for reference picture index7\nbase address for reference picture index7\n(the address should be 128bit align)"
          },
          {
            "name": "SW_REF7_COLMV_USE_FLAG",
            "bit_range": "3",
            "attr": "RW",
            "reset": "0x0",
            "description": "sw_ref7_colmv_use_flag\nsw_ref7_colmv_use_flag"
          },
          {
            "name": "SW_REF7_BOTFIELD_USED",
            "bit_range": "2",
            "attr": "RW",
            "reset": "0x0",
            "description": "ref7 bottom field is used\nref7 bottom field is used"
          },
          {
            "name": "SW_REF7_TOPFIELD_USED",
            "bit_range": "1",
            "attr": "RW",
            "reset": "0x0",
            "description": "ref7 topfield is used\nref7 topfield is used"
          },
          {
            "name": "SW_REF7_FIELD",
            "bit_range": "0",
            "attr": "RW",
            "reset": "0x0",
            "description": "reference 7 picture field flag\n1'b0: frame\n1'b1: field"
          }
        ],
        "description": "base address for reference picture index 7"
      },
      {
        "type": "register",
        "name": "RKVDEC_SWREG17_VP9_FRAME_SIZE_LAST",
        "offset": "0x0044",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "SW_FRAMEHEIGHT_LAST",
            "bit_range": "31:16",
            "attr": "RW",
            "reset": "0x0000",
            "description": "last frame frame_size_height\nlast frame frame_size_height"
          },
          {
            "name": "SW_FRAMEWIDTH_LAST",
            "bit_range": "15:0",
            "attr": "RW",
            "reset": "0x0000",
            "description": "last frame frame_size_width\nlast frame frame_size_width"
          }
        ],
        "description": "vp9 last frame size"
      },
      {
        "type": "register",
        "name": "RKVDEC_SWREG17_HEVC_REFER7_BASE",
        "offset": "0x0044",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "SW_REFER7_BASE",
            "bit_range": "31:4",
            "attr": "RW",
            "reset": "0x0000000",
            "description": "base address for reference picture index 7\nbase address for reference picture index 7(the address should be\n128bit align)"
          },
          {
            "name": "RESERVED",
            "bit_range": "3:0",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          }
        ],
        "description": "base address for reference picture index 7"
      },
      {
        "type": "register",
        "name": "RKVDEC_SWREG18_H264_REFER8_BASE",
        "offset": "0x0048",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "SW_REFER8_BASE",
            "bit_range": "31:4",
            "attr": "RW",
            "reset": "0x0000000",
            "description": "base address for reference picture index8\nbase address for reference picture index8\n(the address should be 128bit align)"
          },
          {
            "name": "SW_REF8_COLMV_USE_FLAG",
            "bit_range": "3",
            "attr": "RW",
            "reset": "0x0",
            "description": "sw_ref8_colmv_use_flag\nsw_ref8_colmv_use_flag"
          },
          {
            "name": "SW_REF8_BOTFIELD_USED",
            "bit_range": "2",
            "attr": "RW",
            "reset": "0x0",
            "description": "ref8 bottom field is used\nref8 bottom field is used"
          },
          {
            "name": "SW_REF8_TOPFILED_USED",
            "bit_range": "1",
            "attr": "RW",
            "reset": "0x0",
            "description": "ref8 topfield is used\nref8 topfield is used"
          },
          {
            "name": "SW_REF8_FIELD",
            "bit_range": "0",
            "attr": "RW",
            "reset": "0x0",
            "description": "reference 8 picture field flag\n1'b0: frame\n1'b1: field"
          }
        ],
        "description": "base address for reference picture index 8"
      },
      {
        "type": "register",
        "name": "RKVDEC_SWREG18_VP9_FRAME_SIZE_GOLDEN",
        "offset": "0x0048",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "SW_FRAMEHEIGHT_GOLDEN",
            "bit_range": "31:16",
            "attr": "RW",
            "reset": "0x0000",
            "description": "golden frame_size_height\ngolden frame_size_height"
          },
          {
            "name": "SW_FRAMEWIDTH_GOLDEN",
            "bit_range": "15:0",
            "attr": "RW",
            "reset": "0x0000",
            "description": "golden frame_size_width\ngolden frame_size_width"
          }
        ],
        "description": "vp9 golden frame size"
      },
      {
        "type": "register",
        "name": "RKVDEC_SWREG18_HEVC_REFER8_BASE",
        "offset": "0x0048",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "SW_REFER8_BASE",
            "bit_range": "31:4",
            "attr": "RW",
            "reset": "0x0000000",
            "description": "base address for reference picture index 8\nbase address for reference picture index 8(the address should be\n128bit align)"
          },
          {
            "name": "RESERVED",
            "bit_range": "3:0",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          }
        ],
        "description": "base address for reference picture index 8"
      },
      {
        "type": "register",
        "name": "RKVDEC_SWREG19_H264_REFER9_BASE",
        "offset": "0x004c",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "SW_REFER9_BASE",
            "bit_range": "31:4",
            "attr": "RW",
            "reset": "0x0000000",
            "description": "base address for reference picture index9\nbase address for reference picture index9\n(the address should be 128bit align)"
          },
          {
            "name": "SW_REF9_COLMV_USE_FLAG",
            "bit_range": "3",
            "attr": "RW",
            "reset": "0x0",
            "description": "sw_ref9_colmv_use_flag\nsw_ref9_colmv_use_flag"
          },
          {
            "name": "SW_REF9_BOTFIELD_USED",
            "bit_range": "2",
            "attr": "RW",
            "reset": "0x0",
            "description": "ref9 bottom field is used\nref9 bottom field is used"
          },
          {
            "name": "SW_REF9_TOPFIELD_USED",
            "bit_range": "1",
            "attr": "RW",
            "reset": "0x0",
            "description": "ref9 topfield is used\nref9 topfield is used"
          },
          {
            "name": "SW_REF9_FIELD",
            "bit_range": "0",
            "attr": "RW",
            "reset": "0x0",
            "description": "reference 9 picture field flag\n1'b0: frame\n1'b1: field"
          }
        ],
        "description": "base address for reference picture index 9"
      },
      {
        "type": "register",
        "name": "RKVDEC_SWREG19_VP9_FRAME_SIZE_ALTREF",
        "offset": "0x004c",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "SW_FRAMEHEIGHT_ALFTER",
            "bit_range": "31:16",
            "attr": "RW",
            "reset": "0x0000",
            "description": "alfter frame_size_height\nalfter frame_size_height"
          },
          {
            "name": "SW_FRAMEWIDTH_ALFTER",
            "bit_range": "15:0",
            "attr": "RW",
            "reset": "0x0000",
            "description": "alfter frame_size_width\nalfter frame_size_width"
          }
        ],
        "description": "vp9 alfter frame size"
      },
      {
        "type": "register",
        "name": "RKVDEC_SWREG19_HEVC_REFER9_BASE",
        "offset": "0x004c",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "SW_REFER9_BASE",
            "bit_range": "31:4",
            "attr": "RW",
            "reset": "0x0000000",
            "description": "base address for reference picture index 9\nbase address for reference picture index 9(the address should be\n128bit align)"
          },
          {
            "name": "RESERVED",
            "bit_range": "3:0",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          }
        ],
        "description": "base address for reference picture index 9"
      },
      {
        "type": "register",
        "name": "RKVDEC_SWREG20_H264_REFER10_BASE",
        "offset": "0x0050",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "SW_REFER10_BASE",
            "bit_range": "31:4",
            "attr": "RW",
            "reset": "0x0000000",
            "description": "base address for reference picture index10\nbase address for reference picture index10\n(the address should be 128bit align)"
          },
          {
            "name": "SW_REF10_COLMV_USE_FLAG",
            "bit_range": "3",
            "attr": "RW",
            "reset": "0x0",
            "description": "sw_ref10_colmv_use_flag\nsw_ref10_colmv_use_flag"
          },
          {
            "name": "SW_REF10_BOTFIELD_USED",
            "bit_range": "2",
            "attr": "RW",
            "reset": "0x0",
            "description": "ref10 bottom field is used\nref10 bottom field is used"
          },
          {
            "name": "SW_REF10_TOPFIELD_USED",
            "bit_range": "1",
            "attr": "RW",
            "reset": "0x0",
            "description": "ref10 topfield is used\nref10 topfield is used"
          },
          {
            "name": "SW_REF10_FIELD",
            "bit_range": "0",
            "attr": "RW",
            "reset": "0x0",
            "description": "reference 10 picture field flag\n1'b0: frame\n1'b1: field"
          }
        ],
        "description": "base address for reference picture index 10"
      },
      {
        "type": "register",
        "name": "RKVDEC_SWREG20_VP9_SEGID_GRP0",
        "offset": "0x0050",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:23",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "SW_VP9SEGID0_FRAME_SKIP_EN",
            "bit_range": "22",
            "attr": "RW",
            "reset": "0x0",
            "description": "frame skip feature enable\nframe skip feature enable"
          },
          {
            "name": "SW_VP9SEGID0_REFERINFO",
            "bit_range": "21:20",
            "attr": "RW",
            "reset": "0x0",
            "description": "specifies segment i's reference_info which is used to get\nref_frame[0]\nspecifies segment i's reference_info which is used to get\nref_frame[0]"
          },
          {
            "name": "SW_VP9SEGID0_REFERINFO_EN",
            "bit_range": "19",
            "attr": "RW",
            "reset": "0x0",
            "description": "frame reference info enable\nframe reference info enable"
          },
          {
            "name": "SW_VP9SEGID0_FRAME_LOOPFILTER_VALUE",
            "bit_range": "18:12",
            "attr": "RW",
            "reset": "0x00",
            "description": "frame loopfitler value\nspecifies segment i's loopfilter_delta value which is used to\ncalculate filter level"
          },
          {
            "name": "SW_VP9SEGID0_FRAME_LOOPFITLER_VALUE_EN",
            "bit_range": "11",
            "attr": "RW",
            "reset": "0x0",
            "description": "frame_loopfilter_value feature enable\nframe_loopfilter_value feature enable"
          },
          {
            "name": "SW_VP9SEGID0_FRAME_QP_DELTA",
            "bit_range": "10:2",
            "attr": "RW",
            "reset": "0x000",
            "description": "frame qp delta\nspecifies segment i's qp_delta value which is used to calculate\ny_dequant and uv_dequant"
          },
          {
            "name": "SW_VP9SEGID0_FRAME_QP_DELTA_EN",
            "bit_range": "1",
            "attr": "RW",
            "reset": "0x0",
            "description": "frame_qp_delta feature enable\nframe_qp_delta feature enable"
          },
          {
            "name": "SW_VP9SEGID_ABS_DELTA",
            "bit_range": "0",
            "attr": "RW",
            "reset": "0x0",
            "description": "abs delta\nused to decide quant and loopfilter param"
          }
        ],
        "description": "vp9 segid syntax grp0"
      },
      {
        "type": "register",
        "name": "RKVDEC_SWREG20_HEVC_REFER10_BASE",
        "offset": "0x0050",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "SW_REFER10_BASE",
            "bit_range": "31:4",
            "attr": "RW",
            "reset": "0x0000000",
            "description": "base address for reference picture index 10\nbase address for reference picture index 10(the address should be\n128bit align)"
          },
          {
            "name": "RESERVED",
            "bit_range": "3:0",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          }
        ],
        "description": "base address for reference picture index 10"
      },
      {
        "type": "register",
        "name": "RKVDEC_SWREG21_H264_REFER11_BASE",
        "offset": "0x0054",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "SW_REFER11_BASE",
            "bit_range": "31:4",
            "attr": "RW",
            "reset": "0x0000000",
            "description": "base address for reference picture index11\nbase address for reference picture index11\n(the address should be 128bit align)"
          },
          {
            "name": "SW_REF11_COLMV_USE_FLAG",
            "bit_range": "3",
            "attr": "RW",
            "reset": "0x0",
            "description": "sw_ref11_colmv_use_flag\nsw_ref11_colmv_use_flag"
          },
          {
            "name": "SW_REF11_BOTFIELD_USED",
            "bit_range": "2",
            "attr": "RW",
            "reset": "0x0",
            "description": "ref11 bottom field is used\nref11 bottom field is used"
          },
          {
            "name": "SW_REF11_TOPFIELD_USED",
            "bit_range": "1",
            "attr": "RW",
            "reset": "0x0",
            "description": "ref11 topfield is used\nref11 topfield is used"
          },
          {
            "name": "SW_REF11_FIELD",
            "bit_range": "0",
            "attr": "RW",
            "reset": "0x0",
            "description": "reference 11 picture field flag\n1'b0: frame\n1'b1: field"
          }
        ],
        "description": "base address for reference picture index 11"
      },
      {
        "type": "register",
        "name": "RKVDEC_SWREG21_VP9_SEGID_GRP1",
        "offset": "0x0054",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:23",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "SW_VP9SEGID1_FRAME_SKIP_EN",
            "bit_range": "22",
            "attr": "RW",
            "reset": "0x0",
            "description": "frame skip feature enable\nframe skip feature enable"
          },
          {
            "name": "SW_VP9SEGID1_REFERINFO",
            "bit_range": "21:20",
            "attr": "RW",
            "reset": "0x0",
            "description": "specifies segment i's reference_info which is used to get\nref_frame[0]\nspecifies segment i's reference_info which is used to get\nref_frame[0]"
          },
          {
            "name": "SW_VP9SEGID1_REFERINFO_EN",
            "bit_range": "19",
            "attr": "RW",
            "reset": "0x0",
            "description": "frame reference info enable\nframe reference info enable"
          },
          {
            "name": "SW_VP9SEGID1_FRAME_LOOPFILTER_VALUE",
            "bit_range": "18:12",
            "attr": "RW",
            "reset": "0x00",
            "description": "frame loopfitler value\nspecifies segment i's loopfilter_delta value which is used to\ncalculate filter level"
          },
          {
            "name": "SW_VP9SEGID1_FRAME_LOOPFITLER_VALUE_EN",
            "bit_range": "11",
            "attr": "RW",
            "reset": "0x0",
            "description": "frame_loopfilter_value feature enable\nframe_loopfilter_value feature enable"
          },
          {
            "name": "SW_VP9SEGID1_FRAME_QP_DELTA",
            "bit_range": "10:2",
            "attr": "RW",
            "reset": "0x000",
            "description": "frame qp delta\nspecifies segment i's qp_delta value which is used to calculate\ny_dequant and uv_dequant"
          },
          {
            "name": "SW_VP9SEGID1_FRAME_QP_DELTA_EN",
            "bit_range": "1",
            "attr": "RW",
            "reset": "0x0",
            "description": "frame_qp_delta feature enable\nframe_qp_delta feature enable"
          },
          {
            "name": "RESERVED",
            "bit_range": "0",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          }
        ],
        "description": "vp9 segid syntax grp1"
      },
      {
        "type": "register",
        "name": "RKVDEC_SWREG21_HEVC_REFER11_BASE",
        "offset": "0x0054",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "SW_REFER11_BASE",
            "bit_range": "31:4",
            "attr": "RW",
            "reset": "0x0000000",
            "description": "base address for reference picture index 11\nbase address for reference picture index 11(the address should be\n128bit align)"
          },
          {
            "name": "RESERVED",
            "bit_range": "3:0",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          }
        ],
        "description": "base address for reference picture index 11"
      },
      {
        "type": "register",
        "name": "RKVDEC_SWREG22_H264_REFER12_BASE",
        "offset": "0x0058",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "SW_REFER12_BASE",
            "bit_range": "31:4",
            "attr": "RW",
            "reset": "0x0000000",
            "description": "base address for reference picture index12\nbase address for reference picture index12\n(the address should be 128bit align)"
          },
          {
            "name": "SW_REF12_COLMV_USE_FLAG",
            "bit_range": "3",
            "attr": "RW",
            "reset": "0x0",
            "description": "sw_ref12_colmv_use_flag\nsw_ref12_colmv_use_flag"
          },
          {
            "name": "SW_REF12_BOTFIELD_USED",
            "bit_range": "2",
            "attr": "RW",
            "reset": "0x0",
            "description": "ref12 bottom field is used\nref12 bottom field is used"
          },
          {
            "name": "SW_REF12_TOPFIELD_USED",
            "bit_range": "1",
            "attr": "RW",
            "reset": "0x0",
            "description": "ref12 topfield is used\nref12 topfield is used"
          },
          {
            "name": "SW_REF12_FIELD",
            "bit_range": "0",
            "attr": "RW",
            "reset": "0x0",
            "description": "reference 12 picture field flag\n1'b0: frame\n1'b1: field"
          }
        ],
        "description": "base address for reference picture index 12"
      },
      {
        "type": "register",
        "name": "RKVDEC_SWREG22_VP9_SEGID_GRP2",
        "offset": "0x0058",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:23",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "SW_VP9SEGID2_FRAME_SKIP_EN",
            "bit_range": "22",
            "attr": "RW",
            "reset": "0x0",
            "description": "frame skip feature enable\nframe skip feature enable"
          },
          {
            "name": "SW_VP9SEGID2_REFERINFO",
            "bit_range": "21:20",
            "attr": "RW",
            "reset": "0x0",
            "description": "specifies segment i's reference_info which is used to get\nref_frame[0]\nspecifies segment i's reference_info which is used to get\nref_frame[0]"
          },
          {
            "name": "SW_VP9SEGID2_REFERINFO_EN",
            "bit_range": "19",
            "attr": "RW",
            "reset": "0x0",
            "description": "frame reference info enable\nframe reference info enable"
          },
          {
            "name": "SW_VP9SEGID2_FRAME_LOOPFILTER_VALUE",
            "bit_range": "18:12",
            "attr": "RW",
            "reset": "0x00",
            "description": "frame loopfitler value\nspecifies segment i's loopfilter_delta value which is used to\ncalculate filter level"
          },
          {
            "name": "SW_VP9SEGID2_FRAME_LOOPFITLER_VALUE_EN",
            "bit_range": "11",
            "attr": "RW",
            "reset": "0x0",
            "description": "frame_loopfilter_value feature enable\nframe_loopfilter_value feature enable"
          },
          {
            "name": "SW_VP9SEGID2_FRAME_QP_DELTA",
            "bit_range": "10:2",
            "attr": "RW",
            "reset": "0x000",
            "description": "frame qp delta\nspecifies segment i's qp_delta value which is used to calculate\ny_dequant and uv_dequant"
          },
          {
            "name": "SW_VP9SEGID2_FRAME_QP_DELTA_EN",
            "bit_range": "1",
            "attr": "RW",
            "reset": "0x0",
            "description": "frame_qp_delta feature enable\nframe_qp_delta feature enable"
          },
          {
            "name": "RESERVED",
            "bit_range": "0",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          }
        ],
        "description": "vp9 segid syntax grp2"
      },
      {
        "type": "register",
        "name": "RKVDEC_SWREG22_HEVC_REFER12_BASE",
        "offset": "0x0058",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "SW_REFER12_BASE",
            "bit_range": "31:4",
            "attr": "RW",
            "reset": "0x0000000",
            "description": "base address for reference picture index 12\nbase address for reference picture index 12(the address should be\n128bit align)"
          },
          {
            "name": "RESERVED",
            "bit_range": "3:0",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          }
        ],
        "description": "base address for reference picture index 12"
      },
      {
        "type": "register",
        "name": "RKVDEC_SWREG23_H264_REFER13_BASE",
        "offset": "0x005c",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "SW_REFER13_BASE",
            "bit_range": "31:4",
            "attr": "RW",
            "reset": "0x0000000",
            "description": "base address for reference picture index13\nbase address for reference picture index13\n(the address should be 128bit align)"
          },
          {
            "name": "SW_REF13_COLMV_USE_FLAG",
            "bit_range": "3",
            "attr": "RW",
            "reset": "0x0",
            "description": "sw_ref13_colmv_use_flag\nsw_ref13_colmv_use_flag"
          },
          {
            "name": "SW_REF13_BOTFIELD_USED",
            "bit_range": "2",
            "attr": "RW",
            "reset": "0x0",
            "description": "ref13 bottom field is used\nref13 bottom field is used"
          },
          {
            "name": "SW_REF13_TOPFIELD_USED",
            "bit_range": "1",
            "attr": "RW",
            "reset": "0x0",
            "description": "ref13 topfield is used\nref13 topfield is used"
          },
          {
            "name": "SW_REF13_FIELD",
            "bit_range": "0",
            "attr": "RW",
            "reset": "0x0",
            "description": "reference 13 picture field flag\n1'b0: frame\n1'b1: field"
          }
        ],
        "description": "base address for reference picture index 13"
      },
      {
        "type": "register",
        "name": "RKVDEC_SWREG23_VP9_SEGID_GRP3",
        "offset": "0x005c",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:23",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "SW_VP9SEGID3_FRAME_SKIP_EN",
            "bit_range": "22",
            "attr": "RW",
            "reset": "0x0",
            "description": "frame skip feature enable\nframe skip feature enable"
          },
          {
            "name": "SW_VP9SEGID3_REFERINFO",
            "bit_range": "21:20",
            "attr": "RW",
            "reset": "0x0",
            "description": "specifies segment i's reference_info which is used to get\nref_frame[0]\nspecifies segment i's reference_info which is used to get\nref_frame[0]"
          },
          {
            "name": "SW_VP9SEGID3_REFERINFO_EN",
            "bit_range": "19",
            "attr": "RW",
            "reset": "0x0",
            "description": "frame reference info enable\nframe reference info enable"
          },
          {
            "name": "SW_VP9SEGID3_FRAME_LOOPFILTER_VALUE",
            "bit_range": "18:12",
            "attr": "RW",
            "reset": "0x00",
            "description": "frame loopfitler value\nspecifies segment i's loopfilter_delta value which is used to\ncalculate filter level"
          },
          {
            "name": "SW_VP9SEGID3_FRAME_LOOPFITLER_VALUE_EN",
            "bit_range": "11",
            "attr": "RW",
            "reset": "0x0",
            "description": "frame_loopfilter_value feature enable\nframe_loopfilter_value feature enable"
          },
          {
            "name": "SW_VP9SEGID3_FRAME_QP_DELTA",
            "bit_range": "10:2",
            "attr": "RW",
            "reset": "0x000",
            "description": "frame qp delta\nspecifies segment i's qp_delta value which is used to calculate\ny_dequant and uv_dequant"
          },
          {
            "name": "SW_VP9SEGID3_FRAME_QP_DELTA_EN",
            "bit_range": "1",
            "attr": "RW",
            "reset": "0x0",
            "description": "frame_qp_delta feature enable\nframe_qp_delta feature enable"
          },
          {
            "name": "RESERVED",
            "bit_range": "0",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          }
        ],
        "description": "vp9 segid syntax grp3"
      },
      {
        "type": "register",
        "name": "RKVDEC_SWREG23_HEVC_REFER13_BASE",
        "offset": "0x005c",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "SW_REFER13_BASE",
            "bit_range": "31:4",
            "attr": "RW",
            "reset": "0x0000000",
            "description": "base address for reference picture index 13\nbase address for reference picture index 13(the address should be\n128bit align)"
          },
          {
            "name": "RESERVED",
            "bit_range": "3:0",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          }
        ],
        "description": "base address for reference picture index 13"
      },
      {
        "type": "register",
        "name": "RKVDEC_SWREG24_H264_REFER14_BASE",
        "offset": "0x0060",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "SW_REFER14_BASE",
            "bit_range": "31:4",
            "attr": "RW",
            "reset": "0x0000000",
            "description": "base address for reference picture index14\nbase address for reference picture index14\n(the address should be 128bit align)"
          },
          {
            "name": "SW_REF14_COLMV_USE_FLAG",
            "bit_range": "3",
            "attr": "RW",
            "reset": "0x0",
            "description": "sw_ref14_colmv_use_flag\nsw_ref14_colmv_use_flag"
          },
          {
            "name": "SW_REF14_BOTFIELD_USED",
            "bit_range": "2",
            "attr": "RW",
            "reset": "0x0",
            "description": "ref14 bottom field is used\nref14 bottom field is used"
          },
          {
            "name": "SW_REF14_TOPFIELD_USED",
            "bit_range": "1",
            "attr": "RW",
            "reset": "0x0",
            "description": "ref14 topfield is used\nref14 topfield is used"
          },
          {
            "name": "SW_REF14_FIELD",
            "bit_range": "0",
            "attr": "RW",
            "reset": "0x0",
            "description": "reference 14 picture field flag\n1'b0: frame\n1'b1: field"
          }
        ],
        "description": "base address for reference picture index 14"
      },
      {
        "type": "register",
        "name": "RKVDEC_SWREG24_VP9_SEGID_GRP4",
        "offset": "0x0060",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:23",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "SW_VP9SEGID4_FRAME_SKIP_EN",
            "bit_range": "22",
            "attr": "RW",
            "reset": "0x0",
            "description": "frame skip feature enable\nframe skip feature enable"
          },
          {
            "name": "SW_VP9SEGID4_REFERINFO",
            "bit_range": "21:20",
            "attr": "RW",
            "reset": "0x0",
            "description": "specifies segment i's reference_info which is used to get\nref_frame[0]\nspecifies segment i's reference_info which is used to get\nref_frame[0]"
          },
          {
            "name": "SW_VP9SEGID4_REFERINFO_EN",
            "bit_range": "19",
            "attr": "RW",
            "reset": "0x0",
            "description": "frame reference info enable\nframe reference info enable"
          },
          {
            "name": "SW_VP9SEGID4_FRAME_LOOPFILTER_VALUE",
            "bit_range": "18:12",
            "attr": "RW",
            "reset": "0x00",
            "description": "frame loopfitler value\nspecifies segment i's loopfilter_delta value which is used to\ncalculate filter level"
          },
          {
            "name": "SW_VP9SEGID4_FRAME_LOOPFITLER_VALUE_EN",
            "bit_range": "11",
            "attr": "RW",
            "reset": "0x0",
            "description": "frame_loopfilter_value feature enable\nframe_loopfilter_value feature enable"
          },
          {
            "name": "SW_VP9SEGID4_FRAME_QP_DELTA",
            "bit_range": "10:2",
            "attr": "RW",
            "reset": "0x000",
            "description": "frame qp delta\nspecifies segment i's qp_delta value which is used to calculate\ny_dequant and uv_dequant"
          },
          {
            "name": "SW_VP9SEGID4_FRAME_QP_DELTA_EN",
            "bit_range": "1",
            "attr": "RW",
            "reset": "0x0",
            "description": "frame_qp_delta feature enable\nframe_qp_delta feature enable"
          },
          {
            "name": "RESERVED",
            "bit_range": "0",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          }
        ],
        "description": "vp9 segid syntax grp4"
      },
      {
        "type": "register",
        "name": "RKVDEC_SWREG24_HEVC_REFER14_BASE",
        "offset": "0x0060",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "SW_REFER14_BASE",
            "bit_range": "31:4",
            "attr": "RW",
            "reset": "0x0000000",
            "description": "base address for reference picture index 14\nbase address for reference picture index 14(the address should be\n128bit align)"
          },
          {
            "name": "RESERVED",
            "bit_range": "3:0",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          }
        ],
        "description": "base address for reference picture index 14"
      },
      {
        "type": "register",
        "name": "RKVDEC_SWREG25_VP9_SEGID_GRP5",
        "offset": "0x0064",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:23",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "SW_VP9SEGID5_FRAME_SKIP_EN",
            "bit_range": "22",
            "attr": "RW",
            "reset": "0x0",
            "description": "frame skip feature enable\nframe skip feature enable"
          },
          {
            "name": "SW_VP9SEGID5_REFERINFO",
            "bit_range": "21:20",
            "attr": "RW",
            "reset": "0x0",
            "description": "specifies segment i's reference_info which is used to get\nref_frame[0]\nspecifies segment i's reference_info which is used to get\nref_frame[0]"
          },
          {
            "name": "SW_VP9SEGID5_REFERINFO_EN",
            "bit_range": "19",
            "attr": "RW",
            "reset": "0x0",
            "description": "frame reference info enable\nframe reference info enable"
          },
          {
            "name": "SW_VP9SEGID5_FRAME_LOOPFILTER_VALUE",
            "bit_range": "18:12",
            "attr": "RW",
            "reset": "0x00",
            "description": "frame loopfitler value\nspecifies segment i's loopfilter_delta value which is used to\ncalculate filter level"
          },
          {
            "name": "SW_VP9SEGID5_FRAME_LOOPFITLER_VALUE_EN",
            "bit_range": "11",
            "attr": "RW",
            "reset": "0x0",
            "description": "frame_loopfilter_value feature enable\nframe_loopfilter_value feature enable"
          },
          {
            "name": "SW_VP9SEGID5_FRAME_QP_DELTA",
            "bit_range": "10:2",
            "attr": "RW",
            "reset": "0x000",
            "description": "frame qp delta\nspecifies segment i's qp_delta value which is used to calculate\ny_dequant and uv_dequant"
          },
          {
            "name": "SW_VP9SEGID5_FRAME_QP_DELTA_EN",
            "bit_range": "1",
            "attr": "RW",
            "reset": "0x0",
            "description": "frame_qp_delta feature enable\nframe_qp_delta feature enable"
          },
          {
            "name": "RESERVED",
            "bit_range": "0",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          }
        ],
        "description": "vp9 segid syntax grp5"
      },
      {
        "type": "register",
        "name": "RKVDEC_SWREG25_REFER0_POC",
        "offset": "0x0064",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "SW_REFER0_POC",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "the poc of reference picture index 0\nthe poc of reference picture index 0"
          }
        ],
        "description": "the poc of reference picture index 0"
      },
      {
        "type": "register",
        "name": "RKVDEC_SWREG26_VP9_SEGID_GRP6",
        "offset": "0x0068",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:23",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "SW_VP9SEGID6_FRAME_SKIP_EN",
            "bit_range": "22",
            "attr": "RW",
            "reset": "0x0",
            "description": "frame skip feature enable\nframe skip feature enable"
          },
          {
            "name": "SW_VP9SEGID6_REFERINFO",
            "bit_range": "21:20",
            "attr": "RW",
            "reset": "0x0",
            "description": "specifies segment i's reference_info which is used to get\nref_frame[0]\nspecifies segment i's reference_info which is used to get\nref_frame[0]"
          },
          {
            "name": "SW_VP9SEGID6_REFERINFO_EN",
            "bit_range": "19",
            "attr": "RW",
            "reset": "0x0",
            "description": "frame reference info enable\nframe reference info enable"
          },
          {
            "name": "SW_VP9SEGID6_FRAME_LOOPFILTER_VALUE",
            "bit_range": "18:12",
            "attr": "RW",
            "reset": "0x00",
            "description": "frame loopfitler value\nspecifies segment i's loopfilter_delta value which is used to\ncalculate filter level"
          },
          {
            "name": "SW_VP9SEGID6_FRAME_LOOPFITLER_VALUE_EN",
            "bit_range": "11",
            "attr": "RW",
            "reset": "0x0",
            "description": "frame_loopfilter_value feature enable\nframe_loopfilter_value feature enable"
          },
          {
            "name": "SW_VP9SEGID6_FRAME_QP_DELTA",
            "bit_range": "10:2",
            "attr": "RW",
            "reset": "0x000",
            "description": "frame qp delta\nspecifies segment i's qp_delta value which is used to calculate\ny_dequant and uv_dequant"
          },
          {
            "name": "SW_VP9SEGID6_FRAME_QP_DELTA_EN",
            "bit_range": "1",
            "attr": "RW",
            "reset": "0x0",
            "description": "frame_qp_delta feature enable\nframe_qp_delta feature enable"
          },
          {
            "name": "RESERVED",
            "bit_range": "0",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          }
        ],
        "description": "vp9 segid syntax grp6"
      },
      {
        "type": "register",
        "name": "RKVDEC_SWREG26_REFER1_POC",
        "offset": "0x0068",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "SW_REFER1_POC",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "the poc of reference picture index 1\nthe poc of reference picture index 1"
          }
        ],
        "description": "the poc of reference picture index 1"
      },
      {
        "type": "register",
        "name": "RKVDEC_SWREG27_VP9_SEGID_GRP7",
        "offset": "0x006c",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:23",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "SW_VP9SEGID7_FRAME_SKIP_EN",
            "bit_range": "22",
            "attr": "RW",
            "reset": "0x0",
            "description": "frame skip feature enable\nframe skip feature enable"
          },
          {
            "name": "SW_VP9SEGID7_REFERINFO",
            "bit_range": "21:20",
            "attr": "RW",
            "reset": "0x0",
            "description": "specifies segment i's reference_info which is used to get\nref_frame[0]\nspecifies segment i's reference_info which is used to get\nref_frame[0]"
          },
          {
            "name": "SW_VP9SEGID7_REFERINFO_EN",
            "bit_range": "19",
            "attr": "RW",
            "reset": "0x0",
            "description": "frame reference info enable\nframe reference info enable"
          },
          {
            "name": "SW_VP9SEGID7_FRAME_LOOPFILTER_VALUE",
            "bit_range": "18:12",
            "attr": "RW",
            "reset": "0x00",
            "description": "frame loopfitler value\nspecifies segment i's loopfilter_delta value which is used to\ncalculate filter level"
          },
          {
            "name": "SW_VP9SEGID7_FRAME_LOOPFITLER_VALUE_EN",
            "bit_range": "11",
            "attr": "RW",
            "reset": "0x0",
            "description": "frame_loopfilter_value feature enable\nframe_loopfilter_value feature enable"
          },
          {
            "name": "SW_VP9SEGID7_FRAME_QP_DELTA",
            "bit_range": "10:2",
            "attr": "RW",
            "reset": "0x000",
            "description": "frame qp delta\nspecifies segment i's qp_delta value which is used to calculate\ny_dequant and uv_dequant"
          },
          {
            "name": "SW_VP9SEGID7_FRAME_QP_DELTA_EN",
            "bit_range": "1",
            "attr": "RW",
            "reset": "0x0",
            "description": "frame_qp_delta feature enable\nframe_qp_delta feature enable"
          },
          {
            "name": "RESERVED",
            "bit_range": "0",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          }
        ],
        "description": "vp9 segid syntax grp7"
      },
      {
        "type": "register",
        "name": "RKVDEC_SWREG27_REFER2_POC",
        "offset": "0x006c",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "SW_REFER2_POC",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "the poc of reference picture index 2\nthe poc of reference picture index 2"
          }
        ],
        "description": "the poc of reference picture index 2"
      },
      {
        "type": "register",
        "name": "RKVDEC_SWREG28_VP9_CPRHEADER_CONFIG",
        "offset": "0x0070",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:5",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "SW_VP9_FRAME_REFERENCE_MODE",
            "bit_range": "4:3",
            "attr": "RW",
            "reset": "0x0",
            "description": "frame_reference_mode\nframe_reference_mode specifies frame reference mode.\nSINGLE_REFERENCE= 0,\nCOMPOUND_REFERENCE= 1,\nREFERENCE_MODE_SELECT= 2,\nREFERENCE_MODES= 3,\nWhen frame_reference_mode_flag0 is not present ,it equal to 0 by\ndefault.\nWhen frame_reference_mode_flag1 is not present ,it equal to 0 by\ndefault.\nframe_reference_mode = frame_reference_mode_flag0 == 0 ?\nframe_reference_mode_flag1 == 0 ?\nREFERENCE_MODE_SELECT : COMPOUND_REFERENCE) :\nSINGLE_REFERENCE"
          },
          {
            "name": "SW_VP9_TX_MODE",
            "bit_range": "2:0",
            "attr": "RW",
            "reset": "0x0",
            "description": "tx_mode\ntx_mode specifies frame transform mode.\nONLY_4X4            = 0,        // only 4x4 transform used\nALLOW_8X8           = 1,        // allow block transform size up\nto 8x8\nALLOW_16X16         = 2,        // allow block transform size\nup to 16x16\nALLOW_32X32         = 3,        // allow block transform size\nup to 32x32\nTX_MODE_SELECT      = 4,        // transform specified for\neach block"
          }
        ],
        "description": "vp9 compressed header config info"
      },
      {
        "type": "register",
        "name": "RKVDEC_SWREG28_REFER3_POC",
        "offset": "0x0070",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "SW_REFER3_POC",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "the poc of reference picture index 3\nthe poc of reference picture index 3"
          }
        ],
        "description": "the poc of reference picture index 3"
      },
      {
        "type": "register",
        "name": "RKVDEC_SWREG29_VP9_LREF_SCALE",
        "offset": "0x0074",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "SW_VP9_LREF_VER_SCALE",
            "bit_range": "31:16",
            "attr": "RW",
            "reset": "0x0000",
            "description": "vertical scaling factor for last reference picture\nvertical scaling factor for last reference picture"
          },
          {
            "name": "SW_VP9_LREF_HOR_SCALE",
            "bit_range": "15:0",
            "attr": "RW",
            "reset": "0x0000",
            "description": "horizontal scaling factor for last reference picture\nhorizontal scaling factor for last reference picture\nsw_vp9_lref_hor_scale = (last_ref_width / cur_width) * 0x4000"
          }
        ],
        "description": "scaling factor for last reference picture"
      },
      {
        "type": "register",
        "name": "RKVDEC_SWREG29_REFER4_POC",
        "offset": "0x0074",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "SW_REFER4_POC",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "the poc of reference picture index 4\nthe poc of reference picture index 4"
          }
        ],
        "description": "the poc of reference picture index 4"
      },
      {
        "type": "register",
        "name": "RKVDEC_SWREG30_VP9_GREF_SCALE",
        "offset": "0x0078",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "SW_VP9_GREF_VER_SCALE",
            "bit_range": "31:16",
            "attr": "RW",
            "reset": "0x0000",
            "description": "vertical scaling factor for golden reference picture\nvertical scaling factor for golden reference picture"
          },
          {
            "name": "SW_VP9_GREF_HOR_SCALE",
            "bit_range": "15:0",
            "attr": "RW",
            "reset": "0x0000",
            "description": "horizontal scaling factor for golden reference picture\nhorizontal scaling factor for golden reference picture\nsw_vp9_gref_hor_scale = (golden_ref_width / cur_width) *\n0x4000"
          }
        ],
        "description": "scaling factor for golden reference picture"
      },
      {
        "type": "register",
        "name": "RKVDEC_SWREG30_REFER5_POC",
        "offset": "0x0078",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "SW_REFER5_POC",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "the poc of reference picture index 5\nthe poc of reference picture index 5"
          }
        ],
        "description": "the poc of reference picture index 5"
      },
      {
        "type": "register",
        "name": "RKVDEC_SWREG31_VP9_AREF_SCALE",
        "offset": "0x007c",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "SW_VP9_AREF_VER_SCALE",
            "bit_range": "31:16",
            "attr": "RW",
            "reset": "0x0000",
            "description": "vertical scaling factor for alfter reference picture\nvertical scaling factor for alfter reference picture"
          },
          {
            "name": "SW_VP9_AREF_HOR_SCALE",
            "bit_range": "15:0",
            "attr": "RW",
            "reset": "0x0000",
            "description": "horizontal scaling factor for alfter reference picture\nhorizontal scaling factor for alfter reference picture\nsw_vp9_gref_hor_scale = (alfter_ref_width / cur_width) * 0x4000"
          }
        ],
        "description": "scaling factor for alfter reference picture"
      },
      {
        "type": "register",
        "name": "RKVDEC_SWREG31_REFER6_POC",
        "offset": "0x007c",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "SW_REFER6_POC",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "the poc of reference picture index 6\nthe poc of reference picture index 6"
          }
        ],
        "description": "the poc of reference picture index 6"
      },
      {
        "type": "register",
        "name": "RKVDEC_SWREG32_VP9_REF_DELTAS_LASTFRAME",
        "offset": "0x0080",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:28",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "SW_VP9_REF_DELTAS_LASTFRAME",
            "bit_range": "27:0",
            "attr": "RW",
            "reset": "0x0000000",
            "description": "vp9 ref deltas\nvp9 ref deltas of lastframe, for cal loopfilter filter type use"
          }
        ],
        "description": "vp9 ref deltas"
      },
      {
        "type": "register",
        "name": "RKVDEC_SWREG32_REFER7_POC",
        "offset": "0x0080",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "SW_REFER7_POC",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "the poc of reference picture index 7\nthe poc of reference picture index 7"
          }
        ],
        "description": "the poc of reference picture index 7"
      },
      {
        "type": "register",
        "name": "RKVDEC_SWREG33_VP9_INFO_LASTFRAME",
        "offset": "0x0084",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:23",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "SW_VP9_COLOR_SPACE_LASTKEYFRAME",
            "bit_range": "22:20",
            "attr": "RW",
            "reset": "0x0",
            "description": "vp9 last keyframe color_space\nvp9 last keyframe color_space"
          },
          {
            "name": "SW_VP9_LAST_WIDHHEIGHT_EQCUR",
            "bit_range": "19",
            "attr": "RW",
            "reset": "0x0",
            "description": "last width and height equal cur\nlast width and height equal cur frame"
          },
          {
            "name": "SW_VP9_LAST_INTRA_ONLY",
            "bit_range": "18",
            "attr": "RW",
            "reset": "0x0",
            "description": "last frame intra only flag\nvp9 last frame intra only flag\nto give inter command use\nit is for last_dec_frame"
          },
          {
            "name": "SW_VP9_LAST_SHOW_FRAME",
            "bit_range": "17",
            "attr": "RW",
            "reset": "0x0",
            "description": "last show frame flag\nfor cal the flag use_prev_in_find_mv_refs which is to inter cmd\nit is for last_dec_frame"
          },
          {
            "name": "SW_SEGMENTATION_ENABLE_LSTFRAME",
            "bit_range": "16",
            "attr": "RW",
            "reset": "0x0",
            "description": "segmentation_enable for last frame\n1'b1:sw_segmentation_enable for last frame\nit is for last_dec_frame"
          },
          {
            "name": "RESERVED",
            "bit_range": "15:14",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "SW_VP9_MODE_DELTAS_LASTFRAME",
            "bit_range": "13:0",
            "attr": "RW",
            "reset": "0x0000",
            "description": "vp9 mode deltas\nvp9 mode deltas\nit is for last dec frame"
          }
        ],
        "description": "vp9 info for lastframe"
      },
      {
        "type": "register",
        "name": "RKVDEC_SWREG33_REFER8_POC",
        "offset": "0x0084",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "SW_REFER8_POC",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "the poc of reference picture index 8\nthe poc of reference picture index 8"
          }
        ],
        "description": "the poc of reference picture index 8"
      },
      {
        "type": "register",
        "name": "RKVDEC_SWREG34_VP9_INTERCMD_BASE",
        "offset": "0x0088",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "SW_VP9_INTERCMD_BASE",
            "bit_range": "31:4",
            "attr": "RW",
            "reset": "0x0000000",
            "description": "vp9 intercmd base addr\nvp9 inter command base addr, when sw_rlc_mode is 1'b1;\nwhen sw_dec_mode is VP9 and sw_rlc_mode is 1'b1,  when read\nthis register, after a frame is decoded ready or error (stream error ,\ntime out , bus error) , it is the end address of the intercmd"
          },
          {
            "name": "RESERVED",
            "bit_range": "3:0",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          }
        ],
        "description": "inter cmd base addr"
      },
      {
        "type": "register",
        "name": "RKVDEC_SWREG34_REFER9_POC",
        "offset": "0x0088",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "SW_REFER9_POC",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "the poc of reference picture index 9\nthe poc of reference picture index 9"
          }
        ],
        "description": "the poc of reference picture index 9"
      },
      {
        "type": "register",
        "name": "RKVDEC_SWREG35_VP9_INTERCMD_NUM",
        "offset": "0x008c",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:24",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "SW_VP9_INTERCMD_NUM",
            "bit_range": "23:0",
            "attr": "RW",
            "reset": "0x000000",
            "description": "sw_vp9_intercmd_num\nwhen rlc_mode is 1'b1, for sw_vp9_intercmd_num\nit's unit is 128bit\nit count from 1"
          }
        ],
        "description": "vp9 intercmd num"
      },
      {
        "type": "register",
        "name": "RKVDEC_SWREG35_REFER10_POC",
        "offset": "0x008c",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "SW_REFER10_POC",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "the poc of reference picture index 10\nthe poc of reference picture index 10"
          }
        ],
        "description": "the poc of reference picture index 10"
      },
      {
        "type": "register",
        "name": "RKVDEC_SWREG36_VP9_LASTTILE_SIZE",
        "offset": "0x0090",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:24",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "SW_VP9_LASTTILE_SIZE",
            "bit_range": "23:0",
            "attr": "RW",
            "reset": "0x000000",
            "description": "vp9 last tile size\nvp9 last tile size ofr cur frame\nits unit is byte\nThe real meaning the current frame size"
          }
        ],
        "description": "vp9 lasttile size"
      },
      {
        "type": "register",
        "name": "RKVDEC_SWREG36_REFER11_POC",
        "offset": "0x0090",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "SW_REFER11_POC",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "the poc of reference picture index 11\nthe poc of reference picture index 11"
          }
        ],
        "description": "the poc of reference picture index 11"
      },
      {
        "type": "register",
        "name": "RKVDEC_SWREG37_VP9_LASTF_HOR_VIRSTRIDE",
        "offset": "0x0094",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:25",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "SW_VP9_LASTFUV_HOR_VIRSTRIDE",
            "bit_range": "24:16",
            "attr": "RW",
            "reset": "0x000",
            "description": "sw_vp9_lastfuv_hor_virstride\nvp9 last frame uv horizontal virstride"
          },
          {
            "name": "RESERVED",
            "bit_range": "15:9",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "SW_VP9_LASTFY_HOR_VIRSTRIDE",
            "bit_range": "8:0",
            "attr": "RW",
            "reset": "0x000",
            "description": "vp9 last frame y horizontal virstride\nvp9 last frame y horizontal virstride"
          }
        ],
        "description": "Register0000 Abstract"
      },
      {
        "type": "register",
        "name": "RKVDEC_SWREG37_REFER12_POC",
        "offset": "0x0094",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "SW_REFER12_POC",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "the poc of reference picture index 12\nthe poc of reference picture index 12"
          }
        ],
        "description": "the poc of reference picture index 12"
      },
      {
        "type": "register",
        "name": "RKVDEC_SWREG38_VP9_GOLDENF_HOR_VIRSTRIDE",
        "offset": "0x0098",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:25",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "SW_VP9_GOLDENUV_HOR_VIRSTRIDE",
            "bit_range": "24:16",
            "attr": "RW",
            "reset": "0x000",
            "description": "vp9 goldenuv horizontal virstride\nvp9 golden uv horizontal virstirde"
          },
          {
            "name": "RESERVED",
            "bit_range": "15:9",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "SW_VP9_GOLDENFY_HOR_VIRSTRIDE",
            "bit_range": "8:0",
            "attr": "RW",
            "reset": "0x000",
            "description": "sw_vp9_goldenfy_hor_virstirde\nvp9 golden frame y horizontal virstride"
          }
        ],
        "description": "vp9 golden frame horizontal virstride"
      },
      {
        "type": "register",
        "name": "RKVDEC_SWREG38_REFER13_POC",
        "offset": "0x0098",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "SW_REFER13_POC",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "the poc of reference picture index 13\nthe poc of reference picture index 13"
          }
        ],
        "description": "the poc of reference picture index 13"
      },
      {
        "type": "register",
        "name": "RKVDEC_SWREG39_VP9_ALTREFF_HOR_VIRSTRIDE",
        "offset": "0x009c",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:25",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "SW_VP9_ALTREFFUV_HOR_VIRSTRIDE",
            "bit_range": "24:16",
            "attr": "RW",
            "reset": "0x000",
            "description": "vp9 altreffuv horizontal virstride\nvp9 altreff uv horizontal virstirde"
          },
          {
            "name": "RESERVED",
            "bit_range": "15:9",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "SW_VP9_ALTREFFY_HOR_VIRSTRIDE",
            "bit_range": "8:0",
            "attr": "RW",
            "reset": "0x000",
            "description": "sw_vp9_altreffy_hor_virstirde\nvp9 altref  frame y horizontal virstride"
          }
        ],
        "description": "vp9 altref frame horizontal virstride"
      },
      {
        "type": "register",
        "name": "RKVDEC_SWREG39_REFER14_POC",
        "offset": "0x009c",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "SW_REFER14_POC",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "the poc of reference picture index 14\nthe poc of reference picture index 14"
          }
        ],
        "description": "the poc of reference picture index 14"
      },
      {
        "type": "register",
        "name": "RKVDEC_SWREG40_CUR_POC",
        "offset": "0x00a0",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "SW_CUR_POC",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "the poc of the cur picture\nthe poc of the cur picture\nfor H264, it may be cur frame poc or cur top field poc"
          }
        ],
        "description": "the poc of cur picture"
      },
      {
        "type": "register",
        "name": "RKVDEC_SWREG41_RLCWRITE_BASE",
        "offset": "0x00a4",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "SW_RLCWRITE_BASE",
            "bit_range": "31:3",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "the base address of rlcwrite\nthe base address of rlcwrite(the address should 64bit align)\ncabac output write to this rlcwrite base address when\nsw_rlc_mode_direct_write  in swreg2_sysctrl is valid"
          },
          {
            "name": "RESERVED",
            "bit_range": "2:0",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          }
        ],
        "description": "the base address or rlcwrite base addr"
      },
      {
        "type": "register",
        "name": "RKVDEC_SWREG42_PPS_BASE",
        "offset": "0x00a8",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "SW_PPS_BASE",
            "bit_range": "31:4",
            "attr": "RW",
            "reset": "0x0000000",
            "description": "the base address of pps\nthe base address of pps ( the address should 128bit align )\nit is for storing sps(sequence parameter set) and pps(picture\nparameter set)"
          },
          {
            "name": "RESERVED",
            "bit_range": "3:0",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          }
        ],
        "description": "the base address of pps"
      },
      {
        "type": "register",
        "name": "RKVDEC_SWREG43_RPS_BASE",
        "offset": "0x00ac",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "SW_RPS_BASE",
            "bit_range": "31:4",
            "attr": "RW",
            "reset": "0x0000000",
            "description": "rps base address\nrps(reference picture set) base address (the address should 128bit\nalign)"
          },
          {
            "name": "RESERVED",
            "bit_range": "3:0",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          }
        ],
        "description": "the base address of rps"
      },
      {
        "type": "register",
        "name": "RKVDEC_SWREG44_STRMD_ERROR_EN",
        "offset": "0x00b0",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "SW_STRMD_ERROR_E",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "strmd error enable regs\nstrmd error enable regs\nin HEVC,it is called sw_cabac_error_e\nfor VP9, it use sw_strmd_error_e[3:0]\nsw_strmd_error_e[0] is for sw_vp9_tilesize_error\nsw_strmd_error_e[1] is for sw_vp9_segskip_error\nsw_strmd_error_e[2] is for sw_vp9_error_init_error\nsw_strmd_error_e[3] is for sw_vp9_uncpr\nsw_strmd_error_e[4] is for sw_vp9_refscale_erro,\nsw_vp9_refscale_erro now is no use"
          }
        ],
        "description": "cabac error enable config"
      },
      {
        "type": "register",
        "name": "RKVDEC_SWREG45_STRMD_ERROR_STATUS",
        "offset": "0x00b4",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "SW_COLMV_ERROR_REF_PICIDX",
            "bit_range": "31:28",
            "attr": "RW",
            "reset": "0x0",
            "description": "colmv error ref picidx\nwhen sw_colmv_ref_error_sta is 1'b1, these bits are used for tell\nwhich dpb frame is invalid but is read by inter module\nit is for H264 and HEVC"
          },
          {
            "name": "SW_STRMD_ERROR_STATUS",
            "bit_range": "27:0",
            "attr": "RW",
            "reset": "0x0000000",
            "description": "cabac error status\nstrmd error status\nin HEVC & H264, it is called cabac error status"
          }
        ],
        "description": "cabac error status"
      },
      {
        "type": "register",
        "name": "RKVDEC_SWREG45_VP9_ERROR_INFO0",
        "offset": "0x00b4",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "VP9_ERROR_INFO0",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "vp9_error_info0\nfor vp9 16 tile cols, every cols contains 4bits\nvp9_error_info0[3:0] is for col 0\nvp9_error_info0[1:0] is to tell tile_rows_cnt[1:0]\nvp9_error_info0[3:2] is to tell the error type\n2'b00: no error\n2'b01: tilesize error\n2'b10: seg skip error\n2'b11: ref scale error"
          }
        ],
        "description": "vp9 error info"
      },
      {
        "type": "register",
        "name": "RKVDEC_SWREG46_STRMD_ERROR_CTU",
        "offset": "0x00b8",
        "size": "W",
        "reset": "0x00400000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:25",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "SW_VP9_ERROR_CTU0_EN",
            "bit_range": "24",
            "attr": "RW",
            "reset": "0x0",
            "description": "to tell whether is any error of vp9\n1'b1: there is aleast a error in vp9 strmd\nnow ,is no for use"
          },
          {
            "name": "RESERVED",
            "bit_range": "23",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "SW_STREAMFIFO_SPACE2FULL",
            "bit_range": "22:16",
            "attr": "RW",
            "reset": "0x40",
            "description": "stream fifo space to full\nIt is for debug use, to tell the  stream fifo space to full\nfor HEVC , H264 and VP9"
          },
          {
            "name": "SW_STRMD_ERROR_CTU_YOFFSET",
            "bit_range": "15:8",
            "attr": "RW",
            "reset": "0x00",
            "description": "strmd error ctu yoffset\nstrmd error ctu yoffset\nfor HEVC , H264 and VP9\nfor VP9, it is the value of stsw_vp9_error_ctu0_y"
          },
          {
            "name": "SW_STRMD_ERROR_CTU_XOFFSET",
            "bit_range": "7:0",
            "attr": "RW",
            "reset": "0x00",
            "description": "strmd error ctu xoffset\nstrmd error ctu xoffset\nfor all HEVC and H264 and VP9\nfor vp9, it is the value of stsw_vp9_error_ctu0_x"
          }
        ],
        "description": "strmd error ctu"
      },
      {
        "type": "register",
        "name": "RKVDEC_SWREG47_SAO_CTU_POSITION",
        "offset": "0x00bc",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:26",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "SW_SAOWR_YOFFSET",
            "bit_range": "25:16",
            "attr": "RW",
            "reset": "0x000",
            "description": "saowr y offset\nsaowr y offset , its unit is 4 pixels"
          },
          {
            "name": "RESERVED",
            "bit_range": "15:9",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "SW_SAOWR_XOFFET",
            "bit_range": "8:0",
            "attr": "RW",
            "reset": "0x000",
            "description": "saowr x address offset\nsaowr x address offset, its unit is 128bit"
          }
        ],
        "description": "sao ctu position"
      },
      {
        "type": "register",
        "name": "RKVDEC_SWREG48_H264_REFER15_BASE",
        "offset": "0x00c0",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "SW_REFER15_BASE",
            "bit_range": "31:4",
            "attr": "RW",
            "reset": "0x0000000",
            "description": "base address for reference picture index15\nbase address for reference picture index15\n(the address should be 128bit align)"
          },
          {
            "name": "SW_REF15_COLMV_USE_FLAG",
            "bit_range": "3",
            "attr": "RW",
            "reset": "0x0",
            "description": "sw_ref15_colmv_use_flag\nsw_ref15_colmv_use_flag"
          },
          {
            "name": "SW_REF15_BOTFIELD_USED",
            "bit_range": "2",
            "attr": "RW",
            "reset": "0x0",
            "description": "ref15 bottom field is used\nref15 bottom field is used"
          },
          {
            "name": "SW_REF15_TOPFIELD_USED",
            "bit_range": "1",
            "attr": "RW",
            "reset": "0x0",
            "description": "ref15 topfield is used\nref15 topfield is used"
          },
          {
            "name": "SW_REF15_FIELD",
            "bit_range": "0",
            "attr": "RW",
            "reset": "0x0",
            "description": "reference 15 picture field flag\n1'b0: frame\n1'b1: field"
          }
        ],
        "description": "base address for reference picture index 15"
      },
      {
        "type": "register",
        "name": "RKVDEC_SWREG48_VP9_LAST_YSTRIDE",
        "offset": "0x00c0",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:20",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "SW_VP9_LASTFY_VIRSTRIDE",
            "bit_range": "19:0",
            "attr": "RW",
            "reset": "0x00000",
            "description": "last frame y virstride\nvp9 last frame y stride"
          }
        ],
        "description": "last ref ystride"
      },
      {
        "type": "register",
        "name": "RKVDEC_SWREG49_H264_REFER15_POC",
        "offset": "0x00c4",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "SW_REFER15_POC",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "the poc of reference picture index 15\nthe poc of reference picture index 15"
          }
        ],
        "description": "the poc of reference picture index 15"
      },
      {
        "type": "register",
        "name": "RKVDEC_SWREG49_VP9_GOLDEN_YSTRIDE",
        "offset": "0x00c4",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:20",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "SW_VP9_GOLDENY_VIRSTRIDE",
            "bit_range": "19:0",
            "attr": "RW",
            "reset": "0x00000",
            "description": "golden frame y virstride\nvp9 golden frame y stride"
          }
        ],
        "description": "golden ref ystride"
      },
      {
        "type": "register",
        "name": "RKVDEC_SWREG50_H264_REFER16_POC",
        "offset": "0x00c8",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "SW_REFER16_POC",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "the poc of reference picture index 16\nthe poc of reference picture index 16"
          }
        ],
        "description": "the poc of reference picture index 16"
      },
      {
        "type": "register",
        "name": "RKVDEC_SWREG50_VP9_ALTREFY_YSTRIDE",
        "offset": "0x00c8",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:20",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "SW_VP9_ALTREFY_VIRSTRIDE",
            "bit_range": "19:0",
            "attr": "RW",
            "reset": "0x00000",
            "description": "altref frame y virstride\nvp9 altref frame y stride"
          }
        ],
        "description": "altref ref ystride"
      },
      {
        "type": "register",
        "name": "RKVDEC_SWREG51_H264_REFER17_POC",
        "offset": "0x00cc",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "SW_REFER17_POC",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "the poc of reference picture index 17\nthe poc of reference picture index 17"
          }
        ],
        "description": "the poc of reference picture index 17"
      },
      {
        "type": "register",
        "name": "RKVDEC_SWREG51_VP9_LASTREF_YUVSTRIDE",
        "offset": "0x00cc",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:21",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "SW_VP9_LASTREF_YUV_VIRSTRIDE",
            "bit_range": "20:0",
            "attr": "RW",
            "reset": "0x000000",
            "description": "lastref frame yuv virstride\nvp9 lastref frame yuv vir stride"
          }
        ],
        "description": "vp9 lastref  yuv stride"
      },
      {
        "type": "register",
        "name": "RKVDEC_SWREG52_VP9_REFCOLMV_BASE",
        "offset": "0x00d0",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "SW_VP9_REFCOLMV_BASE",
            "bit_range": "31:4",
            "attr": "RW",
            "reset": "0x0000000",
            "description": "vp9 ref colmv base\nvp9 ref colmv base addr"
          },
          {
            "name": "RESERVED",
            "bit_range": "3:0",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          }
        ],
        "description": "vp9 colmv ref base"
      },
      {
        "type": "register",
        "name": "RKVDEC_SWREG52_H264_REFER18_POC",
        "offset": "0x00d0",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "SW_REFER18_POC",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "the poc of reference picture index 18\nthe poc of reference picture index 18"
          }
        ],
        "description": "the poc of reference picture index 18"
      },
      {
        "type": "register",
        "name": "RKVDEC_SWREG53_H264_REFER19_POC",
        "offset": "0x00d4",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "SW_REFER19_POC",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "the poc of reference picture index 19\nthe poc of reference picture index 19"
          }
        ],
        "description": "the poc of reference picture index 19"
      },
      {
        "type": "register",
        "name": "RKVDEC_SWREG54_H264_REFER20_POC",
        "offset": "0x00d8",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "SW_REFER20_POC",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "the poc of reference picture index 20\nthe poc of reference picture index 20"
          }
        ],
        "description": "the poc of reference picture index 20"
      },
      {
        "type": "register",
        "name": "RKVDEC_SWREG55_H264_REFER21_POC",
        "offset": "0x00dc",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "SW_REFER21_POC",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "the poc of reference picture index 21\nthe poc of reference picture index 21"
          }
        ],
        "description": "the poc of reference picture index 21"
      },
      {
        "type": "register",
        "name": "RKVDEC_SWREG56_H264_REFER22_POC",
        "offset": "0x00e0",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "SW_REFER22_POC",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "the poc of reference picture index 22\nthe poc of reference picture index 22"
          }
        ],
        "description": "the poc of reference picture index 22"
      },
      {
        "type": "register",
        "name": "RKVDEC_SWREG57_H264_REFER23_POC",
        "offset": "0x00e4",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "SW_REFER23_POC",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "the poc of reference picture index 23\nthe poc of reference picture index 23"
          }
        ],
        "description": "the poc of reference picture index 23"
      },
      {
        "type": "register",
        "name": "RKVDEC_SWREG58_H264_REFER24_POC",
        "offset": "0x00e8",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "SW_REFER24_POC",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "the poc of reference picture index 24\nthe poc of reference picture index 24"
          }
        ],
        "description": "the poc of reference picture index 24"
      },
      {
        "type": "register",
        "name": "RKVDEC_SWREG59_H264_REFER25_POC",
        "offset": "0x00ec",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "SW_REFER25_POC",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "the poc of reference picture index 25\nthe poc of reference picture index 25"
          }
        ],
        "description": "the poc of reference picture index 25"
      },
      {
        "type": "register",
        "name": "RKVDEC_SWREG60_H264_REFER26_POC",
        "offset": "0x00f0",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "SW_REFER26_POC",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "the poc of reference picture index 26\nthe poc of reference picture index 26"
          }
        ],
        "description": "the poc of reference picture index 26"
      },
      {
        "type": "register",
        "name": "RKVDEC_SWREG61_H264_REFER27_POC",
        "offset": "0x00f4",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "SW_REFER27_POC",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "the poc of reference picture index 27\nthe poc of reference picture index 27"
          }
        ],
        "description": "the poc of reference picture index 27"
      },
      {
        "type": "register",
        "name": "RKVDEC_SWREG62_H264_REFER28_POC",
        "offset": "0x00f8",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "SW_REFER28_POC",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "the poc of reference picture index 28\nthe poc of reference picture index 28"
          }
        ],
        "description": "the poc of reference picture index 28"
      },
      {
        "type": "register",
        "name": "RKVDEC_SWREG63_H264_REFER29_POC",
        "offset": "0x00fc",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "SW_REFER29_POC",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "the poc of reference picture index 29\nthe poc of reference picture index 29"
          }
        ],
        "description": "the poc of reference picture index 29"
      },
      {
        "type": "register",
        "name": "RKVDEC_SWREG64_PERFORMANCE_CYCLE",
        "offset": "0x0100",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "SW_PERFORMANCE_CYCLE",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "hevc running cycle\nhevc running cycle\nif  just want to analys a frame performance cycle, should set the\nregister 0 before start a frame"
          }
        ],
        "description": "hevc performance cycle"
      },
      {
        "type": "register",
        "name": "RKVDEC_SWREG65_AXI_DDR_RDATA",
        "offset": "0x0104",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "SW_AXI_DDR_RDATA",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "axi ddr rdata num\naxi ddr rdata num, the unit is byte"
          }
        ],
        "description": "axi ddr read data num"
      },
      {
        "type": "register",
        "name": "RKVDEC_SWREG66_AXI_DDR_WDATA",
        "offset": "0x0108",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "SW_AXI_DDR_WDATA",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "hevc write data byte num\nhevc write data byte num"
          }
        ],
        "description": "axi ddr write data number"
      },
      {
        "type": "register",
        "name": "RKVDEC_SWREG68_PERFORMANCE_SEL",
        "offset": "0x0110",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:22",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "PERF_CNT2_SEL",
            "bit_range": "21:16",
            "attr": "RW",
            "reset": "0x00",
            "description": "Field0000 Abstract\n0  :  don't work;\n1  :  cycles counter for  cabac in buffer empty;\n2  :  cycles counter for  cabac in buffer full;\n3  :  cycles counter for  cabac out buffer empty;\n4  :  cycles counter for  cabac out buffer full;\n5  :  cycles counter for  transd input data ready;\n6  :  cycles counter for  transd write data to recon allow;\n7  :  cycles counter for  dec2transd cmd empty;\n8  :  cycles counter for  dec2transd cmd full;\n9  :  cycles counter for  transd2dblk bs fifo empty;\n10:  cycles counter for  transd2dblk bs fifo full;\n11:  cycles counter for dec2intra cmd fifo empty;\n12:  cycles counter for dec2intra cmd fifo full;\n13:  cycles counter for mc2recon cmd fifo empty;\n14:  cycles counter for mc2recon cmd fifo full;\n15:  cycles counter for mc2recon data fifo empty;\n16:  cycles counter for mc2recon data fifo full;\n17:  cycles counter for recon2filter data write allow;\n18:  cycles counter for inter2busifd cmd fifo empty;\n19:  cycles counter for inter2busifd cmd fifo full;\n20:  cycles counter for busifd2mc data fifo empty;\n21:  cycles counter for busifd2mc data fifo full;\n22:  cycles counter for bus working status;\n23:  cycles counter for dec2inter cmd fifo empty;\n24:  cycles counter for dec2inter cmd fifo full;\n25:  cycles counter for inter2mc cmd fifo empty;\n26:  cycles counter for inter2mc cmd fifo full;\n27:  cycles counter for inter2dblk bs fifo empty;\n28:  cycles counter for inter2dblk bs fifo full;\n29:  cycles counter for colmv_rbuf_empty;\n30:  cycles counter for colmv_rbuf_full;\n31:  cycles counter for colmv_wbuf_empty;\n32:  cycles counter for colmv_wbuf_da_full;\n33:  cycles counter for dblk input data valid;\n34:  cycles counter for dblk can't write data to sao;\n35:  cycles counter for dec2loopfilter cmd fifo empty;\n36:  cycles counter for dec2loopfilter cmd fifo full;\n37:  cycles counter for sao input data valid;\n38:  cycles counter for busifd hold back sao write data;\n39:  cycles counter for sao output data valid;\n40:  counter for dec_ctrl read cmd num"
          },
          {
            "name": "RESERVED",
            "bit_range": "15:14",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "PERF_CNT1_SEL",
            "bit_range": "13:8",
            "attr": "RW",
            "reset": "0x00",
            "description": "Field0000 Abstract\n0  :  don't work;\n1  :  cycles counter for  cabac in buffer empty;\n2  :  cycles counter for  cabac in buffer full;\n3  :  cycles counter for  cabac out buffer empty;\n4  :  cycles counter for  cabac out buffer full;\n5  :  cycles counter for  transd input data ready;\n6  :  cycles counter for  transd write data to recon allow;\n7  :  cycles counter for  dec2transd cmd empty;\n8  :  cycles counter for  dec2transd cmd full;\n9  :  cycles counter for  transd2dblk bs fifo empty;\n10:  cycles counter for  transd2dblk bs fifo full;\n11:  cycles counter for dec2intra cmd fifo empty;\n12:  cycles counter for dec2intra cmd fifo full;\n13:  cycles counter for mc2recon cmd fifo empty;\n14:  cycles counter for mc2recon cmd fifo full;\n15:  cycles counter for mc2recon data fifo empty;\n16:  cycles counter for mc2recon data fifo full;\n17:  cycles counter for recon2filter data write allow;\n18:  cycles counter for inter2busifd cmd fifo empty;\n19:  cycles counter for inter2busifd cmd fifo full;\n20:  cycles counter for busifd2mc data fifo empty;\n21:  cycles counter for busifd2mc data fifo full;\n22:  cycles counter for bus working status;\n23:  cycles counter for dec2inter cmd fifo empty;\n24:  cycles counter for dec2inter cmd fifo full;\n25:  cycles counter for inter2mc cmd fifo empty;\n26:  cycles counter for inter2mc cmd fifo full;\n27:  cycles counter for inter2dblk bs fifo empty;\n28:  cycles counter for inter2dblk bs fifo full;\n29:  cycles counter for colmv_rbuf_empty;\n30:  cycles counter for colmv_rbuf_full;\n31:  cycles counter for colmv_wbuf_empty;\n32:  cycles counter for colmv_wbuf_da_full;\n33:  cycles counter for dblk input data valid;\n34:  cycles counter for dblk can't write data to sao;\n35:  cycles counter for dec2loopfilter cmd fifo empty;\n36:  cycles counter for dec2loopfilter cmd fifo full;\n37:  cycles counter for sao input data valid;\n38:  cycles counter for busifd hold back sao write data;\n39:  cycles counter for sao output data valid;\n40:  counter for dec_ctrl read cmd num"
          },
          {
            "name": "RESERVED",
            "bit_range": "7:6",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "PERF_CNT0_SEL",
            "bit_range": "5:0",
            "attr": "RW",
            "reset": "0x00",
            "description": "sel counter0 to cal which signal\n0  :  don't work;\n1  :  cycles counter for  cabac in buffer empty;\n2  :  cycles counter for  cabac in buffer full;\n3  :  cycles counter for  cabac out buffer empty;\n4  :  cycles counter for  cabac out buffer full;\n5  :  cycles counter for  transd input data ready;\n6  :  cycles counter for  transd write data to recon allow;\n7  :  cycles counter for  dec2transd cmd empty;\n8  :  cycles counter for  dec2transd cmd full;\n9  :  cycles counter for  transd2dblk bs fifo empty;\n10:  cycles counter for  transd2dblk bs fifo full;\n11:  cycles counter for dec2intra cmd fifo empty;\n12:  cycles counter for dec2intra cmd fifo full;\n13:  cycles counter for mc2recon cmd fifo empty;\n14:  cycles counter for mc2recon cmd fifo full;\n15:  cycles counter for mc2recon data fifo empty;\n16:  cycles counter for mc2recon data fifo full;\n17:  cycles counter for recon2filter data write allow;\n18:  cycles counter for inter2busifd cmd fifo empty;\n19:  cycles counter for inter2busifd cmd fifo full;\n20:  cycles counter for busifd2mc data fifo empty;\n21:  cycles counter for busifd2mc data fifo full;\n22:  cycles counter for bus working status;\n23:  cycles counter for dec2inter cmd fifo empty;\n24:  cycles counter for dec2inter cmd fifo full;\n25:  cycles counter for inter2mc cmd fifo empty;\n26:  cycles counter for inter2mc cmd fifo full;\n27:  cycles counter for inter2dblk bs fifo empty;\n28:  cycles counter for inter2dblk bs fifo full;\n29:  cycles counter for colmv_rbuf_empty;\n30:  cycles counter for colmv_rbuf_full;\n31:  cycles counter for colmv_wbuf_empty;\n32:  cycles counter for colmv_wbuf_da_full;\n33:  cycles counter for dblk input data valid;\n34:  cycles counter for dblk can't write data to sao;\n35:  cycles counter for dec2loopfilter cmd fifo empty;\n36:  cycles counter for dec2loopfilter cmd fifo full;\n37:  cycles counter for sao input data valid;\n38:  cycles counter for busifd hold back sao write data;\n39:  cycles counter for sao output data valid;\n40:  counter for dec_ctrl read cmd num"
          }
        ],
        "description": ""
      },
      {
        "type": "register",
        "name": "RKVDEC_SWREG69_PERFORMANCE_CNT0",
        "offset": "0x0114",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "PERF_CNT0",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "Field0000 Abstract\nField0000 Description"
          }
        ],
        "description": ""
      },
      {
        "type": "register",
        "name": "RKVDEC_SWREG70_PERFORMANCE_CNT1",
        "offset": "0x0118",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "PERF_CNT1",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "perf_cnt1"
          }
        ],
        "description": ""
      },
      {
        "type": "register",
        "name": "RKVDEC_SWREG71_PERFORMANCE_CNT2",
        "offset": "0x011c",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "PERF_CNT2",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "Field0000 Abstract\nField0000 Description"
          }
        ],
        "description": ""
      },
      {
        "type": "register",
        "name": "RKVDEC_SWREG72_H264_REFER30_POC",
        "offset": "0x0120",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "SW_REFER30_POC",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "the poc of reference picture index 30\nthe poc of reference picture index 30"
          }
        ],
        "description": "the poc of reference picture index 30"
      },
      {
        "type": "register",
        "name": "RKVDEC_SWREG73_H264_REFER31_POC",
        "offset": "0x0124",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "SW_REFER31_POC",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "the poc of reference picture index 31\nthe poc of reference picture index 31"
          }
        ],
        "description": "the poc of reference picture index 31"
      },
      {
        "type": "register",
        "name": "RKVDEC_SWREG74_H264_CUR_POC1",
        "offset": "0x0128",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "SW_H264_CUR_POC1",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "h264 cur poc for bottom field\nh264 cur poc for bottom field"
          }
        ],
        "description": "h264 cur poc for bottom filed"
      },
      {
        "type": "register",
        "name": "RKVDEC_SWREG75_H264_ERRORINFO_BASE",
        "offset": "0x012c",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "SW_ERRORINFO_BASE",
            "bit_range": "31:3",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "error info base addr\nerror info base addr\nevery slice contains 256 bits error info"
          },
          {
            "name": "RESERVED",
            "bit_range": "2:0",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          }
        ],
        "description": "h264 error info base addr"
      },
      {
        "type": "register",
        "name": "RKVDEC_SWREG76_H264_ERRORINFO_NUM",
        "offset": "0x0130",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:30",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "SW_ERROR_PACKET_NUM",
            "bit_range": "29:16",
            "attr": "RW",
            "reset": "0x0000",
            "description": "error packet number\nerror packet number"
          },
          {
            "name": "SW_STRMD_DETECT_ERROR_FLAG",
            "bit_range": "15",
            "attr": "RW",
            "reset": "0x0",
            "description": "strmd error detect flag\nstreamd detect error flag"
          },
          {
            "name": "RESERVED",
            "bit_range": "14",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "SW_SLICEDEC_NUM",
            "bit_range": "13:0",
            "attr": "RW",
            "reset": "0x0000",
            "description": "slice dec num\nh264 decoded num, the max slice num for H264 is 4096"
          }
        ],
        "description": "h264 error info num"
      },
      {
        "type": "register",
        "name": "RKVDEC_SWREG77_H264_ERROR_E",
        "offset": "0x0134",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:30",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "SW_H264_ERROR_EN_HIGHBITS",
            "bit_range": "29:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "h264 error enable high bits\nh264 error enable bits"
          }
        ],
        "description": "h264 error enable high bits"
      }
    ],
    "name": "RKVDEC",
    "summary": [
      {
        "name": "RKVDEC_SWREG0_ID",
        "offset": "0x0000",
        "size": "W",
        "reset": "0x68761f00",
        "description": "ID register (read only)"
      },
      {
        "name": "RKVDEC_SWREG1_INT",
        "offset": "0x0004",
        "size": "W",
        "reset": "0x00000022",
        "description": "interrupt and decoder enable register"
      },
      {
        "name": "RKVDEC_SWREG2_SYSCTRL",
        "offset": "0x0008",
        "size": "W",
        "reset": "0x00000000",
        "description": "Data input and output endian setting and sys ctrl"
      },
      {
        "name": "RKVDEC_SWREG3_PICPAR",
        "offset": "0x000c",
        "size": "W",
        "reset": "0x00000000",
        "description": "picture parameters"
      },
      {
        "name": "RKVDEC_SWREG4_STRM_RLC_BASE",
        "offset": "0x0010",
        "size": "W",
        "reset": "0x00000000",
        "description": "the stream or rlc data base address"
      },
      {
        "name": "RKVDEC_SWREG5_STREAM_RLC_LEN",
        "offset": "0x0014",
        "size": "W",
        "reset": "0x00000000",
        "description": "amount of stream bytes or rlc data byte in the input buffer or the"
      },
      {
        "name": "RKVDEC_SWREG6_CABACTBL_PROB_BASE",
        "offset": "0x0018",
        "size": "W",
        "reset": "0x00000000",
        "description": "the base address of cabac table"
      },
      {
        "name": "RKVDEC_SWREG7_DECOUT_BASE",
        "offset": "0x001c",
        "size": "W",
        "reset": "0x00000000",
        "description": "base address of decoder output picture base address"
      },
      {
        "name": "RKVDEC_SWREG8_Y_VIRSTRIDE",
        "offset": "0x0020",
        "size": "W",
        "reset": "0x00000000",
        "description": "the ouput picture y virtual stride"
      },
      {
        "name": "RKVDEC_SWREG9_YUV_VIRSTRIDE",
        "offset": "0x0024",
        "size": "W",
        "reset": "0x00000000",
        "description": "the ouput picture yuv virtual stride"
      },
      {
        "name": "RKVDEC_SWREG10_HEVC_REFER0_BASE",
        "offset": "0x0028",
        "size": "W",
        "reset": "0x00000000",
        "description": "base address for reference picture index 0"
      },
      {
        "name": "RKVDEC_SWREG10_H264_REFER0_BASE",
        "offset": "0x0028",
        "size": "W",
        "reset": "0x00000000",
        "description": "base address for reference picture index 0"
      },
      {
        "name": "RKVDEC_SWREG10_VP9_CPRHEADER_OFFSET",
        "offset": "0x0028",
        "size": "W",
        "reset": "0x00000000",
        "description": "vp9 compressed header offset"
      },
      {
        "name": "RKVDEC_SWREG11_HEVC_REFER1_BASE",
        "offset": "0x002c",
        "size": "W",
        "reset": "0x00000000",
        "description": "base address for reference picture index 1"
      },
      {
        "name": "RKVDEC_SWREG11_H264_REFER1_BASE",
        "offset": "0x002c",
        "size": "W",
        "reset": "0x00000000",
        "description": "base address for reference picture index 1"
      },
      {
        "name": "RKVDEC_SWREG11_VP9_REFERLAST_BASE",
        "offset": "0x002c",
        "size": "W",
        "reset": "0x00000000",
        "description": "base address for last frame"
      },
      {
        "name": "RKVDEC_SWREG12_HEVC_REFER2_BASE",
        "offset": "0x0030",
        "size": "W",
        "reset": "0x00000000",
        "description": "base address for reference picture index 2"
      },
      {
        "name": "RKVDEC_SWREG12_H264_REFER2_BASE",
        "offset": "0x0030",
        "size": "W",
        "reset": "0x00000000",
        "description": "base address for reference picture index 2"
      },
      {
        "name": "RKVDEC_SWREG12_VP9_REFERGOLDEN_BASE",
        "offset": "0x0030",
        "size": "W",
        "reset": "0x00000000",
        "description": "base address for golden frame"
      },
      {
        "name": "RKVDEC_SWREG13_HEVC_REFER3_BASE",
        "offset": "0x0034",
        "size": "W",
        "reset": "0x00000000",
        "description": "base address for reference picture index 3"
      },
      {
        "name": "RKVDEC_SWREG13_H264_REFER3_BASE",
        "offset": "0x0034",
        "size": "W",
        "reset": "0x00000000",
        "description": "base address for reference picture index 3"
      },
      {
        "name": "RKVDEC_SWREG13_VP9_REFERALFTER_BASE",
        "offset": "0x0034",
        "size": "W",
        "reset": "0x00000000",
        "description": "base address for referalfter frame"
      },
      {
        "name": "RKVDEC_SWREG14_HEVC_REFER4_BASE",
        "offset": "0x0038",
        "size": "W",
        "reset": "0x00000000",
        "description": "base address for reference picture index 4"
      },
      {
        "name": "RKVDEC_SWREG14_H264_REFER4_BASE",
        "offset": "0x0038",
        "size": "W",
        "reset": "0x00000000",
        "description": "base address for reference picture index 4"
      },
      {
        "name": "RKVDEC_SWREG14_VP9COUNT_BASE",
        "offset": "0x0038",
        "size": "W",
        "reset": "0x00000000",
        "description": "vp9 count base addr"
      },
      {
        "name": "RKVDEC_SWREG15_H264_REFER5_BASE",
        "offset": "0x003c",
        "size": "W",
        "reset": "0x00000000",
        "description": "base address for reference picture index 5"
      },
      {
        "name": "RKVDEC_SWREG15_VP9_SEGIDLAST_BASE",
        "offset": "0x003c",
        "size": "W",
        "reset": "0x00000000",
        "description": "base address for last frame segment id"
      },
      {
        "name": "RKVDEC_SWREG15_HEVC_REFER5_BASE",
        "offset": "0x003c",
        "size": "W",
        "reset": "0x00000000",
        "description": "base address for reference picture index 5"
      },
      {
        "name": "RKVDEC_SWREG16_H264_REFER6_BASE",
        "offset": "0x0040",
        "size": "W",
        "reset": "0x00000000",
        "description": "base address for reference picture index 6"
      },
      {
        "name": "RKVDEC_SWREG16_VP9_SEGIDCUR_BASE",
        "offset": "0x0040",
        "size": "W",
        "reset": "0x00000000",
        "description": "base address for cur frame segment id"
      },
      {
        "name": "RKVDEC_SWREG16_HEVC_REFER6_BASE",
        "offset": "0x0040",
        "size": "W",
        "reset": "0x00000000",
        "description": "base address for reference picture index 6"
      },
      {
        "name": "RKVDEC_SWREG17_H264_REFER7_BASE",
        "offset": "0x0044",
        "size": "W",
        "reset": "0x00000000",
        "description": "base address for reference picture index 7"
      },
      {
        "name": "RKVDEC_SWREG17_VP9_FRAME_SIZE_LAST",
        "offset": "0x0044",
        "size": "W",
        "reset": "0x00000000",
        "description": "vp9 last frame size"
      },
      {
        "name": "RKVDEC_SWREG17_HEVC_REFER7_BASE",
        "offset": "0x0044",
        "size": "W",
        "reset": "0x00000000",
        "description": "base address for reference picture index 7"
      },
      {
        "name": "RKVDEC_SWREG18_H264_REFER8_BASE",
        "offset": "0x0048",
        "size": "W",
        "reset": "0x00000000",
        "description": "base address for reference picture index 8"
      },
      {
        "name": "RKVDEC_SWREG18_VP9_FRAME_SIZE_GOLDEN",
        "offset": "0x0048",
        "size": "W",
        "reset": "0x00000000",
        "description": "vp9 golden frame size"
      },
      {
        "name": "RKVDEC_SWREG18_HEVC_REFER8_BASE",
        "offset": "0x0048",
        "size": "W",
        "reset": "0x00000000",
        "description": "base address for reference picture index 8"
      },
      {
        "name": "RKVDEC_SWREG19_H264_REFER9_BASE",
        "offset": "0x004c",
        "size": "W",
        "reset": "0x00000000",
        "description": "base address for reference picture index 9"
      },
      {
        "name": "RKVDEC_SWREG19_VP9_FRAME_SIZE_ALTREF",
        "offset": "0x004c",
        "size": "W",
        "reset": "0x00000000",
        "description": "vp9 alfter frame size"
      },
      {
        "name": "RKVDEC_SWREG19_HEVC_REFER9_BASE",
        "offset": "0x004c",
        "size": "W",
        "reset": "0x00000000",
        "description": "base address for reference picture index 9"
      },
      {
        "name": "RKVDEC_SWREG20_H264_REFER10_BASE",
        "offset": "0x0050",
        "size": "W",
        "reset": "0x00000000",
        "description": "base address for reference picture index 10"
      },
      {
        "name": "RKVDEC_SWREG20_VP9_SEGID_GRP0",
        "offset": "0x0050",
        "size": "W",
        "reset": "0x00000000",
        "description": "vp9 segid syntax grp0"
      },
      {
        "name": "RKVDEC_SWREG20_HEVC_REFER10_BASE",
        "offset": "0x0050",
        "size": "W",
        "reset": "0x00000000",
        "description": "base address for reference picture index 10"
      },
      {
        "name": "RKVDEC_SWREG21_H264_REFER11_BASE",
        "offset": "0x0054",
        "size": "W",
        "reset": "0x00000000",
        "description": "base address for reference picture index 11"
      },
      {
        "name": "RKVDEC_SWREG21_VP9_SEGID_GRP1",
        "offset": "0x0054",
        "size": "W",
        "reset": "0x00000000",
        "description": "vp9 segid syntax grp1"
      },
      {
        "name": "RKVDEC_SWREG21_HEVC_REFER11_BASE",
        "offset": "0x0054",
        "size": "W",
        "reset": "0x00000000",
        "description": "base address for reference picture index 11"
      },
      {
        "name": "RKVDEC_SWREG22_H264_REFER12_BASE",
        "offset": "0x0058",
        "size": "W",
        "reset": "0x00000000",
        "description": "base address for reference picture index 12"
      },
      {
        "name": "RKVDEC_SWREG22_VP9_SEGID_GRP2",
        "offset": "0x0058",
        "size": "W",
        "reset": "0x00000000",
        "description": "vp9 segid syntax grp2"
      },
      {
        "name": "RKVDEC_SWREG22_HEVC_REFER12_BASE",
        "offset": "0x0058",
        "size": "W",
        "reset": "0x00000000",
        "description": "base address for reference picture index 12"
      },
      {
        "name": "RKVDEC_SWREG23_H264_REFER13_BASE",
        "offset": "0x005c",
        "size": "W",
        "reset": "0x00000000",
        "description": "base address for reference picture index 13"
      },
      {
        "name": "RKVDEC_SWREG23_VP9_SEGID_GRP3",
        "offset": "0x005c",
        "size": "W",
        "reset": "0x00000000",
        "description": "vp9 segid syntax grp3"
      },
      {
        "name": "RKVDEC_SWREG23_HEVC_REFER13_BASE",
        "offset": "0x005c",
        "size": "W",
        "reset": "0x00000000",
        "description": "base address for reference picture index 13"
      },
      {
        "name": "RKVDEC_SWREG24_H264_REFER14_BASE",
        "offset": "0x0060",
        "size": "W",
        "reset": "0x00000000",
        "description": "base address for reference picture index 14"
      },
      {
        "name": "RKVDEC_SWREG24_VP9_SEGID_GRP4",
        "offset": "0x0060",
        "size": "W",
        "reset": "0x00000000",
        "description": "vp9 segid syntax grp4"
      },
      {
        "name": "RKVDEC_SWREG24_HEVC_REFER14_BASE",
        "offset": "0x0060",
        "size": "W",
        "reset": "0x00000000",
        "description": "base address for reference picture index 14"
      },
      {
        "name": "RKVDEC_SWREG25_VP9_SEGID_GRP5",
        "offset": "0x0064",
        "size": "W",
        "reset": "0x00000000",
        "description": "vp9 segid syntax grp5"
      },
      {
        "name": "RKVDEC_SWREG25_REFER0_POC",
        "offset": "0x0064",
        "size": "W",
        "reset": "0x00000000",
        "description": "the poc of reference picture index 0"
      },
      {
        "name": "RKVDEC_SWREG26_VP9_SEGID_GRP6",
        "offset": "0x0068",
        "size": "W",
        "reset": "0x00000000",
        "description": "vp9 segid syntax grp6"
      },
      {
        "name": "RKVDEC_SWREG26_REFER1_POC",
        "offset": "0x0068",
        "size": "W",
        "reset": "0x00000000",
        "description": "the poc of reference picture index 1"
      },
      {
        "name": "RKVDEC_SWREG27_VP9_SEGID_GRP7",
        "offset": "0x006c",
        "size": "W",
        "reset": "0x00000000",
        "description": "vp9 segid syntax grp7"
      },
      {
        "name": "RKVDEC_SWREG27_REFER2_POC",
        "offset": "0x006c",
        "size": "W",
        "reset": "0x00000000",
        "description": "the poc of reference picture index 2"
      },
      {
        "name": "RKVDEC_SWREG28_VP9_CPRHEADER_CONFIG",
        "offset": "0x0070",
        "size": "W",
        "reset": "0x00000000",
        "description": "vp9 compressed header config info"
      },
      {
        "name": "RKVDEC_SWREG28_REFER3_POC",
        "offset": "0x0070",
        "size": "W",
        "reset": "0x00000000",
        "description": "the poc of reference picture index 3"
      },
      {
        "name": "RKVDEC_SWREG29_VP9_LREF_SCALE",
        "offset": "0x0074",
        "size": "W",
        "reset": "0x00000000",
        "description": "scaling factor for last reference picture"
      },
      {
        "name": "RKVDEC_SWREG29_REFER4_POC",
        "offset": "0x0074",
        "size": "W",
        "reset": "0x00000000",
        "description": "the poc of reference picture index 4"
      },
      {
        "name": "RKVDEC_SWREG30_VP9_GREF_SCALE",
        "offset": "0x0078",
        "size": "W",
        "reset": "0x00000000",
        "description": "scaling factor for golden reference picture"
      },
      {
        "name": "RKVDEC_SWREG30_REFER5_POC",
        "offset": "0x0078",
        "size": "W",
        "reset": "0x00000000",
        "description": "the poc of reference picture index 5"
      },
      {
        "name": "RKVDEC_SWREG31_VP9_AREF_SCALE",
        "offset": "0x007c",
        "size": "W",
        "reset": "0x00000000",
        "description": "scaling factor for alfter reference picture"
      },
      {
        "name": "RKVDEC_SWREG31_REFER6_POC",
        "offset": "0x007c",
        "size": "W",
        "reset": "0x00000000",
        "description": "the poc of reference picture index 6"
      },
      {
        "name": "RKVDEC_SWREG32_VP9_REF_DELTAS_LASTFRAME",
        "offset": "0x0080",
        "size": "W",
        "reset": "0x00000000",
        "description": "vp9 ref deltas"
      },
      {
        "name": "RKVDEC_SWREG32_REFER7_POC",
        "offset": "0x0080",
        "size": "W",
        "reset": "0x00000000",
        "description": "the poc of reference picture index 7"
      },
      {
        "name": "RKVDEC_SWREG33_VP9_INFO_LASTFRAME",
        "offset": "0x0084",
        "size": "W",
        "reset": "0x00000000",
        "description": "vp9 info for lastframe"
      },
      {
        "name": "RKVDEC_SWREG33_REFER8_POC",
        "offset": "0x0084",
        "size": "W",
        "reset": "0x00000000",
        "description": "the poc of reference picture index 8"
      },
      {
        "name": "RKVDEC_SWREG34_VP9_INTERCMD_BASE",
        "offset": "0x0088",
        "size": "W",
        "reset": "0x00000000",
        "description": "inter cmd base addr"
      },
      {
        "name": "RKVDEC_SWREG34_REFER9_POC",
        "offset": "0x0088",
        "size": "W",
        "reset": "0x00000000",
        "description": "the poc of reference picture index 9"
      },
      {
        "name": "RKVDEC_SWREG35_VP9_INTERCMD_NUM",
        "offset": "0x008c",
        "size": "W",
        "reset": "0x00000000",
        "description": "vp9 intercmd num"
      },
      {
        "name": "RKVDEC_SWREG35_REFER10_POC",
        "offset": "0x008c",
        "size": "W",
        "reset": "0x00000000",
        "description": "the poc of reference picture index 10"
      },
      {
        "name": "RKVDEC_SWREG36_VP9_LASTTILE_SIZE",
        "offset": "0x0090",
        "size": "W",
        "reset": "0x00000000",
        "description": "vp9 lasttile size"
      },
      {
        "name": "RKVDEC_SWREG36_REFER11_POC",
        "offset": "0x0090",
        "size": "W",
        "reset": "0x00000000",
        "description": "the poc of reference picture index 11"
      },
      {
        "name": "RKVDEC_SWREG37_VP9_LASTF_HOR_VIRSTRIDE",
        "offset": "0x0094",
        "size": "W",
        "reset": "0x00000000",
        "description": "Register0000 Abstract"
      },
      {
        "name": "RKVDEC_SWREG37_REFER12_POC",
        "offset": "0x0094",
        "size": "W",
        "reset": "0x00000000",
        "description": "the poc of reference picture index 12"
      },
      {
        "name": "RKVDEC_SWREG38_VP9_GOLDENF_HOR_VIRSTRIDE",
        "offset": "0x0098",
        "size": "W",
        "reset": "0x00000000",
        "description": "vp9 golden frame horizontal virstride"
      },
      {
        "name": "RKVDEC_SWREG38_REFER13_POC",
        "offset": "0x0098",
        "size": "W",
        "reset": "0x00000000",
        "description": "the poc of reference picture index 13"
      },
      {
        "name": "RKVDEC_SWREG39_VP9_ALTREFF_HOR_VIRSTRIDE",
        "offset": "0x009c",
        "size": "W",
        "reset": "0x00000000",
        "description": "vp9 altref frame horizontal virstride"
      },
      {
        "name": "RKVDEC_SWREG39_REFER14_POC",
        "offset": "0x009c",
        "size": "W",
        "reset": "0x00000000",
        "description": "the poc of reference picture index 14"
      },
      {
        "name": "RKVDEC_SWREG40_CUR_POC",
        "offset": "0x00a0",
        "size": "W",
        "reset": "0x00000000",
        "description": "the poc of cur picture"
      },
      {
        "name": "RKVDEC_SWREG41_RLCWRITE_BASE",
        "offset": "0x00a4",
        "size": "W",
        "reset": "0x00000000",
        "description": "the base address or rlcwrite base addr"
      },
      {
        "name": "RKVDEC_SWREG42_PPS_BASE",
        "offset": "0x00a8",
        "size": "W",
        "reset": "0x00000000",
        "description": "the base address of pps"
      },
      {
        "name": "RKVDEC_SWREG43_RPS_BASE",
        "offset": "0x00ac",
        "size": "W",
        "reset": "0x00000000",
        "description": "the base address of rps"
      },
      {
        "name": "RKVDEC_SWREG44_STRMD_ERROR_EN",
        "offset": "0x00b0",
        "size": "W",
        "reset": "0x00000000",
        "description": "cabac error enable config"
      },
      {
        "name": "RKVDEC_SWREG45_STRMD_ERROR_STATUS",
        "offset": "0x00b4",
        "size": "W",
        "reset": "0x00000000",
        "description": "cabac error status"
      },
      {
        "name": "RKVDEC_SWREG45_VP9_ERROR_INFO0",
        "offset": "0x00b4",
        "size": "W",
        "reset": "0x00000000",
        "description": "vp9 error info"
      },
      {
        "name": "RKVDEC_SWREG46_STRMD_ERROR_CTU",
        "offset": "0x00b8",
        "size": "W",
        "reset": "0x00400000",
        "description": "strmd error ctu"
      },
      {
        "name": "RKVDEC_SWREG47_SAO_CTU_POSITION",
        "offset": "0x00bc",
        "size": "W",
        "reset": "0x00000000",
        "description": "sao ctu position"
      },
      {
        "name": "RKVDEC_SWREG48_H264_REFER15_BASE",
        "offset": "0x00c0",
        "size": "W",
        "reset": "0x00000000",
        "description": "base address for reference picture index 15"
      },
      {
        "name": "RKVDEC_SWREG48_VP9_LAST_YSTRIDE",
        "offset": "0x00c0",
        "size": "W",
        "reset": "0x00000000",
        "description": "last ref ystride"
      },
      {
        "name": "RKVDEC_SWREG49_H264_REFER15_POC",
        "offset": "0x00c4",
        "size": "W",
        "reset": "0x00000000",
        "description": "the poc of reference picture index 15"
      },
      {
        "name": "RKVDEC_SWREG49_VP9_GOLDEN_YSTRIDE",
        "offset": "0x00c4",
        "size": "W",
        "reset": "0x00000000",
        "description": "golden ref ystride"
      },
      {
        "name": "RKVDEC_SWREG50_H264_REFER16_POC",
        "offset": "0x00c8",
        "size": "W",
        "reset": "0x00000000",
        "description": "the poc of reference picture index 16"
      },
      {
        "name": "RKVDEC_SWREG50_VP9_ALTREFY_YSTRIDE",
        "offset": "0x00c8",
        "size": "W",
        "reset": "0x00000000",
        "description": "altref ref ystride"
      },
      {
        "name": "RKVDEC_SWREG51_H264_REFER17_POC",
        "offset": "0x00cc",
        "size": "W",
        "reset": "0x00000000",
        "description": "the poc of reference picture index 17"
      },
      {
        "name": "RKVDEC_SWREG51_VP9_LASTREF_YUVSTRIDE",
        "offset": "0x00cc",
        "size": "W",
        "reset": "0x00000000",
        "description": "vp9 lastref  yuv stride"
      },
      {
        "name": "RKVDEC_SWREG52_VP9_REFCOLMV_BASE",
        "offset": "0x00d0",
        "size": "W",
        "reset": "0x00000000",
        "description": "vp9 colmv ref base"
      },
      {
        "name": "RKVDEC_SWREG52_H264_REFER18_POC",
        "offset": "0x00d0",
        "size": "W",
        "reset": "0x00000000",
        "description": "the poc of reference picture index 18"
      },
      {
        "name": "RKVDEC_SWREG53_H264_REFER19_POC",
        "offset": "0x00d4",
        "size": "W",
        "reset": "0x00000000",
        "description": "the poc of reference picture index 19"
      },
      {
        "name": "RKVDEC_SWREG54_H264_REFER20_POC",
        "offset": "0x00d8",
        "size": "W",
        "reset": "0x00000000",
        "description": "the poc of reference picture index 20"
      },
      {
        "name": "RKVDEC_SWREG55_H264_REFER21_POC",
        "offset": "0x00dc",
        "size": "W",
        "reset": "0x00000000",
        "description": "the poc of reference picture index 21"
      },
      {
        "name": "RKVDEC_SWREG56_H264_REFER22_POC",
        "offset": "0x00e0",
        "size": "W",
        "reset": "0x00000000",
        "description": "the poc of reference picture index 22"
      },
      {
        "name": "RKVDEC_SWREG57_H264_REFER23_POC",
        "offset": "0x00e4",
        "size": "W",
        "reset": "0x00000000",
        "description": "the poc of reference picture index 23"
      },
      {
        "name": "RKVDEC_SWREG58_H264_REFER24_POC",
        "offset": "0x00e8",
        "size": "W",
        "reset": "0x00000000",
        "description": "the poc of reference picture index 24"
      },
      {
        "name": "RKVDEC_SWREG59_H264_REFER25_POC",
        "offset": "0x00ec",
        "size": "W",
        "reset": "0x00000000",
        "description": "the poc of reference picture index 25"
      },
      {
        "name": "RKVDEC_SWREG60_H264_REFER26_POC",
        "offset": "0x00f0",
        "size": "W",
        "reset": "0x00000000",
        "description": "the poc of reference picture index 26"
      },
      {
        "name": "RKVDEC_SWREG61_H264_REFER27_POC",
        "offset": "0x00f4",
        "size": "W",
        "reset": "0x00000000",
        "description": "the poc of reference picture index 27"
      },
      {
        "name": "RKVDEC_SWREG62_H264_REFER28_POC",
        "offset": "0x00f8",
        "size": "W",
        "reset": "0x00000000",
        "description": "the poc of reference picture index 28"
      },
      {
        "name": "RKVDEC_SWREG63_H264_REFER29_POC",
        "offset": "0x00fc",
        "size": "W",
        "reset": "0x00000000",
        "description": "the poc of reference picture index 29"
      },
      {
        "name": "RKVDEC_SWREG64_PERFORMANCE_CYCLE",
        "offset": "0x0100",
        "size": "W",
        "reset": "0x00000000",
        "description": "hevc performance cycle"
      },
      {
        "name": "RKVDEC_SWREG65_AXI_DDR_RDATA",
        "offset": "0x0104",
        "size": "W",
        "reset": "0x00000000",
        "description": "axi ddr read data num"
      },
      {
        "name": "RKVDEC_SWREG66_AXI_DDR_WDATA",
        "offset": "0x0108",
        "size": "W",
        "reset": "0x00000000",
        "description": "axi ddr write data number"
      },
      {
        "name": "RKVDEC_SWREG68_PERFORMANCE_SEL",
        "offset": "0x0110",
        "size": "W",
        "reset": "0x00000000",
        "description": ""
      },
      {
        "name": "RKVDEC_SWREG69_PERFORMANCE_CNT0",
        "offset": "0x0114",
        "size": "W",
        "reset": "0x00000000",
        "description": ""
      },
      {
        "name": "RKVDEC_SWREG70_PERFORMANCE_CNT1",
        "offset": "0x0118",
        "size": "W",
        "reset": "0x00000000",
        "description": ""
      },
      {
        "name": "RKVDEC_SWREG71_PERFORMANCE_CNT2",
        "offset": "0x011c",
        "size": "W",
        "reset": "0x00000000",
        "description": ""
      },
      {
        "name": "RKVDEC_SWREG72_H264_REFER30_POC",
        "offset": "0x0120",
        "size": "W",
        "reset": "0x00000000",
        "description": "the poc of reference picture index 30"
      },
      {
        "name": "RKVDEC_SWREG73_H264_REFER31_POC",
        "offset": "0x0124",
        "size": "W",
        "reset": "0x00000000",
        "description": "the poc of reference picture index 31"
      },
      {
        "name": "RKVDEC_SWREG74_H264_CUR_POC1",
        "offset": "0x0128",
        "size": "W",
        "reset": "0x00000000",
        "description": "h264 cur poc for bottom filed"
      },
      {
        "name": "RKVDEC_SWREG75_H264_ERRORINFO_BASE",
        "offset": "0x012c",
        "size": "W",
        "reset": "0x00000000",
        "description": "h264 error info base addr"
      },
      {
        "name": "RKVDEC_SWREG76_H264_ERRORINFO_NUM",
        "offset": "0x0130",
        "size": "W",
        "reset": "0x00000000",
        "description": "h264 error info num"
      },
      {
        "name": "RKVDEC_SWREG77_H264_ERROR_E",
        "offset": "0x0134",
        "size": "W",
        "reset": "0x00000000",
        "description": "h264 error enable high bits"
      }
    ]
  },

  {
    "type": "group",
    "registers": [
      {
        "type": "register",
        "name": "VDPU_SWREG0",
        "offset": "0x0000",
        "size": "W",
        "reset": "0x00010100",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:24",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "SW_AXI_ID_WR",
            "bit_range": "23:16",
            "attr": "RW",
            "reset": "0x01",
            "description": "AXI Write ID\nif you config 0,will modify as 1 by hw"
          },
          {
            "name": "SW_AXI_ID_RD",
            "bit_range": "15:8",
            "attr": "RW",
            "reset": "0x01",
            "description": "AXI Read ID\nif you config 0,will modify as 1 by hw"
          },
          {
            "name": "RESERVED",
            "bit_range": "7:6",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "SW_SCMD_OFF",
            "bit_range": "5",
            "attr": "RW",
            "reset": "0x0",
            "description": "on-off for AXI Single Command Multiple Data\non-off for AXI Single Command Multiple Data\n0:on\n1:off"
          },
          {
            "name": "SW_MAX_BURST_LEN",
            "bit_range": "4:0",
            "attr": "RW",
            "reset": "0x00",
            "description": "the max burst length can be used by axi bus\nrange : 1-16"
          }
        ],
        "description": "axi control"
      },
      {
        "type": "register",
        "name": "VDPU_SWREG1",
        "offset": "0x0004",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:30",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "SW_COE_2ST",
            "bit_range": "29:20",
            "attr": "RW",
            "reset": "0x000",
            "description": "used in red color components calculate,used together with cr pix\nused for red color components calculate,used together with cr pix"
          },
          {
            "name": "SW_COE_1ST_1",
            "bit_range": "19:10",
            "attr": "RW",
            "reset": "0x000",
            "description": "used in all color components calculate,used together with y pix\nused for all color components calculate,used together with y pix"
          },
          {
            "name": "SW_COE_1ST_0",
            "bit_range": "9:0",
            "attr": "RW",
            "reset": "0x000",
            "description": "used for all color components calculate,used together with y pix"
          }
        ],
        "description": "color coeff register"
      },
      {
        "type": "register",
        "name": "VDPU_SWREG2",
        "offset": "0x0008",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:30",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "SW_COE_5ST",
            "bit_range": "29:20",
            "attr": "RW",
            "reset": "0x000",
            "description": "used for blue components calculate,used together with cb pix"
          },
          {
            "name": "SW_COE_4ST",
            "bit_range": "19:10",
            "attr": "RW",
            "reset": "0x000",
            "description": "used for green color components calculate,used together with cb\npix"
          },
          {
            "name": "SW_COE_3ST",
            "bit_range": "9:0",
            "attr": "RW",
            "reset": "0x000",
            "description": "used for green color components calculate,used together with cr\npix"
          }
        ],
        "description": "color coeff register"
      },
      {
        "type": "register",
        "name": "VDPU_SWREG3",
        "offset": "0x000c",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:8",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "SW_COE_6ST",
            "bit_range": "7:0",
            "attr": "RW",
            "reset": "0x00",
            "description": "used for burightness adjust,used together with y pix"
          }
        ],
        "description": "color coeff register"
      },
      {
        "type": "register",
        "name": "VDPU_SWREG4",
        "offset": "0x0010",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:24",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "SW_SCL_MODE_VRT",
            "bit_range": "23:22",
            "attr": "RW",
            "reset": "0x0",
            "description": "0 =  no scl\n1 =  up scl\n2 =  down scl"
          },
          {
            "name": "SW_SCL_MODE_HRZ",
            "bit_range": "21:20",
            "attr": "RW",
            "reset": "0x0",
            "description": "to sellect scaling mode for Horizontal\n0 =  no scl\n1 =  up scl\n2 =  down scl"
          },
          {
            "name": "RESERVED",
            "bit_range": "19:18",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "SW_SCL_FCT_W",
            "bit_range": "17:0",
            "attr": "RW",
            "reset": "0x00000",
            "description": "scaling factor of width\nvalue = (output_width-1)/(input_width-1)"
          }
        ],
        "description": "scl ctrl register"
      },
      {
        "type": "register",
        "name": "VDPU_SWREG5",
        "offset": "0x0014",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:18",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "SW_SCL_FCT_H",
            "bit_range": "17:0",
            "attr": "RW",
            "reset": "0x00000",
            "description": "scaling factor of height\nvalue = (output_width-1)/(input_width-1)"
          }
        ],
        "description": "scl ctrl register"
      },
      {
        "type": "register",
        "name": "VDPU_SWREG6",
        "offset": "0x0018",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "SW_SCL_FCT_H_INV",
            "bit_range": "31:16",
            "attr": "RW",
            "reset": "0x0000",
            "description": "scaling factor of height and cv\nvalue =(inputw-1) / (outputw-1)"
          },
          {
            "name": "SW_SCL_FCT_W_INV",
            "bit_range": "15:0",
            "attr": "RW",
            "reset": "0x0000",
            "description": "scaling factor of width and ch\nvalue =(inputw-1) / (outputw-1)"
          }
        ],
        "description": "scl ctrl register"
      },
      {
        "type": "register",
        "name": "VDPU_SWREG7",
        "offset": "0x001c",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:27",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "SW_PIXNUM_DOWN_BYD",
            "bit_range": "26:16",
            "attr": "RW",
            "reset": "0x000",
            "description": "the Amount of vertical pixels beyond the down border\nRange : 0-dst_height"
          },
          {
            "name": "RESERVED",
            "bit_range": "15:11",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "SW_PIXNUM_UP_BYD",
            "bit_range": "10:0",
            "attr": "RW",
            "reset": "0x000",
            "description": "the Amount of vertical pixels beyond the up border\nRange : 0-dst_height"
          }
        ],
        "description": "Amount of pixels beyond border"
      },
      {
        "type": "register",
        "name": "VDPU_SWREG8",
        "offset": "0x0020",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:27",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "SW_PIXNUM_RIGHT_BYD",
            "bit_range": "26:16",
            "attr": "RW",
            "reset": "0x000",
            "description": "the Amount of vertical pixels beyond the right border\nRange : 0~dst_width"
          },
          {
            "name": "RESERVED",
            "bit_range": "15:11",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "SW_PIXNUM_LEFT_BYD",
            "bit_range": "10:0",
            "attr": "RW",
            "reset": "0x000",
            "description": "the Amount of vertical pixels beyond the left border\nRange : 0~dst_width"
          }
        ],
        "description": "Amount of pixels beyond border"
      },
      {
        "type": "register",
        "name": "VDPU_SWREG9",
        "offset": "0x0024",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "SW_MASK_R",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "color R/(alpha channnel) component 's bit mask"
          }
        ],
        "description": "Rmask register"
      },
      {
        "type": "register",
        "name": "VDPU_SWREG10",
        "offset": "0x0028",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "SW_MASK_G",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "color G/(alpha channnel) component 's bit mask"
          }
        ],
        "description": "Gmask register"
      },
      {
        "type": "register",
        "name": "VDPU_SWREG11",
        "offset": "0x002c",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "SW_MASK_B",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "color B/(alpha channnel) component 's bit mask"
          }
        ],
        "description": "Bmask register"
      },
      {
        "type": "register",
        "name": "VDPU_SWREG12",
        "offset": "0x0030",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "SW_BOTFLD_Y_ST_ADR",
            "bit_range": "31:2",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "input bottom field pp start address for y component\ninput bottom field pp start address for y component"
          },
          {
            "name": "RESERVED",
            "bit_range": "1:0",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          }
        ],
        "description": "PP input picture base address for Y bottom field"
      },
      {
        "type": "register",
        "name": "VDPU_SWREG13",
        "offset": "0x0034",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "SW_BOTFLD_C_ST_ADR",
            "bit_range": "31:2",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "input bottom field pp start address for c component"
          },
          {
            "name": "RESERVED",
            "bit_range": "1:0",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          }
        ],
        "description": "PP input picture base for Ch bottom field"
      },
      {
        "type": "register",
        "name": "VDPU_SWREG14",
        "offset": "0x0038",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:30",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "SW_MRMB_8PIX_FLAG",
            "bit_range": "29",
            "attr": "RW",
            "reset": "0x0",
            "description": "the most right unrotated MB of input picture just 8 lines pix data\n829PP input picture width is not 16 pixels multiple. Only 8 pixels\nof the most right MB of the unrotated input picture is used for\nPP input."
          },
          {
            "name": "SW_MDMB_8PIX_FLAG",
            "bit_range": "28",
            "attr": "RW",
            "reset": "0x0",
            "description": "the most down unrotated MB of input picture just 8 rows pix data"
          },
          {
            "name": "RESERVED",
            "bit_range": "27",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "SW_MBCROP_CRDTY_EXT",
            "bit_range": "26:24",
            "attr": "RW",
            "reset": "0x0",
            "description": "in order to support jpeg to extend coordinate y bits"
          },
          {
            "name": "SW_MBCROP_CRDTY",
            "bit_range": "23:16",
            "attr": "RW",
            "reset": "0x00",
            "description": "coordinate y used in macroblock crop"
          },
          {
            "name": "RESERVED",
            "bit_range": "15:12",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "SW_MBCROP_CRDTX_EXT",
            "bit_range": "11:9",
            "attr": "RW",
            "reset": "0x0",
            "description": "in order to support jpeg to extend bits"
          },
          {
            "name": "SW_MBCROP_CRDTX",
            "bit_range": "8:0",
            "attr": "RW",
            "reset": "0x000",
            "description": "coordinate x used in macroblock crop"
          }
        ],
        "description": "coordinate used in macroblock crop"
      },
      {
        "type": "register",
        "name": "VDPU_SWREG15",
        "offset": "0x003c",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:13",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "SW_RANGEMAP_COEF_C",
            "bit_range": "12:8",
            "attr": "RW",
            "reset": "0x00",
            "description": "the  value of chrominance component range map\nVC- 1:c range map value +9"
          },
          {
            "name": "RESERVED",
            "bit_range": "7:6",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "SW_YUV_CONV_RANGE",
            "bit_range": "5",
            "attr": "RW",
            "reset": "0x0",
            "description": "to declaration the range of YCbCr when  RGB conversion\nY:\n0:16~235\n1:0~255\nC:\n0:16~240\n1:0~255"
          },
          {
            "name": "SW_RANGEMAP_Y",
            "bit_range": "4:0",
            "attr": "RW",
            "reset": "0x00",
            "description": "the  value of Y component range map\nVC- 1:y range map value +9"
          }
        ],
        "description": "range map register"
      },
      {
        "type": "register",
        "name": "VDPU_SWREG16",
        "offset": "0x0040",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:21",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "SW_PADD_B",
            "bit_range": "20:16",
            "attr": "RW",
            "reset": "0x00",
            "description": "the total num of padded in front of B componet"
          },
          {
            "name": "RESERVED",
            "bit_range": "15:13",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "SW_PADD_G",
            "bit_range": "12:8",
            "attr": "RW",
            "reset": "0x00",
            "description": "the total num of padded in front of G componet\nthe total num of padded in front of G componet"
          },
          {
            "name": "RESERVED",
            "bit_range": "7:5",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "SW_PADD_R",
            "bit_range": "4:0",
            "attr": "RW",
            "reset": "0x00",
            "description": "the total num of padded in front of R componet"
          }
        ],
        "description": "total num of padded for RGB"
      },
      {
        "type": "register",
        "name": "VDPU_SWREG17",
        "offset": "0x0044",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "PP_DEINTERL_EN",
            "bit_range": "30",
            "attr": "RO",
            "reset": "0x0",
            "description": "on-off for pp deinterlance\n0: off\n1 : on"
          },
          {
            "name": "PP_ABLED_EN",
            "bit_range": "29",
            "attr": "RO",
            "reset": "0x0",
            "description": "on-off for pp Alpha Blending\n0: off\n1 : on"
          },
          {
            "name": "PP_WORK_EN",
            "bit_range": "28",
            "attr": "RO",
            "reset": "0x0",
            "description": "pp work allow flag\n0 : off\n1: on"
          },
          {
            "name": "RESERVED",
            "bit_range": "27:4",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "PP_OUTW_1920_EN",
            "bit_range": "3",
            "attr": "RO",
            "reset": "0x0",
            "description": "on-off for pp output width up to 1920\n1st priority used"
          },
          {
            "name": "PP_OUTW_1280_EN",
            "bit_range": "2",
            "attr": "RO",
            "reset": "0x0",
            "description": "on-off for pp output width up to 1280\n2st priority used"
          },
          {
            "name": "PP_OUTW_720_EN",
            "bit_range": "1",
            "attr": "RO",
            "reset": "0x0",
            "description": "on-off for pp output width up to 720\n3st priority used"
          },
          {
            "name": "PP_OUTW_352_EN",
            "bit_range": "0",
            "attr": "RO",
            "reset": "0x0",
            "description": "on-off for pp output width up to 352\n4st priority used"
          }
        ],
        "description": "hw support informan,read only"
      },
      {
        "type": "register",
        "name": "VDPU_SWREG18",
        "offset": "0x0048",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "SW_Y_IN_ST_ADR",
            "bit_range": "31:2",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "input y component start address\nThe start address of topfield of the picture when data come from\nfields.extemal mode support only"
          },
          {
            "name": "RESERVED",
            "bit_range": "1:0",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          }
        ],
        "description": "base address for reading post-processing input picture uminan"
      },
      {
        "type": "register",
        "name": "VDPU_SWREG19",
        "offset": "0x004c",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "SW_CB_IN_ST_ADR",
            "bit_range": "31:2",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "input cb component start address\nThe start address of topfield of the picture when data come from\nfields,extemal mode support only"
          },
          {
            "name": "RESERVED",
            "bit_range": "1:0",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          }
        ],
        "description": "Base address for reading post-processing input picture Cb/Ch"
      },
      {
        "type": "register",
        "name": "VDPU_SWREG20",
        "offset": "0x0050",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "SW_CR_IN_ST_ADR",
            "bit_range": "31:2",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "input cr component start address\nThe start address of topfield of the picture when data come from\nfields,extemal mode support only"
          },
          {
            "name": "RESERVED",
            "bit_range": "1:0",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          }
        ],
        "description": "input cr component address"
      },
      {
        "type": "register",
        "name": "VDPU_SWREG21",
        "offset": "0x0054",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "SW_Y_OUT_ST_ADR",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "output y component start address\nalso the start address of YUYV and RGB"
          }
        ],
        "description": "Base address for writing post-processed picture luminance/RGB"
      },
      {
        "type": "register",
        "name": "VDPU_SWREG22",
        "offset": "0x0058",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "SW_C_OUT_ST_ADR",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "output chrominace component start address\nformat is uvuvuv...."
          }
        ],
        "description": "Base address for writing post-processed picture Ch"
      },
      {
        "type": "register",
        "name": "VDPU_SWREG23",
        "offset": "0x005c",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "SW_ABLED_ST_ADR_1ST",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "1st alpha blending start address\n1.valid when mask1 is used in alpha blending mode\n2.Format of data the same as in PP input.\n3.Amount of data is related to mask 1 size or ablend1_scanline\ninformed with mask 1 size or with ablend1_scanline if ablend when\ncrop flag valid"
          }
        ],
        "description": "Display width and PP input size extension register"
      },
      {
        "type": "register",
        "name": "VDPU_SWREG24",
        "offset": "0x0060",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "SW_ABLED_ST_ADR_2ST",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "2st alpha blending start address\n1.valid when mask2 is used in alpha blending mode\n2.Format of data the same as in PP input.\n3.Amount of data is related to mask 2 size or ablend1_scanline\ninformed with mask 1 size or with ablend1_scanline if ablend when\ncrop flag valid"
          }
        ],
        "description": "alpha blending base address"
      },
      {
        "type": "register",
        "name": "VDPU_SWREG25",
        "offset": "0x0064",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:29",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "SW_SCANL_ABLD2",
            "bit_range": "28:16",
            "attr": "RW",
            "reset": "0x0000",
            "description": "ablend 2 of pixels scanline\ncorresponding  function should be enabled"
          },
          {
            "name": "RESERVED",
            "bit_range": "15:13",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "SW_SCANL_ABLD1",
            "bit_range": "12:0",
            "attr": "RW",
            "reset": "0x0000",
            "description": "ablend 1 of pixels scanline\ncorresponding  function should be enabled"
          }
        ],
        "description": "ablend of pixels scanline"
      },
      {
        "type": "register",
        "name": "VDPU_SWREG26",
        "offset": "0x0068",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:23",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "SW_END_COORDX_MA1",
            "bit_range": "22:12",
            "attr": "RW",
            "reset": "0x000",
            "description": "the end x-coordinate of mask area 1 of Horizontal start pixel\nrange:sw_st_coordx_ma1-dst width"
          },
          {
            "name": "RESERVED",
            "bit_range": "11",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "SW_ST_COORDX_MA1",
            "bit_range": "10:0",
            "attr": "RW",
            "reset": "0x000",
            "description": "the start x-coordinate of mask area 1 of Horizontal start pixel"
          }
        ],
        "description": "x-coordinate of mask area 1 for Horizontal start pixel"
      },
      {
        "type": "register",
        "name": "VDPU_SWREG27",
        "offset": "0x006c",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:23",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "SW_END_COORDY_MA1",
            "bit_range": "22:12",
            "attr": "RW",
            "reset": "0x000",
            "description": "the start y-coordinate of mask area 1 of Vertical start pixel\nrange:sw_st_coordy_ma1~dst width"
          },
          {
            "name": "RESERVED",
            "bit_range": "11",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "SW_ST_COORDY_MA1",
            "bit_range": "10:0",
            "attr": "RW",
            "reset": "0x000",
            "description": "the start y-coordinate of mask area 1 of Vertical start pixel"
          }
        ],
        "description": "y-coordinate of mask area 1 for Horizontal start pixel"
      },
      {
        "type": "register",
        "name": "VDPU_SWREG28",
        "offset": "0x0070",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:22",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "SW_END_COORDX_MA2",
            "bit_range": "21:11",
            "attr": "RW",
            "reset": "0x000",
            "description": "the end x-coordinate of mask area 2 of Horizontal start pixel\nrange:sw_st_coordx_ma2~dst width"
          },
          {
            "name": "SW_ST_COORDX_MA2",
            "bit_range": "10:0",
            "attr": "RW",
            "reset": "0x000",
            "description": "the start x-coordinate of mask area 2 of Horizontal start pixel"
          }
        ],
        "description": "x-coordinate of mask area 2 for Horizontal start pixel"
      },
      {
        "type": "register",
        "name": "VDPU_SWREG29",
        "offset": "0x0074",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:22",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "SW_END_COORDY_MA2",
            "bit_range": "21:11",
            "attr": "RW",
            "reset": "0x000",
            "description": "the start y-coordinate of mask area 2 of Vertical start pixel\nrange:sw_st_coordy_ma2-dst width"
          },
          {
            "name": "SW_ST_COORDY_MA2",
            "bit_range": "10:0",
            "attr": "RW",
            "reset": "0x000",
            "description": "the start y-coordinate of mask area 2 of Vertical start pixel"
          }
        ],
        "description": "y-coordinate of mask area 2 for Horizontal start pixel"
      },
      {
        "type": "register",
        "name": "VDPU_SWREG30",
        "offset": "0x0078",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "SW_DEINTERL_EDGE",
            "bit_range": "30:16",
            "attr": "RW",
            "reset": "0x0000",
            "description": "the edge detect value of deinterlacing\nEdge detect value used for deinterlacing"
          },
          {
            "name": "RESERVED",
            "bit_range": "15:14",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "SW_DEINTERL_THR",
            "bit_range": "13:0",
            "attr": "RW",
            "reset": "0x0000",
            "description": "the threshold value of deinterlace"
          }
        ],
        "description": "register for deinterlace ctrl"
      },
      {
        "type": "register",
        "name": "VDPU_SWREG31",
        "offset": "0x007c",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:16",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "SW_CONT_THR1",
            "bit_range": "15:8",
            "attr": "RW",
            "reset": "0x00",
            "description": "the threshold value 1 for contrast adjust"
          },
          {
            "name": "SW_CONT_THR0",
            "bit_range": "7:0",
            "attr": "RW",
            "reset": "0x00",
            "description": "the threshold value 0 for contrast adjust"
          }
        ],
        "description": "contrast adjust threshold"
      },
      {
        "type": "register",
        "name": "VDPU_SWREG32",
        "offset": "0x0080",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:26",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "SW_CONT_OFFSET1",
            "bit_range": "25:16",
            "attr": "RW",
            "reset": "0x000",
            "description": "the offset value 1 for contrast adjust"
          },
          {
            "name": "RESERVED",
            "bit_range": "15:10",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "SW_CONT_OFFSET0",
            "bit_range": "9:0",
            "attr": "RW",
            "reset": "0x000",
            "description": "the offset value 0 for contrast adjust"
          }
        ],
        "description": "contrast adjust offset"
      },
      {
        "type": "register",
        "name": "VDPU_SWREG33",
        "offset": "0x0084",
        "size": "W",
        "reset": "0xfc874780",
        "bit_ranges": [
          {
            "name": "ABLD_CROP_FLAG",
            "bit_range": "31",
            "attr": "RO",
            "reset": "0x1",
            "description": "0: unsupport crop,the exact image of the area being alpha blended\nshould exist in the external memory\n1: supprot crop,one picture in external memory which come from\nblended area can be cropped"
          },
          {
            "name": "ACCUT_OUT_EXIST_FLAG",
            "bit_range": "30",
            "attr": "RO",
            "reset": "0x1",
            "description": "Pixel Accurate PP output mode exists flag\nPIP:\n0 : use 8 pixels (width) or 2 pixels (height) steps to adjust Scaling\nand masks\n1 : use 1 pixel for RGB and 2 pixels for subsampled chroma formats\nto adjust Scaling and masks"
          },
          {
            "name": "TILE_EXIST_FLAG",
            "bit_range": "29",
            "attr": "RO",
            "reset": "0x1",
            "description": "the output of yuv422 tiled exist flag\n0 : no exist\n1 : exist"
          },
          {
            "name": "DITHER_EXIST_FLAG",
            "bit_range": "28",
            "attr": "RO",
            "reset": "0x1",
            "description": "Dithering exists flag\n0 : no exist\n1 : exist"
          },
          {
            "name": "SCL_PERF_SEL",
            "bit_range": "27:26",
            "attr": "RO",
            "reset": "0x3",
            "description": "scaling perfomance sel\n0 : without scaling\n1 : low perfomance scaling\n2 : high perfomance scaling\n3 : high and fast perfomance scaling"
          },
          {
            "name": "DEINTERL_EXIST_FLAG",
            "bit_range": "25",
            "attr": "RO",
            "reset": "0x0",
            "description": "Deinterlacing exits flag\n0 : no exist\n1 : exist"
          },
          {
            "name": "ABLD_EXIST_FLAG",
            "bit_range": "24",
            "attr": "RO",
            "reset": "0x0",
            "description": "alpha blending exists flag\n0 : no exist\n1 : exist"
          },
          {
            "name": "PP_IN_BUF_SEL",
            "bit_range": "23",
            "attr": "RO",
            "reset": "0x1",
            "description": "PP input buffering select\n0 : output buffering is 1 MB\n1 : output buffering is 4 MB"
          },
          {
            "name": "RESERVED",
            "bit_range": "22:19",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "PP_ENDIAN_MODE",
            "bit_range": "18",
            "attr": "RO",
            "reset": "0x1",
            "description": "PP output endian mode select\n0 :  Endian mode supported except RGB\n1 :  Endian mode supported for all format"
          },
          {
            "name": "PP_OUT_BUF_SEL",
            "bit_range": "17",
            "attr": "RO",
            "reset": "0x1",
            "description": "PP output buffering select\n0 : output buffering is 1 unit\n1 : output buffering is 4 unit"
          },
          {
            "name": "PPD_EXIST_FLAG",
            "bit_range": "16",
            "attr": "RO",
            "reset": "0x1",
            "description": "PPD exists flag\n0 : no exist\n1 : exist"
          },
          {
            "name": "PP_TILE_IN_MODE",
            "bit_range": "15:14",
            "attr": "RO",
            "reset": "0x1",
            "description": "PD input tiled mode\n0 : unsupport\n1 : 8x4 tile be used"
          },
          {
            "name": "RESERVED",
            "bit_range": "13:11",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "PPD_MAX_OUTW",
            "bit_range": "10:0",
            "attr": "RO",
            "reset": "0x780",
            "description": "the max pixels width allow for pp output"
          }
        ],
        "description": "Synthesis configuration register post-processor (read only)"
      },
      {
        "type": "register",
        "name": "VDPU_SWREG34",
        "offset": "0x0088",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "SW_PP_INH_EXT",
            "bit_range": "31:29",
            "attr": "RW",
            "reset": "0x0",
            "description": "PP input extended height\nin order to support jpeg"
          },
          {
            "name": "SW_PP_INH",
            "bit_range": "28:21",
            "attr": "RW",
            "reset": "0x00",
            "description": "the picture height of PP input with in macro blocks which can be\ncropped from a bigger picture when in the condtion of external\nmode"
          },
          {
            "name": "SW_ORG_INW_EXT",
            "bit_range": "20:12",
            "attr": "RW",
            "reset": "0x000",
            "description": "the orginal width of pp input pic in MBS"
          },
          {
            "name": "SW_PP_INW_EXT",
            "bit_range": "11:9",
            "attr": "RW",
            "reset": "0x0",
            "description": "PP input extended width\nin order to support jpeg"
          },
          {
            "name": "SW_PP_INW",
            "bit_range": "8:0",
            "attr": "RW",
            "reset": "0x000",
            "description": "the picture width of PP input with in macro blocks which can be\ncropped from a bigger picture when in the condtion of external\nmode"
          }
        ],
        "description": "PP input pic size register"
      },
      {
        "type": "register",
        "name": "VDPU_SWREG35",
        "offset": "0x008c",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:28",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "SW_PP_OUTH_EXT",
            "bit_range": "27",
            "attr": "RW",
            "reset": "0x0",
            "description": "the extension height of pp output"
          },
          {
            "name": "SW_PP_OUTH",
            "bit_range": "26:16",
            "attr": "RW",
            "reset": "0x000",
            "description": "(output width = 2*n (n=1,2,......) || output width\n=(configurationed Pixel Accurate PP output configuration)*n )\n&&\n( pp output width < 1920 || pp output width< 3*(sw_pp_inh-8))"
          },
          {
            "name": "RESERVED",
            "bit_range": "15:12",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "SW_PP_OUTW_EXT",
            "bit_range": "11",
            "attr": "RW",
            "reset": "0x0",
            "description": "the extension width of pp output"
          },
          {
            "name": "SW_PP_OUTW",
            "bit_range": "10:0",
            "attr": "RW",
            "reset": "0x000",
            "description": "the pp output width\n(output width = 8*n (n=1,2,......) || output width\n=(configurationed Pixel Accurate PP output configuration)*n )\n&&\n( pp output width < 1920 || pp output width< 3*(sw_pp_inw-8))"
          }
        ],
        "description": "PP output pic size register"
      },
      {
        "type": "register",
        "name": "VDPU_SWREG36",
        "offset": "0x0090",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:6",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "SW_DITHER_MODE_B",
            "bit_range": "5:4",
            "attr": "RW",
            "reset": "0x0",
            "description": "the dither mode for B-component\n0 : no use dithering\n1 : 4-bits dither matrix be used\n2 : 5-bits dither matrix be used\n3 : 6-bits dither matrix be used"
          },
          {
            "name": "SW_DITHER_MODE_G",
            "bit_range": "3:2",
            "attr": "RW",
            "reset": "0x0",
            "description": "the dither mode for G-component\n0 : no use dithering\n1 : 4-bits dither matrix be used\n2 : 5-bits dither matrix be used\n3 : 6-bits dither matrix be used"
          },
          {
            "name": "SW_DITHER_MODE_R",
            "bit_range": "1:0",
            "attr": "RW",
            "reset": "0x0",
            "description": "the dither mode for R-component\n0 : no use dithering\n1 : 4-bits dither matrix be used\n2 : 5-bits dither matrix be used\n3 : 6-bits dither matrix be used"
          }
        ],
        "description": "the dither mode for RGB"
      },
      {
        "type": "register",
        "name": "VDPU_SWREG37",
        "offset": "0x0094",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:27",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "SW_PP_IN_DATA_STRC",
            "bit_range": "26:24",
            "attr": "RW",
            "reset": "0x0",
            "description": "the data structure of pp input picture\n0 : Top field\n1 : Bottom field\n2 : Interlaced field\n3 : Interlaced frame\n4 : Ripped top field\n5 : Ripped bottom field\nif value=0/1/2,then should read every line from the base address,if\nvalue=3/4/5,then should read every second line from the base\naddress"
          },
          {
            "name": "RESERVED",
            "bit_range": "23:20",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "SW_PP_OUT_CRBF_EN",
            "bit_range": "19",
            "attr": "RW",
            "reset": "0x0",
            "description": "output yuv422 or yuv420,cr before cb\n0 : Y0CbY0Cr / CbY0CrY0\n1 : Y0CrY0Cb / CrY0CbY0"
          },
          {
            "name": "SW_PP_IN_CRBF_EN",
            "bit_range": "18",
            "attr": "RW",
            "reset": "0x0",
            "description": "in yuv422 or yuv420,cr before cb\nyuv422:\n0 : Y0CbY0Cr / CbY0CrY0\n1 : Y0CrY0Cb / CrY0CbY0\nyuv420 semiplanar chrominance:\n0 : CbCrCbCr\n1:CrCbCrCb"
          },
          {
            "name": "SW_PP_OUT_YUV_ORDER",
            "bit_range": "17",
            "attr": "RW",
            "reset": "0x0",
            "description": "the output yuv order\n0 :  Y0CbY0Cr / Y0CrY0Cb\n1 :  CbY0CrY0 / CrY0CbY0"
          },
          {
            "name": "SW_PP_IN_YUV_ORDER",
            "bit_range": "16",
            "attr": "RW",
            "reset": "0x0",
            "description": "the input yuv order\n0 :  Y0CbY0Cr / Y0CrY0Cb\n1 :  CbY0CrY0 / CrY0CbY0"
          },
          {
            "name": "RESERVED",
            "bit_range": "15:12",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "SW_PP_OUT_WORDSP",
            "bit_range": "11",
            "attr": "RW",
            "reset": "0x0",
            "description": "the 32bit data swap for pp output data,\nit will be used in 64 bit environment\n0 : no swapping\n1 : swapping high and low 32bit data"
          },
          {
            "name": "SW_PP_OUT_HFWORDSP",
            "bit_range": "10",
            "attr": "RW",
            "reset": "0x0",
            "description": "the half word swap inside of word\n0:no swap\n1:swap\nalso be used as change pixel orders for 16 bit RGB,support all\noutput format\nrequire  pp_endian_mode=1"
          },
          {
            "name": "SW_PP_ABLD1_IN_WORDSP",
            "bit_range": "9",
            "attr": "RW",
            "reset": "0x0",
            "description": "the 32bit data swap for the input 32bit data swap of Alpha blend\nfor Alpha blend source 1\n0 : no swapping\n1 : swapping high and low 32bit data"
          },
          {
            "name": "SW_PP_IN_WORDSP",
            "bit_range": "8",
            "attr": "RW",
            "reset": "0x0",
            "description": "the 32bit data swap for pp input data,\nit will be used in 64 bit environment\n0 : no swapping\n1 : swapping high and low 32bit data"
          },
          {
            "name": "RESERVED",
            "bit_range": "7:5",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "SW_RGB_PIX_BITS",
            "bit_range": "4",
            "attr": "RW",
            "reset": "0x0",
            "description": "rga bits used sel\n0: every word have only one rga pixel\n1:every word have two rga pixel"
          },
          {
            "name": "SW_PP_OUT_ENDIAN",
            "bit_range": "3",
            "attr": "RW",
            "reset": "0x0",
            "description": "the endian mode of pp output\nfor all yuv output endian mode or any data when\npp_endian_mode=1\n0 :  big endian\n1 :  little endian\nif pp_endian_mode=0:\n16 bit RGB: this bit used as pixel swapping bit\n32 bit RGB: no used"
          },
          {
            "name": "SW_PP_ABLD2_IN_ENDIAN",
            "bit_range": "2",
            "attr": "RW",
            "reset": "0x0",
            "description": "the endian select for input data of Alpha blend source 2\n0: same with sw_pp_in_endian\n1: same with sw_pp_abld1_in_endian\n'0' = Use PP in endian/swap definitions (sw_pp_in_endian,\nsw_pp_in_swap)\n'1' = Use Ablend source 1 endian/swap definitions"
          },
          {
            "name": "SW_PP_ABLD1_IN_ENDIAN",
            "bit_range": "1",
            "attr": "RW",
            "reset": "0x0",
            "description": "the endian mode of input data for Alpha blend source 1\n0 :  big endian  (0-1-2-3)\n1 :  little endian (3-2-1-0 )"
          },
          {
            "name": "SW_PP_IN_ENDIAN",
            "bit_range": "0",
            "attr": "RW",
            "reset": "0x0",
            "description": "the endian mode of pp input picture when PP in standalone mode\nthis bit will no to be used when PP is running pipelined with the\ndecoder\n0 :  big endian  (0-1-2-3)\n1 :  little endian (3-2-1-0 )"
          }
        ],
        "description": "PP input/output data format"
      },
      {
        "type": "register",
        "name": "VDPU_SWREG38",
        "offset": "0x0098",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:22",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "SW_PP_IN_TILMOD",
            "bit_range": "21:20",
            "attr": "RW",
            "reset": "0x0",
            "description": "the tiled mode of pp input data\nonly support yuv420 input data,can be as pipeline or external mode\n0    : Tiled mode not be actived\n1    :  8x4 sized tiles be used\n2,3 : reserved"
          },
          {
            "name": "RESERVED",
            "bit_range": "19",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "SW_PP_IN_FMT_ECP",
            "bit_range": "18:16",
            "attr": "RW",
            "reset": "0x0",
            "description": "Escape PP in format\nbe actived when sw_pp_in_fmt = 3'b111\n0 : YCbCr 4:4:4\n1 : YCbCr 4:1:1"
          },
          {
            "name": "RESERVED",
            "bit_range": "15:14",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "SW_PP_OUT_FMT",
            "bit_range": "13:11",
            "attr": "RW",
            "reset": "0x0",
            "description": "0 : RGB\n1 : YCbCr 4:2:0   ;  planar (Not supported)\n2 : YCbCr 4:2:2   ;  planar (Not supported)\n3 : YUYV 4:2:2    ;  interleaved\n4 : YCbCr 4:4:4   ;  planar (Not supported)\n5 : YCh 4:2:0       ;  chrominance interleaved\n6 : YCh 4:2:2       ;  (Not supported)\n7 : YCh 4:4:4 (Not supported)"
          },
          {
            "name": "SW_PP_IN_FMT",
            "bit_range": "10:8",
            "attr": "RW",
            "reset": "0x0",
            "description": "the input format of pp input data\n0 : YUYV 4:2:2    ;    interleaved and it only supported in\nexternal mode\n1 : YCbCr 4:2:0   ;    the format of Semi-planar in linear\nraster-scan\n2 : YCbCr 4:2:0   ;    planar and it only supported in external\nmode\n3 : YCbCr 4:0:0   ;    it only supported in pipelined mode\n4 : YCbCr 4:2:2   ;    Semi-planar  and it only supported only in\npipelined  mode\n5 : YCbCr 4:2:0   ;    Semi-planar in tiled format and it only\nsupported in external mode\n6 : YCbCr 4:4:0   ;     Semi-planar and it only supported for\njpeg in pipelined mode\n7 : same as sw_pp_in_fmt_ecp"
          },
          {
            "name": "RESERVED",
            "bit_range": "7:3",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "SW_ROT_MODE",
            "bit_range": "2:0",
            "attr": "RW",
            "reset": "0x0",
            "description": "Rotation mode\n0 : rotation disabled\n1 : rotate + 90\n2 : rotate \u201390\n3 : horizontal flip (mirror)\n4 : vertical flip\n5 : rotate 180"
          }
        ],
        "description": "PP input/output data format"
      },
      {
        "type": "register",
        "name": "VDPU_SWREG39",
        "offset": "0x009c",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:12",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "SW_DISPLAY_W",
            "bit_range": "11:0",
            "attr": "RW",
            "reset": "0x000",
            "description": "the display width\nMax support 1920"
          }
        ],
        "description": "Register0000 Abstract"
      },
      {
        "type": "register",
        "name": "VDPU_SWREG40",
        "offset": "0x00a0",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:4",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "SW_PP_BUS_STS",
            "bit_range": "3",
            "attr": "RW",
            "reset": "0x0",
            "description": "the Interrupt status bit for tell sw bus have some error"
          },
          {
            "name": "SW_PP_RDY_STS",
            "bit_range": "2",
            "attr": "RW",
            "reset": "0x0",
            "description": "the Interrupt status bit for tell sw processed a picture"
          },
          {
            "name": "SW_PP_IRQ_DIS",
            "bit_range": "1",
            "attr": "RW",
            "reset": "0x0",
            "description": "the pp finish interrupt request diable flag\n1 : use polling to see the interrupt\n0 : use sw_pp_irq"
          },
          {
            "name": "SW_PP_IRQ",
            "bit_range": "0",
            "attr": "RW",
            "reset": "0x0",
            "description": "the pp finish interrupt request\nafter sw query this interrupt,shoud write 0 to reset.\nthis bit will no used in pipeline mode"
          }
        ],
        "description": "pp int register"
      },
      {
        "type": "register",
        "name": "VDPU_SWREG41",
        "offset": "0x00a4",
        "size": "W",
        "reset": "0x00000008",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:29",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "SW_PP_AHB_HLOCK_EN",
            "bit_range": "28",
            "attr": "RW",
            "reset": "0x0",
            "description": "the enable flag for  AHB master HLOCK\nthe service is locked to pp as long as it needs the bus"
          },
          {
            "name": "SW_RIGHTWD_CROSS_EN",
            "bit_range": "27",
            "attr": "RW",
            "reset": "0x0",
            "description": "the enable flag for Right side overcross\n0 : disable,\n1 : enable"
          },
          {
            "name": "SW_LEFTSD_CROSS_EN",
            "bit_range": "26",
            "attr": "RW",
            "reset": "0x0",
            "description": "the enable flag for Left side overcross\n0 : disable,\n1 : enable"
          },
          {
            "name": "SW_DOWNWD_CROSS_EN",
            "bit_range": "25",
            "attr": "RW",
            "reset": "0x0",
            "description": "the enable flag for Downward overcross\n0 : disable,\n1 : enable"
          },
          {
            "name": "SW_UPWD_CROSS_EN",
            "bit_range": "24",
            "attr": "RW",
            "reset": "0x0",
            "description": "the enable flag for Upward overcross\n0 : disable,\n1 : enable"
          },
          {
            "name": "SW_MASK2_ABLD_EN",
            "bit_range": "23",
            "attr": "RW",
            "reset": "0x0",
            "description": "the enable flag for Mask 2 alpha blending\nalpha blending for the output picture , only be supported when\ndata format is RGB/YUYV422\nAlpha blending read data from alpha blend 2 base address"
          },
          {
            "name": "SW_MASK1_ABLD_EN",
            "bit_range": "22",
            "attr": "RW",
            "reset": "0x0",
            "description": "the enable flag for Mask 1 alpha blending\nalpha blending for the output picture , only be supported when\ndata format is RGB/YUYV422\nAlpha blending read data from alpha blend 1 base address"
          },
          {
            "name": "SW_MASK2_EN",
            "bit_range": "21",
            "attr": "RW",
            "reset": "0x0",
            "description": "the enable flag  for mask 2\n0 : disable,\n1 : enable"
          },
          {
            "name": "SW_MASK1_EN",
            "bit_range": "20",
            "attr": "RW",
            "reset": "0x0",
            "description": "the enable flag for mask 1\n0 : disable,\n1 : enable"
          },
          {
            "name": "RESERVED",
            "bit_range": "19:17",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "SW_PP_DISCD_EN",
            "bit_range": "16",
            "attr": "RW",
            "reset": "0x0",
            "description": "the enable flag for PP data discard\nthe burst length will be fix after sw_pp_discd_en=1,and extra read\ndata will auto be discarded by HW"
          },
          {
            "name": "RESERVED",
            "bit_range": "15:12",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "SW_PP_OUT_TILED_EN",
            "bit_range": "11",
            "attr": "RW",
            "reset": "0x0",
            "description": "the enable flag for pp output tiled mode\nonly used in YCbYCr format .\nTile size :  4x4 pixels."
          },
          {
            "name": "SW_PP_FDSCL_EN",
            "bit_range": "10",
            "attr": "RW",
            "reset": "0x0",
            "description": "the enable flag for fast downscaling\n0 : disable\n1 : enabled. it will inprove the performance but will decrease the\nquality of the pic"
          },
          {
            "name": "SW_RANGEMAP_C_EN",
            "bit_range": "9",
            "attr": "RW",
            "reset": "0x0",
            "description": "the enable flag for C component Range map"
          },
          {
            "name": "SW_RANGEMAP_Y_EN",
            "bit_range": "8",
            "attr": "RW",
            "reset": "0x0",
            "description": "the enable flag for Y component Range map"
          },
          {
            "name": "RESERVED",
            "bit_range": "7:5",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "SW_PP_PIPL_EN",
            "bit_range": "4",
            "attr": "RW",
            "reset": "0x0",
            "description": "pp pipeline width Decoder enable\n0 : disable, external mode\n1 : enable,  pipeline mode,Post-processing pipeline with decoder"
          },
          {
            "name": "SW_PP_CLKGATE_EN",
            "bit_range": "3",
            "attr": "RW",
            "reset": "0x1",
            "description": "pp auto clock gating:\ndefault is 1\n0 : don't auto gating\n1 : audo gating\nPP dynamic clock gating enable:\n1 = Clock is gated from PP structures that are not used\n0 = Clock is running for all PP structures\nNote: Clock gating value can be changed only when PP is not\nenabled"
          },
          {
            "name": "SW_DEINT_EN",
            "bit_range": "2",
            "attr": "RW",
            "reset": "0x0",
            "description": "Deinterlace enable flag\nthe input data should be interlaced format"
          },
          {
            "name": "SW_DEINT_BLD_EN",
            "bit_range": "1",
            "attr": "RW",
            "reset": "0x0",
            "description": "on-off Blend for deinterlacing"
          },
          {
            "name": "SW_PP_DEC_ST",
            "bit_range": "0",
            "attr": "RW",
            "reset": "0x0",
            "description": "post-processing start flag\nafter config other register,write 1 to start post-processing\noperation,and hw will reset to 0 after it decodered a picture\nshould be under External mode."
          }
        ],
        "description": "enable ctrl flag"
      },
      {
        "type": "register",
        "name": "VDPU_SWREG50",
        "offset": "0x00c8",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:30",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "SW_REFBUF_PID",
            "bit_range": "29:25",
            "attr": "RW",
            "reset": "0x00",
            "description": "the pic id for reference buffer\nThe used reference picture ID for reference buffer usage"
          },
          {
            "name": "SW_REFBUF_THRD",
            "bit_range": "24:13",
            "attr": "RW",
            "reset": "0x000",
            "description": "Reference buffer threshold value\nUsed shut down buffer"
          },
          {
            "name": "SW_DEC_TILED_LSB",
            "bit_range": "12",
            "attr": "RW",
            "reset": "0x0",
            "description": "the enable for lsb tiled mode\n0 : Tiled mode disable\n1 : Tiled mode enabled for 8x4 tile size"
          },
          {
            "name": "SW_ADV_PREF_DIS",
            "bit_range": "11",
            "attr": "RW",
            "reset": "0x0",
            "description": "disable for Advanced PREFETCH mode"
          },
          {
            "name": "SW_DEC_ASCMD0_DIS",
            "bit_range": "10",
            "attr": "RW",
            "reset": "0x0",
            "description": "the disable for AXI Single Command Multiple Data0"
          },
          {
            "name": "SW_SKIP_SEL",
            "bit_range": "9",
            "attr": "RW",
            "reset": "0x0",
            "description": "AVS format:\n0 : skip mbs use special MB type\n1 : avs skip mbs have the same skip run syntax element as h264"
          },
          {
            "name": "SW_DBLK_FLT_DIS",
            "bit_range": "8",
            "attr": "RW",
            "reset": "0x0",
            "description": "the disable for current pic deblock filtering\n1: disable\n0: enable"
          },
          {
            "name": "SW_DEC_FIXED_QUANT",
            "bit_range": "7",
            "attr": "RW",
            "reset": "0x0",
            "description": "h.264:\nthis bit is for the enable of multi view coding\nother format\n0: it can be different inside pic for Quantization parameter\n1: it is fixed for Quantization parameter"
          },
          {
            "name": "SW_ADTION_LATENCY",
            "bit_range": "6:1",
            "attr": "RW",
            "reset": "0x00",
            "description": "the additional latency for decoder master interface\nCan be used to slow down 8*sw_dec_latency cycles of IDLE\nbetween services,so if sw_dec_latency =0,that is no latency"
          },
          {
            "name": "SW_DEC_TILED_MSB",
            "bit_range": "0",
            "attr": "RW",
            "reset": "0x0",
            "description": "the enable for msb tiled mode\n0 : Tiled mode disable\n1 : Tiled mode enabled for 8x4 tile size"
          }
        ],
        "description": "video decoder ctrl register"
      },
      {
        "type": "register",
        "name": "VDPU_SWREG51",
        "offset": "0x00cc",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "SW_QP_INIT_VAL",
            "bit_range": "30:25",
            "attr": "RW",
            "reset": "0x00",
            "description": "the qp(quantization parameter)'s Initial value"
          },
          {
            "name": "SW_STRM_LEN_EXT",
            "bit_range": "24",
            "attr": "RW",
            "reset": "0x0",
            "description": "The extension bit of sw_strm_len"
          },
          {
            "name": "SW_STRM_LEN",
            "bit_range": "23:0",
            "attr": "RW",
            "reset": "0x000000",
            "description": "the stream data bytes number in input buffer.\nif the buffer size be given small than it required,hw will give an\ninterrupt,and then you should config again,and the stream start\naddress should be config also.\nVP6:\none picture/slice of the picture's should be included in the input\nbuffer\nH264/H263/MPEG*:\none slice of the picture's should be included in the input buffer\nJPEG:\n256bytes or onepicture should be included in the input buffer"
          }
        ],
        "description": "the stream length"
      },
      {
        "type": "register",
        "name": "VDPU_SWREG52",
        "offset": "0x00d0",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "SW_ADV_PREF_THRD",
            "bit_range": "30:17",
            "attr": "RW",
            "reset": "0x0000",
            "description": "the threshold value for advanced prefetch\nwhen current MB num > this threshold value,then advanced mode\nwill be closed"
          },
          {
            "name": "SW_XDIM_MBST",
            "bit_range": "16:8",
            "attr": "RW",
            "reset": "0x000",
            "description": "the X dimension value for Start MB from SW\nit may be used in error  concealment case"
          },
          {
            "name": "SW_YDIM_MBST",
            "bit_range": "7:0",
            "attr": "RW",
            "reset": "0x00",
            "description": "the Y dimension value for Start MB from SW\nit may be used in error  concealment case"
          }
        ],
        "description": "error  concealment case related"
      },
      {
        "type": "register",
        "name": "VDPU_SWREG53",
        "offset": "0x00d4",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:4",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "SW_DEC_FMT_SEL",
            "bit_range": "3:0",
            "attr": "RW",
            "reset": "0x0",
            "description": "the dec format select\n0 : H.264,\n1 : MPEG-4,\n2 : H.263,\n3 : JPEG,\n4 : reserved\n5 : MPEG-2,\n6 : MPEG-1,\n7 : VP6,\n8 : RV,\n9 : VP7,\n10 : reserved\n11 : AVS,\nothers : reserved"
          }
        ],
        "description": "decoder format"
      },
      {
        "type": "register",
        "name": "VDPU_SWREG54",
        "offset": "0x00d8",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:6",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "SW_DEC_STRENDIAN_E",
            "bit_range": "5",
            "attr": "RW",
            "reset": "0x0",
            "description": "the endian mode of stream data\n0 : Big endian (0-1-2-3 order)\n1 : Little endian (3-2-1-0 order)"
          },
          {
            "name": "SW_DEC_STRM_WORDSP",
            "bit_range": "4",
            "attr": "RW",
            "reset": "0x0",
            "description": "the 32bit data swap for stream data\nit will be used in 64 bit environment\n0 : no swapping\n1 : swapping high and low 32bit data"
          },
          {
            "name": "SW_DEC_OUT_WORDSP",
            "bit_range": "3",
            "attr": "RW",
            "reset": "0x0",
            "description": "the 32bit data swap for dec output data,\nit will be used in 64 bit environment\n0 : no swapping\n1 : swapping high and low 32bit data"
          },
          {
            "name": "SW_DEC_IN_WORDSP",
            "bit_range": "2",
            "attr": "RW",
            "reset": "0x0",
            "description": "the 32bit data swap for dec input data,\nit will be used in 64 bit environment\n0 : no swapping\n1 : swapping high and low 32bit data\nnote : it no used for stream data"
          },
          {
            "name": "SW_DEC_OUT_ENDIAN",
            "bit_range": "1",
            "attr": "RW",
            "reset": "0x0",
            "description": "the endian mode of dec output\nDecoder output endian mode:\n0 : Big endian (0-1-2-3 order)\n1 : Little endian (3-2-1-0 order)"
          },
          {
            "name": "SW_DEC_IN_ENDIAN",
            "bit_range": "0",
            "attr": "RW",
            "reset": "0x0",
            "description": "the endian mode of dec input\n0 : Big endian (0-1-2-3 order)\n1 : Little endian (3-2-1-0 order)\nnote : it no used for stream data"
          }
        ],
        "description": "endian for input/output data"
      },
      {
        "type": "register",
        "name": "VDPU_SWREG55",
        "offset": "0x00dc",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:14",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "SW_TIMEOUT_DET_STS",
            "bit_range": "13",
            "attr": "RW",
            "reset": "0x0",
            "description": "the Interrupt status bit for tell us  timeout detected\nAXI in IDLE status too long"
          },
          {
            "name": "SW_ERROR_DET_STS",
            "bit_range": "12",
            "attr": "RW",
            "reset": "0x0",
            "description": "the Interrupt status bit for tell us  error detected\nInterrupt status bit input stream error. When high, an error is found\nin input data stream decoding. HW will self reset.\n(1,2,3,6,48,55,57)"
          },
          {
            "name": "RESERVED",
            "bit_range": "11",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "SW_BSLICE_DET_STS",
            "bit_range": "10",
            "attr": "RW",
            "reset": "0x0",
            "description": "the Interrupt status bit for tell us  B slice be detected"
          },
          {
            "name": "SW_SLICE_DET_STS",
            "bit_range": "9",
            "attr": "RW",
            "reset": "0x0",
            "description": "the Interrupt status bit for tell us slice be decoded"
          },
          {
            "name": "SW_ASO_DET_STS",
            "bit_range": "8",
            "attr": "RW",
            "reset": "0x0",
            "description": "the Interrupt status bit for tell us ASO detectet\nASO:Arbitrary Slice Ordering"
          },
          {
            "name": "RESERVED",
            "bit_range": "7",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "SW_BUF_EMT_STS",
            "bit_range": "6",
            "attr": "RW",
            "reset": "0x0",
            "description": "the Interrupt status bit for tell input buffer empty"
          },
          {
            "name": "SW_PP_BUS_STS",
            "bit_range": "5",
            "attr": "RW",
            "reset": "0x0",
            "description": "the Interrupt status bit for tell sw bus have some error"
          },
          {
            "name": "SW_DEC_RDY_STS",
            "bit_range": "4",
            "attr": "RW",
            "reset": "0x0",
            "description": "the Interrupt status bit for tell sw processed a picture"
          },
          {
            "name": "RESERVED",
            "bit_range": "3:2",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "SW_DEC_IRQ_DIS",
            "bit_range": "1",
            "attr": "RW",
            "reset": "0x0",
            "description": "the decoder finish interrupt request diable flag\n1 : use polling to see the interrupt\n0 : use sw_pp_irq"
          },
          {
            "name": "SW_DEC_IRQ",
            "bit_range": "0",
            "attr": "RW",
            "reset": "0x0",
            "description": "the decoder finish interrupt request\nafter sw query this interrupt,shoud write 0 to reset."
          }
        ],
        "description": "decoder int register"
      },
      {
        "type": "register",
        "name": "VDPU_SWREG56",
        "offset": "0x00e0",
        "size": "W",
        "reset": "0x00200101",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:24",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "SW_AXI_SEL",
            "bit_range": "23",
            "attr": "RW",
            "reset": "0x0",
            "description": "axi signals selected for encoder or decoder\n0:  auto sel for encoder or decoder\n1:  sel decoder  (only used in the middle decoder frame to set\nbus_dec_en to 0)"
          },
          {
            "name": "SW_DEC_DATA_DISCD_EN",
            "bit_range": "22",
            "attr": "RW",
            "reset": "0x0",
            "description": "enable for Data discard\nthe fixed burst length will be used ,and the more read datas will be\nauto discarded by hw"
          },
          {
            "name": "SW_BUS_POS_SEL",
            "bit_range": "21",
            "attr": "RW",
            "reset": "0x1",
            "description": "the parallel or serial mode for axi read and write\n0:serial\n1:parallel"
          },
          {
            "name": "SW_DEC_MAX_BURLEN",
            "bit_range": "20:16",
            "attr": "RW",
            "reset": "0x00",
            "description": "the max burst length can be used by axi bus\nrange : 1-16"
          },
          {
            "name": "SW_DEC_AXI_ID_WR",
            "bit_range": "15:8",
            "attr": "RW",
            "reset": "0x01",
            "description": "AXI Write ID\nif you config 0,will modify as 1 by hw"
          },
          {
            "name": "SW_DEC_AXI_ID_RD",
            "bit_range": "7:0",
            "attr": "RW",
            "reset": "0x01",
            "description": "AXI Read ID\nif you config 0/5,will modify as 1 by hw"
          }
        ],
        "description": "axi ctrl for decoder"
      },
      {
        "type": "register",
        "name": "VDPU_SWREG57",
        "offset": "0x00e4",
        "size": "W",
        "reset": "0x00000010",
        "bit_ranges": [
          {
            "name": "SW_DEC_TIMEOUT_MODE",
            "bit_range": "31",
            "attr": "RW",
            "reset": "0x0",
            "description": "dec timeout mode selset\nwhen 1'b0 , timeout cycle is 181'b1\nwhen 1'b1,  timeout cycle is 221'b1"
          },
          {
            "name": "RESERVED",
            "bit_range": "30",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "SW_CACHE_EN",
            "bit_range": "29",
            "attr": "RW",
            "reset": "0x0",
            "description": "cache enable\n1'b1: cache enable\n1'b0: cache disable\nwhen sw_cache_en is 1'b1, sw_pref_sigchan should also be 1'b1"
          },
          {
            "name": "SW_PREF_SIGCHAN",
            "bit_range": "28",
            "attr": "RW",
            "reset": "0x0",
            "description": "prefetch single channel enable\n1'b1: prefetch single channel enable"
          },
          {
            "name": "SW_INTRA_DBL3T",
            "bit_range": "27",
            "attr": "RW",
            "reset": "0x0",
            "description": "In chroma dc intra prediction, when this bit is enable, there will 3\ncycle enhance for every block"
          },
          {
            "name": "SW_INTRA_DBLSPEED",
            "bit_range": "26",
            "attr": "RW",
            "reset": "0x0",
            "description": "intra double speed enable\nIntra double speed enable"
          },
          {
            "name": "SW_INTER_DBLSPEED",
            "bit_range": "25",
            "attr": "RW",
            "reset": "0x0",
            "description": "inter double speed enable\nInter double speed enable"
          },
          {
            "name": "RESERVED",
            "bit_range": "24:23",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "SW_ST_CODE_EXIST",
            "bit_range": "22",
            "attr": "RW",
            "reset": "0x0",
            "description": "existence flag for  stream start code\n0 : not exist\n1 : exist"
          },
          {
            "name": "SW_ADDIT_CH_FMT_WEN",
            "bit_range": "21",
            "attr": "RW",
            "reset": "0x0",
            "description": "Enable for additional chrominance  data format writing\ntiled mode should be disable,when this bit be used\ndecoder writes chrominance:  group of 8 pixels of Cb then\ncorresponding 8 pixels of Cr\nData is written to sw_dec_ch8pix_st_adr."
          },
          {
            "name": "SW_RLC_MODE_EN",
            "bit_range": "20",
            "attr": "RW",
            "reset": "0x0",
            "description": "enable for RLC mode\n0:decoder data come from bit stream(VLC mode),side information\n1:decoder data come from RLC input data,only h.264 and MPEG4\nsp be valid"
          },
          {
            "name": "RESERVED",
            "bit_range": "19",
            "attr": "RW",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "SW_PROG_JPEG_EN",
            "bit_range": "18",
            "attr": "RW",
            "reset": "0x0",
            "description": "enable flag for Progressive JPEG\n0 : baseline JPEG\n1 : progressive JPEG"
          },
          {
            "name": "SW_CURPIC_CODE_SEL",
            "bit_range": "17",
            "attr": "RW",
            "reset": "0x0",
            "description": "the  current picture coding mode select\n0 : progressive\n1 : interlaced"
          },
          {
            "name": "SW_CURPIC_STRU_SEL",
            "bit_range": "16",
            "attr": "RW",
            "reset": "0x0",
            "description": "the current picture Structure selected\n0 : frame structure, (that isMBAFF structured picture is interlaced)\n1 : field structure"
          },
          {
            "name": "SW_PIC_TYPE_SEL1",
            "bit_range": "15",
            "attr": "RW",
            "reset": "0x0",
            "description": "pic type sel1 flag\n0:desided by sw_pic_type_sel0\n1: picture type is BI/D/B\nnote:\nD is for mpeg1\nB is for h264"
          },
          {
            "name": "SW_PIC_TYPE_SEL0",
            "bit_range": "14",
            "attr": "RW",
            "reset": "0x0",
            "description": "pic type sel0 flag\nshould need sw_pic_type_sel1=0\n0: Intra type (I)\n1:Inter type (P)"
          },
          {
            "name": "SW_PIC_DECFIELD_SEL",
            "bit_range": "13",
            "attr": "RW",
            "reset": "0x0",
            "description": "select which field will be decodered\n0 : bottom field\n1 : top field"
          },
          {
            "name": "SW_FWD_REFPIC_MODE_SEL",
            "bit_range": "12",
            "attr": "RW",
            "reset": "0x0",
            "description": "progressive and interlaced for coding mode\nused for forward reference picture:\n0 : progressive\n1 : interlaced\nthe backward reference picture is the same as current picture"
          },
          {
            "name": "SW_SORSPA_EN",
            "bit_range": "11",
            "attr": "RW",
            "reset": "0x0",
            "description": "enable flag for Sorenson Sparc\nvalid when  sw_dec_fmt_sel= MPEG- 4\n0 = disabled\n1 = enable\nif enable,will use Sorenson escape coding to compatible stream for\nh.263"
          },
          {
            "name": "SW_DMMV_WR_EN",
            "bit_range": "10",
            "attr": "RW",
            "reset": "0x0",
            "description": "enable flag for Direct mode motion vector write current picture\n0:disable\n1:enable\nthis bit used in MPEG2 or VP6 is for the purpose error concealment\ncase.\nthis bit used in h264 is for the purpose write DPB case with the\ncorresponding reference picture.\nthis bit used in other decoder format is for the purpose writing to\nexternal memory starting from mv start address"
          },
          {
            "name": "SW_REFTOP_EN",
            "bit_range": "9",
            "attr": "RW",
            "reset": "0x0",
            "description": "enable flag for reference top field\n0 = bottom field\n1 = top field"
          },
          {
            "name": "SW_FIRST_REFTOP_EN",
            "bit_range": "8",
            "attr": "RW",
            "reset": "0x0",
            "description": "enable flag for FWD reference top field have been decoded first\n0 : FWD reference bottom field\n1 : FWD reference top field"
          },
          {
            "name": "SW_SEQU_MBAFF_EN",
            "bit_range": "7",
            "attr": "RW",
            "reset": "0x0",
            "description": "the enable flag for Sequence includes MBAFF coded pictures\n0:disable\n1:enable"
          },
          {
            "name": "SW_RD_CNT_TAB_EN",
            "bit_range": "6",
            "attr": "RW",
            "reset": "0x0",
            "description": "the enable flag for reading Picture order count table\nread data from memory used\n0:disable\n1:enable (hw will read pic order counts)"
          },
          {
            "name": "SW_TIMEOUT_STS_EN",
            "bit_range": "5",
            "attr": "RW",
            "reset": "0x0",
            "description": "the enable flag for Timeout interrupt\n0:disable\n1:enable (if hw can be working status too long,you will get an\ntimeout interrupt)"
          },
          {
            "name": "SW_DEC_CLKGATE_EN",
            "bit_range": "4",
            "attr": "RW",
            "reset": "0x1",
            "description": "the enable flag for Decoder auto clock gating\ndefault hw will reset to 1\n0:disable\n1:enable"
          },
          {
            "name": "RESERVED",
            "bit_range": "3",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "SW_DEC_WR_EXTMEM_DIS",
            "bit_range": "2",
            "attr": "RW",
            "reset": "0x0",
            "description": "disable flag for wiriting decoder output data to external memory\n0 : enable\n1:disable(no write to external memory)"
          },
          {
            "name": "SW_REFPIC_BUF2_EN",
            "bit_range": "1",
            "attr": "RW",
            "reset": "0x0",
            "description": "enable flag for Refer picture buffer 2\n0:disable\n1:enable (should : pic size > QVGA)"
          },
          {
            "name": "SW_DEC_ST_WORK",
            "bit_range": "0",
            "attr": "RW",
            "reset": "0x0",
            "description": "enable flag for decoder to start working\nhw will auto reset this be after a frame be decodered no matter it\nright or have some error"
          }
        ],
        "description": "enable flag for decoder"
      },
      {
        "type": "register",
        "name": "VDPU_SWREG58",
        "offset": "0x00e8",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:1",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "SW_SOFT_RST",
            "bit_range": "0",
            "attr": "W1C",
            "reset": "0x0",
            "description": "the soft reset for decoder or pp or encoder\nwrite 1 to reset,and it will auto reset to 0 after one cycle"
          }
        ],
        "description": "soft reset register"
      },
      {
        "type": "register",
        "name": "VDPU_SWREG59",
        "offset": "0x00ec",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "SW_PFLT_SET0_TAP0",
            "bit_range": "31:22",
            "attr": "RW",
            "reset": "0x000",
            "description": "Prediction filter\n0, tap 0"
          },
          {
            "name": "SW_PFLT_SET0_TAP1",
            "bit_range": "21:12",
            "attr": "RW",
            "reset": "0x000",
            "description": "Prediction filter\nset 0, tap 1"
          },
          {
            "name": "SW_PFLT_SET0_TAP2",
            "bit_range": "11:2",
            "attr": "RW",
            "reset": "0x000",
            "description": "Prediction filter\nset 0, tap 2"
          },
          {
            "name": "RESERVED",
            "bit_range": "1:0",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          }
        ],
        "description": "H264, MPEG4, VP6 Prediction filter tap"
      },
      {
        "type": "register",
        "name": "VDPU_SWREG60",
        "offset": "0x00f0",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "SW_ADDIT_CH_ST_ADR",
            "bit_range": "31:2",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "the start address for additional chrominance data format\nThe usage is  enabled by sw_addit_ch_fmt_wen"
          },
          {
            "name": "RESERVED",
            "bit_range": "1:0",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          }
        ],
        "description": "additional chrominance address"
      },
      {
        "type": "register",
        "name": "VDPU_SWREG61",
        "offset": "0x00f4",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "SW_QTABLE_ST_ADR",
            "bit_range": "31:2",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "standard dependent tables start address\nJPEG        :  AC,DC, QP tables\nMPEG4/2  : QP table\nH.264        :various tables\nVP6/7/8     : stream decoding tables"
          },
          {
            "name": "RESERVED",
            "bit_range": "1:0",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          }
        ],
        "description": "standard dependent tables start address"
      },
      {
        "type": "register",
        "name": "VDPU_SWREG62",
        "offset": "0x00f8",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "SW_DMMV_ST_ADR",
            "bit_range": "31:2",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "Direct mode motion vector write/read start address\nH264:\nDirect mode motion vector write/read start address\nProgressive JPEG:\nthe start address for ACDC coefficient read/write\nIf current round is for DC components :\nthis start address is pointing to luminance\nAC component rounds:\nthis start address is used for current type"
          },
          {
            "name": "RESERVED",
            "bit_range": "1:0",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          }
        ],
        "description": "Direct mode motion vector write/read start address"
      },
      {
        "type": "register",
        "name": "VDPU_SWREG63",
        "offset": "0x00fc",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "SW_DEC_OUT_ST_ADR",
            "bit_range": "31:2",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "write decoder output picture or field start address\nvideo:\nwrite decoder output picture or field start address\nJPEG snapshot:\nwirete decoder output luminance picture start address"
          },
          {
            "name": "RESERVED",
            "bit_range": "1:0",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          }
        ],
        "description": "write decoder output picture or field start address"
      },
      {
        "type": "register",
        "name": "VDPU_SWREG64",
        "offset": "0x0100",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "SW_RLC_VLC_ST_ADR",
            "bit_range": "31:2",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "rlc or vlc mode input data start addr\nRLC mode:\nRLC data  start address\nVLC mode:\nStream start address\nHW return value of last_byte_address by this register to tell\nwhere stream has been read when you get some abnormality\ninterrupt,may be used for debug\nVP7:\nDCT stream for MB rows 0,2n  start address"
          },
          {
            "name": "RESERVED",
            "bit_range": "1:0",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          }
        ],
        "description": "rlc or vlc mode input data start addr"
      },
      {
        "type": "register",
        "name": "VDPU_SWREG65",
        "offset": "0x0104",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "SW_REFBU_E",
            "bit_range": "31",
            "attr": "RW",
            "reset": "0x0",
            "description": "0 : disable\n1 : enable"
          },
          {
            "name": "SW_REFBU_THR_LEVEL",
            "bit_range": "30:19",
            "attr": "RW",
            "reset": "0x000",
            "description": "Reference buffer disable threshold value (cache miss\namount). Used to buffer shut down (if more misses than\nallowed)"
          },
          {
            "name": "SW_REFBUF_PICID",
            "bit_range": "18:14",
            "attr": "RW",
            "reset": "0x00",
            "description": "the picture id for refference buffer"
          },
          {
            "name": "SW_REFBUF_IDCAL_E",
            "bit_range": "13",
            "attr": "RW",
            "reset": "0x0",
            "description": "Enable for HW internal reference ID calculation\nIf given threshold level is reached by any picture_id after first MB\nrow,\nthat picture_id is used for reference buffer fill for rest of the\npicture"
          },
          {
            "name": "SW_REFBUF_FILDPAR_MOD_E",
            "bit_range": "12",
            "attr": "RW",
            "reset": "0x0",
            "description": "the mode enable for Field parity mode enable.\n0 : the result field of the evaluation be used\n1 : the parity mode field  be used"
          },
          {
            "name": "RESERVED",
            "bit_range": "11:9",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "SW_REFBUF_Y_OFSET",
            "bit_range": "8:0",
            "attr": "RW",
            "reset": "0x000",
            "description": "the y offset for refbufferd\nif hw should compensate the global motion of the video for better\nbuffer hit rate will use this coordinate"
          }
        ],
        "description": "refbufferd related"
      },
      {
        "type": "register",
        "name": "VDPU_SWREG66",
        "offset": "0x0108",
        "size": "W",
        "reset": "0x67312688",
        "bit_ranges": [
          {
            "name": "PROD_ID",
            "bit_range": "31:16",
            "attr": "RO",
            "reset": "0x6731",
            "description": "product number"
          },
          {
            "name": "MAJOR_NUM",
            "bit_range": "15:12",
            "attr": "RO",
            "reset": "0x2",
            "description": "major_num"
          },
          {
            "name": "MINOR_NUM",
            "bit_range": "11:4",
            "attr": "RO",
            "reset": "0x68",
            "description": "minor_num"
          },
          {
            "name": "ASCII_ID_EN",
            "bit_range": "3",
            "attr": "RO",
            "reset": "0x1",
            "description": "enable for ASCII product ID"
          },
          {
            "name": "BUILD_VER",
            "bit_range": "2:0",
            "attr": "RO",
            "reset": "0x0",
            "description": "build_ver"
          }
        ],
        "description": "ID register"
      },
      {
        "type": "register",
        "name": "VDPU_SWREG67",
        "offset": "0x010c",
        "size": "W",
        "reset": "0xe5da0000",
        "bit_ranges": [
          {
            "name": "JPEG_ALLOW_FLAG",
            "bit_range": "31",
            "attr": "RO",
            "reset": "0x1",
            "description": "JPEG sampling support\n16Mpixel~67Mpixel be sampled and supported by 411 and 444"
          },
          {
            "name": "REFBUF_ALLOW_FLAG",
            "bit_range": "30",
            "attr": "RO",
            "reset": "0x1",
            "description": "ref buffer support\n0:no support\n1:support"
          },
          {
            "name": "RESERVED",
            "bit_range": "29",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "REFBUF2_ALLOW_FLAG",
            "bit_range": "28",
            "attr": "RO",
            "reset": "0x0",
            "description": "refbuffer2 support"
          },
          {
            "name": "RV_ALLOW_FLAG",
            "bit_range": "27:26",
            "attr": "RO",
            "reset": "0x1",
            "description": "rv_allow_flag"
          },
          {
            "name": "ROM_IMP_TYPE",
            "bit_range": "25",
            "attr": "RO",
            "reset": "0x0",
            "description": "rom implementation type\n0: from actual ROM units\n1: from RTL"
          },
          {
            "name": "VP7_ALLOW_FLAG",
            "bit_range": "24",
            "attr": "RO",
            "reset": "0x1",
            "description": "vp7 support"
          },
          {
            "name": "RESERVED",
            "bit_range": "23",
            "attr": "RO",
            "reset": "0x1",
            "description": "reserved"
          },
          {
            "name": "RESERVED",
            "bit_range": "22",
            "attr": "RO",
            "reset": "0x1",
            "description": "reserved"
          },
          {
            "name": "MVC_ALLOW_FLAG",
            "bit_range": "21:20",
            "attr": "RO",
            "reset": "0x1",
            "description": "mvc support"
          },
          {
            "name": "RESERVED",
            "bit_range": "19",
            "attr": "RO",
            "reset": "0x1",
            "description": "reserved"
          },
          {
            "name": "TILE_MODE_SEL",
            "bit_range": "18:17",
            "attr": "RO",
            "reset": "0x1",
            "description": "tile mode support\n0:no support\n1: 8x4 support\n2,3: no used"
          },
          {
            "name": "RESERVED",
            "bit_range": "16:0",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          }
        ],
        "description": "Synthesis configuration register decoder 1(read only)"
      },
      {
        "type": "register",
        "name": "VDPU_SWREG68",
        "offset": "0x0110",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "SW_REFBUF_SUM_TOP",
            "bit_range": "31:16",
            "attr": "RO",
            "reset": "0x0000",
            "description": "sum of the top partitions"
          },
          {
            "name": "SW_REFBUF_SUM_BOT",
            "bit_range": "15:0",
            "attr": "RO",
            "reset": "0x0000",
            "description": "sum of the bottom partitions"
          }
        ],
        "description": "sum of partitions(read only)"
      },
      {
        "type": "register",
        "name": "VDPU_SWREG69",
        "offset": "0x0114",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "SW_REFBUF_SUM_HIT",
            "bit_range": "31:16",
            "attr": "RO",
            "reset": "0x0000",
            "description": "sum of the refbufferd hits of the picture"
          },
          {
            "name": "SW_LUMA_SUM_INTRA",
            "bit_range": "15:0",
            "attr": "RO",
            "reset": "0x0000",
            "description": "sum of the luminance 8x8 intra partitons of the picture."
          }
        ],
        "description": "sum information (read only)"
      },
      {
        "type": "register",
        "name": "VDPU_SWREG70",
        "offset": "0x0118",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:22",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "SW_YCOMP_MV_SUM",
            "bit_range": "21:0",
            "attr": "RO",
            "reset": "0x000000",
            "description": "sum of the decoded motion vector y-components"
          }
        ],
        "description": "sum of the decoded motion vector y-components(read only)"
      },
      {
        "type": "register",
        "name": "VDPU_SWREG71",
        "offset": "0x011c",
        "size": "W",
        "reset": "0xfbb56f80",
        "bit_ranges": [
          {
            "name": "DEC_MPEG2_ALLOW",
            "bit_range": "31",
            "attr": "RO",
            "reset": "0x1",
            "description": "Decoding format support, for MPEG-2 / MPEG-1\n0:no support\n1:support"
          },
          {
            "name": "RESERVED",
            "bit_range": "30:29",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "DEC_JPEG_ALLOW",
            "bit_range": "28",
            "attr": "RO",
            "reset": "0x1",
            "description": "Decoding format support for JPEG\n0:no support\n1:support"
          },
          {
            "name": "DEC_MPEG4_ALLOW",
            "bit_range": "27:26",
            "attr": "RO",
            "reset": "0x2",
            "description": "Decoding format support for MPEG-4 / H.263\n0 :not supported\n1 :simple profile be supported\n2 :advanced simple profile be supported"
          },
          {
            "name": "DEC_H264_ALLOW",
            "bit_range": "25:24",
            "attr": "RO",
            "reset": "0x3",
            "description": "h264 be support\n0:no support\n1:baseline profile be supported\n2:high profile be supported"
          },
          {
            "name": "DEC_VP6_ALLOW",
            "bit_range": "23",
            "attr": "RO",
            "reset": "0x1",
            "description": "Decoding format support for VP6\n0:no support\n1:support"
          },
          {
            "name": "DEC_PROG_JPEG_ALLOW",
            "bit_range": "22",
            "attr": "RO",
            "reset": "0x0",
            "description": "support for progressive jpeg\n0:no support\n1:support"
          },
          {
            "name": "OUTBUF_SEL",
            "bit_range": "21",
            "attr": "RO",
            "reset": "0x1",
            "description": "output buffer selected\n0 : 1MB buffer be used\n1 : 4MB buffer be used"
          },
          {
            "name": "REFBUF_EXIST",
            "bit_range": "20",
            "attr": "RO",
            "reset": "0x1",
            "description": "reference buffer support\n0 : not supported\n1 : support"
          },
          {
            "name": "DEC_STD_BUS",
            "bit_range": "19:16",
            "attr": "RO",
            "reset": "0x5",
            "description": "0 : error\n1 : AHB master, AHB slave\n2 : OCP master, OCP slave\n3 : AXI master, AXI slave\n4 : AXI master, APB slave\n5 : AXI master, AHB slave"
          },
          {
            "name": "RTL_LAN_SEL",
            "bit_range": "15:14",
            "attr": "RO",
            "reset": "0x1",
            "description": "0: no used\n1:vhdl\n2:verilog"
          },
          {
            "name": "BUS_W",
            "bit_range": "13:12",
            "attr": "RO",
            "reset": "0x2",
            "description": "0 : error\n1 : word bus\n2 : double word bus\n3 :  quadruple word bus"
          },
          {
            "name": "DEC_SRSON_ALLOW",
            "bit_range": "11",
            "attr": "RO",
            "reset": "0x1",
            "description": "Decoding format support for Sorenson\n0:no support\n1:support"
          },
          {
            "name": "SW_DEC_MAX_ALLOW_W",
            "bit_range": "10:0",
            "attr": "RO",
            "reset": "0x780",
            "description": "the max width can be decoder"
          }
        ],
        "description": "information for read only register"
      },
      {
        "type": "register",
        "name": "VDPU_SWREG72",
        "offset": "0x0120",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "DEBUG_SERVICE",
            "bit_range": "30:24",
            "attr": "RO",
            "reset": "0x00",
            "description": "debug_service signals\nthis value[6:0]=service_wr[2:0], service_rd[3:0]"
          },
          {
            "name": "RESERVED",
            "bit_range": "23:0",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          }
        ],
        "description": "debug0"
      },
      {
        "type": "register",
        "name": "VDPU_SWREG73",
        "offset": "0x0124",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "DEBUG_MV_REQ",
            "bit_range": "30",
            "attr": "RO",
            "reset": "0x0",
            "description": "mvst_mv_req signal value"
          },
          {
            "name": "DEBUG_RLC_REQ",
            "bit_range": "29",
            "attr": "RO",
            "reset": "0x0",
            "description": "prtr_res_y_req signal value"
          },
          {
            "name": "DEBUG_RES_Y_REQ",
            "bit_range": "28",
            "attr": "RO",
            "reset": "0x0",
            "description": "prtr_res_y_req signal value"
          },
          {
            "name": "DEBUG_RES_C_REQ",
            "bit_range": "27",
            "attr": "RO",
            "reset": "0x0",
            "description": "debug_res_c_req"
          },
          {
            "name": "DEBUG_STRM_DA_E",
            "bit_range": "26",
            "attr": "RO",
            "reset": "0x0",
            "description": "debug_strm_da_e"
          },
          {
            "name": "DEBUG_FRM_RDY",
            "bit_range": "25",
            "attr": "RO",
            "reset": "0x0",
            "description": "debug_frm_rdy"
          },
          {
            "name": "DEBUG_FLT_REQ",
            "bit_range": "24",
            "attr": "RO",
            "reset": "0x0",
            "description": "debug_flt_req"
          },
          {
            "name": "DEBUG_REF0_REQ",
            "bit_range": "23",
            "attr": "RO",
            "reset": "0x0",
            "description": "debug_ref0_req"
          },
          {
            "name": "DEBUG_REF1_REQ",
            "bit_range": "22",
            "attr": "RO",
            "reset": "0x0",
            "description": "debug_ref1_req"
          },
          {
            "name": "RESERVED",
            "bit_range": "21",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "DEBUG_MB_CNT",
            "bit_range": "20:0",
            "attr": "RO",
            "reset": "0x000000",
            "description": "debug_mb_cnt"
          }
        ],
        "description": "debug registers"
      },
      {
        "type": "register",
        "name": "VDPU_SWREG74",
        "offset": "0x0128",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "H264_DIFF_MV_ST_ADR",
            "bit_range": "31:2",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "the Differential motion vector start address\nDifferential motion vector base address used for h264 only\nit also reuse used as:\n[29:25]  : 9st forward picid of inital reference pic list\n[24:20]  : 8st forward picid of inital reference pic list\n[19:15]  : 7st forward picid of inital reference pic list\n[14:10]  : 6st forward picid of inital reference pic list\n[9:5]      : 5st forward picid of inital reference pic list\n[4:0]      : 4st forward picid of inital reference pic list"
          },
          {
            "name": "RESERVED",
            "bit_range": "1:0",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          }
        ],
        "description": "MV  address for h264"
      },
      {
        "type": "register",
        "name": "VDPU_SWREG75",
        "offset": "0x012c",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "H264_PRED4X4_ST_ADR",
            "bit_range": "31:2",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "H.264 Intra prediction 4x4 mode start address\nalso be used as:\n[29:25]  : 15st forward picid of inital reference pic list\n[24:20]  : 14st forward picid of inital reference pic list\n[19:15]  : 13st forward picid of inital reference pic list\n[14:10]  : 12st forward picid of inital reference pic list\n[9:5]      : 11st forward picid of inital reference pic list\n[4:0]      : 10st forward picid of inital reference pic list"
          },
          {
            "name": "RESERVED",
            "bit_range": "1:0",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          }
        ],
        "description": "H.264 Intra prediction 4x4 mode start address"
      },
      {
        "type": "register",
        "name": "VDPU_SWREG76",
        "offset": "0x0130",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "H264_NUM_REF_IDX1",
            "bit_range": "31:16",
            "attr": "RW",
            "reset": "0x0000",
            "description": "the number of referance pic index0"
          },
          {
            "name": "H264_NUM_REF_IDX0",
            "bit_range": "15:0",
            "attr": "RW",
            "reset": "0x0000",
            "description": "the number of referance pic index0"
          }
        ],
        "description": "the number of referance pic"
      },
      {
        "type": "register",
        "name": "VDPU_SWREG77",
        "offset": "0x0134",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "H264_NUM_REF_IDX3",
            "bit_range": "31:16",
            "attr": "RW",
            "reset": "0x0000",
            "description": "the number of referance pic index3"
          },
          {
            "name": "H264_NUM_REF_IDX2",
            "bit_range": "15:0",
            "attr": "RW",
            "reset": "0x0000",
            "description": "the number of referance pic index2"
          }
        ],
        "description": "the number of referance pic"
      },
      {
        "type": "register",
        "name": "VDPU_SWREG78",
        "offset": "0x0138",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "H264_NUM_REF_IDX5",
            "bit_range": "31:16",
            "attr": "RW",
            "reset": "0x0000",
            "description": "the number of referance pic index5"
          },
          {
            "name": "H264_NUM_REF_IDX4",
            "bit_range": "15:0",
            "attr": "RW",
            "reset": "0x0000",
            "description": "the number of referance pic index4"
          }
        ],
        "description": "the number of referance pic"
      },
      {
        "type": "register",
        "name": "VDPU_SWREG79",
        "offset": "0x013c",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "H264_NUM_REF_IDX7",
            "bit_range": "31:16",
            "attr": "RW",
            "reset": "0x0000",
            "description": "the number of referance pic index7"
          },
          {
            "name": "H264_NUM_REF_IDX6",
            "bit_range": "15:0",
            "attr": "RW",
            "reset": "0x0000",
            "description": "the number of referance pic index6"
          }
        ],
        "description": "the number of referance pic"
      },
      {
        "type": "register",
        "name": "VDPU_SWREG80",
        "offset": "0x0140",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "H264_NUM_REF_IDX9",
            "bit_range": "31:16",
            "attr": "RW",
            "reset": "0x0000",
            "description": "the number of referance pic index9"
          },
          {
            "name": "H264_NUM_REF_IDX8",
            "bit_range": "15:0",
            "attr": "RW",
            "reset": "0x0000",
            "description": "the number of referance pic index8"
          }
        ],
        "description": "the number of referance pic"
      },
      {
        "type": "register",
        "name": "VDPU_SWREG81",
        "offset": "0x0144",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "H264_NUM_REF_IDX11",
            "bit_range": "31:16",
            "attr": "RW",
            "reset": "0x0000",
            "description": "the number of referance pic index11"
          },
          {
            "name": "H264_NUM_REF_IDX10",
            "bit_range": "15:0",
            "attr": "RW",
            "reset": "0x0000",
            "description": "the number of referance pic index10"
          }
        ],
        "description": "the number of referance pic"
      },
      {
        "type": "register",
        "name": "VDPU_SWREG82",
        "offset": "0x0148",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "H264_NUM_REF_IDX13",
            "bit_range": "31:16",
            "attr": "RW",
            "reset": "0x0000",
            "description": "the number of referance pic index13"
          },
          {
            "name": "H264_NUM_REF_IDX12",
            "bit_range": "15:0",
            "attr": "RW",
            "reset": "0x0000",
            "description": "the number of referance pic index12"
          }
        ],
        "description": "the number of referance pic"
      },
      {
        "type": "register",
        "name": "VDPU_SWREG83",
        "offset": "0x014c",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "H264_NUM_REF_IDX15",
            "bit_range": "31:16",
            "attr": "RW",
            "reset": "0x0000",
            "description": "the number of referance pic index15"
          },
          {
            "name": "H264_NUM_REF_IDX14",
            "bit_range": "15:0",
            "attr": "RW",
            "reset": "0x0000",
            "description": "the number of referance pic index14"
          }
        ],
        "description": "the number of referance pic"
      },
      {
        "type": "register",
        "name": "VDPU_SWREG84",
        "offset": "0x0150",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "H264_REF0_ST_ADDR",
            "bit_range": "31:2",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "the start address of referance frame0"
          },
          {
            "name": "H264_REF0_FIELD_EN",
            "bit_range": "1",
            "attr": "RW",
            "reset": "0x0",
            "description": "the type Refer picture consist of\n0 : frame\n1 : field"
          },
          {
            "name": "H264_REF0_CLOSER_SEL",
            "bit_range": "0",
            "attr": "RW",
            "reset": "0x0",
            "description": "Which field is more closer to current picture\n0 :  bottom field be selected\n1 :  top field be selected"
          }
        ],
        "description": "referance frame0 address for h264"
      },
      {
        "type": "register",
        "name": "VDPU_SWREG85",
        "offset": "0x0154",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "H264_REF1_ST_ADDR",
            "bit_range": "31:2",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "the start address of referance frame1"
          },
          {
            "name": "H264_REF1_FIELD_EN",
            "bit_range": "1",
            "attr": "RW",
            "reset": "0x0",
            "description": "the type Refer picture consist of\n0 : frame\n1 : field"
          },
          {
            "name": "H264_REF1_CLOSER_SEL",
            "bit_range": "0",
            "attr": "RW",
            "reset": "0x0",
            "description": "Which field is more closer to current picture\n0 :  bottom field be selected\n1 :  top field be selected"
          }
        ],
        "description": "referance frame1 address for h264"
      },
      {
        "type": "register",
        "name": "VDPU_SWREG86",
        "offset": "0x0158",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "H264_REF2_ST_ADDR",
            "bit_range": "31:2",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "the start address of referance frame2"
          },
          {
            "name": "H264_REF2_FIELD_EN",
            "bit_range": "1",
            "attr": "RW",
            "reset": "0x0",
            "description": "the type Refer picture consist of\n0 : frame\n1 : field"
          },
          {
            "name": "H264_REF2_CLOSER_SEL",
            "bit_range": "0",
            "attr": "RW",
            "reset": "0x0",
            "description": "Which field is more closer to current picture\n0 :  bottom field be selected\n1 :  top field be selected"
          }
        ],
        "description": "referance frame2 address for h264"
      },
      {
        "type": "register",
        "name": "VDPU_SWREG87",
        "offset": "0x015c",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "H264_REF3_ST_ADDR",
            "bit_range": "31:2",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "the start address of referance frame3"
          },
          {
            "name": "H264_REF3_FIELD_EN",
            "bit_range": "1",
            "attr": "RW",
            "reset": "0x0",
            "description": "the type Refer picture consist of\n0 : frame\n1 : field"
          },
          {
            "name": "H264_REF3_CLOSER_SEL",
            "bit_range": "0",
            "attr": "RW",
            "reset": "0x0",
            "description": "Which field is more closer to current picture\n0 :  bottom field be selected\n1 :  top field be selected"
          }
        ],
        "description": "referance frame3 address for h264"
      },
      {
        "type": "register",
        "name": "VDPU_SWREG88",
        "offset": "0x0160",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "H264_REF4_ST_ADDR",
            "bit_range": "31:2",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "the start address of referance frame4"
          },
          {
            "name": "H264_REF4_FIELD_EN",
            "bit_range": "1",
            "attr": "RW",
            "reset": "0x0",
            "description": "the type Refer picture consist of\n0 : frame\n1 : field"
          },
          {
            "name": "H264_REF4_CLOSER_SEL",
            "bit_range": "0",
            "attr": "RW",
            "reset": "0x0",
            "description": "Which field is more closer to current picture\n0 :  bottom field be selected\n1 :  top field be selected"
          }
        ],
        "description": "referance frame4 address for h264"
      },
      {
        "type": "register",
        "name": "VDPU_SWREG89",
        "offset": "0x0164",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "H264_REF5_ST_ADDR",
            "bit_range": "31:2",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "the start address of referance frame5"
          },
          {
            "name": "H264_REF5_FIELD_EN",
            "bit_range": "1",
            "attr": "RW",
            "reset": "0x0",
            "description": "the type Refer picture consist of\n0 : frame\n1 : field"
          },
          {
            "name": "H264_REF5_CLOSER_SEL",
            "bit_range": "0",
            "attr": "RW",
            "reset": "0x0",
            "description": "Which field is more closer to current picture\n0 :  bottom field be selected\n1 :  top field be selected"
          }
        ],
        "description": "referance frame5 address for h264"
      },
      {
        "type": "register",
        "name": "VDPU_SWREG90",
        "offset": "0x0168",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "H264_REF6_ST_ADDR",
            "bit_range": "31:2",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "the start address of referance frame6"
          },
          {
            "name": "H264_REF6_FIELD_EN",
            "bit_range": "1",
            "attr": "RW",
            "reset": "0x0",
            "description": "the type Refer picture consist of\n0 : frame\n1 : field"
          },
          {
            "name": "H264_REF6_CLOSER_SEL",
            "bit_range": "0",
            "attr": "RW",
            "reset": "0x0",
            "description": "Which field is more closer to current picture\n0 :  bottom field be selected\n1 :  top field be selected"
          }
        ],
        "description": "referance frame6 address for h264"
      },
      {
        "type": "register",
        "name": "VDPU_SWREG91",
        "offset": "0x016c",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "H264_REF7_ST_ADDR",
            "bit_range": "31:2",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "the start address of referance frame7"
          },
          {
            "name": "H264_REF7_FIELD_EN",
            "bit_range": "1",
            "attr": "RW",
            "reset": "0x0",
            "description": "the type Refer picture consist of\n0 : frame\n1 : field"
          },
          {
            "name": "H264_REF7_CLOSER_SEL",
            "bit_range": "0",
            "attr": "RW",
            "reset": "0x0",
            "description": "Which field is more closer to current picture\n0 :  bottom field be selected\n1 :  top field be selected"
          }
        ],
        "description": "referance frame7 address for h264"
      },
      {
        "type": "register",
        "name": "VDPU_SWREG92",
        "offset": "0x0170",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "H264_REF8_ST_ADDR",
            "bit_range": "31:2",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "the start address of referance frame8"
          },
          {
            "name": "H264_REF8_FIELD_EN",
            "bit_range": "1",
            "attr": "RW",
            "reset": "0x0",
            "description": "the type Refer picture consist of\n0 : frame\n1 : field"
          },
          {
            "name": "H264_REF8_CLOSER_SEL",
            "bit_range": "0",
            "attr": "RW",
            "reset": "0x0",
            "description": "Which field is more closer to current picture\n0 :  bottom field be selected\n1 :  top field be selected"
          }
        ],
        "description": "referance frame8 address for h264"
      },
      {
        "type": "register",
        "name": "VDPU_SWREG93",
        "offset": "0x0174",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "H264_REF9_ST_ADDR",
            "bit_range": "31:2",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "the start address of referance frame9"
          },
          {
            "name": "H264_REF9_FIELD_EN",
            "bit_range": "1",
            "attr": "RW",
            "reset": "0x0",
            "description": "the type Refer picture consist of\n0 : frame\n1 : field"
          },
          {
            "name": "H264_REF9_CLOSER_SEL",
            "bit_range": "0",
            "attr": "RW",
            "reset": "0x0",
            "description": "Which field is more closer to current picture\n0 :  bottom field be selected\n1 :  top field be selected"
          }
        ],
        "description": "referance frame9 address for h264"
      },
      {
        "type": "register",
        "name": "VDPU_SWREG94",
        "offset": "0x0178",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "H264_REF10_ST_ADDR",
            "bit_range": "31:2",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "the start address of referance frame10"
          },
          {
            "name": "H264_REF10_FIELD_EN",
            "bit_range": "1",
            "attr": "RW",
            "reset": "0x0",
            "description": "the type Refer picture consist of\n0 : frame\n1 : field"
          },
          {
            "name": "H264_REF10_CLOSER_SEL",
            "bit_range": "0",
            "attr": "RW",
            "reset": "0x0",
            "description": "Which field is more closer to current picture\n0 :  bottom field be selected\n1 :  top field be selected"
          }
        ],
        "description": "referance frame10 address for h264"
      },
      {
        "type": "register",
        "name": "VDPU_SWREG95",
        "offset": "0x017c",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "H264_REF11_ST_ADDR",
            "bit_range": "31:2",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "the start address of referance frame11"
          },
          {
            "name": "H264_REF11_FIELD_EN",
            "bit_range": "1",
            "attr": "RW",
            "reset": "0x0",
            "description": "the type Refer picture consist of\n0 : frame\n1 : field"
          },
          {
            "name": "H264_REF11_CLOSER_SEL",
            "bit_range": "0",
            "attr": "RW",
            "reset": "0x0",
            "description": "Which field is more closer to current picture\n0 :  bottom field be selected\n1 :  top field be selected"
          }
        ],
        "description": "referance frame11 address for h264"
      },
      {
        "type": "register",
        "name": "VDPU_SWREG96",
        "offset": "0x0180",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "H264_REF12_ST_ADDR",
            "bit_range": "31:2",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "the start address of referance frame12"
          },
          {
            "name": "H264_REF12_FIELD_EN",
            "bit_range": "1",
            "attr": "RW",
            "reset": "0x0",
            "description": "the type Refer picture consist of\n0 : frame\n1 : field"
          },
          {
            "name": "H264_REF12_CLOSER_SEL",
            "bit_range": "0",
            "attr": "RW",
            "reset": "0x0",
            "description": "Which field is more closer to current picture\n0 :  bottom field be selected\n1 :  top field be selected"
          }
        ],
        "description": "referance frame12 address for h264"
      },
      {
        "type": "register",
        "name": "VDPU_SWREG97",
        "offset": "0x0184",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "H264_REF13_ST_ADDR",
            "bit_range": "31:2",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "the start address of referance frame13"
          },
          {
            "name": "H264_REF13_FIELD_EN",
            "bit_range": "1",
            "attr": "RW",
            "reset": "0x0",
            "description": "the type Refer picture consist of\n0 : frame\n1 : field"
          },
          {
            "name": "H264_REF13_CLOSER_SEL",
            "bit_range": "0",
            "attr": "RW",
            "reset": "0x0",
            "description": "Which field is more closer to current picture\n0 :  bottom field be selected\n1 :  top field be selected"
          }
        ],
        "description": "referance frame13 address for h264"
      },
      {
        "type": "register",
        "name": "VDPU_SWREG98",
        "offset": "0x0188",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "H264_REF14_ST_ADDR",
            "bit_range": "31:2",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "the start address of referance frame14"
          },
          {
            "name": "H264_REF14_FIELD_EN",
            "bit_range": "1",
            "attr": "RW",
            "reset": "0x0",
            "description": "the type Refer picture consist of\n0 : frame\n1 : field"
          },
          {
            "name": "H264_REF14_CLOSER_SEL",
            "bit_range": "0",
            "attr": "RW",
            "reset": "0x0",
            "description": "Which field is more closer to current picture\n0 :  bottom field be selected\n1 :  top field be selected"
          }
        ],
        "description": "referance frame14 address for h264"
      },
      {
        "type": "register",
        "name": "VDPU_SWREG99",
        "offset": "0x018c",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "H264_REF15_ST_ADDR",
            "bit_range": "31:2",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "the start address of referance frame15"
          },
          {
            "name": "H264_REF15_FIELD_EN",
            "bit_range": "1",
            "attr": "RW",
            "reset": "0x0",
            "description": "the type Refer picture consist of\n0 : frame\n1 : field"
          },
          {
            "name": "H264_REF15_CLOSER_SEL",
            "bit_range": "0",
            "attr": "RW",
            "reset": "0x0",
            "description": "Which field is more closer to current picture\n0 :  bottom field be selected\n1 :  top field be selected"
          }
        ],
        "description": "referance frame15 address for h264"
      },
      {
        "type": "register",
        "name": "VDPU_SWREG100",
        "offset": "0x0190",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:30",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "H264_INIT_REFLIST_DF5",
            "bit_range": "29:25",
            "attr": "RW",
            "reset": "0x00",
            "description": "5st initial reference picture list for direct forward picid\nused for h264"
          },
          {
            "name": "H264_INIT_REFLIST_DF4",
            "bit_range": "24:20",
            "attr": "RW",
            "reset": "0x00",
            "description": "4st initial reference picture list for direct forward picid\nused for h264"
          },
          {
            "name": "H264_INIT_REFLIST_DF3",
            "bit_range": "19:15",
            "attr": "RW",
            "reset": "0x00",
            "description": "3st initial reference picture list for direct forward picid\nused for h264"
          },
          {
            "name": "H264_INIT_REFLIST_DF2",
            "bit_range": "14:10",
            "attr": "RW",
            "reset": "0x00",
            "description": "2st initial reference picture list for direct forward picid\nused for h264"
          },
          {
            "name": "H264_INIT_REFLIST_DF1",
            "bit_range": "9:5",
            "attr": "RW",
            "reset": "0x00",
            "description": "1st initial reference picture list for direct forward picid\nused for h264"
          },
          {
            "name": "H264_INIT_REFLIST_DF0",
            "bit_range": "4:0",
            "attr": "RW",
            "reset": "0x00",
            "description": "0st initial reference picture list for direct forward picid\nused for h264"
          }
        ],
        "description": "initial reference picture list related"
      },
      {
        "type": "register",
        "name": "VDPU_SWREG101",
        "offset": "0x0194",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:30",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "H264_INIT_REFLIST_DF11",
            "bit_range": "29:25",
            "attr": "RW",
            "reset": "0x00",
            "description": "11st initial reference picture list for direct forward picid\nused for h264"
          },
          {
            "name": "H264_INIT_REFLIST_DF10",
            "bit_range": "24:20",
            "attr": "RW",
            "reset": "0x00",
            "description": "10st initial reference picture list for direct forward picid\nused for h264"
          },
          {
            "name": "H264_INIT_REFLIST_DF9",
            "bit_range": "19:15",
            "attr": "RW",
            "reset": "0x00",
            "description": "9st initial reference picture list for direct forward picid\nused for h264"
          },
          {
            "name": "H264_INIT_REFLIST_DF8",
            "bit_range": "14:10",
            "attr": "RW",
            "reset": "0x00",
            "description": "8st initial reference picture list for direct forward picid\nused for h264"
          },
          {
            "name": "H264_INIT_REFLIST_DF7",
            "bit_range": "9:5",
            "attr": "RW",
            "reset": "0x00",
            "description": "7st initial reference picture list for direct forward picid\nused for h264"
          },
          {
            "name": "H264_INIT_REFLIST_DF6",
            "bit_range": "4:0",
            "attr": "RW",
            "reset": "0x00",
            "description": "6st initial reference picture list for direct forward picid\nused for h264"
          }
        ],
        "description": "initial reference picture list related"
      },
      {
        "type": "register",
        "name": "VDPU_SWREG102",
        "offset": "0x0198",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:20",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "H264_INIT_REFLIST_DF15",
            "bit_range": "19:15",
            "attr": "RW",
            "reset": "0x00",
            "description": "15st initial reference picture list for direct forward picid\nused for h264"
          },
          {
            "name": "H264_INIT_REFLIST_DF14",
            "bit_range": "14:10",
            "attr": "RW",
            "reset": "0x00",
            "description": "14st initial reference picture list for direct forward picid\nused for h264"
          },
          {
            "name": "H264_INIT_REFLIST_DF13",
            "bit_range": "9:5",
            "attr": "RW",
            "reset": "0x00",
            "description": "13st initial reference picture list for direct forward picid\nused for h264"
          },
          {
            "name": "H264_INIT_REFLIST_DF12",
            "bit_range": "4:0",
            "attr": "RW",
            "reset": "0x00",
            "description": "12st initial reference picture list for direct forward picid\nused for h264"
          }
        ],
        "description": "initial reference picture list related"
      },
      {
        "type": "register",
        "name": "VDPU_SWREG103",
        "offset": "0x019c",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:30",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "H264_INIT_REFLIST_DB5",
            "bit_range": "29:25",
            "attr": "RW",
            "reset": "0x00",
            "description": "5st initial reference picture list for direct backward picid\nused for h264"
          },
          {
            "name": "H264_INIT_REFLIST_DB4",
            "bit_range": "24:20",
            "attr": "RW",
            "reset": "0x00",
            "description": "4st initial reference picture list for direct backward picid\nused for h264"
          },
          {
            "name": "H264_INIT_REFLIST_DB3",
            "bit_range": "19:15",
            "attr": "RW",
            "reset": "0x00",
            "description": "3st initial reference picture list for direct backward picid\nused for h264"
          },
          {
            "name": "H264_INIT_REFLIST_DB2",
            "bit_range": "14:10",
            "attr": "RW",
            "reset": "0x00",
            "description": "2st initial reference picture list for direct backward picid\nused for h264"
          },
          {
            "name": "H264_INIT_REFLIST_DB1",
            "bit_range": "9:5",
            "attr": "RW",
            "reset": "0x00",
            "description": "1st initial reference picture list for direct backward picid\nused for h264"
          },
          {
            "name": "H264_INIT_REFLIST_DB0",
            "bit_range": "4:0",
            "attr": "RW",
            "reset": "0x00",
            "description": "0st initial reference picture list for direct backward picid\nused for h264"
          }
        ],
        "description": "initial reference picture list related"
      },
      {
        "type": "register",
        "name": "VDPU_SWREG104",
        "offset": "0x01a0",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:30",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "H264_INIT_REFLIST_DB11",
            "bit_range": "29:25",
            "attr": "RW",
            "reset": "0x00",
            "description": "11st initial reference picture list for direct backward picid\nused for h264"
          },
          {
            "name": "H264_INIT_REFLIST_DB10",
            "bit_range": "24:20",
            "attr": "RW",
            "reset": "0x00",
            "description": "10st initial reference picture list for direct backward picid\nused for h264"
          },
          {
            "name": "H264_INIT_REFLIST_DB9",
            "bit_range": "19:15",
            "attr": "RW",
            "reset": "0x00",
            "description": "9st initial reference picture list for direct backward picid\nused for h264"
          },
          {
            "name": "H264_INIT_REFLIST_DB8",
            "bit_range": "14:10",
            "attr": "RW",
            "reset": "0x00",
            "description": "8st initial reference picture list for direct backward picid\nused for h264"
          },
          {
            "name": "H264_INIT_REFLIST_DB7",
            "bit_range": "9:5",
            "attr": "RW",
            "reset": "0x00",
            "description": "7st initial reference picture list for direct backward picid\nused for h264"
          },
          {
            "name": "H264_INIT_REFLIST_DB6",
            "bit_range": "4:0",
            "attr": "RW",
            "reset": "0x00",
            "description": "6st initial reference picture list for direct backward picid\nused for h264"
          }
        ],
        "description": "initial reference picture list related"
      },
      {
        "type": "register",
        "name": "VDPU_SWREG105",
        "offset": "0x01a4",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:20",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "H264_INIT_REFLIST_DB15",
            "bit_range": "19:15",
            "attr": "RW",
            "reset": "0x00",
            "description": "15st initial reference picture list for direct backward picid\nused for h264"
          },
          {
            "name": "H264_INIT_REFLIST_DB14",
            "bit_range": "14:10",
            "attr": "RW",
            "reset": "0x00",
            "description": "14st initial reference picture list for direct backward picid\nused for h264"
          },
          {
            "name": "H264_INIT_REFLIST_DB13",
            "bit_range": "9:5",
            "attr": "RW",
            "reset": "0x00",
            "description": "13st initial reference picture list for direct backward picid\nused for h264"
          },
          {
            "name": "H264_INIT_REFLIST_DB12",
            "bit_range": "4:0",
            "attr": "RW",
            "reset": "0x00",
            "description": "12st initial reference picture list for direct backward picid\nused for h264"
          }
        ],
        "description": "initial reference picture list related"
      },
      {
        "type": "register",
        "name": "VDPU_SWREG106",
        "offset": "0x01a8",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:20",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "H264_INIT_REFLIST_PF3",
            "bit_range": "19:15",
            "attr": "RW",
            "reset": "0x00",
            "description": "3st initial reference picture list for P forward picid\nInitial reference picture list for P  forward picid 3"
          },
          {
            "name": "H264_INIT_REFLIST_PF2",
            "bit_range": "14:10",
            "attr": "RW",
            "reset": "0x00",
            "description": "2st initial reference picture list for P forward picid\nInitial reference picture list for P  forward picid 2"
          },
          {
            "name": "H264_INIT_REFLIST_PF1",
            "bit_range": "9:5",
            "attr": "RW",
            "reset": "0x00",
            "description": "1st initial reference picture list for P forward picid\nInitial reference picture list for P  forward picid 1"
          },
          {
            "name": "H264_INIT_REFLIST_PF0",
            "bit_range": "4:0",
            "attr": "RW",
            "reset": "0x00",
            "description": "0st initial reference picture list for P forward picid\nused in 264"
          }
        ],
        "description": "initial reference picture list related"
      },
      {
        "type": "register",
        "name": "VDPU_SWREG107",
        "offset": "0x01ac",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "H264_REFPIC_TERM_FLAG",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "long term flag for reference pictuure index"
          }
        ],
        "description": "long term flag for reference pictuure index"
      },
      {
        "type": "register",
        "name": "VDPU_SWREG108",
        "offset": "0x01b0",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "H264_REFPIC_VALID_FLAG",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "valid flag for reference picture index"
          }
        ],
        "description": "valid flag for reference picture index"
      },
      {
        "type": "register",
        "name": "VDPU_SWREG109",
        "offset": "0x01b4",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:6",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "H264_STRM_START_BIT",
            "bit_range": "5:0",
            "attr": "RW",
            "reset": "0x00",
            "description": "the stream start word for decoder\nassosiates with sw_rlc_vlc_st_adr"
          }
        ],
        "description": "the stream start word for decoder"
      },
      {
        "type": "register",
        "name": "VDPU_SWREG110",
        "offset": "0x01b8",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:27",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "H264_FLT_OFFSET_CR_QP",
            "bit_range": "26:22",
            "attr": "RW",
            "reset": "0x00",
            "description": "filter offset of cr qp"
          },
          {
            "name": "H264_FLT_OFFSET_CB_QP",
            "bit_range": "21:17",
            "attr": "RW",
            "reset": "0x00",
            "description": "filter offset of cb qp"
          },
          {
            "name": "H264_PIC_MB_H",
            "bit_range": "16:9",
            "attr": "RW",
            "reset": "0x00",
            "description": "Picture height in macroblocks\nvalue =((pixel height+15)/16).\nused for frame or single field size being decoded"
          },
          {
            "name": "H264_PIC_MB_W",
            "bit_range": "8:0",
            "attr": "RW",
            "reset": "0x000",
            "description": "Picture width in macroblocks\nvalue = ((pixel width + 15) /16)"
          }
        ],
        "description": "h264 pic mb size"
      },
      {
        "type": "register",
        "name": "VDPU_SWREG111",
        "offset": "0x01bc",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:18",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "H264_WP_BSLICE_SEL",
            "bit_range": "17:16",
            "attr": "RW",
            "reset": "0x0",
            "description": "wp(weighted prediction) specification for B slice\n0 : default wp be used\n1 : explicit wp be used\n2 : implicit wp be used"
          },
          {
            "name": "RESERVED",
            "bit_range": "15:5",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "H264_MAX_REFNUM",
            "bit_range": "4:0",
            "attr": "RW",
            "reset": "0x00",
            "description": "short and long term reference frames's maximum number\nthis value is for decoded picture buffer"
          }
        ],
        "description": "h264 ctrl related"
      },
      {
        "type": "register",
        "name": "VDPU_SWREG112",
        "offset": "0x01c0",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "H264_DBLK_CTRL_FLAG",
            "bit_range": "31",
            "attr": "RW",
            "reset": "0x0",
            "description": "the control present flag of deblocking filter\nto indicates if the slice header will have the deblocking filter's extra\nvariables controlling characteristics"
          },
          {
            "name": "H264_RPCP_FLAG",
            "bit_range": "30",
            "attr": "RW",
            "reset": "0x0",
            "description": "redundant picture count present flag\nto specifies whether redundant picture count syntax elements"
          },
          {
            "name": "RESERVED",
            "bit_range": "29:21",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "H264_CURFRM_LEN",
            "bit_range": "20:16",
            "attr": "RW",
            "reset": "0x00",
            "description": "the bit length of input data stream's frame num\nH.264: Bit length of frame_num in data stream"
          },
          {
            "name": "H264_CURFRM_NUM",
            "bit_range": "15:0",
            "attr": "RW",
            "reset": "0x0000",
            "description": "the current frame number for h264\nit may be use for reference picture reordering  and identify\nshort-term reference frames"
          }
        ],
        "description": "current frame related"
      },
      {
        "type": "register",
        "name": "VDPU_SWREG113",
        "offset": "0x01c4",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:27",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "H264_MK_LEN",
            "bit_range": "26:16",
            "attr": "RW",
            "reset": "0x000",
            "description": "the length of marking bits\nuse for decoded reference picture"
          },
          {
            "name": "H264_IDRP_ID",
            "bit_range": "15:0",
            "attr": "RW",
            "reset": "0x0000",
            "description": "instantaneous decoding refresh picture id"
          }
        ],
        "description": "reference picture related"
      },
      {
        "type": "register",
        "name": "VDPU_SWREG114",
        "offset": "0x01c8",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "H264_PPS_ID",
            "bit_range": "31:24",
            "attr": "RW",
            "reset": "0x00",
            "description": "the id for picture parameter set\nit identifies the slice header will have the id of picture parameter set"
          },
          {
            "name": "H264_MAX_REFIDX1",
            "bit_range": "23:19",
            "attr": "RW",
            "reset": "0x00",
            "description": "the maximum reference index 1\nit will be used in decoding inter predicted macro blocks"
          },
          {
            "name": "H264_MAX_REFIDX0",
            "bit_range": "18:14",
            "attr": "RW",
            "reset": "0x00",
            "description": "the maximum reference index 0\nit will be used in decoding inter predicted macro blocks"
          },
          {
            "name": "RESERVED",
            "bit_range": "13:8",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "H264_POCF_LEN",
            "bit_range": "7:0",
            "attr": "RW",
            "reset": "0x00",
            "description": "the length of picture order count field in stream"
          }
        ],
        "description": "maximum reference"
      },
      {
        "type": "register",
        "name": "VDPU_SWREG115",
        "offset": "0x01cc",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:9",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "H264_IDR_PIC_FLAG",
            "bit_range": "8",
            "attr": "RW",
            "reset": "0x0",
            "description": "instantaneous decoding refresh picture flag"
          },
          {
            "name": "H264_DLMV_METHOD_EN",
            "bit_range": "7",
            "attr": "RW",
            "reset": "0x0",
            "description": "the method to use to  derive luma motion vectors\nwith B_skip, B_Direct_16x16 and B_direct_8x8_inference_flag"
          },
          {
            "name": "H264_MONOCHR_EN",
            "bit_range": "6",
            "attr": "RW",
            "reset": "0x0",
            "description": "monochromatic enable\nsampling format ,\n0 : 4:2:0\n1 : 4:0:0"
          },
          {
            "name": "H264_CABAC_EN",
            "bit_range": "5",
            "attr": "RW",
            "reset": "0x0",
            "description": "enable for cabac"
          },
          {
            "name": "H264_PSLICE_WP_EN",
            "bit_range": "4",
            "attr": "RW",
            "reset": "0x0",
            "description": "enable flag of Weighted prediction for P slices"
          },
          {
            "name": "H264_NIMB_INTRA_EN",
            "bit_range": "3",
            "attr": "RW",
            "reset": "0x0",
            "description": "if intra prediction uses only neighbouring intra macroblocks\n0 : neighbouring inter macroblocks are used in intra prediction\nprocess\n1 : neighbouring intra macroblocks are used"
          },
          {
            "name": "H264_TRANF_FLAG_EN_8X8",
            "bit_range": "2",
            "attr": "RW",
            "reset": "0x0",
            "description": "8x8 transform flag enable for  stream decoding"
          },
          {
            "name": "H264_SCL_MATRIX_EN",
            "bit_range": "1",
            "attr": "RW",
            "reset": "0x0",
            "description": "scaling matrix enable\n0 : normal transform\n1 : use scaling matrix for transform"
          },
          {
            "name": "H264_FIELDPIC_FLAG_EXIST",
            "bit_range": "0",
            "attr": "RW",
            "reset": "0x0",
            "description": "Flag for streamd that field_pic_flag exists in stream\nFlag for streamd that field_pic_flag exists in stream"
          }
        ],
        "description": "enable flag"
      },
      {
        "type": "register",
        "name": "VDPU_SWREG120",
        "offset": "0x01e0",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "MFR_REG0",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "multi format reuse register0 except h264\nMPEG4/JPEG/MPEG2/VP6/RV/VP7/VP:\n[31:2]\nRLC mode: Base address for RLC data\nVLC mode: Stream start address\nVP7:\n[31:2]\nThis base address is used as sw_dct_strm0_base including DCT\nstream for MB rows 0,2n"
          }
        ],
        "description": "multi format reuse register0"
      },
      {
        "type": "register",
        "name": "VDPU_SWREG121",
        "offset": "0x01e4",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "MFR_REG1",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "multi format reuse register1 except h264\nRV:\n[20:16] :  frame size length\nJPEG:\n[26:0]    :  progressive JPEG\nMPEG2 :\n[12]       :  enable for bilinear motion compensation\nVP7:\n[31:26]  :  DCT stream partition index 1 of start bit\n[25:20]  :  DCT stream partition index 2 of start bit\n[13]       : rominance motion vector resolution for VP7/8\n[12]       :  enable for bilinear motion compensation\n[11:9]    : 0st count for DC prediction mach\n[8:6]      : 1st count for DC prediction mach"
          }
        ],
        "description": "multi format reuse register1"
      },
      {
        "type": "register",
        "name": "VDPU_SWREG122",
        "offset": "0x01e8",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "MFR_REG2",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "multi format reuse register2 except h264\nMPEG4:\n[31:26]   : Exact bit of stream start word\n[25]        : enable for sync markers\n[24]        : enable for Type 1 quantization\n[23:19]   : the offset of Qp filter\n[18:14]   : the offset of Qp filter for cr\n[0]          : filed_pic_flag exists in stream\nJPEG  :\n[31:26]   :  Exact bit of stream start word\n[25]        :  enable for sync markers\n[12:11]   :  total of Quantization tables\n[10:8]     :  the sampling format for input pic\n[7]          :  JPEG width\n[6]          :  weather current strem buffer contain the end of a\nJPEG image\n[5:0]       : vlc table\nvp6:\n[23:18]   : start bit for ctrl stream (vp7)\n[17]        : enable for huffman decoding\n[16]        : enable for muti stream (vp7)\n[15:8]     : boolean dec init value(vp7)\n[7:0]       : boolean dec init range"
          }
        ],
        "description": "multi format reuse register2"
      },
      {
        "type": "register",
        "name": "VDPU_SWREG123",
        "offset": "0x01ec",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "MFR_REG3",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "multi format reuse register3 except h264\nJPEG:\n[15:0]    :  start marker frequency.\nvp6:\n[17:14]  :    loop filter limit value\n[13]       :    enable for  variance test\n[12:10]  :    filter MV size threshold\n[9:0]      :    filter variance threshold\nVP7/VP :\n[31:16]   :   value 0 for inital dc predictor\n[15:0]     :   value 1 for inital dc predictor"
          }
        ],
        "description": "multi format reuse register3"
      },
      {
        "type": "register",
        "name": "VDPU_SWREG124",
        "offset": "0x01f0",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "MFR_REG4",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "multi format reuse register4 except h264\nMPEG4:\n[31:2]     :   MB ctrl start address\nVP6:\n[23:0]     :  total of CTRL stream data\nVP7/VP  :\n[27:24]   :  coeffient partitions number\n[23:0]     :   total of CTRL stream data"
          }
        ],
        "description": "multi format reuse register4"
      },
      {
        "type": "register",
        "name": "VDPU_SWREG125",
        "offset": "0x01f4",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "MFR_REG5",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "multi format reuse register5 except h264\nJPEG:\n[31:2]   :   Cb ACDC coeff start address\nVP6/VP7/vp:\n[31:22] :    prediction filter with set 5 and tap 1\n[21:12] :    prediction filter with set 5 and tap 2\n[11:2]  :     prediction filter with set 5 and  tap 3"
          }
        ],
        "description": "multi format reuse register5"
      },
      {
        "type": "register",
        "name": "VDPU_SWREG126",
        "offset": "0x01f8",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "MFR_REG6",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "multi format reuse register6 except h264\nJPEG:\n[31:2]   :   Cr ACDC coeff start address\nVP6/VP7/vp:\n[31:22] :    prediction filter with set 6 and tap 0\n[21:12] :    prediction filter with set 6 and tap 1\n[11:2]  :     prediction filter with set 6 and  tap 2"
          }
        ],
        "description": "multi format reuse register6"
      },
      {
        "type": "register",
        "name": "VDPU_SWREG127",
        "offset": "0x01fc",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "MFR_REG7",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "multi format reuse register7 except h264\nVP6/VP7/vp:\n[31:22] :    prediction filter with set 6 and tap 3\n[21:12] :    prediction filter with set 7 and tap 0\n[11:2]  :     prediction filter with set 7 and  tap 1"
          }
        ],
        "description": "multi format reuse register7"
      },
      {
        "type": "register",
        "name": "VDPU_SWREG128",
        "offset": "0x0200",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "MFR_REG8",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "multi format reuse register8 except h264\nVP6:\n[31:22] :    prediction filter with set 7 and tap 2\n[21:12] :    prediction filter with set 7 and tap 3\nVP7/VP:\n[31:22] :    prediction filter with set 7 and tap 2\n[21:12] :    prediction filter with set 7 and tap 3\n[11:10] :    extra prediction filter with set 2 and  tap -1\n[9:8]     :    extra prediction filter with set 2 and  tap 4\n[7:6]     :    extra prediction filter with set 4 and  tap -1\n[5:4]     :    extra prediction filter with set 4 and  tap 4\n[3:2]     :    extra prediction filter with set 6 and  tap -1\n[1:0]     :    extra prediction filter with set 6 and  tap 4"
          }
        ],
        "description": "multi format reuse register8"
      },
      {
        "type": "register",
        "name": "VDPU_SWREG129",
        "offset": "0x0204",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "MFR_REG9",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "multi format reuse register9 except h264\nVP6:\n[29:24]  : 56st coef of scan read index\n[23:18]  : 57st coef of scan read index\n[17:12]  : 58st coef of scan read index\n[11:6]    : 59st coef of scan read index\n[5:0]      : 60st coef of scan read index"
          }
        ],
        "description": "multi format reuse register9"
      },
      {
        "type": "register",
        "name": "VDPU_SWREG130",
        "offset": "0x0208",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "MFR_REG10",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "multi format reuse register10 except h264\nVP6:\n[29:24]  : 61st coef of scan read index\n[23:18]  : 62st coef of scan read index\n[17:12]  : 63st coef of scan read index\nVP7:\n[21:11]  :  QP0 for VP7 and quantisizer value\n[10:0]    :  QP1 for VP7 and quantisizer value"
          }
        ],
        "description": "multi format reuse register10"
      },
      {
        "type": "register",
        "name": "VDPU_SWREG131",
        "offset": "0x020c",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "MFR_REG11",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "multi format reuse register11 except h264\nMPEG4/H263/vp6 /VP7:\n[31:2]    :   reference pic0 start address\nJPEG:\n[31:2]    :   the ch decoder output start address"
          }
        ],
        "description": "multi format reuse register11"
      },
      {
        "type": "register",
        "name": "VDPU_SWREG132",
        "offset": "0x0210",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "MFR_REG12",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "multi format reuse register12 except h264\nVP7:\n[31]       :  type of loop filter\n[30:28]  :  sharpness of loop filter\n[27:21]  :  MB type0 adjustment of filter level\n[20:14]  :  MB type1 adjustment of filter level\n[13:7]    :  MB type2 adjustment of filter level\n[6:0]      :  MB type3 adjustment of filter level"
          }
        ],
        "description": "multi format reuse register12"
      },
      {
        "type": "register",
        "name": "VDPU_SWREG133",
        "offset": "0x0214",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "MFR_REG13",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "multi format reuse register13 except h264\nVP6:\n[29:24]  : 51st coef of scan read index\n[23:18]  : 52st coef of scan read index\n[17:12]  : 53st coef of scan read index\n[11:6]    : 54st coef of scan read index\n[5:0]      : 55st coef of scan read index\nVP7:\n[27:21]  :  reference frame type0 adjustment of filter level\n[20:14]  :  reference frame type1 adjustment of filter level\n[13:7]    :  reference frame type2 adjustment of filter level\n[6:0]      :  reference frame type3 adjustment of filter level"
          }
        ],
        "description": "multi format reuse register13"
      },
      {
        "type": "register",
        "name": "VDPU_SWREG134",
        "offset": "0x0218",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "MFR_REG14",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "multi format reuse register14 except h264\nMPEG4/MEPG2:\n[31:2]    :   reference pic2 start address\nJPEG:\n[30:24]  :   code words of length 6\n[21:16]  :   code words of length 5\n[15:11]  :   code words of length 4\n[10:7]   :   code words of length 3\n[5:3]      :   code words of length  2\n[1:0]      :   code words of length 1"
          }
        ],
        "description": "multi format reuse register14"
      },
      {
        "type": "register",
        "name": "VDPU_SWREG135",
        "offset": "0x021c",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "MFR_REG15",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "multi format reuse register15 except h264\nMPEG4/MEPG2:\n[31:2]    :   reference pic3 start address\nJPEG:\n[30:24]  :   code words of length 10\n[23:16]  :   code words of length 9\n[15:8]    :   code words of length 8\n[7:0]      :   code words of length 7"
          }
        ],
        "description": "multi format reuse register15"
      },
      {
        "type": "register",
        "name": "VDPU_SWREG136",
        "offset": "0x0220",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "MFR_REG16",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "multi format reuse register16 except h264\nVP6/VP7\n[31:2]    :   golden reference pic start address(PIC_ID 4)\n[0]         :   golden reference pic siggn bias(VP7)\nMPEG4/MPEG2:\n[19]       :   alternalte scan flag\n[18:15]  :   HRZ AXI's bit amount  for representing FWD MV\n[14:11]  :   VRZ AXI's bit amount  for representing FWD MV\n[10:7]    :   HRZ AXI's bit amount  for representing BWD MV\n[6:3]      :   VRZ AXI's bit amount  for representing BWD MV\n[2]         :   FWD MV Y resolution\n[1]         :   the ctrl bit for rounding(MPEG4),BWD MV Y\nresolution(MPEG2)\n[0]         :   pic type of previous anchor(MPEG4)\nJPEG:\n[30:24]  :   code words of length 14\n[23:16]  :   code words of length 13\n[15:8]    :   code words of length 12\n[7:0]      :   code words of length 11"
          }
        ],
        "description": "multi format reuse register16"
      },
      {
        "type": "register",
        "name": "VDPU_SWREG137",
        "offset": "0x0224",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "MFR_REG17",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "multi format reuse register17 except h264\nMPEG4:\n[26:0]    :  reference distance syntax for delta value0 be used\nJPEG:\n[31:27]  :   tab2:code words of length 4\n[26:23]  :   tab2:code words of length 3\n[21:19]  :   tab2:code words of length 2\n[17:16]  :   tab2:code words of length 1\n[15:8]    :   tab1:code words of length 16\n[7:0]      :   tab1:code words of length 15"
          }
        ],
        "description": "multi format reuse register17"
      },
      {
        "type": "register",
        "name": "VDPU_SWREG138",
        "offset": "0x0228",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "MFR_REG18",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "multi format reuse register18 except h264\nMPEG4:\n[26:0]    :  reference distance syntax for delta value -1 be used\nJPEG:\n[31:24]  :   tab2:code words of length 8\n[23:16]  :   tab2:code words of length 7\n[14:8]    :   tab2:code words of length 6\n[5:0]      :   tab2:code words of length 5\nVP6/VP7:\n[29:24]  : 6st coef of scan read index\n[23:18]  : 7st coef of scan read index\n[17:12]  : 8st coef of scan read index\n[11:6]    : 9st coef of scan read index\n[5:0]      : 10st coef of scan read index"
          }
        ],
        "description": "multi format reuse register18"
      },
      {
        "type": "register",
        "name": "VDPU_SWREG139",
        "offset": "0x022c",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "MFR_REG19",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "multi format reuse register19 except h264\nMPEG4:\n[26:0]    :  reference distance syntax for delta value1 be used\nJPEG:\n[31:24]  :   tab2:code words of length 12\n[23:16]  :   tab2:code words of length 11\n[15:8]    :   tab2:code words of length 10\n[7:0]      :   tab2:code words of length 9\nVP6/VP7:\n[29:24]  : 11st coef of scan read index\n[23:18]  : 12st coef of scan read index\n[17:12]  : 13st coef of scan read index\n[11:6]    : 14st coef of scan read index\n[5:0]      : 15st coef of scan read index"
          }
        ],
        "description": "multi format reuse register19"
      },
      {
        "type": "register",
        "name": "VDPU_SWREG140",
        "offset": "0x0230",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "MFR_REG20",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "multi format reuse register20 except h264\nJPEG:\n[31:24]  :   tab2:code words of length 16\n[23:16]  :   tab2:code words of length 15\n[15:8]    :   tab2:code words of length 14\n[7:0]      :   tab2:code words of length 13\nVP6:\n[29:24]  : 16st coef of scan read index\n[23:18]  : 17st coef of scan read index\n[17:12]  : 18st coef of scan read index\n[11:6]    : 19st coef of scan read index\n[5:0]      : 20st coef of scan read index\nVP7:\n[31:2]    :  DCT stream MB row 2,2n+1  start address"
          }
        ],
        "description": "multi format reuse register20"
      },
      {
        "type": "register",
        "name": "VDPU_SWREG141",
        "offset": "0x0234",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "MFR_REG21",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "multi format reuse register21 except h264\nJPEG:\n[31:28]  :   tab1:code words of length 8\n[27:24]  :   tab1:code words of length 7\n[23:20]  :   tab1:code words of length 6\n[19:16]  :   tab1:code words of length 5\n[15:12]  :   tab1:code words of length 4\n[11:8]    :   tab1:code words of length 3\n[6:4]      :   tab1:code words of length 2\n[1:0]      :   tab1:code words of length 1\nVP6:\n[29:24]  : 21st coef of scan read index\n[23:18]  : 22st coef of scan read index\n[17:12]  : 23st coef of scan read index\n[11:6]    : 24st coef of scan read index\n[5:0]      : 25st coef of scan read index\nVP7\n[31:2]    :  DCT stream MB row 2,2n+2  start address"
          }
        ],
        "description": "multi format reuse register21"
      },
      {
        "type": "register",
        "name": "VDPU_SWREG142",
        "offset": "0x0238",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "MFR_REG22",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "multi format reuse register22 except h264\nJPEG:\n[31:28]  :   tab1:code words of length 16\n[27:24]  :   tab1:code words of length 15\n[23:20]  :   tab1:code words of length 14\n[19:16]  :   tab1:code words of length 13\n[15:12]  :   tab1:code words of length 12\n[11:8]    :   tab1:code words of length 11\n[6:4]      :   tab1:code words of length 10\n[1:0]      :   tab1:code words of length 9\nVP6:\n[29:24]  : 26st coef of scan read index\n[23:18]  : 27st coef of scan read index\n[17:12]  : 28st coef of scan read index\n[11:6]    : 29st coef of scan read index\n[5:0]      : 30st coef of scan read index\nVP7\n[31:2]    :  DCT stream MB row 2,2n+3  start address"
          }
        ],
        "description": "multi format reuse register22"
      },
      {
        "type": "register",
        "name": "VDPU_SWREG143",
        "offset": "0x023c",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "MFR_REG23",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "multi format reuse register23 except h264\nJPEG:\n[31:28]  :   tab2:code words of length 8\n[27:24]  :   tab2:code words of length 7\n[23:20]  :   tab2:code words of length 6\n[19:16]  :   tab2:code words of length 5\n[15:12]  :   tab2:code words of length 4\n[11:8]    :   tab2:code words of length 3\n[6:4]      :   tab2:code words of length 2\n[1:0]      :   tab2:code words of length 1\nVP6:\n[29:24]  : 31st coef of scan read index\n[23:18]  : 32st coef of scan read index\n[17:12]  : 33st coef of scan read index\n[11:6]    : 34st coef of scan read index\n[5:0]      : 35st coef of scan read index\nVP7\n[31:2]    :  DCT stream MB row 2,2n+4  start address"
          }
        ],
        "description": "multi format reuse register23"
      },
      {
        "type": "register",
        "name": "VDPU_SWREG144",
        "offset": "0x0240",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "MFR_REG24",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "multi format reuse register24 except h264\nJPEG:\n[31:28]  :   tab2:code words of length 16\n[27:24]  :   tab2:code words of length 15\n[23:20]  :   tab2:code words of length 14\n[19:16]  :   tab2:code words of length 13\n[15:12]  :   tab2:code words of length 12\n[11:8]    :   tab2:code words of length 11\n[6:4]      :   tab2:code words of length 10\n[1:0]      :   tab2:code words of length 9\nVP6:\n[29:24]  : 36st coef of scan read index\n[23:18]  : 37st coef of scan read index\n[17:12]  : 38st coef of scan read index\n[11:6]    : 39st coef of scan read index\n[5:0]      : 40st coef of scan read index\nVP7\n[31:2]    :  DCT stream MB row 2,2n+5  start address"
          }
        ],
        "description": "multi format reuse register24"
      },
      {
        "type": "register",
        "name": "VDPU_SWREG145",
        "offset": "0x0244",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "MFR_REG25",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "multi format reuse register25 except h264\nJPEG:\n[31:28]  :   tab3:code words of length 8\n[27:24]  :   tab3:code words of length 7\n[23:20]  :   tab3:code words of length 6\n[19:16]  :   tab3:code words of length 5\n[15:12]  :   tab3:code words of length 4\n[11:8]    :   tab3:code words of length 3\n[6:4]      :   tab2:code words of length 2\n[1:0]      :   tab3:code words of length 1\nVP6/VP7:\n[31:2]    :   ctrl data stream start address"
          }
        ],
        "description": "multi format reuse register25"
      },
      {
        "type": "register",
        "name": "VDPU_SWREG146",
        "offset": "0x0248",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "MFR_REG26",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "multi format reuse register26 except h264\nJPEG:\n[31:28]  :   tab3:code words of length 16\n[27:24]  :   tab3:code words of length 15\n[23:20]  :   tab3:code words of length 14\n[19:16]  :   tab3:code words of length 13\n[15:12]  :   tab3:code words of length 12\n[11:8]    :   tab3:code words of length 11\n[6:4]      :   tab3:code words of length 10\n[1:0]      :   tab3:code words of length 9\nVP6:\n[29:24]  : 41st coef of scan read index\n[23:18]  : 42st coef of scan read index\n[17:12]  : 43st coef of scan read index\n[11:6]    : 44st coef of scan read index\n[5:0]      : 45st coef of scan read index\nVP7\n[31:2]    :  DCT stream MB row 2,2n+6  start address"
          }
        ],
        "description": "multi format reuse register26"
      },
      {
        "type": "register",
        "name": "VDPU_SWREG147",
        "offset": "0x024c",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "MFR_REG27",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "multi format reuse register27 except h264\nVP6:\n[29:24]  : 46st coef of scan read index\n[23:18]  : 47st coef of scan read index\n[17:12]  : 48st coef of scan read index\n[11:6]    : 49st coef of scan read index\n[5:0]      : 50st coef of scan read index\nVP7\n[31:2]    :  DCT stream MB row 2,2n+7  start address"
          }
        ],
        "description": "multi format reuse register27"
      },
      {
        "type": "register",
        "name": "VDPU_SWREG148",
        "offset": "0x0250",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "MFR_REG28",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "multi format reuse register28 except h264\nMPEG4/MPEG2/VP7:\n[31:2]   :  ref pic index 1 start address\nJPEG:\n[7:0]     :  snapshot"
          }
        ],
        "description": "multi format reuse register28"
      },
      {
        "type": "register",
        "name": "VDPU_SWREG149",
        "offset": "0x0254",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "MFR_REG29",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "multi format reuse register29 except h264\nVP7:\n[31:2]   :  the segmentation map value start address\n[1]        :  enable for segmentation map update\n[0]        :  enable for segmentation"
          }
        ],
        "description": "multi format reuse register29"
      },
      {
        "type": "register",
        "name": "VDPU_SWREG150",
        "offset": "0x0258",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "MFR_REG30",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "multi format reuse register30 except h264\nVP7:\n[29:24]  :  DCT stream partition index 3 of start bit\n[23:18]  :  DCT stream partition index 4 of start bit\n[17:12]  :  DCT stream partition index 5 of start bit\n[11:6]    :  DCT stream partition index 6 of start bit\n[5:0]      :  DCT stream partition index 7 of start bit"
          }
        ],
        "description": "multi format reuse register30"
      },
      {
        "type": "register",
        "name": "VDPU_SWREG151",
        "offset": "0x025c",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "MFR_REG31",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "multi format reuse register31 except h264\nVP7:\n[21:11]  :  QP2 for VP7 and quantisizer value\n[10:0]    :  QP3 for VP7 and quantisizer value"
          }
        ],
        "description": "multi format reuse register31"
      },
      {
        "type": "register",
        "name": "VDPU_SWREG152",
        "offset": "0x0260",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "MFR_REG32",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "multi format reuse register32 except h264\nVP7:\n[21:11]  :  QP4 for VP7 and quantisizer value\n[10:0]    :  QP5 for VP7 and quantisizer value"
          }
        ],
        "description": "multi format reuse register32"
      },
      {
        "type": "register",
        "name": "VDPU_SWREG153",
        "offset": "0x0264",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "MFR_REG33",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "multi format reuse register33 except h264\nVP6/VP7:\n[31:22]   :  prediction filter with set 0,tap3 (also for mpeg4)\n[21:12]   :  prediction filter with set 1,tap0\n[11:2]     :  prediction filter with set 1,tap1"
          }
        ],
        "description": "multi format reuse register33"
      },
      {
        "type": "register",
        "name": "VDPU_SWREG154",
        "offset": "0x0268",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "MFR_REG34",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "multi format reuse register34 except h264\nVP6/VP7:\n[31:22]   :  prediction filter with set 1,tap2\n[21:12]   :  prediction filter with set 1,tap3\n[11:2]     :  prediction filter with set 2,tap0"
          }
        ],
        "description": "multi format reuse register34"
      },
      {
        "type": "register",
        "name": "VDPU_SWREG155",
        "offset": "0x026c",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "MFR_REG35",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "multi format reuse register35 except h264\nVP6/VP7:\n[31:22]   :  prediction filter with set 2,tap1\n[21:12]   :  prediction filter with set 2,tap2\n[11:2]     :  prediction filter with set 2,tap3"
          }
        ],
        "description": "multi format reuse register35"
      },
      {
        "type": "register",
        "name": "VDPU_SWREG156",
        "offset": "0x0270",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "MFR_REG36",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "multi format reuse register36 except h264\nVP6/VP7:\n[31:22]   :  prediction filter with set 3,tap0\n[21:12]   :  prediction filter with set 3,tap1\n[11:2]     :  prediction filter with set 3,tap2"
          }
        ],
        "description": "multi format reuse register36"
      },
      {
        "type": "register",
        "name": "VDPU_SWREG157",
        "offset": "0x0274",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "MFR_REG37",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "multi format reuse register37 except h264\nVP6/VP7:\n[31:22]   :  prediction filter with set 3,tap3\n[21:12]   :  prediction filter with set 4,tap0\n[11:2]     :  prediction filter with set 4,tap1"
          }
        ],
        "description": "multi format reuse register37"
      },
      {
        "type": "register",
        "name": "VDPU_SWREG158",
        "offset": "0x0278",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "MFR_REG38",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "multi format reuse register38 except h264\nVP6/VP7:\n[31:22]   :  prediction filter with set 4,tap2\n[21:12]   :  prediction filter with set 4,tap3\n[11:2]     :  prediction filter with set 5,tap0"
          }
        ],
        "description": "multi format reuse register38"
      },
      {
        "type": "register",
        "name": "VDPU_SWREG164_PERF_LATENCY_CTRL0",
        "offset": "0x0290",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:20",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "SW_RD_LATENCY_THR",
            "bit_range": "19:8",
            "attr": "RW",
            "reset": "0x000",
            "description": "sw_rd_latency_thr"
          },
          {
            "name": "SW_RD_LATENCY_ID",
            "bit_range": "7:4",
            "attr": "RW",
            "reset": "0x0",
            "description": "sw_rd_latency_id"
          },
          {
            "name": "SW_AXI_CNT_TYPE",
            "bit_range": "3",
            "attr": "RW",
            "reset": "0x0",
            "description": "sw_axi_cnt_type\nsw_axi_cnt_type"
          },
          {
            "name": "SW_AXI_PERF_FRM_TYPE",
            "bit_range": "2",
            "attr": "RW",
            "reset": "0x0",
            "description": "sw_axi_perf_frm_type\n1'b0: clear by frame end\n1'b1: clear by software configuration"
          },
          {
            "name": "SW_AXI_PERF_CLR_E",
            "bit_range": "1",
            "attr": "W1C",
            "reset": "0x0",
            "description": "sw_axi_perf_clr_e\n1'b0: software clear disable\n1'b1: software clear enalbe"
          },
          {
            "name": "SW_AXI_PERF_WORK_E",
            "bit_range": "0",
            "attr": "RW",
            "reset": "0x0",
            "description": "sw_axi_perf_work_e\n1'b0: disable\n1'b1: enable"
          }
        ],
        "description": "Axi performance latency module contrl register0"
      },
      {
        "type": "register",
        "name": "VDPU_SWREG165_PERF_LATENCY_CTRL1",
        "offset": "0x0294",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:12",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "SW_AW_COUNT_ID",
            "bit_range": "11:8",
            "attr": "RW",
            "reset": "0x0",
            "description": "sw_aw_count_id\nsw_aw_count_id"
          },
          {
            "name": "SW_AR_COUNT_ID",
            "bit_range": "7:4",
            "attr": "RW",
            "reset": "0x0",
            "description": "sw_ar_count_id\nsw_ar_count_id"
          },
          {
            "name": "SW_AW_CNT_ID_TYPE",
            "bit_range": "3",
            "attr": "RW",
            "reset": "0x0",
            "description": "sw_aw_cnt_id_type\nsw_aw_cnt_id_type"
          },
          {
            "name": "SW_AR_CNT_ID_TYPE",
            "bit_range": "2",
            "attr": "RW",
            "reset": "0x0",
            "description": "sw_ar_cnt_id_type\nsw_ar_cnt_id_type"
          },
          {
            "name": "SW_ADDR_ALIGN_TYPE",
            "bit_range": "1:0",
            "attr": "RW",
            "reset": "0x0",
            "description": "sw_addr_align_type\nsw_addr_align_type"
          }
        ],
        "description": "PERF_LATENCY_CTRL1"
      },
      {
        "type": "register",
        "name": "VDPU_SWREG166_PERF_RD_MAX_LATENCY_NUM0",
        "offset": "0x0298",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:16",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "RD_MAX_LATENCY_NUM_CH0",
            "bit_range": "15:0",
            "attr": "RO",
            "reset": "0x0000",
            "description": "read max latency value of channel 0"
          }
        ],
        "description": "Read max latency number"
      },
      {
        "type": "register",
        "name": "VDPU_SWREG167_PERF_RD_LATENCY_SAMP_NUM",
        "offset": "0x029c",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RD_LATENCY_THR_NUM_CH0",
            "bit_range": "31:0",
            "attr": "RO",
            "reset": "0x00000000",
            "description": "read latency thr number channel 0"
          }
        ],
        "description": "The number of bigger than configed threshold value"
      },
      {
        "type": "register",
        "name": "VDPU_SWREG168_PERF_RD_LATENCY_ACC_SUM",
        "offset": "0x02a0",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RD_LATENCY_ACC_SUM",
            "bit_range": "31:0",
            "attr": "RO",
            "reset": "0x00000000",
            "description": "rd_latency_acc_sum"
          }
        ],
        "description": "Total sample number"
      },
      {
        "type": "register",
        "name": "VDPU_SWREG169_PERF_RD_AXI_TOTAL_BYTE",
        "offset": "0x02a4",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "PERF_RD_AXI_TOTAL_BYTE",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "perf_rd_axi_total_byte\nperf_rd_axi_total_byte"
          }
        ],
        "description": "perf_rd_axi_total_byte"
      },
      {
        "type": "register",
        "name": "VDPU_SWREG170_PERF_WR_AXI_TOTAL_BYTE",
        "offset": "0x02a8",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "PERF_WR_AXI_TOTAL_BYTE",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "perf_wr_axi_total_byte\nperf_wr_axi_total_byte"
          }
        ],
        "description": "perf_wr_axi_total_byte"
      },
      {
        "type": "register",
        "name": "VDPU_SWREG171_PERF_WORKING_CNT",
        "offset": "0x02ac",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "PERF_WORKING_CNT",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "perf_working_cnt\nperf_working_cnt"
          }
        ],
        "description": "perf_working_cnt"
      }
    ],
    "name": "VDPU",
    "summary": [
      {
        "name": "VDPU_SWREG0",
        "offset": "0x0000",
        "size": "W",
        "reset": "0x00010100",
        "description": "axi control"
      },
      {
        "name": "VDPU_SWREG1",
        "offset": "0x0004",
        "size": "W",
        "reset": "0x00000000",
        "description": "color coeff register"
      },
      {
        "name": "VDPU_SWREG2",
        "offset": "0x0008",
        "size": "W",
        "reset": "0x00000000",
        "description": "color coeff register"
      },
      {
        "name": "VDPU_SWREG3",
        "offset": "0x000c",
        "size": "W",
        "reset": "0x00000000",
        "description": "color coeff register"
      },
      {
        "name": "VDPU_SWREG4",
        "offset": "0x0010",
        "size": "W",
        "reset": "0x00000000",
        "description": "scl ctrl register"
      },
      {
        "name": "VDPU_SWREG5",
        "offset": "0x0014",
        "size": "W",
        "reset": "0x00000000",
        "description": "scl ctrl register"
      },
      {
        "name": "VDPU_SWREG6",
        "offset": "0x0018",
        "size": "W",
        "reset": "0x00000000",
        "description": "scl ctrl register"
      },
      {
        "name": "VDPU_SWREG7",
        "offset": "0x001c",
        "size": "W",
        "reset": "0x00000000",
        "description": "Amount of pixels beyond border"
      },
      {
        "name": "VDPU_SWREG8",
        "offset": "0x0020",
        "size": "W",
        "reset": "0x00000000",
        "description": "Amount of pixels beyond border"
      },
      {
        "name": "VDPU_SWREG9",
        "offset": "0x0024",
        "size": "W",
        "reset": "0x00000000",
        "description": "Rmask register"
      },
      {
        "name": "VDPU_SWREG10",
        "offset": "0x0028",
        "size": "W",
        "reset": "0x00000000",
        "description": "Gmask register"
      },
      {
        "name": "VDPU_SWREG11",
        "offset": "0x002c",
        "size": "W",
        "reset": "0x00000000",
        "description": "Bmask register"
      },
      {
        "name": "VDPU_SWREG12",
        "offset": "0x0030",
        "size": "W",
        "reset": "0x00000000",
        "description": "PP input picture base address for Y bottom field"
      },
      {
        "name": "VDPU_SWREG13",
        "offset": "0x0034",
        "size": "W",
        "reset": "0x00000000",
        "description": "PP input picture base for Ch bottom field"
      },
      {
        "name": "VDPU_SWREG14",
        "offset": "0x0038",
        "size": "W",
        "reset": "0x00000000",
        "description": "coordinate used in macroblock crop"
      },
      {
        "name": "VDPU_SWREG15",
        "offset": "0x003c",
        "size": "W",
        "reset": "0x00000000",
        "description": "range map register"
      },
      {
        "name": "VDPU_SWREG16",
        "offset": "0x0040",
        "size": "W",
        "reset": "0x00000000",
        "description": "total num of padded for RGB"
      },
      {
        "name": "VDPU_SWREG17",
        "offset": "0x0044",
        "size": "W",
        "reset": "0x00000000",
        "description": "hw support informan,read only"
      },
      {
        "name": "VDPU_SWREG18",
        "offset": "0x0048",
        "size": "W",
        "reset": "0x00000000",
        "description": "base address for reading post-processing input picture uminan"
      },
      {
        "name": "VDPU_SWREG19",
        "offset": "0x004c",
        "size": "W",
        "reset": "0x00000000",
        "description": "Base address for reading post-processing input picture Cb/Ch"
      },
      {
        "name": "VDPU_SWREG20",
        "offset": "0x0050",
        "size": "W",
        "reset": "0x00000000",
        "description": "input cr component address"
      },
      {
        "name": "VDPU_SWREG21",
        "offset": "0x0054",
        "size": "W",
        "reset": "0x00000000",
        "description": "Base address for writing post-processed picture luminance/RGB"
      },
      {
        "name": "VDPU_SWREG22",
        "offset": "0x0058",
        "size": "W",
        "reset": "0x00000000",
        "description": "Base address for writing post-processed picture Ch"
      },
      {
        "name": "VDPU_SWREG23",
        "offset": "0x005c",
        "size": "W",
        "reset": "0x00000000",
        "description": "Display width and PP input size extension register"
      },
      {
        "name": "VDPU_SWREG24",
        "offset": "0x0060",
        "size": "W",
        "reset": "0x00000000",
        "description": "alpha blending base address"
      },
      {
        "name": "VDPU_SWREG25",
        "offset": "0x0064",
        "size": "W",
        "reset": "0x00000000",
        "description": "ablend of pixels scanline"
      },
      {
        "name": "VDPU_SWREG26",
        "offset": "0x0068",
        "size": "W",
        "reset": "0x00000000",
        "description": "x-coordinate of mask area 1 for Horizontal start pixel"
      },
      {
        "name": "VDPU_SWREG27",
        "offset": "0x006c",
        "size": "W",
        "reset": "0x00000000",
        "description": "y-coordinate of mask area 1 for Horizontal start pixel"
      },
      {
        "name": "VDPU_SWREG28",
        "offset": "0x0070",
        "size": "W",
        "reset": "0x00000000",
        "description": "x-coordinate of mask area 2 for Horizontal start pixel"
      },
      {
        "name": "VDPU_SWREG29",
        "offset": "0x0074",
        "size": "W",
        "reset": "0x00000000",
        "description": "y-coordinate of mask area 2 for Horizontal start pixel"
      },
      {
        "name": "VDPU_SWREG30",
        "offset": "0x0078",
        "size": "W",
        "reset": "0x00000000",
        "description": "register for deinterlace ctrl"
      },
      {
        "name": "VDPU_SWREG31",
        "offset": "0x007c",
        "size": "W",
        "reset": "0x00000000",
        "description": "contrast adjust threshold"
      },
      {
        "name": "VDPU_SWREG32",
        "offset": "0x0080",
        "size": "W",
        "reset": "0x00000000",
        "description": "contrast adjust offset"
      },
      {
        "name": "VDPU_SWREG33",
        "offset": "0x0084",
        "size": "W",
        "reset": "0xfc874780",
        "description": "Synthesis configuration register post-processor (read only)"
      },
      {
        "name": "VDPU_SWREG34",
        "offset": "0x0088",
        "size": "W",
        "reset": "0x00000000",
        "description": "PP input pic size register"
      },
      {
        "name": "VDPU_SWREG35",
        "offset": "0x008c",
        "size": "W",
        "reset": "0x00000000",
        "description": "PP output pic size register"
      },
      {
        "name": "VDPU_SWREG36",
        "offset": "0x0090",
        "size": "W",
        "reset": "0x00000000",
        "description": "the dither mode for RGB"
      },
      {
        "name": "VDPU_SWREG37",
        "offset": "0x0094",
        "size": "W",
        "reset": "0x00000000",
        "description": "PP input/output data format"
      },
      {
        "name": "VDPU_SWREG38",
        "offset": "0x0098",
        "size": "W",
        "reset": "0x00000000",
        "description": "PP input/output data format"
      },
      {
        "name": "VDPU_SWREG39",
        "offset": "0x009c",
        "size": "W",
        "reset": "0x00000000",
        "description": "Register0000 Abstract"
      },
      {
        "name": "VDPU_SWREG40",
        "offset": "0x00a0",
        "size": "W",
        "reset": "0x00000000",
        "description": "pp int register"
      },
      {
        "name": "VDPU_SWREG41",
        "offset": "0x00a4",
        "size": "W",
        "reset": "0x00000008",
        "description": "enable ctrl flag"
      },
      {
        "name": "VDPU_SWREG50",
        "offset": "0x00c8",
        "size": "W",
        "reset": "0x00000000",
        "description": "video decoder ctrl register"
      },
      {
        "name": "VDPU_SWREG51",
        "offset": "0x00cc",
        "size": "W",
        "reset": "0x00000000",
        "description": "the stream length"
      },
      {
        "name": "VDPU_SWREG52",
        "offset": "0x00d0",
        "size": "W",
        "reset": "0x00000000",
        "description": "error  concealment case related"
      },
      {
        "name": "VDPU_SWREG53",
        "offset": "0x00d4",
        "size": "W",
        "reset": "0x00000000",
        "description": "decoder format"
      },
      {
        "name": "VDPU_SWREG54",
        "offset": "0x00d8",
        "size": "W",
        "reset": "0x00000000",
        "description": "endian for input/output data"
      },
      {
        "name": "VDPU_SWREG55",
        "offset": "0x00dc",
        "size": "W",
        "reset": "0x00000000",
        "description": "decoder int register"
      },
      {
        "name": "VDPU_SWREG56",
        "offset": "0x00e0",
        "size": "W",
        "reset": "0x00200101",
        "description": "axi ctrl for decoder"
      },
      {
        "name": "VDPU_SWREG57",
        "offset": "0x00e4",
        "size": "W",
        "reset": "0x00000010",
        "description": "enable flag for decoder"
      },
      {
        "name": "VDPU_SWREG58",
        "offset": "0x00e8",
        "size": "W",
        "reset": "0x00000000",
        "description": "soft reset register"
      },
      {
        "name": "VDPU_SWREG59",
        "offset": "0x00ec",
        "size": "W",
        "reset": "0x00000000",
        "description": "H264, MPEG4, VP6 Prediction filter tap"
      },
      {
        "name": "VDPU_SWREG60",
        "offset": "0x00f0",
        "size": "W",
        "reset": "0x00000000",
        "description": "additional chrominance address"
      },
      {
        "name": "VDPU_SWREG61",
        "offset": "0x00f4",
        "size": "W",
        "reset": "0x00000000",
        "description": "standard dependent tables start address"
      },
      {
        "name": "VDPU_SWREG62",
        "offset": "0x00f8",
        "size": "W",
        "reset": "0x00000000",
        "description": "Direct mode motion vector write/read start address"
      },
      {
        "name": "VDPU_SWREG63",
        "offset": "0x00fc",
        "size": "W",
        "reset": "0x00000000",
        "description": "write decoder output picture or field start address"
      },
      {
        "name": "VDPU_SWREG64",
        "offset": "0x0100",
        "size": "W",
        "reset": "0x00000000",
        "description": "rlc or vlc mode input data start addr"
      },
      {
        "name": "VDPU_SWREG65",
        "offset": "0x0104",
        "size": "W",
        "reset": "0x00000000",
        "description": "refbufferd related"
      },
      {
        "name": "VDPU_SWREG66",
        "offset": "0x0108",
        "size": "W",
        "reset": "0x67312688",
        "description": "ID register"
      },
      {
        "name": "VDPU_SWREG67",
        "offset": "0x010c",
        "size": "W",
        "reset": "0xe5da0000",
        "description": "Synthesis configuration register decoder 1(read only)"
      },
      {
        "name": "VDPU_SWREG68",
        "offset": "0x0110",
        "size": "W",
        "reset": "0x00000000",
        "description": "sum of partitions(read only)"
      },
      {
        "name": "VDPU_SWREG69",
        "offset": "0x0114",
        "size": "W",
        "reset": "0x00000000",
        "description": "sum information (read only)"
      },
      {
        "name": "VDPU_SWREG70",
        "offset": "0x0118",
        "size": "W",
        "reset": "0x00000000",
        "description": "sum of the decoded motion vector y-components(read only)"
      },
      {
        "name": "VDPU_SWREG71",
        "offset": "0x011c",
        "size": "W",
        "reset": "0xfbb56f80",
        "description": "information for read only register"
      },
      {
        "name": "VDPU_SWREG72",
        "offset": "0x0120",
        "size": "W",
        "reset": "0x00000000",
        "description": "debug0"
      },
      {
        "name": "VDPU_SWREG73",
        "offset": "0x0124",
        "size": "W",
        "reset": "0x00000000",
        "description": "debug registers"
      },
      {
        "name": "VDPU_SWREG74",
        "offset": "0x0128",
        "size": "W",
        "reset": "0x00000000",
        "description": "MV  address for h264"
      },
      {
        "name": "VDPU_SWREG75",
        "offset": "0x012c",
        "size": "W",
        "reset": "0x00000000",
        "description": "H.264 Intra prediction 4x4 mode start address"
      },
      {
        "name": "VDPU_SWREG76",
        "offset": "0x0130",
        "size": "W",
        "reset": "0x00000000",
        "description": "the number of referance pic"
      },
      {
        "name": "VDPU_SWREG77",
        "offset": "0x0134",
        "size": "W",
        "reset": "0x00000000",
        "description": "the number of referance pic"
      },
      {
        "name": "VDPU_SWREG78",
        "offset": "0x0138",
        "size": "W",
        "reset": "0x00000000",
        "description": "the number of referance pic"
      },
      {
        "name": "VDPU_SWREG79",
        "offset": "0x013c",
        "size": "W",
        "reset": "0x00000000",
        "description": "the number of referance pic"
      },
      {
        "name": "VDPU_SWREG80",
        "offset": "0x0140",
        "size": "W",
        "reset": "0x00000000",
        "description": "the number of referance pic"
      },
      {
        "name": "VDPU_SWREG81",
        "offset": "0x0144",
        "size": "W",
        "reset": "0x00000000",
        "description": "the number of referance pic"
      },
      {
        "name": "VDPU_SWREG82",
        "offset": "0x0148",
        "size": "W",
        "reset": "0x00000000",
        "description": "the number of referance pic"
      },
      {
        "name": "VDPU_SWREG83",
        "offset": "0x014c",
        "size": "W",
        "reset": "0x00000000",
        "description": "the number of referance pic"
      },
      {
        "name": "VDPU_SWREG84",
        "offset": "0x0150",
        "size": "W",
        "reset": "0x00000000",
        "description": "referance frame0 address for h264"
      },
      {
        "name": "VDPU_SWREG85",
        "offset": "0x0154",
        "size": "W",
        "reset": "0x00000000",
        "description": "referance frame1 address for h264"
      },
      {
        "name": "VDPU_SWREG86",
        "offset": "0x0158",
        "size": "W",
        "reset": "0x00000000",
        "description": "referance frame2 address for h264"
      },
      {
        "name": "VDPU_SWREG87",
        "offset": "0x015c",
        "size": "W",
        "reset": "0x00000000",
        "description": "referance frame3 address for h264"
      },
      {
        "name": "VDPU_SWREG88",
        "offset": "0x0160",
        "size": "W",
        "reset": "0x00000000",
        "description": "referance frame4 address for h264"
      },
      {
        "name": "VDPU_SWREG89",
        "offset": "0x0164",
        "size": "W",
        "reset": "0x00000000",
        "description": "referance frame5 address for h264"
      },
      {
        "name": "VDPU_SWREG90",
        "offset": "0x0168",
        "size": "W",
        "reset": "0x00000000",
        "description": "referance frame6 address for h264"
      },
      {
        "name": "VDPU_SWREG91",
        "offset": "0x016c",
        "size": "W",
        "reset": "0x00000000",
        "description": "referance frame7 address for h264"
      },
      {
        "name": "VDPU_SWREG92",
        "offset": "0x0170",
        "size": "W",
        "reset": "0x00000000",
        "description": "referance frame8 address for h264"
      },
      {
        "name": "VDPU_SWREG93",
        "offset": "0x0174",
        "size": "W",
        "reset": "0x00000000",
        "description": "referance frame9 address for h264"
      },
      {
        "name": "VDPU_SWREG94",
        "offset": "0x0178",
        "size": "W",
        "reset": "0x00000000",
        "description": "referance frame10 address for h264"
      },
      {
        "name": "VDPU_SWREG95",
        "offset": "0x017c",
        "size": "W",
        "reset": "0x00000000",
        "description": "referance frame11 address for h264"
      },
      {
        "name": "VDPU_SWREG96",
        "offset": "0x0180",
        "size": "W",
        "reset": "0x00000000",
        "description": "referance frame12 address for h264"
      },
      {
        "name": "VDPU_SWREG97",
        "offset": "0x0184",
        "size": "W",
        "reset": "0x00000000",
        "description": "referance frame13 address for h264"
      },
      {
        "name": "VDPU_SWREG98",
        "offset": "0x0188",
        "size": "W",
        "reset": "0x00000000",
        "description": "referance frame14 address for h264"
      },
      {
        "name": "VDPU_SWREG99",
        "offset": "0x018c",
        "size": "W",
        "reset": "0x00000000",
        "description": "referance frame15 address for h264"
      },
      {
        "name": "VDPU_SWREG100",
        "offset": "0x0190",
        "size": "W",
        "reset": "0x00000000",
        "description": "initial reference picture list related"
      },
      {
        "name": "VDPU_SWREG101",
        "offset": "0x0194",
        "size": "W",
        "reset": "0x00000000",
        "description": "initial reference picture list related"
      },
      {
        "name": "VDPU_SWREG102",
        "offset": "0x0198",
        "size": "W",
        "reset": "0x00000000",
        "description": "initial reference picture list related"
      },
      {
        "name": "VDPU_SWREG103",
        "offset": "0x019c",
        "size": "W",
        "reset": "0x00000000",
        "description": "initial reference picture list related"
      },
      {
        "name": "VDPU_SWREG104",
        "offset": "0x01a0",
        "size": "W",
        "reset": "0x00000000",
        "description": "initial reference picture list related"
      },
      {
        "name": "VDPU_SWREG105",
        "offset": "0x01a4",
        "size": "W",
        "reset": "0x00000000",
        "description": "initial reference picture list related"
      },
      {
        "name": "VDPU_SWREG106",
        "offset": "0x01a8",
        "size": "W",
        "reset": "0x00000000",
        "description": "initial reference picture list related"
      },
      {
        "name": "VDPU_SWREG107",
        "offset": "0x01ac",
        "size": "W",
        "reset": "0x00000000",
        "description": "long term flag for reference pictuure index"
      },
      {
        "name": "VDPU_SWREG108",
        "offset": "0x01b0",
        "size": "W",
        "reset": "0x00000000",
        "description": "valid flag for reference picture index"
      },
      {
        "name": "VDPU_SWREG109",
        "offset": "0x01b4",
        "size": "W",
        "reset": "0x00000000",
        "description": "the stream start word for decoder"
      },
      {
        "name": "VDPU_SWREG110",
        "offset": "0x01b8",
        "size": "W",
        "reset": "0x00000000",
        "description": "h264 pic mb size"
      },
      {
        "name": "VDPU_SWREG111",
        "offset": "0x01bc",
        "size": "W",
        "reset": "0x00000000",
        "description": "h264 ctrl related"
      },
      {
        "name": "VDPU_SWREG112",
        "offset": "0x01c0",
        "size": "W",
        "reset": "0x00000000",
        "description": "current frame related"
      },
      {
        "name": "VDPU_SWREG113",
        "offset": "0x01c4",
        "size": "W",
        "reset": "0x00000000",
        "description": "reference picture related"
      },
      {
        "name": "VDPU_SWREG114",
        "offset": "0x01c8",
        "size": "W",
        "reset": "0x00000000",
        "description": "maximum reference"
      },
      {
        "name": "VDPU_SWREG115",
        "offset": "0x01cc",
        "size": "W",
        "reset": "0x00000000",
        "description": "enable flag"
      },
      {
        "name": "VDPU_SWREG120",
        "offset": "0x01e0",
        "size": "W",
        "reset": "0x00000000",
        "description": "multi format reuse register0"
      },
      {
        "name": "VDPU_SWREG121",
        "offset": "0x01e4",
        "size": "W",
        "reset": "0x00000000",
        "description": "multi format reuse register1"
      },
      {
        "name": "VDPU_SWREG122",
        "offset": "0x01e8",
        "size": "W",
        "reset": "0x00000000",
        "description": "multi format reuse register2"
      },
      {
        "name": "VDPU_SWREG123",
        "offset": "0x01ec",
        "size": "W",
        "reset": "0x00000000",
        "description": "multi format reuse register3"
      },
      {
        "name": "VDPU_SWREG124",
        "offset": "0x01f0",
        "size": "W",
        "reset": "0x00000000",
        "description": "multi format reuse register4"
      },
      {
        "name": "VDPU_SWREG125",
        "offset": "0x01f4",
        "size": "W",
        "reset": "0x00000000",
        "description": "multi format reuse register5"
      },
      {
        "name": "VDPU_SWREG126",
        "offset": "0x01f8",
        "size": "W",
        "reset": "0x00000000",
        "description": "multi format reuse register6"
      },
      {
        "name": "VDPU_SWREG127",
        "offset": "0x01fc",
        "size": "W",
        "reset": "0x00000000",
        "description": "multi format reuse register7"
      },
      {
        "name": "VDPU_SWREG128",
        "offset": "0x0200",
        "size": "W",
        "reset": "0x00000000",
        "description": "multi format reuse register8"
      },
      {
        "name": "VDPU_SWREG129",
        "offset": "0x0204",
        "size": "W",
        "reset": "0x00000000",
        "description": "multi format reuse register9"
      },
      {
        "name": "VDPU_SWREG130",
        "offset": "0x0208",
        "size": "W",
        "reset": "0x00000000",
        "description": "multi format reuse register10"
      },
      {
        "name": "VDPU_SWREG131",
        "offset": "0x020c",
        "size": "W",
        "reset": "0x00000000",
        "description": "multi format reuse register11"
      },
      {
        "name": "VDPU_SWREG132",
        "offset": "0x0210",
        "size": "W",
        "reset": "0x00000000",
        "description": "multi format reuse register12"
      },
      {
        "name": "VDPU_SWREG133",
        "offset": "0x0214",
        "size": "W",
        "reset": "0x00000000",
        "description": "multi format reuse register13"
      },
      {
        "name": "VDPU_SWREG134",
        "offset": "0x0218",
        "size": "W",
        "reset": "0x00000000",
        "description": "multi format reuse register14"
      },
      {
        "name": "VDPU_SWREG135",
        "offset": "0x021c",
        "size": "W",
        "reset": "0x00000000",
        "description": "multi format reuse register15"
      },
      {
        "name": "VDPU_SWREG136",
        "offset": "0x0220",
        "size": "W",
        "reset": "0x00000000",
        "description": "multi format reuse register16"
      },
      {
        "name": "VDPU_SWREG137",
        "offset": "0x0224",
        "size": "W",
        "reset": "0x00000000",
        "description": "multi format reuse register17"
      },
      {
        "name": "VDPU_SWREG138",
        "offset": "0x0228",
        "size": "W",
        "reset": "0x00000000",
        "description": "multi format reuse register18"
      },
      {
        "name": "VDPU_SWREG139",
        "offset": "0x022c",
        "size": "W",
        "reset": "0x00000000",
        "description": "multi format reuse register19"
      },
      {
        "name": "VDPU_SWREG140",
        "offset": "0x0230",
        "size": "W",
        "reset": "0x00000000",
        "description": "multi format reuse register20"
      },
      {
        "name": "VDPU_SWREG141",
        "offset": "0x0234",
        "size": "W",
        "reset": "0x00000000",
        "description": "multi format reuse register21"
      },
      {
        "name": "VDPU_SWREG142",
        "offset": "0x0238",
        "size": "W",
        "reset": "0x00000000",
        "description": "multi format reuse register22"
      },
      {
        "name": "VDPU_SWREG143",
        "offset": "0x023c",
        "size": "W",
        "reset": "0x00000000",
        "description": "multi format reuse register23"
      },
      {
        "name": "VDPU_SWREG144",
        "offset": "0x0240",
        "size": "W",
        "reset": "0x00000000",
        "description": "multi format reuse register24"
      },
      {
        "name": "VDPU_SWREG145",
        "offset": "0x0244",
        "size": "W",
        "reset": "0x00000000",
        "description": "multi format reuse register25"
      },
      {
        "name": "VDPU_SWREG146",
        "offset": "0x0248",
        "size": "W",
        "reset": "0x00000000",
        "description": "multi format reuse register26"
      },
      {
        "name": "VDPU_SWREG147",
        "offset": "0x024c",
        "size": "W",
        "reset": "0x00000000",
        "description": "multi format reuse register27"
      },
      {
        "name": "VDPU_SWREG148",
        "offset": "0x0250",
        "size": "W",
        "reset": "0x00000000",
        "description": "multi format reuse register28"
      },
      {
        "name": "VDPU_SWREG149",
        "offset": "0x0254",
        "size": "W",
        "reset": "0x00000000",
        "description": "multi format reuse register29"
      },
      {
        "name": "VDPU_SWREG150",
        "offset": "0x0258",
        "size": "W",
        "reset": "0x00000000",
        "description": "multi format reuse register30"
      },
      {
        "name": "VDPU_SWREG151",
        "offset": "0x025c",
        "size": "W",
        "reset": "0x00000000",
        "description": "multi format reuse register31"
      },
      {
        "name": "VDPU_SWREG152",
        "offset": "0x0260",
        "size": "W",
        "reset": "0x00000000",
        "description": "multi format reuse register32"
      },
      {
        "name": "VDPU_SWREG153",
        "offset": "0x0264",
        "size": "W",
        "reset": "0x00000000",
        "description": "multi format reuse register33"
      },
      {
        "name": "VDPU_SWREG154",
        "offset": "0x0268",
        "size": "W",
        "reset": "0x00000000",
        "description": "multi format reuse register34"
      },
      {
        "name": "VDPU_SWREG155",
        "offset": "0x026c",
        "size": "W",
        "reset": "0x00000000",
        "description": "multi format reuse register35"
      },
      {
        "name": "VDPU_SWREG156",
        "offset": "0x0270",
        "size": "W",
        "reset": "0x00000000",
        "description": "multi format reuse register36"
      },
      {
        "name": "VDPU_SWREG157",
        "offset": "0x0274",
        "size": "W",
        "reset": "0x00000000",
        "description": "multi format reuse register37"
      },
      {
        "name": "VDPU_SWREG158",
        "offset": "0x0278",
        "size": "W",
        "reset": "0x00000000",
        "description": "multi format reuse register38"
      },
      {
        "name": "VDPU_SWREG164_PERF_LATENCY_CTRL0",
        "offset": "0x0290",
        "size": "W",
        "reset": "0x00000000",
        "description": "Axi performance latency module contrl register0"
      },
      {
        "name": "VDPU_SWREG165_PERF_LATENCY_CTRL1",
        "offset": "0x0294",
        "size": "W",
        "reset": "0x00000000",
        "description": "PERF_LATENCY_CTRL1"
      },
      {
        "name": "VDPU_SWREG166_PERF_RD_MAX_LATENCY_NUM0",
        "offset": "0x0298",
        "size": "W",
        "reset": "0x00000000",
        "description": "Read max latency number"
      },
      {
        "name": "VDPU_SWREG167_PERF_RD_LATENCY_SAMP_NUM",
        "offset": "0x029c",
        "size": "W",
        "reset": "0x00000000",
        "description": "The number of bigger than configed threshold value"
      },
      {
        "name": "VDPU_SWREG168_PERF_RD_LATENCY_ACC_SUM",
        "offset": "0x02a0",
        "size": "W",
        "reset": "0x00000000",
        "description": "Total sample number"
      },
      {
        "name": "VDPU_SWREG169_PERF_RD_AXI_TOTAL_BYTE",
        "offset": "0x02a4",
        "size": "W",
        "reset": "0x00000000",
        "description": "perf_rd_axi_total_byte"
      },
      {
        "name": "VDPU_SWREG170_PERF_WR_AXI_TOTAL_BYTE",
        "offset": "0x02a8",
        "size": "W",
        "reset": "0x00000000",
        "description": "perf_wr_axi_total_byte"
      },
      {
        "name": "VDPU_SWREG171_PERF_WORKING_CNT",
        "offset": "0x02ac",
        "size": "W",
        "reset": "0x00000000",
        "description": "perf_working_cnt"
      }
    ]
  },
  {
    "type": "group",
    "registers": [
      {
        "type": "register",
        "name": "VEPU_SWREG_0",
        "offset": "0x0000",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "SW_JPEG_LUMA_QUANT1",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "jpeg luma quantiztion 1\njpeg luma quantization 1"
          }
        ],
        "description": "1st  quantization for jpeg lumin table"
      },
      {
        "type": "register",
        "name": "VEPU_SWREG_1",
        "offset": "0x0004",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "SW_JPEG_LUMA_QUANT2",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "jpeg luma quantization 2\njpeg luma quantization 2"
          }
        ],
        "description": "2st  quantization for jpeg lumin table"
      },
      {
        "type": "register",
        "name": "VEPU_SWREG_2",
        "offset": "0x0008",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "SW_JPEG_LUMA_QUANT3",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "jpeg luma quantization 3\njpeg luma quantization 3"
          }
        ],
        "description": "3st  quantization for jpeg lumin table"
      },
      {
        "type": "register",
        "name": "VEPU_SWREG_3",
        "offset": "0x000c",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "SW_JPEG_LUMA_QUANT4",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "jpeg luma quantization 4\njpeg luma quantization 4"
          }
        ],
        "description": "4st  quantization for jpeg lumin table"
      },
      {
        "type": "register",
        "name": "VEPU_SWREG_4",
        "offset": "0x0010",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "SW_JPEG_LUMA_QUANT5",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "jpeg luma quantization 5\njpeg luma quantization 5"
          }
        ],
        "description": "5st  quantization for jpeg lumin table"
      },
      {
        "type": "register",
        "name": "VEPU_SWREG_5",
        "offset": "0x0014",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "SW_JPEG_LUMA_QUANT6",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "jpeg luma quantization 6\njpeg luma quantization 6"
          }
        ],
        "description": "6st  quantization for jpeg lumin table/part 1 for qp round"
      },
      {
        "type": "register",
        "name": "VEPU_SWREG_6",
        "offset": "0x0018",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "SW_JPEG_LUMA_QUANT7",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "jpeg luma quantization 7\njpeg luma quantization 7"
          }
        ],
        "description": "7st  quantization for jpeg lumin table"
      },
      {
        "type": "register",
        "name": "VEPU_SWREG_7",
        "offset": "0x001c",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "SW_JPEG_LUMA_QUANT8",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "jpeg luma quantization 8\njpeg luma quantization 8"
          }
        ],
        "description": "8st  quantization for jpeg lumin table"
      },
      {
        "type": "register",
        "name": "VEPU_SWREG_8",
        "offset": "0x0020",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "SW_JPEG_LUMA_QUANT9",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "jpeg luma quantization 9\njpeg luma quantization 9"
          }
        ],
        "description": "9st  quantization for jpeg lumin table"
      },
      {
        "type": "register",
        "name": "VEPU_SWREG_9",
        "offset": "0x0024",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "SW_JPEG_LUMA_QUANT10",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "jpeg luma quantization 10\njpeg luma quantization 10"
          }
        ],
        "description": "10st  quantization for jpeg lumin table"
      },
      {
        "type": "register",
        "name": "VEPU_SWREG_10",
        "offset": "0x0028",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "SW_JPEG_LUMA_QUANT11",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "jpeg luma quantization 11\njpeg luma quantization 11"
          }
        ],
        "description": "11st  quantization for jpeg lumin table"
      },
      {
        "type": "register",
        "name": "VEPU_SWREG_11",
        "offset": "0x002c",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "SW_JPEG_LUMA_QUANT12",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "jpeg luma quantization 12\njpeg luma quantization 12"
          }
        ],
        "description": "12st  quantization for jpeg lumin table"
      },
      {
        "type": "register",
        "name": "VEPU_SWREG_12",
        "offset": "0x0030",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "SW_JPEG_LUMA_QUANT13",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "jpeg luma quantization 13\njpeg luma quantization 13"
          }
        ],
        "description": "13st  quantization for jpeg lumin table"
      },
      {
        "type": "register",
        "name": "VEPU_SWREG_13",
        "offset": "0x0034",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "SW_JPEG_LUMA_QUANT14",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "jpeg luma quantization 14\njpeg luma quantization 14"
          }
        ],
        "description": "14st  quantization for jpeg lumin table"
      },
      {
        "type": "register",
        "name": "VEPU_SWREG_14",
        "offset": "0x0038",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "SW_JPEG_LUMA_QUANT15",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "jpeg luma quantization 15\njpeg luma quantization 15"
          }
        ],
        "description": "15st  quantization for jpeg lumin table"
      },
      {
        "type": "register",
        "name": "VEPU_SWREG_15",
        "offset": "0x003c",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:8",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "SW_JPEG_LUMA_QUANT16",
            "bit_range": "7:0",
            "attr": "RW",
            "reset": "0x00",
            "description": "jpeg luma quantization 16\njpeg luma quantization 16"
          }
        ],
        "description": "16st  quantization for jpeg lumin table"
      },
      {
        "type": "register",
        "name": "VEPU_SWREG_16",
        "offset": "0x0040",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "SW_JPEG_CHROMA_QUANT1",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "jpeg chroma quantization 1\njpeg chroma quantization 1"
          }
        ],
        "description": "1st  quantization for jpeg chroma table"
      },
      {
        "type": "register",
        "name": "VEPU_SWREG_17",
        "offset": "0x0044",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "SW_JPEG_CHROMA_QUANT2",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "jpeg chroma quantization 2\njpeg chroma quantization 2"
          }
        ],
        "description": "2st  quantization for jpeg chroma table"
      },
      {
        "type": "register",
        "name": "VEPU_SWREG_18",
        "offset": "0x0048",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "SW_JPEG_CHROMA_QUANT3",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "jpeg chroma quantization 3\njpeg chroma quantization 3"
          }
        ],
        "description": "3st  quantization for jpeg chroma table"
      },
      {
        "type": "register",
        "name": "VEPU_SWREG_19",
        "offset": "0x004c",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "SW_JPEG_CHROMA_QUANT4",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "jpeg chroma quantization 4\njpeg chroma quantization 4"
          }
        ],
        "description": "4st  quantization for jpeg chroma table"
      },
      {
        "type": "register",
        "name": "VEPU_SWREG_20",
        "offset": "0x0050",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "SW_JPEG_CHROMA_QUANT5",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "jpeg chroma quantization 5\njpeg chroma quantization 5"
          }
        ],
        "description": "5st  quantization for jpeg chroma table"
      },
      {
        "type": "register",
        "name": "VEPU_SWREG_21",
        "offset": "0x0054",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "SW_JPEG_CHROMA_QUANT6",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "jpeg chroma quantization 6\njpeg chroma quantization 6"
          }
        ],
        "description": "6st  quantization for jpeg chroma table"
      },
      {
        "type": "register",
        "name": "VEPU_SWREG_22",
        "offset": "0x0058",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "SW_JPEG_CHROMA_QUANT7",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "jpeg chroma quantization 7\njpeg chroma quantization 7"
          }
        ],
        "description": "7st  quantization for jpeg chroma table"
      },
      {
        "type": "register",
        "name": "VEPU_SWREG_23",
        "offset": "0x005c",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "SW_JPEG_CHROMA_QUANT8",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "jpeg chroma quantization 8\njpeg chroma quantization 8"
          }
        ],
        "description": "8st  quantization for jpeg chroma table/part 3 for qp round"
      },
      {
        "type": "register",
        "name": "VEPU_SWREG_24",
        "offset": "0x0060",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "SW_JPEG_CHROMA_QUANT9",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "jpeg chroma quantization 9\njpeg chroma quantization 9"
          }
        ],
        "description": "9st  quantization for jpeg chroma table"
      },
      {
        "type": "register",
        "name": "VEPU_SWREG_25",
        "offset": "0x0064",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "SW_JPEG_CHROMA_QUANT10",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "jpeg chroma quantization 10\njpeg chroma quantization 10"
          }
        ],
        "description": "10st  quantization for jpeg chroma table"
      },
      {
        "type": "register",
        "name": "VEPU_SWREG_26",
        "offset": "0x0068",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:9",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "SW_JPEG_CHROMA_QUANT11",
            "bit_range": "8:0",
            "attr": "RW",
            "reset": "0x000",
            "description": "jpeg chroma quantization 11\njpeg chroma quantization 11"
          }
        ],
        "description": "11st  quantization for jpeg chroma table"
      },
      {
        "type": "register",
        "name": "VEPU_SWREG_27",
        "offset": "0x006c",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "SW_JPEG_CHROMA_QUANT11",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "jpeg chroma quantization 11\njpeg chroma quantization 11"
          }
        ],
        "description": "12st  quantization for jpeg chroma"
      },
      {
        "type": "register",
        "name": "VEPU_SWREG_28",
        "offset": "0x0070",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:12",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "SW_JPEG_CHROMA_QUANT13",
            "bit_range": "11:0",
            "attr": "RW",
            "reset": "0x000",
            "description": "jpeg chroma quantization 13\njpeg chroma quantization 13"
          }
        ],
        "description": "13st  quantization for jpeg chroma"
      },
      {
        "type": "register",
        "name": "VEPU_SWREG_29",
        "offset": "0x0074",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "SW_JPEG_CHROMA_QUANT14",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "jpeg chroma quantization 14\njpeg chroma quantization 14"
          }
        ],
        "description": "14st  quantization for jpeg chroma"
      },
      {
        "type": "register",
        "name": "VEPU_SWREG_30",
        "offset": "0x0078",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:12",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "SW_JPEG_CHROMA_QUANT15",
            "bit_range": "11:0",
            "attr": "RW",
            "reset": "0x000",
            "description": "jpeg chroma quantization 15\njpeg chroma quantization 15"
          }
        ],
        "description": "15st  quantization for jpeg chroma"
      },
      {
        "type": "register",
        "name": "VEPU_SWREG_31",
        "offset": "0x007c",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "SW_JPEG_CHROMA_QUANT16",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "jpeg chroma quantization 16\njpeg chroma quantization 16"
          }
        ],
        "description": "16st  quantization for jpeg chroma"
      },
      {
        "type": "register",
        "name": "VEPU_SWREG_44",
        "offset": "0x00b0",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "INTRA_SLICE_BMP0",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "Intra slice bitmap for slices0 to slices31\nbit0 : slices0\nbit1 : slices1\nbit2 : slices2\n......\nbit31 : slices31"
          }
        ],
        "description": "Intra slice bitmap"
      },
      {
        "type": "register",
        "name": "VEPU_SWREG_45",
        "offset": "0x00b4",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "INTRA_SLICE_BMP1",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "Intra slice bitmap for slices32 to slices63\nbit0 : slices32\nbit1 : slices33\nbit2 : slices34\n......\nbit31 : slices63"
          }
        ],
        "description": "Intra slice bitmap"
      },
      {
        "type": "register",
        "name": "VEPU_SWREG_46",
        "offset": "0x00b8",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "INTRA_UP_MB_AREA",
            "bit_range": "31:24",
            "attr": "RW",
            "reset": "0x00",
            "description": "The up intra macro block's area used in row\nThe top intra macro block's area used in row"
          },
          {
            "name": "INTRA_DOWN_MB_AREA",
            "bit_range": "23:16",
            "attr": "RW",
            "reset": "0x00",
            "description": "The down intra macro block's area used in row\nThe bottom intra macro block's area used in row"
          },
          {
            "name": "INTRA_LEFT_MB_AREA",
            "bit_range": "15:8",
            "attr": "RW",
            "reset": "0x00",
            "description": "The left intra macro block's area used in column\nThe left intra macro block's area used in column"
          },
          {
            "name": "INTRA_RIGHT_MB_AREA",
            "bit_range": "7:0",
            "attr": "RW",
            "reset": "0x00",
            "description": "The right intra macro block's area used in column\nThe right intra macro block's area used in column"
          }
        ],
        "description": "intra macro block sellect register"
      },
      {
        "type": "register",
        "name": "VEPU_SWREG_47",
        "offset": "0x00bc",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "CIR_FIRST_INTRA",
            "bit_range": "31:16",
            "attr": "RW",
            "reset": "0x0000",
            "description": "the first macro block  sellected for cir\n0:disable\nother:enable and be set"
          },
          {
            "name": "CIR_INTRA_MB_ITVL",
            "bit_range": "15:0",
            "attr": "RW",
            "reset": "0x0000",
            "description": "the interval for cir intra macro block\n0: disable\nother: enable and be set"
          }
        ],
        "description": "CIR intra control register"
      },
      {
        "type": "register",
        "name": "VEPU_SWREG_48",
        "offset": "0x00c0",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "LUMA_IN_ST_ADR",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "input luma start address\ninput luma start address"
          }
        ],
        "description": "input luma start address"
      },
      {
        "type": "register",
        "name": "VEPU_SWREG_49",
        "offset": "0x00c4",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "CB_IN_ST_ADR",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "input cb start address\ninput cb start address"
          }
        ],
        "description": "input cb start address"
      },
      {
        "type": "register",
        "name": "VEPU_SWREG_50",
        "offset": "0x00c8",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "CR_IN_ST_ADR",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "input cr start address\ninput cr start address"
          }
        ],
        "description": "input cr start address"
      },
      {
        "type": "register",
        "name": "VEPU_SWREG_51",
        "offset": "0x00cc",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "STRM_HEADER_LEFT_HBITS",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "the high 32 bit of stram header be left\nthe high 32 bit of stram header be left"
          }
        ],
        "description": "stream header bits left register"
      },
      {
        "type": "register",
        "name": "VEPU_SWREG_52",
        "offset": "0x00d0",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "STRM_HEADER_LEFT_LBITS",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "the low 32 bit of stram header be left\nthe low 32 bit of stram header be left"
          }
        ],
        "description": "stream header bits left register"
      },
      {
        "type": "register",
        "name": "VEPU_SWREG_53",
        "offset": "0x00d4",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "STRM_BUFSIZE_LMT",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "the limit  size of steam buffer\nthe limit  size of steam buffer"
          }
        ],
        "description": "stream buffer register"
      },
      {
        "type": "register",
        "name": "VEPU_SWREG_54",
        "offset": "0x00d8",
        "size": "W",
        "reset": "0x01010000",
        "bit_ranges": [
          {
            "name": "AXI_RD_ID",
            "bit_range": "31:24",
            "attr": "RW",
            "reset": "0x01",
            "description": "axi read id\nif config 0,it will be modify as 1 by HW auto"
          },
          {
            "name": "AXI_WR_ID",
            "bit_range": "23:16",
            "attr": "RW",
            "reset": "0x01",
            "description": "axi write id\nif config 0,it will be modify as 1 by HW auto"
          },
          {
            "name": "RESERVED",
            "bit_range": "15:14",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "BURST_LEN",
            "bit_range": "13:8",
            "attr": "RW",
            "reset": "0x00",
            "description": "burst length\nburst length"
          },
          {
            "name": "RESERVED",
            "bit_range": "7:3",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "BURST_INCR_MOD_SEL",
            "bit_range": "2",
            "attr": "RW",
            "reset": "0x0",
            "description": "burst increment  mode select\n0: single burst selected\n1: incr burst selected"
          },
          {
            "name": "BURST_DISCARD",
            "bit_range": "1",
            "attr": "RW",
            "reset": "0x0",
            "description": "on-off burst data dicard\n0:disable ,off\n1:enable,on"
          },
          {
            "name": "BURST_DISABLE",
            "bit_range": "0",
            "attr": "RW",
            "reset": "0x0",
            "description": "disable burst mode for AXI\n0: enable\n1:disable"
          }
        ],
        "description": "axi control register"
      },
      {
        "type": "register",
        "name": "VEPU_SWREG_55",
        "offset": "0x00dc",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:16",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "ROI_DLT_QP1",
            "bit_range": "15:12",
            "attr": "RW",
            "reset": "0x0",
            "description": "1st for delta qp for roi\n1st for delta qp for roi"
          },
          {
            "name": "ROI_DLT_QP2",
            "bit_range": "11:8",
            "attr": "RW",
            "reset": "0x0",
            "description": "2st for delta qp for roi\n2st for delta qp for roi"
          },
          {
            "name": "RESERVED",
            "bit_range": "7:4",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "QP_ADJST",
            "bit_range": "3:0",
            "attr": "RW",
            "reset": "0x0",
            "description": "QP adjustment for mad\nsigned register;\nrange from -8 to 7"
          }
        ],
        "description": "qp related"
      },
      {
        "type": "register",
        "name": "VEPU_SWREG_56",
        "offset": "0x00e0",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "LUMA_REF_ST_ADR",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "the luma reference frame start address\nthe luma reference frame start address"
          }
        ],
        "description": "the luma reference frame start address"
      },
      {
        "type": "register",
        "name": "VEPU_SWREG_57",
        "offset": "0x00e4",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "CHROMA_REF_ST_ADR",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "the chroma reference frame start address\nthe chroma reference frame start address"
          }
        ],
        "description": "the chroma reference frame start address"
      },
      {
        "type": "register",
        "name": "VEPU_SWREG_58",
        "offset": "0x00e8",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "QP_SUM_DIV2",
            "bit_range": "31:11",
            "attr": "RW",
            "reset": "0x000000",
            "description": "the result of (qp sum)/2\nthe result of (qp sum)/2"
          },
          {
            "name": "RESERVED",
            "bit_range": "10:0",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          }
        ],
        "description": "the result of qp sum div2"
      },
      {
        "type": "register",
        "name": "VEPU_SWREG_59",
        "offset": "0x00ec",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:29",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "H264_QURT_PIXMV_DIS",
            "bit_range": "28",
            "attr": "RW",
            "reset": "0x0",
            "description": "disable the function of quarter pixel MVs used in h264\n1:disable\n0:default,enable"
          },
          {
            "name": "RESERVED",
            "bit_range": "27:26",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "DBLKING_FLT_MODE",
            "bit_range": "25:24",
            "attr": "RW",
            "reset": "0x0",
            "description": "deblocking filter mode select\n0 : enabled\n1 : disabled\n2 : disabled on slice"
          },
          {
            "name": "RESERVED",
            "bit_range": "23",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "H264_CABAC_IDC",
            "bit_range": "22:21",
            "attr": "RW",
            "reset": "0x0",
            "description": "the initial idc for cabac used in h264\n0,1,2: used\n3:no use"
          },
          {
            "name": "ENTRY_CODE_FMT",
            "bit_range": "20",
            "attr": "RW",
            "reset": "0x0",
            "description": "the format of stream entropy coding\nh.264:\n0: cavlc\n1: cabac"
          },
          {
            "name": "RESERVED",
            "bit_range": "19:18",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "H264_TRFMOD_8X8",
            "bit_range": "17",
            "attr": "RW",
            "reset": "0x0",
            "description": "on-off for 8x8 transform used in h264\non-off for 8x8 transform used in h264"
          },
          {
            "name": "H264_RES_INTERMOD_4X4",
            "bit_range": "16",
            "attr": "RW",
            "reset": "0x0",
            "description": "the restriction inter mode selected in 4x4 block\nthe restriction inter mode selected in 4x4 block"
          },
          {
            "name": "H264_STRM_MOD_SEL",
            "bit_range": "15",
            "attr": "RW",
            "reset": "0x0",
            "description": "used to select stream mode\n0 :   NAL unit ;\n1 :   BYTE"
          },
          {
            "name": "H264_SLICE_NUM",
            "bit_range": "14:8",
            "attr": "RW",
            "reset": "0x00",
            "description": "the h264 slice numeber in on picture\n0=one slice in currect picture\n1=two slice in  currect picture\n......"
          },
          {
            "name": "RESERVED",
            "bit_range": "7:0",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          }
        ],
        "description": "Register0000 Abstract"
      },
      {
        "type": "register",
        "name": "VEPU_SWREG_60",
        "offset": "0x00f0",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:22",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "STRM_ST_OFFSET",
            "bit_range": "21:16",
            "attr": "RW",
            "reset": "0x00",
            "description": "the start offset for stream"
          },
          {
            "name": "SKIP_MB_MODE",
            "bit_range": "15:8",
            "attr": "RW",
            "reset": "0x00",
            "description": "H.264:SKIP macroblock mode"
          },
          {
            "name": "RESERVED",
            "bit_range": "7:6",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "RIGHT_SPILL",
            "bit_range": "5:4",
            "attr": "RW",
            "reset": "0x0",
            "description": "the right edge of image for spill pixels\ndiv4 value\nrange:0~3"
          },
          {
            "name": "BOT_SPILL",
            "bit_range": "3:0",
            "attr": "RW",
            "reset": "0x0",
            "description": "the bottom edge of image for spill pixels\nthe bottom edge of image for spill pixels"
          }
        ],
        "description": "Register0001 Abstract"
      },
      {
        "type": "register",
        "name": "VEPU_SWREG_61",
        "offset": "0x00f4",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:23",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "OFFSET_IN_CHROMA",
            "bit_range": "22:20",
            "attr": "RW",
            "reset": "0x0",
            "description": "then offset of input chroma\nbyte unit"
          },
          {
            "name": "RESERVED",
            "bit_range": "19",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "OFFSET_IN_LUMA",
            "bit_range": "18:16",
            "attr": "RW",
            "reset": "0x0",
            "description": "then offset of input luminance\nbyte unit"
          },
          {
            "name": "RESERVED",
            "bit_range": "15:14",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "ROW_LEN_IN_LUMA",
            "bit_range": "13:0",
            "attr": "RW",
            "reset": "0x0000",
            "description": "the row length of input luminance"
          }
        ],
        "description": "input luminance information"
      },
      {
        "type": "register",
        "name": "VEPU_SWREG_62",
        "offset": "0x00f8",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:22",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "RLC_SUM",
            "bit_range": "21:0",
            "attr": "RW",
            "reset": "0x000000",
            "description": "rlc_sum\nrlc_sum"
          }
        ],
        "description": "rlc_sum"
      },
      {
        "type": "register",
        "name": "VEPU_SWREG_63",
        "offset": "0x00fc",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RECON_LUMA_ST_ADR",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "the reconstructed luma start address\nthe reconstructed luma start address"
          }
        ],
        "description": "the reconstructed luma start address"
      },
      {
        "type": "register",
        "name": "VEPU_SWREG_64",
        "offset": "0x0100",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RECON_CHROMA_ST_ADR",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "the reconstructed chroma start address\nthe reconstructed chroma start address"
          }
        ],
        "description": "the reconstructed chroma start address"
      },
      {
        "type": "register",
        "name": "VEPU_SWREG_65_REUSE",
        "offset": "0x0104",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "H264_CHKPT_1",
            "bit_range": "31:16",
            "attr": "RW",
            "reset": "0x0000",
            "description": "1st word used for check point used in h.264\n1st word used for check point used in h.264"
          },
          {
            "name": "H264_CHKPT_2",
            "bit_range": "15:0",
            "attr": "RW",
            "reset": "0x0000",
            "description": "2st word used for check point used in h.264\n2st word used for check point used in h.264"
          }
        ],
        "description": "checkpoint 1 and 2"
      },
      {
        "type": "register",
        "name": "VEPU_SWREG_66_REUSE",
        "offset": "0x0108",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "H264_CHKPT_3",
            "bit_range": "31:16",
            "attr": "RW",
            "reset": "0x0000",
            "description": "3st word used for check point used in h.264\n3st word used for check point used in h.264"
          },
          {
            "name": "H264_CHKPT_4",
            "bit_range": "15:0",
            "attr": "RW",
            "reset": "0x0000",
            "description": "4st word used for check point used in h.264\n4st word used for check point used in h.264"
          }
        ],
        "description": "checkpoint 3 and 4"
      },
      {
        "type": "register",
        "name": "VEPU_SWREG_67_REUSE",
        "offset": "0x010c",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "H264_CHKPT_5",
            "bit_range": "31:16",
            "attr": "RW",
            "reset": "0x0000",
            "description": "5st word used for check point used in h.264\n5st word used for check point used in h.264"
          },
          {
            "name": "H264_CHKPT_6",
            "bit_range": "15:0",
            "attr": "RW",
            "reset": "0x0000",
            "description": "6st word used for check point used in h.264\n6st word used for check point used in h.264"
          }
        ],
        "description": "checkpoint 5 and 6"
      },
      {
        "type": "register",
        "name": "VEPU_SWREG_68_REUSE",
        "offset": "0x0110",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "H264_CHKPT_7",
            "bit_range": "31:16",
            "attr": "RW",
            "reset": "0x0000",
            "description": "7st word used for check point used in h.264\n7st word used for check point used in h.264"
          },
          {
            "name": "H264_CHKPT_8",
            "bit_range": "15:0",
            "attr": "RW",
            "reset": "0x0000",
            "description": "8st word used for check point used in h.264\n8st word used for check point used in h.264"
          }
        ],
        "description": "checkpoint 7 and 8"
      },
      {
        "type": "register",
        "name": "VEPU_SWREG_69_REUSE",
        "offset": "0x0114",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "H264_CHKPT_9",
            "bit_range": "31:16",
            "attr": "RW",
            "reset": "0x0000",
            "description": "9st word used for check point used in h.264\n9st word used for check point used in h.264"
          },
          {
            "name": "H264_CHKPT_10",
            "bit_range": "15:0",
            "attr": "RW",
            "reset": "0x0000",
            "description": "10st word used for check point used in h.264\n10st word used for check point used in h.264"
          }
        ],
        "description": "checkpoint 9 and 10"
      },
      {
        "type": "register",
        "name": "VEPU_SWREG_70_REUSE",
        "offset": "0x0118",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "H264_ERRCHKPT_1",
            "bit_range": "31:16",
            "attr": "RW",
            "reset": "0x0000",
            "description": "1st word error check point used in h.264\n1st word error check point used in h.264"
          },
          {
            "name": "H264_ERRCHKPT_2",
            "bit_range": "15:0",
            "attr": "RW",
            "reset": "0x0000",
            "description": "2st word error check point used in h.264\n2st word error check point used in h.264"
          }
        ],
        "description": "checkpoint word error 1 and 2"
      },
      {
        "type": "register",
        "name": "VEPU_SWREG_71_REUSE",
        "offset": "0x011c",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "H264_ERRCHKPT_3",
            "bit_range": "31:16",
            "attr": "RW",
            "reset": "0x0000",
            "description": "3st word error check point used in h.264\n3st word error check point used in h.264"
          },
          {
            "name": "H264_ERRCHKPT_4",
            "bit_range": "15:0",
            "attr": "RW",
            "reset": "0x0000",
            "description": "4st word error check point used in h.264\n4st word error check point used in h.264"
          }
        ],
        "description": "checkpoint word error 1 and 2"
      },
      {
        "type": "register",
        "name": "VEPU_SWREG_72_REUSE",
        "offset": "0x0120",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "H264_ERRCHKPT_5",
            "bit_range": "31:16",
            "attr": "RW",
            "reset": "0x0000",
            "description": "5st word error check point used in h.264\n5st word error check point used in h.264"
          },
          {
            "name": "H264_ERRCHKPT_6",
            "bit_range": "15:0",
            "attr": "RW",
            "reset": "0x0000",
            "description": "6st word error check point used in h.264\n6st word error check point used in h.264"
          }
        ],
        "description": "checkpoint word error 1 and 2"
      },
      {
        "type": "register",
        "name": "VEPU_SWREG_73_REUSE",
        "offset": "0x0124",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:28",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "CHKQP_1",
            "bit_range": "27:24",
            "attr": "RW",
            "reset": "0x0",
            "description": "1st for delta qp check point\n1st for delta qp check point"
          },
          {
            "name": "CHKQP_2",
            "bit_range": "23:20",
            "attr": "RW",
            "reset": "0x0",
            "description": "2st for delta qp check point\n2st for delta qp check point"
          },
          {
            "name": "CHKQP_3",
            "bit_range": "19:16",
            "attr": "RW",
            "reset": "0x0",
            "description": "3st for delta qp check point\n3st for delta qp check point"
          },
          {
            "name": "CHKQP_4",
            "bit_range": "15:12",
            "attr": "RW",
            "reset": "0x0",
            "description": "4st for delta qp check point\n4st for delta qp check point"
          },
          {
            "name": "CHKQP_5",
            "bit_range": "11:8",
            "attr": "RW",
            "reset": "0x0",
            "description": "5st for delta qp check point\n5st for delta qp check point"
          },
          {
            "name": "CHKQP_6",
            "bit_range": "7:4",
            "attr": "RW",
            "reset": "0x0",
            "description": "6st for delta qp check point\n6st for delta qp check point"
          },
          {
            "name": "CHKQP_7",
            "bit_range": "3:0",
            "attr": "RW",
            "reset": "0x0",
            "description": "7st for delta qp check point\n7st for delta qp check point"
          }
        ],
        "description": "checkpoint delta QP register"
      },
      {
        "type": "register",
        "name": "VEPU_SWREG_74",
        "offset": "0x0128",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:30",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "MAD_THSLD",
            "bit_range": "29:24",
            "attr": "RW",
            "reset": "0x00",
            "description": "MAD threshold\nvalue = (MAD threshold)/256"
          },
          {
            "name": "ENCODERED_SLICES",
            "bit_range": "23:16",
            "attr": "RW",
            "reset": "0x00",
            "description": "the number of encoder slices which used in h.264\nthe number of encoder slices which used in h.264"
          },
          {
            "name": "RESERVED",
            "bit_range": "15:8",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "IMG_FMT_IN",
            "bit_range": "7:4",
            "attr": "RW",
            "reset": "0x0",
            "description": "input image format.\nYUV420P\nYUV420SP\nYUV422\nUYVY422\nRGB565\nRGB444\nRGB888\nRGB101010"
          },
          {
            "name": "IMG_IN_ROT",
            "bit_range": "3:2",
            "attr": "RW",
            "reset": "0x0",
            "description": "the input image rotation\n0 : no rotation\n1 : rotate right 90 degress\n2 : rotate left   90 degress"
          },
          {
            "name": "RESERVED",
            "bit_range": "1",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "NAL_MODE",
            "bit_range": "0",
            "attr": "RW",
            "reset": "0x0",
            "description": "the output of NAL size to base control\nthe output of NAL size to base control"
          }
        ],
        "description": "input image format"
      },
      {
        "type": "register",
        "name": "VEPU_SWREG_75",
        "offset": "0x012c",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "INTRAMOD_16X16",
            "bit_range": "31:16",
            "attr": "RW",
            "reset": "0x0000",
            "description": "the  Intra prediction for 16x16  mode favor"
          },
          {
            "name": "INTERMOD",
            "bit_range": "15:0",
            "attr": "RW",
            "reset": "0x0000",
            "description": "the intra/inter selection for inter macro block mode favor\nthe intra/inter selection for inter macro block mode favor"
          }
        ],
        "description": "intra/inter mode"
      },
      {
        "type": "register",
        "name": "VEPU_SWREG_76_REUSE",
        "offset": "0x0130",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "PPS_INIT_QP",
            "bit_range": "31:26",
            "attr": "RW",
            "reset": "0x00",
            "description": "pps init qp in picture used in h264\npps init qp in picture used in h264\nrange : 0~51"
          },
          {
            "name": "SLICE_FLT_ALPHA",
            "bit_range": "25:22",
            "attr": "RW",
            "reset": "0x0",
            "description": "the offset  of slice filter alpha c0 used in h264\noffset div2\nrange : -6~6"
          },
          {
            "name": "SLICE_FLT_BETA",
            "bit_range": "21:18",
            "attr": "RW",
            "reset": "0x0",
            "description": "the filter beta offset for h264 slice\nconfig value = (real value)/2\nsigned register\nrange : -6 ~6"
          },
          {
            "name": "QP_OFFSET_CH",
            "bit_range": "17:13",
            "attr": "RW",
            "reset": "0x00",
            "description": "the qp index offset for chroma qp used in h264\nsigned register\nrange : -12~12"
          },
          {
            "name": "RESERVED",
            "bit_range": "12:9",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "SW_QPASS",
            "bit_range": "8",
            "attr": "RW",
            "reset": "0x0",
            "description": "jpeg enc quant bypass"
          },
          {
            "name": "RESERVED",
            "bit_range": "7:5",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "IDR_PICID",
            "bit_range": "4:1",
            "attr": "RW",
            "reset": "0x0",
            "description": "IDR pic ID\nIDR pic ID"
          },
          {
            "name": "CONSTR_INTRA_PRED",
            "bit_range": "0",
            "attr": "RW",
            "reset": "0x0",
            "description": "constrained intra prediction\nconstrained intra prediction"
          }
        ],
        "description": "encoder control regsiter 0"
      },
      {
        "type": "register",
        "name": "VEPU_SWREG_77",
        "offset": "0x0134",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "OUTPUT_STRM_ST_ADR",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "output stream start address\noutput stream start address"
          }
        ],
        "description": "output stream start address"
      },
      {
        "type": "register",
        "name": "VEPU_SWREG_78",
        "offset": "0x0138",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "OUTPUT_CTRL_ST_ADR",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "output control start address\noutput control start address"
          }
        ],
        "description": "output control start address"
      },
      {
        "type": "register",
        "name": "VEPU_SWREG_79",
        "offset": "0x013c",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "NEXT_LUMA_ST_ADR",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "next picture luminance start address\nnext picture luminance start address"
          }
        ],
        "description": "next picture luminance start address"
      },
      {
        "type": "register",
        "name": "VEPU_SWREG_80",
        "offset": "0x0140",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "MV_OUT_ST_ADR",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "MV wr start address"
          }
        ],
        "description": "Base address for MV output"
      },
      {
        "type": "register",
        "name": "VEPU_SWREG_81",
        "offset": "0x0144",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "CABAC_TABLE_ST_ADR",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "the cabac table start address\nH264: cabac table"
          }
        ],
        "description": "the cabac table start address"
      },
      {
        "type": "register",
        "name": "VEPU_SWREG_82",
        "offset": "0x0148",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "FIRST_ROI_TMB",
            "bit_range": "31:24",
            "attr": "RW",
            "reset": "0x00",
            "description": "the top mb column for first roi area\n(inside area)"
          },
          {
            "name": "FIRST_ROI_BMB",
            "bit_range": "23:16",
            "attr": "RW",
            "reset": "0x00",
            "description": "the bottom mb column for first roi area\n(outside area)"
          },
          {
            "name": "FIRST_ROI_LMB",
            "bit_range": "15:8",
            "attr": "RW",
            "reset": "0x00",
            "description": "the left mb column for first roi area\nqp=qp + roi1_Delta_Qp\n(inside area)"
          },
          {
            "name": "FIRST_ROI_RMB",
            "bit_range": "7:0",
            "attr": "RW",
            "reset": "0x00",
            "description": "the right mb column for first roi area\nqp=qp - roi1_Delta_Qp\n(outside area)"
          }
        ],
        "description": "the first of ROI area register"
      },
      {
        "type": "register",
        "name": "VEPU_SWREG_83",
        "offset": "0x014c",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "SECOND_ROI_RMB",
            "bit_range": "31:24",
            "attr": "RW",
            "reset": "0x00",
            "description": "(inside area)"
          },
          {
            "name": "SECOND_ROI_BMB",
            "bit_range": "23:16",
            "attr": "RW",
            "reset": "0x00",
            "description": "(outside area)"
          },
          {
            "name": "SECOND_ROI_LMB",
            "bit_range": "15:8",
            "attr": "RW",
            "reset": "0x00",
            "description": "qp=qp + roi1_Delta_Qp\n(inside area)"
          },
          {
            "name": "SECOND_ROI_TMB",
            "bit_range": "7:0",
            "attr": "RW",
            "reset": "0x00",
            "description": "qp=qp - roi1_Delta_Qp\n(outside area)"
          }
        ],
        "description": "the second of ROI area register"
      },
      {
        "type": "register",
        "name": "VEPU_SWREG_84",
        "offset": "0x0150",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:24",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "STAB_MATRIX1",
            "bit_range": "23:0",
            "attr": "RW",
            "reset": "0x000000",
            "description": "the 1st output of Stabilization matrix\n(position@ up-left)"
          }
        ],
        "description": "Stabilization matrix"
      },
      {
        "type": "register",
        "name": "VEPU_SWREG_85",
        "offset": "0x0154",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:24",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "STAB_MATRIX2",
            "bit_range": "23:0",
            "attr": "RW",
            "reset": "0x000000",
            "description": "the 2st output of Stabilization matrix\n(position @ up)"
          }
        ],
        "description": "Stabilization matrix"
      },
      {
        "type": "register",
        "name": "VEPU_SWREG_86",
        "offset": "0x0158",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:24",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "STAB_MATRIX3",
            "bit_range": "23:0",
            "attr": "RW",
            "reset": "0x000000",
            "description": "the 3st output of Stabilization matrix\n(position @up-right)"
          }
        ],
        "description": "Stabilization matrix"
      },
      {
        "type": "register",
        "name": "VEPU_SWREG_87",
        "offset": "0x015c",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:24",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "STAB_MATRIX4",
            "bit_range": "23:0",
            "attr": "RW",
            "reset": "0x000000",
            "description": "the 4st output of Stabilization matrix\n(position @ left)"
          }
        ],
        "description": "Stabilization matrix"
      },
      {
        "type": "register",
        "name": "VEPU_SWREG_88",
        "offset": "0x0160",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:24",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "STAB_MATRIX5",
            "bit_range": "23:0",
            "attr": "RW",
            "reset": "0x000000",
            "description": "the 5st output of Stabilization matrix\n(position @GMV )"
          }
        ],
        "description": "Stabilization matrix"
      },
      {
        "type": "register",
        "name": "VEPU_SWREG_89",
        "offset": "0x0164",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:24",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "STAB_MATRIX6",
            "bit_range": "23:0",
            "attr": "RW",
            "reset": "0x000000",
            "description": "the 6st output of Stabilization matrix\n(position@right )"
          }
        ],
        "description": "Stabilization matrix"
      },
      {
        "type": "register",
        "name": "VEPU_SWREG_90",
        "offset": "0x0168",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:24",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "STAB_MATRIX7",
            "bit_range": "23:0",
            "attr": "RW",
            "reset": "0x000000",
            "description": "the 7st output of Stabilization matrix\n(position@down-left)"
          }
        ],
        "description": "Stabilization matrix"
      },
      {
        "type": "register",
        "name": "VEPU_SWREG_91",
        "offset": "0x016c",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:24",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "STAB_MATRIX8",
            "bit_range": "23:0",
            "attr": "RW",
            "reset": "0x000000",
            "description": "the 8st output of Stabilization matrix\n(position@down )"
          }
        ],
        "description": "Stabilization matrix"
      },
      {
        "type": "register",
        "name": "VEPU_SWREG_92",
        "offset": "0x0170",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "STAB_GMV_VRTL",
            "bit_range": "31:26",
            "attr": "RW",
            "reset": "0x00",
            "description": "the output of Stabilization GMV vertical\nsigned register\nrange : -16~16"
          },
          {
            "name": "RESERVED",
            "bit_range": "25:24",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "STAB_MATRIX9",
            "bit_range": "23:0",
            "attr": "RW",
            "reset": "0x000000",
            "description": "the 9st output of Stabilization matrix\n(position@down- right )"
          }
        ],
        "description": "Stabilization matrix"
      },
      {
        "type": "register",
        "name": "VEPU_SWREG_93",
        "offset": "0x0174",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "STAB_MOTION_SUM",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "the output of Stabilization motion sum\nread value = (real value)/8\nrange : 0~1089*253*255*53/8"
          }
        ],
        "description": "the output of Stabilization motion sum"
      },
      {
        "type": "register",
        "name": "VEPU_SWREG_94",
        "offset": "0x0178",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "STAB_MIN_VALUE",
            "bit_range": "31:8",
            "attr": "RW",
            "reset": "0x000000",
            "description": "the minimum value output of Stabilization\nrange : 0~255*253*253"
          },
          {
            "name": "STAB_MOD_SEL",
            "bit_range": "7:6",
            "attr": "RW",
            "reset": "0x0",
            "description": "the mode select of Stabilization\n0  :  disabled\n1  :  stab only\n2  :  stab+encode"
          },
          {
            "name": "STAB_HOR_GMV",
            "bit_range": "5:0",
            "attr": "RW",
            "reset": "0x00",
            "description": "the horizontal  output of  Stabilization GMV\nsigned register\nrange : -16~16"
          }
        ],
        "description": "output of Stabilization"
      },
      {
        "type": "register",
        "name": "VEPU_SWREG_95",
        "offset": "0x017c",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RGB2YUV_COE2",
            "bit_range": "31:16",
            "attr": "RW",
            "reset": "0x0000",
            "description": "the 2st conversion coefficien for RGB to YUV\nthe 2st conversion coefficien for RGB to YUV"
          },
          {
            "name": "RGB2YUV_COE1",
            "bit_range": "15:0",
            "attr": "RW",
            "reset": "0x0000",
            "description": "the 1st conversion coefficien for RGB to YUV\nthe 1st conversion coefficien for RGB to YUV"
          }
        ],
        "description": "RGB to YUV conversion coefficient register"
      },
      {
        "type": "register",
        "name": "VEPU_SWREG_96",
        "offset": "0x0180",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RGB2YUV_COE5",
            "bit_range": "31:16",
            "attr": "RW",
            "reset": "0x0000",
            "description": "the 5st conversion coefficien for RGB to YUV\nthe 5st conversion coefficien for RGB to YUV"
          },
          {
            "name": "RGB2YUV_COE3",
            "bit_range": "15:0",
            "attr": "RW",
            "reset": "0x0000",
            "description": "the 3st conversion coefficien for RGB to YUV\nthe 3st conversion coefficien for RGB to YUV"
          }
        ],
        "description": "RGB to YUV conversion coefficient register"
      },
      {
        "type": "register",
        "name": "VEPU_SWREG_97",
        "offset": "0x0184",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:16",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "RGB2YUV_COE6",
            "bit_range": "15:0",
            "attr": "RW",
            "reset": "0x0000",
            "description": "the 6st conversion coefficien for RGB to YUV\nthe 6st conversion coefficien for RGB to YUV"
          }
        ],
        "description": "RGB to YUV conversion coefficient register"
      },
      {
        "type": "register",
        "name": "VEPU_SWREG_98",
        "offset": "0x0188",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:21",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "BCMPT_MASK_POSTITION",
            "bit_range": "20:16",
            "attr": "RW",
            "reset": "0x00",
            "description": "the mask msb bit position of rgb B-component\nrange : 0~31"
          },
          {
            "name": "RESERVED",
            "bit_range": "15:13",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "GCMPT_MASK_POSTITION",
            "bit_range": "12:8",
            "attr": "RW",
            "reset": "0x00",
            "description": "the mask msb bit position of rgb G-component\nrange : 0~31"
          },
          {
            "name": "RESERVED",
            "bit_range": "7:5",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "RCMPT_MASK_POSTITION",
            "bit_range": "4:0",
            "attr": "RW",
            "reset": "0x00",
            "description": "the mask msb bit position of rgb R-component\nrange : 0~31"
          }
        ],
        "description": "RGA MASK"
      },
      {
        "type": "register",
        "name": "VEPU_SWREG_99",
        "offset": "0x018c",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "MV_1P_PLY",
            "bit_range": "30:21",
            "attr": "RW",
            "reset": "0x000",
            "description": "1p of differential MV penalty\ndifferential MV penalty for 1p"
          },
          {
            "name": "MV_1P_4P_PLY",
            "bit_range": "20:11",
            "attr": "RW",
            "reset": "0x000",
            "description": "1p or 4p of differential MV penalty\nME. DMVPenaltyQp"
          },
          {
            "name": "MV_4P_PLY",
            "bit_range": "10:1",
            "attr": "RW",
            "reset": "0x000",
            "description": "4p of differential MV penalty"
          },
          {
            "name": "MUTIMV_EN",
            "bit_range": "0",
            "attr": "RW",
            "reset": "0x0",
            "description": "on-off flag for using exceed one mv every mb\non-off flag for using exceed one mv every mb"
          }
        ],
        "description": "mv related"
      },
      {
        "type": "register",
        "name": "VEPU_SWREG_100_REUSE",
        "offset": "0x0190",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "H264_INIT_LUMA_QP",
            "bit_range": "31:26",
            "attr": "RW",
            "reset": "0x00",
            "description": "Initial luma qp used in h264\nrange: 0~51"
          },
          {
            "name": "H264_MAX_QP",
            "bit_range": "25:20",
            "attr": "RW",
            "reset": "0x00",
            "description": "H.264 Minimum QP\nrange : 0~51"
          },
          {
            "name": "H264_MIN_QP",
            "bit_range": "19:14",
            "attr": "RW",
            "reset": "0x00",
            "description": "Minimum QP\nrange:0~51"
          },
          {
            "name": "RESERVED",
            "bit_range": "13",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "H264_CHKPT_DISTANCE",
            "bit_range": "12:0",
            "attr": "RW",
            "reset": "0x0000",
            "description": "checkpoint distance for macro block\ncheckpoint distance for macro block"
          }
        ],
        "description": "QP register"
      },
      {
        "type": "register",
        "name": "VEPU_SWREG_101_READ",
        "offset": "0x0194",
        "size": "W",
        "reset": "0x1f522780",
        "bit_ranges": [
          {
            "name": "HW_CONFIG",
            "bit_range": "31:12",
            "attr": "RO",
            "reset": "0x1f522",
            "description": "Field0000 Description"
          },
          {
            "name": "MAX_VID_WIDTH",
            "bit_range": "11:0",
            "attr": "RO",
            "reset": "0x780",
            "description": "Field0000 Description"
          }
        ],
        "description": "hw config reg"
      },
      {
        "type": "register",
        "name": "VEPU_SWREG_102",
        "offset": "0x0198",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:24",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "MV_FAVOR_16X16",
            "bit_range": "23:20",
            "attr": "RW",
            "reset": "0x0",
            "description": "Zero 16x16 MV favor\nvalue = (real value)/2."
          },
          {
            "name": "MV_PLY_4X4",
            "bit_range": "19:11",
            "attr": "RW",
            "reset": "0x000",
            "description": "4x4 Mv Penalty"
          },
          {
            "name": "MVC_VIEW_ID",
            "bit_range": "10:8",
            "attr": "RW",
            "reset": "0x0",
            "description": "MVC view_id"
          },
          {
            "name": "MVC_ANCHOR_PIC_FLAG",
            "bit_range": "7",
            "attr": "RW",
            "reset": "0x0",
            "description": "to specifie picture is one part of anchor access unit"
          },
          {
            "name": "MVC_PRIORITY_ID",
            "bit_range": "6:4",
            "attr": "RW",
            "reset": "0x0",
            "description": "MVC priority_id"
          },
          {
            "name": "MVC_TEMPORAL_ID",
            "bit_range": "3:1",
            "attr": "RW",
            "reset": "0x0",
            "description": "MVC temporal_id"
          },
          {
            "name": "MVC_INTER_VIEW_FLAG",
            "bit_range": "0",
            "attr": "RW",
            "reset": "0x0",
            "description": "the inter-view prediction of picture\nMVC inter_view_flag."
          }
        ],
        "description": "mvc related"
      },
      {
        "type": "register",
        "name": "VEPU_SWREG_103",
        "offset": "0x019c",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:29",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "ENC_HEIGHT",
            "bit_range": "28:20",
            "attr": "RW",
            "reset": "0x000",
            "description": "encoderd height\nlum height (macroblock unit)\nH264: [6..255]\nJPEG: [6..511]"
          },
          {
            "name": "RESERVED",
            "bit_range": "19:17",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "ENC_WIDTH",
            "bit_range": "16:8",
            "attr": "RW",
            "reset": "0x000",
            "description": "the encoder width\nlum width (macroblock unit)\nH264:\nrange : 9~255\nJPEG:\nrange : 6~511"
          },
          {
            "name": "ENC_FRAME_TYPE",
            "bit_range": "7:6",
            "attr": "RW",
            "reset": "0x0",
            "description": "frame type selected for current frame\n0: INTER\n1: INTRA(IDR)\n2: MVC-INTER"
          },
          {
            "name": "ENC_FMT",
            "bit_range": "5:4",
            "attr": "RW",
            "reset": "0x0",
            "description": "encoding format selected\n2 : JPEG\n3 : H264"
          },
          {
            "name": "RESERVED",
            "bit_range": "3:1",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "ENC_EN",
            "bit_range": "0",
            "attr": "RW",
            "reset": "0x0",
            "description": "encoder enable flag\nencoder enable"
          }
        ],
        "description": "encoder start"
      },
      {
        "type": "register",
        "name": "VEPU_SWREG_104",
        "offset": "0x01a0",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "MB_COUNT_OUT",
            "bit_range": "31:16",
            "attr": "RW",
            "reset": "0x0000",
            "description": "mb_count_out\nmb_count_out"
          },
          {
            "name": "MB_CNT",
            "bit_range": "15:0",
            "attr": "RW",
            "reset": "0x0000",
            "description": "macroblock_count\nmacroblock_count"
          }
        ],
        "description": "mb control register"
      },
      {
        "type": "register",
        "name": "VEPU_SWREG_105",
        "offset": "0x01a4",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "SWAP8_IN",
            "bit_range": "31",
            "attr": "RW",
            "reset": "0x0",
            "description": "input swap 8-bits or not flag\n0: no swap\n1: swap 8bit"
          },
          {
            "name": "SWAP16_IN",
            "bit_range": "30",
            "attr": "RW",
            "reset": "0x0",
            "description": "input swap 16-bits or not flag\n0: no swap\n1: swap 16bit"
          },
          {
            "name": "SWAP32_IN",
            "bit_range": "29",
            "attr": "RW",
            "reset": "0x0",
            "description": "input swap 32-bits or not flag\n0: no swap\n1: swap 32bit"
          },
          {
            "name": "SWAP8_OUT",
            "bit_range": "28",
            "attr": "RW",
            "reset": "0x0",
            "description": "output  swap 8-bits or not flag\n0: no swap\n1: swap 8bit"
          },
          {
            "name": "SWAP16_OUT",
            "bit_range": "27",
            "attr": "RW",
            "reset": "0x0",
            "description": "output  swap 16-bits or not flag\n0: no swap\n1: swap 16bit"
          },
          {
            "name": "SWAP32_OUT",
            "bit_range": "26",
            "attr": "RW",
            "reset": "0x0",
            "description": "output swap 32-bits or not flag\n0: no swap\n1: swap 32bit"
          },
          {
            "name": "RESERVED",
            "bit_range": "25",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "TEST_IRQ",
            "bit_range": "24",
            "attr": "RW",
            "reset": "0x0",
            "description": "test irq"
          },
          {
            "name": "TEST_COUNTER",
            "bit_range": "23:20",
            "attr": "RW",
            "reset": "0x0",
            "description": "test counter\ntest counter"
          },
          {
            "name": "COHER_TEST_REG",
            "bit_range": "19",
            "attr": "RW",
            "reset": "0x0",
            "description": "test register coherency\ntest register coherency"
          },
          {
            "name": "COHER_TEST_MEM",
            "bit_range": "18",
            "attr": "RW",
            "reset": "0x0",
            "description": "test memory coherency\ntest memory coherency"
          },
          {
            "name": "TEST_LEN",
            "bit_range": "17:0",
            "attr": "RW",
            "reset": "0x00000",
            "description": "test data length"
          }
        ],
        "description": "SWAP"
      },
      {
        "type": "register",
        "name": "VEPU_SWREG_106_REUSE",
        "offset": "0x01a8",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "PIC_PARA_ID",
            "bit_range": "31:24",
            "attr": "RW",
            "reset": "0x00",
            "description": "H.264 picture parameter id  set"
          },
          {
            "name": "INTRA_PRED_MODE",
            "bit_range": "23:16",
            "attr": "RW",
            "reset": "0x00",
            "description": "intra prediction previous fpr 4x4 mode favor used in h264\nH.264 intra prediction previous 4x4 mode favor"
          },
          {
            "name": "FRAME_NUM",
            "bit_range": "15:0",
            "attr": "RW",
            "reset": "0x0000",
            "description": "H.264 frame number"
          }
        ],
        "description": "encoder control register 1"
      },
      {
        "type": "register",
        "name": "VEPU_SWREG_107_REUSE",
        "offset": "0x01ac",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:30",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "MV_PLY_16X8_8X16",
            "bit_range": "29:20",
            "attr": "RW",
            "reset": "0x000",
            "description": "Penalty for using 16x8 or 8x16  MV.\nPenalty for using 16x8 or 8x16  MV"
          },
          {
            "name": "MV_PLY_8X8",
            "bit_range": "19:10",
            "attr": "RW",
            "reset": "0x000",
            "description": "Penalty for using 8x8 MV\nPenalty for using 8x8 MV"
          },
          {
            "name": "MV_PLY_8X4_4X8",
            "bit_range": "9:0",
            "attr": "RW",
            "reset": "0x000",
            "description": "Penalty for using 8x4 or 4x8 MV.\nPenalty for using 8x4 or 4x8 MV."
          }
        ],
        "description": "JPEG control regsiter"
      },
      {
        "type": "register",
        "name": "VEPU_SWREG_108_REUSE",
        "offset": "0x01b0",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "INTRA_SLICE_BMP2",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "Field0000 Abstract\nbit0 : slices64\nbit1 : slices65\nbit2 : slices66\n......\nbit31 : slices95"
          }
        ],
        "description": "intra_slice_bmp2"
      },
      {
        "type": "register",
        "name": "VEPU_SWREG_109",
        "offset": "0x01b4",
        "size": "W",
        "reset": "0x00001000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:29",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "INT_NON",
            "bit_range": "28",
            "attr": "RW",
            "reset": "0x0",
            "description": "Field0000 Abstract\nField0000 Description"
          },
          {
            "name": "RESERVED",
            "bit_range": "27:25",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "MV_SAD_WREN",
            "bit_range": "24",
            "attr": "RW",
            "reset": "0x0",
            "description": "the each MB MV and SAD be writed to mv_wr_st_adr  enable"
          },
          {
            "name": "RESERVED",
            "bit_range": "23:21",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "ROCON_WRITE_DIS",
            "bit_range": "20",
            "attr": "RW",
            "reset": "0x0",
            "description": "write reconstructed image disable flag"
          },
          {
            "name": "RESERVED",
            "bit_range": "19:17",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "SLICE_RDYINT_EN",
            "bit_range": "16",
            "attr": "RW",
            "reset": "0x0",
            "description": "enable slice ready interruupt\nenable slice ready interruupt"
          },
          {
            "name": "RESERVED",
            "bit_range": "15:13",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "CLK_GATING_EN",
            "bit_range": "12",
            "attr": "RW",
            "reset": "0x1",
            "description": "clock gating enable flag\ndefault clk_gating_en =1'b1"
          },
          {
            "name": "RESERVED",
            "bit_range": "11",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "INT_TIMEOUT_EN",
            "bit_range": "10",
            "attr": "RW",
            "reset": "0x0",
            "description": "enable interrupt for timeout"
          },
          {
            "name": "IRQ_CLR",
            "bit_range": "9",
            "attr": "RW",
            "reset": "0x0",
            "description": "irq clear"
          },
          {
            "name": "IRQ_DIS",
            "bit_range": "8",
            "attr": "RW",
            "reset": "0x0",
            "description": "irq disable"
          },
          {
            "name": "RESERVED",
            "bit_range": "7",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "IRQ_TIMEOUT",
            "bit_range": "6",
            "attr": "RW",
            "reset": "0x0",
            "description": "HW wait timeout flag"
          },
          {
            "name": "IRQ_BUFFER_FULL",
            "bit_range": "5",
            "attr": "RW",
            "reset": "0x0",
            "description": "buffer full flag"
          },
          {
            "name": "IRQ_BUS_ERROR",
            "bit_range": "4",
            "attr": "RW",
            "reset": "0x0",
            "description": "bus error irq"
          },
          {
            "name": "FUSE_INT",
            "bit_range": "3",
            "attr": "RW",
            "reset": "0x0",
            "description": "Field0000 Abstract\nField0000 Description"
          },
          {
            "name": "IRQ_SLICE_READY",
            "bit_range": "2",
            "attr": "RW",
            "reset": "0x0",
            "description": "slice ready flag"
          },
          {
            "name": "IRQ_FRAME_RDY",
            "bit_range": "1",
            "attr": "RW",
            "reset": "0x0",
            "description": "one frame encoder sucess flag"
          },
          {
            "name": "ENC_IRQ",
            "bit_range": "0",
            "attr": "RW",
            "reset": "0x0",
            "description": "enc interrupt"
          }
        ],
        "description": "encoder status"
      },
      {
        "type": "register",
        "name": "VEPU_SWREG_110_READ",
        "offset": "0x01b8",
        "size": "W",
        "reset": "0x48311220",
        "bit_ranges": [
          {
            "name": "PROD_ID",
            "bit_range": "31:16",
            "attr": "RO",
            "reset": "0x4831",
            "description": "Product ID"
          },
          {
            "name": "MAJOR_NUM",
            "bit_range": "15:12",
            "attr": "RO",
            "reset": "0x1",
            "description": "Major number"
          },
          {
            "name": "MINOR_NUM",
            "bit_range": "11:4",
            "attr": "RO",
            "reset": "0x22",
            "description": "Minor number"
          },
          {
            "name": "SYNTHESIS",
            "bit_range": "3:0",
            "attr": "RO",
            "reset": "0x0",
            "description": "synthesis"
          }
        ],
        "description": "product ID"
      },
      {
        "type": "register",
        "name": "VEPU_SWREG_120_183",
        "offset": "0x01e0",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "DMV_PLY_TABLE",
            "bit_range": "31:0",
            "attr": "WO",
            "reset": "0x00000000",
            "description": "DMV 4p/1p penalty table values\naddr range : 0x01e0~0x02dc\nswreg120: DMV 4p/1p penalty table values\nswreg121: DMV 4p/1p penalty table values\nswreg122: DMV 4p/1p penalty table values\nswreg123: DMV 4p/1p penalty table values\n.........\nswreg183: DMV 4p/1p penalty table values"
          }
        ],
        "description": "DMV_4p_1p_penalty"
      }
    ],
    "name": "VEPU",
    "summary": [
      {
        "name": "VEPU_SWREG_0",
        "offset": "0x0000",
        "size": "W",
        "reset": "0x00000000",
        "description": "1st  quantization for jpeg lumin table"
      },
      {
        "name": "VEPU_SWREG_1",
        "offset": "0x0004",
        "size": "W",
        "reset": "0x00000000",
        "description": "2st  quantization for jpeg lumin table"
      },
      {
        "name": "VEPU_SWREG_2",
        "offset": "0x0008",
        "size": "W",
        "reset": "0x00000000",
        "description": "3st  quantization for jpeg lumin table"
      },
      {
        "name": "VEPU_SWREG_3",
        "offset": "0x000c",
        "size": "W",
        "reset": "0x00000000",
        "description": "4st  quantization for jpeg lumin table"
      },
      {
        "name": "VEPU_SWREG_4",
        "offset": "0x0010",
        "size": "W",
        "reset": "0x00000000",
        "description": "5st  quantization for jpeg lumin table"
      },
      {
        "name": "VEPU_SWREG_5",
        "offset": "0x0014",
        "size": "W",
        "reset": "0x00000000",
        "description": "6st  quantization for jpeg lumin table/part 1 for qp round"
      },
      {
        "name": "VEPU_SWREG_6",
        "offset": "0x0018",
        "size": "W",
        "reset": "0x00000000",
        "description": "7st  quantization for jpeg lumin table"
      },
      {
        "name": "VEPU_SWREG_7",
        "offset": "0x001c",
        "size": "W",
        "reset": "0x00000000",
        "description": "8st  quantization for jpeg lumin table"
      },
      {
        "name": "VEPU_SWREG_8",
        "offset": "0x0020",
        "size": "W",
        "reset": "0x00000000",
        "description": "9st  quantization for jpeg lumin table"
      },
      {
        "name": "VEPU_SWREG_9",
        "offset": "0x0024",
        "size": "W",
        "reset": "0x00000000",
        "description": "10st  quantization for jpeg lumin table"
      },
      {
        "name": "VEPU_SWREG_10",
        "offset": "0x0028",
        "size": "W",
        "reset": "0x00000000",
        "description": "11st  quantization for jpeg lumin table"
      },
      {
        "name": "VEPU_SWREG_11",
        "offset": "0x002c",
        "size": "W",
        "reset": "0x00000000",
        "description": "12st  quantization for jpeg lumin table"
      },
      {
        "name": "VEPU_SWREG_12",
        "offset": "0x0030",
        "size": "W",
        "reset": "0x00000000",
        "description": "13st  quantization for jpeg lumin table"
      },
      {
        "name": "VEPU_SWREG_13",
        "offset": "0x0034",
        "size": "W",
        "reset": "0x00000000",
        "description": "14st  quantization for jpeg lumin table"
      },
      {
        "name": "VEPU_SWREG_14",
        "offset": "0x0038",
        "size": "W",
        "reset": "0x00000000",
        "description": "15st  quantization for jpeg lumin table"
      },
      {
        "name": "VEPU_SWREG_15",
        "offset": "0x003c",
        "size": "W",
        "reset": "0x00000000",
        "description": "16st  quantization for jpeg lumin table"
      },
      {
        "name": "VEPU_SWREG_16",
        "offset": "0x0040",
        "size": "W",
        "reset": "0x00000000",
        "description": "1st  quantization for jpeg chroma table"
      },
      {
        "name": "VEPU_SWREG_17",
        "offset": "0x0044",
        "size": "W",
        "reset": "0x00000000",
        "description": "2st  quantization for jpeg chroma table"
      },
      {
        "name": "VEPU_SWREG_18",
        "offset": "0x0048",
        "size": "W",
        "reset": "0x00000000",
        "description": "3st  quantization for jpeg chroma table"
      },
      {
        "name": "VEPU_SWREG_19",
        "offset": "0x004c",
        "size": "W",
        "reset": "0x00000000",
        "description": "4st  quantization for jpeg chroma table"
      },
      {
        "name": "VEPU_SWREG_20",
        "offset": "0x0050",
        "size": "W",
        "reset": "0x00000000",
        "description": "5st  quantization for jpeg chroma table"
      },
      {
        "name": "VEPU_SWREG_21",
        "offset": "0x0054",
        "size": "W",
        "reset": "0x00000000",
        "description": "6st  quantization for jpeg chroma table"
      },
      {
        "name": "VEPU_SWREG_22",
        "offset": "0x0058",
        "size": "W",
        "reset": "0x00000000",
        "description": "7st  quantization for jpeg chroma table"
      },
      {
        "name": "VEPU_SWREG_23",
        "offset": "0x005c",
        "size": "W",
        "reset": "0x00000000",
        "description": "8st  quantization for jpeg chroma table/part 3 for qp round"
      },
      {
        "name": "VEPU_SWREG_24",
        "offset": "0x0060",
        "size": "W",
        "reset": "0x00000000",
        "description": "9st  quantization for jpeg chroma table"
      },
      {
        "name": "VEPU_SWREG_25",
        "offset": "0x0064",
        "size": "W",
        "reset": "0x00000000",
        "description": "10st  quantization for jpeg chroma table"
      },
      {
        "name": "VEPU_SWREG_26",
        "offset": "0x0068",
        "size": "W",
        "reset": "0x00000000",
        "description": "11st  quantization for jpeg chroma table"
      },
      {
        "name": "VEPU_SWREG_27",
        "offset": "0x006c",
        "size": "W",
        "reset": "0x00000000",
        "description": "12st  quantization for jpeg chroma"
      },
      {
        "name": "VEPU_SWREG_28",
        "offset": "0x0070",
        "size": "W",
        "reset": "0x00000000",
        "description": "13st  quantization for jpeg chroma"
      },
      {
        "name": "VEPU_SWREG_29",
        "offset": "0x0074",
        "size": "W",
        "reset": "0x00000000",
        "description": "14st  quantization for jpeg chroma"
      },
      {
        "name": "VEPU_SWREG_30",
        "offset": "0x0078",
        "size": "W",
        "reset": "0x00000000",
        "description": "15st  quantization for jpeg chroma"
      },
      {
        "name": "VEPU_SWREG_31",
        "offset": "0x007c",
        "size": "W",
        "reset": "0x00000000",
        "description": "16st  quantization for jpeg chroma"
      },
      {
        "name": "VEPU_SWREG_44",
        "offset": "0x00b0",
        "size": "W",
        "reset": "0x00000000",
        "description": "Intra slice bitmap"
      },
      {
        "name": "VEPU_SWREG_45",
        "offset": "0x00b4",
        "size": "W",
        "reset": "0x00000000",
        "description": "Intra slice bitmap"
      },
      {
        "name": "VEPU_SWREG_46",
        "offset": "0x00b8",
        "size": "W",
        "reset": "0x00000000",
        "description": "intra macro block sellect register"
      },
      {
        "name": "VEPU_SWREG_47",
        "offset": "0x00bc",
        "size": "W",
        "reset": "0x00000000",
        "description": "CIR intra control register"
      },
      {
        "name": "VEPU_SWREG_48",
        "offset": "0x00c0",
        "size": "W",
        "reset": "0x00000000",
        "description": "input luma start address"
      },
      {
        "name": "VEPU_SWREG_49",
        "offset": "0x00c4",
        "size": "W",
        "reset": "0x00000000",
        "description": "input cb start address"
      },
      {
        "name": "VEPU_SWREG_50",
        "offset": "0x00c8",
        "size": "W",
        "reset": "0x00000000",
        "description": "input cr start address"
      },
      {
        "name": "VEPU_SWREG_51",
        "offset": "0x00cc",
        "size": "W",
        "reset": "0x00000000",
        "description": "stream header bits left register"
      },
      {
        "name": "VEPU_SWREG_52",
        "offset": "0x00d0",
        "size": "W",
        "reset": "0x00000000",
        "description": "stream header bits left register"
      },
      {
        "name": "VEPU_SWREG_53",
        "offset": "0x00d4",
        "size": "W",
        "reset": "0x00000000",
        "description": "stream buffer register"
      },
      {
        "name": "VEPU_SWREG_54",
        "offset": "0x00d8",
        "size": "W",
        "reset": "0x01010000",
        "description": "axi control register"
      },
      {
        "name": "VEPU_SWREG_55",
        "offset": "0x00dc",
        "size": "W",
        "reset": "0x00000000",
        "description": "qp related"
      },
      {
        "name": "VEPU_SWREG_56",
        "offset": "0x00e0",
        "size": "W",
        "reset": "0x00000000",
        "description": "the luma reference frame start address"
      },
      {
        "name": "VEPU_SWREG_57",
        "offset": "0x00e4",
        "size": "W",
        "reset": "0x00000000",
        "description": "the chroma reference frame start address"
      },
      {
        "name": "VEPU_SWREG_58",
        "offset": "0x00e8",
        "size": "W",
        "reset": "0x00000000",
        "description": "the result of qp sum div2"
      },
      {
        "name": "VEPU_SWREG_59",
        "offset": "0x00ec",
        "size": "W",
        "reset": "0x00000000",
        "description": "Register0000 Abstract"
      },
      {
        "name": "VEPU_SWREG_60",
        "offset": "0x00f0",
        "size": "W",
        "reset": "0x00000000",
        "description": "Register0001 Abstract"
      },
      {
        "name": "VEPU_SWREG_61",
        "offset": "0x00f4",
        "size": "W",
        "reset": "0x00000000",
        "description": "input luminance information"
      },
      {
        "name": "VEPU_SWREG_62",
        "offset": "0x00f8",
        "size": "W",
        "reset": "0x00000000",
        "description": "rlc_sum"
      },
      {
        "name": "VEPU_SWREG_63",
        "offset": "0x00fc",
        "size": "W",
        "reset": "0x00000000",
        "description": "the reconstructed luma start address"
      },
      {
        "name": "VEPU_SWREG_64",
        "offset": "0x0100",
        "size": "W",
        "reset": "0x00000000",
        "description": "the reconstructed chroma start address"
      },
      {
        "name": "VEPU_SWREG_65_REUSE",
        "offset": "0x0104",
        "size": "W",
        "reset": "0x00000000",
        "description": "checkpoint 1 and 2"
      },
      {
        "name": "VEPU_SWREG_66_REUSE",
        "offset": "0x0108",
        "size": "W",
        "reset": "0x00000000",
        "description": "checkpoint 3 and 4"
      },
      {
        "name": "VEPU_SWREG_67_REUSE",
        "offset": "0x010c",
        "size": "W",
        "reset": "0x00000000",
        "description": "checkpoint 5 and 6"
      },
      {
        "name": "VEPU_SWREG_68_REUSE",
        "offset": "0x0110",
        "size": "W",
        "reset": "0x00000000",
        "description": "checkpoint 7 and 8"
      },
      {
        "name": "VEPU_SWREG_69_REUSE",
        "offset": "0x0114",
        "size": "W",
        "reset": "0x00000000",
        "description": "checkpoint 9 and 10"
      },
      {
        "name": "VEPU_SWREG_70_REUSE",
        "offset": "0x0118",
        "size": "W",
        "reset": "0x00000000",
        "description": "checkpoint word error 1 and 2"
      },
      {
        "name": "VEPU_SWREG_71_REUSE",
        "offset": "0x011c",
        "size": "W",
        "reset": "0x00000000",
        "description": "checkpoint word error 1 and 2"
      },
      {
        "name": "VEPU_SWREG_72_REUSE",
        "offset": "0x0120",
        "size": "W",
        "reset": "0x00000000",
        "description": "checkpoint word error 1 and 2"
      },
      {
        "name": "VEPU_SWREG_73_REUSE",
        "offset": "0x0124",
        "size": "W",
        "reset": "0x00000000",
        "description": "checkpoint delta QP register"
      },
      {
        "name": "VEPU_SWREG_74",
        "offset": "0x0128",
        "size": "W",
        "reset": "0x00000000",
        "description": "input image format"
      },
      {
        "name": "VEPU_SWREG_75",
        "offset": "0x012c",
        "size": "W",
        "reset": "0x00000000",
        "description": "intra/inter mode"
      },
      {
        "name": "VEPU_SWREG_76_REUSE",
        "offset": "0x0130",
        "size": "W",
        "reset": "0x00000000",
        "description": "encoder control regsiter 0"
      },
      {
        "name": "VEPU_SWREG_77",
        "offset": "0x0134",
        "size": "W",
        "reset": "0x00000000",
        "description": "output stream start address"
      },
      {
        "name": "VEPU_SWREG_78",
        "offset": "0x0138",
        "size": "W",
        "reset": "0x00000000",
        "description": "output control start address"
      },
      {
        "name": "VEPU_SWREG_79",
        "offset": "0x013c",
        "size": "W",
        "reset": "0x00000000",
        "description": "next picture luminance start address"
      },
      {
        "name": "VEPU_SWREG_80",
        "offset": "0x0140",
        "size": "W",
        "reset": "0x00000000",
        "description": "Base address for MV output"
      },
      {
        "name": "VEPU_SWREG_81",
        "offset": "0x0144",
        "size": "W",
        "reset": "0x00000000",
        "description": "the cabac table start address"
      },
      {
        "name": "VEPU_SWREG_82",
        "offset": "0x0148",
        "size": "W",
        "reset": "0x00000000",
        "description": "the first of ROI area register"
      },
      {
        "name": "VEPU_SWREG_83",
        "offset": "0x014c",
        "size": "W",
        "reset": "0x00000000",
        "description": "the second of ROI area register"
      },
      {
        "name": "VEPU_SWREG_84",
        "offset": "0x0150",
        "size": "W",
        "reset": "0x00000000",
        "description": "Stabilization matrix"
      },
      {
        "name": "VEPU_SWREG_85",
        "offset": "0x0154",
        "size": "W",
        "reset": "0x00000000",
        "description": "Stabilization matrix"
      },
      {
        "name": "VEPU_SWREG_86",
        "offset": "0x0158",
        "size": "W",
        "reset": "0x00000000",
        "description": "Stabilization matrix"
      },
      {
        "name": "VEPU_SWREG_87",
        "offset": "0x015c",
        "size": "W",
        "reset": "0x00000000",
        "description": "Stabilization matrix"
      },
      {
        "name": "VEPU_SWREG_88",
        "offset": "0x0160",
        "size": "W",
        "reset": "0x00000000",
        "description": "Stabilization matrix"
      },
      {
        "name": "VEPU_SWREG_89",
        "offset": "0x0164",
        "size": "W",
        "reset": "0x00000000",
        "description": "Stabilization matrix"
      },
      {
        "name": "VEPU_SWREG_90",
        "offset": "0x0168",
        "size": "W",
        "reset": "0x00000000",
        "description": "Stabilization matrix"
      },
      {
        "name": "VEPU_SWREG_91",
        "offset": "0x016c",
        "size": "W",
        "reset": "0x00000000",
        "description": "Stabilization matrix"
      },
      {
        "name": "VEPU_SWREG_92",
        "offset": "0x0170",
        "size": "W",
        "reset": "0x00000000",
        "description": "Stabilization matrix"
      },
      {
        "name": "VEPU_SWREG_93",
        "offset": "0x0174",
        "size": "W",
        "reset": "0x00000000",
        "description": "the output of Stabilization motion sum"
      },
      {
        "name": "VEPU_SWREG_94",
        "offset": "0x0178",
        "size": "W",
        "reset": "0x00000000",
        "description": "output of Stabilization"
      },
      {
        "name": "VEPU_SWREG_95",
        "offset": "0x017c",
        "size": "W",
        "reset": "0x00000000",
        "description": "RGB to YUV conversion coefficient register"
      },
      {
        "name": "VEPU_SWREG_96",
        "offset": "0x0180",
        "size": "W",
        "reset": "0x00000000",
        "description": "RGB to YUV conversion coefficient register"
      },
      {
        "name": "VEPU_SWREG_97",
        "offset": "0x0184",
        "size": "W",
        "reset": "0x00000000",
        "description": "RGB to YUV conversion coefficient register"
      },
      {
        "name": "VEPU_SWREG_98",
        "offset": "0x0188",
        "size": "W",
        "reset": "0x00000000",
        "description": "RGA MASK"
      },
      {
        "name": "VEPU_SWREG_99",
        "offset": "0x018c",
        "size": "W",
        "reset": "0x00000000",
        "description": "mv related"
      },
      {
        "name": "VEPU_SWREG_100_REUSE",
        "offset": "0x0190",
        "size": "W",
        "reset": "0x00000000",
        "description": "QP register"
      },
      {
        "name": "VEPU_SWREG_101_READ",
        "offset": "0x0194",
        "size": "W",
        "reset": "0x1f522780",
        "description": "hw config reg"
      },
      {
        "name": "VEPU_SWREG_102",
        "offset": "0x0198",
        "size": "W",
        "reset": "0x00000000",
        "description": "mvc related"
      },
      {
        "name": "VEPU_SWREG_103",
        "offset": "0x019c",
        "size": "W",
        "reset": "0x00000000",
        "description": "encoder start"
      },
      {
        "name": "VEPU_SWREG_104",
        "offset": "0x01a0",
        "size": "W",
        "reset": "0x00000000",
        "description": "mb control register"
      },
      {
        "name": "VEPU_SWREG_105",
        "offset": "0x01a4",
        "size": "W",
        "reset": "0x00000000",
        "description": "SWAP"
      },
      {
        "name": "VEPU_SWREG_106_REUSE",
        "offset": "0x01a8",
        "size": "W",
        "reset": "0x00000000",
        "description": "encoder control register 1"
      },
      {
        "name": "VEPU_SWREG_107_REUSE",
        "offset": "0x01ac",
        "size": "W",
        "reset": "0x00000000",
        "description": "JPEG control regsiter"
      },
      {
        "name": "VEPU_SWREG_108_REUSE",
        "offset": "0x01b0",
        "size": "W",
        "reset": "0x00000000",
        "description": "intra_slice_bmp2"
      },
      {
        "name": "VEPU_SWREG_109",
        "offset": "0x01b4",
        "size": "W",
        "reset": "0x00001000",
        "description": "encoder status"
      },
      {
        "name": "VEPU_SWREG_110_READ",
        "offset": "0x01b8",
        "size": "W",
        "reset": "0x48311220",
        "description": "product ID"
      },
      {
        "name": "VEPU_SWREG_120_183",
        "offset": "0x01e0",
        "size": "W",
        "reset": "0x00000000",
        "description": "DMV_4p_1p_penalty"
      }
    ]
  },
  {
    "type": "group",
    "registers": [
      {
        "type": "register",
        "name": "PREF_CACHE_VERSION",
        "offset": "0x0000",
        "size": "W",
        "reset": "0xcac20101",
        "bit_ranges": [
          {
            "name": "PRODUCT_ID",
            "bit_range": "31:16",
            "attr": "RO",
            "reset": "0xcac2",
            "description": "PRODUCT_ID"
          },
          {
            "name": "VERSION_MAJOR",
            "bit_range": "15:8",
            "attr": "RO",
            "reset": "0x01",
            "description": "VERSION_MAJOR"
          },
          {
            "name": "VERSION_MINOR",
            "bit_range": "7:0",
            "attr": "RO",
            "reset": "0x01",
            "description": "VERSION_MINOR"
          }
        ],
        "description": "VERSION register"
      },
      {
        "type": "register",
        "name": "PREF_CACHE_SIZE",
        "offset": "0x0004",
        "size": "W",
        "reset": "0x07110206",
        "bit_ranges": [
          {
            "name": "EXTERNAL_BUS_WIDTH",
            "bit_range": "31:24",
            "attr": "RO",
            "reset": "0x07",
            "description": "Log2 external bus width in bits"
          },
          {
            "name": "CACHE_SIZE",
            "bit_range": "23:16",
            "attr": "RO",
            "reset": "0x11",
            "description": "Log2 cache size in bytes"
          },
          {
            "name": "ASSOCIATIVITY",
            "bit_range": "15:8",
            "attr": "RO",
            "reset": "0x02",
            "description": "Log2 associativity"
          },
          {
            "name": "LINE_SIZE",
            "bit_range": "7:0",
            "attr": "RO",
            "reset": "0x06",
            "description": "Log2 line size in bytes"
          }
        ],
        "description": "L2 cache SIZE"
      },
      {
        "type": "register",
        "name": "PREF_CACHE_STATUS",
        "offset": "0x0008",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:2",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "DATA_BUSY",
            "bit_range": "1",
            "attr": "RW",
            "reset": "0x0",
            "description": "set when the cache is busy handling data"
          },
          {
            "name": "CMD_BUSY",
            "bit_range": "0",
            "attr": "RW",
            "reset": "0x0",
            "description": "set when the cache is busy handling commands"
          }
        ],
        "description": "Status register"
      },
      {
        "type": "register",
        "name": "PREF_CACHE_COMMAND",
        "offset": "0x0010",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:4",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "COMMAND",
            "bit_range": "3:0",
            "attr": "RW",
            "reset": "0x0",
            "description": "The possible command is\n1 = Clear entire cache"
          }
        ],
        "description": "Command setting register"
      },
      {
        "type": "register",
        "name": "PREF_CACHE_CLEAR_PAGE",
        "offset": "0x0014",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "CLEAR_PAGE",
            "bit_range": "31:0",
            "attr": "WO",
            "reset": "0x00000000",
            "description": "writing an address, invlidates all lines in that page from the cache"
          }
        ],
        "description": "clear page register"
      },
      {
        "type": "register",
        "name": "PREF_CACHE_MAX_READS",
        "offset": "0x0018",
        "size": "W",
        "reset": "0x0000001c",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:5",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "MAX_READS",
            "bit_range": "4:0",
            "attr": "RW",
            "reset": "0x1c",
            "description": "Limit the number of outstanding read transactions to this amount"
          }
        ],
        "description": "maximum read register"
      },
      {
        "type": "register",
        "name": "PREF_CACHE_ENABLE",
        "offset": "0x001c",
        "size": "W",
        "reset": "0x00000003",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:4",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "SW_CACHE_CLK_DISGATE",
            "bit_range": "3",
            "attr": "RW",
            "reset": "0x0",
            "description": "cache clk disgate\ncache clk disgate\nwhen it is 1'b0, enable cache clk auto clkgating\nwhen it is 1'b1, disable cache clk auto clkgating"
          },
          {
            "name": "SW_READBUFFER_COUNTER_REJECT_EN",
            "bit_range": "2",
            "attr": "RW",
            "reset": "0x0",
            "description": "counter reject enable\ndefault is 1'b0, for enhance cacheable read performnace in\nreadbuffer.\n1'b1: normal origin counter reject"
          },
          {
            "name": "PERMIT_CACHE_READ_ALLOCATE",
            "bit_range": "1",
            "attr": "RW",
            "reset": "0x1",
            "description": "cache read allocate\n1'b1: permit cache read allocate"
          },
          {
            "name": "PERMIT_CACHEABLE_ACCESS",
            "bit_range": "0",
            "attr": "RW",
            "reset": "0x1",
            "description": "cacheable access\n1'b1: permit cacheable access"
          }
        ],
        "description": "enables cacheable accesses and cache read allocation"
      },
      {
        "type": "register",
        "name": "PREF_CACHE_PERFCNT_SRC0",
        "offset": "0x0020",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:7",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "PERFCNT_SRC0",
            "bit_range": "6:0",
            "attr": "RW",
            "reset": "0x00",
            "description": "This register holds all the possible source values for Performance\nCounter 0\n0: disabled\n1: total clock cycles\n2: active clock cycles\n3: read transactions, master\n4: word reads, master\n5: read transactions, slave\n6: word reads, slave\n7: read hit, slave\n8: read misses, slave\n9: read invalidates, slave\n10: cacheable read transactions, slave\n11: bad hit nmber, slave"
          }
        ],
        "description": "performance counter 0 source register"
      },
      {
        "type": "register",
        "name": "PREF_CACHE_PERFCNT_VAL0",
        "offset": "0x0024",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "PERFCNT_VAL0",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "Performance counter 0 value"
          }
        ],
        "description": "performance counter 0 value register"
      },
      {
        "type": "register",
        "name": "PREF_CACHE_PERFCNT_SRC1",
        "offset": "0x0028",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:7",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "PERFCNT_SRC1",
            "bit_range": "6:0",
            "attr": "RW",
            "reset": "0x00",
            "description": "This register holds all the possible source values for Performance\nCounter 1\n0: disabled\n1: total clock cycles\n2: active clock cycles\n3: read transactions, master\n4: word reads, master\n5: read transactions, slave\n6: word reads, slave\n7: read hit, slave\n8: read misses, slave\n9: read invalidates, slave\n10: cacheable read transactions, slave\n11: bad hit nmber, slave"
          }
        ],
        "description": "performance counter 0 source register"
      },
      {
        "type": "register",
        "name": "PREF_CACHE_PERFCNT_VAL1",
        "offset": "0x002c",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "PERFCNT_VAL1",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "Performance counter 1 value"
          }
        ],
        "description": "performance counter 1 value register"
      }
    ],
    "name": "PREF_CACHE",
    "summary": [
      {
        "name": "PREF_CACHE_VERSION",
        "offset": "0x0000",
        "size": "W",
        "reset": "0xcac20101",
        "description": "VERSION register"
      },
      {
        "name": "PREF_CACHE_SIZE",
        "offset": "0x0004",
        "size": "W",
        "reset": "0x07110206",
        "description": "L2 cache SIZE"
      },
      {
        "name": "PREF_CACHE_STATUS",
        "offset": "0x0008",
        "size": "W",
        "reset": "0x00000000",
        "description": "Status register"
      },
      {
        "name": "PREF_CACHE_COMMAND",
        "offset": "0x0010",
        "size": "W",
        "reset": "0x00000000",
        "description": "Command setting register"
      },
      {
        "name": "PREF_CACHE_CLEAR_PAGE",
        "offset": "0x0014",
        "size": "W",
        "reset": "0x00000000",
        "description": "clear page register"
      },
      {
        "name": "PREF_CACHE_MAX_READS",
        "offset": "0x0018",
        "size": "W",
        "reset": "0x0000001c",
        "description": "maximum read register"
      },
      {
        "name": "PREF_CACHE_ENABLE",
        "offset": "0x001c",
        "size": "W",
        "reset": "0x00000003",
        "description": "enables cacheable accesses and cache read allocation"
      },
      {
        "name": "PREF_CACHE_PERFCNT_SRC0",
        "offset": "0x0020",
        "size": "W",
        "reset": "0x00000000",
        "description": "performance counter 0 source register"
      },
      {
        "name": "PREF_CACHE_PERFCNT_VAL0",
        "offset": "0x0024",
        "size": "W",
        "reset": "0x00000000",
        "description": "performance counter 0 value register"
      },
      {
        "name": "PREF_CACHE_PERFCNT_SRC1",
        "offset": "0x0028",
        "size": "W",
        "reset": "0x00000000",
        "description": "performance counter 0 source register"
      },
      {
        "name": "PREF_CACHE_PERFCNT_VAL1",
        "offset": "0x002c",
        "size": "W",
        "reset": "0x00000000",
        "description": "performance counter 1 value register"
      }
    ]
  },
  {
    "type": "group",
    "registers": [
      {
        "type": "register",
        "name": "RGA2_SYS_CTRL",
        "offset": "0x0000",
        "size": "W",
        "reset": "0x00000044",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:8",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "SW_RST_HANDSAVE_P",
            "bit_range": "7",
            "attr": "RW",
            "reset": "0x0",
            "description": "it would save protect-rstn into initial status if long time dead in\nprotect-rstn status. (auto clear into '0')"
          },
          {
            "name": "SW_RST_PROTECT_E",
            "bit_range": "6",
            "attr": "RW",
            "reset": "0x1",
            "description": "protect-rstn mode enable.\nit would be ensure all axi write/read operation into completion\nstatus when sw_cclk_sreset_p or sw_aclk_sreset_p valid."
          },
          {
            "name": "SW_AUTO_RST",
            "bit_range": "5",
            "attr": "RW",
            "reset": "0x0",
            "description": "it would auto-resetn after one frame finish.\n0: disable\n1: enable"
          },
          {
            "name": "SW_CCLK_SRESET_P",
            "bit_range": "4",
            "attr": "RW",
            "reset": "0x0",
            "description": "RGA core clk domain Soft reset, write '1' to this would reset the RGA\nengine except config registers."
          },
          {
            "name": "SW_ACLK_SRESET_P",
            "bit_range": "3",
            "attr": "WO",
            "reset": "0x0",
            "description": "RGA aclk domain Soft reset, write '1' to this would reset the RGA\nengine except config registers."
          },
          {
            "name": "SW_AUTO_CKG",
            "bit_range": "2",
            "attr": "WO",
            "reset": "0x1",
            "description": "RGA auto clock gating enable bit\n0:disable\n1:enable"
          },
          {
            "name": "SW_CMD_MODE",
            "bit_range": "1",
            "attr": "WO",
            "reset": "0x0",
            "description": "RGA command mode\n0:slave mode\n1:master mode"
          },
          {
            "name": "SW_CMD_OP_ST_P",
            "bit_range": "0",
            "attr": "W1C",
            "reset": "0x0",
            "description": "RGA operation start bit\nOnly used in passive (slave) control mode"
          }
        ],
        "description": "RGA system control register"
      },
      {
        "type": "register",
        "name": "RGA2_CMD_CTRL",
        "offset": "0x0004",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:13",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "SW_CMD_INCR_NUM",
            "bit_range": "12:3",
            "attr": "RW",
            "reset": "0x000",
            "description": "RGA command increment number"
          },
          {
            "name": "SW_CMD_STOP",
            "bit_range": "2",
            "attr": "WO",
            "reset": "0x0",
            "description": "RGA command stop mode\nCommand execution would stop after the current graphic operation\nfinish if set this bit to 1"
          },
          {
            "name": "SW_CMD_INCR_VALID_P",
            "bit_range": "1",
            "attr": "WO",
            "reset": "0x0",
            "description": "RGA command increment valid (Auto cleared)\nWhen setting this bit,\n1. The total cmd number would increase by the\nRGA_INCR_CMD_NUM.\n2. RGA would continue running if idle."
          },
          {
            "name": "SW_CMD_LINE_ST_P",
            "bit_range": "0",
            "attr": "RW",
            "reset": "0x0",
            "description": "RGA command line fetch start (command line reset) (Auto cleared)\nWhen fetch start, the total cmd number would reset to\nRGA_INCR_CMD_NUM."
          }
        ],
        "description": "RGA command control register"
      },
      {
        "type": "register",
        "name": "RGA2_CMD_BASE",
        "offset": "0x0008",
        "size": "W",
        "reset": "0x12345678",
        "bit_ranges": [
          {
            "name": "SW_CMD_BASE",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x12345678",
            "description": "RGA command codes base address"
          }
        ],
        "description": "RGA command codes base address register"
      },
      {
        "type": "register",
        "name": "RGA2_STATUS1",
        "offset": "0x000c",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "SW_CMD_TOTAL_NUM",
            "bit_range": "31:20",
            "attr": "RO",
            "reset": "0x000",
            "description": "RGA command total number"
          },
          {
            "name": "SW_CMD_CUR_NUM",
            "bit_range": "19:8",
            "attr": "RO",
            "reset": "0x000",
            "description": "RGA command current number"
          },
          {
            "name": "RESERVED",
            "bit_range": "7:1",
            "attr": "RO",
            "reset": "0x00",
            "description": "Reserved"
          },
          {
            "name": "SW_RGA_STA",
            "bit_range": "0",
            "attr": "RO",
            "reset": "0x0",
            "description": "RGA engine status\n0: idle\n1: working"
          }
        ],
        "description": "RGA status register"
      },
      {
        "type": "register",
        "name": "RGA2_INT",
        "offset": "0x0010",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:11",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "SW_INTR_AF_E",
            "bit_range": "10",
            "attr": "RW",
            "reset": "0x0",
            "description": "All command finished interrupt enable"
          },
          {
            "name": "SW_INTR_MMU_E",
            "bit_range": "9",
            "attr": "RW",
            "reset": "0x0",
            "description": "MMU interrupt enable"
          },
          {
            "name": "SW_INTR_ERR_E",
            "bit_range": "8",
            "attr": "RW",
            "reset": "0x0",
            "description": "Error interrupt enable"
          },
          {
            "name": "SW_INTR_CF_CLR",
            "bit_range": "7",
            "attr": "WO",
            "reset": "0x0",
            "description": "Current command finished interrupt clear"
          },
          {
            "name": "SW_INTR_AF_CLR",
            "bit_range": "6",
            "attr": "WO",
            "reset": "0x0",
            "description": "All command finished interrupt clear"
          },
          {
            "name": "SW_INTR_MMU_CLR",
            "bit_range": "5",
            "attr": "WO",
            "reset": "0x0",
            "description": "MMU interrupt clear"
          },
          {
            "name": "SW_INTR_ERR_CLR",
            "bit_range": "4",
            "attr": "WO",
            "reset": "0x0",
            "description": "Error interrupt clear"
          },
          {
            "name": "SW_INTR_CF",
            "bit_range": "3",
            "attr": "RO",
            "reset": "0x0",
            "description": "Current command finished interrupt flag"
          },
          {
            "name": "SW_INTR_AF",
            "bit_range": "2",
            "attr": "RO",
            "reset": "0x0",
            "description": "All command finished interrupt flag"
          },
          {
            "name": "SW_INTR_MMU",
            "bit_range": "1",
            "attr": "RO",
            "reset": "0x0",
            "description": "MMU interrupt"
          },
          {
            "name": "SW_INTR_ERR",
            "bit_range": "0",
            "attr": "RO",
            "reset": "0x0",
            "description": "Error interrupt flag"
          }
        ],
        "description": "RGA interrupt register"
      },
      {
        "type": "register",
        "name": "RGA2_MMU_CTRL0",
        "offset": "0x0014",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:11",
            "attr": "RW",
            "reset": "0x000000",
            "description": "Reserved"
          },
          {
            "name": "SW_ELS_CH_PRIORITY",
            "bit_range": "10:9",
            "attr": "RW",
            "reset": "0x0",
            "description": "sw_els_ch_priority"
          },
          {
            "name": "SW_DST_CH_PRIORITY",
            "bit_range": "8:7",
            "attr": "RW",
            "reset": "0x0",
            "description": "sw_dst_ch_priority"
          },
          {
            "name": "SW_SRC1_CH_PRIORITY",
            "bit_range": "6:5",
            "attr": "RW",
            "reset": "0x0",
            "description": "sw_src1_ch_priority"
          },
          {
            "name": "SW_SRC_CH_PRIORITY",
            "bit_range": "4:3",
            "attr": "RW",
            "reset": "0x0",
            "description": "sw_src_ch_priority"
          },
          {
            "name": "SW_CMD_MMU_FLUSH",
            "bit_range": "2",
            "attr": "RW",
            "reset": "0x0",
            "description": "RGA CMD channel MMU TLB flush:\nSet 1 to this bit to flush MMU TLB, auto clear"
          },
          {
            "name": "SW_CMD_MMU_EN",
            "bit_range": "1",
            "attr": "RW",
            "reset": "0x0",
            "description": "RGA CMD channel MMU enable\n0: disable\n1: enable"
          },
          {
            "name": "SW_MMU_PAGE_SIZE",
            "bit_range": "0",
            "attr": "RW",
            "reset": "0x0",
            "description": "RGA MMU Page table size\n0: 4KB page\n1: 64KB page"
          }
        ],
        "description": "RGA MMU control 0 register"
      },
      {
        "type": "register",
        "name": "RGA2_MMU_CMD_BASE",
        "offset": "0x0018",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:28",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "SW_MMU_CMD_BASE",
            "bit_range": "27:0",
            "attr": "RW",
            "reset": "0x0000000",
            "description": "RGA command MMU TLB base address (word)"
          }
        ],
        "description": "Register0000 Abstract"
      },
      {
        "type": "register",
        "name": "RGA2_STATUS2",
        "offset": "0x001c",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:13",
            "attr": "RO",
            "reset": "0x00000",
            "description": "Reserved"
          },
          {
            "name": "RPP_MKRAM_RREADY",
            "bit_range": "12:11",
            "attr": "RO",
            "reset": "0x0",
            "description": "rpp_mkram_rready"
          },
          {
            "name": "DSTRPP_OUTBUF_RREADY",
            "bit_range": "10:6",
            "attr": "RO",
            "reset": "0x00",
            "description": "dstrpp_outbuf_rready"
          },
          {
            "name": "SRCRPP_OUTBUF_RREADY",
            "bit_range": "5:2",
            "attr": "RO",
            "reset": "0x0",
            "description": "dstrpp_outbuf_rready"
          },
          {
            "name": "BUS_ERROR",
            "bit_range": "1",
            "attr": "RO",
            "reset": "0x0",
            "description": "bus_error"
          },
          {
            "name": "RPP_ERROR",
            "bit_range": "0",
            "attr": "RO",
            "reset": "0x0",
            "description": "rpp_error"
          }
        ],
        "description": "RGA status register"
      },
      {
        "type": "register",
        "name": "RGA2_WORK_CNT",
        "offset": "0x0020",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:27",
            "attr": "RW",
            "reset": "0x00",
            "description": "Reserved"
          },
          {
            "name": "SW_WORK_CNT",
            "bit_range": "26:0",
            "attr": "RO",
            "reset": "0x0000000",
            "description": "working counter register\nRGA total working counter"
          }
        ],
        "description": "work counter"
      },
      {
        "type": "register",
        "name": "RGA2_VERSION_INFO",
        "offset": "0x0028",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "MAJOR",
            "bit_range": "31:24",
            "attr": "RW",
            "reset": "0x00",
            "description": "IP major vertion\nused for IP structure version infomation"
          },
          {
            "name": "MINOR",
            "bit_range": "23:20",
            "attr": "RW",
            "reset": "0x0",
            "description": "minor vertion\nbig feature change under same structure"
          },
          {
            "name": "SVNBUILD",
            "bit_range": "19:0",
            "attr": "RW",
            "reset": "0x00000",
            "description": "rtl current svn number"
          }
        ],
        "description": "Version number for rga"
      },
      {
        "type": "register",
        "name": "RGA2_PERF_LATENCY_CTRL0",
        "offset": "0x0040",
        "size": "W",
        "reset": "0x00000028",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:20",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "SW_RD_LATENCY_THR",
            "bit_range": "19:8",
            "attr": "RW",
            "reset": "0x000",
            "description": "sw_rd_latency_thr"
          },
          {
            "name": "SW_RD_LATENCY_ID",
            "bit_range": "7:4",
            "attr": "RW",
            "reset": "0x2",
            "description": "sw_rd_latency_id"
          },
          {
            "name": "SW_AXI_CNT_TYPE",
            "bit_range": "3",
            "attr": "RW",
            "reset": "0x0",
            "description": "sw_axi_cnt_type"
          },
          {
            "name": "SW_AXI_PERF_FRM_TYPE",
            "bit_range": "2",
            "attr": "RW",
            "reset": "0x1",
            "description": "latency mode\n1'b0: clear by software configuration\n1'b1: clear by frame end"
          },
          {
            "name": "SW_AXI_PERF_CLR_E",
            "bit_range": "1",
            "attr": "RW",
            "reset": "0x0",
            "description": "1'b0: software clear disable\n1'b1: software clear enalbe"
          },
          {
            "name": "SW_AXI_PERF_WORK_E",
            "bit_range": "0",
            "attr": "RW",
            "reset": "0x0",
            "description": "1'b0: disable\n1'b1: enable"
          }
        ],
        "description": "Axi performance latency module contrl register0"
      },
      {
        "type": "register",
        "name": "RGA2_PERF_LATENCY_CTRL1",
        "offset": "0x0044",
        "size": "W",
        "reset": "0x00000021",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:12",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "SW_AW_COUNT_ID",
            "bit_range": "11:8",
            "attr": "RW",
            "reset": "0x0",
            "description": "sw_aw_count_id"
          },
          {
            "name": "SW_AR_COUNT_ID",
            "bit_range": "7:4",
            "attr": "RW",
            "reset": "0x2",
            "description": "sw_ar_count_id"
          },
          {
            "name": "SW_AW_CNT_ID_TYPE",
            "bit_range": "3",
            "attr": "RW",
            "reset": "0x0",
            "description": "sw_aw_cnt_id_type"
          },
          {
            "name": "SW_AR_CNT_ID_TYPE",
            "bit_range": "2",
            "attr": "RW",
            "reset": "0x0",
            "description": "sw_ar_cnt_id_type"
          },
          {
            "name": "SW_ADDR_ALIGN_TYPE",
            "bit_range": "1:0",
            "attr": "RW",
            "reset": "0x1",
            "description": "sw_addr_align_type"
          }
        ],
        "description": "PERF_LATENCY_CTRL1"
      },
      {
        "type": "register",
        "name": "RGA2_PERF_RD_MAX_LATENCY_NUM0",
        "offset": "0x0048",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:16",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "RD_MAX_LATENCY_NUM_CH0",
            "bit_range": "15:0",
            "attr": "RO",
            "reset": "0x0000",
            "description": "read max latency value of channel 0"
          }
        ],
        "description": "Read max latency number"
      },
      {
        "type": "register",
        "name": "RGA2_PERF_RD_LATENCY_SAMP_NUM",
        "offset": "0x004c",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RD_LATENCY_THR_NUM_CH0",
            "bit_range": "31:0",
            "attr": "RO",
            "reset": "0x00000000",
            "description": "read latency thr number channel 0"
          }
        ],
        "description": "The number of bigger than configed threshold value"
      },
      {
        "type": "register",
        "name": "RGA2_PERF_RD_LATENCY_ACC_SUM",
        "offset": "0x0050",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RD_LATENCY_ACC_SUM",
            "bit_range": "31:0",
            "attr": "RO",
            "reset": "0x00000000",
            "description": "rd_latency_acc_sum"
          }
        ],
        "description": "Total sample number"
      },
      {
        "type": "register",
        "name": "RGA2_PERF_RD_AXI_TOTAL_BYTE",
        "offset": "0x0054",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "PERF_RD_AXI_TOTAL_BYTE",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "perf_rd_axi_total_byte"
          }
        ],
        "description": "perf_rd_axi_total_byte"
      },
      {
        "type": "register",
        "name": "RGA2_PERF_WR_AXI_TOTAL_BYTE",
        "offset": "0x0058",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "PERF_WR_AXI_TOTAL_BYTE",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "perf_wr_axi_total_byte"
          }
        ],
        "description": "perf_wr_axi_total_byte"
      },
      {
        "type": "register",
        "name": "RGA2_PERF_WORKING_CNT",
        "offset": "0x005c",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "PERF_WORKING_CNT",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "perf_working_cnt"
          }
        ],
        "description": "perf_working_cnt"
      },
      {
        "type": "register",
        "name": "RGA2_MODE_CTRL",
        "offset": "0x0100",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:8",
            "attr": "RW",
            "reset": "0x000000",
            "description": "Reserved"
          },
          {
            "name": "SW_INTR_CF_E",
            "bit_range": "7",
            "attr": "RW",
            "reset": "0x0",
            "description": "Current command finished interrupt enable"
          },
          {
            "name": "SW_GRADIENT_SAT",
            "bit_range": "6",
            "attr": "RW",
            "reset": "0x0",
            "description": "Gradient saturation calculation mode\n0:clip\n1:not-clip"
          },
          {
            "name": "SW_ALPHA_ZERO_KEY",
            "bit_range": "5",
            "attr": "RW",
            "reset": "0x0",
            "description": "ARGB888 alpha zero key mode\n0x000000 would be changed to\n0x000100(RGB888)/0x0020(RGB565)for ARGB888 to\nRGBX/RGB565 color key\n0: disable\n1: enable"
          },
          {
            "name": "SW_CF_ROP4_PAT",
            "bit_range": "4",
            "attr": "RW",
            "reset": "0x0",
            "description": "Color fill/ROP4 pattern\n0: solid color\n1: pattern color"
          },
          {
            "name": "SW_BB_MODE",
            "bit_range": "3",
            "attr": "RW",
            "reset": "0x0",
            "description": "Bitblt mode\n0: SRC + DST => DST\n1: SRC + SRC1 => DST"
          },
          {
            "name": "SW_RENDER_MODE",
            "bit_range": "2:0",
            "attr": "RW",
            "reset": "0x0",
            "description": "RGA 2D render mode\n000: Bitblt\n001: Color palette\n010: Rectangle fill\n011: Update palette LUT/pattern ram"
          }
        ],
        "description": "RGA mode control register"
      },
      {
        "type": "register",
        "name": "RGA2_SRC_INFO",
        "offset": "0x0104",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:29",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "SW_SRC_YUV10_ROUND_E",
            "bit_range": "28",
            "attr": "RW",
            "reset": "0x0",
            "description": "this bit valid when RGA support yuv 10bit picture input\n0: yuv 10bit to 8bit round disable\n1: yuv 10bit to 8bit round enable"
          },
          {
            "name": "SW_SRC_YUV10_E",
            "bit_range": "27",
            "attr": "RW",
            "reset": "0x0",
            "description": "this bit valid when RGA support yuv 10bit picture  input\n0: yuv 10bit disable\n1: yuv 10bit enalbe"
          },
          {
            "name": "SW_VSP_MODE",
            "bit_range": "26",
            "attr": "RW",
            "reset": "0x0",
            "description": "0:by-cubic\n1:bi-linear"
          },
          {
            "name": "SW_BIC_COE_SEL",
            "bit_range": "25:24",
            "attr": "RW",
            "reset": "0x0",
            "description": "SRC bicubic scaling coefficient select\n00: CATROM\n01: MITCHELL\n10: HERMITE\n11: B-SPLINE"
          },
          {
            "name": "SW_SRC_DITHER_UP",
            "bit_range": "23",
            "attr": "RW",
            "reset": "0x0",
            "description": "SRC dither up enable\n0:disable\n1:enable"
          },
          {
            "name": "SW_SRC_TRANS_E",
            "bit_range": "22:19",
            "attr": "RW",
            "reset": "0x0",
            "description": "Source transparency enable bits\n[3]: A value stencil test enable bit\n[2]: B value stencil test enable bit\n[1]: G value stencil test enable bit\n[0]: R value stencil test enable bit"
          },
          {
            "name": "SW_SRC_TRANS_MODE",
            "bit_range": "18",
            "attr": "RW",
            "reset": "0x0",
            "description": "Source transparency mode\n0: normal stencil test (color key)\n1: inverted stencil test"
          },
          {
            "name": "SW_SRC_VSCL_MODE",
            "bit_range": "17:16",
            "attr": "RW",
            "reset": "0x0",
            "description": "SRC vertical scaling mode\n00:no scaling\n01: down-scaling\n10: up-scaling"
          },
          {
            "name": "SW_SRC_HSCL_MODE",
            "bit_range": "15:14",
            "attr": "RW",
            "reset": "0x0",
            "description": "SRC horizontal scaling mode\n00:no scaling\n01: down-scaling\n10: up-scaling"
          },
          {
            "name": "SW_SRC_MIR_MODE",
            "bit_range": "13:12",
            "attr": "RW",
            "reset": "0x0",
            "description": "SRC mirror mode\n00: no mirror\n01: x mirror\n10: y mirror\n11: x mirror + y mirror"
          },
          {
            "name": "SW_SRC_ROT_MODE",
            "bit_range": "11:10",
            "attr": "RW",
            "reset": "0x0",
            "description": "SRC rotation mode\n00: 0 degree\n01: 90 degree\n10: 180 degree\n11: 270 degree"
          },
          {
            "name": "SW_SRC_CSC_MODE",
            "bit_range": "9:8",
            "attr": "RW",
            "reset": "0x0",
            "description": "Source bitmap YUV2RGB conversion mode\n00: bypass\n01: BT.601-range0\n10: BT.601-range1\n11: BT.709-range0"
          },
          {
            "name": "SW_CP_ENDIAN",
            "bit_range": "7",
            "attr": "RW",
            "reset": "0x0",
            "description": "Source Color palette endian swap\n0: big endian\n1: little endian"
          },
          {
            "name": "SW_SRC_UVSWAP",
            "bit_range": "6",
            "attr": "RW",
            "reset": "0x0",
            "description": "Source Cb-Cr swap\n0: CrCb\n1: CbCr"
          },
          {
            "name": "SW_SRC_ALPHA_SWAP",
            "bit_range": "5",
            "attr": "RW",
            "reset": "0x0",
            "description": "Source bitmap data alpha swap\n0: ABGR\n1: BGRA"
          },
          {
            "name": "SW_SRC_RBSWAP",
            "bit_range": "4",
            "attr": "RW",
            "reset": "0x0",
            "description": "Source bitmap data RB swap\n0: BGR\n1: RGB"
          },
          {
            "name": "SW_SRC_FMT",
            "bit_range": "3:0",
            "attr": "RW",
            "reset": "0x0",
            "description": "Source bitmap data format\n0000: ABGR888\n0001: XBGR888\n0010: BGR packed\n0100: RGB565\n0101: ARGB1555\n0110: ARGB4444\n1000: YUV422SP\n1001: YUV422P\n1010: YUV420SP\n1011: YUV420P\n1100: 1BPP (color palette)\n1101: 2BPP (color palette)\n1110: 4BPP (color palette)\n1111: 8BPP (color palette)"
          }
        ],
        "description": "RGA source information register"
      },
      {
        "type": "register",
        "name": "RGA2_SRC_BASE0",
        "offset": "0x0108",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "SW_SRC_BASE0",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "source image Y/RGB base address"
          }
        ],
        "description": "source image Y/RGB base address"
      },
      {
        "type": "register",
        "name": "RGA2_SRC_BASE1",
        "offset": "0x010c",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "SW_SRC_BASE1",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "source image Cb base address (YUV422/420-P)\nsource image Cb/Cr base address (YU,V422/420-SP)"
          }
        ],
        "description": "RGA source image Cb/Cbr base address register"
      },
      {
        "type": "register",
        "name": "RGA2_SRC_BASE2",
        "offset": "0x0110",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:1",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "SW_SRC_BASE2",
            "bit_range": "0",
            "attr": "RW",
            "reset": "0x0",
            "description": "source image Cr base address (YUV422/420-P)"
          }
        ],
        "description": "RGA source image Cr base address register"
      },
      {
        "type": "register",
        "name": "RGA2_SRC_BASE3",
        "offset": "0x0114",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:1",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "SW_SRC_BASE3",
            "bit_range": "0",
            "attr": "RW",
            "reset": "0x0",
            "description": "source image 1 RGB base address\n(source bitblt mode1)"
          }
        ],
        "description": "RGA source image 1 base address register"
      },
      {
        "type": "register",
        "name": "RGA2_SRC_VIR_INFO",
        "offset": "0x0118",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:26",
            "attr": "RW",
            "reset": "0x00",
            "description": "Reserved"
          },
          {
            "name": "SW_MASK_VIR_STRIDE",
            "bit_range": "25:16",
            "attr": "RW",
            "reset": "0x000",
            "description": "mask image virtual stride (words)"
          },
          {
            "name": "RESERVED",
            "bit_range": "15",
            "attr": "RW",
            "reset": "0x0",
            "description": "Reserved"
          },
          {
            "name": "SW_SRC_VIR_STRIDE",
            "bit_range": "14:0",
            "attr": "RW",
            "reset": "0x0000",
            "description": "src image virtual stride (words)"
          }
        ],
        "description": "RGA source image virtual stride / RGA source image tile number"
      },
      {
        "type": "register",
        "name": "RGA2_SRC_ACT_INFO",
        "offset": "0x011c",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED2",
            "bit_range": "31:29",
            "attr": "RW",
            "reset": "0x0",
            "description": "Reserved"
          },
          {
            "name": "SW_SRC_ACT_HEIGHT",
            "bit_range": "28:16",
            "attr": "RW",
            "reset": "0x0000",
            "description": "source image active height"
          },
          {
            "name": "RESERVED1",
            "bit_range": "15:13",
            "attr": "RW",
            "reset": "0x0",
            "description": "Reserved"
          },
          {
            "name": "SW_SRC_ACT_WIDTH",
            "bit_range": "12:0",
            "attr": "RW",
            "reset": "0x0000",
            "description": "source image active width"
          }
        ],
        "description": "RGA source image active width/height register"
      },
      {
        "type": "register",
        "name": "RGA2_SRC_X_FACTOR",
        "offset": "0x0120",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "SW_SRC_HSP_FACTOR",
            "bit_range": "31:16",
            "attr": "RW",
            "reset": "0x0000",
            "description": "Source image horizontal up-scaling factor\n=(DST_ACT_WIDTH/SRC_ACT_WIDTH) * 65536"
          },
          {
            "name": "SW_SRC_HSD_FACTOR",
            "bit_range": "15:0",
            "attr": "RW",
            "reset": "0x0000",
            "description": "Source image horizontal down-scaling factor\n=(SRC_ACT_WIDTH/DST_ACT_WIDTH) * 65536"
          }
        ],
        "description": "RGA source image horizontal scaling factor"
      },
      {
        "type": "register",
        "name": "RGA2_SRC_Y_FACTOR",
        "offset": "0x0124",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "SW_SRC_VSP_FACTOR",
            "bit_range": "31:16",
            "attr": "RW",
            "reset": "0x0000",
            "description": "Source image vertical up-scaling factor\n(DST_ACT_HEIGHT/SRC_ACT_HEIGHT) * 65536"
          },
          {
            "name": "SW_SRC_VSD_FACTOR",
            "bit_range": "15:0",
            "attr": "RW",
            "reset": "0x0000",
            "description": "Source image vertical down-scaling factor\n(SRC_ACT_HEIGHT/DST_ACT_HEIGHT) * 65536"
          }
        ],
        "description": "RGA source image vertical scaling factor"
      },
      {
        "type": "register",
        "name": "RGA2_SRC_BG_COLOR",
        "offset": "0x0128",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "SW_SRC_BG_COLOR",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "Source image background color\n(\"0\" bit color for mono expansion.)"
          }
        ],
        "description": "RGA source image background color"
      },
      {
        "type": "register",
        "name": "RGA2_SRC_FG_COLOR",
        "offset": "0x012c",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "SW_SRC_FG_COLOR",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "Source image foreground color\nSource image foreground color\n(\"1\" bit color for mono expansion.)\nColor fill color, Pan color"
          }
        ],
        "description": "RGA source image foreground color"
      },
      {
        "type": "register",
        "name": "RGA2_SRC_TR_COLOR0",
        "offset": "0x0130",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "SW_SRC_TRANS_AMIN",
            "bit_range": "31:24",
            "attr": "RW",
            "reset": "0x00",
            "description": "source image transparency color A min value"
          },
          {
            "name": "SW_SRC_TRANS_BMIN",
            "bit_range": "23:16",
            "attr": "RW",
            "reset": "0x00",
            "description": "source image transparency color B min value"
          },
          {
            "name": "SW_SRC_TRANS_GMIN",
            "bit_range": "15:8",
            "attr": "RW",
            "reset": "0x00",
            "description": "source image transparency color G min value"
          },
          {
            "name": "SW_SRC_TRANS_RMIN",
            "bit_range": "7:0",
            "attr": "RW",
            "reset": "0x00",
            "description": "source image transparency color R min value"
          }
        ],
        "description": "RGA source image transparency color min value"
      },
      {
        "type": "register",
        "name": "RGA2_CP_GR_A",
        "offset": "0x0130",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "SW_GRADIENT_Y_A",
            "bit_range": "31:16",
            "attr": "RW",
            "reset": "0x0000",
            "description": "Y gradient value of Alpha (signed 8.8)"
          },
          {
            "name": "SW_GRADIENT_X_A",
            "bit_range": "15:0",
            "attr": "RW",
            "reset": "0x0000",
            "description": "X gradient value of Alpha (signed 8.8)"
          }
        ],
        "description": "RGA source image transparency color min value"
      },
      {
        "type": "register",
        "name": "RGA2_SRC_TR_COLOR1",
        "offset": "0x0134",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "SW_SRC_TRANS_AMAX",
            "bit_range": "31:24",
            "attr": "RW",
            "reset": "0x00",
            "description": "source image transparency color A max value"
          },
          {
            "name": "SW_SRC_TRANS_BMAX",
            "bit_range": "23:16",
            "attr": "RW",
            "reset": "0x00",
            "description": "source image transparency color B max value"
          },
          {
            "name": "SW_SRC_TRANS_GMAX",
            "bit_range": "15:8",
            "attr": "RW",
            "reset": "0x00",
            "description": "source image transparency color G max value"
          },
          {
            "name": "SW_SRC_TRANS_RMAX",
            "bit_range": "7:0",
            "attr": "RW",
            "reset": "0x00",
            "description": "source image transparency color R max value"
          }
        ],
        "description": "Register0000 Abstract"
      },
      {
        "type": "register",
        "name": "RGA2_CP_GR_B",
        "offset": "0x0134",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "SW_GRADIENT_Y_B",
            "bit_range": "31:16",
            "attr": "RW",
            "reset": "0x0000",
            "description": "Y gradient value of Blue (signed 8.8)"
          },
          {
            "name": "SW_GRADIENT_X_B",
            "bit_range": "15:0",
            "attr": "RW",
            "reset": "0x0000",
            "description": "X gradient value of Blue (signed 8.8)"
          }
        ],
        "description": "RGA source image transparency color max value"
      },
      {
        "type": "register",
        "name": "RGA2_DST_INFO",
        "offset": "0x0138",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:19",
            "attr": "RW",
            "reset": "0x0000",
            "description": "Reserved"
          },
          {
            "name": "SW_DST_CSC_CLIP",
            "bit_range": "18",
            "attr": "RW",
            "reset": "0x0",
            "description": "BGR2YUV Clip mode(from 0~255 clip to 36~235)\n1: clip enable; 0: unclip"
          },
          {
            "name": "SW_DST_CSC_MODE",
            "bit_range": "17:16",
            "attr": "RW",
            "reset": "0x0",
            "description": "DST bitmap RGB2YUV conversion mode\n00: Bypass\n01: BT.601-range0\n10: BT.601-range1\n11: BT.709-range0"
          },
          {
            "name": "SW_DITHER_MODE",
            "bit_range": "15:14",
            "attr": "RW",
            "reset": "0x0",
            "description": "DST dither down bit mode\n00: 888 to 666\n01: 888 to 565\n10: 888 to 555\n11: 888 to 444"
          },
          {
            "name": "SW_DITHER_DOWN",
            "bit_range": "13",
            "attr": "RW",
            "reset": "0x0",
            "description": "DST dither down enable\n0:disable\n1:enable"
          },
          {
            "name": "SW_SRC1_DITHER_UP",
            "bit_range": "12",
            "attr": "RW",
            "reset": "0x0",
            "description": "DST/SRC1 dither up enable\n0:disable\n1:enable"
          },
          {
            "name": "SW_SRC1_ALPHA_SWAP",
            "bit_range": "11",
            "attr": "RW",
            "reset": "0x0",
            "description": "Source 1 bitmap data alpha swap\n0: ABGR\n1: BGRA"
          },
          {
            "name": "SW_SRC1_RBSWAP",
            "bit_range": "10",
            "attr": "RW",
            "reset": "0x0",
            "description": "Source 1 bitmap data RB swap\n0: BGR\n1: RGB"
          },
          {
            "name": "SW_SRC1_FMT",
            "bit_range": "9:7",
            "attr": "RW",
            "reset": "0x0",
            "description": "Source 1 bitmap data format\n000: ABGR888\n001: XBGR888\n010: BGR packed\n100: RGB565\n101: ARGB1555\n110: ARGB4444"
          },
          {
            "name": "SW_DST_UVSWAP",
            "bit_range": "6",
            "attr": "RW",
            "reset": "0x0",
            "description": "Destination Cb-Cr swap\n0: CrCb\n1: CbCr"
          },
          {
            "name": "SW_DST_ALPHA_SWAP",
            "bit_range": "5",
            "attr": "RW",
            "reset": "0x0",
            "description": "Destination bitmap data alpha swap\n0: ABGR\n1: BGRA"
          },
          {
            "name": "SW_DST_RBSWAP",
            "bit_range": "4",
            "attr": "RW",
            "reset": "0x0",
            "description": "Destination bitmap data RB swap\n0: BGR\n1: RGB"
          },
          {
            "name": "SW_DST_FMT",
            "bit_range": "3:0",
            "attr": "RW",
            "reset": "0x0",
            "description": "Destination bitmap data format\n0000: ABGR888\n0001: XBGR888\n0010: BGR packed\n0100: RGB565\n0101: ARGB1555\n0110: ARGB4444\n1000: YUV422SP\n1001: YUV422P\n1010: YUV420SP\n1011: YUV420P\nIf RGA has yuyv output format feature:\n1100: YVYU422(U, LSB)\n1101: YVYU420(U, LSB)\n1110: VYUY422(Y, LSB)\n1111: VYUY420(Y, LSB)"
          }
        ],
        "description": "RGA destination format register"
      },
      {
        "type": "register",
        "name": "RGA2_DST_BASE0",
        "offset": "0x013c",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "SW_DST_BASE0",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "destination image Y/RGB base address"
          }
        ],
        "description": "RGA destination image base address 0 register"
      },
      {
        "type": "register",
        "name": "RGA2_DST_BASE1",
        "offset": "0x0140",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "SW_DST_BASE1",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "destination image Cb/CbCr base address"
          }
        ],
        "description": "RGA destination image base address 1 register"
      },
      {
        "type": "register",
        "name": "RGA2_DST_BASE2",
        "offset": "0x0144",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "SW_DST_BASE2",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "destination image Cr base address"
          }
        ],
        "description": "RGA destination image base address 2 register"
      },
      {
        "type": "register",
        "name": "RGA2_DST_VIR_INFO",
        "offset": "0x0148",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED2",
            "bit_range": "31:28",
            "attr": "RW",
            "reset": "0x0",
            "description": "Reserved"
          },
          {
            "name": "SW_SRC1_VIR_STRIDE",
            "bit_range": "27:16",
            "attr": "RW",
            "reset": "0x000",
            "description": "source image 1 virtual stride (words)"
          },
          {
            "name": "RESERVED1",
            "bit_range": "15:12",
            "attr": "RW",
            "reset": "0x0",
            "description": "Reserved"
          },
          {
            "name": "SW_DST_VIR_STRIDE",
            "bit_range": "11:0",
            "attr": "RW",
            "reset": "0x000",
            "description": "destination image virtual stride(words)"
          }
        ],
        "description": "RGA destination image virtual width/height register"
      },
      {
        "type": "register",
        "name": "RGA2_DST_ACT_INFO",
        "offset": "0x014c",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED2",
            "bit_range": "31:28",
            "attr": "RW",
            "reset": "0x0",
            "description": "Reserved"
          },
          {
            "name": "SW_DST_ACT_HEIGHT",
            "bit_range": "27:16",
            "attr": "RW",
            "reset": "0x000",
            "description": "Destination image active height"
          },
          {
            "name": "RESERVED1",
            "bit_range": "15:12",
            "attr": "RW",
            "reset": "0x0",
            "description": "Reserved"
          },
          {
            "name": "SW_DST_ACT_WIDTH",
            "bit_range": "11:0",
            "attr": "RW",
            "reset": "0x000",
            "description": "Destination image active width"
          }
        ],
        "description": "RGA destination image active width/height register"
      },
      {
        "type": "register",
        "name": "RGA2_ALPHA_CTRL0",
        "offset": "0x0150",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:21",
            "attr": "RW",
            "reset": "0x000",
            "description": "Reserved"
          },
          {
            "name": "SW_MASK_ENDIAN",
            "bit_range": "20",
            "attr": "RW",
            "reset": "0x0",
            "description": "ROP4 mask endian swap\n0: big endian\n1: little endian"
          },
          {
            "name": "SW_DST_GLOBAL_ALPHA",
            "bit_range": "19:12",
            "attr": "RW",
            "reset": "0x00",
            "description": "global alpha value of DST(Agd)"
          },
          {
            "name": "SW_SRC_GLOBAL_ALPHA",
            "bit_range": "11:4",
            "attr": "RW",
            "reset": "0x00",
            "description": "global alpha value of SRC(Ags)\nfading value in fading mod"
          },
          {
            "name": "SW_ROP_MODE",
            "bit_range": "3:2",
            "attr": "RW",
            "reset": "0x0",
            "description": "ROP mode select\n00: ROP 2\n01: ROP 3\n10: ROP 4"
          },
          {
            "name": "SW_ALPHA_ROP_SEL",
            "bit_range": "1",
            "attr": "RW",
            "reset": "0x0",
            "description": "Alpha or ROP select\n0: alpha\n1: ROP"
          },
          {
            "name": "SW_ALPHA_ROP_E",
            "bit_range": "0",
            "attr": "RW",
            "reset": "0x0",
            "description": "Alpha or ROP enable\n0: disable\n1: enable"
          }
        ],
        "description": "Alpha control register 0"
      },
      {
        "type": "register",
        "name": "RGA2_ALPHA_CTRL1",
        "offset": "0x0154",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:30",
            "attr": "RW",
            "reset": "0x0",
            "description": "Reserved"
          },
          {
            "name": "SW_SRC_ALPHA_M1",
            "bit_range": "29",
            "attr": "RW",
            "reset": "0x0",
            "description": "Src Transparent/opaque of alpha channel (As1\u2019)\n0: As\n1: 255-As"
          },
          {
            "name": "SW_DST_ALPHA_M1",
            "bit_range": "28",
            "attr": "RW",
            "reset": "0x0",
            "description": "Dst Transparent/opaque of alpha channel (Ad1\u2019)\n0: Ad\n1: 255-Ad"
          },
          {
            "name": "SW_SRC_BLEND_M1",
            "bit_range": "27:26",
            "attr": "RW",
            "reset": "0x0",
            "description": "Alpha src blend mode select of alpha channel (As1_\u2019\u2019)\n00: Ags\n01: As1\u2019\n10: (As1\u2019*Ags)>>8\n11: reserved"
          },
          {
            "name": "SW_DST_BLEND_M1",
            "bit_range": "25:24",
            "attr": "RW",
            "reset": "0x0",
            "description": "Alpha dst blend mode select of alpha channel(Ad1_\u2019\u2019)\n00: Agd\n01: Ad1\u2019\n10: (Ad1\u2019*Agd)>>8\n11: reserved"
          },
          {
            "name": "SW_SRC_ALPHA_CAL_M1",
            "bit_range": "23",
            "attr": "RW",
            "reset": "0x0",
            "description": "Alpha src calculate mode of alpha channel(As1\u2019\u2019)\n0: As1\u2019\u2019= As1_\u2019\u2019+ (As1_\u2019\u2019>>7)\n1: As1\u2019\u2019= As1 _\u2019\u2019"
          },
          {
            "name": "SW_DST_ALPHA_CAL_M1",
            "bit_range": "22",
            "attr": "RW",
            "reset": "0x0",
            "description": "Alpha dst calculate mode of alpha channel(Ad1\u2019\u2019)\n0: Ad1\u2019\u2019= Ad1_\u2019\u2019 + (Ad1_\u2019\u2019>>7)\n1: Ad1\u2019\u2019= Ad1_\u2019\u2019"
          },
          {
            "name": "W_SRC_FACTOR_M1",
            "bit_range": "21:19",
            "attr": "RW",
            "reset": "0x0",
            "description": "Src factore mode of alpha channel(Fs1)\n000: 0\n001: 256\n010: Ad1\u2019\u2019\n011: 256-Ad1\u2019\u2019\n100: As1\u2019\u2019"
          },
          {
            "name": "SW_DST_FACTOR_M1",
            "bit_range": "18:16",
            "attr": "RW",
            "reset": "0x0",
            "description": "Dst factore mode of alpha channel(Fd1)\n000: 0\n001: 256\n010: As1\u2019\u2019\n011: 256-As1\u2019\u2019\n100: Ad1\u2019\u2019"
          },
          {
            "name": "SW_SRC_ALPHA_M0",
            "bit_range": "15",
            "attr": "RW",
            "reset": "0x0",
            "description": "Src Transparent/opaque of color channel (As0\u2019)\n0: As\n1: 255-As"
          },
          {
            "name": "SW_DST_ALPHA_M0",
            "bit_range": "14",
            "attr": "RW",
            "reset": "0x0",
            "description": "Dst Transparent/opaque of color channel (Ad0\u2019)\n0: Ad\n1: 255-Ad"
          },
          {
            "name": "SW_SRC_BLEND_M0",
            "bit_range": "13:12",
            "attr": "RW",
            "reset": "0x0",
            "description": "Alpha src blend mode select of color channel (As0_\u2019\u2019)\n00: Ags\n01: As0\u2019\n10: (As0\u2019*Ags)>>8\n11: reserved"
          },
          {
            "name": "SW_DST_BLEND_M0",
            "bit_range": "11:10",
            "attr": "RW",
            "reset": "0x0",
            "description": "Alpha dst blend mode select of color channel(Ad0_\u2019\u2019)\n00: Agd\n01: Ad0\u2019\n10: (Ad0\u2019*Agd)>>8\n11: reserved"
          },
          {
            "name": "SW_SRC_ALPHA_CAL_M0",
            "bit_range": "9",
            "attr": "RW",
            "reset": "0x0",
            "description": "Alpha src calculate mode of color channel(As0\u2019\u2019)\n0: As0\u2019\u2019= As0_\u2019\u2019+ (As0_\u2019\u2019>>7)\n1: As0\u2019\u2019= As0 _\u2019\u2019"
          },
          {
            "name": "SW_DST_ALPHA_CAL_M0",
            "bit_range": "8",
            "attr": "RW",
            "reset": "0x0",
            "description": "Alpha dst calculate mode of color channel(Ad0\u2019\u2019)\n0: Ad0\u2019\u2019= Ad0_\u2019\u2019 + (Ad0_\u2019\u2019>>7)\n1: Ad0\u2019\u2019= Ad0_\u2019\u2019"
          },
          {
            "name": "SW_SRC_FACTOR_M0",
            "bit_range": "7:5",
            "attr": "RW",
            "reset": "0x0",
            "description": "Src factore mode of color channel(Fs0)\n000: 0\n001: 256\n010: Ad0\u2019\u2019\n011: 256-Ad0\u2019\u2019\n100: As0\u2019\u2019"
          },
          {
            "name": "SW_DST_FACTOR_M0",
            "bit_range": "4:2",
            "attr": "RW",
            "reset": "0x0",
            "description": "Dst factore mode of color channel(Fd0)\n000: 0\n001: 256\n010: As0\u2019\u2019\n011: 256-As0\u2019\u2019\n100: Ad0\u2019\u2019"
          },
          {
            "name": "SW_SRC_COLOR_M0",
            "bit_range": "1",
            "attr": "RW",
            "reset": "0x0",
            "description": "SRC color select(Cs\u2019)\n0: Cs\n1: Cs * As0\u2019\u2019"
          },
          {
            "name": "SW_DST_COLOR_M0",
            "bit_range": "0",
            "attr": "RW",
            "reset": "0x0",
            "description": "SRC color select(Cd\u2019)\n0: Cd\n1: Cd * Ad0\u2019\u2019"
          }
        ],
        "description": "Register0000 Abstract"
      },
      {
        "type": "register",
        "name": "RGA2_FADING_CTRL",
        "offset": "0x0158",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:25",
            "attr": "RW",
            "reset": "0x00",
            "description": "Reserved"
          },
          {
            "name": "SW_FADING_EN",
            "bit_range": "24",
            "attr": "RW",
            "reset": "0x0",
            "description": "Fading enable"
          },
          {
            "name": "SW_FADING_OFFSET_B",
            "bit_range": "23:16",
            "attr": "RW",
            "reset": "0x00",
            "description": "Fading offset B value"
          },
          {
            "name": "SW_FADING_OFFSET_G",
            "bit_range": "15:8",
            "attr": "RW",
            "reset": "0x00",
            "description": "Fading offset G value\n(Pattern total number when pattern loading)"
          },
          {
            "name": "SW_FADING_OFFSET_R",
            "bit_range": "7:0",
            "attr": "RW",
            "reset": "0x00",
            "description": "Fading offset R value\n(Start point of pattern ram in pattern mode)"
          }
        ],
        "description": "Fading control register"
      },
      {
        "type": "register",
        "name": "RGA2_PAT_CON",
        "offset": "0x015c",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "SW_PAT_OFFSET_Y",
            "bit_range": "31:24",
            "attr": "RW",
            "reset": "0x00",
            "description": "Pattern y offset"
          },
          {
            "name": "SW_PAT_OFFSET_X",
            "bit_range": "23:16",
            "attr": "RW",
            "reset": "0x00",
            "description": "Pattern x offset"
          },
          {
            "name": "SW_PAT_HEIGHT",
            "bit_range": "15:8",
            "attr": "RW",
            "reset": "0x00",
            "description": "Pattern height"
          },
          {
            "name": "SW_PAT_WIDTH",
            "bit_range": "7:0",
            "attr": "RW",
            "reset": "0x00",
            "description": "Pattern width"
          }
        ],
        "description": "Pattern size/offset register"
      },
      {
        "type": "register",
        "name": "RGA2_ROP_CON0",
        "offset": "0x0160",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:25",
            "attr": "RW",
            "reset": "0x00",
            "description": "Reserved"
          },
          {
            "name": "SW_ROP3_CODE0",
            "bit_range": "24:0",
            "attr": "RW",
            "reset": "0x0000000",
            "description": "Rop3 code 0 control bits"
          }
        ],
        "description": "ROP code 0 control register"
      },
      {
        "type": "register",
        "name": "RGA2_CP_GR_G",
        "offset": "0x0160",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "SW_GRADIENT_Y_G",
            "bit_range": "31:16",
            "attr": "RW",
            "reset": "0x0000",
            "description": "Y gradient value of Green (signed 8.8)"
          },
          {
            "name": "SW_GRADIENT_X_G",
            "bit_range": "15:0",
            "attr": "RW",
            "reset": "0x0000",
            "description": "X gradient value of Green (signed 8.8)"
          }
        ],
        "description": "RGA color gradient fill step register (color fill mode)"
      },
      {
        "type": "register",
        "name": "RGA2_ROP_CON1",
        "offset": "0x0164",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:25",
            "attr": "RW",
            "reset": "0x00",
            "description": "Reserved"
          },
          {
            "name": "SW_ROP3_CODE1",
            "bit_range": "24:0",
            "attr": "RW",
            "reset": "0x0000000",
            "description": "Rop3 code 1 control bits"
          }
        ],
        "description": "ROP code 1 control register"
      },
      {
        "type": "register",
        "name": "RGA2_CP_GR_R",
        "offset": "0x0164",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "SW_GRADIENT_Y_R",
            "bit_range": "31:16",
            "attr": "RW",
            "reset": "0x0000",
            "description": "Y gradient value of Red(signed 8.8)"
          },
          {
            "name": "SW_GRADIENT_X_R",
            "bit_range": "15:0",
            "attr": "RW",
            "reset": "0x0000",
            "description": "X gradient value of Red(signed 8.8)"
          }
        ],
        "description": "RGA color gradient fill step register (color fill mode)"
      },
      {
        "type": "register",
        "name": "RGA2_MASK_BASE",
        "offset": "0x0168",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "SW_MASK_BASE",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "mask base address in ROP4 mode\nLUT/ pattern load base address"
          }
        ],
        "description": "RGA mask base address register"
      },
      {
        "type": "register",
        "name": "RGA2_MMU_CTRL1",
        "offset": "0x016c",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:14",
            "attr": "RW",
            "reset": "0x00000",
            "description": "Reserved"
          },
          {
            "name": "SW_ELS_MMU_FLUSH",
            "bit_range": "13",
            "attr": "RW",
            "reset": "0x0",
            "description": "RGA ELSE channel MMU TLB flush:\nSet 1 to this bit to flush MMU TLB, auto clear"
          },
          {
            "name": "SW_ELS_MMU_EN",
            "bit_range": "12",
            "attr": "RW",
            "reset": "0x0",
            "description": "RGA ELSE channel MMU enable\n0: disable\n1: enable"
          },
          {
            "name": "SW_DST_MMU_PREFETCH_DIR",
            "bit_range": "11",
            "attr": "RW",
            "reset": "0x0",
            "description": "0:forward\n1:backward"
          },
          {
            "name": "SW_DST_MMU_PREFETCH_EN",
            "bit_range": "10",
            "attr": "RW",
            "reset": "0x0",
            "description": "0:disable\n1:enable"
          },
          {
            "name": "SW_DST_MMU_FLUSH",
            "bit_range": "9",
            "attr": "RW",
            "reset": "0x0",
            "description": "RGA DST channel MMU TLB flush:\nSet 1 to this bit to flush MMU TLB, auto clear"
          },
          {
            "name": "SW_DST_MMU_EN",
            "bit_range": "8",
            "attr": "RW",
            "reset": "0x0",
            "description": "RGA DST channel MMU enable\n0: disable\n1: enable"
          },
          {
            "name": "SW_SRC1_MMU_PREFETCH_DIR",
            "bit_range": "7",
            "attr": "RW",
            "reset": "0x0",
            "description": "0:forward\n1:backward"
          },
          {
            "name": "SW_SRC1_MMU_PREFETCH_EN",
            "bit_range": "6",
            "attr": "RW",
            "reset": "0x0",
            "description": "0:disable\n1:enable"
          },
          {
            "name": "SW_SRC1_MMU_FLUSH",
            "bit_range": "5",
            "attr": "RW",
            "reset": "0x0",
            "description": "RGA SRC1 channel MMU TLB flush:\nSet 1 to this bit to flush MMU TLB, auto clear"
          },
          {
            "name": "SW_SRC1_MMU_EN",
            "bit_range": "4",
            "attr": "RW",
            "reset": "0x0",
            "description": "RGA SRC1 channel MMU enable\n0: disable\n1: enable"
          },
          {
            "name": "SW_SRC_MMU_PREFETCH_DIR",
            "bit_range": "3",
            "attr": "RW",
            "reset": "0x0",
            "description": "0:forward\n1:backward"
          },
          {
            "name": "SW_SRC_MMU_PREFETCH_EN",
            "bit_range": "2",
            "attr": "RW",
            "reset": "0x0",
            "description": "0:disable\n1:enable"
          },
          {
            "name": "SW_SRC_MMU_FLUSH",
            "bit_range": "1",
            "attr": "RW",
            "reset": "0x0",
            "description": "RGA SRC channel MMU TLB flush:\nSet 1 to this bit to flush MMU TLB, auto clear"
          },
          {
            "name": "SW_SRC_MMU_EN",
            "bit_range": "0",
            "attr": "RW",
            "reset": "0x0",
            "description": "RGA SRC channel MMU enable\n0: disable\n1: enable"
          }
        ],
        "description": "RGA MMU control register 1"
      },
      {
        "type": "register",
        "name": "RGA2_MMU_SRC_BASE",
        "offset": "0x0170",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:28",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "SW_MMU_SRC_BASE",
            "bit_range": "27:0",
            "attr": "RW",
            "reset": "0x0000000",
            "description": "RGA source MMU TLB base address (128-bit)"
          }
        ],
        "description": "RGA source MMU TLB base address"
      },
      {
        "type": "register",
        "name": "RGA2_MMU_SRC1_BASE",
        "offset": "0x0174",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:28",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "SW_MMU_SRC1_BASE",
            "bit_range": "27:0",
            "attr": "RW",
            "reset": "0x0000000",
            "description": "RGA source1 MMU TLB base address (128-bit)"
          }
        ],
        "description": "RGA source1 MMU TLB base address"
      },
      {
        "type": "register",
        "name": "RGA2_MMU_DST_BASE",
        "offset": "0x0178",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:28",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "SW_MMU_DST_BASE",
            "bit_range": "27:0",
            "attr": "RW",
            "reset": "0x0000000",
            "description": "RGA destination MMU TLB base address (128-bit)"
          }
        ],
        "description": "RGA destination MMU TLB base address"
      },
      {
        "type": "register",
        "name": "RGA2_MMU_ELS_BASE",
        "offset": "0x017c",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:28",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "SW_MMU_ELS_BASE",
            "bit_range": "27:0",
            "attr": "RW",
            "reset": "0x0000000",
            "description": "RGA destination MMU TLB base address (128-bit)"
          }
        ],
        "description": "RGA ELSE MMU TLB base address"
      }
    ],
    "name": "RGA2",
    "summary": [
      {
        "name": "RGA2_SYS_CTRL",
        "offset": "0x0000",
        "size": "W",
        "reset": "0x00000044",
        "description": "RGA system control register"
      },
      {
        "name": "RGA2_CMD_CTRL",
        "offset": "0x0004",
        "size": "W",
        "reset": "0x00000000",
        "description": "RGA command control register"
      },
      {
        "name": "RGA2_CMD_BASE",
        "offset": "0x0008",
        "size": "W",
        "reset": "0x12345678",
        "description": "RGA command codes base address register"
      },
      {
        "name": "RGA2_STATUS1",
        "offset": "0x000c",
        "size": "W",
        "reset": "0x00000000",
        "description": "RGA status register"
      },
      {
        "name": "RGA2_INT",
        "offset": "0x0010",
        "size": "W",
        "reset": "0x00000000",
        "description": "RGA interrupt register"
      },
      {
        "name": "RGA2_MMU_CTRL0",
        "offset": "0x0014",
        "size": "W",
        "reset": "0x00000000",
        "description": "RGA MMU control 0 register"
      },
      {
        "name": "RGA2_MMU_CMD_BASE",
        "offset": "0x0018",
        "size": "W",
        "reset": "0x00000000",
        "description": "Register0000 Abstract"
      },
      {
        "name": "RGA2_STATUS2",
        "offset": "0x001c",
        "size": "W",
        "reset": "0x00000000",
        "description": "RGA status register"
      },
      {
        "name": "RGA2_WORK_CNT",
        "offset": "0x0020",
        "size": "W",
        "reset": "0x00000000",
        "description": "work counter"
      },
      {
        "name": "RGA2_VERSION_INFO",
        "offset": "0x0028",
        "size": "W",
        "reset": "0x00000000",
        "description": "Version number for rga"
      },
      {
        "name": "RGA2_PERF_LATENCY_CTRL0",
        "offset": "0x0040",
        "size": "W",
        "reset": "0x00000028",
        "description": "Axi performance latency module contrl register0"
      },
      {
        "name": "RGA2_PERF_LATENCY_CTRL1",
        "offset": "0x0044",
        "size": "W",
        "reset": "0x00000021",
        "description": "PERF_LATENCY_CTRL1"
      },
      {
        "name": "RGA2_PERF_RD_MAX_LATENCY_NUM0",
        "offset": "0x0048",
        "size": "W",
        "reset": "0x00000000",
        "description": "Read max latency number"
      },
      {
        "name": "RGA2_PERF_RD_LATENCY_SAMP_NUM",
        "offset": "0x004c",
        "size": "W",
        "reset": "0x00000000",
        "description": "The number of bigger than configed threshold value"
      },
      {
        "name": "RGA2_PERF_RD_LATENCY_ACC_SUM",
        "offset": "0x0050",
        "size": "W",
        "reset": "0x00000000",
        "description": "Total sample number"
      },
      {
        "name": "RGA2_PERF_RD_AXI_TOTAL_BYTE",
        "offset": "0x0054",
        "size": "W",
        "reset": "0x00000000",
        "description": "perf_rd_axi_total_byte"
      },
      {
        "name": "RGA2_PERF_WR_AXI_TOTAL_BYTE",
        "offset": "0x0058",
        "size": "W",
        "reset": "0x00000000",
        "description": "perf_wr_axi_total_byte"
      },
      {
        "name": "RGA2_PERF_WORKING_CNT",
        "offset": "0x005c",
        "size": "W",
        "reset": "0x00000000",
        "description": "perf_working_cnt"
      },
      {
        "name": "RGA2_MODE_CTRL",
        "offset": "0x0100",
        "size": "W",
        "reset": "0x00000000",
        "description": "RGA mode control register"
      },
      {
        "name": "RGA2_SRC_INFO",
        "offset": "0x0104",
        "size": "W",
        "reset": "0x00000000",
        "description": "RGA source information register"
      },
      {
        "name": "RGA2_SRC_BASE0",
        "offset": "0x0108",
        "size": "W",
        "reset": "0x00000000",
        "description": "source image Y/RGB base address"
      },
      {
        "name": "RGA2_SRC_BASE1",
        "offset": "0x010c",
        "size": "W",
        "reset": "0x00000000",
        "description": "RGA source image Cb/Cbr base address register"
      },
      {
        "name": "RGA2_SRC_BASE2",
        "offset": "0x0110",
        "size": "W",
        "reset": "0x00000000",
        "description": "RGA source image Cr base address register"
      },
      {
        "name": "RGA2_SRC_BASE3",
        "offset": "0x0114",
        "size": "W",
        "reset": "0x00000000",
        "description": "RGA source image 1 base address register"
      },
      {
        "name": "RGA2_SRC_VIR_INFO",
        "offset": "0x0118",
        "size": "W",
        "reset": "0x00000000",
        "description": "RGA source image virtual stride / RGA source image tile number"
      },
      {
        "name": "RGA2_SRC_ACT_INFO",
        "offset": "0x011c",
        "size": "W",
        "reset": "0x00000000",
        "description": "RGA source image active width/height register"
      },
      {
        "name": "RGA2_SRC_X_FACTOR",
        "offset": "0x0120",
        "size": "W",
        "reset": "0x00000000",
        "description": "RGA source image horizontal scaling factor"
      },
      {
        "name": "RGA2_SRC_Y_FACTOR",
        "offset": "0x0124",
        "size": "W",
        "reset": "0x00000000",
        "description": "RGA source image vertical scaling factor"
      },
      {
        "name": "RGA2_SRC_BG_COLOR",
        "offset": "0x0128",
        "size": "W",
        "reset": "0x00000000",
        "description": "RGA source image background color"
      },
      {
        "name": "RGA2_SRC_FG_COLOR",
        "offset": "0x012c",
        "size": "W",
        "reset": "0x00000000",
        "description": "RGA source image foreground color"
      },
      {
        "name": "RGA2_SRC_TR_COLOR0",
        "offset": "0x0130",
        "size": "W",
        "reset": "0x00000000",
        "description": "RGA source image transparency color min value"
      },
      {
        "name": "RGA2_CP_GR_A",
        "offset": "0x0130",
        "size": "W",
        "reset": "0x00000000",
        "description": "RGA source image transparency color min value"
      },
      {
        "name": "RGA2_SRC_TR_COLOR1",
        "offset": "0x0134",
        "size": "W",
        "reset": "0x00000000",
        "description": "Register0000 Abstract"
      },
      {
        "name": "RGA2_CP_GR_B",
        "offset": "0x0134",
        "size": "W",
        "reset": "0x00000000",
        "description": "RGA source image transparency color max value"
      },
      {
        "name": "RGA2_DST_INFO",
        "offset": "0x0138",
        "size": "W",
        "reset": "0x00000000",
        "description": "RGA destination format register"
      },
      {
        "name": "RGA2_DST_BASE0",
        "offset": "0x013c",
        "size": "W",
        "reset": "0x00000000",
        "description": "RGA destination image base address 0 register"
      },
      {
        "name": "RGA2_DST_BASE1",
        "offset": "0x0140",
        "size": "W",
        "reset": "0x00000000",
        "description": "RGA destination image base address 1 register"
      },
      {
        "name": "RGA2_DST_BASE2",
        "offset": "0x0144",
        "size": "W",
        "reset": "0x00000000",
        "description": "RGA destination image base address 2 register"
      },
      {
        "name": "RGA2_DST_VIR_INFO",
        "offset": "0x0148",
        "size": "W",
        "reset": "0x00000000",
        "description": "RGA destination image virtual width/height register"
      },
      {
        "name": "RGA2_DST_ACT_INFO",
        "offset": "0x014c",
        "size": "W",
        "reset": "0x00000000",
        "description": "RGA destination image active width/height register"
      },
      {
        "name": "RGA2_ALPHA_CTRL0",
        "offset": "0x0150",
        "size": "W",
        "reset": "0x00000000",
        "description": "Alpha control register 0"
      },
      {
        "name": "RGA2_ALPHA_CTRL1",
        "offset": "0x0154",
        "size": "W",
        "reset": "0x00000000",
        "description": "Register0000 Abstract"
      },
      {
        "name": "RGA2_FADING_CTRL",
        "offset": "0x0158",
        "size": "W",
        "reset": "0x00000000",
        "description": "Fading control register"
      },
      {
        "name": "RGA2_PAT_CON",
        "offset": "0x015c",
        "size": "W",
        "reset": "0x00000000",
        "description": "Pattern size/offset register"
      },
      {
        "name": "RGA2_ROP_CON0",
        "offset": "0x0160",
        "size": "W",
        "reset": "0x00000000",
        "description": "ROP code 0 control register"
      },
      {
        "name": "RGA2_CP_GR_G",
        "offset": "0x0160",
        "size": "W",
        "reset": "0x00000000",
        "description": "RGA color gradient fill step register (color fill mode)"
      },
      {
        "name": "RGA2_ROP_CON1",
        "offset": "0x0164",
        "size": "W",
        "reset": "0x00000000",
        "description": "ROP code 1 control register"
      },
      {
        "name": "RGA2_CP_GR_R",
        "offset": "0x0164",
        "size": "W",
        "reset": "0x00000000",
        "description": "RGA color gradient fill step register (color fill mode)"
      },
      {
        "name": "RGA2_MASK_BASE",
        "offset": "0x0168",
        "size": "W",
        "reset": "0x00000000",
        "description": "RGA mask base address register"
      },
      {
        "name": "RGA2_MMU_CTRL1",
        "offset": "0x016c",
        "size": "W",
        "reset": "0x00000000",
        "description": "RGA MMU control register 1"
      },
      {
        "name": "RGA2_MMU_SRC_BASE",
        "offset": "0x0170",
        "size": "W",
        "reset": "0x00000000",
        "description": "RGA source MMU TLB base address"
      },
      {
        "name": "RGA2_MMU_SRC1_BASE",
        "offset": "0x0174",
        "size": "W",
        "reset": "0x00000000",
        "description": "RGA source1 MMU TLB base address"
      },
      {
        "name": "RGA2_MMU_DST_BASE",
        "offset": "0x0178",
        "size": "W",
        "reset": "0x00000000",
        "description": "RGA destination MMU TLB base address"
      },
      {
        "name": "RGA2_MMU_ELS_BASE",
        "offset": "0x017c",
        "size": "W",
        "reset": "0x00000000",
        "description": "RGA ELSE MMU TLB base address"
      }
    ]
  },
  {
    "type": "group",
    "registers": [
      {
        "type": "register",
        "name": "VOPB_REG_CFG_DONE",
        "offset": "0x0000",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "WRITE_MASK",
            "bit_range": "31:16",
            "attr": "RW",
            "reset": "0x0000",
            "description": "When every bit HIGH, enable the writing corresponding bit\nWhen every bit LOW, don't care the writing corresponding bit"
          },
          {
            "name": "RESERVED",
            "bit_range": "15:9",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "REG_LOAD_SYS_EN",
            "bit_range": "8",
            "attr": "RW",
            "reset": "0x0",
            "description": "vop system register config done flag\nIn the first setting of the register, the new value was saved into the\nmirror register.\nWhen all the system register config finish, writing this register to\nenable the copyright of the mirror register to real register. Then\nregister would be updated at the start of every frame."
          },
          {
            "name": "REG_LOAD_FBDC_EN",
            "bit_range": "7",
            "attr": "RW",
            "reset": "0x0",
            "description": "vop fbdc register config done flag\nIn the first setting of the register, the new value was saved into the\nmirror register.\nWhen all the fbdc register config finish, writing this register to\nenable the copyright of the mirror register to real register. Then\nregister would be updated at the start of every frame."
          },
          {
            "name": "REG_LOAD_IEP_EN",
            "bit_range": "6",
            "attr": "RW",
            "reset": "0x0",
            "description": "vop iep register config done flag\nIn the first setting of the register, the new value was saved into the\nmirror register.\nWhen all the iep register config finish(only 2 signals\ndirect_path_en,direct_path_layer_sel ), writing this register to\nenable the copyright of the mirror register to real register. Then\nregister would be updated at the start of every frame."
          },
          {
            "name": "REG_LOAD_HWC_EN",
            "bit_range": "5",
            "attr": "RW",
            "reset": "0x0",
            "description": "vop hwc register config done flag\nIn the first setting of the register, the new value was saved into the\nmirror register.\nWhen all the hwc register config finish, writing this register to\nenable the copyright of the mirror register to real register. Then\nregister would be updated at the start of every frame."
          },
          {
            "name": "REG_LOAD_WIN3_EN",
            "bit_range": "4",
            "attr": "RW",
            "reset": "0x0",
            "description": "vop win3 register config done flag\nIn the first setting of the register, the new value was saved into the\nmirror register.\nWhen all the win3 register config finish, writing this register to\nenable the copyright of the mirror register to real register. Then\nregister would be updated at the start of every frame."
          },
          {
            "name": "REG_LOAD_WIN2_EN",
            "bit_range": "3",
            "attr": "RW",
            "reset": "0x0",
            "description": "vop win2 register config done flag\nIn the first setting of the register, the new value was saved into the\nmirror register.\nWhen all the win2 register config finish, writing this register to\nenable the copyright of the mirror register to real register. Then\nregister would be updated at the start of every frame."
          },
          {
            "name": "REG_LOAD_WIN1_EN",
            "bit_range": "2",
            "attr": "RW",
            "reset": "0x0",
            "description": "vop win1 register config done flag\nIn the first setting of the register, the new value was saved into the\nmirror register.\nWhen all the win1 register config finish, writing this register to\nenable the copyright of the mirror register to real register. Then\nregister would be updated at the start of every frame."
          },
          {
            "name": "REG_LOAD_WIN0_EN",
            "bit_range": "1",
            "attr": "RW",
            "reset": "0x0",
            "description": "vop win0 register config done flag\nIn the first setting of the register, the new value was saved into the\nmirror register.\nWhen all the win0 register config finish, writing this register to\nenable the copyright of the mirror register to real register. Then\nregister would be updated at the start of every frame."
          },
          {
            "name": "REG_LOAD_EN",
            "bit_range": "0",
            "attr": "WO",
            "reset": "0x0",
            "description": "vop register config done flag\nIn the first setting of the register, the new value was saved into the\nmirror register.\nWhen all the register config finish, writing this register to enable the\ncopyright of the mirror register to real register. Then register would\nbe updated at the start of every frame."
          }
        ],
        "description": "Register config done flag"
      },
      {
        "type": "register",
        "name": "VOPB_VERSION_INFO",
        "offset": "0x0004",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "MAJOR",
            "bit_range": "31:24",
            "attr": "RO",
            "reset": "0x00",
            "description": "IP major vertion\nused for IP structure"
          },
          {
            "name": "MINOR",
            "bit_range": "23:16",
            "attr": "RO",
            "reset": "0x00",
            "description": "minor vertion\nbig feature change under same structure"
          },
          {
            "name": "SVNBUILD",
            "bit_range": "15:0",
            "attr": "RO",
            "reset": "0x0000",
            "description": "rtl current svn number"
          }
        ],
        "description": "Version for vop"
      },
      {
        "type": "register",
        "name": "VOPB_SYS_CTRL",
        "offset": "0x0008",
        "size": "W",
        "reset": "0x00801800",
        "bit_ranges": [
          {
            "name": "IO_PAD_CLK_SEL",
            "bit_range": "31",
            "attr": "RW",
            "reset": "0x0",
            "description": "io_pad_clk_sel"
          },
          {
            "name": "VOPB_FIELD_TVE_POL",
            "bit_range": "30",
            "attr": "RO",
            "reset": "0x0",
            "description": "VOPB_field_tve_pol"
          },
          {
            "name": "DAC_SEL",
            "bit_range": "29",
            "attr": "RW",
            "reset": "0x0",
            "description": "dac output sel for tve in fpga\ndac output sel for tve in fpga\n1'b0:dac 3\n1'b1:dac 1"
          },
          {
            "name": "GENLOCK",
            "bit_range": "28",
            "attr": "RW",
            "reset": "0x0",
            "description": "genlock for tve\ngenlock for tve in fpga\n1'b0:master mode\n1'b1:slave mode"
          },
          {
            "name": "UV_OFFSET_EN",
            "bit_range": "27",
            "attr": "RW",
            "reset": "0x0",
            "description": "uv offset enable\nuv offset enable"
          },
          {
            "name": "TVE_MODE",
            "bit_range": "26",
            "attr": "RW",
            "reset": "0x0",
            "description": "tve mode\n1'b0:NTSC\n1'b1:PAL"
          },
          {
            "name": "IMD_TVE_DCLK_POL",
            "bit_range": "25",
            "attr": "RW",
            "reset": "0x0",
            "description": "tve dclk pol\ntve dclk pol"
          },
          {
            "name": "IMD_TVE_DCLK_EN",
            "bit_range": "24",
            "attr": "RW",
            "reset": "0x0",
            "description": "tve dclk enable\ntve dclk enable"
          },
          {
            "name": "AUTO_GATING_EN",
            "bit_range": "23",
            "attr": "RW",
            "reset": "0x1",
            "description": "LCDC layer axi-clk auto gating enable\n1'b0 : disable auto gating\n1'b1 : enable auto gating\ndefault auto gating enable"
          },
          {
            "name": "VOPB_STANDBY_EN",
            "bit_range": "22",
            "attr": "RW",
            "reset": "0x0",
            "description": "LCDC standby mode\nWriting \"1\" to turn LCDC into standby mode, All the layer would\ndisable and the data transfer from frame buffer memory would stop\nat the end of current frame.\nThe output would be blank.\nWhen writing \"0\" to this bit, standby mode would disable and the\nLCDC go back to work immediately.\n1'b0 : disable\n1'b1 : enable\n* Black display is recommended before setting standby mode\nenable."
          },
          {
            "name": "VOPB_DMA_STOP",
            "bit_range": "21",
            "attr": "RW",
            "reset": "0x0",
            "description": "VOP DMA stop mode\n1'b0 : disable\n1'b1 : enable\n* If DMA is working, the stop mode would not be active until current\nbus transfer is finished."
          },
          {
            "name": "VOPB_FIELD_TVE_TIMING_POL",
            "bit_range": "20",
            "attr": "RW",
            "reset": "0x0",
            "description": "VOPB_field_tve_timing_pol"
          },
          {
            "name": "WIN23_PRI_OPT_MODE",
            "bit_range": "19",
            "attr": "RW",
            "reset": "0x0",
            "description": "1'b0: win2 win3 dma priority enalbe\n1'b1: win2 win3 dma priority disable"
          },
          {
            "name": "POST_LB_MODE",
            "bit_range": "18",
            "attr": "RW",
            "reset": "0x0",
            "description": "1'b0 : 4x4096\n1'b1 : 8x2048"
          },
          {
            "name": "RESERVED",
            "bit_range": "17",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "OVERLAY_MODE",
            "bit_range": "16",
            "attr": "RW",
            "reset": "0x0",
            "description": "1'b0: RGB overlay\n1'b1: YUV overlay"
          },
          {
            "name": "MIPI_OUT_EN",
            "bit_range": "15",
            "attr": "RW",
            "reset": "0x0",
            "description": "1'b0 : gating output clk ,data and control signal\n1'b1 : mipi interface enable"
          },
          {
            "name": "EDP_OUT_EN",
            "bit_range": "14",
            "attr": "RW",
            "reset": "0x0",
            "description": "1'b0 : gating output clk ,data and control signal\n1'b1 : edp interface enable"
          },
          {
            "name": "HDMI_OUT_EN",
            "bit_range": "13",
            "attr": "RW",
            "reset": "0x0",
            "description": "1'b0 : gating output clk ,data and control signal\n1'b1 : hdmi interface enable"
          },
          {
            "name": "RGB_OUT_EN",
            "bit_range": "12",
            "attr": "RW",
            "reset": "0x1",
            "description": "1'b0 : gating output clk ,data and control signal\n1'b1 : rgb/lvds interface enable"
          },
          {
            "name": "DP_OUT_EN",
            "bit_range": "11",
            "attr": "RW",
            "reset": "0x1",
            "description": "1'b0 : gating output clk ,data and control signal\n1'b1 : dp interface enable"
          },
          {
            "name": "EDPI_WMS_FS",
            "bit_range": "10",
            "attr": "RW",
            "reset": "0x0",
            "description": "edpi wms mode ,frame st signal\nwrite \"1\": edpi_wms_mode frame start (when other register is\nconfig done)\nread : wms mode hold status"
          },
          {
            "name": "EDPI_WMS_MODE",
            "bit_range": "9",
            "attr": "RW",
            "reset": "0x0",
            "description": "1'b1: mipi command mode"
          },
          {
            "name": "EDPI_HALT_EN",
            "bit_range": "8",
            "attr": "RW",
            "reset": "0x0",
            "description": "mipi flow ctrl enable"
          },
          {
            "name": "RESERVED",
            "bit_range": "7:3",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "DIRECT_PATH_LAYER_SEL",
            "bit_range": "2:1",
            "attr": "RW",
            "reset": "0x0",
            "description": "direct path layer select\n2'b00 : select win0\n2'b01 : select win1\n2'b10 : select win2\n2'b11 : select win3"
          },
          {
            "name": "DIRECT_PATH_EN",
            "bit_range": "0",
            "attr": "RW",
            "reset": "0x0",
            "description": "iep direct path enable signal\n1'b0 : disable iep direct path\n1'b1 : enable iep direct path"
          }
        ],
        "description": "System control register0"
      },
      {
        "type": "register",
        "name": "VOPB_SYS_CTRL1",
        "offset": "0x000c",
        "size": "W",
        "reset": "0x0003a000",
        "bit_ranges": [
          {
            "name": "DSP_FP_STANDBY",
            "bit_range": "31",
            "attr": "RW",
            "reset": "0x0",
            "description": "dsp_fp_standby"
          },
          {
            "name": "RESERVED",
            "bit_range": "30:25",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "REG_DONE_FRM",
            "bit_range": "24",
            "attr": "RW",
            "reset": "0x0",
            "description": "1\u2019b0: every frame valid\n1\u2019b1: every field valid"
          },
          {
            "name": "NOC_HURRY_W_VALUE",
            "bit_range": "23:22",
            "attr": "RW",
            "reset": "0x0",
            "description": "2'b00: low priority\n2'b11: high priority"
          },
          {
            "name": "NOC_HURRY_W_MODE",
            "bit_range": "21:20",
            "attr": "RW",
            "reset": "0x0",
            "description": "2'b00: noc_hurry_w disable\n2'b01: left 1/4 fifo empty\n2'b10: left 1/2 fifo empty\n2'b11: left 3/4 fifo empty"
          },
          {
            "name": "RESERVED",
            "bit_range": "19:18",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "AXI_OUTSTANDING_MAX_NUM",
            "bit_range": "17:13",
            "attr": "RW",
            "reset": "0x1d",
            "description": "axi bus max outstanding number"
          },
          {
            "name": "AXI_MAX_OUTSTANDING_EN",
            "bit_range": "12",
            "attr": "RW",
            "reset": "0x0",
            "description": "axi bus max outstanding enable"
          },
          {
            "name": "NOC_WIN_QOS",
            "bit_range": "11:10",
            "attr": "RW",
            "reset": "0x0",
            "description": "Noc win qos"
          },
          {
            "name": "NOC_QOS_EN",
            "bit_range": "9",
            "attr": "RW",
            "reset": "0x0",
            "description": "Noc qos enable"
          },
          {
            "name": "NOC_HURRY_THRESHOLD",
            "bit_range": "8:3",
            "attr": "RW",
            "reset": "0x00",
            "description": "Noc hurry threshold value"
          },
          {
            "name": "NOC_HURRY_VALUE",
            "bit_range": "2:1",
            "attr": "RW",
            "reset": "0x0",
            "description": "Noc hurry value"
          },
          {
            "name": "NOC_HURRY_EN",
            "bit_range": "0",
            "attr": "RW",
            "reset": "0x0",
            "description": "Noc hurry enable"
          }
        ],
        "description": "System control register1"
      },
      {
        "type": "register",
        "name": "VOPB_DSP_CTRL0",
        "offset": "0x0010",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "DSP_FIELD",
            "bit_range": "31",
            "attr": "RO",
            "reset": "0x0",
            "description": "dsp_field"
          },
          {
            "name": "RESERVED",
            "bit_range": "30:26",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "SW_TVE_OUTPUT_SEL",
            "bit_range": "25",
            "attr": "RW",
            "reset": "0x0",
            "description": "sw_tve_output_sel"
          },
          {
            "name": "RESERVED",
            "bit_range": "24",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "DSP_Y_MIR_EN",
            "bit_range": "23",
            "attr": "RW",
            "reset": "0x0",
            "description": "1'b0 : no y_mirror\n1'b1 : y_mirror"
          },
          {
            "name": "DSP_X_MIR_EN",
            "bit_range": "22",
            "attr": "RW",
            "reset": "0x0",
            "description": "1'b0 : no x_mirror\n1'b1 : x_mirror"
          },
          {
            "name": "DSP_YUV_CLIP",
            "bit_range": "21",
            "attr": "RW",
            "reset": "0x0",
            "description": "YCrCb clip\n1'b0 : disable, YCbCr no clip\n1'b1 : enable, YCbCr clip before YCbCr2RGB\n*Y clip: 16~235, CbCr clip: 16~239"
          },
          {
            "name": "DSP_CCIR656_AVG",
            "bit_range": "20",
            "attr": "RW",
            "reset": "0x0",
            "description": "Cb-Cr filter in CCIR656 mode\n1'b0 : drop mode\n1'b1 : average mode"
          },
          {
            "name": "DSP_BLACK_EN",
            "bit_range": "19",
            "attr": "RW",
            "reset": "0x0",
            "description": "Black display mode\nWhen this bit enable, the pixel data output is all black\n(0x000000)"
          },
          {
            "name": "DSP_BLANK_EN",
            "bit_range": "18",
            "attr": "RW",
            "reset": "0x0",
            "description": "Blank display mode\nWhen this bit enable, the Hsync/Vsync/Den output is blank"
          },
          {
            "name": "DSP_OUT_ZERO",
            "bit_range": "17",
            "attr": "RW",
            "reset": "0x0",
            "description": "Hsync/Vsync/Den output software ctrl\n1'b0 : normal output\n1'b1 : all output '0'"
          },
          {
            "name": "DSP_DUMMY_SWAP",
            "bit_range": "16",
            "attr": "RW",
            "reset": "0x0",
            "description": "Display dummy swap enable\n1'b0 : B+G+R+dummy\n1'b1 : dummy+B+G+R"
          },
          {
            "name": "DSP_DELTA_SWAP",
            "bit_range": "15",
            "attr": "RW",
            "reset": "0x0",
            "description": "Display delta swap enable\n1'b0 : disable\n1'b1 : enable\n*See detail description in Delta display charpter."
          },
          {
            "name": "DSP_RG_SWAP",
            "bit_range": "14",
            "attr": "RW",
            "reset": "0x0",
            "description": "Display output red and green swap enable\n1'b0 : RGB\n1'b1 : GRB"
          },
          {
            "name": "DSP_RB_SWAP",
            "bit_range": "13",
            "attr": "RW",
            "reset": "0x0",
            "description": "Display output red and blue swap enable\n1'b0 : RGB\n1'b1 : BGR"
          },
          {
            "name": "DSP_BG_SWAP",
            "bit_range": "12",
            "attr": "RW",
            "reset": "0x0",
            "description": "Display output blue and green swap enable\n1'b0 : RGB\n1'b1 : RBG"
          },
          {
            "name": "DSP_FIELD_POL",
            "bit_range": "11",
            "attr": "RW",
            "reset": "0x0",
            "description": "field polarity when interlace dsp\n1'b0 : normal\n1'b1 : invert"
          },
          {
            "name": "DSP_INTERLACE",
            "bit_range": "10",
            "attr": "RW",
            "reset": "0x0",
            "description": "Interlace display enable\n1'b0 : disable\n1'b1 : enable\n*This mode is related to the ITU-R656 output, the display timing of\nodd field must be set correctly.\n(lcdc_dsp_vs_st_end_f1/lcdc_dsp_vact_end_f1)"
          },
          {
            "name": "DSP_DDR_PHASE",
            "bit_range": "9",
            "attr": "RW",
            "reset": "0x0",
            "description": "dclk phase lock\n1'b0 : no lock\n1'b1 : lock every line"
          },
          {
            "name": "DSP_DCLK_DDR",
            "bit_range": "8",
            "attr": "RW",
            "reset": "0x0",
            "description": "dclk output mode\n1'b0 : SDR\n1'b1 : DDR"
          },
          {
            "name": "RESERVED",
            "bit_range": "7:6",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "P2I_EN",
            "bit_range": "5",
            "attr": "RW",
            "reset": "0x0",
            "description": "p2i_en"
          },
          {
            "name": "SW_CORE_DCLK_SEL",
            "bit_range": "4",
            "attr": "RW",
            "reset": "0x0",
            "description": "1'b0: dclk_core sel dclk\n1'b1: dclk_core sel dclk div2"
          },
          {
            "name": "DSP_OUT_MODE",
            "bit_range": "3:0",
            "attr": "RW",
            "reset": "0x0",
            "description": "Display output format\n4'b0000: Parallel 24-bit RGB888 output\nR[7:0],G[7:0],B[7:0]\n4'b0001: Parallel 18-bit RGB666 output\n6'b0,R[5:0],G[5:0],B[5:0]\n4'b0010: Parallel 16-bit RGB565 output\n8'b0,R[4:0],G[5:0],B[4:0]\n4'b0011: Parallel 24-bit RGB888 double pixel mix out\nphase0:G1[3:0],B1[7:0],G0[3:0],B0[7:0]\nphase1:R1[7:0],G1[7:4],R0[7:0],G0[7:4]\n4'b0100: Serial 2x12-bit\n12'b0,G[3:0],B[7:0] + 12'b0,R[7:0],G[7:4]\n4'b0101: ITU-656 output mode0\n16'b0,pixel_data[7:0]\n4'b0110: ITU-656 output mode1\n8'b0,pixel_data[7:0],8'b0\n4'b0111: ITU-656 output mode2\n9'b0,pixel_data[7:0],7'b0\n4'b1000: Serial 3x8-bit RGB888\n16'b0, B[7:0]+16'b0,G[7:0]+16'b0,R[7:0]\n4'b1001: Serial 3x8-bit RGB888 + dummy\n16'b0, B[7:0]+16'b0,G[7:0]+16'b0,R[7:0] + dummy\n4'b1110:  YUV420 output for HDMI\n4'b1100:  DP_YUV422\n4'b1101:  DP_YUV420\n4'b1111: Parallel 30-bit RGBaaa output\nR[9:0],G[9:0],B[9:0]\nOthers: Reserved."
          }
        ],
        "description": ""
      },
      {
        "type": "register",
        "name": "VOPB_DSP_CTRL1",
        "offset": "0x0014",
        "size": "W",
        "reset": "0x0000e400",
        "bit_ranges": [
          {
            "name": "MIPI_DCLK_POL",
            "bit_range": "31",
            "attr": "RW",
            "reset": "0x0",
            "description": "DCLK invert enable\n1'b0 : normal\n1'b1 : invert\ndefault dclk invert"
          },
          {
            "name": "MIPI_DEN_POL",
            "bit_range": "30",
            "attr": "RW",
            "reset": "0x0",
            "description": "DEN polarity\n1'b0 : positive\n1'b1 : negative"
          },
          {
            "name": "MIPI_VSYNC_POL",
            "bit_range": "29",
            "attr": "RW",
            "reset": "0x0",
            "description": "VSYNC polarity\n1'b0 : negative\n1'b1 : positive"
          },
          {
            "name": "MIPI_HSYNC_POL",
            "bit_range": "28",
            "attr": "RW",
            "reset": "0x0",
            "description": "HSYNC polarity\n1'b0 : negative\n1'b1 : positive"
          },
          {
            "name": "EDP_DCLK_POL",
            "bit_range": "27",
            "attr": "RW",
            "reset": "0x0",
            "description": "DCLK invert enable\n1'b0 : normal\n1'b1 : invert\ndefault dclk invert"
          },
          {
            "name": "EDP_DEN_POL",
            "bit_range": "26",
            "attr": "RW",
            "reset": "0x0",
            "description": "DEN polarity\n1'b0 : positive\n1'b1 : negative"
          },
          {
            "name": "EDP_VSYNC_POL",
            "bit_range": "25",
            "attr": "RW",
            "reset": "0x0",
            "description": "VSYNC polarity\n1'b0 : negative\n1'b1 : positive"
          },
          {
            "name": "EDP_HSYNC_POL",
            "bit_range": "24",
            "attr": "RW",
            "reset": "0x0",
            "description": "HSYNC polarity\n1'b0 : negative\n1'b1 : positive"
          },
          {
            "name": "HDMI_DCLK_POL",
            "bit_range": "23",
            "attr": "RW",
            "reset": "0x0",
            "description": "DCLK invert enable\n1'b0 : normal\n1'b1 : invert\ndefault dclk invert"
          },
          {
            "name": "HDMI_DEN_POL",
            "bit_range": "22",
            "attr": "RW",
            "reset": "0x0",
            "description": "DEN polarity\n1'b0 : positive\n1'b1 : negative"
          },
          {
            "name": "HDMI_VSYNC_POL",
            "bit_range": "21",
            "attr": "RW",
            "reset": "0x0",
            "description": "VSYNC polarity\n1'b0 : negative\n1'b1 : positive"
          },
          {
            "name": "HDMI_HSYNC_POL",
            "bit_range": "20",
            "attr": "RW",
            "reset": "0x0",
            "description": "HSYNC polarity\n1'b0 : negative\n1'b1 : positive"
          },
          {
            "name": "DP_LVDS_DCLK_POL",
            "bit_range": "19",
            "attr": "RW",
            "reset": "0x0",
            "description": "DCLK invert enable\n1'b0 : normal\n1'b1 : invert\ndefault dclk invert"
          },
          {
            "name": "DP_LVDS_DEN_POL",
            "bit_range": "18",
            "attr": "RW",
            "reset": "0x0",
            "description": "DEN polarity\n1'b0 : positive\n1'b1 : negative"
          },
          {
            "name": "DP_LVDS_VSYNC_POL",
            "bit_range": "17",
            "attr": "RW",
            "reset": "0x0",
            "description": "VSYNC polarity\n1'b0 : negative\n1'b1 : positive"
          },
          {
            "name": "DP_LVDS_HSYNC_POL",
            "bit_range": "16",
            "attr": "RW",
            "reset": "0x0",
            "description": "HSYNC polarity\n1'b0 : negative\n1'b1 : positive"
          },
          {
            "name": "DSP_LAYER3_SEL",
            "bit_range": "15:14",
            "attr": "RW",
            "reset": "0x3",
            "description": "layer3 selection"
          },
          {
            "name": "DSP_LAYER2_SEL",
            "bit_range": "13:12",
            "attr": "RW",
            "reset": "0x2",
            "description": "layer2 selection"
          },
          {
            "name": "DSP_LAYER1_SEL",
            "bit_range": "11:10",
            "attr": "RW",
            "reset": "0x1",
            "description": "layer1 selection"
          },
          {
            "name": "DSP_LAYER0_SEL",
            "bit_range": "9:8",
            "attr": "RW",
            "reset": "0x0",
            "description": "layer0 selection"
          },
          {
            "name": "UPDATE_GAMMA_LUT",
            "bit_range": "7",
            "attr": "RW",
            "reset": "0x0",
            "description": "1'b0:no update gamma_lut\n1'b1:update gamma_lut"
          },
          {
            "name": "DITHER_UP_EN",
            "bit_range": "6",
            "attr": "RW",
            "reset": "0x0",
            "description": "1'b0 : no dither up\n1'b1 : rgb565 dither up to rgb888"
          },
          {
            "name": "RESERVED",
            "bit_range": "5",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "DITHER_DOWN_SEL",
            "bit_range": "4",
            "attr": "RW",
            "reset": "0x0",
            "description": "dither down mode select\n2'b0 : allegro\n2'b1 : FRC"
          },
          {
            "name": "DITHER_DOWN_MODE",
            "bit_range": "3",
            "attr": "RW",
            "reset": "0x0",
            "description": "Dither-down mode\n1'b0 : RGB888 to RGB565\n1'b1 : RGB888 to RGB666"
          },
          {
            "name": "DITHER_DOWN_EN",
            "bit_range": "2",
            "attr": "RW",
            "reset": "0x0",
            "description": "Dither-down enable\n1'b0 : disable\n1'b1 : enable"
          },
          {
            "name": "PRE_DITHER_DOWN_EN",
            "bit_range": "1",
            "attr": "RW",
            "reset": "0x0",
            "description": "10bit -> 8bit (allegro)"
          },
          {
            "name": "DSP_LUT_EN",
            "bit_range": "0",
            "attr": "RW",
            "reset": "0x0",
            "description": "Display LUT ram enable\n1'b0 : disable\n1'b1 : enable\n*This bit should be \"0\" when CPU updates the LUT, and should be\n\"1\" when Display LUT mode enable."
          }
        ],
        "description": "Display control register1"
      },
      {
        "type": "register",
        "name": "VOPB_DSP_BG",
        "offset": "0x0018",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:24",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "DSP_BG_RED",
            "bit_range": "23:16",
            "attr": "RW",
            "reset": "0x00",
            "description": "Background Red color\n8bit red color"
          },
          {
            "name": "DSP_BG_GREEN",
            "bit_range": "15:8",
            "attr": "RW",
            "reset": "0x00",
            "description": "Background Green color\n8bit green color"
          },
          {
            "name": "DSP_BG_BLUE",
            "bit_range": "7:0",
            "attr": "RW",
            "reset": "0x00",
            "description": "Background Blue color\n8bit blue color"
          }
        ],
        "description": "Background color"
      },
      {
        "type": "register",
        "name": "VOPB_MCU_CTRL",
        "offset": "0x001c",
        "size": "W",
        "reset": "0x00711c08",
        "bit_ranges": [
          {
            "name": "MCU_TYPE",
            "bit_range": "31",
            "attr": "RW",
            "reset": "0x0",
            "description": "MCU LCD output SELECT"
          },
          {
            "name": "MCU_BYPASS",
            "bit_range": "30",
            "attr": "RW",
            "reset": "0x0",
            "description": "MCU LCD BYPASS MODE Select"
          },
          {
            "name": "MCU_RS",
            "bit_range": "29",
            "attr": "RW",
            "reset": "0x0",
            "description": "MCU LCD RS Select"
          },
          {
            "name": "MCU_FRAME_ST",
            "bit_range": "28",
            "attr": "W1C",
            "reset": "0x0",
            "description": "Write\"1\" : MCU HOLD Mode Frame Start\nRead : MCU/LCDC standby HOLD status"
          },
          {
            "name": "MCU_HOLD_MODE",
            "bit_range": "27",
            "attr": "RW",
            "reset": "0x0",
            "description": "MCU HOLD Mode Select"
          },
          {
            "name": "MCU_CLK_SEL",
            "bit_range": "26",
            "attr": "RW",
            "reset": "0x0",
            "description": "MCU_CLK_SEL for MCU bypass\n1'b1 : MCU BYPASS sync with DCLK\n1'b0 : MCU BYPASS sync with HCLK"
          },
          {
            "name": "MCU_RW_PEND",
            "bit_range": "25:20",
            "attr": "RW",
            "reset": "0x07",
            "description": "MCU_RW signal end point (0-63)"
          },
          {
            "name": "MCU_RW_PST",
            "bit_range": "19:16",
            "attr": "RW",
            "reset": "0x1",
            "description": "MCU_RW signal start point (0-15)"
          },
          {
            "name": "MCU_CS_PEND",
            "bit_range": "15:10",
            "attr": "RW",
            "reset": "0x07",
            "description": "MCU_CS signal end point (0-63)"
          },
          {
            "name": "MCU_CS_PST",
            "bit_range": "9:6",
            "attr": "RW",
            "reset": "0x0",
            "description": "MCU_CS signal start point (0-15)"
          },
          {
            "name": "MCU_PIX_TOTAL",
            "bit_range": "5:0",
            "attr": "RW",
            "reset": "0x08",
            "description": "MCU LCD Interface writing period (1-63)"
          }
        ],
        "description": "MCU mode control register"
      },
      {
        "type": "register",
        "name": "VOPB_WB_CTRL0",
        "offset": "0x0020",
        "size": "W",
        "reset": "0xed000000",
        "bit_ranges": [
          {
            "name": "WB_UV_ID",
            "bit_range": "31:28",
            "attr": "RW",
            "reset": "0xe",
            "description": "axi bus write back yrgb id\nuse default 0xe."
          },
          {
            "name": "WB_YRGB_ID",
            "bit_range": "27:24",
            "attr": "RW",
            "reset": "0xd",
            "description": "axi bus write back yrgb id\nuse default 0xd."
          },
          {
            "name": "RESERVED",
            "bit_range": "23:12",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "WB_HANDSHAKE_MODE",
            "bit_range": "11",
            "attr": "RW",
            "reset": "0x0",
            "description": "1'b0 : full handshake\n1'b1 : half handshake"
          },
          {
            "name": "RESERVED",
            "bit_range": "10",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "WB_YTHROW_MODE",
            "bit_range": "9",
            "attr": "RW",
            "reset": "0x0",
            "description": "1'b0 : throw odd line\n1'b1 : throw even line"
          },
          {
            "name": "WB_YTHROW_EN",
            "bit_range": "8",
            "attr": "RW",
            "reset": "0x0",
            "description": "write back y direction throw line enable\n1'b0 : disable\n1'b1 : enable"
          },
          {
            "name": "WB_XPSD_BIL_EN",
            "bit_range": "7",
            "attr": "RW",
            "reset": "0x0",
            "description": "write back X direction bilinear scale enable\n1'b0 : enable scale\n1'b1 : disable scale"
          },
          {
            "name": "WB_RGB2YUV_MODE",
            "bit_range": "6",
            "attr": "RW",
            "reset": "0x0",
            "description": "write back rgb to yuv mode\n1'b0 : BT601\n1'b1 : BT709"
          },
          {
            "name": "WB_RGB2YUV_EN",
            "bit_range": "5",
            "attr": "RW",
            "reset": "0x0",
            "description": "write back rgb to yuv enable\n1'b0 : disable\n1'b1 : enable"
          },
          {
            "name": "WB_DITHER_EN",
            "bit_range": "4",
            "attr": "RW",
            "reset": "0x0",
            "description": "write back dither enable\nwhen wb_fmt is RGB565.\n1'b0 : no dither ,RGB888 clip to RGB565\n1'b1 : with dither,RGB888 dither to RGB565"
          },
          {
            "name": "WB_FMT",
            "bit_range": "3:1",
            "attr": "RW",
            "reset": "0x0",
            "description": "write back format\n3'b000 : ARGB888\n3'b001 : RGB888\n3'b010 : RGB565\n3'b100 : YcbCr420\nother  : reserved"
          },
          {
            "name": "WB_EN",
            "bit_range": "0",
            "attr": "RW",
            "reset": "0x0",
            "description": "write back enable\n1'b0 : disable\n1'b1 : enable"
          }
        ],
        "description": "write back ctrl0"
      },
      {
        "type": "register",
        "name": "VOPB_WB_CTRL1",
        "offset": "0x0024",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:30",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "WB_XPSD_BIL_FACTOR",
            "bit_range": "29:16",
            "attr": "RW",
            "reset": "0x0000",
            "description": "factor=((src_width[11:0])/(dst_width[11:0]))*2^12"
          },
          {
            "name": "RESERVED",
            "bit_range": "15:0",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          }
        ],
        "description": "write back ctrl1"
      },
      {
        "type": "register",
        "name": "VOPB_WB_YRGB_MST",
        "offset": "0x0028",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "WB_YRGB_MST",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "YRGB mst address"
          }
        ],
        "description": "write back yrgb mst"
      },
      {
        "type": "register",
        "name": "VOPB_WB_CBR_MST",
        "offset": "0x002c",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "WB_CBR_MST",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "CBR mst adress"
          }
        ],
        "description": "write back cbr mst"
      },
      {
        "type": "register",
        "name": "VOPB_WIN0_CTRL0",
        "offset": "0x0030",
        "size": "W",
        "reset": "0x3a000040",
        "bit_ranges": [
          {
            "name": "WIN0_DMA_BURST_LENGTH",
            "bit_range": "31:30",
            "attr": "RW",
            "reset": "0x0",
            "description": "WIN0 DMA read Burst length\n2'b00 : burst16 (burst 15 in rgb888 pack mode)\n2'b01 : burst8 (burst 12 in rgb888 pack mode)\n2'b10 : burst4 (burst 6 in rgb888 pack mode)\n2'b11 : reserved"
          },
          {
            "name": "WIN0_AXI_OUTSTANDING_MAX_NUM",
            "bit_range": "29:25",
            "attr": "RW",
            "reset": "0x1d",
            "description": "win0 out standing max number"
          },
          {
            "name": "WIN0_AXI_MAX_OUTSTANDING_EN",
            "bit_range": "24",
            "attr": "RW",
            "reset": "0x0",
            "description": "1'b0 : disable\n1'b1 : enable"
          },
          {
            "name": "RESERVED",
            "bit_range": "23",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "WIN0_Y_MIR_EN",
            "bit_range": "22",
            "attr": "RW",
            "reset": "0x0",
            "description": "1'b0 : no y_mirror\n1'b1 : y_mirror"
          },
          {
            "name": "WIN0_X_MIR_EN",
            "bit_range": "21",
            "attr": "RW",
            "reset": "0x0",
            "description": "1'b0 : no x_mirror\n1'b1 : x_mirror"
          },
          {
            "name": "WIN0_YUV_CLIP",
            "bit_range": "20",
            "attr": "RW",
            "reset": "0x0",
            "description": "YCrCb clip\n1'b0 : disable, YCbCr no clip\n1'b1 : enable, YCbCr clip before YCbCr2RGB\n*Y clip: 16~235, CbCr clip: 16~239"
          },
          {
            "name": "WIN0_CBR_DEFLICK",
            "bit_range": "19",
            "attr": "RW",
            "reset": "0x0",
            "description": "Win0 Cbr deflick mode\n1'b0 : disable\n1'b1 : enable"
          },
          {
            "name": "WIN0_YRGB_DEFLICK",
            "bit_range": "18",
            "attr": "RW",
            "reset": "0x0",
            "description": "win0 YRGB deflick mode\n1'b0 : disable\n1'b1 : enable"
          },
          {
            "name": "WIN0_YUYV",
            "bit_range": "17",
            "attr": "RW",
            "reset": "0x0",
            "description": "win0_data_fmt[3]"
          },
          {
            "name": "WIN0_HW_PRE_MUL_EN",
            "bit_range": "16",
            "attr": "RW",
            "reset": "0x0",
            "description": "1'b0: no hardware pre multiply mode\n1'b1: hardware pre multiply mode"
          },
          {
            "name": "WIN0_UV_SWAP",
            "bit_range": "15",
            "attr": "RW",
            "reset": "0x0",
            "description": "Win0 CbCr swap\n1'b0 : CrCb\n1'b1 : CbCr"
          },
          {
            "name": "WIN0_MID_SWAP",
            "bit_range": "14",
            "attr": "RW",
            "reset": "0x0",
            "description": "Win0 Y middle swap\n1'b0 : Y3Y2Y1Y0\n1'b1 : Y3Y1Y2Y0"
          },
          {
            "name": "WIN0_ALPHA_SWAP",
            "bit_range": "13",
            "attr": "RW",
            "reset": "0x0",
            "description": "win0 alpha swap\n1'b0 : ARGB\n1'b1 : RGBA"
          },
          {
            "name": "WIN0_RB_SWAP",
            "bit_range": "12",
            "attr": "RW",
            "reset": "0x0",
            "description": "win0 RGB RED and BLUE swap\n1'b0 : RGB\n1'b1 : BGR"
          },
          {
            "name": "WIN0_CSC_MODE",
            "bit_range": "11:10",
            "attr": "RW",
            "reset": "0x0",
            "description": "Win0 YUV2RGB  or RGB2YUV\nColor space conversion(YUV2RGB):\n2'b00 : mpeg\n2'b01 : jpeg\n2'b10 : hd\n2'b11 : mpeg\nColor space conversion(RGB2YUV):\n2'bx0: BT601\n2'bx1: BT709"
          },
          {
            "name": "WIN0_NO_OUTSTANDING",
            "bit_range": "9",
            "attr": "RW",
            "reset": "0x0",
            "description": "win0 AXI master read outstanding\n1'b0 : enable\n1'b1 : disable"
          },
          {
            "name": "WIN0_INTERLACE_READ",
            "bit_range": "8",
            "attr": "RW",
            "reset": "0x0",
            "description": "Win0 interlace read mode\n1'b0 : disable\n1'b1 : enable"
          },
          {
            "name": "WIN0_LB_MODE",
            "bit_range": "7:5",
            "attr": "RW",
            "reset": "0x2",
            "description": "win0 line buffer mode,calc by driver."
          },
          {
            "name": "WIN0_FMT_10",
            "bit_range": "4",
            "attr": "RW",
            "reset": "0x0",
            "description": "0: yuv 8bit fmt mode\n1: yuv 10bit fmt mode"
          },
          {
            "name": "WIN0_DATA_FMT",
            "bit_range": "3:1",
            "attr": "RW",
            "reset": "0x0",
            "description": "vld_reg\n4'b0000 : ARGB888\n4'b0001 : RGB888\n4'b0010 : RGB565\n4'b0100 : YcbCr420\n4'b0101 : YcbCr422\n4'b0110 : YcbCr444\n4'b1000:  YCrYCb422\n4'b1001:  YCrYCb420\n4'b1010:  CrYCbY422\n4'b1011:  CrYCbY420"
          },
          {
            "name": "WIN0_EN",
            "bit_range": "0",
            "attr": "RW",
            "reset": "0x0",
            "description": "1'b0 : disable\n1'b1 : enable"
          }
        ],
        "description": "Win0 ctrl register0"
      },
      {
        "type": "register",
        "name": "VOPB_WIN0_CTRL1",
        "offset": "0x0034",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "WIN0_CBR_VSD_MODE",
            "bit_range": "31",
            "attr": "RW",
            "reset": "0x0",
            "description": "win0 vertical scaler down mode select\n1'b0 : bilinear\n1'b1 : average"
          },
          {
            "name": "WIN0_CBR_VSU_MODE",
            "bit_range": "30",
            "attr": "RW",
            "reset": "0x0",
            "description": "win0 vertical scaler down mode select\n1'b0 : bilinear\n1'b1 : bicubic"
          },
          {
            "name": "WIN0_CBR_HSD_MODE",
            "bit_range": "29:28",
            "attr": "RW",
            "reset": "0x0",
            "description": "win0 horizontal scaler down mode select\n2'b00 : bilinear\n2'b01 : bicubic\n2'b10 : average"
          },
          {
            "name": "WIN0_CBR_VER_SCL_MODE",
            "bit_range": "27:26",
            "attr": "RW",
            "reset": "0x0",
            "description": "2'b00 : no scale\n2'b01 : scale up\n2'b10 : scale down\n2'b11 : no scale"
          },
          {
            "name": "WIN0_CBR_HOR_SCL_MODE",
            "bit_range": "25:24",
            "attr": "RW",
            "reset": "0x0",
            "description": "2'b00 : no scale\n2'b01 : scale up\n2'b10 : scale down\n2'b11 : no scale"
          },
          {
            "name": "WIN0_YRGB_VSD_MODE",
            "bit_range": "23",
            "attr": "RW",
            "reset": "0x0",
            "description": "win0 vertical scaler down mode select\n1'b0 : bilinear\n1'b1 : average"
          },
          {
            "name": "WIN0_YRGB_VSU_MODE",
            "bit_range": "22",
            "attr": "RW",
            "reset": "0x0",
            "description": "win0 vertical scaler down mode select\n1'b0 : bilinear\n1'b1 : bicubic"
          },
          {
            "name": "WIN0_YRGB_HSD_MODE",
            "bit_range": "21:20",
            "attr": "RW",
            "reset": "0x0",
            "description": "win0 horizontal scaler down mode select\n2'b00 : bilinear\n2'b01 : average"
          },
          {
            "name": "WIN0_YRGB_VER_SCL_MODE",
            "bit_range": "19:18",
            "attr": "RW",
            "reset": "0x0",
            "description": "2'b00 : no scale\n2'b01 : scale up\n2'b10 : scale down\n2'b11 : no scale"
          },
          {
            "name": "WIN0_YRGB_HOR_SCL_MODE",
            "bit_range": "17:16",
            "attr": "RW",
            "reset": "0x0",
            "description": "2'b00 : no scale\n2'b01 : scale up\n2'b10 : scale down\n2'b11 : no scale"
          },
          {
            "name": "WIN0_LINE_LOAD_MODE",
            "bit_range": "15",
            "attr": "RW",
            "reset": "0x0",
            "description": "when yuv fmt,\n1'b0: load data by axi trans\n1'b1: load data by lines"
          },
          {
            "name": "WIN0_CBR_AXI_GATHER_NUM",
            "bit_range": "14:12",
            "attr": "RW",
            "reset": "0x0",
            "description": "win0 axi cbr data transfer gather number"
          },
          {
            "name": "WIN0_YRGB_AXI_GATHER_NUM",
            "bit_range": "11:8",
            "attr": "RW",
            "reset": "0x0",
            "description": "win0 axi yrgb data transfer gather number"
          },
          {
            "name": "WIN0_VSD_CBR_GT2",
            "bit_range": "7",
            "attr": "RW",
            "reset": "0x0",
            "description": "cbr_src/cbr_dst >= 2"
          },
          {
            "name": "WIN0_VSD_CBR_GT4",
            "bit_range": "6",
            "attr": "RW",
            "reset": "0x0",
            "description": "cbr_src/cbr_dst >= 4"
          },
          {
            "name": "WIN0_VSD_YRGB_GT2",
            "bit_range": "5",
            "attr": "RW",
            "reset": "0x0",
            "description": "yrgb_src/yrgb_dst >= 2"
          },
          {
            "name": "WIN0_VSD_YRGB_GT4",
            "bit_range": "4",
            "attr": "RW",
            "reset": "0x0",
            "description": "yrgb_src/yrgb_dst >= 4"
          },
          {
            "name": "WIN0_BIC_COE_SEL",
            "bit_range": "3:2",
            "attr": "RW",
            "reset": "0x0",
            "description": "2'b00 : PRECISE\n2'b01 : SPLINE\n2'b10 : CATROM\n2'b11 : MITCHELL"
          },
          {
            "name": "WIN0_CBR_AXI_GATHER_EN",
            "bit_range": "1",
            "attr": "RW",
            "reset": "0x0",
            "description": "win0 axi bus cbr data gather transfer enable"
          },
          {
            "name": "WIN0_YRGB_AXI_GATHER_EN",
            "bit_range": "0",
            "attr": "RW",
            "reset": "0x0",
            "description": "win0 axi bus yrgb data gather transfer enable"
          }
        ],
        "description": "Win0 ctrl register1"
      },
      {
        "type": "register",
        "name": "VOPB_WIN0_COLOR_KEY",
        "offset": "0x0038",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "WIN0_KEY_EN",
            "bit_range": "31",
            "attr": "RW",
            "reset": "0x0",
            "description": "Win0 transparency color key enable\n1'b0 : disable;\n1'b1 : enable;"
          },
          {
            "name": "RESERVED",
            "bit_range": "30:24",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "WIN0_KEY_COLOR",
            "bit_range": "23:0",
            "attr": "RW",
            "reset": "0x000000",
            "description": "Win0 key color\n24 bit RGB888"
          }
        ],
        "description": "Win0 color key register"
      },
      {
        "type": "register",
        "name": "VOPB_WIN0_VIR",
        "offset": "0x003c",
        "size": "W",
        "reset": "0x01400140",
        "bit_ranges": [
          {
            "name": "WIN0_VIR_STRIDE_UV",
            "bit_range": "31:16",
            "attr": "RW",
            "reset": "0x0140",
            "description": "Number of words of Win0 uv Virtual width"
          },
          {
            "name": "WIN0_VIR_STRIDE",
            "bit_range": "15:0",
            "attr": "RW",
            "reset": "0x0140",
            "description": "Win0 Virtual stride\nNumber of words of Win0 yrgb Virtual width\nARGB888 : win0_vir_width\nRGB888 : (win0_vir_width*3/4) + (win0_vir_width%3)\nRGB565 : ceil(win0_vir_width/2)\nYUV : ceil(win0_vir_width/4)"
          }
        ],
        "description": "Win0 virtual stride"
      },
      {
        "type": "register",
        "name": "VOPB_WIN0_YRGB_MST",
        "offset": "0x0040",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "WIN0_YRGB_MST",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "win0 YRGB frame buffer memory start address"
          }
        ],
        "description": "Win0 YRGB memory start address"
      },
      {
        "type": "register",
        "name": "VOPB_WIN0_CBR_MST",
        "offset": "0x0044",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "WIN0_CBR_MST",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "win0 CBR frame buffer memory start address"
          }
        ],
        "description": "Win0 Cbr memory start address"
      },
      {
        "type": "register",
        "name": "VOPB_WIN0_ACT_INFO",
        "offset": "0x0048",
        "size": "W",
        "reset": "0x00ef013f",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:29",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "WIN0_ACT_HEIGHT",
            "bit_range": "28:16",
            "attr": "RW",
            "reset": "0x00ef",
            "description": "Win0 active(original) window height\nwin_act_height = (win0 vertical size -1)"
          },
          {
            "name": "RESERVED",
            "bit_range": "15:13",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "WIN0_ACT_WIDTH",
            "bit_range": "12:0",
            "attr": "RW",
            "reset": "0x013f",
            "description": "Win0 active(original) window width\nwin_act_width = (win0 horizontial size -1)"
          }
        ],
        "description": "Win0 active window width/height"
      },
      {
        "type": "register",
        "name": "VOPB_WIN0_DSP_INFO",
        "offset": "0x004c",
        "size": "W",
        "reset": "0x00ef013f",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:28",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "WIN0_DSP_HEIGHT",
            "bit_range": "27:16",
            "attr": "RW",
            "reset": "0x0ef",
            "description": "Win0 display window height\nwin0_dsp_height = (win0 vertical size -1)"
          },
          {
            "name": "RESERVED",
            "bit_range": "15:12",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "WIN0_DSP_WIDTH",
            "bit_range": "11:0",
            "attr": "RW",
            "reset": "0x13f",
            "description": "Win0 display window width\nwin0_dsp_width = (win0 horizontial size -1)"
          }
        ],
        "description": "Win0 display width/height on panel"
      },
      {
        "type": "register",
        "name": "VOPB_WIN0_DSP_ST",
        "offset": "0x0050",
        "size": "W",
        "reset": "0x000a000a",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:29",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "WIN0_DSP_YST",
            "bit_range": "28:16",
            "attr": "RW",
            "reset": "0x000a",
            "description": "Win0 vertical start point(y) of the Panel scanning"
          },
          {
            "name": "RESERVED",
            "bit_range": "15:13",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "WIN0_DSP_XST",
            "bit_range": "12:0",
            "attr": "RW",
            "reset": "0x000a",
            "description": "Win0 horizontal start point(x) of the Panel scanning"
          }
        ],
        "description": "Win0 display start point on panel"
      },
      {
        "type": "register",
        "name": "VOPB_WIN0_SCL_FACTOR_YRGB",
        "offset": "0x0054",
        "size": "W",
        "reset": "0x10001000",
        "bit_ranges": [
          {
            "name": "WIN0_VS_FACTOR_YRGB",
            "bit_range": "31:16",
            "attr": "RW",
            "reset": "0x1000",
            "description": "Win0 YRGB vertical scaling factor:\nfactor=((LCDC_WIN0_ACT_INFO[31:16])\n/(LCDC_WIN0_DSP_INFO[31:16]))*2^12"
          },
          {
            "name": "WIN0_HS_FACTOR_YRGB",
            "bit_range": "15:0",
            "attr": "RW",
            "reset": "0x1000",
            "description": "Win0 YRGB horizontal scaling factor:\nfactor=((LCDC_WIN0_ACT_INFO[15:0])\n/(LCDC_WIN0_DSP_INFO[15:0]))*2^12"
          }
        ],
        "description": "Win0 YRGB scaling factor"
      },
      {
        "type": "register",
        "name": "VOPB_WIN0_SCL_FACTOR_CBR",
        "offset": "0x0058",
        "size": "W",
        "reset": "0x10001000",
        "bit_ranges": [
          {
            "name": "WIN0_VS_FACTOR_CBR",
            "bit_range": "31:16",
            "attr": "RW",
            "reset": "0x1000",
            "description": "Win0 CBR vertical scaling factor:\nYCbCr420:\nfactor=((LCDC_WIN0_ACT_INFO[31:16]/ 2)\n/(LCDC_WIN0_DSP_INFO[31:16] ))*2^12\nYCbCr422,YCbCr444:\nfactor=((LCDC_WIN0_ACT_INFO[31:16])\n/(LCDC_WIN0_DSP_INFO[31:16] ))*2^12"
          },
          {
            "name": "WIN0_HS_FACTOR_CBR",
            "bit_range": "15:0",
            "attr": "RW",
            "reset": "0x1000",
            "description": "Win0 CBR horizontal scaling factor:\nYCbCr422,YCbCr420:\nfactor=((LCDC_WIN0_ACT_INFO[15:0]/2)\n/(LCDC_WIN0_DSP_INFO[15:0]))*2^12\nYCbCr444:\nfactor=((LCDC_WIN0_ACT_INFO[15:0])\n/(LCDC_WIN0_DSP_INFO[15:0]))*2^12"
          }
        ],
        "description": "Win0 Cbr scaling factor"
      },
      {
        "type": "register",
        "name": "VOPB_WIN0_SCL_OFFSET",
        "offset": "0x005c",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "WIN0_VS_OFFSET_CBR",
            "bit_range": "31:24",
            "attr": "RW",
            "reset": "0x00",
            "description": "Cbr Vertical scaling start point offset\n(0x00~0xff)/0x100 = 0~0.99"
          },
          {
            "name": "WIN0_VS_OFFSET_YRGB",
            "bit_range": "23:16",
            "attr": "RW",
            "reset": "0x00",
            "description": "Y Vertical scaling start point offset\n(0x00~0xff)/0x100 = 0~0.99"
          },
          {
            "name": "WIN0_HS_OFFSET_CBR",
            "bit_range": "15:8",
            "attr": "RW",
            "reset": "0x00",
            "description": "Cbr Horizontal scaling start point offset\n(0x00~0xff)/0x100 = 0~0.99"
          },
          {
            "name": "WIN0_HS_OFFSET_YRGB",
            "bit_range": "7:0",
            "attr": "RW",
            "reset": "0x00",
            "description": "Y Horizontal scaling start point offset\n(0x00~0xff)/0x100 = 0~0.99"
          }
        ],
        "description": "Win0 scaling start point offset"
      },
      {
        "type": "register",
        "name": "VOPB_WIN0_SRC_ALPHA_CTRL",
        "offset": "0x0060",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "WIN0_FADING_VALUE",
            "bit_range": "31:24",
            "attr": "RW",
            "reset": "0x00",
            "description": "win0 fading value ,8bits"
          },
          {
            "name": "WIN0_SRC_GLOBAL_ALPHA",
            "bit_range": "23:16",
            "attr": "RW",
            "reset": "0x00",
            "description": "src global alpha"
          },
          {
            "name": "RESERVED",
            "bit_range": "15:9",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "WIN0_SRC_FACTOR_MODE",
            "bit_range": "8:6",
            "attr": "RW",
            "reset": "0x0",
            "description": "src factor mode"
          },
          {
            "name": "WIN0_SRC_ALPHA_CAL_MODE",
            "bit_range": "5",
            "attr": "RW",
            "reset": "0x0",
            "description": "src alpha calc mode"
          },
          {
            "name": "WIN0_SRC_BLEND_MODE",
            "bit_range": "4:3",
            "attr": "RW",
            "reset": "0x0",
            "description": "src blend mode"
          },
          {
            "name": "WIN0_SRC_ALPHA_MODE",
            "bit_range": "2",
            "attr": "RW",
            "reset": "0x0",
            "description": "src alpha mode"
          },
          {
            "name": "WIN0_SRC_COLOR_MODE",
            "bit_range": "1",
            "attr": "RW",
            "reset": "0x0",
            "description": "src color mode"
          },
          {
            "name": "WIN0_SRC_ALPHA_EN",
            "bit_range": "0",
            "attr": "RW",
            "reset": "0x0",
            "description": "src alpha en"
          }
        ],
        "description": "Win0 alpha source control register"
      },
      {
        "type": "register",
        "name": "VOPB_WIN0_DST_ALPHA_CTRL",
        "offset": "0x0064",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:9",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "WIN0_DST_FACTOR_MODE",
            "bit_range": "8:6",
            "attr": "RW",
            "reset": "0x0",
            "description": "dst factor mode"
          },
          {
            "name": "WIN0_DST_M0_RESERVED",
            "bit_range": "5:0",
            "attr": "RW",
            "reset": "0x00",
            "description": "reserved"
          }
        ],
        "description": "Win0 alpha destination control register"
      },
      {
        "type": "register",
        "name": "VOPB_WIN0_FADING_CTRL",
        "offset": "0 x0068",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:25",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "LAYER0_FADING_EN",
            "bit_range": "24",
            "attr": "RW",
            "reset": "0x0",
            "description": "fading enable"
          },
          {
            "name": "LAYER0_FADING_OFFSET_B",
            "bit_range": "23:16",
            "attr": "RW",
            "reset": "0x00",
            "description": "fading offset blue value"
          },
          {
            "name": "LAYER0_FADING_OFFSET_G",
            "bit_range": "15:8",
            "attr": "RW",
            "reset": "0x00",
            "description": "fading offset green value"
          },
          {
            "name": "LAYER0_FADING_OFFSET_R",
            "bit_range": "7:0",
            "attr": "RW",
            "reset": "0x00",
            "description": "fading offset red value"
          }
        ],
        "description": "Win0 fading contrl register"
      },
      {
        "type": "register",
        "name": "VOPB_WIN0_CTRL2",
        "offset": "0x006c",
        "size": "W",
        "reset": "0x00000021",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:8",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "WIN_RID_WIN0_CBR",
            "bit_range": "7:4",
            "attr": "RW",
            "reset": "0x2",
            "description": "axi read id of win0 cbr channel"
          },
          {
            "name": "WIN_RID_WIN0_YRGB",
            "bit_range": "3:0",
            "attr": "RW",
            "reset": "0x1",
            "description": "axi read id of win0 yrgb channel"
          }
        ],
        "description": "Win0 ctrl register2"
      },
      {
        "type": "register",
        "name": "VOPB_WIN1_CTRL0",
        "offset": "0x0070",
        "size": "W",
        "reset": "0x3a000040",
        "bit_ranges": [
          {
            "name": "WIN1_DMA_BURST_LENGTH",
            "bit_range": "31:30",
            "attr": "RW",
            "reset": "0x0",
            "description": "WIN1 DMA read Burst length\n2'b00 : burst16 (burst 15 in rgb888 pack mode)\n2'b01 : burst8 (burst 12 in rgb888 pack mode)\n2'b10 : burst4 (burst 6 in rgb888 pack mode)\n2'b11 : reserved"
          },
          {
            "name": "WIN1_AXI_MAX_OUTSTANDING_NUM",
            "bit_range": "29:25",
            "attr": "RW",
            "reset": "0x1d",
            "description": "win1 out standing max number"
          },
          {
            "name": "WIN1_AXI_MAX_OUTSTANDING_EN",
            "bit_range": "24",
            "attr": "RW",
            "reset": "0x0",
            "description": "1'b0 : disable\n1'b1 : enable"
          },
          {
            "name": "RESERVED",
            "bit_range": "23",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "WIN1_Y_MIR_EN",
            "bit_range": "22",
            "attr": "RW",
            "reset": "0x0",
            "description": "1'b0 : no y_mirror\n1'b1 : y_mirror"
          },
          {
            "name": "WIN1_X_MIR_EN",
            "bit_range": "21",
            "attr": "RW",
            "reset": "0x0",
            "description": "1'b0 : no x_mirror\n1'b1 : x_mirror"
          },
          {
            "name": "WIN1_YUV_CLIP",
            "bit_range": "20",
            "attr": "RW",
            "reset": "0x0",
            "description": "YCrCb clip\n1'b0 : disable, YCbCr no clip\n1'b1 : enable, YCbCr clip before YCbCr2RGB\n*Y clip: 16~235, CbCr clip: 16~239"
          },
          {
            "name": "WIN1_CBR_DEFLICK",
            "bit_range": "19",
            "attr": "RW",
            "reset": "0x0",
            "description": "Win1 Cbr deflick mode\n1'b0 : disable\n1'b1 : enable"
          },
          {
            "name": "WIN1_YRGB_DEFLICK",
            "bit_range": "18",
            "attr": "RW",
            "reset": "0x0",
            "description": "win1 YRGB deflick mode\n1'b0 : disable\n1'b1 : enable"
          },
          {
            "name": "WIN1_YUYV",
            "bit_range": "17",
            "attr": "RW",
            "reset": "0x0",
            "description": "win1_data_fmt[3]"
          },
          {
            "name": "WIN1_HW_PRE_MUL_EN",
            "bit_range": "16",
            "attr": "RW",
            "reset": "0x0",
            "description": "1'b0: no hardware pre multiply mode\n1'b1: hardware pre multiply mode"
          },
          {
            "name": "WIN1_UV_SWAP",
            "bit_range": "15",
            "attr": "RW",
            "reset": "0x0",
            "description": "Win1 CbCr swap\n1'b0 : CrCb\n1'b1 : CbCr"
          },
          {
            "name": "WIN1_MID_SWAP",
            "bit_range": "14",
            "attr": "RW",
            "reset": "0x0",
            "description": "Win1 Y middle 8-bit swap\n1'b0 : Y3Y2Y1Y0\n1'b1 : Y3Y1Y2Y0"
          },
          {
            "name": "WIN1_ALPHA_SWAP",
            "bit_range": "13",
            "attr": "RW",
            "reset": "0x0",
            "description": "win1 alpha swap\n1'b0 : ARGB\n1'b1 : RGBA"
          },
          {
            "name": "WIN1_RB_SWAP",
            "bit_range": "12",
            "attr": "RW",
            "reset": "0x0",
            "description": "win1 RGB RED and BLUE swap\n1'b0 : RGB\n1'b1 : BGR"
          },
          {
            "name": "WIN1_CSC_MODE",
            "bit_range": "11:10",
            "attr": "RW",
            "reset": "0x0",
            "description": "Win1 YUV2RGB  or RGB2YUV\nColor space conversion(YUV2RGB):\n2'b00 : mpeg\n2'b01 : jpeg\n2'b10 : hd\n2'b11 : mpeg\nColor space conversion(RGB2YUV):\n2'bx0: BT601\n2'bx1: BT709"
          },
          {
            "name": "WIN1_NO_OUTSTANDING",
            "bit_range": "9",
            "attr": "RW",
            "reset": "0x0",
            "description": "win1 AXI master read outstanding\n1'b0 : enable\n1'b1 : disable"
          },
          {
            "name": "WIN1_INTERLACE_READ",
            "bit_range": "8",
            "attr": "RW",
            "reset": "0x0",
            "description": "Win1 interlace read mode\n1'b0 : disable\n1'b1 : enable"
          },
          {
            "name": "WIN1_LB_MODE",
            "bit_range": "7:5",
            "attr": "RW",
            "reset": "0x2",
            "description": "win1 line buffer mode,calc by driver."
          },
          {
            "name": "WIN1_FMT_10",
            "bit_range": "4",
            "attr": "RW",
            "reset": "0x0",
            "description": "1'b0: yuv 8bit fmt mode\n1'b1: yuv 10bit fmt mode"
          },
          {
            "name": "WIN1_DATA_FMT",
            "bit_range": "3:1",
            "attr": "RW",
            "reset": "0x0",
            "description": "3'b000 : ARGB888\n3'b001 : RGB888\n3'b010 : RGB565\n3'b100 : YcbCr420\n3'b101 : YcbCr422\n3'b110 : YcbCr444"
          },
          {
            "name": "WIN1_EN",
            "bit_range": "0",
            "attr": "RW",
            "reset": "0x0",
            "description": "1'b0 : disable\n1'b1 : enable"
          }
        ],
        "description": "Win1 ctrl register0"
      },
      {
        "type": "register",
        "name": "VOPB_WIN1_CTRL1",
        "offset": "0x0074",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "WIN1_CBR_VSD_MODE",
            "bit_range": "31",
            "attr": "RW",
            "reset": "0x0",
            "description": "win1 vertical scaler down mode select\n1'b0 : bilinear\n1'b1 : average"
          },
          {
            "name": "WIN1_CBR_VSU_MODE",
            "bit_range": "30",
            "attr": "RW",
            "reset": "0x0",
            "description": "win1 vertical scaler up mode select\n1'b0 : bilinear\n1'b1 : bicubic"
          },
          {
            "name": "WIN1_CBR_HSD_MODE",
            "bit_range": "29:28",
            "attr": "RW",
            "reset": "0x0",
            "description": "win1 horizontal scaler down mode select\n2'b00 : bilinear\n2'b01 : bicubic\n2'b10 : average"
          },
          {
            "name": "WIN1_CBR_VER_SCL_MODE",
            "bit_range": "27:26",
            "attr": "RW",
            "reset": "0x0",
            "description": "2'b00 : no scale\n2'b01 : scale up\n2'b10 : scale down\n2'b11 : no scale"
          },
          {
            "name": "WIN1_CBR_HOR_SCL_MODE",
            "bit_range": "25:24",
            "attr": "RW",
            "reset": "0x0",
            "description": "2'b00 : no scale\n2'b01 : scale up\n2'b10 : scale down\n2'b11 : no scale"
          },
          {
            "name": "WIN1_YRGB_VSD_MODE",
            "bit_range": "23",
            "attr": "RW",
            "reset": "0x0",
            "description": "win1 vertical scaler down mode select\n1'b0 : bilinear\n1'b1 : average"
          },
          {
            "name": "WIN1_YRGB_VSU_MODE",
            "bit_range": "22",
            "attr": "RW",
            "reset": "0x0",
            "description": "win1 vertical scaler up mode select\n1'b0 : bilinear\n1'b1 : bicubic"
          },
          {
            "name": "WIN1_YRGB_HSD_MODE",
            "bit_range": "21:20",
            "attr": "RW",
            "reset": "0x0",
            "description": "win1 horizontal scaler down mode select\n2'b00 : bilinear\n2'b01 : average"
          },
          {
            "name": "WIN1_YRGB_VER_SCL_MODE",
            "bit_range": "19:18",
            "attr": "RW",
            "reset": "0x0",
            "description": "2'b00 : no scale\n2'b01 : scale up\n2'b10 : scale down\n2'b11 : no scale"
          },
          {
            "name": "WIN1_YRGB_HOR_SCL_MODE",
            "bit_range": "17:16",
            "attr": "RW",
            "reset": "0x0",
            "description": "2'b00 : no scale\n2'b01 : scale up\n2'b10 : scale down\n2'b11 : no scale"
          },
          {
            "name": "WIN1_LINE_LOAD_MODE",
            "bit_range": "15",
            "attr": "RW",
            "reset": "0x0",
            "description": "when yuv fmt,\n1'b0: load data by pixels\n1'b1: load data by lines"
          },
          {
            "name": "WIN1_CBR_AXI_GATHER_NUM",
            "bit_range": "14:12",
            "attr": "RW",
            "reset": "0x0",
            "description": "win1 axi cbr data transfer gather number"
          },
          {
            "name": "WIN1_YRGB_AXI_GATHER_NUM",
            "bit_range": "11:8",
            "attr": "RW",
            "reset": "0x0",
            "description": "win1 axi yrgb data transfer gather number"
          },
          {
            "name": "WIN1_VSD_CBR_GT2",
            "bit_range": "7",
            "attr": "RW",
            "reset": "0x0",
            "description": "cbr_src/cbr_dst >= 2"
          },
          {
            "name": "WIN1_VSD_CBR_GT4",
            "bit_range": "6",
            "attr": "RW",
            "reset": "0x0",
            "description": "cbr_src/cbr_dst >= 4"
          },
          {
            "name": "WIN1_VSD_YRGB_GT2",
            "bit_range": "5",
            "attr": "RW",
            "reset": "0x0",
            "description": "yrgb_src/yrgb_dst >= 2"
          },
          {
            "name": "WIN1_VSD_YRGB_GT4",
            "bit_range": "4",
            "attr": "RW",
            "reset": "0x0",
            "description": "yrgb_src/yrgb_dst >= 4"
          },
          {
            "name": "WIN1_BIC_COE_SEL",
            "bit_range": "3:2",
            "attr": "RW",
            "reset": "0x0",
            "description": "2'b00 : PRECISE\n2'b01 : SPLINE\n2'b10 : CATROM\n2'b11 : MITCHELL"
          },
          {
            "name": "WIN1_CBR_AXI_GATHER_EN",
            "bit_range": "1",
            "attr": "RW",
            "reset": "0x0",
            "description": "win1 cbr axi bus gather enable"
          },
          {
            "name": "WIN1_YRGB_AXI_GATHER_EN",
            "bit_range": "0",
            "attr": "RW",
            "reset": "0x0",
            "description": "win1 yrgb axi bus gather enable"
          }
        ],
        "description": "Win1 ctrl register1"
      },
      {
        "type": "register",
        "name": "VOPB_WIN1_COLOR_KEY",
        "offset": "0x0078",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "WIN1_KEY_EN",
            "bit_range": "31",
            "attr": "RW",
            "reset": "0x0",
            "description": "Win1 transparency color key enable\n1'b0 : disable;\n1'b1 : enable;"
          },
          {
            "name": "RESERVED",
            "bit_range": "30:24",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "WIN1_KEY_COLOR",
            "bit_range": "23:0",
            "attr": "RW",
            "reset": "0x000000",
            "description": "Win1 key color\n24 bit RGB888"
          }
        ],
        "description": "Win1 color key register"
      },
      {
        "type": "register",
        "name": "VOPB_WIN1_VIR",
        "offset": "0x007c",
        "size": "W",
        "reset": "0x01400140",
        "bit_ranges": [
          {
            "name": "WIN1_VIR_STRIDE_UV",
            "bit_range": "31:16",
            "attr": "RW",
            "reset": "0x0140",
            "description": "Number of words of Win1 uv Virtual width"
          },
          {
            "name": "WIN1_VIR_STRIDE",
            "bit_range": "15:0",
            "attr": "RW",
            "reset": "0x0140",
            "description": "Win1 Virtual stride\nNumber of words of Win1 yrgb Virtual width\nARGB888 : win1_vir_width\nRGB888 : (win1_vir_width*3/4) + (win1_vir_width%3)\nRGB565 : ceil(win1_vir_width/2)\nYUV : ceil(win1_vir_width/4)"
          }
        ],
        "description": "win1 virtual stride"
      },
      {
        "type": "register",
        "name": "VOPB_WIN1_YRGB_MST",
        "offset": "0x0080",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "WIN1_YRGB_MST",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "win1 YRGB frame buffer memory start address"
          }
        ],
        "description": "Win1 YRGB memory start address"
      },
      {
        "type": "register",
        "name": "VOPB_WIN1_CBR_MST",
        "offset": "0x0084",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "WIN1_CBR_MST",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "win1 CBR frame buffer memory start address"
          }
        ],
        "description": "Win1 Cbr memory start address"
      },
      {
        "type": "register",
        "name": "VOPB_WIN1_ACT_INFO",
        "offset": "0x0088",
        "size": "W",
        "reset": "0x00ef013f",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:29",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "WIN1_ACT_HEIGHT",
            "bit_range": "28:16",
            "attr": "RW",
            "reset": "0x00ef",
            "description": "Win1 active(original) window height\nwin_act_height = (win1 vertical size -1)"
          },
          {
            "name": "RESERVED",
            "bit_range": "15:13",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "WIN1_ACT_WIDTH",
            "bit_range": "12:0",
            "attr": "RW",
            "reset": "0x013f",
            "description": "Win1 active(original) window width\nwin_act_width = (win1 horizontial size -1)"
          }
        ],
        "description": "Win1 active window width/height"
      },
      {
        "type": "register",
        "name": "VOPB_WIN1_DSP_INFO",
        "offset": "0x008c",
        "size": "W",
        "reset": "0x00ef013f",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:28",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "WIN1_DSP_HEIGHT",
            "bit_range": "27:16",
            "attr": "RW",
            "reset": "0x0ef",
            "description": "Win1 display window height\nwin1_dsp_height = (win1 vertical size -1)"
          },
          {
            "name": "RESERVED",
            "bit_range": "15:12",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "WIN1_DSP_WIDTH",
            "bit_range": "11:0",
            "attr": "RW",
            "reset": "0x13f",
            "description": "Win1 display window width\nwin1_dsp_width = (win1 horizontial size -1)"
          }
        ],
        "description": "Win1 display width/height on panel"
      },
      {
        "type": "register",
        "name": "VOPB_WIN1_DSP_ST",
        "offset": "0x0090",
        "size": "W",
        "reset": "0x000a000a",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:29",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "WIN1_DSP_YST",
            "bit_range": "28:16",
            "attr": "RW",
            "reset": "0x000a",
            "description": "Win1 vertical start point(y) of the Panel scanning"
          },
          {
            "name": "RESERVED",
            "bit_range": "15:13",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "WIN1_DSP_XST",
            "bit_range": "12:0",
            "attr": "RW",
            "reset": "0x000a",
            "description": "Win1 horizontal start point(x) of the Panel scanning"
          }
        ],
        "description": "Win1 display start point on panel"
      },
      {
        "type": "register",
        "name": "VOPB_WIN1_SCL_FACTOR_YRGB",
        "offset": "0x0094",
        "size": "W",
        "reset": "0x10001000",
        "bit_ranges": [
          {
            "name": "WIN1_VS_FACTOR_YRGB",
            "bit_range": "31:16",
            "attr": "RW",
            "reset": "0x1000",
            "description": "Win1 YRGB vertical scaling factor:\nfactor=((LCDC_WIN1_ACT_INFO[31:16])\n/(LCDC_WIN1_DSP_INFO[31:16]))*2^12"
          },
          {
            "name": "WIN1_HS_FACTOR_YRGB",
            "bit_range": "15:0",
            "attr": "RW",
            "reset": "0x1000",
            "description": "Win1 YRGB horizontal scaling factor:\nfactor=((LCDC_WIN1_ACT_INFO[15:0])\n/(LCDC_WIN1_DSP_INFO[15:0]))*2^12"
          }
        ],
        "description": "Win1 YRGB scaling factor"
      },
      {
        "type": "register",
        "name": "VOPB_WIN1_SCL_FACTOR_CBR",
        "offset": "0x0098",
        "size": "W",
        "reset": "0x10001000",
        "bit_ranges": [
          {
            "name": "WIN1_VS_FACTOR_CBR",
            "bit_range": "31:16",
            "attr": "RW",
            "reset": "0x1000",
            "description": "Win1 CBR vertical scaling factor:\nYCbCr420:\nfactor=((LCDC_WIN1_ACT_INFO[31:16]/ 2)\n/(LCDC_WIN1_DSP_INFO[31:16] ))*2^12\nYCbCr422,YCbCr444:\nfactor=((LCDC_WIN1_ACT_INFO[31:16])\n/(LCDC_WIN1_DSP_INFO[31:16] ))*2^12"
          },
          {
            "name": "WIN1_HS_FACTOR_CBR",
            "bit_range": "15:0",
            "attr": "RW",
            "reset": "0x1000",
            "description": "Win1 Cbr horizontal scaling factor:\nYCbCr422,YCbCr420:\nfactor=((LCDC_WIN1_ACT_INFO[15:0]/2)\n/(LCDC_WIN1_DSP_INFO[15:0]))*2^12\nYCbCr444:\nfactor=((LCDC_WIN1_ACT_INFO[15:0])\n/(LCDC_WIN1_DSP_INFO[15:0]))*2^12"
          }
        ],
        "description": "Win1 Cbr scaling factor"
      },
      {
        "type": "register",
        "name": "VOPB_WIN1_SCL_OFFSET",
        "offset": "0x009c",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "WIN1_VS_OFFSET_CBR",
            "bit_range": "31:24",
            "attr": "RW",
            "reset": "0x00",
            "description": "Cbr Vertical scaling start point offset\n(0x00~0xff)/0x100 = 0~0.99"
          },
          {
            "name": "WIN1_VS_OFFSET_YRGB",
            "bit_range": "23:16",
            "attr": "RW",
            "reset": "0x00",
            "description": "Y Vertical scaling start point offset\n(0x00~0xff)/0x100 = 0~0.99"
          },
          {
            "name": "WIN1_HS_OFFSET_CBR",
            "bit_range": "15:8",
            "attr": "RW",
            "reset": "0x00",
            "description": "Cbr Horizontal scaling start point offset\n(0x00~0xff)/0x100 = 0~0.99"
          },
          {
            "name": "WIN1_HS_OFFSET_YRGB",
            "bit_range": "7:0",
            "attr": "RW",
            "reset": "0x00",
            "description": "Y Horizontal scaling start point offset\n(0x00~0xff)/0x100 = 0~0.99"
          }
        ],
        "description": "Win1 scaling start point offset"
      },
      {
        "type": "register",
        "name": "VOPB_WIN1_SRC_ALPHA_CTRL",
        "offset": "0x00a0",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "WIN1_FADING_VALUE",
            "bit_range": "31:24",
            "attr": "RW",
            "reset": "0x00",
            "description": "fading value,8bit"
          },
          {
            "name": "WIN1_SRC_GLOBAL_ALPHA",
            "bit_range": "23:16",
            "attr": "RW",
            "reset": "0x00",
            "description": "src global alpha"
          },
          {
            "name": "RESERVED",
            "bit_range": "15:9",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "WIN1_SRC_FACTOR_MODE",
            "bit_range": "8:6",
            "attr": "RW",
            "reset": "0x0",
            "description": "src factor mode"
          },
          {
            "name": "WIN1_SRC_ALPHA_CAL_MODE",
            "bit_range": "5",
            "attr": "RW",
            "reset": "0x0",
            "description": "src alpha calc mode"
          },
          {
            "name": "WIN1_SRC_BLEND_MODE",
            "bit_range": "4:3",
            "attr": "RW",
            "reset": "0x0",
            "description": "src blend mode"
          },
          {
            "name": "WIN1_SRC_ALPHA_MODE",
            "bit_range": "2",
            "attr": "RW",
            "reset": "0x0",
            "description": "src alpha mode"
          },
          {
            "name": "WIN1_SRC_COLOR_MODE",
            "bit_range": "1",
            "attr": "RW",
            "reset": "0x0",
            "description": "src color mode"
          },
          {
            "name": "WIN1_SRC_ALPHA_EN",
            "bit_range": "0",
            "attr": "RW",
            "reset": "0x0",
            "description": "src alpha en"
          }
        ],
        "description": "Win1 alpha source control register"
      },
      {
        "type": "register",
        "name": "VOPB_WIN1_DST_ALPHA_CTRL",
        "offset": "0x00a4",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:9",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "WIN1_DST_FACTOR_M0",
            "bit_range": "8:6",
            "attr": "RW",
            "reset": "0x0",
            "description": "dst factor mode"
          },
          {
            "name": "WIN1_DSP_M0_RESERVED",
            "bit_range": "5:0",
            "attr": "RW",
            "reset": "0x00",
            "description": "reserved"
          }
        ],
        "description": "Win1 alpha destination control register"
      },
      {
        "type": "register",
        "name": "VOPB_WIN1_FADING_CTRL",
        "offset": "0 x00a8",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:25",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "WIN1_FADING_EN",
            "bit_range": "24",
            "attr": "RW",
            "reset": "0x0",
            "description": "fading enable"
          },
          {
            "name": "WIN1_FADING_OFFSET_B",
            "bit_range": "23:16",
            "attr": "RW",
            "reset": "0x00",
            "description": "fading offset blue value"
          },
          {
            "name": "WIN1_FADING_OFFSET_G",
            "bit_range": "15:8",
            "attr": "RW",
            "reset": "0x00",
            "description": "fading offset green value"
          },
          {
            "name": "WIN1_FADING_OFFSET_R",
            "bit_range": "7:0",
            "attr": "RW",
            "reset": "0x00",
            "description": "fading offset red value"
          }
        ],
        "description": "Win1 fading contrl register"
      },
      {
        "type": "register",
        "name": "VOPB_WIN1_CTRL2",
        "offset": "0x00ac",
        "size": "W",
        "reset": "0x00000043",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:8",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "WIN_RID_WIN1_CBR",
            "bit_range": "7:4",
            "attr": "RW",
            "reset": "0x4",
            "description": "axi read id of win1 cbr channel"
          },
          {
            "name": "WIN_RID_WIN1_YRGB",
            "bit_range": "3:0",
            "attr": "RW",
            "reset": "0x3",
            "description": "axi read id of win1 yrgb channel"
          }
        ],
        "description": "Win1 ctrl register2"
      },
      {
        "type": "register",
        "name": "VOPB_WIN2_CTRL0",
        "offset": "0x00b0",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "WIN2_ENDIAN_SWAP3",
            "bit_range": "31",
            "attr": "RW",
            "reset": "0x0",
            "description": "Win2 region3 8pp palette data Big-endian/ Little-endian select\n1'b0 : Big-endian\n1'b1 : Little-endian"
          },
          {
            "name": "WIN2_ALPHA_SWAP3",
            "bit_range": "30",
            "attr": "RW",
            "reset": "0x0",
            "description": "Win2 region3 RGB alpha swap\n1'b0 : ARGB\n1'b1 : RGBA"
          },
          {
            "name": "WIN2_RB_SWAP3",
            "bit_range": "29",
            "attr": "RW",
            "reset": "0x0",
            "description": "Win2 region3 RGB Red and Blue swap\n1'b0 : RGB\n1'b1 : BGR"
          },
          {
            "name": "WIN2_ENDIAN_SWAP2",
            "bit_range": "28",
            "attr": "RW",
            "reset": "0x0",
            "description": "Win2 region2 8pp palette data Big-endian/ Little-endian select\n1'b0 : Big-endian\n1'b1 : Little-endian"
          },
          {
            "name": "WIN2_ALPHA_SWAP2",
            "bit_range": "27",
            "attr": "RW",
            "reset": "0x0",
            "description": "Win2 region2 RGB alpha swap\n1'b0 : ARGB\n1'b1 : RGBA"
          },
          {
            "name": "WIN2_RB_SWAP2",
            "bit_range": "26",
            "attr": "RW",
            "reset": "0x0",
            "description": "Win2 region2 RGB Red and Blue swap\n1'b0 : RGB\n1'b1 : BGR"
          },
          {
            "name": "WIN2_ENDIAN_SWAP1",
            "bit_range": "25",
            "attr": "RW",
            "reset": "0x0",
            "description": "Win2 region1 8pp palette data Big-endian/ Little-endian select\n1'b0 : Big-endian\n1'b1 : Little-endian"
          },
          {
            "name": "WIN2_ALPHA_SWAP1",
            "bit_range": "24",
            "attr": "RW",
            "reset": "0x0",
            "description": "Win2 region1 RGB alpha swap\n1'b0 : ARGB\n1'b1 : RGBA"
          },
          {
            "name": "WIN2_RB_SWAP1",
            "bit_range": "23",
            "attr": "RW",
            "reset": "0x0",
            "description": "Win2 region1 RGB Red and Blue swap\n1'b0 : RGB\n1'b1 : BGR"
          },
          {
            "name": "WIN2_ENDIAN_SWAP0",
            "bit_range": "22",
            "attr": "RW",
            "reset": "0x0",
            "description": "Win2 region0 8pp palette data Big-endian/ Little-endian select\n1'b0 : Big-endian\n1'b1 : Little-endian"
          },
          {
            "name": "WIN2_ALPHA_SWAP0",
            "bit_range": "21",
            "attr": "RW",
            "reset": "0x0",
            "description": "Win2 region0 RGB alpha swap\n1'b0 : ARGB\n1'b1 : RGBA"
          },
          {
            "name": "WIN2_RB_SWAP0",
            "bit_range": "20",
            "attr": "RW",
            "reset": "0x0",
            "description": "Win2 region0 RGB Red and Blue swap\n1'b0 : RGB\n1'b1 : BGR"
          },
          {
            "name": "RESERVED",
            "bit_range": "19",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "WIN2_DATA_FMT3",
            "bit_range": "18:17",
            "attr": "RW",
            "reset": "0x0",
            "description": "Win2 region 3 data format\n2'b00 : ARGB888\n2'b01 : RGB888\n2'b10 : RGB565\n2'b11 :  8bpp"
          },
          {
            "name": "WIN2_MST3_EN",
            "bit_range": "16",
            "attr": "RW",
            "reset": "0x0",
            "description": "win2 master3 enable\n1'b0 : disable\n1'b1 : enable"
          },
          {
            "name": "RESERVED",
            "bit_range": "15",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "WIN2_DATA_FMT2",
            "bit_range": "14:13",
            "attr": "RW",
            "reset": "0x0",
            "description": "Win2 region 2 data format\n2'b00 : ARGB888\n2'b01 : RGB888\n2'b10 : RGB565\n2'b11 : 8bpp"
          },
          {
            "name": "WIN2_MST2_EN",
            "bit_range": "12",
            "attr": "RW",
            "reset": "0x0",
            "description": "win2 master2 enable\n1'b0 : disable\n1'b1 : enable"
          },
          {
            "name": "RESERVED",
            "bit_range": "11",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "WIN2_DATA_FMT1",
            "bit_range": "10:9",
            "attr": "RW",
            "reset": "0x0",
            "description": "Win2 region 1 data format\n2'b00 : ARGB888\n2'b01 : RGB888\n2'b10 : RGB565\n2'b11 : 8bpp"
          },
          {
            "name": "WIN2_MST1_EN",
            "bit_range": "8",
            "attr": "RW",
            "reset": "0x0",
            "description": "win2 master1 enable\n1'b0 : disable\n1'b1 : enable"
          },
          {
            "name": "RESERVED",
            "bit_range": "7",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "WIN2_DATA_FMT0",
            "bit_range": "6:5",
            "attr": "RW",
            "reset": "0x0",
            "description": "Win2 region 0 data format\n2'b00 : ARGB888\n2'b01 : RGB888\n2'b10 : RGB565\n2'b11 : 8bpp"
          },
          {
            "name": "WIN2_MST0_EN",
            "bit_range": "4",
            "attr": "RW",
            "reset": "0x0",
            "description": "win2 master0 enable\n1'b0 : disable\n1'b1 : enable"
          },
          {
            "name": "WIN2_CSC_MODE",
            "bit_range": "3:2",
            "attr": "RW",
            "reset": "0x0",
            "description": "Win2 RGB2YUV conversion mode\nColor space conversion:\n2'b00: BT601_L\n2'b01: BT709_L\n2'b10: BT601_F\n2'b11: BT2020"
          },
          {
            "name": "WIN2_INTERLACE_READ",
            "bit_range": "1",
            "attr": "RW",
            "reset": "0x0",
            "description": "Win2 interlace read mode\n1'b0 : disable\n1'b1 : enable"
          },
          {
            "name": "WIN2_EN",
            "bit_range": "0",
            "attr": "RW",
            "reset": "0x0",
            "description": "1'b0 : disable\n1'b1 : enable"
          }
        ],
        "description": "win2 ctrl register0"
      },
      {
        "type": "register",
        "name": "VOPB_WIN2_CTRL1",
        "offset": "0x00b4",
        "size": "W",
        "reset": "0x00501d00",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:24",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "WIN_RID_WIN2",
            "bit_range": "23:20",
            "attr": "RW",
            "reset": "0x5",
            "description": "axi read id of win2 channel"
          },
          {
            "name": "RESERVED",
            "bit_range": "19:17",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "WIN2_LUT_EN",
            "bit_range": "16",
            "attr": "RW",
            "reset": "0x0",
            "description": "Win2 LUT ram enable\n1'b0 : disable\n1'b1 : enable\n*This bit should be \"0\" when CPU updates the LUT, and should be\n\"1\"  when Win2 LUT mode enable."
          },
          {
            "name": "WIN2_Y_MIR_EN",
            "bit_range": "15",
            "attr": "RW",
            "reset": "0x0",
            "description": "1'b0 : no y_mirror\n1'b1 : y_mirror"
          },
          {
            "name": "WIN2_NO_OUTSTANDING",
            "bit_range": "14",
            "attr": "RW",
            "reset": "0x0",
            "description": "Win2 AXI master read outstanding\n1'b0 : enable\n1'b1 : disable"
          },
          {
            "name": "RESERVED",
            "bit_range": "13",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "WIN2_AXI_MAX_OUTSTANDING_NUM",
            "bit_range": "12:8",
            "attr": "RW",
            "reset": "0x1d",
            "description": "win2 axi max outstanding number"
          },
          {
            "name": "WIN2_AXI_GATHER_NUM",
            "bit_range": "7:4",
            "attr": "RW",
            "reset": "0x0",
            "description": "win2 axi gather transfer number"
          },
          {
            "name": "WIN2_DMA_BURST_LENGTH",
            "bit_range": "3:2",
            "attr": "RW",
            "reset": "0x0",
            "description": "WIN2 DMA read Burst length\n2'b00 : burst16 (burst 15 in rgb888 pack mode)\n2'b01 : burst8 (burst 12 in rgb888 pack mode)\n2'b10 : burst4 (burst 6 in rgb888 pack mode)\n2'b11 : reserved"
          },
          {
            "name": "WIN2_AXI_MAX_OUTSTANDING_EN",
            "bit_range": "1",
            "attr": "RW",
            "reset": "0x0",
            "description": "1'b0 : disable\n1'b1 : enable"
          },
          {
            "name": "WIN2_AXI_GATHER_EN",
            "bit_range": "0",
            "attr": "RW",
            "reset": "0x0",
            "description": "1'b0 : disable\n1'b1 : enable"
          }
        ],
        "description": "win2 ctrl register1"
      },
      {
        "type": "register",
        "name": "VOPB_WIN2_VIR0_1",
        "offset": "0x00b8",
        "size": "W",
        "reset": "0x01400140",
        "bit_ranges": [
          {
            "name": "WIN2_VIR_STRIDE1",
            "bit_range": "31:16",
            "attr": "RW",
            "reset": "0x0140",
            "description": "Win2 Virtual stride1\nNumber of words of Win2 Virtual1 width\nARGB888 : win2_vir_width1\nRGB888 : (win2_vir_width1 * 3/4) + (win2_vir_width1 % 3)\nRGB565 : ceil(win2_vir_width1 / 2)\n8BPP : ceil(win2_vir_width1 / 4)\n4BPP : ceil(win2_vir_width1 / 8)\n2BPP : ceil(win2_vir_width1 / 16)\n1BPP : ceil(win2_vir_width1 / 32)"
          },
          {
            "name": "WIN2_VIR_STRIDE0",
            "bit_range": "15:0",
            "attr": "RW",
            "reset": "0x0140",
            "description": "Win2 Virtual stride0\nNumber of words of Win2 Virtual0 width\nARGB888 : win2_vir_width0\nRGB888 : (win2_vir_width0 * 3/4) + (win2_vir_width0 % 3)\nRGB565 : ceil(win2_vir_width0 / 2)\n8BPP : ceil(win2_vir_width0 / 4)\n4BPP : ceil(win2_vir_width0 / 8)\n2BPP : ceil(win2_vir_width0 / 16)\n1BPP : ceil(win2_vir_width0 / 32)"
          }
        ],
        "description": "Win2 virtual stride0 and virtaul stride1"
      },
      {
        "type": "register",
        "name": "VOPB_WIN2_VIR2_3",
        "offset": "0x00bc",
        "size": "W",
        "reset": "0x01400140",
        "bit_ranges": [
          {
            "name": "WIN2_VIR_STRIDE3",
            "bit_range": "31:16",
            "attr": "RW",
            "reset": "0x0140",
            "description": "Win2 Virtual stride3\nNumber of words of Win2 Virtual3 width\nARGB888 : win2_vir_width3\nRGB888 : (win2_vir_width3 * 3/4) + (win2_vir_width3 % 3)\nRGB565 : ceil(win2_vir_width3 / 2)\n8BPP : ceil(win2_vir_width3 / 4)\n4BPP : ceil(win2_vir_width3 / 8)\n2BPP : ceil(win2_vir_width3 / 16)\n1BPP : ceil(win1_vir_width3 / 32)"
          },
          {
            "name": "WIN2_VIR_STRIDE2",
            "bit_range": "15:0",
            "attr": "RW",
            "reset": "0x0140",
            "description": "Win2 Virtual stride2\nNumber of words of Win2 Virtual2 width\nARGB888 : win2_vir_width2\nRGB888 : (win2_vir_width2 * 3/4) + (win2_vir_width2 % 3)\nRGB565 : ceil(win2_vir_width2 / 2)\n8BPP : ceil(win2_vir_width2 / 4)\n4BPP : ceil(win2_vir_width2 / 8)\n2BPP : ceil(win2_vir_width2 / 16)\n1BPP : ceil(win1_vir_width2 / 32)"
          }
        ],
        "description": "Win2 virtual stride2 and virtaul stride3"
      },
      {
        "type": "register",
        "name": "VOPB_WIN2_MST0",
        "offset": "0x00c0",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "WIN2_MST0",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "Win2 frame buffer memory start address0\n*must be alianed to 8byte address"
          }
        ],
        "description": "Win2 memory start address0"
      },
      {
        "type": "register",
        "name": "VOPB_WIN2_DSP_INFO0",
        "offset": "0x00c4",
        "size": "W",
        "reset": "0x00ef013f",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:28",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "WIN2_DSP_HEIGHT0",
            "bit_range": "27:16",
            "attr": "RW",
            "reset": "0x0ef",
            "description": "Win2 display window height0\nwin2_dsp_height0 = size -1"
          },
          {
            "name": "RESERVED",
            "bit_range": "15:12",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "WIN2_DSP_WIDTH0",
            "bit_range": "11:0",
            "attr": "RW",
            "reset": "0x13f",
            "description": "Win2 display window width0\nwin2_dsp_width = size -1"
          }
        ],
        "description": "Win2 display width0/height0 on panel"
      },
      {
        "type": "register",
        "name": "VOPB_WIN2_DSP_ST0",
        "offset": "0x00c8",
        "size": "W",
        "reset": "0x000a000a",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:29",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "WIN2_DSP_YST0",
            "bit_range": "28:16",
            "attr": "RW",
            "reset": "0x000a",
            "description": "Win2 vertical start point(y) of the Panel scanning"
          },
          {
            "name": "RESERVED",
            "bit_range": "15:13",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "WIN2_DSP_XST0",
            "bit_range": "12:0",
            "attr": "RW",
            "reset": "0x000a",
            "description": "Win2 horizontal start point(x) of the Panel scanning"
          }
        ],
        "description": "Win2 display start point0 on panel"
      },
      {
        "type": "register",
        "name": "VOPB_WIN2_COLOR_KEY",
        "offset": "0x00cc",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:25",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "WIN2_KEY_EN",
            "bit_range": "24",
            "attr": "RW",
            "reset": "0x0",
            "description": "Win2 transparency color key enable\n1'b0 : disable;\n1'b1 : enable;"
          },
          {
            "name": "WIN2_KEY_COLOR",
            "bit_range": "23:0",
            "attr": "RW",
            "reset": "0x000000",
            "description": "Win2 key color"
          }
        ],
        "description": "Win2 color key register"
      },
      {
        "type": "register",
        "name": "VOPB_WIN2_MST1",
        "offset": "0x00d0",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "WIN2_MST1",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "Win2 frame buffer memory start address1\n*must be alianed to 8byte address"
          }
        ],
        "description": "Win2 memory start address1"
      },
      {
        "type": "register",
        "name": "VOPB_WIN2_DSP_INFO1",
        "offset": "0x00d4",
        "size": "W",
        "reset": "0x00ef013f",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:28",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "WIN2_DSP_HEIGHT1",
            "bit_range": "27:16",
            "attr": "RW",
            "reset": "0x0ef",
            "description": "Win2 display window height1\nwin2_dsp_height0 = size -1"
          },
          {
            "name": "RESERVED",
            "bit_range": "15:12",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "WIN2_DSP_WIDTH1",
            "bit_range": "11:0",
            "attr": "RW",
            "reset": "0x13f",
            "description": "Win2 display window width1\nwin2_dsp_width = size -1"
          }
        ],
        "description": "Win2 display width1/height1 on panel"
      },
      {
        "type": "register",
        "name": "VOPB_WIN2_DSP_ST1",
        "offset": "0x00d8",
        "size": "W",
        "reset": "0x000a000a",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:29",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "WIN2_DSP_YST1",
            "bit_range": "28:16",
            "attr": "RW",
            "reset": "0x000a",
            "description": "Win2 vertical start point(y) of the Panel scanning"
          },
          {
            "name": "RESERVED",
            "bit_range": "15:13",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "WIN2_DSP_XST1",
            "bit_range": "12:0",
            "attr": "RW",
            "reset": "0x000a",
            "description": "Win2 horizontal start point(x) of the Panel scanning"
          }
        ],
        "description": "Win2 display start point1 on panel"
      },
      {
        "type": "register",
        "name": "VOPB_WIN2_SRC_ALPHA_CTRL",
        "offset": "0x00dc",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "WIN2_FADING_VALUE",
            "bit_range": "31:24",
            "attr": "RW",
            "reset": "0x00",
            "description": "fading value,8bits"
          },
          {
            "name": "WIN2_SRC_GLOBAL_ALPHA",
            "bit_range": "23:16",
            "attr": "RW",
            "reset": "0x00",
            "description": "src global alpha"
          },
          {
            "name": "RESERVED",
            "bit_range": "15:9",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "WIN2_SRC_FACTOR_MODE",
            "bit_range": "8:6",
            "attr": "RW",
            "reset": "0x0",
            "description": "src factor mode"
          },
          {
            "name": "WIN2_SRC_ALPHA_CAL_MODE",
            "bit_range": "5",
            "attr": "RW",
            "reset": "0x0",
            "description": "src alpha cal mode"
          },
          {
            "name": "WIN2_SRC_BLEND_MODE",
            "bit_range": "4:3",
            "attr": "RW",
            "reset": "0x0",
            "description": "src blend mode"
          },
          {
            "name": "WIN2_SRC_ALPHA_MODE",
            "bit_range": "2",
            "attr": "RW",
            "reset": "0x0",
            "description": "src alpha mode"
          },
          {
            "name": "WIN2_SRC_COLOR_MODE",
            "bit_range": "1",
            "attr": "RW",
            "reset": "0x0",
            "description": "src color mode"
          },
          {
            "name": "WIN2_SRC_ALPHA_EN",
            "bit_range": "0",
            "attr": "RW",
            "reset": "0x0",
            "description": "src alpha en"
          }
        ],
        "description": "Win2 alpha source control register"
      },
      {
        "type": "register",
        "name": "VOPB_WIN2_MST2",
        "offset": "0x00e0",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "WIN2_MST2",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "Win2 frame buffer memory start address2\n*must be alianed to 8byte address"
          }
        ],
        "description": "Win2 memory start address2"
      },
      {
        "type": "register",
        "name": "VOPB_WIN2_DSP_INFO2",
        "offset": "0x00e4",
        "size": "W",
        "reset": "0x00ef013f",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:28",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "WIN2_DSP_HEIGHT2",
            "bit_range": "27:16",
            "attr": "RW",
            "reset": "0x0ef",
            "description": "Win2 display window height2\nwin2_dsp_height0 = size -1"
          },
          {
            "name": "RESERVED",
            "bit_range": "15:12",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "WIN2_DSP_WIDTH2",
            "bit_range": "11:0",
            "attr": "RW",
            "reset": "0x13f",
            "description": "Win2 display window width2\nwin2_dsp_width = size -1"
          }
        ],
        "description": "Win2 display width2/height2 on panel"
      },
      {
        "type": "register",
        "name": "VOPB_WIN2_DSP_ST2",
        "offset": "0x00e8",
        "size": "W",
        "reset": "0x000a000a",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:29",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "WIN2_DSP_YST2",
            "bit_range": "28:16",
            "attr": "RW",
            "reset": "0x000a",
            "description": "Win2 vertical start point(y) of the Panel scanning"
          },
          {
            "name": "RESERVED",
            "bit_range": "15:13",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "WIN2_DSP_XST2",
            "bit_range": "12:0",
            "attr": "RW",
            "reset": "0x000a",
            "description": "Win2 horizontal start point(x) of the Panel scanning"
          }
        ],
        "description": "Win2 display start point2 on panel"
      },
      {
        "type": "register",
        "name": "VOPB_WIN2_DST_ALPHA_CTRL",
        "offset": "0x00ec",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:9",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "WIN2_DST_FACTOR_MODE",
            "bit_range": "8:6",
            "attr": "RW",
            "reset": "0x0",
            "description": "dst factor mode"
          },
          {
            "name": "WIN2_DST_M0_RESERVED",
            "bit_range": "5:0",
            "attr": "RW",
            "reset": "0x00",
            "description": "reserved"
          }
        ],
        "description": "Win2 alpha destination control register"
      },
      {
        "type": "register",
        "name": "VOPB_WIN2_MST3",
        "offset": "0x00f0",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "WIN2_MST3",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "Win2 frame buffer memory start address3\n*must be alianed to 8byte address"
          }
        ],
        "description": "Win2 memory start address3"
      },
      {
        "type": "register",
        "name": "VOPB_WIN2_DSP_INFO3",
        "offset": "0x00f4",
        "size": "W",
        "reset": "0x00ef013f",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:28",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "WIN2_DSP_HEIGHT3",
            "bit_range": "27:16",
            "attr": "RW",
            "reset": "0x0ef",
            "description": "Win2 display window height3\nwin2_dsp_height0 = size -1"
          },
          {
            "name": "RESERVED",
            "bit_range": "15:12",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "WIN2_DSP_WIDTH3",
            "bit_range": "11:0",
            "attr": "RW",
            "reset": "0x13f",
            "description": "Win2 display window width3\nwin2_dsp_width = size -1"
          }
        ],
        "description": "Win2 display width3/height3 on panel"
      },
      {
        "type": "register",
        "name": "VOPB_WIN2_DSP_ST3",
        "offset": "0x00f8",
        "size": "W",
        "reset": "0x000a000a",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:29",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "WIN2_DSP_YST3",
            "bit_range": "28:16",
            "attr": "RW",
            "reset": "0x000a",
            "description": "Win2 vertical start point(y) of the Panel scanning"
          },
          {
            "name": "RESERVED",
            "bit_range": "15:13",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "WIN2_DSP_XST3",
            "bit_range": "12:0",
            "attr": "RW",
            "reset": "0x000a",
            "description": "Win2 horizontal start point(x) of the Panel scanning"
          }
        ],
        "description": "Win2 display start point3 on panel"
      },
      {
        "type": "register",
        "name": "VOPB_WIN2_FADING_CTRL",
        "offset": "0 x00fc",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:25",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "WIN2_FADING_EN",
            "bit_range": "24",
            "attr": "RW",
            "reset": "0x0",
            "description": "fading enable\n1'b0 : disable\n1'b1 : enable"
          },
          {
            "name": "WIN2_FADING_OFFSET_B",
            "bit_range": "23:16",
            "attr": "RW",
            "reset": "0x00",
            "description": "fading offset blue"
          },
          {
            "name": "WIN2_FADING_OFFSET_G",
            "bit_range": "15:8",
            "attr": "RW",
            "reset": "0x00",
            "description": "fading offset green"
          },
          {
            "name": "WIN2_FADING_OFFSET_R",
            "bit_range": "7:0",
            "attr": "RW",
            "reset": "0x00",
            "description": "fading offset red"
          }
        ],
        "description": "Win2 fading contrl register"
      },
      {
        "type": "register",
        "name": "VOPB_WIN3_CTRL0",
        "offset": "0x0100",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "WIN3_ENDIAN_SWAP3",
            "bit_range": "31",
            "attr": "RW",
            "reset": "0x0",
            "description": "Win3 region3 8pp palette data Big-endian/ Little-endian select\n1'b0 : Big-endian\n1'b1 : Little-endian"
          },
          {
            "name": "WIN3_ALPHA_SWAP3",
            "bit_range": "30",
            "attr": "RW",
            "reset": "0x0",
            "description": "Win3 region3 RGB alpha swap\n1'b0 : ARGB\n1'b1 : RGBA"
          },
          {
            "name": "WIN3_RB_SWAP3",
            "bit_range": "29",
            "attr": "RW",
            "reset": "0x0",
            "description": "Win3 region3 RGB Red and Blue swap\n1'b0 : RGB\n1'b1 : BGR"
          },
          {
            "name": "WIN3_ENDIAN_SWAP2",
            "bit_range": "28",
            "attr": "RW",
            "reset": "0x0",
            "description": "Win3 region2 8pp palette data Big-endian/ Little-endian select\n1'b0 : Big-endian\n1'b1 : Little-endian"
          },
          {
            "name": "WIN3_ALPHA_SWAP2",
            "bit_range": "27",
            "attr": "RW",
            "reset": "0x0",
            "description": "Win3 region2 RGB alpha swap\n1'b0 : ARGB\n1'b1 : RGBA"
          },
          {
            "name": "WIN3_RB_SWAP2",
            "bit_range": "26",
            "attr": "RW",
            "reset": "0x0",
            "description": "Win3 region2 RGB Red and Blue swap\n1'b0 : RGB\n1'b1 : BGR"
          },
          {
            "name": "WIN3_ENDIAN_SWAP1",
            "bit_range": "25",
            "attr": "RW",
            "reset": "0x0",
            "description": "Win3 region1 8pp palette data Big-endian/ Little-endian select\n1'b0 : Big-endian\n1'b1 : Little-endian"
          },
          {
            "name": "WIN3_ALPHA_SWAP1",
            "bit_range": "24",
            "attr": "RW",
            "reset": "0x0",
            "description": "Win3 region1 RGB alpha swap\n1'b0 : ARGB\n1'b1 : RGBA"
          },
          {
            "name": "WIN3_RB_SWAP1",
            "bit_range": "23",
            "attr": "RW",
            "reset": "0x0",
            "description": "Win3 region1 RGB Red and Blue swap\n1'b0 : RGB\n1'b1 : BGR"
          },
          {
            "name": "WIN3_ENDIAN_SWAP0",
            "bit_range": "22",
            "attr": "RW",
            "reset": "0x0",
            "description": "Win3 region0 8pp palette data Big-endian/ Little-endian select\n1'b0 : Big-endian\n1'b1 : Little-endian"
          },
          {
            "name": "WIN3_ALPHA_SWAP0",
            "bit_range": "21",
            "attr": "RW",
            "reset": "0x0",
            "description": "Win3 region0 RGB alpha swap\n1'b0 : ARGB\n1'b1 : RGBA"
          },
          {
            "name": "WIN3_RB_SWAP0",
            "bit_range": "20",
            "attr": "RW",
            "reset": "0x0",
            "description": "Win3 region0 RGB Red and Blue swap\n1'b0 : RGB\n1'b1 : BGR"
          },
          {
            "name": "RESERVED",
            "bit_range": "19",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "WIN3_DATA_FMT3",
            "bit_range": "18:17",
            "attr": "RW",
            "reset": "0x0",
            "description": "Win3 region 3 data format\n2'b00 : ARGB888\n2'b01 : RGB888\n2'b10 : RGB565\n2'b11 :  8bpp"
          },
          {
            "name": "WIN3_MST3_EN",
            "bit_range": "16",
            "attr": "RW",
            "reset": "0x0",
            "description": "win3 master3 enable\n1'b0 : disable\n1'b1 : enable"
          },
          {
            "name": "RESERVED",
            "bit_range": "15",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "WIN3_DATA_FMT2",
            "bit_range": "14:13",
            "attr": "RW",
            "reset": "0x0",
            "description": "Win3 region 2 data format\n2'b00 : ARGB888\n2'b01 : RGB888\n2'b10 : RGB565\n2'b11 :  8bpp"
          },
          {
            "name": "WIN3_MST2_EN",
            "bit_range": "12",
            "attr": "RW",
            "reset": "0x0",
            "description": "win3 master2 enable\n1'b0 : disable\n1'b1 : enable"
          },
          {
            "name": "RESERVED",
            "bit_range": "11",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "WIN3_DATA_FMT1",
            "bit_range": "10:9",
            "attr": "RW",
            "reset": "0x0",
            "description": "Win3 region 1 data format\n2'b00 : ARGB888\n2'b01 : RGB888\n2'b10 : RGB565\n2'b11 :  8bpp"
          },
          {
            "name": "WIN3_MST1_EN",
            "bit_range": "8",
            "attr": "RW",
            "reset": "0x0",
            "description": "win3 master1 enable\n1'b0 : disable\n1'b1 : enable"
          },
          {
            "name": "RESERVED",
            "bit_range": "7",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "WIN3_DATA_FMT0",
            "bit_range": "6:5",
            "attr": "RW",
            "reset": "0x0",
            "description": "Win3 region 0 data format\n2'b00 : ARGB888\n2'b01 : RGB888\n2'b10 : RGB565\n2'b11 :  8bpp"
          },
          {
            "name": "WIN3_MST0_EN",
            "bit_range": "4",
            "attr": "RW",
            "reset": "0x0",
            "description": "Win3 master0 enable\n1'b0 : disable\n1'b1 : enable"
          },
          {
            "name": "WIN3_CSC_MODE",
            "bit_range": "3:2",
            "attr": "RW",
            "reset": "0x0",
            "description": "Win3 RGB2YUV conversion mode\nColor space conversion:\n2'b00: BT601_L\n2'b01: BT709_L\n2'b10: BT601_F\n2'b11: BT2020"
          },
          {
            "name": "WIN3_INTERLACE_READ",
            "bit_range": "1",
            "attr": "RW",
            "reset": "0x0",
            "description": "Win3 interlace read mode\n1'b0 : disable\n1'b1 : enable"
          },
          {
            "name": "WIN3_EN",
            "bit_range": "0",
            "attr": "RW",
            "reset": "0x0",
            "description": "1'b0 : disable\n1'b1 : enable"
          }
        ],
        "description": "Win3 ctrl register0"
      },
      {
        "type": "register",
        "name": "VOPB_WIN3_CTRL1",
        "offset": "0x0104",
        "size": "W",
        "reset": "0x00601d00",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:24",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "WIN_RID_WIN3",
            "bit_range": "23:20",
            "attr": "RW",
            "reset": "0x6",
            "description": "axi read id of win3 channel"
          },
          {
            "name": "RESERVED",
            "bit_range": "19:17",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "WIN3_LUT_EN",
            "bit_range": "16",
            "attr": "RW",
            "reset": "0x0",
            "description": "Win3 LUT ram enable\n1'b0 : disable\n1'b1 : enable\n*This bit should be \"0\" when CPU updates the LUT, and should be\n\"1\"  when Win1 LUT mode enable."
          },
          {
            "name": "WIN3_Y_MIR_EN",
            "bit_range": "15",
            "attr": "RW",
            "reset": "0x0",
            "description": "1'b0 : no y_mirror\n1'b1 : y_mirror"
          },
          {
            "name": "WIN3_NO_OUTSTANDING",
            "bit_range": "14",
            "attr": "RW",
            "reset": "0x0",
            "description": "Win3 AXI master read outstanding\n1'b0 : enable\n1'b1 : disable"
          },
          {
            "name": "RESERVED",
            "bit_range": "13",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "WIN3_AXI_MAX_OUTSTANDING_NUM",
            "bit_range": "12:8",
            "attr": "RW",
            "reset": "0x1d",
            "description": "win3 axi bus max outstanding number"
          },
          {
            "name": "WIN3_AXI_GATHER_NUM",
            "bit_range": "7:4",
            "attr": "RW",
            "reset": "0x0",
            "description": "win3 axi gather transfer number"
          },
          {
            "name": "WIN3_DMA_BURST_LENGTH",
            "bit_range": "3:2",
            "attr": "RW",
            "reset": "0x0",
            "description": "WIN3 DMA read Burst length\n2'b00 : burst16 (burst 15 in rgb888 pack mode)\n2'b01 : burst8 (burst 12 in rgb888 pack mode)\n2'b10 : burst4 (burst 6 in rgb888 pack mode)\n2'b11 : reserved"
          },
          {
            "name": "WIN3_AXI_MAX_OUTSTANDING_EN",
            "bit_range": "1",
            "attr": "RW",
            "reset": "0x0",
            "description": "1'b0 : disable\n1'b1 : enable"
          },
          {
            "name": "WIN3_AXI_GATHER_EN",
            "bit_range": "0",
            "attr": "RW",
            "reset": "0x0",
            "description": "1'b0 : disable\n1'b1 : enable"
          }
        ],
        "description": "Win3 ctrl register1"
      },
      {
        "type": "register",
        "name": "VOPB_WIN3_VIR0_1",
        "offset": "0x0108",
        "size": "W",
        "reset": "0x01400140",
        "bit_ranges": [
          {
            "name": "WIN3_VIR_STRIDE1",
            "bit_range": "31:16",
            "attr": "RW",
            "reset": "0x0140",
            "description": "Win3 Virtual stride1\nNumber of words of Win3 Virtual1 width\nARGB888 : win3_vir_width1\nRGB888 : (win3_vir_width1 * 3/4) + (win3_vir_width1 % 3)\nRGB565 : ceil(win3_vir_width1 / 2)\n8BPP : ceil(win3_vir_width1 / 4)\n4BPP : ceil(win3_vir_width1 / 8)\n2BPP : ceil(win3_vir_width1 / 16)\n1BPP : ceil(win3_vir_width1 / 32)"
          },
          {
            "name": "WIN3_VIR_STRIDE0",
            "bit_range": "15:0",
            "attr": "RW",
            "reset": "0x0140",
            "description": "Win3 Virtual stride0\nNumber of words of Win3 Virtual1 width\nARGB888 : win3_vir_width1\nRGB888 : (win3_vir_width1 * 3/4) + (win3_vir_width1 % 3)\nRGB565 : ceil(win3_vir_width1 / 2)\n8BPP : ceil(win3_vir_width1 / 4)\n4BPP : ceil(win3_vir_width1 / 8)\n2BPP : ceil(win3_vir_width1 / 16)\n1BPP : ceil(win3_vir_width1 / 32)"
          }
        ],
        "description": "Win3 virtual stride0 and virtaul stride1"
      },
      {
        "type": "register",
        "name": "VOPB_WIN3_VIR2_3",
        "offset": "0x010c",
        "size": "W",
        "reset": "0x01400140",
        "bit_ranges": [
          {
            "name": "WIN3_VIR_STRIDE3",
            "bit_range": "31:16",
            "attr": "RW",
            "reset": "0x0140",
            "description": "Win3 Virtual stride3\nNumber of words of Win3 Virtual1 width\nARGB888 : win3_vir_width1\nRGB888 : (win3_vir_width1 * 3/4) + (win3_vir_width1 % 3)\nRGB565 : ceil(win3_vir_width1 / 2)\n8BPP : ceil(win3_vir_width1 / 4)\n4BPP : ceil(win3_vir_width1 / 8)\n2BPP : ceil(win3_vir_width1 / 16)\n1BPP : ceil(win3_vir_width1 / 32)"
          },
          {
            "name": "WIN3_VIR_STRIDE2",
            "bit_range": "15:0",
            "attr": "RW",
            "reset": "0x0140",
            "description": "Win3 Virtual stride2\nNumber of words of Win3 Virtual1 width\nARGB888 : win3_vir_width1\nRGB888 : (win3_vir_width1 * 3/4) + (win3_vir_width1 % 3)\nRGB565 : ceil(win3_vir_width1 / 2)\n8BPP : ceil(win3_vir_width1 / 4)\n4BPP : ceil(win3_vir_width1 / 8)\n2BPP : ceil(win3_vir_width1 / 16)\n1BPP : ceil(win3_vir_width1 / 32)"
          }
        ],
        "description": "Win3 virtual stride2 and virtaul stride3"
      },
      {
        "type": "register",
        "name": "VOPB_WIN3_MST0",
        "offset": "0x0110",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "WIN3_MST0",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "Win3 frame buffer memory start address0\n*must be alianed to 8byte address"
          }
        ],
        "description": "Win3 memory start address0"
      },
      {
        "type": "register",
        "name": "VOPB_WIN3_DSP_INFO0",
        "offset": "0x0114",
        "size": "W",
        "reset": "0x00ef013f",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:28",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "WIN3_DSP_HEIGHT0",
            "bit_range": "27:16",
            "attr": "RW",
            "reset": "0x0ef",
            "description": "Win3 display window height0\nwin3_dsp_height0 = size -1"
          },
          {
            "name": "RESERVED",
            "bit_range": "15:12",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "WIN3_DSP_WIDTH0",
            "bit_range": "11:0",
            "attr": "RW",
            "reset": "0x13f",
            "description": "Win3 display window width0\nwin3_dsp_width = size -1"
          }
        ],
        "description": "Win3 display width0/height0 on panel"
      },
      {
        "type": "register",
        "name": "VOPB_WIN3_DSP_ST0",
        "offset": "0x0118",
        "size": "W",
        "reset": "0x000a000a",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:29",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "WIN3_DSP_YST0",
            "bit_range": "28:16",
            "attr": "RW",
            "reset": "0x000a",
            "description": "Win3 vertical start point(y) of the Panel scanning"
          },
          {
            "name": "RESERVED",
            "bit_range": "15:13",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "WIN3_DSP_XST0",
            "bit_range": "12:0",
            "attr": "RW",
            "reset": "0x000a",
            "description": "Win3 horizontal start point(x) of the Panel scanning"
          }
        ],
        "description": "Win3 display start point0 on panel"
      },
      {
        "type": "register",
        "name": "VOPB_WIN3_COLOR_KEY",
        "offset": "0x011c",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:25",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "WIN3_KEY_EN",
            "bit_range": "24",
            "attr": "RW",
            "reset": "0x0",
            "description": "Win3 transparency color key enable\n1'b0 : disable;\n1'b1 : enable;"
          },
          {
            "name": "WIN3_KEY_COLOR",
            "bit_range": "23:0",
            "attr": "RW",
            "reset": "0x000000",
            "description": "Win3 key color"
          }
        ],
        "description": "Win3 color key register"
      },
      {
        "type": "register",
        "name": "VOPB_WIN3_MST1",
        "offset": "0x0120",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "WIN3_MST1",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "Win3 frame buffer memory start address1\n*must be alianed to 8byte address"
          }
        ],
        "description": "Win3 memory start address1"
      },
      {
        "type": "register",
        "name": "VOPB_WIN3_DSP_INFO1",
        "offset": "0x0124",
        "size": "W",
        "reset": "0x00ef013f",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:28",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "WIN3_DSP_HEIGHT1",
            "bit_range": "27:16",
            "attr": "RW",
            "reset": "0x0ef",
            "description": "Win3 display window height1\nwin3_dsp_height0 = size -1"
          },
          {
            "name": "RESERVED",
            "bit_range": "15:12",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "WIN3_DSP_WIDTH1",
            "bit_range": "11:0",
            "attr": "RW",
            "reset": "0x13f",
            "description": "Win3 display window width1\nwin3_dsp_width = size -1"
          }
        ],
        "description": "Win3 display width1/height1 on panel"
      },
      {
        "type": "register",
        "name": "VOPB_WIN3_DSP_ST1",
        "offset": "0x0128",
        "size": "W",
        "reset": "0x000a000a",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:29",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "WIN3_DSP_YST1",
            "bit_range": "28:16",
            "attr": "RW",
            "reset": "0x000a",
            "description": "Win3 vertical start point(y) of the Panel scanning"
          },
          {
            "name": "RESERVED",
            "bit_range": "15:13",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "WIN3_DSP_XST1",
            "bit_range": "12:0",
            "attr": "RW",
            "reset": "0x000a",
            "description": "Win3 horizontal start point(x) of the Panel scanning"
          }
        ],
        "description": "Win3 display start point1 on panel"
      },
      {
        "type": "register",
        "name": "VOPB_WIN3_SRC_ALPHA_CTRL",
        "offset": "0x012c",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "WIN3_FADING_VALUE",
            "bit_range": "31:24",
            "attr": "RW",
            "reset": "0x00",
            "description": "fading value"
          },
          {
            "name": "WIN3_SRC_GLOBAL_ALPHA",
            "bit_range": "23:16",
            "attr": "RW",
            "reset": "0x00",
            "description": "src global alpha"
          },
          {
            "name": "RESERVED",
            "bit_range": "15:9",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "WIN3_SRC_FACTOR_MODE",
            "bit_range": "8:6",
            "attr": "RW",
            "reset": "0x0",
            "description": "src factor mode"
          },
          {
            "name": "WIN3_SRC_ALPHA_CAL_MODE",
            "bit_range": "5",
            "attr": "RW",
            "reset": "0x0",
            "description": "src alpha cal mode"
          },
          {
            "name": "WIN3_SRC_BLEND_MODE",
            "bit_range": "4:3",
            "attr": "RW",
            "reset": "0x0",
            "description": "src blend mode"
          },
          {
            "name": "WIN3_SRC_ALPHA_MODE",
            "bit_range": "2",
            "attr": "RW",
            "reset": "0x0",
            "description": "src alpha mode"
          },
          {
            "name": "WIN3_SRC_COLOR_MODE",
            "bit_range": "1",
            "attr": "RW",
            "reset": "0x0",
            "description": "src color mode"
          },
          {
            "name": "WIN3_SRC_ALPHA_EN",
            "bit_range": "0",
            "attr": "RW",
            "reset": "0x0",
            "description": "src alpha en"
          }
        ],
        "description": "Win3 alpha source control register"
      },
      {
        "type": "register",
        "name": "VOPB_WIN3_MST2",
        "offset": "0x0130",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "WIN3_MST2",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "Win3 frame buffer memory start address2\n*must be alianed to 8byte address"
          }
        ],
        "description": "Win3 memory start address2"
      },
      {
        "type": "register",
        "name": "VOPB_WIN3_DSP_INFO2",
        "offset": "0x0134",
        "size": "W",
        "reset": "0x00ef013f",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:28",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "WIN3_DSP_HEIGHT2",
            "bit_range": "27:16",
            "attr": "RW",
            "reset": "0x0ef",
            "description": "Win3 display window height2\nwin3_dsp_height0 = size -1"
          },
          {
            "name": "RESERVED",
            "bit_range": "15:12",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "WIN3_DSP_WIDTH2",
            "bit_range": "11:0",
            "attr": "RW",
            "reset": "0x13f",
            "description": "Win3 display window width2\nwin3_dsp_width = size -1"
          }
        ],
        "description": "Win3 display width2/height2 on panel"
      },
      {
        "type": "register",
        "name": "VOPB_WIN3_DSP_ST2",
        "offset": "0x0138",
        "size": "W",
        "reset": "0x000a000a",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:29",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "WIN3_DSP_YST2",
            "bit_range": "28:16",
            "attr": "RW",
            "reset": "0x000a",
            "description": "Win3 vertical start point(y) of the Panel scanning"
          },
          {
            "name": "RESERVED",
            "bit_range": "15:13",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "WIN3_DSP_XST2",
            "bit_range": "12:0",
            "attr": "RW",
            "reset": "0x000a",
            "description": "Win3 horizontal start point(x) of the Panel scanning"
          }
        ],
        "description": "Win3 display start point2 on panel"
      },
      {
        "type": "register",
        "name": "VOPB_WIN3_DST_ALPHA_CTRL",
        "offset": "0x013c",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:9",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "WIN3_DST_FACTOR_MODE",
            "bit_range": "8:6",
            "attr": "RW",
            "reset": "0x0",
            "description": "dst factor mode"
          },
          {
            "name": "WIN3_DST_FACTOR_RESERVED",
            "bit_range": "5:0",
            "attr": "RW",
            "reset": "0x00",
            "description": "reserved"
          }
        ],
        "description": "Win3 alpha destination control register"
      },
      {
        "type": "register",
        "name": "VOPB_WIN3_MST3",
        "offset": "0x0140",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "WIN3_MST3",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "Win3 frame buffer memory start address3\n*must be alianed to 8byte address"
          }
        ],
        "description": "Win3 memory start address3"
      },
      {
        "type": "register",
        "name": "VOPB_WIN3_DSP_INFO3",
        "offset": "0x0144",
        "size": "W",
        "reset": "0x00ef013f",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:28",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "WIN3_DSP_HEIGHT3",
            "bit_range": "27:16",
            "attr": "RW",
            "reset": "0x0ef",
            "description": "Win3 display window height3\nwin3_dsp_height0 = size -1"
          },
          {
            "name": "RESERVED",
            "bit_range": "15:12",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "WIN3_DSP_WIDTH3",
            "bit_range": "11:0",
            "attr": "RW",
            "reset": "0x13f",
            "description": "Win3 display window width3\nwin3_dsp_width = size -1"
          }
        ],
        "description": "Win3 display width3/height3 on panel"
      },
      {
        "type": "register",
        "name": "VOPB_WIN3_DSP_ST3",
        "offset": "0x0148",
        "size": "W",
        "reset": "0x000a000a",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:29",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "WIN3_DSP_YST3",
            "bit_range": "28:16",
            "attr": "RW",
            "reset": "0x000a",
            "description": "Win3 vertical start point(y) of the Panel scanning"
          },
          {
            "name": "RESERVED",
            "bit_range": "15:13",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "WIN3_DSP_XST3",
            "bit_range": "12:0",
            "attr": "RW",
            "reset": "0x000a",
            "description": "Win3 horizontal start point(x) of the Panel scanning"
          }
        ],
        "description": "Win3 display start point3 on panel"
      },
      {
        "type": "register",
        "name": "VOPB_WIN3_FADING_CTRL",
        "offset": "0 x014c",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:25",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "WIN3_FADING_EN",
            "bit_range": "24",
            "attr": "RW",
            "reset": "0x0",
            "description": "fadfing enable\n1'b0 : disable\n1'b1 : enable"
          },
          {
            "name": "WIN3_FADING_OFFSET_B",
            "bit_range": "23:16",
            "attr": "RW",
            "reset": "0x00",
            "description": "fading offset blue"
          },
          {
            "name": "WIN3_FADING_OFFSET_G",
            "bit_range": "15:8",
            "attr": "RW",
            "reset": "0x00",
            "description": "fading offset green"
          },
          {
            "name": "WIN3_FADING_OFFSET_R",
            "bit_range": "7:0",
            "attr": "RW",
            "reset": "0x00",
            "description": "fading offset red"
          }
        ],
        "description": "Win3 fading contrl register"
      },
      {
        "type": "register",
        "name": "VOPB_HWC_CTRL0",
        "offset": "0x0150",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:15",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "HWC_ENDIAN_SWAP",
            "bit_range": "14",
            "attr": "RW",
            "reset": "0x0",
            "description": "hwc 8pp palette data Big-endian/ Little-endian select\n1'b0 : Big-endian\n1'b1 : Little-endian"
          },
          {
            "name": "HWC_ALPHA_SWAP",
            "bit_range": "13",
            "attr": "RW",
            "reset": "0x0",
            "description": "hwc RGB alpha swap\n1'b0 : ARGB\n1'b1 : RGBA"
          },
          {
            "name": "HWC_RB_SWAP",
            "bit_range": "12",
            "attr": "RW",
            "reset": "0x0",
            "description": "hwc RGB Red and Blue swap\n1'b0 : RGB\n1'b1 : BGR"
          },
          {
            "name": "HWC_CSC_MODE",
            "bit_range": "11:10",
            "attr": "RW",
            "reset": "0x0",
            "description": "hwc RGB2YUV\nColor space conversion:\n2'b00: BT601_L\n2'b01: BT709_L\n2'b10: BT601_F\n2'b11: BT2020"
          },
          {
            "name": "RESERVED",
            "bit_range": "9",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "HWC_INTERLACE_READ",
            "bit_range": "8",
            "attr": "RW",
            "reset": "0x0",
            "description": "hwc interlace read mode\n1'b0 : disable\n1'b1 : enable"
          },
          {
            "name": "RESERVED",
            "bit_range": "7",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "HWC_SIZE",
            "bit_range": "6:5",
            "attr": "RW",
            "reset": "0x0",
            "description": "2'b00 : 32x32\n2'b01 : 64x64\n2'b10 : 96x96\n2'b11 : 128x128"
          },
          {
            "name": "HWC_MODE",
            "bit_range": "4",
            "attr": "RW",
            "reset": "0x0",
            "description": "hwc color mode\n1'b0 : normal color mode\n1'b1 : reversed color mode"
          },
          {
            "name": "HWC_DATA_FMT",
            "bit_range": "3:1",
            "attr": "RW",
            "reset": "0x0",
            "description": "3'b000 : ARGB888\n3'b001 : RGB888\n3'b010 : RGB565\n3'b100:  8bpp\n3'b101:  4bpp\n3'b110:  2bpp\n3'b111:  1bpp"
          },
          {
            "name": "HWC_EN",
            "bit_range": "0",
            "attr": "RW",
            "reset": "0x0",
            "description": "1'b0 : disable\n1'b1 : enable"
          }
        ],
        "description": "Hwc ctrl register0"
      },
      {
        "type": "register",
        "name": "VOPB_HWC_CTRL1",
        "offset": "0x0154",
        "size": "W",
        "reset": "0x00701d00",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:24",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "WIN_RID_HWC",
            "bit_range": "23:20",
            "attr": "RW",
            "reset": "0x7",
            "description": "axi read id of hwc channel"
          },
          {
            "name": "RESERVED",
            "bit_range": "19:17",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "HWC_LUT_EN",
            "bit_range": "16",
            "attr": "RW",
            "reset": "0x0",
            "description": "1'b0 : disable\n1'b1 : enable"
          },
          {
            "name": "HWC_Y_MIR_EN",
            "bit_range": "15",
            "attr": "RW",
            "reset": "0x0",
            "description": "1'b0 : no y_mirror\n1'b1 : y_mirror"
          },
          {
            "name": "HWC_NO_OUTSTANDING",
            "bit_range": "14",
            "attr": "RW",
            "reset": "0x0",
            "description": "hwc AXI master read outstanding\n1'b0 : enable\n1'b1 : disable"
          },
          {
            "name": "HWC_RGB2YUV_EN",
            "bit_range": "13",
            "attr": "RW",
            "reset": "0x0",
            "description": "1'b0 : enable\n1'b1 : disable"
          },
          {
            "name": "HWC_AXI_MAX_OUTSTANDING_NUM",
            "bit_range": "12:8",
            "attr": "RW",
            "reset": "0x1d",
            "description": "hwc axi bus max outstanding number"
          },
          {
            "name": "RESERVED",
            "bit_range": "7",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "HWC_AXI_GATHER_NUM",
            "bit_range": "6:4",
            "attr": "RW",
            "reset": "0x0",
            "description": "hwc axi gather transfer number"
          },
          {
            "name": "HWC_DMA_BURST_LENGTH",
            "bit_range": "3:2",
            "attr": "RW",
            "reset": "0x0",
            "description": "HWC DMA read Burst length\n2'b00 : burst16 (burst 15 in rgb888 pack mode)\n2'b01 : burst8 (burst 12 in rgb888 pack mode)\n2'b10 : burst4 (burst 6 in rgb888 pack mode)\n2'b11 : reserved"
          },
          {
            "name": "HWC_AXI_MAX_OUTSTANDING_EN",
            "bit_range": "1",
            "attr": "RW",
            "reset": "0x0",
            "description": "1'b0 : disable\n1'b1 : enable"
          },
          {
            "name": "HWC_AXI_GATHER_EN",
            "bit_range": "0",
            "attr": "RW",
            "reset": "0x0",
            "description": "1'b0 : disable\n1'b1 : enable"
          }
        ],
        "description": "Hwc ctrl register1"
      },
      {
        "type": "register",
        "name": "VOPB_HWC_MST",
        "offset": "0x0158",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "HWC_MST",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "HWC data memory start address"
          }
        ],
        "description": "Hwc memory start address"
      },
      {
        "type": "register",
        "name": "VOPB_HWC_DSP_ST",
        "offset": "0x015c",
        "size": "W",
        "reset": "0x000a000a",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:29",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "HWC_DSP_YST",
            "bit_range": "28:16",
            "attr": "RW",
            "reset": "0x000a",
            "description": "HWC vertical start point(y) of the Panel scanning"
          },
          {
            "name": "RESERVED",
            "bit_range": "15:13",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "HWC_DSP_XST",
            "bit_range": "12:0",
            "attr": "RW",
            "reset": "0x000a",
            "description": "HWC horizontal start point(x) of the Panel scanning"
          }
        ],
        "description": "Hwc display start point on panel"
      },
      {
        "type": "register",
        "name": "VOPB_HWC_SRC_ALPHA_CTRL",
        "offset": "0x0160",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "HWC_FADING_VALUE",
            "bit_range": "31:24",
            "attr": "RW",
            "reset": "0x00",
            "description": "fading value"
          },
          {
            "name": "HWC_SRC_GLOBAL_ALPHA",
            "bit_range": "23:16",
            "attr": "RW",
            "reset": "0x00",
            "description": "src global alpha"
          },
          {
            "name": "RESERVED",
            "bit_range": "15:9",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "HWC_SRC_FACTOR_MODE",
            "bit_range": "8:6",
            "attr": "RW",
            "reset": "0x0",
            "description": "src factor mode"
          },
          {
            "name": "HWC_SRC_ALPHA_CAL_MODE",
            "bit_range": "5",
            "attr": "RW",
            "reset": "0x0",
            "description": "src alpha calc mode"
          },
          {
            "name": "HWC_SRC_BLEND_MODE",
            "bit_range": "4:3",
            "attr": "RW",
            "reset": "0x0",
            "description": "src blend mode"
          },
          {
            "name": "HWC_SRC_ALPHA_MODE",
            "bit_range": "2",
            "attr": "RW",
            "reset": "0x0",
            "description": "src alpha mode"
          },
          {
            "name": "HWC_SRC_COLOR_MODE",
            "bit_range": "1",
            "attr": "RW",
            "reset": "0x0",
            "description": "src color mode"
          },
          {
            "name": "HWC_SRC_ALPHA_EN",
            "bit_range": "0",
            "attr": "RW",
            "reset": "0x0",
            "description": "src alpha enable"
          }
        ],
        "description": "Hwc alpha source control register"
      },
      {
        "type": "register",
        "name": "VOPB_HWC_DST_ALPHA_CTRL",
        "offset": "0x0164",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:9",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "HWC_DST_FACTOR_MODE",
            "bit_range": "8:6",
            "attr": "RW",
            "reset": "0x0",
            "description": "dst factor mode"
          },
          {
            "name": "HWC_DST_M0_RESERVED",
            "bit_range": "5:0",
            "attr": "RW",
            "reset": "0x00",
            "description": "reserved"
          }
        ],
        "description": "Hwc alpha destination control register"
      },
      {
        "type": "register",
        "name": "VOPB_HWC_FADING_CTRL",
        "offset": "0x0168",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:25",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "HWC_FADING_EN",
            "bit_range": "24",
            "attr": "RW",
            "reset": "0x0",
            "description": "1'b0 : disable\n1'b1 : enable"
          },
          {
            "name": "HWC_FADING_OFFSET_B",
            "bit_range": "23:16",
            "attr": "RW",
            "reset": "0x00",
            "description": "fading offset blue"
          },
          {
            "name": "HWC_FADING_OFFSET_G",
            "bit_range": "15:8",
            "attr": "RW",
            "reset": "0x00",
            "description": "fading offset green"
          },
          {
            "name": "HWC_FADING_OFFSET_R",
            "bit_range": "7:0",
            "attr": "RW",
            "reset": "0x00",
            "description": "fading offset red"
          }
        ],
        "description": "Hwc fading contrl register"
      },
      {
        "type": "register",
        "name": "VOPB_HWC_RESERVED1",
        "offset": "0x016c",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:0",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          }
        ],
        "description": "Hwc reserved"
      },
      {
        "type": "register",
        "name": "VOPB_POST_DSP_HACT_INFO",
        "offset": "0x0170",
        "size": "W",
        "reset": "0x000a014a",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:29",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "DSP_HACT_ST_POST",
            "bit_range": "28:16",
            "attr": "RW",
            "reset": "0x000a",
            "description": "Panel display scanning horizontal active start point"
          },
          {
            "name": "RESERVED",
            "bit_range": "15:13",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "DSP_HACT_END_POST",
            "bit_range": "12:0",
            "attr": "RW",
            "reset": "0x014a",
            "description": "Panel display scanning horizontal active end point"
          }
        ],
        "description": "Post scaler down horizontal start and end"
      },
      {
        "type": "register",
        "name": "VOPB_POST_DSP_VACT_INFO",
        "offset": "0x0174",
        "size": "W",
        "reset": "0x000a00fa",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:29",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "DSP_VACT_ST_POST",
            "bit_range": "28:16",
            "attr": "RW",
            "reset": "0x000a",
            "description": "Panel display scanning horizontal active start point"
          },
          {
            "name": "RESERVED",
            "bit_range": "15:13",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "DSP_VACT_END_POST",
            "bit_range": "12:0",
            "attr": "RW",
            "reset": "0x00fa",
            "description": "Panel display scanning horizontal active end point"
          }
        ],
        "description": "Panel active horizontal scanning start point and end point"
      },
      {
        "type": "register",
        "name": "VOPB_POST_SCL_FACTOR_YRGB",
        "offset": "0x0178",
        "size": "W",
        "reset": "0x10001000",
        "bit_ranges": [
          {
            "name": "POST_VS_FACTOR_YRGB",
            "bit_range": "31:16",
            "attr": "RW",
            "reset": "0x1000",
            "description": "post YRGB vertical scaling factor:\nfactor=((src_height[31:16])\n/(dst_height[31:16]))*2^12"
          },
          {
            "name": "POST_HS_FACTOR_YRGB",
            "bit_range": "15:0",
            "attr": "RW",
            "reset": "0x1000",
            "description": "Post YRGB horizontal scaling factor:\nfactor=((src_width[15:0])\n/(dst_width[15:0]))*2^12"
          }
        ],
        "description": "Post yrgb scaling factor"
      },
      {
        "type": "register",
        "name": "VOPB_POST_RESERVED",
        "offset": "0x017c",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:3",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "FIELD0000 ABSTRACT",
            "bit_range": "2",
            "attr": "RW",
            "reset": "0x0",
            "description": "Field0000 Description"
          },
          {
            "name": "RESERVED",
            "bit_range": "1:0",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          }
        ],
        "description": "Post reserved"
      },
      {
        "type": "register",
        "name": "VOPB_POST_SCL_CTRL",
        "offset": "0x0180",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:2",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "POST_VER_SD_EN",
            "bit_range": "1",
            "attr": "RW",
            "reset": "0x0",
            "description": "1'b0 : post ver scl down disable\n1'b1 : post ver scl down enable"
          },
          {
            "name": "POST_HOR_SD_EN",
            "bit_range": "0",
            "attr": "RW",
            "reset": "0x0",
            "description": "1'b0 : post hor scl down disable\n1'b1 : post hor scl down enable"
          }
        ],
        "description": "Post scaling start point offset"
      },
      {
        "type": "register",
        "name": "VOPB_POST_DSP_VACT_INFO_F1",
        "offset": "0x0184",
        "size": "W",
        "reset": "0x000a00fa",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:29",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "DSP_VACT_ST_POST",
            "bit_range": "28:16",
            "attr": "RW",
            "reset": "0x000a",
            "description": "Panel display scanning horizontal active start point"
          },
          {
            "name": "RESERVED",
            "bit_range": "15:13",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "DSP_VACT_END_POST",
            "bit_range": "12:0",
            "attr": "RW",
            "reset": "0x00fa",
            "description": "Panel display scanning horizontal active end point"
          }
        ],
        "description": "Panel active horizontal scanning start point and end point F1"
      },
      {
        "type": "register",
        "name": "VOPB_DSP_HTOTAL_HS_END",
        "offset": "0x0188",
        "size": "W",
        "reset": "0x014a000a",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:29",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "DSP_HTOTAL",
            "bit_range": "28:16",
            "attr": "RW",
            "reset": "0x014a",
            "description": "Panel display scanning horizontal period"
          },
          {
            "name": "RESERVED",
            "bit_range": "15:13",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "DSP_HS_END",
            "bit_range": "12:0",
            "attr": "RW",
            "reset": "0x000a",
            "description": "Panel display scanning hsync pulse width"
          }
        ],
        "description": "Panel scanning horizontal width and hsync pulse end point"
      },
      {
        "type": "register",
        "name": "VOPB_DSP_HACT_ST_END",
        "offset": "0x018c",
        "size": "W",
        "reset": "0x000a014a",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:29",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "DSP_HACT_ST",
            "bit_range": "28:16",
            "attr": "RW",
            "reset": "0x000a",
            "description": "Panel display scanning horizontal active start point"
          },
          {
            "name": "RESERVED",
            "bit_range": "15:13",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "DSP_HACT_END",
            "bit_range": "12:0",
            "attr": "RW",
            "reset": "0x014a",
            "description": "Panel display scanning horizontal active end point"
          }
        ],
        "description": "Panel active horizontal scanning start point and end point"
      },
      {
        "type": "register",
        "name": "VOPB_DSP_VTOTAL_VS_END",
        "offset": "0x0190",
        "size": "W",
        "reset": "0x00fa000a",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:29",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "DSP_VTOTAL",
            "bit_range": "28:16",
            "attr": "RW",
            "reset": "0x00fa",
            "description": "Panel display scanning vertical period."
          },
          {
            "name": "SW_DSP_VTOTAL_IMD",
            "bit_range": "15",
            "attr": "RW",
            "reset": "0x0",
            "description": "dsp vtotal number valid immediately enable.\n1'b0 : valid after frame start\n1'b1 : valid immediately"
          },
          {
            "name": "RESERVED",
            "bit_range": "14:13",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "DSP_VS_END",
            "bit_range": "12:0",
            "attr": "RW",
            "reset": "0x000a",
            "description": "Panel display scanning vsync pulse width"
          }
        ],
        "description": "Panel scanning vertical height and vsync pulse end point"
      },
      {
        "type": "register",
        "name": "VOPB_DSP_VACT_ST_END",
        "offset": "0x0194",
        "size": "W",
        "reset": "0x000a00fa",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:29",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "DSP_VACT_ST",
            "bit_range": "28:16",
            "attr": "RW",
            "reset": "0x000a",
            "description": "Panel display scanning vertical active start point"
          },
          {
            "name": "RESERVED",
            "bit_range": "15:13",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "DSP_VACT_END",
            "bit_range": "12:0",
            "attr": "RW",
            "reset": "0x00fa",
            "description": "Panel display scanning vertical active end point"
          }
        ],
        "description": "Panel active vertical scanning start point and end point"
      },
      {
        "type": "register",
        "name": "VOPB_DSP_VS_ST_END_F1",
        "offset": "0 x0198",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:29",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "DSP_VS_ST_F1",
            "bit_range": "28:16",
            "attr": "RW",
            "reset": "0x0000",
            "description": "Panel display scanning vertical vsync start point of 2nd field\n(interlace display mode)"
          },
          {
            "name": "RESERVED",
            "bit_range": "15:13",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "DSP_VS_END_F1",
            "bit_range": "12:0",
            "attr": "RW",
            "reset": "0x0000",
            "description": "Panel display scanning vertical vsync end point of 2nd\nfield(interlace display mode)"
          }
        ],
        "description": "Vertical scanning start point and vsync pulse end point of even filed in interlace mode"
      },
      {
        "type": "register",
        "name": "VOPB_DSP_VACT_ST_END_F1",
        "offset": "0x019c",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:29",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "DSP_VACT_ST_F1",
            "bit_range": "28:16",
            "attr": "RW",
            "reset": "0x0000",
            "description": "Panel display scanning vertical active start point of 2nd field\n(interlace display mode)"
          },
          {
            "name": "RESERVED",
            "bit_range": "15:13",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "DSP_VACT_END_F1",
            "bit_range": "12:0",
            "attr": "RW",
            "reset": "0x0000",
            "description": "Panel display scanning vertical active end point of 2nd field\n(interlace display mode)"
          }
        ],
        "description": "Vertical scanning active start point and end point of even filed in interlace mode"
      },
      {
        "type": "register",
        "name": "VOPB_PWM_CTRL",
        "offset": "0x01a0",
        "size": "W",
        "reset": "0x0000200a",
        "bit_ranges": [
          {
            "name": "RPT",
            "bit_range": "31:24",
            "attr": "RW",
            "reset": "0x00",
            "description": "Repeat Counter\nThis field defines the repeated effective periods of output waveform\nin one-shot mode. The value N means N+1 repeated effective\nperiods."
          },
          {
            "name": "SCALE",
            "bit_range": "23:16",
            "attr": "RW",
            "reset": "0x00",
            "description": "Scale Factor\nThis fields defines the scale factor applied to prescaled clock. The\nvalue N means the clock is divided by 2*N. If N is 0, it means that\nthe clock is divided by 512(2*256)."
          },
          {
            "name": "RESERVED",
            "bit_range": "15",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "PRESCALE",
            "bit_range": "14:12",
            "attr": "RW",
            "reset": "0x2",
            "description": "Prescale Factor\nThis field defines the prescale factor applied to input clock. The\nvalue N means that the input clock is divided by 2^N."
          },
          {
            "name": "RESERVED",
            "bit_range": "11:10",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "CLK_SEL",
            "bit_range": "9",
            "attr": "RW",
            "reset": "0x0",
            "description": "Clock Source Select\n1'b0: non-scaled clock is selected as PWM clock source. It means\nthat the prescale clock is directly used as the PWM clock source\n1'b1: scaled clock is selected as PWM clock source"
          },
          {
            "name": "LP_EN",
            "bit_range": "8",
            "attr": "RW",
            "reset": "0x0",
            "description": "Low Power Mode Enable\n1'b0: disabled\n1'b1: enabled\nWhen PWM channel is inactive state and Low Power Mode is\nenabled, the path to PWM Clock prescale module is blocked to\nreduce power consumption."
          },
          {
            "name": "RESERVED",
            "bit_range": "7:6",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "OUTPUT_MODE",
            "bit_range": "5",
            "attr": "RW",
            "reset": "0x0",
            "description": "PWM Output mode\n1'b0: left aligned mode\n1'b1: center aligned mode"
          },
          {
            "name": "INACTIVE_POL",
            "bit_range": "4",
            "attr": "RW",
            "reset": "0x0",
            "description": "Inactive State Output Polarity\nThis defines the output waveform polarity when PWM channel is in\ninactive state. The inactive state means that PWM finishes the\ncomplete waveform in one-shot mode or PWM channel is disabled.\n1'b0: negative\n1'b1: positive"
          },
          {
            "name": "DUTY_POL",
            "bit_range": "3",
            "attr": "RW",
            "reset": "0x1",
            "description": "Duty Cycle Output Polarity\nThis defines the polarity for duty cycle. PWM starts the output\nwaveform with duty cycle.\n1'b0: negative\n1'b1: positive"
          },
          {
            "name": "PWM_MODE",
            "bit_range": "2:1",
            "attr": "RW",
            "reset": "0x1",
            "description": "PWM Operation Mode\n2'b00: One shot mode.  PWM produces the waveform within the\nrepeated times defined by PWMx_CTRL_rpt .\n2'b01: Continuous mode. PWM produces the waveform\ncontinuously\n2'b10: Capture mode. PWM measures the cycles of high/low\npolarity of input waveform.\n2'b11: reserved"
          },
          {
            "name": "PWM_EN",
            "bit_range": "0",
            "attr": "RW",
            "reset": "0x0",
            "description": "PWM channel enable\n1'b0: disabled\n1'b1: enabled. If the PWM is worked the one-shot mode, this bit will\nbe cleared at the  end of operation"
          }
        ],
        "description": "PWM Control Register"
      },
      {
        "type": "register",
        "name": "VOPB_PWM_PERIOD_HPR",
        "offset": "0x01a4",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "PWM_PERIOD",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "Output Waveform Period/Input Waveform High Polarity Cycle\nIf PWM is operated at the continuous mode or one-shot mode, this\nvalue defines the period of the output waveform. Note that, if the\nPWM is operated at the center-aligned mode, the period should be\nan even one, and therefore only the bit [31:1] is taken into account\nand bit [0] always considered as 0.\nIf PWM is operated at the capture mode, this value indicates the\neffective high polarity cycles of input waveform. This value is based\non the PWM clock.\nThe value ranges from 0 to (2^32-1)."
          }
        ],
        "description": "PWM Period Register/High Polarity Capture Register"
      },
      {
        "type": "register",
        "name": "VOPB_PWM_DUTY_LPR",
        "offset": "0x01a8",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "PWM_DUTY",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "Output Waveform Duty Cycle/Input Waveform Low Polarity Cycle\nIf PWM is operated at the continuous mode or one-shot mode, this\nvalue defines the duty cycle of the output waveform. The PWM\nstarts the output waveform with duty cycle. Note that, if the PWM is\noperated at the center-aligned mode, the period should be an even\none, and therefore only the [31:1] is taken into account.\nIf PWM is operated at the capture mode, this value indicates the\neffective low polarity cycles of input waveform.\nThis value is based on the PWM clock. The value ranges from 0 to\n(2^32-1)."
          }
        ],
        "description": "PWM Duty Register/Low Polarity Capture Register"
      },
      {
        "type": "register",
        "name": "VOPB_PWM_CNT",
        "offset": "0x01ac",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "PWM_CNT",
            "bit_range": "31:0",
            "attr": "RO",
            "reset": "0x00000000",
            "description": "Timer Counter\nThe 32-bit indicates current value of PWM Channel 0 counter. The\ncounter runs at the rate of PWM clock.\nThe value ranges from 0 to (2^32-1)."
          }
        ],
        "description": "PWM Counter Register"
      },
      {
        "type": "register",
        "name": "VOPB_BCSH_COLOR_BAR",
        "offset": "0x01b0",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "COLOR_BAR_V",
            "bit_range": "31:24",
            "attr": "RW",
            "reset": "0x00",
            "description": "v color value"
          },
          {
            "name": "COLOR_BAR_U",
            "bit_range": "23:16",
            "attr": "RW",
            "reset": "0x00",
            "description": "u color value"
          },
          {
            "name": "COLOR_BAR_Y",
            "bit_range": "15:8",
            "attr": "RW",
            "reset": "0x00",
            "description": "y color value"
          },
          {
            "name": "RESERVED",
            "bit_range": "7:1",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "BCSH_EN",
            "bit_range": "0",
            "attr": "RW",
            "reset": "0x0",
            "description": "1'b0 : bcsh bypass\n1'b1 : bcsh enable"
          }
        ],
        "description": "Color bar config register"
      },
      {
        "type": "register",
        "name": "VOPB_BCSH_BCS",
        "offset": "0x01b4",
        "size": "W",
        "reset": "0xd0010000",
        "bit_ranges": [
          {
            "name": "OUT_MODE",
            "bit_range": "31:30",
            "attr": "RW",
            "reset": "0x3",
            "description": "video out mode config register\n2'b00 : black\n2'b01 : blue\n2'b10 : color bar\n2'b11 : normal video"
          },
          {
            "name": "SAT_CON",
            "bit_range": "29:20",
            "attr": "RW",
            "reset": "0x100",
            "description": "Saturation*Contrast*256 : 0,1.992*1.992"
          },
          {
            "name": "RESERVED",
            "bit_range": "19:17",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "CONTRAST",
            "bit_range": "16:8",
            "attr": "RW",
            "reset": "0x100",
            "description": "Contrast*256 : 0,1.992"
          },
          {
            "name": "BRIGHTNESS",
            "bit_range": "7:0",
            "attr": "RW",
            "reset": "0x00",
            "description": "Brightness : -32,31"
          }
        ],
        "description": "Brightness contrast saturation*contrast config register"
      },
      {
        "type": "register",
        "name": "VOPB_BCSH_H",
        "offset": "0x01b8",
        "size": "W",
        "reset": "0x01000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:25",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "COS_HUE",
            "bit_range": "24:16",
            "attr": "RW",
            "reset": "0x100",
            "description": "cos hue value"
          },
          {
            "name": "RESERVED",
            "bit_range": "15:9",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "SIN_HUE",
            "bit_range": "8:0",
            "attr": "RW",
            "reset": "0x000",
            "description": "sin hue value"
          }
        ],
        "description": "Sin hue and cos hue config register"
      },
      {
        "type": "register",
        "name": "VOPB_BCSH_CTRL",
        "offset": "0x01bc",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:7",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "BCSH_R2Y_CSC_MODE",
            "bit_range": "6",
            "attr": "RW",
            "reset": "0x0",
            "description": "Color space conversion:\n1'b0: BT601\n1'b1: BT709"
          },
          {
            "name": "RESERVED",
            "bit_range": "5",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "BCSH_R2Y_EN",
            "bit_range": "4",
            "attr": "RW",
            "reset": "0x0",
            "description": "1'b0:bypass\n1'b1:enable"
          },
          {
            "name": "BCSH_Y2R_CSC_MODE",
            "bit_range": "3:2",
            "attr": "RW",
            "reset": "0x0",
            "description": "Color space conversion(YUV2RGB):\n2'b00/01 : mpeg\n2'b10    : jpeg\n2'b11    : hd"
          },
          {
            "name": "RESERVED",
            "bit_range": "1",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "BCSH_Y2R_EN",
            "bit_range": "0",
            "attr": "RW",
            "reset": "0x0",
            "description": "1'b0:bypass\n1'b1:enable"
          }
        ],
        "description": "BCSH contrl register"
      },
      {
        "type": "register",
        "name": "VOPB_CABC_CTRL0",
        "offset": "0x01c0",
        "size": "W",
        "reset": "0x00ed8000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:27",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "CABC_CALC_PIXEL_NUM",
            "bit_range": "26:4",
            "attr": "RW",
            "reset": "0x0ed800",
            "description": "cabc calc pixel numbers = x % * cabc_total_num"
          },
          {
            "name": "PWM_CONFIG_MODE",
            "bit_range": "3:2",
            "attr": "RW",
            "reset": "0x0",
            "description": "2'b00 : last frame pwm value\n2'b01 : cur frame pwm value\n2'b1x : stage by stage"
          },
          {
            "name": "CABC_HANDLE_EN",
            "bit_range": "1",
            "attr": "RW",
            "reset": "0x0",
            "description": "cabc control pwm"
          },
          {
            "name": "CABC_EN",
            "bit_range": "0",
            "attr": "RW",
            "reset": "0x0",
            "description": "1'b0 : cabc disable\n1'b1 : cabc enable"
          }
        ],
        "description": "Content Adaptive Backlight Control register0"
      },
      {
        "type": "register",
        "name": "VOPB_CABC_CTRL1",
        "offset": "0x01c4",
        "size": "W",
        "reset": "0x00fa0000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:27",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "CABC_TOTAL_NUM",
            "bit_range": "26:4",
            "attr": "RW",
            "reset": "0x0fa000",
            "description": "cabc totala numbers = h_vd * v_vd"
          },
          {
            "name": "RESERVED",
            "bit_range": "3:1",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "CABC_LUT_EN",
            "bit_range": "0",
            "attr": "RW",
            "reset": "0x0",
            "description": "cabc pwm lut enable"
          }
        ],
        "description": "Content Adaptive Backlight Control register1"
      },
      {
        "type": "register",
        "name": "VOPB_CABC_CTRL2",
        "offset": "0x01c8",
        "size": "W",
        "reset": "0x000110f0",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:20",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "CABC_STAGE_UP_MODE",
            "bit_range": "19",
            "attr": "RW",
            "reset": "0x0",
            "description": "1'b0: mul mode\n1'b1: add mode"
          },
          {
            "name": "RESERVED",
            "bit_range": "18:17",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "CABC_STAGE_UP",
            "bit_range": "16:8",
            "attr": "RW",
            "reset": "0x110",
            "description": "when mul mode ,scale stage up (1~1.5 * 256).\nwhen add mode ,scale stage up (0x00~0xff)."
          },
          {
            "name": "CABC_STAGE_DOWN",
            "bit_range": "7:0",
            "attr": "RW",
            "reset": "0xf0",
            "description": "when mul mode ,scale stage down (0.667~1 * 256).\nwhen add mode ,scale stage down (0x00~0xff)."
          }
        ],
        "description": "Content Adaptive Backlight Control register2"
      },
      {
        "type": "register",
        "name": "VOPB_CABC_CTRL3",
        "offset": "0x01cc",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:9",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "CABC_GLOBAL_DN_LIMIT_EN",
            "bit_range": "8",
            "attr": "RW",
            "reset": "0x0",
            "description": "cabc global scale down limit enable."
          },
          {
            "name": "CABC_GLOBAL_DN",
            "bit_range": "7:0",
            "attr": "RW",
            "reset": "0x00",
            "description": "cabc global scale down value."
          }
        ],
        "description": "Content Adaptive Backlight Control register3"
      },
      {
        "type": "register",
        "name": "VOPB_CABC_GAUSS_LINE0_0",
        "offset": "0x01d0",
        "size": "W",
        "reset": "0x15110903",
        "bit_ranges": [
          {
            "name": "T_LINE0_3",
            "bit_range": "31:24",
            "attr": "RW",
            "reset": "0x15",
            "description": "gauss parameter t_line0_3"
          },
          {
            "name": "T_LINE0_2",
            "bit_range": "23:16",
            "attr": "RW",
            "reset": "0x11",
            "description": "gauss parameter t_line0_2"
          },
          {
            "name": "T_LINE0_1",
            "bit_range": "15:8",
            "attr": "RW",
            "reset": "0x09",
            "description": "gauss parameter t_line0_1"
          },
          {
            "name": "T_LINE0_0",
            "bit_range": "7:0",
            "attr": "RW",
            "reset": "0x03",
            "description": "gauss parameter t_line0_0"
          }
        ],
        "description": "CABC gauss line config register00"
      },
      {
        "type": "register",
        "name": "VOPB_CABC_GAUSS_LINE0_1",
        "offset": "0x01d4",
        "size": "W",
        "reset": "0x00030911",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:24",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "T_LINE0_6",
            "bit_range": "23:16",
            "attr": "RW",
            "reset": "0x03",
            "description": "gauss parameter t_line0_6"
          },
          {
            "name": "T_LINE0_5",
            "bit_range": "15:8",
            "attr": "RW",
            "reset": "0x09",
            "description": "gauss parameter t_line0_5"
          },
          {
            "name": "T_LINE0_4",
            "bit_range": "7:0",
            "attr": "RW",
            "reset": "0x11",
            "description": "gauss parameter t_line0_4"
          }
        ],
        "description": "CABC gauss line config register01"
      },
      {
        "type": "register",
        "name": "VOPB_CABC_GAUSS_LINE1_0",
        "offset": "0x01d8",
        "size": "W",
        "reset": "0x1a150b04",
        "bit_ranges": [
          {
            "name": "T_LINE1_3",
            "bit_range": "31:24",
            "attr": "RW",
            "reset": "0x1a",
            "description": "gauss parameter t_line1_3"
          },
          {
            "name": "T_LINE1_2",
            "bit_range": "23:16",
            "attr": "RW",
            "reset": "0x15",
            "description": "gauss parameter t_line1_2"
          },
          {
            "name": "T_LINE1_1",
            "bit_range": "15:8",
            "attr": "RW",
            "reset": "0x0b",
            "description": "gauss parameter t_line1_1"
          },
          {
            "name": "T_LINE1_0",
            "bit_range": "7:0",
            "attr": "RW",
            "reset": "0x04",
            "description": "gauss parameter t_line1_0"
          }
        ],
        "description": "CABC gauss line config register10"
      },
      {
        "type": "register",
        "name": "VOPB_CABC_GAUSS_LINE1_1",
        "offset": "0x01dc",
        "size": "W",
        "reset": "0x00040b15",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:24",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "T_LINE1_6",
            "bit_range": "23:16",
            "attr": "RW",
            "reset": "0x04",
            "description": "gauss parameter t_line1_6"
          },
          {
            "name": "T_LINE1_5",
            "bit_range": "15:8",
            "attr": "RW",
            "reset": "0x0b",
            "description": "gauss parameter t_line1_5"
          },
          {
            "name": "T_LINE1_4",
            "bit_range": "7:0",
            "attr": "RW",
            "reset": "0x15",
            "description": "gauss parameter t_line1_4"
          }
        ],
        "description": "CABC gauss line config register11"
      },
      {
        "type": "register",
        "name": "VOPB_CABC_GAUSS_LINE2_0",
        "offset": "0x01e0",
        "size": "W",
        "reset": "0x15110903",
        "bit_ranges": [
          {
            "name": "T_LINE2_3",
            "bit_range": "31:24",
            "attr": "RW",
            "reset": "0x15",
            "description": "gauss parameter t_line2_3"
          },
          {
            "name": "T_LINE2_2",
            "bit_range": "23:16",
            "attr": "RW",
            "reset": "0x11",
            "description": "gauss parameter t_line2_2"
          },
          {
            "name": "T_LINE2_1",
            "bit_range": "15:8",
            "attr": "RW",
            "reset": "0x09",
            "description": "gauss parameter t_line2_1"
          },
          {
            "name": "T_LINE2_0",
            "bit_range": "7:0",
            "attr": "RW",
            "reset": "0x03",
            "description": "gauss parameter t_line2_0"
          }
        ],
        "description": "CABC gauss line config register20"
      },
      {
        "type": "register",
        "name": "VOPB_CABC_GAUSS_LINE2_1",
        "offset": "0x01e4",
        "size": "W",
        "reset": "0x00030911",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:24",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "T_LINE2_6",
            "bit_range": "23:16",
            "attr": "RW",
            "reset": "0x03",
            "description": "gauss parameter t_line2_6"
          },
          {
            "name": "T_LINE2_5",
            "bit_range": "15:8",
            "attr": "RW",
            "reset": "0x09",
            "description": "gauss parameter t_line2_5"
          },
          {
            "name": "T_LINE2_4",
            "bit_range": "7:0",
            "attr": "RW",
            "reset": "0x11",
            "description": "gauss parameter t_line2_4"
          }
        ],
        "description": "CABC gauss line config register21"
      },
      {
        "type": "register",
        "name": "VOPB_FRC_LOWER01_0",
        "offset": "0x01e8",
        "size": "W",
        "reset": "0x12844821",
        "bit_ranges": [
          {
            "name": "LOWER01_FRM1",
            "bit_range": "31:16",
            "attr": "RW",
            "reset": "0x1284",
            "description": "frc parameter lowerbit = 2'b01,frm1"
          },
          {
            "name": "LOWER01_FRM0",
            "bit_range": "15:0",
            "attr": "RW",
            "reset": "0x4821",
            "description": "frc parameter lowerbit = 2'b01,frm0"
          }
        ],
        "description": "FRC lookup table config register010"
      },
      {
        "type": "register",
        "name": "VOPB_FRC_LOWER01_1",
        "offset": "0x01ec",
        "size": "W",
        "reset": "0x21488412",
        "bit_ranges": [
          {
            "name": "LOWER01_FRM3",
            "bit_range": "31:16",
            "attr": "RW",
            "reset": "0x2148",
            "description": "frc parameter lowerbit = 2'b01,frm3"
          },
          {
            "name": "LOWER01_FRM2",
            "bit_range": "15:0",
            "attr": "RW",
            "reset": "0x8412",
            "description": "frc parameter lowerbit = 2'b01,frm2"
          }
        ],
        "description": "FRC lookup table config register011"
      },
      {
        "type": "register",
        "name": "VOPB_FRC_LOWER10_0",
        "offset": "0x01f0",
        "size": "W",
        "reset": "0xa55a9696",
        "bit_ranges": [
          {
            "name": "LOWER10_FRM1",
            "bit_range": "31:16",
            "attr": "RW",
            "reset": "0xa55a",
            "description": "frc parameter lowerbit = 2'b10,frm1"
          },
          {
            "name": "LOWER10_FRM0",
            "bit_range": "15:0",
            "attr": "RW",
            "reset": "0x9696",
            "description": "frc parameter lowerbit = 2'b10,frm0"
          }
        ],
        "description": "FRC lookup table config register100"
      },
      {
        "type": "register",
        "name": "VOPB_FRC_LOWER10_1",
        "offset": "0x01f4",
        "size": "W",
        "reset": "0x5aa56969",
        "bit_ranges": [
          {
            "name": "LOWER10_FRM3",
            "bit_range": "31:16",
            "attr": "RW",
            "reset": "0x5aa5",
            "description": "frc parameter lowerbit = 2'b10,frm3"
          },
          {
            "name": "LOWER10_FRM2",
            "bit_range": "15:0",
            "attr": "RW",
            "reset": "0x6969",
            "description": "frc parameter lowerbit = 2'b10,frm2"
          }
        ],
        "description": "FRC lookup table config register101"
      },
      {
        "type": "register",
        "name": "VOPB_FRC_LOWER11_0",
        "offset": "0x01f8",
        "size": "W",
        "reset": "0xdeb77bed",
        "bit_ranges": [
          {
            "name": "LOWER11_FRM1",
            "bit_range": "31:16",
            "attr": "RW",
            "reset": "0xdeb7",
            "description": "frc parameter lowerbit = 2'b11,frm1"
          },
          {
            "name": "LOWER11_FRM0",
            "bit_range": "15:0",
            "attr": "RW",
            "reset": "0x7bed",
            "description": "frc parameter lowerbit = 2'b11,frm0"
          }
        ],
        "description": "FRC lookup table config register110"
      },
      {
        "type": "register",
        "name": "VOPB_FRC_LOWER11_1",
        "offset": "0x01fc",
        "size": "W",
        "reset": "0xed7bb7de",
        "bit_ranges": [
          {
            "name": "LOWER11_FRM3",
            "bit_range": "31:16",
            "attr": "RW",
            "reset": "0xed7b",
            "description": "frc parameter lowerbit = 2'b11,frm3"
          },
          {
            "name": "LOWER11_FRM2",
            "bit_range": "15:0",
            "attr": "RW",
            "reset": "0xb7de",
            "description": "frc parameter lowerbit = 2'b11,frm2"
          }
        ],
        "description": "FRC lookup table config register111"
      },
      {
        "type": "register",
        "name": "VOPB_AFBCD0_CTRL",
        "offset": "0x0200",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:22",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "AFBCD_HREG_BLOCK_SPLIT",
            "bit_range": "21",
            "attr": "RW",
            "reset": "0x0",
            "description": "afbcd_hreg_block_split"
          },
          {
            "name": "AFBCD_HREG_PIXEL_PACKING_FMT",
            "bit_range": "20:16",
            "attr": "RW",
            "reset": "0x00",
            "description": "afbcd_hreg_pixel_packing_fmt"
          },
          {
            "name": "FBDC_RID",
            "bit_range": "15:12",
            "attr": "RW",
            "reset": "0x0",
            "description": "fbdc_rid"
          },
          {
            "name": "RESERVED",
            "bit_range": "11:10",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "VOPB_FBDC_AXI_MAX_OUTSTANDING_EN",
            "bit_range": "9",
            "attr": "RW",
            "reset": "0x0",
            "description": "VOPB_fbdc_axi_max_outstanding_en"
          },
          {
            "name": "VOPB_FBDC_AXI_MAX_OUTSTANDING_NUM",
            "bit_range": "8:4",
            "attr": "RW",
            "reset": "0x00",
            "description": "VOPB_fbdc_axi_max_outstanding_num"
          },
          {
            "name": "FBDC_RSTN",
            "bit_range": "3",
            "attr": "RW",
            "reset": "0x0",
            "description": "fbdc_rstn"
          },
          {
            "name": "VOPB_FBDC_WIN_SEL",
            "bit_range": "2:1",
            "attr": "RW",
            "reset": "0x0",
            "description": "seleclt fbdc to layer 2'bxx"
          },
          {
            "name": "VOPB_FBDC_EN",
            "bit_range": "0",
            "attr": "RW",
            "reset": "0x0",
            "description": "1'b0 : disable\n1'b1 : enable"
          }
        ],
        "description": "AFBCD0 control register"
      },
      {
        "type": "register",
        "name": "VOPB_AFBCD0_HDR_PTR",
        "offset": "0x0204",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "AFBCD_HREG_HDR_PTR",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "afbcd_hreg_hdr_ptr"
          }
        ],
        "description": "AFBCD0 memory start address"
      },
      {
        "type": "register",
        "name": "VOPB_AFBCD0_PIC_SIZE",
        "offset": "0x0208",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "AFBCD_HREG_PIC_HEIGHT",
            "bit_range": "31:16",
            "attr": "RW",
            "reset": "0x0000",
            "description": "afbcd_hreg_pic_height"
          },
          {
            "name": "AFBCD_HREG_PIC_WIDTH",
            "bit_range": "15:0",
            "attr": "RW",
            "reset": "0x0000",
            "description": "afbcd_hreg_pic_width"
          }
        ],
        "description": "AFBCD0 pic size"
      },
      {
        "type": "register",
        "name": "VOPB_AFBCD0_STATUS",
        "offset": "0x020c",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:3",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "AFBCD_HREG_AXI_RRESP",
            "bit_range": "2",
            "attr": "RW",
            "reset": "0x0",
            "description": "afbcd_hreg_axi_rresp"
          },
          {
            "name": "AFBCD_HREG_DEC_RESP",
            "bit_range": "1",
            "attr": "RW",
            "reset": "0x0",
            "description": "afbcd_hreg_dec_resp"
          },
          {
            "name": "AFBCD_HREG_IDLE_N",
            "bit_range": "0",
            "attr": "RW",
            "reset": "0x0",
            "description": "afbcd_hreg_idle_n"
          }
        ],
        "description": "AFBCD0 status"
      },
      {
        "type": "register",
        "name": "VOPB_INTR_EN0",
        "offset": "0x0280",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "WRITE_MASK",
            "bit_range": "31:16",
            "attr": "RW",
            "reset": "0x0000",
            "description": "When every bit HIGH, enable the writing corresponding bit\nWhen every bit LOW, don't care the writing corresponding bit"
          },
          {
            "name": "INTR_EN_DMA_FINISH",
            "bit_range": "15",
            "attr": "RW",
            "reset": "0x0",
            "description": "1'b0: disable\n1'b1: enable"
          },
          {
            "name": "INTR_EN_MMU",
            "bit_range": "14",
            "attr": "RW",
            "reset": "0x0",
            "description": "1'b0: disable\n1'b1: enable"
          },
          {
            "name": "INTR_EN_DSP_HOLD_VALID",
            "bit_range": "13",
            "attr": "RW",
            "reset": "0x0",
            "description": "display hold valid interrupt enable\n1'b0: disable\n1'b1: enable"
          },
          {
            "name": "INTR_EN_FS_FIELD",
            "bit_range": "12",
            "attr": "RW",
            "reset": "0x0",
            "description": "field interrupt enable\n1'b0: disable\n1'b1: enable"
          },
          {
            "name": "INTR_EN_POST_BUF_EMPTY",
            "bit_range": "11",
            "attr": "RW",
            "reset": "0x0",
            "description": "post buffer empty interrupt enable\n1'b0: disable\n1'b1: enable"
          },
          {
            "name": "INTR_EN_HWC_EMPTY",
            "bit_range": "10",
            "attr": "RW",
            "reset": "0x0",
            "description": "hwc data empty interrupt enable\n1'b0: disable\n1'b1: enable"
          },
          {
            "name": "INTR_EN_WIN3_EMPTY",
            "bit_range": "9",
            "attr": "RW",
            "reset": "0x0",
            "description": "win3 data empty interrupt enable\n1'b0: disable\n1'b1: enable"
          },
          {
            "name": "INTR_EN_WIN2_EMPTY",
            "bit_range": "8",
            "attr": "RW",
            "reset": "0x0",
            "description": "win2 data empty interrupt enable\n1'b0: disable\n1'b1: enable"
          },
          {
            "name": "INTR_EN_WIN1_EMPTY",
            "bit_range": "7",
            "attr": "RW",
            "reset": "0x0",
            "description": "win1 data empty interrupt enable\n1'b0: disable\n1'b1: enable"
          },
          {
            "name": "INTR_EN_WIN0_EMPTY",
            "bit_range": "6",
            "attr": "RW",
            "reset": "0x0",
            "description": "win0 data empty interrupt enable\n1'b0: disable\n1'b1: enable"
          },
          {
            "name": "INTR_EN_BUS_ERROR",
            "bit_range": "5",
            "attr": "RW",
            "reset": "0x0",
            "description": "Bus error Interrupt enable\n1'b0: disable\n1'b1: enable"
          },
          {
            "name": "INTR_EN_LINE_FLAG1",
            "bit_range": "4",
            "attr": "RW",
            "reset": "0x0",
            "description": "Line flag 1 Interrupt enable\n1'b0: disable\n1'b1: enable"
          },
          {
            "name": "INTR_EN_LINE_FLAG0",
            "bit_range": "3",
            "attr": "RW",
            "reset": "0x0",
            "description": "Line flag 0 Interrupt enable\n1'b0: disable\n1'b1: enable"
          },
          {
            "name": "INTR_EN_ADDR_SAME",
            "bit_range": "2",
            "attr": "RW",
            "reset": "0x0",
            "description": "memory start addr same interruption enable\n1'b0: disable\n1'b1: enable"
          },
          {
            "name": "INTR_EN_FS_NEW",
            "bit_range": "1",
            "attr": "RW",
            "reset": "0x0",
            "description": "Frame new start interrupt enable\n1'b0: disable\n1'b1: enable"
          },
          {
            "name": "INTR_EN_FS",
            "bit_range": "0",
            "attr": "RW",
            "reset": "0x0",
            "description": "Frame start interrupt enable\n1'b0: disable\n1'b1: enable"
          }
        ],
        "description": "Interrupt enable register"
      },
      {
        "type": "register",
        "name": "VOPB_INTR_CLEAR0",
        "offset": "0x0284",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "WRITE_MASK",
            "bit_range": "31:16",
            "attr": "RW",
            "reset": "0x0000",
            "description": "When every bit HIGH, enable the writing corresponding bit\nWhen every bit LOW, don't care the writing corresponding bit"
          },
          {
            "name": "INT_CLR_DMA_FINISH",
            "bit_range": "15",
            "attr": "RW",
            "reset": "0x0",
            "description": "dma finish interrupt clear(Auto clear)"
          },
          {
            "name": "INT_CLR_MMU",
            "bit_range": "14",
            "attr": "RW",
            "reset": "0x0",
            "description": "mmu interrupt clear(Auto clear)"
          },
          {
            "name": "INT_CLR_DSP_HOLD_VALID",
            "bit_range": "13",
            "attr": "W1C",
            "reset": "0x0",
            "description": "display hold valid interrupt clear(Auto clear)"
          },
          {
            "name": "INT_CLR_FS_FIELD",
            "bit_range": "12",
            "attr": "W1C",
            "reset": "0x0",
            "description": "field start interrupt clear(Auto clear)\nField start interrupt clear (Auto clear)"
          },
          {
            "name": "INT_CLR_POST_BUF_EMPTY",
            "bit_range": "11",
            "attr": "W1C",
            "reset": "0x0",
            "description": "post buffer empty interrupt clear(Auto clear)"
          },
          {
            "name": "INT_CLR_HWC_EMPTY",
            "bit_range": "10",
            "attr": "W1C",
            "reset": "0x0",
            "description": "hwc data empty interrupt clear(Auto clear)"
          },
          {
            "name": "INT_CLR_WIN3_EMPTY",
            "bit_range": "9",
            "attr": "W1C",
            "reset": "0x0",
            "description": "win3 data empty interrupt clear(Auto clear)"
          },
          {
            "name": "INT_CLR_WIN2_EMPTY",
            "bit_range": "8",
            "attr": "W1C",
            "reset": "0x0",
            "description": "win2 data empty interrupt clear(Auto clear)"
          },
          {
            "name": "INT_CLR_WIN1_EMPTY",
            "bit_range": "7",
            "attr": "W1C",
            "reset": "0x0",
            "description": "win1 data empty interrupt clear(Auto clear)"
          },
          {
            "name": "INT_CLR_WIN0_EMPTY",
            "bit_range": "6",
            "attr": "W1C",
            "reset": "0x0",
            "description": "win0 data empty interrupt clear(Auto clear)"
          },
          {
            "name": "INT_CLR_BUS_ERROR",
            "bit_range": "5",
            "attr": "W1C",
            "reset": "0x0",
            "description": "Bus error Interrupt clear(Auto clear)"
          },
          {
            "name": "INT_CLR_LINE_FLAG1",
            "bit_range": "4",
            "attr": "W1C",
            "reset": "0x0",
            "description": "Line flag 1 Interrupt clear(Auto clear)"
          },
          {
            "name": "INT_CLR_LINE_FLAG0",
            "bit_range": "3",
            "attr": "W1C",
            "reset": "0x0",
            "description": "Line flag 0 Interrupt clear(Auto clear)"
          },
          {
            "name": "INT_CLR_ADDR_SAME",
            "bit_range": "2",
            "attr": "W1C",
            "reset": "0x0",
            "description": "memory start addr same interruption clear(Auto clear)"
          },
          {
            "name": "INT_CLR_FS_NEW",
            "bit_range": "1",
            "attr": "W1C",
            "reset": "0x0",
            "description": "Frame new start interrupt clear (Auto clear)"
          },
          {
            "name": "INT_CLR_FS",
            "bit_range": "0",
            "attr": "W1C",
            "reset": "0x0",
            "description": "Frame start interrupt clear (Auto clear)"
          }
        ],
        "description": "Interrupt clear register"
      },
      {
        "type": "register",
        "name": "VOPB_INTR_STATUS0",
        "offset": "0x0288",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:16",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "INT_STATUS_DMA_FINISH",
            "bit_range": "15",
            "attr": "RW",
            "reset": "0x0",
            "description": "dma finish interrupt status"
          },
          {
            "name": "INT_STATUS_MMU",
            "bit_range": "14",
            "attr": "RW",
            "reset": "0x0",
            "description": "mmu interrupt status"
          },
          {
            "name": "INT_STATUS_DSP_HOLD_VALID",
            "bit_range": "13",
            "attr": "RO",
            "reset": "0x0",
            "description": "display hold valid interrupt status"
          },
          {
            "name": "INT_STATUS_FS_FIELD",
            "bit_range": "12",
            "attr": "RO",
            "reset": "0x0",
            "description": "Field start  interrupt status"
          },
          {
            "name": "INT_STATUS_POST_BUF_EMPTY",
            "bit_range": "11",
            "attr": "RO",
            "reset": "0x0",
            "description": "post buffer empty interrupt status"
          },
          {
            "name": "INT_STATUS_HWC_EMPTY",
            "bit_range": "10",
            "attr": "RO",
            "reset": "0x0",
            "description": "hwc data empty interrupt status"
          },
          {
            "name": "INT_STATUS_WIN3_EMPTY",
            "bit_range": "9",
            "attr": "RO",
            "reset": "0x0",
            "description": "win3 data empty interrupt status"
          },
          {
            "name": "INT_STATUS_WIN2_EMPTY",
            "bit_range": "8",
            "attr": "RO",
            "reset": "0x0",
            "description": "win2 data empty interrupt status"
          },
          {
            "name": "INT_STATUS_WIN1_EMPTY",
            "bit_range": "7",
            "attr": "RO",
            "reset": "0x0",
            "description": "win1 data empty interrupt status"
          },
          {
            "name": "INT_STATUS_WIN0_EMPTY",
            "bit_range": "6",
            "attr": "RO",
            "reset": "0x0",
            "description": "win0 data empty interrupt status"
          },
          {
            "name": "INT_STATUS_BUS_ERROR",
            "bit_range": "5",
            "attr": "RO",
            "reset": "0x0",
            "description": "Bus error Interrupt status"
          },
          {
            "name": "INT_STATUS_LINE_FLAG1",
            "bit_range": "4",
            "attr": "RO",
            "reset": "0x0",
            "description": "Line flag 1 Interrupt status"
          },
          {
            "name": "INT_STATUS_LINE_FLAG0",
            "bit_range": "3",
            "attr": "RO",
            "reset": "0x0",
            "description": "Line flag 0 Interrupt status"
          },
          {
            "name": "INT_STATUS_ADDR_SAME",
            "bit_range": "2",
            "attr": "RW",
            "reset": "0x0",
            "description": "memory start addr same interruption status"
          },
          {
            "name": "INT_STATUS_FS_NEW",
            "bit_range": "1",
            "attr": "RO",
            "reset": "0x0",
            "description": "Frame start  interrupt status(when memory start addr are\nsame,no interruption)"
          },
          {
            "name": "INT_STATUS_FS",
            "bit_range": "0",
            "attr": "RO",
            "reset": "0x0",
            "description": "Frame start interrupt status"
          }
        ],
        "description": "interrupt  status"
      },
      {
        "type": "register",
        "name": "VOPB_INTR_RAW_STATUS0",
        "offset": "0x028c",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:16",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "INT_RAW_STATUS_DMA_FINISH",
            "bit_range": "15",
            "attr": "RO",
            "reset": "0x0",
            "description": "dma finish interrupt raw status"
          },
          {
            "name": "INT_RAW_STATUS_MMU",
            "bit_range": "14",
            "attr": "RO",
            "reset": "0x0",
            "description": "mmu interrupt raw status"
          },
          {
            "name": "INT_RAW_STATUS_DSP_HOLD_VALID",
            "bit_range": "13",
            "attr": "RO",
            "reset": "0x0",
            "description": "display hold valid interrupt raw status"
          },
          {
            "name": "INT_RAW_STATUS_FS_FIELD",
            "bit_range": "12",
            "attr": "RO",
            "reset": "0x0",
            "description": "Field start raw interrupt status"
          },
          {
            "name": "INT_RAW_STATUS_POST_BUF_EMPTY",
            "bit_range": "11",
            "attr": "RO",
            "reset": "0x0",
            "description": "post buffer empty interrupt raw status"
          },
          {
            "name": "INT_RAW_STATUS_HWC_EMPTY",
            "bit_range": "10",
            "attr": "RO",
            "reset": "0x0",
            "description": "hwc data empty interrupt raw status"
          },
          {
            "name": "INT_RAW_STATUS_WIN3_EMPTY",
            "bit_range": "9",
            "attr": "RO",
            "reset": "0x0",
            "description": "win3 data empty interrupt raw status"
          },
          {
            "name": "INT_RAW_STATUS_WIN2_EMPTY",
            "bit_range": "8",
            "attr": "RO",
            "reset": "0x0",
            "description": "win2 data empty interrupt raw status"
          },
          {
            "name": "INT_RAW_STATUS_WIN1_EMPTY",
            "bit_range": "7",
            "attr": "RO",
            "reset": "0x0",
            "description": "win1 data empty interrupt raw status"
          },
          {
            "name": "INT_RAW_STATUS_WIN0_EMPTY",
            "bit_range": "6",
            "attr": "RO",
            "reset": "0x0",
            "description": "win0 data empty interrupt raw status"
          },
          {
            "name": "INT_RAW_STATUS_BUS_ERROR",
            "bit_range": "5",
            "attr": "RO",
            "reset": "0x0",
            "description": "Bus error Interrupt raw status"
          },
          {
            "name": "INT_RAW_STATUS_LINE_FRAG1",
            "bit_range": "4",
            "attr": "RO",
            "reset": "0x0",
            "description": "Line flag 1 Interrupt raw status"
          },
          {
            "name": "INT_RAW_STATUS_LINE_FRAG0",
            "bit_range": "3",
            "attr": "RO",
            "reset": "0x0",
            "description": "Line flag 0 Interrupt raw status"
          },
          {
            "name": "INT_RAW_STATUS_ADDR_SAME",
            "bit_range": "2",
            "attr": "RO",
            "reset": "0x0",
            "description": "memory start addr same interruption raw status"
          },
          {
            "name": "INT_RAW_STATUS_FS_NEW",
            "bit_range": "1",
            "attr": "RO",
            "reset": "0x0",
            "description": "Frame start  interrupt raw status(when memory start addr are\nsame)"
          },
          {
            "name": "INT_RAW_STATUS_FS",
            "bit_range": "0",
            "attr": "RO",
            "reset": "0x0",
            "description": "Frame start raw interrupt status\nFrame start raw interrupt status"
          }
        ],
        "description": "raw interrupt status"
      },
      {
        "type": "register",
        "name": "VOPB_INTR_EN1",
        "offset": "0x0290",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "WRITE_MASK",
            "bit_range": "31:16",
            "attr": "RW",
            "reset": "0x0000",
            "description": "write_mask"
          },
          {
            "name": "INT_EN_VFP",
            "bit_range": "15",
            "attr": "RW",
            "reset": "0x0",
            "description": "int_en_vfp"
          },
          {
            "name": "INT_EN_WB_FINISH",
            "bit_range": "14",
            "attr": "RW",
            "reset": "0x0",
            "description": "1'b0: disable\n1'b1: enable"
          },
          {
            "name": "INT_EN_WB_UV_FIFO_FULL",
            "bit_range": "13",
            "attr": "RW",
            "reset": "0x0",
            "description": "1'b0: disable\n1'b1: enable"
          },
          {
            "name": "INT_EN_WB_YRGB_FIFO_FULL",
            "bit_range": "12",
            "attr": "RW",
            "reset": "0x0",
            "description": "1'b0: disable\n1'b1: enable"
          },
          {
            "name": "INT_EN_AFBCD3_HREG_AXI_RRESP",
            "bit_range": "11",
            "attr": "RW",
            "reset": "0x0",
            "description": "1'b0: disable\n1'b1: enable"
          },
          {
            "name": "INT_EN_AFBCD3_HREG_DEC_RESP",
            "bit_range": "10",
            "attr": "RW",
            "reset": "0x0",
            "description": "1'b0: disable\n1'b1: enable"
          },
          {
            "name": "INT_EN_AFBCD2_HREG_AXI_RRESP",
            "bit_range": "9",
            "attr": "RW",
            "reset": "0x0",
            "description": "1'b0: disable\n1'b1: enable"
          },
          {
            "name": "INT_EN_AFBCD2_HREG_DEC_RESP",
            "bit_range": "8",
            "attr": "RW",
            "reset": "0x0",
            "description": "1'b0: disable\n1'b1: enable"
          },
          {
            "name": "INT_EN_AFBCD1_HREG_AXI_RRESP",
            "bit_range": "7",
            "attr": "RW",
            "reset": "0x0",
            "description": "1'b0: disable\n1'b1: enable"
          },
          {
            "name": "INT_EN_AFBCD1_HREG_DEC_RESP",
            "bit_range": "6",
            "attr": "RW",
            "reset": "0x0",
            "description": "1'b0: disable\n1'b1: enable"
          },
          {
            "name": "INT_EN_AFBCD0_HREG_AXI_RRESP",
            "bit_range": "5",
            "attr": "RW",
            "reset": "0x0",
            "description": "1'b0: disable\n1'b1: enable"
          },
          {
            "name": "INT_EN_AFBCD0_HREG_DEC_RESP",
            "bit_range": "4",
            "attr": "RW",
            "reset": "0x0",
            "description": "1'b0: disable\n1'b1: enable"
          },
          {
            "name": "INT_EN_FBCD3",
            "bit_range": "3",
            "attr": "RW",
            "reset": "0x0",
            "description": "1'b0: disable\n1'b1: enable"
          },
          {
            "name": "INT_EN_FBCD2",
            "bit_range": "2",
            "attr": "RW",
            "reset": "0x0",
            "description": "1'b0: disable\n1'b1: enable"
          },
          {
            "name": "INT_EN_FBCD1",
            "bit_range": "1",
            "attr": "RW",
            "reset": "0x0",
            "description": "1'b0: disable\n1'b1: enable"
          },
          {
            "name": "INT_EN_FBCD0",
            "bit_range": "0",
            "attr": "RW",
            "reset": "0x0",
            "description": "1'b0: disable\n1'b1: enable"
          }
        ],
        "description": "Interrupt enable register"
      },
      {
        "type": "register",
        "name": "VOPB_INTR_CLEAR1",
        "offset": "0x0294",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:16",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "INT_CLR_VFP",
            "bit_range": "15",
            "attr": "RW",
            "reset": "0x0",
            "description": "int_clr_vfp"
          },
          {
            "name": "INT_CLR_WB_DMA_FINISH",
            "bit_range": "14",
            "attr": "RW",
            "reset": "0x0",
            "description": "int_clr_wb_dma_finish"
          },
          {
            "name": "INT_CLR_WB_UV_FIFO_FULL",
            "bit_range": "13",
            "attr": "RW",
            "reset": "0x0",
            "description": "int_clr_wb_uv_fifo_full"
          },
          {
            "name": "INT_CLR_WB_YRGB_FIFO_FULL",
            "bit_range": "12",
            "attr": "RW",
            "reset": "0x0",
            "description": "int_clr_wb_yrgb_fifo_full"
          },
          {
            "name": "INT_CLR_AFBCD3_HREG_AXI_RRESP",
            "bit_range": "11",
            "attr": "RW",
            "reset": "0x0",
            "description": "interrupt clear (Auto clear)"
          },
          {
            "name": "INT_CLR_AFBCD3_HREG_DEC_RESP",
            "bit_range": "10",
            "attr": "RW",
            "reset": "0x0",
            "description": "interrupt clear (Auto clear)"
          },
          {
            "name": "INT_CLR_AFBCD2_HREG_AXI_RRESP",
            "bit_range": "9",
            "attr": "RW",
            "reset": "0x0",
            "description": "interrupt clear (Auto clear)"
          },
          {
            "name": "INT_CLR_AFBCD2_HREG_DEC_RESP",
            "bit_range": "8",
            "attr": "RW",
            "reset": "0x0",
            "description": "interrupt clear (Auto clear)"
          },
          {
            "name": "INT_CLR_AFBCD1_HREG_AXI_RRESP",
            "bit_range": "7",
            "attr": "RW",
            "reset": "0x0",
            "description": "interrupt clear (Auto clear)"
          },
          {
            "name": "INT_CLR_AFBCD1_HREG_DEC_RESP",
            "bit_range": "6",
            "attr": "RW",
            "reset": "0x0",
            "description": "interrupt clear (Auto clear)"
          },
          {
            "name": "INT_CLR_AFBCD0_HREG_AXI_RRESP",
            "bit_range": "5",
            "attr": "RW",
            "reset": "0x0",
            "description": "interrupt clear (Auto clear)"
          },
          {
            "name": "INT_CLR_AFBCD0_HREG_DEC_RESP",
            "bit_range": "4",
            "attr": "RW",
            "reset": "0x0",
            "description": "interrupt clear (Auto clear)"
          },
          {
            "name": "INT_CLR_FBCD3",
            "bit_range": "3",
            "attr": "RW",
            "reset": "0x0",
            "description": "interrupt clear (Auto clear)"
          },
          {
            "name": "INT_CLR_FBCD2",
            "bit_range": "2",
            "attr": "RW",
            "reset": "0x0",
            "description": "interrupt clear (Auto clear)"
          },
          {
            "name": "INT_CLR_FBCD1",
            "bit_range": "1",
            "attr": "W1C",
            "reset": "0x0",
            "description": "interrupt clear (Auto clear)"
          },
          {
            "name": "INT_CLR_FBCD0",
            "bit_range": "0",
            "attr": "W1C",
            "reset": "0x0",
            "description": "interrupt clear (Auto clear)"
          }
        ],
        "description": "Interrupt clear register"
      },
      {
        "type": "register",
        "name": "VOPB_INTR_STATUS1",
        "offset": "0x0298",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:16",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "INT_STATUS_VFP",
            "bit_range": "15",
            "attr": "RW",
            "reset": "0x0",
            "description": "int_status_vfp"
          },
          {
            "name": "INT_STATUS_WB_DMA_FINISH",
            "bit_range": "14",
            "attr": "RW",
            "reset": "0x0",
            "description": "int_status_wb_dma_finish"
          },
          {
            "name": "INT_STATUS_WB_UV_FIFO_FULL",
            "bit_range": "13",
            "attr": "RW",
            "reset": "0x0",
            "description": "int_status_wb_uv_fifo_full"
          },
          {
            "name": "INT_STATUS_WB_YRGB_FIFO_FULL",
            "bit_range": "12",
            "attr": "RW",
            "reset": "0x0",
            "description": "int_status_wb_yrgb_fifo_full"
          },
          {
            "name": "INT_STATUS_AFBCD4_HREG_DEC_RESP",
            "bit_range": "11",
            "attr": "RW",
            "reset": "0x0",
            "description": "interrupt status"
          },
          {
            "name": "INT_STATUS_AFBCD3_HREG_DEC_RESP",
            "bit_range": "10",
            "attr": "RW",
            "reset": "0x0",
            "description": "interrupt status"
          },
          {
            "name": "INT_STATUS_AFBCD2_HREG_AXI_RRESP",
            "bit_range": "9",
            "attr": "RW",
            "reset": "0x0",
            "description": "interrupt status"
          },
          {
            "name": "INT_STATUS_AFBCD2_HREG_DEC_RESP",
            "bit_range": "8",
            "attr": "RW",
            "reset": "0x0",
            "description": "interrupt status"
          },
          {
            "name": "INT_STATUS_AFBCD1_HREG_AXI_RRESP",
            "bit_range": "7",
            "attr": "RW",
            "reset": "0x0",
            "description": "interrupt status"
          },
          {
            "name": "INT_STATUS_AFBCD1_HREG_DEC_RESP",
            "bit_range": "6",
            "attr": "RW",
            "reset": "0x0",
            "description": "interrupt status"
          },
          {
            "name": "INT_STATUS_AFBCD0_HREG_AXI_RRESP",
            "bit_range": "5",
            "attr": "RW",
            "reset": "0x0",
            "description": "interrupt status"
          },
          {
            "name": "INT_STATUS_AFBCD0_HREG_DEC_RESP",
            "bit_range": "4",
            "attr": "RW",
            "reset": "0x0",
            "description": "interrupt status"
          },
          {
            "name": "INT_STATUS_FBCD3",
            "bit_range": "3",
            "attr": "RW",
            "reset": "0x0",
            "description": "interrupt status"
          },
          {
            "name": "INT_STATUS_FBCD2",
            "bit_range": "2",
            "attr": "RW",
            "reset": "0x0",
            "description": "interrupt status"
          },
          {
            "name": "INT_STATUS_FBCD1",
            "bit_range": "1",
            "attr": "RO",
            "reset": "0x0",
            "description": "interrupt status"
          },
          {
            "name": "INT_STATUS_FBCD0",
            "bit_range": "0",
            "attr": "RO",
            "reset": "0x0",
            "description": "interrupt status"
          }
        ],
        "description": "interrupt  status"
      },
      {
        "type": "register",
        "name": "VOPB_INTR_RAW_STATUS1",
        "offset": "0x029c",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:16",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "INT_RAW_STATUS_VFP",
            "bit_range": "15",
            "attr": "RW",
            "reset": "0x0",
            "description": "int_raw_status_vfp"
          },
          {
            "name": "INT_RAW_STATUS_WB_DMA_FINISH",
            "bit_range": "14",
            "attr": "RW",
            "reset": "0x0",
            "description": "int_raw_status_wb_dma_finish"
          },
          {
            "name": "INT_RAW_STATUS_WB_UV_FIFO_FULL",
            "bit_range": "13",
            "attr": "RW",
            "reset": "0x0",
            "description": "int_raw_status_wb_uv_fifo_full"
          },
          {
            "name": "INT_RAW_STATUS_WB_YRGB_FIFO_FULL",
            "bit_range": "12",
            "attr": "RW",
            "reset": "0x0",
            "description": "int_raw_status_wb_yrgb_fifo_full"
          },
          {
            "name": "INT_RAW_STATUS_AFBCD3_HREG_AXI_RRESP",
            "bit_range": "11",
            "attr": "RW",
            "reset": "0x0",
            "description": "interrupt raw status"
          },
          {
            "name": "INT_RAW_STATUS_AFBCD3_HREG_DEC_RESP",
            "bit_range": "10",
            "attr": "RW",
            "reset": "0x0",
            "description": "interrupt raw status"
          },
          {
            "name": "INT_RAW_STATUS_AFBCD2_HREG_AXI_RRESP",
            "bit_range": "9",
            "attr": "RW",
            "reset": "0x0",
            "description": "interrupt raw status"
          },
          {
            "name": "INT_RAW_STATUS_AFBCD2_HREG_DEC_RESP",
            "bit_range": "8",
            "attr": "RW",
            "reset": "0x0",
            "description": "interrupt raw status"
          },
          {
            "name": "INT_RAW_STATUS_AFBCD1_HREG_AXI_RRESP",
            "bit_range": "7",
            "attr": "RW",
            "reset": "0x0",
            "description": "interrupt raw status"
          },
          {
            "name": "INT_RAW_STATUS_AFBCD1_HREG_DEC_RESP",
            "bit_range": "6",
            "attr": "RW",
            "reset": "0x0",
            "description": "interrupt raw status"
          },
          {
            "name": "INT_RAW_STATUS_AFBCD0_HREG_AXI_RRESP",
            "bit_range": "5",
            "attr": "RW",
            "reset": "0x0",
            "description": "interrupt raw status"
          },
          {
            "name": "INT_RAW_STATUS_AFBCD0_HREG_DEC_RESP",
            "bit_range": "4",
            "attr": "RW",
            "reset": "0x0",
            "description": "interrupt raw status"
          },
          {
            "name": "INT_RAW_STATUS_FBCD3",
            "bit_range": "3",
            "attr": "RW",
            "reset": "0x0",
            "description": "interrupt raw status"
          },
          {
            "name": "INT_RAW_STATUS_FBCD2",
            "bit_range": "2",
            "attr": "RW",
            "reset": "0x0",
            "description": "interrupt raw status"
          },
          {
            "name": "INT_RAW_STATUS_FBCD1",
            "bit_range": "1",
            "attr": "RW",
            "reset": "0x0",
            "description": "interrupt raw status"
          },
          {
            "name": "INT_RAW_STATUS_FBCD0",
            "bit_range": "0",
            "attr": "RO",
            "reset": "0x0",
            "description": "interrupt raw status"
          }
        ],
        "description": "raw interrupt status"
      },
      {
        "type": "register",
        "name": "VOPB_LINE_FLAG",
        "offset": "0x02a0",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:29",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "DSP_LINE_FLAG_NUM_1",
            "bit_range": "28:16",
            "attr": "RW",
            "reset": "0x0000",
            "description": "Line number of the Line flag  interrupt  1\nThe display line number when the flag interrupt 1 occur, the range\nis (0~ DSP_VTOTAL-1)."
          },
          {
            "name": "RESERVED",
            "bit_range": "15:13",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "DSP_LINE_FLAG_NUM_0",
            "bit_range": "12:0",
            "attr": "RW",
            "reset": "0x0000",
            "description": "Line number of the Line flag interrupt   0\nThe display line number when the flag interrupt occur, the range is\n(0~ DSP_VTOTAL-1)."
          }
        ],
        "description": "Line flag config register"
      },
      {
        "type": "register",
        "name": "VOPB_VOP_STATUS",
        "offset": "0x02a4",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:18",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "DMA_STOP_VALID",
            "bit_range": "17",
            "attr": "RW",
            "reset": "0x0",
            "description": "dma stop valid"
          },
          {
            "name": "MMU_IDLE",
            "bit_range": "16",
            "attr": "RW",
            "reset": "0x0",
            "description": "mmu idle status"
          },
          {
            "name": "RESERVED",
            "bit_range": "15:13",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "DSP_VCNT",
            "bit_range": "12:0",
            "attr": "RO",
            "reset": "0x0000",
            "description": "read the dsp vertical counter"
          }
        ],
        "description": "vop status register"
      },
      {
        "type": "register",
        "name": "VOPB_BLANKING_VALUE",
        "offset": "0x02a8",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:25",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "BLANKING_VALUE_CONFIG_EN",
            "bit_range": "24",
            "attr": "RW",
            "reset": "0x0",
            "description": "1'b0 : disable blanking value when vop blank\n1'b1 : enable blanking value when vop blank"
          },
          {
            "name": "BLANKING_VALUE",
            "bit_range": "23:0",
            "attr": "RW",
            "reset": "0x000000",
            "description": "vop output data value when blanking,24bits"
          }
        ],
        "description": "Register0000 Abstract"
      },
      {
        "type": "register",
        "name": "VOPB_MCU_BYPASS_PORT",
        "offset": "0x02ac",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:1",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "FIELD0000 ABSTRACT",
            "bit_range": "0",
            "attr": "RW",
            "reset": "0x0",
            "description": "Field0000 Description"
          }
        ],
        "description": "MCU bypass port"
      },
      {
        "type": "register",
        "name": "VOPB_WIN0_DSP_BG",
        "offset": "0x02b0",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "WIN0_BG_EN",
            "bit_range": "31",
            "attr": "RW",
            "reset": "0x0",
            "description": "Win0 layer background enable\n1'b0 : disable\n1'b1 : enable"
          },
          {
            "name": "RESERVED",
            "bit_range": "30:24",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "WIN0_DSP_BG_RED",
            "bit_range": "23:16",
            "attr": "RW",
            "reset": "0x00",
            "description": "Win0 layer Background Red color"
          },
          {
            "name": "WIN0_DSP_BG_GREEN",
            "bit_range": "15:8",
            "attr": "RW",
            "reset": "0x00",
            "description": "Win0 layer Background Green color"
          },
          {
            "name": "WIN0_DSP_BG_BLUE",
            "bit_range": "7:0",
            "attr": "RW",
            "reset": "0x00",
            "description": "Win0 layer Background Blue color"
          }
        ],
        "description": "Win0 layer background color"
      },
      {
        "type": "register",
        "name": "VOPB_WIN1_DSP_BG",
        "offset": "0x02b4",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "WIN1_BG_EN",
            "bit_range": "31",
            "attr": "RW",
            "reset": "0x0",
            "description": "Win1 layer background enable\n1'b0 : disable\n1'b1 : enable"
          },
          {
            "name": "RESERVED",
            "bit_range": "30:24",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "WIN1_DSP_BG_RED",
            "bit_range": "23:16",
            "attr": "RW",
            "reset": "0x00",
            "description": "Win1 layer Background Red color"
          },
          {
            "name": "WIN1_DSP_BG_GREEN",
            "bit_range": "15:8",
            "attr": "RW",
            "reset": "0x00",
            "description": "Win1 layer Background Green color"
          },
          {
            "name": "WIN1_DSP_BG_BLUE",
            "bit_range": "7:0",
            "attr": "RW",
            "reset": "0x00",
            "description": "Win1 layer Background Blue color"
          }
        ],
        "description": "Win1 layer background color"
      },
      {
        "type": "register",
        "name": "VOPB_WIN2_DSP_BG",
        "offset": "0x02b8",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "WIN2_BG_EN",
            "bit_range": "31",
            "attr": "RW",
            "reset": "0x0",
            "description": "Win2 layer background enable\n1'b0 : disable\n1'b1 : enable"
          },
          {
            "name": "RESERVED",
            "bit_range": "30:24",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "WIN2_DSP_BG_RED",
            "bit_range": "23:16",
            "attr": "RW",
            "reset": "0x00",
            "description": "Win2 layer Background Red color"
          },
          {
            "name": "WIN2_DSP_BG_GREEN",
            "bit_range": "15:8",
            "attr": "RW",
            "reset": "0x00",
            "description": "Win2 layer Background Green color"
          },
          {
            "name": "WIN2_DSP_BG_BLUE",
            "bit_range": "7:0",
            "attr": "RW",
            "reset": "0x00",
            "description": "Win2 layer Background Blue color"
          }
        ],
        "description": "Win2 layer background color"
      },
      {
        "type": "register",
        "name": "VOPB_WIN3_DSP_BG",
        "offset": "0x02bc",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "WIN3_BG_EN",
            "bit_range": "31",
            "attr": "RW",
            "reset": "0x0",
            "description": "Win3 layer background enable\n1'b0 : disable\n1'b1 : enable"
          },
          {
            "name": "RESERVED",
            "bit_range": "30:24",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "WIN3_DSP_BG_RED",
            "bit_range": "23:16",
            "attr": "RW",
            "reset": "0x00",
            "description": "Win3 layer Background Red color"
          },
          {
            "name": "WIN3_DSP_BG_GREEN",
            "bit_range": "15:8",
            "attr": "RW",
            "reset": "0x00",
            "description": "Win3 layer Background Green color"
          },
          {
            "name": "WIN3_DSP_BG_BLUE",
            "bit_range": "7:0",
            "attr": "RW",
            "reset": "0x00",
            "description": "Win3 layer Background Blue color"
          }
        ],
        "description": "Win3 layer background color"
      },
      {
        "type": "register",
        "name": "VOPB_YUV2YUV_WIN",
        "offset": "0x02c0",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "WIN3_YUV2YUV_R2Y_MODE",
            "bit_range": "31:30",
            "attr": "RW",
            "reset": "0x0",
            "description": "2'b00 : bt601_l\n2'b01 : bt709_l\n2'b10 : bt601_f\n2'b11 : bt2020"
          },
          {
            "name": "RESERVED",
            "bit_range": "29:28",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "WIN3_YUV2YUV_GAMMA_MODE",
            "bit_range": "27",
            "attr": "RW",
            "reset": "0x0",
            "description": "1'b0 : bt2020 to bt709  or bt709 to bt2020\n1'b1 : bt2020 to srgb or srgb to bt2020"
          },
          {
            "name": "WIN3_YUV2YUV_R2Y_EN",
            "bit_range": "26",
            "attr": "RW",
            "reset": "0x0",
            "description": "1'b0 : disable\n1'b1 : enable"
          },
          {
            "name": "RESERVED",
            "bit_range": "25",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "WIN3_YUV2YUV_EN",
            "bit_range": "24",
            "attr": "RW",
            "reset": "0x0",
            "description": "1'b0 : disable\n1'b1 : enable"
          },
          {
            "name": "WIN2_YUV2YUV_R2Y_MODE",
            "bit_range": "23:22",
            "attr": "RW",
            "reset": "0x0",
            "description": "2'b00 : bt601_l\n2'b01 : bt709_l\n2'b10 : bt601_f\n2'b11 : bt2020"
          },
          {
            "name": "RESERVED",
            "bit_range": "21:20",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "WIN2_YUV2YUV_GAMMA_MODE",
            "bit_range": "19",
            "attr": "RW",
            "reset": "0x0",
            "description": "1'b0 : bt2020 to bt709  or bt709 to bt2020\n1'b1 : bt2020 to srgb or srgb to bt2020"
          },
          {
            "name": "WIN2_YUV2YUV_R2Y_EN",
            "bit_range": "18",
            "attr": "RW",
            "reset": "0x0",
            "description": "1'b0 : disable\n1'b1 : enable"
          },
          {
            "name": "RESERVED",
            "bit_range": "17",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "WIN2_YUV2YUV_EN",
            "bit_range": "16",
            "attr": "RW",
            "reset": "0x0",
            "description": "1'b0 : disable\n1'b1 : enable"
          },
          {
            "name": "WIN1_YUV2YUV_R2Y_MODE",
            "bit_range": "15:14",
            "attr": "RW",
            "reset": "0x0",
            "description": "1'b0 : disable\n1'b1 : enable"
          },
          {
            "name": "WIN1_YUV2YUV_Y2R_MODE",
            "bit_range": "13:12",
            "attr": "RW",
            "reset": "0x0",
            "description": "1'b0 : disable\n1'b1 : enable"
          },
          {
            "name": "WIN1_YUV2YUV_GAMMA_MODE",
            "bit_range": "11",
            "attr": "RW",
            "reset": "0x0",
            "description": "1'b0 : bt2020 to bt709  or bt709 to bt2020\n1'b1 : bt2020 to srgb or srgb to bt2020"
          },
          {
            "name": "WIN1_YUV2YUV_R2Y_EN",
            "bit_range": "10",
            "attr": "RW",
            "reset": "0x0",
            "description": "1'b0 : disable\n1'b1 : enable"
          },
          {
            "name": "WIN1_YUV2YUV_Y2R_EN",
            "bit_range": "9",
            "attr": "RW",
            "reset": "0x0",
            "description": "win1_yuv2yuv_y2r_en"
          },
          {
            "name": "WIN1_YUV2YUV_EN",
            "bit_range": "8",
            "attr": "RW",
            "reset": "0x0",
            "description": "1'b0 : disable\n1'b1 : enable"
          },
          {
            "name": "WIN0_YUV2YUV_R2Y_MODE",
            "bit_range": "7:6",
            "attr": "RW",
            "reset": "0x0",
            "description": "2'b00 : bt601_l\n2'b01 : bt709_l\n2'b10 : bt601_f\n2'b11 : bt2020"
          },
          {
            "name": "WIN0_YUV2YUV_Y2R_MODE",
            "bit_range": "5:4",
            "attr": "RW",
            "reset": "0x0",
            "description": "2'b00 : bt601_l\n2'b01 : bt709_l\n2'b10 : bt601_f\n2'b11 : bt2020"
          },
          {
            "name": "WIN0_YUV2YUV_GAMMA_MODE",
            "bit_range": "3",
            "attr": "RW",
            "reset": "0x0",
            "description": "1'b0 : bt2020 to bt709  or bt709 to bt2020\n1'b1 : bt2020 to srgb or srgb to bt2020"
          },
          {
            "name": "WIN0_YUV2YUV_R2Y_EN",
            "bit_range": "2",
            "attr": "RW",
            "reset": "0x0",
            "description": "1'b0 : disable\n1'b1 : enable"
          },
          {
            "name": "WIN0_YUV2YUV_Y2R_EN",
            "bit_range": "1",
            "attr": "RW",
            "reset": "0x0",
            "description": "1'b0 : disable\n1'b1 : enable"
          },
          {
            "name": "WIN0_YUV2YUV_EN",
            "bit_range": "0",
            "attr": "RW",
            "reset": "0x0",
            "description": "1'b0 : disable\n1'b1 : enable"
          }
        ],
        "description": "win yuv2yuv control register"
      },
      {
        "type": "register",
        "name": "VOPB_AUTO_GATING_EN",
        "offset": "0x02cc",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:16",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "FBCD3_ACLK_GATING_EN",
            "bit_range": "15",
            "attr": "RW",
            "reset": "0x0",
            "description": "fbcd3_aclk_gating_en"
          },
          {
            "name": "FBCD2_ACLK_GATING_EN",
            "bit_range": "14",
            "attr": "RW",
            "reset": "0x0",
            "description": "fbcd2_aclk_gating_en"
          },
          {
            "name": "FBCD1_ACLK_GATING_EN",
            "bit_range": "13",
            "attr": "RW",
            "reset": "0x0",
            "description": "fbcd1_aclk_gating_en"
          },
          {
            "name": "FBCD0_ACLK_GATING_EN",
            "bit_range": "12",
            "attr": "RW",
            "reset": "0x0",
            "description": "fbcd0_aclk_gating_en"
          },
          {
            "name": "RESERVED",
            "bit_range": "11",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "DIRECT_PATH_ACLK_GATING_EN",
            "bit_range": "10",
            "attr": "RW",
            "reset": "0x0",
            "description": "direct_path_aclk_gating_en"
          },
          {
            "name": "PWM_PWMCLK_GATING_EN",
            "bit_range": "9",
            "attr": "RW",
            "reset": "0x0",
            "description": "pwm_pwmclk_gating_en"
          },
          {
            "name": "WB_ACLK_GATING_EN",
            "bit_range": "8",
            "attr": "RW",
            "reset": "0x0",
            "description": "wb_aclk_gating_en"
          },
          {
            "name": "CABC_ACLK_GATING_EN",
            "bit_range": "7",
            "attr": "RW",
            "reset": "0x0",
            "description": "cabc_aclk_gating_en"
          },
          {
            "name": "GAMMA_ACLK_GATING_EN",
            "bit_range": "6",
            "attr": "RW",
            "reset": "0x0",
            "description": "gamma_aclk_gating_en"
          },
          {
            "name": "OVERLAY_ACLK_GATING_EN",
            "bit_range": "5",
            "attr": "RW",
            "reset": "0x0",
            "description": "overlay_aclk_gating_en"
          },
          {
            "name": "HWC_ACLK_GATING_EN",
            "bit_range": "4",
            "attr": "RW",
            "reset": "0x0",
            "description": "hwc_aclk_gating_en"
          },
          {
            "name": "WIN3_ACLK_GATING_EN",
            "bit_range": "3",
            "attr": "RW",
            "reset": "0x0",
            "description": "win3_aclk_gating_en"
          },
          {
            "name": "WIN2_ACLK_GATING_EN",
            "bit_range": "2",
            "attr": "RW",
            "reset": "0x0",
            "description": "win2_aclk_gating_en"
          },
          {
            "name": "WIN1_ACLK_GATING_EN",
            "bit_range": "1",
            "attr": "RW",
            "reset": "0x0",
            "description": "win1_aclk_gating_en"
          },
          {
            "name": "WIN0_ACLK_GATING_EN",
            "bit_range": "0",
            "attr": "RW",
            "reset": "0x0",
            "description": "win0_aclk_gating_en"
          }
        ],
        "description": "Auto gating enable"
      },
      {
        "type": "register",
        "name": "VOPB_WIN0_YUV2YUV_Y2R_COE0",
        "offset": "0x04e0",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "CSC_COE01",
            "bit_range": "31:16",
            "attr": "RW",
            "reset": "0x0000",
            "description": "coefficient of 3x4 matrix"
          },
          {
            "name": "CSC_COE00",
            "bit_range": "15:0",
            "attr": "RW",
            "reset": "0x0000",
            "description": "coefficient of 3x4 matrix"
          }
        ],
        "description": "WIN0 yuv2yuv y2r cofficient"
      },
      {
        "type": "register",
        "name": "VOPB_WIN0_YUV2YUV_Y2R_COE1",
        "offset": "0x04e4",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "CSC_COE10",
            "bit_range": "31:16",
            "attr": "RW",
            "reset": "0x0000",
            "description": "coefficient of 3x4 matrix"
          },
          {
            "name": "CSC_COE02",
            "bit_range": "15:0",
            "attr": "RW",
            "reset": "0x0000",
            "description": "coefficient of 3x4 matrix"
          }
        ],
        "description": "WIN0 yuv2yuv y2r cofficient"
      },
      {
        "type": "register",
        "name": "VOPB_WIN0_YUV2YUV_Y2R_COE2",
        "offset": "0x04e8",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "CSC_COE12",
            "bit_range": "31:16",
            "attr": "RW",
            "reset": "0x0000",
            "description": "coefficient of 3x4 matrix"
          },
          {
            "name": "CSC_COE11",
            "bit_range": "15:0",
            "attr": "RW",
            "reset": "0x0000",
            "description": "coefficient of 3x4 matrix"
          }
        ],
        "description": "WIN0 yuv2yuv y2r cofficient"
      },
      {
        "type": "register",
        "name": "VOPB_WIN0_YUV2YUV_Y2R_COE3",
        "offset": "0x04ec",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "CSC_COE21",
            "bit_range": "31:16",
            "attr": "RW",
            "reset": "0x0000",
            "description": "coefficient of 3x4 matrix"
          },
          {
            "name": "CSC_COE20",
            "bit_range": "15:0",
            "attr": "RW",
            "reset": "0x0000",
            "description": "coefficient of 3x4 matrix"
          }
        ],
        "description": "WIN0yuv2yuv y2r cofficient"
      },
      {
        "type": "register",
        "name": "VOPB_WIN0_YUV2YUV_Y2R_COE4",
        "offset": "0x04f0",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:16",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "CSC_COE22",
            "bit_range": "15:0",
            "attr": "RW",
            "reset": "0x0000",
            "description": "coefficient of 3x4 matrix"
          }
        ],
        "description": "WIN0 yuv2yuv y2r cofficient"
      },
      {
        "type": "register",
        "name": "VOPB_WIN0_YUV2YUV_Y2R_COE5",
        "offset": "0x04f4",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "CSC_OFFSET0",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "coefficient of 3x4 matrix"
          }
        ],
        "description": "WIN0 yuv2yuv y2r cofficient"
      },
      {
        "type": "register",
        "name": "VOPB_WIN0_YUV2YUV_Y2R_COE6",
        "offset": "0x04f8",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "CSC_OFFSET1",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "coefficient of 3x4 matrix"
          }
        ],
        "description": "WIN0 yuv2yuv y2r cofficient"
      },
      {
        "type": "register",
        "name": "VOPB_WIN0_YUV2YUV_Y2R_COE7",
        "offset": "0x04fc",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "CSC_OFFSET2",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "coefficient of 3x4 matrix"
          }
        ],
        "description": "WIN0 yuv2yuv y2r cofficient"
      },
      {
        "type": "register",
        "name": "VOPB_WIN0_YUV2YUV_R2R_COE0",
        "offset": "0x0500",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "CSC_COE01",
            "bit_range": "31:16",
            "attr": "RW",
            "reset": "0x0000",
            "description": "coefficient of 3x4 matrix"
          },
          {
            "name": "CSC_COE00",
            "bit_range": "15:0",
            "attr": "RW",
            "reset": "0x0000",
            "description": "coefficient of 3x4 matrix"
          }
        ],
        "description": "WIN0 yuv2yuv r2r cofficient"
      },
      {
        "type": "register",
        "name": "VOPB_WIN0_YUV2YUV_R2R_COE1",
        "offset": "0x0504",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "CSC_COE10",
            "bit_range": "31:16",
            "attr": "RW",
            "reset": "0x0000",
            "description": "coefficient of 3x4 matrix"
          },
          {
            "name": "CSC_COE02",
            "bit_range": "15:0",
            "attr": "RW",
            "reset": "0x0000",
            "description": "coefficient of 3x4 matrix"
          }
        ],
        "description": "WIN0 yuv2yuv r2r cofficient"
      },
      {
        "type": "register",
        "name": "VOPB_WIN0_YUV2YUV_R2R_COE2",
        "offset": "0x0508",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "CSC_COE12",
            "bit_range": "31:16",
            "attr": "RW",
            "reset": "0x0000",
            "description": "coefficient of 3x4 matrix"
          },
          {
            "name": "CSC_COE11",
            "bit_range": "15:0",
            "attr": "RW",
            "reset": "0x0000",
            "description": "coefficient of 3x4 matrix"
          }
        ],
        "description": "WIN0 yuv2yuv r2r cofficient"
      },
      {
        "type": "register",
        "name": "VOPB_WIN0_YUV2YUV_R2R_COE3",
        "offset": "0x050c",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "CSC_COE21",
            "bit_range": "31:16",
            "attr": "RW",
            "reset": "0x0000",
            "description": "coefficient of 3x4 matrix"
          },
          {
            "name": "CSC_COE20",
            "bit_range": "15:0",
            "attr": "RW",
            "reset": "0x0000",
            "description": "coefficient of 3x4 matrix"
          }
        ],
        "description": "WIN0 yuv2yuv r2r cofficient"
      },
      {
        "type": "register",
        "name": "VOPB_WIN0_YUV2YUV_R2R_COE4",
        "offset": "0x0510",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:16",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "CSC_COE22",
            "bit_range": "15:0",
            "attr": "RW",
            "reset": "0x0000",
            "description": "coefficient of 3x4 matrix"
          }
        ],
        "description": "WIN0 yuv2yuv r2r cofficient"
      },
      {
        "type": "register",
        "name": "VOPB_WIN0_YUV2YUV_R2R_COE5",
        "offset": "0x0514",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "CSC_OFFSET0",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "coefficient of 3x4 matrix"
          }
        ],
        "description": "WIN0 yuv2yuv r2r cofficient"
      },
      {
        "type": "register",
        "name": "VOPB_WIN0_YUV2YUV_R2R_COE6",
        "offset": "0x0518",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "CSC_OFFSET1",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "coefficient of 3x4 matrix"
          }
        ],
        "description": "WIN0 yuv2yuv r2r cofficient"
      },
      {
        "type": "register",
        "name": "VOPB_WIN0_YUV2YUV_R2R_COE7",
        "offset": "0x051c",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "CSC_OFFSET2",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "coefficient of 3x4 matrix"
          }
        ],
        "description": "WIN0 yuv2yuv r2r cofficient"
      },
      {
        "type": "register",
        "name": "VOPB_WIN0_YUV2YUV_R2Y_COE0",
        "offset": "0x0520",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "CSC_COE01",
            "bit_range": "31:16",
            "attr": "RW",
            "reset": "0x0000",
            "description": "coefficient of 3x4 matrix"
          },
          {
            "name": "CSC_COE00",
            "bit_range": "15:0",
            "attr": "RW",
            "reset": "0x0000",
            "description": "coefficient of 3x4 matrix"
          }
        ],
        "description": "WIN0 yuv2yuv r2y cofficient"
      },
      {
        "type": "register",
        "name": "VOPB_WIN0_YUV2YUV_R2Y_COE1",
        "offset": "0x0524",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "CSC_COE10",
            "bit_range": "31:16",
            "attr": "RW",
            "reset": "0x0000",
            "description": "coefficient of 3x4 matrix"
          },
          {
            "name": "CSC_COE02",
            "bit_range": "15:0",
            "attr": "RW",
            "reset": "0x0000",
            "description": "coefficient of 3x4 matrix"
          }
        ],
        "description": "WIN0 yuv2yuv r2y cofficient"
      },
      {
        "type": "register",
        "name": "VOPB_WIN0_YUV2YUV_R2Y_COE2",
        "offset": "0x0528",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "CSC_COE12",
            "bit_range": "31:16",
            "attr": "RW",
            "reset": "0x0000",
            "description": "coefficient of 3x4 matrix"
          },
          {
            "name": "CSC_COE11",
            "bit_range": "15:0",
            "attr": "RW",
            "reset": "0x0000",
            "description": "coefficient of 3x4 matrix"
          }
        ],
        "description": "WIN0 yuv2yuv r2y cofficient"
      },
      {
        "type": "register",
        "name": "VOPB_WIN0_YUV2YUV_R2Y_COE3",
        "offset": "0x052c",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "CSC_COE21",
            "bit_range": "31:16",
            "attr": "RW",
            "reset": "0x0000",
            "description": "coefficient of 3x4 matrix"
          },
          {
            "name": "CSC_COE20",
            "bit_range": "15:0",
            "attr": "RW",
            "reset": "0x0000",
            "description": "coefficient of 3x4 matrix"
          }
        ],
        "description": "WIN0 yuv2yuv r2y cofficient"
      },
      {
        "type": "register",
        "name": "VOPB_WIN0_YUV2YUV_R2Y_COE4",
        "offset": "0x0530",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:16",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "CSC_COE22",
            "bit_range": "15:0",
            "attr": "RW",
            "reset": "0x0000",
            "description": "coefficient of 3x4 matrix"
          }
        ],
        "description": "WIN0 yuv2yuv r2y cofficient"
      },
      {
        "type": "register",
        "name": "VOPB_WIN0_YUV2YUV_R2Y_COE5",
        "offset": "0x0534",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "CSC_OFFSET0",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "coefficient of 3x4 matrix"
          }
        ],
        "description": "WIN0 yuv2yuv r2y cofficient"
      },
      {
        "type": "register",
        "name": "VOPB_WIN0_YUV2YUV_R2Y_COE6",
        "offset": "0x0538",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "CSC_OFFSET1",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "coefficient of 3x4 matrix"
          }
        ],
        "description": "WIN0 yuv2yuv r2y cofficient"
      },
      {
        "type": "register",
        "name": "VOPB_WIN0_YUV2YUV_R2Y_COE7",
        "offset": "0x053c",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "CSC_OFFSET2",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "coefficient of 3x4 matrix"
          }
        ],
        "description": "WIN0 yuv2yuv r2y cofficient"
      },
      {
        "type": "register",
        "name": "VOPB_WIN1_YUV2YUV_Y2R_COE0",
        "offset": "0x0540",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "CSC_COE01",
            "bit_range": "31:16",
            "attr": "RW",
            "reset": "0x0000",
            "description": "coefficient of 3x4 matrix"
          },
          {
            "name": "CSC_COE00",
            "bit_range": "15:0",
            "attr": "RW",
            "reset": "0x0000",
            "description": "coefficient of 3x4 matrix"
          }
        ],
        "description": "WIN1 yuv2yuv y2r cofficient"
      },
      {
        "type": "register",
        "name": "VOPB_WIN1_YUV2YUV_Y2R_COE1",
        "offset": "0x0544",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "CSC_COE10",
            "bit_range": "31:16",
            "attr": "RW",
            "reset": "0x0000",
            "description": "coefficient of 3x4 matrix"
          },
          {
            "name": "CSC_COE02",
            "bit_range": "15:0",
            "attr": "RW",
            "reset": "0x0000",
            "description": "coefficient of 3x4 matrix"
          }
        ],
        "description": "WIN1 yuv2yuv y2r cofficient"
      },
      {
        "type": "register",
        "name": "VOPB_WIN1_YUV2YUV_Y2R_COE2",
        "offset": "0x0548",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "CSC_COE12",
            "bit_range": "31:16",
            "attr": "RW",
            "reset": "0x0000",
            "description": "coefficient of 3x4 matrix"
          },
          {
            "name": "CSC_COE11",
            "bit_range": "15:0",
            "attr": "RW",
            "reset": "0x0000",
            "description": "coefficient of 3x4 matrix"
          }
        ],
        "description": "WIN1 yuv2yuv y2r cofficient"
      },
      {
        "type": "register",
        "name": "VOPB_WIN1_YUV2YUV_Y2R_COE3",
        "offset": "0x054c",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "CSC_COE21",
            "bit_range": "31:16",
            "attr": "RW",
            "reset": "0x0000",
            "description": "coefficient of 3x4 matrix"
          },
          {
            "name": "CSC_COE20",
            "bit_range": "15:0",
            "attr": "RW",
            "reset": "0x0000",
            "description": "coefficient of 3x4 matrix"
          }
        ],
        "description": "WIN1 yuv2yuv y2r cofficient"
      },
      {
        "type": "register",
        "name": "VOPB_WIN1_YUV2YUV_Y2R_COE4",
        "offset": "0x0550",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:16",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "CSC_COE22",
            "bit_range": "15:0",
            "attr": "RW",
            "reset": "0x0000",
            "description": "coefficient of 3x4 matrix"
          }
        ],
        "description": "WIN1 yuv2yuv y2r cofficient"
      },
      {
        "type": "register",
        "name": "VOPB_WIN1_YUV2YUV_Y2R_COE5",
        "offset": "0x0554",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "CSC_OFFSET0",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "coefficient of 3x4 matrix"
          }
        ],
        "description": "WIN1 yuv2yuv y2r cofficient"
      },
      {
        "type": "register",
        "name": "VOPB_WIN1_YUV2YUV_Y2R_COE6",
        "offset": "0x0558",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "CSC_OFFSET1",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "coefficient of 3x4 matrix"
          }
        ],
        "description": "WIN1 yuv2yuv y2r cofficient"
      },
      {
        "type": "register",
        "name": "VOPB_WIN1_YUV2YUV_Y2R_COE7",
        "offset": "0x055c",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "CSC_OFFSET2",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "coefficient of 3x4 matrix"
          }
        ],
        "description": "WIN1 yuv2yuv y2r cofficient"
      },
      {
        "type": "register",
        "name": "VOPB_WIN1_YUV2YUV_R2R_COE0",
        "offset": "0x0560",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "CSC_COE01",
            "bit_range": "31:16",
            "attr": "RW",
            "reset": "0x0000",
            "description": "coefficient of 3x4 matrix"
          },
          {
            "name": "CSC_COE00",
            "bit_range": "15:0",
            "attr": "RW",
            "reset": "0x0000",
            "description": "coefficient of 3x4 matrix"
          }
        ],
        "description": "WIN0 yuv2yuv r2r cofficient"
      },
      {
        "type": "register",
        "name": "VOPB_WIN1_YUV2YUV_R2R_COE1",
        "offset": "0x0564",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "CSC_COE10",
            "bit_range": "31:16",
            "attr": "RW",
            "reset": "0x0000",
            "description": "coefficient of 3x4 matrix"
          },
          {
            "name": "CSC_COE02",
            "bit_range": "15:0",
            "attr": "RW",
            "reset": "0x0000",
            "description": "coefficient of 3x4 matrix"
          }
        ],
        "description": "WIN1 yuv2yuv r2r cofficient"
      },
      {
        "type": "register",
        "name": "VOPB_WIN1_YUV2YUV_R2R_COE2",
        "offset": "0x0568",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "CSC_COE12",
            "bit_range": "31:16",
            "attr": "RW",
            "reset": "0x0000",
            "description": "coefficient of 3x4 matrix"
          },
          {
            "name": "CSC_COE11",
            "bit_range": "15:0",
            "attr": "RW",
            "reset": "0x0000",
            "description": "coefficient of 3x4 matrix"
          }
        ],
        "description": "WIN1 yuv2yuv r2r cofficient"
      },
      {
        "type": "register",
        "name": "VOPB_WIN1_YUV2YUV_R2R_COE3",
        "offset": "0x056c",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "CSC_COE21",
            "bit_range": "31:16",
            "attr": "RW",
            "reset": "0x0000",
            "description": "coefficient of 3x4 matrix"
          },
          {
            "name": "CSC_COE20",
            "bit_range": "15:0",
            "attr": "RW",
            "reset": "0x0000",
            "description": "coefficient of 3x4 matrix"
          }
        ],
        "description": "WIN1 yuv2yuv r2r cofficient"
      },
      {
        "type": "register",
        "name": "VOPB_WIN1_YUV2YUV_R2R_COE4",
        "offset": "0x0570",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:16",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "CSC_COE22",
            "bit_range": "15:0",
            "attr": "RW",
            "reset": "0x0000",
            "description": "coefficient of 3x4 matrix"
          }
        ],
        "description": "WIN1 yuv2yuv r2r cofficient"
      },
      {
        "type": "register",
        "name": "VOPB_WIN1_YUV2YUV_R2R_COE5",
        "offset": "0x0574",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "CSC_OFFSET0",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "coefficient of 3x4 matrix"
          }
        ],
        "description": "WIN1 yuv2yuv r2r cofficient"
      },
      {
        "type": "register",
        "name": "VOPB_WIN1_YUV2YUV_R2R_COE6",
        "offset": "0x0578",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "CSC_OFFSET1",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "coefficient of 3x4 matrix"
          }
        ],
        "description": "WIN1 yuv2yuv r2r cofficient"
      },
      {
        "type": "register",
        "name": "VOPB_WIN1_YUV2YUV_R2R_COE7",
        "offset": "0x057c",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "CSC_OFFSET2",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "coefficient of 3x4 matrix"
          }
        ],
        "description": "WIN1 yuv2yuv r2r cofficient"
      },
      {
        "type": "register",
        "name": "VOPB_WIN1_YUV2YUV_R2Y_COE0",
        "offset": "0x0580",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "CSC_COE01",
            "bit_range": "31:16",
            "attr": "RW",
            "reset": "0x0000",
            "description": "coefficient of 3x4 matrix"
          },
          {
            "name": "CSC_COE00",
            "bit_range": "15:0",
            "attr": "RW",
            "reset": "0x0000",
            "description": "coefficient of 3x4 matrix"
          }
        ],
        "description": "WIN1 yuv2yuv r2y cofficient"
      },
      {
        "type": "register",
        "name": "VOPB_WIN1_YUV2YUV_R2Y_COE1",
        "offset": "0x0584",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "CSC_COE10",
            "bit_range": "31:16",
            "attr": "RW",
            "reset": "0x0000",
            "description": "coefficient of 3x4 matrix"
          },
          {
            "name": "CSC_COE02",
            "bit_range": "15:0",
            "attr": "RW",
            "reset": "0x0000",
            "description": "coefficient of 3x4 matrix"
          }
        ],
        "description": "WIN1 yuv2yuv r2y cofficient"
      },
      {
        "type": "register",
        "name": "VOPB_WIN1_YUV2YUV_R2Y_COE2",
        "offset": "0x0588",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "CSC_COE12",
            "bit_range": "31:16",
            "attr": "RW",
            "reset": "0x0000",
            "description": "coefficient of 3x4 matrix"
          },
          {
            "name": "CSC_COE11",
            "bit_range": "15:0",
            "attr": "RW",
            "reset": "0x0000",
            "description": "coefficient of 3x4 matrix"
          }
        ],
        "description": "WIN1 yuv2yuv r2y cofficient"
      },
      {
        "type": "register",
        "name": "VOPB_WIN1_YUV2YUV_R2Y_COE3",
        "offset": "0x058c",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "CSC_COE21",
            "bit_range": "31:16",
            "attr": "RW",
            "reset": "0x0000",
            "description": "coefficient of 3x4 matrix"
          },
          {
            "name": "CSC_COE20",
            "bit_range": "15:0",
            "attr": "RW",
            "reset": "0x0000",
            "description": "coefficient of 3x4 matrix"
          }
        ],
        "description": "WIN1 yuv2yuv r2y cofficient"
      },
      {
        "type": "register",
        "name": "VOPB_WIN1_YUV2YUV_R2Y_COE4",
        "offset": "0x0590",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:16",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "CSC_COE22",
            "bit_range": "15:0",
            "attr": "RW",
            "reset": "0x0000",
            "description": "coefficient of 3x4 matrix"
          }
        ],
        "description": "WIN1 yuv2yuv r2y cofficient"
      },
      {
        "type": "register",
        "name": "VOPB_WIN1_YUV2YUV_R2Y_COE5",
        "offset": "0x0594",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "CSC_OFFSET0",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "coefficient of 3x4 matrix"
          }
        ],
        "description": "WIN1 yuv2yuv r2y cofficient"
      },
      {
        "type": "register",
        "name": "VOPB_WIN1_YUV2YUV_R2Y_COE6",
        "offset": "0x0598",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "CSC_OFFSET1",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "coefficient of 3x4 matrix"
          }
        ],
        "description": "WIN1 yuv2yuv r2y cofficient"
      },
      {
        "type": "register",
        "name": "VOPB_WIN1_YUV2YUV_R2Y_COE7",
        "offset": "0x059c",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "CSC_OFFSET2",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "coefficient of 3x4 matrix"
          }
        ],
        "description": "WIN1 yuv2yuv r2y cofficient"
      },
      {
        "type": "register",
        "name": "VOPB_WIN2_YUV2YUV_Y2R_COE0",
        "offset": "0x05a0",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "CSC_COE01",
            "bit_range": "31:16",
            "attr": "RW",
            "reset": "0x0000",
            "description": "coefficient of 3x4 matrix"
          },
          {
            "name": "CSC_COE00",
            "bit_range": "15:0",
            "attr": "RW",
            "reset": "0x0000",
            "description": "coefficient of 3x4 matrix"
          }
        ],
        "description": "WIN2 yuv2yuv y2r cofficient"
      },
      {
        "type": "register",
        "name": "VOPB_WIN2_YUV2YUV_Y2R_COE1",
        "offset": "0x05a4",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "CSC_COE10",
            "bit_range": "31:16",
            "attr": "RW",
            "reset": "0x0000",
            "description": "coefficient of 3x4 matrix"
          },
          {
            "name": "CSC_COE02",
            "bit_range": "15:0",
            "attr": "RW",
            "reset": "0x0000",
            "description": "coefficient of 3x4 matrix"
          }
        ],
        "description": "WIN2 yuv2yuv y2r cofficient"
      },
      {
        "type": "register",
        "name": "VOPB_WIN2_YUV2YUV_Y2R_COE2",
        "offset": "0x05a8",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "CSC_COE12",
            "bit_range": "31:16",
            "attr": "RW",
            "reset": "0x0000",
            "description": "coefficient of 3x4 matrix"
          },
          {
            "name": "CSC_COE11",
            "bit_range": "15:0",
            "attr": "RW",
            "reset": "0x0000",
            "description": "coefficient of 3x4 matrix"
          }
        ],
        "description": "WIN2 yuv2yuv y2r cofficient"
      },
      {
        "type": "register",
        "name": "VOPB_WIN2_YUV2YUV_Y2R_COE3",
        "offset": "0x05ac",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "CSC_COE21",
            "bit_range": "31:16",
            "attr": "RW",
            "reset": "0x0000",
            "description": "coefficient of 3x4 matrix"
          },
          {
            "name": "CSC_COE20",
            "bit_range": "15:0",
            "attr": "RW",
            "reset": "0x0000",
            "description": "coefficient of 3x4 matrix"
          }
        ],
        "description": "WIN2 yuv2yuv y2r cofficient"
      },
      {
        "type": "register",
        "name": "VOPB_WIN2_YUV2YUV_Y2R_COE4",
        "offset": "0x05b0",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:16",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "CSC_COE22",
            "bit_range": "15:0",
            "attr": "RW",
            "reset": "0x0000",
            "description": "coefficient of 3x4 matrix"
          }
        ],
        "description": "WIN2 yuv2yuv y2r cofficient"
      },
      {
        "type": "register",
        "name": "VOPB_WIN2_YUV2YUV_Y2R_COE5",
        "offset": "0x05b4",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "CSC_OFFSET0",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "coefficient of 3x4 matrix"
          }
        ],
        "description": "WIN2 yuv2yuv y2r cofficient"
      },
      {
        "type": "register",
        "name": "VOPB_WIN2_YUV2YUV_Y2R_COE6",
        "offset": "0x05b8",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "CSC_OFFSET1",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "coefficient of 3x4 matrix"
          }
        ],
        "description": "WIN2 yuv2yuv y2r cofficient"
      },
      {
        "type": "register",
        "name": "VOPB_WIN2_YUV2YUV_Y2R_COE7",
        "offset": "0x05bc",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "CSC_OFFSET2",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "coefficient of 3x4 matrix"
          }
        ],
        "description": "WIN2 yuv2yuv y2r cofficient"
      },
      {
        "type": "register",
        "name": "VOPB_WIN2_YUV2YUV_R2R_COE0",
        "offset": "0x05c0",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "CSC_COE01",
            "bit_range": "31:16",
            "attr": "RW",
            "reset": "0x0000",
            "description": "coefficient of 3x4 matrix"
          },
          {
            "name": "CSC_COE00",
            "bit_range": "15:0",
            "attr": "RW",
            "reset": "0x0000",
            "description": "coefficient of 3x4 matrix"
          }
        ],
        "description": "WIN2 yuv2yuv r2r cofficient"
      },
      {
        "type": "register",
        "name": "VOPB_WIN2_YUV2YUV_R2R_COE1",
        "offset": "0x05c4",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "CSC_COE10",
            "bit_range": "31:16",
            "attr": "RW",
            "reset": "0x0000",
            "description": "coefficient of 3x4 matrix"
          },
          {
            "name": "CSC_COE02",
            "bit_range": "15:0",
            "attr": "RW",
            "reset": "0x0000",
            "description": "coefficient of 3x4 matrix"
          }
        ],
        "description": "WIN2 yuv2yuv r2r cofficient"
      },
      {
        "type": "register",
        "name": "VOPB_WIN2_YUV2YUV_R2R_COE2",
        "offset": "0x05c8",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "CSC_COE12",
            "bit_range": "31:16",
            "attr": "RW",
            "reset": "0x0000",
            "description": "coefficient of 3x4 matrix"
          },
          {
            "name": "CSC_COE11",
            "bit_range": "15:0",
            "attr": "RW",
            "reset": "0x0000",
            "description": "coefficient of 3x4 matrix"
          }
        ],
        "description": "WIN2 yuv2yuv r2r cofficient"
      },
      {
        "type": "register",
        "name": "VOPB_WIN2_YUV2YUV_R2R_COE3",
        "offset": "0x05cc",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "CSC_COE21",
            "bit_range": "31:16",
            "attr": "RW",
            "reset": "0x0000",
            "description": "coefficient of 3x4 matrix"
          },
          {
            "name": "CSC_COE20",
            "bit_range": "15:0",
            "attr": "RW",
            "reset": "0x0000",
            "description": "coefficient of 3x4 matrix"
          }
        ],
        "description": "WIN2 yuv2yuv r2r cofficient"
      },
      {
        "type": "register",
        "name": "VOPB_WIN2_YUV2YUV_R2R_COE4",
        "offset": "0x05d0",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:16",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "CSC_COE22",
            "bit_range": "15:0",
            "attr": "RW",
            "reset": "0x0000",
            "description": "coefficient of 3x4 matrix"
          }
        ],
        "description": "WIN2 yuv2yuv r2r cofficient"
      },
      {
        "type": "register",
        "name": "VOPB_WIN2_YUV2YUV_R2R_COE5",
        "offset": "0x05d4",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "CSC_OFFSET0",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "coefficient of 3x4 matrix"
          }
        ],
        "description": "WIN2 yuv2yuv r2r cofficient"
      },
      {
        "type": "register",
        "name": "VOPB_WIN2_YUV2YUV_R2R_COE6",
        "offset": "0x05d8",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "CSC_OFFSET1",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "coefficient of 3x4 matrix"
          }
        ],
        "description": "WIN2 yuv2yuv r2r cofficient"
      },
      {
        "type": "register",
        "name": "VOPB_WIN2_YUV2YUV_R2R_COE7",
        "offset": "0x05dc",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "CSC_OFFSET2",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "coefficient of 3x4 matrix"
          }
        ],
        "description": "WIN2 yuv2yuv r2r cofficient"
      },
      {
        "type": "register",
        "name": "VOPB_WIN2_YUV2YUV_R2Y_COE0",
        "offset": "0x05e0",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "CSC_COE01",
            "bit_range": "31:16",
            "attr": "RW",
            "reset": "0x0000",
            "description": "coefficient of 3x4 matrix"
          },
          {
            "name": "CSC_COE00",
            "bit_range": "15:0",
            "attr": "RW",
            "reset": "0x0000",
            "description": "coefficient of 3x4 matrix"
          }
        ],
        "description": "WIN2 yuv2yuv r2y cofficient"
      },
      {
        "type": "register",
        "name": "VOPB_WIN2_YUV2YUV_R2Y_COE1",
        "offset": "0x05e4",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "CSC_COE10",
            "bit_range": "31:16",
            "attr": "RW",
            "reset": "0x0000",
            "description": "coefficient of 3x4 matrix"
          },
          {
            "name": "CSC_COE02",
            "bit_range": "15:0",
            "attr": "RW",
            "reset": "0x0000",
            "description": "coefficient of 3x4 matrix"
          }
        ],
        "description": "WIN2 yuv2yuv r2y cofficient"
      },
      {
        "type": "register",
        "name": "VOPB_WIN2_YUV2YUV_R2Y_COE2",
        "offset": "0x05e8",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "CSC_COE12",
            "bit_range": "31:16",
            "attr": "RW",
            "reset": "0x0000",
            "description": "coefficient of 3x4 matrix"
          },
          {
            "name": "CSC_COE11",
            "bit_range": "15:0",
            "attr": "RW",
            "reset": "0x0000",
            "description": "coefficient of 3x4 matrix"
          }
        ],
        "description": "WIN2 yuv2yuv r2y cofficient"
      },
      {
        "type": "register",
        "name": "VOPB_WIN2_YUV2YUV_R2Y_COE3",
        "offset": "0x05ec",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "CSC_COE21",
            "bit_range": "31:16",
            "attr": "RW",
            "reset": "0x0000",
            "description": "coefficient of 3x4 matrix"
          },
          {
            "name": "CSC_COE20",
            "bit_range": "15:0",
            "attr": "RW",
            "reset": "0x0000",
            "description": "coefficient of 3x4 matrix"
          }
        ],
        "description": "WIN2 yuv2yuv r2y cofficient"
      },
      {
        "type": "register",
        "name": "VOPB_WIN2_YUV2YUV_R2Y_COE4",
        "offset": "0x05f0",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:16",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "CSC_COE22",
            "bit_range": "15:0",
            "attr": "RW",
            "reset": "0x0000",
            "description": "coefficient of 3x4 matrix"
          }
        ],
        "description": "WIN2 yuv2yuv r2y cofficient"
      },
      {
        "type": "register",
        "name": "VOPB_WIN2_YUV2YUV_R2Y_COE5",
        "offset": "0x05f4",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "CSC_OFFSET0",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "coefficient of 3x4 matrix"
          }
        ],
        "description": "WIN2 yuv2yuv r2y cofficient"
      },
      {
        "type": "register",
        "name": "VOPB_WIN2_YUV2YUV_R2Y_COE6",
        "offset": "0x05f8",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "CSC_OFFSET1",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "coefficient of 3x4 matrix"
          }
        ],
        "description": "WIN2 yuv2yuv r2y cofficient"
      },
      {
        "type": "register",
        "name": "VOPB_WIN2_YUV2YUV_R2Y_COE7",
        "offset": "0x05fc",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "CSC_OFFSET2",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "coefficient of 3x4 matrix"
          }
        ],
        "description": "WIN2 yuv2yuv r2y cofficient"
      },
      {
        "type": "register",
        "name": "VOPB_WIN3_YUV2YUV_Y2R_COE0",
        "offset": "0x0600",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "CSC_COE01",
            "bit_range": "31:16",
            "attr": "RW",
            "reset": "0x0000",
            "description": "coefficient of 3x4 matrix"
          },
          {
            "name": "CSC_COE00",
            "bit_range": "15:0",
            "attr": "RW",
            "reset": "0x0000",
            "description": "coefficient of 3x4 matrix"
          }
        ],
        "description": "WIN3 yuv2yuv y2r cofficient"
      },
      {
        "type": "register",
        "name": "VOPB_WIN3_YUV2YUV_Y2R_COE1",
        "offset": "0x0604",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "CSC_COE10",
            "bit_range": "31:16",
            "attr": "RW",
            "reset": "0x0000",
            "description": "coefficient of 3x4 matrix"
          },
          {
            "name": "CSC_COE02",
            "bit_range": "15:0",
            "attr": "RW",
            "reset": "0x0000",
            "description": "coefficient of 3x4 matrix"
          }
        ],
        "description": "WIN3 yuv2yuv y2r cofficient"
      },
      {
        "type": "register",
        "name": "VOPB_WIN3_YUV2YUV_Y2R_COE2",
        "offset": "0x0608",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "CSC_COE12",
            "bit_range": "31:16",
            "attr": "RW",
            "reset": "0x0000",
            "description": "coefficient of 3x4 matrix"
          },
          {
            "name": "CSC_COE11",
            "bit_range": "15:0",
            "attr": "RW",
            "reset": "0x0000",
            "description": "coefficient of 3x4 matrix"
          }
        ],
        "description": "WIN3 yuv2yuv y2r cofficient"
      },
      {
        "type": "register",
        "name": "VOPB_WIN3_YUV2YUV_Y2R_COE3",
        "offset": "0x060c",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "CSC_COE21",
            "bit_range": "31:16",
            "attr": "RW",
            "reset": "0x0000",
            "description": "coefficient of 3x4 matrix"
          },
          {
            "name": "CSC_COE20",
            "bit_range": "15:0",
            "attr": "RW",
            "reset": "0x0000",
            "description": "coefficient of 3x4 matrix"
          }
        ],
        "description": "WIN3 yuv2yuv y2r cofficient"
      },
      {
        "type": "register",
        "name": "VOPB_WIN3_YUV2YUV_Y2R_COE4",
        "offset": "0x0610",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:16",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "CSC_COE22",
            "bit_range": "15:0",
            "attr": "RW",
            "reset": "0x0000",
            "description": "coefficient of 3x4 matrix"
          }
        ],
        "description": "WIN3 yuv2yuv y2r cofficient"
      },
      {
        "type": "register",
        "name": "VOPB_WIN3_YUV2YUV_Y2R_COE5",
        "offset": "0x0614",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "CSC_OFFSET0",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "coefficient of 3x4 matrix"
          }
        ],
        "description": "WIN3 yuv2yuv y2r cofficient"
      },
      {
        "type": "register",
        "name": "VOPB_WIN3_YUV2YUV_Y2R_COE6",
        "offset": "0x0618",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "CSC_OFFSET1",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "coefficient of 3x4 matrix"
          }
        ],
        "description": "WIN3 yuv2yuv y2r cofficient"
      },
      {
        "type": "register",
        "name": "VOPB_WIN3_YUV2YUV_Y2R_COE7",
        "offset": "0x061c",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "CSC_OFFSET2",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "coefficient of 3x4 matrix"
          }
        ],
        "description": "WIN3 yuv2yuv y2r cofficient"
      },
      {
        "type": "register",
        "name": "VOPB_WIN3_YUV2YUV_R2R_COE0",
        "offset": "0x0620",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "CSC_COE01",
            "bit_range": "31:16",
            "attr": "RW",
            "reset": "0x0000",
            "description": "coefficient of 3x4 matrix"
          },
          {
            "name": "CSC_COE00",
            "bit_range": "15:0",
            "attr": "RW",
            "reset": "0x0000",
            "description": "coefficient of 3x4 matrix"
          }
        ],
        "description": "WIN3 yuv2yuv r2r cofficient"
      },
      {
        "type": "register",
        "name": "VOPB_WIN3_YUV2YUV_R2R_COE1",
        "offset": "0x0624",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "CSC_COE10",
            "bit_range": "31:16",
            "attr": "RW",
            "reset": "0x0000",
            "description": "coefficient of 3x4 matrix"
          },
          {
            "name": "CSC_COE02",
            "bit_range": "15:0",
            "attr": "RW",
            "reset": "0x0000",
            "description": "coefficient of 3x4 matrix"
          }
        ],
        "description": "WIN3 yuv2yuv r2r cofficient"
      },
      {
        "type": "register",
        "name": "VOPB_WIN3_YUV2YUV_R2R_COE2",
        "offset": "0x0628",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "CSC_COE12",
            "bit_range": "31:16",
            "attr": "RW",
            "reset": "0x0000",
            "description": "coefficient of 3x4 matrix"
          },
          {
            "name": "CSC_COE11",
            "bit_range": "15:0",
            "attr": "RW",
            "reset": "0x0000",
            "description": "coefficient of 3x4 matrix"
          }
        ],
        "description": "WIN3 yuv2yuv r2r cofficient"
      },
      {
        "type": "register",
        "name": "VOPB_WIN3_YUV2YUV_R2R_COE3",
        "offset": "0x062c",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "CSC_COE21",
            "bit_range": "31:16",
            "attr": "RW",
            "reset": "0x0000",
            "description": "coefficient of 3x4 matrix"
          },
          {
            "name": "CSC_COE20",
            "bit_range": "15:0",
            "attr": "RW",
            "reset": "0x0000",
            "description": "coefficient of 3x4 matrix"
          }
        ],
        "description": "WIN3 yuv2yuv r2r cofficient"
      },
      {
        "type": "register",
        "name": "VOPB_WIN3_YUV2YUV_R2R_COE4",
        "offset": "0x0630",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:16",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "CSC_COE22",
            "bit_range": "15:0",
            "attr": "RW",
            "reset": "0x0000",
            "description": "coefficient of 3x4 matrix"
          }
        ],
        "description": "WIN3 yuv2yuv r2r cofficient"
      },
      {
        "type": "register",
        "name": "VOPB_WIN3_YUV2YUV_R2R_COE5",
        "offset": "0x0634",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "CSC_OFFSET0",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "coefficient of 3x4 matrix"
          }
        ],
        "description": "WIN3 yuv2yuv r2r cofficient"
      },
      {
        "type": "register",
        "name": "VOPB_WIN3_YUV2YUV_R2R_COE6",
        "offset": "0x0638",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "CSC_OFFSET1",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "coefficient of 3x4 matrix"
          }
        ],
        "description": "WIN3 yuv2yuv r2r cofficient"
      },
      {
        "type": "register",
        "name": "VOPB_WIN3_YUV2YUV_R2R_COE7",
        "offset": "0x063c",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "CSC_OFFSET2",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "coefficient of 3x4 matrix"
          }
        ],
        "description": "WIN3 yuv2yuv r2r cofficient"
      },
      {
        "type": "register",
        "name": "VOPB_WIN3_YUV2YUV_R2Y_COE0",
        "offset": "0x0640",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "CSC_COE01",
            "bit_range": "31:16",
            "attr": "RW",
            "reset": "0x0000",
            "description": "coefficient of 3x4 matrix"
          },
          {
            "name": "CSC_COE00",
            "bit_range": "15:0",
            "attr": "RW",
            "reset": "0x0000",
            "description": "coefficient of 3x4 matrix"
          }
        ],
        "description": "WIN3 yuv2yuv r2y cofficient"
      },
      {
        "type": "register",
        "name": "VOPB_WIN3_YUV2YUV_R2Y_COE1",
        "offset": "0x0644",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "CSC_COE10",
            "bit_range": "31:16",
            "attr": "RW",
            "reset": "0x0000",
            "description": "coefficient of 3x4 matrix"
          },
          {
            "name": "CSC_COE02",
            "bit_range": "15:0",
            "attr": "RW",
            "reset": "0x0000",
            "description": "coefficient of 3x4 matrix"
          }
        ],
        "description": "WIN3 yuv2yuv r2y cofficient"
      },
      {
        "type": "register",
        "name": "VOPB_WIN3_YUV2YUV_R2Y_COE2",
        "offset": "0x0648",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "CSC_COE12",
            "bit_range": "31:16",
            "attr": "RW",
            "reset": "0x0000",
            "description": "coefficient of 3x4 matrix"
          },
          {
            "name": "CSC_COE11",
            "bit_range": "15:0",
            "attr": "RW",
            "reset": "0x0000",
            "description": "coefficient of 3x4 matrix"
          }
        ],
        "description": "WIN3 yuv2yuv r2y cofficient"
      },
      {
        "type": "register",
        "name": "VOPB_WIN3_YUV2YUV_R2Y_COE3",
        "offset": "0x064c",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "CSC_COE21",
            "bit_range": "31:16",
            "attr": "RW",
            "reset": "0x0000",
            "description": "coefficient of 3x4 matrix"
          },
          {
            "name": "CSC_COE20",
            "bit_range": "15:0",
            "attr": "RW",
            "reset": "0x0000",
            "description": "coefficient of 3x4 matrix"
          }
        ],
        "description": "WIN3 yuv2yuv cofficient"
      },
      {
        "type": "register",
        "name": "VOPB_WIN3_YUV2YUV_R2Y_COE4",
        "offset": "0x0650",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:16",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "CSC_COE22",
            "bit_range": "15:0",
            "attr": "RW",
            "reset": "0x0000",
            "description": "coefficient of 3x4 matrix"
          }
        ],
        "description": "WIN3 yuv2yuv r2y cofficient"
      },
      {
        "type": "register",
        "name": "VOPB_WIN3_YUV2YUV_R2Y_COE5",
        "offset": "0x0654",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "CSC_OFFSET0",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "coefficient of 3x4 matrix"
          }
        ],
        "description": "WIN3 yuv2yuv r2y cofficient"
      },
      {
        "type": "register",
        "name": "VOPB_WIN3_YUV2YUV_R2Y_COE6",
        "offset": "0x0658",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "CSC_OFFSET1",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "coefficient of 3x4 matrix"
          }
        ],
        "description": "WIN3 yuv2yuv r2y cofficient"
      },
      {
        "type": "register",
        "name": "VOPB_WIN3_YUV2YUV_R2Y_COE7",
        "offset": "0x065c",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "CSC_OFFSET2",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "coefficient of 3x4 matrix"
          }
        ],
        "description": "WIN3 yuv2yuv r2y cofficient"
      },
      {
        "type": "register",
        "name": "VOPB_WIN2_LUT_ADDR",
        "offset": "0x1000",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "WIN2_LUT_ADDR",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "the head of win2 lut address"
          }
        ],
        "description": "Win2 lut base address"
      },
      {
        "type": "register",
        "name": "VOPB_WIN3_LUT_ADDR",
        "offset": "0x1400",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "WIN3_LUT_ADDR",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "the head of win3 lut address"
          }
        ],
        "description": "Win3 lut base address"
      },
      {
        "type": "register",
        "name": "VOPB_HWC_LUT_ADDR",
        "offset": "0x1800",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "HWC_LUT_ADDR",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "the head of hwc lut address"
          }
        ],
        "description": "Hwc lut base address"
      },
      {
        "type": "register",
        "name": "VOPB_CABC_GAMMA_LUT_ADDR",
        "offset": "0x1c00",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "GAMMA_LUT_ADDR",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "the head of gamma lut address"
          }
        ],
        "description": "CABC GAMMA lut base address"
      },
      {
        "type": "register",
        "name": "VOPB_GAMMA_LUT_ADDR",
        "offset": "0x2000",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "GAMMA_LUT_ADDR",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "the head of gamma lut address"
          }
        ],
        "description": "GAMMA lut base address"
      }
    ],
    "name": "VOPB",
    "summary": [
      {
        "name": "VOPB_REG_CFG_DONE",
        "offset": "0x0000",
        "size": "W",
        "reset": "0x00000000",
        "description": "Register config done flag"
      },
      {
        "name": "VOPB_VERSION_INFO",
        "offset": "0x0004",
        "size": "W",
        "reset": "0x00000000",
        "description": "Version for vop"
      },
      {
        "name": "VOPB_SYS_CTRL",
        "offset": "0x0008",
        "size": "W",
        "reset": "0x00801800",
        "description": "System control register0"
      },
      {
        "name": "VOPB_SYS_CTRL1",
        "offset": "0x000c",
        "size": "W",
        "reset": "0x0003a000",
        "description": "System control register1"
      },
      {
        "name": "VOPB_DSP_CTRL0",
        "offset": "0x0010",
        "size": "W",
        "reset": "0x00000000",
        "description": ""
      },
      {
        "name": "VOPB_DSP_CTRL1",
        "offset": "0x0014",
        "size": "W",
        "reset": "0x0000e400",
        "description": "Display control register1"
      },
      {
        "name": "VOPB_DSP_BG",
        "offset": "0x0018",
        "size": "W",
        "reset": "0x00000000",
        "description": "Background color"
      },
      {
        "name": "VOPB_MCU_CTRL",
        "offset": "0x001c",
        "size": "W",
        "reset": "0x00711c08",
        "description": "MCU mode control register"
      },
      {
        "name": "VOPB_WB_CTRL0",
        "offset": "0x0020",
        "size": "W",
        "reset": "0xed000000",
        "description": "write back ctrl0"
      },
      {
        "name": "VOPB_WB_CTRL1",
        "offset": "0x0024",
        "size": "W",
        "reset": "0x00000000",
        "description": "write back ctrl1"
      },
      {
        "name": "VOPB_WB_YRGB_MST",
        "offset": "0x0028",
        "size": "W",
        "reset": "0x00000000",
        "description": "write back yrgb mst"
      },
      {
        "name": "VOPB_WB_CBR_MST",
        "offset": "0x002c",
        "size": "W",
        "reset": "0x00000000",
        "description": "write back cbr mst"
      },
      {
        "name": "VOPB_WIN0_CTRL0",
        "offset": "0x0030",
        "size": "W",
        "reset": "0x3a000040",
        "description": "Win0 ctrl register0"
      },
      {
        "name": "VOPB_WIN0_CTRL1",
        "offset": "0x0034",
        "size": "W",
        "reset": "0x00000000",
        "description": "Win0 ctrl register1"
      },
      {
        "name": "VOPB_WIN0_COLOR_KEY",
        "offset": "0x0038",
        "size": "W",
        "reset": "0x00000000",
        "description": "Win0 color key register"
      },
      {
        "name": "VOPB_WIN0_VIR",
        "offset": "0x003c",
        "size": "W",
        "reset": "0x01400140",
        "description": "Win0 virtual stride"
      },
      {
        "name": "VOPB_WIN0_YRGB_MST",
        "offset": "0x0040",
        "size": "W",
        "reset": "0x00000000",
        "description": "Win0 YRGB memory start address"
      },
      {
        "name": "VOPB_WIN0_CBR_MST",
        "offset": "0x0044",
        "size": "W",
        "reset": "0x00000000",
        "description": "Win0 Cbr memory start address"
      },
      {
        "name": "VOPB_WIN0_ACT_INFO",
        "offset": "0x0048",
        "size": "W",
        "reset": "0x00ef013f",
        "description": "Win0 active window width/height"
      },
      {
        "name": "VOPB_WIN0_DSP_INFO",
        "offset": "0x004c",
        "size": "W",
        "reset": "0x00ef013f",
        "description": "Win0 display width/height on panel"
      },
      {
        "name": "VOPB_WIN0_DSP_ST",
        "offset": "0x0050",
        "size": "W",
        "reset": "0x000a000a",
        "description": "Win0 display start point on panel"
      },
      {
        "name": "VOPB_WIN0_SCL_FACTOR_YRGB",
        "offset": "0x0054",
        "size": "W",
        "reset": "0x10001000",
        "description": "Win0 YRGB scaling factor"
      },
      {
        "name": "VOPB_WIN0_SCL_FACTOR_CBR",
        "offset": "0x0058",
        "size": "W",
        "reset": "0x10001000",
        "description": "Win0 Cbr scaling factor"
      },
      {
        "name": "VOPB_WIN0_SCL_OFFSET",
        "offset": "0x005c",
        "size": "W",
        "reset": "0x00000000",
        "description": "Win0 scaling start point offset"
      },
      {
        "name": "VOPB_WIN0_SRC_ALPHA_CTRL",
        "offset": "0x0060",
        "size": "W",
        "reset": "0x00000000",
        "description": "Win0 alpha source control register"
      },
      {
        "name": "VOPB_WIN0_DST_ALPHA_CTRL",
        "offset": "0x0064",
        "size": "W",
        "reset": "0x00000000",
        "description": "Win0 alpha destination control register"
      },
      {
        "name": "VOPB_WIN0_FADING_CTRL",
        "offset": "0 x0068",
        "size": "W",
        "reset": "0x00000000",
        "description": "Win0 fading contrl register"
      },
      {
        "name": "VOPB_WIN0_CTRL2",
        "offset": "0x006c",
        "size": "W",
        "reset": "0x00000021",
        "description": "Win0 ctrl register2"
      },
      {
        "name": "VOPB_WIN1_CTRL0",
        "offset": "0x0070",
        "size": "W",
        "reset": "0x3a000040",
        "description": "Win1 ctrl register0"
      },
      {
        "name": "VOPB_WIN1_CTRL1",
        "offset": "0x0074",
        "size": "W",
        "reset": "0x00000000",
        "description": "Win1 ctrl register1"
      },
      {
        "name": "VOPB_WIN1_COLOR_KEY",
        "offset": "0x0078",
        "size": "W",
        "reset": "0x00000000",
        "description": "Win1 color key register"
      },
      {
        "name": "VOPB_WIN1_VIR",
        "offset": "0x007c",
        "size": "W",
        "reset": "0x01400140",
        "description": "win1 virtual stride"
      },
      {
        "name": "VOPB_WIN1_YRGB_MST",
        "offset": "0x0080",
        "size": "W",
        "reset": "0x00000000",
        "description": "Win1 YRGB memory start address"
      },
      {
        "name": "VOPB_WIN1_CBR_MST",
        "offset": "0x0084",
        "size": "W",
        "reset": "0x00000000",
        "description": "Win1 Cbr memory start address"
      },
      {
        "name": "VOPB_WIN1_ACT_INFO",
        "offset": "0x0088",
        "size": "W",
        "reset": "0x00ef013f",
        "description": "Win1 active window width/height"
      },
      {
        "name": "VOPB_WIN1_DSP_INFO",
        "offset": "0x008c",
        "size": "W",
        "reset": "0x00ef013f",
        "description": "Win1 display width/height on panel"
      },
      {
        "name": "VOPB_WIN1_DSP_ST",
        "offset": "0x0090",
        "size": "W",
        "reset": "0x000a000a",
        "description": "Win1 display start point on panel"
      },
      {
        "name": "VOPB_WIN1_SCL_FACTOR_YRGB",
        "offset": "0x0094",
        "size": "W",
        "reset": "0x10001000",
        "description": "Win1 YRGB scaling factor"
      },
      {
        "name": "VOPB_WIN1_SCL_FACTOR_CBR",
        "offset": "0x0098",
        "size": "W",
        "reset": "0x10001000",
        "description": "Win1 Cbr scaling factor"
      },
      {
        "name": "VOPB_WIN1_SCL_OFFSET",
        "offset": "0x009c",
        "size": "W",
        "reset": "0x00000000",
        "description": "Win1 scaling start point offset"
      },
      {
        "name": "VOPB_WIN1_SRC_ALPHA_CTRL",
        "offset": "0x00a0",
        "size": "W",
        "reset": "0x00000000",
        "description": "Win1 alpha source control register"
      },
      {
        "name": "VOPB_WIN1_DST_ALPHA_CTRL",
        "offset": "0x00a4",
        "size": "W",
        "reset": "0x00000000",
        "description": "Win1 alpha destination control register"
      },
      {
        "name": "VOPB_WIN1_FADING_CTRL",
        "offset": "0 x00a8",
        "size": "W",
        "reset": "0x00000000",
        "description": "Win1 fading contrl register"
      },
      {
        "name": "VOPB_WIN1_CTRL2",
        "offset": "0x00ac",
        "size": "W",
        "reset": "0x00000043",
        "description": "Win1 ctrl register2"
      },
      {
        "name": "VOPB_WIN2_CTRL0",
        "offset": "0x00b0",
        "size": "W",
        "reset": "0x00000000",
        "description": "win2 ctrl register0"
      },
      {
        "name": "VOPB_WIN2_CTRL1",
        "offset": "0x00b4",
        "size": "W",
        "reset": "0x00501d00",
        "description": "win2 ctrl register1"
      },
      {
        "name": "VOPB_WIN2_VIR0_1",
        "offset": "0x00b8",
        "size": "W",
        "reset": "0x01400140",
        "description": "Win2 virtual stride0 and virtaul stride1"
      },
      {
        "name": "VOPB_WIN2_VIR2_3",
        "offset": "0x00bc",
        "size": "W",
        "reset": "0x01400140",
        "description": "Win2 virtual stride2 and virtaul stride3"
      },
      {
        "name": "VOPB_WIN2_MST0",
        "offset": "0x00c0",
        "size": "W",
        "reset": "0x00000000",
        "description": "Win2 memory start address0"
      },
      {
        "name": "VOPB_WIN2_DSP_INFO0",
        "offset": "0x00c4",
        "size": "W",
        "reset": "0x00ef013f",
        "description": "Win2 display width0/height0 on panel"
      },
      {
        "name": "VOPB_WIN2_DSP_ST0",
        "offset": "0x00c8",
        "size": "W",
        "reset": "0x000a000a",
        "description": "Win2 display start point0 on panel"
      },
      {
        "name": "VOPB_WIN2_COLOR_KEY",
        "offset": "0x00cc",
        "size": "W",
        "reset": "0x00000000",
        "description": "Win2 color key register"
      },
      {
        "name": "VOPB_WIN2_MST1",
        "offset": "0x00d0",
        "size": "W",
        "reset": "0x00000000",
        "description": "Win2 memory start address1"
      },
      {
        "name": "VOPB_WIN2_DSP_INFO1",
        "offset": "0x00d4",
        "size": "W",
        "reset": "0x00ef013f",
        "description": "Win2 display width1/height1 on panel"
      },
      {
        "name": "VOPB_WIN2_DSP_ST1",
        "offset": "0x00d8",
        "size": "W",
        "reset": "0x000a000a",
        "description": "Win2 display start point1 on panel"
      },
      {
        "name": "VOPB_WIN2_SRC_ALPHA_CTRL",
        "offset": "0x00dc",
        "size": "W",
        "reset": "0x00000000",
        "description": "Win2 alpha source control register"
      },
      {
        "name": "VOPB_WIN2_MST2",
        "offset": "0x00e0",
        "size": "W",
        "reset": "0x00000000",
        "description": "Win2 memory start address2"
      },
      {
        "name": "VOPB_WIN2_DSP_INFO2",
        "offset": "0x00e4",
        "size": "W",
        "reset": "0x00ef013f",
        "description": "Win2 display width2/height2 on panel"
      },
      {
        "name": "VOPB_WIN2_DSP_ST2",
        "offset": "0x00e8",
        "size": "W",
        "reset": "0x000a000a",
        "description": "Win2 display start point2 on panel"
      },
      {
        "name": "VOPB_WIN2_DST_ALPHA_CTRL",
        "offset": "0x00ec",
        "size": "W",
        "reset": "0x00000000",
        "description": "Win2 alpha destination control register"
      },
      {
        "name": "VOPB_WIN2_MST3",
        "offset": "0x00f0",
        "size": "W",
        "reset": "0x00000000",
        "description": "Win2 memory start address3"
      },
      {
        "name": "VOPB_WIN2_DSP_INFO3",
        "offset": "0x00f4",
        "size": "W",
        "reset": "0x00ef013f",
        "description": "Win2 display width3/height3 on panel"
      },
      {
        "name": "VOPB_WIN2_DSP_ST3",
        "offset": "0x00f8",
        "size": "W",
        "reset": "0x000a000a",
        "description": "Win2 display start point3 on panel"
      },
      {
        "name": "VOPB_WIN2_FADING_CTRL",
        "offset": "0 x00fc",
        "size": "W",
        "reset": "0x00000000",
        "description": "Win2 fading contrl register"
      },
      {
        "name": "VOPB_WIN3_CTRL0",
        "offset": "0x0100",
        "size": "W",
        "reset": "0x00000000",
        "description": "Win3 ctrl register0"
      },
      {
        "name": "VOPB_WIN3_CTRL1",
        "offset": "0x0104",
        "size": "W",
        "reset": "0x00601d00",
        "description": "Win3 ctrl register1"
      },
      {
        "name": "VOPB_WIN3_VIR0_1",
        "offset": "0x0108",
        "size": "W",
        "reset": "0x01400140",
        "description": "Win3 virtual stride0 and virtaul stride1"
      },
      {
        "name": "VOPB_WIN3_VIR2_3",
        "offset": "0x010c",
        "size": "W",
        "reset": "0x01400140",
        "description": "Win3 virtual stride2 and virtaul stride3"
      },
      {
        "name": "VOPB_WIN3_MST0",
        "offset": "0x0110",
        "size": "W",
        "reset": "0x00000000",
        "description": "Win3 memory start address0"
      },
      {
        "name": "VOPB_WIN3_DSP_INFO0",
        "offset": "0x0114",
        "size": "W",
        "reset": "0x00ef013f",
        "description": "Win3 display width0/height0 on panel"
      },
      {
        "name": "VOPB_WIN3_DSP_ST0",
        "offset": "0x0118",
        "size": "W",
        "reset": "0x000a000a",
        "description": "Win3 display start point0 on panel"
      },
      {
        "name": "VOPB_WIN3_COLOR_KEY",
        "offset": "0x011c",
        "size": "W",
        "reset": "0x00000000",
        "description": "Win3 color key register"
      },
      {
        "name": "VOPB_WIN3_MST1",
        "offset": "0x0120",
        "size": "W",
        "reset": "0x00000000",
        "description": "Win3 memory start address1"
      },
      {
        "name": "VOPB_WIN3_DSP_INFO1",
        "offset": "0x0124",
        "size": "W",
        "reset": "0x00ef013f",
        "description": "Win3 display width1/height1 on panel"
      },
      {
        "name": "VOPB_WIN3_DSP_ST1",
        "offset": "0x0128",
        "size": "W",
        "reset": "0x000a000a",
        "description": "Win3 display start point1 on panel"
      },
      {
        "name": "VOPB_WIN3_SRC_ALPHA_CTRL",
        "offset": "0x012c",
        "size": "W",
        "reset": "0x00000000",
        "description": "Win3 alpha source control register"
      },
      {
        "name": "VOPB_WIN3_MST2",
        "offset": "0x0130",
        "size": "W",
        "reset": "0x00000000",
        "description": "Win3 memory start address2"
      },
      {
        "name": "VOPB_WIN3_DSP_INFO2",
        "offset": "0x0134",
        "size": "W",
        "reset": "0x00ef013f",
        "description": "Win3 display width2/height2 on panel"
      },
      {
        "name": "VOPB_WIN3_DSP_ST2",
        "offset": "0x0138",
        "size": "W",
        "reset": "0x000a000a",
        "description": "Win3 display start point2 on panel"
      },
      {
        "name": "VOPB_WIN3_DST_ALPHA_CTRL",
        "offset": "0x013c",
        "size": "W",
        "reset": "0x00000000",
        "description": "Win3 alpha destination control register"
      },
      {
        "name": "VOPB_WIN3_MST3",
        "offset": "0x0140",
        "size": "W",
        "reset": "0x00000000",
        "description": "Win3 memory start address3"
      },
      {
        "name": "VOPB_WIN3_DSP_INFO3",
        "offset": "0x0144",
        "size": "W",
        "reset": "0x00ef013f",
        "description": "Win3 display width3/height3 on panel"
      },
      {
        "name": "VOPB_WIN3_DSP_ST3",
        "offset": "0x0148",
        "size": "W",
        "reset": "0x000a000a",
        "description": "Win3 display start point3 on panel"
      },
      {
        "name": "VOPB_WIN3_FADING_CTRL",
        "offset": "0 x014c",
        "size": "W",
        "reset": "0x00000000",
        "description": "Win3 fading contrl register"
      },
      {
        "name": "VOPB_HWC_CTRL0",
        "offset": "0x0150",
        "size": "W",
        "reset": "0x00000000",
        "description": "Hwc ctrl register0"
      },
      {
        "name": "VOPB_HWC_CTRL1",
        "offset": "0x0154",
        "size": "W",
        "reset": "0x00701d00",
        "description": "Hwc ctrl register1"
      },
      {
        "name": "VOPB_HWC_MST",
        "offset": "0x0158",
        "size": "W",
        "reset": "0x00000000",
        "description": "Hwc memory start address"
      },
      {
        "name": "VOPB_HWC_DSP_ST",
        "offset": "0x015c",
        "size": "W",
        "reset": "0x000a000a",
        "description": "Hwc display start point on panel"
      },
      {
        "name": "VOPB_HWC_SRC_ALPHA_CTRL",
        "offset": "0x0160",
        "size": "W",
        "reset": "0x00000000",
        "description": "Hwc alpha source control register"
      },
      {
        "name": "VOPB_HWC_DST_ALPHA_CTRL",
        "offset": "0x0164",
        "size": "W",
        "reset": "0x00000000",
        "description": "Hwc alpha destination control register"
      },
      {
        "name": "VOPB_HWC_FADING_CTRL",
        "offset": "0x0168",
        "size": "W",
        "reset": "0x00000000",
        "description": "Hwc fading contrl register"
      },
      {
        "name": "VOPB_HWC_RESERVED1",
        "offset": "0x016c",
        "size": "W",
        "reset": "0x00000000",
        "description": "Hwc reserved"
      },
      {
        "name": "VOPB_POST_DSP_HACT_INFO",
        "offset": "0x0170",
        "size": "W",
        "reset": "0x000a014a",
        "description": "Post scaler down horizontal start and end"
      },
      {
        "name": "VOPB_POST_DSP_VACT_INFO",
        "offset": "0x0174",
        "size": "W",
        "reset": "0x000a00fa",
        "description": "Panel active horizontal scanning start point and end point"
      },
      {
        "name": "VOPB_POST_SCL_FACTOR_YRGB",
        "offset": "0x0178",
        "size": "W",
        "reset": "0x10001000",
        "description": "Post yrgb scaling factor"
      },
      {
        "name": "VOPB_POST_RESERVED",
        "offset": "0x017c",
        "size": "W",
        "reset": "0x00000000",
        "description": "Post reserved"
      },
      {
        "name": "VOPB_POST_SCL_CTRL",
        "offset": "0x0180",
        "size": "W",
        "reset": "0x00000000",
        "description": "Post scaling start point offset"
      },
      {
        "name": "VOPB_POST_DSP_VACT_INFO_F1",
        "offset": "0x0184",
        "size": "W",
        "reset": "0x000a00fa",
        "description": "Panel active horizontal scanning start point and end point F1"
      },
      {
        "name": "VOPB_DSP_HTOTAL_HS_END",
        "offset": "0x0188",
        "size": "W",
        "reset": "0x014a000a",
        "description": "Panel scanning horizontal width and hsync pulse end point"
      },
      {
        "name": "VOPB_DSP_HACT_ST_END",
        "offset": "0x018c",
        "size": "W",
        "reset": "0x000a014a",
        "description": "Panel active horizontal scanning start point and end point"
      },
      {
        "name": "VOPB_DSP_VTOTAL_VS_END",
        "offset": "0x0190",
        "size": "W",
        "reset": "0x00fa000a",
        "description": "Panel scanning vertical height and vsync pulse end point"
      },
      {
        "name": "VOPB_DSP_VACT_ST_END",
        "offset": "0x0194",
        "size": "W",
        "reset": "0x000a00fa",
        "description": "Panel active vertical scanning start point and end point"
      },
      {
        "name": "VOPB_DSP_VS_ST_END_F1",
        "offset": "0 x0198",
        "size": "W",
        "reset": "0x00000000",
        "description": "Vertical scanning start point and vsync pulse end point of even filed in interlace mode"
      },
      {
        "name": "VOPB_DSP_VACT_ST_END_F1",
        "offset": "0x019c",
        "size": "W",
        "reset": "0x00000000",
        "description": "Vertical scanning active start point and end point of even filed in interlace mode"
      },
      {
        "name": "VOPB_PWM_CTRL",
        "offset": "0x01a0",
        "size": "W",
        "reset": "0x0000200a",
        "description": "PWM Control Register"
      },
      {
        "name": "VOPB_PWM_PERIOD_HPR",
        "offset": "0x01a4",
        "size": "W",
        "reset": "0x00000000",
        "description": "PWM Period Register/High Polarity Capture Register"
      },
      {
        "name": "VOPB_PWM_DUTY_LPR",
        "offset": "0x01a8",
        "size": "W",
        "reset": "0x00000000",
        "description": "PWM Duty Register/Low Polarity Capture Register"
      },
      {
        "name": "VOPB_PWM_CNT",
        "offset": "0x01ac",
        "size": "W",
        "reset": "0x00000000",
        "description": "PWM Counter Register"
      },
      {
        "name": "VOPB_BCSH_COLOR_BAR",
        "offset": "0x01b0",
        "size": "W",
        "reset": "0x00000000",
        "description": "Color bar config register"
      },
      {
        "name": "VOPB_BCSH_BCS",
        "offset": "0x01b4",
        "size": "W",
        "reset": "0xd0010000",
        "description": "Brightness contrast saturation*contrast config register"
      },
      {
        "name": "VOPB_BCSH_H",
        "offset": "0x01b8",
        "size": "W",
        "reset": "0x01000000",
        "description": "Sin hue and cos hue config register"
      },
      {
        "name": "VOPB_BCSH_CTRL",
        "offset": "0x01bc",
        "size": "W",
        "reset": "0x00000000",
        "description": "BCSH contrl register"
      },
      {
        "name": "VOPB_CABC_CTRL0",
        "offset": "0x01c0",
        "size": "W",
        "reset": "0x00ed8000",
        "description": "Content Adaptive Backlight Control register0"
      },
      {
        "name": "VOPB_CABC_CTRL1",
        "offset": "0x01c4",
        "size": "W",
        "reset": "0x00fa0000",
        "description": "Content Adaptive Backlight Control register1"
      },
      {
        "name": "VOPB_CABC_CTRL2",
        "offset": "0x01c8",
        "size": "W",
        "reset": "0x000110f0",
        "description": "Content Adaptive Backlight Control register2"
      },
      {
        "name": "VOPB_CABC_CTRL3",
        "offset": "0x01cc",
        "size": "W",
        "reset": "0x00000000",
        "description": "Content Adaptive Backlight Control register3"
      },
      {
        "name": "VOPB_CABC_GAUSS_LINE0_0",
        "offset": "0x01d0",
        "size": "W",
        "reset": "0x15110903",
        "description": "CABC gauss line config register00"
      },
      {
        "name": "VOPB_CABC_GAUSS_LINE0_1",
        "offset": "0x01d4",
        "size": "W",
        "reset": "0x00030911",
        "description": "CABC gauss line config register01"
      },
      {
        "name": "VOPB_CABC_GAUSS_LINE1_0",
        "offset": "0x01d8",
        "size": "W",
        "reset": "0x1a150b04",
        "description": "CABC gauss line config register10"
      },
      {
        "name": "VOPB_CABC_GAUSS_LINE1_1",
        "offset": "0x01dc",
        "size": "W",
        "reset": "0x00040b15",
        "description": "CABC gauss line config register11"
      },
      {
        "name": "VOPB_CABC_GAUSS_LINE2_0",
        "offset": "0x01e0",
        "size": "W",
        "reset": "0x15110903",
        "description": "CABC gauss line config register20"
      },
      {
        "name": "VOPB_CABC_GAUSS_LINE2_1",
        "offset": "0x01e4",
        "size": "W",
        "reset": "0x00030911",
        "description": "CABC gauss line config register21"
      },
      {
        "name": "VOPB_FRC_LOWER01_0",
        "offset": "0x01e8",
        "size": "W",
        "reset": "0x12844821",
        "description": "FRC lookup table config register010"
      },
      {
        "name": "VOPB_FRC_LOWER01_1",
        "offset": "0x01ec",
        "size": "W",
        "reset": "0x21488412",
        "description": "FRC lookup table config register011"
      },
      {
        "name": "VOPB_FRC_LOWER10_0",
        "offset": "0x01f0",
        "size": "W",
        "reset": "0xa55a9696",
        "description": "FRC lookup table config register100"
      },
      {
        "name": "VOPB_FRC_LOWER10_1",
        "offset": "0x01f4",
        "size": "W",
        "reset": "0x5aa56969",
        "description": "FRC lookup table config register101"
      },
      {
        "name": "VOPB_FRC_LOWER11_0",
        "offset": "0x01f8",
        "size": "W",
        "reset": "0xdeb77bed",
        "description": "FRC lookup table config register110"
      },
      {
        "name": "VOPB_FRC_LOWER11_1",
        "offset": "0x01fc",
        "size": "W",
        "reset": "0xed7bb7de",
        "description": "FRC lookup table config register111"
      },
      {
        "name": "VOPB_AFBCD0_CTRL",
        "offset": "0x0200",
        "size": "W",
        "reset": "0x00000000",
        "description": "AFBCD0 control register"
      },
      {
        "name": "VOPB_AFBCD0_HDR_PTR",
        "offset": "0x0204",
        "size": "W",
        "reset": "0x00000000",
        "description": "AFBCD0 memory start address"
      },
      {
        "name": "VOPB_AFBCD0_PIC_SIZE",
        "offset": "0x0208",
        "size": "W",
        "reset": "0x00000000",
        "description": "AFBCD0 pic size"
      },
      {
        "name": "VOPB_AFBCD0_STATUS",
        "offset": "0x020c",
        "size": "W",
        "reset": "0x00000000",
        "description": "AFBCD0 status"
      },
      {
        "name": "VOPB_INTR_EN0",
        "offset": "0x0280",
        "size": "W",
        "reset": "0x00000000",
        "description": "Interrupt enable register"
      },
      {
        "name": "VOPB_INTR_CLEAR0",
        "offset": "0x0284",
        "size": "W",
        "reset": "0x00000000",
        "description": "Interrupt clear register"
      },
      {
        "name": "VOPB_INTR_STATUS0",
        "offset": "0x0288",
        "size": "W",
        "reset": "0x00000000",
        "description": "interrupt  status"
      },
      {
        "name": "VOPB_INTR_RAW_STATUS0",
        "offset": "0x028c",
        "size": "W",
        "reset": "0x00000000",
        "description": "raw interrupt status"
      },
      {
        "name": "VOPB_INTR_EN1",
        "offset": "0x0290",
        "size": "W",
        "reset": "0x00000000",
        "description": "Interrupt enable register"
      },
      {
        "name": "VOPB_INTR_CLEAR1",
        "offset": "0x0294",
        "size": "W",
        "reset": "0x00000000",
        "description": "Interrupt clear register"
      },
      {
        "name": "VOPB_INTR_STATUS1",
        "offset": "0x0298",
        "size": "W",
        "reset": "0x00000000",
        "description": "interrupt  status"
      },
      {
        "name": "VOPB_INTR_RAW_STATUS1",
        "offset": "0x029c",
        "size": "W",
        "reset": "0x00000000",
        "description": "raw interrupt status"
      },
      {
        "name": "VOPB_LINE_FLAG",
        "offset": "0x02a0",
        "size": "W",
        "reset": "0x00000000",
        "description": "Line flag config register"
      },
      {
        "name": "VOPB_VOP_STATUS",
        "offset": "0x02a4",
        "size": "W",
        "reset": "0x00000000",
        "description": "vop status register"
      },
      {
        "name": "VOPB_BLANKING_VALUE",
        "offset": "0x02a8",
        "size": "W",
        "reset": "0x00000000",
        "description": "Register0000 Abstract"
      },
      {
        "name": "VOPB_MCU_BYPASS_PORT",
        "offset": "0x02ac",
        "size": "W",
        "reset": "0x00000000",
        "description": "MCU bypass port"
      },
      {
        "name": "VOPB_WIN0_DSP_BG",
        "offset": "0x02b0",
        "size": "W",
        "reset": "0x00000000",
        "description": "Win0 layer background color"
      },
      {
        "name": "VOPB_WIN1_DSP_BG",
        "offset": "0x02b4",
        "size": "W",
        "reset": "0x00000000",
        "description": "Win1 layer background color"
      },
      {
        "name": "VOPB_WIN2_DSP_BG",
        "offset": "0x02b8",
        "size": "W",
        "reset": "0x00000000",
        "description": "Win2 layer background color"
      },
      {
        "name": "VOPB_WIN3_DSP_BG",
        "offset": "0x02bc",
        "size": "W",
        "reset": "0x00000000",
        "description": "Win3 layer background color"
      },
      {
        "name": "VOPB_YUV2YUV_WIN",
        "offset": "0x02c0",
        "size": "W",
        "reset": "0x00000000",
        "description": "win yuv2yuv control register"
      },
      {
        "name": "VOPB_AUTO_GATING_EN",
        "offset": "0x02cc",
        "size": "W",
        "reset": "0x00000000",
        "description": "Auto gating enable"
      },
      {
        "name": "VOPB_WIN0_YUV2YUV_Y2R_COE0",
        "offset": "0x04e0",
        "size": "W",
        "reset": "0x00000000",
        "description": "WIN0 yuv2yuv y2r cofficient"
      },
      {
        "name": "VOPB_WIN0_YUV2YUV_Y2R_COE1",
        "offset": "0x04e4",
        "size": "W",
        "reset": "0x00000000",
        "description": "WIN0 yuv2yuv y2r cofficient"
      },
      {
        "name": "VOPB_WIN0_YUV2YUV_Y2R_COE2",
        "offset": "0x04e8",
        "size": "W",
        "reset": "0x00000000",
        "description": "WIN0 yuv2yuv y2r cofficient"
      },
      {
        "name": "VOPB_WIN0_YUV2YUV_Y2R_COE3",
        "offset": "0x04ec",
        "size": "W",
        "reset": "0x00000000",
        "description": "WIN0yuv2yuv y2r cofficient"
      },
      {
        "name": "VOPB_WIN0_YUV2YUV_Y2R_COE4",
        "offset": "0x04f0",
        "size": "W",
        "reset": "0x00000000",
        "description": "WIN0 yuv2yuv y2r cofficient"
      },
      {
        "name": "VOPB_WIN0_YUV2YUV_Y2R_COE5",
        "offset": "0x04f4",
        "size": "W",
        "reset": "0x00000000",
        "description": "WIN0 yuv2yuv y2r cofficient"
      },
      {
        "name": "VOPB_WIN0_YUV2YUV_Y2R_COE6",
        "offset": "0x04f8",
        "size": "W",
        "reset": "0x00000000",
        "description": "WIN0 yuv2yuv y2r cofficient"
      },
      {
        "name": "VOPB_WIN0_YUV2YUV_Y2R_COE7",
        "offset": "0x04fc",
        "size": "W",
        "reset": "0x00000000",
        "description": "WIN0 yuv2yuv y2r cofficient"
      },
      {
        "name": "VOPB_WIN0_YUV2YUV_R2R_COE0",
        "offset": "0x0500",
        "size": "W",
        "reset": "0x00000000",
        "description": "WIN0 yuv2yuv r2r cofficient"
      },
      {
        "name": "VOPB_WIN0_YUV2YUV_R2R_COE1",
        "offset": "0x0504",
        "size": "W",
        "reset": "0x00000000",
        "description": "WIN0 yuv2yuv r2r cofficient"
      },
      {
        "name": "VOPB_WIN0_YUV2YUV_R2R_COE2",
        "offset": "0x0508",
        "size": "W",
        "reset": "0x00000000",
        "description": "WIN0 yuv2yuv r2r cofficient"
      },
      {
        "name": "VOPB_WIN0_YUV2YUV_R2R_COE3",
        "offset": "0x050c",
        "size": "W",
        "reset": "0x00000000",
        "description": "WIN0 yuv2yuv r2r cofficient"
      },
      {
        "name": "VOPB_WIN0_YUV2YUV_R2R_COE4",
        "offset": "0x0510",
        "size": "W",
        "reset": "0x00000000",
        "description": "WIN0 yuv2yuv r2r cofficient"
      },
      {
        "name": "VOPB_WIN0_YUV2YUV_R2R_COE5",
        "offset": "0x0514",
        "size": "W",
        "reset": "0x00000000",
        "description": "WIN0 yuv2yuv r2r cofficient"
      },
      {
        "name": "VOPB_WIN0_YUV2YUV_R2R_COE6",
        "offset": "0x0518",
        "size": "W",
        "reset": "0x00000000",
        "description": "WIN0 yuv2yuv r2r cofficient"
      },
      {
        "name": "VOPB_WIN0_YUV2YUV_R2R_COE7",
        "offset": "0x051c",
        "size": "W",
        "reset": "0x00000000",
        "description": "WIN0 yuv2yuv r2r cofficient"
      },
      {
        "name": "VOPB_WIN0_YUV2YUV_R2Y_COE0",
        "offset": "0x0520",
        "size": "W",
        "reset": "0x00000000",
        "description": "WIN0 yuv2yuv r2y cofficient"
      },
      {
        "name": "VOPB_WIN0_YUV2YUV_R2Y_COE1",
        "offset": "0x0524",
        "size": "W",
        "reset": "0x00000000",
        "description": "WIN0 yuv2yuv r2y cofficient"
      },
      {
        "name": "VOPB_WIN0_YUV2YUV_R2Y_COE2",
        "offset": "0x0528",
        "size": "W",
        "reset": "0x00000000",
        "description": "WIN0 yuv2yuv r2y cofficient"
      },
      {
        "name": "VOPB_WIN0_YUV2YUV_R2Y_COE3",
        "offset": "0x052c",
        "size": "W",
        "reset": "0x00000000",
        "description": "WIN0 yuv2yuv r2y cofficient"
      },
      {
        "name": "VOPB_WIN0_YUV2YUV_R2Y_COE4",
        "offset": "0x0530",
        "size": "W",
        "reset": "0x00000000",
        "description": "WIN0 yuv2yuv r2y cofficient"
      },
      {
        "name": "VOPB_WIN0_YUV2YUV_R2Y_COE5",
        "offset": "0x0534",
        "size": "W",
        "reset": "0x00000000",
        "description": "WIN0 yuv2yuv r2y cofficient"
      },
      {
        "name": "VOPB_WIN0_YUV2YUV_R2Y_COE6",
        "offset": "0x0538",
        "size": "W",
        "reset": "0x00000000",
        "description": "WIN0 yuv2yuv r2y cofficient"
      },
      {
        "name": "VOPB_WIN0_YUV2YUV_R2Y_COE7",
        "offset": "0x053c",
        "size": "W",
        "reset": "0x00000000",
        "description": "WIN0 yuv2yuv r2y cofficient"
      },
      {
        "name": "VOPB_WIN1_YUV2YUV_Y2R_COE0",
        "offset": "0x0540",
        "size": "W",
        "reset": "0x00000000",
        "description": "WIN1 yuv2yuv y2r cofficient"
      },
      {
        "name": "VOPB_WIN1_YUV2YUV_Y2R_COE1",
        "offset": "0x0544",
        "size": "W",
        "reset": "0x00000000",
        "description": "WIN1 yuv2yuv y2r cofficient"
      },
      {
        "name": "VOPB_WIN1_YUV2YUV_Y2R_COE2",
        "offset": "0x0548",
        "size": "W",
        "reset": "0x00000000",
        "description": "WIN1 yuv2yuv y2r cofficient"
      },
      {
        "name": "VOPB_WIN1_YUV2YUV_Y2R_COE3",
        "offset": "0x054c",
        "size": "W",
        "reset": "0x00000000",
        "description": "WIN1 yuv2yuv y2r cofficient"
      },
      {
        "name": "VOPB_WIN1_YUV2YUV_Y2R_COE4",
        "offset": "0x0550",
        "size": "W",
        "reset": "0x00000000",
        "description": "WIN1 yuv2yuv y2r cofficient"
      },
      {
        "name": "VOPB_WIN1_YUV2YUV_Y2R_COE5",
        "offset": "0x0554",
        "size": "W",
        "reset": "0x00000000",
        "description": "WIN1 yuv2yuv y2r cofficient"
      },
      {
        "name": "VOPB_WIN1_YUV2YUV_Y2R_COE6",
        "offset": "0x0558",
        "size": "W",
        "reset": "0x00000000",
        "description": "WIN1 yuv2yuv y2r cofficient"
      },
      {
        "name": "VOPB_WIN1_YUV2YUV_Y2R_COE7",
        "offset": "0x055c",
        "size": "W",
        "reset": "0x00000000",
        "description": "WIN1 yuv2yuv y2r cofficient"
      },
      {
        "name": "VOPB_WIN1_YUV2YUV_R2R_COE0",
        "offset": "0x0560",
        "size": "W",
        "reset": "0x00000000",
        "description": "WIN0 yuv2yuv r2r cofficient"
      },
      {
        "name": "VOPB_WIN1_YUV2YUV_R2R_COE1",
        "offset": "0x0564",
        "size": "W",
        "reset": "0x00000000",
        "description": "WIN1 yuv2yuv r2r cofficient"
      },
      {
        "name": "VOPB_WIN1_YUV2YUV_R2R_COE2",
        "offset": "0x0568",
        "size": "W",
        "reset": "0x00000000",
        "description": "WIN1 yuv2yuv r2r cofficient"
      },
      {
        "name": "VOPB_WIN1_YUV2YUV_R2R_COE3",
        "offset": "0x056c",
        "size": "W",
        "reset": "0x00000000",
        "description": "WIN1 yuv2yuv r2r cofficient"
      },
      {
        "name": "VOPB_WIN1_YUV2YUV_R2R_COE4",
        "offset": "0x0570",
        "size": "W",
        "reset": "0x00000000",
        "description": "WIN1 yuv2yuv r2r cofficient"
      },
      {
        "name": "VOPB_WIN1_YUV2YUV_R2R_COE5",
        "offset": "0x0574",
        "size": "W",
        "reset": "0x00000000",
        "description": "WIN1 yuv2yuv r2r cofficient"
      },
      {
        "name": "VOPB_WIN1_YUV2YUV_R2R_COE6",
        "offset": "0x0578",
        "size": "W",
        "reset": "0x00000000",
        "description": "WIN1 yuv2yuv r2r cofficient"
      },
      {
        "name": "VOPB_WIN1_YUV2YUV_R2R_COE7",
        "offset": "0x057c",
        "size": "W",
        "reset": "0x00000000",
        "description": "WIN1 yuv2yuv r2r cofficient"
      },
      {
        "name": "VOPB_WIN1_YUV2YUV_R2Y_COE0",
        "offset": "0x0580",
        "size": "W",
        "reset": "0x00000000",
        "description": "WIN1 yuv2yuv r2y cofficient"
      },
      {
        "name": "VOPB_WIN1_YUV2YUV_R2Y_COE1",
        "offset": "0x0584",
        "size": "W",
        "reset": "0x00000000",
        "description": "WIN1 yuv2yuv r2y cofficient"
      },
      {
        "name": "VOPB_WIN1_YUV2YUV_R2Y_COE2",
        "offset": "0x0588",
        "size": "W",
        "reset": "0x00000000",
        "description": "WIN1 yuv2yuv r2y cofficient"
      },
      {
        "name": "VOPB_WIN1_YUV2YUV_R2Y_COE3",
        "offset": "0x058c",
        "size": "W",
        "reset": "0x00000000",
        "description": "WIN1 yuv2yuv r2y cofficient"
      },
      {
        "name": "VOPB_WIN1_YUV2YUV_R2Y_COE4",
        "offset": "0x0590",
        "size": "W",
        "reset": "0x00000000",
        "description": "WIN1 yuv2yuv r2y cofficient"
      },
      {
        "name": "VOPB_WIN1_YUV2YUV_R2Y_COE5",
        "offset": "0x0594",
        "size": "W",
        "reset": "0x00000000",
        "description": "WIN1 yuv2yuv r2y cofficient"
      },
      {
        "name": "VOPB_WIN1_YUV2YUV_R2Y_COE6",
        "offset": "0x0598",
        "size": "W",
        "reset": "0x00000000",
        "description": "WIN1 yuv2yuv r2y cofficient"
      },
      {
        "name": "VOPB_WIN1_YUV2YUV_R2Y_COE7",
        "offset": "0x059c",
        "size": "W",
        "reset": "0x00000000",
        "description": "WIN1 yuv2yuv r2y cofficient"
      },
      {
        "name": "VOPB_WIN2_YUV2YUV_Y2R_COE0",
        "offset": "0x05a0",
        "size": "W",
        "reset": "0x00000000",
        "description": "WIN2 yuv2yuv y2r cofficient"
      },
      {
        "name": "VOPB_WIN2_YUV2YUV_Y2R_COE1",
        "offset": "0x05a4",
        "size": "W",
        "reset": "0x00000000",
        "description": "WIN2 yuv2yuv y2r cofficient"
      },
      {
        "name": "VOPB_WIN2_YUV2YUV_Y2R_COE2",
        "offset": "0x05a8",
        "size": "W",
        "reset": "0x00000000",
        "description": "WIN2 yuv2yuv y2r cofficient"
      },
      {
        "name": "VOPB_WIN2_YUV2YUV_Y2R_COE3",
        "offset": "0x05ac",
        "size": "W",
        "reset": "0x00000000",
        "description": "WIN2 yuv2yuv y2r cofficient"
      },
      {
        "name": "VOPB_WIN2_YUV2YUV_Y2R_COE4",
        "offset": "0x05b0",
        "size": "W",
        "reset": "0x00000000",
        "description": "WIN2 yuv2yuv y2r cofficient"
      },
      {
        "name": "VOPB_WIN2_YUV2YUV_Y2R_COE5",
        "offset": "0x05b4",
        "size": "W",
        "reset": "0x00000000",
        "description": "WIN2 yuv2yuv y2r cofficient"
      },
      {
        "name": "VOPB_WIN2_YUV2YUV_Y2R_COE6",
        "offset": "0x05b8",
        "size": "W",
        "reset": "0x00000000",
        "description": "WIN2 yuv2yuv y2r cofficient"
      },
      {
        "name": "VOPB_WIN2_YUV2YUV_Y2R_COE7",
        "offset": "0x05bc",
        "size": "W",
        "reset": "0x00000000",
        "description": "WIN2 yuv2yuv y2r cofficient"
      },
      {
        "name": "VOPB_WIN2_YUV2YUV_R2R_COE0",
        "offset": "0x05c0",
        "size": "W",
        "reset": "0x00000000",
        "description": "WIN2 yuv2yuv r2r cofficient"
      },
      {
        "name": "VOPB_WIN2_YUV2YUV_R2R_COE1",
        "offset": "0x05c4",
        "size": "W",
        "reset": "0x00000000",
        "description": "WIN2 yuv2yuv r2r cofficient"
      },
      {
        "name": "VOPB_WIN2_YUV2YUV_R2R_COE2",
        "offset": "0x05c8",
        "size": "W",
        "reset": "0x00000000",
        "description": "WIN2 yuv2yuv r2r cofficient"
      },
      {
        "name": "VOPB_WIN2_YUV2YUV_R2R_COE3",
        "offset": "0x05cc",
        "size": "W",
        "reset": "0x00000000",
        "description": "WIN2 yuv2yuv r2r cofficient"
      },
      {
        "name": "VOPB_WIN2_YUV2YUV_R2R_COE4",
        "offset": "0x05d0",
        "size": "W",
        "reset": "0x00000000",
        "description": "WIN2 yuv2yuv r2r cofficient"
      },
      {
        "name": "VOPB_WIN2_YUV2YUV_R2R_COE5",
        "offset": "0x05d4",
        "size": "W",
        "reset": "0x00000000",
        "description": "WIN2 yuv2yuv r2r cofficient"
      },
      {
        "name": "VOPB_WIN2_YUV2YUV_R2R_COE6",
        "offset": "0x05d8",
        "size": "W",
        "reset": "0x00000000",
        "description": "WIN2 yuv2yuv r2r cofficient"
      },
      {
        "name": "VOPB_WIN2_YUV2YUV_R2R_COE7",
        "offset": "0x05dc",
        "size": "W",
        "reset": "0x00000000",
        "description": "WIN2 yuv2yuv r2r cofficient"
      },
      {
        "name": "VOPB_WIN2_YUV2YUV_R2Y_COE0",
        "offset": "0x05e0",
        "size": "W",
        "reset": "0x00000000",
        "description": "WIN2 yuv2yuv r2y cofficient"
      },
      {
        "name": "VOPB_WIN2_YUV2YUV_R2Y_COE1",
        "offset": "0x05e4",
        "size": "W",
        "reset": "0x00000000",
        "description": "WIN2 yuv2yuv r2y cofficient"
      },
      {
        "name": "VOPB_WIN2_YUV2YUV_R2Y_COE2",
        "offset": "0x05e8",
        "size": "W",
        "reset": "0x00000000",
        "description": "WIN2 yuv2yuv r2y cofficient"
      },
      {
        "name": "VOPB_WIN2_YUV2YUV_R2Y_COE3",
        "offset": "0x05ec",
        "size": "W",
        "reset": "0x00000000",
        "description": "WIN2 yuv2yuv r2y cofficient"
      },
      {
        "name": "VOPB_WIN2_YUV2YUV_R2Y_COE4",
        "offset": "0x05f0",
        "size": "W",
        "reset": "0x00000000",
        "description": "WIN2 yuv2yuv r2y cofficient"
      },
      {
        "name": "VOPB_WIN2_YUV2YUV_R2Y_COE5",
        "offset": "0x05f4",
        "size": "W",
        "reset": "0x00000000",
        "description": "WIN2 yuv2yuv r2y cofficient"
      },
      {
        "name": "VOPB_WIN2_YUV2YUV_R2Y_COE6",
        "offset": "0x05f8",
        "size": "W",
        "reset": "0x00000000",
        "description": "WIN2 yuv2yuv r2y cofficient"
      },
      {
        "name": "VOPB_WIN2_YUV2YUV_R2Y_COE7",
        "offset": "0x05fc",
        "size": "W",
        "reset": "0x00000000",
        "description": "WIN2 yuv2yuv r2y cofficient"
      },
      {
        "name": "VOPB_WIN3_YUV2YUV_Y2R_COE0",
        "offset": "0x0600",
        "size": "W",
        "reset": "0x00000000",
        "description": "WIN3 yuv2yuv y2r cofficient"
      },
      {
        "name": "VOPB_WIN3_YUV2YUV_Y2R_COE1",
        "offset": "0x0604",
        "size": "W",
        "reset": "0x00000000",
        "description": "WIN3 yuv2yuv y2r cofficient"
      },
      {
        "name": "VOPB_WIN3_YUV2YUV_Y2R_COE2",
        "offset": "0x0608",
        "size": "W",
        "reset": "0x00000000",
        "description": "WIN3 yuv2yuv y2r cofficient"
      },
      {
        "name": "VOPB_WIN3_YUV2YUV_Y2R_COE3",
        "offset": "0x060c",
        "size": "W",
        "reset": "0x00000000",
        "description": "WIN3 yuv2yuv y2r cofficient"
      },
      {
        "name": "VOPB_WIN3_YUV2YUV_Y2R_COE4",
        "offset": "0x0610",
        "size": "W",
        "reset": "0x00000000",
        "description": "WIN3 yuv2yuv y2r cofficient"
      },
      {
        "name": "VOPB_WIN3_YUV2YUV_Y2R_COE5",
        "offset": "0x0614",
        "size": "W",
        "reset": "0x00000000",
        "description": "WIN3 yuv2yuv y2r cofficient"
      },
      {
        "name": "VOPB_WIN3_YUV2YUV_Y2R_COE6",
        "offset": "0x0618",
        "size": "W",
        "reset": "0x00000000",
        "description": "WIN3 yuv2yuv y2r cofficient"
      },
      {
        "name": "VOPB_WIN3_YUV2YUV_Y2R_COE7",
        "offset": "0x061c",
        "size": "W",
        "reset": "0x00000000",
        "description": "WIN3 yuv2yuv y2r cofficient"
      },
      {
        "name": "VOPB_WIN3_YUV2YUV_R2R_COE0",
        "offset": "0x0620",
        "size": "W",
        "reset": "0x00000000",
        "description": "WIN3 yuv2yuv r2r cofficient"
      },
      {
        "name": "VOPB_WIN3_YUV2YUV_R2R_COE1",
        "offset": "0x0624",
        "size": "W",
        "reset": "0x00000000",
        "description": "WIN3 yuv2yuv r2r cofficient"
      },
      {
        "name": "VOPB_WIN3_YUV2YUV_R2R_COE2",
        "offset": "0x0628",
        "size": "W",
        "reset": "0x00000000",
        "description": "WIN3 yuv2yuv r2r cofficient"
      },
      {
        "name": "VOPB_WIN3_YUV2YUV_R2R_COE3",
        "offset": "0x062c",
        "size": "W",
        "reset": "0x00000000",
        "description": "WIN3 yuv2yuv r2r cofficient"
      },
      {
        "name": "VOPB_WIN3_YUV2YUV_R2R_COE4",
        "offset": "0x0630",
        "size": "W",
        "reset": "0x00000000",
        "description": "WIN3 yuv2yuv r2r cofficient"
      },
      {
        "name": "VOPB_WIN3_YUV2YUV_R2R_COE5",
        "offset": "0x0634",
        "size": "W",
        "reset": "0x00000000",
        "description": "WIN3 yuv2yuv r2r cofficient"
      },
      {
        "name": "VOPB_WIN3_YUV2YUV_R2R_COE6",
        "offset": "0x0638",
        "size": "W",
        "reset": "0x00000000",
        "description": "WIN3 yuv2yuv r2r cofficient"
      },
      {
        "name": "VOPB_WIN3_YUV2YUV_R2R_COE7",
        "offset": "0x063c",
        "size": "W",
        "reset": "0x00000000",
        "description": "WIN3 yuv2yuv r2r cofficient"
      },
      {
        "name": "VOPB_WIN3_YUV2YUV_R2Y_COE0",
        "offset": "0x0640",
        "size": "W",
        "reset": "0x00000000",
        "description": "WIN3 yuv2yuv r2y cofficient"
      },
      {
        "name": "VOPB_WIN3_YUV2YUV_R2Y_COE1",
        "offset": "0x0644",
        "size": "W",
        "reset": "0x00000000",
        "description": "WIN3 yuv2yuv r2y cofficient"
      },
      {
        "name": "VOPB_WIN3_YUV2YUV_R2Y_COE2",
        "offset": "0x0648",
        "size": "W",
        "reset": "0x00000000",
        "description": "WIN3 yuv2yuv r2y cofficient"
      },
      {
        "name": "VOPB_WIN3_YUV2YUV_R2Y_COE3",
        "offset": "0x064c",
        "size": "W",
        "reset": "0x00000000",
        "description": "WIN3 yuv2yuv cofficient"
      },
      {
        "name": "VOPB_WIN3_YUV2YUV_R2Y_COE4",
        "offset": "0x0650",
        "size": "W",
        "reset": "0x00000000",
        "description": "WIN3 yuv2yuv r2y cofficient"
      },
      {
        "name": "VOPB_WIN3_YUV2YUV_R2Y_COE5",
        "offset": "0x0654",
        "size": "W",
        "reset": "0x00000000",
        "description": "WIN3 yuv2yuv r2y cofficient"
      },
      {
        "name": "VOPB_WIN3_YUV2YUV_R2Y_COE6",
        "offset": "0x0658",
        "size": "W",
        "reset": "0x00000000",
        "description": "WIN3 yuv2yuv r2y cofficient"
      },
      {
        "name": "VOPB_WIN3_YUV2YUV_R2Y_COE7",
        "offset": "0x065c",
        "size": "W",
        "reset": "0x00000000",
        "description": "WIN3 yuv2yuv r2y cofficient"
      },
      {
        "name": "VOPB_WIN2_LUT_ADDR",
        "offset": "0x1000",
        "size": "W",
        "reset": "0x00000000",
        "description": "Win2 lut base address"
      },
      {
        "name": "VOPB_WIN3_LUT_ADDR",
        "offset": "0x1400",
        "size": "W",
        "reset": "0x00000000",
        "description": "Win3 lut base address"
      },
      {
        "name": "VOPB_HWC_LUT_ADDR",
        "offset": "0x1800",
        "size": "W",
        "reset": "0x00000000",
        "description": "Hwc lut base address"
      },
      {
        "name": "VOPB_CABC_GAMMA_LUT_ADDR",
        "offset": "0x1c00",
        "size": "W",
        "reset": "0x00000000",
        "description": "CABC GAMMA lut base address"
      },
      {
        "name": "VOPB_GAMMA_LUT_ADDR",
        "offset": "0x2000",
        "size": "W",
        "reset": "0x00000000",
        "description": "GAMMA lut base address"
      }
    ]
  },
  {
    "type": "group",
    "registers": [
      {
        "type": "register",
        "name": "VOPL_REG_CFG_DONE",
        "offset": "0x0000",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "WRITE_MASK",
            "bit_range": "31:16",
            "attr": "RW",
            "reset": "0x0000",
            "description": "When every bit HIGH, enable the writing corresponding bit\nWhen every bit LOW, don't care the writing corresponding bit"
          },
          {
            "name": "RESERVED",
            "bit_range": "15:9",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "REG_LOAD_SYS_EN",
            "bit_range": "8",
            "attr": "RW",
            "reset": "0x0",
            "description": "vop system register config done flag\nIn the first setting of the register, the new value was saved into the\nmirror register.\nWhen all the system register config finish, writing this register to\nenable the copyright of the mirror register to real register. Then\nregister would be updated at the start of every frame."
          },
          {
            "name": "REG_LOAD_FBDC_EN",
            "bit_range": "7",
            "attr": "RW",
            "reset": "0x0",
            "description": "vop fbdc register config done flag\nIn the first setting of the register, the new value was saved into the\nmirror register.\nWhen all the fbdc register config finish, writing this register to\nenable the copyright of the mirror register to real register. Then\nregister would be updated at the start of every frame."
          },
          {
            "name": "REG_LOAD_IEP_EN",
            "bit_range": "6",
            "attr": "RW",
            "reset": "0x0",
            "description": "vop iep register config done flag\nIn the first setting of the register, the new value was saved into the\nmirror register.\nWhen all the iep register config finish(only 2 signals\ndirect_path_en,direct_path_layer_sel ), writing this register to\nenable the copyright of the mirror register to real register. Then\nregister would be updated at the start of every frame."
          },
          {
            "name": "REG_LOAD_HWC_EN",
            "bit_range": "5",
            "attr": "RW",
            "reset": "0x0",
            "description": "vop hwc register config done flag\nIn the first setting of the register, the new value was saved into the\nmirror register.\nWhen all the hwc register config finish, writing this register to\nenable the copyright of the mirror register to real register. Then\nregister would be updated at the start of every frame."
          },
          {
            "name": "REG_LOAD_WIN3_EN",
            "bit_range": "4",
            "attr": "RW",
            "reset": "0x0",
            "description": "vop win3 register config done flag\nIn the first setting of the register, the new value was saved into the\nmirror register.\nWhen all the win3 register config finish, writing this register to\nenable the copyright of the mirror register to real register. Then\nregister would be updated at the start of every frame."
          },
          {
            "name": "REG_LOAD_WIN2_EN",
            "bit_range": "3",
            "attr": "RW",
            "reset": "0x0",
            "description": "vop win2 register config done flag\nIn the first setting of the register, the new value was saved into the\nmirror register.\nWhen all the win2 register config finish, writing this register to\nenable the copyright of the mirror register to real register. Then\nregister would be updated at the start of every frame."
          },
          {
            "name": "REG_LOAD_WIN1_EN",
            "bit_range": "2",
            "attr": "RW",
            "reset": "0x0",
            "description": "vop win1 register config done flag\nIn the first setting of the register, the new value was saved into the\nmirror register.\nWhen all the win1 register config finish, writing this register to\nenable the copyright of the mirror register to real register. Then\nregister would be updated at the start of every frame."
          },
          {
            "name": "REG_LOAD_WIN0_EN",
            "bit_range": "1",
            "attr": "RW",
            "reset": "0x0",
            "description": "vop win0 register config done flag\nIn the first setting of the register, the new value was saved into the\nmirror register.\nWhen all the win0 register config finish, writing this register to\nenable the copyright of the mirror register to real register. Then\nregister would be updated at the start of every frame."
          },
          {
            "name": "REG_LOAD_EN",
            "bit_range": "0",
            "attr": "WO",
            "reset": "0x0",
            "description": "vop register config done flag\nIn the first setting of the register, the new value was saved into the\nmirror register.\nWhen all the register config finish, writing this register to enable the\ncopyright of the mirror register to real register. Then register would\nbe updated at the start of every frame."
          }
        ],
        "description": "Register config done flag"
      },
      {
        "type": "register",
        "name": "VOPL_VERSION_INFO",
        "offset": "0x0004",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "MAJOR",
            "bit_range": "31:24",
            "attr": "RO",
            "reset": "0x00",
            "description": "IP major vertion\nused for IP structure"
          },
          {
            "name": "MINOR",
            "bit_range": "23:16",
            "attr": "RO",
            "reset": "0x00",
            "description": "minor vertion\nbig feature change under same structure"
          },
          {
            "name": "SVNBUILD",
            "bit_range": "15:0",
            "attr": "RO",
            "reset": "0x0000",
            "description": "rtl current svn number"
          }
        ],
        "description": "Version for vop"
      },
      {
        "type": "register",
        "name": "VOPL_SYS_CTRL",
        "offset": "0x0008",
        "size": "W",
        "reset": "0x00801800",
        "bit_ranges": [
          {
            "name": "IO_PAD_CLK_SEL",
            "bit_range": "31",
            "attr": "RW",
            "reset": "0x0",
            "description": "io_pad_clk_sel"
          },
          {
            "name": "VOPL_FIELD_TVE_POL",
            "bit_range": "30",
            "attr": "RO",
            "reset": "0x0",
            "description": "VOPL_field_tve_pol"
          },
          {
            "name": "DAC_SEL",
            "bit_range": "29",
            "attr": "RW",
            "reset": "0x0",
            "description": "dac output sel for tve in fpga\ndac output sel for tve in fpga\n1'b0:dac 3\n1'b1:dac 1"
          },
          {
            "name": "GENLOCK",
            "bit_range": "28",
            "attr": "RW",
            "reset": "0x0",
            "description": "genlock for tve\ngenlock for tve in fpga\n1'b0:master mode\n1'b1:slave mode"
          },
          {
            "name": "UV_OFFSET_EN",
            "bit_range": "27",
            "attr": "RW",
            "reset": "0x0",
            "description": "uv offset enable\nuv offset enable"
          },
          {
            "name": "TVE_MODE",
            "bit_range": "26",
            "attr": "RW",
            "reset": "0x0",
            "description": "tve mode\n1'b0:NTSC\n1'b1:PAL"
          },
          {
            "name": "IMD_TVE_DCLK_POL",
            "bit_range": "25",
            "attr": "RW",
            "reset": "0x0",
            "description": "tve dclk pol\ntve dclk pol"
          },
          {
            "name": "IMD_TVE_DCLK_EN",
            "bit_range": "24",
            "attr": "RW",
            "reset": "0x0",
            "description": "tve dclk enable\ntve dclk enable"
          },
          {
            "name": "AUTO_GATING_EN",
            "bit_range": "23",
            "attr": "RW",
            "reset": "0x1",
            "description": "LCDC layer axi-clk auto gating enable\n1'b0 : disable auto gating\n1'b1 : enable auto gating\ndefault auto gating enable"
          },
          {
            "name": "VOPL_STANDBY_EN",
            "bit_range": "22",
            "attr": "RW",
            "reset": "0x0",
            "description": "LCDC standby mode\nWriting \"1\" to turn LCDC into standby mode, All the layer would\ndisable and the data transfer from frame buffer memory would stop\nat the end of current frame.\nThe output would be blank.\nWhen writing \"0\" to this bit, standby mode would disable and the\nLCDC go back to work immediately.\n1'b0 : disable\n1'b1 : enable\n* Black display is recommended before setting standby mode\nenable."
          },
          {
            "name": "VOPL_DMA_STOP",
            "bit_range": "21",
            "attr": "RW",
            "reset": "0x0",
            "description": "VOP DMA stop mode\n1'b0 : disable\n1'b1 : enable\n* If DMA is working, the stop mode would not be active until current\nbus transfer is finished."
          },
          {
            "name": "VOPL_FIELD_TVE_TIMING_POL",
            "bit_range": "20",
            "attr": "RW",
            "reset": "0x0",
            "description": "VOPL_field_tve_timing_pol"
          },
          {
            "name": "WIN23_PRI_OPT_MODE",
            "bit_range": "19",
            "attr": "RW",
            "reset": "0x0",
            "description": "1'b0: win2 win3 dma priority enalbe\n1'b1: win2 win3 dma priority disable"
          },
          {
            "name": "POST_LB_MODE",
            "bit_range": "18",
            "attr": "RW",
            "reset": "0x0",
            "description": "1'b0 : 4x4096\n1'b1 : 8x2048"
          },
          {
            "name": "RESERVED",
            "bit_range": "17",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "OVERLAY_MODE",
            "bit_range": "16",
            "attr": "RW",
            "reset": "0x0",
            "description": "1'b0: RGB overlay\n1'b1: YUV overlay"
          },
          {
            "name": "MIPI_OUT_EN",
            "bit_range": "15",
            "attr": "RW",
            "reset": "0x0",
            "description": "1'b0 : gating output clk ,data and control signal\n1'b1 : mipi interface enable"
          },
          {
            "name": "EDP_OUT_EN",
            "bit_range": "14",
            "attr": "RW",
            "reset": "0x0",
            "description": "1'b0 : gating output clk ,data and control signal\n1'b1 : edp interface enable"
          },
          {
            "name": "HDMI_OUT_EN",
            "bit_range": "13",
            "attr": "RW",
            "reset": "0x0",
            "description": "1'b0 : gating output clk ,data and control signal\n1'b1 : hdmi interface enable"
          },
          {
            "name": "RGB_OUT_EN",
            "bit_range": "12",
            "attr": "RW",
            "reset": "0x1",
            "description": "1'b0 : gating output clk ,data and control signal\n1'b1 : rgb/lvds interface enable"
          },
          {
            "name": "DP_OUT_EN",
            "bit_range": "11",
            "attr": "RW",
            "reset": "0x1",
            "description": "1'b0 : gating output clk ,data and control signal\n1'b1 : dp interface enable"
          },
          {
            "name": "EDPI_WMS_FS",
            "bit_range": "10",
            "attr": "RW",
            "reset": "0x0",
            "description": "edpi wms mode ,frame st signal\nwrite \"1\": edpi_wms_mode frame start (when other register is\nconfig done)\nread : wms mode hold status"
          },
          {
            "name": "EDPI_WMS_MODE",
            "bit_range": "9",
            "attr": "RW",
            "reset": "0x0",
            "description": "1'b1: mipi command mode"
          },
          {
            "name": "EDPI_HALT_EN",
            "bit_range": "8",
            "attr": "RW",
            "reset": "0x0",
            "description": "mipi flow ctrl enable"
          },
          {
            "name": "RESERVED",
            "bit_range": "7:3",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "DIRECT_PATH_LAYER_SEL",
            "bit_range": "2:1",
            "attr": "RW",
            "reset": "0x0",
            "description": "direct path layer select\n2'b00 : select win0\n2'b01 : select win1\n2'b10 : select win2\n2'b11 : select win3"
          },
          {
            "name": "DIRECT_PATH_EN",
            "bit_range": "0",
            "attr": "RW",
            "reset": "0x0",
            "description": "iep direct path enable signal\n1'b0 : disable iep direct path\n1'b1 : enable iep direct path"
          }
        ],
        "description": "System control register0"
      },
      {
        "type": "register",
        "name": "VOPL_SYS_CTRL1",
        "offset": "0x000c",
        "size": "W",
        "reset": "0x0003a000",
        "bit_ranges": [
          {
            "name": "DSP_FP_STANDBY",
            "bit_range": "31",
            "attr": "RW",
            "reset": "0x0",
            "description": "dsp_fp_standby"
          },
          {
            "name": "RESERVED",
            "bit_range": "30:25",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "REG_DONE_FRM",
            "bit_range": "24",
            "attr": "RW",
            "reset": "0x0",
            "description": "1\u2019b0: every frame valid\n1\u2019b1: every field valid"
          },
          {
            "name": "NOC_HURRY_W_VALUE",
            "bit_range": "23:22",
            "attr": "RW",
            "reset": "0x0",
            "description": "2'b00: low priority\n2'b11: high priority"
          },
          {
            "name": "NOC_HURRY_W_MODE",
            "bit_range": "21:20",
            "attr": "RW",
            "reset": "0x0",
            "description": "2'b00: noc_hurry_w disable\n2'b01: left 1/4 fifo empty\n2'b10: left 1/2 fifo empty\n2'b11: left 3/4 fifo empty"
          },
          {
            "name": "RESERVED",
            "bit_range": "19:18",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "AXI_OUTSTANDING_MAX_NUM",
            "bit_range": "17:13",
            "attr": "RW",
            "reset": "0x1d",
            "description": "axi bus max outstanding number"
          },
          {
            "name": "AXI_MAX_OUTSTANDING_EN",
            "bit_range": "12",
            "attr": "RW",
            "reset": "0x0",
            "description": "axi bus max outstanding enable"
          },
          {
            "name": "NOC_WIN_QOS",
            "bit_range": "11:10",
            "attr": "RW",
            "reset": "0x0",
            "description": "Noc win qos"
          },
          {
            "name": "NOC_QOS_EN",
            "bit_range": "9",
            "attr": "RW",
            "reset": "0x0",
            "description": "Noc qos enable"
          },
          {
            "name": "NOC_HURRY_THRESHOLD",
            "bit_range": "8:3",
            "attr": "RW",
            "reset": "0x00",
            "description": "Noc hurry threshold value"
          },
          {
            "name": "NOC_HURRY_VALUE",
            "bit_range": "2:1",
            "attr": "RW",
            "reset": "0x0",
            "description": "Noc hurry value"
          },
          {
            "name": "NOC_HURRY_EN",
            "bit_range": "0",
            "attr": "RW",
            "reset": "0x0",
            "description": "Noc hurry enable"
          }
        ],
        "description": "System control register1"
      },
      {
        "type": "register",
        "name": "VOPL_DSP_CTRL0",
        "offset": "0x0010",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "DSP_FIELD",
            "bit_range": "31",
            "attr": "RO",
            "reset": "0x0",
            "description": "dsp_field"
          },
          {
            "name": "RESERVED",
            "bit_range": "30:26",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "SW_TVE_OUTPUT_SEL",
            "bit_range": "25",
            "attr": "RW",
            "reset": "0x0",
            "description": "sw_tve_output_sel"
          },
          {
            "name": "RESERVED",
            "bit_range": "24",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "DSP_Y_MIR_EN",
            "bit_range": "23",
            "attr": "RW",
            "reset": "0x0",
            "description": "1'b0 : no y_mirror\n1'b1 : y_mirror"
          },
          {
            "name": "DSP_X_MIR_EN",
            "bit_range": "22",
            "attr": "RW",
            "reset": "0x0",
            "description": "1'b0 : no x_mirror\n1'b1 : x_mirror"
          },
          {
            "name": "DSP_YUV_CLIP",
            "bit_range": "21",
            "attr": "RW",
            "reset": "0x0",
            "description": "YCrCb clip\n1'b0 : disable, YCbCr no clip\n1'b1 : enable, YCbCr clip before YCbCr2RGB\n*Y clip: 16~235, CbCr clip: 16~239"
          },
          {
            "name": "DSP_CCIR656_AVG",
            "bit_range": "20",
            "attr": "RW",
            "reset": "0x0",
            "description": "Cb-Cr filter in CCIR656 mode\n1'b0 : drop mode\n1'b1 : average mode"
          },
          {
            "name": "DSP_BLACK_EN",
            "bit_range": "19",
            "attr": "RW",
            "reset": "0x0",
            "description": "Black display mode\nWhen this bit enable, the pixel data output is all black\n(0x000000)"
          },
          {
            "name": "DSP_BLANK_EN",
            "bit_range": "18",
            "attr": "RW",
            "reset": "0x0",
            "description": "Blank display mode\nWhen this bit enable, the Hsync/Vsync/Den output is blank"
          },
          {
            "name": "DSP_OUT_ZERO",
            "bit_range": "17",
            "attr": "RW",
            "reset": "0x0",
            "description": "Hsync/Vsync/Den output software ctrl\n1'b0 : normal output\n1'b1 : all output '0'"
          },
          {
            "name": "DSP_DUMMY_SWAP",
            "bit_range": "16",
            "attr": "RW",
            "reset": "0x0",
            "description": "Display dummy swap enable\n1'b0 : B+G+R+dummy\n1'b1 : dummy+B+G+R"
          },
          {
            "name": "DSP_DELTA_SWAP",
            "bit_range": "15",
            "attr": "RW",
            "reset": "0x0",
            "description": "Display delta swap enable\n1'b0 : disable\n1'b1 : enable\n*See detail description in Delta display charpter."
          },
          {
            "name": "DSP_RG_SWAP",
            "bit_range": "14",
            "attr": "RW",
            "reset": "0x0",
            "description": "Display output red and green swap enable\n1'b0 : RGB\n1'b1 : GRB"
          },
          {
            "name": "DSP_RB_SWAP",
            "bit_range": "13",
            "attr": "RW",
            "reset": "0x0",
            "description": "Display output red and blue swap enable\n1'b0 : RGB\n1'b1 : BGR"
          },
          {
            "name": "DSP_BG_SWAP",
            "bit_range": "12",
            "attr": "RW",
            "reset": "0x0",
            "description": "Display output blue and green swap enable\n1'b0 : RGB\n1'b1 : RBG"
          },
          {
            "name": "DSP_FIELD_POL",
            "bit_range": "11",
            "attr": "RW",
            "reset": "0x0",
            "description": "field polarity when interlace dsp\n1'b0 : normal\n1'b1 : invert"
          },
          {
            "name": "DSP_INTERLACE",
            "bit_range": "10",
            "attr": "RW",
            "reset": "0x0",
            "description": "Interlace display enable\n1'b0 : disable\n1'b1 : enable\n*This mode is related to the ITU-R656 output, the display timing of\nodd field must be set correctly.\n(lcdc_dsp_vs_st_end_f1/lcdc_dsp_vact_end_f1)"
          },
          {
            "name": "DSP_DDR_PHASE",
            "bit_range": "9",
            "attr": "RW",
            "reset": "0x0",
            "description": "dclk phase lock\n1'b0 : no lock\n1'b1 : lock every line"
          },
          {
            "name": "DSP_DCLK_DDR",
            "bit_range": "8",
            "attr": "RW",
            "reset": "0x0",
            "description": "dclk output mode\n1'b0 : SDR\n1'b1 : DDR"
          },
          {
            "name": "RESERVED",
            "bit_range": "7:6",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "P2I_EN",
            "bit_range": "5",
            "attr": "RW",
            "reset": "0x0",
            "description": "p2i_en"
          },
          {
            "name": "SW_CORE_DCLK_SEL",
            "bit_range": "4",
            "attr": "RW",
            "reset": "0x0",
            "description": "1'b0: dclk_core sel dclk\n1'b1: dclk_core sel dclk div2"
          },
          {
            "name": "DSP_OUT_MODE",
            "bit_range": "3:0",
            "attr": "RW",
            "reset": "0x0",
            "description": "Display output format\n4'b0000: Parallel 24-bit RGB888 output\nR[7:0],G[7:0],B[7:0]\n4'b0001: Parallel 18-bit RGB666 output\n6'b0,R[5:0],G[5:0],B[5:0]\n4'b0010: Parallel 16-bit RGB565 output\n8'b0,R[4:0],G[5:0],B[4:0]\n4'b0011: Parallel 24-bit RGB888 double pixel mix out\nphase0:G1[3:0],B1[7:0],G0[3:0],B0[7:0]\nphase1:R1[7:0],G1[7:4],R0[7:0],G0[7:4]\n4'b0100: Serial 2x12-bit\n12'b0,G[3:0],B[7:0] + 12'b0,R[7:0],G[7:4]\n4'b0101: ITU-656 output mode0\n16'b0,pixel_data[7:0]\n4'b0110: ITU-656 output mode1\n8'b0,pixel_data[7:0],8'b0\n4'b0111: ITU-656 output mode2\n9'b0,pixel_data[7:0],7'b0\n4'b1000: Serial 3x8-bit RGB888\n16'b0, B[7:0]+16'b0,G[7:0]+16'b0,R[7:0]\n4'b1001: Serial 3x8-bit RGB888 + dummy\n16'b0, B[7:0]+16'b0,G[7:0]+16'b0,R[7:0] + dummy\n4'b1110:  YUV420 output for HDMI\n4'b1100:  DP_YUV422\n4'b1101:  DP_YUV420\n4'b1111: Parallel 30-bit RGBaaa output\nR[9:0],G[9:0],B[9:0]\nOthers: Reserved."
          }
        ],
        "description": ""
      },
      {
        "type": "register",
        "name": "VOPL_DSP_CTRL1",
        "offset": "0x0014",
        "size": "W",
        "reset": "0x0000e400",
        "bit_ranges": [
          {
            "name": "MIPI_DCLK_POL",
            "bit_range": "31",
            "attr": "RW",
            "reset": "0x0",
            "description": "DCLK invert enable\n1'b0 : normal\n1'b1 : invert\ndefault dclk invert"
          },
          {
            "name": "MIPI_DEN_POL",
            "bit_range": "30",
            "attr": "RW",
            "reset": "0x0",
            "description": "DEN polarity\n1'b0 : positive\n1'b1 : negative"
          },
          {
            "name": "MIPI_VSYNC_POL",
            "bit_range": "29",
            "attr": "RW",
            "reset": "0x0",
            "description": "VSYNC polarity\n1'b0 : negative\n1'b1 : positive"
          },
          {
            "name": "MIPI_HSYNC_POL",
            "bit_range": "28",
            "attr": "RW",
            "reset": "0x0",
            "description": "HSYNC polarity\n1'b0 : negative\n1'b1 : positive"
          },
          {
            "name": "EDP_DCLK_POL",
            "bit_range": "27",
            "attr": "RW",
            "reset": "0x0",
            "description": "DCLK invert enable\n1'b0 : normal\n1'b1 : invert\ndefault dclk invert"
          },
          {
            "name": "EDP_DEN_POL",
            "bit_range": "26",
            "attr": "RW",
            "reset": "0x0",
            "description": "DEN polarity\n1'b0 : positive\n1'b1 : negative"
          },
          {
            "name": "EDP_VSYNC_POL",
            "bit_range": "25",
            "attr": "RW",
            "reset": "0x0",
            "description": "VSYNC polarity\n1'b0 : negative\n1'b1 : positive"
          },
          {
            "name": "EDP_HSYNC_POL",
            "bit_range": "24",
            "attr": "RW",
            "reset": "0x0",
            "description": "HSYNC polarity\n1'b0 : negative\n1'b1 : positive"
          },
          {
            "name": "HDMI_DCLK_POL",
            "bit_range": "23",
            "attr": "RW",
            "reset": "0x0",
            "description": "DCLK invert enable\n1'b0 : normal\n1'b1 : invert\ndefault dclk invert"
          },
          {
            "name": "HDMI_DEN_POL",
            "bit_range": "22",
            "attr": "RW",
            "reset": "0x0",
            "description": "DEN polarity\n1'b0 : positive\n1'b1 : negative"
          },
          {
            "name": "HDMI_VSYNC_POL",
            "bit_range": "21",
            "attr": "RW",
            "reset": "0x0",
            "description": "VSYNC polarity\n1'b0 : negative\n1'b1 : positive"
          },
          {
            "name": "HDMI_HSYNC_POL",
            "bit_range": "20",
            "attr": "RW",
            "reset": "0x0",
            "description": "HSYNC polarity\n1'b0 : negative\n1'b1 : positive"
          },
          {
            "name": "DP_LVDS_DCLK_POL",
            "bit_range": "19",
            "attr": "RW",
            "reset": "0x0",
            "description": "DCLK invert enable\n1'b0 : normal\n1'b1 : invert\ndefault dclk invert"
          },
          {
            "name": "DP_LVDS_DEN_POL",
            "bit_range": "18",
            "attr": "RW",
            "reset": "0x0",
            "description": "DEN polarity\n1'b0 : positive\n1'b1 : negative"
          },
          {
            "name": "DP_LVDS_VSYNC_POL",
            "bit_range": "17",
            "attr": "RW",
            "reset": "0x0",
            "description": "VSYNC polarity\n1'b0 : negative\n1'b1 : positive"
          },
          {
            "name": "DP_LVDS_HSYNC_POL",
            "bit_range": "16",
            "attr": "RW",
            "reset": "0x0",
            "description": "HSYNC polarity\n1'b0 : negative\n1'b1 : positive"
          },
          {
            "name": "DSP_LAYER3_SEL",
            "bit_range": "15:14",
            "attr": "RW",
            "reset": "0x3",
            "description": "layer3 selection"
          },
          {
            "name": "DSP_LAYER2_SEL",
            "bit_range": "13:12",
            "attr": "RW",
            "reset": "0x2",
            "description": "layer2 selection"
          },
          {
            "name": "DSP_LAYER1_SEL",
            "bit_range": "11:10",
            "attr": "RW",
            "reset": "0x1",
            "description": "layer1 selection"
          },
          {
            "name": "DSP_LAYER0_SEL",
            "bit_range": "9:8",
            "attr": "RW",
            "reset": "0x0",
            "description": "layer0 selection"
          },
          {
            "name": "UPDATE_GAMMA_LUT",
            "bit_range": "7",
            "attr": "RW",
            "reset": "0x0",
            "description": "1'b0:no update gamma_lut\n1'b1:update gamma_lut"
          },
          {
            "name": "DITHER_UP_EN",
            "bit_range": "6",
            "attr": "RW",
            "reset": "0x0",
            "description": "1'b0 : no dither up\n1'b1 : rgb565 dither up to rgb888"
          },
          {
            "name": "RESERVED",
            "bit_range": "5",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "DITHER_DOWN_SEL",
            "bit_range": "4",
            "attr": "RW",
            "reset": "0x0",
            "description": "dither down mode select\n2'b0 : allegro\n2'b1 : FRC"
          },
          {
            "name": "DITHER_DOWN_MODE",
            "bit_range": "3",
            "attr": "RW",
            "reset": "0x0",
            "description": "Dither-down mode\n1'b0 : RGB888 to RGB565\n1'b1 : RGB888 to RGB666"
          },
          {
            "name": "DITHER_DOWN_EN",
            "bit_range": "2",
            "attr": "RW",
            "reset": "0x0",
            "description": "Dither-down enable\n1'b0 : disable\n1'b1 : enable"
          },
          {
            "name": "PRE_DITHER_DOWN_EN",
            "bit_range": "1",
            "attr": "RW",
            "reset": "0x0",
            "description": "10bit -> 8bit (allegro)"
          },
          {
            "name": "DSP_LUT_EN",
            "bit_range": "0",
            "attr": "RW",
            "reset": "0x0",
            "description": "Display LUT ram enable\n1'b0 : disable\n1'b1 : enable\n*This bit should be \"0\" when CPU updates the LUT, and should be\n\"1\" when Display LUT mode enable."
          }
        ],
        "description": "Display control register1"
      },
      {
        "type": "register",
        "name": "VOPL_DSP_BG",
        "offset": "0x0018",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:24",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "DSP_BG_RED",
            "bit_range": "23:16",
            "attr": "RW",
            "reset": "0x00",
            "description": "Background Red color\n8bit red color"
          },
          {
            "name": "DSP_BG_GREEN",
            "bit_range": "15:8",
            "attr": "RW",
            "reset": "0x00",
            "description": "Background Green color\n8bit green color"
          },
          {
            "name": "DSP_BG_BLUE",
            "bit_range": "7:0",
            "attr": "RW",
            "reset": "0x00",
            "description": "Background Blue color\n8bit blue color"
          }
        ],
        "description": "Background color"
      },
      {
        "type": "register",
        "name": "VOPL_MCU_CTRL",
        "offset": "0x001c",
        "size": "W",
        "reset": "0x00711c08",
        "bit_ranges": [
          {
            "name": "MCU_TYPE",
            "bit_range": "31",
            "attr": "RW",
            "reset": "0x0",
            "description": "MCU LCD output SELECT"
          },
          {
            "name": "MCU_BYPASS",
            "bit_range": "30",
            "attr": "RW",
            "reset": "0x0",
            "description": "MCU LCD BYPASS MODE Select"
          },
          {
            "name": "MCU_RS",
            "bit_range": "29",
            "attr": "RW",
            "reset": "0x0",
            "description": "MCU LCD RS Select"
          },
          {
            "name": "MCU_FRAME_ST",
            "bit_range": "28",
            "attr": "W1C",
            "reset": "0x0",
            "description": "Write\"1\" : MCU HOLD Mode Frame Start\nRead : MCU/LCDC standby HOLD status"
          },
          {
            "name": "MCU_HOLD_MODE",
            "bit_range": "27",
            "attr": "RW",
            "reset": "0x0",
            "description": "MCU HOLD Mode Select"
          },
          {
            "name": "MCU_CLK_SEL",
            "bit_range": "26",
            "attr": "RW",
            "reset": "0x0",
            "description": "MCU_CLK_SEL for MCU bypass\n1'b1 : MCU BYPASS sync with DCLK\n1'b0 : MCU BYPASS sync with HCLK"
          },
          {
            "name": "MCU_RW_PEND",
            "bit_range": "25:20",
            "attr": "RW",
            "reset": "0x07",
            "description": "MCU_RW signal end point (0-63)"
          },
          {
            "name": "MCU_RW_PST",
            "bit_range": "19:16",
            "attr": "RW",
            "reset": "0x1",
            "description": "MCU_RW signal start point (0-15)"
          },
          {
            "name": "MCU_CS_PEND",
            "bit_range": "15:10",
            "attr": "RW",
            "reset": "0x07",
            "description": "MCU_CS signal end point (0-63)"
          },
          {
            "name": "MCU_CS_PST",
            "bit_range": "9:6",
            "attr": "RW",
            "reset": "0x0",
            "description": "MCU_CS signal start point (0-15)"
          },
          {
            "name": "MCU_PIX_TOTAL",
            "bit_range": "5:0",
            "attr": "RW",
            "reset": "0x08",
            "description": "MCU LCD Interface writing period (1-63)"
          }
        ],
        "description": "MCU mode control register"
      },
      {
        "type": "register",
        "name": "VOPL_WIN0_CTRL0",
        "offset": "0x0030",
        "size": "W",
        "reset": "0x3a000040",
        "bit_ranges": [
          {
            "name": "WIN0_DMA_BURST_LENGTH",
            "bit_range": "31:30",
            "attr": "RW",
            "reset": "0x0",
            "description": "WIN0 DMA read Burst length\n2'b00 : burst16 (burst 15 in rgb888 pack mode)\n2'b01 : burst8 (burst 12 in rgb888 pack mode)\n2'b10 : burst4 (burst 6 in rgb888 pack mode)\n2'b11 : reserved"
          },
          {
            "name": "WIN0_AXI_OUTSTANDING_MAX_NUM",
            "bit_range": "29:25",
            "attr": "RW",
            "reset": "0x1d",
            "description": "win0 out standing max number"
          },
          {
            "name": "WIN0_AXI_MAX_OUTSTANDING_EN",
            "bit_range": "24",
            "attr": "RW",
            "reset": "0x0",
            "description": "1'b0 : disable\n1'b1 : enable"
          },
          {
            "name": "RESERVED",
            "bit_range": "23",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "WIN0_Y_MIR_EN",
            "bit_range": "22",
            "attr": "RW",
            "reset": "0x0",
            "description": "1'b0 : no y_mirror\n1'b1 : y_mirror"
          },
          {
            "name": "WIN0_X_MIR_EN",
            "bit_range": "21",
            "attr": "RW",
            "reset": "0x0",
            "description": "1'b0 : no x_mirror\n1'b1 : x_mirror"
          },
          {
            "name": "WIN0_YUV_CLIP",
            "bit_range": "20",
            "attr": "RW",
            "reset": "0x0",
            "description": "YCrCb clip\n1'b0 : disable, YCbCr no clip\n1'b1 : enable, YCbCr clip before YCbCr2RGB\n*Y clip: 16~235, CbCr clip: 16~239"
          },
          {
            "name": "WIN0_CBR_DEFLICK",
            "bit_range": "19",
            "attr": "RW",
            "reset": "0x0",
            "description": "Win0 Cbr deflick mode\n1'b0 : disable\n1'b1 : enable"
          },
          {
            "name": "WIN0_YRGB_DEFLICK",
            "bit_range": "18",
            "attr": "RW",
            "reset": "0x0",
            "description": "win0 YRGB deflick mode\n1'b0 : disable\n1'b1 : enable"
          },
          {
            "name": "WIN0_YUYV",
            "bit_range": "17",
            "attr": "RW",
            "reset": "0x0",
            "description": "win0_data_fmt[3]"
          },
          {
            "name": "WIN0_HW_PRE_MUL_EN",
            "bit_range": "16",
            "attr": "RW",
            "reset": "0x0",
            "description": "1'b0: no hardware pre multiply mode\n1'b1: hardware pre multiply mode"
          },
          {
            "name": "WIN0_UV_SWAP",
            "bit_range": "15",
            "attr": "RW",
            "reset": "0x0",
            "description": "Win0 CbCr swap\n1'b0 : CrCb\n1'b1 : CbCr"
          },
          {
            "name": "WIN0_MID_SWAP",
            "bit_range": "14",
            "attr": "RW",
            "reset": "0x0",
            "description": "Win0 Y middle swap\n1'b0 : Y3Y2Y1Y0\n1'b1 : Y3Y1Y2Y0"
          },
          {
            "name": "WIN0_ALPHA_SWAP",
            "bit_range": "13",
            "attr": "RW",
            "reset": "0x0",
            "description": "win0 alpha swap\n1'b0 : ARGB\n1'b1 : RGBA"
          },
          {
            "name": "WIN0_RB_SWAP",
            "bit_range": "12",
            "attr": "RW",
            "reset": "0x0",
            "description": "win0 RGB RED and BLUE swap\n1'b0 : RGB\n1'b1 : BGR"
          },
          {
            "name": "WIN0_CSC_MODE",
            "bit_range": "11:10",
            "attr": "RW",
            "reset": "0x0",
            "description": "Win0 YUV2RGB  or RGB2YUV\nColor space conversion(YUV2RGB):\n2'b00 : mpeg\n2'b01 : jpeg\n2'b10 : hd\n2'b11 : mpeg\nColor space conversion(RGB2YUV):\n2'bx0: BT601\n2'bx1: BT709"
          },
          {
            "name": "WIN0_NO_OUTSTANDING",
            "bit_range": "9",
            "attr": "RW",
            "reset": "0x0",
            "description": "win0 AXI master read outstanding\n1'b0 : enable\n1'b1 : disable"
          },
          {
            "name": "WIN0_INTERLACE_READ",
            "bit_range": "8",
            "attr": "RW",
            "reset": "0x0",
            "description": "Win0 interlace read mode\n1'b0 : disable\n1'b1 : enable"
          },
          {
            "name": "WIN0_LB_MODE",
            "bit_range": "7:5",
            "attr": "RW",
            "reset": "0x2",
            "description": "win0 line buffer mode,calc by driver."
          },
          {
            "name": "WIN0_FMT_10",
            "bit_range": "4",
            "attr": "RW",
            "reset": "0x0",
            "description": "0: yuv 8bit fmt mode\n1: yuv 10bit fmt mode"
          },
          {
            "name": "WIN0_DATA_FMT",
            "bit_range": "3:1",
            "attr": "RW",
            "reset": "0x0",
            "description": "vld_reg\n4'b0000 : ARGB888\n4'b0001 : RGB888\n4'b0010 : RGB565\n4'b0100 : YcbCr420\n4'b0101 : YcbCr422\n4'b0110 : YcbCr444\n4'b1000:  YCrYCb422\n4'b1001:  YCrYCb420\n4'b1010:  CrYCbY422\n4'b1011:  CrYCbY420"
          },
          {
            "name": "WIN0_EN",
            "bit_range": "0",
            "attr": "RW",
            "reset": "0x0",
            "description": "1'b0 : disable\n1'b1 : enable"
          }
        ],
        "description": "Win0 ctrl register0"
      },
      {
        "type": "register",
        "name": "VOPL_WIN0_CTRL1",
        "offset": "0x0034",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "WIN0_CBR_VSD_MODE",
            "bit_range": "31",
            "attr": "RW",
            "reset": "0x0",
            "description": "win0 vertical scaler down mode select\n1'b0 : bilinear\n1'b1 : average"
          },
          {
            "name": "WIN0_CBR_VSU_MODE",
            "bit_range": "30",
            "attr": "RW",
            "reset": "0x0",
            "description": "win0 vertical scaler down mode select\n1'b0 : bilinear\n1'b1 : bicubic"
          },
          {
            "name": "WIN0_CBR_HSD_MODE",
            "bit_range": "29:28",
            "attr": "RW",
            "reset": "0x0",
            "description": "win0 horizontal scaler down mode select\n2'b00 : bilinear\n2'b01 : bicubic\n2'b10 : average"
          },
          {
            "name": "WIN0_CBR_VER_SCL_MODE",
            "bit_range": "27:26",
            "attr": "RW",
            "reset": "0x0",
            "description": "2'b00 : no scale\n2'b01 : scale up\n2'b10 : scale down\n2'b11 : no scale"
          },
          {
            "name": "WIN0_CBR_HOR_SCL_MODE",
            "bit_range": "25:24",
            "attr": "RW",
            "reset": "0x0",
            "description": "2'b00 : no scale\n2'b01 : scale up\n2'b10 : scale down\n2'b11 : no scale"
          },
          {
            "name": "WIN0_YRGB_VSD_MODE",
            "bit_range": "23",
            "attr": "RW",
            "reset": "0x0",
            "description": "win0 vertical scaler down mode select\n1'b0 : bilinear\n1'b1 : average"
          },
          {
            "name": "WIN0_YRGB_VSU_MODE",
            "bit_range": "22",
            "attr": "RW",
            "reset": "0x0",
            "description": "win0 vertical scaler down mode select\n1'b0 : bilinear\n1'b1 : bicubic"
          },
          {
            "name": "WIN0_YRGB_HSD_MODE",
            "bit_range": "21:20",
            "attr": "RW",
            "reset": "0x0",
            "description": "win0 horizontal scaler down mode select\n2'b00 : bilinear\n2'b01 : average"
          },
          {
            "name": "WIN0_YRGB_VER_SCL_MODE",
            "bit_range": "19:18",
            "attr": "RW",
            "reset": "0x0",
            "description": "2'b00 : no scale\n2'b01 : scale up\n2'b10 : scale down\n2'b11 : no scale"
          },
          {
            "name": "WIN0_YRGB_HOR_SCL_MODE",
            "bit_range": "17:16",
            "attr": "RW",
            "reset": "0x0",
            "description": "2'b00 : no scale\n2'b01 : scale up\n2'b10 : scale down\n2'b11 : no scale"
          },
          {
            "name": "WIN0_LINE_LOAD_MODE",
            "bit_range": "15",
            "attr": "RW",
            "reset": "0x0",
            "description": "when yuv fmt,\n1'b0: load data by axi trans\n1'b1: load data by lines"
          },
          {
            "name": "WIN0_CBR_AXI_GATHER_NUM",
            "bit_range": "14:12",
            "attr": "RW",
            "reset": "0x0",
            "description": "win0 axi cbr data transfer gather number"
          },
          {
            "name": "WIN0_YRGB_AXI_GATHER_NUM",
            "bit_range": "11:8",
            "attr": "RW",
            "reset": "0x0",
            "description": "win0 axi yrgb data transfer gather number"
          },
          {
            "name": "WIN0_VSD_CBR_GT2",
            "bit_range": "7",
            "attr": "RW",
            "reset": "0x0",
            "description": "cbr_src/cbr_dst >= 2"
          },
          {
            "name": "WIN0_VSD_CBR_GT4",
            "bit_range": "6",
            "attr": "RW",
            "reset": "0x0",
            "description": "cbr_src/cbr_dst >= 4"
          },
          {
            "name": "WIN0_VSD_YRGB_GT2",
            "bit_range": "5",
            "attr": "RW",
            "reset": "0x0",
            "description": "yrgb_src/yrgb_dst >= 2"
          },
          {
            "name": "WIN0_VSD_YRGB_GT4",
            "bit_range": "4",
            "attr": "RW",
            "reset": "0x0",
            "description": "yrgb_src/yrgb_dst >= 4"
          },
          {
            "name": "WIN0_BIC_COE_SEL",
            "bit_range": "3:2",
            "attr": "RW",
            "reset": "0x0",
            "description": "2'b00 : PRECISE\n2'b01 : SPLINE\n2'b10 : CATROM\n2'b11 : MITCHELL"
          },
          {
            "name": "WIN0_CBR_AXI_GATHER_EN",
            "bit_range": "1",
            "attr": "RW",
            "reset": "0x0",
            "description": "win0 axi bus cbr data gather transfer enable"
          },
          {
            "name": "WIN0_YRGB_AXI_GATHER_EN",
            "bit_range": "0",
            "attr": "RW",
            "reset": "0x0",
            "description": "win0 axi bus yrgb data gather transfer enable"
          }
        ],
        "description": "Win0 ctrl register1"
      },
      {
        "type": "register",
        "name": "VOPL_WIN0_COLOR_KEY",
        "offset": "0x0038",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "WIN0_KEY_EN",
            "bit_range": "31",
            "attr": "RW",
            "reset": "0x0",
            "description": "Win0 transparency color key enable\n1'b0 : disable;\n1'b1 : enable;"
          },
          {
            "name": "RESERVED",
            "bit_range": "30:24",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "WIN0_KEY_COLOR",
            "bit_range": "23:0",
            "attr": "RW",
            "reset": "0x000000",
            "description": "Win0 key color\n24 bit RGB888"
          }
        ],
        "description": "Win0 color key register"
      },
      {
        "type": "register",
        "name": "VOPL_WIN0_VIR",
        "offset": "0x003c",
        "size": "W",
        "reset": "0x01400140",
        "bit_ranges": [
          {
            "name": "WIN0_VIR_STRIDE_UV",
            "bit_range": "31:16",
            "attr": "RW",
            "reset": "0x0140",
            "description": "Number of words of Win0 uv Virtual width"
          },
          {
            "name": "WIN0_VIR_STRIDE",
            "bit_range": "15:0",
            "attr": "RW",
            "reset": "0x0140",
            "description": "Win0 Virtual stride\nNumber of words of Win0 yrgb Virtual width\nARGB888 : win0_vir_width\nRGB888 : (win0_vir_width*3/4) + (win0_vir_width%3)\nRGB565 : ceil(win0_vir_width/2)\nYUV : ceil(win0_vir_width/4)"
          }
        ],
        "description": "Win0 virtual stride"
      },
      {
        "type": "register",
        "name": "VOPL_WIN0_YRGB_MST",
        "offset": "0x0040",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "WIN0_YRGB_MST",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "win0 YRGB frame buffer memory start address"
          }
        ],
        "description": "Win0 YRGB memory start address"
      },
      {
        "type": "register",
        "name": "VOPL_WIN0_CBR_MST",
        "offset": "0x0044",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "WIN0_CBR_MST",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "win0 CBR frame buffer memory start address"
          }
        ],
        "description": "Win0 Cbr memory start address"
      },
      {
        "type": "register",
        "name": "VOPL_WIN0_ACT_INFO",
        "offset": "0x0048",
        "size": "W",
        "reset": "0x00ef013f",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:29",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "WIN0_ACT_HEIGHT",
            "bit_range": "28:16",
            "attr": "RW",
            "reset": "0x00ef",
            "description": "Win0 active(original) window height\nwin_act_height = (win0 vertical size -1)"
          },
          {
            "name": "RESERVED",
            "bit_range": "15:13",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "WIN0_ACT_WIDTH",
            "bit_range": "12:0",
            "attr": "RW",
            "reset": "0x013f",
            "description": "Win0 active(original) window width\nwin_act_width = (win0 horizontial size -1)"
          }
        ],
        "description": "Win0 active window width/height"
      },
      {
        "type": "register",
        "name": "VOPL_WIN0_DSP_INFO",
        "offset": "0x004c",
        "size": "W",
        "reset": "0x00ef013f",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:28",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "WIN0_DSP_HEIGHT",
            "bit_range": "27:16",
            "attr": "RW",
            "reset": "0x0ef",
            "description": "Win0 display window height\nwin0_dsp_height = (win0 vertical size -1)"
          },
          {
            "name": "RESERVED",
            "bit_range": "15:12",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "WIN0_DSP_WIDTH",
            "bit_range": "11:0",
            "attr": "RW",
            "reset": "0x13f",
            "description": "Win0 display window width\nwin0_dsp_width = (win0 horizontial size -1)"
          }
        ],
        "description": "Win0 display width/height on panel"
      },
      {
        "type": "register",
        "name": "VOPL_WIN0_DSP_ST",
        "offset": "0x0050",
        "size": "W",
        "reset": "0x000a000a",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:29",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "WIN0_DSP_YST",
            "bit_range": "28:16",
            "attr": "RW",
            "reset": "0x000a",
            "description": "Win0 vertical start point(y) of the Panel scanning"
          },
          {
            "name": "RESERVED",
            "bit_range": "15:13",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "WIN0_DSP_XST",
            "bit_range": "12:0",
            "attr": "RW",
            "reset": "0x000a",
            "description": "Win0 horizontal start point(x) of the Panel scanning"
          }
        ],
        "description": "Win0 display start point on panel"
      },
      {
        "type": "register",
        "name": "VOPL_WIN0_SCL_FACTOR_YRGB",
        "offset": "0x0054",
        "size": "W",
        "reset": "0x10001000",
        "bit_ranges": [
          {
            "name": "WIN0_VS_FACTOR_YRGB",
            "bit_range": "31:16",
            "attr": "RW",
            "reset": "0x1000",
            "description": "Win0 YRGB vertical scaling factor:\nfactor=((LCDC_WIN0_ACT_INFO[31:16])\n/(LCDC_WIN0_DSP_INFO[31:16]))*2^12"
          },
          {
            "name": "WIN0_HS_FACTOR_YRGB",
            "bit_range": "15:0",
            "attr": "RW",
            "reset": "0x1000",
            "description": "Win0 YRGB horizontal scaling factor:\nfactor=((LCDC_WIN0_ACT_INFO[15:0])\n/(LCDC_WIN0_DSP_INFO[15:0]))*2^12"
          }
        ],
        "description": "Win0 YRGB scaling factor"
      },
      {
        "type": "register",
        "name": "VOPL_WIN0_SCL_FACTOR_CBR",
        "offset": "0x0058",
        "size": "W",
        "reset": "0x10001000",
        "bit_ranges": [
          {
            "name": "WIN0_VS_FACTOR_CBR",
            "bit_range": "31:16",
            "attr": "RW",
            "reset": "0x1000",
            "description": "Win0 CBR vertical scaling factor:\nYCbCr420:\nfactor=((LCDC_WIN0_ACT_INFO[31:16]/ 2)\n/(LCDC_WIN0_DSP_INFO[31:16] ))*2^12\nYCbCr422,YCbCr444:\nfactor=((LCDC_WIN0_ACT_INFO[31:16])\n/(LCDC_WIN0_DSP_INFO[31:16] ))*2^12"
          },
          {
            "name": "WIN0_HS_FACTOR_CBR",
            "bit_range": "15:0",
            "attr": "RW",
            "reset": "0x1000",
            "description": "Win0 CBR horizontal scaling factor:\nYCbCr422,YCbCr420:\nfactor=((LCDC_WIN0_ACT_INFO[15:0]/2)\n/(LCDC_WIN0_DSP_INFO[15:0]))*2^12\nYCbCr444:\nfactor=((LCDC_WIN0_ACT_INFO[15:0])\n/(LCDC_WIN0_DSP_INFO[15:0]))*2^12"
          }
        ],
        "description": "Win0 Cbr scaling factor"
      },
      {
        "type": "register",
        "name": "VOPL_WIN0_SCL_OFFSET",
        "offset": "0x005c",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "WIN0_VS_OFFSET_CBR",
            "bit_range": "31:24",
            "attr": "RW",
            "reset": "0x00",
            "description": "Cbr Vertical scaling start point offset\n(0x00~0xff)/0x100 = 0~0.99"
          },
          {
            "name": "WIN0_VS_OFFSET_YRGB",
            "bit_range": "23:16",
            "attr": "RW",
            "reset": "0x00",
            "description": "Y Vertical scaling start point offset\n(0x00~0xff)/0x100 = 0~0.99"
          },
          {
            "name": "WIN0_HS_OFFSET_CBR",
            "bit_range": "15:8",
            "attr": "RW",
            "reset": "0x00",
            "description": "Cbr Horizontal scaling start point offset\n(0x00~0xff)/0x100 = 0~0.99"
          },
          {
            "name": "WIN0_HS_OFFSET_YRGB",
            "bit_range": "7:0",
            "attr": "RW",
            "reset": "0x00",
            "description": "Y Horizontal scaling start point offset\n(0x00~0xff)/0x100 = 0~0.99"
          }
        ],
        "description": "Win0 scaling start point offset"
      },
      {
        "type": "register",
        "name": "VOPL_WIN0_SRC_ALPHA_CTRL",
        "offset": "0x0060",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "WIN0_FADING_VALUE",
            "bit_range": "31:24",
            "attr": "RW",
            "reset": "0x00",
            "description": "win0 fading value ,8bits"
          },
          {
            "name": "WIN0_SRC_GLOBAL_ALPHA",
            "bit_range": "23:16",
            "attr": "RW",
            "reset": "0x00",
            "description": "src global alpha"
          },
          {
            "name": "RESERVED",
            "bit_range": "15:9",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "WIN0_SRC_FACTOR_MODE",
            "bit_range": "8:6",
            "attr": "RW",
            "reset": "0x0",
            "description": "src factor mode"
          },
          {
            "name": "WIN0_SRC_ALPHA_CAL_MODE",
            "bit_range": "5",
            "attr": "RW",
            "reset": "0x0",
            "description": "src alpha calc mode"
          },
          {
            "name": "WIN0_SRC_BLEND_MODE",
            "bit_range": "4:3",
            "attr": "RW",
            "reset": "0x0",
            "description": "src blend mode"
          },
          {
            "name": "WIN0_SRC_ALPHA_MODE",
            "bit_range": "2",
            "attr": "RW",
            "reset": "0x0",
            "description": "src alpha mode"
          },
          {
            "name": "WIN0_SRC_COLOR_MODE",
            "bit_range": "1",
            "attr": "RW",
            "reset": "0x0",
            "description": "src color mode"
          },
          {
            "name": "WIN0_SRC_ALPHA_EN",
            "bit_range": "0",
            "attr": "RW",
            "reset": "0x0",
            "description": "src alpha en"
          }
        ],
        "description": "Win0 alpha source control register"
      },
      {
        "type": "register",
        "name": "VOPL_WIN0_DST_ALPHA_CTRL",
        "offset": "0x0064",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:9",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "WIN0_DST_FACTOR_MODE",
            "bit_range": "8:6",
            "attr": "RW",
            "reset": "0x0",
            "description": "dst factor mode"
          },
          {
            "name": "WIN0_DST_M0_RESERVED",
            "bit_range": "5:0",
            "attr": "RW",
            "reset": "0x00",
            "description": "reserved"
          }
        ],
        "description": "Win0 alpha destination control register"
      },
      {
        "type": "register",
        "name": "VOPL_WIN0_FADING_CTRL",
        "offset": "0 x0068",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:25",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "LAYER0_FADING_EN",
            "bit_range": "24",
            "attr": "RW",
            "reset": "0x0",
            "description": "fading enable"
          },
          {
            "name": "LAYER0_FADING_OFFSET_B",
            "bit_range": "23:16",
            "attr": "RW",
            "reset": "0x00",
            "description": "fading offset blue value"
          },
          {
            "name": "LAYER0_FADING_OFFSET_G",
            "bit_range": "15:8",
            "attr": "RW",
            "reset": "0x00",
            "description": "fading offset green value"
          },
          {
            "name": "LAYER0_FADING_OFFSET_R",
            "bit_range": "7:0",
            "attr": "RW",
            "reset": "0x00",
            "description": "fading offset red value"
          }
        ],
        "description": "Win0 fading contrl register"
      },
      {
        "type": "register",
        "name": "VOPL_WIN0_CTRL2",
        "offset": "0x006c",
        "size": "W",
        "reset": "0x00000021",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:8",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "WIN_RID_WIN0_CBR",
            "bit_range": "7:4",
            "attr": "RW",
            "reset": "0x2",
            "description": "axi read id of win0 cbr channel"
          },
          {
            "name": "WIN_RID_WIN0_YRGB",
            "bit_range": "3:0",
            "attr": "RW",
            "reset": "0x1",
            "description": "axi read id of win0 yrgb channel"
          }
        ],
        "description": "Win0 ctrl register2"
      },
      {
        "type": "register",
        "name": "VOPL_WIN1_CTRL0",
        "offset": "0x0070",
        "size": "W",
        "reset": "0x3a000040",
        "bit_ranges": [
          {
            "name": "WIN1_DMA_BURST_LENGTH",
            "bit_range": "31:30",
            "attr": "RW",
            "reset": "0x0",
            "description": "WIN1 DMA read Burst length\n2'b00 : burst16 (burst 15 in rgb888 pack mode)\n2'b01 : burst8 (burst 12 in rgb888 pack mode)\n2'b10 : burst4 (burst 6 in rgb888 pack mode)\n2'b11 : reserved"
          },
          {
            "name": "WIN1_AXI_MAX_OUTSTANDING_NUM",
            "bit_range": "29:25",
            "attr": "RW",
            "reset": "0x1d",
            "description": "win1 out standing max number"
          },
          {
            "name": "WIN1_AXI_MAX_OUTSTANDING_EN",
            "bit_range": "24",
            "attr": "RW",
            "reset": "0x0",
            "description": "1'b0 : disable\n1'b1 : enable"
          },
          {
            "name": "RESERVED",
            "bit_range": "23",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "WIN1_Y_MIR_EN",
            "bit_range": "22",
            "attr": "RW",
            "reset": "0x0",
            "description": "1'b0 : no y_mirror\n1'b1 : y_mirror"
          },
          {
            "name": "WIN1_X_MIR_EN",
            "bit_range": "21",
            "attr": "RW",
            "reset": "0x0",
            "description": "1'b0 : no x_mirror\n1'b1 : x_mirror"
          },
          {
            "name": "WIN1_YUV_CLIP",
            "bit_range": "20",
            "attr": "RW",
            "reset": "0x0",
            "description": "YCrCb clip\n1'b0 : disable, YCbCr no clip\n1'b1 : enable, YCbCr clip before YCbCr2RGB\n*Y clip: 16~235, CbCr clip: 16~239"
          },
          {
            "name": "WIN1_CBR_DEFLICK",
            "bit_range": "19",
            "attr": "RW",
            "reset": "0x0",
            "description": "Win1 Cbr deflick mode\n1'b0 : disable\n1'b1 : enable"
          },
          {
            "name": "WIN1_YRGB_DEFLICK",
            "bit_range": "18",
            "attr": "RW",
            "reset": "0x0",
            "description": "win1 YRGB deflick mode\n1'b0 : disable\n1'b1 : enable"
          },
          {
            "name": "WIN1_YUYV",
            "bit_range": "17",
            "attr": "RW",
            "reset": "0x0",
            "description": "win1_data_fmt[3]"
          },
          {
            "name": "WIN1_HW_PRE_MUL_EN",
            "bit_range": "16",
            "attr": "RW",
            "reset": "0x0",
            "description": "1'b0: no hardware pre multiply mode\n1'b1: hardware pre multiply mode"
          },
          {
            "name": "WIN1_UV_SWAP",
            "bit_range": "15",
            "attr": "RW",
            "reset": "0x0",
            "description": "Win1 CbCr swap\n1'b0 : CrCb\n1'b1 : CbCr"
          },
          {
            "name": "WIN1_MID_SWAP",
            "bit_range": "14",
            "attr": "RW",
            "reset": "0x0",
            "description": "Win1 Y middle 8-bit swap\n1'b0 : Y3Y2Y1Y0\n1'b1 : Y3Y1Y2Y0"
          },
          {
            "name": "WIN1_ALPHA_SWAP",
            "bit_range": "13",
            "attr": "RW",
            "reset": "0x0",
            "description": "win1 alpha swap\n1'b0 : ARGB\n1'b1 : RGBA"
          },
          {
            "name": "WIN1_RB_SWAP",
            "bit_range": "12",
            "attr": "RW",
            "reset": "0x0",
            "description": "win1 RGB RED and BLUE swap\n1'b0 : RGB\n1'b1 : BGR"
          },
          {
            "name": "WIN1_CSC_MODE",
            "bit_range": "11:10",
            "attr": "RW",
            "reset": "0x0",
            "description": "Win1 YUV2RGB  or RGB2YUV\nColor space conversion(YUV2RGB):\n2'b00 : mpeg\n2'b01 : jpeg\n2'b10 : hd\n2'b11 : mpeg\nColor space conversion(RGB2YUV):\n2'bx0: BT601\n2'bx1: BT709"
          },
          {
            "name": "WIN1_NO_OUTSTANDING",
            "bit_range": "9",
            "attr": "RW",
            "reset": "0x0",
            "description": "win1 AXI master read outstanding\n1'b0 : enable\n1'b1 : disable"
          },
          {
            "name": "WIN1_INTERLACE_READ",
            "bit_range": "8",
            "attr": "RW",
            "reset": "0x0",
            "description": "Win1 interlace read mode\n1'b0 : disable\n1'b1 : enable"
          },
          {
            "name": "WIN1_LB_MODE",
            "bit_range": "7:5",
            "attr": "RW",
            "reset": "0x2",
            "description": "win1 line buffer mode,calc by driver."
          },
          {
            "name": "WIN1_FMT_10",
            "bit_range": "4",
            "attr": "RW",
            "reset": "0x0",
            "description": "1'b0: yuv 8bit fmt mode\n1'b1: yuv 10bit fmt mode"
          },
          {
            "name": "WIN1_DATA_FMT",
            "bit_range": "3:1",
            "attr": "RW",
            "reset": "0x0",
            "description": "3'b000 : ARGB888\n3'b001 : RGB888\n3'b010 : RGB565\n3'b100 : YcbCr420\n3'b101 : YcbCr422\n3'b110 : YcbCr444"
          },
          {
            "name": "WIN1_EN",
            "bit_range": "0",
            "attr": "RW",
            "reset": "0x0",
            "description": "1'b0 : disable\n1'b1 : enable"
          }
        ],
        "description": "Win1 ctrl register0"
      },
      {
        "type": "register",
        "name": "VOPL_WIN1_CTRL1",
        "offset": "0x0074",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "WIN1_CBR_VSD_MODE",
            "bit_range": "31",
            "attr": "RW",
            "reset": "0x0",
            "description": "win1 vertical scaler down mode select\n1'b0 : bilinear\n1'b1 : average"
          },
          {
            "name": "WIN1_CBR_VSU_MODE",
            "bit_range": "30",
            "attr": "RW",
            "reset": "0x0",
            "description": "win1 vertical scaler up mode select\n1'b0 : bilinear\n1'b1 : bicubic"
          },
          {
            "name": "WIN1_CBR_HSD_MODE",
            "bit_range": "29:28",
            "attr": "RW",
            "reset": "0x0",
            "description": "win1 horizontal scaler down mode select\n2'b00 : bilinear\n2'b01 : bicubic\n2'b10 : average"
          },
          {
            "name": "WIN1_CBR_VER_SCL_MODE",
            "bit_range": "27:26",
            "attr": "RW",
            "reset": "0x0",
            "description": "2'b00 : no scale\n2'b01 : scale up\n2'b10 : scale down\n2'b11 : no scale"
          },
          {
            "name": "WIN1_CBR_HOR_SCL_MODE",
            "bit_range": "25:24",
            "attr": "RW",
            "reset": "0x0",
            "description": "2'b00 : no scale\n2'b01 : scale up\n2'b10 : scale down\n2'b11 : no scale"
          },
          {
            "name": "WIN1_YRGB_VSD_MODE",
            "bit_range": "23",
            "attr": "RW",
            "reset": "0x0",
            "description": "win1 vertical scaler down mode select\n1'b0 : bilinear\n1'b1 : average"
          },
          {
            "name": "WIN1_YRGB_VSU_MODE",
            "bit_range": "22",
            "attr": "RW",
            "reset": "0x0",
            "description": "win1 vertical scaler up mode select\n1'b0 : bilinear\n1'b1 : bicubic"
          },
          {
            "name": "WIN1_YRGB_HSD_MODE",
            "bit_range": "21:20",
            "attr": "RW",
            "reset": "0x0",
            "description": "win1 horizontal scaler down mode select\n2'b00 : bilinear\n2'b01 : average"
          },
          {
            "name": "WIN1_YRGB_VER_SCL_MODE",
            "bit_range": "19:18",
            "attr": "RW",
            "reset": "0x0",
            "description": "2'b00 : no scale\n2'b01 : scale up\n2'b10 : scale down\n2'b11 : no scale"
          },
          {
            "name": "WIN1_YRGB_HOR_SCL_MODE",
            "bit_range": "17:16",
            "attr": "RW",
            "reset": "0x0",
            "description": "2'b00 : no scale\n2'b01 : scale up\n2'b10 : scale down\n2'b11 : no scale"
          },
          {
            "name": "WIN1_LINE_LOAD_MODE",
            "bit_range": "15",
            "attr": "RW",
            "reset": "0x0",
            "description": "when yuv fmt,\n1'b0: load data by pixels\n1'b1: load data by lines"
          },
          {
            "name": "WIN1_CBR_AXI_GATHER_NUM",
            "bit_range": "14:12",
            "attr": "RW",
            "reset": "0x0",
            "description": "win1 axi cbr data transfer gather number"
          },
          {
            "name": "WIN1_YRGB_AXI_GATHER_NUM",
            "bit_range": "11:8",
            "attr": "RW",
            "reset": "0x0",
            "description": "win1 axi yrgb data transfer gather number"
          },
          {
            "name": "WIN1_VSD_CBR_GT2",
            "bit_range": "7",
            "attr": "RW",
            "reset": "0x0",
            "description": "cbr_src/cbr_dst >= 2"
          },
          {
            "name": "WIN1_VSD_CBR_GT4",
            "bit_range": "6",
            "attr": "RW",
            "reset": "0x0",
            "description": "cbr_src/cbr_dst >= 4"
          },
          {
            "name": "WIN1_VSD_YRGB_GT2",
            "bit_range": "5",
            "attr": "RW",
            "reset": "0x0",
            "description": "yrgb_src/yrgb_dst >= 2"
          },
          {
            "name": "WIN1_VSD_YRGB_GT4",
            "bit_range": "4",
            "attr": "RW",
            "reset": "0x0",
            "description": "yrgb_src/yrgb_dst >= 4"
          },
          {
            "name": "WIN1_BIC_COE_SEL",
            "bit_range": "3:2",
            "attr": "RW",
            "reset": "0x0",
            "description": "2'b00 : PRECISE\n2'b01 : SPLINE\n2'b10 : CATROM\n2'b11 : MITCHELL"
          },
          {
            "name": "WIN1_CBR_AXI_GATHER_EN",
            "bit_range": "1",
            "attr": "RW",
            "reset": "0x0",
            "description": "win1 cbr axi bus gather enable"
          },
          {
            "name": "WIN1_YRGB_AXI_GATHER_EN",
            "bit_range": "0",
            "attr": "RW",
            "reset": "0x0",
            "description": "win1 yrgb axi bus gather enable"
          }
        ],
        "description": "Win1 ctrl register1"
      },
      {
        "type": "register",
        "name": "VOPL_WIN1_COLOR_KEY",
        "offset": "0x0078",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "WIN1_KEY_EN",
            "bit_range": "31",
            "attr": "RW",
            "reset": "0x0",
            "description": "Win1 transparency color key enable\n1'b0 : disable;\n1'b1 : enable;"
          },
          {
            "name": "RESERVED",
            "bit_range": "30:24",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "WIN1_KEY_COLOR",
            "bit_range": "23:0",
            "attr": "RW",
            "reset": "0x000000",
            "description": "Win1 key color\n24 bit RGB888"
          }
        ],
        "description": "Win1 color key register"
      },
      {
        "type": "register",
        "name": "VOPL_WIN1_VIR",
        "offset": "0x007c",
        "size": "W",
        "reset": "0x01400140",
        "bit_ranges": [
          {
            "name": "WIN1_VIR_STRIDE_UV",
            "bit_range": "31:16",
            "attr": "RW",
            "reset": "0x0140",
            "description": "Number of words of Win1 uv Virtual width"
          },
          {
            "name": "WIN1_VIR_STRIDE",
            "bit_range": "15:0",
            "attr": "RW",
            "reset": "0x0140",
            "description": "Win1 Virtual stride\nNumber of words of Win1 yrgb Virtual width\nARGB888 : win1_vir_width\nRGB888 : (win1_vir_width*3/4) + (win1_vir_width%3)\nRGB565 : ceil(win1_vir_width/2)\nYUV : ceil(win1_vir_width/4)"
          }
        ],
        "description": "win1 virtual stride"
      },
      {
        "type": "register",
        "name": "VOPL_WIN1_YRGB_MST",
        "offset": "0x0080",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "WIN1_YRGB_MST",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "win1 YRGB frame buffer memory start address"
          }
        ],
        "description": "Win1 YRGB memory start address"
      },
      {
        "type": "register",
        "name": "VOPL_WIN1_CBR_MST",
        "offset": "0x0084",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "WIN1_CBR_MST",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "win1 CBR frame buffer memory start address"
          }
        ],
        "description": "Win1 Cbr memory start address"
      },
      {
        "type": "register",
        "name": "VOPL_WIN1_ACT_INFO",
        "offset": "0x0088",
        "size": "W",
        "reset": "0x00ef013f",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:29",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "WIN1_ACT_HEIGHT",
            "bit_range": "28:16",
            "attr": "RW",
            "reset": "0x00ef",
            "description": "Win1 active(original) window height\nwin_act_height = (win1 vertical size -1)"
          },
          {
            "name": "RESERVED",
            "bit_range": "15:13",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "WIN1_ACT_WIDTH",
            "bit_range": "12:0",
            "attr": "RW",
            "reset": "0x013f",
            "description": "Win1 active(original) window width\nwin_act_width = (win1 horizontial size -1)"
          }
        ],
        "description": "Win1 active window width/height"
      },
      {
        "type": "register",
        "name": "VOPL_WIN1_DSP_INFO",
        "offset": "0x008c",
        "size": "W",
        "reset": "0x00ef013f",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:28",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "WIN1_DSP_HEIGHT",
            "bit_range": "27:16",
            "attr": "RW",
            "reset": "0x0ef",
            "description": "Win1 display window height\nwin1_dsp_height = (win1 vertical size -1)"
          },
          {
            "name": "RESERVED",
            "bit_range": "15:12",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "WIN1_DSP_WIDTH",
            "bit_range": "11:0",
            "attr": "RW",
            "reset": "0x13f",
            "description": "Win1 display window width\nwin1_dsp_width = (win1 horizontial size -1)"
          }
        ],
        "description": "Win1 display width/height on panel"
      },
      {
        "type": "register",
        "name": "VOPL_WIN1_DSP_ST",
        "offset": "0x0090",
        "size": "W",
        "reset": "0x000a000a",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:29",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "WIN1_DSP_YST",
            "bit_range": "28:16",
            "attr": "RW",
            "reset": "0x000a",
            "description": "Win1 vertical start point(y) of the Panel scanning"
          },
          {
            "name": "RESERVED",
            "bit_range": "15:13",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "WIN1_DSP_XST",
            "bit_range": "12:0",
            "attr": "RW",
            "reset": "0x000a",
            "description": "Win1 horizontal start point(x) of the Panel scanning"
          }
        ],
        "description": "Win1 display start point on panel"
      },
      {
        "type": "register",
        "name": "VOPL_WIN1_SCL_FACTOR_YRGB",
        "offset": "0x0094",
        "size": "W",
        "reset": "0x10001000",
        "bit_ranges": [
          {
            "name": "WIN1_VS_FACTOR_YRGB",
            "bit_range": "31:16",
            "attr": "RW",
            "reset": "0x1000",
            "description": "Win1 YRGB vertical scaling factor:\nfactor=((LCDC_WIN1_ACT_INFO[31:16])\n/(LCDC_WIN1_DSP_INFO[31:16]))*2^12"
          },
          {
            "name": "WIN1_HS_FACTOR_YRGB",
            "bit_range": "15:0",
            "attr": "RW",
            "reset": "0x1000",
            "description": "Win1 YRGB horizontal scaling factor:\nfactor=((LCDC_WIN1_ACT_INFO[15:0])\n/(LCDC_WIN1_DSP_INFO[15:0]))*2^12"
          }
        ],
        "description": "Win1 YRGB scaling factor"
      },
      {
        "type": "register",
        "name": "VOPL_WIN1_SCL_FACTOR_CBR",
        "offset": "0x0098",
        "size": "W",
        "reset": "0x10001000",
        "bit_ranges": [
          {
            "name": "WIN1_VS_FACTOR_CBR",
            "bit_range": "31:16",
            "attr": "RW",
            "reset": "0x1000",
            "description": "Win1 CBR vertical scaling factor:\nYCbCr420:\nfactor=((LCDC_WIN1_ACT_INFO[31:16]/ 2)\n/(LCDC_WIN1_DSP_INFO[31:16] ))*2^12\nYCbCr422,YCbCr444:\nfactor=((LCDC_WIN1_ACT_INFO[31:16])\n/(LCDC_WIN1_DSP_INFO[31:16] ))*2^12"
          },
          {
            "name": "WIN1_HS_FACTOR_CBR",
            "bit_range": "15:0",
            "attr": "RW",
            "reset": "0x1000",
            "description": "Win1 Cbr horizontal scaling factor:\nYCbCr422,YCbCr420:\nfactor=((LCDC_WIN1_ACT_INFO[15:0]/2)\n/(LCDC_WIN1_DSP_INFO[15:0]))*2^12\nYCbCr444:\nfactor=((LCDC_WIN1_ACT_INFO[15:0])\n/(LCDC_WIN1_DSP_INFO[15:0]))*2^12"
          }
        ],
        "description": "Win1 Cbr scaling factor"
      },
      {
        "type": "register",
        "name": "VOPL_WIN1_SCL_OFFSET",
        "offset": "0x009c",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "WIN1_VS_OFFSET_CBR",
            "bit_range": "31:24",
            "attr": "RW",
            "reset": "0x00",
            "description": "Cbr Vertical scaling start point offset\n(0x00~0xff)/0x100 = 0~0.99"
          },
          {
            "name": "WIN1_VS_OFFSET_YRGB",
            "bit_range": "23:16",
            "attr": "RW",
            "reset": "0x00",
            "description": "Y Vertical scaling start point offset\n(0x00~0xff)/0x100 = 0~0.99"
          },
          {
            "name": "WIN1_HS_OFFSET_CBR",
            "bit_range": "15:8",
            "attr": "RW",
            "reset": "0x00",
            "description": "Cbr Horizontal scaling start point offset\n(0x00~0xff)/0x100 = 0~0.99"
          },
          {
            "name": "WIN1_HS_OFFSET_YRGB",
            "bit_range": "7:0",
            "attr": "RW",
            "reset": "0x00",
            "description": "Y Horizontal scaling start point offset\n(0x00~0xff)/0x100 = 0~0.99"
          }
        ],
        "description": "Win1 scaling start point offset"
      },
      {
        "type": "register",
        "name": "VOPL_WIN1_SRC_ALPHA_CTRL",
        "offset": "0x00a0",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "WIN1_FADING_VALUE",
            "bit_range": "31:24",
            "attr": "RW",
            "reset": "0x00",
            "description": "fading value,8bit"
          },
          {
            "name": "WIN1_SRC_GLOBAL_ALPHA",
            "bit_range": "23:16",
            "attr": "RW",
            "reset": "0x00",
            "description": "src global alpha"
          },
          {
            "name": "RESERVED",
            "bit_range": "15:9",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "WIN1_SRC_FACTOR_MODE",
            "bit_range": "8:6",
            "attr": "RW",
            "reset": "0x0",
            "description": "src factor mode"
          },
          {
            "name": "WIN1_SRC_ALPHA_CAL_MODE",
            "bit_range": "5",
            "attr": "RW",
            "reset": "0x0",
            "description": "src alpha calc mode"
          },
          {
            "name": "WIN1_SRC_BLEND_MODE",
            "bit_range": "4:3",
            "attr": "RW",
            "reset": "0x0",
            "description": "src blend mode"
          },
          {
            "name": "WIN1_SRC_ALPHA_MODE",
            "bit_range": "2",
            "attr": "RW",
            "reset": "0x0",
            "description": "src alpha mode"
          },
          {
            "name": "WIN1_SRC_COLOR_MODE",
            "bit_range": "1",
            "attr": "RW",
            "reset": "0x0",
            "description": "src color mode"
          },
          {
            "name": "WIN1_SRC_ALPHA_EN",
            "bit_range": "0",
            "attr": "RW",
            "reset": "0x0",
            "description": "src alpha en"
          }
        ],
        "description": "Win1 alpha source control register"
      },
      {
        "type": "register",
        "name": "VOPL_WIN1_DST_ALPHA_CTRL",
        "offset": "0x00a4",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:9",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "WIN1_DST_FACTOR_M0",
            "bit_range": "8:6",
            "attr": "RW",
            "reset": "0x0",
            "description": "dst factor mode"
          },
          {
            "name": "WIN1_DSP_M0_RESERVED",
            "bit_range": "5:0",
            "attr": "RW",
            "reset": "0x00",
            "description": "reserved"
          }
        ],
        "description": "Win1 alpha destination control register"
      },
      {
        "type": "register",
        "name": "VOPL_WIN1_FADING_CTRL",
        "offset": "0 x00a8",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:25",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "WIN1_FADING_EN",
            "bit_range": "24",
            "attr": "RW",
            "reset": "0x0",
            "description": "fading enable"
          },
          {
            "name": "WIN1_FADING_OFFSET_B",
            "bit_range": "23:16",
            "attr": "RW",
            "reset": "0x00",
            "description": "fading offset blue value"
          },
          {
            "name": "WIN1_FADING_OFFSET_G",
            "bit_range": "15:8",
            "attr": "RW",
            "reset": "0x00",
            "description": "fading offset green value"
          },
          {
            "name": "WIN1_FADING_OFFSET_R",
            "bit_range": "7:0",
            "attr": "RW",
            "reset": "0x00",
            "description": "fading offset red value"
          }
        ],
        "description": "Win1 fading contrl register"
      },
      {
        "type": "register",
        "name": "VOPL_WIN1_CTRL2",
        "offset": "0x00ac",
        "size": "W",
        "reset": "0x00000043",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:8",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "WIN_RID_WIN1_CBR",
            "bit_range": "7:4",
            "attr": "RW",
            "reset": "0x4",
            "description": "axi read id of win1 cbr channel"
          },
          {
            "name": "WIN_RID_WIN1_YRGB",
            "bit_range": "3:0",
            "attr": "RW",
            "reset": "0x3",
            "description": "axi read id of win1 yrgb channel"
          }
        ],
        "description": "Win1 ctrl register2"
      },
      {
        "type": "register",
        "name": "VOPL_WIN2_CTRL0",
        "offset": "0x00b0",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "WIN2_ENDIAN_SWAP3",
            "bit_range": "31",
            "attr": "RW",
            "reset": "0x0",
            "description": "Win2 region3 8pp palette data Big-endian/ Little-endian select\n1'b0 : Big-endian\n1'b1 : Little-endian"
          },
          {
            "name": "WIN2_ALPHA_SWAP3",
            "bit_range": "30",
            "attr": "RW",
            "reset": "0x0",
            "description": "Win2 region3 RGB alpha swap\n1'b0 : ARGB\n1'b1 : RGBA"
          },
          {
            "name": "WIN2_RB_SWAP3",
            "bit_range": "29",
            "attr": "RW",
            "reset": "0x0",
            "description": "Win2 region3 RGB Red and Blue swap\n1'b0 : RGB\n1'b1 : BGR"
          },
          {
            "name": "WIN2_ENDIAN_SWAP2",
            "bit_range": "28",
            "attr": "RW",
            "reset": "0x0",
            "description": "Win2 region2 8pp palette data Big-endian/ Little-endian select\n1'b0 : Big-endian\n1'b1 : Little-endian"
          },
          {
            "name": "WIN2_ALPHA_SWAP2",
            "bit_range": "27",
            "attr": "RW",
            "reset": "0x0",
            "description": "Win2 region2 RGB alpha swap\n1'b0 : ARGB\n1'b1 : RGBA"
          },
          {
            "name": "WIN2_RB_SWAP2",
            "bit_range": "26",
            "attr": "RW",
            "reset": "0x0",
            "description": "Win2 region2 RGB Red and Blue swap\n1'b0 : RGB\n1'b1 : BGR"
          },
          {
            "name": "WIN2_ENDIAN_SWAP1",
            "bit_range": "25",
            "attr": "RW",
            "reset": "0x0",
            "description": "Win2 region1 8pp palette data Big-endian/ Little-endian select\n1'b0 : Big-endian\n1'b1 : Little-endian"
          },
          {
            "name": "WIN2_ALPHA_SWAP1",
            "bit_range": "24",
            "attr": "RW",
            "reset": "0x0",
            "description": "Win2 region1 RGB alpha swap\n1'b0 : ARGB\n1'b1 : RGBA"
          },
          {
            "name": "WIN2_RB_SWAP1",
            "bit_range": "23",
            "attr": "RW",
            "reset": "0x0",
            "description": "Win2 region1 RGB Red and Blue swap\n1'b0 : RGB\n1'b1 : BGR"
          },
          {
            "name": "WIN2_ENDIAN_SWAP0",
            "bit_range": "22",
            "attr": "RW",
            "reset": "0x0",
            "description": "Win2 region0 8pp palette data Big-endian/ Little-endian select\n1'b0 : Big-endian\n1'b1 : Little-endian"
          },
          {
            "name": "WIN2_ALPHA_SWAP0",
            "bit_range": "21",
            "attr": "RW",
            "reset": "0x0",
            "description": "Win2 region0 RGB alpha swap\n1'b0 : ARGB\n1'b1 : RGBA"
          },
          {
            "name": "WIN2_RB_SWAP0",
            "bit_range": "20",
            "attr": "RW",
            "reset": "0x0",
            "description": "Win2 region0 RGB Red and Blue swap\n1'b0 : RGB\n1'b1 : BGR"
          },
          {
            "name": "RESERVED",
            "bit_range": "19",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "WIN2_DATA_FMT3",
            "bit_range": "18:17",
            "attr": "RW",
            "reset": "0x0",
            "description": "Win2 region 3 data format\n2'b00 : ARGB888\n2'b01 : RGB888\n2'b10 : RGB565\n2'b11 :  8bpp"
          },
          {
            "name": "WIN2_MST3_EN",
            "bit_range": "16",
            "attr": "RW",
            "reset": "0x0",
            "description": "win2 master3 enable\n1'b0 : disable\n1'b1 : enable"
          },
          {
            "name": "RESERVED",
            "bit_range": "15",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "WIN2_DATA_FMT2",
            "bit_range": "14:13",
            "attr": "RW",
            "reset": "0x0",
            "description": "Win2 region 2 data format\n2'b00 : ARGB888\n2'b01 : RGB888\n2'b10 : RGB565\n2'b11 : 8bpp"
          },
          {
            "name": "WIN2_MST2_EN",
            "bit_range": "12",
            "attr": "RW",
            "reset": "0x0",
            "description": "win2 master2 enable\n1'b0 : disable\n1'b1 : enable"
          },
          {
            "name": "RESERVED",
            "bit_range": "11",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "WIN2_DATA_FMT1",
            "bit_range": "10:9",
            "attr": "RW",
            "reset": "0x0",
            "description": "Win2 region 1 data format\n2'b00 : ARGB888\n2'b01 : RGB888\n2'b10 : RGB565\n2'b11 : 8bpp"
          },
          {
            "name": "WIN2_MST1_EN",
            "bit_range": "8",
            "attr": "RW",
            "reset": "0x0",
            "description": "win2 master1 enable\n1'b0 : disable\n1'b1 : enable"
          },
          {
            "name": "RESERVED",
            "bit_range": "7",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "WIN2_DATA_FMT0",
            "bit_range": "6:5",
            "attr": "RW",
            "reset": "0x0",
            "description": "Win2 region 0 data format\n2'b00 : ARGB888\n2'b01 : RGB888\n2'b10 : RGB565\n2'b11 : 8bpp"
          },
          {
            "name": "WIN2_MST0_EN",
            "bit_range": "4",
            "attr": "RW",
            "reset": "0x0",
            "description": "win2 master0 enable\n1'b0 : disable\n1'b1 : enable"
          },
          {
            "name": "WIN2_CSC_MODE",
            "bit_range": "3:2",
            "attr": "RW",
            "reset": "0x0",
            "description": "Win2 RGB2YUV conversion mode\nColor space conversion:\n2'b00: BT601_L\n2'b01: BT709_L\n2'b10: BT601_F\n2'b11: BT2020"
          },
          {
            "name": "WIN2_INTERLACE_READ",
            "bit_range": "1",
            "attr": "RW",
            "reset": "0x0",
            "description": "Win2 interlace read mode\n1'b0 : disable\n1'b1 : enable"
          },
          {
            "name": "WIN2_EN",
            "bit_range": "0",
            "attr": "RW",
            "reset": "0x0",
            "description": "1'b0 : disable\n1'b1 : enable"
          }
        ],
        "description": "win2 ctrl register0"
      },
      {
        "type": "register",
        "name": "VOPL_WIN2_CTRL1",
        "offset": "0x00b4",
        "size": "W",
        "reset": "0x00501d00",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:24",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "WIN_RID_WIN2",
            "bit_range": "23:20",
            "attr": "RW",
            "reset": "0x5",
            "description": "axi read id of win2 channel"
          },
          {
            "name": "RESERVED",
            "bit_range": "19:17",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "WIN2_LUT_EN",
            "bit_range": "16",
            "attr": "RW",
            "reset": "0x0",
            "description": "Win2 LUT ram enable\n1'b0 : disable\n1'b1 : enable\n*This bit should be \"0\" when CPU updates the LUT, and should be\n\"1\"  when Win2 LUT mode enable."
          },
          {
            "name": "WIN2_Y_MIR_EN",
            "bit_range": "15",
            "attr": "RW",
            "reset": "0x0",
            "description": "1'b0 : no y_mirror\n1'b1 : y_mirror"
          },
          {
            "name": "WIN2_NO_OUTSTANDING",
            "bit_range": "14",
            "attr": "RW",
            "reset": "0x0",
            "description": "Win2 AXI master read outstanding\n1'b0 : enable\n1'b1 : disable"
          },
          {
            "name": "RESERVED",
            "bit_range": "13",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "WIN2_AXI_MAX_OUTSTANDING_NUM",
            "bit_range": "12:8",
            "attr": "RW",
            "reset": "0x1d",
            "description": "win2 axi max outstanding number"
          },
          {
            "name": "WIN2_AXI_GATHER_NUM",
            "bit_range": "7:4",
            "attr": "RW",
            "reset": "0x0",
            "description": "win2 axi gather transfer number"
          },
          {
            "name": "WIN2_DMA_BURST_LENGTH",
            "bit_range": "3:2",
            "attr": "RW",
            "reset": "0x0",
            "description": "WIN2 DMA read Burst length\n2'b00 : burst16 (burst 15 in rgb888 pack mode)\n2'b01 : burst8 (burst 12 in rgb888 pack mode)\n2'b10 : burst4 (burst 6 in rgb888 pack mode)\n2'b11 : reserved"
          },
          {
            "name": "WIN2_AXI_MAX_OUTSTANDING_EN",
            "bit_range": "1",
            "attr": "RW",
            "reset": "0x0",
            "description": "1'b0 : disable\n1'b1 : enable"
          },
          {
            "name": "WIN2_AXI_GATHER_EN",
            "bit_range": "0",
            "attr": "RW",
            "reset": "0x0",
            "description": "1'b0 : disable\n1'b1 : enable"
          }
        ],
        "description": "win2 ctrl register1"
      },
      {
        "type": "register",
        "name": "VOPL_WIN2_VIR0_1",
        "offset": "0x00b8",
        "size": "W",
        "reset": "0x01400140",
        "bit_ranges": [
          {
            "name": "WIN2_VIR_STRIDE1",
            "bit_range": "31:16",
            "attr": "RW",
            "reset": "0x0140",
            "description": "Win2 Virtual stride1\nNumber of words of Win2 Virtual1 width\nARGB888 : win2_vir_width1\nRGB888 : (win2_vir_width1 * 3/4) + (win2_vir_width1 % 3)\nRGB565 : ceil(win2_vir_width1 / 2)\n8BPP : ceil(win2_vir_width1 / 4)\n4BPP : ceil(win2_vir_width1 / 8)\n2BPP : ceil(win2_vir_width1 / 16)\n1BPP : ceil(win2_vir_width1 / 32)"
          },
          {
            "name": "WIN2_VIR_STRIDE0",
            "bit_range": "15:0",
            "attr": "RW",
            "reset": "0x0140",
            "description": "Win2 Virtual stride0\nNumber of words of Win2 Virtual0 width\nARGB888 : win2_vir_width0\nRGB888 : (win2_vir_width0 * 3/4) + (win2_vir_width0 % 3)\nRGB565 : ceil(win2_vir_width0 / 2)\n8BPP : ceil(win2_vir_width0 / 4)\n4BPP : ceil(win2_vir_width0 / 8)\n2BPP : ceil(win2_vir_width0 / 16)\n1BPP : ceil(win2_vir_width0 / 32)"
          }
        ],
        "description": "Win2 virtual stride0 and virtaul stride1"
      },
      {
        "type": "register",
        "name": "VOPL_WIN2_VIR2_3",
        "offset": "0x00bc",
        "size": "W",
        "reset": "0x01400140",
        "bit_ranges": [
          {
            "name": "WIN2_VIR_STRIDE3",
            "bit_range": "31:16",
            "attr": "RW",
            "reset": "0x0140",
            "description": "Win2 Virtual stride3\nNumber of words of Win2 Virtual3 width\nARGB888 : win2_vir_width3\nRGB888 : (win2_vir_width3 * 3/4) + (win2_vir_width3 % 3)\nRGB565 : ceil(win2_vir_width3 / 2)\n8BPP : ceil(win2_vir_width3 / 4)\n4BPP : ceil(win2_vir_width3 / 8)\n2BPP : ceil(win2_vir_width3 / 16)\n1BPP : ceil(win1_vir_width3 / 32)"
          },
          {
            "name": "WIN2_VIR_STRIDE2",
            "bit_range": "15:0",
            "attr": "RW",
            "reset": "0x0140",
            "description": "Win2 Virtual stride2\nNumber of words of Win2 Virtual2 width\nARGB888 : win2_vir_width2\nRGB888 : (win2_vir_width2 * 3/4) + (win2_vir_width2 % 3)\nRGB565 : ceil(win2_vir_width2 / 2)\n8BPP : ceil(win2_vir_width2 / 4)\n4BPP : ceil(win2_vir_width2 / 8)\n2BPP : ceil(win2_vir_width2 / 16)\n1BPP : ceil(win1_vir_width2 / 32)"
          }
        ],
        "description": "Win2 virtual stride2 and virtaul stride3"
      },
      {
        "type": "register",
        "name": "VOPL_WIN2_MST0",
        "offset": "0x00c0",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "WIN2_MST0",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "Win2 frame buffer memory start address0\n*must be alianed to 8byte address"
          }
        ],
        "description": "Win2 memory start address0"
      },
      {
        "type": "register",
        "name": "VOPL_WIN2_DSP_INFO0",
        "offset": "0x00c4",
        "size": "W",
        "reset": "0x00ef013f",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:28",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "WIN2_DSP_HEIGHT0",
            "bit_range": "27:16",
            "attr": "RW",
            "reset": "0x0ef",
            "description": "Win2 display window height0\nwin2_dsp_height0 = size -1"
          },
          {
            "name": "RESERVED",
            "bit_range": "15:12",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "WIN2_DSP_WIDTH0",
            "bit_range": "11:0",
            "attr": "RW",
            "reset": "0x13f",
            "description": "Win2 display window width0\nwin2_dsp_width = size -1"
          }
        ],
        "description": "Win2 display width0/height0 on panel"
      },
      {
        "type": "register",
        "name": "VOPL_WIN2_DSP_ST0",
        "offset": "0x00c8",
        "size": "W",
        "reset": "0x000a000a",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:29",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "WIN2_DSP_YST0",
            "bit_range": "28:16",
            "attr": "RW",
            "reset": "0x000a",
            "description": "Win2 vertical start point(y) of the Panel scanning"
          },
          {
            "name": "RESERVED",
            "bit_range": "15:13",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "WIN2_DSP_XST0",
            "bit_range": "12:0",
            "attr": "RW",
            "reset": "0x000a",
            "description": "Win2 horizontal start point(x) of the Panel scanning"
          }
        ],
        "description": "Win2 display start point0 on panel"
      },
      {
        "type": "register",
        "name": "VOPL_WIN2_COLOR_KEY",
        "offset": "0x00cc",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:25",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "WIN2_KEY_EN",
            "bit_range": "24",
            "attr": "RW",
            "reset": "0x0",
            "description": "Win2 transparency color key enable\n1'b0 : disable;\n1'b1 : enable;"
          },
          {
            "name": "WIN2_KEY_COLOR",
            "bit_range": "23:0",
            "attr": "RW",
            "reset": "0x000000",
            "description": "Win2 key color"
          }
        ],
        "description": "Win2 color key register"
      },
      {
        "type": "register",
        "name": "VOPL_WIN2_MST1",
        "offset": "0x00d0",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "WIN2_MST1",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "Win2 frame buffer memory start address1\n*must be alianed to 8byte address"
          }
        ],
        "description": "Win2 memory start address1"
      },
      {
        "type": "register",
        "name": "VOPL_WIN2_DSP_INFO1",
        "offset": "0x00d4",
        "size": "W",
        "reset": "0x00ef013f",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:28",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "WIN2_DSP_HEIGHT1",
            "bit_range": "27:16",
            "attr": "RW",
            "reset": "0x0ef",
            "description": "Win2 display window height1\nwin2_dsp_height0 = size -1"
          },
          {
            "name": "RESERVED",
            "bit_range": "15:12",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "WIN2_DSP_WIDTH1",
            "bit_range": "11:0",
            "attr": "RW",
            "reset": "0x13f",
            "description": "Win2 display window width1\nwin2_dsp_width = size -1"
          }
        ],
        "description": "Win2 display width1/height1 on panel"
      },
      {
        "type": "register",
        "name": "VOPL_WIN2_DSP_ST1",
        "offset": "0x00d8",
        "size": "W",
        "reset": "0x000a000a",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:29",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "WIN2_DSP_YST1",
            "bit_range": "28:16",
            "attr": "RW",
            "reset": "0x000a",
            "description": "Win2 vertical start point(y) of the Panel scanning"
          },
          {
            "name": "RESERVED",
            "bit_range": "15:13",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "WIN2_DSP_XST1",
            "bit_range": "12:0",
            "attr": "RW",
            "reset": "0x000a",
            "description": "Win2 horizontal start point(x) of the Panel scanning"
          }
        ],
        "description": "Win2 display start point1 on panel"
      },
      {
        "type": "register",
        "name": "VOPL_WIN2_SRC_ALPHA_CTRL",
        "offset": "0x00dc",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "WIN2_FADING_VALUE",
            "bit_range": "31:24",
            "attr": "RW",
            "reset": "0x00",
            "description": "fading value,8bits"
          },
          {
            "name": "WIN2_SRC_GLOBAL_ALPHA",
            "bit_range": "23:16",
            "attr": "RW",
            "reset": "0x00",
            "description": "src global alpha"
          },
          {
            "name": "RESERVED",
            "bit_range": "15:9",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "WIN2_SRC_FACTOR_MODE",
            "bit_range": "8:6",
            "attr": "RW",
            "reset": "0x0",
            "description": "src factor mode"
          },
          {
            "name": "WIN2_SRC_ALPHA_CAL_MODE",
            "bit_range": "5",
            "attr": "RW",
            "reset": "0x0",
            "description": "src alpha cal mode"
          },
          {
            "name": "WIN2_SRC_BLEND_MODE",
            "bit_range": "4:3",
            "attr": "RW",
            "reset": "0x0",
            "description": "src blend mode"
          },
          {
            "name": "WIN2_SRC_ALPHA_MODE",
            "bit_range": "2",
            "attr": "RW",
            "reset": "0x0",
            "description": "src alpha mode"
          },
          {
            "name": "WIN2_SRC_COLOR_MODE",
            "bit_range": "1",
            "attr": "RW",
            "reset": "0x0",
            "description": "src color mode"
          },
          {
            "name": "WIN2_SRC_ALPHA_EN",
            "bit_range": "0",
            "attr": "RW",
            "reset": "0x0",
            "description": "src alpha en"
          }
        ],
        "description": "Win2 alpha source control register"
      },
      {
        "type": "register",
        "name": "VOPL_WIN2_MST2",
        "offset": "0x00e0",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "WIN2_MST2",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "Win2 frame buffer memory start address2\n*must be alianed to 8byte address"
          }
        ],
        "description": "Win2 memory start address2"
      },
      {
        "type": "register",
        "name": "VOPL_WIN2_DSP_INFO2",
        "offset": "0x00e4",
        "size": "W",
        "reset": "0x00ef013f",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:28",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "WIN2_DSP_HEIGHT2",
            "bit_range": "27:16",
            "attr": "RW",
            "reset": "0x0ef",
            "description": "Win2 display window height2\nwin2_dsp_height0 = size -1"
          },
          {
            "name": "RESERVED",
            "bit_range": "15:12",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "WIN2_DSP_WIDTH2",
            "bit_range": "11:0",
            "attr": "RW",
            "reset": "0x13f",
            "description": "Win2 display window width2\nwin2_dsp_width = size -1"
          }
        ],
        "description": "Win2 display width2/height2 on panel"
      },
      {
        "type": "register",
        "name": "VOPL_WIN2_DSP_ST2",
        "offset": "0x00e8",
        "size": "W",
        "reset": "0x000a000a",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:29",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "WIN2_DSP_YST2",
            "bit_range": "28:16",
            "attr": "RW",
            "reset": "0x000a",
            "description": "Win2 vertical start point(y) of the Panel scanning"
          },
          {
            "name": "RESERVED",
            "bit_range": "15:13",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "WIN2_DSP_XST2",
            "bit_range": "12:0",
            "attr": "RW",
            "reset": "0x000a",
            "description": "Win2 horizontal start point(x) of the Panel scanning"
          }
        ],
        "description": "Win2 display start point2 on panel"
      },
      {
        "type": "register",
        "name": "VOPL_WIN2_DST_ALPHA_CTRL",
        "offset": "0x00ec",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:9",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "WIN2_DST_FACTOR_MODE",
            "bit_range": "8:6",
            "attr": "RW",
            "reset": "0x0",
            "description": "dst factor mode"
          },
          {
            "name": "WIN2_DST_M0_RESERVED",
            "bit_range": "5:0",
            "attr": "RW",
            "reset": "0x00",
            "description": "reserved"
          }
        ],
        "description": "Win2 alpha destination control register"
      },
      {
        "type": "register",
        "name": "VOPL_WIN2_MST3",
        "offset": "0x00f0",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "WIN2_MST3",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "Win2 frame buffer memory start address3\n*must be alianed to 8byte address"
          }
        ],
        "description": "Win2 memory start address3"
      },
      {
        "type": "register",
        "name": "VOPL_WIN2_DSP_INFO3",
        "offset": "0x00f4",
        "size": "W",
        "reset": "0x00ef013f",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:28",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "WIN2_DSP_HEIGHT3",
            "bit_range": "27:16",
            "attr": "RW",
            "reset": "0x0ef",
            "description": "Win2 display window height3\nwin2_dsp_height0 = size -1"
          },
          {
            "name": "RESERVED",
            "bit_range": "15:12",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "WIN2_DSP_WIDTH3",
            "bit_range": "11:0",
            "attr": "RW",
            "reset": "0x13f",
            "description": "Win2 display window width3\nwin2_dsp_width = size -1"
          }
        ],
        "description": "Win2 display width3/height3 on panel"
      },
      {
        "type": "register",
        "name": "VOPL_WIN2_DSP_ST3",
        "offset": "0x00f8",
        "size": "W",
        "reset": "0x000a000a",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:29",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "WIN2_DSP_YST3",
            "bit_range": "28:16",
            "attr": "RW",
            "reset": "0x000a",
            "description": "Win2 vertical start point(y) of the Panel scanning"
          },
          {
            "name": "RESERVED",
            "bit_range": "15:13",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "WIN2_DSP_XST3",
            "bit_range": "12:0",
            "attr": "RW",
            "reset": "0x000a",
            "description": "Win2 horizontal start point(x) of the Panel scanning"
          }
        ],
        "description": "Win2 display start point3 on panel"
      },
      {
        "type": "register",
        "name": "VOPL_WIN2_FADING_CTRL",
        "offset": "0 x00fc",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:25",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "WIN2_FADING_EN",
            "bit_range": "24",
            "attr": "RW",
            "reset": "0x0",
            "description": "fading enable\n1'b0 : disable\n1'b1 : enable"
          },
          {
            "name": "WIN2_FADING_OFFSET_B",
            "bit_range": "23:16",
            "attr": "RW",
            "reset": "0x00",
            "description": "fading offset blue"
          },
          {
            "name": "WIN2_FADING_OFFSET_G",
            "bit_range": "15:8",
            "attr": "RW",
            "reset": "0x00",
            "description": "fading offset green"
          },
          {
            "name": "WIN2_FADING_OFFSET_R",
            "bit_range": "7:0",
            "attr": "RW",
            "reset": "0x00",
            "description": "fading offset red"
          }
        ],
        "description": "Win2 fading contrl register"
      },
      {
        "type": "register",
        "name": "VOPL_WIN3_CTRL0",
        "offset": "0x0100",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "WIN3_ENDIAN_SWAP3",
            "bit_range": "31",
            "attr": "RW",
            "reset": "0x0",
            "description": "Win3 region3 8pp palette data Big-endian/ Little-endian select\n1'b0 : Big-endian\n1'b1 : Little-endian"
          },
          {
            "name": "WIN3_ALPHA_SWAP3",
            "bit_range": "30",
            "attr": "RW",
            "reset": "0x0",
            "description": "Win3 region3 RGB alpha swap\n1'b0 : ARGB\n1'b1 : RGBA"
          },
          {
            "name": "WIN3_RB_SWAP3",
            "bit_range": "29",
            "attr": "RW",
            "reset": "0x0",
            "description": "Win3 region3 RGB Red and Blue swap\n1'b0 : RGB\n1'b1 : BGR"
          },
          {
            "name": "WIN3_ENDIAN_SWAP2",
            "bit_range": "28",
            "attr": "RW",
            "reset": "0x0",
            "description": "Win3 region2 8pp palette data Big-endian/ Little-endian select\n1'b0 : Big-endian\n1'b1 : Little-endian"
          },
          {
            "name": "WIN3_ALPHA_SWAP2",
            "bit_range": "27",
            "attr": "RW",
            "reset": "0x0",
            "description": "Win3 region2 RGB alpha swap\n1'b0 : ARGB\n1'b1 : RGBA"
          },
          {
            "name": "WIN3_RB_SWAP2",
            "bit_range": "26",
            "attr": "RW",
            "reset": "0x0",
            "description": "Win3 region2 RGB Red and Blue swap\n1'b0 : RGB\n1'b1 : BGR"
          },
          {
            "name": "WIN3_ENDIAN_SWAP1",
            "bit_range": "25",
            "attr": "RW",
            "reset": "0x0",
            "description": "Win3 region1 8pp palette data Big-endian/ Little-endian select\n1'b0 : Big-endian\n1'b1 : Little-endian"
          },
          {
            "name": "WIN3_ALPHA_SWAP1",
            "bit_range": "24",
            "attr": "RW",
            "reset": "0x0",
            "description": "Win3 region1 RGB alpha swap\n1'b0 : ARGB\n1'b1 : RGBA"
          },
          {
            "name": "WIN3_RB_SWAP1",
            "bit_range": "23",
            "attr": "RW",
            "reset": "0x0",
            "description": "Win3 region1 RGB Red and Blue swap\n1'b0 : RGB\n1'b1 : BGR"
          },
          {
            "name": "WIN3_ENDIAN_SWAP0",
            "bit_range": "22",
            "attr": "RW",
            "reset": "0x0",
            "description": "Win3 region0 8pp palette data Big-endian/ Little-endian select\n1'b0 : Big-endian\n1'b1 : Little-endian"
          },
          {
            "name": "WIN3_ALPHA_SWAP0",
            "bit_range": "21",
            "attr": "RW",
            "reset": "0x0",
            "description": "Win3 region0 RGB alpha swap\n1'b0 : ARGB\n1'b1 : RGBA"
          },
          {
            "name": "WIN3_RB_SWAP0",
            "bit_range": "20",
            "attr": "RW",
            "reset": "0x0",
            "description": "Win3 region0 RGB Red and Blue swap\n1'b0 : RGB\n1'b1 : BGR"
          },
          {
            "name": "RESERVED",
            "bit_range": "19",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "WIN3_DATA_FMT3",
            "bit_range": "18:17",
            "attr": "RW",
            "reset": "0x0",
            "description": "Win3 region 3 data format\n2'b00 : ARGB888\n2'b01 : RGB888\n2'b10 : RGB565\n2'b11 :  8bpp"
          },
          {
            "name": "WIN3_MST3_EN",
            "bit_range": "16",
            "attr": "RW",
            "reset": "0x0",
            "description": "win3 master3 enable\n1'b0 : disable\n1'b1 : enable"
          },
          {
            "name": "RESERVED",
            "bit_range": "15",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "WIN3_DATA_FMT2",
            "bit_range": "14:13",
            "attr": "RW",
            "reset": "0x0",
            "description": "Win3 region 2 data format\n2'b00 : ARGB888\n2'b01 : RGB888\n2'b10 : RGB565\n2'b11 :  8bpp"
          },
          {
            "name": "WIN3_MST2_EN",
            "bit_range": "12",
            "attr": "RW",
            "reset": "0x0",
            "description": "win3 master2 enable\n1'b0 : disable\n1'b1 : enable"
          },
          {
            "name": "RESERVED",
            "bit_range": "11",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "WIN3_DATA_FMT1",
            "bit_range": "10:9",
            "attr": "RW",
            "reset": "0x0",
            "description": "Win3 region 1 data format\n2'b00 : ARGB888\n2'b01 : RGB888\n2'b10 : RGB565\n2'b11 :  8bpp"
          },
          {
            "name": "WIN3_MST1_EN",
            "bit_range": "8",
            "attr": "RW",
            "reset": "0x0",
            "description": "win3 master1 enable\n1'b0 : disable\n1'b1 : enable"
          },
          {
            "name": "RESERVED",
            "bit_range": "7",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "WIN3_DATA_FMT0",
            "bit_range": "6:5",
            "attr": "RW",
            "reset": "0x0",
            "description": "Win3 region 0 data format\n2'b00 : ARGB888\n2'b01 : RGB888\n2'b10 : RGB565\n2'b11 :  8bpp"
          },
          {
            "name": "WIN3_MST0_EN",
            "bit_range": "4",
            "attr": "RW",
            "reset": "0x0",
            "description": "Win3 master0 enable\n1'b0 : disable\n1'b1 : enable"
          },
          {
            "name": "WIN3_CSC_MODE",
            "bit_range": "3:2",
            "attr": "RW",
            "reset": "0x0",
            "description": "Win3 RGB2YUV conversion mode\nColor space conversion:\n2'b00: BT601_L\n2'b01: BT709_L\n2'b10: BT601_F\n2'b11: BT2020"
          },
          {
            "name": "WIN3_INTERLACE_READ",
            "bit_range": "1",
            "attr": "RW",
            "reset": "0x0",
            "description": "Win3 interlace read mode\n1'b0 : disable\n1'b1 : enable"
          },
          {
            "name": "WIN3_EN",
            "bit_range": "0",
            "attr": "RW",
            "reset": "0x0",
            "description": "1'b0 : disable\n1'b1 : enable"
          }
        ],
        "description": "Win3 ctrl register0"
      },
      {
        "type": "register",
        "name": "VOPL_WIN3_CTRL1",
        "offset": "0x0104",
        "size": "W",
        "reset": "0x00601d00",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:24",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "WIN_RID_WIN3",
            "bit_range": "23:20",
            "attr": "RW",
            "reset": "0x6",
            "description": "axi read id of win3 channel"
          },
          {
            "name": "RESERVED",
            "bit_range": "19:17",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "WIN3_LUT_EN",
            "bit_range": "16",
            "attr": "RW",
            "reset": "0x0",
            "description": "Win3 LUT ram enable\n1'b0 : disable\n1'b1 : enable\n*This bit should be \"0\" when CPU updates the LUT, and should be\n\"1\"  when Win1 LUT mode enable."
          },
          {
            "name": "WIN3_Y_MIR_EN",
            "bit_range": "15",
            "attr": "RW",
            "reset": "0x0",
            "description": "1'b0 : no y_mirror\n1'b1 : y_mirror"
          },
          {
            "name": "WIN3_NO_OUTSTANDING",
            "bit_range": "14",
            "attr": "RW",
            "reset": "0x0",
            "description": "Win3 AXI master read outstanding\n1'b0 : enable\n1'b1 : disable"
          },
          {
            "name": "RESERVED",
            "bit_range": "13",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "WIN3_AXI_MAX_OUTSTANDING_NUM",
            "bit_range": "12:8",
            "attr": "RW",
            "reset": "0x1d",
            "description": "win3 axi bus max outstanding number"
          },
          {
            "name": "WIN3_AXI_GATHER_NUM",
            "bit_range": "7:4",
            "attr": "RW",
            "reset": "0x0",
            "description": "win3 axi gather transfer number"
          },
          {
            "name": "WIN3_DMA_BURST_LENGTH",
            "bit_range": "3:2",
            "attr": "RW",
            "reset": "0x0",
            "description": "WIN3 DMA read Burst length\n2'b00 : burst16 (burst 15 in rgb888 pack mode)\n2'b01 : burst8 (burst 12 in rgb888 pack mode)\n2'b10 : burst4 (burst 6 in rgb888 pack mode)\n2'b11 : reserved"
          },
          {
            "name": "WIN3_AXI_MAX_OUTSTANDING_EN",
            "bit_range": "1",
            "attr": "RW",
            "reset": "0x0",
            "description": "1'b0 : disable\n1'b1 : enable"
          },
          {
            "name": "WIN3_AXI_GATHER_EN",
            "bit_range": "0",
            "attr": "RW",
            "reset": "0x0",
            "description": "1'b0 : disable\n1'b1 : enable"
          }
        ],
        "description": "Win3 ctrl register1"
      },
      {
        "type": "register",
        "name": "VOPL_WIN3_VIR0_1",
        "offset": "0x0108",
        "size": "W",
        "reset": "0x01400140",
        "bit_ranges": [
          {
            "name": "WIN3_VIR_STRIDE1",
            "bit_range": "31:16",
            "attr": "RW",
            "reset": "0x0140",
            "description": "Win3 Virtual stride1\nNumber of words of Win3 Virtual1 width\nARGB888 : win3_vir_width1\nRGB888 : (win3_vir_width1 * 3/4) + (win3_vir_width1 % 3)\nRGB565 : ceil(win3_vir_width1 / 2)\n8BPP : ceil(win3_vir_width1 / 4)\n4BPP : ceil(win3_vir_width1 / 8)\n2BPP : ceil(win3_vir_width1 / 16)\n1BPP : ceil(win3_vir_width1 / 32)"
          },
          {
            "name": "WIN3_VIR_STRIDE0",
            "bit_range": "15:0",
            "attr": "RW",
            "reset": "0x0140",
            "description": "Win3 Virtual stride0\nNumber of words of Win3 Virtual1 width\nARGB888 : win3_vir_width1\nRGB888 : (win3_vir_width1 * 3/4) + (win3_vir_width1 % 3)\nRGB565 : ceil(win3_vir_width1 / 2)\n8BPP : ceil(win3_vir_width1 / 4)\n4BPP : ceil(win3_vir_width1 / 8)\n2BPP : ceil(win3_vir_width1 / 16)\n1BPP : ceil(win3_vir_width1 / 32)"
          }
        ],
        "description": "Win3 virtual stride0 and virtaul stride1"
      },
      {
        "type": "register",
        "name": "VOPL_WIN3_VIR2_3",
        "offset": "0x010c",
        "size": "W",
        "reset": "0x01400140",
        "bit_ranges": [
          {
            "name": "WIN3_VIR_STRIDE3",
            "bit_range": "31:16",
            "attr": "RW",
            "reset": "0x0140",
            "description": "Win3 Virtual stride3\nNumber of words of Win3 Virtual1 width\nARGB888 : win3_vir_width1\nRGB888 : (win3_vir_width1 * 3/4) + (win3_vir_width1 % 3)\nRGB565 : ceil(win3_vir_width1 / 2)\n8BPP : ceil(win3_vir_width1 / 4)\n4BPP : ceil(win3_vir_width1 / 8)\n2BPP : ceil(win3_vir_width1 / 16)\n1BPP : ceil(win3_vir_width1 / 32)"
          },
          {
            "name": "WIN3_VIR_STRIDE2",
            "bit_range": "15:0",
            "attr": "RW",
            "reset": "0x0140",
            "description": "Win3 Virtual stride2\nNumber of words of Win3 Virtual1 width\nARGB888 : win3_vir_width1\nRGB888 : (win3_vir_width1 * 3/4) + (win3_vir_width1 % 3)\nRGB565 : ceil(win3_vir_width1 / 2)\n8BPP : ceil(win3_vir_width1 / 4)\n4BPP : ceil(win3_vir_width1 / 8)\n2BPP : ceil(win3_vir_width1 / 16)\n1BPP : ceil(win3_vir_width1 / 32)"
          }
        ],
        "description": "Win3 virtual stride2 and virtaul stride3"
      },
      {
        "type": "register",
        "name": "VOPL_WIN3_MST0",
        "offset": "0x0110",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "WIN3_MST0",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "Win3 frame buffer memory start address0\n*must be alianed to 8byte address"
          }
        ],
        "description": "Win3 memory start address0"
      },
      {
        "type": "register",
        "name": "VOPL_WIN3_DSP_INFO0",
        "offset": "0x0114",
        "size": "W",
        "reset": "0x00ef013f",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:28",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "WIN3_DSP_HEIGHT0",
            "bit_range": "27:16",
            "attr": "RW",
            "reset": "0x0ef",
            "description": "Win3 display window height0\nwin3_dsp_height0 = size -1"
          },
          {
            "name": "RESERVED",
            "bit_range": "15:12",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "WIN3_DSP_WIDTH0",
            "bit_range": "11:0",
            "attr": "RW",
            "reset": "0x13f",
            "description": "Win3 display window width0\nwin3_dsp_width = size -1"
          }
        ],
        "description": "Win3 display width0/height0 on panel"
      },
      {
        "type": "register",
        "name": "VOPL_WIN3_DSP_ST0",
        "offset": "0x0118",
        "size": "W",
        "reset": "0x000a000a",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:29",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "WIN3_DSP_YST0",
            "bit_range": "28:16",
            "attr": "RW",
            "reset": "0x000a",
            "description": "Win3 vertical start point(y) of the Panel scanning"
          },
          {
            "name": "RESERVED",
            "bit_range": "15:13",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "WIN3_DSP_XST0",
            "bit_range": "12:0",
            "attr": "RW",
            "reset": "0x000a",
            "description": "Win3 horizontal start point(x) of the Panel scanning"
          }
        ],
        "description": "Win3 display start point0 on panel"
      },
      {
        "type": "register",
        "name": "VOPL_WIN3_COLOR_KEY",
        "offset": "0x011c",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:25",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "WIN3_KEY_EN",
            "bit_range": "24",
            "attr": "RW",
            "reset": "0x0",
            "description": "Win3 transparency color key enable\n1'b0 : disable;\n1'b1 : enable;"
          },
          {
            "name": "WIN3_KEY_COLOR",
            "bit_range": "23:0",
            "attr": "RW",
            "reset": "0x000000",
            "description": "Win3 key color"
          }
        ],
        "description": "Win3 color key register"
      },
      {
        "type": "register",
        "name": "VOPL_WIN3_MST1",
        "offset": "0x0120",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "WIN3_MST1",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "Win3 frame buffer memory start address1\n*must be alianed to 8byte address"
          }
        ],
        "description": "Win3 memory start address1"
      },
      {
        "type": "register",
        "name": "VOPL_WIN3_DSP_INFO1",
        "offset": "0x0124",
        "size": "W",
        "reset": "0x00ef013f",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:28",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "WIN3_DSP_HEIGHT1",
            "bit_range": "27:16",
            "attr": "RW",
            "reset": "0x0ef",
            "description": "Win3 display window height1\nwin3_dsp_height0 = size -1"
          },
          {
            "name": "RESERVED",
            "bit_range": "15:12",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "WIN3_DSP_WIDTH1",
            "bit_range": "11:0",
            "attr": "RW",
            "reset": "0x13f",
            "description": "Win3 display window width1\nwin3_dsp_width = size -1"
          }
        ],
        "description": "Win3 display width1/height1 on panel"
      },
      {
        "type": "register",
        "name": "VOPL_WIN3_DSP_ST1",
        "offset": "0x0128",
        "size": "W",
        "reset": "0x000a000a",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:29",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "WIN3_DSP_YST1",
            "bit_range": "28:16",
            "attr": "RW",
            "reset": "0x000a",
            "description": "Win3 vertical start point(y) of the Panel scanning"
          },
          {
            "name": "RESERVED",
            "bit_range": "15:13",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "WIN3_DSP_XST1",
            "bit_range": "12:0",
            "attr": "RW",
            "reset": "0x000a",
            "description": "Win3 horizontal start point(x) of the Panel scanning"
          }
        ],
        "description": "Win3 display start point1 on panel"
      },
      {
        "type": "register",
        "name": "VOPL_WIN3_SRC_ALPHA_CTRL",
        "offset": "0x012c",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "WIN3_FADING_VALUE",
            "bit_range": "31:24",
            "attr": "RW",
            "reset": "0x00",
            "description": "fading value"
          },
          {
            "name": "WIN3_SRC_GLOBAL_ALPHA",
            "bit_range": "23:16",
            "attr": "RW",
            "reset": "0x00",
            "description": "src global alpha"
          },
          {
            "name": "RESERVED",
            "bit_range": "15:9",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "WIN3_SRC_FACTOR_MODE",
            "bit_range": "8:6",
            "attr": "RW",
            "reset": "0x0",
            "description": "src factor mode"
          },
          {
            "name": "WIN3_SRC_ALPHA_CAL_MODE",
            "bit_range": "5",
            "attr": "RW",
            "reset": "0x0",
            "description": "src alpha cal mode"
          },
          {
            "name": "WIN3_SRC_BLEND_MODE",
            "bit_range": "4:3",
            "attr": "RW",
            "reset": "0x0",
            "description": "src blend mode"
          },
          {
            "name": "WIN3_SRC_ALPHA_MODE",
            "bit_range": "2",
            "attr": "RW",
            "reset": "0x0",
            "description": "src alpha mode"
          },
          {
            "name": "WIN3_SRC_COLOR_MODE",
            "bit_range": "1",
            "attr": "RW",
            "reset": "0x0",
            "description": "src color mode"
          },
          {
            "name": "WIN3_SRC_ALPHA_EN",
            "bit_range": "0",
            "attr": "RW",
            "reset": "0x0",
            "description": "src alpha en"
          }
        ],
        "description": "Win3 alpha source control register"
      },
      {
        "type": "register",
        "name": "VOPL_WIN3_MST2",
        "offset": "0x0130",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "WIN3_MST2",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "Win3 frame buffer memory start address2\n*must be alianed to 8byte address"
          }
        ],
        "description": "Win3 memory start address2"
      },
      {
        "type": "register",
        "name": "VOPL_WIN3_DSP_INFO2",
        "offset": "0x0134",
        "size": "W",
        "reset": "0x00ef013f",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:28",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "WIN3_DSP_HEIGHT2",
            "bit_range": "27:16",
            "attr": "RW",
            "reset": "0x0ef",
            "description": "Win3 display window height2\nwin3_dsp_height0 = size -1"
          },
          {
            "name": "RESERVED",
            "bit_range": "15:12",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "WIN3_DSP_WIDTH2",
            "bit_range": "11:0",
            "attr": "RW",
            "reset": "0x13f",
            "description": "Win3 display window width2\nwin3_dsp_width = size -1"
          }
        ],
        "description": "Win3 display width2/height2 on panel"
      },
      {
        "type": "register",
        "name": "VOPL_WIN3_DSP_ST2",
        "offset": "0x0138",
        "size": "W",
        "reset": "0x000a000a",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:29",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "WIN3_DSP_YST2",
            "bit_range": "28:16",
            "attr": "RW",
            "reset": "0x000a",
            "description": "Win3 vertical start point(y) of the Panel scanning"
          },
          {
            "name": "RESERVED",
            "bit_range": "15:13",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "WIN3_DSP_XST2",
            "bit_range": "12:0",
            "attr": "RW",
            "reset": "0x000a",
            "description": "Win3 horizontal start point(x) of the Panel scanning"
          }
        ],
        "description": "Win3 display start point2 on panel"
      },
      {
        "type": "register",
        "name": "VOPL_WIN3_DST_ALPHA_CTRL",
        "offset": "0x013c",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:9",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "WIN3_DST_FACTOR_MODE",
            "bit_range": "8:6",
            "attr": "RW",
            "reset": "0x0",
            "description": "dst factor mode"
          },
          {
            "name": "WIN3_DST_FACTOR_RESERVED",
            "bit_range": "5:0",
            "attr": "RW",
            "reset": "0x00",
            "description": "reserved"
          }
        ],
        "description": "Win3 alpha destination control register"
      },
      {
        "type": "register",
        "name": "VOPL_WIN3_MST3",
        "offset": "0x0140",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "WIN3_MST3",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "Win3 frame buffer memory start address3\n*must be alianed to 8byte address"
          }
        ],
        "description": "Win3 memory start address3"
      },
      {
        "type": "register",
        "name": "VOPL_WIN3_DSP_INFO3",
        "offset": "0x0144",
        "size": "W",
        "reset": "0x00ef013f",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:28",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "WIN3_DSP_HEIGHT3",
            "bit_range": "27:16",
            "attr": "RW",
            "reset": "0x0ef",
            "description": "Win3 display window height3\nwin3_dsp_height0 = size -1"
          },
          {
            "name": "RESERVED",
            "bit_range": "15:12",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "WIN3_DSP_WIDTH3",
            "bit_range": "11:0",
            "attr": "RW",
            "reset": "0x13f",
            "description": "Win3 display window width3\nwin3_dsp_width = size -1"
          }
        ],
        "description": "Win3 display width3/height3 on panel"
      },
      {
        "type": "register",
        "name": "VOPL_WIN3_DSP_ST3",
        "offset": "0x0148",
        "size": "W",
        "reset": "0x000a000a",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:29",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "WIN3_DSP_YST3",
            "bit_range": "28:16",
            "attr": "RW",
            "reset": "0x000a",
            "description": "Win3 vertical start point(y) of the Panel scanning"
          },
          {
            "name": "RESERVED",
            "bit_range": "15:13",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "WIN3_DSP_XST3",
            "bit_range": "12:0",
            "attr": "RW",
            "reset": "0x000a",
            "description": "Win3 horizontal start point(x) of the Panel scanning"
          }
        ],
        "description": "Win3 display start point3 on panel"
      },
      {
        "type": "register",
        "name": "VOPL_WIN3_FADING_CTRL",
        "offset": "0 x014c",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:25",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "WIN3_FADING_EN",
            "bit_range": "24",
            "attr": "RW",
            "reset": "0x0",
            "description": "fadfing enable\n1'b0 : disable\n1'b1 : enable"
          },
          {
            "name": "WIN3_FADING_OFFSET_B",
            "bit_range": "23:16",
            "attr": "RW",
            "reset": "0x00",
            "description": "fading offset blue"
          },
          {
            "name": "WIN3_FADING_OFFSET_G",
            "bit_range": "15:8",
            "attr": "RW",
            "reset": "0x00",
            "description": "fading offset green"
          },
          {
            "name": "WIN3_FADING_OFFSET_R",
            "bit_range": "7:0",
            "attr": "RW",
            "reset": "0x00",
            "description": "fading offset red"
          }
        ],
        "description": "Win3 fading contrl register"
      },
      {
        "type": "register",
        "name": "VOPL_HWC_CTRL0",
        "offset": "0x0150",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:15",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "HWC_ENDIAN_SWAP",
            "bit_range": "14",
            "attr": "RW",
            "reset": "0x0",
            "description": "hwc 8pp palette data Big-endian/ Little-endian select\n1'b0 : Big-endian\n1'b1 : Little-endian"
          },
          {
            "name": "HWC_ALPHA_SWAP",
            "bit_range": "13",
            "attr": "RW",
            "reset": "0x0",
            "description": "hwc RGB alpha swap\n1'b0 : ARGB\n1'b1 : RGBA"
          },
          {
            "name": "HWC_RB_SWAP",
            "bit_range": "12",
            "attr": "RW",
            "reset": "0x0",
            "description": "hwc RGB Red and Blue swap\n1'b0 : RGB\n1'b1 : BGR"
          },
          {
            "name": "HWC_CSC_MODE",
            "bit_range": "11:10",
            "attr": "RW",
            "reset": "0x0",
            "description": "hwc RGB2YUV\nColor space conversion:\n2'b00: BT601_L\n2'b01: BT709_L\n2'b10: BT601_F\n2'b11: BT2020"
          },
          {
            "name": "RESERVED",
            "bit_range": "9",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "HWC_INTERLACE_READ",
            "bit_range": "8",
            "attr": "RW",
            "reset": "0x0",
            "description": "hwc interlace read mode\n1'b0 : disable\n1'b1 : enable"
          },
          {
            "name": "RESERVED",
            "bit_range": "7",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "HWC_SIZE",
            "bit_range": "6:5",
            "attr": "RW",
            "reset": "0x0",
            "description": "2'b00 : 32x32\n2'b01 : 64x64\n2'b10 : 96x96\n2'b11 : 128x128"
          },
          {
            "name": "HWC_MODE",
            "bit_range": "4",
            "attr": "RW",
            "reset": "0x0",
            "description": "hwc color mode\n1'b0 : normal color mode\n1'b1 : reversed color mode"
          },
          {
            "name": "HWC_DATA_FMT",
            "bit_range": "3:1",
            "attr": "RW",
            "reset": "0x0",
            "description": "3'b000 : ARGB888\n3'b001 : RGB888\n3'b010 : RGB565\n3'b100:  8bpp\n3'b101:  4bpp\n3'b110:  2bpp\n3'b111:  1bpp"
          },
          {
            "name": "HWC_EN",
            "bit_range": "0",
            "attr": "RW",
            "reset": "0x0",
            "description": "1'b0 : disable\n1'b1 : enable"
          }
        ],
        "description": "Hwc ctrl register0"
      },
      {
        "type": "register",
        "name": "VOPL_HWC_CTRL1",
        "offset": "0x0154",
        "size": "W",
        "reset": "0x00701d00",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:24",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "WIN_RID_HWC",
            "bit_range": "23:20",
            "attr": "RW",
            "reset": "0x7",
            "description": "axi read id of hwc channel"
          },
          {
            "name": "RESERVED",
            "bit_range": "19:17",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "HWC_LUT_EN",
            "bit_range": "16",
            "attr": "RW",
            "reset": "0x0",
            "description": "1'b0 : disable\n1'b1 : enable"
          },
          {
            "name": "HWC_Y_MIR_EN",
            "bit_range": "15",
            "attr": "RW",
            "reset": "0x0",
            "description": "1'b0 : no y_mirror\n1'b1 : y_mirror"
          },
          {
            "name": "HWC_NO_OUTSTANDING",
            "bit_range": "14",
            "attr": "RW",
            "reset": "0x0",
            "description": "hwc AXI master read outstanding\n1'b0 : enable\n1'b1 : disable"
          },
          {
            "name": "HWC_RGB2YUV_EN",
            "bit_range": "13",
            "attr": "RW",
            "reset": "0x0",
            "description": "1'b0 : enable\n1'b1 : disable"
          },
          {
            "name": "HWC_AXI_MAX_OUTSTANDING_NUM",
            "bit_range": "12:8",
            "attr": "RW",
            "reset": "0x1d",
            "description": "hwc axi bus max outstanding number"
          },
          {
            "name": "RESERVED",
            "bit_range": "7",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "HWC_AXI_GATHER_NUM",
            "bit_range": "6:4",
            "attr": "RW",
            "reset": "0x0",
            "description": "hwc axi gather transfer number"
          },
          {
            "name": "HWC_DMA_BURST_LENGTH",
            "bit_range": "3:2",
            "attr": "RW",
            "reset": "0x0",
            "description": "HWC DMA read Burst length\n2'b00 : burst16 (burst 15 in rgb888 pack mode)\n2'b01 : burst8 (burst 12 in rgb888 pack mode)\n2'b10 : burst4 (burst 6 in rgb888 pack mode)\n2'b11 : reserved"
          },
          {
            "name": "HWC_AXI_MAX_OUTSTANDING_EN",
            "bit_range": "1",
            "attr": "RW",
            "reset": "0x0",
            "description": "1'b0 : disable\n1'b1 : enable"
          },
          {
            "name": "HWC_AXI_GATHER_EN",
            "bit_range": "0",
            "attr": "RW",
            "reset": "0x0",
            "description": "1'b0 : disable\n1'b1 : enable"
          }
        ],
        "description": "Hwc ctrl register1"
      },
      {
        "type": "register",
        "name": "VOPL_HWC_MST",
        "offset": "0x0158",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "HWC_MST",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "HWC data memory start address"
          }
        ],
        "description": "Hwc memory start address"
      },
      {
        "type": "register",
        "name": "VOPL_HWC_DSP_ST",
        "offset": "0x015c",
        "size": "W",
        "reset": "0x000a000a",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:29",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "HWC_DSP_YST",
            "bit_range": "28:16",
            "attr": "RW",
            "reset": "0x000a",
            "description": "HWC vertical start point(y) of the Panel scanning"
          },
          {
            "name": "RESERVED",
            "bit_range": "15:13",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "HWC_DSP_XST",
            "bit_range": "12:0",
            "attr": "RW",
            "reset": "0x000a",
            "description": "HWC horizontal start point(x) of the Panel scanning"
          }
        ],
        "description": "Hwc display start point on panel"
      },
      {
        "type": "register",
        "name": "VOPL_HWC_SRC_ALPHA_CTRL",
        "offset": "0x0160",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "HWC_FADING_VALUE",
            "bit_range": "31:24",
            "attr": "RW",
            "reset": "0x00",
            "description": "fading value"
          },
          {
            "name": "HWC_SRC_GLOBAL_ALPHA",
            "bit_range": "23:16",
            "attr": "RW",
            "reset": "0x00",
            "description": "src global alpha"
          },
          {
            "name": "RESERVED",
            "bit_range": "15:9",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "HWC_SRC_FACTOR_MODE",
            "bit_range": "8:6",
            "attr": "RW",
            "reset": "0x0",
            "description": "src factor mode"
          },
          {
            "name": "HWC_SRC_ALPHA_CAL_MODE",
            "bit_range": "5",
            "attr": "RW",
            "reset": "0x0",
            "description": "src alpha calc mode"
          },
          {
            "name": "HWC_SRC_BLEND_MODE",
            "bit_range": "4:3",
            "attr": "RW",
            "reset": "0x0",
            "description": "src blend mode"
          },
          {
            "name": "HWC_SRC_ALPHA_MODE",
            "bit_range": "2",
            "attr": "RW",
            "reset": "0x0",
            "description": "src alpha mode"
          },
          {
            "name": "HWC_SRC_COLOR_MODE",
            "bit_range": "1",
            "attr": "RW",
            "reset": "0x0",
            "description": "src color mode"
          },
          {
            "name": "HWC_SRC_ALPHA_EN",
            "bit_range": "0",
            "attr": "RW",
            "reset": "0x0",
            "description": "src alpha enable"
          }
        ],
        "description": "Hwc alpha source control register"
      },
      {
        "type": "register",
        "name": "VOPL_HWC_DST_ALPHA_CTRL",
        "offset": "0x0164",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:9",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "HWC_DST_FACTOR_MODE",
            "bit_range": "8:6",
            "attr": "RW",
            "reset": "0x0",
            "description": "dst factor mode"
          },
          {
            "name": "HWC_DST_M0_RESERVED",
            "bit_range": "5:0",
            "attr": "RW",
            "reset": "0x00",
            "description": "reserved"
          }
        ],
        "description": "Hwc alpha destination control register"
      },
      {
        "type": "register",
        "name": "VOPL_HWC_FADING_CTRL",
        "offset": "0x0168",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:25",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "HWC_FADING_EN",
            "bit_range": "24",
            "attr": "RW",
            "reset": "0x0",
            "description": "1'b0 : disable\n1'b1 : enable"
          },
          {
            "name": "HWC_FADING_OFFSET_B",
            "bit_range": "23:16",
            "attr": "RW",
            "reset": "0x00",
            "description": "fading offset blue"
          },
          {
            "name": "HWC_FADING_OFFSET_G",
            "bit_range": "15:8",
            "attr": "RW",
            "reset": "0x00",
            "description": "fading offset green"
          },
          {
            "name": "HWC_FADING_OFFSET_R",
            "bit_range": "7:0",
            "attr": "RW",
            "reset": "0x00",
            "description": "fading offset red"
          }
        ],
        "description": "Hwc fading contrl register"
      },
      {
        "type": "register",
        "name": "VOPL_HWC_RESERVED1",
        "offset": "0x016c",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:0",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          }
        ],
        "description": "Hwc reserved"
      },
      {
        "type": "register",
        "name": "VOPL_POST_DSP_HACT_INFO",
        "offset": "0x0170",
        "size": "W",
        "reset": "0x000a014a",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:29",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "DSP_HACT_ST_POST",
            "bit_range": "28:16",
            "attr": "RW",
            "reset": "0x000a",
            "description": "Panel display scanning horizontal active start point"
          },
          {
            "name": "RESERVED",
            "bit_range": "15:13",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "DSP_HACT_END_POST",
            "bit_range": "12:0",
            "attr": "RW",
            "reset": "0x014a",
            "description": "Panel display scanning horizontal active end point"
          }
        ],
        "description": "Post scaler down horizontal start and end"
      },
      {
        "type": "register",
        "name": "VOPL_POST_DSP_VACT_INFO",
        "offset": "0x0174",
        "size": "W",
        "reset": "0x000a00fa",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:29",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "DSP_VACT_ST_POST",
            "bit_range": "28:16",
            "attr": "RW",
            "reset": "0x000a",
            "description": "Panel display scanning horizontal active start point"
          },
          {
            "name": "RESERVED",
            "bit_range": "15:13",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "DSP_VACT_END_POST",
            "bit_range": "12:0",
            "attr": "RW",
            "reset": "0x00fa",
            "description": "Panel display scanning horizontal active end point"
          }
        ],
        "description": "Panel active horizontal scanning start point and end point"
      },
      {
        "type": "register",
        "name": "VOPL_POST_SCL_FACTOR_YRGB",
        "offset": "0x0178",
        "size": "W",
        "reset": "0x10001000",
        "bit_ranges": [
          {
            "name": "POST_VS_FACTOR_YRGB",
            "bit_range": "31:16",
            "attr": "RW",
            "reset": "0x1000",
            "description": "post YRGB vertical scaling factor:\nfactor=((src_height[31:16])\n/(dst_height[31:16]))*2^12"
          },
          {
            "name": "POST_HS_FACTOR_YRGB",
            "bit_range": "15:0",
            "attr": "RW",
            "reset": "0x1000",
            "description": "Post YRGB horizontal scaling factor:\nfactor=((src_width[15:0])\n/(dst_width[15:0]))*2^12"
          }
        ],
        "description": "Post yrgb scaling factor"
      },
      {
        "type": "register",
        "name": "VOPL_POST_RESERVED",
        "offset": "0x017c",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:3",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "FIELD0000 ABSTRACT",
            "bit_range": "2",
            "attr": "RW",
            "reset": "0x0",
            "description": "Field0000 Description"
          },
          {
            "name": "RESERVED",
            "bit_range": "1:0",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          }
        ],
        "description": "Post reserved"
      },
      {
        "type": "register",
        "name": "VOPL_POST_SCL_CTRL",
        "offset": "0x0180",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:2",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "POST_VER_SD_EN",
            "bit_range": "1",
            "attr": "RW",
            "reset": "0x0",
            "description": "1'b0 : post ver scl down disable\n1'b1 : post ver scl down enable"
          },
          {
            "name": "POST_HOR_SD_EN",
            "bit_range": "0",
            "attr": "RW",
            "reset": "0x0",
            "description": "1'b0 : post hor scl down disable\n1'b1 : post hor scl down enable"
          }
        ],
        "description": "Post scaling start point offset"
      },
      {
        "type": "register",
        "name": "VOPL_POST_DSP_VACT_INFO_F1",
        "offset": "0x0184",
        "size": "W",
        "reset": "0x000a00fa",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:29",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "DSP_VACT_ST_POST",
            "bit_range": "28:16",
            "attr": "RW",
            "reset": "0x000a",
            "description": "Panel display scanning horizontal active start point"
          },
          {
            "name": "RESERVED",
            "bit_range": "15:13",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "DSP_VACT_END_POST",
            "bit_range": "12:0",
            "attr": "RW",
            "reset": "0x00fa",
            "description": "Panel display scanning horizontal active end point"
          }
        ],
        "description": "Panel active horizontal scanning start point and end point F1"
      },
      {
        "type": "register",
        "name": "VOPL_DSP_HTOTAL_HS_END",
        "offset": "0x0188",
        "size": "W",
        "reset": "0x014a000a",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:29",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "DSP_HTOTAL",
            "bit_range": "28:16",
            "attr": "RW",
            "reset": "0x014a",
            "description": "Panel display scanning horizontal period"
          },
          {
            "name": "RESERVED",
            "bit_range": "15:13",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "DSP_HS_END",
            "bit_range": "12:0",
            "attr": "RW",
            "reset": "0x000a",
            "description": "Panel display scanning hsync pulse width"
          }
        ],
        "description": "Panel scanning horizontal width and hsync pulse end point"
      },
      {
        "type": "register",
        "name": "VOPL_DSP_HACT_ST_END",
        "offset": "0x018c",
        "size": "W",
        "reset": "0x000a014a",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:29",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "DSP_HACT_ST",
            "bit_range": "28:16",
            "attr": "RW",
            "reset": "0x000a",
            "description": "Panel display scanning horizontal active start point"
          },
          {
            "name": "RESERVED",
            "bit_range": "15:13",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "DSP_HACT_END",
            "bit_range": "12:0",
            "attr": "RW",
            "reset": "0x014a",
            "description": "Panel display scanning horizontal active end point"
          }
        ],
        "description": "Panel active horizontal scanning start point and end point"
      },
      {
        "type": "register",
        "name": "VOPL_DSP_VTOTAL_VS_END",
        "offset": "0x0190",
        "size": "W",
        "reset": "0x00fa000a",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:29",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "DSP_VTOTAL",
            "bit_range": "28:16",
            "attr": "RW",
            "reset": "0x00fa",
            "description": "Panel display scanning vertical period."
          },
          {
            "name": "SW_DSP_VTOTAL_IMD",
            "bit_range": "15",
            "attr": "RW",
            "reset": "0x0",
            "description": "dsp vtotal number valid immediately enable.\n1'b0 : valid after frame start\n1'b1 : valid immediately"
          },
          {
            "name": "RESERVED",
            "bit_range": "14:13",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "DSP_VS_END",
            "bit_range": "12:0",
            "attr": "RW",
            "reset": "0x000a",
            "description": "Panel display scanning vsync pulse width"
          }
        ],
        "description": "Panel scanning vertical height and vsync pulse end point"
      },
      {
        "type": "register",
        "name": "VOPL_DSP_VACT_ST_END",
        "offset": "0x0194",
        "size": "W",
        "reset": "0x000a00fa",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:29",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "DSP_VACT_ST",
            "bit_range": "28:16",
            "attr": "RW",
            "reset": "0x000a",
            "description": "Panel display scanning vertical active start point"
          },
          {
            "name": "RESERVED",
            "bit_range": "15:13",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "DSP_VACT_END",
            "bit_range": "12:0",
            "attr": "RW",
            "reset": "0x00fa",
            "description": "Panel display scanning vertical active end point"
          }
        ],
        "description": "Panel active vertical scanning start point and end point"
      },
      {
        "type": "register",
        "name": "VOPL_DSP_VS_ST_END_F1",
        "offset": "0 x0198",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:29",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "DSP_VS_ST_F1",
            "bit_range": "28:16",
            "attr": "RW",
            "reset": "0x0000",
            "description": "Panel display scanning vertical vsync start point of 2nd field\n(interlace display mode)"
          },
          {
            "name": "RESERVED",
            "bit_range": "15:13",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "DSP_VS_END_F1",
            "bit_range": "12:0",
            "attr": "RW",
            "reset": "0x0000",
            "description": "Panel display scanning vertical vsync end point of 2nd\nfield(interlace display mode)"
          }
        ],
        "description": "Vertical scanning start point and vsync pulse end point of even filed in interlace mode"
      },
      {
        "type": "register",
        "name": "VOPL_DSP_VACT_ST_END_F1",
        "offset": "0x019c",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:29",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "DSP_VACT_ST_F1",
            "bit_range": "28:16",
            "attr": "RW",
            "reset": "0x0000",
            "description": "Panel display scanning vertical active start point of 2nd field\n(interlace display mode)"
          },
          {
            "name": "RESERVED",
            "bit_range": "15:13",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "DSP_VACT_END_F1",
            "bit_range": "12:0",
            "attr": "RW",
            "reset": "0x0000",
            "description": "Panel display scanning vertical active end point of 2nd field\n(interlace display mode)"
          }
        ],
        "description": "Vertical scanning active start point and end point of even filed in interlace mode"
      },
      {
        "type": "register",
        "name": "VOPL_PWM_CTRL",
        "offset": "0x01a0",
        "size": "W",
        "reset": "0x0000200a",
        "bit_ranges": [
          {
            "name": "RPT",
            "bit_range": "31:24",
            "attr": "RW",
            "reset": "0x00",
            "description": "Repeat Counter\nThis field defines the repeated effective periods of output waveform\nin one-shot mode. The value N means N+1 repeated effective\nperiods."
          },
          {
            "name": "SCALE",
            "bit_range": "23:16",
            "attr": "RW",
            "reset": "0x00",
            "description": "Scale Factor\nThis fields defines the scale factor applied to prescaled clock. The\nvalue N means the clock is divided by 2*N. If N is 0, it means that\nthe clock is divided by 512(2*256)."
          },
          {
            "name": "RESERVED",
            "bit_range": "15",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "PRESCALE",
            "bit_range": "14:12",
            "attr": "RW",
            "reset": "0x2",
            "description": "Prescale Factor\nThis field defines the prescale factor applied to input clock. The\nvalue N means that the input clock is divided by 2^N."
          },
          {
            "name": "RESERVED",
            "bit_range": "11:10",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "CLK_SEL",
            "bit_range": "9",
            "attr": "RW",
            "reset": "0x0",
            "description": "Clock Source Select\n1'b0: non-scaled clock is selected as PWM clock source. It means\nthat the prescale clock is directly used as the PWM clock source\n1'b1: scaled clock is selected as PWM clock source"
          },
          {
            "name": "LP_EN",
            "bit_range": "8",
            "attr": "RW",
            "reset": "0x0",
            "description": "Low Power Mode Enable\n1'b0: disabled\n1'b1: enabled\nWhen PWM channel is inactive state and Low Power Mode is\nenabled, the path to PWM Clock prescale module is blocked to\nreduce power consumption."
          },
          {
            "name": "RESERVED",
            "bit_range": "7:6",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "OUTPUT_MODE",
            "bit_range": "5",
            "attr": "RW",
            "reset": "0x0",
            "description": "PWM Output mode\n1'b0: left aligned mode\n1'b1: center aligned mode"
          },
          {
            "name": "INACTIVE_POL",
            "bit_range": "4",
            "attr": "RW",
            "reset": "0x0",
            "description": "Inactive State Output Polarity\nThis defines the output waveform polarity when PWM channel is in\ninactive state. The inactive state means that PWM finishes the\ncomplete waveform in one-shot mode or PWM channel is disabled.\n1'b0: negative\n1'b1: positive"
          },
          {
            "name": "DUTY_POL",
            "bit_range": "3",
            "attr": "RW",
            "reset": "0x1",
            "description": "Duty Cycle Output Polarity\nThis defines the polarity for duty cycle. PWM starts the output\nwaveform with duty cycle.\n1'b0: negative\n1'b1: positive"
          },
          {
            "name": "PWM_MODE",
            "bit_range": "2:1",
            "attr": "RW",
            "reset": "0x1",
            "description": "PWM Operation Mode\n2'b00: One shot mode.  PWM produces the waveform within the\nrepeated times defined by PWMx_CTRL_rpt .\n2'b01: Continuous mode. PWM produces the waveform\ncontinuously\n2'b10: Capture mode. PWM measures the cycles of high/low\npolarity of input waveform.\n2'b11: reserved"
          },
          {
            "name": "PWM_EN",
            "bit_range": "0",
            "attr": "RW",
            "reset": "0x0",
            "description": "PWM channel enable\n1'b0: disabled\n1'b1: enabled. If the PWM is worked the one-shot mode, this bit will\nbe cleared at the  end of operation"
          }
        ],
        "description": "PWM Control Register"
      },
      {
        "type": "register",
        "name": "VOPL_PWM_PERIOD_HPR",
        "offset": "0x01a4",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "PWM_PERIOD",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "Output Waveform Period/Input Waveform High Polarity Cycle\nIf PWM is operated at the continuous mode or one-shot mode, this\nvalue defines the period of the output waveform. Note that, if the\nPWM is operated at the center-aligned mode, the period should be\nan even one, and therefore only the bit [31:1] is taken into account\nand bit [0] always considered as 0.\nIf PWM is operated at the capture mode, this value indicates the\neffective high polarity cycles of input waveform. This value is based\non the PWM clock.\nThe value ranges from 0 to (2^32-1)."
          }
        ],
        "description": "PWM Period Register/High Polarity Capture Register"
      },
      {
        "type": "register",
        "name": "VOPL_PWM_DUTY_LPR",
        "offset": "0x01a8",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "PWM_DUTY",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "Output Waveform Duty Cycle/Input Waveform Low Polarity Cycle\nIf PWM is operated at the continuous mode or one-shot mode, this\nvalue defines the duty cycle of the output waveform. The PWM\nstarts the output waveform with duty cycle. Note that, if the PWM is\noperated at the center-aligned mode, the period should be an even\none, and therefore only the [31:1] is taken into account.\nIf PWM is operated at the capture mode, this value indicates the\neffective low polarity cycles of input waveform.\nThis value is based on the PWM clock. The value ranges from 0 to\n(2^32-1)."
          }
        ],
        "description": "PWM Duty Register/Low Polarity Capture Register"
      },
      {
        "type": "register",
        "name": "VOPL_PWM_CNT",
        "offset": "0x01ac",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "PWM_CNT",
            "bit_range": "31:0",
            "attr": "RO",
            "reset": "0x00000000",
            "description": "Timer Counter\nThe 32-bit indicates current value of PWM Channel 0 counter. The\ncounter runs at the rate of PWM clock.\nThe value ranges from 0 to (2^32-1)."
          }
        ],
        "description": "PWM Counter Register"
      },
      {
        "type": "register",
        "name": "VOPL_BCSH_COLOR_BAR",
        "offset": "0x01b0",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "COLOR_BAR_V",
            "bit_range": "31:24",
            "attr": "RW",
            "reset": "0x00",
            "description": "v color value"
          },
          {
            "name": "COLOR_BAR_U",
            "bit_range": "23:16",
            "attr": "RW",
            "reset": "0x00",
            "description": "u color value"
          },
          {
            "name": "COLOR_BAR_Y",
            "bit_range": "15:8",
            "attr": "RW",
            "reset": "0x00",
            "description": "y color value"
          },
          {
            "name": "RESERVED",
            "bit_range": "7:1",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "BCSH_EN",
            "bit_range": "0",
            "attr": "RW",
            "reset": "0x0",
            "description": "1'b0 : bcsh bypass\n1'b1 : bcsh enable"
          }
        ],
        "description": "Color bar config register"
      },
      {
        "type": "register",
        "name": "VOPL_BCSH_BCS",
        "offset": "0x01b4",
        "size": "W",
        "reset": "0xd0010000",
        "bit_ranges": [
          {
            "name": "OUT_MODE",
            "bit_range": "31:30",
            "attr": "RW",
            "reset": "0x3",
            "description": "video out mode config register\n2'b00 : black\n2'b01 : blue\n2'b10 : color bar\n2'b11 : normal video"
          },
          {
            "name": "SAT_CON",
            "bit_range": "29:20",
            "attr": "RW",
            "reset": "0x100",
            "description": "Saturation*Contrast*256 : 0,1.992*1.992"
          },
          {
            "name": "RESERVED",
            "bit_range": "19:17",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "CONTRAST",
            "bit_range": "16:8",
            "attr": "RW",
            "reset": "0x100",
            "description": "Contrast*256 : 0,1.992"
          },
          {
            "name": "BRIGHTNESS",
            "bit_range": "7:0",
            "attr": "RW",
            "reset": "0x00",
            "description": "Brightness : -32,31"
          }
        ],
        "description": "Brightness contrast saturation*contrast config register"
      },
      {
        "type": "register",
        "name": "VOPL_BCSH_H",
        "offset": "0x01b8",
        "size": "W",
        "reset": "0x01000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:25",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "COS_HUE",
            "bit_range": "24:16",
            "attr": "RW",
            "reset": "0x100",
            "description": "cos hue value"
          },
          {
            "name": "RESERVED",
            "bit_range": "15:9",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "SIN_HUE",
            "bit_range": "8:0",
            "attr": "RW",
            "reset": "0x000",
            "description": "sin hue value"
          }
        ],
        "description": "Sin hue and cos hue config register"
      },
      {
        "type": "register",
        "name": "VOPL_BCSH_CTRL",
        "offset": "0x01bc",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:7",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "BCSH_R2Y_CSC_MODE",
            "bit_range": "6",
            "attr": "RW",
            "reset": "0x0",
            "description": "Color space conversion:\n1'b0: BT601\n1'b1: BT709"
          },
          {
            "name": "RESERVED",
            "bit_range": "5",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "BCSH_R2Y_EN",
            "bit_range": "4",
            "attr": "RW",
            "reset": "0x0",
            "description": "1'b0:bypass\n1'b1:enable"
          },
          {
            "name": "BCSH_Y2R_CSC_MODE",
            "bit_range": "3:2",
            "attr": "RW",
            "reset": "0x0",
            "description": "Color space conversion(YUV2RGB):\n2'b00/01 : mpeg\n2'b10    : jpeg\n2'b11    : hd"
          },
          {
            "name": "RESERVED",
            "bit_range": "1",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "BCSH_Y2R_EN",
            "bit_range": "0",
            "attr": "RW",
            "reset": "0x0",
            "description": "1'b0:bypass\n1'b1:enable"
          }
        ],
        "description": "BCSH contrl register"
      },
      {
        "type": "register",
        "name": "VOPL_CABC_CTRL0",
        "offset": "0x01c0",
        "size": "W",
        "reset": "0x00ed8000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:27",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "CABC_CALC_PIXEL_NUM",
            "bit_range": "26:4",
            "attr": "RW",
            "reset": "0x0ed800",
            "description": "cabc calc pixel numbers = x % * cabc_total_num"
          },
          {
            "name": "PWM_CONFIG_MODE",
            "bit_range": "3:2",
            "attr": "RW",
            "reset": "0x0",
            "description": "2'b00 : last frame pwm value\n2'b01 : cur frame pwm value\n2'b1x : stage by stage"
          },
          {
            "name": "CABC_HANDLE_EN",
            "bit_range": "1",
            "attr": "RW",
            "reset": "0x0",
            "description": "cabc control pwm"
          },
          {
            "name": "CABC_EN",
            "bit_range": "0",
            "attr": "RW",
            "reset": "0x0",
            "description": "1'b0 : cabc disable\n1'b1 : cabc enable"
          }
        ],
        "description": "Content Adaptive Backlight Control register0"
      },
      {
        "type": "register",
        "name": "VOPL_CABC_CTRL1",
        "offset": "0x01c4",
        "size": "W",
        "reset": "0x00fa0000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:27",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "CABC_TOTAL_NUM",
            "bit_range": "26:4",
            "attr": "RW",
            "reset": "0x0fa000",
            "description": "cabc totala numbers = h_vd * v_vd"
          },
          {
            "name": "RESERVED",
            "bit_range": "3:1",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "CABC_LUT_EN",
            "bit_range": "0",
            "attr": "RW",
            "reset": "0x0",
            "description": "cabc pwm lut enable"
          }
        ],
        "description": "Content Adaptive Backlight Control register1"
      },
      {
        "type": "register",
        "name": "VOPL_CABC_CTRL2",
        "offset": "0x01c8",
        "size": "W",
        "reset": "0x000110f0",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:20",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "CABC_STAGE_UP_MODE",
            "bit_range": "19",
            "attr": "RW",
            "reset": "0x0",
            "description": "1'b0: mul mode\n1'b1: add mode"
          },
          {
            "name": "RESERVED",
            "bit_range": "18:17",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "CABC_STAGE_UP",
            "bit_range": "16:8",
            "attr": "RW",
            "reset": "0x110",
            "description": "when mul mode ,scale stage up (1~1.5 * 256).\nwhen add mode ,scale stage up (0x00~0xff)."
          },
          {
            "name": "CABC_STAGE_DOWN",
            "bit_range": "7:0",
            "attr": "RW",
            "reset": "0xf0",
            "description": "when mul mode ,scale stage down (0.667~1 * 256).\nwhen add mode ,scale stage down (0x00~0xff)."
          }
        ],
        "description": "Content Adaptive Backlight Control register2"
      },
      {
        "type": "register",
        "name": "VOPL_CABC_CTRL3",
        "offset": "0x01cc",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:9",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "CABC_GLOBAL_DN_LIMIT_EN",
            "bit_range": "8",
            "attr": "RW",
            "reset": "0x0",
            "description": "cabc global scale down limit enable."
          },
          {
            "name": "CABC_GLOBAL_DN",
            "bit_range": "7:0",
            "attr": "RW",
            "reset": "0x00",
            "description": "cabc global scale down value."
          }
        ],
        "description": "Content Adaptive Backlight Control register3"
      },
      {
        "type": "register",
        "name": "VOPL_CABC_GAUSS_LINE0_0",
        "offset": "0x01d0",
        "size": "W",
        "reset": "0x15110903",
        "bit_ranges": [
          {
            "name": "T_LINE0_3",
            "bit_range": "31:24",
            "attr": "RW",
            "reset": "0x15",
            "description": "gauss parameter t_line0_3"
          },
          {
            "name": "T_LINE0_2",
            "bit_range": "23:16",
            "attr": "RW",
            "reset": "0x11",
            "description": "gauss parameter t_line0_2"
          },
          {
            "name": "T_LINE0_1",
            "bit_range": "15:8",
            "attr": "RW",
            "reset": "0x09",
            "description": "gauss parameter t_line0_1"
          },
          {
            "name": "T_LINE0_0",
            "bit_range": "7:0",
            "attr": "RW",
            "reset": "0x03",
            "description": "gauss parameter t_line0_0"
          }
        ],
        "description": "CABC gauss line config register00"
      },
      {
        "type": "register",
        "name": "VOPL_CABC_GAUSS_LINE0_1",
        "offset": "0x01d4",
        "size": "W",
        "reset": "0x00030911",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:24",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "T_LINE0_6",
            "bit_range": "23:16",
            "attr": "RW",
            "reset": "0x03",
            "description": "gauss parameter t_line0_6"
          },
          {
            "name": "T_LINE0_5",
            "bit_range": "15:8",
            "attr": "RW",
            "reset": "0x09",
            "description": "gauss parameter t_line0_5"
          },
          {
            "name": "T_LINE0_4",
            "bit_range": "7:0",
            "attr": "RW",
            "reset": "0x11",
            "description": "gauss parameter t_line0_4"
          }
        ],
        "description": "CABC gauss line config register01"
      },
      {
        "type": "register",
        "name": "VOPL_CABC_GAUSS_LINE1_0",
        "offset": "0x01d8",
        "size": "W",
        "reset": "0x1a150b04",
        "bit_ranges": [
          {
            "name": "T_LINE1_3",
            "bit_range": "31:24",
            "attr": "RW",
            "reset": "0x1a",
            "description": "gauss parameter t_line1_3"
          },
          {
            "name": "T_LINE1_2",
            "bit_range": "23:16",
            "attr": "RW",
            "reset": "0x15",
            "description": "gauss parameter t_line1_2"
          },
          {
            "name": "T_LINE1_1",
            "bit_range": "15:8",
            "attr": "RW",
            "reset": "0x0b",
            "description": "gauss parameter t_line1_1"
          },
          {
            "name": "T_LINE1_0",
            "bit_range": "7:0",
            "attr": "RW",
            "reset": "0x04",
            "description": "gauss parameter t_line1_0"
          }
        ],
        "description": "CABC gauss line config register10"
      },
      {
        "type": "register",
        "name": "VOPL_CABC_GAUSS_LINE1_1",
        "offset": "0x01dc",
        "size": "W",
        "reset": "0x00040b15",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:24",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "T_LINE1_6",
            "bit_range": "23:16",
            "attr": "RW",
            "reset": "0x04",
            "description": "gauss parameter t_line1_6"
          },
          {
            "name": "T_LINE1_5",
            "bit_range": "15:8",
            "attr": "RW",
            "reset": "0x0b",
            "description": "gauss parameter t_line1_5"
          },
          {
            "name": "T_LINE1_4",
            "bit_range": "7:0",
            "attr": "RW",
            "reset": "0x15",
            "description": "gauss parameter t_line1_4"
          }
        ],
        "description": "CABC gauss line config register11"
      },
      {
        "type": "register",
        "name": "VOPL_CABC_GAUSS_LINE2_0",
        "offset": "0x01e0",
        "size": "W",
        "reset": "0x15110903",
        "bit_ranges": [
          {
            "name": "T_LINE2_3",
            "bit_range": "31:24",
            "attr": "RW",
            "reset": "0x15",
            "description": "gauss parameter t_line2_3"
          },
          {
            "name": "T_LINE2_2",
            "bit_range": "23:16",
            "attr": "RW",
            "reset": "0x11",
            "description": "gauss parameter t_line2_2"
          },
          {
            "name": "T_LINE2_1",
            "bit_range": "15:8",
            "attr": "RW",
            "reset": "0x09",
            "description": "gauss parameter t_line2_1"
          },
          {
            "name": "T_LINE2_0",
            "bit_range": "7:0",
            "attr": "RW",
            "reset": "0x03",
            "description": "gauss parameter t_line2_0"
          }
        ],
        "description": "CABC gauss line config register20"
      },
      {
        "type": "register",
        "name": "VOPL_CABC_GAUSS_LINE2_1",
        "offset": "0x01e4",
        "size": "W",
        "reset": "0x00030911",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:24",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "T_LINE2_6",
            "bit_range": "23:16",
            "attr": "RW",
            "reset": "0x03",
            "description": "gauss parameter t_line2_6"
          },
          {
            "name": "T_LINE2_5",
            "bit_range": "15:8",
            "attr": "RW",
            "reset": "0x09",
            "description": "gauss parameter t_line2_5"
          },
          {
            "name": "T_LINE2_4",
            "bit_range": "7:0",
            "attr": "RW",
            "reset": "0x11",
            "description": "gauss parameter t_line2_4"
          }
        ],
        "description": "CABC gauss line config register21"
      },
      {
        "type": "register",
        "name": "VOPL_FRC_LOWER01_0",
        "offset": "0x01e8",
        "size": "W",
        "reset": "0x12844821",
        "bit_ranges": [
          {
            "name": "LOWER01_FRM1",
            "bit_range": "31:16",
            "attr": "RW",
            "reset": "0x1284",
            "description": "frc parameter lowerbit = 2'b01,frm1"
          },
          {
            "name": "LOWER01_FRM0",
            "bit_range": "15:0",
            "attr": "RW",
            "reset": "0x4821",
            "description": "frc parameter lowerbit = 2'b01,frm0"
          }
        ],
        "description": "FRC lookup table config register010"
      },
      {
        "type": "register",
        "name": "VOPL_FRC_LOWER01_1",
        "offset": "0x01ec",
        "size": "W",
        "reset": "0x21488412",
        "bit_ranges": [
          {
            "name": "LOWER01_FRM3",
            "bit_range": "31:16",
            "attr": "RW",
            "reset": "0x2148",
            "description": "frc parameter lowerbit = 2'b01,frm3"
          },
          {
            "name": "LOWER01_FRM2",
            "bit_range": "15:0",
            "attr": "RW",
            "reset": "0x8412",
            "description": "frc parameter lowerbit = 2'b01,frm2"
          }
        ],
        "description": "FRC lookup table config register011"
      },
      {
        "type": "register",
        "name": "VOPL_FRC_LOWER10_0",
        "offset": "0x01f0",
        "size": "W",
        "reset": "0xa55a9696",
        "bit_ranges": [
          {
            "name": "LOWER10_FRM1",
            "bit_range": "31:16",
            "attr": "RW",
            "reset": "0xa55a",
            "description": "frc parameter lowerbit = 2'b10,frm1"
          },
          {
            "name": "LOWER10_FRM0",
            "bit_range": "15:0",
            "attr": "RW",
            "reset": "0x9696",
            "description": "frc parameter lowerbit = 2'b10,frm0"
          }
        ],
        "description": "FRC lookup table config register100"
      },
      {
        "type": "register",
        "name": "VOPL_FRC_LOWER10_1",
        "offset": "0x01f4",
        "size": "W",
        "reset": "0x5aa56969",
        "bit_ranges": [
          {
            "name": "LOWER10_FRM3",
            "bit_range": "31:16",
            "attr": "RW",
            "reset": "0x5aa5",
            "description": "frc parameter lowerbit = 2'b10,frm3"
          },
          {
            "name": "LOWER10_FRM2",
            "bit_range": "15:0",
            "attr": "RW",
            "reset": "0x6969",
            "description": "frc parameter lowerbit = 2'b10,frm2"
          }
        ],
        "description": "FRC lookup table config register101"
      },
      {
        "type": "register",
        "name": "VOPL_FRC_LOWER11_0",
        "offset": "0x01f8",
        "size": "W",
        "reset": "0xdeb77bed",
        "bit_ranges": [
          {
            "name": "LOWER11_FRM1",
            "bit_range": "31:16",
            "attr": "RW",
            "reset": "0xdeb7",
            "description": "frc parameter lowerbit = 2'b11,frm1"
          },
          {
            "name": "LOWER11_FRM0",
            "bit_range": "15:0",
            "attr": "RW",
            "reset": "0x7bed",
            "description": "frc parameter lowerbit = 2'b11,frm0"
          }
        ],
        "description": "FRC lookup table config register110"
      },
      {
        "type": "register",
        "name": "VOPL_FRC_LOWER11_1",
        "offset": "0x01fc",
        "size": "W",
        "reset": "0xed7bb7de",
        "bit_ranges": [
          {
            "name": "LOWER11_FRM3",
            "bit_range": "31:16",
            "attr": "RW",
            "reset": "0xed7b",
            "description": "frc parameter lowerbit = 2'b11,frm3"
          },
          {
            "name": "LOWER11_FRM2",
            "bit_range": "15:0",
            "attr": "RW",
            "reset": "0xb7de",
            "description": "frc parameter lowerbit = 2'b11,frm2"
          }
        ],
        "description": "FRC lookup table config register111"
      },
      {
        "type": "register",
        "name": "VOPL_INTR_EN0",
        "offset": "0x0280",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "WRITE_MASK",
            "bit_range": "31:16",
            "attr": "RW",
            "reset": "0x0000",
            "description": "When every bit HIGH, enable the writing corresponding bit\nWhen every bit LOW, don't care the writing corresponding bit"
          },
          {
            "name": "INTR_EN_DMA_FINISH",
            "bit_range": "15",
            "attr": "RW",
            "reset": "0x0",
            "description": "1'b0: disable\n1'b1: enable"
          },
          {
            "name": "INTR_EN_MMU",
            "bit_range": "14",
            "attr": "RW",
            "reset": "0x0",
            "description": "1'b0: disable\n1'b1: enable"
          },
          {
            "name": "INTR_EN_DSP_HOLD_VALID",
            "bit_range": "13",
            "attr": "RW",
            "reset": "0x0",
            "description": "display hold valid interrupt enable\n1'b0: disable\n1'b1: enable"
          },
          {
            "name": "INTR_EN_FS_FIELD",
            "bit_range": "12",
            "attr": "RW",
            "reset": "0x0",
            "description": "field interrupt enable\n1'b0: disable\n1'b1: enable"
          },
          {
            "name": "INTR_EN_POST_BUF_EMPTY",
            "bit_range": "11",
            "attr": "RW",
            "reset": "0x0",
            "description": "post buffer empty interrupt enable\n1'b0: disable\n1'b1: enable"
          },
          {
            "name": "INTR_EN_HWC_EMPTY",
            "bit_range": "10",
            "attr": "RW",
            "reset": "0x0",
            "description": "hwc data empty interrupt enable\n1'b0: disable\n1'b1: enable"
          },
          {
            "name": "INTR_EN_WIN3_EMPTY",
            "bit_range": "9",
            "attr": "RW",
            "reset": "0x0",
            "description": "win3 data empty interrupt enable\n1'b0: disable\n1'b1: enable"
          },
          {
            "name": "INTR_EN_WIN2_EMPTY",
            "bit_range": "8",
            "attr": "RW",
            "reset": "0x0",
            "description": "win2 data empty interrupt enable\n1'b0: disable\n1'b1: enable"
          },
          {
            "name": "INTR_EN_WIN1_EMPTY",
            "bit_range": "7",
            "attr": "RW",
            "reset": "0x0",
            "description": "win1 data empty interrupt enable\n1'b0: disable\n1'b1: enable"
          },
          {
            "name": "INTR_EN_WIN0_EMPTY",
            "bit_range": "6",
            "attr": "RW",
            "reset": "0x0",
            "description": "win0 data empty interrupt enable\n1'b0: disable\n1'b1: enable"
          },
          {
            "name": "INTR_EN_BUS_ERROR",
            "bit_range": "5",
            "attr": "RW",
            "reset": "0x0",
            "description": "Bus error Interrupt enable\n1'b0: disable\n1'b1: enable"
          },
          {
            "name": "INTR_EN_LINE_FLAG1",
            "bit_range": "4",
            "attr": "RW",
            "reset": "0x0",
            "description": "Line flag 1 Interrupt enable\n1'b0: disable\n1'b1: enable"
          },
          {
            "name": "INTR_EN_LINE_FLAG0",
            "bit_range": "3",
            "attr": "RW",
            "reset": "0x0",
            "description": "Line flag 0 Interrupt enable\n1'b0: disable\n1'b1: enable"
          },
          {
            "name": "INTR_EN_ADDR_SAME",
            "bit_range": "2",
            "attr": "RW",
            "reset": "0x0",
            "description": "memory start addr same interruption enable\n1'b0: disable\n1'b1: enable"
          },
          {
            "name": "INTR_EN_FS_NEW",
            "bit_range": "1",
            "attr": "RW",
            "reset": "0x0",
            "description": "Frame new start interrupt enable\n1'b0: disable\n1'b1: enable"
          },
          {
            "name": "INTR_EN_FS",
            "bit_range": "0",
            "attr": "RW",
            "reset": "0x0",
            "description": "Frame start interrupt enable\n1'b0: disable\n1'b1: enable"
          }
        ],
        "description": "Interrupt enable register"
      },
      {
        "type": "register",
        "name": "VOPL_INTR_CLEAR0",
        "offset": "0x0284",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "WRITE_MASK",
            "bit_range": "31:16",
            "attr": "RW",
            "reset": "0x0000",
            "description": "When every bit HIGH, enable the writing corresponding bit\nWhen every bit LOW, don't care the writing corresponding bit"
          },
          {
            "name": "INT_CLR_DMA_FINISH",
            "bit_range": "15",
            "attr": "RW",
            "reset": "0x0",
            "description": "dma finish interrupt clear(Auto clear)"
          },
          {
            "name": "INT_CLR_MMU",
            "bit_range": "14",
            "attr": "RW",
            "reset": "0x0",
            "description": "mmu interrupt clear(Auto clear)"
          },
          {
            "name": "INT_CLR_DSP_HOLD_VALID",
            "bit_range": "13",
            "attr": "W1C",
            "reset": "0x0",
            "description": "display hold valid interrupt clear(Auto clear)"
          },
          {
            "name": "INT_CLR_FS_FIELD",
            "bit_range": "12",
            "attr": "W1C",
            "reset": "0x0",
            "description": "field start interrupt clear(Auto clear)\nField start interrupt clear (Auto clear)"
          },
          {
            "name": "INT_CLR_POST_BUF_EMPTY",
            "bit_range": "11",
            "attr": "W1C",
            "reset": "0x0",
            "description": "post buffer empty interrupt clear(Auto clear)"
          },
          {
            "name": "INT_CLR_HWC_EMPTY",
            "bit_range": "10",
            "attr": "W1C",
            "reset": "0x0",
            "description": "hwc data empty interrupt clear(Auto clear)"
          },
          {
            "name": "INT_CLR_WIN3_EMPTY",
            "bit_range": "9",
            "attr": "W1C",
            "reset": "0x0",
            "description": "win3 data empty interrupt clear(Auto clear)"
          },
          {
            "name": "INT_CLR_WIN2_EMPTY",
            "bit_range": "8",
            "attr": "W1C",
            "reset": "0x0",
            "description": "win2 data empty interrupt clear(Auto clear)"
          },
          {
            "name": "INT_CLR_WIN1_EMPTY",
            "bit_range": "7",
            "attr": "W1C",
            "reset": "0x0",
            "description": "win1 data empty interrupt clear(Auto clear)"
          },
          {
            "name": "INT_CLR_WIN0_EMPTY",
            "bit_range": "6",
            "attr": "W1C",
            "reset": "0x0",
            "description": "win0 data empty interrupt clear(Auto clear)"
          },
          {
            "name": "INT_CLR_BUS_ERROR",
            "bit_range": "5",
            "attr": "W1C",
            "reset": "0x0",
            "description": "Bus error Interrupt clear(Auto clear)"
          },
          {
            "name": "INT_CLR_LINE_FLAG1",
            "bit_range": "4",
            "attr": "W1C",
            "reset": "0x0",
            "description": "Line flag 1 Interrupt clear(Auto clear)"
          },
          {
            "name": "INT_CLR_LINE_FLAG0",
            "bit_range": "3",
            "attr": "W1C",
            "reset": "0x0",
            "description": "Line flag 0 Interrupt clear(Auto clear)"
          },
          {
            "name": "INT_CLR_ADDR_SAME",
            "bit_range": "2",
            "attr": "W1C",
            "reset": "0x0",
            "description": "memory start addr same interruption clear(Auto clear)"
          },
          {
            "name": "INT_CLR_FS_NEW",
            "bit_range": "1",
            "attr": "W1C",
            "reset": "0x0",
            "description": "Frame new start interrupt clear (Auto clear)"
          },
          {
            "name": "INT_CLR_FS",
            "bit_range": "0",
            "attr": "W1C",
            "reset": "0x0",
            "description": "Frame start interrupt clear (Auto clear)"
          }
        ],
        "description": "Interrupt clear register"
      },
      {
        "type": "register",
        "name": "VOPL_INTR_STATUS0",
        "offset": "0x0288",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:16",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "INT_STATUS_DMA_FINISH",
            "bit_range": "15",
            "attr": "RW",
            "reset": "0x0",
            "description": "dma finish interrupt status"
          },
          {
            "name": "INT_STATUS_MMU",
            "bit_range": "14",
            "attr": "RW",
            "reset": "0x0",
            "description": "mmu interrupt status"
          },
          {
            "name": "INT_STATUS_DSP_HOLD_VALID",
            "bit_range": "13",
            "attr": "RO",
            "reset": "0x0",
            "description": "display hold valid interrupt status"
          },
          {
            "name": "INT_STATUS_FS_FIELD",
            "bit_range": "12",
            "attr": "RO",
            "reset": "0x0",
            "description": "Field start  interrupt status"
          },
          {
            "name": "INT_STATUS_POST_BUF_EMPTY",
            "bit_range": "11",
            "attr": "RO",
            "reset": "0x0",
            "description": "post buffer empty interrupt status"
          },
          {
            "name": "INT_STATUS_HWC_EMPTY",
            "bit_range": "10",
            "attr": "RO",
            "reset": "0x0",
            "description": "hwc data empty interrupt status"
          },
          {
            "name": "INT_STATUS_WIN3_EMPTY",
            "bit_range": "9",
            "attr": "RO",
            "reset": "0x0",
            "description": "win3 data empty interrupt status"
          },
          {
            "name": "INT_STATUS_WIN2_EMPTY",
            "bit_range": "8",
            "attr": "RO",
            "reset": "0x0",
            "description": "win2 data empty interrupt status"
          },
          {
            "name": "INT_STATUS_WIN1_EMPTY",
            "bit_range": "7",
            "attr": "RO",
            "reset": "0x0",
            "description": "win1 data empty interrupt status"
          },
          {
            "name": "INT_STATUS_WIN0_EMPTY",
            "bit_range": "6",
            "attr": "RO",
            "reset": "0x0",
            "description": "win0 data empty interrupt status"
          },
          {
            "name": "INT_STATUS_BUS_ERROR",
            "bit_range": "5",
            "attr": "RO",
            "reset": "0x0",
            "description": "Bus error Interrupt status"
          },
          {
            "name": "INT_STATUS_LINE_FLAG1",
            "bit_range": "4",
            "attr": "RO",
            "reset": "0x0",
            "description": "Line flag 1 Interrupt status"
          },
          {
            "name": "INT_STATUS_LINE_FLAG0",
            "bit_range": "3",
            "attr": "RO",
            "reset": "0x0",
            "description": "Line flag 0 Interrupt status"
          },
          {
            "name": "INT_STATUS_ADDR_SAME",
            "bit_range": "2",
            "attr": "RW",
            "reset": "0x0",
            "description": "memory start addr same interruption status"
          },
          {
            "name": "INT_STATUS_FS_NEW",
            "bit_range": "1",
            "attr": "RO",
            "reset": "0x0",
            "description": "Frame start  interrupt status(when memory start addr are\nsame,no interruption)"
          },
          {
            "name": "INT_STATUS_FS",
            "bit_range": "0",
            "attr": "RO",
            "reset": "0x0",
            "description": "Frame start interrupt status"
          }
        ],
        "description": "interrupt  status"
      },
      {
        "type": "register",
        "name": "VOPL_INTR_RAW_STATUS0",
        "offset": "0x028c",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:16",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "INT_RAW_STATUS_DMA_FINISH",
            "bit_range": "15",
            "attr": "RO",
            "reset": "0x0",
            "description": "dma finish interrupt raw status"
          },
          {
            "name": "INT_RAW_STATUS_MMU",
            "bit_range": "14",
            "attr": "RO",
            "reset": "0x0",
            "description": "mmu interrupt raw status"
          },
          {
            "name": "INT_RAW_STATUS_DSP_HOLD_VALID",
            "bit_range": "13",
            "attr": "RO",
            "reset": "0x0",
            "description": "display hold valid interrupt raw status"
          },
          {
            "name": "INT_RAW_STATUS_FS_FIELD",
            "bit_range": "12",
            "attr": "RO",
            "reset": "0x0",
            "description": "Field start raw interrupt status"
          },
          {
            "name": "INT_RAW_STATUS_POST_BUF_EMPTY",
            "bit_range": "11",
            "attr": "RO",
            "reset": "0x0",
            "description": "post buffer empty interrupt raw status"
          },
          {
            "name": "INT_RAW_STATUS_HWC_EMPTY",
            "bit_range": "10",
            "attr": "RO",
            "reset": "0x0",
            "description": "hwc data empty interrupt raw status"
          },
          {
            "name": "INT_RAW_STATUS_WIN3_EMPTY",
            "bit_range": "9",
            "attr": "RO",
            "reset": "0x0",
            "description": "win3 data empty interrupt raw status"
          },
          {
            "name": "INT_RAW_STATUS_WIN2_EMPTY",
            "bit_range": "8",
            "attr": "RO",
            "reset": "0x0",
            "description": "win2 data empty interrupt raw status"
          },
          {
            "name": "INT_RAW_STATUS_WIN1_EMPTY",
            "bit_range": "7",
            "attr": "RO",
            "reset": "0x0",
            "description": "win1 data empty interrupt raw status"
          },
          {
            "name": "INT_RAW_STATUS_WIN0_EMPTY",
            "bit_range": "6",
            "attr": "RO",
            "reset": "0x0",
            "description": "win0 data empty interrupt raw status"
          },
          {
            "name": "INT_RAW_STATUS_BUS_ERROR",
            "bit_range": "5",
            "attr": "RO",
            "reset": "0x0",
            "description": "Bus error Interrupt raw status"
          },
          {
            "name": "INT_RAW_STATUS_LINE_FRAG1",
            "bit_range": "4",
            "attr": "RO",
            "reset": "0x0",
            "description": "Line flag 1 Interrupt raw status"
          },
          {
            "name": "INT_RAW_STATUS_LINE_FRAG0",
            "bit_range": "3",
            "attr": "RO",
            "reset": "0x0",
            "description": "Line flag 0 Interrupt raw status"
          },
          {
            "name": "INT_RAW_STATUS_ADDR_SAME",
            "bit_range": "2",
            "attr": "RO",
            "reset": "0x0",
            "description": "memory start addr same interruption raw status"
          },
          {
            "name": "INT_RAW_STATUS_FS_NEW",
            "bit_range": "1",
            "attr": "RO",
            "reset": "0x0",
            "description": "Frame start  interrupt raw status(when memory start addr are\nsame)"
          },
          {
            "name": "INT_RAW_STATUS_FS",
            "bit_range": "0",
            "attr": "RO",
            "reset": "0x0",
            "description": "Frame start raw interrupt status\nFrame start raw interrupt status"
          }
        ],
        "description": "raw interrupt status"
      },
      {
        "type": "register",
        "name": "VOPL_LINE_FLAG",
        "offset": "0x02a0",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:29",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "DSP_LINE_FLAG_NUM_1",
            "bit_range": "28:16",
            "attr": "RW",
            "reset": "0x0000",
            "description": "Line number of the Line flag  interrupt  1\nThe display line number when the flag interrupt 1 occur, the range\nis (0~ DSP_VTOTAL-1)."
          },
          {
            "name": "RESERVED",
            "bit_range": "15:13",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "DSP_LINE_FLAG_NUM_0",
            "bit_range": "12:0",
            "attr": "RW",
            "reset": "0x0000",
            "description": "Line number of the Line flag interrupt   0\nThe display line number when the flag interrupt occur, the range is\n(0~ DSP_VTOTAL-1)."
          }
        ],
        "description": "Line flag config register"
      },
      {
        "type": "register",
        "name": "VOPL_VOP_STATUS",
        "offset": "0x02a4",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:18",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "DMA_STOP_VALID",
            "bit_range": "17",
            "attr": "RW",
            "reset": "0x0",
            "description": "dma stop valid"
          },
          {
            "name": "MMU_IDLE",
            "bit_range": "16",
            "attr": "RW",
            "reset": "0x0",
            "description": "mmu idle status"
          },
          {
            "name": "RESERVED",
            "bit_range": "15:13",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "DSP_VCNT",
            "bit_range": "12:0",
            "attr": "RO",
            "reset": "0x0000",
            "description": "read the dsp vertical counter"
          }
        ],
        "description": "vop status register"
      },
      {
        "type": "register",
        "name": "VOPL_BLANKING_VALUE",
        "offset": "0x02a8",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:25",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "BLANKING_VALUE_CONFIG_EN",
            "bit_range": "24",
            "attr": "RW",
            "reset": "0x0",
            "description": "1'b0 : disable blanking value when vop blank\n1'b1 : enable blanking value when vop blank"
          },
          {
            "name": "BLANKING_VALUE",
            "bit_range": "23:0",
            "attr": "RW",
            "reset": "0x000000",
            "description": "vop output data value when blanking,24bits"
          }
        ],
        "description": "Register0000 Abstract"
      },
      {
        "type": "register",
        "name": "VOPL_MCU_BYPASS_PORT",
        "offset": "0x02ac",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:1",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "FIELD0000 ABSTRACT",
            "bit_range": "0",
            "attr": "RW",
            "reset": "0x0",
            "description": "Field0000 Description"
          }
        ],
        "description": "MCU bypass port"
      },
      {
        "type": "register",
        "name": "VOPL_WIN0_DSP_BG",
        "offset": "0x02b0",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "WIN0_BG_EN",
            "bit_range": "31",
            "attr": "RW",
            "reset": "0x0",
            "description": "Win0 layer background enable\n1'b0 : disable\n1'b1 : enable"
          },
          {
            "name": "RESERVED",
            "bit_range": "30:24",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "WIN0_DSP_BG_RED",
            "bit_range": "23:16",
            "attr": "RW",
            "reset": "0x00",
            "description": "Win0 layer Background Red color"
          },
          {
            "name": "WIN0_DSP_BG_GREEN",
            "bit_range": "15:8",
            "attr": "RW",
            "reset": "0x00",
            "description": "Win0 layer Background Green color"
          },
          {
            "name": "WIN0_DSP_BG_BLUE",
            "bit_range": "7:0",
            "attr": "RW",
            "reset": "0x00",
            "description": "Win0 layer Background Blue color"
          }
        ],
        "description": "Win0 layer background color"
      },
      {
        "type": "register",
        "name": "VOPL_WIN1_DSP_BG",
        "offset": "0x02b4",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "WIN1_BG_EN",
            "bit_range": "31",
            "attr": "RW",
            "reset": "0x0",
            "description": "Win1 layer background enable\n1'b0 : disable\n1'b1 : enable"
          },
          {
            "name": "RESERVED",
            "bit_range": "30:24",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "WIN1_DSP_BG_RED",
            "bit_range": "23:16",
            "attr": "RW",
            "reset": "0x00",
            "description": "Win1 layer Background Red color"
          },
          {
            "name": "WIN1_DSP_BG_GREEN",
            "bit_range": "15:8",
            "attr": "RW",
            "reset": "0x00",
            "description": "Win1 layer Background Green color"
          },
          {
            "name": "WIN1_DSP_BG_BLUE",
            "bit_range": "7:0",
            "attr": "RW",
            "reset": "0x00",
            "description": "Win1 layer Background Blue color"
          }
        ],
        "description": "Win1 layer background color"
      },
      {
        "type": "register",
        "name": "VOPL_WIN2_DSP_BG",
        "offset": "0x02b8",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "WIN2_BG_EN",
            "bit_range": "31",
            "attr": "RW",
            "reset": "0x0",
            "description": "Win2 layer background enable\n1'b0 : disable\n1'b1 : enable"
          },
          {
            "name": "RESERVED",
            "bit_range": "30:24",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "WIN2_DSP_BG_RED",
            "bit_range": "23:16",
            "attr": "RW",
            "reset": "0x00",
            "description": "Win2 layer Background Red color"
          },
          {
            "name": "WIN2_DSP_BG_GREEN",
            "bit_range": "15:8",
            "attr": "RW",
            "reset": "0x00",
            "description": "Win2 layer Background Green color"
          },
          {
            "name": "WIN2_DSP_BG_BLUE",
            "bit_range": "7:0",
            "attr": "RW",
            "reset": "0x00",
            "description": "Win2 layer Background Blue color"
          }
        ],
        "description": "Win2 layer background color"
      },
      {
        "type": "register",
        "name": "VOPL_WIN3_DSP_BG",
        "offset": "0x02bc",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "WIN3_BG_EN",
            "bit_range": "31",
            "attr": "RW",
            "reset": "0x0",
            "description": "Win3 layer background enable\n1'b0 : disable\n1'b1 : enable"
          },
          {
            "name": "RESERVED",
            "bit_range": "30:24",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "WIN3_DSP_BG_RED",
            "bit_range": "23:16",
            "attr": "RW",
            "reset": "0x00",
            "description": "Win3 layer Background Red color"
          },
          {
            "name": "WIN3_DSP_BG_GREEN",
            "bit_range": "15:8",
            "attr": "RW",
            "reset": "0x00",
            "description": "Win3 layer Background Green color"
          },
          {
            "name": "WIN3_DSP_BG_BLUE",
            "bit_range": "7:0",
            "attr": "RW",
            "reset": "0x00",
            "description": "Win3 layer Background Blue color"
          }
        ],
        "description": "Win3 layer background color"
      },
      {
        "type": "register",
        "name": "VOPL_YUV2YUV_WIN",
        "offset": "0x02c0",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:24",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "WIN2_YUV2YUV_R2Y_MODE",
            "bit_range": "23:22",
            "attr": "RW",
            "reset": "0x0",
            "description": "2'b00 : bt601_l\n2'b01 : bt709_l\n2'b10 : bt601_f\n2'b11 : bt2020"
          },
          {
            "name": "RESERVED",
            "bit_range": "21:20",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "WIN2_YUV2YUV_GAMMA_MODE",
            "bit_range": "19",
            "attr": "RW",
            "reset": "0x0",
            "description": "1'b0 : bt2020 to bt709  or bt709 to bt2020\n1'b1 : bt2020 to srgb or srgb to bt2020"
          },
          {
            "name": "WIN2_YUV2YUV_R2Y_EN",
            "bit_range": "18",
            "attr": "RW",
            "reset": "0x0",
            "description": "1'b0 : disable\n1'b1 : enable"
          },
          {
            "name": "RESERVED",
            "bit_range": "17",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "WIN2_YUV2YUV_EN",
            "bit_range": "16",
            "attr": "RW",
            "reset": "0x0",
            "description": "1'b0 : disable\n1'b1 : enable"
          },
          {
            "name": "RESERVED",
            "bit_range": "15:8",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "WIN0_YUV2YUV_R2Y_MODE",
            "bit_range": "7:6",
            "attr": "RW",
            "reset": "0x0",
            "description": "2'b00 : bt601_l\n2'b01 : bt709_l\n2'b10 : bt601_f\n2'b11 : bt2020"
          },
          {
            "name": "WIN0_YUV2YUV_Y2R_MODE",
            "bit_range": "5:4",
            "attr": "RW",
            "reset": "0x0",
            "description": "2'b00 : bt601_l\n2'b01 : bt709_l\n2'b10 : bt601_f\n2'b11 : bt2020"
          },
          {
            "name": "WIN0_YUV2YUV_GAMMA_MODE",
            "bit_range": "3",
            "attr": "RW",
            "reset": "0x0",
            "description": "1'b0 : bt2020 to bt709  or bt709 to bt2020\n1'b1 : bt2020 to srgb or srgb to bt2020"
          },
          {
            "name": "WIN0_YUV2YUV_R2Y_EN",
            "bit_range": "2",
            "attr": "RW",
            "reset": "0x0",
            "description": "1'b0 : disable\n1'b1 : enable"
          },
          {
            "name": "WIN0_YUV2YUV_Y2R_EN",
            "bit_range": "1",
            "attr": "RW",
            "reset": "0x0",
            "description": "1'b0 : disable\n1'b1 : enable"
          },
          {
            "name": "WIN0_YUV2YUV_EN",
            "bit_range": "0",
            "attr": "RW",
            "reset": "0x0",
            "description": "1'b0 : disable\n1'b1 : enable"
          }
        ],
        "description": "win yuv2yuv control register"
      },
      {
        "type": "register",
        "name": "VOPL_AUTO_GATING_EN",
        "offset": "0x02cc",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:16",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "FBCD3_ACLK_GATING_EN",
            "bit_range": "15",
            "attr": "RW",
            "reset": "0x0",
            "description": "fbcd3_aclk_gating_en"
          },
          {
            "name": "FBCD2_ACLK_GATING_EN",
            "bit_range": "14",
            "attr": "RW",
            "reset": "0x0",
            "description": "fbcd2_aclk_gating_en"
          },
          {
            "name": "FBCD1_ACLK_GATING_EN",
            "bit_range": "13",
            "attr": "RW",
            "reset": "0x0",
            "description": "fbcd1_aclk_gating_en"
          },
          {
            "name": "FBCD0_ACLK_GATING_EN",
            "bit_range": "12",
            "attr": "RW",
            "reset": "0x0",
            "description": "fbcd0_aclk_gating_en"
          },
          {
            "name": "RESERVED",
            "bit_range": "11",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "DIRECT_PATH_ACLK_GATING_EN",
            "bit_range": "10",
            "attr": "RW",
            "reset": "0x0",
            "description": "direct_path_aclk_gating_en"
          },
          {
            "name": "PWM_PWMCLK_GATING_EN",
            "bit_range": "9",
            "attr": "RW",
            "reset": "0x0",
            "description": "pwm_pwmclk_gating_en"
          },
          {
            "name": "WB_ACLK_GATING_EN",
            "bit_range": "8",
            "attr": "RW",
            "reset": "0x0",
            "description": "wb_aclk_gating_en"
          },
          {
            "name": "CABC_ACLK_GATING_EN",
            "bit_range": "7",
            "attr": "RW",
            "reset": "0x0",
            "description": "cabc_aclk_gating_en"
          },
          {
            "name": "GAMMA_ACLK_GATING_EN",
            "bit_range": "6",
            "attr": "RW",
            "reset": "0x0",
            "description": "gamma_aclk_gating_en"
          },
          {
            "name": "OVERLAY_ACLK_GATING_EN",
            "bit_range": "5",
            "attr": "RW",
            "reset": "0x0",
            "description": "overlay_aclk_gating_en"
          },
          {
            "name": "HWC_ACLK_GATING_EN",
            "bit_range": "4",
            "attr": "RW",
            "reset": "0x0",
            "description": "hwc_aclk_gating_en"
          },
          {
            "name": "WIN3_ACLK_GATING_EN",
            "bit_range": "3",
            "attr": "RW",
            "reset": "0x0",
            "description": "win3_aclk_gating_en"
          },
          {
            "name": "WIN2_ACLK_GATING_EN",
            "bit_range": "2",
            "attr": "RW",
            "reset": "0x0",
            "description": "win2_aclk_gating_en"
          },
          {
            "name": "WIN1_ACLK_GATING_EN",
            "bit_range": "1",
            "attr": "RW",
            "reset": "0x0",
            "description": "win1_aclk_gating_en"
          },
          {
            "name": "WIN0_ACLK_GATING_EN",
            "bit_range": "0",
            "attr": "RW",
            "reset": "0x0",
            "description": "win0_aclk_gating_en"
          }
        ],
        "description": "Auto gating enable"
      },
      {
        "type": "register",
        "name": "VOPL_WIN0_YUV2YUV_Y2R_COE0",
        "offset": "0x04e0",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "CSC_COE01",
            "bit_range": "31:16",
            "attr": "RW",
            "reset": "0x0000",
            "description": "coefficient of 3x4 matrix"
          },
          {
            "name": "CSC_COE00",
            "bit_range": "15:0",
            "attr": "RW",
            "reset": "0x0000",
            "description": "coefficient of 3x4 matrix"
          }
        ],
        "description": "WIN0 yuv2yuv y2r cofficient"
      },
      {
        "type": "register",
        "name": "VOPL_WIN0_YUV2YUV_Y2R_COE1",
        "offset": "0x04e4",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "CSC_COE10",
            "bit_range": "31:16",
            "attr": "RW",
            "reset": "0x0000",
            "description": "coefficient of 3x4 matrix"
          },
          {
            "name": "CSC_COE02",
            "bit_range": "15:0",
            "attr": "RW",
            "reset": "0x0000",
            "description": "coefficient of 3x4 matrix"
          }
        ],
        "description": "WIN0 yuv2yuv y2r cofficient"
      },
      {
        "type": "register",
        "name": "VOPL_WIN0_YUV2YUV_Y2R_COE2",
        "offset": "0x04e8",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "CSC_COE12",
            "bit_range": "31:16",
            "attr": "RW",
            "reset": "0x0000",
            "description": "coefficient of 3x4 matrix"
          },
          {
            "name": "CSC_COE11",
            "bit_range": "15:0",
            "attr": "RW",
            "reset": "0x0000",
            "description": "coefficient of 3x4 matrix"
          }
        ],
        "description": "WIN0 yuv2yuv y2r cofficient"
      },
      {
        "type": "register",
        "name": "VOPL_WIN0_YUV2YUV_Y2R_COE3",
        "offset": "0x04ec",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "CSC_COE21",
            "bit_range": "31:16",
            "attr": "RW",
            "reset": "0x0000",
            "description": "coefficient of 3x4 matrix"
          },
          {
            "name": "CSC_COE20",
            "bit_range": "15:0",
            "attr": "RW",
            "reset": "0x0000",
            "description": "coefficient of 3x4 matrix"
          }
        ],
        "description": "WIN0yuv2yuv y2r cofficient"
      },
      {
        "type": "register",
        "name": "VOPL_WIN0_YUV2YUV_Y2R_COE4",
        "offset": "0x04f0",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:16",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "CSC_COE22",
            "bit_range": "15:0",
            "attr": "RW",
            "reset": "0x0000",
            "description": "coefficient of 3x4 matrix"
          }
        ],
        "description": "WIN0 yuv2yuv y2r cofficient"
      },
      {
        "type": "register",
        "name": "VOPL_WIN0_YUV2YUV_Y2R_COE5",
        "offset": "0x04f4",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "CSC_OFFSET0",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "coefficient of 3x4 matrix"
          }
        ],
        "description": "WIN0 yuv2yuv y2r cofficient"
      },
      {
        "type": "register",
        "name": "VOPL_WIN0_YUV2YUV_Y2R_COE6",
        "offset": "0x04f8",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "CSC_OFFSET1",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "coefficient of 3x4 matrix"
          }
        ],
        "description": "WIN0 yuv2yuv y2r cofficient"
      },
      {
        "type": "register",
        "name": "VOPL_WIN0_YUV2YUV_Y2R_COE7",
        "offset": "0x04fc",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "CSC_OFFSET2",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "coefficient of 3x4 matrix"
          }
        ],
        "description": "WIN0 yuv2yuv y2r cofficient"
      },
      {
        "type": "register",
        "name": "VOPL_WIN0_YUV2YUV_R2R_COE0",
        "offset": "0x0500",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "CSC_COE01",
            "bit_range": "31:16",
            "attr": "RW",
            "reset": "0x0000",
            "description": "coefficient of 3x4 matrix"
          },
          {
            "name": "CSC_COE00",
            "bit_range": "15:0",
            "attr": "RW",
            "reset": "0x0000",
            "description": "coefficient of 3x4 matrix"
          }
        ],
        "description": "WIN0 yuv2yuv r2r cofficient"
      },
      {
        "type": "register",
        "name": "VOPL_WIN0_YUV2YUV_R2R_COE1",
        "offset": "0x0504",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "CSC_COE10",
            "bit_range": "31:16",
            "attr": "RW",
            "reset": "0x0000",
            "description": "coefficient of 3x4 matrix"
          },
          {
            "name": "CSC_COE02",
            "bit_range": "15:0",
            "attr": "RW",
            "reset": "0x0000",
            "description": "coefficient of 3x4 matrix"
          }
        ],
        "description": "WIN0 yuv2yuv r2r cofficient"
      },
      {
        "type": "register",
        "name": "VOPL_WIN0_YUV2YUV_R2R_COE2",
        "offset": "0x0508",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "CSC_COE12",
            "bit_range": "31:16",
            "attr": "RW",
            "reset": "0x0000",
            "description": "coefficient of 3x4 matrix"
          },
          {
            "name": "CSC_COE11",
            "bit_range": "15:0",
            "attr": "RW",
            "reset": "0x0000",
            "description": "coefficient of 3x4 matrix"
          }
        ],
        "description": "WIN0 yuv2yuv r2r cofficient"
      },
      {
        "type": "register",
        "name": "VOPL_WIN0_YUV2YUV_R2R_COE3",
        "offset": "0x050c",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "CSC_COE21",
            "bit_range": "31:16",
            "attr": "RW",
            "reset": "0x0000",
            "description": "coefficient of 3x4 matrix"
          },
          {
            "name": "CSC_COE20",
            "bit_range": "15:0",
            "attr": "RW",
            "reset": "0x0000",
            "description": "coefficient of 3x4 matrix"
          }
        ],
        "description": "WIN0 yuv2yuv r2r cofficient"
      },
      {
        "type": "register",
        "name": "VOPL_WIN0_YUV2YUV_R2R_COE4",
        "offset": "0x0510",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:16",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "CSC_COE22",
            "bit_range": "15:0",
            "attr": "RW",
            "reset": "0x0000",
            "description": "coefficient of 3x4 matrix"
          }
        ],
        "description": "WIN0 yuv2yuv r2r cofficient"
      },
      {
        "type": "register",
        "name": "VOPL_WIN0_YUV2YUV_R2R_COE5",
        "offset": "0x0514",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "CSC_OFFSET0",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "coefficient of 3x4 matrix"
          }
        ],
        "description": "WIN0 yuv2yuv r2r cofficient"
      },
      {
        "type": "register",
        "name": "VOPL_WIN0_YUV2YUV_R2R_COE6",
        "offset": "0x0518",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "CSC_OFFSET1",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "coefficient of 3x4 matrix"
          }
        ],
        "description": "WIN0 yuv2yuv r2r cofficient"
      },
      {
        "type": "register",
        "name": "VOPL_WIN0_YUV2YUV_R2R_COE7",
        "offset": "0x051c",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "CSC_OFFSET2",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "coefficient of 3x4 matrix"
          }
        ],
        "description": "WIN0 yuv2yuv r2r cofficient"
      },
      {
        "type": "register",
        "name": "VOPL_WIN0_YUV2YUV_R2Y_COE0",
        "offset": "0x0520",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "CSC_COE01",
            "bit_range": "31:16",
            "attr": "RW",
            "reset": "0x0000",
            "description": "coefficient of 3x4 matrix"
          },
          {
            "name": "CSC_COE00",
            "bit_range": "15:0",
            "attr": "RW",
            "reset": "0x0000",
            "description": "coefficient of 3x4 matrix"
          }
        ],
        "description": "WIN0 yuv2yuv r2y cofficient"
      },
      {
        "type": "register",
        "name": "VOPL_WIN0_YUV2YUV_R2Y_COE1",
        "offset": "0x0524",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "CSC_COE10",
            "bit_range": "31:16",
            "attr": "RW",
            "reset": "0x0000",
            "description": "coefficient of 3x4 matrix"
          },
          {
            "name": "CSC_COE02",
            "bit_range": "15:0",
            "attr": "RW",
            "reset": "0x0000",
            "description": "coefficient of 3x4 matrix"
          }
        ],
        "description": "WIN0 yuv2yuv r2y cofficient"
      },
      {
        "type": "register",
        "name": "VOPL_WIN0_YUV2YUV_R2Y_COE2",
        "offset": "0x0528",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "CSC_COE12",
            "bit_range": "31:16",
            "attr": "RW",
            "reset": "0x0000",
            "description": "coefficient of 3x4 matrix"
          },
          {
            "name": "CSC_COE11",
            "bit_range": "15:0",
            "attr": "RW",
            "reset": "0x0000",
            "description": "coefficient of 3x4 matrix"
          }
        ],
        "description": "WIN0 yuv2yuv r2y cofficient"
      },
      {
        "type": "register",
        "name": "VOPL_WIN0_YUV2YUV_R2Y_COE3",
        "offset": "0x052c",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "CSC_COE21",
            "bit_range": "31:16",
            "attr": "RW",
            "reset": "0x0000",
            "description": "coefficient of 3x4 matrix"
          },
          {
            "name": "CSC_COE20",
            "bit_range": "15:0",
            "attr": "RW",
            "reset": "0x0000",
            "description": "coefficient of 3x4 matrix"
          }
        ],
        "description": "WIN0 yuv2yuv r2y cofficient"
      },
      {
        "type": "register",
        "name": "VOPL_WIN0_YUV2YUV_R2Y_COE4",
        "offset": "0x0530",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:16",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "CSC_COE22",
            "bit_range": "15:0",
            "attr": "RW",
            "reset": "0x0000",
            "description": "coefficient of 3x4 matrix"
          }
        ],
        "description": "WIN0 yuv2yuv r2y cofficient"
      },
      {
        "type": "register",
        "name": "VOPL_WIN0_YUV2YUV_R2Y_COE5",
        "offset": "0x0534",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "CSC_OFFSET0",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "coefficient of 3x4 matrix"
          }
        ],
        "description": "WIN0 yuv2yuv r2y cofficient"
      },
      {
        "type": "register",
        "name": "VOPL_WIN0_YUV2YUV_R2Y_COE6",
        "offset": "0x0538",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "CSC_OFFSET1",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "coefficient of 3x4 matrix"
          }
        ],
        "description": "WIN0 yuv2yuv r2y cofficient"
      },
      {
        "type": "register",
        "name": "VOPL_WIN0_YUV2YUV_R2Y_COE7",
        "offset": "0x053c",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "CSC_OFFSET2",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "coefficient of 3x4 matrix"
          }
        ],
        "description": "WIN0 yuv2yuv r2y cofficient"
      },
      {
        "type": "register",
        "name": "VOPL_WIN2_YUV2YUV_Y2R_COE0",
        "offset": "0x05a0",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "CSC_COE01",
            "bit_range": "31:16",
            "attr": "RW",
            "reset": "0x0000",
            "description": "coefficient of 3x4 matrix"
          },
          {
            "name": "CSC_COE00",
            "bit_range": "15:0",
            "attr": "RW",
            "reset": "0x0000",
            "description": "coefficient of 3x4 matrix"
          }
        ],
        "description": "WIN2 yuv2yuv y2r cofficient"
      },
      {
        "type": "register",
        "name": "VOPL_WIN2_YUV2YUV_Y2R_COE1",
        "offset": "0x05a4",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "CSC_COE10",
            "bit_range": "31:16",
            "attr": "RW",
            "reset": "0x0000",
            "description": "coefficient of 3x4 matrix"
          },
          {
            "name": "CSC_COE02",
            "bit_range": "15:0",
            "attr": "RW",
            "reset": "0x0000",
            "description": "coefficient of 3x4 matrix"
          }
        ],
        "description": "WIN2 yuv2yuv y2r cofficient"
      },
      {
        "type": "register",
        "name": "VOPL_WIN2_YUV2YUV_Y2R_COE2",
        "offset": "0x05a8",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "CSC_COE12",
            "bit_range": "31:16",
            "attr": "RW",
            "reset": "0x0000",
            "description": "coefficient of 3x4 matrix"
          },
          {
            "name": "CSC_COE11",
            "bit_range": "15:0",
            "attr": "RW",
            "reset": "0x0000",
            "description": "coefficient of 3x4 matrix"
          }
        ],
        "description": "WIN2 yuv2yuv y2r cofficient"
      },
      {
        "type": "register",
        "name": "VOPL_WIN2_YUV2YUV_Y2R_COE3",
        "offset": "0x05ac",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "CSC_COE21",
            "bit_range": "31:16",
            "attr": "RW",
            "reset": "0x0000",
            "description": "coefficient of 3x4 matrix"
          },
          {
            "name": "CSC_COE20",
            "bit_range": "15:0",
            "attr": "RW",
            "reset": "0x0000",
            "description": "coefficient of 3x4 matrix"
          }
        ],
        "description": "WIN2 yuv2yuv y2r cofficient"
      },
      {
        "type": "register",
        "name": "VOPL_WIN2_YUV2YUV_Y2R_COE4",
        "offset": "0x05b0",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:16",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "CSC_COE22",
            "bit_range": "15:0",
            "attr": "RW",
            "reset": "0x0000",
            "description": "coefficient of 3x4 matrix"
          }
        ],
        "description": "WIN2 yuv2yuv y2r cofficient"
      },
      {
        "type": "register",
        "name": "VOPL_WIN2_YUV2YUV_Y2R_COE5",
        "offset": "0x05b4",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "CSC_OFFSET0",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "coefficient of 3x4 matrix"
          }
        ],
        "description": "WIN2 yuv2yuv y2r cofficient"
      },
      {
        "type": "register",
        "name": "VOPL_WIN2_YUV2YUV_Y2R_COE6",
        "offset": "0x05b8",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "CSC_OFFSET1",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "coefficient of 3x4 matrix"
          }
        ],
        "description": "WIN2 yuv2yuv y2r cofficient"
      },
      {
        "type": "register",
        "name": "VOPL_WIN2_YUV2YUV_Y2R_COE7",
        "offset": "0x05bc",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "CSC_OFFSET2",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "coefficient of 3x4 matrix"
          }
        ],
        "description": "WIN2 yuv2yuv y2r cofficient"
      },
      {
        "type": "register",
        "name": "VOPL_WIN2_YUV2YUV_R2R_COE0",
        "offset": "0x05c0",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "CSC_COE01",
            "bit_range": "31:16",
            "attr": "RW",
            "reset": "0x0000",
            "description": "coefficient of 3x4 matrix"
          },
          {
            "name": "CSC_COE00",
            "bit_range": "15:0",
            "attr": "RW",
            "reset": "0x0000",
            "description": "coefficient of 3x4 matrix"
          }
        ],
        "description": "WIN2 yuv2yuv r2r cofficient"
      },
      {
        "type": "register",
        "name": "VOPL_WIN2_YUV2YUV_R2R_COE1",
        "offset": "0x05c4",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "CSC_COE10",
            "bit_range": "31:16",
            "attr": "RW",
            "reset": "0x0000",
            "description": "coefficient of 3x4 matrix"
          },
          {
            "name": "CSC_COE02",
            "bit_range": "15:0",
            "attr": "RW",
            "reset": "0x0000",
            "description": "coefficient of 3x4 matrix"
          }
        ],
        "description": "WIN2 yuv2yuv r2r cofficient"
      },
      {
        "type": "register",
        "name": "VOPL_WIN2_YUV2YUV_R2R_COE2",
        "offset": "0x05c8",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "CSC_COE12",
            "bit_range": "31:16",
            "attr": "RW",
            "reset": "0x0000",
            "description": "coefficient of 3x4 matrix"
          },
          {
            "name": "CSC_COE11",
            "bit_range": "15:0",
            "attr": "RW",
            "reset": "0x0000",
            "description": "coefficient of 3x4 matrix"
          }
        ],
        "description": "WIN2 yuv2yuv r2r cofficient"
      },
      {
        "type": "register",
        "name": "VOPL_WIN2_YUV2YUV_R2R_COE3",
        "offset": "0x05cc",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "CSC_COE21",
            "bit_range": "31:16",
            "attr": "RW",
            "reset": "0x0000",
            "description": "coefficient of 3x4 matrix"
          },
          {
            "name": "CSC_COE20",
            "bit_range": "15:0",
            "attr": "RW",
            "reset": "0x0000",
            "description": "coefficient of 3x4 matrix"
          }
        ],
        "description": "WIN2 yuv2yuv r2r cofficient"
      },
      {
        "type": "register",
        "name": "VOPL_WIN2_YUV2YUV_R2R_COE4",
        "offset": "0x05d0",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:16",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "CSC_COE22",
            "bit_range": "15:0",
            "attr": "RW",
            "reset": "0x0000",
            "description": "coefficient of 3x4 matrix"
          }
        ],
        "description": "WIN2 yuv2yuv r2r cofficient"
      },
      {
        "type": "register",
        "name": "VOPL_WIN2_YUV2YUV_R2R_COE5",
        "offset": "0x05d4",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "CSC_OFFSET0",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "coefficient of 3x4 matrix"
          }
        ],
        "description": "WIN2 yuv2yuv r2r cofficient"
      },
      {
        "type": "register",
        "name": "VOPL_WIN2_YUV2YUV_R2R_COE6",
        "offset": "0x05d8",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "CSC_OFFSET1",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "coefficient of 3x4 matrix"
          }
        ],
        "description": "WIN2 yuv2yuv r2r cofficient"
      },
      {
        "type": "register",
        "name": "VOPL_WIN2_YUV2YUV_R2R_COE7",
        "offset": "0x05dc",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "CSC_OFFSET2",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "coefficient of 3x4 matrix"
          }
        ],
        "description": "WIN2 yuv2yuv r2r cofficient"
      },
      {
        "type": "register",
        "name": "VOPL_WIN2_YUV2YUV_R2Y_COE0",
        "offset": "0x05e0",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "CSC_COE01",
            "bit_range": "31:16",
            "attr": "RW",
            "reset": "0x0000",
            "description": "coefficient of 3x4 matrix"
          },
          {
            "name": "CSC_COE00",
            "bit_range": "15:0",
            "attr": "RW",
            "reset": "0x0000",
            "description": "coefficient of 3x4 matrix"
          }
        ],
        "description": "WIN2 yuv2yuv r2y cofficient"
      },
      {
        "type": "register",
        "name": "VOPL_WIN2_YUV2YUV_R2Y_COE1",
        "offset": "0x05e4",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "CSC_COE10",
            "bit_range": "31:16",
            "attr": "RW",
            "reset": "0x0000",
            "description": "coefficient of 3x4 matrix"
          },
          {
            "name": "CSC_COE02",
            "bit_range": "15:0",
            "attr": "RW",
            "reset": "0x0000",
            "description": "coefficient of 3x4 matrix"
          }
        ],
        "description": "WIN2 yuv2yuv r2y cofficient"
      },
      {
        "type": "register",
        "name": "VOPL_WIN2_YUV2YUV_R2Y_COE2",
        "offset": "0x05e8",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "CSC_COE12",
            "bit_range": "31:16",
            "attr": "RW",
            "reset": "0x0000",
            "description": "coefficient of 3x4 matrix"
          },
          {
            "name": "CSC_COE11",
            "bit_range": "15:0",
            "attr": "RW",
            "reset": "0x0000",
            "description": "coefficient of 3x4 matrix"
          }
        ],
        "description": "WIN2 yuv2yuv r2y cofficient"
      },
      {
        "type": "register",
        "name": "VOPL_WIN2_YUV2YUV_R2Y_COE3",
        "offset": "0x05ec",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "CSC_COE21",
            "bit_range": "31:16",
            "attr": "RW",
            "reset": "0x0000",
            "description": "coefficient of 3x4 matrix"
          },
          {
            "name": "CSC_COE20",
            "bit_range": "15:0",
            "attr": "RW",
            "reset": "0x0000",
            "description": "coefficient of 3x4 matrix"
          }
        ],
        "description": "WIN2 yuv2yuv r2y cofficient"
      },
      {
        "type": "register",
        "name": "VOPL_WIN2_YUV2YUV_R2Y_COE4",
        "offset": "0x05f0",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "RESERVED",
            "bit_range": "31:16",
            "attr": "RO",
            "reset": "0x0",
            "description": "reserved"
          },
          {
            "name": "CSC_COE22",
            "bit_range": "15:0",
            "attr": "RW",
            "reset": "0x0000",
            "description": "coefficient of 3x4 matrix"
          }
        ],
        "description": "WIN2 yuv2yuv r2y cofficient"
      },
      {
        "type": "register",
        "name": "VOPL_WIN2_YUV2YUV_R2Y_COE5",
        "offset": "0x05f4",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "CSC_OFFSET0",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "coefficient of 3x4 matrix"
          }
        ],
        "description": "WIN2 yuv2yuv r2y cofficient"
      },
      {
        "type": "register",
        "name": "VOPL_WIN2_YUV2YUV_R2Y_COE6",
        "offset": "0x05f8",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "CSC_OFFSET1",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "coefficient of 3x4 matrix"
          }
        ],
        "description": "WIN2 yuv2yuv r2y cofficient"
      },
      {
        "type": "register",
        "name": "VOPL_WIN2_YUV2YUV_R2Y_COE7",
        "offset": "0x05fc",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "CSC_OFFSET2",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "coefficient of 3x4 matrix"
          }
        ],
        "description": "WIN2 yuv2yuv r2y cofficient"
      },
      {
        "type": "register",
        "name": "VOPL_HWC_LUT_ADDR",
        "offset": "0x1800",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "HWC_LUT_ADDR",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "the head of hwc lut address"
          }
        ],
        "description": "Hwc lut base address"
      },
      {
        "type": "register",
        "name": "VOPL_CABC_GAMMA_LUT_ADDR",
        "offset": "0x1c00",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "GAMMA_LUT_ADDR",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "the head of gamma lut address"
          }
        ],
        "description": "CABC GAMMA lut base address"
      },
      {
        "type": "register",
        "name": "VOPL_GAMMA_LUT_ADDR",
        "offset": "0x2000",
        "size": "W",
        "reset": "0x00000000",
        "bit_ranges": [
          {
            "name": "GAMMA_LUT_ADDR",
            "bit_range": "31:0",
            "attr": "RW",
            "reset": "0x00000000",
            "description": "the head of gamma lut address"
          }
        ],
        "description": "GAMMA lut base address"
      }
    ],
    "name": "VOPL",
    "summary": [
      {
        "name": "VOPL_REG_CFG_DONE",
        "offset": "0x0000",
        "size": "W",
        "reset": "0x00000000",
        "description": "Register config done flag"
      },
      {
        "name": "VOPL_VERSION_INFO",
        "offset": "0x0004",
        "size": "W",
        "reset": "0x00000000",
        "description": "Version for vop"
      },
      {
        "name": "VOPL_SYS_CTRL",
        "offset": "0x0008",
        "size": "W",
        "reset": "0x00801800",
        "description": "System control register0"
      },
      {
        "name": "VOPL_SYS_CTRL1",
        "offset": "0x000c",
        "size": "W",
        "reset": "0x0003a000",
        "description": "System control register1"
      },
      {
        "name": "VOPL_DSP_CTRL0",
        "offset": "0x0010",
        "size": "W",
        "reset": "0x00000000",
        "description": ""
      },
      {
        "name": "VOPL_DSP_CTRL1",
        "offset": "0x0014",
        "size": "W",
        "reset": "0x0000e400",
        "description": "Display control register1"
      },
      {
        "name": "VOPL_DSP_BG",
        "offset": "0x0018",
        "size": "W",
        "reset": "0x00000000",
        "description": "Background color"
      },
      {
        "name": "VOPL_MCU_CTRL",
        "offset": "0x001c",
        "size": "W",
        "reset": "0x00711c08",
        "description": "MCU mode control register"
      },
      {
        "name": "VOPL_WIN0_CTRL0",
        "offset": "0x0030",
        "size": "W",
        "reset": "0x3a000040",
        "description": "Win0 ctrl register0"
      },
      {
        "name": "VOPL_WIN0_CTRL1",
        "offset": "0x0034",
        "size": "W",
        "reset": "0x00000000",
        "description": "Win0 ctrl register1"
      },
      {
        "name": "VOPL_WIN0_COLOR_KEY",
        "offset": "0x0038",
        "size": "W",
        "reset": "0x00000000",
        "description": "Win0 color key register"
      },
      {
        "name": "VOPL_WIN0_VIR",
        "offset": "0x003c",
        "size": "W",
        "reset": "0x01400140",
        "description": "Win0 virtual stride"
      },
      {
        "name": "VOPL_WIN0_YRGB_MST",
        "offset": "0x0040",
        "size": "W",
        "reset": "0x00000000",
        "description": "Win0 YRGB memory start address"
      },
      {
        "name": "VOPL_WIN0_CBR_MST",
        "offset": "0x0044",
        "size": "W",
        "reset": "0x00000000",
        "description": "Win0 Cbr memory start address"
      },
      {
        "name": "VOPL_WIN0_ACT_INFO",
        "offset": "0x0048",
        "size": "W",
        "reset": "0x00ef013f",
        "description": "Win0 active window width/height"
      },
      {
        "name": "VOPL_WIN0_DSP_INFO",
        "offset": "0x004c",
        "size": "W",
        "reset": "0x00ef013f",
        "description": "Win0 display width/height on panel"
      },
      {
        "name": "VOPL_WIN0_DSP_ST",
        "offset": "0x0050",
        "size": "W",
        "reset": "0x000a000a",
        "description": "Win0 display start point on panel"
      },
      {
        "name": "VOPL_WIN0_SCL_FACTOR_YRGB",
        "offset": "0x0054",
        "size": "W",
        "reset": "0x10001000",
        "description": "Win0 YRGB scaling factor"
      },
      {
        "name": "VOPL_WIN0_SCL_FACTOR_CBR",
        "offset": "0x0058",
        "size": "W",
        "reset": "0x10001000",
        "description": "Win0 Cbr scaling factor"
      },
      {
        "name": "VOPL_WIN0_SCL_OFFSET",
        "offset": "0x005c",
        "size": "W",
        "reset": "0x00000000",
        "description": "Win0 scaling start point offset"
      },
      {
        "name": "VOPL_WIN0_SRC_ALPHA_CTRL",
        "offset": "0x0060",
        "size": "W",
        "reset": "0x00000000",
        "description": "Win0 alpha source control register"
      },
      {
        "name": "VOPL_WIN0_DST_ALPHA_CTRL",
        "offset": "0x0064",
        "size": "W",
        "reset": "0x00000000",
        "description": "Win0 alpha destination control register"
      },
      {
        "name": "VOPL_WIN0_FADING_CTRL",
        "offset": "0 x0068",
        "size": "W",
        "reset": "0x00000000",
        "description": "Win0 fading contrl register"
      },
      {
        "name": "VOPL_WIN0_CTRL2",
        "offset": "0x006c",
        "size": "W",
        "reset": "0x00000021",
        "description": "Win0 ctrl register2"
      },
      {
        "name": "VOPL_WIN1_CTRL0",
        "offset": "0x0070",
        "size": "W",
        "reset": "0x3a000040",
        "description": "Win1 ctrl register0"
      },
      {
        "name": "VOPL_WIN1_CTRL1",
        "offset": "0x0074",
        "size": "W",
        "reset": "0x00000000",
        "description": "Win1 ctrl register1"
      },
      {
        "name": "VOPL_WIN1_COLOR_KEY",
        "offset": "0x0078",
        "size": "W",
        "reset": "0x00000000",
        "description": "Win1 color key register"
      },
      {
        "name": "VOPL_WIN1_VIR",
        "offset": "0x007c",
        "size": "W",
        "reset": "0x01400140",
        "description": "win1 virtual stride"
      },
      {
        "name": "VOPL_WIN1_YRGB_MST",
        "offset": "0x0080",
        "size": "W",
        "reset": "0x00000000",
        "description": "Win1 YRGB memory start address"
      },
      {
        "name": "VOPL_WIN1_CBR_MST",
        "offset": "0x0084",
        "size": "W",
        "reset": "0x00000000",
        "description": "Win1 Cbr memory start address"
      },
      {
        "name": "VOPL_WIN1_ACT_INFO",
        "offset": "0x0088",
        "size": "W",
        "reset": "0x00ef013f",
        "description": "Win1 active window width/height"
      },
      {
        "name": "VOPL_WIN1_DSP_INFO",
        "offset": "0x008c",
        "size": "W",
        "reset": "0x00ef013f",
        "description": "Win1 display width/height on panel"
      },
      {
        "name": "VOPL_WIN1_DSP_ST",
        "offset": "0x0090",
        "size": "W",
        "reset": "0x000a000a",
        "description": "Win1 display start point on panel"
      },
      {
        "name": "VOPL_WIN1_SCL_FACTOR_YRGB",
        "offset": "0x0094",
        "size": "W",
        "reset": "0x10001000",
        "description": "Win1 YRGB scaling factor"
      },
      {
        "name": "VOPL_WIN1_SCL_FACTOR_CBR",
        "offset": "0x0098",
        "size": "W",
        "reset": "0x10001000",
        "description": "Win1 Cbr scaling factor"
      },
      {
        "name": "VOPL_WIN1_SCL_OFFSET",
        "offset": "0x009c",
        "size": "W",
        "reset": "0x00000000",
        "description": "Win1 scaling start point offset"
      },
      {
        "name": "VOPL_WIN1_SRC_ALPHA_CTRL",
        "offset": "0x00a0",
        "size": "W",
        "reset": "0x00000000",
        "description": "Win1 alpha source control register"
      },
      {
        "name": "VOPL_WIN1_DST_ALPHA_CTRL",
        "offset": "0x00a4",
        "size": "W",
        "reset": "0x00000000",
        "description": "Win1 alpha destination control register"
      },
      {
        "name": "VOPL_WIN1_FADING_CTRL",
        "offset": "0 x00a8",
        "size": "W",
        "reset": "0x00000000",
        "description": "Win1 fading contrl register"
      },
      {
        "name": "VOPL_WIN1_CTRL2",
        "offset": "0x00ac",
        "size": "W",
        "reset": "0x00000043",
        "description": "Win1 ctrl register2"
      },
      {
        "name": "VOPL_WIN2_CTRL0",
        "offset": "0x00b0",
        "size": "W",
        "reset": "0x00000000",
        "description": "win2 ctrl register0"
      },
      {
        "name": "VOPL_WIN2_CTRL1",
        "offset": "0x00b4",
        "size": "W",
        "reset": "0x00501d00",
        "description": "win2 ctrl register1"
      },
      {
        "name": "VOPL_WIN2_VIR0_1",
        "offset": "0x00b8",
        "size": "W",
        "reset": "0x01400140",
        "description": "Win2 virtual stride0 and virtaul stride1"
      },
      {
        "name": "VOPL_WIN2_VIR2_3",
        "offset": "0x00bc",
        "size": "W",
        "reset": "0x01400140",
        "description": "Win2 virtual stride2 and virtaul stride3"
      },
      {
        "name": "VOPL_WIN2_MST0",
        "offset": "0x00c0",
        "size": "W",
        "reset": "0x00000000",
        "description": "Win2 memory start address0"
      },
      {
        "name": "VOPL_WIN2_DSP_INFO0",
        "offset": "0x00c4",
        "size": "W",
        "reset": "0x00ef013f",
        "description": "Win2 display width0/height0 on panel"
      },
      {
        "name": "VOPL_WIN2_DSP_ST0",
        "offset": "0x00c8",
        "size": "W",
        "reset": "0x000a000a",
        "description": "Win2 display start point0 on panel"
      },
      {
        "name": "VOPL_WIN2_COLOR_KEY",
        "offset": "0x00cc",
        "size": "W",
        "reset": "0x00000000",
        "description": "Win2 color key register"
      },
      {
        "name": "VOPL_WIN2_MST1",
        "offset": "0x00d0",
        "size": "W",
        "reset": "0x00000000",
        "description": "Win2 memory start address1"
      },
      {
        "name": "VOPL_WIN2_DSP_INFO1",
        "offset": "0x00d4",
        "size": "W",
        "reset": "0x00ef013f",
        "description": "Win2 display width1/height1 on panel"
      },
      {
        "name": "VOPL_WIN2_DSP_ST1",
        "offset": "0x00d8",
        "size": "W",
        "reset": "0x000a000a",
        "description": "Win2 display start point1 on panel"
      },
      {
        "name": "VOPL_WIN2_SRC_ALPHA_CTRL",
        "offset": "0x00dc",
        "size": "W",
        "reset": "0x00000000",
        "description": "Win2 alpha source control register"
      },
      {
        "name": "VOPL_WIN2_MST2",
        "offset": "0x00e0",
        "size": "W",
        "reset": "0x00000000",
        "description": "Win2 memory start address2"
      },
      {
        "name": "VOPL_WIN2_DSP_INFO2",
        "offset": "0x00e4",
        "size": "W",
        "reset": "0x00ef013f",
        "description": "Win2 display width2/height2 on panel"
      },
      {
        "name": "VOPL_WIN2_DSP_ST2",
        "offset": "0x00e8",
        "size": "W",
        "reset": "0x000a000a",
        "description": "Win2 display start point2 on panel"
      },
      {
        "name": "VOPL_WIN2_DST_ALPHA_CTRL",
        "offset": "0x00ec",
        "size": "W",
        "reset": "0x00000000",
        "description": "Win2 alpha destination control register"
      },
      {
        "name": "VOPL_WIN2_MST3",
        "offset": "0x00f0",
        "size": "W",
        "reset": "0x00000000",
        "description": "Win2 memory start address3"
      },
      {
        "name": "VOPL_WIN2_DSP_INFO3",
        "offset": "0x00f4",
        "size": "W",
        "reset": "0x00ef013f",
        "description": "Win2 display width3/height3 on panel"
      },
      {
        "name": "VOPL_WIN2_DSP_ST3",
        "offset": "0x00f8",
        "size": "W",
        "reset": "0x000a000a",
        "description": "Win2 display start point3 on panel"
      },
      {
        "name": "VOPL_WIN2_FADING_CTRL",
        "offset": "0 x00fc",
        "size": "W",
        "reset": "0x00000000",
        "description": "Win2 fading contrl register"
      },
      {
        "name": "VOPL_WIN3_CTRL0",
        "offset": "0x0100",
        "size": "W",
        "reset": "0x00000000",
        "description": "Win3 ctrl register0"
      },
      {
        "name": "VOPL_WIN3_CTRL1",
        "offset": "0x0104",
        "size": "W",
        "reset": "0x00601d00",
        "description": "Win3 ctrl register1"
      },
      {
        "name": "VOPL_WIN3_VIR0_1",
        "offset": "0x0108",
        "size": "W",
        "reset": "0x01400140",
        "description": "Win3 virtual stride0 and virtaul stride1"
      },
      {
        "name": "VOPL_WIN3_VIR2_3",
        "offset": "0x010c",
        "size": "W",
        "reset": "0x01400140",
        "description": "Win3 virtual stride2 and virtaul stride3"
      },
      {
        "name": "VOPL_WIN3_MST0",
        "offset": "0x0110",
        "size": "W",
        "reset": "0x00000000",
        "description": "Win3 memory start address0"
      },
      {
        "name": "VOPL_WIN3_DSP_INFO0",
        "offset": "0x0114",
        "size": "W",
        "reset": "0x00ef013f",
        "description": "Win3 display width0/height0 on panel"
      },
      {
        "name": "VOPL_WIN3_DSP_ST0",
        "offset": "0x0118",
        "size": "W",
        "reset": "0x000a000a",
        "description": "Win3 display start point0 on panel"
      },
      {
        "name": "VOPL_WIN3_COLOR_KEY",
        "offset": "0x011c",
        "size": "W",
        "reset": "0x00000000",
        "description": "Win3 color key register"
      },
      {
        "name": "VOPL_WIN3_MST1",
        "offset": "0x0120",
        "size": "W",
        "reset": "0x00000000",
        "description": "Win3 memory start address1"
      },
      {
        "name": "VOPL_WIN3_DSP_INFO1",
        "offset": "0x0124",
        "size": "W",
        "reset": "0x00ef013f",
        "description": "Win3 display width1/height1 on panel"
      },
      {
        "name": "VOPL_WIN3_DSP_ST1",
        "offset": "0x0128",
        "size": "W",
        "reset": "0x000a000a",
        "description": "Win3 display start point1 on panel"
      },
      {
        "name": "VOPL_WIN3_SRC_ALPHA_CTRL",
        "offset": "0x012c",
        "size": "W",
        "reset": "0x00000000",
        "description": "Win3 alpha source control register"
      },
      {
        "name": "VOPL_WIN3_MST2",
        "offset": "0x0130",
        "size": "W",
        "reset": "0x00000000",
        "description": "Win3 memory start address2"
      },
      {
        "name": "VOPL_WIN3_DSP_INFO2",
        "offset": "0x0134",
        "size": "W",
        "reset": "0x00ef013f",
        "description": "Win3 display width2/height2 on panel"
      },
      {
        "name": "VOPL_WIN3_DSP_ST2",
        "offset": "0x0138",
        "size": "W",
        "reset": "0x000a000a",
        "description": "Win3 display start point2 on panel"
      },
      {
        "name": "VOPL_WIN3_DST_ALPHA_CTRL",
        "offset": "0x013c",
        "size": "W",
        "reset": "0x00000000",
        "description": "Win3 alpha destination control register"
      },
      {
        "name": "VOPL_WIN3_MST3",
        "offset": "0x0140",
        "size": "W",
        "reset": "0x00000000",
        "description": "Win3 memory start address3"
      },
      {
        "name": "VOPL_WIN3_DSP_INFO3",
        "offset": "0x0144",
        "size": "W",
        "reset": "0x00ef013f",
        "description": "Win3 display width3/height3 on panel"
      },
      {
        "name": "VOPL_WIN3_DSP_ST3",
        "offset": "0x0148",
        "size": "W",
        "reset": "0x000a000a",
        "description": "Win3 display start point3 on panel"
      },
      {
        "name": "VOPL_WIN3_FADING_CTRL",
        "offset": "0 x014c",
        "size": "W",
        "reset": "0x00000000",
        "description": "Win3 fading contrl register"
      },
      {
        "name": "VOPL_HWC_CTRL0",
        "offset": "0x0150",
        "size": "W",
        "reset": "0x00000000",
        "description": "Hwc ctrl register0"
      },
      {
        "name": "VOPL_HWC_CTRL1",
        "offset": "0x0154",
        "size": "W",
        "reset": "0x00701d00",
        "description": "Hwc ctrl register1"
      },
      {
        "name": "VOPL_HWC_MST",
        "offset": "0x0158",
        "size": "W",
        "reset": "0x00000000",
        "description": "Hwc memory start address"
      },
      {
        "name": "VOPL_HWC_DSP_ST",
        "offset": "0x015c",
        "size": "W",
        "reset": "0x000a000a",
        "description": "Hwc display start point on panel"
      },
      {
        "name": "VOPL_HWC_SRC_ALPHA_CTRL",
        "offset": "0x0160",
        "size": "W",
        "reset": "0x00000000",
        "description": "Hwc alpha source control register"
      },
      {
        "name": "VOPL_HWC_DST_ALPHA_CTRL",
        "offset": "0x0164",
        "size": "W",
        "reset": "0x00000000",
        "description": "Hwc alpha destination control register"
      },
      {
        "name": "VOPL_HWC_FADING_CTRL",
        "offset": "0x0168",
        "size": "W",
        "reset": "0x00000000",
        "description": "Hwc fading contrl register"
      },
      {
        "name": "VOPL_HWC_RESERVED1",
        "offset": "0x016c",
        "size": "W",
        "reset": "0x00000000",
        "description": "Hwc reserved"
      },
      {
        "name": "VOPL_POST_DSP_HACT_INFO",
        "offset": "0x0170",
        "size": "W",
        "reset": "0x000a014a",
        "description": "Post scaler down horizontal start and end"
      },
      {
        "name": "VOPL_POST_DSP_VACT_INFO",
        "offset": "0x0174",
        "size": "W",
        "reset": "0x000a00fa",
        "description": "Panel active horizontal scanning start point and end point"
      },
      {
        "name": "VOPL_POST_SCL_FACTOR_YRGB",
        "offset": "0x0178",
        "size": "W",
        "reset": "0x10001000",
        "description": "Post yrgb scaling factor"
      },
      {
        "name": "VOPL_POST_RESERVED",
        "offset": "0x017c",
        "size": "W",
        "reset": "0x00000000",
        "description": "Post reserved"
      },
      {
        "name": "VOPL_POST_SCL_CTRL",
        "offset": "0x0180",
        "size": "W",
        "reset": "0x00000000",
        "description": "Post scaling start point offset"
      },
      {
        "name": "VOPL_POST_DSP_VACT_INFO_F1",
        "offset": "0x0184",
        "size": "W",
        "reset": "0x000a00fa",
        "description": "Panel active horizontal scanning start point and end point F1"
      },
      {
        "name": "VOPL_DSP_HTOTAL_HS_END",
        "offset": "0x0188",
        "size": "W",
        "reset": "0x014a000a",
        "description": "Panel scanning horizontal width and hsync pulse end point"
      },
      {
        "name": "VOPL_DSP_HACT_ST_END",
        "offset": "0x018c",
        "size": "W",
        "reset": "0x000a014a",
        "description": "Panel active horizontal scanning start point and end point"
      },
      {
        "name": "VOPL_DSP_VTOTAL_VS_END",
        "offset": "0x0190",
        "size": "W",
        "reset": "0x00fa000a",
        "description": "Panel scanning vertical height and vsync pulse end point"
      },
      {
        "name": "VOPL_DSP_VACT_ST_END",
        "offset": "0x0194",
        "size": "W",
        "reset": "0x000a00fa",
        "description": "Panel active vertical scanning start point and end point"
      },
      {
        "name": "VOPL_DSP_VS_ST_END_F1",
        "offset": "0 x0198",
        "size": "W",
        "reset": "0x00000000",
        "description": "Vertical scanning start point and vsync pulse end point of even filed in interlace mode"
      },
      {
        "name": "VOPL_DSP_VACT_ST_END_F1",
        "offset": "0x019c",
        "size": "W",
        "reset": "0x00000000",
        "description": "Vertical scanning active start point and end point of even filed in interlace mode"
      },
      {
        "name": "VOPL_PWM_CTRL",
        "offset": "0x01a0",
        "size": "W",
        "reset": "0x0000200a",
        "description": "PWM Control Register"
      },
      {
        "name": "VOPL_PWM_PERIOD_HPR",
        "offset": "0x01a4",
        "size": "W",
        "reset": "0x00000000",
        "description": "PWM Period Register/High Polarity Capture Register"
      },
      {
        "name": "VOPL_PWM_DUTY_LPR",
        "offset": "0x01a8",
        "size": "W",
        "reset": "0x00000000",
        "description": "PWM Duty Register/Low Polarity Capture Register"
      },
      {
        "name": "VOPL_PWM_CNT",
        "offset": "0x01ac",
        "size": "W",
        "reset": "0x00000000",
        "description": "PWM Counter Register"
      },
      {
        "name": "VOPL_BCSH_COLOR_BAR",
        "offset": "0x01b0",
        "size": "W",
        "reset": "0x00000000",
        "description": "Color bar config register"
      },
      {
        "name": "VOPL_BCSH_BCS",
        "offset": "0x01b4",
        "size": "W",
        "reset": "0xd0010000",
        "description": "Brightness contrast saturation*contrast config register"
      },
      {
        "name": "VOPL_BCSH_H",
        "offset": "0x01b8",
        "size": "W",
        "reset": "0x01000000",
        "description": "Sin hue and cos hue config register"
      },
      {
        "name": "VOPL_BCSH_CTRL",
        "offset": "0x01bc",
        "size": "W",
        "reset": "0x00000000",
        "description": "BCSH contrl register"
      },
      {
        "name": "VOPL_CABC_CTRL0",
        "offset": "0x01c0",
        "size": "W",
        "reset": "0x00ed8000",
        "description": "Content Adaptive Backlight Control register0"
      },
      {
        "name": "VOPL_CABC_CTRL1",
        "offset": "0x01c4",
        "size": "W",
        "reset": "0x00fa0000",
        "description": "Content Adaptive Backlight Control register1"
      },
      {
        "name": "VOPL_CABC_CTRL2",
        "offset": "0x01c8",
        "size": "W",
        "reset": "0x000110f0",
        "description": "Content Adaptive Backlight Control register2"
      },
      {
        "name": "VOPL_CABC_CTRL3",
        "offset": "0x01cc",
        "size": "W",
        "reset": "0x00000000",
        "description": "Content Adaptive Backlight Control register3"
      },
      {
        "name": "VOPL_CABC_GAUSS_LINE0_0",
        "offset": "0x01d0",
        "size": "W",
        "reset": "0x15110903",
        "description": "CABC gauss line config register00"
      },
      {
        "name": "VOPL_CABC_GAUSS_LINE0_1",
        "offset": "0x01d4",
        "size": "W",
        "reset": "0x00030911",
        "description": "CABC gauss line config register01"
      },
      {
        "name": "VOPL_CABC_GAUSS_LINE1_0",
        "offset": "0x01d8",
        "size": "W",
        "reset": "0x1a150b04",
        "description": "CABC gauss line config register10"
      },
      {
        "name": "VOPL_CABC_GAUSS_LINE1_1",
        "offset": "0x01dc",
        "size": "W",
        "reset": "0x00040b15",
        "description": "CABC gauss line config register11"
      },
      {
        "name": "VOPL_CABC_GAUSS_LINE2_0",
        "offset": "0x01e0",
        "size": "W",
        "reset": "0x15110903",
        "description": "CABC gauss line config register20"
      },
      {
        "name": "VOPL_CABC_GAUSS_LINE2_1",
        "offset": "0x01e4",
        "size": "W",
        "reset": "0x00030911",
        "description": "CABC gauss line config register21"
      },
      {
        "name": "VOPL_FRC_LOWER01_0",
        "offset": "0x01e8",
        "size": "W",
        "reset": "0x12844821",
        "description": "FRC lookup table config register010"
      },
      {
        "name": "VOPL_FRC_LOWER01_1",
        "offset": "0x01ec",
        "size": "W",
        "reset": "0x21488412",
        "description": "FRC lookup table config register011"
      },
      {
        "name": "VOPL_FRC_LOWER10_0",
        "offset": "0x01f0",
        "size": "W",
        "reset": "0xa55a9696",
        "description": "FRC lookup table config register100"
      },
      {
        "name": "VOPL_FRC_LOWER10_1",
        "offset": "0x01f4",
        "size": "W",
        "reset": "0x5aa56969",
        "description": "FRC lookup table config register101"
      },
      {
        "name": "VOPL_FRC_LOWER11_0",
        "offset": "0x01f8",
        "size": "W",
        "reset": "0xdeb77bed",
        "description": "FRC lookup table config register110"
      },
      {
        "name": "VOPL_FRC_LOWER11_1",
        "offset": "0x01fc",
        "size": "W",
        "reset": "0xed7bb7de",
        "description": "FRC lookup table config register111"
      },
      {
        "name": "VOPL_INTR_EN0",
        "offset": "0x0280",
        "size": "W",
        "reset": "0x00000000",
        "description": "Interrupt enable register"
      },
      {
        "name": "VOPL_INTR_CLEAR0",
        "offset": "0x0284",
        "size": "W",
        "reset": "0x00000000",
        "description": "Interrupt clear register"
      },
      {
        "name": "VOPL_INTR_STATUS0",
        "offset": "0x0288",
        "size": "W",
        "reset": "0x00000000",
        "description": "interrupt  status"
      },
      {
        "name": "VOPL_INTR_RAW_STATUS0",
        "offset": "0x028c",
        "size": "W",
        "reset": "0x00000000",
        "description": "raw interrupt status"
      },
      {
        "name": "VOPL_LINE_FLAG",
        "offset": "0x02a0",
        "size": "W",
        "reset": "0x00000000",
        "description": "Line flag config register"
      },
      {
        "name": "VOPL_VOP_STATUS",
        "offset": "0x02a4",
        "size": "W",
        "reset": "0x00000000",
        "description": "vop status register"
      },
      {
        "name": "VOPL_BLANKING_VALUE",
        "offset": "0x02a8",
        "size": "W",
        "reset": "0x00000000",
        "description": "Register0000 Abstract"
      },
      {
        "name": "VOPL_MCU_BYPASS_PORT",
        "offset": "0x02ac",
        "size": "W",
        "reset": "0x00000000",
        "description": "MCU bypass port"
      },
      {
        "name": "VOPL_WIN0_DSP_BG",
        "offset": "0x02b0",
        "size": "W",
        "reset": "0x00000000",
        "description": "Win0 layer background color"
      },
      {
        "name": "VOPL_WIN1_DSP_BG",
        "offset": "0x02b4",
        "size": "W",
        "reset": "0x00000000",
        "description": "Win1 layer background color"
      },
      {
        "name": "VOPL_WIN2_DSP_BG",
        "offset": "0x02b8",
        "size": "W",
        "reset": "0x00000000",
        "description": "Win2 layer background color"
      },
      {
        "name": "VOPL_WIN3_DSP_BG",
        "offset": "0x02bc",
        "size": "W",
        "reset": "0x00000000",
        "description": "Win3 layer background color"
      },
      {
        "name": "VOPL_YUV2YUV_WIN",
        "offset": "0x02c0",
        "size": "W",
        "reset": "0x00000000",
        "description": "win yuv2yuv control register"
      },
      {
        "name": "VOPL_AUTO_GATING_EN",
        "offset": "0x02cc",
        "size": "W",
        "reset": "0x00000000",
        "description": "Auto gating enable"
      },
      {
        "name": "VOPL_WIN0_YUV2YUV_Y2R_COE0",
        "offset": "0x04e0",
        "size": "W",
        "reset": "0x00000000",
        "description": "WIN0 yuv2yuv y2r cofficient"
      },
      {
        "name": "VOPL_WIN0_YUV2YUV_Y2R_COE1",
        "offset": "0x04e4",
        "size": "W",
        "reset": "0x00000000",
        "description": "WIN0 yuv2yuv y2r cofficient"
      },
      {
        "name": "VOPL_WIN0_YUV2YUV_Y2R_COE2",
        "offset": "0x04e8",
        "size": "W",
        "reset": "0x00000000",
        "description": "WIN0 yuv2yuv y2r cofficient"
      },
      {
        "name": "VOPL_WIN0_YUV2YUV_Y2R_COE3",
        "offset": "0x04ec",
        "size": "W",
        "reset": "0x00000000",
        "description": "WIN0yuv2yuv y2r cofficient"
      },
      {
        "name": "VOPL_WIN0_YUV2YUV_Y2R_COE4",
        "offset": "0x04f0",
        "size": "W",
        "reset": "0x00000000",
        "description": "WIN0 yuv2yuv y2r cofficient"
      },
      {
        "name": "VOPL_WIN0_YUV2YUV_Y2R_COE5",
        "offset": "0x04f4",
        "size": "W",
        "reset": "0x00000000",
        "description": "WIN0 yuv2yuv y2r cofficient"
      },
      {
        "name": "VOPL_WIN0_YUV2YUV_Y2R_COE6",
        "offset": "0x04f8",
        "size": "W",
        "reset": "0x00000000",
        "description": "WIN0 yuv2yuv y2r cofficient"
      },
      {
        "name": "VOPL_WIN0_YUV2YUV_Y2R_COE7",
        "offset": "0x04fc",
        "size": "W",
        "reset": "0x00000000",
        "description": "WIN0 yuv2yuv y2r cofficient"
      },
      {
        "name": "VOPL_WIN0_YUV2YUV_R2R_COE0",
        "offset": "0x0500",
        "size": "W",
        "reset": "0x00000000",
        "description": "WIN0 yuv2yuv r2r cofficient"
      },
      {
        "name": "VOPL_WIN0_YUV2YUV_R2R_COE1",
        "offset": "0x0504",
        "size": "W",
        "reset": "0x00000000",
        "description": "WIN0 yuv2yuv r2r cofficient"
      },
      {
        "name": "VOPL_WIN0_YUV2YUV_R2R_COE2",
        "offset": "0x0508",
        "size": "W",
        "reset": "0x00000000",
        "description": "WIN0 yuv2yuv r2r cofficient"
      },
      {
        "name": "VOPL_WIN0_YUV2YUV_R2R_COE3",
        "offset": "0x050c",
        "size": "W",
        "reset": "0x00000000",
        "description": "WIN0 yuv2yuv r2r cofficient"
      },
      {
        "name": "VOPL_WIN0_YUV2YUV_R2R_COE4",
        "offset": "0x0510",
        "size": "W",
        "reset": "0x00000000",
        "description": "WIN0 yuv2yuv r2r cofficient"
      },
      {
        "name": "VOPL_WIN0_YUV2YUV_R2R_COE5",
        "offset": "0x0514",
        "size": "W",
        "reset": "0x00000000",
        "description": "WIN0 yuv2yuv r2r cofficient"
      },
      {
        "name": "VOPL_WIN0_YUV2YUV_R2R_COE6",
        "offset": "0x0518",
        "size": "W",
        "reset": "0x00000000",
        "description": "WIN0 yuv2yuv r2r cofficient"
      },
      {
        "name": "VOPL_WIN0_YUV2YUV_R2R_COE7",
        "offset": "0x051c",
        "size": "W",
        "reset": "0x00000000",
        "description": "WIN0 yuv2yuv r2r cofficient"
      },
      {
        "name": "VOPL_WIN0_YUV2YUV_R2Y_COE0",
        "offset": "0x0520",
        "size": "W",
        "reset": "0x00000000",
        "description": "WIN0 yuv2yuv r2y cofficient"
      },
      {
        "name": "VOPL_WIN0_YUV2YUV_R2Y_COE1",
        "offset": "0x0524",
        "size": "W",
        "reset": "0x00000000",
        "description": "WIN0 yuv2yuv r2y cofficient"
      },
      {
        "name": "VOPL_WIN0_YUV2YUV_R2Y_COE2",
        "offset": "0x0528",
        "size": "W",
        "reset": "0x00000000",
        "description": "WIN0 yuv2yuv r2y cofficient"
      },
      {
        "name": "VOPL_WIN0_YUV2YUV_R2Y_COE3",
        "offset": "0x052c",
        "size": "W",
        "reset": "0x00000000",
        "description": "WIN0 yuv2yuv r2y cofficient"
      },
      {
        "name": "VOPL_WIN0_YUV2YUV_R2Y_COE4",
        "offset": "0x0530",
        "size": "W",
        "reset": "0x00000000",
        "description": "WIN0 yuv2yuv r2y cofficient"
      },
      {
        "name": "VOPL_WIN0_YUV2YUV_R2Y_COE5",
        "offset": "0x0534",
        "size": "W",
        "reset": "0x00000000",
        "description": "WIN0 yuv2yuv r2y cofficient"
      },
      {
        "name": "VOPL_WIN0_YUV2YUV_R2Y_COE6",
        "offset": "0x0538",
        "size": "W",
        "reset": "0x00000000",
        "description": "WIN0 yuv2yuv r2y cofficient"
      },
      {
        "name": "VOPL_WIN0_YUV2YUV_R2Y_COE7",
        "offset": "0x053c",
        "size": "W",
        "reset": "0x00000000",
        "description": "WIN0 yuv2yuv r2y cofficient"
      },
      {
        "name": "VOPL_WIN2_YUV2YUV_Y2R_COE0",
        "offset": "0x05a0",
        "size": "W",
        "reset": "0x00000000",
        "description": "WIN2 yuv2yuv y2r cofficient"
      },
      {
        "name": "VOPL_WIN2_YUV2YUV_Y2R_COE1",
        "offset": "0x05a4",
        "size": "W",
        "reset": "0x00000000",
        "description": "WIN2 yuv2yuv y2r cofficient"
      },
      {
        "name": "VOPL_WIN2_YUV2YUV_Y2R_COE2",
        "offset": "0x05a8",
        "size": "W",
        "reset": "0x00000000",
        "description": "WIN2 yuv2yuv y2r cofficient"
      },
      {
        "name": "VOPL_WIN2_YUV2YUV_Y2R_COE3",
        "offset": "0x05ac",
        "size": "W",
        "reset": "0x00000000",
        "description": "WIN2 yuv2yuv y2r cofficient"
      },
      {
        "name": "VOPL_WIN2_YUV2YUV_Y2R_COE4",
        "offset": "0x05b0",
        "size": "W",
        "reset": "0x00000000",
        "description": "WIN2 yuv2yuv y2r cofficient"
      },
      {
        "name": "VOPL_WIN2_YUV2YUV_Y2R_COE5",
        "offset": "0x05b4",
        "size": "W",
        "reset": "0x00000000",
        "description": "WIN2 yuv2yuv y2r cofficient"
      },
      {
        "name": "VOPL_WIN2_YUV2YUV_Y2R_COE6",
        "offset": "0x05b8",
        "size": "W",
        "reset": "0x00000000",
        "description": "WIN2 yuv2yuv y2r cofficient"
      },
      {
        "name": "VOPL_WIN2_YUV2YUV_Y2R_COE7",
        "offset": "0x05bc",
        "size": "W",
        "reset": "0x00000000",
        "description": "WIN2 yuv2yuv y2r cofficient"
      },
      {
        "name": "VOPL_WIN2_YUV2YUV_R2R_COE0",
        "offset": "0x05c0",
        "size": "W",
        "reset": "0x00000000",
        "description": "WIN2 yuv2yuv r2r cofficient"
      },
      {
        "name": "VOPL_WIN2_YUV2YUV_R2R_COE1",
        "offset": "0x05c4",
        "size": "W",
        "reset": "0x00000000",
        "description": "WIN2 yuv2yuv r2r cofficient"
      },
      {
        "name": "VOPL_WIN2_YUV2YUV_R2R_COE2",
        "offset": "0x05c8",
        "size": "W",
        "reset": "0x00000000",
        "description": "WIN2 yuv2yuv r2r cofficient"
      },
      {
        "name": "VOPL_WIN2_YUV2YUV_R2R_COE3",
        "offset": "0x05cc",
        "size": "W",
        "reset": "0x00000000",
        "description": "WIN2 yuv2yuv r2r cofficient"
      },
      {
        "name": "VOPL_WIN2_YUV2YUV_R2R_COE4",
        "offset": "0x05d0",
        "size": "W",
        "reset": "0x00000000",
        "description": "WIN2 yuv2yuv r2r cofficient"
      },
      {
        "name": "VOPL_WIN2_YUV2YUV_R2R_COE5",
        "offset": "0x05d4",
        "size": "W",
        "reset": "0x00000000",
        "description": "WIN2 yuv2yuv r2r cofficient"
      },
      {
        "name": "VOPL_WIN2_YUV2YUV_R2R_COE6",
        "offset": "0x05d8",
        "size": "W",
        "reset": "0x00000000",
        "description": "WIN2 yuv2yuv r2r cofficient"
      },
      {
        "name": "VOPL_WIN2_YUV2YUV_R2R_COE7",
        "offset": "0x05dc",
        "size": "W",
        "reset": "0x00000000",
        "description": "WIN2 yuv2yuv r2r cofficient"
      },
      {
        "name": "VOPL_WIN2_YUV2YUV_R2Y_COE0",
        "offset": "0x05e0",
        "size": "W",
        "reset": "0x00000000",
        "description": "WIN2 yuv2yuv r2y cofficient"
      },
      {
        "name": "VOPL_WIN2_YUV2YUV_R2Y_COE1",
        "offset": "0x05e4",
        "size": "W",
        "reset": "0x00000000",
        "description": "WIN2 yuv2yuv r2y cofficient"
      },
      {
        "name": "VOPL_WIN2_YUV2YUV_R2Y_COE2",
        "offset": "0x05e8",
        "size": "W",
        "reset": "0x00000000",
        "description": "WIN2 yuv2yuv r2y cofficient"
      },
      {
        "name": "VOPL_WIN2_YUV2YUV_R2Y_COE3",
        "offset": "0x05ec",
        "size": "W",
        "reset": "0x00000000",
        "description": "WIN2 yuv2yuv r2y cofficient"
      },
      {
        "name": "VOPL_WIN2_YUV2YUV_R2Y_COE4",
        "offset": "0x05f0",
        "size": "W",
        "reset": "0x00000000",
        "description": "WIN2 yuv2yuv r2y cofficient"
      },
      {
        "name": "VOPL_WIN2_YUV2YUV_R2Y_COE5",
        "offset": "0x05f4",
        "size": "W",
        "reset": "0x00000000",
        "description": "WIN2 yuv2yuv r2y cofficient"
      },
      {
        "name": "VOPL_WIN2_YUV2YUV_R2Y_COE6",
        "offset": "0x05f8",
        "size": "W",
        "reset": "0x00000000",
        "description": "WIN2 yuv2yuv r2y cofficient"
      },
      {
        "name": "VOPL_WIN2_YUV2YUV_R2Y_COE7",
        "offset": "0x05fc",
        "size": "W",
        "reset": "0x00000000",
        "description": "WIN2 yuv2yuv r2y cofficient"
      },
      {
        "name": "VOPL_HWC_LUT_ADDR",
        "offset": "0x1800",
        "size": "W",
        "reset": "0x00000000",
        "description": "Hwc lut base address"
      },
      {
        "name": "VOPL_CABC_GAMMA_LUT_ADDR",
        "offset": "0x1c00",
        "size": "W",
        "reset": "0x00000000",
        "description": "CABC GAMMA lut base address"
      },
      {
        "name": "VOPL_GAMMA_LUT_ADDR",
        "offset": "0x2000",
        "size": "W",
        "reset": "0x00000000",
        "description": "GAMMA lut base address"
      }
    ]
  }
]