
################################################################################
#
# This file has been generated by SpyGlass:
#     Report Name      : moresimple
#     Report Created by: m110063553
#     Report Created on:  Sat Dec 27 16:43:36 2025
#     Working Directory: /home/m110/m110063553/Lab7
#     SpyGlass Version : SpyGlass_vR-2020.12-SP2
#     Policy Name      : SpyGlass(SpyGlass_vR-2020.12-SP2)
#                        clock-reset(SpyGlass_vR-2020.12-SP2)
#                        erc(SpyGlass_vR-2020.12-SP2)
#                        latch(SpyGlass_vR-2020.12-SP2)
#                        lint(SpyGlass_vR-2020.12-SP2)
#                        morelint(SpyGlass_vR-2020.12-SP2)
#                        openmore(SpyGlass_vR-2020.12-SP2)
#                        power_est(SpyGlass_vR-2020.12-SP2)
#                        simulation(SpyGlass_vR-2020.12-SP2)
#                        starc(SpyGlass_vR-2020.12-SP2)
#                        starc2005(SpyGlass_vR-2020.12-SP2)
#                        txv(SpyGlass_vR-2020.12-SP2)
#
#     Total Number of Generated Messages :          4
#     Number of Waived Messages          :          0
#     Number of Reported Messages        :          4
#     Number of Overlimit Messages       :          0
#
#
################################################################################

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
MORESIMPLE REPORT:


############### BuiltIn -> RuleGroup=Command-line read ###############
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
ID       Rule           Alias          Severity    File    Line    Wt    Message
======================================================================================
[4]      CMD_sglib03    SglibUnused    Info        N.A     -1      10    No Cell has been used in design from sglib file './spyglass-1/spyglass_cache/autogenerated_sglib/aggregate.sglib'
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++


############### BuiltIn -> RuleGroup=Design Read ###############
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
ID       Rule                    Alias                   Severity    File                                                                                               Line    Wt    Message
======================================================================================
[2]      DetectTopDesignUnits    DetectTopDesignUnits    Info        ./rtl/top.v                                                                                        13      2     Module top is a top level design unit
[0]      AutoGenerateSglib       AutoGenerateSglib       Info        ./spyglass-1/spyglass_cache/autogenerated_sglib/lc/spyglass_lc_aggregate_reports/moresimple.rpt    0       2     Sglib './spyglass-1/spyglass_cache/autogenerated_sglib/aggregate.sglib' has been auto-generated successfully
[1]      ElabSummary             ElabSummary             Info        ./spyglass-1/lint/lint_rtl/spyglass_reports/SpyGlass/elab_summary.rpt                              0       2     Please refer file './spyglass-1/lint/lint_rtl/spyglass_reports/SpyGlass/elab_summary.rpt' for elab summary report
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

################################################################################
#
# This file has been generated by SpyGlass:
#     Report Name      : moresimple
#     Report Created by: m110063553
#     Report Created on: Sat Dec 27 16:44:57 2025
#     Working Directory: /home/m110/m110063553/Lab7
#     SpyGlass Version : SpyGlass_vR-2020.12-SP2
#     Policy Name      : SpyGlass(SpyGlass_vR-2020.12-SP2)
#                        auto-verify(SpyGlass_vR-2020.12-SP2)
#                        erc(SpyGlass_vR-2020.12-SP2)
#                        latch(SpyGlass_vR-2020.12-SP2)
#                        lint(SpyGlass_vR-2020.12-SP2)
#                        morelint(SpyGlass_vR-2020.12-SP2)
#                        openmore(SpyGlass_vR-2020.12-SP2)
#                        simulation(SpyGlass_vR-2020.12-SP2)
#                        starc(SpyGlass_vR-2020.12-SP2)
#                        starc2005(SpyGlass_vR-2020.12-SP2)
#
#     Total Number of Generated Primary Messages   :          5
#     Total Number of Generated Secondary Messages :          0
#     Number of Waived Primary Messages            :          0
#     Number of Waived Secondary Messages          :          0
#     Number of Reported Primary Messages          :          5
#     Number of Overlimit Messages                 :          0
#
#
################################################################################

++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
MORESIMPLE REPORT:


############### BuiltIn -> RuleGroup=Command-line read ###############
++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
ID       Rule                     Alias          Severity    File    Line    Wt    Secondary Msg Count    Message
========================================================================================================================
[0]      checkCMD_unset_option    UnsetOption    Warning     N.A.    0       10    NA                     Option/Parameter 'enable_save_restore': Feature 'save-restore' is not supported with option 'policy=auto-verify'.Disabling all 'save-restore' related options
[5]      CMD_sglib03              SglibUnused    Info        N.A     -1      10    NA                     No Cell has been used in design from sglib file './spyglass-1/spyglass_cache/autogenerated_sglib/aggregate.sglib'
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++


############### BuiltIn -> RuleGroup=Design Read ###############
++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
ID       Rule                    Alias                   Severity    File                                                                           Line    Wt    Secondary Msg Count    Message
========================================================================================================================
[3]      DetectTopDesignUnits    DetectTopDesignUnits    Info        ./rtl/top.v                                                                    13      2     NA                     Module top is a top level design unit
[2]      ElabSummary             ElabSummary             Info        ./spyglass-1/lint/lint_turbo_rtl/spyglass_reports/SpyGlass/elab_summary.rpt    0       2     NA                     Please refer file './spyglass-1/lint/lint_turbo_rtl/spyglass_reports/SpyGlass/elab_summary.rpt' for elab summary report
[1]      TurboModeStatus         TurboModeStatus         Info        N.A.                                                                           0       10    NA                     Turbo-Mode is enabled in the current run as turbo_struct license feature successfully checked out
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

################################################################################
#
# This file has been generated by SpyGlass:
#     Report Name      : moresimple
#     Report Created by: m110063553
#     Report Created on:  Sat Dec 27 16:45:41 2025
#     Working Directory: /home/m110/m110063553/Lab7
#     SpyGlass Version : SpyGlass_vR-2020.12-SP2
#     Policy Name      : SpyGlass(SpyGlass_vR-2020.12-SP2)
#                        auto-verify(SpyGlass_vR-2020.12-SP2)
#
#     Total Number of Generated Messages :          6
#     Number of Waived Messages          :          0
#     Number of Reported Messages        :          6
#     Number of Overlimit Messages       :          0
#
#
################################################################################

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
MORESIMPLE REPORT:


############### BuiltIn -> RuleGroup=Command-line read ###############
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
ID       Rule                     Alias          Severity    File    Line    Wt    Message
======================================================================================
[0]      checkCMD_unset_option    UnsetOption    Warning     N.A.    0       10    Option/Parameter 'enable_save_restore': Feature 'save-restore' is not supported with option 'policy=auto-verify'.Disabling all 'save-restore' related options
[3]      CMD_sglib03              SglibUnused    Info        N.A     -1      10    No Cell has been used in design from sglib file './spyglass-1/spyglass_cache/autogenerated_sglib/aggregate.sglib'
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++


############### BuiltIn -> RuleGroup=Design Read ###############
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
ID       Rule                    Alias                   Severity    File                                                                                Line    Wt    Message
======================================================================================
[2]      DetectTopDesignUnits    DetectTopDesignUnits    Info        ./rtl/top.v                                                                         13      2     Module top is a top level design unit
[1]      ElabSummary             ElabSummary             Info        ./spyglass-1/lint/lint_functional_rtl/spyglass_reports/SpyGlass/elab_summary.rpt    0       2     Please refer file './spyglass-1/lint/lint_functional_rtl/spyglass_reports/SpyGlass/elab_summary.rpt' for elab summary report
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++


############### Non-BuiltIn -> Goal=lint/lint_functional_rtl ###############
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
ID       Rule                     Alias         Severity    File           Line    Wt    Message
======================================================================================
[22]     Av_Info_Case_Analysis    showSimVal    Info        ./rtl/top.v    13      10    Information for set_case_analysis value propagation for design 'top' is displayed
[21]     Av_initstate01           ResetState    Info        ./rtl/top.v    13      10    100 percent of sequential outputs are initialized with sets/resets and 0 percent sequential outputs are initialized by data path. Refer file: './spyglass-1/lint/lint_functional_rtl/spyglass_reports/auto-verify/auto_verify.reg' for details
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

################################################################################
#
# This file has been generated by SpyGlass:
#     Report Name      : moresimple
#     Report Created by: m110063553
#     Report Created on:  Sat Dec 27 16:46:19 2025
#     Working Directory: /home/m110/m110063553/Lab7
#     SpyGlass Version : SpyGlass_vR-2020.12-SP2
#     Policy Name      : SpyGlass(SpyGlass_vR-2020.12-SP2)
#                        lint(SpyGlass_vR-2020.12-SP2)
#
#     Total Number of Generated Messages :          4
#     Number of Waived Messages          :          0
#     Number of Reported Messages        :          4
#     Number of Overlimit Messages       :          0
#
#
################################################################################

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
MORESIMPLE REPORT:


############### BuiltIn -> RuleGroup=Command-line read ###############
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
ID       Rule           Alias          Severity    File    Line    Wt    Message
======================================================================================
[1]      CMD_sglib03    SglibUnused    Info        N.A     -1      10    No Cell has been used in design from sglib file './spyglass-1/spyglass_cache/autogenerated_sglib/aggregate.sglib'
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++


############### BuiltIn -> RuleGroup=Design Read ###############
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
ID       Rule                    Alias                   Severity    File                                                                          Line    Wt    Message
======================================================================================
[2]      DetectTopDesignUnits    DetectTopDesignUnits    Info        ./rtl/top.v                                                                   13      2     Module top is a top level design unit
[0]      ElabSummary             ElabSummary             Info        ./spyglass-1/lint/lint_abstract/spyglass_reports/SpyGlass/elab_summary.rpt    0       2     Please refer file './spyglass-1/lint/lint_abstract/spyglass_reports/SpyGlass/elab_summary.rpt' for elab summary report
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++


############### Non-BuiltIn -> Goal=lint/lint_abstract ###############
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
ID       Rule               Alias    Severity    File                                                                                     Line    Wt    Message
======================================================================================
[3]      LINT_abstract01             Info        ./spyglass-1/lint/lint_abstract/spyglass_reports/abstract_view/top_lint_abstract.sgdc    0       2     Abstract view for design 'top' succesfully created
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

################################################################################
#
# This file has been generated by SpyGlass:
#     Report Name      : moresimple
#     Report Created by: m110063553
#     Report Created on:  Sat Dec 27 16:46:27 2025
#     Working Directory: /home/m110/m110063553/Lab7
#     SpyGlass Version : SpyGlass_vR-2020.12-SP2
#     Policy Name      : SpyGlass(SpyGlass_vR-2020.12-SP2)
#                        clock-reset(SpyGlass_vR-2020.12-SP2)
#
#     Total Number of Generated Messages :         16
#     Number of Waived Messages          :          0
#     Number of Reported Messages        :         16
#     Number of Overlimit Messages       :          0
#
#
################################################################################

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
MORESIMPLE REPORT:


############### BuiltIn -> RuleGroup=Command-line read ###############
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
ID       Rule           Alias          Severity    File    Line    Wt    Message
======================================================================================
[1]      CMD_sglib03    SglibUnused    Info        N.A     -1      10    No Cell has been used in design from sglib file './spyglass-1/spyglass_cache/autogenerated_sglib/aggregate.sglib'
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++


############### BuiltIn -> RuleGroup=Design Read ###############
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
ID       Rule                    Alias                   Severity    File                                                                     Line    Wt    Message
======================================================================================
[2]      DetectTopDesignUnits    DetectTopDesignUnits    Info        ./rtl/top.v                                                              13      2     Module top is a top level design unit
[0]      ElabSummary             ElabSummary             Info        ./spyglass-1/cdc/cdc_setup/spyglass_reports/SpyGlass/elab_summary.rpt    0       2     Please refer file './spyglass-1/cdc/cdc_setup/spyglass_reports/SpyGlass/elab_summary.rpt' for elab summary report
[6]      Info_Case_Analysis      showSimVal              Info        ./rtl/top.v                                                              13      10    Information for set_case_analysis value propagation for design 'top' is displayed
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++


############### Non-BuiltIn -> Goal=cdc/cdc_setup ###############
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
ID       Rule                Alias    Severity    File                 Line    Wt    Message
======================================================================================
[7]      Clock_info01                 Info        ./rtl/top.v          28      2     Candidate clock: top.clk_1 of type: Primary Clock
[8]      Clock_info01                 Info        ./rtl/top.v          29      2     Candidate clock: top.clk_2 of type: Primary Clock
[9]      Clock_info01                 Info        ./rtl/top.v          30      2     Candidate clock: top.clk_3 of type: Primary Clock
[3]      Propagate_Clocks             Info        ./rtl/top.v          28      2     For top, clock(s) 'top.clk_1' of domain 'clk_1' propagated
[4]      Propagate_Clocks             Info        ./rtl/top.v          29      2     For top, clock(s) 'top.clk_2' of domain 'clk_2' propagated
[5]      Propagate_Clocks             Info        ./rtl/top.v          30      2     For top, clock(s) 'top.clk_3' of domain 'clk_3' propagated
[15]     Propagate_Resets             Info        ./rtl/top.v          31      2     For top, reset 'top.rst_n' propagated
[11]     Reset_info01                 Info        ./rtl/rst_sync2.v    24      2     Candidate clear: top.i_rst_sync2_clk1.rff1 of type Derived clear
[12]     Reset_info01                 Info        ./rtl/rst_sync2.v    24      2     Candidate clear: top.i_rst_sync2_clk2.rff1 of type Derived clear
[13]     Reset_info01                 Info        ./rtl/rst_sync2.v    24      2     Candidate clear: top.i_rst_sync2_clk3.rff1 of type Derived clear
[14]     Reset_info01                 Info        ./rtl/top.v          31      2     Candidate clear: top.rst_n of type Primary clear
[D]      Setup_clock01                Info        ./rtl/top.v          13      2     For design 'top', '3' source clock(s) and '3' clock cone node(s) are identified
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

################################################################################
#
# This file has been generated by SpyGlass:
#     Report Name      : moresimple
#     Report Created by: m110063553
#     Report Created on:  Sat Dec 27 16:46:34 2025
#     Working Directory: /home/m110/m110063553/Lab7
#     SpyGlass Version : SpyGlass_vR-2020.12-SP2
#     Policy Name      : SpyGlass(SpyGlass_vR-2020.12-SP2)
#                        clock-reset(SpyGlass_vR-2020.12-SP2)
#
#     Total Number of Generated Messages :         18
#     Number of Waived Messages          :          0
#     Number of Reported Messages        :         18
#     Number of Overlimit Messages       :          0
#
#
################################################################################

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
MORESIMPLE REPORT:


############### BuiltIn -> RuleGroup=Command-line read ###############
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
ID       Rule           Alias          Severity    File    Line    Wt    Message
======================================================================================
[1]      CMD_sglib03    SglibUnused    Info        N.A     -1      10    No Cell has been used in design from sglib file './spyglass-1/spyglass_cache/autogenerated_sglib/aggregate.sglib'
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++


############### BuiltIn -> RuleGroup=Design Read ###############
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
ID       Rule                    Alias                   Severity    File                                                                           Line    Wt    Message
======================================================================================
[2]      DetectTopDesignUnits    DetectTopDesignUnits    Info        ./rtl/top.v                                                                    13      2     Module top is a top level design unit
[0]      ElabSummary             ElabSummary             Info        ./spyglass-1/cdc/cdc_setup_check/spyglass_reports/SpyGlass/elab_summary.rpt    0       2     Please refer file './spyglass-1/cdc/cdc_setup_check/spyglass_reports/SpyGlass/elab_summary.rpt' for elab summary report
[14]     Info_Case_Analysis      showSimVal              Info        ./rtl/top.v                                                                    13      10    Information for set_case_analysis value propagation for design 'top' is displayed
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++


############### Non-BuiltIn -> Goal=cdc/cdc_setup_check ###############
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
ID       Rule                Alias    Severity    File                                                                                     Line    Wt    Message
======================================================================================
[15]     Clock_info01                 Info        ./rtl/top.v                                                                              28      2     Candidate clock: top.clk_1 of type: Primary Clock
[16]     Clock_info01                 Info        ./rtl/top.v                                                                              29      2     Candidate clock: top.clk_2 of type: Primary Clock
[17]     Clock_info01                 Info        ./rtl/top.v                                                                              30      2     Candidate clock: top.clk_3 of type: Primary Clock
[1D]     Clock_info15                 Info        N.A.                                                                                     0       2     Port-Clock information generated for PortClockMatrix report
[3]      Propagate_Clocks             Info        ./rtl/top.v                                                                              28      2     For top, clock(s) 'top.clk_1' of domain 'clk_1' propagated
[4]      Propagate_Clocks             Info        ./rtl/top.v                                                                              29      2     For top, clock(s) 'top.clk_2' of domain 'clk_2' propagated
[5]      Propagate_Clocks             Info        ./rtl/top.v                                                                              30      2     For top, clock(s) 'top.clk_3' of domain 'clk_3' propagated
[1C]     Propagate_Resets             Info        ./rtl/top.v                                                                              31      2     For top, reset 'top.rst_n' propagated
[18]     Reset_info01                 Info        ./rtl/rst_sync2.v                                                                        24      2     Candidate clear: top.i_rst_sync2_clk1.rff1 of type Derived clear
[19]     Reset_info01                 Info        ./rtl/rst_sync2.v                                                                        24      2     Candidate clear: top.i_rst_sync2_clk2.rff1 of type Derived clear
[1A]     Reset_info01                 Info        ./rtl/rst_sync2.v                                                                        24      2     Candidate clear: top.i_rst_sync2_clk3.rff1 of type Derived clear
[1B]     Reset_info01                 Info        ./rtl/top.v                                                                              31      2     Candidate clear: top.rst_n of type Primary clear
[13]     Setup_port01                 Info        ./rtl/top.v                                                                              13      2     Port coverage for top design unit 'top' is: '0' (0.00 %) port(s) not fully constrained
[F]      Setup_port01                 Info        ./spyglass-1/cdc/cdc_setup_check/spyglass_reports/clock-reset/top_input_abstract.sgdc    0       2     Abstracted sgdc file for input ports of block 'top' is generated
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

################################################################################
#
# This file has been generated by SpyGlass:
#     Report Name      : moresimple
#     Report Created by: m110063553
#     Report Created on:  Sat Dec 27 16:46:42 2025
#     Working Directory: /home/m110/m110063553/Lab7
#     SpyGlass Version : SpyGlass_vR-2020.12-SP2
#     Policy Name      : SpyGlass(SpyGlass_vR-2020.12-SP2)
#                        clock-reset(SpyGlass_vR-2020.12-SP2)
#
#     Total Number of Generated Messages :          9
#     Number of Waived Messages          :          0
#     Number of Reported Messages        :          9
#     Number of Overlimit Messages       :          0
#
#
################################################################################

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
MORESIMPLE REPORT:


############### BuiltIn -> RuleGroup=Command-line read ###############
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
ID       Rule           Alias          Severity    File    Line    Wt    Message
======================================================================================
[1]      CMD_sglib03    SglibUnused    Info        N.A     -1      10    No Cell has been used in design from sglib file './spyglass-1/spyglass_cache/autogenerated_sglib/aggregate.sglib'
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++


############### BuiltIn -> RuleGroup=Design Read ###############
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
ID       Rule                    Alias                   Severity    File                                                                                 Line    Wt    Message
======================================================================================
[2]      DetectTopDesignUnits    DetectTopDesignUnits    Info        ./rtl/top.v                                                                          13      2     Module top is a top level design unit
[0]      ElabSummary             ElabSummary             Info        ./spyglass-1/cdc/clock_reset_integrity/spyglass_reports/SpyGlass/elab_summary.rpt    0       2     Please refer file './spyglass-1/cdc/clock_reset_integrity/spyglass_reports/SpyGlass/elab_summary.rpt' for elab summary report
[6]      Info_Case_Analysis      showSimVal              Info        ./rtl/top.v                                                                          13      10    Information for set_case_analysis value propagation for design 'top' is displayed
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++


############### Non-BuiltIn -> Goal=cdc/clock_reset_integrity ###############
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
ID       Rule                  Alias    Severity    File           Line    Wt    Message
======================================================================================
[8]      Clock_Reset_info01             Info        N.A.           0       2     Clock-Reset Matrix information generated for Clock-Reset-Summary report
[3]      Propagate_Clocks               Info        ./rtl/top.v    28      2     For top, clock(s) 'top.clk_1' of domain 'clk_1' propagated
[4]      Propagate_Clocks               Info        ./rtl/top.v    29      2     For top, clock(s) 'top.clk_2' of domain 'clk_2' propagated
[5]      Propagate_Clocks               Info        ./rtl/top.v    30      2     For top, clock(s) 'top.clk_3' of domain 'clk_3' propagated
[7]      Propagate_Resets               Info        ./rtl/top.v    31      2     For top, reset 'top.rst_n' propagated
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

################################################################################
#
# This file has been generated by SpyGlass:
#     Report Name      : moresimple
#     Report Created by: m110063553
#     Report Created on:  Sat Dec 27 16:46:50 2025
#     Working Directory: /home/m110/m110063553/Lab7
#     SpyGlass Version : SpyGlass_vR-2020.12-SP2
#     Policy Name      : SpyGlass(SpyGlass_vR-2020.12-SP2)
#                        clock-reset(SpyGlass_vR-2020.12-SP2)
#
#     Total Number of Generated Messages :         32
#     Number of Waived Messages          :          0
#     Number of Reported Messages        :         32
#     Number of Overlimit Messages       :          0
#
#
################################################################################

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
MORESIMPLE REPORT:


############### BuiltIn -> RuleGroup=Command-line read ###############
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
ID       Rule           Alias          Severity    File    Line    Wt    Message
======================================================================================
[1]      CMD_sglib03    SglibUnused    Info        N.A     -1      10    No Cell has been used in design from sglib file './spyglass-1/spyglass_cache/autogenerated_sglib/aggregate.sglib'
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++


############### BuiltIn -> RuleGroup=Design Read ###############
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
ID       Rule                    Alias                   Severity    File                                                                             Line    Wt    Message
======================================================================================
[2]      DetectTopDesignUnits    DetectTopDesignUnits    Info        ./rtl/top.v                                                                      13      2     Module top is a top level design unit
[0]      ElabSummary             ElabSummary             Info        ./spyglass-1/cdc/cdc_verify_struct/spyglass_reports/SpyGlass/elab_summary.rpt    0       2     Please refer file './spyglass-1/cdc/cdc_verify_struct/spyglass_reports/SpyGlass/elab_summary.rpt' for elab summary report
[1A]     Info_Case_Analysis      showSimVal              Info        ./rtl/top.v                                                                      13      10    Information for set_case_analysis value propagation for design 'top' is displayed
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++


############### Non-BuiltIn -> Goal=cdc/cdc_verify_struct ###############
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
ID       Rule                    Alias    Severity    File                                                                                       Line    Wt    Message
======================================================================================
[1F]     Ac_crossing01                    Info        ./rtl/top.v                                                                                13      10    CrossingMatrix spreadsheet generated for design 'top'
[17]     Ac_sync01                        Info        ./rtl/cdc_sync2.v                                                                          30      2     Synchronized Crossing: destination flop top.i_clk_2_module.i_cdc_sync2_clk2.q0, clocked by top.clk_2, source flop top.i_clk_1_module.i_toggleff_clk1.tmp_lvl, clocked by top.clk_1, by method: Conventional multi-flop for metastability technique [Total Sources: 1 (Number of source domains: 1)]
[19]     Ac_sync01                        Info        ./rtl/cdc_sync2.v                                                                          30      2     Synchronized Crossing: destination flop top.i_clk_3_module.i_cdc_sync2_clk3.q0, clocked by top.clk_3, source flop top.i_clk_2_module.i_toggleff_clk2.tmp_lvl, clocked by top.clk_2, by method: Conventional multi-flop for metastability technique [Total Sources: 1 (Number of source domains: 1)]
[15]     Ac_sync01                        Info        ./rtl/clk_2_module.v                                                                       98      2     Synchronized Crossing: destination flop top.i_clk_2_module.clk2_CRC, clocked by top.clk_2, source flop top.i_clk_1_module.clk1_CRC, clocked by top.clk_1, by method: Enable Based Synchronizer [Total Sources: 1 (Number of source domains: 1)]
[14]     Ac_sync01                        Info        ./rtl/clk_2_module.v                                                                       105     2     Synchronized Crossing: destination flop top.i_clk_2_module.clk2_mode, clocked by top.clk_2, source flop top.i_clk_1_module.clk1_mode, clocked by top.clk_1, by method: Enable Based Synchronizer [Total Sources: 1 (Number of source domains: 1)]
[16]     Ac_sync02                        Info        ./rtl/clk_2_module.v                                                                       112     2     Synchronized Crossing: destination flop top.i_clk_2_module.clk2_message[59:0], clocked by top.clk_2, source flop top.i_clk_1_module.clk1_message[59:0], clocked by top.clk_1, by method: Enable Based Synchronizer [Total Sources: 1 (Number of source domains: 1)]
[18]     Ac_sync02                        Info        ./rtl/clk_3_module.v                                                                       68      2     Synchronized Crossing: destination flop top.i_clk_3_module.out[59:0], clocked by top.clk_3, source flop top.i_clk_2_module.clk2_out[59:0], clocked by top.clk_2, by method: Synchronization at And gate [Total Sources: 1 (Number of source domains: 1)]
[25]     Ar_sync01                        Info        ./rtl/cdc_sync2.v                                                                          30      10    Reset signal 'top.rst_n' for 'clear' pin of flop 'top.i_clk_3_module.i_cdc_sync2_clk3.q1', clocked by 'top.clk_3', is synchronized by method: Multi-flop reset synchronizer (Name:top.i_rst_sync2_clk3.rff1)
[26]     Ar_sync01                        Info        ./rtl/cdc_sync2.v                                                                          30      10    Reset signal 'top.rst_n' for 'clear' pin of flop 'top.i_clk_2_module.i_cdc_sync2_clk2.q1', clocked by 'top.clk_2', is synchronized by method: Multi-flop reset synchronizer (Name:top.i_rst_sync2_clk2.rff1)
[27]     Ar_sync01                        Info        ./rtl/toggleff.v                                                                           34      10    Reset signal 'top.rst_n' for 'clear' pin of flop 'top.i_clk_1_module.i_toggleff_clk1.tmp_lvl', clocked by 'top.clk_1', is synchronized by method: Multi-flop reset synchronizer (Name:top.i_rst_sync2_clk1.rff1)
[29]     Ar_syncdeassert01                Info        ./rtl/cdc_sync2.v                                                                          30      10    Reset signal 'top.rst_n' for 'clear' pin of flop 'top.i_clk_2_module.i_cdc_sync2_clk2.q1', synchronously de-asserts relative to clock signal 'top.clk_2'
[2A]     Ar_syncdeassert01                Info        ./rtl/cdc_sync2.v                                                                          30      10    Reset signal 'top.rst_n' for 'clear' pin of flop 'top.i_clk_3_module.i_cdc_sync2_clk3.q1', synchronously de-asserts relative to clock signal 'top.clk_3'
[28]     Ar_syncdeassert01                Info        ./rtl/toggleff.v                                                                           34      10    Reset signal 'top.rst_n' for 'clear' pin of flop 'top.i_clk_1_module.i_toggleff_clk1.tmp_lvl', synchronously de-asserts relative to clock signal 'top.clk_1'
[1C]     Clock_info01                     Info        ./rtl/top.v                                                                                28      2     Candidate clock: top.clk_1 of type: Primary Clock
[1D]     Clock_info01                     Info        ./rtl/top.v                                                                                29      2     Candidate clock: top.clk_2 of type: Primary Clock
[1E]     Clock_info01                     Info        ./rtl/top.v                                                                                30      2     Candidate clock: top.clk_3 of type: Primary Clock
[2B]     Clock_info15                     Info        N.A.                                                                                       0       2     Port-Clock information generated for PortClockMatrix report
[3]      Propagate_Clocks                 Info        ./rtl/top.v                                                                                28      2     For top, clock(s) 'top.clk_1' of domain 'clk_1' propagated
[4]      Propagate_Clocks                 Info        ./rtl/top.v                                                                                29      2     For top, clock(s) 'top.clk_2' of domain 'clk_2' propagated
[5]      Propagate_Clocks                 Info        ./rtl/top.v                                                                                30      2     For top, clock(s) 'top.clk_3' of domain 'clk_3' propagated
[24]     Propagate_Resets                 Info        ./rtl/top.v                                                                                31      2     For top, reset 'top.rst_n' propagated
[20]     Reset_info01                     Info        ./rtl/rst_sync2.v                                                                          24      2     Candidate clear: top.i_rst_sync2_clk1.rff1 of type Derived clear
[21]     Reset_info01                     Info        ./rtl/rst_sync2.v                                                                          24      2     Candidate clear: top.i_rst_sync2_clk2.rff1 of type Derived clear
[22]     Reset_info01                     Info        ./rtl/rst_sync2.v                                                                          24      2     Candidate clear: top.i_rst_sync2_clk3.rff1 of type Derived clear
[23]     Reset_info01                     Info        ./rtl/top.v                                                                                31      2     Candidate clear: top.rst_n of type Primary clear
[13]     Setup_port01                     Info        ./rtl/top.v                                                                                13      2     Port coverage for top design unit 'top' is: '0' (0.00 %) port(s) not fully constrained
[F]      Setup_port01                     Info        ./spyglass-1/cdc/cdc_verify_struct/spyglass_reports/clock-reset/top_input_abstract.sgdc    0       2     Abstracted sgdc file for input ports of block 'top' is generated
[1B]     Setup_quasi_static01             Info        ./spyglass-1/cdc/cdc_verify_struct/spyglass_reports/clock-reset/auto_quasi_static.sgdc     25      2     For design 'top', '0' quasi_static constraint(s) inferred
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++

################################################################################
#
# This file has been generated by SpyGlass:
#     Report Name      : moresimple
#     Report Created by: m110063553
#     Report Created on:  Sat Dec 27 16:46:58 2025
#     Working Directory: /home/m110/m110063553/Lab7
#     SpyGlass Version : SpyGlass_vR-2020.12-SP2
#     Policy Name      : SpyGlass(SpyGlass_vR-2020.12-SP2)
#                        clock-reset(SpyGlass_vR-2020.12-SP2)
#
#     Total Number of Generated Messages :         40
#     Number of Waived Messages          :          0
#     Number of Reported Messages        :         40
#     Number of Overlimit Messages       :          0
#
#
################################################################################

+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
MORESIMPLE REPORT:


############### BuiltIn -> RuleGroup=Command-line read ###############
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
ID       Rule           Alias          Severity    File    Line    Wt    Message
======================================================================================
[1]      CMD_sglib03    SglibUnused    Info        N.A     -1      10    No Cell has been used in design from sglib file './spyglass-1/spyglass_cache/autogenerated_sglib/aggregate.sglib'
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++


############### BuiltIn -> RuleGroup=Design Read ###############
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
ID       Rule                    Alias                   Severity    File                                                                      Line    Wt    Message
======================================================================================
[2]      DetectTopDesignUnits    DetectTopDesignUnits    Info        ./rtl/top.v                                                               13      2     Module top is a top level design unit
[0]      ElabSummary             ElabSummary             Info        ./spyglass-1/cdc/cdc_verify/spyglass_reports/SpyGlass/elab_summary.rpt    0       2     Please refer file './spyglass-1/cdc/cdc_verify/spyglass_reports/SpyGlass/elab_summary.rpt' for elab summary report
[1A]     Info_Case_Analysis      showSimVal              Info        ./rtl/top.v                                                               13      10    Information for set_case_analysis value propagation for design 'top' is displayed
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++


############### Non-BuiltIn -> Goal=cdc/cdc_verify ###############
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
ID       Rule                    Alias                      Severity    File                                                                                Line    Wt    Message
======================================================================================
[4A]     Ac_cdc01a               ClkCross Data Hold         Info        ./rtl/cdc_sync2.v                                                                   30      10    Fast('top.clk_2') to slow('top.clk_3') clock crossing(from 'top.i_clk_2_module.i_toggleff_clk2.tmp_lvl' to 'top.i_clk_3_module.i_cdc_sync2_clk3.q0') detected. Data hold check:PASSED
[51]     Ac_clockperiod02                                   Info        ./scripts/top.sgdc                                                                  3       2     For top design unit 'top', Period has been rounded for 2 (66 %) clocks. Refer file: './spyglass-1/cdc/cdc_verify/spyglass_reports/clock-reset/Ac_clockperiod02.csv' for details
[1F]     Ac_crossing01                                      Info        ./rtl/top.v                                                                         13      10    CrossingMatrix spreadsheet generated for design 'top'
[4C]     Ac_datahold01a          Ac_sync Data Enable Seq    Info        ./rtl/clk_2_module.v                                                                98      2     Synchronized crossing: destination flop 'top.i_clk_2_module.clk2_CRC', clocked by 'top.clk_2', source flop 'top.i_clk_1_module.clk1_CRC', clocked by 'top.clk_1'. Data-enable sequencing check: PASSED
[4B]     Ac_datahold01a          Ac_sync Data Enable Seq    Info        ./rtl/clk_2_module.v                                                                105     2     Synchronized crossing: destination flop 'top.i_clk_2_module.clk2_mode', clocked by 'top.clk_2', source flop 'top.i_clk_1_module.clk1_mode', clocked by 'top.clk_1'. Data-enable sequencing check: PASSED
[4D]     Ac_datahold01a          Ac_sync Data Enable Seq    Info        ./rtl/clk_2_module.v                                                                112     2     Synchronized crossing: destination flop 'top.i_clk_2_module.clk2_message[59:0]', clocked by 'top.clk_2', source flop 'top.i_clk_1_module.clk1_message[59:0]', clocked by 'top.clk_1'. Data-enable sequencing check: PASSED
[4E]     Ac_datahold01a          Ac_sync Data Enable Seq    Info        ./rtl/clk_3_module.v                                                                68      2     Synchronized crossing: destination flop 'top.i_clk_3_module.out[59:0]', clocked by 'top.clk_3', source flop 'top.i_clk_2_module.clk2_out[59:0]', clocked by 'top.clk_2'. Data-enable sequencing check: PASSED
[49]     Ac_initstate01          ResetState                 Info        ./rtl/top.v                                                                         13      10    100 percent of sequential outputs are initialized with sets/resets and 0 percent sequential outputs are initialized by data path. Refer file: './spyglass-1/cdc/cdc_verify/spyglass_reports/clock-reset/adv_cdc.reg' for details
[52]     Ac_report01             PropStatistics             Info        ./rtl/top.v                                                                         13      10    Implicit: '5' implicit properties analyzed, '0' failed, '5' passed, '0' partially proved, '0' not analyzed, '0' others for top design unit 'top'. Refer file: './spyglass-1/cdc/cdc_verify/spyglass_reports/clock-reset/adv_cdc.rpt' for details
[17]     Ac_sync01                                          Info        ./rtl/cdc_sync2.v                                                                   30      2     Synchronized Crossing: destination flop top.i_clk_2_module.i_cdc_sync2_clk2.q0, clocked by top.clk_2, source flop top.i_clk_1_module.i_toggleff_clk1.tmp_lvl, clocked by top.clk_1, by method: Conventional multi-flop for metastability technique [Total Sources: 1 (Number of source domains: 1)]
[19]     Ac_sync01                                          Info        ./rtl/cdc_sync2.v                                                                   30      2     Synchronized Crossing: destination flop top.i_clk_3_module.i_cdc_sync2_clk3.q0, clocked by top.clk_3, source flop top.i_clk_2_module.i_toggleff_clk2.tmp_lvl, clocked by top.clk_2, by method: Conventional multi-flop for metastability technique [Total Sources: 1 (Number of source domains: 1)]
[15]     Ac_sync01                                          Info        ./rtl/clk_2_module.v                                                                98      2     Synchronized Crossing: destination flop top.i_clk_2_module.clk2_CRC, clocked by top.clk_2, source flop top.i_clk_1_module.clk1_CRC, clocked by top.clk_1, by method: Enable Based Synchronizer [Total Sources: 1 (Number of source domains: 1)]
[14]     Ac_sync01                                          Info        ./rtl/clk_2_module.v                                                                105     2     Synchronized Crossing: destination flop top.i_clk_2_module.clk2_mode, clocked by top.clk_2, source flop top.i_clk_1_module.clk1_mode, clocked by top.clk_1, by method: Enable Based Synchronizer [Total Sources: 1 (Number of source domains: 1)]
[16]     Ac_sync02                                          Info        ./rtl/clk_2_module.v                                                                112     2     Synchronized Crossing: destination flop top.i_clk_2_module.clk2_message[59:0], clocked by top.clk_2, source flop top.i_clk_1_module.clk1_message[59:0], clocked by top.clk_1, by method: Enable Based Synchronizer [Total Sources: 1 (Number of source domains: 1)]
[18]     Ac_sync02                                          Info        ./rtl/clk_3_module.v                                                                68      2     Synchronized Crossing: destination flop top.i_clk_3_module.out[59:0], clocked by top.clk_3, source flop top.i_clk_2_module.clk2_out[59:0], clocked by top.clk_2, by method: Synchronization at And gate [Total Sources: 1 (Number of source domains: 1)]
[25]     Ar_sync01                                          Info        ./rtl/cdc_sync2.v                                                                   30      10    Reset signal 'top.rst_n' for 'clear' pin of flop 'top.i_clk_3_module.i_cdc_sync2_clk3.q1', clocked by 'top.clk_3', is synchronized by method: Multi-flop reset synchronizer (Name:top.i_rst_sync2_clk3.rff1)
[26]     Ar_sync01                                          Info        ./rtl/cdc_sync2.v                                                                   30      10    Reset signal 'top.rst_n' for 'clear' pin of flop 'top.i_clk_2_module.i_cdc_sync2_clk2.q1', clocked by 'top.clk_2', is synchronized by method: Multi-flop reset synchronizer (Name:top.i_rst_sync2_clk2.rff1)
[27]     Ar_sync01                                          Info        ./rtl/toggleff.v                                                                    34      10    Reset signal 'top.rst_n' for 'clear' pin of flop 'top.i_clk_1_module.i_toggleff_clk1.tmp_lvl', clocked by 'top.clk_1', is synchronized by method: Multi-flop reset synchronizer (Name:top.i_rst_sync2_clk1.rff1)
[29]     Ar_syncdeassert01                                  Info        ./rtl/cdc_sync2.v                                                                   30      10    Reset signal 'top.rst_n' for 'clear' pin of flop 'top.i_clk_2_module.i_cdc_sync2_clk2.q1', synchronously de-asserts relative to clock signal 'top.clk_2'
[2A]     Ar_syncdeassert01                                  Info        ./rtl/cdc_sync2.v                                                                   30      10    Reset signal 'top.rst_n' for 'clear' pin of flop 'top.i_clk_3_module.i_cdc_sync2_clk3.q1', synchronously de-asserts relative to clock signal 'top.clk_3'
[28]     Ar_syncdeassert01                                  Info        ./rtl/toggleff.v                                                                    34      10    Reset signal 'top.rst_n' for 'clear' pin of flop 'top.i_clk_1_module.i_toggleff_clk1.tmp_lvl', synchronously de-asserts relative to clock signal 'top.clk_1'
[1C]     Clock_info01                                       Info        ./rtl/top.v                                                                         28      2     Candidate clock: top.clk_1 of type: Primary Clock
[1D]     Clock_info01                                       Info        ./rtl/top.v                                                                         29      2     Candidate clock: top.clk_2 of type: Primary Clock
[1E]     Clock_info01                                       Info        ./rtl/top.v                                                                         30      2     Candidate clock: top.clk_3 of type: Primary Clock
[2B]     Clock_info15                                       Info        N.A.                                                                                0       2     Port-Clock information generated for PortClockMatrix report
[3]      Propagate_Clocks                                   Info        ./rtl/top.v                                                                         28      2     For top, clock(s) 'top.clk_1' of domain 'clk_1' propagated
[4]      Propagate_Clocks                                   Info        ./rtl/top.v                                                                         29      2     For top, clock(s) 'top.clk_2' of domain 'clk_2' propagated
[5]      Propagate_Clocks                                   Info        ./rtl/top.v                                                                         30      2     For top, clock(s) 'top.clk_3' of domain 'clk_3' propagated
[24]     Propagate_Resets                                   Info        ./rtl/top.v                                                                         31      2     For top, reset 'top.rst_n' propagated
[20]     Reset_info01                                       Info        ./rtl/rst_sync2.v                                                                   24      2     Candidate clear: top.i_rst_sync2_clk1.rff1 of type Derived clear
[21]     Reset_info01                                       Info        ./rtl/rst_sync2.v                                                                   24      2     Candidate clear: top.i_rst_sync2_clk2.rff1 of type Derived clear
[22]     Reset_info01                                       Info        ./rtl/rst_sync2.v                                                                   24      2     Candidate clear: top.i_rst_sync2_clk3.rff1 of type Derived clear
[23]     Reset_info01                                       Info        ./rtl/top.v                                                                         31      2     Candidate clear: top.rst_n of type Primary clear
[13]     Setup_port01                                       Info        ./rtl/top.v                                                                         13      2     Port coverage for top design unit 'top' is: '0' (0.00 %) port(s) not fully constrained
[F]      Setup_port01                                       Info        ./spyglass-1/cdc/cdc_verify/spyglass_reports/clock-reset/top_input_abstract.sgdc    0       2     Abstracted sgdc file for input ports of block 'top' is generated
[1B]     Setup_quasi_static01                               Info        ./spyglass-1/cdc/cdc_verify/spyglass_reports/clock-reset/auto_quasi_static.sgdc     25      2     For design 'top', '0' quasi_static constraint(s) inferred
+++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++++
