// Seed: 4243420828
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12
);
  input wire id_12;
  output wire id_11;
  input wire id_10;
  input wire id_9;
  output wire id_8;
  output wire id_7;
  output wire id_6;
  output wire id_5;
  input wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  wire id_13;
endmodule
module module_1 #(
    parameter id_3 = 32'd59
) (
    input wand id_0,
    output tri0 id_1,
    input supply1 id_2,
    input tri1 _id_3
);
  logic [id_3 : id_3] id_5 = -1;
  logic id_6;
  assign id_6 = ~id_0;
  module_0 modCall_1 (
      id_5,
      id_5,
      id_6,
      id_5,
      id_5,
      id_5,
      id_5,
      id_6,
      id_5,
      id_6,
      id_6,
      id_6
  );
  wire id_7;
  logic [id_3 : -1] id_8 = id_0;
  assign id_8[-1 : 1'b0] = 1'b0;
endmodule
