{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1571515917164 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1571515917168 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Oct 19 16:11:57 2019 " "Processing started: Sat Oct 19 16:11:57 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1571515917168 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571515917168 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off dds -c dds " "Command: quartus_map --read_settings_files=on --write_settings_files=off dds -c dds" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571515917168 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1571515917534 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1571515917534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_slave/synthesis/spi_slave.v 1 1 " "Found 1 design units, including 1 entities, in source file spi_slave/synthesis/spi_slave.v" { { "Info" "ISGN_ENTITY_NAME" "1 spi_slave " "Found entity 1: spi_slave" {  } { { "spi_slave/synthesis/spi_slave.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/spi_slave/synthesis/spi_slave.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571515924982 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571515924982 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spi_slave/synthesis/submodules/spiphyslave.v 6 6 " "Found 6 design units, including 6 entities, in source file spi_slave/synthesis/submodules/spiphyslave.v" { { "Info" "ISGN_ENTITY_NAME" "1 SPIPhy " "Found entity 1: SPIPhy" {  } { { "spi_slave/synthesis/submodules/spiphyslave.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/spi_slave/synthesis/submodules/spiphyslave.v" 59 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571515924985 ""} { "Info" "ISGN_ENTITY_NAME" "2 MOSIctl " "Found entity 2: MOSIctl" {  } { { "spi_slave/synthesis/submodules/spiphyslave.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/spi_slave/synthesis/submodules/spiphyslave.v" 267 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571515924985 ""} { "Info" "ISGN_ENTITY_NAME" "3 MISOctl " "Found entity 3: MISOctl" {  } { { "spi_slave/synthesis/submodules/spiphyslave.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/spi_slave/synthesis/submodules/spiphyslave.v" 482 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571515924985 ""} { "Info" "ISGN_ENTITY_NAME" "4 spi_phy_internal_altera_avalon_st_idle_remover " "Found entity 4: spi_phy_internal_altera_avalon_st_idle_remover" {  } { { "spi_slave/synthesis/submodules/spiphyslave.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/spi_slave/synthesis/submodules/spiphyslave.v" 625 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571515924985 ""} { "Info" "ISGN_ENTITY_NAME" "5 spi_phy_internal_altera_avalon_st_idle_inserter " "Found entity 5: spi_phy_internal_altera_avalon_st_idle_inserter" {  } { { "spi_slave/synthesis/submodules/spiphyslave.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/spi_slave/synthesis/submodules/spiphyslave.v" 688 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571515924985 ""} { "Info" "ISGN_ENTITY_NAME" "6 single_output_pipeline_stage " "Found entity 6: single_output_pipeline_stage" {  } { { "spi_slave/synthesis/submodules/spiphyslave.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/spi_slave/synthesis/submodules/spiphyslave.v" 751 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571515924985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571515924985 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "dds.v(213) " "Verilog HDL information at dds.v(213): always construct contains both blocking and non-blocking assignments" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 213 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1571515924988 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "dds.v(271) " "Verilog HDL information at dds.v(271): always construct contains both blocking and non-blocking assignments" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 271 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1571515924988 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dds.v 1 1 " "Found 1 design units, including 1 entities, in source file dds.v" { { "Info" "ISGN_ENTITY_NAME" "1 dds " "Found entity 1: dds" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571515924989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571515924989 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sine_table.v 1 1 " "Found 1 design units, including 1 entities, in source file sine_table.v" { { "Info" "ISGN_ENTITY_NAME" "1 sine_table " "Found entity 1: sine_table" {  } { { "sine_table.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/sine_table.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571515924992 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571515924992 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pos_saw.v 1 1 " "Found 1 design units, including 1 entities, in source file pos_saw.v" { { "Info" "ISGN_ENTITY_NAME" "1 pos_saw " "Found entity 1: pos_saw" {  } { { "pos_saw.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/pos_saw.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571515924995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571515924995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "neg_saw.v 1 1 " "Found 1 design units, including 1 entities, in source file neg_saw.v" { { "Info" "ISGN_ENTITY_NAME" "1 neg_saw " "Found entity 1: neg_saw" {  } { { "neg_saw.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/neg_saw.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571515924998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571515924998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "base_tri.v 1 1 " "Found 1 design units, including 1 entities, in source file base_tri.v" { { "Info" "ISGN_ENTITY_NAME" "1 base_tri " "Found entity 1: base_tri" {  } { { "base_tri.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/base_tri.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571515925001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571515925001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "base_sq.v 1 1 " "Found 1 design units, including 1 entities, in source file base_sq.v" { { "Info" "ISGN_ENTITY_NAME" "1 base_sq " "Found entity 1: base_sq" {  } { { "base_sq.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/base_sq.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571515925004 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571515925004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wave_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file wave_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 wave_mux " "Found entity 1: wave_mux" {  } { { "wave_mux.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/wave_mux.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571515925007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571515925007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_table_addr_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file rom_table_addr_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 rom_table_addr_mux " "Found entity 1: rom_table_addr_mux" {  } { { "rom_table_addr_mux.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/rom_table_addr_mux.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571515925010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571515925010 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "dds " "Elaborating entity \"dds\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1571515925180 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "midi_velocity dds.v(269) " "Verilog HDL or VHDL warning at dds.v(269): object \"midi_velocity\" assigned a value but never read" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 269 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1571515925181 "|dds"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 dds.v(233) " "Verilog HDL assignment warning at dds.v(233): truncated value with size 32 to match size of target (3)" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 233 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1571515925193 "|dds"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "24 8 dds.v(240) " "Verilog HDL assignment warning at dds.v(240): truncated value with size 24 to match size of target (8)" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 240 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1571515925193 "|dds"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 dds.v(272) " "Verilog HDL assignment warning at dds.v(272): truncated value with size 32 to match size of target (5)" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 272 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1571515925195 "|dds"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "led dds.v(302) " "Verilog HDL Always Construct warning at dds.v(302): inferring latch(es) for variable \"led\", which holds its previous value in one or more paths through the always construct" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1571515925198 "|dds"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "notes.data_a 0 dds.v(38) " "Net \"notes.data_a\" at dds.v(38) has no driver or initial value, using a default initial value '0'" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 38 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1571515925202 "|dds"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "notes.waddr_a 0 dds.v(38) " "Net \"notes.waddr_a\" at dds.v(38) has no driver or initial value, using a default initial value '0'" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 38 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1571515925202 "|dds"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "notes.we_a 0 dds.v(38) " "Net \"notes.we_a\" at dds.v(38) has no driver or initial value, using a default initial value '0'" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 38 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1571515925202 "|dds"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "led\[7\] dds.v(302) " "Inferred latch for \"led\[7\]\" at dds.v(302)" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571515925205 "|dds"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "led\[6\] dds.v(302) " "Inferred latch for \"led\[6\]\" at dds.v(302)" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571515925205 "|dds"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "led\[5\] dds.v(302) " "Inferred latch for \"led\[5\]\" at dds.v(302)" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571515925205 "|dds"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "led\[4\] dds.v(302) " "Inferred latch for \"led\[4\]\" at dds.v(302)" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571515925205 "|dds"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "led\[3\] dds.v(302) " "Inferred latch for \"led\[3\]\" at dds.v(302)" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571515925205 "|dds"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "led\[2\] dds.v(302) " "Inferred latch for \"led\[2\]\" at dds.v(302)" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571515925205 "|dds"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "led\[1\] dds.v(302) " "Inferred latch for \"led\[1\]\" at dds.v(302)" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571515925205 "|dds"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "led\[0\] dds.v(302) " "Inferred latch for \"led\[0\]\" at dds.v(302)" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571515925206 "|dds"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "note_on\[254\] dds.v(302) " "Inferred latch for \"note_on\[254\]\" at dds.v(302)" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571515925206 "|dds"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "note_on\[253\] dds.v(302) " "Inferred latch for \"note_on\[253\]\" at dds.v(302)" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571515925206 "|dds"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "note_on\[252\] dds.v(302) " "Inferred latch for \"note_on\[252\]\" at dds.v(302)" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571515925206 "|dds"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "note_on\[251\] dds.v(302) " "Inferred latch for \"note_on\[251\]\" at dds.v(302)" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571515925206 "|dds"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "note_on\[250\] dds.v(302) " "Inferred latch for \"note_on\[250\]\" at dds.v(302)" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571515925206 "|dds"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "note_on\[249\] dds.v(302) " "Inferred latch for \"note_on\[249\]\" at dds.v(302)" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571515925206 "|dds"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "note_on\[248\] dds.v(302) " "Inferred latch for \"note_on\[248\]\" at dds.v(302)" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571515925206 "|dds"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "note_on\[247\] dds.v(302) " "Inferred latch for \"note_on\[247\]\" at dds.v(302)" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571515925206 "|dds"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "note_on\[246\] dds.v(302) " "Inferred latch for \"note_on\[246\]\" at dds.v(302)" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571515925206 "|dds"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "note_on\[245\] dds.v(302) " "Inferred latch for \"note_on\[245\]\" at dds.v(302)" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571515925206 "|dds"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "note_on\[244\] dds.v(302) " "Inferred latch for \"note_on\[244\]\" at dds.v(302)" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571515925206 "|dds"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "note_on\[243\] dds.v(302) " "Inferred latch for \"note_on\[243\]\" at dds.v(302)" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571515925206 "|dds"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "note_on\[242\] dds.v(302) " "Inferred latch for \"note_on\[242\]\" at dds.v(302)" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571515925206 "|dds"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "note_on\[241\] dds.v(302) " "Inferred latch for \"note_on\[241\]\" at dds.v(302)" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571515925206 "|dds"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "note_on\[240\] dds.v(302) " "Inferred latch for \"note_on\[240\]\" at dds.v(302)" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571515925206 "|dds"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "note_on\[239\] dds.v(302) " "Inferred latch for \"note_on\[239\]\" at dds.v(302)" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571515925206 "|dds"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "note_on\[238\] dds.v(302) " "Inferred latch for \"note_on\[238\]\" at dds.v(302)" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571515925206 "|dds"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "note_on\[237\] dds.v(302) " "Inferred latch for \"note_on\[237\]\" at dds.v(302)" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571515925206 "|dds"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "note_on\[236\] dds.v(302) " "Inferred latch for \"note_on\[236\]\" at dds.v(302)" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571515925207 "|dds"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "note_on\[235\] dds.v(302) " "Inferred latch for \"note_on\[235\]\" at dds.v(302)" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571515925207 "|dds"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "note_on\[234\] dds.v(302) " "Inferred latch for \"note_on\[234\]\" at dds.v(302)" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571515925207 "|dds"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "note_on\[233\] dds.v(302) " "Inferred latch for \"note_on\[233\]\" at dds.v(302)" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571515925207 "|dds"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "note_on\[232\] dds.v(302) " "Inferred latch for \"note_on\[232\]\" at dds.v(302)" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571515925207 "|dds"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "note_on\[231\] dds.v(302) " "Inferred latch for \"note_on\[231\]\" at dds.v(302)" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571515925207 "|dds"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "note_on\[230\] dds.v(302) " "Inferred latch for \"note_on\[230\]\" at dds.v(302)" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571515925207 "|dds"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "note_on\[229\] dds.v(302) " "Inferred latch for \"note_on\[229\]\" at dds.v(302)" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571515925207 "|dds"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "note_on\[228\] dds.v(302) " "Inferred latch for \"note_on\[228\]\" at dds.v(302)" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571515925207 "|dds"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "note_on\[227\] dds.v(302) " "Inferred latch for \"note_on\[227\]\" at dds.v(302)" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571515925207 "|dds"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "note_on\[226\] dds.v(302) " "Inferred latch for \"note_on\[226\]\" at dds.v(302)" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571515925207 "|dds"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "note_on\[225\] dds.v(302) " "Inferred latch for \"note_on\[225\]\" at dds.v(302)" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571515925207 "|dds"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "note_on\[224\] dds.v(302) " "Inferred latch for \"note_on\[224\]\" at dds.v(302)" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571515925207 "|dds"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "note_on\[223\] dds.v(302) " "Inferred latch for \"note_on\[223\]\" at dds.v(302)" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571515925207 "|dds"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "note_on\[222\] dds.v(302) " "Inferred latch for \"note_on\[222\]\" at dds.v(302)" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571515925207 "|dds"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "note_on\[221\] dds.v(302) " "Inferred latch for \"note_on\[221\]\" at dds.v(302)" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571515925207 "|dds"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "note_on\[220\] dds.v(302) " "Inferred latch for \"note_on\[220\]\" at dds.v(302)" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571515925207 "|dds"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "note_on\[219\] dds.v(302) " "Inferred latch for \"note_on\[219\]\" at dds.v(302)" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571515925207 "|dds"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "note_on\[218\] dds.v(302) " "Inferred latch for \"note_on\[218\]\" at dds.v(302)" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571515925207 "|dds"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "note_on\[217\] dds.v(302) " "Inferred latch for \"note_on\[217\]\" at dds.v(302)" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571515925207 "|dds"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "note_on\[216\] dds.v(302) " "Inferred latch for \"note_on\[216\]\" at dds.v(302)" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571515925208 "|dds"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "note_on\[215\] dds.v(302) " "Inferred latch for \"note_on\[215\]\" at dds.v(302)" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571515925208 "|dds"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "note_on\[214\] dds.v(302) " "Inferred latch for \"note_on\[214\]\" at dds.v(302)" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571515925208 "|dds"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "note_on\[213\] dds.v(302) " "Inferred latch for \"note_on\[213\]\" at dds.v(302)" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571515925208 "|dds"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "note_on\[212\] dds.v(302) " "Inferred latch for \"note_on\[212\]\" at dds.v(302)" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571515925208 "|dds"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "note_on\[211\] dds.v(302) " "Inferred latch for \"note_on\[211\]\" at dds.v(302)" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571515925208 "|dds"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "note_on\[210\] dds.v(302) " "Inferred latch for \"note_on\[210\]\" at dds.v(302)" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571515925208 "|dds"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "note_on\[209\] dds.v(302) " "Inferred latch for \"note_on\[209\]\" at dds.v(302)" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571515925208 "|dds"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "note_on\[208\] dds.v(302) " "Inferred latch for \"note_on\[208\]\" at dds.v(302)" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571515925208 "|dds"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "note_on\[207\] dds.v(302) " "Inferred latch for \"note_on\[207\]\" at dds.v(302)" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571515925208 "|dds"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "note_on\[206\] dds.v(302) " "Inferred latch for \"note_on\[206\]\" at dds.v(302)" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571515925208 "|dds"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "note_on\[205\] dds.v(302) " "Inferred latch for \"note_on\[205\]\" at dds.v(302)" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571515925208 "|dds"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "note_on\[204\] dds.v(302) " "Inferred latch for \"note_on\[204\]\" at dds.v(302)" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571515925208 "|dds"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "note_on\[203\] dds.v(302) " "Inferred latch for \"note_on\[203\]\" at dds.v(302)" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571515925208 "|dds"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "note_on\[202\] dds.v(302) " "Inferred latch for \"note_on\[202\]\" at dds.v(302)" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571515925208 "|dds"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "note_on\[201\] dds.v(302) " "Inferred latch for \"note_on\[201\]\" at dds.v(302)" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571515925208 "|dds"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "note_on\[200\] dds.v(302) " "Inferred latch for \"note_on\[200\]\" at dds.v(302)" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571515925208 "|dds"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "note_on\[199\] dds.v(302) " "Inferred latch for \"note_on\[199\]\" at dds.v(302)" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571515925208 "|dds"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "note_on\[198\] dds.v(302) " "Inferred latch for \"note_on\[198\]\" at dds.v(302)" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571515925208 "|dds"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "note_on\[197\] dds.v(302) " "Inferred latch for \"note_on\[197\]\" at dds.v(302)" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571515925209 "|dds"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "note_on\[196\] dds.v(302) " "Inferred latch for \"note_on\[196\]\" at dds.v(302)" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571515925209 "|dds"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "note_on\[195\] dds.v(302) " "Inferred latch for \"note_on\[195\]\" at dds.v(302)" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571515925209 "|dds"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "note_on\[194\] dds.v(302) " "Inferred latch for \"note_on\[194\]\" at dds.v(302)" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571515925209 "|dds"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "note_on\[193\] dds.v(302) " "Inferred latch for \"note_on\[193\]\" at dds.v(302)" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571515925209 "|dds"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "note_on\[192\] dds.v(302) " "Inferred latch for \"note_on\[192\]\" at dds.v(302)" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571515925209 "|dds"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "note_on\[191\] dds.v(302) " "Inferred latch for \"note_on\[191\]\" at dds.v(302)" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571515925209 "|dds"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "note_on\[190\] dds.v(302) " "Inferred latch for \"note_on\[190\]\" at dds.v(302)" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571515925209 "|dds"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "note_on\[189\] dds.v(302) " "Inferred latch for \"note_on\[189\]\" at dds.v(302)" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571515925209 "|dds"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "note_on\[188\] dds.v(302) " "Inferred latch for \"note_on\[188\]\" at dds.v(302)" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571515925209 "|dds"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "note_on\[187\] dds.v(302) " "Inferred latch for \"note_on\[187\]\" at dds.v(302)" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571515925209 "|dds"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "note_on\[186\] dds.v(302) " "Inferred latch for \"note_on\[186\]\" at dds.v(302)" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571515925209 "|dds"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "note_on\[185\] dds.v(302) " "Inferred latch for \"note_on\[185\]\" at dds.v(302)" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571515925209 "|dds"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "note_on\[184\] dds.v(302) " "Inferred latch for \"note_on\[184\]\" at dds.v(302)" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571515925209 "|dds"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "note_on\[183\] dds.v(302) " "Inferred latch for \"note_on\[183\]\" at dds.v(302)" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571515925209 "|dds"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "note_on\[182\] dds.v(302) " "Inferred latch for \"note_on\[182\]\" at dds.v(302)" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571515925209 "|dds"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "note_on\[181\] dds.v(302) " "Inferred latch for \"note_on\[181\]\" at dds.v(302)" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571515925209 "|dds"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "note_on\[180\] dds.v(302) " "Inferred latch for \"note_on\[180\]\" at dds.v(302)" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571515925209 "|dds"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "note_on\[179\] dds.v(302) " "Inferred latch for \"note_on\[179\]\" at dds.v(302)" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571515925209 "|dds"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "note_on\[178\] dds.v(302) " "Inferred latch for \"note_on\[178\]\" at dds.v(302)" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571515925210 "|dds"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "note_on\[177\] dds.v(302) " "Inferred latch for \"note_on\[177\]\" at dds.v(302)" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571515925210 "|dds"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "note_on\[176\] dds.v(302) " "Inferred latch for \"note_on\[176\]\" at dds.v(302)" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571515925210 "|dds"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "note_on\[175\] dds.v(302) " "Inferred latch for \"note_on\[175\]\" at dds.v(302)" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571515925210 "|dds"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "note_on\[174\] dds.v(302) " "Inferred latch for \"note_on\[174\]\" at dds.v(302)" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571515925210 "|dds"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "note_on\[173\] dds.v(302) " "Inferred latch for \"note_on\[173\]\" at dds.v(302)" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571515925210 "|dds"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "note_on\[172\] dds.v(302) " "Inferred latch for \"note_on\[172\]\" at dds.v(302)" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571515925210 "|dds"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "note_on\[171\] dds.v(302) " "Inferred latch for \"note_on\[171\]\" at dds.v(302)" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571515925210 "|dds"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "note_on\[170\] dds.v(302) " "Inferred latch for \"note_on\[170\]\" at dds.v(302)" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571515925210 "|dds"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "note_on\[169\] dds.v(302) " "Inferred latch for \"note_on\[169\]\" at dds.v(302)" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571515925210 "|dds"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "note_on\[168\] dds.v(302) " "Inferred latch for \"note_on\[168\]\" at dds.v(302)" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571515925210 "|dds"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "note_on\[167\] dds.v(302) " "Inferred latch for \"note_on\[167\]\" at dds.v(302)" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571515925210 "|dds"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "note_on\[166\] dds.v(302) " "Inferred latch for \"note_on\[166\]\" at dds.v(302)" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571515925210 "|dds"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "note_on\[165\] dds.v(302) " "Inferred latch for \"note_on\[165\]\" at dds.v(302)" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571515925210 "|dds"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "note_on\[164\] dds.v(302) " "Inferred latch for \"note_on\[164\]\" at dds.v(302)" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571515925210 "|dds"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "note_on\[163\] dds.v(302) " "Inferred latch for \"note_on\[163\]\" at dds.v(302)" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571515925210 "|dds"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "note_on\[162\] dds.v(302) " "Inferred latch for \"note_on\[162\]\" at dds.v(302)" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571515925210 "|dds"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "note_on\[161\] dds.v(302) " "Inferred latch for \"note_on\[161\]\" at dds.v(302)" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571515925210 "|dds"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "note_on\[160\] dds.v(302) " "Inferred latch for \"note_on\[160\]\" at dds.v(302)" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571515925210 "|dds"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "note_on\[159\] dds.v(302) " "Inferred latch for \"note_on\[159\]\" at dds.v(302)" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571515925211 "|dds"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "note_on\[158\] dds.v(302) " "Inferred latch for \"note_on\[158\]\" at dds.v(302)" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571515925211 "|dds"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "note_on\[157\] dds.v(302) " "Inferred latch for \"note_on\[157\]\" at dds.v(302)" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571515925211 "|dds"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "note_on\[156\] dds.v(302) " "Inferred latch for \"note_on\[156\]\" at dds.v(302)" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571515925211 "|dds"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "note_on\[155\] dds.v(302) " "Inferred latch for \"note_on\[155\]\" at dds.v(302)" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571515925211 "|dds"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "note_on\[154\] dds.v(302) " "Inferred latch for \"note_on\[154\]\" at dds.v(302)" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571515925211 "|dds"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "note_on\[153\] dds.v(302) " "Inferred latch for \"note_on\[153\]\" at dds.v(302)" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571515925211 "|dds"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "note_on\[152\] dds.v(302) " "Inferred latch for \"note_on\[152\]\" at dds.v(302)" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571515925211 "|dds"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "note_on\[151\] dds.v(302) " "Inferred latch for \"note_on\[151\]\" at dds.v(302)" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571515925211 "|dds"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "note_on\[150\] dds.v(302) " "Inferred latch for \"note_on\[150\]\" at dds.v(302)" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571515925211 "|dds"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "note_on\[149\] dds.v(302) " "Inferred latch for \"note_on\[149\]\" at dds.v(302)" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571515925211 "|dds"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "note_on\[148\] dds.v(302) " "Inferred latch for \"note_on\[148\]\" at dds.v(302)" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571515925211 "|dds"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "note_on\[147\] dds.v(302) " "Inferred latch for \"note_on\[147\]\" at dds.v(302)" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571515925211 "|dds"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "note_on\[146\] dds.v(302) " "Inferred latch for \"note_on\[146\]\" at dds.v(302)" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571515925211 "|dds"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "note_on\[145\] dds.v(302) " "Inferred latch for \"note_on\[145\]\" at dds.v(302)" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571515925211 "|dds"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "note_on\[144\] dds.v(302) " "Inferred latch for \"note_on\[144\]\" at dds.v(302)" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571515925211 "|dds"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "note_on\[143\] dds.v(302) " "Inferred latch for \"note_on\[143\]\" at dds.v(302)" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571515925211 "|dds"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "note_on\[142\] dds.v(302) " "Inferred latch for \"note_on\[142\]\" at dds.v(302)" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571515925212 "|dds"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "note_on\[141\] dds.v(302) " "Inferred latch for \"note_on\[141\]\" at dds.v(302)" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571515925212 "|dds"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "note_on\[140\] dds.v(302) " "Inferred latch for \"note_on\[140\]\" at dds.v(302)" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571515925212 "|dds"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "note_on\[139\] dds.v(302) " "Inferred latch for \"note_on\[139\]\" at dds.v(302)" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571515925212 "|dds"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "note_on\[138\] dds.v(302) " "Inferred latch for \"note_on\[138\]\" at dds.v(302)" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571515925212 "|dds"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "note_on\[137\] dds.v(302) " "Inferred latch for \"note_on\[137\]\" at dds.v(302)" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571515925212 "|dds"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "note_on\[136\] dds.v(302) " "Inferred latch for \"note_on\[136\]\" at dds.v(302)" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571515925212 "|dds"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "note_on\[135\] dds.v(302) " "Inferred latch for \"note_on\[135\]\" at dds.v(302)" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571515925212 "|dds"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "note_on\[134\] dds.v(302) " "Inferred latch for \"note_on\[134\]\" at dds.v(302)" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571515925212 "|dds"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "note_on\[133\] dds.v(302) " "Inferred latch for \"note_on\[133\]\" at dds.v(302)" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571515925212 "|dds"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "note_on\[132\] dds.v(302) " "Inferred latch for \"note_on\[132\]\" at dds.v(302)" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571515925212 "|dds"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "note_on\[131\] dds.v(302) " "Inferred latch for \"note_on\[131\]\" at dds.v(302)" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571515925212 "|dds"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "note_on\[130\] dds.v(302) " "Inferred latch for \"note_on\[130\]\" at dds.v(302)" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571515925212 "|dds"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "note_on\[129\] dds.v(302) " "Inferred latch for \"note_on\[129\]\" at dds.v(302)" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571515925213 "|dds"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "note_on\[128\] dds.v(302) " "Inferred latch for \"note_on\[128\]\" at dds.v(302)" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571515925213 "|dds"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "note_on\[127\] dds.v(302) " "Inferred latch for \"note_on\[127\]\" at dds.v(302)" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571515925213 "|dds"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "note_on\[126\] dds.v(302) " "Inferred latch for \"note_on\[126\]\" at dds.v(302)" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571515925213 "|dds"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "note_on\[125\] dds.v(302) " "Inferred latch for \"note_on\[125\]\" at dds.v(302)" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571515925213 "|dds"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "note_on\[124\] dds.v(302) " "Inferred latch for \"note_on\[124\]\" at dds.v(302)" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571515925213 "|dds"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "note_on\[123\] dds.v(302) " "Inferred latch for \"note_on\[123\]\" at dds.v(302)" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571515925213 "|dds"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "note_on\[122\] dds.v(302) " "Inferred latch for \"note_on\[122\]\" at dds.v(302)" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571515925213 "|dds"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "note_on\[121\] dds.v(302) " "Inferred latch for \"note_on\[121\]\" at dds.v(302)" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571515925213 "|dds"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "note_on\[120\] dds.v(302) " "Inferred latch for \"note_on\[120\]\" at dds.v(302)" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571515925213 "|dds"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "note_on\[119\] dds.v(302) " "Inferred latch for \"note_on\[119\]\" at dds.v(302)" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571515925213 "|dds"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "note_on\[118\] dds.v(302) " "Inferred latch for \"note_on\[118\]\" at dds.v(302)" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571515925213 "|dds"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "note_on\[117\] dds.v(302) " "Inferred latch for \"note_on\[117\]\" at dds.v(302)" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571515925213 "|dds"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "note_on\[116\] dds.v(302) " "Inferred latch for \"note_on\[116\]\" at dds.v(302)" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571515925213 "|dds"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "note_on\[115\] dds.v(302) " "Inferred latch for \"note_on\[115\]\" at dds.v(302)" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571515925213 "|dds"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "note_on\[114\] dds.v(302) " "Inferred latch for \"note_on\[114\]\" at dds.v(302)" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571515925213 "|dds"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "note_on\[113\] dds.v(302) " "Inferred latch for \"note_on\[113\]\" at dds.v(302)" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571515925214 "|dds"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "note_on\[112\] dds.v(302) " "Inferred latch for \"note_on\[112\]\" at dds.v(302)" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571515925214 "|dds"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "note_on\[111\] dds.v(302) " "Inferred latch for \"note_on\[111\]\" at dds.v(302)" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571515925214 "|dds"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "note_on\[110\] dds.v(302) " "Inferred latch for \"note_on\[110\]\" at dds.v(302)" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571515925214 "|dds"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "note_on\[109\] dds.v(302) " "Inferred latch for \"note_on\[109\]\" at dds.v(302)" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571515925214 "|dds"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "note_on\[108\] dds.v(302) " "Inferred latch for \"note_on\[108\]\" at dds.v(302)" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571515925214 "|dds"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "note_on\[107\] dds.v(302) " "Inferred latch for \"note_on\[107\]\" at dds.v(302)" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571515925214 "|dds"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "note_on\[106\] dds.v(302) " "Inferred latch for \"note_on\[106\]\" at dds.v(302)" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571515925214 "|dds"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "note_on\[105\] dds.v(302) " "Inferred latch for \"note_on\[105\]\" at dds.v(302)" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571515925214 "|dds"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "note_on\[104\] dds.v(302) " "Inferred latch for \"note_on\[104\]\" at dds.v(302)" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571515925214 "|dds"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "note_on\[103\] dds.v(302) " "Inferred latch for \"note_on\[103\]\" at dds.v(302)" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571515925214 "|dds"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "note_on\[102\] dds.v(302) " "Inferred latch for \"note_on\[102\]\" at dds.v(302)" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571515925214 "|dds"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "note_on\[101\] dds.v(302) " "Inferred latch for \"note_on\[101\]\" at dds.v(302)" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571515925214 "|dds"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "note_on\[100\] dds.v(302) " "Inferred latch for \"note_on\[100\]\" at dds.v(302)" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571515925214 "|dds"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "note_on\[99\] dds.v(302) " "Inferred latch for \"note_on\[99\]\" at dds.v(302)" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571515925214 "|dds"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "note_on\[98\] dds.v(302) " "Inferred latch for \"note_on\[98\]\" at dds.v(302)" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571515925214 "|dds"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "note_on\[97\] dds.v(302) " "Inferred latch for \"note_on\[97\]\" at dds.v(302)" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571515925214 "|dds"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "note_on\[96\] dds.v(302) " "Inferred latch for \"note_on\[96\]\" at dds.v(302)" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571515925214 "|dds"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "note_on\[95\] dds.v(302) " "Inferred latch for \"note_on\[95\]\" at dds.v(302)" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571515925214 "|dds"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "note_on\[94\] dds.v(302) " "Inferred latch for \"note_on\[94\]\" at dds.v(302)" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571515925215 "|dds"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "note_on\[93\] dds.v(302) " "Inferred latch for \"note_on\[93\]\" at dds.v(302)" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571515925215 "|dds"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "note_on\[92\] dds.v(302) " "Inferred latch for \"note_on\[92\]\" at dds.v(302)" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571515925215 "|dds"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "note_on\[91\] dds.v(302) " "Inferred latch for \"note_on\[91\]\" at dds.v(302)" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571515925215 "|dds"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "note_on\[90\] dds.v(302) " "Inferred latch for \"note_on\[90\]\" at dds.v(302)" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571515925215 "|dds"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "note_on\[89\] dds.v(302) " "Inferred latch for \"note_on\[89\]\" at dds.v(302)" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571515925215 "|dds"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "note_on\[88\] dds.v(302) " "Inferred latch for \"note_on\[88\]\" at dds.v(302)" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571515925215 "|dds"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "note_on\[87\] dds.v(302) " "Inferred latch for \"note_on\[87\]\" at dds.v(302)" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571515925215 "|dds"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "note_on\[86\] dds.v(302) " "Inferred latch for \"note_on\[86\]\" at dds.v(302)" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571515925215 "|dds"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "note_on\[85\] dds.v(302) " "Inferred latch for \"note_on\[85\]\" at dds.v(302)" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571515925215 "|dds"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "note_on\[84\] dds.v(302) " "Inferred latch for \"note_on\[84\]\" at dds.v(302)" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571515925215 "|dds"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "note_on\[83\] dds.v(302) " "Inferred latch for \"note_on\[83\]\" at dds.v(302)" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571515925215 "|dds"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "note_on\[82\] dds.v(302) " "Inferred latch for \"note_on\[82\]\" at dds.v(302)" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571515925215 "|dds"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "note_on\[81\] dds.v(302) " "Inferred latch for \"note_on\[81\]\" at dds.v(302)" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571515925215 "|dds"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "note_on\[80\] dds.v(302) " "Inferred latch for \"note_on\[80\]\" at dds.v(302)" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571515925215 "|dds"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "note_on\[79\] dds.v(302) " "Inferred latch for \"note_on\[79\]\" at dds.v(302)" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571515925215 "|dds"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "note_on\[78\] dds.v(302) " "Inferred latch for \"note_on\[78\]\" at dds.v(302)" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571515925216 "|dds"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "note_on\[77\] dds.v(302) " "Inferred latch for \"note_on\[77\]\" at dds.v(302)" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571515925216 "|dds"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "note_on\[76\] dds.v(302) " "Inferred latch for \"note_on\[76\]\" at dds.v(302)" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571515925216 "|dds"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "note_on\[75\] dds.v(302) " "Inferred latch for \"note_on\[75\]\" at dds.v(302)" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571515925216 "|dds"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "note_on\[74\] dds.v(302) " "Inferred latch for \"note_on\[74\]\" at dds.v(302)" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571515925216 "|dds"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "note_on\[73\] dds.v(302) " "Inferred latch for \"note_on\[73\]\" at dds.v(302)" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571515925216 "|dds"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "note_on\[72\] dds.v(302) " "Inferred latch for \"note_on\[72\]\" at dds.v(302)" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571515925216 "|dds"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "note_on\[71\] dds.v(302) " "Inferred latch for \"note_on\[71\]\" at dds.v(302)" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571515925216 "|dds"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "note_on\[70\] dds.v(302) " "Inferred latch for \"note_on\[70\]\" at dds.v(302)" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571515925216 "|dds"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "note_on\[69\] dds.v(302) " "Inferred latch for \"note_on\[69\]\" at dds.v(302)" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571515925216 "|dds"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "note_on\[68\] dds.v(302) " "Inferred latch for \"note_on\[68\]\" at dds.v(302)" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571515925216 "|dds"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "note_on\[67\] dds.v(302) " "Inferred latch for \"note_on\[67\]\" at dds.v(302)" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571515925216 "|dds"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "note_on\[66\] dds.v(302) " "Inferred latch for \"note_on\[66\]\" at dds.v(302)" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571515925216 "|dds"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "note_on\[65\] dds.v(302) " "Inferred latch for \"note_on\[65\]\" at dds.v(302)" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571515925216 "|dds"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "note_on\[64\] dds.v(302) " "Inferred latch for \"note_on\[64\]\" at dds.v(302)" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571515925216 "|dds"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "note_on\[63\] dds.v(302) " "Inferred latch for \"note_on\[63\]\" at dds.v(302)" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571515925216 "|dds"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "note_on\[62\] dds.v(302) " "Inferred latch for \"note_on\[62\]\" at dds.v(302)" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571515925216 "|dds"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "note_on\[61\] dds.v(302) " "Inferred latch for \"note_on\[61\]\" at dds.v(302)" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571515925216 "|dds"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "note_on\[60\] dds.v(302) " "Inferred latch for \"note_on\[60\]\" at dds.v(302)" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571515925216 "|dds"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "note_on\[59\] dds.v(302) " "Inferred latch for \"note_on\[59\]\" at dds.v(302)" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571515925217 "|dds"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "note_on\[58\] dds.v(302) " "Inferred latch for \"note_on\[58\]\" at dds.v(302)" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571515925217 "|dds"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "note_on\[57\] dds.v(302) " "Inferred latch for \"note_on\[57\]\" at dds.v(302)" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571515925217 "|dds"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "note_on\[56\] dds.v(302) " "Inferred latch for \"note_on\[56\]\" at dds.v(302)" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571515925217 "|dds"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "note_on\[55\] dds.v(302) " "Inferred latch for \"note_on\[55\]\" at dds.v(302)" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571515925217 "|dds"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "note_on\[54\] dds.v(302) " "Inferred latch for \"note_on\[54\]\" at dds.v(302)" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571515925217 "|dds"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "note_on\[53\] dds.v(302) " "Inferred latch for \"note_on\[53\]\" at dds.v(302)" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571515925217 "|dds"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "note_on\[52\] dds.v(302) " "Inferred latch for \"note_on\[52\]\" at dds.v(302)" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571515925217 "|dds"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "note_on\[51\] dds.v(302) " "Inferred latch for \"note_on\[51\]\" at dds.v(302)" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571515925217 "|dds"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "note_on\[50\] dds.v(302) " "Inferred latch for \"note_on\[50\]\" at dds.v(302)" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571515925217 "|dds"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "note_on\[49\] dds.v(302) " "Inferred latch for \"note_on\[49\]\" at dds.v(302)" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571515925217 "|dds"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "note_on\[48\] dds.v(302) " "Inferred latch for \"note_on\[48\]\" at dds.v(302)" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571515925217 "|dds"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "note_on\[47\] dds.v(302) " "Inferred latch for \"note_on\[47\]\" at dds.v(302)" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571515925217 "|dds"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "note_on\[46\] dds.v(302) " "Inferred latch for \"note_on\[46\]\" at dds.v(302)" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571515925217 "|dds"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "note_on\[45\] dds.v(302) " "Inferred latch for \"note_on\[45\]\" at dds.v(302)" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571515925217 "|dds"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "note_on\[44\] dds.v(302) " "Inferred latch for \"note_on\[44\]\" at dds.v(302)" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571515925217 "|dds"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "note_on\[43\] dds.v(302) " "Inferred latch for \"note_on\[43\]\" at dds.v(302)" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571515925217 "|dds"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "note_on\[42\] dds.v(302) " "Inferred latch for \"note_on\[42\]\" at dds.v(302)" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571515925217 "|dds"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "note_on\[41\] dds.v(302) " "Inferred latch for \"note_on\[41\]\" at dds.v(302)" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571515925217 "|dds"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "note_on\[40\] dds.v(302) " "Inferred latch for \"note_on\[40\]\" at dds.v(302)" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571515925218 "|dds"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "note_on\[39\] dds.v(302) " "Inferred latch for \"note_on\[39\]\" at dds.v(302)" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571515925218 "|dds"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "note_on\[38\] dds.v(302) " "Inferred latch for \"note_on\[38\]\" at dds.v(302)" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571515925218 "|dds"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "note_on\[37\] dds.v(302) " "Inferred latch for \"note_on\[37\]\" at dds.v(302)" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571515925218 "|dds"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "note_on\[36\] dds.v(302) " "Inferred latch for \"note_on\[36\]\" at dds.v(302)" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571515925218 "|dds"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "note_on\[35\] dds.v(302) " "Inferred latch for \"note_on\[35\]\" at dds.v(302)" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571515925218 "|dds"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "note_on\[34\] dds.v(302) " "Inferred latch for \"note_on\[34\]\" at dds.v(302)" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571515925218 "|dds"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "note_on\[33\] dds.v(302) " "Inferred latch for \"note_on\[33\]\" at dds.v(302)" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571515925218 "|dds"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "note_on\[32\] dds.v(302) " "Inferred latch for \"note_on\[32\]\" at dds.v(302)" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571515925218 "|dds"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "note_on\[31\] dds.v(302) " "Inferred latch for \"note_on\[31\]\" at dds.v(302)" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571515925218 "|dds"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "note_on\[30\] dds.v(302) " "Inferred latch for \"note_on\[30\]\" at dds.v(302)" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571515925218 "|dds"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "note_on\[29\] dds.v(302) " "Inferred latch for \"note_on\[29\]\" at dds.v(302)" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571515925218 "|dds"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "note_on\[28\] dds.v(302) " "Inferred latch for \"note_on\[28\]\" at dds.v(302)" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571515925218 "|dds"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "note_on\[27\] dds.v(302) " "Inferred latch for \"note_on\[27\]\" at dds.v(302)" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571515925218 "|dds"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "note_on\[26\] dds.v(302) " "Inferred latch for \"note_on\[26\]\" at dds.v(302)" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571515925218 "|dds"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "note_on\[25\] dds.v(302) " "Inferred latch for \"note_on\[25\]\" at dds.v(302)" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571515925218 "|dds"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "note_on\[24\] dds.v(302) " "Inferred latch for \"note_on\[24\]\" at dds.v(302)" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571515925218 "|dds"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "note_on\[23\] dds.v(302) " "Inferred latch for \"note_on\[23\]\" at dds.v(302)" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571515925219 "|dds"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "note_on\[22\] dds.v(302) " "Inferred latch for \"note_on\[22\]\" at dds.v(302)" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571515925219 "|dds"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "note_on\[21\] dds.v(302) " "Inferred latch for \"note_on\[21\]\" at dds.v(302)" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571515925219 "|dds"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "note_on\[20\] dds.v(302) " "Inferred latch for \"note_on\[20\]\" at dds.v(302)" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571515925219 "|dds"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "note_on\[19\] dds.v(302) " "Inferred latch for \"note_on\[19\]\" at dds.v(302)" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571515925219 "|dds"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "note_on\[18\] dds.v(302) " "Inferred latch for \"note_on\[18\]\" at dds.v(302)" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571515925219 "|dds"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "note_on\[17\] dds.v(302) " "Inferred latch for \"note_on\[17\]\" at dds.v(302)" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571515925219 "|dds"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "note_on\[16\] dds.v(302) " "Inferred latch for \"note_on\[16\]\" at dds.v(302)" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571515925219 "|dds"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "note_on\[15\] dds.v(302) " "Inferred latch for \"note_on\[15\]\" at dds.v(302)" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571515925219 "|dds"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "note_on\[14\] dds.v(302) " "Inferred latch for \"note_on\[14\]\" at dds.v(302)" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571515925219 "|dds"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "note_on\[13\] dds.v(302) " "Inferred latch for \"note_on\[13\]\" at dds.v(302)" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571515925219 "|dds"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "note_on\[12\] dds.v(302) " "Inferred latch for \"note_on\[12\]\" at dds.v(302)" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571515925219 "|dds"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "note_on\[11\] dds.v(302) " "Inferred latch for \"note_on\[11\]\" at dds.v(302)" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571515925219 "|dds"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "note_on\[10\] dds.v(302) " "Inferred latch for \"note_on\[10\]\" at dds.v(302)" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571515925219 "|dds"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "note_on\[9\] dds.v(302) " "Inferred latch for \"note_on\[9\]\" at dds.v(302)" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571515925219 "|dds"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "note_on\[8\] dds.v(302) " "Inferred latch for \"note_on\[8\]\" at dds.v(302)" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571515925219 "|dds"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "note_on\[7\] dds.v(302) " "Inferred latch for \"note_on\[7\]\" at dds.v(302)" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571515925219 "|dds"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "note_on\[6\] dds.v(302) " "Inferred latch for \"note_on\[6\]\" at dds.v(302)" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571515925219 "|dds"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "note_on\[5\] dds.v(302) " "Inferred latch for \"note_on\[5\]\" at dds.v(302)" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571515925220 "|dds"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "note_on\[4\] dds.v(302) " "Inferred latch for \"note_on\[4\]\" at dds.v(302)" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571515925220 "|dds"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "note_on\[3\] dds.v(302) " "Inferred latch for \"note_on\[3\]\" at dds.v(302)" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571515925220 "|dds"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "note_on\[2\] dds.v(302) " "Inferred latch for \"note_on\[2\]\" at dds.v(302)" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571515925220 "|dds"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "note_on\[1\] dds.v(302) " "Inferred latch for \"note_on\[1\]\" at dds.v(302)" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571515925220 "|dds"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "note_on\[0\] dds.v(302) " "Inferred latch for \"note_on\[0\]\" at dds.v(302)" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1571515925220 "|dds"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_slave spi_slave:spi0 " "Elaborating entity \"spi_slave\" for hierarchy \"spi_slave:spi0\"" {  } { { "dds.v" "spi0" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 32 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571515925282 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SPIPhy spi_slave:spi0\|SPIPhy:spislave_0 " "Elaborating entity \"SPIPhy\" for hierarchy \"spi_slave:spi0\|SPIPhy:spislave_0\"" {  } { { "spi_slave/synthesis/spi_slave.v" "spislave_0" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/spi_slave/synthesis/spi_slave.v" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571515925284 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MOSIctl spi_slave:spi0\|SPIPhy:spislave_0\|MOSIctl:SPIPhy_MOSIctl " "Elaborating entity \"MOSIctl\" for hierarchy \"spi_slave:spi0\|SPIPhy:spislave_0\|MOSIctl:SPIPhy_MOSIctl\"" {  } { { "spi_slave/synthesis/submodules/spiphyslave.v" "SPIPhy_MOSIctl" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/spi_slave/synthesis/submodules/spiphyslave.v" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571515925286 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer spi_slave:spi0\|SPIPhy:spislave_0\|MOSIctl:SPIPhy_MOSIctl\|altera_std_synchronizer:sync_mosi_stsrcvalid " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"spi_slave:spi0\|SPIPhy:spislave_0\|MOSIctl:SPIPhy_MOSIctl\|altera_std_synchronizer:sync_mosi_stsrcvalid\"" {  } { { "spi_slave/synthesis/submodules/spiphyslave.v" "sync_mosi_stsrcvalid" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/spi_slave/synthesis/submodules/spiphyslave.v" 381 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571515925305 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "spi_slave:spi0\|SPIPhy:spislave_0\|MOSIctl:SPIPhy_MOSIctl\|altera_std_synchronizer:sync_mosi_stsrcvalid " "Elaborated megafunction instantiation \"spi_slave:spi0\|SPIPhy:spislave_0\|MOSIctl:SPIPhy_MOSIctl\|altera_std_synchronizer:sync_mosi_stsrcvalid\"" {  } { { "spi_slave/synthesis/submodules/spiphyslave.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/spi_slave/synthesis/submodules/spiphyslave.v" 381 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571515925306 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "spi_slave:spi0\|SPIPhy:spislave_0\|MOSIctl:SPIPhy_MOSIctl\|altera_std_synchronizer:sync_mosi_stsrcvalid " "Instantiated megafunction \"spi_slave:spi0\|SPIPhy:spislave_0\|MOSIctl:SPIPhy_MOSIctl\|altera_std_synchronizer:sync_mosi_stsrcvalid\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571515925306 ""}  } { { "spi_slave/synthesis/submodules/spiphyslave.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/spi_slave/synthesis/submodules/spiphyslave.v" 381 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1571515925306 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MISOctl spi_slave:spi0\|SPIPhy:spislave_0\|MISOctl:SPIPhy_MISOctl " "Elaborating entity \"MISOctl\" for hierarchy \"spi_slave:spi0\|SPIPhy:spislave_0\|MISOctl:SPIPhy_MISOctl\"" {  } { { "spi_slave/synthesis/submodules/spiphyslave.v" "SPIPhy_MISOctl" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/spi_slave/synthesis/submodules/spiphyslave.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571515925310 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_phy_internal_altera_avalon_st_idle_remover spi_slave:spi0\|SPIPhy:spislave_0\|spi_phy_internal_altera_avalon_st_idle_remover:SPIPhy_altera_avalon_st_idle_remover " "Elaborating entity \"spi_phy_internal_altera_avalon_st_idle_remover\" for hierarchy \"spi_slave:spi0\|SPIPhy:spislave_0\|spi_phy_internal_altera_avalon_st_idle_remover:SPIPhy_altera_avalon_st_idle_remover\"" {  } { { "spi_slave/synthesis/submodules/spiphyslave.v" "SPIPhy_altera_avalon_st_idle_remover" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/spi_slave/synthesis/submodules/spiphyslave.v" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571515925316 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "single_output_pipeline_stage spi_slave:spi0\|SPIPhy:spislave_0\|single_output_pipeline_stage:SPIPhy_single_output_pipeline_stage " "Elaborating entity \"single_output_pipeline_stage\" for hierarchy \"spi_slave:spi0\|SPIPhy:spislave_0\|single_output_pipeline_stage:SPIPhy_single_output_pipeline_stage\"" {  } { { "spi_slave/synthesis/submodules/spiphyslave.v" "SPIPhy_single_output_pipeline_stage" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/spi_slave/synthesis/submodules/spiphyslave.v" 191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571515925318 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "spi_phy_internal_altera_avalon_st_idle_inserter spi_slave:spi0\|SPIPhy:spislave_0\|spi_phy_internal_altera_avalon_st_idle_inserter:SPIPhy_altera_avalon_st_idle_inserter " "Elaborating entity \"spi_phy_internal_altera_avalon_st_idle_inserter\" for hierarchy \"spi_slave:spi0\|SPIPhy:spislave_0\|spi_phy_internal_altera_avalon_st_idle_inserter:SPIPhy_altera_avalon_st_idle_inserter\"" {  } { { "spi_slave/synthesis/submodules/spiphyslave.v" "SPIPhy_altera_avalon_st_idle_inserter" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/spi_slave/synthesis/submodules/spiphyslave.v" 209 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571515925319 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sine_table sine_table:sine " "Elaborating entity \"sine_table\" for hierarchy \"sine_table:sine\"" {  } { { "dds.v" "sine" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571515925326 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram sine_table:sine\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"sine_table:sine\|altsyncram:altsyncram_component\"" {  } { { "sine_table.v" "altsyncram_component" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/sine_table.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571515925367 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "sine_table:sine\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"sine_table:sine\|altsyncram:altsyncram_component\"" {  } { { "sine_table.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/sine_table.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571515925368 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "sine_table:sine\|altsyncram:altsyncram_component " "Instantiated megafunction \"sine_table:sine\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571515925368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571515925368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571515925368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../sine_table.mif " "Parameter \"init_file\" = \"../sine_table.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571515925368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571515925368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571515925368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571515925368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571515925368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571515925368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571515925368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571515925368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571515925368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 24 " "Parameter \"width_a\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571515925368 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571515925368 ""}  } { { "sine_table.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/sine_table.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1571515925368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_gt91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_gt91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_gt91 " "Found entity 1: altsyncram_gt91" {  } { { "db/altsyncram_gt91.tdf" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/db/altsyncram_gt91.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571515925409 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571515925409 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_gt91 sine_table:sine\|altsyncram:altsyncram_component\|altsyncram_gt91:auto_generated " "Elaborating entity \"altsyncram_gt91\" for hierarchy \"sine_table:sine\|altsyncram:altsyncram_component\|altsyncram_gt91:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571515925410 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pos_saw pos_saw:pos_saw_table " "Elaborating entity \"pos_saw\" for hierarchy \"pos_saw:pos_saw_table\"" {  } { { "dds.v" "pos_saw_table" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571515925431 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram pos_saw:pos_saw_table\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"pos_saw:pos_saw_table\|altsyncram:altsyncram_component\"" {  } { { "pos_saw.v" "altsyncram_component" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/pos_saw.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571515925440 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pos_saw:pos_saw_table\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"pos_saw:pos_saw_table\|altsyncram:altsyncram_component\"" {  } { { "pos_saw.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/pos_saw.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571515925441 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pos_saw:pos_saw_table\|altsyncram:altsyncram_component " "Instantiated megafunction \"pos_saw:pos_saw_table\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571515925441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571515925441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571515925441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../pos_saw.mif " "Parameter \"init_file\" = \"../pos_saw.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571515925441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571515925441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571515925441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571515925441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571515925441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571515925441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571515925441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571515925441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571515925441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 24 " "Parameter \"width_a\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571515925441 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571515925441 ""}  } { { "pos_saw.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/pos_saw.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1571515925441 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_mk91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_mk91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_mk91 " "Found entity 1: altsyncram_mk91" {  } { { "db/altsyncram_mk91.tdf" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/db/altsyncram_mk91.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571515925484 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571515925484 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_mk91 pos_saw:pos_saw_table\|altsyncram:altsyncram_component\|altsyncram_mk91:auto_generated " "Elaborating entity \"altsyncram_mk91\" for hierarchy \"pos_saw:pos_saw_table\|altsyncram:altsyncram_component\|altsyncram_mk91:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571515925485 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "neg_saw neg_saw:neg_saw_table " "Elaborating entity \"neg_saw\" for hierarchy \"neg_saw:neg_saw_table\"" {  } { { "dds.v" "neg_saw_table" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571515925509 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_tri base_tri:triangle_table " "Elaborating entity \"base_tri\" for hierarchy \"base_tri:triangle_table\"" {  } { { "dds.v" "triangle_table" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 167 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571515925525 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram base_tri:triangle_table\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"base_tri:triangle_table\|altsyncram:altsyncram_component\"" {  } { { "base_tri.v" "altsyncram_component" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/base_tri.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571515925532 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "base_tri:triangle_table\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"base_tri:triangle_table\|altsyncram:altsyncram_component\"" {  } { { "base_tri.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/base_tri.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571515925533 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "base_tri:triangle_table\|altsyncram:altsyncram_component " "Instantiated megafunction \"base_tri:triangle_table\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571515925533 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571515925533 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571515925533 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../tri.mif " "Parameter \"init_file\" = \"../tri.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571515925533 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571515925533 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571515925533 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571515925533 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571515925533 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571515925533 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571515925533 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571515925533 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571515925533 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 24 " "Parameter \"width_a\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571515925533 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571515925533 ""}  } { { "base_tri.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/base_tri.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1571515925533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9791.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9791.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9791 " "Found entity 1: altsyncram_9791" {  } { { "db/altsyncram_9791.tdf" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/db/altsyncram_9791.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571515925573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571515925573 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_9791 base_tri:triangle_table\|altsyncram:altsyncram_component\|altsyncram_9791:auto_generated " "Elaborating entity \"altsyncram_9791\" for hierarchy \"base_tri:triangle_table\|altsyncram:altsyncram_component\|altsyncram_9791:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571515925574 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "base_sq base_sq:square_table " "Elaborating entity \"base_sq\" for hierarchy \"base_sq:square_table\"" {  } { { "dds.v" "square_table" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 172 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571515925596 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram base_sq:square_table\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"base_sq:square_table\|altsyncram:altsyncram_component\"" {  } { { "base_sq.v" "altsyncram_component" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/base_sq.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571515925603 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "base_sq:square_table\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"base_sq:square_table\|altsyncram:altsyncram_component\"" {  } { { "base_sq.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/base_sq.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571515925604 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "base_sq:square_table\|altsyncram:altsyncram_component " "Instantiated megafunction \"base_sq:square_table\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571515925604 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571515925604 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571515925604 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ../sq.mif " "Parameter \"init_file\" = \"../sq.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571515925604 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571515925604 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571515925604 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571515925604 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 4096 " "Parameter \"numwords_a\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571515925604 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571515925604 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571515925604 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571515925604 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 12 " "Parameter \"widthad_a\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571515925604 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 24 " "Parameter \"width_a\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571515925604 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571515925604 ""}  } { { "base_sq.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/base_sq.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1571515925604 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_u391.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_u391.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_u391 " "Found entity 1: altsyncram_u391" {  } { { "db/altsyncram_u391.tdf" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/db/altsyncram_u391.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571515925645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571515925645 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_u391 base_sq:square_table\|altsyncram:altsyncram_component\|altsyncram_u391:auto_generated " "Elaborating entity \"altsyncram_u391\" for hierarchy \"base_sq:square_table\|altsyncram:altsyncram_component\|altsyncram_u391:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571515925647 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wave_mux wave_mux:wavetable_selector " "Elaborating entity \"wave_mux\" for hierarchy \"wave_mux:wavetable_selector\"" {  } { { "dds.v" "wavetable_selector" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571515925669 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux wave_mux:wavetable_selector\|lpm_mux:LPM_MUX_component " "Elaborating entity \"lpm_mux\" for hierarchy \"wave_mux:wavetable_selector\|lpm_mux:LPM_MUX_component\"" {  } { { "wave_mux.v" "LPM_MUX_component" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/wave_mux.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571515925693 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "wave_mux:wavetable_selector\|lpm_mux:LPM_MUX_component " "Elaborated megafunction instantiation \"wave_mux:wavetable_selector\|lpm_mux:LPM_MUX_component\"" {  } { { "wave_mux.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/wave_mux.v" 84 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571515925694 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "wave_mux:wavetable_selector\|lpm_mux:LPM_MUX_component " "Instantiated megafunction \"wave_mux:wavetable_selector\|lpm_mux:LPM_MUX_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_size 8 " "Parameter \"lpm_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571515925694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_MUX " "Parameter \"lpm_type\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571515925694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 24 " "Parameter \"lpm_width\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571515925694 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widths 3 " "Parameter \"lpm_widths\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571515925694 ""}  } { { "wave_mux.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/wave_mux.v" 84 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1571515925694 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_4tc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_4tc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_4tc " "Found entity 1: mux_4tc" {  } { { "db/mux_4tc.tdf" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/db/mux_4tc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571515925732 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571515925732 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_4tc wave_mux:wavetable_selector\|lpm_mux:LPM_MUX_component\|mux_4tc:auto_generated " "Elaborating entity \"mux_4tc\" for hierarchy \"wave_mux:wavetable_selector\|lpm_mux:LPM_MUX_component\|mux_4tc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571515925734 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom_table_addr_mux rom_table_addr_mux:phase_accumulator_mux " "Elaborating entity \"rom_table_addr_mux\" for hierarchy \"rom_table_addr_mux:phase_accumulator_mux\"" {  } { { "dds.v" "phase_accumulator_mux" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571515925745 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux rom_table_addr_mux:phase_accumulator_mux\|lpm_mux:LPM_MUX_component " "Elaborating entity \"lpm_mux\" for hierarchy \"rom_table_addr_mux:phase_accumulator_mux\|lpm_mux:LPM_MUX_component\"" {  } { { "rom_table_addr_mux.v" "LPM_MUX_component" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/rom_table_addr_mux.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571515925751 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "rom_table_addr_mux:phase_accumulator_mux\|lpm_mux:LPM_MUX_component " "Elaborated megafunction instantiation \"rom_table_addr_mux:phase_accumulator_mux\|lpm_mux:LPM_MUX_component\"" {  } { { "rom_table_addr_mux.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/rom_table_addr_mux.v" 84 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571515925752 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "rom_table_addr_mux:phase_accumulator_mux\|lpm_mux:LPM_MUX_component " "Instantiated megafunction \"rom_table_addr_mux:phase_accumulator_mux\|lpm_mux:LPM_MUX_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_size 8 " "Parameter \"lpm_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571515925752 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_MUX " "Parameter \"lpm_type\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571515925752 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 32 " "Parameter \"lpm_width\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571515925752 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widths 3 " "Parameter \"lpm_widths\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571515925752 ""}  } { { "rom_table_addr_mux.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/rom_table_addr_mux.v" 84 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1571515925752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_3tc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_3tc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_3tc " "Found entity 1: mux_3tc" {  } { { "db/mux_3tc.tdf" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/db/mux_3tc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571515925792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571515925792 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_3tc rom_table_addr_mux:phase_accumulator_mux\|lpm_mux:LPM_MUX_component\|mux_3tc:auto_generated " "Elaborating entity \"mux_3tc\" for hierarchy \"rom_table_addr_mux:phase_accumulator_mux\|lpm_mux:LPM_MUX_component\|mux_3tc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571515925793 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "base_sq:square_table\|altsyncram:altsyncram_component\|altsyncram_u391:auto_generated\|q_a\[0\] " "Synthesized away node \"base_sq:square_table\|altsyncram:altsyncram_component\|altsyncram_u391:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_u391.tdf" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/db/altsyncram_u391.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "base_sq.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/base_sq.v" 81 0 0 } } { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 172 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571515925932 "|dds|base_sq:square_table|altsyncram:altsyncram_component|altsyncram_u391:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "base_sq:square_table\|altsyncram:altsyncram_component\|altsyncram_u391:auto_generated\|q_a\[1\] " "Synthesized away node \"base_sq:square_table\|altsyncram:altsyncram_component\|altsyncram_u391:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_u391.tdf" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/db/altsyncram_u391.tdf" 56 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "base_sq.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/base_sq.v" 81 0 0 } } { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 172 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571515925932 "|dds|base_sq:square_table|altsyncram:altsyncram_component|altsyncram_u391:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "base_sq:square_table\|altsyncram:altsyncram_component\|altsyncram_u391:auto_generated\|q_a\[2\] " "Synthesized away node \"base_sq:square_table\|altsyncram:altsyncram_component\|altsyncram_u391:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_u391.tdf" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/db/altsyncram_u391.tdf" 78 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "base_sq.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/base_sq.v" 81 0 0 } } { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 172 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571515925932 "|dds|base_sq:square_table|altsyncram:altsyncram_component|altsyncram_u391:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "base_sq:square_table\|altsyncram:altsyncram_component\|altsyncram_u391:auto_generated\|q_a\[3\] " "Synthesized away node \"base_sq:square_table\|altsyncram:altsyncram_component\|altsyncram_u391:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_u391.tdf" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/db/altsyncram_u391.tdf" 100 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "base_sq.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/base_sq.v" 81 0 0 } } { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 172 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571515925932 "|dds|base_sq:square_table|altsyncram:altsyncram_component|altsyncram_u391:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "base_sq:square_table\|altsyncram:altsyncram_component\|altsyncram_u391:auto_generated\|q_a\[4\] " "Synthesized away node \"base_sq:square_table\|altsyncram:altsyncram_component\|altsyncram_u391:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_u391.tdf" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/db/altsyncram_u391.tdf" 122 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "base_sq.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/base_sq.v" 81 0 0 } } { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 172 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571515925932 "|dds|base_sq:square_table|altsyncram:altsyncram_component|altsyncram_u391:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "base_sq:square_table\|altsyncram:altsyncram_component\|altsyncram_u391:auto_generated\|q_a\[5\] " "Synthesized away node \"base_sq:square_table\|altsyncram:altsyncram_component\|altsyncram_u391:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_u391.tdf" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/db/altsyncram_u391.tdf" 144 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "base_sq.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/base_sq.v" 81 0 0 } } { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 172 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571515925932 "|dds|base_sq:square_table|altsyncram:altsyncram_component|altsyncram_u391:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "base_sq:square_table\|altsyncram:altsyncram_component\|altsyncram_u391:auto_generated\|q_a\[6\] " "Synthesized away node \"base_sq:square_table\|altsyncram:altsyncram_component\|altsyncram_u391:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_u391.tdf" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/db/altsyncram_u391.tdf" 166 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "base_sq.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/base_sq.v" 81 0 0 } } { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 172 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571515925932 "|dds|base_sq:square_table|altsyncram:altsyncram_component|altsyncram_u391:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "base_sq:square_table\|altsyncram:altsyncram_component\|altsyncram_u391:auto_generated\|q_a\[7\] " "Synthesized away node \"base_sq:square_table\|altsyncram:altsyncram_component\|altsyncram_u391:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_u391.tdf" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/db/altsyncram_u391.tdf" 188 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "base_sq.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/base_sq.v" 81 0 0 } } { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 172 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571515925932 "|dds|base_sq:square_table|altsyncram:altsyncram_component|altsyncram_u391:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "base_sq:square_table\|altsyncram:altsyncram_component\|altsyncram_u391:auto_generated\|q_a\[8\] " "Synthesized away node \"base_sq:square_table\|altsyncram:altsyncram_component\|altsyncram_u391:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_u391.tdf" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/db/altsyncram_u391.tdf" 210 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "base_sq.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/base_sq.v" 81 0 0 } } { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 172 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571515925932 "|dds|base_sq:square_table|altsyncram:altsyncram_component|altsyncram_u391:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "base_sq:square_table\|altsyncram:altsyncram_component\|altsyncram_u391:auto_generated\|q_a\[9\] " "Synthesized away node \"base_sq:square_table\|altsyncram:altsyncram_component\|altsyncram_u391:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_u391.tdf" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/db/altsyncram_u391.tdf" 232 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "base_sq.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/base_sq.v" 81 0 0 } } { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 172 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571515925932 "|dds|base_sq:square_table|altsyncram:altsyncram_component|altsyncram_u391:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "base_sq:square_table\|altsyncram:altsyncram_component\|altsyncram_u391:auto_generated\|q_a\[10\] " "Synthesized away node \"base_sq:square_table\|altsyncram:altsyncram_component\|altsyncram_u391:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_u391.tdf" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/db/altsyncram_u391.tdf" 254 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "base_sq.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/base_sq.v" 81 0 0 } } { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 172 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571515925932 "|dds|base_sq:square_table|altsyncram:altsyncram_component|altsyncram_u391:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "base_sq:square_table\|altsyncram:altsyncram_component\|altsyncram_u391:auto_generated\|q_a\[11\] " "Synthesized away node \"base_sq:square_table\|altsyncram:altsyncram_component\|altsyncram_u391:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_u391.tdf" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/db/altsyncram_u391.tdf" 276 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "base_sq.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/base_sq.v" 81 0 0 } } { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 172 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571515925932 "|dds|base_sq:square_table|altsyncram:altsyncram_component|altsyncram_u391:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "base_sq:square_table\|altsyncram:altsyncram_component\|altsyncram_u391:auto_generated\|q_a\[12\] " "Synthesized away node \"base_sq:square_table\|altsyncram:altsyncram_component\|altsyncram_u391:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_u391.tdf" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/db/altsyncram_u391.tdf" 298 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "base_sq.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/base_sq.v" 81 0 0 } } { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 172 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571515925932 "|dds|base_sq:square_table|altsyncram:altsyncram_component|altsyncram_u391:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "base_sq:square_table\|altsyncram:altsyncram_component\|altsyncram_u391:auto_generated\|q_a\[13\] " "Synthesized away node \"base_sq:square_table\|altsyncram:altsyncram_component\|altsyncram_u391:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_u391.tdf" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/db/altsyncram_u391.tdf" 320 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "base_sq.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/base_sq.v" 81 0 0 } } { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 172 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571515925932 "|dds|base_sq:square_table|altsyncram:altsyncram_component|altsyncram_u391:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "base_sq:square_table\|altsyncram:altsyncram_component\|altsyncram_u391:auto_generated\|q_a\[14\] " "Synthesized away node \"base_sq:square_table\|altsyncram:altsyncram_component\|altsyncram_u391:auto_generated\|q_a\[14\]\"" {  } { { "db/altsyncram_u391.tdf" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/db/altsyncram_u391.tdf" 342 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "base_sq.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/base_sq.v" 81 0 0 } } { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 172 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571515925932 "|dds|base_sq:square_table|altsyncram:altsyncram_component|altsyncram_u391:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "base_sq:square_table\|altsyncram:altsyncram_component\|altsyncram_u391:auto_generated\|q_a\[15\] " "Synthesized away node \"base_sq:square_table\|altsyncram:altsyncram_component\|altsyncram_u391:auto_generated\|q_a\[15\]\"" {  } { { "db/altsyncram_u391.tdf" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/db/altsyncram_u391.tdf" 364 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "base_sq.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/base_sq.v" 81 0 0 } } { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 172 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571515925932 "|dds|base_sq:square_table|altsyncram:altsyncram_component|altsyncram_u391:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "base_sq:square_table\|altsyncram:altsyncram_component\|altsyncram_u391:auto_generated\|q_a\[16\] " "Synthesized away node \"base_sq:square_table\|altsyncram:altsyncram_component\|altsyncram_u391:auto_generated\|q_a\[16\]\"" {  } { { "db/altsyncram_u391.tdf" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/db/altsyncram_u391.tdf" 386 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "base_sq.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/base_sq.v" 81 0 0 } } { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 172 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571515925932 "|dds|base_sq:square_table|altsyncram:altsyncram_component|altsyncram_u391:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "base_sq:square_table\|altsyncram:altsyncram_component\|altsyncram_u391:auto_generated\|q_a\[17\] " "Synthesized away node \"base_sq:square_table\|altsyncram:altsyncram_component\|altsyncram_u391:auto_generated\|q_a\[17\]\"" {  } { { "db/altsyncram_u391.tdf" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/db/altsyncram_u391.tdf" 408 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "base_sq.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/base_sq.v" 81 0 0 } } { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 172 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571515925932 "|dds|base_sq:square_table|altsyncram:altsyncram_component|altsyncram_u391:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "base_sq:square_table\|altsyncram:altsyncram_component\|altsyncram_u391:auto_generated\|q_a\[18\] " "Synthesized away node \"base_sq:square_table\|altsyncram:altsyncram_component\|altsyncram_u391:auto_generated\|q_a\[18\]\"" {  } { { "db/altsyncram_u391.tdf" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/db/altsyncram_u391.tdf" 430 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "base_sq.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/base_sq.v" 81 0 0 } } { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 172 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571515925932 "|dds|base_sq:square_table|altsyncram:altsyncram_component|altsyncram_u391:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "base_sq:square_table\|altsyncram:altsyncram_component\|altsyncram_u391:auto_generated\|q_a\[19\] " "Synthesized away node \"base_sq:square_table\|altsyncram:altsyncram_component\|altsyncram_u391:auto_generated\|q_a\[19\]\"" {  } { { "db/altsyncram_u391.tdf" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/db/altsyncram_u391.tdf" 452 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "base_sq.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/base_sq.v" 81 0 0 } } { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 172 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571515925932 "|dds|base_sq:square_table|altsyncram:altsyncram_component|altsyncram_u391:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "base_sq:square_table\|altsyncram:altsyncram_component\|altsyncram_u391:auto_generated\|q_a\[20\] " "Synthesized away node \"base_sq:square_table\|altsyncram:altsyncram_component\|altsyncram_u391:auto_generated\|q_a\[20\]\"" {  } { { "db/altsyncram_u391.tdf" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/db/altsyncram_u391.tdf" 474 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "base_sq.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/base_sq.v" 81 0 0 } } { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 172 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571515925932 "|dds|base_sq:square_table|altsyncram:altsyncram_component|altsyncram_u391:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "base_sq:square_table\|altsyncram:altsyncram_component\|altsyncram_u391:auto_generated\|q_a\[21\] " "Synthesized away node \"base_sq:square_table\|altsyncram:altsyncram_component\|altsyncram_u391:auto_generated\|q_a\[21\]\"" {  } { { "db/altsyncram_u391.tdf" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/db/altsyncram_u391.tdf" 496 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "base_sq.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/base_sq.v" 81 0 0 } } { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 172 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571515925932 "|dds|base_sq:square_table|altsyncram:altsyncram_component|altsyncram_u391:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "base_sq:square_table\|altsyncram:altsyncram_component\|altsyncram_u391:auto_generated\|q_a\[22\] " "Synthesized away node \"base_sq:square_table\|altsyncram:altsyncram_component\|altsyncram_u391:auto_generated\|q_a\[22\]\"" {  } { { "db/altsyncram_u391.tdf" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/db/altsyncram_u391.tdf" 518 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "base_sq.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/base_sq.v" 81 0 0 } } { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 172 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571515925932 "|dds|base_sq:square_table|altsyncram:altsyncram_component|altsyncram_u391:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "base_sq:square_table\|altsyncram:altsyncram_component\|altsyncram_u391:auto_generated\|q_a\[23\] " "Synthesized away node \"base_sq:square_table\|altsyncram:altsyncram_component\|altsyncram_u391:auto_generated\|q_a\[23\]\"" {  } { { "db/altsyncram_u391.tdf" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/db/altsyncram_u391.tdf" 540 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "base_sq.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/base_sq.v" 81 0 0 } } { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 172 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571515925932 "|dds|base_sq:square_table|altsyncram:altsyncram_component|altsyncram_u391:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "base_tri:triangle_table\|altsyncram:altsyncram_component\|altsyncram_9791:auto_generated\|q_a\[0\] " "Synthesized away node \"base_tri:triangle_table\|altsyncram:altsyncram_component\|altsyncram_9791:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_9791.tdf" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/db/altsyncram_9791.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "base_tri.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/base_tri.v" 81 0 0 } } { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 167 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571515925932 "|dds|base_tri:triangle_table|altsyncram:altsyncram_component|altsyncram_9791:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "base_tri:triangle_table\|altsyncram:altsyncram_component\|altsyncram_9791:auto_generated\|q_a\[1\] " "Synthesized away node \"base_tri:triangle_table\|altsyncram:altsyncram_component\|altsyncram_9791:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_9791.tdf" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/db/altsyncram_9791.tdf" 56 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "base_tri.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/base_tri.v" 81 0 0 } } { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 167 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571515925932 "|dds|base_tri:triangle_table|altsyncram:altsyncram_component|altsyncram_9791:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "base_tri:triangle_table\|altsyncram:altsyncram_component\|altsyncram_9791:auto_generated\|q_a\[2\] " "Synthesized away node \"base_tri:triangle_table\|altsyncram:altsyncram_component\|altsyncram_9791:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_9791.tdf" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/db/altsyncram_9791.tdf" 78 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "base_tri.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/base_tri.v" 81 0 0 } } { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 167 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571515925932 "|dds|base_tri:triangle_table|altsyncram:altsyncram_component|altsyncram_9791:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "base_tri:triangle_table\|altsyncram:altsyncram_component\|altsyncram_9791:auto_generated\|q_a\[3\] " "Synthesized away node \"base_tri:triangle_table\|altsyncram:altsyncram_component\|altsyncram_9791:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_9791.tdf" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/db/altsyncram_9791.tdf" 100 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "base_tri.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/base_tri.v" 81 0 0 } } { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 167 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571515925932 "|dds|base_tri:triangle_table|altsyncram:altsyncram_component|altsyncram_9791:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "base_tri:triangle_table\|altsyncram:altsyncram_component\|altsyncram_9791:auto_generated\|q_a\[4\] " "Synthesized away node \"base_tri:triangle_table\|altsyncram:altsyncram_component\|altsyncram_9791:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_9791.tdf" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/db/altsyncram_9791.tdf" 122 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "base_tri.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/base_tri.v" 81 0 0 } } { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 167 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571515925932 "|dds|base_tri:triangle_table|altsyncram:altsyncram_component|altsyncram_9791:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "base_tri:triangle_table\|altsyncram:altsyncram_component\|altsyncram_9791:auto_generated\|q_a\[5\] " "Synthesized away node \"base_tri:triangle_table\|altsyncram:altsyncram_component\|altsyncram_9791:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_9791.tdf" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/db/altsyncram_9791.tdf" 144 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "base_tri.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/base_tri.v" 81 0 0 } } { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 167 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571515925932 "|dds|base_tri:triangle_table|altsyncram:altsyncram_component|altsyncram_9791:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "base_tri:triangle_table\|altsyncram:altsyncram_component\|altsyncram_9791:auto_generated\|q_a\[6\] " "Synthesized away node \"base_tri:triangle_table\|altsyncram:altsyncram_component\|altsyncram_9791:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_9791.tdf" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/db/altsyncram_9791.tdf" 166 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "base_tri.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/base_tri.v" 81 0 0 } } { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 167 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571515925932 "|dds|base_tri:triangle_table|altsyncram:altsyncram_component|altsyncram_9791:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "base_tri:triangle_table\|altsyncram:altsyncram_component\|altsyncram_9791:auto_generated\|q_a\[7\] " "Synthesized away node \"base_tri:triangle_table\|altsyncram:altsyncram_component\|altsyncram_9791:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_9791.tdf" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/db/altsyncram_9791.tdf" 188 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "base_tri.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/base_tri.v" 81 0 0 } } { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 167 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571515925932 "|dds|base_tri:triangle_table|altsyncram:altsyncram_component|altsyncram_9791:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "neg_saw:neg_saw_table\|altsyncram:altsyncram_component\|altsyncram_mk91:auto_generated\|q_a\[0\] " "Synthesized away node \"neg_saw:neg_saw_table\|altsyncram:altsyncram_component\|altsyncram_mk91:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_mk91.tdf" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/db/altsyncram_mk91.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "neg_saw.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/neg_saw.v" 81 0 0 } } { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 162 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571515925932 "|dds|neg_saw:neg_saw_table|altsyncram:altsyncram_component|altsyncram_mk91:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "neg_saw:neg_saw_table\|altsyncram:altsyncram_component\|altsyncram_mk91:auto_generated\|q_a\[1\] " "Synthesized away node \"neg_saw:neg_saw_table\|altsyncram:altsyncram_component\|altsyncram_mk91:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_mk91.tdf" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/db/altsyncram_mk91.tdf" 56 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "neg_saw.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/neg_saw.v" 81 0 0 } } { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 162 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571515925932 "|dds|neg_saw:neg_saw_table|altsyncram:altsyncram_component|altsyncram_mk91:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "neg_saw:neg_saw_table\|altsyncram:altsyncram_component\|altsyncram_mk91:auto_generated\|q_a\[2\] " "Synthesized away node \"neg_saw:neg_saw_table\|altsyncram:altsyncram_component\|altsyncram_mk91:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_mk91.tdf" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/db/altsyncram_mk91.tdf" 78 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "neg_saw.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/neg_saw.v" 81 0 0 } } { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 162 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571515925932 "|dds|neg_saw:neg_saw_table|altsyncram:altsyncram_component|altsyncram_mk91:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "neg_saw:neg_saw_table\|altsyncram:altsyncram_component\|altsyncram_mk91:auto_generated\|q_a\[3\] " "Synthesized away node \"neg_saw:neg_saw_table\|altsyncram:altsyncram_component\|altsyncram_mk91:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_mk91.tdf" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/db/altsyncram_mk91.tdf" 100 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "neg_saw.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/neg_saw.v" 81 0 0 } } { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 162 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571515925932 "|dds|neg_saw:neg_saw_table|altsyncram:altsyncram_component|altsyncram_mk91:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "neg_saw:neg_saw_table\|altsyncram:altsyncram_component\|altsyncram_mk91:auto_generated\|q_a\[4\] " "Synthesized away node \"neg_saw:neg_saw_table\|altsyncram:altsyncram_component\|altsyncram_mk91:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_mk91.tdf" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/db/altsyncram_mk91.tdf" 122 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "neg_saw.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/neg_saw.v" 81 0 0 } } { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 162 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571515925932 "|dds|neg_saw:neg_saw_table|altsyncram:altsyncram_component|altsyncram_mk91:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "neg_saw:neg_saw_table\|altsyncram:altsyncram_component\|altsyncram_mk91:auto_generated\|q_a\[5\] " "Synthesized away node \"neg_saw:neg_saw_table\|altsyncram:altsyncram_component\|altsyncram_mk91:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_mk91.tdf" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/db/altsyncram_mk91.tdf" 144 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "neg_saw.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/neg_saw.v" 81 0 0 } } { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 162 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571515925932 "|dds|neg_saw:neg_saw_table|altsyncram:altsyncram_component|altsyncram_mk91:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "neg_saw:neg_saw_table\|altsyncram:altsyncram_component\|altsyncram_mk91:auto_generated\|q_a\[6\] " "Synthesized away node \"neg_saw:neg_saw_table\|altsyncram:altsyncram_component\|altsyncram_mk91:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_mk91.tdf" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/db/altsyncram_mk91.tdf" 166 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "neg_saw.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/neg_saw.v" 81 0 0 } } { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 162 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571515925932 "|dds|neg_saw:neg_saw_table|altsyncram:altsyncram_component|altsyncram_mk91:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "neg_saw:neg_saw_table\|altsyncram:altsyncram_component\|altsyncram_mk91:auto_generated\|q_a\[7\] " "Synthesized away node \"neg_saw:neg_saw_table\|altsyncram:altsyncram_component\|altsyncram_mk91:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_mk91.tdf" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/db/altsyncram_mk91.tdf" 188 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "neg_saw.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/neg_saw.v" 81 0 0 } } { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 162 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571515925932 "|dds|neg_saw:neg_saw_table|altsyncram:altsyncram_component|altsyncram_mk91:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "neg_saw:neg_saw_table\|altsyncram:altsyncram_component\|altsyncram_mk91:auto_generated\|q_a\[8\] " "Synthesized away node \"neg_saw:neg_saw_table\|altsyncram:altsyncram_component\|altsyncram_mk91:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_mk91.tdf" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/db/altsyncram_mk91.tdf" 210 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "neg_saw.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/neg_saw.v" 81 0 0 } } { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 162 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571515925932 "|dds|neg_saw:neg_saw_table|altsyncram:altsyncram_component|altsyncram_mk91:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "neg_saw:neg_saw_table\|altsyncram:altsyncram_component\|altsyncram_mk91:auto_generated\|q_a\[9\] " "Synthesized away node \"neg_saw:neg_saw_table\|altsyncram:altsyncram_component\|altsyncram_mk91:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_mk91.tdf" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/db/altsyncram_mk91.tdf" 232 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "neg_saw.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/neg_saw.v" 81 0 0 } } { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 162 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571515925932 "|dds|neg_saw:neg_saw_table|altsyncram:altsyncram_component|altsyncram_mk91:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "neg_saw:neg_saw_table\|altsyncram:altsyncram_component\|altsyncram_mk91:auto_generated\|q_a\[10\] " "Synthesized away node \"neg_saw:neg_saw_table\|altsyncram:altsyncram_component\|altsyncram_mk91:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_mk91.tdf" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/db/altsyncram_mk91.tdf" 254 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "neg_saw.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/neg_saw.v" 81 0 0 } } { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 162 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571515925932 "|dds|neg_saw:neg_saw_table|altsyncram:altsyncram_component|altsyncram_mk91:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "neg_saw:neg_saw_table\|altsyncram:altsyncram_component\|altsyncram_mk91:auto_generated\|q_a\[11\] " "Synthesized away node \"neg_saw:neg_saw_table\|altsyncram:altsyncram_component\|altsyncram_mk91:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_mk91.tdf" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/db/altsyncram_mk91.tdf" 276 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "neg_saw.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/neg_saw.v" 81 0 0 } } { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 162 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571515925932 "|dds|neg_saw:neg_saw_table|altsyncram:altsyncram_component|altsyncram_mk91:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "neg_saw:neg_saw_table\|altsyncram:altsyncram_component\|altsyncram_mk91:auto_generated\|q_a\[12\] " "Synthesized away node \"neg_saw:neg_saw_table\|altsyncram:altsyncram_component\|altsyncram_mk91:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_mk91.tdf" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/db/altsyncram_mk91.tdf" 298 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "neg_saw.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/neg_saw.v" 81 0 0 } } { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 162 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571515925932 "|dds|neg_saw:neg_saw_table|altsyncram:altsyncram_component|altsyncram_mk91:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "neg_saw:neg_saw_table\|altsyncram:altsyncram_component\|altsyncram_mk91:auto_generated\|q_a\[13\] " "Synthesized away node \"neg_saw:neg_saw_table\|altsyncram:altsyncram_component\|altsyncram_mk91:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_mk91.tdf" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/db/altsyncram_mk91.tdf" 320 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "neg_saw.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/neg_saw.v" 81 0 0 } } { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 162 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571515925932 "|dds|neg_saw:neg_saw_table|altsyncram:altsyncram_component|altsyncram_mk91:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "neg_saw:neg_saw_table\|altsyncram:altsyncram_component\|altsyncram_mk91:auto_generated\|q_a\[14\] " "Synthesized away node \"neg_saw:neg_saw_table\|altsyncram:altsyncram_component\|altsyncram_mk91:auto_generated\|q_a\[14\]\"" {  } { { "db/altsyncram_mk91.tdf" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/db/altsyncram_mk91.tdf" 342 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "neg_saw.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/neg_saw.v" 81 0 0 } } { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 162 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571515925932 "|dds|neg_saw:neg_saw_table|altsyncram:altsyncram_component|altsyncram_mk91:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "neg_saw:neg_saw_table\|altsyncram:altsyncram_component\|altsyncram_mk91:auto_generated\|q_a\[15\] " "Synthesized away node \"neg_saw:neg_saw_table\|altsyncram:altsyncram_component\|altsyncram_mk91:auto_generated\|q_a\[15\]\"" {  } { { "db/altsyncram_mk91.tdf" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/db/altsyncram_mk91.tdf" 364 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "neg_saw.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/neg_saw.v" 81 0 0 } } { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 162 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571515925932 "|dds|neg_saw:neg_saw_table|altsyncram:altsyncram_component|altsyncram_mk91:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "neg_saw:neg_saw_table\|altsyncram:altsyncram_component\|altsyncram_mk91:auto_generated\|q_a\[16\] " "Synthesized away node \"neg_saw:neg_saw_table\|altsyncram:altsyncram_component\|altsyncram_mk91:auto_generated\|q_a\[16\]\"" {  } { { "db/altsyncram_mk91.tdf" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/db/altsyncram_mk91.tdf" 386 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "neg_saw.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/neg_saw.v" 81 0 0 } } { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 162 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571515925932 "|dds|neg_saw:neg_saw_table|altsyncram:altsyncram_component|altsyncram_mk91:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "neg_saw:neg_saw_table\|altsyncram:altsyncram_component\|altsyncram_mk91:auto_generated\|q_a\[17\] " "Synthesized away node \"neg_saw:neg_saw_table\|altsyncram:altsyncram_component\|altsyncram_mk91:auto_generated\|q_a\[17\]\"" {  } { { "db/altsyncram_mk91.tdf" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/db/altsyncram_mk91.tdf" 408 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "neg_saw.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/neg_saw.v" 81 0 0 } } { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 162 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571515925932 "|dds|neg_saw:neg_saw_table|altsyncram:altsyncram_component|altsyncram_mk91:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "neg_saw:neg_saw_table\|altsyncram:altsyncram_component\|altsyncram_mk91:auto_generated\|q_a\[18\] " "Synthesized away node \"neg_saw:neg_saw_table\|altsyncram:altsyncram_component\|altsyncram_mk91:auto_generated\|q_a\[18\]\"" {  } { { "db/altsyncram_mk91.tdf" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/db/altsyncram_mk91.tdf" 430 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "neg_saw.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/neg_saw.v" 81 0 0 } } { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 162 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571515925932 "|dds|neg_saw:neg_saw_table|altsyncram:altsyncram_component|altsyncram_mk91:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "neg_saw:neg_saw_table\|altsyncram:altsyncram_component\|altsyncram_mk91:auto_generated\|q_a\[19\] " "Synthesized away node \"neg_saw:neg_saw_table\|altsyncram:altsyncram_component\|altsyncram_mk91:auto_generated\|q_a\[19\]\"" {  } { { "db/altsyncram_mk91.tdf" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/db/altsyncram_mk91.tdf" 452 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "neg_saw.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/neg_saw.v" 81 0 0 } } { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 162 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571515925932 "|dds|neg_saw:neg_saw_table|altsyncram:altsyncram_component|altsyncram_mk91:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "neg_saw:neg_saw_table\|altsyncram:altsyncram_component\|altsyncram_mk91:auto_generated\|q_a\[20\] " "Synthesized away node \"neg_saw:neg_saw_table\|altsyncram:altsyncram_component\|altsyncram_mk91:auto_generated\|q_a\[20\]\"" {  } { { "db/altsyncram_mk91.tdf" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/db/altsyncram_mk91.tdf" 474 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "neg_saw.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/neg_saw.v" 81 0 0 } } { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 162 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571515925932 "|dds|neg_saw:neg_saw_table|altsyncram:altsyncram_component|altsyncram_mk91:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "neg_saw:neg_saw_table\|altsyncram:altsyncram_component\|altsyncram_mk91:auto_generated\|q_a\[21\] " "Synthesized away node \"neg_saw:neg_saw_table\|altsyncram:altsyncram_component\|altsyncram_mk91:auto_generated\|q_a\[21\]\"" {  } { { "db/altsyncram_mk91.tdf" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/db/altsyncram_mk91.tdf" 496 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "neg_saw.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/neg_saw.v" 81 0 0 } } { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 162 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571515925932 "|dds|neg_saw:neg_saw_table|altsyncram:altsyncram_component|altsyncram_mk91:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "neg_saw:neg_saw_table\|altsyncram:altsyncram_component\|altsyncram_mk91:auto_generated\|q_a\[22\] " "Synthesized away node \"neg_saw:neg_saw_table\|altsyncram:altsyncram_component\|altsyncram_mk91:auto_generated\|q_a\[22\]\"" {  } { { "db/altsyncram_mk91.tdf" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/db/altsyncram_mk91.tdf" 518 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "neg_saw.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/neg_saw.v" 81 0 0 } } { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 162 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571515925932 "|dds|neg_saw:neg_saw_table|altsyncram:altsyncram_component|altsyncram_mk91:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "neg_saw:neg_saw_table\|altsyncram:altsyncram_component\|altsyncram_mk91:auto_generated\|q_a\[23\] " "Synthesized away node \"neg_saw:neg_saw_table\|altsyncram:altsyncram_component\|altsyncram_mk91:auto_generated\|q_a\[23\]\"" {  } { { "db/altsyncram_mk91.tdf" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/db/altsyncram_mk91.tdf" 540 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "neg_saw.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/neg_saw.v" 81 0 0 } } { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 162 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571515925932 "|dds|neg_saw:neg_saw_table|altsyncram:altsyncram_component|altsyncram_mk91:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pos_saw:pos_saw_table\|altsyncram:altsyncram_component\|altsyncram_mk91:auto_generated\|q_a\[0\] " "Synthesized away node \"pos_saw:pos_saw_table\|altsyncram:altsyncram_component\|altsyncram_mk91:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_mk91.tdf" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/db/altsyncram_mk91.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "pos_saw.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/pos_saw.v" 81 0 0 } } { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 157 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571515925932 "|dds|pos_saw:pos_saw_table|altsyncram:altsyncram_component|altsyncram_mk91:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pos_saw:pos_saw_table\|altsyncram:altsyncram_component\|altsyncram_mk91:auto_generated\|q_a\[1\] " "Synthesized away node \"pos_saw:pos_saw_table\|altsyncram:altsyncram_component\|altsyncram_mk91:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_mk91.tdf" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/db/altsyncram_mk91.tdf" 56 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "pos_saw.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/pos_saw.v" 81 0 0 } } { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 157 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571515925932 "|dds|pos_saw:pos_saw_table|altsyncram:altsyncram_component|altsyncram_mk91:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pos_saw:pos_saw_table\|altsyncram:altsyncram_component\|altsyncram_mk91:auto_generated\|q_a\[2\] " "Synthesized away node \"pos_saw:pos_saw_table\|altsyncram:altsyncram_component\|altsyncram_mk91:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_mk91.tdf" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/db/altsyncram_mk91.tdf" 78 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "pos_saw.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/pos_saw.v" 81 0 0 } } { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 157 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571515925932 "|dds|pos_saw:pos_saw_table|altsyncram:altsyncram_component|altsyncram_mk91:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pos_saw:pos_saw_table\|altsyncram:altsyncram_component\|altsyncram_mk91:auto_generated\|q_a\[3\] " "Synthesized away node \"pos_saw:pos_saw_table\|altsyncram:altsyncram_component\|altsyncram_mk91:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_mk91.tdf" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/db/altsyncram_mk91.tdf" 100 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "pos_saw.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/pos_saw.v" 81 0 0 } } { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 157 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571515925932 "|dds|pos_saw:pos_saw_table|altsyncram:altsyncram_component|altsyncram_mk91:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pos_saw:pos_saw_table\|altsyncram:altsyncram_component\|altsyncram_mk91:auto_generated\|q_a\[4\] " "Synthesized away node \"pos_saw:pos_saw_table\|altsyncram:altsyncram_component\|altsyncram_mk91:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_mk91.tdf" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/db/altsyncram_mk91.tdf" 122 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "pos_saw.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/pos_saw.v" 81 0 0 } } { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 157 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571515925932 "|dds|pos_saw:pos_saw_table|altsyncram:altsyncram_component|altsyncram_mk91:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pos_saw:pos_saw_table\|altsyncram:altsyncram_component\|altsyncram_mk91:auto_generated\|q_a\[5\] " "Synthesized away node \"pos_saw:pos_saw_table\|altsyncram:altsyncram_component\|altsyncram_mk91:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_mk91.tdf" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/db/altsyncram_mk91.tdf" 144 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "pos_saw.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/pos_saw.v" 81 0 0 } } { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 157 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571515925932 "|dds|pos_saw:pos_saw_table|altsyncram:altsyncram_component|altsyncram_mk91:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pos_saw:pos_saw_table\|altsyncram:altsyncram_component\|altsyncram_mk91:auto_generated\|q_a\[6\] " "Synthesized away node \"pos_saw:pos_saw_table\|altsyncram:altsyncram_component\|altsyncram_mk91:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_mk91.tdf" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/db/altsyncram_mk91.tdf" 166 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "pos_saw.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/pos_saw.v" 81 0 0 } } { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 157 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571515925932 "|dds|pos_saw:pos_saw_table|altsyncram:altsyncram_component|altsyncram_mk91:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "pos_saw:pos_saw_table\|altsyncram:altsyncram_component\|altsyncram_mk91:auto_generated\|q_a\[7\] " "Synthesized away node \"pos_saw:pos_saw_table\|altsyncram:altsyncram_component\|altsyncram_mk91:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_mk91.tdf" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/db/altsyncram_mk91.tdf" 188 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "pos_saw.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/pos_saw.v" 81 0 0 } } { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 157 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571515925932 "|dds|pos_saw:pos_saw_table|altsyncram:altsyncram_component|altsyncram_mk91:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sine_table:sine\|altsyncram:altsyncram_component\|altsyncram_gt91:auto_generated\|q_a\[0\] " "Synthesized away node \"sine_table:sine\|altsyncram:altsyncram_component\|altsyncram_gt91:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_gt91.tdf" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/db/altsyncram_gt91.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sine_table.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/sine_table.v" 81 0 0 } } { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 152 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571515925932 "|dds|sine_table:sine|altsyncram:altsyncram_component|altsyncram_gt91:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sine_table:sine\|altsyncram:altsyncram_component\|altsyncram_gt91:auto_generated\|q_a\[1\] " "Synthesized away node \"sine_table:sine\|altsyncram:altsyncram_component\|altsyncram_gt91:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_gt91.tdf" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/db/altsyncram_gt91.tdf" 56 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sine_table.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/sine_table.v" 81 0 0 } } { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 152 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571515925932 "|dds|sine_table:sine|altsyncram:altsyncram_component|altsyncram_gt91:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sine_table:sine\|altsyncram:altsyncram_component\|altsyncram_gt91:auto_generated\|q_a\[2\] " "Synthesized away node \"sine_table:sine\|altsyncram:altsyncram_component\|altsyncram_gt91:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_gt91.tdf" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/db/altsyncram_gt91.tdf" 78 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sine_table.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/sine_table.v" 81 0 0 } } { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 152 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571515925932 "|dds|sine_table:sine|altsyncram:altsyncram_component|altsyncram_gt91:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sine_table:sine\|altsyncram:altsyncram_component\|altsyncram_gt91:auto_generated\|q_a\[3\] " "Synthesized away node \"sine_table:sine\|altsyncram:altsyncram_component\|altsyncram_gt91:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_gt91.tdf" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/db/altsyncram_gt91.tdf" 100 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sine_table.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/sine_table.v" 81 0 0 } } { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 152 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571515925932 "|dds|sine_table:sine|altsyncram:altsyncram_component|altsyncram_gt91:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sine_table:sine\|altsyncram:altsyncram_component\|altsyncram_gt91:auto_generated\|q_a\[4\] " "Synthesized away node \"sine_table:sine\|altsyncram:altsyncram_component\|altsyncram_gt91:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_gt91.tdf" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/db/altsyncram_gt91.tdf" 122 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sine_table.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/sine_table.v" 81 0 0 } } { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 152 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571515925932 "|dds|sine_table:sine|altsyncram:altsyncram_component|altsyncram_gt91:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sine_table:sine\|altsyncram:altsyncram_component\|altsyncram_gt91:auto_generated\|q_a\[5\] " "Synthesized away node \"sine_table:sine\|altsyncram:altsyncram_component\|altsyncram_gt91:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_gt91.tdf" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/db/altsyncram_gt91.tdf" 144 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sine_table.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/sine_table.v" 81 0 0 } } { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 152 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571515925932 "|dds|sine_table:sine|altsyncram:altsyncram_component|altsyncram_gt91:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sine_table:sine\|altsyncram:altsyncram_component\|altsyncram_gt91:auto_generated\|q_a\[6\] " "Synthesized away node \"sine_table:sine\|altsyncram:altsyncram_component\|altsyncram_gt91:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_gt91.tdf" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/db/altsyncram_gt91.tdf" 166 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sine_table.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/sine_table.v" 81 0 0 } } { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 152 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571515925932 "|dds|sine_table:sine|altsyncram:altsyncram_component|altsyncram_gt91:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "sine_table:sine\|altsyncram:altsyncram_component\|altsyncram_gt91:auto_generated\|q_a\[7\] " "Synthesized away node \"sine_table:sine\|altsyncram:altsyncram_component\|altsyncram_gt91:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_gt91.tdf" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/db/altsyncram_gt91.tdf" 188 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sine_table.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/sine_table.v" 81 0 0 } } { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 152 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571515925932 "|dds|sine_table:sine|altsyncram:altsyncram_component|altsyncram_gt91:auto_generated|ram_block1a7"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1571515925932 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1571515925932 ""}
{ "Critical Warning" "WCDB_CDB_LESS_INI_CONTENT" "256 255 E:/Documents/Engineering/Code/synth-wavetable/dds/db/dds.ram0_dds_19a20.hdl.mif " "Memory depth (256) in the design file differs from memory depth (255) in the Memory Initialization File \"E:/Documents/Engineering/Code/synth-wavetable/dds/db/dds.ram0_dds_19a20.hdl.mif\" -- setting initial value for remaining addresses to 0" {  } {  } 1 127005 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- setting initial value for remaining addresses to 0" 0 0 "Analysis & Synthesis" 0 -1 1571515926137 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "E:/Documents/Engineering/Code/synth-wavetable/dds/db/dds.ram0_dds_19a20.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"E:/Documents/Engineering/Code/synth-wavetable/dds/db/dds.ram0_dds_19a20.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } {  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Analysis & Synthesis" 0 -1 1571515926138 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "base_tri:triangle_table\|altsyncram:altsyncram_component\|altsyncram_9791:auto_generated\|q_a\[8\] " "Synthesized away node \"base_tri:triangle_table\|altsyncram:altsyncram_component\|altsyncram_9791:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_9791.tdf" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/db/altsyncram_9791.tdf" 210 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "base_tri.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/base_tri.v" 81 0 0 } } { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 167 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571515926171 "|dds|base_tri:triangle_table|altsyncram:altsyncram_component|altsyncram_9791:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "base_tri:triangle_table\|altsyncram:altsyncram_component\|altsyncram_9791:auto_generated\|q_a\[9\] " "Synthesized away node \"base_tri:triangle_table\|altsyncram:altsyncram_component\|altsyncram_9791:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_9791.tdf" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/db/altsyncram_9791.tdf" 232 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "base_tri.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/base_tri.v" 81 0 0 } } { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 167 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571515926171 "|dds|base_tri:triangle_table|altsyncram:altsyncram_component|altsyncram_9791:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "base_tri:triangle_table\|altsyncram:altsyncram_component\|altsyncram_9791:auto_generated\|q_a\[10\] " "Synthesized away node \"base_tri:triangle_table\|altsyncram:altsyncram_component\|altsyncram_9791:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_9791.tdf" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/db/altsyncram_9791.tdf" 254 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "base_tri.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/base_tri.v" 81 0 0 } } { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 167 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571515926171 "|dds|base_tri:triangle_table|altsyncram:altsyncram_component|altsyncram_9791:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "base_tri:triangle_table\|altsyncram:altsyncram_component\|altsyncram_9791:auto_generated\|q_a\[11\] " "Synthesized away node \"base_tri:triangle_table\|altsyncram:altsyncram_component\|altsyncram_9791:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_9791.tdf" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/db/altsyncram_9791.tdf" 276 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "base_tri.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/base_tri.v" 81 0 0 } } { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 167 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571515926171 "|dds|base_tri:triangle_table|altsyncram:altsyncram_component|altsyncram_9791:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "base_tri:triangle_table\|altsyncram:altsyncram_component\|altsyncram_9791:auto_generated\|q_a\[12\] " "Synthesized away node \"base_tri:triangle_table\|altsyncram:altsyncram_component\|altsyncram_9791:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_9791.tdf" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/db/altsyncram_9791.tdf" 298 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "base_tri.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/base_tri.v" 81 0 0 } } { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 167 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571515926171 "|dds|base_tri:triangle_table|altsyncram:altsyncram_component|altsyncram_9791:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "base_tri:triangle_table\|altsyncram:altsyncram_component\|altsyncram_9791:auto_generated\|q_a\[13\] " "Synthesized away node \"base_tri:triangle_table\|altsyncram:altsyncram_component\|altsyncram_9791:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_9791.tdf" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/db/altsyncram_9791.tdf" 320 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "base_tri.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/base_tri.v" 81 0 0 } } { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 167 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571515926171 "|dds|base_tri:triangle_table|altsyncram:altsyncram_component|altsyncram_9791:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "base_tri:triangle_table\|altsyncram:altsyncram_component\|altsyncram_9791:auto_generated\|q_a\[14\] " "Synthesized away node \"base_tri:triangle_table\|altsyncram:altsyncram_component\|altsyncram_9791:auto_generated\|q_a\[14\]\"" {  } { { "db/altsyncram_9791.tdf" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/db/altsyncram_9791.tdf" 342 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "base_tri.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/base_tri.v" 81 0 0 } } { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 167 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571515926171 "|dds|base_tri:triangle_table|altsyncram:altsyncram_component|altsyncram_9791:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "base_tri:triangle_table\|altsyncram:altsyncram_component\|altsyncram_9791:auto_generated\|q_a\[15\] " "Synthesized away node \"base_tri:triangle_table\|altsyncram:altsyncram_component\|altsyncram_9791:auto_generated\|q_a\[15\]\"" {  } { { "db/altsyncram_9791.tdf" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/db/altsyncram_9791.tdf" 364 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "base_tri.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/base_tri.v" 81 0 0 } } { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 167 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571515926171 "|dds|base_tri:triangle_table|altsyncram:altsyncram_component|altsyncram_9791:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "base_tri:triangle_table\|altsyncram:altsyncram_component\|altsyncram_9791:auto_generated\|q_a\[16\] " "Synthesized away node \"base_tri:triangle_table\|altsyncram:altsyncram_component\|altsyncram_9791:auto_generated\|q_a\[16\]\"" {  } { { "db/altsyncram_9791.tdf" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/db/altsyncram_9791.tdf" 386 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "base_tri.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/base_tri.v" 81 0 0 } } { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 167 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571515926171 "|dds|base_tri:triangle_table|altsyncram:altsyncram_component|altsyncram_9791:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "base_tri:triangle_table\|altsyncram:altsyncram_component\|altsyncram_9791:auto_generated\|q_a\[17\] " "Synthesized away node \"base_tri:triangle_table\|altsyncram:altsyncram_component\|altsyncram_9791:auto_generated\|q_a\[17\]\"" {  } { { "db/altsyncram_9791.tdf" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/db/altsyncram_9791.tdf" 408 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "base_tri.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/base_tri.v" 81 0 0 } } { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 167 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571515926171 "|dds|base_tri:triangle_table|altsyncram:altsyncram_component|altsyncram_9791:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "base_tri:triangle_table\|altsyncram:altsyncram_component\|altsyncram_9791:auto_generated\|q_a\[18\] " "Synthesized away node \"base_tri:triangle_table\|altsyncram:altsyncram_component\|altsyncram_9791:auto_generated\|q_a\[18\]\"" {  } { { "db/altsyncram_9791.tdf" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/db/altsyncram_9791.tdf" 430 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "base_tri.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/base_tri.v" 81 0 0 } } { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 167 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571515926171 "|dds|base_tri:triangle_table|altsyncram:altsyncram_component|altsyncram_9791:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "base_tri:triangle_table\|altsyncram:altsyncram_component\|altsyncram_9791:auto_generated\|q_a\[19\] " "Synthesized away node \"base_tri:triangle_table\|altsyncram:altsyncram_component\|altsyncram_9791:auto_generated\|q_a\[19\]\"" {  } { { "db/altsyncram_9791.tdf" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/db/altsyncram_9791.tdf" 452 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "base_tri.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/base_tri.v" 81 0 0 } } { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 167 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571515926171 "|dds|base_tri:triangle_table|altsyncram:altsyncram_component|altsyncram_9791:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "base_tri:triangle_table\|altsyncram:altsyncram_component\|altsyncram_9791:auto_generated\|q_a\[20\] " "Synthesized away node \"base_tri:triangle_table\|altsyncram:altsyncram_component\|altsyncram_9791:auto_generated\|q_a\[20\]\"" {  } { { "db/altsyncram_9791.tdf" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/db/altsyncram_9791.tdf" 474 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "base_tri.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/base_tri.v" 81 0 0 } } { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 167 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571515926171 "|dds|base_tri:triangle_table|altsyncram:altsyncram_component|altsyncram_9791:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "base_tri:triangle_table\|altsyncram:altsyncram_component\|altsyncram_9791:auto_generated\|q_a\[21\] " "Synthesized away node \"base_tri:triangle_table\|altsyncram:altsyncram_component\|altsyncram_9791:auto_generated\|q_a\[21\]\"" {  } { { "db/altsyncram_9791.tdf" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/db/altsyncram_9791.tdf" 496 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "base_tri.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/base_tri.v" 81 0 0 } } { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 167 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571515926171 "|dds|base_tri:triangle_table|altsyncram:altsyncram_component|altsyncram_9791:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "base_tri:triangle_table\|altsyncram:altsyncram_component\|altsyncram_9791:auto_generated\|q_a\[22\] " "Synthesized away node \"base_tri:triangle_table\|altsyncram:altsyncram_component\|altsyncram_9791:auto_generated\|q_a\[22\]\"" {  } { { "db/altsyncram_9791.tdf" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/db/altsyncram_9791.tdf" 518 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "base_tri.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/base_tri.v" 81 0 0 } } { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 167 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571515926171 "|dds|base_tri:triangle_table|altsyncram:altsyncram_component|altsyncram_9791:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "base_tri:triangle_table\|altsyncram:altsyncram_component\|altsyncram_9791:auto_generated\|q_a\[23\] " "Synthesized away node \"base_tri:triangle_table\|altsyncram:altsyncram_component\|altsyncram_9791:auto_generated\|q_a\[23\]\"" {  } { { "db/altsyncram_9791.tdf" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/db/altsyncram_9791.tdf" 540 2 0 } } { "altsyncram.tdf" "" { Text "e:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "base_tri.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/base_tri.v" 81 0 0 } } { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 167 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1571515926171 "|dds|base_tri:triangle_table|altsyncram:altsyncram_component|altsyncram_9791:auto_generated|ram_block1a23"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1571515926171 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1571515926171 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "Mult1 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"Mult1\"" {  } { { "dds.v" "Mult1" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 240 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1571515926982 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1571515926982 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "lpm_mult:Mult1 " "Elaborated megafunction instantiation \"lpm_mult:Mult1\"" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 240 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571515927034 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "lpm_mult:Mult1 " "Instantiated megafunction \"lpm_mult:Mult1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571515927034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 8 " "Parameter \"LPM_WIDTHB\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571515927034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 24 " "Parameter \"LPM_WIDTHP\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571515927034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 24 " "Parameter \"LPM_WIDTHR\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571515927034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571515927034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571515927034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571515927034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571515927034 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1571515927034 ""}  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 240 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1571515927034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_pbt.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_pbt.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_pbt " "Found entity 1: mult_pbt" {  } { { "db/mult_pbt.tdf" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/db/mult_pbt.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1571515927088 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571515927088 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "7 " "7 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1571515927317 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "note_on\[53\] " "Latch note_on\[53\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA spi_current_command\[0\] " "Ports D and ENA on the latch are fed by the same signal spi_current_command\[0\]" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 271 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1571515927336 ""}  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1571515927336 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "note_on\[149\] " "Latch note_on\[149\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA spi_current_command\[0\] " "Ports D and ENA on the latch are fed by the same signal spi_current_command\[0\]" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 271 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1571515927336 ""}  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1571515927336 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "note_on\[21\] " "Latch note_on\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA spi_current_command\[0\] " "Ports D and ENA on the latch are fed by the same signal spi_current_command\[0\]" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 271 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1571515927336 ""}  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1571515927336 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "note_on\[181\] " "Latch note_on\[181\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA spi_current_command\[0\] " "Ports D and ENA on the latch are fed by the same signal spi_current_command\[0\]" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 271 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1571515927336 ""}  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1571515927336 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "note_on\[101\] " "Latch note_on\[101\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA spi_current_command\[0\] " "Ports D and ENA on the latch are fed by the same signal spi_current_command\[0\]" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 271 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1571515927336 ""}  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1571515927336 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "note_on\[197\] " "Latch note_on\[197\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA spi_current_command\[0\] " "Ports D and ENA on the latch are fed by the same signal spi_current_command\[0\]" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 271 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1571515927336 ""}  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1571515927336 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "note_on\[69\] " "Latch note_on\[69\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA spi_current_command\[0\] " "Ports D and ENA on the latch are fed by the same signal spi_current_command\[0\]" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 271 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1571515927336 ""}  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1571515927336 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "note_on\[229\] " "Latch note_on\[229\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA spi_current_command\[0\] " "Ports D and ENA on the latch are fed by the same signal spi_current_command\[0\]" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 271 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1571515927336 ""}  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1571515927336 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "note_on\[37\] " "Latch note_on\[37\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA spi_current_command\[0\] " "Ports D and ENA on the latch are fed by the same signal spi_current_command\[0\]" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 271 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1571515927336 ""}  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1571515927336 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "note_on\[133\] " "Latch note_on\[133\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA spi_current_command\[0\] " "Ports D and ENA on the latch are fed by the same signal spi_current_command\[0\]" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 271 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1571515927336 ""}  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1571515927336 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "note_on\[5\] " "Latch note_on\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA spi_current_command\[0\] " "Ports D and ENA on the latch are fed by the same signal spi_current_command\[0\]" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 271 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1571515927336 ""}  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1571515927336 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "note_on\[165\] " "Latch note_on\[165\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA spi_current_command\[0\] " "Ports D and ENA on the latch are fed by the same signal spi_current_command\[0\]" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 271 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1571515927337 ""}  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1571515927337 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "note_on\[117\] " "Latch note_on\[117\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA spi_current_command\[0\] " "Ports D and ENA on the latch are fed by the same signal spi_current_command\[0\]" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 271 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1571515927337 ""}  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1571515927337 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "note_on\[213\] " "Latch note_on\[213\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA spi_current_command\[0\] " "Ports D and ENA on the latch are fed by the same signal spi_current_command\[0\]" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 271 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1571515927337 ""}  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1571515927337 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "note_on\[85\] " "Latch note_on\[85\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA spi_current_command\[0\] " "Ports D and ENA on the latch are fed by the same signal spi_current_command\[0\]" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 271 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1571515927337 ""}  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1571515927337 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "note_on\[245\] " "Latch note_on\[245\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA spi_current_command\[0\] " "Ports D and ENA on the latch are fed by the same signal spi_current_command\[0\]" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 271 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1571515927337 ""}  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1571515927337 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "note_on\[92\] " "Latch note_on\[92\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA spi_current_command\[0\] " "Ports D and ENA on the latch are fed by the same signal spi_current_command\[0\]" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 271 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1571515927337 ""}  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1571515927337 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "note_on\[156\] " "Latch note_on\[156\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA spi_current_command\[0\] " "Ports D and ENA on the latch are fed by the same signal spi_current_command\[0\]" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 271 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1571515927337 ""}  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1571515927337 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "note_on\[28\] " "Latch note_on\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA spi_current_command\[0\] " "Ports D and ENA on the latch are fed by the same signal spi_current_command\[0\]" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 271 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1571515927337 ""}  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1571515927337 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "note_on\[220\] " "Latch note_on\[220\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA spi_current_command\[0\] " "Ports D and ENA on the latch are fed by the same signal spi_current_command\[0\]" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 271 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1571515927337 ""}  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1571515927337 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "note_on\[108\] " "Latch note_on\[108\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA spi_current_command\[0\] " "Ports D and ENA on the latch are fed by the same signal spi_current_command\[0\]" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 271 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1571515927337 ""}  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1571515927337 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "note_on\[172\] " "Latch note_on\[172\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA spi_current_command\[0\] " "Ports D and ENA on the latch are fed by the same signal spi_current_command\[0\]" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 271 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1571515927337 ""}  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1571515927337 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "note_on\[44\] " "Latch note_on\[44\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA spi_current_command\[0\] " "Ports D and ENA on the latch are fed by the same signal spi_current_command\[0\]" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 271 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1571515927337 ""}  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1571515927337 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "note_on\[236\] " "Latch note_on\[236\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA spi_current_command\[0\] " "Ports D and ENA on the latch are fed by the same signal spi_current_command\[0\]" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 271 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1571515927337 ""}  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1571515927337 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "note_on\[76\] " "Latch note_on\[76\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA spi_current_command\[0\] " "Ports D and ENA on the latch are fed by the same signal spi_current_command\[0\]" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 271 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1571515927337 ""}  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1571515927337 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "note_on\[140\] " "Latch note_on\[140\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA spi_current_command\[0\] " "Ports D and ENA on the latch are fed by the same signal spi_current_command\[0\]" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 271 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1571515927337 ""}  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1571515927337 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "note_on\[12\] " "Latch note_on\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA spi_current_command\[0\] " "Ports D and ENA on the latch are fed by the same signal spi_current_command\[0\]" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 271 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1571515927337 ""}  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1571515927337 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "note_on\[204\] " "Latch note_on\[204\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA spi_current_command\[0\] " "Ports D and ENA on the latch are fed by the same signal spi_current_command\[0\]" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 271 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1571515927337 ""}  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1571515927337 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "note_on\[124\] " "Latch note_on\[124\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA spi_current_command\[0\] " "Ports D and ENA on the latch are fed by the same signal spi_current_command\[0\]" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 271 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1571515927337 ""}  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1571515927337 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "note_on\[188\] " "Latch note_on\[188\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA spi_current_command\[0\] " "Ports D and ENA on the latch are fed by the same signal spi_current_command\[0\]" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 271 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1571515927337 ""}  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1571515927337 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "note_on\[60\] " "Latch note_on\[60\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA spi_current_command\[0\] " "Ports D and ENA on the latch are fed by the same signal spi_current_command\[0\]" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 271 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1571515927338 ""}  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1571515927338 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "note_on\[252\] " "Latch note_on\[252\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA spi_current_command\[0\] " "Ports D and ENA on the latch are fed by the same signal spi_current_command\[0\]" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 271 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1571515927338 ""}  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1571515927338 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "note_on\[52\] " "Latch note_on\[52\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA spi_current_command\[0\] " "Ports D and ENA on the latch are fed by the same signal spi_current_command\[0\]" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 271 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1571515927338 ""}  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1571515927338 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "note_on\[148\] " "Latch note_on\[148\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA spi_current_command\[0\] " "Ports D and ENA on the latch are fed by the same signal spi_current_command\[0\]" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 271 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1571515927338 ""}  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1571515927338 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "note_on\[20\] " "Latch note_on\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA spi_current_command\[0\] " "Ports D and ENA on the latch are fed by the same signal spi_current_command\[0\]" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 271 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1571515927338 ""}  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1571515927338 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "note_on\[180\] " "Latch note_on\[180\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA spi_current_command\[0\] " "Ports D and ENA on the latch are fed by the same signal spi_current_command\[0\]" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 271 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1571515927338 ""}  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1571515927338 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "note_on\[100\] " "Latch note_on\[100\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA spi_current_command\[0\] " "Ports D and ENA on the latch are fed by the same signal spi_current_command\[0\]" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 271 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1571515927338 ""}  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1571515927338 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "note_on\[196\] " "Latch note_on\[196\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA spi_current_command\[0\] " "Ports D and ENA on the latch are fed by the same signal spi_current_command\[0\]" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 271 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1571515927338 ""}  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1571515927338 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "note_on\[68\] " "Latch note_on\[68\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA spi_current_command\[0\] " "Ports D and ENA on the latch are fed by the same signal spi_current_command\[0\]" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 271 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1571515927338 ""}  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1571515927338 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "note_on\[228\] " "Latch note_on\[228\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA spi_current_command\[0\] " "Ports D and ENA on the latch are fed by the same signal spi_current_command\[0\]" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 271 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1571515927338 ""}  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1571515927338 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "note_on\[36\] " "Latch note_on\[36\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA spi_current_command\[0\] " "Ports D and ENA on the latch are fed by the same signal spi_current_command\[0\]" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 271 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1571515927338 ""}  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1571515927338 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "note_on\[132\] " "Latch note_on\[132\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA spi_current_command\[0\] " "Ports D and ENA on the latch are fed by the same signal spi_current_command\[0\]" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 271 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1571515927338 ""}  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1571515927338 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "note_on\[4\] " "Latch note_on\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA spi_current_command\[0\] " "Ports D and ENA on the latch are fed by the same signal spi_current_command\[0\]" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 271 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1571515927338 ""}  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1571515927338 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "note_on\[164\] " "Latch note_on\[164\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA spi_current_command\[0\] " "Ports D and ENA on the latch are fed by the same signal spi_current_command\[0\]" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 271 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1571515927338 ""}  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1571515927338 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "note_on\[116\] " "Latch note_on\[116\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA spi_current_command\[0\] " "Ports D and ENA on the latch are fed by the same signal spi_current_command\[0\]" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 271 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1571515927338 ""}  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1571515927338 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "note_on\[212\] " "Latch note_on\[212\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA spi_current_command\[0\] " "Ports D and ENA on the latch are fed by the same signal spi_current_command\[0\]" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 271 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1571515927338 ""}  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1571515927338 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "note_on\[84\] " "Latch note_on\[84\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA spi_current_command\[0\] " "Ports D and ENA on the latch are fed by the same signal spi_current_command\[0\]" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 271 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1571515927338 ""}  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1571515927338 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "note_on\[244\] " "Latch note_on\[244\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA spi_current_command\[0\] " "Ports D and ENA on the latch are fed by the same signal spi_current_command\[0\]" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 271 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1571515927338 ""}  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1571515927338 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "note_on\[93\] " "Latch note_on\[93\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA spi_current_command\[0\] " "Ports D and ENA on the latch are fed by the same signal spi_current_command\[0\]" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 271 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1571515927339 ""}  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1571515927339 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "note_on\[157\] " "Latch note_on\[157\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA spi_current_command\[0\] " "Ports D and ENA on the latch are fed by the same signal spi_current_command\[0\]" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 271 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1571515927339 ""}  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1571515927339 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "note_on\[29\] " "Latch note_on\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA spi_current_command\[0\] " "Ports D and ENA on the latch are fed by the same signal spi_current_command\[0\]" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 271 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1571515927339 ""}  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1571515927339 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "note_on\[221\] " "Latch note_on\[221\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA spi_current_command\[0\] " "Ports D and ENA on the latch are fed by the same signal spi_current_command\[0\]" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 271 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1571515927339 ""}  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1571515927339 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "note_on\[109\] " "Latch note_on\[109\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA spi_current_command\[0\] " "Ports D and ENA on the latch are fed by the same signal spi_current_command\[0\]" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 271 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1571515927339 ""}  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1571515927339 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "note_on\[173\] " "Latch note_on\[173\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA spi_current_command\[0\] " "Ports D and ENA on the latch are fed by the same signal spi_current_command\[0\]" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 271 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1571515927339 ""}  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1571515927339 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "note_on\[45\] " "Latch note_on\[45\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA spi_current_command\[0\] " "Ports D and ENA on the latch are fed by the same signal spi_current_command\[0\]" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 271 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1571515927339 ""}  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1571515927339 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "note_on\[237\] " "Latch note_on\[237\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA spi_current_command\[0\] " "Ports D and ENA on the latch are fed by the same signal spi_current_command\[0\]" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 271 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1571515927339 ""}  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1571515927339 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "note_on\[77\] " "Latch note_on\[77\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA spi_current_command\[0\] " "Ports D and ENA on the latch are fed by the same signal spi_current_command\[0\]" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 271 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1571515927339 ""}  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1571515927339 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "note_on\[141\] " "Latch note_on\[141\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA spi_current_command\[0\] " "Ports D and ENA on the latch are fed by the same signal spi_current_command\[0\]" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 271 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1571515927339 ""}  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1571515927339 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "note_on\[13\] " "Latch note_on\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA spi_current_command\[0\] " "Ports D and ENA on the latch are fed by the same signal spi_current_command\[0\]" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 271 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1571515927339 ""}  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1571515927339 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "note_on\[205\] " "Latch note_on\[205\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA spi_current_command\[0\] " "Ports D and ENA on the latch are fed by the same signal spi_current_command\[0\]" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 271 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1571515927339 ""}  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1571515927339 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "note_on\[189\] " "Latch note_on\[189\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA spi_current_command\[0\] " "Ports D and ENA on the latch are fed by the same signal spi_current_command\[0\]" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 271 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1571515927339 ""}  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1571515927339 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "note_on\[125\] " "Latch note_on\[125\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA spi_current_command\[0\] " "Ports D and ENA on the latch are fed by the same signal spi_current_command\[0\]" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 271 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1571515927339 ""}  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1571515927339 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "note_on\[61\] " "Latch note_on\[61\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA spi_current_command\[0\] " "Ports D and ENA on the latch are fed by the same signal spi_current_command\[0\]" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 271 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1571515927339 ""}  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1571515927339 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "note_on\[253\] " "Latch note_on\[253\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA spi_current_command\[0\] " "Ports D and ENA on the latch are fed by the same signal spi_current_command\[0\]" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 271 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1571515927339 ""}  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1571515927339 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "note_on\[27\] " "Latch note_on\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA spi_current_command\[0\] " "Ports D and ENA on the latch are fed by the same signal spi_current_command\[0\]" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 271 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1571515927339 ""}  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1571515927339 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "note_on\[139\] " "Latch note_on\[139\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA spi_current_command\[0\] " "Ports D and ENA on the latch are fed by the same signal spi_current_command\[0\]" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 271 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1571515927339 ""}  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1571515927339 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "note_on\[11\] " "Latch note_on\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA spi_current_command\[0\] " "Ports D and ENA on the latch are fed by the same signal spi_current_command\[0\]" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 271 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1571515927340 ""}  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1571515927340 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "note_on\[155\] " "Latch note_on\[155\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA spi_current_command\[0\] " "Ports D and ENA on the latch are fed by the same signal spi_current_command\[0\]" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 271 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1571515927340 ""}  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1571515927340 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "note_on\[83\] " "Latch note_on\[83\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA spi_current_command\[0\] " "Ports D and ENA on the latch are fed by the same signal spi_current_command\[0\]" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 271 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1571515927340 ""}  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1571515927340 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "note_on\[195\] " "Latch note_on\[195\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA spi_current_command\[0\] " "Ports D and ENA on the latch are fed by the same signal spi_current_command\[0\]" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 271 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1571515927340 ""}  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1571515927340 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "note_on\[67\] " "Latch note_on\[67\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA spi_current_command\[0\] " "Ports D and ENA on the latch are fed by the same signal spi_current_command\[0\]" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 271 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1571515927340 ""}  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1571515927340 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "note_on\[211\] " "Latch note_on\[211\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA spi_current_command\[0\] " "Ports D and ENA on the latch are fed by the same signal spi_current_command\[0\]" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 271 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1571515927340 ""}  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1571515927340 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "note_on\[19\] " "Latch note_on\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA spi_current_command\[0\] " "Ports D and ENA on the latch are fed by the same signal spi_current_command\[0\]" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 271 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1571515927340 ""}  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1571515927340 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "note_on\[131\] " "Latch note_on\[131\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA spi_current_command\[0\] " "Ports D and ENA on the latch are fed by the same signal spi_current_command\[0\]" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 271 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1571515927340 ""}  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1571515927340 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "note_on\[3\] " "Latch note_on\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA spi_current_command\[0\] " "Ports D and ENA on the latch are fed by the same signal spi_current_command\[0\]" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 271 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1571515927340 ""}  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1571515927340 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "note_on\[147\] " "Latch note_on\[147\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA spi_current_command\[0\] " "Ports D and ENA on the latch are fed by the same signal spi_current_command\[0\]" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 271 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1571515927340 ""}  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1571515927340 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "note_on\[91\] " "Latch note_on\[91\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA spi_current_command\[0\] " "Ports D and ENA on the latch are fed by the same signal spi_current_command\[0\]" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 271 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1571515927340 ""}  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1571515927340 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "note_on\[203\] " "Latch note_on\[203\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA spi_current_command\[0\] " "Ports D and ENA on the latch are fed by the same signal spi_current_command\[0\]" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 271 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1571515927340 ""}  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1571515927340 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "note_on\[75\] " "Latch note_on\[75\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA spi_current_command\[0\] " "Ports D and ENA on the latch are fed by the same signal spi_current_command\[0\]" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 271 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1571515927340 ""}  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1571515927340 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "note_on\[219\] " "Latch note_on\[219\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA spi_current_command\[0\] " "Ports D and ENA on the latch are fed by the same signal spi_current_command\[0\]" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 271 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1571515927340 ""}  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1571515927340 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "note_on\[58\] " "Latch note_on\[58\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA spi_current_command\[0\] " "Ports D and ENA on the latch are fed by the same signal spi_current_command\[0\]" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 271 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1571515927340 ""}  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1571515927340 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "note_on\[178\] " "Latch note_on\[178\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA spi_current_command\[0\] " "Ports D and ENA on the latch are fed by the same signal spi_current_command\[0\]" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 271 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1571515927340 ""}  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1571515927340 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "note_on\[50\] " "Latch note_on\[50\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA spi_current_command\[0\] " "Ports D and ENA on the latch are fed by the same signal spi_current_command\[0\]" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 271 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1571515927340 ""}  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1571515927340 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "note_on\[186\] " "Latch note_on\[186\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA spi_current_command\[0\] " "Ports D and ENA on the latch are fed by the same signal spi_current_command\[0\]" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 271 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1571515927340 ""}  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1571515927340 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "note_on\[106\] " "Latch note_on\[106\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA spi_current_command\[0\] " "Ports D and ENA on the latch are fed by the same signal spi_current_command\[0\]" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 271 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1571515927340 ""}  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1571515927340 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "note_on\[226\] " "Latch note_on\[226\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA spi_current_command\[0\] " "Ports D and ENA on the latch are fed by the same signal spi_current_command\[0\]" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 271 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1571515927341 ""}  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1571515927341 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "note_on\[98\] " "Latch note_on\[98\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA spi_current_command\[0\] " "Ports D and ENA on the latch are fed by the same signal spi_current_command\[0\]" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 271 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1571515927341 ""}  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1571515927341 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "note_on\[234\] " "Latch note_on\[234\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA spi_current_command\[0\] " "Ports D and ENA on the latch are fed by the same signal spi_current_command\[0\]" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 271 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1571515927341 ""}  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1571515927341 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "note_on\[42\] " "Latch note_on\[42\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA spi_current_command\[0\] " "Ports D and ENA on the latch are fed by the same signal spi_current_command\[0\]" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 271 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1571515927341 ""}  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1571515927341 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "note_on\[162\] " "Latch note_on\[162\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA spi_current_command\[0\] " "Ports D and ENA on the latch are fed by the same signal spi_current_command\[0\]" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 271 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1571515927341 ""}  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1571515927341 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "note_on\[34\] " "Latch note_on\[34\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA spi_current_command\[0\] " "Ports D and ENA on the latch are fed by the same signal spi_current_command\[0\]" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 271 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1571515927341 ""}  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1571515927341 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "note_on\[170\] " "Latch note_on\[170\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA spi_current_command\[0\] " "Ports D and ENA on the latch are fed by the same signal spi_current_command\[0\]" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 271 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1571515927341 ""}  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1571515927341 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "note_on\[122\] " "Latch note_on\[122\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA spi_current_command\[0\] " "Ports D and ENA on the latch are fed by the same signal spi_current_command\[0\]" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 271 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1571515927341 ""}  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1571515927341 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "note_on\[242\] " "Latch note_on\[242\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA spi_current_command\[0\] " "Ports D and ENA on the latch are fed by the same signal spi_current_command\[0\]" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 271 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1571515927341 ""}  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1571515927341 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "note_on\[114\] " "Latch note_on\[114\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA spi_current_command\[0\] " "Ports D and ENA on the latch are fed by the same signal spi_current_command\[0\]" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 271 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1571515927341 ""}  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1571515927341 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "note_on\[250\] " "Latch note_on\[250\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA spi_current_command\[0\] " "Ports D and ENA on the latch are fed by the same signal spi_current_command\[0\]" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 271 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1571515927341 ""}  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1571515927341 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "note_on\[26\] " "Latch note_on\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA spi_current_command\[0\] " "Ports D and ENA on the latch are fed by the same signal spi_current_command\[0\]" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 271 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1571515927341 ""}  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1571515927341 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "note_on\[146\] " "Latch note_on\[146\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA spi_current_command\[0\] " "Ports D and ENA on the latch are fed by the same signal spi_current_command\[0\]" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 271 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1571515927341 ""}  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1571515927341 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "note_on\[18\] " "Latch note_on\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA spi_current_command\[0\] " "Ports D and ENA on the latch are fed by the same signal spi_current_command\[0\]" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 271 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1571515927341 ""}  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1571515927341 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "note_on\[154\] " "Latch note_on\[154\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA spi_current_command\[0\] " "Ports D and ENA on the latch are fed by the same signal spi_current_command\[0\]" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 271 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1571515927341 ""}  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1571515927341 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "note_on\[74\] " "Latch note_on\[74\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA spi_current_command\[0\] " "Ports D and ENA on the latch are fed by the same signal spi_current_command\[0\]" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 271 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1571515927341 ""}  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1571515927341 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "note_on\[194\] " "Latch note_on\[194\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA spi_current_command\[0\] " "Ports D and ENA on the latch are fed by the same signal spi_current_command\[0\]" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 271 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1571515927341 ""}  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1571515927341 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "note_on\[66\] " "Latch note_on\[66\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA spi_current_command\[0\] " "Ports D and ENA on the latch are fed by the same signal spi_current_command\[0\]" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 271 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1571515927341 ""}  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1571515927341 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "note_on\[202\] " "Latch note_on\[202\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA spi_current_command\[0\] " "Ports D and ENA on the latch are fed by the same signal spi_current_command\[0\]" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 271 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1571515927341 ""}  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1571515927341 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "note_on\[10\] " "Latch note_on\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA spi_current_command\[0\] " "Ports D and ENA on the latch are fed by the same signal spi_current_command\[0\]" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 271 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1571515927342 ""}  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1571515927342 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "note_on\[130\] " "Latch note_on\[130\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA spi_current_command\[0\] " "Ports D and ENA on the latch are fed by the same signal spi_current_command\[0\]" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 271 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1571515927342 ""}  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1571515927342 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "note_on\[2\] " "Latch note_on\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA spi_current_command\[0\] " "Ports D and ENA on the latch are fed by the same signal spi_current_command\[0\]" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 271 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1571515927342 ""}  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1571515927342 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "note_on\[138\] " "Latch note_on\[138\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA spi_current_command\[0\] " "Ports D and ENA on the latch are fed by the same signal spi_current_command\[0\]" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 271 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1571515927342 ""}  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1571515927342 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "note_on\[90\] " "Latch note_on\[90\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA spi_current_command\[0\] " "Ports D and ENA on the latch are fed by the same signal spi_current_command\[0\]" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 271 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1571515927342 ""}  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1571515927342 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "note_on\[210\] " "Latch note_on\[210\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA spi_current_command\[0\] " "Ports D and ENA on the latch are fed by the same signal spi_current_command\[0\]" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 271 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1571515927342 ""}  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1571515927342 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "note_on\[82\] " "Latch note_on\[82\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA spi_current_command\[0\] " "Ports D and ENA on the latch are fed by the same signal spi_current_command\[0\]" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 271 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1571515927342 ""}  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1571515927342 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "note_on\[218\] " "Latch note_on\[218\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA spi_current_command\[0\] " "Ports D and ENA on the latch are fed by the same signal spi_current_command\[0\]" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 271 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1571515927342 ""}  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1571515927342 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "note_on\[107\] " "Latch note_on\[107\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA spi_current_command\[0\] " "Ports D and ENA on the latch are fed by the same signal spi_current_command\[0\]" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 271 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1571515927342 ""}  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1571515927342 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "note_on\[115\] " "Latch note_on\[115\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA spi_current_command\[0\] " "Ports D and ENA on the latch are fed by the same signal spi_current_command\[0\]" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 271 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1571515927342 ""}  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1571515927342 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "note_on\[99\] " "Latch note_on\[99\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA spi_current_command\[0\] " "Ports D and ENA on the latch are fed by the same signal spi_current_command\[0\]" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 271 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1571515927342 ""}  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1571515927342 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "note_on\[123\] " "Latch note_on\[123\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA spi_current_command\[0\] " "Ports D and ENA on the latch are fed by the same signal spi_current_command\[0\]" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 271 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1571515927342 ""}  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1571515927342 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "note_on\[171\] " "Latch note_on\[171\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA spi_current_command\[0\] " "Ports D and ENA on the latch are fed by the same signal spi_current_command\[0\]" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 271 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1571515927342 ""}  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1571515927342 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "note_on\[179\] " "Latch note_on\[179\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA spi_current_command\[0\] " "Ports D and ENA on the latch are fed by the same signal spi_current_command\[0\]" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 271 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1571515927342 ""}  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1571515927342 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "note_on\[163\] " "Latch note_on\[163\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA spi_current_command\[0\] " "Ports D and ENA on the latch are fed by the same signal spi_current_command\[0\]" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 271 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1571515927342 ""}  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1571515927342 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "note_on\[187\] " "Latch note_on\[187\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA spi_current_command\[0\] " "Ports D and ENA on the latch are fed by the same signal spi_current_command\[0\]" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 271 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1571515927342 ""}  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1571515927342 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "note_on\[43\] " "Latch note_on\[43\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA spi_current_command\[0\] " "Ports D and ENA on the latch are fed by the same signal spi_current_command\[0\]" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 271 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1571515927342 ""}  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1571515927342 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "note_on\[51\] " "Latch note_on\[51\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA spi_current_command\[0\] " "Ports D and ENA on the latch are fed by the same signal spi_current_command\[0\]" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 271 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1571515927342 ""}  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1571515927342 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "note_on\[35\] " "Latch note_on\[35\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA spi_current_command\[0\] " "Ports D and ENA on the latch are fed by the same signal spi_current_command\[0\]" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 271 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1571515927343 ""}  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1571515927343 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "note_on\[59\] " "Latch note_on\[59\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA spi_current_command\[0\] " "Ports D and ENA on the latch are fed by the same signal spi_current_command\[0\]" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 271 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1571515927343 ""}  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1571515927343 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "note_on\[243\] " "Latch note_on\[243\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA spi_current_command\[0\] " "Ports D and ENA on the latch are fed by the same signal spi_current_command\[0\]" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 271 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1571515927343 ""}  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1571515927343 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "note_on\[235\] " "Latch note_on\[235\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA spi_current_command\[0\] " "Ports D and ENA on the latch are fed by the same signal spi_current_command\[0\]" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 271 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1571515927343 ""}  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1571515927343 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "note_on\[227\] " "Latch note_on\[227\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA spi_current_command\[0\] " "Ports D and ENA on the latch are fed by the same signal spi_current_command\[0\]" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 271 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1571515927343 ""}  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1571515927343 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "note_on\[251\] " "Latch note_on\[251\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA spi_current_command\[0\] " "Ports D and ENA on the latch are fed by the same signal spi_current_command\[0\]" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 271 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1571515927343 ""}  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1571515927343 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "note_on\[137\] " "Latch note_on\[137\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA spi_current_command\[0\] " "Ports D and ENA on the latch are fed by the same signal spi_current_command\[0\]" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 271 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1571515927343 ""}  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1571515927343 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "note_on\[73\] " "Latch note_on\[73\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA spi_current_command\[0\] " "Ports D and ENA on the latch are fed by the same signal spi_current_command\[0\]" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 271 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1571515927343 ""}  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1571515927343 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "note_on\[9\] " "Latch note_on\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA spi_current_command\[0\] " "Ports D and ENA on the latch are fed by the same signal spi_current_command\[0\]" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 271 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1571515927343 ""}  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1571515927343 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "note_on\[201\] " "Latch note_on\[201\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA spi_current_command\[0\] " "Ports D and ENA on the latch are fed by the same signal spi_current_command\[0\]" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 271 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1571515927343 ""}  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1571515927343 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "note_on\[81\] " "Latch note_on\[81\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA spi_current_command\[0\] " "Ports D and ENA on the latch are fed by the same signal spi_current_command\[0\]" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 271 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1571515927343 ""}  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1571515927343 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "note_on\[145\] " "Latch note_on\[145\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA spi_current_command\[0\] " "Ports D and ENA on the latch are fed by the same signal spi_current_command\[0\]" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 271 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1571515927343 ""}  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1571515927343 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "note_on\[17\] " "Latch note_on\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA spi_current_command\[0\] " "Ports D and ENA on the latch are fed by the same signal spi_current_command\[0\]" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 271 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1571515927343 ""}  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1571515927343 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "note_on\[209\] " "Latch note_on\[209\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA spi_current_command\[0\] " "Ports D and ENA on the latch are fed by the same signal spi_current_command\[0\]" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 271 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1571515927343 ""}  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1571515927343 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "note_on\[65\] " "Latch note_on\[65\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA spi_current_command\[0\] " "Ports D and ENA on the latch are fed by the same signal spi_current_command\[0\]" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 271 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1571515927343 ""}  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1571515927343 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "note_on\[129\] " "Latch note_on\[129\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA spi_current_command\[0\] " "Ports D and ENA on the latch are fed by the same signal spi_current_command\[0\]" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 271 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1571515927343 ""}  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1571515927343 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "note_on\[1\] " "Latch note_on\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA spi_current_command\[0\] " "Ports D and ENA on the latch are fed by the same signal spi_current_command\[0\]" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 271 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1571515927343 ""}  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1571515927343 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "note_on\[193\] " "Latch note_on\[193\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA spi_current_command\[0\] " "Ports D and ENA on the latch are fed by the same signal spi_current_command\[0\]" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 271 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1571515927343 ""}  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1571515927343 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "note_on\[153\] " "Latch note_on\[153\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA spi_current_command\[0\] " "Ports D and ENA on the latch are fed by the same signal spi_current_command\[0\]" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 271 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1571515927343 ""}  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1571515927343 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "note_on\[89\] " "Latch note_on\[89\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA spi_current_command\[0\] " "Ports D and ENA on the latch are fed by the same signal spi_current_command\[0\]" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 271 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1571515927344 ""}  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1571515927344 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "note_on\[25\] " "Latch note_on\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA spi_current_command\[0\] " "Ports D and ENA on the latch are fed by the same signal spi_current_command\[0\]" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 271 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1571515927344 ""}  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1571515927344 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "note_on\[217\] " "Latch note_on\[217\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA spi_current_command\[0\] " "Ports D and ENA on the latch are fed by the same signal spi_current_command\[0\]" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 271 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1571515927344 ""}  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1571515927344 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "note_on\[112\] " "Latch note_on\[112\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA spi_current_command\[0\] " "Ports D and ENA on the latch are fed by the same signal spi_current_command\[0\]" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 271 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1571515927344 ""}  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1571515927344 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "note_on\[176\] " "Latch note_on\[176\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA spi_current_command\[0\] " "Ports D and ENA on the latch are fed by the same signal spi_current_command\[0\]" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 271 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1571515927344 ""}  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1571515927344 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "note_on\[48\] " "Latch note_on\[48\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA spi_current_command\[0\] " "Ports D and ENA on the latch are fed by the same signal spi_current_command\[0\]" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 271 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1571515927344 ""}  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1571515927344 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "note_on\[240\] " "Latch note_on\[240\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA spi_current_command\[0\] " "Ports D and ENA on the latch are fed by the same signal spi_current_command\[0\]" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 271 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1571515927344 ""}  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1571515927344 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "note_on\[168\] " "Latch note_on\[168\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA spi_current_command\[0\] " "Ports D and ENA on the latch are fed by the same signal spi_current_command\[0\]" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 271 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1571515927344 ""}  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1571515927344 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "note_on\[104\] " "Latch note_on\[104\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA spi_current_command\[0\] " "Ports D and ENA on the latch are fed by the same signal spi_current_command\[0\]" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 271 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1571515927344 ""}  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1571515927344 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "note_on\[40\] " "Latch note_on\[40\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA spi_current_command\[0\] " "Ports D and ENA on the latch are fed by the same signal spi_current_command\[0\]" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 271 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1571515927344 ""}  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1571515927344 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "note_on\[232\] " "Latch note_on\[232\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA spi_current_command\[0\] " "Ports D and ENA on the latch are fed by the same signal spi_current_command\[0\]" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 271 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1571515927344 ""}  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1571515927344 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "note_on\[96\] " "Latch note_on\[96\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA spi_current_command\[0\] " "Ports D and ENA on the latch are fed by the same signal spi_current_command\[0\]" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 271 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1571515927344 ""}  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1571515927344 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "note_on\[160\] " "Latch note_on\[160\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA spi_current_command\[0\] " "Ports D and ENA on the latch are fed by the same signal spi_current_command\[0\]" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 271 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1571515927344 ""}  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1571515927344 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "note_on\[32\] " "Latch note_on\[32\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA spi_current_command\[0\] " "Ports D and ENA on the latch are fed by the same signal spi_current_command\[0\]" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 271 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1571515927344 ""}  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1571515927344 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "note_on\[224\] " "Latch note_on\[224\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA spi_current_command\[0\] " "Ports D and ENA on the latch are fed by the same signal spi_current_command\[0\]" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 271 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1571515927344 ""}  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1571515927344 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "note_on\[184\] " "Latch note_on\[184\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA spi_current_command\[0\] " "Ports D and ENA on the latch are fed by the same signal spi_current_command\[0\]" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 271 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1571515927344 ""}  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1571515927344 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "note_on\[120\] " "Latch note_on\[120\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA spi_current_command\[0\] " "Ports D and ENA on the latch are fed by the same signal spi_current_command\[0\]" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 271 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1571515927344 ""}  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1571515927344 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "note_on\[56\] " "Latch note_on\[56\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA spi_current_command\[0\] " "Ports D and ENA on the latch are fed by the same signal spi_current_command\[0\]" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 271 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1571515927344 ""}  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1571515927344 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "note_on\[248\] " "Latch note_on\[248\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA spi_current_command\[0\] " "Ports D and ENA on the latch are fed by the same signal spi_current_command\[0\]" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 271 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1571515927345 ""}  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1571515927345 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "note_on\[136\] " "Latch note_on\[136\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA spi_current_command\[0\] " "Ports D and ENA on the latch are fed by the same signal spi_current_command\[0\]" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 271 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1571515927345 ""}  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1571515927345 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "note_on\[72\] " "Latch note_on\[72\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA spi_current_command\[0\] " "Ports D and ENA on the latch are fed by the same signal spi_current_command\[0\]" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 271 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1571515927345 ""}  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1571515927345 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "note_on\[8\] " "Latch note_on\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA spi_current_command\[0\] " "Ports D and ENA on the latch are fed by the same signal spi_current_command\[0\]" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 271 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1571515927345 ""}  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1571515927345 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "note_on\[200\] " "Latch note_on\[200\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA spi_current_command\[0\] " "Ports D and ENA on the latch are fed by the same signal spi_current_command\[0\]" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 271 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1571515927345 ""}  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1571515927345 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "note_on\[80\] " "Latch note_on\[80\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA spi_current_command\[0\] " "Ports D and ENA on the latch are fed by the same signal spi_current_command\[0\]" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 271 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1571515927345 ""}  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1571515927345 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "note_on\[144\] " "Latch note_on\[144\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA spi_current_command\[0\] " "Ports D and ENA on the latch are fed by the same signal spi_current_command\[0\]" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 271 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1571515927345 ""}  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1571515927345 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "note_on\[16\] " "Latch note_on\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA spi_current_command\[0\] " "Ports D and ENA on the latch are fed by the same signal spi_current_command\[0\]" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 271 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1571515927345 ""}  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1571515927345 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "note_on\[208\] " "Latch note_on\[208\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA spi_current_command\[0\] " "Ports D and ENA on the latch are fed by the same signal spi_current_command\[0\]" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 271 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1571515927345 ""}  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1571515927345 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "note_on\[128\] " "Latch note_on\[128\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA spi_current_command\[0\] " "Ports D and ENA on the latch are fed by the same signal spi_current_command\[0\]" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 271 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1571515927345 ""}  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1571515927345 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "note_on\[64\] " "Latch note_on\[64\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA spi_current_command\[0\] " "Ports D and ENA on the latch are fed by the same signal spi_current_command\[0\]" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 271 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1571515927345 ""}  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1571515927345 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "note_on\[0\] " "Latch note_on\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA spi_current_command\[0\] " "Ports D and ENA on the latch are fed by the same signal spi_current_command\[0\]" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 271 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1571515927345 ""}  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1571515927345 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "note_on\[192\] " "Latch note_on\[192\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA spi_current_command\[0\] " "Ports D and ENA on the latch are fed by the same signal spi_current_command\[0\]" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 271 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1571515927345 ""}  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1571515927345 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "note_on\[152\] " "Latch note_on\[152\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA spi_current_command\[0\] " "Ports D and ENA on the latch are fed by the same signal spi_current_command\[0\]" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 271 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1571515927345 ""}  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1571515927345 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "note_on\[88\] " "Latch note_on\[88\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA spi_current_command\[0\] " "Ports D and ENA on the latch are fed by the same signal spi_current_command\[0\]" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 271 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1571515927345 ""}  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1571515927345 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "note_on\[24\] " "Latch note_on\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA spi_current_command\[0\] " "Ports D and ENA on the latch are fed by the same signal spi_current_command\[0\]" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 271 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1571515927345 ""}  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1571515927345 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "note_on\[216\] " "Latch note_on\[216\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA spi_current_command\[0\] " "Ports D and ENA on the latch are fed by the same signal spi_current_command\[0\]" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 271 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1571515927346 ""}  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1571515927346 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "note_on\[113\] " "Latch note_on\[113\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA spi_current_command\[0\] " "Ports D and ENA on the latch are fed by the same signal spi_current_command\[0\]" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 271 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1571515927346 ""}  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1571515927346 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "note_on\[177\] " "Latch note_on\[177\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA spi_current_command\[0\] " "Ports D and ENA on the latch are fed by the same signal spi_current_command\[0\]" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 271 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1571515927346 ""}  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1571515927346 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "note_on\[49\] " "Latch note_on\[49\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA spi_current_command\[0\] " "Ports D and ENA on the latch are fed by the same signal spi_current_command\[0\]" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 271 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1571515927346 ""}  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1571515927346 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "note_on\[241\] " "Latch note_on\[241\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA spi_current_command\[0\] " "Ports D and ENA on the latch are fed by the same signal spi_current_command\[0\]" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 271 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1571515927346 ""}  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1571515927346 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "note_on\[169\] " "Latch note_on\[169\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA spi_current_command\[0\] " "Ports D and ENA on the latch are fed by the same signal spi_current_command\[0\]" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 271 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1571515927346 ""}  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1571515927346 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "note_on\[105\] " "Latch note_on\[105\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA spi_current_command\[0\] " "Ports D and ENA on the latch are fed by the same signal spi_current_command\[0\]" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 271 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1571515927346 ""}  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1571515927346 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "note_on\[41\] " "Latch note_on\[41\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA spi_current_command\[0\] " "Ports D and ENA on the latch are fed by the same signal spi_current_command\[0\]" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 271 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1571515927346 ""}  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1571515927346 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "note_on\[233\] " "Latch note_on\[233\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA spi_current_command\[0\] " "Ports D and ENA on the latch are fed by the same signal spi_current_command\[0\]" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 271 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1571515927346 ""}  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1571515927346 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "note_on\[97\] " "Latch note_on\[97\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA spi_current_command\[0\] " "Ports D and ENA on the latch are fed by the same signal spi_current_command\[0\]" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 271 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1571515927346 ""}  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1571515927346 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "note_on\[161\] " "Latch note_on\[161\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA spi_current_command\[0\] " "Ports D and ENA on the latch are fed by the same signal spi_current_command\[0\]" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 271 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1571515927346 ""}  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1571515927346 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "note_on\[33\] " "Latch note_on\[33\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA spi_current_command\[0\] " "Ports D and ENA on the latch are fed by the same signal spi_current_command\[0\]" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 271 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1571515927346 ""}  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1571515927346 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "note_on\[225\] " "Latch note_on\[225\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA spi_current_command\[0\] " "Ports D and ENA on the latch are fed by the same signal spi_current_command\[0\]" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 271 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1571515927346 ""}  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1571515927346 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "note_on\[185\] " "Latch note_on\[185\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA spi_current_command\[0\] " "Ports D and ENA on the latch are fed by the same signal spi_current_command\[0\]" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 271 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1571515927346 ""}  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1571515927346 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "note_on\[121\] " "Latch note_on\[121\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA spi_current_command\[0\] " "Ports D and ENA on the latch are fed by the same signal spi_current_command\[0\]" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 271 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1571515927346 ""}  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1571515927346 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "note_on\[57\] " "Latch note_on\[57\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA spi_current_command\[0\] " "Ports D and ENA on the latch are fed by the same signal spi_current_command\[0\]" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 271 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1571515927346 ""}  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1571515927346 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "note_on\[249\] " "Latch note_on\[249\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA spi_current_command\[0\] " "Ports D and ENA on the latch are fed by the same signal spi_current_command\[0\]" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 271 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1571515927346 ""}  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1571515927346 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "note_on\[55\] " "Latch note_on\[55\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA spi_current_command\[0\] " "Ports D and ENA on the latch are fed by the same signal spi_current_command\[0\]" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 271 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1571515927346 ""}  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1571515927346 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "note_on\[87\] " "Latch note_on\[87\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA spi_current_command\[0\] " "Ports D and ENA on the latch are fed by the same signal spi_current_command\[0\]" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 271 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1571515927346 ""}  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1571515927346 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "note_on\[23\] " "Latch note_on\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA spi_current_command\[0\] " "Ports D and ENA on the latch are fed by the same signal spi_current_command\[0\]" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 271 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1571515927347 ""}  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1571515927347 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "note_on\[119\] " "Latch note_on\[119\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA spi_current_command\[0\] " "Ports D and ENA on the latch are fed by the same signal spi_current_command\[0\]" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 271 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1571515927347 ""}  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1571515927347 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "note_on\[167\] " "Latch note_on\[167\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA spi_current_command\[0\] " "Ports D and ENA on the latch are fed by the same signal spi_current_command\[0\]" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 271 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1571515927347 ""}  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1571515927347 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "note_on\[199\] " "Latch note_on\[199\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA spi_current_command\[0\] " "Ports D and ENA on the latch are fed by the same signal spi_current_command\[0\]" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 271 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1571515927347 ""}  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1571515927347 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "note_on\[135\] " "Latch note_on\[135\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA spi_current_command\[0\] " "Ports D and ENA on the latch are fed by the same signal spi_current_command\[0\]" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 271 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1571515927347 ""}  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1571515927347 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "note_on\[231\] " "Latch note_on\[231\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA spi_current_command\[0\] " "Ports D and ENA on the latch are fed by the same signal spi_current_command\[0\]" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 271 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1571515927347 ""}  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1571515927347 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "note_on\[39\] " "Latch note_on\[39\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA spi_current_command\[0\] " "Ports D and ENA on the latch are fed by the same signal spi_current_command\[0\]" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 271 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1571515927347 ""}  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1571515927347 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "note_on\[71\] " "Latch note_on\[71\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA spi_current_command\[0\] " "Ports D and ENA on the latch are fed by the same signal spi_current_command\[0\]" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 271 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1571515927347 ""}  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1571515927347 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "note_on\[7\] " "Latch note_on\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA spi_current_command\[0\] " "Ports D and ENA on the latch are fed by the same signal spi_current_command\[0\]" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 271 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1571515927347 ""}  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1571515927347 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "note_on\[103\] " "Latch note_on\[103\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA spi_current_command\[0\] " "Ports D and ENA on the latch are fed by the same signal spi_current_command\[0\]" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 271 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1571515927347 ""}  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1571515927347 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "note_on\[183\] " "Latch note_on\[183\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA spi_current_command\[0\] " "Ports D and ENA on the latch are fed by the same signal spi_current_command\[0\]" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 271 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1571515927347 ""}  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1571515927347 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "note_on\[215\] " "Latch note_on\[215\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA spi_current_command\[0\] " "Ports D and ENA on the latch are fed by the same signal spi_current_command\[0\]" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 271 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1571515927347 ""}  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1571515927347 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "note_on\[151\] " "Latch note_on\[151\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA spi_current_command\[0\] " "Ports D and ENA on the latch are fed by the same signal spi_current_command\[0\]" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 271 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1571515927347 ""}  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1571515927347 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "note_on\[247\] " "Latch note_on\[247\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA spi_current_command\[0\] " "Ports D and ENA on the latch are fed by the same signal spi_current_command\[0\]" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 271 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1571515927347 ""}  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1571515927347 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "note_on\[62\] " "Latch note_on\[62\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA spi_current_command\[0\] " "Ports D and ENA on the latch are fed by the same signal spi_current_command\[0\]" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 271 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1571515927347 ""}  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1571515927347 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "note_on\[158\] " "Latch note_on\[158\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA spi_current_command\[0\] " "Ports D and ENA on the latch are fed by the same signal spi_current_command\[0\]" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 271 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1571515927347 ""}  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1571515927347 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "note_on\[30\] " "Latch note_on\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA spi_current_command\[0\] " "Ports D and ENA on the latch are fed by the same signal spi_current_command\[0\]" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 271 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1571515927347 ""}  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1571515927347 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "note_on\[190\] " "Latch note_on\[190\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA spi_current_command\[0\] " "Ports D and ENA on the latch are fed by the same signal spi_current_command\[0\]" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 271 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1571515927347 ""}  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1571515927347 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "note_on\[110\] " "Latch note_on\[110\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA spi_current_command\[0\] " "Ports D and ENA on the latch are fed by the same signal spi_current_command\[0\]" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 271 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1571515927348 ""}  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1571515927348 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "note_on\[206\] " "Latch note_on\[206\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA spi_current_command\[0\] " "Ports D and ENA on the latch are fed by the same signal spi_current_command\[0\]" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 271 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1571515927348 ""}  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1571515927348 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "note_on\[78\] " "Latch note_on\[78\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA spi_current_command\[0\] " "Ports D and ENA on the latch are fed by the same signal spi_current_command\[0\]" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 271 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1571515927348 ""}  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1571515927348 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "note_on\[238\] " "Latch note_on\[238\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA spi_current_command\[0\] " "Ports D and ENA on the latch are fed by the same signal spi_current_command\[0\]" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 271 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1571515927348 ""}  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1571515927348 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "note_on\[46\] " "Latch note_on\[46\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA spi_current_command\[0\] " "Ports D and ENA on the latch are fed by the same signal spi_current_command\[0\]" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 271 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1571515927348 ""}  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1571515927348 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "note_on\[142\] " "Latch note_on\[142\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA spi_current_command\[0\] " "Ports D and ENA on the latch are fed by the same signal spi_current_command\[0\]" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 271 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1571515927348 ""}  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1571515927348 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "note_on\[14\] " "Latch note_on\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA spi_current_command\[0\] " "Ports D and ENA on the latch are fed by the same signal spi_current_command\[0\]" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 271 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1571515927348 ""}  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1571515927348 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "note_on\[174\] " "Latch note_on\[174\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA spi_current_command\[0\] " "Ports D and ENA on the latch are fed by the same signal spi_current_command\[0\]" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 271 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1571515927348 ""}  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1571515927348 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "note_on\[126\] " "Latch note_on\[126\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA spi_current_command\[0\] " "Ports D and ENA on the latch are fed by the same signal spi_current_command\[0\]" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 271 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1571515927348 ""}  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1571515927348 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "note_on\[222\] " "Latch note_on\[222\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA spi_current_command\[0\] " "Ports D and ENA on the latch are fed by the same signal spi_current_command\[0\]" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 271 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1571515927348 ""}  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1571515927348 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "note_on\[94\] " "Latch note_on\[94\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA spi_current_command\[0\] " "Ports D and ENA on the latch are fed by the same signal spi_current_command\[0\]" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 271 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1571515927348 ""}  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1571515927348 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "note_on\[254\] " "Latch note_on\[254\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA spi_current_command\[0\] " "Ports D and ENA on the latch are fed by the same signal spi_current_command\[0\]" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 271 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1571515927348 ""}  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1571515927348 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "note_on\[54\] " "Latch note_on\[54\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA spi_current_command\[0\] " "Ports D and ENA on the latch are fed by the same signal spi_current_command\[0\]" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 271 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1571515927348 ""}  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1571515927348 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "note_on\[86\] " "Latch note_on\[86\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA spi_current_command\[0\] " "Ports D and ENA on the latch are fed by the same signal spi_current_command\[0\]" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 271 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1571515927348 ""}  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1571515927348 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "note_on\[22\] " "Latch note_on\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA spi_current_command\[0\] " "Ports D and ENA on the latch are fed by the same signal spi_current_command\[0\]" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 271 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1571515927348 ""}  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1571515927348 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "note_on\[118\] " "Latch note_on\[118\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA spi_current_command\[0\] " "Ports D and ENA on the latch are fed by the same signal spi_current_command\[0\]" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 271 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1571515927348 ""}  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1571515927348 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "note_on\[166\] " "Latch note_on\[166\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA spi_current_command\[0\] " "Ports D and ENA on the latch are fed by the same signal spi_current_command\[0\]" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 271 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1571515927348 ""}  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1571515927348 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "note_on\[198\] " "Latch note_on\[198\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA spi_current_command\[0\] " "Ports D and ENA on the latch are fed by the same signal spi_current_command\[0\]" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 271 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1571515927348 ""}  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1571515927348 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "note_on\[134\] " "Latch note_on\[134\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA spi_current_command\[0\] " "Ports D and ENA on the latch are fed by the same signal spi_current_command\[0\]" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 271 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1571515927348 ""}  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1571515927348 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "note_on\[230\] " "Latch note_on\[230\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA spi_current_command\[0\] " "Ports D and ENA on the latch are fed by the same signal spi_current_command\[0\]" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 271 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1571515927349 ""}  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1571515927349 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "note_on\[38\] " "Latch note_on\[38\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA spi_current_command\[0\] " "Ports D and ENA on the latch are fed by the same signal spi_current_command\[0\]" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 271 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1571515927349 ""}  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1571515927349 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "note_on\[70\] " "Latch note_on\[70\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA spi_current_command\[0\] " "Ports D and ENA on the latch are fed by the same signal spi_current_command\[0\]" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 271 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1571515927349 ""}  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1571515927349 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "note_on\[6\] " "Latch note_on\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA spi_current_command\[0\] " "Ports D and ENA on the latch are fed by the same signal spi_current_command\[0\]" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 271 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1571515927349 ""}  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1571515927349 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "note_on\[102\] " "Latch note_on\[102\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA spi_current_command\[0\] " "Ports D and ENA on the latch are fed by the same signal spi_current_command\[0\]" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 271 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1571515927349 ""}  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1571515927349 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "note_on\[182\] " "Latch note_on\[182\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA spi_current_command\[0\] " "Ports D and ENA on the latch are fed by the same signal spi_current_command\[0\]" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 271 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1571515927349 ""}  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1571515927349 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "note_on\[214\] " "Latch note_on\[214\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA spi_current_command\[0\] " "Ports D and ENA on the latch are fed by the same signal spi_current_command\[0\]" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 271 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1571515927349 ""}  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1571515927349 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "note_on\[150\] " "Latch note_on\[150\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA spi_current_command\[0\] " "Ports D and ENA on the latch are fed by the same signal spi_current_command\[0\]" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 271 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1571515927349 ""}  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1571515927349 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "note_on\[246\] " "Latch note_on\[246\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA spi_current_command\[0\] " "Ports D and ENA on the latch are fed by the same signal spi_current_command\[0\]" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 271 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1571515927349 ""}  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1571515927349 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "note_on\[95\] " "Latch note_on\[95\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA spi_current_command\[0\] " "Ports D and ENA on the latch are fed by the same signal spi_current_command\[0\]" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 271 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1571515927349 ""}  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1571515927349 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "note_on\[111\] " "Latch note_on\[111\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA spi_current_command\[0\] " "Ports D and ENA on the latch are fed by the same signal spi_current_command\[0\]" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 271 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1571515927349 ""}  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1571515927349 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "note_on\[79\] " "Latch note_on\[79\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA spi_current_command\[0\] " "Ports D and ENA on the latch are fed by the same signal spi_current_command\[0\]" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 271 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1571515927349 ""}  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1571515927349 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "note_on\[127\] " "Latch note_on\[127\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA spi_current_command\[0\] " "Ports D and ENA on the latch are fed by the same signal spi_current_command\[0\]" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 271 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1571515927349 ""}  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1571515927349 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "note_on\[159\] " "Latch note_on\[159\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA spi_current_command\[0\] " "Ports D and ENA on the latch are fed by the same signal spi_current_command\[0\]" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 271 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1571515927349 ""}  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1571515927349 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "note_on\[175\] " "Latch note_on\[175\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA spi_current_command\[0\] " "Ports D and ENA on the latch are fed by the same signal spi_current_command\[0\]" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 271 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1571515927349 ""}  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1571515927349 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "note_on\[143\] " "Latch note_on\[143\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA spi_current_command\[0\] " "Ports D and ENA on the latch are fed by the same signal spi_current_command\[0\]" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 271 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1571515927349 ""}  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1571515927349 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "note_on\[191\] " "Latch note_on\[191\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA spi_current_command\[0\] " "Ports D and ENA on the latch are fed by the same signal spi_current_command\[0\]" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 271 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1571515927349 ""}  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1571515927349 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "note_on\[31\] " "Latch note_on\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA spi_current_command\[0\] " "Ports D and ENA on the latch are fed by the same signal spi_current_command\[0\]" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 271 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1571515927349 ""}  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1571515927349 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "note_on\[47\] " "Latch note_on\[47\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA spi_current_command\[0\] " "Ports D and ENA on the latch are fed by the same signal spi_current_command\[0\]" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 271 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1571515927349 ""}  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1571515927349 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "note_on\[15\] " "Latch note_on\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA spi_current_command\[0\] " "Ports D and ENA on the latch are fed by the same signal spi_current_command\[0\]" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 271 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1571515927350 ""}  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1571515927350 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "note_on\[63\] " "Latch note_on\[63\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA spi_current_command\[0\] " "Ports D and ENA on the latch are fed by the same signal spi_current_command\[0\]" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 271 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1571515927350 ""}  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1571515927350 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "note_on\[207\] " "Latch note_on\[207\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA spi_current_command\[0\] " "Ports D and ENA on the latch are fed by the same signal spi_current_command\[0\]" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 271 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1571515927350 ""}  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1571515927350 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "note_on\[239\] " "Latch note_on\[239\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA spi_current_command\[0\] " "Ports D and ENA on the latch are fed by the same signal spi_current_command\[0\]" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 271 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1571515927350 ""}  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1571515927350 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "note_on\[223\] " "Latch note_on\[223\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA spi_current_command\[0\] " "Ports D and ENA on the latch are fed by the same signal spi_current_command\[0\]" {  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 271 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1571515927350 ""}  } { { "dds.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/dds.v" 302 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1571515927350 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "spi_slave/synthesis/submodules/spiphyslave.v" "" { Text "E:/Documents/Engineering/Code/synth-wavetable/dds/spi_slave/synthesis/submodules/spiphyslave.v" 605 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1571515927351 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1571515927351 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1571515927672 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "20 " "20 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1571515929338 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/Documents/Engineering/Code/synth-wavetable/dds/output_files/dds.map.smsg " "Generated suppressed messages file E:/Documents/Engineering/Code/synth-wavetable/dds/output_files/dds.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1571515929510 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1571515929665 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1571515929665 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1172 " "Implemented 1172 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1571515929773 ""} { "Info" "ICUT_CUT_TM_OPINS" "17 " "Implemented 17 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1571515929773 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1117 " "Implemented 1117 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1571515929773 ""} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Implemented 32 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1571515929773 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "2 " "Implemented 2 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1571515929773 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1571515929773 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 614 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 614 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4839 " "Peak virtual memory: 4839 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1571515929837 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Oct 19 16:12:09 2019 " "Processing ended: Sat Oct 19 16:12:09 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1571515929837 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1571515929837 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1571515929837 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1571515929837 ""}
