
 PARAMETER VERSION = 2.1.0


 PORT processing_system7_0_MIO = processing_system7_0_MIO, DIR = IO, VEC = [53:0]
 PORT processing_system7_0_PS_SRSTB = processing_system7_0_PS_SRSTB, DIR = I
 PORT processing_system7_0_PS_CLK = processing_system7_0_PS_CLK, DIR = I, SIGIS = CLK
 PORT processing_system7_0_PS_PORB = processing_system7_0_PS_PORB, DIR = I
 PORT processing_system7_0_DDR_Clk = processing_system7_0_DDR_Clk, DIR = IO, SIGIS = CLK
 PORT processing_system7_0_DDR_Clk_n = processing_system7_0_DDR_Clk_n, DIR = IO, SIGIS = CLK
 PORT processing_system7_0_DDR_CKE = processing_system7_0_DDR_CKE, DIR = IO
 PORT processing_system7_0_DDR_CS_n = processing_system7_0_DDR_CS_n, DIR = IO
 PORT processing_system7_0_DDR_RAS_n = processing_system7_0_DDR_RAS_n, DIR = IO
 PORT processing_system7_0_DDR_CAS_n = processing_system7_0_DDR_CAS_n, DIR = IO
 PORT processing_system7_0_DDR_WEB = processing_system7_0_DDR_WEB, DIR = O
 PORT processing_system7_0_DDR_BankAddr = processing_system7_0_DDR_BankAddr, DIR = IO, VEC = [2:0]
 PORT processing_system7_0_DDR_Addr = processing_system7_0_DDR_Addr, DIR = IO, VEC = [14:0]
 PORT processing_system7_0_DDR_ODT = processing_system7_0_DDR_ODT, DIR = IO
 PORT processing_system7_0_DDR_DRSTB = processing_system7_0_DDR_DRSTB, DIR = IO, SIGIS = RST
 PORT processing_system7_0_DDR_DQ = processing_system7_0_DDR_DQ, DIR = IO, VEC = [31:0]
 PORT processing_system7_0_DDR_DM = processing_system7_0_DDR_DM, DIR = IO, VEC = [3:0]
 PORT processing_system7_0_DDR_DQS = processing_system7_0_DDR_DQS, DIR = IO, VEC = [3:0]
 PORT processing_system7_0_DDR_DQS_n = processing_system7_0_DDR_DQS_n, DIR = IO, VEC = [3:0]
 PORT processing_system7_0_DDR_VRN = processing_system7_0_DDR_VRN, DIR = IO
 PORT processing_system7_0_DDR_VRP = processing_system7_0_DDR_VRP, DIR = IO
# Added by TM - Input ports
 PORT processing_system7_0_EVENT_EVENTI = net_processing_system7_0_EVENT_EVENTI, DIR = I
 PORT processing_system7_0_S_AXI_ACP_ARVALID = processing_system7_0_S_AXI_ACP_ARVALID, DIR = I
 PORT processing_system7_0_S_AXI_ACP_AWVALID = processing_system7_0_S_AXI_ACP_AWVALID, DIR = I
 PORT processing_system7_0_S_AXI_ACP_RREADY = processing_system7_0_S_AXI_ACP_RREADY, DIR = I
 PORT processing_system7_0_S_AXI_ACP_WLAST = processing_system7_0_S_AXI_ACP_WLAST, DIR = I
 PORT processing_system7_0_S_AXI_ACP_WVALID = processing_system7_0_S_AXI_ACP_WVALID, DIR = I
 PORT processing_system7_0_S_AXI_ACP_ARLEN = processing_system7_0_S_AXI_ACP_ARLEN, DIR = I, VEC = [3:0]
 PORT processing_system7_0_S_AXI_ACP_AWLEN = processing_system7_0_S_AXI_ACP_AWLEN, DIR = I, VEC = [3:0]
 PORT processing_system7_0_S_AXI_ACP_ARADDR = processing_system7_0_S_AXI_ACP_ARADDR, DIR = I, VEC = [31:0]
 PORT processing_system7_0_S_AXI_ACP_AWADDR = processing_system7_0_S_AXI_ACP_AWADDR, DIR = I, VEC = [31:0]
 PORT processing_system7_0_S_AXI_ACP_WDATA = processing_system7_0_S_AXI_ACP_WDATA, DIR = I, VEC = [63:0]
 PORT processing_system7_0_GPIO_I = processing_system7_0_GPIO_I, DIR = I, VEC = [63:0]
# Added by TM - Output ports
 PORT processing_system7_0_FCLK_CLK0 = processing_system7_0_FCLK_CLK0, DIR = O, SIGIS = CLK, CLK_FREQ = 222222229
 PORT processing_system7_0_FCLK_RESET0_N = processing_system7_0_FCLK_RESET0_N, DIR = O, SIGIS = RST
 PORT processing_system7_0_EVENT_EVENTO = processing_system7_0_EVENT_EVENTO, DIR = O
 PORT processing_system7_0_S_AXI_ACP_ARREADY = processing_system7_0_S_AXI_ACP_ARREADY, DIR = O
 PORT processing_system7_0_S_AXI_ACP_AWREADY = processing_system7_0_S_AXI_ACP_AWREADY, DIR = O
 PORT processing_system7_0_S_AXI_ACP_BVALID = processing_system7_0_S_AXI_ACP_BVALID, DIR = O
 PORT processing_system7_0_S_AXI_ACP_RLAST = processing_system7_0_S_AXI_ACP_RLAST, DIR = O
 PORT processing_system7_0_S_AXI_ACP_RVALID = processing_system7_0_S_AXI_ACP_RVALID, DIR = O
 PORT processing_system7_0_S_AXI_ACP_WREADY = processing_system7_0_S_AXI_ACP_WREADY, DIR = O
 PORT processing_system7_0_S_AXI_ACP_BRESP = processing_system7_0_S_AXI_ACP_BRESP, DIR = O, VEC = [1:0]
 PORT processing_system7_0_S_AXI_ACP_RRESP = processing_system7_0_S_AXI_ACP_RRESP, DIR = O, VEC = [1:0]
 PORT processing_system7_0_S_AXI_ACP_BID = processing_system7_0_S_AXI_ACP_BID, DIR = O, VEC = [2:0]
 PORT processing_system7_0_S_AXI_ACP_RID = processing_system7_0_S_AXI_ACP_RID, DIR = O, VEC = [2:0]
 PORT processing_system7_0_S_AXI_ACP_RDATA = processing_system7_0_S_AXI_ACP_RDATA, DIR = O, VEC = [63:0]


BEGIN processing_system7
 PARAMETER INSTANCE = processing_system7_0
 PARAMETER HW_VER = 4.03.a
 PARAMETER C_DDR_RAM_HIGHADDR = 0x3FFFFFFF
 PARAMETER C_EN_EMIO_CAN0 = 0
 PARAMETER C_EN_EMIO_CAN1 = 0
 PARAMETER C_EN_EMIO_ENET0 = 0
 PARAMETER C_EN_EMIO_ENET1 = 0
 PARAMETER C_EN_EMIO_I2C0 = 0
 PARAMETER C_EN_EMIO_I2C1 = 0
 PARAMETER C_EN_EMIO_PJTAG = 0
 PARAMETER C_EN_EMIO_SDIO0 = 0
 PARAMETER C_EN_EMIO_CD_SDIO0 = 0
 PARAMETER C_EN_EMIO_WP_SDIO0 = 0
 PARAMETER C_EN_EMIO_SDIO1 = 0
 PARAMETER C_EN_EMIO_CD_SDIO1 = 0
 PARAMETER C_EN_EMIO_WP_SDIO1 = 0
 PARAMETER C_EN_EMIO_SPI0 = 0
 PARAMETER C_EN_EMIO_SPI1 = 0
 PARAMETER C_EN_EMIO_SRAM_INT = 0
 PARAMETER C_EN_EMIO_TRACE = 0
 PARAMETER C_EN_EMIO_TTC0 = 1
 PARAMETER C_EN_EMIO_TTC1 = 0
 PARAMETER C_EN_EMIO_UART0 = 0
 PARAMETER C_EN_EMIO_UART1 = 0
 PARAMETER C_EN_EMIO_MODEM_UART0 = 0
 PARAMETER C_EN_EMIO_MODEM_UART1 = 0
 PARAMETER C_EN_EMIO_WDT = 1
 PARAMETER C_EN_EMIO_GPIO = 1
 PARAMETER C_EMIO_GPIO_WIDTH = 64
 PARAMETER C_EN_QSPI = 1
 PARAMETER C_EN_SMC = 0
 PARAMETER C_EN_CAN0 = 1
 PARAMETER C_EN_CAN1 = 0
 PARAMETER C_EN_ENET0 = 1
 PARAMETER C_EN_ENET1 = 0
 PARAMETER C_EN_I2C0 = 1
 PARAMETER C_EN_I2C1 = 0
 PARAMETER C_EN_PJTAG = 0
 PARAMETER C_EN_SDIO0 = 1
 PARAMETER C_EN_SDIO1 = 0
 PARAMETER C_EN_SPI0 = 0
 PARAMETER C_EN_SPI1 = 0
 PARAMETER C_EN_TRACE = 0
 PARAMETER C_EN_TTC0 = 1
 PARAMETER C_EN_TTC1 = 0
 PARAMETER C_EN_UART0 = 0
 PARAMETER C_EN_UART1 = 1
 PARAMETER C_EN_MODEM_UART0 = 0
 PARAMETER C_EN_MODEM_UART1 = 0
 PARAMETER C_EN_USB0 = 1
 PARAMETER C_EN_USB1 = 0
 PARAMETER C_EN_WDT = 1
 PARAMETER C_EN_DDR = 1
 PARAMETER C_EN_GPIO = 1
 PARAMETER C_FCLK_CLK0_FREQ = 222222229
 PARAMETER C_FCLK_CLK1_FREQ = 50000000
 PARAMETER C_FCLK_CLK2_FREQ = 50000000
 PARAMETER C_FCLK_CLK3_FREQ = 50000000
# Added by TM: parameters
 PARAMETER C_USE_CR_FABRIC = 1
 PARAMETER C_USE_S_AXI_ACP = 1
 PARAMETER C_S_AXI_ACP_ENABLE_HIGHOCM = 1
 PARAMETER C_USE_PROC_EVENT_BUS = 1
 PORT MIO = processing_system7_0_MIO
 PORT PS_SRSTB = processing_system7_0_PS_SRSTB
 PORT PS_CLK = processing_system7_0_PS_CLK
 PORT PS_PORB = processing_system7_0_PS_PORB
 PORT DDR_Clk = processing_system7_0_DDR_Clk
 PORT DDR_Clk_n = processing_system7_0_DDR_Clk_n
 PORT DDR_CKE = processing_system7_0_DDR_CKE
 PORT DDR_CS_n = processing_system7_0_DDR_CS_n
 PORT DDR_RAS_n = processing_system7_0_DDR_RAS_n
 PORT DDR_CAS_n = processing_system7_0_DDR_CAS_n
 PORT DDR_WEB = processing_system7_0_DDR_WEB
 PORT DDR_BankAddr = processing_system7_0_DDR_BankAddr
 PORT DDR_Addr = processing_system7_0_DDR_Addr
 PORT DDR_ODT = processing_system7_0_DDR_ODT
 PORT DDR_DRSTB = processing_system7_0_DDR_DRSTB
 PORT DDR_DQ = processing_system7_0_DDR_DQ
 PORT DDR_DM = processing_system7_0_DDR_DM
 PORT DDR_DQS = processing_system7_0_DDR_DQS
 PORT DDR_DQS_n = processing_system7_0_DDR_DQS_n
 PORT DDR_VRN = processing_system7_0_DDR_VRN
 PORT DDR_VRP = processing_system7_0_DDR_VRP
# Added by TM: inputs (hard coded)
 PORT S_AXI_ACP_ARID = 0b0
 PORT S_AXI_ACP_BREADY = 0b1
 PORT S_AXI_ACP_ARBURST = 0b01
 PORT S_AXI_ACP_ARLOCK = 0b00
 PORT S_AXI_ACP_AWBURST = 0b01
 PORT S_AXI_ACP_AWLOCK = 0b00
 PORT S_AXI_ACP_AWSIZE = 0b011
 PORT S_AXI_ACP_ARPROT = 0b000
 PORT S_AXI_ACP_ARSIZE = 0b011
 PORT S_AXI_ACP_AWID = 0b000
 PORT S_AXI_ACP_AWPROT = 0b000
 PORT S_AXI_ACP_WID = 0b000
 PORT S_AXI_ACP_ARCACHE = 0b1111
 PORT S_AXI_ACP_ARQOS = 0b0000
 PORT S_AXI_ACP_AWCACHE = 0b1111
 PORT S_AXI_ACP_AWQOS = 0b0000
 PORT S_AXI_ACP_ARUSER = 0b11111
 PORT S_AXI_ACP_AWUSER = 0b11111
 PORT S_AXI_ACP_WSTRB = 0xFF
# Added by TM: inputs (from interface)
 PORT EVENT_EVENTI = net_processing_system7_0_EVENT_EVENTI
 PORT S_AXI_ACP_ARVALID = processing_system7_0_S_AXI_ACP_ARVALID
 PORT S_AXI_ACP_AWVALID = processing_system7_0_S_AXI_ACP_AWVALID
 PORT S_AXI_ACP_RREADY = processing_system7_0_S_AXI_ACP_RREADY
 PORT S_AXI_ACP_WLAST = processing_system7_0_S_AXI_ACP_WLAST
 PORT S_AXI_ACP_WVALID = processing_system7_0_S_AXI_ACP_WVALID
 PORT S_AXI_ACP_ARLEN = processing_system7_0_S_AXI_ACP_ARLEN
 PORT S_AXI_ACP_AWLEN = processing_system7_0_S_AXI_ACP_AWLEN
 PORT S_AXI_ACP_AWADDR = processing_system7_0_S_AXI_ACP_AWADDR
 PORT S_AXI_ACP_ARADDR = processing_system7_0_S_AXI_ACP_ARADDR
 PORT S_AXI_ACP_WDATA = processing_system7_0_S_AXI_ACP_WDATA
# Added by TM: outputs
 PORT FCLK_CLK0 = processing_system7_0_FCLK_CLK0
 PORT FCLK_RESET0_N = processing_system7_0_FCLK_RESET0_N
 PORT EVENT_EVENTO = processing_system7_0_EVENT_EVENTO
 PORT S_AXI_ACP_ACLK = processing_system7_0_FCLK_CLK0
 PORT S_AXI_ACP_ARREADY = processing_system7_0_S_AXI_ACP_ARREADY
 PORT S_AXI_ACP_AWREADY = processing_system7_0_S_AXI_ACP_AWREADY
 PORT S_AXI_ACP_BVALID = processing_system7_0_S_AXI_ACP_BVALID
 PORT S_AXI_ACP_RLAST = processing_system7_0_S_AXI_ACP_RLAST
 PORT S_AXI_ACP_RVALID = processing_system7_0_S_AXI_ACP_RVALID
 PORT S_AXI_ACP_WREADY = processing_system7_0_S_AXI_ACP_WREADY
 PORT S_AXI_ACP_BRESP = processing_system7_0_S_AXI_ACP_BRESP
 PORT S_AXI_ACP_RRESP = processing_system7_0_S_AXI_ACP_RRESP
 PORT S_AXI_ACP_BID = processing_system7_0_S_AXI_ACP_BID
 PORT S_AXI_ACP_RID = processing_system7_0_S_AXI_ACP_RID
 PORT S_AXI_ACP_RDATA = processing_system7_0_S_AXI_ACP_RDATA
 PORT GPIO_O = processing_system7_0_GPIO_O
 PORT GPIO_I = processing_system7_0_GPIO_I
END

