{
  "modules": {
    "npn-cc": {
      "ports": {
        "Vin": {"direction": "input", "bits": [1]},
        "Vout": {"direction": "output", "bits": [2]}
      },
      "cells": {
        "npn": {
          "type": "q_npn",
          "connections": {
            "C": [1],
            "B": [3],
            "E": [2]
          },
          "port_directions": {
            "B": "input",
            "C": "input",
            "E": "output"
          }
        },
        "RE": {
          "type": "r_v",
          "connections": {
            "A": [2],
            "B": [0]
          },
          "port_directions": {
            "A": "input",
            "B": "output"
          }
        },
        "RL": {
          "type": "r_v",
          "connections": {
            "A": [2],
            "B": [0]
          },
          "port_directions": {
            "A": "input",
            "B": "output"
          }
        },
        "R1": {
          "type": "r_v",
          "connections": {
            "A": [1],
            "B": [3]
          },
          "port_directions": {
            "A": "input",
            "B": "output"
          }
        },
        "R2": {
          "type": "r_v",
          "connections": {
            "A": [3],
            "B": [0]
          },
          "port_directions": {
            "A": "input",
            "B": "output"
          }
        },
        "gnd": {
          "type": "gnd",
          "connections": {
            "A": [0]
          }
        },

        "Vs": {
          "type": "v",
          "connections": {
            "+": [4],
            "-": [0]
          },
          "port_directions": {
            "+": "input",
            "-": "output"
          }
        },
        "Rs": {
          "type": "r_h",
          "connections": {
            "A": [4],
            "B": [5]
          },
          "port_directions": {
            "A": "input",
            "B": "output"
          }
        },
        "Cc": {
          "type": "c_h",
          "connections": {
            "A": [5],
            "B": [3]
          },
          "port_directions": {
            "A": "input",
            "B": "output"
          }
        }
      }
    }
  }
}