 
****************************************
Report : timing
        -path full
        -delay max
        -group rclk
        -max_paths 1
Design : fifo1_sram
Version: Q-2019.12-SP3
Date   : Sat Apr  8 19:13:52 2023
****************************************

 * Some/all delay information is back-annotated.

Operating Conditions: ss0p75v125c   Library: saed32hvt_ss0p75v125c
Wire Load Model Mode: Inactive.

  Startpoint: rptr_empty/rbin_reg_5_
              (rising edge-triggered flip-flop clocked by rclk)
  Endpoint: rptr_empty/rempty_reg
            (rising edge-triggered flip-flop clocked by rclk)
  Path Group: rclk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock rclk (rise edge)                                  0.00       0.00
  clock network delay (ideal)                             0.10       0.10
  rptr_empty/rbin_reg_5_/CLK (SDFFARX1_LVT)               0.00       0.10 r
  rptr_empty/rbin_reg_5_/Q (SDFFARX1_LVT)                 0.29       0.39 f
  rptr_empty/U43/Y (NBUFFX8_LVT)                          0.10 *     0.49 f
  rptr_empty/raddr_5_ (rptr_empty_ADDRSIZE10)             0.00       0.49 f
  rptr_empty/IN3 (rptr_empty_ADDRSIZE10)                  0.00       0.49 f
  rptr_empty/U148/Y (AND4X1_LVT)                          0.13 *     0.62 f
  rptr_empty/U38/Y (INVX4_LVT)                            0.06 *     0.68 r
  rptr_empty/U28/Y (OR3X1_LVT)                            0.11 *     0.78 r
  rptr_empty/U79/Y (XNOR2X2_LVT)                          0.17 *     0.95 r
  rptr_empty/U154/Y (AO22X2_LVT)                          0.18 *     1.13 r
  rptr_empty/U81/Y (XOR2X2_LVT)                           0.12 *     1.25 f
  rptr_empty/U12/Y (NOR3X0_LVT)                           0.13 *     1.38 r
  rptr_empty/rempty_reg/D (SDFFASX1_LVT)                  0.00 *     1.38 r
  data arrival time                                                  1.38

  clock rclk (rise edge)                                  1.22       1.22
  clock network delay (ideal)                             0.10       1.32
  clock uncertainty                                      -0.07       1.25
  rptr_empty/rempty_reg/CLK (SDFFASX1_LVT)                0.00       1.25 r
  library setup time                                     -0.15       1.10
  data required time                                                 1.10
  --------------------------------------------------------------------------
  data required time                                                 1.10
  data arrival time                                                 -1.38
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -0.28


1
