{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1637864577168 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1637864577169 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 25 15:22:57 2021 " "Processing started: Thu Nov 25 15:22:57 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1637864577169 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1637864577169 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Projeto2 -c Projeto2 --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off Projeto2 -c Projeto2 --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1637864577169 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1637864577354 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "UnidadeControleUlaOpCode.vhd 2 1 " "Found 2 design units, including 1 entities, in source file UnidadeControleUlaOpCode.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UnidadeControleUlaOpCode-comportamento " "Found design unit 1: UnidadeControleUlaOpCode-comportamento" {  } { { "UnidadeControleUlaOpCode.vhd" "" { Text "/home/deku/Facul/DesignComputadores/DesComp/Projeto2/UnidadeControleUlaOpCode.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637864583532 ""} { "Info" "ISGN_ENTITY_NAME" "1 UnidadeControleUlaOpCode " "Found entity 1: UnidadeControleUlaOpCode" {  } { { "UnidadeControleUlaOpCode.vhd" "" { Text "/home/deku/Facul/DesignComputadores/DesComp/Projeto2/UnidadeControleUlaOpCode.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637864583532 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1637864583532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "OverFlow.vhd 0 0 " "Found 0 design units, including 0 entities, in source file OverFlow.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1637864583532 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxGenerico2X1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxGenerico2X1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxGenerico2x1-comportamento " "Found design unit 1: muxGenerico2x1-comportamento" {  } { { "muxGenerico2X1.vhd" "" { Text "/home/deku/Facul/DesignComputadores/DesComp/Projeto2/muxGenerico2X1.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637864583533 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxGenerico2x1 " "Found entity 1: muxGenerico2x1" {  } { { "muxGenerico2X1.vhd" "" { Text "/home/deku/Facul/DesignComputadores/DesComp/Projeto2/muxGenerico2X1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637864583533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1637864583533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bancoRegistradoresArqRegMem.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bancoRegistradoresArqRegMem.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bancoRegistradoresArqRegMem-comportamento " "Found design unit 1: bancoRegistradoresArqRegMem-comportamento" {  } { { "bancoRegistradoresArqRegMem.vhd" "" { Text "/home/deku/Facul/DesignComputadores/DesComp/Projeto2/bancoRegistradoresArqRegMem.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637864583533 ""} { "Info" "ISGN_ENTITY_NAME" "1 bancoRegistradoresArqRegMem " "Found entity 1: bancoRegistradoresArqRegMem" {  } { { "bancoRegistradoresArqRegMem.vhd" "" { Text "/home/deku/Facul/DesignComputadores/DesComp/Projeto2/bancoRegistradoresArqRegMem.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637864583533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1637864583533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MemoriaROM.vhd 2 1 " "Found 2 design units, including 1 entities, in source file MemoriaROM.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MemoriaROM-initFileROM " "Found design unit 1: MemoriaROM-initFileROM" {  } { { "MemoriaROM.vhd" "" { Text "/home/deku/Facul/DesignComputadores/DesComp/Projeto2/MemoriaROM.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637864583533 ""} { "Info" "ISGN_ENTITY_NAME" "1 MemoriaROM " "Found entity 1: MemoriaROM" {  } { { "MemoriaROM.vhd" "" { Text "/home/deku/Facul/DesignComputadores/DesComp/Projeto2/MemoriaROM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637864583533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1637864583533 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "MuxGenerico.vhd " "Can't analyze file -- file MuxGenerico.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Design Software" 0 -1 1637864583534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RegistradorGenerico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file RegistradorGenerico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 registradorGenerico-comportamento " "Found design unit 1: registradorGenerico-comportamento" {  } { { "RegistradorGenerico.vhd" "" { Text "/home/deku/Facul/DesignComputadores/DesComp/Projeto2/RegistradorGenerico.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637864583534 ""} { "Info" "ISGN_ENTITY_NAME" "1 registradorGenerico " "Found entity 1: registradorGenerico" {  } { { "RegistradorGenerico.vhd" "" { Text "/home/deku/Facul/DesignComputadores/DesComp/Projeto2/RegistradorGenerico.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637864583534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1637864583534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "UlaSomaSub.vhd 2 1 " "Found 2 design units, including 1 entities, in source file UlaSomaSub.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULASomaSub-comportamento " "Found design unit 1: ULASomaSub-comportamento" {  } { { "UlaSomaSub.vhd" "" { Text "/home/deku/Facul/DesignComputadores/DesComp/Projeto2/UlaSomaSub.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637864583534 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULASomaSub " "Found entity 1: ULASomaSub" {  } { { "UlaSomaSub.vhd" "" { Text "/home/deku/Facul/DesignComputadores/DesComp/Projeto2/UlaSomaSub.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637864583534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1637864583534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SomaConstante.vhd 2 1 " "Found 2 design units, including 1 entities, in source file SomaConstante.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somaConstante-comportamento " "Found design unit 1: somaConstante-comportamento" {  } { { "SomaConstante.vhd" "" { Text "/home/deku/Facul/DesignComputadores/DesComp/Projeto2/SomaConstante.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637864583535 ""} { "Info" "ISGN_ENTITY_NAME" "1 somaConstante " "Found entity 1: somaConstante" {  } { { "SomaConstante.vhd" "" { Text "/home/deku/Facul/DesignComputadores/DesComp/Projeto2/SomaConstante.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637864583535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1637864583535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Projeto2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Projeto2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Projeto2-arquitetura " "Found design unit 1: Projeto2-arquitetura" {  } { { "Projeto2.vhd" "" { Text "/home/deku/Facul/DesignComputadores/DesComp/Projeto2/Projeto2.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637864583535 ""} { "Info" "ISGN_ENTITY_NAME" "1 Projeto2 " "Found entity 1: Projeto2" {  } { { "Projeto2.vhd" "" { Text "/home/deku/Facul/DesignComputadores/DesComp/Projeto2/Projeto2.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637864583535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1637864583535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "RAMMIPS.vhd 2 1 " "Found 2 design units, including 1 entities, in source file RAMMIPS.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RAMMIPS-assincrona " "Found design unit 1: RAMMIPS-assincrona" {  } { { "RAMMIPS.vhd" "" { Text "/home/deku/Facul/DesignComputadores/DesComp/Projeto2/RAMMIPS.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637864583536 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAMMIPS " "Found entity 1: RAMMIPS" {  } { { "RAMMIPS.vhd" "" { Text "/home/deku/Facul/DesignComputadores/DesComp/Projeto2/RAMMIPS.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637864583536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1637864583536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extensorSinalGenerico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file extensorSinalGenerico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 estendeSinalGenerico-comportamento " "Found design unit 1: estendeSinalGenerico-comportamento" {  } { { "extensorSinalGenerico.vhd" "" { Text "/home/deku/Facul/DesignComputadores/DesComp/Projeto2/extensorSinalGenerico.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637864583536 ""} { "Info" "ISGN_ENTITY_NAME" "1 estendeSinalGenerico " "Found entity 1: estendeSinalGenerico" {  } { { "extensorSinalGenerico.vhd" "" { Text "/home/deku/Facul/DesignComputadores/DesComp/Projeto2/extensorSinalGenerico.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637864583536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1637864583536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Decoder-arquitetura " "Found design unit 1: Decoder-arquitetura" {  } { { "Decoder.vhd" "" { Text "/home/deku/Facul/DesignComputadores/DesComp/Projeto2/Decoder.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637864583536 ""} { "Info" "ISGN_ENTITY_NAME" "1 Decoder " "Found entity 1: Decoder" {  } { { "Decoder.vhd" "" { Text "/home/deku/Facul/DesignComputadores/DesComp/Projeto2/Decoder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637864583536 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1637864583536 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "deslocadorGenerico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file deslocadorGenerico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 deslocadorGenerico-comportamento " "Found design unit 1: deslocadorGenerico-comportamento" {  } { { "deslocadorGenerico.vhd" "" { Text "/home/deku/Facul/DesignComputadores/DesComp/Projeto2/deslocadorGenerico.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637864583537 ""} { "Info" "ISGN_ENTITY_NAME" "1 deslocadorGenerico " "Found entity 1: deslocadorGenerico" {  } { { "deslocadorGenerico.vhd" "" { Text "/home/deku/Facul/DesignComputadores/DesComp/Projeto2/deslocadorGenerico.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637864583537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1637864583537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somadorGenerico.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somadorGenerico.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somadorGenerico-comportamento " "Found design unit 1: somadorGenerico-comportamento" {  } { { "somadorGenerico.vhd" "" { Text "/home/deku/Facul/DesignComputadores/DesComp/Projeto2/somadorGenerico.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637864583537 ""} { "Info" "ISGN_ENTITY_NAME" "1 somadorGenerico " "Found entity 1: somadorGenerico" {  } { { "somadorGenerico.vhd" "" { Text "/home/deku/Facul/DesignComputadores/DesComp/Projeto2/somadorGenerico.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637864583537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1637864583537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "Ula.vhd 2 1 " "Found 2 design units, including 1 entities, in source file Ula.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Ula-comportamento " "Found design unit 1: Ula-comportamento" {  } { { "Ula.vhd" "" { Text "/home/deku/Facul/DesignComputadores/DesComp/Projeto2/Ula.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637864583537 ""} { "Info" "ISGN_ENTITY_NAME" "1 Ula " "Found entity 1: Ula" {  } { { "Ula.vhd" "" { Text "/home/deku/Facul/DesignComputadores/DesComp/Projeto2/Ula.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637864583537 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1637864583537 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "muxGenerico2X1_1Bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file muxGenerico2X1_1Bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxGenerico2x1_1Bit-comportamento " "Found design unit 1: muxGenerico2x1_1Bit-comportamento" {  } { { "muxGenerico2X1_1Bit.vhd" "" { Text "/home/deku/Facul/DesignComputadores/DesComp/Projeto2/muxGenerico2X1_1Bit.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637864583538 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxGenerico2x1_1Bit " "Found entity 1: muxGenerico2x1_1Bit" {  } { { "muxGenerico2X1_1Bit.vhd" "" { Text "/home/deku/Facul/DesignComputadores/DesComp/Projeto2/muxGenerico2X1_1Bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637864583538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1637864583538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MuxGenerico4X1_1Bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file MuxGenerico4X1_1Bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 muxGenerico4x1_1Bit-comportamento " "Found design unit 1: muxGenerico4x1_1Bit-comportamento" {  } { { "MuxGenerico4X1_1Bit.vhd" "" { Text "/home/deku/Facul/DesignComputadores/DesComp/Projeto2/MuxGenerico4X1_1Bit.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637864583538 ""} { "Info" "ISGN_ENTITY_NAME" "1 muxGenerico4x1_1Bit " "Found entity 1: muxGenerico4x1_1Bit" {  } { { "MuxGenerico4X1_1Bit.vhd" "" { Text "/home/deku/Facul/DesignComputadores/DesComp/Projeto2/MuxGenerico4X1_1Bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637864583538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1637864583538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "SomadorGenerico1Bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file SomadorGenerico1Bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 somadorGenerico1Bit-comportamento1Bit " "Found design unit 1: somadorGenerico1Bit-comportamento1Bit" {  } { { "SomadorGenerico1Bit.vhd" "" { Text "/home/deku/Facul/DesignComputadores/DesComp/Projeto2/SomadorGenerico1Bit.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637864583538 ""} { "Info" "ISGN_ENTITY_NAME" "1 somadorGenerico1Bit " "Found entity 1: somadorGenerico1Bit" {  } { { "SomadorGenerico1Bit.vhd" "" { Text "/home/deku/Facul/DesignComputadores/DesComp/Projeto2/SomadorGenerico1Bit.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637864583538 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1637864583538 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "UlaOverFlow.vhd 2 1 " "Found 2 design units, including 1 entities, in source file UlaOverFlow.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UlaOverFlow-comportamento " "Found design unit 1: UlaOverFlow-comportamento" {  } { { "UlaOverFlow.vhd" "" { Text "/home/deku/Facul/DesignComputadores/DesComp/Projeto2/UlaOverFlow.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637864583539 ""} { "Info" "ISGN_ENTITY_NAME" "1 UlaOverFlow " "Found entity 1: UlaOverFlow" {  } { { "UlaOverFlow.vhd" "" { Text "/home/deku/Facul/DesignComputadores/DesComp/Projeto2/UlaOverFlow.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637864583539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1637864583539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "UnidadeControleUla.vhd 2 1 " "Found 2 design units, including 1 entities, in source file UnidadeControleUla.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UnidadeControleUla-comportamento " "Found design unit 1: UnidadeControleUla-comportamento" {  } { { "UnidadeControleUla.vhd" "" { Text "/home/deku/Facul/DesignComputadores/DesComp/Projeto2/UnidadeControleUla.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637864583539 ""} { "Info" "ISGN_ENTITY_NAME" "1 UnidadeControleUla " "Found entity 1: UnidadeControleUla" {  } { { "UnidadeControleUla.vhd" "" { Text "/home/deku/Facul/DesignComputadores/DesComp/Projeto2/UnidadeControleUla.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637864583539 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1637864583539 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "UlaTotal.vhd 2 1 " "Found 2 design units, including 1 entities, in source file UlaTotal.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UlaTotal-comportamento " "Found design unit 1: UlaTotal-comportamento" {  } { { "UlaTotal.vhd" "" { Text "/home/deku/Facul/DesignComputadores/DesComp/Projeto2/UlaTotal.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637864583540 ""} { "Info" "ISGN_ENTITY_NAME" "1 UlaTotal " "Found entity 1: UlaTotal" {  } { { "UlaTotal.vhd" "" { Text "/home/deku/Facul/DesignComputadores/DesComp/Projeto2/UlaTotal.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637864583540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1637864583540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "UnidadeControleUlaFunct.vhd 2 1 " "Found 2 design units, including 1 entities, in source file UnidadeControleUlaFunct.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 UnidadeControleUlaFunct-comportamento " "Found design unit 1: UnidadeControleUlaFunct-comportamento" {  } { { "UnidadeControleUlaFunct.vhd" "" { Text "/home/deku/Facul/DesignComputadores/DesComp/Projeto2/UnidadeControleUlaFunct.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637864583540 ""} { "Info" "ISGN_ENTITY_NAME" "1 UnidadeControleUlaFunct " "Found entity 1: UnidadeControleUlaFunct" {  } { { "UnidadeControleUlaFunct.vhd" "" { Text "/home/deku/Facul/DesignComputadores/DesComp/Projeto2/UnidadeControleUlaFunct.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637864583540 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1637864583540 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "conversorHex7Seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file conversorHex7Seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 conversorHex7Seg-comportamento " "Found design unit 1: conversorHex7Seg-comportamento" {  } { { "conversorHex7Seg.vhd" "" { Text "/home/deku/Facul/DesignComputadores/DesComp/Projeto2/conversorHex7Seg.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637864583541 ""} { "Info" "ISGN_ENTITY_NAME" "1 conversorHex7Seg " "Found entity 1: conversorHex7Seg" {  } { { "conversorHex7Seg.vhd" "" { Text "/home/deku/Facul/DesignComputadores/DesComp/Projeto2/conversorHex7Seg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1637864583541 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1637864583541 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "UlaTotal " "Elaborating entity \"UlaTotal\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1637864583577 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Ula Ula:ULA0 " "Elaborating entity \"Ula\" for hierarchy \"Ula:ULA0\"" {  } { { "UlaTotal.vhd" "ULA0" { Text "/home/deku/Facul/DesignComputadores/DesComp/Projeto2/UlaTotal.vhd" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1637864583588 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "SomaOp Ula.vhd(21) " "Verilog HDL or VHDL warning at Ula.vhd(21): object \"SomaOp\" assigned a value but never read" {  } { { "Ula.vhd" "" { Text "/home/deku/Facul/DesignComputadores/DesComp/Projeto2/Ula.vhd" 21 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1637864583589 "|Projeto2|UlaTotal:ULA1|Ula:ULA0"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "ResultadoSomador Ula.vhd(22) " "VHDL Signal Declaration warning at Ula.vhd(22): used implicit default value for signal \"ResultadoSomador\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "Ula.vhd" "" { Text "/home/deku/Facul/DesignComputadores/DesComp/Projeto2/Ula.vhd" 22 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1637864583589 "|Projeto2|UlaTotal:ULA1|Ula:ULA0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxGenerico2x1_1Bit Ula:ULA0\|muxGenerico2x1_1Bit:MuxValorB " "Elaborating entity \"muxGenerico2x1_1Bit\" for hierarchy \"Ula:ULA0\|muxGenerico2x1_1Bit:MuxValorB\"" {  } { { "Ula.vhd" "MuxValorB" { Text "/home/deku/Facul/DesignComputadores/DesComp/Projeto2/Ula.vhd" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1637864583589 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somadorGenerico1Bit Ula:ULA0\|somadorGenerico1Bit:somador " "Elaborating entity \"somadorGenerico1Bit\" for hierarchy \"Ula:ULA0\|somadorGenerico1Bit:somador\"" {  } { { "Ula.vhd" "somador" { Text "/home/deku/Facul/DesignComputadores/DesComp/Projeto2/Ula.vhd" 36 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1637864583589 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "muxGenerico4x1_1Bit Ula:ULA0\|muxGenerico4x1_1Bit:MuxSaida " "Elaborating entity \"muxGenerico4x1_1Bit\" for hierarchy \"Ula:ULA0\|muxGenerico4x1_1Bit:MuxSaida\"" {  } { { "Ula.vhd" "MuxSaida" { Text "/home/deku/Facul/DesignComputadores/DesComp/Projeto2/Ula.vhd" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1637864583590 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UlaOverFlow UlaOverFlow:ULA31 " "Elaborating entity \"UlaOverFlow\" for hierarchy \"UlaOverFlow:ULA31\"" {  } { { "UlaTotal.vhd" "ULA31" { Text "/home/deku/Facul/DesignComputadores/DesComp/Projeto2/UlaTotal.vhd" 345 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1637864583610 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 3 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "790 " "Peak virtual memory: 790 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1637864583696 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 25 15:23:03 2021 " "Processing ended: Thu Nov 25 15:23:03 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1637864583696 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1637864583696 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:18 " "Total CPU time (on all processors): 00:00:18" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1637864583696 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1637864583696 ""}
