

================================================================
== Vivado HLS Report for 'nfa_accept_samples_generic_hw'
================================================================
* Date:           Sat Nov 08 10:20:48 2014

* Version:        2014.1 (build date: Fri Apr 04 13:20:25 PM 2014)
* Project:        oil_plainc_hls
* Solution:       solution_virtex5_plb
* Product family: virtex5 virtex5_fpv5 
* Target device:  xc5vlx50tff1136-3


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +---------+-------+----------+------------+
    |  Clock  | Target| Estimated| Uncertainty|
    +---------+-------+----------+------------+
    |default  |  10.00|      7.00|        3.00|
    +---------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+-----+-----+----------+-----------+-----------+----------+----------+
        |             |  Latency  | Iteration|  Initiation Interval  |   Trip   |          |
        |  Loop Name  | min | max |  Latency |  achieved |   target  |   Count  | Pipelined|
        +-------------+-----+-----+----------+-----------+-----------+----------+----------+
        |- Loop 1     |    ?|    ?|         ?|          -|          -| 0 ~ 1000 |    no    |
        | + Loop 1.1  |    ?|    ?|        10|          -|          -|         ?|    no    |
        | + Loop 1.2  |    0|   32|         2|          -|          -|  0 ~ 16  |    no    |
        +-------------+-----+-----+----------+-----------+-----------+----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  |
+-----------------+---------+-------+-------+-------+
|Expression       |        -|      -|      -|      -|
|FIFO             |        -|      -|      -|      -|
|Instance         |        -|      -|      -|      -|
|Memory           |        -|      -|      -|      -|
|Multiplexer      |        -|      -|      -|      -|
|Register         |        -|      -|      -|      -|
+-----------------+---------+-------+-------+-------+
|Total            |        0|      0|      0|      0|
+-----------------+---------+-------+-------+-------+
|Available        |      120|     48|  28800|  28800|
+-----------------+---------+-------+-------+-------+
|Utilization (%)  |        0|      0|      0|      0|
+-----------------+---------+-------+-------+-------+

+ Detail: 
    * Instance: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 10
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	7  / (tmp_3) | (finished_3)
	4  / (!tmp_3 & !finished_3)
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	3  / true
7 --> 
	8  / (!brmerge_demorgan)
	10  / (brmerge_demorgan)
8 --> 
	9  / (!exitcond)
	2  / (exitcond & !finished_2)
	10  / (exitcond & finished_2)
9 --> 
	8  / true
10 --> 
* FSM state operations: 

 <State 1>: 2.39ns
ST_1: c [1/1] 0.00ns
:0  %c = alloca i16, align 2

ST_1: i_index [1/1] 0.00ns
:1  %i_index = alloca i16, align 2

ST_1: i_sample [1/1] 0.00ns
:2  %i_sample = alloca i16, align 2

ST_1: stg_14 [1/1] 0.00ns
:3  call void (...)* @_ssdm_op_SpecBitsMap(i56* %indices), !map !0

ST_1: stg_15 [1/1] 0.00ns
:4  call void (...)* @_ssdm_op_SpecBitsMap(i64* %nfa_finals_buckets), !map !12

ST_1: stg_16 [1/1] 0.00ns
:5  call void (...)* @_ssdm_op_SpecBitsMap(i64* %nfa_initials_buckets), !map !23

ST_1: stg_17 [1/1] 0.00ns
:6  call void (...)* @_ssdm_op_SpecBitsMap(i32* %nfa_forward_buckets), !map !30

ST_1: stg_18 [1/1] 0.00ns
:7  call void (...)* @_ssdm_op_SpecBitsMap([32130 x i32]* %nfa_backward_buckets), !map !37

ST_1: stg_19 [1/1] 0.00ns
:8  call void (...)* @_ssdm_op_SpecBitsMap(i8* %nfa_symbols), !map !41

ST_1: stg_20 [1/1] 0.00ns
:9  call void (...)* @_ssdm_op_SpecBitsMap(i8* %sample_buffer), !map !47

ST_1: stg_21 [1/1] 0.00ns
:10  call void (...)* @_ssdm_op_SpecBitsMap(i32 %sample_buffer_length), !map !53

ST_1: stg_22 [1/1] 0.00ns
:11  call void (...)* @_ssdm_op_SpecBitsMap(i16 %sample_length), !map !59

ST_1: stg_23 [1/1] 0.00ns
:12  call void (...)* @_ssdm_op_SpecBitsMap(i16 %i_size), !map !63

ST_1: stg_24 [1/1] 0.00ns
:13  call void (...)* @_ssdm_op_SpecBitsMap(i16 %begin_index), !map !67

ST_1: stg_25 [1/1] 0.00ns
:14  call void (...)* @_ssdm_op_SpecBitsMap(i16 %begin_sample), !map !71

ST_1: stg_26 [1/1] 0.00ns
:15  call void (...)* @_ssdm_op_SpecBitsMap(i16 %end_index), !map !75

ST_1: stg_27 [1/1] 0.00ns
:16  call void (...)* @_ssdm_op_SpecBitsMap(i16 %end_sample), !map !79

ST_1: stg_28 [1/1] 0.00ns
:17  call void (...)* @_ssdm_op_SpecBitsMap(i1 %stop_on_first), !map !83

ST_1: stg_29 [1/1] 0.00ns
:18  call void (...)* @_ssdm_op_SpecBitsMap(i1 %accept), !map !87

ST_1: stg_30 [1/1] 0.00ns
:19  call void (...)* @_ssdm_op_SpecBitsMap(i32 0) nounwind, !map !91

ST_1: stg_31 [1/1] 0.00ns
:20  call void (...)* @_ssdm_op_SpecTopModule([30 x i8]* @str) nounwind

ST_1: accept_read [1/1] 0.00ns
:21  %accept_read = call i1 @_ssdm_op_Read.ap_none.i1(i1 %accept)

ST_1: stop_on_first_read [1/1] 0.00ns
:22  %stop_on_first_read = call i1 @_ssdm_op_Read.ap_none.i1(i1 %stop_on_first)

ST_1: end_sample_read [1/1] 0.00ns
:23  %end_sample_read = call i16 @_ssdm_op_Read.ap_none.i16(i16 %end_sample)

ST_1: end_index_read [1/1] 0.00ns
:24  %end_index_read = call i16 @_ssdm_op_Read.ap_none.i16(i16 %end_index)

ST_1: i_sample_1 [1/1] 0.00ns
:25  %i_sample_1 = call i16 @_ssdm_op_Read.ap_none.i16(i16 %begin_sample)

ST_1: i_index_1 [1/1] 0.00ns
:26  %i_index_1 = call i16 @_ssdm_op_Read.ap_none.i16(i16 %begin_index)

ST_1: sample_length_read [1/1] 0.00ns
:27  %sample_length_read = call i16 @_ssdm_op_Read.ap_none.i16(i16 %sample_length)

ST_1: sample_buffer_length_read [1/1] 0.00ns
:28  %sample_buffer_length_read = call i32 @_ssdm_op_Read.ap_none.i32(i32 %sample_buffer_length)

ST_1: result [1/1] 2.39ns
:29  %result = alloca [16 x i1], align 16

ST_1: start_indices [1/1] 2.39ns
:30  %start_indices = alloca [16 x i32], align 16

ST_1: stg_42 [1/1] 0.00ns
:31  call void (...)* @_ssdm_op_SpecBus(i64* %nfa_initials_buckets, [7 x i8]* @p_str35, i32 0, i32 0, i32 0, i32 10, [1 x i8]* @p_str1129, [1 x i8]* @p_str1129, [1 x i8]* @p_str1129) nounwind

ST_1: stg_43 [1/1] 0.00ns
:32  call void (...)* @_ssdm_op_SpecBus(i64* %nfa_finals_buckets, [7 x i8]* @p_str35, i32 0, i32 0, i32 0, i32 10, [1 x i8]* @p_str1129, [1 x i8]* @p_str1129, [1 x i8]* @p_str1129) nounwind

ST_1: stg_44 [1/1] 0.00ns
:33  call void (...)* @_ssdm_op_SpecBus(i32* %nfa_forward_buckets, [7 x i8]* @p_str35, i32 0, i32 0, i32 0, i32 10, [1 x i8]* @p_str1129, [1 x i8]* @p_str1129, [1 x i8]* @p_str1129)

ST_1: stg_45 [1/1] 0.00ns
:34  call void (...)* @_ssdm_op_SpecWire(i8* %nfa_symbols, [8 x i8]* @p_str36, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1129, [1 x i8]* @p_str1129, [1 x i8]* @p_str1129) nounwind

ST_1: stg_46 [1/1] 0.00ns
:35  call void (...)* @_ssdm_op_SpecBus(i8* %sample_buffer, [7 x i8]* @p_str35, i32 0, i32 0, i32 0, i32 10, [1 x i8]* @p_str1129, [1 x i8]* @p_str1129, [1 x i8]* @p_str1129)

ST_1: stg_47 [1/1] 0.00ns
:36  call void (...)* @_ssdm_op_SpecWire(i32 %sample_buffer_length, [8 x i8]* @p_str36, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1129, [1 x i8]* @p_str1129, [1 x i8]* @p_str1129) nounwind

ST_1: stg_48 [1/1] 0.00ns
:37  call void (...)* @_ssdm_op_SpecWire(i16 %sample_length, [8 x i8]* @p_str36, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1129, [1 x i8]* @p_str1129, [1 x i8]* @p_str1129) nounwind

ST_1: stg_49 [1/1] 0.00ns
:38  call void (...)* @_ssdm_op_SpecBus(i56* %indices, [7 x i8]* @p_str35, i32 0, i32 0, i32 0, i32 10, [1 x i8]* @p_str1129, [1 x i8]* @p_str1129, [1 x i8]* @p_str1129)

ST_1: stg_50 [1/1] 0.00ns
:39  call void (...)* @_ssdm_op_SpecWire(i16 %i_size, [8 x i8]* @p_str36, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1129, [1 x i8]* @p_str1129, [1 x i8]* @p_str1129) nounwind

ST_1: stg_51 [1/1] 0.00ns
:40  call void (...)* @_ssdm_op_SpecWire(i16 %begin_index, i16 %begin_sample, [8 x i8]* @p_str36, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1129, [1 x i8]* @p_str1129, [1 x i8]* @p_str1129) nounwind

ST_1: stg_52 [1/1] 0.00ns
:41  call void (...)* @_ssdm_op_SpecWire(i16 %end_index, i16 %end_sample, [8 x i8]* @p_str36, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1129, [1 x i8]* @p_str1129, [1 x i8]* @p_str1129) nounwind

ST_1: stg_53 [1/1] 0.00ns
:42  call void (...)* @_ssdm_op_SpecWire(i1 %stop_on_first, [8 x i8]* @p_str36, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1129, [1 x i8]* @p_str1129, [1 x i8]* @p_str1129) nounwind

ST_1: stg_54 [1/1] 0.00ns
:43  call void (...)* @_ssdm_op_SpecWire(i1 %accept, [8 x i8]* @p_str36, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1129, [1 x i8]* @p_str1129, [1 x i8]* @p_str1129) nounwind

ST_1: stg_55 [1/1] 0.00ns
:44  call void (...)* @_ssdm_op_SpecWire(i32 0, [11 x i8]* @p_str37, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str1129, [1 x i8]* @p_str1129, [1 x i8]* @p_str1129) nounwind

ST_1: stg_56 [1/1] 0.00ns
:45  call void (...)* @_ssdm_op_SpecIFCore(i64* %nfa_initials_buckets, [1 x i8]* @p_str1129, [7 x i8]* @p_str38, [1 x i8]* @p_str1129, [1 x i8]* @p_str1129, [1 x i8]* @p_str1129, [1 x i8]* @p_str1129)

ST_1: stg_57 [1/1] 0.00ns
:46  call void (...)* @_ssdm_op_SpecIFCore(i64* %nfa_finals_buckets, [1 x i8]* @p_str1129, [7 x i8]* @p_str38, [1 x i8]* @p_str1129, [1 x i8]* @p_str1129, [1 x i8]* @p_str1129, [1 x i8]* @p_str1129)

ST_1: stg_58 [1/1] 0.00ns
:47  call void (...)* @_ssdm_op_SpecIFCore(i32* %nfa_forward_buckets, [1 x i8]* @p_str1129, [7 x i8]* @p_str38, [1 x i8]* @p_str1129, [1 x i8]* @p_str1129, [1 x i8]* @p_str1129, [1 x i8]* @p_str1129)

ST_1: stg_59 [1/1] 0.00ns
:48  call void (...)* @_ssdm_op_SpecIFCore(i8* %nfa_symbols, [1 x i8]* @p_str1129, [7 x i8]* @p_str39, [1 x i8]* @p_str1129, [1 x i8]* @p_str1129, [1 x i8]* @p_str1129, [17 x i8]* @p_str40)

ST_1: stg_60 [1/1] 0.00ns
:49  call void (...)* @_ssdm_op_SpecIFCore(i8* %sample_buffer, [1 x i8]* @p_str1129, [7 x i8]* @p_str38, [1 x i8]* @p_str1129, [1 x i8]* @p_str1129, [1 x i8]* @p_str1129, [1 x i8]* @p_str1129)

ST_1: stg_61 [1/1] 0.00ns
:50  call void (...)* @_ssdm_op_SpecIFCore(i32 %sample_buffer_length, [1 x i8]* @p_str1129, [7 x i8]* @p_str39, [1 x i8]* @p_str1129, [1 x i8]* @p_str1129, [1 x i8]* @p_str1129, [17 x i8]* @p_str40)

ST_1: stg_62 [1/1] 0.00ns
:51  call void (...)* @_ssdm_op_SpecIFCore(i16 %sample_length, [1 x i8]* @p_str1129, [7 x i8]* @p_str39, [1 x i8]* @p_str1129, [1 x i8]* @p_str1129, [1 x i8]* @p_str1129, [17 x i8]* @p_str40)

ST_1: stg_63 [1/1] 0.00ns
:52  call void (...)* @_ssdm_op_SpecIFCore(i56* %indices, [1 x i8]* @p_str1129, [7 x i8]* @p_str38, [1 x i8]* @p_str1129, [1 x i8]* @p_str1129, [1 x i8]* @p_str1129, [1 x i8]* @p_str1129)

ST_1: stg_64 [1/1] 0.00ns
:53  call void (...)* @_ssdm_op_SpecIFCore(i16 %i_size, [1 x i8]* @p_str1129, [7 x i8]* @p_str39, [1 x i8]* @p_str1129, [1 x i8]* @p_str1129, [1 x i8]* @p_str1129, [17 x i8]* @p_str40)

ST_1: stg_65 [1/1] 0.00ns
:54  call void (...)* @_ssdm_op_SpecIFCore(i16 %begin_index, i16 %begin_sample, [1 x i8]* @p_str1129, [7 x i8]* @p_str39, [1 x i8]* @p_str1129, [1 x i8]* @p_str1129, [1 x i8]* @p_str1129, [17 x i8]* @p_str40)

ST_1: stg_66 [1/1] 0.00ns
:55  call void (...)* @_ssdm_op_SpecIFCore(i16 %end_index, i16 %end_sample, [1 x i8]* @p_str1129, [7 x i8]* @p_str39, [1 x i8]* @p_str1129, [1 x i8]* @p_str1129, [1 x i8]* @p_str1129, [17 x i8]* @p_str40)

ST_1: stg_67 [1/1] 0.00ns
:56  call void (...)* @_ssdm_op_SpecIFCore(i1 %stop_on_first, [1 x i8]* @p_str1129, [7 x i8]* @p_str39, [1 x i8]* @p_str1129, [1 x i8]* @p_str1129, [1 x i8]* @p_str1129, [17 x i8]* @p_str40)

ST_1: stg_68 [1/1] 0.00ns
:57  call void (...)* @_ssdm_op_SpecIFCore(i1 %accept, [1 x i8]* @p_str1129, [7 x i8]* @p_str39, [1 x i8]* @p_str1129, [1 x i8]* @p_str1129, [1 x i8]* @p_str1129, [17 x i8]* @p_str40)

ST_1: stg_69 [1/1] 0.00ns
:58  call void (...)* @_ssdm_op_SpecIFCore(i32 0, [1 x i8]* @p_str1129, [7 x i8]* @p_str39, [1 x i8]* @p_str1129, [1 x i8]* @p_str1129, [1 x i8]* @p_str1129, [17 x i8]* @p_str40)

ST_1: stg_70 [1/1] 1.10ns
:59  store i16 %i_sample_1, i16* %i_sample, align 2

ST_1: stg_71 [1/1] 1.10ns
:60  store i16 %i_index_1, i16* %i_index, align 2

ST_1: stg_72 [1/1] 1.10ns
:61  store i16 0, i16* %c, align 2

ST_1: stg_73 [1/1] 0.77ns
:62  br label %._crit_edge


 <State 2>: 0.89ns
ST_2: finished [1/1] 0.00ns
._crit_edge:0  %finished = phi i1 [ false, %0 ], [ %finished_2, %5 ]

ST_2: tmp [1/1] 0.00ns
._crit_edge:1  %tmp = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str41)

ST_2: stg_76 [1/1] 0.00ns
._crit_edge:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i32 0, i32 1000, i32 500, [1 x i8]* @p_str1129) nounwind

ST_2: stg_77 [1/1] 0.89ns
._crit_edge:3  br label %1


 <State 3>: 4.38ns
ST_3: indvars_iv [1/1] 0.00ns
:0  %indvars_iv = phi i5 [ 0, %._crit_edge ], [ %units, %3 ]

ST_3: finished_1 [1/1] 0.00ns
:1  %finished_1 = phi i1 [ %finished, %._crit_edge ], [ false, %3 ]

ST_3: tmp_3 [1/1] 0.00ns
:2  %tmp_3 = call i1 @_ssdm_op_BitSelect.i1.i5.i32(i5 %indvars_iv, i32 4)

ST_3: units [1/1] 1.51ns
:3  %units = add i5 %indvars_iv, 1

ST_3: stg_82 [1/1] 0.77ns
:4  br i1 %tmp_3, label %.loopexit, label %2

ST_3: i_index_load [1/1] 0.00ns
:0  %i_index_load = load i16* %i_index, align 2

ST_3: i_sample_load [1/1] 0.00ns
:1  %i_sample_load = load i16* %i_sample, align 2

ST_3: stg_85 [1/1] 0.00ns
:2  call void (...)* @_ssdm_op_SpecIFCore(i16 %end_index, i16 %end_sample, [1 x i8]* @p_str1129, [7 x i8]* @p_str39, [1 x i8]* @p_str1129, [1 x i8]* @p_str1129, [1 x i8]* @p_str1129, [17 x i8]* @p_str40)

ST_3: tmp_i [1/1] 1.46ns
:3  %tmp_i = icmp eq i16 %i_sample_load, %end_sample_read

ST_3: tmp_i_16 [1/1] 1.46ns
:4  %tmp_i_16 = icmp eq i16 %i_index_load, %end_index_read

ST_3: finished_3 [1/1] 0.77ns
:5  %finished_3 = and i1 %tmp_i, %tmp_i_16

ST_3: stg_89 [1/1] 0.77ns
:6  br i1 %finished_3, label %.loopexit, label %3

ST_3: offset [2/2] 4.38ns
:0  %offset = call fastcc i32 @sample_iterator_get_offset(i16 %i_index_load, i16 %i_sample_load, i56* %indices, i32 %sample_buffer_length_read, i16 %sample_length_read)

ST_3: stop_on_first_meet [2/2] 4.38ns
.loopexit:1  %stop_on_first_meet = call fastcc i1 @nfa_accept_sample_multi(i64* %nfa_initials_buckets, i64* %nfa_finals_buckets, i32* %nfa_forward_buckets, i8* %nfa_symbols, i8* %sample_buffer, i16 %sample_length_read, [16 x i32]* %start_indices, i1 %stop_on_first_read, i1 %accept_read, i5 %indvars_iv, [16 x i1]* %result)


 <State 4>: 6.77ns
ST_4: offset [1/2] 4.38ns
:0  %offset = call fastcc i32 @sample_iterator_get_offset(i16 %i_index_load, i16 %i_sample_load, i56* %indices, i32 %sample_buffer_length_read, i16 %sample_length_read)

ST_4: tmp_1 [1/1] 0.00ns
:1  %tmp_1 = zext i5 %indvars_iv to i64

ST_4: start_indices_addr [1/1] 0.00ns
:2  %start_indices_addr = getelementptr inbounds [16 x i32]* %start_indices, i64 0, i64 %tmp_1

ST_4: stg_95 [1/1] 2.39ns
:3  store i32 %offset, i32* %start_indices_addr, align 4


 <State 5>: 2.46ns
ST_5: call_ret [2/2] 2.46ns
:4  %call_ret = call fastcc { i16, i16 } @sample_iterator_next(i56* %indices, i16 %i_index_load, i16 %i_sample_load)


 <State 6>: 5.03ns
ST_6: call_ret [1/2] 3.93ns
:4  %call_ret = call fastcc { i16, i16 } @sample_iterator_next(i56* %indices, i16 %i_index_load, i16 %i_sample_load)

ST_6: i_index_2 [1/1] 0.00ns
:5  %i_index_2 = extractvalue { i16, i16 } %call_ret, 0

ST_6: i_sample_2 [1/1] 0.00ns
:6  %i_sample_2 = extractvalue { i16, i16 } %call_ret, 1

ST_6: stg_100 [1/1] 1.10ns
:7  store i16 %i_sample_2, i16* %i_sample, align 2

ST_6: stg_101 [1/1] 1.10ns
:8  store i16 %i_index_2, i16* %i_index, align 2

ST_6: stg_102 [1/1] 0.00ns
:9  br label %1


 <State 7>: 1.87ns
ST_7: finished_2 [1/1] 0.00ns
.loopexit:0  %finished_2 = phi i1 [ %finished_1, %1 ], [ %finished_3, %2 ]

ST_7: stop_on_first_meet [1/2] 0.00ns
.loopexit:1  %stop_on_first_meet = call fastcc i1 @nfa_accept_sample_multi(i64* %nfa_initials_buckets, i64* %nfa_finals_buckets, i32* %nfa_forward_buckets, i8* %nfa_symbols, i8* %sample_buffer, i16 %sample_length_read, [16 x i32]* %start_indices, i1 %stop_on_first_read, i1 %accept_read, i5 %indvars_iv, [16 x i1]* %result)

ST_7: brmerge_demorgan [1/1] 0.77ns
.loopexit:2  %brmerge_demorgan = and i1 %stop_on_first_meet, %stop_on_first_read

ST_7: stg_106 [1/1] 1.10ns
.loopexit:3  br i1 %brmerge_demorgan, label %.loopexit8, label %.preheader


 <State 8>: 2.39ns
ST_8: k_1 [1/1] 0.00ns
.preheader:0  %k_1 = phi i5 [ %k_2, %4 ], [ 0, %.loopexit ]

ST_8: exitcond [1/1] 1.44ns
.preheader:1  %exitcond = icmp eq i5 %k_1, %indvars_iv

ST_8: stg_109 [1/1] 0.00ns
.preheader:2  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 16, i64 0)

ST_8: k_2 [1/1] 1.51ns
.preheader:3  %k_2 = add i5 %k_1, 1

ST_8: stg_111 [1/1] 0.00ns
.preheader:4  br i1 %exitcond, label %5, label %4

ST_8: tmp_2 [1/1] 0.00ns
:1  %tmp_2 = zext i5 %k_1 to i64

ST_8: result_addr [1/1] 0.00ns
:2  %result_addr = getelementptr inbounds [16 x i1]* %result, i64 0, i64 %tmp_2

ST_8: result_load [2/2] 2.39ns
:3  %result_load = load i1* %result_addr, align 1

ST_8: empty [1/1] 0.00ns
:0  %empty = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str41, i32 %tmp)

ST_8: stg_116 [1/1] 0.00ns
:1  br i1 %finished_2, label %6, label %._crit_edge

ST_8: c_load_1 [1/1] 0.00ns
:0  %c_load_1 = load i16* %c, align 2

ST_8: tmp_3_cast [1/1] 0.00ns
:1  %tmp_3_cast = zext i1 %stop_on_first_meet to i16

ST_8: tmp_5 [1/1] 0.77ns
:2  %tmp_5 = select i1 %stop_on_first_read, i16 %tmp_3_cast, i16 %c_load_1

ST_8: stg_120 [1/1] 1.10ns
:3  br label %.loopexit8


 <State 9>: 4.26ns
ST_9: c_load [1/1] 0.00ns
:0  %c_load = load i16* %c, align 2

ST_9: result_load [1/2] 2.39ns
:3  %result_load = load i1* %result_addr, align 1

ST_9: c_1 [1/1] 1.69ns
:4  %c_1 = add i16 %c_load, 1

ST_9: p_c_1 [1/1] 0.77ns
:5  %p_c_1 = select i1 %result_load, i16 %c_1, i16 %c_load

ST_9: stg_125 [1/1] 1.10ns
:6  store i16 %p_c_1, i16* %c, align 2

ST_9: stg_126 [1/1] 0.00ns
:7  br label %.preheader


 <State 10>: 0.00ns
ST_10: p_0 [1/1] 0.00ns
.loopexit8:0  %p_0 = phi i16 [ %tmp_5, %6 ], [ 1, %.loopexit ]

ST_10: p_0_cast [1/1] 0.00ns
.loopexit8:1  %p_0_cast = zext i16 %p_0 to i32

ST_10: stg_129 [1/1] 0.00ns
.loopexit8:2  ret i32 %p_0_cast



============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is clock enabled: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ nfa_initials_buckets]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; mode=0x46d056fa00; pingpong=0; private_global=0; IO mode=ap_bus:ce=0
Port [ nfa_finals_buckets]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; mode=0x46d056fb20; pingpong=0; private_global=0; IO mode=ap_bus:ce=0
Port [ nfa_forward_buckets]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; mode=0x46d056fbb0; pingpong=0; private_global=0; IO mode=ap_bus:ce=0
Port [ nfa_backward_buckets]:  wired=1; compound=1; hidden=0; nouse=1; global=0; static=0; extern=0; dir=3; type=1; mode=0x46d056f340; pingpong=0; private_global=0; MemPort=[]; IO mode=ap_memory:ce=0
Port [ nfa_symbols]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x46d05705d0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sample_buffer]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; mode=0x46d0570150; pingpong=0; private_global=0; IO mode=ap_bus:ce=0
Port [ sample_buffer_length]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x46d056fc40; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ sample_length]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x46d0570b70; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ indices]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; mode=0x46d0570030; pingpong=0; private_global=0; IO mode=ap_bus:ce=0
Port [ i_size]:  wired=1; compound=0; hidden=0; nouse=1; global=0; static=0; extern=0; dir=0; type=0; mode=0x46d0570a50; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ begin_index]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x46d056f4f0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ begin_sample]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x46d0570270; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ end_index]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x46d056fdf0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ end_sample]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x46d056f3d0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ stop_on_first]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x46d05706f0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ accept]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; mode=0x46d0570660; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
c                         (alloca           ) [ 01111111110]
i_index                   (alloca           ) [ 01111111110]
i_sample                  (alloca           ) [ 01111111110]
stg_14                    (specbitsmap      ) [ 00000000000]
stg_15                    (specbitsmap      ) [ 00000000000]
stg_16                    (specbitsmap      ) [ 00000000000]
stg_17                    (specbitsmap      ) [ 00000000000]
stg_18                    (specbitsmap      ) [ 00000000000]
stg_19                    (specbitsmap      ) [ 00000000000]
stg_20                    (specbitsmap      ) [ 00000000000]
stg_21                    (specbitsmap      ) [ 00000000000]
stg_22                    (specbitsmap      ) [ 00000000000]
stg_23                    (specbitsmap      ) [ 00000000000]
stg_24                    (specbitsmap      ) [ 00000000000]
stg_25                    (specbitsmap      ) [ 00000000000]
stg_26                    (specbitsmap      ) [ 00000000000]
stg_27                    (specbitsmap      ) [ 00000000000]
stg_28                    (specbitsmap      ) [ 00000000000]
stg_29                    (specbitsmap      ) [ 00000000000]
stg_30                    (specbitsmap      ) [ 00000000000]
stg_31                    (spectopmodule    ) [ 00000000000]
accept_read               (read             ) [ 00111111110]
stop_on_first_read        (read             ) [ 00111111110]
end_sample_read           (read             ) [ 00111111110]
end_index_read            (read             ) [ 00111111110]
i_sample_1                (read             ) [ 00000000000]
i_index_1                 (read             ) [ 00000000000]
sample_length_read        (read             ) [ 00111111110]
sample_buffer_length_read (read             ) [ 00111111110]
result                    (alloca           ) [ 00111111110]
start_indices             (alloca           ) [ 00111111110]
stg_42                    (specbus          ) [ 00000000000]
stg_43                    (specbus          ) [ 00000000000]
stg_44                    (specbus          ) [ 00000000000]
stg_45                    (specwire         ) [ 00000000000]
stg_46                    (specbus          ) [ 00000000000]
stg_47                    (specwire         ) [ 00000000000]
stg_48                    (specwire         ) [ 00000000000]
stg_49                    (specbus          ) [ 00000000000]
stg_50                    (specwire         ) [ 00000000000]
stg_51                    (specwire         ) [ 00000000000]
stg_52                    (specwire         ) [ 00000000000]
stg_53                    (specwire         ) [ 00000000000]
stg_54                    (specwire         ) [ 00000000000]
stg_55                    (specwire         ) [ 00000000000]
stg_56                    (specifcore       ) [ 00000000000]
stg_57                    (specifcore       ) [ 00000000000]
stg_58                    (specifcore       ) [ 00000000000]
stg_59                    (specifcore       ) [ 00000000000]
stg_60                    (specifcore       ) [ 00000000000]
stg_61                    (specifcore       ) [ 00000000000]
stg_62                    (specifcore       ) [ 00000000000]
stg_63                    (specifcore       ) [ 00000000000]
stg_64                    (specifcore       ) [ 00000000000]
stg_65                    (specifcore       ) [ 00000000000]
stg_66                    (specifcore       ) [ 00000000000]
stg_67                    (specifcore       ) [ 00000000000]
stg_68                    (specifcore       ) [ 00000000000]
stg_69                    (specifcore       ) [ 00000000000]
stg_70                    (store            ) [ 00000000000]
stg_71                    (store            ) [ 00000000000]
stg_72                    (store            ) [ 00000000000]
stg_73                    (br               ) [ 01111111110]
finished                  (phi              ) [ 00111110000]
tmp                       (specregionbegin  ) [ 00011111110]
stg_76                    (speclooptripcount) [ 00000000000]
stg_77                    (br               ) [ 00111111110]
indvars_iv                (phi              ) [ 00011001110]
finished_1                (phi              ) [ 00010001000]
tmp_3                     (bitselect        ) [ 00111111110]
units                     (add              ) [ 00111111110]
stg_82                    (br               ) [ 00111111110]
i_index_load              (load             ) [ 00001110000]
i_sample_load             (load             ) [ 00001110000]
stg_85                    (specifcore       ) [ 00000000000]
tmp_i                     (icmp             ) [ 00000000000]
tmp_i_16                  (icmp             ) [ 00000000000]
finished_3                (and              ) [ 00111111110]
stg_89                    (br               ) [ 00111111110]
offset                    (call             ) [ 00000000000]
tmp_1                     (zext             ) [ 00000000000]
start_indices_addr        (getelementptr    ) [ 00000000000]
stg_95                    (store            ) [ 00000000000]
call_ret                  (call             ) [ 00000000000]
i_index_2                 (extractvalue     ) [ 00000000000]
i_sample_2                (extractvalue     ) [ 00000000000]
stg_100                   (store            ) [ 00000000000]
stg_101                   (store            ) [ 00000000000]
stg_102                   (br               ) [ 00111111110]
finished_2                (phi              ) [ 01100001110]
stop_on_first_meet        (call             ) [ 00000000110]
brmerge_demorgan          (and              ) [ 00111111110]
stg_106                   (br               ) [ 00111111111]
k_1                       (phi              ) [ 00000000100]
exitcond                  (icmp             ) [ 00111111110]
stg_109                   (speclooptripcount) [ 00000000000]
k_2                       (add              ) [ 00111111110]
stg_111                   (br               ) [ 00000000000]
tmp_2                     (zext             ) [ 00000000000]
result_addr               (getelementptr    ) [ 00000000010]
empty                     (specregionend    ) [ 00000000000]
stg_116                   (br               ) [ 01111111110]
c_load_1                  (load             ) [ 00000000000]
tmp_3_cast                (zext             ) [ 00000000000]
tmp_5                     (select           ) [ 00111111111]
stg_120                   (br               ) [ 00111111111]
c_load                    (load             ) [ 00000000000]
result_load               (load             ) [ 00000000000]
c_1                       (add              ) [ 00000000000]
p_c_1                     (select           ) [ 00000000000]
stg_125                   (store            ) [ 00000000000]
stg_126                   (br               ) [ 00111111110]
p_0                       (phi              ) [ 00000000001]
p_0_cast                  (zext             ) [ 00000000000]
stg_129                   (ret              ) [ 00000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="nfa_initials_buckets">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="nfa_initials_buckets"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="nfa_finals_buckets">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="nfa_finals_buckets"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="nfa_forward_buckets">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="nfa_forward_buckets"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="nfa_backward_buckets">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="nfa_backward_buckets"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="nfa_symbols">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="nfa_symbols"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="sample_buffer">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sample_buffer"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="sample_buffer_length">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sample_buffer_length"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="sample_length">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sample_length"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="indices">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="indices"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="i_size">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="i_size"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="begin_index">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="begin_index"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="begin_sample">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="begin_sample"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="end_index">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="end_index"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="end_sample">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="end_sample"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="stop_on_first">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stop_on_first"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="accept">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="accept"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="str"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_none.i1"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_none.i16"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_none.i32"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBus"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str35"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1129"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecWire"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str36"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str37"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecIFCore"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str38"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str39"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str40"/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str41"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i5.i32"/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sample_iterator_get_offset"/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="nfa_accept_sample_multi"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sample_iterator_next"/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1004" name="c_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="c/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="i_index_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_index/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="i_sample_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="0"/>
<pin id="116" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_sample/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="result_alloca_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="result/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="start_indices_alloca_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="0"/>
<pin id="124" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="start_indices/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="accept_read_read_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="0"/>
<pin id="128" dir="0" index="1" bw="1" slack="0"/>
<pin id="129" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="accept_read/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="stop_on_first_read_read_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="1" slack="0"/>
<pin id="134" dir="0" index="1" bw="1" slack="0"/>
<pin id="135" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="stop_on_first_read/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="end_sample_read_read_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="16" slack="0"/>
<pin id="140" dir="0" index="1" bw="16" slack="0"/>
<pin id="141" dir="1" index="2" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="end_sample_read/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="end_index_read_read_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="16" slack="0"/>
<pin id="146" dir="0" index="1" bw="16" slack="0"/>
<pin id="147" dir="1" index="2" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="end_index_read/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="i_sample_1_read_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="16" slack="0"/>
<pin id="152" dir="0" index="1" bw="16" slack="0"/>
<pin id="153" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="i_sample_1/1 "/>
</bind>
</comp>

<comp id="156" class="1004" name="i_index_1_read_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="16" slack="0"/>
<pin id="158" dir="0" index="1" bw="16" slack="0"/>
<pin id="159" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="i_index_1/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="sample_length_read_read_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="16" slack="0"/>
<pin id="164" dir="0" index="1" bw="16" slack="0"/>
<pin id="165" dir="1" index="2" bw="16" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sample_length_read/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="sample_buffer_length_read_read_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="32" slack="0"/>
<pin id="170" dir="0" index="1" bw="32" slack="0"/>
<pin id="171" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sample_buffer_length_read/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="start_indices_addr_gep_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="32" slack="2147483647"/>
<pin id="176" dir="0" index="1" bw="1" slack="0"/>
<pin id="177" dir="0" index="2" bw="5" slack="0"/>
<pin id="178" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="start_indices_addr/4 "/>
</bind>
</comp>

<comp id="180" class="1004" name="stg_95_access_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="4" slack="0"/>
<pin id="182" dir="0" index="1" bw="32" slack="0"/>
<pin id="183" dir="1" index="2" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_95/4 "/>
</bind>
</comp>

<comp id="185" class="1004" name="result_addr_gep_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="1" slack="2147483647"/>
<pin id="187" dir="0" index="1" bw="1" slack="0"/>
<pin id="188" dir="0" index="2" bw="5" slack="0"/>
<pin id="189" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="result_addr/8 "/>
</bind>
</comp>

<comp id="191" class="1004" name="grp_access_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="4" slack="0"/>
<pin id="193" dir="0" index="1" bw="1" slack="2147483647"/>
<pin id="194" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="result_load/8 "/>
</bind>
</comp>

<comp id="196" class="1005" name="finished_reg_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="1" slack="1"/>
<pin id="198" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="finished (phireg) "/>
</bind>
</comp>

<comp id="200" class="1004" name="finished_phi_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="1" slack="1"/>
<pin id="202" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="203" dir="0" index="2" bw="1" slack="1"/>
<pin id="204" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="205" dir="1" index="4" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="finished/2 "/>
</bind>
</comp>

<comp id="208" class="1005" name="indvars_iv_reg_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="5" slack="1"/>
<pin id="210" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="indvars_iv (phireg) "/>
</bind>
</comp>

<comp id="212" class="1004" name="indvars_iv_phi_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="1" slack="1"/>
<pin id="214" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="215" dir="0" index="2" bw="5" slack="0"/>
<pin id="216" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="217" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="indvars_iv/3 "/>
</bind>
</comp>

<comp id="220" class="1005" name="finished_1_reg_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="1" slack="1"/>
<pin id="222" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="finished_1 (phireg) "/>
</bind>
</comp>

<comp id="224" class="1004" name="finished_1_phi_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="1" slack="1"/>
<pin id="226" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="227" dir="0" index="2" bw="1" slack="1"/>
<pin id="228" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="229" dir="1" index="4" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="finished_1/3 "/>
</bind>
</comp>

<comp id="233" class="1005" name="finished_2_reg_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="1" slack="1"/>
<pin id="235" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="finished_2 (phireg) "/>
</bind>
</comp>

<comp id="237" class="1004" name="finished_2_phi_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="1" slack="1"/>
<pin id="239" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="240" dir="0" index="2" bw="1" slack="1"/>
<pin id="241" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="242" dir="1" index="4" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="finished_2/7 "/>
</bind>
</comp>

<comp id="245" class="1005" name="k_1_reg_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="5" slack="1"/>
<pin id="247" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="k_1 (phireg) "/>
</bind>
</comp>

<comp id="249" class="1004" name="k_1_phi_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="5" slack="0"/>
<pin id="251" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="252" dir="0" index="2" bw="1" slack="1"/>
<pin id="253" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="254" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="k_1/8 "/>
</bind>
</comp>

<comp id="256" class="1005" name="p_0_reg_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="16" slack="2"/>
<pin id="258" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="p_0 (phireg) "/>
</bind>
</comp>

<comp id="260" class="1004" name="p_0_phi_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="16" slack="1"/>
<pin id="262" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="263" dir="0" index="2" bw="1" slack="2"/>
<pin id="264" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="265" dir="1" index="4" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="p_0/10 "/>
</bind>
</comp>

<comp id="268" class="1004" name="grp_nfa_accept_sample_multi_fu_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="1" slack="0"/>
<pin id="270" dir="0" index="1" bw="64" slack="0"/>
<pin id="271" dir="0" index="2" bw="64" slack="0"/>
<pin id="272" dir="0" index="3" bw="32" slack="0"/>
<pin id="273" dir="0" index="4" bw="8" slack="0"/>
<pin id="274" dir="0" index="5" bw="8" slack="0"/>
<pin id="275" dir="0" index="6" bw="16" slack="2"/>
<pin id="276" dir="0" index="7" bw="32" slack="2147483647"/>
<pin id="277" dir="0" index="8" bw="1" slack="2"/>
<pin id="278" dir="0" index="9" bw="1" slack="2"/>
<pin id="279" dir="0" index="10" bw="5" slack="0"/>
<pin id="280" dir="0" index="11" bw="1" slack="2147483647"/>
<pin id="281" dir="1" index="12" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="stop_on_first_meet/3 "/>
</bind>
</comp>

<comp id="289" class="1004" name="grp_sample_iterator_next_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="32" slack="0"/>
<pin id="291" dir="0" index="1" bw="56" slack="0"/>
<pin id="292" dir="0" index="2" bw="16" slack="2"/>
<pin id="293" dir="0" index="3" bw="16" slack="2"/>
<pin id="294" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ret/5 "/>
</bind>
</comp>

<comp id="297" class="1004" name="grp_sample_iterator_get_offset_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="32" slack="0"/>
<pin id="299" dir="0" index="1" bw="16" slack="0"/>
<pin id="300" dir="0" index="2" bw="16" slack="0"/>
<pin id="301" dir="0" index="3" bw="56" slack="0"/>
<pin id="302" dir="0" index="4" bw="32" slack="2"/>
<pin id="303" dir="0" index="5" bw="16" slack="2"/>
<pin id="304" dir="1" index="6" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="offset/3 "/>
</bind>
</comp>

<comp id="308" class="1004" name="grp_load_fu_308">
<pin_list>
<pin id="309" dir="0" index="0" bw="16" slack="4"/>
<pin id="310" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="c_load_1/8 c_load/9 "/>
</bind>
</comp>

<comp id="311" class="1004" name="stg_70_store_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="16" slack="0"/>
<pin id="313" dir="0" index="1" bw="16" slack="0"/>
<pin id="314" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_70/1 "/>
</bind>
</comp>

<comp id="316" class="1004" name="stg_71_store_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="16" slack="0"/>
<pin id="318" dir="0" index="1" bw="16" slack="0"/>
<pin id="319" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_71/1 "/>
</bind>
</comp>

<comp id="321" class="1004" name="stg_72_store_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="1" slack="0"/>
<pin id="323" dir="0" index="1" bw="16" slack="0"/>
<pin id="324" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_72/1 "/>
</bind>
</comp>

<comp id="326" class="1004" name="tmp_3_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="1" slack="0"/>
<pin id="328" dir="0" index="1" bw="5" slack="0"/>
<pin id="329" dir="0" index="2" bw="4" slack="0"/>
<pin id="330" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_3/3 "/>
</bind>
</comp>

<comp id="334" class="1004" name="units_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="5" slack="0"/>
<pin id="336" dir="0" index="1" bw="1" slack="0"/>
<pin id="337" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="units/3 "/>
</bind>
</comp>

<comp id="340" class="1004" name="i_index_load_load_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="16" slack="2"/>
<pin id="342" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_index_load/3 "/>
</bind>
</comp>

<comp id="344" class="1004" name="i_sample_load_load_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="16" slack="2"/>
<pin id="346" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_sample_load/3 "/>
</bind>
</comp>

<comp id="348" class="1004" name="tmp_i_fu_348">
<pin_list>
<pin id="349" dir="0" index="0" bw="16" slack="0"/>
<pin id="350" dir="0" index="1" bw="16" slack="2"/>
<pin id="351" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_i/3 "/>
</bind>
</comp>

<comp id="353" class="1004" name="tmp_i_16_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="16" slack="0"/>
<pin id="355" dir="0" index="1" bw="16" slack="2"/>
<pin id="356" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_i_16/3 "/>
</bind>
</comp>

<comp id="358" class="1004" name="finished_3_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="1" slack="0"/>
<pin id="360" dir="0" index="1" bw="1" slack="0"/>
<pin id="361" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="finished_3/3 "/>
</bind>
</comp>

<comp id="364" class="1004" name="tmp_1_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="5" slack="1"/>
<pin id="366" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_1/4 "/>
</bind>
</comp>

<comp id="369" class="1004" name="i_index_2_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="32" slack="0"/>
<pin id="371" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="i_index_2/6 "/>
</bind>
</comp>

<comp id="373" class="1004" name="i_sample_2_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="32" slack="0"/>
<pin id="375" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="i_sample_2/6 "/>
</bind>
</comp>

<comp id="377" class="1004" name="stg_100_store_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="16" slack="0"/>
<pin id="379" dir="0" index="1" bw="16" slack="5"/>
<pin id="380" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_100/6 "/>
</bind>
</comp>

<comp id="382" class="1004" name="stg_101_store_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="16" slack="0"/>
<pin id="384" dir="0" index="1" bw="16" slack="5"/>
<pin id="385" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_101/6 "/>
</bind>
</comp>

<comp id="387" class="1004" name="brmerge_demorgan_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="1" slack="0"/>
<pin id="389" dir="0" index="1" bw="1" slack="3"/>
<pin id="390" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="brmerge_demorgan/7 "/>
</bind>
</comp>

<comp id="392" class="1004" name="exitcond_fu_392">
<pin_list>
<pin id="393" dir="0" index="0" bw="5" slack="0"/>
<pin id="394" dir="0" index="1" bw="5" slack="2"/>
<pin id="395" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/8 "/>
</bind>
</comp>

<comp id="398" class="1004" name="k_2_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="5" slack="0"/>
<pin id="400" dir="0" index="1" bw="1" slack="0"/>
<pin id="401" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="k_2/8 "/>
</bind>
</comp>

<comp id="404" class="1004" name="tmp_2_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="5" slack="0"/>
<pin id="406" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_2/8 "/>
</bind>
</comp>

<comp id="409" class="1004" name="tmp_3_cast_fu_409">
<pin_list>
<pin id="410" dir="0" index="0" bw="1" slack="1"/>
<pin id="411" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_3_cast/8 "/>
</bind>
</comp>

<comp id="412" class="1004" name="tmp_5_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="1" slack="4"/>
<pin id="414" dir="0" index="1" bw="1" slack="0"/>
<pin id="415" dir="0" index="2" bw="16" slack="0"/>
<pin id="416" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_5/8 "/>
</bind>
</comp>

<comp id="419" class="1004" name="c_1_fu_419">
<pin_list>
<pin id="420" dir="0" index="0" bw="16" slack="0"/>
<pin id="421" dir="0" index="1" bw="1" slack="0"/>
<pin id="422" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="c_1/9 "/>
</bind>
</comp>

<comp id="425" class="1004" name="p_c_1_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="1" slack="0"/>
<pin id="427" dir="0" index="1" bw="16" slack="0"/>
<pin id="428" dir="0" index="2" bw="16" slack="0"/>
<pin id="429" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_c_1/9 "/>
</bind>
</comp>

<comp id="433" class="1004" name="stg_125_store_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="16" slack="0"/>
<pin id="435" dir="0" index="1" bw="16" slack="5"/>
<pin id="436" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="stg_125/9 "/>
</bind>
</comp>

<comp id="438" class="1004" name="p_0_cast_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="16" slack="0"/>
<pin id="440" dir="1" index="1" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_0_cast/10 "/>
</bind>
</comp>

<comp id="442" class="1005" name="c_reg_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="16" slack="0"/>
<pin id="444" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="c "/>
</bind>
</comp>

<comp id="449" class="1005" name="i_index_reg_449">
<pin_list>
<pin id="450" dir="0" index="0" bw="16" slack="0"/>
<pin id="451" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="i_index "/>
</bind>
</comp>

<comp id="456" class="1005" name="i_sample_reg_456">
<pin_list>
<pin id="457" dir="0" index="0" bw="16" slack="0"/>
<pin id="458" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="i_sample "/>
</bind>
</comp>

<comp id="463" class="1005" name="accept_read_reg_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="1" slack="2"/>
<pin id="465" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="accept_read "/>
</bind>
</comp>

<comp id="468" class="1005" name="stop_on_first_read_reg_468">
<pin_list>
<pin id="469" dir="0" index="0" bw="1" slack="2"/>
<pin id="470" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="stop_on_first_read "/>
</bind>
</comp>

<comp id="475" class="1005" name="end_sample_read_reg_475">
<pin_list>
<pin id="476" dir="0" index="0" bw="16" slack="2"/>
<pin id="477" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="end_sample_read "/>
</bind>
</comp>

<comp id="480" class="1005" name="end_index_read_reg_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="16" slack="2"/>
<pin id="482" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="end_index_read "/>
</bind>
</comp>

<comp id="485" class="1005" name="sample_length_read_reg_485">
<pin_list>
<pin id="486" dir="0" index="0" bw="16" slack="2"/>
<pin id="487" dir="1" index="1" bw="16" slack="2"/>
</pin_list>
<bind>
<opset="sample_length_read "/>
</bind>
</comp>

<comp id="491" class="1005" name="sample_buffer_length_read_reg_491">
<pin_list>
<pin id="492" dir="0" index="0" bw="32" slack="2"/>
<pin id="493" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="sample_buffer_length_read "/>
</bind>
</comp>

<comp id="499" class="1005" name="units_reg_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="5" slack="0"/>
<pin id="501" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="units "/>
</bind>
</comp>

<comp id="504" class="1005" name="i_index_load_reg_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="16" slack="1"/>
<pin id="506" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="i_index_load "/>
</bind>
</comp>

<comp id="510" class="1005" name="i_sample_load_reg_510">
<pin_list>
<pin id="511" dir="0" index="0" bw="16" slack="1"/>
<pin id="512" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="i_sample_load "/>
</bind>
</comp>

<comp id="516" class="1005" name="finished_3_reg_516">
<pin_list>
<pin id="517" dir="0" index="0" bw="1" slack="1"/>
<pin id="518" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="finished_3 "/>
</bind>
</comp>

<comp id="521" class="1005" name="stop_on_first_meet_reg_521">
<pin_list>
<pin id="522" dir="0" index="0" bw="1" slack="1"/>
<pin id="523" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="stop_on_first_meet "/>
</bind>
</comp>

<comp id="532" class="1005" name="k_2_reg_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="5" slack="0"/>
<pin id="534" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="k_2 "/>
</bind>
</comp>

<comp id="537" class="1005" name="result_addr_reg_537">
<pin_list>
<pin id="538" dir="0" index="0" bw="4" slack="1"/>
<pin id="539" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="result_addr "/>
</bind>
</comp>

<comp id="542" class="1005" name="tmp_5_reg_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="16" slack="1"/>
<pin id="544" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="109"><net_src comp="32" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="113"><net_src comp="32" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="117"><net_src comp="32" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="121"><net_src comp="32" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="125"><net_src comp="32" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="130"><net_src comp="42" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="131"><net_src comp="30" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="136"><net_src comp="42" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="137"><net_src comp="28" pin="0"/><net_sink comp="132" pin=1"/></net>

<net id="142"><net_src comp="44" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="143"><net_src comp="26" pin="0"/><net_sink comp="138" pin=1"/></net>

<net id="148"><net_src comp="44" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="149"><net_src comp="24" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="154"><net_src comp="44" pin="0"/><net_sink comp="150" pin=0"/></net>

<net id="155"><net_src comp="22" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="160"><net_src comp="44" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="161"><net_src comp="20" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="166"><net_src comp="44" pin="0"/><net_sink comp="162" pin=0"/></net>

<net id="167"><net_src comp="14" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="172"><net_src comp="46" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="173"><net_src comp="12" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="179"><net_src comp="96" pin="0"/><net_sink comp="174" pin=1"/></net>

<net id="184"><net_src comp="174" pin="3"/><net_sink comp="180" pin=0"/></net>

<net id="190"><net_src comp="96" pin="0"/><net_sink comp="185" pin=1"/></net>

<net id="195"><net_src comp="185" pin="3"/><net_sink comp="191" pin=0"/></net>

<net id="199"><net_src comp="72" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="206"><net_src comp="196" pin="1"/><net_sink comp="200" pin=0"/></net>

<net id="207"><net_src comp="200" pin="4"/><net_sink comp="196" pin=0"/></net>

<net id="211"><net_src comp="84" pin="0"/><net_sink comp="208" pin=0"/></net>

<net id="218"><net_src comp="208" pin="1"/><net_sink comp="212" pin=0"/></net>

<net id="219"><net_src comp="212" pin="4"/><net_sink comp="208" pin=0"/></net>

<net id="223"><net_src comp="72" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="230"><net_src comp="196" pin="1"/><net_sink comp="224" pin=0"/></net>

<net id="231"><net_src comp="220" pin="1"/><net_sink comp="224" pin=2"/></net>

<net id="232"><net_src comp="224" pin="4"/><net_sink comp="220" pin=0"/></net>

<net id="236"><net_src comp="233" pin="1"/><net_sink comp="200" pin=2"/></net>

<net id="243"><net_src comp="220" pin="1"/><net_sink comp="237" pin=0"/></net>

<net id="244"><net_src comp="237" pin="4"/><net_sink comp="233" pin=0"/></net>

<net id="248"><net_src comp="84" pin="0"/><net_sink comp="245" pin=0"/></net>

<net id="255"><net_src comp="245" pin="1"/><net_sink comp="249" pin=2"/></net>

<net id="259"><net_src comp="104" pin="0"/><net_sink comp="256" pin=0"/></net>

<net id="266"><net_src comp="256" pin="1"/><net_sink comp="260" pin=2"/></net>

<net id="282"><net_src comp="94" pin="0"/><net_sink comp="268" pin=0"/></net>

<net id="283"><net_src comp="0" pin="0"/><net_sink comp="268" pin=1"/></net>

<net id="284"><net_src comp="2" pin="0"/><net_sink comp="268" pin=2"/></net>

<net id="285"><net_src comp="4" pin="0"/><net_sink comp="268" pin=3"/></net>

<net id="286"><net_src comp="8" pin="0"/><net_sink comp="268" pin=4"/></net>

<net id="287"><net_src comp="10" pin="0"/><net_sink comp="268" pin=5"/></net>

<net id="288"><net_src comp="212" pin="4"/><net_sink comp="268" pin=10"/></net>

<net id="295"><net_src comp="98" pin="0"/><net_sink comp="289" pin=0"/></net>

<net id="296"><net_src comp="16" pin="0"/><net_sink comp="289" pin=1"/></net>

<net id="305"><net_src comp="297" pin="6"/><net_sink comp="180" pin=1"/></net>

<net id="306"><net_src comp="92" pin="0"/><net_sink comp="297" pin=0"/></net>

<net id="307"><net_src comp="16" pin="0"/><net_sink comp="297" pin=3"/></net>

<net id="315"><net_src comp="150" pin="2"/><net_sink comp="311" pin=0"/></net>

<net id="320"><net_src comp="156" pin="2"/><net_sink comp="316" pin=0"/></net>

<net id="325"><net_src comp="70" pin="0"/><net_sink comp="321" pin=0"/></net>

<net id="331"><net_src comp="86" pin="0"/><net_sink comp="326" pin=0"/></net>

<net id="332"><net_src comp="212" pin="4"/><net_sink comp="326" pin=1"/></net>

<net id="333"><net_src comp="88" pin="0"/><net_sink comp="326" pin=2"/></net>

<net id="338"><net_src comp="212" pin="4"/><net_sink comp="334" pin=0"/></net>

<net id="339"><net_src comp="90" pin="0"/><net_sink comp="334" pin=1"/></net>

<net id="343"><net_src comp="340" pin="1"/><net_sink comp="297" pin=1"/></net>

<net id="347"><net_src comp="344" pin="1"/><net_sink comp="297" pin=2"/></net>

<net id="352"><net_src comp="344" pin="1"/><net_sink comp="348" pin=0"/></net>

<net id="357"><net_src comp="340" pin="1"/><net_sink comp="353" pin=0"/></net>

<net id="362"><net_src comp="348" pin="2"/><net_sink comp="358" pin=0"/></net>

<net id="363"><net_src comp="353" pin="2"/><net_sink comp="358" pin=1"/></net>

<net id="367"><net_src comp="208" pin="1"/><net_sink comp="364" pin=0"/></net>

<net id="368"><net_src comp="364" pin="1"/><net_sink comp="174" pin=2"/></net>

<net id="372"><net_src comp="289" pin="4"/><net_sink comp="369" pin=0"/></net>

<net id="376"><net_src comp="289" pin="4"/><net_sink comp="373" pin=0"/></net>

<net id="381"><net_src comp="373" pin="1"/><net_sink comp="377" pin=0"/></net>

<net id="386"><net_src comp="369" pin="1"/><net_sink comp="382" pin=0"/></net>

<net id="391"><net_src comp="268" pin="12"/><net_sink comp="387" pin=0"/></net>

<net id="396"><net_src comp="249" pin="4"/><net_sink comp="392" pin=0"/></net>

<net id="397"><net_src comp="208" pin="1"/><net_sink comp="392" pin=1"/></net>

<net id="402"><net_src comp="249" pin="4"/><net_sink comp="398" pin=0"/></net>

<net id="403"><net_src comp="90" pin="0"/><net_sink comp="398" pin=1"/></net>

<net id="407"><net_src comp="249" pin="4"/><net_sink comp="404" pin=0"/></net>

<net id="408"><net_src comp="404" pin="1"/><net_sink comp="185" pin=2"/></net>

<net id="417"><net_src comp="409" pin="1"/><net_sink comp="412" pin=1"/></net>

<net id="418"><net_src comp="308" pin="1"/><net_sink comp="412" pin=2"/></net>

<net id="423"><net_src comp="308" pin="1"/><net_sink comp="419" pin=0"/></net>

<net id="424"><net_src comp="104" pin="0"/><net_sink comp="419" pin=1"/></net>

<net id="430"><net_src comp="191" pin="2"/><net_sink comp="425" pin=0"/></net>

<net id="431"><net_src comp="419" pin="2"/><net_sink comp="425" pin=1"/></net>

<net id="432"><net_src comp="308" pin="1"/><net_sink comp="425" pin=2"/></net>

<net id="437"><net_src comp="425" pin="3"/><net_sink comp="433" pin=0"/></net>

<net id="441"><net_src comp="260" pin="4"/><net_sink comp="438" pin=0"/></net>

<net id="445"><net_src comp="106" pin="1"/><net_sink comp="442" pin=0"/></net>

<net id="446"><net_src comp="442" pin="1"/><net_sink comp="321" pin=1"/></net>

<net id="447"><net_src comp="442" pin="1"/><net_sink comp="308" pin=0"/></net>

<net id="448"><net_src comp="442" pin="1"/><net_sink comp="433" pin=1"/></net>

<net id="452"><net_src comp="110" pin="1"/><net_sink comp="449" pin=0"/></net>

<net id="453"><net_src comp="449" pin="1"/><net_sink comp="316" pin=1"/></net>

<net id="454"><net_src comp="449" pin="1"/><net_sink comp="340" pin=0"/></net>

<net id="455"><net_src comp="449" pin="1"/><net_sink comp="382" pin=1"/></net>

<net id="459"><net_src comp="114" pin="1"/><net_sink comp="456" pin=0"/></net>

<net id="460"><net_src comp="456" pin="1"/><net_sink comp="311" pin=1"/></net>

<net id="461"><net_src comp="456" pin="1"/><net_sink comp="344" pin=0"/></net>

<net id="462"><net_src comp="456" pin="1"/><net_sink comp="377" pin=1"/></net>

<net id="466"><net_src comp="126" pin="2"/><net_sink comp="463" pin=0"/></net>

<net id="467"><net_src comp="463" pin="1"/><net_sink comp="268" pin=9"/></net>

<net id="471"><net_src comp="132" pin="2"/><net_sink comp="468" pin=0"/></net>

<net id="472"><net_src comp="468" pin="1"/><net_sink comp="268" pin=8"/></net>

<net id="473"><net_src comp="468" pin="1"/><net_sink comp="387" pin=1"/></net>

<net id="474"><net_src comp="468" pin="1"/><net_sink comp="412" pin=0"/></net>

<net id="478"><net_src comp="138" pin="2"/><net_sink comp="475" pin=0"/></net>

<net id="479"><net_src comp="475" pin="1"/><net_sink comp="348" pin=1"/></net>

<net id="483"><net_src comp="144" pin="2"/><net_sink comp="480" pin=0"/></net>

<net id="484"><net_src comp="480" pin="1"/><net_sink comp="353" pin=1"/></net>

<net id="488"><net_src comp="162" pin="2"/><net_sink comp="485" pin=0"/></net>

<net id="489"><net_src comp="485" pin="1"/><net_sink comp="297" pin=5"/></net>

<net id="490"><net_src comp="485" pin="1"/><net_sink comp="268" pin=6"/></net>

<net id="494"><net_src comp="168" pin="2"/><net_sink comp="491" pin=0"/></net>

<net id="495"><net_src comp="491" pin="1"/><net_sink comp="297" pin=4"/></net>

<net id="502"><net_src comp="334" pin="2"/><net_sink comp="499" pin=0"/></net>

<net id="503"><net_src comp="499" pin="1"/><net_sink comp="212" pin=2"/></net>

<net id="507"><net_src comp="340" pin="1"/><net_sink comp="504" pin=0"/></net>

<net id="508"><net_src comp="504" pin="1"/><net_sink comp="297" pin=1"/></net>

<net id="509"><net_src comp="504" pin="1"/><net_sink comp="289" pin=2"/></net>

<net id="513"><net_src comp="344" pin="1"/><net_sink comp="510" pin=0"/></net>

<net id="514"><net_src comp="510" pin="1"/><net_sink comp="297" pin=2"/></net>

<net id="515"><net_src comp="510" pin="1"/><net_sink comp="289" pin=3"/></net>

<net id="519"><net_src comp="358" pin="2"/><net_sink comp="516" pin=0"/></net>

<net id="520"><net_src comp="516" pin="1"/><net_sink comp="237" pin=2"/></net>

<net id="524"><net_src comp="268" pin="12"/><net_sink comp="521" pin=0"/></net>

<net id="525"><net_src comp="521" pin="1"/><net_sink comp="409" pin=0"/></net>

<net id="535"><net_src comp="398" pin="2"/><net_sink comp="532" pin=0"/></net>

<net id="536"><net_src comp="532" pin="1"/><net_sink comp="249" pin=0"/></net>

<net id="540"><net_src comp="185" pin="3"/><net_sink comp="537" pin=0"/></net>

<net id="541"><net_src comp="537" pin="1"/><net_sink comp="191" pin=0"/></net>

<net id="545"><net_src comp="412" pin="3"/><net_sink comp="542" pin=0"/></net>

<net id="546"><net_src comp="542" pin="1"/><net_sink comp="260" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
  - Chain level:
	State 1
		stg_72 : 1
	State 2
	State 3
		tmp_3 : 1
		units : 1
		stg_82 : 2
		tmp_i : 1
		tmp_i_16 : 1
		finished_3 : 2
		stg_89 : 2
		offset : 1
		stop_on_first_meet : 1
	State 4
		start_indices_addr : 1
		stg_95 : 2
	State 5
	State 6
		i_index_2 : 1
		i_sample_2 : 1
		stg_100 : 2
		stg_101 : 2
	State 7
		brmerge_demorgan : 1
		stg_106 : 1
	State 8
		exitcond : 1
		k_2 : 1
		stg_111 : 2
		tmp_2 : 1
		result_addr : 2
		result_load : 3
		tmp_5 : 1
	State 9
		c_1 : 1
		p_c_1 : 2
		stg_125 : 3
	State 10
		p_0_cast : 1
		stg_129 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------------|---------|---------|---------|---------|
| Operation|            Functional Unit            |   BRAM  |  Delay  |    FF   |   LUT   |
|----------|---------------------------------------|---------|---------|---------|---------|
|          |   grp_nfa_accept_sample_multi_fu_268  |    12   | 106.317 |   5318  |   1235  |
|   call   |    grp_sample_iterator_next_fu_289    |    0    |  1.285  |    88   |   142   |
|          | grp_sample_iterator_get_offset_fu_297 |    0    |  1.285  |    96   |    56   |
|----------|---------------------------------------|---------|---------|---------|---------|
|  select  |              tmp_5_fu_412             |    0    |    0    |    0    |    16   |
|          |              p_c_1_fu_425             |    0    |    0    |    0    |    16   |
|----------|---------------------------------------|---------|---------|---------|---------|
|          |              units_fu_334             |    0    |    0    |    0    |    5    |
|    add   |               k_2_fu_398              |    0    |    0    |    0    |    5    |
|          |               c_1_fu_419              |    0    |    0    |    0    |    16   |
|----------|---------------------------------------|---------|---------|---------|---------|
|          |              tmp_i_fu_348             |    0    |    0    |    0    |    6    |
|   icmp   |            tmp_i_16_fu_353            |    0    |    0    |    0    |    6    |
|          |            exitcond_fu_392            |    0    |    0    |    0    |    2    |
|----------|---------------------------------------|---------|---------|---------|---------|
|    and   |           finished_3_fu_358           |    0    |    0    |    0    |    1    |
|          |        brmerge_demorgan_fu_387        |    0    |    0    |    0    |    1    |
|----------|---------------------------------------|---------|---------|---------|---------|
|          |        accept_read_read_fu_126        |    0    |    0    |    0    |    0    |
|          |     stop_on_first_read_read_fu_132    |    0    |    0    |    0    |    0    |
|          |      end_sample_read_read_fu_138      |    0    |    0    |    0    |    0    |
|   read   |       end_index_read_read_fu_144      |    0    |    0    |    0    |    0    |
|          |         i_sample_1_read_fu_150        |    0    |    0    |    0    |    0    |
|          |         i_index_1_read_fu_156         |    0    |    0    |    0    |    0    |
|          |     sample_length_read_read_fu_162    |    0    |    0    |    0    |    0    |
|          | sample_buffer_length_read_read_fu_168 |    0    |    0    |    0    |    0    |
|----------|---------------------------------------|---------|---------|---------|---------|
| bitselect|              tmp_3_fu_326             |    0    |    0    |    0    |    0    |
|----------|---------------------------------------|---------|---------|---------|---------|
|          |              tmp_1_fu_364             |    0    |    0    |    0    |    0    |
|   zext   |              tmp_2_fu_404             |    0    |    0    |    0    |    0    |
|          |           tmp_3_cast_fu_409           |    0    |    0    |    0    |    0    |
|          |            p_0_cast_fu_438            |    0    |    0    |    0    |    0    |
|----------|---------------------------------------|---------|---------|---------|---------|
|extractvalue|            i_index_2_fu_369           |    0    |    0    |    0    |    0    |
|          |           i_sample_2_fu_373           |    0    |    0    |    0    |    0    |
|----------|---------------------------------------|---------|---------|---------|---------|
|   Total  |                                       |    12   | 108.887 |   5502  |   1507  |
|----------|---------------------------------------|---------|---------|---------|---------|

Memories:
+-------------+--------+--------+--------+
|             |  BRAM  |   FF   |   LUT  |
+-------------+--------+--------+--------+
|    result   |    0   |    2   |    3   |
|start_indices|    0   |   64   |   86   |
+-------------+--------+--------+--------+
|    Total    |    0   |   66   |   89   |
+-------------+--------+--------+--------+

* Register list:
+---------------------------------+--------+
|                                 |   FF   |
+---------------------------------+--------+
|       accept_read_reg_463       |    1   |
|            c_reg_442            |   16   |
|      end_index_read_reg_480     |   16   |
|     end_sample_read_reg_475     |   16   |
|        finished_1_reg_220       |    1   |
|        finished_2_reg_233       |    1   |
|        finished_3_reg_516       |    1   |
|         finished_reg_196        |    1   |
|       i_index_load_reg_504      |   16   |
|         i_index_reg_449         |   16   |
|      i_sample_load_reg_510      |   16   |
|         i_sample_reg_456        |   16   |
|        indvars_iv_reg_208       |    5   |
|           k_1_reg_245           |    5   |
|           k_2_reg_532           |    5   |
|           p_0_reg_256           |   16   |
|       result_addr_reg_537       |    4   |
|sample_buffer_length_read_reg_491|   32   |
|    sample_length_read_reg_485   |   16   |
|    stop_on_first_meet_reg_521   |    1   |
|    stop_on_first_read_reg_468   |    1   |
|          tmp_5_reg_542          |   16   |
|          units_reg_499          |    5   |
+---------------------------------+--------+
|              Total              |   223  |
+---------------------------------+--------+

* Multiplexer (MUX) list: 
|---------------------------------------|------|------|------|--------||---------||---------|
|                  Comp                 |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|---------------------------------------|------|------|------|--------||---------||---------|
|           grp_access_fu_191           |  p0  |   2  |   4  |    8   ||    4    |
|            finished_reg_196           |  p0  |   2  |   1  |    2   ||    1    |
|           indvars_iv_reg_208          |  p0  |   2  |   5  |   10   ||    5    |
|           finished_1_reg_220          |  p0  |   2  |   1  |    2   ||    1    |
| grp_sample_iterator_get_offset_fu_297 |  p1  |   2  |  16  |   32   ||    16   |
| grp_sample_iterator_get_offset_fu_297 |  p2  |   2  |  16  |   32   ||    16   |
|---------------------------------------|------|------|------|--------||---------||---------|
|                 Total                 |      |      |      |   86   || 5.43225 ||    43   |
|---------------------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   12   |   108  |  5502  |  1507  |
|   Memory  |    0   |    -   |   66   |   89   |
|Multiplexer|    -   |    5   |    -   |   43   |
|  Register |    -   |    -   |   223  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   12   |   114  |  5791  |  1639  |
+-----------+--------+--------+--------+--------+
