// Seed: 114154114
`timescale 1ps / 1ps
module module_0 (
    output id_0,
    output id_1,
    input logic id_2,
    output id_3,
    input logic id_4
);
  assign id_3 = id_4;
endmodule
