{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1503549303841 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1503549303841 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Aug 23 21:35:03 2017 " "Processing started: Wed Aug 23 21:35:03 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1503549303841 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503549303841 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SIWO -c SIWO " "Command: quartus_map --read_settings_files=on --write_settings_files=off SIWO -c SIWO" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503549303841 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1503549304747 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1503549304747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/josegz-alpha/desktop/siwo/architecture/registerfile.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/josegz-alpha/desktop/siwo/architecture/registerfile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 registerFile " "Found entity 1: registerFile" {  } { { "../registerFile.sv" "" { Text "C:/Users/JoseGZ-Alpha/Desktop/SIWO/architecture/registerFile.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503549320731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503549320731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/josegz-alpha/desktop/siwo/architecture/instructionfetch.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/josegz-alpha/desktop/siwo/architecture/instructionfetch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 instructionFetch " "Found entity 1: instructionFetch" {  } { { "../instructionFetch.sv" "" { Text "C:/Users/JoseGZ-Alpha/Desktop/SIWO/architecture/instructionFetch.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503549320731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503549320731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/josegz-alpha/desktop/siwo/architecture/definitions.sv 1 0 " "Found 1 design units, including 0 entities, in source file /users/josegz-alpha/desktop/siwo/architecture/definitions.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 definitions (SystemVerilog) " "Found design unit 1: definitions (SystemVerilog)" {  } { { "../definitions.sv" "" { Text "C:/Users/JoseGZ-Alpha/Desktop/SIWO/architecture/definitions.sv" 1 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503549320747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503549320747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/josegz-alpha/desktop/siwo/architecture/datamemory.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/josegz-alpha/desktop/siwo/architecture/datamemory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dataMemory " "Found entity 1: dataMemory" {  } { { "../dataMemory.sv" "" { Text "C:/Users/JoseGZ-Alpha/Desktop/SIWO/architecture/dataMemory.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503549320747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503549320747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/josegz-alpha/desktop/siwo/architecture/controlunit.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/josegz-alpha/desktop/siwo/architecture/controlunit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 controlUnit " "Found entity 1: controlUnit" {  } { { "../controlUnit.sv" "" { Text "C:/Users/JoseGZ-Alpha/Desktop/SIWO/architecture/controlUnit.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503549320747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503549320747 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/josegz-alpha/desktop/siwo/architecture/arithmeticlogicunit.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/josegz-alpha/desktop/siwo/architecture/arithmeticlogicunit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 arithmeticLogicUnit " "Found entity 1: arithmeticLogicUnit" {  } { { "../arithmeticLogicUnit.sv" "" { Text "C:/Users/JoseGZ-Alpha/Desktop/SIWO/architecture/arithmeticLogicUnit.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1503549320763 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1503549320763 ""}
{ "Error" "ESGN_TOP_ENTITY_IS_MISSING" "SIWO " "Top-level design entity \"SIWO\" is undefined" {  } {  } 0 12007 "Top-level design entity \"%1!s!\" is undefined" 0 0 "Analysis & Synthesis" 0 -1 1503549320856 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "657 " "Peak virtual memory: 657 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1503549320997 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Aug 23 21:35:20 2017 " "Processing ended: Wed Aug 23 21:35:20 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1503549320997 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1503549320997 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:40 " "Total CPU time (on all processors): 00:00:40" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1503549320997 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1503549320997 ""}
