
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 25000000
Simulation Instructions: 25000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 8588881920 num_ppages: 2096895
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs /home/ravi/ACA/pa2-race-of-prefetchers-random/Traces/603.bwaves_s-1740B.champsimtrace.xz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
cpu0_L2C IP-based stride prefetcher
WARNING: The extended signature CACHE::prefetch_line(ip, base_addr, pf_addr, fill_this_level, prefetch_metadata) is deprecated.
WARNING: Use CACHE::prefetch_line(pf_addr, fill_this_level, prefetch_metadata) instead.
Heartbeat CPU 0 instructions: 10000001 cycles: 3642288 heartbeat IPC: 2.74553 cumulative IPC: 2.74553 (Simulation time: 0 hr 1 min 4 sec) 
Heartbeat CPU 0 instructions: 20000001 cycles: 7284434 heartbeat IPC: 2.74563 cumulative IPC: 2.74558 (Simulation time: 0 hr 2 min 8 sec) 

Warmup complete CPU 0 instructions: 25000001 cycles: 9105488 (Simulation time: 0 hr 2 min 51 sec) 

Heartbeat CPU 0 instructions: 30000003 cycles: 23585299 heartbeat IPC: 0.613464 cumulative IPC: 0.345309 (Simulation time: 0 hr 4 min 54 sec) 
Heartbeat CPU 0 instructions: 40000001 cycles: 52537777 heartbeat IPC: 0.345394 cumulative IPC: 0.345365 (Simulation time: 0 hr 8 min 5 sec) 
Heartbeat CPU 0 instructions: 50000001 cycles: 81484571 heartbeat IPC: 0.345461 cumulative IPC: 0.345404 (Simulation time: 0 hr 10 min 28 sec) 
Finished CPU 0 instructions: 25000000 cycles: 72379083 cumulative IPC: 0.345404 (Simulation time: 0 hr 10 min 28 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.345404 instructions: 25000000 cycles: 72379083
cpu0_DTLB TOTAL     ACCESS:    7858412  HIT:    7829223  MISS:      29189
cpu0_DTLB LOAD      ACCESS:    7302905  HIT:    7278575  MISS:      24330
cpu0_DTLB RFO       ACCESS:     555507  HIT:     550648  MISS:       4859
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 73.7493 cycles
cpu0_ITLB TOTAL     ACCESS:    2204151  HIT:    2204151  MISS:          0
cpu0_ITLB LOAD      ACCESS:    2204151  HIT:    2204151  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:      29189  HIT:      21765  MISS:       7424
cpu0_STLB LOAD      ACCESS:      24330  HIT:      17096  MISS:       7234
cpu0_STLB RFO       ACCESS:       4859  HIT:       4669  MISS:        190
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 253.787 cycles
cpu0_L1D TOTAL     ACCESS:    7901959  HIT:    7401707  MISS:     500252
cpu0_L1D LOAD      ACCESS:    6505687  HIT:    6018060  MISS:     487627
cpu0_L1D RFO       ACCESS:    1388848  HIT:    1376667  MISS:      12181
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:       7424  HIT:       6980  MISS:        444
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 1169.11 cycles
cpu0_L2C TOTAL     ACCESS:    2343716  HIT:    1812800  MISS:     530916
cpu0_L2C LOAD      ACCESS:     487627  HIT:      24362  MISS:     463265
cpu0_L2C RFO       ACCESS:      12181  HIT:          0  MISS:      12181
cpu0_L2C PREFETCH  ACCESS:    1831097  HIT:    1775645  MISS:      55452
cpu0_L2C WRITEBACK ACCESS:      12367  HIT:      12367  MISS:          0
cpu0_L2C TRANSLATION ACCESS:        444  HIT:        426  MISS:         18
cpu0_L2C PREFETCH  REQUESTED:    2253534  ISSUED:    2024728  USEFUL:      55395  USELESS:         66
cpu0_L2C AVERAGE MISS LATENCY: 1167.76 cycles
LLC TOTAL     ACCESS:     729277  HIT:     188032  MISS:     541245
LLC LOAD      ACCESS:     463265  HIT:        390  MISS:     462875
LLC RFO       ACCESS:      12181  HIT:          0  MISS:      12181
LLC PREFETCH  ACCESS:     241616  HIT:     175447  MISS:      66169
LLC WRITEBACK ACCESS:      12197  HIT:      12193  MISS:          4
LLC TRANSLATION ACCESS:         18  HIT:          2  MISS:         16
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 1284.21 cycles

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:       5333  ROW_BUFFER_MISS:     535908
 DBUS AVG_CONGESTED_CYCLE:    3.99921
 WQ ROW_BUFFER_HIT:       2612  ROW_BUFFER_MISS:       9884  FULL:          0


CPU 0 Branch Prediction Accuracy: 62.4635% MPKI: 9.3696 Average ROB Occupancy at Mispredict: 291.177
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 9.3696
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

