module ALU(input [1:0] a,b, s, output [1:0] y);
	
	logic res_suma, res_resta, res_or, res_and;
	
	andOP and_inst(a, b, res_and);
	orOP or_inst(a, b, res_or);
	fulladder2Bits fulladder_inst(a, b, res_suma);
	subtractor2Bits subtractor_inst(a, b, res_resta);
	
	mux8a2 mux_inst(res_and, res_or, res_suma, res_resta, s, y);
	
endmodule