library ieee;
use ieee.std_logic_1164.all;

entity d_ff_8bits is
	port(
		iA, iB : in  std_logic;
		iC, iD : in  std_logic;
		Clk, R : in  std_logic;
		Q, nQ	 : out std_logic_vector(3 downto 0)
	);
end d_ff_8bits;

architecture Behavioral of d_ff_8bits is

	component d_ff_2bits is
		port(
			iA, iB : in  std_logic;
			Clk, R : in  std_logic;
			Q, nQ	 : out std_logic_vector(1 downto 0)
		);
	end component;

begin

	ff0: d_ff_2bits port map(
		iA    => iA,
		iB    => iB,
		R     => R,
		Clk   => Clk,
		Q(1)  => Q(3),
		Q(0)  => Q(2),
		nQ(1) => nQ(3),
		nQ(0) => nQ(2)
	);
	
	ff1: d_ff_2bits port map(
		iA    => iC,
		iB    => iD,
		R     => R,
		Clk   => Clk,
		Q(1)  => Q(1),
		Q(0)  => Q(0),
		nQ(1) => nQ(1),
		nQ(0) => nQ(0)
	);


end Behavioral;