
==========================================================================
global place report_tns
--------------------------------------------------------------------------
tns -212.29

==========================================================================
global place report_wns
--------------------------------------------------------------------------
wns -0.36

==========================================================================
global place report_worst_slack
--------------------------------------------------------------------------
worst slack -0.36

==========================================================================
global place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by core_clock)
Endpoint: cs_registers_i.u_dscratch0_csr.rdata_q[24]$_DFFE_PN0P_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.44    0.44 ^ input external delay
  1658 3503.96    0.00    0.00    0.44 ^ rst_ni (in)
                                         rst_ni (net)
                  0.60    0.49    0.93 ^ cs_registers_i.u_dscratch0_csr.rdata_q[24]$_DFFE_PN0P_/RN (DFFR_X1)
                                  0.93   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ cs_registers_i.u_dscratch0_csr.rdata_q[24]$_DFFE_PN0P_/CK (DFFR_X1)
                          0.93    0.93   library removal time
                                  0.93   data required time
-----------------------------------------------------------------------------
                                  0.93   data required time
                                 -0.93   data arrival time
-----------------------------------------------------------------------------
                                  0.00   slack (VIOLATED)


Startpoint: core_clock_gate_i.en_latch$_DLATCH_N_
            (negative level-sensitive latch clocked by core_clock)
Endpoint: _29919_ (rising clock gating-check end-point clocked by core_clock)
Path Group: gated clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    1.10    1.10   clock core_clock (fall edge)
                          0.00    1.10   clock network delay (ideal)
                  0.00    0.00    1.10 v core_clock_gate_i.en_latch$_DLATCH_N_/GN (DLL_X1)
     1    0.99    0.01    0.04    1.14 ^ core_clock_gate_i.en_latch$_DLATCH_N_/Q (DLL_X1)
                                         core_clock_gate_i.en_latch (net)
                  0.01    0.00    1.14 ^ _29919_/A2 (AND2_X1)
                                  1.14   data arrival time

                  0.00    1.10    1.10   clock core_clock (fall edge)
                          0.00    1.10   clock network delay (ideal)
                          0.00    1.10   clock reconvergence pessimism
                                  1.10 v _29919_/A1 (AND2_X1)
                          0.00    1.10   clock gating hold time
                                  1.10   data required time
-----------------------------------------------------------------------------
                                  1.10   data required time
                                 -1.14   data arrival time
-----------------------------------------------------------------------------
                                  0.04   slack (MET)


Startpoint: cs_registers_i.u_dcsr_csr.rdata_q[2]$_DFFE_PN0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: cs_registers_i.u_dcsr_csr.rdata_q[8]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ cs_registers_i.u_dcsr_csr.rdata_q[2]$_DFFE_PN0P_/CK (DFFR_X1)
     2    3.94    0.01    0.07    0.07 ^ cs_registers_i.u_dcsr_csr.rdata_q[2]$_DFFE_PN0P_/QN (DFFR_X1)
                                         _01164_ (net)
                  0.01    0.00    0.07 ^ _28337_/A1 (OAI22_X1)
     1    1.09    0.01    0.01    0.08 v _28337_/ZN (OAI22_X1)
                                         _02831_ (net)
                  0.01    0.00    0.08 v cs_registers_i.u_dcsr_csr.rdata_q[8]$_DFFE_PN0P_/D (DFFR_X1)
                                  0.08   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ cs_registers_i.u_dcsr_csr.rdata_q[8]$_DFFE_PN0P_/CK (DFFR_X1)
                          0.00    0.00   library hold time
                                  0.00   data required time
-----------------------------------------------------------------------------
                                  0.00   data required time
                                 -0.08   data arrival time
-----------------------------------------------------------------------------
                                  0.08   slack (MET)



==========================================================================
global place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by core_clock)
Endpoint: cs_registers_i.u_dscratch0_csr.rdata_q[24]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.44    0.44 ^ input external delay
  1658 3503.96    0.00    0.00    0.44 ^ rst_ni (in)
                                         rst_ni (net)
                  0.60    0.49    0.93 ^ cs_registers_i.u_dscratch0_csr.rdata_q[24]$_DFFE_PN0P_/RN (DFFR_X1)
                                  0.93   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ cs_registers_i.u_dscratch0_csr.rdata_q[24]$_DFFE_PN0P_/CK (DFFR_X1)
                         -0.08    2.12   library recovery time
                                  2.12   data required time
-----------------------------------------------------------------------------
                                  2.12   data required time
                                 -0.93   data arrival time
-----------------------------------------------------------------------------
                                  1.19   slack (MET)


Startpoint: core_clock_gate_i.en_latch$_DLATCH_N_
            (negative level-sensitive latch clocked by core_clock)
Endpoint: _29919_ (rising clock gating-check end-point clocked by core_clock)
Path Group: gated clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    1.10    1.10   clock core_clock (fall edge)
                          0.00    1.10   clock network delay (ideal)
                  0.00    0.00    1.10 v core_clock_gate_i.en_latch$_DLATCH_N_/GN (DLL_X1)
     1    0.91    0.01    0.07    1.17 v core_clock_gate_i.en_latch$_DLATCH_N_/Q (DLL_X1)
                                         core_clock_gate_i.en_latch (net)
                  0.01    0.00    1.17 v _29919_/A2 (AND2_X1)
                                  1.17   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ _29919_/A1 (AND2_X1)
                          0.00    2.20   clock gating setup time
                                  2.20   data required time
-----------------------------------------------------------------------------
                                  2.20   data required time
                                 -1.17   data arrival time
-----------------------------------------------------------------------------
                                  1.03   slack (MET)


Startpoint: if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[220]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_/CK (DFF_X1)
     1    3.64    0.01    0.09    0.09 ^ if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_/Q (DFF_X1)
                                         gen_regfile_ff.register_file_i.raddr_b_i[1] (net)
                  0.01    0.00    0.09 ^ _16515_/A (BUF_X4)
     4   19.40    0.01    0.03    0.12 ^ _16515_/Z (BUF_X4)
                                         _10699_ (net)
                  0.01    0.00    0.12 ^ _16516_/A (BUF_X16)
    10   38.58    0.01    0.02    0.14 ^ _16516_/Z (BUF_X16)
                                         _10700_ (net)
                  0.01    0.00    0.14 ^ _16517_/A (BUF_X16)
    10   58.03    0.01    0.02    0.17 ^ _16517_/Z (BUF_X16)
                                         _10701_ (net)
                  0.01    0.00    0.17 ^ _16518_/A (BUF_X32)
    10   46.84    0.01    0.02    0.19 ^ _16518_/Z (BUF_X32)
                                         _10702_ (net)
                  0.01    0.01    0.20 ^ _16519_/A (BUF_X16)
    10   34.35    0.01    0.02    0.22 ^ _16519_/Z (BUF_X16)
                                         _10703_ (net)
                  0.01    0.01    0.23 ^ _16520_/A (BUF_X8)
    10   29.73    0.01    0.03    0.25 ^ _16520_/Z (BUF_X8)
                                         _10704_ (net)
                  0.01    0.00    0.25 ^ _16566_/A (BUF_X4)
    19   48.97    0.03    0.04    0.30 ^ _16566_/Z (BUF_X4)
                                         _10750_ (net)
                  0.03    0.01    0.31 ^ _18246_/A (BUF_X1)
    10   27.01    0.06    0.09    0.40 ^ _18246_/Z (BUF_X1)
                                         _12363_ (net)
                  0.06    0.00    0.40 ^ _18247_/A (BUF_X1)
    10   29.03    0.07    0.10    0.49 ^ _18247_/Z (BUF_X1)
                                         _12364_ (net)
                  0.07    0.00    0.50 ^ _18354_/S (MUX2_X1)
     1    1.19    0.01    0.06    0.56 v _18354_/Z (MUX2_X1)
                                         _12469_ (net)
                  0.01    0.00    0.56 v _18355_/B (MUX2_X1)
     1    2.63    0.01    0.06    0.62 v _18355_/Z (MUX2_X1)
                                         _12470_ (net)
                  0.01    0.00    0.62 v _18356_/B (MUX2_X1)
     1    1.04    0.01    0.06    0.68 v _18356_/Z (MUX2_X1)
                                         _12471_ (net)
                  0.01    0.00    0.68 v _18357_/B (MUX2_X1)
     1    2.82    0.01    0.06    0.74 v _18357_/Z (MUX2_X1)
                                         _12472_ (net)
                  0.01    0.00    0.74 v _18358_/B1 (AOI21_X1)
     8   35.64    0.17    0.19    0.93 ^ _18358_/ZN (AOI21_X1)
                                         _12473_ (net)
                  0.17    0.02    0.94 ^ _20581_/A1 (AND2_X1)
     1    1.70    0.01    0.05    1.00 ^ _20581_/ZN (AND2_X1)
                                         _03899_ (net)
                  0.01    0.00    1.00 ^ _20582_/A (AOI21_X1)
     2    2.60    0.03    0.02    1.01 v _20582_/ZN (AOI21_X1)
                                         _03900_ (net)
                  0.03    0.00    1.01 v _20603_/A (INV_X1)
     7   18.30    0.04    0.06    1.07 ^ _20603_/ZN (INV_X1)
                                         _03911_ (net)
                  0.04    0.00    1.07 ^ _20604_/A2 (NAND2_X1)
     1    3.45    0.02    0.02    1.10 v _20604_/ZN (NAND2_X1)
                                         _14828_ (net)
                  0.02    0.00    1.10 v _30153_/B (FA_X1)
     1    3.09    0.01    0.08    1.18 v _30153_/CO (FA_X1)
                                         _14830_ (net)
                  0.01    0.00    1.18 v _30168_/CI (FA_X1)
     1    1.81    0.01    0.11    1.29 ^ _30168_/S (FA_X1)
                                         _14892_ (net)
                  0.01    0.00    1.29 ^ _21493_/A (INV_X1)
     1    2.79    0.01    0.01    1.30 v _21493_/ZN (INV_X1)
                                         _14895_ (net)
                  0.01    0.00    1.30 v _30169_/CI (FA_X1)
     1    3.97    0.02    0.09    1.39 v _30169_/S (FA_X1)
                                         _14897_ (net)
                  0.02    0.00    1.39 v _30174_/A (FA_X1)
     1    2.25    0.01    0.12    1.51 ^ _30174_/S (FA_X1)
                                         _14916_ (net)
                  0.01    0.00    1.51 ^ _21168_/A (INV_X1)
     1    3.80    0.01    0.01    1.52 v _21168_/ZN (INV_X1)
                                         _14930_ (net)
                  0.01    0.00    1.52 v _30178_/A (FA_X1)
     1    4.01    0.02    0.12    1.64 ^ _30178_/S (FA_X1)
                                         _14934_ (net)
                  0.02    0.00    1.64 ^ _30179_/A (FA_X1)
     1    2.46    0.02    0.09    1.73 v _30179_/S (FA_X1)
                                         _14937_ (net)
                  0.02    0.00    1.73 v _21495_/A (INV_X1)
     1    3.30    0.01    0.02    1.75 ^ _21495_/ZN (INV_X1)
                                         _16125_ (net)
                  0.01    0.00    1.75 ^ _30534_/A (HA_X1)
     2    4.81    0.04    0.06    1.81 ^ _30534_/S (HA_X1)
                                         _16128_ (net)
                  0.04    0.00    1.81 ^ _23568_/B2 (AOI21_X1)
     3    6.46    0.02    0.03    1.84 v _23568_/ZN (AOI21_X1)
                                         _06079_ (net)
                  0.02    0.00    1.84 v _23570_/A (AOI21_X1)
     3    6.82    0.04    0.07    1.91 ^ _23570_/ZN (AOI21_X1)
                                         _06081_ (net)
                  0.04    0.00    1.91 ^ _23655_/A4 (AND4_X1)
     2    4.22    0.02    0.07    1.98 ^ _23655_/ZN (AND4_X1)
                                         _06162_ (net)
                  0.02    0.00    1.98 ^ _23717_/A1 (NOR2_X1)
     1    1.92    0.01    0.01    1.99 v _23717_/ZN (NOR2_X1)
                                         _06222_ (net)
                  0.01    0.00    1.99 v _23718_/B2 (AOI21_X1)
     3    8.26    0.05    0.07    2.06 ^ _23718_/ZN (AOI21_X1)
                                         _06223_ (net)
                  0.05    0.00    2.06 ^ _23878_/B1 (AOI221_X1)
     2    4.35    0.03    0.04    2.10 v _23878_/ZN (AOI221_X1)
                                         _06376_ (net)
                  0.03    0.00    2.10 v _23879_/B (XNOR2_X1)
     1    5.76    0.03    0.06    2.16 v _23879_/ZN (XNOR2_X1)
                                         _06377_ (net)
                  0.03    0.00    2.16 v _23880_/B (MUX2_X1)
     1    2.96    0.01    0.07    2.22 v _23880_/Z (MUX2_X1)
                                         _06378_ (net)
                  0.01    0.00    2.22 v _23881_/B1 (AOI21_X1)
     2    8.83    0.05    0.06    2.29 ^ _23881_/ZN (AOI21_X1)
                                         _06379_ (net)
                  0.05    0.00    2.29 ^ _23890_/A1 (AOI22_X1)
     1    1.59    0.02    0.02    2.31 v _23890_/ZN (AOI22_X1)
                                         _06388_ (net)
                  0.02    0.00    2.31 v _23891_/A3 (NAND3_X1)
     1    1.74    0.01    0.02    2.33 ^ _23891_/ZN (NAND3_X1)
                                         _06389_ (net)
                  0.01    0.00    2.33 ^ _23892_/A (OAI21_X1)
     1    1.05    0.02    0.02    2.35 v _23892_/ZN (OAI21_X1)
                                         _06390_ (net)
                  0.02    0.00    2.35 v _23893_/B (MUX2_X1)
     4   15.11    0.02    0.09    2.44 v _23893_/Z (MUX2_X1)
                                         _06391_ (net)
                  0.02    0.00    2.44 v _23894_/A (BUF_X2)
    10   23.38    0.01    0.04    2.49 v _23894_/Z (BUF_X2)
                                         _06392_ (net)
                  0.02    0.00    2.49 v _24288_/B2 (OAI21_X1)
     1    1.22    0.02    0.03    2.52 ^ _24288_/ZN (OAI21_X1)
                                         _01414_ (net)
                  0.02    0.00    2.52 ^ gen_regfile_ff.register_file_i.rf_reg_q[220]$_DFFE_PN0P_/D (DFFR_X1)
                                  2.52   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ gen_regfile_ff.register_file_i.rf_reg_q[220]$_DFFE_PN0P_/CK (DFFR_X1)
                         -0.04    2.16   library setup time
                                  2.16   data required time
-----------------------------------------------------------------------------
                                  2.16   data required time
                                 -2.52   data arrival time
-----------------------------------------------------------------------------
                                 -0.36   slack (VIOLATED)



==========================================================================
global place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by core_clock)
Endpoint: cs_registers_i.u_dscratch0_csr.rdata_q[24]$_DFFE_PN0P_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.44    0.44 ^ input external delay
  1658 3503.96    0.00    0.00    0.44 ^ rst_ni (in)
                                         rst_ni (net)
                  0.60    0.49    0.93 ^ cs_registers_i.u_dscratch0_csr.rdata_q[24]$_DFFE_PN0P_/RN (DFFR_X1)
                                  0.93   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ cs_registers_i.u_dscratch0_csr.rdata_q[24]$_DFFE_PN0P_/CK (DFFR_X1)
                         -0.08    2.12   library recovery time
                                  2.12   data required time
-----------------------------------------------------------------------------
                                  2.12   data required time
                                 -0.93   data arrival time
-----------------------------------------------------------------------------
                                  1.19   slack (MET)


Startpoint: core_clock_gate_i.en_latch$_DLATCH_N_
            (negative level-sensitive latch clocked by core_clock)
Endpoint: _29919_ (rising clock gating-check end-point clocked by core_clock)
Path Group: gated clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    1.10    1.10   clock core_clock (fall edge)
                          0.00    1.10   clock network delay (ideal)
                  0.00    0.00    1.10 v core_clock_gate_i.en_latch$_DLATCH_N_/GN (DLL_X1)
     1    0.91    0.01    0.07    1.17 v core_clock_gate_i.en_latch$_DLATCH_N_/Q (DLL_X1)
                                         core_clock_gate_i.en_latch (net)
                  0.01    0.00    1.17 v _29919_/A2 (AND2_X1)
                                  1.17   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ _29919_/A1 (AND2_X1)
                          0.00    2.20   clock gating setup time
                                  2.20   data required time
-----------------------------------------------------------------------------
                                  2.20   data required time
                                 -1.17   data arrival time
-----------------------------------------------------------------------------
                                  1.03   slack (MET)


Startpoint: if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: gen_regfile_ff.register_file_i.rf_reg_q[220]$_DFFE_PN0P_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_/CK (DFF_X1)
     1    3.64    0.01    0.09    0.09 ^ if_stage_i.instr_rdata_alu_id_o[21]$_DFFE_PN_/Q (DFF_X1)
                                         gen_regfile_ff.register_file_i.raddr_b_i[1] (net)
                  0.01    0.00    0.09 ^ _16515_/A (BUF_X4)
     4   19.40    0.01    0.03    0.12 ^ _16515_/Z (BUF_X4)
                                         _10699_ (net)
                  0.01    0.00    0.12 ^ _16516_/A (BUF_X16)
    10   38.58    0.01    0.02    0.14 ^ _16516_/Z (BUF_X16)
                                         _10700_ (net)
                  0.01    0.00    0.14 ^ _16517_/A (BUF_X16)
    10   58.03    0.01    0.02    0.17 ^ _16517_/Z (BUF_X16)
                                         _10701_ (net)
                  0.01    0.00    0.17 ^ _16518_/A (BUF_X32)
    10   46.84    0.01    0.02    0.19 ^ _16518_/Z (BUF_X32)
                                         _10702_ (net)
                  0.01    0.01    0.20 ^ _16519_/A (BUF_X16)
    10   34.35    0.01    0.02    0.22 ^ _16519_/Z (BUF_X16)
                                         _10703_ (net)
                  0.01    0.01    0.23 ^ _16520_/A (BUF_X8)
    10   29.73    0.01    0.03    0.25 ^ _16520_/Z (BUF_X8)
                                         _10704_ (net)
                  0.01    0.00    0.25 ^ _16566_/A (BUF_X4)
    19   48.97    0.03    0.04    0.30 ^ _16566_/Z (BUF_X4)
                                         _10750_ (net)
                  0.03    0.01    0.31 ^ _18246_/A (BUF_X1)
    10   27.01    0.06    0.09    0.40 ^ _18246_/Z (BUF_X1)
                                         _12363_ (net)
                  0.06    0.00    0.40 ^ _18247_/A (BUF_X1)
    10   29.03    0.07    0.10    0.49 ^ _18247_/Z (BUF_X1)
                                         _12364_ (net)
                  0.07    0.00    0.50 ^ _18354_/S (MUX2_X1)
     1    1.19    0.01    0.06    0.56 v _18354_/Z (MUX2_X1)
                                         _12469_ (net)
                  0.01    0.00    0.56 v _18355_/B (MUX2_X1)
     1    2.63    0.01    0.06    0.62 v _18355_/Z (MUX2_X1)
                                         _12470_ (net)
                  0.01    0.00    0.62 v _18356_/B (MUX2_X1)
     1    1.04    0.01    0.06    0.68 v _18356_/Z (MUX2_X1)
                                         _12471_ (net)
                  0.01    0.00    0.68 v _18357_/B (MUX2_X1)
     1    2.82    0.01    0.06    0.74 v _18357_/Z (MUX2_X1)
                                         _12472_ (net)
                  0.01    0.00    0.74 v _18358_/B1 (AOI21_X1)
     8   35.64    0.17    0.19    0.93 ^ _18358_/ZN (AOI21_X1)
                                         _12473_ (net)
                  0.17    0.02    0.94 ^ _20581_/A1 (AND2_X1)
     1    1.70    0.01    0.05    1.00 ^ _20581_/ZN (AND2_X1)
                                         _03899_ (net)
                  0.01    0.00    1.00 ^ _20582_/A (AOI21_X1)
     2    2.60    0.03    0.02    1.01 v _20582_/ZN (AOI21_X1)
                                         _03900_ (net)
                  0.03    0.00    1.01 v _20603_/A (INV_X1)
     7   18.30    0.04    0.06    1.07 ^ _20603_/ZN (INV_X1)
                                         _03911_ (net)
                  0.04    0.00    1.07 ^ _20604_/A2 (NAND2_X1)
     1    3.45    0.02    0.02    1.10 v _20604_/ZN (NAND2_X1)
                                         _14828_ (net)
                  0.02    0.00    1.10 v _30153_/B (FA_X1)
     1    3.09    0.01    0.08    1.18 v _30153_/CO (FA_X1)
                                         _14830_ (net)
                  0.01    0.00    1.18 v _30168_/CI (FA_X1)
     1    1.81    0.01    0.11    1.29 ^ _30168_/S (FA_X1)
                                         _14892_ (net)
                  0.01    0.00    1.29 ^ _21493_/A (INV_X1)
     1    2.79    0.01    0.01    1.30 v _21493_/ZN (INV_X1)
                                         _14895_ (net)
                  0.01    0.00    1.30 v _30169_/CI (FA_X1)
     1    3.97    0.02    0.09    1.39 v _30169_/S (FA_X1)
                                         _14897_ (net)
                  0.02    0.00    1.39 v _30174_/A (FA_X1)
     1    2.25    0.01    0.12    1.51 ^ _30174_/S (FA_X1)
                                         _14916_ (net)
                  0.01    0.00    1.51 ^ _21168_/A (INV_X1)
     1    3.80    0.01    0.01    1.52 v _21168_/ZN (INV_X1)
                                         _14930_ (net)
                  0.01    0.00    1.52 v _30178_/A (FA_X1)
     1    4.01    0.02    0.12    1.64 ^ _30178_/S (FA_X1)
                                         _14934_ (net)
                  0.02    0.00    1.64 ^ _30179_/A (FA_X1)
     1    2.46    0.02    0.09    1.73 v _30179_/S (FA_X1)
                                         _14937_ (net)
                  0.02    0.00    1.73 v _21495_/A (INV_X1)
     1    3.30    0.01    0.02    1.75 ^ _21495_/ZN (INV_X1)
                                         _16125_ (net)
                  0.01    0.00    1.75 ^ _30534_/A (HA_X1)
     2    4.81    0.04    0.06    1.81 ^ _30534_/S (HA_X1)
                                         _16128_ (net)
                  0.04    0.00    1.81 ^ _23568_/B2 (AOI21_X1)
     3    6.46    0.02    0.03    1.84 v _23568_/ZN (AOI21_X1)
                                         _06079_ (net)
                  0.02    0.00    1.84 v _23570_/A (AOI21_X1)
     3    6.82    0.04    0.07    1.91 ^ _23570_/ZN (AOI21_X1)
                                         _06081_ (net)
                  0.04    0.00    1.91 ^ _23655_/A4 (AND4_X1)
     2    4.22    0.02    0.07    1.98 ^ _23655_/ZN (AND4_X1)
                                         _06162_ (net)
                  0.02    0.00    1.98 ^ _23717_/A1 (NOR2_X1)
     1    1.92    0.01    0.01    1.99 v _23717_/ZN (NOR2_X1)
                                         _06222_ (net)
                  0.01    0.00    1.99 v _23718_/B2 (AOI21_X1)
     3    8.26    0.05    0.07    2.06 ^ _23718_/ZN (AOI21_X1)
                                         _06223_ (net)
                  0.05    0.00    2.06 ^ _23878_/B1 (AOI221_X1)
     2    4.35    0.03    0.04    2.10 v _23878_/ZN (AOI221_X1)
                                         _06376_ (net)
                  0.03    0.00    2.10 v _23879_/B (XNOR2_X1)
     1    5.76    0.03    0.06    2.16 v _23879_/ZN (XNOR2_X1)
                                         _06377_ (net)
                  0.03    0.00    2.16 v _23880_/B (MUX2_X1)
     1    2.96    0.01    0.07    2.22 v _23880_/Z (MUX2_X1)
                                         _06378_ (net)
                  0.01    0.00    2.22 v _23881_/B1 (AOI21_X1)
     2    8.83    0.05    0.06    2.29 ^ _23881_/ZN (AOI21_X1)
                                         _06379_ (net)
                  0.05    0.00    2.29 ^ _23890_/A1 (AOI22_X1)
     1    1.59    0.02    0.02    2.31 v _23890_/ZN (AOI22_X1)
                                         _06388_ (net)
                  0.02    0.00    2.31 v _23891_/A3 (NAND3_X1)
     1    1.74    0.01    0.02    2.33 ^ _23891_/ZN (NAND3_X1)
                                         _06389_ (net)
                  0.01    0.00    2.33 ^ _23892_/A (OAI21_X1)
     1    1.05    0.02    0.02    2.35 v _23892_/ZN (OAI21_X1)
                                         _06390_ (net)
                  0.02    0.00    2.35 v _23893_/B (MUX2_X1)
     4   15.11    0.02    0.09    2.44 v _23893_/Z (MUX2_X1)
                                         _06391_ (net)
                  0.02    0.00    2.44 v _23894_/A (BUF_X2)
    10   23.38    0.01    0.04    2.49 v _23894_/Z (BUF_X2)
                                         _06392_ (net)
                  0.02    0.00    2.49 v _24288_/B2 (OAI21_X1)
     1    1.22    0.02    0.03    2.52 ^ _24288_/ZN (OAI21_X1)
                                         _01414_ (net)
                  0.02    0.00    2.52 ^ gen_regfile_ff.register_file_i.rf_reg_q[220]$_DFFE_PN0P_/D (DFFR_X1)
                                  2.52   data arrival time

                  0.00    2.20    2.20   clock core_clock (rise edge)
                          0.00    2.20   clock network delay (ideal)
                          0.00    2.20   clock reconvergence pessimism
                                  2.20 ^ gen_regfile_ff.register_file_i.rf_reg_q[220]$_DFFE_PN0P_/CK (DFFR_X1)
                         -0.04    2.16   library setup time
                                  2.16   data required time
-----------------------------------------------------------------------------
                                  2.16   data required time
                                 -2.52   data arrival time
-----------------------------------------------------------------------------
                                 -0.36   slack (VIOLATED)



==========================================================================
global place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.10e-02   1.44e-03   1.56e-04   1.26e-02  16.2%
Combinational          2.99e-02   3.47e-02   4.29e-04   6.50e-02  83.3%
Clock                  1.63e-06   3.75e-04   2.97e-08   3.76e-04   0.5%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  4.09e-02   3.65e-02   5.85e-04   7.81e-02 100.0%
                          52.4%      46.8%       0.8%
