
SpeedyBeeF405V3_CUBE.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000c184  08000188  08000188  00010188  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000068  0800c30c  0800c30c  0001c30c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800c374  0800c374  000200fc  2**0
                  CONTENTS
  4 .ARM          00000008  0800c374  0800c374  0001c374  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800c37c  0800c37c  000200fc  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800c37c  0800c37c  0001c37c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800c380  0800c380  0001c380  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000000fc  20000000  0800c384  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000200fc  2**0
                  CONTENTS
 10 .bss          0000179c  200000fc  200000fc  000200fc  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20001898  20001898  000200fc  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000200fc  2**0
                  CONTENTS, READONLY
 13 .debug_info   0001e60e  00000000  00000000  0002012c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 0000429b  00000000  00000000  0003e73a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 000018d0  00000000  00000000  000429d8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00001720  00000000  00000000  000442a8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00023df6  00000000  00000000  000459c8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00020899  00000000  00000000  000697be  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000c85d6  00000000  00000000  0008a057  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  0015262d  2**0
                  CONTENTS, READONLY
 21 .debug_frame  000067f8  00000000  00000000  00152680  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000188 <__do_global_dtors_aux>:
 8000188:	b510      	push	{r4, lr}
 800018a:	4c05      	ldr	r4, [pc, #20]	; (80001a0 <__do_global_dtors_aux+0x18>)
 800018c:	7823      	ldrb	r3, [r4, #0]
 800018e:	b933      	cbnz	r3, 800019e <__do_global_dtors_aux+0x16>
 8000190:	4b04      	ldr	r3, [pc, #16]	; (80001a4 <__do_global_dtors_aux+0x1c>)
 8000192:	b113      	cbz	r3, 800019a <__do_global_dtors_aux+0x12>
 8000194:	4804      	ldr	r0, [pc, #16]	; (80001a8 <__do_global_dtors_aux+0x20>)
 8000196:	f3af 8000 	nop.w
 800019a:	2301      	movs	r3, #1
 800019c:	7023      	strb	r3, [r4, #0]
 800019e:	bd10      	pop	{r4, pc}
 80001a0:	200000fc 	.word	0x200000fc
 80001a4:	00000000 	.word	0x00000000
 80001a8:	0800c2f4 	.word	0x0800c2f4

080001ac <frame_dummy>:
 80001ac:	b508      	push	{r3, lr}
 80001ae:	4b03      	ldr	r3, [pc, #12]	; (80001bc <frame_dummy+0x10>)
 80001b0:	b11b      	cbz	r3, 80001ba <frame_dummy+0xe>
 80001b2:	4903      	ldr	r1, [pc, #12]	; (80001c0 <frame_dummy+0x14>)
 80001b4:	4803      	ldr	r0, [pc, #12]	; (80001c4 <frame_dummy+0x18>)
 80001b6:	f3af 8000 	nop.w
 80001ba:	bd08      	pop	{r3, pc}
 80001bc:	00000000 	.word	0x00000000
 80001c0:	20000100 	.word	0x20000100
 80001c4:	0800c2f4 	.word	0x0800c2f4

080001c8 <__aeabi_uldivmod>:
 80001c8:	b953      	cbnz	r3, 80001e0 <__aeabi_uldivmod+0x18>
 80001ca:	b94a      	cbnz	r2, 80001e0 <__aeabi_uldivmod+0x18>
 80001cc:	2900      	cmp	r1, #0
 80001ce:	bf08      	it	eq
 80001d0:	2800      	cmpeq	r0, #0
 80001d2:	bf1c      	itt	ne
 80001d4:	f04f 31ff 	movne.w	r1, #4294967295
 80001d8:	f04f 30ff 	movne.w	r0, #4294967295
 80001dc:	f000 b974 	b.w	80004c8 <__aeabi_idiv0>
 80001e0:	f1ad 0c08 	sub.w	ip, sp, #8
 80001e4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80001e8:	f000 f806 	bl	80001f8 <__udivmoddi4>
 80001ec:	f8dd e004 	ldr.w	lr, [sp, #4]
 80001f0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80001f4:	b004      	add	sp, #16
 80001f6:	4770      	bx	lr

080001f8 <__udivmoddi4>:
 80001f8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80001fc:	9d08      	ldr	r5, [sp, #32]
 80001fe:	4604      	mov	r4, r0
 8000200:	468e      	mov	lr, r1
 8000202:	2b00      	cmp	r3, #0
 8000204:	d14d      	bne.n	80002a2 <__udivmoddi4+0xaa>
 8000206:	428a      	cmp	r2, r1
 8000208:	4694      	mov	ip, r2
 800020a:	d969      	bls.n	80002e0 <__udivmoddi4+0xe8>
 800020c:	fab2 f282 	clz	r2, r2
 8000210:	b152      	cbz	r2, 8000228 <__udivmoddi4+0x30>
 8000212:	fa01 f302 	lsl.w	r3, r1, r2
 8000216:	f1c2 0120 	rsb	r1, r2, #32
 800021a:	fa20 f101 	lsr.w	r1, r0, r1
 800021e:	fa0c fc02 	lsl.w	ip, ip, r2
 8000222:	ea41 0e03 	orr.w	lr, r1, r3
 8000226:	4094      	lsls	r4, r2
 8000228:	ea4f 481c 	mov.w	r8, ip, lsr #16
 800022c:	0c21      	lsrs	r1, r4, #16
 800022e:	fbbe f6f8 	udiv	r6, lr, r8
 8000232:	fa1f f78c 	uxth.w	r7, ip
 8000236:	fb08 e316 	mls	r3, r8, r6, lr
 800023a:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 800023e:	fb06 f107 	mul.w	r1, r6, r7
 8000242:	4299      	cmp	r1, r3
 8000244:	d90a      	bls.n	800025c <__udivmoddi4+0x64>
 8000246:	eb1c 0303 	adds.w	r3, ip, r3
 800024a:	f106 30ff 	add.w	r0, r6, #4294967295
 800024e:	f080 811f 	bcs.w	8000490 <__udivmoddi4+0x298>
 8000252:	4299      	cmp	r1, r3
 8000254:	f240 811c 	bls.w	8000490 <__udivmoddi4+0x298>
 8000258:	3e02      	subs	r6, #2
 800025a:	4463      	add	r3, ip
 800025c:	1a5b      	subs	r3, r3, r1
 800025e:	b2a4      	uxth	r4, r4
 8000260:	fbb3 f0f8 	udiv	r0, r3, r8
 8000264:	fb08 3310 	mls	r3, r8, r0, r3
 8000268:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800026c:	fb00 f707 	mul.w	r7, r0, r7
 8000270:	42a7      	cmp	r7, r4
 8000272:	d90a      	bls.n	800028a <__udivmoddi4+0x92>
 8000274:	eb1c 0404 	adds.w	r4, ip, r4
 8000278:	f100 33ff 	add.w	r3, r0, #4294967295
 800027c:	f080 810a 	bcs.w	8000494 <__udivmoddi4+0x29c>
 8000280:	42a7      	cmp	r7, r4
 8000282:	f240 8107 	bls.w	8000494 <__udivmoddi4+0x29c>
 8000286:	4464      	add	r4, ip
 8000288:	3802      	subs	r0, #2
 800028a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800028e:	1be4      	subs	r4, r4, r7
 8000290:	2600      	movs	r6, #0
 8000292:	b11d      	cbz	r5, 800029c <__udivmoddi4+0xa4>
 8000294:	40d4      	lsrs	r4, r2
 8000296:	2300      	movs	r3, #0
 8000298:	e9c5 4300 	strd	r4, r3, [r5]
 800029c:	4631      	mov	r1, r6
 800029e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002a2:	428b      	cmp	r3, r1
 80002a4:	d909      	bls.n	80002ba <__udivmoddi4+0xc2>
 80002a6:	2d00      	cmp	r5, #0
 80002a8:	f000 80ef 	beq.w	800048a <__udivmoddi4+0x292>
 80002ac:	2600      	movs	r6, #0
 80002ae:	e9c5 0100 	strd	r0, r1, [r5]
 80002b2:	4630      	mov	r0, r6
 80002b4:	4631      	mov	r1, r6
 80002b6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002ba:	fab3 f683 	clz	r6, r3
 80002be:	2e00      	cmp	r6, #0
 80002c0:	d14a      	bne.n	8000358 <__udivmoddi4+0x160>
 80002c2:	428b      	cmp	r3, r1
 80002c4:	d302      	bcc.n	80002cc <__udivmoddi4+0xd4>
 80002c6:	4282      	cmp	r2, r0
 80002c8:	f200 80f9 	bhi.w	80004be <__udivmoddi4+0x2c6>
 80002cc:	1a84      	subs	r4, r0, r2
 80002ce:	eb61 0303 	sbc.w	r3, r1, r3
 80002d2:	2001      	movs	r0, #1
 80002d4:	469e      	mov	lr, r3
 80002d6:	2d00      	cmp	r5, #0
 80002d8:	d0e0      	beq.n	800029c <__udivmoddi4+0xa4>
 80002da:	e9c5 4e00 	strd	r4, lr, [r5]
 80002de:	e7dd      	b.n	800029c <__udivmoddi4+0xa4>
 80002e0:	b902      	cbnz	r2, 80002e4 <__udivmoddi4+0xec>
 80002e2:	deff      	udf	#255	; 0xff
 80002e4:	fab2 f282 	clz	r2, r2
 80002e8:	2a00      	cmp	r2, #0
 80002ea:	f040 8092 	bne.w	8000412 <__udivmoddi4+0x21a>
 80002ee:	eba1 010c 	sub.w	r1, r1, ip
 80002f2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80002f6:	fa1f fe8c 	uxth.w	lr, ip
 80002fa:	2601      	movs	r6, #1
 80002fc:	0c20      	lsrs	r0, r4, #16
 80002fe:	fbb1 f3f7 	udiv	r3, r1, r7
 8000302:	fb07 1113 	mls	r1, r7, r3, r1
 8000306:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 800030a:	fb0e f003 	mul.w	r0, lr, r3
 800030e:	4288      	cmp	r0, r1
 8000310:	d908      	bls.n	8000324 <__udivmoddi4+0x12c>
 8000312:	eb1c 0101 	adds.w	r1, ip, r1
 8000316:	f103 38ff 	add.w	r8, r3, #4294967295
 800031a:	d202      	bcs.n	8000322 <__udivmoddi4+0x12a>
 800031c:	4288      	cmp	r0, r1
 800031e:	f200 80cb 	bhi.w	80004b8 <__udivmoddi4+0x2c0>
 8000322:	4643      	mov	r3, r8
 8000324:	1a09      	subs	r1, r1, r0
 8000326:	b2a4      	uxth	r4, r4
 8000328:	fbb1 f0f7 	udiv	r0, r1, r7
 800032c:	fb07 1110 	mls	r1, r7, r0, r1
 8000330:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000334:	fb0e fe00 	mul.w	lr, lr, r0
 8000338:	45a6      	cmp	lr, r4
 800033a:	d908      	bls.n	800034e <__udivmoddi4+0x156>
 800033c:	eb1c 0404 	adds.w	r4, ip, r4
 8000340:	f100 31ff 	add.w	r1, r0, #4294967295
 8000344:	d202      	bcs.n	800034c <__udivmoddi4+0x154>
 8000346:	45a6      	cmp	lr, r4
 8000348:	f200 80bb 	bhi.w	80004c2 <__udivmoddi4+0x2ca>
 800034c:	4608      	mov	r0, r1
 800034e:	eba4 040e 	sub.w	r4, r4, lr
 8000352:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000356:	e79c      	b.n	8000292 <__udivmoddi4+0x9a>
 8000358:	f1c6 0720 	rsb	r7, r6, #32
 800035c:	40b3      	lsls	r3, r6
 800035e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000362:	ea4c 0c03 	orr.w	ip, ip, r3
 8000366:	fa20 f407 	lsr.w	r4, r0, r7
 800036a:	fa01 f306 	lsl.w	r3, r1, r6
 800036e:	431c      	orrs	r4, r3
 8000370:	40f9      	lsrs	r1, r7
 8000372:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000376:	fa00 f306 	lsl.w	r3, r0, r6
 800037a:	fbb1 f8f9 	udiv	r8, r1, r9
 800037e:	0c20      	lsrs	r0, r4, #16
 8000380:	fa1f fe8c 	uxth.w	lr, ip
 8000384:	fb09 1118 	mls	r1, r9, r8, r1
 8000388:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 800038c:	fb08 f00e 	mul.w	r0, r8, lr
 8000390:	4288      	cmp	r0, r1
 8000392:	fa02 f206 	lsl.w	r2, r2, r6
 8000396:	d90b      	bls.n	80003b0 <__udivmoddi4+0x1b8>
 8000398:	eb1c 0101 	adds.w	r1, ip, r1
 800039c:	f108 3aff 	add.w	sl, r8, #4294967295
 80003a0:	f080 8088 	bcs.w	80004b4 <__udivmoddi4+0x2bc>
 80003a4:	4288      	cmp	r0, r1
 80003a6:	f240 8085 	bls.w	80004b4 <__udivmoddi4+0x2bc>
 80003aa:	f1a8 0802 	sub.w	r8, r8, #2
 80003ae:	4461      	add	r1, ip
 80003b0:	1a09      	subs	r1, r1, r0
 80003b2:	b2a4      	uxth	r4, r4
 80003b4:	fbb1 f0f9 	udiv	r0, r1, r9
 80003b8:	fb09 1110 	mls	r1, r9, r0, r1
 80003bc:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 80003c0:	fb00 fe0e 	mul.w	lr, r0, lr
 80003c4:	458e      	cmp	lr, r1
 80003c6:	d908      	bls.n	80003da <__udivmoddi4+0x1e2>
 80003c8:	eb1c 0101 	adds.w	r1, ip, r1
 80003cc:	f100 34ff 	add.w	r4, r0, #4294967295
 80003d0:	d26c      	bcs.n	80004ac <__udivmoddi4+0x2b4>
 80003d2:	458e      	cmp	lr, r1
 80003d4:	d96a      	bls.n	80004ac <__udivmoddi4+0x2b4>
 80003d6:	3802      	subs	r0, #2
 80003d8:	4461      	add	r1, ip
 80003da:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 80003de:	fba0 9402 	umull	r9, r4, r0, r2
 80003e2:	eba1 010e 	sub.w	r1, r1, lr
 80003e6:	42a1      	cmp	r1, r4
 80003e8:	46c8      	mov	r8, r9
 80003ea:	46a6      	mov	lr, r4
 80003ec:	d356      	bcc.n	800049c <__udivmoddi4+0x2a4>
 80003ee:	d053      	beq.n	8000498 <__udivmoddi4+0x2a0>
 80003f0:	b15d      	cbz	r5, 800040a <__udivmoddi4+0x212>
 80003f2:	ebb3 0208 	subs.w	r2, r3, r8
 80003f6:	eb61 010e 	sbc.w	r1, r1, lr
 80003fa:	fa01 f707 	lsl.w	r7, r1, r7
 80003fe:	fa22 f306 	lsr.w	r3, r2, r6
 8000402:	40f1      	lsrs	r1, r6
 8000404:	431f      	orrs	r7, r3
 8000406:	e9c5 7100 	strd	r7, r1, [r5]
 800040a:	2600      	movs	r6, #0
 800040c:	4631      	mov	r1, r6
 800040e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000412:	f1c2 0320 	rsb	r3, r2, #32
 8000416:	40d8      	lsrs	r0, r3
 8000418:	fa0c fc02 	lsl.w	ip, ip, r2
 800041c:	fa21 f303 	lsr.w	r3, r1, r3
 8000420:	4091      	lsls	r1, r2
 8000422:	4301      	orrs	r1, r0
 8000424:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000428:	fa1f fe8c 	uxth.w	lr, ip
 800042c:	fbb3 f0f7 	udiv	r0, r3, r7
 8000430:	fb07 3610 	mls	r6, r7, r0, r3
 8000434:	0c0b      	lsrs	r3, r1, #16
 8000436:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 800043a:	fb00 f60e 	mul.w	r6, r0, lr
 800043e:	429e      	cmp	r6, r3
 8000440:	fa04 f402 	lsl.w	r4, r4, r2
 8000444:	d908      	bls.n	8000458 <__udivmoddi4+0x260>
 8000446:	eb1c 0303 	adds.w	r3, ip, r3
 800044a:	f100 38ff 	add.w	r8, r0, #4294967295
 800044e:	d22f      	bcs.n	80004b0 <__udivmoddi4+0x2b8>
 8000450:	429e      	cmp	r6, r3
 8000452:	d92d      	bls.n	80004b0 <__udivmoddi4+0x2b8>
 8000454:	3802      	subs	r0, #2
 8000456:	4463      	add	r3, ip
 8000458:	1b9b      	subs	r3, r3, r6
 800045a:	b289      	uxth	r1, r1
 800045c:	fbb3 f6f7 	udiv	r6, r3, r7
 8000460:	fb07 3316 	mls	r3, r7, r6, r3
 8000464:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000468:	fb06 f30e 	mul.w	r3, r6, lr
 800046c:	428b      	cmp	r3, r1
 800046e:	d908      	bls.n	8000482 <__udivmoddi4+0x28a>
 8000470:	eb1c 0101 	adds.w	r1, ip, r1
 8000474:	f106 38ff 	add.w	r8, r6, #4294967295
 8000478:	d216      	bcs.n	80004a8 <__udivmoddi4+0x2b0>
 800047a:	428b      	cmp	r3, r1
 800047c:	d914      	bls.n	80004a8 <__udivmoddi4+0x2b0>
 800047e:	3e02      	subs	r6, #2
 8000480:	4461      	add	r1, ip
 8000482:	1ac9      	subs	r1, r1, r3
 8000484:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000488:	e738      	b.n	80002fc <__udivmoddi4+0x104>
 800048a:	462e      	mov	r6, r5
 800048c:	4628      	mov	r0, r5
 800048e:	e705      	b.n	800029c <__udivmoddi4+0xa4>
 8000490:	4606      	mov	r6, r0
 8000492:	e6e3      	b.n	800025c <__udivmoddi4+0x64>
 8000494:	4618      	mov	r0, r3
 8000496:	e6f8      	b.n	800028a <__udivmoddi4+0x92>
 8000498:	454b      	cmp	r3, r9
 800049a:	d2a9      	bcs.n	80003f0 <__udivmoddi4+0x1f8>
 800049c:	ebb9 0802 	subs.w	r8, r9, r2
 80004a0:	eb64 0e0c 	sbc.w	lr, r4, ip
 80004a4:	3801      	subs	r0, #1
 80004a6:	e7a3      	b.n	80003f0 <__udivmoddi4+0x1f8>
 80004a8:	4646      	mov	r6, r8
 80004aa:	e7ea      	b.n	8000482 <__udivmoddi4+0x28a>
 80004ac:	4620      	mov	r0, r4
 80004ae:	e794      	b.n	80003da <__udivmoddi4+0x1e2>
 80004b0:	4640      	mov	r0, r8
 80004b2:	e7d1      	b.n	8000458 <__udivmoddi4+0x260>
 80004b4:	46d0      	mov	r8, sl
 80004b6:	e77b      	b.n	80003b0 <__udivmoddi4+0x1b8>
 80004b8:	3b02      	subs	r3, #2
 80004ba:	4461      	add	r1, ip
 80004bc:	e732      	b.n	8000324 <__udivmoddi4+0x12c>
 80004be:	4630      	mov	r0, r6
 80004c0:	e709      	b.n	80002d6 <__udivmoddi4+0xde>
 80004c2:	4464      	add	r4, ip
 80004c4:	3802      	subs	r0, #2
 80004c6:	e742      	b.n	800034e <__udivmoddi4+0x156>

080004c8 <__aeabi_idiv0>:
 80004c8:	4770      	bx	lr
 80004ca:	bf00      	nop

080004cc <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 80004cc:	b580      	push	{r7, lr}
 80004ce:	b082      	sub	sp, #8
 80004d0:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80004d2:	2300      	movs	r3, #0
 80004d4:	607b      	str	r3, [r7, #4]
 80004d6:	4b23      	ldr	r3, [pc, #140]	; (8000564 <MX_DMA_Init+0x98>)
 80004d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80004da:	4a22      	ldr	r2, [pc, #136]	; (8000564 <MX_DMA_Init+0x98>)
 80004dc:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80004e0:	6313      	str	r3, [r2, #48]	; 0x30
 80004e2:	4b20      	ldr	r3, [pc, #128]	; (8000564 <MX_DMA_Init+0x98>)
 80004e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80004e6:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80004ea:	607b      	str	r3, [r7, #4]
 80004ec:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA2_CLK_ENABLE();
 80004ee:	2300      	movs	r3, #0
 80004f0:	603b      	str	r3, [r7, #0]
 80004f2:	4b1c      	ldr	r3, [pc, #112]	; (8000564 <MX_DMA_Init+0x98>)
 80004f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80004f6:	4a1b      	ldr	r2, [pc, #108]	; (8000564 <MX_DMA_Init+0x98>)
 80004f8:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 80004fc:	6313      	str	r3, [r2, #48]	; 0x30
 80004fe:	4b19      	ldr	r3, [pc, #100]	; (8000564 <MX_DMA_Init+0x98>)
 8000500:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000502:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8000506:	603b      	str	r3, [r7, #0]
 8000508:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream3_IRQn, 0, 0);
 800050a:	2200      	movs	r2, #0
 800050c:	2100      	movs	r1, #0
 800050e:	200e      	movs	r0, #14
 8000510:	f000 ffcf 	bl	80014b2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream3_IRQn);
 8000514:	200e      	movs	r0, #14
 8000516:	f000 ffe8 	bl	80014ea <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream4_IRQn, 0, 0);
 800051a:	2200      	movs	r2, #0
 800051c:	2100      	movs	r1, #0
 800051e:	200f      	movs	r0, #15
 8000520:	f000 ffc7 	bl	80014b2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream4_IRQn);
 8000524:	200f      	movs	r0, #15
 8000526:	f000 ffe0 	bl	80014ea <HAL_NVIC_EnableIRQ>
  /* DMA1_Stream5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Stream5_IRQn, 0, 0);
 800052a:	2200      	movs	r2, #0
 800052c:	2100      	movs	r1, #0
 800052e:	2010      	movs	r0, #16
 8000530:	f000 ffbf 	bl	80014b2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Stream5_IRQn);
 8000534:	2010      	movs	r0, #16
 8000536:	f000 ffd8 	bl	80014ea <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 0, 0);
 800053a:	2200      	movs	r2, #0
 800053c:	2100      	movs	r1, #0
 800053e:	203a      	movs	r0, #58	; 0x3a
 8000540:	f000 ffb7 	bl	80014b2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 8000544:	203a      	movs	r0, #58	; 0x3a
 8000546:	f000 ffd0 	bl	80014ea <HAL_NVIC_EnableIRQ>
  /* DMA2_Stream3_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream3_IRQn, 0, 0);
 800054a:	2200      	movs	r2, #0
 800054c:	2100      	movs	r1, #0
 800054e:	203b      	movs	r0, #59	; 0x3b
 8000550:	f000 ffaf 	bl	80014b2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream3_IRQn);
 8000554:	203b      	movs	r0, #59	; 0x3b
 8000556:	f000 ffc8 	bl	80014ea <HAL_NVIC_EnableIRQ>

}
 800055a:	bf00      	nop
 800055c:	3708      	adds	r7, #8
 800055e:	46bd      	mov	sp, r7
 8000560:	bd80      	pop	{r7, pc}
 8000562:	bf00      	nop
 8000564:	40023800 	.word	0x40023800

08000568 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8000568:	b580      	push	{r7, lr}
 800056a:	b08a      	sub	sp, #40	; 0x28
 800056c:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800056e:	f107 0314 	add.w	r3, r7, #20
 8000572:	2200      	movs	r2, #0
 8000574:	601a      	str	r2, [r3, #0]
 8000576:	605a      	str	r2, [r3, #4]
 8000578:	609a      	str	r2, [r3, #8]
 800057a:	60da      	str	r2, [r3, #12]
 800057c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800057e:	2300      	movs	r3, #0
 8000580:	613b      	str	r3, [r7, #16]
 8000582:	4b3b      	ldr	r3, [pc, #236]	; (8000670 <MX_GPIO_Init+0x108>)
 8000584:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000586:	4a3a      	ldr	r2, [pc, #232]	; (8000670 <MX_GPIO_Init+0x108>)
 8000588:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800058c:	6313      	str	r3, [r2, #48]	; 0x30
 800058e:	4b38      	ldr	r3, [pc, #224]	; (8000670 <MX_GPIO_Init+0x108>)
 8000590:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000592:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8000596:	613b      	str	r3, [r7, #16]
 8000598:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800059a:	2300      	movs	r3, #0
 800059c:	60fb      	str	r3, [r7, #12]
 800059e:	4b34      	ldr	r3, [pc, #208]	; (8000670 <MX_GPIO_Init+0x108>)
 80005a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80005a2:	4a33      	ldr	r2, [pc, #204]	; (8000670 <MX_GPIO_Init+0x108>)
 80005a4:	f043 0304 	orr.w	r3, r3, #4
 80005a8:	6313      	str	r3, [r2, #48]	; 0x30
 80005aa:	4b31      	ldr	r3, [pc, #196]	; (8000670 <MX_GPIO_Init+0x108>)
 80005ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80005ae:	f003 0304 	and.w	r3, r3, #4
 80005b2:	60fb      	str	r3, [r7, #12]
 80005b4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80005b6:	2300      	movs	r3, #0
 80005b8:	60bb      	str	r3, [r7, #8]
 80005ba:	4b2d      	ldr	r3, [pc, #180]	; (8000670 <MX_GPIO_Init+0x108>)
 80005bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80005be:	4a2c      	ldr	r2, [pc, #176]	; (8000670 <MX_GPIO_Init+0x108>)
 80005c0:	f043 0301 	orr.w	r3, r3, #1
 80005c4:	6313      	str	r3, [r2, #48]	; 0x30
 80005c6:	4b2a      	ldr	r3, [pc, #168]	; (8000670 <MX_GPIO_Init+0x108>)
 80005c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80005ca:	f003 0301 	and.w	r3, r3, #1
 80005ce:	60bb      	str	r3, [r7, #8]
 80005d0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80005d2:	2300      	movs	r3, #0
 80005d4:	607b      	str	r3, [r7, #4]
 80005d6:	4b26      	ldr	r3, [pc, #152]	; (8000670 <MX_GPIO_Init+0x108>)
 80005d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80005da:	4a25      	ldr	r2, [pc, #148]	; (8000670 <MX_GPIO_Init+0x108>)
 80005dc:	f043 0302 	orr.w	r3, r3, #2
 80005e0:	6313      	str	r3, [r2, #48]	; 0x30
 80005e2:	4b23      	ldr	r3, [pc, #140]	; (8000670 <MX_GPIO_Init+0x108>)
 80005e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80005e6:	f003 0302 	and.w	r3, r3, #2
 80005ea:	607b      	str	r3, [r7, #4]
 80005ec:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_3|GPIO_PIN_8, GPIO_PIN_RESET);
 80005ee:	2200      	movs	r2, #0
 80005f0:	f44f 7184 	mov.w	r1, #264	; 0x108
 80005f4:	481f      	ldr	r0, [pc, #124]	; (8000674 <MX_GPIO_Init+0x10c>)
 80005f6:	f001 fcb9 	bl	8001f6c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_SET);
 80005fa:	2201      	movs	r2, #1
 80005fc:	2110      	movs	r1, #16
 80005fe:	481e      	ldr	r0, [pc, #120]	; (8000678 <MX_GPIO_Init+0x110>)
 8000600:	f001 fcb4 	bl	8001f6c <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PC3 PC8 */
  GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_8;
 8000604:	f44f 7384 	mov.w	r3, #264	; 0x108
 8000608:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800060a:	2301      	movs	r3, #1
 800060c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800060e:	2300      	movs	r3, #0
 8000610:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000612:	2300      	movs	r3, #0
 8000614:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000616:	f107 0314 	add.w	r3, r7, #20
 800061a:	4619      	mov	r1, r3
 800061c:	4815      	ldr	r0, [pc, #84]	; (8000674 <MX_GPIO_Init+0x10c>)
 800061e:	f001 fb09 	bl	8001c34 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA4 */
  GPIO_InitStruct.Pin = GPIO_PIN_4;
 8000622:	2310      	movs	r3, #16
 8000624:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000626:	2301      	movs	r3, #1
 8000628:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800062a:	2300      	movs	r3, #0
 800062c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800062e:	2303      	movs	r3, #3
 8000630:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000632:	f107 0314 	add.w	r3, r7, #20
 8000636:	4619      	mov	r1, r3
 8000638:	480f      	ldr	r0, [pc, #60]	; (8000678 <MX_GPIO_Init+0x110>)
 800063a:	f001 fafb 	bl	8001c34 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC4 */
  GPIO_InitStruct.Pin = GPIO_PIN_4;
 800063e:	2310      	movs	r3, #16
 8000640:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000642:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8000646:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000648:	2300      	movs	r3, #0
 800064a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800064c:	f107 0314 	add.w	r3, r7, #20
 8000650:	4619      	mov	r1, r3
 8000652:	4808      	ldr	r0, [pc, #32]	; (8000674 <MX_GPIO_Init+0x10c>)
 8000654:	f001 faee 	bl	8001c34 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI4_IRQn, 0, 0);
 8000658:	2200      	movs	r2, #0
 800065a:	2100      	movs	r1, #0
 800065c:	200a      	movs	r0, #10
 800065e:	f000 ff28 	bl	80014b2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI4_IRQn);
 8000662:	200a      	movs	r0, #10
 8000664:	f000 ff41 	bl	80014ea <HAL_NVIC_EnableIRQ>

}
 8000668:	bf00      	nop
 800066a:	3728      	adds	r7, #40	; 0x28
 800066c:	46bd      	mov	sp, r7
 800066e:	bd80      	pop	{r7, pc}
 8000670:	40023800 	.word	0x40023800
 8000674:	40020800 	.word	0x40020800
 8000678:	40020000 	.word	0x40020000

0800067c <MX_I2C2_Init>:

I2C_HandleTypeDef hi2c2;

/* I2C2 init function */
void MX_I2C2_Init(void)
{
 800067c:	b580      	push	{r7, lr}
 800067e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8000680:	4b12      	ldr	r3, [pc, #72]	; (80006cc <MX_I2C2_Init+0x50>)
 8000682:	4a13      	ldr	r2, [pc, #76]	; (80006d0 <MX_I2C2_Init+0x54>)
 8000684:	601a      	str	r2, [r3, #0]
  hi2c2.Init.ClockSpeed = 400000;
 8000686:	4b11      	ldr	r3, [pc, #68]	; (80006cc <MX_I2C2_Init+0x50>)
 8000688:	4a12      	ldr	r2, [pc, #72]	; (80006d4 <MX_I2C2_Init+0x58>)
 800068a:	605a      	str	r2, [r3, #4]
  hi2c2.Init.DutyCycle = I2C_DUTYCYCLE_2;
 800068c:	4b0f      	ldr	r3, [pc, #60]	; (80006cc <MX_I2C2_Init+0x50>)
 800068e:	2200      	movs	r2, #0
 8000690:	609a      	str	r2, [r3, #8]
  hi2c2.Init.OwnAddress1 = 0;
 8000692:	4b0e      	ldr	r3, [pc, #56]	; (80006cc <MX_I2C2_Init+0x50>)
 8000694:	2200      	movs	r2, #0
 8000696:	60da      	str	r2, [r3, #12]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000698:	4b0c      	ldr	r3, [pc, #48]	; (80006cc <MX_I2C2_Init+0x50>)
 800069a:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 800069e:	611a      	str	r2, [r3, #16]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80006a0:	4b0a      	ldr	r3, [pc, #40]	; (80006cc <MX_I2C2_Init+0x50>)
 80006a2:	2200      	movs	r2, #0
 80006a4:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2 = 0;
 80006a6:	4b09      	ldr	r3, [pc, #36]	; (80006cc <MX_I2C2_Init+0x50>)
 80006a8:	2200      	movs	r2, #0
 80006aa:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80006ac:	4b07      	ldr	r3, [pc, #28]	; (80006cc <MX_I2C2_Init+0x50>)
 80006ae:	2200      	movs	r2, #0
 80006b0:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80006b2:	4b06      	ldr	r3, [pc, #24]	; (80006cc <MX_I2C2_Init+0x50>)
 80006b4:	2200      	movs	r2, #0
 80006b6:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 80006b8:	4804      	ldr	r0, [pc, #16]	; (80006cc <MX_I2C2_Init+0x50>)
 80006ba:	f001 fc95 	bl	8001fe8 <HAL_I2C_Init>
 80006be:	4603      	mov	r3, r0
 80006c0:	2b00      	cmp	r3, #0
 80006c2:	d001      	beq.n	80006c8 <MX_I2C2_Init+0x4c>
  {
    Error_Handler();
 80006c4:	f000 f916 	bl	80008f4 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 80006c8:	bf00      	nop
 80006ca:	bd80      	pop	{r7, pc}
 80006cc:	20000118 	.word	0x20000118
 80006d0:	40005800 	.word	0x40005800
 80006d4:	00061a80 	.word	0x00061a80

080006d8 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 80006d8:	b580      	push	{r7, lr}
 80006da:	b08a      	sub	sp, #40	; 0x28
 80006dc:	af00      	add	r7, sp, #0
 80006de:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80006e0:	f107 0314 	add.w	r3, r7, #20
 80006e4:	2200      	movs	r2, #0
 80006e6:	601a      	str	r2, [r3, #0]
 80006e8:	605a      	str	r2, [r3, #4]
 80006ea:	609a      	str	r2, [r3, #8]
 80006ec:	60da      	str	r2, [r3, #12]
 80006ee:	611a      	str	r2, [r3, #16]
  if(i2cHandle->Instance==I2C2)
 80006f0:	687b      	ldr	r3, [r7, #4]
 80006f2:	681b      	ldr	r3, [r3, #0]
 80006f4:	4a21      	ldr	r2, [pc, #132]	; (800077c <HAL_I2C_MspInit+0xa4>)
 80006f6:	4293      	cmp	r3, r2
 80006f8:	d13c      	bne.n	8000774 <HAL_I2C_MspInit+0x9c>
  {
  /* USER CODE BEGIN I2C2_MspInit 0 */

  /* USER CODE END I2C2_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80006fa:	2300      	movs	r3, #0
 80006fc:	613b      	str	r3, [r7, #16]
 80006fe:	4b20      	ldr	r3, [pc, #128]	; (8000780 <HAL_I2C_MspInit+0xa8>)
 8000700:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000702:	4a1f      	ldr	r2, [pc, #124]	; (8000780 <HAL_I2C_MspInit+0xa8>)
 8000704:	f043 0302 	orr.w	r3, r3, #2
 8000708:	6313      	str	r3, [r2, #48]	; 0x30
 800070a:	4b1d      	ldr	r3, [pc, #116]	; (8000780 <HAL_I2C_MspInit+0xa8>)
 800070c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800070e:	f003 0302 	and.w	r3, r3, #2
 8000712:	613b      	str	r3, [r7, #16]
 8000714:	693b      	ldr	r3, [r7, #16]
    /**I2C2 GPIO Configuration
    PB10     ------> I2C2_SCL
    PB11     ------> I2C2_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8000716:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 800071a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800071c:	2312      	movs	r3, #18
 800071e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 8000720:	2301      	movs	r3, #1
 8000722:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000724:	2303      	movs	r3, #3
 8000726:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8000728:	2304      	movs	r3, #4
 800072a:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800072c:	f107 0314 	add.w	r3, r7, #20
 8000730:	4619      	mov	r1, r3
 8000732:	4814      	ldr	r0, [pc, #80]	; (8000784 <HAL_I2C_MspInit+0xac>)
 8000734:	f001 fa7e 	bl	8001c34 <HAL_GPIO_Init>

    /* I2C2 clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 8000738:	2300      	movs	r3, #0
 800073a:	60fb      	str	r3, [r7, #12]
 800073c:	4b10      	ldr	r3, [pc, #64]	; (8000780 <HAL_I2C_MspInit+0xa8>)
 800073e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000740:	4a0f      	ldr	r2, [pc, #60]	; (8000780 <HAL_I2C_MspInit+0xa8>)
 8000742:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8000746:	6413      	str	r3, [r2, #64]	; 0x40
 8000748:	4b0d      	ldr	r3, [pc, #52]	; (8000780 <HAL_I2C_MspInit+0xa8>)
 800074a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800074c:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8000750:	60fb      	str	r3, [r7, #12]
 8000752:	68fb      	ldr	r3, [r7, #12]

    /* I2C2 interrupt Init */
    HAL_NVIC_SetPriority(I2C2_EV_IRQn, 0, 0);
 8000754:	2200      	movs	r2, #0
 8000756:	2100      	movs	r1, #0
 8000758:	2021      	movs	r0, #33	; 0x21
 800075a:	f000 feaa 	bl	80014b2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C2_EV_IRQn);
 800075e:	2021      	movs	r0, #33	; 0x21
 8000760:	f000 fec3 	bl	80014ea <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(I2C2_ER_IRQn, 0, 0);
 8000764:	2200      	movs	r2, #0
 8000766:	2100      	movs	r1, #0
 8000768:	2022      	movs	r0, #34	; 0x22
 800076a:	f000 fea2 	bl	80014b2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C2_ER_IRQn);
 800076e:	2022      	movs	r0, #34	; 0x22
 8000770:	f000 febb 	bl	80014ea <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }
}
 8000774:	bf00      	nop
 8000776:	3728      	adds	r7, #40	; 0x28
 8000778:	46bd      	mov	sp, r7
 800077a:	bd80      	pop	{r7, pc}
 800077c:	40005800 	.word	0x40005800
 8000780:	40023800 	.word	0x40023800
 8000784:	40020400 	.word	0x40020400

08000788 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000788:	b580      	push	{r7, lr}
 800078a:	b082      	sub	sp, #8
 800078c:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800078e:	f000 fd1f 	bl	80011d0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000792:	f000 f845 	bl	8000820 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000796:	f7ff fee7 	bl	8000568 <MX_GPIO_Init>
  MX_DMA_Init();
 800079a:	f7ff fe97 	bl	80004cc <MX_DMA_Init>
  MX_USB_DEVICE_Init();
 800079e:	f00b f889 	bl	800b8b4 <MX_USB_DEVICE_Init>
  MX_TIM4_Init();
 80007a2:	f000 fb49 	bl	8000e38 <MX_TIM4_Init>
  MX_I2C2_Init();
 80007a6:	f7ff ff69 	bl	800067c <MX_I2C2_Init>
  MX_SPI1_Init();
 80007aa:	f000 f8a9 	bl	8000900 <MX_SPI1_Init>
  MX_SPI2_Init();
 80007ae:	f000 f8dd 	bl	800096c <MX_SPI2_Init>
  MX_USART2_UART_Init();
 80007b2:	f000 fc37 	bl	8001024 <MX_USART2_UART_Init>
  /* USER CODE BEGIN 2 */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_SET);
 80007b6:	2201      	movs	r2, #1
 80007b8:	2110      	movs	r1, #16
 80007ba:	4817      	ldr	r0, [pc, #92]	; (8000818 <main+0x90>)
 80007bc:	f001 fbd6 	bl	8001f6c <HAL_GPIO_WritePin>

  HAL_Delay(1000);
 80007c0:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80007c4:	f000 fd76 	bl	80012b4 <HAL_Delay>

  uint8_t buffer[2] = {0, 0};
 80007c8:	2300      	movs	r3, #0
 80007ca:	80bb      	strh	r3, [r7, #4]

  HAL_StatusTypeDef status = 0;
 80007cc:	2300      	movs	r3, #0
 80007ce:	71fb      	strb	r3, [r7, #7]

  uint8_t addr = BMI270_REG_CHIP_ID | 0x80;
 80007d0:	2380      	movs	r3, #128	; 0x80
 80007d2:	70fb      	strb	r3, [r7, #3]

  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_RESET);
 80007d4:	2200      	movs	r2, #0
 80007d6:	2110      	movs	r1, #16
 80007d8:	480f      	ldr	r0, [pc, #60]	; (8000818 <main+0x90>)
 80007da:	f001 fbc7 	bl	8001f6c <HAL_GPIO_WritePin>

  HAL_SPI_Transmit(&hspi1, &addr, 1, 100);
 80007de:	1cf9      	adds	r1, r7, #3
 80007e0:	2364      	movs	r3, #100	; 0x64
 80007e2:	2201      	movs	r2, #1
 80007e4:	480d      	ldr	r0, [pc, #52]	; (800081c <main+0x94>)
 80007e6:	f005 f9bc 	bl	8005b62 <HAL_SPI_Transmit>
  status = HAL_SPI_Receive(&hspi1, buffer, 2, 100);
 80007ea:	1d39      	adds	r1, r7, #4
 80007ec:	2364      	movs	r3, #100	; 0x64
 80007ee:	2202      	movs	r2, #2
 80007f0:	480a      	ldr	r0, [pc, #40]	; (800081c <main+0x94>)
 80007f2:	f005 faf2 	bl	8005dda <HAL_SPI_Receive>
 80007f6:	4603      	mov	r3, r0
 80007f8:	71fb      	strb	r3, [r7, #7]

  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_SET);
 80007fa:	2201      	movs	r2, #1
 80007fc:	2110      	movs	r1, #16
 80007fe:	4806      	ldr	r0, [pc, #24]	; (8000818 <main+0x90>)
 8000800:	f001 fbb4 	bl	8001f6c <HAL_GPIO_WritePin>

  if(status == 0)
 8000804:	79fb      	ldrb	r3, [r7, #7]
 8000806:	2b00      	cmp	r3, #0
 8000808:	d104      	bne.n	8000814 <main+0x8c>
  {
	  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_SET);
 800080a:	2201      	movs	r2, #1
 800080c:	2110      	movs	r1, #16
 800080e:	4802      	ldr	r0, [pc, #8]	; (8000818 <main+0x90>)
 8000810:	f001 fbac 	bl	8001f6c <HAL_GPIO_WritePin>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000814:	e7fe      	b.n	8000814 <main+0x8c>
 8000816:	bf00      	nop
 8000818:	40020000 	.word	0x40020000
 800081c:	2000016c 	.word	0x2000016c

08000820 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000820:	b580      	push	{r7, lr}
 8000822:	b094      	sub	sp, #80	; 0x50
 8000824:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000826:	f107 0320 	add.w	r3, r7, #32
 800082a:	2230      	movs	r2, #48	; 0x30
 800082c:	2100      	movs	r1, #0
 800082e:	4618      	mov	r0, r3
 8000830:	f00b fd58 	bl	800c2e4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000834:	f107 030c 	add.w	r3, r7, #12
 8000838:	2200      	movs	r2, #0
 800083a:	601a      	str	r2, [r3, #0]
 800083c:	605a      	str	r2, [r3, #4]
 800083e:	609a      	str	r2, [r3, #8]
 8000840:	60da      	str	r2, [r3, #12]
 8000842:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000844:	2300      	movs	r3, #0
 8000846:	60bb      	str	r3, [r7, #8]
 8000848:	4b28      	ldr	r3, [pc, #160]	; (80008ec <SystemClock_Config+0xcc>)
 800084a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800084c:	4a27      	ldr	r2, [pc, #156]	; (80008ec <SystemClock_Config+0xcc>)
 800084e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000852:	6413      	str	r3, [r2, #64]	; 0x40
 8000854:	4b25      	ldr	r3, [pc, #148]	; (80008ec <SystemClock_Config+0xcc>)
 8000856:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000858:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800085c:	60bb      	str	r3, [r7, #8]
 800085e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000860:	2300      	movs	r3, #0
 8000862:	607b      	str	r3, [r7, #4]
 8000864:	4b22      	ldr	r3, [pc, #136]	; (80008f0 <SystemClock_Config+0xd0>)
 8000866:	681b      	ldr	r3, [r3, #0]
 8000868:	4a21      	ldr	r2, [pc, #132]	; (80008f0 <SystemClock_Config+0xd0>)
 800086a:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800086e:	6013      	str	r3, [r2, #0]
 8000870:	4b1f      	ldr	r3, [pc, #124]	; (80008f0 <SystemClock_Config+0xd0>)
 8000872:	681b      	ldr	r3, [r3, #0]
 8000874:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000878:	607b      	str	r3, [r7, #4]
 800087a:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800087c:	2301      	movs	r3, #1
 800087e:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8000880:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000884:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000886:	2302      	movs	r3, #2
 8000888:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800088a:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800088e:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8000890:	2304      	movs	r3, #4
 8000892:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 8000894:	23a8      	movs	r3, #168	; 0xa8
 8000896:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8000898:	2302      	movs	r3, #2
 800089a:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 800089c:	2307      	movs	r3, #7
 800089e:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80008a0:	f107 0320 	add.w	r3, r7, #32
 80008a4:	4618      	mov	r0, r3
 80008a6:	f004 fc3b 	bl	8005120 <HAL_RCC_OscConfig>
 80008aa:	4603      	mov	r3, r0
 80008ac:	2b00      	cmp	r3, #0
 80008ae:	d001      	beq.n	80008b4 <SystemClock_Config+0x94>
  {
    Error_Handler();
 80008b0:	f000 f820 	bl	80008f4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80008b4:	230f      	movs	r3, #15
 80008b6:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80008b8:	2302      	movs	r3, #2
 80008ba:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80008bc:	2300      	movs	r3, #0
 80008be:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80008c0:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80008c4:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80008c6:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80008ca:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80008cc:	f107 030c 	add.w	r3, r7, #12
 80008d0:	2105      	movs	r1, #5
 80008d2:	4618      	mov	r0, r3
 80008d4:	f004 fe9c 	bl	8005610 <HAL_RCC_ClockConfig>
 80008d8:	4603      	mov	r3, r0
 80008da:	2b00      	cmp	r3, #0
 80008dc:	d001      	beq.n	80008e2 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 80008de:	f000 f809 	bl	80008f4 <Error_Handler>
  }
}
 80008e2:	bf00      	nop
 80008e4:	3750      	adds	r7, #80	; 0x50
 80008e6:	46bd      	mov	sp, r7
 80008e8:	bd80      	pop	{r7, pc}
 80008ea:	bf00      	nop
 80008ec:	40023800 	.word	0x40023800
 80008f0:	40007000 	.word	0x40007000

080008f4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80008f4:	b480      	push	{r7}
 80008f6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80008f8:	b672      	cpsid	i
}
 80008fa:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80008fc:	e7fe      	b.n	80008fc <Error_Handler+0x8>
	...

08000900 <MX_SPI1_Init>:
DMA_HandleTypeDef hdma_spi2_tx;
DMA_HandleTypeDef hdma_spi2_rx;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8000900:	b580      	push	{r7, lr}
 8000902:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 8000904:	4b17      	ldr	r3, [pc, #92]	; (8000964 <MX_SPI1_Init+0x64>)
 8000906:	4a18      	ldr	r2, [pc, #96]	; (8000968 <MX_SPI1_Init+0x68>)
 8000908:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800090a:	4b16      	ldr	r3, [pc, #88]	; (8000964 <MX_SPI1_Init+0x64>)
 800090c:	f44f 7282 	mov.w	r2, #260	; 0x104
 8000910:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8000912:	4b14      	ldr	r3, [pc, #80]	; (8000964 <MX_SPI1_Init+0x64>)
 8000914:	2200      	movs	r2, #0
 8000916:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8000918:	4b12      	ldr	r3, [pc, #72]	; (8000964 <MX_SPI1_Init+0x64>)
 800091a:	2200      	movs	r2, #0
 800091c:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_HIGH;
 800091e:	4b11      	ldr	r3, [pc, #68]	; (8000964 <MX_SPI1_Init+0x64>)
 8000920:	2202      	movs	r2, #2
 8000922:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_2EDGE;
 8000924:	4b0f      	ldr	r3, [pc, #60]	; (8000964 <MX_SPI1_Init+0x64>)
 8000926:	2201      	movs	r2, #1
 8000928:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 800092a:	4b0e      	ldr	r3, [pc, #56]	; (8000964 <MX_SPI1_Init+0x64>)
 800092c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8000930:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8000932:	4b0c      	ldr	r3, [pc, #48]	; (8000964 <MX_SPI1_Init+0x64>)
 8000934:	2210      	movs	r2, #16
 8000936:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8000938:	4b0a      	ldr	r3, [pc, #40]	; (8000964 <MX_SPI1_Init+0x64>)
 800093a:	2200      	movs	r2, #0
 800093c:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 800093e:	4b09      	ldr	r3, [pc, #36]	; (8000964 <MX_SPI1_Init+0x64>)
 8000940:	2200      	movs	r2, #0
 8000942:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8000944:	4b07      	ldr	r3, [pc, #28]	; (8000964 <MX_SPI1_Init+0x64>)
 8000946:	2200      	movs	r2, #0
 8000948:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 800094a:	4b06      	ldr	r3, [pc, #24]	; (8000964 <MX_SPI1_Init+0x64>)
 800094c:	220a      	movs	r2, #10
 800094e:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8000950:	4804      	ldr	r0, [pc, #16]	; (8000964 <MX_SPI1_Init+0x64>)
 8000952:	f005 f87d 	bl	8005a50 <HAL_SPI_Init>
 8000956:	4603      	mov	r3, r0
 8000958:	2b00      	cmp	r3, #0
 800095a:	d001      	beq.n	8000960 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 800095c:	f7ff ffca 	bl	80008f4 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8000960:	bf00      	nop
 8000962:	bd80      	pop	{r7, pc}
 8000964:	2000016c 	.word	0x2000016c
 8000968:	40013000 	.word	0x40013000

0800096c <MX_SPI2_Init>:
/* SPI2 init function */
void MX_SPI2_Init(void)
{
 800096c:	b580      	push	{r7, lr}
 800096e:	af00      	add	r7, sp, #0
  /* USER CODE END SPI2_Init 0 */

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  hspi2.Instance = SPI2;
 8000970:	4b17      	ldr	r3, [pc, #92]	; (80009d0 <MX_SPI2_Init+0x64>)
 8000972:	4a18      	ldr	r2, [pc, #96]	; (80009d4 <MX_SPI2_Init+0x68>)
 8000974:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8000976:	4b16      	ldr	r3, [pc, #88]	; (80009d0 <MX_SPI2_Init+0x64>)
 8000978:	f44f 7282 	mov.w	r2, #260	; 0x104
 800097c:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 800097e:	4b14      	ldr	r3, [pc, #80]	; (80009d0 <MX_SPI2_Init+0x64>)
 8000980:	2200      	movs	r2, #0
 8000982:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8000984:	4b12      	ldr	r3, [pc, #72]	; (80009d0 <MX_SPI2_Init+0x64>)
 8000986:	2200      	movs	r2, #0
 8000988:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 800098a:	4b11      	ldr	r3, [pc, #68]	; (80009d0 <MX_SPI2_Init+0x64>)
 800098c:	2200      	movs	r2, #0
 800098e:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8000990:	4b0f      	ldr	r3, [pc, #60]	; (80009d0 <MX_SPI2_Init+0x64>)
 8000992:	2200      	movs	r2, #0
 8000994:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8000996:	4b0e      	ldr	r3, [pc, #56]	; (80009d0 <MX_SPI2_Init+0x64>)
 8000998:	f44f 7200 	mov.w	r2, #512	; 0x200
 800099c:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800099e:	4b0c      	ldr	r3, [pc, #48]	; (80009d0 <MX_SPI2_Init+0x64>)
 80009a0:	2200      	movs	r2, #0
 80009a2:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80009a4:	4b0a      	ldr	r3, [pc, #40]	; (80009d0 <MX_SPI2_Init+0x64>)
 80009a6:	2200      	movs	r2, #0
 80009a8:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 80009aa:	4b09      	ldr	r3, [pc, #36]	; (80009d0 <MX_SPI2_Init+0x64>)
 80009ac:	2200      	movs	r2, #0
 80009ae:	625a      	str	r2, [r3, #36]	; 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80009b0:	4b07      	ldr	r3, [pc, #28]	; (80009d0 <MX_SPI2_Init+0x64>)
 80009b2:	2200      	movs	r2, #0
 80009b4:	629a      	str	r2, [r3, #40]	; 0x28
  hspi2.Init.CRCPolynomial = 10;
 80009b6:	4b06      	ldr	r3, [pc, #24]	; (80009d0 <MX_SPI2_Init+0x64>)
 80009b8:	220a      	movs	r2, #10
 80009ba:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 80009bc:	4804      	ldr	r0, [pc, #16]	; (80009d0 <MX_SPI2_Init+0x64>)
 80009be:	f005 f847 	bl	8005a50 <HAL_SPI_Init>
 80009c2:	4603      	mov	r3, r0
 80009c4:	2b00      	cmp	r3, #0
 80009c6:	d001      	beq.n	80009cc <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 80009c8:	f7ff ff94 	bl	80008f4 <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 80009cc:	bf00      	nop
 80009ce:	bd80      	pop	{r7, pc}
 80009d0:	200001c4 	.word	0x200001c4
 80009d4:	40003800 	.word	0x40003800

080009d8 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 80009d8:	b580      	push	{r7, lr}
 80009da:	b08c      	sub	sp, #48	; 0x30
 80009dc:	af00      	add	r7, sp, #0
 80009de:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80009e0:	f107 031c 	add.w	r3, r7, #28
 80009e4:	2200      	movs	r2, #0
 80009e6:	601a      	str	r2, [r3, #0]
 80009e8:	605a      	str	r2, [r3, #4]
 80009ea:	609a      	str	r2, [r3, #8]
 80009ec:	60da      	str	r2, [r3, #12]
 80009ee:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 80009f0:	687b      	ldr	r3, [r7, #4]
 80009f2:	681b      	ldr	r3, [r3, #0]
 80009f4:	4a96      	ldr	r2, [pc, #600]	; (8000c50 <HAL_SPI_MspInit+0x278>)
 80009f6:	4293      	cmp	r3, r2
 80009f8:	f040 8091 	bne.w	8000b1e <HAL_SPI_MspInit+0x146>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80009fc:	2300      	movs	r3, #0
 80009fe:	61bb      	str	r3, [r7, #24]
 8000a00:	4b94      	ldr	r3, [pc, #592]	; (8000c54 <HAL_SPI_MspInit+0x27c>)
 8000a02:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000a04:	4a93      	ldr	r2, [pc, #588]	; (8000c54 <HAL_SPI_MspInit+0x27c>)
 8000a06:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8000a0a:	6453      	str	r3, [r2, #68]	; 0x44
 8000a0c:	4b91      	ldr	r3, [pc, #580]	; (8000c54 <HAL_SPI_MspInit+0x27c>)
 8000a0e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000a10:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8000a14:	61bb      	str	r3, [r7, #24]
 8000a16:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000a18:	2300      	movs	r3, #0
 8000a1a:	617b      	str	r3, [r7, #20]
 8000a1c:	4b8d      	ldr	r3, [pc, #564]	; (8000c54 <HAL_SPI_MspInit+0x27c>)
 8000a1e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a20:	4a8c      	ldr	r2, [pc, #560]	; (8000c54 <HAL_SPI_MspInit+0x27c>)
 8000a22:	f043 0301 	orr.w	r3, r3, #1
 8000a26:	6313      	str	r3, [r2, #48]	; 0x30
 8000a28:	4b8a      	ldr	r3, [pc, #552]	; (8000c54 <HAL_SPI_MspInit+0x27c>)
 8000a2a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000a2c:	f003 0301 	and.w	r3, r3, #1
 8000a30:	617b      	str	r3, [r7, #20]
 8000a32:	697b      	ldr	r3, [r7, #20]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8000a34:	23e0      	movs	r3, #224	; 0xe0
 8000a36:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000a38:	2302      	movs	r3, #2
 8000a3a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000a3c:	2300      	movs	r3, #0
 8000a3e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000a40:	2303      	movs	r3, #3
 8000a42:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8000a44:	2305      	movs	r3, #5
 8000a46:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000a48:	f107 031c 	add.w	r3, r7, #28
 8000a4c:	4619      	mov	r1, r3
 8000a4e:	4882      	ldr	r0, [pc, #520]	; (8000c58 <HAL_SPI_MspInit+0x280>)
 8000a50:	f001 f8f0 	bl	8001c34 <HAL_GPIO_Init>

    /* SPI1 DMA Init */
    /* SPI1_RX Init */
    hdma_spi1_rx.Instance = DMA2_Stream2;
 8000a54:	4b81      	ldr	r3, [pc, #516]	; (8000c5c <HAL_SPI_MspInit+0x284>)
 8000a56:	4a82      	ldr	r2, [pc, #520]	; (8000c60 <HAL_SPI_MspInit+0x288>)
 8000a58:	601a      	str	r2, [r3, #0]
    hdma_spi1_rx.Init.Channel = DMA_CHANNEL_3;
 8000a5a:	4b80      	ldr	r3, [pc, #512]	; (8000c5c <HAL_SPI_MspInit+0x284>)
 8000a5c:	f04f 62c0 	mov.w	r2, #100663296	; 0x6000000
 8000a60:	605a      	str	r2, [r3, #4]
    hdma_spi1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000a62:	4b7e      	ldr	r3, [pc, #504]	; (8000c5c <HAL_SPI_MspInit+0x284>)
 8000a64:	2200      	movs	r2, #0
 8000a66:	609a      	str	r2, [r3, #8]
    hdma_spi1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000a68:	4b7c      	ldr	r3, [pc, #496]	; (8000c5c <HAL_SPI_MspInit+0x284>)
 8000a6a:	2200      	movs	r2, #0
 8000a6c:	60da      	str	r2, [r3, #12]
    hdma_spi1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8000a6e:	4b7b      	ldr	r3, [pc, #492]	; (8000c5c <HAL_SPI_MspInit+0x284>)
 8000a70:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8000a74:	611a      	str	r2, [r3, #16]
    hdma_spi1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8000a76:	4b79      	ldr	r3, [pc, #484]	; (8000c5c <HAL_SPI_MspInit+0x284>)
 8000a78:	2200      	movs	r2, #0
 8000a7a:	615a      	str	r2, [r3, #20]
    hdma_spi1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8000a7c:	4b77      	ldr	r3, [pc, #476]	; (8000c5c <HAL_SPI_MspInit+0x284>)
 8000a7e:	2200      	movs	r2, #0
 8000a80:	619a      	str	r2, [r3, #24]
    hdma_spi1_rx.Init.Mode = DMA_NORMAL;
 8000a82:	4b76      	ldr	r3, [pc, #472]	; (8000c5c <HAL_SPI_MspInit+0x284>)
 8000a84:	2200      	movs	r2, #0
 8000a86:	61da      	str	r2, [r3, #28]
    hdma_spi1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8000a88:	4b74      	ldr	r3, [pc, #464]	; (8000c5c <HAL_SPI_MspInit+0x284>)
 8000a8a:	2200      	movs	r2, #0
 8000a8c:	621a      	str	r2, [r3, #32]
    hdma_spi1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8000a8e:	4b73      	ldr	r3, [pc, #460]	; (8000c5c <HAL_SPI_MspInit+0x284>)
 8000a90:	2200      	movs	r2, #0
 8000a92:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_spi1_rx) != HAL_OK)
 8000a94:	4871      	ldr	r0, [pc, #452]	; (8000c5c <HAL_SPI_MspInit+0x284>)
 8000a96:	f000 fd43 	bl	8001520 <HAL_DMA_Init>
 8000a9a:	4603      	mov	r3, r0
 8000a9c:	2b00      	cmp	r3, #0
 8000a9e:	d001      	beq.n	8000aa4 <HAL_SPI_MspInit+0xcc>
    {
      Error_Handler();
 8000aa0:	f7ff ff28 	bl	80008f4 <Error_Handler>
    }

    __HAL_LINKDMA(spiHandle,hdmarx,hdma_spi1_rx);
 8000aa4:	687b      	ldr	r3, [r7, #4]
 8000aa6:	4a6d      	ldr	r2, [pc, #436]	; (8000c5c <HAL_SPI_MspInit+0x284>)
 8000aa8:	64da      	str	r2, [r3, #76]	; 0x4c
 8000aaa:	4a6c      	ldr	r2, [pc, #432]	; (8000c5c <HAL_SPI_MspInit+0x284>)
 8000aac:	687b      	ldr	r3, [r7, #4]
 8000aae:	6393      	str	r3, [r2, #56]	; 0x38

    /* SPI1_TX Init */
    hdma_spi1_tx.Instance = DMA2_Stream3;
 8000ab0:	4b6c      	ldr	r3, [pc, #432]	; (8000c64 <HAL_SPI_MspInit+0x28c>)
 8000ab2:	4a6d      	ldr	r2, [pc, #436]	; (8000c68 <HAL_SPI_MspInit+0x290>)
 8000ab4:	601a      	str	r2, [r3, #0]
    hdma_spi1_tx.Init.Channel = DMA_CHANNEL_3;
 8000ab6:	4b6b      	ldr	r3, [pc, #428]	; (8000c64 <HAL_SPI_MspInit+0x28c>)
 8000ab8:	f04f 62c0 	mov.w	r2, #100663296	; 0x6000000
 8000abc:	605a      	str	r2, [r3, #4]
    hdma_spi1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8000abe:	4b69      	ldr	r3, [pc, #420]	; (8000c64 <HAL_SPI_MspInit+0x28c>)
 8000ac0:	2240      	movs	r2, #64	; 0x40
 8000ac2:	609a      	str	r2, [r3, #8]
    hdma_spi1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000ac4:	4b67      	ldr	r3, [pc, #412]	; (8000c64 <HAL_SPI_MspInit+0x28c>)
 8000ac6:	2200      	movs	r2, #0
 8000ac8:	60da      	str	r2, [r3, #12]
    hdma_spi1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8000aca:	4b66      	ldr	r3, [pc, #408]	; (8000c64 <HAL_SPI_MspInit+0x28c>)
 8000acc:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8000ad0:	611a      	str	r2, [r3, #16]
    hdma_spi1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8000ad2:	4b64      	ldr	r3, [pc, #400]	; (8000c64 <HAL_SPI_MspInit+0x28c>)
 8000ad4:	2200      	movs	r2, #0
 8000ad6:	615a      	str	r2, [r3, #20]
    hdma_spi1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8000ad8:	4b62      	ldr	r3, [pc, #392]	; (8000c64 <HAL_SPI_MspInit+0x28c>)
 8000ada:	2200      	movs	r2, #0
 8000adc:	619a      	str	r2, [r3, #24]
    hdma_spi1_tx.Init.Mode = DMA_NORMAL;
 8000ade:	4b61      	ldr	r3, [pc, #388]	; (8000c64 <HAL_SPI_MspInit+0x28c>)
 8000ae0:	2200      	movs	r2, #0
 8000ae2:	61da      	str	r2, [r3, #28]
    hdma_spi1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8000ae4:	4b5f      	ldr	r3, [pc, #380]	; (8000c64 <HAL_SPI_MspInit+0x28c>)
 8000ae6:	2200      	movs	r2, #0
 8000ae8:	621a      	str	r2, [r3, #32]
    hdma_spi1_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8000aea:	4b5e      	ldr	r3, [pc, #376]	; (8000c64 <HAL_SPI_MspInit+0x28c>)
 8000aec:	2200      	movs	r2, #0
 8000aee:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_spi1_tx) != HAL_OK)
 8000af0:	485c      	ldr	r0, [pc, #368]	; (8000c64 <HAL_SPI_MspInit+0x28c>)
 8000af2:	f000 fd15 	bl	8001520 <HAL_DMA_Init>
 8000af6:	4603      	mov	r3, r0
 8000af8:	2b00      	cmp	r3, #0
 8000afa:	d001      	beq.n	8000b00 <HAL_SPI_MspInit+0x128>
    {
      Error_Handler();
 8000afc:	f7ff fefa 	bl	80008f4 <Error_Handler>
    }

    __HAL_LINKDMA(spiHandle,hdmatx,hdma_spi1_tx);
 8000b00:	687b      	ldr	r3, [r7, #4]
 8000b02:	4a58      	ldr	r2, [pc, #352]	; (8000c64 <HAL_SPI_MspInit+0x28c>)
 8000b04:	649a      	str	r2, [r3, #72]	; 0x48
 8000b06:	4a57      	ldr	r2, [pc, #348]	; (8000c64 <HAL_SPI_MspInit+0x28c>)
 8000b08:	687b      	ldr	r3, [r7, #4]
 8000b0a:	6393      	str	r3, [r2, #56]	; 0x38

    /* SPI1 interrupt Init */
    HAL_NVIC_SetPriority(SPI1_IRQn, 0, 0);
 8000b0c:	2200      	movs	r2, #0
 8000b0e:	2100      	movs	r1, #0
 8000b10:	2023      	movs	r0, #35	; 0x23
 8000b12:	f000 fcce 	bl	80014b2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI1_IRQn);
 8000b16:	2023      	movs	r0, #35	; 0x23
 8000b18:	f000 fce7 	bl	80014ea <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(SPI2_IRQn);
  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }
}
 8000b1c:	e094      	b.n	8000c48 <HAL_SPI_MspInit+0x270>
  else if(spiHandle->Instance==SPI2)
 8000b1e:	687b      	ldr	r3, [r7, #4]
 8000b20:	681b      	ldr	r3, [r3, #0]
 8000b22:	4a52      	ldr	r2, [pc, #328]	; (8000c6c <HAL_SPI_MspInit+0x294>)
 8000b24:	4293      	cmp	r3, r2
 8000b26:	f040 808f 	bne.w	8000c48 <HAL_SPI_MspInit+0x270>
    __HAL_RCC_SPI2_CLK_ENABLE();
 8000b2a:	2300      	movs	r3, #0
 8000b2c:	613b      	str	r3, [r7, #16]
 8000b2e:	4b49      	ldr	r3, [pc, #292]	; (8000c54 <HAL_SPI_MspInit+0x27c>)
 8000b30:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000b32:	4a48      	ldr	r2, [pc, #288]	; (8000c54 <HAL_SPI_MspInit+0x27c>)
 8000b34:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000b38:	6413      	str	r3, [r2, #64]	; 0x40
 8000b3a:	4b46      	ldr	r3, [pc, #280]	; (8000c54 <HAL_SPI_MspInit+0x27c>)
 8000b3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000b3e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000b42:	613b      	str	r3, [r7, #16]
 8000b44:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000b46:	2300      	movs	r3, #0
 8000b48:	60fb      	str	r3, [r7, #12]
 8000b4a:	4b42      	ldr	r3, [pc, #264]	; (8000c54 <HAL_SPI_MspInit+0x27c>)
 8000b4c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b4e:	4a41      	ldr	r2, [pc, #260]	; (8000c54 <HAL_SPI_MspInit+0x27c>)
 8000b50:	f043 0302 	orr.w	r3, r3, #2
 8000b54:	6313      	str	r3, [r2, #48]	; 0x30
 8000b56:	4b3f      	ldr	r3, [pc, #252]	; (8000c54 <HAL_SPI_MspInit+0x27c>)
 8000b58:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000b5a:	f003 0302 	and.w	r3, r3, #2
 8000b5e:	60fb      	str	r3, [r7, #12]
 8000b60:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 8000b62:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 8000b66:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000b68:	2302      	movs	r3, #2
 8000b6a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000b6c:	2300      	movs	r3, #0
 8000b6e:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000b70:	2303      	movs	r3, #3
 8000b72:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8000b74:	2305      	movs	r3, #5
 8000b76:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8000b78:	f107 031c 	add.w	r3, r7, #28
 8000b7c:	4619      	mov	r1, r3
 8000b7e:	483c      	ldr	r0, [pc, #240]	; (8000c70 <HAL_SPI_MspInit+0x298>)
 8000b80:	f001 f858 	bl	8001c34 <HAL_GPIO_Init>
    hdma_spi2_tx.Instance = DMA1_Stream4;
 8000b84:	4b3b      	ldr	r3, [pc, #236]	; (8000c74 <HAL_SPI_MspInit+0x29c>)
 8000b86:	4a3c      	ldr	r2, [pc, #240]	; (8000c78 <HAL_SPI_MspInit+0x2a0>)
 8000b88:	601a      	str	r2, [r3, #0]
    hdma_spi2_tx.Init.Channel = DMA_CHANNEL_0;
 8000b8a:	4b3a      	ldr	r3, [pc, #232]	; (8000c74 <HAL_SPI_MspInit+0x29c>)
 8000b8c:	2200      	movs	r2, #0
 8000b8e:	605a      	str	r2, [r3, #4]
    hdma_spi2_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8000b90:	4b38      	ldr	r3, [pc, #224]	; (8000c74 <HAL_SPI_MspInit+0x29c>)
 8000b92:	2240      	movs	r2, #64	; 0x40
 8000b94:	609a      	str	r2, [r3, #8]
    hdma_spi2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000b96:	4b37      	ldr	r3, [pc, #220]	; (8000c74 <HAL_SPI_MspInit+0x29c>)
 8000b98:	2200      	movs	r2, #0
 8000b9a:	60da      	str	r2, [r3, #12]
    hdma_spi2_tx.Init.MemInc = DMA_MINC_ENABLE;
 8000b9c:	4b35      	ldr	r3, [pc, #212]	; (8000c74 <HAL_SPI_MspInit+0x29c>)
 8000b9e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8000ba2:	611a      	str	r2, [r3, #16]
    hdma_spi2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8000ba4:	4b33      	ldr	r3, [pc, #204]	; (8000c74 <HAL_SPI_MspInit+0x29c>)
 8000ba6:	2200      	movs	r2, #0
 8000ba8:	615a      	str	r2, [r3, #20]
    hdma_spi2_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8000baa:	4b32      	ldr	r3, [pc, #200]	; (8000c74 <HAL_SPI_MspInit+0x29c>)
 8000bac:	2200      	movs	r2, #0
 8000bae:	619a      	str	r2, [r3, #24]
    hdma_spi2_tx.Init.Mode = DMA_NORMAL;
 8000bb0:	4b30      	ldr	r3, [pc, #192]	; (8000c74 <HAL_SPI_MspInit+0x29c>)
 8000bb2:	2200      	movs	r2, #0
 8000bb4:	61da      	str	r2, [r3, #28]
    hdma_spi2_tx.Init.Priority = DMA_PRIORITY_LOW;
 8000bb6:	4b2f      	ldr	r3, [pc, #188]	; (8000c74 <HAL_SPI_MspInit+0x29c>)
 8000bb8:	2200      	movs	r2, #0
 8000bba:	621a      	str	r2, [r3, #32]
    hdma_spi2_tx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8000bbc:	4b2d      	ldr	r3, [pc, #180]	; (8000c74 <HAL_SPI_MspInit+0x29c>)
 8000bbe:	2200      	movs	r2, #0
 8000bc0:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_spi2_tx) != HAL_OK)
 8000bc2:	482c      	ldr	r0, [pc, #176]	; (8000c74 <HAL_SPI_MspInit+0x29c>)
 8000bc4:	f000 fcac 	bl	8001520 <HAL_DMA_Init>
 8000bc8:	4603      	mov	r3, r0
 8000bca:	2b00      	cmp	r3, #0
 8000bcc:	d001      	beq.n	8000bd2 <HAL_SPI_MspInit+0x1fa>
      Error_Handler();
 8000bce:	f7ff fe91 	bl	80008f4 <Error_Handler>
    __HAL_LINKDMA(spiHandle,hdmatx,hdma_spi2_tx);
 8000bd2:	687b      	ldr	r3, [r7, #4]
 8000bd4:	4a27      	ldr	r2, [pc, #156]	; (8000c74 <HAL_SPI_MspInit+0x29c>)
 8000bd6:	649a      	str	r2, [r3, #72]	; 0x48
 8000bd8:	4a26      	ldr	r2, [pc, #152]	; (8000c74 <HAL_SPI_MspInit+0x29c>)
 8000bda:	687b      	ldr	r3, [r7, #4]
 8000bdc:	6393      	str	r3, [r2, #56]	; 0x38
    hdma_spi2_rx.Instance = DMA1_Stream3;
 8000bde:	4b27      	ldr	r3, [pc, #156]	; (8000c7c <HAL_SPI_MspInit+0x2a4>)
 8000be0:	4a27      	ldr	r2, [pc, #156]	; (8000c80 <HAL_SPI_MspInit+0x2a8>)
 8000be2:	601a      	str	r2, [r3, #0]
    hdma_spi2_rx.Init.Channel = DMA_CHANNEL_0;
 8000be4:	4b25      	ldr	r3, [pc, #148]	; (8000c7c <HAL_SPI_MspInit+0x2a4>)
 8000be6:	2200      	movs	r2, #0
 8000be8:	605a      	str	r2, [r3, #4]
    hdma_spi2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8000bea:	4b24      	ldr	r3, [pc, #144]	; (8000c7c <HAL_SPI_MspInit+0x2a4>)
 8000bec:	2200      	movs	r2, #0
 8000bee:	609a      	str	r2, [r3, #8]
    hdma_spi2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000bf0:	4b22      	ldr	r3, [pc, #136]	; (8000c7c <HAL_SPI_MspInit+0x2a4>)
 8000bf2:	2200      	movs	r2, #0
 8000bf4:	60da      	str	r2, [r3, #12]
    hdma_spi2_rx.Init.MemInc = DMA_MINC_ENABLE;
 8000bf6:	4b21      	ldr	r3, [pc, #132]	; (8000c7c <HAL_SPI_MspInit+0x2a4>)
 8000bf8:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8000bfc:	611a      	str	r2, [r3, #16]
    hdma_spi2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8000bfe:	4b1f      	ldr	r3, [pc, #124]	; (8000c7c <HAL_SPI_MspInit+0x2a4>)
 8000c00:	2200      	movs	r2, #0
 8000c02:	615a      	str	r2, [r3, #20]
    hdma_spi2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8000c04:	4b1d      	ldr	r3, [pc, #116]	; (8000c7c <HAL_SPI_MspInit+0x2a4>)
 8000c06:	2200      	movs	r2, #0
 8000c08:	619a      	str	r2, [r3, #24]
    hdma_spi2_rx.Init.Mode = DMA_NORMAL;
 8000c0a:	4b1c      	ldr	r3, [pc, #112]	; (8000c7c <HAL_SPI_MspInit+0x2a4>)
 8000c0c:	2200      	movs	r2, #0
 8000c0e:	61da      	str	r2, [r3, #28]
    hdma_spi2_rx.Init.Priority = DMA_PRIORITY_LOW;
 8000c10:	4b1a      	ldr	r3, [pc, #104]	; (8000c7c <HAL_SPI_MspInit+0x2a4>)
 8000c12:	2200      	movs	r2, #0
 8000c14:	621a      	str	r2, [r3, #32]
    hdma_spi2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8000c16:	4b19      	ldr	r3, [pc, #100]	; (8000c7c <HAL_SPI_MspInit+0x2a4>)
 8000c18:	2200      	movs	r2, #0
 8000c1a:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_spi2_rx) != HAL_OK)
 8000c1c:	4817      	ldr	r0, [pc, #92]	; (8000c7c <HAL_SPI_MspInit+0x2a4>)
 8000c1e:	f000 fc7f 	bl	8001520 <HAL_DMA_Init>
 8000c22:	4603      	mov	r3, r0
 8000c24:	2b00      	cmp	r3, #0
 8000c26:	d001      	beq.n	8000c2c <HAL_SPI_MspInit+0x254>
      Error_Handler();
 8000c28:	f7ff fe64 	bl	80008f4 <Error_Handler>
    __HAL_LINKDMA(spiHandle,hdmarx,hdma_spi2_rx);
 8000c2c:	687b      	ldr	r3, [r7, #4]
 8000c2e:	4a13      	ldr	r2, [pc, #76]	; (8000c7c <HAL_SPI_MspInit+0x2a4>)
 8000c30:	64da      	str	r2, [r3, #76]	; 0x4c
 8000c32:	4a12      	ldr	r2, [pc, #72]	; (8000c7c <HAL_SPI_MspInit+0x2a4>)
 8000c34:	687b      	ldr	r3, [r7, #4]
 8000c36:	6393      	str	r3, [r2, #56]	; 0x38
    HAL_NVIC_SetPriority(SPI2_IRQn, 0, 0);
 8000c38:	2200      	movs	r2, #0
 8000c3a:	2100      	movs	r1, #0
 8000c3c:	2024      	movs	r0, #36	; 0x24
 8000c3e:	f000 fc38 	bl	80014b2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(SPI2_IRQn);
 8000c42:	2024      	movs	r0, #36	; 0x24
 8000c44:	f000 fc51 	bl	80014ea <HAL_NVIC_EnableIRQ>
}
 8000c48:	bf00      	nop
 8000c4a:	3730      	adds	r7, #48	; 0x30
 8000c4c:	46bd      	mov	sp, r7
 8000c4e:	bd80      	pop	{r7, pc}
 8000c50:	40013000 	.word	0x40013000
 8000c54:	40023800 	.word	0x40023800
 8000c58:	40020000 	.word	0x40020000
 8000c5c:	2000021c 	.word	0x2000021c
 8000c60:	40026440 	.word	0x40026440
 8000c64:	2000027c 	.word	0x2000027c
 8000c68:	40026458 	.word	0x40026458
 8000c6c:	40003800 	.word	0x40003800
 8000c70:	40020400 	.word	0x40020400
 8000c74:	200002dc 	.word	0x200002dc
 8000c78:	40026070 	.word	0x40026070
 8000c7c:	2000033c 	.word	0x2000033c
 8000c80:	40026058 	.word	0x40026058

08000c84 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000c84:	b480      	push	{r7}
 8000c86:	b083      	sub	sp, #12
 8000c88:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000c8a:	2300      	movs	r3, #0
 8000c8c:	607b      	str	r3, [r7, #4]
 8000c8e:	4b10      	ldr	r3, [pc, #64]	; (8000cd0 <HAL_MspInit+0x4c>)
 8000c90:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000c92:	4a0f      	ldr	r2, [pc, #60]	; (8000cd0 <HAL_MspInit+0x4c>)
 8000c94:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000c98:	6453      	str	r3, [r2, #68]	; 0x44
 8000c9a:	4b0d      	ldr	r3, [pc, #52]	; (8000cd0 <HAL_MspInit+0x4c>)
 8000c9c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000c9e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000ca2:	607b      	str	r3, [r7, #4]
 8000ca4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000ca6:	2300      	movs	r3, #0
 8000ca8:	603b      	str	r3, [r7, #0]
 8000caa:	4b09      	ldr	r3, [pc, #36]	; (8000cd0 <HAL_MspInit+0x4c>)
 8000cac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000cae:	4a08      	ldr	r2, [pc, #32]	; (8000cd0 <HAL_MspInit+0x4c>)
 8000cb0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000cb4:	6413      	str	r3, [r2, #64]	; 0x40
 8000cb6:	4b06      	ldr	r3, [pc, #24]	; (8000cd0 <HAL_MspInit+0x4c>)
 8000cb8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000cba:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000cbe:	603b      	str	r3, [r7, #0]
 8000cc0:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8000cc2:	bf00      	nop
 8000cc4:	370c      	adds	r7, #12
 8000cc6:	46bd      	mov	sp, r7
 8000cc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ccc:	4770      	bx	lr
 8000cce:	bf00      	nop
 8000cd0:	40023800 	.word	0x40023800

08000cd4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000cd4:	b480      	push	{r7}
 8000cd6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000cd8:	e7fe      	b.n	8000cd8 <NMI_Handler+0x4>

08000cda <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000cda:	b480      	push	{r7}
 8000cdc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000cde:	e7fe      	b.n	8000cde <HardFault_Handler+0x4>

08000ce0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000ce0:	b480      	push	{r7}
 8000ce2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000ce4:	e7fe      	b.n	8000ce4 <MemManage_Handler+0x4>

08000ce6 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000ce6:	b480      	push	{r7}
 8000ce8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000cea:	e7fe      	b.n	8000cea <BusFault_Handler+0x4>

08000cec <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000cec:	b480      	push	{r7}
 8000cee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000cf0:	e7fe      	b.n	8000cf0 <UsageFault_Handler+0x4>

08000cf2 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8000cf2:	b480      	push	{r7}
 8000cf4:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000cf6:	bf00      	nop
 8000cf8:	46bd      	mov	sp, r7
 8000cfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cfe:	4770      	bx	lr

08000d00 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000d00:	b480      	push	{r7}
 8000d02:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000d04:	bf00      	nop
 8000d06:	46bd      	mov	sp, r7
 8000d08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d0c:	4770      	bx	lr

08000d0e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000d0e:	b480      	push	{r7}
 8000d10:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8000d12:	bf00      	nop
 8000d14:	46bd      	mov	sp, r7
 8000d16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d1a:	4770      	bx	lr

08000d1c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000d1c:	b580      	push	{r7, lr}
 8000d1e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8000d20:	f000 faa8 	bl	8001274 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000d24:	bf00      	nop
 8000d26:	bd80      	pop	{r7, pc}

08000d28 <EXTI4_IRQHandler>:

/**
  * @brief This function handles EXTI line4 interrupt.
  */
void EXTI4_IRQHandler(void)
{
 8000d28:	b580      	push	{r7, lr}
 8000d2a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI4_IRQn 0 */

  /* USER CODE END EXTI4_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(GPIO_PIN_4);
 8000d2c:	2010      	movs	r0, #16
 8000d2e:	f001 f937 	bl	8001fa0 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI4_IRQn 1 */

  /* USER CODE END EXTI4_IRQn 1 */
}
 8000d32:	bf00      	nop
 8000d34:	bd80      	pop	{r7, pc}
	...

08000d38 <DMA1_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA1 stream3 global interrupt.
  */
void DMA1_Stream3_IRQHandler(void)
{
 8000d38:	b580      	push	{r7, lr}
 8000d3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream3_IRQn 0 */

  /* USER CODE END DMA1_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi2_rx);
 8000d3c:	4802      	ldr	r0, [pc, #8]	; (8000d48 <DMA1_Stream3_IRQHandler+0x10>)
 8000d3e:	f000 fd2f 	bl	80017a0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream3_IRQn 1 */

  /* USER CODE END DMA1_Stream3_IRQn 1 */
}
 8000d42:	bf00      	nop
 8000d44:	bd80      	pop	{r7, pc}
 8000d46:	bf00      	nop
 8000d48:	2000033c 	.word	0x2000033c

08000d4c <DMA1_Stream4_IRQHandler>:

/**
  * @brief This function handles DMA1 stream4 global interrupt.
  */
void DMA1_Stream4_IRQHandler(void)
{
 8000d4c:	b580      	push	{r7, lr}
 8000d4e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream4_IRQn 0 */

  /* USER CODE END DMA1_Stream4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi2_tx);
 8000d50:	4802      	ldr	r0, [pc, #8]	; (8000d5c <DMA1_Stream4_IRQHandler+0x10>)
 8000d52:	f000 fd25 	bl	80017a0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream4_IRQn 1 */

  /* USER CODE END DMA1_Stream4_IRQn 1 */
}
 8000d56:	bf00      	nop
 8000d58:	bd80      	pop	{r7, pc}
 8000d5a:	bf00      	nop
 8000d5c:	200002dc 	.word	0x200002dc

08000d60 <DMA1_Stream5_IRQHandler>:

/**
  * @brief This function handles DMA1 stream5 global interrupt.
  */
void DMA1_Stream5_IRQHandler(void)
{
 8000d60:	b580      	push	{r7, lr}
 8000d62:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Stream5_IRQn 0 */

  /* USER CODE END DMA1_Stream5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 8000d64:	4802      	ldr	r0, [pc, #8]	; (8000d70 <DMA1_Stream5_IRQHandler+0x10>)
 8000d66:	f000 fd1b 	bl	80017a0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Stream5_IRQn 1 */

  /* USER CODE END DMA1_Stream5_IRQn 1 */
}
 8000d6a:	bf00      	nop
 8000d6c:	bd80      	pop	{r7, pc}
 8000d6e:	bf00      	nop
 8000d70:	20000428 	.word	0x20000428

08000d74 <I2C2_EV_IRQHandler>:

/**
  * @brief This function handles I2C2 event interrupt.
  */
void I2C2_EV_IRQHandler(void)
{
 8000d74:	b580      	push	{r7, lr}
 8000d76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C2_EV_IRQn 0 */

  /* USER CODE END I2C2_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c2);
 8000d78:	4802      	ldr	r0, [pc, #8]	; (8000d84 <I2C2_EV_IRQHandler+0x10>)
 8000d7a:	f001 fa79 	bl	8002270 <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C2_EV_IRQn 1 */

  /* USER CODE END I2C2_EV_IRQn 1 */
}
 8000d7e:	bf00      	nop
 8000d80:	bd80      	pop	{r7, pc}
 8000d82:	bf00      	nop
 8000d84:	20000118 	.word	0x20000118

08000d88 <I2C2_ER_IRQHandler>:

/**
  * @brief This function handles I2C2 error interrupt.
  */
void I2C2_ER_IRQHandler(void)
{
 8000d88:	b580      	push	{r7, lr}
 8000d8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C2_ER_IRQn 0 */

  /* USER CODE END I2C2_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c2);
 8000d8c:	4802      	ldr	r0, [pc, #8]	; (8000d98 <I2C2_ER_IRQHandler+0x10>)
 8000d8e:	f001 fbe0 	bl	8002552 <HAL_I2C_ER_IRQHandler>
  /* USER CODE BEGIN I2C2_ER_IRQn 1 */

  /* USER CODE END I2C2_ER_IRQn 1 */
}
 8000d92:	bf00      	nop
 8000d94:	bd80      	pop	{r7, pc}
 8000d96:	bf00      	nop
 8000d98:	20000118 	.word	0x20000118

08000d9c <SPI1_IRQHandler>:

/**
  * @brief This function handles SPI1 global interrupt.
  */
void SPI1_IRQHandler(void)
{
 8000d9c:	b580      	push	{r7, lr}
 8000d9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI1_IRQn 0 */

  /* USER CODE END SPI1_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi1);
 8000da0:	4802      	ldr	r0, [pc, #8]	; (8000dac <SPI1_IRQHandler+0x10>)
 8000da2:	f005 facd 	bl	8006340 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI1_IRQn 1 */

  /* USER CODE END SPI1_IRQn 1 */
}
 8000da6:	bf00      	nop
 8000da8:	bd80      	pop	{r7, pc}
 8000daa:	bf00      	nop
 8000dac:	2000016c 	.word	0x2000016c

08000db0 <SPI2_IRQHandler>:

/**
  * @brief This function handles SPI2 global interrupt.
  */
void SPI2_IRQHandler(void)
{
 8000db0:	b580      	push	{r7, lr}
 8000db2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SPI2_IRQn 0 */

  /* USER CODE END SPI2_IRQn 0 */
  HAL_SPI_IRQHandler(&hspi2);
 8000db4:	4802      	ldr	r0, [pc, #8]	; (8000dc0 <SPI2_IRQHandler+0x10>)
 8000db6:	f005 fac3 	bl	8006340 <HAL_SPI_IRQHandler>
  /* USER CODE BEGIN SPI2_IRQn 1 */

  /* USER CODE END SPI2_IRQn 1 */
}
 8000dba:	bf00      	nop
 8000dbc:	bd80      	pop	{r7, pc}
 8000dbe:	bf00      	nop
 8000dc0:	200001c4 	.word	0x200001c4

08000dc4 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8000dc4:	b580      	push	{r7, lr}
 8000dc6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8000dc8:	4802      	ldr	r0, [pc, #8]	; (8000dd4 <USART2_IRQHandler+0x10>)
 8000dca:	f006 fadd 	bl	8007388 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 8000dce:	bf00      	nop
 8000dd0:	bd80      	pop	{r7, pc}
 8000dd2:	bf00      	nop
 8000dd4:	200003e4 	.word	0x200003e4

08000dd8 <DMA2_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA2 stream2 global interrupt.
  */
void DMA2_Stream2_IRQHandler(void)
{
 8000dd8:	b580      	push	{r7, lr}
 8000dda:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream2_IRQn 0 */

  /* USER CODE END DMA2_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_rx);
 8000ddc:	4802      	ldr	r0, [pc, #8]	; (8000de8 <DMA2_Stream2_IRQHandler+0x10>)
 8000dde:	f000 fcdf 	bl	80017a0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream2_IRQn 1 */

  /* USER CODE END DMA2_Stream2_IRQn 1 */
}
 8000de2:	bf00      	nop
 8000de4:	bd80      	pop	{r7, pc}
 8000de6:	bf00      	nop
 8000de8:	2000021c 	.word	0x2000021c

08000dec <DMA2_Stream3_IRQHandler>:

/**
  * @brief This function handles DMA2 stream3 global interrupt.
  */
void DMA2_Stream3_IRQHandler(void)
{
 8000dec:	b580      	push	{r7, lr}
 8000dee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream3_IRQn 0 */

  /* USER CODE END DMA2_Stream3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_spi1_tx);
 8000df0:	4802      	ldr	r0, [pc, #8]	; (8000dfc <DMA2_Stream3_IRQHandler+0x10>)
 8000df2:	f000 fcd5 	bl	80017a0 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream3_IRQn 1 */

  /* USER CODE END DMA2_Stream3_IRQn 1 */
}
 8000df6:	bf00      	nop
 8000df8:	bd80      	pop	{r7, pc}
 8000dfa:	bf00      	nop
 8000dfc:	2000027c 	.word	0x2000027c

08000e00 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8000e00:	b580      	push	{r7, lr}
 8000e02:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 8000e04:	4802      	ldr	r0, [pc, #8]	; (8000e10 <OTG_FS_IRQHandler+0x10>)
 8000e06:	f003 f85e 	bl	8003ec6 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 8000e0a:	bf00      	nop
 8000e0c:	bd80      	pop	{r7, pc}
 8000e0e:	bf00      	nop
 8000e10:	2000116c 	.word	0x2000116c

08000e14 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000e14:	b480      	push	{r7}
 8000e16:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000e18:	4b06      	ldr	r3, [pc, #24]	; (8000e34 <SystemInit+0x20>)
 8000e1a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000e1e:	4a05      	ldr	r2, [pc, #20]	; (8000e34 <SystemInit+0x20>)
 8000e20:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000e24:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8000e28:	bf00      	nop
 8000e2a:	46bd      	mov	sp, r7
 8000e2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e30:	4770      	bx	lr
 8000e32:	bf00      	nop
 8000e34:	e000ed00 	.word	0xe000ed00

08000e38 <MX_TIM4_Init>:

TIM_HandleTypeDef htim4;

/* TIM4 init function */
void MX_TIM4_Init(void)
{
 8000e38:	b580      	push	{r7, lr}
 8000e3a:	b08e      	sub	sp, #56	; 0x38
 8000e3c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_SlaveConfigTypeDef sSlaveConfig = {0};
 8000e3e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000e42:	2200      	movs	r2, #0
 8000e44:	601a      	str	r2, [r3, #0]
 8000e46:	605a      	str	r2, [r3, #4]
 8000e48:	609a      	str	r2, [r3, #8]
 8000e4a:	60da      	str	r2, [r3, #12]
 8000e4c:	611a      	str	r2, [r3, #16]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8000e4e:	f107 031c 	add.w	r3, r7, #28
 8000e52:	2200      	movs	r2, #0
 8000e54:	601a      	str	r2, [r3, #0]
 8000e56:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8000e58:	463b      	mov	r3, r7
 8000e5a:	2200      	movs	r2, #0
 8000e5c:	601a      	str	r2, [r3, #0]
 8000e5e:	605a      	str	r2, [r3, #4]
 8000e60:	609a      	str	r2, [r3, #8]
 8000e62:	60da      	str	r2, [r3, #12]
 8000e64:	611a      	str	r2, [r3, #16]
 8000e66:	615a      	str	r2, [r3, #20]
 8000e68:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8000e6a:	4b3e      	ldr	r3, [pc, #248]	; (8000f64 <MX_TIM4_Init+0x12c>)
 8000e6c:	4a3e      	ldr	r2, [pc, #248]	; (8000f68 <MX_TIM4_Init+0x130>)
 8000e6e:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 8000e70:	4b3c      	ldr	r3, [pc, #240]	; (8000f64 <MX_TIM4_Init+0x12c>)
 8000e72:	2200      	movs	r2, #0
 8000e74:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000e76:	4b3b      	ldr	r3, [pc, #236]	; (8000f64 <MX_TIM4_Init+0x12c>)
 8000e78:	2200      	movs	r2, #0
 8000e7a:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 8000e7c:	4b39      	ldr	r3, [pc, #228]	; (8000f64 <MX_TIM4_Init+0x12c>)
 8000e7e:	f64f 72ff 	movw	r2, #65535	; 0xffff
 8000e82:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8000e84:	4b37      	ldr	r3, [pc, #220]	; (8000f64 <MX_TIM4_Init+0x12c>)
 8000e86:	2200      	movs	r2, #0
 8000e88:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8000e8a:	4b36      	ldr	r3, [pc, #216]	; (8000f64 <MX_TIM4_Init+0x12c>)
 8000e8c:	2200      	movs	r2, #0
 8000e8e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8000e90:	4834      	ldr	r0, [pc, #208]	; (8000f64 <MX_TIM4_Init+0x12c>)
 8000e92:	f005 fca3 	bl	80067dc <HAL_TIM_Base_Init>
 8000e96:	4603      	mov	r3, r0
 8000e98:	2b00      	cmp	r3, #0
 8000e9a:	d001      	beq.n	8000ea0 <MX_TIM4_Init+0x68>
  {
    Error_Handler();
 8000e9c:	f7ff fd2a 	bl	80008f4 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 8000ea0:	4830      	ldr	r0, [pc, #192]	; (8000f64 <MX_TIM4_Init+0x12c>)
 8000ea2:	f005 fcea 	bl	800687a <HAL_TIM_PWM_Init>
 8000ea6:	4603      	mov	r3, r0
 8000ea8:	2b00      	cmp	r3, #0
 8000eaa:	d001      	beq.n	8000eb0 <MX_TIM4_Init+0x78>
  {
    Error_Handler();
 8000eac:	f7ff fd22 	bl	80008f4 <Error_Handler>
  }
  sSlaveConfig.SlaveMode = TIM_SLAVEMODE_EXTERNAL1;
 8000eb0:	2307      	movs	r3, #7
 8000eb2:	627b      	str	r3, [r7, #36]	; 0x24
  sSlaveConfig.InputTrigger = TIM_TS_ITR0;
 8000eb4:	2300      	movs	r3, #0
 8000eb6:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_SlaveConfigSynchro(&htim4, &sSlaveConfig) != HAL_OK)
 8000eb8:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8000ebc:	4619      	mov	r1, r3
 8000ebe:	4829      	ldr	r0, [pc, #164]	; (8000f64 <MX_TIM4_Init+0x12c>)
 8000ec0:	f005 fdf6 	bl	8006ab0 <HAL_TIM_SlaveConfigSynchro>
 8000ec4:	4603      	mov	r3, r0
 8000ec6:	2b00      	cmp	r3, #0
 8000ec8:	d001      	beq.n	8000ece <MX_TIM4_Init+0x96>
  {
    Error_Handler();
 8000eca:	f7ff fd13 	bl	80008f4 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8000ece:	2300      	movs	r3, #0
 8000ed0:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8000ed2:	2300      	movs	r3, #0
 8000ed4:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8000ed6:	f107 031c 	add.w	r3, r7, #28
 8000eda:	4619      	mov	r1, r3
 8000edc:	4821      	ldr	r0, [pc, #132]	; (8000f64 <MX_TIM4_Init+0x12c>)
 8000ede:	f006 f989 	bl	80071f4 <HAL_TIMEx_MasterConfigSynchronization>
 8000ee2:	4603      	mov	r3, r0
 8000ee4:	2b00      	cmp	r3, #0
 8000ee6:	d001      	beq.n	8000eec <MX_TIM4_Init+0xb4>
  {
    Error_Handler();
 8000ee8:	f7ff fd04 	bl	80008f4 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8000eec:	2360      	movs	r3, #96	; 0x60
 8000eee:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8000ef0:	2300      	movs	r3, #0
 8000ef2:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8000ef4:	2300      	movs	r3, #0
 8000ef6:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8000ef8:	2300      	movs	r3, #0
 8000efa:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8000efc:	463b      	mov	r3, r7
 8000efe:	2200      	movs	r2, #0
 8000f00:	4619      	mov	r1, r3
 8000f02:	4818      	ldr	r0, [pc, #96]	; (8000f64 <MX_TIM4_Init+0x12c>)
 8000f04:	f005 fd12 	bl	800692c <HAL_TIM_PWM_ConfigChannel>
 8000f08:	4603      	mov	r3, r0
 8000f0a:	2b00      	cmp	r3, #0
 8000f0c:	d001      	beq.n	8000f12 <MX_TIM4_Init+0xda>
  {
    Error_Handler();
 8000f0e:	f7ff fcf1 	bl	80008f4 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8000f12:	463b      	mov	r3, r7
 8000f14:	2204      	movs	r2, #4
 8000f16:	4619      	mov	r1, r3
 8000f18:	4812      	ldr	r0, [pc, #72]	; (8000f64 <MX_TIM4_Init+0x12c>)
 8000f1a:	f005 fd07 	bl	800692c <HAL_TIM_PWM_ConfigChannel>
 8000f1e:	4603      	mov	r3, r0
 8000f20:	2b00      	cmp	r3, #0
 8000f22:	d001      	beq.n	8000f28 <MX_TIM4_Init+0xf0>
  {
    Error_Handler();
 8000f24:	f7ff fce6 	bl	80008f4 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8000f28:	463b      	mov	r3, r7
 8000f2a:	2208      	movs	r2, #8
 8000f2c:	4619      	mov	r1, r3
 8000f2e:	480d      	ldr	r0, [pc, #52]	; (8000f64 <MX_TIM4_Init+0x12c>)
 8000f30:	f005 fcfc 	bl	800692c <HAL_TIM_PWM_ConfigChannel>
 8000f34:	4603      	mov	r3, r0
 8000f36:	2b00      	cmp	r3, #0
 8000f38:	d001      	beq.n	8000f3e <MX_TIM4_Init+0x106>
  {
    Error_Handler();
 8000f3a:	f7ff fcdb 	bl	80008f4 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8000f3e:	463b      	mov	r3, r7
 8000f40:	220c      	movs	r2, #12
 8000f42:	4619      	mov	r1, r3
 8000f44:	4807      	ldr	r0, [pc, #28]	; (8000f64 <MX_TIM4_Init+0x12c>)
 8000f46:	f005 fcf1 	bl	800692c <HAL_TIM_PWM_ConfigChannel>
 8000f4a:	4603      	mov	r3, r0
 8000f4c:	2b00      	cmp	r3, #0
 8000f4e:	d001      	beq.n	8000f54 <MX_TIM4_Init+0x11c>
  {
    Error_Handler();
 8000f50:	f7ff fcd0 	bl	80008f4 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */
  HAL_TIM_MspPostInit(&htim4);
 8000f54:	4803      	ldr	r0, [pc, #12]	; (8000f64 <MX_TIM4_Init+0x12c>)
 8000f56:	f000 f82b 	bl	8000fb0 <HAL_TIM_MspPostInit>

}
 8000f5a:	bf00      	nop
 8000f5c:	3738      	adds	r7, #56	; 0x38
 8000f5e:	46bd      	mov	sp, r7
 8000f60:	bd80      	pop	{r7, pc}
 8000f62:	bf00      	nop
 8000f64:	2000039c 	.word	0x2000039c
 8000f68:	40000800 	.word	0x40000800

08000f6c <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8000f6c:	b480      	push	{r7}
 8000f6e:	b085      	sub	sp, #20
 8000f70:	af00      	add	r7, sp, #0
 8000f72:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM4)
 8000f74:	687b      	ldr	r3, [r7, #4]
 8000f76:	681b      	ldr	r3, [r3, #0]
 8000f78:	4a0b      	ldr	r2, [pc, #44]	; (8000fa8 <HAL_TIM_Base_MspInit+0x3c>)
 8000f7a:	4293      	cmp	r3, r2
 8000f7c:	d10d      	bne.n	8000f9a <HAL_TIM_Base_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM4_MspInit 0 */

  /* USER CODE END TIM4_MspInit 0 */
    /* TIM4 clock enable */
    __HAL_RCC_TIM4_CLK_ENABLE();
 8000f7e:	2300      	movs	r3, #0
 8000f80:	60fb      	str	r3, [r7, #12]
 8000f82:	4b0a      	ldr	r3, [pc, #40]	; (8000fac <HAL_TIM_Base_MspInit+0x40>)
 8000f84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000f86:	4a09      	ldr	r2, [pc, #36]	; (8000fac <HAL_TIM_Base_MspInit+0x40>)
 8000f88:	f043 0304 	orr.w	r3, r3, #4
 8000f8c:	6413      	str	r3, [r2, #64]	; 0x40
 8000f8e:	4b07      	ldr	r3, [pc, #28]	; (8000fac <HAL_TIM_Base_MspInit+0x40>)
 8000f90:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000f92:	f003 0304 	and.w	r3, r3, #4
 8000f96:	60fb      	str	r3, [r7, #12]
 8000f98:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }
}
 8000f9a:	bf00      	nop
 8000f9c:	3714      	adds	r7, #20
 8000f9e:	46bd      	mov	sp, r7
 8000fa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fa4:	4770      	bx	lr
 8000fa6:	bf00      	nop
 8000fa8:	40000800 	.word	0x40000800
 8000fac:	40023800 	.word	0x40023800

08000fb0 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8000fb0:	b580      	push	{r7, lr}
 8000fb2:	b088      	sub	sp, #32
 8000fb4:	af00      	add	r7, sp, #0
 8000fb6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000fb8:	f107 030c 	add.w	r3, r7, #12
 8000fbc:	2200      	movs	r2, #0
 8000fbe:	601a      	str	r2, [r3, #0]
 8000fc0:	605a      	str	r2, [r3, #4]
 8000fc2:	609a      	str	r2, [r3, #8]
 8000fc4:	60da      	str	r2, [r3, #12]
 8000fc6:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM4)
 8000fc8:	687b      	ldr	r3, [r7, #4]
 8000fca:	681b      	ldr	r3, [r3, #0]
 8000fcc:	4a12      	ldr	r2, [pc, #72]	; (8001018 <HAL_TIM_MspPostInit+0x68>)
 8000fce:	4293      	cmp	r3, r2
 8000fd0:	d11e      	bne.n	8001010 <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM4_MspPostInit 0 */

  /* USER CODE END TIM4_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8000fd2:	2300      	movs	r3, #0
 8000fd4:	60bb      	str	r3, [r7, #8]
 8000fd6:	4b11      	ldr	r3, [pc, #68]	; (800101c <HAL_TIM_MspPostInit+0x6c>)
 8000fd8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000fda:	4a10      	ldr	r2, [pc, #64]	; (800101c <HAL_TIM_MspPostInit+0x6c>)
 8000fdc:	f043 0302 	orr.w	r3, r3, #2
 8000fe0:	6313      	str	r3, [r2, #48]	; 0x30
 8000fe2:	4b0e      	ldr	r3, [pc, #56]	; (800101c <HAL_TIM_MspPostInit+0x6c>)
 8000fe4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000fe6:	f003 0302 	and.w	r3, r3, #2
 8000fea:	60bb      	str	r3, [r7, #8]
 8000fec:	68bb      	ldr	r3, [r7, #8]
    PB6     ------> TIM4_CH1
    PB7     ------> TIM4_CH2
    PB8     ------> TIM4_CH3
    PB9     ------> TIM4_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9;
 8000fee:	f44f 7370 	mov.w	r3, #960	; 0x3c0
 8000ff2:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000ff4:	2302      	movs	r3, #2
 8000ff6:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ff8:	2300      	movs	r3, #0
 8000ffa:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000ffc:	2300      	movs	r3, #0
 8000ffe:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8001000:	2302      	movs	r3, #2
 8001002:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001004:	f107 030c 	add.w	r3, r7, #12
 8001008:	4619      	mov	r1, r3
 800100a:	4805      	ldr	r0, [pc, #20]	; (8001020 <HAL_TIM_MspPostInit+0x70>)
 800100c:	f000 fe12 	bl	8001c34 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM4_MspPostInit 1 */

  /* USER CODE END TIM4_MspPostInit 1 */
  }

}
 8001010:	bf00      	nop
 8001012:	3720      	adds	r7, #32
 8001014:	46bd      	mov	sp, r7
 8001016:	bd80      	pop	{r7, pc}
 8001018:	40000800 	.word	0x40000800
 800101c:	40023800 	.word	0x40023800
 8001020:	40020400 	.word	0x40020400

08001024 <MX_USART2_UART_Init>:
DMA_HandleTypeDef hdma_usart2_rx;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8001024:	b580      	push	{r7, lr}
 8001026:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001028:	4b11      	ldr	r3, [pc, #68]	; (8001070 <MX_USART2_UART_Init+0x4c>)
 800102a:	4a12      	ldr	r2, [pc, #72]	; (8001074 <MX_USART2_UART_Init+0x50>)
 800102c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800102e:	4b10      	ldr	r3, [pc, #64]	; (8001070 <MX_USART2_UART_Init+0x4c>)
 8001030:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001034:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001036:	4b0e      	ldr	r3, [pc, #56]	; (8001070 <MX_USART2_UART_Init+0x4c>)
 8001038:	2200      	movs	r2, #0
 800103a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800103c:	4b0c      	ldr	r3, [pc, #48]	; (8001070 <MX_USART2_UART_Init+0x4c>)
 800103e:	2200      	movs	r2, #0
 8001040:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001042:	4b0b      	ldr	r3, [pc, #44]	; (8001070 <MX_USART2_UART_Init+0x4c>)
 8001044:	2200      	movs	r2, #0
 8001046:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001048:	4b09      	ldr	r3, [pc, #36]	; (8001070 <MX_USART2_UART_Init+0x4c>)
 800104a:	220c      	movs	r2, #12
 800104c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800104e:	4b08      	ldr	r3, [pc, #32]	; (8001070 <MX_USART2_UART_Init+0x4c>)
 8001050:	2200      	movs	r2, #0
 8001052:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001054:	4b06      	ldr	r3, [pc, #24]	; (8001070 <MX_USART2_UART_Init+0x4c>)
 8001056:	2200      	movs	r2, #0
 8001058:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800105a:	4805      	ldr	r0, [pc, #20]	; (8001070 <MX_USART2_UART_Init+0x4c>)
 800105c:	f006 f946 	bl	80072ec <HAL_UART_Init>
 8001060:	4603      	mov	r3, r0
 8001062:	2b00      	cmp	r3, #0
 8001064:	d001      	beq.n	800106a <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8001066:	f7ff fc45 	bl	80008f4 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800106a:	bf00      	nop
 800106c:	bd80      	pop	{r7, pc}
 800106e:	bf00      	nop
 8001070:	200003e4 	.word	0x200003e4
 8001074:	40004400 	.word	0x40004400

08001078 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8001078:	b580      	push	{r7, lr}
 800107a:	b08a      	sub	sp, #40	; 0x28
 800107c:	af00      	add	r7, sp, #0
 800107e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001080:	f107 0314 	add.w	r3, r7, #20
 8001084:	2200      	movs	r2, #0
 8001086:	601a      	str	r2, [r3, #0]
 8001088:	605a      	str	r2, [r3, #4]
 800108a:	609a      	str	r2, [r3, #8]
 800108c:	60da      	str	r2, [r3, #12]
 800108e:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART2)
 8001090:	687b      	ldr	r3, [r7, #4]
 8001092:	681b      	ldr	r3, [r3, #0]
 8001094:	4a34      	ldr	r2, [pc, #208]	; (8001168 <HAL_UART_MspInit+0xf0>)
 8001096:	4293      	cmp	r3, r2
 8001098:	d161      	bne.n	800115e <HAL_UART_MspInit+0xe6>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 800109a:	2300      	movs	r3, #0
 800109c:	613b      	str	r3, [r7, #16]
 800109e:	4b33      	ldr	r3, [pc, #204]	; (800116c <HAL_UART_MspInit+0xf4>)
 80010a0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80010a2:	4a32      	ldr	r2, [pc, #200]	; (800116c <HAL_UART_MspInit+0xf4>)
 80010a4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80010a8:	6413      	str	r3, [r2, #64]	; 0x40
 80010aa:	4b30      	ldr	r3, [pc, #192]	; (800116c <HAL_UART_MspInit+0xf4>)
 80010ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80010ae:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80010b2:	613b      	str	r3, [r7, #16]
 80010b4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80010b6:	2300      	movs	r3, #0
 80010b8:	60fb      	str	r3, [r7, #12]
 80010ba:	4b2c      	ldr	r3, [pc, #176]	; (800116c <HAL_UART_MspInit+0xf4>)
 80010bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010be:	4a2b      	ldr	r2, [pc, #172]	; (800116c <HAL_UART_MspInit+0xf4>)
 80010c0:	f043 0301 	orr.w	r3, r3, #1
 80010c4:	6313      	str	r3, [r2, #48]	; 0x30
 80010c6:	4b29      	ldr	r3, [pc, #164]	; (800116c <HAL_UART_MspInit+0xf4>)
 80010c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80010ca:	f003 0301 	and.w	r3, r3, #1
 80010ce:	60fb      	str	r3, [r7, #12]
 80010d0:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 80010d2:	230c      	movs	r3, #12
 80010d4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80010d6:	2302      	movs	r3, #2
 80010d8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010da:	2300      	movs	r3, #0
 80010dc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80010de:	2303      	movs	r3, #3
 80010e0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80010e2:	2307      	movs	r3, #7
 80010e4:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80010e6:	f107 0314 	add.w	r3, r7, #20
 80010ea:	4619      	mov	r1, r3
 80010ec:	4820      	ldr	r0, [pc, #128]	; (8001170 <HAL_UART_MspInit+0xf8>)
 80010ee:	f000 fda1 	bl	8001c34 <HAL_GPIO_Init>

    /* USART2 DMA Init */
    /* USART2_RX Init */
    hdma_usart2_rx.Instance = DMA1_Stream5;
 80010f2:	4b20      	ldr	r3, [pc, #128]	; (8001174 <HAL_UART_MspInit+0xfc>)
 80010f4:	4a20      	ldr	r2, [pc, #128]	; (8001178 <HAL_UART_MspInit+0x100>)
 80010f6:	601a      	str	r2, [r3, #0]
    hdma_usart2_rx.Init.Channel = DMA_CHANNEL_4;
 80010f8:	4b1e      	ldr	r3, [pc, #120]	; (8001174 <HAL_UART_MspInit+0xfc>)
 80010fa:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 80010fe:	605a      	str	r2, [r3, #4]
    hdma_usart2_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001100:	4b1c      	ldr	r3, [pc, #112]	; (8001174 <HAL_UART_MspInit+0xfc>)
 8001102:	2200      	movs	r2, #0
 8001104:	609a      	str	r2, [r3, #8]
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001106:	4b1b      	ldr	r3, [pc, #108]	; (8001174 <HAL_UART_MspInit+0xfc>)
 8001108:	2200      	movs	r2, #0
 800110a:	60da      	str	r2, [r3, #12]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 800110c:	4b19      	ldr	r3, [pc, #100]	; (8001174 <HAL_UART_MspInit+0xfc>)
 800110e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8001112:	611a      	str	r2, [r3, #16]
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001114:	4b17      	ldr	r3, [pc, #92]	; (8001174 <HAL_UART_MspInit+0xfc>)
 8001116:	2200      	movs	r2, #0
 8001118:	615a      	str	r2, [r3, #20]
    hdma_usart2_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800111a:	4b16      	ldr	r3, [pc, #88]	; (8001174 <HAL_UART_MspInit+0xfc>)
 800111c:	2200      	movs	r2, #0
 800111e:	619a      	str	r2, [r3, #24]
    hdma_usart2_rx.Init.Mode = DMA_NORMAL;
 8001120:	4b14      	ldr	r3, [pc, #80]	; (8001174 <HAL_UART_MspInit+0xfc>)
 8001122:	2200      	movs	r2, #0
 8001124:	61da      	str	r2, [r3, #28]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_LOW;
 8001126:	4b13      	ldr	r3, [pc, #76]	; (8001174 <HAL_UART_MspInit+0xfc>)
 8001128:	2200      	movs	r2, #0
 800112a:	621a      	str	r2, [r3, #32]
    hdma_usart2_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800112c:	4b11      	ldr	r3, [pc, #68]	; (8001174 <HAL_UART_MspInit+0xfc>)
 800112e:	2200      	movs	r2, #0
 8001130:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 8001132:	4810      	ldr	r0, [pc, #64]	; (8001174 <HAL_UART_MspInit+0xfc>)
 8001134:	f000 f9f4 	bl	8001520 <HAL_DMA_Init>
 8001138:	4603      	mov	r3, r0
 800113a:	2b00      	cmp	r3, #0
 800113c:	d001      	beq.n	8001142 <HAL_UART_MspInit+0xca>
    {
      Error_Handler();
 800113e:	f7ff fbd9 	bl	80008f4 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmarx,hdma_usart2_rx);
 8001142:	687b      	ldr	r3, [r7, #4]
 8001144:	4a0b      	ldr	r2, [pc, #44]	; (8001174 <HAL_UART_MspInit+0xfc>)
 8001146:	639a      	str	r2, [r3, #56]	; 0x38
 8001148:	4a0a      	ldr	r2, [pc, #40]	; (8001174 <HAL_UART_MspInit+0xfc>)
 800114a:	687b      	ldr	r3, [r7, #4]
 800114c:	6393      	str	r3, [r2, #56]	; 0x38

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 800114e:	2200      	movs	r2, #0
 8001150:	2100      	movs	r1, #0
 8001152:	2026      	movs	r0, #38	; 0x26
 8001154:	f000 f9ad 	bl	80014b2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8001158:	2026      	movs	r0, #38	; 0x26
 800115a:	f000 f9c6 	bl	80014ea <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 800115e:	bf00      	nop
 8001160:	3728      	adds	r7, #40	; 0x28
 8001162:	46bd      	mov	sp, r7
 8001164:	bd80      	pop	{r7, pc}
 8001166:	bf00      	nop
 8001168:	40004400 	.word	0x40004400
 800116c:	40023800 	.word	0x40023800
 8001170:	40020000 	.word	0x40020000
 8001174:	20000428 	.word	0x20000428
 8001178:	40026088 	.word	0x40026088

0800117c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 800117c:	f8df d034 	ldr.w	sp, [pc, #52]	; 80011b4 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8001180:	480d      	ldr	r0, [pc, #52]	; (80011b8 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8001182:	490e      	ldr	r1, [pc, #56]	; (80011bc <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8001184:	4a0e      	ldr	r2, [pc, #56]	; (80011c0 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001186:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001188:	e002      	b.n	8001190 <LoopCopyDataInit>

0800118a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800118a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800118c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800118e:	3304      	adds	r3, #4

08001190 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001190:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001192:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001194:	d3f9      	bcc.n	800118a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001196:	4a0b      	ldr	r2, [pc, #44]	; (80011c4 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8001198:	4c0b      	ldr	r4, [pc, #44]	; (80011c8 <LoopFillZerobss+0x26>)
  movs r3, #0
 800119a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800119c:	e001      	b.n	80011a2 <LoopFillZerobss>

0800119e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800119e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80011a0:	3204      	adds	r2, #4

080011a2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80011a2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80011a4:	d3fb      	bcc.n	800119e <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80011a6:	f7ff fe35 	bl	8000e14 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80011aa:	f00b f877 	bl	800c29c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80011ae:	f7ff faeb 	bl	8000788 <main>
  bx  lr    
 80011b2:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 80011b4:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80011b8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80011bc:	200000fc 	.word	0x200000fc
  ldr r2, =_sidata
 80011c0:	0800c384 	.word	0x0800c384
  ldr r2, =_sbss
 80011c4:	200000fc 	.word	0x200000fc
  ldr r4, =_ebss
 80011c8:	20001898 	.word	0x20001898

080011cc <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80011cc:	e7fe      	b.n	80011cc <ADC_IRQHandler>
	...

080011d0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80011d0:	b580      	push	{r7, lr}
 80011d2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80011d4:	4b0e      	ldr	r3, [pc, #56]	; (8001210 <HAL_Init+0x40>)
 80011d6:	681b      	ldr	r3, [r3, #0]
 80011d8:	4a0d      	ldr	r2, [pc, #52]	; (8001210 <HAL_Init+0x40>)
 80011da:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80011de:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80011e0:	4b0b      	ldr	r3, [pc, #44]	; (8001210 <HAL_Init+0x40>)
 80011e2:	681b      	ldr	r3, [r3, #0]
 80011e4:	4a0a      	ldr	r2, [pc, #40]	; (8001210 <HAL_Init+0x40>)
 80011e6:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80011ea:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80011ec:	4b08      	ldr	r3, [pc, #32]	; (8001210 <HAL_Init+0x40>)
 80011ee:	681b      	ldr	r3, [r3, #0]
 80011f0:	4a07      	ldr	r2, [pc, #28]	; (8001210 <HAL_Init+0x40>)
 80011f2:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80011f6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80011f8:	2003      	movs	r0, #3
 80011fa:	f000 f94f 	bl	800149c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80011fe:	2000      	movs	r0, #0
 8001200:	f000 f808 	bl	8001214 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001204:	f7ff fd3e 	bl	8000c84 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001208:	2300      	movs	r3, #0
}
 800120a:	4618      	mov	r0, r3
 800120c:	bd80      	pop	{r7, pc}
 800120e:	bf00      	nop
 8001210:	40023c00 	.word	0x40023c00

08001214 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001214:	b580      	push	{r7, lr}
 8001216:	b082      	sub	sp, #8
 8001218:	af00      	add	r7, sp, #0
 800121a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800121c:	4b12      	ldr	r3, [pc, #72]	; (8001268 <HAL_InitTick+0x54>)
 800121e:	681a      	ldr	r2, [r3, #0]
 8001220:	4b12      	ldr	r3, [pc, #72]	; (800126c <HAL_InitTick+0x58>)
 8001222:	781b      	ldrb	r3, [r3, #0]
 8001224:	4619      	mov	r1, r3
 8001226:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800122a:	fbb3 f3f1 	udiv	r3, r3, r1
 800122e:	fbb2 f3f3 	udiv	r3, r2, r3
 8001232:	4618      	mov	r0, r3
 8001234:	f000 f967 	bl	8001506 <HAL_SYSTICK_Config>
 8001238:	4603      	mov	r3, r0
 800123a:	2b00      	cmp	r3, #0
 800123c:	d001      	beq.n	8001242 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800123e:	2301      	movs	r3, #1
 8001240:	e00e      	b.n	8001260 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001242:	687b      	ldr	r3, [r7, #4]
 8001244:	2b0f      	cmp	r3, #15
 8001246:	d80a      	bhi.n	800125e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001248:	2200      	movs	r2, #0
 800124a:	6879      	ldr	r1, [r7, #4]
 800124c:	f04f 30ff 	mov.w	r0, #4294967295
 8001250:	f000 f92f 	bl	80014b2 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001254:	4a06      	ldr	r2, [pc, #24]	; (8001270 <HAL_InitTick+0x5c>)
 8001256:	687b      	ldr	r3, [r7, #4]
 8001258:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800125a:	2300      	movs	r3, #0
 800125c:	e000      	b.n	8001260 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800125e:	2301      	movs	r3, #1
}
 8001260:	4618      	mov	r0, r3
 8001262:	3708      	adds	r7, #8
 8001264:	46bd      	mov	sp, r7
 8001266:	bd80      	pop	{r7, pc}
 8001268:	20000000 	.word	0x20000000
 800126c:	20000008 	.word	0x20000008
 8001270:	20000004 	.word	0x20000004

08001274 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001274:	b480      	push	{r7}
 8001276:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001278:	4b06      	ldr	r3, [pc, #24]	; (8001294 <HAL_IncTick+0x20>)
 800127a:	781b      	ldrb	r3, [r3, #0]
 800127c:	461a      	mov	r2, r3
 800127e:	4b06      	ldr	r3, [pc, #24]	; (8001298 <HAL_IncTick+0x24>)
 8001280:	681b      	ldr	r3, [r3, #0]
 8001282:	4413      	add	r3, r2
 8001284:	4a04      	ldr	r2, [pc, #16]	; (8001298 <HAL_IncTick+0x24>)
 8001286:	6013      	str	r3, [r2, #0]
}
 8001288:	bf00      	nop
 800128a:	46bd      	mov	sp, r7
 800128c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001290:	4770      	bx	lr
 8001292:	bf00      	nop
 8001294:	20000008 	.word	0x20000008
 8001298:	20000488 	.word	0x20000488

0800129c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800129c:	b480      	push	{r7}
 800129e:	af00      	add	r7, sp, #0
  return uwTick;
 80012a0:	4b03      	ldr	r3, [pc, #12]	; (80012b0 <HAL_GetTick+0x14>)
 80012a2:	681b      	ldr	r3, [r3, #0]
}
 80012a4:	4618      	mov	r0, r3
 80012a6:	46bd      	mov	sp, r7
 80012a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012ac:	4770      	bx	lr
 80012ae:	bf00      	nop
 80012b0:	20000488 	.word	0x20000488

080012b4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80012b4:	b580      	push	{r7, lr}
 80012b6:	b084      	sub	sp, #16
 80012b8:	af00      	add	r7, sp, #0
 80012ba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80012bc:	f7ff ffee 	bl	800129c <HAL_GetTick>
 80012c0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80012c2:	687b      	ldr	r3, [r7, #4]
 80012c4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80012c6:	68fb      	ldr	r3, [r7, #12]
 80012c8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80012cc:	d005      	beq.n	80012da <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80012ce:	4b0a      	ldr	r3, [pc, #40]	; (80012f8 <HAL_Delay+0x44>)
 80012d0:	781b      	ldrb	r3, [r3, #0]
 80012d2:	461a      	mov	r2, r3
 80012d4:	68fb      	ldr	r3, [r7, #12]
 80012d6:	4413      	add	r3, r2
 80012d8:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80012da:	bf00      	nop
 80012dc:	f7ff ffde 	bl	800129c <HAL_GetTick>
 80012e0:	4602      	mov	r2, r0
 80012e2:	68bb      	ldr	r3, [r7, #8]
 80012e4:	1ad3      	subs	r3, r2, r3
 80012e6:	68fa      	ldr	r2, [r7, #12]
 80012e8:	429a      	cmp	r2, r3
 80012ea:	d8f7      	bhi.n	80012dc <HAL_Delay+0x28>
  {
  }
}
 80012ec:	bf00      	nop
 80012ee:	bf00      	nop
 80012f0:	3710      	adds	r7, #16
 80012f2:	46bd      	mov	sp, r7
 80012f4:	bd80      	pop	{r7, pc}
 80012f6:	bf00      	nop
 80012f8:	20000008 	.word	0x20000008

080012fc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80012fc:	b480      	push	{r7}
 80012fe:	b085      	sub	sp, #20
 8001300:	af00      	add	r7, sp, #0
 8001302:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001304:	687b      	ldr	r3, [r7, #4]
 8001306:	f003 0307 	and.w	r3, r3, #7
 800130a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 800130c:	4b0c      	ldr	r3, [pc, #48]	; (8001340 <__NVIC_SetPriorityGrouping+0x44>)
 800130e:	68db      	ldr	r3, [r3, #12]
 8001310:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001312:	68ba      	ldr	r2, [r7, #8]
 8001314:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001318:	4013      	ands	r3, r2
 800131a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 800131c:	68fb      	ldr	r3, [r7, #12]
 800131e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001320:	68bb      	ldr	r3, [r7, #8]
 8001322:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001324:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001328:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 800132c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800132e:	4a04      	ldr	r2, [pc, #16]	; (8001340 <__NVIC_SetPriorityGrouping+0x44>)
 8001330:	68bb      	ldr	r3, [r7, #8]
 8001332:	60d3      	str	r3, [r2, #12]
}
 8001334:	bf00      	nop
 8001336:	3714      	adds	r7, #20
 8001338:	46bd      	mov	sp, r7
 800133a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800133e:	4770      	bx	lr
 8001340:	e000ed00 	.word	0xe000ed00

08001344 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001344:	b480      	push	{r7}
 8001346:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001348:	4b04      	ldr	r3, [pc, #16]	; (800135c <__NVIC_GetPriorityGrouping+0x18>)
 800134a:	68db      	ldr	r3, [r3, #12]
 800134c:	0a1b      	lsrs	r3, r3, #8
 800134e:	f003 0307 	and.w	r3, r3, #7
}
 8001352:	4618      	mov	r0, r3
 8001354:	46bd      	mov	sp, r7
 8001356:	f85d 7b04 	ldr.w	r7, [sp], #4
 800135a:	4770      	bx	lr
 800135c:	e000ed00 	.word	0xe000ed00

08001360 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001360:	b480      	push	{r7}
 8001362:	b083      	sub	sp, #12
 8001364:	af00      	add	r7, sp, #0
 8001366:	4603      	mov	r3, r0
 8001368:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800136a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800136e:	2b00      	cmp	r3, #0
 8001370:	db0b      	blt.n	800138a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001372:	79fb      	ldrb	r3, [r7, #7]
 8001374:	f003 021f 	and.w	r2, r3, #31
 8001378:	4907      	ldr	r1, [pc, #28]	; (8001398 <__NVIC_EnableIRQ+0x38>)
 800137a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800137e:	095b      	lsrs	r3, r3, #5
 8001380:	2001      	movs	r0, #1
 8001382:	fa00 f202 	lsl.w	r2, r0, r2
 8001386:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 800138a:	bf00      	nop
 800138c:	370c      	adds	r7, #12
 800138e:	46bd      	mov	sp, r7
 8001390:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001394:	4770      	bx	lr
 8001396:	bf00      	nop
 8001398:	e000e100 	.word	0xe000e100

0800139c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800139c:	b480      	push	{r7}
 800139e:	b083      	sub	sp, #12
 80013a0:	af00      	add	r7, sp, #0
 80013a2:	4603      	mov	r3, r0
 80013a4:	6039      	str	r1, [r7, #0]
 80013a6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80013a8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80013ac:	2b00      	cmp	r3, #0
 80013ae:	db0a      	blt.n	80013c6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80013b0:	683b      	ldr	r3, [r7, #0]
 80013b2:	b2da      	uxtb	r2, r3
 80013b4:	490c      	ldr	r1, [pc, #48]	; (80013e8 <__NVIC_SetPriority+0x4c>)
 80013b6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80013ba:	0112      	lsls	r2, r2, #4
 80013bc:	b2d2      	uxtb	r2, r2
 80013be:	440b      	add	r3, r1
 80013c0:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80013c4:	e00a      	b.n	80013dc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80013c6:	683b      	ldr	r3, [r7, #0]
 80013c8:	b2da      	uxtb	r2, r3
 80013ca:	4908      	ldr	r1, [pc, #32]	; (80013ec <__NVIC_SetPriority+0x50>)
 80013cc:	79fb      	ldrb	r3, [r7, #7]
 80013ce:	f003 030f 	and.w	r3, r3, #15
 80013d2:	3b04      	subs	r3, #4
 80013d4:	0112      	lsls	r2, r2, #4
 80013d6:	b2d2      	uxtb	r2, r2
 80013d8:	440b      	add	r3, r1
 80013da:	761a      	strb	r2, [r3, #24]
}
 80013dc:	bf00      	nop
 80013de:	370c      	adds	r7, #12
 80013e0:	46bd      	mov	sp, r7
 80013e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013e6:	4770      	bx	lr
 80013e8:	e000e100 	.word	0xe000e100
 80013ec:	e000ed00 	.word	0xe000ed00

080013f0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80013f0:	b480      	push	{r7}
 80013f2:	b089      	sub	sp, #36	; 0x24
 80013f4:	af00      	add	r7, sp, #0
 80013f6:	60f8      	str	r0, [r7, #12]
 80013f8:	60b9      	str	r1, [r7, #8]
 80013fa:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80013fc:	68fb      	ldr	r3, [r7, #12]
 80013fe:	f003 0307 	and.w	r3, r3, #7
 8001402:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001404:	69fb      	ldr	r3, [r7, #28]
 8001406:	f1c3 0307 	rsb	r3, r3, #7
 800140a:	2b04      	cmp	r3, #4
 800140c:	bf28      	it	cs
 800140e:	2304      	movcs	r3, #4
 8001410:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001412:	69fb      	ldr	r3, [r7, #28]
 8001414:	3304      	adds	r3, #4
 8001416:	2b06      	cmp	r3, #6
 8001418:	d902      	bls.n	8001420 <NVIC_EncodePriority+0x30>
 800141a:	69fb      	ldr	r3, [r7, #28]
 800141c:	3b03      	subs	r3, #3
 800141e:	e000      	b.n	8001422 <NVIC_EncodePriority+0x32>
 8001420:	2300      	movs	r3, #0
 8001422:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001424:	f04f 32ff 	mov.w	r2, #4294967295
 8001428:	69bb      	ldr	r3, [r7, #24]
 800142a:	fa02 f303 	lsl.w	r3, r2, r3
 800142e:	43da      	mvns	r2, r3
 8001430:	68bb      	ldr	r3, [r7, #8]
 8001432:	401a      	ands	r2, r3
 8001434:	697b      	ldr	r3, [r7, #20]
 8001436:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001438:	f04f 31ff 	mov.w	r1, #4294967295
 800143c:	697b      	ldr	r3, [r7, #20]
 800143e:	fa01 f303 	lsl.w	r3, r1, r3
 8001442:	43d9      	mvns	r1, r3
 8001444:	687b      	ldr	r3, [r7, #4]
 8001446:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001448:	4313      	orrs	r3, r2
         );
}
 800144a:	4618      	mov	r0, r3
 800144c:	3724      	adds	r7, #36	; 0x24
 800144e:	46bd      	mov	sp, r7
 8001450:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001454:	4770      	bx	lr
	...

08001458 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001458:	b580      	push	{r7, lr}
 800145a:	b082      	sub	sp, #8
 800145c:	af00      	add	r7, sp, #0
 800145e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001460:	687b      	ldr	r3, [r7, #4]
 8001462:	3b01      	subs	r3, #1
 8001464:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8001468:	d301      	bcc.n	800146e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800146a:	2301      	movs	r3, #1
 800146c:	e00f      	b.n	800148e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800146e:	4a0a      	ldr	r2, [pc, #40]	; (8001498 <SysTick_Config+0x40>)
 8001470:	687b      	ldr	r3, [r7, #4]
 8001472:	3b01      	subs	r3, #1
 8001474:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001476:	210f      	movs	r1, #15
 8001478:	f04f 30ff 	mov.w	r0, #4294967295
 800147c:	f7ff ff8e 	bl	800139c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001480:	4b05      	ldr	r3, [pc, #20]	; (8001498 <SysTick_Config+0x40>)
 8001482:	2200      	movs	r2, #0
 8001484:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001486:	4b04      	ldr	r3, [pc, #16]	; (8001498 <SysTick_Config+0x40>)
 8001488:	2207      	movs	r2, #7
 800148a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800148c:	2300      	movs	r3, #0
}
 800148e:	4618      	mov	r0, r3
 8001490:	3708      	adds	r7, #8
 8001492:	46bd      	mov	sp, r7
 8001494:	bd80      	pop	{r7, pc}
 8001496:	bf00      	nop
 8001498:	e000e010 	.word	0xe000e010

0800149c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800149c:	b580      	push	{r7, lr}
 800149e:	b082      	sub	sp, #8
 80014a0:	af00      	add	r7, sp, #0
 80014a2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80014a4:	6878      	ldr	r0, [r7, #4]
 80014a6:	f7ff ff29 	bl	80012fc <__NVIC_SetPriorityGrouping>
}
 80014aa:	bf00      	nop
 80014ac:	3708      	adds	r7, #8
 80014ae:	46bd      	mov	sp, r7
 80014b0:	bd80      	pop	{r7, pc}

080014b2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80014b2:	b580      	push	{r7, lr}
 80014b4:	b086      	sub	sp, #24
 80014b6:	af00      	add	r7, sp, #0
 80014b8:	4603      	mov	r3, r0
 80014ba:	60b9      	str	r1, [r7, #8]
 80014bc:	607a      	str	r2, [r7, #4]
 80014be:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80014c0:	2300      	movs	r3, #0
 80014c2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80014c4:	f7ff ff3e 	bl	8001344 <__NVIC_GetPriorityGrouping>
 80014c8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80014ca:	687a      	ldr	r2, [r7, #4]
 80014cc:	68b9      	ldr	r1, [r7, #8]
 80014ce:	6978      	ldr	r0, [r7, #20]
 80014d0:	f7ff ff8e 	bl	80013f0 <NVIC_EncodePriority>
 80014d4:	4602      	mov	r2, r0
 80014d6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80014da:	4611      	mov	r1, r2
 80014dc:	4618      	mov	r0, r3
 80014de:	f7ff ff5d 	bl	800139c <__NVIC_SetPriority>
}
 80014e2:	bf00      	nop
 80014e4:	3718      	adds	r7, #24
 80014e6:	46bd      	mov	sp, r7
 80014e8:	bd80      	pop	{r7, pc}

080014ea <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80014ea:	b580      	push	{r7, lr}
 80014ec:	b082      	sub	sp, #8
 80014ee:	af00      	add	r7, sp, #0
 80014f0:	4603      	mov	r3, r0
 80014f2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80014f4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80014f8:	4618      	mov	r0, r3
 80014fa:	f7ff ff31 	bl	8001360 <__NVIC_EnableIRQ>
}
 80014fe:	bf00      	nop
 8001500:	3708      	adds	r7, #8
 8001502:	46bd      	mov	sp, r7
 8001504:	bd80      	pop	{r7, pc}

08001506 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001506:	b580      	push	{r7, lr}
 8001508:	b082      	sub	sp, #8
 800150a:	af00      	add	r7, sp, #0
 800150c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800150e:	6878      	ldr	r0, [r7, #4]
 8001510:	f7ff ffa2 	bl	8001458 <SysTick_Config>
 8001514:	4603      	mov	r3, r0
}
 8001516:	4618      	mov	r0, r3
 8001518:	3708      	adds	r7, #8
 800151a:	46bd      	mov	sp, r7
 800151c:	bd80      	pop	{r7, pc}
	...

08001520 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8001520:	b580      	push	{r7, lr}
 8001522:	b086      	sub	sp, #24
 8001524:	af00      	add	r7, sp, #0
 8001526:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8001528:	2300      	movs	r3, #0
 800152a:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 800152c:	f7ff feb6 	bl	800129c <HAL_GetTick>
 8001530:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8001532:	687b      	ldr	r3, [r7, #4]
 8001534:	2b00      	cmp	r3, #0
 8001536:	d101      	bne.n	800153c <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8001538:	2301      	movs	r3, #1
 800153a:	e099      	b.n	8001670 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 800153c:	687b      	ldr	r3, [r7, #4]
 800153e:	2202      	movs	r2, #2
 8001540:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8001544:	687b      	ldr	r3, [r7, #4]
 8001546:	2200      	movs	r2, #0
 8001548:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 800154c:	687b      	ldr	r3, [r7, #4]
 800154e:	681b      	ldr	r3, [r3, #0]
 8001550:	681a      	ldr	r2, [r3, #0]
 8001552:	687b      	ldr	r3, [r7, #4]
 8001554:	681b      	ldr	r3, [r3, #0]
 8001556:	f022 0201 	bic.w	r2, r2, #1
 800155a:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800155c:	e00f      	b.n	800157e <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800155e:	f7ff fe9d 	bl	800129c <HAL_GetTick>
 8001562:	4602      	mov	r2, r0
 8001564:	693b      	ldr	r3, [r7, #16]
 8001566:	1ad3      	subs	r3, r2, r3
 8001568:	2b05      	cmp	r3, #5
 800156a:	d908      	bls.n	800157e <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800156c:	687b      	ldr	r3, [r7, #4]
 800156e:	2220      	movs	r2, #32
 8001570:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8001572:	687b      	ldr	r3, [r7, #4]
 8001574:	2203      	movs	r2, #3
 8001576:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 800157a:	2303      	movs	r3, #3
 800157c:	e078      	b.n	8001670 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800157e:	687b      	ldr	r3, [r7, #4]
 8001580:	681b      	ldr	r3, [r3, #0]
 8001582:	681b      	ldr	r3, [r3, #0]
 8001584:	f003 0301 	and.w	r3, r3, #1
 8001588:	2b00      	cmp	r3, #0
 800158a:	d1e8      	bne.n	800155e <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 800158c:	687b      	ldr	r3, [r7, #4]
 800158e:	681b      	ldr	r3, [r3, #0]
 8001590:	681b      	ldr	r3, [r3, #0]
 8001592:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8001594:	697a      	ldr	r2, [r7, #20]
 8001596:	4b38      	ldr	r3, [pc, #224]	; (8001678 <HAL_DMA_Init+0x158>)
 8001598:	4013      	ands	r3, r2
 800159a:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 800159c:	687b      	ldr	r3, [r7, #4]
 800159e:	685a      	ldr	r2, [r3, #4]
 80015a0:	687b      	ldr	r3, [r7, #4]
 80015a2:	689b      	ldr	r3, [r3, #8]
 80015a4:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80015a6:	687b      	ldr	r3, [r7, #4]
 80015a8:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80015aa:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80015ac:	687b      	ldr	r3, [r7, #4]
 80015ae:	691b      	ldr	r3, [r3, #16]
 80015b0:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80015b2:	687b      	ldr	r3, [r7, #4]
 80015b4:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80015b6:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80015b8:	687b      	ldr	r3, [r7, #4]
 80015ba:	699b      	ldr	r3, [r3, #24]
 80015bc:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80015be:	687b      	ldr	r3, [r7, #4]
 80015c0:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80015c2:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80015c4:	687b      	ldr	r3, [r7, #4]
 80015c6:	6a1b      	ldr	r3, [r3, #32]
 80015c8:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80015ca:	697a      	ldr	r2, [r7, #20]
 80015cc:	4313      	orrs	r3, r2
 80015ce:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80015d0:	687b      	ldr	r3, [r7, #4]
 80015d2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80015d4:	2b04      	cmp	r3, #4
 80015d6:	d107      	bne.n	80015e8 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80015d8:	687b      	ldr	r3, [r7, #4]
 80015da:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80015dc:	687b      	ldr	r3, [r7, #4]
 80015de:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80015e0:	4313      	orrs	r3, r2
 80015e2:	697a      	ldr	r2, [r7, #20]
 80015e4:	4313      	orrs	r3, r2
 80015e6:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 80015e8:	687b      	ldr	r3, [r7, #4]
 80015ea:	681b      	ldr	r3, [r3, #0]
 80015ec:	697a      	ldr	r2, [r7, #20]
 80015ee:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 80015f0:	687b      	ldr	r3, [r7, #4]
 80015f2:	681b      	ldr	r3, [r3, #0]
 80015f4:	695b      	ldr	r3, [r3, #20]
 80015f6:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 80015f8:	697b      	ldr	r3, [r7, #20]
 80015fa:	f023 0307 	bic.w	r3, r3, #7
 80015fe:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8001600:	687b      	ldr	r3, [r7, #4]
 8001602:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8001604:	697a      	ldr	r2, [r7, #20]
 8001606:	4313      	orrs	r3, r2
 8001608:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 800160a:	687b      	ldr	r3, [r7, #4]
 800160c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800160e:	2b04      	cmp	r3, #4
 8001610:	d117      	bne.n	8001642 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8001612:	687b      	ldr	r3, [r7, #4]
 8001614:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001616:	697a      	ldr	r2, [r7, #20]
 8001618:	4313      	orrs	r3, r2
 800161a:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 800161c:	687b      	ldr	r3, [r7, #4]
 800161e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001620:	2b00      	cmp	r3, #0
 8001622:	d00e      	beq.n	8001642 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8001624:	6878      	ldr	r0, [r7, #4]
 8001626:	f000 fa89 	bl	8001b3c <DMA_CheckFifoParam>
 800162a:	4603      	mov	r3, r0
 800162c:	2b00      	cmp	r3, #0
 800162e:	d008      	beq.n	8001642 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8001630:	687b      	ldr	r3, [r7, #4]
 8001632:	2240      	movs	r2, #64	; 0x40
 8001634:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8001636:	687b      	ldr	r3, [r7, #4]
 8001638:	2201      	movs	r2, #1
 800163a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 800163e:	2301      	movs	r3, #1
 8001640:	e016      	b.n	8001670 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8001642:	687b      	ldr	r3, [r7, #4]
 8001644:	681b      	ldr	r3, [r3, #0]
 8001646:	697a      	ldr	r2, [r7, #20]
 8001648:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800164a:	6878      	ldr	r0, [r7, #4]
 800164c:	f000 fa40 	bl	8001ad0 <DMA_CalcBaseAndBitshift>
 8001650:	4603      	mov	r3, r0
 8001652:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001654:	687b      	ldr	r3, [r7, #4]
 8001656:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001658:	223f      	movs	r2, #63	; 0x3f
 800165a:	409a      	lsls	r2, r3
 800165c:	68fb      	ldr	r3, [r7, #12]
 800165e:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8001660:	687b      	ldr	r3, [r7, #4]
 8001662:	2200      	movs	r2, #0
 8001664:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8001666:	687b      	ldr	r3, [r7, #4]
 8001668:	2201      	movs	r2, #1
 800166a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 800166e:	2300      	movs	r3, #0
}
 8001670:	4618      	mov	r0, r3
 8001672:	3718      	adds	r7, #24
 8001674:	46bd      	mov	sp, r7
 8001676:	bd80      	pop	{r7, pc}
 8001678:	f010803f 	.word	0xf010803f

0800167c <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 800167c:	b580      	push	{r7, lr}
 800167e:	b084      	sub	sp, #16
 8001680:	af00      	add	r7, sp, #0
 8001682:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8001684:	687b      	ldr	r3, [r7, #4]
 8001686:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001688:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 800168a:	f7ff fe07 	bl	800129c <HAL_GetTick>
 800168e:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001690:	687b      	ldr	r3, [r7, #4]
 8001692:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001696:	b2db      	uxtb	r3, r3
 8001698:	2b02      	cmp	r3, #2
 800169a:	d008      	beq.n	80016ae <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800169c:	687b      	ldr	r3, [r7, #4]
 800169e:	2280      	movs	r2, #128	; 0x80
 80016a0:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80016a2:	687b      	ldr	r3, [r7, #4]
 80016a4:	2200      	movs	r2, #0
 80016a6:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 80016aa:	2301      	movs	r3, #1
 80016ac:	e052      	b.n	8001754 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80016ae:	687b      	ldr	r3, [r7, #4]
 80016b0:	681b      	ldr	r3, [r3, #0]
 80016b2:	681a      	ldr	r2, [r3, #0]
 80016b4:	687b      	ldr	r3, [r7, #4]
 80016b6:	681b      	ldr	r3, [r3, #0]
 80016b8:	f022 0216 	bic.w	r2, r2, #22
 80016bc:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 80016be:	687b      	ldr	r3, [r7, #4]
 80016c0:	681b      	ldr	r3, [r3, #0]
 80016c2:	695a      	ldr	r2, [r3, #20]
 80016c4:	687b      	ldr	r3, [r7, #4]
 80016c6:	681b      	ldr	r3, [r3, #0]
 80016c8:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 80016cc:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80016ce:	687b      	ldr	r3, [r7, #4]
 80016d0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80016d2:	2b00      	cmp	r3, #0
 80016d4:	d103      	bne.n	80016de <HAL_DMA_Abort+0x62>
 80016d6:	687b      	ldr	r3, [r7, #4]
 80016d8:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80016da:	2b00      	cmp	r3, #0
 80016dc:	d007      	beq.n	80016ee <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 80016de:	687b      	ldr	r3, [r7, #4]
 80016e0:	681b      	ldr	r3, [r3, #0]
 80016e2:	681a      	ldr	r2, [r3, #0]
 80016e4:	687b      	ldr	r3, [r7, #4]
 80016e6:	681b      	ldr	r3, [r3, #0]
 80016e8:	f022 0208 	bic.w	r2, r2, #8
 80016ec:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80016ee:	687b      	ldr	r3, [r7, #4]
 80016f0:	681b      	ldr	r3, [r3, #0]
 80016f2:	681a      	ldr	r2, [r3, #0]
 80016f4:	687b      	ldr	r3, [r7, #4]
 80016f6:	681b      	ldr	r3, [r3, #0]
 80016f8:	f022 0201 	bic.w	r2, r2, #1
 80016fc:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80016fe:	e013      	b.n	8001728 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8001700:	f7ff fdcc 	bl	800129c <HAL_GetTick>
 8001704:	4602      	mov	r2, r0
 8001706:	68bb      	ldr	r3, [r7, #8]
 8001708:	1ad3      	subs	r3, r2, r3
 800170a:	2b05      	cmp	r3, #5
 800170c:	d90c      	bls.n	8001728 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800170e:	687b      	ldr	r3, [r7, #4]
 8001710:	2220      	movs	r2, #32
 8001712:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8001714:	687b      	ldr	r3, [r7, #4]
 8001716:	2203      	movs	r2, #3
 8001718:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800171c:	687b      	ldr	r3, [r7, #4]
 800171e:	2200      	movs	r2, #0
 8001720:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 8001724:	2303      	movs	r3, #3
 8001726:	e015      	b.n	8001754 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8001728:	687b      	ldr	r3, [r7, #4]
 800172a:	681b      	ldr	r3, [r3, #0]
 800172c:	681b      	ldr	r3, [r3, #0]
 800172e:	f003 0301 	and.w	r3, r3, #1
 8001732:	2b00      	cmp	r3, #0
 8001734:	d1e4      	bne.n	8001700 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8001736:	687b      	ldr	r3, [r7, #4]
 8001738:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800173a:	223f      	movs	r2, #63	; 0x3f
 800173c:	409a      	lsls	r2, r3
 800173e:	68fb      	ldr	r3, [r7, #12]
 8001740:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8001742:	687b      	ldr	r3, [r7, #4]
 8001744:	2201      	movs	r2, #1
 8001746:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800174a:	687b      	ldr	r3, [r7, #4]
 800174c:	2200      	movs	r2, #0
 800174e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 8001752:	2300      	movs	r3, #0
}
 8001754:	4618      	mov	r0, r3
 8001756:	3710      	adds	r7, #16
 8001758:	46bd      	mov	sp, r7
 800175a:	bd80      	pop	{r7, pc}

0800175c <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 800175c:	b480      	push	{r7}
 800175e:	b083      	sub	sp, #12
 8001760:	af00      	add	r7, sp, #0
 8001762:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8001764:	687b      	ldr	r3, [r7, #4]
 8001766:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800176a:	b2db      	uxtb	r3, r3
 800176c:	2b02      	cmp	r3, #2
 800176e:	d004      	beq.n	800177a <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8001770:	687b      	ldr	r3, [r7, #4]
 8001772:	2280      	movs	r2, #128	; 0x80
 8001774:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8001776:	2301      	movs	r3, #1
 8001778:	e00c      	b.n	8001794 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 800177a:	687b      	ldr	r3, [r7, #4]
 800177c:	2205      	movs	r2, #5
 800177e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8001782:	687b      	ldr	r3, [r7, #4]
 8001784:	681b      	ldr	r3, [r3, #0]
 8001786:	681a      	ldr	r2, [r3, #0]
 8001788:	687b      	ldr	r3, [r7, #4]
 800178a:	681b      	ldr	r3, [r3, #0]
 800178c:	f022 0201 	bic.w	r2, r2, #1
 8001790:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8001792:	2300      	movs	r3, #0
}
 8001794:	4618      	mov	r0, r3
 8001796:	370c      	adds	r7, #12
 8001798:	46bd      	mov	sp, r7
 800179a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800179e:	4770      	bx	lr

080017a0 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 80017a0:	b580      	push	{r7, lr}
 80017a2:	b086      	sub	sp, #24
 80017a4:	af00      	add	r7, sp, #0
 80017a6:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 80017a8:	2300      	movs	r3, #0
 80017aa:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 80017ac:	4b8e      	ldr	r3, [pc, #568]	; (80019e8 <HAL_DMA_IRQHandler+0x248>)
 80017ae:	681b      	ldr	r3, [r3, #0]
 80017b0:	4a8e      	ldr	r2, [pc, #568]	; (80019ec <HAL_DMA_IRQHandler+0x24c>)
 80017b2:	fba2 2303 	umull	r2, r3, r2, r3
 80017b6:	0a9b      	lsrs	r3, r3, #10
 80017b8:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80017ba:	687b      	ldr	r3, [r7, #4]
 80017bc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80017be:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 80017c0:	693b      	ldr	r3, [r7, #16]
 80017c2:	681b      	ldr	r3, [r3, #0]
 80017c4:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 80017c6:	687b      	ldr	r3, [r7, #4]
 80017c8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80017ca:	2208      	movs	r2, #8
 80017cc:	409a      	lsls	r2, r3
 80017ce:	68fb      	ldr	r3, [r7, #12]
 80017d0:	4013      	ands	r3, r2
 80017d2:	2b00      	cmp	r3, #0
 80017d4:	d01a      	beq.n	800180c <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 80017d6:	687b      	ldr	r3, [r7, #4]
 80017d8:	681b      	ldr	r3, [r3, #0]
 80017da:	681b      	ldr	r3, [r3, #0]
 80017dc:	f003 0304 	and.w	r3, r3, #4
 80017e0:	2b00      	cmp	r3, #0
 80017e2:	d013      	beq.n	800180c <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 80017e4:	687b      	ldr	r3, [r7, #4]
 80017e6:	681b      	ldr	r3, [r3, #0]
 80017e8:	681a      	ldr	r2, [r3, #0]
 80017ea:	687b      	ldr	r3, [r7, #4]
 80017ec:	681b      	ldr	r3, [r3, #0]
 80017ee:	f022 0204 	bic.w	r2, r2, #4
 80017f2:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 80017f4:	687b      	ldr	r3, [r7, #4]
 80017f6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80017f8:	2208      	movs	r2, #8
 80017fa:	409a      	lsls	r2, r3
 80017fc:	693b      	ldr	r3, [r7, #16]
 80017fe:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8001800:	687b      	ldr	r3, [r7, #4]
 8001802:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001804:	f043 0201 	orr.w	r2, r3, #1
 8001808:	687b      	ldr	r3, [r7, #4]
 800180a:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 800180c:	687b      	ldr	r3, [r7, #4]
 800180e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001810:	2201      	movs	r2, #1
 8001812:	409a      	lsls	r2, r3
 8001814:	68fb      	ldr	r3, [r7, #12]
 8001816:	4013      	ands	r3, r2
 8001818:	2b00      	cmp	r3, #0
 800181a:	d012      	beq.n	8001842 <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 800181c:	687b      	ldr	r3, [r7, #4]
 800181e:	681b      	ldr	r3, [r3, #0]
 8001820:	695b      	ldr	r3, [r3, #20]
 8001822:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001826:	2b00      	cmp	r3, #0
 8001828:	d00b      	beq.n	8001842 <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 800182a:	687b      	ldr	r3, [r7, #4]
 800182c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800182e:	2201      	movs	r2, #1
 8001830:	409a      	lsls	r2, r3
 8001832:	693b      	ldr	r3, [r7, #16]
 8001834:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8001836:	687b      	ldr	r3, [r7, #4]
 8001838:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800183a:	f043 0202 	orr.w	r2, r3, #2
 800183e:	687b      	ldr	r3, [r7, #4]
 8001840:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 8001842:	687b      	ldr	r3, [r7, #4]
 8001844:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001846:	2204      	movs	r2, #4
 8001848:	409a      	lsls	r2, r3
 800184a:	68fb      	ldr	r3, [r7, #12]
 800184c:	4013      	ands	r3, r2
 800184e:	2b00      	cmp	r3, #0
 8001850:	d012      	beq.n	8001878 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 8001852:	687b      	ldr	r3, [r7, #4]
 8001854:	681b      	ldr	r3, [r3, #0]
 8001856:	681b      	ldr	r3, [r3, #0]
 8001858:	f003 0302 	and.w	r3, r3, #2
 800185c:	2b00      	cmp	r3, #0
 800185e:	d00b      	beq.n	8001878 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8001860:	687b      	ldr	r3, [r7, #4]
 8001862:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001864:	2204      	movs	r2, #4
 8001866:	409a      	lsls	r2, r3
 8001868:	693b      	ldr	r3, [r7, #16]
 800186a:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 800186c:	687b      	ldr	r3, [r7, #4]
 800186e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001870:	f043 0204 	orr.w	r2, r3, #4
 8001874:	687b      	ldr	r3, [r7, #4]
 8001876:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8001878:	687b      	ldr	r3, [r7, #4]
 800187a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800187c:	2210      	movs	r2, #16
 800187e:	409a      	lsls	r2, r3
 8001880:	68fb      	ldr	r3, [r7, #12]
 8001882:	4013      	ands	r3, r2
 8001884:	2b00      	cmp	r3, #0
 8001886:	d043      	beq.n	8001910 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8001888:	687b      	ldr	r3, [r7, #4]
 800188a:	681b      	ldr	r3, [r3, #0]
 800188c:	681b      	ldr	r3, [r3, #0]
 800188e:	f003 0308 	and.w	r3, r3, #8
 8001892:	2b00      	cmp	r3, #0
 8001894:	d03c      	beq.n	8001910 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8001896:	687b      	ldr	r3, [r7, #4]
 8001898:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800189a:	2210      	movs	r2, #16
 800189c:	409a      	lsls	r2, r3
 800189e:	693b      	ldr	r3, [r7, #16]
 80018a0:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80018a2:	687b      	ldr	r3, [r7, #4]
 80018a4:	681b      	ldr	r3, [r3, #0]
 80018a6:	681b      	ldr	r3, [r3, #0]
 80018a8:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80018ac:	2b00      	cmp	r3, #0
 80018ae:	d018      	beq.n	80018e2 <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80018b0:	687b      	ldr	r3, [r7, #4]
 80018b2:	681b      	ldr	r3, [r3, #0]
 80018b4:	681b      	ldr	r3, [r3, #0]
 80018b6:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80018ba:	2b00      	cmp	r3, #0
 80018bc:	d108      	bne.n	80018d0 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 80018be:	687b      	ldr	r3, [r7, #4]
 80018c0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80018c2:	2b00      	cmp	r3, #0
 80018c4:	d024      	beq.n	8001910 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 80018c6:	687b      	ldr	r3, [r7, #4]
 80018c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80018ca:	6878      	ldr	r0, [r7, #4]
 80018cc:	4798      	blx	r3
 80018ce:	e01f      	b.n	8001910 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 80018d0:	687b      	ldr	r3, [r7, #4]
 80018d2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80018d4:	2b00      	cmp	r3, #0
 80018d6:	d01b      	beq.n	8001910 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 80018d8:	687b      	ldr	r3, [r7, #4]
 80018da:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80018dc:	6878      	ldr	r0, [r7, #4]
 80018de:	4798      	blx	r3
 80018e0:	e016      	b.n	8001910 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80018e2:	687b      	ldr	r3, [r7, #4]
 80018e4:	681b      	ldr	r3, [r3, #0]
 80018e6:	681b      	ldr	r3, [r3, #0]
 80018e8:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80018ec:	2b00      	cmp	r3, #0
 80018ee:	d107      	bne.n	8001900 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80018f0:	687b      	ldr	r3, [r7, #4]
 80018f2:	681b      	ldr	r3, [r3, #0]
 80018f4:	681a      	ldr	r2, [r3, #0]
 80018f6:	687b      	ldr	r3, [r7, #4]
 80018f8:	681b      	ldr	r3, [r3, #0]
 80018fa:	f022 0208 	bic.w	r2, r2, #8
 80018fe:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8001900:	687b      	ldr	r3, [r7, #4]
 8001902:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001904:	2b00      	cmp	r3, #0
 8001906:	d003      	beq.n	8001910 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8001908:	687b      	ldr	r3, [r7, #4]
 800190a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800190c:	6878      	ldr	r0, [r7, #4]
 800190e:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8001910:	687b      	ldr	r3, [r7, #4]
 8001912:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001914:	2220      	movs	r2, #32
 8001916:	409a      	lsls	r2, r3
 8001918:	68fb      	ldr	r3, [r7, #12]
 800191a:	4013      	ands	r3, r2
 800191c:	2b00      	cmp	r3, #0
 800191e:	f000 808f 	beq.w	8001a40 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 8001922:	687b      	ldr	r3, [r7, #4]
 8001924:	681b      	ldr	r3, [r3, #0]
 8001926:	681b      	ldr	r3, [r3, #0]
 8001928:	f003 0310 	and.w	r3, r3, #16
 800192c:	2b00      	cmp	r3, #0
 800192e:	f000 8087 	beq.w	8001a40 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 8001932:	687b      	ldr	r3, [r7, #4]
 8001934:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8001936:	2220      	movs	r2, #32
 8001938:	409a      	lsls	r2, r3
 800193a:	693b      	ldr	r3, [r7, #16]
 800193c:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 800193e:	687b      	ldr	r3, [r7, #4]
 8001940:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001944:	b2db      	uxtb	r3, r3
 8001946:	2b05      	cmp	r3, #5
 8001948:	d136      	bne.n	80019b8 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800194a:	687b      	ldr	r3, [r7, #4]
 800194c:	681b      	ldr	r3, [r3, #0]
 800194e:	681a      	ldr	r2, [r3, #0]
 8001950:	687b      	ldr	r3, [r7, #4]
 8001952:	681b      	ldr	r3, [r3, #0]
 8001954:	f022 0216 	bic.w	r2, r2, #22
 8001958:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 800195a:	687b      	ldr	r3, [r7, #4]
 800195c:	681b      	ldr	r3, [r3, #0]
 800195e:	695a      	ldr	r2, [r3, #20]
 8001960:	687b      	ldr	r3, [r7, #4]
 8001962:	681b      	ldr	r3, [r3, #0]
 8001964:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8001968:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800196a:	687b      	ldr	r3, [r7, #4]
 800196c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800196e:	2b00      	cmp	r3, #0
 8001970:	d103      	bne.n	800197a <HAL_DMA_IRQHandler+0x1da>
 8001972:	687b      	ldr	r3, [r7, #4]
 8001974:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8001976:	2b00      	cmp	r3, #0
 8001978:	d007      	beq.n	800198a <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800197a:	687b      	ldr	r3, [r7, #4]
 800197c:	681b      	ldr	r3, [r3, #0]
 800197e:	681a      	ldr	r2, [r3, #0]
 8001980:	687b      	ldr	r3, [r7, #4]
 8001982:	681b      	ldr	r3, [r3, #0]
 8001984:	f022 0208 	bic.w	r2, r2, #8
 8001988:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 800198a:	687b      	ldr	r3, [r7, #4]
 800198c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800198e:	223f      	movs	r2, #63	; 0x3f
 8001990:	409a      	lsls	r2, r3
 8001992:	693b      	ldr	r3, [r7, #16]
 8001994:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8001996:	687b      	ldr	r3, [r7, #4]
 8001998:	2201      	movs	r2, #1
 800199a:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800199e:	687b      	ldr	r3, [r7, #4]
 80019a0:	2200      	movs	r2, #0
 80019a2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 80019a6:	687b      	ldr	r3, [r7, #4]
 80019a8:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80019aa:	2b00      	cmp	r3, #0
 80019ac:	d07e      	beq.n	8001aac <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 80019ae:	687b      	ldr	r3, [r7, #4]
 80019b0:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80019b2:	6878      	ldr	r0, [r7, #4]
 80019b4:	4798      	blx	r3
        }
        return;
 80019b6:	e079      	b.n	8001aac <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 80019b8:	687b      	ldr	r3, [r7, #4]
 80019ba:	681b      	ldr	r3, [r3, #0]
 80019bc:	681b      	ldr	r3, [r3, #0]
 80019be:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80019c2:	2b00      	cmp	r3, #0
 80019c4:	d01d      	beq.n	8001a02 <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 80019c6:	687b      	ldr	r3, [r7, #4]
 80019c8:	681b      	ldr	r3, [r3, #0]
 80019ca:	681b      	ldr	r3, [r3, #0]
 80019cc:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80019d0:	2b00      	cmp	r3, #0
 80019d2:	d10d      	bne.n	80019f0 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 80019d4:	687b      	ldr	r3, [r7, #4]
 80019d6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80019d8:	2b00      	cmp	r3, #0
 80019da:	d031      	beq.n	8001a40 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 80019dc:	687b      	ldr	r3, [r7, #4]
 80019de:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80019e0:	6878      	ldr	r0, [r7, #4]
 80019e2:	4798      	blx	r3
 80019e4:	e02c      	b.n	8001a40 <HAL_DMA_IRQHandler+0x2a0>
 80019e6:	bf00      	nop
 80019e8:	20000000 	.word	0x20000000
 80019ec:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 80019f0:	687b      	ldr	r3, [r7, #4]
 80019f2:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80019f4:	2b00      	cmp	r3, #0
 80019f6:	d023      	beq.n	8001a40 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 80019f8:	687b      	ldr	r3, [r7, #4]
 80019fa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80019fc:	6878      	ldr	r0, [r7, #4]
 80019fe:	4798      	blx	r3
 8001a00:	e01e      	b.n	8001a40 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8001a02:	687b      	ldr	r3, [r7, #4]
 8001a04:	681b      	ldr	r3, [r3, #0]
 8001a06:	681b      	ldr	r3, [r3, #0]
 8001a08:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001a0c:	2b00      	cmp	r3, #0
 8001a0e:	d10f      	bne.n	8001a30 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8001a10:	687b      	ldr	r3, [r7, #4]
 8001a12:	681b      	ldr	r3, [r3, #0]
 8001a14:	681a      	ldr	r2, [r3, #0]
 8001a16:	687b      	ldr	r3, [r7, #4]
 8001a18:	681b      	ldr	r3, [r3, #0]
 8001a1a:	f022 0210 	bic.w	r2, r2, #16
 8001a1e:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8001a20:	687b      	ldr	r3, [r7, #4]
 8001a22:	2201      	movs	r2, #1
 8001a24:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8001a28:	687b      	ldr	r3, [r7, #4]
 8001a2a:	2200      	movs	r2, #0
 8001a2c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8001a30:	687b      	ldr	r3, [r7, #4]
 8001a32:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001a34:	2b00      	cmp	r3, #0
 8001a36:	d003      	beq.n	8001a40 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8001a38:	687b      	ldr	r3, [r7, #4]
 8001a3a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8001a3c:	6878      	ldr	r0, [r7, #4]
 8001a3e:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8001a40:	687b      	ldr	r3, [r7, #4]
 8001a42:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001a44:	2b00      	cmp	r3, #0
 8001a46:	d032      	beq.n	8001aae <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8001a48:	687b      	ldr	r3, [r7, #4]
 8001a4a:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8001a4c:	f003 0301 	and.w	r3, r3, #1
 8001a50:	2b00      	cmp	r3, #0
 8001a52:	d022      	beq.n	8001a9a <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8001a54:	687b      	ldr	r3, [r7, #4]
 8001a56:	2205      	movs	r2, #5
 8001a58:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8001a5c:	687b      	ldr	r3, [r7, #4]
 8001a5e:	681b      	ldr	r3, [r3, #0]
 8001a60:	681a      	ldr	r2, [r3, #0]
 8001a62:	687b      	ldr	r3, [r7, #4]
 8001a64:	681b      	ldr	r3, [r3, #0]
 8001a66:	f022 0201 	bic.w	r2, r2, #1
 8001a6a:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8001a6c:	68bb      	ldr	r3, [r7, #8]
 8001a6e:	3301      	adds	r3, #1
 8001a70:	60bb      	str	r3, [r7, #8]
 8001a72:	697a      	ldr	r2, [r7, #20]
 8001a74:	429a      	cmp	r2, r3
 8001a76:	d307      	bcc.n	8001a88 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8001a78:	687b      	ldr	r3, [r7, #4]
 8001a7a:	681b      	ldr	r3, [r3, #0]
 8001a7c:	681b      	ldr	r3, [r3, #0]
 8001a7e:	f003 0301 	and.w	r3, r3, #1
 8001a82:	2b00      	cmp	r3, #0
 8001a84:	d1f2      	bne.n	8001a6c <HAL_DMA_IRQHandler+0x2cc>
 8001a86:	e000      	b.n	8001a8a <HAL_DMA_IRQHandler+0x2ea>
          break;
 8001a88:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8001a8a:	687b      	ldr	r3, [r7, #4]
 8001a8c:	2201      	movs	r2, #1
 8001a8e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8001a92:	687b      	ldr	r3, [r7, #4]
 8001a94:	2200      	movs	r2, #0
 8001a96:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8001a9a:	687b      	ldr	r3, [r7, #4]
 8001a9c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001a9e:	2b00      	cmp	r3, #0
 8001aa0:	d005      	beq.n	8001aae <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8001aa2:	687b      	ldr	r3, [r7, #4]
 8001aa4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001aa6:	6878      	ldr	r0, [r7, #4]
 8001aa8:	4798      	blx	r3
 8001aaa:	e000      	b.n	8001aae <HAL_DMA_IRQHandler+0x30e>
        return;
 8001aac:	bf00      	nop
    }
  }
}
 8001aae:	3718      	adds	r7, #24
 8001ab0:	46bd      	mov	sp, r7
 8001ab2:	bd80      	pop	{r7, pc}

08001ab4 <HAL_DMA_GetState>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 8001ab4:	b480      	push	{r7}
 8001ab6:	b083      	sub	sp, #12
 8001ab8:	af00      	add	r7, sp, #0
 8001aba:	6078      	str	r0, [r7, #4]
  return hdma->State;
 8001abc:	687b      	ldr	r3, [r7, #4]
 8001abe:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8001ac2:	b2db      	uxtb	r3, r3
}
 8001ac4:	4618      	mov	r0, r3
 8001ac6:	370c      	adds	r7, #12
 8001ac8:	46bd      	mov	sp, r7
 8001aca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ace:	4770      	bx	lr

08001ad0 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8001ad0:	b480      	push	{r7}
 8001ad2:	b085      	sub	sp, #20
 8001ad4:	af00      	add	r7, sp, #0
 8001ad6:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8001ad8:	687b      	ldr	r3, [r7, #4]
 8001ada:	681b      	ldr	r3, [r3, #0]
 8001adc:	b2db      	uxtb	r3, r3
 8001ade:	3b10      	subs	r3, #16
 8001ae0:	4a14      	ldr	r2, [pc, #80]	; (8001b34 <DMA_CalcBaseAndBitshift+0x64>)
 8001ae2:	fba2 2303 	umull	r2, r3, r2, r3
 8001ae6:	091b      	lsrs	r3, r3, #4
 8001ae8:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8001aea:	4a13      	ldr	r2, [pc, #76]	; (8001b38 <DMA_CalcBaseAndBitshift+0x68>)
 8001aec:	68fb      	ldr	r3, [r7, #12]
 8001aee:	4413      	add	r3, r2
 8001af0:	781b      	ldrb	r3, [r3, #0]
 8001af2:	461a      	mov	r2, r3
 8001af4:	687b      	ldr	r3, [r7, #4]
 8001af6:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 8001af8:	68fb      	ldr	r3, [r7, #12]
 8001afa:	2b03      	cmp	r3, #3
 8001afc:	d909      	bls.n	8001b12 <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8001afe:	687b      	ldr	r3, [r7, #4]
 8001b00:	681b      	ldr	r3, [r3, #0]
 8001b02:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8001b06:	f023 0303 	bic.w	r3, r3, #3
 8001b0a:	1d1a      	adds	r2, r3, #4
 8001b0c:	687b      	ldr	r3, [r7, #4]
 8001b0e:	659a      	str	r2, [r3, #88]	; 0x58
 8001b10:	e007      	b.n	8001b22 <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8001b12:	687b      	ldr	r3, [r7, #4]
 8001b14:	681b      	ldr	r3, [r3, #0]
 8001b16:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 8001b1a:	f023 0303 	bic.w	r3, r3, #3
 8001b1e:	687a      	ldr	r2, [r7, #4]
 8001b20:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 8001b22:	687b      	ldr	r3, [r7, #4]
 8001b24:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 8001b26:	4618      	mov	r0, r3
 8001b28:	3714      	adds	r7, #20
 8001b2a:	46bd      	mov	sp, r7
 8001b2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b30:	4770      	bx	lr
 8001b32:	bf00      	nop
 8001b34:	aaaaaaab 	.word	0xaaaaaaab
 8001b38:	0800c36c 	.word	0x0800c36c

08001b3c <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8001b3c:	b480      	push	{r7}
 8001b3e:	b085      	sub	sp, #20
 8001b40:	af00      	add	r7, sp, #0
 8001b42:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8001b44:	2300      	movs	r3, #0
 8001b46:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8001b48:	687b      	ldr	r3, [r7, #4]
 8001b4a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001b4c:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8001b4e:	687b      	ldr	r3, [r7, #4]
 8001b50:	699b      	ldr	r3, [r3, #24]
 8001b52:	2b00      	cmp	r3, #0
 8001b54:	d11f      	bne.n	8001b96 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8001b56:	68bb      	ldr	r3, [r7, #8]
 8001b58:	2b03      	cmp	r3, #3
 8001b5a:	d856      	bhi.n	8001c0a <DMA_CheckFifoParam+0xce>
 8001b5c:	a201      	add	r2, pc, #4	; (adr r2, 8001b64 <DMA_CheckFifoParam+0x28>)
 8001b5e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001b62:	bf00      	nop
 8001b64:	08001b75 	.word	0x08001b75
 8001b68:	08001b87 	.word	0x08001b87
 8001b6c:	08001b75 	.word	0x08001b75
 8001b70:	08001c0b 	.word	0x08001c0b
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8001b74:	687b      	ldr	r3, [r7, #4]
 8001b76:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001b78:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8001b7c:	2b00      	cmp	r3, #0
 8001b7e:	d046      	beq.n	8001c0e <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8001b80:	2301      	movs	r3, #1
 8001b82:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8001b84:	e043      	b.n	8001c0e <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8001b86:	687b      	ldr	r3, [r7, #4]
 8001b88:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001b8a:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8001b8e:	d140      	bne.n	8001c12 <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8001b90:	2301      	movs	r3, #1
 8001b92:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8001b94:	e03d      	b.n	8001c12 <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8001b96:	687b      	ldr	r3, [r7, #4]
 8001b98:	699b      	ldr	r3, [r3, #24]
 8001b9a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8001b9e:	d121      	bne.n	8001be4 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8001ba0:	68bb      	ldr	r3, [r7, #8]
 8001ba2:	2b03      	cmp	r3, #3
 8001ba4:	d837      	bhi.n	8001c16 <DMA_CheckFifoParam+0xda>
 8001ba6:	a201      	add	r2, pc, #4	; (adr r2, 8001bac <DMA_CheckFifoParam+0x70>)
 8001ba8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001bac:	08001bbd 	.word	0x08001bbd
 8001bb0:	08001bc3 	.word	0x08001bc3
 8001bb4:	08001bbd 	.word	0x08001bbd
 8001bb8:	08001bd5 	.word	0x08001bd5
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8001bbc:	2301      	movs	r3, #1
 8001bbe:	73fb      	strb	r3, [r7, #15]
      break;
 8001bc0:	e030      	b.n	8001c24 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8001bc2:	687b      	ldr	r3, [r7, #4]
 8001bc4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001bc6:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8001bca:	2b00      	cmp	r3, #0
 8001bcc:	d025      	beq.n	8001c1a <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8001bce:	2301      	movs	r3, #1
 8001bd0:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8001bd2:	e022      	b.n	8001c1a <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8001bd4:	687b      	ldr	r3, [r7, #4]
 8001bd6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001bd8:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8001bdc:	d11f      	bne.n	8001c1e <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8001bde:	2301      	movs	r3, #1
 8001be0:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8001be2:	e01c      	b.n	8001c1e <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8001be4:	68bb      	ldr	r3, [r7, #8]
 8001be6:	2b02      	cmp	r3, #2
 8001be8:	d903      	bls.n	8001bf2 <DMA_CheckFifoParam+0xb6>
 8001bea:	68bb      	ldr	r3, [r7, #8]
 8001bec:	2b03      	cmp	r3, #3
 8001bee:	d003      	beq.n	8001bf8 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8001bf0:	e018      	b.n	8001c24 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8001bf2:	2301      	movs	r3, #1
 8001bf4:	73fb      	strb	r3, [r7, #15]
      break;
 8001bf6:	e015      	b.n	8001c24 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8001bf8:	687b      	ldr	r3, [r7, #4]
 8001bfa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001bfc:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8001c00:	2b00      	cmp	r3, #0
 8001c02:	d00e      	beq.n	8001c22 <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8001c04:	2301      	movs	r3, #1
 8001c06:	73fb      	strb	r3, [r7, #15]
      break;
 8001c08:	e00b      	b.n	8001c22 <DMA_CheckFifoParam+0xe6>
      break;
 8001c0a:	bf00      	nop
 8001c0c:	e00a      	b.n	8001c24 <DMA_CheckFifoParam+0xe8>
      break;
 8001c0e:	bf00      	nop
 8001c10:	e008      	b.n	8001c24 <DMA_CheckFifoParam+0xe8>
      break;
 8001c12:	bf00      	nop
 8001c14:	e006      	b.n	8001c24 <DMA_CheckFifoParam+0xe8>
      break;
 8001c16:	bf00      	nop
 8001c18:	e004      	b.n	8001c24 <DMA_CheckFifoParam+0xe8>
      break;
 8001c1a:	bf00      	nop
 8001c1c:	e002      	b.n	8001c24 <DMA_CheckFifoParam+0xe8>
      break;   
 8001c1e:	bf00      	nop
 8001c20:	e000      	b.n	8001c24 <DMA_CheckFifoParam+0xe8>
      break;
 8001c22:	bf00      	nop
    }
  } 
  
  return status; 
 8001c24:	7bfb      	ldrb	r3, [r7, #15]
}
 8001c26:	4618      	mov	r0, r3
 8001c28:	3714      	adds	r7, #20
 8001c2a:	46bd      	mov	sp, r7
 8001c2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c30:	4770      	bx	lr
 8001c32:	bf00      	nop

08001c34 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001c34:	b480      	push	{r7}
 8001c36:	b089      	sub	sp, #36	; 0x24
 8001c38:	af00      	add	r7, sp, #0
 8001c3a:	6078      	str	r0, [r7, #4]
 8001c3c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8001c3e:	2300      	movs	r3, #0
 8001c40:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001c42:	2300      	movs	r3, #0
 8001c44:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001c46:	2300      	movs	r3, #0
 8001c48:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001c4a:	2300      	movs	r3, #0
 8001c4c:	61fb      	str	r3, [r7, #28]
 8001c4e:	e16b      	b.n	8001f28 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001c50:	2201      	movs	r2, #1
 8001c52:	69fb      	ldr	r3, [r7, #28]
 8001c54:	fa02 f303 	lsl.w	r3, r2, r3
 8001c58:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8001c5a:	683b      	ldr	r3, [r7, #0]
 8001c5c:	681b      	ldr	r3, [r3, #0]
 8001c5e:	697a      	ldr	r2, [r7, #20]
 8001c60:	4013      	ands	r3, r2
 8001c62:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8001c64:	693a      	ldr	r2, [r7, #16]
 8001c66:	697b      	ldr	r3, [r7, #20]
 8001c68:	429a      	cmp	r2, r3
 8001c6a:	f040 815a 	bne.w	8001f22 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001c6e:	683b      	ldr	r3, [r7, #0]
 8001c70:	685b      	ldr	r3, [r3, #4]
 8001c72:	f003 0303 	and.w	r3, r3, #3
 8001c76:	2b01      	cmp	r3, #1
 8001c78:	d005      	beq.n	8001c86 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001c7a:	683b      	ldr	r3, [r7, #0]
 8001c7c:	685b      	ldr	r3, [r3, #4]
 8001c7e:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8001c82:	2b02      	cmp	r3, #2
 8001c84:	d130      	bne.n	8001ce8 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8001c86:	687b      	ldr	r3, [r7, #4]
 8001c88:	689b      	ldr	r3, [r3, #8]
 8001c8a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001c8c:	69fb      	ldr	r3, [r7, #28]
 8001c8e:	005b      	lsls	r3, r3, #1
 8001c90:	2203      	movs	r2, #3
 8001c92:	fa02 f303 	lsl.w	r3, r2, r3
 8001c96:	43db      	mvns	r3, r3
 8001c98:	69ba      	ldr	r2, [r7, #24]
 8001c9a:	4013      	ands	r3, r2
 8001c9c:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001c9e:	683b      	ldr	r3, [r7, #0]
 8001ca0:	68da      	ldr	r2, [r3, #12]
 8001ca2:	69fb      	ldr	r3, [r7, #28]
 8001ca4:	005b      	lsls	r3, r3, #1
 8001ca6:	fa02 f303 	lsl.w	r3, r2, r3
 8001caa:	69ba      	ldr	r2, [r7, #24]
 8001cac:	4313      	orrs	r3, r2
 8001cae:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001cb0:	687b      	ldr	r3, [r7, #4]
 8001cb2:	69ba      	ldr	r2, [r7, #24]
 8001cb4:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8001cb6:	687b      	ldr	r3, [r7, #4]
 8001cb8:	685b      	ldr	r3, [r3, #4]
 8001cba:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001cbc:	2201      	movs	r2, #1
 8001cbe:	69fb      	ldr	r3, [r7, #28]
 8001cc0:	fa02 f303 	lsl.w	r3, r2, r3
 8001cc4:	43db      	mvns	r3, r3
 8001cc6:	69ba      	ldr	r2, [r7, #24]
 8001cc8:	4013      	ands	r3, r2
 8001cca:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8001ccc:	683b      	ldr	r3, [r7, #0]
 8001cce:	685b      	ldr	r3, [r3, #4]
 8001cd0:	091b      	lsrs	r3, r3, #4
 8001cd2:	f003 0201 	and.w	r2, r3, #1
 8001cd6:	69fb      	ldr	r3, [r7, #28]
 8001cd8:	fa02 f303 	lsl.w	r3, r2, r3
 8001cdc:	69ba      	ldr	r2, [r7, #24]
 8001cde:	4313      	orrs	r3, r2
 8001ce0:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8001ce2:	687b      	ldr	r3, [r7, #4]
 8001ce4:	69ba      	ldr	r2, [r7, #24]
 8001ce6:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8001ce8:	683b      	ldr	r3, [r7, #0]
 8001cea:	685b      	ldr	r3, [r3, #4]
 8001cec:	f003 0303 	and.w	r3, r3, #3
 8001cf0:	2b03      	cmp	r3, #3
 8001cf2:	d017      	beq.n	8001d24 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8001cf4:	687b      	ldr	r3, [r7, #4]
 8001cf6:	68db      	ldr	r3, [r3, #12]
 8001cf8:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8001cfa:	69fb      	ldr	r3, [r7, #28]
 8001cfc:	005b      	lsls	r3, r3, #1
 8001cfe:	2203      	movs	r2, #3
 8001d00:	fa02 f303 	lsl.w	r3, r2, r3
 8001d04:	43db      	mvns	r3, r3
 8001d06:	69ba      	ldr	r2, [r7, #24]
 8001d08:	4013      	ands	r3, r2
 8001d0a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8001d0c:	683b      	ldr	r3, [r7, #0]
 8001d0e:	689a      	ldr	r2, [r3, #8]
 8001d10:	69fb      	ldr	r3, [r7, #28]
 8001d12:	005b      	lsls	r3, r3, #1
 8001d14:	fa02 f303 	lsl.w	r3, r2, r3
 8001d18:	69ba      	ldr	r2, [r7, #24]
 8001d1a:	4313      	orrs	r3, r2
 8001d1c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8001d1e:	687b      	ldr	r3, [r7, #4]
 8001d20:	69ba      	ldr	r2, [r7, #24]
 8001d22:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8001d24:	683b      	ldr	r3, [r7, #0]
 8001d26:	685b      	ldr	r3, [r3, #4]
 8001d28:	f003 0303 	and.w	r3, r3, #3
 8001d2c:	2b02      	cmp	r3, #2
 8001d2e:	d123      	bne.n	8001d78 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8001d30:	69fb      	ldr	r3, [r7, #28]
 8001d32:	08da      	lsrs	r2, r3, #3
 8001d34:	687b      	ldr	r3, [r7, #4]
 8001d36:	3208      	adds	r2, #8
 8001d38:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8001d3c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8001d3e:	69fb      	ldr	r3, [r7, #28]
 8001d40:	f003 0307 	and.w	r3, r3, #7
 8001d44:	009b      	lsls	r3, r3, #2
 8001d46:	220f      	movs	r2, #15
 8001d48:	fa02 f303 	lsl.w	r3, r2, r3
 8001d4c:	43db      	mvns	r3, r3
 8001d4e:	69ba      	ldr	r2, [r7, #24]
 8001d50:	4013      	ands	r3, r2
 8001d52:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8001d54:	683b      	ldr	r3, [r7, #0]
 8001d56:	691a      	ldr	r2, [r3, #16]
 8001d58:	69fb      	ldr	r3, [r7, #28]
 8001d5a:	f003 0307 	and.w	r3, r3, #7
 8001d5e:	009b      	lsls	r3, r3, #2
 8001d60:	fa02 f303 	lsl.w	r3, r2, r3
 8001d64:	69ba      	ldr	r2, [r7, #24]
 8001d66:	4313      	orrs	r3, r2
 8001d68:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8001d6a:	69fb      	ldr	r3, [r7, #28]
 8001d6c:	08da      	lsrs	r2, r3, #3
 8001d6e:	687b      	ldr	r3, [r7, #4]
 8001d70:	3208      	adds	r2, #8
 8001d72:	69b9      	ldr	r1, [r7, #24]
 8001d74:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001d78:	687b      	ldr	r3, [r7, #4]
 8001d7a:	681b      	ldr	r3, [r3, #0]
 8001d7c:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8001d7e:	69fb      	ldr	r3, [r7, #28]
 8001d80:	005b      	lsls	r3, r3, #1
 8001d82:	2203      	movs	r2, #3
 8001d84:	fa02 f303 	lsl.w	r3, r2, r3
 8001d88:	43db      	mvns	r3, r3
 8001d8a:	69ba      	ldr	r2, [r7, #24]
 8001d8c:	4013      	ands	r3, r2
 8001d8e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001d90:	683b      	ldr	r3, [r7, #0]
 8001d92:	685b      	ldr	r3, [r3, #4]
 8001d94:	f003 0203 	and.w	r2, r3, #3
 8001d98:	69fb      	ldr	r3, [r7, #28]
 8001d9a:	005b      	lsls	r3, r3, #1
 8001d9c:	fa02 f303 	lsl.w	r3, r2, r3
 8001da0:	69ba      	ldr	r2, [r7, #24]
 8001da2:	4313      	orrs	r3, r2
 8001da4:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001da6:	687b      	ldr	r3, [r7, #4]
 8001da8:	69ba      	ldr	r2, [r7, #24]
 8001daa:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8001dac:	683b      	ldr	r3, [r7, #0]
 8001dae:	685b      	ldr	r3, [r3, #4]
 8001db0:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8001db4:	2b00      	cmp	r3, #0
 8001db6:	f000 80b4 	beq.w	8001f22 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001dba:	2300      	movs	r3, #0
 8001dbc:	60fb      	str	r3, [r7, #12]
 8001dbe:	4b60      	ldr	r3, [pc, #384]	; (8001f40 <HAL_GPIO_Init+0x30c>)
 8001dc0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001dc2:	4a5f      	ldr	r2, [pc, #380]	; (8001f40 <HAL_GPIO_Init+0x30c>)
 8001dc4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001dc8:	6453      	str	r3, [r2, #68]	; 0x44
 8001dca:	4b5d      	ldr	r3, [pc, #372]	; (8001f40 <HAL_GPIO_Init+0x30c>)
 8001dcc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001dce:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001dd2:	60fb      	str	r3, [r7, #12]
 8001dd4:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001dd6:	4a5b      	ldr	r2, [pc, #364]	; (8001f44 <HAL_GPIO_Init+0x310>)
 8001dd8:	69fb      	ldr	r3, [r7, #28]
 8001dda:	089b      	lsrs	r3, r3, #2
 8001ddc:	3302      	adds	r3, #2
 8001dde:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001de2:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001de4:	69fb      	ldr	r3, [r7, #28]
 8001de6:	f003 0303 	and.w	r3, r3, #3
 8001dea:	009b      	lsls	r3, r3, #2
 8001dec:	220f      	movs	r2, #15
 8001dee:	fa02 f303 	lsl.w	r3, r2, r3
 8001df2:	43db      	mvns	r3, r3
 8001df4:	69ba      	ldr	r2, [r7, #24]
 8001df6:	4013      	ands	r3, r2
 8001df8:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8001dfa:	687b      	ldr	r3, [r7, #4]
 8001dfc:	4a52      	ldr	r2, [pc, #328]	; (8001f48 <HAL_GPIO_Init+0x314>)
 8001dfe:	4293      	cmp	r3, r2
 8001e00:	d02b      	beq.n	8001e5a <HAL_GPIO_Init+0x226>
 8001e02:	687b      	ldr	r3, [r7, #4]
 8001e04:	4a51      	ldr	r2, [pc, #324]	; (8001f4c <HAL_GPIO_Init+0x318>)
 8001e06:	4293      	cmp	r3, r2
 8001e08:	d025      	beq.n	8001e56 <HAL_GPIO_Init+0x222>
 8001e0a:	687b      	ldr	r3, [r7, #4]
 8001e0c:	4a50      	ldr	r2, [pc, #320]	; (8001f50 <HAL_GPIO_Init+0x31c>)
 8001e0e:	4293      	cmp	r3, r2
 8001e10:	d01f      	beq.n	8001e52 <HAL_GPIO_Init+0x21e>
 8001e12:	687b      	ldr	r3, [r7, #4]
 8001e14:	4a4f      	ldr	r2, [pc, #316]	; (8001f54 <HAL_GPIO_Init+0x320>)
 8001e16:	4293      	cmp	r3, r2
 8001e18:	d019      	beq.n	8001e4e <HAL_GPIO_Init+0x21a>
 8001e1a:	687b      	ldr	r3, [r7, #4]
 8001e1c:	4a4e      	ldr	r2, [pc, #312]	; (8001f58 <HAL_GPIO_Init+0x324>)
 8001e1e:	4293      	cmp	r3, r2
 8001e20:	d013      	beq.n	8001e4a <HAL_GPIO_Init+0x216>
 8001e22:	687b      	ldr	r3, [r7, #4]
 8001e24:	4a4d      	ldr	r2, [pc, #308]	; (8001f5c <HAL_GPIO_Init+0x328>)
 8001e26:	4293      	cmp	r3, r2
 8001e28:	d00d      	beq.n	8001e46 <HAL_GPIO_Init+0x212>
 8001e2a:	687b      	ldr	r3, [r7, #4]
 8001e2c:	4a4c      	ldr	r2, [pc, #304]	; (8001f60 <HAL_GPIO_Init+0x32c>)
 8001e2e:	4293      	cmp	r3, r2
 8001e30:	d007      	beq.n	8001e42 <HAL_GPIO_Init+0x20e>
 8001e32:	687b      	ldr	r3, [r7, #4]
 8001e34:	4a4b      	ldr	r2, [pc, #300]	; (8001f64 <HAL_GPIO_Init+0x330>)
 8001e36:	4293      	cmp	r3, r2
 8001e38:	d101      	bne.n	8001e3e <HAL_GPIO_Init+0x20a>
 8001e3a:	2307      	movs	r3, #7
 8001e3c:	e00e      	b.n	8001e5c <HAL_GPIO_Init+0x228>
 8001e3e:	2308      	movs	r3, #8
 8001e40:	e00c      	b.n	8001e5c <HAL_GPIO_Init+0x228>
 8001e42:	2306      	movs	r3, #6
 8001e44:	e00a      	b.n	8001e5c <HAL_GPIO_Init+0x228>
 8001e46:	2305      	movs	r3, #5
 8001e48:	e008      	b.n	8001e5c <HAL_GPIO_Init+0x228>
 8001e4a:	2304      	movs	r3, #4
 8001e4c:	e006      	b.n	8001e5c <HAL_GPIO_Init+0x228>
 8001e4e:	2303      	movs	r3, #3
 8001e50:	e004      	b.n	8001e5c <HAL_GPIO_Init+0x228>
 8001e52:	2302      	movs	r3, #2
 8001e54:	e002      	b.n	8001e5c <HAL_GPIO_Init+0x228>
 8001e56:	2301      	movs	r3, #1
 8001e58:	e000      	b.n	8001e5c <HAL_GPIO_Init+0x228>
 8001e5a:	2300      	movs	r3, #0
 8001e5c:	69fa      	ldr	r2, [r7, #28]
 8001e5e:	f002 0203 	and.w	r2, r2, #3
 8001e62:	0092      	lsls	r2, r2, #2
 8001e64:	4093      	lsls	r3, r2
 8001e66:	69ba      	ldr	r2, [r7, #24]
 8001e68:	4313      	orrs	r3, r2
 8001e6a:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001e6c:	4935      	ldr	r1, [pc, #212]	; (8001f44 <HAL_GPIO_Init+0x310>)
 8001e6e:	69fb      	ldr	r3, [r7, #28]
 8001e70:	089b      	lsrs	r3, r3, #2
 8001e72:	3302      	adds	r3, #2
 8001e74:	69ba      	ldr	r2, [r7, #24]
 8001e76:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8001e7a:	4b3b      	ldr	r3, [pc, #236]	; (8001f68 <HAL_GPIO_Init+0x334>)
 8001e7c:	689b      	ldr	r3, [r3, #8]
 8001e7e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001e80:	693b      	ldr	r3, [r7, #16]
 8001e82:	43db      	mvns	r3, r3
 8001e84:	69ba      	ldr	r2, [r7, #24]
 8001e86:	4013      	ands	r3, r2
 8001e88:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8001e8a:	683b      	ldr	r3, [r7, #0]
 8001e8c:	685b      	ldr	r3, [r3, #4]
 8001e8e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001e92:	2b00      	cmp	r3, #0
 8001e94:	d003      	beq.n	8001e9e <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8001e96:	69ba      	ldr	r2, [r7, #24]
 8001e98:	693b      	ldr	r3, [r7, #16]
 8001e9a:	4313      	orrs	r3, r2
 8001e9c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001e9e:	4a32      	ldr	r2, [pc, #200]	; (8001f68 <HAL_GPIO_Init+0x334>)
 8001ea0:	69bb      	ldr	r3, [r7, #24]
 8001ea2:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001ea4:	4b30      	ldr	r3, [pc, #192]	; (8001f68 <HAL_GPIO_Init+0x334>)
 8001ea6:	68db      	ldr	r3, [r3, #12]
 8001ea8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001eaa:	693b      	ldr	r3, [r7, #16]
 8001eac:	43db      	mvns	r3, r3
 8001eae:	69ba      	ldr	r2, [r7, #24]
 8001eb0:	4013      	ands	r3, r2
 8001eb2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8001eb4:	683b      	ldr	r3, [r7, #0]
 8001eb6:	685b      	ldr	r3, [r3, #4]
 8001eb8:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001ebc:	2b00      	cmp	r3, #0
 8001ebe:	d003      	beq.n	8001ec8 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8001ec0:	69ba      	ldr	r2, [r7, #24]
 8001ec2:	693b      	ldr	r3, [r7, #16]
 8001ec4:	4313      	orrs	r3, r2
 8001ec6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001ec8:	4a27      	ldr	r2, [pc, #156]	; (8001f68 <HAL_GPIO_Init+0x334>)
 8001eca:	69bb      	ldr	r3, [r7, #24]
 8001ecc:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8001ece:	4b26      	ldr	r3, [pc, #152]	; (8001f68 <HAL_GPIO_Init+0x334>)
 8001ed0:	685b      	ldr	r3, [r3, #4]
 8001ed2:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001ed4:	693b      	ldr	r3, [r7, #16]
 8001ed6:	43db      	mvns	r3, r3
 8001ed8:	69ba      	ldr	r2, [r7, #24]
 8001eda:	4013      	ands	r3, r2
 8001edc:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8001ede:	683b      	ldr	r3, [r7, #0]
 8001ee0:	685b      	ldr	r3, [r3, #4]
 8001ee2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001ee6:	2b00      	cmp	r3, #0
 8001ee8:	d003      	beq.n	8001ef2 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8001eea:	69ba      	ldr	r2, [r7, #24]
 8001eec:	693b      	ldr	r3, [r7, #16]
 8001eee:	4313      	orrs	r3, r2
 8001ef0:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001ef2:	4a1d      	ldr	r2, [pc, #116]	; (8001f68 <HAL_GPIO_Init+0x334>)
 8001ef4:	69bb      	ldr	r3, [r7, #24]
 8001ef6:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001ef8:	4b1b      	ldr	r3, [pc, #108]	; (8001f68 <HAL_GPIO_Init+0x334>)
 8001efa:	681b      	ldr	r3, [r3, #0]
 8001efc:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001efe:	693b      	ldr	r3, [r7, #16]
 8001f00:	43db      	mvns	r3, r3
 8001f02:	69ba      	ldr	r2, [r7, #24]
 8001f04:	4013      	ands	r3, r2
 8001f06:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8001f08:	683b      	ldr	r3, [r7, #0]
 8001f0a:	685b      	ldr	r3, [r3, #4]
 8001f0c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001f10:	2b00      	cmp	r3, #0
 8001f12:	d003      	beq.n	8001f1c <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8001f14:	69ba      	ldr	r2, [r7, #24]
 8001f16:	693b      	ldr	r3, [r7, #16]
 8001f18:	4313      	orrs	r3, r2
 8001f1a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8001f1c:	4a12      	ldr	r2, [pc, #72]	; (8001f68 <HAL_GPIO_Init+0x334>)
 8001f1e:	69bb      	ldr	r3, [r7, #24]
 8001f20:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8001f22:	69fb      	ldr	r3, [r7, #28]
 8001f24:	3301      	adds	r3, #1
 8001f26:	61fb      	str	r3, [r7, #28]
 8001f28:	69fb      	ldr	r3, [r7, #28]
 8001f2a:	2b0f      	cmp	r3, #15
 8001f2c:	f67f ae90 	bls.w	8001c50 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8001f30:	bf00      	nop
 8001f32:	bf00      	nop
 8001f34:	3724      	adds	r7, #36	; 0x24
 8001f36:	46bd      	mov	sp, r7
 8001f38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f3c:	4770      	bx	lr
 8001f3e:	bf00      	nop
 8001f40:	40023800 	.word	0x40023800
 8001f44:	40013800 	.word	0x40013800
 8001f48:	40020000 	.word	0x40020000
 8001f4c:	40020400 	.word	0x40020400
 8001f50:	40020800 	.word	0x40020800
 8001f54:	40020c00 	.word	0x40020c00
 8001f58:	40021000 	.word	0x40021000
 8001f5c:	40021400 	.word	0x40021400
 8001f60:	40021800 	.word	0x40021800
 8001f64:	40021c00 	.word	0x40021c00
 8001f68:	40013c00 	.word	0x40013c00

08001f6c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001f6c:	b480      	push	{r7}
 8001f6e:	b083      	sub	sp, #12
 8001f70:	af00      	add	r7, sp, #0
 8001f72:	6078      	str	r0, [r7, #4]
 8001f74:	460b      	mov	r3, r1
 8001f76:	807b      	strh	r3, [r7, #2]
 8001f78:	4613      	mov	r3, r2
 8001f7a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001f7c:	787b      	ldrb	r3, [r7, #1]
 8001f7e:	2b00      	cmp	r3, #0
 8001f80:	d003      	beq.n	8001f8a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001f82:	887a      	ldrh	r2, [r7, #2]
 8001f84:	687b      	ldr	r3, [r7, #4]
 8001f86:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001f88:	e003      	b.n	8001f92 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001f8a:	887b      	ldrh	r3, [r7, #2]
 8001f8c:	041a      	lsls	r2, r3, #16
 8001f8e:	687b      	ldr	r3, [r7, #4]
 8001f90:	619a      	str	r2, [r3, #24]
}
 8001f92:	bf00      	nop
 8001f94:	370c      	adds	r7, #12
 8001f96:	46bd      	mov	sp, r7
 8001f98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f9c:	4770      	bx	lr
	...

08001fa0 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8001fa0:	b580      	push	{r7, lr}
 8001fa2:	b082      	sub	sp, #8
 8001fa4:	af00      	add	r7, sp, #0
 8001fa6:	4603      	mov	r3, r0
 8001fa8:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8001faa:	4b08      	ldr	r3, [pc, #32]	; (8001fcc <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001fac:	695a      	ldr	r2, [r3, #20]
 8001fae:	88fb      	ldrh	r3, [r7, #6]
 8001fb0:	4013      	ands	r3, r2
 8001fb2:	2b00      	cmp	r3, #0
 8001fb4:	d006      	beq.n	8001fc4 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8001fb6:	4a05      	ldr	r2, [pc, #20]	; (8001fcc <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8001fb8:	88fb      	ldrh	r3, [r7, #6]
 8001fba:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8001fbc:	88fb      	ldrh	r3, [r7, #6]
 8001fbe:	4618      	mov	r0, r3
 8001fc0:	f000 f806 	bl	8001fd0 <HAL_GPIO_EXTI_Callback>
  }
}
 8001fc4:	bf00      	nop
 8001fc6:	3708      	adds	r7, #8
 8001fc8:	46bd      	mov	sp, r7
 8001fca:	bd80      	pop	{r7, pc}
 8001fcc:	40013c00 	.word	0x40013c00

08001fd0 <HAL_GPIO_EXTI_Callback>:
  * @brief  EXTI line detection callbacks.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
__weak void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8001fd0:	b480      	push	{r7}
 8001fd2:	b083      	sub	sp, #12
 8001fd4:	af00      	add	r7, sp, #0
 8001fd6:	4603      	mov	r3, r0
 8001fd8:	80fb      	strh	r3, [r7, #6]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(GPIO_Pin);
  /* NOTE: This function Should not be modified, when the callback is needed,
           the HAL_GPIO_EXTI_Callback could be implemented in the user file
   */
}
 8001fda:	bf00      	nop
 8001fdc:	370c      	adds	r7, #12
 8001fde:	46bd      	mov	sp, r7
 8001fe0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fe4:	4770      	bx	lr
	...

08001fe8 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8001fe8:	b580      	push	{r7, lr}
 8001fea:	b084      	sub	sp, #16
 8001fec:	af00      	add	r7, sp, #0
 8001fee:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8001ff0:	687b      	ldr	r3, [r7, #4]
 8001ff2:	2b00      	cmp	r3, #0
 8001ff4:	d101      	bne.n	8001ffa <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8001ff6:	2301      	movs	r3, #1
 8001ff8:	e12b      	b.n	8002252 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8001ffa:	687b      	ldr	r3, [r7, #4]
 8001ffc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002000:	b2db      	uxtb	r3, r3
 8002002:	2b00      	cmp	r3, #0
 8002004:	d106      	bne.n	8002014 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002006:	687b      	ldr	r3, [r7, #4]
 8002008:	2200      	movs	r2, #0
 800200a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 800200e:	6878      	ldr	r0, [r7, #4]
 8002010:	f7fe fb62 	bl	80006d8 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002014:	687b      	ldr	r3, [r7, #4]
 8002016:	2224      	movs	r2, #36	; 0x24
 8002018:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	681b      	ldr	r3, [r3, #0]
 8002020:	681a      	ldr	r2, [r3, #0]
 8002022:	687b      	ldr	r3, [r7, #4]
 8002024:	681b      	ldr	r3, [r3, #0]
 8002026:	f022 0201 	bic.w	r2, r2, #1
 800202a:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	681b      	ldr	r3, [r3, #0]
 8002030:	681a      	ldr	r2, [r3, #0]
 8002032:	687b      	ldr	r3, [r7, #4]
 8002034:	681b      	ldr	r3, [r3, #0]
 8002036:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800203a:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	681b      	ldr	r3, [r3, #0]
 8002040:	681a      	ldr	r2, [r3, #0]
 8002042:	687b      	ldr	r3, [r7, #4]
 8002044:	681b      	ldr	r3, [r3, #0]
 8002046:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800204a:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 800204c:	f003 fcd8 	bl	8005a00 <HAL_RCC_GetPCLK1Freq>
 8002050:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8002052:	687b      	ldr	r3, [r7, #4]
 8002054:	685b      	ldr	r3, [r3, #4]
 8002056:	4a81      	ldr	r2, [pc, #516]	; (800225c <HAL_I2C_Init+0x274>)
 8002058:	4293      	cmp	r3, r2
 800205a:	d807      	bhi.n	800206c <HAL_I2C_Init+0x84>
 800205c:	68fb      	ldr	r3, [r7, #12]
 800205e:	4a80      	ldr	r2, [pc, #512]	; (8002260 <HAL_I2C_Init+0x278>)
 8002060:	4293      	cmp	r3, r2
 8002062:	bf94      	ite	ls
 8002064:	2301      	movls	r3, #1
 8002066:	2300      	movhi	r3, #0
 8002068:	b2db      	uxtb	r3, r3
 800206a:	e006      	b.n	800207a <HAL_I2C_Init+0x92>
 800206c:	68fb      	ldr	r3, [r7, #12]
 800206e:	4a7d      	ldr	r2, [pc, #500]	; (8002264 <HAL_I2C_Init+0x27c>)
 8002070:	4293      	cmp	r3, r2
 8002072:	bf94      	ite	ls
 8002074:	2301      	movls	r3, #1
 8002076:	2300      	movhi	r3, #0
 8002078:	b2db      	uxtb	r3, r3
 800207a:	2b00      	cmp	r3, #0
 800207c:	d001      	beq.n	8002082 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800207e:	2301      	movs	r3, #1
 8002080:	e0e7      	b.n	8002252 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8002082:	68fb      	ldr	r3, [r7, #12]
 8002084:	4a78      	ldr	r2, [pc, #480]	; (8002268 <HAL_I2C_Init+0x280>)
 8002086:	fba2 2303 	umull	r2, r3, r2, r3
 800208a:	0c9b      	lsrs	r3, r3, #18
 800208c:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800208e:	687b      	ldr	r3, [r7, #4]
 8002090:	681b      	ldr	r3, [r3, #0]
 8002092:	685b      	ldr	r3, [r3, #4]
 8002094:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8002098:	687b      	ldr	r3, [r7, #4]
 800209a:	681b      	ldr	r3, [r3, #0]
 800209c:	68ba      	ldr	r2, [r7, #8]
 800209e:	430a      	orrs	r2, r1
 80020a0:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 80020a2:	687b      	ldr	r3, [r7, #4]
 80020a4:	681b      	ldr	r3, [r3, #0]
 80020a6:	6a1b      	ldr	r3, [r3, #32]
 80020a8:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 80020ac:	687b      	ldr	r3, [r7, #4]
 80020ae:	685b      	ldr	r3, [r3, #4]
 80020b0:	4a6a      	ldr	r2, [pc, #424]	; (800225c <HAL_I2C_Init+0x274>)
 80020b2:	4293      	cmp	r3, r2
 80020b4:	d802      	bhi.n	80020bc <HAL_I2C_Init+0xd4>
 80020b6:	68bb      	ldr	r3, [r7, #8]
 80020b8:	3301      	adds	r3, #1
 80020ba:	e009      	b.n	80020d0 <HAL_I2C_Init+0xe8>
 80020bc:	68bb      	ldr	r3, [r7, #8]
 80020be:	f44f 7296 	mov.w	r2, #300	; 0x12c
 80020c2:	fb02 f303 	mul.w	r3, r2, r3
 80020c6:	4a69      	ldr	r2, [pc, #420]	; (800226c <HAL_I2C_Init+0x284>)
 80020c8:	fba2 2303 	umull	r2, r3, r2, r3
 80020cc:	099b      	lsrs	r3, r3, #6
 80020ce:	3301      	adds	r3, #1
 80020d0:	687a      	ldr	r2, [r7, #4]
 80020d2:	6812      	ldr	r2, [r2, #0]
 80020d4:	430b      	orrs	r3, r1
 80020d6:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	681b      	ldr	r3, [r3, #0]
 80020dc:	69db      	ldr	r3, [r3, #28]
 80020de:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 80020e2:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 80020e6:	687b      	ldr	r3, [r7, #4]
 80020e8:	685b      	ldr	r3, [r3, #4]
 80020ea:	495c      	ldr	r1, [pc, #368]	; (800225c <HAL_I2C_Init+0x274>)
 80020ec:	428b      	cmp	r3, r1
 80020ee:	d819      	bhi.n	8002124 <HAL_I2C_Init+0x13c>
 80020f0:	68fb      	ldr	r3, [r7, #12]
 80020f2:	1e59      	subs	r1, r3, #1
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	685b      	ldr	r3, [r3, #4]
 80020f8:	005b      	lsls	r3, r3, #1
 80020fa:	fbb1 f3f3 	udiv	r3, r1, r3
 80020fe:	1c59      	adds	r1, r3, #1
 8002100:	f640 73fc 	movw	r3, #4092	; 0xffc
 8002104:	400b      	ands	r3, r1
 8002106:	2b00      	cmp	r3, #0
 8002108:	d00a      	beq.n	8002120 <HAL_I2C_Init+0x138>
 800210a:	68fb      	ldr	r3, [r7, #12]
 800210c:	1e59      	subs	r1, r3, #1
 800210e:	687b      	ldr	r3, [r7, #4]
 8002110:	685b      	ldr	r3, [r3, #4]
 8002112:	005b      	lsls	r3, r3, #1
 8002114:	fbb1 f3f3 	udiv	r3, r1, r3
 8002118:	3301      	adds	r3, #1
 800211a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800211e:	e051      	b.n	80021c4 <HAL_I2C_Init+0x1dc>
 8002120:	2304      	movs	r3, #4
 8002122:	e04f      	b.n	80021c4 <HAL_I2C_Init+0x1dc>
 8002124:	687b      	ldr	r3, [r7, #4]
 8002126:	689b      	ldr	r3, [r3, #8]
 8002128:	2b00      	cmp	r3, #0
 800212a:	d111      	bne.n	8002150 <HAL_I2C_Init+0x168>
 800212c:	68fb      	ldr	r3, [r7, #12]
 800212e:	1e58      	subs	r0, r3, #1
 8002130:	687b      	ldr	r3, [r7, #4]
 8002132:	6859      	ldr	r1, [r3, #4]
 8002134:	460b      	mov	r3, r1
 8002136:	005b      	lsls	r3, r3, #1
 8002138:	440b      	add	r3, r1
 800213a:	fbb0 f3f3 	udiv	r3, r0, r3
 800213e:	3301      	adds	r3, #1
 8002140:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002144:	2b00      	cmp	r3, #0
 8002146:	bf0c      	ite	eq
 8002148:	2301      	moveq	r3, #1
 800214a:	2300      	movne	r3, #0
 800214c:	b2db      	uxtb	r3, r3
 800214e:	e012      	b.n	8002176 <HAL_I2C_Init+0x18e>
 8002150:	68fb      	ldr	r3, [r7, #12]
 8002152:	1e58      	subs	r0, r3, #1
 8002154:	687b      	ldr	r3, [r7, #4]
 8002156:	6859      	ldr	r1, [r3, #4]
 8002158:	460b      	mov	r3, r1
 800215a:	009b      	lsls	r3, r3, #2
 800215c:	440b      	add	r3, r1
 800215e:	0099      	lsls	r1, r3, #2
 8002160:	440b      	add	r3, r1
 8002162:	fbb0 f3f3 	udiv	r3, r0, r3
 8002166:	3301      	adds	r3, #1
 8002168:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800216c:	2b00      	cmp	r3, #0
 800216e:	bf0c      	ite	eq
 8002170:	2301      	moveq	r3, #1
 8002172:	2300      	movne	r3, #0
 8002174:	b2db      	uxtb	r3, r3
 8002176:	2b00      	cmp	r3, #0
 8002178:	d001      	beq.n	800217e <HAL_I2C_Init+0x196>
 800217a:	2301      	movs	r3, #1
 800217c:	e022      	b.n	80021c4 <HAL_I2C_Init+0x1dc>
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	689b      	ldr	r3, [r3, #8]
 8002182:	2b00      	cmp	r3, #0
 8002184:	d10e      	bne.n	80021a4 <HAL_I2C_Init+0x1bc>
 8002186:	68fb      	ldr	r3, [r7, #12]
 8002188:	1e58      	subs	r0, r3, #1
 800218a:	687b      	ldr	r3, [r7, #4]
 800218c:	6859      	ldr	r1, [r3, #4]
 800218e:	460b      	mov	r3, r1
 8002190:	005b      	lsls	r3, r3, #1
 8002192:	440b      	add	r3, r1
 8002194:	fbb0 f3f3 	udiv	r3, r0, r3
 8002198:	3301      	adds	r3, #1
 800219a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800219e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80021a2:	e00f      	b.n	80021c4 <HAL_I2C_Init+0x1dc>
 80021a4:	68fb      	ldr	r3, [r7, #12]
 80021a6:	1e58      	subs	r0, r3, #1
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	6859      	ldr	r1, [r3, #4]
 80021ac:	460b      	mov	r3, r1
 80021ae:	009b      	lsls	r3, r3, #2
 80021b0:	440b      	add	r3, r1
 80021b2:	0099      	lsls	r1, r3, #2
 80021b4:	440b      	add	r3, r1
 80021b6:	fbb0 f3f3 	udiv	r3, r0, r3
 80021ba:	3301      	adds	r3, #1
 80021bc:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80021c0:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80021c4:	6879      	ldr	r1, [r7, #4]
 80021c6:	6809      	ldr	r1, [r1, #0]
 80021c8:	4313      	orrs	r3, r2
 80021ca:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	681b      	ldr	r3, [r3, #0]
 80021d0:	681b      	ldr	r3, [r3, #0]
 80021d2:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 80021d6:	687b      	ldr	r3, [r7, #4]
 80021d8:	69da      	ldr	r2, [r3, #28]
 80021da:	687b      	ldr	r3, [r7, #4]
 80021dc:	6a1b      	ldr	r3, [r3, #32]
 80021de:	431a      	orrs	r2, r3
 80021e0:	687b      	ldr	r3, [r7, #4]
 80021e2:	681b      	ldr	r3, [r3, #0]
 80021e4:	430a      	orrs	r2, r1
 80021e6:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80021e8:	687b      	ldr	r3, [r7, #4]
 80021ea:	681b      	ldr	r3, [r3, #0]
 80021ec:	689b      	ldr	r3, [r3, #8]
 80021ee:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 80021f2:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 80021f6:	687a      	ldr	r2, [r7, #4]
 80021f8:	6911      	ldr	r1, [r2, #16]
 80021fa:	687a      	ldr	r2, [r7, #4]
 80021fc:	68d2      	ldr	r2, [r2, #12]
 80021fe:	4311      	orrs	r1, r2
 8002200:	687a      	ldr	r2, [r7, #4]
 8002202:	6812      	ldr	r2, [r2, #0]
 8002204:	430b      	orrs	r3, r1
 8002206:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	681b      	ldr	r3, [r3, #0]
 800220c:	68db      	ldr	r3, [r3, #12]
 800220e:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8002212:	687b      	ldr	r3, [r7, #4]
 8002214:	695a      	ldr	r2, [r3, #20]
 8002216:	687b      	ldr	r3, [r7, #4]
 8002218:	699b      	ldr	r3, [r3, #24]
 800221a:	431a      	orrs	r2, r3
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	681b      	ldr	r3, [r3, #0]
 8002220:	430a      	orrs	r2, r1
 8002222:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002224:	687b      	ldr	r3, [r7, #4]
 8002226:	681b      	ldr	r3, [r3, #0]
 8002228:	681a      	ldr	r2, [r3, #0]
 800222a:	687b      	ldr	r3, [r7, #4]
 800222c:	681b      	ldr	r3, [r3, #0]
 800222e:	f042 0201 	orr.w	r2, r2, #1
 8002232:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	2200      	movs	r2, #0
 8002238:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800223a:	687b      	ldr	r3, [r7, #4]
 800223c:	2220      	movs	r2, #32
 800223e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	2200      	movs	r2, #0
 8002246:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002248:	687b      	ldr	r3, [r7, #4]
 800224a:	2200      	movs	r2, #0
 800224c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8002250:	2300      	movs	r3, #0
}
 8002252:	4618      	mov	r0, r3
 8002254:	3710      	adds	r7, #16
 8002256:	46bd      	mov	sp, r7
 8002258:	bd80      	pop	{r7, pc}
 800225a:	bf00      	nop
 800225c:	000186a0 	.word	0x000186a0
 8002260:	001e847f 	.word	0x001e847f
 8002264:	003d08ff 	.word	0x003d08ff
 8002268:	431bde83 	.word	0x431bde83
 800226c:	10624dd3 	.word	0x10624dd3

08002270 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8002270:	b580      	push	{r7, lr}
 8002272:	b088      	sub	sp, #32
 8002274:	af00      	add	r7, sp, #0
 8002276:	6078      	str	r0, [r7, #4]
  uint32_t sr1itflags;
  uint32_t sr2itflags               = 0U;
 8002278:	2300      	movs	r3, #0
 800227a:	61bb      	str	r3, [r7, #24]
  uint32_t itsources                = READ_REG(hi2c->Instance->CR2);
 800227c:	687b      	ldr	r3, [r7, #4]
 800227e:	681b      	ldr	r3, [r3, #0]
 8002280:	685b      	ldr	r3, [r3, #4]
 8002282:	617b      	str	r3, [r7, #20]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8002284:	687b      	ldr	r3, [r7, #4]
 8002286:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002288:	613b      	str	r3, [r7, #16]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 800228a:	687b      	ldr	r3, [r7, #4]
 800228c:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8002290:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002298:	73bb      	strb	r3, [r7, #14]

  /* Master or Memory mode selected */
  if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 800229a:	7bfb      	ldrb	r3, [r7, #15]
 800229c:	2b10      	cmp	r3, #16
 800229e:	d003      	beq.n	80022a8 <HAL_I2C_EV_IRQHandler+0x38>
 80022a0:	7bfb      	ldrb	r3, [r7, #15]
 80022a2:	2b40      	cmp	r3, #64	; 0x40
 80022a4:	f040 80c1 	bne.w	800242a <HAL_I2C_EV_IRQHandler+0x1ba>
  {
    sr2itflags   = READ_REG(hi2c->Instance->SR2);
 80022a8:	687b      	ldr	r3, [r7, #4]
 80022aa:	681b      	ldr	r3, [r3, #0]
 80022ac:	699b      	ldr	r3, [r3, #24]
 80022ae:	61bb      	str	r3, [r7, #24]
    sr1itflags   = READ_REG(hi2c->Instance->SR1);
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	681b      	ldr	r3, [r3, #0]
 80022b4:	695b      	ldr	r3, [r3, #20]
 80022b6:	61fb      	str	r3, [r7, #28]

    /* Exit IRQ event until Start Bit detected in case of Other frame requested */
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) == RESET) && (IS_I2C_TRANSFER_OTHER_OPTIONS_REQUEST(CurrentXferOptions) == 1U))
 80022b8:	69fb      	ldr	r3, [r7, #28]
 80022ba:	f003 0301 	and.w	r3, r3, #1
 80022be:	2b00      	cmp	r3, #0
 80022c0:	d10d      	bne.n	80022de <HAL_I2C_EV_IRQHandler+0x6e>
 80022c2:	693b      	ldr	r3, [r7, #16]
 80022c4:	f5b3 0f2a 	cmp.w	r3, #11141120	; 0xaa0000
 80022c8:	d003      	beq.n	80022d2 <HAL_I2C_EV_IRQHandler+0x62>
 80022ca:	693b      	ldr	r3, [r7, #16]
 80022cc:	f1b3 4f2a 	cmp.w	r3, #2852126720	; 0xaa000000
 80022d0:	d101      	bne.n	80022d6 <HAL_I2C_EV_IRQHandler+0x66>
 80022d2:	2301      	movs	r3, #1
 80022d4:	e000      	b.n	80022d8 <HAL_I2C_EV_IRQHandler+0x68>
 80022d6:	2300      	movs	r3, #0
 80022d8:	2b01      	cmp	r3, #1
 80022da:	f000 8132 	beq.w	8002542 <HAL_I2C_EV_IRQHandler+0x2d2>
    {
      return;
    }

    /* SB Set ----------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80022de:	69fb      	ldr	r3, [r7, #28]
 80022e0:	f003 0301 	and.w	r3, r3, #1
 80022e4:	2b00      	cmp	r3, #0
 80022e6:	d00c      	beq.n	8002302 <HAL_I2C_EV_IRQHandler+0x92>
 80022e8:	697b      	ldr	r3, [r7, #20]
 80022ea:	0a5b      	lsrs	r3, r3, #9
 80022ec:	f003 0301 	and.w	r3, r3, #1
 80022f0:	2b00      	cmp	r3, #0
 80022f2:	d006      	beq.n	8002302 <HAL_I2C_EV_IRQHandler+0x92>
    {
      /* Convert OTHER_xxx XferOptions if any */
      I2C_ConvertOtherXferOptions(hi2c);
 80022f4:	6878      	ldr	r0, [r7, #4]
 80022f6:	f001 fc7b 	bl	8003bf0 <I2C_ConvertOtherXferOptions>

      I2C_Master_SB(hi2c);
 80022fa:	6878      	ldr	r0, [r7, #4]
 80022fc:	f000 fd83 	bl	8002e06 <I2C_Master_SB>
 8002300:	e092      	b.n	8002428 <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* ADD10 Set -------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADD10) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8002302:	69fb      	ldr	r3, [r7, #28]
 8002304:	08db      	lsrs	r3, r3, #3
 8002306:	f003 0301 	and.w	r3, r3, #1
 800230a:	2b00      	cmp	r3, #0
 800230c:	d009      	beq.n	8002322 <HAL_I2C_EV_IRQHandler+0xb2>
 800230e:	697b      	ldr	r3, [r7, #20]
 8002310:	0a5b      	lsrs	r3, r3, #9
 8002312:	f003 0301 	and.w	r3, r3, #1
 8002316:	2b00      	cmp	r3, #0
 8002318:	d003      	beq.n	8002322 <HAL_I2C_EV_IRQHandler+0xb2>
    {
      I2C_Master_ADD10(hi2c);
 800231a:	6878      	ldr	r0, [r7, #4]
 800231c:	f000 fdf9 	bl	8002f12 <I2C_Master_ADD10>
 8002320:	e082      	b.n	8002428 <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* ADDR Set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8002322:	69fb      	ldr	r3, [r7, #28]
 8002324:	085b      	lsrs	r3, r3, #1
 8002326:	f003 0301 	and.w	r3, r3, #1
 800232a:	2b00      	cmp	r3, #0
 800232c:	d009      	beq.n	8002342 <HAL_I2C_EV_IRQHandler+0xd2>
 800232e:	697b      	ldr	r3, [r7, #20]
 8002330:	0a5b      	lsrs	r3, r3, #9
 8002332:	f003 0301 	and.w	r3, r3, #1
 8002336:	2b00      	cmp	r3, #0
 8002338:	d003      	beq.n	8002342 <HAL_I2C_EV_IRQHandler+0xd2>
    {
      I2C_Master_ADDR(hi2c);
 800233a:	6878      	ldr	r0, [r7, #4]
 800233c:	f000 fe13 	bl	8002f66 <I2C_Master_ADDR>
 8002340:	e072      	b.n	8002428 <HAL_I2C_EV_IRQHandler+0x1b8>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if (I2C_CHECK_FLAG(sr2itflags, I2C_FLAG_TRA) != RESET)
 8002342:	69bb      	ldr	r3, [r7, #24]
 8002344:	089b      	lsrs	r3, r3, #2
 8002346:	f003 0301 	and.w	r3, r3, #1
 800234a:	2b00      	cmp	r3, #0
 800234c:	d03b      	beq.n	80023c6 <HAL_I2C_EV_IRQHandler+0x156>
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 800234e:	687b      	ldr	r3, [r7, #4]
 8002350:	681b      	ldr	r3, [r3, #0]
 8002352:	685b      	ldr	r3, [r3, #4]
 8002354:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8002358:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800235c:	f000 80f3 	beq.w	8002546 <HAL_I2C_EV_IRQHandler+0x2d6>
      {
        /* TXE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 8002360:	69fb      	ldr	r3, [r7, #28]
 8002362:	09db      	lsrs	r3, r3, #7
 8002364:	f003 0301 	and.w	r3, r3, #1
 8002368:	2b00      	cmp	r3, #0
 800236a:	d00f      	beq.n	800238c <HAL_I2C_EV_IRQHandler+0x11c>
 800236c:	697b      	ldr	r3, [r7, #20]
 800236e:	0a9b      	lsrs	r3, r3, #10
 8002370:	f003 0301 	and.w	r3, r3, #1
 8002374:	2b00      	cmp	r3, #0
 8002376:	d009      	beq.n	800238c <HAL_I2C_EV_IRQHandler+0x11c>
 8002378:	69fb      	ldr	r3, [r7, #28]
 800237a:	089b      	lsrs	r3, r3, #2
 800237c:	f003 0301 	and.w	r3, r3, #1
 8002380:	2b00      	cmp	r3, #0
 8002382:	d103      	bne.n	800238c <HAL_I2C_EV_IRQHandler+0x11c>
        {
          I2C_MasterTransmit_TXE(hi2c);
 8002384:	6878      	ldr	r0, [r7, #4]
 8002386:	f000 f9f3 	bl	8002770 <I2C_MasterTransmit_TXE>
 800238a:	e04d      	b.n	8002428 <HAL_I2C_EV_IRQHandler+0x1b8>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800238c:	69fb      	ldr	r3, [r7, #28]
 800238e:	089b      	lsrs	r3, r3, #2
 8002390:	f003 0301 	and.w	r3, r3, #1
 8002394:	2b00      	cmp	r3, #0
 8002396:	f000 80d6 	beq.w	8002546 <HAL_I2C_EV_IRQHandler+0x2d6>
 800239a:	697b      	ldr	r3, [r7, #20]
 800239c:	0a5b      	lsrs	r3, r3, #9
 800239e:	f003 0301 	and.w	r3, r3, #1
 80023a2:	2b00      	cmp	r3, #0
 80023a4:	f000 80cf 	beq.w	8002546 <HAL_I2C_EV_IRQHandler+0x2d6>
        {
          if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 80023a8:	7bbb      	ldrb	r3, [r7, #14]
 80023aa:	2b21      	cmp	r3, #33	; 0x21
 80023ac:	d103      	bne.n	80023b6 <HAL_I2C_EV_IRQHandler+0x146>
          {
            I2C_MasterTransmit_BTF(hi2c);
 80023ae:	6878      	ldr	r0, [r7, #4]
 80023b0:	f000 fa7a 	bl	80028a8 <I2C_MasterTransmit_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80023b4:	e0c7      	b.n	8002546 <HAL_I2C_EV_IRQHandler+0x2d6>
          }
          else /* HAL_I2C_MODE_MEM */
          {
            if (CurrentMode == HAL_I2C_MODE_MEM)
 80023b6:	7bfb      	ldrb	r3, [r7, #15]
 80023b8:	2b40      	cmp	r3, #64	; 0x40
 80023ba:	f040 80c4 	bne.w	8002546 <HAL_I2C_EV_IRQHandler+0x2d6>
            {
              I2C_MemoryTransmit_TXE_BTF(hi2c);
 80023be:	6878      	ldr	r0, [r7, #4]
 80023c0:	f000 fae8 	bl	8002994 <I2C_MemoryTransmit_TXE_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80023c4:	e0bf      	b.n	8002546 <HAL_I2C_EV_IRQHandler+0x2d6>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* Do not check buffer and BTF flag if a Xfer DMA is on going */
      if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN)
 80023c6:	687b      	ldr	r3, [r7, #4]
 80023c8:	681b      	ldr	r3, [r3, #0]
 80023ca:	685b      	ldr	r3, [r3, #4]
 80023cc:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80023d0:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80023d4:	f000 80b7 	beq.w	8002546 <HAL_I2C_EV_IRQHandler+0x2d6>
      {
        /* RXNE set and BTF reset -----------------------------------------------*/
        if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80023d8:	69fb      	ldr	r3, [r7, #28]
 80023da:	099b      	lsrs	r3, r3, #6
 80023dc:	f003 0301 	and.w	r3, r3, #1
 80023e0:	2b00      	cmp	r3, #0
 80023e2:	d00f      	beq.n	8002404 <HAL_I2C_EV_IRQHandler+0x194>
 80023e4:	697b      	ldr	r3, [r7, #20]
 80023e6:	0a9b      	lsrs	r3, r3, #10
 80023e8:	f003 0301 	and.w	r3, r3, #1
 80023ec:	2b00      	cmp	r3, #0
 80023ee:	d009      	beq.n	8002404 <HAL_I2C_EV_IRQHandler+0x194>
 80023f0:	69fb      	ldr	r3, [r7, #28]
 80023f2:	089b      	lsrs	r3, r3, #2
 80023f4:	f003 0301 	and.w	r3, r3, #1
 80023f8:	2b00      	cmp	r3, #0
 80023fa:	d103      	bne.n	8002404 <HAL_I2C_EV_IRQHandler+0x194>
        {
          I2C_MasterReceive_RXNE(hi2c);
 80023fc:	6878      	ldr	r0, [r7, #4]
 80023fe:	f000 fb5d 	bl	8002abc <I2C_MasterReceive_RXNE>
 8002402:	e011      	b.n	8002428 <HAL_I2C_EV_IRQHandler+0x1b8>
        }
        /* BTF set -------------------------------------------------------------*/
        else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8002404:	69fb      	ldr	r3, [r7, #28]
 8002406:	089b      	lsrs	r3, r3, #2
 8002408:	f003 0301 	and.w	r3, r3, #1
 800240c:	2b00      	cmp	r3, #0
 800240e:	f000 809a 	beq.w	8002546 <HAL_I2C_EV_IRQHandler+0x2d6>
 8002412:	697b      	ldr	r3, [r7, #20]
 8002414:	0a5b      	lsrs	r3, r3, #9
 8002416:	f003 0301 	and.w	r3, r3, #1
 800241a:	2b00      	cmp	r3, #0
 800241c:	f000 8093 	beq.w	8002546 <HAL_I2C_EV_IRQHandler+0x2d6>
        {
          I2C_MasterReceive_BTF(hi2c);
 8002420:	6878      	ldr	r0, [r7, #4]
 8002422:	f000 fc06 	bl	8002c32 <I2C_MasterReceive_BTF>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8002426:	e08e      	b.n	8002546 <HAL_I2C_EV_IRQHandler+0x2d6>
 8002428:	e08d      	b.n	8002546 <HAL_I2C_EV_IRQHandler+0x2d6>
  /* Slave mode selected */
  else
  {
    /* If an error is detected, read only SR1 register to prevent */
    /* a clear of ADDR flags by reading SR2 after reading SR1 in Error treatment */
    if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 800242a:	687b      	ldr	r3, [r7, #4]
 800242c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800242e:	2b00      	cmp	r3, #0
 8002430:	d004      	beq.n	800243c <HAL_I2C_EV_IRQHandler+0x1cc>
    {
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	681b      	ldr	r3, [r3, #0]
 8002436:	695b      	ldr	r3, [r3, #20]
 8002438:	61fb      	str	r3, [r7, #28]
 800243a:	e007      	b.n	800244c <HAL_I2C_EV_IRQHandler+0x1dc>
    }
    else
    {
      sr2itflags   = READ_REG(hi2c->Instance->SR2);
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	681b      	ldr	r3, [r3, #0]
 8002440:	699b      	ldr	r3, [r3, #24]
 8002442:	61bb      	str	r3, [r7, #24]
      sr1itflags   = READ_REG(hi2c->Instance->SR1);
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	681b      	ldr	r3, [r3, #0]
 8002448:	695b      	ldr	r3, [r3, #20]
 800244a:	61fb      	str	r3, [r7, #28]
    }

    /* ADDR set --------------------------------------------------------------*/
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ADDR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800244c:	69fb      	ldr	r3, [r7, #28]
 800244e:	085b      	lsrs	r3, r3, #1
 8002450:	f003 0301 	and.w	r3, r3, #1
 8002454:	2b00      	cmp	r3, #0
 8002456:	d012      	beq.n	800247e <HAL_I2C_EV_IRQHandler+0x20e>
 8002458:	697b      	ldr	r3, [r7, #20]
 800245a:	0a5b      	lsrs	r3, r3, #9
 800245c:	f003 0301 	and.w	r3, r3, #1
 8002460:	2b00      	cmp	r3, #0
 8002462:	d00c      	beq.n	800247e <HAL_I2C_EV_IRQHandler+0x20e>
    {
      /* Now time to read SR2, this will clear ADDR flag automatically */
      if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8002464:	687b      	ldr	r3, [r7, #4]
 8002466:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002468:	2b00      	cmp	r3, #0
 800246a:	d003      	beq.n	8002474 <HAL_I2C_EV_IRQHandler+0x204>
      {
        sr2itflags   = READ_REG(hi2c->Instance->SR2);
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	681b      	ldr	r3, [r3, #0]
 8002470:	699b      	ldr	r3, [r3, #24]
 8002472:	61bb      	str	r3, [r7, #24]
      }
      I2C_Slave_ADDR(hi2c, sr2itflags);
 8002474:	69b9      	ldr	r1, [r7, #24]
 8002476:	6878      	ldr	r0, [r7, #4]
 8002478:	f000 ffc4 	bl	8003404 <I2C_Slave_ADDR>
 800247c:	e066      	b.n	800254c <HAL_I2C_EV_IRQHandler+0x2dc>
    }
    /* STOPF set --------------------------------------------------------------*/
    else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_STOPF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 800247e:	69fb      	ldr	r3, [r7, #28]
 8002480:	091b      	lsrs	r3, r3, #4
 8002482:	f003 0301 	and.w	r3, r3, #1
 8002486:	2b00      	cmp	r3, #0
 8002488:	d009      	beq.n	800249e <HAL_I2C_EV_IRQHandler+0x22e>
 800248a:	697b      	ldr	r3, [r7, #20]
 800248c:	0a5b      	lsrs	r3, r3, #9
 800248e:	f003 0301 	and.w	r3, r3, #1
 8002492:	2b00      	cmp	r3, #0
 8002494:	d003      	beq.n	800249e <HAL_I2C_EV_IRQHandler+0x22e>
    {
      I2C_Slave_STOPF(hi2c);
 8002496:	6878      	ldr	r0, [r7, #4]
 8002498:	f000 fffe 	bl	8003498 <I2C_Slave_STOPF>
 800249c:	e056      	b.n	800254c <HAL_I2C_EV_IRQHandler+0x2dc>
    }
    /* I2C in mode Transmitter -----------------------------------------------*/
    else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 800249e:	7bbb      	ldrb	r3, [r7, #14]
 80024a0:	2b21      	cmp	r3, #33	; 0x21
 80024a2:	d002      	beq.n	80024aa <HAL_I2C_EV_IRQHandler+0x23a>
 80024a4:	7bbb      	ldrb	r3, [r7, #14]
 80024a6:	2b29      	cmp	r3, #41	; 0x29
 80024a8:	d125      	bne.n	80024f6 <HAL_I2C_EV_IRQHandler+0x286>
    {
      /* TXE set and BTF reset -----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80024aa:	69fb      	ldr	r3, [r7, #28]
 80024ac:	09db      	lsrs	r3, r3, #7
 80024ae:	f003 0301 	and.w	r3, r3, #1
 80024b2:	2b00      	cmp	r3, #0
 80024b4:	d00f      	beq.n	80024d6 <HAL_I2C_EV_IRQHandler+0x266>
 80024b6:	697b      	ldr	r3, [r7, #20]
 80024b8:	0a9b      	lsrs	r3, r3, #10
 80024ba:	f003 0301 	and.w	r3, r3, #1
 80024be:	2b00      	cmp	r3, #0
 80024c0:	d009      	beq.n	80024d6 <HAL_I2C_EV_IRQHandler+0x266>
 80024c2:	69fb      	ldr	r3, [r7, #28]
 80024c4:	089b      	lsrs	r3, r3, #2
 80024c6:	f003 0301 	and.w	r3, r3, #1
 80024ca:	2b00      	cmp	r3, #0
 80024cc:	d103      	bne.n	80024d6 <HAL_I2C_EV_IRQHandler+0x266>
      {
        I2C_SlaveTransmit_TXE(hi2c);
 80024ce:	6878      	ldr	r0, [r7, #4]
 80024d0:	f000 feda 	bl	8003288 <I2C_SlaveTransmit_TXE>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80024d4:	e039      	b.n	800254a <HAL_I2C_EV_IRQHandler+0x2da>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 80024d6:	69fb      	ldr	r3, [r7, #28]
 80024d8:	089b      	lsrs	r3, r3, #2
 80024da:	f003 0301 	and.w	r3, r3, #1
 80024de:	2b00      	cmp	r3, #0
 80024e0:	d033      	beq.n	800254a <HAL_I2C_EV_IRQHandler+0x2da>
 80024e2:	697b      	ldr	r3, [r7, #20]
 80024e4:	0a5b      	lsrs	r3, r3, #9
 80024e6:	f003 0301 	and.w	r3, r3, #1
 80024ea:	2b00      	cmp	r3, #0
 80024ec:	d02d      	beq.n	800254a <HAL_I2C_EV_IRQHandler+0x2da>
      {
        I2C_SlaveTransmit_BTF(hi2c);
 80024ee:	6878      	ldr	r0, [r7, #4]
 80024f0:	f000 ff07 	bl	8003302 <I2C_SlaveTransmit_BTF>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80024f4:	e029      	b.n	800254a <HAL_I2C_EV_IRQHandler+0x2da>
    }
    /* I2C in mode Receiver --------------------------------------------------*/
    else
    {
      /* RXNE set and BTF reset ----------------------------------------------*/
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_RXNE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 80024f6:	69fb      	ldr	r3, [r7, #28]
 80024f8:	099b      	lsrs	r3, r3, #6
 80024fa:	f003 0301 	and.w	r3, r3, #1
 80024fe:	2b00      	cmp	r3, #0
 8002500:	d00f      	beq.n	8002522 <HAL_I2C_EV_IRQHandler+0x2b2>
 8002502:	697b      	ldr	r3, [r7, #20]
 8002504:	0a9b      	lsrs	r3, r3, #10
 8002506:	f003 0301 	and.w	r3, r3, #1
 800250a:	2b00      	cmp	r3, #0
 800250c:	d009      	beq.n	8002522 <HAL_I2C_EV_IRQHandler+0x2b2>
 800250e:	69fb      	ldr	r3, [r7, #28]
 8002510:	089b      	lsrs	r3, r3, #2
 8002512:	f003 0301 	and.w	r3, r3, #1
 8002516:	2b00      	cmp	r3, #0
 8002518:	d103      	bne.n	8002522 <HAL_I2C_EV_IRQHandler+0x2b2>
      {
        I2C_SlaveReceive_RXNE(hi2c);
 800251a:	6878      	ldr	r0, [r7, #4]
 800251c:	f000 ff12 	bl	8003344 <I2C_SlaveReceive_RXNE>
 8002520:	e014      	b.n	800254c <HAL_I2C_EV_IRQHandler+0x2dc>
      }
      /* BTF set -------------------------------------------------------------*/
      else if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8002522:	69fb      	ldr	r3, [r7, #28]
 8002524:	089b      	lsrs	r3, r3, #2
 8002526:	f003 0301 	and.w	r3, r3, #1
 800252a:	2b00      	cmp	r3, #0
 800252c:	d00e      	beq.n	800254c <HAL_I2C_EV_IRQHandler+0x2dc>
 800252e:	697b      	ldr	r3, [r7, #20]
 8002530:	0a5b      	lsrs	r3, r3, #9
 8002532:	f003 0301 	and.w	r3, r3, #1
 8002536:	2b00      	cmp	r3, #0
 8002538:	d008      	beq.n	800254c <HAL_I2C_EV_IRQHandler+0x2dc>
      {
        I2C_SlaveReceive_BTF(hi2c);
 800253a:	6878      	ldr	r0, [r7, #4]
 800253c:	f000 ff40 	bl	80033c0 <I2C_SlaveReceive_BTF>
 8002540:	e004      	b.n	800254c <HAL_I2C_EV_IRQHandler+0x2dc>
      return;
 8002542:	bf00      	nop
 8002544:	e002      	b.n	800254c <HAL_I2C_EV_IRQHandler+0x2dc>
    if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_SB) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_EVT) != RESET))
 8002546:	bf00      	nop
 8002548:	e000      	b.n	800254c <HAL_I2C_EV_IRQHandler+0x2dc>
      if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_TXE) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_BUF) != RESET) && (I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BTF) == RESET))
 800254a:	bf00      	nop
      {
        /* Do nothing */
      }
    }
  }
}
 800254c:	3720      	adds	r7, #32
 800254e:	46bd      	mov	sp, r7
 8002550:	bd80      	pop	{r7, pc}

08002552 <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8002552:	b580      	push	{r7, lr}
 8002554:	b08a      	sub	sp, #40	; 0x28
 8002556:	af00      	add	r7, sp, #0
 8002558:	6078      	str	r0, [r7, #4]
  HAL_I2C_ModeTypeDef tmp1;
  uint32_t tmp2;
  HAL_I2C_StateTypeDef tmp3;
  uint32_t tmp4;
  uint32_t sr1itflags = READ_REG(hi2c->Instance->SR1);
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	681b      	ldr	r3, [r3, #0]
 800255e:	695b      	ldr	r3, [r3, #20]
 8002560:	623b      	str	r3, [r7, #32]
  uint32_t itsources  = READ_REG(hi2c->Instance->CR2);
 8002562:	687b      	ldr	r3, [r7, #4]
 8002564:	681b      	ldr	r3, [r3, #0]
 8002566:	685b      	ldr	r3, [r3, #4]
 8002568:	61fb      	str	r3, [r7, #28]
  uint32_t error      = HAL_I2C_ERROR_NONE;
 800256a:	2300      	movs	r3, #0
 800256c:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8002574:	76fb      	strb	r3, [r7, #27]

  /* I2C Bus error interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_BERR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8002576:	6a3b      	ldr	r3, [r7, #32]
 8002578:	0a1b      	lsrs	r3, r3, #8
 800257a:	f003 0301 	and.w	r3, r3, #1
 800257e:	2b00      	cmp	r3, #0
 8002580:	d00e      	beq.n	80025a0 <HAL_I2C_ER_IRQHandler+0x4e>
 8002582:	69fb      	ldr	r3, [r7, #28]
 8002584:	0a1b      	lsrs	r3, r3, #8
 8002586:	f003 0301 	and.w	r3, r3, #1
 800258a:	2b00      	cmp	r3, #0
 800258c:	d008      	beq.n	80025a0 <HAL_I2C_ER_IRQHandler+0x4e>
  {
    error |= HAL_I2C_ERROR_BERR;
 800258e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002590:	f043 0301 	orr.w	r3, r3, #1
 8002594:	627b      	str	r3, [r7, #36]	; 0x24

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8002596:	687b      	ldr	r3, [r7, #4]
 8002598:	681b      	ldr	r3, [r3, #0]
 800259a:	f46f 7280 	mvn.w	r2, #256	; 0x100
 800259e:	615a      	str	r2, [r3, #20]
  }

  /* I2C Arbitration Lost error interrupt occurred ---------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_ARLO) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 80025a0:	6a3b      	ldr	r3, [r7, #32]
 80025a2:	0a5b      	lsrs	r3, r3, #9
 80025a4:	f003 0301 	and.w	r3, r3, #1
 80025a8:	2b00      	cmp	r3, #0
 80025aa:	d00e      	beq.n	80025ca <HAL_I2C_ER_IRQHandler+0x78>
 80025ac:	69fb      	ldr	r3, [r7, #28]
 80025ae:	0a1b      	lsrs	r3, r3, #8
 80025b0:	f003 0301 	and.w	r3, r3, #1
 80025b4:	2b00      	cmp	r3, #0
 80025b6:	d008      	beq.n	80025ca <HAL_I2C_ER_IRQHandler+0x78>
  {
    error |= HAL_I2C_ERROR_ARLO;
 80025b8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80025ba:	f043 0302 	orr.w	r3, r3, #2
 80025be:	627b      	str	r3, [r7, #36]	; 0x24

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 80025c0:	687b      	ldr	r3, [r7, #4]
 80025c2:	681b      	ldr	r3, [r3, #0]
 80025c4:	f46f 7200 	mvn.w	r2, #512	; 0x200
 80025c8:	615a      	str	r2, [r3, #20]
  }

  /* I2C Acknowledge failure error interrupt occurred ------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_AF) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 80025ca:	6a3b      	ldr	r3, [r7, #32]
 80025cc:	0a9b      	lsrs	r3, r3, #10
 80025ce:	f003 0301 	and.w	r3, r3, #1
 80025d2:	2b00      	cmp	r3, #0
 80025d4:	d03f      	beq.n	8002656 <HAL_I2C_ER_IRQHandler+0x104>
 80025d6:	69fb      	ldr	r3, [r7, #28]
 80025d8:	0a1b      	lsrs	r3, r3, #8
 80025da:	f003 0301 	and.w	r3, r3, #1
 80025de:	2b00      	cmp	r3, #0
 80025e0:	d039      	beq.n	8002656 <HAL_I2C_ER_IRQHandler+0x104>
  {
    tmp1 = CurrentMode;
 80025e2:	7efb      	ldrb	r3, [r7, #27]
 80025e4:	76bb      	strb	r3, [r7, #26]
    tmp2 = hi2c->XferCount;
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80025ea:	b29b      	uxth	r3, r3
 80025ec:	617b      	str	r3, [r7, #20]
    tmp3 = hi2c->State;
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80025f4:	74fb      	strb	r3, [r7, #19]
    tmp4 = hi2c->PreviousState;
 80025f6:	687b      	ldr	r3, [r7, #4]
 80025f8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80025fa:	60fb      	str	r3, [r7, #12]
    if ((tmp1 == HAL_I2C_MODE_SLAVE) && (tmp2 == 0U) && \
 80025fc:	7ebb      	ldrb	r3, [r7, #26]
 80025fe:	2b20      	cmp	r3, #32
 8002600:	d112      	bne.n	8002628 <HAL_I2C_ER_IRQHandler+0xd6>
 8002602:	697b      	ldr	r3, [r7, #20]
 8002604:	2b00      	cmp	r3, #0
 8002606:	d10f      	bne.n	8002628 <HAL_I2C_ER_IRQHandler+0xd6>
 8002608:	7cfb      	ldrb	r3, [r7, #19]
 800260a:	2b21      	cmp	r3, #33	; 0x21
 800260c:	d008      	beq.n	8002620 <HAL_I2C_ER_IRQHandler+0xce>
        ((tmp3 == HAL_I2C_STATE_BUSY_TX) || (tmp3 == HAL_I2C_STATE_BUSY_TX_LISTEN) || \
 800260e:	7cfb      	ldrb	r3, [r7, #19]
 8002610:	2b29      	cmp	r3, #41	; 0x29
 8002612:	d005      	beq.n	8002620 <HAL_I2C_ER_IRQHandler+0xce>
 8002614:	7cfb      	ldrb	r3, [r7, #19]
 8002616:	2b28      	cmp	r3, #40	; 0x28
 8002618:	d106      	bne.n	8002628 <HAL_I2C_ER_IRQHandler+0xd6>
         ((tmp3 == HAL_I2C_STATE_LISTEN) && (tmp4 == I2C_STATE_SLAVE_BUSY_TX))))
 800261a:	68fb      	ldr	r3, [r7, #12]
 800261c:	2b21      	cmp	r3, #33	; 0x21
 800261e:	d103      	bne.n	8002628 <HAL_I2C_ER_IRQHandler+0xd6>
    {
      I2C_Slave_AF(hi2c);
 8002620:	6878      	ldr	r0, [r7, #4]
 8002622:	f001 f869 	bl	80036f8 <I2C_Slave_AF>
 8002626:	e016      	b.n	8002656 <HAL_I2C_ER_IRQHandler+0x104>
    }
    else
    {
      /* Clear AF flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002628:	687b      	ldr	r3, [r7, #4]
 800262a:	681b      	ldr	r3, [r3, #0]
 800262c:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8002630:	615a      	str	r2, [r3, #20]

      error |= HAL_I2C_ERROR_AF;
 8002632:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002634:	f043 0304 	orr.w	r3, r3, #4
 8002638:	627b      	str	r3, [r7, #36]	; 0x24

      /* Do not generate a STOP in case of Slave receive non acknowledge during transfer (mean not at the end of transfer) */
      if ((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM))
 800263a:	7efb      	ldrb	r3, [r7, #27]
 800263c:	2b10      	cmp	r3, #16
 800263e:	d002      	beq.n	8002646 <HAL_I2C_ER_IRQHandler+0xf4>
 8002640:	7efb      	ldrb	r3, [r7, #27]
 8002642:	2b40      	cmp	r3, #64	; 0x40
 8002644:	d107      	bne.n	8002656 <HAL_I2C_ER_IRQHandler+0x104>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002646:	687b      	ldr	r3, [r7, #4]
 8002648:	681b      	ldr	r3, [r3, #0]
 800264a:	681a      	ldr	r2, [r3, #0]
 800264c:	687b      	ldr	r3, [r7, #4]
 800264e:	681b      	ldr	r3, [r3, #0]
 8002650:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002654:	601a      	str	r2, [r3, #0]
      }
    }
  }

  /* I2C Over-Run/Under-Run interrupt occurred -------------------------------*/
  if ((I2C_CHECK_FLAG(sr1itflags, I2C_FLAG_OVR) != RESET) && (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERR) != RESET))
 8002656:	6a3b      	ldr	r3, [r7, #32]
 8002658:	0adb      	lsrs	r3, r3, #11
 800265a:	f003 0301 	and.w	r3, r3, #1
 800265e:	2b00      	cmp	r3, #0
 8002660:	d00e      	beq.n	8002680 <HAL_I2C_ER_IRQHandler+0x12e>
 8002662:	69fb      	ldr	r3, [r7, #28]
 8002664:	0a1b      	lsrs	r3, r3, #8
 8002666:	f003 0301 	and.w	r3, r3, #1
 800266a:	2b00      	cmp	r3, #0
 800266c:	d008      	beq.n	8002680 <HAL_I2C_ER_IRQHandler+0x12e>
  {
    error |= HAL_I2C_ERROR_OVR;
 800266e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002670:	f043 0308 	orr.w	r3, r3, #8
 8002674:	627b      	str	r3, [r7, #36]	; 0x24
    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	681b      	ldr	r3, [r3, #0]
 800267a:	f46f 6200 	mvn.w	r2, #2048	; 0x800
 800267e:	615a      	str	r2, [r3, #20]
  }

  /* Call the Error Callback in case of Error detected -----------------------*/
  if (error != HAL_I2C_ERROR_NONE)
 8002680:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8002682:	2b00      	cmp	r3, #0
 8002684:	d008      	beq.n	8002698 <HAL_I2C_ER_IRQHandler+0x146>
  {
    hi2c->ErrorCode |= error;
 8002686:	687b      	ldr	r3, [r7, #4]
 8002688:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800268a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800268c:	431a      	orrs	r2, r3
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	641a      	str	r2, [r3, #64]	; 0x40
    I2C_ITError(hi2c);
 8002692:	6878      	ldr	r0, [r7, #4]
 8002694:	f001 f8a0 	bl	80037d8 <I2C_ITError>
  }
}
 8002698:	bf00      	nop
 800269a:	3728      	adds	r7, #40	; 0x28
 800269c:	46bd      	mov	sp, r7
 800269e:	bd80      	pop	{r7, pc}

080026a0 <HAL_I2C_MasterTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80026a0:	b480      	push	{r7}
 80026a2:	b083      	sub	sp, #12
 80026a4:	af00      	add	r7, sp, #0
 80026a6:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterTxCpltCallback could be implemented in the user file
   */
}
 80026a8:	bf00      	nop
 80026aa:	370c      	adds	r7, #12
 80026ac:	46bd      	mov	sp, r7
 80026ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026b2:	4770      	bx	lr

080026b4 <HAL_I2C_MasterRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80026b4:	b480      	push	{r7}
 80026b6:	b083      	sub	sp, #12
 80026b8:	af00      	add	r7, sp, #0
 80026ba:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MasterRxCpltCallback could be implemented in the user file
   */
}
 80026bc:	bf00      	nop
 80026be:	370c      	adds	r7, #12
 80026c0:	46bd      	mov	sp, r7
 80026c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026c6:	4770      	bx	lr

080026c8 <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80026c8:	b480      	push	{r7}
 80026ca:	b083      	sub	sp, #12
 80026cc:	af00      	add	r7, sp, #0
 80026ce:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 80026d0:	bf00      	nop
 80026d2:	370c      	adds	r7, #12
 80026d4:	46bd      	mov	sp, r7
 80026d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026da:	4770      	bx	lr

080026dc <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80026dc:	b480      	push	{r7}
 80026de:	b083      	sub	sp, #12
 80026e0:	af00      	add	r7, sp, #0
 80026e2:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 80026e4:	bf00      	nop
 80026e6:	370c      	adds	r7, #12
 80026e8:	46bd      	mov	sp, r7
 80026ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026ee:	4770      	bx	lr

080026f0 <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XferDirection_definition
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 80026f0:	b480      	push	{r7}
 80026f2:	b083      	sub	sp, #12
 80026f4:	af00      	add	r7, sp, #0
 80026f6:	6078      	str	r0, [r7, #4]
 80026f8:	460b      	mov	r3, r1
 80026fa:	70fb      	strb	r3, [r7, #3]
 80026fc:	4613      	mov	r3, r2
 80026fe:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 8002700:	bf00      	nop
 8002702:	370c      	adds	r7, #12
 8002704:	46bd      	mov	sp, r7
 8002706:	f85d 7b04 	ldr.w	r7, [sp], #4
 800270a:	4770      	bx	lr

0800270c <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800270c:	b480      	push	{r7}
 800270e:	b083      	sub	sp, #12
 8002710:	af00      	add	r7, sp, #0
 8002712:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
  */
}
 8002714:	bf00      	nop
 8002716:	370c      	adds	r7, #12
 8002718:	46bd      	mov	sp, r7
 800271a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800271e:	4770      	bx	lr

08002720 <HAL_I2C_MemTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8002720:	b480      	push	{r7}
 8002722:	b083      	sub	sp, #12
 8002724:	af00      	add	r7, sp, #0
 8002726:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemTxCpltCallback could be implemented in the user file
   */
}
 8002728:	bf00      	nop
 800272a:	370c      	adds	r7, #12
 800272c:	46bd      	mov	sp, r7
 800272e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002732:	4770      	bx	lr

08002734 <HAL_I2C_MemRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8002734:	b480      	push	{r7}
 8002736:	b083      	sub	sp, #12
 8002738:	af00      	add	r7, sp, #0
 800273a:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemRxCpltCallback could be implemented in the user file
   */
}
 800273c:	bf00      	nop
 800273e:	370c      	adds	r7, #12
 8002740:	46bd      	mov	sp, r7
 8002742:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002746:	4770      	bx	lr

08002748 <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8002748:	b480      	push	{r7}
 800274a:	b083      	sub	sp, #12
 800274c:	af00      	add	r7, sp, #0
 800274e:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 8002750:	bf00      	nop
 8002752:	370c      	adds	r7, #12
 8002754:	46bd      	mov	sp, r7
 8002756:	f85d 7b04 	ldr.w	r7, [sp], #4
 800275a:	4770      	bx	lr

0800275c <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800275c:	b480      	push	{r7}
 800275e:	b083      	sub	sp, #12
 8002760:	af00      	add	r7, sp, #0
 8002762:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 8002764:	bf00      	nop
 8002766:	370c      	adds	r7, #12
 8002768:	46bd      	mov	sp, r7
 800276a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800276e:	4770      	bx	lr

08002770 <I2C_MasterTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 8002770:	b580      	push	{r7, lr}
 8002772:	b084      	sub	sp, #16
 8002774:	af00      	add	r7, sp, #0
 8002776:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800277e:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode   = hi2c->Mode;
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8002786:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800278c:	60bb      	str	r3, [r7, #8]

  if ((hi2c->XferSize == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002792:	2b00      	cmp	r3, #0
 8002794:	d150      	bne.n	8002838 <I2C_MasterTransmit_TXE+0xc8>
 8002796:	7bfb      	ldrb	r3, [r7, #15]
 8002798:	2b21      	cmp	r3, #33	; 0x21
 800279a:	d14d      	bne.n	8002838 <I2C_MasterTransmit_TXE+0xc8>
  {
    /* Call TxCpltCallback() directly if no stop mode is set */
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 800279c:	68bb      	ldr	r3, [r7, #8]
 800279e:	2b08      	cmp	r3, #8
 80027a0:	d01d      	beq.n	80027de <I2C_MasterTransmit_TXE+0x6e>
 80027a2:	68bb      	ldr	r3, [r7, #8]
 80027a4:	2b20      	cmp	r3, #32
 80027a6:	d01a      	beq.n	80027de <I2C_MasterTransmit_TXE+0x6e>
 80027a8:	68bb      	ldr	r3, [r7, #8]
 80027aa:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80027ae:	d016      	beq.n	80027de <I2C_MasterTransmit_TXE+0x6e>
    {
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80027b0:	687b      	ldr	r3, [r7, #4]
 80027b2:	681b      	ldr	r3, [r3, #0]
 80027b4:	685a      	ldr	r2, [r3, #4]
 80027b6:	687b      	ldr	r3, [r7, #4]
 80027b8:	681b      	ldr	r3, [r3, #0]
 80027ba:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80027be:	605a      	str	r2, [r3, #4]

      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	2211      	movs	r2, #17
 80027c4:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	2200      	movs	r2, #0
 80027ca:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->State = HAL_I2C_STATE_READY;
 80027ce:	687b      	ldr	r3, [r7, #4]
 80027d0:	2220      	movs	r2, #32
 80027d2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->MasterTxCpltCallback(hi2c);
#else
      HAL_I2C_MasterTxCpltCallback(hi2c);
 80027d6:	6878      	ldr	r0, [r7, #4]
 80027d8:	f7ff ff62 	bl	80026a0 <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 80027dc:	e060      	b.n	80028a0 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
    else /* Generate Stop condition then Call TxCpltCallback() */
    {
      /* Disable EVT, BUF and ERR interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80027de:	687b      	ldr	r3, [r7, #4]
 80027e0:	681b      	ldr	r3, [r3, #0]
 80027e2:	685a      	ldr	r2, [r3, #4]
 80027e4:	687b      	ldr	r3, [r7, #4]
 80027e6:	681b      	ldr	r3, [r3, #0]
 80027e8:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80027ec:	605a      	str	r2, [r3, #4]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	681b      	ldr	r3, [r3, #0]
 80027f2:	681a      	ldr	r2, [r3, #0]
 80027f4:	687b      	ldr	r3, [r7, #4]
 80027f6:	681b      	ldr	r3, [r3, #0]
 80027f8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80027fc:	601a      	str	r2, [r3, #0]

      hi2c->PreviousState = I2C_STATE_NONE;
 80027fe:	687b      	ldr	r3, [r7, #4]
 8002800:	2200      	movs	r2, #0
 8002802:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	2220      	movs	r2, #32
 8002808:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 800280c:	687b      	ldr	r3, [r7, #4]
 800280e:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8002812:	b2db      	uxtb	r3, r3
 8002814:	2b40      	cmp	r3, #64	; 0x40
 8002816:	d107      	bne.n	8002828 <I2C_MasterTransmit_TXE+0xb8>
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8002818:	687b      	ldr	r3, [r7, #4]
 800281a:	2200      	movs	r2, #0
 800281c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MemTxCpltCallback(hi2c);
#else
        HAL_I2C_MemTxCpltCallback(hi2c);
 8002820:	6878      	ldr	r0, [r7, #4]
 8002822:	f7ff ff7d 	bl	8002720 <HAL_I2C_MemTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8002826:	e03b      	b.n	80028a0 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
      else
      {
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	2200      	movs	r2, #0
 800282c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
        hi2c->MasterTxCpltCallback(hi2c);
#else
        HAL_I2C_MasterTxCpltCallback(hi2c);
 8002830:	6878      	ldr	r0, [r7, #4]
 8002832:	f7ff ff35 	bl	80026a0 <HAL_I2C_MasterTxCpltCallback>
    if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 8002836:	e033      	b.n	80028a0 <I2C_MasterTransmit_TXE+0x130>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
  else if ((CurrentState == HAL_I2C_STATE_BUSY_TX) || \
 8002838:	7bfb      	ldrb	r3, [r7, #15]
 800283a:	2b21      	cmp	r3, #33	; 0x21
 800283c:	d005      	beq.n	800284a <I2C_MasterTransmit_TXE+0xda>
 800283e:	7bbb      	ldrb	r3, [r7, #14]
 8002840:	2b40      	cmp	r3, #64	; 0x40
 8002842:	d12d      	bne.n	80028a0 <I2C_MasterTransmit_TXE+0x130>
           ((CurrentMode == HAL_I2C_MODE_MEM) && (CurrentState == HAL_I2C_STATE_BUSY_RX)))
 8002844:	7bfb      	ldrb	r3, [r7, #15]
 8002846:	2b22      	cmp	r3, #34	; 0x22
 8002848:	d12a      	bne.n	80028a0 <I2C_MasterTransmit_TXE+0x130>
  {
    if (hi2c->XferCount == 0U)
 800284a:	687b      	ldr	r3, [r7, #4]
 800284c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800284e:	b29b      	uxth	r3, r3
 8002850:	2b00      	cmp	r3, #0
 8002852:	d108      	bne.n	8002866 <I2C_MasterTransmit_TXE+0xf6>
    {
      /* Disable BUF interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	681b      	ldr	r3, [r3, #0]
 8002858:	685a      	ldr	r2, [r3, #4]
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	681b      	ldr	r3, [r3, #0]
 800285e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002862:	605a      	str	r2, [r3, #4]
  }
  else
  {
    /* Do nothing */
  }
}
 8002864:	e01c      	b.n	80028a0 <I2C_MasterTransmit_TXE+0x130>
      if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800286c:	b2db      	uxtb	r3, r3
 800286e:	2b40      	cmp	r3, #64	; 0x40
 8002870:	d103      	bne.n	800287a <I2C_MasterTransmit_TXE+0x10a>
        I2C_MemoryTransmit_TXE_BTF(hi2c);
 8002872:	6878      	ldr	r0, [r7, #4]
 8002874:	f000 f88e 	bl	8002994 <I2C_MemoryTransmit_TXE_BTF>
}
 8002878:	e012      	b.n	80028a0 <I2C_MasterTransmit_TXE+0x130>
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800287e:	781a      	ldrb	r2, [r3, #0]
 8002880:	687b      	ldr	r3, [r7, #4]
 8002882:	681b      	ldr	r3, [r3, #0]
 8002884:	611a      	str	r2, [r3, #16]
        hi2c->pBuffPtr++;
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800288a:	1c5a      	adds	r2, r3, #1
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	625a      	str	r2, [r3, #36]	; 0x24
        hi2c->XferCount--;
 8002890:	687b      	ldr	r3, [r7, #4]
 8002892:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002894:	b29b      	uxth	r3, r3
 8002896:	3b01      	subs	r3, #1
 8002898:	b29a      	uxth	r2, r3
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 800289e:	e7ff      	b.n	80028a0 <I2C_MasterTransmit_TXE+0x130>
 80028a0:	bf00      	nop
 80028a2:	3710      	adds	r7, #16
 80028a4:	46bd      	mov	sp, r7
 80028a6:	bd80      	pop	{r7, pc}

080028a8 <I2C_MasterTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 80028a8:	b580      	push	{r7, lr}
 80028aa:	b084      	sub	sp, #16
 80028ac:	af00      	add	r7, sp, #0
 80028ae:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 80028b0:	687b      	ldr	r3, [r7, #4]
 80028b2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80028b4:	60fb      	str	r3, [r7, #12]

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 80028b6:	687b      	ldr	r3, [r7, #4]
 80028b8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80028bc:	b2db      	uxtb	r3, r3
 80028be:	2b21      	cmp	r3, #33	; 0x21
 80028c0:	d164      	bne.n	800298c <I2C_MasterTransmit_BTF+0xe4>
  {
    if (hi2c->XferCount != 0U)
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80028c6:	b29b      	uxth	r3, r3
 80028c8:	2b00      	cmp	r3, #0
 80028ca:	d012      	beq.n	80028f2 <I2C_MasterTransmit_BTF+0x4a>
    {
      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80028d0:	781a      	ldrb	r2, [r3, #0]
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	681b      	ldr	r3, [r3, #0]
 80028d6:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80028dc:	1c5a      	adds	r2, r3, #1
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80028e6:	b29b      	uxth	r3, r3
 80028e8:	3b01      	subs	r3, #1
 80028ea:	b29a      	uxth	r2, r3
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
  else
  {
    /* Do nothing */
  }
}
 80028f0:	e04c      	b.n	800298c <I2C_MasterTransmit_BTF+0xe4>
      if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) && (CurrentXferOptions != I2C_NO_OPTION_FRAME))
 80028f2:	68fb      	ldr	r3, [r7, #12]
 80028f4:	2b08      	cmp	r3, #8
 80028f6:	d01d      	beq.n	8002934 <I2C_MasterTransmit_BTF+0x8c>
 80028f8:	68fb      	ldr	r3, [r7, #12]
 80028fa:	2b20      	cmp	r3, #32
 80028fc:	d01a      	beq.n	8002934 <I2C_MasterTransmit_BTF+0x8c>
 80028fe:	68fb      	ldr	r3, [r7, #12]
 8002900:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8002904:	d016      	beq.n	8002934 <I2C_MasterTransmit_BTF+0x8c>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	681b      	ldr	r3, [r3, #0]
 800290a:	685a      	ldr	r2, [r3, #4]
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	681b      	ldr	r3, [r3, #0]
 8002910:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8002914:	605a      	str	r2, [r3, #4]
        hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8002916:	687b      	ldr	r3, [r7, #4]
 8002918:	2211      	movs	r2, #17
 800291a:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->Mode = HAL_I2C_MODE_NONE;
 800291c:	687b      	ldr	r3, [r7, #4]
 800291e:	2200      	movs	r2, #0
 8002920:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->State = HAL_I2C_STATE_READY;
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	2220      	movs	r2, #32
 8002928:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        HAL_I2C_MasterTxCpltCallback(hi2c);
 800292c:	6878      	ldr	r0, [r7, #4]
 800292e:	f7ff feb7 	bl	80026a0 <HAL_I2C_MasterTxCpltCallback>
}
 8002932:	e02b      	b.n	800298c <I2C_MasterTransmit_BTF+0xe4>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	681b      	ldr	r3, [r3, #0]
 8002938:	685a      	ldr	r2, [r3, #4]
 800293a:	687b      	ldr	r3, [r7, #4]
 800293c:	681b      	ldr	r3, [r3, #0]
 800293e:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8002942:	605a      	str	r2, [r3, #4]
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002944:	687b      	ldr	r3, [r7, #4]
 8002946:	681b      	ldr	r3, [r3, #0]
 8002948:	681a      	ldr	r2, [r3, #0]
 800294a:	687b      	ldr	r3, [r7, #4]
 800294c:	681b      	ldr	r3, [r3, #0]
 800294e:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002952:	601a      	str	r2, [r3, #0]
        hi2c->PreviousState = I2C_STATE_NONE;
 8002954:	687b      	ldr	r3, [r7, #4]
 8002956:	2200      	movs	r2, #0
 8002958:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 800295a:	687b      	ldr	r3, [r7, #4]
 800295c:	2220      	movs	r2, #32
 800295e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8002962:	687b      	ldr	r3, [r7, #4]
 8002964:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8002968:	b2db      	uxtb	r3, r3
 800296a:	2b40      	cmp	r3, #64	; 0x40
 800296c:	d107      	bne.n	800297e <I2C_MasterTransmit_BTF+0xd6>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	2200      	movs	r2, #0
 8002972:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          HAL_I2C_MemTxCpltCallback(hi2c);
 8002976:	6878      	ldr	r0, [r7, #4]
 8002978:	f7ff fed2 	bl	8002720 <HAL_I2C_MemTxCpltCallback>
}
 800297c:	e006      	b.n	800298c <I2C_MasterTransmit_BTF+0xe4>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 800297e:	687b      	ldr	r3, [r7, #4]
 8002980:	2200      	movs	r2, #0
 8002982:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          HAL_I2C_MasterTxCpltCallback(hi2c);
 8002986:	6878      	ldr	r0, [r7, #4]
 8002988:	f7ff fe8a 	bl	80026a0 <HAL_I2C_MasterTxCpltCallback>
}
 800298c:	bf00      	nop
 800298e:	3710      	adds	r7, #16
 8002990:	46bd      	mov	sp, r7
 8002992:	bd80      	pop	{r7, pc}

08002994 <I2C_MemoryTransmit_TXE_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MemoryTransmit_TXE_BTF(I2C_HandleTypeDef *hi2c)
{
 8002994:	b580      	push	{r7, lr}
 8002996:	b084      	sub	sp, #16
 8002998:	af00      	add	r7, sp, #0
 800299a:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80029a2:	73fb      	strb	r3, [r7, #15]

  if (hi2c->EventCount == 0U)
 80029a4:	687b      	ldr	r3, [r7, #4]
 80029a6:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80029a8:	2b00      	cmp	r3, #0
 80029aa:	d11d      	bne.n	80029e8 <I2C_MemoryTransmit_TXE_BTF+0x54>
  {
    /* If Memory address size is 8Bit */
    if (hi2c->MemaddSize == I2C_MEMADD_SIZE_8BIT)
 80029ac:	687b      	ldr	r3, [r7, #4]
 80029ae:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80029b0:	2b01      	cmp	r3, #1
 80029b2:	d10b      	bne.n	80029cc <I2C_MemoryTransmit_TXE_BTF+0x38>
    {
      /* Send Memory Address */
      hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80029b8:	b2da      	uxtb	r2, r3
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	681b      	ldr	r3, [r3, #0]
 80029be:	611a      	str	r2, [r3, #16]

      hi2c->EventCount += 2U;
 80029c0:	687b      	ldr	r3, [r7, #4]
 80029c2:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80029c4:	1c9a      	adds	r2, r3, #2
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	651a      	str	r2, [r3, #80]	; 0x50
  }
  else
  {
    /* Do nothing */
  }
}
 80029ca:	e073      	b.n	8002ab4 <I2C_MemoryTransmit_TXE_BTF+0x120>
      hi2c->Instance->DR = I2C_MEM_ADD_MSB(hi2c->Memaddress);
 80029cc:	687b      	ldr	r3, [r7, #4]
 80029ce:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80029d0:	b29b      	uxth	r3, r3
 80029d2:	121b      	asrs	r3, r3, #8
 80029d4:	b2da      	uxtb	r2, r3
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	681b      	ldr	r3, [r3, #0]
 80029da:	611a      	str	r2, [r3, #16]
      hi2c->EventCount++;
 80029dc:	687b      	ldr	r3, [r7, #4]
 80029de:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80029e0:	1c5a      	adds	r2, r3, #1
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	651a      	str	r2, [r3, #80]	; 0x50
}
 80029e6:	e065      	b.n	8002ab4 <I2C_MemoryTransmit_TXE_BTF+0x120>
  else if (hi2c->EventCount == 1U)
 80029e8:	687b      	ldr	r3, [r7, #4]
 80029ea:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80029ec:	2b01      	cmp	r3, #1
 80029ee:	d10b      	bne.n	8002a08 <I2C_MemoryTransmit_TXE_BTF+0x74>
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(hi2c->Memaddress);
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80029f4:	b2da      	uxtb	r2, r3
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	681b      	ldr	r3, [r3, #0]
 80029fa:	611a      	str	r2, [r3, #16]
    hi2c->EventCount++;
 80029fc:	687b      	ldr	r3, [r7, #4]
 80029fe:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002a00:	1c5a      	adds	r2, r3, #1
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	651a      	str	r2, [r3, #80]	; 0x50
}
 8002a06:	e055      	b.n	8002ab4 <I2C_MemoryTransmit_TXE_BTF+0x120>
  else if (hi2c->EventCount == 2U)
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002a0c:	2b02      	cmp	r3, #2
 8002a0e:	d151      	bne.n	8002ab4 <I2C_MemoryTransmit_TXE_BTF+0x120>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX)
 8002a10:	7bfb      	ldrb	r3, [r7, #15]
 8002a12:	2b22      	cmp	r3, #34	; 0x22
 8002a14:	d10d      	bne.n	8002a32 <I2C_MemoryTransmit_TXE_BTF+0x9e>
      hi2c->Instance->CR1 |= I2C_CR1_START;
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	681b      	ldr	r3, [r3, #0]
 8002a1a:	681a      	ldr	r2, [r3, #0]
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	681b      	ldr	r3, [r3, #0]
 8002a20:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002a24:	601a      	str	r2, [r3, #0]
      hi2c->EventCount++;
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002a2a:	1c5a      	adds	r2, r3, #1
 8002a2c:	687b      	ldr	r3, [r7, #4]
 8002a2e:	651a      	str	r2, [r3, #80]	; 0x50
}
 8002a30:	e040      	b.n	8002ab4 <I2C_MemoryTransmit_TXE_BTF+0x120>
    else if ((hi2c->XferCount > 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002a36:	b29b      	uxth	r3, r3
 8002a38:	2b00      	cmp	r3, #0
 8002a3a:	d015      	beq.n	8002a68 <I2C_MemoryTransmit_TXE_BTF+0xd4>
 8002a3c:	7bfb      	ldrb	r3, [r7, #15]
 8002a3e:	2b21      	cmp	r3, #33	; 0x21
 8002a40:	d112      	bne.n	8002a68 <I2C_MemoryTransmit_TXE_BTF+0xd4>
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002a42:	687b      	ldr	r3, [r7, #4]
 8002a44:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a46:	781a      	ldrb	r2, [r3, #0]
 8002a48:	687b      	ldr	r3, [r7, #4]
 8002a4a:	681b      	ldr	r3, [r3, #0]
 8002a4c:	611a      	str	r2, [r3, #16]
      hi2c->pBuffPtr++;
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002a52:	1c5a      	adds	r2, r3, #1
 8002a54:	687b      	ldr	r3, [r7, #4]
 8002a56:	625a      	str	r2, [r3, #36]	; 0x24
      hi2c->XferCount--;
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002a5c:	b29b      	uxth	r3, r3
 8002a5e:	3b01      	subs	r3, #1
 8002a60:	b29a      	uxth	r2, r3
 8002a62:	687b      	ldr	r3, [r7, #4]
 8002a64:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 8002a66:	e025      	b.n	8002ab4 <I2C_MemoryTransmit_TXE_BTF+0x120>
    else if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX))
 8002a68:	687b      	ldr	r3, [r7, #4]
 8002a6a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002a6c:	b29b      	uxth	r3, r3
 8002a6e:	2b00      	cmp	r3, #0
 8002a70:	d120      	bne.n	8002ab4 <I2C_MemoryTransmit_TXE_BTF+0x120>
 8002a72:	7bfb      	ldrb	r3, [r7, #15]
 8002a74:	2b21      	cmp	r3, #33	; 0x21
 8002a76:	d11d      	bne.n	8002ab4 <I2C_MemoryTransmit_TXE_BTF+0x120>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	681b      	ldr	r3, [r3, #0]
 8002a7c:	685a      	ldr	r2, [r3, #4]
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	681b      	ldr	r3, [r3, #0]
 8002a82:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8002a86:	605a      	str	r2, [r3, #4]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002a88:	687b      	ldr	r3, [r7, #4]
 8002a8a:	681b      	ldr	r3, [r3, #0]
 8002a8c:	681a      	ldr	r2, [r3, #0]
 8002a8e:	687b      	ldr	r3, [r7, #4]
 8002a90:	681b      	ldr	r3, [r3, #0]
 8002a92:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002a96:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	2200      	movs	r2, #0
 8002a9c:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 8002a9e:	687b      	ldr	r3, [r7, #4]
 8002aa0:	2220      	movs	r2, #32
 8002aa2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	2200      	movs	r2, #0
 8002aaa:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      HAL_I2C_MemTxCpltCallback(hi2c);
 8002aae:	6878      	ldr	r0, [r7, #4]
 8002ab0:	f7ff fe36 	bl	8002720 <HAL_I2C_MemTxCpltCallback>
}
 8002ab4:	bf00      	nop
 8002ab6:	3710      	adds	r7, #16
 8002ab8:	46bd      	mov	sp, r7
 8002aba:	bd80      	pop	{r7, pc}

08002abc <I2C_MasterReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 8002abc:	b580      	push	{r7, lr}
 8002abe:	b084      	sub	sp, #16
 8002ac0:	af00      	add	r7, sp, #0
 8002ac2:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002aca:	b2db      	uxtb	r3, r3
 8002acc:	2b22      	cmp	r3, #34	; 0x22
 8002ace:	f040 80ac 	bne.w	8002c2a <I2C_MasterReceive_RXNE+0x16e>
  {
    uint32_t tmp;

    tmp = hi2c->XferCount;
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002ad6:	b29b      	uxth	r3, r3
 8002ad8:	60fb      	str	r3, [r7, #12]
    if (tmp > 3U)
 8002ada:	68fb      	ldr	r3, [r7, #12]
 8002adc:	2b03      	cmp	r3, #3
 8002ade:	d921      	bls.n	8002b24 <I2C_MasterReceive_RXNE+0x68>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002ae0:	687b      	ldr	r3, [r7, #4]
 8002ae2:	681b      	ldr	r3, [r3, #0]
 8002ae4:	691a      	ldr	r2, [r3, #16]
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002aea:	b2d2      	uxtb	r2, r2
 8002aec:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002af2:	1c5a      	adds	r2, r3, #1
 8002af4:	687b      	ldr	r3, [r7, #4]
 8002af6:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002afc:	b29b      	uxth	r3, r3
 8002afe:	3b01      	subs	r3, #1
 8002b00:	b29a      	uxth	r2, r3
 8002b02:	687b      	ldr	r3, [r7, #4]
 8002b04:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount == (uint16_t)3)
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002b0a:	b29b      	uxth	r3, r3
 8002b0c:	2b03      	cmp	r3, #3
 8002b0e:	f040 808c 	bne.w	8002c2a <I2C_MasterReceive_RXNE+0x16e>
      {
        /* Disable BUF interrupt, this help to treat correctly the last 4 bytes
        on BTF subroutine */
        /* Disable BUF interrupt */
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	681b      	ldr	r3, [r3, #0]
 8002b16:	685a      	ldr	r2, [r3, #4]
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	681b      	ldr	r3, [r3, #0]
 8002b1c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002b20:	605a      	str	r2, [r3, #4]
      /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
         on BTF subroutine if there is a reception delay between N-1 and N byte */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
    }
  }
}
 8002b22:	e082      	b.n	8002c2a <I2C_MasterReceive_RXNE+0x16e>
    else if ((hi2c->XferOptions != I2C_FIRST_AND_NEXT_FRAME) && ((tmp == 1U) || (tmp == 0U)))
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002b28:	2b02      	cmp	r3, #2
 8002b2a:	d075      	beq.n	8002c18 <I2C_MasterReceive_RXNE+0x15c>
 8002b2c:	68fb      	ldr	r3, [r7, #12]
 8002b2e:	2b01      	cmp	r3, #1
 8002b30:	d002      	beq.n	8002b38 <I2C_MasterReceive_RXNE+0x7c>
 8002b32:	68fb      	ldr	r3, [r7, #12]
 8002b34:	2b00      	cmp	r3, #0
 8002b36:	d16f      	bne.n	8002c18 <I2C_MasterReceive_RXNE+0x15c>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8002b38:	6878      	ldr	r0, [r7, #4]
 8002b3a:	f001 f827 	bl	8003b8c <I2C_WaitOnSTOPRequestThroughIT>
 8002b3e:	4603      	mov	r3, r0
 8002b40:	2b00      	cmp	r3, #0
 8002b42:	d142      	bne.n	8002bca <I2C_MasterReceive_RXNE+0x10e>
        CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	681b      	ldr	r3, [r3, #0]
 8002b48:	681a      	ldr	r2, [r3, #0]
 8002b4a:	687b      	ldr	r3, [r7, #4]
 8002b4c:	681b      	ldr	r3, [r3, #0]
 8002b4e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002b52:	601a      	str	r2, [r3, #0]
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	681b      	ldr	r3, [r3, #0]
 8002b58:	685a      	ldr	r2, [r3, #4]
 8002b5a:	687b      	ldr	r3, [r7, #4]
 8002b5c:	681b      	ldr	r3, [r3, #0]
 8002b5e:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8002b62:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	681b      	ldr	r3, [r3, #0]
 8002b68:	691a      	ldr	r2, [r3, #16]
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b6e:	b2d2      	uxtb	r2, r2
 8002b70:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b76:	1c5a      	adds	r2, r3, #1
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	625a      	str	r2, [r3, #36]	; 0x24
        hi2c->XferCount--;
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002b80:	b29b      	uxth	r3, r3
 8002b82:	3b01      	subs	r3, #1
 8002b84:	b29a      	uxth	r2, r3
 8002b86:	687b      	ldr	r3, [r7, #4]
 8002b88:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	2220      	movs	r2, #32
 8002b8e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8002b98:	b2db      	uxtb	r3, r3
 8002b9a:	2b40      	cmp	r3, #64	; 0x40
 8002b9c:	d10a      	bne.n	8002bb4 <I2C_MasterReceive_RXNE+0xf8>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8002b9e:	687b      	ldr	r3, [r7, #4]
 8002ba0:	2200      	movs	r2, #0
 8002ba2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->PreviousState = I2C_STATE_NONE;
 8002ba6:	687b      	ldr	r3, [r7, #4]
 8002ba8:	2200      	movs	r2, #0
 8002baa:	631a      	str	r2, [r3, #48]	; 0x30
          HAL_I2C_MemRxCpltCallback(hi2c);
 8002bac:	6878      	ldr	r0, [r7, #4]
 8002bae:	f7ff fdc1 	bl	8002734 <HAL_I2C_MemRxCpltCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8002bb2:	e03a      	b.n	8002c2a <I2C_MasterReceive_RXNE+0x16e>
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	2200      	movs	r2, #0
 8002bb8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	2212      	movs	r2, #18
 8002bc0:	631a      	str	r2, [r3, #48]	; 0x30
          HAL_I2C_MasterRxCpltCallback(hi2c);
 8002bc2:	6878      	ldr	r0, [r7, #4]
 8002bc4:	f7ff fd76 	bl	80026b4 <HAL_I2C_MasterRxCpltCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8002bc8:	e02f      	b.n	8002c2a <I2C_MasterReceive_RXNE+0x16e>
        __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	681b      	ldr	r3, [r3, #0]
 8002bce:	685a      	ldr	r2, [r3, #4]
 8002bd0:	687b      	ldr	r3, [r7, #4]
 8002bd2:	681b      	ldr	r3, [r3, #0]
 8002bd4:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8002bd8:	605a      	str	r2, [r3, #4]
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	681b      	ldr	r3, [r3, #0]
 8002bde:	691a      	ldr	r2, [r3, #16]
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002be4:	b2d2      	uxtb	r2, r2
 8002be6:	701a      	strb	r2, [r3, #0]
        hi2c->pBuffPtr++;
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002bec:	1c5a      	adds	r2, r3, #1
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	625a      	str	r2, [r3, #36]	; 0x24
        hi2c->XferCount--;
 8002bf2:	687b      	ldr	r3, [r7, #4]
 8002bf4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002bf6:	b29b      	uxth	r3, r3
 8002bf8:	3b01      	subs	r3, #1
 8002bfa:	b29a      	uxth	r2, r3
 8002bfc:	687b      	ldr	r3, [r7, #4]
 8002bfe:	855a      	strh	r2, [r3, #42]	; 0x2a
        hi2c->State = HAL_I2C_STATE_READY;
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	2220      	movs	r2, #32
 8002c04:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	2200      	movs	r2, #0
 8002c0c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        HAL_I2C_ErrorCallback(hi2c);
 8002c10:	6878      	ldr	r0, [r7, #4]
 8002c12:	f7ff fd99 	bl	8002748 <HAL_I2C_ErrorCallback>
      if (I2C_WaitOnSTOPRequestThroughIT(hi2c) == HAL_OK)
 8002c16:	e008      	b.n	8002c2a <I2C_MasterReceive_RXNE+0x16e>
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8002c18:	687b      	ldr	r3, [r7, #4]
 8002c1a:	681b      	ldr	r3, [r3, #0]
 8002c1c:	685a      	ldr	r2, [r3, #4]
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	681b      	ldr	r3, [r3, #0]
 8002c22:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002c26:	605a      	str	r2, [r3, #4]
}
 8002c28:	e7ff      	b.n	8002c2a <I2C_MasterReceive_RXNE+0x16e>
 8002c2a:	bf00      	nop
 8002c2c:	3710      	adds	r7, #16
 8002c2e:	46bd      	mov	sp, r7
 8002c30:	bd80      	pop	{r7, pc}

08002c32 <I2C_MasterReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_MasterReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 8002c32:	b580      	push	{r7, lr}
 8002c34:	b084      	sub	sp, #16
 8002c36:	af00      	add	r7, sp, #0
 8002c38:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002c3e:	60fb      	str	r3, [r7, #12]

  if (hi2c->XferCount == 4U)
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002c44:	b29b      	uxth	r3, r3
 8002c46:	2b04      	cmp	r3, #4
 8002c48:	d11b      	bne.n	8002c82 <I2C_MasterReceive_BTF+0x50>
  {
    /* Disable BUF interrupt, this help to treat correctly the last 2 bytes
       on BTF subroutine if there is a reception delay between N-1 and N byte */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	681b      	ldr	r3, [r3, #0]
 8002c4e:	685a      	ldr	r2, [r3, #4]
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	681b      	ldr	r3, [r3, #0]
 8002c54:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002c58:	605a      	str	r2, [r3, #4]

    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	681b      	ldr	r3, [r3, #0]
 8002c5e:	691a      	ldr	r2, [r3, #16]
 8002c60:	687b      	ldr	r3, [r7, #4]
 8002c62:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c64:	b2d2      	uxtb	r2, r2
 8002c66:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8002c68:	687b      	ldr	r3, [r7, #4]
 8002c6a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002c6c:	1c5a      	adds	r2, r3, #1
 8002c6e:	687b      	ldr	r3, [r7, #4]
 8002c70:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8002c72:	687b      	ldr	r3, [r7, #4]
 8002c74:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002c76:	b29b      	uxth	r3, r3
 8002c78:	3b01      	subs	r3, #1
 8002c7a:	b29a      	uxth	r2, r3
 8002c7c:	687b      	ldr	r3, [r7, #4]
 8002c7e:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->pBuffPtr++;

    /* Update counter */
    hi2c->XferCount--;
  }
}
 8002c80:	e0bd      	b.n	8002dfe <I2C_MasterReceive_BTF+0x1cc>
  else if (hi2c->XferCount == 3U)
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002c86:	b29b      	uxth	r3, r3
 8002c88:	2b03      	cmp	r3, #3
 8002c8a:	d129      	bne.n	8002ce0 <I2C_MasterReceive_BTF+0xae>
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	681b      	ldr	r3, [r3, #0]
 8002c90:	685a      	ldr	r2, [r3, #4]
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	681b      	ldr	r3, [r3, #0]
 8002c96:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002c9a:	605a      	str	r2, [r3, #4]
    if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME))
 8002c9c:	68fb      	ldr	r3, [r7, #12]
 8002c9e:	2b04      	cmp	r3, #4
 8002ca0:	d00a      	beq.n	8002cb8 <I2C_MasterReceive_BTF+0x86>
 8002ca2:	68fb      	ldr	r3, [r7, #12]
 8002ca4:	2b02      	cmp	r3, #2
 8002ca6:	d007      	beq.n	8002cb8 <I2C_MasterReceive_BTF+0x86>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	681b      	ldr	r3, [r3, #0]
 8002cac:	681a      	ldr	r2, [r3, #0]
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	681b      	ldr	r3, [r3, #0]
 8002cb2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002cb6:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	681b      	ldr	r3, [r3, #0]
 8002cbc:	691a      	ldr	r2, [r3, #16]
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002cc2:	b2d2      	uxtb	r2, r2
 8002cc4:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002cca:	1c5a      	adds	r2, r3, #1
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002cd4:	b29b      	uxth	r3, r3
 8002cd6:	3b01      	subs	r3, #1
 8002cd8:	b29a      	uxth	r2, r3
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 8002cde:	e08e      	b.n	8002dfe <I2C_MasterReceive_BTF+0x1cc>
  else if (hi2c->XferCount == 2U)
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002ce4:	b29b      	uxth	r3, r3
 8002ce6:	2b02      	cmp	r3, #2
 8002ce8:	d176      	bne.n	8002dd8 <I2C_MasterReceive_BTF+0x1a6>
    if ((CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP))
 8002cea:	68fb      	ldr	r3, [r7, #12]
 8002cec:	2b01      	cmp	r3, #1
 8002cee:	d002      	beq.n	8002cf6 <I2C_MasterReceive_BTF+0xc4>
 8002cf0:	68fb      	ldr	r3, [r7, #12]
 8002cf2:	2b10      	cmp	r3, #16
 8002cf4:	d108      	bne.n	8002d08 <I2C_MasterReceive_BTF+0xd6>
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	681b      	ldr	r3, [r3, #0]
 8002cfa:	681a      	ldr	r2, [r3, #0]
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	681b      	ldr	r3, [r3, #0]
 8002d00:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8002d04:	601a      	str	r2, [r3, #0]
 8002d06:	e019      	b.n	8002d3c <I2C_MasterReceive_BTF+0x10a>
    else if ((CurrentXferOptions == I2C_NEXT_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_NEXT_FRAME))
 8002d08:	68fb      	ldr	r3, [r7, #12]
 8002d0a:	2b04      	cmp	r3, #4
 8002d0c:	d002      	beq.n	8002d14 <I2C_MasterReceive_BTF+0xe2>
 8002d0e:	68fb      	ldr	r3, [r7, #12]
 8002d10:	2b02      	cmp	r3, #2
 8002d12:	d108      	bne.n	8002d26 <I2C_MasterReceive_BTF+0xf4>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	681b      	ldr	r3, [r3, #0]
 8002d18:	681a      	ldr	r2, [r3, #0]
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	681b      	ldr	r3, [r3, #0]
 8002d1e:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8002d22:	601a      	str	r2, [r3, #0]
 8002d24:	e00a      	b.n	8002d3c <I2C_MasterReceive_BTF+0x10a>
    else if (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP)
 8002d26:	68fb      	ldr	r3, [r7, #12]
 8002d28:	2b10      	cmp	r3, #16
 8002d2a:	d007      	beq.n	8002d3c <I2C_MasterReceive_BTF+0x10a>
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002d2c:	687b      	ldr	r3, [r7, #4]
 8002d2e:	681b      	ldr	r3, [r3, #0]
 8002d30:	681a      	ldr	r2, [r3, #0]
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	681b      	ldr	r3, [r3, #0]
 8002d36:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8002d3a:	601a      	str	r2, [r3, #0]
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	681b      	ldr	r3, [r3, #0]
 8002d40:	691a      	ldr	r2, [r3, #16]
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d46:	b2d2      	uxtb	r2, r2
 8002d48:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d4e:	1c5a      	adds	r2, r3, #1
 8002d50:	687b      	ldr	r3, [r7, #4]
 8002d52:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002d58:	b29b      	uxth	r3, r3
 8002d5a:	3b01      	subs	r3, #1
 8002d5c:	b29a      	uxth	r2, r3
 8002d5e:	687b      	ldr	r3, [r7, #4]
 8002d60:	855a      	strh	r2, [r3, #42]	; 0x2a
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	681b      	ldr	r3, [r3, #0]
 8002d66:	691a      	ldr	r2, [r3, #16]
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d6c:	b2d2      	uxtb	r2, r2
 8002d6e:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d74:	1c5a      	adds	r2, r3, #1
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002d7e:	b29b      	uxth	r3, r3
 8002d80:	3b01      	subs	r3, #1
 8002d82:	b29a      	uxth	r2, r3
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	855a      	strh	r2, [r3, #42]	; 0x2a
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_ERR);
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	681b      	ldr	r3, [r3, #0]
 8002d8c:	685a      	ldr	r2, [r3, #4]
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	681b      	ldr	r3, [r3, #0]
 8002d92:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8002d96:	605a      	str	r2, [r3, #4]
    hi2c->State = HAL_I2C_STATE_READY;
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	2220      	movs	r2, #32
 8002d9c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8002da6:	b2db      	uxtb	r3, r3
 8002da8:	2b40      	cmp	r3, #64	; 0x40
 8002daa:	d10a      	bne.n	8002dc2 <I2C_MasterReceive_BTF+0x190>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8002dac:	687b      	ldr	r3, [r7, #4]
 8002dae:	2200      	movs	r2, #0
 8002db0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->PreviousState = I2C_STATE_NONE;
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	2200      	movs	r2, #0
 8002db8:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_I2C_MemRxCpltCallback(hi2c);
 8002dba:	6878      	ldr	r0, [r7, #4]
 8002dbc:	f7ff fcba 	bl	8002734 <HAL_I2C_MemRxCpltCallback>
}
 8002dc0:	e01d      	b.n	8002dfe <I2C_MasterReceive_BTF+0x1cc>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8002dc2:	687b      	ldr	r3, [r7, #4]
 8002dc4:	2200      	movs	r2, #0
 8002dc6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	2212      	movs	r2, #18
 8002dce:	631a      	str	r2, [r3, #48]	; 0x30
      HAL_I2C_MasterRxCpltCallback(hi2c);
 8002dd0:	6878      	ldr	r0, [r7, #4]
 8002dd2:	f7ff fc6f 	bl	80026b4 <HAL_I2C_MasterRxCpltCallback>
}
 8002dd6:	e012      	b.n	8002dfe <I2C_MasterReceive_BTF+0x1cc>
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8002dd8:	687b      	ldr	r3, [r7, #4]
 8002dda:	681b      	ldr	r3, [r3, #0]
 8002ddc:	691a      	ldr	r2, [r3, #16]
 8002dde:	687b      	ldr	r3, [r7, #4]
 8002de0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002de2:	b2d2      	uxtb	r2, r2
 8002de4:	701a      	strb	r2, [r3, #0]
    hi2c->pBuffPtr++;
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002dea:	1c5a      	adds	r2, r3, #1
 8002dec:	687b      	ldr	r3, [r7, #4]
 8002dee:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount--;
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002df4:	b29b      	uxth	r3, r3
 8002df6:	3b01      	subs	r3, #1
 8002df8:	b29a      	uxth	r2, r3
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	855a      	strh	r2, [r3, #42]	; 0x2a
}
 8002dfe:	bf00      	nop
 8002e00:	3710      	adds	r7, #16
 8002e02:	46bd      	mov	sp, r7
 8002e04:	bd80      	pop	{r7, pc}

08002e06 <I2C_Master_SB>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_SB(I2C_HandleTypeDef *hi2c)
{
 8002e06:	b480      	push	{r7}
 8002e08:	b083      	sub	sp, #12
 8002e0a:	af00      	add	r7, sp, #0
 8002e0c:	6078      	str	r0, [r7, #4]
  if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8002e14:	b2db      	uxtb	r3, r3
 8002e16:	2b40      	cmp	r3, #64	; 0x40
 8002e18:	d117      	bne.n	8002e4a <I2C_Master_SB+0x44>
  {
    if (hi2c->EventCount == 0U)
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002e1e:	2b00      	cmp	r3, #0
 8002e20:	d109      	bne.n	8002e36 <I2C_Master_SB+0x30>
    {
      /* Send slave address */
      hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 8002e22:	687b      	ldr	r3, [r7, #4]
 8002e24:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002e26:	b2db      	uxtb	r3, r3
 8002e28:	461a      	mov	r2, r3
 8002e2a:	687b      	ldr	r3, [r7, #4]
 8002e2c:	681b      	ldr	r3, [r3, #0]
 8002e2e:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8002e32:	611a      	str	r2, [r3, #16]
      {
        /* Do nothing */
      }
    }
  }
}
 8002e34:	e067      	b.n	8002f06 <I2C_Master_SB+0x100>
      hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002e3a:	b2db      	uxtb	r3, r3
 8002e3c:	f043 0301 	orr.w	r3, r3, #1
 8002e40:	b2da      	uxtb	r2, r3
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	681b      	ldr	r3, [r3, #0]
 8002e46:	611a      	str	r2, [r3, #16]
}
 8002e48:	e05d      	b.n	8002f06 <I2C_Master_SB+0x100>
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	691b      	ldr	r3, [r3, #16]
 8002e4e:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8002e52:	d133      	bne.n	8002ebc <I2C_Master_SB+0xb6>
      if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002e5a:	b2db      	uxtb	r3, r3
 8002e5c:	2b21      	cmp	r3, #33	; 0x21
 8002e5e:	d109      	bne.n	8002e74 <I2C_Master_SB+0x6e>
        hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(hi2c->Devaddress);
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002e64:	b2db      	uxtb	r3, r3
 8002e66:	461a      	mov	r2, r3
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	681b      	ldr	r3, [r3, #0]
 8002e6c:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 8002e70:	611a      	str	r2, [r3, #16]
 8002e72:	e008      	b.n	8002e86 <I2C_Master_SB+0x80>
        hi2c->Instance->DR = I2C_7BIT_ADD_READ(hi2c->Devaddress);
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002e78:	b2db      	uxtb	r3, r3
 8002e7a:	f043 0301 	orr.w	r3, r3, #1
 8002e7e:	b2da      	uxtb	r2, r3
 8002e80:	687b      	ldr	r3, [r7, #4]
 8002e82:	681b      	ldr	r3, [r3, #0]
 8002e84:	611a      	str	r2, [r3, #16]
      if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002e8a:	2b00      	cmp	r3, #0
 8002e8c:	d004      	beq.n	8002e98 <I2C_Master_SB+0x92>
 8002e8e:	687b      	ldr	r3, [r7, #4]
 8002e90:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002e92:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002e94:	2b00      	cmp	r3, #0
 8002e96:	d108      	bne.n	8002eaa <I2C_Master_SB+0xa4>
          || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 8002e98:	687b      	ldr	r3, [r7, #4]
 8002e9a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002e9c:	2b00      	cmp	r3, #0
 8002e9e:	d032      	beq.n	8002f06 <I2C_Master_SB+0x100>
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002ea4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002ea6:	2b00      	cmp	r3, #0
 8002ea8:	d02d      	beq.n	8002f06 <I2C_Master_SB+0x100>
        SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	681b      	ldr	r3, [r3, #0]
 8002eae:	685a      	ldr	r2, [r3, #4]
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	681b      	ldr	r3, [r3, #0]
 8002eb4:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002eb8:	605a      	str	r2, [r3, #4]
}
 8002eba:	e024      	b.n	8002f06 <I2C_Master_SB+0x100>
      if (hi2c->EventCount == 0U)
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002ec0:	2b00      	cmp	r3, #0
 8002ec2:	d10e      	bne.n	8002ee2 <I2C_Master_SB+0xdc>
        hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(hi2c->Devaddress);
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002ec8:	b29b      	uxth	r3, r3
 8002eca:	11db      	asrs	r3, r3, #7
 8002ecc:	b2db      	uxtb	r3, r3
 8002ece:	f003 0306 	and.w	r3, r3, #6
 8002ed2:	b2db      	uxtb	r3, r3
 8002ed4:	f063 030f 	orn	r3, r3, #15
 8002ed8:	b2da      	uxtb	r2, r3
 8002eda:	687b      	ldr	r3, [r7, #4]
 8002edc:	681b      	ldr	r3, [r3, #0]
 8002ede:	611a      	str	r2, [r3, #16]
}
 8002ee0:	e011      	b.n	8002f06 <I2C_Master_SB+0x100>
      else if (hi2c->EventCount == 1U)
 8002ee2:	687b      	ldr	r3, [r7, #4]
 8002ee4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002ee6:	2b01      	cmp	r3, #1
 8002ee8:	d10d      	bne.n	8002f06 <I2C_Master_SB+0x100>
        hi2c->Instance->DR = I2C_10BIT_HEADER_READ(hi2c->Devaddress);
 8002eea:	687b      	ldr	r3, [r7, #4]
 8002eec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002eee:	b29b      	uxth	r3, r3
 8002ef0:	11db      	asrs	r3, r3, #7
 8002ef2:	b2db      	uxtb	r3, r3
 8002ef4:	f003 0306 	and.w	r3, r3, #6
 8002ef8:	b2db      	uxtb	r3, r3
 8002efa:	f063 030e 	orn	r3, r3, #14
 8002efe:	b2da      	uxtb	r2, r3
 8002f00:	687b      	ldr	r3, [r7, #4]
 8002f02:	681b      	ldr	r3, [r3, #0]
 8002f04:	611a      	str	r2, [r3, #16]
}
 8002f06:	bf00      	nop
 8002f08:	370c      	adds	r7, #12
 8002f0a:	46bd      	mov	sp, r7
 8002f0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f10:	4770      	bx	lr

08002f12 <I2C_Master_ADD10>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADD10(I2C_HandleTypeDef *hi2c)
{
 8002f12:	b480      	push	{r7}
 8002f14:	b083      	sub	sp, #12
 8002f16:	af00      	add	r7, sp, #0
 8002f18:	6078      	str	r0, [r7, #4]
  /* Send slave address */
  hi2c->Instance->DR = I2C_10BIT_ADDRESS(hi2c->Devaddress);
 8002f1a:	687b      	ldr	r3, [r7, #4]
 8002f1c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002f1e:	b2da      	uxtb	r2, r3
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	681b      	ldr	r3, [r3, #0]
 8002f24:	611a      	str	r2, [r3, #16]

  if (((hi2c->hdmatx != NULL) && (hi2c->hdmatx->XferCpltCallback != NULL))
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002f2a:	2b00      	cmp	r3, #0
 8002f2c:	d004      	beq.n	8002f38 <I2C_Master_ADD10+0x26>
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8002f32:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002f34:	2b00      	cmp	r3, #0
 8002f36:	d108      	bne.n	8002f4a <I2C_Master_ADD10+0x38>
      || ((hi2c->hdmarx != NULL) && (hi2c->hdmarx->XferCpltCallback != NULL)))
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002f3c:	2b00      	cmp	r3, #0
 8002f3e:	d00c      	beq.n	8002f5a <I2C_Master_ADD10+0x48>
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8002f44:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8002f46:	2b00      	cmp	r3, #0
 8002f48:	d007      	beq.n	8002f5a <I2C_Master_ADD10+0x48>
  {
    /* Enable DMA Request */
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	681b      	ldr	r3, [r3, #0]
 8002f4e:	685a      	ldr	r2, [r3, #4]
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	681b      	ldr	r3, [r3, #0]
 8002f54:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8002f58:	605a      	str	r2, [r3, #4]
  }
}
 8002f5a:	bf00      	nop
 8002f5c:	370c      	adds	r7, #12
 8002f5e:	46bd      	mov	sp, r7
 8002f60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f64:	4770      	bx	lr

08002f66 <I2C_Master_ADDR>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Master_ADDR(I2C_HandleTypeDef *hi2c)
{
 8002f66:	b480      	push	{r7}
 8002f68:	b091      	sub	sp, #68	; 0x44
 8002f6a:	af00      	add	r7, sp, #0
 8002f6c:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_ModeTypeDef CurrentMode       = hi2c->Mode;
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8002f74:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
  uint32_t CurrentXferOptions           = hi2c->XferOptions;
 8002f78:	687b      	ldr	r3, [r7, #4]
 8002f7a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002f7c:	63bb      	str	r3, [r7, #56]	; 0x38
  uint32_t Prev_State                   = hi2c->PreviousState;
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002f82:	637b      	str	r3, [r7, #52]	; 0x34

  if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8002f8a:	b2db      	uxtb	r3, r3
 8002f8c:	2b22      	cmp	r3, #34	; 0x22
 8002f8e:	f040 8169 	bne.w	8003264 <I2C_Master_ADDR+0x2fe>
  {
    if ((hi2c->EventCount == 0U) && (CurrentMode == HAL_I2C_MODE_MEM))
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002f96:	2b00      	cmp	r3, #0
 8002f98:	d10f      	bne.n	8002fba <I2C_Master_ADDR+0x54>
 8002f9a:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8002f9e:	2b40      	cmp	r3, #64	; 0x40
 8002fa0:	d10b      	bne.n	8002fba <I2C_Master_ADDR+0x54>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002fa2:	2300      	movs	r3, #0
 8002fa4:	633b      	str	r3, [r7, #48]	; 0x30
 8002fa6:	687b      	ldr	r3, [r7, #4]
 8002fa8:	681b      	ldr	r3, [r3, #0]
 8002faa:	695b      	ldr	r3, [r3, #20]
 8002fac:	633b      	str	r3, [r7, #48]	; 0x30
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	681b      	ldr	r3, [r3, #0]
 8002fb2:	699b      	ldr	r3, [r3, #24]
 8002fb4:	633b      	str	r3, [r7, #48]	; 0x30
 8002fb6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002fb8:	e160      	b.n	800327c <I2C_Master_ADDR+0x316>
    }
    else if ((hi2c->EventCount == 0U) && (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT))
 8002fba:	687b      	ldr	r3, [r7, #4]
 8002fbc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002fbe:	2b00      	cmp	r3, #0
 8002fc0:	d11d      	bne.n	8002ffe <I2C_Master_ADDR+0x98>
 8002fc2:	687b      	ldr	r3, [r7, #4]
 8002fc4:	691b      	ldr	r3, [r3, #16]
 8002fc6:	f5b3 4f40 	cmp.w	r3, #49152	; 0xc000
 8002fca:	d118      	bne.n	8002ffe <I2C_Master_ADDR+0x98>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002fcc:	2300      	movs	r3, #0
 8002fce:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	681b      	ldr	r3, [r3, #0]
 8002fd4:	695b      	ldr	r3, [r3, #20]
 8002fd6:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	681b      	ldr	r3, [r3, #0]
 8002fdc:	699b      	ldr	r3, [r3, #24]
 8002fde:	62fb      	str	r3, [r7, #44]	; 0x2c
 8002fe0:	6afb      	ldr	r3, [r7, #44]	; 0x2c

      /* Generate Restart */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	681b      	ldr	r3, [r3, #0]
 8002fe6:	681a      	ldr	r2, [r3, #0]
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	681b      	ldr	r3, [r3, #0]
 8002fec:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8002ff0:	601a      	str	r2, [r3, #0]

      hi2c->EventCount++;
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8002ff6:	1c5a      	adds	r2, r3, #1
 8002ff8:	687b      	ldr	r3, [r7, #4]
 8002ffa:	651a      	str	r2, [r3, #80]	; 0x50
 8002ffc:	e13e      	b.n	800327c <I2C_Master_ADDR+0x316>
    }
    else
    {
      if (hi2c->XferCount == 0U)
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003002:	b29b      	uxth	r3, r3
 8003004:	2b00      	cmp	r3, #0
 8003006:	d113      	bne.n	8003030 <I2C_Master_ADDR+0xca>
      {
        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003008:	2300      	movs	r3, #0
 800300a:	62bb      	str	r3, [r7, #40]	; 0x28
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	681b      	ldr	r3, [r3, #0]
 8003010:	695b      	ldr	r3, [r3, #20]
 8003012:	62bb      	str	r3, [r7, #40]	; 0x28
 8003014:	687b      	ldr	r3, [r7, #4]
 8003016:	681b      	ldr	r3, [r3, #0]
 8003018:	699b      	ldr	r3, [r3, #24]
 800301a:	62bb      	str	r3, [r7, #40]	; 0x28
 800301c:	6abb      	ldr	r3, [r7, #40]	; 0x28

        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800301e:	687b      	ldr	r3, [r7, #4]
 8003020:	681b      	ldr	r3, [r3, #0]
 8003022:	681a      	ldr	r2, [r3, #0]
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	681b      	ldr	r3, [r3, #0]
 8003028:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800302c:	601a      	str	r2, [r3, #0]
 800302e:	e115      	b.n	800325c <I2C_Master_ADDR+0x2f6>
      }
      else if (hi2c->XferCount == 1U)
 8003030:	687b      	ldr	r3, [r7, #4]
 8003032:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003034:	b29b      	uxth	r3, r3
 8003036:	2b01      	cmp	r3, #1
 8003038:	f040 808a 	bne.w	8003150 <I2C_Master_ADDR+0x1ea>
      {
        if (CurrentXferOptions == I2C_NO_OPTION_FRAME)
 800303c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800303e:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 8003042:	d137      	bne.n	80030b4 <I2C_Master_ADDR+0x14e>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	681b      	ldr	r3, [r3, #0]
 8003048:	681a      	ldr	r2, [r3, #0]
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	681b      	ldr	r3, [r3, #0]
 800304e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003052:	601a      	str	r2, [r3, #0]

          if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	681b      	ldr	r3, [r3, #0]
 8003058:	685b      	ldr	r3, [r3, #4]
 800305a:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 800305e:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003062:	d113      	bne.n	800308c <I2C_Master_ADDR+0x126>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003064:	687b      	ldr	r3, [r7, #4]
 8003066:	681b      	ldr	r3, [r3, #0]
 8003068:	681a      	ldr	r2, [r3, #0]
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	681b      	ldr	r3, [r3, #0]
 800306e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003072:	601a      	str	r2, [r3, #0]

            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003074:	2300      	movs	r3, #0
 8003076:	627b      	str	r3, [r7, #36]	; 0x24
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	681b      	ldr	r3, [r3, #0]
 800307c:	695b      	ldr	r3, [r3, #20]
 800307e:	627b      	str	r3, [r7, #36]	; 0x24
 8003080:	687b      	ldr	r3, [r7, #4]
 8003082:	681b      	ldr	r3, [r3, #0]
 8003084:	699b      	ldr	r3, [r3, #24]
 8003086:	627b      	str	r3, [r7, #36]	; 0x24
 8003088:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800308a:	e0e7      	b.n	800325c <I2C_Master_ADDR+0x2f6>
          }
          else
          {
            /* Clear ADDR flag */
            __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800308c:	2300      	movs	r3, #0
 800308e:	623b      	str	r3, [r7, #32]
 8003090:	687b      	ldr	r3, [r7, #4]
 8003092:	681b      	ldr	r3, [r3, #0]
 8003094:	695b      	ldr	r3, [r3, #20]
 8003096:	623b      	str	r3, [r7, #32]
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	681b      	ldr	r3, [r3, #0]
 800309c:	699b      	ldr	r3, [r3, #24]
 800309e:	623b      	str	r3, [r7, #32]
 80030a0:	6a3b      	ldr	r3, [r7, #32]

            /* Generate Stop */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	681b      	ldr	r3, [r3, #0]
 80030a6:	681a      	ldr	r2, [r3, #0]
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	681b      	ldr	r3, [r3, #0]
 80030ac:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80030b0:	601a      	str	r2, [r3, #0]
 80030b2:	e0d3      	b.n	800325c <I2C_Master_ADDR+0x2f6>
          }
        }
        /* Prepare next transfer or stop current transfer */
        else if ((CurrentXferOptions != I2C_FIRST_AND_LAST_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME) \
 80030b4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80030b6:	2b08      	cmp	r3, #8
 80030b8:	d02e      	beq.n	8003118 <I2C_Master_ADDR+0x1b2>
 80030ba:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80030bc:	2b20      	cmp	r3, #32
 80030be:	d02b      	beq.n	8003118 <I2C_Master_ADDR+0x1b2>
                 && ((Prev_State != I2C_STATE_MASTER_BUSY_RX) || (CurrentXferOptions == I2C_FIRST_FRAME)))
 80030c0:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80030c2:	2b12      	cmp	r3, #18
 80030c4:	d102      	bne.n	80030cc <I2C_Master_ADDR+0x166>
 80030c6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80030c8:	2b01      	cmp	r3, #1
 80030ca:	d125      	bne.n	8003118 <I2C_Master_ADDR+0x1b2>
        {
          if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 80030cc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80030ce:	2b04      	cmp	r3, #4
 80030d0:	d00e      	beq.n	80030f0 <I2C_Master_ADDR+0x18a>
 80030d2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80030d4:	2b02      	cmp	r3, #2
 80030d6:	d00b      	beq.n	80030f0 <I2C_Master_ADDR+0x18a>
 80030d8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80030da:	2b10      	cmp	r3, #16
 80030dc:	d008      	beq.n	80030f0 <I2C_Master_ADDR+0x18a>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	681b      	ldr	r3, [r3, #0]
 80030e2:	681a      	ldr	r2, [r3, #0]
 80030e4:	687b      	ldr	r3, [r7, #4]
 80030e6:	681b      	ldr	r3, [r3, #0]
 80030e8:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80030ec:	601a      	str	r2, [r3, #0]
 80030ee:	e007      	b.n	8003100 <I2C_Master_ADDR+0x19a>
          }
          else
          {
            /* Enable Acknowledge */
            SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	681b      	ldr	r3, [r3, #0]
 80030f4:	681a      	ldr	r2, [r3, #0]
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	681b      	ldr	r3, [r3, #0]
 80030fa:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80030fe:	601a      	str	r2, [r3, #0]
          }

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003100:	2300      	movs	r3, #0
 8003102:	61fb      	str	r3, [r7, #28]
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	681b      	ldr	r3, [r3, #0]
 8003108:	695b      	ldr	r3, [r3, #20]
 800310a:	61fb      	str	r3, [r7, #28]
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	681b      	ldr	r3, [r3, #0]
 8003110:	699b      	ldr	r3, [r3, #24]
 8003112:	61fb      	str	r3, [r7, #28]
 8003114:	69fb      	ldr	r3, [r7, #28]
 8003116:	e0a1      	b.n	800325c <I2C_Master_ADDR+0x2f6>
        }
        else
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	681b      	ldr	r3, [r3, #0]
 800311c:	681a      	ldr	r2, [r3, #0]
 800311e:	687b      	ldr	r3, [r7, #4]
 8003120:	681b      	ldr	r3, [r3, #0]
 8003122:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003126:	601a      	str	r2, [r3, #0]

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003128:	2300      	movs	r3, #0
 800312a:	61bb      	str	r3, [r7, #24]
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	681b      	ldr	r3, [r3, #0]
 8003130:	695b      	ldr	r3, [r3, #20]
 8003132:	61bb      	str	r3, [r7, #24]
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	681b      	ldr	r3, [r3, #0]
 8003138:	699b      	ldr	r3, [r3, #24]
 800313a:	61bb      	str	r3, [r7, #24]
 800313c:	69bb      	ldr	r3, [r7, #24]

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	681b      	ldr	r3, [r3, #0]
 8003142:	681a      	ldr	r2, [r3, #0]
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	681b      	ldr	r3, [r3, #0]
 8003148:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800314c:	601a      	str	r2, [r3, #0]
 800314e:	e085      	b.n	800325c <I2C_Master_ADDR+0x2f6>
        }
      }
      else if (hi2c->XferCount == 2U)
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003154:	b29b      	uxth	r3, r3
 8003156:	2b02      	cmp	r3, #2
 8003158:	d14d      	bne.n	80031f6 <I2C_Master_ADDR+0x290>
      {
        if ((CurrentXferOptions != I2C_NEXT_FRAME) && (CurrentXferOptions != I2C_FIRST_AND_NEXT_FRAME) && (CurrentXferOptions != I2C_LAST_FRAME_NO_STOP))
 800315a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800315c:	2b04      	cmp	r3, #4
 800315e:	d016      	beq.n	800318e <I2C_Master_ADDR+0x228>
 8003160:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003162:	2b02      	cmp	r3, #2
 8003164:	d013      	beq.n	800318e <I2C_Master_ADDR+0x228>
 8003166:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003168:	2b10      	cmp	r3, #16
 800316a:	d010      	beq.n	800318e <I2C_Master_ADDR+0x228>
        {
          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	681b      	ldr	r3, [r3, #0]
 8003170:	681a      	ldr	r2, [r3, #0]
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	681b      	ldr	r3, [r3, #0]
 8003176:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800317a:	601a      	str	r2, [r3, #0]

          /* Enable Pos */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	681b      	ldr	r3, [r3, #0]
 8003180:	681a      	ldr	r2, [r3, #0]
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	681b      	ldr	r3, [r3, #0]
 8003186:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800318a:	601a      	str	r2, [r3, #0]
 800318c:	e007      	b.n	800319e <I2C_Master_ADDR+0x238>
        }
        else
        {
          /* Enable Acknowledge */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	681b      	ldr	r3, [r3, #0]
 8003192:	681a      	ldr	r2, [r3, #0]
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	681b      	ldr	r3, [r3, #0]
 8003198:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 800319c:	601a      	str	r2, [r3, #0]
        }

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 800319e:	687b      	ldr	r3, [r7, #4]
 80031a0:	681b      	ldr	r3, [r3, #0]
 80031a2:	685b      	ldr	r3, [r3, #4]
 80031a4:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80031a8:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80031ac:	d117      	bne.n	80031de <I2C_Master_ADDR+0x278>
 80031ae:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80031b0:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 80031b4:	d00b      	beq.n	80031ce <I2C_Master_ADDR+0x268>
 80031b6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80031b8:	2b01      	cmp	r3, #1
 80031ba:	d008      	beq.n	80031ce <I2C_Master_ADDR+0x268>
 80031bc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80031be:	2b08      	cmp	r3, #8
 80031c0:	d005      	beq.n	80031ce <I2C_Master_ADDR+0x268>
 80031c2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80031c4:	2b10      	cmp	r3, #16
 80031c6:	d002      	beq.n	80031ce <I2C_Master_ADDR+0x268>
 80031c8:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80031ca:	2b20      	cmp	r3, #32
 80031cc:	d107      	bne.n	80031de <I2C_Master_ADDR+0x278>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	681b      	ldr	r3, [r3, #0]
 80031d2:	685a      	ldr	r2, [r3, #4]
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	681b      	ldr	r3, [r3, #0]
 80031d8:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 80031dc:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80031de:	2300      	movs	r3, #0
 80031e0:	617b      	str	r3, [r7, #20]
 80031e2:	687b      	ldr	r3, [r7, #4]
 80031e4:	681b      	ldr	r3, [r3, #0]
 80031e6:	695b      	ldr	r3, [r3, #20]
 80031e8:	617b      	str	r3, [r7, #20]
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	681b      	ldr	r3, [r3, #0]
 80031ee:	699b      	ldr	r3, [r3, #24]
 80031f0:	617b      	str	r3, [r7, #20]
 80031f2:	697b      	ldr	r3, [r7, #20]
 80031f4:	e032      	b.n	800325c <I2C_Master_ADDR+0x2f6>
      }
      else
      {
        /* Enable Acknowledge */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	681b      	ldr	r3, [r3, #0]
 80031fa:	681a      	ldr	r2, [r3, #0]
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	681b      	ldr	r3, [r3, #0]
 8003200:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8003204:	601a      	str	r2, [r3, #0]

        if (((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN) && ((CurrentXferOptions == I2C_NO_OPTION_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME_NO_STOP) || (CurrentXferOptions == I2C_LAST_FRAME)))
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	681b      	ldr	r3, [r3, #0]
 800320a:	685b      	ldr	r3, [r3, #4]
 800320c:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003210:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003214:	d117      	bne.n	8003246 <I2C_Master_ADDR+0x2e0>
 8003216:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003218:	f513 3f80 	cmn.w	r3, #65536	; 0x10000
 800321c:	d00b      	beq.n	8003236 <I2C_Master_ADDR+0x2d0>
 800321e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003220:	2b01      	cmp	r3, #1
 8003222:	d008      	beq.n	8003236 <I2C_Master_ADDR+0x2d0>
 8003224:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003226:	2b08      	cmp	r3, #8
 8003228:	d005      	beq.n	8003236 <I2C_Master_ADDR+0x2d0>
 800322a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800322c:	2b10      	cmp	r3, #16
 800322e:	d002      	beq.n	8003236 <I2C_Master_ADDR+0x2d0>
 8003230:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8003232:	2b20      	cmp	r3, #32
 8003234:	d107      	bne.n	8003246 <I2C_Master_ADDR+0x2e0>
        {
          /* Enable Last DMA bit */
          SET_BIT(hi2c->Instance->CR2, I2C_CR2_LAST);
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	681b      	ldr	r3, [r3, #0]
 800323a:	685a      	ldr	r2, [r3, #4]
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	681b      	ldr	r3, [r3, #0]
 8003240:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8003244:	605a      	str	r2, [r3, #4]
        }

        /* Clear ADDR flag */
        __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003246:	2300      	movs	r3, #0
 8003248:	613b      	str	r3, [r7, #16]
 800324a:	687b      	ldr	r3, [r7, #4]
 800324c:	681b      	ldr	r3, [r3, #0]
 800324e:	695b      	ldr	r3, [r3, #20]
 8003250:	613b      	str	r3, [r7, #16]
 8003252:	687b      	ldr	r3, [r7, #4]
 8003254:	681b      	ldr	r3, [r3, #0]
 8003256:	699b      	ldr	r3, [r3, #24]
 8003258:	613b      	str	r3, [r7, #16]
 800325a:	693b      	ldr	r3, [r7, #16]
      }

      /* Reset Event counter  */
      hi2c->EventCount = 0U;
 800325c:	687b      	ldr	r3, [r7, #4]
 800325e:	2200      	movs	r2, #0
 8003260:	651a      	str	r2, [r3, #80]	; 0x50
  else
  {
    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
  }
}
 8003262:	e00b      	b.n	800327c <I2C_Master_ADDR+0x316>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003264:	2300      	movs	r3, #0
 8003266:	60fb      	str	r3, [r7, #12]
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	681b      	ldr	r3, [r3, #0]
 800326c:	695b      	ldr	r3, [r3, #20]
 800326e:	60fb      	str	r3, [r7, #12]
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	681b      	ldr	r3, [r3, #0]
 8003274:	699b      	ldr	r3, [r3, #24]
 8003276:	60fb      	str	r3, [r7, #12]
 8003278:	68fb      	ldr	r3, [r7, #12]
}
 800327a:	e7ff      	b.n	800327c <I2C_Master_ADDR+0x316>
 800327c:	bf00      	nop
 800327e:	3744      	adds	r7, #68	; 0x44
 8003280:	46bd      	mov	sp, r7
 8003282:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003286:	4770      	bx	lr

08003288 <I2C_SlaveTransmit_TXE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_TXE(I2C_HandleTypeDef *hi2c)
{
 8003288:	b580      	push	{r7, lr}
 800328a:	b084      	sub	sp, #16
 800328c:	af00      	add	r7, sp, #0
 800328e:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8003290:	687b      	ldr	r3, [r7, #4]
 8003292:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003296:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800329c:	b29b      	uxth	r3, r3
 800329e:	2b00      	cmp	r3, #0
 80032a0:	d02b      	beq.n	80032fa <I2C_SlaveTransmit_TXE+0x72>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 80032a2:	687b      	ldr	r3, [r7, #4]
 80032a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80032a6:	781a      	ldrb	r2, [r3, #0]
 80032a8:	687b      	ldr	r3, [r7, #4]
 80032aa:	681b      	ldr	r3, [r3, #0]
 80032ac:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80032b2:	1c5a      	adds	r2, r3, #1
 80032b4:	687b      	ldr	r3, [r7, #4]
 80032b6:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80032bc:	b29b      	uxth	r3, r3
 80032be:	3b01      	subs	r3, #1
 80032c0:	b29a      	uxth	r2, r3
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	855a      	strh	r2, [r3, #42]	; 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_TX_LISTEN))
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80032ca:	b29b      	uxth	r3, r3
 80032cc:	2b00      	cmp	r3, #0
 80032ce:	d114      	bne.n	80032fa <I2C_SlaveTransmit_TXE+0x72>
 80032d0:	7bfb      	ldrb	r3, [r7, #15]
 80032d2:	2b29      	cmp	r3, #41	; 0x29
 80032d4:	d111      	bne.n	80032fa <I2C_SlaveTransmit_TXE+0x72>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	681b      	ldr	r3, [r3, #0]
 80032da:	685a      	ldr	r2, [r3, #4]
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	681b      	ldr	r3, [r3, #0]
 80032e0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80032e4:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	2221      	movs	r2, #33	; 0x21
 80032ea:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	2228      	movs	r2, #40	; 0x28
 80032f0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveTxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveTxCpltCallback(hi2c);
 80032f4:	6878      	ldr	r0, [r7, #4]
 80032f6:	f7ff f9e7 	bl	80026c8 <HAL_I2C_SlaveTxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 80032fa:	bf00      	nop
 80032fc:	3710      	adds	r7, #16
 80032fe:	46bd      	mov	sp, r7
 8003300:	bd80      	pop	{r7, pc}

08003302 <I2C_SlaveTransmit_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveTransmit_BTF(I2C_HandleTypeDef *hi2c)
{
 8003302:	b480      	push	{r7}
 8003304:	b083      	sub	sp, #12
 8003306:	af00      	add	r7, sp, #0
 8003308:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800330e:	b29b      	uxth	r3, r3
 8003310:	2b00      	cmp	r3, #0
 8003312:	d011      	beq.n	8003338 <I2C_SlaveTransmit_BTF+0x36>
  {
    /* Write data to DR */
    hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003318:	781a      	ldrb	r2, [r3, #0]
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	681b      	ldr	r3, [r3, #0]
 800331e:	611a      	str	r2, [r3, #16]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003324:	1c5a      	adds	r2, r3, #1
 8003326:	687b      	ldr	r3, [r7, #4]
 8003328:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800332e:	b29b      	uxth	r3, r3
 8003330:	3b01      	subs	r3, #1
 8003332:	b29a      	uxth	r2, r3
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
}
 8003338:	bf00      	nop
 800333a:	370c      	adds	r7, #12
 800333c:	46bd      	mov	sp, r7
 800333e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003342:	4770      	bx	lr

08003344 <I2C_SlaveReceive_RXNE>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_RXNE(I2C_HandleTypeDef *hi2c)
{
 8003344:	b580      	push	{r7, lr}
 8003346:	b084      	sub	sp, #16
 8003348:	af00      	add	r7, sp, #0
 800334a:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 800334c:	687b      	ldr	r3, [r7, #4]
 800334e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003352:	73fb      	strb	r3, [r7, #15]

  if (hi2c->XferCount != 0U)
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003358:	b29b      	uxth	r3, r3
 800335a:	2b00      	cmp	r3, #0
 800335c:	d02c      	beq.n	80033b8 <I2C_SlaveReceive_RXNE+0x74>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800335e:	687b      	ldr	r3, [r7, #4]
 8003360:	681b      	ldr	r3, [r3, #0]
 8003362:	691a      	ldr	r2, [r3, #16]
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003368:	b2d2      	uxtb	r2, r2
 800336a:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003370:	1c5a      	adds	r2, r3, #1
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 8003376:	687b      	ldr	r3, [r7, #4]
 8003378:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800337a:	b29b      	uxth	r3, r3
 800337c:	3b01      	subs	r3, #1
 800337e:	b29a      	uxth	r2, r3
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	855a      	strh	r2, [r3, #42]	; 0x2a

    if ((hi2c->XferCount == 0U) && (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003388:	b29b      	uxth	r3, r3
 800338a:	2b00      	cmp	r3, #0
 800338c:	d114      	bne.n	80033b8 <I2C_SlaveReceive_RXNE+0x74>
 800338e:	7bfb      	ldrb	r3, [r7, #15]
 8003390:	2b2a      	cmp	r3, #42	; 0x2a
 8003392:	d111      	bne.n	80033b8 <I2C_SlaveReceive_RXNE+0x74>
    {
      /* Last Byte is received, disable Interrupt */
      __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_BUF);
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	681b      	ldr	r3, [r3, #0]
 8003398:	685a      	ldr	r2, [r3, #4]
 800339a:	687b      	ldr	r3, [r7, #4]
 800339c:	681b      	ldr	r3, [r3, #0]
 800339e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80033a2:	605a      	str	r2, [r3, #4]

      /* Set state at HAL_I2C_STATE_LISTEN */
      hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	2222      	movs	r2, #34	; 0x22
 80033a8:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 80033aa:	687b      	ldr	r3, [r7, #4]
 80033ac:	2228      	movs	r2, #40	; 0x28
 80033ae:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

      /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
      hi2c->SlaveRxCpltCallback(hi2c);
#else
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 80033b2:	6878      	ldr	r0, [r7, #4]
 80033b4:	f7ff f992 	bl	80026dc <HAL_I2C_SlaveRxCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
    }
  }
}
 80033b8:	bf00      	nop
 80033ba:	3710      	adds	r7, #16
 80033bc:	46bd      	mov	sp, r7
 80033be:	bd80      	pop	{r7, pc}

080033c0 <I2C_SlaveReceive_BTF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_SlaveReceive_BTF(I2C_HandleTypeDef *hi2c)
{
 80033c0:	b480      	push	{r7}
 80033c2:	b083      	sub	sp, #12
 80033c4:	af00      	add	r7, sp, #0
 80033c6:	6078      	str	r0, [r7, #4]
  if (hi2c->XferCount != 0U)
 80033c8:	687b      	ldr	r3, [r7, #4]
 80033ca:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80033cc:	b29b      	uxth	r3, r3
 80033ce:	2b00      	cmp	r3, #0
 80033d0:	d012      	beq.n	80033f8 <I2C_SlaveReceive_BTF+0x38>
  {
    /* Read data from DR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80033d2:	687b      	ldr	r3, [r7, #4]
 80033d4:	681b      	ldr	r3, [r3, #0]
 80033d6:	691a      	ldr	r2, [r3, #16]
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80033dc:	b2d2      	uxtb	r2, r2
 80033de:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 80033e0:	687b      	ldr	r3, [r7, #4]
 80033e2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80033e4:	1c5a      	adds	r2, r3, #1
 80033e6:	687b      	ldr	r3, [r7, #4]
 80033e8:	625a      	str	r2, [r3, #36]	; 0x24

    /* Update counter */
    hi2c->XferCount--;
 80033ea:	687b      	ldr	r3, [r7, #4]
 80033ec:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80033ee:	b29b      	uxth	r3, r3
 80033f0:	3b01      	subs	r3, #1
 80033f2:	b29a      	uxth	r2, r3
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	855a      	strh	r2, [r3, #42]	; 0x2a
  }
}
 80033f8:	bf00      	nop
 80033fa:	370c      	adds	r7, #12
 80033fc:	46bd      	mov	sp, r7
 80033fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003402:	4770      	bx	lr

08003404 <I2C_Slave_ADDR>:
  *         the configuration information for I2C module
  * @param  IT2Flags Interrupt2 flags to handle.
  * @retval None
  */
static void I2C_Slave_ADDR(I2C_HandleTypeDef *hi2c, uint32_t IT2Flags)
{
 8003404:	b580      	push	{r7, lr}
 8003406:	b084      	sub	sp, #16
 8003408:	af00      	add	r7, sp, #0
 800340a:	6078      	str	r0, [r7, #4]
 800340c:	6039      	str	r1, [r7, #0]
  uint8_t TransferDirection = I2C_DIRECTION_RECEIVE;
 800340e:	2300      	movs	r3, #0
 8003410:	73fb      	strb	r3, [r7, #15]
  uint16_t SlaveAddrCode;

  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8003412:	687b      	ldr	r3, [r7, #4]
 8003414:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003418:	b2db      	uxtb	r3, r3
 800341a:	f003 0328 	and.w	r3, r3, #40	; 0x28
 800341e:	2b28      	cmp	r3, #40	; 0x28
 8003420:	d127      	bne.n	8003472 <I2C_Slave_ADDR+0x6e>
  {
    /* Disable BUF interrupt, BUF enabling is manage through slave specific interface */
    __HAL_I2C_DISABLE_IT(hi2c, (I2C_IT_BUF));
 8003422:	687b      	ldr	r3, [r7, #4]
 8003424:	681b      	ldr	r3, [r3, #0]
 8003426:	685a      	ldr	r2, [r3, #4]
 8003428:	687b      	ldr	r3, [r7, #4]
 800342a:	681b      	ldr	r3, [r3, #0]
 800342c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003430:	605a      	str	r2, [r3, #4]

    /* Transfer Direction requested by Master */
    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_TRA) == RESET)
 8003432:	683b      	ldr	r3, [r7, #0]
 8003434:	089b      	lsrs	r3, r3, #2
 8003436:	f003 0301 	and.w	r3, r3, #1
 800343a:	2b00      	cmp	r3, #0
 800343c:	d101      	bne.n	8003442 <I2C_Slave_ADDR+0x3e>
    {
      TransferDirection = I2C_DIRECTION_TRANSMIT;
 800343e:	2301      	movs	r3, #1
 8003440:	73fb      	strb	r3, [r7, #15]
    }

    if (I2C_CHECK_FLAG(IT2Flags, I2C_FLAG_DUALF) == RESET)
 8003442:	683b      	ldr	r3, [r7, #0]
 8003444:	09db      	lsrs	r3, r3, #7
 8003446:	f003 0301 	and.w	r3, r3, #1
 800344a:	2b00      	cmp	r3, #0
 800344c:	d103      	bne.n	8003456 <I2C_Slave_ADDR+0x52>
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress1;
 800344e:	687b      	ldr	r3, [r7, #4]
 8003450:	68db      	ldr	r3, [r3, #12]
 8003452:	81bb      	strh	r3, [r7, #12]
 8003454:	e002      	b.n	800345c <I2C_Slave_ADDR+0x58>
    }
    else
    {
      SlaveAddrCode = (uint16_t)hi2c->Init.OwnAddress2;
 8003456:	687b      	ldr	r3, [r7, #4]
 8003458:	699b      	ldr	r3, [r3, #24]
 800345a:	81bb      	strh	r3, [r7, #12]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	2200      	movs	r2, #0
 8003460:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
#else
    HAL_I2C_AddrCallback(hi2c, TransferDirection, SlaveAddrCode);
 8003464:	89ba      	ldrh	r2, [r7, #12]
 8003466:	7bfb      	ldrb	r3, [r7, #15]
 8003468:	4619      	mov	r1, r3
 800346a:	6878      	ldr	r0, [r7, #4]
 800346c:	f7ff f940 	bl	80026f0 <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 8003470:	e00e      	b.n	8003490 <I2C_Slave_ADDR+0x8c>
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003472:	2300      	movs	r3, #0
 8003474:	60bb      	str	r3, [r7, #8]
 8003476:	687b      	ldr	r3, [r7, #4]
 8003478:	681b      	ldr	r3, [r3, #0]
 800347a:	695b      	ldr	r3, [r3, #20]
 800347c:	60bb      	str	r3, [r7, #8]
 800347e:	687b      	ldr	r3, [r7, #4]
 8003480:	681b      	ldr	r3, [r3, #0]
 8003482:	699b      	ldr	r3, [r3, #24]
 8003484:	60bb      	str	r3, [r7, #8]
 8003486:	68bb      	ldr	r3, [r7, #8]
    __HAL_UNLOCK(hi2c);
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	2200      	movs	r2, #0
 800348c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
}
 8003490:	bf00      	nop
 8003492:	3710      	adds	r7, #16
 8003494:	46bd      	mov	sp, r7
 8003496:	bd80      	pop	{r7, pc}

08003498 <I2C_Slave_STOPF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_STOPF(I2C_HandleTypeDef *hi2c)
{
 8003498:	b580      	push	{r7, lr}
 800349a:	b084      	sub	sp, #16
 800349c:	af00      	add	r7, sp, #0
 800349e:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80034a6:	73fb      	strb	r3, [r7, #15]

  /* Disable EVT, BUF and ERR interrupt */
  __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80034a8:	687b      	ldr	r3, [r7, #4]
 80034aa:	681b      	ldr	r3, [r3, #0]
 80034ac:	685a      	ldr	r2, [r3, #4]
 80034ae:	687b      	ldr	r3, [r7, #4]
 80034b0:	681b      	ldr	r3, [r3, #0]
 80034b2:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80034b6:	605a      	str	r2, [r3, #4]

  /* Clear STOPF flag */
  __HAL_I2C_CLEAR_STOPFLAG(hi2c);
 80034b8:	2300      	movs	r3, #0
 80034ba:	60bb      	str	r3, [r7, #8]
 80034bc:	687b      	ldr	r3, [r7, #4]
 80034be:	681b      	ldr	r3, [r3, #0]
 80034c0:	695b      	ldr	r3, [r3, #20]
 80034c2:	60bb      	str	r3, [r7, #8]
 80034c4:	687b      	ldr	r3, [r7, #4]
 80034c6:	681b      	ldr	r3, [r3, #0]
 80034c8:	681a      	ldr	r2, [r3, #0]
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	681b      	ldr	r3, [r3, #0]
 80034ce:	f042 0201 	orr.w	r2, r2, #1
 80034d2:	601a      	str	r2, [r3, #0]
 80034d4:	68bb      	ldr	r3, [r7, #8]

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	681b      	ldr	r3, [r3, #0]
 80034da:	681a      	ldr	r2, [r3, #0]
 80034dc:	687b      	ldr	r3, [r7, #4]
 80034de:	681b      	ldr	r3, [r3, #0]
 80034e0:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80034e4:	601a      	str	r2, [r3, #0]

  /* If a DMA is ongoing, Update handle size context */
  if ((hi2c->Instance->CR2 & I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 80034e6:	687b      	ldr	r3, [r7, #4]
 80034e8:	681b      	ldr	r3, [r3, #0]
 80034ea:	685b      	ldr	r3, [r3, #4]
 80034ec:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80034f0:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80034f4:	d172      	bne.n	80035dc <I2C_Slave_STOPF+0x144>
  {
    if ((CurrentState == HAL_I2C_STATE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN))
 80034f6:	7bfb      	ldrb	r3, [r7, #15]
 80034f8:	2b22      	cmp	r3, #34	; 0x22
 80034fa:	d002      	beq.n	8003502 <I2C_Slave_STOPF+0x6a>
 80034fc:	7bfb      	ldrb	r3, [r7, #15]
 80034fe:	2b2a      	cmp	r3, #42	; 0x2a
 8003500:	d135      	bne.n	800356e <I2C_Slave_STOPF+0xd6>
    {
      hi2c->XferCount = (uint16_t)(__HAL_DMA_GET_COUNTER(hi2c->hdmarx));
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003506:	681b      	ldr	r3, [r3, #0]
 8003508:	685b      	ldr	r3, [r3, #4]
 800350a:	b29a      	uxth	r2, r3
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount != 0U)
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003514:	b29b      	uxth	r3, r3
 8003516:	2b00      	cmp	r3, #0
 8003518:	d005      	beq.n	8003526 <I2C_Slave_STOPF+0x8e>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800351e:	f043 0204 	orr.w	r2, r3, #4
 8003522:	687b      	ldr	r3, [r7, #4]
 8003524:	641a      	str	r2, [r3, #64]	; 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	681b      	ldr	r3, [r3, #0]
 800352a:	685a      	ldr	r2, [r3, #4]
 800352c:	687b      	ldr	r3, [r7, #4]
 800352e:	681b      	ldr	r3, [r3, #0]
 8003530:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003534:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800353a:	4618      	mov	r0, r3
 800353c:	f7fe faba 	bl	8001ab4 <HAL_DMA_GetState>
 8003540:	4603      	mov	r3, r0
 8003542:	2b01      	cmp	r3, #1
 8003544:	d049      	beq.n	80035da <I2C_Slave_STOPF+0x142>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8003546:	687b      	ldr	r3, [r7, #4]
 8003548:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800354a:	4a69      	ldr	r2, [pc, #420]	; (80036f0 <I2C_Slave_STOPF+0x258>)
 800354c:	651a      	str	r2, [r3, #80]	; 0x50

        /* Abort DMA RX */
        if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003552:	4618      	mov	r0, r3
 8003554:	f7fe f902 	bl	800175c <HAL_DMA_Abort_IT>
 8003558:	4603      	mov	r3, r0
 800355a:	2b00      	cmp	r3, #0
 800355c:	d03d      	beq.n	80035da <I2C_Slave_STOPF+0x142>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003562:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003564:	687a      	ldr	r2, [r7, #4]
 8003566:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8003568:	4610      	mov	r0, r2
 800356a:	4798      	blx	r3
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800356c:	e035      	b.n	80035da <I2C_Slave_STOPF+0x142>
        }
      }
    }
    else
    {
      hi2c->XferCount = (uint16_t)(__HAL_DMA_GET_COUNTER(hi2c->hdmatx));
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003572:	681b      	ldr	r3, [r3, #0]
 8003574:	685b      	ldr	r3, [r3, #4]
 8003576:	b29a      	uxth	r2, r3
 8003578:	687b      	ldr	r3, [r7, #4]
 800357a:	855a      	strh	r2, [r3, #42]	; 0x2a

      if (hi2c->XferCount != 0U)
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003580:	b29b      	uxth	r3, r3
 8003582:	2b00      	cmp	r3, #0
 8003584:	d005      	beq.n	8003592 <I2C_Slave_STOPF+0xfa>
      {
        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8003586:	687b      	ldr	r3, [r7, #4]
 8003588:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800358a:	f043 0204 	orr.w	r2, r3, #4
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	641a      	str	r2, [r3, #64]	; 0x40
      }

      /* Disable, stop the current DMA */
      CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN);
 8003592:	687b      	ldr	r3, [r7, #4]
 8003594:	681b      	ldr	r3, [r3, #0]
 8003596:	685a      	ldr	r2, [r3, #4]
 8003598:	687b      	ldr	r3, [r7, #4]
 800359a:	681b      	ldr	r3, [r3, #0]
 800359c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80035a0:	605a      	str	r2, [r3, #4]

      /* Abort DMA Xfer if any */
      if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 80035a2:	687b      	ldr	r3, [r7, #4]
 80035a4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80035a6:	4618      	mov	r0, r3
 80035a8:	f7fe fa84 	bl	8001ab4 <HAL_DMA_GetState>
 80035ac:	4603      	mov	r3, r0
 80035ae:	2b01      	cmp	r3, #1
 80035b0:	d014      	beq.n	80035dc <I2C_Slave_STOPF+0x144>
      {
        /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
        hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80035b6:	4a4e      	ldr	r2, [pc, #312]	; (80036f0 <I2C_Slave_STOPF+0x258>)
 80035b8:	651a      	str	r2, [r3, #80]	; 0x50

        /* Abort DMA TX */
        if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 80035ba:	687b      	ldr	r3, [r7, #4]
 80035bc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80035be:	4618      	mov	r0, r3
 80035c0:	f7fe f8cc 	bl	800175c <HAL_DMA_Abort_IT>
 80035c4:	4603      	mov	r3, r0
 80035c6:	2b00      	cmp	r3, #0
 80035c8:	d008      	beq.n	80035dc <I2C_Slave_STOPF+0x144>
        {
          /* Call Directly XferAbortCallback function in case of error */
          hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80035ce:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80035d0:	687a      	ldr	r2, [r7, #4]
 80035d2:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80035d4:	4610      	mov	r0, r2
 80035d6:	4798      	blx	r3
 80035d8:	e000      	b.n	80035dc <I2C_Slave_STOPF+0x144>
      if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 80035da:	bf00      	nop
      }
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80035e0:	b29b      	uxth	r3, r3
 80035e2:	2b00      	cmp	r3, #0
 80035e4:	d03e      	beq.n	8003664 <I2C_Slave_STOPF+0x1cc>
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	681b      	ldr	r3, [r3, #0]
 80035ea:	695b      	ldr	r3, [r3, #20]
 80035ec:	f003 0304 	and.w	r3, r3, #4
 80035f0:	2b04      	cmp	r3, #4
 80035f2:	d112      	bne.n	800361a <I2C_Slave_STOPF+0x182>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	681b      	ldr	r3, [r3, #0]
 80035f8:	691a      	ldr	r2, [r3, #16]
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80035fe:	b2d2      	uxtb	r2, r2
 8003600:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003606:	1c5a      	adds	r2, r3, #1
 8003608:	687b      	ldr	r3, [r7, #4]
 800360a:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003610:	b29b      	uxth	r3, r3
 8003612:	3b01      	subs	r3, #1
 8003614:	b29a      	uxth	r2, r3
 8003616:	687b      	ldr	r3, [r7, #4]
 8003618:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 800361a:	687b      	ldr	r3, [r7, #4]
 800361c:	681b      	ldr	r3, [r3, #0]
 800361e:	695b      	ldr	r3, [r3, #20]
 8003620:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003624:	2b40      	cmp	r3, #64	; 0x40
 8003626:	d112      	bne.n	800364e <I2C_Slave_STOPF+0x1b6>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	681b      	ldr	r3, [r3, #0]
 800362c:	691a      	ldr	r2, [r3, #16]
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003632:	b2d2      	uxtb	r2, r2
 8003634:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003636:	687b      	ldr	r3, [r7, #4]
 8003638:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800363a:	1c5a      	adds	r2, r3, #1
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferCount--;
 8003640:	687b      	ldr	r3, [r7, #4]
 8003642:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003644:	b29b      	uxth	r3, r3
 8003646:	3b01      	subs	r3, #1
 8003648:	b29a      	uxth	r2, r3
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	855a      	strh	r2, [r3, #42]	; 0x2a
    }

    if (hi2c->XferCount != 0U)
 800364e:	687b      	ldr	r3, [r7, #4]
 8003650:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003652:	b29b      	uxth	r3, r3
 8003654:	2b00      	cmp	r3, #0
 8003656:	d005      	beq.n	8003664 <I2C_Slave_STOPF+0x1cc>
    {
      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8003658:	687b      	ldr	r3, [r7, #4]
 800365a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800365c:	f043 0204 	orr.w	r2, r3, #4
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	641a      	str	r2, [r3, #64]	; 0x40
    }
  }

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003668:	2b00      	cmp	r3, #0
 800366a:	d003      	beq.n	8003674 <I2C_Slave_STOPF+0x1dc>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c);
 800366c:	6878      	ldr	r0, [r7, #4]
 800366e:	f000 f8b3 	bl	80037d8 <I2C_ITError>
        HAL_I2C_SlaveRxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
      }
    }
  }
}
 8003672:	e039      	b.n	80036e8 <I2C_Slave_STOPF+0x250>
    if (CurrentState == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8003674:	7bfb      	ldrb	r3, [r7, #15]
 8003676:	2b2a      	cmp	r3, #42	; 0x2a
 8003678:	d109      	bne.n	800368e <I2C_Slave_STOPF+0x1f6>
      hi2c->PreviousState = I2C_STATE_NONE;
 800367a:	687b      	ldr	r3, [r7, #4]
 800367c:	2200      	movs	r2, #0
 800367e:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	2228      	movs	r2, #40	; 0x28
 8003684:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      HAL_I2C_SlaveRxCpltCallback(hi2c);
 8003688:	6878      	ldr	r0, [r7, #4]
 800368a:	f7ff f827 	bl	80026dc <HAL_I2C_SlaveRxCpltCallback>
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003694:	b2db      	uxtb	r3, r3
 8003696:	2b28      	cmp	r3, #40	; 0x28
 8003698:	d111      	bne.n	80036be <I2C_Slave_STOPF+0x226>
      hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 800369a:	687b      	ldr	r3, [r7, #4]
 800369c:	4a15      	ldr	r2, [pc, #84]	; (80036f4 <I2C_Slave_STOPF+0x25c>)
 800369e:	62da      	str	r2, [r3, #44]	; 0x2c
      hi2c->PreviousState = I2C_STATE_NONE;
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	2200      	movs	r2, #0
 80036a4:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_READY;
 80036a6:	687b      	ldr	r3, [r7, #4]
 80036a8:	2220      	movs	r2, #32
 80036aa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	2200      	movs	r2, #0
 80036b2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      HAL_I2C_ListenCpltCallback(hi2c);
 80036b6:	6878      	ldr	r0, [r7, #4]
 80036b8:	f7ff f828 	bl	800270c <HAL_I2C_ListenCpltCallback>
}
 80036bc:	e014      	b.n	80036e8 <I2C_Slave_STOPF+0x250>
      if ((hi2c->PreviousState  == I2C_STATE_SLAVE_BUSY_RX) || (CurrentState == HAL_I2C_STATE_BUSY_RX))
 80036be:	687b      	ldr	r3, [r7, #4]
 80036c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80036c2:	2b22      	cmp	r3, #34	; 0x22
 80036c4:	d002      	beq.n	80036cc <I2C_Slave_STOPF+0x234>
 80036c6:	7bfb      	ldrb	r3, [r7, #15]
 80036c8:	2b22      	cmp	r3, #34	; 0x22
 80036ca:	d10d      	bne.n	80036e8 <I2C_Slave_STOPF+0x250>
        hi2c->PreviousState = I2C_STATE_NONE;
 80036cc:	687b      	ldr	r3, [r7, #4]
 80036ce:	2200      	movs	r2, #0
 80036d0:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State = HAL_I2C_STATE_READY;
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	2220      	movs	r2, #32
 80036d6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	2200      	movs	r2, #0
 80036de:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        HAL_I2C_SlaveRxCpltCallback(hi2c);
 80036e2:	6878      	ldr	r0, [r7, #4]
 80036e4:	f7fe fffa 	bl	80026dc <HAL_I2C_SlaveRxCpltCallback>
}
 80036e8:	bf00      	nop
 80036ea:	3710      	adds	r7, #16
 80036ec:	46bd      	mov	sp, r7
 80036ee:	bd80      	pop	{r7, pc}
 80036f0:	08003a3d 	.word	0x08003a3d
 80036f4:	ffff0000 	.word	0xffff0000

080036f8 <I2C_Slave_AF>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *         the configuration information for I2C module
  * @retval None
  */
static void I2C_Slave_AF(I2C_HandleTypeDef *hi2c)
{
 80036f8:	b580      	push	{r7, lr}
 80036fa:	b084      	sub	sp, #16
 80036fc:	af00      	add	r7, sp, #0
 80036fe:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variables to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003706:	73fb      	strb	r3, [r7, #15]
  uint32_t CurrentXferOptions       = hi2c->XferOptions;
 8003708:	687b      	ldr	r3, [r7, #4]
 800370a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800370c:	60bb      	str	r3, [r7, #8]

  if (((CurrentXferOptions ==  I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_LAST_FRAME)) && \
 800370e:	68bb      	ldr	r3, [r7, #8]
 8003710:	2b08      	cmp	r3, #8
 8003712:	d002      	beq.n	800371a <I2C_Slave_AF+0x22>
 8003714:	68bb      	ldr	r3, [r7, #8]
 8003716:	2b20      	cmp	r3, #32
 8003718:	d129      	bne.n	800376e <I2C_Slave_AF+0x76>
 800371a:	7bfb      	ldrb	r3, [r7, #15]
 800371c:	2b28      	cmp	r3, #40	; 0x28
 800371e:	d126      	bne.n	800376e <I2C_Slave_AF+0x76>
      (CurrentState == HAL_I2C_STATE_LISTEN))
  {
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003720:	687b      	ldr	r3, [r7, #4]
 8003722:	4a2c      	ldr	r2, [pc, #176]	; (80037d4 <I2C_Slave_AF+0xdc>)
 8003724:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003726:	687b      	ldr	r3, [r7, #4]
 8003728:	681b      	ldr	r3, [r3, #0]
 800372a:	685a      	ldr	r2, [r3, #4]
 800372c:	687b      	ldr	r3, [r7, #4]
 800372e:	681b      	ldr	r3, [r3, #0]
 8003730:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 8003734:	605a      	str	r2, [r3, #4]

    /* Clear AF flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	681b      	ldr	r3, [r3, #0]
 800373a:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800373e:	615a      	str	r2, [r3, #20]

    /* Disable Acknowledge */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003740:	687b      	ldr	r3, [r7, #4]
 8003742:	681b      	ldr	r3, [r3, #0]
 8003744:	681a      	ldr	r2, [r3, #0]
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	681b      	ldr	r3, [r3, #0]
 800374a:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800374e:	601a      	str	r2, [r3, #0]

    hi2c->PreviousState = I2C_STATE_NONE;
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	2200      	movs	r2, #0
 8003754:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8003756:	687b      	ldr	r3, [r7, #4]
 8003758:	2220      	movs	r2, #32
 800375a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 800375e:	687b      	ldr	r3, [r7, #4]
 8003760:	2200      	movs	r2, #0
 8003762:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 8003766:	6878      	ldr	r0, [r7, #4]
 8003768:	f7fe ffd0 	bl	800270c <HAL_I2C_ListenCpltCallback>
  {
    /* Clear AF flag only */
    /* State Listen, but XferOptions == FIRST or NEXT */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
  }
}
 800376c:	e02e      	b.n	80037cc <I2C_Slave_AF+0xd4>
  else if (CurrentState == HAL_I2C_STATE_BUSY_TX)
 800376e:	7bfb      	ldrb	r3, [r7, #15]
 8003770:	2b21      	cmp	r3, #33	; 0x21
 8003772:	d126      	bne.n	80037c2 <I2C_Slave_AF+0xca>
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8003774:	687b      	ldr	r3, [r7, #4]
 8003776:	4a17      	ldr	r2, [pc, #92]	; (80037d4 <I2C_Slave_AF+0xdc>)
 8003778:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	2221      	movs	r2, #33	; 0x21
 800377e:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	2220      	movs	r2, #32
 8003784:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8003788:	687b      	ldr	r3, [r7, #4]
 800378a:	2200      	movs	r2, #0
 800378c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	681b      	ldr	r3, [r3, #0]
 8003794:	685a      	ldr	r2, [r3, #4]
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	681b      	ldr	r3, [r3, #0]
 800379a:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 800379e:	605a      	str	r2, [r3, #4]
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80037a0:	687b      	ldr	r3, [r7, #4]
 80037a2:	681b      	ldr	r3, [r3, #0]
 80037a4:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80037a8:	615a      	str	r2, [r3, #20]
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	681b      	ldr	r3, [r3, #0]
 80037ae:	681a      	ldr	r2, [r3, #0]
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	681b      	ldr	r3, [r3, #0]
 80037b4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80037b8:	601a      	str	r2, [r3, #0]
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 80037ba:	6878      	ldr	r0, [r7, #4]
 80037bc:	f7fe ff84 	bl	80026c8 <HAL_I2C_SlaveTxCpltCallback>
}
 80037c0:	e004      	b.n	80037cc <I2C_Slave_AF+0xd4>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80037c2:	687b      	ldr	r3, [r7, #4]
 80037c4:	681b      	ldr	r3, [r3, #0]
 80037c6:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 80037ca:	615a      	str	r2, [r3, #20]
}
 80037cc:	bf00      	nop
 80037ce:	3710      	adds	r7, #16
 80037d0:	46bd      	mov	sp, r7
 80037d2:	bd80      	pop	{r7, pc}
 80037d4:	ffff0000 	.word	0xffff0000

080037d8 <I2C_ITError>:
  * @brief  I2C interrupts error process
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c)
{
 80037d8:	b580      	push	{r7, lr}
 80037da:	b084      	sub	sp, #16
 80037dc:	af00      	add	r7, sp, #0
 80037de:	6078      	str	r0, [r7, #4]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80037e6:	73fb      	strb	r3, [r7, #15]
  HAL_I2C_ModeTypeDef CurrentMode = hi2c->Mode;
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 80037ee:	73bb      	strb	r3, [r7, #14]
  uint32_t CurrentError;

  if (((CurrentMode == HAL_I2C_MODE_MASTER) || (CurrentMode == HAL_I2C_MODE_MEM)) && (CurrentState == HAL_I2C_STATE_BUSY_RX))
 80037f0:	7bbb      	ldrb	r3, [r7, #14]
 80037f2:	2b10      	cmp	r3, #16
 80037f4:	d002      	beq.n	80037fc <I2C_ITError+0x24>
 80037f6:	7bbb      	ldrb	r3, [r7, #14]
 80037f8:	2b40      	cmp	r3, #64	; 0x40
 80037fa:	d10a      	bne.n	8003812 <I2C_ITError+0x3a>
 80037fc:	7bfb      	ldrb	r3, [r7, #15]
 80037fe:	2b22      	cmp	r3, #34	; 0x22
 8003800:	d107      	bne.n	8003812 <I2C_ITError+0x3a>
  {
    /* Disable Pos bit in I2C CR1 when error occurred in Master/Mem Receive IT Process */
    hi2c->Instance->CR1 &= ~I2C_CR1_POS;
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	681b      	ldr	r3, [r3, #0]
 8003806:	681a      	ldr	r2, [r3, #0]
 8003808:	687b      	ldr	r3, [r7, #4]
 800380a:	681b      	ldr	r3, [r3, #0]
 800380c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003810:	601a      	str	r2, [r3, #0]
  }

  if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8003812:	7bfb      	ldrb	r3, [r7, #15]
 8003814:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8003818:	2b28      	cmp	r3, #40	; 0x28
 800381a:	d107      	bne.n	800382c <I2C_ITError+0x54>
  {
    /* keep HAL_I2C_STATE_LISTEN */
    hi2c->PreviousState = I2C_STATE_NONE;
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	2200      	movs	r2, #0
 8003820:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State = HAL_I2C_STATE_LISTEN;
 8003822:	687b      	ldr	r3, [r7, #4]
 8003824:	2228      	movs	r2, #40	; 0x28
 8003826:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 800382a:	e015      	b.n	8003858 <I2C_ITError+0x80>
  }
  else
  {
    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if ((READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) != I2C_CR2_DMAEN) && (CurrentState != HAL_I2C_STATE_ABORT))
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	681b      	ldr	r3, [r3, #0]
 8003830:	685b      	ldr	r3, [r3, #4]
 8003832:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003836:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800383a:	d00a      	beq.n	8003852 <I2C_ITError+0x7a>
 800383c:	7bfb      	ldrb	r3, [r7, #15]
 800383e:	2b60      	cmp	r3, #96	; 0x60
 8003840:	d007      	beq.n	8003852 <I2C_ITError+0x7a>
    {
      hi2c->State = HAL_I2C_STATE_READY;
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	2220      	movs	r2, #32
 8003846:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 800384a:	687b      	ldr	r3, [r7, #4]
 800384c:	2200      	movs	r2, #0
 800384e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    }
    hi2c->PreviousState = I2C_STATE_NONE;
 8003852:	687b      	ldr	r3, [r7, #4]
 8003854:	2200      	movs	r2, #0
 8003856:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Abort DMA transfer */
  if (READ_BIT(hi2c->Instance->CR2, I2C_CR2_DMAEN) == I2C_CR2_DMAEN)
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	681b      	ldr	r3, [r3, #0]
 800385c:	685b      	ldr	r3, [r3, #4]
 800385e:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8003862:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8003866:	d162      	bne.n	800392e <I2C_ITError+0x156>
  {
    hi2c->Instance->CR2 &= ~I2C_CR2_DMAEN;
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	681b      	ldr	r3, [r3, #0]
 800386c:	685a      	ldr	r2, [r3, #4]
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	681b      	ldr	r3, [r3, #0]
 8003872:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8003876:	605a      	str	r2, [r3, #4]

    if (hi2c->hdmatx->State != HAL_DMA_STATE_READY)
 8003878:	687b      	ldr	r3, [r7, #4]
 800387a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800387c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8003880:	b2db      	uxtb	r3, r3
 8003882:	2b01      	cmp	r3, #1
 8003884:	d020      	beq.n	80038c8 <I2C_ITError+0xf0>
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800388a:	4a6a      	ldr	r2, [pc, #424]	; (8003a34 <I2C_ITError+0x25c>)
 800388c:	651a      	str	r2, [r3, #80]	; 0x50

      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003892:	4618      	mov	r0, r3
 8003894:	f7fd ff62 	bl	800175c <HAL_DMA_Abort_IT>
 8003898:	4603      	mov	r3, r0
 800389a:	2b00      	cmp	r3, #0
 800389c:	f000 8089 	beq.w	80039b2 <I2C_ITError+0x1da>
      {
        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	681b      	ldr	r3, [r3, #0]
 80038a4:	681a      	ldr	r2, [r3, #0]
 80038a6:	687b      	ldr	r3, [r7, #4]
 80038a8:	681b      	ldr	r3, [r3, #0]
 80038aa:	f022 0201 	bic.w	r2, r2, #1
 80038ae:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	2220      	movs	r2, #32
 80038b4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 80038b8:	687b      	ldr	r3, [r7, #4]
 80038ba:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80038bc:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80038be:	687a      	ldr	r2, [r7, #4]
 80038c0:	6b52      	ldr	r2, [r2, #52]	; 0x34
 80038c2:	4610      	mov	r0, r2
 80038c4:	4798      	blx	r3
 80038c6:	e074      	b.n	80039b2 <I2C_ITError+0x1da>
    }
    else
    {
      /* Set the DMA Abort callback :
      will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 80038c8:	687b      	ldr	r3, [r7, #4]
 80038ca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80038cc:	4a59      	ldr	r2, [pc, #356]	; (8003a34 <I2C_ITError+0x25c>)
 80038ce:	651a      	str	r2, [r3, #80]	; 0x50

      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 80038d0:	687b      	ldr	r3, [r7, #4]
 80038d2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80038d4:	4618      	mov	r0, r3
 80038d6:	f7fd ff41 	bl	800175c <HAL_DMA_Abort_IT>
 80038da:	4603      	mov	r3, r0
 80038dc:	2b00      	cmp	r3, #0
 80038de:	d068      	beq.n	80039b2 <I2C_ITError+0x1da>
      {
        /* Store Last receive data if any */
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 80038e0:	687b      	ldr	r3, [r7, #4]
 80038e2:	681b      	ldr	r3, [r3, #0]
 80038e4:	695b      	ldr	r3, [r3, #20]
 80038e6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80038ea:	2b40      	cmp	r3, #64	; 0x40
 80038ec:	d10b      	bne.n	8003906 <I2C_ITError+0x12e>
        {
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	681b      	ldr	r3, [r3, #0]
 80038f2:	691a      	ldr	r2, [r3, #16]
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80038f8:	b2d2      	uxtb	r2, r2
 80038fa:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003900:	1c5a      	adds	r2, r3, #1
 8003902:	687b      	ldr	r3, [r7, #4]
 8003904:	625a      	str	r2, [r3, #36]	; 0x24
        }

        /* Disable I2C peripheral to prevent dummy data in buffer */
        __HAL_I2C_DISABLE(hi2c);
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	681b      	ldr	r3, [r3, #0]
 800390a:	681a      	ldr	r2, [r3, #0]
 800390c:	687b      	ldr	r3, [r7, #4]
 800390e:	681b      	ldr	r3, [r3, #0]
 8003910:	f022 0201 	bic.w	r2, r2, #1
 8003914:	601a      	str	r2, [r3, #0]

        hi2c->State = HAL_I2C_STATE_READY;
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	2220      	movs	r2, #32
 800391a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003922:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003924:	687a      	ldr	r2, [r7, #4]
 8003926:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8003928:	4610      	mov	r0, r2
 800392a:	4798      	blx	r3
 800392c:	e041      	b.n	80039b2 <I2C_ITError+0x1da>
      }
    }
  }
  else if (hi2c->State == HAL_I2C_STATE_ABORT)
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003934:	b2db      	uxtb	r3, r3
 8003936:	2b60      	cmp	r3, #96	; 0x60
 8003938:	d125      	bne.n	8003986 <I2C_ITError+0x1ae>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	2220      	movs	r2, #32
 800393e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003942:	687b      	ldr	r3, [r7, #4]
 8003944:	2200      	movs	r2, #0
 8003946:	641a      	str	r2, [r3, #64]	; 0x40

    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	681b      	ldr	r3, [r3, #0]
 800394c:	695b      	ldr	r3, [r3, #20]
 800394e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003952:	2b40      	cmp	r3, #64	; 0x40
 8003954:	d10b      	bne.n	800396e <I2C_ITError+0x196>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	681b      	ldr	r3, [r3, #0]
 800395a:	691a      	ldr	r2, [r3, #16]
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003960:	b2d2      	uxtb	r2, r2
 8003962:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003964:	687b      	ldr	r3, [r7, #4]
 8003966:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003968:	1c5a      	adds	r2, r3, #1
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	625a      	str	r2, [r3, #36]	; 0x24
    }

    /* Disable I2C peripheral to prevent dummy data in buffer */
    __HAL_I2C_DISABLE(hi2c);
 800396e:	687b      	ldr	r3, [r7, #4]
 8003970:	681b      	ldr	r3, [r3, #0]
 8003972:	681a      	ldr	r2, [r3, #0]
 8003974:	687b      	ldr	r3, [r7, #4]
 8003976:	681b      	ldr	r3, [r3, #0]
 8003978:	f022 0201 	bic.w	r2, r2, #1
 800397c:	601a      	str	r2, [r3, #0]

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 800397e:	6878      	ldr	r0, [r7, #4]
 8003980:	f7fe feec 	bl	800275c <HAL_I2C_AbortCpltCallback>
 8003984:	e015      	b.n	80039b2 <I2C_ITError+0x1da>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
  else
  {
    /* Store Last receive data if any */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET)
 8003986:	687b      	ldr	r3, [r7, #4]
 8003988:	681b      	ldr	r3, [r3, #0]
 800398a:	695b      	ldr	r3, [r3, #20]
 800398c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8003990:	2b40      	cmp	r3, #64	; 0x40
 8003992:	d10b      	bne.n	80039ac <I2C_ITError+0x1d4>
    {
      /* Read data from DR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	681b      	ldr	r3, [r3, #0]
 8003998:	691a      	ldr	r2, [r3, #16]
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800399e:	b2d2      	uxtb	r2, r2
 80039a0:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80039a6:	1c5a      	adds	r2, r3, #1
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	625a      	str	r2, [r3, #36]	; 0x24

    /* Call user error callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
 80039ac:	6878      	ldr	r0, [r7, #4]
 80039ae:	f7fe fecb 	bl	8002748 <HAL_I2C_ErrorCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  /* STOP Flag is not set after a NACK reception, BusError, ArbitrationLost, OverRun */
  CurrentError = hi2c->ErrorCode;
 80039b2:	687b      	ldr	r3, [r7, #4]
 80039b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80039b6:	60bb      	str	r3, [r7, #8]

  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 80039b8:	68bb      	ldr	r3, [r7, #8]
 80039ba:	f003 0301 	and.w	r3, r3, #1
 80039be:	2b00      	cmp	r3, #0
 80039c0:	d10e      	bne.n	80039e0 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 80039c2:	68bb      	ldr	r3, [r7, #8]
 80039c4:	f003 0302 	and.w	r3, r3, #2
  if (((CurrentError & HAL_I2C_ERROR_BERR) == HAL_I2C_ERROR_BERR) || \
 80039c8:	2b00      	cmp	r3, #0
 80039ca:	d109      	bne.n	80039e0 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 80039cc:	68bb      	ldr	r3, [r7, #8]
 80039ce:	f003 0304 	and.w	r3, r3, #4
      ((CurrentError & HAL_I2C_ERROR_ARLO) == HAL_I2C_ERROR_ARLO) || \
 80039d2:	2b00      	cmp	r3, #0
 80039d4:	d104      	bne.n	80039e0 <I2C_ITError+0x208>
      ((CurrentError & HAL_I2C_ERROR_OVR) == HAL_I2C_ERROR_OVR))
 80039d6:	68bb      	ldr	r3, [r7, #8]
 80039d8:	f003 0308 	and.w	r3, r3, #8
      ((CurrentError & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF)     || \
 80039dc:	2b00      	cmp	r3, #0
 80039de:	d007      	beq.n	80039f0 <I2C_ITError+0x218>
  {
    /* Disable EVT, BUF and ERR interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_EVT | I2C_IT_BUF | I2C_IT_ERR);
 80039e0:	687b      	ldr	r3, [r7, #4]
 80039e2:	681b      	ldr	r3, [r3, #0]
 80039e4:	685a      	ldr	r2, [r3, #4]
 80039e6:	687b      	ldr	r3, [r7, #4]
 80039e8:	681b      	ldr	r3, [r3, #0]
 80039ea:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
 80039ee:	605a      	str	r2, [r3, #4]
  }

  /* So may inform upper layer that listen phase is stopped */
  /* during NACK error treatment */
  CurrentState = hi2c->State;
 80039f0:	687b      	ldr	r3, [r7, #4]
 80039f2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80039f6:	73fb      	strb	r3, [r7, #15]
  if (((hi2c->ErrorCode & HAL_I2C_ERROR_AF) == HAL_I2C_ERROR_AF) && (CurrentState == HAL_I2C_STATE_LISTEN))
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80039fc:	f003 0304 	and.w	r3, r3, #4
 8003a00:	2b04      	cmp	r3, #4
 8003a02:	d113      	bne.n	8003a2c <I2C_ITError+0x254>
 8003a04:	7bfb      	ldrb	r3, [r7, #15]
 8003a06:	2b28      	cmp	r3, #40	; 0x28
 8003a08:	d110      	bne.n	8003a2c <I2C_ITError+0x254>
  {
    hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8003a0a:	687b      	ldr	r3, [r7, #4]
 8003a0c:	4a0a      	ldr	r2, [pc, #40]	; (8003a38 <I2C_ITError+0x260>)
 8003a0e:	62da      	str	r2, [r3, #44]	; 0x2c
    hi2c->PreviousState = I2C_STATE_NONE;
 8003a10:	687b      	ldr	r3, [r7, #4]
 8003a12:	2200      	movs	r2, #0
 8003a14:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State         = HAL_I2C_STATE_READY;
 8003a16:	687b      	ldr	r3, [r7, #4]
 8003a18:	2220      	movs	r2, #32
 8003a1a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	2200      	movs	r2, #0
 8003a22:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->ListenCpltCallback(hi2c);
#else
    HAL_I2C_ListenCpltCallback(hi2c);
 8003a26:	6878      	ldr	r0, [r7, #4]
 8003a28:	f7fe fe70 	bl	800270c <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8003a2c:	bf00      	nop
 8003a2e:	3710      	adds	r7, #16
 8003a30:	46bd      	mov	sp, r7
 8003a32:	bd80      	pop	{r7, pc}
 8003a34:	08003a3d 	.word	0x08003a3d
 8003a38:	ffff0000 	.word	0xffff0000

08003a3c <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 8003a3c:	b580      	push	{r7, lr}
 8003a3e:	b086      	sub	sp, #24
 8003a40:	af00      	add	r7, sp, #0
 8003a42:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8003a44:	2300      	movs	r3, #0
 8003a46:	60fb      	str	r3, [r7, #12]
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent; /* Derogation MISRAC2012-Rule-11.5 */
 8003a48:	687b      	ldr	r3, [r7, #4]
 8003a4a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003a4c:	617b      	str	r3, [r7, #20]

  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  HAL_I2C_StateTypeDef CurrentState = hi2c->State;
 8003a4e:	697b      	ldr	r3, [r7, #20]
 8003a50:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003a54:	74fb      	strb	r3, [r7, #19]

  /* During abort treatment, check that there is no pending STOP request */
  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_FLAG * (SystemCoreClock / 25U / 1000U);
 8003a56:	4b4b      	ldr	r3, [pc, #300]	; (8003b84 <I2C_DMAAbort+0x148>)
 8003a58:	681b      	ldr	r3, [r3, #0]
 8003a5a:	08db      	lsrs	r3, r3, #3
 8003a5c:	4a4a      	ldr	r2, [pc, #296]	; (8003b88 <I2C_DMAAbort+0x14c>)
 8003a5e:	fba2 2303 	umull	r2, r3, r2, r3
 8003a62:	0a1a      	lsrs	r2, r3, #8
 8003a64:	4613      	mov	r3, r2
 8003a66:	009b      	lsls	r3, r3, #2
 8003a68:	4413      	add	r3, r2
 8003a6a:	00da      	lsls	r2, r3, #3
 8003a6c:	1ad3      	subs	r3, r2, r3
 8003a6e:	60fb      	str	r3, [r7, #12]
  do
  {
    if (count == 0U)
 8003a70:	68fb      	ldr	r3, [r7, #12]
 8003a72:	2b00      	cmp	r3, #0
 8003a74:	d106      	bne.n	8003a84 <I2C_DMAAbort+0x48>
    {
      hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8003a76:	697b      	ldr	r3, [r7, #20]
 8003a78:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003a7a:	f043 0220 	orr.w	r2, r3, #32
 8003a7e:	697b      	ldr	r3, [r7, #20]
 8003a80:	641a      	str	r2, [r3, #64]	; 0x40
      break;
 8003a82:	e00a      	b.n	8003a9a <I2C_DMAAbort+0x5e>
    }
    count--;
 8003a84:	68fb      	ldr	r3, [r7, #12]
 8003a86:	3b01      	subs	r3, #1
 8003a88:	60fb      	str	r3, [r7, #12]
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 8003a8a:	697b      	ldr	r3, [r7, #20]
 8003a8c:	681b      	ldr	r3, [r3, #0]
 8003a8e:	681b      	ldr	r3, [r3, #0]
 8003a90:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003a94:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003a98:	d0ea      	beq.n	8003a70 <I2C_DMAAbort+0x34>

  /* Clear Complete callback */
  if (hi2c->hdmatx != NULL)
 8003a9a:	697b      	ldr	r3, [r7, #20]
 8003a9c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003a9e:	2b00      	cmp	r3, #0
 8003aa0:	d003      	beq.n	8003aaa <I2C_DMAAbort+0x6e>
  {
    hi2c->hdmatx->XferCpltCallback = NULL;
 8003aa2:	697b      	ldr	r3, [r7, #20]
 8003aa4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003aa6:	2200      	movs	r2, #0
 8003aa8:	63da      	str	r2, [r3, #60]	; 0x3c
  }
  if (hi2c->hdmarx != NULL)
 8003aaa:	697b      	ldr	r3, [r7, #20]
 8003aac:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003aae:	2b00      	cmp	r3, #0
 8003ab0:	d003      	beq.n	8003aba <I2C_DMAAbort+0x7e>
  {
    hi2c->hdmarx->XferCpltCallback = NULL;
 8003ab2:	697b      	ldr	r3, [r7, #20]
 8003ab4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003ab6:	2200      	movs	r2, #0
 8003ab8:	63da      	str	r2, [r3, #60]	; 0x3c
  }

  /* Disable Acknowledge */
  CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003aba:	697b      	ldr	r3, [r7, #20]
 8003abc:	681b      	ldr	r3, [r3, #0]
 8003abe:	681a      	ldr	r2, [r3, #0]
 8003ac0:	697b      	ldr	r3, [r7, #20]
 8003ac2:	681b      	ldr	r3, [r3, #0]
 8003ac4:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003ac8:	601a      	str	r2, [r3, #0]

  hi2c->XferCount = 0U;
 8003aca:	697b      	ldr	r3, [r7, #20]
 8003acc:	2200      	movs	r2, #0
 8003ace:	855a      	strh	r2, [r3, #42]	; 0x2a

  /* Reset XferAbortCallback */
  if (hi2c->hdmatx != NULL)
 8003ad0:	697b      	ldr	r3, [r7, #20]
 8003ad2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003ad4:	2b00      	cmp	r3, #0
 8003ad6:	d003      	beq.n	8003ae0 <I2C_DMAAbort+0xa4>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 8003ad8:	697b      	ldr	r3, [r7, #20]
 8003ada:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8003adc:	2200      	movs	r2, #0
 8003ade:	651a      	str	r2, [r3, #80]	; 0x50
  }
  if (hi2c->hdmarx != NULL)
 8003ae0:	697b      	ldr	r3, [r7, #20]
 8003ae2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003ae4:	2b00      	cmp	r3, #0
 8003ae6:	d003      	beq.n	8003af0 <I2C_DMAAbort+0xb4>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 8003ae8:	697b      	ldr	r3, [r7, #20]
 8003aea:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003aec:	2200      	movs	r2, #0
 8003aee:	651a      	str	r2, [r3, #80]	; 0x50
  }

  /* Disable I2C peripheral to prevent dummy data in buffer */
  __HAL_I2C_DISABLE(hi2c);
 8003af0:	697b      	ldr	r3, [r7, #20]
 8003af2:	681b      	ldr	r3, [r3, #0]
 8003af4:	681a      	ldr	r2, [r3, #0]
 8003af6:	697b      	ldr	r3, [r7, #20]
 8003af8:	681b      	ldr	r3, [r3, #0]
 8003afa:	f022 0201 	bic.w	r2, r2, #1
 8003afe:	601a      	str	r2, [r3, #0]

  /* Check if come from abort from user */
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 8003b00:	697b      	ldr	r3, [r7, #20]
 8003b02:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003b06:	b2db      	uxtb	r3, r3
 8003b08:	2b60      	cmp	r3, #96	; 0x60
 8003b0a:	d10e      	bne.n	8003b2a <I2C_DMAAbort+0xee>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 8003b0c:	697b      	ldr	r3, [r7, #20]
 8003b0e:	2220      	movs	r2, #32
 8003b10:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode          = HAL_I2C_MODE_NONE;
 8003b14:	697b      	ldr	r3, [r7, #20]
 8003b16:	2200      	movs	r2, #0
 8003b18:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode     = HAL_I2C_ERROR_NONE;
 8003b1c:	697b      	ldr	r3, [r7, #20]
 8003b1e:	2200      	movs	r2, #0
 8003b20:	641a      	str	r2, [r3, #64]	; 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 8003b22:	6978      	ldr	r0, [r7, #20]
 8003b24:	f7fe fe1a 	bl	800275c <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8003b28:	e027      	b.n	8003b7a <I2C_DMAAbort+0x13e>
    if (((uint32_t)CurrentState & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8003b2a:	7cfb      	ldrb	r3, [r7, #19]
 8003b2c:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8003b30:	2b28      	cmp	r3, #40	; 0x28
 8003b32:	d117      	bne.n	8003b64 <I2C_DMAAbort+0x128>
      __HAL_I2C_ENABLE(hi2c);
 8003b34:	697b      	ldr	r3, [r7, #20]
 8003b36:	681b      	ldr	r3, [r3, #0]
 8003b38:	681a      	ldr	r2, [r3, #0]
 8003b3a:	697b      	ldr	r3, [r7, #20]
 8003b3c:	681b      	ldr	r3, [r3, #0]
 8003b3e:	f042 0201 	orr.w	r2, r2, #1
 8003b42:	601a      	str	r2, [r3, #0]
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003b44:	697b      	ldr	r3, [r7, #20]
 8003b46:	681b      	ldr	r3, [r3, #0]
 8003b48:	681a      	ldr	r2, [r3, #0]
 8003b4a:	697b      	ldr	r3, [r7, #20]
 8003b4c:	681b      	ldr	r3, [r3, #0]
 8003b4e:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 8003b52:	601a      	str	r2, [r3, #0]
      hi2c->PreviousState = I2C_STATE_NONE;
 8003b54:	697b      	ldr	r3, [r7, #20]
 8003b56:	2200      	movs	r2, #0
 8003b58:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State = HAL_I2C_STATE_LISTEN;
 8003b5a:	697b      	ldr	r3, [r7, #20]
 8003b5c:	2228      	movs	r2, #40	; 0x28
 8003b5e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 8003b62:	e007      	b.n	8003b74 <I2C_DMAAbort+0x138>
      hi2c->State = HAL_I2C_STATE_READY;
 8003b64:	697b      	ldr	r3, [r7, #20]
 8003b66:	2220      	movs	r2, #32
 8003b68:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8003b6c:	697b      	ldr	r3, [r7, #20]
 8003b6e:	2200      	movs	r2, #0
 8003b70:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    HAL_I2C_ErrorCallback(hi2c);
 8003b74:	6978      	ldr	r0, [r7, #20]
 8003b76:	f7fe fde7 	bl	8002748 <HAL_I2C_ErrorCallback>
}
 8003b7a:	bf00      	nop
 8003b7c:	3718      	adds	r7, #24
 8003b7e:	46bd      	mov	sp, r7
 8003b80:	bd80      	pop	{r7, pc}
 8003b82:	bf00      	nop
 8003b84:	20000000 	.word	0x20000000
 8003b88:	14f8b589 	.word	0x14f8b589

08003b8c <I2C_WaitOnSTOPRequestThroughIT>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPRequestThroughIT(I2C_HandleTypeDef *hi2c)
{
 8003b8c:	b480      	push	{r7}
 8003b8e:	b085      	sub	sp, #20
 8003b90:	af00      	add	r7, sp, #0
 8003b92:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8003b94:	2300      	movs	r3, #0
 8003b96:	60fb      	str	r3, [r7, #12]

  /* Wait until STOP flag is reset */
  count = I2C_TIMEOUT_STOP_FLAG * (SystemCoreClock / 25U / 1000U);
 8003b98:	4b13      	ldr	r3, [pc, #76]	; (8003be8 <I2C_WaitOnSTOPRequestThroughIT+0x5c>)
 8003b9a:	681b      	ldr	r3, [r3, #0]
 8003b9c:	08db      	lsrs	r3, r3, #3
 8003b9e:	4a13      	ldr	r2, [pc, #76]	; (8003bec <I2C_WaitOnSTOPRequestThroughIT+0x60>)
 8003ba0:	fba2 2303 	umull	r2, r3, r2, r3
 8003ba4:	0a1a      	lsrs	r2, r3, #8
 8003ba6:	4613      	mov	r3, r2
 8003ba8:	009b      	lsls	r3, r3, #2
 8003baa:	4413      	add	r3, r2
 8003bac:	60fb      	str	r3, [r7, #12]
  do
  {
    count--;
 8003bae:	68fb      	ldr	r3, [r7, #12]
 8003bb0:	3b01      	subs	r3, #1
 8003bb2:	60fb      	str	r3, [r7, #12]
    if (count == 0U)
 8003bb4:	68fb      	ldr	r3, [r7, #12]
 8003bb6:	2b00      	cmp	r3, #0
 8003bb8:	d107      	bne.n	8003bca <I2C_WaitOnSTOPRequestThroughIT+0x3e>
    {
      hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003bbe:	f043 0220 	orr.w	r2, r3, #32
 8003bc2:	687b      	ldr	r3, [r7, #4]
 8003bc4:	641a      	str	r2, [r3, #64]	; 0x40

      return HAL_ERROR;
 8003bc6:	2301      	movs	r3, #1
 8003bc8:	e008      	b.n	8003bdc <I2C_WaitOnSTOPRequestThroughIT+0x50>
    }
  }
  while (READ_BIT(hi2c->Instance->CR1, I2C_CR1_STOP) == I2C_CR1_STOP);
 8003bca:	687b      	ldr	r3, [r7, #4]
 8003bcc:	681b      	ldr	r3, [r3, #0]
 8003bce:	681b      	ldr	r3, [r3, #0]
 8003bd0:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8003bd4:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003bd8:	d0e9      	beq.n	8003bae <I2C_WaitOnSTOPRequestThroughIT+0x22>

  return HAL_OK;
 8003bda:	2300      	movs	r3, #0
}
 8003bdc:	4618      	mov	r0, r3
 8003bde:	3714      	adds	r7, #20
 8003be0:	46bd      	mov	sp, r7
 8003be2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003be6:	4770      	bx	lr
 8003be8:	20000000 	.word	0x20000000
 8003bec:	14f8b589 	.word	0x14f8b589

08003bf0 <I2C_ConvertOtherXferOptions>:
  * @brief  Convert I2Cx OTHER_xxx XferOptions to functional XferOptions.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ConvertOtherXferOptions(I2C_HandleTypeDef *hi2c)
{
 8003bf0:	b480      	push	{r7}
 8003bf2:	b083      	sub	sp, #12
 8003bf4:	af00      	add	r7, sp, #0
 8003bf6:	6078      	str	r0, [r7, #4]
  /* if user set XferOptions to I2C_OTHER_FRAME            */
  /* it request implicitly to generate a restart condition */
  /* set XferOptions to I2C_FIRST_FRAME                    */
  if (hi2c->XferOptions == I2C_OTHER_FRAME)
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003bfc:	f5b3 0f2a 	cmp.w	r3, #11141120	; 0xaa0000
 8003c00:	d103      	bne.n	8003c0a <I2C_ConvertOtherXferOptions+0x1a>
  {
    hi2c->XferOptions = I2C_FIRST_FRAME;
 8003c02:	687b      	ldr	r3, [r7, #4]
 8003c04:	2201      	movs	r2, #1
 8003c06:	62da      	str	r2, [r3, #44]	; 0x2c
  }
  else
  {
    /* Nothing to do */
  }
}
 8003c08:	e007      	b.n	8003c1a <I2C_ConvertOtherXferOptions+0x2a>
  else if (hi2c->XferOptions == I2C_OTHER_AND_LAST_FRAME)
 8003c0a:	687b      	ldr	r3, [r7, #4]
 8003c0c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003c0e:	f1b3 4f2a 	cmp.w	r3, #2852126720	; 0xaa000000
 8003c12:	d102      	bne.n	8003c1a <I2C_ConvertOtherXferOptions+0x2a>
    hi2c->XferOptions = I2C_FIRST_AND_LAST_FRAME;
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	2208      	movs	r2, #8
 8003c18:	62da      	str	r2, [r3, #44]	; 0x2c
}
 8003c1a:	bf00      	nop
 8003c1c:	370c      	adds	r7, #12
 8003c1e:	46bd      	mov	sp, r7
 8003c20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c24:	4770      	bx	lr

08003c26 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8003c26:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003c28:	b08f      	sub	sp, #60	; 0x3c
 8003c2a:	af0a      	add	r7, sp, #40	; 0x28
 8003c2c:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx;
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	2b00      	cmp	r3, #0
 8003c32:	d101      	bne.n	8003c38 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8003c34:	2301      	movs	r3, #1
 8003c36:	e10f      	b.n	8003e58 <HAL_PCD_Init+0x232>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  USBx = hpcd->Instance;
 8003c38:	687b      	ldr	r3, [r7, #4]
 8003c3a:	681b      	ldr	r3, [r3, #0]
 8003c3c:	60bb      	str	r3, [r7, #8]

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8003c3e:	687b      	ldr	r3, [r7, #4]
 8003c40:	f893 34bd 	ldrb.w	r3, [r3, #1213]	; 0x4bd
 8003c44:	b2db      	uxtb	r3, r3
 8003c46:	2b00      	cmp	r3, #0
 8003c48:	d106      	bne.n	8003c58 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8003c4a:	687b      	ldr	r3, [r7, #4]
 8003c4c:	2200      	movs	r2, #0
 8003c4e:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8003c52:	6878      	ldr	r0, [r7, #4]
 8003c54:	f008 f80e 	bl	800bc74 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8003c58:	687b      	ldr	r3, [r7, #4]
 8003c5a:	2203      	movs	r2, #3
 8003c5c:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd

  /* Disable DMA mode for FS instance */
  if ((USBx->CID & (0x1U << 8)) == 0U)
 8003c60:	68bb      	ldr	r3, [r7, #8]
 8003c62:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003c64:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003c68:	2b00      	cmp	r3, #0
 8003c6a:	d102      	bne.n	8003c72 <HAL_PCD_Init+0x4c>
  {
    hpcd->Init.dma_enable = 0U;
 8003c6c:	687b      	ldr	r3, [r7, #4]
 8003c6e:	2200      	movs	r2, #0
 8003c70:	611a      	str	r2, [r3, #16]
  }

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8003c72:	687b      	ldr	r3, [r7, #4]
 8003c74:	681b      	ldr	r3, [r3, #0]
 8003c76:	4618      	mov	r0, r3
 8003c78:	f004 fb61 	bl	800833e <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	681b      	ldr	r3, [r3, #0]
 8003c80:	603b      	str	r3, [r7, #0]
 8003c82:	687e      	ldr	r6, [r7, #4]
 8003c84:	466d      	mov	r5, sp
 8003c86:	f106 0410 	add.w	r4, r6, #16
 8003c8a:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003c8c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003c8e:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003c90:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003c92:	e894 0003 	ldmia.w	r4, {r0, r1}
 8003c96:	e885 0003 	stmia.w	r5, {r0, r1}
 8003c9a:	1d33      	adds	r3, r6, #4
 8003c9c:	cb0e      	ldmia	r3, {r1, r2, r3}
 8003c9e:	6838      	ldr	r0, [r7, #0]
 8003ca0:	f004 fa38 	bl	8008114 <USB_CoreInit>
 8003ca4:	4603      	mov	r3, r0
 8003ca6:	2b00      	cmp	r3, #0
 8003ca8:	d005      	beq.n	8003cb6 <HAL_PCD_Init+0x90>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	2202      	movs	r2, #2
 8003cae:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 8003cb2:	2301      	movs	r3, #1
 8003cb4:	e0d0      	b.n	8003e58 <HAL_PCD_Init+0x232>
  }

  /* Force Device Mode*/
  (void)USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE);
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	681b      	ldr	r3, [r3, #0]
 8003cba:	2100      	movs	r1, #0
 8003cbc:	4618      	mov	r0, r3
 8003cbe:	f004 fb4f 	bl	8008360 <USB_SetCurrentMode>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003cc2:	2300      	movs	r3, #0
 8003cc4:	73fb      	strb	r3, [r7, #15]
 8003cc6:	e04a      	b.n	8003d5e <HAL_PCD_Init+0x138>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8003cc8:	7bfa      	ldrb	r2, [r7, #15]
 8003cca:	6879      	ldr	r1, [r7, #4]
 8003ccc:	4613      	mov	r3, r2
 8003cce:	00db      	lsls	r3, r3, #3
 8003cd0:	4413      	add	r3, r2
 8003cd2:	009b      	lsls	r3, r3, #2
 8003cd4:	440b      	add	r3, r1
 8003cd6:	333d      	adds	r3, #61	; 0x3d
 8003cd8:	2201      	movs	r2, #1
 8003cda:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8003cdc:	7bfa      	ldrb	r2, [r7, #15]
 8003cde:	6879      	ldr	r1, [r7, #4]
 8003ce0:	4613      	mov	r3, r2
 8003ce2:	00db      	lsls	r3, r3, #3
 8003ce4:	4413      	add	r3, r2
 8003ce6:	009b      	lsls	r3, r3, #2
 8003ce8:	440b      	add	r3, r1
 8003cea:	333c      	adds	r3, #60	; 0x3c
 8003cec:	7bfa      	ldrb	r2, [r7, #15]
 8003cee:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8003cf0:	7bfa      	ldrb	r2, [r7, #15]
 8003cf2:	7bfb      	ldrb	r3, [r7, #15]
 8003cf4:	b298      	uxth	r0, r3
 8003cf6:	6879      	ldr	r1, [r7, #4]
 8003cf8:	4613      	mov	r3, r2
 8003cfa:	00db      	lsls	r3, r3, #3
 8003cfc:	4413      	add	r3, r2
 8003cfe:	009b      	lsls	r3, r3, #2
 8003d00:	440b      	add	r3, r1
 8003d02:	3344      	adds	r3, #68	; 0x44
 8003d04:	4602      	mov	r2, r0
 8003d06:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8003d08:	7bfa      	ldrb	r2, [r7, #15]
 8003d0a:	6879      	ldr	r1, [r7, #4]
 8003d0c:	4613      	mov	r3, r2
 8003d0e:	00db      	lsls	r3, r3, #3
 8003d10:	4413      	add	r3, r2
 8003d12:	009b      	lsls	r3, r3, #2
 8003d14:	440b      	add	r3, r1
 8003d16:	3340      	adds	r3, #64	; 0x40
 8003d18:	2200      	movs	r2, #0
 8003d1a:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8003d1c:	7bfa      	ldrb	r2, [r7, #15]
 8003d1e:	6879      	ldr	r1, [r7, #4]
 8003d20:	4613      	mov	r3, r2
 8003d22:	00db      	lsls	r3, r3, #3
 8003d24:	4413      	add	r3, r2
 8003d26:	009b      	lsls	r3, r3, #2
 8003d28:	440b      	add	r3, r1
 8003d2a:	3348      	adds	r3, #72	; 0x48
 8003d2c:	2200      	movs	r2, #0
 8003d2e:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8003d30:	7bfa      	ldrb	r2, [r7, #15]
 8003d32:	6879      	ldr	r1, [r7, #4]
 8003d34:	4613      	mov	r3, r2
 8003d36:	00db      	lsls	r3, r3, #3
 8003d38:	4413      	add	r3, r2
 8003d3a:	009b      	lsls	r3, r3, #2
 8003d3c:	440b      	add	r3, r1
 8003d3e:	334c      	adds	r3, #76	; 0x4c
 8003d40:	2200      	movs	r2, #0
 8003d42:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8003d44:	7bfa      	ldrb	r2, [r7, #15]
 8003d46:	6879      	ldr	r1, [r7, #4]
 8003d48:	4613      	mov	r3, r2
 8003d4a:	00db      	lsls	r3, r3, #3
 8003d4c:	4413      	add	r3, r2
 8003d4e:	009b      	lsls	r3, r3, #2
 8003d50:	440b      	add	r3, r1
 8003d52:	3354      	adds	r3, #84	; 0x54
 8003d54:	2200      	movs	r2, #0
 8003d56:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003d58:	7bfb      	ldrb	r3, [r7, #15]
 8003d5a:	3301      	adds	r3, #1
 8003d5c:	73fb      	strb	r3, [r7, #15]
 8003d5e:	7bfa      	ldrb	r2, [r7, #15]
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	685b      	ldr	r3, [r3, #4]
 8003d64:	429a      	cmp	r2, r3
 8003d66:	d3af      	bcc.n	8003cc8 <HAL_PCD_Init+0xa2>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003d68:	2300      	movs	r3, #0
 8003d6a:	73fb      	strb	r3, [r7, #15]
 8003d6c:	e044      	b.n	8003df8 <HAL_PCD_Init+0x1d2>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8003d6e:	7bfa      	ldrb	r2, [r7, #15]
 8003d70:	6879      	ldr	r1, [r7, #4]
 8003d72:	4613      	mov	r3, r2
 8003d74:	00db      	lsls	r3, r3, #3
 8003d76:	4413      	add	r3, r2
 8003d78:	009b      	lsls	r3, r3, #2
 8003d7a:	440b      	add	r3, r1
 8003d7c:	f203 237d 	addw	r3, r3, #637	; 0x27d
 8003d80:	2200      	movs	r2, #0
 8003d82:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8003d84:	7bfa      	ldrb	r2, [r7, #15]
 8003d86:	6879      	ldr	r1, [r7, #4]
 8003d88:	4613      	mov	r3, r2
 8003d8a:	00db      	lsls	r3, r3, #3
 8003d8c:	4413      	add	r3, r2
 8003d8e:	009b      	lsls	r3, r3, #2
 8003d90:	440b      	add	r3, r1
 8003d92:	f503 731f 	add.w	r3, r3, #636	; 0x27c
 8003d96:	7bfa      	ldrb	r2, [r7, #15]
 8003d98:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8003d9a:	7bfa      	ldrb	r2, [r7, #15]
 8003d9c:	6879      	ldr	r1, [r7, #4]
 8003d9e:	4613      	mov	r3, r2
 8003da0:	00db      	lsls	r3, r3, #3
 8003da2:	4413      	add	r3, r2
 8003da4:	009b      	lsls	r3, r3, #2
 8003da6:	440b      	add	r3, r1
 8003da8:	f503 7320 	add.w	r3, r3, #640	; 0x280
 8003dac:	2200      	movs	r2, #0
 8003dae:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8003db0:	7bfa      	ldrb	r2, [r7, #15]
 8003db2:	6879      	ldr	r1, [r7, #4]
 8003db4:	4613      	mov	r3, r2
 8003db6:	00db      	lsls	r3, r3, #3
 8003db8:	4413      	add	r3, r2
 8003dba:	009b      	lsls	r3, r3, #2
 8003dbc:	440b      	add	r3, r1
 8003dbe:	f503 7322 	add.w	r3, r3, #648	; 0x288
 8003dc2:	2200      	movs	r2, #0
 8003dc4:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8003dc6:	7bfa      	ldrb	r2, [r7, #15]
 8003dc8:	6879      	ldr	r1, [r7, #4]
 8003dca:	4613      	mov	r3, r2
 8003dcc:	00db      	lsls	r3, r3, #3
 8003dce:	4413      	add	r3, r2
 8003dd0:	009b      	lsls	r3, r3, #2
 8003dd2:	440b      	add	r3, r1
 8003dd4:	f503 7323 	add.w	r3, r3, #652	; 0x28c
 8003dd8:	2200      	movs	r2, #0
 8003dda:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8003ddc:	7bfa      	ldrb	r2, [r7, #15]
 8003dde:	6879      	ldr	r1, [r7, #4]
 8003de0:	4613      	mov	r3, r2
 8003de2:	00db      	lsls	r3, r3, #3
 8003de4:	4413      	add	r3, r2
 8003de6:	009b      	lsls	r3, r3, #2
 8003de8:	440b      	add	r3, r1
 8003dea:	f503 7325 	add.w	r3, r3, #660	; 0x294
 8003dee:	2200      	movs	r2, #0
 8003df0:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003df2:	7bfb      	ldrb	r3, [r7, #15]
 8003df4:	3301      	adds	r3, #1
 8003df6:	73fb      	strb	r3, [r7, #15]
 8003df8:	7bfa      	ldrb	r2, [r7, #15]
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	685b      	ldr	r3, [r3, #4]
 8003dfe:	429a      	cmp	r2, r3
 8003e00:	d3b5      	bcc.n	8003d6e <HAL_PCD_Init+0x148>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8003e02:	687b      	ldr	r3, [r7, #4]
 8003e04:	681b      	ldr	r3, [r3, #0]
 8003e06:	603b      	str	r3, [r7, #0]
 8003e08:	687e      	ldr	r6, [r7, #4]
 8003e0a:	466d      	mov	r5, sp
 8003e0c:	f106 0410 	add.w	r4, r6, #16
 8003e10:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003e12:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003e14:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8003e16:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8003e18:	e894 0003 	ldmia.w	r4, {r0, r1}
 8003e1c:	e885 0003 	stmia.w	r5, {r0, r1}
 8003e20:	1d33      	adds	r3, r6, #4
 8003e22:	cb0e      	ldmia	r3, {r1, r2, r3}
 8003e24:	6838      	ldr	r0, [r7, #0]
 8003e26:	f004 fae7 	bl	80083f8 <USB_DevInit>
 8003e2a:	4603      	mov	r3, r0
 8003e2c:	2b00      	cmp	r3, #0
 8003e2e:	d005      	beq.n	8003e3c <HAL_PCD_Init+0x216>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8003e30:	687b      	ldr	r3, [r7, #4]
 8003e32:	2202      	movs	r2, #2
 8003e34:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
    return HAL_ERROR;
 8003e38:	2301      	movs	r3, #1
 8003e3a:	e00d      	b.n	8003e58 <HAL_PCD_Init+0x232>
  }

  hpcd->USB_Address = 0U;
 8003e3c:	687b      	ldr	r3, [r7, #4]
 8003e3e:	2200      	movs	r2, #0
 8003e40:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  hpcd->State = HAL_PCD_STATE_READY;
 8003e44:	687b      	ldr	r3, [r7, #4]
 8003e46:	2201      	movs	r2, #1
 8003e48:	f883 24bd 	strb.w	r2, [r3, #1213]	; 0x4bd
  if (hpcd->Init.lpm_enable == 1U)
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	681b      	ldr	r3, [r3, #0]
 8003e50:	4618      	mov	r0, r3
 8003e52:	f005 fc36 	bl	80096c2 <USB_DevDisconnect>

  return HAL_OK;
 8003e56:	2300      	movs	r3, #0
}
 8003e58:	4618      	mov	r0, r3
 8003e5a:	3714      	adds	r7, #20
 8003e5c:	46bd      	mov	sp, r7
 8003e5e:	bdf0      	pop	{r4, r5, r6, r7, pc}

08003e60 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8003e60:	b580      	push	{r7, lr}
 8003e62:	b084      	sub	sp, #16
 8003e64:	af00      	add	r7, sp, #0
 8003e66:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8003e68:	687b      	ldr	r3, [r7, #4]
 8003e6a:	681b      	ldr	r3, [r3, #0]
 8003e6c:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hpcd);
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 8003e74:	2b01      	cmp	r3, #1
 8003e76:	d101      	bne.n	8003e7c <HAL_PCD_Start+0x1c>
 8003e78:	2302      	movs	r3, #2
 8003e7a:	e020      	b.n	8003ebe <HAL_PCD_Start+0x5e>
 8003e7c:	687b      	ldr	r3, [r7, #4]
 8003e7e:	2201      	movs	r2, #1
 8003e80:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  if ((hpcd->Init.battery_charging_enable == 1U) &&
 8003e84:	687b      	ldr	r3, [r7, #4]
 8003e86:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003e88:	2b01      	cmp	r3, #1
 8003e8a:	d109      	bne.n	8003ea0 <HAL_PCD_Start+0x40>
      (hpcd->Init.phy_itface != USB_OTG_ULPI_PHY))
 8003e8c:	687b      	ldr	r3, [r7, #4]
 8003e8e:	699b      	ldr	r3, [r3, #24]
  if ((hpcd->Init.battery_charging_enable == 1U) &&
 8003e90:	2b01      	cmp	r3, #1
 8003e92:	d005      	beq.n	8003ea0 <HAL_PCD_Start+0x40>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8003e94:	68fb      	ldr	r3, [r7, #12]
 8003e96:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003e98:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8003e9c:	68fb      	ldr	r3, [r7, #12]
 8003e9e:	639a      	str	r2, [r3, #56]	; 0x38
  }

  __HAL_PCD_ENABLE(hpcd);
 8003ea0:	687b      	ldr	r3, [r7, #4]
 8003ea2:	681b      	ldr	r3, [r3, #0]
 8003ea4:	4618      	mov	r0, r3
 8003ea6:	f004 fa39 	bl	800831c <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 8003eaa:	687b      	ldr	r3, [r7, #4]
 8003eac:	681b      	ldr	r3, [r3, #0]
 8003eae:	4618      	mov	r0, r3
 8003eb0:	f005 fbe6 	bl	8009680 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8003eb4:	687b      	ldr	r3, [r7, #4]
 8003eb6:	2200      	movs	r2, #0
 8003eb8:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 8003ebc:	2300      	movs	r3, #0
}
 8003ebe:	4618      	mov	r0, r3
 8003ec0:	3710      	adds	r7, #16
 8003ec2:	46bd      	mov	sp, r7
 8003ec4:	bd80      	pop	{r7, pc}

08003ec6 <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8003ec6:	b590      	push	{r4, r7, lr}
 8003ec8:	b08d      	sub	sp, #52	; 0x34
 8003eca:	af00      	add	r7, sp, #0
 8003ecc:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	681b      	ldr	r3, [r3, #0]
 8003ed2:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003ed4:	6a3b      	ldr	r3, [r7, #32]
 8003ed6:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 8003ed8:	687b      	ldr	r3, [r7, #4]
 8003eda:	681b      	ldr	r3, [r3, #0]
 8003edc:	4618      	mov	r0, r3
 8003ede:	f005 fca4 	bl	800982a <USB_GetMode>
 8003ee2:	4603      	mov	r3, r0
 8003ee4:	2b00      	cmp	r3, #0
 8003ee6:	f040 848a 	bne.w	80047fe <HAL_PCD_IRQHandler+0x938>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	681b      	ldr	r3, [r3, #0]
 8003eee:	4618      	mov	r0, r3
 8003ef0:	f005 fc08 	bl	8009704 <USB_ReadInterrupts>
 8003ef4:	4603      	mov	r3, r0
 8003ef6:	2b00      	cmp	r3, #0
 8003ef8:	f000 8480 	beq.w	80047fc <HAL_PCD_IRQHandler+0x936>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 8003efc:	69fb      	ldr	r3, [r7, #28]
 8003efe:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8003f02:	689b      	ldr	r3, [r3, #8]
 8003f04:	0a1b      	lsrs	r3, r3, #8
 8003f06:	f3c3 020d 	ubfx	r2, r3, #0, #14
 8003f0a:	687b      	ldr	r3, [r7, #4]
 8003f0c:	f8c3 24fc 	str.w	r2, [r3, #1276]	; 0x4fc

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 8003f10:	687b      	ldr	r3, [r7, #4]
 8003f12:	681b      	ldr	r3, [r3, #0]
 8003f14:	4618      	mov	r0, r3
 8003f16:	f005 fbf5 	bl	8009704 <USB_ReadInterrupts>
 8003f1a:	4603      	mov	r3, r0
 8003f1c:	f003 0302 	and.w	r3, r3, #2
 8003f20:	2b02      	cmp	r3, #2
 8003f22:	d107      	bne.n	8003f34 <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 8003f24:	687b      	ldr	r3, [r7, #4]
 8003f26:	681b      	ldr	r3, [r3, #0]
 8003f28:	695a      	ldr	r2, [r3, #20]
 8003f2a:	687b      	ldr	r3, [r7, #4]
 8003f2c:	681b      	ldr	r3, [r3, #0]
 8003f2e:	f002 0202 	and.w	r2, r2, #2
 8003f32:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 8003f34:	687b      	ldr	r3, [r7, #4]
 8003f36:	681b      	ldr	r3, [r3, #0]
 8003f38:	4618      	mov	r0, r3
 8003f3a:	f005 fbe3 	bl	8009704 <USB_ReadInterrupts>
 8003f3e:	4603      	mov	r3, r0
 8003f40:	f003 0310 	and.w	r3, r3, #16
 8003f44:	2b10      	cmp	r3, #16
 8003f46:	d161      	bne.n	800400c <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	681b      	ldr	r3, [r3, #0]
 8003f4c:	699a      	ldr	r2, [r3, #24]
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	681b      	ldr	r3, [r3, #0]
 8003f52:	f022 0210 	bic.w	r2, r2, #16
 8003f56:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 8003f58:	6a3b      	ldr	r3, [r7, #32]
 8003f5a:	6a1b      	ldr	r3, [r3, #32]
 8003f5c:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 8003f5e:	69bb      	ldr	r3, [r7, #24]
 8003f60:	f003 020f 	and.w	r2, r3, #15
 8003f64:	4613      	mov	r3, r2
 8003f66:	00db      	lsls	r3, r3, #3
 8003f68:	4413      	add	r3, r2
 8003f6a:	009b      	lsls	r3, r3, #2
 8003f6c:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8003f70:	687a      	ldr	r2, [r7, #4]
 8003f72:	4413      	add	r3, r2
 8003f74:	3304      	adds	r3, #4
 8003f76:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 8003f78:	69bb      	ldr	r3, [r7, #24]
 8003f7a:	0c5b      	lsrs	r3, r3, #17
 8003f7c:	f003 030f 	and.w	r3, r3, #15
 8003f80:	2b02      	cmp	r3, #2
 8003f82:	d124      	bne.n	8003fce <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 8003f84:	69ba      	ldr	r2, [r7, #24]
 8003f86:	f647 73f0 	movw	r3, #32752	; 0x7ff0
 8003f8a:	4013      	ands	r3, r2
 8003f8c:	2b00      	cmp	r3, #0
 8003f8e:	d035      	beq.n	8003ffc <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8003f90:	697b      	ldr	r3, [r7, #20]
 8003f92:	6919      	ldr	r1, [r3, #16]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 8003f94:	69bb      	ldr	r3, [r7, #24]
 8003f96:	091b      	lsrs	r3, r3, #4
 8003f98:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8003f9a:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8003f9e:	b29b      	uxth	r3, r3
 8003fa0:	461a      	mov	r2, r3
 8003fa2:	6a38      	ldr	r0, [r7, #32]
 8003fa4:	f005 fa1a 	bl	80093dc <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8003fa8:	697b      	ldr	r3, [r7, #20]
 8003faa:	691a      	ldr	r2, [r3, #16]
 8003fac:	69bb      	ldr	r3, [r7, #24]
 8003fae:	091b      	lsrs	r3, r3, #4
 8003fb0:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8003fb4:	441a      	add	r2, r3
 8003fb6:	697b      	ldr	r3, [r7, #20]
 8003fb8:	611a      	str	r2, [r3, #16]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8003fba:	697b      	ldr	r3, [r7, #20]
 8003fbc:	6a1a      	ldr	r2, [r3, #32]
 8003fbe:	69bb      	ldr	r3, [r7, #24]
 8003fc0:	091b      	lsrs	r3, r3, #4
 8003fc2:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8003fc6:	441a      	add	r2, r3
 8003fc8:	697b      	ldr	r3, [r7, #20]
 8003fca:	621a      	str	r2, [r3, #32]
 8003fcc:	e016      	b.n	8003ffc <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 8003fce:	69bb      	ldr	r3, [r7, #24]
 8003fd0:	0c5b      	lsrs	r3, r3, #17
 8003fd2:	f003 030f 	and.w	r3, r3, #15
 8003fd6:	2b06      	cmp	r3, #6
 8003fd8:	d110      	bne.n	8003ffc <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 8003fda:	687b      	ldr	r3, [r7, #4]
 8003fdc:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8003fe0:	2208      	movs	r2, #8
 8003fe2:	4619      	mov	r1, r3
 8003fe4:	6a38      	ldr	r0, [r7, #32]
 8003fe6:	f005 f9f9 	bl	80093dc <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8003fea:	697b      	ldr	r3, [r7, #20]
 8003fec:	6a1a      	ldr	r2, [r3, #32]
 8003fee:	69bb      	ldr	r3, [r7, #24]
 8003ff0:	091b      	lsrs	r3, r3, #4
 8003ff2:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8003ff6:	441a      	add	r2, r3
 8003ff8:	697b      	ldr	r3, [r7, #20]
 8003ffa:	621a      	str	r2, [r3, #32]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8003ffc:	687b      	ldr	r3, [r7, #4]
 8003ffe:	681b      	ldr	r3, [r3, #0]
 8004000:	699a      	ldr	r2, [r3, #24]
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	681b      	ldr	r3, [r3, #0]
 8004006:	f042 0210 	orr.w	r2, r2, #16
 800400a:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 800400c:	687b      	ldr	r3, [r7, #4]
 800400e:	681b      	ldr	r3, [r3, #0]
 8004010:	4618      	mov	r0, r3
 8004012:	f005 fb77 	bl	8009704 <USB_ReadInterrupts>
 8004016:	4603      	mov	r3, r0
 8004018:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 800401c:	f5b3 2f00 	cmp.w	r3, #524288	; 0x80000
 8004020:	f040 80a7 	bne.w	8004172 <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 8004024:	2300      	movs	r3, #0
 8004026:	627b      	str	r3, [r7, #36]	; 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	681b      	ldr	r3, [r3, #0]
 800402c:	4618      	mov	r0, r3
 800402e:	f005 fb7c 	bl	800972a <USB_ReadDevAllOutEpInterrupt>
 8004032:	62b8      	str	r0, [r7, #40]	; 0x28

      while (ep_intr != 0U)
 8004034:	e099      	b.n	800416a <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 8004036:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004038:	f003 0301 	and.w	r3, r3, #1
 800403c:	2b00      	cmp	r3, #0
 800403e:	f000 808e 	beq.w	800415e <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	681b      	ldr	r3, [r3, #0]
 8004046:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004048:	b2d2      	uxtb	r2, r2
 800404a:	4611      	mov	r1, r2
 800404c:	4618      	mov	r0, r3
 800404e:	f005 fba0 	bl	8009792 <USB_ReadDevOutEPInterrupt>
 8004052:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 8004054:	693b      	ldr	r3, [r7, #16]
 8004056:	f003 0301 	and.w	r3, r3, #1
 800405a:	2b00      	cmp	r3, #0
 800405c:	d00c      	beq.n	8004078 <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 800405e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004060:	015a      	lsls	r2, r3, #5
 8004062:	69fb      	ldr	r3, [r7, #28]
 8004064:	4413      	add	r3, r2
 8004066:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800406a:	461a      	mov	r2, r3
 800406c:	2301      	movs	r3, #1
 800406e:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 8004070:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8004072:	6878      	ldr	r0, [r7, #4]
 8004074:	f000 fec2 	bl	8004dfc <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 8004078:	693b      	ldr	r3, [r7, #16]
 800407a:	f003 0308 	and.w	r3, r3, #8
 800407e:	2b00      	cmp	r3, #0
 8004080:	d00c      	beq.n	800409c <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 8004082:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004084:	015a      	lsls	r2, r3, #5
 8004086:	69fb      	ldr	r3, [r7, #28]
 8004088:	4413      	add	r3, r2
 800408a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800408e:	461a      	mov	r2, r3
 8004090:	2308      	movs	r3, #8
 8004092:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 8004094:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8004096:	6878      	ldr	r0, [r7, #4]
 8004098:	f000 ff98 	bl	8004fcc <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 800409c:	693b      	ldr	r3, [r7, #16]
 800409e:	f003 0310 	and.w	r3, r3, #16
 80040a2:	2b00      	cmp	r3, #0
 80040a4:	d008      	beq.n	80040b8 <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 80040a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80040a8:	015a      	lsls	r2, r3, #5
 80040aa:	69fb      	ldr	r3, [r7, #28]
 80040ac:	4413      	add	r3, r2
 80040ae:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80040b2:	461a      	mov	r2, r3
 80040b4:	2310      	movs	r3, #16
 80040b6:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 80040b8:	693b      	ldr	r3, [r7, #16]
 80040ba:	f003 0302 	and.w	r3, r3, #2
 80040be:	2b00      	cmp	r3, #0
 80040c0:	d030      	beq.n	8004124 <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 80040c2:	6a3b      	ldr	r3, [r7, #32]
 80040c4:	695b      	ldr	r3, [r3, #20]
 80040c6:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80040ca:	2b80      	cmp	r3, #128	; 0x80
 80040cc:	d109      	bne.n	80040e2 <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 80040ce:	69fb      	ldr	r3, [r7, #28]
 80040d0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80040d4:	685b      	ldr	r3, [r3, #4]
 80040d6:	69fa      	ldr	r2, [r7, #28]
 80040d8:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80040dc:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80040e0:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 80040e2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80040e4:	4613      	mov	r3, r2
 80040e6:	00db      	lsls	r3, r3, #3
 80040e8:	4413      	add	r3, r2
 80040ea:	009b      	lsls	r3, r3, #2
 80040ec:	f503 731e 	add.w	r3, r3, #632	; 0x278
 80040f0:	687a      	ldr	r2, [r7, #4]
 80040f2:	4413      	add	r3, r2
 80040f4:	3304      	adds	r3, #4
 80040f6:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 80040f8:	697b      	ldr	r3, [r7, #20]
 80040fa:	78db      	ldrb	r3, [r3, #3]
 80040fc:	2b01      	cmp	r3, #1
 80040fe:	d108      	bne.n	8004112 <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 8004100:	697b      	ldr	r3, [r7, #20]
 8004102:	2200      	movs	r2, #0
 8004104:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 8004106:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004108:	b2db      	uxtb	r3, r3
 800410a:	4619      	mov	r1, r3
 800410c:	6878      	ldr	r0, [r7, #4]
 800410e:	f007 feb7 	bl	800be80 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 8004112:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004114:	015a      	lsls	r2, r3, #5
 8004116:	69fb      	ldr	r3, [r7, #28]
 8004118:	4413      	add	r3, r2
 800411a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800411e:	461a      	mov	r2, r3
 8004120:	2302      	movs	r3, #2
 8004122:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8004124:	693b      	ldr	r3, [r7, #16]
 8004126:	f003 0320 	and.w	r3, r3, #32
 800412a:	2b00      	cmp	r3, #0
 800412c:	d008      	beq.n	8004140 <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 800412e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004130:	015a      	lsls	r2, r3, #5
 8004132:	69fb      	ldr	r3, [r7, #28]
 8004134:	4413      	add	r3, r2
 8004136:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800413a:	461a      	mov	r2, r3
 800413c:	2320      	movs	r3, #32
 800413e:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 8004140:	693b      	ldr	r3, [r7, #16]
 8004142:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8004146:	2b00      	cmp	r3, #0
 8004148:	d009      	beq.n	800415e <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 800414a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800414c:	015a      	lsls	r2, r3, #5
 800414e:	69fb      	ldr	r3, [r7, #28]
 8004150:	4413      	add	r3, r2
 8004152:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004156:	461a      	mov	r2, r3
 8004158:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800415c:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 800415e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004160:	3301      	adds	r3, #1
 8004162:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 8004164:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004166:	085b      	lsrs	r3, r3, #1
 8004168:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 800416a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800416c:	2b00      	cmp	r3, #0
 800416e:	f47f af62 	bne.w	8004036 <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 8004172:	687b      	ldr	r3, [r7, #4]
 8004174:	681b      	ldr	r3, [r3, #0]
 8004176:	4618      	mov	r0, r3
 8004178:	f005 fac4 	bl	8009704 <USB_ReadInterrupts>
 800417c:	4603      	mov	r3, r0
 800417e:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8004182:	f5b3 2f80 	cmp.w	r3, #262144	; 0x40000
 8004186:	f040 80db 	bne.w	8004340 <HAL_PCD_IRQHandler+0x47a>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 800418a:	687b      	ldr	r3, [r7, #4]
 800418c:	681b      	ldr	r3, [r3, #0]
 800418e:	4618      	mov	r0, r3
 8004190:	f005 fae5 	bl	800975e <USB_ReadDevAllInEpInterrupt>
 8004194:	62b8      	str	r0, [r7, #40]	; 0x28

      epnum = 0U;
 8004196:	2300      	movs	r3, #0
 8004198:	627b      	str	r3, [r7, #36]	; 0x24

      while (ep_intr != 0U)
 800419a:	e0cd      	b.n	8004338 <HAL_PCD_IRQHandler+0x472>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 800419c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800419e:	f003 0301 	and.w	r3, r3, #1
 80041a2:	2b00      	cmp	r3, #0
 80041a4:	f000 80c2 	beq.w	800432c <HAL_PCD_IRQHandler+0x466>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	681b      	ldr	r3, [r3, #0]
 80041ac:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80041ae:	b2d2      	uxtb	r2, r2
 80041b0:	4611      	mov	r1, r2
 80041b2:	4618      	mov	r0, r3
 80041b4:	f005 fb0b 	bl	80097ce <USB_ReadDevInEPInterrupt>
 80041b8:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 80041ba:	693b      	ldr	r3, [r7, #16]
 80041bc:	f003 0301 	and.w	r3, r3, #1
 80041c0:	2b00      	cmp	r3, #0
 80041c2:	d057      	beq.n	8004274 <HAL_PCD_IRQHandler+0x3ae>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 80041c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80041c6:	f003 030f 	and.w	r3, r3, #15
 80041ca:	2201      	movs	r2, #1
 80041cc:	fa02 f303 	lsl.w	r3, r2, r3
 80041d0:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 80041d2:	69fb      	ldr	r3, [r7, #28]
 80041d4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80041d8:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 80041da:	68fb      	ldr	r3, [r7, #12]
 80041dc:	43db      	mvns	r3, r3
 80041de:	69f9      	ldr	r1, [r7, #28]
 80041e0:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80041e4:	4013      	ands	r3, r2
 80041e6:	634b      	str	r3, [r1, #52]	; 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 80041e8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80041ea:	015a      	lsls	r2, r3, #5
 80041ec:	69fb      	ldr	r3, [r7, #28]
 80041ee:	4413      	add	r3, r2
 80041f0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80041f4:	461a      	mov	r2, r3
 80041f6:	2301      	movs	r3, #1
 80041f8:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 80041fa:	687b      	ldr	r3, [r7, #4]
 80041fc:	691b      	ldr	r3, [r3, #16]
 80041fe:	2b01      	cmp	r3, #1
 8004200:	d132      	bne.n	8004268 <HAL_PCD_IRQHandler+0x3a2>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 8004202:	6879      	ldr	r1, [r7, #4]
 8004204:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004206:	4613      	mov	r3, r2
 8004208:	00db      	lsls	r3, r3, #3
 800420a:	4413      	add	r3, r2
 800420c:	009b      	lsls	r3, r3, #2
 800420e:	440b      	add	r3, r1
 8004210:	334c      	adds	r3, #76	; 0x4c
 8004212:	6819      	ldr	r1, [r3, #0]
 8004214:	6878      	ldr	r0, [r7, #4]
 8004216:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004218:	4613      	mov	r3, r2
 800421a:	00db      	lsls	r3, r3, #3
 800421c:	4413      	add	r3, r2
 800421e:	009b      	lsls	r3, r3, #2
 8004220:	4403      	add	r3, r0
 8004222:	3348      	adds	r3, #72	; 0x48
 8004224:	681b      	ldr	r3, [r3, #0]
 8004226:	4419      	add	r1, r3
 8004228:	6878      	ldr	r0, [r7, #4]
 800422a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800422c:	4613      	mov	r3, r2
 800422e:	00db      	lsls	r3, r3, #3
 8004230:	4413      	add	r3, r2
 8004232:	009b      	lsls	r3, r3, #2
 8004234:	4403      	add	r3, r0
 8004236:	334c      	adds	r3, #76	; 0x4c
 8004238:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 800423a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800423c:	2b00      	cmp	r3, #0
 800423e:	d113      	bne.n	8004268 <HAL_PCD_IRQHandler+0x3a2>
 8004240:	6879      	ldr	r1, [r7, #4]
 8004242:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004244:	4613      	mov	r3, r2
 8004246:	00db      	lsls	r3, r3, #3
 8004248:	4413      	add	r3, r2
 800424a:	009b      	lsls	r3, r3, #2
 800424c:	440b      	add	r3, r1
 800424e:	3354      	adds	r3, #84	; 0x54
 8004250:	681b      	ldr	r3, [r3, #0]
 8004252:	2b00      	cmp	r3, #0
 8004254:	d108      	bne.n	8004268 <HAL_PCD_IRQHandler+0x3a2>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8004256:	687b      	ldr	r3, [r7, #4]
 8004258:	6818      	ldr	r0, [r3, #0]
 800425a:	687b      	ldr	r3, [r7, #4]
 800425c:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8004260:	461a      	mov	r2, r3
 8004262:	2101      	movs	r1, #1
 8004264:	f005 fb12 	bl	800988c <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 8004268:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800426a:	b2db      	uxtb	r3, r3
 800426c:	4619      	mov	r1, r3
 800426e:	6878      	ldr	r0, [r7, #4]
 8004270:	f007 fd81 	bl	800bd76 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 8004274:	693b      	ldr	r3, [r7, #16]
 8004276:	f003 0308 	and.w	r3, r3, #8
 800427a:	2b00      	cmp	r3, #0
 800427c:	d008      	beq.n	8004290 <HAL_PCD_IRQHandler+0x3ca>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 800427e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004280:	015a      	lsls	r2, r3, #5
 8004282:	69fb      	ldr	r3, [r7, #28]
 8004284:	4413      	add	r3, r2
 8004286:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800428a:	461a      	mov	r2, r3
 800428c:	2308      	movs	r3, #8
 800428e:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 8004290:	693b      	ldr	r3, [r7, #16]
 8004292:	f003 0310 	and.w	r3, r3, #16
 8004296:	2b00      	cmp	r3, #0
 8004298:	d008      	beq.n	80042ac <HAL_PCD_IRQHandler+0x3e6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 800429a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800429c:	015a      	lsls	r2, r3, #5
 800429e:	69fb      	ldr	r3, [r7, #28]
 80042a0:	4413      	add	r3, r2
 80042a2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80042a6:	461a      	mov	r2, r3
 80042a8:	2310      	movs	r3, #16
 80042aa:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 80042ac:	693b      	ldr	r3, [r7, #16]
 80042ae:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80042b2:	2b00      	cmp	r3, #0
 80042b4:	d008      	beq.n	80042c8 <HAL_PCD_IRQHandler+0x402>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 80042b6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80042b8:	015a      	lsls	r2, r3, #5
 80042ba:	69fb      	ldr	r3, [r7, #28]
 80042bc:	4413      	add	r3, r2
 80042be:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80042c2:	461a      	mov	r2, r3
 80042c4:	2340      	movs	r3, #64	; 0x40
 80042c6:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 80042c8:	693b      	ldr	r3, [r7, #16]
 80042ca:	f003 0302 	and.w	r3, r3, #2
 80042ce:	2b00      	cmp	r3, #0
 80042d0:	d023      	beq.n	800431a <HAL_PCD_IRQHandler+0x454>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 80042d2:	6a79      	ldr	r1, [r7, #36]	; 0x24
 80042d4:	6a38      	ldr	r0, [r7, #32]
 80042d6:	f004 f9f3 	bl	80086c0 <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 80042da:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80042dc:	4613      	mov	r3, r2
 80042de:	00db      	lsls	r3, r3, #3
 80042e0:	4413      	add	r3, r2
 80042e2:	009b      	lsls	r3, r3, #2
 80042e4:	3338      	adds	r3, #56	; 0x38
 80042e6:	687a      	ldr	r2, [r7, #4]
 80042e8:	4413      	add	r3, r2
 80042ea:	3304      	adds	r3, #4
 80042ec:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 80042ee:	697b      	ldr	r3, [r7, #20]
 80042f0:	78db      	ldrb	r3, [r3, #3]
 80042f2:	2b01      	cmp	r3, #1
 80042f4:	d108      	bne.n	8004308 <HAL_PCD_IRQHandler+0x442>
            {
              ep->is_iso_incomplete = 0U;
 80042f6:	697b      	ldr	r3, [r7, #20]
 80042f8:	2200      	movs	r2, #0
 80042fa:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 80042fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80042fe:	b2db      	uxtb	r3, r3
 8004300:	4619      	mov	r1, r3
 8004302:	6878      	ldr	r0, [r7, #4]
 8004304:	f007 fdce 	bl	800bea4 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 8004308:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800430a:	015a      	lsls	r2, r3, #5
 800430c:	69fb      	ldr	r3, [r7, #28]
 800430e:	4413      	add	r3, r2
 8004310:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004314:	461a      	mov	r2, r3
 8004316:	2302      	movs	r3, #2
 8004318:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 800431a:	693b      	ldr	r3, [r7, #16]
 800431c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004320:	2b00      	cmp	r3, #0
 8004322:	d003      	beq.n	800432c <HAL_PCD_IRQHandler+0x466>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 8004324:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8004326:	6878      	ldr	r0, [r7, #4]
 8004328:	f000 fcdb 	bl	8004ce2 <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 800432c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800432e:	3301      	adds	r3, #1
 8004330:	627b      	str	r3, [r7, #36]	; 0x24
        ep_intr >>= 1U;
 8004332:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004334:	085b      	lsrs	r3, r3, #1
 8004336:	62bb      	str	r3, [r7, #40]	; 0x28
      while (ep_intr != 0U)
 8004338:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800433a:	2b00      	cmp	r3, #0
 800433c:	f47f af2e 	bne.w	800419c <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	681b      	ldr	r3, [r3, #0]
 8004344:	4618      	mov	r0, r3
 8004346:	f005 f9dd 	bl	8009704 <USB_ReadInterrupts>
 800434a:	4603      	mov	r3, r0
 800434c:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8004350:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8004354:	d122      	bne.n	800439c <HAL_PCD_IRQHandler+0x4d6>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8004356:	69fb      	ldr	r3, [r7, #28]
 8004358:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800435c:	685b      	ldr	r3, [r3, #4]
 800435e:	69fa      	ldr	r2, [r7, #28]
 8004360:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8004364:	f023 0301 	bic.w	r3, r3, #1
 8004368:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	f893 34f4 	ldrb.w	r3, [r3, #1268]	; 0x4f4
 8004370:	2b01      	cmp	r3, #1
 8004372:	d108      	bne.n	8004386 <HAL_PCD_IRQHandler+0x4c0>
      {
        hpcd->LPM_State = LPM_L0;
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	2200      	movs	r2, #0
 8004378:	f883 24f4 	strb.w	r2, [r3, #1268]	; 0x4f4

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 800437c:	2100      	movs	r1, #0
 800437e:	6878      	ldr	r0, [r7, #4]
 8004380:	f000 fec2 	bl	8005108 <HAL_PCDEx_LPM_Callback>
 8004384:	e002      	b.n	800438c <HAL_PCD_IRQHandler+0x4c6>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 8004386:	6878      	ldr	r0, [r7, #4]
 8004388:	f007 fd6c 	bl	800be64 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	681b      	ldr	r3, [r3, #0]
 8004390:	695a      	ldr	r2, [r3, #20]
 8004392:	687b      	ldr	r3, [r7, #4]
 8004394:	681b      	ldr	r3, [r3, #0]
 8004396:	f002 4200 	and.w	r2, r2, #2147483648	; 0x80000000
 800439a:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 800439c:	687b      	ldr	r3, [r7, #4]
 800439e:	681b      	ldr	r3, [r3, #0]
 80043a0:	4618      	mov	r0, r3
 80043a2:	f005 f9af 	bl	8009704 <USB_ReadInterrupts>
 80043a6:	4603      	mov	r3, r0
 80043a8:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80043ac:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80043b0:	d112      	bne.n	80043d8 <HAL_PCD_IRQHandler+0x512>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 80043b2:	69fb      	ldr	r3, [r7, #28]
 80043b4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80043b8:	689b      	ldr	r3, [r3, #8]
 80043ba:	f003 0301 	and.w	r3, r3, #1
 80043be:	2b01      	cmp	r3, #1
 80043c0:	d102      	bne.n	80043c8 <HAL_PCD_IRQHandler+0x502>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 80043c2:	6878      	ldr	r0, [r7, #4]
 80043c4:	f007 fd28 	bl	800be18 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 80043c8:	687b      	ldr	r3, [r7, #4]
 80043ca:	681b      	ldr	r3, [r3, #0]
 80043cc:	695a      	ldr	r2, [r3, #20]
 80043ce:	687b      	ldr	r3, [r7, #4]
 80043d0:	681b      	ldr	r3, [r3, #0]
 80043d2:	f402 6200 	and.w	r2, r2, #2048	; 0x800
 80043d6:	615a      	str	r2, [r3, #20]
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */
    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 80043d8:	687b      	ldr	r3, [r7, #4]
 80043da:	681b      	ldr	r3, [r3, #0]
 80043dc:	4618      	mov	r0, r3
 80043de:	f005 f991 	bl	8009704 <USB_ReadInterrupts>
 80043e2:	4603      	mov	r3, r0
 80043e4:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80043e8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80043ec:	f040 80b7 	bne.w	800455e <HAL_PCD_IRQHandler+0x698>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 80043f0:	69fb      	ldr	r3, [r7, #28]
 80043f2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80043f6:	685b      	ldr	r3, [r3, #4]
 80043f8:	69fa      	ldr	r2, [r7, #28]
 80043fa:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80043fe:	f023 0301 	bic.w	r3, r3, #1
 8004402:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	681b      	ldr	r3, [r3, #0]
 8004408:	2110      	movs	r1, #16
 800440a:	4618      	mov	r0, r3
 800440c:	f004 f958 	bl	80086c0 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004410:	2300      	movs	r3, #0
 8004412:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004414:	e046      	b.n	80044a4 <HAL_PCD_IRQHandler+0x5de>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 8004416:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004418:	015a      	lsls	r2, r3, #5
 800441a:	69fb      	ldr	r3, [r7, #28]
 800441c:	4413      	add	r3, r2
 800441e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004422:	461a      	mov	r2, r3
 8004424:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8004428:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 800442a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800442c:	015a      	lsls	r2, r3, #5
 800442e:	69fb      	ldr	r3, [r7, #28]
 8004430:	4413      	add	r3, r2
 8004432:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004436:	681b      	ldr	r3, [r3, #0]
 8004438:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800443a:	0151      	lsls	r1, r2, #5
 800443c:	69fa      	ldr	r2, [r7, #28]
 800443e:	440a      	add	r2, r1
 8004440:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8004444:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 8004448:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 800444a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800444c:	015a      	lsls	r2, r3, #5
 800444e:	69fb      	ldr	r3, [r7, #28]
 8004450:	4413      	add	r3, r2
 8004452:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004456:	461a      	mov	r2, r3
 8004458:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 800445c:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 800445e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004460:	015a      	lsls	r2, r3, #5
 8004462:	69fb      	ldr	r3, [r7, #28]
 8004464:	4413      	add	r3, r2
 8004466:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800446a:	681b      	ldr	r3, [r3, #0]
 800446c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800446e:	0151      	lsls	r1, r2, #5
 8004470:	69fa      	ldr	r2, [r7, #28]
 8004472:	440a      	add	r2, r1
 8004474:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8004478:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 800447c:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 800447e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004480:	015a      	lsls	r2, r3, #5
 8004482:	69fb      	ldr	r3, [r7, #28]
 8004484:	4413      	add	r3, r2
 8004486:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800448a:	681b      	ldr	r3, [r3, #0]
 800448c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800448e:	0151      	lsls	r1, r2, #5
 8004490:	69fa      	ldr	r2, [r7, #28]
 8004492:	440a      	add	r2, r1
 8004494:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8004498:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 800449c:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800449e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80044a0:	3301      	adds	r3, #1
 80044a2:	62fb      	str	r3, [r7, #44]	; 0x2c
 80044a4:	687b      	ldr	r3, [r7, #4]
 80044a6:	685b      	ldr	r3, [r3, #4]
 80044a8:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 80044aa:	429a      	cmp	r2, r3
 80044ac:	d3b3      	bcc.n	8004416 <HAL_PCD_IRQHandler+0x550>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 80044ae:	69fb      	ldr	r3, [r7, #28]
 80044b0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80044b4:	69db      	ldr	r3, [r3, #28]
 80044b6:	69fa      	ldr	r2, [r7, #28]
 80044b8:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80044bc:	f043 1301 	orr.w	r3, r3, #65537	; 0x10001
 80044c0:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 80044c2:	687b      	ldr	r3, [r7, #4]
 80044c4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80044c6:	2b00      	cmp	r3, #0
 80044c8:	d016      	beq.n	80044f8 <HAL_PCD_IRQHandler+0x632>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 80044ca:	69fb      	ldr	r3, [r7, #28]
 80044cc:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80044d0:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80044d4:	69fa      	ldr	r2, [r7, #28]
 80044d6:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80044da:	f043 030b 	orr.w	r3, r3, #11
 80044de:	f8c2 3084 	str.w	r3, [r2, #132]	; 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 80044e2:	69fb      	ldr	r3, [r7, #28]
 80044e4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80044e8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80044ea:	69fa      	ldr	r2, [r7, #28]
 80044ec:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80044f0:	f043 030b 	orr.w	r3, r3, #11
 80044f4:	6453      	str	r3, [r2, #68]	; 0x44
 80044f6:	e015      	b.n	8004524 <HAL_PCD_IRQHandler+0x65e>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 80044f8:	69fb      	ldr	r3, [r7, #28]
 80044fa:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80044fe:	695b      	ldr	r3, [r3, #20]
 8004500:	69fa      	ldr	r2, [r7, #28]
 8004502:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8004506:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800450a:	f043 032b 	orr.w	r3, r3, #43	; 0x2b
 800450e:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 8004510:	69fb      	ldr	r3, [r7, #28]
 8004512:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004516:	691b      	ldr	r3, [r3, #16]
 8004518:	69fa      	ldr	r2, [r7, #28]
 800451a:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800451e:	f043 030b 	orr.w	r3, r3, #11
 8004522:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 8004524:	69fb      	ldr	r3, [r7, #28]
 8004526:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800452a:	681b      	ldr	r3, [r3, #0]
 800452c:	69fa      	ldr	r2, [r7, #28]
 800452e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8004532:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 8004536:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	6818      	ldr	r0, [r3, #0]
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	691b      	ldr	r3, [r3, #16]
 8004540:	b2d9      	uxtb	r1, r3
                             (uint8_t *)hpcd->Setup);
 8004542:	687b      	ldr	r3, [r7, #4]
 8004544:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 8004548:	461a      	mov	r2, r3
 800454a:	f005 f99f 	bl	800988c <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	681b      	ldr	r3, [r3, #0]
 8004552:	695a      	ldr	r2, [r3, #20]
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	681b      	ldr	r3, [r3, #0]
 8004558:	f402 5280 	and.w	r2, r2, #4096	; 0x1000
 800455c:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 800455e:	687b      	ldr	r3, [r7, #4]
 8004560:	681b      	ldr	r3, [r3, #0]
 8004562:	4618      	mov	r0, r3
 8004564:	f005 f8ce 	bl	8009704 <USB_ReadInterrupts>
 8004568:	4603      	mov	r3, r0
 800456a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800456e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004572:	d124      	bne.n	80045be <HAL_PCD_IRQHandler+0x6f8>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	681b      	ldr	r3, [r3, #0]
 8004578:	4618      	mov	r0, r3
 800457a:	f005 f964 	bl	8009846 <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 800457e:	687b      	ldr	r3, [r7, #4]
 8004580:	681b      	ldr	r3, [r3, #0]
 8004582:	4618      	mov	r0, r3
 8004584:	f004 f919 	bl	80087ba <USB_GetDevSpeed>
 8004588:	4603      	mov	r3, r0
 800458a:	461a      	mov	r2, r3
 800458c:	687b      	ldr	r3, [r7, #4]
 800458e:	60da      	str	r2, [r3, #12]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8004590:	687b      	ldr	r3, [r7, #4]
 8004592:	681c      	ldr	r4, [r3, #0]
 8004594:	f001 fa28 	bl	80059e8 <HAL_RCC_GetHCLKFreq>
 8004598:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 800459a:	687b      	ldr	r3, [r7, #4]
 800459c:	68db      	ldr	r3, [r3, #12]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 800459e:	b2db      	uxtb	r3, r3
 80045a0:	461a      	mov	r2, r3
 80045a2:	4620      	mov	r0, r4
 80045a4:	f003 fe18 	bl	80081d8 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 80045a8:	6878      	ldr	r0, [r7, #4]
 80045aa:	f007 fc0c 	bl	800bdc6 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 80045ae:	687b      	ldr	r3, [r7, #4]
 80045b0:	681b      	ldr	r3, [r3, #0]
 80045b2:	695a      	ldr	r2, [r3, #20]
 80045b4:	687b      	ldr	r3, [r7, #4]
 80045b6:	681b      	ldr	r3, [r3, #0]
 80045b8:	f402 5200 	and.w	r2, r2, #8192	; 0x2000
 80045bc:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 80045be:	687b      	ldr	r3, [r7, #4]
 80045c0:	681b      	ldr	r3, [r3, #0]
 80045c2:	4618      	mov	r0, r3
 80045c4:	f005 f89e 	bl	8009704 <USB_ReadInterrupts>
 80045c8:	4603      	mov	r3, r0
 80045ca:	f003 0308 	and.w	r3, r3, #8
 80045ce:	2b08      	cmp	r3, #8
 80045d0:	d10a      	bne.n	80045e8 <HAL_PCD_IRQHandler+0x722>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 80045d2:	6878      	ldr	r0, [r7, #4]
 80045d4:	f007 fbe9 	bl	800bdaa <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	681b      	ldr	r3, [r3, #0]
 80045dc:	695a      	ldr	r2, [r3, #20]
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	681b      	ldr	r3, [r3, #0]
 80045e2:	f002 0208 	and.w	r2, r2, #8
 80045e6:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 80045e8:	687b      	ldr	r3, [r7, #4]
 80045ea:	681b      	ldr	r3, [r3, #0]
 80045ec:	4618      	mov	r0, r3
 80045ee:	f005 f889 	bl	8009704 <USB_ReadInterrupts>
 80045f2:	4603      	mov	r3, r0
 80045f4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80045f8:	2b80      	cmp	r3, #128	; 0x80
 80045fa:	d122      	bne.n	8004642 <HAL_PCD_IRQHandler+0x77c>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 80045fc:	6a3b      	ldr	r3, [r7, #32]
 80045fe:	699b      	ldr	r3, [r3, #24]
 8004600:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8004604:	6a3b      	ldr	r3, [r7, #32]
 8004606:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8004608:	2301      	movs	r3, #1
 800460a:	627b      	str	r3, [r7, #36]	; 0x24
 800460c:	e014      	b.n	8004638 <HAL_PCD_IRQHandler+0x772>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 800460e:	6879      	ldr	r1, [r7, #4]
 8004610:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004612:	4613      	mov	r3, r2
 8004614:	00db      	lsls	r3, r3, #3
 8004616:	4413      	add	r3, r2
 8004618:	009b      	lsls	r3, r3, #2
 800461a:	440b      	add	r3, r1
 800461c:	f203 237f 	addw	r3, r3, #639	; 0x27f
 8004620:	781b      	ldrb	r3, [r3, #0]
 8004622:	2b01      	cmp	r3, #1
 8004624:	d105      	bne.n	8004632 <HAL_PCD_IRQHandler+0x76c>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 8004626:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004628:	b2db      	uxtb	r3, r3
 800462a:	4619      	mov	r1, r3
 800462c:	6878      	ldr	r0, [r7, #4]
 800462e:	f000 fb27 	bl	8004c80 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8004632:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004634:	3301      	adds	r3, #1
 8004636:	627b      	str	r3, [r7, #36]	; 0x24
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	685b      	ldr	r3, [r3, #4]
 800463c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800463e:	429a      	cmp	r2, r3
 8004640:	d3e5      	bcc.n	800460e <HAL_PCD_IRQHandler+0x748>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	681b      	ldr	r3, [r3, #0]
 8004646:	4618      	mov	r0, r3
 8004648:	f005 f85c 	bl	8009704 <USB_ReadInterrupts>
 800464c:	4603      	mov	r3, r0
 800464e:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004652:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8004656:	d13b      	bne.n	80046d0 <HAL_PCD_IRQHandler+0x80a>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8004658:	2301      	movs	r3, #1
 800465a:	627b      	str	r3, [r7, #36]	; 0x24
 800465c:	e02b      	b.n	80046b6 <HAL_PCD_IRQHandler+0x7f0>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 800465e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004660:	015a      	lsls	r2, r3, #5
 8004662:	69fb      	ldr	r3, [r7, #28]
 8004664:	4413      	add	r3, r2
 8004666:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800466a:	681b      	ldr	r3, [r3, #0]
 800466c:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 800466e:	6879      	ldr	r1, [r7, #4]
 8004670:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004672:	4613      	mov	r3, r2
 8004674:	00db      	lsls	r3, r3, #3
 8004676:	4413      	add	r3, r2
 8004678:	009b      	lsls	r3, r3, #2
 800467a:	440b      	add	r3, r1
 800467c:	3340      	adds	r3, #64	; 0x40
 800467e:	781b      	ldrb	r3, [r3, #0]
 8004680:	2b01      	cmp	r3, #1
 8004682:	d115      	bne.n	80046b0 <HAL_PCD_IRQHandler+0x7ea>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 8004684:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8004686:	2b00      	cmp	r3, #0
 8004688:	da12      	bge.n	80046b0 <HAL_PCD_IRQHandler+0x7ea>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 800468a:	6879      	ldr	r1, [r7, #4]
 800468c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800468e:	4613      	mov	r3, r2
 8004690:	00db      	lsls	r3, r3, #3
 8004692:	4413      	add	r3, r2
 8004694:	009b      	lsls	r3, r3, #2
 8004696:	440b      	add	r3, r1
 8004698:	333f      	adds	r3, #63	; 0x3f
 800469a:	2201      	movs	r2, #1
 800469c:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 800469e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80046a0:	b2db      	uxtb	r3, r3
 80046a2:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80046a6:	b2db      	uxtb	r3, r3
 80046a8:	4619      	mov	r1, r3
 80046aa:	6878      	ldr	r0, [r7, #4]
 80046ac:	f000 fae8 	bl	8004c80 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80046b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80046b2:	3301      	adds	r3, #1
 80046b4:	627b      	str	r3, [r7, #36]	; 0x24
 80046b6:	687b      	ldr	r3, [r7, #4]
 80046b8:	685b      	ldr	r3, [r3, #4]
 80046ba:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80046bc:	429a      	cmp	r2, r3
 80046be:	d3ce      	bcc.n	800465e <HAL_PCD_IRQHandler+0x798>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 80046c0:	687b      	ldr	r3, [r7, #4]
 80046c2:	681b      	ldr	r3, [r3, #0]
 80046c4:	695a      	ldr	r2, [r3, #20]
 80046c6:	687b      	ldr	r3, [r7, #4]
 80046c8:	681b      	ldr	r3, [r3, #0]
 80046ca:	f402 1280 	and.w	r2, r2, #1048576	; 0x100000
 80046ce:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 80046d0:	687b      	ldr	r3, [r7, #4]
 80046d2:	681b      	ldr	r3, [r3, #0]
 80046d4:	4618      	mov	r0, r3
 80046d6:	f005 f815 	bl	8009704 <USB_ReadInterrupts>
 80046da:	4603      	mov	r3, r0
 80046dc:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 80046e0:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 80046e4:	d155      	bne.n	8004792 <HAL_PCD_IRQHandler+0x8cc>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80046e6:	2301      	movs	r3, #1
 80046e8:	627b      	str	r3, [r7, #36]	; 0x24
 80046ea:	e045      	b.n	8004778 <HAL_PCD_IRQHandler+0x8b2>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 80046ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80046ee:	015a      	lsls	r2, r3, #5
 80046f0:	69fb      	ldr	r3, [r7, #28]
 80046f2:	4413      	add	r3, r2
 80046f4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80046f8:	681b      	ldr	r3, [r3, #0]
 80046fa:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 80046fc:	6879      	ldr	r1, [r7, #4]
 80046fe:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004700:	4613      	mov	r3, r2
 8004702:	00db      	lsls	r3, r3, #3
 8004704:	4413      	add	r3, r2
 8004706:	009b      	lsls	r3, r3, #2
 8004708:	440b      	add	r3, r1
 800470a:	f503 7320 	add.w	r3, r3, #640	; 0x280
 800470e:	781b      	ldrb	r3, [r3, #0]
 8004710:	2b01      	cmp	r3, #1
 8004712:	d12e      	bne.n	8004772 <HAL_PCD_IRQHandler+0x8ac>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 8004714:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8004716:	2b00      	cmp	r3, #0
 8004718:	da2b      	bge.n	8004772 <HAL_PCD_IRQHandler+0x8ac>
            ((RegVal & (0x1U << 16)) == (hpcd->FrameNumber & 0x1U)))
 800471a:	69bb      	ldr	r3, [r7, #24]
 800471c:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 8004720:	687b      	ldr	r3, [r7, #4]
 8004722:	f8d3 34fc 	ldr.w	r3, [r3, #1276]	; 0x4fc
 8004726:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 800472a:	429a      	cmp	r2, r3
 800472c:	d121      	bne.n	8004772 <HAL_PCD_IRQHandler+0x8ac>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 800472e:	6879      	ldr	r1, [r7, #4]
 8004730:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004732:	4613      	mov	r3, r2
 8004734:	00db      	lsls	r3, r3, #3
 8004736:	4413      	add	r3, r2
 8004738:	009b      	lsls	r3, r3, #2
 800473a:	440b      	add	r3, r1
 800473c:	f203 237f 	addw	r3, r3, #639	; 0x27f
 8004740:	2201      	movs	r2, #1
 8004742:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 8004744:	6a3b      	ldr	r3, [r7, #32]
 8004746:	699b      	ldr	r3, [r3, #24]
 8004748:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 800474c:	6a3b      	ldr	r3, [r7, #32]
 800474e:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 8004750:	6a3b      	ldr	r3, [r7, #32]
 8004752:	695b      	ldr	r3, [r3, #20]
 8004754:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004758:	2b00      	cmp	r3, #0
 800475a:	d10a      	bne.n	8004772 <HAL_PCD_IRQHandler+0x8ac>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 800475c:	69fb      	ldr	r3, [r7, #28]
 800475e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004762:	685b      	ldr	r3, [r3, #4]
 8004764:	69fa      	ldr	r2, [r7, #28]
 8004766:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 800476a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800476e:	6053      	str	r3, [r2, #4]
            break;
 8004770:	e007      	b.n	8004782 <HAL_PCD_IRQHandler+0x8bc>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8004772:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004774:	3301      	adds	r3, #1
 8004776:	627b      	str	r3, [r7, #36]	; 0x24
 8004778:	687b      	ldr	r3, [r7, #4]
 800477a:	685b      	ldr	r3, [r3, #4]
 800477c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800477e:	429a      	cmp	r2, r3
 8004780:	d3b4      	bcc.n	80046ec <HAL_PCD_IRQHandler+0x826>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8004782:	687b      	ldr	r3, [r7, #4]
 8004784:	681b      	ldr	r3, [r3, #0]
 8004786:	695a      	ldr	r2, [r3, #20]
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	681b      	ldr	r3, [r3, #0]
 800478c:	f402 1200 	and.w	r2, r2, #2097152	; 0x200000
 8004790:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 8004792:	687b      	ldr	r3, [r7, #4]
 8004794:	681b      	ldr	r3, [r3, #0]
 8004796:	4618      	mov	r0, r3
 8004798:	f004 ffb4 	bl	8009704 <USB_ReadInterrupts>
 800479c:	4603      	mov	r3, r0
 800479e:	f003 4380 	and.w	r3, r3, #1073741824	; 0x40000000
 80047a2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80047a6:	d10a      	bne.n	80047be <HAL_PCD_IRQHandler+0x8f8>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 80047a8:	6878      	ldr	r0, [r7, #4]
 80047aa:	f007 fb8d 	bl	800bec8 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	681b      	ldr	r3, [r3, #0]
 80047b2:	695a      	ldr	r2, [r3, #20]
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	681b      	ldr	r3, [r3, #0]
 80047b8:	f002 4280 	and.w	r2, r2, #1073741824	; 0x40000000
 80047bc:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 80047be:	687b      	ldr	r3, [r7, #4]
 80047c0:	681b      	ldr	r3, [r3, #0]
 80047c2:	4618      	mov	r0, r3
 80047c4:	f004 ff9e 	bl	8009704 <USB_ReadInterrupts>
 80047c8:	4603      	mov	r3, r0
 80047ca:	f003 0304 	and.w	r3, r3, #4
 80047ce:	2b04      	cmp	r3, #4
 80047d0:	d115      	bne.n	80047fe <HAL_PCD_IRQHandler+0x938>
    {
      RegVal = hpcd->Instance->GOTGINT;
 80047d2:	687b      	ldr	r3, [r7, #4]
 80047d4:	681b      	ldr	r3, [r3, #0]
 80047d6:	685b      	ldr	r3, [r3, #4]
 80047d8:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 80047da:	69bb      	ldr	r3, [r7, #24]
 80047dc:	f003 0304 	and.w	r3, r3, #4
 80047e0:	2b00      	cmp	r3, #0
 80047e2:	d002      	beq.n	80047ea <HAL_PCD_IRQHandler+0x924>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 80047e4:	6878      	ldr	r0, [r7, #4]
 80047e6:	f007 fb7d 	bl	800bee4 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 80047ea:	687b      	ldr	r3, [r7, #4]
 80047ec:	681b      	ldr	r3, [r3, #0]
 80047ee:	6859      	ldr	r1, [r3, #4]
 80047f0:	687b      	ldr	r3, [r7, #4]
 80047f2:	681b      	ldr	r3, [r3, #0]
 80047f4:	69ba      	ldr	r2, [r7, #24]
 80047f6:	430a      	orrs	r2, r1
 80047f8:	605a      	str	r2, [r3, #4]
 80047fa:	e000      	b.n	80047fe <HAL_PCD_IRQHandler+0x938>
      return;
 80047fc:	bf00      	nop
    }
  }
}
 80047fe:	3734      	adds	r7, #52	; 0x34
 8004800:	46bd      	mov	sp, r7
 8004802:	bd90      	pop	{r4, r7, pc}

08004804 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8004804:	b580      	push	{r7, lr}
 8004806:	b082      	sub	sp, #8
 8004808:	af00      	add	r7, sp, #0
 800480a:	6078      	str	r0, [r7, #4]
 800480c:	460b      	mov	r3, r1
 800480e:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 8004816:	2b01      	cmp	r3, #1
 8004818:	d101      	bne.n	800481e <HAL_PCD_SetAddress+0x1a>
 800481a:	2302      	movs	r3, #2
 800481c:	e013      	b.n	8004846 <HAL_PCD_SetAddress+0x42>
 800481e:	687b      	ldr	r3, [r7, #4]
 8004820:	2201      	movs	r2, #1
 8004822:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  hpcd->USB_Address = address;
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	78fa      	ldrb	r2, [r7, #3]
 800482a:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
  (void)USB_SetDevAddress(hpcd->Instance, address);
 800482e:	687b      	ldr	r3, [r7, #4]
 8004830:	681b      	ldr	r3, [r3, #0]
 8004832:	78fa      	ldrb	r2, [r7, #3]
 8004834:	4611      	mov	r1, r2
 8004836:	4618      	mov	r0, r3
 8004838:	f004 fefc 	bl	8009634 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	2200      	movs	r2, #0
 8004840:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 8004844:	2300      	movs	r3, #0
}
 8004846:	4618      	mov	r0, r3
 8004848:	3708      	adds	r7, #8
 800484a:	46bd      	mov	sp, r7
 800484c:	bd80      	pop	{r7, pc}

0800484e <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 800484e:	b580      	push	{r7, lr}
 8004850:	b084      	sub	sp, #16
 8004852:	af00      	add	r7, sp, #0
 8004854:	6078      	str	r0, [r7, #4]
 8004856:	4608      	mov	r0, r1
 8004858:	4611      	mov	r1, r2
 800485a:	461a      	mov	r2, r3
 800485c:	4603      	mov	r3, r0
 800485e:	70fb      	strb	r3, [r7, #3]
 8004860:	460b      	mov	r3, r1
 8004862:	803b      	strh	r3, [r7, #0]
 8004864:	4613      	mov	r3, r2
 8004866:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef  ret = HAL_OK;
 8004868:	2300      	movs	r3, #0
 800486a:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 800486c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004870:	2b00      	cmp	r3, #0
 8004872:	da0f      	bge.n	8004894 <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004874:	78fb      	ldrb	r3, [r7, #3]
 8004876:	f003 020f 	and.w	r2, r3, #15
 800487a:	4613      	mov	r3, r2
 800487c:	00db      	lsls	r3, r3, #3
 800487e:	4413      	add	r3, r2
 8004880:	009b      	lsls	r3, r3, #2
 8004882:	3338      	adds	r3, #56	; 0x38
 8004884:	687a      	ldr	r2, [r7, #4]
 8004886:	4413      	add	r3, r2
 8004888:	3304      	adds	r3, #4
 800488a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800488c:	68fb      	ldr	r3, [r7, #12]
 800488e:	2201      	movs	r2, #1
 8004890:	705a      	strb	r2, [r3, #1]
 8004892:	e00f      	b.n	80048b4 <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004894:	78fb      	ldrb	r3, [r7, #3]
 8004896:	f003 020f 	and.w	r2, r3, #15
 800489a:	4613      	mov	r3, r2
 800489c:	00db      	lsls	r3, r3, #3
 800489e:	4413      	add	r3, r2
 80048a0:	009b      	lsls	r3, r3, #2
 80048a2:	f503 731e 	add.w	r3, r3, #632	; 0x278
 80048a6:	687a      	ldr	r2, [r7, #4]
 80048a8:	4413      	add	r3, r2
 80048aa:	3304      	adds	r3, #4
 80048ac:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80048ae:	68fb      	ldr	r3, [r7, #12]
 80048b0:	2200      	movs	r2, #0
 80048b2:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 80048b4:	78fb      	ldrb	r3, [r7, #3]
 80048b6:	f003 030f 	and.w	r3, r3, #15
 80048ba:	b2da      	uxtb	r2, r3
 80048bc:	68fb      	ldr	r3, [r7, #12]
 80048be:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = ep_mps;
 80048c0:	883a      	ldrh	r2, [r7, #0]
 80048c2:	68fb      	ldr	r3, [r7, #12]
 80048c4:	60da      	str	r2, [r3, #12]
  ep->type = ep_type;
 80048c6:	68fb      	ldr	r3, [r7, #12]
 80048c8:	78ba      	ldrb	r2, [r7, #2]
 80048ca:	711a      	strb	r2, [r3, #4]

  if (ep->is_in != 0U)
 80048cc:	68fb      	ldr	r3, [r7, #12]
 80048ce:	785b      	ldrb	r3, [r3, #1]
 80048d0:	2b00      	cmp	r3, #0
 80048d2:	d004      	beq.n	80048de <HAL_PCD_EP_Open+0x90>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 80048d4:	68fb      	ldr	r3, [r7, #12]
 80048d6:	781b      	ldrb	r3, [r3, #0]
 80048d8:	b29a      	uxth	r2, r3
 80048da:	68fb      	ldr	r3, [r7, #12]
 80048dc:	811a      	strh	r2, [r3, #8]
  }
  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 80048de:	78bb      	ldrb	r3, [r7, #2]
 80048e0:	2b02      	cmp	r3, #2
 80048e2:	d102      	bne.n	80048ea <HAL_PCD_EP_Open+0x9c>
  {
    ep->data_pid_start = 0U;
 80048e4:	68fb      	ldr	r3, [r7, #12]
 80048e6:	2200      	movs	r2, #0
 80048e8:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 80048ea:	687b      	ldr	r3, [r7, #4]
 80048ec:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 80048f0:	2b01      	cmp	r3, #1
 80048f2:	d101      	bne.n	80048f8 <HAL_PCD_EP_Open+0xaa>
 80048f4:	2302      	movs	r3, #2
 80048f6:	e00e      	b.n	8004916 <HAL_PCD_EP_Open+0xc8>
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	2201      	movs	r2, #1
 80048fc:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8004900:	687b      	ldr	r3, [r7, #4]
 8004902:	681b      	ldr	r3, [r3, #0]
 8004904:	68f9      	ldr	r1, [r7, #12]
 8004906:	4618      	mov	r0, r3
 8004908:	f003 ff7c 	bl	8008804 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	2200      	movs	r2, #0
 8004910:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return ret;
 8004914:	7afb      	ldrb	r3, [r7, #11]
}
 8004916:	4618      	mov	r0, r3
 8004918:	3710      	adds	r7, #16
 800491a:	46bd      	mov	sp, r7
 800491c:	bd80      	pop	{r7, pc}

0800491e <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800491e:	b580      	push	{r7, lr}
 8004920:	b084      	sub	sp, #16
 8004922:	af00      	add	r7, sp, #0
 8004924:	6078      	str	r0, [r7, #4]
 8004926:	460b      	mov	r3, r1
 8004928:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 800492a:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800492e:	2b00      	cmp	r3, #0
 8004930:	da0f      	bge.n	8004952 <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004932:	78fb      	ldrb	r3, [r7, #3]
 8004934:	f003 020f 	and.w	r2, r3, #15
 8004938:	4613      	mov	r3, r2
 800493a:	00db      	lsls	r3, r3, #3
 800493c:	4413      	add	r3, r2
 800493e:	009b      	lsls	r3, r3, #2
 8004940:	3338      	adds	r3, #56	; 0x38
 8004942:	687a      	ldr	r2, [r7, #4]
 8004944:	4413      	add	r3, r2
 8004946:	3304      	adds	r3, #4
 8004948:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 800494a:	68fb      	ldr	r3, [r7, #12]
 800494c:	2201      	movs	r2, #1
 800494e:	705a      	strb	r2, [r3, #1]
 8004950:	e00f      	b.n	8004972 <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004952:	78fb      	ldrb	r3, [r7, #3]
 8004954:	f003 020f 	and.w	r2, r3, #15
 8004958:	4613      	mov	r3, r2
 800495a:	00db      	lsls	r3, r3, #3
 800495c:	4413      	add	r3, r2
 800495e:	009b      	lsls	r3, r3, #2
 8004960:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8004964:	687a      	ldr	r2, [r7, #4]
 8004966:	4413      	add	r3, r2
 8004968:	3304      	adds	r3, #4
 800496a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 800496c:	68fb      	ldr	r3, [r7, #12]
 800496e:	2200      	movs	r2, #0
 8004970:	705a      	strb	r2, [r3, #1]
  }
  ep->num   = ep_addr & EP_ADDR_MSK;
 8004972:	78fb      	ldrb	r3, [r7, #3]
 8004974:	f003 030f 	and.w	r3, r3, #15
 8004978:	b2da      	uxtb	r2, r3
 800497a:	68fb      	ldr	r3, [r7, #12]
 800497c:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 800497e:	687b      	ldr	r3, [r7, #4]
 8004980:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 8004984:	2b01      	cmp	r3, #1
 8004986:	d101      	bne.n	800498c <HAL_PCD_EP_Close+0x6e>
 8004988:	2302      	movs	r3, #2
 800498a:	e00e      	b.n	80049aa <HAL_PCD_EP_Close+0x8c>
 800498c:	687b      	ldr	r3, [r7, #4]
 800498e:	2201      	movs	r2, #1
 8004990:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8004994:	687b      	ldr	r3, [r7, #4]
 8004996:	681b      	ldr	r3, [r3, #0]
 8004998:	68f9      	ldr	r1, [r7, #12]
 800499a:	4618      	mov	r0, r3
 800499c:	f003 ffba 	bl	8008914 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	2200      	movs	r2, #0
 80049a4:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  return HAL_OK;
 80049a8:	2300      	movs	r3, #0
}
 80049aa:	4618      	mov	r0, r3
 80049ac:	3710      	adds	r7, #16
 80049ae:	46bd      	mov	sp, r7
 80049b0:	bd80      	pop	{r7, pc}

080049b2 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 80049b2:	b580      	push	{r7, lr}
 80049b4:	b086      	sub	sp, #24
 80049b6:	af00      	add	r7, sp, #0
 80049b8:	60f8      	str	r0, [r7, #12]
 80049ba:	607a      	str	r2, [r7, #4]
 80049bc:	603b      	str	r3, [r7, #0]
 80049be:	460b      	mov	r3, r1
 80049c0:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80049c2:	7afb      	ldrb	r3, [r7, #11]
 80049c4:	f003 020f 	and.w	r2, r3, #15
 80049c8:	4613      	mov	r3, r2
 80049ca:	00db      	lsls	r3, r3, #3
 80049cc:	4413      	add	r3, r2
 80049ce:	009b      	lsls	r3, r3, #2
 80049d0:	f503 731e 	add.w	r3, r3, #632	; 0x278
 80049d4:	68fa      	ldr	r2, [r7, #12]
 80049d6:	4413      	add	r3, r2
 80049d8:	3304      	adds	r3, #4
 80049da:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 80049dc:	697b      	ldr	r3, [r7, #20]
 80049de:	687a      	ldr	r2, [r7, #4]
 80049e0:	611a      	str	r2, [r3, #16]
  ep->xfer_len = len;
 80049e2:	697b      	ldr	r3, [r7, #20]
 80049e4:	683a      	ldr	r2, [r7, #0]
 80049e6:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 80049e8:	697b      	ldr	r3, [r7, #20]
 80049ea:	2200      	movs	r2, #0
 80049ec:	621a      	str	r2, [r3, #32]
  ep->is_in = 0U;
 80049ee:	697b      	ldr	r3, [r7, #20]
 80049f0:	2200      	movs	r2, #0
 80049f2:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 80049f4:	7afb      	ldrb	r3, [r7, #11]
 80049f6:	f003 030f 	and.w	r3, r3, #15
 80049fa:	b2da      	uxtb	r2, r3
 80049fc:	697b      	ldr	r3, [r7, #20]
 80049fe:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8004a00:	68fb      	ldr	r3, [r7, #12]
 8004a02:	691b      	ldr	r3, [r3, #16]
 8004a04:	2b01      	cmp	r3, #1
 8004a06:	d102      	bne.n	8004a0e <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8004a08:	687a      	ldr	r2, [r7, #4]
 8004a0a:	697b      	ldr	r3, [r7, #20]
 8004a0c:	615a      	str	r2, [r3, #20]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8004a0e:	7afb      	ldrb	r3, [r7, #11]
 8004a10:	f003 030f 	and.w	r3, r3, #15
 8004a14:	2b00      	cmp	r3, #0
 8004a16:	d109      	bne.n	8004a2c <HAL_PCD_EP_Receive+0x7a>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8004a18:	68fb      	ldr	r3, [r7, #12]
 8004a1a:	6818      	ldr	r0, [r3, #0]
 8004a1c:	68fb      	ldr	r3, [r7, #12]
 8004a1e:	691b      	ldr	r3, [r3, #16]
 8004a20:	b2db      	uxtb	r3, r3
 8004a22:	461a      	mov	r2, r3
 8004a24:	6979      	ldr	r1, [r7, #20]
 8004a26:	f004 fa99 	bl	8008f5c <USB_EP0StartXfer>
 8004a2a:	e008      	b.n	8004a3e <HAL_PCD_EP_Receive+0x8c>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8004a2c:	68fb      	ldr	r3, [r7, #12]
 8004a2e:	6818      	ldr	r0, [r3, #0]
 8004a30:	68fb      	ldr	r3, [r7, #12]
 8004a32:	691b      	ldr	r3, [r3, #16]
 8004a34:	b2db      	uxtb	r3, r3
 8004a36:	461a      	mov	r2, r3
 8004a38:	6979      	ldr	r1, [r7, #20]
 8004a3a:	f004 f847 	bl	8008acc <USB_EPStartXfer>
  }

  return HAL_OK;
 8004a3e:	2300      	movs	r3, #0
}
 8004a40:	4618      	mov	r0, r3
 8004a42:	3718      	adds	r7, #24
 8004a44:	46bd      	mov	sp, r7
 8004a46:	bd80      	pop	{r7, pc}

08004a48 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8004a48:	b480      	push	{r7}
 8004a4a:	b083      	sub	sp, #12
 8004a4c:	af00      	add	r7, sp, #0
 8004a4e:	6078      	str	r0, [r7, #4]
 8004a50:	460b      	mov	r3, r1
 8004a52:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8004a54:	78fb      	ldrb	r3, [r7, #3]
 8004a56:	f003 020f 	and.w	r2, r3, #15
 8004a5a:	6879      	ldr	r1, [r7, #4]
 8004a5c:	4613      	mov	r3, r2
 8004a5e:	00db      	lsls	r3, r3, #3
 8004a60:	4413      	add	r3, r2
 8004a62:	009b      	lsls	r3, r3, #2
 8004a64:	440b      	add	r3, r1
 8004a66:	f503 7327 	add.w	r3, r3, #668	; 0x29c
 8004a6a:	681b      	ldr	r3, [r3, #0]
}
 8004a6c:	4618      	mov	r0, r3
 8004a6e:	370c      	adds	r7, #12
 8004a70:	46bd      	mov	sp, r7
 8004a72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a76:	4770      	bx	lr

08004a78 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8004a78:	b580      	push	{r7, lr}
 8004a7a:	b086      	sub	sp, #24
 8004a7c:	af00      	add	r7, sp, #0
 8004a7e:	60f8      	str	r0, [r7, #12]
 8004a80:	607a      	str	r2, [r7, #4]
 8004a82:	603b      	str	r3, [r7, #0]
 8004a84:	460b      	mov	r3, r1
 8004a86:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004a88:	7afb      	ldrb	r3, [r7, #11]
 8004a8a:	f003 020f 	and.w	r2, r3, #15
 8004a8e:	4613      	mov	r3, r2
 8004a90:	00db      	lsls	r3, r3, #3
 8004a92:	4413      	add	r3, r2
 8004a94:	009b      	lsls	r3, r3, #2
 8004a96:	3338      	adds	r3, #56	; 0x38
 8004a98:	68fa      	ldr	r2, [r7, #12]
 8004a9a:	4413      	add	r3, r2
 8004a9c:	3304      	adds	r3, #4
 8004a9e:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8004aa0:	697b      	ldr	r3, [r7, #20]
 8004aa2:	687a      	ldr	r2, [r7, #4]
 8004aa4:	611a      	str	r2, [r3, #16]
  ep->xfer_len = len;
 8004aa6:	697b      	ldr	r3, [r7, #20]
 8004aa8:	683a      	ldr	r2, [r7, #0]
 8004aaa:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 8004aac:	697b      	ldr	r3, [r7, #20]
 8004aae:	2200      	movs	r2, #0
 8004ab0:	621a      	str	r2, [r3, #32]
  ep->is_in = 1U;
 8004ab2:	697b      	ldr	r3, [r7, #20]
 8004ab4:	2201      	movs	r2, #1
 8004ab6:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8004ab8:	7afb      	ldrb	r3, [r7, #11]
 8004aba:	f003 030f 	and.w	r3, r3, #15
 8004abe:	b2da      	uxtb	r2, r3
 8004ac0:	697b      	ldr	r3, [r7, #20]
 8004ac2:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8004ac4:	68fb      	ldr	r3, [r7, #12]
 8004ac6:	691b      	ldr	r3, [r3, #16]
 8004ac8:	2b01      	cmp	r3, #1
 8004aca:	d102      	bne.n	8004ad2 <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8004acc:	687a      	ldr	r2, [r7, #4]
 8004ace:	697b      	ldr	r3, [r7, #20]
 8004ad0:	615a      	str	r2, [r3, #20]
  }

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8004ad2:	7afb      	ldrb	r3, [r7, #11]
 8004ad4:	f003 030f 	and.w	r3, r3, #15
 8004ad8:	2b00      	cmp	r3, #0
 8004ada:	d109      	bne.n	8004af0 <HAL_PCD_EP_Transmit+0x78>
  {
    (void)USB_EP0StartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8004adc:	68fb      	ldr	r3, [r7, #12]
 8004ade:	6818      	ldr	r0, [r3, #0]
 8004ae0:	68fb      	ldr	r3, [r7, #12]
 8004ae2:	691b      	ldr	r3, [r3, #16]
 8004ae4:	b2db      	uxtb	r3, r3
 8004ae6:	461a      	mov	r2, r3
 8004ae8:	6979      	ldr	r1, [r7, #20]
 8004aea:	f004 fa37 	bl	8008f5c <USB_EP0StartXfer>
 8004aee:	e008      	b.n	8004b02 <HAL_PCD_EP_Transmit+0x8a>
  }
  else
  {
    (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8004af0:	68fb      	ldr	r3, [r7, #12]
 8004af2:	6818      	ldr	r0, [r3, #0]
 8004af4:	68fb      	ldr	r3, [r7, #12]
 8004af6:	691b      	ldr	r3, [r3, #16]
 8004af8:	b2db      	uxtb	r3, r3
 8004afa:	461a      	mov	r2, r3
 8004afc:	6979      	ldr	r1, [r7, #20]
 8004afe:	f003 ffe5 	bl	8008acc <USB_EPStartXfer>
  }

  return HAL_OK;
 8004b02:	2300      	movs	r3, #0
}
 8004b04:	4618      	mov	r0, r3
 8004b06:	3718      	adds	r7, #24
 8004b08:	46bd      	mov	sp, r7
 8004b0a:	bd80      	pop	{r7, pc}

08004b0c <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8004b0c:	b580      	push	{r7, lr}
 8004b0e:	b084      	sub	sp, #16
 8004b10:	af00      	add	r7, sp, #0
 8004b12:	6078      	str	r0, [r7, #4]
 8004b14:	460b      	mov	r3, r1
 8004b16:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8004b18:	78fb      	ldrb	r3, [r7, #3]
 8004b1a:	f003 020f 	and.w	r2, r3, #15
 8004b1e:	687b      	ldr	r3, [r7, #4]
 8004b20:	685b      	ldr	r3, [r3, #4]
 8004b22:	429a      	cmp	r2, r3
 8004b24:	d901      	bls.n	8004b2a <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8004b26:	2301      	movs	r3, #1
 8004b28:	e050      	b.n	8004bcc <HAL_PCD_EP_SetStall+0xc0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8004b2a:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004b2e:	2b00      	cmp	r3, #0
 8004b30:	da0f      	bge.n	8004b52 <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004b32:	78fb      	ldrb	r3, [r7, #3]
 8004b34:	f003 020f 	and.w	r2, r3, #15
 8004b38:	4613      	mov	r3, r2
 8004b3a:	00db      	lsls	r3, r3, #3
 8004b3c:	4413      	add	r3, r2
 8004b3e:	009b      	lsls	r3, r3, #2
 8004b40:	3338      	adds	r3, #56	; 0x38
 8004b42:	687a      	ldr	r2, [r7, #4]
 8004b44:	4413      	add	r3, r2
 8004b46:	3304      	adds	r3, #4
 8004b48:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8004b4a:	68fb      	ldr	r3, [r7, #12]
 8004b4c:	2201      	movs	r2, #1
 8004b4e:	705a      	strb	r2, [r3, #1]
 8004b50:	e00d      	b.n	8004b6e <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8004b52:	78fa      	ldrb	r2, [r7, #3]
 8004b54:	4613      	mov	r3, r2
 8004b56:	00db      	lsls	r3, r3, #3
 8004b58:	4413      	add	r3, r2
 8004b5a:	009b      	lsls	r3, r3, #2
 8004b5c:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8004b60:	687a      	ldr	r2, [r7, #4]
 8004b62:	4413      	add	r3, r2
 8004b64:	3304      	adds	r3, #4
 8004b66:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8004b68:	68fb      	ldr	r3, [r7, #12]
 8004b6a:	2200      	movs	r2, #0
 8004b6c:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8004b6e:	68fb      	ldr	r3, [r7, #12]
 8004b70:	2201      	movs	r2, #1
 8004b72:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8004b74:	78fb      	ldrb	r3, [r7, #3]
 8004b76:	f003 030f 	and.w	r3, r3, #15
 8004b7a:	b2da      	uxtb	r2, r3
 8004b7c:	68fb      	ldr	r3, [r7, #12]
 8004b7e:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 8004b86:	2b01      	cmp	r3, #1
 8004b88:	d101      	bne.n	8004b8e <HAL_PCD_EP_SetStall+0x82>
 8004b8a:	2302      	movs	r3, #2
 8004b8c:	e01e      	b.n	8004bcc <HAL_PCD_EP_SetStall+0xc0>
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	2201      	movs	r2, #1
 8004b92:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8004b96:	687b      	ldr	r3, [r7, #4]
 8004b98:	681b      	ldr	r3, [r3, #0]
 8004b9a:	68f9      	ldr	r1, [r7, #12]
 8004b9c:	4618      	mov	r0, r3
 8004b9e:	f004 fc75 	bl	800948c <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8004ba2:	78fb      	ldrb	r3, [r7, #3]
 8004ba4:	f003 030f 	and.w	r3, r3, #15
 8004ba8:	2b00      	cmp	r3, #0
 8004baa:	d10a      	bne.n	8004bc2 <HAL_PCD_EP_SetStall+0xb6>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	6818      	ldr	r0, [r3, #0]
 8004bb0:	687b      	ldr	r3, [r7, #4]
 8004bb2:	691b      	ldr	r3, [r3, #16]
 8004bb4:	b2d9      	uxtb	r1, r3
 8004bb6:	687b      	ldr	r3, [r7, #4]
 8004bb8:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8004bbc:	461a      	mov	r2, r3
 8004bbe:	f004 fe65 	bl	800988c <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 8004bc2:	687b      	ldr	r3, [r7, #4]
 8004bc4:	2200      	movs	r2, #0
 8004bc6:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 8004bca:	2300      	movs	r3, #0
}
 8004bcc:	4618      	mov	r0, r3
 8004bce:	3710      	adds	r7, #16
 8004bd0:	46bd      	mov	sp, r7
 8004bd2:	bd80      	pop	{r7, pc}

08004bd4 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8004bd4:	b580      	push	{r7, lr}
 8004bd6:	b084      	sub	sp, #16
 8004bd8:	af00      	add	r7, sp, #0
 8004bda:	6078      	str	r0, [r7, #4]
 8004bdc:	460b      	mov	r3, r1
 8004bde:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8004be0:	78fb      	ldrb	r3, [r7, #3]
 8004be2:	f003 020f 	and.w	r2, r3, #15
 8004be6:	687b      	ldr	r3, [r7, #4]
 8004be8:	685b      	ldr	r3, [r3, #4]
 8004bea:	429a      	cmp	r2, r3
 8004bec:	d901      	bls.n	8004bf2 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8004bee:	2301      	movs	r3, #1
 8004bf0:	e042      	b.n	8004c78 <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8004bf2:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004bf6:	2b00      	cmp	r3, #0
 8004bf8:	da0f      	bge.n	8004c1a <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004bfa:	78fb      	ldrb	r3, [r7, #3]
 8004bfc:	f003 020f 	and.w	r2, r3, #15
 8004c00:	4613      	mov	r3, r2
 8004c02:	00db      	lsls	r3, r3, #3
 8004c04:	4413      	add	r3, r2
 8004c06:	009b      	lsls	r3, r3, #2
 8004c08:	3338      	adds	r3, #56	; 0x38
 8004c0a:	687a      	ldr	r2, [r7, #4]
 8004c0c:	4413      	add	r3, r2
 8004c0e:	3304      	adds	r3, #4
 8004c10:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8004c12:	68fb      	ldr	r3, [r7, #12]
 8004c14:	2201      	movs	r2, #1
 8004c16:	705a      	strb	r2, [r3, #1]
 8004c18:	e00f      	b.n	8004c3a <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004c1a:	78fb      	ldrb	r3, [r7, #3]
 8004c1c:	f003 020f 	and.w	r2, r3, #15
 8004c20:	4613      	mov	r3, r2
 8004c22:	00db      	lsls	r3, r3, #3
 8004c24:	4413      	add	r3, r2
 8004c26:	009b      	lsls	r3, r3, #2
 8004c28:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8004c2c:	687a      	ldr	r2, [r7, #4]
 8004c2e:	4413      	add	r3, r2
 8004c30:	3304      	adds	r3, #4
 8004c32:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8004c34:	68fb      	ldr	r3, [r7, #12]
 8004c36:	2200      	movs	r2, #0
 8004c38:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8004c3a:	68fb      	ldr	r3, [r7, #12]
 8004c3c:	2200      	movs	r2, #0
 8004c3e:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8004c40:	78fb      	ldrb	r3, [r7, #3]
 8004c42:	f003 030f 	and.w	r3, r3, #15
 8004c46:	b2da      	uxtb	r2, r3
 8004c48:	68fb      	ldr	r3, [r7, #12]
 8004c4a:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8004c4c:	687b      	ldr	r3, [r7, #4]
 8004c4e:	f893 34bc 	ldrb.w	r3, [r3, #1212]	; 0x4bc
 8004c52:	2b01      	cmp	r3, #1
 8004c54:	d101      	bne.n	8004c5a <HAL_PCD_EP_ClrStall+0x86>
 8004c56:	2302      	movs	r3, #2
 8004c58:	e00e      	b.n	8004c78 <HAL_PCD_EP_ClrStall+0xa4>
 8004c5a:	687b      	ldr	r3, [r7, #4]
 8004c5c:	2201      	movs	r2, #1
 8004c5e:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	681b      	ldr	r3, [r3, #0]
 8004c66:	68f9      	ldr	r1, [r7, #12]
 8004c68:	4618      	mov	r0, r3
 8004c6a:	f004 fc7d 	bl	8009568 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8004c6e:	687b      	ldr	r3, [r7, #4]
 8004c70:	2200      	movs	r2, #0
 8004c72:	f883 24bc 	strb.w	r2, [r3, #1212]	; 0x4bc

  return HAL_OK;
 8004c76:	2300      	movs	r3, #0
}
 8004c78:	4618      	mov	r0, r3
 8004c7a:	3710      	adds	r7, #16
 8004c7c:	46bd      	mov	sp, r7
 8004c7e:	bd80      	pop	{r7, pc}

08004c80 <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8004c80:	b580      	push	{r7, lr}
 8004c82:	b084      	sub	sp, #16
 8004c84:	af00      	add	r7, sp, #0
 8004c86:	6078      	str	r0, [r7, #4]
 8004c88:	460b      	mov	r3, r1
 8004c8a:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 8004c8c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004c90:	2b00      	cmp	r3, #0
 8004c92:	da0c      	bge.n	8004cae <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004c94:	78fb      	ldrb	r3, [r7, #3]
 8004c96:	f003 020f 	and.w	r2, r3, #15
 8004c9a:	4613      	mov	r3, r2
 8004c9c:	00db      	lsls	r3, r3, #3
 8004c9e:	4413      	add	r3, r2
 8004ca0:	009b      	lsls	r3, r3, #2
 8004ca2:	3338      	adds	r3, #56	; 0x38
 8004ca4:	687a      	ldr	r2, [r7, #4]
 8004ca6:	4413      	add	r3, r2
 8004ca8:	3304      	adds	r3, #4
 8004caa:	60fb      	str	r3, [r7, #12]
 8004cac:	e00c      	b.n	8004cc8 <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004cae:	78fb      	ldrb	r3, [r7, #3]
 8004cb0:	f003 020f 	and.w	r2, r3, #15
 8004cb4:	4613      	mov	r3, r2
 8004cb6:	00db      	lsls	r3, r3, #3
 8004cb8:	4413      	add	r3, r2
 8004cba:	009b      	lsls	r3, r3, #2
 8004cbc:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8004cc0:	687a      	ldr	r2, [r7, #4]
 8004cc2:	4413      	add	r3, r2
 8004cc4:	3304      	adds	r3, #4
 8004cc6:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	681b      	ldr	r3, [r3, #0]
 8004ccc:	68f9      	ldr	r1, [r7, #12]
 8004cce:	4618      	mov	r0, r3
 8004cd0:	f004 fa9c 	bl	800920c <USB_EPStopXfer>
 8004cd4:	4603      	mov	r3, r0
 8004cd6:	72fb      	strb	r3, [r7, #11]

  return ret;
 8004cd8:	7afb      	ldrb	r3, [r7, #11]
}
 8004cda:	4618      	mov	r0, r3
 8004cdc:	3710      	adds	r7, #16
 8004cde:	46bd      	mov	sp, r7
 8004ce0:	bd80      	pop	{r7, pc}

08004ce2 <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8004ce2:	b580      	push	{r7, lr}
 8004ce4:	b08a      	sub	sp, #40	; 0x28
 8004ce6:	af02      	add	r7, sp, #8
 8004ce8:	6078      	str	r0, [r7, #4]
 8004cea:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	681b      	ldr	r3, [r3, #0]
 8004cf0:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004cf2:	697b      	ldr	r3, [r7, #20]
 8004cf4:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 8004cf6:	683a      	ldr	r2, [r7, #0]
 8004cf8:	4613      	mov	r3, r2
 8004cfa:	00db      	lsls	r3, r3, #3
 8004cfc:	4413      	add	r3, r2
 8004cfe:	009b      	lsls	r3, r3, #2
 8004d00:	3338      	adds	r3, #56	; 0x38
 8004d02:	687a      	ldr	r2, [r7, #4]
 8004d04:	4413      	add	r3, r2
 8004d06:	3304      	adds	r3, #4
 8004d08:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 8004d0a:	68fb      	ldr	r3, [r7, #12]
 8004d0c:	6a1a      	ldr	r2, [r3, #32]
 8004d0e:	68fb      	ldr	r3, [r7, #12]
 8004d10:	699b      	ldr	r3, [r3, #24]
 8004d12:	429a      	cmp	r2, r3
 8004d14:	d901      	bls.n	8004d1a <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 8004d16:	2301      	movs	r3, #1
 8004d18:	e06c      	b.n	8004df4 <PCD_WriteEmptyTxFifo+0x112>
  }

  len = ep->xfer_len - ep->xfer_count;
 8004d1a:	68fb      	ldr	r3, [r7, #12]
 8004d1c:	699a      	ldr	r2, [r3, #24]
 8004d1e:	68fb      	ldr	r3, [r7, #12]
 8004d20:	6a1b      	ldr	r3, [r3, #32]
 8004d22:	1ad3      	subs	r3, r2, r3
 8004d24:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 8004d26:	68fb      	ldr	r3, [r7, #12]
 8004d28:	68db      	ldr	r3, [r3, #12]
 8004d2a:	69fa      	ldr	r2, [r7, #28]
 8004d2c:	429a      	cmp	r2, r3
 8004d2e:	d902      	bls.n	8004d36 <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 8004d30:	68fb      	ldr	r3, [r7, #12]
 8004d32:	68db      	ldr	r3, [r3, #12]
 8004d34:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 8004d36:	69fb      	ldr	r3, [r7, #28]
 8004d38:	3303      	adds	r3, #3
 8004d3a:	089b      	lsrs	r3, r3, #2
 8004d3c:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8004d3e:	e02b      	b.n	8004d98 <PCD_WriteEmptyTxFifo+0xb6>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 8004d40:	68fb      	ldr	r3, [r7, #12]
 8004d42:	699a      	ldr	r2, [r3, #24]
 8004d44:	68fb      	ldr	r3, [r7, #12]
 8004d46:	6a1b      	ldr	r3, [r3, #32]
 8004d48:	1ad3      	subs	r3, r2, r3
 8004d4a:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 8004d4c:	68fb      	ldr	r3, [r7, #12]
 8004d4e:	68db      	ldr	r3, [r3, #12]
 8004d50:	69fa      	ldr	r2, [r7, #28]
 8004d52:	429a      	cmp	r2, r3
 8004d54:	d902      	bls.n	8004d5c <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 8004d56:	68fb      	ldr	r3, [r7, #12]
 8004d58:	68db      	ldr	r3, [r3, #12]
 8004d5a:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 8004d5c:	69fb      	ldr	r3, [r7, #28]
 8004d5e:	3303      	adds	r3, #3
 8004d60:	089b      	lsrs	r3, r3, #2
 8004d62:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8004d64:	68fb      	ldr	r3, [r7, #12]
 8004d66:	6919      	ldr	r1, [r3, #16]
 8004d68:	683b      	ldr	r3, [r7, #0]
 8004d6a:	b2da      	uxtb	r2, r3
 8004d6c:	69fb      	ldr	r3, [r7, #28]
 8004d6e:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 8004d70:	687b      	ldr	r3, [r7, #4]
 8004d72:	691b      	ldr	r3, [r3, #16]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8004d74:	b2db      	uxtb	r3, r3
 8004d76:	9300      	str	r3, [sp, #0]
 8004d78:	4603      	mov	r3, r0
 8004d7a:	6978      	ldr	r0, [r7, #20]
 8004d7c:	f004 faf0 	bl	8009360 <USB_WritePacket>

    ep->xfer_buff  += len;
 8004d80:	68fb      	ldr	r3, [r7, #12]
 8004d82:	691a      	ldr	r2, [r3, #16]
 8004d84:	69fb      	ldr	r3, [r7, #28]
 8004d86:	441a      	add	r2, r3
 8004d88:	68fb      	ldr	r3, [r7, #12]
 8004d8a:	611a      	str	r2, [r3, #16]
    ep->xfer_count += len;
 8004d8c:	68fb      	ldr	r3, [r7, #12]
 8004d8e:	6a1a      	ldr	r2, [r3, #32]
 8004d90:	69fb      	ldr	r3, [r7, #28]
 8004d92:	441a      	add	r2, r3
 8004d94:	68fb      	ldr	r3, [r7, #12]
 8004d96:	621a      	str	r2, [r3, #32]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8004d98:	683b      	ldr	r3, [r7, #0]
 8004d9a:	015a      	lsls	r2, r3, #5
 8004d9c:	693b      	ldr	r3, [r7, #16]
 8004d9e:	4413      	add	r3, r2
 8004da0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8004da4:	699b      	ldr	r3, [r3, #24]
 8004da6:	b29b      	uxth	r3, r3
 8004da8:	69ba      	ldr	r2, [r7, #24]
 8004daa:	429a      	cmp	r2, r3
 8004dac:	d809      	bhi.n	8004dc2 <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8004dae:	68fb      	ldr	r3, [r7, #12]
 8004db0:	6a1a      	ldr	r2, [r3, #32]
 8004db2:	68fb      	ldr	r3, [r7, #12]
 8004db4:	699b      	ldr	r3, [r3, #24]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8004db6:	429a      	cmp	r2, r3
 8004db8:	d203      	bcs.n	8004dc2 <PCD_WriteEmptyTxFifo+0xe0>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8004dba:	68fb      	ldr	r3, [r7, #12]
 8004dbc:	699b      	ldr	r3, [r3, #24]
 8004dbe:	2b00      	cmp	r3, #0
 8004dc0:	d1be      	bne.n	8004d40 <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 8004dc2:	68fb      	ldr	r3, [r7, #12]
 8004dc4:	699a      	ldr	r2, [r3, #24]
 8004dc6:	68fb      	ldr	r3, [r7, #12]
 8004dc8:	6a1b      	ldr	r3, [r3, #32]
 8004dca:	429a      	cmp	r2, r3
 8004dcc:	d811      	bhi.n	8004df2 <PCD_WriteEmptyTxFifo+0x110>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8004dce:	683b      	ldr	r3, [r7, #0]
 8004dd0:	f003 030f 	and.w	r3, r3, #15
 8004dd4:	2201      	movs	r2, #1
 8004dd6:	fa02 f303 	lsl.w	r3, r2, r3
 8004dda:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8004ddc:	693b      	ldr	r3, [r7, #16]
 8004dde:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8004de2:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8004de4:	68bb      	ldr	r3, [r7, #8]
 8004de6:	43db      	mvns	r3, r3
 8004de8:	6939      	ldr	r1, [r7, #16]
 8004dea:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8004dee:	4013      	ands	r3, r2
 8004df0:	634b      	str	r3, [r1, #52]	; 0x34
  }

  return HAL_OK;
 8004df2:	2300      	movs	r3, #0
}
 8004df4:	4618      	mov	r0, r3
 8004df6:	3720      	adds	r7, #32
 8004df8:	46bd      	mov	sp, r7
 8004dfa:	bd80      	pop	{r7, pc}

08004dfc <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8004dfc:	b580      	push	{r7, lr}
 8004dfe:	b088      	sub	sp, #32
 8004e00:	af00      	add	r7, sp, #0
 8004e02:	6078      	str	r0, [r7, #4]
 8004e04:	6039      	str	r1, [r7, #0]
  USB_OTG_EPTypeDef *ep;
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8004e06:	687b      	ldr	r3, [r7, #4]
 8004e08:	681b      	ldr	r3, [r3, #0]
 8004e0a:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004e0c:	69fb      	ldr	r3, [r7, #28]
 8004e0e:	61bb      	str	r3, [r7, #24]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8004e10:	69fb      	ldr	r3, [r7, #28]
 8004e12:	333c      	adds	r3, #60	; 0x3c
 8004e14:	3304      	adds	r3, #4
 8004e16:	681b      	ldr	r3, [r3, #0]
 8004e18:	617b      	str	r3, [r7, #20]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8004e1a:	683b      	ldr	r3, [r7, #0]
 8004e1c:	015a      	lsls	r2, r3, #5
 8004e1e:	69bb      	ldr	r3, [r7, #24]
 8004e20:	4413      	add	r3, r2
 8004e22:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004e26:	689b      	ldr	r3, [r3, #8]
 8004e28:	613b      	str	r3, [r7, #16]

  if (hpcd->Init.dma_enable == 1U)
 8004e2a:	687b      	ldr	r3, [r7, #4]
 8004e2c:	691b      	ldr	r3, [r3, #16]
 8004e2e:	2b01      	cmp	r3, #1
 8004e30:	d17b      	bne.n	8004f2a <PCD_EP_OutXfrComplete_int+0x12e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 8004e32:	693b      	ldr	r3, [r7, #16]
 8004e34:	f003 0308 	and.w	r3, r3, #8
 8004e38:	2b00      	cmp	r3, #0
 8004e3a:	d015      	beq.n	8004e68 <PCD_EP_OutXfrComplete_int+0x6c>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8004e3c:	697b      	ldr	r3, [r7, #20]
 8004e3e:	4a61      	ldr	r2, [pc, #388]	; (8004fc4 <PCD_EP_OutXfrComplete_int+0x1c8>)
 8004e40:	4293      	cmp	r3, r2
 8004e42:	f240 80b9 	bls.w	8004fb8 <PCD_EP_OutXfrComplete_int+0x1bc>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8004e46:	693b      	ldr	r3, [r7, #16]
 8004e48:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8004e4c:	2b00      	cmp	r3, #0
 8004e4e:	f000 80b3 	beq.w	8004fb8 <PCD_EP_OutXfrComplete_int+0x1bc>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8004e52:	683b      	ldr	r3, [r7, #0]
 8004e54:	015a      	lsls	r2, r3, #5
 8004e56:	69bb      	ldr	r3, [r7, #24]
 8004e58:	4413      	add	r3, r2
 8004e5a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004e5e:	461a      	mov	r2, r3
 8004e60:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004e64:	6093      	str	r3, [r2, #8]
 8004e66:	e0a7      	b.n	8004fb8 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 8004e68:	693b      	ldr	r3, [r7, #16]
 8004e6a:	f003 0320 	and.w	r3, r3, #32
 8004e6e:	2b00      	cmp	r3, #0
 8004e70:	d009      	beq.n	8004e86 <PCD_EP_OutXfrComplete_int+0x8a>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8004e72:	683b      	ldr	r3, [r7, #0]
 8004e74:	015a      	lsls	r2, r3, #5
 8004e76:	69bb      	ldr	r3, [r7, #24]
 8004e78:	4413      	add	r3, r2
 8004e7a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004e7e:	461a      	mov	r2, r3
 8004e80:	2320      	movs	r3, #32
 8004e82:	6093      	str	r3, [r2, #8]
 8004e84:	e098      	b.n	8004fb8 <PCD_EP_OutXfrComplete_int+0x1bc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 8004e86:	693b      	ldr	r3, [r7, #16]
 8004e88:	f003 0328 	and.w	r3, r3, #40	; 0x28
 8004e8c:	2b00      	cmp	r3, #0
 8004e8e:	f040 8093 	bne.w	8004fb8 <PCD_EP_OutXfrComplete_int+0x1bc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8004e92:	697b      	ldr	r3, [r7, #20]
 8004e94:	4a4b      	ldr	r2, [pc, #300]	; (8004fc4 <PCD_EP_OutXfrComplete_int+0x1c8>)
 8004e96:	4293      	cmp	r3, r2
 8004e98:	d90f      	bls.n	8004eba <PCD_EP_OutXfrComplete_int+0xbe>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8004e9a:	693b      	ldr	r3, [r7, #16]
 8004e9c:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8004ea0:	2b00      	cmp	r3, #0
 8004ea2:	d00a      	beq.n	8004eba <PCD_EP_OutXfrComplete_int+0xbe>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8004ea4:	683b      	ldr	r3, [r7, #0]
 8004ea6:	015a      	lsls	r2, r3, #5
 8004ea8:	69bb      	ldr	r3, [r7, #24]
 8004eaa:	4413      	add	r3, r2
 8004eac:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004eb0:	461a      	mov	r2, r3
 8004eb2:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004eb6:	6093      	str	r3, [r2, #8]
 8004eb8:	e07e      	b.n	8004fb8 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        ep = &hpcd->OUT_ep[epnum];
 8004eba:	683a      	ldr	r2, [r7, #0]
 8004ebc:	4613      	mov	r3, r2
 8004ebe:	00db      	lsls	r3, r3, #3
 8004ec0:	4413      	add	r3, r2
 8004ec2:	009b      	lsls	r3, r3, #2
 8004ec4:	f503 731e 	add.w	r3, r3, #632	; 0x278
 8004ec8:	687a      	ldr	r2, [r7, #4]
 8004eca:	4413      	add	r3, r2
 8004ecc:	3304      	adds	r3, #4
 8004ece:	60fb      	str	r3, [r7, #12]

        /* out data packet received over EP */
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 8004ed0:	68fb      	ldr	r3, [r7, #12]
 8004ed2:	69da      	ldr	r2, [r3, #28]
 8004ed4:	683b      	ldr	r3, [r7, #0]
 8004ed6:	0159      	lsls	r1, r3, #5
 8004ed8:	69bb      	ldr	r3, [r7, #24]
 8004eda:	440b      	add	r3, r1
 8004edc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004ee0:	691b      	ldr	r3, [r3, #16]
 8004ee2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004ee6:	1ad2      	subs	r2, r2, r3
 8004ee8:	68fb      	ldr	r3, [r7, #12]
 8004eea:	621a      	str	r2, [r3, #32]

        if (epnum == 0U)
 8004eec:	683b      	ldr	r3, [r7, #0]
 8004eee:	2b00      	cmp	r3, #0
 8004ef0:	d114      	bne.n	8004f1c <PCD_EP_OutXfrComplete_int+0x120>
        {
          if (ep->xfer_len == 0U)
 8004ef2:	68fb      	ldr	r3, [r7, #12]
 8004ef4:	699b      	ldr	r3, [r3, #24]
 8004ef6:	2b00      	cmp	r3, #0
 8004ef8:	d109      	bne.n	8004f0e <PCD_EP_OutXfrComplete_int+0x112>
          {
            /* this is ZLP, so prepare EP0 for next setup */
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8004efa:	687b      	ldr	r3, [r7, #4]
 8004efc:	6818      	ldr	r0, [r3, #0]
 8004efe:	687b      	ldr	r3, [r7, #4]
 8004f00:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8004f04:	461a      	mov	r2, r3
 8004f06:	2101      	movs	r1, #1
 8004f08:	f004 fcc0 	bl	800988c <USB_EP0_OutStart>
 8004f0c:	e006      	b.n	8004f1c <PCD_EP_OutXfrComplete_int+0x120>
          }
          else
          {
            ep->xfer_buff += ep->xfer_count;
 8004f0e:	68fb      	ldr	r3, [r7, #12]
 8004f10:	691a      	ldr	r2, [r3, #16]
 8004f12:	68fb      	ldr	r3, [r7, #12]
 8004f14:	6a1b      	ldr	r3, [r3, #32]
 8004f16:	441a      	add	r2, r3
 8004f18:	68fb      	ldr	r3, [r7, #12]
 8004f1a:	611a      	str	r2, [r3, #16]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8004f1c:	683b      	ldr	r3, [r7, #0]
 8004f1e:	b2db      	uxtb	r3, r3
 8004f20:	4619      	mov	r1, r3
 8004f22:	6878      	ldr	r0, [r7, #4]
 8004f24:	f006 ff0c 	bl	800bd40 <HAL_PCD_DataOutStageCallback>
 8004f28:	e046      	b.n	8004fb8 <PCD_EP_OutXfrComplete_int+0x1bc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 8004f2a:	697b      	ldr	r3, [r7, #20]
 8004f2c:	4a26      	ldr	r2, [pc, #152]	; (8004fc8 <PCD_EP_OutXfrComplete_int+0x1cc>)
 8004f2e:	4293      	cmp	r3, r2
 8004f30:	d124      	bne.n	8004f7c <PCD_EP_OutXfrComplete_int+0x180>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 8004f32:	693b      	ldr	r3, [r7, #16]
 8004f34:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8004f38:	2b00      	cmp	r3, #0
 8004f3a:	d00a      	beq.n	8004f52 <PCD_EP_OutXfrComplete_int+0x156>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8004f3c:	683b      	ldr	r3, [r7, #0]
 8004f3e:	015a      	lsls	r2, r3, #5
 8004f40:	69bb      	ldr	r3, [r7, #24]
 8004f42:	4413      	add	r3, r2
 8004f44:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004f48:	461a      	mov	r2, r3
 8004f4a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8004f4e:	6093      	str	r3, [r2, #8]
 8004f50:	e032      	b.n	8004fb8 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8004f52:	693b      	ldr	r3, [r7, #16]
 8004f54:	f003 0320 	and.w	r3, r3, #32
 8004f58:	2b00      	cmp	r3, #0
 8004f5a:	d008      	beq.n	8004f6e <PCD_EP_OutXfrComplete_int+0x172>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8004f5c:	683b      	ldr	r3, [r7, #0]
 8004f5e:	015a      	lsls	r2, r3, #5
 8004f60:	69bb      	ldr	r3, [r7, #24]
 8004f62:	4413      	add	r3, r2
 8004f64:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004f68:	461a      	mov	r2, r3
 8004f6a:	2320      	movs	r3, #32
 8004f6c:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8004f6e:	683b      	ldr	r3, [r7, #0]
 8004f70:	b2db      	uxtb	r3, r3
 8004f72:	4619      	mov	r1, r3
 8004f74:	6878      	ldr	r0, [r7, #4]
 8004f76:	f006 fee3 	bl	800bd40 <HAL_PCD_DataOutStageCallback>
 8004f7a:	e01d      	b.n	8004fb8 <PCD_EP_OutXfrComplete_int+0x1bc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 8004f7c:	683b      	ldr	r3, [r7, #0]
 8004f7e:	2b00      	cmp	r3, #0
 8004f80:	d114      	bne.n	8004fac <PCD_EP_OutXfrComplete_int+0x1b0>
 8004f82:	6879      	ldr	r1, [r7, #4]
 8004f84:	683a      	ldr	r2, [r7, #0]
 8004f86:	4613      	mov	r3, r2
 8004f88:	00db      	lsls	r3, r3, #3
 8004f8a:	4413      	add	r3, r2
 8004f8c:	009b      	lsls	r3, r3, #2
 8004f8e:	440b      	add	r3, r1
 8004f90:	f503 7325 	add.w	r3, r3, #660	; 0x294
 8004f94:	681b      	ldr	r3, [r3, #0]
 8004f96:	2b00      	cmp	r3, #0
 8004f98:	d108      	bne.n	8004fac <PCD_EP_OutXfrComplete_int+0x1b0>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 8004f9a:	687b      	ldr	r3, [r7, #4]
 8004f9c:	6818      	ldr	r0, [r3, #0]
 8004f9e:	687b      	ldr	r3, [r7, #4]
 8004fa0:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8004fa4:	461a      	mov	r2, r3
 8004fa6:	2100      	movs	r1, #0
 8004fa8:	f004 fc70 	bl	800988c <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8004fac:	683b      	ldr	r3, [r7, #0]
 8004fae:	b2db      	uxtb	r3, r3
 8004fb0:	4619      	mov	r1, r3
 8004fb2:	6878      	ldr	r0, [r7, #4]
 8004fb4:	f006 fec4 	bl	800bd40 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 8004fb8:	2300      	movs	r3, #0
}
 8004fba:	4618      	mov	r0, r3
 8004fbc:	3720      	adds	r7, #32
 8004fbe:	46bd      	mov	sp, r7
 8004fc0:	bd80      	pop	{r7, pc}
 8004fc2:	bf00      	nop
 8004fc4:	4f54300a 	.word	0x4f54300a
 8004fc8:	4f54310a 	.word	0x4f54310a

08004fcc <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8004fcc:	b580      	push	{r7, lr}
 8004fce:	b086      	sub	sp, #24
 8004fd0:	af00      	add	r7, sp, #0
 8004fd2:	6078      	str	r0, [r7, #4]
 8004fd4:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8004fd6:	687b      	ldr	r3, [r7, #4]
 8004fd8:	681b      	ldr	r3, [r3, #0]
 8004fda:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004fdc:	697b      	ldr	r3, [r7, #20]
 8004fde:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 8004fe0:	697b      	ldr	r3, [r7, #20]
 8004fe2:	333c      	adds	r3, #60	; 0x3c
 8004fe4:	3304      	adds	r3, #4
 8004fe6:	681b      	ldr	r3, [r3, #0]
 8004fe8:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8004fea:	683b      	ldr	r3, [r7, #0]
 8004fec:	015a      	lsls	r2, r3, #5
 8004fee:	693b      	ldr	r3, [r7, #16]
 8004ff0:	4413      	add	r3, r2
 8004ff2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8004ff6:	689b      	ldr	r3, [r3, #8]
 8004ff8:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8004ffa:	68fb      	ldr	r3, [r7, #12]
 8004ffc:	4a15      	ldr	r2, [pc, #84]	; (8005054 <PCD_EP_OutSetupPacket_int+0x88>)
 8004ffe:	4293      	cmp	r3, r2
 8005000:	d90e      	bls.n	8005020 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8005002:	68bb      	ldr	r3, [r7, #8]
 8005004:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8005008:	2b00      	cmp	r3, #0
 800500a:	d009      	beq.n	8005020 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800500c:	683b      	ldr	r3, [r7, #0]
 800500e:	015a      	lsls	r2, r3, #5
 8005010:	693b      	ldr	r3, [r7, #16]
 8005012:	4413      	add	r3, r2
 8005014:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8005018:	461a      	mov	r2, r3
 800501a:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 800501e:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 8005020:	6878      	ldr	r0, [r7, #4]
 8005022:	f006 fe7b 	bl	800bd1c <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 8005026:	68fb      	ldr	r3, [r7, #12]
 8005028:	4a0a      	ldr	r2, [pc, #40]	; (8005054 <PCD_EP_OutSetupPacket_int+0x88>)
 800502a:	4293      	cmp	r3, r2
 800502c:	d90c      	bls.n	8005048 <PCD_EP_OutSetupPacket_int+0x7c>
 800502e:	687b      	ldr	r3, [r7, #4]
 8005030:	691b      	ldr	r3, [r3, #16]
 8005032:	2b01      	cmp	r3, #1
 8005034:	d108      	bne.n	8005048 <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8005036:	687b      	ldr	r3, [r7, #4]
 8005038:	6818      	ldr	r0, [r3, #0]
 800503a:	687b      	ldr	r3, [r7, #4]
 800503c:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 8005040:	461a      	mov	r2, r3
 8005042:	2101      	movs	r1, #1
 8005044:	f004 fc22 	bl	800988c <USB_EP0_OutStart>
  }

  return HAL_OK;
 8005048:	2300      	movs	r3, #0
}
 800504a:	4618      	mov	r0, r3
 800504c:	3718      	adds	r7, #24
 800504e:	46bd      	mov	sp, r7
 8005050:	bd80      	pop	{r7, pc}
 8005052:	bf00      	nop
 8005054:	4f54300a 	.word	0x4f54300a

08005058 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 8005058:	b480      	push	{r7}
 800505a:	b085      	sub	sp, #20
 800505c:	af00      	add	r7, sp, #0
 800505e:	6078      	str	r0, [r7, #4]
 8005060:	460b      	mov	r3, r1
 8005062:	70fb      	strb	r3, [r7, #3]
 8005064:	4613      	mov	r3, r2
 8005066:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 8005068:	687b      	ldr	r3, [r7, #4]
 800506a:	681b      	ldr	r3, [r3, #0]
 800506c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800506e:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 8005070:	78fb      	ldrb	r3, [r7, #3]
 8005072:	2b00      	cmp	r3, #0
 8005074:	d107      	bne.n	8005086 <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 8005076:	883b      	ldrh	r3, [r7, #0]
 8005078:	0419      	lsls	r1, r3, #16
 800507a:	687b      	ldr	r3, [r7, #4]
 800507c:	681b      	ldr	r3, [r3, #0]
 800507e:	68ba      	ldr	r2, [r7, #8]
 8005080:	430a      	orrs	r2, r1
 8005082:	629a      	str	r2, [r3, #40]	; 0x28
 8005084:	e028      	b.n	80050d8 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 8005086:	687b      	ldr	r3, [r7, #4]
 8005088:	681b      	ldr	r3, [r3, #0]
 800508a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800508c:	0c1b      	lsrs	r3, r3, #16
 800508e:	68ba      	ldr	r2, [r7, #8]
 8005090:	4413      	add	r3, r2
 8005092:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8005094:	2300      	movs	r3, #0
 8005096:	73fb      	strb	r3, [r7, #15]
 8005098:	e00d      	b.n	80050b6 <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 800509a:	687b      	ldr	r3, [r7, #4]
 800509c:	681a      	ldr	r2, [r3, #0]
 800509e:	7bfb      	ldrb	r3, [r7, #15]
 80050a0:	3340      	adds	r3, #64	; 0x40
 80050a2:	009b      	lsls	r3, r3, #2
 80050a4:	4413      	add	r3, r2
 80050a6:	685b      	ldr	r3, [r3, #4]
 80050a8:	0c1b      	lsrs	r3, r3, #16
 80050aa:	68ba      	ldr	r2, [r7, #8]
 80050ac:	4413      	add	r3, r2
 80050ae:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 80050b0:	7bfb      	ldrb	r3, [r7, #15]
 80050b2:	3301      	adds	r3, #1
 80050b4:	73fb      	strb	r3, [r7, #15]
 80050b6:	7bfa      	ldrb	r2, [r7, #15]
 80050b8:	78fb      	ldrb	r3, [r7, #3]
 80050ba:	3b01      	subs	r3, #1
 80050bc:	429a      	cmp	r2, r3
 80050be:	d3ec      	bcc.n	800509a <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 80050c0:	883b      	ldrh	r3, [r7, #0]
 80050c2:	0418      	lsls	r0, r3, #16
 80050c4:	687b      	ldr	r3, [r7, #4]
 80050c6:	6819      	ldr	r1, [r3, #0]
 80050c8:	78fb      	ldrb	r3, [r7, #3]
 80050ca:	3b01      	subs	r3, #1
 80050cc:	68ba      	ldr	r2, [r7, #8]
 80050ce:	4302      	orrs	r2, r0
 80050d0:	3340      	adds	r3, #64	; 0x40
 80050d2:	009b      	lsls	r3, r3, #2
 80050d4:	440b      	add	r3, r1
 80050d6:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 80050d8:	2300      	movs	r3, #0
}
 80050da:	4618      	mov	r0, r3
 80050dc:	3714      	adds	r7, #20
 80050de:	46bd      	mov	sp, r7
 80050e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050e4:	4770      	bx	lr

080050e6 <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 80050e6:	b480      	push	{r7}
 80050e8:	b083      	sub	sp, #12
 80050ea:	af00      	add	r7, sp, #0
 80050ec:	6078      	str	r0, [r7, #4]
 80050ee:	460b      	mov	r3, r1
 80050f0:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 80050f2:	687b      	ldr	r3, [r7, #4]
 80050f4:	681b      	ldr	r3, [r3, #0]
 80050f6:	887a      	ldrh	r2, [r7, #2]
 80050f8:	625a      	str	r2, [r3, #36]	; 0x24

  return HAL_OK;
 80050fa:	2300      	movs	r3, #0
}
 80050fc:	4618      	mov	r0, r3
 80050fe:	370c      	adds	r7, #12
 8005100:	46bd      	mov	sp, r7
 8005102:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005106:	4770      	bx	lr

08005108 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 8005108:	b480      	push	{r7}
 800510a:	b083      	sub	sp, #12
 800510c:	af00      	add	r7, sp, #0
 800510e:	6078      	str	r0, [r7, #4]
 8005110:	460b      	mov	r3, r1
 8005112:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 8005114:	bf00      	nop
 8005116:	370c      	adds	r7, #12
 8005118:	46bd      	mov	sp, r7
 800511a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800511e:	4770      	bx	lr

08005120 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005120:	b580      	push	{r7, lr}
 8005122:	b086      	sub	sp, #24
 8005124:	af00      	add	r7, sp, #0
 8005126:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8005128:	687b      	ldr	r3, [r7, #4]
 800512a:	2b00      	cmp	r3, #0
 800512c:	d101      	bne.n	8005132 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800512e:	2301      	movs	r3, #1
 8005130:	e267      	b.n	8005602 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005132:	687b      	ldr	r3, [r7, #4]
 8005134:	681b      	ldr	r3, [r3, #0]
 8005136:	f003 0301 	and.w	r3, r3, #1
 800513a:	2b00      	cmp	r3, #0
 800513c:	d075      	beq.n	800522a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800513e:	4b88      	ldr	r3, [pc, #544]	; (8005360 <HAL_RCC_OscConfig+0x240>)
 8005140:	689b      	ldr	r3, [r3, #8]
 8005142:	f003 030c 	and.w	r3, r3, #12
 8005146:	2b04      	cmp	r3, #4
 8005148:	d00c      	beq.n	8005164 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800514a:	4b85      	ldr	r3, [pc, #532]	; (8005360 <HAL_RCC_OscConfig+0x240>)
 800514c:	689b      	ldr	r3, [r3, #8]
 800514e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8005152:	2b08      	cmp	r3, #8
 8005154:	d112      	bne.n	800517c <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8005156:	4b82      	ldr	r3, [pc, #520]	; (8005360 <HAL_RCC_OscConfig+0x240>)
 8005158:	685b      	ldr	r3, [r3, #4]
 800515a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800515e:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8005162:	d10b      	bne.n	800517c <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005164:	4b7e      	ldr	r3, [pc, #504]	; (8005360 <HAL_RCC_OscConfig+0x240>)
 8005166:	681b      	ldr	r3, [r3, #0]
 8005168:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800516c:	2b00      	cmp	r3, #0
 800516e:	d05b      	beq.n	8005228 <HAL_RCC_OscConfig+0x108>
 8005170:	687b      	ldr	r3, [r7, #4]
 8005172:	685b      	ldr	r3, [r3, #4]
 8005174:	2b00      	cmp	r3, #0
 8005176:	d157      	bne.n	8005228 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8005178:	2301      	movs	r3, #1
 800517a:	e242      	b.n	8005602 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800517c:	687b      	ldr	r3, [r7, #4]
 800517e:	685b      	ldr	r3, [r3, #4]
 8005180:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005184:	d106      	bne.n	8005194 <HAL_RCC_OscConfig+0x74>
 8005186:	4b76      	ldr	r3, [pc, #472]	; (8005360 <HAL_RCC_OscConfig+0x240>)
 8005188:	681b      	ldr	r3, [r3, #0]
 800518a:	4a75      	ldr	r2, [pc, #468]	; (8005360 <HAL_RCC_OscConfig+0x240>)
 800518c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005190:	6013      	str	r3, [r2, #0]
 8005192:	e01d      	b.n	80051d0 <HAL_RCC_OscConfig+0xb0>
 8005194:	687b      	ldr	r3, [r7, #4]
 8005196:	685b      	ldr	r3, [r3, #4]
 8005198:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 800519c:	d10c      	bne.n	80051b8 <HAL_RCC_OscConfig+0x98>
 800519e:	4b70      	ldr	r3, [pc, #448]	; (8005360 <HAL_RCC_OscConfig+0x240>)
 80051a0:	681b      	ldr	r3, [r3, #0]
 80051a2:	4a6f      	ldr	r2, [pc, #444]	; (8005360 <HAL_RCC_OscConfig+0x240>)
 80051a4:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80051a8:	6013      	str	r3, [r2, #0]
 80051aa:	4b6d      	ldr	r3, [pc, #436]	; (8005360 <HAL_RCC_OscConfig+0x240>)
 80051ac:	681b      	ldr	r3, [r3, #0]
 80051ae:	4a6c      	ldr	r2, [pc, #432]	; (8005360 <HAL_RCC_OscConfig+0x240>)
 80051b0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80051b4:	6013      	str	r3, [r2, #0]
 80051b6:	e00b      	b.n	80051d0 <HAL_RCC_OscConfig+0xb0>
 80051b8:	4b69      	ldr	r3, [pc, #420]	; (8005360 <HAL_RCC_OscConfig+0x240>)
 80051ba:	681b      	ldr	r3, [r3, #0]
 80051bc:	4a68      	ldr	r2, [pc, #416]	; (8005360 <HAL_RCC_OscConfig+0x240>)
 80051be:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80051c2:	6013      	str	r3, [r2, #0]
 80051c4:	4b66      	ldr	r3, [pc, #408]	; (8005360 <HAL_RCC_OscConfig+0x240>)
 80051c6:	681b      	ldr	r3, [r3, #0]
 80051c8:	4a65      	ldr	r2, [pc, #404]	; (8005360 <HAL_RCC_OscConfig+0x240>)
 80051ca:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80051ce:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80051d0:	687b      	ldr	r3, [r7, #4]
 80051d2:	685b      	ldr	r3, [r3, #4]
 80051d4:	2b00      	cmp	r3, #0
 80051d6:	d013      	beq.n	8005200 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80051d8:	f7fc f860 	bl	800129c <HAL_GetTick>
 80051dc:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80051de:	e008      	b.n	80051f2 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 80051e0:	f7fc f85c 	bl	800129c <HAL_GetTick>
 80051e4:	4602      	mov	r2, r0
 80051e6:	693b      	ldr	r3, [r7, #16]
 80051e8:	1ad3      	subs	r3, r2, r3
 80051ea:	2b64      	cmp	r3, #100	; 0x64
 80051ec:	d901      	bls.n	80051f2 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80051ee:	2303      	movs	r3, #3
 80051f0:	e207      	b.n	8005602 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80051f2:	4b5b      	ldr	r3, [pc, #364]	; (8005360 <HAL_RCC_OscConfig+0x240>)
 80051f4:	681b      	ldr	r3, [r3, #0]
 80051f6:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80051fa:	2b00      	cmp	r3, #0
 80051fc:	d0f0      	beq.n	80051e0 <HAL_RCC_OscConfig+0xc0>
 80051fe:	e014      	b.n	800522a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005200:	f7fc f84c 	bl	800129c <HAL_GetTick>
 8005204:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005206:	e008      	b.n	800521a <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8005208:	f7fc f848 	bl	800129c <HAL_GetTick>
 800520c:	4602      	mov	r2, r0
 800520e:	693b      	ldr	r3, [r7, #16]
 8005210:	1ad3      	subs	r3, r2, r3
 8005212:	2b64      	cmp	r3, #100	; 0x64
 8005214:	d901      	bls.n	800521a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8005216:	2303      	movs	r3, #3
 8005218:	e1f3      	b.n	8005602 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800521a:	4b51      	ldr	r3, [pc, #324]	; (8005360 <HAL_RCC_OscConfig+0x240>)
 800521c:	681b      	ldr	r3, [r3, #0]
 800521e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8005222:	2b00      	cmp	r3, #0
 8005224:	d1f0      	bne.n	8005208 <HAL_RCC_OscConfig+0xe8>
 8005226:	e000      	b.n	800522a <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005228:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800522a:	687b      	ldr	r3, [r7, #4]
 800522c:	681b      	ldr	r3, [r3, #0]
 800522e:	f003 0302 	and.w	r3, r3, #2
 8005232:	2b00      	cmp	r3, #0
 8005234:	d063      	beq.n	80052fe <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8005236:	4b4a      	ldr	r3, [pc, #296]	; (8005360 <HAL_RCC_OscConfig+0x240>)
 8005238:	689b      	ldr	r3, [r3, #8]
 800523a:	f003 030c 	and.w	r3, r3, #12
 800523e:	2b00      	cmp	r3, #0
 8005240:	d00b      	beq.n	800525a <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005242:	4b47      	ldr	r3, [pc, #284]	; (8005360 <HAL_RCC_OscConfig+0x240>)
 8005244:	689b      	ldr	r3, [r3, #8]
 8005246:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 800524a:	2b08      	cmp	r3, #8
 800524c:	d11c      	bne.n	8005288 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800524e:	4b44      	ldr	r3, [pc, #272]	; (8005360 <HAL_RCC_OscConfig+0x240>)
 8005250:	685b      	ldr	r3, [r3, #4]
 8005252:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8005256:	2b00      	cmp	r3, #0
 8005258:	d116      	bne.n	8005288 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800525a:	4b41      	ldr	r3, [pc, #260]	; (8005360 <HAL_RCC_OscConfig+0x240>)
 800525c:	681b      	ldr	r3, [r3, #0]
 800525e:	f003 0302 	and.w	r3, r3, #2
 8005262:	2b00      	cmp	r3, #0
 8005264:	d005      	beq.n	8005272 <HAL_RCC_OscConfig+0x152>
 8005266:	687b      	ldr	r3, [r7, #4]
 8005268:	68db      	ldr	r3, [r3, #12]
 800526a:	2b01      	cmp	r3, #1
 800526c:	d001      	beq.n	8005272 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800526e:	2301      	movs	r3, #1
 8005270:	e1c7      	b.n	8005602 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005272:	4b3b      	ldr	r3, [pc, #236]	; (8005360 <HAL_RCC_OscConfig+0x240>)
 8005274:	681b      	ldr	r3, [r3, #0]
 8005276:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800527a:	687b      	ldr	r3, [r7, #4]
 800527c:	691b      	ldr	r3, [r3, #16]
 800527e:	00db      	lsls	r3, r3, #3
 8005280:	4937      	ldr	r1, [pc, #220]	; (8005360 <HAL_RCC_OscConfig+0x240>)
 8005282:	4313      	orrs	r3, r2
 8005284:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005286:	e03a      	b.n	80052fe <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8005288:	687b      	ldr	r3, [r7, #4]
 800528a:	68db      	ldr	r3, [r3, #12]
 800528c:	2b00      	cmp	r3, #0
 800528e:	d020      	beq.n	80052d2 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8005290:	4b34      	ldr	r3, [pc, #208]	; (8005364 <HAL_RCC_OscConfig+0x244>)
 8005292:	2201      	movs	r2, #1
 8005294:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005296:	f7fc f801 	bl	800129c <HAL_GetTick>
 800529a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800529c:	e008      	b.n	80052b0 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800529e:	f7fb fffd 	bl	800129c <HAL_GetTick>
 80052a2:	4602      	mov	r2, r0
 80052a4:	693b      	ldr	r3, [r7, #16]
 80052a6:	1ad3      	subs	r3, r2, r3
 80052a8:	2b02      	cmp	r3, #2
 80052aa:	d901      	bls.n	80052b0 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80052ac:	2303      	movs	r3, #3
 80052ae:	e1a8      	b.n	8005602 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80052b0:	4b2b      	ldr	r3, [pc, #172]	; (8005360 <HAL_RCC_OscConfig+0x240>)
 80052b2:	681b      	ldr	r3, [r3, #0]
 80052b4:	f003 0302 	and.w	r3, r3, #2
 80052b8:	2b00      	cmp	r3, #0
 80052ba:	d0f0      	beq.n	800529e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80052bc:	4b28      	ldr	r3, [pc, #160]	; (8005360 <HAL_RCC_OscConfig+0x240>)
 80052be:	681b      	ldr	r3, [r3, #0]
 80052c0:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	691b      	ldr	r3, [r3, #16]
 80052c8:	00db      	lsls	r3, r3, #3
 80052ca:	4925      	ldr	r1, [pc, #148]	; (8005360 <HAL_RCC_OscConfig+0x240>)
 80052cc:	4313      	orrs	r3, r2
 80052ce:	600b      	str	r3, [r1, #0]
 80052d0:	e015      	b.n	80052fe <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80052d2:	4b24      	ldr	r3, [pc, #144]	; (8005364 <HAL_RCC_OscConfig+0x244>)
 80052d4:	2200      	movs	r2, #0
 80052d6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80052d8:	f7fb ffe0 	bl	800129c <HAL_GetTick>
 80052dc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80052de:	e008      	b.n	80052f2 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80052e0:	f7fb ffdc 	bl	800129c <HAL_GetTick>
 80052e4:	4602      	mov	r2, r0
 80052e6:	693b      	ldr	r3, [r7, #16]
 80052e8:	1ad3      	subs	r3, r2, r3
 80052ea:	2b02      	cmp	r3, #2
 80052ec:	d901      	bls.n	80052f2 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 80052ee:	2303      	movs	r3, #3
 80052f0:	e187      	b.n	8005602 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80052f2:	4b1b      	ldr	r3, [pc, #108]	; (8005360 <HAL_RCC_OscConfig+0x240>)
 80052f4:	681b      	ldr	r3, [r3, #0]
 80052f6:	f003 0302 	and.w	r3, r3, #2
 80052fa:	2b00      	cmp	r3, #0
 80052fc:	d1f0      	bne.n	80052e0 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80052fe:	687b      	ldr	r3, [r7, #4]
 8005300:	681b      	ldr	r3, [r3, #0]
 8005302:	f003 0308 	and.w	r3, r3, #8
 8005306:	2b00      	cmp	r3, #0
 8005308:	d036      	beq.n	8005378 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	695b      	ldr	r3, [r3, #20]
 800530e:	2b00      	cmp	r3, #0
 8005310:	d016      	beq.n	8005340 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005312:	4b15      	ldr	r3, [pc, #84]	; (8005368 <HAL_RCC_OscConfig+0x248>)
 8005314:	2201      	movs	r2, #1
 8005316:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005318:	f7fb ffc0 	bl	800129c <HAL_GetTick>
 800531c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800531e:	e008      	b.n	8005332 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8005320:	f7fb ffbc 	bl	800129c <HAL_GetTick>
 8005324:	4602      	mov	r2, r0
 8005326:	693b      	ldr	r3, [r7, #16]
 8005328:	1ad3      	subs	r3, r2, r3
 800532a:	2b02      	cmp	r3, #2
 800532c:	d901      	bls.n	8005332 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800532e:	2303      	movs	r3, #3
 8005330:	e167      	b.n	8005602 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005332:	4b0b      	ldr	r3, [pc, #44]	; (8005360 <HAL_RCC_OscConfig+0x240>)
 8005334:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005336:	f003 0302 	and.w	r3, r3, #2
 800533a:	2b00      	cmp	r3, #0
 800533c:	d0f0      	beq.n	8005320 <HAL_RCC_OscConfig+0x200>
 800533e:	e01b      	b.n	8005378 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005340:	4b09      	ldr	r3, [pc, #36]	; (8005368 <HAL_RCC_OscConfig+0x248>)
 8005342:	2200      	movs	r2, #0
 8005344:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005346:	f7fb ffa9 	bl	800129c <HAL_GetTick>
 800534a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800534c:	e00e      	b.n	800536c <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800534e:	f7fb ffa5 	bl	800129c <HAL_GetTick>
 8005352:	4602      	mov	r2, r0
 8005354:	693b      	ldr	r3, [r7, #16]
 8005356:	1ad3      	subs	r3, r2, r3
 8005358:	2b02      	cmp	r3, #2
 800535a:	d907      	bls.n	800536c <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 800535c:	2303      	movs	r3, #3
 800535e:	e150      	b.n	8005602 <HAL_RCC_OscConfig+0x4e2>
 8005360:	40023800 	.word	0x40023800
 8005364:	42470000 	.word	0x42470000
 8005368:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800536c:	4b88      	ldr	r3, [pc, #544]	; (8005590 <HAL_RCC_OscConfig+0x470>)
 800536e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005370:	f003 0302 	and.w	r3, r3, #2
 8005374:	2b00      	cmp	r3, #0
 8005376:	d1ea      	bne.n	800534e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	681b      	ldr	r3, [r3, #0]
 800537c:	f003 0304 	and.w	r3, r3, #4
 8005380:	2b00      	cmp	r3, #0
 8005382:	f000 8097 	beq.w	80054b4 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005386:	2300      	movs	r3, #0
 8005388:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800538a:	4b81      	ldr	r3, [pc, #516]	; (8005590 <HAL_RCC_OscConfig+0x470>)
 800538c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800538e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8005392:	2b00      	cmp	r3, #0
 8005394:	d10f      	bne.n	80053b6 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005396:	2300      	movs	r3, #0
 8005398:	60bb      	str	r3, [r7, #8]
 800539a:	4b7d      	ldr	r3, [pc, #500]	; (8005590 <HAL_RCC_OscConfig+0x470>)
 800539c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800539e:	4a7c      	ldr	r2, [pc, #496]	; (8005590 <HAL_RCC_OscConfig+0x470>)
 80053a0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80053a4:	6413      	str	r3, [r2, #64]	; 0x40
 80053a6:	4b7a      	ldr	r3, [pc, #488]	; (8005590 <HAL_RCC_OscConfig+0x470>)
 80053a8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80053aa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80053ae:	60bb      	str	r3, [r7, #8]
 80053b0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80053b2:	2301      	movs	r3, #1
 80053b4:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80053b6:	4b77      	ldr	r3, [pc, #476]	; (8005594 <HAL_RCC_OscConfig+0x474>)
 80053b8:	681b      	ldr	r3, [r3, #0]
 80053ba:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80053be:	2b00      	cmp	r3, #0
 80053c0:	d118      	bne.n	80053f4 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80053c2:	4b74      	ldr	r3, [pc, #464]	; (8005594 <HAL_RCC_OscConfig+0x474>)
 80053c4:	681b      	ldr	r3, [r3, #0]
 80053c6:	4a73      	ldr	r2, [pc, #460]	; (8005594 <HAL_RCC_OscConfig+0x474>)
 80053c8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80053cc:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80053ce:	f7fb ff65 	bl	800129c <HAL_GetTick>
 80053d2:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80053d4:	e008      	b.n	80053e8 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80053d6:	f7fb ff61 	bl	800129c <HAL_GetTick>
 80053da:	4602      	mov	r2, r0
 80053dc:	693b      	ldr	r3, [r7, #16]
 80053de:	1ad3      	subs	r3, r2, r3
 80053e0:	2b02      	cmp	r3, #2
 80053e2:	d901      	bls.n	80053e8 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 80053e4:	2303      	movs	r3, #3
 80053e6:	e10c      	b.n	8005602 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80053e8:	4b6a      	ldr	r3, [pc, #424]	; (8005594 <HAL_RCC_OscConfig+0x474>)
 80053ea:	681b      	ldr	r3, [r3, #0]
 80053ec:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80053f0:	2b00      	cmp	r3, #0
 80053f2:	d0f0      	beq.n	80053d6 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80053f4:	687b      	ldr	r3, [r7, #4]
 80053f6:	689b      	ldr	r3, [r3, #8]
 80053f8:	2b01      	cmp	r3, #1
 80053fa:	d106      	bne.n	800540a <HAL_RCC_OscConfig+0x2ea>
 80053fc:	4b64      	ldr	r3, [pc, #400]	; (8005590 <HAL_RCC_OscConfig+0x470>)
 80053fe:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005400:	4a63      	ldr	r2, [pc, #396]	; (8005590 <HAL_RCC_OscConfig+0x470>)
 8005402:	f043 0301 	orr.w	r3, r3, #1
 8005406:	6713      	str	r3, [r2, #112]	; 0x70
 8005408:	e01c      	b.n	8005444 <HAL_RCC_OscConfig+0x324>
 800540a:	687b      	ldr	r3, [r7, #4]
 800540c:	689b      	ldr	r3, [r3, #8]
 800540e:	2b05      	cmp	r3, #5
 8005410:	d10c      	bne.n	800542c <HAL_RCC_OscConfig+0x30c>
 8005412:	4b5f      	ldr	r3, [pc, #380]	; (8005590 <HAL_RCC_OscConfig+0x470>)
 8005414:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005416:	4a5e      	ldr	r2, [pc, #376]	; (8005590 <HAL_RCC_OscConfig+0x470>)
 8005418:	f043 0304 	orr.w	r3, r3, #4
 800541c:	6713      	str	r3, [r2, #112]	; 0x70
 800541e:	4b5c      	ldr	r3, [pc, #368]	; (8005590 <HAL_RCC_OscConfig+0x470>)
 8005420:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005422:	4a5b      	ldr	r2, [pc, #364]	; (8005590 <HAL_RCC_OscConfig+0x470>)
 8005424:	f043 0301 	orr.w	r3, r3, #1
 8005428:	6713      	str	r3, [r2, #112]	; 0x70
 800542a:	e00b      	b.n	8005444 <HAL_RCC_OscConfig+0x324>
 800542c:	4b58      	ldr	r3, [pc, #352]	; (8005590 <HAL_RCC_OscConfig+0x470>)
 800542e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8005430:	4a57      	ldr	r2, [pc, #348]	; (8005590 <HAL_RCC_OscConfig+0x470>)
 8005432:	f023 0301 	bic.w	r3, r3, #1
 8005436:	6713      	str	r3, [r2, #112]	; 0x70
 8005438:	4b55      	ldr	r3, [pc, #340]	; (8005590 <HAL_RCC_OscConfig+0x470>)
 800543a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800543c:	4a54      	ldr	r2, [pc, #336]	; (8005590 <HAL_RCC_OscConfig+0x470>)
 800543e:	f023 0304 	bic.w	r3, r3, #4
 8005442:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8005444:	687b      	ldr	r3, [r7, #4]
 8005446:	689b      	ldr	r3, [r3, #8]
 8005448:	2b00      	cmp	r3, #0
 800544a:	d015      	beq.n	8005478 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800544c:	f7fb ff26 	bl	800129c <HAL_GetTick>
 8005450:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8005452:	e00a      	b.n	800546a <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005454:	f7fb ff22 	bl	800129c <HAL_GetTick>
 8005458:	4602      	mov	r2, r0
 800545a:	693b      	ldr	r3, [r7, #16]
 800545c:	1ad3      	subs	r3, r2, r3
 800545e:	f241 3288 	movw	r2, #5000	; 0x1388
 8005462:	4293      	cmp	r3, r2
 8005464:	d901      	bls.n	800546a <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8005466:	2303      	movs	r3, #3
 8005468:	e0cb      	b.n	8005602 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800546a:	4b49      	ldr	r3, [pc, #292]	; (8005590 <HAL_RCC_OscConfig+0x470>)
 800546c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800546e:	f003 0302 	and.w	r3, r3, #2
 8005472:	2b00      	cmp	r3, #0
 8005474:	d0ee      	beq.n	8005454 <HAL_RCC_OscConfig+0x334>
 8005476:	e014      	b.n	80054a2 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8005478:	f7fb ff10 	bl	800129c <HAL_GetTick>
 800547c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800547e:	e00a      	b.n	8005496 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8005480:	f7fb ff0c 	bl	800129c <HAL_GetTick>
 8005484:	4602      	mov	r2, r0
 8005486:	693b      	ldr	r3, [r7, #16]
 8005488:	1ad3      	subs	r3, r2, r3
 800548a:	f241 3288 	movw	r2, #5000	; 0x1388
 800548e:	4293      	cmp	r3, r2
 8005490:	d901      	bls.n	8005496 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8005492:	2303      	movs	r3, #3
 8005494:	e0b5      	b.n	8005602 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8005496:	4b3e      	ldr	r3, [pc, #248]	; (8005590 <HAL_RCC_OscConfig+0x470>)
 8005498:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800549a:	f003 0302 	and.w	r3, r3, #2
 800549e:	2b00      	cmp	r3, #0
 80054a0:	d1ee      	bne.n	8005480 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80054a2:	7dfb      	ldrb	r3, [r7, #23]
 80054a4:	2b01      	cmp	r3, #1
 80054a6:	d105      	bne.n	80054b4 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80054a8:	4b39      	ldr	r3, [pc, #228]	; (8005590 <HAL_RCC_OscConfig+0x470>)
 80054aa:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80054ac:	4a38      	ldr	r2, [pc, #224]	; (8005590 <HAL_RCC_OscConfig+0x470>)
 80054ae:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80054b2:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80054b4:	687b      	ldr	r3, [r7, #4]
 80054b6:	699b      	ldr	r3, [r3, #24]
 80054b8:	2b00      	cmp	r3, #0
 80054ba:	f000 80a1 	beq.w	8005600 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80054be:	4b34      	ldr	r3, [pc, #208]	; (8005590 <HAL_RCC_OscConfig+0x470>)
 80054c0:	689b      	ldr	r3, [r3, #8]
 80054c2:	f003 030c 	and.w	r3, r3, #12
 80054c6:	2b08      	cmp	r3, #8
 80054c8:	d05c      	beq.n	8005584 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80054ca:	687b      	ldr	r3, [r7, #4]
 80054cc:	699b      	ldr	r3, [r3, #24]
 80054ce:	2b02      	cmp	r3, #2
 80054d0:	d141      	bne.n	8005556 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80054d2:	4b31      	ldr	r3, [pc, #196]	; (8005598 <HAL_RCC_OscConfig+0x478>)
 80054d4:	2200      	movs	r2, #0
 80054d6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80054d8:	f7fb fee0 	bl	800129c <HAL_GetTick>
 80054dc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80054de:	e008      	b.n	80054f2 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80054e0:	f7fb fedc 	bl	800129c <HAL_GetTick>
 80054e4:	4602      	mov	r2, r0
 80054e6:	693b      	ldr	r3, [r7, #16]
 80054e8:	1ad3      	subs	r3, r2, r3
 80054ea:	2b02      	cmp	r3, #2
 80054ec:	d901      	bls.n	80054f2 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 80054ee:	2303      	movs	r3, #3
 80054f0:	e087      	b.n	8005602 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80054f2:	4b27      	ldr	r3, [pc, #156]	; (8005590 <HAL_RCC_OscConfig+0x470>)
 80054f4:	681b      	ldr	r3, [r3, #0]
 80054f6:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80054fa:	2b00      	cmp	r3, #0
 80054fc:	d1f0      	bne.n	80054e0 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80054fe:	687b      	ldr	r3, [r7, #4]
 8005500:	69da      	ldr	r2, [r3, #28]
 8005502:	687b      	ldr	r3, [r7, #4]
 8005504:	6a1b      	ldr	r3, [r3, #32]
 8005506:	431a      	orrs	r2, r3
 8005508:	687b      	ldr	r3, [r7, #4]
 800550a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800550c:	019b      	lsls	r3, r3, #6
 800550e:	431a      	orrs	r2, r3
 8005510:	687b      	ldr	r3, [r7, #4]
 8005512:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005514:	085b      	lsrs	r3, r3, #1
 8005516:	3b01      	subs	r3, #1
 8005518:	041b      	lsls	r3, r3, #16
 800551a:	431a      	orrs	r2, r3
 800551c:	687b      	ldr	r3, [r7, #4]
 800551e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005520:	061b      	lsls	r3, r3, #24
 8005522:	491b      	ldr	r1, [pc, #108]	; (8005590 <HAL_RCC_OscConfig+0x470>)
 8005524:	4313      	orrs	r3, r2
 8005526:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005528:	4b1b      	ldr	r3, [pc, #108]	; (8005598 <HAL_RCC_OscConfig+0x478>)
 800552a:	2201      	movs	r2, #1
 800552c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800552e:	f7fb feb5 	bl	800129c <HAL_GetTick>
 8005532:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005534:	e008      	b.n	8005548 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005536:	f7fb feb1 	bl	800129c <HAL_GetTick>
 800553a:	4602      	mov	r2, r0
 800553c:	693b      	ldr	r3, [r7, #16]
 800553e:	1ad3      	subs	r3, r2, r3
 8005540:	2b02      	cmp	r3, #2
 8005542:	d901      	bls.n	8005548 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8005544:	2303      	movs	r3, #3
 8005546:	e05c      	b.n	8005602 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005548:	4b11      	ldr	r3, [pc, #68]	; (8005590 <HAL_RCC_OscConfig+0x470>)
 800554a:	681b      	ldr	r3, [r3, #0]
 800554c:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8005550:	2b00      	cmp	r3, #0
 8005552:	d0f0      	beq.n	8005536 <HAL_RCC_OscConfig+0x416>
 8005554:	e054      	b.n	8005600 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005556:	4b10      	ldr	r3, [pc, #64]	; (8005598 <HAL_RCC_OscConfig+0x478>)
 8005558:	2200      	movs	r2, #0
 800555a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800555c:	f7fb fe9e 	bl	800129c <HAL_GetTick>
 8005560:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005562:	e008      	b.n	8005576 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8005564:	f7fb fe9a 	bl	800129c <HAL_GetTick>
 8005568:	4602      	mov	r2, r0
 800556a:	693b      	ldr	r3, [r7, #16]
 800556c:	1ad3      	subs	r3, r2, r3
 800556e:	2b02      	cmp	r3, #2
 8005570:	d901      	bls.n	8005576 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8005572:	2303      	movs	r3, #3
 8005574:	e045      	b.n	8005602 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005576:	4b06      	ldr	r3, [pc, #24]	; (8005590 <HAL_RCC_OscConfig+0x470>)
 8005578:	681b      	ldr	r3, [r3, #0]
 800557a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800557e:	2b00      	cmp	r3, #0
 8005580:	d1f0      	bne.n	8005564 <HAL_RCC_OscConfig+0x444>
 8005582:	e03d      	b.n	8005600 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005584:	687b      	ldr	r3, [r7, #4]
 8005586:	699b      	ldr	r3, [r3, #24]
 8005588:	2b01      	cmp	r3, #1
 800558a:	d107      	bne.n	800559c <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 800558c:	2301      	movs	r3, #1
 800558e:	e038      	b.n	8005602 <HAL_RCC_OscConfig+0x4e2>
 8005590:	40023800 	.word	0x40023800
 8005594:	40007000 	.word	0x40007000
 8005598:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800559c:	4b1b      	ldr	r3, [pc, #108]	; (800560c <HAL_RCC_OscConfig+0x4ec>)
 800559e:	685b      	ldr	r3, [r3, #4]
 80055a0:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80055a2:	687b      	ldr	r3, [r7, #4]
 80055a4:	699b      	ldr	r3, [r3, #24]
 80055a6:	2b01      	cmp	r3, #1
 80055a8:	d028      	beq.n	80055fc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80055aa:	68fb      	ldr	r3, [r7, #12]
 80055ac:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80055b0:	687b      	ldr	r3, [r7, #4]
 80055b2:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80055b4:	429a      	cmp	r2, r3
 80055b6:	d121      	bne.n	80055fc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80055b8:	68fb      	ldr	r3, [r7, #12]
 80055ba:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 80055be:	687b      	ldr	r3, [r7, #4]
 80055c0:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80055c2:	429a      	cmp	r2, r3
 80055c4:	d11a      	bne.n	80055fc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80055c6:	68fa      	ldr	r2, [r7, #12]
 80055c8:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 80055cc:	4013      	ands	r3, r2
 80055ce:	687a      	ldr	r2, [r7, #4]
 80055d0:	6a52      	ldr	r2, [r2, #36]	; 0x24
 80055d2:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80055d4:	4293      	cmp	r3, r2
 80055d6:	d111      	bne.n	80055fc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80055d8:	68fb      	ldr	r3, [r7, #12]
 80055da:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 80055de:	687b      	ldr	r3, [r7, #4]
 80055e0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80055e2:	085b      	lsrs	r3, r3, #1
 80055e4:	3b01      	subs	r3, #1
 80055e6:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80055e8:	429a      	cmp	r2, r3
 80055ea:	d107      	bne.n	80055fc <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 80055ec:	68fb      	ldr	r3, [r7, #12]
 80055ee:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 80055f2:	687b      	ldr	r3, [r7, #4]
 80055f4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80055f6:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80055f8:	429a      	cmp	r2, r3
 80055fa:	d001      	beq.n	8005600 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 80055fc:	2301      	movs	r3, #1
 80055fe:	e000      	b.n	8005602 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8005600:	2300      	movs	r3, #0
}
 8005602:	4618      	mov	r0, r3
 8005604:	3718      	adds	r7, #24
 8005606:	46bd      	mov	sp, r7
 8005608:	bd80      	pop	{r7, pc}
 800560a:	bf00      	nop
 800560c:	40023800 	.word	0x40023800

08005610 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005610:	b580      	push	{r7, lr}
 8005612:	b084      	sub	sp, #16
 8005614:	af00      	add	r7, sp, #0
 8005616:	6078      	str	r0, [r7, #4]
 8005618:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800561a:	687b      	ldr	r3, [r7, #4]
 800561c:	2b00      	cmp	r3, #0
 800561e:	d101      	bne.n	8005624 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005620:	2301      	movs	r3, #1
 8005622:	e0cc      	b.n	80057be <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8005624:	4b68      	ldr	r3, [pc, #416]	; (80057c8 <HAL_RCC_ClockConfig+0x1b8>)
 8005626:	681b      	ldr	r3, [r3, #0]
 8005628:	f003 0307 	and.w	r3, r3, #7
 800562c:	683a      	ldr	r2, [r7, #0]
 800562e:	429a      	cmp	r2, r3
 8005630:	d90c      	bls.n	800564c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005632:	4b65      	ldr	r3, [pc, #404]	; (80057c8 <HAL_RCC_ClockConfig+0x1b8>)
 8005634:	683a      	ldr	r2, [r7, #0]
 8005636:	b2d2      	uxtb	r2, r2
 8005638:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800563a:	4b63      	ldr	r3, [pc, #396]	; (80057c8 <HAL_RCC_ClockConfig+0x1b8>)
 800563c:	681b      	ldr	r3, [r3, #0]
 800563e:	f003 0307 	and.w	r3, r3, #7
 8005642:	683a      	ldr	r2, [r7, #0]
 8005644:	429a      	cmp	r2, r3
 8005646:	d001      	beq.n	800564c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8005648:	2301      	movs	r3, #1
 800564a:	e0b8      	b.n	80057be <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800564c:	687b      	ldr	r3, [r7, #4]
 800564e:	681b      	ldr	r3, [r3, #0]
 8005650:	f003 0302 	and.w	r3, r3, #2
 8005654:	2b00      	cmp	r3, #0
 8005656:	d020      	beq.n	800569a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005658:	687b      	ldr	r3, [r7, #4]
 800565a:	681b      	ldr	r3, [r3, #0]
 800565c:	f003 0304 	and.w	r3, r3, #4
 8005660:	2b00      	cmp	r3, #0
 8005662:	d005      	beq.n	8005670 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005664:	4b59      	ldr	r3, [pc, #356]	; (80057cc <HAL_RCC_ClockConfig+0x1bc>)
 8005666:	689b      	ldr	r3, [r3, #8]
 8005668:	4a58      	ldr	r2, [pc, #352]	; (80057cc <HAL_RCC_ClockConfig+0x1bc>)
 800566a:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800566e:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005670:	687b      	ldr	r3, [r7, #4]
 8005672:	681b      	ldr	r3, [r3, #0]
 8005674:	f003 0308 	and.w	r3, r3, #8
 8005678:	2b00      	cmp	r3, #0
 800567a:	d005      	beq.n	8005688 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800567c:	4b53      	ldr	r3, [pc, #332]	; (80057cc <HAL_RCC_ClockConfig+0x1bc>)
 800567e:	689b      	ldr	r3, [r3, #8]
 8005680:	4a52      	ldr	r2, [pc, #328]	; (80057cc <HAL_RCC_ClockConfig+0x1bc>)
 8005682:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8005686:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005688:	4b50      	ldr	r3, [pc, #320]	; (80057cc <HAL_RCC_ClockConfig+0x1bc>)
 800568a:	689b      	ldr	r3, [r3, #8]
 800568c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8005690:	687b      	ldr	r3, [r7, #4]
 8005692:	689b      	ldr	r3, [r3, #8]
 8005694:	494d      	ldr	r1, [pc, #308]	; (80057cc <HAL_RCC_ClockConfig+0x1bc>)
 8005696:	4313      	orrs	r3, r2
 8005698:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800569a:	687b      	ldr	r3, [r7, #4]
 800569c:	681b      	ldr	r3, [r3, #0]
 800569e:	f003 0301 	and.w	r3, r3, #1
 80056a2:	2b00      	cmp	r3, #0
 80056a4:	d044      	beq.n	8005730 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80056a6:	687b      	ldr	r3, [r7, #4]
 80056a8:	685b      	ldr	r3, [r3, #4]
 80056aa:	2b01      	cmp	r3, #1
 80056ac:	d107      	bne.n	80056be <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80056ae:	4b47      	ldr	r3, [pc, #284]	; (80057cc <HAL_RCC_ClockConfig+0x1bc>)
 80056b0:	681b      	ldr	r3, [r3, #0]
 80056b2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80056b6:	2b00      	cmp	r3, #0
 80056b8:	d119      	bne.n	80056ee <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80056ba:	2301      	movs	r3, #1
 80056bc:	e07f      	b.n	80057be <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80056be:	687b      	ldr	r3, [r7, #4]
 80056c0:	685b      	ldr	r3, [r3, #4]
 80056c2:	2b02      	cmp	r3, #2
 80056c4:	d003      	beq.n	80056ce <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80056c6:	687b      	ldr	r3, [r7, #4]
 80056c8:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80056ca:	2b03      	cmp	r3, #3
 80056cc:	d107      	bne.n	80056de <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80056ce:	4b3f      	ldr	r3, [pc, #252]	; (80057cc <HAL_RCC_ClockConfig+0x1bc>)
 80056d0:	681b      	ldr	r3, [r3, #0]
 80056d2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80056d6:	2b00      	cmp	r3, #0
 80056d8:	d109      	bne.n	80056ee <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80056da:	2301      	movs	r3, #1
 80056dc:	e06f      	b.n	80057be <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80056de:	4b3b      	ldr	r3, [pc, #236]	; (80057cc <HAL_RCC_ClockConfig+0x1bc>)
 80056e0:	681b      	ldr	r3, [r3, #0]
 80056e2:	f003 0302 	and.w	r3, r3, #2
 80056e6:	2b00      	cmp	r3, #0
 80056e8:	d101      	bne.n	80056ee <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80056ea:	2301      	movs	r3, #1
 80056ec:	e067      	b.n	80057be <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80056ee:	4b37      	ldr	r3, [pc, #220]	; (80057cc <HAL_RCC_ClockConfig+0x1bc>)
 80056f0:	689b      	ldr	r3, [r3, #8]
 80056f2:	f023 0203 	bic.w	r2, r3, #3
 80056f6:	687b      	ldr	r3, [r7, #4]
 80056f8:	685b      	ldr	r3, [r3, #4]
 80056fa:	4934      	ldr	r1, [pc, #208]	; (80057cc <HAL_RCC_ClockConfig+0x1bc>)
 80056fc:	4313      	orrs	r3, r2
 80056fe:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005700:	f7fb fdcc 	bl	800129c <HAL_GetTick>
 8005704:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005706:	e00a      	b.n	800571e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005708:	f7fb fdc8 	bl	800129c <HAL_GetTick>
 800570c:	4602      	mov	r2, r0
 800570e:	68fb      	ldr	r3, [r7, #12]
 8005710:	1ad3      	subs	r3, r2, r3
 8005712:	f241 3288 	movw	r2, #5000	; 0x1388
 8005716:	4293      	cmp	r3, r2
 8005718:	d901      	bls.n	800571e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800571a:	2303      	movs	r3, #3
 800571c:	e04f      	b.n	80057be <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800571e:	4b2b      	ldr	r3, [pc, #172]	; (80057cc <HAL_RCC_ClockConfig+0x1bc>)
 8005720:	689b      	ldr	r3, [r3, #8]
 8005722:	f003 020c 	and.w	r2, r3, #12
 8005726:	687b      	ldr	r3, [r7, #4]
 8005728:	685b      	ldr	r3, [r3, #4]
 800572a:	009b      	lsls	r3, r3, #2
 800572c:	429a      	cmp	r2, r3
 800572e:	d1eb      	bne.n	8005708 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8005730:	4b25      	ldr	r3, [pc, #148]	; (80057c8 <HAL_RCC_ClockConfig+0x1b8>)
 8005732:	681b      	ldr	r3, [r3, #0]
 8005734:	f003 0307 	and.w	r3, r3, #7
 8005738:	683a      	ldr	r2, [r7, #0]
 800573a:	429a      	cmp	r2, r3
 800573c:	d20c      	bcs.n	8005758 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800573e:	4b22      	ldr	r3, [pc, #136]	; (80057c8 <HAL_RCC_ClockConfig+0x1b8>)
 8005740:	683a      	ldr	r2, [r7, #0]
 8005742:	b2d2      	uxtb	r2, r2
 8005744:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8005746:	4b20      	ldr	r3, [pc, #128]	; (80057c8 <HAL_RCC_ClockConfig+0x1b8>)
 8005748:	681b      	ldr	r3, [r3, #0]
 800574a:	f003 0307 	and.w	r3, r3, #7
 800574e:	683a      	ldr	r2, [r7, #0]
 8005750:	429a      	cmp	r2, r3
 8005752:	d001      	beq.n	8005758 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8005754:	2301      	movs	r3, #1
 8005756:	e032      	b.n	80057be <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005758:	687b      	ldr	r3, [r7, #4]
 800575a:	681b      	ldr	r3, [r3, #0]
 800575c:	f003 0304 	and.w	r3, r3, #4
 8005760:	2b00      	cmp	r3, #0
 8005762:	d008      	beq.n	8005776 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005764:	4b19      	ldr	r3, [pc, #100]	; (80057cc <HAL_RCC_ClockConfig+0x1bc>)
 8005766:	689b      	ldr	r3, [r3, #8]
 8005768:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 800576c:	687b      	ldr	r3, [r7, #4]
 800576e:	68db      	ldr	r3, [r3, #12]
 8005770:	4916      	ldr	r1, [pc, #88]	; (80057cc <HAL_RCC_ClockConfig+0x1bc>)
 8005772:	4313      	orrs	r3, r2
 8005774:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005776:	687b      	ldr	r3, [r7, #4]
 8005778:	681b      	ldr	r3, [r3, #0]
 800577a:	f003 0308 	and.w	r3, r3, #8
 800577e:	2b00      	cmp	r3, #0
 8005780:	d009      	beq.n	8005796 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8005782:	4b12      	ldr	r3, [pc, #72]	; (80057cc <HAL_RCC_ClockConfig+0x1bc>)
 8005784:	689b      	ldr	r3, [r3, #8]
 8005786:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800578a:	687b      	ldr	r3, [r7, #4]
 800578c:	691b      	ldr	r3, [r3, #16]
 800578e:	00db      	lsls	r3, r3, #3
 8005790:	490e      	ldr	r1, [pc, #56]	; (80057cc <HAL_RCC_ClockConfig+0x1bc>)
 8005792:	4313      	orrs	r3, r2
 8005794:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8005796:	f000 f821 	bl	80057dc <HAL_RCC_GetSysClockFreq>
 800579a:	4602      	mov	r2, r0
 800579c:	4b0b      	ldr	r3, [pc, #44]	; (80057cc <HAL_RCC_ClockConfig+0x1bc>)
 800579e:	689b      	ldr	r3, [r3, #8]
 80057a0:	091b      	lsrs	r3, r3, #4
 80057a2:	f003 030f 	and.w	r3, r3, #15
 80057a6:	490a      	ldr	r1, [pc, #40]	; (80057d0 <HAL_RCC_ClockConfig+0x1c0>)
 80057a8:	5ccb      	ldrb	r3, [r1, r3]
 80057aa:	fa22 f303 	lsr.w	r3, r2, r3
 80057ae:	4a09      	ldr	r2, [pc, #36]	; (80057d4 <HAL_RCC_ClockConfig+0x1c4>)
 80057b0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 80057b2:	4b09      	ldr	r3, [pc, #36]	; (80057d8 <HAL_RCC_ClockConfig+0x1c8>)
 80057b4:	681b      	ldr	r3, [r3, #0]
 80057b6:	4618      	mov	r0, r3
 80057b8:	f7fb fd2c 	bl	8001214 <HAL_InitTick>

  return HAL_OK;
 80057bc:	2300      	movs	r3, #0
}
 80057be:	4618      	mov	r0, r3
 80057c0:	3710      	adds	r7, #16
 80057c2:	46bd      	mov	sp, r7
 80057c4:	bd80      	pop	{r7, pc}
 80057c6:	bf00      	nop
 80057c8:	40023c00 	.word	0x40023c00
 80057cc:	40023800 	.word	0x40023800
 80057d0:	0800c354 	.word	0x0800c354
 80057d4:	20000000 	.word	0x20000000
 80057d8:	20000004 	.word	0x20000004

080057dc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80057dc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80057e0:	b094      	sub	sp, #80	; 0x50
 80057e2:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 80057e4:	2300      	movs	r3, #0
 80057e6:	647b      	str	r3, [r7, #68]	; 0x44
 80057e8:	2300      	movs	r3, #0
 80057ea:	64fb      	str	r3, [r7, #76]	; 0x4c
 80057ec:	2300      	movs	r3, #0
 80057ee:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 80057f0:	2300      	movs	r3, #0
 80057f2:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80057f4:	4b79      	ldr	r3, [pc, #484]	; (80059dc <HAL_RCC_GetSysClockFreq+0x200>)
 80057f6:	689b      	ldr	r3, [r3, #8]
 80057f8:	f003 030c 	and.w	r3, r3, #12
 80057fc:	2b08      	cmp	r3, #8
 80057fe:	d00d      	beq.n	800581c <HAL_RCC_GetSysClockFreq+0x40>
 8005800:	2b08      	cmp	r3, #8
 8005802:	f200 80e1 	bhi.w	80059c8 <HAL_RCC_GetSysClockFreq+0x1ec>
 8005806:	2b00      	cmp	r3, #0
 8005808:	d002      	beq.n	8005810 <HAL_RCC_GetSysClockFreq+0x34>
 800580a:	2b04      	cmp	r3, #4
 800580c:	d003      	beq.n	8005816 <HAL_RCC_GetSysClockFreq+0x3a>
 800580e:	e0db      	b.n	80059c8 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8005810:	4b73      	ldr	r3, [pc, #460]	; (80059e0 <HAL_RCC_GetSysClockFreq+0x204>)
 8005812:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 8005814:	e0db      	b.n	80059ce <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8005816:	4b73      	ldr	r3, [pc, #460]	; (80059e4 <HAL_RCC_GetSysClockFreq+0x208>)
 8005818:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 800581a:	e0d8      	b.n	80059ce <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800581c:	4b6f      	ldr	r3, [pc, #444]	; (80059dc <HAL_RCC_GetSysClockFreq+0x200>)
 800581e:	685b      	ldr	r3, [r3, #4]
 8005820:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8005824:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8005826:	4b6d      	ldr	r3, [pc, #436]	; (80059dc <HAL_RCC_GetSysClockFreq+0x200>)
 8005828:	685b      	ldr	r3, [r3, #4]
 800582a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800582e:	2b00      	cmp	r3, #0
 8005830:	d063      	beq.n	80058fa <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005832:	4b6a      	ldr	r3, [pc, #424]	; (80059dc <HAL_RCC_GetSysClockFreq+0x200>)
 8005834:	685b      	ldr	r3, [r3, #4]
 8005836:	099b      	lsrs	r3, r3, #6
 8005838:	2200      	movs	r2, #0
 800583a:	63bb      	str	r3, [r7, #56]	; 0x38
 800583c:	63fa      	str	r2, [r7, #60]	; 0x3c
 800583e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005840:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005844:	633b      	str	r3, [r7, #48]	; 0x30
 8005846:	2300      	movs	r3, #0
 8005848:	637b      	str	r3, [r7, #52]	; 0x34
 800584a:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 800584e:	4622      	mov	r2, r4
 8005850:	462b      	mov	r3, r5
 8005852:	f04f 0000 	mov.w	r0, #0
 8005856:	f04f 0100 	mov.w	r1, #0
 800585a:	0159      	lsls	r1, r3, #5
 800585c:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8005860:	0150      	lsls	r0, r2, #5
 8005862:	4602      	mov	r2, r0
 8005864:	460b      	mov	r3, r1
 8005866:	4621      	mov	r1, r4
 8005868:	1a51      	subs	r1, r2, r1
 800586a:	6139      	str	r1, [r7, #16]
 800586c:	4629      	mov	r1, r5
 800586e:	eb63 0301 	sbc.w	r3, r3, r1
 8005872:	617b      	str	r3, [r7, #20]
 8005874:	f04f 0200 	mov.w	r2, #0
 8005878:	f04f 0300 	mov.w	r3, #0
 800587c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8005880:	4659      	mov	r1, fp
 8005882:	018b      	lsls	r3, r1, #6
 8005884:	4651      	mov	r1, sl
 8005886:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800588a:	4651      	mov	r1, sl
 800588c:	018a      	lsls	r2, r1, #6
 800588e:	4651      	mov	r1, sl
 8005890:	ebb2 0801 	subs.w	r8, r2, r1
 8005894:	4659      	mov	r1, fp
 8005896:	eb63 0901 	sbc.w	r9, r3, r1
 800589a:	f04f 0200 	mov.w	r2, #0
 800589e:	f04f 0300 	mov.w	r3, #0
 80058a2:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80058a6:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80058aa:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80058ae:	4690      	mov	r8, r2
 80058b0:	4699      	mov	r9, r3
 80058b2:	4623      	mov	r3, r4
 80058b4:	eb18 0303 	adds.w	r3, r8, r3
 80058b8:	60bb      	str	r3, [r7, #8]
 80058ba:	462b      	mov	r3, r5
 80058bc:	eb49 0303 	adc.w	r3, r9, r3
 80058c0:	60fb      	str	r3, [r7, #12]
 80058c2:	f04f 0200 	mov.w	r2, #0
 80058c6:	f04f 0300 	mov.w	r3, #0
 80058ca:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 80058ce:	4629      	mov	r1, r5
 80058d0:	024b      	lsls	r3, r1, #9
 80058d2:	4621      	mov	r1, r4
 80058d4:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 80058d8:	4621      	mov	r1, r4
 80058da:	024a      	lsls	r2, r1, #9
 80058dc:	4610      	mov	r0, r2
 80058de:	4619      	mov	r1, r3
 80058e0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80058e2:	2200      	movs	r2, #0
 80058e4:	62bb      	str	r3, [r7, #40]	; 0x28
 80058e6:	62fa      	str	r2, [r7, #44]	; 0x2c
 80058e8:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80058ec:	f7fa fc6c 	bl	80001c8 <__aeabi_uldivmod>
 80058f0:	4602      	mov	r2, r0
 80058f2:	460b      	mov	r3, r1
 80058f4:	4613      	mov	r3, r2
 80058f6:	64fb      	str	r3, [r7, #76]	; 0x4c
 80058f8:	e058      	b.n	80059ac <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80058fa:	4b38      	ldr	r3, [pc, #224]	; (80059dc <HAL_RCC_GetSysClockFreq+0x200>)
 80058fc:	685b      	ldr	r3, [r3, #4]
 80058fe:	099b      	lsrs	r3, r3, #6
 8005900:	2200      	movs	r2, #0
 8005902:	4618      	mov	r0, r3
 8005904:	4611      	mov	r1, r2
 8005906:	f3c0 0308 	ubfx	r3, r0, #0, #9
 800590a:	623b      	str	r3, [r7, #32]
 800590c:	2300      	movs	r3, #0
 800590e:	627b      	str	r3, [r7, #36]	; 0x24
 8005910:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8005914:	4642      	mov	r2, r8
 8005916:	464b      	mov	r3, r9
 8005918:	f04f 0000 	mov.w	r0, #0
 800591c:	f04f 0100 	mov.w	r1, #0
 8005920:	0159      	lsls	r1, r3, #5
 8005922:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8005926:	0150      	lsls	r0, r2, #5
 8005928:	4602      	mov	r2, r0
 800592a:	460b      	mov	r3, r1
 800592c:	4641      	mov	r1, r8
 800592e:	ebb2 0a01 	subs.w	sl, r2, r1
 8005932:	4649      	mov	r1, r9
 8005934:	eb63 0b01 	sbc.w	fp, r3, r1
 8005938:	f04f 0200 	mov.w	r2, #0
 800593c:	f04f 0300 	mov.w	r3, #0
 8005940:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8005944:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8005948:	ea4f 128a 	mov.w	r2, sl, lsl #6
 800594c:	ebb2 040a 	subs.w	r4, r2, sl
 8005950:	eb63 050b 	sbc.w	r5, r3, fp
 8005954:	f04f 0200 	mov.w	r2, #0
 8005958:	f04f 0300 	mov.w	r3, #0
 800595c:	00eb      	lsls	r3, r5, #3
 800595e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005962:	00e2      	lsls	r2, r4, #3
 8005964:	4614      	mov	r4, r2
 8005966:	461d      	mov	r5, r3
 8005968:	4643      	mov	r3, r8
 800596a:	18e3      	adds	r3, r4, r3
 800596c:	603b      	str	r3, [r7, #0]
 800596e:	464b      	mov	r3, r9
 8005970:	eb45 0303 	adc.w	r3, r5, r3
 8005974:	607b      	str	r3, [r7, #4]
 8005976:	f04f 0200 	mov.w	r2, #0
 800597a:	f04f 0300 	mov.w	r3, #0
 800597e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8005982:	4629      	mov	r1, r5
 8005984:	028b      	lsls	r3, r1, #10
 8005986:	4621      	mov	r1, r4
 8005988:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800598c:	4621      	mov	r1, r4
 800598e:	028a      	lsls	r2, r1, #10
 8005990:	4610      	mov	r0, r2
 8005992:	4619      	mov	r1, r3
 8005994:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005996:	2200      	movs	r2, #0
 8005998:	61bb      	str	r3, [r7, #24]
 800599a:	61fa      	str	r2, [r7, #28]
 800599c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80059a0:	f7fa fc12 	bl	80001c8 <__aeabi_uldivmod>
 80059a4:	4602      	mov	r2, r0
 80059a6:	460b      	mov	r3, r1
 80059a8:	4613      	mov	r3, r2
 80059aa:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 80059ac:	4b0b      	ldr	r3, [pc, #44]	; (80059dc <HAL_RCC_GetSysClockFreq+0x200>)
 80059ae:	685b      	ldr	r3, [r3, #4]
 80059b0:	0c1b      	lsrs	r3, r3, #16
 80059b2:	f003 0303 	and.w	r3, r3, #3
 80059b6:	3301      	adds	r3, #1
 80059b8:	005b      	lsls	r3, r3, #1
 80059ba:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 80059bc:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 80059be:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80059c0:	fbb2 f3f3 	udiv	r3, r2, r3
 80059c4:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80059c6:	e002      	b.n	80059ce <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 80059c8:	4b05      	ldr	r3, [pc, #20]	; (80059e0 <HAL_RCC_GetSysClockFreq+0x204>)
 80059ca:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80059cc:	bf00      	nop
    }
  }
  return sysclockfreq;
 80059ce:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 80059d0:	4618      	mov	r0, r3
 80059d2:	3750      	adds	r7, #80	; 0x50
 80059d4:	46bd      	mov	sp, r7
 80059d6:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80059da:	bf00      	nop
 80059dc:	40023800 	.word	0x40023800
 80059e0:	00f42400 	.word	0x00f42400
 80059e4:	007a1200 	.word	0x007a1200

080059e8 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80059e8:	b480      	push	{r7}
 80059ea:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80059ec:	4b03      	ldr	r3, [pc, #12]	; (80059fc <HAL_RCC_GetHCLKFreq+0x14>)
 80059ee:	681b      	ldr	r3, [r3, #0]
}
 80059f0:	4618      	mov	r0, r3
 80059f2:	46bd      	mov	sp, r7
 80059f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059f8:	4770      	bx	lr
 80059fa:	bf00      	nop
 80059fc:	20000000 	.word	0x20000000

08005a00 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005a00:	b580      	push	{r7, lr}
 8005a02:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8005a04:	f7ff fff0 	bl	80059e8 <HAL_RCC_GetHCLKFreq>
 8005a08:	4602      	mov	r2, r0
 8005a0a:	4b05      	ldr	r3, [pc, #20]	; (8005a20 <HAL_RCC_GetPCLK1Freq+0x20>)
 8005a0c:	689b      	ldr	r3, [r3, #8]
 8005a0e:	0a9b      	lsrs	r3, r3, #10
 8005a10:	f003 0307 	and.w	r3, r3, #7
 8005a14:	4903      	ldr	r1, [pc, #12]	; (8005a24 <HAL_RCC_GetPCLK1Freq+0x24>)
 8005a16:	5ccb      	ldrb	r3, [r1, r3]
 8005a18:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005a1c:	4618      	mov	r0, r3
 8005a1e:	bd80      	pop	{r7, pc}
 8005a20:	40023800 	.word	0x40023800
 8005a24:	0800c364 	.word	0x0800c364

08005a28 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8005a28:	b580      	push	{r7, lr}
 8005a2a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8005a2c:	f7ff ffdc 	bl	80059e8 <HAL_RCC_GetHCLKFreq>
 8005a30:	4602      	mov	r2, r0
 8005a32:	4b05      	ldr	r3, [pc, #20]	; (8005a48 <HAL_RCC_GetPCLK2Freq+0x20>)
 8005a34:	689b      	ldr	r3, [r3, #8]
 8005a36:	0b5b      	lsrs	r3, r3, #13
 8005a38:	f003 0307 	and.w	r3, r3, #7
 8005a3c:	4903      	ldr	r1, [pc, #12]	; (8005a4c <HAL_RCC_GetPCLK2Freq+0x24>)
 8005a3e:	5ccb      	ldrb	r3, [r1, r3]
 8005a40:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005a44:	4618      	mov	r0, r3
 8005a46:	bd80      	pop	{r7, pc}
 8005a48:	40023800 	.word	0x40023800
 8005a4c:	0800c364 	.word	0x0800c364

08005a50 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8005a50:	b580      	push	{r7, lr}
 8005a52:	b082      	sub	sp, #8
 8005a54:	af00      	add	r7, sp, #0
 8005a56:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8005a58:	687b      	ldr	r3, [r7, #4]
 8005a5a:	2b00      	cmp	r3, #0
 8005a5c:	d101      	bne.n	8005a62 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8005a5e:	2301      	movs	r3, #1
 8005a60:	e07b      	b.n	8005b5a <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8005a62:	687b      	ldr	r3, [r7, #4]
 8005a64:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a66:	2b00      	cmp	r3, #0
 8005a68:	d108      	bne.n	8005a7c <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005a6a:	687b      	ldr	r3, [r7, #4]
 8005a6c:	685b      	ldr	r3, [r3, #4]
 8005a6e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005a72:	d009      	beq.n	8005a88 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8005a74:	687b      	ldr	r3, [r7, #4]
 8005a76:	2200      	movs	r2, #0
 8005a78:	61da      	str	r2, [r3, #28]
 8005a7a:	e005      	b.n	8005a88 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8005a7c:	687b      	ldr	r3, [r7, #4]
 8005a7e:	2200      	movs	r2, #0
 8005a80:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8005a82:	687b      	ldr	r3, [r7, #4]
 8005a84:	2200      	movs	r2, #0
 8005a86:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005a88:	687b      	ldr	r3, [r7, #4]
 8005a8a:	2200      	movs	r2, #0
 8005a8c:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8005a8e:	687b      	ldr	r3, [r7, #4]
 8005a90:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005a94:	b2db      	uxtb	r3, r3
 8005a96:	2b00      	cmp	r3, #0
 8005a98:	d106      	bne.n	8005aa8 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8005a9a:	687b      	ldr	r3, [r7, #4]
 8005a9c:	2200      	movs	r2, #0
 8005a9e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8005aa2:	6878      	ldr	r0, [r7, #4]
 8005aa4:	f7fa ff98 	bl	80009d8 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8005aa8:	687b      	ldr	r3, [r7, #4]
 8005aaa:	2202      	movs	r2, #2
 8005aac:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8005ab0:	687b      	ldr	r3, [r7, #4]
 8005ab2:	681b      	ldr	r3, [r3, #0]
 8005ab4:	681a      	ldr	r2, [r3, #0]
 8005ab6:	687b      	ldr	r3, [r7, #4]
 8005ab8:	681b      	ldr	r3, [r3, #0]
 8005aba:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005abe:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8005ac0:	687b      	ldr	r3, [r7, #4]
 8005ac2:	685b      	ldr	r3, [r3, #4]
 8005ac4:	f403 7282 	and.w	r2, r3, #260	; 0x104
 8005ac8:	687b      	ldr	r3, [r7, #4]
 8005aca:	689b      	ldr	r3, [r3, #8]
 8005acc:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 8005ad0:	431a      	orrs	r2, r3
 8005ad2:	687b      	ldr	r3, [r7, #4]
 8005ad4:	68db      	ldr	r3, [r3, #12]
 8005ad6:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005ada:	431a      	orrs	r2, r3
 8005adc:	687b      	ldr	r3, [r7, #4]
 8005ade:	691b      	ldr	r3, [r3, #16]
 8005ae0:	f003 0302 	and.w	r3, r3, #2
 8005ae4:	431a      	orrs	r2, r3
 8005ae6:	687b      	ldr	r3, [r7, #4]
 8005ae8:	695b      	ldr	r3, [r3, #20]
 8005aea:	f003 0301 	and.w	r3, r3, #1
 8005aee:	431a      	orrs	r2, r3
 8005af0:	687b      	ldr	r3, [r7, #4]
 8005af2:	699b      	ldr	r3, [r3, #24]
 8005af4:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8005af8:	431a      	orrs	r2, r3
 8005afa:	687b      	ldr	r3, [r7, #4]
 8005afc:	69db      	ldr	r3, [r3, #28]
 8005afe:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8005b02:	431a      	orrs	r2, r3
 8005b04:	687b      	ldr	r3, [r7, #4]
 8005b06:	6a1b      	ldr	r3, [r3, #32]
 8005b08:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005b0c:	ea42 0103 	orr.w	r1, r2, r3
 8005b10:	687b      	ldr	r3, [r7, #4]
 8005b12:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005b14:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8005b18:	687b      	ldr	r3, [r7, #4]
 8005b1a:	681b      	ldr	r3, [r3, #0]
 8005b1c:	430a      	orrs	r2, r1
 8005b1e:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8005b20:	687b      	ldr	r3, [r7, #4]
 8005b22:	699b      	ldr	r3, [r3, #24]
 8005b24:	0c1b      	lsrs	r3, r3, #16
 8005b26:	f003 0104 	and.w	r1, r3, #4
 8005b2a:	687b      	ldr	r3, [r7, #4]
 8005b2c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005b2e:	f003 0210 	and.w	r2, r3, #16
 8005b32:	687b      	ldr	r3, [r7, #4]
 8005b34:	681b      	ldr	r3, [r3, #0]
 8005b36:	430a      	orrs	r2, r1
 8005b38:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8005b3a:	687b      	ldr	r3, [r7, #4]
 8005b3c:	681b      	ldr	r3, [r3, #0]
 8005b3e:	69da      	ldr	r2, [r3, #28]
 8005b40:	687b      	ldr	r3, [r7, #4]
 8005b42:	681b      	ldr	r3, [r3, #0]
 8005b44:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8005b48:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8005b4a:	687b      	ldr	r3, [r7, #4]
 8005b4c:	2200      	movs	r2, #0
 8005b4e:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8005b50:	687b      	ldr	r3, [r7, #4]
 8005b52:	2201      	movs	r2, #1
 8005b54:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8005b58:	2300      	movs	r3, #0
}
 8005b5a:	4618      	mov	r0, r3
 8005b5c:	3708      	adds	r7, #8
 8005b5e:	46bd      	mov	sp, r7
 8005b60:	bd80      	pop	{r7, pc}

08005b62 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005b62:	b580      	push	{r7, lr}
 8005b64:	b088      	sub	sp, #32
 8005b66:	af00      	add	r7, sp, #0
 8005b68:	60f8      	str	r0, [r7, #12]
 8005b6a:	60b9      	str	r1, [r7, #8]
 8005b6c:	603b      	str	r3, [r7, #0]
 8005b6e:	4613      	mov	r3, r2
 8005b70:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8005b72:	2300      	movs	r3, #0
 8005b74:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005b76:	68fb      	ldr	r3, [r7, #12]
 8005b78:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8005b7c:	2b01      	cmp	r3, #1
 8005b7e:	d101      	bne.n	8005b84 <HAL_SPI_Transmit+0x22>
 8005b80:	2302      	movs	r3, #2
 8005b82:	e126      	b.n	8005dd2 <HAL_SPI_Transmit+0x270>
 8005b84:	68fb      	ldr	r3, [r7, #12]
 8005b86:	2201      	movs	r2, #1
 8005b88:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005b8c:	f7fb fb86 	bl	800129c <HAL_GetTick>
 8005b90:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 8005b92:	88fb      	ldrh	r3, [r7, #6]
 8005b94:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 8005b96:	68fb      	ldr	r3, [r7, #12]
 8005b98:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005b9c:	b2db      	uxtb	r3, r3
 8005b9e:	2b01      	cmp	r3, #1
 8005ba0:	d002      	beq.n	8005ba8 <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 8005ba2:	2302      	movs	r3, #2
 8005ba4:	77fb      	strb	r3, [r7, #31]
    goto error;
 8005ba6:	e10b      	b.n	8005dc0 <HAL_SPI_Transmit+0x25e>
  }

  if ((pData == NULL) || (Size == 0U))
 8005ba8:	68bb      	ldr	r3, [r7, #8]
 8005baa:	2b00      	cmp	r3, #0
 8005bac:	d002      	beq.n	8005bb4 <HAL_SPI_Transmit+0x52>
 8005bae:	88fb      	ldrh	r3, [r7, #6]
 8005bb0:	2b00      	cmp	r3, #0
 8005bb2:	d102      	bne.n	8005bba <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 8005bb4:	2301      	movs	r3, #1
 8005bb6:	77fb      	strb	r3, [r7, #31]
    goto error;
 8005bb8:	e102      	b.n	8005dc0 <HAL_SPI_Transmit+0x25e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8005bba:	68fb      	ldr	r3, [r7, #12]
 8005bbc:	2203      	movs	r2, #3
 8005bbe:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005bc2:	68fb      	ldr	r3, [r7, #12]
 8005bc4:	2200      	movs	r2, #0
 8005bc6:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 8005bc8:	68fb      	ldr	r3, [r7, #12]
 8005bca:	68ba      	ldr	r2, [r7, #8]
 8005bcc:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 8005bce:	68fb      	ldr	r3, [r7, #12]
 8005bd0:	88fa      	ldrh	r2, [r7, #6]
 8005bd2:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 8005bd4:	68fb      	ldr	r3, [r7, #12]
 8005bd6:	88fa      	ldrh	r2, [r7, #6]
 8005bd8:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8005bda:	68fb      	ldr	r3, [r7, #12]
 8005bdc:	2200      	movs	r2, #0
 8005bde:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 8005be0:	68fb      	ldr	r3, [r7, #12]
 8005be2:	2200      	movs	r2, #0
 8005be4:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 8005be6:	68fb      	ldr	r3, [r7, #12]
 8005be8:	2200      	movs	r2, #0
 8005bea:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8005bec:	68fb      	ldr	r3, [r7, #12]
 8005bee:	2200      	movs	r2, #0
 8005bf0:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8005bf2:	68fb      	ldr	r3, [r7, #12]
 8005bf4:	2200      	movs	r2, #0
 8005bf6:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005bf8:	68fb      	ldr	r3, [r7, #12]
 8005bfa:	689b      	ldr	r3, [r3, #8]
 8005bfc:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005c00:	d10f      	bne.n	8005c22 <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8005c02:	68fb      	ldr	r3, [r7, #12]
 8005c04:	681b      	ldr	r3, [r3, #0]
 8005c06:	681a      	ldr	r2, [r3, #0]
 8005c08:	68fb      	ldr	r3, [r7, #12]
 8005c0a:	681b      	ldr	r3, [r3, #0]
 8005c0c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005c10:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8005c12:	68fb      	ldr	r3, [r7, #12]
 8005c14:	681b      	ldr	r3, [r3, #0]
 8005c16:	681a      	ldr	r2, [r3, #0]
 8005c18:	68fb      	ldr	r3, [r7, #12]
 8005c1a:	681b      	ldr	r3, [r3, #0]
 8005c1c:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8005c20:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005c22:	68fb      	ldr	r3, [r7, #12]
 8005c24:	681b      	ldr	r3, [r3, #0]
 8005c26:	681b      	ldr	r3, [r3, #0]
 8005c28:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005c2c:	2b40      	cmp	r3, #64	; 0x40
 8005c2e:	d007      	beq.n	8005c40 <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005c30:	68fb      	ldr	r3, [r7, #12]
 8005c32:	681b      	ldr	r3, [r3, #0]
 8005c34:	681a      	ldr	r2, [r3, #0]
 8005c36:	68fb      	ldr	r3, [r7, #12]
 8005c38:	681b      	ldr	r3, [r3, #0]
 8005c3a:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005c3e:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8005c40:	68fb      	ldr	r3, [r7, #12]
 8005c42:	68db      	ldr	r3, [r3, #12]
 8005c44:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005c48:	d14b      	bne.n	8005ce2 <HAL_SPI_Transmit+0x180>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005c4a:	68fb      	ldr	r3, [r7, #12]
 8005c4c:	685b      	ldr	r3, [r3, #4]
 8005c4e:	2b00      	cmp	r3, #0
 8005c50:	d002      	beq.n	8005c58 <HAL_SPI_Transmit+0xf6>
 8005c52:	8afb      	ldrh	r3, [r7, #22]
 8005c54:	2b01      	cmp	r3, #1
 8005c56:	d13e      	bne.n	8005cd6 <HAL_SPI_Transmit+0x174>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005c58:	68fb      	ldr	r3, [r7, #12]
 8005c5a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005c5c:	881a      	ldrh	r2, [r3, #0]
 8005c5e:	68fb      	ldr	r3, [r7, #12]
 8005c60:	681b      	ldr	r3, [r3, #0]
 8005c62:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8005c64:	68fb      	ldr	r3, [r7, #12]
 8005c66:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005c68:	1c9a      	adds	r2, r3, #2
 8005c6a:	68fb      	ldr	r3, [r7, #12]
 8005c6c:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8005c6e:	68fb      	ldr	r3, [r7, #12]
 8005c70:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005c72:	b29b      	uxth	r3, r3
 8005c74:	3b01      	subs	r3, #1
 8005c76:	b29a      	uxth	r2, r3
 8005c78:	68fb      	ldr	r3, [r7, #12]
 8005c7a:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8005c7c:	e02b      	b.n	8005cd6 <HAL_SPI_Transmit+0x174>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8005c7e:	68fb      	ldr	r3, [r7, #12]
 8005c80:	681b      	ldr	r3, [r3, #0]
 8005c82:	689b      	ldr	r3, [r3, #8]
 8005c84:	f003 0302 	and.w	r3, r3, #2
 8005c88:	2b02      	cmp	r3, #2
 8005c8a:	d112      	bne.n	8005cb2 <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8005c8c:	68fb      	ldr	r3, [r7, #12]
 8005c8e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005c90:	881a      	ldrh	r2, [r3, #0]
 8005c92:	68fb      	ldr	r3, [r7, #12]
 8005c94:	681b      	ldr	r3, [r3, #0]
 8005c96:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8005c98:	68fb      	ldr	r3, [r7, #12]
 8005c9a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005c9c:	1c9a      	adds	r2, r3, #2
 8005c9e:	68fb      	ldr	r3, [r7, #12]
 8005ca0:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8005ca2:	68fb      	ldr	r3, [r7, #12]
 8005ca4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005ca6:	b29b      	uxth	r3, r3
 8005ca8:	3b01      	subs	r3, #1
 8005caa:	b29a      	uxth	r2, r3
 8005cac:	68fb      	ldr	r3, [r7, #12]
 8005cae:	86da      	strh	r2, [r3, #54]	; 0x36
 8005cb0:	e011      	b.n	8005cd6 <HAL_SPI_Transmit+0x174>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005cb2:	f7fb faf3 	bl	800129c <HAL_GetTick>
 8005cb6:	4602      	mov	r2, r0
 8005cb8:	69bb      	ldr	r3, [r7, #24]
 8005cba:	1ad3      	subs	r3, r2, r3
 8005cbc:	683a      	ldr	r2, [r7, #0]
 8005cbe:	429a      	cmp	r2, r3
 8005cc0:	d803      	bhi.n	8005cca <HAL_SPI_Transmit+0x168>
 8005cc2:	683b      	ldr	r3, [r7, #0]
 8005cc4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005cc8:	d102      	bne.n	8005cd0 <HAL_SPI_Transmit+0x16e>
 8005cca:	683b      	ldr	r3, [r7, #0]
 8005ccc:	2b00      	cmp	r3, #0
 8005cce:	d102      	bne.n	8005cd6 <HAL_SPI_Transmit+0x174>
        {
          errorcode = HAL_TIMEOUT;
 8005cd0:	2303      	movs	r3, #3
 8005cd2:	77fb      	strb	r3, [r7, #31]
          goto error;
 8005cd4:	e074      	b.n	8005dc0 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8005cd6:	68fb      	ldr	r3, [r7, #12]
 8005cd8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005cda:	b29b      	uxth	r3, r3
 8005cdc:	2b00      	cmp	r3, #0
 8005cde:	d1ce      	bne.n	8005c7e <HAL_SPI_Transmit+0x11c>
 8005ce0:	e04c      	b.n	8005d7c <HAL_SPI_Transmit+0x21a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005ce2:	68fb      	ldr	r3, [r7, #12]
 8005ce4:	685b      	ldr	r3, [r3, #4]
 8005ce6:	2b00      	cmp	r3, #0
 8005ce8:	d002      	beq.n	8005cf0 <HAL_SPI_Transmit+0x18e>
 8005cea:	8afb      	ldrh	r3, [r7, #22]
 8005cec:	2b01      	cmp	r3, #1
 8005cee:	d140      	bne.n	8005d72 <HAL_SPI_Transmit+0x210>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8005cf0:	68fb      	ldr	r3, [r7, #12]
 8005cf2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005cf4:	68fb      	ldr	r3, [r7, #12]
 8005cf6:	681b      	ldr	r3, [r3, #0]
 8005cf8:	330c      	adds	r3, #12
 8005cfa:	7812      	ldrb	r2, [r2, #0]
 8005cfc:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8005cfe:	68fb      	ldr	r3, [r7, #12]
 8005d00:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005d02:	1c5a      	adds	r2, r3, #1
 8005d04:	68fb      	ldr	r3, [r7, #12]
 8005d06:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8005d08:	68fb      	ldr	r3, [r7, #12]
 8005d0a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005d0c:	b29b      	uxth	r3, r3
 8005d0e:	3b01      	subs	r3, #1
 8005d10:	b29a      	uxth	r2, r3
 8005d12:	68fb      	ldr	r3, [r7, #12]
 8005d14:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 8005d16:	e02c      	b.n	8005d72 <HAL_SPI_Transmit+0x210>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8005d18:	68fb      	ldr	r3, [r7, #12]
 8005d1a:	681b      	ldr	r3, [r3, #0]
 8005d1c:	689b      	ldr	r3, [r3, #8]
 8005d1e:	f003 0302 	and.w	r3, r3, #2
 8005d22:	2b02      	cmp	r3, #2
 8005d24:	d113      	bne.n	8005d4e <HAL_SPI_Transmit+0x1ec>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8005d26:	68fb      	ldr	r3, [r7, #12]
 8005d28:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005d2a:	68fb      	ldr	r3, [r7, #12]
 8005d2c:	681b      	ldr	r3, [r3, #0]
 8005d2e:	330c      	adds	r3, #12
 8005d30:	7812      	ldrb	r2, [r2, #0]
 8005d32:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8005d34:	68fb      	ldr	r3, [r7, #12]
 8005d36:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005d38:	1c5a      	adds	r2, r3, #1
 8005d3a:	68fb      	ldr	r3, [r7, #12]
 8005d3c:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8005d3e:	68fb      	ldr	r3, [r7, #12]
 8005d40:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005d42:	b29b      	uxth	r3, r3
 8005d44:	3b01      	subs	r3, #1
 8005d46:	b29a      	uxth	r2, r3
 8005d48:	68fb      	ldr	r3, [r7, #12]
 8005d4a:	86da      	strh	r2, [r3, #54]	; 0x36
 8005d4c:	e011      	b.n	8005d72 <HAL_SPI_Transmit+0x210>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005d4e:	f7fb faa5 	bl	800129c <HAL_GetTick>
 8005d52:	4602      	mov	r2, r0
 8005d54:	69bb      	ldr	r3, [r7, #24]
 8005d56:	1ad3      	subs	r3, r2, r3
 8005d58:	683a      	ldr	r2, [r7, #0]
 8005d5a:	429a      	cmp	r2, r3
 8005d5c:	d803      	bhi.n	8005d66 <HAL_SPI_Transmit+0x204>
 8005d5e:	683b      	ldr	r3, [r7, #0]
 8005d60:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005d64:	d102      	bne.n	8005d6c <HAL_SPI_Transmit+0x20a>
 8005d66:	683b      	ldr	r3, [r7, #0]
 8005d68:	2b00      	cmp	r3, #0
 8005d6a:	d102      	bne.n	8005d72 <HAL_SPI_Transmit+0x210>
        {
          errorcode = HAL_TIMEOUT;
 8005d6c:	2303      	movs	r3, #3
 8005d6e:	77fb      	strb	r3, [r7, #31]
          goto error;
 8005d70:	e026      	b.n	8005dc0 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8005d72:	68fb      	ldr	r3, [r7, #12]
 8005d74:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8005d76:	b29b      	uxth	r3, r3
 8005d78:	2b00      	cmp	r3, #0
 8005d7a:	d1cd      	bne.n	8005d18 <HAL_SPI_Transmit+0x1b6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005d7c:	69ba      	ldr	r2, [r7, #24]
 8005d7e:	6839      	ldr	r1, [r7, #0]
 8005d80:	68f8      	ldr	r0, [r7, #12]
 8005d82:	f000 fce9 	bl	8006758 <SPI_EndRxTxTransaction>
 8005d86:	4603      	mov	r3, r0
 8005d88:	2b00      	cmp	r3, #0
 8005d8a:	d002      	beq.n	8005d92 <HAL_SPI_Transmit+0x230>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005d8c:	68fb      	ldr	r3, [r7, #12]
 8005d8e:	2220      	movs	r2, #32
 8005d90:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8005d92:	68fb      	ldr	r3, [r7, #12]
 8005d94:	689b      	ldr	r3, [r3, #8]
 8005d96:	2b00      	cmp	r3, #0
 8005d98:	d10a      	bne.n	8005db0 <HAL_SPI_Transmit+0x24e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8005d9a:	2300      	movs	r3, #0
 8005d9c:	613b      	str	r3, [r7, #16]
 8005d9e:	68fb      	ldr	r3, [r7, #12]
 8005da0:	681b      	ldr	r3, [r3, #0]
 8005da2:	68db      	ldr	r3, [r3, #12]
 8005da4:	613b      	str	r3, [r7, #16]
 8005da6:	68fb      	ldr	r3, [r7, #12]
 8005da8:	681b      	ldr	r3, [r3, #0]
 8005daa:	689b      	ldr	r3, [r3, #8]
 8005dac:	613b      	str	r3, [r7, #16]
 8005dae:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005db0:	68fb      	ldr	r3, [r7, #12]
 8005db2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005db4:	2b00      	cmp	r3, #0
 8005db6:	d002      	beq.n	8005dbe <HAL_SPI_Transmit+0x25c>
  {
    errorcode = HAL_ERROR;
 8005db8:	2301      	movs	r3, #1
 8005dba:	77fb      	strb	r3, [r7, #31]
 8005dbc:	e000      	b.n	8005dc0 <HAL_SPI_Transmit+0x25e>
  }

error:
 8005dbe:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8005dc0:	68fb      	ldr	r3, [r7, #12]
 8005dc2:	2201      	movs	r2, #1
 8005dc4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8005dc8:	68fb      	ldr	r3, [r7, #12]
 8005dca:	2200      	movs	r2, #0
 8005dcc:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8005dd0:	7ffb      	ldrb	r3, [r7, #31]
}
 8005dd2:	4618      	mov	r0, r3
 8005dd4:	3720      	adds	r7, #32
 8005dd6:	46bd      	mov	sp, r7
 8005dd8:	bd80      	pop	{r7, pc}

08005dda <HAL_SPI_Receive>:
  * @param  Size amount of data to be received
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005dda:	b580      	push	{r7, lr}
 8005ddc:	b088      	sub	sp, #32
 8005dde:	af02      	add	r7, sp, #8
 8005de0:	60f8      	str	r0, [r7, #12]
 8005de2:	60b9      	str	r1, [r7, #8]
 8005de4:	603b      	str	r3, [r7, #0]
 8005de6:	4613      	mov	r3, r2
 8005de8:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8005dea:	2300      	movs	r3, #0
 8005dec:	75fb      	strb	r3, [r7, #23]

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8005dee:	68fb      	ldr	r3, [r7, #12]
 8005df0:	685b      	ldr	r3, [r3, #4]
 8005df2:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8005df6:	d112      	bne.n	8005e1e <HAL_SPI_Receive+0x44>
 8005df8:	68fb      	ldr	r3, [r7, #12]
 8005dfa:	689b      	ldr	r3, [r3, #8]
 8005dfc:	2b00      	cmp	r3, #0
 8005dfe:	d10e      	bne.n	8005e1e <HAL_SPI_Receive+0x44>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8005e00:	68fb      	ldr	r3, [r7, #12]
 8005e02:	2204      	movs	r2, #4
 8005e04:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8005e08:	88fa      	ldrh	r2, [r7, #6]
 8005e0a:	683b      	ldr	r3, [r7, #0]
 8005e0c:	9300      	str	r3, [sp, #0]
 8005e0e:	4613      	mov	r3, r2
 8005e10:	68ba      	ldr	r2, [r7, #8]
 8005e12:	68b9      	ldr	r1, [r7, #8]
 8005e14:	68f8      	ldr	r0, [r7, #12]
 8005e16:	f000 f8f1 	bl	8005ffc <HAL_SPI_TransmitReceive>
 8005e1a:	4603      	mov	r3, r0
 8005e1c:	e0ea      	b.n	8005ff4 <HAL_SPI_Receive+0x21a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8005e1e:	68fb      	ldr	r3, [r7, #12]
 8005e20:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8005e24:	2b01      	cmp	r3, #1
 8005e26:	d101      	bne.n	8005e2c <HAL_SPI_Receive+0x52>
 8005e28:	2302      	movs	r3, #2
 8005e2a:	e0e3      	b.n	8005ff4 <HAL_SPI_Receive+0x21a>
 8005e2c:	68fb      	ldr	r3, [r7, #12]
 8005e2e:	2201      	movs	r2, #1
 8005e30:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8005e34:	f7fb fa32 	bl	800129c <HAL_GetTick>
 8005e38:	6138      	str	r0, [r7, #16]

  if (hspi->State != HAL_SPI_STATE_READY)
 8005e3a:	68fb      	ldr	r3, [r7, #12]
 8005e3c:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005e40:	b2db      	uxtb	r3, r3
 8005e42:	2b01      	cmp	r3, #1
 8005e44:	d002      	beq.n	8005e4c <HAL_SPI_Receive+0x72>
  {
    errorcode = HAL_BUSY;
 8005e46:	2302      	movs	r3, #2
 8005e48:	75fb      	strb	r3, [r7, #23]
    goto error;
 8005e4a:	e0ca      	b.n	8005fe2 <HAL_SPI_Receive+0x208>
  }

  if ((pData == NULL) || (Size == 0U))
 8005e4c:	68bb      	ldr	r3, [r7, #8]
 8005e4e:	2b00      	cmp	r3, #0
 8005e50:	d002      	beq.n	8005e58 <HAL_SPI_Receive+0x7e>
 8005e52:	88fb      	ldrh	r3, [r7, #6]
 8005e54:	2b00      	cmp	r3, #0
 8005e56:	d102      	bne.n	8005e5e <HAL_SPI_Receive+0x84>
  {
    errorcode = HAL_ERROR;
 8005e58:	2301      	movs	r3, #1
 8005e5a:	75fb      	strb	r3, [r7, #23]
    goto error;
 8005e5c:	e0c1      	b.n	8005fe2 <HAL_SPI_Receive+0x208>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8005e5e:	68fb      	ldr	r3, [r7, #12]
 8005e60:	2204      	movs	r2, #4
 8005e62:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005e66:	68fb      	ldr	r3, [r7, #12]
 8005e68:	2200      	movs	r2, #0
 8005e6a:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8005e6c:	68fb      	ldr	r3, [r7, #12]
 8005e6e:	68ba      	ldr	r2, [r7, #8]
 8005e70:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = Size;
 8005e72:	68fb      	ldr	r3, [r7, #12]
 8005e74:	88fa      	ldrh	r2, [r7, #6]
 8005e76:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = Size;
 8005e78:	68fb      	ldr	r3, [r7, #12]
 8005e7a:	88fa      	ldrh	r2, [r7, #6]
 8005e7c:	87da      	strh	r2, [r3, #62]	; 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8005e7e:	68fb      	ldr	r3, [r7, #12]
 8005e80:	2200      	movs	r2, #0
 8005e82:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = 0U;
 8005e84:	68fb      	ldr	r3, [r7, #12]
 8005e86:	2200      	movs	r2, #0
 8005e88:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = 0U;
 8005e8a:	68fb      	ldr	r3, [r7, #12]
 8005e8c:	2200      	movs	r2, #0
 8005e8e:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->RxISR       = NULL;
 8005e90:	68fb      	ldr	r3, [r7, #12]
 8005e92:	2200      	movs	r2, #0
 8005e94:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8005e96:	68fb      	ldr	r3, [r7, #12]
 8005e98:	2200      	movs	r2, #0
 8005e9a:	645a      	str	r2, [r3, #68]	; 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005e9c:	68fb      	ldr	r3, [r7, #12]
 8005e9e:	689b      	ldr	r3, [r3, #8]
 8005ea0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005ea4:	d10f      	bne.n	8005ec6 <HAL_SPI_Receive+0xec>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8005ea6:	68fb      	ldr	r3, [r7, #12]
 8005ea8:	681b      	ldr	r3, [r3, #0]
 8005eaa:	681a      	ldr	r2, [r3, #0]
 8005eac:	68fb      	ldr	r3, [r7, #12]
 8005eae:	681b      	ldr	r3, [r3, #0]
 8005eb0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005eb4:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 8005eb6:	68fb      	ldr	r3, [r7, #12]
 8005eb8:	681b      	ldr	r3, [r3, #0]
 8005eba:	681a      	ldr	r2, [r3, #0]
 8005ebc:	68fb      	ldr	r3, [r7, #12]
 8005ebe:	681b      	ldr	r3, [r3, #0]
 8005ec0:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8005ec4:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8005ec6:	68fb      	ldr	r3, [r7, #12]
 8005ec8:	681b      	ldr	r3, [r3, #0]
 8005eca:	681b      	ldr	r3, [r3, #0]
 8005ecc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005ed0:	2b40      	cmp	r3, #64	; 0x40
 8005ed2:	d007      	beq.n	8005ee4 <HAL_SPI_Receive+0x10a>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8005ed4:	68fb      	ldr	r3, [r7, #12]
 8005ed6:	681b      	ldr	r3, [r3, #0]
 8005ed8:	681a      	ldr	r2, [r3, #0]
 8005eda:	68fb      	ldr	r3, [r7, #12]
 8005edc:	681b      	ldr	r3, [r3, #0]
 8005ede:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005ee2:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 8005ee4:	68fb      	ldr	r3, [r7, #12]
 8005ee6:	68db      	ldr	r3, [r3, #12]
 8005ee8:	2b00      	cmp	r3, #0
 8005eea:	d162      	bne.n	8005fb2 <HAL_SPI_Receive+0x1d8>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8005eec:	e02e      	b.n	8005f4c <HAL_SPI_Receive+0x172>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8005eee:	68fb      	ldr	r3, [r7, #12]
 8005ef0:	681b      	ldr	r3, [r3, #0]
 8005ef2:	689b      	ldr	r3, [r3, #8]
 8005ef4:	f003 0301 	and.w	r3, r3, #1
 8005ef8:	2b01      	cmp	r3, #1
 8005efa:	d115      	bne.n	8005f28 <HAL_SPI_Receive+0x14e>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8005efc:	68fb      	ldr	r3, [r7, #12]
 8005efe:	681b      	ldr	r3, [r3, #0]
 8005f00:	f103 020c 	add.w	r2, r3, #12
 8005f04:	68fb      	ldr	r3, [r7, #12]
 8005f06:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005f08:	7812      	ldrb	r2, [r2, #0]
 8005f0a:	b2d2      	uxtb	r2, r2
 8005f0c:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 8005f0e:	68fb      	ldr	r3, [r7, #12]
 8005f10:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005f12:	1c5a      	adds	r2, r3, #1
 8005f14:	68fb      	ldr	r3, [r7, #12]
 8005f16:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8005f18:	68fb      	ldr	r3, [r7, #12]
 8005f1a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005f1c:	b29b      	uxth	r3, r3
 8005f1e:	3b01      	subs	r3, #1
 8005f20:	b29a      	uxth	r2, r3
 8005f22:	68fb      	ldr	r3, [r7, #12]
 8005f24:	87da      	strh	r2, [r3, #62]	; 0x3e
 8005f26:	e011      	b.n	8005f4c <HAL_SPI_Receive+0x172>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005f28:	f7fb f9b8 	bl	800129c <HAL_GetTick>
 8005f2c:	4602      	mov	r2, r0
 8005f2e:	693b      	ldr	r3, [r7, #16]
 8005f30:	1ad3      	subs	r3, r2, r3
 8005f32:	683a      	ldr	r2, [r7, #0]
 8005f34:	429a      	cmp	r2, r3
 8005f36:	d803      	bhi.n	8005f40 <HAL_SPI_Receive+0x166>
 8005f38:	683b      	ldr	r3, [r7, #0]
 8005f3a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005f3e:	d102      	bne.n	8005f46 <HAL_SPI_Receive+0x16c>
 8005f40:	683b      	ldr	r3, [r7, #0]
 8005f42:	2b00      	cmp	r3, #0
 8005f44:	d102      	bne.n	8005f4c <HAL_SPI_Receive+0x172>
        {
          errorcode = HAL_TIMEOUT;
 8005f46:	2303      	movs	r3, #3
 8005f48:	75fb      	strb	r3, [r7, #23]
          goto error;
 8005f4a:	e04a      	b.n	8005fe2 <HAL_SPI_Receive+0x208>
    while (hspi->RxXferCount > 0U)
 8005f4c:	68fb      	ldr	r3, [r7, #12]
 8005f4e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005f50:	b29b      	uxth	r3, r3
 8005f52:	2b00      	cmp	r3, #0
 8005f54:	d1cb      	bne.n	8005eee <HAL_SPI_Receive+0x114>
 8005f56:	e031      	b.n	8005fbc <HAL_SPI_Receive+0x1e2>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8005f58:	68fb      	ldr	r3, [r7, #12]
 8005f5a:	681b      	ldr	r3, [r3, #0]
 8005f5c:	689b      	ldr	r3, [r3, #8]
 8005f5e:	f003 0301 	and.w	r3, r3, #1
 8005f62:	2b01      	cmp	r3, #1
 8005f64:	d113      	bne.n	8005f8e <HAL_SPI_Receive+0x1b4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8005f66:	68fb      	ldr	r3, [r7, #12]
 8005f68:	681b      	ldr	r3, [r3, #0]
 8005f6a:	68da      	ldr	r2, [r3, #12]
 8005f6c:	68fb      	ldr	r3, [r7, #12]
 8005f6e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005f70:	b292      	uxth	r2, r2
 8005f72:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8005f74:	68fb      	ldr	r3, [r7, #12]
 8005f76:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005f78:	1c9a      	adds	r2, r3, #2
 8005f7a:	68fb      	ldr	r3, [r7, #12]
 8005f7c:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8005f7e:	68fb      	ldr	r3, [r7, #12]
 8005f80:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005f82:	b29b      	uxth	r3, r3
 8005f84:	3b01      	subs	r3, #1
 8005f86:	b29a      	uxth	r2, r3
 8005f88:	68fb      	ldr	r3, [r7, #12]
 8005f8a:	87da      	strh	r2, [r3, #62]	; 0x3e
 8005f8c:	e011      	b.n	8005fb2 <HAL_SPI_Receive+0x1d8>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005f8e:	f7fb f985 	bl	800129c <HAL_GetTick>
 8005f92:	4602      	mov	r2, r0
 8005f94:	693b      	ldr	r3, [r7, #16]
 8005f96:	1ad3      	subs	r3, r2, r3
 8005f98:	683a      	ldr	r2, [r7, #0]
 8005f9a:	429a      	cmp	r2, r3
 8005f9c:	d803      	bhi.n	8005fa6 <HAL_SPI_Receive+0x1cc>
 8005f9e:	683b      	ldr	r3, [r7, #0]
 8005fa0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005fa4:	d102      	bne.n	8005fac <HAL_SPI_Receive+0x1d2>
 8005fa6:	683b      	ldr	r3, [r7, #0]
 8005fa8:	2b00      	cmp	r3, #0
 8005faa:	d102      	bne.n	8005fb2 <HAL_SPI_Receive+0x1d8>
        {
          errorcode = HAL_TIMEOUT;
 8005fac:	2303      	movs	r3, #3
 8005fae:	75fb      	strb	r3, [r7, #23]
          goto error;
 8005fb0:	e017      	b.n	8005fe2 <HAL_SPI_Receive+0x208>
    while (hspi->RxXferCount > 0U)
 8005fb2:	68fb      	ldr	r3, [r7, #12]
 8005fb4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8005fb6:	b29b      	uxth	r3, r3
 8005fb8:	2b00      	cmp	r3, #0
 8005fba:	d1cd      	bne.n	8005f58 <HAL_SPI_Receive+0x17e>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005fbc:	693a      	ldr	r2, [r7, #16]
 8005fbe:	6839      	ldr	r1, [r7, #0]
 8005fc0:	68f8      	ldr	r0, [r7, #12]
 8005fc2:	f000 fb63 	bl	800668c <SPI_EndRxTransaction>
 8005fc6:	4603      	mov	r3, r0
 8005fc8:	2b00      	cmp	r3, #0
 8005fca:	d002      	beq.n	8005fd2 <HAL_SPI_Receive+0x1f8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005fcc:	68fb      	ldr	r3, [r7, #12]
 8005fce:	2220      	movs	r2, #32
 8005fd0:	655a      	str	r2, [r3, #84]	; 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005fd2:	68fb      	ldr	r3, [r7, #12]
 8005fd4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8005fd6:	2b00      	cmp	r3, #0
 8005fd8:	d002      	beq.n	8005fe0 <HAL_SPI_Receive+0x206>
  {
    errorcode = HAL_ERROR;
 8005fda:	2301      	movs	r3, #1
 8005fdc:	75fb      	strb	r3, [r7, #23]
 8005fde:	e000      	b.n	8005fe2 <HAL_SPI_Receive+0x208>
  }

error :
 8005fe0:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8005fe2:	68fb      	ldr	r3, [r7, #12]
 8005fe4:	2201      	movs	r2, #1
 8005fe6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8005fea:	68fb      	ldr	r3, [r7, #12]
 8005fec:	2200      	movs	r2, #0
 8005fee:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8005ff2:	7dfb      	ldrb	r3, [r7, #23]
}
 8005ff4:	4618      	mov	r0, r3
 8005ff6:	3718      	adds	r7, #24
 8005ff8:	46bd      	mov	sp, r7
 8005ffa:	bd80      	pop	{r7, pc}

08005ffc <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8005ffc:	b580      	push	{r7, lr}
 8005ffe:	b08c      	sub	sp, #48	; 0x30
 8006000:	af00      	add	r7, sp, #0
 8006002:	60f8      	str	r0, [r7, #12]
 8006004:	60b9      	str	r1, [r7, #8]
 8006006:	607a      	str	r2, [r7, #4]
 8006008:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 800600a:	2301      	movs	r3, #1
 800600c:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 800600e:	2300      	movs	r3, #0
 8006010:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8006014:	68fb      	ldr	r3, [r7, #12]
 8006016:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800601a:	2b01      	cmp	r3, #1
 800601c:	d101      	bne.n	8006022 <HAL_SPI_TransmitReceive+0x26>
 800601e:	2302      	movs	r3, #2
 8006020:	e18a      	b.n	8006338 <HAL_SPI_TransmitReceive+0x33c>
 8006022:	68fb      	ldr	r3, [r7, #12]
 8006024:	2201      	movs	r2, #1
 8006026:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800602a:	f7fb f937 	bl	800129c <HAL_GetTick>
 800602e:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8006030:	68fb      	ldr	r3, [r7, #12]
 8006032:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8006036:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 800603a:	68fb      	ldr	r3, [r7, #12]
 800603c:	685b      	ldr	r3, [r3, #4]
 800603e:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 8006040:	887b      	ldrh	r3, [r7, #2]
 8006042:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8006044:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8006048:	2b01      	cmp	r3, #1
 800604a:	d00f      	beq.n	800606c <HAL_SPI_TransmitReceive+0x70>
 800604c:	69fb      	ldr	r3, [r7, #28]
 800604e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006052:	d107      	bne.n	8006064 <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8006054:	68fb      	ldr	r3, [r7, #12]
 8006056:	689b      	ldr	r3, [r3, #8]
 8006058:	2b00      	cmp	r3, #0
 800605a:	d103      	bne.n	8006064 <HAL_SPI_TransmitReceive+0x68>
 800605c:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8006060:	2b04      	cmp	r3, #4
 8006062:	d003      	beq.n	800606c <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 8006064:	2302      	movs	r3, #2
 8006066:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 800606a:	e15b      	b.n	8006324 <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800606c:	68bb      	ldr	r3, [r7, #8]
 800606e:	2b00      	cmp	r3, #0
 8006070:	d005      	beq.n	800607e <HAL_SPI_TransmitReceive+0x82>
 8006072:	687b      	ldr	r3, [r7, #4]
 8006074:	2b00      	cmp	r3, #0
 8006076:	d002      	beq.n	800607e <HAL_SPI_TransmitReceive+0x82>
 8006078:	887b      	ldrh	r3, [r7, #2]
 800607a:	2b00      	cmp	r3, #0
 800607c:	d103      	bne.n	8006086 <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 800607e:	2301      	movs	r3, #1
 8006080:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8006084:	e14e      	b.n	8006324 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8006086:	68fb      	ldr	r3, [r7, #12]
 8006088:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800608c:	b2db      	uxtb	r3, r3
 800608e:	2b04      	cmp	r3, #4
 8006090:	d003      	beq.n	800609a <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8006092:	68fb      	ldr	r3, [r7, #12]
 8006094:	2205      	movs	r2, #5
 8006096:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800609a:	68fb      	ldr	r3, [r7, #12]
 800609c:	2200      	movs	r2, #0
 800609e:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80060a0:	68fb      	ldr	r3, [r7, #12]
 80060a2:	687a      	ldr	r2, [r7, #4]
 80060a4:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 80060a6:	68fb      	ldr	r3, [r7, #12]
 80060a8:	887a      	ldrh	r2, [r7, #2]
 80060aa:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 80060ac:	68fb      	ldr	r3, [r7, #12]
 80060ae:	887a      	ldrh	r2, [r7, #2]
 80060b0:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 80060b2:	68fb      	ldr	r3, [r7, #12]
 80060b4:	68ba      	ldr	r2, [r7, #8]
 80060b6:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 80060b8:	68fb      	ldr	r3, [r7, #12]
 80060ba:	887a      	ldrh	r2, [r7, #2]
 80060bc:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 80060be:	68fb      	ldr	r3, [r7, #12]
 80060c0:	887a      	ldrh	r2, [r7, #2]
 80060c2:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80060c4:	68fb      	ldr	r3, [r7, #12]
 80060c6:	2200      	movs	r2, #0
 80060c8:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 80060ca:	68fb      	ldr	r3, [r7, #12]
 80060cc:	2200      	movs	r2, #0
 80060ce:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80060d0:	68fb      	ldr	r3, [r7, #12]
 80060d2:	681b      	ldr	r3, [r3, #0]
 80060d4:	681b      	ldr	r3, [r3, #0]
 80060d6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80060da:	2b40      	cmp	r3, #64	; 0x40
 80060dc:	d007      	beq.n	80060ee <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80060de:	68fb      	ldr	r3, [r7, #12]
 80060e0:	681b      	ldr	r3, [r3, #0]
 80060e2:	681a      	ldr	r2, [r3, #0]
 80060e4:	68fb      	ldr	r3, [r7, #12]
 80060e6:	681b      	ldr	r3, [r3, #0]
 80060e8:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80060ec:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80060ee:	68fb      	ldr	r3, [r7, #12]
 80060f0:	68db      	ldr	r3, [r3, #12]
 80060f2:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80060f6:	d178      	bne.n	80061ea <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80060f8:	68fb      	ldr	r3, [r7, #12]
 80060fa:	685b      	ldr	r3, [r3, #4]
 80060fc:	2b00      	cmp	r3, #0
 80060fe:	d002      	beq.n	8006106 <HAL_SPI_TransmitReceive+0x10a>
 8006100:	8b7b      	ldrh	r3, [r7, #26]
 8006102:	2b01      	cmp	r3, #1
 8006104:	d166      	bne.n	80061d4 <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8006106:	68fb      	ldr	r3, [r7, #12]
 8006108:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800610a:	881a      	ldrh	r2, [r3, #0]
 800610c:	68fb      	ldr	r3, [r7, #12]
 800610e:	681b      	ldr	r3, [r3, #0]
 8006110:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8006112:	68fb      	ldr	r3, [r7, #12]
 8006114:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006116:	1c9a      	adds	r2, r3, #2
 8006118:	68fb      	ldr	r3, [r7, #12]
 800611a:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800611c:	68fb      	ldr	r3, [r7, #12]
 800611e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006120:	b29b      	uxth	r3, r3
 8006122:	3b01      	subs	r3, #1
 8006124:	b29a      	uxth	r2, r3
 8006126:	68fb      	ldr	r3, [r7, #12]
 8006128:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800612a:	e053      	b.n	80061d4 <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800612c:	68fb      	ldr	r3, [r7, #12]
 800612e:	681b      	ldr	r3, [r3, #0]
 8006130:	689b      	ldr	r3, [r3, #8]
 8006132:	f003 0302 	and.w	r3, r3, #2
 8006136:	2b02      	cmp	r3, #2
 8006138:	d11b      	bne.n	8006172 <HAL_SPI_TransmitReceive+0x176>
 800613a:	68fb      	ldr	r3, [r7, #12]
 800613c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800613e:	b29b      	uxth	r3, r3
 8006140:	2b00      	cmp	r3, #0
 8006142:	d016      	beq.n	8006172 <HAL_SPI_TransmitReceive+0x176>
 8006144:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8006146:	2b01      	cmp	r3, #1
 8006148:	d113      	bne.n	8006172 <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800614a:	68fb      	ldr	r3, [r7, #12]
 800614c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800614e:	881a      	ldrh	r2, [r3, #0]
 8006150:	68fb      	ldr	r3, [r7, #12]
 8006152:	681b      	ldr	r3, [r3, #0]
 8006154:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8006156:	68fb      	ldr	r3, [r7, #12]
 8006158:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800615a:	1c9a      	adds	r2, r3, #2
 800615c:	68fb      	ldr	r3, [r7, #12]
 800615e:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8006160:	68fb      	ldr	r3, [r7, #12]
 8006162:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006164:	b29b      	uxth	r3, r3
 8006166:	3b01      	subs	r3, #1
 8006168:	b29a      	uxth	r2, r3
 800616a:	68fb      	ldr	r3, [r7, #12]
 800616c:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800616e:	2300      	movs	r3, #0
 8006170:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8006172:	68fb      	ldr	r3, [r7, #12]
 8006174:	681b      	ldr	r3, [r3, #0]
 8006176:	689b      	ldr	r3, [r3, #8]
 8006178:	f003 0301 	and.w	r3, r3, #1
 800617c:	2b01      	cmp	r3, #1
 800617e:	d119      	bne.n	80061b4 <HAL_SPI_TransmitReceive+0x1b8>
 8006180:	68fb      	ldr	r3, [r7, #12]
 8006182:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8006184:	b29b      	uxth	r3, r3
 8006186:	2b00      	cmp	r3, #0
 8006188:	d014      	beq.n	80061b4 <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800618a:	68fb      	ldr	r3, [r7, #12]
 800618c:	681b      	ldr	r3, [r3, #0]
 800618e:	68da      	ldr	r2, [r3, #12]
 8006190:	68fb      	ldr	r3, [r7, #12]
 8006192:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006194:	b292      	uxth	r2, r2
 8006196:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8006198:	68fb      	ldr	r3, [r7, #12]
 800619a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800619c:	1c9a      	adds	r2, r3, #2
 800619e:	68fb      	ldr	r3, [r7, #12]
 80061a0:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 80061a2:	68fb      	ldr	r3, [r7, #12]
 80061a4:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80061a6:	b29b      	uxth	r3, r3
 80061a8:	3b01      	subs	r3, #1
 80061aa:	b29a      	uxth	r2, r3
 80061ac:	68fb      	ldr	r3, [r7, #12]
 80061ae:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80061b0:	2301      	movs	r3, #1
 80061b2:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 80061b4:	f7fb f872 	bl	800129c <HAL_GetTick>
 80061b8:	4602      	mov	r2, r0
 80061ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80061bc:	1ad3      	subs	r3, r2, r3
 80061be:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80061c0:	429a      	cmp	r2, r3
 80061c2:	d807      	bhi.n	80061d4 <HAL_SPI_TransmitReceive+0x1d8>
 80061c4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80061c6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80061ca:	d003      	beq.n	80061d4 <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 80061cc:	2303      	movs	r3, #3
 80061ce:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 80061d2:	e0a7      	b.n	8006324 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80061d4:	68fb      	ldr	r3, [r7, #12]
 80061d6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80061d8:	b29b      	uxth	r3, r3
 80061da:	2b00      	cmp	r3, #0
 80061dc:	d1a6      	bne.n	800612c <HAL_SPI_TransmitReceive+0x130>
 80061de:	68fb      	ldr	r3, [r7, #12]
 80061e0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80061e2:	b29b      	uxth	r3, r3
 80061e4:	2b00      	cmp	r3, #0
 80061e6:	d1a1      	bne.n	800612c <HAL_SPI_TransmitReceive+0x130>
 80061e8:	e07c      	b.n	80062e4 <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80061ea:	68fb      	ldr	r3, [r7, #12]
 80061ec:	685b      	ldr	r3, [r3, #4]
 80061ee:	2b00      	cmp	r3, #0
 80061f0:	d002      	beq.n	80061f8 <HAL_SPI_TransmitReceive+0x1fc>
 80061f2:	8b7b      	ldrh	r3, [r7, #26]
 80061f4:	2b01      	cmp	r3, #1
 80061f6:	d16b      	bne.n	80062d0 <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80061f8:	68fb      	ldr	r3, [r7, #12]
 80061fa:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80061fc:	68fb      	ldr	r3, [r7, #12]
 80061fe:	681b      	ldr	r3, [r3, #0]
 8006200:	330c      	adds	r3, #12
 8006202:	7812      	ldrb	r2, [r2, #0]
 8006204:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8006206:	68fb      	ldr	r3, [r7, #12]
 8006208:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800620a:	1c5a      	adds	r2, r3, #1
 800620c:	68fb      	ldr	r3, [r7, #12]
 800620e:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8006210:	68fb      	ldr	r3, [r7, #12]
 8006212:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006214:	b29b      	uxth	r3, r3
 8006216:	3b01      	subs	r3, #1
 8006218:	b29a      	uxth	r2, r3
 800621a:	68fb      	ldr	r3, [r7, #12]
 800621c:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800621e:	e057      	b.n	80062d0 <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8006220:	68fb      	ldr	r3, [r7, #12]
 8006222:	681b      	ldr	r3, [r3, #0]
 8006224:	689b      	ldr	r3, [r3, #8]
 8006226:	f003 0302 	and.w	r3, r3, #2
 800622a:	2b02      	cmp	r3, #2
 800622c:	d11c      	bne.n	8006268 <HAL_SPI_TransmitReceive+0x26c>
 800622e:	68fb      	ldr	r3, [r7, #12]
 8006230:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8006232:	b29b      	uxth	r3, r3
 8006234:	2b00      	cmp	r3, #0
 8006236:	d017      	beq.n	8006268 <HAL_SPI_TransmitReceive+0x26c>
 8006238:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800623a:	2b01      	cmp	r3, #1
 800623c:	d114      	bne.n	8006268 <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 800623e:	68fb      	ldr	r3, [r7, #12]
 8006240:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8006242:	68fb      	ldr	r3, [r7, #12]
 8006244:	681b      	ldr	r3, [r3, #0]
 8006246:	330c      	adds	r3, #12
 8006248:	7812      	ldrb	r2, [r2, #0]
 800624a:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800624c:	68fb      	ldr	r3, [r7, #12]
 800624e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006250:	1c5a      	adds	r2, r3, #1
 8006252:	68fb      	ldr	r3, [r7, #12]
 8006254:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8006256:	68fb      	ldr	r3, [r7, #12]
 8006258:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800625a:	b29b      	uxth	r3, r3
 800625c:	3b01      	subs	r3, #1
 800625e:	b29a      	uxth	r2, r3
 8006260:	68fb      	ldr	r3, [r7, #12]
 8006262:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8006264:	2300      	movs	r3, #0
 8006266:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8006268:	68fb      	ldr	r3, [r7, #12]
 800626a:	681b      	ldr	r3, [r3, #0]
 800626c:	689b      	ldr	r3, [r3, #8]
 800626e:	f003 0301 	and.w	r3, r3, #1
 8006272:	2b01      	cmp	r3, #1
 8006274:	d119      	bne.n	80062aa <HAL_SPI_TransmitReceive+0x2ae>
 8006276:	68fb      	ldr	r3, [r7, #12]
 8006278:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800627a:	b29b      	uxth	r3, r3
 800627c:	2b00      	cmp	r3, #0
 800627e:	d014      	beq.n	80062aa <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8006280:	68fb      	ldr	r3, [r7, #12]
 8006282:	681b      	ldr	r3, [r3, #0]
 8006284:	68da      	ldr	r2, [r3, #12]
 8006286:	68fb      	ldr	r3, [r7, #12]
 8006288:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800628a:	b2d2      	uxtb	r2, r2
 800628c:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 800628e:	68fb      	ldr	r3, [r7, #12]
 8006290:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006292:	1c5a      	adds	r2, r3, #1
 8006294:	68fb      	ldr	r3, [r7, #12]
 8006296:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8006298:	68fb      	ldr	r3, [r7, #12]
 800629a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800629c:	b29b      	uxth	r3, r3
 800629e:	3b01      	subs	r3, #1
 80062a0:	b29a      	uxth	r2, r3
 80062a2:	68fb      	ldr	r3, [r7, #12]
 80062a4:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80062a6:	2301      	movs	r3, #1
 80062a8:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 80062aa:	f7fa fff7 	bl	800129c <HAL_GetTick>
 80062ae:	4602      	mov	r2, r0
 80062b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80062b2:	1ad3      	subs	r3, r2, r3
 80062b4:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80062b6:	429a      	cmp	r2, r3
 80062b8:	d803      	bhi.n	80062c2 <HAL_SPI_TransmitReceive+0x2c6>
 80062ba:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80062bc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80062c0:	d102      	bne.n	80062c8 <HAL_SPI_TransmitReceive+0x2cc>
 80062c2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80062c4:	2b00      	cmp	r3, #0
 80062c6:	d103      	bne.n	80062d0 <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 80062c8:	2303      	movs	r3, #3
 80062ca:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 80062ce:	e029      	b.n	8006324 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80062d0:	68fb      	ldr	r3, [r7, #12]
 80062d2:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80062d4:	b29b      	uxth	r3, r3
 80062d6:	2b00      	cmp	r3, #0
 80062d8:	d1a2      	bne.n	8006220 <HAL_SPI_TransmitReceive+0x224>
 80062da:	68fb      	ldr	r3, [r7, #12]
 80062dc:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80062de:	b29b      	uxth	r3, r3
 80062e0:	2b00      	cmp	r3, #0
 80062e2:	d19d      	bne.n	8006220 <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80062e4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80062e6:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80062e8:	68f8      	ldr	r0, [r7, #12]
 80062ea:	f000 fa35 	bl	8006758 <SPI_EndRxTxTransaction>
 80062ee:	4603      	mov	r3, r0
 80062f0:	2b00      	cmp	r3, #0
 80062f2:	d006      	beq.n	8006302 <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 80062f4:	2301      	movs	r3, #1
 80062f6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80062fa:	68fb      	ldr	r3, [r7, #12]
 80062fc:	2220      	movs	r2, #32
 80062fe:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 8006300:	e010      	b.n	8006324 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8006302:	68fb      	ldr	r3, [r7, #12]
 8006304:	689b      	ldr	r3, [r3, #8]
 8006306:	2b00      	cmp	r3, #0
 8006308:	d10b      	bne.n	8006322 <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800630a:	2300      	movs	r3, #0
 800630c:	617b      	str	r3, [r7, #20]
 800630e:	68fb      	ldr	r3, [r7, #12]
 8006310:	681b      	ldr	r3, [r3, #0]
 8006312:	68db      	ldr	r3, [r3, #12]
 8006314:	617b      	str	r3, [r7, #20]
 8006316:	68fb      	ldr	r3, [r7, #12]
 8006318:	681b      	ldr	r3, [r3, #0]
 800631a:	689b      	ldr	r3, [r3, #8]
 800631c:	617b      	str	r3, [r7, #20]
 800631e:	697b      	ldr	r3, [r7, #20]
 8006320:	e000      	b.n	8006324 <HAL_SPI_TransmitReceive+0x328>
  }

error :
 8006322:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8006324:	68fb      	ldr	r3, [r7, #12]
 8006326:	2201      	movs	r2, #1
 8006328:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 800632c:	68fb      	ldr	r3, [r7, #12]
 800632e:	2200      	movs	r2, #0
 8006330:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8006334:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 8006338:	4618      	mov	r0, r3
 800633a:	3730      	adds	r7, #48	; 0x30
 800633c:	46bd      	mov	sp, r7
 800633e:	bd80      	pop	{r7, pc}

08006340 <HAL_SPI_IRQHandler>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for the specified SPI module.
  * @retval None
  */
void HAL_SPI_IRQHandler(SPI_HandleTypeDef *hspi)
{
 8006340:	b580      	push	{r7, lr}
 8006342:	b088      	sub	sp, #32
 8006344:	af00      	add	r7, sp, #0
 8006346:	6078      	str	r0, [r7, #4]
  uint32_t itsource = hspi->Instance->CR2;
 8006348:	687b      	ldr	r3, [r7, #4]
 800634a:	681b      	ldr	r3, [r3, #0]
 800634c:	685b      	ldr	r3, [r3, #4]
 800634e:	61fb      	str	r3, [r7, #28]
  uint32_t itflag   = hspi->Instance->SR;
 8006350:	687b      	ldr	r3, [r7, #4]
 8006352:	681b      	ldr	r3, [r3, #0]
 8006354:	689b      	ldr	r3, [r3, #8]
 8006356:	61bb      	str	r3, [r7, #24]

  /* SPI in mode Receiver ----------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 8006358:	69bb      	ldr	r3, [r7, #24]
 800635a:	099b      	lsrs	r3, r3, #6
 800635c:	f003 0301 	and.w	r3, r3, #1
 8006360:	2b00      	cmp	r3, #0
 8006362:	d10f      	bne.n	8006384 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 8006364:	69bb      	ldr	r3, [r7, #24]
 8006366:	f003 0301 	and.w	r3, r3, #1
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) == RESET) &&
 800636a:	2b00      	cmp	r3, #0
 800636c:	d00a      	beq.n	8006384 <HAL_SPI_IRQHandler+0x44>
      (SPI_CHECK_FLAG(itflag, SPI_FLAG_RXNE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_RXNE) != RESET))
 800636e:	69fb      	ldr	r3, [r7, #28]
 8006370:	099b      	lsrs	r3, r3, #6
 8006372:	f003 0301 	and.w	r3, r3, #1
 8006376:	2b00      	cmp	r3, #0
 8006378:	d004      	beq.n	8006384 <HAL_SPI_IRQHandler+0x44>
  {
    hspi->RxISR(hspi);
 800637a:	687b      	ldr	r3, [r7, #4]
 800637c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800637e:	6878      	ldr	r0, [r7, #4]
 8006380:	4798      	blx	r3
    return;
 8006382:	e0d7      	b.n	8006534 <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in mode Transmitter -------------------------------------------------*/
  if ((SPI_CHECK_FLAG(itflag, SPI_FLAG_TXE) != RESET) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_TXE) != RESET))
 8006384:	69bb      	ldr	r3, [r7, #24]
 8006386:	085b      	lsrs	r3, r3, #1
 8006388:	f003 0301 	and.w	r3, r3, #1
 800638c:	2b00      	cmp	r3, #0
 800638e:	d00a      	beq.n	80063a6 <HAL_SPI_IRQHandler+0x66>
 8006390:	69fb      	ldr	r3, [r7, #28]
 8006392:	09db      	lsrs	r3, r3, #7
 8006394:	f003 0301 	and.w	r3, r3, #1
 8006398:	2b00      	cmp	r3, #0
 800639a:	d004      	beq.n	80063a6 <HAL_SPI_IRQHandler+0x66>
  {
    hspi->TxISR(hspi);
 800639c:	687b      	ldr	r3, [r7, #4]
 800639e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80063a0:	6878      	ldr	r0, [r7, #4]
 80063a2:	4798      	blx	r3
    return;
 80063a4:	e0c6      	b.n	8006534 <HAL_SPI_IRQHandler+0x1f4>
  }

  /* SPI in Error Treatment --------------------------------------------------*/
  if (((SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET) || (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 80063a6:	69bb      	ldr	r3, [r7, #24]
 80063a8:	095b      	lsrs	r3, r3, #5
 80063aa:	f003 0301 	and.w	r3, r3, #1
 80063ae:	2b00      	cmp	r3, #0
 80063b0:	d10c      	bne.n	80063cc <HAL_SPI_IRQHandler+0x8c>
 80063b2:	69bb      	ldr	r3, [r7, #24]
 80063b4:	099b      	lsrs	r3, r3, #6
 80063b6:	f003 0301 	and.w	r3, r3, #1
 80063ba:	2b00      	cmp	r3, #0
 80063bc:	d106      	bne.n	80063cc <HAL_SPI_IRQHandler+0x8c>
       || (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)) && (SPI_CHECK_IT_SOURCE(itsource, SPI_IT_ERR) != RESET))
 80063be:	69bb      	ldr	r3, [r7, #24]
 80063c0:	0a1b      	lsrs	r3, r3, #8
 80063c2:	f003 0301 	and.w	r3, r3, #1
 80063c6:	2b00      	cmp	r3, #0
 80063c8:	f000 80b4 	beq.w	8006534 <HAL_SPI_IRQHandler+0x1f4>
 80063cc:	69fb      	ldr	r3, [r7, #28]
 80063ce:	095b      	lsrs	r3, r3, #5
 80063d0:	f003 0301 	and.w	r3, r3, #1
 80063d4:	2b00      	cmp	r3, #0
 80063d6:	f000 80ad 	beq.w	8006534 <HAL_SPI_IRQHandler+0x1f4>
  {
    /* SPI Overrun error interrupt occurred ----------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_OVR) != RESET)
 80063da:	69bb      	ldr	r3, [r7, #24]
 80063dc:	099b      	lsrs	r3, r3, #6
 80063de:	f003 0301 	and.w	r3, r3, #1
 80063e2:	2b00      	cmp	r3, #0
 80063e4:	d023      	beq.n	800642e <HAL_SPI_IRQHandler+0xee>
    {
      if (hspi->State != HAL_SPI_STATE_BUSY_TX)
 80063e6:	687b      	ldr	r3, [r7, #4]
 80063e8:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80063ec:	b2db      	uxtb	r3, r3
 80063ee:	2b03      	cmp	r3, #3
 80063f0:	d011      	beq.n	8006416 <HAL_SPI_IRQHandler+0xd6>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_OVR);
 80063f2:	687b      	ldr	r3, [r7, #4]
 80063f4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80063f6:	f043 0204 	orr.w	r2, r3, #4
 80063fa:	687b      	ldr	r3, [r7, #4]
 80063fc:	655a      	str	r2, [r3, #84]	; 0x54
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80063fe:	2300      	movs	r3, #0
 8006400:	617b      	str	r3, [r7, #20]
 8006402:	687b      	ldr	r3, [r7, #4]
 8006404:	681b      	ldr	r3, [r3, #0]
 8006406:	68db      	ldr	r3, [r3, #12]
 8006408:	617b      	str	r3, [r7, #20]
 800640a:	687b      	ldr	r3, [r7, #4]
 800640c:	681b      	ldr	r3, [r3, #0]
 800640e:	689b      	ldr	r3, [r3, #8]
 8006410:	617b      	str	r3, [r7, #20]
 8006412:	697b      	ldr	r3, [r7, #20]
 8006414:	e00b      	b.n	800642e <HAL_SPI_IRQHandler+0xee>
      }
      else
      {
        __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8006416:	2300      	movs	r3, #0
 8006418:	613b      	str	r3, [r7, #16]
 800641a:	687b      	ldr	r3, [r7, #4]
 800641c:	681b      	ldr	r3, [r3, #0]
 800641e:	68db      	ldr	r3, [r3, #12]
 8006420:	613b      	str	r3, [r7, #16]
 8006422:	687b      	ldr	r3, [r7, #4]
 8006424:	681b      	ldr	r3, [r3, #0]
 8006426:	689b      	ldr	r3, [r3, #8]
 8006428:	613b      	str	r3, [r7, #16]
 800642a:	693b      	ldr	r3, [r7, #16]
        return;
 800642c:	e082      	b.n	8006534 <HAL_SPI_IRQHandler+0x1f4>
      }
    }

    /* SPI Mode Fault error interrupt occurred -------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_MODF) != RESET)
 800642e:	69bb      	ldr	r3, [r7, #24]
 8006430:	095b      	lsrs	r3, r3, #5
 8006432:	f003 0301 	and.w	r3, r3, #1
 8006436:	2b00      	cmp	r3, #0
 8006438:	d014      	beq.n	8006464 <HAL_SPI_IRQHandler+0x124>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_MODF);
 800643a:	687b      	ldr	r3, [r7, #4]
 800643c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800643e:	f043 0201 	orr.w	r2, r3, #1
 8006442:	687b      	ldr	r3, [r7, #4]
 8006444:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_MODFFLAG(hspi);
 8006446:	2300      	movs	r3, #0
 8006448:	60fb      	str	r3, [r7, #12]
 800644a:	687b      	ldr	r3, [r7, #4]
 800644c:	681b      	ldr	r3, [r3, #0]
 800644e:	689b      	ldr	r3, [r3, #8]
 8006450:	60fb      	str	r3, [r7, #12]
 8006452:	687b      	ldr	r3, [r7, #4]
 8006454:	681b      	ldr	r3, [r3, #0]
 8006456:	681a      	ldr	r2, [r3, #0]
 8006458:	687b      	ldr	r3, [r7, #4]
 800645a:	681b      	ldr	r3, [r3, #0]
 800645c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006460:	601a      	str	r2, [r3, #0]
 8006462:	68fb      	ldr	r3, [r7, #12]
    }

    /* SPI Frame error interrupt occurred ------------------------------------*/
    if (SPI_CHECK_FLAG(itflag, SPI_FLAG_FRE) != RESET)
 8006464:	69bb      	ldr	r3, [r7, #24]
 8006466:	0a1b      	lsrs	r3, r3, #8
 8006468:	f003 0301 	and.w	r3, r3, #1
 800646c:	2b00      	cmp	r3, #0
 800646e:	d00c      	beq.n	800648a <HAL_SPI_IRQHandler+0x14a>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FRE);
 8006470:	687b      	ldr	r3, [r7, #4]
 8006472:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006474:	f043 0208 	orr.w	r2, r3, #8
 8006478:	687b      	ldr	r3, [r7, #4]
 800647a:	655a      	str	r2, [r3, #84]	; 0x54
      __HAL_SPI_CLEAR_FREFLAG(hspi);
 800647c:	2300      	movs	r3, #0
 800647e:	60bb      	str	r3, [r7, #8]
 8006480:	687b      	ldr	r3, [r7, #4]
 8006482:	681b      	ldr	r3, [r3, #0]
 8006484:	689b      	ldr	r3, [r3, #8]
 8006486:	60bb      	str	r3, [r7, #8]
 8006488:	68bb      	ldr	r3, [r7, #8]
    }

    if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800648a:	687b      	ldr	r3, [r7, #4]
 800648c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800648e:	2b00      	cmp	r3, #0
 8006490:	d04f      	beq.n	8006532 <HAL_SPI_IRQHandler+0x1f2>
    {
      /* Disable all interrupts */
      __HAL_SPI_DISABLE_IT(hspi, SPI_IT_RXNE | SPI_IT_TXE | SPI_IT_ERR);
 8006492:	687b      	ldr	r3, [r7, #4]
 8006494:	681b      	ldr	r3, [r3, #0]
 8006496:	685a      	ldr	r2, [r3, #4]
 8006498:	687b      	ldr	r3, [r7, #4]
 800649a:	681b      	ldr	r3, [r3, #0]
 800649c:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80064a0:	605a      	str	r2, [r3, #4]

      hspi->State = HAL_SPI_STATE_READY;
 80064a2:	687b      	ldr	r3, [r7, #4]
 80064a4:	2201      	movs	r2, #1
 80064a6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
      /* Disable the SPI DMA requests if enabled */
      if ((HAL_IS_BIT_SET(itsource, SPI_CR2_TXDMAEN)) || (HAL_IS_BIT_SET(itsource, SPI_CR2_RXDMAEN)))
 80064aa:	69fb      	ldr	r3, [r7, #28]
 80064ac:	f003 0302 	and.w	r3, r3, #2
 80064b0:	2b00      	cmp	r3, #0
 80064b2:	d104      	bne.n	80064be <HAL_SPI_IRQHandler+0x17e>
 80064b4:	69fb      	ldr	r3, [r7, #28]
 80064b6:	f003 0301 	and.w	r3, r3, #1
 80064ba:	2b00      	cmp	r3, #0
 80064bc:	d034      	beq.n	8006528 <HAL_SPI_IRQHandler+0x1e8>
      {
        CLEAR_BIT(hspi->Instance->CR2, (SPI_CR2_TXDMAEN | SPI_CR2_RXDMAEN));
 80064be:	687b      	ldr	r3, [r7, #4]
 80064c0:	681b      	ldr	r3, [r3, #0]
 80064c2:	685a      	ldr	r2, [r3, #4]
 80064c4:	687b      	ldr	r3, [r7, #4]
 80064c6:	681b      	ldr	r3, [r3, #0]
 80064c8:	f022 0203 	bic.w	r2, r2, #3
 80064cc:	605a      	str	r2, [r3, #4]

        /* Abort the SPI DMA Rx channel */
        if (hspi->hdmarx != NULL)
 80064ce:	687b      	ldr	r3, [r7, #4]
 80064d0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80064d2:	2b00      	cmp	r3, #0
 80064d4:	d011      	beq.n	80064fa <HAL_SPI_IRQHandler+0x1ba>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmarx->XferAbortCallback = SPI_DMAAbortOnError;
 80064d6:	687b      	ldr	r3, [r7, #4]
 80064d8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80064da:	4a18      	ldr	r2, [pc, #96]	; (800653c <HAL_SPI_IRQHandler+0x1fc>)
 80064dc:	651a      	str	r2, [r3, #80]	; 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmarx))
 80064de:	687b      	ldr	r3, [r7, #4]
 80064e0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80064e2:	4618      	mov	r0, r3
 80064e4:	f7fb f93a 	bl	800175c <HAL_DMA_Abort_IT>
 80064e8:	4603      	mov	r3, r0
 80064ea:	2b00      	cmp	r3, #0
 80064ec:	d005      	beq.n	80064fa <HAL_SPI_IRQHandler+0x1ba>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 80064ee:	687b      	ldr	r3, [r7, #4]
 80064f0:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80064f2:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80064f6:	687b      	ldr	r3, [r7, #4]
 80064f8:	655a      	str	r2, [r3, #84]	; 0x54
          }
        }
        /* Abort the SPI DMA Tx channel */
        if (hspi->hdmatx != NULL)
 80064fa:	687b      	ldr	r3, [r7, #4]
 80064fc:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80064fe:	2b00      	cmp	r3, #0
 8006500:	d016      	beq.n	8006530 <HAL_SPI_IRQHandler+0x1f0>
        {
          /* Set the SPI DMA Abort callback :
          will lead to call HAL_SPI_ErrorCallback() at end of DMA abort procedure */
          hspi->hdmatx->XferAbortCallback = SPI_DMAAbortOnError;
 8006502:	687b      	ldr	r3, [r7, #4]
 8006504:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8006506:	4a0d      	ldr	r2, [pc, #52]	; (800653c <HAL_SPI_IRQHandler+0x1fc>)
 8006508:	651a      	str	r2, [r3, #80]	; 0x50
          if (HAL_OK != HAL_DMA_Abort_IT(hspi->hdmatx))
 800650a:	687b      	ldr	r3, [r7, #4]
 800650c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800650e:	4618      	mov	r0, r3
 8006510:	f7fb f924 	bl	800175c <HAL_DMA_Abort_IT>
 8006514:	4603      	mov	r3, r0
 8006516:	2b00      	cmp	r3, #0
 8006518:	d00a      	beq.n	8006530 <HAL_SPI_IRQHandler+0x1f0>
          {
            SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_ABORT);
 800651a:	687b      	ldr	r3, [r7, #4]
 800651c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800651e:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8006522:	687b      	ldr	r3, [r7, #4]
 8006524:	655a      	str	r2, [r3, #84]	; 0x54
        if (hspi->hdmatx != NULL)
 8006526:	e003      	b.n	8006530 <HAL_SPI_IRQHandler+0x1f0>
      {
        /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
        hspi->ErrorCallback(hspi);
#else
        HAL_SPI_ErrorCallback(hspi);
 8006528:	6878      	ldr	r0, [r7, #4]
 800652a:	f000 f809 	bl	8006540 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
      }
    }
    return;
 800652e:	e000      	b.n	8006532 <HAL_SPI_IRQHandler+0x1f2>
        if (hspi->hdmatx != NULL)
 8006530:	bf00      	nop
    return;
 8006532:	bf00      	nop
  }
}
 8006534:	3720      	adds	r7, #32
 8006536:	46bd      	mov	sp, r7
 8006538:	bd80      	pop	{r7, pc}
 800653a:	bf00      	nop
 800653c:	08006555 	.word	0x08006555

08006540 <HAL_SPI_ErrorCallback>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_ErrorCallback(SPI_HandleTypeDef *hspi)
{
 8006540:	b480      	push	{r7}
 8006542:	b083      	sub	sp, #12
 8006544:	af00      	add	r7, sp, #0
 8006546:	6078      	str	r0, [r7, #4]
            the HAL_SPI_ErrorCallback should be implemented in the user file
   */
  /* NOTE : The ErrorCode parameter in the hspi handle is updated by the SPI processes
            and user can use HAL_SPI_GetError() API to check the latest error occurred
   */
}
 8006548:	bf00      	nop
 800654a:	370c      	adds	r7, #12
 800654c:	46bd      	mov	sp, r7
 800654e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006552:	4770      	bx	lr

08006554 <SPI_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void SPI_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8006554:	b580      	push	{r7, lr}
 8006556:	b084      	sub	sp, #16
 8006558:	af00      	add	r7, sp, #0
 800655a:	6078      	str	r0, [r7, #4]
  SPI_HandleTypeDef *hspi = (SPI_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent); /* Derogation MISRAC2012-Rule-11.5 */
 800655c:	687b      	ldr	r3, [r7, #4]
 800655e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8006560:	60fb      	str	r3, [r7, #12]
  hspi->RxXferCount = 0U;
 8006562:	68fb      	ldr	r3, [r7, #12]
 8006564:	2200      	movs	r2, #0
 8006566:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxXferCount = 0U;
 8006568:	68fb      	ldr	r3, [r7, #12]
 800656a:	2200      	movs	r2, #0
 800656c:	86da      	strh	r2, [r3, #54]	; 0x36

  /* Call user error callback */
#if (USE_HAL_SPI_REGISTER_CALLBACKS == 1U)
  hspi->ErrorCallback(hspi);
#else
  HAL_SPI_ErrorCallback(hspi);
 800656e:	68f8      	ldr	r0, [r7, #12]
 8006570:	f7ff ffe6 	bl	8006540 <HAL_SPI_ErrorCallback>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
}
 8006574:	bf00      	nop
 8006576:	3710      	adds	r7, #16
 8006578:	46bd      	mov	sp, r7
 800657a:	bd80      	pop	{r7, pc}

0800657c <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800657c:	b580      	push	{r7, lr}
 800657e:	b088      	sub	sp, #32
 8006580:	af00      	add	r7, sp, #0
 8006582:	60f8      	str	r0, [r7, #12]
 8006584:	60b9      	str	r1, [r7, #8]
 8006586:	603b      	str	r3, [r7, #0]
 8006588:	4613      	mov	r3, r2
 800658a:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800658c:	f7fa fe86 	bl	800129c <HAL_GetTick>
 8006590:	4602      	mov	r2, r0
 8006592:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8006594:	1a9b      	subs	r3, r3, r2
 8006596:	683a      	ldr	r2, [r7, #0]
 8006598:	4413      	add	r3, r2
 800659a:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800659c:	f7fa fe7e 	bl	800129c <HAL_GetTick>
 80065a0:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80065a2:	4b39      	ldr	r3, [pc, #228]	; (8006688 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 80065a4:	681b      	ldr	r3, [r3, #0]
 80065a6:	015b      	lsls	r3, r3, #5
 80065a8:	0d1b      	lsrs	r3, r3, #20
 80065aa:	69fa      	ldr	r2, [r7, #28]
 80065ac:	fb02 f303 	mul.w	r3, r2, r3
 80065b0:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80065b2:	e054      	b.n	800665e <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 80065b4:	683b      	ldr	r3, [r7, #0]
 80065b6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80065ba:	d050      	beq.n	800665e <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80065bc:	f7fa fe6e 	bl	800129c <HAL_GetTick>
 80065c0:	4602      	mov	r2, r0
 80065c2:	69bb      	ldr	r3, [r7, #24]
 80065c4:	1ad3      	subs	r3, r2, r3
 80065c6:	69fa      	ldr	r2, [r7, #28]
 80065c8:	429a      	cmp	r2, r3
 80065ca:	d902      	bls.n	80065d2 <SPI_WaitFlagStateUntilTimeout+0x56>
 80065cc:	69fb      	ldr	r3, [r7, #28]
 80065ce:	2b00      	cmp	r3, #0
 80065d0:	d13d      	bne.n	800664e <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80065d2:	68fb      	ldr	r3, [r7, #12]
 80065d4:	681b      	ldr	r3, [r3, #0]
 80065d6:	685a      	ldr	r2, [r3, #4]
 80065d8:	68fb      	ldr	r3, [r7, #12]
 80065da:	681b      	ldr	r3, [r3, #0]
 80065dc:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80065e0:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80065e2:	68fb      	ldr	r3, [r7, #12]
 80065e4:	685b      	ldr	r3, [r3, #4]
 80065e6:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80065ea:	d111      	bne.n	8006610 <SPI_WaitFlagStateUntilTimeout+0x94>
 80065ec:	68fb      	ldr	r3, [r7, #12]
 80065ee:	689b      	ldr	r3, [r3, #8]
 80065f0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80065f4:	d004      	beq.n	8006600 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80065f6:	68fb      	ldr	r3, [r7, #12]
 80065f8:	689b      	ldr	r3, [r3, #8]
 80065fa:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80065fe:	d107      	bne.n	8006610 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8006600:	68fb      	ldr	r3, [r7, #12]
 8006602:	681b      	ldr	r3, [r3, #0]
 8006604:	681a      	ldr	r2, [r3, #0]
 8006606:	68fb      	ldr	r3, [r7, #12]
 8006608:	681b      	ldr	r3, [r3, #0]
 800660a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800660e:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8006610:	68fb      	ldr	r3, [r7, #12]
 8006612:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8006614:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8006618:	d10f      	bne.n	800663a <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800661a:	68fb      	ldr	r3, [r7, #12]
 800661c:	681b      	ldr	r3, [r3, #0]
 800661e:	681a      	ldr	r2, [r3, #0]
 8006620:	68fb      	ldr	r3, [r7, #12]
 8006622:	681b      	ldr	r3, [r3, #0]
 8006624:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8006628:	601a      	str	r2, [r3, #0]
 800662a:	68fb      	ldr	r3, [r7, #12]
 800662c:	681b      	ldr	r3, [r3, #0]
 800662e:	681a      	ldr	r2, [r3, #0]
 8006630:	68fb      	ldr	r3, [r7, #12]
 8006632:	681b      	ldr	r3, [r3, #0]
 8006634:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8006638:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800663a:	68fb      	ldr	r3, [r7, #12]
 800663c:	2201      	movs	r2, #1
 800663e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8006642:	68fb      	ldr	r3, [r7, #12]
 8006644:	2200      	movs	r2, #0
 8006646:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 800664a:	2303      	movs	r3, #3
 800664c:	e017      	b.n	800667e <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800664e:	697b      	ldr	r3, [r7, #20]
 8006650:	2b00      	cmp	r3, #0
 8006652:	d101      	bne.n	8006658 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8006654:	2300      	movs	r3, #0
 8006656:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8006658:	697b      	ldr	r3, [r7, #20]
 800665a:	3b01      	subs	r3, #1
 800665c:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800665e:	68fb      	ldr	r3, [r7, #12]
 8006660:	681b      	ldr	r3, [r3, #0]
 8006662:	689a      	ldr	r2, [r3, #8]
 8006664:	68bb      	ldr	r3, [r7, #8]
 8006666:	4013      	ands	r3, r2
 8006668:	68ba      	ldr	r2, [r7, #8]
 800666a:	429a      	cmp	r2, r3
 800666c:	bf0c      	ite	eq
 800666e:	2301      	moveq	r3, #1
 8006670:	2300      	movne	r3, #0
 8006672:	b2db      	uxtb	r3, r3
 8006674:	461a      	mov	r2, r3
 8006676:	79fb      	ldrb	r3, [r7, #7]
 8006678:	429a      	cmp	r2, r3
 800667a:	d19b      	bne.n	80065b4 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 800667c:	2300      	movs	r3, #0
}
 800667e:	4618      	mov	r0, r3
 8006680:	3720      	adds	r7, #32
 8006682:	46bd      	mov	sp, r7
 8006684:	bd80      	pop	{r7, pc}
 8006686:	bf00      	nop
 8006688:	20000000 	.word	0x20000000

0800668c <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 800668c:	b580      	push	{r7, lr}
 800668e:	b086      	sub	sp, #24
 8006690:	af02      	add	r7, sp, #8
 8006692:	60f8      	str	r0, [r7, #12]
 8006694:	60b9      	str	r1, [r7, #8]
 8006696:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006698:	68fb      	ldr	r3, [r7, #12]
 800669a:	685b      	ldr	r3, [r3, #4]
 800669c:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80066a0:	d111      	bne.n	80066c6 <SPI_EndRxTransaction+0x3a>
 80066a2:	68fb      	ldr	r3, [r7, #12]
 80066a4:	689b      	ldr	r3, [r3, #8]
 80066a6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80066aa:	d004      	beq.n	80066b6 <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80066ac:	68fb      	ldr	r3, [r7, #12]
 80066ae:	689b      	ldr	r3, [r3, #8]
 80066b0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80066b4:	d107      	bne.n	80066c6 <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 80066b6:	68fb      	ldr	r3, [r7, #12]
 80066b8:	681b      	ldr	r3, [r3, #0]
 80066ba:	681a      	ldr	r2, [r3, #0]
 80066bc:	68fb      	ldr	r3, [r7, #12]
 80066be:	681b      	ldr	r3, [r3, #0]
 80066c0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80066c4:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80066c6:	68fb      	ldr	r3, [r7, #12]
 80066c8:	685b      	ldr	r3, [r3, #4]
 80066ca:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80066ce:	d12a      	bne.n	8006726 <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 80066d0:	68fb      	ldr	r3, [r7, #12]
 80066d2:	689b      	ldr	r3, [r3, #8]
 80066d4:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80066d8:	d012      	beq.n	8006700 <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80066da:	687b      	ldr	r3, [r7, #4]
 80066dc:	9300      	str	r3, [sp, #0]
 80066de:	68bb      	ldr	r3, [r7, #8]
 80066e0:	2200      	movs	r2, #0
 80066e2:	2180      	movs	r1, #128	; 0x80
 80066e4:	68f8      	ldr	r0, [r7, #12]
 80066e6:	f7ff ff49 	bl	800657c <SPI_WaitFlagStateUntilTimeout>
 80066ea:	4603      	mov	r3, r0
 80066ec:	2b00      	cmp	r3, #0
 80066ee:	d02d      	beq.n	800674c <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80066f0:	68fb      	ldr	r3, [r7, #12]
 80066f2:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80066f4:	f043 0220 	orr.w	r2, r3, #32
 80066f8:	68fb      	ldr	r3, [r7, #12]
 80066fa:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 80066fc:	2303      	movs	r3, #3
 80066fe:	e026      	b.n	800674e <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8006700:	687b      	ldr	r3, [r7, #4]
 8006702:	9300      	str	r3, [sp, #0]
 8006704:	68bb      	ldr	r3, [r7, #8]
 8006706:	2200      	movs	r2, #0
 8006708:	2101      	movs	r1, #1
 800670a:	68f8      	ldr	r0, [r7, #12]
 800670c:	f7ff ff36 	bl	800657c <SPI_WaitFlagStateUntilTimeout>
 8006710:	4603      	mov	r3, r0
 8006712:	2b00      	cmp	r3, #0
 8006714:	d01a      	beq.n	800674c <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8006716:	68fb      	ldr	r3, [r7, #12]
 8006718:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800671a:	f043 0220 	orr.w	r2, r3, #32
 800671e:	68fb      	ldr	r3, [r7, #12]
 8006720:	655a      	str	r2, [r3, #84]	; 0x54
        return HAL_TIMEOUT;
 8006722:	2303      	movs	r3, #3
 8006724:	e013      	b.n	800674e <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8006726:	687b      	ldr	r3, [r7, #4]
 8006728:	9300      	str	r3, [sp, #0]
 800672a:	68bb      	ldr	r3, [r7, #8]
 800672c:	2200      	movs	r2, #0
 800672e:	2101      	movs	r1, #1
 8006730:	68f8      	ldr	r0, [r7, #12]
 8006732:	f7ff ff23 	bl	800657c <SPI_WaitFlagStateUntilTimeout>
 8006736:	4603      	mov	r3, r0
 8006738:	2b00      	cmp	r3, #0
 800673a:	d007      	beq.n	800674c <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800673c:	68fb      	ldr	r3, [r7, #12]
 800673e:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8006740:	f043 0220 	orr.w	r2, r3, #32
 8006744:	68fb      	ldr	r3, [r7, #12]
 8006746:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8006748:	2303      	movs	r3, #3
 800674a:	e000      	b.n	800674e <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 800674c:	2300      	movs	r3, #0
}
 800674e:	4618      	mov	r0, r3
 8006750:	3710      	adds	r7, #16
 8006752:	46bd      	mov	sp, r7
 8006754:	bd80      	pop	{r7, pc}
	...

08006758 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8006758:	b580      	push	{r7, lr}
 800675a:	b088      	sub	sp, #32
 800675c:	af02      	add	r7, sp, #8
 800675e:	60f8      	str	r0, [r7, #12]
 8006760:	60b9      	str	r1, [r7, #8]
 8006762:	607a      	str	r2, [r7, #4]
  /* Timeout in µs */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8006764:	4b1b      	ldr	r3, [pc, #108]	; (80067d4 <SPI_EndRxTxTransaction+0x7c>)
 8006766:	681b      	ldr	r3, [r3, #0]
 8006768:	4a1b      	ldr	r2, [pc, #108]	; (80067d8 <SPI_EndRxTxTransaction+0x80>)
 800676a:	fba2 2303 	umull	r2, r3, r2, r3
 800676e:	0d5b      	lsrs	r3, r3, #21
 8006770:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8006774:	fb02 f303 	mul.w	r3, r2, r3
 8006778:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800677a:	68fb      	ldr	r3, [r7, #12]
 800677c:	685b      	ldr	r3, [r3, #4]
 800677e:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8006782:	d112      	bne.n	80067aa <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8006784:	687b      	ldr	r3, [r7, #4]
 8006786:	9300      	str	r3, [sp, #0]
 8006788:	68bb      	ldr	r3, [r7, #8]
 800678a:	2200      	movs	r2, #0
 800678c:	2180      	movs	r1, #128	; 0x80
 800678e:	68f8      	ldr	r0, [r7, #12]
 8006790:	f7ff fef4 	bl	800657c <SPI_WaitFlagStateUntilTimeout>
 8006794:	4603      	mov	r3, r0
 8006796:	2b00      	cmp	r3, #0
 8006798:	d016      	beq.n	80067c8 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800679a:	68fb      	ldr	r3, [r7, #12]
 800679c:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800679e:	f043 0220 	orr.w	r2, r3, #32
 80067a2:	68fb      	ldr	r3, [r7, #12]
 80067a4:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 80067a6:	2303      	movs	r3, #3
 80067a8:	e00f      	b.n	80067ca <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 80067aa:	697b      	ldr	r3, [r7, #20]
 80067ac:	2b00      	cmp	r3, #0
 80067ae:	d00a      	beq.n	80067c6 <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 80067b0:	697b      	ldr	r3, [r7, #20]
 80067b2:	3b01      	subs	r3, #1
 80067b4:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 80067b6:	68fb      	ldr	r3, [r7, #12]
 80067b8:	681b      	ldr	r3, [r3, #0]
 80067ba:	689b      	ldr	r3, [r3, #8]
 80067bc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80067c0:	2b80      	cmp	r3, #128	; 0x80
 80067c2:	d0f2      	beq.n	80067aa <SPI_EndRxTxTransaction+0x52>
 80067c4:	e000      	b.n	80067c8 <SPI_EndRxTxTransaction+0x70>
        break;
 80067c6:	bf00      	nop
  }

  return HAL_OK;
 80067c8:	2300      	movs	r3, #0
}
 80067ca:	4618      	mov	r0, r3
 80067cc:	3718      	adds	r7, #24
 80067ce:	46bd      	mov	sp, r7
 80067d0:	bd80      	pop	{r7, pc}
 80067d2:	bf00      	nop
 80067d4:	20000000 	.word	0x20000000
 80067d8:	165e9f81 	.word	0x165e9f81

080067dc <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80067dc:	b580      	push	{r7, lr}
 80067de:	b082      	sub	sp, #8
 80067e0:	af00      	add	r7, sp, #0
 80067e2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80067e4:	687b      	ldr	r3, [r7, #4]
 80067e6:	2b00      	cmp	r3, #0
 80067e8:	d101      	bne.n	80067ee <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80067ea:	2301      	movs	r3, #1
 80067ec:	e041      	b.n	8006872 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80067ee:	687b      	ldr	r3, [r7, #4]
 80067f0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80067f4:	b2db      	uxtb	r3, r3
 80067f6:	2b00      	cmp	r3, #0
 80067f8:	d106      	bne.n	8006808 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80067fa:	687b      	ldr	r3, [r7, #4]
 80067fc:	2200      	movs	r2, #0
 80067fe:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8006802:	6878      	ldr	r0, [r7, #4]
 8006804:	f7fa fbb2 	bl	8000f6c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006808:	687b      	ldr	r3, [r7, #4]
 800680a:	2202      	movs	r2, #2
 800680c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006810:	687b      	ldr	r3, [r7, #4]
 8006812:	681a      	ldr	r2, [r3, #0]
 8006814:	687b      	ldr	r3, [r7, #4]
 8006816:	3304      	adds	r3, #4
 8006818:	4619      	mov	r1, r3
 800681a:	4610      	mov	r0, r2
 800681c:	f000 f98a 	bl	8006b34 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8006820:	687b      	ldr	r3, [r7, #4]
 8006822:	2201      	movs	r2, #1
 8006824:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006828:	687b      	ldr	r3, [r7, #4]
 800682a:	2201      	movs	r2, #1
 800682c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8006830:	687b      	ldr	r3, [r7, #4]
 8006832:	2201      	movs	r2, #1
 8006834:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8006838:	687b      	ldr	r3, [r7, #4]
 800683a:	2201      	movs	r2, #1
 800683c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8006840:	687b      	ldr	r3, [r7, #4]
 8006842:	2201      	movs	r2, #1
 8006844:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006848:	687b      	ldr	r3, [r7, #4]
 800684a:	2201      	movs	r2, #1
 800684c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8006850:	687b      	ldr	r3, [r7, #4]
 8006852:	2201      	movs	r2, #1
 8006854:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8006858:	687b      	ldr	r3, [r7, #4]
 800685a:	2201      	movs	r2, #1
 800685c:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8006860:	687b      	ldr	r3, [r7, #4]
 8006862:	2201      	movs	r2, #1
 8006864:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006868:	687b      	ldr	r3, [r7, #4]
 800686a:	2201      	movs	r2, #1
 800686c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8006870:	2300      	movs	r3, #0
}
 8006872:	4618      	mov	r0, r3
 8006874:	3708      	adds	r7, #8
 8006876:	46bd      	mov	sp, r7
 8006878:	bd80      	pop	{r7, pc}

0800687a <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800687a:	b580      	push	{r7, lr}
 800687c:	b082      	sub	sp, #8
 800687e:	af00      	add	r7, sp, #0
 8006880:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006882:	687b      	ldr	r3, [r7, #4]
 8006884:	2b00      	cmp	r3, #0
 8006886:	d101      	bne.n	800688c <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8006888:	2301      	movs	r3, #1
 800688a:	e041      	b.n	8006910 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800688c:	687b      	ldr	r3, [r7, #4]
 800688e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8006892:	b2db      	uxtb	r3, r3
 8006894:	2b00      	cmp	r3, #0
 8006896:	d106      	bne.n	80068a6 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006898:	687b      	ldr	r3, [r7, #4]
 800689a:	2200      	movs	r2, #0
 800689c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80068a0:	6878      	ldr	r0, [r7, #4]
 80068a2:	f000 f839 	bl	8006918 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80068a6:	687b      	ldr	r3, [r7, #4]
 80068a8:	2202      	movs	r2, #2
 80068aa:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80068ae:	687b      	ldr	r3, [r7, #4]
 80068b0:	681a      	ldr	r2, [r3, #0]
 80068b2:	687b      	ldr	r3, [r7, #4]
 80068b4:	3304      	adds	r3, #4
 80068b6:	4619      	mov	r1, r3
 80068b8:	4610      	mov	r0, r2
 80068ba:	f000 f93b 	bl	8006b34 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80068be:	687b      	ldr	r3, [r7, #4]
 80068c0:	2201      	movs	r2, #1
 80068c2:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80068c6:	687b      	ldr	r3, [r7, #4]
 80068c8:	2201      	movs	r2, #1
 80068ca:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80068ce:	687b      	ldr	r3, [r7, #4]
 80068d0:	2201      	movs	r2, #1
 80068d2:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80068d6:	687b      	ldr	r3, [r7, #4]
 80068d8:	2201      	movs	r2, #1
 80068da:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80068de:	687b      	ldr	r3, [r7, #4]
 80068e0:	2201      	movs	r2, #1
 80068e2:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80068e6:	687b      	ldr	r3, [r7, #4]
 80068e8:	2201      	movs	r2, #1
 80068ea:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 80068ee:	687b      	ldr	r3, [r7, #4]
 80068f0:	2201      	movs	r2, #1
 80068f2:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 80068f6:	687b      	ldr	r3, [r7, #4]
 80068f8:	2201      	movs	r2, #1
 80068fa:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 80068fe:	687b      	ldr	r3, [r7, #4]
 8006900:	2201      	movs	r2, #1
 8006902:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006906:	687b      	ldr	r3, [r7, #4]
 8006908:	2201      	movs	r2, #1
 800690a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 800690e:	2300      	movs	r3, #0
}
 8006910:	4618      	mov	r0, r3
 8006912:	3708      	adds	r7, #8
 8006914:	46bd      	mov	sp, r7
 8006916:	bd80      	pop	{r7, pc}

08006918 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8006918:	b480      	push	{r7}
 800691a:	b083      	sub	sp, #12
 800691c:	af00      	add	r7, sp, #0
 800691e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8006920:	bf00      	nop
 8006922:	370c      	adds	r7, #12
 8006924:	46bd      	mov	sp, r7
 8006926:	f85d 7b04 	ldr.w	r7, [sp], #4
 800692a:	4770      	bx	lr

0800692c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800692c:	b580      	push	{r7, lr}
 800692e:	b086      	sub	sp, #24
 8006930:	af00      	add	r7, sp, #0
 8006932:	60f8      	str	r0, [r7, #12]
 8006934:	60b9      	str	r1, [r7, #8]
 8006936:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006938:	2300      	movs	r3, #0
 800693a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800693c:	68fb      	ldr	r3, [r7, #12]
 800693e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006942:	2b01      	cmp	r3, #1
 8006944:	d101      	bne.n	800694a <HAL_TIM_PWM_ConfigChannel+0x1e>
 8006946:	2302      	movs	r3, #2
 8006948:	e0ae      	b.n	8006aa8 <HAL_TIM_PWM_ConfigChannel+0x17c>
 800694a:	68fb      	ldr	r3, [r7, #12]
 800694c:	2201      	movs	r2, #1
 800694e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 8006952:	687b      	ldr	r3, [r7, #4]
 8006954:	2b0c      	cmp	r3, #12
 8006956:	f200 809f 	bhi.w	8006a98 <HAL_TIM_PWM_ConfigChannel+0x16c>
 800695a:	a201      	add	r2, pc, #4	; (adr r2, 8006960 <HAL_TIM_PWM_ConfigChannel+0x34>)
 800695c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006960:	08006995 	.word	0x08006995
 8006964:	08006a99 	.word	0x08006a99
 8006968:	08006a99 	.word	0x08006a99
 800696c:	08006a99 	.word	0x08006a99
 8006970:	080069d5 	.word	0x080069d5
 8006974:	08006a99 	.word	0x08006a99
 8006978:	08006a99 	.word	0x08006a99
 800697c:	08006a99 	.word	0x08006a99
 8006980:	08006a17 	.word	0x08006a17
 8006984:	08006a99 	.word	0x08006a99
 8006988:	08006a99 	.word	0x08006a99
 800698c:	08006a99 	.word	0x08006a99
 8006990:	08006a57 	.word	0x08006a57
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8006994:	68fb      	ldr	r3, [r7, #12]
 8006996:	681b      	ldr	r3, [r3, #0]
 8006998:	68b9      	ldr	r1, [r7, #8]
 800699a:	4618      	mov	r0, r3
 800699c:	f000 f96a 	bl	8006c74 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80069a0:	68fb      	ldr	r3, [r7, #12]
 80069a2:	681b      	ldr	r3, [r3, #0]
 80069a4:	699a      	ldr	r2, [r3, #24]
 80069a6:	68fb      	ldr	r3, [r7, #12]
 80069a8:	681b      	ldr	r3, [r3, #0]
 80069aa:	f042 0208 	orr.w	r2, r2, #8
 80069ae:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80069b0:	68fb      	ldr	r3, [r7, #12]
 80069b2:	681b      	ldr	r3, [r3, #0]
 80069b4:	699a      	ldr	r2, [r3, #24]
 80069b6:	68fb      	ldr	r3, [r7, #12]
 80069b8:	681b      	ldr	r3, [r3, #0]
 80069ba:	f022 0204 	bic.w	r2, r2, #4
 80069be:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80069c0:	68fb      	ldr	r3, [r7, #12]
 80069c2:	681b      	ldr	r3, [r3, #0]
 80069c4:	6999      	ldr	r1, [r3, #24]
 80069c6:	68bb      	ldr	r3, [r7, #8]
 80069c8:	691a      	ldr	r2, [r3, #16]
 80069ca:	68fb      	ldr	r3, [r7, #12]
 80069cc:	681b      	ldr	r3, [r3, #0]
 80069ce:	430a      	orrs	r2, r1
 80069d0:	619a      	str	r2, [r3, #24]
      break;
 80069d2:	e064      	b.n	8006a9e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 80069d4:	68fb      	ldr	r3, [r7, #12]
 80069d6:	681b      	ldr	r3, [r3, #0]
 80069d8:	68b9      	ldr	r1, [r7, #8]
 80069da:	4618      	mov	r0, r3
 80069dc:	f000 f9ba 	bl	8006d54 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 80069e0:	68fb      	ldr	r3, [r7, #12]
 80069e2:	681b      	ldr	r3, [r3, #0]
 80069e4:	699a      	ldr	r2, [r3, #24]
 80069e6:	68fb      	ldr	r3, [r7, #12]
 80069e8:	681b      	ldr	r3, [r3, #0]
 80069ea:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80069ee:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 80069f0:	68fb      	ldr	r3, [r7, #12]
 80069f2:	681b      	ldr	r3, [r3, #0]
 80069f4:	699a      	ldr	r2, [r3, #24]
 80069f6:	68fb      	ldr	r3, [r7, #12]
 80069f8:	681b      	ldr	r3, [r3, #0]
 80069fa:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80069fe:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8006a00:	68fb      	ldr	r3, [r7, #12]
 8006a02:	681b      	ldr	r3, [r3, #0]
 8006a04:	6999      	ldr	r1, [r3, #24]
 8006a06:	68bb      	ldr	r3, [r7, #8]
 8006a08:	691b      	ldr	r3, [r3, #16]
 8006a0a:	021a      	lsls	r2, r3, #8
 8006a0c:	68fb      	ldr	r3, [r7, #12]
 8006a0e:	681b      	ldr	r3, [r3, #0]
 8006a10:	430a      	orrs	r2, r1
 8006a12:	619a      	str	r2, [r3, #24]
      break;
 8006a14:	e043      	b.n	8006a9e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8006a16:	68fb      	ldr	r3, [r7, #12]
 8006a18:	681b      	ldr	r3, [r3, #0]
 8006a1a:	68b9      	ldr	r1, [r7, #8]
 8006a1c:	4618      	mov	r0, r3
 8006a1e:	f000 fa0f 	bl	8006e40 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8006a22:	68fb      	ldr	r3, [r7, #12]
 8006a24:	681b      	ldr	r3, [r3, #0]
 8006a26:	69da      	ldr	r2, [r3, #28]
 8006a28:	68fb      	ldr	r3, [r7, #12]
 8006a2a:	681b      	ldr	r3, [r3, #0]
 8006a2c:	f042 0208 	orr.w	r2, r2, #8
 8006a30:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8006a32:	68fb      	ldr	r3, [r7, #12]
 8006a34:	681b      	ldr	r3, [r3, #0]
 8006a36:	69da      	ldr	r2, [r3, #28]
 8006a38:	68fb      	ldr	r3, [r7, #12]
 8006a3a:	681b      	ldr	r3, [r3, #0]
 8006a3c:	f022 0204 	bic.w	r2, r2, #4
 8006a40:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8006a42:	68fb      	ldr	r3, [r7, #12]
 8006a44:	681b      	ldr	r3, [r3, #0]
 8006a46:	69d9      	ldr	r1, [r3, #28]
 8006a48:	68bb      	ldr	r3, [r7, #8]
 8006a4a:	691a      	ldr	r2, [r3, #16]
 8006a4c:	68fb      	ldr	r3, [r7, #12]
 8006a4e:	681b      	ldr	r3, [r3, #0]
 8006a50:	430a      	orrs	r2, r1
 8006a52:	61da      	str	r2, [r3, #28]
      break;
 8006a54:	e023      	b.n	8006a9e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8006a56:	68fb      	ldr	r3, [r7, #12]
 8006a58:	681b      	ldr	r3, [r3, #0]
 8006a5a:	68b9      	ldr	r1, [r7, #8]
 8006a5c:	4618      	mov	r0, r3
 8006a5e:	f000 fa63 	bl	8006f28 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8006a62:	68fb      	ldr	r3, [r7, #12]
 8006a64:	681b      	ldr	r3, [r3, #0]
 8006a66:	69da      	ldr	r2, [r3, #28]
 8006a68:	68fb      	ldr	r3, [r7, #12]
 8006a6a:	681b      	ldr	r3, [r3, #0]
 8006a6c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8006a70:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8006a72:	68fb      	ldr	r3, [r7, #12]
 8006a74:	681b      	ldr	r3, [r3, #0]
 8006a76:	69da      	ldr	r2, [r3, #28]
 8006a78:	68fb      	ldr	r3, [r7, #12]
 8006a7a:	681b      	ldr	r3, [r3, #0]
 8006a7c:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8006a80:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8006a82:	68fb      	ldr	r3, [r7, #12]
 8006a84:	681b      	ldr	r3, [r3, #0]
 8006a86:	69d9      	ldr	r1, [r3, #28]
 8006a88:	68bb      	ldr	r3, [r7, #8]
 8006a8a:	691b      	ldr	r3, [r3, #16]
 8006a8c:	021a      	lsls	r2, r3, #8
 8006a8e:	68fb      	ldr	r3, [r7, #12]
 8006a90:	681b      	ldr	r3, [r3, #0]
 8006a92:	430a      	orrs	r2, r1
 8006a94:	61da      	str	r2, [r3, #28]
      break;
 8006a96:	e002      	b.n	8006a9e <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8006a98:	2301      	movs	r3, #1
 8006a9a:	75fb      	strb	r3, [r7, #23]
      break;
 8006a9c:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8006a9e:	68fb      	ldr	r3, [r7, #12]
 8006aa0:	2200      	movs	r2, #0
 8006aa2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8006aa6:	7dfb      	ldrb	r3, [r7, #23]
}
 8006aa8:	4618      	mov	r0, r3
 8006aaa:	3718      	adds	r7, #24
 8006aac:	46bd      	mov	sp, r7
 8006aae:	bd80      	pop	{r7, pc}

08006ab0 <HAL_TIM_SlaveConfigSynchro>:
  *         timer input or external trigger input) and the Slave mode
  *         (Disable, Reset, Gated, Trigger, External clock mode 1).
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_SlaveConfigSynchro(TIM_HandleTypeDef *htim, TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 8006ab0:	b580      	push	{r7, lr}
 8006ab2:	b082      	sub	sp, #8
 8006ab4:	af00      	add	r7, sp, #0
 8006ab6:	6078      	str	r0, [r7, #4]
 8006ab8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_SLAVE_INSTANCE(htim->Instance));
  assert_param(IS_TIM_SLAVE_MODE(sSlaveConfig->SlaveMode));
  assert_param(IS_TIM_TRIGGER_SELECTION(sSlaveConfig->InputTrigger));

  __HAL_LOCK(htim);
 8006aba:	687b      	ldr	r3, [r7, #4]
 8006abc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006ac0:	2b01      	cmp	r3, #1
 8006ac2:	d101      	bne.n	8006ac8 <HAL_TIM_SlaveConfigSynchro+0x18>
 8006ac4:	2302      	movs	r3, #2
 8006ac6:	e031      	b.n	8006b2c <HAL_TIM_SlaveConfigSynchro+0x7c>
 8006ac8:	687b      	ldr	r3, [r7, #4]
 8006aca:	2201      	movs	r2, #1
 8006acc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8006ad0:	687b      	ldr	r3, [r7, #4]
 8006ad2:	2202      	movs	r2, #2
 8006ad4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  if (TIM_SlaveTimer_SetConfig(htim, sSlaveConfig) != HAL_OK)
 8006ad8:	6839      	ldr	r1, [r7, #0]
 8006ada:	6878      	ldr	r0, [r7, #4]
 8006adc:	f000 fa7a 	bl	8006fd4 <TIM_SlaveTimer_SetConfig>
 8006ae0:	4603      	mov	r3, r0
 8006ae2:	2b00      	cmp	r3, #0
 8006ae4:	d009      	beq.n	8006afa <HAL_TIM_SlaveConfigSynchro+0x4a>
  {
    htim->State = HAL_TIM_STATE_READY;
 8006ae6:	687b      	ldr	r3, [r7, #4]
 8006ae8:	2201      	movs	r2, #1
 8006aea:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    __HAL_UNLOCK(htim);
 8006aee:	687b      	ldr	r3, [r7, #4]
 8006af0:	2200      	movs	r2, #0
 8006af2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    return HAL_ERROR;
 8006af6:	2301      	movs	r3, #1
 8006af8:	e018      	b.n	8006b2c <HAL_TIM_SlaveConfigSynchro+0x7c>
  }

  /* Disable Trigger Interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_TRIGGER);
 8006afa:	687b      	ldr	r3, [r7, #4]
 8006afc:	681b      	ldr	r3, [r3, #0]
 8006afe:	68da      	ldr	r2, [r3, #12]
 8006b00:	687b      	ldr	r3, [r7, #4]
 8006b02:	681b      	ldr	r3, [r3, #0]
 8006b04:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8006b08:	60da      	str	r2, [r3, #12]

  /* Disable Trigger DMA request */
  __HAL_TIM_DISABLE_DMA(htim, TIM_DMA_TRIGGER);
 8006b0a:	687b      	ldr	r3, [r7, #4]
 8006b0c:	681b      	ldr	r3, [r3, #0]
 8006b0e:	68da      	ldr	r2, [r3, #12]
 8006b10:	687b      	ldr	r3, [r7, #4]
 8006b12:	681b      	ldr	r3, [r3, #0]
 8006b14:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8006b18:	60da      	str	r2, [r3, #12]

  htim->State = HAL_TIM_STATE_READY;
 8006b1a:	687b      	ldr	r3, [r7, #4]
 8006b1c:	2201      	movs	r2, #1
 8006b1e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8006b22:	687b      	ldr	r3, [r7, #4]
 8006b24:	2200      	movs	r2, #0
 8006b26:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8006b2a:	2300      	movs	r3, #0
}
 8006b2c:	4618      	mov	r0, r3
 8006b2e:	3708      	adds	r7, #8
 8006b30:	46bd      	mov	sp, r7
 8006b32:	bd80      	pop	{r7, pc}

08006b34 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8006b34:	b480      	push	{r7}
 8006b36:	b085      	sub	sp, #20
 8006b38:	af00      	add	r7, sp, #0
 8006b3a:	6078      	str	r0, [r7, #4]
 8006b3c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006b3e:	687b      	ldr	r3, [r7, #4]
 8006b40:	681b      	ldr	r3, [r3, #0]
 8006b42:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006b44:	687b      	ldr	r3, [r7, #4]
 8006b46:	4a40      	ldr	r2, [pc, #256]	; (8006c48 <TIM_Base_SetConfig+0x114>)
 8006b48:	4293      	cmp	r3, r2
 8006b4a:	d013      	beq.n	8006b74 <TIM_Base_SetConfig+0x40>
 8006b4c:	687b      	ldr	r3, [r7, #4]
 8006b4e:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006b52:	d00f      	beq.n	8006b74 <TIM_Base_SetConfig+0x40>
 8006b54:	687b      	ldr	r3, [r7, #4]
 8006b56:	4a3d      	ldr	r2, [pc, #244]	; (8006c4c <TIM_Base_SetConfig+0x118>)
 8006b58:	4293      	cmp	r3, r2
 8006b5a:	d00b      	beq.n	8006b74 <TIM_Base_SetConfig+0x40>
 8006b5c:	687b      	ldr	r3, [r7, #4]
 8006b5e:	4a3c      	ldr	r2, [pc, #240]	; (8006c50 <TIM_Base_SetConfig+0x11c>)
 8006b60:	4293      	cmp	r3, r2
 8006b62:	d007      	beq.n	8006b74 <TIM_Base_SetConfig+0x40>
 8006b64:	687b      	ldr	r3, [r7, #4]
 8006b66:	4a3b      	ldr	r2, [pc, #236]	; (8006c54 <TIM_Base_SetConfig+0x120>)
 8006b68:	4293      	cmp	r3, r2
 8006b6a:	d003      	beq.n	8006b74 <TIM_Base_SetConfig+0x40>
 8006b6c:	687b      	ldr	r3, [r7, #4]
 8006b6e:	4a3a      	ldr	r2, [pc, #232]	; (8006c58 <TIM_Base_SetConfig+0x124>)
 8006b70:	4293      	cmp	r3, r2
 8006b72:	d108      	bne.n	8006b86 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006b74:	68fb      	ldr	r3, [r7, #12]
 8006b76:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006b7a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006b7c:	683b      	ldr	r3, [r7, #0]
 8006b7e:	685b      	ldr	r3, [r3, #4]
 8006b80:	68fa      	ldr	r2, [r7, #12]
 8006b82:	4313      	orrs	r3, r2
 8006b84:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006b86:	687b      	ldr	r3, [r7, #4]
 8006b88:	4a2f      	ldr	r2, [pc, #188]	; (8006c48 <TIM_Base_SetConfig+0x114>)
 8006b8a:	4293      	cmp	r3, r2
 8006b8c:	d02b      	beq.n	8006be6 <TIM_Base_SetConfig+0xb2>
 8006b8e:	687b      	ldr	r3, [r7, #4]
 8006b90:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8006b94:	d027      	beq.n	8006be6 <TIM_Base_SetConfig+0xb2>
 8006b96:	687b      	ldr	r3, [r7, #4]
 8006b98:	4a2c      	ldr	r2, [pc, #176]	; (8006c4c <TIM_Base_SetConfig+0x118>)
 8006b9a:	4293      	cmp	r3, r2
 8006b9c:	d023      	beq.n	8006be6 <TIM_Base_SetConfig+0xb2>
 8006b9e:	687b      	ldr	r3, [r7, #4]
 8006ba0:	4a2b      	ldr	r2, [pc, #172]	; (8006c50 <TIM_Base_SetConfig+0x11c>)
 8006ba2:	4293      	cmp	r3, r2
 8006ba4:	d01f      	beq.n	8006be6 <TIM_Base_SetConfig+0xb2>
 8006ba6:	687b      	ldr	r3, [r7, #4]
 8006ba8:	4a2a      	ldr	r2, [pc, #168]	; (8006c54 <TIM_Base_SetConfig+0x120>)
 8006baa:	4293      	cmp	r3, r2
 8006bac:	d01b      	beq.n	8006be6 <TIM_Base_SetConfig+0xb2>
 8006bae:	687b      	ldr	r3, [r7, #4]
 8006bb0:	4a29      	ldr	r2, [pc, #164]	; (8006c58 <TIM_Base_SetConfig+0x124>)
 8006bb2:	4293      	cmp	r3, r2
 8006bb4:	d017      	beq.n	8006be6 <TIM_Base_SetConfig+0xb2>
 8006bb6:	687b      	ldr	r3, [r7, #4]
 8006bb8:	4a28      	ldr	r2, [pc, #160]	; (8006c5c <TIM_Base_SetConfig+0x128>)
 8006bba:	4293      	cmp	r3, r2
 8006bbc:	d013      	beq.n	8006be6 <TIM_Base_SetConfig+0xb2>
 8006bbe:	687b      	ldr	r3, [r7, #4]
 8006bc0:	4a27      	ldr	r2, [pc, #156]	; (8006c60 <TIM_Base_SetConfig+0x12c>)
 8006bc2:	4293      	cmp	r3, r2
 8006bc4:	d00f      	beq.n	8006be6 <TIM_Base_SetConfig+0xb2>
 8006bc6:	687b      	ldr	r3, [r7, #4]
 8006bc8:	4a26      	ldr	r2, [pc, #152]	; (8006c64 <TIM_Base_SetConfig+0x130>)
 8006bca:	4293      	cmp	r3, r2
 8006bcc:	d00b      	beq.n	8006be6 <TIM_Base_SetConfig+0xb2>
 8006bce:	687b      	ldr	r3, [r7, #4]
 8006bd0:	4a25      	ldr	r2, [pc, #148]	; (8006c68 <TIM_Base_SetConfig+0x134>)
 8006bd2:	4293      	cmp	r3, r2
 8006bd4:	d007      	beq.n	8006be6 <TIM_Base_SetConfig+0xb2>
 8006bd6:	687b      	ldr	r3, [r7, #4]
 8006bd8:	4a24      	ldr	r2, [pc, #144]	; (8006c6c <TIM_Base_SetConfig+0x138>)
 8006bda:	4293      	cmp	r3, r2
 8006bdc:	d003      	beq.n	8006be6 <TIM_Base_SetConfig+0xb2>
 8006bde:	687b      	ldr	r3, [r7, #4]
 8006be0:	4a23      	ldr	r2, [pc, #140]	; (8006c70 <TIM_Base_SetConfig+0x13c>)
 8006be2:	4293      	cmp	r3, r2
 8006be4:	d108      	bne.n	8006bf8 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006be6:	68fb      	ldr	r3, [r7, #12]
 8006be8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006bec:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006bee:	683b      	ldr	r3, [r7, #0]
 8006bf0:	68db      	ldr	r3, [r3, #12]
 8006bf2:	68fa      	ldr	r2, [r7, #12]
 8006bf4:	4313      	orrs	r3, r2
 8006bf6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006bf8:	68fb      	ldr	r3, [r7, #12]
 8006bfa:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8006bfe:	683b      	ldr	r3, [r7, #0]
 8006c00:	695b      	ldr	r3, [r3, #20]
 8006c02:	4313      	orrs	r3, r2
 8006c04:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8006c06:	687b      	ldr	r3, [r7, #4]
 8006c08:	68fa      	ldr	r2, [r7, #12]
 8006c0a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006c0c:	683b      	ldr	r3, [r7, #0]
 8006c0e:	689a      	ldr	r2, [r3, #8]
 8006c10:	687b      	ldr	r3, [r7, #4]
 8006c12:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006c14:	683b      	ldr	r3, [r7, #0]
 8006c16:	681a      	ldr	r2, [r3, #0]
 8006c18:	687b      	ldr	r3, [r7, #4]
 8006c1a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006c1c:	687b      	ldr	r3, [r7, #4]
 8006c1e:	4a0a      	ldr	r2, [pc, #40]	; (8006c48 <TIM_Base_SetConfig+0x114>)
 8006c20:	4293      	cmp	r3, r2
 8006c22:	d003      	beq.n	8006c2c <TIM_Base_SetConfig+0xf8>
 8006c24:	687b      	ldr	r3, [r7, #4]
 8006c26:	4a0c      	ldr	r2, [pc, #48]	; (8006c58 <TIM_Base_SetConfig+0x124>)
 8006c28:	4293      	cmp	r3, r2
 8006c2a:	d103      	bne.n	8006c34 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006c2c:	683b      	ldr	r3, [r7, #0]
 8006c2e:	691a      	ldr	r2, [r3, #16]
 8006c30:	687b      	ldr	r3, [r7, #4]
 8006c32:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006c34:	687b      	ldr	r3, [r7, #4]
 8006c36:	2201      	movs	r2, #1
 8006c38:	615a      	str	r2, [r3, #20]
}
 8006c3a:	bf00      	nop
 8006c3c:	3714      	adds	r7, #20
 8006c3e:	46bd      	mov	sp, r7
 8006c40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c44:	4770      	bx	lr
 8006c46:	bf00      	nop
 8006c48:	40010000 	.word	0x40010000
 8006c4c:	40000400 	.word	0x40000400
 8006c50:	40000800 	.word	0x40000800
 8006c54:	40000c00 	.word	0x40000c00
 8006c58:	40010400 	.word	0x40010400
 8006c5c:	40014000 	.word	0x40014000
 8006c60:	40014400 	.word	0x40014400
 8006c64:	40014800 	.word	0x40014800
 8006c68:	40001800 	.word	0x40001800
 8006c6c:	40001c00 	.word	0x40001c00
 8006c70:	40002000 	.word	0x40002000

08006c74 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006c74:	b480      	push	{r7}
 8006c76:	b087      	sub	sp, #28
 8006c78:	af00      	add	r7, sp, #0
 8006c7a:	6078      	str	r0, [r7, #4]
 8006c7c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006c7e:	687b      	ldr	r3, [r7, #4]
 8006c80:	6a1b      	ldr	r3, [r3, #32]
 8006c82:	f023 0201 	bic.w	r2, r3, #1
 8006c86:	687b      	ldr	r3, [r7, #4]
 8006c88:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006c8a:	687b      	ldr	r3, [r7, #4]
 8006c8c:	6a1b      	ldr	r3, [r3, #32]
 8006c8e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006c90:	687b      	ldr	r3, [r7, #4]
 8006c92:	685b      	ldr	r3, [r3, #4]
 8006c94:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006c96:	687b      	ldr	r3, [r7, #4]
 8006c98:	699b      	ldr	r3, [r3, #24]
 8006c9a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8006c9c:	68fb      	ldr	r3, [r7, #12]
 8006c9e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006ca2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8006ca4:	68fb      	ldr	r3, [r7, #12]
 8006ca6:	f023 0303 	bic.w	r3, r3, #3
 8006caa:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006cac:	683b      	ldr	r3, [r7, #0]
 8006cae:	681b      	ldr	r3, [r3, #0]
 8006cb0:	68fa      	ldr	r2, [r7, #12]
 8006cb2:	4313      	orrs	r3, r2
 8006cb4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8006cb6:	697b      	ldr	r3, [r7, #20]
 8006cb8:	f023 0302 	bic.w	r3, r3, #2
 8006cbc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8006cbe:	683b      	ldr	r3, [r7, #0]
 8006cc0:	689b      	ldr	r3, [r3, #8]
 8006cc2:	697a      	ldr	r2, [r7, #20]
 8006cc4:	4313      	orrs	r3, r2
 8006cc6:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8006cc8:	687b      	ldr	r3, [r7, #4]
 8006cca:	4a20      	ldr	r2, [pc, #128]	; (8006d4c <TIM_OC1_SetConfig+0xd8>)
 8006ccc:	4293      	cmp	r3, r2
 8006cce:	d003      	beq.n	8006cd8 <TIM_OC1_SetConfig+0x64>
 8006cd0:	687b      	ldr	r3, [r7, #4]
 8006cd2:	4a1f      	ldr	r2, [pc, #124]	; (8006d50 <TIM_OC1_SetConfig+0xdc>)
 8006cd4:	4293      	cmp	r3, r2
 8006cd6:	d10c      	bne.n	8006cf2 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8006cd8:	697b      	ldr	r3, [r7, #20]
 8006cda:	f023 0308 	bic.w	r3, r3, #8
 8006cde:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8006ce0:	683b      	ldr	r3, [r7, #0]
 8006ce2:	68db      	ldr	r3, [r3, #12]
 8006ce4:	697a      	ldr	r2, [r7, #20]
 8006ce6:	4313      	orrs	r3, r2
 8006ce8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8006cea:	697b      	ldr	r3, [r7, #20]
 8006cec:	f023 0304 	bic.w	r3, r3, #4
 8006cf0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006cf2:	687b      	ldr	r3, [r7, #4]
 8006cf4:	4a15      	ldr	r2, [pc, #84]	; (8006d4c <TIM_OC1_SetConfig+0xd8>)
 8006cf6:	4293      	cmp	r3, r2
 8006cf8:	d003      	beq.n	8006d02 <TIM_OC1_SetConfig+0x8e>
 8006cfa:	687b      	ldr	r3, [r7, #4]
 8006cfc:	4a14      	ldr	r2, [pc, #80]	; (8006d50 <TIM_OC1_SetConfig+0xdc>)
 8006cfe:	4293      	cmp	r3, r2
 8006d00:	d111      	bne.n	8006d26 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8006d02:	693b      	ldr	r3, [r7, #16]
 8006d04:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8006d08:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8006d0a:	693b      	ldr	r3, [r7, #16]
 8006d0c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8006d10:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8006d12:	683b      	ldr	r3, [r7, #0]
 8006d14:	695b      	ldr	r3, [r3, #20]
 8006d16:	693a      	ldr	r2, [r7, #16]
 8006d18:	4313      	orrs	r3, r2
 8006d1a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8006d1c:	683b      	ldr	r3, [r7, #0]
 8006d1e:	699b      	ldr	r3, [r3, #24]
 8006d20:	693a      	ldr	r2, [r7, #16]
 8006d22:	4313      	orrs	r3, r2
 8006d24:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006d26:	687b      	ldr	r3, [r7, #4]
 8006d28:	693a      	ldr	r2, [r7, #16]
 8006d2a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006d2c:	687b      	ldr	r3, [r7, #4]
 8006d2e:	68fa      	ldr	r2, [r7, #12]
 8006d30:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8006d32:	683b      	ldr	r3, [r7, #0]
 8006d34:	685a      	ldr	r2, [r3, #4]
 8006d36:	687b      	ldr	r3, [r7, #4]
 8006d38:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006d3a:	687b      	ldr	r3, [r7, #4]
 8006d3c:	697a      	ldr	r2, [r7, #20]
 8006d3e:	621a      	str	r2, [r3, #32]
}
 8006d40:	bf00      	nop
 8006d42:	371c      	adds	r7, #28
 8006d44:	46bd      	mov	sp, r7
 8006d46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d4a:	4770      	bx	lr
 8006d4c:	40010000 	.word	0x40010000
 8006d50:	40010400 	.word	0x40010400

08006d54 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006d54:	b480      	push	{r7}
 8006d56:	b087      	sub	sp, #28
 8006d58:	af00      	add	r7, sp, #0
 8006d5a:	6078      	str	r0, [r7, #4]
 8006d5c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006d5e:	687b      	ldr	r3, [r7, #4]
 8006d60:	6a1b      	ldr	r3, [r3, #32]
 8006d62:	f023 0210 	bic.w	r2, r3, #16
 8006d66:	687b      	ldr	r3, [r7, #4]
 8006d68:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006d6a:	687b      	ldr	r3, [r7, #4]
 8006d6c:	6a1b      	ldr	r3, [r3, #32]
 8006d6e:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006d70:	687b      	ldr	r3, [r7, #4]
 8006d72:	685b      	ldr	r3, [r3, #4]
 8006d74:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006d76:	687b      	ldr	r3, [r7, #4]
 8006d78:	699b      	ldr	r3, [r3, #24]
 8006d7a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8006d7c:	68fb      	ldr	r3, [r7, #12]
 8006d7e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006d82:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8006d84:	68fb      	ldr	r3, [r7, #12]
 8006d86:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006d8a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006d8c:	683b      	ldr	r3, [r7, #0]
 8006d8e:	681b      	ldr	r3, [r3, #0]
 8006d90:	021b      	lsls	r3, r3, #8
 8006d92:	68fa      	ldr	r2, [r7, #12]
 8006d94:	4313      	orrs	r3, r2
 8006d96:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8006d98:	697b      	ldr	r3, [r7, #20]
 8006d9a:	f023 0320 	bic.w	r3, r3, #32
 8006d9e:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8006da0:	683b      	ldr	r3, [r7, #0]
 8006da2:	689b      	ldr	r3, [r3, #8]
 8006da4:	011b      	lsls	r3, r3, #4
 8006da6:	697a      	ldr	r2, [r7, #20]
 8006da8:	4313      	orrs	r3, r2
 8006daa:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8006dac:	687b      	ldr	r3, [r7, #4]
 8006dae:	4a22      	ldr	r2, [pc, #136]	; (8006e38 <TIM_OC2_SetConfig+0xe4>)
 8006db0:	4293      	cmp	r3, r2
 8006db2:	d003      	beq.n	8006dbc <TIM_OC2_SetConfig+0x68>
 8006db4:	687b      	ldr	r3, [r7, #4]
 8006db6:	4a21      	ldr	r2, [pc, #132]	; (8006e3c <TIM_OC2_SetConfig+0xe8>)
 8006db8:	4293      	cmp	r3, r2
 8006dba:	d10d      	bne.n	8006dd8 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8006dbc:	697b      	ldr	r3, [r7, #20]
 8006dbe:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8006dc2:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8006dc4:	683b      	ldr	r3, [r7, #0]
 8006dc6:	68db      	ldr	r3, [r3, #12]
 8006dc8:	011b      	lsls	r3, r3, #4
 8006dca:	697a      	ldr	r2, [r7, #20]
 8006dcc:	4313      	orrs	r3, r2
 8006dce:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8006dd0:	697b      	ldr	r3, [r7, #20]
 8006dd2:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006dd6:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006dd8:	687b      	ldr	r3, [r7, #4]
 8006dda:	4a17      	ldr	r2, [pc, #92]	; (8006e38 <TIM_OC2_SetConfig+0xe4>)
 8006ddc:	4293      	cmp	r3, r2
 8006dde:	d003      	beq.n	8006de8 <TIM_OC2_SetConfig+0x94>
 8006de0:	687b      	ldr	r3, [r7, #4]
 8006de2:	4a16      	ldr	r2, [pc, #88]	; (8006e3c <TIM_OC2_SetConfig+0xe8>)
 8006de4:	4293      	cmp	r3, r2
 8006de6:	d113      	bne.n	8006e10 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8006de8:	693b      	ldr	r3, [r7, #16]
 8006dea:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8006dee:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8006df0:	693b      	ldr	r3, [r7, #16]
 8006df2:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8006df6:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8006df8:	683b      	ldr	r3, [r7, #0]
 8006dfa:	695b      	ldr	r3, [r3, #20]
 8006dfc:	009b      	lsls	r3, r3, #2
 8006dfe:	693a      	ldr	r2, [r7, #16]
 8006e00:	4313      	orrs	r3, r2
 8006e02:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8006e04:	683b      	ldr	r3, [r7, #0]
 8006e06:	699b      	ldr	r3, [r3, #24]
 8006e08:	009b      	lsls	r3, r3, #2
 8006e0a:	693a      	ldr	r2, [r7, #16]
 8006e0c:	4313      	orrs	r3, r2
 8006e0e:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006e10:	687b      	ldr	r3, [r7, #4]
 8006e12:	693a      	ldr	r2, [r7, #16]
 8006e14:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006e16:	687b      	ldr	r3, [r7, #4]
 8006e18:	68fa      	ldr	r2, [r7, #12]
 8006e1a:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8006e1c:	683b      	ldr	r3, [r7, #0]
 8006e1e:	685a      	ldr	r2, [r3, #4]
 8006e20:	687b      	ldr	r3, [r7, #4]
 8006e22:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006e24:	687b      	ldr	r3, [r7, #4]
 8006e26:	697a      	ldr	r2, [r7, #20]
 8006e28:	621a      	str	r2, [r3, #32]
}
 8006e2a:	bf00      	nop
 8006e2c:	371c      	adds	r7, #28
 8006e2e:	46bd      	mov	sp, r7
 8006e30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e34:	4770      	bx	lr
 8006e36:	bf00      	nop
 8006e38:	40010000 	.word	0x40010000
 8006e3c:	40010400 	.word	0x40010400

08006e40 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006e40:	b480      	push	{r7}
 8006e42:	b087      	sub	sp, #28
 8006e44:	af00      	add	r7, sp, #0
 8006e46:	6078      	str	r0, [r7, #4]
 8006e48:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8006e4a:	687b      	ldr	r3, [r7, #4]
 8006e4c:	6a1b      	ldr	r3, [r3, #32]
 8006e4e:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8006e52:	687b      	ldr	r3, [r7, #4]
 8006e54:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006e56:	687b      	ldr	r3, [r7, #4]
 8006e58:	6a1b      	ldr	r3, [r3, #32]
 8006e5a:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006e5c:	687b      	ldr	r3, [r7, #4]
 8006e5e:	685b      	ldr	r3, [r3, #4]
 8006e60:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006e62:	687b      	ldr	r3, [r7, #4]
 8006e64:	69db      	ldr	r3, [r3, #28]
 8006e66:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8006e68:	68fb      	ldr	r3, [r7, #12]
 8006e6a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006e6e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8006e70:	68fb      	ldr	r3, [r7, #12]
 8006e72:	f023 0303 	bic.w	r3, r3, #3
 8006e76:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006e78:	683b      	ldr	r3, [r7, #0]
 8006e7a:	681b      	ldr	r3, [r3, #0]
 8006e7c:	68fa      	ldr	r2, [r7, #12]
 8006e7e:	4313      	orrs	r3, r2
 8006e80:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8006e82:	697b      	ldr	r3, [r7, #20]
 8006e84:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8006e88:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8006e8a:	683b      	ldr	r3, [r7, #0]
 8006e8c:	689b      	ldr	r3, [r3, #8]
 8006e8e:	021b      	lsls	r3, r3, #8
 8006e90:	697a      	ldr	r2, [r7, #20]
 8006e92:	4313      	orrs	r3, r2
 8006e94:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8006e96:	687b      	ldr	r3, [r7, #4]
 8006e98:	4a21      	ldr	r2, [pc, #132]	; (8006f20 <TIM_OC3_SetConfig+0xe0>)
 8006e9a:	4293      	cmp	r3, r2
 8006e9c:	d003      	beq.n	8006ea6 <TIM_OC3_SetConfig+0x66>
 8006e9e:	687b      	ldr	r3, [r7, #4]
 8006ea0:	4a20      	ldr	r2, [pc, #128]	; (8006f24 <TIM_OC3_SetConfig+0xe4>)
 8006ea2:	4293      	cmp	r3, r2
 8006ea4:	d10d      	bne.n	8006ec2 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8006ea6:	697b      	ldr	r3, [r7, #20]
 8006ea8:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8006eac:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8006eae:	683b      	ldr	r3, [r7, #0]
 8006eb0:	68db      	ldr	r3, [r3, #12]
 8006eb2:	021b      	lsls	r3, r3, #8
 8006eb4:	697a      	ldr	r2, [r7, #20]
 8006eb6:	4313      	orrs	r3, r2
 8006eb8:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8006eba:	697b      	ldr	r3, [r7, #20]
 8006ebc:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8006ec0:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006ec2:	687b      	ldr	r3, [r7, #4]
 8006ec4:	4a16      	ldr	r2, [pc, #88]	; (8006f20 <TIM_OC3_SetConfig+0xe0>)
 8006ec6:	4293      	cmp	r3, r2
 8006ec8:	d003      	beq.n	8006ed2 <TIM_OC3_SetConfig+0x92>
 8006eca:	687b      	ldr	r3, [r7, #4]
 8006ecc:	4a15      	ldr	r2, [pc, #84]	; (8006f24 <TIM_OC3_SetConfig+0xe4>)
 8006ece:	4293      	cmp	r3, r2
 8006ed0:	d113      	bne.n	8006efa <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8006ed2:	693b      	ldr	r3, [r7, #16]
 8006ed4:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8006ed8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8006eda:	693b      	ldr	r3, [r7, #16]
 8006edc:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8006ee0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8006ee2:	683b      	ldr	r3, [r7, #0]
 8006ee4:	695b      	ldr	r3, [r3, #20]
 8006ee6:	011b      	lsls	r3, r3, #4
 8006ee8:	693a      	ldr	r2, [r7, #16]
 8006eea:	4313      	orrs	r3, r2
 8006eec:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8006eee:	683b      	ldr	r3, [r7, #0]
 8006ef0:	699b      	ldr	r3, [r3, #24]
 8006ef2:	011b      	lsls	r3, r3, #4
 8006ef4:	693a      	ldr	r2, [r7, #16]
 8006ef6:	4313      	orrs	r3, r2
 8006ef8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006efa:	687b      	ldr	r3, [r7, #4]
 8006efc:	693a      	ldr	r2, [r7, #16]
 8006efe:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006f00:	687b      	ldr	r3, [r7, #4]
 8006f02:	68fa      	ldr	r2, [r7, #12]
 8006f04:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8006f06:	683b      	ldr	r3, [r7, #0]
 8006f08:	685a      	ldr	r2, [r3, #4]
 8006f0a:	687b      	ldr	r3, [r7, #4]
 8006f0c:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006f0e:	687b      	ldr	r3, [r7, #4]
 8006f10:	697a      	ldr	r2, [r7, #20]
 8006f12:	621a      	str	r2, [r3, #32]
}
 8006f14:	bf00      	nop
 8006f16:	371c      	adds	r7, #28
 8006f18:	46bd      	mov	sp, r7
 8006f1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f1e:	4770      	bx	lr
 8006f20:	40010000 	.word	0x40010000
 8006f24:	40010400 	.word	0x40010400

08006f28 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 8006f28:	b480      	push	{r7}
 8006f2a:	b087      	sub	sp, #28
 8006f2c:	af00      	add	r7, sp, #0
 8006f2e:	6078      	str	r0, [r7, #4]
 8006f30:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8006f32:	687b      	ldr	r3, [r7, #4]
 8006f34:	6a1b      	ldr	r3, [r3, #32]
 8006f36:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 8006f3a:	687b      	ldr	r3, [r7, #4]
 8006f3c:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006f3e:	687b      	ldr	r3, [r7, #4]
 8006f40:	6a1b      	ldr	r3, [r3, #32]
 8006f42:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006f44:	687b      	ldr	r3, [r7, #4]
 8006f46:	685b      	ldr	r3, [r3, #4]
 8006f48:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006f4a:	687b      	ldr	r3, [r7, #4]
 8006f4c:	69db      	ldr	r3, [r3, #28]
 8006f4e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8006f50:	68fb      	ldr	r3, [r7, #12]
 8006f52:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006f56:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8006f58:	68fb      	ldr	r3, [r7, #12]
 8006f5a:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8006f5e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006f60:	683b      	ldr	r3, [r7, #0]
 8006f62:	681b      	ldr	r3, [r3, #0]
 8006f64:	021b      	lsls	r3, r3, #8
 8006f66:	68fa      	ldr	r2, [r7, #12]
 8006f68:	4313      	orrs	r3, r2
 8006f6a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8006f6c:	693b      	ldr	r3, [r7, #16]
 8006f6e:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8006f72:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8006f74:	683b      	ldr	r3, [r7, #0]
 8006f76:	689b      	ldr	r3, [r3, #8]
 8006f78:	031b      	lsls	r3, r3, #12
 8006f7a:	693a      	ldr	r2, [r7, #16]
 8006f7c:	4313      	orrs	r3, r2
 8006f7e:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006f80:	687b      	ldr	r3, [r7, #4]
 8006f82:	4a12      	ldr	r2, [pc, #72]	; (8006fcc <TIM_OC4_SetConfig+0xa4>)
 8006f84:	4293      	cmp	r3, r2
 8006f86:	d003      	beq.n	8006f90 <TIM_OC4_SetConfig+0x68>
 8006f88:	687b      	ldr	r3, [r7, #4]
 8006f8a:	4a11      	ldr	r2, [pc, #68]	; (8006fd0 <TIM_OC4_SetConfig+0xa8>)
 8006f8c:	4293      	cmp	r3, r2
 8006f8e:	d109      	bne.n	8006fa4 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8006f90:	697b      	ldr	r3, [r7, #20]
 8006f92:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8006f96:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8006f98:	683b      	ldr	r3, [r7, #0]
 8006f9a:	695b      	ldr	r3, [r3, #20]
 8006f9c:	019b      	lsls	r3, r3, #6
 8006f9e:	697a      	ldr	r2, [r7, #20]
 8006fa0:	4313      	orrs	r3, r2
 8006fa2:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006fa4:	687b      	ldr	r3, [r7, #4]
 8006fa6:	697a      	ldr	r2, [r7, #20]
 8006fa8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006faa:	687b      	ldr	r3, [r7, #4]
 8006fac:	68fa      	ldr	r2, [r7, #12]
 8006fae:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8006fb0:	683b      	ldr	r3, [r7, #0]
 8006fb2:	685a      	ldr	r2, [r3, #4]
 8006fb4:	687b      	ldr	r3, [r7, #4]
 8006fb6:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006fb8:	687b      	ldr	r3, [r7, #4]
 8006fba:	693a      	ldr	r2, [r7, #16]
 8006fbc:	621a      	str	r2, [r3, #32]
}
 8006fbe:	bf00      	nop
 8006fc0:	371c      	adds	r7, #28
 8006fc2:	46bd      	mov	sp, r7
 8006fc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fc8:	4770      	bx	lr
 8006fca:	bf00      	nop
 8006fcc:	40010000 	.word	0x40010000
 8006fd0:	40010400 	.word	0x40010400

08006fd4 <TIM_SlaveTimer_SetConfig>:
  * @param  sSlaveConfig Slave timer configuration
  * @retval None
  */
static HAL_StatusTypeDef TIM_SlaveTimer_SetConfig(TIM_HandleTypeDef *htim,
                                                  TIM_SlaveConfigTypeDef *sSlaveConfig)
{
 8006fd4:	b580      	push	{r7, lr}
 8006fd6:	b086      	sub	sp, #24
 8006fd8:	af00      	add	r7, sp, #0
 8006fda:	6078      	str	r0, [r7, #4]
 8006fdc:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006fde:	2300      	movs	r3, #0
 8006fe0:	75fb      	strb	r3, [r7, #23]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006fe2:	687b      	ldr	r3, [r7, #4]
 8006fe4:	681b      	ldr	r3, [r3, #0]
 8006fe6:	689b      	ldr	r3, [r3, #8]
 8006fe8:	613b      	str	r3, [r7, #16]

  /* Reset the Trigger Selection Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8006fea:	693b      	ldr	r3, [r7, #16]
 8006fec:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006ff0:	613b      	str	r3, [r7, #16]
  /* Set the Input Trigger source */
  tmpsmcr |= sSlaveConfig->InputTrigger;
 8006ff2:	683b      	ldr	r3, [r7, #0]
 8006ff4:	685b      	ldr	r3, [r3, #4]
 8006ff6:	693a      	ldr	r2, [r7, #16]
 8006ff8:	4313      	orrs	r3, r2
 8006ffa:	613b      	str	r3, [r7, #16]

  /* Reset the slave mode Bits */
  tmpsmcr &= ~TIM_SMCR_SMS;
 8006ffc:	693b      	ldr	r3, [r7, #16]
 8006ffe:	f023 0307 	bic.w	r3, r3, #7
 8007002:	613b      	str	r3, [r7, #16]
  /* Set the slave mode */
  tmpsmcr |= sSlaveConfig->SlaveMode;
 8007004:	683b      	ldr	r3, [r7, #0]
 8007006:	681b      	ldr	r3, [r3, #0]
 8007008:	693a      	ldr	r2, [r7, #16]
 800700a:	4313      	orrs	r3, r2
 800700c:	613b      	str	r3, [r7, #16]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 800700e:	687b      	ldr	r3, [r7, #4]
 8007010:	681b      	ldr	r3, [r3, #0]
 8007012:	693a      	ldr	r2, [r7, #16]
 8007014:	609a      	str	r2, [r3, #8]

  /* Configure the trigger prescaler, filter, and polarity */
  switch (sSlaveConfig->InputTrigger)
 8007016:	683b      	ldr	r3, [r7, #0]
 8007018:	685b      	ldr	r3, [r3, #4]
 800701a:	2b70      	cmp	r3, #112	; 0x70
 800701c:	d01a      	beq.n	8007054 <TIM_SlaveTimer_SetConfig+0x80>
 800701e:	2b70      	cmp	r3, #112	; 0x70
 8007020:	d860      	bhi.n	80070e4 <TIM_SlaveTimer_SetConfig+0x110>
 8007022:	2b60      	cmp	r3, #96	; 0x60
 8007024:	d054      	beq.n	80070d0 <TIM_SlaveTimer_SetConfig+0xfc>
 8007026:	2b60      	cmp	r3, #96	; 0x60
 8007028:	d85c      	bhi.n	80070e4 <TIM_SlaveTimer_SetConfig+0x110>
 800702a:	2b50      	cmp	r3, #80	; 0x50
 800702c:	d046      	beq.n	80070bc <TIM_SlaveTimer_SetConfig+0xe8>
 800702e:	2b50      	cmp	r3, #80	; 0x50
 8007030:	d858      	bhi.n	80070e4 <TIM_SlaveTimer_SetConfig+0x110>
 8007032:	2b40      	cmp	r3, #64	; 0x40
 8007034:	d019      	beq.n	800706a <TIM_SlaveTimer_SetConfig+0x96>
 8007036:	2b40      	cmp	r3, #64	; 0x40
 8007038:	d854      	bhi.n	80070e4 <TIM_SlaveTimer_SetConfig+0x110>
 800703a:	2b30      	cmp	r3, #48	; 0x30
 800703c:	d055      	beq.n	80070ea <TIM_SlaveTimer_SetConfig+0x116>
 800703e:	2b30      	cmp	r3, #48	; 0x30
 8007040:	d850      	bhi.n	80070e4 <TIM_SlaveTimer_SetConfig+0x110>
 8007042:	2b20      	cmp	r3, #32
 8007044:	d051      	beq.n	80070ea <TIM_SlaveTimer_SetConfig+0x116>
 8007046:	2b20      	cmp	r3, #32
 8007048:	d84c      	bhi.n	80070e4 <TIM_SlaveTimer_SetConfig+0x110>
 800704a:	2b00      	cmp	r3, #0
 800704c:	d04d      	beq.n	80070ea <TIM_SlaveTimer_SetConfig+0x116>
 800704e:	2b10      	cmp	r3, #16
 8007050:	d04b      	beq.n	80070ea <TIM_SlaveTimer_SetConfig+0x116>
 8007052:	e047      	b.n	80070e4 <TIM_SlaveTimer_SetConfig+0x110>
      assert_param(IS_TIM_CLOCKSOURCE_ETRMODE1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPRESCALER(sSlaveConfig->TriggerPrescaler));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));
      /* Configure the ETR Trigger source */
      TIM_ETR_SetConfig(htim->Instance,
 8007054:	687b      	ldr	r3, [r7, #4]
 8007056:	6818      	ldr	r0, [r3, #0]
 8007058:	683b      	ldr	r3, [r7, #0]
 800705a:	68d9      	ldr	r1, [r3, #12]
 800705c:	683b      	ldr	r3, [r7, #0]
 800705e:	689a      	ldr	r2, [r3, #8]
 8007060:	683b      	ldr	r3, [r7, #0]
 8007062:	691b      	ldr	r3, [r3, #16]
 8007064:	f000 f8a6 	bl	80071b4 <TIM_ETR_SetConfig>
                        sSlaveConfig->TriggerPrescaler,
                        sSlaveConfig->TriggerPolarity,
                        sSlaveConfig->TriggerFilter);
      break;
 8007068:	e040      	b.n	80070ec <TIM_SlaveTimer_SetConfig+0x118>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      if (sSlaveConfig->SlaveMode == TIM_SLAVEMODE_GATED)
 800706a:	683b      	ldr	r3, [r7, #0]
 800706c:	681b      	ldr	r3, [r3, #0]
 800706e:	2b05      	cmp	r3, #5
 8007070:	d101      	bne.n	8007076 <TIM_SlaveTimer_SetConfig+0xa2>
      {
        return HAL_ERROR;
 8007072:	2301      	movs	r3, #1
 8007074:	e03b      	b.n	80070ee <TIM_SlaveTimer_SetConfig+0x11a>
      }

      /* Disable the Channel 1: Reset the CC1E Bit */
      tmpccer = htim->Instance->CCER;
 8007076:	687b      	ldr	r3, [r7, #4]
 8007078:	681b      	ldr	r3, [r3, #0]
 800707a:	6a1b      	ldr	r3, [r3, #32]
 800707c:	60fb      	str	r3, [r7, #12]
      htim->Instance->CCER &= ~TIM_CCER_CC1E;
 800707e:	687b      	ldr	r3, [r7, #4]
 8007080:	681b      	ldr	r3, [r3, #0]
 8007082:	6a1a      	ldr	r2, [r3, #32]
 8007084:	687b      	ldr	r3, [r7, #4]
 8007086:	681b      	ldr	r3, [r3, #0]
 8007088:	f022 0201 	bic.w	r2, r2, #1
 800708c:	621a      	str	r2, [r3, #32]
      tmpccmr1 = htim->Instance->CCMR1;
 800708e:	687b      	ldr	r3, [r7, #4]
 8007090:	681b      	ldr	r3, [r3, #0]
 8007092:	699b      	ldr	r3, [r3, #24]
 8007094:	60bb      	str	r3, [r7, #8]

      /* Set the filter */
      tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8007096:	68bb      	ldr	r3, [r7, #8]
 8007098:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800709c:	60bb      	str	r3, [r7, #8]
      tmpccmr1 |= ((sSlaveConfig->TriggerFilter) << 4U);
 800709e:	683b      	ldr	r3, [r7, #0]
 80070a0:	691b      	ldr	r3, [r3, #16]
 80070a2:	011b      	lsls	r3, r3, #4
 80070a4:	68ba      	ldr	r2, [r7, #8]
 80070a6:	4313      	orrs	r3, r2
 80070a8:	60bb      	str	r3, [r7, #8]

      /* Write to TIMx CCMR1 and CCER registers */
      htim->Instance->CCMR1 = tmpccmr1;
 80070aa:	687b      	ldr	r3, [r7, #4]
 80070ac:	681b      	ldr	r3, [r3, #0]
 80070ae:	68ba      	ldr	r2, [r7, #8]
 80070b0:	619a      	str	r2, [r3, #24]
      htim->Instance->CCER = tmpccer;
 80070b2:	687b      	ldr	r3, [r7, #4]
 80070b4:	681b      	ldr	r3, [r3, #0]
 80070b6:	68fa      	ldr	r2, [r7, #12]
 80070b8:	621a      	str	r2, [r3, #32]
      break;
 80070ba:	e017      	b.n	80070ec <TIM_SlaveTimer_SetConfig+0x118>
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI1 Filter and Polarity */
      TIM_TI1_ConfigInputStage(htim->Instance,
 80070bc:	687b      	ldr	r3, [r7, #4]
 80070be:	6818      	ldr	r0, [r3, #0]
 80070c0:	683b      	ldr	r3, [r7, #0]
 80070c2:	6899      	ldr	r1, [r3, #8]
 80070c4:	683b      	ldr	r3, [r7, #0]
 80070c6:	691b      	ldr	r3, [r3, #16]
 80070c8:	461a      	mov	r2, r3
 80070ca:	f000 f814 	bl	80070f6 <TIM_TI1_ConfigInputStage>
                               sSlaveConfig->TriggerPolarity,
                               sSlaveConfig->TriggerFilter);
      break;
 80070ce:	e00d      	b.n	80070ec <TIM_SlaveTimer_SetConfig+0x118>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      assert_param(IS_TIM_TRIGGERPOLARITY(sSlaveConfig->TriggerPolarity));
      assert_param(IS_TIM_TRIGGERFILTER(sSlaveConfig->TriggerFilter));

      /* Configure TI2 Filter and Polarity */
      TIM_TI2_ConfigInputStage(htim->Instance,
 80070d0:	687b      	ldr	r3, [r7, #4]
 80070d2:	6818      	ldr	r0, [r3, #0]
 80070d4:	683b      	ldr	r3, [r7, #0]
 80070d6:	6899      	ldr	r1, [r3, #8]
 80070d8:	683b      	ldr	r3, [r7, #0]
 80070da:	691b      	ldr	r3, [r3, #16]
 80070dc:	461a      	mov	r2, r3
 80070de:	f000 f839 	bl	8007154 <TIM_TI2_ConfigInputStage>
                               sSlaveConfig->TriggerPolarity,
                               sSlaveConfig->TriggerFilter);
      break;
 80070e2:	e003      	b.n	80070ec <TIM_SlaveTimer_SetConfig+0x118>
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));
      break;
    }

    default:
      status = HAL_ERROR;
 80070e4:	2301      	movs	r3, #1
 80070e6:	75fb      	strb	r3, [r7, #23]
      break;
 80070e8:	e000      	b.n	80070ec <TIM_SlaveTimer_SetConfig+0x118>
      break;
 80070ea:	bf00      	nop
  }

  return status;
 80070ec:	7dfb      	ldrb	r3, [r7, #23]
}
 80070ee:	4618      	mov	r0, r3
 80070f0:	3718      	adds	r7, #24
 80070f2:	46bd      	mov	sp, r7
 80070f4:	bd80      	pop	{r7, pc}

080070f6 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80070f6:	b480      	push	{r7}
 80070f8:	b087      	sub	sp, #28
 80070fa:	af00      	add	r7, sp, #0
 80070fc:	60f8      	str	r0, [r7, #12]
 80070fe:	60b9      	str	r1, [r7, #8]
 8007100:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8007102:	68fb      	ldr	r3, [r7, #12]
 8007104:	6a1b      	ldr	r3, [r3, #32]
 8007106:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007108:	68fb      	ldr	r3, [r7, #12]
 800710a:	6a1b      	ldr	r3, [r3, #32]
 800710c:	f023 0201 	bic.w	r2, r3, #1
 8007110:	68fb      	ldr	r3, [r7, #12]
 8007112:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007114:	68fb      	ldr	r3, [r7, #12]
 8007116:	699b      	ldr	r3, [r3, #24]
 8007118:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800711a:	693b      	ldr	r3, [r7, #16]
 800711c:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8007120:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8007122:	687b      	ldr	r3, [r7, #4]
 8007124:	011b      	lsls	r3, r3, #4
 8007126:	693a      	ldr	r2, [r7, #16]
 8007128:	4313      	orrs	r3, r2
 800712a:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800712c:	697b      	ldr	r3, [r7, #20]
 800712e:	f023 030a 	bic.w	r3, r3, #10
 8007132:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8007134:	697a      	ldr	r2, [r7, #20]
 8007136:	68bb      	ldr	r3, [r7, #8]
 8007138:	4313      	orrs	r3, r2
 800713a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800713c:	68fb      	ldr	r3, [r7, #12]
 800713e:	693a      	ldr	r2, [r7, #16]
 8007140:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007142:	68fb      	ldr	r3, [r7, #12]
 8007144:	697a      	ldr	r2, [r7, #20]
 8007146:	621a      	str	r2, [r3, #32]
}
 8007148:	bf00      	nop
 800714a:	371c      	adds	r7, #28
 800714c:	46bd      	mov	sp, r7
 800714e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007152:	4770      	bx	lr

08007154 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007154:	b480      	push	{r7}
 8007156:	b087      	sub	sp, #28
 8007158:	af00      	add	r7, sp, #0
 800715a:	60f8      	str	r0, [r7, #12]
 800715c:	60b9      	str	r1, [r7, #8]
 800715e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007160:	68fb      	ldr	r3, [r7, #12]
 8007162:	6a1b      	ldr	r3, [r3, #32]
 8007164:	f023 0210 	bic.w	r2, r3, #16
 8007168:	68fb      	ldr	r3, [r7, #12]
 800716a:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800716c:	68fb      	ldr	r3, [r7, #12]
 800716e:	699b      	ldr	r3, [r3, #24]
 8007170:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8007172:	68fb      	ldr	r3, [r7, #12]
 8007174:	6a1b      	ldr	r3, [r3, #32]
 8007176:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8007178:	697b      	ldr	r3, [r7, #20]
 800717a:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800717e:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8007180:	687b      	ldr	r3, [r7, #4]
 8007182:	031b      	lsls	r3, r3, #12
 8007184:	697a      	ldr	r2, [r7, #20]
 8007186:	4313      	orrs	r3, r2
 8007188:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800718a:	693b      	ldr	r3, [r7, #16]
 800718c:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8007190:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8007192:	68bb      	ldr	r3, [r7, #8]
 8007194:	011b      	lsls	r3, r3, #4
 8007196:	693a      	ldr	r2, [r7, #16]
 8007198:	4313      	orrs	r3, r2
 800719a:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800719c:	68fb      	ldr	r3, [r7, #12]
 800719e:	697a      	ldr	r2, [r7, #20]
 80071a0:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80071a2:	68fb      	ldr	r3, [r7, #12]
 80071a4:	693a      	ldr	r2, [r7, #16]
 80071a6:	621a      	str	r2, [r3, #32]
}
 80071a8:	bf00      	nop
 80071aa:	371c      	adds	r7, #28
 80071ac:	46bd      	mov	sp, r7
 80071ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071b2:	4770      	bx	lr

080071b4 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80071b4:	b480      	push	{r7}
 80071b6:	b087      	sub	sp, #28
 80071b8:	af00      	add	r7, sp, #0
 80071ba:	60f8      	str	r0, [r7, #12]
 80071bc:	60b9      	str	r1, [r7, #8]
 80071be:	607a      	str	r2, [r7, #4]
 80071c0:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80071c2:	68fb      	ldr	r3, [r7, #12]
 80071c4:	689b      	ldr	r3, [r3, #8]
 80071c6:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80071c8:	697b      	ldr	r3, [r7, #20]
 80071ca:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80071ce:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80071d0:	683b      	ldr	r3, [r7, #0]
 80071d2:	021a      	lsls	r2, r3, #8
 80071d4:	687b      	ldr	r3, [r7, #4]
 80071d6:	431a      	orrs	r2, r3
 80071d8:	68bb      	ldr	r3, [r7, #8]
 80071da:	4313      	orrs	r3, r2
 80071dc:	697a      	ldr	r2, [r7, #20]
 80071de:	4313      	orrs	r3, r2
 80071e0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80071e2:	68fb      	ldr	r3, [r7, #12]
 80071e4:	697a      	ldr	r2, [r7, #20]
 80071e6:	609a      	str	r2, [r3, #8]
}
 80071e8:	bf00      	nop
 80071ea:	371c      	adds	r7, #28
 80071ec:	46bd      	mov	sp, r7
 80071ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071f2:	4770      	bx	lr

080071f4 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80071f4:	b480      	push	{r7}
 80071f6:	b085      	sub	sp, #20
 80071f8:	af00      	add	r7, sp, #0
 80071fa:	6078      	str	r0, [r7, #4]
 80071fc:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80071fe:	687b      	ldr	r3, [r7, #4]
 8007200:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007204:	2b01      	cmp	r3, #1
 8007206:	d101      	bne.n	800720c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8007208:	2302      	movs	r3, #2
 800720a:	e05a      	b.n	80072c2 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 800720c:	687b      	ldr	r3, [r7, #4]
 800720e:	2201      	movs	r2, #1
 8007210:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007214:	687b      	ldr	r3, [r7, #4]
 8007216:	2202      	movs	r2, #2
 8007218:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800721c:	687b      	ldr	r3, [r7, #4]
 800721e:	681b      	ldr	r3, [r3, #0]
 8007220:	685b      	ldr	r3, [r3, #4]
 8007222:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007224:	687b      	ldr	r3, [r7, #4]
 8007226:	681b      	ldr	r3, [r3, #0]
 8007228:	689b      	ldr	r3, [r3, #8]
 800722a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800722c:	68fb      	ldr	r3, [r7, #12]
 800722e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8007232:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8007234:	683b      	ldr	r3, [r7, #0]
 8007236:	681b      	ldr	r3, [r3, #0]
 8007238:	68fa      	ldr	r2, [r7, #12]
 800723a:	4313      	orrs	r3, r2
 800723c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800723e:	687b      	ldr	r3, [r7, #4]
 8007240:	681b      	ldr	r3, [r3, #0]
 8007242:	68fa      	ldr	r2, [r7, #12]
 8007244:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007246:	687b      	ldr	r3, [r7, #4]
 8007248:	681b      	ldr	r3, [r3, #0]
 800724a:	4a21      	ldr	r2, [pc, #132]	; (80072d0 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 800724c:	4293      	cmp	r3, r2
 800724e:	d022      	beq.n	8007296 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007250:	687b      	ldr	r3, [r7, #4]
 8007252:	681b      	ldr	r3, [r3, #0]
 8007254:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8007258:	d01d      	beq.n	8007296 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800725a:	687b      	ldr	r3, [r7, #4]
 800725c:	681b      	ldr	r3, [r3, #0]
 800725e:	4a1d      	ldr	r2, [pc, #116]	; (80072d4 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8007260:	4293      	cmp	r3, r2
 8007262:	d018      	beq.n	8007296 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007264:	687b      	ldr	r3, [r7, #4]
 8007266:	681b      	ldr	r3, [r3, #0]
 8007268:	4a1b      	ldr	r2, [pc, #108]	; (80072d8 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 800726a:	4293      	cmp	r3, r2
 800726c:	d013      	beq.n	8007296 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800726e:	687b      	ldr	r3, [r7, #4]
 8007270:	681b      	ldr	r3, [r3, #0]
 8007272:	4a1a      	ldr	r2, [pc, #104]	; (80072dc <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8007274:	4293      	cmp	r3, r2
 8007276:	d00e      	beq.n	8007296 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007278:	687b      	ldr	r3, [r7, #4]
 800727a:	681b      	ldr	r3, [r3, #0]
 800727c:	4a18      	ldr	r2, [pc, #96]	; (80072e0 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800727e:	4293      	cmp	r3, r2
 8007280:	d009      	beq.n	8007296 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007282:	687b      	ldr	r3, [r7, #4]
 8007284:	681b      	ldr	r3, [r3, #0]
 8007286:	4a17      	ldr	r2, [pc, #92]	; (80072e4 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8007288:	4293      	cmp	r3, r2
 800728a:	d004      	beq.n	8007296 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800728c:	687b      	ldr	r3, [r7, #4]
 800728e:	681b      	ldr	r3, [r3, #0]
 8007290:	4a15      	ldr	r2, [pc, #84]	; (80072e8 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8007292:	4293      	cmp	r3, r2
 8007294:	d10c      	bne.n	80072b0 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8007296:	68bb      	ldr	r3, [r7, #8]
 8007298:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800729c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800729e:	683b      	ldr	r3, [r7, #0]
 80072a0:	685b      	ldr	r3, [r3, #4]
 80072a2:	68ba      	ldr	r2, [r7, #8]
 80072a4:	4313      	orrs	r3, r2
 80072a6:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80072a8:	687b      	ldr	r3, [r7, #4]
 80072aa:	681b      	ldr	r3, [r3, #0]
 80072ac:	68ba      	ldr	r2, [r7, #8]
 80072ae:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80072b0:	687b      	ldr	r3, [r7, #4]
 80072b2:	2201      	movs	r2, #1
 80072b4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80072b8:	687b      	ldr	r3, [r7, #4]
 80072ba:	2200      	movs	r2, #0
 80072bc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80072c0:	2300      	movs	r3, #0
}
 80072c2:	4618      	mov	r0, r3
 80072c4:	3714      	adds	r7, #20
 80072c6:	46bd      	mov	sp, r7
 80072c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072cc:	4770      	bx	lr
 80072ce:	bf00      	nop
 80072d0:	40010000 	.word	0x40010000
 80072d4:	40000400 	.word	0x40000400
 80072d8:	40000800 	.word	0x40000800
 80072dc:	40000c00 	.word	0x40000c00
 80072e0:	40010400 	.word	0x40010400
 80072e4:	40014000 	.word	0x40014000
 80072e8:	40001800 	.word	0x40001800

080072ec <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80072ec:	b580      	push	{r7, lr}
 80072ee:	b082      	sub	sp, #8
 80072f0:	af00      	add	r7, sp, #0
 80072f2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80072f4:	687b      	ldr	r3, [r7, #4]
 80072f6:	2b00      	cmp	r3, #0
 80072f8:	d101      	bne.n	80072fe <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80072fa:	2301      	movs	r3, #1
 80072fc:	e03f      	b.n	800737e <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80072fe:	687b      	ldr	r3, [r7, #4]
 8007300:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8007304:	b2db      	uxtb	r3, r3
 8007306:	2b00      	cmp	r3, #0
 8007308:	d106      	bne.n	8007318 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800730a:	687b      	ldr	r3, [r7, #4]
 800730c:	2200      	movs	r2, #0
 800730e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8007312:	6878      	ldr	r0, [r7, #4]
 8007314:	f7f9 feb0 	bl	8001078 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8007318:	687b      	ldr	r3, [r7, #4]
 800731a:	2224      	movs	r2, #36	; 0x24
 800731c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8007320:	687b      	ldr	r3, [r7, #4]
 8007322:	681b      	ldr	r3, [r3, #0]
 8007324:	68da      	ldr	r2, [r3, #12]
 8007326:	687b      	ldr	r3, [r7, #4]
 8007328:	681b      	ldr	r3, [r3, #0]
 800732a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800732e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8007330:	6878      	ldr	r0, [r7, #4]
 8007332:	f000 fc7b 	bl	8007c2c <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007336:	687b      	ldr	r3, [r7, #4]
 8007338:	681b      	ldr	r3, [r3, #0]
 800733a:	691a      	ldr	r2, [r3, #16]
 800733c:	687b      	ldr	r3, [r7, #4]
 800733e:	681b      	ldr	r3, [r3, #0]
 8007340:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8007344:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8007346:	687b      	ldr	r3, [r7, #4]
 8007348:	681b      	ldr	r3, [r3, #0]
 800734a:	695a      	ldr	r2, [r3, #20]
 800734c:	687b      	ldr	r3, [r7, #4]
 800734e:	681b      	ldr	r3, [r3, #0]
 8007350:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8007354:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8007356:	687b      	ldr	r3, [r7, #4]
 8007358:	681b      	ldr	r3, [r3, #0]
 800735a:	68da      	ldr	r2, [r3, #12]
 800735c:	687b      	ldr	r3, [r7, #4]
 800735e:	681b      	ldr	r3, [r3, #0]
 8007360:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8007364:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007366:	687b      	ldr	r3, [r7, #4]
 8007368:	2200      	movs	r2, #0
 800736a:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 800736c:	687b      	ldr	r3, [r7, #4]
 800736e:	2220      	movs	r2, #32
 8007370:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8007374:	687b      	ldr	r3, [r7, #4]
 8007376:	2220      	movs	r2, #32
 8007378:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 800737c:	2300      	movs	r3, #0
}
 800737e:	4618      	mov	r0, r3
 8007380:	3708      	adds	r7, #8
 8007382:	46bd      	mov	sp, r7
 8007384:	bd80      	pop	{r7, pc}
	...

08007388 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8007388:	b580      	push	{r7, lr}
 800738a:	b0ba      	sub	sp, #232	; 0xe8
 800738c:	af00      	add	r7, sp, #0
 800738e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8007390:	687b      	ldr	r3, [r7, #4]
 8007392:	681b      	ldr	r3, [r3, #0]
 8007394:	681b      	ldr	r3, [r3, #0]
 8007396:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800739a:	687b      	ldr	r3, [r7, #4]
 800739c:	681b      	ldr	r3, [r3, #0]
 800739e:	68db      	ldr	r3, [r3, #12]
 80073a0:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 80073a4:	687b      	ldr	r3, [r7, #4]
 80073a6:	681b      	ldr	r3, [r3, #0]
 80073a8:	695b      	ldr	r3, [r3, #20]
 80073aa:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 80073ae:	2300      	movs	r3, #0
 80073b0:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 80073b4:	2300      	movs	r3, #0
 80073b6:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 80073ba:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80073be:	f003 030f 	and.w	r3, r3, #15
 80073c2:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 80073c6:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80073ca:	2b00      	cmp	r3, #0
 80073cc:	d10f      	bne.n	80073ee <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80073ce:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80073d2:	f003 0320 	and.w	r3, r3, #32
 80073d6:	2b00      	cmp	r3, #0
 80073d8:	d009      	beq.n	80073ee <HAL_UART_IRQHandler+0x66>
 80073da:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80073de:	f003 0320 	and.w	r3, r3, #32
 80073e2:	2b00      	cmp	r3, #0
 80073e4:	d003      	beq.n	80073ee <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 80073e6:	6878      	ldr	r0, [r7, #4]
 80073e8:	f000 fb65 	bl	8007ab6 <UART_Receive_IT>
      return;
 80073ec:	e256      	b.n	800789c <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 80073ee:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80073f2:	2b00      	cmp	r3, #0
 80073f4:	f000 80de 	beq.w	80075b4 <HAL_UART_IRQHandler+0x22c>
 80073f8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80073fc:	f003 0301 	and.w	r3, r3, #1
 8007400:	2b00      	cmp	r3, #0
 8007402:	d106      	bne.n	8007412 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8007404:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007408:	f403 7390 	and.w	r3, r3, #288	; 0x120
 800740c:	2b00      	cmp	r3, #0
 800740e:	f000 80d1 	beq.w	80075b4 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8007412:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007416:	f003 0301 	and.w	r3, r3, #1
 800741a:	2b00      	cmp	r3, #0
 800741c:	d00b      	beq.n	8007436 <HAL_UART_IRQHandler+0xae>
 800741e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007422:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8007426:	2b00      	cmp	r3, #0
 8007428:	d005      	beq.n	8007436 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800742a:	687b      	ldr	r3, [r7, #4]
 800742c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800742e:	f043 0201 	orr.w	r2, r3, #1
 8007432:	687b      	ldr	r3, [r7, #4]
 8007434:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8007436:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800743a:	f003 0304 	and.w	r3, r3, #4
 800743e:	2b00      	cmp	r3, #0
 8007440:	d00b      	beq.n	800745a <HAL_UART_IRQHandler+0xd2>
 8007442:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8007446:	f003 0301 	and.w	r3, r3, #1
 800744a:	2b00      	cmp	r3, #0
 800744c:	d005      	beq.n	800745a <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800744e:	687b      	ldr	r3, [r7, #4]
 8007450:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007452:	f043 0202 	orr.w	r2, r3, #2
 8007456:	687b      	ldr	r3, [r7, #4]
 8007458:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800745a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800745e:	f003 0302 	and.w	r3, r3, #2
 8007462:	2b00      	cmp	r3, #0
 8007464:	d00b      	beq.n	800747e <HAL_UART_IRQHandler+0xf6>
 8007466:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800746a:	f003 0301 	and.w	r3, r3, #1
 800746e:	2b00      	cmp	r3, #0
 8007470:	d005      	beq.n	800747e <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8007472:	687b      	ldr	r3, [r7, #4]
 8007474:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007476:	f043 0204 	orr.w	r2, r3, #4
 800747a:	687b      	ldr	r3, [r7, #4]
 800747c:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 800747e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007482:	f003 0308 	and.w	r3, r3, #8
 8007486:	2b00      	cmp	r3, #0
 8007488:	d011      	beq.n	80074ae <HAL_UART_IRQHandler+0x126>
 800748a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800748e:	f003 0320 	and.w	r3, r3, #32
 8007492:	2b00      	cmp	r3, #0
 8007494:	d105      	bne.n	80074a2 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8007496:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800749a:	f003 0301 	and.w	r3, r3, #1
 800749e:	2b00      	cmp	r3, #0
 80074a0:	d005      	beq.n	80074ae <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80074a2:	687b      	ldr	r3, [r7, #4]
 80074a4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80074a6:	f043 0208 	orr.w	r2, r3, #8
 80074aa:	687b      	ldr	r3, [r7, #4]
 80074ac:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80074ae:	687b      	ldr	r3, [r7, #4]
 80074b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80074b2:	2b00      	cmp	r3, #0
 80074b4:	f000 81ed 	beq.w	8007892 <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80074b8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80074bc:	f003 0320 	and.w	r3, r3, #32
 80074c0:	2b00      	cmp	r3, #0
 80074c2:	d008      	beq.n	80074d6 <HAL_UART_IRQHandler+0x14e>
 80074c4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80074c8:	f003 0320 	and.w	r3, r3, #32
 80074cc:	2b00      	cmp	r3, #0
 80074ce:	d002      	beq.n	80074d6 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 80074d0:	6878      	ldr	r0, [r7, #4]
 80074d2:	f000 faf0 	bl	8007ab6 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80074d6:	687b      	ldr	r3, [r7, #4]
 80074d8:	681b      	ldr	r3, [r3, #0]
 80074da:	695b      	ldr	r3, [r3, #20]
 80074dc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80074e0:	2b40      	cmp	r3, #64	; 0x40
 80074e2:	bf0c      	ite	eq
 80074e4:	2301      	moveq	r3, #1
 80074e6:	2300      	movne	r3, #0
 80074e8:	b2db      	uxtb	r3, r3
 80074ea:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80074ee:	687b      	ldr	r3, [r7, #4]
 80074f0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80074f2:	f003 0308 	and.w	r3, r3, #8
 80074f6:	2b00      	cmp	r3, #0
 80074f8:	d103      	bne.n	8007502 <HAL_UART_IRQHandler+0x17a>
 80074fa:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80074fe:	2b00      	cmp	r3, #0
 8007500:	d04f      	beq.n	80075a2 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8007502:	6878      	ldr	r0, [r7, #4]
 8007504:	f000 f9f8 	bl	80078f8 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007508:	687b      	ldr	r3, [r7, #4]
 800750a:	681b      	ldr	r3, [r3, #0]
 800750c:	695b      	ldr	r3, [r3, #20]
 800750e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007512:	2b40      	cmp	r3, #64	; 0x40
 8007514:	d141      	bne.n	800759a <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007516:	687b      	ldr	r3, [r7, #4]
 8007518:	681b      	ldr	r3, [r3, #0]
 800751a:	3314      	adds	r3, #20
 800751c:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007520:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 8007524:	e853 3f00 	ldrex	r3, [r3]
 8007528:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 800752c:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8007530:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8007534:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8007538:	687b      	ldr	r3, [r7, #4]
 800753a:	681b      	ldr	r3, [r3, #0]
 800753c:	3314      	adds	r3, #20
 800753e:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 8007542:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 8007546:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800754a:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 800754e:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 8007552:	e841 2300 	strex	r3, r2, [r1]
 8007556:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 800755a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 800755e:	2b00      	cmp	r3, #0
 8007560:	d1d9      	bne.n	8007516 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8007562:	687b      	ldr	r3, [r7, #4]
 8007564:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007566:	2b00      	cmp	r3, #0
 8007568:	d013      	beq.n	8007592 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800756a:	687b      	ldr	r3, [r7, #4]
 800756c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800756e:	4a7d      	ldr	r2, [pc, #500]	; (8007764 <HAL_UART_IRQHandler+0x3dc>)
 8007570:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8007572:	687b      	ldr	r3, [r7, #4]
 8007574:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007576:	4618      	mov	r0, r3
 8007578:	f7fa f8f0 	bl	800175c <HAL_DMA_Abort_IT>
 800757c:	4603      	mov	r3, r0
 800757e:	2b00      	cmp	r3, #0
 8007580:	d016      	beq.n	80075b0 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8007582:	687b      	ldr	r3, [r7, #4]
 8007584:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007586:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8007588:	687a      	ldr	r2, [r7, #4]
 800758a:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800758c:	4610      	mov	r0, r2
 800758e:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007590:	e00e      	b.n	80075b0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8007592:	6878      	ldr	r0, [r7, #4]
 8007594:	f000 f99a 	bl	80078cc <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007598:	e00a      	b.n	80075b0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800759a:	6878      	ldr	r0, [r7, #4]
 800759c:	f000 f996 	bl	80078cc <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80075a0:	e006      	b.n	80075b0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80075a2:	6878      	ldr	r0, [r7, #4]
 80075a4:	f000 f992 	bl	80078cc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80075a8:	687b      	ldr	r3, [r7, #4]
 80075aa:	2200      	movs	r2, #0
 80075ac:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 80075ae:	e170      	b.n	8007892 <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80075b0:	bf00      	nop
    return;
 80075b2:	e16e      	b.n	8007892 <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80075b4:	687b      	ldr	r3, [r7, #4]
 80075b6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80075b8:	2b01      	cmp	r3, #1
 80075ba:	f040 814a 	bne.w	8007852 <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 80075be:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80075c2:	f003 0310 	and.w	r3, r3, #16
 80075c6:	2b00      	cmp	r3, #0
 80075c8:	f000 8143 	beq.w	8007852 <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 80075cc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80075d0:	f003 0310 	and.w	r3, r3, #16
 80075d4:	2b00      	cmp	r3, #0
 80075d6:	f000 813c 	beq.w	8007852 <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80075da:	2300      	movs	r3, #0
 80075dc:	60bb      	str	r3, [r7, #8]
 80075de:	687b      	ldr	r3, [r7, #4]
 80075e0:	681b      	ldr	r3, [r3, #0]
 80075e2:	681b      	ldr	r3, [r3, #0]
 80075e4:	60bb      	str	r3, [r7, #8]
 80075e6:	687b      	ldr	r3, [r7, #4]
 80075e8:	681b      	ldr	r3, [r3, #0]
 80075ea:	685b      	ldr	r3, [r3, #4]
 80075ec:	60bb      	str	r3, [r7, #8]
 80075ee:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80075f0:	687b      	ldr	r3, [r7, #4]
 80075f2:	681b      	ldr	r3, [r3, #0]
 80075f4:	695b      	ldr	r3, [r3, #20]
 80075f6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80075fa:	2b40      	cmp	r3, #64	; 0x40
 80075fc:	f040 80b4 	bne.w	8007768 <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8007600:	687b      	ldr	r3, [r7, #4]
 8007602:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007604:	681b      	ldr	r3, [r3, #0]
 8007606:	685b      	ldr	r3, [r3, #4]
 8007608:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 800760c:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 8007610:	2b00      	cmp	r3, #0
 8007612:	f000 8140 	beq.w	8007896 <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8007616:	687b      	ldr	r3, [r7, #4]
 8007618:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800761a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800761e:	429a      	cmp	r2, r3
 8007620:	f080 8139 	bcs.w	8007896 <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8007624:	687b      	ldr	r3, [r7, #4]
 8007626:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 800762a:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800762c:	687b      	ldr	r3, [r7, #4]
 800762e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007630:	69db      	ldr	r3, [r3, #28]
 8007632:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8007636:	f000 8088 	beq.w	800774a <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800763a:	687b      	ldr	r3, [r7, #4]
 800763c:	681b      	ldr	r3, [r3, #0]
 800763e:	330c      	adds	r3, #12
 8007640:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007644:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8007648:	e853 3f00 	ldrex	r3, [r3]
 800764c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8007650:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 8007654:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8007658:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 800765c:	687b      	ldr	r3, [r7, #4]
 800765e:	681b      	ldr	r3, [r3, #0]
 8007660:	330c      	adds	r3, #12
 8007662:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 8007666:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800766a:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800766e:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 8007672:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 8007676:	e841 2300 	strex	r3, r2, [r1]
 800767a:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 800767e:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 8007682:	2b00      	cmp	r3, #0
 8007684:	d1d9      	bne.n	800763a <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007686:	687b      	ldr	r3, [r7, #4]
 8007688:	681b      	ldr	r3, [r3, #0]
 800768a:	3314      	adds	r3, #20
 800768c:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800768e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8007690:	e853 3f00 	ldrex	r3, [r3]
 8007694:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 8007696:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8007698:	f023 0301 	bic.w	r3, r3, #1
 800769c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80076a0:	687b      	ldr	r3, [r7, #4]
 80076a2:	681b      	ldr	r3, [r3, #0]
 80076a4:	3314      	adds	r3, #20
 80076a6:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 80076aa:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 80076ae:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80076b0:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 80076b2:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 80076b6:	e841 2300 	strex	r3, r2, [r1]
 80076ba:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 80076bc:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 80076be:	2b00      	cmp	r3, #0
 80076c0:	d1e1      	bne.n	8007686 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80076c2:	687b      	ldr	r3, [r7, #4]
 80076c4:	681b      	ldr	r3, [r3, #0]
 80076c6:	3314      	adds	r3, #20
 80076c8:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80076ca:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80076cc:	e853 3f00 	ldrex	r3, [r3]
 80076d0:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 80076d2:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80076d4:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80076d8:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80076dc:	687b      	ldr	r3, [r7, #4]
 80076de:	681b      	ldr	r3, [r3, #0]
 80076e0:	3314      	adds	r3, #20
 80076e2:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 80076e6:	66fa      	str	r2, [r7, #108]	; 0x6c
 80076e8:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80076ea:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 80076ec:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 80076ee:	e841 2300 	strex	r3, r2, [r1]
 80076f2:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 80076f4:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80076f6:	2b00      	cmp	r3, #0
 80076f8:	d1e3      	bne.n	80076c2 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80076fa:	687b      	ldr	r3, [r7, #4]
 80076fc:	2220      	movs	r2, #32
 80076fe:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007702:	687b      	ldr	r3, [r7, #4]
 8007704:	2200      	movs	r2, #0
 8007706:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007708:	687b      	ldr	r3, [r7, #4]
 800770a:	681b      	ldr	r3, [r3, #0]
 800770c:	330c      	adds	r3, #12
 800770e:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007710:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8007712:	e853 3f00 	ldrex	r3, [r3]
 8007716:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 8007718:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 800771a:	f023 0310 	bic.w	r3, r3, #16
 800771e:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 8007722:	687b      	ldr	r3, [r7, #4]
 8007724:	681b      	ldr	r3, [r3, #0]
 8007726:	330c      	adds	r3, #12
 8007728:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 800772c:	65ba      	str	r2, [r7, #88]	; 0x58
 800772e:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007730:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8007732:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8007734:	e841 2300 	strex	r3, r2, [r1]
 8007738:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 800773a:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 800773c:	2b00      	cmp	r3, #0
 800773e:	d1e3      	bne.n	8007708 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8007740:	687b      	ldr	r3, [r7, #4]
 8007742:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8007744:	4618      	mov	r0, r3
 8007746:	f7f9 ff99 	bl	800167c <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800774a:	687b      	ldr	r3, [r7, #4]
 800774c:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 800774e:	687b      	ldr	r3, [r7, #4]
 8007750:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8007752:	b29b      	uxth	r3, r3
 8007754:	1ad3      	subs	r3, r2, r3
 8007756:	b29b      	uxth	r3, r3
 8007758:	4619      	mov	r1, r3
 800775a:	6878      	ldr	r0, [r7, #4]
 800775c:	f000 f8c0 	bl	80078e0 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8007760:	e099      	b.n	8007896 <HAL_UART_IRQHandler+0x50e>
 8007762:	bf00      	nop
 8007764:	080079bf 	.word	0x080079bf
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8007768:	687b      	ldr	r3, [r7, #4]
 800776a:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 800776c:	687b      	ldr	r3, [r7, #4]
 800776e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8007770:	b29b      	uxth	r3, r3
 8007772:	1ad3      	subs	r3, r2, r3
 8007774:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8007778:	687b      	ldr	r3, [r7, #4]
 800777a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800777c:	b29b      	uxth	r3, r3
 800777e:	2b00      	cmp	r3, #0
 8007780:	f000 808b 	beq.w	800789a <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 8007784:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8007788:	2b00      	cmp	r3, #0
 800778a:	f000 8086 	beq.w	800789a <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800778e:	687b      	ldr	r3, [r7, #4]
 8007790:	681b      	ldr	r3, [r3, #0]
 8007792:	330c      	adds	r3, #12
 8007794:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007796:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007798:	e853 3f00 	ldrex	r3, [r3]
 800779c:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 800779e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80077a0:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 80077a4:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80077a8:	687b      	ldr	r3, [r7, #4]
 80077aa:	681b      	ldr	r3, [r3, #0]
 80077ac:	330c      	adds	r3, #12
 80077ae:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 80077b2:	647a      	str	r2, [r7, #68]	; 0x44
 80077b4:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80077b6:	6c39      	ldr	r1, [r7, #64]	; 0x40
 80077b8:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80077ba:	e841 2300 	strex	r3, r2, [r1]
 80077be:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 80077c0:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80077c2:	2b00      	cmp	r3, #0
 80077c4:	d1e3      	bne.n	800778e <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80077c6:	687b      	ldr	r3, [r7, #4]
 80077c8:	681b      	ldr	r3, [r3, #0]
 80077ca:	3314      	adds	r3, #20
 80077cc:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80077ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80077d0:	e853 3f00 	ldrex	r3, [r3]
 80077d4:	623b      	str	r3, [r7, #32]
   return(result);
 80077d6:	6a3b      	ldr	r3, [r7, #32]
 80077d8:	f023 0301 	bic.w	r3, r3, #1
 80077dc:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 80077e0:	687b      	ldr	r3, [r7, #4]
 80077e2:	681b      	ldr	r3, [r3, #0]
 80077e4:	3314      	adds	r3, #20
 80077e6:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 80077ea:	633a      	str	r2, [r7, #48]	; 0x30
 80077ec:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80077ee:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80077f0:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80077f2:	e841 2300 	strex	r3, r2, [r1]
 80077f6:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80077f8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80077fa:	2b00      	cmp	r3, #0
 80077fc:	d1e3      	bne.n	80077c6 <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80077fe:	687b      	ldr	r3, [r7, #4]
 8007800:	2220      	movs	r2, #32
 8007802:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007806:	687b      	ldr	r3, [r7, #4]
 8007808:	2200      	movs	r2, #0
 800780a:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800780c:	687b      	ldr	r3, [r7, #4]
 800780e:	681b      	ldr	r3, [r3, #0]
 8007810:	330c      	adds	r3, #12
 8007812:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007814:	693b      	ldr	r3, [r7, #16]
 8007816:	e853 3f00 	ldrex	r3, [r3]
 800781a:	60fb      	str	r3, [r7, #12]
   return(result);
 800781c:	68fb      	ldr	r3, [r7, #12]
 800781e:	f023 0310 	bic.w	r3, r3, #16
 8007822:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8007826:	687b      	ldr	r3, [r7, #4]
 8007828:	681b      	ldr	r3, [r3, #0]
 800782a:	330c      	adds	r3, #12
 800782c:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8007830:	61fa      	str	r2, [r7, #28]
 8007832:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007834:	69b9      	ldr	r1, [r7, #24]
 8007836:	69fa      	ldr	r2, [r7, #28]
 8007838:	e841 2300 	strex	r3, r2, [r1]
 800783c:	617b      	str	r3, [r7, #20]
   return(result);
 800783e:	697b      	ldr	r3, [r7, #20]
 8007840:	2b00      	cmp	r3, #0
 8007842:	d1e3      	bne.n	800780c <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8007844:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8007848:	4619      	mov	r1, r3
 800784a:	6878      	ldr	r0, [r7, #4]
 800784c:	f000 f848 	bl	80078e0 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8007850:	e023      	b.n	800789a <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8007852:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007856:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800785a:	2b00      	cmp	r3, #0
 800785c:	d009      	beq.n	8007872 <HAL_UART_IRQHandler+0x4ea>
 800785e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007862:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8007866:	2b00      	cmp	r3, #0
 8007868:	d003      	beq.n	8007872 <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 800786a:	6878      	ldr	r0, [r7, #4]
 800786c:	f000 f8bb 	bl	80079e6 <UART_Transmit_IT>
    return;
 8007870:	e014      	b.n	800789c <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8007872:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8007876:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800787a:	2b00      	cmp	r3, #0
 800787c:	d00e      	beq.n	800789c <HAL_UART_IRQHandler+0x514>
 800787e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8007882:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8007886:	2b00      	cmp	r3, #0
 8007888:	d008      	beq.n	800789c <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 800788a:	6878      	ldr	r0, [r7, #4]
 800788c:	f000 f8fb 	bl	8007a86 <UART_EndTransmit_IT>
    return;
 8007890:	e004      	b.n	800789c <HAL_UART_IRQHandler+0x514>
    return;
 8007892:	bf00      	nop
 8007894:	e002      	b.n	800789c <HAL_UART_IRQHandler+0x514>
      return;
 8007896:	bf00      	nop
 8007898:	e000      	b.n	800789c <HAL_UART_IRQHandler+0x514>
      return;
 800789a:	bf00      	nop
  }
}
 800789c:	37e8      	adds	r7, #232	; 0xe8
 800789e:	46bd      	mov	sp, r7
 80078a0:	bd80      	pop	{r7, pc}
 80078a2:	bf00      	nop

080078a4 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80078a4:	b480      	push	{r7}
 80078a6:	b083      	sub	sp, #12
 80078a8:	af00      	add	r7, sp, #0
 80078aa:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 80078ac:	bf00      	nop
 80078ae:	370c      	adds	r7, #12
 80078b0:	46bd      	mov	sp, r7
 80078b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078b6:	4770      	bx	lr

080078b8 <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80078b8:	b480      	push	{r7}
 80078ba:	b083      	sub	sp, #12
 80078bc:	af00      	add	r7, sp, #0
 80078be:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 80078c0:	bf00      	nop
 80078c2:	370c      	adds	r7, #12
 80078c4:	46bd      	mov	sp, r7
 80078c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078ca:	4770      	bx	lr

080078cc <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80078cc:	b480      	push	{r7}
 80078ce:	b083      	sub	sp, #12
 80078d0:	af00      	add	r7, sp, #0
 80078d2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80078d4:	bf00      	nop
 80078d6:	370c      	adds	r7, #12
 80078d8:	46bd      	mov	sp, r7
 80078da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078de:	4770      	bx	lr

080078e0 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80078e0:	b480      	push	{r7}
 80078e2:	b083      	sub	sp, #12
 80078e4:	af00      	add	r7, sp, #0
 80078e6:	6078      	str	r0, [r7, #4]
 80078e8:	460b      	mov	r3, r1
 80078ea:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80078ec:	bf00      	nop
 80078ee:	370c      	adds	r7, #12
 80078f0:	46bd      	mov	sp, r7
 80078f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80078f6:	4770      	bx	lr

080078f8 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80078f8:	b480      	push	{r7}
 80078fa:	b095      	sub	sp, #84	; 0x54
 80078fc:	af00      	add	r7, sp, #0
 80078fe:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8007900:	687b      	ldr	r3, [r7, #4]
 8007902:	681b      	ldr	r3, [r3, #0]
 8007904:	330c      	adds	r3, #12
 8007906:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007908:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800790a:	e853 3f00 	ldrex	r3, [r3]
 800790e:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8007910:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8007912:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8007916:	64fb      	str	r3, [r7, #76]	; 0x4c
 8007918:	687b      	ldr	r3, [r7, #4]
 800791a:	681b      	ldr	r3, [r3, #0]
 800791c:	330c      	adds	r3, #12
 800791e:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8007920:	643a      	str	r2, [r7, #64]	; 0x40
 8007922:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007924:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8007926:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8007928:	e841 2300 	strex	r3, r2, [r1]
 800792c:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 800792e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8007930:	2b00      	cmp	r3, #0
 8007932:	d1e5      	bne.n	8007900 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007934:	687b      	ldr	r3, [r7, #4]
 8007936:	681b      	ldr	r3, [r3, #0]
 8007938:	3314      	adds	r3, #20
 800793a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800793c:	6a3b      	ldr	r3, [r7, #32]
 800793e:	e853 3f00 	ldrex	r3, [r3]
 8007942:	61fb      	str	r3, [r7, #28]
   return(result);
 8007944:	69fb      	ldr	r3, [r7, #28]
 8007946:	f023 0301 	bic.w	r3, r3, #1
 800794a:	64bb      	str	r3, [r7, #72]	; 0x48
 800794c:	687b      	ldr	r3, [r7, #4]
 800794e:	681b      	ldr	r3, [r3, #0]
 8007950:	3314      	adds	r3, #20
 8007952:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8007954:	62fa      	str	r2, [r7, #44]	; 0x2c
 8007956:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007958:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800795a:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 800795c:	e841 2300 	strex	r3, r2, [r1]
 8007960:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8007962:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8007964:	2b00      	cmp	r3, #0
 8007966:	d1e5      	bne.n	8007934 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007968:	687b      	ldr	r3, [r7, #4]
 800796a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800796c:	2b01      	cmp	r3, #1
 800796e:	d119      	bne.n	80079a4 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007970:	687b      	ldr	r3, [r7, #4]
 8007972:	681b      	ldr	r3, [r3, #0]
 8007974:	330c      	adds	r3, #12
 8007976:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007978:	68fb      	ldr	r3, [r7, #12]
 800797a:	e853 3f00 	ldrex	r3, [r3]
 800797e:	60bb      	str	r3, [r7, #8]
   return(result);
 8007980:	68bb      	ldr	r3, [r7, #8]
 8007982:	f023 0310 	bic.w	r3, r3, #16
 8007986:	647b      	str	r3, [r7, #68]	; 0x44
 8007988:	687b      	ldr	r3, [r7, #4]
 800798a:	681b      	ldr	r3, [r3, #0]
 800798c:	330c      	adds	r3, #12
 800798e:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8007990:	61ba      	str	r2, [r7, #24]
 8007992:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007994:	6979      	ldr	r1, [r7, #20]
 8007996:	69ba      	ldr	r2, [r7, #24]
 8007998:	e841 2300 	strex	r3, r2, [r1]
 800799c:	613b      	str	r3, [r7, #16]
   return(result);
 800799e:	693b      	ldr	r3, [r7, #16]
 80079a0:	2b00      	cmp	r3, #0
 80079a2:	d1e5      	bne.n	8007970 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80079a4:	687b      	ldr	r3, [r7, #4]
 80079a6:	2220      	movs	r2, #32
 80079a8:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80079ac:	687b      	ldr	r3, [r7, #4]
 80079ae:	2200      	movs	r2, #0
 80079b0:	631a      	str	r2, [r3, #48]	; 0x30
}
 80079b2:	bf00      	nop
 80079b4:	3754      	adds	r7, #84	; 0x54
 80079b6:	46bd      	mov	sp, r7
 80079b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079bc:	4770      	bx	lr

080079be <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80079be:	b580      	push	{r7, lr}
 80079c0:	b084      	sub	sp, #16
 80079c2:	af00      	add	r7, sp, #0
 80079c4:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80079c6:	687b      	ldr	r3, [r7, #4]
 80079c8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80079ca:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80079cc:	68fb      	ldr	r3, [r7, #12]
 80079ce:	2200      	movs	r2, #0
 80079d0:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 80079d2:	68fb      	ldr	r3, [r7, #12]
 80079d4:	2200      	movs	r2, #0
 80079d6:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80079d8:	68f8      	ldr	r0, [r7, #12]
 80079da:	f7ff ff77 	bl	80078cc <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80079de:	bf00      	nop
 80079e0:	3710      	adds	r7, #16
 80079e2:	46bd      	mov	sp, r7
 80079e4:	bd80      	pop	{r7, pc}

080079e6 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80079e6:	b480      	push	{r7}
 80079e8:	b085      	sub	sp, #20
 80079ea:	af00      	add	r7, sp, #0
 80079ec:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80079ee:	687b      	ldr	r3, [r7, #4]
 80079f0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80079f4:	b2db      	uxtb	r3, r3
 80079f6:	2b21      	cmp	r3, #33	; 0x21
 80079f8:	d13e      	bne.n	8007a78 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80079fa:	687b      	ldr	r3, [r7, #4]
 80079fc:	689b      	ldr	r3, [r3, #8]
 80079fe:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007a02:	d114      	bne.n	8007a2e <UART_Transmit_IT+0x48>
 8007a04:	687b      	ldr	r3, [r7, #4]
 8007a06:	691b      	ldr	r3, [r3, #16]
 8007a08:	2b00      	cmp	r3, #0
 8007a0a:	d110      	bne.n	8007a2e <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8007a0c:	687b      	ldr	r3, [r7, #4]
 8007a0e:	6a1b      	ldr	r3, [r3, #32]
 8007a10:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8007a12:	68fb      	ldr	r3, [r7, #12]
 8007a14:	881b      	ldrh	r3, [r3, #0]
 8007a16:	461a      	mov	r2, r3
 8007a18:	687b      	ldr	r3, [r7, #4]
 8007a1a:	681b      	ldr	r3, [r3, #0]
 8007a1c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8007a20:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8007a22:	687b      	ldr	r3, [r7, #4]
 8007a24:	6a1b      	ldr	r3, [r3, #32]
 8007a26:	1c9a      	adds	r2, r3, #2
 8007a28:	687b      	ldr	r3, [r7, #4]
 8007a2a:	621a      	str	r2, [r3, #32]
 8007a2c:	e008      	b.n	8007a40 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8007a2e:	687b      	ldr	r3, [r7, #4]
 8007a30:	6a1b      	ldr	r3, [r3, #32]
 8007a32:	1c59      	adds	r1, r3, #1
 8007a34:	687a      	ldr	r2, [r7, #4]
 8007a36:	6211      	str	r1, [r2, #32]
 8007a38:	781a      	ldrb	r2, [r3, #0]
 8007a3a:	687b      	ldr	r3, [r7, #4]
 8007a3c:	681b      	ldr	r3, [r3, #0]
 8007a3e:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8007a40:	687b      	ldr	r3, [r7, #4]
 8007a42:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8007a44:	b29b      	uxth	r3, r3
 8007a46:	3b01      	subs	r3, #1
 8007a48:	b29b      	uxth	r3, r3
 8007a4a:	687a      	ldr	r2, [r7, #4]
 8007a4c:	4619      	mov	r1, r3
 8007a4e:	84d1      	strh	r1, [r2, #38]	; 0x26
 8007a50:	2b00      	cmp	r3, #0
 8007a52:	d10f      	bne.n	8007a74 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8007a54:	687b      	ldr	r3, [r7, #4]
 8007a56:	681b      	ldr	r3, [r3, #0]
 8007a58:	68da      	ldr	r2, [r3, #12]
 8007a5a:	687b      	ldr	r3, [r7, #4]
 8007a5c:	681b      	ldr	r3, [r3, #0]
 8007a5e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8007a62:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8007a64:	687b      	ldr	r3, [r7, #4]
 8007a66:	681b      	ldr	r3, [r3, #0]
 8007a68:	68da      	ldr	r2, [r3, #12]
 8007a6a:	687b      	ldr	r3, [r7, #4]
 8007a6c:	681b      	ldr	r3, [r3, #0]
 8007a6e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8007a72:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8007a74:	2300      	movs	r3, #0
 8007a76:	e000      	b.n	8007a7a <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8007a78:	2302      	movs	r3, #2
  }
}
 8007a7a:	4618      	mov	r0, r3
 8007a7c:	3714      	adds	r7, #20
 8007a7e:	46bd      	mov	sp, r7
 8007a80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a84:	4770      	bx	lr

08007a86 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8007a86:	b580      	push	{r7, lr}
 8007a88:	b082      	sub	sp, #8
 8007a8a:	af00      	add	r7, sp, #0
 8007a8c:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8007a8e:	687b      	ldr	r3, [r7, #4]
 8007a90:	681b      	ldr	r3, [r3, #0]
 8007a92:	68da      	ldr	r2, [r3, #12]
 8007a94:	687b      	ldr	r3, [r7, #4]
 8007a96:	681b      	ldr	r3, [r3, #0]
 8007a98:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8007a9c:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8007a9e:	687b      	ldr	r3, [r7, #4]
 8007aa0:	2220      	movs	r2, #32
 8007aa2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8007aa6:	6878      	ldr	r0, [r7, #4]
 8007aa8:	f7ff fefc 	bl	80078a4 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8007aac:	2300      	movs	r3, #0
}
 8007aae:	4618      	mov	r0, r3
 8007ab0:	3708      	adds	r7, #8
 8007ab2:	46bd      	mov	sp, r7
 8007ab4:	bd80      	pop	{r7, pc}

08007ab6 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8007ab6:	b580      	push	{r7, lr}
 8007ab8:	b08c      	sub	sp, #48	; 0x30
 8007aba:	af00      	add	r7, sp, #0
 8007abc:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8007abe:	687b      	ldr	r3, [r7, #4]
 8007ac0:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8007ac4:	b2db      	uxtb	r3, r3
 8007ac6:	2b22      	cmp	r3, #34	; 0x22
 8007ac8:	f040 80ab 	bne.w	8007c22 <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007acc:	687b      	ldr	r3, [r7, #4]
 8007ace:	689b      	ldr	r3, [r3, #8]
 8007ad0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007ad4:	d117      	bne.n	8007b06 <UART_Receive_IT+0x50>
 8007ad6:	687b      	ldr	r3, [r7, #4]
 8007ad8:	691b      	ldr	r3, [r3, #16]
 8007ada:	2b00      	cmp	r3, #0
 8007adc:	d113      	bne.n	8007b06 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8007ade:	2300      	movs	r3, #0
 8007ae0:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8007ae2:	687b      	ldr	r3, [r7, #4]
 8007ae4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007ae6:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8007ae8:	687b      	ldr	r3, [r7, #4]
 8007aea:	681b      	ldr	r3, [r3, #0]
 8007aec:	685b      	ldr	r3, [r3, #4]
 8007aee:	b29b      	uxth	r3, r3
 8007af0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8007af4:	b29a      	uxth	r2, r3
 8007af6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8007af8:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8007afa:	687b      	ldr	r3, [r7, #4]
 8007afc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007afe:	1c9a      	adds	r2, r3, #2
 8007b00:	687b      	ldr	r3, [r7, #4]
 8007b02:	629a      	str	r2, [r3, #40]	; 0x28
 8007b04:	e026      	b.n	8007b54 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8007b06:	687b      	ldr	r3, [r7, #4]
 8007b08:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007b0a:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 8007b0c:	2300      	movs	r3, #0
 8007b0e:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8007b10:	687b      	ldr	r3, [r7, #4]
 8007b12:	689b      	ldr	r3, [r3, #8]
 8007b14:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007b18:	d007      	beq.n	8007b2a <UART_Receive_IT+0x74>
 8007b1a:	687b      	ldr	r3, [r7, #4]
 8007b1c:	689b      	ldr	r3, [r3, #8]
 8007b1e:	2b00      	cmp	r3, #0
 8007b20:	d10a      	bne.n	8007b38 <UART_Receive_IT+0x82>
 8007b22:	687b      	ldr	r3, [r7, #4]
 8007b24:	691b      	ldr	r3, [r3, #16]
 8007b26:	2b00      	cmp	r3, #0
 8007b28:	d106      	bne.n	8007b38 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8007b2a:	687b      	ldr	r3, [r7, #4]
 8007b2c:	681b      	ldr	r3, [r3, #0]
 8007b2e:	685b      	ldr	r3, [r3, #4]
 8007b30:	b2da      	uxtb	r2, r3
 8007b32:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007b34:	701a      	strb	r2, [r3, #0]
 8007b36:	e008      	b.n	8007b4a <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8007b38:	687b      	ldr	r3, [r7, #4]
 8007b3a:	681b      	ldr	r3, [r3, #0]
 8007b3c:	685b      	ldr	r3, [r3, #4]
 8007b3e:	b2db      	uxtb	r3, r3
 8007b40:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8007b44:	b2da      	uxtb	r2, r3
 8007b46:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8007b48:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8007b4a:	687b      	ldr	r3, [r7, #4]
 8007b4c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8007b4e:	1c5a      	adds	r2, r3, #1
 8007b50:	687b      	ldr	r3, [r7, #4]
 8007b52:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8007b54:	687b      	ldr	r3, [r7, #4]
 8007b56:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8007b58:	b29b      	uxth	r3, r3
 8007b5a:	3b01      	subs	r3, #1
 8007b5c:	b29b      	uxth	r3, r3
 8007b5e:	687a      	ldr	r2, [r7, #4]
 8007b60:	4619      	mov	r1, r3
 8007b62:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8007b64:	2b00      	cmp	r3, #0
 8007b66:	d15a      	bne.n	8007c1e <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8007b68:	687b      	ldr	r3, [r7, #4]
 8007b6a:	681b      	ldr	r3, [r3, #0]
 8007b6c:	68da      	ldr	r2, [r3, #12]
 8007b6e:	687b      	ldr	r3, [r7, #4]
 8007b70:	681b      	ldr	r3, [r3, #0]
 8007b72:	f022 0220 	bic.w	r2, r2, #32
 8007b76:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8007b78:	687b      	ldr	r3, [r7, #4]
 8007b7a:	681b      	ldr	r3, [r3, #0]
 8007b7c:	68da      	ldr	r2, [r3, #12]
 8007b7e:	687b      	ldr	r3, [r7, #4]
 8007b80:	681b      	ldr	r3, [r3, #0]
 8007b82:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8007b86:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8007b88:	687b      	ldr	r3, [r7, #4]
 8007b8a:	681b      	ldr	r3, [r3, #0]
 8007b8c:	695a      	ldr	r2, [r3, #20]
 8007b8e:	687b      	ldr	r3, [r7, #4]
 8007b90:	681b      	ldr	r3, [r3, #0]
 8007b92:	f022 0201 	bic.w	r2, r2, #1
 8007b96:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8007b98:	687b      	ldr	r3, [r7, #4]
 8007b9a:	2220      	movs	r2, #32
 8007b9c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007ba0:	687b      	ldr	r3, [r7, #4]
 8007ba2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8007ba4:	2b01      	cmp	r3, #1
 8007ba6:	d135      	bne.n	8007c14 <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007ba8:	687b      	ldr	r3, [r7, #4]
 8007baa:	2200      	movs	r2, #0
 8007bac:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007bae:	687b      	ldr	r3, [r7, #4]
 8007bb0:	681b      	ldr	r3, [r3, #0]
 8007bb2:	330c      	adds	r3, #12
 8007bb4:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007bb6:	697b      	ldr	r3, [r7, #20]
 8007bb8:	e853 3f00 	ldrex	r3, [r3]
 8007bbc:	613b      	str	r3, [r7, #16]
   return(result);
 8007bbe:	693b      	ldr	r3, [r7, #16]
 8007bc0:	f023 0310 	bic.w	r3, r3, #16
 8007bc4:	627b      	str	r3, [r7, #36]	; 0x24
 8007bc6:	687b      	ldr	r3, [r7, #4]
 8007bc8:	681b      	ldr	r3, [r3, #0]
 8007bca:	330c      	adds	r3, #12
 8007bcc:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8007bce:	623a      	str	r2, [r7, #32]
 8007bd0:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007bd2:	69f9      	ldr	r1, [r7, #28]
 8007bd4:	6a3a      	ldr	r2, [r7, #32]
 8007bd6:	e841 2300 	strex	r3, r2, [r1]
 8007bda:	61bb      	str	r3, [r7, #24]
   return(result);
 8007bdc:	69bb      	ldr	r3, [r7, #24]
 8007bde:	2b00      	cmp	r3, #0
 8007be0:	d1e5      	bne.n	8007bae <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8007be2:	687b      	ldr	r3, [r7, #4]
 8007be4:	681b      	ldr	r3, [r3, #0]
 8007be6:	681b      	ldr	r3, [r3, #0]
 8007be8:	f003 0310 	and.w	r3, r3, #16
 8007bec:	2b10      	cmp	r3, #16
 8007bee:	d10a      	bne.n	8007c06 <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8007bf0:	2300      	movs	r3, #0
 8007bf2:	60fb      	str	r3, [r7, #12]
 8007bf4:	687b      	ldr	r3, [r7, #4]
 8007bf6:	681b      	ldr	r3, [r3, #0]
 8007bf8:	681b      	ldr	r3, [r3, #0]
 8007bfa:	60fb      	str	r3, [r7, #12]
 8007bfc:	687b      	ldr	r3, [r7, #4]
 8007bfe:	681b      	ldr	r3, [r3, #0]
 8007c00:	685b      	ldr	r3, [r3, #4]
 8007c02:	60fb      	str	r3, [r7, #12]
 8007c04:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007c06:	687b      	ldr	r3, [r7, #4]
 8007c08:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8007c0a:	4619      	mov	r1, r3
 8007c0c:	6878      	ldr	r0, [r7, #4]
 8007c0e:	f7ff fe67 	bl	80078e0 <HAL_UARTEx_RxEventCallback>
 8007c12:	e002      	b.n	8007c1a <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8007c14:	6878      	ldr	r0, [r7, #4]
 8007c16:	f7ff fe4f 	bl	80078b8 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8007c1a:	2300      	movs	r3, #0
 8007c1c:	e002      	b.n	8007c24 <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 8007c1e:	2300      	movs	r3, #0
 8007c20:	e000      	b.n	8007c24 <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 8007c22:	2302      	movs	r3, #2
  }
}
 8007c24:	4618      	mov	r0, r3
 8007c26:	3730      	adds	r7, #48	; 0x30
 8007c28:	46bd      	mov	sp, r7
 8007c2a:	bd80      	pop	{r7, pc}

08007c2c <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8007c2c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8007c30:	b0c0      	sub	sp, #256	; 0x100
 8007c32:	af00      	add	r7, sp, #0
 8007c34:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8007c38:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007c3c:	681b      	ldr	r3, [r3, #0]
 8007c3e:	691b      	ldr	r3, [r3, #16]
 8007c40:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8007c44:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007c48:	68d9      	ldr	r1, [r3, #12]
 8007c4a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007c4e:	681a      	ldr	r2, [r3, #0]
 8007c50:	ea40 0301 	orr.w	r3, r0, r1
 8007c54:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8007c56:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007c5a:	689a      	ldr	r2, [r3, #8]
 8007c5c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007c60:	691b      	ldr	r3, [r3, #16]
 8007c62:	431a      	orrs	r2, r3
 8007c64:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007c68:	695b      	ldr	r3, [r3, #20]
 8007c6a:	431a      	orrs	r2, r3
 8007c6c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007c70:	69db      	ldr	r3, [r3, #28]
 8007c72:	4313      	orrs	r3, r2
 8007c74:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8007c78:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007c7c:	681b      	ldr	r3, [r3, #0]
 8007c7e:	68db      	ldr	r3, [r3, #12]
 8007c80:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8007c84:	f021 010c 	bic.w	r1, r1, #12
 8007c88:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007c8c:	681a      	ldr	r2, [r3, #0]
 8007c8e:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8007c92:	430b      	orrs	r3, r1
 8007c94:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8007c96:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007c9a:	681b      	ldr	r3, [r3, #0]
 8007c9c:	695b      	ldr	r3, [r3, #20]
 8007c9e:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8007ca2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007ca6:	6999      	ldr	r1, [r3, #24]
 8007ca8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007cac:	681a      	ldr	r2, [r3, #0]
 8007cae:	ea40 0301 	orr.w	r3, r0, r1
 8007cb2:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8007cb4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007cb8:	681a      	ldr	r2, [r3, #0]
 8007cba:	4b8f      	ldr	r3, [pc, #572]	; (8007ef8 <UART_SetConfig+0x2cc>)
 8007cbc:	429a      	cmp	r2, r3
 8007cbe:	d005      	beq.n	8007ccc <UART_SetConfig+0xa0>
 8007cc0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007cc4:	681a      	ldr	r2, [r3, #0]
 8007cc6:	4b8d      	ldr	r3, [pc, #564]	; (8007efc <UART_SetConfig+0x2d0>)
 8007cc8:	429a      	cmp	r2, r3
 8007cca:	d104      	bne.n	8007cd6 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8007ccc:	f7fd feac 	bl	8005a28 <HAL_RCC_GetPCLK2Freq>
 8007cd0:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8007cd4:	e003      	b.n	8007cde <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8007cd6:	f7fd fe93 	bl	8005a00 <HAL_RCC_GetPCLK1Freq>
 8007cda:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8007cde:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007ce2:	69db      	ldr	r3, [r3, #28]
 8007ce4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8007ce8:	f040 810c 	bne.w	8007f04 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8007cec:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8007cf0:	2200      	movs	r2, #0
 8007cf2:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8007cf6:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8007cfa:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8007cfe:	4622      	mov	r2, r4
 8007d00:	462b      	mov	r3, r5
 8007d02:	1891      	adds	r1, r2, r2
 8007d04:	65b9      	str	r1, [r7, #88]	; 0x58
 8007d06:	415b      	adcs	r3, r3
 8007d08:	65fb      	str	r3, [r7, #92]	; 0x5c
 8007d0a:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8007d0e:	4621      	mov	r1, r4
 8007d10:	eb12 0801 	adds.w	r8, r2, r1
 8007d14:	4629      	mov	r1, r5
 8007d16:	eb43 0901 	adc.w	r9, r3, r1
 8007d1a:	f04f 0200 	mov.w	r2, #0
 8007d1e:	f04f 0300 	mov.w	r3, #0
 8007d22:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8007d26:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8007d2a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8007d2e:	4690      	mov	r8, r2
 8007d30:	4699      	mov	r9, r3
 8007d32:	4623      	mov	r3, r4
 8007d34:	eb18 0303 	adds.w	r3, r8, r3
 8007d38:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8007d3c:	462b      	mov	r3, r5
 8007d3e:	eb49 0303 	adc.w	r3, r9, r3
 8007d42:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 8007d46:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007d4a:	685b      	ldr	r3, [r3, #4]
 8007d4c:	2200      	movs	r2, #0
 8007d4e:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8007d52:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8007d56:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8007d5a:	460b      	mov	r3, r1
 8007d5c:	18db      	adds	r3, r3, r3
 8007d5e:	653b      	str	r3, [r7, #80]	; 0x50
 8007d60:	4613      	mov	r3, r2
 8007d62:	eb42 0303 	adc.w	r3, r2, r3
 8007d66:	657b      	str	r3, [r7, #84]	; 0x54
 8007d68:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8007d6c:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8007d70:	f7f8 fa2a 	bl	80001c8 <__aeabi_uldivmod>
 8007d74:	4602      	mov	r2, r0
 8007d76:	460b      	mov	r3, r1
 8007d78:	4b61      	ldr	r3, [pc, #388]	; (8007f00 <UART_SetConfig+0x2d4>)
 8007d7a:	fba3 2302 	umull	r2, r3, r3, r2
 8007d7e:	095b      	lsrs	r3, r3, #5
 8007d80:	011c      	lsls	r4, r3, #4
 8007d82:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8007d86:	2200      	movs	r2, #0
 8007d88:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8007d8c:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8007d90:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 8007d94:	4642      	mov	r2, r8
 8007d96:	464b      	mov	r3, r9
 8007d98:	1891      	adds	r1, r2, r2
 8007d9a:	64b9      	str	r1, [r7, #72]	; 0x48
 8007d9c:	415b      	adcs	r3, r3
 8007d9e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8007da0:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 8007da4:	4641      	mov	r1, r8
 8007da6:	eb12 0a01 	adds.w	sl, r2, r1
 8007daa:	4649      	mov	r1, r9
 8007dac:	eb43 0b01 	adc.w	fp, r3, r1
 8007db0:	f04f 0200 	mov.w	r2, #0
 8007db4:	f04f 0300 	mov.w	r3, #0
 8007db8:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8007dbc:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8007dc0:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8007dc4:	4692      	mov	sl, r2
 8007dc6:	469b      	mov	fp, r3
 8007dc8:	4643      	mov	r3, r8
 8007dca:	eb1a 0303 	adds.w	r3, sl, r3
 8007dce:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8007dd2:	464b      	mov	r3, r9
 8007dd4:	eb4b 0303 	adc.w	r3, fp, r3
 8007dd8:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 8007ddc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007de0:	685b      	ldr	r3, [r3, #4]
 8007de2:	2200      	movs	r2, #0
 8007de4:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8007de8:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8007dec:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8007df0:	460b      	mov	r3, r1
 8007df2:	18db      	adds	r3, r3, r3
 8007df4:	643b      	str	r3, [r7, #64]	; 0x40
 8007df6:	4613      	mov	r3, r2
 8007df8:	eb42 0303 	adc.w	r3, r2, r3
 8007dfc:	647b      	str	r3, [r7, #68]	; 0x44
 8007dfe:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8007e02:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 8007e06:	f7f8 f9df 	bl	80001c8 <__aeabi_uldivmod>
 8007e0a:	4602      	mov	r2, r0
 8007e0c:	460b      	mov	r3, r1
 8007e0e:	4611      	mov	r1, r2
 8007e10:	4b3b      	ldr	r3, [pc, #236]	; (8007f00 <UART_SetConfig+0x2d4>)
 8007e12:	fba3 2301 	umull	r2, r3, r3, r1
 8007e16:	095b      	lsrs	r3, r3, #5
 8007e18:	2264      	movs	r2, #100	; 0x64
 8007e1a:	fb02 f303 	mul.w	r3, r2, r3
 8007e1e:	1acb      	subs	r3, r1, r3
 8007e20:	00db      	lsls	r3, r3, #3
 8007e22:	f103 0232 	add.w	r2, r3, #50	; 0x32
 8007e26:	4b36      	ldr	r3, [pc, #216]	; (8007f00 <UART_SetConfig+0x2d4>)
 8007e28:	fba3 2302 	umull	r2, r3, r3, r2
 8007e2c:	095b      	lsrs	r3, r3, #5
 8007e2e:	005b      	lsls	r3, r3, #1
 8007e30:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8007e34:	441c      	add	r4, r3
 8007e36:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8007e3a:	2200      	movs	r2, #0
 8007e3c:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8007e40:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 8007e44:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8007e48:	4642      	mov	r2, r8
 8007e4a:	464b      	mov	r3, r9
 8007e4c:	1891      	adds	r1, r2, r2
 8007e4e:	63b9      	str	r1, [r7, #56]	; 0x38
 8007e50:	415b      	adcs	r3, r3
 8007e52:	63fb      	str	r3, [r7, #60]	; 0x3c
 8007e54:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8007e58:	4641      	mov	r1, r8
 8007e5a:	1851      	adds	r1, r2, r1
 8007e5c:	6339      	str	r1, [r7, #48]	; 0x30
 8007e5e:	4649      	mov	r1, r9
 8007e60:	414b      	adcs	r3, r1
 8007e62:	637b      	str	r3, [r7, #52]	; 0x34
 8007e64:	f04f 0200 	mov.w	r2, #0
 8007e68:	f04f 0300 	mov.w	r3, #0
 8007e6c:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8007e70:	4659      	mov	r1, fp
 8007e72:	00cb      	lsls	r3, r1, #3
 8007e74:	4651      	mov	r1, sl
 8007e76:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8007e7a:	4651      	mov	r1, sl
 8007e7c:	00ca      	lsls	r2, r1, #3
 8007e7e:	4610      	mov	r0, r2
 8007e80:	4619      	mov	r1, r3
 8007e82:	4603      	mov	r3, r0
 8007e84:	4642      	mov	r2, r8
 8007e86:	189b      	adds	r3, r3, r2
 8007e88:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8007e8c:	464b      	mov	r3, r9
 8007e8e:	460a      	mov	r2, r1
 8007e90:	eb42 0303 	adc.w	r3, r2, r3
 8007e94:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8007e98:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007e9c:	685b      	ldr	r3, [r3, #4]
 8007e9e:	2200      	movs	r2, #0
 8007ea0:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 8007ea4:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 8007ea8:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 8007eac:	460b      	mov	r3, r1
 8007eae:	18db      	adds	r3, r3, r3
 8007eb0:	62bb      	str	r3, [r7, #40]	; 0x28
 8007eb2:	4613      	mov	r3, r2
 8007eb4:	eb42 0303 	adc.w	r3, r2, r3
 8007eb8:	62fb      	str	r3, [r7, #44]	; 0x2c
 8007eba:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8007ebe:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 8007ec2:	f7f8 f981 	bl	80001c8 <__aeabi_uldivmod>
 8007ec6:	4602      	mov	r2, r0
 8007ec8:	460b      	mov	r3, r1
 8007eca:	4b0d      	ldr	r3, [pc, #52]	; (8007f00 <UART_SetConfig+0x2d4>)
 8007ecc:	fba3 1302 	umull	r1, r3, r3, r2
 8007ed0:	095b      	lsrs	r3, r3, #5
 8007ed2:	2164      	movs	r1, #100	; 0x64
 8007ed4:	fb01 f303 	mul.w	r3, r1, r3
 8007ed8:	1ad3      	subs	r3, r2, r3
 8007eda:	00db      	lsls	r3, r3, #3
 8007edc:	3332      	adds	r3, #50	; 0x32
 8007ede:	4a08      	ldr	r2, [pc, #32]	; (8007f00 <UART_SetConfig+0x2d4>)
 8007ee0:	fba2 2303 	umull	r2, r3, r2, r3
 8007ee4:	095b      	lsrs	r3, r3, #5
 8007ee6:	f003 0207 	and.w	r2, r3, #7
 8007eea:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007eee:	681b      	ldr	r3, [r3, #0]
 8007ef0:	4422      	add	r2, r4
 8007ef2:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8007ef4:	e105      	b.n	8008102 <UART_SetConfig+0x4d6>
 8007ef6:	bf00      	nop
 8007ef8:	40011000 	.word	0x40011000
 8007efc:	40011400 	.word	0x40011400
 8007f00:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8007f04:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8007f08:	2200      	movs	r2, #0
 8007f0a:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8007f0e:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 8007f12:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 8007f16:	4642      	mov	r2, r8
 8007f18:	464b      	mov	r3, r9
 8007f1a:	1891      	adds	r1, r2, r2
 8007f1c:	6239      	str	r1, [r7, #32]
 8007f1e:	415b      	adcs	r3, r3
 8007f20:	627b      	str	r3, [r7, #36]	; 0x24
 8007f22:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8007f26:	4641      	mov	r1, r8
 8007f28:	1854      	adds	r4, r2, r1
 8007f2a:	4649      	mov	r1, r9
 8007f2c:	eb43 0501 	adc.w	r5, r3, r1
 8007f30:	f04f 0200 	mov.w	r2, #0
 8007f34:	f04f 0300 	mov.w	r3, #0
 8007f38:	00eb      	lsls	r3, r5, #3
 8007f3a:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8007f3e:	00e2      	lsls	r2, r4, #3
 8007f40:	4614      	mov	r4, r2
 8007f42:	461d      	mov	r5, r3
 8007f44:	4643      	mov	r3, r8
 8007f46:	18e3      	adds	r3, r4, r3
 8007f48:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8007f4c:	464b      	mov	r3, r9
 8007f4e:	eb45 0303 	adc.w	r3, r5, r3
 8007f52:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 8007f56:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007f5a:	685b      	ldr	r3, [r3, #4]
 8007f5c:	2200      	movs	r2, #0
 8007f5e:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8007f62:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8007f66:	f04f 0200 	mov.w	r2, #0
 8007f6a:	f04f 0300 	mov.w	r3, #0
 8007f6e:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 8007f72:	4629      	mov	r1, r5
 8007f74:	008b      	lsls	r3, r1, #2
 8007f76:	4621      	mov	r1, r4
 8007f78:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8007f7c:	4621      	mov	r1, r4
 8007f7e:	008a      	lsls	r2, r1, #2
 8007f80:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 8007f84:	f7f8 f920 	bl	80001c8 <__aeabi_uldivmod>
 8007f88:	4602      	mov	r2, r0
 8007f8a:	460b      	mov	r3, r1
 8007f8c:	4b60      	ldr	r3, [pc, #384]	; (8008110 <UART_SetConfig+0x4e4>)
 8007f8e:	fba3 2302 	umull	r2, r3, r3, r2
 8007f92:	095b      	lsrs	r3, r3, #5
 8007f94:	011c      	lsls	r4, r3, #4
 8007f96:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8007f9a:	2200      	movs	r2, #0
 8007f9c:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8007fa0:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 8007fa4:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 8007fa8:	4642      	mov	r2, r8
 8007faa:	464b      	mov	r3, r9
 8007fac:	1891      	adds	r1, r2, r2
 8007fae:	61b9      	str	r1, [r7, #24]
 8007fb0:	415b      	adcs	r3, r3
 8007fb2:	61fb      	str	r3, [r7, #28]
 8007fb4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8007fb8:	4641      	mov	r1, r8
 8007fba:	1851      	adds	r1, r2, r1
 8007fbc:	6139      	str	r1, [r7, #16]
 8007fbe:	4649      	mov	r1, r9
 8007fc0:	414b      	adcs	r3, r1
 8007fc2:	617b      	str	r3, [r7, #20]
 8007fc4:	f04f 0200 	mov.w	r2, #0
 8007fc8:	f04f 0300 	mov.w	r3, #0
 8007fcc:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8007fd0:	4659      	mov	r1, fp
 8007fd2:	00cb      	lsls	r3, r1, #3
 8007fd4:	4651      	mov	r1, sl
 8007fd6:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8007fda:	4651      	mov	r1, sl
 8007fdc:	00ca      	lsls	r2, r1, #3
 8007fde:	4610      	mov	r0, r2
 8007fe0:	4619      	mov	r1, r3
 8007fe2:	4603      	mov	r3, r0
 8007fe4:	4642      	mov	r2, r8
 8007fe6:	189b      	adds	r3, r3, r2
 8007fe8:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8007fec:	464b      	mov	r3, r9
 8007fee:	460a      	mov	r2, r1
 8007ff0:	eb42 0303 	adc.w	r3, r2, r3
 8007ff4:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8007ff8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8007ffc:	685b      	ldr	r3, [r3, #4]
 8007ffe:	2200      	movs	r2, #0
 8008000:	67bb      	str	r3, [r7, #120]	; 0x78
 8008002:	67fa      	str	r2, [r7, #124]	; 0x7c
 8008004:	f04f 0200 	mov.w	r2, #0
 8008008:	f04f 0300 	mov.w	r3, #0
 800800c:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8008010:	4649      	mov	r1, r9
 8008012:	008b      	lsls	r3, r1, #2
 8008014:	4641      	mov	r1, r8
 8008016:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800801a:	4641      	mov	r1, r8
 800801c:	008a      	lsls	r2, r1, #2
 800801e:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 8008022:	f7f8 f8d1 	bl	80001c8 <__aeabi_uldivmod>
 8008026:	4602      	mov	r2, r0
 8008028:	460b      	mov	r3, r1
 800802a:	4b39      	ldr	r3, [pc, #228]	; (8008110 <UART_SetConfig+0x4e4>)
 800802c:	fba3 1302 	umull	r1, r3, r3, r2
 8008030:	095b      	lsrs	r3, r3, #5
 8008032:	2164      	movs	r1, #100	; 0x64
 8008034:	fb01 f303 	mul.w	r3, r1, r3
 8008038:	1ad3      	subs	r3, r2, r3
 800803a:	011b      	lsls	r3, r3, #4
 800803c:	3332      	adds	r3, #50	; 0x32
 800803e:	4a34      	ldr	r2, [pc, #208]	; (8008110 <UART_SetConfig+0x4e4>)
 8008040:	fba2 2303 	umull	r2, r3, r2, r3
 8008044:	095b      	lsrs	r3, r3, #5
 8008046:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800804a:	441c      	add	r4, r3
 800804c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8008050:	2200      	movs	r2, #0
 8008052:	673b      	str	r3, [r7, #112]	; 0x70
 8008054:	677a      	str	r2, [r7, #116]	; 0x74
 8008056:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 800805a:	4642      	mov	r2, r8
 800805c:	464b      	mov	r3, r9
 800805e:	1891      	adds	r1, r2, r2
 8008060:	60b9      	str	r1, [r7, #8]
 8008062:	415b      	adcs	r3, r3
 8008064:	60fb      	str	r3, [r7, #12]
 8008066:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800806a:	4641      	mov	r1, r8
 800806c:	1851      	adds	r1, r2, r1
 800806e:	6039      	str	r1, [r7, #0]
 8008070:	4649      	mov	r1, r9
 8008072:	414b      	adcs	r3, r1
 8008074:	607b      	str	r3, [r7, #4]
 8008076:	f04f 0200 	mov.w	r2, #0
 800807a:	f04f 0300 	mov.w	r3, #0
 800807e:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8008082:	4659      	mov	r1, fp
 8008084:	00cb      	lsls	r3, r1, #3
 8008086:	4651      	mov	r1, sl
 8008088:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800808c:	4651      	mov	r1, sl
 800808e:	00ca      	lsls	r2, r1, #3
 8008090:	4610      	mov	r0, r2
 8008092:	4619      	mov	r1, r3
 8008094:	4603      	mov	r3, r0
 8008096:	4642      	mov	r2, r8
 8008098:	189b      	adds	r3, r3, r2
 800809a:	66bb      	str	r3, [r7, #104]	; 0x68
 800809c:	464b      	mov	r3, r9
 800809e:	460a      	mov	r2, r1
 80080a0:	eb42 0303 	adc.w	r3, r2, r3
 80080a4:	66fb      	str	r3, [r7, #108]	; 0x6c
 80080a6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80080aa:	685b      	ldr	r3, [r3, #4]
 80080ac:	2200      	movs	r2, #0
 80080ae:	663b      	str	r3, [r7, #96]	; 0x60
 80080b0:	667a      	str	r2, [r7, #100]	; 0x64
 80080b2:	f04f 0200 	mov.w	r2, #0
 80080b6:	f04f 0300 	mov.w	r3, #0
 80080ba:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 80080be:	4649      	mov	r1, r9
 80080c0:	008b      	lsls	r3, r1, #2
 80080c2:	4641      	mov	r1, r8
 80080c4:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80080c8:	4641      	mov	r1, r8
 80080ca:	008a      	lsls	r2, r1, #2
 80080cc:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 80080d0:	f7f8 f87a 	bl	80001c8 <__aeabi_uldivmod>
 80080d4:	4602      	mov	r2, r0
 80080d6:	460b      	mov	r3, r1
 80080d8:	4b0d      	ldr	r3, [pc, #52]	; (8008110 <UART_SetConfig+0x4e4>)
 80080da:	fba3 1302 	umull	r1, r3, r3, r2
 80080de:	095b      	lsrs	r3, r3, #5
 80080e0:	2164      	movs	r1, #100	; 0x64
 80080e2:	fb01 f303 	mul.w	r3, r1, r3
 80080e6:	1ad3      	subs	r3, r2, r3
 80080e8:	011b      	lsls	r3, r3, #4
 80080ea:	3332      	adds	r3, #50	; 0x32
 80080ec:	4a08      	ldr	r2, [pc, #32]	; (8008110 <UART_SetConfig+0x4e4>)
 80080ee:	fba2 2303 	umull	r2, r3, r2, r3
 80080f2:	095b      	lsrs	r3, r3, #5
 80080f4:	f003 020f 	and.w	r2, r3, #15
 80080f8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80080fc:	681b      	ldr	r3, [r3, #0]
 80080fe:	4422      	add	r2, r4
 8008100:	609a      	str	r2, [r3, #8]
}
 8008102:	bf00      	nop
 8008104:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8008108:	46bd      	mov	sp, r7
 800810a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800810e:	bf00      	nop
 8008110:	51eb851f 	.word	0x51eb851f

08008114 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8008114:	b084      	sub	sp, #16
 8008116:	b580      	push	{r7, lr}
 8008118:	b084      	sub	sp, #16
 800811a:	af00      	add	r7, sp, #0
 800811c:	6078      	str	r0, [r7, #4]
 800811e:	f107 001c 	add.w	r0, r7, #28
 8008122:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8008126:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008128:	2b01      	cmp	r3, #1
 800812a:	d122      	bne.n	8008172 <USB_CoreInit+0x5e>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800812c:	687b      	ldr	r3, [r7, #4]
 800812e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008130:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 8008134:	687b      	ldr	r3, [r7, #4]
 8008136:	639a      	str	r2, [r3, #56]	; 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8008138:	687b      	ldr	r3, [r7, #4]
 800813a:	68db      	ldr	r3, [r3, #12]
 800813c:	f423 0384 	bic.w	r3, r3, #4325376	; 0x420000
 8008140:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8008144:	687a      	ldr	r2, [r7, #4]
 8008146:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8008148:	687b      	ldr	r3, [r7, #4]
 800814a:	68db      	ldr	r3, [r3, #12]
 800814c:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8008150:	687b      	ldr	r3, [r7, #4]
 8008152:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8008154:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008156:	2b01      	cmp	r3, #1
 8008158:	d105      	bne.n	8008166 <USB_CoreInit+0x52>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 800815a:	687b      	ldr	r3, [r7, #4]
 800815c:	68db      	ldr	r3, [r3, #12]
 800815e:	f443 1280 	orr.w	r2, r3, #1048576	; 0x100000
 8008162:	687b      	ldr	r3, [r7, #4]
 8008164:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8008166:	6878      	ldr	r0, [r7, #4]
 8008168:	f001 fbee 	bl	8009948 <USB_CoreReset>
 800816c:	4603      	mov	r3, r0
 800816e:	73fb      	strb	r3, [r7, #15]
 8008170:	e01a      	b.n	80081a8 <USB_CoreInit+0x94>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8008172:	687b      	ldr	r3, [r7, #4]
 8008174:	68db      	ldr	r3, [r3, #12]
 8008176:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800817a:	687b      	ldr	r3, [r7, #4]
 800817c:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800817e:	6878      	ldr	r0, [r7, #4]
 8008180:	f001 fbe2 	bl	8009948 <USB_CoreReset>
 8008184:	4603      	mov	r3, r0
 8008186:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8008188:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800818a:	2b00      	cmp	r3, #0
 800818c:	d106      	bne.n	800819c <USB_CoreInit+0x88>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 800818e:	687b      	ldr	r3, [r7, #4]
 8008190:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008192:	f443 3280 	orr.w	r2, r3, #65536	; 0x10000
 8008196:	687b      	ldr	r3, [r7, #4]
 8008198:	639a      	str	r2, [r3, #56]	; 0x38
 800819a:	e005      	b.n	80081a8 <USB_CoreInit+0x94>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800819c:	687b      	ldr	r3, [r7, #4]
 800819e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80081a0:	f423 3280 	bic.w	r2, r3, #65536	; 0x10000
 80081a4:	687b      	ldr	r3, [r7, #4]
 80081a6:	639a      	str	r2, [r3, #56]	; 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 80081a8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80081aa:	2b01      	cmp	r3, #1
 80081ac:	d10b      	bne.n	80081c6 <USB_CoreInit+0xb2>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 80081ae:	687b      	ldr	r3, [r7, #4]
 80081b0:	689b      	ldr	r3, [r3, #8]
 80081b2:	f043 0206 	orr.w	r2, r3, #6
 80081b6:	687b      	ldr	r3, [r7, #4]
 80081b8:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 80081ba:	687b      	ldr	r3, [r7, #4]
 80081bc:	689b      	ldr	r3, [r3, #8]
 80081be:	f043 0220 	orr.w	r2, r3, #32
 80081c2:	687b      	ldr	r3, [r7, #4]
 80081c4:	609a      	str	r2, [r3, #8]
  }

  return ret;
 80081c6:	7bfb      	ldrb	r3, [r7, #15]
}
 80081c8:	4618      	mov	r0, r3
 80081ca:	3710      	adds	r7, #16
 80081cc:	46bd      	mov	sp, r7
 80081ce:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80081d2:	b004      	add	sp, #16
 80081d4:	4770      	bx	lr
	...

080081d8 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 80081d8:	b480      	push	{r7}
 80081da:	b087      	sub	sp, #28
 80081dc:	af00      	add	r7, sp, #0
 80081de:	60f8      	str	r0, [r7, #12]
 80081e0:	60b9      	str	r1, [r7, #8]
 80081e2:	4613      	mov	r3, r2
 80081e4:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 80081e6:	79fb      	ldrb	r3, [r7, #7]
 80081e8:	2b02      	cmp	r3, #2
 80081ea:	d165      	bne.n	80082b8 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 80081ec:	68bb      	ldr	r3, [r7, #8]
 80081ee:	4a41      	ldr	r2, [pc, #260]	; (80082f4 <USB_SetTurnaroundTime+0x11c>)
 80081f0:	4293      	cmp	r3, r2
 80081f2:	d906      	bls.n	8008202 <USB_SetTurnaroundTime+0x2a>
 80081f4:	68bb      	ldr	r3, [r7, #8]
 80081f6:	4a40      	ldr	r2, [pc, #256]	; (80082f8 <USB_SetTurnaroundTime+0x120>)
 80081f8:	4293      	cmp	r3, r2
 80081fa:	d202      	bcs.n	8008202 <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 80081fc:	230f      	movs	r3, #15
 80081fe:	617b      	str	r3, [r7, #20]
 8008200:	e062      	b.n	80082c8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 8008202:	68bb      	ldr	r3, [r7, #8]
 8008204:	4a3c      	ldr	r2, [pc, #240]	; (80082f8 <USB_SetTurnaroundTime+0x120>)
 8008206:	4293      	cmp	r3, r2
 8008208:	d306      	bcc.n	8008218 <USB_SetTurnaroundTime+0x40>
 800820a:	68bb      	ldr	r3, [r7, #8]
 800820c:	4a3b      	ldr	r2, [pc, #236]	; (80082fc <USB_SetTurnaroundTime+0x124>)
 800820e:	4293      	cmp	r3, r2
 8008210:	d202      	bcs.n	8008218 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 8008212:	230e      	movs	r3, #14
 8008214:	617b      	str	r3, [r7, #20]
 8008216:	e057      	b.n	80082c8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 8008218:	68bb      	ldr	r3, [r7, #8]
 800821a:	4a38      	ldr	r2, [pc, #224]	; (80082fc <USB_SetTurnaroundTime+0x124>)
 800821c:	4293      	cmp	r3, r2
 800821e:	d306      	bcc.n	800822e <USB_SetTurnaroundTime+0x56>
 8008220:	68bb      	ldr	r3, [r7, #8]
 8008222:	4a37      	ldr	r2, [pc, #220]	; (8008300 <USB_SetTurnaroundTime+0x128>)
 8008224:	4293      	cmp	r3, r2
 8008226:	d202      	bcs.n	800822e <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 8008228:	230d      	movs	r3, #13
 800822a:	617b      	str	r3, [r7, #20]
 800822c:	e04c      	b.n	80082c8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 800822e:	68bb      	ldr	r3, [r7, #8]
 8008230:	4a33      	ldr	r2, [pc, #204]	; (8008300 <USB_SetTurnaroundTime+0x128>)
 8008232:	4293      	cmp	r3, r2
 8008234:	d306      	bcc.n	8008244 <USB_SetTurnaroundTime+0x6c>
 8008236:	68bb      	ldr	r3, [r7, #8]
 8008238:	4a32      	ldr	r2, [pc, #200]	; (8008304 <USB_SetTurnaroundTime+0x12c>)
 800823a:	4293      	cmp	r3, r2
 800823c:	d802      	bhi.n	8008244 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 800823e:	230c      	movs	r3, #12
 8008240:	617b      	str	r3, [r7, #20]
 8008242:	e041      	b.n	80082c8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 8008244:	68bb      	ldr	r3, [r7, #8]
 8008246:	4a2f      	ldr	r2, [pc, #188]	; (8008304 <USB_SetTurnaroundTime+0x12c>)
 8008248:	4293      	cmp	r3, r2
 800824a:	d906      	bls.n	800825a <USB_SetTurnaroundTime+0x82>
 800824c:	68bb      	ldr	r3, [r7, #8]
 800824e:	4a2e      	ldr	r2, [pc, #184]	; (8008308 <USB_SetTurnaroundTime+0x130>)
 8008250:	4293      	cmp	r3, r2
 8008252:	d802      	bhi.n	800825a <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 8008254:	230b      	movs	r3, #11
 8008256:	617b      	str	r3, [r7, #20]
 8008258:	e036      	b.n	80082c8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 800825a:	68bb      	ldr	r3, [r7, #8]
 800825c:	4a2a      	ldr	r2, [pc, #168]	; (8008308 <USB_SetTurnaroundTime+0x130>)
 800825e:	4293      	cmp	r3, r2
 8008260:	d906      	bls.n	8008270 <USB_SetTurnaroundTime+0x98>
 8008262:	68bb      	ldr	r3, [r7, #8]
 8008264:	4a29      	ldr	r2, [pc, #164]	; (800830c <USB_SetTurnaroundTime+0x134>)
 8008266:	4293      	cmp	r3, r2
 8008268:	d802      	bhi.n	8008270 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 800826a:	230a      	movs	r3, #10
 800826c:	617b      	str	r3, [r7, #20]
 800826e:	e02b      	b.n	80082c8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 8008270:	68bb      	ldr	r3, [r7, #8]
 8008272:	4a26      	ldr	r2, [pc, #152]	; (800830c <USB_SetTurnaroundTime+0x134>)
 8008274:	4293      	cmp	r3, r2
 8008276:	d906      	bls.n	8008286 <USB_SetTurnaroundTime+0xae>
 8008278:	68bb      	ldr	r3, [r7, #8]
 800827a:	4a25      	ldr	r2, [pc, #148]	; (8008310 <USB_SetTurnaroundTime+0x138>)
 800827c:	4293      	cmp	r3, r2
 800827e:	d202      	bcs.n	8008286 <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 8008280:	2309      	movs	r3, #9
 8008282:	617b      	str	r3, [r7, #20]
 8008284:	e020      	b.n	80082c8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 8008286:	68bb      	ldr	r3, [r7, #8]
 8008288:	4a21      	ldr	r2, [pc, #132]	; (8008310 <USB_SetTurnaroundTime+0x138>)
 800828a:	4293      	cmp	r3, r2
 800828c:	d306      	bcc.n	800829c <USB_SetTurnaroundTime+0xc4>
 800828e:	68bb      	ldr	r3, [r7, #8]
 8008290:	4a20      	ldr	r2, [pc, #128]	; (8008314 <USB_SetTurnaroundTime+0x13c>)
 8008292:	4293      	cmp	r3, r2
 8008294:	d802      	bhi.n	800829c <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 8008296:	2308      	movs	r3, #8
 8008298:	617b      	str	r3, [r7, #20]
 800829a:	e015      	b.n	80082c8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 800829c:	68bb      	ldr	r3, [r7, #8]
 800829e:	4a1d      	ldr	r2, [pc, #116]	; (8008314 <USB_SetTurnaroundTime+0x13c>)
 80082a0:	4293      	cmp	r3, r2
 80082a2:	d906      	bls.n	80082b2 <USB_SetTurnaroundTime+0xda>
 80082a4:	68bb      	ldr	r3, [r7, #8]
 80082a6:	4a1c      	ldr	r2, [pc, #112]	; (8008318 <USB_SetTurnaroundTime+0x140>)
 80082a8:	4293      	cmp	r3, r2
 80082aa:	d202      	bcs.n	80082b2 <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 80082ac:	2307      	movs	r3, #7
 80082ae:	617b      	str	r3, [r7, #20]
 80082b0:	e00a      	b.n	80082c8 <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 80082b2:	2306      	movs	r3, #6
 80082b4:	617b      	str	r3, [r7, #20]
 80082b6:	e007      	b.n	80082c8 <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 80082b8:	79fb      	ldrb	r3, [r7, #7]
 80082ba:	2b00      	cmp	r3, #0
 80082bc:	d102      	bne.n	80082c4 <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 80082be:	2309      	movs	r3, #9
 80082c0:	617b      	str	r3, [r7, #20]
 80082c2:	e001      	b.n	80082c8 <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 80082c4:	2309      	movs	r3, #9
 80082c6:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 80082c8:	68fb      	ldr	r3, [r7, #12]
 80082ca:	68db      	ldr	r3, [r3, #12]
 80082cc:	f423 5270 	bic.w	r2, r3, #15360	; 0x3c00
 80082d0:	68fb      	ldr	r3, [r7, #12]
 80082d2:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 80082d4:	68fb      	ldr	r3, [r7, #12]
 80082d6:	68da      	ldr	r2, [r3, #12]
 80082d8:	697b      	ldr	r3, [r7, #20]
 80082da:	029b      	lsls	r3, r3, #10
 80082dc:	f403 5370 	and.w	r3, r3, #15360	; 0x3c00
 80082e0:	431a      	orrs	r2, r3
 80082e2:	68fb      	ldr	r3, [r7, #12]
 80082e4:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 80082e6:	2300      	movs	r3, #0
}
 80082e8:	4618      	mov	r0, r3
 80082ea:	371c      	adds	r7, #28
 80082ec:	46bd      	mov	sp, r7
 80082ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80082f2:	4770      	bx	lr
 80082f4:	00d8acbf 	.word	0x00d8acbf
 80082f8:	00e4e1c0 	.word	0x00e4e1c0
 80082fc:	00f42400 	.word	0x00f42400
 8008300:	01067380 	.word	0x01067380
 8008304:	011a499f 	.word	0x011a499f
 8008308:	01312cff 	.word	0x01312cff
 800830c:	014ca43f 	.word	0x014ca43f
 8008310:	016e3600 	.word	0x016e3600
 8008314:	01a6ab1f 	.word	0x01a6ab1f
 8008318:	01e84800 	.word	0x01e84800

0800831c <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800831c:	b480      	push	{r7}
 800831e:	b083      	sub	sp, #12
 8008320:	af00      	add	r7, sp, #0
 8008322:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8008324:	687b      	ldr	r3, [r7, #4]
 8008326:	689b      	ldr	r3, [r3, #8]
 8008328:	f043 0201 	orr.w	r2, r3, #1
 800832c:	687b      	ldr	r3, [r7, #4]
 800832e:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8008330:	2300      	movs	r3, #0
}
 8008332:	4618      	mov	r0, r3
 8008334:	370c      	adds	r7, #12
 8008336:	46bd      	mov	sp, r7
 8008338:	f85d 7b04 	ldr.w	r7, [sp], #4
 800833c:	4770      	bx	lr

0800833e <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800833e:	b480      	push	{r7}
 8008340:	b083      	sub	sp, #12
 8008342:	af00      	add	r7, sp, #0
 8008344:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8008346:	687b      	ldr	r3, [r7, #4]
 8008348:	689b      	ldr	r3, [r3, #8]
 800834a:	f023 0201 	bic.w	r2, r3, #1
 800834e:	687b      	ldr	r3, [r7, #4]
 8008350:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8008352:	2300      	movs	r3, #0
}
 8008354:	4618      	mov	r0, r3
 8008356:	370c      	adds	r7, #12
 8008358:	46bd      	mov	sp, r7
 800835a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800835e:	4770      	bx	lr

08008360 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8008360:	b580      	push	{r7, lr}
 8008362:	b084      	sub	sp, #16
 8008364:	af00      	add	r7, sp, #0
 8008366:	6078      	str	r0, [r7, #4]
 8008368:	460b      	mov	r3, r1
 800836a:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 800836c:	2300      	movs	r3, #0
 800836e:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8008370:	687b      	ldr	r3, [r7, #4]
 8008372:	68db      	ldr	r3, [r3, #12]
 8008374:	f023 42c0 	bic.w	r2, r3, #1610612736	; 0x60000000
 8008378:	687b      	ldr	r3, [r7, #4]
 800837a:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 800837c:	78fb      	ldrb	r3, [r7, #3]
 800837e:	2b01      	cmp	r3, #1
 8008380:	d115      	bne.n	80083ae <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8008382:	687b      	ldr	r3, [r7, #4]
 8008384:	68db      	ldr	r3, [r3, #12]
 8008386:	f043 5200 	orr.w	r2, r3, #536870912	; 0x20000000
 800838a:	687b      	ldr	r3, [r7, #4]
 800838c:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 800838e:	2001      	movs	r0, #1
 8008390:	f7f8 ff90 	bl	80012b4 <HAL_Delay>
      ms++;
 8008394:	68fb      	ldr	r3, [r7, #12]
 8008396:	3301      	adds	r3, #1
 8008398:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < 50U));
 800839a:	6878      	ldr	r0, [r7, #4]
 800839c:	f001 fa45 	bl	800982a <USB_GetMode>
 80083a0:	4603      	mov	r3, r0
 80083a2:	2b01      	cmp	r3, #1
 80083a4:	d01e      	beq.n	80083e4 <USB_SetCurrentMode+0x84>
 80083a6:	68fb      	ldr	r3, [r7, #12]
 80083a8:	2b31      	cmp	r3, #49	; 0x31
 80083aa:	d9f0      	bls.n	800838e <USB_SetCurrentMode+0x2e>
 80083ac:	e01a      	b.n	80083e4 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 80083ae:	78fb      	ldrb	r3, [r7, #3]
 80083b0:	2b00      	cmp	r3, #0
 80083b2:	d115      	bne.n	80083e0 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 80083b4:	687b      	ldr	r3, [r7, #4]
 80083b6:	68db      	ldr	r3, [r3, #12]
 80083b8:	f043 4280 	orr.w	r2, r3, #1073741824	; 0x40000000
 80083bc:	687b      	ldr	r3, [r7, #4]
 80083be:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(1U);
 80083c0:	2001      	movs	r0, #1
 80083c2:	f7f8 ff77 	bl	80012b4 <HAL_Delay>
      ms++;
 80083c6:	68fb      	ldr	r3, [r7, #12]
 80083c8:	3301      	adds	r3, #1
 80083ca:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < 50U));
 80083cc:	6878      	ldr	r0, [r7, #4]
 80083ce:	f001 fa2c 	bl	800982a <USB_GetMode>
 80083d2:	4603      	mov	r3, r0
 80083d4:	2b00      	cmp	r3, #0
 80083d6:	d005      	beq.n	80083e4 <USB_SetCurrentMode+0x84>
 80083d8:	68fb      	ldr	r3, [r7, #12]
 80083da:	2b31      	cmp	r3, #49	; 0x31
 80083dc:	d9f0      	bls.n	80083c0 <USB_SetCurrentMode+0x60>
 80083de:	e001      	b.n	80083e4 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 80083e0:	2301      	movs	r3, #1
 80083e2:	e005      	b.n	80083f0 <USB_SetCurrentMode+0x90>
  }

  if (ms == 50U)
 80083e4:	68fb      	ldr	r3, [r7, #12]
 80083e6:	2b32      	cmp	r3, #50	; 0x32
 80083e8:	d101      	bne.n	80083ee <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 80083ea:	2301      	movs	r3, #1
 80083ec:	e000      	b.n	80083f0 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 80083ee:	2300      	movs	r3, #0
}
 80083f0:	4618      	mov	r0, r3
 80083f2:	3710      	adds	r7, #16
 80083f4:	46bd      	mov	sp, r7
 80083f6:	bd80      	pop	{r7, pc}

080083f8 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 80083f8:	b084      	sub	sp, #16
 80083fa:	b580      	push	{r7, lr}
 80083fc:	b086      	sub	sp, #24
 80083fe:	af00      	add	r7, sp, #0
 8008400:	6078      	str	r0, [r7, #4]
 8008402:	f107 0024 	add.w	r0, r7, #36	; 0x24
 8008406:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 800840a:	2300      	movs	r3, #0
 800840c:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800840e:	687b      	ldr	r3, [r7, #4]
 8008410:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8008412:	2300      	movs	r3, #0
 8008414:	613b      	str	r3, [r7, #16]
 8008416:	e009      	b.n	800842c <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8008418:	687a      	ldr	r2, [r7, #4]
 800841a:	693b      	ldr	r3, [r7, #16]
 800841c:	3340      	adds	r3, #64	; 0x40
 800841e:	009b      	lsls	r3, r3, #2
 8008420:	4413      	add	r3, r2
 8008422:	2200      	movs	r2, #0
 8008424:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8008426:	693b      	ldr	r3, [r7, #16]
 8008428:	3301      	adds	r3, #1
 800842a:	613b      	str	r3, [r7, #16]
 800842c:	693b      	ldr	r3, [r7, #16]
 800842e:	2b0e      	cmp	r3, #14
 8008430:	d9f2      	bls.n	8008418 <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8008432:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008434:	2b00      	cmp	r3, #0
 8008436:	d11c      	bne.n	8008472 <USB_DevInit+0x7a>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8008438:	68fb      	ldr	r3, [r7, #12]
 800843a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800843e:	685b      	ldr	r3, [r3, #4]
 8008440:	68fa      	ldr	r2, [r7, #12]
 8008442:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8008446:	f043 0302 	orr.w	r3, r3, #2
 800844a:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 800844c:	687b      	ldr	r3, [r7, #4]
 800844e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008450:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8008454:	687b      	ldr	r3, [r7, #4]
 8008456:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 8008458:	687b      	ldr	r3, [r7, #4]
 800845a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800845c:	f423 2200 	bic.w	r2, r3, #524288	; 0x80000
 8008460:	687b      	ldr	r3, [r7, #4]
 8008462:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 8008464:	687b      	ldr	r3, [r7, #4]
 8008466:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008468:	f423 2280 	bic.w	r2, r3, #262144	; 0x40000
 800846c:	687b      	ldr	r3, [r7, #4]
 800846e:	639a      	str	r2, [r3, #56]	; 0x38
 8008470:	e00b      	b.n	800848a <USB_DevInit+0x92>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 8008472:	687b      	ldr	r3, [r7, #4]
 8008474:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008476:	f423 1200 	bic.w	r2, r3, #2097152	; 0x200000
 800847a:	687b      	ldr	r3, [r7, #4]
 800847c:	639a      	str	r2, [r3, #56]	; 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 800847e:	687b      	ldr	r3, [r7, #4]
 8008480:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8008482:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 8008486:	687b      	ldr	r3, [r7, #4]
 8008488:	639a      	str	r2, [r3, #56]	; 0x38
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) || defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) || defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 800848a:	68fb      	ldr	r3, [r7, #12]
 800848c:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8008490:	461a      	mov	r2, r3
 8008492:	2300      	movs	r3, #0
 8008494:	6013      	str	r3, [r2, #0]

  /* Device mode configuration */
  USBx_DEVICE->DCFG |= DCFG_FRAME_INTERVAL_80;
 8008496:	68fb      	ldr	r3, [r7, #12]
 8008498:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800849c:	4619      	mov	r1, r3
 800849e:	68fb      	ldr	r3, [r7, #12]
 80084a0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80084a4:	461a      	mov	r2, r3
 80084a6:	680b      	ldr	r3, [r1, #0]
 80084a8:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80084aa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80084ac:	2b01      	cmp	r3, #1
 80084ae:	d10c      	bne.n	80084ca <USB_DevInit+0xd2>
  {
    if (cfg.speed == USBD_HS_SPEED)
 80084b0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80084b2:	2b00      	cmp	r3, #0
 80084b4:	d104      	bne.n	80084c0 <USB_DevInit+0xc8>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 80084b6:	2100      	movs	r1, #0
 80084b8:	6878      	ldr	r0, [r7, #4]
 80084ba:	f000 f965 	bl	8008788 <USB_SetDevSpeed>
 80084be:	e008      	b.n	80084d2 <USB_DevInit+0xda>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 80084c0:	2101      	movs	r1, #1
 80084c2:	6878      	ldr	r0, [r7, #4]
 80084c4:	f000 f960 	bl	8008788 <USB_SetDevSpeed>
 80084c8:	e003      	b.n	80084d2 <USB_DevInit+0xda>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 80084ca:	2103      	movs	r1, #3
 80084cc:	6878      	ldr	r0, [r7, #4]
 80084ce:	f000 f95b 	bl	8008788 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 80084d2:	2110      	movs	r1, #16
 80084d4:	6878      	ldr	r0, [r7, #4]
 80084d6:	f000 f8f3 	bl	80086c0 <USB_FlushTxFifo>
 80084da:	4603      	mov	r3, r0
 80084dc:	2b00      	cmp	r3, #0
 80084de:	d001      	beq.n	80084e4 <USB_DevInit+0xec>
  {
    ret = HAL_ERROR;
 80084e0:	2301      	movs	r3, #1
 80084e2:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 80084e4:	6878      	ldr	r0, [r7, #4]
 80084e6:	f000 f91f 	bl	8008728 <USB_FlushRxFifo>
 80084ea:	4603      	mov	r3, r0
 80084ec:	2b00      	cmp	r3, #0
 80084ee:	d001      	beq.n	80084f4 <USB_DevInit+0xfc>
  {
    ret = HAL_ERROR;
 80084f0:	2301      	movs	r3, #1
 80084f2:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 80084f4:	68fb      	ldr	r3, [r7, #12]
 80084f6:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80084fa:	461a      	mov	r2, r3
 80084fc:	2300      	movs	r3, #0
 80084fe:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8008500:	68fb      	ldr	r3, [r7, #12]
 8008502:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008506:	461a      	mov	r2, r3
 8008508:	2300      	movs	r3, #0
 800850a:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 800850c:	68fb      	ldr	r3, [r7, #12]
 800850e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008512:	461a      	mov	r2, r3
 8008514:	2300      	movs	r3, #0
 8008516:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8008518:	2300      	movs	r3, #0
 800851a:	613b      	str	r3, [r7, #16]
 800851c:	e043      	b.n	80085a6 <USB_DevInit+0x1ae>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800851e:	693b      	ldr	r3, [r7, #16]
 8008520:	015a      	lsls	r2, r3, #5
 8008522:	68fb      	ldr	r3, [r7, #12]
 8008524:	4413      	add	r3, r2
 8008526:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800852a:	681b      	ldr	r3, [r3, #0]
 800852c:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8008530:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8008534:	d118      	bne.n	8008568 <USB_DevInit+0x170>
    {
      if (i == 0U)
 8008536:	693b      	ldr	r3, [r7, #16]
 8008538:	2b00      	cmp	r3, #0
 800853a:	d10a      	bne.n	8008552 <USB_DevInit+0x15a>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 800853c:	693b      	ldr	r3, [r7, #16]
 800853e:	015a      	lsls	r2, r3, #5
 8008540:	68fb      	ldr	r3, [r7, #12]
 8008542:	4413      	add	r3, r2
 8008544:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008548:	461a      	mov	r2, r3
 800854a:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 800854e:	6013      	str	r3, [r2, #0]
 8008550:	e013      	b.n	800857a <USB_DevInit+0x182>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8008552:	693b      	ldr	r3, [r7, #16]
 8008554:	015a      	lsls	r2, r3, #5
 8008556:	68fb      	ldr	r3, [r7, #12]
 8008558:	4413      	add	r3, r2
 800855a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800855e:	461a      	mov	r2, r3
 8008560:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 8008564:	6013      	str	r3, [r2, #0]
 8008566:	e008      	b.n	800857a <USB_DevInit+0x182>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8008568:	693b      	ldr	r3, [r7, #16]
 800856a:	015a      	lsls	r2, r3, #5
 800856c:	68fb      	ldr	r3, [r7, #12]
 800856e:	4413      	add	r3, r2
 8008570:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008574:	461a      	mov	r2, r3
 8008576:	2300      	movs	r3, #0
 8008578:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 800857a:	693b      	ldr	r3, [r7, #16]
 800857c:	015a      	lsls	r2, r3, #5
 800857e:	68fb      	ldr	r3, [r7, #12]
 8008580:	4413      	add	r3, r2
 8008582:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008586:	461a      	mov	r2, r3
 8008588:	2300      	movs	r3, #0
 800858a:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 800858c:	693b      	ldr	r3, [r7, #16]
 800858e:	015a      	lsls	r2, r3, #5
 8008590:	68fb      	ldr	r3, [r7, #12]
 8008592:	4413      	add	r3, r2
 8008594:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008598:	461a      	mov	r2, r3
 800859a:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 800859e:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 80085a0:	693b      	ldr	r3, [r7, #16]
 80085a2:	3301      	adds	r3, #1
 80085a4:	613b      	str	r3, [r7, #16]
 80085a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80085a8:	693a      	ldr	r2, [r7, #16]
 80085aa:	429a      	cmp	r2, r3
 80085ac:	d3b7      	bcc.n	800851e <USB_DevInit+0x126>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 80085ae:	2300      	movs	r3, #0
 80085b0:	613b      	str	r3, [r7, #16]
 80085b2:	e043      	b.n	800863c <USB_DevInit+0x244>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80085b4:	693b      	ldr	r3, [r7, #16]
 80085b6:	015a      	lsls	r2, r3, #5
 80085b8:	68fb      	ldr	r3, [r7, #12]
 80085ba:	4413      	add	r3, r2
 80085bc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80085c0:	681b      	ldr	r3, [r3, #0]
 80085c2:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80085c6:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80085ca:	d118      	bne.n	80085fe <USB_DevInit+0x206>
    {
      if (i == 0U)
 80085cc:	693b      	ldr	r3, [r7, #16]
 80085ce:	2b00      	cmp	r3, #0
 80085d0:	d10a      	bne.n	80085e8 <USB_DevInit+0x1f0>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 80085d2:	693b      	ldr	r3, [r7, #16]
 80085d4:	015a      	lsls	r2, r3, #5
 80085d6:	68fb      	ldr	r3, [r7, #12]
 80085d8:	4413      	add	r3, r2
 80085da:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80085de:	461a      	mov	r2, r3
 80085e0:	f04f 6300 	mov.w	r3, #134217728	; 0x8000000
 80085e4:	6013      	str	r3, [r2, #0]
 80085e6:	e013      	b.n	8008610 <USB_DevInit+0x218>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 80085e8:	693b      	ldr	r3, [r7, #16]
 80085ea:	015a      	lsls	r2, r3, #5
 80085ec:	68fb      	ldr	r3, [r7, #12]
 80085ee:	4413      	add	r3, r2
 80085f0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80085f4:	461a      	mov	r2, r3
 80085f6:	f04f 4390 	mov.w	r3, #1207959552	; 0x48000000
 80085fa:	6013      	str	r3, [r2, #0]
 80085fc:	e008      	b.n	8008610 <USB_DevInit+0x218>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 80085fe:	693b      	ldr	r3, [r7, #16]
 8008600:	015a      	lsls	r2, r3, #5
 8008602:	68fb      	ldr	r3, [r7, #12]
 8008604:	4413      	add	r3, r2
 8008606:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800860a:	461a      	mov	r2, r3
 800860c:	2300      	movs	r3, #0
 800860e:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8008610:	693b      	ldr	r3, [r7, #16]
 8008612:	015a      	lsls	r2, r3, #5
 8008614:	68fb      	ldr	r3, [r7, #12]
 8008616:	4413      	add	r3, r2
 8008618:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800861c:	461a      	mov	r2, r3
 800861e:	2300      	movs	r3, #0
 8008620:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8008622:	693b      	ldr	r3, [r7, #16]
 8008624:	015a      	lsls	r2, r3, #5
 8008626:	68fb      	ldr	r3, [r7, #12]
 8008628:	4413      	add	r3, r2
 800862a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800862e:	461a      	mov	r2, r3
 8008630:	f64f 337f 	movw	r3, #64383	; 0xfb7f
 8008634:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8008636:	693b      	ldr	r3, [r7, #16]
 8008638:	3301      	adds	r3, #1
 800863a:	613b      	str	r3, [r7, #16]
 800863c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800863e:	693a      	ldr	r2, [r7, #16]
 8008640:	429a      	cmp	r2, r3
 8008642:	d3b7      	bcc.n	80085b4 <USB_DevInit+0x1bc>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8008644:	68fb      	ldr	r3, [r7, #12]
 8008646:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800864a:	691b      	ldr	r3, [r3, #16]
 800864c:	68fa      	ldr	r2, [r7, #12]
 800864e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8008652:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8008656:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8008658:	687b      	ldr	r3, [r7, #4]
 800865a:	2200      	movs	r2, #0
 800865c:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 800865e:	687b      	ldr	r3, [r7, #4]
 8008660:	f06f 4280 	mvn.w	r2, #1073741824	; 0x40000000
 8008664:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8008666:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8008668:	2b00      	cmp	r3, #0
 800866a:	d105      	bne.n	8008678 <USB_DevInit+0x280>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 800866c:	687b      	ldr	r3, [r7, #4]
 800866e:	699b      	ldr	r3, [r3, #24]
 8008670:	f043 0210 	orr.w	r2, r3, #16
 8008674:	687b      	ldr	r3, [r7, #4]
 8008676:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8008678:	687b      	ldr	r3, [r7, #4]
 800867a:	699a      	ldr	r2, [r3, #24]
 800867c:	4b0f      	ldr	r3, [pc, #60]	; (80086bc <USB_DevInit+0x2c4>)
 800867e:	4313      	orrs	r3, r2
 8008680:	687a      	ldr	r2, [r7, #4]
 8008682:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8008684:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8008686:	2b00      	cmp	r3, #0
 8008688:	d005      	beq.n	8008696 <USB_DevInit+0x29e>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 800868a:	687b      	ldr	r3, [r7, #4]
 800868c:	699b      	ldr	r3, [r3, #24]
 800868e:	f043 0208 	orr.w	r2, r3, #8
 8008692:	687b      	ldr	r3, [r7, #4]
 8008694:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 8008696:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8008698:	2b01      	cmp	r3, #1
 800869a:	d107      	bne.n	80086ac <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 800869c:	687b      	ldr	r3, [r7, #4]
 800869e:	699b      	ldr	r3, [r3, #24]
 80086a0:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 80086a4:	f043 0304 	orr.w	r3, r3, #4
 80086a8:	687a      	ldr	r2, [r7, #4]
 80086aa:	6193      	str	r3, [r2, #24]
  }

  return ret;
 80086ac:	7dfb      	ldrb	r3, [r7, #23]
}
 80086ae:	4618      	mov	r0, r3
 80086b0:	3718      	adds	r7, #24
 80086b2:	46bd      	mov	sp, r7
 80086b4:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80086b8:	b004      	add	sp, #16
 80086ba:	4770      	bx	lr
 80086bc:	803c3800 	.word	0x803c3800

080086c0 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 80086c0:	b480      	push	{r7}
 80086c2:	b085      	sub	sp, #20
 80086c4:	af00      	add	r7, sp, #0
 80086c6:	6078      	str	r0, [r7, #4]
 80086c8:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 80086ca:	2300      	movs	r3, #0
 80086cc:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80086ce:	68fb      	ldr	r3, [r7, #12]
 80086d0:	3301      	adds	r3, #1
 80086d2:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 80086d4:	68fb      	ldr	r3, [r7, #12]
 80086d6:	4a13      	ldr	r2, [pc, #76]	; (8008724 <USB_FlushTxFifo+0x64>)
 80086d8:	4293      	cmp	r3, r2
 80086da:	d901      	bls.n	80086e0 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 80086dc:	2303      	movs	r3, #3
 80086de:	e01b      	b.n	8008718 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80086e0:	687b      	ldr	r3, [r7, #4]
 80086e2:	691b      	ldr	r3, [r3, #16]
 80086e4:	2b00      	cmp	r3, #0
 80086e6:	daf2      	bge.n	80086ce <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 80086e8:	2300      	movs	r3, #0
 80086ea:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 80086ec:	683b      	ldr	r3, [r7, #0]
 80086ee:	019b      	lsls	r3, r3, #6
 80086f0:	f043 0220 	orr.w	r2, r3, #32
 80086f4:	687b      	ldr	r3, [r7, #4]
 80086f6:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80086f8:	68fb      	ldr	r3, [r7, #12]
 80086fa:	3301      	adds	r3, #1
 80086fc:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 80086fe:	68fb      	ldr	r3, [r7, #12]
 8008700:	4a08      	ldr	r2, [pc, #32]	; (8008724 <USB_FlushTxFifo+0x64>)
 8008702:	4293      	cmp	r3, r2
 8008704:	d901      	bls.n	800870a <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8008706:	2303      	movs	r3, #3
 8008708:	e006      	b.n	8008718 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800870a:	687b      	ldr	r3, [r7, #4]
 800870c:	691b      	ldr	r3, [r3, #16]
 800870e:	f003 0320 	and.w	r3, r3, #32
 8008712:	2b20      	cmp	r3, #32
 8008714:	d0f0      	beq.n	80086f8 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8008716:	2300      	movs	r3, #0
}
 8008718:	4618      	mov	r0, r3
 800871a:	3714      	adds	r7, #20
 800871c:	46bd      	mov	sp, r7
 800871e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008722:	4770      	bx	lr
 8008724:	00030d40 	.word	0x00030d40

08008728 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8008728:	b480      	push	{r7}
 800872a:	b085      	sub	sp, #20
 800872c:	af00      	add	r7, sp, #0
 800872e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8008730:	2300      	movs	r3, #0
 8008732:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8008734:	68fb      	ldr	r3, [r7, #12]
 8008736:	3301      	adds	r3, #1
 8008738:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800873a:	68fb      	ldr	r3, [r7, #12]
 800873c:	4a11      	ldr	r2, [pc, #68]	; (8008784 <USB_FlushRxFifo+0x5c>)
 800873e:	4293      	cmp	r3, r2
 8008740:	d901      	bls.n	8008746 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8008742:	2303      	movs	r3, #3
 8008744:	e018      	b.n	8008778 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8008746:	687b      	ldr	r3, [r7, #4]
 8008748:	691b      	ldr	r3, [r3, #16]
 800874a:	2b00      	cmp	r3, #0
 800874c:	daf2      	bge.n	8008734 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 800874e:	2300      	movs	r3, #0
 8008750:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8008752:	687b      	ldr	r3, [r7, #4]
 8008754:	2210      	movs	r2, #16
 8008756:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8008758:	68fb      	ldr	r3, [r7, #12]
 800875a:	3301      	adds	r3, #1
 800875c:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800875e:	68fb      	ldr	r3, [r7, #12]
 8008760:	4a08      	ldr	r2, [pc, #32]	; (8008784 <USB_FlushRxFifo+0x5c>)
 8008762:	4293      	cmp	r3, r2
 8008764:	d901      	bls.n	800876a <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8008766:	2303      	movs	r3, #3
 8008768:	e006      	b.n	8008778 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800876a:	687b      	ldr	r3, [r7, #4]
 800876c:	691b      	ldr	r3, [r3, #16]
 800876e:	f003 0310 	and.w	r3, r3, #16
 8008772:	2b10      	cmp	r3, #16
 8008774:	d0f0      	beq.n	8008758 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8008776:	2300      	movs	r3, #0
}
 8008778:	4618      	mov	r0, r3
 800877a:	3714      	adds	r7, #20
 800877c:	46bd      	mov	sp, r7
 800877e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008782:	4770      	bx	lr
 8008784:	00030d40 	.word	0x00030d40

08008788 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8008788:	b480      	push	{r7}
 800878a:	b085      	sub	sp, #20
 800878c:	af00      	add	r7, sp, #0
 800878e:	6078      	str	r0, [r7, #4]
 8008790:	460b      	mov	r3, r1
 8008792:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008794:	687b      	ldr	r3, [r7, #4]
 8008796:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8008798:	68fb      	ldr	r3, [r7, #12]
 800879a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800879e:	681a      	ldr	r2, [r3, #0]
 80087a0:	78fb      	ldrb	r3, [r7, #3]
 80087a2:	68f9      	ldr	r1, [r7, #12]
 80087a4:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80087a8:	4313      	orrs	r3, r2
 80087aa:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 80087ac:	2300      	movs	r3, #0
}
 80087ae:	4618      	mov	r0, r3
 80087b0:	3714      	adds	r7, #20
 80087b2:	46bd      	mov	sp, r7
 80087b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087b8:	4770      	bx	lr

080087ba <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(USB_OTG_GlobalTypeDef *USBx)
{
 80087ba:	b480      	push	{r7}
 80087bc:	b087      	sub	sp, #28
 80087be:	af00      	add	r7, sp, #0
 80087c0:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80087c2:	687b      	ldr	r3, [r7, #4]
 80087c4:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 80087c6:	693b      	ldr	r3, [r7, #16]
 80087c8:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80087cc:	689b      	ldr	r3, [r3, #8]
 80087ce:	f003 0306 	and.w	r3, r3, #6
 80087d2:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 80087d4:	68fb      	ldr	r3, [r7, #12]
 80087d6:	2b00      	cmp	r3, #0
 80087d8:	d102      	bne.n	80087e0 <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 80087da:	2300      	movs	r3, #0
 80087dc:	75fb      	strb	r3, [r7, #23]
 80087de:	e00a      	b.n	80087f6 <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 80087e0:	68fb      	ldr	r3, [r7, #12]
 80087e2:	2b02      	cmp	r3, #2
 80087e4:	d002      	beq.n	80087ec <USB_GetDevSpeed+0x32>
 80087e6:	68fb      	ldr	r3, [r7, #12]
 80087e8:	2b06      	cmp	r3, #6
 80087ea:	d102      	bne.n	80087f2 <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 80087ec:	2302      	movs	r3, #2
 80087ee:	75fb      	strb	r3, [r7, #23]
 80087f0:	e001      	b.n	80087f6 <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 80087f2:	230f      	movs	r3, #15
 80087f4:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 80087f6:	7dfb      	ldrb	r3, [r7, #23]
}
 80087f8:	4618      	mov	r0, r3
 80087fa:	371c      	adds	r7, #28
 80087fc:	46bd      	mov	sp, r7
 80087fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008802:	4770      	bx	lr

08008804 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8008804:	b480      	push	{r7}
 8008806:	b085      	sub	sp, #20
 8008808:	af00      	add	r7, sp, #0
 800880a:	6078      	str	r0, [r7, #4]
 800880c:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800880e:	687b      	ldr	r3, [r7, #4]
 8008810:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8008812:	683b      	ldr	r3, [r7, #0]
 8008814:	781b      	ldrb	r3, [r3, #0]
 8008816:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8008818:	683b      	ldr	r3, [r7, #0]
 800881a:	785b      	ldrb	r3, [r3, #1]
 800881c:	2b01      	cmp	r3, #1
 800881e:	d13a      	bne.n	8008896 <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 8008820:	68fb      	ldr	r3, [r7, #12]
 8008822:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008826:	69da      	ldr	r2, [r3, #28]
 8008828:	683b      	ldr	r3, [r7, #0]
 800882a:	781b      	ldrb	r3, [r3, #0]
 800882c:	f003 030f 	and.w	r3, r3, #15
 8008830:	2101      	movs	r1, #1
 8008832:	fa01 f303 	lsl.w	r3, r1, r3
 8008836:	b29b      	uxth	r3, r3
 8008838:	68f9      	ldr	r1, [r7, #12]
 800883a:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800883e:	4313      	orrs	r3, r2
 8008840:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 8008842:	68bb      	ldr	r3, [r7, #8]
 8008844:	015a      	lsls	r2, r3, #5
 8008846:	68fb      	ldr	r3, [r7, #12]
 8008848:	4413      	add	r3, r2
 800884a:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800884e:	681b      	ldr	r3, [r3, #0]
 8008850:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8008854:	2b00      	cmp	r3, #0
 8008856:	d155      	bne.n	8008904 <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8008858:	68bb      	ldr	r3, [r7, #8]
 800885a:	015a      	lsls	r2, r3, #5
 800885c:	68fb      	ldr	r3, [r7, #12]
 800885e:	4413      	add	r3, r2
 8008860:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008864:	681a      	ldr	r2, [r3, #0]
 8008866:	683b      	ldr	r3, [r7, #0]
 8008868:	68db      	ldr	r3, [r3, #12]
 800886a:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800886e:	683b      	ldr	r3, [r7, #0]
 8008870:	791b      	ldrb	r3, [r3, #4]
 8008872:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8008874:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8008876:	68bb      	ldr	r3, [r7, #8]
 8008878:	059b      	lsls	r3, r3, #22
 800887a:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800887c:	4313      	orrs	r3, r2
 800887e:	68ba      	ldr	r2, [r7, #8]
 8008880:	0151      	lsls	r1, r2, #5
 8008882:	68fa      	ldr	r2, [r7, #12]
 8008884:	440a      	add	r2, r1
 8008886:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800888a:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800888e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8008892:	6013      	str	r3, [r2, #0]
 8008894:	e036      	b.n	8008904 <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 8008896:	68fb      	ldr	r3, [r7, #12]
 8008898:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800889c:	69da      	ldr	r2, [r3, #28]
 800889e:	683b      	ldr	r3, [r7, #0]
 80088a0:	781b      	ldrb	r3, [r3, #0]
 80088a2:	f003 030f 	and.w	r3, r3, #15
 80088a6:	2101      	movs	r1, #1
 80088a8:	fa01 f303 	lsl.w	r3, r1, r3
 80088ac:	041b      	lsls	r3, r3, #16
 80088ae:	68f9      	ldr	r1, [r7, #12]
 80088b0:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80088b4:	4313      	orrs	r3, r2
 80088b6:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 80088b8:	68bb      	ldr	r3, [r7, #8]
 80088ba:	015a      	lsls	r2, r3, #5
 80088bc:	68fb      	ldr	r3, [r7, #12]
 80088be:	4413      	add	r3, r2
 80088c0:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80088c4:	681b      	ldr	r3, [r3, #0]
 80088c6:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 80088ca:	2b00      	cmp	r3, #0
 80088cc:	d11a      	bne.n	8008904 <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 80088ce:	68bb      	ldr	r3, [r7, #8]
 80088d0:	015a      	lsls	r2, r3, #5
 80088d2:	68fb      	ldr	r3, [r7, #12]
 80088d4:	4413      	add	r3, r2
 80088d6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80088da:	681a      	ldr	r2, [r3, #0]
 80088dc:	683b      	ldr	r3, [r7, #0]
 80088de:	68db      	ldr	r3, [r3, #12]
 80088e0:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 80088e4:	683b      	ldr	r3, [r7, #0]
 80088e6:	791b      	ldrb	r3, [r3, #4]
 80088e8:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 80088ea:	430b      	orrs	r3, r1
 80088ec:	4313      	orrs	r3, r2
 80088ee:	68ba      	ldr	r2, [r7, #8]
 80088f0:	0151      	lsls	r1, r2, #5
 80088f2:	68fa      	ldr	r2, [r7, #12]
 80088f4:	440a      	add	r2, r1
 80088f6:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80088fa:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80088fe:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8008902:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 8008904:	2300      	movs	r3, #0
}
 8008906:	4618      	mov	r0, r3
 8008908:	3714      	adds	r7, #20
 800890a:	46bd      	mov	sp, r7
 800890c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008910:	4770      	bx	lr
	...

08008914 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8008914:	b480      	push	{r7}
 8008916:	b085      	sub	sp, #20
 8008918:	af00      	add	r7, sp, #0
 800891a:	6078      	str	r0, [r7, #4]
 800891c:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800891e:	687b      	ldr	r3, [r7, #4]
 8008920:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8008922:	683b      	ldr	r3, [r7, #0]
 8008924:	781b      	ldrb	r3, [r3, #0]
 8008926:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 8008928:	683b      	ldr	r3, [r7, #0]
 800892a:	785b      	ldrb	r3, [r3, #1]
 800892c:	2b01      	cmp	r3, #1
 800892e:	d161      	bne.n	80089f4 <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8008930:	68bb      	ldr	r3, [r7, #8]
 8008932:	015a      	lsls	r2, r3, #5
 8008934:	68fb      	ldr	r3, [r7, #12]
 8008936:	4413      	add	r3, r2
 8008938:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 800893c:	681b      	ldr	r3, [r3, #0]
 800893e:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8008942:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8008946:	d11f      	bne.n	8008988 <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 8008948:	68bb      	ldr	r3, [r7, #8]
 800894a:	015a      	lsls	r2, r3, #5
 800894c:	68fb      	ldr	r3, [r7, #12]
 800894e:	4413      	add	r3, r2
 8008950:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008954:	681b      	ldr	r3, [r3, #0]
 8008956:	68ba      	ldr	r2, [r7, #8]
 8008958:	0151      	lsls	r1, r2, #5
 800895a:	68fa      	ldr	r2, [r7, #12]
 800895c:	440a      	add	r2, r1
 800895e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008962:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8008966:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 8008968:	68bb      	ldr	r3, [r7, #8]
 800896a:	015a      	lsls	r2, r3, #5
 800896c:	68fb      	ldr	r3, [r7, #12]
 800896e:	4413      	add	r3, r2
 8008970:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008974:	681b      	ldr	r3, [r3, #0]
 8008976:	68ba      	ldr	r2, [r7, #8]
 8008978:	0151      	lsls	r1, r2, #5
 800897a:	68fa      	ldr	r2, [r7, #12]
 800897c:	440a      	add	r2, r1
 800897e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008982:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8008986:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8008988:	68fb      	ldr	r3, [r7, #12]
 800898a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800898e:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8008990:	683b      	ldr	r3, [r7, #0]
 8008992:	781b      	ldrb	r3, [r3, #0]
 8008994:	f003 030f 	and.w	r3, r3, #15
 8008998:	2101      	movs	r1, #1
 800899a:	fa01 f303 	lsl.w	r3, r1, r3
 800899e:	b29b      	uxth	r3, r3
 80089a0:	43db      	mvns	r3, r3
 80089a2:	68f9      	ldr	r1, [r7, #12]
 80089a4:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80089a8:	4013      	ands	r3, r2
 80089aa:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 80089ac:	68fb      	ldr	r3, [r7, #12]
 80089ae:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80089b2:	69da      	ldr	r2, [r3, #28]
 80089b4:	683b      	ldr	r3, [r7, #0]
 80089b6:	781b      	ldrb	r3, [r3, #0]
 80089b8:	f003 030f 	and.w	r3, r3, #15
 80089bc:	2101      	movs	r1, #1
 80089be:	fa01 f303 	lsl.w	r3, r1, r3
 80089c2:	b29b      	uxth	r3, r3
 80089c4:	43db      	mvns	r3, r3
 80089c6:	68f9      	ldr	r1, [r7, #12]
 80089c8:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 80089cc:	4013      	ands	r3, r2
 80089ce:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 80089d0:	68bb      	ldr	r3, [r7, #8]
 80089d2:	015a      	lsls	r2, r3, #5
 80089d4:	68fb      	ldr	r3, [r7, #12]
 80089d6:	4413      	add	r3, r2
 80089d8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80089dc:	681a      	ldr	r2, [r3, #0]
 80089de:	68bb      	ldr	r3, [r7, #8]
 80089e0:	0159      	lsls	r1, r3, #5
 80089e2:	68fb      	ldr	r3, [r7, #12]
 80089e4:	440b      	add	r3, r1
 80089e6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80089ea:	4619      	mov	r1, r3
 80089ec:	4b35      	ldr	r3, [pc, #212]	; (8008ac4 <USB_DeactivateEndpoint+0x1b0>)
 80089ee:	4013      	ands	r3, r2
 80089f0:	600b      	str	r3, [r1, #0]
 80089f2:	e060      	b.n	8008ab6 <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80089f4:	68bb      	ldr	r3, [r7, #8]
 80089f6:	015a      	lsls	r2, r3, #5
 80089f8:	68fb      	ldr	r3, [r7, #12]
 80089fa:	4413      	add	r3, r2
 80089fc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008a00:	681b      	ldr	r3, [r3, #0]
 8008a02:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 8008a06:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8008a0a:	d11f      	bne.n	8008a4c <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8008a0c:	68bb      	ldr	r3, [r7, #8]
 8008a0e:	015a      	lsls	r2, r3, #5
 8008a10:	68fb      	ldr	r3, [r7, #12]
 8008a12:	4413      	add	r3, r2
 8008a14:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008a18:	681b      	ldr	r3, [r3, #0]
 8008a1a:	68ba      	ldr	r2, [r7, #8]
 8008a1c:	0151      	lsls	r1, r2, #5
 8008a1e:	68fa      	ldr	r2, [r7, #12]
 8008a20:	440a      	add	r2, r1
 8008a22:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008a26:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8008a2a:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 8008a2c:	68bb      	ldr	r3, [r7, #8]
 8008a2e:	015a      	lsls	r2, r3, #5
 8008a30:	68fb      	ldr	r3, [r7, #12]
 8008a32:	4413      	add	r3, r2
 8008a34:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008a38:	681b      	ldr	r3, [r3, #0]
 8008a3a:	68ba      	ldr	r2, [r7, #8]
 8008a3c:	0151      	lsls	r1, r2, #5
 8008a3e:	68fa      	ldr	r2, [r7, #12]
 8008a40:	440a      	add	r2, r1
 8008a42:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008a46:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8008a4a:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8008a4c:	68fb      	ldr	r3, [r7, #12]
 8008a4e:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008a52:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8008a54:	683b      	ldr	r3, [r7, #0]
 8008a56:	781b      	ldrb	r3, [r3, #0]
 8008a58:	f003 030f 	and.w	r3, r3, #15
 8008a5c:	2101      	movs	r1, #1
 8008a5e:	fa01 f303 	lsl.w	r3, r1, r3
 8008a62:	041b      	lsls	r3, r3, #16
 8008a64:	43db      	mvns	r3, r3
 8008a66:	68f9      	ldr	r1, [r7, #12]
 8008a68:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8008a6c:	4013      	ands	r3, r2
 8008a6e:	63cb      	str	r3, [r1, #60]	; 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8008a70:	68fb      	ldr	r3, [r7, #12]
 8008a72:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008a76:	69da      	ldr	r2, [r3, #28]
 8008a78:	683b      	ldr	r3, [r7, #0]
 8008a7a:	781b      	ldrb	r3, [r3, #0]
 8008a7c:	f003 030f 	and.w	r3, r3, #15
 8008a80:	2101      	movs	r1, #1
 8008a82:	fa01 f303 	lsl.w	r3, r1, r3
 8008a86:	041b      	lsls	r3, r3, #16
 8008a88:	43db      	mvns	r3, r3
 8008a8a:	68f9      	ldr	r1, [r7, #12]
 8008a8c:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8008a90:	4013      	ands	r3, r2
 8008a92:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 8008a94:	68bb      	ldr	r3, [r7, #8]
 8008a96:	015a      	lsls	r2, r3, #5
 8008a98:	68fb      	ldr	r3, [r7, #12]
 8008a9a:	4413      	add	r3, r2
 8008a9c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008aa0:	681a      	ldr	r2, [r3, #0]
 8008aa2:	68bb      	ldr	r3, [r7, #8]
 8008aa4:	0159      	lsls	r1, r3, #5
 8008aa6:	68fb      	ldr	r3, [r7, #12]
 8008aa8:	440b      	add	r3, r1
 8008aaa:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008aae:	4619      	mov	r1, r3
 8008ab0:	4b05      	ldr	r3, [pc, #20]	; (8008ac8 <USB_DeactivateEndpoint+0x1b4>)
 8008ab2:	4013      	ands	r3, r2
 8008ab4:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 8008ab6:	2300      	movs	r3, #0
}
 8008ab8:	4618      	mov	r0, r3
 8008aba:	3714      	adds	r7, #20
 8008abc:	46bd      	mov	sp, r7
 8008abe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ac2:	4770      	bx	lr
 8008ac4:	ec337800 	.word	0xec337800
 8008ac8:	eff37800 	.word	0xeff37800

08008acc <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 8008acc:	b580      	push	{r7, lr}
 8008ace:	b08a      	sub	sp, #40	; 0x28
 8008ad0:	af02      	add	r7, sp, #8
 8008ad2:	60f8      	str	r0, [r7, #12]
 8008ad4:	60b9      	str	r1, [r7, #8]
 8008ad6:	4613      	mov	r3, r2
 8008ad8:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008ada:	68fb      	ldr	r3, [r7, #12]
 8008adc:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 8008ade:	68bb      	ldr	r3, [r7, #8]
 8008ae0:	781b      	ldrb	r3, [r3, #0]
 8008ae2:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 8008ae4:	68bb      	ldr	r3, [r7, #8]
 8008ae6:	785b      	ldrb	r3, [r3, #1]
 8008ae8:	2b01      	cmp	r3, #1
 8008aea:	f040 815c 	bne.w	8008da6 <USB_EPStartXfer+0x2da>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 8008aee:	68bb      	ldr	r3, [r7, #8]
 8008af0:	699b      	ldr	r3, [r3, #24]
 8008af2:	2b00      	cmp	r3, #0
 8008af4:	d132      	bne.n	8008b5c <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8008af6:	69bb      	ldr	r3, [r7, #24]
 8008af8:	015a      	lsls	r2, r3, #5
 8008afa:	69fb      	ldr	r3, [r7, #28]
 8008afc:	4413      	add	r3, r2
 8008afe:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008b02:	691b      	ldr	r3, [r3, #16]
 8008b04:	69ba      	ldr	r2, [r7, #24]
 8008b06:	0151      	lsls	r1, r2, #5
 8008b08:	69fa      	ldr	r2, [r7, #28]
 8008b0a:	440a      	add	r2, r1
 8008b0c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008b10:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8008b14:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8008b18:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8008b1a:	69bb      	ldr	r3, [r7, #24]
 8008b1c:	015a      	lsls	r2, r3, #5
 8008b1e:	69fb      	ldr	r3, [r7, #28]
 8008b20:	4413      	add	r3, r2
 8008b22:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008b26:	691b      	ldr	r3, [r3, #16]
 8008b28:	69ba      	ldr	r2, [r7, #24]
 8008b2a:	0151      	lsls	r1, r2, #5
 8008b2c:	69fa      	ldr	r2, [r7, #28]
 8008b2e:	440a      	add	r2, r1
 8008b30:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008b34:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8008b38:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8008b3a:	69bb      	ldr	r3, [r7, #24]
 8008b3c:	015a      	lsls	r2, r3, #5
 8008b3e:	69fb      	ldr	r3, [r7, #28]
 8008b40:	4413      	add	r3, r2
 8008b42:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008b46:	691b      	ldr	r3, [r3, #16]
 8008b48:	69ba      	ldr	r2, [r7, #24]
 8008b4a:	0151      	lsls	r1, r2, #5
 8008b4c:	69fa      	ldr	r2, [r7, #28]
 8008b4e:	440a      	add	r2, r1
 8008b50:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008b54:	0cdb      	lsrs	r3, r3, #19
 8008b56:	04db      	lsls	r3, r3, #19
 8008b58:	6113      	str	r3, [r2, #16]
 8008b5a:	e074      	b.n	8008c46 <USB_EPStartXfer+0x17a>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8008b5c:	69bb      	ldr	r3, [r7, #24]
 8008b5e:	015a      	lsls	r2, r3, #5
 8008b60:	69fb      	ldr	r3, [r7, #28]
 8008b62:	4413      	add	r3, r2
 8008b64:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008b68:	691b      	ldr	r3, [r3, #16]
 8008b6a:	69ba      	ldr	r2, [r7, #24]
 8008b6c:	0151      	lsls	r1, r2, #5
 8008b6e:	69fa      	ldr	r2, [r7, #28]
 8008b70:	440a      	add	r2, r1
 8008b72:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008b76:	0cdb      	lsrs	r3, r3, #19
 8008b78:	04db      	lsls	r3, r3, #19
 8008b7a:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8008b7c:	69bb      	ldr	r3, [r7, #24]
 8008b7e:	015a      	lsls	r2, r3, #5
 8008b80:	69fb      	ldr	r3, [r7, #28]
 8008b82:	4413      	add	r3, r2
 8008b84:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008b88:	691b      	ldr	r3, [r3, #16]
 8008b8a:	69ba      	ldr	r2, [r7, #24]
 8008b8c:	0151      	lsls	r1, r2, #5
 8008b8e:	69fa      	ldr	r2, [r7, #28]
 8008b90:	440a      	add	r2, r1
 8008b92:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008b96:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8008b9a:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8008b9e:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 8008ba0:	69bb      	ldr	r3, [r7, #24]
 8008ba2:	015a      	lsls	r2, r3, #5
 8008ba4:	69fb      	ldr	r3, [r7, #28]
 8008ba6:	4413      	add	r3, r2
 8008ba8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008bac:	691a      	ldr	r2, [r3, #16]
                                     (((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket) << 19));
 8008bae:	68bb      	ldr	r3, [r7, #8]
 8008bb0:	6999      	ldr	r1, [r3, #24]
 8008bb2:	68bb      	ldr	r3, [r7, #8]
 8008bb4:	68db      	ldr	r3, [r3, #12]
 8008bb6:	440b      	add	r3, r1
 8008bb8:	1e59      	subs	r1, r3, #1
 8008bba:	68bb      	ldr	r3, [r7, #8]
 8008bbc:	68db      	ldr	r3, [r3, #12]
 8008bbe:	fbb1 f3f3 	udiv	r3, r1, r3
 8008bc2:	04d9      	lsls	r1, r3, #19
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT &
 8008bc4:	4b9d      	ldr	r3, [pc, #628]	; (8008e3c <USB_EPStartXfer+0x370>)
 8008bc6:	400b      	ands	r3, r1
 8008bc8:	69b9      	ldr	r1, [r7, #24]
 8008bca:	0148      	lsls	r0, r1, #5
 8008bcc:	69f9      	ldr	r1, [r7, #28]
 8008bce:	4401      	add	r1, r0
 8008bd0:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 8008bd4:	4313      	orrs	r3, r2
 8008bd6:	610b      	str	r3, [r1, #16]

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 8008bd8:	69bb      	ldr	r3, [r7, #24]
 8008bda:	015a      	lsls	r2, r3, #5
 8008bdc:	69fb      	ldr	r3, [r7, #28]
 8008bde:	4413      	add	r3, r2
 8008be0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008be4:	691a      	ldr	r2, [r3, #16]
 8008be6:	68bb      	ldr	r3, [r7, #8]
 8008be8:	699b      	ldr	r3, [r3, #24]
 8008bea:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008bee:	69b9      	ldr	r1, [r7, #24]
 8008bf0:	0148      	lsls	r0, r1, #5
 8008bf2:	69f9      	ldr	r1, [r7, #28]
 8008bf4:	4401      	add	r1, r0
 8008bf6:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 8008bfa:	4313      	orrs	r3, r2
 8008bfc:	610b      	str	r3, [r1, #16]

      if (ep->type == EP_TYPE_ISOC)
 8008bfe:	68bb      	ldr	r3, [r7, #8]
 8008c00:	791b      	ldrb	r3, [r3, #4]
 8008c02:	2b01      	cmp	r3, #1
 8008c04:	d11f      	bne.n	8008c46 <USB_EPStartXfer+0x17a>
      {
        USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 8008c06:	69bb      	ldr	r3, [r7, #24]
 8008c08:	015a      	lsls	r2, r3, #5
 8008c0a:	69fb      	ldr	r3, [r7, #28]
 8008c0c:	4413      	add	r3, r2
 8008c0e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008c12:	691b      	ldr	r3, [r3, #16]
 8008c14:	69ba      	ldr	r2, [r7, #24]
 8008c16:	0151      	lsls	r1, r2, #5
 8008c18:	69fa      	ldr	r2, [r7, #28]
 8008c1a:	440a      	add	r2, r1
 8008c1c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008c20:	f023 43c0 	bic.w	r3, r3, #1610612736	; 0x60000000
 8008c24:	6113      	str	r3, [r2, #16]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & (1U << 29));
 8008c26:	69bb      	ldr	r3, [r7, #24]
 8008c28:	015a      	lsls	r2, r3, #5
 8008c2a:	69fb      	ldr	r3, [r7, #28]
 8008c2c:	4413      	add	r3, r2
 8008c2e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008c32:	691b      	ldr	r3, [r3, #16]
 8008c34:	69ba      	ldr	r2, [r7, #24]
 8008c36:	0151      	lsls	r1, r2, #5
 8008c38:	69fa      	ldr	r2, [r7, #28]
 8008c3a:	440a      	add	r2, r1
 8008c3c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008c40:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8008c44:	6113      	str	r3, [r2, #16]
      }
    }

    if (dma == 1U)
 8008c46:	79fb      	ldrb	r3, [r7, #7]
 8008c48:	2b01      	cmp	r3, #1
 8008c4a:	d14b      	bne.n	8008ce4 <USB_EPStartXfer+0x218>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 8008c4c:	68bb      	ldr	r3, [r7, #8]
 8008c4e:	695b      	ldr	r3, [r3, #20]
 8008c50:	2b00      	cmp	r3, #0
 8008c52:	d009      	beq.n	8008c68 <USB_EPStartXfer+0x19c>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 8008c54:	69bb      	ldr	r3, [r7, #24]
 8008c56:	015a      	lsls	r2, r3, #5
 8008c58:	69fb      	ldr	r3, [r7, #28]
 8008c5a:	4413      	add	r3, r2
 8008c5c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008c60:	461a      	mov	r2, r3
 8008c62:	68bb      	ldr	r3, [r7, #8]
 8008c64:	695b      	ldr	r3, [r3, #20]
 8008c66:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 8008c68:	68bb      	ldr	r3, [r7, #8]
 8008c6a:	791b      	ldrb	r3, [r3, #4]
 8008c6c:	2b01      	cmp	r3, #1
 8008c6e:	d128      	bne.n	8008cc2 <USB_EPStartXfer+0x1f6>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8008c70:	69fb      	ldr	r3, [r7, #28]
 8008c72:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008c76:	689b      	ldr	r3, [r3, #8]
 8008c78:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008c7c:	2b00      	cmp	r3, #0
 8008c7e:	d110      	bne.n	8008ca2 <USB_EPStartXfer+0x1d6>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8008c80:	69bb      	ldr	r3, [r7, #24]
 8008c82:	015a      	lsls	r2, r3, #5
 8008c84:	69fb      	ldr	r3, [r7, #28]
 8008c86:	4413      	add	r3, r2
 8008c88:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008c8c:	681b      	ldr	r3, [r3, #0]
 8008c8e:	69ba      	ldr	r2, [r7, #24]
 8008c90:	0151      	lsls	r1, r2, #5
 8008c92:	69fa      	ldr	r2, [r7, #28]
 8008c94:	440a      	add	r2, r1
 8008c96:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008c9a:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8008c9e:	6013      	str	r3, [r2, #0]
 8008ca0:	e00f      	b.n	8008cc2 <USB_EPStartXfer+0x1f6>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8008ca2:	69bb      	ldr	r3, [r7, #24]
 8008ca4:	015a      	lsls	r2, r3, #5
 8008ca6:	69fb      	ldr	r3, [r7, #28]
 8008ca8:	4413      	add	r3, r2
 8008caa:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008cae:	681b      	ldr	r3, [r3, #0]
 8008cb0:	69ba      	ldr	r2, [r7, #24]
 8008cb2:	0151      	lsls	r1, r2, #5
 8008cb4:	69fa      	ldr	r2, [r7, #28]
 8008cb6:	440a      	add	r2, r1
 8008cb8:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008cbc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8008cc0:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8008cc2:	69bb      	ldr	r3, [r7, #24]
 8008cc4:	015a      	lsls	r2, r3, #5
 8008cc6:	69fb      	ldr	r3, [r7, #28]
 8008cc8:	4413      	add	r3, r2
 8008cca:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008cce:	681b      	ldr	r3, [r3, #0]
 8008cd0:	69ba      	ldr	r2, [r7, #24]
 8008cd2:	0151      	lsls	r1, r2, #5
 8008cd4:	69fa      	ldr	r2, [r7, #28]
 8008cd6:	440a      	add	r2, r1
 8008cd8:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008cdc:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8008ce0:	6013      	str	r3, [r2, #0]
 8008ce2:	e133      	b.n	8008f4c <USB_EPStartXfer+0x480>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8008ce4:	69bb      	ldr	r3, [r7, #24]
 8008ce6:	015a      	lsls	r2, r3, #5
 8008ce8:	69fb      	ldr	r3, [r7, #28]
 8008cea:	4413      	add	r3, r2
 8008cec:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008cf0:	681b      	ldr	r3, [r3, #0]
 8008cf2:	69ba      	ldr	r2, [r7, #24]
 8008cf4:	0151      	lsls	r1, r2, #5
 8008cf6:	69fa      	ldr	r2, [r7, #28]
 8008cf8:	440a      	add	r2, r1
 8008cfa:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008cfe:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8008d02:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8008d04:	68bb      	ldr	r3, [r7, #8]
 8008d06:	791b      	ldrb	r3, [r3, #4]
 8008d08:	2b01      	cmp	r3, #1
 8008d0a:	d015      	beq.n	8008d38 <USB_EPStartXfer+0x26c>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 8008d0c:	68bb      	ldr	r3, [r7, #8]
 8008d0e:	699b      	ldr	r3, [r3, #24]
 8008d10:	2b00      	cmp	r3, #0
 8008d12:	f000 811b 	beq.w	8008f4c <USB_EPStartXfer+0x480>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 8008d16:	69fb      	ldr	r3, [r7, #28]
 8008d18:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008d1c:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8008d1e:	68bb      	ldr	r3, [r7, #8]
 8008d20:	781b      	ldrb	r3, [r3, #0]
 8008d22:	f003 030f 	and.w	r3, r3, #15
 8008d26:	2101      	movs	r1, #1
 8008d28:	fa01 f303 	lsl.w	r3, r1, r3
 8008d2c:	69f9      	ldr	r1, [r7, #28]
 8008d2e:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8008d32:	4313      	orrs	r3, r2
 8008d34:	634b      	str	r3, [r1, #52]	; 0x34
 8008d36:	e109      	b.n	8008f4c <USB_EPStartXfer+0x480>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8008d38:	69fb      	ldr	r3, [r7, #28]
 8008d3a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008d3e:	689b      	ldr	r3, [r3, #8]
 8008d40:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008d44:	2b00      	cmp	r3, #0
 8008d46:	d110      	bne.n	8008d6a <USB_EPStartXfer+0x29e>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8008d48:	69bb      	ldr	r3, [r7, #24]
 8008d4a:	015a      	lsls	r2, r3, #5
 8008d4c:	69fb      	ldr	r3, [r7, #28]
 8008d4e:	4413      	add	r3, r2
 8008d50:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008d54:	681b      	ldr	r3, [r3, #0]
 8008d56:	69ba      	ldr	r2, [r7, #24]
 8008d58:	0151      	lsls	r1, r2, #5
 8008d5a:	69fa      	ldr	r2, [r7, #28]
 8008d5c:	440a      	add	r2, r1
 8008d5e:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008d62:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8008d66:	6013      	str	r3, [r2, #0]
 8008d68:	e00f      	b.n	8008d8a <USB_EPStartXfer+0x2be>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8008d6a:	69bb      	ldr	r3, [r7, #24]
 8008d6c:	015a      	lsls	r2, r3, #5
 8008d6e:	69fb      	ldr	r3, [r7, #28]
 8008d70:	4413      	add	r3, r2
 8008d72:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008d76:	681b      	ldr	r3, [r3, #0]
 8008d78:	69ba      	ldr	r2, [r7, #24]
 8008d7a:	0151      	lsls	r1, r2, #5
 8008d7c:	69fa      	ldr	r2, [r7, #28]
 8008d7e:	440a      	add	r2, r1
 8008d80:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008d84:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8008d88:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 8008d8a:	68bb      	ldr	r3, [r7, #8]
 8008d8c:	6919      	ldr	r1, [r3, #16]
 8008d8e:	68bb      	ldr	r3, [r7, #8]
 8008d90:	781a      	ldrb	r2, [r3, #0]
 8008d92:	68bb      	ldr	r3, [r7, #8]
 8008d94:	699b      	ldr	r3, [r3, #24]
 8008d96:	b298      	uxth	r0, r3
 8008d98:	79fb      	ldrb	r3, [r7, #7]
 8008d9a:	9300      	str	r3, [sp, #0]
 8008d9c:	4603      	mov	r3, r0
 8008d9e:	68f8      	ldr	r0, [r7, #12]
 8008da0:	f000 fade 	bl	8009360 <USB_WritePacket>
 8008da4:	e0d2      	b.n	8008f4c <USB_EPStartXfer+0x480>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 8008da6:	69bb      	ldr	r3, [r7, #24]
 8008da8:	015a      	lsls	r2, r3, #5
 8008daa:	69fb      	ldr	r3, [r7, #28]
 8008dac:	4413      	add	r3, r2
 8008dae:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008db2:	691b      	ldr	r3, [r3, #16]
 8008db4:	69ba      	ldr	r2, [r7, #24]
 8008db6:	0151      	lsls	r1, r2, #5
 8008db8:	69fa      	ldr	r2, [r7, #28]
 8008dba:	440a      	add	r2, r1
 8008dbc:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008dc0:	0cdb      	lsrs	r3, r3, #19
 8008dc2:	04db      	lsls	r3, r3, #19
 8008dc4:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 8008dc6:	69bb      	ldr	r3, [r7, #24]
 8008dc8:	015a      	lsls	r2, r3, #5
 8008dca:	69fb      	ldr	r3, [r7, #28]
 8008dcc:	4413      	add	r3, r2
 8008dce:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008dd2:	691b      	ldr	r3, [r3, #16]
 8008dd4:	69ba      	ldr	r2, [r7, #24]
 8008dd6:	0151      	lsls	r1, r2, #5
 8008dd8:	69fa      	ldr	r2, [r7, #28]
 8008dda:	440a      	add	r2, r1
 8008ddc:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008de0:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8008de4:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8008de8:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len == 0U)
 8008dea:	68bb      	ldr	r3, [r7, #8]
 8008dec:	699b      	ldr	r3, [r3, #24]
 8008dee:	2b00      	cmp	r3, #0
 8008df0:	d126      	bne.n	8008e40 <USB_EPStartXfer+0x374>
    {
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 8008df2:	69bb      	ldr	r3, [r7, #24]
 8008df4:	015a      	lsls	r2, r3, #5
 8008df6:	69fb      	ldr	r3, [r7, #28]
 8008df8:	4413      	add	r3, r2
 8008dfa:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008dfe:	691a      	ldr	r2, [r3, #16]
 8008e00:	68bb      	ldr	r3, [r7, #8]
 8008e02:	68db      	ldr	r3, [r3, #12]
 8008e04:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008e08:	69b9      	ldr	r1, [r7, #24]
 8008e0a:	0148      	lsls	r0, r1, #5
 8008e0c:	69f9      	ldr	r1, [r7, #28]
 8008e0e:	4401      	add	r1, r0
 8008e10:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8008e14:	4313      	orrs	r3, r2
 8008e16:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8008e18:	69bb      	ldr	r3, [r7, #24]
 8008e1a:	015a      	lsls	r2, r3, #5
 8008e1c:	69fb      	ldr	r3, [r7, #28]
 8008e1e:	4413      	add	r3, r2
 8008e20:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008e24:	691b      	ldr	r3, [r3, #16]
 8008e26:	69ba      	ldr	r2, [r7, #24]
 8008e28:	0151      	lsls	r1, r2, #5
 8008e2a:	69fa      	ldr	r2, [r7, #28]
 8008e2c:	440a      	add	r2, r1
 8008e2e:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008e32:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8008e36:	6113      	str	r3, [r2, #16]
 8008e38:	e03a      	b.n	8008eb0 <USB_EPStartXfer+0x3e4>
 8008e3a:	bf00      	nop
 8008e3c:	1ff80000 	.word	0x1ff80000
    }
    else
    {
      pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8008e40:	68bb      	ldr	r3, [r7, #8]
 8008e42:	699a      	ldr	r2, [r3, #24]
 8008e44:	68bb      	ldr	r3, [r7, #8]
 8008e46:	68db      	ldr	r3, [r3, #12]
 8008e48:	4413      	add	r3, r2
 8008e4a:	1e5a      	subs	r2, r3, #1
 8008e4c:	68bb      	ldr	r3, [r7, #8]
 8008e4e:	68db      	ldr	r3, [r3, #12]
 8008e50:	fbb2 f3f3 	udiv	r3, r2, r3
 8008e54:	82fb      	strh	r3, [r7, #22]
      ep->xfer_size = ep->maxpacket * pktcnt;
 8008e56:	68bb      	ldr	r3, [r7, #8]
 8008e58:	68db      	ldr	r3, [r3, #12]
 8008e5a:	8afa      	ldrh	r2, [r7, #22]
 8008e5c:	fb03 f202 	mul.w	r2, r3, r2
 8008e60:	68bb      	ldr	r3, [r7, #8]
 8008e62:	61da      	str	r2, [r3, #28]

      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 8008e64:	69bb      	ldr	r3, [r7, #24]
 8008e66:	015a      	lsls	r2, r3, #5
 8008e68:	69fb      	ldr	r3, [r7, #28]
 8008e6a:	4413      	add	r3, r2
 8008e6c:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008e70:	691a      	ldr	r2, [r3, #16]
 8008e72:	8afb      	ldrh	r3, [r7, #22]
 8008e74:	04d9      	lsls	r1, r3, #19
 8008e76:	4b38      	ldr	r3, [pc, #224]	; (8008f58 <USB_EPStartXfer+0x48c>)
 8008e78:	400b      	ands	r3, r1
 8008e7a:	69b9      	ldr	r1, [r7, #24]
 8008e7c:	0148      	lsls	r0, r1, #5
 8008e7e:	69f9      	ldr	r1, [r7, #28]
 8008e80:	4401      	add	r1, r0
 8008e82:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8008e86:	4313      	orrs	r3, r2
 8008e88:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 8008e8a:	69bb      	ldr	r3, [r7, #24]
 8008e8c:	015a      	lsls	r2, r3, #5
 8008e8e:	69fb      	ldr	r3, [r7, #28]
 8008e90:	4413      	add	r3, r2
 8008e92:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008e96:	691a      	ldr	r2, [r3, #16]
 8008e98:	68bb      	ldr	r3, [r7, #8]
 8008e9a:	69db      	ldr	r3, [r3, #28]
 8008e9c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8008ea0:	69b9      	ldr	r1, [r7, #24]
 8008ea2:	0148      	lsls	r0, r1, #5
 8008ea4:	69f9      	ldr	r1, [r7, #28]
 8008ea6:	4401      	add	r1, r0
 8008ea8:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 8008eac:	4313      	orrs	r3, r2
 8008eae:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 8008eb0:	79fb      	ldrb	r3, [r7, #7]
 8008eb2:	2b01      	cmp	r3, #1
 8008eb4:	d10d      	bne.n	8008ed2 <USB_EPStartXfer+0x406>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 8008eb6:	68bb      	ldr	r3, [r7, #8]
 8008eb8:	691b      	ldr	r3, [r3, #16]
 8008eba:	2b00      	cmp	r3, #0
 8008ebc:	d009      	beq.n	8008ed2 <USB_EPStartXfer+0x406>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 8008ebe:	68bb      	ldr	r3, [r7, #8]
 8008ec0:	6919      	ldr	r1, [r3, #16]
 8008ec2:	69bb      	ldr	r3, [r7, #24]
 8008ec4:	015a      	lsls	r2, r3, #5
 8008ec6:	69fb      	ldr	r3, [r7, #28]
 8008ec8:	4413      	add	r3, r2
 8008eca:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008ece:	460a      	mov	r2, r1
 8008ed0:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 8008ed2:	68bb      	ldr	r3, [r7, #8]
 8008ed4:	791b      	ldrb	r3, [r3, #4]
 8008ed6:	2b01      	cmp	r3, #1
 8008ed8:	d128      	bne.n	8008f2c <USB_EPStartXfer+0x460>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8008eda:	69fb      	ldr	r3, [r7, #28]
 8008edc:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008ee0:	689b      	ldr	r3, [r3, #8]
 8008ee2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008ee6:	2b00      	cmp	r3, #0
 8008ee8:	d110      	bne.n	8008f0c <USB_EPStartXfer+0x440>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 8008eea:	69bb      	ldr	r3, [r7, #24]
 8008eec:	015a      	lsls	r2, r3, #5
 8008eee:	69fb      	ldr	r3, [r7, #28]
 8008ef0:	4413      	add	r3, r2
 8008ef2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008ef6:	681b      	ldr	r3, [r3, #0]
 8008ef8:	69ba      	ldr	r2, [r7, #24]
 8008efa:	0151      	lsls	r1, r2, #5
 8008efc:	69fa      	ldr	r2, [r7, #28]
 8008efe:	440a      	add	r2, r1
 8008f00:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008f04:	f043 5300 	orr.w	r3, r3, #536870912	; 0x20000000
 8008f08:	6013      	str	r3, [r2, #0]
 8008f0a:	e00f      	b.n	8008f2c <USB_EPStartXfer+0x460>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 8008f0c:	69bb      	ldr	r3, [r7, #24]
 8008f0e:	015a      	lsls	r2, r3, #5
 8008f10:	69fb      	ldr	r3, [r7, #28]
 8008f12:	4413      	add	r3, r2
 8008f14:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008f18:	681b      	ldr	r3, [r3, #0]
 8008f1a:	69ba      	ldr	r2, [r7, #24]
 8008f1c:	0151      	lsls	r1, r2, #5
 8008f1e:	69fa      	ldr	r2, [r7, #28]
 8008f20:	440a      	add	r2, r1
 8008f22:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008f26:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8008f2a:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 8008f2c:	69bb      	ldr	r3, [r7, #24]
 8008f2e:	015a      	lsls	r2, r3, #5
 8008f30:	69fb      	ldr	r3, [r7, #28]
 8008f32:	4413      	add	r3, r2
 8008f34:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8008f38:	681b      	ldr	r3, [r3, #0]
 8008f3a:	69ba      	ldr	r2, [r7, #24]
 8008f3c:	0151      	lsls	r1, r2, #5
 8008f3e:	69fa      	ldr	r2, [r7, #28]
 8008f40:	440a      	add	r2, r1
 8008f42:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8008f46:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 8008f4a:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8008f4c:	2300      	movs	r3, #0
}
 8008f4e:	4618      	mov	r0, r3
 8008f50:	3720      	adds	r7, #32
 8008f52:	46bd      	mov	sp, r7
 8008f54:	bd80      	pop	{r7, pc}
 8008f56:	bf00      	nop
 8008f58:	1ff80000 	.word	0x1ff80000

08008f5c <USB_EP0StartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0StartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 8008f5c:	b480      	push	{r7}
 8008f5e:	b087      	sub	sp, #28
 8008f60:	af00      	add	r7, sp, #0
 8008f62:	60f8      	str	r0, [r7, #12]
 8008f64:	60b9      	str	r1, [r7, #8]
 8008f66:	4613      	mov	r3, r2
 8008f68:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008f6a:	68fb      	ldr	r3, [r7, #12]
 8008f6c:	617b      	str	r3, [r7, #20]
  uint32_t epnum = (uint32_t)ep->num;
 8008f6e:	68bb      	ldr	r3, [r7, #8]
 8008f70:	781b      	ldrb	r3, [r3, #0]
 8008f72:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 8008f74:	68bb      	ldr	r3, [r7, #8]
 8008f76:	785b      	ldrb	r3, [r3, #1]
 8008f78:	2b01      	cmp	r3, #1
 8008f7a:	f040 80ce 	bne.w	800911a <USB_EP0StartXfer+0x1be>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 8008f7e:	68bb      	ldr	r3, [r7, #8]
 8008f80:	699b      	ldr	r3, [r3, #24]
 8008f82:	2b00      	cmp	r3, #0
 8008f84:	d132      	bne.n	8008fec <USB_EP0StartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8008f86:	693b      	ldr	r3, [r7, #16]
 8008f88:	015a      	lsls	r2, r3, #5
 8008f8a:	697b      	ldr	r3, [r7, #20]
 8008f8c:	4413      	add	r3, r2
 8008f8e:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008f92:	691b      	ldr	r3, [r3, #16]
 8008f94:	693a      	ldr	r2, [r7, #16]
 8008f96:	0151      	lsls	r1, r2, #5
 8008f98:	697a      	ldr	r2, [r7, #20]
 8008f9a:	440a      	add	r2, r1
 8008f9c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008fa0:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8008fa4:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 8008fa8:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8008faa:	693b      	ldr	r3, [r7, #16]
 8008fac:	015a      	lsls	r2, r3, #5
 8008fae:	697b      	ldr	r3, [r7, #20]
 8008fb0:	4413      	add	r3, r2
 8008fb2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008fb6:	691b      	ldr	r3, [r3, #16]
 8008fb8:	693a      	ldr	r2, [r7, #16]
 8008fba:	0151      	lsls	r1, r2, #5
 8008fbc:	697a      	ldr	r2, [r7, #20]
 8008fbe:	440a      	add	r2, r1
 8008fc0:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008fc4:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8008fc8:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8008fca:	693b      	ldr	r3, [r7, #16]
 8008fcc:	015a      	lsls	r2, r3, #5
 8008fce:	697b      	ldr	r3, [r7, #20]
 8008fd0:	4413      	add	r3, r2
 8008fd2:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008fd6:	691b      	ldr	r3, [r3, #16]
 8008fd8:	693a      	ldr	r2, [r7, #16]
 8008fda:	0151      	lsls	r1, r2, #5
 8008fdc:	697a      	ldr	r2, [r7, #20]
 8008fde:	440a      	add	r2, r1
 8008fe0:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8008fe4:	0cdb      	lsrs	r3, r3, #19
 8008fe6:	04db      	lsls	r3, r3, #19
 8008fe8:	6113      	str	r3, [r2, #16]
 8008fea:	e04e      	b.n	800908a <USB_EP0StartXfer+0x12e>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8008fec:	693b      	ldr	r3, [r7, #16]
 8008fee:	015a      	lsls	r2, r3, #5
 8008ff0:	697b      	ldr	r3, [r7, #20]
 8008ff2:	4413      	add	r3, r2
 8008ff4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8008ff8:	691b      	ldr	r3, [r3, #16]
 8008ffa:	693a      	ldr	r2, [r7, #16]
 8008ffc:	0151      	lsls	r1, r2, #5
 8008ffe:	697a      	ldr	r2, [r7, #20]
 8009000:	440a      	add	r2, r1
 8009002:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8009006:	0cdb      	lsrs	r3, r3, #19
 8009008:	04db      	lsls	r3, r3, #19
 800900a:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800900c:	693b      	ldr	r3, [r7, #16]
 800900e:	015a      	lsls	r2, r3, #5
 8009010:	697b      	ldr	r3, [r7, #20]
 8009012:	4413      	add	r3, r2
 8009014:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009018:	691b      	ldr	r3, [r3, #16]
 800901a:	693a      	ldr	r2, [r7, #16]
 800901c:	0151      	lsls	r1, r2, #5
 800901e:	697a      	ldr	r2, [r7, #20]
 8009020:	440a      	add	r2, r1
 8009022:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8009026:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 800902a:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800902e:	6113      	str	r3, [r2, #16]

      if (ep->xfer_len > ep->maxpacket)
 8009030:	68bb      	ldr	r3, [r7, #8]
 8009032:	699a      	ldr	r2, [r3, #24]
 8009034:	68bb      	ldr	r3, [r7, #8]
 8009036:	68db      	ldr	r3, [r3, #12]
 8009038:	429a      	cmp	r2, r3
 800903a:	d903      	bls.n	8009044 <USB_EP0StartXfer+0xe8>
      {
        ep->xfer_len = ep->maxpacket;
 800903c:	68bb      	ldr	r3, [r7, #8]
 800903e:	68da      	ldr	r2, [r3, #12]
 8009040:	68bb      	ldr	r3, [r7, #8]
 8009042:	619a      	str	r2, [r3, #24]
      }
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8009044:	693b      	ldr	r3, [r7, #16]
 8009046:	015a      	lsls	r2, r3, #5
 8009048:	697b      	ldr	r3, [r7, #20]
 800904a:	4413      	add	r3, r2
 800904c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009050:	691b      	ldr	r3, [r3, #16]
 8009052:	693a      	ldr	r2, [r7, #16]
 8009054:	0151      	lsls	r1, r2, #5
 8009056:	697a      	ldr	r2, [r7, #20]
 8009058:	440a      	add	r2, r1
 800905a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800905e:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8009062:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 8009064:	693b      	ldr	r3, [r7, #16]
 8009066:	015a      	lsls	r2, r3, #5
 8009068:	697b      	ldr	r3, [r7, #20]
 800906a:	4413      	add	r3, r2
 800906c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009070:	691a      	ldr	r2, [r3, #16]
 8009072:	68bb      	ldr	r3, [r7, #8]
 8009074:	699b      	ldr	r3, [r3, #24]
 8009076:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800907a:	6939      	ldr	r1, [r7, #16]
 800907c:	0148      	lsls	r0, r1, #5
 800907e:	6979      	ldr	r1, [r7, #20]
 8009080:	4401      	add	r1, r0
 8009082:	f501 6110 	add.w	r1, r1, #2304	; 0x900
 8009086:	4313      	orrs	r3, r2
 8009088:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 800908a:	79fb      	ldrb	r3, [r7, #7]
 800908c:	2b01      	cmp	r3, #1
 800908e:	d11e      	bne.n	80090ce <USB_EP0StartXfer+0x172>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 8009090:	68bb      	ldr	r3, [r7, #8]
 8009092:	695b      	ldr	r3, [r3, #20]
 8009094:	2b00      	cmp	r3, #0
 8009096:	d009      	beq.n	80090ac <USB_EP0StartXfer+0x150>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 8009098:	693b      	ldr	r3, [r7, #16]
 800909a:	015a      	lsls	r2, r3, #5
 800909c:	697b      	ldr	r3, [r7, #20]
 800909e:	4413      	add	r3, r2
 80090a0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80090a4:	461a      	mov	r2, r3
 80090a6:	68bb      	ldr	r3, [r7, #8]
 80090a8:	695b      	ldr	r3, [r3, #20]
 80090aa:	6153      	str	r3, [r2, #20]
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 80090ac:	693b      	ldr	r3, [r7, #16]
 80090ae:	015a      	lsls	r2, r3, #5
 80090b0:	697b      	ldr	r3, [r7, #20]
 80090b2:	4413      	add	r3, r2
 80090b4:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80090b8:	681b      	ldr	r3, [r3, #0]
 80090ba:	693a      	ldr	r2, [r7, #16]
 80090bc:	0151      	lsls	r1, r2, #5
 80090be:	697a      	ldr	r2, [r7, #20]
 80090c0:	440a      	add	r2, r1
 80090c2:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80090c6:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 80090ca:	6013      	str	r3, [r2, #0]
 80090cc:	e097      	b.n	80091fe <USB_EP0StartXfer+0x2a2>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 80090ce:	693b      	ldr	r3, [r7, #16]
 80090d0:	015a      	lsls	r2, r3, #5
 80090d2:	697b      	ldr	r3, [r7, #20]
 80090d4:	4413      	add	r3, r2
 80090d6:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80090da:	681b      	ldr	r3, [r3, #0]
 80090dc:	693a      	ldr	r2, [r7, #16]
 80090de:	0151      	lsls	r1, r2, #5
 80090e0:	697a      	ldr	r2, [r7, #20]
 80090e2:	440a      	add	r2, r1
 80090e4:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80090e8:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 80090ec:	6013      	str	r3, [r2, #0]

      /* Enable the Tx FIFO Empty Interrupt for this EP */
      if (ep->xfer_len > 0U)
 80090ee:	68bb      	ldr	r3, [r7, #8]
 80090f0:	699b      	ldr	r3, [r3, #24]
 80090f2:	2b00      	cmp	r3, #0
 80090f4:	f000 8083 	beq.w	80091fe <USB_EP0StartXfer+0x2a2>
      {
        USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 80090f8:	697b      	ldr	r3, [r7, #20]
 80090fa:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80090fe:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8009100:	68bb      	ldr	r3, [r7, #8]
 8009102:	781b      	ldrb	r3, [r3, #0]
 8009104:	f003 030f 	and.w	r3, r3, #15
 8009108:	2101      	movs	r1, #1
 800910a:	fa01 f303 	lsl.w	r3, r1, r3
 800910e:	6979      	ldr	r1, [r7, #20]
 8009110:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 8009114:	4313      	orrs	r3, r2
 8009116:	634b      	str	r3, [r1, #52]	; 0x34
 8009118:	e071      	b.n	80091fe <USB_EP0StartXfer+0x2a2>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 800911a:	693b      	ldr	r3, [r7, #16]
 800911c:	015a      	lsls	r2, r3, #5
 800911e:	697b      	ldr	r3, [r7, #20]
 8009120:	4413      	add	r3, r2
 8009122:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009126:	691b      	ldr	r3, [r3, #16]
 8009128:	693a      	ldr	r2, [r7, #16]
 800912a:	0151      	lsls	r1, r2, #5
 800912c:	697a      	ldr	r2, [r7, #20]
 800912e:	440a      	add	r2, r1
 8009130:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8009134:	0cdb      	lsrs	r3, r3, #19
 8009136:	04db      	lsls	r3, r3, #19
 8009138:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 800913a:	693b      	ldr	r3, [r7, #16]
 800913c:	015a      	lsls	r2, r3, #5
 800913e:	697b      	ldr	r3, [r7, #20]
 8009140:	4413      	add	r3, r2
 8009142:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009146:	691b      	ldr	r3, [r3, #16]
 8009148:	693a      	ldr	r2, [r7, #16]
 800914a:	0151      	lsls	r1, r2, #5
 800914c:	697a      	ldr	r2, [r7, #20]
 800914e:	440a      	add	r2, r1
 8009150:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8009154:	f023 53ff 	bic.w	r3, r3, #534773760	; 0x1fe00000
 8009158:	f423 13c0 	bic.w	r3, r3, #1572864	; 0x180000
 800915c:	6113      	str	r3, [r2, #16]

    if (ep->xfer_len > 0U)
 800915e:	68bb      	ldr	r3, [r7, #8]
 8009160:	699b      	ldr	r3, [r3, #24]
 8009162:	2b00      	cmp	r3, #0
 8009164:	d003      	beq.n	800916e <USB_EP0StartXfer+0x212>
    {
      ep->xfer_len = ep->maxpacket;
 8009166:	68bb      	ldr	r3, [r7, #8]
 8009168:	68da      	ldr	r2, [r3, #12]
 800916a:	68bb      	ldr	r3, [r7, #8]
 800916c:	619a      	str	r2, [r3, #24]
    }

    /* Store transfer size, for EP0 this is equal to endpoint max packet size */
    ep->xfer_size = ep->maxpacket;
 800916e:	68bb      	ldr	r3, [r7, #8]
 8009170:	68da      	ldr	r2, [r3, #12]
 8009172:	68bb      	ldr	r3, [r7, #8]
 8009174:	61da      	str	r2, [r3, #28]

    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8009176:	693b      	ldr	r3, [r7, #16]
 8009178:	015a      	lsls	r2, r3, #5
 800917a:	697b      	ldr	r3, [r7, #20]
 800917c:	4413      	add	r3, r2
 800917e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009182:	691b      	ldr	r3, [r3, #16]
 8009184:	693a      	ldr	r2, [r7, #16]
 8009186:	0151      	lsls	r1, r2, #5
 8009188:	697a      	ldr	r2, [r7, #20]
 800918a:	440a      	add	r2, r1
 800918c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8009190:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 8009194:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 8009196:	693b      	ldr	r3, [r7, #16]
 8009198:	015a      	lsls	r2, r3, #5
 800919a:	697b      	ldr	r3, [r7, #20]
 800919c:	4413      	add	r3, r2
 800919e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80091a2:	691a      	ldr	r2, [r3, #16]
 80091a4:	68bb      	ldr	r3, [r7, #8]
 80091a6:	69db      	ldr	r3, [r3, #28]
 80091a8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80091ac:	6939      	ldr	r1, [r7, #16]
 80091ae:	0148      	lsls	r0, r1, #5
 80091b0:	6979      	ldr	r1, [r7, #20]
 80091b2:	4401      	add	r1, r0
 80091b4:	f501 6130 	add.w	r1, r1, #2816	; 0xb00
 80091b8:	4313      	orrs	r3, r2
 80091ba:	610b      	str	r3, [r1, #16]

    if (dma == 1U)
 80091bc:	79fb      	ldrb	r3, [r7, #7]
 80091be:	2b01      	cmp	r3, #1
 80091c0:	d10d      	bne.n	80091de <USB_EP0StartXfer+0x282>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 80091c2:	68bb      	ldr	r3, [r7, #8]
 80091c4:	691b      	ldr	r3, [r3, #16]
 80091c6:	2b00      	cmp	r3, #0
 80091c8:	d009      	beq.n	80091de <USB_EP0StartXfer+0x282>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 80091ca:	68bb      	ldr	r3, [r7, #8]
 80091cc:	6919      	ldr	r1, [r3, #16]
 80091ce:	693b      	ldr	r3, [r7, #16]
 80091d0:	015a      	lsls	r2, r3, #5
 80091d2:	697b      	ldr	r3, [r7, #20]
 80091d4:	4413      	add	r3, r2
 80091d6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80091da:	460a      	mov	r2, r1
 80091dc:	615a      	str	r2, [r3, #20]
      }
    }

    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 80091de:	693b      	ldr	r3, [r7, #16]
 80091e0:	015a      	lsls	r2, r3, #5
 80091e2:	697b      	ldr	r3, [r7, #20]
 80091e4:	4413      	add	r3, r2
 80091e6:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80091ea:	681b      	ldr	r3, [r3, #0]
 80091ec:	693a      	ldr	r2, [r7, #16]
 80091ee:	0151      	lsls	r1, r2, #5
 80091f0:	697a      	ldr	r2, [r7, #20]
 80091f2:	440a      	add	r2, r1
 80091f4:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80091f8:	f043 4304 	orr.w	r3, r3, #2214592512	; 0x84000000
 80091fc:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 80091fe:	2300      	movs	r3, #0
}
 8009200:	4618      	mov	r0, r3
 8009202:	371c      	adds	r7, #28
 8009204:	46bd      	mov	sp, r7
 8009206:	f85d 7b04 	ldr.w	r7, [sp], #4
 800920a:	4770      	bx	lr

0800920c <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800920c:	b480      	push	{r7}
 800920e:	b087      	sub	sp, #28
 8009210:	af00      	add	r7, sp, #0
 8009212:	6078      	str	r0, [r7, #4]
 8009214:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8009216:	2300      	movs	r3, #0
 8009218:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 800921a:	2300      	movs	r3, #0
 800921c:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800921e:	687b      	ldr	r3, [r7, #4]
 8009220:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 8009222:	683b      	ldr	r3, [r7, #0]
 8009224:	785b      	ldrb	r3, [r3, #1]
 8009226:	2b01      	cmp	r3, #1
 8009228:	d14a      	bne.n	80092c0 <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 800922a:	683b      	ldr	r3, [r7, #0]
 800922c:	781b      	ldrb	r3, [r3, #0]
 800922e:	015a      	lsls	r2, r3, #5
 8009230:	693b      	ldr	r3, [r7, #16]
 8009232:	4413      	add	r3, r2
 8009234:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009238:	681b      	ldr	r3, [r3, #0]
 800923a:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800923e:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8009242:	f040 8086 	bne.w	8009352 <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 8009246:	683b      	ldr	r3, [r7, #0]
 8009248:	781b      	ldrb	r3, [r3, #0]
 800924a:	015a      	lsls	r2, r3, #5
 800924c:	693b      	ldr	r3, [r7, #16]
 800924e:	4413      	add	r3, r2
 8009250:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009254:	681b      	ldr	r3, [r3, #0]
 8009256:	683a      	ldr	r2, [r7, #0]
 8009258:	7812      	ldrb	r2, [r2, #0]
 800925a:	0151      	lsls	r1, r2, #5
 800925c:	693a      	ldr	r2, [r7, #16]
 800925e:	440a      	add	r2, r1
 8009260:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8009264:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 8009268:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 800926a:	683b      	ldr	r3, [r7, #0]
 800926c:	781b      	ldrb	r3, [r3, #0]
 800926e:	015a      	lsls	r2, r3, #5
 8009270:	693b      	ldr	r3, [r7, #16]
 8009272:	4413      	add	r3, r2
 8009274:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009278:	681b      	ldr	r3, [r3, #0]
 800927a:	683a      	ldr	r2, [r7, #0]
 800927c:	7812      	ldrb	r2, [r2, #0]
 800927e:	0151      	lsls	r1, r2, #5
 8009280:	693a      	ldr	r2, [r7, #16]
 8009282:	440a      	add	r2, r1
 8009284:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8009288:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 800928c:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 800928e:	68fb      	ldr	r3, [r7, #12]
 8009290:	3301      	adds	r3, #1
 8009292:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8009294:	68fb      	ldr	r3, [r7, #12]
 8009296:	f242 7210 	movw	r2, #10000	; 0x2710
 800929a:	4293      	cmp	r3, r2
 800929c:	d902      	bls.n	80092a4 <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 800929e:	2301      	movs	r3, #1
 80092a0:	75fb      	strb	r3, [r7, #23]
          break;
 80092a2:	e056      	b.n	8009352 <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 80092a4:	683b      	ldr	r3, [r7, #0]
 80092a6:	781b      	ldrb	r3, [r3, #0]
 80092a8:	015a      	lsls	r2, r3, #5
 80092aa:	693b      	ldr	r3, [r7, #16]
 80092ac:	4413      	add	r3, r2
 80092ae:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80092b2:	681b      	ldr	r3, [r3, #0]
 80092b4:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80092b8:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80092bc:	d0e7      	beq.n	800928e <USB_EPStopXfer+0x82>
 80092be:	e048      	b.n	8009352 <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80092c0:	683b      	ldr	r3, [r7, #0]
 80092c2:	781b      	ldrb	r3, [r3, #0]
 80092c4:	015a      	lsls	r2, r3, #5
 80092c6:	693b      	ldr	r3, [r7, #16]
 80092c8:	4413      	add	r3, r2
 80092ca:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80092ce:	681b      	ldr	r3, [r3, #0]
 80092d0:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80092d4:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80092d8:	d13b      	bne.n	8009352 <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 80092da:	683b      	ldr	r3, [r7, #0]
 80092dc:	781b      	ldrb	r3, [r3, #0]
 80092de:	015a      	lsls	r2, r3, #5
 80092e0:	693b      	ldr	r3, [r7, #16]
 80092e2:	4413      	add	r3, r2
 80092e4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80092e8:	681b      	ldr	r3, [r3, #0]
 80092ea:	683a      	ldr	r2, [r7, #0]
 80092ec:	7812      	ldrb	r2, [r2, #0]
 80092ee:	0151      	lsls	r1, r2, #5
 80092f0:	693a      	ldr	r2, [r7, #16]
 80092f2:	440a      	add	r2, r1
 80092f4:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80092f8:	f043 6300 	orr.w	r3, r3, #134217728	; 0x8000000
 80092fc:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 80092fe:	683b      	ldr	r3, [r7, #0]
 8009300:	781b      	ldrb	r3, [r3, #0]
 8009302:	015a      	lsls	r2, r3, #5
 8009304:	693b      	ldr	r3, [r7, #16]
 8009306:	4413      	add	r3, r2
 8009308:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800930c:	681b      	ldr	r3, [r3, #0]
 800930e:	683a      	ldr	r2, [r7, #0]
 8009310:	7812      	ldrb	r2, [r2, #0]
 8009312:	0151      	lsls	r1, r2, #5
 8009314:	693a      	ldr	r2, [r7, #16]
 8009316:	440a      	add	r2, r1
 8009318:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800931c:	f043 4380 	orr.w	r3, r3, #1073741824	; 0x40000000
 8009320:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 8009322:	68fb      	ldr	r3, [r7, #12]
 8009324:	3301      	adds	r3, #1
 8009326:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8009328:	68fb      	ldr	r3, [r7, #12]
 800932a:	f242 7210 	movw	r2, #10000	; 0x2710
 800932e:	4293      	cmp	r3, r2
 8009330:	d902      	bls.n	8009338 <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 8009332:	2301      	movs	r3, #1
 8009334:	75fb      	strb	r3, [r7, #23]
          break;
 8009336:	e00c      	b.n	8009352 <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 8009338:	683b      	ldr	r3, [r7, #0]
 800933a:	781b      	ldrb	r3, [r3, #0]
 800933c:	015a      	lsls	r2, r3, #5
 800933e:	693b      	ldr	r3, [r7, #16]
 8009340:	4413      	add	r3, r2
 8009342:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009346:	681b      	ldr	r3, [r3, #0]
 8009348:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800934c:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 8009350:	d0e7      	beq.n	8009322 <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 8009352:	7dfb      	ldrb	r3, [r7, #23]
}
 8009354:	4618      	mov	r0, r3
 8009356:	371c      	adds	r7, #28
 8009358:	46bd      	mov	sp, r7
 800935a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800935e:	4770      	bx	lr

08009360 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 8009360:	b480      	push	{r7}
 8009362:	b089      	sub	sp, #36	; 0x24
 8009364:	af00      	add	r7, sp, #0
 8009366:	60f8      	str	r0, [r7, #12]
 8009368:	60b9      	str	r1, [r7, #8]
 800936a:	4611      	mov	r1, r2
 800936c:	461a      	mov	r2, r3
 800936e:	460b      	mov	r3, r1
 8009370:	71fb      	strb	r3, [r7, #7]
 8009372:	4613      	mov	r3, r2
 8009374:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009376:	68fb      	ldr	r3, [r7, #12]
 8009378:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 800937a:	68bb      	ldr	r3, [r7, #8]
 800937c:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 800937e:	f897 3028 	ldrb.w	r3, [r7, #40]	; 0x28
 8009382:	2b00      	cmp	r3, #0
 8009384:	d123      	bne.n	80093ce <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 8009386:	88bb      	ldrh	r3, [r7, #4]
 8009388:	3303      	adds	r3, #3
 800938a:	089b      	lsrs	r3, r3, #2
 800938c:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 800938e:	2300      	movs	r3, #0
 8009390:	61bb      	str	r3, [r7, #24]
 8009392:	e018      	b.n	80093c6 <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8009394:	79fb      	ldrb	r3, [r7, #7]
 8009396:	031a      	lsls	r2, r3, #12
 8009398:	697b      	ldr	r3, [r7, #20]
 800939a:	4413      	add	r3, r2
 800939c:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 80093a0:	461a      	mov	r2, r3
 80093a2:	69fb      	ldr	r3, [r7, #28]
 80093a4:	681b      	ldr	r3, [r3, #0]
 80093a6:	6013      	str	r3, [r2, #0]
      pSrc++;
 80093a8:	69fb      	ldr	r3, [r7, #28]
 80093aa:	3301      	adds	r3, #1
 80093ac:	61fb      	str	r3, [r7, #28]
      pSrc++;
 80093ae:	69fb      	ldr	r3, [r7, #28]
 80093b0:	3301      	adds	r3, #1
 80093b2:	61fb      	str	r3, [r7, #28]
      pSrc++;
 80093b4:	69fb      	ldr	r3, [r7, #28]
 80093b6:	3301      	adds	r3, #1
 80093b8:	61fb      	str	r3, [r7, #28]
      pSrc++;
 80093ba:	69fb      	ldr	r3, [r7, #28]
 80093bc:	3301      	adds	r3, #1
 80093be:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 80093c0:	69bb      	ldr	r3, [r7, #24]
 80093c2:	3301      	adds	r3, #1
 80093c4:	61bb      	str	r3, [r7, #24]
 80093c6:	69ba      	ldr	r2, [r7, #24]
 80093c8:	693b      	ldr	r3, [r7, #16]
 80093ca:	429a      	cmp	r2, r3
 80093cc:	d3e2      	bcc.n	8009394 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 80093ce:	2300      	movs	r3, #0
}
 80093d0:	4618      	mov	r0, r3
 80093d2:	3724      	adds	r7, #36	; 0x24
 80093d4:	46bd      	mov	sp, r7
 80093d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093da:	4770      	bx	lr

080093dc <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 80093dc:	b480      	push	{r7}
 80093de:	b08b      	sub	sp, #44	; 0x2c
 80093e0:	af00      	add	r7, sp, #0
 80093e2:	60f8      	str	r0, [r7, #12]
 80093e4:	60b9      	str	r1, [r7, #8]
 80093e6:	4613      	mov	r3, r2
 80093e8:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80093ea:	68fb      	ldr	r3, [r7, #12]
 80093ec:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 80093ee:	68bb      	ldr	r3, [r7, #8]
 80093f0:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 80093f2:	88fb      	ldrh	r3, [r7, #6]
 80093f4:	089b      	lsrs	r3, r3, #2
 80093f6:	b29b      	uxth	r3, r3
 80093f8:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 80093fa:	88fb      	ldrh	r3, [r7, #6]
 80093fc:	f003 0303 	and.w	r3, r3, #3
 8009400:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 8009402:	2300      	movs	r3, #0
 8009404:	623b      	str	r3, [r7, #32]
 8009406:	e014      	b.n	8009432 <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8009408:	69bb      	ldr	r3, [r7, #24]
 800940a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800940e:	681a      	ldr	r2, [r3, #0]
 8009410:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009412:	601a      	str	r2, [r3, #0]
    pDest++;
 8009414:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009416:	3301      	adds	r3, #1
 8009418:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 800941a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800941c:	3301      	adds	r3, #1
 800941e:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 8009420:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009422:	3301      	adds	r3, #1
 8009424:	627b      	str	r3, [r7, #36]	; 0x24
    pDest++;
 8009426:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009428:	3301      	adds	r3, #1
 800942a:	627b      	str	r3, [r7, #36]	; 0x24
  for (i = 0U; i < count32b; i++)
 800942c:	6a3b      	ldr	r3, [r7, #32]
 800942e:	3301      	adds	r3, #1
 8009430:	623b      	str	r3, [r7, #32]
 8009432:	6a3a      	ldr	r2, [r7, #32]
 8009434:	697b      	ldr	r3, [r7, #20]
 8009436:	429a      	cmp	r2, r3
 8009438:	d3e6      	bcc.n	8009408 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 800943a:	8bfb      	ldrh	r3, [r7, #30]
 800943c:	2b00      	cmp	r3, #0
 800943e:	d01e      	beq.n	800947e <USB_ReadPacket+0xa2>
  {
    i = 0U;
 8009440:	2300      	movs	r3, #0
 8009442:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 8009444:	69bb      	ldr	r3, [r7, #24]
 8009446:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
 800944a:	461a      	mov	r2, r3
 800944c:	f107 0310 	add.w	r3, r7, #16
 8009450:	6812      	ldr	r2, [r2, #0]
 8009452:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 8009454:	693a      	ldr	r2, [r7, #16]
 8009456:	6a3b      	ldr	r3, [r7, #32]
 8009458:	b2db      	uxtb	r3, r3
 800945a:	00db      	lsls	r3, r3, #3
 800945c:	fa22 f303 	lsr.w	r3, r2, r3
 8009460:	b2da      	uxtb	r2, r3
 8009462:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009464:	701a      	strb	r2, [r3, #0]
      i++;
 8009466:	6a3b      	ldr	r3, [r7, #32]
 8009468:	3301      	adds	r3, #1
 800946a:	623b      	str	r3, [r7, #32]
      pDest++;
 800946c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800946e:	3301      	adds	r3, #1
 8009470:	627b      	str	r3, [r7, #36]	; 0x24
      remaining_bytes--;
 8009472:	8bfb      	ldrh	r3, [r7, #30]
 8009474:	3b01      	subs	r3, #1
 8009476:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 8009478:	8bfb      	ldrh	r3, [r7, #30]
 800947a:	2b00      	cmp	r3, #0
 800947c:	d1ea      	bne.n	8009454 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 800947e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
}
 8009480:	4618      	mov	r0, r3
 8009482:	372c      	adds	r7, #44	; 0x2c
 8009484:	46bd      	mov	sp, r7
 8009486:	f85d 7b04 	ldr.w	r7, [sp], #4
 800948a:	4770      	bx	lr

0800948c <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 800948c:	b480      	push	{r7}
 800948e:	b085      	sub	sp, #20
 8009490:	af00      	add	r7, sp, #0
 8009492:	6078      	str	r0, [r7, #4]
 8009494:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009496:	687b      	ldr	r3, [r7, #4]
 8009498:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800949a:	683b      	ldr	r3, [r7, #0]
 800949c:	781b      	ldrb	r3, [r3, #0]
 800949e:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 80094a0:	683b      	ldr	r3, [r7, #0]
 80094a2:	785b      	ldrb	r3, [r3, #1]
 80094a4:	2b01      	cmp	r3, #1
 80094a6:	d12c      	bne.n	8009502 <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 80094a8:	68bb      	ldr	r3, [r7, #8]
 80094aa:	015a      	lsls	r2, r3, #5
 80094ac:	68fb      	ldr	r3, [r7, #12]
 80094ae:	4413      	add	r3, r2
 80094b0:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80094b4:	681b      	ldr	r3, [r3, #0]
 80094b6:	2b00      	cmp	r3, #0
 80094b8:	db12      	blt.n	80094e0 <USB_EPSetStall+0x54>
 80094ba:	68bb      	ldr	r3, [r7, #8]
 80094bc:	2b00      	cmp	r3, #0
 80094be:	d00f      	beq.n	80094e0 <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 80094c0:	68bb      	ldr	r3, [r7, #8]
 80094c2:	015a      	lsls	r2, r3, #5
 80094c4:	68fb      	ldr	r3, [r7, #12]
 80094c6:	4413      	add	r3, r2
 80094c8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80094cc:	681b      	ldr	r3, [r3, #0]
 80094ce:	68ba      	ldr	r2, [r7, #8]
 80094d0:	0151      	lsls	r1, r2, #5
 80094d2:	68fa      	ldr	r2, [r7, #12]
 80094d4:	440a      	add	r2, r1
 80094d6:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80094da:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 80094de:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 80094e0:	68bb      	ldr	r3, [r7, #8]
 80094e2:	015a      	lsls	r2, r3, #5
 80094e4:	68fb      	ldr	r3, [r7, #12]
 80094e6:	4413      	add	r3, r2
 80094e8:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80094ec:	681b      	ldr	r3, [r3, #0]
 80094ee:	68ba      	ldr	r2, [r7, #8]
 80094f0:	0151      	lsls	r1, r2, #5
 80094f2:	68fa      	ldr	r2, [r7, #12]
 80094f4:	440a      	add	r2, r1
 80094f6:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80094fa:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 80094fe:	6013      	str	r3, [r2, #0]
 8009500:	e02b      	b.n	800955a <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 8009502:	68bb      	ldr	r3, [r7, #8]
 8009504:	015a      	lsls	r2, r3, #5
 8009506:	68fb      	ldr	r3, [r7, #12]
 8009508:	4413      	add	r3, r2
 800950a:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800950e:	681b      	ldr	r3, [r3, #0]
 8009510:	2b00      	cmp	r3, #0
 8009512:	db12      	blt.n	800953a <USB_EPSetStall+0xae>
 8009514:	68bb      	ldr	r3, [r7, #8]
 8009516:	2b00      	cmp	r3, #0
 8009518:	d00f      	beq.n	800953a <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 800951a:	68bb      	ldr	r3, [r7, #8]
 800951c:	015a      	lsls	r2, r3, #5
 800951e:	68fb      	ldr	r3, [r7, #12]
 8009520:	4413      	add	r3, r2
 8009522:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009526:	681b      	ldr	r3, [r3, #0]
 8009528:	68ba      	ldr	r2, [r7, #8]
 800952a:	0151      	lsls	r1, r2, #5
 800952c:	68fa      	ldr	r2, [r7, #12]
 800952e:	440a      	add	r2, r1
 8009530:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8009534:	f023 4380 	bic.w	r3, r3, #1073741824	; 0x40000000
 8009538:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 800953a:	68bb      	ldr	r3, [r7, #8]
 800953c:	015a      	lsls	r2, r3, #5
 800953e:	68fb      	ldr	r3, [r7, #12]
 8009540:	4413      	add	r3, r2
 8009542:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009546:	681b      	ldr	r3, [r3, #0]
 8009548:	68ba      	ldr	r2, [r7, #8]
 800954a:	0151      	lsls	r1, r2, #5
 800954c:	68fa      	ldr	r2, [r7, #12]
 800954e:	440a      	add	r2, r1
 8009550:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8009554:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8009558:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800955a:	2300      	movs	r3, #0
}
 800955c:	4618      	mov	r0, r3
 800955e:	3714      	adds	r7, #20
 8009560:	46bd      	mov	sp, r7
 8009562:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009566:	4770      	bx	lr

08009568 <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8009568:	b480      	push	{r7}
 800956a:	b085      	sub	sp, #20
 800956c:	af00      	add	r7, sp, #0
 800956e:	6078      	str	r0, [r7, #4]
 8009570:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009572:	687b      	ldr	r3, [r7, #4]
 8009574:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8009576:	683b      	ldr	r3, [r7, #0]
 8009578:	781b      	ldrb	r3, [r3, #0]
 800957a:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800957c:	683b      	ldr	r3, [r7, #0]
 800957e:	785b      	ldrb	r3, [r3, #1]
 8009580:	2b01      	cmp	r3, #1
 8009582:	d128      	bne.n	80095d6 <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8009584:	68bb      	ldr	r3, [r7, #8]
 8009586:	015a      	lsls	r2, r3, #5
 8009588:	68fb      	ldr	r3, [r7, #12]
 800958a:	4413      	add	r3, r2
 800958c:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009590:	681b      	ldr	r3, [r3, #0]
 8009592:	68ba      	ldr	r2, [r7, #8]
 8009594:	0151      	lsls	r1, r2, #5
 8009596:	68fa      	ldr	r2, [r7, #12]
 8009598:	440a      	add	r2, r1
 800959a:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 800959e:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 80095a2:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 80095a4:	683b      	ldr	r3, [r7, #0]
 80095a6:	791b      	ldrb	r3, [r3, #4]
 80095a8:	2b03      	cmp	r3, #3
 80095aa:	d003      	beq.n	80095b4 <USB_EPClearStall+0x4c>
 80095ac:	683b      	ldr	r3, [r7, #0]
 80095ae:	791b      	ldrb	r3, [r3, #4]
 80095b0:	2b02      	cmp	r3, #2
 80095b2:	d138      	bne.n	8009626 <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 80095b4:	68bb      	ldr	r3, [r7, #8]
 80095b6:	015a      	lsls	r2, r3, #5
 80095b8:	68fb      	ldr	r3, [r7, #12]
 80095ba:	4413      	add	r3, r2
 80095bc:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 80095c0:	681b      	ldr	r3, [r3, #0]
 80095c2:	68ba      	ldr	r2, [r7, #8]
 80095c4:	0151      	lsls	r1, r2, #5
 80095c6:	68fa      	ldr	r2, [r7, #12]
 80095c8:	440a      	add	r2, r1
 80095ca:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 80095ce:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80095d2:	6013      	str	r3, [r2, #0]
 80095d4:	e027      	b.n	8009626 <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 80095d6:	68bb      	ldr	r3, [r7, #8]
 80095d8:	015a      	lsls	r2, r3, #5
 80095da:	68fb      	ldr	r3, [r7, #12]
 80095dc:	4413      	add	r3, r2
 80095de:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80095e2:	681b      	ldr	r3, [r3, #0]
 80095e4:	68ba      	ldr	r2, [r7, #8]
 80095e6:	0151      	lsls	r1, r2, #5
 80095e8:	68fa      	ldr	r2, [r7, #12]
 80095ea:	440a      	add	r2, r1
 80095ec:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80095f0:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
 80095f4:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 80095f6:	683b      	ldr	r3, [r7, #0]
 80095f8:	791b      	ldrb	r3, [r3, #4]
 80095fa:	2b03      	cmp	r3, #3
 80095fc:	d003      	beq.n	8009606 <USB_EPClearStall+0x9e>
 80095fe:	683b      	ldr	r3, [r7, #0]
 8009600:	791b      	ldrb	r3, [r3, #4]
 8009602:	2b02      	cmp	r3, #2
 8009604:	d10f      	bne.n	8009626 <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8009606:	68bb      	ldr	r3, [r7, #8]
 8009608:	015a      	lsls	r2, r3, #5
 800960a:	68fb      	ldr	r3, [r7, #12]
 800960c:	4413      	add	r3, r2
 800960e:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009612:	681b      	ldr	r3, [r3, #0]
 8009614:	68ba      	ldr	r2, [r7, #8]
 8009616:	0151      	lsls	r1, r2, #5
 8009618:	68fa      	ldr	r2, [r7, #12]
 800961a:	440a      	add	r2, r1
 800961c:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8009620:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8009624:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 8009626:	2300      	movs	r3, #0
}
 8009628:	4618      	mov	r0, r3
 800962a:	3714      	adds	r7, #20
 800962c:	46bd      	mov	sp, r7
 800962e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009632:	4770      	bx	lr

08009634 <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 8009634:	b480      	push	{r7}
 8009636:	b085      	sub	sp, #20
 8009638:	af00      	add	r7, sp, #0
 800963a:	6078      	str	r0, [r7, #4]
 800963c:	460b      	mov	r3, r1
 800963e:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009640:	687b      	ldr	r3, [r7, #4]
 8009642:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 8009644:	68fb      	ldr	r3, [r7, #12]
 8009646:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800964a:	681b      	ldr	r3, [r3, #0]
 800964c:	68fa      	ldr	r2, [r7, #12]
 800964e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8009652:	f423 63fe 	bic.w	r3, r3, #2032	; 0x7f0
 8009656:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 8009658:	68fb      	ldr	r3, [r7, #12]
 800965a:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800965e:	681a      	ldr	r2, [r3, #0]
 8009660:	78fb      	ldrb	r3, [r7, #3]
 8009662:	011b      	lsls	r3, r3, #4
 8009664:	f403 63fe 	and.w	r3, r3, #2032	; 0x7f0
 8009668:	68f9      	ldr	r1, [r7, #12]
 800966a:	f501 6100 	add.w	r1, r1, #2048	; 0x800
 800966e:	4313      	orrs	r3, r2
 8009670:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 8009672:	2300      	movs	r3, #0
}
 8009674:	4618      	mov	r0, r3
 8009676:	3714      	adds	r7, #20
 8009678:	46bd      	mov	sp, r7
 800967a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800967e:	4770      	bx	lr

08009680 <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_OTG_GlobalTypeDef *USBx)
{
 8009680:	b480      	push	{r7}
 8009682:	b085      	sub	sp, #20
 8009684:	af00      	add	r7, sp, #0
 8009686:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009688:	687b      	ldr	r3, [r7, #4]
 800968a:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800968c:	68fb      	ldr	r3, [r7, #12]
 800968e:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 8009692:	681b      	ldr	r3, [r3, #0]
 8009694:	68fa      	ldr	r2, [r7, #12]
 8009696:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 800969a:	f023 0303 	bic.w	r3, r3, #3
 800969e:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 80096a0:	68fb      	ldr	r3, [r7, #12]
 80096a2:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80096a6:	685b      	ldr	r3, [r3, #4]
 80096a8:	68fa      	ldr	r2, [r7, #12]
 80096aa:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80096ae:	f023 0302 	bic.w	r3, r3, #2
 80096b2:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 80096b4:	2300      	movs	r3, #0
}
 80096b6:	4618      	mov	r0, r3
 80096b8:	3714      	adds	r7, #20
 80096ba:	46bd      	mov	sp, r7
 80096bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096c0:	4770      	bx	lr

080096c2 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevDisconnect(USB_OTG_GlobalTypeDef *USBx)
{
 80096c2:	b480      	push	{r7}
 80096c4:	b085      	sub	sp, #20
 80096c6:	af00      	add	r7, sp, #0
 80096c8:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80096ca:	687b      	ldr	r3, [r7, #4]
 80096cc:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 80096ce:	68fb      	ldr	r3, [r7, #12]
 80096d0:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 80096d4:	681b      	ldr	r3, [r3, #0]
 80096d6:	68fa      	ldr	r2, [r7, #12]
 80096d8:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 80096dc:	f023 0303 	bic.w	r3, r3, #3
 80096e0:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 80096e2:	68fb      	ldr	r3, [r7, #12]
 80096e4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80096e8:	685b      	ldr	r3, [r3, #4]
 80096ea:	68fa      	ldr	r2, [r7, #12]
 80096ec:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80096f0:	f043 0302 	orr.w	r3, r3, #2
 80096f4:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 80096f6:	2300      	movs	r3, #0
}
 80096f8:	4618      	mov	r0, r3
 80096fa:	3714      	adds	r7, #20
 80096fc:	46bd      	mov	sp, r7
 80096fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009702:	4770      	bx	lr

08009704 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t  USB_ReadInterrupts(USB_OTG_GlobalTypeDef *USBx)
{
 8009704:	b480      	push	{r7}
 8009706:	b085      	sub	sp, #20
 8009708:	af00      	add	r7, sp, #0
 800970a:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 800970c:	687b      	ldr	r3, [r7, #4]
 800970e:	695b      	ldr	r3, [r3, #20]
 8009710:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 8009712:	687b      	ldr	r3, [r7, #4]
 8009714:	699b      	ldr	r3, [r3, #24]
 8009716:	68fa      	ldr	r2, [r7, #12]
 8009718:	4013      	ands	r3, r2
 800971a:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 800971c:	68fb      	ldr	r3, [r7, #12]
}
 800971e:	4618      	mov	r0, r3
 8009720:	3714      	adds	r7, #20
 8009722:	46bd      	mov	sp, r7
 8009724:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009728:	4770      	bx	lr

0800972a <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 800972a:	b480      	push	{r7}
 800972c:	b085      	sub	sp, #20
 800972e:	af00      	add	r7, sp, #0
 8009730:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009732:	687b      	ldr	r3, [r7, #4]
 8009734:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8009736:	68fb      	ldr	r3, [r7, #12]
 8009738:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800973c:	699b      	ldr	r3, [r3, #24]
 800973e:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8009740:	68fb      	ldr	r3, [r7, #12]
 8009742:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009746:	69db      	ldr	r3, [r3, #28]
 8009748:	68ba      	ldr	r2, [r7, #8]
 800974a:	4013      	ands	r3, r2
 800974c:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 800974e:	68bb      	ldr	r3, [r7, #8]
 8009750:	0c1b      	lsrs	r3, r3, #16
}
 8009752:	4618      	mov	r0, r3
 8009754:	3714      	adds	r7, #20
 8009756:	46bd      	mov	sp, r7
 8009758:	f85d 7b04 	ldr.w	r7, [sp], #4
 800975c:	4770      	bx	lr

0800975e <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval HAL status
  */
uint32_t USB_ReadDevAllInEpInterrupt(USB_OTG_GlobalTypeDef *USBx)
{
 800975e:	b480      	push	{r7}
 8009760:	b085      	sub	sp, #20
 8009762:	af00      	add	r7, sp, #0
 8009764:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009766:	687b      	ldr	r3, [r7, #4]
 8009768:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800976a:	68fb      	ldr	r3, [r7, #12]
 800976c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009770:	699b      	ldr	r3, [r3, #24]
 8009772:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8009774:	68fb      	ldr	r3, [r7, #12]
 8009776:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 800977a:	69db      	ldr	r3, [r3, #28]
 800977c:	68ba      	ldr	r2, [r7, #8]
 800977e:	4013      	ands	r3, r2
 8009780:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 8009782:	68bb      	ldr	r3, [r7, #8]
 8009784:	b29b      	uxth	r3, r3
}
 8009786:	4618      	mov	r0, r3
 8009788:	3714      	adds	r7, #20
 800978a:	46bd      	mov	sp, r7
 800978c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009790:	4770      	bx	lr

08009792 <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8009792:	b480      	push	{r7}
 8009794:	b085      	sub	sp, #20
 8009796:	af00      	add	r7, sp, #0
 8009798:	6078      	str	r0, [r7, #4]
 800979a:	460b      	mov	r3, r1
 800979c:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800979e:	687b      	ldr	r3, [r7, #4]
 80097a0:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 80097a2:	78fb      	ldrb	r3, [r7, #3]
 80097a4:	015a      	lsls	r2, r3, #5
 80097a6:	68fb      	ldr	r3, [r7, #12]
 80097a8:	4413      	add	r3, r2
 80097aa:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80097ae:	689b      	ldr	r3, [r3, #8]
 80097b0:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 80097b2:	68fb      	ldr	r3, [r7, #12]
 80097b4:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80097b8:	695b      	ldr	r3, [r3, #20]
 80097ba:	68ba      	ldr	r2, [r7, #8]
 80097bc:	4013      	ands	r3, r2
 80097be:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 80097c0:	68bb      	ldr	r3, [r7, #8]
}
 80097c2:	4618      	mov	r0, r3
 80097c4:	3714      	adds	r7, #20
 80097c6:	46bd      	mov	sp, r7
 80097c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80097cc:	4770      	bx	lr

080097ce <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 80097ce:	b480      	push	{r7}
 80097d0:	b087      	sub	sp, #28
 80097d2:	af00      	add	r7, sp, #0
 80097d4:	6078      	str	r0, [r7, #4]
 80097d6:	460b      	mov	r3, r1
 80097d8:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80097da:	687b      	ldr	r3, [r7, #4]
 80097dc:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 80097de:	697b      	ldr	r3, [r7, #20]
 80097e0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80097e4:	691b      	ldr	r3, [r3, #16]
 80097e6:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 80097e8:	697b      	ldr	r3, [r7, #20]
 80097ea:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80097ee:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80097f0:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 80097f2:	78fb      	ldrb	r3, [r7, #3]
 80097f4:	f003 030f 	and.w	r3, r3, #15
 80097f8:	68fa      	ldr	r2, [r7, #12]
 80097fa:	fa22 f303 	lsr.w	r3, r2, r3
 80097fe:	01db      	lsls	r3, r3, #7
 8009800:	b2db      	uxtb	r3, r3
 8009802:	693a      	ldr	r2, [r7, #16]
 8009804:	4313      	orrs	r3, r2
 8009806:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 8009808:	78fb      	ldrb	r3, [r7, #3]
 800980a:	015a      	lsls	r2, r3, #5
 800980c:	697b      	ldr	r3, [r7, #20]
 800980e:	4413      	add	r3, r2
 8009810:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009814:	689b      	ldr	r3, [r3, #8]
 8009816:	693a      	ldr	r2, [r7, #16]
 8009818:	4013      	ands	r3, r2
 800981a:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800981c:	68bb      	ldr	r3, [r7, #8]
}
 800981e:	4618      	mov	r0, r3
 8009820:	371c      	adds	r7, #28
 8009822:	46bd      	mov	sp, r7
 8009824:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009828:	4770      	bx	lr

0800982a <USB_GetMode>:
  *          This parameter can be one of these values:
  *           0 : Host
  *           1 : Device
  */
uint32_t USB_GetMode(USB_OTG_GlobalTypeDef *USBx)
{
 800982a:	b480      	push	{r7}
 800982c:	b083      	sub	sp, #12
 800982e:	af00      	add	r7, sp, #0
 8009830:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 8009832:	687b      	ldr	r3, [r7, #4]
 8009834:	695b      	ldr	r3, [r3, #20]
 8009836:	f003 0301 	and.w	r3, r3, #1
}
 800983a:	4618      	mov	r0, r3
 800983c:	370c      	adds	r7, #12
 800983e:	46bd      	mov	sp, r7
 8009840:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009844:	4770      	bx	lr

08009846 <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_ActivateSetup(USB_OTG_GlobalTypeDef *USBx)
{
 8009846:	b480      	push	{r7}
 8009848:	b085      	sub	sp, #20
 800984a:	af00      	add	r7, sp, #0
 800984c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800984e:	687b      	ldr	r3, [r7, #4]
 8009850:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 8009852:	68fb      	ldr	r3, [r7, #12]
 8009854:	f503 6310 	add.w	r3, r3, #2304	; 0x900
 8009858:	681b      	ldr	r3, [r3, #0]
 800985a:	68fa      	ldr	r2, [r7, #12]
 800985c:	f502 6210 	add.w	r2, r2, #2304	; 0x900
 8009860:	f423 63ff 	bic.w	r3, r3, #2040	; 0x7f8
 8009864:	f023 0307 	bic.w	r3, r3, #7
 8009868:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 800986a:	68fb      	ldr	r3, [r7, #12]
 800986c:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8009870:	685b      	ldr	r3, [r3, #4]
 8009872:	68fa      	ldr	r2, [r7, #12]
 8009874:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 8009878:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800987c:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800987e:	2300      	movs	r3, #0
}
 8009880:	4618      	mov	r0, r3
 8009882:	3714      	adds	r7, #20
 8009884:	46bd      	mov	sp, r7
 8009886:	f85d 7b04 	ldr.w	r7, [sp], #4
 800988a:	4770      	bx	lr

0800988c <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(USB_OTG_GlobalTypeDef *USBx, uint8_t dma, uint8_t *psetup)
{
 800988c:	b480      	push	{r7}
 800988e:	b087      	sub	sp, #28
 8009890:	af00      	add	r7, sp, #0
 8009892:	60f8      	str	r0, [r7, #12]
 8009894:	460b      	mov	r3, r1
 8009896:	607a      	str	r2, [r7, #4]
 8009898:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800989a:	68fb      	ldr	r3, [r7, #12]
 800989c:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO uint32_t *)(&USBx->CID + 0x1U);
 800989e:	68fb      	ldr	r3, [r7, #12]
 80098a0:	333c      	adds	r3, #60	; 0x3c
 80098a2:	3304      	adds	r3, #4
 80098a4:	681b      	ldr	r3, [r3, #0]
 80098a6:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 80098a8:	693b      	ldr	r3, [r7, #16]
 80098aa:	4a26      	ldr	r2, [pc, #152]	; (8009944 <USB_EP0_OutStart+0xb8>)
 80098ac:	4293      	cmp	r3, r2
 80098ae:	d90a      	bls.n	80098c6 <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80098b0:	697b      	ldr	r3, [r7, #20]
 80098b2:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80098b6:	681b      	ldr	r3, [r3, #0]
 80098b8:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 80098bc:	f1b3 4f00 	cmp.w	r3, #2147483648	; 0x80000000
 80098c0:	d101      	bne.n	80098c6 <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 80098c2:	2300      	movs	r3, #0
 80098c4:	e037      	b.n	8009936 <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 80098c6:	697b      	ldr	r3, [r7, #20]
 80098c8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80098cc:	461a      	mov	r2, r3
 80098ce:	2300      	movs	r3, #0
 80098d0:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 80098d2:	697b      	ldr	r3, [r7, #20]
 80098d4:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80098d8:	691b      	ldr	r3, [r3, #16]
 80098da:	697a      	ldr	r2, [r7, #20]
 80098dc:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80098e0:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80098e4:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 80098e6:	697b      	ldr	r3, [r7, #20]
 80098e8:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 80098ec:	691b      	ldr	r3, [r3, #16]
 80098ee:	697a      	ldr	r2, [r7, #20]
 80098f0:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 80098f4:	f043 0318 	orr.w	r3, r3, #24
 80098f8:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 80098fa:	697b      	ldr	r3, [r7, #20]
 80098fc:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009900:	691b      	ldr	r3, [r3, #16]
 8009902:	697a      	ldr	r2, [r7, #20]
 8009904:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 8009908:	f043 43c0 	orr.w	r3, r3, #1610612736	; 0x60000000
 800990c:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 800990e:	7afb      	ldrb	r3, [r7, #11]
 8009910:	2b01      	cmp	r3, #1
 8009912:	d10f      	bne.n	8009934 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 8009914:	697b      	ldr	r3, [r7, #20]
 8009916:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 800991a:	461a      	mov	r2, r3
 800991c:	687b      	ldr	r3, [r7, #4]
 800991e:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 8009920:	697b      	ldr	r3, [r7, #20]
 8009922:	f503 6330 	add.w	r3, r3, #2816	; 0xb00
 8009926:	681b      	ldr	r3, [r3, #0]
 8009928:	697a      	ldr	r2, [r7, #20]
 800992a:	f502 6230 	add.w	r2, r2, #2816	; 0xb00
 800992e:	f043 2380 	orr.w	r3, r3, #2147516416	; 0x80008000
 8009932:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8009934:	2300      	movs	r3, #0
}
 8009936:	4618      	mov	r0, r3
 8009938:	371c      	adds	r7, #28
 800993a:	46bd      	mov	sp, r7
 800993c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009940:	4770      	bx	lr
 8009942:	bf00      	nop
 8009944:	4f54300a 	.word	0x4f54300a

08009948 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8009948:	b480      	push	{r7}
 800994a:	b085      	sub	sp, #20
 800994c:	af00      	add	r7, sp, #0
 800994e:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8009950:	2300      	movs	r3, #0
 8009952:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8009954:	68fb      	ldr	r3, [r7, #12]
 8009956:	3301      	adds	r3, #1
 8009958:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 800995a:	68fb      	ldr	r3, [r7, #12]
 800995c:	4a13      	ldr	r2, [pc, #76]	; (80099ac <USB_CoreReset+0x64>)
 800995e:	4293      	cmp	r3, r2
 8009960:	d901      	bls.n	8009966 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 8009962:	2303      	movs	r3, #3
 8009964:	e01b      	b.n	800999e <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8009966:	687b      	ldr	r3, [r7, #4]
 8009968:	691b      	ldr	r3, [r3, #16]
 800996a:	2b00      	cmp	r3, #0
 800996c:	daf2      	bge.n	8009954 <USB_CoreReset+0xc>

  /* Core Soft Reset */
  count = 0U;
 800996e:	2300      	movs	r3, #0
 8009970:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 8009972:	687b      	ldr	r3, [r7, #4]
 8009974:	691b      	ldr	r3, [r3, #16]
 8009976:	f043 0201 	orr.w	r2, r3, #1
 800997a:	687b      	ldr	r3, [r7, #4]
 800997c:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800997e:	68fb      	ldr	r3, [r7, #12]
 8009980:	3301      	adds	r3, #1
 8009982:	60fb      	str	r3, [r7, #12]

    if (count > 200000U)
 8009984:	68fb      	ldr	r3, [r7, #12]
 8009986:	4a09      	ldr	r2, [pc, #36]	; (80099ac <USB_CoreReset+0x64>)
 8009988:	4293      	cmp	r3, r2
 800998a:	d901      	bls.n	8009990 <USB_CoreReset+0x48>
    {
      return HAL_TIMEOUT;
 800998c:	2303      	movs	r3, #3
 800998e:	e006      	b.n	800999e <USB_CoreReset+0x56>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 8009990:	687b      	ldr	r3, [r7, #4]
 8009992:	691b      	ldr	r3, [r3, #16]
 8009994:	f003 0301 	and.w	r3, r3, #1
 8009998:	2b01      	cmp	r3, #1
 800999a:	d0f0      	beq.n	800997e <USB_CoreReset+0x36>

  return HAL_OK;
 800999c:	2300      	movs	r3, #0
}
 800999e:	4618      	mov	r0, r3
 80099a0:	3714      	adds	r7, #20
 80099a2:	46bd      	mov	sp, r7
 80099a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099a8:	4770      	bx	lr
 80099aa:	bf00      	nop
 80099ac:	00030d40 	.word	0x00030d40

080099b0 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80099b0:	b580      	push	{r7, lr}
 80099b2:	b084      	sub	sp, #16
 80099b4:	af00      	add	r7, sp, #0
 80099b6:	6078      	str	r0, [r7, #4]
 80099b8:	460b      	mov	r3, r1
 80099ba:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = (USBD_CDC_HandleTypeDef *)USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 80099bc:	f44f 7007 	mov.w	r0, #540	; 0x21c
 80099c0:	f002 fc28 	bl	800c214 <USBD_static_malloc>
 80099c4:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 80099c6:	68fb      	ldr	r3, [r7, #12]
 80099c8:	2b00      	cmp	r3, #0
 80099ca:	d109      	bne.n	80099e0 <USBD_CDC_Init+0x30>
  {
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 80099cc:	687b      	ldr	r3, [r7, #4]
 80099ce:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80099d2:	687b      	ldr	r3, [r7, #4]
 80099d4:	32b0      	adds	r2, #176	; 0xb0
 80099d6:	2100      	movs	r1, #0
 80099d8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return (uint8_t)USBD_EMEM;
 80099dc:	2302      	movs	r3, #2
 80099de:	e0d4      	b.n	8009b8a <USBD_CDC_Init+0x1da>
  }

  (void)USBD_memset(hcdc, 0, sizeof(USBD_CDC_HandleTypeDef));
 80099e0:	f44f 7207 	mov.w	r2, #540	; 0x21c
 80099e4:	2100      	movs	r1, #0
 80099e6:	68f8      	ldr	r0, [r7, #12]
 80099e8:	f002 fc7c 	bl	800c2e4 <memset>

  pdev->pClassDataCmsit[pdev->classId] = (void *)hcdc;
 80099ec:	687b      	ldr	r3, [r7, #4]
 80099ee:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 80099f2:	687b      	ldr	r3, [r7, #4]
 80099f4:	32b0      	adds	r2, #176	; 0xb0
 80099f6:	68f9      	ldr	r1, [r7, #12]
 80099f8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 80099fc:	687b      	ldr	r3, [r7, #4]
 80099fe:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8009a02:	687b      	ldr	r3, [r7, #4]
 8009a04:	32b0      	adds	r2, #176	; 0xb0
 8009a06:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8009a0a:	687b      	ldr	r3, [r7, #4]
 8009a0c:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK);
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8009a10:	687b      	ldr	r3, [r7, #4]
 8009a12:	7c1b      	ldrb	r3, [r3, #16]
 8009a14:	2b00      	cmp	r3, #0
 8009a16:	d138      	bne.n	8009a8a <USBD_CDC_Init+0xda>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 8009a18:	4b5e      	ldr	r3, [pc, #376]	; (8009b94 <USBD_CDC_Init+0x1e4>)
 8009a1a:	7819      	ldrb	r1, [r3, #0]
 8009a1c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8009a20:	2202      	movs	r2, #2
 8009a22:	6878      	ldr	r0, [r7, #4]
 8009a24:	f002 fad3 	bl	800bfce <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 8009a28:	4b5a      	ldr	r3, [pc, #360]	; (8009b94 <USBD_CDC_Init+0x1e4>)
 8009a2a:	781b      	ldrb	r3, [r3, #0]
 8009a2c:	f003 020f 	and.w	r2, r3, #15
 8009a30:	6879      	ldr	r1, [r7, #4]
 8009a32:	4613      	mov	r3, r2
 8009a34:	009b      	lsls	r3, r3, #2
 8009a36:	4413      	add	r3, r2
 8009a38:	009b      	lsls	r3, r3, #2
 8009a3a:	440b      	add	r3, r1
 8009a3c:	3324      	adds	r3, #36	; 0x24
 8009a3e:	2201      	movs	r2, #1
 8009a40:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 8009a42:	4b55      	ldr	r3, [pc, #340]	; (8009b98 <USBD_CDC_Init+0x1e8>)
 8009a44:	7819      	ldrb	r1, [r3, #0]
 8009a46:	f44f 7300 	mov.w	r3, #512	; 0x200
 8009a4a:	2202      	movs	r2, #2
 8009a4c:	6878      	ldr	r0, [r7, #4]
 8009a4e:	f002 fabe 	bl	800bfce <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 8009a52:	4b51      	ldr	r3, [pc, #324]	; (8009b98 <USBD_CDC_Init+0x1e8>)
 8009a54:	781b      	ldrb	r3, [r3, #0]
 8009a56:	f003 020f 	and.w	r2, r3, #15
 8009a5a:	6879      	ldr	r1, [r7, #4]
 8009a5c:	4613      	mov	r3, r2
 8009a5e:	009b      	lsls	r3, r3, #2
 8009a60:	4413      	add	r3, r2
 8009a62:	009b      	lsls	r3, r3, #2
 8009a64:	440b      	add	r3, r1
 8009a66:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 8009a6a:	2201      	movs	r2, #1
 8009a6c:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_HS_BINTERVAL;
 8009a6e:	4b4b      	ldr	r3, [pc, #300]	; (8009b9c <USBD_CDC_Init+0x1ec>)
 8009a70:	781b      	ldrb	r3, [r3, #0]
 8009a72:	f003 020f 	and.w	r2, r3, #15
 8009a76:	6879      	ldr	r1, [r7, #4]
 8009a78:	4613      	mov	r3, r2
 8009a7a:	009b      	lsls	r3, r3, #2
 8009a7c:	4413      	add	r3, r2
 8009a7e:	009b      	lsls	r3, r3, #2
 8009a80:	440b      	add	r3, r1
 8009a82:	3326      	adds	r3, #38	; 0x26
 8009a84:	2210      	movs	r2, #16
 8009a86:	801a      	strh	r2, [r3, #0]
 8009a88:	e035      	b.n	8009af6 <USBD_CDC_Init+0x146>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 8009a8a:	4b42      	ldr	r3, [pc, #264]	; (8009b94 <USBD_CDC_Init+0x1e4>)
 8009a8c:	7819      	ldrb	r1, [r3, #0]
 8009a8e:	2340      	movs	r3, #64	; 0x40
 8009a90:	2202      	movs	r2, #2
 8009a92:	6878      	ldr	r0, [r7, #4]
 8009a94:	f002 fa9b 	bl	800bfce <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 8009a98:	4b3e      	ldr	r3, [pc, #248]	; (8009b94 <USBD_CDC_Init+0x1e4>)
 8009a9a:	781b      	ldrb	r3, [r3, #0]
 8009a9c:	f003 020f 	and.w	r2, r3, #15
 8009aa0:	6879      	ldr	r1, [r7, #4]
 8009aa2:	4613      	mov	r3, r2
 8009aa4:	009b      	lsls	r3, r3, #2
 8009aa6:	4413      	add	r3, r2
 8009aa8:	009b      	lsls	r3, r3, #2
 8009aaa:	440b      	add	r3, r1
 8009aac:	3324      	adds	r3, #36	; 0x24
 8009aae:	2201      	movs	r2, #1
 8009ab0:	801a      	strh	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 8009ab2:	4b39      	ldr	r3, [pc, #228]	; (8009b98 <USBD_CDC_Init+0x1e8>)
 8009ab4:	7819      	ldrb	r1, [r3, #0]
 8009ab6:	2340      	movs	r3, #64	; 0x40
 8009ab8:	2202      	movs	r2, #2
 8009aba:	6878      	ldr	r0, [r7, #4]
 8009abc:	f002 fa87 	bl	800bfce <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 8009ac0:	4b35      	ldr	r3, [pc, #212]	; (8009b98 <USBD_CDC_Init+0x1e8>)
 8009ac2:	781b      	ldrb	r3, [r3, #0]
 8009ac4:	f003 020f 	and.w	r2, r3, #15
 8009ac8:	6879      	ldr	r1, [r7, #4]
 8009aca:	4613      	mov	r3, r2
 8009acc:	009b      	lsls	r3, r3, #2
 8009ace:	4413      	add	r3, r2
 8009ad0:	009b      	lsls	r3, r3, #2
 8009ad2:	440b      	add	r3, r1
 8009ad4:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 8009ad8:	2201      	movs	r2, #1
 8009ada:	801a      	strh	r2, [r3, #0]

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_FS_BINTERVAL;
 8009adc:	4b2f      	ldr	r3, [pc, #188]	; (8009b9c <USBD_CDC_Init+0x1ec>)
 8009ade:	781b      	ldrb	r3, [r3, #0]
 8009ae0:	f003 020f 	and.w	r2, r3, #15
 8009ae4:	6879      	ldr	r1, [r7, #4]
 8009ae6:	4613      	mov	r3, r2
 8009ae8:	009b      	lsls	r3, r3, #2
 8009aea:	4413      	add	r3, r2
 8009aec:	009b      	lsls	r3, r3, #2
 8009aee:	440b      	add	r3, r1
 8009af0:	3326      	adds	r3, #38	; 0x26
 8009af2:	2210      	movs	r2, #16
 8009af4:	801a      	strh	r2, [r3, #0]
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDCCmdEpAdd, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 8009af6:	4b29      	ldr	r3, [pc, #164]	; (8009b9c <USBD_CDC_Init+0x1ec>)
 8009af8:	7819      	ldrb	r1, [r3, #0]
 8009afa:	2308      	movs	r3, #8
 8009afc:	2203      	movs	r2, #3
 8009afe:	6878      	ldr	r0, [r7, #4]
 8009b00:	f002 fa65 	bl	800bfce <USBD_LL_OpenEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 1U;
 8009b04:	4b25      	ldr	r3, [pc, #148]	; (8009b9c <USBD_CDC_Init+0x1ec>)
 8009b06:	781b      	ldrb	r3, [r3, #0]
 8009b08:	f003 020f 	and.w	r2, r3, #15
 8009b0c:	6879      	ldr	r1, [r7, #4]
 8009b0e:	4613      	mov	r3, r2
 8009b10:	009b      	lsls	r3, r3, #2
 8009b12:	4413      	add	r3, r2
 8009b14:	009b      	lsls	r3, r3, #2
 8009b16:	440b      	add	r3, r1
 8009b18:	3324      	adds	r3, #36	; 0x24
 8009b1a:	2201      	movs	r2, #1
 8009b1c:	801a      	strh	r2, [r3, #0]

  hcdc->RxBuffer = NULL;
 8009b1e:	68fb      	ldr	r3, [r7, #12]
 8009b20:	2200      	movs	r2, #0
 8009b22:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Init();
 8009b26:	687b      	ldr	r3, [r7, #4]
 8009b28:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8009b2c:	687a      	ldr	r2, [r7, #4]
 8009b2e:	33b0      	adds	r3, #176	; 0xb0
 8009b30:	009b      	lsls	r3, r3, #2
 8009b32:	4413      	add	r3, r2
 8009b34:	685b      	ldr	r3, [r3, #4]
 8009b36:	681b      	ldr	r3, [r3, #0]
 8009b38:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 8009b3a:	68fb      	ldr	r3, [r7, #12]
 8009b3c:	2200      	movs	r2, #0
 8009b3e:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
  hcdc->RxState = 0U;
 8009b42:	68fb      	ldr	r3, [r7, #12]
 8009b44:	2200      	movs	r2, #0
 8009b46:	f8c3 2218 	str.w	r2, [r3, #536]	; 0x218

  if (hcdc->RxBuffer == NULL)
 8009b4a:	68fb      	ldr	r3, [r7, #12]
 8009b4c:	f8d3 3204 	ldr.w	r3, [r3, #516]	; 0x204
 8009b50:	2b00      	cmp	r3, #0
 8009b52:	d101      	bne.n	8009b58 <USBD_CDC_Init+0x1a8>
  {
    return (uint8_t)USBD_EMEM;
 8009b54:	2302      	movs	r3, #2
 8009b56:	e018      	b.n	8009b8a <USBD_CDC_Init+0x1da>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8009b58:	687b      	ldr	r3, [r7, #4]
 8009b5a:	7c1b      	ldrb	r3, [r3, #16]
 8009b5c:	2b00      	cmp	r3, #0
 8009b5e:	d10a      	bne.n	8009b76 <USBD_CDC_Init+0x1c6>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8009b60:	4b0d      	ldr	r3, [pc, #52]	; (8009b98 <USBD_CDC_Init+0x1e8>)
 8009b62:	7819      	ldrb	r1, [r3, #0]
 8009b64:	68fb      	ldr	r3, [r7, #12]
 8009b66:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8009b6a:	f44f 7300 	mov.w	r3, #512	; 0x200
 8009b6e:	6878      	ldr	r0, [r7, #4]
 8009b70:	f002 fb1c 	bl	800c1ac <USBD_LL_PrepareReceive>
 8009b74:	e008      	b.n	8009b88 <USBD_CDC_Init+0x1d8>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8009b76:	4b08      	ldr	r3, [pc, #32]	; (8009b98 <USBD_CDC_Init+0x1e8>)
 8009b78:	7819      	ldrb	r1, [r3, #0]
 8009b7a:	68fb      	ldr	r3, [r7, #12]
 8009b7c:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8009b80:	2340      	movs	r3, #64	; 0x40
 8009b82:	6878      	ldr	r0, [r7, #4]
 8009b84:	f002 fb12 	bl	800c1ac <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8009b88:	2300      	movs	r3, #0
}
 8009b8a:	4618      	mov	r0, r3
 8009b8c:	3710      	adds	r7, #16
 8009b8e:	46bd      	mov	sp, r7
 8009b90:	bd80      	pop	{r7, pc}
 8009b92:	bf00      	nop
 8009b94:	20000093 	.word	0x20000093
 8009b98:	20000094 	.word	0x20000094
 8009b9c:	20000095 	.word	0x20000095

08009ba0 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8009ba0:	b580      	push	{r7, lr}
 8009ba2:	b082      	sub	sp, #8
 8009ba4:	af00      	add	r7, sp, #0
 8009ba6:	6078      	str	r0, [r7, #4]
 8009ba8:	460b      	mov	r3, r1
 8009baa:	70fb      	strb	r3, [r7, #3]
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR);
#endif /* USE_USBD_COMPOSITE */

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDCInEpAdd);
 8009bac:	4b3a      	ldr	r3, [pc, #232]	; (8009c98 <USBD_CDC_DeInit+0xf8>)
 8009bae:	781b      	ldrb	r3, [r3, #0]
 8009bb0:	4619      	mov	r1, r3
 8009bb2:	6878      	ldr	r0, [r7, #4]
 8009bb4:	f002 fa31 	bl	800c01a <USBD_LL_CloseEP>
  pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 0U;
 8009bb8:	4b37      	ldr	r3, [pc, #220]	; (8009c98 <USBD_CDC_DeInit+0xf8>)
 8009bba:	781b      	ldrb	r3, [r3, #0]
 8009bbc:	f003 020f 	and.w	r2, r3, #15
 8009bc0:	6879      	ldr	r1, [r7, #4]
 8009bc2:	4613      	mov	r3, r2
 8009bc4:	009b      	lsls	r3, r3, #2
 8009bc6:	4413      	add	r3, r2
 8009bc8:	009b      	lsls	r3, r3, #2
 8009bca:	440b      	add	r3, r1
 8009bcc:	3324      	adds	r3, #36	; 0x24
 8009bce:	2200      	movs	r2, #0
 8009bd0:	801a      	strh	r2, [r3, #0]

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDCOutEpAdd);
 8009bd2:	4b32      	ldr	r3, [pc, #200]	; (8009c9c <USBD_CDC_DeInit+0xfc>)
 8009bd4:	781b      	ldrb	r3, [r3, #0]
 8009bd6:	4619      	mov	r1, r3
 8009bd8:	6878      	ldr	r0, [r7, #4]
 8009bda:	f002 fa1e 	bl	800c01a <USBD_LL_CloseEP>
  pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 0U;
 8009bde:	4b2f      	ldr	r3, [pc, #188]	; (8009c9c <USBD_CDC_DeInit+0xfc>)
 8009be0:	781b      	ldrb	r3, [r3, #0]
 8009be2:	f003 020f 	and.w	r2, r3, #15
 8009be6:	6879      	ldr	r1, [r7, #4]
 8009be8:	4613      	mov	r3, r2
 8009bea:	009b      	lsls	r3, r3, #2
 8009bec:	4413      	add	r3, r2
 8009bee:	009b      	lsls	r3, r3, #2
 8009bf0:	440b      	add	r3, r1
 8009bf2:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 8009bf6:	2200      	movs	r2, #0
 8009bf8:	801a      	strh	r2, [r3, #0]

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDCCmdEpAdd);
 8009bfa:	4b29      	ldr	r3, [pc, #164]	; (8009ca0 <USBD_CDC_DeInit+0x100>)
 8009bfc:	781b      	ldrb	r3, [r3, #0]
 8009bfe:	4619      	mov	r1, r3
 8009c00:	6878      	ldr	r0, [r7, #4]
 8009c02:	f002 fa0a 	bl	800c01a <USBD_LL_CloseEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 0U;
 8009c06:	4b26      	ldr	r3, [pc, #152]	; (8009ca0 <USBD_CDC_DeInit+0x100>)
 8009c08:	781b      	ldrb	r3, [r3, #0]
 8009c0a:	f003 020f 	and.w	r2, r3, #15
 8009c0e:	6879      	ldr	r1, [r7, #4]
 8009c10:	4613      	mov	r3, r2
 8009c12:	009b      	lsls	r3, r3, #2
 8009c14:	4413      	add	r3, r2
 8009c16:	009b      	lsls	r3, r3, #2
 8009c18:	440b      	add	r3, r1
 8009c1a:	3324      	adds	r3, #36	; 0x24
 8009c1c:	2200      	movs	r2, #0
 8009c1e:	801a      	strh	r2, [r3, #0]
  pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = 0U;
 8009c20:	4b1f      	ldr	r3, [pc, #124]	; (8009ca0 <USBD_CDC_DeInit+0x100>)
 8009c22:	781b      	ldrb	r3, [r3, #0]
 8009c24:	f003 020f 	and.w	r2, r3, #15
 8009c28:	6879      	ldr	r1, [r7, #4]
 8009c2a:	4613      	mov	r3, r2
 8009c2c:	009b      	lsls	r3, r3, #2
 8009c2e:	4413      	add	r3, r2
 8009c30:	009b      	lsls	r3, r3, #2
 8009c32:	440b      	add	r3, r1
 8009c34:	3326      	adds	r3, #38	; 0x26
 8009c36:	2200      	movs	r2, #0
 8009c38:	801a      	strh	r2, [r3, #0]

  /* DeInit  physical Interface components */
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 8009c3a:	687b      	ldr	r3, [r7, #4]
 8009c3c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8009c40:	687b      	ldr	r3, [r7, #4]
 8009c42:	32b0      	adds	r2, #176	; 0xb0
 8009c44:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009c48:	2b00      	cmp	r3, #0
 8009c4a:	d01f      	beq.n	8009c8c <USBD_CDC_DeInit+0xec>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->DeInit();
 8009c4c:	687b      	ldr	r3, [r7, #4]
 8009c4e:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8009c52:	687a      	ldr	r2, [r7, #4]
 8009c54:	33b0      	adds	r3, #176	; 0xb0
 8009c56:	009b      	lsls	r3, r3, #2
 8009c58:	4413      	add	r3, r2
 8009c5a:	685b      	ldr	r3, [r3, #4]
 8009c5c:	685b      	ldr	r3, [r3, #4]
 8009c5e:	4798      	blx	r3
    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 8009c60:	687b      	ldr	r3, [r7, #4]
 8009c62:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8009c66:	687b      	ldr	r3, [r7, #4]
 8009c68:	32b0      	adds	r2, #176	; 0xb0
 8009c6a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009c6e:	4618      	mov	r0, r3
 8009c70:	f002 fade 	bl	800c230 <USBD_static_free>
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 8009c74:	687b      	ldr	r3, [r7, #4]
 8009c76:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8009c7a:	687b      	ldr	r3, [r7, #4]
 8009c7c:	32b0      	adds	r2, #176	; 0xb0
 8009c7e:	2100      	movs	r1, #0
 8009c80:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    pdev->pClassData = NULL;
 8009c84:	687b      	ldr	r3, [r7, #4]
 8009c86:	2200      	movs	r2, #0
 8009c88:	f8c3 22bc 	str.w	r2, [r3, #700]	; 0x2bc
  }

  return (uint8_t)USBD_OK;
 8009c8c:	2300      	movs	r3, #0
}
 8009c8e:	4618      	mov	r0, r3
 8009c90:	3708      	adds	r7, #8
 8009c92:	46bd      	mov	sp, r7
 8009c94:	bd80      	pop	{r7, pc}
 8009c96:	bf00      	nop
 8009c98:	20000093 	.word	0x20000093
 8009c9c:	20000094 	.word	0x20000094
 8009ca0:	20000095 	.word	0x20000095

08009ca4 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 8009ca4:	b580      	push	{r7, lr}
 8009ca6:	b086      	sub	sp, #24
 8009ca8:	af00      	add	r7, sp, #0
 8009caa:	6078      	str	r0, [r7, #4]
 8009cac:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8009cae:	687b      	ldr	r3, [r7, #4]
 8009cb0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8009cb4:	687b      	ldr	r3, [r7, #4]
 8009cb6:	32b0      	adds	r2, #176	; 0xb0
 8009cb8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009cbc:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 8009cbe:	2300      	movs	r3, #0
 8009cc0:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 8009cc2:	2300      	movs	r3, #0
 8009cc4:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 8009cc6:	2300      	movs	r3, #0
 8009cc8:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 8009cca:	693b      	ldr	r3, [r7, #16]
 8009ccc:	2b00      	cmp	r3, #0
 8009cce:	d101      	bne.n	8009cd4 <USBD_CDC_Setup+0x30>
  {
    return (uint8_t)USBD_FAIL;
 8009cd0:	2303      	movs	r3, #3
 8009cd2:	e0bf      	b.n	8009e54 <USBD_CDC_Setup+0x1b0>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8009cd4:	683b      	ldr	r3, [r7, #0]
 8009cd6:	781b      	ldrb	r3, [r3, #0]
 8009cd8:	f003 0360 	and.w	r3, r3, #96	; 0x60
 8009cdc:	2b00      	cmp	r3, #0
 8009cde:	d050      	beq.n	8009d82 <USBD_CDC_Setup+0xde>
 8009ce0:	2b20      	cmp	r3, #32
 8009ce2:	f040 80af 	bne.w	8009e44 <USBD_CDC_Setup+0x1a0>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 8009ce6:	683b      	ldr	r3, [r7, #0]
 8009ce8:	88db      	ldrh	r3, [r3, #6]
 8009cea:	2b00      	cmp	r3, #0
 8009cec:	d03a      	beq.n	8009d64 <USBD_CDC_Setup+0xc0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 8009cee:	683b      	ldr	r3, [r7, #0]
 8009cf0:	781b      	ldrb	r3, [r3, #0]
 8009cf2:	b25b      	sxtb	r3, r3
 8009cf4:	2b00      	cmp	r3, #0
 8009cf6:	da1b      	bge.n	8009d30 <USBD_CDC_Setup+0x8c>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8009cf8:	687b      	ldr	r3, [r7, #4]
 8009cfa:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8009cfe:	687a      	ldr	r2, [r7, #4]
 8009d00:	33b0      	adds	r3, #176	; 0xb0
 8009d02:	009b      	lsls	r3, r3, #2
 8009d04:	4413      	add	r3, r2
 8009d06:	685b      	ldr	r3, [r3, #4]
 8009d08:	689b      	ldr	r3, [r3, #8]
 8009d0a:	683a      	ldr	r2, [r7, #0]
 8009d0c:	7850      	ldrb	r0, [r2, #1]
                                                                           (uint8_t *)hcdc->data,
 8009d0e:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8009d10:	683a      	ldr	r2, [r7, #0]
 8009d12:	88d2      	ldrh	r2, [r2, #6]
 8009d14:	4798      	blx	r3
                                                                           req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 8009d16:	683b      	ldr	r3, [r7, #0]
 8009d18:	88db      	ldrh	r3, [r3, #6]
 8009d1a:	2b07      	cmp	r3, #7
 8009d1c:	bf28      	it	cs
 8009d1e:	2307      	movcs	r3, #7
 8009d20:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 8009d22:	693b      	ldr	r3, [r7, #16]
 8009d24:	89fa      	ldrh	r2, [r7, #14]
 8009d26:	4619      	mov	r1, r3
 8009d28:	6878      	ldr	r0, [r7, #4]
 8009d2a:	f001 fd43 	bl	800b7b4 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
                                                                         (uint8_t *)req, 0U);
      }
      break;
 8009d2e:	e090      	b.n	8009e52 <USBD_CDC_Setup+0x1ae>
          hcdc->CmdOpCode = req->bRequest;
 8009d30:	683b      	ldr	r3, [r7, #0]
 8009d32:	785a      	ldrb	r2, [r3, #1]
 8009d34:	693b      	ldr	r3, [r7, #16]
 8009d36:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
          hcdc->CmdLength = (uint8_t)MIN(req->wLength, USB_MAX_EP0_SIZE);
 8009d3a:	683b      	ldr	r3, [r7, #0]
 8009d3c:	88db      	ldrh	r3, [r3, #6]
 8009d3e:	2b3f      	cmp	r3, #63	; 0x3f
 8009d40:	d803      	bhi.n	8009d4a <USBD_CDC_Setup+0xa6>
 8009d42:	683b      	ldr	r3, [r7, #0]
 8009d44:	88db      	ldrh	r3, [r3, #6]
 8009d46:	b2da      	uxtb	r2, r3
 8009d48:	e000      	b.n	8009d4c <USBD_CDC_Setup+0xa8>
 8009d4a:	2240      	movs	r2, #64	; 0x40
 8009d4c:	693b      	ldr	r3, [r7, #16]
 8009d4e:	f883 2201 	strb.w	r2, [r3, #513]	; 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, hcdc->CmdLength);
 8009d52:	6939      	ldr	r1, [r7, #16]
 8009d54:	693b      	ldr	r3, [r7, #16]
 8009d56:	f893 3201 	ldrb.w	r3, [r3, #513]	; 0x201
 8009d5a:	461a      	mov	r2, r3
 8009d5c:	6878      	ldr	r0, [r7, #4]
 8009d5e:	f001 fd55 	bl	800b80c <USBD_CtlPrepareRx>
      break;
 8009d62:	e076      	b.n	8009e52 <USBD_CDC_Setup+0x1ae>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8009d64:	687b      	ldr	r3, [r7, #4]
 8009d66:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8009d6a:	687a      	ldr	r2, [r7, #4]
 8009d6c:	33b0      	adds	r3, #176	; 0xb0
 8009d6e:	009b      	lsls	r3, r3, #2
 8009d70:	4413      	add	r3, r2
 8009d72:	685b      	ldr	r3, [r3, #4]
 8009d74:	689b      	ldr	r3, [r3, #8]
 8009d76:	683a      	ldr	r2, [r7, #0]
 8009d78:	7850      	ldrb	r0, [r2, #1]
 8009d7a:	2200      	movs	r2, #0
 8009d7c:	6839      	ldr	r1, [r7, #0]
 8009d7e:	4798      	blx	r3
      break;
 8009d80:	e067      	b.n	8009e52 <USBD_CDC_Setup+0x1ae>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8009d82:	683b      	ldr	r3, [r7, #0]
 8009d84:	785b      	ldrb	r3, [r3, #1]
 8009d86:	2b0b      	cmp	r3, #11
 8009d88:	d851      	bhi.n	8009e2e <USBD_CDC_Setup+0x18a>
 8009d8a:	a201      	add	r2, pc, #4	; (adr r2, 8009d90 <USBD_CDC_Setup+0xec>)
 8009d8c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009d90:	08009dc1 	.word	0x08009dc1
 8009d94:	08009e3d 	.word	0x08009e3d
 8009d98:	08009e2f 	.word	0x08009e2f
 8009d9c:	08009e2f 	.word	0x08009e2f
 8009da0:	08009e2f 	.word	0x08009e2f
 8009da4:	08009e2f 	.word	0x08009e2f
 8009da8:	08009e2f 	.word	0x08009e2f
 8009dac:	08009e2f 	.word	0x08009e2f
 8009db0:	08009e2f 	.word	0x08009e2f
 8009db4:	08009e2f 	.word	0x08009e2f
 8009db8:	08009deb 	.word	0x08009deb
 8009dbc:	08009e15 	.word	0x08009e15
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009dc0:	687b      	ldr	r3, [r7, #4]
 8009dc2:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009dc6:	b2db      	uxtb	r3, r3
 8009dc8:	2b03      	cmp	r3, #3
 8009dca:	d107      	bne.n	8009ddc <USBD_CDC_Setup+0x138>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 8009dcc:	f107 030a 	add.w	r3, r7, #10
 8009dd0:	2202      	movs	r2, #2
 8009dd2:	4619      	mov	r1, r3
 8009dd4:	6878      	ldr	r0, [r7, #4]
 8009dd6:	f001 fced 	bl	800b7b4 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8009dda:	e032      	b.n	8009e42 <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 8009ddc:	6839      	ldr	r1, [r7, #0]
 8009dde:	6878      	ldr	r0, [r7, #4]
 8009de0:	f001 fc77 	bl	800b6d2 <USBD_CtlError>
            ret = USBD_FAIL;
 8009de4:	2303      	movs	r3, #3
 8009de6:	75fb      	strb	r3, [r7, #23]
          break;
 8009de8:	e02b      	b.n	8009e42 <USBD_CDC_Setup+0x19e>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009dea:	687b      	ldr	r3, [r7, #4]
 8009dec:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009df0:	b2db      	uxtb	r3, r3
 8009df2:	2b03      	cmp	r3, #3
 8009df4:	d107      	bne.n	8009e06 <USBD_CDC_Setup+0x162>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 8009df6:	f107 030d 	add.w	r3, r7, #13
 8009dfa:	2201      	movs	r2, #1
 8009dfc:	4619      	mov	r1, r3
 8009dfe:	6878      	ldr	r0, [r7, #4]
 8009e00:	f001 fcd8 	bl	800b7b4 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8009e04:	e01d      	b.n	8009e42 <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 8009e06:	6839      	ldr	r1, [r7, #0]
 8009e08:	6878      	ldr	r0, [r7, #4]
 8009e0a:	f001 fc62 	bl	800b6d2 <USBD_CtlError>
            ret = USBD_FAIL;
 8009e0e:	2303      	movs	r3, #3
 8009e10:	75fb      	strb	r3, [r7, #23]
          break;
 8009e12:	e016      	b.n	8009e42 <USBD_CDC_Setup+0x19e>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 8009e14:	687b      	ldr	r3, [r7, #4]
 8009e16:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 8009e1a:	b2db      	uxtb	r3, r3
 8009e1c:	2b03      	cmp	r3, #3
 8009e1e:	d00f      	beq.n	8009e40 <USBD_CDC_Setup+0x19c>
          {
            USBD_CtlError(pdev, req);
 8009e20:	6839      	ldr	r1, [r7, #0]
 8009e22:	6878      	ldr	r0, [r7, #4]
 8009e24:	f001 fc55 	bl	800b6d2 <USBD_CtlError>
            ret = USBD_FAIL;
 8009e28:	2303      	movs	r3, #3
 8009e2a:	75fb      	strb	r3, [r7, #23]
          }
          break;
 8009e2c:	e008      	b.n	8009e40 <USBD_CDC_Setup+0x19c>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 8009e2e:	6839      	ldr	r1, [r7, #0]
 8009e30:	6878      	ldr	r0, [r7, #4]
 8009e32:	f001 fc4e 	bl	800b6d2 <USBD_CtlError>
          ret = USBD_FAIL;
 8009e36:	2303      	movs	r3, #3
 8009e38:	75fb      	strb	r3, [r7, #23]
          break;
 8009e3a:	e002      	b.n	8009e42 <USBD_CDC_Setup+0x19e>
          break;
 8009e3c:	bf00      	nop
 8009e3e:	e008      	b.n	8009e52 <USBD_CDC_Setup+0x1ae>
          break;
 8009e40:	bf00      	nop
      }
      break;
 8009e42:	e006      	b.n	8009e52 <USBD_CDC_Setup+0x1ae>

    default:
      USBD_CtlError(pdev, req);
 8009e44:	6839      	ldr	r1, [r7, #0]
 8009e46:	6878      	ldr	r0, [r7, #4]
 8009e48:	f001 fc43 	bl	800b6d2 <USBD_CtlError>
      ret = USBD_FAIL;
 8009e4c:	2303      	movs	r3, #3
 8009e4e:	75fb      	strb	r3, [r7, #23]
      break;
 8009e50:	bf00      	nop
  }

  return (uint8_t)ret;
 8009e52:	7dfb      	ldrb	r3, [r7, #23]
}
 8009e54:	4618      	mov	r0, r3
 8009e56:	3718      	adds	r7, #24
 8009e58:	46bd      	mov	sp, r7
 8009e5a:	bd80      	pop	{r7, pc}

08009e5c <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8009e5c:	b580      	push	{r7, lr}
 8009e5e:	b084      	sub	sp, #16
 8009e60:	af00      	add	r7, sp, #0
 8009e62:	6078      	str	r0, [r7, #4]
 8009e64:	460b      	mov	r3, r1
 8009e66:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef *)pdev->pData;
 8009e68:	687b      	ldr	r3, [r7, #4]
 8009e6a:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 8009e6e:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8009e70:	687b      	ldr	r3, [r7, #4]
 8009e72:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8009e76:	687b      	ldr	r3, [r7, #4]
 8009e78:	32b0      	adds	r2, #176	; 0xb0
 8009e7a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009e7e:	2b00      	cmp	r3, #0
 8009e80:	d101      	bne.n	8009e86 <USBD_CDC_DataIn+0x2a>
  {
    return (uint8_t)USBD_FAIL;
 8009e82:	2303      	movs	r3, #3
 8009e84:	e065      	b.n	8009f52 <USBD_CDC_DataIn+0xf6>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8009e86:	687b      	ldr	r3, [r7, #4]
 8009e88:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8009e8c:	687b      	ldr	r3, [r7, #4]
 8009e8e:	32b0      	adds	r2, #176	; 0xb0
 8009e90:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009e94:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 8009e96:	78fb      	ldrb	r3, [r7, #3]
 8009e98:	f003 020f 	and.w	r2, r3, #15
 8009e9c:	6879      	ldr	r1, [r7, #4]
 8009e9e:	4613      	mov	r3, r2
 8009ea0:	009b      	lsls	r3, r3, #2
 8009ea2:	4413      	add	r3, r2
 8009ea4:	009b      	lsls	r3, r3, #2
 8009ea6:	440b      	add	r3, r1
 8009ea8:	3318      	adds	r3, #24
 8009eaa:	681b      	ldr	r3, [r3, #0]
 8009eac:	2b00      	cmp	r3, #0
 8009eae:	d02f      	beq.n	8009f10 <USBD_CDC_DataIn+0xb4>
      ((pdev->ep_in[epnum & 0xFU].total_length % hpcd->IN_ep[epnum & 0xFU].maxpacket) == 0U))
 8009eb0:	78fb      	ldrb	r3, [r7, #3]
 8009eb2:	f003 020f 	and.w	r2, r3, #15
 8009eb6:	6879      	ldr	r1, [r7, #4]
 8009eb8:	4613      	mov	r3, r2
 8009eba:	009b      	lsls	r3, r3, #2
 8009ebc:	4413      	add	r3, r2
 8009ebe:	009b      	lsls	r3, r3, #2
 8009ec0:	440b      	add	r3, r1
 8009ec2:	3318      	adds	r3, #24
 8009ec4:	681a      	ldr	r2, [r3, #0]
 8009ec6:	78fb      	ldrb	r3, [r7, #3]
 8009ec8:	f003 010f 	and.w	r1, r3, #15
 8009ecc:	68f8      	ldr	r0, [r7, #12]
 8009ece:	460b      	mov	r3, r1
 8009ed0:	00db      	lsls	r3, r3, #3
 8009ed2:	440b      	add	r3, r1
 8009ed4:	009b      	lsls	r3, r3, #2
 8009ed6:	4403      	add	r3, r0
 8009ed8:	3348      	adds	r3, #72	; 0x48
 8009eda:	681b      	ldr	r3, [r3, #0]
 8009edc:	fbb2 f1f3 	udiv	r1, r2, r3
 8009ee0:	fb01 f303 	mul.w	r3, r1, r3
 8009ee4:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 8009ee6:	2b00      	cmp	r3, #0
 8009ee8:	d112      	bne.n	8009f10 <USBD_CDC_DataIn+0xb4>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum & 0xFU].total_length = 0U;
 8009eea:	78fb      	ldrb	r3, [r7, #3]
 8009eec:	f003 020f 	and.w	r2, r3, #15
 8009ef0:	6879      	ldr	r1, [r7, #4]
 8009ef2:	4613      	mov	r3, r2
 8009ef4:	009b      	lsls	r3, r3, #2
 8009ef6:	4413      	add	r3, r2
 8009ef8:	009b      	lsls	r3, r3, #2
 8009efa:	440b      	add	r3, r1
 8009efc:	3318      	adds	r3, #24
 8009efe:	2200      	movs	r2, #0
 8009f00:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 8009f02:	78f9      	ldrb	r1, [r7, #3]
 8009f04:	2300      	movs	r3, #0
 8009f06:	2200      	movs	r2, #0
 8009f08:	6878      	ldr	r0, [r7, #4]
 8009f0a:	f002 f92e 	bl	800c16a <USBD_LL_Transmit>
 8009f0e:	e01f      	b.n	8009f50 <USBD_CDC_DataIn+0xf4>
  }
  else
  {
    hcdc->TxState = 0U;
 8009f10:	68bb      	ldr	r3, [r7, #8]
 8009f12:	2200      	movs	r2, #0
 8009f14:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt != NULL)
 8009f18:	687b      	ldr	r3, [r7, #4]
 8009f1a:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8009f1e:	687a      	ldr	r2, [r7, #4]
 8009f20:	33b0      	adds	r3, #176	; 0xb0
 8009f22:	009b      	lsls	r3, r3, #2
 8009f24:	4413      	add	r3, r2
 8009f26:	685b      	ldr	r3, [r3, #4]
 8009f28:	691b      	ldr	r3, [r3, #16]
 8009f2a:	2b00      	cmp	r3, #0
 8009f2c:	d010      	beq.n	8009f50 <USBD_CDC_DataIn+0xf4>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 8009f2e:	687b      	ldr	r3, [r7, #4]
 8009f30:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8009f34:	687a      	ldr	r2, [r7, #4]
 8009f36:	33b0      	adds	r3, #176	; 0xb0
 8009f38:	009b      	lsls	r3, r3, #2
 8009f3a:	4413      	add	r3, r2
 8009f3c:	685b      	ldr	r3, [r3, #4]
 8009f3e:	691b      	ldr	r3, [r3, #16]
 8009f40:	68ba      	ldr	r2, [r7, #8]
 8009f42:	f8d2 0208 	ldr.w	r0, [r2, #520]	; 0x208
 8009f46:	68ba      	ldr	r2, [r7, #8]
 8009f48:	f502 7104 	add.w	r1, r2, #528	; 0x210
 8009f4c:	78fa      	ldrb	r2, [r7, #3]
 8009f4e:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 8009f50:	2300      	movs	r3, #0
}
 8009f52:	4618      	mov	r0, r3
 8009f54:	3710      	adds	r7, #16
 8009f56:	46bd      	mov	sp, r7
 8009f58:	bd80      	pop	{r7, pc}

08009f5a <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8009f5a:	b580      	push	{r7, lr}
 8009f5c:	b084      	sub	sp, #16
 8009f5e:	af00      	add	r7, sp, #0
 8009f60:	6078      	str	r0, [r7, #4]
 8009f62:	460b      	mov	r3, r1
 8009f64:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8009f66:	687b      	ldr	r3, [r7, #4]
 8009f68:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8009f6c:	687b      	ldr	r3, [r7, #4]
 8009f6e:	32b0      	adds	r2, #176	; 0xb0
 8009f70:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009f74:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8009f76:	687b      	ldr	r3, [r7, #4]
 8009f78:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8009f7c:	687b      	ldr	r3, [r7, #4]
 8009f7e:	32b0      	adds	r2, #176	; 0xb0
 8009f80:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009f84:	2b00      	cmp	r3, #0
 8009f86:	d101      	bne.n	8009f8c <USBD_CDC_DataOut+0x32>
  {
    return (uint8_t)USBD_FAIL;
 8009f88:	2303      	movs	r3, #3
 8009f8a:	e01a      	b.n	8009fc2 <USBD_CDC_DataOut+0x68>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 8009f8c:	78fb      	ldrb	r3, [r7, #3]
 8009f8e:	4619      	mov	r1, r3
 8009f90:	6878      	ldr	r0, [r7, #4]
 8009f92:	f002 f92c 	bl	800c1ee <USBD_LL_GetRxDataSize>
 8009f96:	4602      	mov	r2, r0
 8009f98:	68fb      	ldr	r3, [r7, #12]
 8009f9a:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 8009f9e:	687b      	ldr	r3, [r7, #4]
 8009fa0:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8009fa4:	687a      	ldr	r2, [r7, #4]
 8009fa6:	33b0      	adds	r3, #176	; 0xb0
 8009fa8:	009b      	lsls	r3, r3, #2
 8009faa:	4413      	add	r3, r2
 8009fac:	685b      	ldr	r3, [r3, #4]
 8009fae:	68db      	ldr	r3, [r3, #12]
 8009fb0:	68fa      	ldr	r2, [r7, #12]
 8009fb2:	f8d2 0204 	ldr.w	r0, [r2, #516]	; 0x204
 8009fb6:	68fa      	ldr	r2, [r7, #12]
 8009fb8:	f502 7203 	add.w	r2, r2, #524	; 0x20c
 8009fbc:	4611      	mov	r1, r2
 8009fbe:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 8009fc0:	2300      	movs	r3, #0
}
 8009fc2:	4618      	mov	r0, r3
 8009fc4:	3710      	adds	r7, #16
 8009fc6:	46bd      	mov	sp, r7
 8009fc8:	bd80      	pop	{r7, pc}

08009fca <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 8009fca:	b580      	push	{r7, lr}
 8009fcc:	b084      	sub	sp, #16
 8009fce:	af00      	add	r7, sp, #0
 8009fd0:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8009fd2:	687b      	ldr	r3, [r7, #4]
 8009fd4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 8009fd8:	687b      	ldr	r3, [r7, #4]
 8009fda:	32b0      	adds	r2, #176	; 0xb0
 8009fdc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009fe0:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8009fe2:	68fb      	ldr	r3, [r7, #12]
 8009fe4:	2b00      	cmp	r3, #0
 8009fe6:	d101      	bne.n	8009fec <USBD_CDC_EP0_RxReady+0x22>
  {
    return (uint8_t)USBD_FAIL;
 8009fe8:	2303      	movs	r3, #3
 8009fea:	e025      	b.n	800a038 <USBD_CDC_EP0_RxReady+0x6e>
  }

  if ((pdev->pUserData[pdev->classId] != NULL) && (hcdc->CmdOpCode != 0xFFU))
 8009fec:	687b      	ldr	r3, [r7, #4]
 8009fee:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 8009ff2:	687a      	ldr	r2, [r7, #4]
 8009ff4:	33b0      	adds	r3, #176	; 0xb0
 8009ff6:	009b      	lsls	r3, r3, #2
 8009ff8:	4413      	add	r3, r2
 8009ffa:	685b      	ldr	r3, [r3, #4]
 8009ffc:	2b00      	cmp	r3, #0
 8009ffe:	d01a      	beq.n	800a036 <USBD_CDC_EP0_RxReady+0x6c>
 800a000:	68fb      	ldr	r3, [r7, #12]
 800a002:	f893 3200 	ldrb.w	r3, [r3, #512]	; 0x200
 800a006:	2bff      	cmp	r3, #255	; 0xff
 800a008:	d015      	beq.n	800a036 <USBD_CDC_EP0_RxReady+0x6c>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 800a00a:	687b      	ldr	r3, [r7, #4]
 800a00c:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 800a010:	687a      	ldr	r2, [r7, #4]
 800a012:	33b0      	adds	r3, #176	; 0xb0
 800a014:	009b      	lsls	r3, r3, #2
 800a016:	4413      	add	r3, r2
 800a018:	685b      	ldr	r3, [r3, #4]
 800a01a:	689b      	ldr	r3, [r3, #8]
 800a01c:	68fa      	ldr	r2, [r7, #12]
 800a01e:	f892 0200 	ldrb.w	r0, [r2, #512]	; 0x200
                                                                     (uint8_t *)hcdc->data,
 800a022:	68f9      	ldr	r1, [r7, #12]
                                                                     (uint16_t)hcdc->CmdLength);
 800a024:	68fa      	ldr	r2, [r7, #12]
 800a026:	f892 2201 	ldrb.w	r2, [r2, #513]	; 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 800a02a:	b292      	uxth	r2, r2
 800a02c:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 800a02e:	68fb      	ldr	r3, [r7, #12]
 800a030:	22ff      	movs	r2, #255	; 0xff
 800a032:	f883 2200 	strb.w	r2, [r3, #512]	; 0x200
  }

  return (uint8_t)USBD_OK;
 800a036:	2300      	movs	r3, #0
}
 800a038:	4618      	mov	r0, r3
 800a03a:	3710      	adds	r7, #16
 800a03c:	46bd      	mov	sp, r7
 800a03e:	bd80      	pop	{r7, pc}

0800a040 <USBD_CDC_GetFSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 800a040:	b580      	push	{r7, lr}
 800a042:	b086      	sub	sp, #24
 800a044:	af00      	add	r7, sp, #0
 800a046:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 800a048:	2182      	movs	r1, #130	; 0x82
 800a04a:	4818      	ldr	r0, [pc, #96]	; (800a0ac <USBD_CDC_GetFSCfgDesc+0x6c>)
 800a04c:	f000 fd09 	bl	800aa62 <USBD_GetEpDesc>
 800a050:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800a052:	2101      	movs	r1, #1
 800a054:	4815      	ldr	r0, [pc, #84]	; (800a0ac <USBD_CDC_GetFSCfgDesc+0x6c>)
 800a056:	f000 fd04 	bl	800aa62 <USBD_GetEpDesc>
 800a05a:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 800a05c:	2181      	movs	r1, #129	; 0x81
 800a05e:	4813      	ldr	r0, [pc, #76]	; (800a0ac <USBD_CDC_GetFSCfgDesc+0x6c>)
 800a060:	f000 fcff 	bl	800aa62 <USBD_GetEpDesc>
 800a064:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 800a066:	697b      	ldr	r3, [r7, #20]
 800a068:	2b00      	cmp	r3, #0
 800a06a:	d002      	beq.n	800a072 <USBD_CDC_GetFSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 800a06c:	697b      	ldr	r3, [r7, #20]
 800a06e:	2210      	movs	r2, #16
 800a070:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 800a072:	693b      	ldr	r3, [r7, #16]
 800a074:	2b00      	cmp	r3, #0
 800a076:	d006      	beq.n	800a086 <USBD_CDC_GetFSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800a078:	693b      	ldr	r3, [r7, #16]
 800a07a:	2200      	movs	r2, #0
 800a07c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800a080:	711a      	strb	r2, [r3, #4]
 800a082:	2200      	movs	r2, #0
 800a084:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 800a086:	68fb      	ldr	r3, [r7, #12]
 800a088:	2b00      	cmp	r3, #0
 800a08a:	d006      	beq.n	800a09a <USBD_CDC_GetFSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800a08c:	68fb      	ldr	r3, [r7, #12]
 800a08e:	2200      	movs	r2, #0
 800a090:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800a094:	711a      	strb	r2, [r3, #4]
 800a096:	2200      	movs	r2, #0
 800a098:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 800a09a:	687b      	ldr	r3, [r7, #4]
 800a09c:	2243      	movs	r2, #67	; 0x43
 800a09e:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 800a0a0:	4b02      	ldr	r3, [pc, #8]	; (800a0ac <USBD_CDC_GetFSCfgDesc+0x6c>)
}
 800a0a2:	4618      	mov	r0, r3
 800a0a4:	3718      	adds	r7, #24
 800a0a6:	46bd      	mov	sp, r7
 800a0a8:	bd80      	pop	{r7, pc}
 800a0aa:	bf00      	nop
 800a0ac:	20000050 	.word	0x20000050

0800a0b0 <USBD_CDC_GetHSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 800a0b0:	b580      	push	{r7, lr}
 800a0b2:	b086      	sub	sp, #24
 800a0b4:	af00      	add	r7, sp, #0
 800a0b6:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 800a0b8:	2182      	movs	r1, #130	; 0x82
 800a0ba:	4818      	ldr	r0, [pc, #96]	; (800a11c <USBD_CDC_GetHSCfgDesc+0x6c>)
 800a0bc:	f000 fcd1 	bl	800aa62 <USBD_GetEpDesc>
 800a0c0:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800a0c2:	2101      	movs	r1, #1
 800a0c4:	4815      	ldr	r0, [pc, #84]	; (800a11c <USBD_CDC_GetHSCfgDesc+0x6c>)
 800a0c6:	f000 fccc 	bl	800aa62 <USBD_GetEpDesc>
 800a0ca:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 800a0cc:	2181      	movs	r1, #129	; 0x81
 800a0ce:	4813      	ldr	r0, [pc, #76]	; (800a11c <USBD_CDC_GetHSCfgDesc+0x6c>)
 800a0d0:	f000 fcc7 	bl	800aa62 <USBD_GetEpDesc>
 800a0d4:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 800a0d6:	697b      	ldr	r3, [r7, #20]
 800a0d8:	2b00      	cmp	r3, #0
 800a0da:	d002      	beq.n	800a0e2 <USBD_CDC_GetHSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_HS_BINTERVAL;
 800a0dc:	697b      	ldr	r3, [r7, #20]
 800a0de:	2210      	movs	r2, #16
 800a0e0:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 800a0e2:	693b      	ldr	r3, [r7, #16]
 800a0e4:	2b00      	cmp	r3, #0
 800a0e6:	d006      	beq.n	800a0f6 <USBD_CDC_GetHSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 800a0e8:	693b      	ldr	r3, [r7, #16]
 800a0ea:	2200      	movs	r2, #0
 800a0ec:	711a      	strb	r2, [r3, #4]
 800a0ee:	2200      	movs	r2, #0
 800a0f0:	f042 0202 	orr.w	r2, r2, #2
 800a0f4:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 800a0f6:	68fb      	ldr	r3, [r7, #12]
 800a0f8:	2b00      	cmp	r3, #0
 800a0fa:	d006      	beq.n	800a10a <USBD_CDC_GetHSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 800a0fc:	68fb      	ldr	r3, [r7, #12]
 800a0fe:	2200      	movs	r2, #0
 800a100:	711a      	strb	r2, [r3, #4]
 800a102:	2200      	movs	r2, #0
 800a104:	f042 0202 	orr.w	r2, r2, #2
 800a108:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 800a10a:	687b      	ldr	r3, [r7, #4]
 800a10c:	2243      	movs	r2, #67	; 0x43
 800a10e:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 800a110:	4b02      	ldr	r3, [pc, #8]	; (800a11c <USBD_CDC_GetHSCfgDesc+0x6c>)
}
 800a112:	4618      	mov	r0, r3
 800a114:	3718      	adds	r7, #24
 800a116:	46bd      	mov	sp, r7
 800a118:	bd80      	pop	{r7, pc}
 800a11a:	bf00      	nop
 800a11c:	20000050 	.word	0x20000050

0800a120 <USBD_CDC_GetOtherSpeedCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 800a120:	b580      	push	{r7, lr}
 800a122:	b086      	sub	sp, #24
 800a124:	af00      	add	r7, sp, #0
 800a126:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 800a128:	2182      	movs	r1, #130	; 0x82
 800a12a:	4818      	ldr	r0, [pc, #96]	; (800a18c <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 800a12c:	f000 fc99 	bl	800aa62 <USBD_GetEpDesc>
 800a130:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800a132:	2101      	movs	r1, #1
 800a134:	4815      	ldr	r0, [pc, #84]	; (800a18c <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 800a136:	f000 fc94 	bl	800aa62 <USBD_GetEpDesc>
 800a13a:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 800a13c:	2181      	movs	r1, #129	; 0x81
 800a13e:	4813      	ldr	r0, [pc, #76]	; (800a18c <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 800a140:	f000 fc8f 	bl	800aa62 <USBD_GetEpDesc>
 800a144:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 800a146:	697b      	ldr	r3, [r7, #20]
 800a148:	2b00      	cmp	r3, #0
 800a14a:	d002      	beq.n	800a152 <USBD_CDC_GetOtherSpeedCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 800a14c:	697b      	ldr	r3, [r7, #20]
 800a14e:	2210      	movs	r2, #16
 800a150:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 800a152:	693b      	ldr	r3, [r7, #16]
 800a154:	2b00      	cmp	r3, #0
 800a156:	d006      	beq.n	800a166 <USBD_CDC_GetOtherSpeedCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800a158:	693b      	ldr	r3, [r7, #16]
 800a15a:	2200      	movs	r2, #0
 800a15c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800a160:	711a      	strb	r2, [r3, #4]
 800a162:	2200      	movs	r2, #0
 800a164:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 800a166:	68fb      	ldr	r3, [r7, #12]
 800a168:	2b00      	cmp	r3, #0
 800a16a:	d006      	beq.n	800a17a <USBD_CDC_GetOtherSpeedCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800a16c:	68fb      	ldr	r3, [r7, #12]
 800a16e:	2200      	movs	r2, #0
 800a170:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800a174:	711a      	strb	r2, [r3, #4]
 800a176:	2200      	movs	r2, #0
 800a178:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 800a17a:	687b      	ldr	r3, [r7, #4]
 800a17c:	2243      	movs	r2, #67	; 0x43
 800a17e:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 800a180:	4b02      	ldr	r3, [pc, #8]	; (800a18c <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
}
 800a182:	4618      	mov	r0, r3
 800a184:	3718      	adds	r7, #24
 800a186:	46bd      	mov	sp, r7
 800a188:	bd80      	pop	{r7, pc}
 800a18a:	bf00      	nop
 800a18c:	20000050 	.word	0x20000050

0800a190 <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 800a190:	b480      	push	{r7}
 800a192:	b083      	sub	sp, #12
 800a194:	af00      	add	r7, sp, #0
 800a196:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 800a198:	687b      	ldr	r3, [r7, #4]
 800a19a:	220a      	movs	r2, #10
 800a19c:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 800a19e:	4b03      	ldr	r3, [pc, #12]	; (800a1ac <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 800a1a0:	4618      	mov	r0, r3
 800a1a2:	370c      	adds	r7, #12
 800a1a4:	46bd      	mov	sp, r7
 800a1a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1aa:	4770      	bx	lr
 800a1ac:	2000000c 	.word	0x2000000c

0800a1b0 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 800a1b0:	b480      	push	{r7}
 800a1b2:	b083      	sub	sp, #12
 800a1b4:	af00      	add	r7, sp, #0
 800a1b6:	6078      	str	r0, [r7, #4]
 800a1b8:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 800a1ba:	683b      	ldr	r3, [r7, #0]
 800a1bc:	2b00      	cmp	r3, #0
 800a1be:	d101      	bne.n	800a1c4 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 800a1c0:	2303      	movs	r3, #3
 800a1c2:	e009      	b.n	800a1d8 <USBD_CDC_RegisterInterface+0x28>
  }

  pdev->pUserData[pdev->classId] = fops;
 800a1c4:	687b      	ldr	r3, [r7, #4]
 800a1c6:	f8d3 32d4 	ldr.w	r3, [r3, #724]	; 0x2d4
 800a1ca:	687a      	ldr	r2, [r7, #4]
 800a1cc:	33b0      	adds	r3, #176	; 0xb0
 800a1ce:	009b      	lsls	r3, r3, #2
 800a1d0:	4413      	add	r3, r2
 800a1d2:	683a      	ldr	r2, [r7, #0]
 800a1d4:	605a      	str	r2, [r3, #4]

  return (uint8_t)USBD_OK;
 800a1d6:	2300      	movs	r3, #0
}
 800a1d8:	4618      	mov	r0, r3
 800a1da:	370c      	adds	r7, #12
 800a1dc:	46bd      	mov	sp, r7
 800a1de:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1e2:	4770      	bx	lr

0800a1e4 <USBD_CDC_SetTxBuffer>:
  * @param  length: Tx Buffer length
  * @retval status
  */
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 800a1e4:	b480      	push	{r7}
 800a1e6:	b087      	sub	sp, #28
 800a1e8:	af00      	add	r7, sp, #0
 800a1ea:	60f8      	str	r0, [r7, #12]
 800a1ec:	60b9      	str	r1, [r7, #8]
 800a1ee:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800a1f0:	68fb      	ldr	r3, [r7, #12]
 800a1f2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800a1f6:	68fb      	ldr	r3, [r7, #12]
 800a1f8:	32b0      	adds	r2, #176	; 0xb0
 800a1fa:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a1fe:	617b      	str	r3, [r7, #20]

  if (hcdc == NULL)
 800a200:	697b      	ldr	r3, [r7, #20]
 800a202:	2b00      	cmp	r3, #0
 800a204:	d101      	bne.n	800a20a <USBD_CDC_SetTxBuffer+0x26>
  {
    return (uint8_t)USBD_FAIL;
 800a206:	2303      	movs	r3, #3
 800a208:	e008      	b.n	800a21c <USBD_CDC_SetTxBuffer+0x38>
  }

  hcdc->TxBuffer = pbuff;
 800a20a:	697b      	ldr	r3, [r7, #20]
 800a20c:	68ba      	ldr	r2, [r7, #8]
 800a20e:	f8c3 2208 	str.w	r2, [r3, #520]	; 0x208
  hcdc->TxLength = length;
 800a212:	697b      	ldr	r3, [r7, #20]
 800a214:	687a      	ldr	r2, [r7, #4]
 800a216:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

  return (uint8_t)USBD_OK;
 800a21a:	2300      	movs	r3, #0
}
 800a21c:	4618      	mov	r0, r3
 800a21e:	371c      	adds	r7, #28
 800a220:	46bd      	mov	sp, r7
 800a222:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a226:	4770      	bx	lr

0800a228 <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 800a228:	b480      	push	{r7}
 800a22a:	b085      	sub	sp, #20
 800a22c:	af00      	add	r7, sp, #0
 800a22e:	6078      	str	r0, [r7, #4]
 800a230:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800a232:	687b      	ldr	r3, [r7, #4]
 800a234:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800a238:	687b      	ldr	r3, [r7, #4]
 800a23a:	32b0      	adds	r2, #176	; 0xb0
 800a23c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a240:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800a242:	68fb      	ldr	r3, [r7, #12]
 800a244:	2b00      	cmp	r3, #0
 800a246:	d101      	bne.n	800a24c <USBD_CDC_SetRxBuffer+0x24>
  {
    return (uint8_t)USBD_FAIL;
 800a248:	2303      	movs	r3, #3
 800a24a:	e004      	b.n	800a256 <USBD_CDC_SetRxBuffer+0x2e>
  }

  hcdc->RxBuffer = pbuff;
 800a24c:	68fb      	ldr	r3, [r7, #12]
 800a24e:	683a      	ldr	r2, [r7, #0]
 800a250:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204

  return (uint8_t)USBD_OK;
 800a254:	2300      	movs	r3, #0
}
 800a256:	4618      	mov	r0, r3
 800a258:	3714      	adds	r7, #20
 800a25a:	46bd      	mov	sp, r7
 800a25c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a260:	4770      	bx	lr
	...

0800a264 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 800a264:	b580      	push	{r7, lr}
 800a266:	b084      	sub	sp, #16
 800a268:	af00      	add	r7, sp, #0
 800a26a:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800a26c:	687b      	ldr	r3, [r7, #4]
 800a26e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800a272:	687b      	ldr	r3, [r7, #4]
 800a274:	32b0      	adds	r2, #176	; 0xb0
 800a276:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a27a:	60fb      	str	r3, [r7, #12]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 800a27c:	687b      	ldr	r3, [r7, #4]
 800a27e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800a282:	687b      	ldr	r3, [r7, #4]
 800a284:	32b0      	adds	r2, #176	; 0xb0
 800a286:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a28a:	2b00      	cmp	r3, #0
 800a28c:	d101      	bne.n	800a292 <USBD_CDC_ReceivePacket+0x2e>
  {
    return (uint8_t)USBD_FAIL;
 800a28e:	2303      	movs	r3, #3
 800a290:	e018      	b.n	800a2c4 <USBD_CDC_ReceivePacket+0x60>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800a292:	687b      	ldr	r3, [r7, #4]
 800a294:	7c1b      	ldrb	r3, [r3, #16]
 800a296:	2b00      	cmp	r3, #0
 800a298:	d10a      	bne.n	800a2b0 <USBD_CDC_ReceivePacket+0x4c>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800a29a:	4b0c      	ldr	r3, [pc, #48]	; (800a2cc <USBD_CDC_ReceivePacket+0x68>)
 800a29c:	7819      	ldrb	r1, [r3, #0]
 800a29e:	68fb      	ldr	r3, [r7, #12]
 800a2a0:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800a2a4:	f44f 7300 	mov.w	r3, #512	; 0x200
 800a2a8:	6878      	ldr	r0, [r7, #4]
 800a2aa:	f001 ff7f 	bl	800c1ac <USBD_LL_PrepareReceive>
 800a2ae:	e008      	b.n	800a2c2 <USBD_CDC_ReceivePacket+0x5e>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800a2b0:	4b06      	ldr	r3, [pc, #24]	; (800a2cc <USBD_CDC_ReceivePacket+0x68>)
 800a2b2:	7819      	ldrb	r1, [r3, #0]
 800a2b4:	68fb      	ldr	r3, [r7, #12]
 800a2b6:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 800a2ba:	2340      	movs	r3, #64	; 0x40
 800a2bc:	6878      	ldr	r0, [r7, #4]
 800a2be:	f001 ff75 	bl	800c1ac <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800a2c2:	2300      	movs	r3, #0
}
 800a2c4:	4618      	mov	r0, r3
 800a2c6:	3710      	adds	r7, #16
 800a2c8:	46bd      	mov	sp, r7
 800a2ca:	bd80      	pop	{r7, pc}
 800a2cc:	20000094 	.word	0x20000094

0800a2d0 <USBD_Init>:
  * @param  id: Low level core index
  * @retval None
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 800a2d0:	b580      	push	{r7, lr}
 800a2d2:	b086      	sub	sp, #24
 800a2d4:	af00      	add	r7, sp, #0
 800a2d6:	60f8      	str	r0, [r7, #12]
 800a2d8:	60b9      	str	r1, [r7, #8]
 800a2da:	4613      	mov	r3, r2
 800a2dc:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 800a2de:	68fb      	ldr	r3, [r7, #12]
 800a2e0:	2b00      	cmp	r3, #0
 800a2e2:	d101      	bne.n	800a2e8 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 800a2e4:	2303      	movs	r3, #3
 800a2e6:	e01f      	b.n	800a328 <USBD_Init+0x58>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 800a2e8:	68fb      	ldr	r3, [r7, #12]
 800a2ea:	2200      	movs	r2, #0
 800a2ec:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  pdev->pUserData[0] = NULL;
 800a2f0:	68fb      	ldr	r3, [r7, #12]
 800a2f2:	2200      	movs	r2, #0
 800a2f4:	f8c3 22c4 	str.w	r2, [r3, #708]	; 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 800a2f8:	68fb      	ldr	r3, [r7, #12]
 800a2fa:	2200      	movs	r2, #0
 800a2fc:	f8c3 22d0 	str.w	r2, [r3, #720]	; 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 800a300:	68bb      	ldr	r3, [r7, #8]
 800a302:	2b00      	cmp	r3, #0
 800a304:	d003      	beq.n	800a30e <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 800a306:	68fb      	ldr	r3, [r7, #12]
 800a308:	68ba      	ldr	r2, [r7, #8]
 800a30a:	f8c3 22b4 	str.w	r2, [r3, #692]	; 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800a30e:	68fb      	ldr	r3, [r7, #12]
 800a310:	2201      	movs	r2, #1
 800a312:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->id = id;
 800a316:	68fb      	ldr	r3, [r7, #12]
 800a318:	79fa      	ldrb	r2, [r7, #7]
 800a31a:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 800a31c:	68f8      	ldr	r0, [r7, #12]
 800a31e:	f001 fdef 	bl	800bf00 <USBD_LL_Init>
 800a322:	4603      	mov	r3, r0
 800a324:	75fb      	strb	r3, [r7, #23]

  return ret;
 800a326:	7dfb      	ldrb	r3, [r7, #23]
}
 800a328:	4618      	mov	r0, r3
 800a32a:	3718      	adds	r7, #24
 800a32c:	46bd      	mov	sp, r7
 800a32e:	bd80      	pop	{r7, pc}

0800a330 <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 800a330:	b580      	push	{r7, lr}
 800a332:	b084      	sub	sp, #16
 800a334:	af00      	add	r7, sp, #0
 800a336:	6078      	str	r0, [r7, #4]
 800a338:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800a33a:	2300      	movs	r3, #0
 800a33c:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 800a33e:	683b      	ldr	r3, [r7, #0]
 800a340:	2b00      	cmp	r3, #0
 800a342:	d101      	bne.n	800a348 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 800a344:	2303      	movs	r3, #3
 800a346:	e025      	b.n	800a394 <USBD_RegisterClass+0x64>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 800a348:	687b      	ldr	r3, [r7, #4]
 800a34a:	683a      	ldr	r2, [r7, #0]
 800a34c:	f8c3 22b8 	str.w	r2, [r3, #696]	; 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 800a350:	687b      	ldr	r3, [r7, #4]
 800a352:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800a356:	687b      	ldr	r3, [r7, #4]
 800a358:	32ae      	adds	r2, #174	; 0xae
 800a35a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a35e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a360:	2b00      	cmp	r3, #0
 800a362:	d00f      	beq.n	800a384 <USBD_RegisterClass+0x54>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 800a364:	687b      	ldr	r3, [r7, #4]
 800a366:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800a36a:	687b      	ldr	r3, [r7, #4]
 800a36c:	32ae      	adds	r2, #174	; 0xae
 800a36e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a372:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a374:	f107 020e 	add.w	r2, r7, #14
 800a378:	4610      	mov	r0, r2
 800a37a:	4798      	blx	r3
 800a37c:	4602      	mov	r2, r0
 800a37e:	687b      	ldr	r3, [r7, #4]
 800a380:	f8c3 22d0 	str.w	r2, [r3, #720]	; 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses ++;
 800a384:	687b      	ldr	r3, [r7, #4]
 800a386:	f8d3 32d8 	ldr.w	r3, [r3, #728]	; 0x2d8
 800a38a:	1c5a      	adds	r2, r3, #1
 800a38c:	687b      	ldr	r3, [r7, #4]
 800a38e:	f8c3 22d8 	str.w	r2, [r3, #728]	; 0x2d8

  return USBD_OK;
 800a392:	2300      	movs	r3, #0
}
 800a394:	4618      	mov	r0, r3
 800a396:	3710      	adds	r7, #16
 800a398:	46bd      	mov	sp, r7
 800a39a:	bd80      	pop	{r7, pc}

0800a39c <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 800a39c:	b580      	push	{r7, lr}
 800a39e:	b082      	sub	sp, #8
 800a3a0:	af00      	add	r7, sp, #0
 800a3a2:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 800a3a4:	6878      	ldr	r0, [r7, #4]
 800a3a6:	f001 fdf7 	bl	800bf98 <USBD_LL_Start>
 800a3aa:	4603      	mov	r3, r0
}
 800a3ac:	4618      	mov	r0, r3
 800a3ae:	3708      	adds	r7, #8
 800a3b0:	46bd      	mov	sp, r7
 800a3b2:	bd80      	pop	{r7, pc}

0800a3b4 <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 800a3b4:	b480      	push	{r7}
 800a3b6:	b083      	sub	sp, #12
 800a3b8:	af00      	add	r7, sp, #0
 800a3ba:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800a3bc:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 800a3be:	4618      	mov	r0, r3
 800a3c0:	370c      	adds	r7, #12
 800a3c2:	46bd      	mov	sp, r7
 800a3c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3c8:	4770      	bx	lr

0800a3ca <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800a3ca:	b580      	push	{r7, lr}
 800a3cc:	b084      	sub	sp, #16
 800a3ce:	af00      	add	r7, sp, #0
 800a3d0:	6078      	str	r0, [r7, #4]
 800a3d2:	460b      	mov	r3, r1
 800a3d4:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 800a3d6:	2300      	movs	r3, #0
 800a3d8:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 800a3da:	687b      	ldr	r3, [r7, #4]
 800a3dc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a3e0:	2b00      	cmp	r3, #0
 800a3e2:	d009      	beq.n	800a3f8 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 800a3e4:	687b      	ldr	r3, [r7, #4]
 800a3e6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a3ea:	681b      	ldr	r3, [r3, #0]
 800a3ec:	78fa      	ldrb	r2, [r7, #3]
 800a3ee:	4611      	mov	r1, r2
 800a3f0:	6878      	ldr	r0, [r7, #4]
 800a3f2:	4798      	blx	r3
 800a3f4:	4603      	mov	r3, r0
 800a3f6:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800a3f8:	7bfb      	ldrb	r3, [r7, #15]
}
 800a3fa:	4618      	mov	r0, r3
 800a3fc:	3710      	adds	r7, #16
 800a3fe:	46bd      	mov	sp, r7
 800a400:	bd80      	pop	{r7, pc}

0800a402 <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status: USBD_StatusTypeDef
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800a402:	b580      	push	{r7, lr}
 800a404:	b084      	sub	sp, #16
 800a406:	af00      	add	r7, sp, #0
 800a408:	6078      	str	r0, [r7, #4]
 800a40a:	460b      	mov	r3, r1
 800a40c:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 800a40e:	2300      	movs	r3, #0
 800a410:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 800a412:	687b      	ldr	r3, [r7, #4]
 800a414:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a418:	685b      	ldr	r3, [r3, #4]
 800a41a:	78fa      	ldrb	r2, [r7, #3]
 800a41c:	4611      	mov	r1, r2
 800a41e:	6878      	ldr	r0, [r7, #4]
 800a420:	4798      	blx	r3
 800a422:	4603      	mov	r3, r0
 800a424:	2b00      	cmp	r3, #0
 800a426:	d001      	beq.n	800a42c <USBD_ClrClassConfig+0x2a>
  {
    ret = USBD_FAIL;
 800a428:	2303      	movs	r3, #3
 800a42a:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800a42c:	7bfb      	ldrb	r3, [r7, #15]
}
 800a42e:	4618      	mov	r0, r3
 800a430:	3710      	adds	r7, #16
 800a432:	46bd      	mov	sp, r7
 800a434:	bd80      	pop	{r7, pc}

0800a436 <USBD_LL_SetupStage>:
  *         Handle the setup stage
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 800a436:	b580      	push	{r7, lr}
 800a438:	b084      	sub	sp, #16
 800a43a:	af00      	add	r7, sp, #0
 800a43c:	6078      	str	r0, [r7, #4]
 800a43e:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 800a440:	687b      	ldr	r3, [r7, #4]
 800a442:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 800a446:	6839      	ldr	r1, [r7, #0]
 800a448:	4618      	mov	r0, r3
 800a44a:	f001 f908 	bl	800b65e <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 800a44e:	687b      	ldr	r3, [r7, #4]
 800a450:	2201      	movs	r2, #1
 800a452:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 800a456:	687b      	ldr	r3, [r7, #4]
 800a458:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	; 0x2b0
 800a45c:	461a      	mov	r2, r3
 800a45e:	687b      	ldr	r3, [r7, #4]
 800a460:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 800a464:	687b      	ldr	r3, [r7, #4]
 800a466:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 800a46a:	f003 031f 	and.w	r3, r3, #31
 800a46e:	2b02      	cmp	r3, #2
 800a470:	d01a      	beq.n	800a4a8 <USBD_LL_SetupStage+0x72>
 800a472:	2b02      	cmp	r3, #2
 800a474:	d822      	bhi.n	800a4bc <USBD_LL_SetupStage+0x86>
 800a476:	2b00      	cmp	r3, #0
 800a478:	d002      	beq.n	800a480 <USBD_LL_SetupStage+0x4a>
 800a47a:	2b01      	cmp	r3, #1
 800a47c:	d00a      	beq.n	800a494 <USBD_LL_SetupStage+0x5e>
 800a47e:	e01d      	b.n	800a4bc <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 800a480:	687b      	ldr	r3, [r7, #4]
 800a482:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 800a486:	4619      	mov	r1, r3
 800a488:	6878      	ldr	r0, [r7, #4]
 800a48a:	f000 fb5f 	bl	800ab4c <USBD_StdDevReq>
 800a48e:	4603      	mov	r3, r0
 800a490:	73fb      	strb	r3, [r7, #15]
      break;
 800a492:	e020      	b.n	800a4d6 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 800a494:	687b      	ldr	r3, [r7, #4]
 800a496:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 800a49a:	4619      	mov	r1, r3
 800a49c:	6878      	ldr	r0, [r7, #4]
 800a49e:	f000 fbc7 	bl	800ac30 <USBD_StdItfReq>
 800a4a2:	4603      	mov	r3, r0
 800a4a4:	73fb      	strb	r3, [r7, #15]
      break;
 800a4a6:	e016      	b.n	800a4d6 <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 800a4a8:	687b      	ldr	r3, [r7, #4]
 800a4aa:	f203 23aa 	addw	r3, r3, #682	; 0x2aa
 800a4ae:	4619      	mov	r1, r3
 800a4b0:	6878      	ldr	r0, [r7, #4]
 800a4b2:	f000 fc29 	bl	800ad08 <USBD_StdEPReq>
 800a4b6:	4603      	mov	r3, r0
 800a4b8:	73fb      	strb	r3, [r7, #15]
      break;
 800a4ba:	e00c      	b.n	800a4d6 <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 800a4bc:	687b      	ldr	r3, [r7, #4]
 800a4be:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 800a4c2:	f023 037f 	bic.w	r3, r3, #127	; 0x7f
 800a4c6:	b2db      	uxtb	r3, r3
 800a4c8:	4619      	mov	r1, r3
 800a4ca:	6878      	ldr	r0, [r7, #4]
 800a4cc:	f001 fdc4 	bl	800c058 <USBD_LL_StallEP>
 800a4d0:	4603      	mov	r3, r0
 800a4d2:	73fb      	strb	r3, [r7, #15]
      break;
 800a4d4:	bf00      	nop
  }

  return ret;
 800a4d6:	7bfb      	ldrb	r3, [r7, #15]
}
 800a4d8:	4618      	mov	r0, r3
 800a4da:	3710      	adds	r7, #16
 800a4dc:	46bd      	mov	sp, r7
 800a4de:	bd80      	pop	{r7, pc}

0800a4e0 <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 800a4e0:	b580      	push	{r7, lr}
 800a4e2:	b086      	sub	sp, #24
 800a4e4:	af00      	add	r7, sp, #0
 800a4e6:	60f8      	str	r0, [r7, #12]
 800a4e8:	460b      	mov	r3, r1
 800a4ea:	607a      	str	r2, [r7, #4]
 800a4ec:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 800a4ee:	2300      	movs	r3, #0
 800a4f0:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  if (epnum == 0U)
 800a4f2:	7afb      	ldrb	r3, [r7, #11]
 800a4f4:	2b00      	cmp	r3, #0
 800a4f6:	d16e      	bne.n	800a5d6 <USBD_LL_DataOutStage+0xf6>
  {
    pep = &pdev->ep_out[0];
 800a4f8:	68fb      	ldr	r3, [r7, #12]
 800a4fa:	f503 73aa 	add.w	r3, r3, #340	; 0x154
 800a4fe:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 800a500:	68fb      	ldr	r3, [r7, #12]
 800a502:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800a506:	2b03      	cmp	r3, #3
 800a508:	f040 8098 	bne.w	800a63c <USBD_LL_DataOutStage+0x15c>
    {
      if (pep->rem_length > pep->maxpacket)
 800a50c:	693b      	ldr	r3, [r7, #16]
 800a50e:	689a      	ldr	r2, [r3, #8]
 800a510:	693b      	ldr	r3, [r7, #16]
 800a512:	68db      	ldr	r3, [r3, #12]
 800a514:	429a      	cmp	r2, r3
 800a516:	d913      	bls.n	800a540 <USBD_LL_DataOutStage+0x60>
      {
        pep->rem_length -= pep->maxpacket;
 800a518:	693b      	ldr	r3, [r7, #16]
 800a51a:	689a      	ldr	r2, [r3, #8]
 800a51c:	693b      	ldr	r3, [r7, #16]
 800a51e:	68db      	ldr	r3, [r3, #12]
 800a520:	1ad2      	subs	r2, r2, r3
 800a522:	693b      	ldr	r3, [r7, #16]
 800a524:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 800a526:	693b      	ldr	r3, [r7, #16]
 800a528:	68da      	ldr	r2, [r3, #12]
 800a52a:	693b      	ldr	r3, [r7, #16]
 800a52c:	689b      	ldr	r3, [r3, #8]
 800a52e:	4293      	cmp	r3, r2
 800a530:	bf28      	it	cs
 800a532:	4613      	movcs	r3, r2
 800a534:	461a      	mov	r2, r3
 800a536:	6879      	ldr	r1, [r7, #4]
 800a538:	68f8      	ldr	r0, [r7, #12]
 800a53a:	f001 f984 	bl	800b846 <USBD_CtlContinueRx>
 800a53e:	e07d      	b.n	800a63c <USBD_LL_DataOutStage+0x15c>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 800a540:	68fb      	ldr	r3, [r7, #12]
 800a542:	f893 32aa 	ldrb.w	r3, [r3, #682]	; 0x2aa
 800a546:	f003 031f 	and.w	r3, r3, #31
 800a54a:	2b02      	cmp	r3, #2
 800a54c:	d014      	beq.n	800a578 <USBD_LL_DataOutStage+0x98>
 800a54e:	2b02      	cmp	r3, #2
 800a550:	d81d      	bhi.n	800a58e <USBD_LL_DataOutStage+0xae>
 800a552:	2b00      	cmp	r3, #0
 800a554:	d002      	beq.n	800a55c <USBD_LL_DataOutStage+0x7c>
 800a556:	2b01      	cmp	r3, #1
 800a558:	d003      	beq.n	800a562 <USBD_LL_DataOutStage+0x82>
 800a55a:	e018      	b.n	800a58e <USBD_LL_DataOutStage+0xae>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 800a55c:	2300      	movs	r3, #0
 800a55e:	75bb      	strb	r3, [r7, #22]
            break;
 800a560:	e018      	b.n	800a594 <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 800a562:	68fb      	ldr	r3, [r7, #12]
 800a564:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	; 0x2ae
 800a568:	b2db      	uxtb	r3, r3
 800a56a:	4619      	mov	r1, r3
 800a56c:	68f8      	ldr	r0, [r7, #12]
 800a56e:	f000 fa5e 	bl	800aa2e <USBD_CoreFindIF>
 800a572:	4603      	mov	r3, r0
 800a574:	75bb      	strb	r3, [r7, #22]
            break;
 800a576:	e00d      	b.n	800a594 <USBD_LL_DataOutStage+0xb4>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 800a578:	68fb      	ldr	r3, [r7, #12]
 800a57a:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	; 0x2ae
 800a57e:	b2db      	uxtb	r3, r3
 800a580:	4619      	mov	r1, r3
 800a582:	68f8      	ldr	r0, [r7, #12]
 800a584:	f000 fa60 	bl	800aa48 <USBD_CoreFindEP>
 800a588:	4603      	mov	r3, r0
 800a58a:	75bb      	strb	r3, [r7, #22]
            break;
 800a58c:	e002      	b.n	800a594 <USBD_LL_DataOutStage+0xb4>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 800a58e:	2300      	movs	r3, #0
 800a590:	75bb      	strb	r3, [r7, #22]
            break;
 800a592:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 800a594:	7dbb      	ldrb	r3, [r7, #22]
 800a596:	2b00      	cmp	r3, #0
 800a598:	d119      	bne.n	800a5ce <USBD_LL_DataOutStage+0xee>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a59a:	68fb      	ldr	r3, [r7, #12]
 800a59c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a5a0:	b2db      	uxtb	r3, r3
 800a5a2:	2b03      	cmp	r3, #3
 800a5a4:	d113      	bne.n	800a5ce <USBD_LL_DataOutStage+0xee>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 800a5a6:	7dba      	ldrb	r2, [r7, #22]
 800a5a8:	68fb      	ldr	r3, [r7, #12]
 800a5aa:	32ae      	adds	r2, #174	; 0xae
 800a5ac:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a5b0:	691b      	ldr	r3, [r3, #16]
 800a5b2:	2b00      	cmp	r3, #0
 800a5b4:	d00b      	beq.n	800a5ce <USBD_LL_DataOutStage+0xee>
            {
              pdev->classId = idx;
 800a5b6:	7dba      	ldrb	r2, [r7, #22]
 800a5b8:	68fb      	ldr	r3, [r7, #12]
 800a5ba:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 800a5be:	7dba      	ldrb	r2, [r7, #22]
 800a5c0:	68fb      	ldr	r3, [r7, #12]
 800a5c2:	32ae      	adds	r2, #174	; 0xae
 800a5c4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a5c8:	691b      	ldr	r3, [r3, #16]
 800a5ca:	68f8      	ldr	r0, [r7, #12]
 800a5cc:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 800a5ce:	68f8      	ldr	r0, [r7, #12]
 800a5d0:	f001 f94a 	bl	800b868 <USBD_CtlSendStatus>
 800a5d4:	e032      	b.n	800a63c <USBD_LL_DataOutStage+0x15c>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 800a5d6:	7afb      	ldrb	r3, [r7, #11]
 800a5d8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800a5dc:	b2db      	uxtb	r3, r3
 800a5de:	4619      	mov	r1, r3
 800a5e0:	68f8      	ldr	r0, [r7, #12]
 800a5e2:	f000 fa31 	bl	800aa48 <USBD_CoreFindEP>
 800a5e6:	4603      	mov	r3, r0
 800a5e8:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800a5ea:	7dbb      	ldrb	r3, [r7, #22]
 800a5ec:	2bff      	cmp	r3, #255	; 0xff
 800a5ee:	d025      	beq.n	800a63c <USBD_LL_DataOutStage+0x15c>
 800a5f0:	7dbb      	ldrb	r3, [r7, #22]
 800a5f2:	2b00      	cmp	r3, #0
 800a5f4:	d122      	bne.n	800a63c <USBD_LL_DataOutStage+0x15c>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a5f6:	68fb      	ldr	r3, [r7, #12]
 800a5f8:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a5fc:	b2db      	uxtb	r3, r3
 800a5fe:	2b03      	cmp	r3, #3
 800a600:	d117      	bne.n	800a632 <USBD_LL_DataOutStage+0x152>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 800a602:	7dba      	ldrb	r2, [r7, #22]
 800a604:	68fb      	ldr	r3, [r7, #12]
 800a606:	32ae      	adds	r2, #174	; 0xae
 800a608:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a60c:	699b      	ldr	r3, [r3, #24]
 800a60e:	2b00      	cmp	r3, #0
 800a610:	d00f      	beq.n	800a632 <USBD_LL_DataOutStage+0x152>
        {
          pdev->classId = idx;
 800a612:	7dba      	ldrb	r2, [r7, #22]
 800a614:	68fb      	ldr	r3, [r7, #12]
 800a616:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 800a61a:	7dba      	ldrb	r2, [r7, #22]
 800a61c:	68fb      	ldr	r3, [r7, #12]
 800a61e:	32ae      	adds	r2, #174	; 0xae
 800a620:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a624:	699b      	ldr	r3, [r3, #24]
 800a626:	7afa      	ldrb	r2, [r7, #11]
 800a628:	4611      	mov	r1, r2
 800a62a:	68f8      	ldr	r0, [r7, #12]
 800a62c:	4798      	blx	r3
 800a62e:	4603      	mov	r3, r0
 800a630:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
 800a632:	7dfb      	ldrb	r3, [r7, #23]
 800a634:	2b00      	cmp	r3, #0
 800a636:	d001      	beq.n	800a63c <USBD_LL_DataOutStage+0x15c>
      {
        return ret;
 800a638:	7dfb      	ldrb	r3, [r7, #23]
 800a63a:	e000      	b.n	800a63e <USBD_LL_DataOutStage+0x15e>
      }
    }
  }

  return USBD_OK;
 800a63c:	2300      	movs	r3, #0
}
 800a63e:	4618      	mov	r0, r3
 800a640:	3718      	adds	r7, #24
 800a642:	46bd      	mov	sp, r7
 800a644:	bd80      	pop	{r7, pc}

0800a646 <USBD_LL_DataInStage>:
  * @param  epnum: endpoint index
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 800a646:	b580      	push	{r7, lr}
 800a648:	b086      	sub	sp, #24
 800a64a:	af00      	add	r7, sp, #0
 800a64c:	60f8      	str	r0, [r7, #12]
 800a64e:	460b      	mov	r3, r1
 800a650:	607a      	str	r2, [r7, #4]
 800a652:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;
  uint8_t idx;

  if (epnum == 0U)
 800a654:	7afb      	ldrb	r3, [r7, #11]
 800a656:	2b00      	cmp	r3, #0
 800a658:	d16f      	bne.n	800a73a <USBD_LL_DataInStage+0xf4>
  {
    pep = &pdev->ep_in[0];
 800a65a:	68fb      	ldr	r3, [r7, #12]
 800a65c:	3314      	adds	r3, #20
 800a65e:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 800a660:	68fb      	ldr	r3, [r7, #12]
 800a662:	f8d3 3294 	ldr.w	r3, [r3, #660]	; 0x294
 800a666:	2b02      	cmp	r3, #2
 800a668:	d15a      	bne.n	800a720 <USBD_LL_DataInStage+0xda>
    {
      if (pep->rem_length > pep->maxpacket)
 800a66a:	693b      	ldr	r3, [r7, #16]
 800a66c:	689a      	ldr	r2, [r3, #8]
 800a66e:	693b      	ldr	r3, [r7, #16]
 800a670:	68db      	ldr	r3, [r3, #12]
 800a672:	429a      	cmp	r2, r3
 800a674:	d914      	bls.n	800a6a0 <USBD_LL_DataInStage+0x5a>
      {
        pep->rem_length -= pep->maxpacket;
 800a676:	693b      	ldr	r3, [r7, #16]
 800a678:	689a      	ldr	r2, [r3, #8]
 800a67a:	693b      	ldr	r3, [r7, #16]
 800a67c:	68db      	ldr	r3, [r3, #12]
 800a67e:	1ad2      	subs	r2, r2, r3
 800a680:	693b      	ldr	r3, [r7, #16]
 800a682:	609a      	str	r2, [r3, #8]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 800a684:	693b      	ldr	r3, [r7, #16]
 800a686:	689b      	ldr	r3, [r3, #8]
 800a688:	461a      	mov	r2, r3
 800a68a:	6879      	ldr	r1, [r7, #4]
 800a68c:	68f8      	ldr	r0, [r7, #12]
 800a68e:	f001 f8ac 	bl	800b7ea <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800a692:	2300      	movs	r3, #0
 800a694:	2200      	movs	r2, #0
 800a696:	2100      	movs	r1, #0
 800a698:	68f8      	ldr	r0, [r7, #12]
 800a69a:	f001 fd87 	bl	800c1ac <USBD_LL_PrepareReceive>
 800a69e:	e03f      	b.n	800a720 <USBD_LL_DataInStage+0xda>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 800a6a0:	693b      	ldr	r3, [r7, #16]
 800a6a2:	68da      	ldr	r2, [r3, #12]
 800a6a4:	693b      	ldr	r3, [r7, #16]
 800a6a6:	689b      	ldr	r3, [r3, #8]
 800a6a8:	429a      	cmp	r2, r3
 800a6aa:	d11c      	bne.n	800a6e6 <USBD_LL_DataInStage+0xa0>
            (pep->total_length >= pep->maxpacket) &&
 800a6ac:	693b      	ldr	r3, [r7, #16]
 800a6ae:	685a      	ldr	r2, [r3, #4]
 800a6b0:	693b      	ldr	r3, [r7, #16]
 800a6b2:	68db      	ldr	r3, [r3, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 800a6b4:	429a      	cmp	r2, r3
 800a6b6:	d316      	bcc.n	800a6e6 <USBD_LL_DataInStage+0xa0>
            (pep->total_length < pdev->ep0_data_len))
 800a6b8:	693b      	ldr	r3, [r7, #16]
 800a6ba:	685a      	ldr	r2, [r3, #4]
 800a6bc:	68fb      	ldr	r3, [r7, #12]
 800a6be:	f8d3 3298 	ldr.w	r3, [r3, #664]	; 0x298
            (pep->total_length >= pep->maxpacket) &&
 800a6c2:	429a      	cmp	r2, r3
 800a6c4:	d20f      	bcs.n	800a6e6 <USBD_LL_DataInStage+0xa0>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 800a6c6:	2200      	movs	r2, #0
 800a6c8:	2100      	movs	r1, #0
 800a6ca:	68f8      	ldr	r0, [r7, #12]
 800a6cc:	f001 f88d 	bl	800b7ea <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 800a6d0:	68fb      	ldr	r3, [r7, #12]
 800a6d2:	2200      	movs	r2, #0
 800a6d4:	f8c3 2298 	str.w	r2, [r3, #664]	; 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800a6d8:	2300      	movs	r3, #0
 800a6da:	2200      	movs	r2, #0
 800a6dc:	2100      	movs	r1, #0
 800a6de:	68f8      	ldr	r0, [r7, #12]
 800a6e0:	f001 fd64 	bl	800c1ac <USBD_LL_PrepareReceive>
 800a6e4:	e01c      	b.n	800a720 <USBD_LL_DataInStage+0xda>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a6e6:	68fb      	ldr	r3, [r7, #12]
 800a6e8:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a6ec:	b2db      	uxtb	r3, r3
 800a6ee:	2b03      	cmp	r3, #3
 800a6f0:	d10f      	bne.n	800a712 <USBD_LL_DataInStage+0xcc>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 800a6f2:	68fb      	ldr	r3, [r7, #12]
 800a6f4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a6f8:	68db      	ldr	r3, [r3, #12]
 800a6fa:	2b00      	cmp	r3, #0
 800a6fc:	d009      	beq.n	800a712 <USBD_LL_DataInStage+0xcc>
            {
              pdev->classId = 0U;
 800a6fe:	68fb      	ldr	r3, [r7, #12]
 800a700:	2200      	movs	r2, #0
 800a702:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 800a706:	68fb      	ldr	r3, [r7, #12]
 800a708:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a70c:	68db      	ldr	r3, [r3, #12]
 800a70e:	68f8      	ldr	r0, [r7, #12]
 800a710:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 800a712:	2180      	movs	r1, #128	; 0x80
 800a714:	68f8      	ldr	r0, [r7, #12]
 800a716:	f001 fc9f 	bl	800c058 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 800a71a:	68f8      	ldr	r0, [r7, #12]
 800a71c:	f001 f8b7 	bl	800b88e <USBD_CtlReceiveStatus>
        (void)USBD_LL_StallEP(pdev, 0x80U);
      }
#endif
    }

    if (pdev->dev_test_mode != 0U)
 800a720:	68fb      	ldr	r3, [r7, #12]
 800a722:	f893 32a0 	ldrb.w	r3, [r3, #672]	; 0x2a0
 800a726:	2b00      	cmp	r3, #0
 800a728:	d03a      	beq.n	800a7a0 <USBD_LL_DataInStage+0x15a>
    {
      (void)USBD_RunTestMode(pdev);
 800a72a:	68f8      	ldr	r0, [r7, #12]
 800a72c:	f7ff fe42 	bl	800a3b4 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 800a730:	68fb      	ldr	r3, [r7, #12]
 800a732:	2200      	movs	r2, #0
 800a734:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
 800a738:	e032      	b.n	800a7a0 <USBD_LL_DataInStage+0x15a>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 800a73a:	7afb      	ldrb	r3, [r7, #11]
 800a73c:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800a740:	b2db      	uxtb	r3, r3
 800a742:	4619      	mov	r1, r3
 800a744:	68f8      	ldr	r0, [r7, #12]
 800a746:	f000 f97f 	bl	800aa48 <USBD_CoreFindEP>
 800a74a:	4603      	mov	r3, r0
 800a74c:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800a74e:	7dfb      	ldrb	r3, [r7, #23]
 800a750:	2bff      	cmp	r3, #255	; 0xff
 800a752:	d025      	beq.n	800a7a0 <USBD_LL_DataInStage+0x15a>
 800a754:	7dfb      	ldrb	r3, [r7, #23]
 800a756:	2b00      	cmp	r3, #0
 800a758:	d122      	bne.n	800a7a0 <USBD_LL_DataInStage+0x15a>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a75a:	68fb      	ldr	r3, [r7, #12]
 800a75c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a760:	b2db      	uxtb	r3, r3
 800a762:	2b03      	cmp	r3, #3
 800a764:	d11c      	bne.n	800a7a0 <USBD_LL_DataInStage+0x15a>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 800a766:	7dfa      	ldrb	r2, [r7, #23]
 800a768:	68fb      	ldr	r3, [r7, #12]
 800a76a:	32ae      	adds	r2, #174	; 0xae
 800a76c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a770:	695b      	ldr	r3, [r3, #20]
 800a772:	2b00      	cmp	r3, #0
 800a774:	d014      	beq.n	800a7a0 <USBD_LL_DataInStage+0x15a>
        {
          pdev->classId = idx;
 800a776:	7dfa      	ldrb	r2, [r7, #23]
 800a778:	68fb      	ldr	r3, [r7, #12]
 800a77a:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 800a77e:	7dfa      	ldrb	r2, [r7, #23]
 800a780:	68fb      	ldr	r3, [r7, #12]
 800a782:	32ae      	adds	r2, #174	; 0xae
 800a784:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a788:	695b      	ldr	r3, [r3, #20]
 800a78a:	7afa      	ldrb	r2, [r7, #11]
 800a78c:	4611      	mov	r1, r2
 800a78e:	68f8      	ldr	r0, [r7, #12]
 800a790:	4798      	blx	r3
 800a792:	4603      	mov	r3, r0
 800a794:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
 800a796:	7dbb      	ldrb	r3, [r7, #22]
 800a798:	2b00      	cmp	r3, #0
 800a79a:	d001      	beq.n	800a7a0 <USBD_LL_DataInStage+0x15a>
          {
            return ret;
 800a79c:	7dbb      	ldrb	r3, [r7, #22]
 800a79e:	e000      	b.n	800a7a2 <USBD_LL_DataInStage+0x15c>
        }
      }
    }
  }

  return USBD_OK;
 800a7a0:	2300      	movs	r3, #0
}
 800a7a2:	4618      	mov	r0, r3
 800a7a4:	3718      	adds	r7, #24
 800a7a6:	46bd      	mov	sp, r7
 800a7a8:	bd80      	pop	{r7, pc}

0800a7aa <USBD_LL_Reset>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 800a7aa:	b580      	push	{r7, lr}
 800a7ac:	b084      	sub	sp, #16
 800a7ae:	af00      	add	r7, sp, #0
 800a7b0:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 800a7b2:	2300      	movs	r3, #0
 800a7b4:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800a7b6:	687b      	ldr	r3, [r7, #4]
 800a7b8:	2201      	movs	r2, #1
 800a7ba:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 800a7be:	687b      	ldr	r3, [r7, #4]
 800a7c0:	2200      	movs	r2, #0
 800a7c2:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->dev_config = 0U;
 800a7c6:	687b      	ldr	r3, [r7, #4]
 800a7c8:	2200      	movs	r2, #0
 800a7ca:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 800a7cc:	687b      	ldr	r3, [r7, #4]
 800a7ce:	2200      	movs	r2, #0
 800a7d0:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
  pdev->dev_test_mode = 0U;
 800a7d4:	687b      	ldr	r3, [r7, #4]
 800a7d6:	2200      	movs	r2, #0
 800a7d8:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 800a7dc:	687b      	ldr	r3, [r7, #4]
 800a7de:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a7e2:	2b00      	cmp	r3, #0
 800a7e4:	d014      	beq.n	800a810 <USBD_LL_Reset+0x66>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 800a7e6:	687b      	ldr	r3, [r7, #4]
 800a7e8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a7ec:	685b      	ldr	r3, [r3, #4]
 800a7ee:	2b00      	cmp	r3, #0
 800a7f0:	d00e      	beq.n	800a810 <USBD_LL_Reset+0x66>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 800a7f2:	687b      	ldr	r3, [r7, #4]
 800a7f4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a7f8:	685b      	ldr	r3, [r3, #4]
 800a7fa:	687a      	ldr	r2, [r7, #4]
 800a7fc:	6852      	ldr	r2, [r2, #4]
 800a7fe:	b2d2      	uxtb	r2, r2
 800a800:	4611      	mov	r1, r2
 800a802:	6878      	ldr	r0, [r7, #4]
 800a804:	4798      	blx	r3
 800a806:	4603      	mov	r3, r0
 800a808:	2b00      	cmp	r3, #0
 800a80a:	d001      	beq.n	800a810 <USBD_LL_Reset+0x66>
      {
        ret = USBD_FAIL;
 800a80c:	2303      	movs	r3, #3
 800a80e:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800a810:	2340      	movs	r3, #64	; 0x40
 800a812:	2200      	movs	r2, #0
 800a814:	2100      	movs	r1, #0
 800a816:	6878      	ldr	r0, [r7, #4]
 800a818:	f001 fbd9 	bl	800bfce <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 800a81c:	687b      	ldr	r3, [r7, #4]
 800a81e:	2201      	movs	r2, #1
 800a820:	f8a3 2164 	strh.w	r2, [r3, #356]	; 0x164

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 800a824:	687b      	ldr	r3, [r7, #4]
 800a826:	2240      	movs	r2, #64	; 0x40
 800a828:	f8c3 2160 	str.w	r2, [r3, #352]	; 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800a82c:	2340      	movs	r3, #64	; 0x40
 800a82e:	2200      	movs	r2, #0
 800a830:	2180      	movs	r1, #128	; 0x80
 800a832:	6878      	ldr	r0, [r7, #4]
 800a834:	f001 fbcb 	bl	800bfce <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 800a838:	687b      	ldr	r3, [r7, #4]
 800a83a:	2201      	movs	r2, #1
 800a83c:	849a      	strh	r2, [r3, #36]	; 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 800a83e:	687b      	ldr	r3, [r7, #4]
 800a840:	2240      	movs	r2, #64	; 0x40
 800a842:	621a      	str	r2, [r3, #32]

  return ret;
 800a844:	7bfb      	ldrb	r3, [r7, #15]
}
 800a846:	4618      	mov	r0, r3
 800a848:	3710      	adds	r7, #16
 800a84a:	46bd      	mov	sp, r7
 800a84c:	bd80      	pop	{r7, pc}

0800a84e <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 800a84e:	b480      	push	{r7}
 800a850:	b083      	sub	sp, #12
 800a852:	af00      	add	r7, sp, #0
 800a854:	6078      	str	r0, [r7, #4]
 800a856:	460b      	mov	r3, r1
 800a858:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 800a85a:	687b      	ldr	r3, [r7, #4]
 800a85c:	78fa      	ldrb	r2, [r7, #3]
 800a85e:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 800a860:	2300      	movs	r3, #0
}
 800a862:	4618      	mov	r0, r3
 800a864:	370c      	adds	r7, #12
 800a866:	46bd      	mov	sp, r7
 800a868:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a86c:	4770      	bx	lr

0800a86e <USBD_LL_Suspend>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 800a86e:	b480      	push	{r7}
 800a870:	b083      	sub	sp, #12
 800a872:	af00      	add	r7, sp, #0
 800a874:	6078      	str	r0, [r7, #4]
  pdev->dev_old_state = pdev->dev_state;
 800a876:	687b      	ldr	r3, [r7, #4]
 800a878:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a87c:	b2da      	uxtb	r2, r3
 800a87e:	687b      	ldr	r3, [r7, #4]
 800a880:	f883 229d 	strb.w	r2, [r3, #669]	; 0x29d
  pdev->dev_state = USBD_STATE_SUSPENDED;
 800a884:	687b      	ldr	r3, [r7, #4]
 800a886:	2204      	movs	r2, #4
 800a888:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c

  return USBD_OK;
 800a88c:	2300      	movs	r3, #0
}
 800a88e:	4618      	mov	r0, r3
 800a890:	370c      	adds	r7, #12
 800a892:	46bd      	mov	sp, r7
 800a894:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a898:	4770      	bx	lr

0800a89a <USBD_LL_Resume>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 800a89a:	b480      	push	{r7}
 800a89c:	b083      	sub	sp, #12
 800a89e:	af00      	add	r7, sp, #0
 800a8a0:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 800a8a2:	687b      	ldr	r3, [r7, #4]
 800a8a4:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a8a8:	b2db      	uxtb	r3, r3
 800a8aa:	2b04      	cmp	r3, #4
 800a8ac:	d106      	bne.n	800a8bc <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 800a8ae:	687b      	ldr	r3, [r7, #4]
 800a8b0:	f893 329d 	ldrb.w	r3, [r3, #669]	; 0x29d
 800a8b4:	b2da      	uxtb	r2, r3
 800a8b6:	687b      	ldr	r3, [r7, #4]
 800a8b8:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
  }

  return USBD_OK;
 800a8bc:	2300      	movs	r3, #0
}
 800a8be:	4618      	mov	r0, r3
 800a8c0:	370c      	adds	r7, #12
 800a8c2:	46bd      	mov	sp, r7
 800a8c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8c8:	4770      	bx	lr

0800a8ca <USBD_LL_SOF>:
  * @param  pdev: device instance
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 800a8ca:	b580      	push	{r7, lr}
 800a8cc:	b082      	sub	sp, #8
 800a8ce:	af00      	add	r7, sp, #0
 800a8d0:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a8d2:	687b      	ldr	r3, [r7, #4]
 800a8d4:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a8d8:	b2db      	uxtb	r3, r3
 800a8da:	2b03      	cmp	r3, #3
 800a8dc:	d110      	bne.n	800a900 <USBD_LL_SOF+0x36>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 800a8de:	687b      	ldr	r3, [r7, #4]
 800a8e0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a8e4:	2b00      	cmp	r3, #0
 800a8e6:	d00b      	beq.n	800a900 <USBD_LL_SOF+0x36>
    {
      if (pdev->pClass[0]->SOF != NULL)
 800a8e8:	687b      	ldr	r3, [r7, #4]
 800a8ea:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a8ee:	69db      	ldr	r3, [r3, #28]
 800a8f0:	2b00      	cmp	r3, #0
 800a8f2:	d005      	beq.n	800a900 <USBD_LL_SOF+0x36>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 800a8f4:	687b      	ldr	r3, [r7, #4]
 800a8f6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800a8fa:	69db      	ldr	r3, [r3, #28]
 800a8fc:	6878      	ldr	r0, [r7, #4]
 800a8fe:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 800a900:	2300      	movs	r3, #0
}
 800a902:	4618      	mov	r0, r3
 800a904:	3708      	adds	r7, #8
 800a906:	46bd      	mov	sp, r7
 800a908:	bd80      	pop	{r7, pc}

0800a90a <USBD_LL_IsoINIncomplete>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 800a90a:	b580      	push	{r7, lr}
 800a90c:	b082      	sub	sp, #8
 800a90e:	af00      	add	r7, sp, #0
 800a910:	6078      	str	r0, [r7, #4]
 800a912:	460b      	mov	r3, r1
 800a914:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 800a916:	687b      	ldr	r3, [r7, #4]
 800a918:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800a91c:	687b      	ldr	r3, [r7, #4]
 800a91e:	32ae      	adds	r2, #174	; 0xae
 800a920:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a924:	2b00      	cmp	r3, #0
 800a926:	d101      	bne.n	800a92c <USBD_LL_IsoINIncomplete+0x22>
  {
    return USBD_FAIL;
 800a928:	2303      	movs	r3, #3
 800a92a:	e01c      	b.n	800a966 <USBD_LL_IsoINIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a92c:	687b      	ldr	r3, [r7, #4]
 800a92e:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a932:	b2db      	uxtb	r3, r3
 800a934:	2b03      	cmp	r3, #3
 800a936:	d115      	bne.n	800a964 <USBD_LL_IsoINIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoINIncomplete != NULL)
 800a938:	687b      	ldr	r3, [r7, #4]
 800a93a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800a93e:	687b      	ldr	r3, [r7, #4]
 800a940:	32ae      	adds	r2, #174	; 0xae
 800a942:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a946:	6a1b      	ldr	r3, [r3, #32]
 800a948:	2b00      	cmp	r3, #0
 800a94a:	d00b      	beq.n	800a964 <USBD_LL_IsoINIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
 800a94c:	687b      	ldr	r3, [r7, #4]
 800a94e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800a952:	687b      	ldr	r3, [r7, #4]
 800a954:	32ae      	adds	r2, #174	; 0xae
 800a956:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a95a:	6a1b      	ldr	r3, [r3, #32]
 800a95c:	78fa      	ldrb	r2, [r7, #3]
 800a95e:	4611      	mov	r1, r2
 800a960:	6878      	ldr	r0, [r7, #4]
 800a962:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800a964:	2300      	movs	r3, #0
}
 800a966:	4618      	mov	r0, r3
 800a968:	3708      	adds	r7, #8
 800a96a:	46bd      	mov	sp, r7
 800a96c:	bd80      	pop	{r7, pc}

0800a96e <USBD_LL_IsoOUTIncomplete>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 800a96e:	b580      	push	{r7, lr}
 800a970:	b082      	sub	sp, #8
 800a972:	af00      	add	r7, sp, #0
 800a974:	6078      	str	r0, [r7, #4]
 800a976:	460b      	mov	r3, r1
 800a978:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 800a97a:	687b      	ldr	r3, [r7, #4]
 800a97c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800a980:	687b      	ldr	r3, [r7, #4]
 800a982:	32ae      	adds	r2, #174	; 0xae
 800a984:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a988:	2b00      	cmp	r3, #0
 800a98a:	d101      	bne.n	800a990 <USBD_LL_IsoOUTIncomplete+0x22>
  {
    return USBD_FAIL;
 800a98c:	2303      	movs	r3, #3
 800a98e:	e01c      	b.n	800a9ca <USBD_LL_IsoOUTIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a990:	687b      	ldr	r3, [r7, #4]
 800a992:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800a996:	b2db      	uxtb	r3, r3
 800a998:	2b03      	cmp	r3, #3
 800a99a:	d115      	bne.n	800a9c8 <USBD_LL_IsoOUTIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoOUTIncomplete != NULL)
 800a99c:	687b      	ldr	r3, [r7, #4]
 800a99e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800a9a2:	687b      	ldr	r3, [r7, #4]
 800a9a4:	32ae      	adds	r2, #174	; 0xae
 800a9a6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a9aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a9ac:	2b00      	cmp	r3, #0
 800a9ae:	d00b      	beq.n	800a9c8 <USBD_LL_IsoOUTIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
 800a9b0:	687b      	ldr	r3, [r7, #4]
 800a9b2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800a9b6:	687b      	ldr	r3, [r7, #4]
 800a9b8:	32ae      	adds	r2, #174	; 0xae
 800a9ba:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800a9be:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800a9c0:	78fa      	ldrb	r2, [r7, #3]
 800a9c2:	4611      	mov	r1, r2
 800a9c4:	6878      	ldr	r0, [r7, #4]
 800a9c6:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800a9c8:	2300      	movs	r3, #0
}
 800a9ca:	4618      	mov	r0, r3
 800a9cc:	3708      	adds	r7, #8
 800a9ce:	46bd      	mov	sp, r7
 800a9d0:	bd80      	pop	{r7, pc}

0800a9d2 <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 800a9d2:	b480      	push	{r7}
 800a9d4:	b083      	sub	sp, #12
 800a9d6:	af00      	add	r7, sp, #0
 800a9d8:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800a9da:	2300      	movs	r3, #0
}
 800a9dc:	4618      	mov	r0, r3
 800a9de:	370c      	adds	r7, #12
 800a9e0:	46bd      	mov	sp, r7
 800a9e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a9e6:	4770      	bx	lr

0800a9e8 <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 800a9e8:	b580      	push	{r7, lr}
 800a9ea:	b084      	sub	sp, #16
 800a9ec:	af00      	add	r7, sp, #0
 800a9ee:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef   ret = USBD_OK;
 800a9f0:	2300      	movs	r3, #0
 800a9f2:	73fb      	strb	r3, [r7, #15]

  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800a9f4:	687b      	ldr	r3, [r7, #4]
 800a9f6:	2201      	movs	r2, #1
 800a9f8:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 800a9fc:	687b      	ldr	r3, [r7, #4]
 800a9fe:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800aa02:	2b00      	cmp	r3, #0
 800aa04:	d00e      	beq.n	800aa24 <USBD_LL_DevDisconnected+0x3c>
  {
    if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != 0U)
 800aa06:	687b      	ldr	r3, [r7, #4]
 800aa08:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800aa0c:	685b      	ldr	r3, [r3, #4]
 800aa0e:	687a      	ldr	r2, [r7, #4]
 800aa10:	6852      	ldr	r2, [r2, #4]
 800aa12:	b2d2      	uxtb	r2, r2
 800aa14:	4611      	mov	r1, r2
 800aa16:	6878      	ldr	r0, [r7, #4]
 800aa18:	4798      	blx	r3
 800aa1a:	4603      	mov	r3, r0
 800aa1c:	2b00      	cmp	r3, #0
 800aa1e:	d001      	beq.n	800aa24 <USBD_LL_DevDisconnected+0x3c>
    {
      ret = USBD_FAIL;
 800aa20:	2303      	movs	r3, #3
 800aa22:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800aa24:	7bfb      	ldrb	r3, [r7, #15]
}
 800aa26:	4618      	mov	r0, r3
 800aa28:	3710      	adds	r7, #16
 800aa2a:	46bd      	mov	sp, r7
 800aa2c:	bd80      	pop	{r7, pc}

0800aa2e <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 800aa2e:	b480      	push	{r7}
 800aa30:	b083      	sub	sp, #12
 800aa32:	af00      	add	r7, sp, #0
 800aa34:	6078      	str	r0, [r7, #4]
 800aa36:	460b      	mov	r3, r1
 800aa38:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 800aa3a:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 800aa3c:	4618      	mov	r0, r3
 800aa3e:	370c      	adds	r7, #12
 800aa40:	46bd      	mov	sp, r7
 800aa42:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa46:	4770      	bx	lr

0800aa48 <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 800aa48:	b480      	push	{r7}
 800aa4a:	b083      	sub	sp, #12
 800aa4c:	af00      	add	r7, sp, #0
 800aa4e:	6078      	str	r0, [r7, #4]
 800aa50:	460b      	mov	r3, r1
 800aa52:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 800aa54:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 800aa56:	4618      	mov	r0, r3
 800aa58:	370c      	adds	r7, #12
 800aa5a:	46bd      	mov	sp, r7
 800aa5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa60:	4770      	bx	lr

0800aa62 <USBD_GetEpDesc>:
  * @param  pConfDesc:  pointer to Bos descriptor
  * @param  EpAddr:  endpoint address
  * @retval pointer to video endpoint descriptor
  */
void *USBD_GetEpDesc(uint8_t *pConfDesc, uint8_t EpAddr)
{
 800aa62:	b580      	push	{r7, lr}
 800aa64:	b086      	sub	sp, #24
 800aa66:	af00      	add	r7, sp, #0
 800aa68:	6078      	str	r0, [r7, #4]
 800aa6a:	460b      	mov	r3, r1
 800aa6c:	70fb      	strb	r3, [r7, #3]
  USBD_DescHeaderTypeDef *pdesc = (USBD_DescHeaderTypeDef *)(void *)pConfDesc;
 800aa6e:	687b      	ldr	r3, [r7, #4]
 800aa70:	617b      	str	r3, [r7, #20]
  USBD_ConfigDescTypeDef *desc = (USBD_ConfigDescTypeDef *)(void *)pConfDesc;
 800aa72:	687b      	ldr	r3, [r7, #4]
 800aa74:	60fb      	str	r3, [r7, #12]
  USBD_EpDescTypeDef *pEpDesc = NULL;
 800aa76:	2300      	movs	r3, #0
 800aa78:	613b      	str	r3, [r7, #16]
  uint16_t ptr;

  if (desc->wTotalLength > desc->bLength)
 800aa7a:	68fb      	ldr	r3, [r7, #12]
 800aa7c:	885b      	ldrh	r3, [r3, #2]
 800aa7e:	b29a      	uxth	r2, r3
 800aa80:	68fb      	ldr	r3, [r7, #12]
 800aa82:	781b      	ldrb	r3, [r3, #0]
 800aa84:	b29b      	uxth	r3, r3
 800aa86:	429a      	cmp	r2, r3
 800aa88:	d920      	bls.n	800aacc <USBD_GetEpDesc+0x6a>
  {
    ptr = desc->bLength;
 800aa8a:	68fb      	ldr	r3, [r7, #12]
 800aa8c:	781b      	ldrb	r3, [r3, #0]
 800aa8e:	b29b      	uxth	r3, r3
 800aa90:	817b      	strh	r3, [r7, #10]

    while (ptr < desc->wTotalLength)
 800aa92:	e013      	b.n	800aabc <USBD_GetEpDesc+0x5a>
    {
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 800aa94:	f107 030a 	add.w	r3, r7, #10
 800aa98:	4619      	mov	r1, r3
 800aa9a:	6978      	ldr	r0, [r7, #20]
 800aa9c:	f000 f81b 	bl	800aad6 <USBD_GetNextDesc>
 800aaa0:	6178      	str	r0, [r7, #20]

      if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 800aaa2:	697b      	ldr	r3, [r7, #20]
 800aaa4:	785b      	ldrb	r3, [r3, #1]
 800aaa6:	2b05      	cmp	r3, #5
 800aaa8:	d108      	bne.n	800aabc <USBD_GetEpDesc+0x5a>
      {
        pEpDesc = (USBD_EpDescTypeDef *)(void *)pdesc;
 800aaaa:	697b      	ldr	r3, [r7, #20]
 800aaac:	613b      	str	r3, [r7, #16]

        if (pEpDesc->bEndpointAddress == EpAddr)
 800aaae:	693b      	ldr	r3, [r7, #16]
 800aab0:	789b      	ldrb	r3, [r3, #2]
 800aab2:	78fa      	ldrb	r2, [r7, #3]
 800aab4:	429a      	cmp	r2, r3
 800aab6:	d008      	beq.n	800aaca <USBD_GetEpDesc+0x68>
        {
          break;
        }
        else
        {
          pEpDesc = NULL;
 800aab8:	2300      	movs	r3, #0
 800aaba:	613b      	str	r3, [r7, #16]
    while (ptr < desc->wTotalLength)
 800aabc:	68fb      	ldr	r3, [r7, #12]
 800aabe:	885b      	ldrh	r3, [r3, #2]
 800aac0:	b29a      	uxth	r2, r3
 800aac2:	897b      	ldrh	r3, [r7, #10]
 800aac4:	429a      	cmp	r2, r3
 800aac6:	d8e5      	bhi.n	800aa94 <USBD_GetEpDesc+0x32>
 800aac8:	e000      	b.n	800aacc <USBD_GetEpDesc+0x6a>
          break;
 800aaca:	bf00      	nop
        }
      }
    }
  }

  return (void *)pEpDesc;
 800aacc:	693b      	ldr	r3, [r7, #16]
}
 800aace:	4618      	mov	r0, r3
 800aad0:	3718      	adds	r7, #24
 800aad2:	46bd      	mov	sp, r7
 800aad4:	bd80      	pop	{r7, pc}

0800aad6 <USBD_GetNextDesc>:
  * @param  buf: Buffer where the descriptor is available
  * @param  ptr: data pointer inside the descriptor
  * @retval next header
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 800aad6:	b480      	push	{r7}
 800aad8:	b085      	sub	sp, #20
 800aada:	af00      	add	r7, sp, #0
 800aadc:	6078      	str	r0, [r7, #4]
 800aade:	6039      	str	r1, [r7, #0]
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;
 800aae0:	687b      	ldr	r3, [r7, #4]
 800aae2:	60fb      	str	r3, [r7, #12]

  *ptr += pnext->bLength;
 800aae4:	683b      	ldr	r3, [r7, #0]
 800aae6:	881a      	ldrh	r2, [r3, #0]
 800aae8:	68fb      	ldr	r3, [r7, #12]
 800aaea:	781b      	ldrb	r3, [r3, #0]
 800aaec:	b29b      	uxth	r3, r3
 800aaee:	4413      	add	r3, r2
 800aaf0:	b29a      	uxth	r2, r3
 800aaf2:	683b      	ldr	r3, [r7, #0]
 800aaf4:	801a      	strh	r2, [r3, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 800aaf6:	68fb      	ldr	r3, [r7, #12]
 800aaf8:	781b      	ldrb	r3, [r3, #0]
 800aafa:	461a      	mov	r2, r3
 800aafc:	687b      	ldr	r3, [r7, #4]
 800aafe:	4413      	add	r3, r2
 800ab00:	60fb      	str	r3, [r7, #12]

  return (pnext);
 800ab02:	68fb      	ldr	r3, [r7, #12]
}
 800ab04:	4618      	mov	r0, r3
 800ab06:	3714      	adds	r7, #20
 800ab08:	46bd      	mov	sp, r7
 800ab0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab0e:	4770      	bx	lr

0800ab10 <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 800ab10:	b480      	push	{r7}
 800ab12:	b087      	sub	sp, #28
 800ab14:	af00      	add	r7, sp, #0
 800ab16:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal, _Byte1, _Byte2;
  uint8_t *_pbuff = addr;
 800ab18:	687b      	ldr	r3, [r7, #4]
 800ab1a:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 800ab1c:	697b      	ldr	r3, [r7, #20]
 800ab1e:	781b      	ldrb	r3, [r3, #0]
 800ab20:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 800ab22:	697b      	ldr	r3, [r7, #20]
 800ab24:	3301      	adds	r3, #1
 800ab26:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 800ab28:	697b      	ldr	r3, [r7, #20]
 800ab2a:	781b      	ldrb	r3, [r3, #0]
 800ab2c:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 800ab2e:	8a3b      	ldrh	r3, [r7, #16]
 800ab30:	021b      	lsls	r3, r3, #8
 800ab32:	b21a      	sxth	r2, r3
 800ab34:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800ab38:	4313      	orrs	r3, r2
 800ab3a:	b21b      	sxth	r3, r3
 800ab3c:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 800ab3e:	89fb      	ldrh	r3, [r7, #14]
}
 800ab40:	4618      	mov	r0, r3
 800ab42:	371c      	adds	r7, #28
 800ab44:	46bd      	mov	sp, r7
 800ab46:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab4a:	4770      	bx	lr

0800ab4c <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800ab4c:	b580      	push	{r7, lr}
 800ab4e:	b084      	sub	sp, #16
 800ab50:	af00      	add	r7, sp, #0
 800ab52:	6078      	str	r0, [r7, #4]
 800ab54:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800ab56:	2300      	movs	r3, #0
 800ab58:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800ab5a:	683b      	ldr	r3, [r7, #0]
 800ab5c:	781b      	ldrb	r3, [r3, #0]
 800ab5e:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800ab62:	2b40      	cmp	r3, #64	; 0x40
 800ab64:	d005      	beq.n	800ab72 <USBD_StdDevReq+0x26>
 800ab66:	2b40      	cmp	r3, #64	; 0x40
 800ab68:	d857      	bhi.n	800ac1a <USBD_StdDevReq+0xce>
 800ab6a:	2b00      	cmp	r3, #0
 800ab6c:	d00f      	beq.n	800ab8e <USBD_StdDevReq+0x42>
 800ab6e:	2b20      	cmp	r3, #32
 800ab70:	d153      	bne.n	800ac1a <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 800ab72:	687b      	ldr	r3, [r7, #4]
 800ab74:	f8d3 22d4 	ldr.w	r2, [r3, #724]	; 0x2d4
 800ab78:	687b      	ldr	r3, [r7, #4]
 800ab7a:	32ae      	adds	r2, #174	; 0xae
 800ab7c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ab80:	689b      	ldr	r3, [r3, #8]
 800ab82:	6839      	ldr	r1, [r7, #0]
 800ab84:	6878      	ldr	r0, [r7, #4]
 800ab86:	4798      	blx	r3
 800ab88:	4603      	mov	r3, r0
 800ab8a:	73fb      	strb	r3, [r7, #15]
      break;
 800ab8c:	e04a      	b.n	800ac24 <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800ab8e:	683b      	ldr	r3, [r7, #0]
 800ab90:	785b      	ldrb	r3, [r3, #1]
 800ab92:	2b09      	cmp	r3, #9
 800ab94:	d83b      	bhi.n	800ac0e <USBD_StdDevReq+0xc2>
 800ab96:	a201      	add	r2, pc, #4	; (adr r2, 800ab9c <USBD_StdDevReq+0x50>)
 800ab98:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800ab9c:	0800abf1 	.word	0x0800abf1
 800aba0:	0800ac05 	.word	0x0800ac05
 800aba4:	0800ac0f 	.word	0x0800ac0f
 800aba8:	0800abfb 	.word	0x0800abfb
 800abac:	0800ac0f 	.word	0x0800ac0f
 800abb0:	0800abcf 	.word	0x0800abcf
 800abb4:	0800abc5 	.word	0x0800abc5
 800abb8:	0800ac0f 	.word	0x0800ac0f
 800abbc:	0800abe7 	.word	0x0800abe7
 800abc0:	0800abd9 	.word	0x0800abd9
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 800abc4:	6839      	ldr	r1, [r7, #0]
 800abc6:	6878      	ldr	r0, [r7, #4]
 800abc8:	f000 fa3c 	bl	800b044 <USBD_GetDescriptor>
          break;
 800abcc:	e024      	b.n	800ac18 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 800abce:	6839      	ldr	r1, [r7, #0]
 800abd0:	6878      	ldr	r0, [r7, #4]
 800abd2:	f000 fba1 	bl	800b318 <USBD_SetAddress>
          break;
 800abd6:	e01f      	b.n	800ac18 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 800abd8:	6839      	ldr	r1, [r7, #0]
 800abda:	6878      	ldr	r0, [r7, #4]
 800abdc:	f000 fbe0 	bl	800b3a0 <USBD_SetConfig>
 800abe0:	4603      	mov	r3, r0
 800abe2:	73fb      	strb	r3, [r7, #15]
          break;
 800abe4:	e018      	b.n	800ac18 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 800abe6:	6839      	ldr	r1, [r7, #0]
 800abe8:	6878      	ldr	r0, [r7, #4]
 800abea:	f000 fc83 	bl	800b4f4 <USBD_GetConfig>
          break;
 800abee:	e013      	b.n	800ac18 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 800abf0:	6839      	ldr	r1, [r7, #0]
 800abf2:	6878      	ldr	r0, [r7, #4]
 800abf4:	f000 fcb4 	bl	800b560 <USBD_GetStatus>
          break;
 800abf8:	e00e      	b.n	800ac18 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 800abfa:	6839      	ldr	r1, [r7, #0]
 800abfc:	6878      	ldr	r0, [r7, #4]
 800abfe:	f000 fce3 	bl	800b5c8 <USBD_SetFeature>
          break;
 800ac02:	e009      	b.n	800ac18 <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 800ac04:	6839      	ldr	r1, [r7, #0]
 800ac06:	6878      	ldr	r0, [r7, #4]
 800ac08:	f000 fd07 	bl	800b61a <USBD_ClrFeature>
          break;
 800ac0c:	e004      	b.n	800ac18 <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
 800ac0e:	6839      	ldr	r1, [r7, #0]
 800ac10:	6878      	ldr	r0, [r7, #4]
 800ac12:	f000 fd5e 	bl	800b6d2 <USBD_CtlError>
          break;
 800ac16:	bf00      	nop
      }
      break;
 800ac18:	e004      	b.n	800ac24 <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
 800ac1a:	6839      	ldr	r1, [r7, #0]
 800ac1c:	6878      	ldr	r0, [r7, #4]
 800ac1e:	f000 fd58 	bl	800b6d2 <USBD_CtlError>
      break;
 800ac22:	bf00      	nop
  }

  return ret;
 800ac24:	7bfb      	ldrb	r3, [r7, #15]
}
 800ac26:	4618      	mov	r0, r3
 800ac28:	3710      	adds	r7, #16
 800ac2a:	46bd      	mov	sp, r7
 800ac2c:	bd80      	pop	{r7, pc}
 800ac2e:	bf00      	nop

0800ac30 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800ac30:	b580      	push	{r7, lr}
 800ac32:	b084      	sub	sp, #16
 800ac34:	af00      	add	r7, sp, #0
 800ac36:	6078      	str	r0, [r7, #4]
 800ac38:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800ac3a:	2300      	movs	r3, #0
 800ac3c:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800ac3e:	683b      	ldr	r3, [r7, #0]
 800ac40:	781b      	ldrb	r3, [r3, #0]
 800ac42:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800ac46:	2b40      	cmp	r3, #64	; 0x40
 800ac48:	d005      	beq.n	800ac56 <USBD_StdItfReq+0x26>
 800ac4a:	2b40      	cmp	r3, #64	; 0x40
 800ac4c:	d852      	bhi.n	800acf4 <USBD_StdItfReq+0xc4>
 800ac4e:	2b00      	cmp	r3, #0
 800ac50:	d001      	beq.n	800ac56 <USBD_StdItfReq+0x26>
 800ac52:	2b20      	cmp	r3, #32
 800ac54:	d14e      	bne.n	800acf4 <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 800ac56:	687b      	ldr	r3, [r7, #4]
 800ac58:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800ac5c:	b2db      	uxtb	r3, r3
 800ac5e:	3b01      	subs	r3, #1
 800ac60:	2b02      	cmp	r3, #2
 800ac62:	d840      	bhi.n	800ace6 <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 800ac64:	683b      	ldr	r3, [r7, #0]
 800ac66:	889b      	ldrh	r3, [r3, #4]
 800ac68:	b2db      	uxtb	r3, r3
 800ac6a:	2b01      	cmp	r3, #1
 800ac6c:	d836      	bhi.n	800acdc <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 800ac6e:	683b      	ldr	r3, [r7, #0]
 800ac70:	889b      	ldrh	r3, [r3, #4]
 800ac72:	b2db      	uxtb	r3, r3
 800ac74:	4619      	mov	r1, r3
 800ac76:	6878      	ldr	r0, [r7, #4]
 800ac78:	f7ff fed9 	bl	800aa2e <USBD_CoreFindIF>
 800ac7c:	4603      	mov	r3, r0
 800ac7e:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800ac80:	7bbb      	ldrb	r3, [r7, #14]
 800ac82:	2bff      	cmp	r3, #255	; 0xff
 800ac84:	d01d      	beq.n	800acc2 <USBD_StdItfReq+0x92>
 800ac86:	7bbb      	ldrb	r3, [r7, #14]
 800ac88:	2b00      	cmp	r3, #0
 800ac8a:	d11a      	bne.n	800acc2 <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 800ac8c:	7bba      	ldrb	r2, [r7, #14]
 800ac8e:	687b      	ldr	r3, [r7, #4]
 800ac90:	32ae      	adds	r2, #174	; 0xae
 800ac92:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ac96:	689b      	ldr	r3, [r3, #8]
 800ac98:	2b00      	cmp	r3, #0
 800ac9a:	d00f      	beq.n	800acbc <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
 800ac9c:	7bba      	ldrb	r2, [r7, #14]
 800ac9e:	687b      	ldr	r3, [r7, #4]
 800aca0:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 800aca4:	7bba      	ldrb	r2, [r7, #14]
 800aca6:	687b      	ldr	r3, [r7, #4]
 800aca8:	32ae      	adds	r2, #174	; 0xae
 800acaa:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800acae:	689b      	ldr	r3, [r3, #8]
 800acb0:	6839      	ldr	r1, [r7, #0]
 800acb2:	6878      	ldr	r0, [r7, #4]
 800acb4:	4798      	blx	r3
 800acb6:	4603      	mov	r3, r0
 800acb8:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 800acba:	e004      	b.n	800acc6 <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 800acbc:	2303      	movs	r3, #3
 800acbe:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 800acc0:	e001      	b.n	800acc6 <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 800acc2:	2303      	movs	r3, #3
 800acc4:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 800acc6:	683b      	ldr	r3, [r7, #0]
 800acc8:	88db      	ldrh	r3, [r3, #6]
 800acca:	2b00      	cmp	r3, #0
 800accc:	d110      	bne.n	800acf0 <USBD_StdItfReq+0xc0>
 800acce:	7bfb      	ldrb	r3, [r7, #15]
 800acd0:	2b00      	cmp	r3, #0
 800acd2:	d10d      	bne.n	800acf0 <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
 800acd4:	6878      	ldr	r0, [r7, #4]
 800acd6:	f000 fdc7 	bl	800b868 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 800acda:	e009      	b.n	800acf0 <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
 800acdc:	6839      	ldr	r1, [r7, #0]
 800acde:	6878      	ldr	r0, [r7, #4]
 800ace0:	f000 fcf7 	bl	800b6d2 <USBD_CtlError>
          break;
 800ace4:	e004      	b.n	800acf0 <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 800ace6:	6839      	ldr	r1, [r7, #0]
 800ace8:	6878      	ldr	r0, [r7, #4]
 800acea:	f000 fcf2 	bl	800b6d2 <USBD_CtlError>
          break;
 800acee:	e000      	b.n	800acf2 <USBD_StdItfReq+0xc2>
          break;
 800acf0:	bf00      	nop
      }
      break;
 800acf2:	e004      	b.n	800acfe <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
 800acf4:	6839      	ldr	r1, [r7, #0]
 800acf6:	6878      	ldr	r0, [r7, #4]
 800acf8:	f000 fceb 	bl	800b6d2 <USBD_CtlError>
      break;
 800acfc:	bf00      	nop
  }

  return ret;
 800acfe:	7bfb      	ldrb	r3, [r7, #15]
}
 800ad00:	4618      	mov	r0, r3
 800ad02:	3710      	adds	r7, #16
 800ad04:	46bd      	mov	sp, r7
 800ad06:	bd80      	pop	{r7, pc}

0800ad08 <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800ad08:	b580      	push	{r7, lr}
 800ad0a:	b084      	sub	sp, #16
 800ad0c:	af00      	add	r7, sp, #0
 800ad0e:	6078      	str	r0, [r7, #4]
 800ad10:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 800ad12:	2300      	movs	r3, #0
 800ad14:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
 800ad16:	683b      	ldr	r3, [r7, #0]
 800ad18:	889b      	ldrh	r3, [r3, #4]
 800ad1a:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800ad1c:	683b      	ldr	r3, [r7, #0]
 800ad1e:	781b      	ldrb	r3, [r3, #0]
 800ad20:	f003 0360 	and.w	r3, r3, #96	; 0x60
 800ad24:	2b40      	cmp	r3, #64	; 0x40
 800ad26:	d007      	beq.n	800ad38 <USBD_StdEPReq+0x30>
 800ad28:	2b40      	cmp	r3, #64	; 0x40
 800ad2a:	f200 817f 	bhi.w	800b02c <USBD_StdEPReq+0x324>
 800ad2e:	2b00      	cmp	r3, #0
 800ad30:	d02a      	beq.n	800ad88 <USBD_StdEPReq+0x80>
 800ad32:	2b20      	cmp	r3, #32
 800ad34:	f040 817a 	bne.w	800b02c <USBD_StdEPReq+0x324>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 800ad38:	7bbb      	ldrb	r3, [r7, #14]
 800ad3a:	4619      	mov	r1, r3
 800ad3c:	6878      	ldr	r0, [r7, #4]
 800ad3e:	f7ff fe83 	bl	800aa48 <USBD_CoreFindEP>
 800ad42:	4603      	mov	r3, r0
 800ad44:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800ad46:	7b7b      	ldrb	r3, [r7, #13]
 800ad48:	2bff      	cmp	r3, #255	; 0xff
 800ad4a:	f000 8174 	beq.w	800b036 <USBD_StdEPReq+0x32e>
 800ad4e:	7b7b      	ldrb	r3, [r7, #13]
 800ad50:	2b00      	cmp	r3, #0
 800ad52:	f040 8170 	bne.w	800b036 <USBD_StdEPReq+0x32e>
      {
        pdev->classId = idx;
 800ad56:	7b7a      	ldrb	r2, [r7, #13]
 800ad58:	687b      	ldr	r3, [r7, #4]
 800ad5a:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 800ad5e:	7b7a      	ldrb	r2, [r7, #13]
 800ad60:	687b      	ldr	r3, [r7, #4]
 800ad62:	32ae      	adds	r2, #174	; 0xae
 800ad64:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ad68:	689b      	ldr	r3, [r3, #8]
 800ad6a:	2b00      	cmp	r3, #0
 800ad6c:	f000 8163 	beq.w	800b036 <USBD_StdEPReq+0x32e>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 800ad70:	7b7a      	ldrb	r2, [r7, #13]
 800ad72:	687b      	ldr	r3, [r7, #4]
 800ad74:	32ae      	adds	r2, #174	; 0xae
 800ad76:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800ad7a:	689b      	ldr	r3, [r3, #8]
 800ad7c:	6839      	ldr	r1, [r7, #0]
 800ad7e:	6878      	ldr	r0, [r7, #4]
 800ad80:	4798      	blx	r3
 800ad82:	4603      	mov	r3, r0
 800ad84:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800ad86:	e156      	b.n	800b036 <USBD_StdEPReq+0x32e>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800ad88:	683b      	ldr	r3, [r7, #0]
 800ad8a:	785b      	ldrb	r3, [r3, #1]
 800ad8c:	2b03      	cmp	r3, #3
 800ad8e:	d008      	beq.n	800ada2 <USBD_StdEPReq+0x9a>
 800ad90:	2b03      	cmp	r3, #3
 800ad92:	f300 8145 	bgt.w	800b020 <USBD_StdEPReq+0x318>
 800ad96:	2b00      	cmp	r3, #0
 800ad98:	f000 809b 	beq.w	800aed2 <USBD_StdEPReq+0x1ca>
 800ad9c:	2b01      	cmp	r3, #1
 800ad9e:	d03c      	beq.n	800ae1a <USBD_StdEPReq+0x112>
 800ada0:	e13e      	b.n	800b020 <USBD_StdEPReq+0x318>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 800ada2:	687b      	ldr	r3, [r7, #4]
 800ada4:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800ada8:	b2db      	uxtb	r3, r3
 800adaa:	2b02      	cmp	r3, #2
 800adac:	d002      	beq.n	800adb4 <USBD_StdEPReq+0xac>
 800adae:	2b03      	cmp	r3, #3
 800adb0:	d016      	beq.n	800ade0 <USBD_StdEPReq+0xd8>
 800adb2:	e02c      	b.n	800ae0e <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800adb4:	7bbb      	ldrb	r3, [r7, #14]
 800adb6:	2b00      	cmp	r3, #0
 800adb8:	d00d      	beq.n	800add6 <USBD_StdEPReq+0xce>
 800adba:	7bbb      	ldrb	r3, [r7, #14]
 800adbc:	2b80      	cmp	r3, #128	; 0x80
 800adbe:	d00a      	beq.n	800add6 <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800adc0:	7bbb      	ldrb	r3, [r7, #14]
 800adc2:	4619      	mov	r1, r3
 800adc4:	6878      	ldr	r0, [r7, #4]
 800adc6:	f001 f947 	bl	800c058 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800adca:	2180      	movs	r1, #128	; 0x80
 800adcc:	6878      	ldr	r0, [r7, #4]
 800adce:	f001 f943 	bl	800c058 <USBD_LL_StallEP>
 800add2:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800add4:	e020      	b.n	800ae18 <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
 800add6:	6839      	ldr	r1, [r7, #0]
 800add8:	6878      	ldr	r0, [r7, #4]
 800adda:	f000 fc7a 	bl	800b6d2 <USBD_CtlError>
              break;
 800adde:	e01b      	b.n	800ae18 <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800ade0:	683b      	ldr	r3, [r7, #0]
 800ade2:	885b      	ldrh	r3, [r3, #2]
 800ade4:	2b00      	cmp	r3, #0
 800ade6:	d10e      	bne.n	800ae06 <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 800ade8:	7bbb      	ldrb	r3, [r7, #14]
 800adea:	2b00      	cmp	r3, #0
 800adec:	d00b      	beq.n	800ae06 <USBD_StdEPReq+0xfe>
 800adee:	7bbb      	ldrb	r3, [r7, #14]
 800adf0:	2b80      	cmp	r3, #128	; 0x80
 800adf2:	d008      	beq.n	800ae06 <USBD_StdEPReq+0xfe>
 800adf4:	683b      	ldr	r3, [r7, #0]
 800adf6:	88db      	ldrh	r3, [r3, #6]
 800adf8:	2b00      	cmp	r3, #0
 800adfa:	d104      	bne.n	800ae06 <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 800adfc:	7bbb      	ldrb	r3, [r7, #14]
 800adfe:	4619      	mov	r1, r3
 800ae00:	6878      	ldr	r0, [r7, #4]
 800ae02:	f001 f929 	bl	800c058 <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 800ae06:	6878      	ldr	r0, [r7, #4]
 800ae08:	f000 fd2e 	bl	800b868 <USBD_CtlSendStatus>

              break;
 800ae0c:	e004      	b.n	800ae18 <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
 800ae0e:	6839      	ldr	r1, [r7, #0]
 800ae10:	6878      	ldr	r0, [r7, #4]
 800ae12:	f000 fc5e 	bl	800b6d2 <USBD_CtlError>
              break;
 800ae16:	bf00      	nop
          }
          break;
 800ae18:	e107      	b.n	800b02a <USBD_StdEPReq+0x322>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 800ae1a:	687b      	ldr	r3, [r7, #4]
 800ae1c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800ae20:	b2db      	uxtb	r3, r3
 800ae22:	2b02      	cmp	r3, #2
 800ae24:	d002      	beq.n	800ae2c <USBD_StdEPReq+0x124>
 800ae26:	2b03      	cmp	r3, #3
 800ae28:	d016      	beq.n	800ae58 <USBD_StdEPReq+0x150>
 800ae2a:	e04b      	b.n	800aec4 <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800ae2c:	7bbb      	ldrb	r3, [r7, #14]
 800ae2e:	2b00      	cmp	r3, #0
 800ae30:	d00d      	beq.n	800ae4e <USBD_StdEPReq+0x146>
 800ae32:	7bbb      	ldrb	r3, [r7, #14]
 800ae34:	2b80      	cmp	r3, #128	; 0x80
 800ae36:	d00a      	beq.n	800ae4e <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800ae38:	7bbb      	ldrb	r3, [r7, #14]
 800ae3a:	4619      	mov	r1, r3
 800ae3c:	6878      	ldr	r0, [r7, #4]
 800ae3e:	f001 f90b 	bl	800c058 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800ae42:	2180      	movs	r1, #128	; 0x80
 800ae44:	6878      	ldr	r0, [r7, #4]
 800ae46:	f001 f907 	bl	800c058 <USBD_LL_StallEP>
 800ae4a:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800ae4c:	e040      	b.n	800aed0 <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
 800ae4e:	6839      	ldr	r1, [r7, #0]
 800ae50:	6878      	ldr	r0, [r7, #4]
 800ae52:	f000 fc3e 	bl	800b6d2 <USBD_CtlError>
              break;
 800ae56:	e03b      	b.n	800aed0 <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800ae58:	683b      	ldr	r3, [r7, #0]
 800ae5a:	885b      	ldrh	r3, [r3, #2]
 800ae5c:	2b00      	cmp	r3, #0
 800ae5e:	d136      	bne.n	800aece <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 800ae60:	7bbb      	ldrb	r3, [r7, #14]
 800ae62:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800ae66:	2b00      	cmp	r3, #0
 800ae68:	d004      	beq.n	800ae74 <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 800ae6a:	7bbb      	ldrb	r3, [r7, #14]
 800ae6c:	4619      	mov	r1, r3
 800ae6e:	6878      	ldr	r0, [r7, #4]
 800ae70:	f001 f911 	bl	800c096 <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 800ae74:	6878      	ldr	r0, [r7, #4]
 800ae76:	f000 fcf7 	bl	800b868 <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 800ae7a:	7bbb      	ldrb	r3, [r7, #14]
 800ae7c:	4619      	mov	r1, r3
 800ae7e:	6878      	ldr	r0, [r7, #4]
 800ae80:	f7ff fde2 	bl	800aa48 <USBD_CoreFindEP>
 800ae84:	4603      	mov	r3, r0
 800ae86:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800ae88:	7b7b      	ldrb	r3, [r7, #13]
 800ae8a:	2bff      	cmp	r3, #255	; 0xff
 800ae8c:	d01f      	beq.n	800aece <USBD_StdEPReq+0x1c6>
 800ae8e:	7b7b      	ldrb	r3, [r7, #13]
 800ae90:	2b00      	cmp	r3, #0
 800ae92:	d11c      	bne.n	800aece <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
 800ae94:	7b7a      	ldrb	r2, [r7, #13]
 800ae96:	687b      	ldr	r3, [r7, #4]
 800ae98:	f8c3 22d4 	str.w	r2, [r3, #724]	; 0x2d4
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 800ae9c:	7b7a      	ldrb	r2, [r7, #13]
 800ae9e:	687b      	ldr	r3, [r7, #4]
 800aea0:	32ae      	adds	r2, #174	; 0xae
 800aea2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800aea6:	689b      	ldr	r3, [r3, #8]
 800aea8:	2b00      	cmp	r3, #0
 800aeaa:	d010      	beq.n	800aece <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 800aeac:	7b7a      	ldrb	r2, [r7, #13]
 800aeae:	687b      	ldr	r3, [r7, #4]
 800aeb0:	32ae      	adds	r2, #174	; 0xae
 800aeb2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800aeb6:	689b      	ldr	r3, [r3, #8]
 800aeb8:	6839      	ldr	r1, [r7, #0]
 800aeba:	6878      	ldr	r0, [r7, #4]
 800aebc:	4798      	blx	r3
 800aebe:	4603      	mov	r3, r0
 800aec0:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
 800aec2:	e004      	b.n	800aece <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
 800aec4:	6839      	ldr	r1, [r7, #0]
 800aec6:	6878      	ldr	r0, [r7, #4]
 800aec8:	f000 fc03 	bl	800b6d2 <USBD_CtlError>
              break;
 800aecc:	e000      	b.n	800aed0 <USBD_StdEPReq+0x1c8>
              break;
 800aece:	bf00      	nop
          }
          break;
 800aed0:	e0ab      	b.n	800b02a <USBD_StdEPReq+0x322>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 800aed2:	687b      	ldr	r3, [r7, #4]
 800aed4:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800aed8:	b2db      	uxtb	r3, r3
 800aeda:	2b02      	cmp	r3, #2
 800aedc:	d002      	beq.n	800aee4 <USBD_StdEPReq+0x1dc>
 800aede:	2b03      	cmp	r3, #3
 800aee0:	d032      	beq.n	800af48 <USBD_StdEPReq+0x240>
 800aee2:	e097      	b.n	800b014 <USBD_StdEPReq+0x30c>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800aee4:	7bbb      	ldrb	r3, [r7, #14]
 800aee6:	2b00      	cmp	r3, #0
 800aee8:	d007      	beq.n	800aefa <USBD_StdEPReq+0x1f2>
 800aeea:	7bbb      	ldrb	r3, [r7, #14]
 800aeec:	2b80      	cmp	r3, #128	; 0x80
 800aeee:	d004      	beq.n	800aefa <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
 800aef0:	6839      	ldr	r1, [r7, #0]
 800aef2:	6878      	ldr	r0, [r7, #4]
 800aef4:	f000 fbed 	bl	800b6d2 <USBD_CtlError>
                break;
 800aef8:	e091      	b.n	800b01e <USBD_StdEPReq+0x316>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800aefa:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800aefe:	2b00      	cmp	r3, #0
 800af00:	da0b      	bge.n	800af1a <USBD_StdEPReq+0x212>
 800af02:	7bbb      	ldrb	r3, [r7, #14]
 800af04:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800af08:	4613      	mov	r3, r2
 800af0a:	009b      	lsls	r3, r3, #2
 800af0c:	4413      	add	r3, r2
 800af0e:	009b      	lsls	r3, r3, #2
 800af10:	3310      	adds	r3, #16
 800af12:	687a      	ldr	r2, [r7, #4]
 800af14:	4413      	add	r3, r2
 800af16:	3304      	adds	r3, #4
 800af18:	e00b      	b.n	800af32 <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800af1a:	7bbb      	ldrb	r3, [r7, #14]
 800af1c:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800af20:	4613      	mov	r3, r2
 800af22:	009b      	lsls	r3, r3, #2
 800af24:	4413      	add	r3, r2
 800af26:	009b      	lsls	r3, r3, #2
 800af28:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 800af2c:	687a      	ldr	r2, [r7, #4]
 800af2e:	4413      	add	r3, r2
 800af30:	3304      	adds	r3, #4
 800af32:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 800af34:	68bb      	ldr	r3, [r7, #8]
 800af36:	2200      	movs	r2, #0
 800af38:	601a      	str	r2, [r3, #0]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800af3a:	68bb      	ldr	r3, [r7, #8]
 800af3c:	2202      	movs	r2, #2
 800af3e:	4619      	mov	r1, r3
 800af40:	6878      	ldr	r0, [r7, #4]
 800af42:	f000 fc37 	bl	800b7b4 <USBD_CtlSendData>
              break;
 800af46:	e06a      	b.n	800b01e <USBD_StdEPReq+0x316>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 800af48:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800af4c:	2b00      	cmp	r3, #0
 800af4e:	da11      	bge.n	800af74 <USBD_StdEPReq+0x26c>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800af50:	7bbb      	ldrb	r3, [r7, #14]
 800af52:	f003 020f 	and.w	r2, r3, #15
 800af56:	6879      	ldr	r1, [r7, #4]
 800af58:	4613      	mov	r3, r2
 800af5a:	009b      	lsls	r3, r3, #2
 800af5c:	4413      	add	r3, r2
 800af5e:	009b      	lsls	r3, r3, #2
 800af60:	440b      	add	r3, r1
 800af62:	3324      	adds	r3, #36	; 0x24
 800af64:	881b      	ldrh	r3, [r3, #0]
 800af66:	2b00      	cmp	r3, #0
 800af68:	d117      	bne.n	800af9a <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 800af6a:	6839      	ldr	r1, [r7, #0]
 800af6c:	6878      	ldr	r0, [r7, #4]
 800af6e:	f000 fbb0 	bl	800b6d2 <USBD_CtlError>
                  break;
 800af72:	e054      	b.n	800b01e <USBD_StdEPReq+0x316>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800af74:	7bbb      	ldrb	r3, [r7, #14]
 800af76:	f003 020f 	and.w	r2, r3, #15
 800af7a:	6879      	ldr	r1, [r7, #4]
 800af7c:	4613      	mov	r3, r2
 800af7e:	009b      	lsls	r3, r3, #2
 800af80:	4413      	add	r3, r2
 800af82:	009b      	lsls	r3, r3, #2
 800af84:	440b      	add	r3, r1
 800af86:	f503 73b2 	add.w	r3, r3, #356	; 0x164
 800af8a:	881b      	ldrh	r3, [r3, #0]
 800af8c:	2b00      	cmp	r3, #0
 800af8e:	d104      	bne.n	800af9a <USBD_StdEPReq+0x292>
                {
                  USBD_CtlError(pdev, req);
 800af90:	6839      	ldr	r1, [r7, #0]
 800af92:	6878      	ldr	r0, [r7, #4]
 800af94:	f000 fb9d 	bl	800b6d2 <USBD_CtlError>
                  break;
 800af98:	e041      	b.n	800b01e <USBD_StdEPReq+0x316>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800af9a:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800af9e:	2b00      	cmp	r3, #0
 800afa0:	da0b      	bge.n	800afba <USBD_StdEPReq+0x2b2>
 800afa2:	7bbb      	ldrb	r3, [r7, #14]
 800afa4:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800afa8:	4613      	mov	r3, r2
 800afaa:	009b      	lsls	r3, r3, #2
 800afac:	4413      	add	r3, r2
 800afae:	009b      	lsls	r3, r3, #2
 800afb0:	3310      	adds	r3, #16
 800afb2:	687a      	ldr	r2, [r7, #4]
 800afb4:	4413      	add	r3, r2
 800afb6:	3304      	adds	r3, #4
 800afb8:	e00b      	b.n	800afd2 <USBD_StdEPReq+0x2ca>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800afba:	7bbb      	ldrb	r3, [r7, #14]
 800afbc:	f003 027f 	and.w	r2, r3, #127	; 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800afc0:	4613      	mov	r3, r2
 800afc2:	009b      	lsls	r3, r3, #2
 800afc4:	4413      	add	r3, r2
 800afc6:	009b      	lsls	r3, r3, #2
 800afc8:	f503 73a8 	add.w	r3, r3, #336	; 0x150
 800afcc:	687a      	ldr	r2, [r7, #4]
 800afce:	4413      	add	r3, r2
 800afd0:	3304      	adds	r3, #4
 800afd2:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800afd4:	7bbb      	ldrb	r3, [r7, #14]
 800afd6:	2b00      	cmp	r3, #0
 800afd8:	d002      	beq.n	800afe0 <USBD_StdEPReq+0x2d8>
 800afda:	7bbb      	ldrb	r3, [r7, #14]
 800afdc:	2b80      	cmp	r3, #128	; 0x80
 800afde:	d103      	bne.n	800afe8 <USBD_StdEPReq+0x2e0>
              {
                pep->status = 0x0000U;
 800afe0:	68bb      	ldr	r3, [r7, #8]
 800afe2:	2200      	movs	r2, #0
 800afe4:	601a      	str	r2, [r3, #0]
 800afe6:	e00e      	b.n	800b006 <USBD_StdEPReq+0x2fe>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 800afe8:	7bbb      	ldrb	r3, [r7, #14]
 800afea:	4619      	mov	r1, r3
 800afec:	6878      	ldr	r0, [r7, #4]
 800afee:	f001 f871 	bl	800c0d4 <USBD_LL_IsStallEP>
 800aff2:	4603      	mov	r3, r0
 800aff4:	2b00      	cmp	r3, #0
 800aff6:	d003      	beq.n	800b000 <USBD_StdEPReq+0x2f8>
              {
                pep->status = 0x0001U;
 800aff8:	68bb      	ldr	r3, [r7, #8]
 800affa:	2201      	movs	r2, #1
 800affc:	601a      	str	r2, [r3, #0]
 800affe:	e002      	b.n	800b006 <USBD_StdEPReq+0x2fe>
              }
              else
              {
                pep->status = 0x0000U;
 800b000:	68bb      	ldr	r3, [r7, #8]
 800b002:	2200      	movs	r2, #0
 800b004:	601a      	str	r2, [r3, #0]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800b006:	68bb      	ldr	r3, [r7, #8]
 800b008:	2202      	movs	r2, #2
 800b00a:	4619      	mov	r1, r3
 800b00c:	6878      	ldr	r0, [r7, #4]
 800b00e:	f000 fbd1 	bl	800b7b4 <USBD_CtlSendData>
              break;
 800b012:	e004      	b.n	800b01e <USBD_StdEPReq+0x316>

            default:
              USBD_CtlError(pdev, req);
 800b014:	6839      	ldr	r1, [r7, #0]
 800b016:	6878      	ldr	r0, [r7, #4]
 800b018:	f000 fb5b 	bl	800b6d2 <USBD_CtlError>
              break;
 800b01c:	bf00      	nop
          }
          break;
 800b01e:	e004      	b.n	800b02a <USBD_StdEPReq+0x322>

        default:
          USBD_CtlError(pdev, req);
 800b020:	6839      	ldr	r1, [r7, #0]
 800b022:	6878      	ldr	r0, [r7, #4]
 800b024:	f000 fb55 	bl	800b6d2 <USBD_CtlError>
          break;
 800b028:	bf00      	nop
      }
      break;
 800b02a:	e005      	b.n	800b038 <USBD_StdEPReq+0x330>

    default:
      USBD_CtlError(pdev, req);
 800b02c:	6839      	ldr	r1, [r7, #0]
 800b02e:	6878      	ldr	r0, [r7, #4]
 800b030:	f000 fb4f 	bl	800b6d2 <USBD_CtlError>
      break;
 800b034:	e000      	b.n	800b038 <USBD_StdEPReq+0x330>
      break;
 800b036:	bf00      	nop
  }

  return ret;
 800b038:	7bfb      	ldrb	r3, [r7, #15]
}
 800b03a:	4618      	mov	r0, r3
 800b03c:	3710      	adds	r7, #16
 800b03e:	46bd      	mov	sp, r7
 800b040:	bd80      	pop	{r7, pc}
	...

0800b044 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b044:	b580      	push	{r7, lr}
 800b046:	b084      	sub	sp, #16
 800b048:	af00      	add	r7, sp, #0
 800b04a:	6078      	str	r0, [r7, #4]
 800b04c:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800b04e:	2300      	movs	r3, #0
 800b050:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 800b052:	2300      	movs	r3, #0
 800b054:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 800b056:	2300      	movs	r3, #0
 800b058:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 800b05a:	683b      	ldr	r3, [r7, #0]
 800b05c:	885b      	ldrh	r3, [r3, #2]
 800b05e:	0a1b      	lsrs	r3, r3, #8
 800b060:	b29b      	uxth	r3, r3
 800b062:	3b01      	subs	r3, #1
 800b064:	2b06      	cmp	r3, #6
 800b066:	f200 8128 	bhi.w	800b2ba <USBD_GetDescriptor+0x276>
 800b06a:	a201      	add	r2, pc, #4	; (adr r2, 800b070 <USBD_GetDescriptor+0x2c>)
 800b06c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b070:	0800b08d 	.word	0x0800b08d
 800b074:	0800b0a5 	.word	0x0800b0a5
 800b078:	0800b0e5 	.word	0x0800b0e5
 800b07c:	0800b2bb 	.word	0x0800b2bb
 800b080:	0800b2bb 	.word	0x0800b2bb
 800b084:	0800b25b 	.word	0x0800b25b
 800b088:	0800b287 	.word	0x0800b287
        err++;
      }
      break;
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 800b08c:	687b      	ldr	r3, [r7, #4]
 800b08e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800b092:	681b      	ldr	r3, [r3, #0]
 800b094:	687a      	ldr	r2, [r7, #4]
 800b096:	7c12      	ldrb	r2, [r2, #16]
 800b098:	f107 0108 	add.w	r1, r7, #8
 800b09c:	4610      	mov	r0, r2
 800b09e:	4798      	blx	r3
 800b0a0:	60f8      	str	r0, [r7, #12]
      break;
 800b0a2:	e112      	b.n	800b2ca <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800b0a4:	687b      	ldr	r3, [r7, #4]
 800b0a6:	7c1b      	ldrb	r3, [r3, #16]
 800b0a8:	2b00      	cmp	r3, #0
 800b0aa:	d10d      	bne.n	800b0c8 <USBD_GetDescriptor+0x84>
          pbuf   = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 800b0ac:	687b      	ldr	r3, [r7, #4]
 800b0ae:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800b0b2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b0b4:	f107 0208 	add.w	r2, r7, #8
 800b0b8:	4610      	mov	r0, r2
 800b0ba:	4798      	blx	r3
 800b0bc:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800b0be:	68fb      	ldr	r3, [r7, #12]
 800b0c0:	3301      	adds	r3, #1
 800b0c2:	2202      	movs	r2, #2
 800b0c4:	701a      	strb	r2, [r3, #0]
        {
          pbuf   = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 800b0c6:	e100      	b.n	800b2ca <USBD_GetDescriptor+0x286>
          pbuf   = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 800b0c8:	687b      	ldr	r3, [r7, #4]
 800b0ca:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800b0ce:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800b0d0:	f107 0208 	add.w	r2, r7, #8
 800b0d4:	4610      	mov	r0, r2
 800b0d6:	4798      	blx	r3
 800b0d8:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800b0da:	68fb      	ldr	r3, [r7, #12]
 800b0dc:	3301      	adds	r3, #1
 800b0de:	2202      	movs	r2, #2
 800b0e0:	701a      	strb	r2, [r3, #0]
      break;
 800b0e2:	e0f2      	b.n	800b2ca <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 800b0e4:	683b      	ldr	r3, [r7, #0]
 800b0e6:	885b      	ldrh	r3, [r3, #2]
 800b0e8:	b2db      	uxtb	r3, r3
 800b0ea:	2b05      	cmp	r3, #5
 800b0ec:	f200 80ac 	bhi.w	800b248 <USBD_GetDescriptor+0x204>
 800b0f0:	a201      	add	r2, pc, #4	; (adr r2, 800b0f8 <USBD_GetDescriptor+0xb4>)
 800b0f2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b0f6:	bf00      	nop
 800b0f8:	0800b111 	.word	0x0800b111
 800b0fc:	0800b145 	.word	0x0800b145
 800b100:	0800b179 	.word	0x0800b179
 800b104:	0800b1ad 	.word	0x0800b1ad
 800b108:	0800b1e1 	.word	0x0800b1e1
 800b10c:	0800b215 	.word	0x0800b215
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 800b110:	687b      	ldr	r3, [r7, #4]
 800b112:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800b116:	685b      	ldr	r3, [r3, #4]
 800b118:	2b00      	cmp	r3, #0
 800b11a:	d00b      	beq.n	800b134 <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 800b11c:	687b      	ldr	r3, [r7, #4]
 800b11e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800b122:	685b      	ldr	r3, [r3, #4]
 800b124:	687a      	ldr	r2, [r7, #4]
 800b126:	7c12      	ldrb	r2, [r2, #16]
 800b128:	f107 0108 	add.w	r1, r7, #8
 800b12c:	4610      	mov	r0, r2
 800b12e:	4798      	blx	r3
 800b130:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800b132:	e091      	b.n	800b258 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800b134:	6839      	ldr	r1, [r7, #0]
 800b136:	6878      	ldr	r0, [r7, #4]
 800b138:	f000 facb 	bl	800b6d2 <USBD_CtlError>
            err++;
 800b13c:	7afb      	ldrb	r3, [r7, #11]
 800b13e:	3301      	adds	r3, #1
 800b140:	72fb      	strb	r3, [r7, #11]
          break;
 800b142:	e089      	b.n	800b258 <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 800b144:	687b      	ldr	r3, [r7, #4]
 800b146:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800b14a:	689b      	ldr	r3, [r3, #8]
 800b14c:	2b00      	cmp	r3, #0
 800b14e:	d00b      	beq.n	800b168 <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 800b150:	687b      	ldr	r3, [r7, #4]
 800b152:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800b156:	689b      	ldr	r3, [r3, #8]
 800b158:	687a      	ldr	r2, [r7, #4]
 800b15a:	7c12      	ldrb	r2, [r2, #16]
 800b15c:	f107 0108 	add.w	r1, r7, #8
 800b160:	4610      	mov	r0, r2
 800b162:	4798      	blx	r3
 800b164:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800b166:	e077      	b.n	800b258 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800b168:	6839      	ldr	r1, [r7, #0]
 800b16a:	6878      	ldr	r0, [r7, #4]
 800b16c:	f000 fab1 	bl	800b6d2 <USBD_CtlError>
            err++;
 800b170:	7afb      	ldrb	r3, [r7, #11]
 800b172:	3301      	adds	r3, #1
 800b174:	72fb      	strb	r3, [r7, #11]
          break;
 800b176:	e06f      	b.n	800b258 <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 800b178:	687b      	ldr	r3, [r7, #4]
 800b17a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800b17e:	68db      	ldr	r3, [r3, #12]
 800b180:	2b00      	cmp	r3, #0
 800b182:	d00b      	beq.n	800b19c <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 800b184:	687b      	ldr	r3, [r7, #4]
 800b186:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800b18a:	68db      	ldr	r3, [r3, #12]
 800b18c:	687a      	ldr	r2, [r7, #4]
 800b18e:	7c12      	ldrb	r2, [r2, #16]
 800b190:	f107 0108 	add.w	r1, r7, #8
 800b194:	4610      	mov	r0, r2
 800b196:	4798      	blx	r3
 800b198:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800b19a:	e05d      	b.n	800b258 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800b19c:	6839      	ldr	r1, [r7, #0]
 800b19e:	6878      	ldr	r0, [r7, #4]
 800b1a0:	f000 fa97 	bl	800b6d2 <USBD_CtlError>
            err++;
 800b1a4:	7afb      	ldrb	r3, [r7, #11]
 800b1a6:	3301      	adds	r3, #1
 800b1a8:	72fb      	strb	r3, [r7, #11]
          break;
 800b1aa:	e055      	b.n	800b258 <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 800b1ac:	687b      	ldr	r3, [r7, #4]
 800b1ae:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800b1b2:	691b      	ldr	r3, [r3, #16]
 800b1b4:	2b00      	cmp	r3, #0
 800b1b6:	d00b      	beq.n	800b1d0 <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 800b1b8:	687b      	ldr	r3, [r7, #4]
 800b1ba:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800b1be:	691b      	ldr	r3, [r3, #16]
 800b1c0:	687a      	ldr	r2, [r7, #4]
 800b1c2:	7c12      	ldrb	r2, [r2, #16]
 800b1c4:	f107 0108 	add.w	r1, r7, #8
 800b1c8:	4610      	mov	r0, r2
 800b1ca:	4798      	blx	r3
 800b1cc:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800b1ce:	e043      	b.n	800b258 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800b1d0:	6839      	ldr	r1, [r7, #0]
 800b1d2:	6878      	ldr	r0, [r7, #4]
 800b1d4:	f000 fa7d 	bl	800b6d2 <USBD_CtlError>
            err++;
 800b1d8:	7afb      	ldrb	r3, [r7, #11]
 800b1da:	3301      	adds	r3, #1
 800b1dc:	72fb      	strb	r3, [r7, #11]
          break;
 800b1de:	e03b      	b.n	800b258 <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 800b1e0:	687b      	ldr	r3, [r7, #4]
 800b1e2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800b1e6:	695b      	ldr	r3, [r3, #20]
 800b1e8:	2b00      	cmp	r3, #0
 800b1ea:	d00b      	beq.n	800b204 <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 800b1ec:	687b      	ldr	r3, [r7, #4]
 800b1ee:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800b1f2:	695b      	ldr	r3, [r3, #20]
 800b1f4:	687a      	ldr	r2, [r7, #4]
 800b1f6:	7c12      	ldrb	r2, [r2, #16]
 800b1f8:	f107 0108 	add.w	r1, r7, #8
 800b1fc:	4610      	mov	r0, r2
 800b1fe:	4798      	blx	r3
 800b200:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800b202:	e029      	b.n	800b258 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800b204:	6839      	ldr	r1, [r7, #0]
 800b206:	6878      	ldr	r0, [r7, #4]
 800b208:	f000 fa63 	bl	800b6d2 <USBD_CtlError>
            err++;
 800b20c:	7afb      	ldrb	r3, [r7, #11]
 800b20e:	3301      	adds	r3, #1
 800b210:	72fb      	strb	r3, [r7, #11]
          break;
 800b212:	e021      	b.n	800b258 <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 800b214:	687b      	ldr	r3, [r7, #4]
 800b216:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800b21a:	699b      	ldr	r3, [r3, #24]
 800b21c:	2b00      	cmp	r3, #0
 800b21e:	d00b      	beq.n	800b238 <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 800b220:	687b      	ldr	r3, [r7, #4]
 800b222:	f8d3 32b4 	ldr.w	r3, [r3, #692]	; 0x2b4
 800b226:	699b      	ldr	r3, [r3, #24]
 800b228:	687a      	ldr	r2, [r7, #4]
 800b22a:	7c12      	ldrb	r2, [r2, #16]
 800b22c:	f107 0108 	add.w	r1, r7, #8
 800b230:	4610      	mov	r0, r2
 800b232:	4798      	blx	r3
 800b234:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800b236:	e00f      	b.n	800b258 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800b238:	6839      	ldr	r1, [r7, #0]
 800b23a:	6878      	ldr	r0, [r7, #4]
 800b23c:	f000 fa49 	bl	800b6d2 <USBD_CtlError>
            err++;
 800b240:	7afb      	ldrb	r3, [r7, #11]
 800b242:	3301      	adds	r3, #1
 800b244:	72fb      	strb	r3, [r7, #11]
          break;
 800b246:	e007      	b.n	800b258 <USBD_GetDescriptor+0x214>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 800b248:	6839      	ldr	r1, [r7, #0]
 800b24a:	6878      	ldr	r0, [r7, #4]
 800b24c:	f000 fa41 	bl	800b6d2 <USBD_CtlError>
          err++;
 800b250:	7afb      	ldrb	r3, [r7, #11]
 800b252:	3301      	adds	r3, #1
 800b254:	72fb      	strb	r3, [r7, #11]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 800b256:	bf00      	nop
      }
      break;
 800b258:	e037      	b.n	800b2ca <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800b25a:	687b      	ldr	r3, [r7, #4]
 800b25c:	7c1b      	ldrb	r3, [r3, #16]
 800b25e:	2b00      	cmp	r3, #0
 800b260:	d109      	bne.n	800b276 <USBD_GetDescriptor+0x232>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 800b262:	687b      	ldr	r3, [r7, #4]
 800b264:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800b268:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800b26a:	f107 0208 	add.w	r2, r7, #8
 800b26e:	4610      	mov	r0, r2
 800b270:	4798      	blx	r3
 800b272:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800b274:	e029      	b.n	800b2ca <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800b276:	6839      	ldr	r1, [r7, #0]
 800b278:	6878      	ldr	r0, [r7, #4]
 800b27a:	f000 fa2a 	bl	800b6d2 <USBD_CtlError>
        err++;
 800b27e:	7afb      	ldrb	r3, [r7, #11]
 800b280:	3301      	adds	r3, #1
 800b282:	72fb      	strb	r3, [r7, #11]
      break;
 800b284:	e021      	b.n	800b2ca <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800b286:	687b      	ldr	r3, [r7, #4]
 800b288:	7c1b      	ldrb	r3, [r3, #16]
 800b28a:	2b00      	cmp	r3, #0
 800b28c:	d10d      	bne.n	800b2aa <USBD_GetDescriptor+0x266>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 800b28e:	687b      	ldr	r3, [r7, #4]
 800b290:	f8d3 32b8 	ldr.w	r3, [r3, #696]	; 0x2b8
 800b294:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b296:	f107 0208 	add.w	r2, r7, #8
 800b29a:	4610      	mov	r0, r2
 800b29c:	4798      	blx	r3
 800b29e:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800b2a0:	68fb      	ldr	r3, [r7, #12]
 800b2a2:	3301      	adds	r3, #1
 800b2a4:	2207      	movs	r2, #7
 800b2a6:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800b2a8:	e00f      	b.n	800b2ca <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800b2aa:	6839      	ldr	r1, [r7, #0]
 800b2ac:	6878      	ldr	r0, [r7, #4]
 800b2ae:	f000 fa10 	bl	800b6d2 <USBD_CtlError>
        err++;
 800b2b2:	7afb      	ldrb	r3, [r7, #11]
 800b2b4:	3301      	adds	r3, #1
 800b2b6:	72fb      	strb	r3, [r7, #11]
      break;
 800b2b8:	e007      	b.n	800b2ca <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 800b2ba:	6839      	ldr	r1, [r7, #0]
 800b2bc:	6878      	ldr	r0, [r7, #4]
 800b2be:	f000 fa08 	bl	800b6d2 <USBD_CtlError>
      err++;
 800b2c2:	7afb      	ldrb	r3, [r7, #11]
 800b2c4:	3301      	adds	r3, #1
 800b2c6:	72fb      	strb	r3, [r7, #11]
      break;
 800b2c8:	bf00      	nop
  }

  if (err != 0U)
 800b2ca:	7afb      	ldrb	r3, [r7, #11]
 800b2cc:	2b00      	cmp	r3, #0
 800b2ce:	d11e      	bne.n	800b30e <USBD_GetDescriptor+0x2ca>
  {
    return;
  }

  if (req->wLength != 0U)
 800b2d0:	683b      	ldr	r3, [r7, #0]
 800b2d2:	88db      	ldrh	r3, [r3, #6]
 800b2d4:	2b00      	cmp	r3, #0
 800b2d6:	d016      	beq.n	800b306 <USBD_GetDescriptor+0x2c2>
  {
    if (len != 0U)
 800b2d8:	893b      	ldrh	r3, [r7, #8]
 800b2da:	2b00      	cmp	r3, #0
 800b2dc:	d00e      	beq.n	800b2fc <USBD_GetDescriptor+0x2b8>
    {
      len = MIN(len, req->wLength);
 800b2de:	683b      	ldr	r3, [r7, #0]
 800b2e0:	88da      	ldrh	r2, [r3, #6]
 800b2e2:	893b      	ldrh	r3, [r7, #8]
 800b2e4:	4293      	cmp	r3, r2
 800b2e6:	bf28      	it	cs
 800b2e8:	4613      	movcs	r3, r2
 800b2ea:	b29b      	uxth	r3, r3
 800b2ec:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 800b2ee:	893b      	ldrh	r3, [r7, #8]
 800b2f0:	461a      	mov	r2, r3
 800b2f2:	68f9      	ldr	r1, [r7, #12]
 800b2f4:	6878      	ldr	r0, [r7, #4]
 800b2f6:	f000 fa5d 	bl	800b7b4 <USBD_CtlSendData>
 800b2fa:	e009      	b.n	800b310 <USBD_GetDescriptor+0x2cc>
    }
    else
    {
      USBD_CtlError(pdev, req);
 800b2fc:	6839      	ldr	r1, [r7, #0]
 800b2fe:	6878      	ldr	r0, [r7, #4]
 800b300:	f000 f9e7 	bl	800b6d2 <USBD_CtlError>
 800b304:	e004      	b.n	800b310 <USBD_GetDescriptor+0x2cc>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 800b306:	6878      	ldr	r0, [r7, #4]
 800b308:	f000 faae 	bl	800b868 <USBD_CtlSendStatus>
 800b30c:	e000      	b.n	800b310 <USBD_GetDescriptor+0x2cc>
    return;
 800b30e:	bf00      	nop
  }
}
 800b310:	3710      	adds	r7, #16
 800b312:	46bd      	mov	sp, r7
 800b314:	bd80      	pop	{r7, pc}
 800b316:	bf00      	nop

0800b318 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b318:	b580      	push	{r7, lr}
 800b31a:	b084      	sub	sp, #16
 800b31c:	af00      	add	r7, sp, #0
 800b31e:	6078      	str	r0, [r7, #4]
 800b320:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800b322:	683b      	ldr	r3, [r7, #0]
 800b324:	889b      	ldrh	r3, [r3, #4]
 800b326:	2b00      	cmp	r3, #0
 800b328:	d131      	bne.n	800b38e <USBD_SetAddress+0x76>
 800b32a:	683b      	ldr	r3, [r7, #0]
 800b32c:	88db      	ldrh	r3, [r3, #6]
 800b32e:	2b00      	cmp	r3, #0
 800b330:	d12d      	bne.n	800b38e <USBD_SetAddress+0x76>
 800b332:	683b      	ldr	r3, [r7, #0]
 800b334:	885b      	ldrh	r3, [r3, #2]
 800b336:	2b7f      	cmp	r3, #127	; 0x7f
 800b338:	d829      	bhi.n	800b38e <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800b33a:	683b      	ldr	r3, [r7, #0]
 800b33c:	885b      	ldrh	r3, [r3, #2]
 800b33e:	b2db      	uxtb	r3, r3
 800b340:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800b344:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b346:	687b      	ldr	r3, [r7, #4]
 800b348:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800b34c:	b2db      	uxtb	r3, r3
 800b34e:	2b03      	cmp	r3, #3
 800b350:	d104      	bne.n	800b35c <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 800b352:	6839      	ldr	r1, [r7, #0]
 800b354:	6878      	ldr	r0, [r7, #4]
 800b356:	f000 f9bc 	bl	800b6d2 <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b35a:	e01d      	b.n	800b398 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 800b35c:	687b      	ldr	r3, [r7, #4]
 800b35e:	7bfa      	ldrb	r2, [r7, #15]
 800b360:	f883 229e 	strb.w	r2, [r3, #670]	; 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 800b364:	7bfb      	ldrb	r3, [r7, #15]
 800b366:	4619      	mov	r1, r3
 800b368:	6878      	ldr	r0, [r7, #4]
 800b36a:	f000 fedf 	bl	800c12c <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 800b36e:	6878      	ldr	r0, [r7, #4]
 800b370:	f000 fa7a 	bl	800b868 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 800b374:	7bfb      	ldrb	r3, [r7, #15]
 800b376:	2b00      	cmp	r3, #0
 800b378:	d004      	beq.n	800b384 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800b37a:	687b      	ldr	r3, [r7, #4]
 800b37c:	2202      	movs	r2, #2
 800b37e:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b382:	e009      	b.n	800b398 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 800b384:	687b      	ldr	r3, [r7, #4]
 800b386:	2201      	movs	r2, #1
 800b388:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b38c:	e004      	b.n	800b398 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800b38e:	6839      	ldr	r1, [r7, #0]
 800b390:	6878      	ldr	r0, [r7, #4]
 800b392:	f000 f99e 	bl	800b6d2 <USBD_CtlError>
  }
}
 800b396:	bf00      	nop
 800b398:	bf00      	nop
 800b39a:	3710      	adds	r7, #16
 800b39c:	46bd      	mov	sp, r7
 800b39e:	bd80      	pop	{r7, pc}

0800b3a0 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b3a0:	b580      	push	{r7, lr}
 800b3a2:	b084      	sub	sp, #16
 800b3a4:	af00      	add	r7, sp, #0
 800b3a6:	6078      	str	r0, [r7, #4]
 800b3a8:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800b3aa:	2300      	movs	r3, #0
 800b3ac:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800b3ae:	683b      	ldr	r3, [r7, #0]
 800b3b0:	885b      	ldrh	r3, [r3, #2]
 800b3b2:	b2da      	uxtb	r2, r3
 800b3b4:	4b4e      	ldr	r3, [pc, #312]	; (800b4f0 <USBD_SetConfig+0x150>)
 800b3b6:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800b3b8:	4b4d      	ldr	r3, [pc, #308]	; (800b4f0 <USBD_SetConfig+0x150>)
 800b3ba:	781b      	ldrb	r3, [r3, #0]
 800b3bc:	2b01      	cmp	r3, #1
 800b3be:	d905      	bls.n	800b3cc <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 800b3c0:	6839      	ldr	r1, [r7, #0]
 800b3c2:	6878      	ldr	r0, [r7, #4]
 800b3c4:	f000 f985 	bl	800b6d2 <USBD_CtlError>
    return USBD_FAIL;
 800b3c8:	2303      	movs	r3, #3
 800b3ca:	e08c      	b.n	800b4e6 <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
 800b3cc:	687b      	ldr	r3, [r7, #4]
 800b3ce:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800b3d2:	b2db      	uxtb	r3, r3
 800b3d4:	2b02      	cmp	r3, #2
 800b3d6:	d002      	beq.n	800b3de <USBD_SetConfig+0x3e>
 800b3d8:	2b03      	cmp	r3, #3
 800b3da:	d029      	beq.n	800b430 <USBD_SetConfig+0x90>
 800b3dc:	e075      	b.n	800b4ca <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 800b3de:	4b44      	ldr	r3, [pc, #272]	; (800b4f0 <USBD_SetConfig+0x150>)
 800b3e0:	781b      	ldrb	r3, [r3, #0]
 800b3e2:	2b00      	cmp	r3, #0
 800b3e4:	d020      	beq.n	800b428 <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
 800b3e6:	4b42      	ldr	r3, [pc, #264]	; (800b4f0 <USBD_SetConfig+0x150>)
 800b3e8:	781b      	ldrb	r3, [r3, #0]
 800b3ea:	461a      	mov	r2, r3
 800b3ec:	687b      	ldr	r3, [r7, #4]
 800b3ee:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 800b3f0:	4b3f      	ldr	r3, [pc, #252]	; (800b4f0 <USBD_SetConfig+0x150>)
 800b3f2:	781b      	ldrb	r3, [r3, #0]
 800b3f4:	4619      	mov	r1, r3
 800b3f6:	6878      	ldr	r0, [r7, #4]
 800b3f8:	f7fe ffe7 	bl	800a3ca <USBD_SetClassConfig>
 800b3fc:	4603      	mov	r3, r0
 800b3fe:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 800b400:	7bfb      	ldrb	r3, [r7, #15]
 800b402:	2b00      	cmp	r3, #0
 800b404:	d008      	beq.n	800b418 <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
 800b406:	6839      	ldr	r1, [r7, #0]
 800b408:	6878      	ldr	r0, [r7, #4]
 800b40a:	f000 f962 	bl	800b6d2 <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800b40e:	687b      	ldr	r3, [r7, #4]
 800b410:	2202      	movs	r2, #2
 800b412:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800b416:	e065      	b.n	800b4e4 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 800b418:	6878      	ldr	r0, [r7, #4]
 800b41a:	f000 fa25 	bl	800b868 <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 800b41e:	687b      	ldr	r3, [r7, #4]
 800b420:	2203      	movs	r2, #3
 800b422:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      break;
 800b426:	e05d      	b.n	800b4e4 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 800b428:	6878      	ldr	r0, [r7, #4]
 800b42a:	f000 fa1d 	bl	800b868 <USBD_CtlSendStatus>
      break;
 800b42e:	e059      	b.n	800b4e4 <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 800b430:	4b2f      	ldr	r3, [pc, #188]	; (800b4f0 <USBD_SetConfig+0x150>)
 800b432:	781b      	ldrb	r3, [r3, #0]
 800b434:	2b00      	cmp	r3, #0
 800b436:	d112      	bne.n	800b45e <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800b438:	687b      	ldr	r3, [r7, #4]
 800b43a:	2202      	movs	r2, #2
 800b43c:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
        pdev->dev_config = cfgidx;
 800b440:	4b2b      	ldr	r3, [pc, #172]	; (800b4f0 <USBD_SetConfig+0x150>)
 800b442:	781b      	ldrb	r3, [r3, #0]
 800b444:	461a      	mov	r2, r3
 800b446:	687b      	ldr	r3, [r7, #4]
 800b448:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 800b44a:	4b29      	ldr	r3, [pc, #164]	; (800b4f0 <USBD_SetConfig+0x150>)
 800b44c:	781b      	ldrb	r3, [r3, #0]
 800b44e:	4619      	mov	r1, r3
 800b450:	6878      	ldr	r0, [r7, #4]
 800b452:	f7fe ffd6 	bl	800a402 <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 800b456:	6878      	ldr	r0, [r7, #4]
 800b458:	f000 fa06 	bl	800b868 <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800b45c:	e042      	b.n	800b4e4 <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
 800b45e:	4b24      	ldr	r3, [pc, #144]	; (800b4f0 <USBD_SetConfig+0x150>)
 800b460:	781b      	ldrb	r3, [r3, #0]
 800b462:	461a      	mov	r2, r3
 800b464:	687b      	ldr	r3, [r7, #4]
 800b466:	685b      	ldr	r3, [r3, #4]
 800b468:	429a      	cmp	r2, r3
 800b46a:	d02a      	beq.n	800b4c2 <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800b46c:	687b      	ldr	r3, [r7, #4]
 800b46e:	685b      	ldr	r3, [r3, #4]
 800b470:	b2db      	uxtb	r3, r3
 800b472:	4619      	mov	r1, r3
 800b474:	6878      	ldr	r0, [r7, #4]
 800b476:	f7fe ffc4 	bl	800a402 <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 800b47a:	4b1d      	ldr	r3, [pc, #116]	; (800b4f0 <USBD_SetConfig+0x150>)
 800b47c:	781b      	ldrb	r3, [r3, #0]
 800b47e:	461a      	mov	r2, r3
 800b480:	687b      	ldr	r3, [r7, #4]
 800b482:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 800b484:	4b1a      	ldr	r3, [pc, #104]	; (800b4f0 <USBD_SetConfig+0x150>)
 800b486:	781b      	ldrb	r3, [r3, #0]
 800b488:	4619      	mov	r1, r3
 800b48a:	6878      	ldr	r0, [r7, #4]
 800b48c:	f7fe ff9d 	bl	800a3ca <USBD_SetClassConfig>
 800b490:	4603      	mov	r3, r0
 800b492:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 800b494:	7bfb      	ldrb	r3, [r7, #15]
 800b496:	2b00      	cmp	r3, #0
 800b498:	d00f      	beq.n	800b4ba <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
 800b49a:	6839      	ldr	r1, [r7, #0]
 800b49c:	6878      	ldr	r0, [r7, #4]
 800b49e:	f000 f918 	bl	800b6d2 <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800b4a2:	687b      	ldr	r3, [r7, #4]
 800b4a4:	685b      	ldr	r3, [r3, #4]
 800b4a6:	b2db      	uxtb	r3, r3
 800b4a8:	4619      	mov	r1, r3
 800b4aa:	6878      	ldr	r0, [r7, #4]
 800b4ac:	f7fe ffa9 	bl	800a402 <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800b4b0:	687b      	ldr	r3, [r7, #4]
 800b4b2:	2202      	movs	r2, #2
 800b4b4:	f883 229c 	strb.w	r2, [r3, #668]	; 0x29c
      break;
 800b4b8:	e014      	b.n	800b4e4 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 800b4ba:	6878      	ldr	r0, [r7, #4]
 800b4bc:	f000 f9d4 	bl	800b868 <USBD_CtlSendStatus>
      break;
 800b4c0:	e010      	b.n	800b4e4 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 800b4c2:	6878      	ldr	r0, [r7, #4]
 800b4c4:	f000 f9d0 	bl	800b868 <USBD_CtlSendStatus>
      break;
 800b4c8:	e00c      	b.n	800b4e4 <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
 800b4ca:	6839      	ldr	r1, [r7, #0]
 800b4cc:	6878      	ldr	r0, [r7, #4]
 800b4ce:	f000 f900 	bl	800b6d2 <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 800b4d2:	4b07      	ldr	r3, [pc, #28]	; (800b4f0 <USBD_SetConfig+0x150>)
 800b4d4:	781b      	ldrb	r3, [r3, #0]
 800b4d6:	4619      	mov	r1, r3
 800b4d8:	6878      	ldr	r0, [r7, #4]
 800b4da:	f7fe ff92 	bl	800a402 <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 800b4de:	2303      	movs	r3, #3
 800b4e0:	73fb      	strb	r3, [r7, #15]
      break;
 800b4e2:	bf00      	nop
  }

  return ret;
 800b4e4:	7bfb      	ldrb	r3, [r7, #15]
}
 800b4e6:	4618      	mov	r0, r3
 800b4e8:	3710      	adds	r7, #16
 800b4ea:	46bd      	mov	sp, r7
 800b4ec:	bd80      	pop	{r7, pc}
 800b4ee:	bf00      	nop
 800b4f0:	2000048c 	.word	0x2000048c

0800b4f4 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b4f4:	b580      	push	{r7, lr}
 800b4f6:	b082      	sub	sp, #8
 800b4f8:	af00      	add	r7, sp, #0
 800b4fa:	6078      	str	r0, [r7, #4]
 800b4fc:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800b4fe:	683b      	ldr	r3, [r7, #0]
 800b500:	88db      	ldrh	r3, [r3, #6]
 800b502:	2b01      	cmp	r3, #1
 800b504:	d004      	beq.n	800b510 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 800b506:	6839      	ldr	r1, [r7, #0]
 800b508:	6878      	ldr	r0, [r7, #4]
 800b50a:	f000 f8e2 	bl	800b6d2 <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 800b50e:	e023      	b.n	800b558 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 800b510:	687b      	ldr	r3, [r7, #4]
 800b512:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800b516:	b2db      	uxtb	r3, r3
 800b518:	2b02      	cmp	r3, #2
 800b51a:	dc02      	bgt.n	800b522 <USBD_GetConfig+0x2e>
 800b51c:	2b00      	cmp	r3, #0
 800b51e:	dc03      	bgt.n	800b528 <USBD_GetConfig+0x34>
 800b520:	e015      	b.n	800b54e <USBD_GetConfig+0x5a>
 800b522:	2b03      	cmp	r3, #3
 800b524:	d00b      	beq.n	800b53e <USBD_GetConfig+0x4a>
 800b526:	e012      	b.n	800b54e <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 800b528:	687b      	ldr	r3, [r7, #4]
 800b52a:	2200      	movs	r2, #0
 800b52c:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 800b52e:	687b      	ldr	r3, [r7, #4]
 800b530:	3308      	adds	r3, #8
 800b532:	2201      	movs	r2, #1
 800b534:	4619      	mov	r1, r3
 800b536:	6878      	ldr	r0, [r7, #4]
 800b538:	f000 f93c 	bl	800b7b4 <USBD_CtlSendData>
        break;
 800b53c:	e00c      	b.n	800b558 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 800b53e:	687b      	ldr	r3, [r7, #4]
 800b540:	3304      	adds	r3, #4
 800b542:	2201      	movs	r2, #1
 800b544:	4619      	mov	r1, r3
 800b546:	6878      	ldr	r0, [r7, #4]
 800b548:	f000 f934 	bl	800b7b4 <USBD_CtlSendData>
        break;
 800b54c:	e004      	b.n	800b558 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 800b54e:	6839      	ldr	r1, [r7, #0]
 800b550:	6878      	ldr	r0, [r7, #4]
 800b552:	f000 f8be 	bl	800b6d2 <USBD_CtlError>
        break;
 800b556:	bf00      	nop
}
 800b558:	bf00      	nop
 800b55a:	3708      	adds	r7, #8
 800b55c:	46bd      	mov	sp, r7
 800b55e:	bd80      	pop	{r7, pc}

0800b560 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b560:	b580      	push	{r7, lr}
 800b562:	b082      	sub	sp, #8
 800b564:	af00      	add	r7, sp, #0
 800b566:	6078      	str	r0, [r7, #4]
 800b568:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800b56a:	687b      	ldr	r3, [r7, #4]
 800b56c:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800b570:	b2db      	uxtb	r3, r3
 800b572:	3b01      	subs	r3, #1
 800b574:	2b02      	cmp	r3, #2
 800b576:	d81e      	bhi.n	800b5b6 <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 800b578:	683b      	ldr	r3, [r7, #0]
 800b57a:	88db      	ldrh	r3, [r3, #6]
 800b57c:	2b02      	cmp	r3, #2
 800b57e:	d004      	beq.n	800b58a <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 800b580:	6839      	ldr	r1, [r7, #0]
 800b582:	6878      	ldr	r0, [r7, #4]
 800b584:	f000 f8a5 	bl	800b6d2 <USBD_CtlError>
        break;
 800b588:	e01a      	b.n	800b5c0 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800b58a:	687b      	ldr	r3, [r7, #4]
 800b58c:	2201      	movs	r2, #1
 800b58e:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 800b590:	687b      	ldr	r3, [r7, #4]
 800b592:	f8d3 32a4 	ldr.w	r3, [r3, #676]	; 0x2a4
 800b596:	2b00      	cmp	r3, #0
 800b598:	d005      	beq.n	800b5a6 <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800b59a:	687b      	ldr	r3, [r7, #4]
 800b59c:	68db      	ldr	r3, [r3, #12]
 800b59e:	f043 0202 	orr.w	r2, r3, #2
 800b5a2:	687b      	ldr	r3, [r7, #4]
 800b5a4:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 800b5a6:	687b      	ldr	r3, [r7, #4]
 800b5a8:	330c      	adds	r3, #12
 800b5aa:	2202      	movs	r2, #2
 800b5ac:	4619      	mov	r1, r3
 800b5ae:	6878      	ldr	r0, [r7, #4]
 800b5b0:	f000 f900 	bl	800b7b4 <USBD_CtlSendData>
      break;
 800b5b4:	e004      	b.n	800b5c0 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 800b5b6:	6839      	ldr	r1, [r7, #0]
 800b5b8:	6878      	ldr	r0, [r7, #4]
 800b5ba:	f000 f88a 	bl	800b6d2 <USBD_CtlError>
      break;
 800b5be:	bf00      	nop
  }
}
 800b5c0:	bf00      	nop
 800b5c2:	3708      	adds	r7, #8
 800b5c4:	46bd      	mov	sp, r7
 800b5c6:	bd80      	pop	{r7, pc}

0800b5c8 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b5c8:	b580      	push	{r7, lr}
 800b5ca:	b082      	sub	sp, #8
 800b5cc:	af00      	add	r7, sp, #0
 800b5ce:	6078      	str	r0, [r7, #4]
 800b5d0:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800b5d2:	683b      	ldr	r3, [r7, #0]
 800b5d4:	885b      	ldrh	r3, [r3, #2]
 800b5d6:	2b01      	cmp	r3, #1
 800b5d8:	d107      	bne.n	800b5ea <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
 800b5da:	687b      	ldr	r3, [r7, #4]
 800b5dc:	2201      	movs	r2, #1
 800b5de:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 800b5e2:	6878      	ldr	r0, [r7, #4]
 800b5e4:	f000 f940 	bl	800b868 <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 800b5e8:	e013      	b.n	800b612 <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 800b5ea:	683b      	ldr	r3, [r7, #0]
 800b5ec:	885b      	ldrh	r3, [r3, #2]
 800b5ee:	2b02      	cmp	r3, #2
 800b5f0:	d10b      	bne.n	800b60a <USBD_SetFeature+0x42>
    pdev->dev_test_mode = req->wIndex >> 8;
 800b5f2:	683b      	ldr	r3, [r7, #0]
 800b5f4:	889b      	ldrh	r3, [r3, #4]
 800b5f6:	0a1b      	lsrs	r3, r3, #8
 800b5f8:	b29b      	uxth	r3, r3
 800b5fa:	b2da      	uxtb	r2, r3
 800b5fc:	687b      	ldr	r3, [r7, #4]
 800b5fe:	f883 22a0 	strb.w	r2, [r3, #672]	; 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 800b602:	6878      	ldr	r0, [r7, #4]
 800b604:	f000 f930 	bl	800b868 <USBD_CtlSendStatus>
}
 800b608:	e003      	b.n	800b612 <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
 800b60a:	6839      	ldr	r1, [r7, #0]
 800b60c:	6878      	ldr	r0, [r7, #4]
 800b60e:	f000 f860 	bl	800b6d2 <USBD_CtlError>
}
 800b612:	bf00      	nop
 800b614:	3708      	adds	r7, #8
 800b616:	46bd      	mov	sp, r7
 800b618:	bd80      	pop	{r7, pc}

0800b61a <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b61a:	b580      	push	{r7, lr}
 800b61c:	b082      	sub	sp, #8
 800b61e:	af00      	add	r7, sp, #0
 800b620:	6078      	str	r0, [r7, #4]
 800b622:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800b624:	687b      	ldr	r3, [r7, #4]
 800b626:	f893 329c 	ldrb.w	r3, [r3, #668]	; 0x29c
 800b62a:	b2db      	uxtb	r3, r3
 800b62c:	3b01      	subs	r3, #1
 800b62e:	2b02      	cmp	r3, #2
 800b630:	d80b      	bhi.n	800b64a <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800b632:	683b      	ldr	r3, [r7, #0]
 800b634:	885b      	ldrh	r3, [r3, #2]
 800b636:	2b01      	cmp	r3, #1
 800b638:	d10c      	bne.n	800b654 <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 800b63a:	687b      	ldr	r3, [r7, #4]
 800b63c:	2200      	movs	r2, #0
 800b63e:	f8c3 22a4 	str.w	r2, [r3, #676]	; 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 800b642:	6878      	ldr	r0, [r7, #4]
 800b644:	f000 f910 	bl	800b868 <USBD_CtlSendStatus>
      }
      break;
 800b648:	e004      	b.n	800b654 <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 800b64a:	6839      	ldr	r1, [r7, #0]
 800b64c:	6878      	ldr	r0, [r7, #4]
 800b64e:	f000 f840 	bl	800b6d2 <USBD_CtlError>
      break;
 800b652:	e000      	b.n	800b656 <USBD_ClrFeature+0x3c>
      break;
 800b654:	bf00      	nop
  }
}
 800b656:	bf00      	nop
 800b658:	3708      	adds	r7, #8
 800b65a:	46bd      	mov	sp, r7
 800b65c:	bd80      	pop	{r7, pc}

0800b65e <USBD_ParseSetupRequest>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800b65e:	b580      	push	{r7, lr}
 800b660:	b084      	sub	sp, #16
 800b662:	af00      	add	r7, sp, #0
 800b664:	6078      	str	r0, [r7, #4]
 800b666:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 800b668:	683b      	ldr	r3, [r7, #0]
 800b66a:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 800b66c:	68fb      	ldr	r3, [r7, #12]
 800b66e:	781a      	ldrb	r2, [r3, #0]
 800b670:	687b      	ldr	r3, [r7, #4]
 800b672:	701a      	strb	r2, [r3, #0]

  pbuff++;
 800b674:	68fb      	ldr	r3, [r7, #12]
 800b676:	3301      	adds	r3, #1
 800b678:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 800b67a:	68fb      	ldr	r3, [r7, #12]
 800b67c:	781a      	ldrb	r2, [r3, #0]
 800b67e:	687b      	ldr	r3, [r7, #4]
 800b680:	705a      	strb	r2, [r3, #1]

  pbuff++;
 800b682:	68fb      	ldr	r3, [r7, #12]
 800b684:	3301      	adds	r3, #1
 800b686:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 800b688:	68f8      	ldr	r0, [r7, #12]
 800b68a:	f7ff fa41 	bl	800ab10 <SWAPBYTE>
 800b68e:	4603      	mov	r3, r0
 800b690:	461a      	mov	r2, r3
 800b692:	687b      	ldr	r3, [r7, #4]
 800b694:	805a      	strh	r2, [r3, #2]

  pbuff++;
 800b696:	68fb      	ldr	r3, [r7, #12]
 800b698:	3301      	adds	r3, #1
 800b69a:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800b69c:	68fb      	ldr	r3, [r7, #12]
 800b69e:	3301      	adds	r3, #1
 800b6a0:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 800b6a2:	68f8      	ldr	r0, [r7, #12]
 800b6a4:	f7ff fa34 	bl	800ab10 <SWAPBYTE>
 800b6a8:	4603      	mov	r3, r0
 800b6aa:	461a      	mov	r2, r3
 800b6ac:	687b      	ldr	r3, [r7, #4]
 800b6ae:	809a      	strh	r2, [r3, #4]

  pbuff++;
 800b6b0:	68fb      	ldr	r3, [r7, #12]
 800b6b2:	3301      	adds	r3, #1
 800b6b4:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800b6b6:	68fb      	ldr	r3, [r7, #12]
 800b6b8:	3301      	adds	r3, #1
 800b6ba:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 800b6bc:	68f8      	ldr	r0, [r7, #12]
 800b6be:	f7ff fa27 	bl	800ab10 <SWAPBYTE>
 800b6c2:	4603      	mov	r3, r0
 800b6c4:	461a      	mov	r2, r3
 800b6c6:	687b      	ldr	r3, [r7, #4]
 800b6c8:	80da      	strh	r2, [r3, #6]
}
 800b6ca:	bf00      	nop
 800b6cc:	3710      	adds	r7, #16
 800b6ce:	46bd      	mov	sp, r7
 800b6d0:	bd80      	pop	{r7, pc}

0800b6d2 <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800b6d2:	b580      	push	{r7, lr}
 800b6d4:	b082      	sub	sp, #8
 800b6d6:	af00      	add	r7, sp, #0
 800b6d8:	6078      	str	r0, [r7, #4]
 800b6da:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 800b6dc:	2180      	movs	r1, #128	; 0x80
 800b6de:	6878      	ldr	r0, [r7, #4]
 800b6e0:	f000 fcba 	bl	800c058 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800b6e4:	2100      	movs	r1, #0
 800b6e6:	6878      	ldr	r0, [r7, #4]
 800b6e8:	f000 fcb6 	bl	800c058 <USBD_LL_StallEP>
}
 800b6ec:	bf00      	nop
 800b6ee:	3708      	adds	r7, #8
 800b6f0:	46bd      	mov	sp, r7
 800b6f2:	bd80      	pop	{r7, pc}

0800b6f4 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800b6f4:	b580      	push	{r7, lr}
 800b6f6:	b086      	sub	sp, #24
 800b6f8:	af00      	add	r7, sp, #0
 800b6fa:	60f8      	str	r0, [r7, #12]
 800b6fc:	60b9      	str	r1, [r7, #8]
 800b6fe:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 800b700:	2300      	movs	r3, #0
 800b702:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 800b704:	68fb      	ldr	r3, [r7, #12]
 800b706:	2b00      	cmp	r3, #0
 800b708:	d036      	beq.n	800b778 <USBD_GetString+0x84>
  {
    return;
  }

  pdesc = desc;
 800b70a:	68fb      	ldr	r3, [r7, #12]
 800b70c:	613b      	str	r3, [r7, #16]
  *len = ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U;
 800b70e:	6938      	ldr	r0, [r7, #16]
 800b710:	f000 f836 	bl	800b780 <USBD_GetLen>
 800b714:	4603      	mov	r3, r0
 800b716:	3301      	adds	r3, #1
 800b718:	b29b      	uxth	r3, r3
 800b71a:	005b      	lsls	r3, r3, #1
 800b71c:	b29a      	uxth	r2, r3
 800b71e:	687b      	ldr	r3, [r7, #4]
 800b720:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 800b722:	7dfb      	ldrb	r3, [r7, #23]
 800b724:	68ba      	ldr	r2, [r7, #8]
 800b726:	4413      	add	r3, r2
 800b728:	687a      	ldr	r2, [r7, #4]
 800b72a:	7812      	ldrb	r2, [r2, #0]
 800b72c:	701a      	strb	r2, [r3, #0]
  idx++;
 800b72e:	7dfb      	ldrb	r3, [r7, #23]
 800b730:	3301      	adds	r3, #1
 800b732:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 800b734:	7dfb      	ldrb	r3, [r7, #23]
 800b736:	68ba      	ldr	r2, [r7, #8]
 800b738:	4413      	add	r3, r2
 800b73a:	2203      	movs	r2, #3
 800b73c:	701a      	strb	r2, [r3, #0]
  idx++;
 800b73e:	7dfb      	ldrb	r3, [r7, #23]
 800b740:	3301      	adds	r3, #1
 800b742:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 800b744:	e013      	b.n	800b76e <USBD_GetString+0x7a>
  {
    unicode[idx] = *pdesc;
 800b746:	7dfb      	ldrb	r3, [r7, #23]
 800b748:	68ba      	ldr	r2, [r7, #8]
 800b74a:	4413      	add	r3, r2
 800b74c:	693a      	ldr	r2, [r7, #16]
 800b74e:	7812      	ldrb	r2, [r2, #0]
 800b750:	701a      	strb	r2, [r3, #0]
    pdesc++;
 800b752:	693b      	ldr	r3, [r7, #16]
 800b754:	3301      	adds	r3, #1
 800b756:	613b      	str	r3, [r7, #16]
    idx++;
 800b758:	7dfb      	ldrb	r3, [r7, #23]
 800b75a:	3301      	adds	r3, #1
 800b75c:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 800b75e:	7dfb      	ldrb	r3, [r7, #23]
 800b760:	68ba      	ldr	r2, [r7, #8]
 800b762:	4413      	add	r3, r2
 800b764:	2200      	movs	r2, #0
 800b766:	701a      	strb	r2, [r3, #0]
    idx++;
 800b768:	7dfb      	ldrb	r3, [r7, #23]
 800b76a:	3301      	adds	r3, #1
 800b76c:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 800b76e:	693b      	ldr	r3, [r7, #16]
 800b770:	781b      	ldrb	r3, [r3, #0]
 800b772:	2b00      	cmp	r3, #0
 800b774:	d1e7      	bne.n	800b746 <USBD_GetString+0x52>
 800b776:	e000      	b.n	800b77a <USBD_GetString+0x86>
    return;
 800b778:	bf00      	nop
  }
}
 800b77a:	3718      	adds	r7, #24
 800b77c:	46bd      	mov	sp, r7
 800b77e:	bd80      	pop	{r7, pc}

0800b780 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800b780:	b480      	push	{r7}
 800b782:	b085      	sub	sp, #20
 800b784:	af00      	add	r7, sp, #0
 800b786:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 800b788:	2300      	movs	r3, #0
 800b78a:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 800b78c:	687b      	ldr	r3, [r7, #4]
 800b78e:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 800b790:	e005      	b.n	800b79e <USBD_GetLen+0x1e>
  {
    len++;
 800b792:	7bfb      	ldrb	r3, [r7, #15]
 800b794:	3301      	adds	r3, #1
 800b796:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 800b798:	68bb      	ldr	r3, [r7, #8]
 800b79a:	3301      	adds	r3, #1
 800b79c:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 800b79e:	68bb      	ldr	r3, [r7, #8]
 800b7a0:	781b      	ldrb	r3, [r3, #0]
 800b7a2:	2b00      	cmp	r3, #0
 800b7a4:	d1f5      	bne.n	800b792 <USBD_GetLen+0x12>
  }

  return len;
 800b7a6:	7bfb      	ldrb	r3, [r7, #15]
}
 800b7a8:	4618      	mov	r0, r3
 800b7aa:	3714      	adds	r7, #20
 800b7ac:	46bd      	mov	sp, r7
 800b7ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b7b2:	4770      	bx	lr

0800b7b4 <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 800b7b4:	b580      	push	{r7, lr}
 800b7b6:	b084      	sub	sp, #16
 800b7b8:	af00      	add	r7, sp, #0
 800b7ba:	60f8      	str	r0, [r7, #12]
 800b7bc:	60b9      	str	r1, [r7, #8]
 800b7be:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800b7c0:	68fb      	ldr	r3, [r7, #12]
 800b7c2:	2202      	movs	r2, #2
 800b7c4:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_in[0].total_length = len;
 800b7c8:	68fb      	ldr	r3, [r7, #12]
 800b7ca:	687a      	ldr	r2, [r7, #4]
 800b7cc:	619a      	str	r2, [r3, #24]

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 800b7ce:	68fb      	ldr	r3, [r7, #12]
 800b7d0:	687a      	ldr	r2, [r7, #4]
 800b7d2:	61da      	str	r2, [r3, #28]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800b7d4:	687b      	ldr	r3, [r7, #4]
 800b7d6:	68ba      	ldr	r2, [r7, #8]
 800b7d8:	2100      	movs	r1, #0
 800b7da:	68f8      	ldr	r0, [r7, #12]
 800b7dc:	f000 fcc5 	bl	800c16a <USBD_LL_Transmit>

  return USBD_OK;
 800b7e0:	2300      	movs	r3, #0
}
 800b7e2:	4618      	mov	r0, r3
 800b7e4:	3710      	adds	r7, #16
 800b7e6:	46bd      	mov	sp, r7
 800b7e8:	bd80      	pop	{r7, pc}

0800b7ea <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 800b7ea:	b580      	push	{r7, lr}
 800b7ec:	b084      	sub	sp, #16
 800b7ee:	af00      	add	r7, sp, #0
 800b7f0:	60f8      	str	r0, [r7, #12]
 800b7f2:	60b9      	str	r1, [r7, #8]
 800b7f4:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800b7f6:	687b      	ldr	r3, [r7, #4]
 800b7f8:	68ba      	ldr	r2, [r7, #8]
 800b7fa:	2100      	movs	r1, #0
 800b7fc:	68f8      	ldr	r0, [r7, #12]
 800b7fe:	f000 fcb4 	bl	800c16a <USBD_LL_Transmit>

  return USBD_OK;
 800b802:	2300      	movs	r3, #0
}
 800b804:	4618      	mov	r0, r3
 800b806:	3710      	adds	r7, #16
 800b808:	46bd      	mov	sp, r7
 800b80a:	bd80      	pop	{r7, pc}

0800b80c <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 800b80c:	b580      	push	{r7, lr}
 800b80e:	b084      	sub	sp, #16
 800b810:	af00      	add	r7, sp, #0
 800b812:	60f8      	str	r0, [r7, #12]
 800b814:	60b9      	str	r1, [r7, #8]
 800b816:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800b818:	68fb      	ldr	r3, [r7, #12]
 800b81a:	2203      	movs	r2, #3
 800b81c:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294
  pdev->ep_out[0].total_length = len;
 800b820:	68fb      	ldr	r3, [r7, #12]
 800b822:	687a      	ldr	r2, [r7, #4]
 800b824:	f8c3 2158 	str.w	r2, [r3, #344]	; 0x158

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 800b828:	68fb      	ldr	r3, [r7, #12]
 800b82a:	687a      	ldr	r2, [r7, #4]
 800b82c:	f8c3 215c 	str.w	r2, [r3, #348]	; 0x15c
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800b830:	687b      	ldr	r3, [r7, #4]
 800b832:	68ba      	ldr	r2, [r7, #8]
 800b834:	2100      	movs	r1, #0
 800b836:	68f8      	ldr	r0, [r7, #12]
 800b838:	f000 fcb8 	bl	800c1ac <USBD_LL_PrepareReceive>

  return USBD_OK;
 800b83c:	2300      	movs	r3, #0
}
 800b83e:	4618      	mov	r0, r3
 800b840:	3710      	adds	r7, #16
 800b842:	46bd      	mov	sp, r7
 800b844:	bd80      	pop	{r7, pc}

0800b846 <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 800b846:	b580      	push	{r7, lr}
 800b848:	b084      	sub	sp, #16
 800b84a:	af00      	add	r7, sp, #0
 800b84c:	60f8      	str	r0, [r7, #12]
 800b84e:	60b9      	str	r1, [r7, #8]
 800b850:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800b852:	687b      	ldr	r3, [r7, #4]
 800b854:	68ba      	ldr	r2, [r7, #8]
 800b856:	2100      	movs	r1, #0
 800b858:	68f8      	ldr	r0, [r7, #12]
 800b85a:	f000 fca7 	bl	800c1ac <USBD_LL_PrepareReceive>

  return USBD_OK;
 800b85e:	2300      	movs	r3, #0
}
 800b860:	4618      	mov	r0, r3
 800b862:	3710      	adds	r7, #16
 800b864:	46bd      	mov	sp, r7
 800b866:	bd80      	pop	{r7, pc}

0800b868 <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800b868:	b580      	push	{r7, lr}
 800b86a:	b082      	sub	sp, #8
 800b86c:	af00      	add	r7, sp, #0
 800b86e:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800b870:	687b      	ldr	r3, [r7, #4]
 800b872:	2204      	movs	r2, #4
 800b874:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800b878:	2300      	movs	r3, #0
 800b87a:	2200      	movs	r2, #0
 800b87c:	2100      	movs	r1, #0
 800b87e:	6878      	ldr	r0, [r7, #4]
 800b880:	f000 fc73 	bl	800c16a <USBD_LL_Transmit>

  return USBD_OK;
 800b884:	2300      	movs	r3, #0
}
 800b886:	4618      	mov	r0, r3
 800b888:	3708      	adds	r7, #8
 800b88a:	46bd      	mov	sp, r7
 800b88c:	bd80      	pop	{r7, pc}

0800b88e <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800b88e:	b580      	push	{r7, lr}
 800b890:	b082      	sub	sp, #8
 800b892:	af00      	add	r7, sp, #0
 800b894:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800b896:	687b      	ldr	r3, [r7, #4]
 800b898:	2205      	movs	r2, #5
 800b89a:	f8c3 2294 	str.w	r2, [r3, #660]	; 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800b89e:	2300      	movs	r3, #0
 800b8a0:	2200      	movs	r2, #0
 800b8a2:	2100      	movs	r1, #0
 800b8a4:	6878      	ldr	r0, [r7, #4]
 800b8a6:	f000 fc81 	bl	800c1ac <USBD_LL_PrepareReceive>

  return USBD_OK;
 800b8aa:	2300      	movs	r3, #0
}
 800b8ac:	4618      	mov	r0, r3
 800b8ae:	3708      	adds	r7, #8
 800b8b0:	46bd      	mov	sp, r7
 800b8b2:	bd80      	pop	{r7, pc}

0800b8b4 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 800b8b4:	b580      	push	{r7, lr}
 800b8b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 800b8b8:	2200      	movs	r2, #0
 800b8ba:	4912      	ldr	r1, [pc, #72]	; (800b904 <MX_USB_DEVICE_Init+0x50>)
 800b8bc:	4812      	ldr	r0, [pc, #72]	; (800b908 <MX_USB_DEVICE_Init+0x54>)
 800b8be:	f7fe fd07 	bl	800a2d0 <USBD_Init>
 800b8c2:	4603      	mov	r3, r0
 800b8c4:	2b00      	cmp	r3, #0
 800b8c6:	d001      	beq.n	800b8cc <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 800b8c8:	f7f5 f814 	bl	80008f4 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 800b8cc:	490f      	ldr	r1, [pc, #60]	; (800b90c <MX_USB_DEVICE_Init+0x58>)
 800b8ce:	480e      	ldr	r0, [pc, #56]	; (800b908 <MX_USB_DEVICE_Init+0x54>)
 800b8d0:	f7fe fd2e 	bl	800a330 <USBD_RegisterClass>
 800b8d4:	4603      	mov	r3, r0
 800b8d6:	2b00      	cmp	r3, #0
 800b8d8:	d001      	beq.n	800b8de <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 800b8da:	f7f5 f80b 	bl	80008f4 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 800b8de:	490c      	ldr	r1, [pc, #48]	; (800b910 <MX_USB_DEVICE_Init+0x5c>)
 800b8e0:	4809      	ldr	r0, [pc, #36]	; (800b908 <MX_USB_DEVICE_Init+0x54>)
 800b8e2:	f7fe fc65 	bl	800a1b0 <USBD_CDC_RegisterInterface>
 800b8e6:	4603      	mov	r3, r0
 800b8e8:	2b00      	cmp	r3, #0
 800b8ea:	d001      	beq.n	800b8f0 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 800b8ec:	f7f5 f802 	bl	80008f4 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 800b8f0:	4805      	ldr	r0, [pc, #20]	; (800b908 <MX_USB_DEVICE_Init+0x54>)
 800b8f2:	f7fe fd53 	bl	800a39c <USBD_Start>
 800b8f6:	4603      	mov	r3, r0
 800b8f8:	2b00      	cmp	r3, #0
 800b8fa:	d001      	beq.n	800b900 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 800b8fc:	f7f4 fffa 	bl	80008f4 <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 800b900:	bf00      	nop
 800b902:	bd80      	pop	{r7, pc}
 800b904:	200000ac 	.word	0x200000ac
 800b908:	20000490 	.word	0x20000490
 800b90c:	20000018 	.word	0x20000018
 800b910:	20000098 	.word	0x20000098

0800b914 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 800b914:	b580      	push	{r7, lr}
 800b916:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 800b918:	2200      	movs	r2, #0
 800b91a:	4905      	ldr	r1, [pc, #20]	; (800b930 <CDC_Init_FS+0x1c>)
 800b91c:	4805      	ldr	r0, [pc, #20]	; (800b934 <CDC_Init_FS+0x20>)
 800b91e:	f7fe fc61 	bl	800a1e4 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 800b922:	4905      	ldr	r1, [pc, #20]	; (800b938 <CDC_Init_FS+0x24>)
 800b924:	4803      	ldr	r0, [pc, #12]	; (800b934 <CDC_Init_FS+0x20>)
 800b926:	f7fe fc7f 	bl	800a228 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 800b92a:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 800b92c:	4618      	mov	r0, r3
 800b92e:	bd80      	pop	{r7, pc}
 800b930:	20000b6c 	.word	0x20000b6c
 800b934:	20000490 	.word	0x20000490
 800b938:	2000076c 	.word	0x2000076c

0800b93c <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 800b93c:	b480      	push	{r7}
 800b93e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 800b940:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 800b942:	4618      	mov	r0, r3
 800b944:	46bd      	mov	sp, r7
 800b946:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b94a:	4770      	bx	lr

0800b94c <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 800b94c:	b480      	push	{r7}
 800b94e:	b083      	sub	sp, #12
 800b950:	af00      	add	r7, sp, #0
 800b952:	4603      	mov	r3, r0
 800b954:	6039      	str	r1, [r7, #0]
 800b956:	71fb      	strb	r3, [r7, #7]
 800b958:	4613      	mov	r3, r2
 800b95a:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 800b95c:	79fb      	ldrb	r3, [r7, #7]
 800b95e:	2b23      	cmp	r3, #35	; 0x23
 800b960:	d84a      	bhi.n	800b9f8 <CDC_Control_FS+0xac>
 800b962:	a201      	add	r2, pc, #4	; (adr r2, 800b968 <CDC_Control_FS+0x1c>)
 800b964:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b968:	0800b9f9 	.word	0x0800b9f9
 800b96c:	0800b9f9 	.word	0x0800b9f9
 800b970:	0800b9f9 	.word	0x0800b9f9
 800b974:	0800b9f9 	.word	0x0800b9f9
 800b978:	0800b9f9 	.word	0x0800b9f9
 800b97c:	0800b9f9 	.word	0x0800b9f9
 800b980:	0800b9f9 	.word	0x0800b9f9
 800b984:	0800b9f9 	.word	0x0800b9f9
 800b988:	0800b9f9 	.word	0x0800b9f9
 800b98c:	0800b9f9 	.word	0x0800b9f9
 800b990:	0800b9f9 	.word	0x0800b9f9
 800b994:	0800b9f9 	.word	0x0800b9f9
 800b998:	0800b9f9 	.word	0x0800b9f9
 800b99c:	0800b9f9 	.word	0x0800b9f9
 800b9a0:	0800b9f9 	.word	0x0800b9f9
 800b9a4:	0800b9f9 	.word	0x0800b9f9
 800b9a8:	0800b9f9 	.word	0x0800b9f9
 800b9ac:	0800b9f9 	.word	0x0800b9f9
 800b9b0:	0800b9f9 	.word	0x0800b9f9
 800b9b4:	0800b9f9 	.word	0x0800b9f9
 800b9b8:	0800b9f9 	.word	0x0800b9f9
 800b9bc:	0800b9f9 	.word	0x0800b9f9
 800b9c0:	0800b9f9 	.word	0x0800b9f9
 800b9c4:	0800b9f9 	.word	0x0800b9f9
 800b9c8:	0800b9f9 	.word	0x0800b9f9
 800b9cc:	0800b9f9 	.word	0x0800b9f9
 800b9d0:	0800b9f9 	.word	0x0800b9f9
 800b9d4:	0800b9f9 	.word	0x0800b9f9
 800b9d8:	0800b9f9 	.word	0x0800b9f9
 800b9dc:	0800b9f9 	.word	0x0800b9f9
 800b9e0:	0800b9f9 	.word	0x0800b9f9
 800b9e4:	0800b9f9 	.word	0x0800b9f9
 800b9e8:	0800b9f9 	.word	0x0800b9f9
 800b9ec:	0800b9f9 	.word	0x0800b9f9
 800b9f0:	0800b9f9 	.word	0x0800b9f9
 800b9f4:	0800b9f9 	.word	0x0800b9f9
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 800b9f8:	bf00      	nop
  }

  return (USBD_OK);
 800b9fa:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 800b9fc:	4618      	mov	r0, r3
 800b9fe:	370c      	adds	r7, #12
 800ba00:	46bd      	mov	sp, r7
 800ba02:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba06:	4770      	bx	lr

0800ba08 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 800ba08:	b580      	push	{r7, lr}
 800ba0a:	b082      	sub	sp, #8
 800ba0c:	af00      	add	r7, sp, #0
 800ba0e:	6078      	str	r0, [r7, #4]
 800ba10:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 800ba12:	6879      	ldr	r1, [r7, #4]
 800ba14:	4805      	ldr	r0, [pc, #20]	; (800ba2c <CDC_Receive_FS+0x24>)
 800ba16:	f7fe fc07 	bl	800a228 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 800ba1a:	4804      	ldr	r0, [pc, #16]	; (800ba2c <CDC_Receive_FS+0x24>)
 800ba1c:	f7fe fc22 	bl	800a264 <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 800ba20:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 800ba22:	4618      	mov	r0, r3
 800ba24:	3708      	adds	r7, #8
 800ba26:	46bd      	mov	sp, r7
 800ba28:	bd80      	pop	{r7, pc}
 800ba2a:	bf00      	nop
 800ba2c:	20000490 	.word	0x20000490

0800ba30 <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 800ba30:	b480      	push	{r7}
 800ba32:	b087      	sub	sp, #28
 800ba34:	af00      	add	r7, sp, #0
 800ba36:	60f8      	str	r0, [r7, #12]
 800ba38:	60b9      	str	r1, [r7, #8]
 800ba3a:	4613      	mov	r3, r2
 800ba3c:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 800ba3e:	2300      	movs	r3, #0
 800ba40:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 800ba42:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800ba46:	4618      	mov	r0, r3
 800ba48:	371c      	adds	r7, #28
 800ba4a:	46bd      	mov	sp, r7
 800ba4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba50:	4770      	bx	lr
	...

0800ba54 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800ba54:	b480      	push	{r7}
 800ba56:	b083      	sub	sp, #12
 800ba58:	af00      	add	r7, sp, #0
 800ba5a:	4603      	mov	r3, r0
 800ba5c:	6039      	str	r1, [r7, #0]
 800ba5e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 800ba60:	683b      	ldr	r3, [r7, #0]
 800ba62:	2212      	movs	r2, #18
 800ba64:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 800ba66:	4b03      	ldr	r3, [pc, #12]	; (800ba74 <USBD_FS_DeviceDescriptor+0x20>)
}
 800ba68:	4618      	mov	r0, r3
 800ba6a:	370c      	adds	r7, #12
 800ba6c:	46bd      	mov	sp, r7
 800ba6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba72:	4770      	bx	lr
 800ba74:	200000c8 	.word	0x200000c8

0800ba78 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800ba78:	b480      	push	{r7}
 800ba7a:	b083      	sub	sp, #12
 800ba7c:	af00      	add	r7, sp, #0
 800ba7e:	4603      	mov	r3, r0
 800ba80:	6039      	str	r1, [r7, #0]
 800ba82:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 800ba84:	683b      	ldr	r3, [r7, #0]
 800ba86:	2204      	movs	r2, #4
 800ba88:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800ba8a:	4b03      	ldr	r3, [pc, #12]	; (800ba98 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 800ba8c:	4618      	mov	r0, r3
 800ba8e:	370c      	adds	r7, #12
 800ba90:	46bd      	mov	sp, r7
 800ba92:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ba96:	4770      	bx	lr
 800ba98:	200000dc 	.word	0x200000dc

0800ba9c <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800ba9c:	b580      	push	{r7, lr}
 800ba9e:	b082      	sub	sp, #8
 800baa0:	af00      	add	r7, sp, #0
 800baa2:	4603      	mov	r3, r0
 800baa4:	6039      	str	r1, [r7, #0]
 800baa6:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800baa8:	79fb      	ldrb	r3, [r7, #7]
 800baaa:	2b00      	cmp	r3, #0
 800baac:	d105      	bne.n	800baba <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800baae:	683a      	ldr	r2, [r7, #0]
 800bab0:	4907      	ldr	r1, [pc, #28]	; (800bad0 <USBD_FS_ProductStrDescriptor+0x34>)
 800bab2:	4808      	ldr	r0, [pc, #32]	; (800bad4 <USBD_FS_ProductStrDescriptor+0x38>)
 800bab4:	f7ff fe1e 	bl	800b6f4 <USBD_GetString>
 800bab8:	e004      	b.n	800bac4 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800baba:	683a      	ldr	r2, [r7, #0]
 800babc:	4904      	ldr	r1, [pc, #16]	; (800bad0 <USBD_FS_ProductStrDescriptor+0x34>)
 800babe:	4805      	ldr	r0, [pc, #20]	; (800bad4 <USBD_FS_ProductStrDescriptor+0x38>)
 800bac0:	f7ff fe18 	bl	800b6f4 <USBD_GetString>
  }
  return USBD_StrDesc;
 800bac4:	4b02      	ldr	r3, [pc, #8]	; (800bad0 <USBD_FS_ProductStrDescriptor+0x34>)
}
 800bac6:	4618      	mov	r0, r3
 800bac8:	3708      	adds	r7, #8
 800baca:	46bd      	mov	sp, r7
 800bacc:	bd80      	pop	{r7, pc}
 800bace:	bf00      	nop
 800bad0:	20000f6c 	.word	0x20000f6c
 800bad4:	0800c30c 	.word	0x0800c30c

0800bad8 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800bad8:	b580      	push	{r7, lr}
 800bada:	b082      	sub	sp, #8
 800badc:	af00      	add	r7, sp, #0
 800bade:	4603      	mov	r3, r0
 800bae0:	6039      	str	r1, [r7, #0]
 800bae2:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800bae4:	683a      	ldr	r2, [r7, #0]
 800bae6:	4904      	ldr	r1, [pc, #16]	; (800baf8 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 800bae8:	4804      	ldr	r0, [pc, #16]	; (800bafc <USBD_FS_ManufacturerStrDescriptor+0x24>)
 800baea:	f7ff fe03 	bl	800b6f4 <USBD_GetString>
  return USBD_StrDesc;
 800baee:	4b02      	ldr	r3, [pc, #8]	; (800baf8 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 800baf0:	4618      	mov	r0, r3
 800baf2:	3708      	adds	r7, #8
 800baf4:	46bd      	mov	sp, r7
 800baf6:	bd80      	pop	{r7, pc}
 800baf8:	20000f6c 	.word	0x20000f6c
 800bafc:	0800c324 	.word	0x0800c324

0800bb00 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800bb00:	b580      	push	{r7, lr}
 800bb02:	b082      	sub	sp, #8
 800bb04:	af00      	add	r7, sp, #0
 800bb06:	4603      	mov	r3, r0
 800bb08:	6039      	str	r1, [r7, #0]
 800bb0a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 800bb0c:	683b      	ldr	r3, [r7, #0]
 800bb0e:	221a      	movs	r2, #26
 800bb10:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 800bb12:	f000 f843 	bl	800bb9c <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 800bb16:	4b02      	ldr	r3, [pc, #8]	; (800bb20 <USBD_FS_SerialStrDescriptor+0x20>)
}
 800bb18:	4618      	mov	r0, r3
 800bb1a:	3708      	adds	r7, #8
 800bb1c:	46bd      	mov	sp, r7
 800bb1e:	bd80      	pop	{r7, pc}
 800bb20:	200000e0 	.word	0x200000e0

0800bb24 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800bb24:	b580      	push	{r7, lr}
 800bb26:	b082      	sub	sp, #8
 800bb28:	af00      	add	r7, sp, #0
 800bb2a:	4603      	mov	r3, r0
 800bb2c:	6039      	str	r1, [r7, #0]
 800bb2e:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 800bb30:	79fb      	ldrb	r3, [r7, #7]
 800bb32:	2b00      	cmp	r3, #0
 800bb34:	d105      	bne.n	800bb42 <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800bb36:	683a      	ldr	r2, [r7, #0]
 800bb38:	4907      	ldr	r1, [pc, #28]	; (800bb58 <USBD_FS_ConfigStrDescriptor+0x34>)
 800bb3a:	4808      	ldr	r0, [pc, #32]	; (800bb5c <USBD_FS_ConfigStrDescriptor+0x38>)
 800bb3c:	f7ff fdda 	bl	800b6f4 <USBD_GetString>
 800bb40:	e004      	b.n	800bb4c <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800bb42:	683a      	ldr	r2, [r7, #0]
 800bb44:	4904      	ldr	r1, [pc, #16]	; (800bb58 <USBD_FS_ConfigStrDescriptor+0x34>)
 800bb46:	4805      	ldr	r0, [pc, #20]	; (800bb5c <USBD_FS_ConfigStrDescriptor+0x38>)
 800bb48:	f7ff fdd4 	bl	800b6f4 <USBD_GetString>
  }
  return USBD_StrDesc;
 800bb4c:	4b02      	ldr	r3, [pc, #8]	; (800bb58 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 800bb4e:	4618      	mov	r0, r3
 800bb50:	3708      	adds	r7, #8
 800bb52:	46bd      	mov	sp, r7
 800bb54:	bd80      	pop	{r7, pc}
 800bb56:	bf00      	nop
 800bb58:	20000f6c 	.word	0x20000f6c
 800bb5c:	0800c338 	.word	0x0800c338

0800bb60 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800bb60:	b580      	push	{r7, lr}
 800bb62:	b082      	sub	sp, #8
 800bb64:	af00      	add	r7, sp, #0
 800bb66:	4603      	mov	r3, r0
 800bb68:	6039      	str	r1, [r7, #0]
 800bb6a:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800bb6c:	79fb      	ldrb	r3, [r7, #7]
 800bb6e:	2b00      	cmp	r3, #0
 800bb70:	d105      	bne.n	800bb7e <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800bb72:	683a      	ldr	r2, [r7, #0]
 800bb74:	4907      	ldr	r1, [pc, #28]	; (800bb94 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800bb76:	4808      	ldr	r0, [pc, #32]	; (800bb98 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800bb78:	f7ff fdbc 	bl	800b6f4 <USBD_GetString>
 800bb7c:	e004      	b.n	800bb88 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800bb7e:	683a      	ldr	r2, [r7, #0]
 800bb80:	4904      	ldr	r1, [pc, #16]	; (800bb94 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800bb82:	4805      	ldr	r0, [pc, #20]	; (800bb98 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800bb84:	f7ff fdb6 	bl	800b6f4 <USBD_GetString>
  }
  return USBD_StrDesc;
 800bb88:	4b02      	ldr	r3, [pc, #8]	; (800bb94 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 800bb8a:	4618      	mov	r0, r3
 800bb8c:	3708      	adds	r7, #8
 800bb8e:	46bd      	mov	sp, r7
 800bb90:	bd80      	pop	{r7, pc}
 800bb92:	bf00      	nop
 800bb94:	20000f6c 	.word	0x20000f6c
 800bb98:	0800c344 	.word	0x0800c344

0800bb9c <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 800bb9c:	b580      	push	{r7, lr}
 800bb9e:	b084      	sub	sp, #16
 800bba0:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800bba2:	4b0f      	ldr	r3, [pc, #60]	; (800bbe0 <Get_SerialNum+0x44>)
 800bba4:	681b      	ldr	r3, [r3, #0]
 800bba6:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800bba8:	4b0e      	ldr	r3, [pc, #56]	; (800bbe4 <Get_SerialNum+0x48>)
 800bbaa:	681b      	ldr	r3, [r3, #0]
 800bbac:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 800bbae:	4b0e      	ldr	r3, [pc, #56]	; (800bbe8 <Get_SerialNum+0x4c>)
 800bbb0:	681b      	ldr	r3, [r3, #0]
 800bbb2:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 800bbb4:	68fa      	ldr	r2, [r7, #12]
 800bbb6:	687b      	ldr	r3, [r7, #4]
 800bbb8:	4413      	add	r3, r2
 800bbba:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 800bbbc:	68fb      	ldr	r3, [r7, #12]
 800bbbe:	2b00      	cmp	r3, #0
 800bbc0:	d009      	beq.n	800bbd6 <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800bbc2:	2208      	movs	r2, #8
 800bbc4:	4909      	ldr	r1, [pc, #36]	; (800bbec <Get_SerialNum+0x50>)
 800bbc6:	68f8      	ldr	r0, [r7, #12]
 800bbc8:	f000 f814 	bl	800bbf4 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 800bbcc:	2204      	movs	r2, #4
 800bbce:	4908      	ldr	r1, [pc, #32]	; (800bbf0 <Get_SerialNum+0x54>)
 800bbd0:	68b8      	ldr	r0, [r7, #8]
 800bbd2:	f000 f80f 	bl	800bbf4 <IntToUnicode>
  }
}
 800bbd6:	bf00      	nop
 800bbd8:	3710      	adds	r7, #16
 800bbda:	46bd      	mov	sp, r7
 800bbdc:	bd80      	pop	{r7, pc}
 800bbde:	bf00      	nop
 800bbe0:	1fff7a10 	.word	0x1fff7a10
 800bbe4:	1fff7a14 	.word	0x1fff7a14
 800bbe8:	1fff7a18 	.word	0x1fff7a18
 800bbec:	200000e2 	.word	0x200000e2
 800bbf0:	200000f2 	.word	0x200000f2

0800bbf4 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 800bbf4:	b480      	push	{r7}
 800bbf6:	b087      	sub	sp, #28
 800bbf8:	af00      	add	r7, sp, #0
 800bbfa:	60f8      	str	r0, [r7, #12]
 800bbfc:	60b9      	str	r1, [r7, #8]
 800bbfe:	4613      	mov	r3, r2
 800bc00:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 800bc02:	2300      	movs	r3, #0
 800bc04:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 800bc06:	2300      	movs	r3, #0
 800bc08:	75fb      	strb	r3, [r7, #23]
 800bc0a:	e027      	b.n	800bc5c <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 800bc0c:	68fb      	ldr	r3, [r7, #12]
 800bc0e:	0f1b      	lsrs	r3, r3, #28
 800bc10:	2b09      	cmp	r3, #9
 800bc12:	d80b      	bhi.n	800bc2c <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 800bc14:	68fb      	ldr	r3, [r7, #12]
 800bc16:	0f1b      	lsrs	r3, r3, #28
 800bc18:	b2da      	uxtb	r2, r3
 800bc1a:	7dfb      	ldrb	r3, [r7, #23]
 800bc1c:	005b      	lsls	r3, r3, #1
 800bc1e:	4619      	mov	r1, r3
 800bc20:	68bb      	ldr	r3, [r7, #8]
 800bc22:	440b      	add	r3, r1
 800bc24:	3230      	adds	r2, #48	; 0x30
 800bc26:	b2d2      	uxtb	r2, r2
 800bc28:	701a      	strb	r2, [r3, #0]
 800bc2a:	e00a      	b.n	800bc42 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800bc2c:	68fb      	ldr	r3, [r7, #12]
 800bc2e:	0f1b      	lsrs	r3, r3, #28
 800bc30:	b2da      	uxtb	r2, r3
 800bc32:	7dfb      	ldrb	r3, [r7, #23]
 800bc34:	005b      	lsls	r3, r3, #1
 800bc36:	4619      	mov	r1, r3
 800bc38:	68bb      	ldr	r3, [r7, #8]
 800bc3a:	440b      	add	r3, r1
 800bc3c:	3237      	adds	r2, #55	; 0x37
 800bc3e:	b2d2      	uxtb	r2, r2
 800bc40:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800bc42:	68fb      	ldr	r3, [r7, #12]
 800bc44:	011b      	lsls	r3, r3, #4
 800bc46:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 800bc48:	7dfb      	ldrb	r3, [r7, #23]
 800bc4a:	005b      	lsls	r3, r3, #1
 800bc4c:	3301      	adds	r3, #1
 800bc4e:	68ba      	ldr	r2, [r7, #8]
 800bc50:	4413      	add	r3, r2
 800bc52:	2200      	movs	r2, #0
 800bc54:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800bc56:	7dfb      	ldrb	r3, [r7, #23]
 800bc58:	3301      	adds	r3, #1
 800bc5a:	75fb      	strb	r3, [r7, #23]
 800bc5c:	7dfa      	ldrb	r2, [r7, #23]
 800bc5e:	79fb      	ldrb	r3, [r7, #7]
 800bc60:	429a      	cmp	r2, r3
 800bc62:	d3d3      	bcc.n	800bc0c <IntToUnicode+0x18>
  }
}
 800bc64:	bf00      	nop
 800bc66:	bf00      	nop
 800bc68:	371c      	adds	r7, #28
 800bc6a:	46bd      	mov	sp, r7
 800bc6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bc70:	4770      	bx	lr
	...

0800bc74 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 800bc74:	b580      	push	{r7, lr}
 800bc76:	b08a      	sub	sp, #40	; 0x28
 800bc78:	af00      	add	r7, sp, #0
 800bc7a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800bc7c:	f107 0314 	add.w	r3, r7, #20
 800bc80:	2200      	movs	r2, #0
 800bc82:	601a      	str	r2, [r3, #0]
 800bc84:	605a      	str	r2, [r3, #4]
 800bc86:	609a      	str	r2, [r3, #8]
 800bc88:	60da      	str	r2, [r3, #12]
 800bc8a:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB_OTG_FS)
 800bc8c:	687b      	ldr	r3, [r7, #4]
 800bc8e:	681b      	ldr	r3, [r3, #0]
 800bc90:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800bc94:	d13a      	bne.n	800bd0c <HAL_PCD_MspInit+0x98>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800bc96:	2300      	movs	r3, #0
 800bc98:	613b      	str	r3, [r7, #16]
 800bc9a:	4b1e      	ldr	r3, [pc, #120]	; (800bd14 <HAL_PCD_MspInit+0xa0>)
 800bc9c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800bc9e:	4a1d      	ldr	r2, [pc, #116]	; (800bd14 <HAL_PCD_MspInit+0xa0>)
 800bca0:	f043 0301 	orr.w	r3, r3, #1
 800bca4:	6313      	str	r3, [r2, #48]	; 0x30
 800bca6:	4b1b      	ldr	r3, [pc, #108]	; (800bd14 <HAL_PCD_MspInit+0xa0>)
 800bca8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800bcaa:	f003 0301 	and.w	r3, r3, #1
 800bcae:	613b      	str	r3, [r7, #16]
 800bcb0:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 800bcb2:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 800bcb6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800bcb8:	2302      	movs	r3, #2
 800bcba:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800bcbc:	2300      	movs	r3, #0
 800bcbe:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800bcc0:	2303      	movs	r3, #3
 800bcc2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800bcc4:	230a      	movs	r3, #10
 800bcc6:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800bcc8:	f107 0314 	add.w	r3, r7, #20
 800bccc:	4619      	mov	r1, r3
 800bcce:	4812      	ldr	r0, [pc, #72]	; (800bd18 <HAL_PCD_MspInit+0xa4>)
 800bcd0:	f7f5 ffb0 	bl	8001c34 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800bcd4:	4b0f      	ldr	r3, [pc, #60]	; (800bd14 <HAL_PCD_MspInit+0xa0>)
 800bcd6:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800bcd8:	4a0e      	ldr	r2, [pc, #56]	; (800bd14 <HAL_PCD_MspInit+0xa0>)
 800bcda:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800bcde:	6353      	str	r3, [r2, #52]	; 0x34
 800bce0:	2300      	movs	r3, #0
 800bce2:	60fb      	str	r3, [r7, #12]
 800bce4:	4b0b      	ldr	r3, [pc, #44]	; (800bd14 <HAL_PCD_MspInit+0xa0>)
 800bce6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800bce8:	4a0a      	ldr	r2, [pc, #40]	; (800bd14 <HAL_PCD_MspInit+0xa0>)
 800bcea:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800bcee:	6453      	str	r3, [r2, #68]	; 0x44
 800bcf0:	4b08      	ldr	r3, [pc, #32]	; (800bd14 <HAL_PCD_MspInit+0xa0>)
 800bcf2:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800bcf4:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800bcf8:	60fb      	str	r3, [r7, #12]
 800bcfa:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 800bcfc:	2200      	movs	r2, #0
 800bcfe:	2100      	movs	r1, #0
 800bd00:	2043      	movs	r0, #67	; 0x43
 800bd02:	f7f5 fbd6 	bl	80014b2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 800bd06:	2043      	movs	r0, #67	; 0x43
 800bd08:	f7f5 fbef 	bl	80014ea <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 800bd0c:	bf00      	nop
 800bd0e:	3728      	adds	r7, #40	; 0x28
 800bd10:	46bd      	mov	sp, r7
 800bd12:	bd80      	pop	{r7, pc}
 800bd14:	40023800 	.word	0x40023800
 800bd18:	40020000 	.word	0x40020000

0800bd1c <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800bd1c:	b580      	push	{r7, lr}
 800bd1e:	b082      	sub	sp, #8
 800bd20:	af00      	add	r7, sp, #0
 800bd22:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800bd24:	687b      	ldr	r3, [r7, #4]
 800bd26:	f8d3 2508 	ldr.w	r2, [r3, #1288]	; 0x508
 800bd2a:	687b      	ldr	r3, [r7, #4]
 800bd2c:	f203 43c4 	addw	r3, r3, #1220	; 0x4c4
 800bd30:	4619      	mov	r1, r3
 800bd32:	4610      	mov	r0, r2
 800bd34:	f7fe fb7f 	bl	800a436 <USBD_LL_SetupStage>
}
 800bd38:	bf00      	nop
 800bd3a:	3708      	adds	r7, #8
 800bd3c:	46bd      	mov	sp, r7
 800bd3e:	bd80      	pop	{r7, pc}

0800bd40 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800bd40:	b580      	push	{r7, lr}
 800bd42:	b082      	sub	sp, #8
 800bd44:	af00      	add	r7, sp, #0
 800bd46:	6078      	str	r0, [r7, #4]
 800bd48:	460b      	mov	r3, r1
 800bd4a:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800bd4c:	687b      	ldr	r3, [r7, #4]
 800bd4e:	f8d3 0508 	ldr.w	r0, [r3, #1288]	; 0x508
 800bd52:	78fa      	ldrb	r2, [r7, #3]
 800bd54:	6879      	ldr	r1, [r7, #4]
 800bd56:	4613      	mov	r3, r2
 800bd58:	00db      	lsls	r3, r3, #3
 800bd5a:	4413      	add	r3, r2
 800bd5c:	009b      	lsls	r3, r3, #2
 800bd5e:	440b      	add	r3, r1
 800bd60:	f503 7323 	add.w	r3, r3, #652	; 0x28c
 800bd64:	681a      	ldr	r2, [r3, #0]
 800bd66:	78fb      	ldrb	r3, [r7, #3]
 800bd68:	4619      	mov	r1, r3
 800bd6a:	f7fe fbb9 	bl	800a4e0 <USBD_LL_DataOutStage>
}
 800bd6e:	bf00      	nop
 800bd70:	3708      	adds	r7, #8
 800bd72:	46bd      	mov	sp, r7
 800bd74:	bd80      	pop	{r7, pc}

0800bd76 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800bd76:	b580      	push	{r7, lr}
 800bd78:	b082      	sub	sp, #8
 800bd7a:	af00      	add	r7, sp, #0
 800bd7c:	6078      	str	r0, [r7, #4]
 800bd7e:	460b      	mov	r3, r1
 800bd80:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800bd82:	687b      	ldr	r3, [r7, #4]
 800bd84:	f8d3 0508 	ldr.w	r0, [r3, #1288]	; 0x508
 800bd88:	78fa      	ldrb	r2, [r7, #3]
 800bd8a:	6879      	ldr	r1, [r7, #4]
 800bd8c:	4613      	mov	r3, r2
 800bd8e:	00db      	lsls	r3, r3, #3
 800bd90:	4413      	add	r3, r2
 800bd92:	009b      	lsls	r3, r3, #2
 800bd94:	440b      	add	r3, r1
 800bd96:	334c      	adds	r3, #76	; 0x4c
 800bd98:	681a      	ldr	r2, [r3, #0]
 800bd9a:	78fb      	ldrb	r3, [r7, #3]
 800bd9c:	4619      	mov	r1, r3
 800bd9e:	f7fe fc52 	bl	800a646 <USBD_LL_DataInStage>
}
 800bda2:	bf00      	nop
 800bda4:	3708      	adds	r7, #8
 800bda6:	46bd      	mov	sp, r7
 800bda8:	bd80      	pop	{r7, pc}

0800bdaa <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800bdaa:	b580      	push	{r7, lr}
 800bdac:	b082      	sub	sp, #8
 800bdae:	af00      	add	r7, sp, #0
 800bdb0:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800bdb2:	687b      	ldr	r3, [r7, #4]
 800bdb4:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 800bdb8:	4618      	mov	r0, r3
 800bdba:	f7fe fd86 	bl	800a8ca <USBD_LL_SOF>
}
 800bdbe:	bf00      	nop
 800bdc0:	3708      	adds	r7, #8
 800bdc2:	46bd      	mov	sp, r7
 800bdc4:	bd80      	pop	{r7, pc}

0800bdc6 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800bdc6:	b580      	push	{r7, lr}
 800bdc8:	b084      	sub	sp, #16
 800bdca:	af00      	add	r7, sp, #0
 800bdcc:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800bdce:	2301      	movs	r3, #1
 800bdd0:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 800bdd2:	687b      	ldr	r3, [r7, #4]
 800bdd4:	68db      	ldr	r3, [r3, #12]
 800bdd6:	2b00      	cmp	r3, #0
 800bdd8:	d102      	bne.n	800bde0 <HAL_PCD_ResetCallback+0x1a>
  {
    speed = USBD_SPEED_HIGH;
 800bdda:	2300      	movs	r3, #0
 800bddc:	73fb      	strb	r3, [r7, #15]
 800bdde:	e008      	b.n	800bdf2 <HAL_PCD_ResetCallback+0x2c>
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 800bde0:	687b      	ldr	r3, [r7, #4]
 800bde2:	68db      	ldr	r3, [r3, #12]
 800bde4:	2b02      	cmp	r3, #2
 800bde6:	d102      	bne.n	800bdee <HAL_PCD_ResetCallback+0x28>
  {
    speed = USBD_SPEED_FULL;
 800bde8:	2301      	movs	r3, #1
 800bdea:	73fb      	strb	r3, [r7, #15]
 800bdec:	e001      	b.n	800bdf2 <HAL_PCD_ResetCallback+0x2c>
  }
  else
  {
    Error_Handler();
 800bdee:	f7f4 fd81 	bl	80008f4 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800bdf2:	687b      	ldr	r3, [r7, #4]
 800bdf4:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 800bdf8:	7bfa      	ldrb	r2, [r7, #15]
 800bdfa:	4611      	mov	r1, r2
 800bdfc:	4618      	mov	r0, r3
 800bdfe:	f7fe fd26 	bl	800a84e <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800be02:	687b      	ldr	r3, [r7, #4]
 800be04:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 800be08:	4618      	mov	r0, r3
 800be0a:	f7fe fcce 	bl	800a7aa <USBD_LL_Reset>
}
 800be0e:	bf00      	nop
 800be10:	3710      	adds	r7, #16
 800be12:	46bd      	mov	sp, r7
 800be14:	bd80      	pop	{r7, pc}
	...

0800be18 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800be18:	b580      	push	{r7, lr}
 800be1a:	b082      	sub	sp, #8
 800be1c:	af00      	add	r7, sp, #0
 800be1e:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800be20:	687b      	ldr	r3, [r7, #4]
 800be22:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 800be26:	4618      	mov	r0, r3
 800be28:	f7fe fd21 	bl	800a86e <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 800be2c:	687b      	ldr	r3, [r7, #4]
 800be2e:	681b      	ldr	r3, [r3, #0]
 800be30:	f503 6360 	add.w	r3, r3, #3584	; 0xe00
 800be34:	681b      	ldr	r3, [r3, #0]
 800be36:	687a      	ldr	r2, [r7, #4]
 800be38:	6812      	ldr	r2, [r2, #0]
 800be3a:	f502 6260 	add.w	r2, r2, #3584	; 0xe00
 800be3e:	f043 0301 	orr.w	r3, r3, #1
 800be42:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800be44:	687b      	ldr	r3, [r7, #4]
 800be46:	6a1b      	ldr	r3, [r3, #32]
 800be48:	2b00      	cmp	r3, #0
 800be4a:	d005      	beq.n	800be58 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800be4c:	4b04      	ldr	r3, [pc, #16]	; (800be60 <HAL_PCD_SuspendCallback+0x48>)
 800be4e:	691b      	ldr	r3, [r3, #16]
 800be50:	4a03      	ldr	r2, [pc, #12]	; (800be60 <HAL_PCD_SuspendCallback+0x48>)
 800be52:	f043 0306 	orr.w	r3, r3, #6
 800be56:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 800be58:	bf00      	nop
 800be5a:	3708      	adds	r7, #8
 800be5c:	46bd      	mov	sp, r7
 800be5e:	bd80      	pop	{r7, pc}
 800be60:	e000ed00 	.word	0xe000ed00

0800be64 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800be64:	b580      	push	{r7, lr}
 800be66:	b082      	sub	sp, #8
 800be68:	af00      	add	r7, sp, #0
 800be6a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800be6c:	687b      	ldr	r3, [r7, #4]
 800be6e:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 800be72:	4618      	mov	r0, r3
 800be74:	f7fe fd11 	bl	800a89a <USBD_LL_Resume>
}
 800be78:	bf00      	nop
 800be7a:	3708      	adds	r7, #8
 800be7c:	46bd      	mov	sp, r7
 800be7e:	bd80      	pop	{r7, pc}

0800be80 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800be80:	b580      	push	{r7, lr}
 800be82:	b082      	sub	sp, #8
 800be84:	af00      	add	r7, sp, #0
 800be86:	6078      	str	r0, [r7, #4]
 800be88:	460b      	mov	r3, r1
 800be8a:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800be8c:	687b      	ldr	r3, [r7, #4]
 800be8e:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 800be92:	78fa      	ldrb	r2, [r7, #3]
 800be94:	4611      	mov	r1, r2
 800be96:	4618      	mov	r0, r3
 800be98:	f7fe fd69 	bl	800a96e <USBD_LL_IsoOUTIncomplete>
}
 800be9c:	bf00      	nop
 800be9e:	3708      	adds	r7, #8
 800bea0:	46bd      	mov	sp, r7
 800bea2:	bd80      	pop	{r7, pc}

0800bea4 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800bea4:	b580      	push	{r7, lr}
 800bea6:	b082      	sub	sp, #8
 800bea8:	af00      	add	r7, sp, #0
 800beaa:	6078      	str	r0, [r7, #4]
 800beac:	460b      	mov	r3, r1
 800beae:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800beb0:	687b      	ldr	r3, [r7, #4]
 800beb2:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 800beb6:	78fa      	ldrb	r2, [r7, #3]
 800beb8:	4611      	mov	r1, r2
 800beba:	4618      	mov	r0, r3
 800bebc:	f7fe fd25 	bl	800a90a <USBD_LL_IsoINIncomplete>
}
 800bec0:	bf00      	nop
 800bec2:	3708      	adds	r7, #8
 800bec4:	46bd      	mov	sp, r7
 800bec6:	bd80      	pop	{r7, pc}

0800bec8 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800bec8:	b580      	push	{r7, lr}
 800beca:	b082      	sub	sp, #8
 800becc:	af00      	add	r7, sp, #0
 800bece:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 800bed0:	687b      	ldr	r3, [r7, #4]
 800bed2:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 800bed6:	4618      	mov	r0, r3
 800bed8:	f7fe fd7b 	bl	800a9d2 <USBD_LL_DevConnected>
}
 800bedc:	bf00      	nop
 800bede:	3708      	adds	r7, #8
 800bee0:	46bd      	mov	sp, r7
 800bee2:	bd80      	pop	{r7, pc}

0800bee4 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800bee4:	b580      	push	{r7, lr}
 800bee6:	b082      	sub	sp, #8
 800bee8:	af00      	add	r7, sp, #0
 800beea:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 800beec:	687b      	ldr	r3, [r7, #4]
 800beee:	f8d3 3508 	ldr.w	r3, [r3, #1288]	; 0x508
 800bef2:	4618      	mov	r0, r3
 800bef4:	f7fe fd78 	bl	800a9e8 <USBD_LL_DevDisconnected>
}
 800bef8:	bf00      	nop
 800befa:	3708      	adds	r7, #8
 800befc:	46bd      	mov	sp, r7
 800befe:	bd80      	pop	{r7, pc}

0800bf00 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 800bf00:	b580      	push	{r7, lr}
 800bf02:	b082      	sub	sp, #8
 800bf04:	af00      	add	r7, sp, #0
 800bf06:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 800bf08:	687b      	ldr	r3, [r7, #4]
 800bf0a:	781b      	ldrb	r3, [r3, #0]
 800bf0c:	2b00      	cmp	r3, #0
 800bf0e:	d13c      	bne.n	800bf8a <USBD_LL_Init+0x8a>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 800bf10:	4a20      	ldr	r2, [pc, #128]	; (800bf94 <USBD_LL_Init+0x94>)
 800bf12:	687b      	ldr	r3, [r7, #4]
 800bf14:	f8c2 3508 	str.w	r3, [r2, #1288]	; 0x508
  pdev->pData = &hpcd_USB_OTG_FS;
 800bf18:	687b      	ldr	r3, [r7, #4]
 800bf1a:	4a1e      	ldr	r2, [pc, #120]	; (800bf94 <USBD_LL_Init+0x94>)
 800bf1c:	f8c3 22c8 	str.w	r2, [r3, #712]	; 0x2c8

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800bf20:	4b1c      	ldr	r3, [pc, #112]	; (800bf94 <USBD_LL_Init+0x94>)
 800bf22:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 800bf26:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 800bf28:	4b1a      	ldr	r3, [pc, #104]	; (800bf94 <USBD_LL_Init+0x94>)
 800bf2a:	2204      	movs	r2, #4
 800bf2c:	605a      	str	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 800bf2e:	4b19      	ldr	r3, [pc, #100]	; (800bf94 <USBD_LL_Init+0x94>)
 800bf30:	2202      	movs	r2, #2
 800bf32:	60da      	str	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 800bf34:	4b17      	ldr	r3, [pc, #92]	; (800bf94 <USBD_LL_Init+0x94>)
 800bf36:	2200      	movs	r2, #0
 800bf38:	611a      	str	r2, [r3, #16]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800bf3a:	4b16      	ldr	r3, [pc, #88]	; (800bf94 <USBD_LL_Init+0x94>)
 800bf3c:	2202      	movs	r2, #2
 800bf3e:	619a      	str	r2, [r3, #24]
  hpcd_USB_OTG_FS.Init.Sof_enable = ENABLE;
 800bf40:	4b14      	ldr	r3, [pc, #80]	; (800bf94 <USBD_LL_Init+0x94>)
 800bf42:	2201      	movs	r2, #1
 800bf44:	61da      	str	r2, [r3, #28]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 800bf46:	4b13      	ldr	r3, [pc, #76]	; (800bf94 <USBD_LL_Init+0x94>)
 800bf48:	2200      	movs	r2, #0
 800bf4a:	621a      	str	r2, [r3, #32]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 800bf4c:	4b11      	ldr	r3, [pc, #68]	; (800bf94 <USBD_LL_Init+0x94>)
 800bf4e:	2200      	movs	r2, #0
 800bf50:	625a      	str	r2, [r3, #36]	; 0x24
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 800bf52:	4b10      	ldr	r3, [pc, #64]	; (800bf94 <USBD_LL_Init+0x94>)
 800bf54:	2200      	movs	r2, #0
 800bf56:	62da      	str	r2, [r3, #44]	; 0x2c
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 800bf58:	4b0e      	ldr	r3, [pc, #56]	; (800bf94 <USBD_LL_Init+0x94>)
 800bf5a:	2200      	movs	r2, #0
 800bf5c:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 800bf5e:	480d      	ldr	r0, [pc, #52]	; (800bf94 <USBD_LL_Init+0x94>)
 800bf60:	f7f7 fe61 	bl	8003c26 <HAL_PCD_Init>
 800bf64:	4603      	mov	r3, r0
 800bf66:	2b00      	cmp	r3, #0
 800bf68:	d001      	beq.n	800bf6e <USBD_LL_Init+0x6e>
  {
    Error_Handler( );
 800bf6a:	f7f4 fcc3 	bl	80008f4 <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 800bf6e:	2180      	movs	r1, #128	; 0x80
 800bf70:	4808      	ldr	r0, [pc, #32]	; (800bf94 <USBD_LL_Init+0x94>)
 800bf72:	f7f9 f8b8 	bl	80050e6 <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 800bf76:	2240      	movs	r2, #64	; 0x40
 800bf78:	2100      	movs	r1, #0
 800bf7a:	4806      	ldr	r0, [pc, #24]	; (800bf94 <USBD_LL_Init+0x94>)
 800bf7c:	f7f9 f86c 	bl	8005058 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 800bf80:	2280      	movs	r2, #128	; 0x80
 800bf82:	2101      	movs	r1, #1
 800bf84:	4803      	ldr	r0, [pc, #12]	; (800bf94 <USBD_LL_Init+0x94>)
 800bf86:	f7f9 f867 	bl	8005058 <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 800bf8a:	2300      	movs	r3, #0
}
 800bf8c:	4618      	mov	r0, r3
 800bf8e:	3708      	adds	r7, #8
 800bf90:	46bd      	mov	sp, r7
 800bf92:	bd80      	pop	{r7, pc}
 800bf94:	2000116c 	.word	0x2000116c

0800bf98 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800bf98:	b580      	push	{r7, lr}
 800bf9a:	b084      	sub	sp, #16
 800bf9c:	af00      	add	r7, sp, #0
 800bf9e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800bfa0:	2300      	movs	r3, #0
 800bfa2:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800bfa4:	2300      	movs	r3, #0
 800bfa6:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 800bfa8:	687b      	ldr	r3, [r7, #4]
 800bfaa:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800bfae:	4618      	mov	r0, r3
 800bfb0:	f7f7 ff56 	bl	8003e60 <HAL_PCD_Start>
 800bfb4:	4603      	mov	r3, r0
 800bfb6:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800bfb8:	7bfb      	ldrb	r3, [r7, #15]
 800bfba:	4618      	mov	r0, r3
 800bfbc:	f000 f942 	bl	800c244 <USBD_Get_USB_Status>
 800bfc0:	4603      	mov	r3, r0
 800bfc2:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800bfc4:	7bbb      	ldrb	r3, [r7, #14]
}
 800bfc6:	4618      	mov	r0, r3
 800bfc8:	3710      	adds	r7, #16
 800bfca:	46bd      	mov	sp, r7
 800bfcc:	bd80      	pop	{r7, pc}

0800bfce <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800bfce:	b580      	push	{r7, lr}
 800bfd0:	b084      	sub	sp, #16
 800bfd2:	af00      	add	r7, sp, #0
 800bfd4:	6078      	str	r0, [r7, #4]
 800bfd6:	4608      	mov	r0, r1
 800bfd8:	4611      	mov	r1, r2
 800bfda:	461a      	mov	r2, r3
 800bfdc:	4603      	mov	r3, r0
 800bfde:	70fb      	strb	r3, [r7, #3]
 800bfe0:	460b      	mov	r3, r1
 800bfe2:	70bb      	strb	r3, [r7, #2]
 800bfe4:	4613      	mov	r3, r2
 800bfe6:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800bfe8:	2300      	movs	r3, #0
 800bfea:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800bfec:	2300      	movs	r3, #0
 800bfee:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800bff0:	687b      	ldr	r3, [r7, #4]
 800bff2:	f8d3 02c8 	ldr.w	r0, [r3, #712]	; 0x2c8
 800bff6:	78bb      	ldrb	r3, [r7, #2]
 800bff8:	883a      	ldrh	r2, [r7, #0]
 800bffa:	78f9      	ldrb	r1, [r7, #3]
 800bffc:	f7f8 fc27 	bl	800484e <HAL_PCD_EP_Open>
 800c000:	4603      	mov	r3, r0
 800c002:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800c004:	7bfb      	ldrb	r3, [r7, #15]
 800c006:	4618      	mov	r0, r3
 800c008:	f000 f91c 	bl	800c244 <USBD_Get_USB_Status>
 800c00c:	4603      	mov	r3, r0
 800c00e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800c010:	7bbb      	ldrb	r3, [r7, #14]
}
 800c012:	4618      	mov	r0, r3
 800c014:	3710      	adds	r7, #16
 800c016:	46bd      	mov	sp, r7
 800c018:	bd80      	pop	{r7, pc}

0800c01a <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800c01a:	b580      	push	{r7, lr}
 800c01c:	b084      	sub	sp, #16
 800c01e:	af00      	add	r7, sp, #0
 800c020:	6078      	str	r0, [r7, #4]
 800c022:	460b      	mov	r3, r1
 800c024:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c026:	2300      	movs	r3, #0
 800c028:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800c02a:	2300      	movs	r3, #0
 800c02c:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800c02e:	687b      	ldr	r3, [r7, #4]
 800c030:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800c034:	78fa      	ldrb	r2, [r7, #3]
 800c036:	4611      	mov	r1, r2
 800c038:	4618      	mov	r0, r3
 800c03a:	f7f8 fc70 	bl	800491e <HAL_PCD_EP_Close>
 800c03e:	4603      	mov	r3, r0
 800c040:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800c042:	7bfb      	ldrb	r3, [r7, #15]
 800c044:	4618      	mov	r0, r3
 800c046:	f000 f8fd 	bl	800c244 <USBD_Get_USB_Status>
 800c04a:	4603      	mov	r3, r0
 800c04c:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800c04e:	7bbb      	ldrb	r3, [r7, #14]
}
 800c050:	4618      	mov	r0, r3
 800c052:	3710      	adds	r7, #16
 800c054:	46bd      	mov	sp, r7
 800c056:	bd80      	pop	{r7, pc}

0800c058 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800c058:	b580      	push	{r7, lr}
 800c05a:	b084      	sub	sp, #16
 800c05c:	af00      	add	r7, sp, #0
 800c05e:	6078      	str	r0, [r7, #4]
 800c060:	460b      	mov	r3, r1
 800c062:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c064:	2300      	movs	r3, #0
 800c066:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800c068:	2300      	movs	r3, #0
 800c06a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800c06c:	687b      	ldr	r3, [r7, #4]
 800c06e:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800c072:	78fa      	ldrb	r2, [r7, #3]
 800c074:	4611      	mov	r1, r2
 800c076:	4618      	mov	r0, r3
 800c078:	f7f8 fd48 	bl	8004b0c <HAL_PCD_EP_SetStall>
 800c07c:	4603      	mov	r3, r0
 800c07e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800c080:	7bfb      	ldrb	r3, [r7, #15]
 800c082:	4618      	mov	r0, r3
 800c084:	f000 f8de 	bl	800c244 <USBD_Get_USB_Status>
 800c088:	4603      	mov	r3, r0
 800c08a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800c08c:	7bbb      	ldrb	r3, [r7, #14]
}
 800c08e:	4618      	mov	r0, r3
 800c090:	3710      	adds	r7, #16
 800c092:	46bd      	mov	sp, r7
 800c094:	bd80      	pop	{r7, pc}

0800c096 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800c096:	b580      	push	{r7, lr}
 800c098:	b084      	sub	sp, #16
 800c09a:	af00      	add	r7, sp, #0
 800c09c:	6078      	str	r0, [r7, #4]
 800c09e:	460b      	mov	r3, r1
 800c0a0:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c0a2:	2300      	movs	r3, #0
 800c0a4:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800c0a6:	2300      	movs	r3, #0
 800c0a8:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800c0aa:	687b      	ldr	r3, [r7, #4]
 800c0ac:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800c0b0:	78fa      	ldrb	r2, [r7, #3]
 800c0b2:	4611      	mov	r1, r2
 800c0b4:	4618      	mov	r0, r3
 800c0b6:	f7f8 fd8d 	bl	8004bd4 <HAL_PCD_EP_ClrStall>
 800c0ba:	4603      	mov	r3, r0
 800c0bc:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800c0be:	7bfb      	ldrb	r3, [r7, #15]
 800c0c0:	4618      	mov	r0, r3
 800c0c2:	f000 f8bf 	bl	800c244 <USBD_Get_USB_Status>
 800c0c6:	4603      	mov	r3, r0
 800c0c8:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800c0ca:	7bbb      	ldrb	r3, [r7, #14]
}
 800c0cc:	4618      	mov	r0, r3
 800c0ce:	3710      	adds	r7, #16
 800c0d0:	46bd      	mov	sp, r7
 800c0d2:	bd80      	pop	{r7, pc}

0800c0d4 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800c0d4:	b480      	push	{r7}
 800c0d6:	b085      	sub	sp, #20
 800c0d8:	af00      	add	r7, sp, #0
 800c0da:	6078      	str	r0, [r7, #4]
 800c0dc:	460b      	mov	r3, r1
 800c0de:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800c0e0:	687b      	ldr	r3, [r7, #4]
 800c0e2:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800c0e6:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 800c0e8:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800c0ec:	2b00      	cmp	r3, #0
 800c0ee:	da0b      	bge.n	800c108 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800c0f0:	78fb      	ldrb	r3, [r7, #3]
 800c0f2:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800c0f6:	68f9      	ldr	r1, [r7, #12]
 800c0f8:	4613      	mov	r3, r2
 800c0fa:	00db      	lsls	r3, r3, #3
 800c0fc:	4413      	add	r3, r2
 800c0fe:	009b      	lsls	r3, r3, #2
 800c100:	440b      	add	r3, r1
 800c102:	333e      	adds	r3, #62	; 0x3e
 800c104:	781b      	ldrb	r3, [r3, #0]
 800c106:	e00b      	b.n	800c120 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800c108:	78fb      	ldrb	r3, [r7, #3]
 800c10a:	f003 027f 	and.w	r2, r3, #127	; 0x7f
 800c10e:	68f9      	ldr	r1, [r7, #12]
 800c110:	4613      	mov	r3, r2
 800c112:	00db      	lsls	r3, r3, #3
 800c114:	4413      	add	r3, r2
 800c116:	009b      	lsls	r3, r3, #2
 800c118:	440b      	add	r3, r1
 800c11a:	f203 237e 	addw	r3, r3, #638	; 0x27e
 800c11e:	781b      	ldrb	r3, [r3, #0]
  }
}
 800c120:	4618      	mov	r0, r3
 800c122:	3714      	adds	r7, #20
 800c124:	46bd      	mov	sp, r7
 800c126:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c12a:	4770      	bx	lr

0800c12c <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800c12c:	b580      	push	{r7, lr}
 800c12e:	b084      	sub	sp, #16
 800c130:	af00      	add	r7, sp, #0
 800c132:	6078      	str	r0, [r7, #4]
 800c134:	460b      	mov	r3, r1
 800c136:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c138:	2300      	movs	r3, #0
 800c13a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800c13c:	2300      	movs	r3, #0
 800c13e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800c140:	687b      	ldr	r3, [r7, #4]
 800c142:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800c146:	78fa      	ldrb	r2, [r7, #3]
 800c148:	4611      	mov	r1, r2
 800c14a:	4618      	mov	r0, r3
 800c14c:	f7f8 fb5a 	bl	8004804 <HAL_PCD_SetAddress>
 800c150:	4603      	mov	r3, r0
 800c152:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800c154:	7bfb      	ldrb	r3, [r7, #15]
 800c156:	4618      	mov	r0, r3
 800c158:	f000 f874 	bl	800c244 <USBD_Get_USB_Status>
 800c15c:	4603      	mov	r3, r0
 800c15e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800c160:	7bbb      	ldrb	r3, [r7, #14]
}
 800c162:	4618      	mov	r0, r3
 800c164:	3710      	adds	r7, #16
 800c166:	46bd      	mov	sp, r7
 800c168:	bd80      	pop	{r7, pc}

0800c16a <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800c16a:	b580      	push	{r7, lr}
 800c16c:	b086      	sub	sp, #24
 800c16e:	af00      	add	r7, sp, #0
 800c170:	60f8      	str	r0, [r7, #12]
 800c172:	607a      	str	r2, [r7, #4]
 800c174:	603b      	str	r3, [r7, #0]
 800c176:	460b      	mov	r3, r1
 800c178:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c17a:	2300      	movs	r3, #0
 800c17c:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800c17e:	2300      	movs	r3, #0
 800c180:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800c182:	68fb      	ldr	r3, [r7, #12]
 800c184:	f8d3 02c8 	ldr.w	r0, [r3, #712]	; 0x2c8
 800c188:	7af9      	ldrb	r1, [r7, #11]
 800c18a:	683b      	ldr	r3, [r7, #0]
 800c18c:	687a      	ldr	r2, [r7, #4]
 800c18e:	f7f8 fc73 	bl	8004a78 <HAL_PCD_EP_Transmit>
 800c192:	4603      	mov	r3, r0
 800c194:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800c196:	7dfb      	ldrb	r3, [r7, #23]
 800c198:	4618      	mov	r0, r3
 800c19a:	f000 f853 	bl	800c244 <USBD_Get_USB_Status>
 800c19e:	4603      	mov	r3, r0
 800c1a0:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800c1a2:	7dbb      	ldrb	r3, [r7, #22]
}
 800c1a4:	4618      	mov	r0, r3
 800c1a6:	3718      	adds	r7, #24
 800c1a8:	46bd      	mov	sp, r7
 800c1aa:	bd80      	pop	{r7, pc}

0800c1ac <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800c1ac:	b580      	push	{r7, lr}
 800c1ae:	b086      	sub	sp, #24
 800c1b0:	af00      	add	r7, sp, #0
 800c1b2:	60f8      	str	r0, [r7, #12]
 800c1b4:	607a      	str	r2, [r7, #4]
 800c1b6:	603b      	str	r3, [r7, #0]
 800c1b8:	460b      	mov	r3, r1
 800c1ba:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800c1bc:	2300      	movs	r3, #0
 800c1be:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800c1c0:	2300      	movs	r3, #0
 800c1c2:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800c1c4:	68fb      	ldr	r3, [r7, #12]
 800c1c6:	f8d3 02c8 	ldr.w	r0, [r3, #712]	; 0x2c8
 800c1ca:	7af9      	ldrb	r1, [r7, #11]
 800c1cc:	683b      	ldr	r3, [r7, #0]
 800c1ce:	687a      	ldr	r2, [r7, #4]
 800c1d0:	f7f8 fbef 	bl	80049b2 <HAL_PCD_EP_Receive>
 800c1d4:	4603      	mov	r3, r0
 800c1d6:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800c1d8:	7dfb      	ldrb	r3, [r7, #23]
 800c1da:	4618      	mov	r0, r3
 800c1dc:	f000 f832 	bl	800c244 <USBD_Get_USB_Status>
 800c1e0:	4603      	mov	r3, r0
 800c1e2:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800c1e4:	7dbb      	ldrb	r3, [r7, #22]
}
 800c1e6:	4618      	mov	r0, r3
 800c1e8:	3718      	adds	r7, #24
 800c1ea:	46bd      	mov	sp, r7
 800c1ec:	bd80      	pop	{r7, pc}

0800c1ee <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800c1ee:	b580      	push	{r7, lr}
 800c1f0:	b082      	sub	sp, #8
 800c1f2:	af00      	add	r7, sp, #0
 800c1f4:	6078      	str	r0, [r7, #4]
 800c1f6:	460b      	mov	r3, r1
 800c1f8:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 800c1fa:	687b      	ldr	r3, [r7, #4]
 800c1fc:	f8d3 32c8 	ldr.w	r3, [r3, #712]	; 0x2c8
 800c200:	78fa      	ldrb	r2, [r7, #3]
 800c202:	4611      	mov	r1, r2
 800c204:	4618      	mov	r0, r3
 800c206:	f7f8 fc1f 	bl	8004a48 <HAL_PCD_EP_GetRxCount>
 800c20a:	4603      	mov	r3, r0
}
 800c20c:	4618      	mov	r0, r3
 800c20e:	3708      	adds	r7, #8
 800c210:	46bd      	mov	sp, r7
 800c212:	bd80      	pop	{r7, pc}

0800c214 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 800c214:	b480      	push	{r7}
 800c216:	b083      	sub	sp, #12
 800c218:	af00      	add	r7, sp, #0
 800c21a:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 800c21c:	4b03      	ldr	r3, [pc, #12]	; (800c22c <USBD_static_malloc+0x18>)
}
 800c21e:	4618      	mov	r0, r3
 800c220:	370c      	adds	r7, #12
 800c222:	46bd      	mov	sp, r7
 800c224:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c228:	4770      	bx	lr
 800c22a:	bf00      	nop
 800c22c:	20001678 	.word	0x20001678

0800c230 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 800c230:	b480      	push	{r7}
 800c232:	b083      	sub	sp, #12
 800c234:	af00      	add	r7, sp, #0
 800c236:	6078      	str	r0, [r7, #4]

}
 800c238:	bf00      	nop
 800c23a:	370c      	adds	r7, #12
 800c23c:	46bd      	mov	sp, r7
 800c23e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c242:	4770      	bx	lr

0800c244 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800c244:	b480      	push	{r7}
 800c246:	b085      	sub	sp, #20
 800c248:	af00      	add	r7, sp, #0
 800c24a:	4603      	mov	r3, r0
 800c24c:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800c24e:	2300      	movs	r3, #0
 800c250:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800c252:	79fb      	ldrb	r3, [r7, #7]
 800c254:	2b03      	cmp	r3, #3
 800c256:	d817      	bhi.n	800c288 <USBD_Get_USB_Status+0x44>
 800c258:	a201      	add	r2, pc, #4	; (adr r2, 800c260 <USBD_Get_USB_Status+0x1c>)
 800c25a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c25e:	bf00      	nop
 800c260:	0800c271 	.word	0x0800c271
 800c264:	0800c277 	.word	0x0800c277
 800c268:	0800c27d 	.word	0x0800c27d
 800c26c:	0800c283 	.word	0x0800c283
  {
    case HAL_OK :
      usb_status = USBD_OK;
 800c270:	2300      	movs	r3, #0
 800c272:	73fb      	strb	r3, [r7, #15]
    break;
 800c274:	e00b      	b.n	800c28e <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800c276:	2303      	movs	r3, #3
 800c278:	73fb      	strb	r3, [r7, #15]
    break;
 800c27a:	e008      	b.n	800c28e <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800c27c:	2301      	movs	r3, #1
 800c27e:	73fb      	strb	r3, [r7, #15]
    break;
 800c280:	e005      	b.n	800c28e <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800c282:	2303      	movs	r3, #3
 800c284:	73fb      	strb	r3, [r7, #15]
    break;
 800c286:	e002      	b.n	800c28e <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 800c288:	2303      	movs	r3, #3
 800c28a:	73fb      	strb	r3, [r7, #15]
    break;
 800c28c:	bf00      	nop
  }
  return usb_status;
 800c28e:	7bfb      	ldrb	r3, [r7, #15]
}
 800c290:	4618      	mov	r0, r3
 800c292:	3714      	adds	r7, #20
 800c294:	46bd      	mov	sp, r7
 800c296:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c29a:	4770      	bx	lr

0800c29c <__libc_init_array>:
 800c29c:	b570      	push	{r4, r5, r6, lr}
 800c29e:	4d0d      	ldr	r5, [pc, #52]	; (800c2d4 <__libc_init_array+0x38>)
 800c2a0:	4c0d      	ldr	r4, [pc, #52]	; (800c2d8 <__libc_init_array+0x3c>)
 800c2a2:	1b64      	subs	r4, r4, r5
 800c2a4:	10a4      	asrs	r4, r4, #2
 800c2a6:	2600      	movs	r6, #0
 800c2a8:	42a6      	cmp	r6, r4
 800c2aa:	d109      	bne.n	800c2c0 <__libc_init_array+0x24>
 800c2ac:	4d0b      	ldr	r5, [pc, #44]	; (800c2dc <__libc_init_array+0x40>)
 800c2ae:	4c0c      	ldr	r4, [pc, #48]	; (800c2e0 <__libc_init_array+0x44>)
 800c2b0:	f000 f820 	bl	800c2f4 <_init>
 800c2b4:	1b64      	subs	r4, r4, r5
 800c2b6:	10a4      	asrs	r4, r4, #2
 800c2b8:	2600      	movs	r6, #0
 800c2ba:	42a6      	cmp	r6, r4
 800c2bc:	d105      	bne.n	800c2ca <__libc_init_array+0x2e>
 800c2be:	bd70      	pop	{r4, r5, r6, pc}
 800c2c0:	f855 3b04 	ldr.w	r3, [r5], #4
 800c2c4:	4798      	blx	r3
 800c2c6:	3601      	adds	r6, #1
 800c2c8:	e7ee      	b.n	800c2a8 <__libc_init_array+0xc>
 800c2ca:	f855 3b04 	ldr.w	r3, [r5], #4
 800c2ce:	4798      	blx	r3
 800c2d0:	3601      	adds	r6, #1
 800c2d2:	e7f2      	b.n	800c2ba <__libc_init_array+0x1e>
 800c2d4:	0800c37c 	.word	0x0800c37c
 800c2d8:	0800c37c 	.word	0x0800c37c
 800c2dc:	0800c37c 	.word	0x0800c37c
 800c2e0:	0800c380 	.word	0x0800c380

0800c2e4 <memset>:
 800c2e4:	4402      	add	r2, r0
 800c2e6:	4603      	mov	r3, r0
 800c2e8:	4293      	cmp	r3, r2
 800c2ea:	d100      	bne.n	800c2ee <memset+0xa>
 800c2ec:	4770      	bx	lr
 800c2ee:	f803 1b01 	strb.w	r1, [r3], #1
 800c2f2:	e7f9      	b.n	800c2e8 <memset+0x4>

0800c2f4 <_init>:
 800c2f4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c2f6:	bf00      	nop
 800c2f8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c2fa:	bc08      	pop	{r3}
 800c2fc:	469e      	mov	lr, r3
 800c2fe:	4770      	bx	lr

0800c300 <_fini>:
 800c300:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800c302:	bf00      	nop
 800c304:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800c306:	bc08      	pop	{r3}
 800c308:	469e      	mov	lr, r3
 800c30a:	4770      	bx	lr
