// Seed: 1473544524
`define pp_5 0
`timescale 1 ps / 1 ps
module module_0 (
    input id_0,
    output logic id_1,
    input id_2,
    input logic id_3,
    output id_4
);
  type_7(
      1'b0, 1'b0, 1, 1'd0
  );
endmodule
