<def f='llvm/llvm/include/llvm/CodeGen/ValueTypes.h' l='102' ll='106' type='llvm::EVT llvm::EVT::changeVectorElementType(llvm::EVT EltVT) const'/>
<doc f='llvm/llvm/include/llvm/CodeGen/ValueTypes.h' l='100'>/// Return a VT for a vector type whose attributes match ourselves
    /// with the exception of the element type that is chosen by the caller.</doc>
<use f='llvm/llvm/lib/CodeGen/SelectionDAG/LegalizeIntegerTypes.cpp' l='4617' u='c' c='_ZN4llvm16DAGTypeLegalizer31PromoteIntRes_EXTRACT_SUBVECTOREPNS_6SDNodeE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64ISelLowering.cpp' l='3733' u='c' c='_ZNK4llvm21AArch64TargetLowering23LowerINTRINSIC_WO_CHAINENS_7SDValueERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64ISelLowering.cpp' l='3739' u='c' c='_ZNK4llvm21AArch64TargetLowering23LowerINTRINSIC_WO_CHAINENS_7SDValueERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64ISelLowering.cpp' l='3745' u='c' c='_ZNK4llvm21AArch64TargetLowering23LowerINTRINSIC_WO_CHAINENS_7SDValueERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64ISelLowering.cpp' l='3751' u='c' c='_ZNK4llvm21AArch64TargetLowering23LowerINTRINSIC_WO_CHAINENS_7SDValueERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64ISelLowering.cpp' l='3757' u='c' c='_ZNK4llvm21AArch64TargetLowering23LowerINTRINSIC_WO_CHAINENS_7SDValueERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64ISelLowering.cpp' l='3763' u='c' c='_ZNK4llvm21AArch64TargetLowering23LowerINTRINSIC_WO_CHAINENS_7SDValueERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64ISelLowering.cpp' l='11893' u='c' c='_ZL32performCommonVectorExtendCombineN4llvm7SDValueERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64ISelLowering.cpp' l='14422' u='c' c='_ZL33performMaskedGatherScatterCombinePN4llvm6SDNodeERNS_14TargetLowering15DAGCombinerInfoERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64ISelLowering.cpp' l='16805' u='c' c='_ZL29getPredicateForScalableVectorRN4llvm12SelectionDAGERNS_5SDLocENS_3EVTE'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64ISelLowering.cpp' l='17021' u='c' c='_ZNK4llvm21AArch64TargetLowering19LowerToPredicatedOpENS_7SDValueERNS_12SelectionDAGEjb'/>
<use f='llvm/llvm/lib/Target/AArch64/AArch64ISelLowering.cpp' l='17194' u='c' c='_ZNK4llvm21AArch64TargetLowering33LowerFixedLengthVectorSelectToSVEENS_7SDValueERNS_12SelectionDAGE'/>
<use f='llvm/llvm/lib/Target/ARM/ARMISelLowering.cpp' l='14973' u='c' c='_ZL27PerformVECREDUCE_ADDCombinePN4llvm6SDNodeERNS_12SelectionDAGEPKNS_12ARMSubtargetE'/>
<use f='llvm/llvm/lib/Target/X86/X86ISelLowering.cpp' l='37853' u='c' c='_ZL20foldShuffleOfHorizOpPN4llvm6SDNodeERNS_12SelectionDAGE'/>
