Vivado Simulator 2018.2
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.2/bin/unwrapped/win64.o/xelab.exe -wto cfa8b462deac4b84970a6ddc3e450b7f --incr --debug typical --relax --mt 2 -L xil_defaultlib -L secureip --snapshot Circuit2Sim_behav xil_defaultlib.Circuit2Sim -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling architecture behavioral of entity xil_defaultlib.Circuit2 [circuit2_default]
Compiling architecture behavioral of entity xil_defaultlib.circuit2sim
Built simulation snapshot Circuit2Sim_behav
