Release 9.2i - xst J.36
Copyright (c) 1995-2007 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to ./xst/projnav.tmp
CPU : 0.00 / 0.10 s | Elapsed : 0.00 / 0.00 s
 
--> Parameter xsthdpdir set to ./xst
CPU : 0.00 / 0.10 s | Elapsed : 0.00 / 0.00 s
 
--> Reading design: schematic.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
     9.1) Device utilization summary
     9.2) Partition Resource Summary
     9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "schematic.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "schematic"
Output Format                      : NGC
Target Device                      : xc3s500e-4-fg320

---- Source Options
Top Module Name                    : schematic
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : lut
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : YES
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : YES
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Library Search Order               : schematic.lso
Keep Hierarchy                     : NO
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "E:/Agus/Facultad/Digital 3/dig3/TUVIEJAENTANGA/Latch_De_Direcciones.vhd" in Library work.
Entity <Latch_De_Direcciones> compiled.
Entity <Latch_De_Direcciones> (Architecture <PACO>) compiled.
Compiling vhdl file "E:/Agus/Facultad/Digital 3/dig3/Trans_Datos.vhd" in Library work.
Entity <Trans_Datos> compiled.
Entity <Trans_Datos> (Architecture <PACO2>) compiled.
Compiling vhdl file "E:/Agus/Facultad/Digital 3/dig3/TUVIEJAENTANGA/Reg_de_Paginacion.vhd" in Library work.
Entity <Reg_de_Paginacion> compiled.
Entity <Reg_de_Paginacion> (Architecture <Fermin>) compiled.
Compiling vhdl file "E:/Agus/Facultad/Digital 3/dig3/TUVIEJAENTANGA/Reloj.vhd" in Library work.
Entity <Reloj> compiled.
Entity <Reloj> (Architecture <NADADEZURDOS>) compiled.
Compiling vhdl file "E:/Agus/Facultad/Digital 3/dig3/TUVIEJAENTANGA/IRQControl.vhd" in Library work.
Entity <IRQControl> compiled.
Entity <IRQControl> (Architecture <Behavioral>) compiled.
Compiling vhdl file "E:/Agus/Facultad/Digital 3/dig3/TUVIEJAENTANGA/LatchBHE.vhd" in Library work.
Entity <LatchBHE> compiled.
Entity <LatchBHE> (Architecture <Behavioral>) compiled.
Compiling vhdl file "E:/Agus/Facultad/Digital 3/dig3/TUVIEJAENTANGA/schematic.vhf" in Library work.
Entity <schematic> compiled.
Entity <schematic> (Architecture <BEHAVIORAL>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <schematic> in library <work> (architecture <BEHAVIORAL>).

Analyzing hierarchy for entity <Latch_De_Direcciones> in library <work> (architecture <PACO>).

Analyzing hierarchy for entity <Trans_Datos> in library <work> (architecture <PACO2>).

Analyzing hierarchy for entity <Reg_de_Paginacion> in library <work> (architecture <Fermin>).

Analyzing hierarchy for entity <Reloj> in library <work> (architecture <NADADEZURDOS>).

Analyzing hierarchy for entity <IRQControl> in library <work> (architecture <Behavioral>).

Analyzing hierarchy for entity <LatchBHE> in library <work> (architecture <Behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <schematic> in library <work> (Architecture <BEHAVIORAL>).
Entity <schematic> analyzed. Unit <schematic> generated.

Analyzing Entity <Latch_De_Direcciones> in library <work> (Architecture <PACO>).
Entity <Latch_De_Direcciones> analyzed. Unit <Latch_De_Direcciones> generated.

Analyzing Entity <Trans_Datos> in library <work> (Architecture <PACO2>).
Entity <Trans_Datos> analyzed. Unit <Trans_Datos> generated.

Analyzing Entity <Reg_de_Paginacion> in library <work> (Architecture <Fermin>).
Entity <Reg_de_Paginacion> analyzed. Unit <Reg_de_Paginacion> generated.

Analyzing Entity <Reloj> in library <work> (Architecture <NADADEZURDOS>).
INFO:Xst:2679 - Register <RRC> in unit <Reloj> has a constant value of 1 during circuit operation. The register is replaced by logic.
Entity <Reloj> analyzed. Unit <Reloj> generated.

Analyzing Entity <IRQControl> in library <work> (Architecture <Behavioral>).
INFO:Xst:2679 - Register <IRQT> in unit <IRQControl> has a constant value of 00000000 during circuit operation. The register is replaced by logic.
Entity <IRQControl> analyzed. Unit <IRQControl> generated.

Analyzing Entity <LatchBHE> in library <work> (Architecture <Behavioral>).
Entity <LatchBHE> analyzed. Unit <LatchBHE> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...
INFO:Xst:2679 - Register <resetf> in unit <Reloj> has a constant value of 1 during circuit operation. The register is replaced by logic.

Synthesizing Unit <Latch_De_Direcciones>.
    Related source file is "E:/Agus/Facultad/Digital 3/dig3/TUVIEJAENTANGA/Latch_De_Direcciones.vhd".
WARNING:Xst:737 - Found 20-bit latch for signal <S>.
Unit <Latch_De_Direcciones> synthesized.


Synthesizing Unit <Trans_Datos>.
    Related source file is "E:/Agus/Facultad/Digital 3/dig3/Trans_Datos.vhd".
    Found 16-bit tristate buffer for signal <Datin>.
    Found 16-bit tristate buffer for signal <Datout>.
    Summary:
	inferred  32 Tristate(s).
Unit <Trans_Datos> synthesized.


Synthesizing Unit <Reg_de_Paginacion>.
    Related source file is "E:/Agus/Facultad/Digital 3/dig3/TUVIEJAENTANGA/Reg_de_Paginacion.vhd".
WARNING:Xst:647 - Input <Direccion<15:1>> is never used.
WARNING:Xst:646 - Signal <Reg<7:6>> is assigned but never used.
WARNING:Xst:646 - Signal <Reg<2:0>> is assigned but never used.
WARNING:Xst:737 - Found 8-bit latch for signal <Reg>.
Unit <Reg_de_Paginacion> synthesized.


Synthesizing Unit <Reloj>.
    Related source file is "E:/Agus/Facultad/Digital 3/dig3/TUVIEJAENTANGA/Reloj.vhd".
WARNING:Xst:1780 - Signal <resetclk> is never used or assigned.
    Found 3-bit register for signal <Count>.
    Found 1-bit register for signal <readyf>.
    Summary:
	inferred   4 D-type flip-flop(s).
Unit <Reloj> synthesized.


Synthesizing Unit <IRQControl>.
    Related source file is "E:/Agus/Facultad/Digital 3/dig3/TUVIEJAENTANGA/IRQControl.vhd".
WARNING:Xst:647 - Input <Dir<19:16>> is never used.
WARNING:Xst:647 - Input <Dir<13:1>> is never used.
WARNING:Xst:737 - Found 8-bit latch for signal <IRQE>.
WARNING:Xst:737 - Found 1-bit latch for signal <IRQR>.
WARNING:Xst:737 - Found 8-bit latch for signal <S>.
WARNING:Xst:737 - Found 1-bit latch for signal <end1>.
WARNING:Xst:2734 - Property "use_dsp48" is not applicable for this technology.
    Found 8-bit tristate buffer for signal <Data>.
    Found 2-bit register for signal <cuenta>.
    Found 2-bit adder for signal <cuenta$addsub0000> created at line 76.
    Found 1-bit register for signal <flag>.
    Found 3-bit register for signal <reg>.
    Summary:
	inferred   6 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   8 Tristate(s).
Unit <IRQControl> synthesized.


Synthesizing Unit <LatchBHE>.
    Related source file is "E:/Agus/Facultad/Digital 3/dig3/TUVIEJAENTANGA/LatchBHE.vhd".
WARNING:Xst:737 - Found 1-bit latch for signal <BHEL>.
Unit <LatchBHE> synthesized.


Synthesizing Unit <schematic>.
    Related source file is "E:/Agus/Facultad/Digital 3/dig3/TUVIEJAENTANGA/schematic.vhf".
Unit <schematic> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 2-bit adder                                           : 1
# Registers                                            : 5
 1-bit register                                        : 2
 2-bit register                                        : 1
 3-bit register                                        : 2
# Latches                                              : 7
 1-bit latch                                           : 3
 20-bit latch                                          : 1
 8-bit latch                                           : 3
# Tristates                                            : 3
 16-bit tristate buffer                                : 2
 8-bit tristate buffer                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Loading device for application Rf_Device from file '3s500e.nph' in environment E:\Program Files (x86)\Xinlix.
WARNING:Xst:1293 - FF/Latch  <cuenta_0> has a constant value of 0 in block <XLXI_14>.
WARNING:Xst:1294 - Latch <0> is equivalent to a wire in block <IRQR>.
WARNING:Xst:1294 - Latch <0> is equivalent to a wire in block <0>.
WARNING:Xst:1294 - Latch <0> is equivalent to a wire in block <1>.
WARNING:Xst:1294 - Latch <0> is equivalent to a wire in block <2>.
WARNING:Xst:1294 - Latch <0> is equivalent to a wire in block <3>.
WARNING:Xst:1294 - Latch <0> is equivalent to a wire in block <4>.
WARNING:Xst:1294 - Latch <0> is equivalent to a wire in block <5>.
WARNING:Xst:1294 - Latch <0> is equivalent to a wire in block <6>.
WARNING:Xst:1294 - Latch <0> is equivalent to a wire in block <7>.
WARNING:Xst:1294 - Latch <0> is equivalent to a wire in block <end1>.
WARNING:Xst:1293 - FF/Latch  <cuenta_1> has a constant value of 0 in block <XLXI_14>.
WARNING:Xst:2677 - Node <flag> of sequential type is unconnected in block <XLXI_14>.
WARNING:Xst:2677 - Node <reg_0> of sequential type is unconnected in block <XLXI_14>.
WARNING:Xst:2677 - Node <reg_1> of sequential type is unconnected in block <XLXI_14>.
WARNING:Xst:2677 - Node <reg_2> of sequential type is unconnected in block <XLXI_14>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 2-bit adder                                           : 1
# Registers                                            : 10
 Flip-Flops                                            : 10
# Latches                                              : 7
 1-bit latch                                           : 3
 20-bit latch                                          : 1
 8-bit latch                                           : 3

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1293 - FF/Latch  <cuenta_0> has a constant value of 0 in block <IRQControl>.
WARNING:Xst:1294 - Latch <end1> is equivalent to a wire in block <IRQControl>.
WARNING:Xst:1294 - Latch <IRQR> is equivalent to a wire in block <IRQControl>.
WARNING:Xst:1294 - Latch <S_0> is equivalent to a wire in block <IRQControl>.
WARNING:Xst:1294 - Latch <S_1> is equivalent to a wire in block <IRQControl>.
WARNING:Xst:1294 - Latch <S_2> is equivalent to a wire in block <IRQControl>.
WARNING:Xst:1294 - Latch <S_3> is equivalent to a wire in block <IRQControl>.
WARNING:Xst:1294 - Latch <S_4> is equivalent to a wire in block <IRQControl>.
WARNING:Xst:1294 - Latch <S_5> is equivalent to a wire in block <IRQControl>.
WARNING:Xst:1294 - Latch <S_6> is equivalent to a wire in block <IRQControl>.
WARNING:Xst:1294 - Latch <S_7> is equivalent to a wire in block <IRQControl>.
WARNING:Xst:2677 - Node <cuenta_1> of sequential type is unconnected in block <IRQControl>.
WARNING:Xst:2677 - Node <flag> of sequential type is unconnected in block <IRQControl>.
WARNING:Xst:2677 - Node <reg_0> of sequential type is unconnected in block <IRQControl>.
WARNING:Xst:2677 - Node <reg_1> of sequential type is unconnected in block <IRQControl>.
WARNING:Xst:2677 - Node <reg_2> of sequential type is unconnected in block <IRQControl>.
WARNING:Xst:2677 - Node <XLXI_3/Reg_7> of sequential type is unconnected in block <schematic>.
WARNING:Xst:2677 - Node <XLXI_3/Reg_6> of sequential type is unconnected in block <schematic>.
WARNING:Xst:2677 - Node <XLXI_3/Reg_2> of sequential type is unconnected in block <schematic>.
WARNING:Xst:2677 - Node <XLXI_3/Reg_1> of sequential type is unconnected in block <schematic>.
WARNING:Xst:2677 - Node <XLXI_3/Reg_0> of sequential type is unconnected in block <schematic>.
WARNING:Xst:2040 - Unit schematic: 8 multi-source signals are replaced by logic (pull-up yes): Puertos<0>_MLTSRCEDGE, Puertos<1>_MLTSRCEDGE, Puertos<2>_MLTSRCEDGE, Puertos<3>_MLTSRCEDGE, Puertos<4>_MLTSRCEDGE, Puertos<5>_MLTSRCEDGE, Puertos<6>_MLTSRCEDGE, Puertos<7>_MLTSRCEDGE.

Optimizing unit <schematic> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block schematic, actual ratio is 0.
Latch XLXI_1/S_19 has been replicated 1 time(s) to handle iob=true attribute.
Latch XLXI_1/S_18 has been replicated 1 time(s) to handle iob=true attribute.
Latch XLXI_1/S_15 has been replicated 1 time(s) to handle iob=true attribute.
Latch XLXI_1/S_14 has been replicated 1 time(s) to handle iob=true attribute.
Latch XLXI_1/S_0 has been replicated 1 time(s) to handle iob=true attribute.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 4
 Flip-Flops                                            : 4

=========================================================================

=========================================================================
*                          Partition Report                             *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : schematic.ngr
Top Level Output File Name         : schematic
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : NO

Design Statistics
# IOs                              : 86

Cell Usage :
# BELS                             : 68
#      GND                         : 1
#      INV                         : 3
#      LUT2                        : 14
#      LUT3                        : 20
#      LUT4                        : 21
#      MUXF5                       : 4
#      OR2                         : 4
#      VCC                         : 1
# FlipFlops/Latches                : 41
#      FD                          : 3
#      FDR                         : 1
#      LD                          : 26
#      LDCE_1                      : 8
#      LDE                         : 3
# Clock Buffers                    : 2
#      BUFGP                       : 2
# IO Buffers                       : 83
#      IBUF                        : 20
#      IOBUF                       : 32
#      OBUF                        : 31
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500efg320-4 

 Number of Slices:                      31  out of   4656     0%  
 Number of Slice Flip Flops:            17  out of   9312     0%  
 Number of 4 input LUTs:                58  out of   9312     0%  
 Number of IOs:                         86
 Number of bonded IOBs:                 85  out of    232    36%  
    IOB Flip Flops:                     24
 Number of GCLKs:                        2  out of     24     8%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
---------------------------------------------+------------------------+-------+
Clock Signal                                 | Clock buffer(FF name)  | Load  |
---------------------------------------------+------------------------+-------+
CLK                                          | BUFGP                  | 4     |
Ale                                          | BUFGP                  | 26    |
XLXI_3/Reg_and0000(XLXI_3/Reg_and00001:O)    | NONE(*)(XLXI_3/Reg_3)  | 3     |
XLXI_14/IRQE_not0001(XLXI_14/IRQE_not00011:O)| NONE(*)(XLXI_14/IRQE_2)| 8     |
---------------------------------------------+------------------------+-------+
(*) These 2 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+------------------------+-------+
Control Signal                     | Buffer(FF name)        | Load  |
-----------------------------------+------------------------+-------+
ResetMicro_OBUF(XST_VCC:P)         | NONE(XLXI_14/IRQE_2)   | 8     |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 1.346ns (Maximum Frequency: 742.942MHz)
   Minimum input arrival time before clock: 3.673ns
   Maximum output required time after clock: 10.170ns
   Maximum combinational path delay: 11.022ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK'
  Clock period: 1.346ns (frequency: 742.942MHz)
  Total number of paths / destination ports: 3 / 3
-------------------------------------------------------------------------
Delay:               1.346ns (Levels of Logic = 0)
  Source:            XLXI_6/Count_1 (FF)
  Destination:       XLXI_6/Count_2 (FF)
  Source Clock:      CLK rising
  Destination Clock: CLK rising

  Data Path: XLXI_6/Count_1 to XLXI_6/Count_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.591   0.447  XLXI_6/Count_1 (XLXI_6/Count_1)
     FD:D                      0.308          XLXI_6/Count_2
    ----------------------------------------
    Total                      1.346ns (0.899ns logic, 0.447ns route)
                                       (66.8% logic, 33.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLK'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.673ns (Levels of Logic = 2)
  Source:            ReadyIN (PAD)
  Destination:       XLXI_6/readyf (FF)
  Destination Clock: CLK rising

  Data Path: ReadyIN to XLXI_6/readyf
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   1.218   0.420  ReadyIN_IBUF (ReadyIN_IBUF)
     INV:I->O              1   0.704   0.420  XLXI_6/IOReady_inv1_INV_0 (XLXI_6/IOReady_inv)
     FDR:R                     0.911          XLXI_6/readyf
    ----------------------------------------
    Total                      3.673ns (2.833ns logic, 0.840ns route)
                                       (77.1% logic, 22.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'Ale'
  Total number of paths / destination ports: 26 / 26
-------------------------------------------------------------------------
Offset:              2.057ns (Levels of Logic = 1)
  Source:            ADl<0> (PAD)
  Destination:       XLXI_1/S_0 (LATCH)
  Destination Clock: Ale falling

  Data Path: ADl<0> to XLXI_1/S_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IOBUF:IO->O           3   1.218   0.531  ADl_0_IOBUF (N277)
     LD:D                      0.308          XLXI_1/S_0
    ----------------------------------------
    Total                      2.057ns (1.526ns logic, 0.531ns route)
                                       (74.2% logic, 25.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'XLXI_3/Reg_and0000'
  Total number of paths / destination ports: 9 / 6
-------------------------------------------------------------------------
Offset:              3.595ns (Levels of Logic = 2)
  Source:            WR (PAD)
  Destination:       XLXI_3/Reg_5 (LATCH)
  Destination Clock: XLXI_3/Reg_and0000 falling

  Data Path: WR to XLXI_3/Reg_5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             4   1.218   0.587  WR_IBUF (WR_IBUF)
     INV:I->O              3   0.704   0.531  XLXI_3/Reg_0_0_not00001_INV_0 (XLXI_3/Reg_0_0_not0000)
     LDE:GE                    0.555          XLXI_3/Reg_5
    ----------------------------------------
    Total                      3.595ns (2.477ns logic, 1.118ns route)
                                       (68.9% logic, 31.1% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'XLXI_14/IRQE_not0001'
  Total number of paths / destination ports: 8 / 8
-------------------------------------------------------------------------
Offset:              1.973ns (Levels of Logic = 1)
  Source:            Puertos<7> (PAD)
  Destination:       XLXI_14/IRQE_7 (LATCH)
  Destination Clock: XLXI_14/IRQE_not0001 rising

  Data Path: Puertos<7> to XLXI_14/IRQE_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IOBUF:IO->O           2   1.218   0.447  Puertos_7_IOBUF (ADl_7_IOBUF)
     LDCE_1:D                  0.308          XLXI_14/IRQE_7
    ----------------------------------------
    Total                      1.973ns (1.526ns logic, 0.447ns route)
                                       (77.3% logic, 22.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Ale'
  Total number of paths / destination ports: 97 / 32
-------------------------------------------------------------------------
Offset:              10.170ns (Levels of Logic = 6)
  Source:            XLXI_1/S_14 (LATCH)
  Destination:       Puertos<3> (PAD)
  Source Clock:      Ale falling

  Data Path: XLXI_1/S_14 to Puertos<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LD:G->Q               3   0.676   0.706  XLXI_1/S_14 (XLXI_1/S_14)
     LUT2:I0->O            5   0.704   0.668  XLXI_14/CS_and00001 (XLXI_14/CS_and0000)
     LUT4:I2->O            8   0.704   0.792  XLXI_14/Data_mux0000<7>21 (Puertos<0>_MLTSRCEDGELogicTrst_map5)
     LUT3:I2->O            1   0.704   0.000  Puertos<3>_MLTSRCEDGELogicTrst82 (N334)
     MUXF5:I0->O           1   0.321   0.499  Puertos<3>_MLTSRCEDGELogicTrst8_f5 (Puertos<3>_MLTSRCEDGELogicTrst_map4)
     LUT4:I1->O            1   0.704   0.420  Puertos<3>_MLTSRCEDGELogicTrst32 (Puertos<3>_MLTSRCEDGE)
     IOBUF:I->IO               3.272          Puertos_3_IOBUF (Puertos<3>)
    ----------------------------------------
    Total                     10.170ns (7.085ns logic, 3.085ns route)
                                       (69.7% logic, 30.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLK'
  Total number of paths / destination ports: 4 / 2
-------------------------------------------------------------------------
Offset:              5.609ns (Levels of Logic = 2)
  Source:            XLXI_6/Count_2 (FF)
  Destination:       ClkMicro (PAD)
  Source Clock:      CLK rising

  Data Path: XLXI_6/Count_2 to ClkMicro
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.591   0.622  XLXI_6/Count_2 (XLXI_6/Count_2)
     LUT3:I0->O            1   0.704   0.420  XLXI_6/Mclk_cmp_eq00001 (ClkMicro_OBUF)
     OBUF:I->O                 3.272          ClkMicro_OBUF (ClkMicro)
    ----------------------------------------
    Total                      5.609ns (4.567ns logic, 1.042ns route)
                                       (81.4% logic, 18.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_14/IRQE_not0001'
  Total number of paths / destination ports: 46 / 8
-------------------------------------------------------------------------
Offset:              10.140ns (Levels of Logic = 6)
  Source:            XLXI_14/IRQE_0 (LATCH)
  Destination:       Puertos<7> (PAD)
  Source Clock:      XLXI_14/IRQE_not0001 rising

  Data Path: XLXI_14/IRQE_0 to Puertos<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDCE_1:G->Q           4   0.676   0.762  XLXI_14/IRQE_0 (XLXI_14/IRQE_0)
     LUT4:I0->O            1   0.704   0.000  XLXI_14/Data_mux0000<2>111 (N335)
     MUXF5:I1->O           5   0.321   0.712  XLXI_14/Data_mux0000<2>11_f5 (N10)
     LUT4:I1->O            3   0.704   0.706  XLXI_14/Data_mux0000<7>31 (N9)
     LUT2:I0->O            1   0.704   0.455  Puertos<7>_MLTSRCEDGELogicTrst23 (Puertos<7>_MLTSRCEDGELogicTrst_map11)
     LUT4:I2->O            1   0.704   0.420  Puertos<7>_MLTSRCEDGELogicTrst54 (Puertos<7>_MLTSRCEDGE)
     IOBUF:I->IO               3.272          Puertos_7_IOBUF (Puertos<7>)
    ----------------------------------------
    Total                     10.140ns (7.085ns logic, 3.055ns route)
                                       (69.9% logic, 30.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_3/Reg_and0000'
  Total number of paths / destination ports: 9 / 3
-------------------------------------------------------------------------
Offset:              5.778ns (Levels of Logic = 2)
  Source:            XLXI_3/Reg_5 (LATCH)
  Destination:       CHIPs<2> (PAD)
  Source Clock:      XLXI_3/Reg_and0000 falling

  Data Path: XLXI_3/Reg_5 to CHIPs<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     LDE:G->Q              3   0.676   0.706  XLXI_3/Reg_5 (XLXI_3/Reg_5)
     LUT3:I0->O            1   0.704   0.420  XLXI_3/S<2>1 (CHIPs_2_OBUF)
     OBUF:I->O                 3.272          CHIPs_2_OBUF (CHIPs<2>)
    ----------------------------------------
    Total                      5.778ns (4.652ns logic, 1.126ns route)
                                       (80.5% logic, 19.5% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 259 / 36
-------------------------------------------------------------------------
Delay:               11.022ns (Levels of Logic = 6)
  Source:            INTA (PAD)
  Destination:       Puertos<7> (PAD)

  Data Path: INTA to Puertos<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             9   1.218   0.995  INTA_IBUF (INTA_IBUF)
     LUT4:I0->O            5   0.704   0.808  XLXI_14/Data_and00021 (XLXI_14/Data_not0001_inv)
     LUT3:I0->O           16   0.704   1.069  Puertos<0>_MLTSRCEDGELogicTrst21 (N111)
     LUT3:I2->O            1   0.704   0.424  Puertos<0>_MLTSRCEDGELogicTrst5 (Puertos<0>_MLTSRCEDGELogicTrst_map2)
     LUT4:I3->O            1   0.704   0.420  Puertos<0>_MLTSRCEDGELogicTrst34 (Puertos<0>_MLTSRCEDGE)
     IOBUF:I->IO               3.272          Puertos_0_IOBUF (Puertos<0>)
    ----------------------------------------
    Total                     11.022ns (7.306ns logic, 3.716ns route)
                                       (66.3% logic, 33.7% route)

=========================================================================
CPU : 5.15 / 5.28 s | Elapsed : 5.00 / 5.00 s
 
--> 

Total memory usage is 210312 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   52 (   0 filtered)
Number of infos    :    4 (   0 filtered)

