git clone --depth 1 --no-tags https://github.com/BNiVeDiTa29/Formal-Verification-Project.git f:/verilog_sva_gh_scraper/data/full_repos/770627967
git clone --depth 1 --no-tags https://github.com/gunnchOS3k/lab1_eg3573_ece_6443.git f:/verilog_sva_gh_scraper/data/full_repos/778523272
git clone --depth 1 --no-tags https://github.com/vincentzhang6130/My-First-UVM-Verification.git f:/verilog_sva_gh_scraper/data/full_repos/778894067
git clone --depth 1 --no-tags https://github.com/damar-marin/fpga-expendedora.git f:/verilog_sva_gh_scraper/data/full_repos/779102472
git clone --depth 1 --no-tags https://github.com/JuniorBrice/PARAMETERIZED-ASYNC-FIFO.git f:/verilog_sva_gh_scraper/data/full_repos/778942541
git clone --depth 1 --no-tags https://github.com/Shakil06/EEE458_VLSICircuitsDesignIILab_Project.git f:/verilog_sva_gh_scraper/data/full_repos/779831463
git clone --depth 1 --no-tags https://github.com/sriram1106/edxpython.git f:/verilog_sva_gh_scraper/data/full_repos/780519968
git clone --depth 1 --no-tags https://github.com/krasnoteh/Floyds-algoritm-on-verilog.git f:/verilog_sva_gh_scraper/data/full_repos/781155372
git clone --depth 1 --no-tags https://github.com/ChinmayBhide154/FPGA-Motor-Controller.git f:/verilog_sva_gh_scraper/data/full_repos/778537682
git clone --depth 1 --no-tags https://github.com/turri21/KEY_Test-neptuno.git f:/verilog_sva_gh_scraper/data/full_repos/780191150
git clone --depth 1 --no-tags https://github.com/noahelec/RISC-Machine-CPU-Project.git f:/verilog_sva_gh_scraper/data/full_repos/782800136
git clone --depth 1 --no-tags https://github.com/EvgenyCeed/gf_muls.git f:/verilog_sva_gh_scraper/data/full_repos/776368229
git clone --depth 1 --no-tags https://github.com/2024-Spring-SoC/lab3.git f:/verilog_sva_gh_scraper/data/full_repos/779173035
git clone --depth 1 --no-tags https://github.com/leave753951963/master_project1.git f:/verilog_sva_gh_scraper/data/full_repos/778982305
git clone --depth 1 --no-tags https://github.com/fpga2fun/hdl_mod.git f:/verilog_sva_gh_scraper/data/full_repos/784138707
git clone --depth 1 --no-tags https://github.com/Matthew-Bowlby/ECE551-Proj.git f:/verilog_sva_gh_scraper/data/full_repos/784407452
git clone --depth 1 --no-tags https://github.com/Yashaswini-19/Synchronous_FIFO_.git f:/verilog_sva_gh_scraper/data/full_repos/777878090
git clone --depth 1 --no-tags https://github.com/MrMunoz/aes_ofdm_baseband.git f:/verilog_sva_gh_scraper/data/full_repos/780560508
git clone --depth 1 --no-tags https://github.com/ananya343B/b_float_mac.git f:/verilog_sva_gh_scraper/data/full_repos/782444191
git clone --depth 1 --no-tags https://github.com/geanjrii/Contador.git f:/verilog_sva_gh_scraper/data/full_repos/785966662
git clone --depth 1 --no-tags https://github.com/parvathy10/verification-of-4-bit-multiplier.git f:/verilog_sva_gh_scraper/data/full_repos/769389372
git clone --depth 1 --no-tags https://github.com/MahmouodMagdi/64-bit-Single-Cycle-RISC-V-Core.git f:/verilog_sva_gh_scraper/data/full_repos/770108805
git clone --depth 1 --no-tags https://github.com/Arunvaishnav7435/while_loop.git f:/verilog_sva_gh_scraper/data/full_repos/770203079
git clone --depth 1 --no-tags https://github.com/dvdsosa/DPUCZDX8G-IP.git f:/verilog_sva_gh_scraper/data/full_repos/773902248
git clone --depth 1 --no-tags https://github.com/mohit-verma-mv/starting_test_by_start_method.git f:/verilog_sva_gh_scraper/data/full_repos/774357606
git clone --depth 1 --no-tags https://github.com/hafizmuhammadahmad01/lab_6.git f:/verilog_sva_gh_scraper/data/full_repos/774234389
git clone --depth 1 --no-tags https://github.com/gjconwell/ECSE_6680.git f:/verilog_sva_gh_scraper/data/full_repos/771290064
git clone --depth 1 --no-tags https://github.com/Rahma-Aly/Elevator-Controller.git f:/verilog_sva_gh_scraper/data/full_repos/773970848
git clone --depth 1 --no-tags https://github.com/plexlad/digital-circuits-verilog-3.git f:/verilog_sva_gh_scraper/data/full_repos/775116092
git clone --depth 1 --no-tags https://github.com/saira-ijaz/lab_7.git f:/verilog_sva_gh_scraper/data/full_repos/777330704
git clone --depth 1 --no-tags https://github.com/eve-wils/lab3.git f:/verilog_sva_gh_scraper/data/full_repos/777305681
git clone --depth 1 --no-tags https://github.com/huynguyendinhhcmut/lab1_ex2.git f:/verilog_sva_gh_scraper/data/full_repos/776422770
git clone --depth 1 --no-tags https://github.com/SeanMarotta/DPUCZDX8G_VAI_v3.0.git f:/verilog_sva_gh_scraper/data/full_repos/778665400
git clone --depth 1 --no-tags https://github.com/parvathy10/adder-verification.git f:/verilog_sva_gh_scraper/data/full_repos/778260443
git clone --depth 1 --no-tags https://github.com/Spencillian/PianoTilesChip18224.git f:/verilog_sva_gh_scraper/data/full_repos/780694753
git clone --depth 1 --no-tags https://github.com/DmitryZlobec/hdmi.git f:/verilog_sva_gh_scraper/data/full_repos/782114477
git clone --depth 1 --no-tags https://github.com/estebandenombre/RISC-V.git f:/verilog_sva_gh_scraper/data/full_repos/781994859
git clone --depth 1 --no-tags https://github.com/Vadoseg/TESTING.git f:/verilog_sva_gh_scraper/data/full_repos/783015825
git clone --depth 1 --no-tags https://github.com/orzohar1409/sim3.git f:/verilog_sva_gh_scraper/data/full_repos/781874662
git clone --depth 1 --no-tags https://github.com/notkuroneko/decade_clock_verilog.git f:/verilog_sva_gh_scraper/data/full_repos/777275681
git clone --depth 1 --no-tags https://github.com/OlegPM/i2c_uart.git f:/verilog_sva_gh_scraper/data/full_repos/778972622
git clone --depth 1 --no-tags https://github.com/chenpeijun256/multi_core_riscv.git f:/verilog_sva_gh_scraper/data/full_repos/778654450
git clone --depth 1 --no-tags https://github.com/huynguyendinhhcmut/lab1_ex3.git f:/verilog_sva_gh_scraper/data/full_repos/776423118
git clone --depth 1 --no-tags https://github.com/hexmaster111/TinyMcu_TestingAround.git f:/verilog_sva_gh_scraper/data/full_repos/780098632
git clone --depth 1 --no-tags https://github.com/FordMiki/hardware-multi-layer-perceptron.git f:/verilog_sva_gh_scraper/data/full_repos/779690099
git clone --depth 1 --no-tags https://github.com/MasterPlayer/mp_irq_generator.git f:/verilog_sva_gh_scraper/data/full_repos/783330833
git clone --depth 1 --no-tags https://github.com/expologtechno/AHB_memory_002.git f:/verilog_sva_gh_scraper/data/full_repos/770217195
git clone --depth 1 --no-tags https://github.com/aakash-n-gupta/SynthCraft.git f:/verilog_sva_gh_scraper/data/full_repos/783187529
git clone --depth 1 --no-tags https://github.com/SparshJohri/DAV_Capstone.git f:/verilog_sva_gh_scraper/data/full_repos/781156828
git clone --depth 1 --no-tags https://github.com/qingjie1908/Verilog_Learning.git f:/verilog_sva_gh_scraper/data/full_repos/775895015
git clone --depth 1 --no-tags https://github.com/RehanQasim-dev/FYP.git f:/verilog_sva_gh_scraper/data/full_repos/767965975
git clone --depth 1 --no-tags https://github.com/Alirezabln/Galaga.git f:/verilog_sva_gh_scraper/data/full_repos/783074202
git clone --depth 1 --no-tags https://github.com/ayandeephazra/QCScheduler.git f:/verilog_sva_gh_scraper/data/full_repos/774932353
git clone --depth 1 --no-tags https://github.com/NaveenktThummala/SV_Project.git f:/verilog_sva_gh_scraper/data/full_repos/771147302
git clone --depth 1 --no-tags https://github.com/Mahjabeen632/lab_5.git f:/verilog_sva_gh_scraper/data/full_repos/773893910
git clone --depth 1 --no-tags https://github.com/parvathy10/uart-verification.git f:/verilog_sva_gh_scraper/data/full_repos/774942391
git clone --depth 1 --no-tags https://github.com/andreemedeiros/Adder-UVM.git f:/verilog_sva_gh_scraper/data/full_repos/776656815
git clone --depth 1 --no-tags https://github.com/Arunvaishnav7435/deep_shallow_copy.git f:/verilog_sva_gh_scraper/data/full_repos/777769849
git clone --depth 1 --no-tags https://github.com/TayybaShafiq/Lab7.git f:/verilog_sva_gh_scraper/data/full_repos/777868600
git clone --depth 1 --no-tags https://github.com/leave753951963/master_project.git f:/verilog_sva_gh_scraper/data/full_repos/778978182
git clone --depth 1 --no-tags https://github.com/grahampfeifer1/EE-3954-Project-1.git f:/verilog_sva_gh_scraper/data/full_repos/777003600
git clone --depth 1 --no-tags https://github.com/egeipekci/CS223.git f:/verilog_sva_gh_scraper/data/full_repos/779037302
git clone --depth 1 --no-tags https://github.com/davidz1234567890/lab44.git f:/verilog_sva_gh_scraper/data/full_repos/776884755
git clone --depth 1 --no-tags https://github.com/curtis-mccormick/FinalProject.git f:/verilog_sva_gh_scraper/data/full_repos/780536398
git clone --depth 1 --no-tags https://github.com/LakshmiRajkumarM/Decoder-3_8-Verification.git f:/verilog_sva_gh_scraper/data/full_repos/779905290
git clone --depth 1 --no-tags https://github.com/theo-wolff/pcsn.git f:/verilog_sva_gh_scraper/data/full_repos/780415767
git clone --depth 1 --no-tags https://github.com/CitronSeason/hdmi_tx_test.git f:/verilog_sva_gh_scraper/data/full_repos/779354982
git clone --depth 1 --no-tags https://github.com/aaroncpascua/464_Project.git f:/verilog_sva_gh_scraper/data/full_repos/780707971
git clone --depth 1 --no-tags https://github.com/Abdullah-61/Pipeline.git f:/verilog_sva_gh_scraper/data/full_repos/780793028
git clone --depth 1 --no-tags https://github.com/dcmid/fifo.git f:/verilog_sva_gh_scraper/data/full_repos/770820415
git clone --depth 1 --no-tags https://github.com/daedeleus/4-Bit-shift-register.git f:/verilog_sva_gh_scraper/data/full_repos/770436977
git clone --depth 1 --no-tags https://github.com/BaronLuisYoung/ECE194BB_Final_Project.git f:/verilog_sva_gh_scraper/data/full_repos/770645394
git clone --depth 1 --no-tags https://github.com/Navneet-Singh20/Ethernet_SV.git f:/verilog_sva_gh_scraper/data/full_repos/768771962
git clone --depth 1 --no-tags https://github.com/Navneet-Singh20/Sync_FIFO_DT.git f:/verilog_sva_gh_scraper/data/full_repos/769021521
git clone --depth 1 --no-tags https://github.com/david4270/concepts-verilog.git f:/verilog_sva_gh_scraper/data/full_repos/769695393
git clone --depth 1 --no-tags https://github.com/rohith2h2/slow-clock-to-fast-clock-Synchronizer.git f:/verilog_sva_gh_scraper/data/full_repos/770060310
git clone --depth 1 --no-tags https://github.com/spencercheese/uxn-multi.git f:/verilog_sva_gh_scraper/data/full_repos/767898961
git clone --depth 1 --no-tags https://github.com/Rachana-Kaparthi/reconfigurable_PE.git f:/verilog_sva_gh_scraper/data/full_repos/782318329
git clone --depth 1 --no-tags https://github.com/oluseye-akomolede/fp_adder_testbench_main.git f:/verilog_sva_gh_scraper/data/full_repos/782199947
git clone --depth 1 --no-tags https://github.com/OOPSLA24-Verilock/verilock.git f:/verilog_sva_gh_scraper/data/full_repos/781483415
git clone --depth 1 --no-tags https://github.com/trdenton/ece1718_project_p2.git f:/verilog_sva_gh_scraper/data/full_repos/783388461
git clone --depth 1 --no-tags https://github.com/ariclia/TSC2024NEW.git f:/verilog_sva_gh_scraper/data/full_repos/770248360
git clone --depth 1 --no-tags https://github.com/esthw/cva6_cordic.git f:/verilog_sva_gh_scraper/data/full_repos/783576637
git clone --depth 1 --no-tags https://github.com/wandwan/141l.git f:/verilog_sva_gh_scraper/data/full_repos/783967318
git clone --depth 1 --no-tags https://github.com/ubc-subbots/Sound-Localization-Firmware.git f:/verilog_sva_gh_scraper/data/full_repos/773529413
git clone --depth 1 --no-tags https://github.com/oluseye-akomolede/PCI-E-Architecture.git f:/verilog_sva_gh_scraper/data/full_repos/784092537
git clone --depth 1 --no-tags https://github.com/Daniel4bit/RISC-V_HDP.git f:/verilog_sva_gh_scraper/data/full_repos/768032389
git clone --depth 1 --no-tags https://github.com/Matthew-Otto/Goldschmidt-div-sqrt.git f:/verilog_sva_gh_scraper/data/full_repos/780630467
git clone --depth 1 --no-tags https://github.com/aGhandhii/gb-apu.git f:/verilog_sva_gh_scraper/data/full_repos/784048448
git clone --depth 1 --no-tags https://github.com/rntvilela/sprv32.git f:/verilog_sva_gh_scraper/data/full_repos/784388600
git clone --depth 1 --no-tags https://github.com/kiwanowski/defmon-mister-sync.git f:/verilog_sva_gh_scraper/data/full_repos/784401591
git clone --depth 1 --no-tags https://github.com/KINGFIOX/digital.git f:/verilog_sva_gh_scraper/data/full_repos/785515171
git clone --depth 1 --no-tags https://github.com/geanjrii/Fechadura.git f:/verilog_sva_gh_scraper/data/full_repos/785966845
