static int F_1 ( T_1 * V_1 )\r\n{\r\nswitch ( F_2 ( * V_1 ) ) {\r\ncase V_2 :\r\nswitch ( F_3 ( * V_1 ) ) {\r\ncase V_3 :\r\ncase V_4 :\r\nreturn 1 ;\r\n}\r\nbreak;\r\ncase V_5 :\r\nswitch ( F_4 ( * V_1 ) ) {\r\ncase V_6 :\r\ncase V_7 :\r\ncase V_8 :\r\ncase V_9 :\r\ncase V_10 :\r\ncase V_11 :\r\ncase V_12 :\r\ncase V_13 :\r\nreturn 1 ;\r\n}\r\nbreak;\r\ncase V_14 :\r\ncase V_15 :\r\ncase V_16 :\r\ncase V_17 :\r\ncase V_18 :\r\ncase V_19 :\r\ncase V_20 :\r\ncase V_21 :\r\ncase V_22 :\r\ncase V_23 :\r\ncase V_24 :\r\nreturn 1 ;\r\ncase V_25 :\r\ncase V_26 :\r\ncase V_27 :\r\ncase V_28 :\r\nif ( F_5 ( * V_1 ) == V_29 )\r\nreturn 1 ;\r\nbreak;\r\n}\r\nreturn 0 ;\r\n}\r\nstatic inline int F_6 ( struct V_30 * V_31 )\r\n{\r\nif ( V_32 )\r\nreturn V_31 -> V_33 & V_34 ;\r\n#ifdef F_7\r\nreturn ! F_8 ( V_35 ) ;\r\n#else\r\nreturn 0 ;\r\n#endif\r\n}\r\nstatic int F_9 ( struct V_30 * V_31 , struct V_36 * V_37 ,\r\nvoid * T_2 * V_38 )\r\n{\r\nT_1 V_39 ;\r\nunsigned long V_40 , V_41 ;\r\nunsigned int V_42 ;\r\nif ( ! F_10 ( V_43 , V_31 -> V_44 , sizeof( T_1 ) ) ) {\r\nF_11 ( V_45 ) ;\r\n* V_38 = ( T_1 T_2 * ) V_31 -> V_44 ;\r\nreturn V_46 ;\r\n}\r\nif ( F_12 ( V_39 , ( T_1 T_2 * ) V_31 -> V_44 ) ) {\r\nF_11 ( V_45 ) ;\r\n* V_38 = ( T_1 T_2 * ) V_31 -> V_44 ;\r\nreturn V_47 ;\r\n}\r\nif ( ( V_31 -> V_48 & V_49 ) && ! F_1 ( & V_39 ) )\r\nV_31 -> V_48 &= ~ V_49 ;\r\nif ( V_31 -> V_48 & V_49 ) {\r\nV_40 = V_31 -> V_44 + 4 ;\r\nif ( F_13 ( V_31 ) ) {\r\n#ifdef F_14\r\nF_15 ( L_1 ,\r\n( void * ) ( V_31 -> V_44 ) ) ;\r\n#endif\r\nreturn V_50 ;\r\n}\r\nif ( ! F_10 ( V_43 , V_40 , sizeof( T_1 ) ) ) {\r\nF_11 ( V_45 ) ;\r\n* V_38 = ( T_1 T_2 * ) V_40 ;\r\nreturn V_46 ;\r\n}\r\nif ( F_12 ( V_39 , ( T_1 T_2 * ) V_40 ) ) {\r\nF_11 ( V_45 ) ;\r\n* V_38 = ( T_1 T_2 * ) V_40 ;\r\nreturn V_47 ;\r\n}\r\nV_41 = V_31 -> V_44 ;\r\nV_31 -> V_44 = V_40 - 4 ;\r\n} else {\r\nV_40 = V_31 -> V_44 ;\r\nV_41 = V_31 -> V_44 + 4 ;\r\n}\r\nV_51:\r\nF_16 ( V_52 , 1 , V_31 , 0 ) ;\r\nF_11 ( V_53 ) ;\r\nswitch ( F_2 ( V_39 ) ) {\r\ncase V_54 : {\r\nT_3 T_2 * V_55 = ( T_3 T_2 * ) ( V_31 -> V_56 [ F_5 ( V_39 ) ] +\r\nF_17 ( V_39 ) ) ;\r\nT_3 V_57 ;\r\nF_11 ( V_58 ) ;\r\nif ( ! F_10 ( V_43 , V_55 , sizeof( T_3 ) ) ) {\r\nF_11 ( V_45 ) ;\r\n* V_38 = V_55 ;\r\nreturn V_46 ;\r\n}\r\nif ( F_12 ( V_57 , V_55 ) ) {\r\nF_11 ( V_45 ) ;\r\n* V_38 = V_55 ;\r\nreturn V_47 ;\r\n}\r\nF_18 ( V_57 , F_4 ( V_39 ) ) ;\r\nbreak;\r\n}\r\ncase V_59 : {\r\nT_3 T_2 * V_55 = ( T_3 T_2 * ) ( V_31 -> V_56 [ F_5 ( V_39 ) ] +\r\nF_17 ( V_39 ) ) ;\r\nT_3 V_57 ;\r\nF_11 ( V_60 ) ;\r\nF_19 ( V_57 , F_4 ( V_39 ) ) ;\r\nif ( ! F_10 ( V_61 , V_55 , sizeof( T_3 ) ) ) {\r\nF_11 ( V_45 ) ;\r\n* V_38 = V_55 ;\r\nreturn V_46 ;\r\n}\r\nif ( F_20 ( V_57 , V_55 ) ) {\r\nF_11 ( V_45 ) ;\r\n* V_38 = V_55 ;\r\nreturn V_47 ;\r\n}\r\nbreak;\r\n}\r\ncase V_62 : {\r\nT_4 T_2 * V_55 = ( T_4 T_2 * ) ( V_31 -> V_56 [ F_5 ( V_39 ) ] +\r\nF_17 ( V_39 ) ) ;\r\nT_4 V_57 ;\r\nF_11 ( V_58 ) ;\r\nif ( ! F_10 ( V_43 , V_55 , sizeof( T_4 ) ) ) {\r\nF_11 ( V_45 ) ;\r\n* V_38 = V_55 ;\r\nreturn V_46 ;\r\n}\r\nif ( F_12 ( V_57 , V_55 ) ) {\r\nF_11 ( V_45 ) ;\r\n* V_38 = V_55 ;\r\nreturn V_47 ;\r\n}\r\nF_21 ( V_57 , F_4 ( V_39 ) ) ;\r\nbreak;\r\n}\r\ncase V_63 : {\r\nT_4 T_2 * V_55 = ( T_4 T_2 * ) ( V_31 -> V_56 [ F_5 ( V_39 ) ] +\r\nF_17 ( V_39 ) ) ;\r\nT_4 V_57 ;\r\nF_11 ( V_60 ) ;\r\nF_22 ( V_57 , F_4 ( V_39 ) ) ;\r\nif ( ! F_10 ( V_61 , V_55 , sizeof( T_4 ) ) ) {\r\nF_11 ( V_45 ) ;\r\n* V_38 = V_55 ;\r\nreturn V_46 ;\r\n}\r\nif ( F_20 ( V_57 , V_55 ) ) {\r\nF_11 ( V_45 ) ;\r\n* V_38 = V_55 ;\r\nreturn V_47 ;\r\n}\r\nbreak;\r\n}\r\ncase V_26 :\r\nswitch ( F_5 ( V_39 ) ) {\r\n#if F_23 ( V_64 )\r\ncase V_65 :\r\nif ( F_4 ( V_39 ) != 0 ) {\r\nF_19 ( V_31 -> V_56 [ F_4 ( V_39 ) ] ,\r\nF_24 ( V_39 ) ) ;\r\n}\r\nbreak;\r\ncase V_66 :\r\nF_18 ( V_31 -> V_56 [ F_4 ( V_39 ) ] , F_24 ( V_39 ) ) ;\r\nbreak;\r\n#endif\r\ncase V_67 :\r\nif ( F_4 ( V_39 ) != 0 ) {\r\nF_22 ( V_31 -> V_56 [ F_4 ( V_39 ) ] ,\r\nF_24 ( V_39 ) ) ;\r\n}\r\nbreak;\r\ncase V_68 :\r\nF_21 ( V_31 -> V_56 [ F_4 ( V_39 ) ] , F_24 ( V_39 ) ) ;\r\nbreak;\r\ncase V_69 : {\r\nT_4 V_70 ;\r\nif ( F_24 ( V_39 ) == V_71 ) {\r\nV_70 = V_37 -> V_72 ;\r\nV_70 = ( V_70 & ~ V_73 ) |\r\nV_74 [ F_25 ( V_70 ) ] ;\r\n#ifdef F_26\r\nF_15 ( L_2 ,\r\n( void * ) ( V_31 -> V_44 ) ,\r\nF_4 ( V_39 ) , V_70 ) ;\r\n#endif\r\n}\r\nelse if ( F_24 ( V_39 ) == V_75 )\r\nV_70 = 0 ;\r\nelse\r\nV_70 = 0 ;\r\nif ( F_4 ( V_39 ) )\r\nV_31 -> V_56 [ F_4 ( V_39 ) ] = V_70 ;\r\nbreak;\r\n}\r\ncase V_76 : {\r\nT_4 V_70 ;\r\nif ( F_4 ( V_39 ) == 0 )\r\nV_70 = 0 ;\r\nelse\r\nV_70 = V_31 -> V_56 [ F_4 ( V_39 ) ] ;\r\nif ( F_24 ( V_39 ) == V_71 ) {\r\n#ifdef F_26\r\nF_15 ( L_3 ,\r\n( void * ) ( V_31 -> V_44 ) ,\r\nF_4 ( V_39 ) , V_70 ) ;\r\n#endif\r\nV_37 -> V_72 = ( V_70 &\r\n~ ( V_77 | V_73 ) ) |\r\nV_78 [ F_25 ( V_70 ) ] ;\r\n}\r\nif ( ( V_37 -> V_72 >> 5 ) & V_37 -> V_72 & V_79 ) {\r\nreturn V_80 ;\r\n}\r\nbreak;\r\n}\r\ncase V_29 : {\r\nint V_81 = 0 ;\r\nif ( V_31 -> V_48 & V_49 )\r\nreturn V_50 ;\r\n#if V_82 >= 4\r\nV_42 = V_37 -> V_72 & V_83 [ F_4 ( V_39 ) >> 2 ] ;\r\n#else\r\nV_42 = V_37 -> V_72 & V_84 ;\r\n#endif\r\nswitch ( F_4 ( V_39 ) & 3 ) {\r\ncase V_85 :\r\nV_81 = 1 ;\r\ncase V_86 :\r\nV_42 = ! V_42 ;\r\nbreak;\r\ncase V_87 :\r\nV_81 = 1 ;\r\ncase V_88 :\r\nbreak;\r\ndefault:\r\nreturn V_50 ;\r\n}\r\nV_31 -> V_48 |= V_49 ;\r\nif ( V_42 ) {\r\nV_31 -> V_44 += 4 ;\r\nV_41 = ( V_31 -> V_44 +\r\n( F_17 ( V_39 ) << 2 ) ) ;\r\nif ( ! F_10 ( V_43 , V_31 -> V_44 ,\r\nsizeof( T_1 ) ) ) {\r\nF_11 ( V_45 ) ;\r\n* V_38 = ( T_1 T_2 * ) V_31 -> V_44 ;\r\nreturn V_46 ;\r\n}\r\nif ( F_12 ( V_39 ,\r\n( T_1 T_2 * ) V_31 -> V_44 ) ) {\r\nF_11 ( V_45 ) ;\r\n* V_38 = ( T_1 T_2 * ) V_31 -> V_44 ;\r\nreturn V_47 ;\r\n}\r\nswitch ( F_2 ( V_39 ) ) {\r\ncase V_62 :\r\ncase V_63 :\r\n#if ( V_82 >= 2 || F_23 ( V_64 ) )\r\ncase V_54 :\r\ncase V_59 :\r\n#endif\r\ncase V_26 :\r\n#if V_82 >= 4 && V_82 != 32\r\ncase V_28 :\r\n#endif\r\ngoto V_51;\r\n#if V_82 >= 4\r\ncase V_2 :\r\nif ( F_3 ( V_39 ) == V_89 )\r\ngoto V_51;\r\nbreak;\r\n#endif\r\n}\r\nreturn F_27 ( V_31 , V_39 , V_41 ) ;\r\n}\r\nelse {\r\nif ( V_81 ) {\r\nV_31 -> V_44 += 4 ;\r\nV_41 += 4 ;\r\n}\r\n}\r\nbreak;\r\n}\r\ndefault:\r\nif ( ! ( F_5 ( V_39 ) & 0x10 ) )\r\nreturn V_50 ;\r\n{\r\nint V_90 ;\r\nif ( ( V_90 = F_28 ( V_31 , V_37 , V_39 ) ) )\r\nreturn V_90 ;\r\n}\r\n}\r\nbreak;\r\n#if V_82 >= 4 && V_82 != 32\r\ncase V_28 : {\r\nint V_90 = F_29 ( V_31 , V_37 , V_39 , V_38 ) ;\r\nif ( V_90 )\r\nreturn V_90 ;\r\nbreak;\r\n}\r\n#endif\r\n#if V_82 >= 4\r\ncase V_2 :\r\nif ( F_3 ( V_39 ) != V_89 )\r\nreturn V_50 ;\r\nV_42 = V_83 [ F_4 ( V_39 ) >> 2 ] ;\r\nif ( ( ( V_37 -> V_72 & V_42 ) != 0 ) == ( ( F_4 ( V_39 ) & 1 ) != 0 ) )\r\nV_31 -> V_56 [ F_24 ( V_39 ) ] =\r\nV_31 -> V_56 [ F_5 ( V_39 ) ] ;\r\nbreak;\r\n#endif\r\ndefault:\r\nreturn V_50 ;\r\n}\r\nV_31 -> V_44 = V_41 ;\r\nV_31 -> V_48 &= ~ V_49 ;\r\nreturn 0 ;\r\n}\r\nstatic T_5 F_30 ( T_5 V_91 )\r\n{\r\nreturn F_31 ( F_32 ( 0 ) , V_91 ) ;\r\n}\r\nstatic T_5 F_33 ( T_5 V_91 )\r\n{\r\nreturn F_31 ( F_32 ( 0 ) , F_34 ( V_91 ) ) ;\r\n}\r\nstatic T_6 F_35 ( T_6 V_92 )\r\n{\r\nreturn F_36 ( F_37 ( 0 ) , V_92 ) ;\r\n}\r\nstatic T_6 F_38 ( T_6 V_92 )\r\n{\r\nreturn F_36 ( F_37 ( 0 ) , F_39 ( V_92 ) ) ;\r\n}\r\nstatic int F_29 ( struct V_30 * V_31 , struct V_36 * V_37 ,\r\nT_1 V_39 , void * T_2 * V_38 )\r\n{\r\nunsigned V_93 = 0 ;\r\nF_11 ( V_94 ) ;\r\nswitch ( F_40 ( V_39 ) ) {\r\ncase V_95 : {\r\nT_6 (* F_41) ( T_6 , T_6 , T_6 );\r\nT_6 V_96 , V_97 , V_98 , V_99 ;\r\nT_4 T_2 * V_55 ;\r\nT_4 V_57 ;\r\nswitch ( F_3 ( V_39 ) ) {\r\ncase V_100 :\r\nV_55 = ( void T_2 * ) ( V_31 -> V_56 [ F_42 ( V_39 ) ] +\r\nV_31 -> V_56 [ F_43 ( V_39 ) ] ) ;\r\nF_11 ( V_58 ) ;\r\nif ( ! F_10 ( V_43 , V_55 , sizeof( T_4 ) ) ) {\r\nF_11 ( V_45 ) ;\r\n* V_38 = V_55 ;\r\nreturn V_46 ;\r\n}\r\nif ( F_12 ( V_57 , V_55 ) ) {\r\nF_11 ( V_45 ) ;\r\n* V_38 = V_55 ;\r\nreturn V_47 ;\r\n}\r\nF_21 ( V_57 , F_44 ( V_39 ) ) ;\r\nbreak;\r\ncase V_101 :\r\nV_55 = ( void T_2 * ) ( V_31 -> V_56 [ F_42 ( V_39 ) ] +\r\nV_31 -> V_56 [ F_43 ( V_39 ) ] ) ;\r\nF_11 ( V_60 ) ;\r\nF_22 ( V_57 , F_45 ( V_39 ) ) ;\r\nif ( ! F_10 ( V_61 , V_55 , sizeof( T_4 ) ) ) {\r\nF_11 ( V_45 ) ;\r\n* V_38 = V_55 ;\r\nreturn V_46 ;\r\n}\r\nif ( F_46 ( V_57 , V_55 ) ) {\r\nF_11 ( V_45 ) ;\r\n* V_38 = V_55 ;\r\nreturn V_47 ;\r\n}\r\nbreak;\r\ncase V_102 :\r\nF_41 = V_103 ;\r\ngoto V_104;\r\ncase V_105 :\r\nF_41 = V_106 ;\r\ngoto V_104;\r\ncase V_107 :\r\nF_41 = V_108 ;\r\ngoto V_104;\r\ncase V_109 :\r\nF_41 = V_110 ;\r\ngoto V_104;\r\nV_104:\r\nF_47 ( V_97 , F_42 ( V_39 ) ) ;\r\nF_47 ( V_98 , F_45 ( V_39 ) ) ;\r\nF_47 ( V_99 , F_43 ( V_39 ) ) ;\r\nV_96 = (* F_41) ( V_97 , V_98 , V_99 ) ;\r\nF_48 ( V_96 , F_44 ( V_39 ) ) ;\r\nV_111:\r\nif ( F_49 ( V_112 ) )\r\nV_93 |= V_113 | V_114 ;\r\nif ( F_49 ( V_115 ) )\r\nV_93 |= V_116 | V_117 ;\r\nif ( F_49 ( V_118 ) )\r\nV_93 |= V_119 | V_120 ;\r\nif ( F_49 ( V_121 ) )\r\nV_93 |= V_122 | V_123 ;\r\nV_37 -> V_72 = ( V_37 -> V_72 & ~ V_124 ) | V_93 ;\r\nif ( ( V_37 -> V_72 >> 5 ) & V_37 -> V_72 & V_79 ) {\r\nreturn V_80 ;\r\n}\r\nbreak;\r\ndefault:\r\nreturn V_50 ;\r\n}\r\nbreak;\r\n}\r\ncase V_125 : {\r\nT_5 (* F_41) ( T_5 , T_5 , T_5 );\r\nT_5 V_96 , V_97 , V_98 , V_99 ;\r\nT_3 T_2 * V_55 ;\r\nT_3 V_57 ;\r\nswitch ( F_3 ( V_39 ) ) {\r\ncase V_126 :\r\nV_55 = ( void T_2 * ) ( V_31 -> V_56 [ F_42 ( V_39 ) ] +\r\nV_31 -> V_56 [ F_43 ( V_39 ) ] ) ;\r\nF_11 ( V_58 ) ;\r\nif ( ! F_10 ( V_43 , V_55 , sizeof( T_3 ) ) ) {\r\nF_11 ( V_45 ) ;\r\n* V_38 = V_55 ;\r\nreturn V_46 ;\r\n}\r\nif ( F_12 ( V_57 , V_55 ) ) {\r\nF_11 ( V_45 ) ;\r\n* V_38 = V_55 ;\r\nreturn V_47 ;\r\n}\r\nF_18 ( V_57 , F_44 ( V_39 ) ) ;\r\nbreak;\r\ncase V_127 :\r\nV_55 = ( void T_2 * ) ( V_31 -> V_56 [ F_42 ( V_39 ) ] +\r\nV_31 -> V_56 [ F_43 ( V_39 ) ] ) ;\r\nF_11 ( V_60 ) ;\r\nF_19 ( V_57 , F_45 ( V_39 ) ) ;\r\nif ( ! F_10 ( V_61 , V_55 , sizeof( T_3 ) ) ) {\r\nF_11 ( V_45 ) ;\r\n* V_38 = V_55 ;\r\nreturn V_46 ;\r\n}\r\nif ( F_20 ( V_57 , V_55 ) ) {\r\nF_11 ( V_45 ) ;\r\n* V_38 = V_55 ;\r\nreturn V_47 ;\r\n}\r\nbreak;\r\ncase V_128 :\r\nF_41 = V_129 ;\r\ngoto V_130;\r\ncase V_131 :\r\nF_41 = V_132 ;\r\ngoto V_130;\r\ncase V_133 :\r\nF_41 = V_134 ;\r\ngoto V_130;\r\ncase V_135 :\r\nF_41 = V_136 ;\r\ngoto V_130;\r\nV_130:\r\nF_50 ( V_97 , F_42 ( V_39 ) ) ;\r\nF_50 ( V_98 , F_45 ( V_39 ) ) ;\r\nF_50 ( V_99 , F_43 ( V_39 ) ) ;\r\nV_96 = (* F_41) ( V_97 , V_98 , V_99 ) ;\r\nF_51 ( V_96 , F_44 ( V_39 ) ) ;\r\ngoto V_111;\r\ndefault:\r\nreturn V_50 ;\r\n}\r\nbreak;\r\n}\r\ncase 0x7 :\r\nif ( F_3 ( V_39 ) != V_137 ) {\r\nreturn V_50 ;\r\n}\r\nbreak;\r\ndefault:\r\nreturn V_50 ;\r\n}\r\nreturn 0 ;\r\n}\r\nstatic int F_28 ( struct V_30 * V_31 , struct V_36 * V_37 ,\r\nT_1 V_39 )\r\n{\r\nint V_138 ;\r\nunsigned V_93 = 0 ;\r\nunsigned V_42 ;\r\nunion {\r\nT_5 V_91 ;\r\nT_6 V_92 ;\r\nint V_139 ;\r\n#ifdef V_64\r\nT_7 V_140 ;\r\n#endif\r\n} V_141 ;\r\nF_11 ( V_142 ) ;\r\nswitch ( V_138 = ( F_52 ( V_39 ) & 0xf ) ) {\r\ncase V_95 : {\r\nunion {\r\nT_6 (* F_53) ( T_6 , T_6 );\r\nT_6 (* F_54) ( T_6 );\r\n} F_41 ;\r\nswitch ( F_3 ( V_39 ) ) {\r\ncase V_143 :\r\nF_41 . F_53 = V_144 ;\r\ngoto V_145;\r\ncase V_146 :\r\nF_41 . F_53 = V_147 ;\r\ngoto V_145;\r\ncase V_148 :\r\nF_41 . F_53 = V_149 ;\r\ngoto V_145;\r\ncase V_150 :\r\nF_41 . F_53 = F_36 ;\r\ngoto V_145;\r\n#if V_82 >= 2 || F_23 ( V_64 )\r\ncase V_151 :\r\nF_41 . F_54 = F_39 ;\r\ngoto V_152;\r\n#endif\r\n#if V_82 >= 4 && V_82 != 32\r\ncase V_153 :\r\nF_41 . F_54 = F_38 ;\r\ngoto V_152;\r\ncase V_154 :\r\nF_41 . F_54 = F_35 ;\r\ngoto V_152;\r\n#endif\r\n#if V_82 >= 4\r\ncase V_155 :\r\nV_42 = V_83 [ F_43 ( V_39 ) >> 2 ] ;\r\nif ( ( ( V_37 -> V_72 & V_42 ) != 0 ) !=\r\n( ( F_43 ( V_39 ) & 1 ) != 0 ) )\r\nreturn 0 ;\r\nF_47 ( V_141 . V_92 , F_45 ( V_39 ) ) ;\r\nbreak;\r\ncase V_156 :\r\nif ( V_31 -> V_56 [ F_43 ( V_39 ) ] != 0 )\r\nreturn 0 ;\r\nF_47 ( V_141 . V_92 , F_45 ( V_39 ) ) ;\r\nbreak;\r\ncase V_157 :\r\nif ( V_31 -> V_56 [ F_43 ( V_39 ) ] == 0 )\r\nreturn 0 ;\r\nF_47 ( V_141 . V_92 , F_45 ( V_39 ) ) ;\r\nbreak;\r\n#endif\r\ncase V_158 :\r\nF_41 . F_54 = V_159 ;\r\ngoto V_152;\r\ncase V_160 :\r\nF_41 . F_54 = V_161 ;\r\ngoto V_152;\r\ncase V_162 :\r\nF_47 ( V_141 . V_92 , F_45 ( V_39 ) ) ;\r\ngoto V_111;\r\nV_145:\r\n{\r\nT_6 V_98 , V_99 ;\r\nF_47 ( V_98 , F_45 ( V_39 ) ) ;\r\nF_47 ( V_99 , F_43 ( V_39 ) ) ;\r\nV_141 . V_92 = (* F_41 . F_53 ) ( V_98 , V_99 ) ;\r\ngoto V_111;\r\n}\r\nV_152:\r\n{\r\nT_6 V_98 ;\r\nF_47 ( V_98 , F_45 ( V_39 ) ) ;\r\nV_141 . V_92 = (* F_41 . F_54 ) ( V_98 ) ;\r\ngoto V_111;\r\n}\r\nV_111:\r\nif ( F_49 ( V_112 ) )\r\nV_93 |= V_113 | V_114 ;\r\nif ( F_49 ( V_115 ) )\r\nV_93 |= V_116 | V_117 ;\r\nif ( F_49 ( V_118 ) )\r\nV_93 |= V_119 | V_120 ;\r\nif ( F_49 ( V_163 ) )\r\nV_93 |= V_164 | V_165 ;\r\nif ( F_49 ( V_121 ) )\r\nV_93 |= V_122 | V_123 ;\r\nbreak;\r\ncase V_166 :\r\nreturn V_50 ;\r\ncase V_167 : {\r\nT_6 V_98 ;\r\nF_47 ( V_98 , F_45 ( V_39 ) ) ;\r\nV_141 . V_91 = F_55 ( V_98 ) ;\r\nV_138 = V_125 ;\r\ngoto V_111;\r\n}\r\ncase V_168 : {\r\nT_6 V_98 ;\r\nF_47 ( V_98 , F_45 ( V_39 ) ) ;\r\nV_141 . V_139 = F_56 ( V_98 ) ;\r\nV_138 = V_169 ;\r\ngoto V_111;\r\n}\r\n#if V_82 >= 2 || F_23 ( V_64 )\r\ncase V_170 :\r\ncase V_171 :\r\ncase V_172 :\r\ncase V_173 : {\r\nunsigned int V_174 = V_175 . V_176 ;\r\nT_6 V_98 ;\r\nF_47 ( V_98 , F_45 ( V_39 ) ) ;\r\nV_175 . V_176 = V_78 [ F_25 ( F_3 ( V_39 ) ) ] ;\r\nV_141 . V_139 = F_56 ( V_98 ) ;\r\nV_175 . V_176 = V_174 ;\r\nV_138 = V_169 ;\r\ngoto V_111;\r\n}\r\n#endif\r\n#if F_23 ( V_64 )\r\ncase V_177 : {\r\nT_6 V_98 ;\r\nF_47 ( V_98 , F_45 ( V_39 ) ) ;\r\nV_141 . V_140 = F_57 ( V_98 ) ;\r\nV_138 = V_178 ;\r\ngoto V_111;\r\n}\r\ncase V_179 :\r\ncase V_180 :\r\ncase V_181 :\r\ncase V_182 : {\r\nunsigned int V_174 = V_175 . V_176 ;\r\nT_6 V_98 ;\r\nF_47 ( V_98 , F_45 ( V_39 ) ) ;\r\nV_175 . V_176 = V_78 [ F_25 ( F_3 ( V_39 ) ) ] ;\r\nV_141 . V_140 = F_57 ( V_98 ) ;\r\nV_175 . V_176 = V_174 ;\r\nV_138 = V_178 ;\r\ngoto V_111;\r\n}\r\n#endif\r\ndefault:\r\nif ( F_3 ( V_39 ) >= V_183 ) {\r\nunsigned V_184 = F_3 ( V_39 ) - V_183 ;\r\nT_6 V_98 , V_99 ;\r\nF_47 ( V_98 , F_45 ( V_39 ) ) ;\r\nF_47 ( V_99 , F_43 ( V_39 ) ) ;\r\nV_141 . V_139 = F_58 ( V_98 , V_99 ,\r\nV_185 [ V_184 & 0x7 ] , V_184 & 0x8 ) ;\r\nV_138 = - 1 ;\r\nif ( ( V_184 & 0x8 ) && F_49\r\n( V_121 ) )\r\nV_93 = V_122 | V_123 ;\r\nelse\r\ngoto V_111;\r\n}\r\nelse {\r\nreturn V_50 ;\r\n}\r\nbreak;\r\n}\r\nbreak;\r\n}\r\ncase V_125 : {\r\nunion {\r\nT_5 (* F_53) ( T_5 , T_5 );\r\nT_5 (* F_54) ( T_5 );\r\n} F_41 ;\r\nswitch ( F_3 ( V_39 ) ) {\r\ncase V_143 :\r\nF_41 . F_53 = V_186 ;\r\ngoto V_187;\r\ncase V_146 :\r\nF_41 . F_53 = V_188 ;\r\ngoto V_187;\r\ncase V_148 :\r\nF_41 . F_53 = V_189 ;\r\ngoto V_187;\r\ncase V_150 :\r\nF_41 . F_53 = F_31 ;\r\ngoto V_187;\r\n#if V_82 >= 2 || F_23 ( V_64 )\r\ncase V_151 :\r\nF_41 . F_54 = F_34 ;\r\ngoto V_190;\r\n#endif\r\n#if V_82 >= 4 && V_82 != 32\r\ncase V_153 :\r\nF_41 . F_54 = F_33 ;\r\ngoto V_190;\r\ncase V_154 :\r\nF_41 . F_54 = F_30 ;\r\ngoto V_190;\r\n#endif\r\n#if V_82 >= 4\r\ncase V_155 :\r\nV_42 = V_83 [ F_43 ( V_39 ) >> 2 ] ;\r\nif ( ( ( V_37 -> V_72 & V_42 ) != 0 ) !=\r\n( ( F_43 ( V_39 ) & 1 ) != 0 ) )\r\nreturn 0 ;\r\nF_50 ( V_141 . V_91 , F_45 ( V_39 ) ) ;\r\nbreak;\r\ncase V_156 :\r\nif ( V_31 -> V_56 [ F_43 ( V_39 ) ] != 0 )\r\nreturn 0 ;\r\nF_50 ( V_141 . V_91 , F_45 ( V_39 ) ) ;\r\nbreak;\r\ncase V_157 :\r\nif ( V_31 -> V_56 [ F_43 ( V_39 ) ] == 0 )\r\nreturn 0 ;\r\nF_50 ( V_141 . V_91 , F_45 ( V_39 ) ) ;\r\nbreak;\r\n#endif\r\ncase V_158 :\r\nF_41 . F_54 = V_191 ;\r\ngoto V_190;\r\ncase V_160 :\r\nF_41 . F_54 = V_192 ;\r\ngoto V_190;\r\ncase V_162 :\r\nF_50 ( V_141 . V_91 , F_45 ( V_39 ) ) ;\r\ngoto V_111;\r\nV_187: {\r\nT_5 V_98 , V_99 ;\r\nF_50 ( V_98 , F_45 ( V_39 ) ) ;\r\nF_50 ( V_99 , F_43 ( V_39 ) ) ;\r\nV_141 . V_91 = (* F_41 . F_53 ) ( V_98 , V_99 ) ;\r\ngoto V_111;\r\n}\r\nV_190: {\r\nT_5 V_98 ;\r\nF_50 ( V_98 , F_45 ( V_39 ) ) ;\r\nV_141 . V_91 = (* F_41 . F_54 ) ( V_98 ) ;\r\ngoto V_111;\r\n}\r\ncase V_166 : {\r\nT_5 V_98 ;\r\nF_50 ( V_98 , F_45 ( V_39 ) ) ;\r\nV_141 . V_92 = F_59 ( V_98 ) ;\r\nV_138 = V_95 ;\r\ngoto V_111;\r\n}\r\ncase V_167 :\r\nreturn V_50 ;\r\ncase V_168 : {\r\nT_5 V_98 ;\r\nF_50 ( V_98 , F_45 ( V_39 ) ) ;\r\nV_141 . V_139 = F_60 ( V_98 ) ;\r\nV_138 = V_169 ;\r\ngoto V_111;\r\n}\r\n#if V_82 >= 2 || F_23 ( V_64 )\r\ncase V_170 :\r\ncase V_171 :\r\ncase V_172 :\r\ncase V_173 : {\r\nunsigned int V_174 = V_175 . V_176 ;\r\nT_5 V_98 ;\r\nF_50 ( V_98 , F_45 ( V_39 ) ) ;\r\nV_175 . V_176 = V_78 [ F_25 ( F_3 ( V_39 ) ) ] ;\r\nV_141 . V_139 = F_60 ( V_98 ) ;\r\nV_175 . V_176 = V_174 ;\r\nV_138 = V_169 ;\r\ngoto V_111;\r\n}\r\n#endif\r\n#if F_23 ( V_64 )\r\ncase V_177 : {\r\nT_5 V_98 ;\r\nF_50 ( V_98 , F_45 ( V_39 ) ) ;\r\nV_141 . V_140 = F_61 ( V_98 ) ;\r\nV_138 = V_178 ;\r\ngoto V_111;\r\n}\r\ncase V_179 :\r\ncase V_180 :\r\ncase V_181 :\r\ncase V_182 : {\r\nunsigned int V_174 = V_175 . V_176 ;\r\nT_5 V_98 ;\r\nF_50 ( V_98 , F_45 ( V_39 ) ) ;\r\nV_175 . V_176 = V_78 [ F_25 ( F_3 ( V_39 ) ) ] ;\r\nV_141 . V_140 = F_61 ( V_98 ) ;\r\nV_175 . V_176 = V_174 ;\r\nV_138 = V_178 ;\r\ngoto V_111;\r\n}\r\n#endif\r\ndefault:\r\nif ( F_3 ( V_39 ) >= V_183 ) {\r\nunsigned V_184 = F_3 ( V_39 ) - V_183 ;\r\nT_5 V_98 , V_99 ;\r\nF_50 ( V_98 , F_45 ( V_39 ) ) ;\r\nF_50 ( V_99 , F_43 ( V_39 ) ) ;\r\nV_141 . V_139 = F_62 ( V_98 , V_99 ,\r\nV_185 [ V_184 & 0x7 ] , V_184 & 0x8 ) ;\r\nV_138 = - 1 ;\r\nif ( ( V_184 & 0x8 )\r\n&&\r\nF_49\r\n( V_121 ) )\r\nV_93 = V_122 | V_123 ;\r\nelse\r\ngoto V_111;\r\n}\r\nelse {\r\nreturn V_50 ;\r\n}\r\nbreak;\r\n}\r\nbreak;\r\n}\r\ncase V_169 : {\r\nT_6 V_98 ;\r\nswitch ( F_3 ( V_39 ) ) {\r\ncase V_166 :\r\nF_47 ( V_98 , F_45 ( V_39 ) ) ;\r\nV_141 . V_92 = F_63 ( V_98 . V_193 ) ;\r\nV_138 = V_95 ;\r\ngoto V_111;\r\ncase V_167 :\r\nF_47 ( V_98 , F_45 ( V_39 ) ) ;\r\nV_141 . V_91 = F_64 ( V_98 . V_193 ) ;\r\nV_138 = V_125 ;\r\ngoto V_111;\r\ndefault:\r\nreturn V_50 ;\r\n}\r\nbreak;\r\n}\r\n#if F_23 ( V_64 )\r\ncase V_178 : {\r\nswitch ( F_3 ( V_39 ) ) {\r\ncase V_166 :\r\nV_141 . V_92 = F_65 ( V_37 -> V_194 [ F_45 ( V_39 ) ] ) ;\r\nV_138 = V_95 ;\r\ngoto V_111;\r\ncase V_167 :\r\nV_141 . V_91 = F_66 ( V_37 -> V_194 [ F_45 ( V_39 ) ] ) ;\r\nV_138 = V_125 ;\r\ngoto V_111;\r\ndefault:\r\nreturn V_50 ;\r\n}\r\nbreak;\r\n}\r\n#endif\r\ndefault:\r\nreturn V_50 ;\r\n}\r\nV_37 -> V_72 = ( V_37 -> V_72 & ~ V_124 ) | V_93 ;\r\nif ( ( V_37 -> V_72 >> 5 ) & V_37 -> V_72 & V_79 ) {\r\nreturn V_80 ;\r\n}\r\nswitch ( V_138 ) {\r\ncase - 1 : {\r\n#if V_82 >= 4\r\nV_42 = V_83 [ F_44 ( V_39 ) >> 2 ] ;\r\n#else\r\nV_42 = V_84 ;\r\n#endif\r\nif ( V_141 . V_139 )\r\nV_37 -> V_72 |= V_42 ;\r\nelse\r\nV_37 -> V_72 &= ~ V_42 ;\r\nbreak;\r\n}\r\ncase V_125 :\r\nF_51 ( V_141 . V_91 , F_44 ( V_39 ) ) ;\r\nbreak;\r\ncase V_95 :\r\nF_48 ( V_141 . V_92 , F_44 ( V_39 ) ) ;\r\nbreak;\r\ncase V_169 :\r\nF_21 ( V_141 . V_139 , F_44 ( V_39 ) ) ;\r\nbreak;\r\n#if F_23 ( V_64 )\r\ncase V_178 :\r\nF_18 ( V_141 . V_140 , F_44 ( V_39 ) ) ;\r\nbreak;\r\n#endif\r\ndefault:\r\nreturn V_50 ;\r\n}\r\nreturn 0 ;\r\n}\r\nint F_67 ( struct V_30 * V_31 , struct V_36 * V_37 ,\r\nint V_195 , void * T_2 * V_38 )\r\n{\r\nunsigned long V_196 , V_197 ;\r\nT_1 V_198 ;\r\nint V_90 = 0 ;\r\nV_196 = V_31 -> V_44 ;\r\ndo {\r\nV_197 = V_31 -> V_44 ;\r\nif ( ! F_10 ( V_43 , V_31 -> V_44 , sizeof( T_1 ) ) ) {\r\nF_11 ( V_45 ) ;\r\n* V_38 = ( T_1 T_2 * ) V_31 -> V_44 ;\r\nreturn V_46 ;\r\n}\r\nif ( F_12 ( V_198 , ( T_1 T_2 * ) V_31 -> V_44 ) ) {\r\nF_11 ( V_45 ) ;\r\n* V_38 = ( T_1 T_2 * ) V_31 -> V_44 ;\r\nreturn V_47 ;\r\n}\r\nif ( V_198 == 0 )\r\nV_31 -> V_44 += 4 ;\r\nelse {\r\nV_175 . V_176 = V_78 [ V_175 . V_176 ] ;\r\nV_90 = F_9 ( V_31 , V_37 , V_38 ) ;\r\nV_175 . V_176 = V_74 [ V_175 . V_176 ] ;\r\n}\r\nif ( V_195 )\r\nbreak;\r\nif ( V_90 )\r\nbreak;\r\nF_68 () ;\r\n} while ( V_31 -> V_44 > V_197 );\r\nif ( V_90 == V_50 && V_31 -> V_44 != V_196 )\r\nV_90 = 0 ;\r\nreturn V_90 ;\r\n}\r\nstatic int F_69 ( void * V_199 , T_3 * V_57 )\r\n{\r\nint V_200 ;\r\nunsigned long V_201 = 0 ;\r\nF_70 (cpu) {\r\nstruct V_202 * V_203 ;\r\nT_8 * V_204 ;\r\nV_203 = & F_71 ( V_205 , V_200 ) ;\r\nV_204 = ( void * ) V_203 + ( unsigned long ) V_199 ;\r\nV_201 += F_72 ( V_204 ) ;\r\n}\r\n* V_57 = V_201 ;\r\nreturn 0 ;\r\n}\r\nstatic int T_9 F_73 ( void )\r\n{\r\nstruct V_206 * V_91 , * V_207 ;\r\nif ( ! V_208 )\r\nreturn - V_209 ;\r\nV_207 = F_74 ( L_4 , V_208 ) ;\r\nif ( ! V_207 )\r\nreturn - V_210 ;\r\n#define F_75 ( T_10 ) \\r\ndo { \\r\nd = debugfs_create_file(#M , S_IRUGO, dir, \\r\n(void *)offsetof(struct mips_fpu_emulator_stats, M), \\r\n&fops_fpuemu_stat); \\r\nif (!d) \\r\nreturn -ENOMEM; \\r\n} while (0)\r\nF_75 ( V_53 ) ;\r\nF_75 ( V_58 ) ;\r\nF_75 ( V_60 ) ;\r\nF_75 ( V_142 ) ;\r\nF_75 ( V_94 ) ;\r\nF_75 ( V_45 ) ;\r\nreturn 0 ;\r\n}
