// Seed: 1321044712
module module_0 (
    output supply1 id_0,
    output supply0 id_1,
    input supply1 id_2,
    input tri0 id_3,
    output tri0 id_4,
    output tri1 id_5 id_13,
    output tri0 id_6,
    input tri id_7,
    input tri0 id_8,
    output wire id_9,
    input wire id_10,
    input wor id_11
);
  logic id_14;
  assign module_1.id_1 = 0;
endmodule
module module_1 (
    input wor id_0,
    input wand id_1,
    input uwire id_2,
    input supply1 id_3,
    output tri1 id_4,
    output wor id_5
    , id_7
);
  tri0 id_8 = -1;
  wor id_9 = -1 == -1;
  supply1 id_10 = 1;
  module_0 modCall_1 (
      id_5,
      id_5,
      id_1,
      id_1,
      id_4,
      id_5,
      id_5,
      id_1,
      id_1,
      id_5,
      id_1,
      id_2
  );
  wire id_11;
endmodule
