GAS LISTING /tmp/cc1Lv8oJ.s 			page 1


   1              		.file	"riscv.cpp"
   2              		.option pic
   3              		.option norelax
   4              		.text
   5              	.Ltext0:
   6              		.align	2
   7              		.globl	_ZN5Riscv10popSppSpieEv
   9              	_ZN5Riscv10popSppSpieEv:
  10              	.LFB40:
  11              		.file 1 "src/riscv.cpp"
   1:src/riscv.cpp **** //
   2:src/riscv.cpp **** // Created by os on 5/17/24.
   3:src/riscv.cpp **** //
   4:src/riscv.cpp **** 
   5:src/riscv.cpp **** #include "../h/riscv.hpp"
   6:src/riscv.cpp **** #include "../h/syscall_c.hpp"
   7:src/riscv.cpp **** 
   8:src/riscv.cpp **** 
   9:src/riscv.cpp **** void Riscv::popSppSpie() {
  12              		.loc 1 9 26
  13              		.cfi_startproc
  14 0000 130101FF 		addi	sp,sp,-16
  15              		.cfi_def_cfa_offset 16
  16 0004 23348100 		sd	s0,8(sp)
  17              		.cfi_offset 8, -8
  18 0008 13040101 		addi	s0,sp,16
  19              		.cfi_def_cfa 8, 0
  10:src/riscv.cpp ****     __asm__ volatile("csrw sepc, ra");
  20              		.loc 1 10 5
  21              		.loc 1 10 38 is_stmt 0
  22              	#APP
  23              	# 10 "src/riscv.cpp" 1
  11              	    __asm__ volatile("sret");
  24              		csrw sepc, ra
  25              	# 0 "" 2
  26              		.loc 1 11 5 is_stmt 1
  27              		.loc 1 11 29 is_stmt 0
  28              	# 11 "src/riscv.cpp" 1
  12              	}
  29              		sret
  30              	# 0 "" 2
  31              		.loc 1 12 1
  32              	#NO_APP
  33 0014 03348100 		ld	s0,8(sp)
  34              		.cfi_restore 8
  35              		.cfi_def_cfa 2, 16
  36 0018 13010101 		addi	sp,sp,16
  37              		.cfi_def_cfa_offset 0
  38 001c 67800000 		jr	ra
  39              		.cfi_endproc
  40              	.LFE40:
  42              		.align	2
  43              		.globl	_ZN5Riscv20handleSupervisorTrapEv
  45              	_ZN5Riscv20handleSupervisorTrapEv:
  46              	.LFB41:
  13:src/riscv.cpp **** 
  14:src/riscv.cpp **** void Riscv::handleSupervisorTrap() {
GAS LISTING /tmp/cc1Lv8oJ.s 			page 2


  47              		.loc 1 14 36 is_stmt 1
  48              		.cfi_startproc
  49 0020 130101F8 		addi	sp,sp,-128
  50              		.cfi_def_cfa_offset 128
  51 0024 233C1106 		sd	ra,120(sp)
  52 0028 23388106 		sd	s0,112(sp)
  53 002c 23349106 		sd	s1,104(sp)
  54              		.cfi_offset 1, -8
  55              		.cfi_offset 8, -16
  56              		.cfi_offset 9, -24
  57 0030 13040108 		addi	s0,sp,128
  58              		.cfi_def_cfa 8, 0
  15:src/riscv.cpp **** 
  16:src/riscv.cpp ****     uint64 ra = r_a0();
  59              		.loc 1 16 5
  60              	.LBB38:
  61              	.LBB39:
  62              		.file 2 "src/../h/riscv.hpp"
   1:src/../h/riscv.hpp **** //
   2:src/../h/riscv.hpp **** // Created by marko on 20.4.22..
   3:src/../h/riscv.hpp **** //
   4:src/../h/riscv.hpp **** 
   5:src/../h/riscv.hpp **** #ifndef OS1_VEZBE07_RISCV_CONTEXT_SWITCH_2_INTERRUPT_RISCV_HPP
   6:src/../h/riscv.hpp **** #define OS1_VEZBE07_RISCV_CONTEXT_SWITCH_2_INTERRUPT_RISCV_HPP
   7:src/../h/riscv.hpp **** 
   8:src/../h/riscv.hpp **** #include "../lib/hw.h"
   9:src/../h/riscv.hpp **** #include "../lib/console.h"
  10:src/../h/riscv.hpp **** #include "print.hpp"
  11:src/../h/riscv.hpp **** #include "tcb.hpp"
  12:src/../h/riscv.hpp **** #include "MemoryAllocator.hpp"
  13:src/../h/riscv.hpp **** class Riscv
  14:src/../h/riscv.hpp **** {
  15:src/../h/riscv.hpp **** public:
  16:src/../h/riscv.hpp **** 
  17:src/../h/riscv.hpp ****     //pop sstatus spp and sstatus spie
  18:src/../h/riscv.hpp ****     static void popSppSpie();
  19:src/../h/riscv.hpp ****     //push x3..31 registers
  20:src/../h/riscv.hpp ****     static void pushRegisters();
  21:src/../h/riscv.hpp ****     //pop x3..31 regiesters
  22:src/../h/riscv.hpp ****     static void popRegisters();
  23:src/../h/riscv.hpp **** 
  24:src/../h/riscv.hpp ****     // read register scause
  25:src/../h/riscv.hpp ****     static uint64 r_scause();
  26:src/../h/riscv.hpp **** 
  27:src/../h/riscv.hpp ****     // write register scause
  28:src/../h/riscv.hpp ****     static void w_scause(uint64 scause);
  29:src/../h/riscv.hpp **** 
  30:src/../h/riscv.hpp ****     // read register sepc
  31:src/../h/riscv.hpp ****     static uint64 r_sepc();
  32:src/../h/riscv.hpp **** 
  33:src/../h/riscv.hpp ****     // write register sepc
  34:src/../h/riscv.hpp ****     static void w_sepc(uint64 sepc);
  35:src/../h/riscv.hpp **** 
  36:src/../h/riscv.hpp ****     // read register stvec
  37:src/../h/riscv.hpp ****     static uint64 r_stvec();
  38:src/../h/riscv.hpp **** 
  39:src/../h/riscv.hpp ****     // write register stvec
GAS LISTING /tmp/cc1Lv8oJ.s 			page 3


  40:src/../h/riscv.hpp ****     static void w_stvec(uint64 stvec);
  41:src/../h/riscv.hpp **** 
  42:src/../h/riscv.hpp ****     // read register stval
  43:src/../h/riscv.hpp ****     static uint64 r_stval();
  44:src/../h/riscv.hpp **** 
  45:src/../h/riscv.hpp ****     // write register stval
  46:src/../h/riscv.hpp ****     static void w_stval(uint64 stval);
  47:src/../h/riscv.hpp **** 
  48:src/../h/riscv.hpp ****     enum BitMaskSip
  49:src/../h/riscv.hpp ****     {
  50:src/../h/riscv.hpp ****         SIP_SSIP = (1 << 1),
  51:src/../h/riscv.hpp ****         SIP_STIP = (1 << 5),
  52:src/../h/riscv.hpp ****         SIP_SEIP = (1 << 9),
  53:src/../h/riscv.hpp ****     };
  54:src/../h/riscv.hpp **** 
  55:src/../h/riscv.hpp ****     // mask set register sip
  56:src/../h/riscv.hpp ****     static void ms_sip(uint64 mask);
  57:src/../h/riscv.hpp **** 
  58:src/../h/riscv.hpp ****     // mask clear register sip
  59:src/../h/riscv.hpp ****     static void mc_sip(uint64 mask);
  60:src/../h/riscv.hpp **** 
  61:src/../h/riscv.hpp ****     // read register sip
  62:src/../h/riscv.hpp ****     static uint64 r_sip();
  63:src/../h/riscv.hpp **** 
  64:src/../h/riscv.hpp ****     // write register sip
  65:src/../h/riscv.hpp ****     static void w_sip(uint64 sip);
  66:src/../h/riscv.hpp **** 
  67:src/../h/riscv.hpp ****     enum BitMaskSstatus
  68:src/../h/riscv.hpp ****     {
  69:src/../h/riscv.hpp ****         SSTATUS_SIE = (1 << 1),
  70:src/../h/riscv.hpp ****         SSTATUS_SPIE = (1 << 5),
  71:src/../h/riscv.hpp ****         SSTATUS_SPP = (1 << 8),
  72:src/../h/riscv.hpp ****     };
  73:src/../h/riscv.hpp **** 
  74:src/../h/riscv.hpp ****     // mask set register sstatus
  75:src/../h/riscv.hpp ****     static void ms_sstatus(uint64 mask);
  76:src/../h/riscv.hpp **** 
  77:src/../h/riscv.hpp ****     // mask clear register sstatus
  78:src/../h/riscv.hpp ****     static void mc_sstatus(uint64 mask);
  79:src/../h/riscv.hpp **** 
  80:src/../h/riscv.hpp ****     // read register sstatus
  81:src/../h/riscv.hpp ****     static uint64 r_sstatus();
  82:src/../h/riscv.hpp **** 
  83:src/../h/riscv.hpp ****     // write register sstatus
  84:src/../h/riscv.hpp ****     static void w_sstatus(uint64 sstatus);
  85:src/../h/riscv.hpp **** 
  86:src/../h/riscv.hpp ****     //read a0 register
  87:src/../h/riscv.hpp ****     static uint64 r_a0();
  88:src/../h/riscv.hpp **** 
  89:src/../h/riscv.hpp ****     //write to a0 register
  90:src/../h/riscv.hpp ****     static void w_a0(uint64 writeValue);
  91:src/../h/riscv.hpp **** 
  92:src/../h/riscv.hpp ****     static void supervisorTrap();
  93:src/../h/riscv.hpp **** 
  94:src/../h/riscv.hpp **** private:
  95:src/../h/riscv.hpp ****     static void handleSupervisorTrap();
  96:src/../h/riscv.hpp **** };
GAS LISTING /tmp/cc1Lv8oJ.s 			page 4


  97:src/../h/riscv.hpp **** 
  98:src/../h/riscv.hpp **** 
  99:src/../h/riscv.hpp **** inline uint64 Riscv::r_scause()
 100:src/../h/riscv.hpp **** {
 101:src/../h/riscv.hpp ****     uint64 volatile scause;
 102:src/../h/riscv.hpp ****     __asm__ volatile ("csrr %[scause], scause" : [scause] "=r"(scause));
 103:src/../h/riscv.hpp ****     return scause;
 104:src/../h/riscv.hpp **** }
 105:src/../h/riscv.hpp **** 
 106:src/../h/riscv.hpp **** inline void Riscv::w_scause(uint64 scause)
 107:src/../h/riscv.hpp **** {
 108:src/../h/riscv.hpp ****     __asm__ volatile ("csrw scause, %[scause]" : : [scause] "r"(scause));
 109:src/../h/riscv.hpp **** }
 110:src/../h/riscv.hpp **** 
 111:src/../h/riscv.hpp **** inline uint64 Riscv::r_sepc()
 112:src/../h/riscv.hpp **** {
 113:src/../h/riscv.hpp ****     uint64 volatile sepc;
 114:src/../h/riscv.hpp ****     __asm__ volatile ("csrr %[sepc], sepc" : [sepc] "=r"(sepc));
 115:src/../h/riscv.hpp ****     return sepc;
 116:src/../h/riscv.hpp **** }
 117:src/../h/riscv.hpp **** 
 118:src/../h/riscv.hpp **** inline void Riscv::w_sepc(uint64 sepc)
 119:src/../h/riscv.hpp **** {
 120:src/../h/riscv.hpp ****     __asm__ volatile ("csrw sepc, %[sepc]" : : [sepc] "r"(sepc));
 121:src/../h/riscv.hpp **** }
 122:src/../h/riscv.hpp **** 
 123:src/../h/riscv.hpp **** inline uint64 Riscv::r_stvec()
 124:src/../h/riscv.hpp **** {
 125:src/../h/riscv.hpp ****     uint64 volatile stvec;
 126:src/../h/riscv.hpp ****     __asm__ volatile ("csrr %[stvec], stvec" : [stvec] "=r"(stvec));
 127:src/../h/riscv.hpp ****     return stvec;
 128:src/../h/riscv.hpp **** }
 129:src/../h/riscv.hpp **** 
 130:src/../h/riscv.hpp **** inline void Riscv::w_stvec(uint64 stvec)
 131:src/../h/riscv.hpp **** {
 132:src/../h/riscv.hpp ****     __asm__ volatile ("csrw stvec, %[stvec]" : : [stvec] "r"(stvec));
 133:src/../h/riscv.hpp **** }
 134:src/../h/riscv.hpp **** 
 135:src/../h/riscv.hpp **** inline uint64 Riscv::r_stval()
 136:src/../h/riscv.hpp **** {
 137:src/../h/riscv.hpp ****     uint64 volatile stval;
 138:src/../h/riscv.hpp ****     __asm__ volatile ("csrr %[stval], stval" : [stval] "=r"(stval));
 139:src/../h/riscv.hpp ****     return stval;
 140:src/../h/riscv.hpp **** }
 141:src/../h/riscv.hpp **** 
 142:src/../h/riscv.hpp **** inline void Riscv::w_stval(uint64 stval)
 143:src/../h/riscv.hpp **** {
 144:src/../h/riscv.hpp ****     __asm__ volatile ("csrw stval, %[stval]" : : [stval] "r"(stval));
 145:src/../h/riscv.hpp **** }
 146:src/../h/riscv.hpp **** 
 147:src/../h/riscv.hpp **** inline void Riscv::ms_sip(uint64 mask)
 148:src/../h/riscv.hpp **** {
 149:src/../h/riscv.hpp ****     __asm__ volatile ("csrs sip, %[mask]" : : [mask] "r"(mask));
 150:src/../h/riscv.hpp **** }
 151:src/../h/riscv.hpp **** 
 152:src/../h/riscv.hpp **** inline void Riscv::mc_sip(uint64 mask)
 153:src/../h/riscv.hpp **** {
GAS LISTING /tmp/cc1Lv8oJ.s 			page 5


 154:src/../h/riscv.hpp ****     __asm__ volatile ("csrc sip, %[mask]" : : [mask] "r"(mask));
 155:src/../h/riscv.hpp **** }
 156:src/../h/riscv.hpp **** 
 157:src/../h/riscv.hpp **** inline uint64 Riscv::r_sip()
 158:src/../h/riscv.hpp **** {
 159:src/../h/riscv.hpp ****     uint64 volatile sip;
 160:src/../h/riscv.hpp ****     __asm__ volatile ("csrr %[sip], sip" : [sip] "=r"(sip));
 161:src/../h/riscv.hpp ****     return sip;
 162:src/../h/riscv.hpp **** }
 163:src/../h/riscv.hpp **** 
 164:src/../h/riscv.hpp **** inline void Riscv::w_sip(uint64 sip)
 165:src/../h/riscv.hpp **** {
 166:src/../h/riscv.hpp ****     __asm__ volatile ("csrw sip, %[sip]" : : [sip] "r"(sip));
 167:src/../h/riscv.hpp **** }
 168:src/../h/riscv.hpp **** 
 169:src/../h/riscv.hpp **** inline void Riscv::ms_sstatus(uint64 mask)
 170:src/../h/riscv.hpp **** {
 171:src/../h/riscv.hpp ****     __asm__ volatile ("csrs sstatus, %[mask]" : : [mask] "r"(mask));
 172:src/../h/riscv.hpp **** }
 173:src/../h/riscv.hpp **** 
 174:src/../h/riscv.hpp **** inline void Riscv::mc_sstatus(uint64 mask)
 175:src/../h/riscv.hpp **** {
 176:src/../h/riscv.hpp ****     __asm__ volatile ("csrc sstatus, %[mask]" : : [mask] "r"(mask));
 177:src/../h/riscv.hpp **** }
 178:src/../h/riscv.hpp **** 
 179:src/../h/riscv.hpp **** inline uint64 Riscv::r_sstatus()
 180:src/../h/riscv.hpp **** {
 181:src/../h/riscv.hpp ****     uint64 volatile sstatus;
 182:src/../h/riscv.hpp ****     __asm__ volatile ("csrr %[sstatus], sstatus" : [sstatus] "=r"(sstatus));
 183:src/../h/riscv.hpp ****     return sstatus;
 184:src/../h/riscv.hpp **** }
 185:src/../h/riscv.hpp **** 
 186:src/../h/riscv.hpp **** inline void Riscv::w_sstatus(uint64 sstatus)
 187:src/../h/riscv.hpp **** {
 188:src/../h/riscv.hpp ****     __asm__ volatile ("csrw sstatus, %[sstatus]" : : [sstatus] "r"(sstatus));
 189:src/../h/riscv.hpp **** }
 190:src/../h/riscv.hpp **** 
 191:src/../h/riscv.hpp **** //a0
 192:src/../h/riscv.hpp **** inline uint64 Riscv::r_a0()
 193:src/../h/riscv.hpp **** {
 194:src/../h/riscv.hpp ****     uint64 volatile a0;
  63              		.loc 2 194 5
 195:src/../h/riscv.hpp ****     __asm__ volatile ("mv %0, a0" : "=r"(a0));
  64              		.loc 2 195 5
  65              		.loc 2 195 46 is_stmt 0
  66              	#APP
  67              	# 195 "src/../h/riscv.hpp" 1
 196              	    return a0;
  68              		mv a5, a0
  69              	# 0 "" 2
  70              	#NO_APP
  71 0038 2334F4FA 		sd	a5,-88(s0)
  72              		.loc 2 196 5 is_stmt 1
  73              		.loc 2 196 12 is_stmt 0
  74 003c 833784FA 		ld	a5,-88(s0)
  75              	.LVL0:
  76              	.LBE39:
GAS LISTING /tmp/cc1Lv8oJ.s 			page 6


  77              	.LBE38:
  17:src/riscv.cpp ****     uint64 scause = r_scause();
  78              		.loc 1 17 5 is_stmt 1
  79              	.LBB40:
  80              	.LBB41:
 101:src/../h/riscv.hpp ****     __asm__ volatile ("csrr %[scause], scause" : [scause] "=r"(scause));
  81              		.loc 2 101 5
 102:src/../h/riscv.hpp ****     return scause;
  82              		.loc 2 102 5
 102:src/../h/riscv.hpp ****     return scause;
  83              		.loc 2 102 72 is_stmt 0
  84              	#APP
  85              	# 102 "src/../h/riscv.hpp" 1
  86              		csrr a4, scause
  87              	# 0 "" 2
  88              	#NO_APP
  89 0044 2330E4FA 		sd	a4,-96(s0)
 103:src/../h/riscv.hpp **** }
  90              		.loc 2 103 5 is_stmt 1
 103:src/../h/riscv.hpp **** }
  91              		.loc 2 103 12 is_stmt 0
  92 0048 033504FA 		ld	a0,-96(s0)
  93              	.LVL1:
  94              	.LBE41:
  95              	.LBE40:
  18:src/riscv.cpp **** 
  19:src/riscv.cpp ****     if(scause == 0x0000000000000008UL || scause == 0x0000000000000009UL){//pomera registar a3??
  96              		.loc 1 19 5 is_stmt 1
  97              	.LBB42:
  98              		.loc 1 19 39 is_stmt 0
  99 004c 930685FF 		addi	a3,a0,-8
 100              		.loc 1 19 5
 101 0050 13071000 		li	a4,1
 102 0054 637CD704 		bleu	a3,a4,.L18
 103              	.LBE42:
  20:src/riscv.cpp ****         //environment call
  21:src/riscv.cpp ****         uint64 volatile sepc = r_sepc() +4;
  22:src/riscv.cpp ****         uint64 volatile sstatus = r_sstatus();
  23:src/riscv.cpp ****         int ret;
  24:src/riscv.cpp ****         switch (ra) {
  25:src/riscv.cpp ****             case 0x01:
  26:src/riscv.cpp ****                 size_t size;
  27:src/riscv.cpp ****                 void *mallocr;
  28:src/riscv.cpp ****                 __asm__ volatile("mv %0, a1":"=r"(size));
  29:src/riscv.cpp ****                 mallocr = MemoryAllocator::mem_alloc(size);
  30:src/riscv.cpp ****                 __asm__ volatile("mv t0, %0"::"r"(mallocr));
  31:src/riscv.cpp ****                 __asm__ volatile("sd t0, 80(x8)");
  32:src/riscv.cpp ****                 break;
  33:src/riscv.cpp **** 
  34:src/riscv.cpp ****             case 0x02:
  35:src/riscv.cpp ****                 void *freep;
  36:src/riscv.cpp ****                 int greska;
  37:src/riscv.cpp ****                 __asm__ volatile("mv %0, a1":"=r"(freep));
  38:src/riscv.cpp ****                 greska = MemoryAllocator::mem_free(freep);
  39:src/riscv.cpp ****                 __asm__ volatile("mv t0, %0" ::"r"(greska));
  40:src/riscv.cpp ****                 __asm__ volatile("sd t0, 80(x8)");
  41:src/riscv.cpp ****                 break;
GAS LISTING /tmp/cc1Lv8oJ.s 			page 7


  42:src/riscv.cpp **** 
  43:src/riscv.cpp ****             case 0x11:
  44:src/riscv.cpp ****                 TCB::Body start_routine;
  45:src/riscv.cpp ****                 void* arg;
  46:src/riscv.cpp ****                 thread_t* handle;
  47:src/riscv.cpp ****                 void* stek;
  48:src/riscv.cpp ****                 __asm__ volatile("ld %0, 88(x8)": "=r"(handle));
  49:src/riscv.cpp ****                 __asm__ volatile("ld %0, 96(x8)": "=r"(start_routine));
  50:src/riscv.cpp ****                 __asm__ volatile("ld %0, 104(x8)": "=r"(arg));
  51:src/riscv.cpp ****                 __asm__ volatile("ld %0, 112(x8)": "=r"(stek));
  52:src/riscv.cpp ****                 *handle = TCB::createThread(start_routine,arg, stek);
  53:src/riscv.cpp ****                 if(*handle != nullptr) ret =0;
  54:src/riscv.cpp ****                 else ret = -1;
  55:src/riscv.cpp **** 
  56:src/riscv.cpp ****                 __asm__ volatile("mv t0, %0" ::"r"(ret));
  57:src/riscv.cpp ****                 __asm__ volatile("sd t0, 80(x8)");
  58:src/riscv.cpp ****                 break;
  59:src/riscv.cpp **** 
  60:src/riscv.cpp ****             case 0x12:
  61:src/riscv.cpp ****                 ret = TCB::exitThread();
  62:src/riscv.cpp ****                 __asm__ volatile("mv t0, %0" ::"r"(ret));
  63:src/riscv.cpp ****                 __asm__ volatile("sw t0, 80(x8)");
  64:src/riscv.cpp ****                 break;
  65:src/riscv.cpp **** 
  66:src/riscv.cpp ****             case 0x13:
  67:src/riscv.cpp ****                 TCB::timeSliceCounter=0;
  68:src/riscv.cpp ****                 TCB::dispatch();
  69:src/riscv.cpp ****                 break;
  70:src/riscv.cpp ****             default:
  71:src/riscv.cpp ****                 break;
  72:src/riscv.cpp ****         }
  73:src/riscv.cpp **** 
  74:src/riscv.cpp ****         w_sstatus(sstatus);
  75:src/riscv.cpp ****         w_sepc(sepc);
  76:src/riscv.cpp ****     }
  77:src/riscv.cpp ****     else if(scause == 0x8000000000000001UL){
 104              		.loc 1 77 10 is_stmt 1
 105              	.LBB76:
 106              	.LBB43:
 107 0058 9307F0FF 		li	a5,-1
 108              	.LVL2:
 109 005c 9397F703 		slli	a5,a5,63
 110 0060 93871700 		addi	a5,a5,1
 111 0064 6302F514 		beq	a0,a5,.L19
  78:src/riscv.cpp ****         mc_sip(SIP_SSIP);
  79:src/riscv.cpp ****         TCB::timeSliceCounter++;
  80:src/riscv.cpp ****         //supervisor software interrupt; timer
  81:src/riscv.cpp ****         if(TCB::timeSliceCounter >= TCB::running->getTimeSlice()) {
  82:src/riscv.cpp **** 
  83:src/riscv.cpp ****             uint64 volatile sepc = r_sepc();
  84:src/riscv.cpp ****             uint64 volatile sstatus = r_sstatus();
  85:src/riscv.cpp ****             TCB::timeSliceCounter=0;
  86:src/riscv.cpp ****             TCB::dispatch();
  87:src/riscv.cpp ****             w_sstatus(sstatus);
  88:src/riscv.cpp ****             w_sepc(sepc);
  89:src/riscv.cpp ****         }
  90:src/riscv.cpp **** 
GAS LISTING /tmp/cc1Lv8oJ.s 			page 8


  91:src/riscv.cpp **** 
  92:src/riscv.cpp ****     }else if(scause == 0x8000000000000009UL){
 112              		.loc 1 92 11
 113 0068 9307F0FF 		li	a5,-1
 114 006c 9397F703 		slli	a5,a5,63
 115 0070 93879700 		addi	a5,a5,9
 116 0074 6306F51A 		beq	a0,a5,.L20
  93:src/riscv.cpp ****         // supervisor external interrupt; console
  94:src/riscv.cpp **** 
  95:src/riscv.cpp ****         console_handler();
  96:src/riscv.cpp ****     }else{
  97:src/riscv.cpp ****         //unexpected interrupt;
  98:src/riscv.cpp ****         printInteger(scause);
 117              		.loc 1 98 9
 118              		.loc 1 98 21 is_stmt 0
 119 0078 97000000 		call	_Z12printIntegerm@plt
 119      E7800000 
 120              	.LVL3:
  99:src/riscv.cpp ****         printInteger(r_sepc());
 121              		.loc 1 99 9 is_stmt 1
 122              	.LBB44:
 123              	.LBB45:
 113:src/../h/riscv.hpp ****     __asm__ volatile ("csrr %[sepc], sepc" : [sepc] "=r"(sepc));
 124              		.loc 2 113 5
 114:src/../h/riscv.hpp ****     return sepc;
 125              		.loc 2 114 5
 114:src/../h/riscv.hpp ****     return sepc;
 126              		.loc 2 114 64 is_stmt 0
 127              	#APP
 128              	# 114 "src/../h/riscv.hpp" 1
 129              		csrr a5, sepc
 130              	# 0 "" 2
 131              	#NO_APP
 132 0084 233CF4FC 		sd	a5,-40(s0)
 115:src/../h/riscv.hpp **** }
 133              		.loc 2 115 5 is_stmt 1
 115:src/../h/riscv.hpp **** }
 134              		.loc 2 115 12 is_stmt 0
 135 0088 033584FD 		ld	a0,-40(s0)
 136              	.LBE45:
 137              	.LBE44:
 138              		.loc 1 99 21
 139 008c 97000000 		call	_Z12printIntegerm@plt
 139      E7800000 
 140              	.LVL4:
 100:src/riscv.cpp ****         printInteger(r_stval());
 141              		.loc 1 100 9 is_stmt 1
 142              	.LBB46:
 143              	.LBB47:
 137:src/../h/riscv.hpp ****     __asm__ volatile ("csrr %[stval], stval" : [stval] "=r"(stval));
 144              		.loc 2 137 5
 138:src/../h/riscv.hpp ****     return stval;
 145              		.loc 2 138 5
 138:src/../h/riscv.hpp ****     return stval;
 146              		.loc 2 138 68 is_stmt 0
 147              	#APP
 148              	# 138 "src/../h/riscv.hpp" 1
GAS LISTING /tmp/cc1Lv8oJ.s 			page 9


 149              		csrr a5, stval
 150              	# 0 "" 2
 151              	#NO_APP
 152 0098 2338F4FC 		sd	a5,-48(s0)
 139:src/../h/riscv.hpp **** }
 153              		.loc 2 139 5 is_stmt 1
 139:src/../h/riscv.hpp **** }
 154              		.loc 2 139 12 is_stmt 0
 155 009c 033504FD 		ld	a0,-48(s0)
 156              	.LBE47:
 157              	.LBE46:
 158              		.loc 1 100 21
 159 00a0 97000000 		call	_Z12printIntegerm@plt
 159      E7800000 
 160              	.LVL5:
 161              	.LBE43:
 162              	.LBE76:
 101:src/riscv.cpp ****     }
 102:src/riscv.cpp **** };...
 163              		.loc 1 102 1
 164 00a8 6F000007 		j	.L3
 165              	.LVL6:
 166              	.L18:
 167              	.LBB77:
 168              	.LBB63:
  21:src/riscv.cpp ****         uint64 volatile sepc = r_sepc() +4;
 169              		.loc 1 21 9 is_stmt 1
 170              	.LBB64:
 171              	.LBB65:
 113:src/../h/riscv.hpp ****     __asm__ volatile ("csrr %[sepc], sepc" : [sepc] "=r"(sepc));
 172              		.loc 2 113 5
 114:src/../h/riscv.hpp ****     return sepc;
 173              		.loc 2 114 5
 114:src/../h/riscv.hpp ****     return sepc;
 174              		.loc 2 114 64 is_stmt 0
 175              	#APP
 176              	# 114 "src/../h/riscv.hpp" 1
 177              		csrr a4, sepc
 178              	# 0 "" 2
 179              	#NO_APP
 180 00b0 233CE4FA 		sd	a4,-72(s0)
 115:src/../h/riscv.hpp **** }
 181              		.loc 2 115 5 is_stmt 1
 115:src/../h/riscv.hpp **** }
 182              		.loc 2 115 12 is_stmt 0
 183 00b4 033784FB 		ld	a4,-72(s0)
 184              	.LBE65:
 185              	.LBE64:
  21:src/riscv.cpp ****         uint64 volatile sepc = r_sepc() +4;
 186              		.loc 1 21 41
 187 00b8 13074700 		addi	a4,a4,4
  21:src/riscv.cpp ****         uint64 volatile sepc = r_sepc() +4;
 188              		.loc 1 21 42
 189 00bc 2330E4F8 		sd	a4,-128(s0)
  22:src/riscv.cpp ****         uint64 volatile sstatus = r_sstatus();
 190              		.loc 1 22 9 is_stmt 1
 191              	.LBB66:
GAS LISTING /tmp/cc1Lv8oJ.s 			page 10


 192              	.LBB67:
 181:src/../h/riscv.hpp ****     __asm__ volatile ("csrr %[sstatus], sstatus" : [sstatus] "=r"(sstatus));
 193              		.loc 2 181 5
 182:src/../h/riscv.hpp ****     return sstatus;
 194              		.loc 2 182 5
 182:src/../h/riscv.hpp ****     return sstatus;
 195              		.loc 2 182 76 is_stmt 0
 196              	#APP
 197              	# 182 "src/../h/riscv.hpp" 1
 198              		csrr a4, sstatus
 199              	# 0 "" 2
 200              	#NO_APP
 201 00c4 2338E4FA 		sd	a4,-80(s0)
 183:src/../h/riscv.hpp **** }
 202              		.loc 2 183 5 is_stmt 1
 183:src/../h/riscv.hpp **** }
 203              		.loc 2 183 12 is_stmt 0
 204 00c8 033704FB 		ld	a4,-80(s0)
 205              	.LBE67:
 206              	.LBE66:
  22:src/riscv.cpp ****         uint64 volatile sstatus = r_sstatus();
 207              		.loc 1 22 45
 208 00cc 2334E4F8 		sd	a4,-120(s0)
  23:src/riscv.cpp ****         int ret;
 209              		.loc 1 23 9 is_stmt 1
  24:src/riscv.cpp ****         switch (ra) {
 210              		.loc 1 24 9
 211 00d0 13073001 		li	a4,19
 212 00d4 636AF702 		bgtu	a5,a4,.L5
 213 00d8 93972700 		slli	a5,a5,2
 214              	.LVL7:
 215 00dc 17070000 		lla	a4,.L7
 215      13070700 
 216 00e4 B387E700 		add	a5,a5,a4
 217 00e8 83A70700 		lw	a5,0(a5)
 218 00ec B387E700 		add	a5,a5,a4
 219 00f0 67800700 		jr	a5
 220              		.section	.rodata
 221              		.align	2
 222              		.align	2
 223              	.L7:
 224 0000 00000000 		.word	.L5-.L7
 225 0004 00000000 		.word	.L11-.L7
 226 0008 00000000 		.word	.L10-.L7
 227 000c 00000000 		.word	.L5-.L7
 228 0010 00000000 		.word	.L5-.L7
 229 0014 00000000 		.word	.L5-.L7
 230 0018 00000000 		.word	.L5-.L7
 231 001c 00000000 		.word	.L5-.L7
 232 0020 00000000 		.word	.L5-.L7
 233 0024 00000000 		.word	.L5-.L7
 234 0028 00000000 		.word	.L5-.L7
 235 002c 00000000 		.word	.L5-.L7
 236 0030 00000000 		.word	.L5-.L7
 237 0034 00000000 		.word	.L5-.L7
 238 0038 00000000 		.word	.L5-.L7
 239 003c 00000000 		.word	.L5-.L7
GAS LISTING /tmp/cc1Lv8oJ.s 			page 11


 240 0040 00000000 		.word	.L5-.L7
 241 0044 00000000 		.word	.L9-.L7
 242 0048 00000000 		.word	.L8-.L7
 243 004c 00000000 		.word	.L6-.L7
 244              		.text
 245              	.L11:
 246              	.LBB68:
  25:src/riscv.cpp ****             case 0x01:
 247              		.loc 1 25 13
  26:src/riscv.cpp ****                 size_t size;
 248              		.loc 1 26 17
  27:src/riscv.cpp ****                 void *mallocr;
 249              		.loc 1 27 17
  28:src/riscv.cpp ****                 __asm__ volatile("mv %0, a1":"=r"(size));
 250              		.loc 1 28 17
  28:src/riscv.cpp ****                 __asm__ volatile("mv %0, a1":"=r"(size));
 251              		.loc 1 28 57 is_stmt 0
 252              	#APP
 253              	# 28 "src/riscv.cpp" 1
 254              		mv a0, a1
 255              	# 0 "" 2
 256              	.LVL8:
  29:src/riscv.cpp ****                 mallocr = MemoryAllocator::mem_alloc(size);
 257              		.loc 1 29 17 is_stmt 1
  29:src/riscv.cpp ****                 mallocr = MemoryAllocator::mem_alloc(size);
 258              		.loc 1 29 53 is_stmt 0
 259              	#NO_APP
 260 00f8 97000000 		call	_ZN15MemoryAllocator9mem_allocEm@plt
 260      E7800000 
 261              	.LVL9:
  30:src/riscv.cpp ****                 __asm__ volatile("mv t0, %0"::"r"(mallocr));
 262              		.loc 1 30 17 is_stmt 1
  30:src/riscv.cpp ****                 __asm__ volatile("mv t0, %0"::"r"(mallocr));
 263              		.loc 1 30 60 is_stmt 0
 264              	#APP
 265              	# 30 "src/riscv.cpp" 1
  31:src/riscv.cpp ****                 __asm__ volatile("sd t0, 80(x8)");
 266              		mv t0, a0
 267              	# 0 "" 2
 268              		.loc 1 31 17 is_stmt 1
  31:src/riscv.cpp ****                 __asm__ volatile("sd t0, 80(x8)");
 269              		.loc 1 31 50 is_stmt 0
 270              	# 31 "src/riscv.cpp" 1
  32:src/riscv.cpp ****                 break;
 271              		sd t0, 80(x8)
 272              	# 0 "" 2
 273              		.loc 1 32 17 is_stmt 1
 274              	.LVL10:
 275              	#NO_APP
 276              	.L5:
 277              	.LBE68:
  74:src/riscv.cpp ****         w_sstatus(sstatus);
 278              		.loc 1 74 9
  74:src/riscv.cpp ****         w_sstatus(sstatus);
 279              		.loc 1 74 18 is_stmt 0
 280 0108 833784F8 		ld	a5,-120(s0)
 281              	.LVL11:
GAS LISTING /tmp/cc1Lv8oJ.s 			page 12


 282              	.LBB69:
 283              	.LBB70:
 188:src/../h/riscv.hpp **** }
 284              		.loc 2 188 5 is_stmt 1
 188:src/../h/riscv.hpp **** }
 285              		.loc 2 188 77 is_stmt 0
 286              	#APP
 287              	# 188 "src/../h/riscv.hpp" 1
 288              		csrw sstatus, a5
 289              	# 0 "" 2
 290              	.LVL12:
 291              	#NO_APP
 292              	.LBE70:
 293              	.LBE69:
  75:src/riscv.cpp ****         w_sepc(sepc);
 294              		.loc 1 75 9 is_stmt 1
  75:src/riscv.cpp ****         w_sepc(sepc);
 295              		.loc 1 75 15 is_stmt 0
 296 0110 833704F8 		ld	a5,-128(s0)
 297              	.LVL13:
 298              	.LBB71:
 299              	.LBB72:
 120:src/../h/riscv.hpp **** }
 300              		.loc 2 120 5 is_stmt 1
 120:src/../h/riscv.hpp **** }
 301              		.loc 2 120 65 is_stmt 0
 302              	#APP
 303              	# 120 "src/../h/riscv.hpp" 1
 304              		csrw sepc, a5
 305              	# 0 "" 2
 306              	.LVL14:
 307              	#NO_APP
 308              	.L3:
 309              	.LBE72:
 310              	.LBE71:
 311              	.LBE63:
 312              	.LBE77:
 313              		.loc 1 102 1
 314 0118 83308107 		ld	ra,120(sp)
 315              		.cfi_remember_state
 316              		.cfi_restore 1
 317 011c 03340107 		ld	s0,112(sp)
 318              		.cfi_restore 8
 319              		.cfi_def_cfa 2, 128
 320 0120 83348106 		ld	s1,104(sp)
 321              		.cfi_restore 9
 322 0124 13010108 		addi	sp,sp,128
 323              		.cfi_def_cfa_offset 0
 324 0128 67800000 		jr	ra
 325              	.LVL15:
 326              	.L10:
 327              		.cfi_restore_state
 328              	.LBB78:
 329              	.LBB74:
 330              	.LBB73:
  34:src/riscv.cpp ****             case 0x02:
 331              		.loc 1 34 13 is_stmt 1
GAS LISTING /tmp/cc1Lv8oJ.s 			page 13


  35:src/riscv.cpp ****                 void *freep;
 332              		.loc 1 35 17
  36:src/riscv.cpp ****                 int greska;
 333              		.loc 1 36 17
  37:src/riscv.cpp ****                 __asm__ volatile("mv %0, a1":"=r"(freep));
 334              		.loc 1 37 17
  37:src/riscv.cpp ****                 __asm__ volatile("mv %0, a1":"=r"(freep));
 335              		.loc 1 37 58 is_stmt 0
 336              	#APP
 337              	# 37 "src/riscv.cpp" 1
 338              		mv a0, a1
 339              	# 0 "" 2
 340              	.LVL16:
  38:src/riscv.cpp ****                 greska = MemoryAllocator::mem_free(freep);
 341              		.loc 1 38 17 is_stmt 1
  38:src/riscv.cpp ****                 greska = MemoryAllocator::mem_free(freep);
 342              		.loc 1 38 51 is_stmt 0
 343              	#NO_APP
 344 0130 97000000 		call	_ZN15MemoryAllocator8mem_freeEPKv@plt
 344      E7800000 
 345              	.LVL17:
  39:src/riscv.cpp ****                 __asm__ volatile("mv t0, %0" ::"r"(greska));
 346              		.loc 1 39 17 is_stmt 1
  39:src/riscv.cpp ****                 __asm__ volatile("mv t0, %0" ::"r"(greska));
 347              		.loc 1 39 60 is_stmt 0
 348              	#APP
 349              	# 39 "src/riscv.cpp" 1
  40:src/riscv.cpp ****                 __asm__ volatile("sd t0, 80(x8)");
 350              		mv t0, a0
 351              	# 0 "" 2
 352              		.loc 1 40 17 is_stmt 1
  40:src/riscv.cpp ****                 __asm__ volatile("sd t0, 80(x8)");
 353              		.loc 1 40 50 is_stmt 0
 354              	# 40 "src/riscv.cpp" 1
  41:src/riscv.cpp ****                 break;
 355              		sd t0, 80(x8)
 356              	# 0 "" 2
 357              		.loc 1 41 17 is_stmt 1
 358              	#NO_APP
 359 0140 6FF09FFC 		j	.L5
 360              	.LVL18:
 361              	.L9:
  43:src/riscv.cpp ****             case 0x11:
 362              		.loc 1 43 13
  44:src/riscv.cpp ****                 TCB::Body start_routine;
 363              		.loc 1 44 17
  45:src/riscv.cpp ****                 void* arg;
 364              		.loc 1 45 17
  46:src/riscv.cpp ****                 thread_t* handle;
 365              		.loc 1 46 17
  47:src/riscv.cpp ****                 void* stek;
 366              		.loc 1 47 17
  48:src/riscv.cpp ****                 __asm__ volatile("ld %0, 88(x8)": "=r"(handle));
 367              		.loc 1 48 17
  48:src/riscv.cpp ****                 __asm__ volatile("ld %0, 88(x8)": "=r"(handle));
 368              		.loc 1 48 64 is_stmt 0
 369              	#APP
GAS LISTING /tmp/cc1Lv8oJ.s 			page 14


 370              	# 48 "src/riscv.cpp" 1
 371              		ld s1, 88(x8)
 372              	# 0 "" 2
 373              	.LVL19:
  49:src/riscv.cpp ****                 __asm__ volatile("ld %0, 96(x8)": "=r"(start_routine));
 374              		.loc 1 49 17 is_stmt 1
  49:src/riscv.cpp ****                 __asm__ volatile("ld %0, 96(x8)": "=r"(start_routine));
 375              		.loc 1 49 71 is_stmt 0
 376              	# 49 "src/riscv.cpp" 1
 377              		ld a0, 96(x8)
 378              	# 0 "" 2
 379              	.LVL20:
  50:src/riscv.cpp ****                 __asm__ volatile("ld %0, 104(x8)": "=r"(arg));
 380              		.loc 1 50 17 is_stmt 1
  50:src/riscv.cpp ****                 __asm__ volatile("ld %0, 104(x8)": "=r"(arg));
 381              		.loc 1 50 62 is_stmt 0
 382              	# 50 "src/riscv.cpp" 1
 383              		ld a1, 104(x8)
 384              	# 0 "" 2
 385              	.LVL21:
  51:src/riscv.cpp ****                 __asm__ volatile("ld %0, 112(x8)": "=r"(stek));
 386              		.loc 1 51 17 is_stmt 1
  51:src/riscv.cpp ****                 __asm__ volatile("ld %0, 112(x8)": "=r"(stek));
 387              		.loc 1 51 63 is_stmt 0
 388              	# 51 "src/riscv.cpp" 1
 389              		ld a2, 112(x8)
 390              	# 0 "" 2
 391              	.LVL22:
  52:src/riscv.cpp ****                 *handle = TCB::createThread(start_routine,arg, stek);
 392              		.loc 1 52 17 is_stmt 1
  52:src/riscv.cpp ****                 *handle = TCB::createThread(start_routine,arg, stek);
 393              		.loc 1 52 44 is_stmt 0
 394              	#NO_APP
 395 0154 97000000 		call	_ZN3TCB12createThreadEPFvPvES0_S0_@plt
 395      E7800000 
 396              	.LVL23:
  52:src/riscv.cpp ****                 *handle = TCB::createThread(start_routine,arg, stek);
 397              		.loc 1 52 25
 398 015c 23B0A400 		sd	a0,0(s1)
  53:src/riscv.cpp ****                 if(*handle != nullptr) ret =0;
 399              		.loc 1 53 17 is_stmt 1
 400 0160 630A0500 		beqz	a0,.L16
  53:src/riscv.cpp ****                 if(*handle != nullptr) ret =0;
 401              		.loc 1 53 44 is_stmt 0
 402 0164 93070000 		li	a5,0
 403              	.L12:
 404              	.LVL24:
  56:src/riscv.cpp ****                 __asm__ volatile("mv t0, %0" ::"r"(ret));
 405              		.loc 1 56 17 is_stmt 1
  56:src/riscv.cpp ****                 __asm__ volatile("mv t0, %0" ::"r"(ret));
 406              		.loc 1 56 57 is_stmt 0
 407              	#APP
 408              	# 56 "src/riscv.cpp" 1
  57:src/riscv.cpp ****                 __asm__ volatile("sd t0, 80(x8)");
 409              		mv t0, a5
 410              	# 0 "" 2
 411              		.loc 1 57 17 is_stmt 1
GAS LISTING /tmp/cc1Lv8oJ.s 			page 15


  57:src/riscv.cpp ****                 __asm__ volatile("sd t0, 80(x8)");
 412              		.loc 1 57 50 is_stmt 0
 413              	# 57 "src/riscv.cpp" 1
  58:src/riscv.cpp ****                 break;
 414              		sd t0, 80(x8)
 415              	# 0 "" 2
 416              		.loc 1 58 17 is_stmt 1
 417              	#NO_APP
 418 0170 6FF09FF9 		j	.L5
 419              	.LVL25:
 420              	.L16:
  54:src/riscv.cpp ****                 else ret = -1;
 421              		.loc 1 54 26 is_stmt 0
 422 0174 9307F0FF 		li	a5,-1
 423 0178 6FF01FFF 		j	.L12
 424              	.LVL26:
 425              	.L8:
  60:src/riscv.cpp ****             case 0x12:
 426              		.loc 1 60 13 is_stmt 1
  61:src/riscv.cpp ****                 ret = TCB::exitThread();
 427              		.loc 1 61 17
  61:src/riscv.cpp ****                 ret = TCB::exitThread();
 428              		.loc 1 61 38 is_stmt 0
 429 017c 97000000 		call	_ZN3TCB10exitThreadEv@plt
 429      E7800000 
 430              	.LVL27:
  62:src/riscv.cpp ****                 __asm__ volatile("mv t0, %0" ::"r"(ret));
 431              		.loc 1 62 17 is_stmt 1
  62:src/riscv.cpp ****                 __asm__ volatile("mv t0, %0" ::"r"(ret));
 432              		.loc 1 62 57 is_stmt 0
 433              	#APP
 434              	# 62 "src/riscv.cpp" 1
  63:src/riscv.cpp ****                 __asm__ volatile("sw t0, 80(x8)");
 435              		mv t0, a0
 436              	# 0 "" 2
 437              		.loc 1 63 17 is_stmt 1
  63:src/riscv.cpp ****                 __asm__ volatile("sw t0, 80(x8)");
 438              		.loc 1 63 50 is_stmt 0
 439              	# 63 "src/riscv.cpp" 1
  64:src/riscv.cpp ****                 break;
 440              		sw t0, 80(x8)
 441              	# 0 "" 2
 442              		.loc 1 64 17 is_stmt 1
 443              	#NO_APP
 444 018c 6FF0DFF7 		j	.L5
 445              	.LVL28:
 446              	.L6:
  66:src/riscv.cpp ****             case 0x13:
 447              		.loc 1 66 13
  67:src/riscv.cpp ****                 TCB::timeSliceCounter=0;
 448              		.loc 1 67 17
  67:src/riscv.cpp ****                 TCB::timeSliceCounter=0;
 449              		.loc 1 67 38 is_stmt 0
 450 0190 97070000 		la	a5,_ZN3TCB16timeSliceCounterE
 450      83B70700 
 451 0198 23B00700 		sd	zero,0(a5)
  68:src/riscv.cpp ****                 TCB::dispatch();
GAS LISTING /tmp/cc1Lv8oJ.s 			page 16


 452              		.loc 1 68 17 is_stmt 1
  68:src/riscv.cpp ****                 TCB::dispatch();
 453              		.loc 1 68 30 is_stmt 0
 454 019c 97000000 		call	_ZN3TCB8dispatchEv@plt
 454      E7800000 
 455              	.LVL29:
  69:src/riscv.cpp ****                 break;
 456              		.loc 1 69 17 is_stmt 1
 457 01a4 6FF05FF6 		j	.L5
 458              	.LVL30:
 459              	.L19:
 460              	.LBE73:
 461              	.LBE74:
 462              	.LBB75:
 463              	.LBB48:
  78:src/riscv.cpp ****         mc_sip(SIP_SSIP);
 464              		.loc 1 78 9
 465              	.LBB49:
 466              	.LBB50:
 154:src/../h/riscv.hpp **** }
 467              		.loc 2 154 5
 154:src/../h/riscv.hpp **** }
 468              		.loc 2 154 64 is_stmt 0
 469 01a8 93072000 		li	a5,2
 470              	#APP
 471              	# 154 "src/../h/riscv.hpp" 1
 472              		csrc sip, a5
 473              	# 0 "" 2
 474              	.LVL31:
 475              	#NO_APP
 476              	.LBE50:
 477              	.LBE49:
  79:src/riscv.cpp ****         TCB::timeSliceCounter++;
 478              		.loc 1 79 9 is_stmt 1
  79:src/riscv.cpp ****         TCB::timeSliceCounter++;
 479              		.loc 1 79 30 is_stmt 0
 480 01b0 17070000 		la	a4,_ZN3TCB16timeSliceCounterE
 480      03370700 
 481 01b8 83370700 		ld	a5,0(a4)
 482 01bc 93871700 		addi	a5,a5,1
 483 01c0 2330F700 		sd	a5,0(a4)
  81:src/riscv.cpp ****         if(TCB::timeSliceCounter >= TCB::running->getTimeSlice()) {
 484              		.loc 1 81 9 is_stmt 1
 485              	.LBB51:
  81:src/riscv.cpp ****         if(TCB::timeSliceCounter >= TCB::running->getTimeSlice()) {
 486              		.loc 1 81 63 is_stmt 0
 487 01c4 17070000 		la	a4,_ZN3TCB7runningE
 487      03370700 
 488 01cc 03370700 		ld	a4,0(a4)
 489              	.LVL32:
 490              	.LBB52:
 491              	.LBB53:
 492              		.file 3 "src/../h/tcb.hpp"
   1:src/../h/tcb.hpp **** //
   2:src/../h/tcb.hpp **** // Created by os on 5/19/24.
   3:src/../h/tcb.hpp **** //
   4:src/../h/tcb.hpp **** 
GAS LISTING /tmp/cc1Lv8oJ.s 			page 17


   5:src/../h/tcb.hpp **** #ifndef PROJEKAT_TCB_HPP
   6:src/../h/tcb.hpp **** #define PROJEKAT_TCB_HPP
   7:src/../h/tcb.hpp **** #include "../lib/hw.h"
   8:src/../h/tcb.hpp **** #include "scheduler.hpp"
   9:src/../h/tcb.hpp **** #include "riscv.hpp"
  10:src/../h/tcb.hpp **** 
  11:src/../h/tcb.hpp **** class TCB {
  12:src/../h/tcb.hpp **** 
  13:src/../h/tcb.hpp ****     void *operator new(size_t n);
  14:src/../h/tcb.hpp **** 
  15:src/../h/tcb.hpp ****     void *operator new[](size_t n);
  16:src/../h/tcb.hpp **** 
  17:src/../h/tcb.hpp ****     void operator delete(void *p) noexcept;
  18:src/../h/tcb.hpp **** 
  19:src/../h/tcb.hpp ****     void operator delete[](void *p) noexcept;
  20:src/../h/tcb.hpp **** 
  21:src/../h/tcb.hpp **** public:
  22:src/../h/tcb.hpp ****     ~TCB(){TCB::operator delete[](stack);}
  23:src/../h/tcb.hpp ****     bool isFinished() const {return finished;}
  24:src/../h/tcb.hpp ****     void setFinished(bool f) { TCB::finished = f;}
  25:src/../h/tcb.hpp **** 
  26:src/../h/tcb.hpp ****     uint64 getTimeSlice() const { return timeSlice; }
 493              		.loc 3 26 35 is_stmt 1
 494              		.loc 3 26 42 is_stmt 0
 495 01d0 03378702 		ld	a4,40(a4)
 496              	.LVL33:
 497              	.LBE53:
 498              	.LBE52:
  81:src/riscv.cpp ****         if(TCB::timeSliceCounter >= TCB::running->getTimeSlice()) {
 499              		.loc 1 81 9
 500 01d4 E3E2E7F4 		bltu	a5,a4,.L3
 501              	.LBB54:
  83:src/riscv.cpp ****             uint64 volatile sepc = r_sepc();
 502              		.loc 1 83 13 is_stmt 1
 503              	.LBB55:
 504              	.LBB56:
 113:src/../h/riscv.hpp ****     __asm__ volatile ("csrr %[sepc], sepc" : [sepc] "=r"(sepc));
 505              		.loc 2 113 5
 114:src/../h/riscv.hpp ****     return sepc;
 506              		.loc 2 114 5
 114:src/../h/riscv.hpp ****     return sepc;
 507              		.loc 2 114 64 is_stmt 0
 508              	#APP
 509              	# 114 "src/../h/riscv.hpp" 1
 510              		csrr a5, sepc
 511              	# 0 "" 2
 512              	#NO_APP
 513 01dc 2334F4FC 		sd	a5,-56(s0)
 115:src/../h/riscv.hpp **** }
 514              		.loc 2 115 5 is_stmt 1
 115:src/../h/riscv.hpp **** }
 515              		.loc 2 115 12 is_stmt 0
 516 01e0 833784FC 		ld	a5,-56(s0)
 517              	.LBE56:
 518              	.LBE55:
  83:src/riscv.cpp ****             uint64 volatile sepc = r_sepc();
 519              		.loc 1 83 43
GAS LISTING /tmp/cc1Lv8oJ.s 			page 18


 520 01e4 2338F4F8 		sd	a5,-112(s0)
  84:src/riscv.cpp ****             uint64 volatile sstatus = r_sstatus();
 521              		.loc 1 84 13 is_stmt 1
 522              	.LBB57:
 523              	.LBB58:
 181:src/../h/riscv.hpp ****     __asm__ volatile ("csrr %[sstatus], sstatus" : [sstatus] "=r"(sstatus));
 524              		.loc 2 181 5
 182:src/../h/riscv.hpp ****     return sstatus;
 525              		.loc 2 182 5
 182:src/../h/riscv.hpp ****     return sstatus;
 526              		.loc 2 182 76 is_stmt 0
 527              	#APP
 528              	# 182 "src/../h/riscv.hpp" 1
 529              		csrr a5, sstatus
 530              	# 0 "" 2
 531              	#NO_APP
 532 01ec 2330F4FC 		sd	a5,-64(s0)
 183:src/../h/riscv.hpp **** }
 533              		.loc 2 183 5 is_stmt 1
 183:src/../h/riscv.hpp **** }
 534              		.loc 2 183 12 is_stmt 0
 535 01f0 833704FC 		ld	a5,-64(s0)
 536              	.LBE58:
 537              	.LBE57:
  84:src/riscv.cpp ****             uint64 volatile sstatus = r_sstatus();
 538              		.loc 1 84 49
 539 01f4 233CF4F8 		sd	a5,-104(s0)
  85:src/riscv.cpp ****             TCB::timeSliceCounter=0;
 540              		.loc 1 85 13 is_stmt 1
  85:src/riscv.cpp ****             TCB::timeSliceCounter=0;
 541              		.loc 1 85 34 is_stmt 0
 542 01f8 97070000 		la	a5,_ZN3TCB16timeSliceCounterE
 542      83B70700 
 543 0200 23B00700 		sd	zero,0(a5)
  86:src/riscv.cpp ****             TCB::dispatch();
 544              		.loc 1 86 13 is_stmt 1
  86:src/riscv.cpp ****             TCB::dispatch();
 545              		.loc 1 86 26 is_stmt 0
 546 0204 97000000 		call	_ZN3TCB8dispatchEv@plt
 546      E7800000 
 547              	.LVL34:
  87:src/riscv.cpp ****             w_sstatus(sstatus);
 548              		.loc 1 87 13 is_stmt 1
  87:src/riscv.cpp ****             w_sstatus(sstatus);
 549              		.loc 1 87 22 is_stmt 0
 550 020c 833784F9 		ld	a5,-104(s0)
 551              	.LVL35:
 552              	.LBB59:
 553              	.LBB60:
 188:src/../h/riscv.hpp **** }
 554              		.loc 2 188 5 is_stmt 1
 188:src/../h/riscv.hpp **** }
 555              		.loc 2 188 77 is_stmt 0
 556              	#APP
 557              	# 188 "src/../h/riscv.hpp" 1
 558              		csrw sstatus, a5
 559              	# 0 "" 2
GAS LISTING /tmp/cc1Lv8oJ.s 			page 19


 560              	.LVL36:
 561              	#NO_APP
 562              	.LBE60:
 563              	.LBE59:
  88:src/riscv.cpp ****             w_sepc(sepc);
 564              		.loc 1 88 13 is_stmt 1
  88:src/riscv.cpp ****             w_sepc(sepc);
 565              		.loc 1 88 19 is_stmt 0
 566 0214 833704F9 		ld	a5,-112(s0)
 567              	.LVL37:
 568              	.LBB61:
 569              	.LBB62:
 120:src/../h/riscv.hpp **** }
 570              		.loc 2 120 5 is_stmt 1
 120:src/../h/riscv.hpp **** }
 571              		.loc 2 120 65 is_stmt 0
 572              	#APP
 573              	# 120 "src/../h/riscv.hpp" 1
 121:src/../h/riscv.hpp **** 
 574              		csrw sepc, a5
 575              	# 0 "" 2
 576              		.loc 2 121 1
 577              	#NO_APP
 578 021c 6FF0DFEF 		j	.L3
 579              	.LVL38:
 580              	.L20:
 581              	.LBE62:
 582              	.LBE61:
 583              	.LBE54:
 584              	.LBE51:
 585              	.LBE48:
  95:src/riscv.cpp ****         console_handler();
 586              		.loc 1 95 9 is_stmt 1
  95:src/riscv.cpp ****         console_handler();
 587              		.loc 1 95 24 is_stmt 0
 588 0220 97000000 		call	console_handler@plt
 588      E7800000 
 589              	.LVL39:
 590 0228 6FF01FEF 		j	.L3
 591              	.LBE75:
 592              	.LBE78:
 593              		.cfi_endproc
 594              	.LFE41:
 596              	.Letext0:
 597              		.file 4 "src/../h/../lib/hw.h"
 598              		.file 5 "src/../h/MemoryAllocator.hpp"
 599              		.file 6 "src/../h/syscall_c.hpp"
 600              		.file 7 "src/../h/print.hpp"
 601              		.file 8 "src/../h/../lib/console.h"
GAS LISTING /tmp/cc1Lv8oJ.s 			page 20


DEFINED SYMBOLS
                            *ABS*:0000000000000000 riscv.cpp
     /tmp/cc1Lv8oJ.s:9      .text:0000000000000000 _ZN5Riscv10popSppSpieEv
     /tmp/cc1Lv8oJ.s:13     .text:0000000000000000 .L0 
     /tmp/cc1Lv8oJ.s:14     .text:0000000000000000 .L0 
     /tmp/cc1Lv8oJ.s:15     .text:0000000000000004 .L0 
     /tmp/cc1Lv8oJ.s:17     .text:0000000000000008 .L0 
     /tmp/cc1Lv8oJ.s:19     .text:000000000000000c .L0 
     /tmp/cc1Lv8oJ.s:21     .text:000000000000000c .L0 
       src/riscv.cpp:10     .text:000000000000000c .L0 
     /tmp/cc1Lv8oJ.s:27     .text:0000000000000010 .L0 
       src/riscv.cpp:11     .text:0000000000000010 .L0 
     /tmp/cc1Lv8oJ.s:33     .text:0000000000000014 .L0 
     /tmp/cc1Lv8oJ.s:34     .text:0000000000000018 .L0 
     /tmp/cc1Lv8oJ.s:35     .text:0000000000000018 .L0 
     /tmp/cc1Lv8oJ.s:37     .text:000000000000001c .L0 
     /tmp/cc1Lv8oJ.s:39     .text:0000000000000020 .L0 
     /tmp/cc1Lv8oJ.s:45     .text:0000000000000020 _ZN5Riscv20handleSupervisorTrapEv
     /tmp/cc1Lv8oJ.s:48     .text:0000000000000020 .L0 
     /tmp/cc1Lv8oJ.s:49     .text:0000000000000020 .L0 
     /tmp/cc1Lv8oJ.s:50     .text:0000000000000024 .L0 
     /tmp/cc1Lv8oJ.s:54     .text:0000000000000030 .L0 
     /tmp/cc1Lv8oJ.s:55     .text:0000000000000030 .L0 
     /tmp/cc1Lv8oJ.s:56     .text:0000000000000030 .L0 
     /tmp/cc1Lv8oJ.s:58     .text:0000000000000034 .L0 
     /tmp/cc1Lv8oJ.s:63     .text:0000000000000034 .L0 
     /tmp/cc1Lv8oJ.s:64     .text:0000000000000034 .L0 
     /tmp/cc1Lv8oJ.s:65     .text:0000000000000034 .L0 
  src/../h/riscv.hpp:195    .text:0000000000000034 .L0 
     /tmp/cc1Lv8oJ.s:73     .text:000000000000003c .L0 
     /tmp/cc1Lv8oJ.s:74     .text:000000000000003c .L0 
     /tmp/cc1Lv8oJ.s:81     .text:0000000000000040 .L0 
     /tmp/cc1Lv8oJ.s:82     .text:0000000000000040 .L0 
     /tmp/cc1Lv8oJ.s:83     .text:0000000000000040 .L0 
  src/../h/riscv.hpp:102    .text:0000000000000040 .L0 
     /tmp/cc1Lv8oJ.s:91     .text:0000000000000048 .L0 
     /tmp/cc1Lv8oJ.s:92     .text:0000000000000048 .L0 
     /tmp/cc1Lv8oJ.s:98     .text:000000000000004c .L0 
     /tmp/cc1Lv8oJ.s:99     .text:000000000000004c .L0 
     /tmp/cc1Lv8oJ.s:101    .text:0000000000000050 .L0 
     /tmp/cc1Lv8oJ.s:107    .text:0000000000000058 .L0 
     /tmp/cc1Lv8oJ.s:113    .text:0000000000000068 .L0 
     /tmp/cc1Lv8oJ.s:118    .text:0000000000000078 .L0 
     /tmp/cc1Lv8oJ.s:119    .text:0000000000000078 .L0 
     /tmp/cc1Lv8oJ.s:124    .text:0000000000000080 .L0 
     /tmp/cc1Lv8oJ.s:125    .text:0000000000000080 .L0 
     /tmp/cc1Lv8oJ.s:126    .text:0000000000000080 .L0 
  src/../h/riscv.hpp:114    .text:0000000000000080 .L0 
     /tmp/cc1Lv8oJ.s:134    .text:0000000000000088 .L0 
     /tmp/cc1Lv8oJ.s:135    .text:0000000000000088 .L0 
     /tmp/cc1Lv8oJ.s:139    .text:000000000000008c .L0 
     /tmp/cc1Lv8oJ.s:144    .text:0000000000000094 .L0 
     /tmp/cc1Lv8oJ.s:145    .text:0000000000000094 .L0 
     /tmp/cc1Lv8oJ.s:146    .text:0000000000000094 .L0 
  src/../h/riscv.hpp:138    .text:0000000000000094 .L0 
     /tmp/cc1Lv8oJ.s:154    .text:000000000000009c .L0 
     /tmp/cc1Lv8oJ.s:155    .text:000000000000009c .L0 
GAS LISTING /tmp/cc1Lv8oJ.s 			page 21


     /tmp/cc1Lv8oJ.s:159    .text:00000000000000a0 .L0 
     /tmp/cc1Lv8oJ.s:164    .text:00000000000000a8 .L0 
     /tmp/cc1Lv8oJ.s:172    .text:00000000000000ac .L0 
     /tmp/cc1Lv8oJ.s:173    .text:00000000000000ac .L0 
     /tmp/cc1Lv8oJ.s:174    .text:00000000000000ac .L0 
  src/../h/riscv.hpp:114    .text:00000000000000ac .L0 
     /tmp/cc1Lv8oJ.s:182    .text:00000000000000b4 .L0 
     /tmp/cc1Lv8oJ.s:183    .text:00000000000000b4 .L0 
     /tmp/cc1Lv8oJ.s:187    .text:00000000000000b8 .L0 
     /tmp/cc1Lv8oJ.s:189    .text:00000000000000bc .L0 
     /tmp/cc1Lv8oJ.s:193    .text:00000000000000c0 .L0 
     /tmp/cc1Lv8oJ.s:194    .text:00000000000000c0 .L0 
     /tmp/cc1Lv8oJ.s:195    .text:00000000000000c0 .L0 
  src/../h/riscv.hpp:182    .text:00000000000000c0 .L0 
     /tmp/cc1Lv8oJ.s:203    .text:00000000000000c8 .L0 
     /tmp/cc1Lv8oJ.s:204    .text:00000000000000c8 .L0 
     /tmp/cc1Lv8oJ.s:208    .text:00000000000000cc .L0 
     /tmp/cc1Lv8oJ.s:210    .text:00000000000000d0 .L0 
     /tmp/cc1Lv8oJ.s:211    .text:00000000000000d0 .L0 
     /tmp/cc1Lv8oJ.s:248    .text:00000000000000f4 .L0 
     /tmp/cc1Lv8oJ.s:249    .text:00000000000000f4 .L0 
     /tmp/cc1Lv8oJ.s:250    .text:00000000000000f4 .L0 
     /tmp/cc1Lv8oJ.s:251    .text:00000000000000f4 .L0 
       src/riscv.cpp:28     .text:00000000000000f4 .L0 
     /tmp/cc1Lv8oJ.s:258    .text:00000000000000f8 .L0 
     /tmp/cc1Lv8oJ.s:260    .text:00000000000000f8 .L0 
     /tmp/cc1Lv8oJ.s:263    .text:0000000000000100 .L0 
       src/riscv.cpp:30     .text:0000000000000100 .L0 
     /tmp/cc1Lv8oJ.s:269    .text:0000000000000104 .L0 
       src/riscv.cpp:31     .text:0000000000000104 .L0 
     /tmp/cc1Lv8oJ.s:278    .text:0000000000000108 .L0 
     /tmp/cc1Lv8oJ.s:279    .text:0000000000000108 .L0 
     /tmp/cc1Lv8oJ.s:280    .text:0000000000000108 .L0 
     /tmp/cc1Lv8oJ.s:285    .text:000000000000010c .L0 
  src/../h/riscv.hpp:188    .text:000000000000010c .L0 
     /tmp/cc1Lv8oJ.s:295    .text:0000000000000110 .L0 
     /tmp/cc1Lv8oJ.s:296    .text:0000000000000110 .L0 
     /tmp/cc1Lv8oJ.s:301    .text:0000000000000114 .L0 
  src/../h/riscv.hpp:120    .text:0000000000000114 .L0 
     /tmp/cc1Lv8oJ.s:314    .text:0000000000000118 .L0 
     /tmp/cc1Lv8oJ.s:315    .text:000000000000011c .L0 
     /tmp/cc1Lv8oJ.s:316    .text:000000000000011c .L0 
     /tmp/cc1Lv8oJ.s:318    .text:0000000000000120 .L0 
     /tmp/cc1Lv8oJ.s:319    .text:0000000000000120 .L0 
     /tmp/cc1Lv8oJ.s:321    .text:0000000000000124 .L0 
     /tmp/cc1Lv8oJ.s:323    .text:0000000000000128 .L0 
     /tmp/cc1Lv8oJ.s:327    .text:000000000000012c .L0 
     /tmp/cc1Lv8oJ.s:332    .text:000000000000012c .L0 
     /tmp/cc1Lv8oJ.s:333    .text:000000000000012c .L0 
     /tmp/cc1Lv8oJ.s:334    .text:000000000000012c .L0 
     /tmp/cc1Lv8oJ.s:335    .text:000000000000012c .L0 
       src/riscv.cpp:37     .text:000000000000012c .L0 
     /tmp/cc1Lv8oJ.s:342    .text:0000000000000130 .L0 
     /tmp/cc1Lv8oJ.s:344    .text:0000000000000130 .L0 
     /tmp/cc1Lv8oJ.s:347    .text:0000000000000138 .L0 
       src/riscv.cpp:39     .text:0000000000000138 .L0 
     /tmp/cc1Lv8oJ.s:353    .text:000000000000013c .L0 
GAS LISTING /tmp/cc1Lv8oJ.s 			page 22


       src/riscv.cpp:40     .text:000000000000013c .L0 
     /tmp/cc1Lv8oJ.s:359    .text:0000000000000140 .L0 
     /tmp/cc1Lv8oJ.s:363    .text:0000000000000144 .L0 
     /tmp/cc1Lv8oJ.s:364    .text:0000000000000144 .L0 
     /tmp/cc1Lv8oJ.s:365    .text:0000000000000144 .L0 
     /tmp/cc1Lv8oJ.s:366    .text:0000000000000144 .L0 
     /tmp/cc1Lv8oJ.s:367    .text:0000000000000144 .L0 
     /tmp/cc1Lv8oJ.s:368    .text:0000000000000144 .L0 
       src/riscv.cpp:48     .text:0000000000000144 .L0 
     /tmp/cc1Lv8oJ.s:375    .text:0000000000000148 .L0 
       src/riscv.cpp:49     .text:0000000000000148 .L0 
     /tmp/cc1Lv8oJ.s:381    .text:000000000000014c .L0 
       src/riscv.cpp:50     .text:000000000000014c .L0 
     /tmp/cc1Lv8oJ.s:387    .text:0000000000000150 .L0 
       src/riscv.cpp:51     .text:0000000000000150 .L0 
     /tmp/cc1Lv8oJ.s:393    .text:0000000000000154 .L0 
     /tmp/cc1Lv8oJ.s:395    .text:0000000000000154 .L0 
     /tmp/cc1Lv8oJ.s:398    .text:000000000000015c .L0 
     /tmp/cc1Lv8oJ.s:400    .text:0000000000000160 .L0 
     /tmp/cc1Lv8oJ.s:402    .text:0000000000000164 .L0 
     /tmp/cc1Lv8oJ.s:406    .text:0000000000000168 .L0 
       src/riscv.cpp:56     .text:0000000000000168 .L0 
     /tmp/cc1Lv8oJ.s:412    .text:000000000000016c .L0 
       src/riscv.cpp:57     .text:000000000000016c .L0 
     /tmp/cc1Lv8oJ.s:418    .text:0000000000000170 .L0 
     /tmp/cc1Lv8oJ.s:422    .text:0000000000000174 .L0 
     /tmp/cc1Lv8oJ.s:427    .text:000000000000017c .L0 
     /tmp/cc1Lv8oJ.s:428    .text:000000000000017c .L0 
     /tmp/cc1Lv8oJ.s:429    .text:000000000000017c .L0 
     /tmp/cc1Lv8oJ.s:432    .text:0000000000000184 .L0 
       src/riscv.cpp:62     .text:0000000000000184 .L0 
     /tmp/cc1Lv8oJ.s:438    .text:0000000000000188 .L0 
       src/riscv.cpp:63     .text:0000000000000188 .L0 
     /tmp/cc1Lv8oJ.s:444    .text:000000000000018c .L0 
     /tmp/cc1Lv8oJ.s:448    .text:0000000000000190 .L0 
     /tmp/cc1Lv8oJ.s:449    .text:0000000000000190 .L0 
     /tmp/cc1Lv8oJ.s:450    .text:0000000000000190 .L0 
     /tmp/cc1Lv8oJ.s:453    .text:000000000000019c .L0 
     /tmp/cc1Lv8oJ.s:454    .text:000000000000019c .L0 
     /tmp/cc1Lv8oJ.s:457    .text:00000000000001a4 .L0 
     /tmp/cc1Lv8oJ.s:467    .text:00000000000001a8 .L0 
     /tmp/cc1Lv8oJ.s:468    .text:00000000000001a8 .L0 
     /tmp/cc1Lv8oJ.s:469    .text:00000000000001a8 .L0 
     /tmp/cc1Lv8oJ.s:479    .text:00000000000001b0 .L0 
     /tmp/cc1Lv8oJ.s:480    .text:00000000000001b0 .L0 
     /tmp/cc1Lv8oJ.s:486    .text:00000000000001c4 .L0 
     /tmp/cc1Lv8oJ.s:487    .text:00000000000001c4 .L0 
     /tmp/cc1Lv8oJ.s:494    .text:00000000000001d0 .L0 
     /tmp/cc1Lv8oJ.s:495    .text:00000000000001d0 .L0 
     /tmp/cc1Lv8oJ.s:500    .text:00000000000001d4 .L0 
     /tmp/cc1Lv8oJ.s:505    .text:00000000000001d8 .L0 
     /tmp/cc1Lv8oJ.s:506    .text:00000000000001d8 .L0 
     /tmp/cc1Lv8oJ.s:507    .text:00000000000001d8 .L0 
  src/../h/riscv.hpp:114    .text:00000000000001d8 .L0 
     /tmp/cc1Lv8oJ.s:515    .text:00000000000001e0 .L0 
     /tmp/cc1Lv8oJ.s:516    .text:00000000000001e0 .L0 
     /tmp/cc1Lv8oJ.s:520    .text:00000000000001e4 .L0 
GAS LISTING /tmp/cc1Lv8oJ.s 			page 23


     /tmp/cc1Lv8oJ.s:524    .text:00000000000001e8 .L0 
     /tmp/cc1Lv8oJ.s:525    .text:00000000000001e8 .L0 
     /tmp/cc1Lv8oJ.s:526    .text:00000000000001e8 .L0 
  src/../h/riscv.hpp:182    .text:00000000000001e8 .L0 
     /tmp/cc1Lv8oJ.s:534    .text:00000000000001f0 .L0 
     /tmp/cc1Lv8oJ.s:535    .text:00000000000001f0 .L0 
     /tmp/cc1Lv8oJ.s:539    .text:00000000000001f4 .L0 
     /tmp/cc1Lv8oJ.s:541    .text:00000000000001f8 .L0 
     /tmp/cc1Lv8oJ.s:542    .text:00000000000001f8 .L0 
     /tmp/cc1Lv8oJ.s:545    .text:0000000000000204 .L0 
     /tmp/cc1Lv8oJ.s:546    .text:0000000000000204 .L0 
     /tmp/cc1Lv8oJ.s:549    .text:000000000000020c .L0 
     /tmp/cc1Lv8oJ.s:550    .text:000000000000020c .L0 
     /tmp/cc1Lv8oJ.s:555    .text:0000000000000210 .L0 
  src/../h/riscv.hpp:188    .text:0000000000000210 .L0 
     /tmp/cc1Lv8oJ.s:565    .text:0000000000000214 .L0 
     /tmp/cc1Lv8oJ.s:566    .text:0000000000000214 .L0 
     /tmp/cc1Lv8oJ.s:571    .text:0000000000000218 .L0 
  src/../h/riscv.hpp:120    .text:0000000000000218 .L0 
     /tmp/cc1Lv8oJ.s:578    .text:000000000000021c .L0 
     /tmp/cc1Lv8oJ.s:587    .text:0000000000000220 .L0 
     /tmp/cc1Lv8oJ.s:588    .text:0000000000000220 .L0 
     /tmp/cc1Lv8oJ.s:593    .text:000000000000022c .L0 
     /tmp/cc1Lv8oJ.s:602    .text:000000000000022c .L0 
     /tmp/cc1Lv8oJ.s:223    .rodata:0000000000000000 .L7
     /tmp/cc1Lv8oJ.s:215    .text:00000000000000dc .L0 
     /tmp/cc1Lv8oJ.s:450    .text:0000000000000190 .L0 
     /tmp/cc1Lv8oJ.s:480    .text:00000000000001b0 .L0 
     /tmp/cc1Lv8oJ.s:487    .text:00000000000001c4 .L0 
     /tmp/cc1Lv8oJ.s:542    .text:00000000000001f8 .L0 
     /tmp/cc1Lv8oJ.s:166    .text:00000000000000ac .L18
     /tmp/cc1Lv8oJ.s:459    .text:00000000000001a8 .L19
     /tmp/cc1Lv8oJ.s:580    .text:0000000000000220 .L20
     /tmp/cc1Lv8oJ.s:308    .text:0000000000000118 .L3
     /tmp/cc1Lv8oJ.s:276    .text:0000000000000108 .L5
     /tmp/cc1Lv8oJ.s:420    .text:0000000000000174 .L16
     /tmp/cc1Lv8oJ.s:403    .text:0000000000000168 .L12
     /tmp/cc1Lv8oJ.s:245    .text:00000000000000f4 .L11
     /tmp/cc1Lv8oJ.s:326    .text:000000000000012c .L10
     /tmp/cc1Lv8oJ.s:361    .text:0000000000000144 .L9
     /tmp/cc1Lv8oJ.s:425    .text:000000000000017c .L8
     /tmp/cc1Lv8oJ.s:446    .text:0000000000000190 .L6
     /tmp/cc1Lv8oJ.s:1891   .debug_abbrev:0000000000000000 .Ldebug_abbrev0
     /tmp/cc1Lv8oJ.s:3029   .debug_str:00000000000000c9 .LASF138
     /tmp/cc1Lv8oJ.s:3177   .debug_str:00000000000005c1 .LASF139
     /tmp/cc1Lv8oJ.s:3137   .debug_str:00000000000004d3 .LASF140
     /tmp/cc1Lv8oJ.s:5      .text:0000000000000000 .Ltext0
     /tmp/cc1Lv8oJ.s:596    .text:000000000000022c .Letext0
     /tmp/cc1Lv8oJ.s:2995   .debug_line:0000000000000000 .Ldebug_line0
     /tmp/cc1Lv8oJ.s:3153   .debug_str:0000000000000546 .LASF0
     /tmp/cc1Lv8oJ.s:3173   .debug_str:000000000000059b .LASF1
     /tmp/cc1Lv8oJ.s:3133   .debug_str:00000000000004b5 .LASF2
     /tmp/cc1Lv8oJ.s:3109   .debug_str:000000000000041b .LASF4
     /tmp/cc1Lv8oJ.s:3221   .debug_str:00000000000006d3 .LASF3
     /tmp/cc1Lv8oJ.s:3031   .debug_str:000000000000018d .LASF5
     /tmp/cc1Lv8oJ.s:3175   .debug_str:00000000000005ae .LASF6
     /tmp/cc1Lv8oJ.s:3151   .debug_str:0000000000000533 .LASF7
GAS LISTING /tmp/cc1Lv8oJ.s 			page 24


     /tmp/cc1Lv8oJ.s:3263   .debug_str:0000000000000842 .LASF8
     /tmp/cc1Lv8oJ.s:3097   .debug_str:0000000000000393 .LASF9
     /tmp/cc1Lv8oJ.s:3189   .debug_str:0000000000000609 .LASF10
     /tmp/cc1Lv8oJ.s:3251   .debug_str:00000000000007d7 .LASF11
     /tmp/cc1Lv8oJ.s:3035   .debug_str:0000000000000199 .LASF12
     /tmp/cc1Lv8oJ.s:3005   .debug_str:000000000000003a .LASF13
     /tmp/cc1Lv8oJ.s:3043   .debug_str:00000000000001e3 .LASF14
     /tmp/cc1Lv8oJ.s:3213   .debug_str:0000000000000697 .LASF15
     /tmp/cc1Lv8oJ.s:3053   .debug_str:000000000000021b .LASF16
     /tmp/cc1Lv8oJ.s:3135   .debug_str:00000000000004c3 .LASF26
     /tmp/cc1Lv8oJ.s:3081   .debug_str:0000000000000328 .LASF27
     /tmp/cc1Lv8oJ.s:3253   .debug_str:00000000000007e6 .LASF17
     /tmp/cc1Lv8oJ.s:3239   .debug_str:0000000000000779 .LASF18
     /tmp/cc1Lv8oJ.s:3185   .debug_str:00000000000005e7 .LASF19
     /tmp/cc1Lv8oJ.s:3225   .debug_str:00000000000006f6 .LASF29
     /tmp/cc1Lv8oJ.s:3255   .debug_str:00000000000007eb .LASF31
     /tmp/cc1Lv8oJ.s:3113   .debug_str:0000000000000435 .LASF20
     /tmp/cc1Lv8oJ.s:3001   .debug_str:0000000000000011 .LASF51
     /tmp/cc1Lv8oJ.s:3059   .debug_str:0000000000000267 .LASF53
     /tmp/cc1Lv8oJ.s:3267   .debug_str:0000000000000859 .LASF21
     /tmp/cc1Lv8oJ.s:3235   .debug_str:0000000000000751 .LASF23
     /tmp/cc1Lv8oJ.s:3195   .debug_str:000000000000062b .LASF22
     /tmp/cc1Lv8oJ.s:3285   .debug_str:00000000000008d9 .LASF24
     /tmp/cc1Lv8oJ.s:3181   .debug_str:00000000000005da .LASF55
     /tmp/cc1Lv8oJ.s:3247   .debug_str:00000000000007ae .LASF57
     /tmp/cc1Lv8oJ.s:3079   .debug_str:0000000000000323 .LASF25
     /tmp/cc1Lv8oJ.s:3013   .debug_str:0000000000000074 .LASF28
     /tmp/cc1Lv8oJ.s:3275   .debug_str:0000000000000893 .LASF30
     /tmp/cc1Lv8oJ.s:3027   .debug_str:00000000000000bd .LASF32
     /tmp/cc1Lv8oJ.s:3091   .debug_str:0000000000000366 .LASF33
     /tmp/cc1Lv8oJ.s:3099   .debug_str:00000000000003a1 .LASF34
     /tmp/cc1Lv8oJ.s:3231   .debug_str:000000000000071e .LASF35
     /tmp/cc1Lv8oJ.s:3209   .debug_str:000000000000067f .LASF37
     /tmp/cc1Lv8oJ.s:3111   .debug_str:0000000000000422 .LASF36
     /tmp/cc1Lv8oJ.s:3249   .debug_str:00000000000007ca .LASF38
     /tmp/cc1Lv8oJ.s:3065   .debug_str:00000000000002b6 .LASF39
     /tmp/cc1Lv8oJ.s:3201   .debug_str:0000000000000650 .LASF40
     /tmp/cc1Lv8oJ.s:3179   .debug_str:00000000000005cf .LASF43
     /tmp/cc1Lv8oJ.s:3095   .debug_str:000000000000037c .LASF45
     /tmp/cc1Lv8oJ.s:3139   .debug_str:00000000000004f1 .LASF41
     /tmp/cc1Lv8oJ.s:3105   .debug_str:00000000000003dc .LASF42
     /tmp/cc1Lv8oJ.s:3131   .debug_str:00000000000004a8 .LASF44
     /tmp/cc1Lv8oJ.s:3241   .debug_str:000000000000077e .LASF46
     /tmp/cc1Lv8oJ.s:3071   .debug_str:00000000000002df .LASF141
     /tmp/cc1Lv8oJ.s:3121   .debug_str:0000000000000459 .LASF47
     /tmp/cc1Lv8oJ.s:3233   .debug_str:000000000000072e .LASF48
     /tmp/cc1Lv8oJ.s:3205   .debug_str:0000000000000664 .LASF142
     /tmp/cc1Lv8oJ.s:3045   .debug_str:00000000000001ef .LASF49
     /tmp/cc1Lv8oJ.s:3011   .debug_str:000000000000005a .LASF50
     /tmp/cc1Lv8oJ.s:3191   .debug_str:0000000000000618 .LASF52
     /tmp/cc1Lv8oJ.s:3207   .debug_str:0000000000000669 .LASF54
     /tmp/cc1Lv8oJ.s:3215   .debug_str:00000000000006ad .LASF56
     /tmp/cc1Lv8oJ.s:3145   .debug_str:000000000000050b .LASF58
     /tmp/cc1Lv8oJ.s:3019   .debug_str:000000000000008c .LASF59
     /tmp/cc1Lv8oJ.s:3257   .debug_str:0000000000000813 .LASF60
     /tmp/cc1Lv8oJ.s:3061   .debug_str:000000000000028e .LASF143
     /tmp/cc1Lv8oJ.s:3115   .debug_str:0000000000000443 .LASF61
GAS LISTING /tmp/cc1Lv8oJ.s 			page 25


     /tmp/cc1Lv8oJ.s:3161   .debug_str:0000000000000569 .LASF62
     /tmp/cc1Lv8oJ.s:3159   .debug_str:0000000000000563 .LASF63
     /tmp/cc1Lv8oJ.s:3119   .debug_str:0000000000000451 .LASF64
     /tmp/cc1Lv8oJ.s:3165   .debug_str:0000000000000577 .LASF65
     /tmp/cc1Lv8oJ.s:3277   .debug_str:00000000000008a0 .LASF66
     /tmp/cc1Lv8oJ.s:2999   .debug_str:0000000000000009 .LASF67
     /tmp/cc1Lv8oJ.s:3223   .debug_str:00000000000006e5 .LASF68
     /tmp/cc1Lv8oJ.s:3125   .debug_str:0000000000000471 .LASF69
     /tmp/cc1Lv8oJ.s:3103   .debug_str:00000000000003c3 .LASF71
     /tmp/cc1Lv8oJ.s:3157   .debug_str:000000000000055a .LASF70
     /tmp/cc1Lv8oJ.s:3077   .debug_str:0000000000000310 .LASF72
     /tmp/cc1Lv8oJ.s:3271   .debug_str:0000000000000878 .LASF144
     /tmp/cc1Lv8oJ.s:3107   .debug_str:00000000000003f3 .LASF145
     /tmp/cc1Lv8oJ.s:3169   .debug_str:000000000000058a .LASF73
     /tmp/cc1Lv8oJ.s:3123   .debug_str:0000000000000466 .LASF146
     /tmp/cc1Lv8oJ.s:3197   .debug_str:0000000000000634 .LASF74
     /tmp/cc1Lv8oJ.s:3167   .debug_str:0000000000000581 .LASF75
     /tmp/cc1Lv8oJ.s:3117   .debug_str:0000000000000448 .LASF76
     /tmp/cc1Lv8oJ.s:3211   .debug_str:000000000000068c .LASF77
     /tmp/cc1Lv8oJ.s:3283   .debug_str:00000000000008c1 .LASF78
     /tmp/cc1Lv8oJ.s:3025   .debug_str:00000000000000af .LASF79
     /tmp/cc1Lv8oJ.s:3069   .debug_str:00000000000002c4 .LASF80
     /tmp/cc1Lv8oJ.s:3083   .debug_str:0000000000000330 .LASF81
     /tmp/cc1Lv8oJ.s:3003   .debug_str:0000000000000020 .LASF82
     /tmp/cc1Lv8oJ.s:3007   .debug_str:000000000000004a .LASF83
     /tmp/cc1Lv8oJ.s:3073   .debug_str:00000000000002e7 .LASF84
     /tmp/cc1Lv8oJ.s:3067   .debug_str:00000000000002bb .LASF85
     /tmp/cc1Lv8oJ.s:3049   .debug_str:0000000000000201 .LASF86
     /tmp/cc1Lv8oJ.s:3143   .debug_str:0000000000000504 .LASF87
     /tmp/cc1Lv8oJ.s:3199   .debug_str:000000000000063d .LASF88
     /tmp/cc1Lv8oJ.s:3265   .debug_str:0000000000000852 .LASF89
     /tmp/cc1Lv8oJ.s:3259   .debug_str:0000000000000829 .LASF90
     /tmp/cc1Lv8oJ.s:3087   .debug_str:0000000000000350 .LASF91
     /tmp/cc1Lv8oJ.s:3055   .debug_str:0000000000000231 .LASF92
     /tmp/cc1Lv8oJ.s:3217   .debug_str:00000000000006b3 .LASF93
     /tmp/cc1Lv8oJ.s:3227   .debug_str:00000000000006fb .LASF94
     /tmp/cc1Lv8oJ.s:3183   .debug_str:00000000000005df .LASF95
     /tmp/cc1Lv8oJ.s:3037   .debug_str:00000000000001a9 .LASF96
     /tmp/cc1Lv8oJ.s:3289   .debug_str:0000000000000906 .LASF97
     /tmp/cc1Lv8oJ.s:3075   .debug_str:00000000000002fc .LASF98
     /tmp/cc1Lv8oJ.s:3155   .debug_str:0000000000000553 .LASF99
     /tmp/cc1Lv8oJ.s:3279   .debug_str:00000000000008a9 .LASF100
     /tmp/cc1Lv8oJ.s:3021   .debug_str:0000000000000097 .LASF101
     /tmp/cc1Lv8oJ.s:3085   .debug_str:000000000000033d .LASF102
     /tmp/cc1Lv8oJ.s:3147   .debug_str:000000000000051b .LASF103
     /tmp/cc1Lv8oJ.s:3245   .debug_str:000000000000079c .LASF104
     /tmp/cc1Lv8oJ.s:3017   .debug_str:0000000000000086 .LASF105
     /tmp/cc1Lv8oJ.s:3291   .debug_str:000000000000090e .LASF106
     /tmp/cc1Lv8oJ.s:3287   .debug_str:00000000000008fb .LASF107
     /tmp/cc1Lv8oJ.s:3219   .debug_str:00000000000006bb .LASF108
     /tmp/cc1Lv8oJ.s:3171   .debug_str:0000000000000590 .LASF109
     /tmp/cc1Lv8oJ.s:3127   .debug_str:000000000000047f .LASF110
     /tmp/cc1Lv8oJ.s:3041   .debug_str:00000000000001d9 .LASF111
     /tmp/cc1Lv8oJ.s:3187   .debug_str:00000000000005f3 .LASF112
     /tmp/cc1Lv8oJ.s:3015   .debug_str:000000000000007c .LASF113
     /tmp/cc1Lv8oJ.s:3101   .debug_str:00000000000003ad .LASF114
     /tmp/cc1Lv8oJ.s:3243   .debug_str:0000000000000797 .LASF115
GAS LISTING /tmp/cc1Lv8oJ.s 			page 26


     /tmp/cc1Lv8oJ.s:3129   .debug_str:0000000000000497 .LASF116
     /tmp/cc1Lv8oJ.s:3033   .debug_str:0000000000000194 .LASF117
     /tmp/cc1Lv8oJ.s:3023   .debug_str:000000000000009e .LASF118
     /tmp/cc1Lv8oJ.s:3229   .debug_str:000000000000070f .LASF119
     /tmp/cc1Lv8oJ.s:3039   .debug_str:00000000000001bd .LASF120
     /tmp/cc1Lv8oJ.s:3269   .debug_str:0000000000000863 .LASF121
     /tmp/cc1Lv8oJ.s:3057   .debug_str:0000000000000245 .LASF122
     /tmp/cc1Lv8oJ.s:2997   .debug_str:0000000000000000 .LASF123
     /tmp/cc1Lv8oJ.s:46     .text:0000000000000020 .LFB41
     /tmp/cc1Lv8oJ.s:594    .text:000000000000022c .LFE41
     /tmp/cc1Lv8oJ.s:2794   .debug_loc:0000000000000000 .LLST0
     /tmp/cc1Lv8oJ.s:3009   .debug_str:0000000000000053 .LASF124
     /tmp/cc1Lv8oJ.s:2805   .debug_loc:0000000000000036 .LLST1
     /tmp/cc1Lv8oJ.s:2981   .debug_ranges:0000000000000000 .Ldebug_ranges0
     /tmp/cc1Lv8oJ.s:3163   .debug_str:0000000000000572 .LASF125
     /tmp/cc1Lv8oJ.s:3203   .debug_str:000000000000065c .LASF126
     /tmp/cc1Lv8oJ.s:2858   .debug_loc:000000000000011d .LLST6
     /tmp/cc1Lv8oJ.s:2869   .debug_loc:0000000000000153 .LLST7
     /tmp/cc1Lv8oJ.s:3193   .debug_str:0000000000000623 .LASF127
     /tmp/cc1Lv8oJ.s:2876   .debug_loc:0000000000000176 .LLST8
     /tmp/cc1Lv8oJ.s:3261   .debug_str:000000000000083c .LASF128
     /tmp/cc1Lv8oJ.s:2883   .debug_loc:0000000000000199 .LLST9
     /tmp/cc1Lv8oJ.s:3237   .debug_str:0000000000000772 .LASF129
     /tmp/cc1Lv8oJ.s:2890   .debug_loc:00000000000001bc .LLST10
     /tmp/cc1Lv8oJ.s:3089   .debug_str:0000000000000358 .LASF130
     /tmp/cc1Lv8oJ.s:2897   .debug_loc:00000000000001df .LLST11
     /tmp/cc1Lv8oJ.s:2904   .debug_loc:0000000000000202 .LLST12
     /tmp/cc1Lv8oJ.s:3141   .debug_str:00000000000004fd .LASF131
     /tmp/cc1Lv8oJ.s:2911   .debug_loc:0000000000000225 .LLST13
     /tmp/cc1Lv8oJ.s:3281   .debug_str:00000000000008bc .LASF132
     /tmp/cc1Lv8oJ.s:2918   .debug_loc:0000000000000248 .LLST14
     /tmp/cc1Lv8oJ.s:261    .text:0000000000000100 .LVL9
     /tmp/cc1Lv8oJ.s:345    .text:0000000000000138 .LVL17
     /tmp/cc1Lv8oJ.s:396    .text:000000000000015c .LVL23
     /tmp/cc1Lv8oJ.s:430    .text:0000000000000184 .LVL27
     /tmp/cc1Lv8oJ.s:455    .text:00000000000001a4 .LVL29
     /tmp/cc1Lv8oJ.s:170    .text:00000000000000ac .LBB64
     /tmp/cc1Lv8oJ.s:185    .text:00000000000000b8 .LBE64
     /tmp/cc1Lv8oJ.s:191    .text:00000000000000c0 .LBB66
     /tmp/cc1Lv8oJ.s:206    .text:00000000000000cc .LBE66
     /tmp/cc1Lv8oJ.s:282    .text:000000000000010c .LBB69
     /tmp/cc1Lv8oJ.s:293    .text:0000000000000110 .LBE69
     /tmp/cc1Lv8oJ.s:2925   .debug_loc:000000000000026b .LLST15
     /tmp/cc1Lv8oJ.s:298    .text:0000000000000114 .LBB71
     /tmp/cc1Lv8oJ.s:310    .text:0000000000000118 .LBE71
     /tmp/cc1Lv8oJ.s:2932   .debug_loc:000000000000028e .LLST16
     /tmp/cc1Lv8oJ.s:501    .text:00000000000001d8 .LBB54
     /tmp/cc1Lv8oJ.s:583    .text:0000000000000220 .LBE54
     /tmp/cc1Lv8oJ.s:503    .text:00000000000001d8 .LBB55
     /tmp/cc1Lv8oJ.s:518    .text:00000000000001e4 .LBE55
     /tmp/cc1Lv8oJ.s:522    .text:00000000000001e8 .LBB57
     /tmp/cc1Lv8oJ.s:537    .text:00000000000001f4 .LBE57
     /tmp/cc1Lv8oJ.s:552    .text:0000000000000210 .LBB59
     /tmp/cc1Lv8oJ.s:563    .text:0000000000000214 .LBE59
     /tmp/cc1Lv8oJ.s:2939   .debug_loc:00000000000002b1 .LLST4
     /tmp/cc1Lv8oJ.s:568    .text:0000000000000218 .LBB61
     /tmp/cc1Lv8oJ.s:582    .text:0000000000000220 .LBE61
GAS LISTING /tmp/cc1Lv8oJ.s 			page 27


     /tmp/cc1Lv8oJ.s:2946   .debug_loc:00000000000002d4 .LLST5
     /tmp/cc1Lv8oJ.s:547    .text:000000000000020c .LVL34
     /tmp/cc1Lv8oJ.s:60     .text:0000000000000034 .LBB38
     /tmp/cc1Lv8oJ.s:77     .text:0000000000000040 .LBE38
     /tmp/cc1Lv8oJ.s:79     .text:0000000000000040 .LBB40
     /tmp/cc1Lv8oJ.s:95     .text:000000000000004c .LBE40
     /tmp/cc1Lv8oJ.s:122    .text:0000000000000080 .LBB44
     /tmp/cc1Lv8oJ.s:137    .text:000000000000008c .LBE44
     /tmp/cc1Lv8oJ.s:142    .text:0000000000000094 .LBB46
     /tmp/cc1Lv8oJ.s:157    .text:00000000000000a0 .LBE46
     /tmp/cc1Lv8oJ.s:465    .text:00000000000001a8 .LBB49
     /tmp/cc1Lv8oJ.s:477    .text:00000000000001b0 .LBE49
     /tmp/cc1Lv8oJ.s:2953   .debug_loc:00000000000002f7 .LLST2
     /tmp/cc1Lv8oJ.s:490    .text:00000000000001d0 .LBB52
     /tmp/cc1Lv8oJ.s:498    .text:00000000000001d4 .LBE52
     /tmp/cc1Lv8oJ.s:2961   .debug_loc:000000000000031b .LLST3
     /tmp/cc1Lv8oJ.s:120    .text:0000000000000080 .LVL3
     /tmp/cc1Lv8oJ.s:140    .text:0000000000000094 .LVL4
     /tmp/cc1Lv8oJ.s:160    .text:00000000000000a8 .LVL5
     /tmp/cc1Lv8oJ.s:589    .text:0000000000000228 .LVL39
     /tmp/cc1Lv8oJ.s:10     .text:0000000000000000 .LFB40
     /tmp/cc1Lv8oJ.s:40     .text:0000000000000020 .LFE40
     /tmp/cc1Lv8oJ.s:3047   .debug_str:00000000000001fc .LASF133
     /tmp/cc1Lv8oJ.s:3093   .debug_str:0000000000000376 .LASF134
     /tmp/cc1Lv8oJ.s:3051   .debug_str:0000000000000216 .LASF147
     /tmp/cc1Lv8oJ.s:3149   .debug_str:0000000000000521 .LASF135
     /tmp/cc1Lv8oJ.s:3273   .debug_str:0000000000000886 .LASF137
     /tmp/cc1Lv8oJ.s:3063   .debug_str:00000000000002a6 .LASF136
     /tmp/cc1Lv8oJ.s:75     .text:0000000000000040 .LVL0
     /tmp/cc1Lv8oJ.s:108    .text:000000000000005c .LVL2
     /tmp/cc1Lv8oJ.s:165    .text:00000000000000ac .LVL6
     /tmp/cc1Lv8oJ.s:214    .text:00000000000000dc .LVL7
     /tmp/cc1Lv8oJ.s:93     .text:000000000000004c .LVL1
     /tmp/cc1Lv8oJ.s:256    .text:00000000000000f8 .LVL8
     /tmp/cc1Lv8oJ.s:325    .text:000000000000012c .LVL15
     /tmp/cc1Lv8oJ.s:340    .text:0000000000000130 .LVL16
     /tmp/cc1Lv8oJ.s:360    .text:0000000000000144 .LVL18
     /tmp/cc1Lv8oJ.s:379    .text:000000000000014c .LVL20
     /tmp/cc1Lv8oJ.s:424    .text:000000000000017c .LVL26
     /tmp/cc1Lv8oJ.s:445    .text:0000000000000190 .LVL28
     /tmp/cc1Lv8oJ.s:458    .text:00000000000001a8 .LVL30
     /tmp/cc1Lv8oJ.s:579    .text:0000000000000220 .LVL38
     /tmp/cc1Lv8oJ.s:404    .text:0000000000000168 .LVL24
     /tmp/cc1Lv8oJ.s:419    .text:0000000000000174 .LVL25
     /tmp/cc1Lv8oJ.s:274    .text:0000000000000108 .LVL10
     /tmp/cc1Lv8oJ.s:385    .text:0000000000000150 .LVL21
     /tmp/cc1Lv8oJ.s:373    .text:0000000000000148 .LVL19
     /tmp/cc1Lv8oJ.s:391    .text:0000000000000154 .LVL22
     /tmp/cc1Lv8oJ.s:281    .text:000000000000010c .LVL11
     /tmp/cc1Lv8oJ.s:290    .text:0000000000000110 .LVL12
     /tmp/cc1Lv8oJ.s:297    .text:0000000000000114 .LVL13
     /tmp/cc1Lv8oJ.s:306    .text:0000000000000118 .LVL14
     /tmp/cc1Lv8oJ.s:551    .text:0000000000000210 .LVL35
     /tmp/cc1Lv8oJ.s:560    .text:0000000000000214 .LVL36
     /tmp/cc1Lv8oJ.s:567    .text:0000000000000218 .LVL37
     /tmp/cc1Lv8oJ.s:474    .text:00000000000001b0 .LVL31
     /tmp/cc1Lv8oJ.s:489    .text:00000000000001d0 .LVL32
GAS LISTING /tmp/cc1Lv8oJ.s 			page 28


     /tmp/cc1Lv8oJ.s:496    .text:00000000000001d4 .LVL33
     /tmp/cc1Lv8oJ.s:603    .debug_info:0000000000000000 .Ldebug_info0
     /tmp/cc1Lv8oJ.s:168    .text:00000000000000ac .LBB63
     /tmp/cc1Lv8oJ.s:311    .text:0000000000000118 .LBE63
     /tmp/cc1Lv8oJ.s:329    .text:000000000000012c .LBB74
     /tmp/cc1Lv8oJ.s:461    .text:00000000000001a8 .LBE74
     /tmp/cc1Lv8oJ.s:246    .text:00000000000000f4 .LBB68
     /tmp/cc1Lv8oJ.s:277    .text:0000000000000108 .LBE68
     /tmp/cc1Lv8oJ.s:330    .text:000000000000012c .LBB73
     /tmp/cc1Lv8oJ.s:460    .text:00000000000001a8 .LBE73

UNDEFINED SYMBOLS
_Z12printIntegerm
_ZN15MemoryAllocator9mem_allocEm
_ZN15MemoryAllocator8mem_freeEPKv
_ZN3TCB12createThreadEPFvPvES0_S0_
_ZN3TCB10exitThreadEv
_ZN3TCB16timeSliceCounterE
_ZN3TCB8dispatchEv
_ZN3TCB7runningE
console_handler
