****************************************
Report : Averaged Power
	-hierarchy
	-nosplit
Design : pe_tile_new_unq1
Version: Q-2019.12-SP2
Date   : Tue Mar 16 02:27:16 2021
****************************************



                                      Int      Switch   Leak      Total
Hierarchy                             Power    Power    Power     Power    %
--------------------------------------------------------------------------------
pe_tile_new_unq1                      3.30e-04 2.91e-04 8.89e-07  6.22e-04 100.0
  sb_1b (pe_tile_new_unq1_sb_unq2_0)  1.48e-05 2.74e-06 6.52e-08  1.76e-05   2.8
    clk_gate_config_sb_reg_0 (pe_tile_new_unq1_SNPS_CLOCK_GATE_HIGH_sb_unq2_2) 5.07e-07 1.74e-10 7.28e-10 5.08e-07   0.1
    clk_gate_config_sb_reg (pe_tile_new_unq1_SNPS_CLOCK_GATE_HIGH_sb_unq2_0) 5.07e-07 7.92e-12 7.28e-10 5.07e-07   0.1
    clk_gate_config_ungate_reg (pe_tile_new_unq1_SNPS_CLOCK_GATE_HIGH_sb_unq2_1) 5.07e-07    0.000 7.28e-10 5.07e-07   0.1
  cb_bit0 (pe_tile_new_unq1_cb_unq2_3) 6.82e-07 1.05e-07 1.54e-08 8.03e-07   0.1
    clk_gate_config_cb_reg (pe_tile_new_unq1_SNPS_CLOCK_GATE_HIGH_cb_unq2_0_0) 5.07e-07 4.78e-11 7.28e-10 5.07e-07   0.1
  cb_bit1 (pe_tile_new_unq1_cb_unq2_2) 6.79e-07 1.11e-07 1.54e-08 8.05e-07   0.1
    clk_gate_config_cb_reg (pe_tile_new_unq1_SNPS_CLOCK_GATE_HIGH_cb_unq2_0_3) 5.07e-07 1.95e-11 7.28e-10 5.07e-07   0.1
  cb_bit2 (pe_tile_new_unq1_cb_unq2_1) 6.81e-07 1.02e-07 1.53e-08 7.98e-07   0.1
    clk_gate_config_cb_reg (pe_tile_new_unq1_SNPS_CLOCK_GATE_HIGH_cb_unq2_0_2) 5.08e-07    0.000 6.07e-10 5.09e-07   0.1
  sb_wide (pe_tile_new_unq1_sb_unq1_0) 2.49e-04 9.96e-05 3.55e-07 3.49e-04  56.0
    clk_gate_out_2_4_id1_bar_reg (pe_tile_new_unq1_SNPS_CLOCK_GATE_HIGH_sb_unq1_6) 1.30e-06 2.75e-06 5.20e-10 4.05e-06   0.7
    sb_decoder_4to1_mux_0_0 (pe_tile_new_unq1_sb_decoder_4to1_mux_0) 8.45e-12 7.78e-11 5.11e-10 5.97e-10   0.0
    sb_decoder_4to1_mux_0_1 (pe_tile_new_unq1_sb_decoder_4to1_mux_19) 8.40e-12 8.00e-11 5.07e-10 5.96e-10   0.0
    sb_decoder_4to1_mux_0_2 (pe_tile_new_unq1_sb_decoder_4to1_mux_18) 8.72e-12 6.70e-11 5.02e-10 5.77e-10   0.0
    sb_decoder_4to1_mux_0_3 (pe_tile_new_unq1_sb_decoder_4to1_mux_17) 8.02e-12 7.04e-11 5.02e-10 5.81e-10   0.0
    sb_decoder_4to1_mux_0_4 (pe_tile_new_unq1_sb_decoder_4to1_mux_16) 9.21e-12 7.58e-11 4.96e-10 5.81e-10   0.0
    clk_gate_out_1_1_id1_bar_reg (pe_tile_new_unq1_SNPS_CLOCK_GATE_HIGH_sb_unq1_14) 1.29e-06 2.45e-06 5.20e-10 3.75e-06   0.6
    clk_gate_out_0_3_id1_bar_reg (pe_tile_new_unq1_SNPS_CLOCK_GATE_HIGH_sb_unq1_17) 1.30e-06 2.87e-06 5.20e-10 4.17e-06   0.7
    clk_gate_out_3_0_id1_bar_reg (pe_tile_new_unq1_SNPS_CLOCK_GATE_HIGH_sb_unq1_5) 1.29e-06 2.43e-06 5.20e-10 3.72e-06   0.6
    clk_gate_out_2_2_id1_bar_reg (pe_tile_new_unq1_SNPS_CLOCK_GATE_HIGH_sb_unq1_8) 1.30e-06 2.77e-06 5.20e-10 4.07e-06   0.7
    clk_gate_out_1_4_id1_bar_reg (pe_tile_new_unq1_SNPS_CLOCK_GATE_HIGH_sb_unq1_11) 1.30e-06 2.41e-06 5.20e-10 3.71e-06   0.6
    sb_decoder_4to1_mux_3_0 (pe_tile_new_unq1_sb_decoder_4to1_mux_5) 9.58e-12 7.38e-11 6.23e-10 7.07e-10   0.0
    sb_decoder_4to1_mux_3_1 (pe_tile_new_unq1_sb_decoder_4to1_mux_4) 6.10e-12 4.41e-11 6.44e-10 6.94e-10   0.0
    sb_decoder_4to1_mux_3_2 (pe_tile_new_unq1_sb_decoder_4to1_mux_3) 8.57e-12 5.53e-11 6.43e-10 7.07e-10   0.0
    sb_decoder_4to1_mux_3_3 (pe_tile_new_unq1_sb_decoder_4to1_mux_2) 8.45e-12 5.79e-11 6.39e-10 7.05e-10   0.0
    sb_decoder_4to1_mux_3_4 (pe_tile_new_unq1_sb_decoder_4to1_mux_1) 8.60e-12 6.66e-11 6.35e-10 7.10e-10   0.0
    clk_gate_out_0_1_id1_bar_reg (pe_tile_new_unq1_SNPS_CLOCK_GATE_HIGH_sb_unq1_19) 1.29e-06 2.48e-06 5.20e-10 3.78e-06   0.6
    clk_gate_out_3_3_id1_bar_reg (pe_tile_new_unq1_SNPS_CLOCK_GATE_HIGH_sb_unq1_2) 1.30e-06 2.69e-06 5.20e-10 3.99e-06   0.6
    clk_gate_out_2_0_id1_bar_reg (pe_tile_new_unq1_SNPS_CLOCK_GATE_HIGH_sb_unq1_10) 1.29e-06 2.61e-06 5.20e-10 3.90e-06   0.6
    clk_gate_out_1_2_id1_bar_reg (pe_tile_new_unq1_SNPS_CLOCK_GATE_HIGH_sb_unq1_13) 1.29e-06 2.57e-06 5.20e-10 3.86e-06   0.6
    clk_gate_out_0_4_id1_bar_reg (pe_tile_new_unq1_SNPS_CLOCK_GATE_HIGH_sb_unq1_16) 1.30e-06 2.28e-06 5.20e-10 3.58e-06   0.6
    sb_decoder_4to1_mux_2_0 (pe_tile_new_unq1_sb_decoder_4to1_mux_10) 1.09e-11 7.54e-11 6.19e-10 7.06e-10   0.0
    sb_decoder_4to1_mux_2_1 (pe_tile_new_unq1_sb_decoder_4to1_mux_9) 1.18e-11 8.16e-11 6.12e-10 7.06e-10   0.0
    sb_decoder_4to1_mux_2_2 (pe_tile_new_unq1_sb_decoder_4to1_mux_8) 1.15e-11 7.60e-11 6.12e-10 7.00e-10   0.0
    sb_decoder_4to1_mux_2_3 (pe_tile_new_unq1_sb_decoder_4to1_mux_7) 1.17e-11 8.67e-11 6.10e-10 7.09e-10   0.0
    sb_decoder_4to1_mux_2_4 (pe_tile_new_unq1_sb_decoder_4to1_mux_6) 1.22e-11 9.56e-11 6.07e-10 7.15e-10   0.0
    clk_gate_out_3_1_id1_bar_reg (pe_tile_new_unq1_SNPS_CLOCK_GATE_HIGH_sb_unq1_4) 1.29e-06 2.58e-06 5.20e-10 3.87e-06   0.6
    clk_gate_config_sb_reg (pe_tile_new_unq1_SNPS_CLOCK_GATE_HIGH_sb_unq1_0) 5.07e-07 1.40e-10 7.28e-10 5.08e-07   0.1
    clk_gate_out_2_3_id1_bar_reg (pe_tile_new_unq1_SNPS_CLOCK_GATE_HIGH_sb_unq1_7) 1.30e-06 2.49e-06 5.20e-10 3.79e-06   0.6
    clk_gate_out_1_0_id1_bar_reg (pe_tile_new_unq1_SNPS_CLOCK_GATE_HIGH_sb_unq1_15) 1.29e-06 2.26e-06 5.20e-10 3.56e-06   0.6
    clk_gate_config_ungate_reg (pe_tile_new_unq1_SNPS_CLOCK_GATE_HIGH_sb_unq1_21) 5.17e-07    0.000 9.75e-10 5.18e-07   0.1
    clk_gate_out_0_2_id1_bar_reg (pe_tile_new_unq1_SNPS_CLOCK_GATE_HIGH_sb_unq1_18) 1.29e-06 2.51e-06 5.20e-10 3.81e-06   0.6
    clk_gate_out_3_4_id1_bar_reg (pe_tile_new_unq1_SNPS_CLOCK_GATE_HIGH_sb_unq1_1) 1.30e-06 2.57e-06 5.20e-10 3.87e-06   0.6
    sb_decoder_4to1_mux_1_0 (pe_tile_new_unq1_sb_decoder_4to1_mux_15) 8.16e-12 7.11e-11 5.10e-10 5.89e-10   0.0
    sb_decoder_4to1_mux_1_1 (pe_tile_new_unq1_sb_decoder_4to1_mux_14) 1.74e-11 1.22e-10 5.05e-10 6.44e-10   0.0
    sb_decoder_4to1_mux_1_2 (pe_tile_new_unq1_sb_decoder_4to1_mux_13) 9.25e-12 6.84e-11 5.03e-10 5.80e-10   0.0
    sb_decoder_4to1_mux_1_3 (pe_tile_new_unq1_sb_decoder_4to1_mux_12) 1.17e-11 8.48e-11 6.11e-10 7.07e-10   0.0
    sb_decoder_4to1_mux_1_4 (pe_tile_new_unq1_sb_decoder_4to1_mux_11) 1.22e-11 7.98e-11 6.09e-10 7.01e-10   0.0
    clk_gate_out_2_1_id1_bar_reg (pe_tile_new_unq1_SNPS_CLOCK_GATE_HIGH_sb_unq1_9) 1.29e-06 2.20e-06 5.20e-10 3.49e-06   0.6
    clk_gate_out_1_3_id1_bar_reg (pe_tile_new_unq1_SNPS_CLOCK_GATE_HIGH_sb_unq1_12) 1.29e-06 2.51e-06 5.20e-10 3.80e-06   0.6
    sb_decoder_2to1_mux_40 (pe_tile_new_unq1_sb_decoder_2to1_mux_0)    0.000    0.000 5.62e-11 5.62e-11   0.0
    sb_decoder_2to1_mux_41 (pe_tile_new_unq1_sb_decoder_2to1_mux_19)    0.000    0.000 5.62e-11 5.62e-11   0.0
    sb_decoder_2to1_mux_42 (pe_tile_new_unq1_sb_decoder_2to1_mux_18)    0.000    0.000 1.31e-10 1.31e-10   0.0
    sb_decoder_2to1_mux_43 (pe_tile_new_unq1_sb_decoder_2to1_mux_17)    0.000    0.000 5.62e-11 5.62e-11   0.0
    sb_decoder_2to1_mux_44 (pe_tile_new_unq1_sb_decoder_2to1_mux_16)    0.000    0.000 5.62e-11 5.62e-11   0.0
    sb_decoder_2to1_mux_45 (pe_tile_new_unq1_sb_decoder_2to1_mux_15)    0.000    0.000 5.62e-11 5.62e-11   0.0
    sb_decoder_2to1_mux_46 (pe_tile_new_unq1_sb_decoder_2to1_mux_14)    0.000    0.000 5.61e-11 5.61e-11   0.0
    sb_decoder_2to1_mux_47 (pe_tile_new_unq1_sb_decoder_2to1_mux_13) 6.52e-14 1.27e-12 5.61e-11 5.75e-11   0.0
    sb_decoder_2to1_mux_48 (pe_tile_new_unq1_sb_decoder_2to1_mux_12)    0.000    0.000 5.62e-11 5.62e-11   0.0
    sb_decoder_2to1_mux_49 (pe_tile_new_unq1_sb_decoder_2to1_mux_11)    0.000    0.000 5.62e-11 5.62e-11   0.0
    sb_decoder_2to1_mux_50 (pe_tile_new_unq1_sb_decoder_2to1_mux_10)    0.000    0.000 5.62e-11 5.62e-11   0.0
    sb_decoder_2to1_mux_51 (pe_tile_new_unq1_sb_decoder_2to1_mux_9) 1.30e-13 2.74e-12 5.61e-11 5.90e-11   0.0
    sb_decoder_2to1_mux_52 (pe_tile_new_unq1_sb_decoder_2to1_mux_8)    0.000    0.000 5.62e-11 5.62e-11   0.0
    sb_decoder_2to1_mux_53 (pe_tile_new_unq1_sb_decoder_2to1_mux_7) 6.52e-14 1.31e-12 5.62e-11 5.75e-11   0.0
    clk_gate_config_sb_reg_0 (pe_tile_new_unq1_SNPS_CLOCK_GATE_HIGH_sb_unq1_22) 5.17e-07 2.09e-10 9.75e-10 5.18e-07   0.1
    sb_decoder_2to1_mux_54 (pe_tile_new_unq1_sb_decoder_2to1_mux_6)    0.000    0.000 5.62e-11 5.62e-11   0.0
    sb_decoder_2to1_mux_55 (pe_tile_new_unq1_sb_decoder_2to1_mux_5)    0.000    0.000 2.49e-10 2.49e-10   0.0
    sb_decoder_2to1_mux_56 (pe_tile_new_unq1_sb_decoder_2to1_mux_4) 8.01e-13 1.04e-11 2.50e-10 2.61e-10   0.0
    sb_decoder_2to1_mux_57 (pe_tile_new_unq1_sb_decoder_2to1_mux_3)    0.000    0.000 5.62e-11 5.62e-11   0.0
    sb_decoder_2to1_mux_58 (pe_tile_new_unq1_sb_decoder_2to1_mux_2)    0.000    0.000 5.62e-11 5.62e-11   0.0
    clk_gate_out_0_0_id1_bar_reg (pe_tile_new_unq1_SNPS_CLOCK_GATE_HIGH_sb_unq1_20) 1.30e-06 2.81e-06 5.20e-10 4.10e-06   0.7
    sb_decoder_2to1_mux_59 (pe_tile_new_unq1_sb_decoder_2to1_mux_1)    0.000    0.000 5.62e-11 5.62e-11   0.0
    clk_gate_out_3_2_id1_bar_reg (pe_tile_new_unq1_SNPS_CLOCK_GATE_HIGH_sb_unq1_3) 1.30e-06 2.75e-06 5.20e-10 4.05e-06   0.7
  test_pe (pe_tile_new_unq1_test_pe_unq1_0) 3.63e-05 5.73e-05 2.00e-07 9.38e-05  15.1
    test_opt_reg_file (pe_tile_new_unq1_test_opt_reg_file_DataWidth16_0) 2.21e-06 3.39e-06 1.19e-08 5.61e-06   0.9
      clk_gate_data_in_reg_reg_0_ (pe_tile_new_unq1_SNPS_CLOCK_GATE_HIGH_test_opt_reg_file_DataWidth16_0) 5.77e-07 1.87e-07 4.41e-10 7.64e-07   0.1
    clk_gate_op_code_reg (pe_tile_new_unq1_SNPS_CLOCK_GATE_HIGH_test_pe_unq1_0) 5.18e-07 1.08e-09 9.75e-10 5.20e-07   0.1
    test_opt_reg_a (pe_tile_new_unq1_test_opt_reg_DataWidth16_0) 1.61e-06 2.28e-06 1.01e-08 3.90e-06   0.6
      clk_gate_data_in_reg_reg (pe_tile_new_unq1_SNPS_CLOCK_GATE_HIGH_test_opt_reg_DataWidth16_0) 5.00e-07 3.84e-08 4.34e-10 5.39e-07   0.1
    test_opt_reg_d (pe_tile_new_unq1_test_opt_reg_DataWidth1_0) 6.12e-07 5.87e-09 8.65e-10 6.18e-07   0.1
    test_opt_reg_e (pe_tile_new_unq1_test_opt_reg_DataWidth1_2) 6.09e-07 2.17e-10 8.46e-10 6.11e-07   0.1
    test_opt_reg_f (pe_tile_new_unq1_test_opt_reg_DataWidth1_1) 6.09e-07 1.81e-11 8.36e-10 6.10e-07   0.1
    test_lut (pe_tile_new_unq1_test_lut_DataWidth1_0) 5.52e-07 5.35e-09 4.02e-09 5.61e-07   0.1
      clk_gate_GEN_LUT_0__lut_reg (pe_tile_new_unq1_SNPS_CLOCK_GATE_HIGH_test_lut_DataWidth1_0) 4.83e-07 5.31e-11 3.82e-10 4.83e-07   0.1
    test_pe_comp (pe_tile_new_unq1_test_pe_comp_unq1_0) 2.50e-05 2.80e-05 1.27e-07 5.31e-05   8.5
      test_shifter (pe_tile_new_unq1_test_shifter_unq1_DataWidth16_0) 1.37e-06 2.47e-06 9.46e-09 3.85e-06   0.6
      cmpr (pe_tile_new_unq1_test_cmpr_0) 4.20e-08 3.68e-08 5.95e-10 7.94e-08   0.0
      GEN_ADD_0__full_add (pe_tile_new_unq1_test_full_add_DataWidth16_0) 1.33e-06 8.02e-07 6.40e-09 2.14e-06   0.3
        DP_OP_5J2_122_5729 (pe_tile_new_unq1_test_full_add_DataWidth16_DP_OP_5J2_122_5729_J2_0_0) 1.33e-06 8.02e-07 6.40e-09 2.14e-06   0.3
      test_mult_add (pe_tile_new_unq1_test_mult_add_DataWidth16_0) 1.96e-05 1.94e-05 8.85e-08 3.91e-05   6.3
        mult_x_1 (pe_tile_new_unq1_test_mult_add_DataWidth16_DW_mult_tc_1_0) 1.96e-05 1.94e-05 8.83e-08 3.91e-05   6.3
    test_debug_data (pe_tile_new_unq1_test_debug_reg_DataWidth16_0) 8.63e-07 1.57e-07 8.41e-09 1.03e-06   0.2
      clk_gate_debug_val_reg (pe_tile_new_unq1_SNPS_CLOCK_GATE_HIGH_test_debug_reg_DataWidth16_0) 4.82e-07    0.000 4.33e-10 4.83e-07   0.1
    test_debug_bit (pe_tile_new_unq1_test_debug_reg_DataWidth1_0) 6.29e-07 6.99e-09 5.23e-10 6.37e-07   0.1
  cb_data0 (pe_tile_new_unq1_cb_unq1_0) 7.41e-07 9.74e-07 1.95e-08 1.73e-06   0.3
    cb_unq1_decoder (pe_tile_new_unq1_cb_unq1_decoder_0) 1.50e-11 6.31e-11 1.63e-09 1.71e-09   0.0
    clk_gate_config_cb_reg (pe_tile_new_unq1_SNPS_CLOCK_GATE_HIGH_cb_unq1_0_0) 5.07e-07 1.25e-10 7.28e-10 5.07e-07   0.1
  cb_data1 (pe_tile_new_unq1_cb_unq1_1) 7.34e-07 5.33e-07 1.90e-08 1.29e-06   0.2
    cb_unq1_decoder (pe_tile_new_unq1_cb_unq1_decoder_1) 1.41e-11 6.30e-11 1.04e-09 1.12e-09   0.0
    clk_gate_config_cb_reg (pe_tile_new_unq1_SNPS_CLOCK_GATE_HIGH_cb_unq1_0_1) 5.08e-07 1.20e-10 6.07e-10 5.09e-07   0.1
  cb_cg_en (pe_tile_new_unq1_cb_unq2_0) 6.79e-07 1.17e-07 1.54e-08 8.11e-07   0.1
    clk_gate_config_cb_reg (pe_tile_new_unq1_SNPS_CLOCK_GATE_HIGH_cb_unq2_0_1) 5.07e-07    0.000 7.28e-10 5.07e-07   0.1
1
