;PALASM Design Description

;---------------------------------- Declaration Segment ------------
TITLE    SAMPLER.PDS - 16Bit-Soundsampler fuer VME-Bus
PATTERN  A
REVISION 1.0
AUTHOR   Stephan Wilhelm
COMPANY  Myself
DATE     12/26/94

CHIP  _sampler2  MACH435

;---------------------------------- PIN Declarations ---------------
PIN  20         HCLKI      ; 40MHz-Timingclock
PIN  39         MCLK16     ; 16.934 MHz-Takt
PIN  36         MCLK24     ; 24.576 MHz-Takt
PIN  65         MACHCSL    ; VME-Adressdekoder von SMPSEL
PIN  62         MACHCSH    ; VME-Adressdekoder von SMPSEL
PIN  48         DSPREG     ; VME-Adressdekoder von SMPSEL
PIN  7          RESET      ; VME-RESET
PIN  31         CBL        ; Channel Status Block des CS8412
PIN  47         AESDATAI   ; SDATA des CS8412
PIN  41         AESCIN     ; C des CS8412
PIN  26         AESSYNCI   ; FSYNC des CS8412
PIN  28         AESCLKI    ; SCK des 8412
PIN  27         AESMCLKI   ; MCK des 8412
PIN  24         RD0        ; Datenausgang des PLAY-FIFO
PIN  82         RD1        ; Datenausgang des PLAY-FIFO
PIN  19         RD2        ; Datenausgang des PLAY-FIFO
PIN  81         RD3        ; Datenausgang des PLAY-FIFO
PIN  18         RD4        ; Datenausgang des PLAY-FIFO
PIN  80         RD5        ; Datenausgang des PLAY-FIFO
PIN  17         RD6        ; Datenausgang des PLAY-FIFO
PIN  79         RD7        ; Datenausgang des PLAY-FIFO
PIN  78         RD8        ; Datenausgang des PLAY-FIFO
PIN  38         ADATAI     ; SDATA des A/D-Wandlers CS5339
PIN  25         DA_ACKO    ; ACKO des D/A-Wandlers (128x L/R-CLK)
PIN  37         DSPSTD     ; SERIAL-DATA-Ausgang des DSP
PIN  16         D0         ; VME-Datenleitung
PIN  76         D1         ; VME-Datenleitung
PIN  15         D2         ; VME-Datenleitung
PIN  75         D3         ; VME-Datenleitung
PIN  83         D4         ; VME-Datenleitung
PIN  23         EXTMCLK    ; Externer MCLKx256 fr externe Synchronisation
PIN  3          DSPSC0     COMBINATORIAL ; zum SC0-Eingang des DSP (FSYNC-32)
PIN  50         DSPSC2     COMBINATORIAL ; zum SC2-Eingang des DSP (L/R-16)
PIN  9          DSPSCK     COMBINATORIAL ; zum Clock-Eingang des DSP
PIN  10         DSPSRD     COMBINATORIAL ; zum SERIAL-Read-Eingang des DSP
PIN  33         CKS        COMBINATORIAL ; Master-Clock-SW CS4328,CMODE CS5339
PIN  34         SMPCLK     COMBINATORIAL ; zum XTI CS4328, ICLKD CS5339
PIN  67         DA_SDATA   COMBINATORIAL ; zum SDATAI des CS4328
PIN  29         AESPRO     COMBINATORIAL ; zum PRO des CS8402A
PIN  8          AESFC0     COMBINATORIAL ; zum FC0 des CS8402A
PIN  70         AESFC1     COMBINATORIAL ; zum FC1 des CS8402A
PIN  12         AESMCLKO   COMBINATORIAL ; zum MCK des CS8402A
PIN  4          AESCOUT    COMBINATORIAL ; zum C/SBF des CS8402A
PIN  60         AESDATAO   COMBINATORIAL ; SDATA fr CS8402A (Delayed)
PIN  30         DA_SCLK    COMBINATORIAL ; zum SCLK CS8402A und D/A
PIN  51         DA_FSYNC   COMBINATORIAL ; zum FSYNC des CS8402A und CS4328
PIN  66         WD0        COMBINATORIAL ; zum Dateneingang des REC-FIFO
PIN  54         WD1        COMBINATORIAL ; zum Dateneingang des REC-FIFO
PIN  73         WD2        COMBINATORIAL ; zum Dateneingang des REC-FIFO
PIN  72         WD3        COMBINATORIAL ; zum Dateneingang des REC-FIFO
PIN  55         WD4        COMBINATORIAL ; zum Dateneingang des REC-FIFO
PIN  13         WD5        COMBINATORIAL ; zum Dateneingang des REC-FIFO
PIN  71         WD6        COMBINATORIAL ; zum Dateneingang des REC-FIFO
PIN  14         WD7        COMBINATORIAL ; zum Dateneingang des REC-FIFO
PIN  56         PUFWR      COMBINATORIAL ; zum REC-FIFO Write
PIN  35         PUFRD      COMBINATORIAL ; zum PLAY-FIFO Read
PIN  46         RESRDFIFO  COMBINATORIAL ; RESET des REC-FIFO
PIN  40         AD_DPD     COMBINATORIAL ; Quasi-RESET-Leitung des CS5339
PIN  69         SH15          REGISTERED ; Shift von FSYNC (REC-FIFO WD8)
PIN  61         ADCLK32       REGISTERED ; 32BIT-CLK fr den CS5339
PIN  77         ADLR          REGISTERED ; L/R fr den CS5339
PIN  68         AESFCK        REGISTERED ; FCK fr den CS8412
PIN  45         SWDIGIN       REGISTERED ; zum Relais OPTO/CINCH
PIN  52         SWSUBFR       REGISTERED ; SEL fr den CS8412
PIN  49         SWPROT        REGISTERED ; Schalter SCMS fr Digitalkopie
PIN  57         VOLCS         REGISTERED ; Schalter /CS fr Volume Control
PIN  58         VOLCLK        REGISTERED ; Schalter CLK fr Volume Control
PIN  59         VOLDATAI      REGISTERED ; Schalter DATAI fr Volume Control
PIN  6          AESC24        REGISTERED ; Frequenz-Angabe durch CBL
PIN  5          AESC25        REGISTERED ; Frequenz-Angabe durch CBL
NODE ?          PLAYCLK    COMBINATORIAL ; CLK fr PLAY-Register
NODE ?          CZCLK      COMBINATORIAL ; Clock fr AESCIN-Z„hler
NODE ?          INPSCLK    COMBINATORIAL ; Eingangstakt
NODE ?          INPSDATA   COMBINATORIAL ; Eingangsdaten
NODE ?          DATACLK    COMBINATORIAL ; Word-Erzeugung fr DSP
NODE ?          DAHLP      COMBINATORIAL ; SDATA-PLAY-Erzeugung
NODE ?          XGORES     COMBINATORIAL ; vorEnd RECFIFO-Write,del.Flankenreg
NODE ?          WRFERTIG   COMBINATORIAL ; beendet REC_FIFO Write-Timing
NODE ?          SHCLK      COMBINATORIAL ; Eingangstakt fr Shift-FSYNC
NODE ?          MCLK128       REGISTERED ; 128x MCLK fr CS8402 Consumer-Mode
NODE ?          ADCLK16       REGISTERED ; 16BIT-CLK fr einen A/D-Wandler
NODE ?          HOLD          REGISTERED ; HOLD fr einen A/D-Wandler
NODE ?          SHD15         REGISTERED ; Shift der seriellen Record-Daten
NODE ?          SHD14         REGISTERED ; Shift der seriellen Record-Daten
NODE ?          SHD13         REGISTERED ; Shift der seriellen Record-Daten
NODE ?          SHD12         REGISTERED ; Shift der seriellen Record-Daten
NODE ?          SHD11         REGISTERED ; Shift der seriellen Record-Daten
NODE ?          SHD10         REGISTERED ; Shift der seriellen Record-Daten
NODE ?          SHD9          REGISTERED ; Shift der seriellen Record-Daten
NODE ?          SHD8          REGISTERED ; Shift der seriellen Record-Daten
NODE ?          SHD7          REGISTERED ; Shift der seriellen Record-Daten
NODE ?          SHD6          REGISTERED ; Shift der seriellen Record-Daten
NODE ?          SHD5          REGISTERED ; Shift der seriellen Record-Daten
NODE ?          SHD4          REGISTERED ; Shift der seriellen Record-Daten
NODE ?          SHD3          REGISTERED ; Shift der seriellen Record-Daten
NODE ?          SHD2          REGISTERED ; Shift der seriellen Record-Daten
NODE ?          SHD1          REGISTERED ; Shift der seriellen Record-Daten
NODE ?          SHD0          REGISTERED ; Shift der seriellen Record-Daten
NODE ?          RP9           REGISTERED ; Speicher fr Daten-PlayFifo-Input
NODE ?          RP8           REGISTERED ; Speicher fr Daten-PlayFifo-Input
NODE ?          RP7           REGISTERED ; Speicher fr Daten-PlayFifo-Input
NODE ?          RP6           REGISTERED ; Speicher fr Daten-PlayFifo-Input
NODE ?          RP5           REGISTERED ; Speicher fr Daten-PlayFifo-Input
NODE ?          RP4           REGISTERED ; Speicher fr Daten-PlayFifo-Input
NODE ?          RP3           REGISTERED ; Speicher fr Daten-PlayFifo-Input
NODE ?          RP2           REGISTERED ; Speicher fr Daten-PlayFifo-Input
NODE ?          RP1           REGISTERED ; Speicher fr Daten-PlayFifo-Input
NODE ?          RP0           REGISTERED ; Speicher fr Daten-PlayFifo-Input
NODE ?          SH0           REGISTERED ; Shift von FSYNC-Input um 16Bit
NODE ?          SH1           REGISTERED ; Shift von FSYNC-Input um 16Bit
NODE ?          SH2           REGISTERED ; Shift von FSYNC-Input um 16Bit
NODE ?          SH3           REGISTERED ; Shift von FSYNC-Input um 16Bit
NODE ?          SH4           REGISTERED ; Shift von FSYNC-Input um 16Bit
NODE ?          SH5           REGISTERED ; Shift von FSYNC-Input um 16Bit
NODE ?          SH6           REGISTERED ; Shift von FSYNC-Input um 16Bit
NODE ?          SH7           REGISTERED ; Shift von FSYNC-Input um 16Bit
NODE ?          SH8           REGISTERED ; Shift von FSYNC-Input um 16Bit
NODE ?          SH9           REGISTERED ; Shift von FSYNC-Input um 16Bit
NODE ?          SH10          REGISTERED ; Shift von FSYNC-Input um 16Bit
NODE ?          SH11          REGISTERED ; Shift von FSYNC-Input um 16Bit
NODE ?          SH12          REGISTERED ; Shift von FSYNC-Input um 16Bit
NODE ?          SH13          REGISTERED ; Shift von FSYNC-Input um 16Bit
NODE ?          SH14          REGISTERED ; Shift von FSYNC-Input um 16Bit
NODE ?          SH16          REGISTERED ; Shift von FSYNC-Input um 16Bit
NODE ?          TAKT5         REGISTERED ; Frequenz-Zwischenteiler fr A/D
NODE ?          TAKT6         REGISTERED ; Frequenz-Zwischenteiler fr A/D
NODE ?          TAKT7         REGISTERED ; Frequenz-Zwischenteiler fr A/D
NODE ?          SWAES         REGISTERED ; Zwischenspeicher/Schalter DIGI/ANA
NODE ?          SWDIGOUT      REGISTERED ; Zwischensp./Schalter Ausg.IN/PLAY
NODE ?          SWONDSP       REGISTERED ; Zwischensp./Schalter DSP an/aus
NODE ?          SWINDSP       REGISTERED ; Zwischensp./Schalter DSP in/out
NODE ?          SWRESFF       REGISTERED ; Schalter/Ausl”ser Reset fr RecFIFO
NODE ?          TAKTL         REGISTERED ; Zwischenspeicher/Schalter SMPrate
NODE ?          TAKTH         REGISTERED ; Zwischenspeicher/Schalter SMPrate
NODE ?          EXTAKT        REGISTERED ; Zwischenspeicher/Schalter ext.MCLK
NODE ?          WAIT          REGISTERED ; Record-FIFO-Write-Timing
NODE ?          WAIT2         REGISTERED ; Record-FIFO-Write-Timing
NODE ?          WAIT3         REGISTERED ; Record-FIFO-Write-Timing
NODE ?          WAIT4         REGISTERED ; Record-FIFO-Write-Timing
NODE ?          WAIT5         REGISTERED ; Record-FIFO-Write-Timing
NODE ?          BWAIT         REGISTERED ; Play-FIFO-Read-Timing
NODE ?          BWAIT2        REGISTERED ; Play-FIFO-Read-Timing
NODE ?          BWAIT3        REGISTERED ; Play-FIFO-Read-Timing
NODE ?          Z0            REGISTERED ; Play-SDATAz„hler und Synchro
NODE ?          Z1            REGISTERED ; Play-SDATAz„hler und Synchro
NODE ?          Z2            REGISTERED ; Play-SDATAz„hler und Synchro
NODE ?          Z3            REGISTERED ; Play-SDATAz„hler und Synchro
NODE ?          Z4            REGISTERED ; Play-SDATAz„hler und Synchro
NODE ?          Z5            REGISTERED ; Play-SDATAz„hler und Synchro
NODE ?          CZ0           REGISTERED ; Channel-Status Datenz„hler
NODE ?          CZ1           REGISTERED ; Channel-Status Datenz„hler
NODE ?          CZ2           REGISTERED ; Channel-Status Datenz„hler
NODE ?          CZ3           REGISTERED ; Channel-Status Datenz„hler
NODE ?          CZ4           REGISTERED ; Channel-Status Datenz„hler
NODE ?          CZ5           REGISTERED ; Channel-Status Datenz„hler
NODE ?          PGO           REGISTERED ; Flanken-Erkenner fr pos.Flanke
NODE ?          NGO           REGISTERED ; Flanken-Erkenner fr neg.Flanke
NODE ?          MCLK12        REGISTERED ; fr Frequenzerzeugung

;----------------------------------- Boolean Equation Segment ------
EQUATIONS

; ---------------------Register

SWONDSP = D0;
/SWONDSP.CLKF = /DSPREG;
SWONDSP.RSTF = /RESET;
SWONDSP.SETF = GND;

SWINDSP = D1;
/SWINDSP.CLKF = /DSPREG;
SWINDSP.RSTF = /RESET;
SWINDSP.SETF = GND;

VOLCS = D2;
/VOLCS.CLKF = /DSPREG;
VOLCS.RSTF = GND;
VOLCS.SETF = /RESET;

VOLCLK = D3;
/VOLCLK.CLKF = /DSPREG;
VOLCLK.RSTF = /RESET;
VOLCLK.SETF = GND;

VOLDATAI = D4;
/VOLDATAI.CLKF = /DSPREG;
VOLDATAI.RSTF = /RESET;
VOLDATAI.SETF = GND;

SWAES = D0;
/SWAES.CLKF = /MACHCSL;
SWAES.RSTF = /RESET;
SWAES.SETF = GND;

SWDIGIN = D1;
/SWDIGIN.CLKF = /MACHCSL;
SWDIGIN.RSTF = /RESET;
SWDIGIN.SETF = GND;

TAKTL = D2;
/TAKTL.CLKF = /MACHCSL;
TAKTL.RSTF = /RESET;
TAKTL.SETF = GND;

TAKTH = D3;
/TAKTH.CLKF = /MACHCSL;
TAKTH.RSTF = /RESET;
TAKTH.SETF = GND;

EXTAKT = D4;
/EXTAKT.CLKF = /MACHCSL;
EXTAKT.RSTF = /RESET;
EXTAKT.SETF = GND;

SWPROT = D0;
/SWPROT.CLKF = /MACHCSH;
SWPROT.RSTF = /RESET;
SWPROT.SETF = GND;

SWRESFF = D1;
/SWRESFF.CLKF = /MACHCSH;
SWRESFF.RSTF = /RESET;
SWRESFF.SETF = GND;

SWDIGOUT = D2;
/SWDIGOUT.CLKF = /MACHCSH;
SWDIGOUT.RSTF = /RESET;
SWDIGOUT.SETF = GND;

SWSUBFR = D3;
/SWSUBFR.CLKF = /MACHCSH;
SWSUBFR.RSTF = /RESET;
SWSUBFR.SETF = GND;

; ---------------------Frequenzerkennung von CD und DAT

CZCLK = AESSYNCI
      + CZCLK * CZ5 * CZ4 * CZ3 * CZ2 * CZ1 * CZ0 * CBL;

CZ0.T = CBL;
CZ0.CLKF = CZCLK;
CZ0.RSTF = /CBL;
CZ0.SETF = GND;

CZ1.T = CZ0 * CBL;
CZ1.CLKF = CZCLK;
CZ1.RSTF = /CBL;
CZ1.SETF = GND;

CZ2.T = CZ0 * CZ1 * CBL
CZ2.CLKF = CZCLK;
CZ2.RSTF = /CBL;
CZ2.SETF = GND;

CZ3.T = CZ0 * CZ1 * CZ2 * CBL
CZ3.CLKF = CZCLK;
CZ3.RSTF = /CBL;
CZ3.SETF = GND;

CZ4.T = CZ0 * CZ1 * CZ2 * CZ3 * CBL
CZ4.CLKF = CZCLK;
CZ4.RSTF = /CBL;
CZ4.SETF = GND;

CZ5.T = CZ0 * CZ1 * CZ2 * CZ3 * CZ4 * CBL
CZ5.CLKF = CZCLK;
CZ5.RSTF = /CBL;
CZ5.SETF = GND;

AESC24 = AESCIN;
AESC24.CLKF = /CZ5 * CZ4 * CZ3 * /CZ2 * /CZ1 * CZ0 * CBL;
AESC24.RSTF = GND;
AESC24.SETF = GND;

AESC25 = AESCIN;
AESC25.CLKF = /CZ5 * CZ4 * CZ3 * /CZ2 * CZ1 * /CZ0 * CBL;
AESC25.RSTF = GND;
AESC25.SETF = GND;

; ---------------------Reseterzeugung

AD_DPD = /RESET;

/RESRDFIFO = /RESET + SWRESFF;

; ---------------------Frequenzerzeugung 6.144 MHz fr CS8402

MCLK12.T = VCC;
MCLK12.CLKF = MCLK24;
MCLK12.SETF = GND;
MCLK12.RSTF = GND;

AESFCK.T = MCLK12;
AESFCK.CLKF = MCLK24;
AESFCK.SETF = GND;
AESFCK.RSTF = GND;

; ---------------------Frequenzerzeugung XTI/ICLKD fr D/A und A/D

SMPCLK = /EXTAKT * /TAKTH * /TAKTL * AESMCLKI
       + /EXTAKT * /TAKTH * TAKTL * MCLK12
       + /EXTAKT * TAKTH * /TAKTL * MCLK16
       + /EXTAKT * TAKTH * TAKTL * MCLK12
       + EXTAKT * /EXTMCLK;

; ---------------------Taktumschaltung fr A/D und D/A-Samplerate
; ---bei ext. Takt kann ber VOLDATAI zw. 256/384fach CLK gew„hlt werden

CKS = /EXTAKT * /TAKTH * TAKTL
    + /EXTAKT * TAKTH * /TAKTL
    + EXTAKT * VOLDATAI;

; ---------------------Frequenzerzeugung fr A/D-Clock,Hold und L/R

ADCLK32.T = VCC;
ADCLK32.CLKF = DA_ACKO;
ADCLK32.RSTF = GND;
ADCLK32.SETF = GND;

ADCLK16.T = ADCLK32;
ADCLK16.CLKF = DA_ACKO;
ADCLK16.RSTF = GND;
ADCLK16.SETF = GND;

TAKT5.T = ADCLK32 * ADCLK16;
TAKT5.CLKF = DA_ACKO;
TAKT5.RSTF = GND;
TAKT5.SETF = GND;

TAKT6.T = ADCLK32 * ADCLK16 * TAKT5;
TAKT6.CLKF = DA_ACKO;
TAKT6.RSTF = GND;
TAKT6.SETF = GND;

TAKT7.T = ADCLK32 * ADCLK16 * TAKT5 * TAKT6;
TAKT7.CLKF = DA_ACKO;
TAKT7.RSTF = GND;
TAKT7.SETF = GND;

HOLD.T = ADCLK32 * ADCLK16 * TAKT5 * TAKT6 * TAKT7;
HOLD.CLKF = DA_ACKO;
HOLD.RSTF = GND;
HOLD.SETF = GND;

/ADLR.T = ADCLK32 * ADCLK16 * TAKT5 * TAKT6 * TAKT7 * HOLD;
ADLR.CLKF = DA_ACKO;
ADLR.RSTF = GND;
ADLR.SETF = GND;

; ---------------------Eingangsdaten und Eingangstakt

INPSCLK = /AESCLKI * /SWAES
        + ADCLK32 * SWAES;

INPSDATA = AESDATAI * /SWAES
         + ADATAI * ADLR * SH16 * SWAES
         + ADATAI * /ADLR * /SH16 * SWAES;

; ---------------------Shift der FSYNC-Flanken(und dadurch der Daten)um 16Bit

SHCLK = AESCLKI * /SWAES
      + /ADCLK32 * SWAES;

SH0 = /AESSYNCI * /SWAES
    + /ADLR * SWAES;
SH0.CLKF = SHCLK;
SH0.SETF = GND;
SH0.RSTF = GND;

SH1 = SH0;
SH1.CLKF = SHCLK;
SH1.SETF = GND;
SH1.RSTF = GND;

SH2 = SH1;
SH2.CLKF = SHCLK;
SH2.SETF = GND;
SH2.RSTF = GND;

SH3 = SH2;
SH3.CLKF = SHCLK;
SH3.SETF = GND;
SH3.RSTF = GND;

SH4 = SH3;
SH4.CLKF = SHCLK;
SH4.SETF = GND;
SH4.RSTF = GND;

SH5 = SH4;
SH5.CLKF = SHCLK;
SH5.SETF = GND;
SH5.RSTF = GND;

SH6 = SH5;
SH6.CLKF = SHCLK;
SH6.SETF = GND;
SH6.RSTF = GND;

SH7 = SH6;
SH7.CLKF = SHCLK;
SH7.SETF = GND;
SH7.RSTF = GND;

SH8 = SH7;
SH8.CLKF = SHCLK;
SH8.SETF = GND;
SH8.RSTF = GND;

SH9 = SH8;
SH9.CLKF = SHCLK;
SH9.SETF = GND;
SH9.RSTF = GND;

SH10 = SH9;
SH10.CLKF = SHCLK;
SH10.SETF = GND;
SH10.RSTF = GND;

SH11 = SH10;
SH11.CLKF = SHCLK;
SH11.SETF = GND;
SH11.RSTF = GND;

SH12 = SH11;
SH12.CLKF = SHCLK;
SH12.SETF = GND;
SH12.RSTF = GND;

SH13 = SH12;
SH13.CLKF = SHCLK;
SH13.SETF = GND;
SH13.RSTF = GND;

SH14 = SH13;
SH14.CLKF = SHCLK;
SH14.SETF = GND;
SH14.RSTF = GND;

SH15 = SH14;
SH15.CLKF = SHCLK;
SH15.SETF = GND;
SH15.RSTF = GND;

SH16 = SH15;
SH16.CLKF = SHCLK;
SH16.SETF = GND;
SH16.RSTF = GND;

; ---------------------Fsync-Flankenerkennung (erzeugt positive Sprnge)

PGO = VCC;
PGO.CLKF = SH16;
PGO.SETF = GND;
PGO.RSTF = /XGORES;

NGO = VCC;
/NGO.CLKF = SH16;
NGO.SETF = GND;
NGO.RSTF = /XGORES;

; ---------------------Record

SHD0 = INPSDATA * /SWONDSP
     + INPSDATA * SWINDSP
     + DSPSTD * SWONDSP * /SWINDSP;
SHD0.CLKF = INPSCLK;
SHD0.SETF = GND;
SHD0.RSTF = GND;

SHD1 = SHD0;
SHD1.CLKF = INPSCLK;
SHD1.SETF = GND;
SHD1.RSTF = GND;

SHD2 = SHD1;
SHD2.CLKF = INPSCLK;
SHD2.SETF = GND;
SHD2.RSTF = GND;

SHD3 = SHD2;
SHD3.CLKF = INPSCLK;
SHD3.SETF = GND;
SHD3.RSTF = GND;

SHD4 = SHD3;
SHD4.CLKF = INPSCLK;
SHD4.SETF = GND;
SHD4.RSTF = GND;

SHD5 = SHD4;
SHD5.CLKF = INPSCLK;
SHD5.SETF = GND;
SHD5.RSTF = GND;

SHD6 = SHD5;
SHD6.CLKF = INPSCLK;
SHD6.SETF = GND;
SHD6.RSTF = GND;

SHD7 = SHD6;
SHD7.CLKF = INPSCLK;
SHD7.SETF = GND;
SHD7.RSTF = GND;

SHD8 = SHD7;
SHD8.CLKF = INPSCLK;
SHD8.SETF = GND;
SHD8.RSTF = GND;

SHD9 = SHD8;
SHD9.CLKF = INPSCLK;
SHD9.SETF = GND;
SHD9.RSTF = GND;

SHD10 = SHD9;
SHD10.CLKF = INPSCLK;
SHD10.SETF = GND;
SHD10.RSTF = GND;

SHD11 = SHD10;
SHD11.CLKF = INPSCLK;
SHD11.SETF = GND;
SHD11.RSTF = GND;

SHD12 = SHD11;
SHD12.CLKF = INPSCLK;
SHD12.SETF = GND;
SHD12.RSTF = GND;

SHD13 = SHD12;
SHD13.CLKF = INPSCLK;
SHD13.SETF = GND;
SHD13.RSTF = GND;

SHD14 = SHD13;
SHD14.CLKF = INPSCLK;
SHD14.SETF = GND;
SHD14.RSTF = GND;

SHD15 = SHD14;
SHD15.CLKF = INPSCLK;
SHD15.SETF = GND;
SHD15.RSTF = GND;

WAIT = PGO + NGO;
WAIT.CLKF = HCLKI;
WAIT.RSTF = WRFERTIG;
WAIT.SETF = GND;

WAIT2 = WAIT;
WAIT2.CLKF = HCLKI;
WAIT2.RSTF = WRFERTIG;
WAIT2.SETF = GND;

WAIT3 = WAIT2;
WAIT3.CLKF = HCLKI;
WAIT3.RSTF = WRFERTIG;
WAIT3.SETF = GND;

WAIT4 = WAIT3;
WAIT4.CLKF = HCLKI;
WAIT4.RSTF = WRFERTIG;
WAIT4.SETF = GND;

WAIT5 = WAIT4;
WAIT5.CLKF = HCLKI;
WAIT5.RSTF = WRFERTIG;
WAIT5.SETF = GND;

WRFERTIG = /PGO * /NGO * WAIT * WAIT2 * WAIT3 * WAIT4 * WAIT5 * PUFWR
        + /RESET;

/PUFWR = PGO * WAIT * /WAIT2
       + NGO * WAIT * /WAIT2
       + PGO * WAIT * WAIT2 * WAIT3 * WAIT4 * /WAIT5
       + NGO * WAIT * WAIT2 * WAIT3 * WAIT4 * /WAIT5;

/XGORES = PGO * WAIT * WAIT2 * WAIT3 * WAIT4 * WAIT5 * PUFWR
        + NGO * WAIT * WAIT2 * WAIT3 * WAIT4 * WAIT5 * PUFWR
        + /RESET;

WD0 = SHD8 * PGO * /WAIT3
    + SHD8 * NGO * /WAIT3
    + SHD0 * PGO * WAIT3
    + SHD0 * NGO * WAIT3;

WD1 = SHD9 * PGO * /WAIT3
    + SHD9 * NGO * /WAIT3
    + SHD1 * PGO * WAIT3
    + SHD1 * NGO * WAIT3;

WD2 = SHD10 * PGO * /WAIT3
    + SHD10 * NGO * /WAIT3
    + SHD2 * PGO * WAIT3
    + SHD2 * NGO * WAIT3;

WD3 = SHD11 * PGO * /WAIT3
    + SHD11 * NGO * /WAIT3
    + SHD3 * PGO * WAIT3
    + SHD3 * NGO * WAIT3;

WD4 = SHD12 * PGO * /WAIT3
    + SHD12 * NGO * /WAIT3
    + SHD4 * PGO * WAIT3
    + SHD4 * NGO * WAIT3;

WD5 = SHD13 * PGO * /WAIT3
    + SHD13 * NGO * /WAIT3
    + SHD5 * PGO * WAIT3
    + SHD5 * NGO * WAIT3;

WD6 = SHD14 * PGO * /WAIT3
    + SHD14 * NGO * /WAIT3
    + SHD6 * PGO * WAIT3
    + SHD6 * NGO * WAIT3;

WD7 = SHD15 * PGO * /WAIT3
    + SHD15 * NGO * /WAIT3
    + SHD7 * PGO * WAIT3
    + SHD7 * NGO * WAIT3;

;      WD8 verbunden mit SH15 (Ausgang), ist doch logisch;

; ---------------------Play

Z0.T = VCC;
Z0.CLKF = INPSCLK;    Normalerweise statt INPSCLK -> ADCLK32 wegen getrennter
Z0.RSTF = /RESET;                                    Wiedergabe
Z0.SETF = GND;

Z1.T = Z0;
Z1.CLKF = INPSCLK;
Z1.RSTF = /RESET;
Z1.SETF = GND;

Z2.T = Z0 * Z1;
Z2.CLKF = INPSCLK;
Z2.RSTF = /RESET;
Z2.SETF = GND;

Z3.T = Z0 * Z1 * Z2;
Z3.CLKF = INPSCLK;
Z3.RSTF = /RESET;
Z3.SETF = GND;

Z4.T = Z0 * Z1 * Z2 * Z3;
Z4.CLKF = INPSCLK;
Z4.RSTF = /RESET;
Z4.SETF = GND;

Z5.T = Z0 * Z1 * Z2 * Z3 * Z4;
Z5.CLKF = INPSCLK;
Z5.RSTF = /RESET;
Z5.SETF = GND;

BWAIT = VCC;
BWAIT.CLKF = HCLKI;
BWAIT.RSTF = PUFRD;
BWAIT.SETF = GND;

BWAIT2 = BWAIT;
BWAIT2.CLKF = HCLKI;
BWAIT2.RSTF = PUFRD;
BWAIT2.SETF = GND;

BWAIT3 = BWAIT2;
BWAIT3.CLKF = HCLKI;
BWAIT3.RSTF = PUFRD;
BWAIT3.SETF = GND;

/PUFRD = /Z4 * Z3 * Z2 * /Z1 * /RP8 * /RP9 * /Z5
       + /Z4 * Z3 * Z2 * /Z1 * RP8 * RP9 * Z5
       + Z4 * Z3 * /Z2 * /Z1 * RP8 * /RP9 * /Z5
       + Z4 * Z3 * /Z2 * /Z1 * /RP8 * RP9 * Z5
       + /PUFRD * /Z4 * Z3 * Z2 * /Z1
       + /PUFRD * Z4 * Z3 * /Z2 * /Z1;

; RP8 ist Eingang fr Parity

PLAYCLK = BWAIT3 * /PUFRD;

RP9 = RP8;
RP9.CLKF = PLAYCLK;
RP9.SETF = GND;
RP9.RSTF = GND;

RP8 = RD8;
RP8.CLKF = PLAYCLK;
RP8.SETF = GND;
RP8.RSTF = GND;

RP7 = RD7;
RP7.CLKF = PLAYCLK;
RP7.SETF = GND;
RP7.RSTF = GND;

RP6 = RD6;
RP6.CLKF = PLAYCLK;
RP6.SETF = GND;
RP6.RSTF = GND;

RP5 = RD5;
RP5.CLKF = PLAYCLK;
RP5.SETF = GND;
RP5.RSTF = GND;

RP4 = RD4;
RP4.CLKF = PLAYCLK;
RP4.SETF = GND;
RP4.RSTF = GND;

RP3 = RD3;
RP3.CLKF = PLAYCLK;
RP3.SETF = GND;
RP3.RSTF = GND;

RP2 = RD2;
RP2.CLKF = PLAYCLK;
RP2.SETF = GND;
RP2.RSTF = GND;

RP1 = RD1;
RP1.CLKF = PLAYCLK;
RP1.SETF = GND;
RP1.RSTF = GND;

RP0 = RD0;
RP0.CLKF = PLAYCLK;
RP0.SETF = GND;
RP0.RSTF = GND;

; ---------------------SCLK fr D/A und Digital-Ausgang

DA_SCLK = INPSCLK * /SWDIGOUT
       + /INPSCLK * SWDIGOUT;

; ---------------------SDATA fr D/A und Digital-Ausgang

DAHLP = RP7 * Z4 * /Z2 * /Z1 * /Z0 * SWDIGOUT
      + RP6 * Z4 * /Z2 * /Z1 * Z0 * SWDIGOUT
      + RP5 * Z4 * /Z2 * Z1 * /Z0 * SWDIGOUT
      + RP4 * Z4 * /Z2 * Z1 * Z0 * SWDIGOUT
      + RP3 * Z4 * Z2 * /Z1 * /Z0 * SWDIGOUT
      + RP2 * Z4 * Z2 * /Z1 * Z0 * SWDIGOUT
      + RP1 * Z4 * Z2 * Z1 * /Z0 * SWDIGOUT
      + RP0 * Z4 * Z2 * Z1 * Z0 * SWDIGOUT;

DA_SDATA = AESDATAI * /SWAES * /SWDIGOUT * /SWONDSP
         + ADATAI * ADLR * SH16 * SWAES * /SWDIGOUT * /SWONDSP
         + ADATAI * /ADLR * /SH16 * SWAES * /SWDIGOUT * /SWONDSP
         + DAHLP * /SWINDSP
         + DAHLP * /SWONDSP
         + DSPSTD * SWONDSP * /SWDIGOUT
         + DSPSTD * SWONDSP * SWINDSP * SWDIGOUT;

; ---------------------FSYNC fr D/A und Digital-Ausgang

DA_FSYNC = SH16 * /SWDIGOUT
         + Z5 * SWDIGOUT;

; ---------------------Digital-Ausgang CS8402

AESCOUT = /CZ5 * /CZ4 * /CZ3 * /CZ2 * CZ1 * CZ0
         * CBL * /SWAES * /SWDIGOUT * SWPROT * /EXTAKT
         + AESCIN * /SWAES * /SWDIGOUT * /EXTAKT;

MCLK128.T = VCC;
MCLK128.CLKF = AESMCLKI;
MCLK128.SETF = GND;
MCLK128.RSTF = GND;

AESMCLKO = AESMCLKI * /SWAES * /SWDIGOUT * /EXTAKT
         + DA_ACKO * /SWAES * /SWDIGOUT * EXTAKT
         + DA_ACKO * SWAES * /SWDIGOUT
         + DA_ACKO * SWDIGOUT * TAKTH
         + DA_ACKO * SWDIGOUT * TAKTL
         + DA_ACKO * SWDIGOUT * /TAKTH * /TAKTL * EXTAKT
         + MCLK128 * SWDIGOUT * /TAKTH * /TAKTL * /EXTAKT;

AESDATAO = DA_SDATA;

; ---------------------Umschaltung in Consumer-Mode fr A/D und PLAY

AESPRO = SWAES * /SWDIGOUT
       + SWDIGOUT
       + EXTAKT;

AESFC0 = TAKTH * TAKTL
       + /TAKTH * /TAKTL * /AESC24 * AESC25;

AESFC1 = /TAKTH * TAKTL
       + /TAKTH * /TAKTL * AESC24 * AESC25
       + /SWAES * /SWDIGOUT * /EXTAKT;

; ---------------------Word-Erzeugung fr DSP-Eingang

DATACLK = AESSYNCI * SH16 * /SWAES
        + /AESSYNCI * /SH16 * /SWAES
        + ADLR * SH16 * SWAES
        + /ADLR * /SH16 * SWAES;

; ---------------------DSP-Serial-Port

DSPSC0 = SH16 * /SWDIGOUT
       + SH16 * /SWONDSP
       + SH16 * /SWINDSP
       + Z5 * SWDIGOUT * SWONDSP * SWINDSP;

DSPSC2 = DATACLK * /SWDIGOUT
       + DATACLK * /SWONDSP
       + DATACLK * /SWINDSP
       + Z4 * SWDIGOUT * SWONDSP * SWINDSP;

DSPSCK = /INPSCLK * /SWDIGOUT
       + /INPSCLK * /SWONDSP
       + /INPSCLK * /SWINDSP
       + INPSCLK * SWDIGOUT * SWONDSP * SWINDSP

DSPSRD = INPSDATA * /SWDIGOUT
       + INPSDATA * /SWONDSP
       + INPSDATA * /SWINDSP
       + DAHLP * SWDIGOUT * SWONDSP * SWINDSP;

;----------------------------------- Simulation Segment ------------

***************************
* DEVICE RESOURCE SUMMARY *
***************************
                                 Total
                               Available  Used  Available  Utilization
Dedicated Pins
  Input-Only Pins                 2        2      0    -->   100%
  Clock/Input Pins                4        4      0    -->   100%
I/O Pins                         64       64      0    -->   100%
Input Registers                  64        0     64    -->     0%
Central Switch Matrix Outputs   264      219     45    -->    82%
Logical Product Terms           640      206    434    -->    32%
Logic Macrocells                128      127      1    -->    99%
  > 1 PT Macrocells              ..       33      1
  1 PT Macrocells                ..       94      0
  Unusable Macrocells            ..        0     ..



******************************
* BLOCK PARTITIONING SUMMARY *
******************************
                                                      Macrocells  # of PT  
                  Logic   I/O    Inp    Macrocells    available   clusters 
          Fanin    PTs    Pins   Reg   Used Unusable  1PT   >1PT  available
|---------------------------------------------------------------------------|
Maximum     33     80      8      8     ..     ..         16        16
|---------------------------------------------------------------------------|
Block A     27     28      8      0     16      0      0      0     10
Block B     29     25      8      0     16      0      0      0     12
Block C     30     30      8      0     16      0      0      0      8
Block D     28     26      8      0     16      0      0      0     12
Block E     25     20      8      0     16      0      0      0     14
Block F     25     26      8      0     16      0      0      0     11
Block G     31     33      8      0     15      0      0      1      8
Block H     24     18      8      0     16      0      0      0     15
> Four rightmost columns above reflect last status of the placement process.

******************
* SIGNAL SUMMARY *
******************
         Signals Pin/Node Block Loc PTs XOR   Type    Fanout
|---------------------------------------------------------------------|
          ADATAI    Pin     D    38  .   .    input  ------G-
         ADCLK32    Pin     F    61  1   .   output  --------
            ADLR    Pin     H    77  1   .   output  --------
          AD_DPD    Pin     D    40  1   .   output  --------
          AESC24    Pin     A     6  1   .   output  --------
          AESC25    Pin     A     5  1   .   output  --------
         AESCLKI    Pin     C    28  .   .    input  --C-----
         AESCOUT    Pin     A     4  2   .   output  --------
        AESDATAI    Pin     E    47  .   .    input  ------G-
        AESDATAO    Pin     F    60  1   .   output  --------
          AESFC0    Pin     A     8  2   .   output  --------
          AESFC1    Pin     G    70  3   .   output  --------
          AESFCK    Pin     G    68  1   .   output  --------
        AESMCLKI    Pin     C    27  .   .    input  -B-D----
        AESMCLKO    Pin     B    12  6   .   output  --------
          AESPRO    Pin     C    29  1   .   output  --------
        AESSYNCI    Pin     C    26  .   .    input  A-C-----
             CBL    Pin     C    31  .   .    input  A-------
             CKS    Pin     D    33  3   .   output  --------
              D0    Pin     B    16  .   .    input  ----EF--
              D1    Pin     H    76  .   .    input  ----E---
              D2    Pin     B    15  .   .    input  A----F--
              D3    Pin     H    75  .   .    input  ---DEF--
         DA_ACKO    Pin     C    25  .   .    input  -B---F-H
        DA_FSYNC    Pin     E    51  2   .   output  --------
         DA_SCLK    Pin     C    30  2   .   output  --------
        DA_SDATA    Pin     G    67  7   .   output  -----F--
          DSPREG    Pin     E    48  .   .    input  ----EF--
          DSPSC0    Pin     A     3  4   .   output  --------
          DSPSC2    Pin     E    50  4   .   output  --------
          DSPSCK    Pin     A     9  4   .   output  --------
          DSPSRD    Pin     A    10  4   .   output  --------
          DSPSTD    Pin     D    37  .   .    input  ------GH
          MCLK16    Pin     D    39  .   .    input  ---D----
          MCLK24    Pin     D    36  .   .    input  -----FG-
           PUFRD    Pin     D    35  6   .   output  --CDE---
           PUFWR    Pin     F    56  4   .   output  -----F--
             RD0    Pin     C    24  .   .    input  ----E---
             RD1    Pin     H    82  .   .    input  -------H
             RD2    Pin     B    19  .   .    input  -------H
             RD3    Pin     H    81  .   .    input  -------H
             RD4    Pin     B    18  .   .    input  -------H
             RD5    Pin     H    80  .   .    input  -B------
             RD6    Pin     B    17  .   .    input  -B------
             RD7    Pin     H    79  .   .    input  ----E---
             RD8    Pin     H    78  .   .    input  -------H
           RESET    Pin     A     7  .   .    input  ABCDEF--
       RESRDFIFO    Pin     E    46  1   .   output  --------
            SH15    Pin     G    69  1   .   output  --------
          SMPCLK    Pin     D    34  4   .   output  --------
         SWDIGIN    Pin     E    45  1   .   output  --------
          SWPROT    Pin     E    49  1   .   output  --------
         SWSUBFR    Pin     E    52  1   .   output  --------
          VOLCLK    Pin     F    58  1   .   output  --------
           VOLCS    Pin     F    57  1   .   output  --------
        VOLDATAI    Pin     F    59  1   .   output  --------
             WD0    Pin     G    66  3   .   output  --------
             WD1    Pin     F    54  3   .   output  --------
             WD2    Pin     G    73  3   .   output  --------
             WD3    Pin     G    72  3   .   output  --------
             WD4    Pin     F    55  3   .   output  --------
             WD5    Pin     B    13  3   .   output  --------
             WD6    Pin     G    71  3   .   output  --------
             WD7    Pin     B    14  3   .   output  --------
         ADCLK16   Node     F   F15  1   P   buried  -------H
          AD_DPD   Node     D    D3  1   P  implied  --------
         AESCOUT   Node     A    A3  2   G  implied  --------
        AESDATAO   Node     F    F4  1   P  implied  --------
          AESFC0   Node     A   A10  2   G  implied  --------
          AESFC1   Node     G    G8  3   G  implied  --------
          AESFCK   Node     G    G4  1   P  implied  --------
        AESMCLKO   Node     B    B0  6   G  implied  --------
          AESPRO   Node     C    C1  1   P  implied  --------
           BWAIT   Node     C   C12  1   P   buried  ----E---
          BWAIT2   Node     E   E11  1   P   buried  ----E---
          BWAIT3   Node     E   E10  1   P   buried  --C-----
             CKS   Node     D    D2  3   G  implied  --------
             CZ0   Node     A   A15  1   P   buried  A-------
             CZ1   Node     A   A14  1   P   buried  A-------
             CZ2   Node     A   A13  1   P   buried  A-------
             CZ3   Node     A   A12  1   P   buried  A-------
             CZ4   Node     A   A11  1   P   buried  A-------
             CZ5   Node     A    A9  1   P   buried  A-------
           CZCLK   Node     A    A8  2   G   buried  A-------
           DAHLP   Node     C    C6  8   G   buried  A-----G-
         DATACLK   Node     C    C9  4   G   buried  ----E---
        DA_FSYNC   Node     E    E1  2   G  implied  --------
         DA_SCLK   Node     C    C0  2   G  implied  --------
        DA_SDATA   Node     G    G2  7   G  implied  -----F--
          DSPSC0   Node     A    A2  4   G  implied  --------
          DSPSC2   Node     E    E0  4   G  implied  --------
          DSPSCK   Node     A    A1  4   G  implied  --------
          DSPSRD   Node     A    A0  4   G  implied  --------
          EXTAKT   Node     E    E5  1   P   buried  ABCD--G-
            HOLD   Node     H   H15  1   P   buried  -------H
         INPSCLK   Node     C    C3  2   G   buried  ABCD--GH
        INPSDATA   Node     G    G5  3   G   buried  A------H
          MCLK12   Node     F   F12  1   P   buried  ---D--G-
         MCLK128   Node     D   D15  1   P   buried  -B------
             NGO   Node     E    E7  1   P   buried  -B---FG-
             PGO   Node     C    C4  1   P   buried  -B---FG-
         PLAYCLK   Node     C    C5  1   P   buried  -B--E--H
           PUFRD   Node     D    D0  6   G  implied  --CDE---
           PUFWR   Node     F    F0  4   G  implied  -----F--
       RESRDFIFO   Node     E    E3  1   P  implied  --------
      RN_ADCLK32   Node     F    F3  1   P  implied  --C--F-H
         RN_ADLR   Node     H    H0  1   P  implied  --C---G-
       RN_AESC24   Node     A    A6  1   P  implied  A-----G-
       RN_AESC25   Node     A    A4  1   P  implied  A-----G-
         RN_SH15   Node     G    G6  1   P  implied  ---D----
       RN_SWPROT   Node     E    E8  1   P  implied  A-------
     RN_VOLDATAI   Node     F    F5  1   P  implied  ---D----
             RP0   Node     E   E14  1   P   buried  --C-----
             RP1   Node     H   H10  1   P   buried  --C-----
             RP2   Node     H   H11  1   P   buried  --C-----
             RP3   Node     H   H12  1   P   buried  --C-----
             RP4   Node     H   H13  1   P   buried  --C-----
             RP5   Node     B   B12  1   P   buried  --C-----
             RP6   Node     B   B13  1   P   buried  --C-----
             RP7   Node     E   E15  1   P   buried  --C-----
             RP8   Node     H    H1  1   P   buried  ---D---H
             RP9   Node     H   H14  1   P   buried  ---D----
             SH0   Node     C   C10  2   G   buried  -------H
             SH1   Node     H    H9  1   P   buried  -----F--
            SH10   Node     D   D12  1   P   buried  --C-----
            SH11   Node     C   C13  1   P   buried  ----E---
            SH12   Node     E   E13  1   P   buried  ---D----
            SH13   Node     D   D11  1   P   buried  -------H
            SH14   Node     H    H6  1   P   buried  ------G-
            SH16   Node     D    D5  1   P   buried  A-C-E-G-
             SH2   Node     F   F14  1   P   buried  -----F--
             SH3   Node     F   F13  1   P   buried  -B------
             SH4   Node     B   B11  1   P   buried  -------H
             SH5   Node     H    H8  1   P   buried  ---D----
             SH6   Node     D   D13  1   P   buried  -B------
             SH7   Node     B   B10  1   P   buried  -------H
             SH8   Node     H    H7  1   P   buried  -B------
             SH9   Node     B    B9  1   P   buried  ---D----
           SHCLK   Node     C    C2  2   G   buried  -BCDEFGH
            SHD0   Node     H    H2  3   G   buried  ------G-
            SHD1   Node     G    G7  1   P   buried  ---D-F--
           SHD10   Node     D   D10  1   P   buried  --C---G-
           SHD11   Node     C   C14  1   P   buried  ------G-
           SHD12   Node     G   G12  1   P   buried  -B---F--
           SHD13   Node     B    B7  1   P   buried  -BC-----
           SHD14   Node     C   C15  1   P   buried  ------G-
           SHD15   Node     G   G14  1   P   buried  -B------
            SHD2   Node     D   D14  1   P   buried  ------G-
            SHD3   Node     G   G13  1   P   buried  ------G-
            SHD4   Node     G    G9  1   P   buried  -B---F--
            SHD5   Node     B   B14  1   P   buried  -B------
            SHD6   Node     B   B15  1   P   buried  ------G-
            SHD7   Node     G   G11  1   P   buried  -BC-----
            SHD8   Node     C    C8  1   P   buried  ---D--G-
            SHD9   Node     D    D9  1   P   buried  ---D-F--
          SMPCLK   Node     D    D1  4   G  implied  --------
           SWAES   Node     F    F9  1   P   buried  ABC---G-
         SWDIGIN   Node     E    E4  1   P  implied  --------
        SWDIGOUT   Node     A    A5  1   P   buried  ABC-E-G-
         SWINDSP   Node     E    E6  1   P   buried  A---E-GH
         SWONDSP   Node     F    F7  1   P   buried  A---E-GH
         SWRESFF   Node     E   E12  1   P   buried  ----E---
         SWSUBFR   Node     E    E2  1   P  implied  --------
           TAKT5   Node     H    H5  1   P   buried  -------H
           TAKT6   Node     H    H4  1   P   buried  -------H
           TAKT7   Node     H    H3  1   P   buried  -------H
           TAKTH   Node     D    D4  1   P   buried  AB-D--G-
           TAKTL   Node     A    A7  1   P   buried  AB-D--G-
          VOLCLK   Node     F    F6  1   P  implied  --------
           VOLCS   Node     F    F8  1   P  implied  --------
            WAIT   Node     B    B6  1   P   buried  -B---F--
           WAIT2   Node     B    B5  1   P   buried  ----EF--
           WAIT3   Node     E    E9  1   P   buried  -B---FG-
           WAIT4   Node     B    B4  1   P   buried  -B---F--
           WAIT5   Node     B    B8  1   P   buried  -----F--
             WD0   Node     G    G3  3   G  implied  --------
             WD1   Node     F    F2  3   G  implied  --------
             WD2   Node     G    G0  3   G  implied  --------
             WD3   Node     G    G1  3   G  implied  --------
             WD4   Node     F    F1  3   G  implied  --------
             WD5   Node     B    B2  3   G  implied  --------
             WD6   Node     G   G10  3   G  implied  --------
             WD7   Node     B    B1  3   G  implied  --------
        WRFERTIG   Node     F   F11  2   G   buried  -B--E---
          XGORES   Node     F   F10  3   G   buried  --C-E---
              Z0   Node     B    B3  1   P   buried  --CD----
              Z1   Node     D    D8  1   P   buried  --CD----
              Z2   Node     C    C7  1   P   buried  --CD----
              Z3   Node     C   C11  1   P   buried  ---D----
              Z4   Node     D    D7  1   P   buried  --CDE---
              Z5   Node     D    D6  1   P   buried  A--DE---

MACH435 report file key:

PT(s)         - Product term(s)
I/O           - Input or Output.
Inp           - Input
Reg           - Register
LOC           - Location
XOR           - Exclusive OR gate
clk           - Clock
Pol           - Polarity
Mux           - Multiplexer
mx            - Block Array input multiplexer
Ck0           - Block clock generated from pin 20 or pin 23
Ck1           - Block clock generated from pin 20 or pin 23
Ck2           - Block clock generated from pin 62 or pin 65
Ck3           - Block clock generated from pin 62 or pin 65
H             - High
L             - Low
S             - Synchronous mode
A             - Asynchronous mode
D             - D-type flip flop
T             - T-type flip flop
L             - Latch
C             - Combinatorial
AVAL          - Additional product terms available within the current
                steering allocation, plus those potentially available
                through resteering of free clusters.
G             - Ground
P             - Product Term
Set           - Preset control
Res           - Reset control
B0            - Block Asynchronous Reset/Preset product term 0
B1            - Block Asynchronous Reset/Preset product term 1
onode         - Output node
inode         - Input node
ipair         - Input paired
opair         - Output paired
implied       - Implied node occupying the macrocell driving the output pin.
CSM           - Central Switch Matrix
.             - Not available or Not applicable
<X>ir         - Input register in block <X>
mcell <X>     - Source is macrocell from block <X>
RN_<pin_name> - Output node paired with <pin_name> created by Fitter.

Partitioning 100% - Completed
Placement    100% - Completed
Routing      100% - Completed
%%% Fitting process is successful %%%

===========================================================================
	< C:\MACHXL\DAT\MACH435 Device Pin Assignments >
===========================================================================
    +- Device Pin No
    |     +- Pin Type
    |     |          Signal Fixed (*)-+
    |     |           Signal Name     |
____|_____|___________________________|____________________________________
    1 |  GND |   |       (pwr/test)  | |
    2 |  Vcc |   |       (pwr/test)  | |
    3 |  I_O |A00|            DSPSC0 |*|
    4 |  I_O |A01|           AESCOUT |*|
    5 |  I_O |A02|            AESC25 |*|
    6 |  I_O |A03|            AESC24 |*|
    7 |  I_O |A04|             RESET |*|
    8 |  I_O |A05|            AESFC0 |*|
    9 |  I_O |A06|            DSPSCK |*|
   10 |  I_O |A07|            DSPSRD |*|
   11 |  GND |   |       (pwr/test)  | |
   12 |  I_O |B07|          AESMCLKO |*|
   13 |  I_O |B06|               WD5 |*|
   14 |  I_O |B05|               WD7 |*|
   15 |  I_O |B04|                D2 |*|
   16 |  I_O |B03|                D0 |*|
   17 |  I_O |B02|               RD6 |*|
   18 |  I_O |B01|               RD4 |*|
   19 |  I_O |B00|               RD2 |*|
   20 | CkIn |   |             HCLKI |*|
   21 |  Vcc |   |       (pwr/test)  | |
   22 |  GND |   |       (pwr/test)  | |
   23 | CkIn |   |           EXTMCLK |*|
   24 |  I_O |C00|               RD0 |*|
   25 |  I_O |C01|           DA_ACKO |*|
   26 |  I_O |C02|          AESSYNCI |*|
   27 |  I_O |C03|          AESMCLKI |*|
   28 |  I_O |C04|           AESCLKI |*|
   29 |  I_O |C05|            AESPRO |*|
   30 |  I_O |C06|           DA_SCLK |*|
   31 |  I_O |C07|               CBL |*|
   32 |  GND |   |       (pwr/test)  | |
   33 |  I_O |D07|               CKS |*|
   34 |  I_O |D06|            SMPCLK |*|
   35 |  I_O |D05|             PUFRD |*|
   36 |  I_O |D04|            MCLK24 |*|
   37 |  I_O |D03|            DSPSTD |*|
   38 |  I_O |D02|            ADATAI |*|
   39 |  I_O |D01|            MCLK16 |*|
   40 |  I_O |D00|            AD_DPD |*|
   41 |  Inp |   |            AESCIN |*|
   42 |  Vcc |   |       (pwr/test)  | |
   43 |  GND |   |       (pwr/test)  | |
   44 |  Vcc |   |       (pwr/test)  | |
   45 |  I_O |E00|           SWDIGIN |*|
   46 |  I_O |E01|         RESRDFIFO |*|
   47 |  I_O |E02|          AESDATAI |*|
   48 |  I_O |E03|            DSPREG |*|
   49 |  I_O |E04|            SWPROT |*|
   50 |  I_O |E05|            DSPSC2 |*|
   51 |  I_O |E06|          DA_FSYNC |*|
   52 |  I_O |E07|           SWSUBFR |*|
   53 |  GND |   |       (pwr/test)  | |
   54 |  I_O |F07|               WD1 |*|
   55 |  I_O |F06|               WD4 |*|
   56 |  I_O |F05|             PUFWR |*|
   57 |  I_O |F04|             VOLCS |*|
   58 |  I_O |F03|            VOLCLK |*|
   59 |  I_O |F02|          VOLDATAI |*|
   60 |  I_O |F01|          AESDATAO |*|
   61 |  I_O |F00|           ADCLK32 |*|
   62 | CkIn |   |           MACHCSH |*|
   63 |  Vcc |   |       (pwr/test)  | |
   64 |  GND |   |       (pwr/test)  | |
   65 | CkIn |   |           MACHCSL |*|
   66 |  I_O |G00|               WD0 |*|
   67 |  I_O |G01|          DA_SDATA |*|
   68 |  I_O |G02|            AESFCK |*|
   69 |  I_O |G03|              SH15 |*|
   70 |  I_O |G04|            AESFC1 |*|
   71 |  I_O |G05|               WD6 |*|
   72 |  I_O |G06|               WD3 |*|
   73 |  I_O |G07|               WD2 |*|
   74 |  GND |   |       (pwr/test)  | |
   75 |  I_O |H07|                D3 |*|
   76 |  I_O |H06|                D1 |*|
   77 |  I_O |H05|              ADLR |*|
   78 |  I_O |H04|               RD8 |*|
   79 |  I_O |H03|               RD7 |*|
   80 |  I_O |H02|               RD5 |*|
   81 |  I_O |H01|               RD3 |*|
   82 |  I_O |H00|               RD1 |*|
   83 |  Inp |   |                D4 |*|
   84 |  Vcc |   |       (pwr/test)  | |
---------------------------------------------------------------------------
