{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1707946522901 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1707946522902 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Feb 14 15:35:22 2024 " "Processing started: Wed Feb 14 15:35:22 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1707946522902 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707946522902 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Problema1 -c Problema1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Problema1 -c Problema1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707946522903 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1707946523924 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1707946523924 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "problema1.sv 1 1 " "Found 1 design units, including 1 entities, in source file problema1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Problema1 " "Found entity 1: Problema1" {  } { { "Problema1.sv" "" { Text "C:/Users/ale-r/OneDrive/Documents/GitHub/nvalverdea_digital_design_lab_2024/Lab1_Problema1/Problema1.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1707946542396 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707946542396 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "problema1_tb.sv 0 0 " "Found 0 design units, including 0 entities, in source file problema1_tb.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1707946542400 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Problema1 " "Elaborating entity \"Problema1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1707946542498 ""}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "Problema1.sv(17) " "Verilog HDL Case Statement warning at Problema1.sv(17): case item expression covers a value already covered by a previous case item" {  } { { "Problema1.sv" "" { Text "C:/Users/ale-r/OneDrive/Documents/GitHub/nvalverdea_digital_design_lab_2024/Lab1_Problema1/Problema1.sv" 17 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1707946542508 "|Problema1"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "Problema1.sv(21) " "Verilog HDL Case Statement warning at Problema1.sv(21): case item expression covers a value already covered by a previous case item" {  } { { "Problema1.sv" "" { Text "C:/Users/ale-r/OneDrive/Documents/GitHub/nvalverdea_digital_design_lab_2024/Lab1_Problema1/Problema1.sv" 21 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1707946542508 "|Problema1"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "Problema1.sv(25) " "Verilog HDL Case Statement warning at Problema1.sv(25): case item expression covers a value already covered by a previous case item" {  } { { "Problema1.sv" "" { Text "C:/Users/ale-r/OneDrive/Documents/GitHub/nvalverdea_digital_design_lab_2024/Lab1_Problema1/Problema1.sv" 25 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1707946542509 "|Problema1"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "Problema1.sv(29) " "Verilog HDL Case Statement warning at Problema1.sv(29): case item expression covers a value already covered by a previous case item" {  } { { "Problema1.sv" "" { Text "C:/Users/ale-r/OneDrive/Documents/GitHub/nvalverdea_digital_design_lab_2024/Lab1_Problema1/Problema1.sv" 29 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1707946542509 "|Problema1"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "Problema1.sv(33) " "Verilog HDL Case Statement warning at Problema1.sv(33): case item expression covers a value already covered by a previous case item" {  } { { "Problema1.sv" "" { Text "C:/Users/ale-r/OneDrive/Documents/GitHub/nvalverdea_digital_design_lab_2024/Lab1_Problema1/Problema1.sv" 33 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1707946542509 "|Problema1"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "Problema1.sv(37) " "Verilog HDL Case Statement warning at Problema1.sv(37): case item expression covers a value already covered by a previous case item" {  } { { "Problema1.sv" "" { Text "C:/Users/ale-r/OneDrive/Documents/GitHub/nvalverdea_digital_design_lab_2024/Lab1_Problema1/Problema1.sv" 37 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1707946542509 "|Problema1"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "Problema1.sv(41) " "Verilog HDL Case Statement warning at Problema1.sv(41): case item expression covers a value already covered by a previous case item" {  } { { "Problema1.sv" "" { Text "C:/Users/ale-r/OneDrive/Documents/GitHub/nvalverdea_digital_design_lab_2024/Lab1_Problema1/Problema1.sv" 41 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1707946542509 "|Problema1"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "Problema1.sv(45) " "Verilog HDL Case Statement warning at Problema1.sv(45): case item expression covers a value already covered by a previous case item" {  } { { "Problema1.sv" "" { Text "C:/Users/ale-r/OneDrive/Documents/GitHub/nvalverdea_digital_design_lab_2024/Lab1_Problema1/Problema1.sv" 45 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1707946542509 "|Problema1"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "Problema1.sv(49) " "Verilog HDL Case Statement warning at Problema1.sv(49): case item expression covers a value already covered by a previous case item" {  } { { "Problema1.sv" "" { Text "C:/Users/ale-r/OneDrive/Documents/GitHub/nvalverdea_digital_design_lab_2024/Lab1_Problema1/Problema1.sv" 49 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1707946542509 "|Problema1"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "Problema1.sv(53) " "Verilog HDL Case Statement warning at Problema1.sv(53): case item expression covers a value already covered by a previous case item" {  } { { "Problema1.sv" "" { Text "C:/Users/ale-r/OneDrive/Documents/GitHub/nvalverdea_digital_design_lab_2024/Lab1_Problema1/Problema1.sv" 53 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1707946542509 "|Problema1"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "Problema1.sv(57) " "Verilog HDL Case Statement warning at Problema1.sv(57): case item expression covers a value already covered by a previous case item" {  } { { "Problema1.sv" "" { Text "C:/Users/ale-r/OneDrive/Documents/GitHub/nvalverdea_digital_design_lab_2024/Lab1_Problema1/Problema1.sv" 57 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1707946542510 "|Problema1"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "Problema1.sv(61) " "Verilog HDL Case Statement warning at Problema1.sv(61): case item expression covers a value already covered by a previous case item" {  } { { "Problema1.sv" "" { Text "C:/Users/ale-r/OneDrive/Documents/GitHub/nvalverdea_digital_design_lab_2024/Lab1_Problema1/Problema1.sv" 61 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1707946542510 "|Problema1"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "Problema1.sv(65) " "Verilog HDL Case Statement warning at Problema1.sv(65): case item expression covers a value already covered by a previous case item" {  } { { "Problema1.sv" "" { Text "C:/Users/ale-r/OneDrive/Documents/GitHub/nvalverdea_digital_design_lab_2024/Lab1_Problema1/Problema1.sv" 65 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1707946542510 "|Problema1"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "Problema1.sv(69) " "Verilog HDL Case Statement warning at Problema1.sv(69): case item expression covers a value already covered by a previous case item" {  } { { "Problema1.sv" "" { Text "C:/Users/ale-r/OneDrive/Documents/GitHub/nvalverdea_digital_design_lab_2024/Lab1_Problema1/Problema1.sv" 69 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1707946542510 "|Problema1"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "Problema1.sv(73) " "Verilog HDL Case Statement warning at Problema1.sv(73): case item expression covers a value already covered by a previous case item" {  } { { "Problema1.sv" "" { Text "C:/Users/ale-r/OneDrive/Documents/GitHub/nvalverdea_digital_design_lab_2024/Lab1_Problema1/Problema1.sv" 73 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1707946542510 "|Problema1"}
{ "Warning" "WVRFX_VERI_CASE_ITEM_EXPRS_OVERLAP" "Problema1.sv(77) " "Verilog HDL Case Statement warning at Problema1.sv(77): case item expression covers a value already covered by a previous case item" {  } { { "Problema1.sv" "" { Text "C:/Users/ale-r/OneDrive/Documents/GitHub/nvalverdea_digital_design_lab_2024/Lab1_Problema1/Problema1.sv" 77 0 0 } }  } 0 10272 "Verilog HDL Case Statement warning at %1!s!: case item expression covers a value already covered by a previous case item" 0 0 "Analysis & Synthesis" 0 -1 1707946542510 "|Problema1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "segments2 0 Problema1.sv(7) " "Net \"segments2\" at Problema1.sv(7) has no driver or initial value, using a default initial value '0'" {  } { { "Problema1.sv" "" { Text "C:/Users/ale-r/OneDrive/Documents/GitHub/nvalverdea_digital_design_lab_2024/Lab1_Problema1/Problema1.sv" 7 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1707946542514 "|Problema1"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "s1\[1\] VCC " "Pin \"s1\[1\]\" is stuck at VCC" {  } { { "Problema1.sv" "" { Text "C:/Users/ale-r/OneDrive/Documents/GitHub/nvalverdea_digital_design_lab_2024/Lab1_Problema1/Problema1.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1707946543727 "|Problema1|s1[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s1\[2\] VCC " "Pin \"s1\[2\]\" is stuck at VCC" {  } { { "Problema1.sv" "" { Text "C:/Users/ale-r/OneDrive/Documents/GitHub/nvalverdea_digital_design_lab_2024/Lab1_Problema1/Problema1.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1707946543727 "|Problema1|s1[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s2\[0\] GND " "Pin \"s2\[0\]\" is stuck at GND" {  } { { "Problema1.sv" "" { Text "C:/Users/ale-r/OneDrive/Documents/GitHub/nvalverdea_digital_design_lab_2024/Lab1_Problema1/Problema1.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1707946543727 "|Problema1|s2[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s2\[1\] GND " "Pin \"s2\[1\]\" is stuck at GND" {  } { { "Problema1.sv" "" { Text "C:/Users/ale-r/OneDrive/Documents/GitHub/nvalverdea_digital_design_lab_2024/Lab1_Problema1/Problema1.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1707946543727 "|Problema1|s2[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s2\[2\] GND " "Pin \"s2\[2\]\" is stuck at GND" {  } { { "Problema1.sv" "" { Text "C:/Users/ale-r/OneDrive/Documents/GitHub/nvalverdea_digital_design_lab_2024/Lab1_Problema1/Problema1.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1707946543727 "|Problema1|s2[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s2\[3\] GND " "Pin \"s2\[3\]\" is stuck at GND" {  } { { "Problema1.sv" "" { Text "C:/Users/ale-r/OneDrive/Documents/GitHub/nvalverdea_digital_design_lab_2024/Lab1_Problema1/Problema1.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1707946543727 "|Problema1|s2[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s2\[4\] GND " "Pin \"s2\[4\]\" is stuck at GND" {  } { { "Problema1.sv" "" { Text "C:/Users/ale-r/OneDrive/Documents/GitHub/nvalverdea_digital_design_lab_2024/Lab1_Problema1/Problema1.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1707946543727 "|Problema1|s2[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s2\[5\] GND " "Pin \"s2\[5\]\" is stuck at GND" {  } { { "Problema1.sv" "" { Text "C:/Users/ale-r/OneDrive/Documents/GitHub/nvalverdea_digital_design_lab_2024/Lab1_Problema1/Problema1.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1707946543727 "|Problema1|s2[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "s2\[6\] GND " "Pin \"s2\[6\]\" is stuck at GND" {  } { { "Problema1.sv" "" { Text "C:/Users/ale-r/OneDrive/Documents/GitHub/nvalverdea_digital_design_lab_2024/Lab1_Problema1/Problema1.sv" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1707946543727 "|Problema1|s2[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1707946543727 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1707946543900 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1707946544853 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1707946544853 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "d " "No output dependent on input pin \"d\"" {  } { { "Problema1.sv" "" { Text "C:/Users/ale-r/OneDrive/Documents/GitHub/nvalverdea_digital_design_lab_2024/Lab1_Problema1/Problema1.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1707946545337 "|Problema1|d"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1707946545337 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "19 " "Implemented 19 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1707946545340 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1707946545340 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1 " "Implemented 1 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1707946545340 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1707946545340 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 30 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 30 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4862 " "Peak virtual memory: 4862 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1707946545400 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Feb 14 15:35:45 2024 " "Processing ended: Wed Feb 14 15:35:45 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1707946545400 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:23 " "Elapsed time: 00:00:23" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1707946545400 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:35 " "Total CPU time (on all processors): 00:00:35" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1707946545400 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1707946545400 ""}
