
==========================================================================
floorplan final report_tns
--------------------------------------------------------------------------
tns max -12476.86

==========================================================================
floorplan final report_wns
--------------------------------------------------------------------------
wns max -10.42

==========================================================================
floorplan final report_worst_slack
--------------------------------------------------------------------------
worst slack max -10.42

==========================================================================
floorplan final report_clock_min_period
--------------------------------------------------------------------------
core_clock period_min = 18.42 fmax = 54.28

==========================================================================
floorplan final report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by core_clock)
Endpoint: core_busy_q$_DFF_PN0_
          (removal check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          1.60    1.60 ^ input external delay
  1665    8.49    0.00    0.00    1.60 ^ rst_ni (in)
                                         rst_ni (net)
                  0.00    0.00    1.60 ^ core_busy_q$_DFF_PN0_/RESET_B (sg13g2_dfrbpq_1)
                                  1.60   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ core_busy_q$_DFF_PN0_/CLK (sg13g2_dfrbpq_1)
                         -0.10   -0.10   library removal time
                                 -0.10   data required time
-----------------------------------------------------------------------------
                                 -0.10   data required time
                                 -1.60   data arrival time
-----------------------------------------------------------------------------
                                  1.70   slack (MET)


Startpoint: id_stage_i.controller_i.ctrl_fsm_cs[0]$_DFF_PN1_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: id_stage_i.controller_i.ctrl_fsm_cs[5]$_DFF_PN0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ id_stage_i.controller_i.ctrl_fsm_cs[0]$_DFF_PN1_/CLK (sg13g2_dfrbpq_1)
     2    0.01    0.04    0.16    0.16 ^ id_stage_i.controller_i.ctrl_fsm_cs[0]$_DFF_PN1_/Q (sg13g2_dfrbpq_1)
                                         _00006_ (net)
                  0.04    0.00    0.16 ^ _15831_/A (sg13g2_inv_1)
     1    0.00    0.02    0.03    0.19 v _15831_/Y (sg13g2_inv_1)
                                         _02251_ (net)
                  0.02    0.00    0.19 v id_stage_i.controller_i.ctrl_fsm_cs[5]$_DFF_PN0_/D (sg13g2_dfrbpq_1)
                                  0.19   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ id_stage_i.controller_i.ctrl_fsm_cs[5]$_DFF_PN0_/CLK (sg13g2_dfrbpq_1)
                         -0.04   -0.04   library hold time
                                 -0.04   data required time
-----------------------------------------------------------------------------
                                 -0.04   data required time
                                 -0.19   data arrival time
-----------------------------------------------------------------------------
                                  0.22   slack (MET)



==========================================================================
floorplan final report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by core_clock)
Endpoint: core_busy_q$_DFF_PN0_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          1.60    1.60 ^ input external delay
  1665    8.49    0.00    0.00    1.60 ^ rst_ni (in)
                                         rst_ni (net)
                  0.00    0.00    1.60 ^ core_busy_q$_DFF_PN0_/RESET_B (sg13g2_dfrbpq_1)
                                  1.60   data arrival time

                  0.00    8.00    8.00   clock core_clock (rise edge)
                          0.00    8.00   clock network delay (ideal)
                          0.00    8.00   clock reconvergence pessimism
                                  8.00 ^ core_busy_q$_DFF_PN0_/CLK (sg13g2_dfrbpq_1)
                         -0.12    7.88   library recovery time
                                  7.88   data required time
-----------------------------------------------------------------------------
                                  7.88   data required time
                                 -1.60   data arrival time
-----------------------------------------------------------------------------
                                  6.28   slack (MET)


Startpoint: if_stage_i.instr_rdata_id_o[20]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.rdata_q[11]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ if_stage_i.instr_rdata_id_o[20]$_DFFE_PP_/CLK (sg13g2_dfrbpq_1)
   339    2.20    8.85    6.23    6.23 ^ if_stage_i.instr_rdata_id_o[20]$_DFFE_PP_/Q (sg13g2_dfrbpq_1)
                                         _01898_ (net)
                  8.85    0.00    6.23 ^ _21903_/C (sg13g2_nand3b_1)
    18    0.05    1.54    2.13    8.36 v _21903_/Y (sg13g2_nand3b_1)
                                         _08291_ (net)
                  1.54    0.00    8.36 v _21912_/B1 (sg13g2_a21oi_1)
     1    0.00    0.22    0.23    8.58 ^ _21912_/Y (sg13g2_a21oi_1)
                                         _08300_ (net)
                  0.22    0.00    8.58 ^ _21940_/C (sg13g2_nor4_1)
     1    0.00    0.11    0.09    8.68 v _21940_/Y (sg13g2_nor4_1)
                                         _08328_ (net)
                  0.11    0.00    8.68 v _21993_/B1 (sg13g2_o21ai_1)
     2    0.01    0.13    0.08    8.75 ^ _21993_/Y (sg13g2_o21ai_1)
                                         _08381_ (net)
                  0.13    0.00    8.75 ^ _22198_/A (sg13g2_nand4_1)
     6    0.02    0.23    0.24    8.99 v _22198_/Y (sg13g2_nand4_1)
                                         _08586_ (net)
                  0.23    0.00    8.99 v _22485_/A2 (sg13g2_o21ai_1)
    35    0.11    1.12    0.94    9.93 ^ _22485_/Y (sg13g2_o21ai_1)
                                         _08873_ (net)
                  1.12    0.00    9.93 ^ _22958_/A2 (sg13g2_a21o_1)
     2    0.01    0.07    0.32   10.24 ^ _22958_/X (sg13g2_a21o_1)
                                         _09346_ (net)
                  0.07    0.00   10.24 ^ alu_adder_result_ex\\ALU_33_0_33_0_33_unused_CO_X_Y[0]_HAN_CARLSON/_420_/A (sg13g2_xnor2_1)
     4    0.01    0.11    0.13   10.37 v alu_adder_result_ex\\ALU_33_0_33_0_33_unused_CO_X_Y[0]_HAN_CARLSON/_420_/Y (sg13g2_xnor2_1)
                                         alu_adder_result_ex\\ALU_33_0_33_0_33_unused_CO_X_Y[0]_HAN_CARLSON/_104_ (net)
                  0.11    0.00   10.37 v alu_adder_result_ex\\ALU_33_0_33_0_33_unused_CO_X_Y[0]_HAN_CARLSON/_510_/A1 (sg13g2_o21ai_1)
     3    0.01    0.15    0.17   10.54 ^ alu_adder_result_ex\\ALU_33_0_33_0_33_unused_CO_X_Y[0]_HAN_CARLSON/_510_/Y (sg13g2_o21ai_1)
                                         alu_adder_result_ex\\ALU_33_0_33_0_33_unused_CO_X_Y[0]_HAN_CARLSON/_186_ (net)
                  0.15    0.00   10.54 ^ alu_adder_result_ex\\ALU_33_0_33_0_33_unused_CO_X_Y[0]_HAN_CARLSON/_538_/B (sg13g2_xnor2_1)
    70    0.25    2.02    1.53   12.07 ^ alu_adder_result_ex\\ALU_33_0_33_0_33_unused_CO_X_Y[0]_HAN_CARLSON/_538_/Y (sg13g2_xnor2_1)
                                         alu_adder_result_ex[1] (net)
                  2.02    0.00   12.07 ^ _20239_/B (sg13g2_or2_1)
     4    0.01    0.10    0.32   12.39 ^ _20239_/X (sg13g2_or2_1)
                                         _06659_ (net)
                  0.10    0.00   12.39 ^ _20311_/B (sg13g2_nor2_1)
     1    0.00    0.06    0.05   12.44 v _20311_/Y (sg13g2_nor2_1)
                                         _06730_ (net)
                  0.06    0.00   12.44 v _20315_/B (sg13g2_nand4_1)
     1    0.01    0.06    0.06   12.50 ^ _20315_/Y (sg13g2_nand4_1)
                                         _06734_ (net)
                  0.06    0.00   12.50 ^ _20322_/A (sg13g2_nor4_2)
     5    0.01    0.05    0.06   12.56 v _20322_/Y (sg13g2_nor4_2)
                                         _06741_ (net)
                  0.05    0.00   12.56 v _20328_/B (sg13g2_and3_1)
     1    0.01    0.03    0.09   12.66 v _20328_/X (sg13g2_and3_1)
                                         _06747_ (net)
                  0.03    0.00   12.66 v _20347_/B (sg13g2_nor4_2)
     4    0.01    0.17    0.18   12.84 ^ _20347_/Y (sg13g2_nor4_2)
                                         _06766_ (net)
                  0.17    0.00   12.84 ^ _20623_/A1 (sg13g2_o21ai_1)
     5    0.02    0.13    0.17   13.01 v _20623_/Y (sg13g2_o21ai_1)
                                         _07042_ (net)
                  0.13    0.00   13.01 v _20625_/A (sg13g2_nor4_2)
   119    0.47    3.88    2.94   15.95 ^ _20625_/Y (sg13g2_nor4_2)
                                         _07044_ (net)
                  3.88    0.00   15.95 ^ _21679_/B (sg13g2_nand2_2)
     5    0.02    0.43    0.46   16.41 v _21679_/Y (sg13g2_nand2_2)
                                         _08067_ (net)
                  0.43    0.00   16.41 v _21689_/A1 (sg13g2_o21ai_1)
    55    0.19    1.83    1.51   17.92 ^ _21689_/Y (sg13g2_o21ai_1)
                                         _08077_ (net)
                  1.83    0.00   17.92 ^ _21994_/S (sg13g2_mux2_1)
     1    0.00    0.06    0.37   18.29 v _21994_/X (sg13g2_mux2_1)
                                         _08382_ (net)
                  0.06    0.00   18.29 v if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.rdata_q[11]$_DFFE_PP_/D (sg13g2_dfrbpq_1)
                                 18.29   data arrival time

                  0.00    8.00    8.00   clock core_clock (rise edge)
                          0.00    8.00   clock network delay (ideal)
                          0.00    8.00   clock reconvergence pessimism
                                  8.00 ^ if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.rdata_q[11]$_DFFE_PP_/CLK (sg13g2_dfrbpq_1)
                         -0.13    7.87   library setup time
                                  7.87   data required time
-----------------------------------------------------------------------------
                                  7.87   data required time
                                -18.29   data arrival time
-----------------------------------------------------------------------------
                                -10.42   slack (VIOLATED)



==========================================================================
floorplan final report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: rst_ni (input port clocked by core_clock)
Endpoint: core_busy_q$_DFF_PN0_
          (recovery check against rising-edge clock core_clock)
Path Group: asynchronous
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          1.60    1.60 ^ input external delay
  1665    8.49    0.00    0.00    1.60 ^ rst_ni (in)
                                         rst_ni (net)
                  0.00    0.00    1.60 ^ core_busy_q$_DFF_PN0_/RESET_B (sg13g2_dfrbpq_1)
                                  1.60   data arrival time

                  0.00    8.00    8.00   clock core_clock (rise edge)
                          0.00    8.00   clock network delay (ideal)
                          0.00    8.00   clock reconvergence pessimism
                                  8.00 ^ core_busy_q$_DFF_PN0_/CLK (sg13g2_dfrbpq_1)
                         -0.12    7.88   library recovery time
                                  7.88   data required time
-----------------------------------------------------------------------------
                                  7.88   data required time
                                 -1.60   data arrival time
-----------------------------------------------------------------------------
                                  6.28   slack (MET)


Startpoint: if_stage_i.instr_rdata_id_o[20]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.rdata_q[11]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ if_stage_i.instr_rdata_id_o[20]$_DFFE_PP_/CLK (sg13g2_dfrbpq_1)
   339    2.20    8.85    6.23    6.23 ^ if_stage_i.instr_rdata_id_o[20]$_DFFE_PP_/Q (sg13g2_dfrbpq_1)
                                         _01898_ (net)
                  8.85    0.00    6.23 ^ _21903_/C (sg13g2_nand3b_1)
    18    0.05    1.54    2.13    8.36 v _21903_/Y (sg13g2_nand3b_1)
                                         _08291_ (net)
                  1.54    0.00    8.36 v _21912_/B1 (sg13g2_a21oi_1)
     1    0.00    0.22    0.23    8.58 ^ _21912_/Y (sg13g2_a21oi_1)
                                         _08300_ (net)
                  0.22    0.00    8.58 ^ _21940_/C (sg13g2_nor4_1)
     1    0.00    0.11    0.09    8.68 v _21940_/Y (sg13g2_nor4_1)
                                         _08328_ (net)
                  0.11    0.00    8.68 v _21993_/B1 (sg13g2_o21ai_1)
     2    0.01    0.13    0.08    8.75 ^ _21993_/Y (sg13g2_o21ai_1)
                                         _08381_ (net)
                  0.13    0.00    8.75 ^ _22198_/A (sg13g2_nand4_1)
     6    0.02    0.23    0.24    8.99 v _22198_/Y (sg13g2_nand4_1)
                                         _08586_ (net)
                  0.23    0.00    8.99 v _22485_/A2 (sg13g2_o21ai_1)
    35    0.11    1.12    0.94    9.93 ^ _22485_/Y (sg13g2_o21ai_1)
                                         _08873_ (net)
                  1.12    0.00    9.93 ^ _22958_/A2 (sg13g2_a21o_1)
     2    0.01    0.07    0.32   10.24 ^ _22958_/X (sg13g2_a21o_1)
                                         _09346_ (net)
                  0.07    0.00   10.24 ^ alu_adder_result_ex\\ALU_33_0_33_0_33_unused_CO_X_Y[0]_HAN_CARLSON/_420_/A (sg13g2_xnor2_1)
     4    0.01    0.11    0.13   10.37 v alu_adder_result_ex\\ALU_33_0_33_0_33_unused_CO_X_Y[0]_HAN_CARLSON/_420_/Y (sg13g2_xnor2_1)
                                         alu_adder_result_ex\\ALU_33_0_33_0_33_unused_CO_X_Y[0]_HAN_CARLSON/_104_ (net)
                  0.11    0.00   10.37 v alu_adder_result_ex\\ALU_33_0_33_0_33_unused_CO_X_Y[0]_HAN_CARLSON/_510_/A1 (sg13g2_o21ai_1)
     3    0.01    0.15    0.17   10.54 ^ alu_adder_result_ex\\ALU_33_0_33_0_33_unused_CO_X_Y[0]_HAN_CARLSON/_510_/Y (sg13g2_o21ai_1)
                                         alu_adder_result_ex\\ALU_33_0_33_0_33_unused_CO_X_Y[0]_HAN_CARLSON/_186_ (net)
                  0.15    0.00   10.54 ^ alu_adder_result_ex\\ALU_33_0_33_0_33_unused_CO_X_Y[0]_HAN_CARLSON/_538_/B (sg13g2_xnor2_1)
    70    0.25    2.02    1.53   12.07 ^ alu_adder_result_ex\\ALU_33_0_33_0_33_unused_CO_X_Y[0]_HAN_CARLSON/_538_/Y (sg13g2_xnor2_1)
                                         alu_adder_result_ex[1] (net)
                  2.02    0.00   12.07 ^ _20239_/B (sg13g2_or2_1)
     4    0.01    0.10    0.32   12.39 ^ _20239_/X (sg13g2_or2_1)
                                         _06659_ (net)
                  0.10    0.00   12.39 ^ _20311_/B (sg13g2_nor2_1)
     1    0.00    0.06    0.05   12.44 v _20311_/Y (sg13g2_nor2_1)
                                         _06730_ (net)
                  0.06    0.00   12.44 v _20315_/B (sg13g2_nand4_1)
     1    0.01    0.06    0.06   12.50 ^ _20315_/Y (sg13g2_nand4_1)
                                         _06734_ (net)
                  0.06    0.00   12.50 ^ _20322_/A (sg13g2_nor4_2)
     5    0.01    0.05    0.06   12.56 v _20322_/Y (sg13g2_nor4_2)
                                         _06741_ (net)
                  0.05    0.00   12.56 v _20328_/B (sg13g2_and3_1)
     1    0.01    0.03    0.09   12.66 v _20328_/X (sg13g2_and3_1)
                                         _06747_ (net)
                  0.03    0.00   12.66 v _20347_/B (sg13g2_nor4_2)
     4    0.01    0.17    0.18   12.84 ^ _20347_/Y (sg13g2_nor4_2)
                                         _06766_ (net)
                  0.17    0.00   12.84 ^ _20623_/A1 (sg13g2_o21ai_1)
     5    0.02    0.13    0.17   13.01 v _20623_/Y (sg13g2_o21ai_1)
                                         _07042_ (net)
                  0.13    0.00   13.01 v _20625_/A (sg13g2_nor4_2)
   119    0.47    3.88    2.94   15.95 ^ _20625_/Y (sg13g2_nor4_2)
                                         _07044_ (net)
                  3.88    0.00   15.95 ^ _21679_/B (sg13g2_nand2_2)
     5    0.02    0.43    0.46   16.41 v _21679_/Y (sg13g2_nand2_2)
                                         _08067_ (net)
                  0.43    0.00   16.41 v _21689_/A1 (sg13g2_o21ai_1)
    55    0.19    1.83    1.51   17.92 ^ _21689_/Y (sg13g2_o21ai_1)
                                         _08077_ (net)
                  1.83    0.00   17.92 ^ _21994_/S (sg13g2_mux2_1)
     1    0.00    0.06    0.37   18.29 v _21994_/X (sg13g2_mux2_1)
                                         _08382_ (net)
                  0.06    0.00   18.29 v if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.rdata_q[11]$_DFFE_PP_/D (sg13g2_dfrbpq_1)
                                 18.29   data arrival time

                  0.00    8.00    8.00   clock core_clock (rise edge)
                          0.00    8.00   clock network delay (ideal)
                          0.00    8.00   clock reconvergence pessimism
                                  8.00 ^ if_stage_i.gen_prefetch_buffer.prefetch_buffer_i.fifo_i.rdata_q[11]$_DFFE_PP_/CLK (sg13g2_dfrbpq_1)
                         -0.13    7.87   library setup time
                                  7.87   data required time
-----------------------------------------------------------------------------
                                  7.87   data required time
                                -18.29   data arrival time
-----------------------------------------------------------------------------
                                -10.42   slack (VIOLATED)



==========================================================================
floorplan final report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             1.24e-02   9.51e-04   9.22e-07   1.34e-02  41.9%
Combinational          1.04e-02   7.90e-03   1.89e-06   1.83e-02  57.4%
Clock                  1.60e-07   2.18e-04   1.57e-10   2.19e-04   0.7%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  2.28e-02   9.07e-03   2.81e-06   3.19e-02 100.0%
                          71.6%      28.4%       0.0%
