// Seed: 3712122563
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
endmodule
module module_1;
  logic [7:0] id_1, id_2, id_3, id_4, id_5, id_6, id_7;
  wire id_8;
  id_9(
      .id_0(1), .id_1(id_1), .id_2(id_2), .id_3((id_7[1 : 1])), .id_4(1), .id_5(1)
  );
  assign id_7 = id_7;
  module_0(
      id_8, id_8, id_8, id_8
  );
  wire id_10;
  wire id_11;
endmodule
