Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Tue Sep 11 02:34:43 2018
| Host         : DESKTOP-IPMNJQE running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file State_machine_timing_summary_routed.rpt -pb State_machine_timing_summary_routed.pb -rpx State_machine_timing_summary_routed.rpx -warn_on_violation
| Design       : State_machine
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.566        0.000                      0                  379        0.197        0.000                      0                  379        3.500        0.000                       0                   189  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.566        0.000                      0                  379        0.197        0.000                      0                  379        3.500        0.000                       0                   189  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.566ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.197ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.566ns  (required time - arrival time)
  Source:                 warning_state/Warn_Counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            warning_state/Warn_Counter_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.400ns  (logic 0.966ns (21.955%)  route 3.434ns (78.045%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.950ns = ( 12.950 - 8.000 ) 
    Source Clock Delay      (SCD):    5.406ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         1.738     5.406    warning_state/clk_IBUF_BUFG
    SLICE_X39Y56         FDRE                                         r  warning_state/Warn_Counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y56         FDRE (Prop_fdre_C_Q)         0.419     5.825 r  warning_state/Warn_Counter_reg[1]/Q
                         net (fo=2, routed)           1.213     7.038    warning_state/Warn_Counter[1]
    SLICE_X37Y61         LUT6 (Prop_lut6_I5_O)        0.299     7.337 r  warning_state/Warn_Counter[31]_i_7/O
                         net (fo=1, routed)           0.841     8.178    warning_state/Warn_Counter[31]_i_7_n_0
    SLICE_X37Y56         LUT6 (Prop_lut6_I4_O)        0.124     8.302 r  warning_state/Warn_Counter[31]_i_4/O
                         net (fo=33, routed)          1.380     9.682    warning_state/Warn_Counter[31]_i_4_n_0
    SLICE_X37Y61         LUT4 (Prop_lut4_I2_O)        0.124     9.806 r  warning_state/Warn_Counter[20]_i_1/O
                         net (fo=1, routed)           0.000     9.806    warning_state/Warn_Counter_next[20]
    SLICE_X37Y61         FDRE                                         r  warning_state/Warn_Counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         1.559    12.950    warning_state/clk_IBUF_BUFG
    SLICE_X37Y61         FDRE                                         r  warning_state/Warn_Counter_reg[20]/C
                         clock pessimism              0.428    13.378    
                         clock uncertainty           -0.035    13.343    
    SLICE_X37Y61         FDRE (Setup_fdre_C_D)        0.029    13.372    warning_state/Warn_Counter_reg[20]
  -------------------------------------------------------------------
                         required time                         13.372    
                         arrival time                          -9.806    
  -------------------------------------------------------------------
                         slack                                  3.566    

Slack (MET) :             3.566ns  (required time - arrival time)
  Source:                 warning_state/Warn_Counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            warning_state/Warn_Counter_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.402ns  (logic 0.966ns (21.945%)  route 3.436ns (78.055%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.950ns = ( 12.950 - 8.000 ) 
    Source Clock Delay      (SCD):    5.406ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         1.738     5.406    warning_state/clk_IBUF_BUFG
    SLICE_X39Y56         FDRE                                         r  warning_state/Warn_Counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y56         FDRE (Prop_fdre_C_Q)         0.419     5.825 r  warning_state/Warn_Counter_reg[1]/Q
                         net (fo=2, routed)           1.213     7.038    warning_state/Warn_Counter[1]
    SLICE_X37Y61         LUT6 (Prop_lut6_I5_O)        0.299     7.337 r  warning_state/Warn_Counter[31]_i_7/O
                         net (fo=1, routed)           0.841     8.178    warning_state/Warn_Counter[31]_i_7_n_0
    SLICE_X37Y56         LUT6 (Prop_lut6_I4_O)        0.124     8.302 r  warning_state/Warn_Counter[31]_i_4/O
                         net (fo=33, routed)          1.382     9.684    warning_state/Warn_Counter[31]_i_4_n_0
    SLICE_X37Y61         LUT4 (Prop_lut4_I2_O)        0.124     9.808 r  warning_state/Warn_Counter[23]_i_1/O
                         net (fo=1, routed)           0.000     9.808    warning_state/Warn_Counter_next[23]
    SLICE_X37Y61         FDRE                                         r  warning_state/Warn_Counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         1.559    12.950    warning_state/clk_IBUF_BUFG
    SLICE_X37Y61         FDRE                                         r  warning_state/Warn_Counter_reg[23]/C
                         clock pessimism              0.428    13.378    
                         clock uncertainty           -0.035    13.343    
    SLICE_X37Y61         FDRE (Setup_fdre_C_D)        0.031    13.374    warning_state/Warn_Counter_reg[23]
  -------------------------------------------------------------------
                         required time                         13.374    
                         arrival time                          -9.808    
  -------------------------------------------------------------------
                         slack                                  3.566    

Slack (MET) :             3.571ns  (required time - arrival time)
  Source:                 warning_state/Warn_Counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            warning_state/Warn_Counter_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.393ns  (logic 0.966ns (21.988%)  route 3.427ns (78.012%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.949ns = ( 12.949 - 8.000 ) 
    Source Clock Delay      (SCD):    5.406ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         1.738     5.406    warning_state/clk_IBUF_BUFG
    SLICE_X39Y56         FDRE                                         r  warning_state/Warn_Counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y56         FDRE (Prop_fdre_C_Q)         0.419     5.825 r  warning_state/Warn_Counter_reg[1]/Q
                         net (fo=2, routed)           1.213     7.038    warning_state/Warn_Counter[1]
    SLICE_X37Y61         LUT6 (Prop_lut6_I5_O)        0.299     7.337 r  warning_state/Warn_Counter[31]_i_7/O
                         net (fo=1, routed)           0.841     8.178    warning_state/Warn_Counter[31]_i_7_n_0
    SLICE_X37Y56         LUT6 (Prop_lut6_I4_O)        0.124     8.302 r  warning_state/Warn_Counter[31]_i_4/O
                         net (fo=33, routed)          1.374     9.676    warning_state/Warn_Counter[31]_i_4_n_0
    SLICE_X37Y62         LUT4 (Prop_lut4_I2_O)        0.124     9.800 r  warning_state/Warn_Counter[18]_i_1/O
                         net (fo=1, routed)           0.000     9.800    warning_state/Warn_Counter_next[18]
    SLICE_X37Y62         FDRE                                         r  warning_state/Warn_Counter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         1.558    12.949    warning_state/clk_IBUF_BUFG
    SLICE_X37Y62         FDRE                                         r  warning_state/Warn_Counter_reg[18]/C
                         clock pessimism              0.428    13.377    
                         clock uncertainty           -0.035    13.342    
    SLICE_X37Y62         FDRE (Setup_fdre_C_D)        0.029    13.371    warning_state/Warn_Counter_reg[18]
  -------------------------------------------------------------------
                         required time                         13.371    
                         arrival time                          -9.800    
  -------------------------------------------------------------------
                         slack                                  3.571    

Slack (MET) :             3.571ns  (required time - arrival time)
  Source:                 warning_state/Warn_Counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            warning_state/Warn_Counter_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.395ns  (logic 0.966ns (21.978%)  route 3.429ns (78.022%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.949ns = ( 12.949 - 8.000 ) 
    Source Clock Delay      (SCD):    5.406ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         1.738     5.406    warning_state/clk_IBUF_BUFG
    SLICE_X39Y56         FDRE                                         r  warning_state/Warn_Counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y56         FDRE (Prop_fdre_C_Q)         0.419     5.825 r  warning_state/Warn_Counter_reg[1]/Q
                         net (fo=2, routed)           1.213     7.038    warning_state/Warn_Counter[1]
    SLICE_X37Y61         LUT6 (Prop_lut6_I5_O)        0.299     7.337 r  warning_state/Warn_Counter[31]_i_7/O
                         net (fo=1, routed)           0.841     8.178    warning_state/Warn_Counter[31]_i_7_n_0
    SLICE_X37Y56         LUT6 (Prop_lut6_I4_O)        0.124     8.302 r  warning_state/Warn_Counter[31]_i_4/O
                         net (fo=33, routed)          1.376     9.678    warning_state/Warn_Counter[31]_i_4_n_0
    SLICE_X37Y62         LUT4 (Prop_lut4_I2_O)        0.124     9.802 r  warning_state/Warn_Counter[21]_i_1/O
                         net (fo=1, routed)           0.000     9.802    warning_state/Warn_Counter_next[21]
    SLICE_X37Y62         FDRE                                         r  warning_state/Warn_Counter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         1.558    12.949    warning_state/clk_IBUF_BUFG
    SLICE_X37Y62         FDRE                                         r  warning_state/Warn_Counter_reg[21]/C
                         clock pessimism              0.428    13.377    
                         clock uncertainty           -0.035    13.342    
    SLICE_X37Y62         FDRE (Setup_fdre_C_D)        0.031    13.373    warning_state/Warn_Counter_reg[21]
  -------------------------------------------------------------------
                         required time                         13.373    
                         arrival time                          -9.802    
  -------------------------------------------------------------------
                         slack                                  3.571    

Slack (MET) :             3.582ns  (required time - arrival time)
  Source:                 warning_state/Warn_Counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            warning_state/Warn_Counter_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.430ns  (logic 0.994ns (22.438%)  route 3.436ns (77.562%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.950ns = ( 12.950 - 8.000 ) 
    Source Clock Delay      (SCD):    5.406ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         1.738     5.406    warning_state/clk_IBUF_BUFG
    SLICE_X39Y56         FDRE                                         r  warning_state/Warn_Counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y56         FDRE (Prop_fdre_C_Q)         0.419     5.825 r  warning_state/Warn_Counter_reg[1]/Q
                         net (fo=2, routed)           1.213     7.038    warning_state/Warn_Counter[1]
    SLICE_X37Y61         LUT6 (Prop_lut6_I5_O)        0.299     7.337 r  warning_state/Warn_Counter[31]_i_7/O
                         net (fo=1, routed)           0.841     8.178    warning_state/Warn_Counter[31]_i_7_n_0
    SLICE_X37Y56         LUT6 (Prop_lut6_I4_O)        0.124     8.302 r  warning_state/Warn_Counter[31]_i_4/O
                         net (fo=33, routed)          1.382     9.684    warning_state/Warn_Counter[31]_i_4_n_0
    SLICE_X37Y61         LUT4 (Prop_lut4_I2_O)        0.152     9.836 r  warning_state/Warn_Counter[29]_i_1/O
                         net (fo=1, routed)           0.000     9.836    warning_state/Warn_Counter_next[29]
    SLICE_X37Y61         FDRE                                         r  warning_state/Warn_Counter_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         1.559    12.950    warning_state/clk_IBUF_BUFG
    SLICE_X37Y61         FDRE                                         r  warning_state/Warn_Counter_reg[29]/C
                         clock pessimism              0.428    13.378    
                         clock uncertainty           -0.035    13.343    
    SLICE_X37Y61         FDRE (Setup_fdre_C_D)        0.075    13.418    warning_state/Warn_Counter_reg[29]
  -------------------------------------------------------------------
                         required time                         13.418    
                         arrival time                          -9.836    
  -------------------------------------------------------------------
                         slack                                  3.582    

Slack (MET) :             3.584ns  (required time - arrival time)
  Source:                 warning_state/Warn_Counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            warning_state/Warn_Counter_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.428ns  (logic 0.994ns (22.448%)  route 3.434ns (77.552%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.950ns = ( 12.950 - 8.000 ) 
    Source Clock Delay      (SCD):    5.406ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         1.738     5.406    warning_state/clk_IBUF_BUFG
    SLICE_X39Y56         FDRE                                         r  warning_state/Warn_Counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y56         FDRE (Prop_fdre_C_Q)         0.419     5.825 r  warning_state/Warn_Counter_reg[1]/Q
                         net (fo=2, routed)           1.213     7.038    warning_state/Warn_Counter[1]
    SLICE_X37Y61         LUT6 (Prop_lut6_I5_O)        0.299     7.337 r  warning_state/Warn_Counter[31]_i_7/O
                         net (fo=1, routed)           0.841     8.178    warning_state/Warn_Counter[31]_i_7_n_0
    SLICE_X37Y56         LUT6 (Prop_lut6_I4_O)        0.124     8.302 r  warning_state/Warn_Counter[31]_i_4/O
                         net (fo=33, routed)          1.380     9.682    warning_state/Warn_Counter[31]_i_4_n_0
    SLICE_X37Y61         LUT4 (Prop_lut4_I2_O)        0.152     9.834 r  warning_state/Warn_Counter[26]_i_1/O
                         net (fo=1, routed)           0.000     9.834    warning_state/Warn_Counter_next[26]
    SLICE_X37Y61         FDRE                                         r  warning_state/Warn_Counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         1.559    12.950    warning_state/clk_IBUF_BUFG
    SLICE_X37Y61         FDRE                                         r  warning_state/Warn_Counter_reg[26]/C
                         clock pessimism              0.428    13.378    
                         clock uncertainty           -0.035    13.343    
    SLICE_X37Y61         FDRE (Setup_fdre_C_D)        0.075    13.418    warning_state/Warn_Counter_reg[26]
  -------------------------------------------------------------------
                         required time                         13.418    
                         arrival time                          -9.834    
  -------------------------------------------------------------------
                         slack                                  3.584    

Slack (MET) :             3.587ns  (required time - arrival time)
  Source:                 warning_state/Warn_Counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            warning_state/Warn_Counter_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.423ns  (logic 0.994ns (22.472%)  route 3.429ns (77.528%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.949ns = ( 12.949 - 8.000 ) 
    Source Clock Delay      (SCD):    5.406ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         1.738     5.406    warning_state/clk_IBUF_BUFG
    SLICE_X39Y56         FDRE                                         r  warning_state/Warn_Counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y56         FDRE (Prop_fdre_C_Q)         0.419     5.825 r  warning_state/Warn_Counter_reg[1]/Q
                         net (fo=2, routed)           1.213     7.038    warning_state/Warn_Counter[1]
    SLICE_X37Y61         LUT6 (Prop_lut6_I5_O)        0.299     7.337 r  warning_state/Warn_Counter[31]_i_7/O
                         net (fo=1, routed)           0.841     8.178    warning_state/Warn_Counter[31]_i_7_n_0
    SLICE_X37Y56         LUT6 (Prop_lut6_I4_O)        0.124     8.302 r  warning_state/Warn_Counter[31]_i_4/O
                         net (fo=33, routed)          1.376     9.678    warning_state/Warn_Counter[31]_i_4_n_0
    SLICE_X37Y62         LUT4 (Prop_lut4_I2_O)        0.152     9.830 r  warning_state/Warn_Counter[31]_i_2/O
                         net (fo=1, routed)           0.000     9.830    warning_state/Warn_Counter_next[31]
    SLICE_X37Y62         FDRE                                         r  warning_state/Warn_Counter_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         1.558    12.949    warning_state/clk_IBUF_BUFG
    SLICE_X37Y62         FDRE                                         r  warning_state/Warn_Counter_reg[31]/C
                         clock pessimism              0.428    13.377    
                         clock uncertainty           -0.035    13.342    
    SLICE_X37Y62         FDRE (Setup_fdre_C_D)        0.075    13.417    warning_state/Warn_Counter_reg[31]
  -------------------------------------------------------------------
                         required time                         13.417    
                         arrival time                          -9.830    
  -------------------------------------------------------------------
                         slack                                  3.587    

Slack (MET) :             3.589ns  (required time - arrival time)
  Source:                 warning_state/Warn_Counter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            warning_state/Warn_Counter_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.421ns  (logic 0.994ns (22.482%)  route 3.427ns (77.518%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.949ns = ( 12.949 - 8.000 ) 
    Source Clock Delay      (SCD):    5.406ns
    Clock Pessimism Removal (CPR):    0.428ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         1.738     5.406    warning_state/clk_IBUF_BUFG
    SLICE_X39Y56         FDRE                                         r  warning_state/Warn_Counter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y56         FDRE (Prop_fdre_C_Q)         0.419     5.825 r  warning_state/Warn_Counter_reg[1]/Q
                         net (fo=2, routed)           1.213     7.038    warning_state/Warn_Counter[1]
    SLICE_X37Y61         LUT6 (Prop_lut6_I5_O)        0.299     7.337 r  warning_state/Warn_Counter[31]_i_7/O
                         net (fo=1, routed)           0.841     8.178    warning_state/Warn_Counter[31]_i_7_n_0
    SLICE_X37Y56         LUT6 (Prop_lut6_I4_O)        0.124     8.302 r  warning_state/Warn_Counter[31]_i_4/O
                         net (fo=33, routed)          1.374     9.676    warning_state/Warn_Counter[31]_i_4_n_0
    SLICE_X37Y62         LUT4 (Prop_lut4_I2_O)        0.152     9.828 r  warning_state/Warn_Counter[30]_i_1/O
                         net (fo=1, routed)           0.000     9.828    warning_state/Warn_Counter_next[30]
    SLICE_X37Y62         FDRE                                         r  warning_state/Warn_Counter_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         1.558    12.949    warning_state/clk_IBUF_BUFG
    SLICE_X37Y62         FDRE                                         r  warning_state/Warn_Counter_reg[30]/C
                         clock pessimism              0.428    13.377    
                         clock uncertainty           -0.035    13.342    
    SLICE_X37Y62         FDRE (Setup_fdre_C_D)        0.075    13.417    warning_state/Warn_Counter_reg[30]
  -------------------------------------------------------------------
                         required time                         13.417    
                         arrival time                          -9.828    
  -------------------------------------------------------------------
                         slack                                  3.589    

Slack (MET) :             3.612ns  (required time - arrival time)
  Source:                 warning_state/Halt_Counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            warning_state/FSM_sequential_current_state_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.319ns  (logic 2.036ns (47.139%)  route 2.283ns (52.861%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.952ns = ( 12.952 - 8.000 ) 
    Source Clock Delay      (SCD):    5.406ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         1.738     5.406    warning_state/clk_IBUF_BUFG
    SLICE_X38Y56         FDRE                                         r  warning_state/Halt_Counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y56         FDRE (Prop_fdre_C_Q)         0.518     5.924 f  warning_state/Halt_Counter_reg[10]/Q
                         net (fo=4, routed)           1.286     7.210    warning_state/Halt_Counter_reg[10]
    SLICE_X39Y57         LUT2 (Prop_lut2_I1_O)        0.124     7.334 r  warning_state/next_state0_carry_i_4/O
                         net (fo=1, routed)           0.000     7.334    warning_state/next_state0_carry_i_4_n_0
    SLICE_X39Y57         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.732 r  warning_state/next_state0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.732    warning_state/next_state0_carry_n_0
    SLICE_X39Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.846 r  warning_state/next_state0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.846    warning_state/next_state0_carry__0_n_0
    SLICE_X39Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.960 r  warning_state/next_state0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.960    warning_state/next_state0_carry__1_n_0
    SLICE_X39Y60         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.231 r  warning_state/next_state0_carry__2/CO[0]
                         net (fo=3, routed)           0.832     9.063    warning_state/p_1_in_0
    SLICE_X41Y59         LUT6 (Prop_lut6_I0_O)        0.373     9.436 r  warning_state/FSM_sequential_current_state[1]_i_2/O
                         net (fo=2, routed)           0.166     9.601    warning_state/FSM_sequential_current_state[1]_i_2_n_0
    SLICE_X41Y59         LUT5 (Prop_lut5_I4_O)        0.124     9.725 r  warning_state/FSM_sequential_current_state[1]_i_1/O
                         net (fo=1, routed)           0.000     9.725    warning_state/FSM_sequential_current_state[1]_i_1_n_0
    SLICE_X41Y59         FDRE                                         r  warning_state/FSM_sequential_current_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         1.561    12.952    warning_state/clk_IBUF_BUFG
    SLICE_X41Y59         FDRE                                         r  warning_state/FSM_sequential_current_state_reg[1]/C
                         clock pessimism              0.391    13.343    
                         clock uncertainty           -0.035    13.308    
    SLICE_X41Y59         FDRE (Setup_fdre_C_D)        0.029    13.337    warning_state/FSM_sequential_current_state_reg[1]
  -------------------------------------------------------------------
                         required time                         13.337    
                         arrival time                          -9.725    
  -------------------------------------------------------------------
                         slack                                  3.612    

Slack (MET) :             3.617ns  (required time - arrival time)
  Source:                 warning_state/Halt_Counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            warning_state/FSM_sequential_current_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.316ns  (logic 2.036ns (47.172%)  route 2.280ns (52.828%))
  Logic Levels:           7  (CARRY4=4 LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.063ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.952ns = ( 12.952 - 8.000 ) 
    Source Clock Delay      (SCD):    5.406ns
    Clock Pessimism Removal (CPR):    0.391ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.491     1.491 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.076     3.567    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101     3.668 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         1.738     5.406    warning_state/clk_IBUF_BUFG
    SLICE_X38Y56         FDRE                                         r  warning_state/Halt_Counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y56         FDRE (Prop_fdre_C_Q)         0.518     5.924 f  warning_state/Halt_Counter_reg[10]/Q
                         net (fo=4, routed)           1.286     7.210    warning_state/Halt_Counter_reg[10]
    SLICE_X39Y57         LUT2 (Prop_lut2_I1_O)        0.124     7.334 r  warning_state/next_state0_carry_i_4/O
                         net (fo=1, routed)           0.000     7.334    warning_state/next_state0_carry_i_4_n_0
    SLICE_X39Y57         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.732 r  warning_state/next_state0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.732    warning_state/next_state0_carry_n_0
    SLICE_X39Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.846 r  warning_state/next_state0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.846    warning_state/next_state0_carry__0_n_0
    SLICE_X39Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.960 r  warning_state/next_state0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.960    warning_state/next_state0_carry__1_n_0
    SLICE_X39Y60         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.231 r  warning_state/next_state0_carry__2/CO[0]
                         net (fo=3, routed)           0.832     9.063    warning_state/p_1_in_0
    SLICE_X41Y59         LUT6 (Prop_lut6_I0_O)        0.373     9.436 r  warning_state/FSM_sequential_current_state[1]_i_2/O
                         net (fo=2, routed)           0.163     9.598    warning_state/FSM_sequential_current_state[1]_i_2_n_0
    SLICE_X41Y59         LUT5 (Prop_lut5_I4_O)        0.124     9.722 r  warning_state/FSM_sequential_current_state[0]_i_1/O
                         net (fo=1, routed)           0.000     9.722    warning_state/FSM_sequential_current_state[0]_i_1_n_0
    SLICE_X41Y59         FDRE                                         r  warning_state/FSM_sequential_current_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    L16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         1.421     9.421 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.880    11.301    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    11.392 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         1.561    12.952    warning_state/clk_IBUF_BUFG
    SLICE_X41Y59         FDRE                                         r  warning_state/FSM_sequential_current_state_reg[0]/C
                         clock pessimism              0.391    13.343    
                         clock uncertainty           -0.035    13.308    
    SLICE_X41Y59         FDRE (Setup_fdre_C_D)        0.031    13.339    warning_state/FSM_sequential_current_state_reg[0]
  -------------------------------------------------------------------
                         required time                         13.339    
                         arrival time                          -9.722    
  -------------------------------------------------------------------
                         slack                                  3.617    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 debounce_switch_state/FSM_onehot_current_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            debounce_switch_state/led_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.141ns (51.414%)  route 0.133ns (48.586%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         0.586     1.498    debounce_switch_state/clk_IBUF_BUFG
    SLICE_X43Y60         FDRE                                         r  debounce_switch_state/FSM_onehot_current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y60         FDRE (Prop_fdre_C_Q)         0.141     1.639 r  debounce_switch_state/FSM_onehot_current_state_reg[2]/Q
                         net (fo=4, routed)           0.133     1.772    debounce_switch_state/buff_out
    SLICE_X42Y59         FDRE                                         r  debounce_switch_state/led_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         0.857     2.016    debounce_switch_state/clk_IBUF_BUFG
    SLICE_X42Y59         FDRE                                         r  debounce_switch_state/led_reg/C
                         clock pessimism             -0.501     1.515    
    SLICE_X42Y59         FDRE (Hold_fdre_C_D)         0.060     1.575    debounce_switch_state/led_reg
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.772    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 press_state/FF_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            press_state/current_state_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.186ns (53.396%)  route 0.162ns (46.604%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         0.587     1.499    press_state/clk_IBUF_BUFG
    SLICE_X43Y59         FDRE                                         r  press_state/FF_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y59         FDRE (Prop_fdre_C_Q)         0.141     1.640 r  press_state/FF_reg[0]/Q
                         net (fo=5, routed)           0.162     1.802    press_state/current_state_reg_0
    SLICE_X42Y59         LUT4 (Prop_lut4_I2_O)        0.045     1.847 r  press_state/current_state_i_1/O
                         net (fo=1, routed)           0.000     1.847    press_state/current_state_i_1_n_0
    SLICE_X42Y59         FDRE                                         r  press_state/current_state_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         0.857     2.016    press_state/clk_IBUF_BUFG
    SLICE_X42Y59         FDRE                                         r  press_state/current_state_reg/C
                         clock pessimism             -0.504     1.512    
    SLICE_X42Y59         FDRE (Hold_fdre_C_D)         0.121     1.633    press_state/current_state_reg
  -------------------------------------------------------------------
                         required time                         -1.633    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 press_state/FF_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            press_state/buff_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.186ns (53.243%)  route 0.163ns (46.757%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         0.587     1.499    press_state/clk_IBUF_BUFG
    SLICE_X43Y59         FDRE                                         r  press_state/FF_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y59         FDRE (Prop_fdre_C_Q)         0.141     1.640 r  press_state/FF_reg[0]/Q
                         net (fo=5, routed)           0.163     1.803    press_state/current_state_reg_0
    SLICE_X42Y59         LUT3 (Prop_lut3_I0_O)        0.045     1.848 r  press_state/buff_i_1/O
                         net (fo=1, routed)           0.000     1.848    press_state/buff_i_1_n_0
    SLICE_X42Y59         FDRE                                         r  press_state/buff_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         0.857     2.016    press_state/clk_IBUF_BUFG
    SLICE_X42Y59         FDRE                                         r  press_state/buff_reg/C
                         clock pessimism             -0.504     1.512    
    SLICE_X42Y59         FDRE (Hold_fdre_C_D)         0.120     1.632    press_state/buff_reg
  -------------------------------------------------------------------
                         required time                         -1.632    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 debounce_switch_state/FSM_onehot_current_state_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            debounce_switch_state/FSM_onehot_current_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.186ns (57.505%)  route 0.137ns (42.495%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         0.586     1.498    debounce_switch_state/clk_IBUF_BUFG
    SLICE_X43Y60         FDRE                                         r  debounce_switch_state/FSM_onehot_current_state_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y60         FDRE (Prop_fdre_C_Q)         0.141     1.639 r  debounce_switch_state/FSM_onehot_current_state_reg[2]/Q
                         net (fo=4, routed)           0.137     1.776    debounce_switch_state/buff_out
    SLICE_X43Y60         LUT3 (Prop_lut3_I2_O)        0.045     1.821 r  debounce_switch_state/FSM_onehot_current_state[2]_i_2/O
                         net (fo=1, routed)           0.000     1.821    debounce_switch_state/FSM_onehot_current_state[2]_i_2_n_0
    SLICE_X43Y60         FDRE                                         r  debounce_switch_state/FSM_onehot_current_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         0.856     2.015    debounce_switch_state/clk_IBUF_BUFG
    SLICE_X43Y60         FDRE                                         r  debounce_switch_state/FSM_onehot_current_state_reg[2]/C
                         clock pessimism             -0.517     1.498    
    SLICE_X43Y60         FDRE (Hold_fdre_C_D)         0.091     1.589    debounce_switch_state/FSM_onehot_current_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.821    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.189ns (52.547%)  route 0.171ns (47.453%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         0.587     1.499    clk_IBUF_BUFG
    SLICE_X43Y58         FDCE                                         r  counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y58         FDCE (Prop_fdce_C_Q)         0.141     1.640 r  counter_reg[0]/Q
                         net (fo=5, routed)           0.171     1.811    switch_state/led_OBUF[0]
    SLICE_X43Y57         LUT5 (Prop_lut5_I3_O)        0.048     1.859 r  switch_state/counter[2]_i_1/O
                         net (fo=1, routed)           0.000     1.859    switch_state_n_3
    SLICE_X43Y57         FDCE                                         r  counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         0.857     2.016    clk_IBUF_BUFG
    SLICE_X43Y57         FDCE                                         r  counter_reg[2]/C
                         clock pessimism             -0.501     1.515    
    SLICE_X43Y57         FDCE (Hold_fdce_C_D)         0.107     1.622    counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 press_state/FF_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            press_state/FF_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.186ns (55.882%)  route 0.147ns (44.118%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.015ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         0.586     1.498    press_state/clk_IBUF_BUFG
    SLICE_X41Y60         FDRE                                         r  press_state/FF_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y60         FDRE (Prop_fdre_C_Q)         0.141     1.639 r  press_state/FF_reg[1]/Q
                         net (fo=8, routed)           0.147     1.786    press_state/p_1_in
    SLICE_X41Y60         LUT3 (Prop_lut3_I2_O)        0.045     1.831 r  press_state/FF[1]_i_1/O
                         net (fo=1, routed)           0.000     1.831    press_state/FF[1]_i_1_n_0
    SLICE_X41Y60         FDRE                                         r  press_state/FF_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         0.856     2.015    press_state/clk_IBUF_BUFG
    SLICE_X41Y60         FDRE                                         r  press_state/FF_reg[1]/C
                         clock pessimism             -0.517     1.498    
    SLICE_X41Y60         FDRE (Hold_fdre_C_D)         0.092     1.590    press_state/FF_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.831    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 switch_state/lnext_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.209ns (60.296%)  route 0.138ns (39.704%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         0.587     1.499    switch_state/clk_IBUF_BUFG
    SLICE_X42Y58         FDRE                                         r  switch_state/lnext_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y58         FDRE (Prop_fdre_C_Q)         0.164     1.663 r  switch_state/lnext_state_reg[0]/Q
                         net (fo=7, routed)           0.138     1.800    switch_state/next_state_indecater[0]
    SLICE_X43Y58         LUT6 (Prop_lut6_I4_O)        0.045     1.845 r  switch_state/counter[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.845    switch_state_n_2
    SLICE_X43Y58         FDCE                                         r  counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         0.857     2.016    clk_IBUF_BUFG
    SLICE_X43Y58         FDCE                                         r  counter_reg[0]/C
                         clock pessimism             -0.504     1.512    
    SLICE_X43Y58         FDCE (Hold_fdce_C_D)         0.091     1.603    counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 switch_state/lnext_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.209ns (60.122%)  route 0.139ns (39.878%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         0.587     1.499    switch_state/clk_IBUF_BUFG
    SLICE_X42Y58         FDRE                                         r  switch_state/lnext_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y58         FDRE (Prop_fdre_C_Q)         0.164     1.663 r  switch_state/lnext_state_reg[0]/Q
                         net (fo=7, routed)           0.139     1.801    switch_state/next_state_indecater[0]
    SLICE_X43Y58         LUT6 (Prop_lut6_I4_O)        0.045     1.846 r  switch_state/counter[3]_i_2/O
                         net (fo=1, routed)           0.000     1.846    switch_state_n_0
    SLICE_X43Y58         FDCE                                         r  counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         0.857     2.016    clk_IBUF_BUFG
    SLICE_X43Y58         FDCE                                         r  counter_reg[3]/C
                         clock pessimism             -0.504     1.512    
    SLICE_X43Y58         FDCE (Hold_fdce_C_D)         0.092     1.604    counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 debounce_switch_state/led_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            switch_state/lnext_state_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.246ns (64.023%)  route 0.138ns (35.977%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         0.587     1.499    debounce_switch_state/clk_IBUF_BUFG
    SLICE_X42Y59         FDRE                                         r  debounce_switch_state/led_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y59         FDRE (Prop_fdre_C_Q)         0.148     1.647 r  debounce_switch_state/led_reg/Q
                         net (fo=3, routed)           0.138     1.785    switch_state/lsw_state
    SLICE_X42Y58         LUT3 (Prop_lut3_I2_O)        0.098     1.883 r  switch_state/lnext_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.883    switch_state/lnext_state[0]_i_1_n_0
    SLICE_X42Y58         FDRE                                         r  switch_state/lnext_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         0.857     2.016    switch_state/clk_IBUF_BUFG
    SLICE_X42Y58         FDRE                                         r  switch_state/lnext_state_reg[0]/C
                         clock pessimism             -0.501     1.515    
    SLICE_X42Y58         FDRE (Hold_fdre_C_D)         0.120     1.635    switch_state/lnext_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.635    
                         arrival time                           1.883    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            counter_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.186ns (52.148%)  route 0.171ns (47.852%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.016ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.627     0.886    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.912 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         0.587     1.499    clk_IBUF_BUFG
    SLICE_X43Y58         FDCE                                         r  counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y58         FDCE (Prop_fdce_C_Q)         0.141     1.640 r  counter_reg[0]/Q
                         net (fo=5, routed)           0.171     1.811    switch_state/led_OBUF[0]
    SLICE_X43Y57         LUT4 (Prop_lut4_I3_O)        0.045     1.856 r  switch_state/counter[1]_i_1/O
                         net (fo=1, routed)           0.000     1.856    switch_state_n_1
    SLICE_X43Y57         FDCE                                         r  counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    L16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    L16                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.683     1.130    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.159 r  clk_IBUF_BUFG_inst/O
                         net (fo=188, routed)         0.857     2.016    clk_IBUF_BUFG
    SLICE_X43Y57         FDCE                                         r  counter_reg[1]/C
                         clock pessimism             -0.501     1.515    
    SLICE_X43Y57         FDCE (Hold_fdce_C_D)         0.091     1.606    counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.856    
  -------------------------------------------------------------------
                         slack                                  0.250    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         8.000       5.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X43Y58    counter_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X43Y57    counter_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X43Y57    counter_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X43Y58    counter_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X40Y58    debounce_switch_state/Debounce_counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X40Y60    debounce_switch_state/Debounce_counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X40Y60    debounce_switch_state/Debounce_counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X40Y61    debounce_switch_state/Debounce_counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         8.000       7.000      SLICE_X40Y61    debounce_switch_state/Debounce_counter_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y53    warning_state/Debounce_counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y53    warning_state/Debounce_counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y54    warning_state/Debounce_counter_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y54    warning_state/Debounce_counter_reg[13]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y54    warning_state/Debounce_counter_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y54    warning_state/Debounce_counter_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y55    warning_state/Debounce_counter_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y55    warning_state/Debounce_counter_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y55    warning_state/Debounce_counter_reg[18]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y55    warning_state/Debounce_counter_reg[19]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X43Y58    counter_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X43Y57    counter_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X43Y57    counter_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X43Y58    counter_reg[3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y58    debounce_switch_state/Debounce_counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y62    debounce_switch_state/Debounce_counter_reg[19]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y58    debounce_switch_state/Debounce_counter_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y63    debounce_switch_state/Debounce_counter_reg[20]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y63    debounce_switch_state/Debounce_counter_reg[20]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         4.000       3.500      SLICE_X40Y63    debounce_switch_state/Debounce_counter_reg[21]/C



