INFO: [VRFC 10-163] Analyzing VHDL file "F:/FPGA-Proje/full_adder/project_1.srcs/sources_1/new/full_adder.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity fulladder
INFO: [VRFC 10-163] Analyzing VHDL file "F:/FPGA-Proje/full_adder/project_1.srcs/sim_1/new/faddertest.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity faddertest
