{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1666698461518 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1666698461518 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Oct 25 13:47:41 2022 " "Processing started: Tue Oct 25 13:47:41 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1666698461518 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666698461518 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab2 -c lab2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab2 -c lab2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666698461518 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1666698461669 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1666698461669 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/andreasb/intelFPGA_lite/21.1/lab0/7_segment_decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/andreasb/intelFPGA_lite/21.1/lab0/7_segment_decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 segment_decoder_7-Behav " "Found design unit 1: segment_decoder_7-Behav" {  } { { "../lab0/7_segment_decoder.vhd" "" { Text "/home/andreasb/intelFPGA_lite/21.1/lab0/7_segment_decoder.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666698466245 ""} { "Info" "ISGN_ENTITY_NAME" "1 segment_decoder_7 " "Found entity 1: segment_decoder_7" {  } { { "../lab0/7_segment_decoder.vhd" "" { Text "/home/andreasb/intelFPGA_lite/21.1/lab0/7_segment_decoder.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666698466245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666698466245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pseudo_random_generator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pseudo_random_generator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pseudo_random_generator-behav " "Found design unit 1: pseudo_random_generator-behav" {  } { { "pseudo_random_generator.vhd" "" { Text "/home/andreasb/intelFPGA_lite/21.1/lab2/pseudo_random_generator.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666698466245 ""} { "Info" "ISGN_ENTITY_NAME" "1 pseudo_random_generator " "Found entity 1: pseudo_random_generator" {  } { { "pseudo_random_generator.vhd" "" { Text "/home/andreasb/intelFPGA_lite/21.1/lab2/pseudo_random_generator.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666698466245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666698466245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "synchronous_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file synchronous_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 synchronous_counter-behav " "Found design unit 1: synchronous_counter-behav" {  } { { "synchronous_counter.vhd" "" { Text "/home/andreasb/intelFPGA_lite/21.1/lab2/synchronous_counter.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666698466246 ""} { "Info" "ISGN_ENTITY_NAME" "1 synchronous_counter " "Found entity 1: synchronous_counter" {  } { { "synchronous_counter.vhd" "" { Text "/home/andreasb/intelFPGA_lite/21.1/lab2/synchronous_counter.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666698466246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666698466246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "programmable_flashing_digits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file programmable_flashing_digits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 programmable_flashing_digits-Behav " "Found design unit 1: programmable_flashing_digits-Behav" {  } { { "programmable_flashing_digits.vhd" "" { Text "/home/andreasb/intelFPGA_lite/21.1/lab2/programmable_flashing_digits.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666698466246 ""} { "Info" "ISGN_ENTITY_NAME" "1 programmable_flashing_digits " "Found entity 1: programmable_flashing_digits" {  } { { "programmable_flashing_digits.vhd" "" { Text "/home/andreasb/intelFPGA_lite/21.1/lab2/programmable_flashing_digits.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1666698466246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666698466246 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "programmable_flashing_digits " "Elaborating entity \"programmable_flashing_digits\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1666698466269 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "alert programmable_flashing_digits.vhd(36) " "Verilog HDL or VHDL warning at programmable_flashing_digits.vhd(36): object \"alert\" assigned a value but never read" {  } { { "programmable_flashing_digits.vhd" "" { Text "/home/andreasb/intelFPGA_lite/21.1/lab2/programmable_flashing_digits.vhd" 36 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1666698466270 "|programmable_flashing_digits"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SW programmable_flashing_digits.vhd(56) " "VHDL Process Statement warning at programmable_flashing_digits.vhd(56): signal \"SW\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "programmable_flashing_digits.vhd" "" { Text "/home/andreasb/intelFPGA_lite/21.1/lab2/programmable_flashing_digits.vhd" 56 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1666698466270 "|programmable_flashing_digits"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SW programmable_flashing_digits.vhd(58) " "VHDL Process Statement warning at programmable_flashing_digits.vhd(58): signal \"SW\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "programmable_flashing_digits.vhd" "" { Text "/home/andreasb/intelFPGA_lite/21.1/lab2/programmable_flashing_digits.vhd" 58 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1666698466270 "|programmable_flashing_digits"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SW programmable_flashing_digits.vhd(60) " "VHDL Process Statement warning at programmable_flashing_digits.vhd(60): signal \"SW\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "programmable_flashing_digits.vhd" "" { Text "/home/andreasb/intelFPGA_lite/21.1/lab2/programmable_flashing_digits.vhd" 60 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1666698466270 "|programmable_flashing_digits"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SW programmable_flashing_digits.vhd(62) " "VHDL Process Statement warning at programmable_flashing_digits.vhd(62): signal \"SW\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "programmable_flashing_digits.vhd" "" { Text "/home/andreasb/intelFPGA_lite/21.1/lab2/programmable_flashing_digits.vhd" 62 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1666698466270 "|programmable_flashing_digits"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "delay programmable_flashing_digits.vhd(53) " "VHDL Process Statement warning at programmable_flashing_digits.vhd(53): inferring latch(es) for signal or variable \"delay\", which holds its previous value in one or more paths through the process" {  } { { "programmable_flashing_digits.vhd" "" { Text "/home/andreasb/intelFPGA_lite/21.1/lab2/programmable_flashing_digits.vhd" 53 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1666698466270 "|programmable_flashing_digits"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alerter:delay\[0\] programmable_flashing_digits.vhd(56) " "Inferred latch for \"alerter:delay\[0\]\" at programmable_flashing_digits.vhd(56)" {  } { { "programmable_flashing_digits.vhd" "" { Text "/home/andreasb/intelFPGA_lite/21.1/lab2/programmable_flashing_digits.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666698466271 "|programmable_flashing_digits"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alerter:delay\[1\] programmable_flashing_digits.vhd(56) " "Inferred latch for \"alerter:delay\[1\]\" at programmable_flashing_digits.vhd(56)" {  } { { "programmable_flashing_digits.vhd" "" { Text "/home/andreasb/intelFPGA_lite/21.1/lab2/programmable_flashing_digits.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666698466271 "|programmable_flashing_digits"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alerter:delay\[2\] programmable_flashing_digits.vhd(56) " "Inferred latch for \"alerter:delay\[2\]\" at programmable_flashing_digits.vhd(56)" {  } { { "programmable_flashing_digits.vhd" "" { Text "/home/andreasb/intelFPGA_lite/21.1/lab2/programmable_flashing_digits.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666698466271 "|programmable_flashing_digits"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alerter:delay\[3\] programmable_flashing_digits.vhd(56) " "Inferred latch for \"alerter:delay\[3\]\" at programmable_flashing_digits.vhd(56)" {  } { { "programmable_flashing_digits.vhd" "" { Text "/home/andreasb/intelFPGA_lite/21.1/lab2/programmable_flashing_digits.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666698466271 "|programmable_flashing_digits"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alerter:delay\[4\] programmable_flashing_digits.vhd(56) " "Inferred latch for \"alerter:delay\[4\]\" at programmable_flashing_digits.vhd(56)" {  } { { "programmable_flashing_digits.vhd" "" { Text "/home/andreasb/intelFPGA_lite/21.1/lab2/programmable_flashing_digits.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666698466271 "|programmable_flashing_digits"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alerter:delay\[5\] programmable_flashing_digits.vhd(56) " "Inferred latch for \"alerter:delay\[5\]\" at programmable_flashing_digits.vhd(56)" {  } { { "programmable_flashing_digits.vhd" "" { Text "/home/andreasb/intelFPGA_lite/21.1/lab2/programmable_flashing_digits.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666698466271 "|programmable_flashing_digits"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alerter:delay\[6\] programmable_flashing_digits.vhd(56) " "Inferred latch for \"alerter:delay\[6\]\" at programmable_flashing_digits.vhd(56)" {  } { { "programmable_flashing_digits.vhd" "" { Text "/home/andreasb/intelFPGA_lite/21.1/lab2/programmable_flashing_digits.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666698466271 "|programmable_flashing_digits"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alerter:delay\[7\] programmable_flashing_digits.vhd(56) " "Inferred latch for \"alerter:delay\[7\]\" at programmable_flashing_digits.vhd(56)" {  } { { "programmable_flashing_digits.vhd" "" { Text "/home/andreasb/intelFPGA_lite/21.1/lab2/programmable_flashing_digits.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666698466271 "|programmable_flashing_digits"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alerter:delay\[8\] programmable_flashing_digits.vhd(56) " "Inferred latch for \"alerter:delay\[8\]\" at programmable_flashing_digits.vhd(56)" {  } { { "programmable_flashing_digits.vhd" "" { Text "/home/andreasb/intelFPGA_lite/21.1/lab2/programmable_flashing_digits.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666698466271 "|programmable_flashing_digits"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alerter:delay\[9\] programmable_flashing_digits.vhd(56) " "Inferred latch for \"alerter:delay\[9\]\" at programmable_flashing_digits.vhd(56)" {  } { { "programmable_flashing_digits.vhd" "" { Text "/home/andreasb/intelFPGA_lite/21.1/lab2/programmable_flashing_digits.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666698466271 "|programmable_flashing_digits"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alerter:delay\[10\] programmable_flashing_digits.vhd(56) " "Inferred latch for \"alerter:delay\[10\]\" at programmable_flashing_digits.vhd(56)" {  } { { "programmable_flashing_digits.vhd" "" { Text "/home/andreasb/intelFPGA_lite/21.1/lab2/programmable_flashing_digits.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666698466271 "|programmable_flashing_digits"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alerter:delay\[11\] programmable_flashing_digits.vhd(56) " "Inferred latch for \"alerter:delay\[11\]\" at programmable_flashing_digits.vhd(56)" {  } { { "programmable_flashing_digits.vhd" "" { Text "/home/andreasb/intelFPGA_lite/21.1/lab2/programmable_flashing_digits.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666698466271 "|programmable_flashing_digits"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alerter:delay\[12\] programmable_flashing_digits.vhd(56) " "Inferred latch for \"alerter:delay\[12\]\" at programmable_flashing_digits.vhd(56)" {  } { { "programmable_flashing_digits.vhd" "" { Text "/home/andreasb/intelFPGA_lite/21.1/lab2/programmable_flashing_digits.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666698466271 "|programmable_flashing_digits"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alerter:delay\[13\] programmable_flashing_digits.vhd(56) " "Inferred latch for \"alerter:delay\[13\]\" at programmable_flashing_digits.vhd(56)" {  } { { "programmable_flashing_digits.vhd" "" { Text "/home/andreasb/intelFPGA_lite/21.1/lab2/programmable_flashing_digits.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666698466271 "|programmable_flashing_digits"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alerter:delay\[14\] programmable_flashing_digits.vhd(56) " "Inferred latch for \"alerter:delay\[14\]\" at programmable_flashing_digits.vhd(56)" {  } { { "programmable_flashing_digits.vhd" "" { Text "/home/andreasb/intelFPGA_lite/21.1/lab2/programmable_flashing_digits.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666698466271 "|programmable_flashing_digits"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alerter:delay\[15\] programmable_flashing_digits.vhd(56) " "Inferred latch for \"alerter:delay\[15\]\" at programmable_flashing_digits.vhd(56)" {  } { { "programmable_flashing_digits.vhd" "" { Text "/home/andreasb/intelFPGA_lite/21.1/lab2/programmable_flashing_digits.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666698466271 "|programmable_flashing_digits"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alerter:delay\[16\] programmable_flashing_digits.vhd(56) " "Inferred latch for \"alerter:delay\[16\]\" at programmable_flashing_digits.vhd(56)" {  } { { "programmable_flashing_digits.vhd" "" { Text "/home/andreasb/intelFPGA_lite/21.1/lab2/programmable_flashing_digits.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666698466271 "|programmable_flashing_digits"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alerter:delay\[17\] programmable_flashing_digits.vhd(56) " "Inferred latch for \"alerter:delay\[17\]\" at programmable_flashing_digits.vhd(56)" {  } { { "programmable_flashing_digits.vhd" "" { Text "/home/andreasb/intelFPGA_lite/21.1/lab2/programmable_flashing_digits.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666698466272 "|programmable_flashing_digits"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alerter:delay\[18\] programmable_flashing_digits.vhd(56) " "Inferred latch for \"alerter:delay\[18\]\" at programmable_flashing_digits.vhd(56)" {  } { { "programmable_flashing_digits.vhd" "" { Text "/home/andreasb/intelFPGA_lite/21.1/lab2/programmable_flashing_digits.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666698466272 "|programmable_flashing_digits"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alerter:delay\[19\] programmable_flashing_digits.vhd(56) " "Inferred latch for \"alerter:delay\[19\]\" at programmable_flashing_digits.vhd(56)" {  } { { "programmable_flashing_digits.vhd" "" { Text "/home/andreasb/intelFPGA_lite/21.1/lab2/programmable_flashing_digits.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666698466272 "|programmable_flashing_digits"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alerter:delay\[20\] programmable_flashing_digits.vhd(56) " "Inferred latch for \"alerter:delay\[20\]\" at programmable_flashing_digits.vhd(56)" {  } { { "programmable_flashing_digits.vhd" "" { Text "/home/andreasb/intelFPGA_lite/21.1/lab2/programmable_flashing_digits.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666698466272 "|programmable_flashing_digits"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alerter:delay\[21\] programmable_flashing_digits.vhd(56) " "Inferred latch for \"alerter:delay\[21\]\" at programmable_flashing_digits.vhd(56)" {  } { { "programmable_flashing_digits.vhd" "" { Text "/home/andreasb/intelFPGA_lite/21.1/lab2/programmable_flashing_digits.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666698466272 "|programmable_flashing_digits"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alerter:delay\[22\] programmable_flashing_digits.vhd(56) " "Inferred latch for \"alerter:delay\[22\]\" at programmable_flashing_digits.vhd(56)" {  } { { "programmable_flashing_digits.vhd" "" { Text "/home/andreasb/intelFPGA_lite/21.1/lab2/programmable_flashing_digits.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666698466272 "|programmable_flashing_digits"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alerter:delay\[23\] programmable_flashing_digits.vhd(56) " "Inferred latch for \"alerter:delay\[23\]\" at programmable_flashing_digits.vhd(56)" {  } { { "programmable_flashing_digits.vhd" "" { Text "/home/andreasb/intelFPGA_lite/21.1/lab2/programmable_flashing_digits.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666698466272 "|programmable_flashing_digits"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alerter:delay\[24\] programmable_flashing_digits.vhd(56) " "Inferred latch for \"alerter:delay\[24\]\" at programmable_flashing_digits.vhd(56)" {  } { { "programmable_flashing_digits.vhd" "" { Text "/home/andreasb/intelFPGA_lite/21.1/lab2/programmable_flashing_digits.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666698466272 "|programmable_flashing_digits"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alerter:delay\[25\] programmable_flashing_digits.vhd(56) " "Inferred latch for \"alerter:delay\[25\]\" at programmable_flashing_digits.vhd(56)" {  } { { "programmable_flashing_digits.vhd" "" { Text "/home/andreasb/intelFPGA_lite/21.1/lab2/programmable_flashing_digits.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666698466272 "|programmable_flashing_digits"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alerter:delay\[26\] programmable_flashing_digits.vhd(56) " "Inferred latch for \"alerter:delay\[26\]\" at programmable_flashing_digits.vhd(56)" {  } { { "programmable_flashing_digits.vhd" "" { Text "/home/andreasb/intelFPGA_lite/21.1/lab2/programmable_flashing_digits.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666698466272 "|programmable_flashing_digits"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alerter:delay\[27\] programmable_flashing_digits.vhd(56) " "Inferred latch for \"alerter:delay\[27\]\" at programmable_flashing_digits.vhd(56)" {  } { { "programmable_flashing_digits.vhd" "" { Text "/home/andreasb/intelFPGA_lite/21.1/lab2/programmable_flashing_digits.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666698466272 "|programmable_flashing_digits"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alerter:delay\[28\] programmable_flashing_digits.vhd(56) " "Inferred latch for \"alerter:delay\[28\]\" at programmable_flashing_digits.vhd(56)" {  } { { "programmable_flashing_digits.vhd" "" { Text "/home/andreasb/intelFPGA_lite/21.1/lab2/programmable_flashing_digits.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666698466272 "|programmable_flashing_digits"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alerter:delay\[29\] programmable_flashing_digits.vhd(56) " "Inferred latch for \"alerter:delay\[29\]\" at programmable_flashing_digits.vhd(56)" {  } { { "programmable_flashing_digits.vhd" "" { Text "/home/andreasb/intelFPGA_lite/21.1/lab2/programmable_flashing_digits.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666698466272 "|programmable_flashing_digits"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alerter:delay\[30\] programmable_flashing_digits.vhd(56) " "Inferred latch for \"alerter:delay\[30\]\" at programmable_flashing_digits.vhd(56)" {  } { { "programmable_flashing_digits.vhd" "" { Text "/home/andreasb/intelFPGA_lite/21.1/lab2/programmable_flashing_digits.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666698466272 "|programmable_flashing_digits"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alerter:delay\[31\] programmable_flashing_digits.vhd(56) " "Inferred latch for \"alerter:delay\[31\]\" at programmable_flashing_digits.vhd(56)" {  } { { "programmable_flashing_digits.vhd" "" { Text "/home/andreasb/intelFPGA_lite/21.1/lab2/programmable_flashing_digits.vhd" 56 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666698466272 "|programmable_flashing_digits"}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "clearcount programmable_flashing_digits.vhd(78) " "Can't resolve multiple constant drivers for net \"clearcount\" at programmable_flashing_digits.vhd(78)" {  } { { "programmable_flashing_digits.vhd" "" { Text "/home/andreasb/intelFPGA_lite/21.1/lab2/programmable_flashing_digits.vhd" 78 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1666698466272 ""}
{ "Error" "EVRFX_VDB_NET_ANOTHER_DRIVER" "programmable_flashing_digits.vhd(53) " "Constant driver at programmable_flashing_digits.vhd(53)" {  } { { "programmable_flashing_digits.vhd" "" { Text "/home/andreasb/intelFPGA_lite/21.1/lab2/programmable_flashing_digits.vhd" 53 0 0 } }  } 0 10029 "Constant driver at %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1666698466272 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1666698466273 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 7 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 3 errors, 7 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "490 " "Peak virtual memory: 490 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1666698466322 ""} { "Error" "EQEXE_END_BANNER_TIME" "Tue Oct 25 13:47:46 2022 " "Processing ended: Tue Oct 25 13:47:46 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1666698466322 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1666698466322 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:12 " "Total CPU time (on all processors): 00:00:12" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1666698466322 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1666698466322 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 5 s 7 s " "Quartus Prime Full Compilation was unsuccessful. 5 errors, 7 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1666698466889 ""}
