#! /usr/local/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1-27-g30257e0)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7ff5854340c0 .scope module, "TestBench" "TestBench" 2 3;
 .timescale 0 0;
v0x7ff58544f5f0_0 .var "Clk", 0 0;
v0x7ff58544f680_0 .var "Reset", 0 0;
v0x7ff58544f710_0 .var "Start", 0 0;
v0x7ff58544f7e0_0 .var/i "counter", 31 0;
v0x7ff58544f870_0 .var/i "i", 31 0;
v0x7ff58544f940_0 .var/i "outfile", 31 0;
S_0x7ff58542d3b0 .scope module, "CPU" "CPU" 2 12, 3 1 0, S_0x7ff5854340c0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 1 "rst_i"
    .port_info 2 /INPUT 1 "start_i"
v0x7ff58544e730_0 .net "ALUCtrl", 2 0, L_0x7ff5854522b0;  1 drivers
v0x7ff58544e810_0 .net "ALUOp", 1 0, L_0x7ff585450200;  1 drivers
v0x7ff58544e8f0_0 .net "ALUSrc", 0 0, L_0x7ff58544fab0;  1 drivers
v0x7ff58544e9c0_0 .net "ALU_in1", 31 0, L_0x7ff5854519b0;  1 drivers
v0x7ff58544ea90_0 .net "RDData", 31 0, L_0x7ff585452240;  1 drivers
v0x7ff58544eba0_0 .net "RSData", 31 0, L_0x7ff585451160;  1 drivers
v0x7ff58544ec70_0 .net "RTData", 31 0, L_0x7ff585451430;  1 drivers
v0x7ff58544ed40_0 .net "RegDst", 0 0, L_0x7ff58544f9d0;  1 drivers
v0x7ff58544ee10_0 .net "RegWrite", 0 0, L_0x7ff58544fdf0;  1 drivers
v0x7ff58544ef20_0 .net "Zero", 0 0, L_0x7ff5854515c0;  1 drivers
v0x7ff58544efb0_0 .net "clk_i", 0 0, v0x7ff58544f5f0_0;  1 drivers
v0x7ff58544f080_0 .net "currentPC", 31 0, v0x7ff58544d160_0;  1 drivers
v0x7ff58544f110_0 .net "imm32", 31 0, L_0x7ff585451da0;  1 drivers
v0x7ff58544f1e0_0 .net "inst", 31 0, L_0x7ff585450ed0;  1 drivers
v0x7ff58544f270_0 .net "nextPC", 31 0, L_0x7ff585450870;  1 drivers
v0x7ff58544f340_0 .net "rst_i", 0 0, v0x7ff58544f680_0;  1 drivers
v0x7ff58544f3d0_0 .net "start_i", 0 0, v0x7ff58544f710_0;  1 drivers
v0x7ff58544f560_0 .net "writeReg", 4 0, L_0x7ff5854516e0;  1 drivers
L_0x7ff5854506f0 .part L_0x7ff585450ed0, 26, 6;
L_0x7ff5854514e0 .part L_0x7ff585450ed0, 21, 5;
L_0x7ff585451640 .part L_0x7ff585450ed0, 16, 5;
L_0x7ff585451800 .part L_0x7ff585450ed0, 16, 5;
L_0x7ff5854518a0 .part L_0x7ff585450ed0, 11, 5;
L_0x7ff5854520a0 .part L_0x7ff585450ed0, 0, 16;
L_0x7ff585452320 .part L_0x7ff585450ed0, 0, 6;
S_0x7ff585436010 .scope module, "ALU" "ALU" 3 78, 4 1 0, S_0x7ff58542d3b0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i"
    .port_info 1 /INPUT 32 "data2_i"
    .port_info 2 /INPUT 3 "ALUCtrl_i"
    .port_info 3 /OUTPUT 32 "data_o"
    .port_info 4 /OUTPUT 1 "Zero_o"
L_0x7ff585452240 .functor BUFZ 32, v0x7ff585449bb0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7ff5854515c0 .functor BUFZ 1, v0x7ff5854498b0_0, C4<0>, C4<0>, C4<0>;
v0x7ff585416f70_0 .net "ALUCtrl_i", 2 0, L_0x7ff5854522b0;  alias, 1 drivers
v0x7ff585449810_0 .net "Zero_o", 0 0, L_0x7ff5854515c0;  alias, 1 drivers
v0x7ff5854498b0_0 .var "Zero_reg", 0 0;
v0x7ff585449960_0 .net "data1_i", 31 0, L_0x7ff585451160;  alias, 1 drivers
v0x7ff585449a10_0 .net "data2_i", 31 0, L_0x7ff5854519b0;  alias, 1 drivers
v0x7ff585449b00_0 .net "data_o", 31 0, L_0x7ff585452240;  alias, 1 drivers
v0x7ff585449bb0_0 .var "data_reg", 31 0;
E_0x7ff58542eaf0 .event edge, v0x7ff585416f70_0, v0x7ff585449a10_0, v0x7ff585449960_0;
S_0x7ff585449ce0 .scope module, "ALU_Control" "ALU_Control" 3 86, 5 1 0, S_0x7ff58542d3b0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "funct_i"
    .port_info 1 /INPUT 2 "ALUOp_i"
    .port_info 2 /OUTPUT 3 "ALUCtrl_o"
L_0x7ff5854522b0 .functor BUFZ 3, v0x7ff585449fd0_0, C4<000>, C4<000>, C4<000>;
v0x7ff585449f10_0 .net "ALUCtrl_o", 2 0, L_0x7ff5854522b0;  alias, 1 drivers
v0x7ff585449fd0_0 .var "ALUCtrl_reg", 2 0;
v0x7ff58544a070_0 .net "ALUOp_i", 1 0, L_0x7ff585450200;  alias, 1 drivers
v0x7ff58544a130_0 .net "funct_i", 5 0, L_0x7ff585452320;  1 drivers
E_0x7ff585449ee0 .event edge, v0x7ff58544a070_0, v0x7ff58544a130_0;
S_0x7ff58544a230 .scope module, "Add_PC" "Adder" 3 29, 6 1 0, S_0x7ff58542d3b0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_in"
    .port_info 1 /INPUT 32 "data2_in"
    .port_info 2 /OUTPUT 32 "data_o"
v0x7ff58544a450_0 .net *"_s11", 32 0, L_0x7ff585450af0;  1 drivers
v0x7ff58544a500_0 .net *"_s3", 32 0, L_0x7ff585450950;  1 drivers
L_0x10416b248 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7ff58544a5b0_0 .net *"_s6", 0 0, L_0x10416b248;  1 drivers
L_0x10416b3b0 .functor BUFT 1, C4<000000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x7ff58544a670_0 .net *"_s7", 32 0, L_0x10416b3b0;  1 drivers
v0x7ff58544a720_0 .net "co", 0 0, L_0x7ff5854507d0;  1 drivers
v0x7ff58544a800_0 .net "data1_in", 31 0, v0x7ff58544d160_0;  alias, 1 drivers
L_0x10416b290 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x7ff58544a8b0_0 .net "data2_in", 31 0, L_0x10416b290;  1 drivers
v0x7ff58544a960_0 .net "data_o", 31 0, L_0x7ff585450870;  alias, 1 drivers
L_0x7ff5854507d0 .part L_0x7ff585450af0, 32, 1;
L_0x7ff585450870 .part L_0x7ff585450af0, 0, 32;
L_0x7ff585450950 .concat [ 32 1 0 0], v0x7ff58544d160_0, L_0x10416b248;
L_0x7ff585450af0 .arith/sum 33, L_0x7ff585450950, L_0x10416b3b0;
S_0x7ff58544aa40 .scope module, "Control" "Control" 3 21, 7 1 0, S_0x7ff58542d3b0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "Op_i"
    .port_info 1 /OUTPUT 1 "RegDst_o"
    .port_info 2 /OUTPUT 2 "ALUOp_o"
    .port_info 3 /OUTPUT 1 "ALUSrc_o"
    .port_info 4 /OUTPUT 1 "RegWrite_o"
L_0x7ff58544fdf0 .functor OR 1, L_0x7ff58544fbd0, L_0x7ff58544fcb0, C4<0>, C4<0>;
L_0x7ff585450110 .functor OR 1, L_0x7ff58544ff20, L_0x7ff585450030, C4<0>, C4<0>;
L_0x7ff585450600 .functor OR 1, L_0x7ff585450320, L_0x7ff585450400, C4<0>, C4<0>;
v0x7ff58544aca0_0 .net "ALUOp_o", 1 0, L_0x7ff585450200;  alias, 1 drivers
v0x7ff58544ad50_0 .net "ALUSrc_o", 0 0, L_0x7ff58544fab0;  alias, 1 drivers
v0x7ff58544ade0_0 .net "Op_i", 5 0, L_0x7ff5854506f0;  1 drivers
v0x7ff58544aea0_0 .net "RegDst_o", 0 0, L_0x7ff58544f9d0;  alias, 1 drivers
v0x7ff58544af40_0 .net "RegWrite_o", 0 0, L_0x7ff58544fdf0;  alias, 1 drivers
L_0x10416b008 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0x7ff58544b020_0 .net/2u *"_s0", 5 0, L_0x10416b008;  1 drivers
v0x7ff58544b0d0_0 .net *"_s10", 0 0, L_0x7ff58544fbd0;  1 drivers
L_0x10416b0e0 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v0x7ff58544b170_0 .net/2u *"_s12", 5 0, L_0x10416b0e0;  1 drivers
v0x7ff58544b220_0 .net *"_s14", 0 0, L_0x7ff58544fcb0;  1 drivers
L_0x10416b128 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0x7ff58544b330_0 .net/2u *"_s20", 5 0, L_0x10416b128;  1 drivers
v0x7ff58544b3d0_0 .net *"_s22", 0 0, L_0x7ff58544ff20;  1 drivers
L_0x10416b170 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v0x7ff58544b470_0 .net/2u *"_s24", 5 0, L_0x10416b170;  1 drivers
v0x7ff58544b520_0 .net *"_s26", 0 0, L_0x7ff585450030;  1 drivers
v0x7ff58544b5c0_0 .net *"_s28", 0 0, L_0x7ff585450110;  1 drivers
L_0x10416b1b8 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0x7ff58544b660_0 .net/2u *"_s33", 5 0, L_0x10416b1b8;  1 drivers
v0x7ff58544b710_0 .net *"_s35", 0 0, L_0x7ff585450320;  1 drivers
L_0x10416b200 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v0x7ff58544b7b0_0 .net/2u *"_s37", 5 0, L_0x10416b200;  1 drivers
v0x7ff58544b940_0 .net *"_s39", 0 0, L_0x7ff585450400;  1 drivers
L_0x10416b050 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v0x7ff58544b9d0_0 .net/2u *"_s4", 5 0, L_0x10416b050;  1 drivers
v0x7ff58544ba70_0 .net *"_s41", 0 0, L_0x7ff585450600;  1 drivers
L_0x10416b098 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0x7ff58544bb10_0 .net/2u *"_s8", 5 0, L_0x10416b098;  1 drivers
L_0x7ff58544f9d0 .cmp/eq 6, L_0x7ff5854506f0, L_0x10416b008;
L_0x7ff58544fab0 .cmp/eq 6, L_0x7ff5854506f0, L_0x10416b050;
L_0x7ff58544fbd0 .cmp/eq 6, L_0x7ff5854506f0, L_0x10416b098;
L_0x7ff58544fcb0 .cmp/eq 6, L_0x7ff5854506f0, L_0x10416b0e0;
L_0x7ff58544ff20 .cmp/eq 6, L_0x7ff5854506f0, L_0x10416b128;
L_0x7ff585450030 .cmp/ne 6, L_0x7ff5854506f0, L_0x10416b170;
L_0x7ff585450200 .concat8 [ 1 1 0 0], L_0x7ff585450600, L_0x7ff585450110;
L_0x7ff585450320 .cmp/eq 6, L_0x7ff5854506f0, L_0x10416b1b8;
L_0x7ff585450400 .cmp/ne 6, L_0x7ff5854506f0, L_0x10416b200;
S_0x7ff58544bc40 .scope module, "Instruction_Memory" "Instruction_Memory" 3 43, 8 1 0, S_0x7ff58542d3b0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr_i"
    .port_info 1 /OUTPUT 32 "instr_o"
L_0x7ff585450ed0 .functor BUFZ 32, L_0x7ff585450bf0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7ff58544bde0_0 .net *"_s0", 31 0, L_0x7ff585450bf0;  1 drivers
v0x7ff58544be80_0 .net *"_s2", 31 0, L_0x7ff585450d70;  1 drivers
v0x7ff58544bf20_0 .net *"_s4", 29 0, L_0x7ff585450c90;  1 drivers
L_0x10416b2d8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7ff58544bfd0_0 .net *"_s6", 1 0, L_0x10416b2d8;  1 drivers
v0x7ff58544c080_0 .net "addr_i", 31 0, v0x7ff58544d160_0;  alias, 1 drivers
v0x7ff58544c160_0 .net "instr_o", 31 0, L_0x7ff585450ed0;  alias, 1 drivers
v0x7ff58544c200 .array "memory", 255 0, 31 0;
L_0x7ff585450bf0 .array/port v0x7ff58544c200, L_0x7ff585450d70;
L_0x7ff585450c90 .part v0x7ff58544d160_0, 2, 30;
L_0x7ff585450d70 .concat [ 30 2 0 0], L_0x7ff585450c90, L_0x10416b2d8;
S_0x7ff58544c2d0 .scope module, "MUX_ALUSrc" "MUX32" 3 66, 9 1 0, S_0x7ff58542d3b0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i"
    .port_info 1 /INPUT 32 "data2_i"
    .port_info 2 /INPUT 1 "select_i"
    .port_info 3 /OUTPUT 32 "data_o"
v0x7ff58544c500_0 .net "data1_i", 31 0, L_0x7ff585451430;  alias, 1 drivers
v0x7ff58544c5b0_0 .net "data2_i", 31 0, L_0x7ff585451da0;  alias, 1 drivers
v0x7ff58544c660_0 .net "data_o", 31 0, L_0x7ff5854519b0;  alias, 1 drivers
v0x7ff58544c730_0 .net "select_i", 0 0, L_0x7ff58544fab0;  alias, 1 drivers
L_0x7ff5854519b0 .functor MUXZ 32, L_0x7ff585451430, L_0x7ff585451da0, L_0x7ff58544fab0, C4<>;
S_0x7ff58544c820 .scope module, "MUX_RegDst" "MUX5" 3 59, 10 1 0, S_0x7ff58542d3b0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "data1_i"
    .port_info 1 /INPUT 5 "data2_i"
    .port_info 2 /INPUT 1 "select_i"
    .port_info 3 /OUTPUT 5 "data_o"
v0x7ff58544ca30_0 .net "data1_i", 4 0, L_0x7ff585451800;  1 drivers
v0x7ff58544caf0_0 .net "data2_i", 4 0, L_0x7ff5854518a0;  1 drivers
v0x7ff58544cba0_0 .net "data_o", 4 0, L_0x7ff5854516e0;  alias, 1 drivers
v0x7ff58544cc60_0 .net "select_i", 0 0, L_0x7ff58544f9d0;  alias, 1 drivers
L_0x7ff5854516e0 .functor MUXZ 5, L_0x7ff585451800, L_0x7ff5854518a0, L_0x7ff58544f9d0, C4<>;
S_0x7ff58544cd60 .scope module, "PC" "PC" 3 35, 11 1 0, S_0x7ff58542d3b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 1 "rst_i"
    .port_info 2 /INPUT 1 "start_i"
    .port_info 3 /INPUT 32 "pc_i"
    .port_info 4 /OUTPUT 32 "pc_o"
v0x7ff58544d010_0 .net "clk_i", 0 0, v0x7ff58544f5f0_0;  alias, 1 drivers
v0x7ff58544d0c0_0 .net "pc_i", 31 0, L_0x7ff585450870;  alias, 1 drivers
v0x7ff58544d160_0 .var "pc_o", 31 0;
v0x7ff58544d250_0 .net "rst_i", 0 0, v0x7ff58544f680_0;  alias, 1 drivers
v0x7ff58544d2e0_0 .net "start_i", 0 0, v0x7ff58544f710_0;  alias, 1 drivers
E_0x7ff58544cfc0/0 .event negedge, v0x7ff58544d250_0;
E_0x7ff58544cfc0/1 .event posedge, v0x7ff58544d010_0;
E_0x7ff58544cfc0 .event/or E_0x7ff58544cfc0/0, E_0x7ff58544cfc0/1;
S_0x7ff58544d420 .scope module, "Registers" "Registers" 3 48, 12 1 0, S_0x7ff58542d3b0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 5 "RSaddr_i"
    .port_info 2 /INPUT 5 "RTaddr_i"
    .port_info 3 /INPUT 5 "RDaddr_i"
    .port_info 4 /INPUT 32 "RDdata_i"
    .port_info 5 /INPUT 1 "RegWrite_i"
    .port_info 6 /OUTPUT 32 "RSdata_o"
    .port_info 7 /OUTPUT 32 "RTdata_o"
L_0x7ff585451160 .functor BUFZ 32, L_0x7ff585450f80, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7ff585451430 .functor BUFZ 32, L_0x7ff585451210, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7ff58544d710_0 .net "RDaddr_i", 4 0, L_0x7ff5854516e0;  alias, 1 drivers
v0x7ff58544d7e0_0 .net "RDdata_i", 31 0, L_0x7ff585452240;  alias, 1 drivers
v0x7ff58544d890_0 .net "RSaddr_i", 4 0, L_0x7ff5854514e0;  1 drivers
v0x7ff58544d940_0 .net "RSdata_o", 31 0, L_0x7ff585451160;  alias, 1 drivers
v0x7ff58544da00_0 .net "RTaddr_i", 4 0, L_0x7ff585451640;  1 drivers
v0x7ff58544dae0_0 .net "RTdata_o", 31 0, L_0x7ff585451430;  alias, 1 drivers
v0x7ff58544db80_0 .net "RegWrite_i", 0 0, L_0x7ff58544fdf0;  alias, 1 drivers
v0x7ff58544dc30_0 .net *"_s0", 31 0, L_0x7ff585450f80;  1 drivers
v0x7ff58544dcc0_0 .net *"_s10", 6 0, L_0x7ff5854512d0;  1 drivers
L_0x10416b368 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7ff58544ddf0_0 .net *"_s13", 1 0, L_0x10416b368;  1 drivers
v0x7ff58544dea0_0 .net *"_s2", 6 0, L_0x7ff585451020;  1 drivers
L_0x10416b320 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7ff58544df50_0 .net *"_s5", 1 0, L_0x10416b320;  1 drivers
v0x7ff58544e000_0 .net *"_s8", 31 0, L_0x7ff585451210;  1 drivers
v0x7ff58544e0b0_0 .net "clk_i", 0 0, v0x7ff58544f5f0_0;  alias, 1 drivers
v0x7ff58544e160 .array "register", 31 0, 31 0;
E_0x7ff58544cf10 .event posedge, v0x7ff58544d010_0;
L_0x7ff585450f80 .array/port v0x7ff58544e160, L_0x7ff585451020;
L_0x7ff585451020 .concat [ 5 2 0 0], L_0x7ff5854514e0, L_0x10416b320;
L_0x7ff585451210 .array/port v0x7ff58544e160, L_0x7ff5854512d0;
L_0x7ff5854512d0 .concat [ 5 2 0 0], L_0x7ff585451640, L_0x10416b368;
S_0x7ff58544e270 .scope module, "Sign_Extend" "Sign_Extend" 3 73, 13 1 0, S_0x7ff58542d3b0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "data_i"
    .port_info 1 /OUTPUT 32 "data_o"
v0x7ff58544e460_0 .net *"_s1", 0 0, L_0x7ff585451b50;  1 drivers
v0x7ff58544e520_0 .net *"_s2", 15 0, L_0x7ff585451bf0;  1 drivers
v0x7ff58544e5c0_0 .net "data_i", 15 0, L_0x7ff5854520a0;  1 drivers
v0x7ff58544e650_0 .net "data_o", 31 0, L_0x7ff585451da0;  alias, 1 drivers
L_0x7ff585451b50 .part L_0x7ff5854520a0, 15, 1;
LS_0x7ff585451bf0_0_0 .concat [ 1 1 1 1], L_0x7ff585451b50, L_0x7ff585451b50, L_0x7ff585451b50, L_0x7ff585451b50;
LS_0x7ff585451bf0_0_4 .concat [ 1 1 1 1], L_0x7ff585451b50, L_0x7ff585451b50, L_0x7ff585451b50, L_0x7ff585451b50;
LS_0x7ff585451bf0_0_8 .concat [ 1 1 1 1], L_0x7ff585451b50, L_0x7ff585451b50, L_0x7ff585451b50, L_0x7ff585451b50;
LS_0x7ff585451bf0_0_12 .concat [ 1 1 1 1], L_0x7ff585451b50, L_0x7ff585451b50, L_0x7ff585451b50, L_0x7ff585451b50;
L_0x7ff585451bf0 .concat [ 4 4 4 4], LS_0x7ff585451bf0_0_0, LS_0x7ff585451bf0_0_4, LS_0x7ff585451bf0_0_8, LS_0x7ff585451bf0_0_12;
L_0x7ff585451da0 .concat [ 16 16 0 0], L_0x7ff5854520a0, L_0x7ff585451bf0;
    .scope S_0x7ff58544cd60;
T_0 ;
    %wait E_0x7ff58544cfc0;
    %load/vec4 v0x7ff58544d250_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7ff58544d160_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0x7ff58544d2e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0x7ff58544d0c0_0;
    %assign/vec4 v0x7ff58544d160_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x7ff58544d160_0;
    %assign/vec4 v0x7ff58544d160_0, 0;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x7ff58544d420;
T_1 ;
    %wait E_0x7ff58544cf10;
    %load/vec4 v0x7ff58544db80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0x7ff58544d7e0_0;
    %load/vec4 v0x7ff58544d710_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7ff58544e160, 0, 4;
T_1.0 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x7ff585436010;
T_2 ;
    %wait E_0x7ff58542eaf0;
    %load/vec4 v0x7ff585416f70_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %jmp T_2.6;
T_2.0 ;
    %load/vec4 v0x7ff585449960_0;
    %load/vec4 v0x7ff585449a10_0;
    %and;
    %store/vec4 v0x7ff585449bb0_0, 0, 32;
    %jmp T_2.6;
T_2.1 ;
    %load/vec4 v0x7ff585449960_0;
    %load/vec4 v0x7ff585449a10_0;
    %or;
    %store/vec4 v0x7ff585449bb0_0, 0, 32;
    %jmp T_2.6;
T_2.2 ;
    %load/vec4 v0x7ff585449960_0;
    %load/vec4 v0x7ff585449a10_0;
    %add;
    %store/vec4 v0x7ff585449bb0_0, 0, 32;
    %jmp T_2.6;
T_2.3 ;
    %load/vec4 v0x7ff585449960_0;
    %load/vec4 v0x7ff585449a10_0;
    %sub;
    %store/vec4 v0x7ff585449bb0_0, 0, 32;
    %jmp T_2.6;
T_2.4 ;
    %load/vec4 v0x7ff585449960_0;
    %load/vec4 v0x7ff585449a10_0;
    %cmp/u;
    %flag_mov 8, 5;
    %jmp/0 T_2.7, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_2.8, 8;
T_2.7 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_2.8, 8;
 ; End of false expr.
    %blend;
T_2.8;
    %store/vec4 v0x7ff585449bb0_0, 0, 32;
    %jmp T_2.6;
T_2.5 ;
    %load/vec4 v0x7ff585449960_0;
    %load/vec4 v0x7ff585449a10_0;
    %mul;
    %store/vec4 v0x7ff585449bb0_0, 0, 32;
    %jmp T_2.6;
T_2.6 ;
    %pop/vec4 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x7ff585449ce0;
T_3 ;
    %wait E_0x7ff585449ee0;
    %load/vec4 v0x7ff58544a070_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %load/vec4 v0x7ff58544a130_0;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 24, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %pushi/vec4 7, 7, 3;
    %store/vec4 v0x7ff585449fd0_0, 0, 3;
    %jmp T_3.12;
T_3.5 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x7ff585449fd0_0, 0, 3;
    %jmp T_3.12;
T_3.6 ;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x7ff585449fd0_0, 0, 3;
    %jmp T_3.12;
T_3.7 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x7ff585449fd0_0, 0, 3;
    %jmp T_3.12;
T_3.8 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x7ff585449fd0_0, 0, 3;
    %jmp T_3.12;
T_3.9 ;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x7ff585449fd0_0, 0, 3;
    %jmp T_3.12;
T_3.10 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x7ff585449fd0_0, 0, 3;
    %jmp T_3.12;
T_3.12 ;
    %pop/vec4 1;
    %jmp T_3.4;
T_3.0 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x7ff585449fd0_0, 0, 3;
    %jmp T_3.4;
T_3.1 ;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x7ff585449fd0_0, 0, 3;
    %jmp T_3.4;
T_3.2 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x7ff585449fd0_0, 0, 3;
    %jmp T_3.4;
T_3.4 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x7ff5854340c0;
T_4 ;
    %delay 25, 0;
    %load/vec4 v0x7ff58544f5f0_0;
    %inv;
    %store/vec4 v0x7ff58544f5f0_0, 0, 1;
    %jmp T_4;
    .thread T_4;
    .scope S_0x7ff5854340c0;
T_5 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7ff58544f7e0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7ff58544f870_0, 0, 32;
T_5.0 ;
    %load/vec4 v0x7ff58544f870_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_5.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x7ff58544f870_0;
    %store/vec4a v0x7ff58544c200, 4, 0;
    %load/vec4 v0x7ff58544f870_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7ff58544f870_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7ff58544f870_0, 0, 32;
T_5.2 ;
    %load/vec4 v0x7ff58544f870_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_5.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x7ff58544f870_0;
    %store/vec4a v0x7ff58544e160, 4, 0;
    %load/vec4 v0x7ff58544f870_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7ff58544f870_0, 0, 32;
    %jmp T_5.2;
T_5.3 ;
    %vpi_call 2 33 "$readmemb", "instruction.txt", v0x7ff58544c200 {0 0 0};
    %vpi_func 2 36 "$fopen" 32, "output.txt" {0 0 0};
    %pushi/vec4 1, 0, 32;
    %or;
    %store/vec4 v0x7ff58544f940_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff58544f5f0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff58544f680_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7ff58544f710_0, 0, 1;
    %delay 12, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ff58544f680_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7ff58544f710_0, 0, 1;
    %end;
    .thread T_5;
    .scope S_0x7ff5854340c0;
T_6 ;
    %wait E_0x7ff58544cf10;
    %load/vec4 v0x7ff58544f7e0_0;
    %cmpi/e 30, 0, 32;
    %jmp/0xz  T_6.0, 4;
    %vpi_call 2 51 "$stop" {0 0 0};
T_6.0 ;
    %vpi_call 2 54 "$fdisplay", v0x7ff58544f940_0, "PC = %d", v0x7ff58544d160_0 {0 0 0};
    %vpi_call 2 57 "$fdisplay", v0x7ff58544f940_0, "Registers" {0 0 0};
    %vpi_call 2 58 "$fdisplay", v0x7ff58544f940_0, "R0(r0) = %d, R8 (t0) = %d, R16(s0) = %d, R24(t8) = %d", &A<v0x7ff58544e160, 0>, &A<v0x7ff58544e160, 8>, &A<v0x7ff58544e160, 16>, &A<v0x7ff58544e160, 24> {0 0 0};
    %vpi_call 2 59 "$fdisplay", v0x7ff58544f940_0, "R1(at) = %d, R9 (t1) = %d, R17(s1) = %d, R25(t9) = %d", &A<v0x7ff58544e160, 1>, &A<v0x7ff58544e160, 9>, &A<v0x7ff58544e160, 17>, &A<v0x7ff58544e160, 25> {0 0 0};
    %vpi_call 2 60 "$fdisplay", v0x7ff58544f940_0, "R2(v0) = %d, R10(t2) = %d, R18(s2) = %d, R26(k0) = %d", &A<v0x7ff58544e160, 2>, &A<v0x7ff58544e160, 10>, &A<v0x7ff58544e160, 18>, &A<v0x7ff58544e160, 26> {0 0 0};
    %vpi_call 2 61 "$fdisplay", v0x7ff58544f940_0, "R3(v1) = %d, R11(t3) = %d, R19(s3) = %d, R27(k1) = %d", &A<v0x7ff58544e160, 3>, &A<v0x7ff58544e160, 11>, &A<v0x7ff58544e160, 19>, &A<v0x7ff58544e160, 27> {0 0 0};
    %vpi_call 2 62 "$fdisplay", v0x7ff58544f940_0, "R4(a0) = %d, R12(t4) = %d, R20(s4) = %d, R28(gp) = %d", &A<v0x7ff58544e160, 4>, &A<v0x7ff58544e160, 12>, &A<v0x7ff58544e160, 20>, &A<v0x7ff58544e160, 28> {0 0 0};
    %vpi_call 2 63 "$fdisplay", v0x7ff58544f940_0, "R5(a1) = %d, R13(t5) = %d, R21(s5) = %d, R29(sp) = %d", &A<v0x7ff58544e160, 5>, &A<v0x7ff58544e160, 13>, &A<v0x7ff58544e160, 21>, &A<v0x7ff58544e160, 29> {0 0 0};
    %vpi_call 2 64 "$fdisplay", v0x7ff58544f940_0, "R6(a2) = %d, R14(t6) = %d, R22(s6) = %d, R30(s8) = %d", &A<v0x7ff58544e160, 6>, &A<v0x7ff58544e160, 14>, &A<v0x7ff58544e160, 22>, &A<v0x7ff58544e160, 30> {0 0 0};
    %vpi_call 2 65 "$fdisplay", v0x7ff58544f940_0, "R7(a3) = %d, R15(t7) = %d, R23(s7) = %d, R31(ra) = %d", &A<v0x7ff58544e160, 7>, &A<v0x7ff58544e160, 15>, &A<v0x7ff58544e160, 23>, &A<v0x7ff58544e160, 31> {0 0 0};
    %vpi_call 2 66 "$fdisplay", v0x7ff58544f940_0, "ALU_Op = %d%d, ALU_Ctrl = %d%d%d", &PV<v0x7ff58544e810_0, 1, 1>, &PV<v0x7ff58544e810_0, 0, 1>, &PV<v0x7ff58544e730_0, 2, 1>, &PV<v0x7ff58544e730_0, 1, 1>, &PV<v0x7ff58544e730_0, 0, 1> {0 0 0};
    %vpi_call 2 68 "$fdisplay", v0x7ff58544f940_0, "\012" {0 0 0};
    %load/vec4 v0x7ff58544f7e0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7ff58544f7e0_0, 0, 32;
    %jmp T_6;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 14;
    "N/A";
    "<interactive>";
    "testbench.v";
    "CPU.v";
    "ALU.v";
    "ALU_Control.v";
    "Adder.v";
    "Control.v";
    "Instruction_Memory.v";
    "MUX32.v";
    "MUX5.v";
    "PC.v";
    "Registers.v";
    "Sign_Extend.v";
