C:/Users/Antonio/Desktop/Developer/verilog/SimpleTestbench/hdl/downStream.sv {1 {vlog -work work -sv -stats=none C:/Users/Antonio/Desktop/Developer/verilog/SimpleTestbench/hdl/downStream.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module downStream

Top level modules:
	downStream

} {} {}} C:/Users/Antonio/Desktop/Developer/verilog/SimpleTestbench/simulation/TBsimple.sv {2 {vlog -work work -sv -stats=none C:/Users/Antonio/Desktop/Developer/verilog/SimpleTestbench/simulation/TBsimple.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module TBsimple
** Warning: C:/Users/Antonio/Desktop/Developer/verilog/SimpleTestbench/simulation/TBsimple.sv(40): (vlog-2244) Variable 't' is implicitly static. You must either explicitly declare it as static or automatic
or remove the initialization in the declaration of variable.
** Warning: C:/Users/Antonio/Desktop/Developer/verilog/SimpleTestbench/simulation/TBsimple.sv(23): (vlog-2186) SystemVerilog testbench feature
(randomization, coverage or assertion) detected in the design.
These features are only supported in Questasim.

Top level modules:
	TBsimple

} {} {}} C:/Users/Antonio/Desktop/Developer/verilog/SimpleTestbench/hdl/sumItUp.sv {1 {vlog -work work -sv -stats=none C:/Users/Antonio/Desktop/Developer/verilog/SimpleTestbench/hdl/sumItUp.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module sumItUp

Top level modules:
	sumItUp

} {} {}} C:/Users/Antonio/Desktop/Developer/verilog/SimpleTestbench/hdl/top.sv {1 {vlog -work work -sv -stats=none C:/Users/Antonio/Desktop/Developer/verilog/SimpleTestbench/hdl/top.sv
Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
-- Compiling module top

Top level modules:
	top

} {} {}}
