Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Thu Aug 26 00:33:12 2021
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit AlmaLinux release 8.3 (Purple Manul)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/fir_SHI/UniformILPNew/fir_SHI_UniformILPNew_33_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.989ns  (required time - arrival time)
  Source:                 Delay1No8_instance/Y_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Sum10_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        2.902ns  (logic 0.931ns (32.081%)  route 1.971ns (67.919%))
  Logic Levels:           9  (CARRY8=2 LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.636ns = ( 6.636 - 4.000 ) 
    Source Clock Delay      (SCD):    3.188ns
    Clock Pessimism Removal (CPR):    0.454ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.251ns (routing 1.366ns, distribution 0.885ns)
  Clock Net Delay (Destination): 1.989ns (routing 1.239ns, distribution 0.750ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.586     0.586 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.586    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.586 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.909    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.937 r  clk_IBUF_BUFG_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=4724, routed)        2.251     3.188    Delay1No8_instance/clk_IBUF_BUFG
    SLR Crossing[1->0]   
    SLICE_X134Y235       FDCE                                         r  Delay1No8_instance/Y_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X134Y235       FDCE (Prop_DFF_SLICEL_C_Q)
                                                      0.079     3.267 r  Delay1No8_instance/Y_reg[25]/Q
                         net (fo=6, routed)           0.444     3.711    Delay1No8_instance/Q[25]
    SLICE_X136Y222       LUT4 (Prop_E6LUT_SLICEL_I2_O)
                                                      0.099     3.810 r  Delay1No8_instance/geqOp_carry__0_i_12__0/O
                         net (fo=1, routed)           0.007     3.817    Sum10_1_impl_instance/FPAddSubOp_instance/Y_reg[30]_0[4]
    SLICE_X136Y222       CARRY8 (Prop_CARRY8_SLICEL_S[4]_CO[7])
                                                      0.153     3.970 r  Sum10_1_impl_instance/FPAddSubOp_instance/geqOp_carry__0/CO[7]
                         net (fo=1, routed)           0.026     3.996    Sum10_1_impl_instance/FPAddSubOp_instance/geqOp_carry__0_n_0
    SLICE_X136Y223       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.052     4.048 r  Sum10_1_impl_instance/FPAddSubOp_instance/geqOp_carry__1/CO[0]
                         net (fo=73, routed)          0.258     4.306    Delay1No8_instance/CO[0]
    SLICE_X136Y227       LUT5 (Prop_D5LUT_SLICEL_I4_O)
                                                      0.110     4.416 r  Delay1No8_instance/shiftedFracY_d1[32]_i_16__0/O
                         net (fo=2, routed)           0.242     4.658    Delay1No8_instance/Sum10_1_impl_instance/FPAddSubOp_instance/expDiff__26[3]
    SLICE_X136Y227       LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.035     4.693 r  Delay1No8_instance/shiftedFracY_d1[49]_i_8__0/O
                         net (fo=1, routed)           0.097     4.790    Delay1No8_instance/shiftedFracY_d1[49]_i_8__0_n_0
    SLICE_X136Y227       LUT6 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.124     4.914 r  Delay1No8_instance/shiftedFracY_d1[49]_i_3__0/O
                         net (fo=3, routed)           0.092     5.006    Delay1No8_instance/Sum10_1_impl_instance/FPAddSubOp_instance/shiftedOut
    SLICE_X136Y226       LUT6 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.099     5.105 r  Delay1No8_instance/shiftedFracY_d1[33]_i_3__0/O
                         net (fo=48, routed)          0.456     5.561    Delay1No9_instance/shiftVal__5[1]
    SLICE_X142Y220       LUT6 (Prop_G6LUT_SLICEM_I2_O)
                                                      0.090     5.651 r  Delay1No9_instance/shiftedFracY_d1[31]_i_3__0/O
                         net (fo=2, routed)           0.291     5.942    Delay1No9_instance/level4__0[11]
    SLICE_X137Y221       LUT4 (Prop_H6LUT_SLICEM_I3_O)
                                                      0.090     6.032 r  Delay1No9_instance/shiftedFracY_d1[31]_i_1__0/O
                         net (fo=1, routed)           0.058     6.090    Sum10_1_impl_instance/FPAddSubOp_instance/D[20]
    SLICE_X137Y221       FDRE                                         r  Sum10_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AR14                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.336     4.336 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.336    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.336 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.623    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.647 r  clk_IBUF_BUFG_inst/O
    X4Y3 (CLOCK_ROOT)    net (fo=4724, routed)        1.989     6.636    Sum10_1_impl_instance/FPAddSubOp_instance/clk_IBUF_BUFG
    SLR Crossing[1->0]   
    SLICE_X137Y221       FDRE                                         r  Sum10_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[31]/C
                         clock pessimism              0.454     7.089    
                         clock uncertainty           -0.035     7.054    
    SLICE_X137Y221       FDRE (Setup_HFF_SLICEM_C_D)
                                                      0.025     7.079    Sum10_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[31]
  -------------------------------------------------------------------
                         required time                          7.079    
                         arrival time                          -6.090    
  -------------------------------------------------------------------
                         slack                                  0.989    




