* ******************************************************************************

* iCEcube Report

* Version:            2014.12.27052

* Build Date:         Dec  8 2014 15:01:30

* File Generated:     Jun 24 2015 00:15:33

* Purpose:            General info of design implementation

* Copyright (C) 2006-2010 by Lattice Semiconductor Corp. All rights reserved.

* ******************************************************************************

Synthesis/Placement Summary:
----------------------------
    Status:  Successful
    Runtime: 4 seconds

Device Info:
------------
    Device Family: iCE40
    Device:        iCE40HX1K
    Package:       TQ144

Design statistics:
------------------
    FFs:                  36
    LUTs:                 500
    RAMs:                 0
    IOBs:                 8
    GBs:                  2
    PLLs:                 1
    Warm Boots:           0

Logic Resource Utilization:
---------------------------
    Total Logic Cells: 532/1280
        Combinational Logic Cells: 496      out of   1280      38.75%
        Sequential Logic Cells:    36       out of   1280      2.8125%
        Logic Tiles:               92       out of   160       57.5%
    Registers: 
        Logic Registers:           36       out of   1280      2.8125%
        IO Registers:              0        out of   560       0
    Block RAMs:                    0        out of   16        0%
    Warm Boots:                    0        out of   1         0%
    Pins:
        Input Pins:                1        out of   96        1.04167%
        Output Pins:               7        out of   96        7.29167%
        InOut Pins:                0        out of   96        0%
    Global Buffers:                2        out of   8         25%
    PLLs:                          1        out of   1         100%

IO Bank Utilization:
--------------------
    Bank 3: 1        out of   24        4.16667%
    Bank 1: 0        out of   25        0%
    Bank 0: 4        out of   23        17.3913%
    Bank 2: 3        out of   24        12.5%

Detailed I/O Info:
------------------
    Input Pins: 
    Pin Number  Direction  IO Standard  Pull Up  IO Bank  IO Function                   Signal Name 
    ----------  ---------  -----------  -------  -------  -----------                   ----------- 
    21          Input      SB_LVCMOS    No       3        Simple Input                  Clock12MHz  

    Output Pins: 
    Pin Number  Direction  IO Standard  Pull Up  IO Bank  IO Function                   Signal Name 
    ----------  ---------  -----------  -------  -------  -----------                   ----------- 
    60          Output     SB_LVCMOS    No       2        Simple Output                 VSync       
    61          Output     SB_LVCMOS    No       2        Simple Output                 HSync       
    62          Output     SB_LVCMOS    No       2        Simple Output                 Pixel       
    112         Output     SB_LVCMOS    No       0        Simple Output                 nCS1        
    113         Output     SB_LVCMOS    No       0        Simple Output                 nCS2        
    114         Output     SB_LVCMOS    No       0        Output Tristatable by Enable  SCLK1       
    115         Output     SB_LVCMOS    No       0        Output Tristatable by Enable  SCLK2       

Detailed Global Buffer Info:
----------------------------
    Buffer Number  IO Bank  Driven By  Fanout  Signal Name     
    -------------  -------  ---------  ------  -----------     
    1              3        IO         9       Clock12MHz_c_g  
    3              3                   28      PixelClock_g    
