Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.2 (win64) Build 1577090 Thu Jun  2 16:32:40 MDT 2016
| Date         : Fri Nov 03 20:07:39 2017
| Host         : acer running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file AUDIO_FX_TOP_timing_summary_routed.rpt -rpx AUDIO_FX_TOP_timing_summary_routed.rpx
| Design       : AUDIO_FX_TOP
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: cc2/mtc/OUTPUT_CLOCK_reg/C (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: cc20k/mtc/OUTPUT_CLOCK_reg/C (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: ts/cc3b20k/mtc/OUTPUT_CLOCK_reg/C (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: ts/cc3b30k/mtc/OUTPUT_CLOCK_reg/C (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: ts/cc3b50k/mtc/OUTPUT_CLOCK_reg/C (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: ts/mpo/ccview/mtc/OUTPUT_CLOCK_reg/C (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: ts/mpt/ah2/cc2b100h/mtc/OUTPUT_CLOCK_reg/C (HIGH)

 There are 68 register/latch pins with no clock driven by root clock pin: ts/mpt/ah2/cc2b20kh/mtc/OUTPUT_CLOCK_reg/C (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: ts/mpt/al2/cc2b100l/mtc/OUTPUT_CLOCK_reg/C (HIGH)

 There are 67 register/latch pins with no clock driven by root clock pin: ts/mpt/al2/cc2b20kl/mtc/OUTPUT_CLOCK_reg/C (HIGH)

 There are 6 register/latch pins with no clock driven by root clock pin: ts/mpt/ao2/cc2b300off/mtc/OUTPUT_CLOCK_reg/C (HIGH)

 There are 12 register/latch pins with no clock driven by root clock pin: u1/sclk_reg/C (HIGH)

 There are 22 register/latch pins with no clock driven by root clock pin: u2/clk_counter_reg[0]/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 470 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 32 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.408        0.000                      0                  851        0.103        0.000                      0                  851        4.500        0.000                       0                   458  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         2.408        0.000                      0                  851        0.103        0.000                      0                  851        4.500        0.000                       0                   458  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.408ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.103ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.408ns  (required time - arrival time)
  Source:                 ts/taskthreeb/bincounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ts/speaker_inter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.607ns  (logic 1.873ns (24.621%)  route 5.734ns (75.379%))
  Logic Levels:           7  (LUT4=1 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns = ( 14.772 - 10.000 ) 
    Source Clock Delay      (SCD):    5.056ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=457, routed)         1.535     5.056    ts/taskthreeb/CLK_IBUF_BUFG
    SLICE_X44Y74         FDRE                                         r  ts/taskthreeb/bincounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y74         FDRE (Prop_fdre_C_Q)         0.456     5.512 r  ts/taskthreeb/bincounter_reg[0]/Q
                         net (fo=1119, routed)        3.253     8.765    ts/taskthreeb/dmg/U0/a[0]
    SLICE_X60Y88         LUT6 (Prop_lut6_I0_O)        0.124     8.889 r  ts/taskthreeb/dmg/U0/g71_b11/O
                         net (fo=1, routed)           0.000     8.889    ts/taskthreeb/dmg/U0/g71_b11_n_0
    SLICE_X60Y88         MUXF7 (Prop_muxf7_I1_O)      0.214     9.103 r  ts/taskthreeb/dmg/U0/spo[11]_INST_0_i_24/O
                         net (fo=1, routed)           0.611     9.713    ts/taskthreeb/dmg/U0/spo[11]_INST_0_i_24_n_0
    SLICE_X60Y89         LUT6 (Prop_lut6_I0_O)        0.297    10.010 r  ts/taskthreeb/dmg/U0/spo[11]_INST_0_i_10/O
                         net (fo=1, routed)           0.000    10.010    ts/taskthreeb/dmg/U0/spo[11]_INST_0_i_10_n_0
    SLICE_X60Y89         MUXF7 (Prop_muxf7_I0_O)      0.241    10.251 r  ts/taskthreeb/dmg/U0/spo[11]_INST_0_i_4/O
                         net (fo=1, routed)           0.000    10.251    ts/taskthreeb/dmg/U0/spo[11]_INST_0_i_4_n_0
    SLICE_X60Y89         MUXF8 (Prop_muxf8_I0_O)      0.098    10.349 r  ts/taskthreeb/dmg/U0/spo[11]_INST_0_i_1/O
                         net (fo=1, routed)           0.762    11.111    ts/taskthreeb/dmg/U0/spo[11]_INST_0_i_1_n_0
    SLICE_X56Y87         LUT6 (Prop_lut6_I0_O)        0.319    11.430 r  ts/taskthreeb/dmg/U0/spo[11]_INST_0/O
                         net (fo=1, routed)           1.109    12.539    ts/taskthreeb/mpthreeOut[11]
    SLICE_X56Y71         LUT4 (Prop_lut4_I0_O)        0.124    12.663 r  ts/taskthreeb/speaker_inter[11]_i_2/O
                         net (fo=1, routed)           0.000    12.663    ts/taskthreeb_n_0
    SLICE_X56Y71         FDRE                                         r  ts/speaker_inter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=457, routed)         1.431    14.772    ts/CLK_IBUF_BUFG
    SLICE_X56Y71         FDRE                                         r  ts/speaker_inter_reg[11]/C
                         clock pessimism              0.258    15.030    
                         clock uncertainty           -0.035    14.995    
    SLICE_X56Y71         FDRE (Setup_fdre_C_D)        0.077    15.072    ts/speaker_inter_reg[11]
  -------------------------------------------------------------------
                         required time                         15.072    
                         arrival time                         -12.663    
  -------------------------------------------------------------------
                         slack                                  2.408    

Slack (MET) :             2.435ns  (required time - arrival time)
  Source:                 ts/taskthreeb/bincounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ts/speaker_inter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.584ns  (logic 1.862ns (24.551%)  route 5.722ns (75.449%))
  Logic Levels:           7  (LUT4=1 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns = ( 14.772 - 10.000 ) 
    Source Clock Delay      (SCD):    5.056ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=457, routed)         1.535     5.056    ts/taskthreeb/CLK_IBUF_BUFG
    SLICE_X44Y74         FDRE                                         r  ts/taskthreeb/bincounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y74         FDRE (Prop_fdre_C_Q)         0.456     5.512 r  ts/taskthreeb/bincounter_reg[0]/Q
                         net (fo=1119, routed)        3.480     8.992    ts/taskthreeb/dmg/U0/a[0]
    SLICE_X61Y77         LUT6 (Prop_lut6_I0_O)        0.124     9.116 r  ts/taskthreeb/dmg/U0/g48_b7/O
                         net (fo=1, routed)           0.000     9.116    ts/taskthreeb/dmg/U0/g48_b7_n_0
    SLICE_X61Y77         MUXF7 (Prop_muxf7_I0_O)      0.238     9.354 r  ts/taskthreeb/dmg/U0/spo[7]_INST_0_i_52/O
                         net (fo=1, routed)           0.743    10.097    ts/taskthreeb/dmg/U0/spo[7]_INST_0_i_52_n_0
    SLICE_X61Y78         LUT6 (Prop_lut6_I5_O)        0.298    10.395 r  ts/taskthreeb/dmg/U0/spo[7]_INST_0_i_31/O
                         net (fo=1, routed)           0.000    10.395    ts/taskthreeb/dmg/U0/spo[7]_INST_0_i_31_n_0
    SLICE_X61Y78         MUXF7 (Prop_muxf7_I0_O)      0.212    10.607 r  ts/taskthreeb/dmg/U0/spo[7]_INST_0_i_11/O
                         net (fo=1, routed)           0.000    10.607    ts/taskthreeb/dmg/U0/spo[7]_INST_0_i_11_n_0
    SLICE_X61Y78         MUXF8 (Prop_muxf8_I1_O)      0.094    10.701 r  ts/taskthreeb/dmg/U0/spo[7]_INST_0_i_3/O
                         net (fo=1, routed)           0.963    11.664    ts/taskthreeb/dmg/U0/spo[7]_INST_0_i_3_n_0
    SLICE_X56Y76         LUT6 (Prop_lut6_I3_O)        0.316    11.980 r  ts/taskthreeb/dmg/U0/spo[7]_INST_0/O
                         net (fo=1, routed)           0.536    12.516    ts/taskthreeb/mpthreeOut[7]
    SLICE_X56Y71         LUT4 (Prop_lut4_I0_O)        0.124    12.640 r  ts/taskthreeb/speaker_inter[7]_i_1/O
                         net (fo=1, routed)           0.000    12.640    ts/taskthreeb_n_4
    SLICE_X56Y71         FDRE                                         r  ts/speaker_inter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=457, routed)         1.431    14.772    ts/CLK_IBUF_BUFG
    SLICE_X56Y71         FDRE                                         r  ts/speaker_inter_reg[7]/C
                         clock pessimism              0.258    15.030    
                         clock uncertainty           -0.035    14.995    
    SLICE_X56Y71         FDRE (Setup_fdre_C_D)        0.081    15.076    ts/speaker_inter_reg[7]
  -------------------------------------------------------------------
                         required time                         15.076    
                         arrival time                         -12.640    
  -------------------------------------------------------------------
                         slack                                  2.435    

Slack (MET) :             2.598ns  (required time - arrival time)
  Source:                 ts/taskthreeb/bincounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ts/speaker_inter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.420ns  (logic 1.463ns (19.717%)  route 5.957ns (80.283%))
  Logic Levels:           6  (LUT4=1 LUT6=4 MUXF7=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns = ( 14.772 - 10.000 ) 
    Source Clock Delay      (SCD):    5.056ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=457, routed)         1.535     5.056    ts/taskthreeb/CLK_IBUF_BUFG
    SLICE_X44Y74         FDRE                                         r  ts/taskthreeb/bincounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y74         FDRE (Prop_fdre_C_Q)         0.456     5.512 r  ts/taskthreeb/bincounter_reg[0]/Q
                         net (fo=1119, routed)        2.407     7.919    ts/taskthreeb/dmg/U0/a[0]
    SLICE_X55Y90         LUT6 (Prop_lut6_I0_O)        0.124     8.043 r  ts/taskthreeb/dmg/U0/g82_b9/O
                         net (fo=1, routed)           0.667     8.710    ts/taskthreeb/dmg/U0/g82_b9_n_0
    SLICE_X55Y90         LUT6 (Prop_lut6_I1_O)        0.124     8.834 r  ts/taskthreeb/dmg/U0/spo[9]_INST_0_i_12/O
                         net (fo=1, routed)           0.000     8.834    ts/taskthreeb/dmg/U0/spo[9]_INST_0_i_12_n_0
    SLICE_X55Y90         MUXF7 (Prop_muxf7_I0_O)      0.212     9.046 r  ts/taskthreeb/dmg/U0/spo[9]_INST_0_i_5/O
                         net (fo=1, routed)           0.969    10.015    ts/taskthreeb/dmg/U0/spo[9]_INST_0_i_5_n_0
    SLICE_X57Y90         LUT6 (Prop_lut6_I1_O)        0.299    10.314 r  ts/taskthreeb/dmg/U0/spo[9]_INST_0_i_1/O
                         net (fo=1, routed)           0.876    11.190    ts/taskthreeb/dmg/U0/spo[9]_INST_0_i_1_n_0
    SLICE_X59Y81         LUT6 (Prop_lut6_I0_O)        0.124    11.314 r  ts/taskthreeb/dmg/U0/spo[9]_INST_0/O
                         net (fo=1, routed)           1.038    12.352    ts/taskthreeb/mpthreeOut[9]
    SLICE_X56Y71         LUT4 (Prop_lut4_I0_O)        0.124    12.476 r  ts/taskthreeb/speaker_inter[9]_i_1/O
                         net (fo=1, routed)           0.000    12.476    ts/taskthreeb_n_2
    SLICE_X56Y71         FDRE                                         r  ts/speaker_inter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=457, routed)         1.431    14.772    ts/CLK_IBUF_BUFG
    SLICE_X56Y71         FDRE                                         r  ts/speaker_inter_reg[9]/C
                         clock pessimism              0.258    15.030    
                         clock uncertainty           -0.035    14.995    
    SLICE_X56Y71         FDRE (Setup_fdre_C_D)        0.079    15.074    ts/speaker_inter_reg[9]
  -------------------------------------------------------------------
                         required time                         15.074    
                         arrival time                         -12.476    
  -------------------------------------------------------------------
                         slack                                  2.598    

Slack (MET) :             2.607ns  (required time - arrival time)
  Source:                 ts/taskthreeb/bincounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ts/speaker_inter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.412ns  (logic 2.171ns (29.292%)  route 5.241ns (70.708%))
  Logic Levels:           7  (LUT4=1 LUT6=3 MUXF7=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.056ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=457, routed)         1.535     5.056    ts/taskthreeb/CLK_IBUF_BUFG
    SLICE_X44Y74         FDRE                                         r  ts/taskthreeb/bincounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y74         FDRE (Prop_fdre_C_Q)         0.456     5.512 r  ts/taskthreeb/bincounter_reg[1]/Q
                         net (fo=1135, routed)        2.381     7.893    ts/taskthreeb/dmg/U0/a[1]
    SLICE_X31Y82         LUT6 (Prop_lut6_I1_O)        0.124     8.017 r  ts/taskthreeb/dmg/U0/g35_b2/O
                         net (fo=1, routed)           0.000     8.017    ts/taskthreeb/dmg/U0/g35_b2_n_0
    SLICE_X31Y82         MUXF7 (Prop_muxf7_I1_O)      0.217     8.234 r  ts/taskthreeb/dmg/U0/spo[2]_INST_0_i_37/O
                         net (fo=1, routed)           0.576     8.809    ts/taskthreeb/dmg/U0/spo[2]_INST_0_i_37_n_0
    SLICE_X31Y81         LUT6 (Prop_lut6_I3_O)        0.299     9.108 r  ts/taskthreeb/dmg/U0/spo[2]_INST_0_i_13/O
                         net (fo=1, routed)           0.000     9.108    ts/taskthreeb/dmg/U0/spo[2]_INST_0_i_13_n_0
    SLICE_X31Y81         MUXF7 (Prop_muxf7_I0_O)      0.238     9.346 r  ts/taskthreeb/dmg/U0/spo[2]_INST_0_i_4/O
                         net (fo=1, routed)           1.157    10.503    ts/taskthreeb/dmg/U0/spo[2]_INST_0_i_4_n_0
    SLICE_X38Y81         LUT6 (Prop_lut6_I1_O)        0.298    10.801 r  ts/taskthreeb/dmg/U0/spo[2]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    10.801    ts/taskthreeb/dmg/U0/spo[2]_INST_0_i_1_n_0
    SLICE_X38Y81         MUXF7 (Prop_muxf7_I0_O)      0.241    11.042 r  ts/taskthreeb/dmg/U0/spo[2]_INST_0/O
                         net (fo=1, routed)           1.127    12.169    ts/taskthreeb/mpthreeOut[2]
    SLICE_X52Y71         LUT4 (Prop_lut4_I0_O)        0.298    12.467 r  ts/taskthreeb/speaker_inter[2]_i_1/O
                         net (fo=1, routed)           0.000    12.467    ts/taskthreeb_n_9
    SLICE_X52Y71         FDRE                                         r  ts/speaker_inter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=457, routed)         1.430    14.771    ts/CLK_IBUF_BUFG
    SLICE_X52Y71         FDRE                                         r  ts/speaker_inter_reg[2]/C
                         clock pessimism              0.258    15.029    
                         clock uncertainty           -0.035    14.994    
    SLICE_X52Y71         FDRE (Setup_fdre_C_D)        0.081    15.075    ts/speaker_inter_reg[2]
  -------------------------------------------------------------------
                         required time                         15.075    
                         arrival time                         -12.467    
  -------------------------------------------------------------------
                         slack                                  2.607    

Slack (MET) :             2.665ns  (required time - arrival time)
  Source:                 ts/taskthreeb/bincounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ts/speaker_inter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.350ns  (logic 1.885ns (25.647%)  route 5.465ns (74.353%))
  Logic Levels:           7  (LUT4=1 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.056ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=457, routed)         1.535     5.056    ts/taskthreeb/CLK_IBUF_BUFG
    SLICE_X44Y74         FDRE                                         r  ts/taskthreeb/bincounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y74         FDRE (Prop_fdre_C_Q)         0.456     5.512 r  ts/taskthreeb/bincounter_reg[0]/Q
                         net (fo=1119, routed)        2.716     8.228    ts/taskthreeb/dmg/U0/a[0]
    SLICE_X37Y91         LUT6 (Prop_lut6_I0_O)        0.124     8.352 r  ts/taskthreeb/dmg/U0/g13_b1/O
                         net (fo=1, routed)           0.000     8.352    ts/taskthreeb/dmg/U0/g13_b1_n_0
    SLICE_X37Y91         MUXF7 (Prop_muxf7_I1_O)      0.217     8.569 r  ts/taskthreeb/dmg/U0/spo[1]_INST_0_i_77/O
                         net (fo=1, routed)           0.711     9.281    ts/taskthreeb/dmg/U0/spo[1]_INST_0_i_77_n_0
    SLICE_X37Y92         LUT6 (Prop_lut6_I1_O)        0.299     9.580 r  ts/taskthreeb/dmg/U0/spo[1]_INST_0_i_38/O
                         net (fo=1, routed)           0.000     9.580    ts/taskthreeb/dmg/U0/spo[1]_INST_0_i_38_n_0
    SLICE_X37Y92         MUXF7 (Prop_muxf7_I1_O)      0.245     9.825 r  ts/taskthreeb/dmg/U0/spo[1]_INST_0_i_13/O
                         net (fo=1, routed)           0.000     9.825    ts/taskthreeb/dmg/U0/spo[1]_INST_0_i_13_n_0
    SLICE_X37Y92         MUXF8 (Prop_muxf8_I0_O)      0.104     9.929 r  ts/taskthreeb/dmg/U0/spo[1]_INST_0_i_4/O
                         net (fo=1, routed)           0.857    10.786    ts/taskthreeb/dmg/U0/spo[1]_INST_0_i_4_n_0
    SLICE_X40Y86         LUT6 (Prop_lut6_I5_O)        0.316    11.102 r  ts/taskthreeb/dmg/U0/spo[1]_INST_0/O
                         net (fo=1, routed)           1.180    12.282    ts/taskthreeb/mpthreeOut[1]
    SLICE_X52Y71         LUT4 (Prop_lut4_I0_O)        0.124    12.406 r  ts/taskthreeb/speaker_inter[1]_i_1/O
                         net (fo=1, routed)           0.000    12.406    ts/taskthreeb_n_10
    SLICE_X52Y71         FDRE                                         r  ts/speaker_inter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=457, routed)         1.430    14.771    ts/CLK_IBUF_BUFG
    SLICE_X52Y71         FDRE                                         r  ts/speaker_inter_reg[1]/C
                         clock pessimism              0.258    15.029    
                         clock uncertainty           -0.035    14.994    
    SLICE_X52Y71         FDRE (Setup_fdre_C_D)        0.077    15.071    ts/speaker_inter_reg[1]
  -------------------------------------------------------------------
                         required time                         15.071    
                         arrival time                         -12.406    
  -------------------------------------------------------------------
                         slack                                  2.665    

Slack (MET) :             2.711ns  (required time - arrival time)
  Source:                 ts/taskthreeb/bincounter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ts/speaker_inter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.257ns  (logic 1.905ns (26.250%)  route 5.352ns (73.750%))
  Logic Levels:           7  (LUT4=1 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns = ( 14.772 - 10.000 ) 
    Source Clock Delay      (SCD):    5.056ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=457, routed)         1.535     5.056    ts/taskthreeb/CLK_IBUF_BUFG
    SLICE_X44Y74         FDRE                                         r  ts/taskthreeb/bincounter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y74         FDRE (Prop_fdre_C_Q)         0.456     5.512 r  ts/taskthreeb/bincounter_reg[0]/Q
                         net (fo=1119, routed)        2.689     8.201    ts/taskthreeb/dmg/U0/a[0]
    SLICE_X58Y75         LUT6 (Prop_lut6_I0_O)        0.124     8.325 r  ts/taskthreeb/dmg/U0/g37_b10/O
                         net (fo=1, routed)           0.000     8.325    ts/taskthreeb/dmg/U0/g37_b10_n_0
    SLICE_X58Y75         MUXF7 (Prop_muxf7_I1_O)      0.245     8.570 r  ts/taskthreeb/dmg/U0/spo[10]_INST_0_i_35/O
                         net (fo=1, routed)           1.034     9.604    ts/taskthreeb/dmg/U0/spo[10]_INST_0_i_35_n_0
    SLICE_X59Y74         LUT6 (Prop_lut6_I1_O)        0.298     9.902 r  ts/taskthreeb/dmg/U0/spo[10]_INST_0_i_14/O
                         net (fo=1, routed)           0.000     9.902    ts/taskthreeb/dmg/U0/spo[10]_INST_0_i_14_n_0
    SLICE_X59Y74         MUXF7 (Prop_muxf7_I0_O)      0.238    10.140 r  ts/taskthreeb/dmg/U0/spo[10]_INST_0_i_6/O
                         net (fo=1, routed)           0.000    10.140    ts/taskthreeb/dmg/U0/spo[10]_INST_0_i_6_n_0
    SLICE_X59Y74         MUXF8 (Prop_muxf8_I0_O)      0.104    10.244 r  ts/taskthreeb/dmg/U0/spo[10]_INST_0_i_2/O
                         net (fo=1, routed)           0.723    10.967    ts/taskthreeb/dmg/U0/spo[10]_INST_0_i_2_n_0
    SLICE_X59Y79         LUT6 (Prop_lut6_I2_O)        0.316    11.283 r  ts/taskthreeb/dmg/U0/spo[10]_INST_0/O
                         net (fo=1, routed)           0.906    12.189    ts/taskthreeb/mpthreeOut[10]
    SLICE_X57Y71         LUT4 (Prop_lut4_I0_O)        0.124    12.313 r  ts/taskthreeb/speaker_inter[10]_i_1/O
                         net (fo=1, routed)           0.000    12.313    ts/taskthreeb_n_1
    SLICE_X57Y71         FDRE                                         r  ts/speaker_inter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=457, routed)         1.431    14.772    ts/CLK_IBUF_BUFG
    SLICE_X57Y71         FDRE                                         r  ts/speaker_inter_reg[10]/C
                         clock pessimism              0.258    15.030    
                         clock uncertainty           -0.035    14.995    
    SLICE_X57Y71         FDRE (Setup_fdre_C_D)        0.029    15.024    ts/speaker_inter_reg[10]
  -------------------------------------------------------------------
                         required time                         15.024    
                         arrival time                         -12.313    
  -------------------------------------------------------------------
                         slack                                  2.711    

Slack (MET) :             2.720ns  (required time - arrival time)
  Source:                 ts/taskthreeb/bincounter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ts/speaker_inter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.297ns  (logic 1.912ns (26.202%)  route 5.385ns (73.798%))
  Logic Levels:           7  (LUT4=1 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.056ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=457, routed)         1.535     5.056    ts/taskthreeb/CLK_IBUF_BUFG
    SLICE_X45Y74         FDRE                                         r  ts/taskthreeb/bincounter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y74         FDRE (Prop_fdre_C_Q)         0.456     5.512 r  ts/taskthreeb/bincounter_reg[4]/Q
                         net (fo=1146, routed)        2.792     8.304    ts/taskthreeb/dmg/U0/a[4]
    SLICE_X43Y93         LUT6 (Prop_lut6_I4_O)        0.124     8.428 r  ts/taskthreeb/dmg/U0/g9_b4/O
                         net (fo=1, routed)           0.000     8.428    ts/taskthreeb/dmg/U0/g9_b4_n_0
    SLICE_X43Y93         MUXF7 (Prop_muxf7_I1_O)      0.245     8.673 r  ts/taskthreeb/dmg/U0/spo[4]_INST_0_i_67/O
                         net (fo=1, routed)           0.692     9.365    ts/taskthreeb/dmg/U0/spo[4]_INST_0_i_67_n_0
    SLICE_X43Y92         LUT6 (Prop_lut6_I5_O)        0.298     9.663 r  ts/taskthreeb/dmg/U0/spo[4]_INST_0_i_29/O
                         net (fo=1, routed)           0.000     9.663    ts/taskthreeb/dmg/U0/spo[4]_INST_0_i_29_n_0
    SLICE_X43Y92         MUXF7 (Prop_muxf7_I1_O)      0.245     9.908 r  ts/taskthreeb/dmg/U0/spo[4]_INST_0_i_12/O
                         net (fo=1, routed)           0.000     9.908    ts/taskthreeb/dmg/U0/spo[4]_INST_0_i_12_n_0
    SLICE_X43Y92         MUXF8 (Prop_muxf8_I0_O)      0.104    10.012 r  ts/taskthreeb/dmg/U0/spo[4]_INST_0_i_4/O
                         net (fo=1, routed)           0.728    10.740    ts/taskthreeb/dmg/U0/spo[4]_INST_0_i_4_n_0
    SLICE_X44Y87         LUT6 (Prop_lut6_I5_O)        0.316    11.056 r  ts/taskthreeb/dmg/U0/spo[4]_INST_0/O
                         net (fo=1, routed)           1.173    12.229    ts/taskthreeb/mpthreeOut[4]
    SLICE_X52Y71         LUT4 (Prop_lut4_I0_O)        0.124    12.353 r  ts/taskthreeb/speaker_inter[4]_i_1/O
                         net (fo=1, routed)           0.000    12.353    ts/taskthreeb_n_7
    SLICE_X52Y71         FDRE                                         r  ts/speaker_inter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=457, routed)         1.430    14.771    ts/CLK_IBUF_BUFG
    SLICE_X52Y71         FDRE                                         r  ts/speaker_inter_reg[4]/C
                         clock pessimism              0.258    15.029    
                         clock uncertainty           -0.035    14.994    
    SLICE_X52Y71         FDRE (Setup_fdre_C_D)        0.079    15.073    ts/speaker_inter_reg[4]
  -------------------------------------------------------------------
                         required time                         15.073    
                         arrival time                         -12.353    
  -------------------------------------------------------------------
                         slack                                  2.720    

Slack (MET) :             2.720ns  (required time - arrival time)
  Source:                 ts/taskthreeb/bincounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ts/speaker_inter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.296ns  (logic 2.197ns (30.110%)  route 5.099ns (69.890%))
  Logic Levels:           7  (LUT4=1 LUT6=3 MUXF7=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.056ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=457, routed)         1.535     5.056    ts/taskthreeb/CLK_IBUF_BUFG
    SLICE_X44Y74         FDRE                                         r  ts/taskthreeb/bincounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y74         FDRE (Prop_fdre_C_Q)         0.456     5.512 r  ts/taskthreeb/bincounter_reg[1]/Q
                         net (fo=1135, routed)        2.194     7.706    ts/taskthreeb/dmg/U0/a[1]
    SLICE_X34Y75         LUT6 (Prop_lut6_I1_O)        0.124     7.830 r  ts/taskthreeb/dmg/U0/g38_b3/O
                         net (fo=1, routed)           0.000     7.830    ts/taskthreeb/dmg/U0/g38_b3_n_0
    SLICE_X34Y75         MUXF7 (Prop_muxf7_I0_O)      0.241     8.071 r  ts/taskthreeb/dmg/U0/spo[3]_INST_0_i_33/O
                         net (fo=1, routed)           1.023     9.094    ts/taskthreeb/dmg/U0/spo[3]_INST_0_i_33_n_0
    SLICE_X34Y76         LUT6 (Prop_lut6_I0_O)        0.298     9.392 r  ts/taskthreeb/dmg/U0/spo[3]_INST_0_i_13/O
                         net (fo=1, routed)           0.000     9.392    ts/taskthreeb/dmg/U0/spo[3]_INST_0_i_13_n_0
    SLICE_X34Y76         MUXF7 (Prop_muxf7_I0_O)      0.241     9.633 r  ts/taskthreeb/dmg/U0/spo[3]_INST_0_i_4/O
                         net (fo=1, routed)           0.937    10.569    ts/taskthreeb/dmg/U0/spo[3]_INST_0_i_4_n_0
    SLICE_X38Y76         LUT6 (Prop_lut6_I1_O)        0.298    10.867 r  ts/taskthreeb/dmg/U0/spo[3]_INST_0_i_1/O
                         net (fo=1, routed)           0.000    10.867    ts/taskthreeb/dmg/U0/spo[3]_INST_0_i_1_n_0
    SLICE_X38Y76         MUXF7 (Prop_muxf7_I0_O)      0.241    11.108 r  ts/taskthreeb/dmg/U0/spo[3]_INST_0/O
                         net (fo=1, routed)           0.946    12.054    ts/taskthreeb/mpthreeOut[3]
    SLICE_X52Y71         LUT4 (Prop_lut4_I0_O)        0.298    12.352 r  ts/taskthreeb/speaker_inter[3]_i_1/O
                         net (fo=1, routed)           0.000    12.352    ts/taskthreeb_n_8
    SLICE_X52Y71         FDRE                                         r  ts/speaker_inter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=457, routed)         1.430    14.771    ts/CLK_IBUF_BUFG
    SLICE_X52Y71         FDRE                                         r  ts/speaker_inter_reg[3]/C
                         clock pessimism              0.258    15.029    
                         clock uncertainty           -0.035    14.994    
    SLICE_X52Y71         FDRE (Setup_fdre_C_D)        0.079    15.073    ts/speaker_inter_reg[3]
  -------------------------------------------------------------------
                         required time                         15.073    
                         arrival time                         -12.352    
  -------------------------------------------------------------------
                         slack                                  2.720    

Slack (MET) :             2.777ns  (required time - arrival time)
  Source:                 ts/taskthreeb/bincounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ts/speaker_inter_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.189ns  (logic 1.832ns (25.482%)  route 5.357ns (74.518%))
  Logic Levels:           7  (LUT4=1 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.056ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=457, routed)         1.535     5.056    ts/taskthreeb/CLK_IBUF_BUFG
    SLICE_X44Y74         FDRE                                         r  ts/taskthreeb/bincounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y74         FDRE (Prop_fdre_C_Q)         0.456     5.512 r  ts/taskthreeb/bincounter_reg[1]/Q
                         net (fo=1135, routed)        2.915     8.427    ts/taskthreeb/dmg/U0/a[1]
    SLICE_X46Y86         LUT6 (Prop_lut6_I1_O)        0.124     8.551 r  ts/taskthreeb/dmg/U0/g20_b0/O
                         net (fo=1, routed)           0.000     8.551    ts/taskthreeb/dmg/U0/g20_b0_n_0
    SLICE_X46Y86         MUXF7 (Prop_muxf7_I0_O)      0.209     8.760 r  ts/taskthreeb/dmg/U0/spo[0]_INST_0_i_81/O
                         net (fo=1, routed)           0.943     9.703    ts/taskthreeb/dmg/U0/spo[0]_INST_0_i_81_n_0
    SLICE_X47Y87         LUT6 (Prop_lut6_I1_O)        0.297    10.000 r  ts/taskthreeb/dmg/U0/spo[0]_INST_0_i_39/O
                         net (fo=1, routed)           0.000    10.000    ts/taskthreeb/dmg/U0/spo[0]_INST_0_i_39_n_0
    SLICE_X47Y87         MUXF7 (Prop_muxf7_I0_O)      0.212    10.212 r  ts/taskthreeb/dmg/U0/spo[0]_INST_0_i_14/O
                         net (fo=1, routed)           0.000    10.212    ts/taskthreeb/dmg/U0/spo[0]_INST_0_i_14_n_0
    SLICE_X47Y87         MUXF8 (Prop_muxf8_I1_O)      0.094    10.306 r  ts/taskthreeb/dmg/U0/spo[0]_INST_0_i_4/O
                         net (fo=1, routed)           0.656    10.962    ts/taskthreeb/dmg/U0/spo[0]_INST_0_i_4_n_0
    SLICE_X46Y82         LUT6 (Prop_lut6_I5_O)        0.316    11.278 r  ts/taskthreeb/dmg/U0/spo[0]_INST_0/O
                         net (fo=1, routed)           0.843    12.121    ts/taskthreeb/mpthreeOut[0]
    SLICE_X51Y71         LUT4 (Prop_lut4_I0_O)        0.124    12.245 r  ts/taskthreeb/speaker_inter[0]_i_1/O
                         net (fo=1, routed)           0.000    12.245    ts/taskthreeb_n_11
    SLICE_X51Y71         FDRE                                         r  ts/speaker_inter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=457, routed)         1.430    14.771    ts/CLK_IBUF_BUFG
    SLICE_X51Y71         FDRE                                         r  ts/speaker_inter_reg[0]/C
                         clock pessimism              0.258    15.029    
                         clock uncertainty           -0.035    14.994    
    SLICE_X51Y71         FDRE (Setup_fdre_C_D)        0.029    15.023    ts/speaker_inter_reg[0]
  -------------------------------------------------------------------
                         required time                         15.023    
                         arrival time                         -12.245    
  -------------------------------------------------------------------
                         slack                                  2.777    

Slack (MET) :             2.783ns  (required time - arrival time)
  Source:                 ts/taskthreeb/bincounter_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ts/speaker_inter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.185ns  (logic 1.837ns (25.567%)  route 5.348ns (74.433%))
  Logic Levels:           7  (LUT4=1 LUT6=3 MUXF7=2 MUXF8=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.056ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK_IBUF_BUFG_inst/O
                         net (fo=457, routed)         1.535     5.056    ts/taskthreeb/CLK_IBUF_BUFG
    SLICE_X44Y74         FDRE                                         r  ts/taskthreeb/bincounter_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y74         FDRE (Prop_fdre_C_Q)         0.456     5.512 r  ts/taskthreeb/bincounter_reg[1]/Q
                         net (fo=1135, routed)        2.780     8.292    ts/taskthreeb/dmg/U0/a[1]
    SLICE_X50Y90         LUT6 (Prop_lut6_I1_O)        0.124     8.416 r  ts/taskthreeb/dmg/U0/g55_b6/O
                         net (fo=1, routed)           0.000     8.416    ts/taskthreeb/dmg/U0/g55_b6_n_0
    SLICE_X50Y90         MUXF7 (Prop_muxf7_I1_O)      0.214     8.630 r  ts/taskthreeb/dmg/U0/spo[6]_INST_0_i_59/O
                         net (fo=1, routed)           0.809     9.439    ts/taskthreeb/dmg/U0/spo[6]_INST_0_i_59_n_0
    SLICE_X49Y90         LUT6 (Prop_lut6_I0_O)        0.297     9.736 r  ts/taskthreeb/dmg/U0/spo[6]_INST_0_i_23/O
                         net (fo=1, routed)           0.000     9.736    ts/taskthreeb/dmg/U0/spo[6]_INST_0_i_23_n_0
    SLICE_X49Y90         MUXF7 (Prop_muxf7_I0_O)      0.212     9.948 r  ts/taskthreeb/dmg/U0/spo[6]_INST_0_i_11/O
                         net (fo=1, routed)           0.000     9.948    ts/taskthreeb/dmg/U0/spo[6]_INST_0_i_11_n_0
    SLICE_X49Y90         MUXF8 (Prop_muxf8_I1_O)      0.094    10.042 r  ts/taskthreeb/dmg/U0/spo[6]_INST_0_i_3/O
                         net (fo=1, routed)           0.766    10.808    ts/taskthreeb/dmg/U0/spo[6]_INST_0_i_3_n_0
    SLICE_X51Y86         LUT6 (Prop_lut6_I3_O)        0.316    11.124 r  ts/taskthreeb/dmg/U0/spo[6]_INST_0/O
                         net (fo=1, routed)           0.993    12.117    ts/taskthreeb/mpthreeOut[6]
    SLICE_X51Y71         LUT4 (Prop_lut4_I0_O)        0.124    12.241 r  ts/taskthreeb/speaker_inter[6]_i_1/O
                         net (fo=1, routed)           0.000    12.241    ts/taskthreeb_n_5
    SLICE_X51Y71         FDRE                                         r  ts/speaker_inter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK_IBUF_BUFG_inst/O
                         net (fo=457, routed)         1.430    14.771    ts/CLK_IBUF_BUFG
    SLICE_X51Y71         FDRE                                         r  ts/speaker_inter_reg[6]/C
                         clock pessimism              0.258    15.029    
                         clock uncertainty           -0.035    14.994    
    SLICE_X51Y71         FDRE (Setup_fdre_C_D)        0.031    15.025    ts/speaker_inter_reg[6]
  -------------------------------------------------------------------
                         required time                         15.025    
                         arrival time                         -12.241    
  -------------------------------------------------------------------
                         slack                                  2.783    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 ts/mpt/ao2/cc2b300off/mtc/COUNT_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ts/mpt/ao2/cc2b300off/mtc/COUNT_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.476ns  (logic 0.355ns (74.570%)  route 0.121ns (25.430%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=457, routed)         0.595     1.478    ts/mpt/ao2/cc2b300off/mtc/CLK_IBUF_BUFG
    SLICE_X59Y49         FDRE                                         r  ts/mpt/ao2/cc2b300off/mtc/COUNT_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y49         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  ts/mpt/ao2/cc2b300off/mtc/COUNT_reg[3]/Q
                         net (fo=3, routed)           0.120     1.739    ts/mpt/ao2/cc2b300off/mtc/COUNT_reg[3]
    SLICE_X59Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.899 r  ts/mpt/ao2/cc2b300off/mtc/COUNT_reg[0]_i_1__9/CO[3]
                         net (fo=1, routed)           0.001     1.900    ts/mpt/ao2/cc2b300off/mtc/COUNT_reg[0]_i_1__9_n_0
    SLICE_X59Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.954 r  ts/mpt/ao2/cc2b300off/mtc/COUNT_reg[4]_i_1__9/O[0]
                         net (fo=1, routed)           0.000     1.954    ts/mpt/ao2/cc2b300off/mtc/COUNT_reg[4]_i_1__9_n_7
    SLICE_X59Y50         FDRE                                         r  ts/mpt/ao2/cc2b300off/mtc/COUNT_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=457, routed)         0.863     1.990    ts/mpt/ao2/cc2b300off/mtc/CLK_IBUF_BUFG
    SLICE_X59Y50         FDRE                                         r  ts/mpt/ao2/cc2b300off/mtc/COUNT_reg[4]/C
                         clock pessimism             -0.244     1.746    
    SLICE_X59Y50         FDRE (Hold_fdre_C_D)         0.105     1.851    ts/mpt/ao2/cc2b300off/mtc/COUNT_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.851    
                         arrival time                           1.954    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 ts/mpt/ao2/cc2b300off/mtc/COUNT_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ts/mpt/ao2/cc2b300off/mtc/COUNT_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.487ns  (logic 0.366ns (75.144%)  route 0.121ns (24.856%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=457, routed)         0.595     1.478    ts/mpt/ao2/cc2b300off/mtc/CLK_IBUF_BUFG
    SLICE_X59Y49         FDRE                                         r  ts/mpt/ao2/cc2b300off/mtc/COUNT_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y49         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  ts/mpt/ao2/cc2b300off/mtc/COUNT_reg[3]/Q
                         net (fo=3, routed)           0.120     1.739    ts/mpt/ao2/cc2b300off/mtc/COUNT_reg[3]
    SLICE_X59Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.899 r  ts/mpt/ao2/cc2b300off/mtc/COUNT_reg[0]_i_1__9/CO[3]
                         net (fo=1, routed)           0.001     1.900    ts/mpt/ao2/cc2b300off/mtc/COUNT_reg[0]_i_1__9_n_0
    SLICE_X59Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.965 r  ts/mpt/ao2/cc2b300off/mtc/COUNT_reg[4]_i_1__9/O[2]
                         net (fo=1, routed)           0.000     1.965    ts/mpt/ao2/cc2b300off/mtc/COUNT_reg[4]_i_1__9_n_5
    SLICE_X59Y50         FDRE                                         r  ts/mpt/ao2/cc2b300off/mtc/COUNT_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=457, routed)         0.863     1.990    ts/mpt/ao2/cc2b300off/mtc/CLK_IBUF_BUFG
    SLICE_X59Y50         FDRE                                         r  ts/mpt/ao2/cc2b300off/mtc/COUNT_reg[6]/C
                         clock pessimism             -0.244     1.746    
    SLICE_X59Y50         FDRE (Hold_fdre_C_D)         0.105     1.851    ts/mpt/ao2/cc2b300off/mtc/COUNT_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.851    
                         arrival time                           1.965    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 ts/mpt/ao2/cc2b300off/mtc/COUNT_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ts/mpt/ao2/cc2b300off/mtc/COUNT_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.391ns (76.358%)  route 0.121ns (23.642%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=457, routed)         0.595     1.478    ts/mpt/ao2/cc2b300off/mtc/CLK_IBUF_BUFG
    SLICE_X59Y49         FDRE                                         r  ts/mpt/ao2/cc2b300off/mtc/COUNT_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y49         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  ts/mpt/ao2/cc2b300off/mtc/COUNT_reg[3]/Q
                         net (fo=3, routed)           0.120     1.739    ts/mpt/ao2/cc2b300off/mtc/COUNT_reg[3]
    SLICE_X59Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.899 r  ts/mpt/ao2/cc2b300off/mtc/COUNT_reg[0]_i_1__9/CO[3]
                         net (fo=1, routed)           0.001     1.900    ts/mpt/ao2/cc2b300off/mtc/COUNT_reg[0]_i_1__9_n_0
    SLICE_X59Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.990 r  ts/mpt/ao2/cc2b300off/mtc/COUNT_reg[4]_i_1__9/O[1]
                         net (fo=1, routed)           0.000     1.990    ts/mpt/ao2/cc2b300off/mtc/COUNT_reg[4]_i_1__9_n_6
    SLICE_X59Y50         FDRE                                         r  ts/mpt/ao2/cc2b300off/mtc/COUNT_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=457, routed)         0.863     1.990    ts/mpt/ao2/cc2b300off/mtc/CLK_IBUF_BUFG
    SLICE_X59Y50         FDRE                                         r  ts/mpt/ao2/cc2b300off/mtc/COUNT_reg[5]/C
                         clock pessimism             -0.244     1.746    
    SLICE_X59Y50         FDRE (Hold_fdre_C_D)         0.105     1.851    ts/mpt/ao2/cc2b300off/mtc/COUNT_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.851    
                         arrival time                           1.990    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 ts/mpt/ao2/cc2b300off/mtc/COUNT_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ts/mpt/ao2/cc2b300off/mtc/COUNT_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.512ns  (logic 0.391ns (76.358%)  route 0.121ns (23.642%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=457, routed)         0.595     1.478    ts/mpt/ao2/cc2b300off/mtc/CLK_IBUF_BUFG
    SLICE_X59Y49         FDRE                                         r  ts/mpt/ao2/cc2b300off/mtc/COUNT_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y49         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  ts/mpt/ao2/cc2b300off/mtc/COUNT_reg[3]/Q
                         net (fo=3, routed)           0.120     1.739    ts/mpt/ao2/cc2b300off/mtc/COUNT_reg[3]
    SLICE_X59Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.899 r  ts/mpt/ao2/cc2b300off/mtc/COUNT_reg[0]_i_1__9/CO[3]
                         net (fo=1, routed)           0.001     1.900    ts/mpt/ao2/cc2b300off/mtc/COUNT_reg[0]_i_1__9_n_0
    SLICE_X59Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.990 r  ts/mpt/ao2/cc2b300off/mtc/COUNT_reg[4]_i_1__9/O[3]
                         net (fo=1, routed)           0.000     1.990    ts/mpt/ao2/cc2b300off/mtc/COUNT_reg[4]_i_1__9_n_4
    SLICE_X59Y50         FDRE                                         r  ts/mpt/ao2/cc2b300off/mtc/COUNT_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=457, routed)         0.863     1.990    ts/mpt/ao2/cc2b300off/mtc/CLK_IBUF_BUFG
    SLICE_X59Y50         FDRE                                         r  ts/mpt/ao2/cc2b300off/mtc/COUNT_reg[7]/C
                         clock pessimism             -0.244     1.746    
    SLICE_X59Y50         FDRE (Hold_fdre_C_D)         0.105     1.851    ts/mpt/ao2/cc2b300off/mtc/COUNT_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.851    
                         arrival time                           1.990    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.142ns  (arrival time - required time)
  Source:                 ts/mpt/ao2/cc2b300off/mtc/COUNT_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ts/mpt/ao2/cc2b300off/mtc/COUNT_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.515ns  (logic 0.394ns (76.495%)  route 0.121ns (23.505%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=457, routed)         0.595     1.478    ts/mpt/ao2/cc2b300off/mtc/CLK_IBUF_BUFG
    SLICE_X59Y49         FDRE                                         r  ts/mpt/ao2/cc2b300off/mtc/COUNT_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y49         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  ts/mpt/ao2/cc2b300off/mtc/COUNT_reg[3]/Q
                         net (fo=3, routed)           0.120     1.739    ts/mpt/ao2/cc2b300off/mtc/COUNT_reg[3]
    SLICE_X59Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.899 r  ts/mpt/ao2/cc2b300off/mtc/COUNT_reg[0]_i_1__9/CO[3]
                         net (fo=1, routed)           0.001     1.900    ts/mpt/ao2/cc2b300off/mtc/COUNT_reg[0]_i_1__9_n_0
    SLICE_X59Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.939 r  ts/mpt/ao2/cc2b300off/mtc/COUNT_reg[4]_i_1__9/CO[3]
                         net (fo=1, routed)           0.000     1.939    ts/mpt/ao2/cc2b300off/mtc/COUNT_reg[4]_i_1__9_n_0
    SLICE_X59Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.993 r  ts/mpt/ao2/cc2b300off/mtc/COUNT_reg[8]_i_1__9/O[0]
                         net (fo=1, routed)           0.000     1.993    ts/mpt/ao2/cc2b300off/mtc/COUNT_reg[8]_i_1__9_n_7
    SLICE_X59Y51         FDRE                                         r  ts/mpt/ao2/cc2b300off/mtc/COUNT_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=457, routed)         0.863     1.990    ts/mpt/ao2/cc2b300off/mtc/CLK_IBUF_BUFG
    SLICE_X59Y51         FDRE                                         r  ts/mpt/ao2/cc2b300off/mtc/COUNT_reg[8]/C
                         clock pessimism             -0.244     1.746    
    SLICE_X59Y51         FDRE (Hold_fdre_C_D)         0.105     1.851    ts/mpt/ao2/cc2b300off/mtc/COUNT_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.851    
                         arrival time                           1.993    
  -------------------------------------------------------------------
                         slack                                  0.142    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 ts/mpt/ao2/cc2b300off/mtc/COUNT_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ts/mpt/ao2/cc2b300off/mtc/COUNT_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.405ns (76.987%)  route 0.121ns (23.013%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=457, routed)         0.595     1.478    ts/mpt/ao2/cc2b300off/mtc/CLK_IBUF_BUFG
    SLICE_X59Y49         FDRE                                         r  ts/mpt/ao2/cc2b300off/mtc/COUNT_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y49         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  ts/mpt/ao2/cc2b300off/mtc/COUNT_reg[3]/Q
                         net (fo=3, routed)           0.120     1.739    ts/mpt/ao2/cc2b300off/mtc/COUNT_reg[3]
    SLICE_X59Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.899 r  ts/mpt/ao2/cc2b300off/mtc/COUNT_reg[0]_i_1__9/CO[3]
                         net (fo=1, routed)           0.001     1.900    ts/mpt/ao2/cc2b300off/mtc/COUNT_reg[0]_i_1__9_n_0
    SLICE_X59Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.939 r  ts/mpt/ao2/cc2b300off/mtc/COUNT_reg[4]_i_1__9/CO[3]
                         net (fo=1, routed)           0.000     1.939    ts/mpt/ao2/cc2b300off/mtc/COUNT_reg[4]_i_1__9_n_0
    SLICE_X59Y51         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     2.004 r  ts/mpt/ao2/cc2b300off/mtc/COUNT_reg[8]_i_1__9/O[2]
                         net (fo=1, routed)           0.000     2.004    ts/mpt/ao2/cc2b300off/mtc/COUNT_reg[8]_i_1__9_n_5
    SLICE_X59Y51         FDRE                                         r  ts/mpt/ao2/cc2b300off/mtc/COUNT_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=457, routed)         0.863     1.990    ts/mpt/ao2/cc2b300off/mtc/CLK_IBUF_BUFG
    SLICE_X59Y51         FDRE                                         r  ts/mpt/ao2/cc2b300off/mtc/COUNT_reg[10]/C
                         clock pessimism             -0.244     1.746    
    SLICE_X59Y51         FDRE (Hold_fdre_C_D)         0.105     1.851    ts/mpt/ao2/cc2b300off/mtc/COUNT_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.851    
                         arrival time                           2.004    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 ts/mpt/ao2/cc2b300off/mtc/COUNT_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ts/mpt/ao2/cc2b300off/mtc/COUNT_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.551ns  (logic 0.430ns (78.031%)  route 0.121ns (21.969%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=457, routed)         0.595     1.478    ts/mpt/ao2/cc2b300off/mtc/CLK_IBUF_BUFG
    SLICE_X59Y49         FDRE                                         r  ts/mpt/ao2/cc2b300off/mtc/COUNT_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y49         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  ts/mpt/ao2/cc2b300off/mtc/COUNT_reg[3]/Q
                         net (fo=3, routed)           0.120     1.739    ts/mpt/ao2/cc2b300off/mtc/COUNT_reg[3]
    SLICE_X59Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.899 r  ts/mpt/ao2/cc2b300off/mtc/COUNT_reg[0]_i_1__9/CO[3]
                         net (fo=1, routed)           0.001     1.900    ts/mpt/ao2/cc2b300off/mtc/COUNT_reg[0]_i_1__9_n_0
    SLICE_X59Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.939 r  ts/mpt/ao2/cc2b300off/mtc/COUNT_reg[4]_i_1__9/CO[3]
                         net (fo=1, routed)           0.000     1.939    ts/mpt/ao2/cc2b300off/mtc/COUNT_reg[4]_i_1__9_n_0
    SLICE_X59Y51         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     2.029 r  ts/mpt/ao2/cc2b300off/mtc/COUNT_reg[8]_i_1__9/O[3]
                         net (fo=1, routed)           0.000     2.029    ts/mpt/ao2/cc2b300off/mtc/COUNT_reg[8]_i_1__9_n_4
    SLICE_X59Y51         FDRE                                         r  ts/mpt/ao2/cc2b300off/mtc/COUNT_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=457, routed)         0.863     1.990    ts/mpt/ao2/cc2b300off/mtc/CLK_IBUF_BUFG
    SLICE_X59Y51         FDRE                                         r  ts/mpt/ao2/cc2b300off/mtc/COUNT_reg[11]/C
                         clock pessimism             -0.244     1.746    
    SLICE_X59Y51         FDRE (Hold_fdre_C_D)         0.105     1.851    ts/mpt/ao2/cc2b300off/mtc/COUNT_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.851    
                         arrival time                           2.029    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 ts/mpt/ao2/cc2b300off/mtc/COUNT_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ts/mpt/ao2/cc2b300off/mtc/COUNT_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.551ns  (logic 0.430ns (78.031%)  route 0.121ns (21.969%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=457, routed)         0.595     1.478    ts/mpt/ao2/cc2b300off/mtc/CLK_IBUF_BUFG
    SLICE_X59Y49         FDRE                                         r  ts/mpt/ao2/cc2b300off/mtc/COUNT_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y49         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  ts/mpt/ao2/cc2b300off/mtc/COUNT_reg[3]/Q
                         net (fo=3, routed)           0.120     1.739    ts/mpt/ao2/cc2b300off/mtc/COUNT_reg[3]
    SLICE_X59Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.899 r  ts/mpt/ao2/cc2b300off/mtc/COUNT_reg[0]_i_1__9/CO[3]
                         net (fo=1, routed)           0.001     1.900    ts/mpt/ao2/cc2b300off/mtc/COUNT_reg[0]_i_1__9_n_0
    SLICE_X59Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.939 r  ts/mpt/ao2/cc2b300off/mtc/COUNT_reg[4]_i_1__9/CO[3]
                         net (fo=1, routed)           0.000     1.939    ts/mpt/ao2/cc2b300off/mtc/COUNT_reg[4]_i_1__9_n_0
    SLICE_X59Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     2.029 r  ts/mpt/ao2/cc2b300off/mtc/COUNT_reg[8]_i_1__9/O[1]
                         net (fo=1, routed)           0.000     2.029    ts/mpt/ao2/cc2b300off/mtc/COUNT_reg[8]_i_1__9_n_6
    SLICE_X59Y51         FDRE                                         r  ts/mpt/ao2/cc2b300off/mtc/COUNT_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=457, routed)         0.863     1.990    ts/mpt/ao2/cc2b300off/mtc/CLK_IBUF_BUFG
    SLICE_X59Y51         FDRE                                         r  ts/mpt/ao2/cc2b300off/mtc/COUNT_reg[9]/C
                         clock pessimism             -0.244     1.746    
    SLICE_X59Y51         FDRE (Hold_fdre_C_D)         0.105     1.851    ts/mpt/ao2/cc2b300off/mtc/COUNT_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.851    
                         arrival time                           2.029    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 ts/mpt/ao2/cc2b300off/mtc/COUNT_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ts/mpt/ao2/cc2b300off/mtc/COUNT_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.554ns  (logic 0.433ns (78.150%)  route 0.121ns (21.850%))
  Logic Levels:           4  (CARRY4=4)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.990ns
    Source Clock Delay      (SCD):    1.478ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=457, routed)         0.595     1.478    ts/mpt/ao2/cc2b300off/mtc/CLK_IBUF_BUFG
    SLICE_X59Y49         FDRE                                         r  ts/mpt/ao2/cc2b300off/mtc/COUNT_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y49         FDRE (Prop_fdre_C_Q)         0.141     1.619 r  ts/mpt/ao2/cc2b300off/mtc/COUNT_reg[3]/Q
                         net (fo=3, routed)           0.120     1.739    ts/mpt/ao2/cc2b300off/mtc/COUNT_reg[3]
    SLICE_X59Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.899 r  ts/mpt/ao2/cc2b300off/mtc/COUNT_reg[0]_i_1__9/CO[3]
                         net (fo=1, routed)           0.001     1.900    ts/mpt/ao2/cc2b300off/mtc/COUNT_reg[0]_i_1__9_n_0
    SLICE_X59Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.939 r  ts/mpt/ao2/cc2b300off/mtc/COUNT_reg[4]_i_1__9/CO[3]
                         net (fo=1, routed)           0.000     1.939    ts/mpt/ao2/cc2b300off/mtc/COUNT_reg[4]_i_1__9_n_0
    SLICE_X59Y51         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039     1.978 r  ts/mpt/ao2/cc2b300off/mtc/COUNT_reg[8]_i_1__9/CO[3]
                         net (fo=1, routed)           0.000     1.978    ts/mpt/ao2/cc2b300off/mtc/COUNT_reg[8]_i_1__9_n_0
    SLICE_X59Y52         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.032 r  ts/mpt/ao2/cc2b300off/mtc/COUNT_reg[12]_i_1__9/O[0]
                         net (fo=1, routed)           0.000     2.032    ts/mpt/ao2/cc2b300off/mtc/COUNT_reg[12]_i_1__9_n_7
    SLICE_X59Y52         FDRE                                         r  ts/mpt/ao2/cc2b300off/mtc/COUNT_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=457, routed)         0.863     1.990    ts/mpt/ao2/cc2b300off/mtc/CLK_IBUF_BUFG
    SLICE_X59Y52         FDRE                                         r  ts/mpt/ao2/cc2b300off/mtc/COUNT_reg[12]/C
                         clock pessimism             -0.244     1.746    
    SLICE_X59Y52         FDRE (Hold_fdre_C_D)         0.105     1.851    ts/mpt/ao2/cc2b300off/mtc/COUNT_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.851    
                         arrival time                           2.032    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 ts/mpt/antwobout_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ts/an_inter_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.209ns (71.796%)  route 0.082ns (28.204%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK_IBUF_BUFG_inst/O
                         net (fo=457, routed)         0.564     1.447    ts/mpt/CLK_IBUF_BUFG
    SLICE_X50Y53         FDRE                                         r  ts/mpt/antwobout_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y53         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  ts/mpt/antwobout_reg[2]/Q
                         net (fo=1, routed)           0.082     1.693    ts/mpt/antwobout[2]
    SLICE_X51Y53         LUT2 (Prop_lut2_I0_O)        0.045     1.738 r  ts/mpt/an_inter[2]_i_1/O
                         net (fo=1, routed)           0.000     1.738    ts/mpt_n_40
    SLICE_X51Y53         FDSE                                         r  ts/an_inter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK_IBUF_BUFG_inst/O
                         net (fo=457, routed)         0.834     1.962    ts/CLK_IBUF_BUFG
    SLICE_X51Y53         FDSE                                         r  ts/an_inter_reg[2]/C
                         clock pessimism             -0.502     1.460    
    SLICE_X51Y53         FDSE (Hold_fdse_C_D)         0.091     1.551    ts/an_inter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.738    
  -------------------------------------------------------------------
                         slack                                  0.187    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y83   cc20k/mtc/COUNT_reg[9]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X63Y86   cc20k/mtc/OUTPUT_CLOCK_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X41Y71   ts/cc3b30k/mtc/COUNT_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X41Y71   ts/cc3b30k/mtc/COUNT_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X41Y71   ts/cc3b30k/mtc/COUNT_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X41Y72   ts/cc3b30k/mtc/COUNT_reg[8]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X41Y72   ts/cc3b30k/mtc/COUNT_reg[9]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X40Y75   ts/cc3b30k/mtc/OUTPUT_CLOCK_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X59Y69   ts/mpo/ccview/mtc/COUNT_reg[29]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y86   cc20k/mtc/OUTPUT_CLOCK_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y43   ts/mpt/ah2/cc2b20kh/mtc/COUNT_reg[20]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y43   ts/mpt/ah2/cc2b20kh/mtc/COUNT_reg[21]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y43   ts/mpt/ah2/cc2b20kh/mtc/COUNT_reg[22]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y43   ts/mpt/ah2/cc2b20kh/mtc/COUNT_reg[23]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y44   ts/mpt/ah2/cc2b20kh/mtc/COUNT_reg[24]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y69   ts/cc3b20k/mtc/COUNT_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y69   ts/cc3b20k/mtc/COUNT_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y70   ts/cc3b20k/mtc/COUNT_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X37Y70   ts/cc3b20k/mtc/COUNT_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y72   ts/cc3b30k/mtc/COUNT_reg[8]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y72   ts/cc3b30k/mtc/COUNT_reg[8]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y72   ts/cc3b30k/mtc/COUNT_reg[9]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X41Y72   ts/cc3b30k/mtc/COUNT_reg[9]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X40Y75   ts/cc3b30k/mtc/OUTPUT_CLOCK_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y69   ts/mpo/ccview/mtc/COUNT_reg[29]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y69   ts/mpo/ccview/mtc/COUNT_reg[30]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y69   ts/mpo/ccview/mtc/COUNT_reg[31]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y54   ts/mpt/ao2/cc2b300off/mtc/COUNT_reg[23]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y55   ts/mpt/ao2/cc2b300off/mtc/COUNT_reg[24]/C



