<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE reference
  PUBLIC "-//OASIS//DTD DITA Reference//EN" "reference.dtd">
<reference xmlns:ditaarch="http://dita.oasis-open.org/architecture/2005/" class="- topic/topic       reference/reference " ditaarch:DITAArchVersion="1.2" id="aki1477563861415" outputclass="nolist" xml:lang="en-us">
  <title class="- topic/title ">Components</title>
  <titlealts class="- topic/titlealts ">
    <navtitle class="- topic/navtitle ">Components</navtitle>
  </titlealts>
    <shortdesc class="- topic/shortdesc "><ph class="- topic/ph ">In a standalone configuration, the core consists of up to four cores and
    a <keyword class="- topic/keyword ">DSU</keyword> that connects the cores to an external memory system.</ph>
     
</shortdesc>
    
  <prolog class="- topic/prolog ">
    <permissions class="- topic/permissions " view="nonconfidential"/>
    
  </prolog>
  <refbody class="- topic/body        reference/refbody ">
    <section class="- topic/section ">
      <p class="- topic/p ">For more information about the <keyword class="- topic/keyword ">DSU</keyword>, see the <cite class="- topic/cite "><ph class="- topic/ph ">
                            <keyword class="- topic/keyword "><tm class="- topic/tm " tmtype="reg">Arm</tm></keyword> <ph class="- topic/ph "><keyword class="- topic/keyword "><tm class="- topic/tm " tmtype="tm">DynamIQ</tm>
                                    Shared Unit</keyword></ph> Technical Reference Manual</ph></cite>.</p>
      <p class="- topic/p ">The main components of the <ph class="- topic/ph "><keyword class="- topic/keyword "><tm class="- topic/tm " tmtype="reg">Cortex</tm></keyword><keyword class="- topic/keyword ">‑A76</keyword></ph> core are:</p>
      <ul class="- topic/ul ">
        <li class="- topic/li ">Instruction fetch.</li>
        <li class="- topic/li ">Instruction decode.</li>
        <li class="- topic/li ">Register rename.</li>
        <li class="- topic/li ">Instruction issue.</li>
        <li class="- topic/li ">Execution pipelines.</li>
        <li class="- topic/li ">L1 data memory system.</li>
        <li class="- topic/li ">L2 memory system.</li>
      </ul>
      <p class="- topic/p ">The following figure is an overview of the <ph class="- topic/ph "><keyword class="- topic/keyword "><tm class="- topic/tm " tmtype="reg">Cortex</tm></keyword><keyword class="- topic/keyword ">‑A76</keyword></ph> core. </p>
            
      <fig class="- topic/fig ">
            <title class="- topic/title "><ph class="- topic/ph "><keyword class="- topic/keyword "><tm class="- topic/tm " tmtype="reg">Cortex</tm></keyword><keyword class="- topic/keyword ">‑A76</keyword></ph>
                core overview</title>
            <image class="- topic/image " href="kfa1513002009069.svg" placement="inline">
                <alt class="- topic/alt "><ph class="- topic/ph "><keyword class="- topic/keyword "><tm class="- topic/tm " tmtype="reg">Cortex</tm></keyword><keyword class="- topic/keyword ">‑A76</keyword></ph>
                    core overview</alt>
            </image>
        </fig>
      
      
      <note class="- topic/note ">There are multiple asynchronous bridges between the <ph class="- topic/ph "><keyword class="- topic/keyword "><tm class="- topic/tm " tmtype="reg">Cortex</tm></keyword><keyword class="- topic/keyword ">‑A76</keyword></ph> core and the <keyword class="- topic/keyword ">DSU</keyword>. Only the coherent interface between the <ph class="- topic/ph "><keyword class="- topic/keyword "><tm class="- topic/tm " tmtype="reg">Cortex</tm></keyword><keyword class="- topic/keyword ">‑A76</keyword></ph> core and the <keyword class="- topic/keyword ">DSU</keyword> can be configured to run synchronously, however it does not affect the other interfaces such as debug, trace, and GIC which are always asynchronous. For more information on how to set the coherent interface to run either synchronously or asynchronously, see <term class="- topic/term ">Configuration Guidelines</term> in the <cite class="- topic/cite "><ph class="- topic/ph ">
                            <keyword class="- topic/keyword "><tm class="- topic/tm " tmtype="reg">Arm</tm></keyword> <ph class="- topic/ph "><keyword class="- topic/keyword "><tm class="- topic/tm " tmtype="tm">DynamIQ</tm>
                                    Shared Unit</keyword></ph> Configuration and Sign-off Guide</ph></cite>.</note>          
    </section>
    
  </refbody>
<related-links class="- topic/related-links "><linkpool class="- topic/linkpool " mapkeyref="kqb1476970875925"><linkpool class="- topic/linkpool "><link class="- topic/link " format="dita" href="hcr1477567793551.xml" role="child" scope="local" type="concept"><linktext class="- topic/linktext ">Instruction fetch</linktext><desc class="- topic/desc ">The instruction fetch unit fetches instructions from the L1 instruction 		cache and delivers the instruction stream to the instruction decode unit.</desc></link><link class="- topic/link " format="dita" href="lau1465288959239.xml" role="child" scope="local" type="concept"><linktext class="- topic/linktext ">Instruction decode</linktext><desc class="- topic/desc ">The instruction decode unit supports the A32, T32, and A64 instruction sets.  It also supports Advanced SIMD and floating-point instructions in each instruction set.          </desc></link><link class="- topic/link " format="dita" href="maq1477568169210.xml" role="child" scope="local" type="concept"><linktext class="- topic/linktext ">Register rename</linktext><desc class="- topic/desc ">The register rename unit performs register renaming to facilitate 		out-of-order execution and dispatches decoded instructions to various issue queues. </desc></link><link class="- topic/link " format="dita" href="idi1477568704931.xml" role="child" scope="local" type="concept"><linktext class="- topic/linktext ">Instruction issue</linktext><desc class="- topic/desc ">The instruction issue unit controls when the decoded instructions are 		dispatched to the execution pipelines. It includes issue queues for storing instruction 		pending dispatch to execution pipelines.</desc></link><link class="- topic/link " format="dita" href="mep1477568873641.xml" role="child" scope="local" type="concept"><linktext class="- topic/linktext ">Execution pipeline</linktext><desc class="- topic/desc ">The execution pipeline includes:</desc></link><link class="- topic/link " format="dita" href="xzc1477569438604.xml" role="child" scope="local" type="concept"><linktext class="- topic/linktext ">L1 data memory system</linktext><desc class="- topic/desc ">The L1 data memory system executes load and store instructions and 		encompasses the L1 data side memory system. It also services memory coherency 		requests.</desc></link><link class="- topic/link " format="dita" href="lau1465289122817.xml" role="child" scope="local" type="concept"><linktext class="- topic/linktext ">L2 memory system</linktext><desc class="- topic/desc ">The L2 memory system services L1 instruction and data cache misses 		from the <ph class="- topic/ph "><keyword class="- topic/keyword "><tm class="- topic/tm " tmtype="reg">Cortex</tm></keyword><keyword class="- topic/keyword ">‑A76</keyword></ph> core. </desc></link></linkpool></linkpool><linkpool class="- topic/linkpool " mapkeyref="kqb1476970875925"><link class="- topic/link " format="dita" href="joh1440666282384.xml" role="friend" scope="local" type="reference"><linktext class="- topic/linktext ">Memory Management Unit</linktext><desc class="- topic/desc ">This chapter describes the <term class="- topic/term ">Memory Management       Unit</term> (MMU) of the <ph class="- topic/ph "><keyword class="- topic/keyword "><tm class="- topic/tm " tmtype="reg">Cortex</tm></keyword><keyword class="- topic/keyword ">‑A76</keyword></ph>     core.</desc></link><link class="- topic/link " format="dita" href="joh1440666760590.xml" role="friend" scope="local" type="reference"><linktext class="- topic/linktext ">Level 1 memory system</linktext><desc class="- topic/desc ">This chapter describes the L1 instruction cache and data cache that make     up the L1 memory system.</desc></link><link class="- topic/link " format="dita" href="joh1440667326187.xml" role="friend" scope="local" type="reference"><linktext class="- topic/linktext ">Level 2 memory system</linktext><desc class="- topic/desc ">This chapter describes the L2 memory system.</desc></link><link class="- topic/link " format="dita" href="ste1440493866830.xml" role="friend" scope="local" type="reference"><linktext class="- topic/linktext ">Generic Interrupt Controller CPU interface</linktext><desc class="- topic/desc ">This chapter describes the <ph class="- topic/ph "><keyword class="- topic/keyword "><tm class="- topic/tm " tmtype="reg">Cortex</tm></keyword><keyword class="- topic/keyword ">‑A76</keyword></ph> core implementation     of the <keyword class="- topic/keyword ">Arm</keyword> <term class="- topic/term ">Generic Interrupt Controller</term> (GIC)     CPU interface.</desc></link><link class="- topic/link " format="dita" href="ste1440512327672.xml" role="friend" scope="local" type="reference"><linktext class="- topic/linktext ">Debug</linktext><desc class="- topic/desc ">This chapter describes the <ph class="- topic/ph "><keyword class="- topic/keyword "><tm class="- topic/tm " tmtype="reg">Cortex</tm></keyword><keyword class="- topic/keyword ">‑A76</keyword></ph> core debug registers     and shows examples of how to use them.</desc></link><link class="- topic/link " format="dita" href="ste1440512807652.xml" role="friend" scope="local" type="reference"><linktext class="- topic/linktext ">Performance Monitor Unit</linktext><desc class="- topic/desc ">This chapter describes the <term class="- topic/term ">Performance Monitor Unit</term> (PMU) and the registers that it uses.</desc></link><link class="- topic/link " format="dita" href="ste1440513289627.xml" role="friend" scope="local" type="reference"><linktext class="- topic/linktext ">Embedded Trace Macrocell</linktext><desc class="- topic/desc ">This chapter describes the ETM for the <ph class="- topic/ph "><keyword class="- topic/keyword "><tm class="- topic/tm " tmtype="reg">Cortex</tm></keyword><keyword class="- topic/keyword ">‑A76</keyword></ph> core.</desc></link></linkpool></related-links></reference>