#ifndef INCLUDED_CYFITTER_H
#define INCLUDED_CYFITTER_H
#include "cydevice_trm.h"

/* CD */
#define CD__0__DM__MASK 0x1C0000u
#define CD__0__DM__SHIFT 18
#define CD__0__DR CYREG_PRT1_DR
#define CD__0__HSIOM CYREG_HSIOM_PORT_SEL1
#define CD__0__HSIOM_MASK 0x0F000000u
#define CD__0__HSIOM_SHIFT 24u
#define CD__0__INTCFG CYREG_PRT1_INTCFG
#define CD__0__INTSTAT CYREG_PRT1_INTSTAT
#define CD__0__MASK 0x40u
#define CD__0__PA__CFG0 CYREG_UDB_PA1_CFG0
#define CD__0__PA__CFG1 CYREG_UDB_PA1_CFG1
#define CD__0__PA__CFG10 CYREG_UDB_PA1_CFG10
#define CD__0__PA__CFG11 CYREG_UDB_PA1_CFG11
#define CD__0__PA__CFG12 CYREG_UDB_PA1_CFG12
#define CD__0__PA__CFG13 CYREG_UDB_PA1_CFG13
#define CD__0__PA__CFG14 CYREG_UDB_PA1_CFG14
#define CD__0__PA__CFG2 CYREG_UDB_PA1_CFG2
#define CD__0__PA__CFG3 CYREG_UDB_PA1_CFG3
#define CD__0__PA__CFG4 CYREG_UDB_PA1_CFG4
#define CD__0__PA__CFG5 CYREG_UDB_PA1_CFG5
#define CD__0__PA__CFG6 CYREG_UDB_PA1_CFG6
#define CD__0__PA__CFG7 CYREG_UDB_PA1_CFG7
#define CD__0__PA__CFG8 CYREG_UDB_PA1_CFG8
#define CD__0__PA__CFG9 CYREG_UDB_PA1_CFG9
#define CD__0__PC CYREG_PRT1_PC
#define CD__0__PC2 CYREG_PRT1_PC2
#define CD__0__PORT 1u
#define CD__0__PS CYREG_PRT1_PS
#define CD__0__SHIFT 6
#define CD__DR CYREG_PRT1_DR
#define CD__INTCFG CYREG_PRT1_INTCFG
#define CD__INTSTAT CYREG_PRT1_INTSTAT
#define CD__MASK 0x40u
#define CD__PA__CFG0 CYREG_UDB_PA1_CFG0
#define CD__PA__CFG1 CYREG_UDB_PA1_CFG1
#define CD__PA__CFG10 CYREG_UDB_PA1_CFG10
#define CD__PA__CFG11 CYREG_UDB_PA1_CFG11
#define CD__PA__CFG12 CYREG_UDB_PA1_CFG12
#define CD__PA__CFG13 CYREG_UDB_PA1_CFG13
#define CD__PA__CFG14 CYREG_UDB_PA1_CFG14
#define CD__PA__CFG2 CYREG_UDB_PA1_CFG2
#define CD__PA__CFG3 CYREG_UDB_PA1_CFG3
#define CD__PA__CFG4 CYREG_UDB_PA1_CFG4
#define CD__PA__CFG5 CYREG_UDB_PA1_CFG5
#define CD__PA__CFG6 CYREG_UDB_PA1_CFG6
#define CD__PA__CFG7 CYREG_UDB_PA1_CFG7
#define CD__PA__CFG8 CYREG_UDB_PA1_CFG8
#define CD__PA__CFG9 CYREG_UDB_PA1_CFG9
#define CD__PC CYREG_PRT1_PC
#define CD__PC2 CYREG_PRT1_PC2
#define CD__PORT 1u
#define CD__PS CYREG_PRT1_PS
#define CD__SHIFT 6
#define CD__SNAP CYREG_PRT1_INTSTAT

/* RD */
#define RD__0__DM__MASK 0x38u
#define RD__0__DM__SHIFT 3
#define RD__0__DR CYREG_PRT3_DR
#define RD__0__HSIOM CYREG_HSIOM_PORT_SEL3
#define RD__0__HSIOM_MASK 0x000000F0u
#define RD__0__HSIOM_SHIFT 4u
#define RD__0__INTCFG CYREG_PRT3_INTCFG
#define RD__0__INTSTAT CYREG_PRT3_INTSTAT
#define RD__0__MASK 0x02u
#define RD__0__PA__CFG0 CYREG_UDB_PA3_CFG0
#define RD__0__PA__CFG1 CYREG_UDB_PA3_CFG1
#define RD__0__PA__CFG10 CYREG_UDB_PA3_CFG10
#define RD__0__PA__CFG11 CYREG_UDB_PA3_CFG11
#define RD__0__PA__CFG12 CYREG_UDB_PA3_CFG12
#define RD__0__PA__CFG13 CYREG_UDB_PA3_CFG13
#define RD__0__PA__CFG14 CYREG_UDB_PA3_CFG14
#define RD__0__PA__CFG2 CYREG_UDB_PA3_CFG2
#define RD__0__PA__CFG3 CYREG_UDB_PA3_CFG3
#define RD__0__PA__CFG4 CYREG_UDB_PA3_CFG4
#define RD__0__PA__CFG5 CYREG_UDB_PA3_CFG5
#define RD__0__PA__CFG6 CYREG_UDB_PA3_CFG6
#define RD__0__PA__CFG7 CYREG_UDB_PA3_CFG7
#define RD__0__PA__CFG8 CYREG_UDB_PA3_CFG8
#define RD__0__PA__CFG9 CYREG_UDB_PA3_CFG9
#define RD__0__PC CYREG_PRT3_PC
#define RD__0__PC2 CYREG_PRT3_PC2
#define RD__0__PORT 3u
#define RD__0__PS CYREG_PRT3_PS
#define RD__0__SHIFT 1
#define RD__DR CYREG_PRT3_DR
#define RD__INTCFG CYREG_PRT3_INTCFG
#define RD__INTSTAT CYREG_PRT3_INTSTAT
#define RD__MASK 0x02u
#define RD__PA__CFG0 CYREG_UDB_PA3_CFG0
#define RD__PA__CFG1 CYREG_UDB_PA3_CFG1
#define RD__PA__CFG10 CYREG_UDB_PA3_CFG10
#define RD__PA__CFG11 CYREG_UDB_PA3_CFG11
#define RD__PA__CFG12 CYREG_UDB_PA3_CFG12
#define RD__PA__CFG13 CYREG_UDB_PA3_CFG13
#define RD__PA__CFG14 CYREG_UDB_PA3_CFG14
#define RD__PA__CFG2 CYREG_UDB_PA3_CFG2
#define RD__PA__CFG3 CYREG_UDB_PA3_CFG3
#define RD__PA__CFG4 CYREG_UDB_PA3_CFG4
#define RD__PA__CFG5 CYREG_UDB_PA3_CFG5
#define RD__PA__CFG6 CYREG_UDB_PA3_CFG6
#define RD__PA__CFG7 CYREG_UDB_PA3_CFG7
#define RD__PA__CFG8 CYREG_UDB_PA3_CFG8
#define RD__PA__CFG9 CYREG_UDB_PA3_CFG9
#define RD__PC CYREG_PRT3_PC
#define RD__PC2 CYREG_PRT3_PC2
#define RD__PORT 3u
#define RD__PS CYREG_PRT3_PS
#define RD__SHIFT 1

/* WR */
#define WR__0__DM__MASK 0x38u
#define WR__0__DM__SHIFT 3
#define WR__0__DR CYREG_PRT1_DR
#define WR__0__HSIOM CYREG_HSIOM_PORT_SEL1
#define WR__0__HSIOM_MASK 0x000000F0u
#define WR__0__HSIOM_SHIFT 4u
#define WR__0__INTCFG CYREG_PRT1_INTCFG
#define WR__0__INTSTAT CYREG_PRT1_INTSTAT
#define WR__0__MASK 0x02u
#define WR__0__PA__CFG0 CYREG_UDB_PA1_CFG0
#define WR__0__PA__CFG1 CYREG_UDB_PA1_CFG1
#define WR__0__PA__CFG10 CYREG_UDB_PA1_CFG10
#define WR__0__PA__CFG11 CYREG_UDB_PA1_CFG11
#define WR__0__PA__CFG12 CYREG_UDB_PA1_CFG12
#define WR__0__PA__CFG13 CYREG_UDB_PA1_CFG13
#define WR__0__PA__CFG14 CYREG_UDB_PA1_CFG14
#define WR__0__PA__CFG2 CYREG_UDB_PA1_CFG2
#define WR__0__PA__CFG3 CYREG_UDB_PA1_CFG3
#define WR__0__PA__CFG4 CYREG_UDB_PA1_CFG4
#define WR__0__PA__CFG5 CYREG_UDB_PA1_CFG5
#define WR__0__PA__CFG6 CYREG_UDB_PA1_CFG6
#define WR__0__PA__CFG7 CYREG_UDB_PA1_CFG7
#define WR__0__PA__CFG8 CYREG_UDB_PA1_CFG8
#define WR__0__PA__CFG9 CYREG_UDB_PA1_CFG9
#define WR__0__PC CYREG_PRT1_PC
#define WR__0__PC2 CYREG_PRT1_PC2
#define WR__0__PORT 1u
#define WR__0__PS CYREG_PRT1_PS
#define WR__0__SHIFT 1
#define WR__DR CYREG_PRT1_DR
#define WR__INTCFG CYREG_PRT1_INTCFG
#define WR__INTSTAT CYREG_PRT1_INTSTAT
#define WR__MASK 0x02u
#define WR__PA__CFG0 CYREG_UDB_PA1_CFG0
#define WR__PA__CFG1 CYREG_UDB_PA1_CFG1
#define WR__PA__CFG10 CYREG_UDB_PA1_CFG10
#define WR__PA__CFG11 CYREG_UDB_PA1_CFG11
#define WR__PA__CFG12 CYREG_UDB_PA1_CFG12
#define WR__PA__CFG13 CYREG_UDB_PA1_CFG13
#define WR__PA__CFG14 CYREG_UDB_PA1_CFG14
#define WR__PA__CFG2 CYREG_UDB_PA1_CFG2
#define WR__PA__CFG3 CYREG_UDB_PA1_CFG3
#define WR__PA__CFG4 CYREG_UDB_PA1_CFG4
#define WR__PA__CFG5 CYREG_UDB_PA1_CFG5
#define WR__PA__CFG6 CYREG_UDB_PA1_CFG6
#define WR__PA__CFG7 CYREG_UDB_PA1_CFG7
#define WR__PA__CFG8 CYREG_UDB_PA1_CFG8
#define WR__PA__CFG9 CYREG_UDB_PA1_CFG9
#define WR__PC CYREG_PRT1_PC
#define WR__PC2 CYREG_PRT1_PC2
#define WR__PORT 1u
#define WR__PS CYREG_PRT1_PS
#define WR__SHIFT 1

/* IDX */
#define IDX__0__DM__MASK 0x1C0u
#define IDX__0__DM__SHIFT 6
#define IDX__0__DR CYREG_PRT1_DR
#define IDX__0__HSIOM CYREG_HSIOM_PORT_SEL1
#define IDX__0__HSIOM_MASK 0x00000F00u
#define IDX__0__HSIOM_SHIFT 8u
#define IDX__0__INTCFG CYREG_PRT1_INTCFG
#define IDX__0__INTSTAT CYREG_PRT1_INTSTAT
#define IDX__0__MASK 0x04u
#define IDX__0__PA__CFG0 CYREG_UDB_PA1_CFG0
#define IDX__0__PA__CFG1 CYREG_UDB_PA1_CFG1
#define IDX__0__PA__CFG10 CYREG_UDB_PA1_CFG10
#define IDX__0__PA__CFG11 CYREG_UDB_PA1_CFG11
#define IDX__0__PA__CFG12 CYREG_UDB_PA1_CFG12
#define IDX__0__PA__CFG13 CYREG_UDB_PA1_CFG13
#define IDX__0__PA__CFG14 CYREG_UDB_PA1_CFG14
#define IDX__0__PA__CFG2 CYREG_UDB_PA1_CFG2
#define IDX__0__PA__CFG3 CYREG_UDB_PA1_CFG3
#define IDX__0__PA__CFG4 CYREG_UDB_PA1_CFG4
#define IDX__0__PA__CFG5 CYREG_UDB_PA1_CFG5
#define IDX__0__PA__CFG6 CYREG_UDB_PA1_CFG6
#define IDX__0__PA__CFG7 CYREG_UDB_PA1_CFG7
#define IDX__0__PA__CFG8 CYREG_UDB_PA1_CFG8
#define IDX__0__PA__CFG9 CYREG_UDB_PA1_CFG9
#define IDX__0__PC CYREG_PRT1_PC
#define IDX__0__PC2 CYREG_PRT1_PC2
#define IDX__0__PORT 1u
#define IDX__0__PS CYREG_PRT1_PS
#define IDX__0__SHIFT 2
#define IDX__DR CYREG_PRT1_DR
#define IDX__INTCFG CYREG_PRT1_INTCFG
#define IDX__INTSTAT CYREG_PRT1_INTSTAT
#define IDX__MASK 0x04u
#define IDX__PA__CFG0 CYREG_UDB_PA1_CFG0
#define IDX__PA__CFG1 CYREG_UDB_PA1_CFG1
#define IDX__PA__CFG10 CYREG_UDB_PA1_CFG10
#define IDX__PA__CFG11 CYREG_UDB_PA1_CFG11
#define IDX__PA__CFG12 CYREG_UDB_PA1_CFG12
#define IDX__PA__CFG13 CYREG_UDB_PA1_CFG13
#define IDX__PA__CFG14 CYREG_UDB_PA1_CFG14
#define IDX__PA__CFG2 CYREG_UDB_PA1_CFG2
#define IDX__PA__CFG3 CYREG_UDB_PA1_CFG3
#define IDX__PA__CFG4 CYREG_UDB_PA1_CFG4
#define IDX__PA__CFG5 CYREG_UDB_PA1_CFG5
#define IDX__PA__CFG6 CYREG_UDB_PA1_CFG6
#define IDX__PA__CFG7 CYREG_UDB_PA1_CFG7
#define IDX__PA__CFG8 CYREG_UDB_PA1_CFG8
#define IDX__PA__CFG9 CYREG_UDB_PA1_CFG9
#define IDX__PC CYREG_PRT1_PC
#define IDX__PC2 CYREG_PRT1_PC2
#define IDX__PORT 1u
#define IDX__PS CYREG_PRT1_PS
#define IDX__SHIFT 2

/* SE0 */
#define SE0__0__DM__MASK 0x07u
#define SE0__0__DM__SHIFT 0
#define SE0__0__DR CYREG_PRT1_DR
#define SE0__0__HSIOM CYREG_HSIOM_PORT_SEL1
#define SE0__0__HSIOM_MASK 0x0000000Fu
#define SE0__0__HSIOM_SHIFT 0u
#define SE0__0__INTCFG CYREG_PRT1_INTCFG
#define SE0__0__INTSTAT CYREG_PRT1_INTSTAT
#define SE0__0__MASK 0x01u
#define SE0__0__PA__CFG0 CYREG_UDB_PA1_CFG0
#define SE0__0__PA__CFG1 CYREG_UDB_PA1_CFG1
#define SE0__0__PA__CFG10 CYREG_UDB_PA1_CFG10
#define SE0__0__PA__CFG11 CYREG_UDB_PA1_CFG11
#define SE0__0__PA__CFG12 CYREG_UDB_PA1_CFG12
#define SE0__0__PA__CFG13 CYREG_UDB_PA1_CFG13
#define SE0__0__PA__CFG14 CYREG_UDB_PA1_CFG14
#define SE0__0__PA__CFG2 CYREG_UDB_PA1_CFG2
#define SE0__0__PA__CFG3 CYREG_UDB_PA1_CFG3
#define SE0__0__PA__CFG4 CYREG_UDB_PA1_CFG4
#define SE0__0__PA__CFG5 CYREG_UDB_PA1_CFG5
#define SE0__0__PA__CFG6 CYREG_UDB_PA1_CFG6
#define SE0__0__PA__CFG7 CYREG_UDB_PA1_CFG7
#define SE0__0__PA__CFG8 CYREG_UDB_PA1_CFG8
#define SE0__0__PA__CFG9 CYREG_UDB_PA1_CFG9
#define SE0__0__PC CYREG_PRT1_PC
#define SE0__0__PC2 CYREG_PRT1_PC2
#define SE0__0__PORT 1u
#define SE0__0__PS CYREG_PRT1_PS
#define SE0__0__SHIFT 0
#define SE0__DR CYREG_PRT1_DR
#define SE0__INTCFG CYREG_PRT1_INTCFG
#define SE0__INTSTAT CYREG_PRT1_INTSTAT
#define SE0__MASK 0x01u
#define SE0__PA__CFG0 CYREG_UDB_PA1_CFG0
#define SE0__PA__CFG1 CYREG_UDB_PA1_CFG1
#define SE0__PA__CFG10 CYREG_UDB_PA1_CFG10
#define SE0__PA__CFG11 CYREG_UDB_PA1_CFG11
#define SE0__PA__CFG12 CYREG_UDB_PA1_CFG12
#define SE0__PA__CFG13 CYREG_UDB_PA1_CFG13
#define SE0__PA__CFG14 CYREG_UDB_PA1_CFG14
#define SE0__PA__CFG2 CYREG_UDB_PA1_CFG2
#define SE0__PA__CFG3 CYREG_UDB_PA1_CFG3
#define SE0__PA__CFG4 CYREG_UDB_PA1_CFG4
#define SE0__PA__CFG5 CYREG_UDB_PA1_CFG5
#define SE0__PA__CFG6 CYREG_UDB_PA1_CFG6
#define SE0__PA__CFG7 CYREG_UDB_PA1_CFG7
#define SE0__PA__CFG8 CYREG_UDB_PA1_CFG8
#define SE0__PA__CFG9 CYREG_UDB_PA1_CFG9
#define SE0__PC CYREG_PRT1_PC
#define SE0__PC2 CYREG_PRT1_PC2
#define SE0__PORT 1u
#define SE0__PS CYREG_PRT1_PS
#define SE0__SHIFT 0

/* SE1 */
#define SE1__0__DM__MASK 0x07u
#define SE1__0__DM__SHIFT 0
#define SE1__0__DR CYREG_PRT3_DR
#define SE1__0__HSIOM CYREG_HSIOM_PORT_SEL3
#define SE1__0__HSIOM_MASK 0x0000000Fu
#define SE1__0__HSIOM_SHIFT 0u
#define SE1__0__INTCFG CYREG_PRT3_INTCFG
#define SE1__0__INTSTAT CYREG_PRT3_INTSTAT
#define SE1__0__MASK 0x01u
#define SE1__0__PA__CFG0 CYREG_UDB_PA3_CFG0
#define SE1__0__PA__CFG1 CYREG_UDB_PA3_CFG1
#define SE1__0__PA__CFG10 CYREG_UDB_PA3_CFG10
#define SE1__0__PA__CFG11 CYREG_UDB_PA3_CFG11
#define SE1__0__PA__CFG12 CYREG_UDB_PA3_CFG12
#define SE1__0__PA__CFG13 CYREG_UDB_PA3_CFG13
#define SE1__0__PA__CFG14 CYREG_UDB_PA3_CFG14
#define SE1__0__PA__CFG2 CYREG_UDB_PA3_CFG2
#define SE1__0__PA__CFG3 CYREG_UDB_PA3_CFG3
#define SE1__0__PA__CFG4 CYREG_UDB_PA3_CFG4
#define SE1__0__PA__CFG5 CYREG_UDB_PA3_CFG5
#define SE1__0__PA__CFG6 CYREG_UDB_PA3_CFG6
#define SE1__0__PA__CFG7 CYREG_UDB_PA3_CFG7
#define SE1__0__PA__CFG8 CYREG_UDB_PA3_CFG8
#define SE1__0__PA__CFG9 CYREG_UDB_PA3_CFG9
#define SE1__0__PC CYREG_PRT3_PC
#define SE1__0__PC2 CYREG_PRT3_PC2
#define SE1__0__PORT 3u
#define SE1__0__PS CYREG_PRT3_PS
#define SE1__0__SHIFT 0
#define SE1__DR CYREG_PRT3_DR
#define SE1__INTCFG CYREG_PRT3_INTCFG
#define SE1__INTSTAT CYREG_PRT3_INTSTAT
#define SE1__MASK 0x01u
#define SE1__PA__CFG0 CYREG_UDB_PA3_CFG0
#define SE1__PA__CFG1 CYREG_UDB_PA3_CFG1
#define SE1__PA__CFG10 CYREG_UDB_PA3_CFG10
#define SE1__PA__CFG11 CYREG_UDB_PA3_CFG11
#define SE1__PA__CFG12 CYREG_UDB_PA3_CFG12
#define SE1__PA__CFG13 CYREG_UDB_PA3_CFG13
#define SE1__PA__CFG14 CYREG_UDB_PA3_CFG14
#define SE1__PA__CFG2 CYREG_UDB_PA3_CFG2
#define SE1__PA__CFG3 CYREG_UDB_PA3_CFG3
#define SE1__PA__CFG4 CYREG_UDB_PA3_CFG4
#define SE1__PA__CFG5 CYREG_UDB_PA3_CFG5
#define SE1__PA__CFG6 CYREG_UDB_PA3_CFG6
#define SE1__PA__CFG7 CYREG_UDB_PA3_CFG7
#define SE1__PA__CFG8 CYREG_UDB_PA3_CFG8
#define SE1__PA__CFG9 CYREG_UDB_PA3_CFG9
#define SE1__PC CYREG_PRT3_PC
#define SE1__PC2 CYREG_PRT3_PC2
#define SE1__PORT 3u
#define SE1__PS CYREG_PRT3_PS
#define SE1__SHIFT 0

/* SE2 */
#define SE2__0__DM__MASK 0x1C0000u
#define SE2__0__DM__SHIFT 18
#define SE2__0__DR CYREG_PRT3_DR
#define SE2__0__HSIOM CYREG_HSIOM_PORT_SEL3
#define SE2__0__HSIOM_MASK 0x0F000000u
#define SE2__0__HSIOM_SHIFT 24u
#define SE2__0__INTCFG CYREG_PRT3_INTCFG
#define SE2__0__INTSTAT CYREG_PRT3_INTSTAT
#define SE2__0__MASK 0x40u
#define SE2__0__PA__CFG0 CYREG_UDB_PA3_CFG0
#define SE2__0__PA__CFG1 CYREG_UDB_PA3_CFG1
#define SE2__0__PA__CFG10 CYREG_UDB_PA3_CFG10
#define SE2__0__PA__CFG11 CYREG_UDB_PA3_CFG11
#define SE2__0__PA__CFG12 CYREG_UDB_PA3_CFG12
#define SE2__0__PA__CFG13 CYREG_UDB_PA3_CFG13
#define SE2__0__PA__CFG14 CYREG_UDB_PA3_CFG14
#define SE2__0__PA__CFG2 CYREG_UDB_PA3_CFG2
#define SE2__0__PA__CFG3 CYREG_UDB_PA3_CFG3
#define SE2__0__PA__CFG4 CYREG_UDB_PA3_CFG4
#define SE2__0__PA__CFG5 CYREG_UDB_PA3_CFG5
#define SE2__0__PA__CFG6 CYREG_UDB_PA3_CFG6
#define SE2__0__PA__CFG7 CYREG_UDB_PA3_CFG7
#define SE2__0__PA__CFG8 CYREG_UDB_PA3_CFG8
#define SE2__0__PA__CFG9 CYREG_UDB_PA3_CFG9
#define SE2__0__PC CYREG_PRT3_PC
#define SE2__0__PC2 CYREG_PRT3_PC2
#define SE2__0__PORT 3u
#define SE2__0__PS CYREG_PRT3_PS
#define SE2__0__SHIFT 6
#define SE2__DR CYREG_PRT3_DR
#define SE2__INTCFG CYREG_PRT3_INTCFG
#define SE2__INTSTAT CYREG_PRT3_INTSTAT
#define SE2__MASK 0x40u
#define SE2__PA__CFG0 CYREG_UDB_PA3_CFG0
#define SE2__PA__CFG1 CYREG_UDB_PA3_CFG1
#define SE2__PA__CFG10 CYREG_UDB_PA3_CFG10
#define SE2__PA__CFG11 CYREG_UDB_PA3_CFG11
#define SE2__PA__CFG12 CYREG_UDB_PA3_CFG12
#define SE2__PA__CFG13 CYREG_UDB_PA3_CFG13
#define SE2__PA__CFG14 CYREG_UDB_PA3_CFG14
#define SE2__PA__CFG2 CYREG_UDB_PA3_CFG2
#define SE2__PA__CFG3 CYREG_UDB_PA3_CFG3
#define SE2__PA__CFG4 CYREG_UDB_PA3_CFG4
#define SE2__PA__CFG5 CYREG_UDB_PA3_CFG5
#define SE2__PA__CFG6 CYREG_UDB_PA3_CFG6
#define SE2__PA__CFG7 CYREG_UDB_PA3_CFG7
#define SE2__PA__CFG8 CYREG_UDB_PA3_CFG8
#define SE2__PA__CFG9 CYREG_UDB_PA3_CFG9
#define SE2__PC CYREG_PRT3_PC
#define SE2__PC2 CYREG_PRT3_PC2
#define SE2__PORT 3u
#define SE2__PS CYREG_PRT3_PS
#define SE2__SHIFT 6

/* SE3 */
#define SE3__0__DM__MASK 0xE00000u
#define SE3__0__DM__SHIFT 21
#define SE3__0__DR CYREG_PRT3_DR
#define SE3__0__HSIOM CYREG_HSIOM_PORT_SEL3
#define SE3__0__HSIOM_MASK 0xF0000000u
#define SE3__0__HSIOM_SHIFT 28u
#define SE3__0__INTCFG CYREG_PRT3_INTCFG
#define SE3__0__INTSTAT CYREG_PRT3_INTSTAT
#define SE3__0__MASK 0x80u
#define SE3__0__PA__CFG0 CYREG_UDB_PA3_CFG0
#define SE3__0__PA__CFG1 CYREG_UDB_PA3_CFG1
#define SE3__0__PA__CFG10 CYREG_UDB_PA3_CFG10
#define SE3__0__PA__CFG11 CYREG_UDB_PA3_CFG11
#define SE3__0__PA__CFG12 CYREG_UDB_PA3_CFG12
#define SE3__0__PA__CFG13 CYREG_UDB_PA3_CFG13
#define SE3__0__PA__CFG14 CYREG_UDB_PA3_CFG14
#define SE3__0__PA__CFG2 CYREG_UDB_PA3_CFG2
#define SE3__0__PA__CFG3 CYREG_UDB_PA3_CFG3
#define SE3__0__PA__CFG4 CYREG_UDB_PA3_CFG4
#define SE3__0__PA__CFG5 CYREG_UDB_PA3_CFG5
#define SE3__0__PA__CFG6 CYREG_UDB_PA3_CFG6
#define SE3__0__PA__CFG7 CYREG_UDB_PA3_CFG7
#define SE3__0__PA__CFG8 CYREG_UDB_PA3_CFG8
#define SE3__0__PA__CFG9 CYREG_UDB_PA3_CFG9
#define SE3__0__PC CYREG_PRT3_PC
#define SE3__0__PC2 CYREG_PRT3_PC2
#define SE3__0__PORT 3u
#define SE3__0__PS CYREG_PRT3_PS
#define SE3__0__SHIFT 7
#define SE3__DR CYREG_PRT3_DR
#define SE3__INTCFG CYREG_PRT3_INTCFG
#define SE3__INTSTAT CYREG_PRT3_INTSTAT
#define SE3__MASK 0x80u
#define SE3__PA__CFG0 CYREG_UDB_PA3_CFG0
#define SE3__PA__CFG1 CYREG_UDB_PA3_CFG1
#define SE3__PA__CFG10 CYREG_UDB_PA3_CFG10
#define SE3__PA__CFG11 CYREG_UDB_PA3_CFG11
#define SE3__PA__CFG12 CYREG_UDB_PA3_CFG12
#define SE3__PA__CFG13 CYREG_UDB_PA3_CFG13
#define SE3__PA__CFG14 CYREG_UDB_PA3_CFG14
#define SE3__PA__CFG2 CYREG_UDB_PA3_CFG2
#define SE3__PA__CFG3 CYREG_UDB_PA3_CFG3
#define SE3__PA__CFG4 CYREG_UDB_PA3_CFG4
#define SE3__PA__CFG5 CYREG_UDB_PA3_CFG5
#define SE3__PA__CFG6 CYREG_UDB_PA3_CFG6
#define SE3__PA__CFG7 CYREG_UDB_PA3_CFG7
#define SE3__PA__CFG8 CYREG_UDB_PA3_CFG8
#define SE3__PA__CFG9 CYREG_UDB_PA3_CFG9
#define SE3__PC CYREG_PRT3_PC
#define SE3__PC2 CYREG_PRT3_PC2
#define SE3__PORT 3u
#define SE3__PS CYREG_PRT3_PS
#define SE3__SHIFT 7

/* SIA */
#define SIA__0__DM__MASK 0x7000u
#define SIA__0__DM__SHIFT 12
#define SIA__0__DR CYREG_PRT3_DR
#define SIA__0__HSIOM CYREG_HSIOM_PORT_SEL3
#define SIA__0__HSIOM_MASK 0x000F0000u
#define SIA__0__HSIOM_SHIFT 16u
#define SIA__0__INTCFG CYREG_PRT3_INTCFG
#define SIA__0__INTSTAT CYREG_PRT3_INTSTAT
#define SIA__0__MASK 0x10u
#define SIA__0__PA__CFG0 CYREG_UDB_PA3_CFG0
#define SIA__0__PA__CFG1 CYREG_UDB_PA3_CFG1
#define SIA__0__PA__CFG10 CYREG_UDB_PA3_CFG10
#define SIA__0__PA__CFG11 CYREG_UDB_PA3_CFG11
#define SIA__0__PA__CFG12 CYREG_UDB_PA3_CFG12
#define SIA__0__PA__CFG13 CYREG_UDB_PA3_CFG13
#define SIA__0__PA__CFG14 CYREG_UDB_PA3_CFG14
#define SIA__0__PA__CFG2 CYREG_UDB_PA3_CFG2
#define SIA__0__PA__CFG3 CYREG_UDB_PA3_CFG3
#define SIA__0__PA__CFG4 CYREG_UDB_PA3_CFG4
#define SIA__0__PA__CFG5 CYREG_UDB_PA3_CFG5
#define SIA__0__PA__CFG6 CYREG_UDB_PA3_CFG6
#define SIA__0__PA__CFG7 CYREG_UDB_PA3_CFG7
#define SIA__0__PA__CFG8 CYREG_UDB_PA3_CFG8
#define SIA__0__PA__CFG9 CYREG_UDB_PA3_CFG9
#define SIA__0__PC CYREG_PRT3_PC
#define SIA__0__PC2 CYREG_PRT3_PC2
#define SIA__0__PORT 3u
#define SIA__0__PS CYREG_PRT3_PS
#define SIA__0__SHIFT 4
#define SIA__DR CYREG_PRT3_DR
#define SIA__INTCFG CYREG_PRT3_INTCFG
#define SIA__INTSTAT CYREG_PRT3_INTSTAT
#define SIA__MASK 0x10u
#define SIA__PA__CFG0 CYREG_UDB_PA3_CFG0
#define SIA__PA__CFG1 CYREG_UDB_PA3_CFG1
#define SIA__PA__CFG10 CYREG_UDB_PA3_CFG10
#define SIA__PA__CFG11 CYREG_UDB_PA3_CFG11
#define SIA__PA__CFG12 CYREG_UDB_PA3_CFG12
#define SIA__PA__CFG13 CYREG_UDB_PA3_CFG13
#define SIA__PA__CFG14 CYREG_UDB_PA3_CFG14
#define SIA__PA__CFG2 CYREG_UDB_PA3_CFG2
#define SIA__PA__CFG3 CYREG_UDB_PA3_CFG3
#define SIA__PA__CFG4 CYREG_UDB_PA3_CFG4
#define SIA__PA__CFG5 CYREG_UDB_PA3_CFG5
#define SIA__PA__CFG6 CYREG_UDB_PA3_CFG6
#define SIA__PA__CFG7 CYREG_UDB_PA3_CFG7
#define SIA__PA__CFG8 CYREG_UDB_PA3_CFG8
#define SIA__PA__CFG9 CYREG_UDB_PA3_CFG9
#define SIA__PC CYREG_PRT3_PC
#define SIA__PC2 CYREG_PRT3_PC2
#define SIA__PORT 3u
#define SIA__PS CYREG_PRT3_PS
#define SIA__SHIFT 4

/* SIP */
#define SIP__0__DM__MASK 0x38000u
#define SIP__0__DM__SHIFT 15
#define SIP__0__DR CYREG_PRT3_DR
#define SIP__0__HSIOM CYREG_HSIOM_PORT_SEL3
#define SIP__0__HSIOM_MASK 0x00F00000u
#define SIP__0__HSIOM_SHIFT 20u
#define SIP__0__INTCFG CYREG_PRT3_INTCFG
#define SIP__0__INTSTAT CYREG_PRT3_INTSTAT
#define SIP__0__MASK 0x20u
#define SIP__0__PA__CFG0 CYREG_UDB_PA3_CFG0
#define SIP__0__PA__CFG1 CYREG_UDB_PA3_CFG1
#define SIP__0__PA__CFG10 CYREG_UDB_PA3_CFG10
#define SIP__0__PA__CFG11 CYREG_UDB_PA3_CFG11
#define SIP__0__PA__CFG12 CYREG_UDB_PA3_CFG12
#define SIP__0__PA__CFG13 CYREG_UDB_PA3_CFG13
#define SIP__0__PA__CFG14 CYREG_UDB_PA3_CFG14
#define SIP__0__PA__CFG2 CYREG_UDB_PA3_CFG2
#define SIP__0__PA__CFG3 CYREG_UDB_PA3_CFG3
#define SIP__0__PA__CFG4 CYREG_UDB_PA3_CFG4
#define SIP__0__PA__CFG5 CYREG_UDB_PA3_CFG5
#define SIP__0__PA__CFG6 CYREG_UDB_PA3_CFG6
#define SIP__0__PA__CFG7 CYREG_UDB_PA3_CFG7
#define SIP__0__PA__CFG8 CYREG_UDB_PA3_CFG8
#define SIP__0__PA__CFG9 CYREG_UDB_PA3_CFG9
#define SIP__0__PC CYREG_PRT3_PC
#define SIP__0__PC2 CYREG_PRT3_PC2
#define SIP__0__PORT 3u
#define SIP__0__PS CYREG_PRT3_PS
#define SIP__0__SHIFT 5
#define SIP__DR CYREG_PRT3_DR
#define SIP__INTCFG CYREG_PRT3_INTCFG
#define SIP__INTSTAT CYREG_PRT3_INTSTAT
#define SIP__MASK 0x20u
#define SIP__PA__CFG0 CYREG_UDB_PA3_CFG0
#define SIP__PA__CFG1 CYREG_UDB_PA3_CFG1
#define SIP__PA__CFG10 CYREG_UDB_PA3_CFG10
#define SIP__PA__CFG11 CYREG_UDB_PA3_CFG11
#define SIP__PA__CFG12 CYREG_UDB_PA3_CFG12
#define SIP__PA__CFG13 CYREG_UDB_PA3_CFG13
#define SIP__PA__CFG14 CYREG_UDB_PA3_CFG14
#define SIP__PA__CFG2 CYREG_UDB_PA3_CFG2
#define SIP__PA__CFG3 CYREG_UDB_PA3_CFG3
#define SIP__PA__CFG4 CYREG_UDB_PA3_CFG4
#define SIP__PA__CFG5 CYREG_UDB_PA3_CFG5
#define SIP__PA__CFG6 CYREG_UDB_PA3_CFG6
#define SIP__PA__CFG7 CYREG_UDB_PA3_CFG7
#define SIP__PA__CFG8 CYREG_UDB_PA3_CFG8
#define SIP__PA__CFG9 CYREG_UDB_PA3_CFG9
#define SIP__PC CYREG_PRT3_PC
#define SIP__PC2 CYREG_PRT3_PC2
#define SIP__PORT 3u
#define SIP__PS CYREG_PRT3_PS
#define SIP__SHIFT 5

/* AD_H */
#define AD_H__0__DM__MASK 0x07u
#define AD_H__0__DM__SHIFT 0
#define AD_H__0__DR CYREG_PRT0_DR
#define AD_H__0__HSIOM CYREG_HSIOM_PORT_SEL0
#define AD_H__0__HSIOM_MASK 0x0000000Fu
#define AD_H__0__HSIOM_SHIFT 0u
#define AD_H__0__INTCFG CYREG_PRT0_INTCFG
#define AD_H__0__INTSTAT CYREG_PRT0_INTSTAT
#define AD_H__0__MASK 0x01u
#define AD_H__0__PA__CFG0 CYREG_UDB_PA0_CFG0
#define AD_H__0__PA__CFG1 CYREG_UDB_PA0_CFG1
#define AD_H__0__PA__CFG10 CYREG_UDB_PA0_CFG10
#define AD_H__0__PA__CFG11 CYREG_UDB_PA0_CFG11
#define AD_H__0__PA__CFG12 CYREG_UDB_PA0_CFG12
#define AD_H__0__PA__CFG13 CYREG_UDB_PA0_CFG13
#define AD_H__0__PA__CFG14 CYREG_UDB_PA0_CFG14
#define AD_H__0__PA__CFG2 CYREG_UDB_PA0_CFG2
#define AD_H__0__PA__CFG3 CYREG_UDB_PA0_CFG3
#define AD_H__0__PA__CFG4 CYREG_UDB_PA0_CFG4
#define AD_H__0__PA__CFG5 CYREG_UDB_PA0_CFG5
#define AD_H__0__PA__CFG6 CYREG_UDB_PA0_CFG6
#define AD_H__0__PA__CFG7 CYREG_UDB_PA0_CFG7
#define AD_H__0__PA__CFG8 CYREG_UDB_PA0_CFG8
#define AD_H__0__PA__CFG9 CYREG_UDB_PA0_CFG9
#define AD_H__0__PC CYREG_PRT0_PC
#define AD_H__0__PC2 CYREG_PRT0_PC2
#define AD_H__0__PORT 0u
#define AD_H__0__PS CYREG_PRT0_PS
#define AD_H__0__SHIFT 0
#define AD_H__1__DM__MASK 0x38u
#define AD_H__1__DM__SHIFT 3
#define AD_H__1__DR CYREG_PRT0_DR
#define AD_H__1__HSIOM CYREG_HSIOM_PORT_SEL0
#define AD_H__1__HSIOM_MASK 0x000000F0u
#define AD_H__1__HSIOM_SHIFT 4u
#define AD_H__1__INTCFG CYREG_PRT0_INTCFG
#define AD_H__1__INTSTAT CYREG_PRT0_INTSTAT
#define AD_H__1__MASK 0x02u
#define AD_H__1__PA__CFG0 CYREG_UDB_PA0_CFG0
#define AD_H__1__PA__CFG1 CYREG_UDB_PA0_CFG1
#define AD_H__1__PA__CFG10 CYREG_UDB_PA0_CFG10
#define AD_H__1__PA__CFG11 CYREG_UDB_PA0_CFG11
#define AD_H__1__PA__CFG12 CYREG_UDB_PA0_CFG12
#define AD_H__1__PA__CFG13 CYREG_UDB_PA0_CFG13
#define AD_H__1__PA__CFG14 CYREG_UDB_PA0_CFG14
#define AD_H__1__PA__CFG2 CYREG_UDB_PA0_CFG2
#define AD_H__1__PA__CFG3 CYREG_UDB_PA0_CFG3
#define AD_H__1__PA__CFG4 CYREG_UDB_PA0_CFG4
#define AD_H__1__PA__CFG5 CYREG_UDB_PA0_CFG5
#define AD_H__1__PA__CFG6 CYREG_UDB_PA0_CFG6
#define AD_H__1__PA__CFG7 CYREG_UDB_PA0_CFG7
#define AD_H__1__PA__CFG8 CYREG_UDB_PA0_CFG8
#define AD_H__1__PA__CFG9 CYREG_UDB_PA0_CFG9
#define AD_H__1__PC CYREG_PRT0_PC
#define AD_H__1__PC2 CYREG_PRT0_PC2
#define AD_H__1__PORT 0u
#define AD_H__1__PS CYREG_PRT0_PS
#define AD_H__1__SHIFT 1
#define AD_H__2__DM__MASK 0x1C0u
#define AD_H__2__DM__SHIFT 6
#define AD_H__2__DR CYREG_PRT0_DR
#define AD_H__2__HSIOM CYREG_HSIOM_PORT_SEL0
#define AD_H__2__HSIOM_MASK 0x00000F00u
#define AD_H__2__HSIOM_SHIFT 8u
#define AD_H__2__INTCFG CYREG_PRT0_INTCFG
#define AD_H__2__INTSTAT CYREG_PRT0_INTSTAT
#define AD_H__2__MASK 0x04u
#define AD_H__2__PA__CFG0 CYREG_UDB_PA0_CFG0
#define AD_H__2__PA__CFG1 CYREG_UDB_PA0_CFG1
#define AD_H__2__PA__CFG10 CYREG_UDB_PA0_CFG10
#define AD_H__2__PA__CFG11 CYREG_UDB_PA0_CFG11
#define AD_H__2__PA__CFG12 CYREG_UDB_PA0_CFG12
#define AD_H__2__PA__CFG13 CYREG_UDB_PA0_CFG13
#define AD_H__2__PA__CFG14 CYREG_UDB_PA0_CFG14
#define AD_H__2__PA__CFG2 CYREG_UDB_PA0_CFG2
#define AD_H__2__PA__CFG3 CYREG_UDB_PA0_CFG3
#define AD_H__2__PA__CFG4 CYREG_UDB_PA0_CFG4
#define AD_H__2__PA__CFG5 CYREG_UDB_PA0_CFG5
#define AD_H__2__PA__CFG6 CYREG_UDB_PA0_CFG6
#define AD_H__2__PA__CFG7 CYREG_UDB_PA0_CFG7
#define AD_H__2__PA__CFG8 CYREG_UDB_PA0_CFG8
#define AD_H__2__PA__CFG9 CYREG_UDB_PA0_CFG9
#define AD_H__2__PC CYREG_PRT0_PC
#define AD_H__2__PC2 CYREG_PRT0_PC2
#define AD_H__2__PORT 0u
#define AD_H__2__PS CYREG_PRT0_PS
#define AD_H__2__SHIFT 2
#define AD_H__3__DM__MASK 0xE00u
#define AD_H__3__DM__SHIFT 9
#define AD_H__3__DR CYREG_PRT0_DR
#define AD_H__3__HSIOM CYREG_HSIOM_PORT_SEL0
#define AD_H__3__HSIOM_MASK 0x0000F000u
#define AD_H__3__HSIOM_SHIFT 12u
#define AD_H__3__INTCFG CYREG_PRT0_INTCFG
#define AD_H__3__INTSTAT CYREG_PRT0_INTSTAT
#define AD_H__3__MASK 0x08u
#define AD_H__3__PA__CFG0 CYREG_UDB_PA0_CFG0
#define AD_H__3__PA__CFG1 CYREG_UDB_PA0_CFG1
#define AD_H__3__PA__CFG10 CYREG_UDB_PA0_CFG10
#define AD_H__3__PA__CFG11 CYREG_UDB_PA0_CFG11
#define AD_H__3__PA__CFG12 CYREG_UDB_PA0_CFG12
#define AD_H__3__PA__CFG13 CYREG_UDB_PA0_CFG13
#define AD_H__3__PA__CFG14 CYREG_UDB_PA0_CFG14
#define AD_H__3__PA__CFG2 CYREG_UDB_PA0_CFG2
#define AD_H__3__PA__CFG3 CYREG_UDB_PA0_CFG3
#define AD_H__3__PA__CFG4 CYREG_UDB_PA0_CFG4
#define AD_H__3__PA__CFG5 CYREG_UDB_PA0_CFG5
#define AD_H__3__PA__CFG6 CYREG_UDB_PA0_CFG6
#define AD_H__3__PA__CFG7 CYREG_UDB_PA0_CFG7
#define AD_H__3__PA__CFG8 CYREG_UDB_PA0_CFG8
#define AD_H__3__PA__CFG9 CYREG_UDB_PA0_CFG9
#define AD_H__3__PC CYREG_PRT0_PC
#define AD_H__3__PC2 CYREG_PRT0_PC2
#define AD_H__3__PORT 0u
#define AD_H__3__PS CYREG_PRT0_PS
#define AD_H__3__SHIFT 3
#define AD_H__4__DM__MASK 0x7000u
#define AD_H__4__DM__SHIFT 12
#define AD_H__4__DR CYREG_PRT0_DR
#define AD_H__4__HSIOM CYREG_HSIOM_PORT_SEL0
#define AD_H__4__HSIOM_MASK 0x000F0000u
#define AD_H__4__HSIOM_SHIFT 16u
#define AD_H__4__INTCFG CYREG_PRT0_INTCFG
#define AD_H__4__INTSTAT CYREG_PRT0_INTSTAT
#define AD_H__4__MASK 0x10u
#define AD_H__4__PA__CFG0 CYREG_UDB_PA0_CFG0
#define AD_H__4__PA__CFG1 CYREG_UDB_PA0_CFG1
#define AD_H__4__PA__CFG10 CYREG_UDB_PA0_CFG10
#define AD_H__4__PA__CFG11 CYREG_UDB_PA0_CFG11
#define AD_H__4__PA__CFG12 CYREG_UDB_PA0_CFG12
#define AD_H__4__PA__CFG13 CYREG_UDB_PA0_CFG13
#define AD_H__4__PA__CFG14 CYREG_UDB_PA0_CFG14
#define AD_H__4__PA__CFG2 CYREG_UDB_PA0_CFG2
#define AD_H__4__PA__CFG3 CYREG_UDB_PA0_CFG3
#define AD_H__4__PA__CFG4 CYREG_UDB_PA0_CFG4
#define AD_H__4__PA__CFG5 CYREG_UDB_PA0_CFG5
#define AD_H__4__PA__CFG6 CYREG_UDB_PA0_CFG6
#define AD_H__4__PA__CFG7 CYREG_UDB_PA0_CFG7
#define AD_H__4__PA__CFG8 CYREG_UDB_PA0_CFG8
#define AD_H__4__PA__CFG9 CYREG_UDB_PA0_CFG9
#define AD_H__4__PC CYREG_PRT0_PC
#define AD_H__4__PC2 CYREG_PRT0_PC2
#define AD_H__4__PORT 0u
#define AD_H__4__PS CYREG_PRT0_PS
#define AD_H__4__SHIFT 4
#define AD_H__5__DM__MASK 0x38000u
#define AD_H__5__DM__SHIFT 15
#define AD_H__5__DR CYREG_PRT0_DR
#define AD_H__5__HSIOM CYREG_HSIOM_PORT_SEL0
#define AD_H__5__HSIOM_MASK 0x00F00000u
#define AD_H__5__HSIOM_SHIFT 20u
#define AD_H__5__INTCFG CYREG_PRT0_INTCFG
#define AD_H__5__INTSTAT CYREG_PRT0_INTSTAT
#define AD_H__5__MASK 0x20u
#define AD_H__5__PA__CFG0 CYREG_UDB_PA0_CFG0
#define AD_H__5__PA__CFG1 CYREG_UDB_PA0_CFG1
#define AD_H__5__PA__CFG10 CYREG_UDB_PA0_CFG10
#define AD_H__5__PA__CFG11 CYREG_UDB_PA0_CFG11
#define AD_H__5__PA__CFG12 CYREG_UDB_PA0_CFG12
#define AD_H__5__PA__CFG13 CYREG_UDB_PA0_CFG13
#define AD_H__5__PA__CFG14 CYREG_UDB_PA0_CFG14
#define AD_H__5__PA__CFG2 CYREG_UDB_PA0_CFG2
#define AD_H__5__PA__CFG3 CYREG_UDB_PA0_CFG3
#define AD_H__5__PA__CFG4 CYREG_UDB_PA0_CFG4
#define AD_H__5__PA__CFG5 CYREG_UDB_PA0_CFG5
#define AD_H__5__PA__CFG6 CYREG_UDB_PA0_CFG6
#define AD_H__5__PA__CFG7 CYREG_UDB_PA0_CFG7
#define AD_H__5__PA__CFG8 CYREG_UDB_PA0_CFG8
#define AD_H__5__PA__CFG9 CYREG_UDB_PA0_CFG9
#define AD_H__5__PC CYREG_PRT0_PC
#define AD_H__5__PC2 CYREG_PRT0_PC2
#define AD_H__5__PORT 0u
#define AD_H__5__PS CYREG_PRT0_PS
#define AD_H__5__SHIFT 5
#define AD_H__6__DM__MASK 0x1C0000u
#define AD_H__6__DM__SHIFT 18
#define AD_H__6__DR CYREG_PRT0_DR
#define AD_H__6__HSIOM CYREG_HSIOM_PORT_SEL0
#define AD_H__6__HSIOM_MASK 0x0F000000u
#define AD_H__6__HSIOM_SHIFT 24u
#define AD_H__6__INTCFG CYREG_PRT0_INTCFG
#define AD_H__6__INTSTAT CYREG_PRT0_INTSTAT
#define AD_H__6__MASK 0x40u
#define AD_H__6__PA__CFG0 CYREG_UDB_PA0_CFG0
#define AD_H__6__PA__CFG1 CYREG_UDB_PA0_CFG1
#define AD_H__6__PA__CFG10 CYREG_UDB_PA0_CFG10
#define AD_H__6__PA__CFG11 CYREG_UDB_PA0_CFG11
#define AD_H__6__PA__CFG12 CYREG_UDB_PA0_CFG12
#define AD_H__6__PA__CFG13 CYREG_UDB_PA0_CFG13
#define AD_H__6__PA__CFG14 CYREG_UDB_PA0_CFG14
#define AD_H__6__PA__CFG2 CYREG_UDB_PA0_CFG2
#define AD_H__6__PA__CFG3 CYREG_UDB_PA0_CFG3
#define AD_H__6__PA__CFG4 CYREG_UDB_PA0_CFG4
#define AD_H__6__PA__CFG5 CYREG_UDB_PA0_CFG5
#define AD_H__6__PA__CFG6 CYREG_UDB_PA0_CFG6
#define AD_H__6__PA__CFG7 CYREG_UDB_PA0_CFG7
#define AD_H__6__PA__CFG8 CYREG_UDB_PA0_CFG8
#define AD_H__6__PA__CFG9 CYREG_UDB_PA0_CFG9
#define AD_H__6__PC CYREG_PRT0_PC
#define AD_H__6__PC2 CYREG_PRT0_PC2
#define AD_H__6__PORT 0u
#define AD_H__6__PS CYREG_PRT0_PS
#define AD_H__6__SHIFT 6
#define AD_H__7__DM__MASK 0xE00000u
#define AD_H__7__DM__SHIFT 21
#define AD_H__7__DR CYREG_PRT0_DR
#define AD_H__7__HSIOM CYREG_HSIOM_PORT_SEL0
#define AD_H__7__HSIOM_MASK 0xF0000000u
#define AD_H__7__HSIOM_SHIFT 28u
#define AD_H__7__INTCFG CYREG_PRT0_INTCFG
#define AD_H__7__INTSTAT CYREG_PRT0_INTSTAT
#define AD_H__7__MASK 0x80u
#define AD_H__7__PA__CFG0 CYREG_UDB_PA0_CFG0
#define AD_H__7__PA__CFG1 CYREG_UDB_PA0_CFG1
#define AD_H__7__PA__CFG10 CYREG_UDB_PA0_CFG10
#define AD_H__7__PA__CFG11 CYREG_UDB_PA0_CFG11
#define AD_H__7__PA__CFG12 CYREG_UDB_PA0_CFG12
#define AD_H__7__PA__CFG13 CYREG_UDB_PA0_CFG13
#define AD_H__7__PA__CFG14 CYREG_UDB_PA0_CFG14
#define AD_H__7__PA__CFG2 CYREG_UDB_PA0_CFG2
#define AD_H__7__PA__CFG3 CYREG_UDB_PA0_CFG3
#define AD_H__7__PA__CFG4 CYREG_UDB_PA0_CFG4
#define AD_H__7__PA__CFG5 CYREG_UDB_PA0_CFG5
#define AD_H__7__PA__CFG6 CYREG_UDB_PA0_CFG6
#define AD_H__7__PA__CFG7 CYREG_UDB_PA0_CFG7
#define AD_H__7__PA__CFG8 CYREG_UDB_PA0_CFG8
#define AD_H__7__PA__CFG9 CYREG_UDB_PA0_CFG9
#define AD_H__7__PC CYREG_PRT0_PC
#define AD_H__7__PC2 CYREG_PRT0_PC2
#define AD_H__7__PORT 0u
#define AD_H__7__PS CYREG_PRT0_PS
#define AD_H__7__SHIFT 7
#define AD_H__DR CYREG_PRT0_DR
#define AD_H__INTCFG CYREG_PRT0_INTCFG
#define AD_H__INTSTAT CYREG_PRT0_INTSTAT
#define AD_H__MASK 0xFFu
#define AD_H__PA__CFG0 CYREG_UDB_PA0_CFG0
#define AD_H__PA__CFG1 CYREG_UDB_PA0_CFG1
#define AD_H__PA__CFG10 CYREG_UDB_PA0_CFG10
#define AD_H__PA__CFG11 CYREG_UDB_PA0_CFG11
#define AD_H__PA__CFG12 CYREG_UDB_PA0_CFG12
#define AD_H__PA__CFG13 CYREG_UDB_PA0_CFG13
#define AD_H__PA__CFG14 CYREG_UDB_PA0_CFG14
#define AD_H__PA__CFG2 CYREG_UDB_PA0_CFG2
#define AD_H__PA__CFG3 CYREG_UDB_PA0_CFG3
#define AD_H__PA__CFG4 CYREG_UDB_PA0_CFG4
#define AD_H__PA__CFG5 CYREG_UDB_PA0_CFG5
#define AD_H__PA__CFG6 CYREG_UDB_PA0_CFG6
#define AD_H__PA__CFG7 CYREG_UDB_PA0_CFG7
#define AD_H__PA__CFG8 CYREG_UDB_PA0_CFG8
#define AD_H__PA__CFG9 CYREG_UDB_PA0_CFG9
#define AD_H__PC CYREG_PRT0_PC
#define AD_H__PC2 CYREG_PRT0_PC2
#define AD_H__PORT 0u
#define AD_H__PS CYREG_PRT0_PS
#define AD_H__SHIFT 0

/* AD_L */
#define AD_L__0__DM__MASK 0x07u
#define AD_L__0__DM__SHIFT 0
#define AD_L__0__DR CYREG_PRT2_DR
#define AD_L__0__HSIOM CYREG_HSIOM_PORT_SEL2
#define AD_L__0__HSIOM_MASK 0x0000000Fu
#define AD_L__0__HSIOM_SHIFT 0u
#define AD_L__0__INTCFG CYREG_PRT2_INTCFG
#define AD_L__0__INTSTAT CYREG_PRT2_INTSTAT
#define AD_L__0__MASK 0x01u
#define AD_L__0__PA__CFG0 CYREG_UDB_PA2_CFG0
#define AD_L__0__PA__CFG1 CYREG_UDB_PA2_CFG1
#define AD_L__0__PA__CFG10 CYREG_UDB_PA2_CFG10
#define AD_L__0__PA__CFG11 CYREG_UDB_PA2_CFG11
#define AD_L__0__PA__CFG12 CYREG_UDB_PA2_CFG12
#define AD_L__0__PA__CFG13 CYREG_UDB_PA2_CFG13
#define AD_L__0__PA__CFG14 CYREG_UDB_PA2_CFG14
#define AD_L__0__PA__CFG2 CYREG_UDB_PA2_CFG2
#define AD_L__0__PA__CFG3 CYREG_UDB_PA2_CFG3
#define AD_L__0__PA__CFG4 CYREG_UDB_PA2_CFG4
#define AD_L__0__PA__CFG5 CYREG_UDB_PA2_CFG5
#define AD_L__0__PA__CFG6 CYREG_UDB_PA2_CFG6
#define AD_L__0__PA__CFG7 CYREG_UDB_PA2_CFG7
#define AD_L__0__PA__CFG8 CYREG_UDB_PA2_CFG8
#define AD_L__0__PA__CFG9 CYREG_UDB_PA2_CFG9
#define AD_L__0__PC CYREG_PRT2_PC
#define AD_L__0__PC2 CYREG_PRT2_PC2
#define AD_L__0__PORT 2u
#define AD_L__0__PS CYREG_PRT2_PS
#define AD_L__0__SHIFT 0
#define AD_L__1__DM__MASK 0x38u
#define AD_L__1__DM__SHIFT 3
#define AD_L__1__DR CYREG_PRT2_DR
#define AD_L__1__HSIOM CYREG_HSIOM_PORT_SEL2
#define AD_L__1__HSIOM_MASK 0x000000F0u
#define AD_L__1__HSIOM_SHIFT 4u
#define AD_L__1__INTCFG CYREG_PRT2_INTCFG
#define AD_L__1__INTSTAT CYREG_PRT2_INTSTAT
#define AD_L__1__MASK 0x02u
#define AD_L__1__PA__CFG0 CYREG_UDB_PA2_CFG0
#define AD_L__1__PA__CFG1 CYREG_UDB_PA2_CFG1
#define AD_L__1__PA__CFG10 CYREG_UDB_PA2_CFG10
#define AD_L__1__PA__CFG11 CYREG_UDB_PA2_CFG11
#define AD_L__1__PA__CFG12 CYREG_UDB_PA2_CFG12
#define AD_L__1__PA__CFG13 CYREG_UDB_PA2_CFG13
#define AD_L__1__PA__CFG14 CYREG_UDB_PA2_CFG14
#define AD_L__1__PA__CFG2 CYREG_UDB_PA2_CFG2
#define AD_L__1__PA__CFG3 CYREG_UDB_PA2_CFG3
#define AD_L__1__PA__CFG4 CYREG_UDB_PA2_CFG4
#define AD_L__1__PA__CFG5 CYREG_UDB_PA2_CFG5
#define AD_L__1__PA__CFG6 CYREG_UDB_PA2_CFG6
#define AD_L__1__PA__CFG7 CYREG_UDB_PA2_CFG7
#define AD_L__1__PA__CFG8 CYREG_UDB_PA2_CFG8
#define AD_L__1__PA__CFG9 CYREG_UDB_PA2_CFG9
#define AD_L__1__PC CYREG_PRT2_PC
#define AD_L__1__PC2 CYREG_PRT2_PC2
#define AD_L__1__PORT 2u
#define AD_L__1__PS CYREG_PRT2_PS
#define AD_L__1__SHIFT 1
#define AD_L__2__DM__MASK 0x1C0u
#define AD_L__2__DM__SHIFT 6
#define AD_L__2__DR CYREG_PRT2_DR
#define AD_L__2__HSIOM CYREG_HSIOM_PORT_SEL2
#define AD_L__2__HSIOM_MASK 0x00000F00u
#define AD_L__2__HSIOM_SHIFT 8u
#define AD_L__2__INTCFG CYREG_PRT2_INTCFG
#define AD_L__2__INTSTAT CYREG_PRT2_INTSTAT
#define AD_L__2__MASK 0x04u
#define AD_L__2__PA__CFG0 CYREG_UDB_PA2_CFG0
#define AD_L__2__PA__CFG1 CYREG_UDB_PA2_CFG1
#define AD_L__2__PA__CFG10 CYREG_UDB_PA2_CFG10
#define AD_L__2__PA__CFG11 CYREG_UDB_PA2_CFG11
#define AD_L__2__PA__CFG12 CYREG_UDB_PA2_CFG12
#define AD_L__2__PA__CFG13 CYREG_UDB_PA2_CFG13
#define AD_L__2__PA__CFG14 CYREG_UDB_PA2_CFG14
#define AD_L__2__PA__CFG2 CYREG_UDB_PA2_CFG2
#define AD_L__2__PA__CFG3 CYREG_UDB_PA2_CFG3
#define AD_L__2__PA__CFG4 CYREG_UDB_PA2_CFG4
#define AD_L__2__PA__CFG5 CYREG_UDB_PA2_CFG5
#define AD_L__2__PA__CFG6 CYREG_UDB_PA2_CFG6
#define AD_L__2__PA__CFG7 CYREG_UDB_PA2_CFG7
#define AD_L__2__PA__CFG8 CYREG_UDB_PA2_CFG8
#define AD_L__2__PA__CFG9 CYREG_UDB_PA2_CFG9
#define AD_L__2__PC CYREG_PRT2_PC
#define AD_L__2__PC2 CYREG_PRT2_PC2
#define AD_L__2__PORT 2u
#define AD_L__2__PS CYREG_PRT2_PS
#define AD_L__2__SHIFT 2
#define AD_L__3__DM__MASK 0xE00u
#define AD_L__3__DM__SHIFT 9
#define AD_L__3__DR CYREG_PRT2_DR
#define AD_L__3__HSIOM CYREG_HSIOM_PORT_SEL2
#define AD_L__3__HSIOM_MASK 0x0000F000u
#define AD_L__3__HSIOM_SHIFT 12u
#define AD_L__3__INTCFG CYREG_PRT2_INTCFG
#define AD_L__3__INTSTAT CYREG_PRT2_INTSTAT
#define AD_L__3__MASK 0x08u
#define AD_L__3__PA__CFG0 CYREG_UDB_PA2_CFG0
#define AD_L__3__PA__CFG1 CYREG_UDB_PA2_CFG1
#define AD_L__3__PA__CFG10 CYREG_UDB_PA2_CFG10
#define AD_L__3__PA__CFG11 CYREG_UDB_PA2_CFG11
#define AD_L__3__PA__CFG12 CYREG_UDB_PA2_CFG12
#define AD_L__3__PA__CFG13 CYREG_UDB_PA2_CFG13
#define AD_L__3__PA__CFG14 CYREG_UDB_PA2_CFG14
#define AD_L__3__PA__CFG2 CYREG_UDB_PA2_CFG2
#define AD_L__3__PA__CFG3 CYREG_UDB_PA2_CFG3
#define AD_L__3__PA__CFG4 CYREG_UDB_PA2_CFG4
#define AD_L__3__PA__CFG5 CYREG_UDB_PA2_CFG5
#define AD_L__3__PA__CFG6 CYREG_UDB_PA2_CFG6
#define AD_L__3__PA__CFG7 CYREG_UDB_PA2_CFG7
#define AD_L__3__PA__CFG8 CYREG_UDB_PA2_CFG8
#define AD_L__3__PA__CFG9 CYREG_UDB_PA2_CFG9
#define AD_L__3__PC CYREG_PRT2_PC
#define AD_L__3__PC2 CYREG_PRT2_PC2
#define AD_L__3__PORT 2u
#define AD_L__3__PS CYREG_PRT2_PS
#define AD_L__3__SHIFT 3
#define AD_L__4__DM__MASK 0x7000u
#define AD_L__4__DM__SHIFT 12
#define AD_L__4__DR CYREG_PRT2_DR
#define AD_L__4__HSIOM CYREG_HSIOM_PORT_SEL2
#define AD_L__4__HSIOM_MASK 0x000F0000u
#define AD_L__4__HSIOM_SHIFT 16u
#define AD_L__4__INTCFG CYREG_PRT2_INTCFG
#define AD_L__4__INTSTAT CYREG_PRT2_INTSTAT
#define AD_L__4__MASK 0x10u
#define AD_L__4__PA__CFG0 CYREG_UDB_PA2_CFG0
#define AD_L__4__PA__CFG1 CYREG_UDB_PA2_CFG1
#define AD_L__4__PA__CFG10 CYREG_UDB_PA2_CFG10
#define AD_L__4__PA__CFG11 CYREG_UDB_PA2_CFG11
#define AD_L__4__PA__CFG12 CYREG_UDB_PA2_CFG12
#define AD_L__4__PA__CFG13 CYREG_UDB_PA2_CFG13
#define AD_L__4__PA__CFG14 CYREG_UDB_PA2_CFG14
#define AD_L__4__PA__CFG2 CYREG_UDB_PA2_CFG2
#define AD_L__4__PA__CFG3 CYREG_UDB_PA2_CFG3
#define AD_L__4__PA__CFG4 CYREG_UDB_PA2_CFG4
#define AD_L__4__PA__CFG5 CYREG_UDB_PA2_CFG5
#define AD_L__4__PA__CFG6 CYREG_UDB_PA2_CFG6
#define AD_L__4__PA__CFG7 CYREG_UDB_PA2_CFG7
#define AD_L__4__PA__CFG8 CYREG_UDB_PA2_CFG8
#define AD_L__4__PA__CFG9 CYREG_UDB_PA2_CFG9
#define AD_L__4__PC CYREG_PRT2_PC
#define AD_L__4__PC2 CYREG_PRT2_PC2
#define AD_L__4__PORT 2u
#define AD_L__4__PS CYREG_PRT2_PS
#define AD_L__4__SHIFT 4
#define AD_L__5__DM__MASK 0x38000u
#define AD_L__5__DM__SHIFT 15
#define AD_L__5__DR CYREG_PRT2_DR
#define AD_L__5__HSIOM CYREG_HSIOM_PORT_SEL2
#define AD_L__5__HSIOM_MASK 0x00F00000u
#define AD_L__5__HSIOM_SHIFT 20u
#define AD_L__5__INTCFG CYREG_PRT2_INTCFG
#define AD_L__5__INTSTAT CYREG_PRT2_INTSTAT
#define AD_L__5__MASK 0x20u
#define AD_L__5__PA__CFG0 CYREG_UDB_PA2_CFG0
#define AD_L__5__PA__CFG1 CYREG_UDB_PA2_CFG1
#define AD_L__5__PA__CFG10 CYREG_UDB_PA2_CFG10
#define AD_L__5__PA__CFG11 CYREG_UDB_PA2_CFG11
#define AD_L__5__PA__CFG12 CYREG_UDB_PA2_CFG12
#define AD_L__5__PA__CFG13 CYREG_UDB_PA2_CFG13
#define AD_L__5__PA__CFG14 CYREG_UDB_PA2_CFG14
#define AD_L__5__PA__CFG2 CYREG_UDB_PA2_CFG2
#define AD_L__5__PA__CFG3 CYREG_UDB_PA2_CFG3
#define AD_L__5__PA__CFG4 CYREG_UDB_PA2_CFG4
#define AD_L__5__PA__CFG5 CYREG_UDB_PA2_CFG5
#define AD_L__5__PA__CFG6 CYREG_UDB_PA2_CFG6
#define AD_L__5__PA__CFG7 CYREG_UDB_PA2_CFG7
#define AD_L__5__PA__CFG8 CYREG_UDB_PA2_CFG8
#define AD_L__5__PA__CFG9 CYREG_UDB_PA2_CFG9
#define AD_L__5__PC CYREG_PRT2_PC
#define AD_L__5__PC2 CYREG_PRT2_PC2
#define AD_L__5__PORT 2u
#define AD_L__5__PS CYREG_PRT2_PS
#define AD_L__5__SHIFT 5
#define AD_L__6__DM__MASK 0x1C0000u
#define AD_L__6__DM__SHIFT 18
#define AD_L__6__DR CYREG_PRT2_DR
#define AD_L__6__HSIOM CYREG_HSIOM_PORT_SEL2
#define AD_L__6__HSIOM_MASK 0x0F000000u
#define AD_L__6__HSIOM_SHIFT 24u
#define AD_L__6__INTCFG CYREG_PRT2_INTCFG
#define AD_L__6__INTSTAT CYREG_PRT2_INTSTAT
#define AD_L__6__MASK 0x40u
#define AD_L__6__PA__CFG0 CYREG_UDB_PA2_CFG0
#define AD_L__6__PA__CFG1 CYREG_UDB_PA2_CFG1
#define AD_L__6__PA__CFG10 CYREG_UDB_PA2_CFG10
#define AD_L__6__PA__CFG11 CYREG_UDB_PA2_CFG11
#define AD_L__6__PA__CFG12 CYREG_UDB_PA2_CFG12
#define AD_L__6__PA__CFG13 CYREG_UDB_PA2_CFG13
#define AD_L__6__PA__CFG14 CYREG_UDB_PA2_CFG14
#define AD_L__6__PA__CFG2 CYREG_UDB_PA2_CFG2
#define AD_L__6__PA__CFG3 CYREG_UDB_PA2_CFG3
#define AD_L__6__PA__CFG4 CYREG_UDB_PA2_CFG4
#define AD_L__6__PA__CFG5 CYREG_UDB_PA2_CFG5
#define AD_L__6__PA__CFG6 CYREG_UDB_PA2_CFG6
#define AD_L__6__PA__CFG7 CYREG_UDB_PA2_CFG7
#define AD_L__6__PA__CFG8 CYREG_UDB_PA2_CFG8
#define AD_L__6__PA__CFG9 CYREG_UDB_PA2_CFG9
#define AD_L__6__PC CYREG_PRT2_PC
#define AD_L__6__PC2 CYREG_PRT2_PC2
#define AD_L__6__PORT 2u
#define AD_L__6__PS CYREG_PRT2_PS
#define AD_L__6__SHIFT 6
#define AD_L__7__DM__MASK 0xE00000u
#define AD_L__7__DM__SHIFT 21
#define AD_L__7__DR CYREG_PRT2_DR
#define AD_L__7__HSIOM CYREG_HSIOM_PORT_SEL2
#define AD_L__7__HSIOM_MASK 0xF0000000u
#define AD_L__7__HSIOM_SHIFT 28u
#define AD_L__7__INTCFG CYREG_PRT2_INTCFG
#define AD_L__7__INTSTAT CYREG_PRT2_INTSTAT
#define AD_L__7__MASK 0x80u
#define AD_L__7__PA__CFG0 CYREG_UDB_PA2_CFG0
#define AD_L__7__PA__CFG1 CYREG_UDB_PA2_CFG1
#define AD_L__7__PA__CFG10 CYREG_UDB_PA2_CFG10
#define AD_L__7__PA__CFG11 CYREG_UDB_PA2_CFG11
#define AD_L__7__PA__CFG12 CYREG_UDB_PA2_CFG12
#define AD_L__7__PA__CFG13 CYREG_UDB_PA2_CFG13
#define AD_L__7__PA__CFG14 CYREG_UDB_PA2_CFG14
#define AD_L__7__PA__CFG2 CYREG_UDB_PA2_CFG2
#define AD_L__7__PA__CFG3 CYREG_UDB_PA2_CFG3
#define AD_L__7__PA__CFG4 CYREG_UDB_PA2_CFG4
#define AD_L__7__PA__CFG5 CYREG_UDB_PA2_CFG5
#define AD_L__7__PA__CFG6 CYREG_UDB_PA2_CFG6
#define AD_L__7__PA__CFG7 CYREG_UDB_PA2_CFG7
#define AD_L__7__PA__CFG8 CYREG_UDB_PA2_CFG8
#define AD_L__7__PA__CFG9 CYREG_UDB_PA2_CFG9
#define AD_L__7__PC CYREG_PRT2_PC
#define AD_L__7__PC2 CYREG_PRT2_PC2
#define AD_L__7__PORT 2u
#define AD_L__7__PS CYREG_PRT2_PS
#define AD_L__7__SHIFT 7
#define AD_L__DR CYREG_PRT2_DR
#define AD_L__INTCFG CYREG_PRT2_INTCFG
#define AD_L__INTSTAT CYREG_PRT2_INTSTAT
#define AD_L__MASK 0xFFu
#define AD_L__PA__CFG0 CYREG_UDB_PA2_CFG0
#define AD_L__PA__CFG1 CYREG_UDB_PA2_CFG1
#define AD_L__PA__CFG10 CYREG_UDB_PA2_CFG10
#define AD_L__PA__CFG11 CYREG_UDB_PA2_CFG11
#define AD_L__PA__CFG12 CYREG_UDB_PA2_CFG12
#define AD_L__PA__CFG13 CYREG_UDB_PA2_CFG13
#define AD_L__PA__CFG14 CYREG_UDB_PA2_CFG14
#define AD_L__PA__CFG2 CYREG_UDB_PA2_CFG2
#define AD_L__PA__CFG3 CYREG_UDB_PA2_CFG3
#define AD_L__PA__CFG4 CYREG_UDB_PA2_CFG4
#define AD_L__PA__CFG5 CYREG_UDB_PA2_CFG5
#define AD_L__PA__CFG6 CYREG_UDB_PA2_CFG6
#define AD_L__PA__CFG7 CYREG_UDB_PA2_CFG7
#define AD_L__PA__CFG8 CYREG_UDB_PA2_CFG8
#define AD_L__PA__CFG9 CYREG_UDB_PA2_CFG9
#define AD_L__PC CYREG_PRT2_PC
#define AD_L__PC2 CYREG_PRT2_PC2
#define AD_L__PORT 2u
#define AD_L__PS CYREG_PRT2_PS
#define AD_L__SHIFT 0

/* BYTE */
#define BYTE__0__DM__MASK 0x38000u
#define BYTE__0__DM__SHIFT 15
#define BYTE__0__DR CYREG_PRT1_DR
#define BYTE__0__HSIOM CYREG_HSIOM_PORT_SEL1
#define BYTE__0__HSIOM_MASK 0x00F00000u
#define BYTE__0__HSIOM_SHIFT 20u
#define BYTE__0__INTCFG CYREG_PRT1_INTCFG
#define BYTE__0__INTSTAT CYREG_PRT1_INTSTAT
#define BYTE__0__MASK 0x20u
#define BYTE__0__PA__CFG0 CYREG_UDB_PA1_CFG0
#define BYTE__0__PA__CFG1 CYREG_UDB_PA1_CFG1
#define BYTE__0__PA__CFG10 CYREG_UDB_PA1_CFG10
#define BYTE__0__PA__CFG11 CYREG_UDB_PA1_CFG11
#define BYTE__0__PA__CFG12 CYREG_UDB_PA1_CFG12
#define BYTE__0__PA__CFG13 CYREG_UDB_PA1_CFG13
#define BYTE__0__PA__CFG14 CYREG_UDB_PA1_CFG14
#define BYTE__0__PA__CFG2 CYREG_UDB_PA1_CFG2
#define BYTE__0__PA__CFG3 CYREG_UDB_PA1_CFG3
#define BYTE__0__PA__CFG4 CYREG_UDB_PA1_CFG4
#define BYTE__0__PA__CFG5 CYREG_UDB_PA1_CFG5
#define BYTE__0__PA__CFG6 CYREG_UDB_PA1_CFG6
#define BYTE__0__PA__CFG7 CYREG_UDB_PA1_CFG7
#define BYTE__0__PA__CFG8 CYREG_UDB_PA1_CFG8
#define BYTE__0__PA__CFG9 CYREG_UDB_PA1_CFG9
#define BYTE__0__PC CYREG_PRT1_PC
#define BYTE__0__PC2 CYREG_PRT1_PC2
#define BYTE__0__PORT 1u
#define BYTE__0__PS CYREG_PRT1_PS
#define BYTE__0__SHIFT 5
#define BYTE__DR CYREG_PRT1_DR
#define BYTE__INTCFG CYREG_PRT1_INTCFG
#define BYTE__INTSTAT CYREG_PRT1_INTSTAT
#define BYTE__MASK 0x20u
#define BYTE__PA__CFG0 CYREG_UDB_PA1_CFG0
#define BYTE__PA__CFG1 CYREG_UDB_PA1_CFG1
#define BYTE__PA__CFG10 CYREG_UDB_PA1_CFG10
#define BYTE__PA__CFG11 CYREG_UDB_PA1_CFG11
#define BYTE__PA__CFG12 CYREG_UDB_PA1_CFG12
#define BYTE__PA__CFG13 CYREG_UDB_PA1_CFG13
#define BYTE__PA__CFG14 CYREG_UDB_PA1_CFG14
#define BYTE__PA__CFG2 CYREG_UDB_PA1_CFG2
#define BYTE__PA__CFG3 CYREG_UDB_PA1_CFG3
#define BYTE__PA__CFG4 CYREG_UDB_PA1_CFG4
#define BYTE__PA__CFG5 CYREG_UDB_PA1_CFG5
#define BYTE__PA__CFG6 CYREG_UDB_PA1_CFG6
#define BYTE__PA__CFG7 CYREG_UDB_PA1_CFG7
#define BYTE__PA__CFG8 CYREG_UDB_PA1_CFG8
#define BYTE__PA__CFG9 CYREG_UDB_PA1_CFG9
#define BYTE__PC CYREG_PRT1_PC
#define BYTE__PC2 CYREG_PRT1_PC2
#define BYTE__PORT 1u
#define BYTE__PS CYREG_PRT1_PS
#define BYTE__SHIFT 5

/* LED1 */
#define LED1__0__DM__MASK 0xE00u
#define LED1__0__DM__SHIFT 9
#define LED1__0__DR CYREG_PRT1_DR
#define LED1__0__HSIOM CYREG_HSIOM_PORT_SEL1
#define LED1__0__HSIOM_MASK 0x0000F000u
#define LED1__0__HSIOM_SHIFT 12u
#define LED1__0__INTCFG CYREG_PRT1_INTCFG
#define LED1__0__INTSTAT CYREG_PRT1_INTSTAT
#define LED1__0__MASK 0x08u
#define LED1__0__PA__CFG0 CYREG_UDB_PA1_CFG0
#define LED1__0__PA__CFG1 CYREG_UDB_PA1_CFG1
#define LED1__0__PA__CFG10 CYREG_UDB_PA1_CFG10
#define LED1__0__PA__CFG11 CYREG_UDB_PA1_CFG11
#define LED1__0__PA__CFG12 CYREG_UDB_PA1_CFG12
#define LED1__0__PA__CFG13 CYREG_UDB_PA1_CFG13
#define LED1__0__PA__CFG14 CYREG_UDB_PA1_CFG14
#define LED1__0__PA__CFG2 CYREG_UDB_PA1_CFG2
#define LED1__0__PA__CFG3 CYREG_UDB_PA1_CFG3
#define LED1__0__PA__CFG4 CYREG_UDB_PA1_CFG4
#define LED1__0__PA__CFG5 CYREG_UDB_PA1_CFG5
#define LED1__0__PA__CFG6 CYREG_UDB_PA1_CFG6
#define LED1__0__PA__CFG7 CYREG_UDB_PA1_CFG7
#define LED1__0__PA__CFG8 CYREG_UDB_PA1_CFG8
#define LED1__0__PA__CFG9 CYREG_UDB_PA1_CFG9
#define LED1__0__PC CYREG_PRT1_PC
#define LED1__0__PC2 CYREG_PRT1_PC2
#define LED1__0__PORT 1u
#define LED1__0__PS CYREG_PRT1_PS
#define LED1__0__SHIFT 3
#define LED1__DR CYREG_PRT1_DR
#define LED1__INTCFG CYREG_PRT1_INTCFG
#define LED1__INTSTAT CYREG_PRT1_INTSTAT
#define LED1__MASK 0x08u
#define LED1__PA__CFG0 CYREG_UDB_PA1_CFG0
#define LED1__PA__CFG1 CYREG_UDB_PA1_CFG1
#define LED1__PA__CFG10 CYREG_UDB_PA1_CFG10
#define LED1__PA__CFG11 CYREG_UDB_PA1_CFG11
#define LED1__PA__CFG12 CYREG_UDB_PA1_CFG12
#define LED1__PA__CFG13 CYREG_UDB_PA1_CFG13
#define LED1__PA__CFG14 CYREG_UDB_PA1_CFG14
#define LED1__PA__CFG2 CYREG_UDB_PA1_CFG2
#define LED1__PA__CFG3 CYREG_UDB_PA1_CFG3
#define LED1__PA__CFG4 CYREG_UDB_PA1_CFG4
#define LED1__PA__CFG5 CYREG_UDB_PA1_CFG5
#define LED1__PA__CFG6 CYREG_UDB_PA1_CFG6
#define LED1__PA__CFG7 CYREG_UDB_PA1_CFG7
#define LED1__PA__CFG8 CYREG_UDB_PA1_CFG8
#define LED1__PA__CFG9 CYREG_UDB_PA1_CFG9
#define LED1__PC CYREG_PRT1_PC
#define LED1__PC2 CYREG_PRT1_PC2
#define LED1__PORT 1u
#define LED1__PS CYREG_PRT1_PS
#define LED1__SHIFT 3

/* SPI_1_miso_m */
#define SPI_1_miso_m__0__DM__MASK 0x38u
#define SPI_1_miso_m__0__DM__SHIFT 3
#define SPI_1_miso_m__0__DR CYREG_PRT4_DR
#define SPI_1_miso_m__0__HSIOM CYREG_HSIOM_PORT_SEL4
#define SPI_1_miso_m__0__HSIOM_MASK 0x000000F0u
#define SPI_1_miso_m__0__HSIOM_SHIFT 4u
#define SPI_1_miso_m__0__INTCFG CYREG_PRT4_INTCFG
#define SPI_1_miso_m__0__INTSTAT CYREG_PRT4_INTSTAT
#define SPI_1_miso_m__0__MASK 0x02u
#define SPI_1_miso_m__0__PC CYREG_PRT4_PC
#define SPI_1_miso_m__0__PC2 CYREG_PRT4_PC2
#define SPI_1_miso_m__0__PORT 4u
#define SPI_1_miso_m__0__PS CYREG_PRT4_PS
#define SPI_1_miso_m__0__SHIFT 1
#define SPI_1_miso_m__DR CYREG_PRT4_DR
#define SPI_1_miso_m__INTCFG CYREG_PRT4_INTCFG
#define SPI_1_miso_m__INTSTAT CYREG_PRT4_INTSTAT
#define SPI_1_miso_m__MASK 0x02u
#define SPI_1_miso_m__PC CYREG_PRT4_PC
#define SPI_1_miso_m__PC2 CYREG_PRT4_PC2
#define SPI_1_miso_m__PORT 4u
#define SPI_1_miso_m__PS CYREG_PRT4_PS
#define SPI_1_miso_m__SHIFT 1

/* SPI_1_mosi_m */
#define SPI_1_mosi_m__0__DM__MASK 0x07u
#define SPI_1_mosi_m__0__DM__SHIFT 0
#define SPI_1_mosi_m__0__DR CYREG_PRT4_DR
#define SPI_1_mosi_m__0__HSIOM CYREG_HSIOM_PORT_SEL4
#define SPI_1_mosi_m__0__HSIOM_MASK 0x0000000Fu
#define SPI_1_mosi_m__0__HSIOM_SHIFT 0u
#define SPI_1_mosi_m__0__INTCFG CYREG_PRT4_INTCFG
#define SPI_1_mosi_m__0__INTSTAT CYREG_PRT4_INTSTAT
#define SPI_1_mosi_m__0__MASK 0x01u
#define SPI_1_mosi_m__0__PC CYREG_PRT4_PC
#define SPI_1_mosi_m__0__PC2 CYREG_PRT4_PC2
#define SPI_1_mosi_m__0__PORT 4u
#define SPI_1_mosi_m__0__PS CYREG_PRT4_PS
#define SPI_1_mosi_m__0__SHIFT 0
#define SPI_1_mosi_m__DR CYREG_PRT4_DR
#define SPI_1_mosi_m__INTCFG CYREG_PRT4_INTCFG
#define SPI_1_mosi_m__INTSTAT CYREG_PRT4_INTSTAT
#define SPI_1_mosi_m__MASK 0x01u
#define SPI_1_mosi_m__PC CYREG_PRT4_PC
#define SPI_1_mosi_m__PC2 CYREG_PRT4_PC2
#define SPI_1_mosi_m__PORT 4u
#define SPI_1_mosi_m__PS CYREG_PRT4_PS
#define SPI_1_mosi_m__SHIFT 0

/* SPI_1_SCB */
#define SPI_1_SCB__BIST_CONTROL CYREG_SCB0_BIST_CONTROL
#define SPI_1_SCB__BIST_DATA CYREG_SCB0_BIST_DATA
#define SPI_1_SCB__CTRL CYREG_SCB0_CTRL
#define SPI_1_SCB__EZ_DATA00 CYREG_SCB0_EZ_DATA00
#define SPI_1_SCB__EZ_DATA01 CYREG_SCB0_EZ_DATA01
#define SPI_1_SCB__EZ_DATA02 CYREG_SCB0_EZ_DATA02
#define SPI_1_SCB__EZ_DATA03 CYREG_SCB0_EZ_DATA03
#define SPI_1_SCB__EZ_DATA04 CYREG_SCB0_EZ_DATA04
#define SPI_1_SCB__EZ_DATA05 CYREG_SCB0_EZ_DATA05
#define SPI_1_SCB__EZ_DATA06 CYREG_SCB0_EZ_DATA06
#define SPI_1_SCB__EZ_DATA07 CYREG_SCB0_EZ_DATA07
#define SPI_1_SCB__EZ_DATA08 CYREG_SCB0_EZ_DATA08
#define SPI_1_SCB__EZ_DATA09 CYREG_SCB0_EZ_DATA09
#define SPI_1_SCB__EZ_DATA10 CYREG_SCB0_EZ_DATA10
#define SPI_1_SCB__EZ_DATA11 CYREG_SCB0_EZ_DATA11
#define SPI_1_SCB__EZ_DATA12 CYREG_SCB0_EZ_DATA12
#define SPI_1_SCB__EZ_DATA13 CYREG_SCB0_EZ_DATA13
#define SPI_1_SCB__EZ_DATA14 CYREG_SCB0_EZ_DATA14
#define SPI_1_SCB__EZ_DATA15 CYREG_SCB0_EZ_DATA15
#define SPI_1_SCB__EZ_DATA16 CYREG_SCB0_EZ_DATA16
#define SPI_1_SCB__EZ_DATA17 CYREG_SCB0_EZ_DATA17
#define SPI_1_SCB__EZ_DATA18 CYREG_SCB0_EZ_DATA18
#define SPI_1_SCB__EZ_DATA19 CYREG_SCB0_EZ_DATA19
#define SPI_1_SCB__EZ_DATA20 CYREG_SCB0_EZ_DATA20
#define SPI_1_SCB__EZ_DATA21 CYREG_SCB0_EZ_DATA21
#define SPI_1_SCB__EZ_DATA22 CYREG_SCB0_EZ_DATA22
#define SPI_1_SCB__EZ_DATA23 CYREG_SCB0_EZ_DATA23
#define SPI_1_SCB__EZ_DATA24 CYREG_SCB0_EZ_DATA24
#define SPI_1_SCB__EZ_DATA25 CYREG_SCB0_EZ_DATA25
#define SPI_1_SCB__EZ_DATA26 CYREG_SCB0_EZ_DATA26
#define SPI_1_SCB__EZ_DATA27 CYREG_SCB0_EZ_DATA27
#define SPI_1_SCB__EZ_DATA28 CYREG_SCB0_EZ_DATA28
#define SPI_1_SCB__EZ_DATA29 CYREG_SCB0_EZ_DATA29
#define SPI_1_SCB__EZ_DATA30 CYREG_SCB0_EZ_DATA30
#define SPI_1_SCB__EZ_DATA31 CYREG_SCB0_EZ_DATA31
#define SPI_1_SCB__I2C_CFG CYREG_SCB0_I2C_CFG
#define SPI_1_SCB__I2C_CTRL CYREG_SCB0_I2C_CTRL
#define SPI_1_SCB__I2C_M_CMD CYREG_SCB0_I2C_M_CMD
#define SPI_1_SCB__I2C_S_CMD CYREG_SCB0_I2C_S_CMD
#define SPI_1_SCB__I2C_STATUS CYREG_SCB0_I2C_STATUS
#define SPI_1_SCB__INTR_CAUSE CYREG_SCB0_INTR_CAUSE
#define SPI_1_SCB__INTR_I2C_EC CYREG_SCB0_INTR_I2C_EC
#define SPI_1_SCB__INTR_I2C_EC_MASK CYREG_SCB0_INTR_I2C_EC_MASK
#define SPI_1_SCB__INTR_I2C_EC_MASKED CYREG_SCB0_INTR_I2C_EC_MASKED
#define SPI_1_SCB__INTR_M CYREG_SCB0_INTR_M
#define SPI_1_SCB__INTR_M_MASK CYREG_SCB0_INTR_M_MASK
#define SPI_1_SCB__INTR_M_MASKED CYREG_SCB0_INTR_M_MASKED
#define SPI_1_SCB__INTR_M_SET CYREG_SCB0_INTR_M_SET
#define SPI_1_SCB__INTR_RX CYREG_SCB0_INTR_RX
#define SPI_1_SCB__INTR_RX_MASK CYREG_SCB0_INTR_RX_MASK
#define SPI_1_SCB__INTR_RX_MASKED CYREG_SCB0_INTR_RX_MASKED
#define SPI_1_SCB__INTR_RX_SET CYREG_SCB0_INTR_RX_SET
#define SPI_1_SCB__INTR_S CYREG_SCB0_INTR_S
#define SPI_1_SCB__INTR_S_MASK CYREG_SCB0_INTR_S_MASK
#define SPI_1_SCB__INTR_S_MASKED CYREG_SCB0_INTR_S_MASKED
#define SPI_1_SCB__INTR_S_SET CYREG_SCB0_INTR_S_SET
#define SPI_1_SCB__INTR_SPI_EC CYREG_SCB0_INTR_SPI_EC
#define SPI_1_SCB__INTR_SPI_EC_MASK CYREG_SCB0_INTR_SPI_EC_MASK
#define SPI_1_SCB__INTR_SPI_EC_MASKED CYREG_SCB0_INTR_SPI_EC_MASKED
#define SPI_1_SCB__INTR_TX CYREG_SCB0_INTR_TX
#define SPI_1_SCB__INTR_TX_MASK CYREG_SCB0_INTR_TX_MASK
#define SPI_1_SCB__INTR_TX_MASKED CYREG_SCB0_INTR_TX_MASKED
#define SPI_1_SCB__INTR_TX_SET CYREG_SCB0_INTR_TX_SET
#define SPI_1_SCB__RX_CTRL CYREG_SCB0_RX_CTRL
#define SPI_1_SCB__RX_FIFO_CTRL CYREG_SCB0_RX_FIFO_CTRL
#define SPI_1_SCB__RX_FIFO_RD CYREG_SCB0_RX_FIFO_RD
#define SPI_1_SCB__RX_FIFO_RD_SILENT CYREG_SCB0_RX_FIFO_RD_SILENT
#define SPI_1_SCB__RX_FIFO_STATUS CYREG_SCB0_RX_FIFO_STATUS
#define SPI_1_SCB__RX_MATCH CYREG_SCB0_RX_MATCH
#define SPI_1_SCB__SPI_CTRL CYREG_SCB0_SPI_CTRL
#define SPI_1_SCB__SPI_STATUS CYREG_SCB0_SPI_STATUS
#define SPI_1_SCB__SS0_POSISTION 0u
#define SPI_1_SCB__SS1_POSISTION 1u
#define SPI_1_SCB__SS2_POSISTION 2u
#define SPI_1_SCB__SS3_POSISTION 3u
#define SPI_1_SCB__STATUS CYREG_SCB0_STATUS
#define SPI_1_SCB__TX_CTRL CYREG_SCB0_TX_CTRL
#define SPI_1_SCB__TX_FIFO_CTRL CYREG_SCB0_TX_FIFO_CTRL
#define SPI_1_SCB__TX_FIFO_STATUS CYREG_SCB0_TX_FIFO_STATUS
#define SPI_1_SCB__TX_FIFO_WR CYREG_SCB0_TX_FIFO_WR
#define SPI_1_SCB__UART_CTRL CYREG_SCB0_UART_CTRL
#define SPI_1_SCB__UART_RX_CTRL CYREG_SCB0_UART_RX_CTRL
#define SPI_1_SCB__UART_RX_STATUS CYREG_SCB0_UART_RX_STATUS
#define SPI_1_SCB__UART_TX_CTRL CYREG_SCB0_UART_TX_CTRL

/* SPI_1_SCBCLK */
#define SPI_1_SCBCLK__DIVIDER_MASK 0x0000FFFFu
#define SPI_1_SCBCLK__ENABLE CYREG_CLK_DIVIDER_A00
#define SPI_1_SCBCLK__ENABLE_MASK 0x80000000u
#define SPI_1_SCBCLK__MASK 0x80000000u
#define SPI_1_SCBCLK__REGISTER CYREG_CLK_DIVIDER_A00

/* SPI_1_sclk_m */
#define SPI_1_sclk_m__0__DM__MASK 0x1C0u
#define SPI_1_sclk_m__0__DM__SHIFT 6
#define SPI_1_sclk_m__0__DR CYREG_PRT4_DR
#define SPI_1_sclk_m__0__HSIOM CYREG_HSIOM_PORT_SEL4
#define SPI_1_sclk_m__0__HSIOM_MASK 0x00000F00u
#define SPI_1_sclk_m__0__HSIOM_SHIFT 8u
#define SPI_1_sclk_m__0__INTCFG CYREG_PRT4_INTCFG
#define SPI_1_sclk_m__0__INTSTAT CYREG_PRT4_INTSTAT
#define SPI_1_sclk_m__0__MASK 0x04u
#define SPI_1_sclk_m__0__PC CYREG_PRT4_PC
#define SPI_1_sclk_m__0__PC2 CYREG_PRT4_PC2
#define SPI_1_sclk_m__0__PORT 4u
#define SPI_1_sclk_m__0__PS CYREG_PRT4_PS
#define SPI_1_sclk_m__0__SHIFT 2
#define SPI_1_sclk_m__DR CYREG_PRT4_DR
#define SPI_1_sclk_m__INTCFG CYREG_PRT4_INTCFG
#define SPI_1_sclk_m__INTSTAT CYREG_PRT4_INTSTAT
#define SPI_1_sclk_m__MASK 0x04u
#define SPI_1_sclk_m__PC CYREG_PRT4_PC
#define SPI_1_sclk_m__PC2 CYREG_PRT4_PC2
#define SPI_1_sclk_m__PORT 4u
#define SPI_1_sclk_m__PS CYREG_PRT4_PS
#define SPI_1_sclk_m__SHIFT 2

/* SPI_1_ss0_m */
#define SPI_1_ss0_m__0__DM__MASK 0xE00u
#define SPI_1_ss0_m__0__DM__SHIFT 9
#define SPI_1_ss0_m__0__DR CYREG_PRT4_DR
#define SPI_1_ss0_m__0__HSIOM CYREG_HSIOM_PORT_SEL4
#define SPI_1_ss0_m__0__HSIOM_MASK 0x0000F000u
#define SPI_1_ss0_m__0__HSIOM_SHIFT 12u
#define SPI_1_ss0_m__0__INTCFG CYREG_PRT4_INTCFG
#define SPI_1_ss0_m__0__INTSTAT CYREG_PRT4_INTSTAT
#define SPI_1_ss0_m__0__MASK 0x08u
#define SPI_1_ss0_m__0__PC CYREG_PRT4_PC
#define SPI_1_ss0_m__0__PC2 CYREG_PRT4_PC2
#define SPI_1_ss0_m__0__PORT 4u
#define SPI_1_ss0_m__0__PS CYREG_PRT4_PS
#define SPI_1_ss0_m__0__SHIFT 3
#define SPI_1_ss0_m__DR CYREG_PRT4_DR
#define SPI_1_ss0_m__INTCFG CYREG_PRT4_INTCFG
#define SPI_1_ss0_m__INTSTAT CYREG_PRT4_INTSTAT
#define SPI_1_ss0_m__MASK 0x08u
#define SPI_1_ss0_m__PC CYREG_PRT4_PC
#define SPI_1_ss0_m__PC2 CYREG_PRT4_PC2
#define SPI_1_ss0_m__PORT 4u
#define SPI_1_ss0_m__PS CYREG_PRT4_PS
#define SPI_1_ss0_m__SHIFT 3

/* STATE */
#define STATE_sts_sts_reg__0__MASK 0x01u
#define STATE_sts_sts_reg__0__POS 0
#define STATE_sts_sts_reg__1__MASK 0x02u
#define STATE_sts_sts_reg__1__POS 1
#define STATE_sts_sts_reg__2__MASK 0x04u
#define STATE_sts_sts_reg__2__POS 2
#define STATE_sts_sts_reg__MASK 0x07u
#define STATE_sts_sts_reg__MASK_REG CYREG_UDB_W8_MSK_03
#define STATE_sts_sts_reg__STATUS_AUX_CTL_REG CYREG_UDB_W8_ACTL_03
#define STATE_sts_sts_reg__STATUS_REG CYREG_UDB_W8_ST_03

/* isr_1 */
#define isr_1__INTC_CLR_EN_REG CYREG_CM0_ICER
#define isr_1__INTC_CLR_PD_REG CYREG_CM0_ICPR
#define isr_1__INTC_MASK 0x02u
#define isr_1__INTC_NUMBER 1u
#define isr_1__INTC_PRIOR_MASK 0xC000u
#define isr_1__INTC_PRIOR_NUM 3u
#define isr_1__INTC_PRIOR_REG CYREG_CM0_IPR0
#define isr_1__INTC_SET_EN_REG CYREG_CM0_ISER
#define isr_1__INTC_SET_PD_REG CYREG_CM0_ISPR

/* AH_reg */
#define AH_reg_sts_sts_reg__0__MASK 0x01u
#define AH_reg_sts_sts_reg__0__POS 0
#define AH_reg_sts_sts_reg__1__MASK 0x02u
#define AH_reg_sts_sts_reg__1__POS 1
#define AH_reg_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG CYREG_UDB_W16_ACTL_01
#define AH_reg_sts_sts_reg__16BIT_STATUS_REG CYREG_UDB_W16_ST_01
#define AH_reg_sts_sts_reg__2__MASK 0x04u
#define AH_reg_sts_sts_reg__2__POS 2
#define AH_reg_sts_sts_reg__3__MASK 0x08u
#define AH_reg_sts_sts_reg__3__POS 3
#define AH_reg_sts_sts_reg__4__MASK 0x10u
#define AH_reg_sts_sts_reg__4__POS 4
#define AH_reg_sts_sts_reg__5__MASK 0x20u
#define AH_reg_sts_sts_reg__5__POS 5
#define AH_reg_sts_sts_reg__6__MASK 0x40u
#define AH_reg_sts_sts_reg__6__POS 6
#define AH_reg_sts_sts_reg__7__MASK 0x80u
#define AH_reg_sts_sts_reg__7__POS 7
#define AH_reg_sts_sts_reg__MASK 0xFFu
#define AH_reg_sts_sts_reg__MASK_REG CYREG_UDB_W8_MSK_01
#define AH_reg_sts_sts_reg__STATUS_AUX_CTL_REG CYREG_UDB_W8_ACTL_01
#define AH_reg_sts_sts_reg__STATUS_REG CYREG_UDB_W8_ST_01

/* AL_reg */
#define AL_reg_sts_sts_reg__0__MASK 0x01u
#define AL_reg_sts_sts_reg__0__POS 0
#define AL_reg_sts_sts_reg__1__MASK 0x02u
#define AL_reg_sts_sts_reg__1__POS 1
#define AL_reg_sts_sts_reg__16BIT_STATUS_AUX_CTL_REG CYREG_UDB_W16_ACTL_02
#define AL_reg_sts_sts_reg__16BIT_STATUS_REG CYREG_UDB_W16_ST_02
#define AL_reg_sts_sts_reg__2__MASK 0x04u
#define AL_reg_sts_sts_reg__2__POS 2
#define AL_reg_sts_sts_reg__3__MASK 0x08u
#define AL_reg_sts_sts_reg__3__POS 3
#define AL_reg_sts_sts_reg__4__MASK 0x10u
#define AL_reg_sts_sts_reg__4__POS 4
#define AL_reg_sts_sts_reg__5__MASK 0x20u
#define AL_reg_sts_sts_reg__5__POS 5
#define AL_reg_sts_sts_reg__6__MASK 0x40u
#define AL_reg_sts_sts_reg__6__POS 6
#define AL_reg_sts_sts_reg__7__MASK 0x80u
#define AL_reg_sts_sts_reg__7__POS 7
#define AL_reg_sts_sts_reg__MASK 0xFFu
#define AL_reg_sts_sts_reg__MASK_REG CYREG_UDB_W8_MSK_02
#define AL_reg_sts_sts_reg__STATUS_AUX_CTL_REG CYREG_UDB_W8_ACTL_02
#define AL_reg_sts_sts_reg__STATUS_REG CYREG_UDB_W8_ST_02

/* SPI_CS */
#define SPI_CS__0__DM__MASK 0x7000u
#define SPI_CS__0__DM__SHIFT 12
#define SPI_CS__0__DR CYREG_PRT1_DR
#define SPI_CS__0__HSIOM CYREG_HSIOM_PORT_SEL1
#define SPI_CS__0__HSIOM_MASK 0x000F0000u
#define SPI_CS__0__HSIOM_SHIFT 16u
#define SPI_CS__0__INTCFG CYREG_PRT1_INTCFG
#define SPI_CS__0__INTSTAT CYREG_PRT1_INTSTAT
#define SPI_CS__0__MASK 0x10u
#define SPI_CS__0__PA__CFG0 CYREG_UDB_PA1_CFG0
#define SPI_CS__0__PA__CFG1 CYREG_UDB_PA1_CFG1
#define SPI_CS__0__PA__CFG10 CYREG_UDB_PA1_CFG10
#define SPI_CS__0__PA__CFG11 CYREG_UDB_PA1_CFG11
#define SPI_CS__0__PA__CFG12 CYREG_UDB_PA1_CFG12
#define SPI_CS__0__PA__CFG13 CYREG_UDB_PA1_CFG13
#define SPI_CS__0__PA__CFG14 CYREG_UDB_PA1_CFG14
#define SPI_CS__0__PA__CFG2 CYREG_UDB_PA1_CFG2
#define SPI_CS__0__PA__CFG3 CYREG_UDB_PA1_CFG3
#define SPI_CS__0__PA__CFG4 CYREG_UDB_PA1_CFG4
#define SPI_CS__0__PA__CFG5 CYREG_UDB_PA1_CFG5
#define SPI_CS__0__PA__CFG6 CYREG_UDB_PA1_CFG6
#define SPI_CS__0__PA__CFG7 CYREG_UDB_PA1_CFG7
#define SPI_CS__0__PA__CFG8 CYREG_UDB_PA1_CFG8
#define SPI_CS__0__PA__CFG9 CYREG_UDB_PA1_CFG9
#define SPI_CS__0__PC CYREG_PRT1_PC
#define SPI_CS__0__PC2 CYREG_PRT1_PC2
#define SPI_CS__0__PORT 1u
#define SPI_CS__0__PS CYREG_PRT1_PS
#define SPI_CS__0__SHIFT 4
#define SPI_CS__DR CYREG_PRT1_DR
#define SPI_CS__INTCFG CYREG_PRT1_INTCFG
#define SPI_CS__INTSTAT CYREG_PRT1_INTSTAT
#define SPI_CS__MASK 0x10u
#define SPI_CS__PA__CFG0 CYREG_UDB_PA1_CFG0
#define SPI_CS__PA__CFG1 CYREG_UDB_PA1_CFG1
#define SPI_CS__PA__CFG10 CYREG_UDB_PA1_CFG10
#define SPI_CS__PA__CFG11 CYREG_UDB_PA1_CFG11
#define SPI_CS__PA__CFG12 CYREG_UDB_PA1_CFG12
#define SPI_CS__PA__CFG13 CYREG_UDB_PA1_CFG13
#define SPI_CS__PA__CFG14 CYREG_UDB_PA1_CFG14
#define SPI_CS__PA__CFG2 CYREG_UDB_PA1_CFG2
#define SPI_CS__PA__CFG3 CYREG_UDB_PA1_CFG3
#define SPI_CS__PA__CFG4 CYREG_UDB_PA1_CFG4
#define SPI_CS__PA__CFG5 CYREG_UDB_PA1_CFG5
#define SPI_CS__PA__CFG6 CYREG_UDB_PA1_CFG6
#define SPI_CS__PA__CFG7 CYREG_UDB_PA1_CFG7
#define SPI_CS__PA__CFG8 CYREG_UDB_PA1_CFG8
#define SPI_CS__PA__CFG9 CYREG_UDB_PA1_CFG9
#define SPI_CS__PC CYREG_PRT1_PC
#define SPI_CS__PC2 CYREG_PRT1_PC2
#define SPI_CS__PORT 1u
#define SPI_CS__PS CYREG_PRT1_PS
#define SPI_CS__SHIFT 4

/* Miscellaneous */
#define CY_PROJECT_NAME "mpi_rom_emu"
#define CY_VERSION "PSoC Creator  3.2"
#define CYDEV_BCLK__HFCLK__HZ 48000000U
#define CYDEV_BCLK__HFCLK__KHZ 48000U
#define CYDEV_BCLK__HFCLK__MHZ 48U
#define CYDEV_BCLK__SYSCLK__HZ 48000000U
#define CYDEV_BCLK__SYSCLK__KHZ 48000U
#define CYDEV_BCLK__SYSCLK__MHZ 48U
#define CYDEV_CHIP_DIE_GEN4 2u
#define CYDEV_CHIP_DIE_LEOPARD 1u
#define CYDEV_CHIP_DIE_PANTHER 12u
#define CYDEV_CHIP_DIE_PSOC4A 5u
#define CYDEV_CHIP_DIE_PSOC5LP 11u
#define CYDEV_CHIP_DIE_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_PSOC3 1u
#define CYDEV_CHIP_FAMILY_PSOC4 2u
#define CYDEV_CHIP_FAMILY_PSOC5 3u
#define CYDEV_CHIP_FAMILY_UNKNOWN 0u
#define CYDEV_CHIP_FAMILY_USED CYDEV_CHIP_FAMILY_PSOC4
#define CYDEV_CHIP_JTAG_ID 0x04C81193u
#define CYDEV_CHIP_MEMBER_3A 1u
#define CYDEV_CHIP_MEMBER_4A 5u
#define CYDEV_CHIP_MEMBER_4C 9u
#define CYDEV_CHIP_MEMBER_4D 3u
#define CYDEV_CHIP_MEMBER_4E 4u
#define CYDEV_CHIP_MEMBER_4F 6u
#define CYDEV_CHIP_MEMBER_4G 2u
#define CYDEV_CHIP_MEMBER_4L 8u
#define CYDEV_CHIP_MEMBER_4M 7u
#define CYDEV_CHIP_MEMBER_5A 11u
#define CYDEV_CHIP_MEMBER_5B 10u
#define CYDEV_CHIP_MEMBER_UNKNOWN 0u
#define CYDEV_CHIP_MEMBER_USED CYDEV_CHIP_MEMBER_4A
#define CYDEV_CHIP_DIE_EXPECT CYDEV_CHIP_MEMBER_USED
#define CYDEV_CHIP_DIE_ACTUAL CYDEV_CHIP_DIE_EXPECT
#define CYDEV_CHIP_REV_GEN4_ES 17u
#define CYDEV_CHIP_REV_GEN4_ES2 33u
#define CYDEV_CHIP_REV_GEN4_PRODUCTION 17u
#define CYDEV_CHIP_REV_LEOPARD_ES1 0u
#define CYDEV_CHIP_REV_LEOPARD_ES2 1u
#define CYDEV_CHIP_REV_LEOPARD_ES3 3u
#define CYDEV_CHIP_REV_LEOPARD_PRODUCTION 3u
#define CYDEV_CHIP_REV_PANTHER_ES0 0u
#define CYDEV_CHIP_REV_PANTHER_ES1 1u
#define CYDEV_CHIP_REV_PANTHER_PRODUCTION 1u
#define CYDEV_CHIP_REV_PSOC4A_ES0 17u
#define CYDEV_CHIP_REV_PSOC4A_PRODUCTION 17u
#define CYDEV_CHIP_REV_PSOC5LP_ES0 0u
#define CYDEV_CHIP_REV_PSOC5LP_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_3A_ES1 0u
#define CYDEV_CHIP_REVISION_3A_ES2 1u
#define CYDEV_CHIP_REVISION_3A_ES3 3u
#define CYDEV_CHIP_REVISION_3A_PRODUCTION 3u
#define CYDEV_CHIP_REVISION_4A_ES0 17u
#define CYDEV_CHIP_REVISION_4A_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4C_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4D_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4E_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4F_PRODUCTION_256K 0u
#define CYDEV_CHIP_REVISION_4G_ES 17u
#define CYDEV_CHIP_REVISION_4G_ES2 33u
#define CYDEV_CHIP_REVISION_4G_PRODUCTION 17u
#define CYDEV_CHIP_REVISION_4L_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_4M_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_5A_ES0 0u
#define CYDEV_CHIP_REVISION_5A_ES1 1u
#define CYDEV_CHIP_REVISION_5A_PRODUCTION 1u
#define CYDEV_CHIP_REVISION_5B_ES0 0u
#define CYDEV_CHIP_REVISION_5B_PRODUCTION 0u
#define CYDEV_CHIP_REVISION_USED CYDEV_CHIP_REVISION_4A_PRODUCTION
#define CYDEV_CHIP_REV_EXPECT CYDEV_CHIP_REVISION_USED
#define CYDEV_CONFIG_READ_ACCELERATOR 1
#define CYDEV_CONFIG_UNUSED_IO_AllowButWarn 0
#define CYDEV_CONFIG_UNUSED_IO CYDEV_CONFIG_UNUSED_IO_AllowButWarn
#define CYDEV_CONFIG_UNUSED_IO_AllowWithInfo 1
#define CYDEV_CONFIG_UNUSED_IO_Disallowed 2
#define CYDEV_CONFIGURATION_COMPRESSED 1
#define CYDEV_CONFIGURATION_MODE_COMPRESSED 0
#define CYDEV_CONFIGURATION_MODE CYDEV_CONFIGURATION_MODE_COMPRESSED
#define CYDEV_CONFIGURATION_MODE_DMA 2
#define CYDEV_CONFIGURATION_MODE_UNCOMPRESSED 1
#define CYDEV_DEBUG_PROTECT_KILL 4
#define CYDEV_DEBUG_PROTECT_OPEN 1
#define CYDEV_DEBUG_PROTECT CYDEV_DEBUG_PROTECT_OPEN
#define CYDEV_DEBUG_PROTECT_PROTECTED 2
#define CYDEV_DEBUGGING_DPS_Disable 3
#define CYDEV_DEBUGGING_DPS_SWD 2
#define CYDEV_DEBUGGING_DPS CYDEV_DEBUGGING_DPS_SWD
#define CYDEV_DEBUGGING_ENABLE 1
#define CYDEV_DFT_SELECT_CLK0 1u
#define CYDEV_DFT_SELECT_CLK1 2u
#define CYDEV_HEAP_SIZE 0x0000
#define CYDEV_IMO_TRIMMED_BY_WCO 0u
#define CYDEV_PROJ_TYPE 0
#define CYDEV_PROJ_TYPE_BOOTLOADER 1
#define CYDEV_PROJ_TYPE_LAUNCHER 5
#define CYDEV_PROJ_TYPE_LOADABLE 2
#define CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER 4
#define CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER 3
#define CYDEV_PROJ_TYPE_STANDARD 0
#define CYDEV_STACK_SIZE 0x0600
#define CYDEV_USE_BUNDLED_CMSIS 1
#define CYDEV_VARIABLE_VDDA 0
#define CYDEV_VDDA 5
#define CYDEV_VDDA_MV 5000
#define CYDEV_VDDD 5
#define CYDEV_VDDD_MV 5000
#define CYDEV_WDT_GENERATE_ISR 0u
#define CYIPBLOCK_M0S8_CTBM_VERSION 0
#define CYIPBLOCK_m0s8cpuss_VERSION 0
#define CYIPBLOCK_m0s8csd_VERSION 0
#define CYIPBLOCK_m0s8gpio2_VERSION 0
#define CYIPBLOCK_m0s8hsiom4a_VERSION 0
#define CYIPBLOCK_m0s8lcd_VERSION 0
#define CYIPBLOCK_m0s8lpcomp_VERSION 0
#define CYIPBLOCK_m0s8pclk_VERSION 0
#define CYIPBLOCK_m0s8sar_VERSION 0
#define CYIPBLOCK_m0s8scb_VERSION 0
#define CYIPBLOCK_m0s8srssv2_VERSION 1
#define CYIPBLOCK_m0s8tcpwm_VERSION 0
#define CYIPBLOCK_m0s8udbif_VERSION 0
#define CYIPBLOCK_S8_GPIO_VERSION 2
#define CYDEV_BOOTLOADER_ENABLE 0

#endif /* INCLUDED_CYFITTER_H */
