
==========================================================================
detailed place report_tns
--------------------------------------------------------------------------
tns -16.05

==========================================================================
detailed place report_wns
--------------------------------------------------------------------------
wns -0.17

==========================================================================
detailed place report_worst_slack
--------------------------------------------------------------------------
worst slack -0.17

==========================================================================
detailed place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: u0.u2.d[4]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: u0.w[1][12]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ u0.u2.d[4]$_DFF_P_/CK (DFF_X1)
     1    2.38    0.01    0.06    0.06 ^ u0.u2.d[4]$_DFF_P_/QN (DFF_X1)
                                         _00421_ (net)
                  0.01    0.00    0.06 ^ _15905_/A (XNOR2_X1)
     2    4.02    0.01    0.02    0.08 v _15905_/ZN (XNOR2_X1)
                                         _06745_ (net)
                  0.01    0.00    0.08 v _16007_/B1 (AOI21_X1)
     1    1.28    0.01    0.02    0.11 ^ _16007_/ZN (AOI21_X1)
                                         _00324_ (net)
                  0.01    0.00    0.11 ^ u0.w[1][12]$_DFF_P_/D (DFF_X1)
                                  0.11   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ u0.w[1][12]$_DFF_P_/CK (DFF_X1)
                          0.01    0.01   library hold time
                                  0.01   data required time
-----------------------------------------------------------------------------
                                  0.01   data required time
                                 -0.11   data arrival time
-----------------------------------------------------------------------------
                                  0.10   slack (MET)



==========================================================================
detailed place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: sa21_sr[0]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sa32_sr[6]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ sa21_sr[0]$_DFF_P_/CK (DFF_X1)
     5   22.61    0.05    0.13    0.13 ^ sa21_sr[0]$_DFF_P_/Q (DFF_X1)
                                         sa21_sr[0] (net)
                  0.05    0.01    0.14 ^ _19042_/A (XNOR2_X2)
     5   14.95    0.04    0.06    0.20 ^ _19042_/ZN (XNOR2_X2)
                                         _09739_ (net)
                  0.04    0.00    0.20 ^ _27262_/B (XOR2_X1)
     1    1.73    0.02    0.05    0.25 ^ _27262_/Z (XOR2_X1)
                                         _04242_ (net)
                  0.02    0.00    0.25 ^ _27265_/A (AOI21_X1)
     1    1.63    0.01    0.02    0.27 v _27265_/ZN (AOI21_X1)
                                         _04245_ (net)
                  0.01    0.00    0.27 v _27270_/A2 (OR3_X2)
     3    8.85    0.02    0.08    0.34 v _27270_/ZN (OR3_X2)
                                         _04250_ (net)
                  0.02    0.00    0.35 v _27271_/A (INV_X1)
     9   19.70    0.05    0.06    0.40 ^ _27271_/ZN (INV_X1)
                                         _04251_ (net)
                  0.05    0.00    0.40 ^ _27272_/A (BUF_X1)
    13   33.52    0.08    0.11    0.51 ^ _27272_/Z (BUF_X1)
                                         _15235_ (net)
                  0.08    0.00    0.51 ^ _29789_/A (HA_X1)
     9   23.21    0.05    0.10    0.61 ^ _29789_/CO (HA_X1)
                                         _15242_ (net)
                  0.05    0.00    0.61 ^ _27662_/A (AOI21_X1)
     4    9.72    0.03    0.04    0.65 v _27662_/ZN (AOI21_X1)
                                         _04634_ (net)
                  0.03    0.00    0.65 v _27829_/B1 (AOI22_X1)
     1    1.75    0.02    0.05    0.70 ^ _27829_/ZN (AOI22_X1)
                                         _04798_ (net)
                  0.02    0.00    0.70 ^ _27830_/C1 (OAI221_X1)
     1    1.61    0.02    0.03    0.73 v _27830_/ZN (OAI221_X1)
                                         _04799_ (net)
                  0.02    0.00    0.73 v _27833_/A (AOI21_X1)
     1    4.09    0.03    0.05    0.78 ^ _27833_/ZN (AOI21_X1)
                                         _04802_ (net)
                  0.03    0.00    0.78 ^ _27838_/B (AOI211_X2)
     1    3.95    0.02    0.02    0.80 v _27838_/ZN (AOI211_X2)
                                         _04807_ (net)
                  0.02    0.00    0.80 v _27839_/A4 (NOR4_X1)
     1    6.86    0.09    0.14    0.94 ^ _27839_/ZN (NOR4_X1)
                                         _00142_ (net)
                  0.09    0.00    0.94 ^ sa32_sr[6]$_DFF_P_/D (DFF_X1)
                                  0.94   data arrival time

                  0.00    0.82    0.82   clock clk (rise edge)
                          0.00    0.82   clock network delay (ideal)
                          0.00    0.82   clock reconvergence pessimism
                                  0.82 ^ sa32_sr[6]$_DFF_P_/CK (DFF_X1)
                         -0.05    0.77   library setup time
                                  0.77   data required time
-----------------------------------------------------------------------------
                                  0.77   data required time
                                 -0.94   data arrival time
-----------------------------------------------------------------------------
                                 -0.17   slack (VIOLATED)



==========================================================================
detailed place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: sa21_sr[0]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sa32_sr[6]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ sa21_sr[0]$_DFF_P_/CK (DFF_X1)
     5   22.61    0.05    0.13    0.13 ^ sa21_sr[0]$_DFF_P_/Q (DFF_X1)
                                         sa21_sr[0] (net)
                  0.05    0.01    0.14 ^ _19042_/A (XNOR2_X2)
     5   14.95    0.04    0.06    0.20 ^ _19042_/ZN (XNOR2_X2)
                                         _09739_ (net)
                  0.04    0.00    0.20 ^ _27262_/B (XOR2_X1)
     1    1.73    0.02    0.05    0.25 ^ _27262_/Z (XOR2_X1)
                                         _04242_ (net)
                  0.02    0.00    0.25 ^ _27265_/A (AOI21_X1)
     1    1.63    0.01    0.02    0.27 v _27265_/ZN (AOI21_X1)
                                         _04245_ (net)
                  0.01    0.00    0.27 v _27270_/A2 (OR3_X2)
     3    8.85    0.02    0.08    0.34 v _27270_/ZN (OR3_X2)
                                         _04250_ (net)
                  0.02    0.00    0.35 v _27271_/A (INV_X1)
     9   19.70    0.05    0.06    0.40 ^ _27271_/ZN (INV_X1)
                                         _04251_ (net)
                  0.05    0.00    0.40 ^ _27272_/A (BUF_X1)
    13   33.52    0.08    0.11    0.51 ^ _27272_/Z (BUF_X1)
                                         _15235_ (net)
                  0.08    0.00    0.51 ^ _29789_/A (HA_X1)
     9   23.21    0.05    0.10    0.61 ^ _29789_/CO (HA_X1)
                                         _15242_ (net)
                  0.05    0.00    0.61 ^ _27662_/A (AOI21_X1)
     4    9.72    0.03    0.04    0.65 v _27662_/ZN (AOI21_X1)
                                         _04634_ (net)
                  0.03    0.00    0.65 v _27829_/B1 (AOI22_X1)
     1    1.75    0.02    0.05    0.70 ^ _27829_/ZN (AOI22_X1)
                                         _04798_ (net)
                  0.02    0.00    0.70 ^ _27830_/C1 (OAI221_X1)
     1    1.61    0.02    0.03    0.73 v _27830_/ZN (OAI221_X1)
                                         _04799_ (net)
                  0.02    0.00    0.73 v _27833_/A (AOI21_X1)
     1    4.09    0.03    0.05    0.78 ^ _27833_/ZN (AOI21_X1)
                                         _04802_ (net)
                  0.03    0.00    0.78 ^ _27838_/B (AOI211_X2)
     1    3.95    0.02    0.02    0.80 v _27838_/ZN (AOI211_X2)
                                         _04807_ (net)
                  0.02    0.00    0.80 v _27839_/A4 (NOR4_X1)
     1    6.86    0.09    0.14    0.94 ^ _27839_/ZN (NOR4_X1)
                                         _00142_ (net)
                  0.09    0.00    0.94 ^ sa32_sr[6]$_DFF_P_/D (DFF_X1)
                                  0.94   data arrival time

                  0.00    0.82    0.82   clock clk (rise edge)
                          0.00    0.82   clock network delay (ideal)
                          0.00    0.82   clock reconvergence pessimism
                                  0.82 ^ sa32_sr[6]$_DFF_P_/CK (DFF_X1)
                         -0.05    0.77   library setup time
                                  0.77   data required time
-----------------------------------------------------------------------------
                                  0.77   data required time
                                 -0.94   data arrival time
-----------------------------------------------------------------------------
                                 -0.17   slack (VIOLATED)



==========================================================================
detailed place report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------
max capacitance

Pin                                    Limit     Cap   Slack
------------------------------------------------------------
_15566_/ZN                             25.33   27.19   -1.86 (VIOLATED)
_28807_/ZN                             16.02   17.62   -1.60 (VIOLATED)
_21354_/ZN                             31.74   32.31   -0.58 (VIOLATED)
_21903_/ZN                             16.02   16.43   -0.41 (VIOLATED)


==========================================================================
detailed place max_slew_check_slack
--------------------------------------------------------------------------
0.06426585465669632

==========================================================================
detailed place max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
detailed place max_slew_check_slack_limit
--------------------------------------------------------------------------
0.3237

==========================================================================
detailed place max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_capacitance_check_slack
--------------------------------------------------------------------------
-1.857529640197754

==========================================================================
detailed place max_capacitance_check_limit
--------------------------------------------------------------------------
25.329599380493164

==========================================================================
detailed place max_capacitance_check_slack_limit
--------------------------------------------------------------------------
-0.0733

==========================================================================
detailed place max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
detailed place max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
detailed place max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 4

==========================================================================
detailed place setup_violation_count
--------------------------------------------------------------------------
setup violation count 160

==========================================================================
detailed place hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
detailed place report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: sa21_sr[0]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sa32_sr[6]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ sa21_sr[0]$_DFF_P_/CK (DFF_X1)
   0.13    0.13 ^ sa21_sr[0]$_DFF_P_/Q (DFF_X1)
   0.07    0.20 ^ _19042_/ZN (XNOR2_X2)
   0.05    0.25 ^ _27262_/Z (XOR2_X1)
   0.02    0.27 v _27265_/ZN (AOI21_X1)
   0.08    0.34 v _27270_/ZN (OR3_X2)
   0.06    0.40 ^ _27271_/ZN (INV_X1)
   0.11    0.51 ^ _27272_/Z (BUF_X1)
   0.10    0.61 ^ _29789_/CO (HA_X1)
   0.04    0.65 v _27662_/ZN (AOI21_X1)
   0.05    0.70 ^ _27829_/ZN (AOI22_X1)
   0.03    0.73 v _27830_/ZN (OAI221_X1)
   0.05    0.78 ^ _27833_/ZN (AOI21_X1)
   0.02    0.80 v _27838_/ZN (AOI211_X2)
   0.14    0.94 ^ _27839_/ZN (NOR4_X1)
   0.00    0.94 ^ sa32_sr[6]$_DFF_P_/D (DFF_X1)
           0.94   data arrival time

   0.82    0.82   clock clk (rise edge)
   0.00    0.82   clock network delay (ideal)
   0.00    0.82   clock reconvergence pessimism
           0.82 ^ sa32_sr[6]$_DFF_P_/CK (DFF_X1)
  -0.05    0.77   library setup time
           0.77   data required time
---------------------------------------------------------
           0.77   data required time
          -0.94   data arrival time
---------------------------------------------------------
          -0.17   slack (VIOLATED)



==========================================================================
detailed place report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: u0.u2.d[4]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: u0.w[1][12]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ u0.u2.d[4]$_DFF_P_/CK (DFF_X1)
   0.06    0.06 ^ u0.u2.d[4]$_DFF_P_/QN (DFF_X1)
   0.02    0.08 v _15905_/ZN (XNOR2_X1)
   0.02    0.11 ^ _16007_/ZN (AOI21_X1)
   0.00    0.11 ^ u0.w[1][12]$_DFF_P_/D (DFF_X1)
           0.11   data arrival time

   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00   clock reconvergence pessimism
           0.00 ^ u0.w[1][12]$_DFF_P_/CK (DFF_X1)
   0.01    0.01   library hold time
           0.01   data required time
---------------------------------------------------------
           0.01   data required time
          -0.11   data arrival time
---------------------------------------------------------
           0.10   slack (MET)



==========================================================================
detailed place critical path target clock latency max path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path target clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path delay
--------------------------------------------------------------------------
0.9413

==========================================================================
detailed place critical path slack
--------------------------------------------------------------------------
-0.1668

==========================================================================
detailed place slack div critical path delay
--------------------------------------------------------------------------
-17.720174

==========================================================================
detailed place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             9.23e-03   1.10e-03   4.44e-05   1.04e-02   2.9%
Combinational          1.67e-01   1.79e-01   5.07e-04   3.46e-01  97.1%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.76e-01   1.80e-01   5.51e-04   3.56e-01 100.0%
                          49.4%      50.4%       0.2%
