<stg><name>conv3_Pipeline_CLEARW</name>


<trans_list>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="2" bw="8" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %w = alloca i32 1

]]></Node>
<StgValue><ssdm name="w"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:1 %store_ln0 = store i8 0, i8 %w

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:2 %br_ln0 = br void %for.inc.i.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
for.inc.i.i:0 %w_4 = load i8 %w

]]></Node>
<StgValue><ssdm name="w_4"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc.i.i:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc.i.i:2 %icmp_ln72 = icmp_eq  i8 %w_4, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln72"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.inc.i.i:3 %add_ln72 = add i8 %w_4, i8 1

]]></Node>
<StgValue><ssdm name="add_ln72"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc.i.i:4 %br_ln72 = br i1 %icmp_ln72, void %for.inc.i.i.split, void %for.inc.1.i.i.preheader.exitStub

]]></Node>
<StgValue><ssdm name="br_ln72"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln72" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="12" bw="64" op_0_bw="8">
<![CDATA[
for.inc.i.i.split:0 %w_cast = zext i8 %w_4

]]></Node>
<StgValue><ssdm name="w_cast"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln72" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="13" bw="10" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc.i.i.split:1 %output_fm_buffer_0_addr = getelementptr i32 %output_fm_buffer_0, i64 0, i64 %w_cast

]]></Node>
<StgValue><ssdm name="output_fm_buffer_0_addr"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln72" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc.i.i.split:2 %speclooptripcount_ln72 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 255, i64 255, i64 255

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln72"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln72" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc.i.i.split:3 %specloopname_ln72 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4

]]></Node>
<StgValue><ssdm name="specloopname_ln72"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln72" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="32" op_1_bw="10">
<![CDATA[
for.inc.i.i.split:4 %store_ln74 = store i32 0, i10 %output_fm_buffer_0_addr

]]></Node>
<StgValue><ssdm name="store_ln74"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln72" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc.i.i.split:5 %store_ln72 = store i8 %add_ln72, i8 %w

]]></Node>
<StgValue><ssdm name="store_ln72"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln72" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0">
<![CDATA[
for.inc.i.i.split:6 %br_ln72 = br void %for.inc.i.i

]]></Node>
<StgValue><ssdm name="br_ln72"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln72" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="0">
<![CDATA[
for.inc.1.i.i.preheader.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="26" name="output_fm_buffer_0" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="output_fm_buffer_0"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="28" from="StgValue_27" to="w" fromId="27" toId="4">
</dataflow>
<dataflow id="30" from="StgValue_29" to="store_ln0" fromId="29" toId="5">
</dataflow>
<dataflow id="31" from="w" to="store_ln0" fromId="4" toId="5">
</dataflow>
<dataflow id="32" from="w" to="w_4" fromId="4" toId="7">
</dataflow>
<dataflow id="34" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="33" toId="8">
</dataflow>
<dataflow id="36" from="StgValue_35" to="specpipeline_ln0" fromId="35" toId="8">
</dataflow>
<dataflow id="38" from="StgValue_37" to="specpipeline_ln0" fromId="37" toId="8">
</dataflow>
<dataflow id="39" from="StgValue_27" to="specpipeline_ln0" fromId="27" toId="8">
</dataflow>
<dataflow id="40" from="StgValue_37" to="specpipeline_ln0" fromId="37" toId="8">
</dataflow>
<dataflow id="42" from="p_str" to="specpipeline_ln0" fromId="41" toId="8">
</dataflow>
<dataflow id="43" from="w_4" to="icmp_ln72" fromId="7" toId="9">
</dataflow>
<dataflow id="45" from="StgValue_44" to="icmp_ln72" fromId="44" toId="9">
</dataflow>
<dataflow id="46" from="w_4" to="add_ln72" fromId="7" toId="10">
</dataflow>
<dataflow id="48" from="StgValue_47" to="add_ln72" fromId="47" toId="10">
</dataflow>
<dataflow id="49" from="icmp_ln72" to="br_ln72" fromId="9" toId="11">
</dataflow>
<dataflow id="50" from="w_4" to="w_cast" fromId="7" toId="12">
</dataflow>
<dataflow id="51" from="output_fm_buffer_0" to="output_fm_buffer_0_addr" fromId="26" toId="13">
</dataflow>
<dataflow id="53" from="StgValue_52" to="output_fm_buffer_0_addr" fromId="52" toId="13">
</dataflow>
<dataflow id="54" from="w_cast" to="output_fm_buffer_0_addr" fromId="12" toId="13">
</dataflow>
<dataflow id="56" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln72" fromId="55" toId="14">
</dataflow>
<dataflow id="58" from="StgValue_57" to="speclooptripcount_ln72" fromId="57" toId="14">
</dataflow>
<dataflow id="59" from="StgValue_57" to="speclooptripcount_ln72" fromId="57" toId="14">
</dataflow>
<dataflow id="60" from="StgValue_57" to="speclooptripcount_ln72" fromId="57" toId="14">
</dataflow>
<dataflow id="62" from="_ssdm_op_SpecLoopName" to="specloopname_ln72" fromId="61" toId="15">
</dataflow>
<dataflow id="64" from="empty_4" to="specloopname_ln72" fromId="63" toId="15">
</dataflow>
<dataflow id="66" from="StgValue_65" to="store_ln74" fromId="65" toId="16">
</dataflow>
<dataflow id="67" from="output_fm_buffer_0_addr" to="store_ln74" fromId="13" toId="16">
</dataflow>
<dataflow id="68" from="add_ln72" to="store_ln72" fromId="10" toId="17">
</dataflow>
<dataflow id="69" from="w" to="store_ln72" fromId="4" toId="17">
</dataflow>
<dataflow id="70" from="icmp_ln72" to="StgValue_2" fromId="9" toId="2">
</dataflow>
</dataflows>


</stg>
