{
  "Top": "top_kernel",
  "RtlTop": "top_kernel",
  "RtlPrefix": "",
  "RtlSubPrefix": "top_kernel_",
  "SourceLanguage": "cpp",
  "HostMachineBits": "64",
  "FunctionProtocol": "ap_ctrl_hs",
  "ResetStyle": "control",
  "Target": {
    "Family": "zynquplus",
    "Device": "xczu3eg",
    "Package": "-sbva484",
    "Speed": "-1-e",
    "Triple": "fpga64-xilinx-none"
  },
  "Args": {
    "A_DRAM": {
      "index": "0",
      "direction": "in",
      "srcType": "ap_fixed<24, 10, AP_RND, AP_SAT, 0>*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_A",
          "name": "",
          "usage": "data",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "A_DRAM_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "A_DRAM_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    },
    "C_DRAM": {
      "index": "1",
      "direction": "out",
      "srcType": "ap_fixed<24, 10, AP_RND, AP_SAT, 0>*",
      "srcSize": "32",
      "hwRefs": [
        {
          "type": "interface",
          "interface": "m_axi_C",
          "name": "",
          "usage": "data",
          "direction": "out"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "C_DRAM_1",
          "usage": "address",
          "direction": "in"
        },
        {
          "type": "register",
          "interface": "s_axi_control",
          "name": "C_DRAM_2",
          "usage": "address",
          "direction": "in"
        }
      ]
    }
  },
  "HlsSolution": {
    "FlowTarget": "vivado",
    "ConfigTcl": [
      "config_unroll -tripcount_threshold=0",
      "config_compile -pipeline_loops=0",
      "config_export -flow=impl",
      "config_export -format=ip_catalog"
    ],
    "ProfileOption": "0",
    "ProfileType": "none",
    "KernelName": "top_kernel"
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "Uncertainty": "2.7",
    "IsCombinational": "0",
    "II": "37470",
    "Latency": "37469"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "top_kernel",
    "Version": "1.0",
    "DisplayName": "Top_kernel",
    "Revision": "2114466795",
    "Description": "An IP generated by Vitis HLS",
    "Taxonomy": "\/VITIS_HLS_IP",
    "AutoFamilySupport": "",
    "ZipFile": "xilinx_com_hls_top_kernel_1_0.zip"
  },
  "Files": {
    "CSource": ["..\/..\/top.cpp"],
    "TestBench": ["..\/..\/host.cpp"],
    "Vhdl": [
      "impl\/vhdl\/top_kernel_A_m_axi.vhd",
      "impl\/vhdl\/top_kernel_C_m_axi.vhd",
      "impl\/vhdl\/top_kernel_control_s_axi.vhd",
      "impl\/vhdl\/top_kernel_denom_row_RAM_1P_BRAM_1R1W.vhd",
      "impl\/vhdl\/top_kernel_flow_control_loop_pipe_sequential_init.vhd",
      "impl\/vhdl\/top_kernel_mul_24s_17s_41_5_1.vhd",
      "impl\/vhdl\/top_kernel_sdiv_38ns_24s_38_42_1.vhd",
      "impl\/vhdl\/top_kernel_sparsemux_9_2_17_1_1.vhd",
      "impl\/vhdl\/top_kernel_sparsemux_9_2_24_1_1.vhd",
      "impl\/vhdl\/top_kernel_sparsemux_33_4_24_1_1.vhd",
      "impl\/vhdl\/top_kernel_sparsemux_33_6_24_1_1.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3_RAM_T2P_BRAM_1R1W.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3_RAM_1P_BRAM_1R1W.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_60_4.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_79_6.vhd",
      "impl\/vhdl\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_89_8_VITIS_LOOP_94_9.vhd",
      "impl\/vhdl\/top_kernel.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/top_kernel_A_m_axi.v",
      "impl\/verilog\/top_kernel_C_m_axi.v",
      "impl\/verilog\/top_kernel_control_s_axi.v",
      "impl\/verilog\/top_kernel_denom_row_RAM_1P_BRAM_1R1W.dat",
      "impl\/verilog\/top_kernel_denom_row_RAM_1P_BRAM_1R1W.v",
      "impl\/verilog\/top_kernel_flow_control_loop_pipe_sequential_init.v",
      "impl\/verilog\/top_kernel_mul_24s_17s_41_5_1.v",
      "impl\/verilog\/top_kernel_sdiv_38ns_24s_38_42_1.v",
      "impl\/verilog\/top_kernel_sparsemux_9_2_17_1_1.v",
      "impl\/verilog\/top_kernel_sparsemux_9_2_24_1_1.v",
      "impl\/verilog\/top_kernel_sparsemux_33_4_24_1_1.v",
      "impl\/verilog\/top_kernel_sparsemux_33_6_24_1_1.v",
      "impl\/verilog\/top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3_RAM_T2P_BRAM_1R1W.dat",
      "impl\/verilog\/top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3_RAM_T2P_BRAM_1R1W.v",
      "impl\/verilog\/top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3_RAM_1P_BRAM_1R1W.dat",
      "impl\/verilog\/top_kernel_top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3_RAM_1P_BRAM_1R1W.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_60_4.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_79_6.v",
      "impl\/verilog\/top_kernel_top_kernel_Pipeline_VITIS_LOOP_89_8_VITIS_LOOP_94_9.v",
      "impl\/verilog\/top_kernel.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/top_kernel_v1_0\/data\/top_kernel.mdd",
      "impl\/misc\/drivers\/top_kernel_v1_0\/data\/top_kernel.tcl",
      "impl\/misc\/drivers\/top_kernel_v1_0\/data\/top_kernel.yaml",
      "impl\/misc\/drivers\/top_kernel_v1_0\/src\/CMakeLists.txt",
      "impl\/misc\/drivers\/top_kernel_v1_0\/src\/Makefile",
      "impl\/misc\/drivers\/top_kernel_v1_0\/src\/xtop_kernel.c",
      "impl\/misc\/drivers\/top_kernel_v1_0\/src\/xtop_kernel.h",
      "impl\/misc\/drivers\/top_kernel_v1_0\/src\/xtop_kernel_hw.h",
      "impl\/misc\/drivers\/top_kernel_v1_0\/src\/xtop_kernel_linux.c",
      "impl\/misc\/drivers\/top_kernel_v1_0\/src\/xtop_kernel_sinit.c"
    ],
    "IpMisc": ["impl\/misc\/logo.png"],
    "CsynthXml": "syn\/report\/csynth.xml",
    "DebugDir": ".debug",
    "KernelXml": ".autopilot\/db\/kernel.internal.xml",
    "Xo": "",
    "XoHlsDir": "",
    "ProtoInst": [".debug\/top_kernel.protoinst"]
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "Ip": [
      
    ]
  },
  "Interfaces": {
    "s_axi_control": {
      "type": "axi4lite",
      "busTypeName": "aximm",
      "mode": "slave",
      "dataWidth": "32",
      "addrWidth": "6",
      "portPrefix": "s_axi_control_",
      "paramPrefix": "C_S_AXI_CONTROL_",
      "offsetMasterName": "m_axi_C",
      "ports": [
        "s_axi_control_ARADDR",
        "s_axi_control_ARREADY",
        "s_axi_control_ARVALID",
        "s_axi_control_AWADDR",
        "s_axi_control_AWREADY",
        "s_axi_control_AWVALID",
        "s_axi_control_BREADY",
        "s_axi_control_BRESP",
        "s_axi_control_BVALID",
        "s_axi_control_RDATA",
        "s_axi_control_RREADY",
        "s_axi_control_RRESP",
        "s_axi_control_RVALID",
        "s_axi_control_WDATA",
        "s_axi_control_WREADY",
        "s_axi_control_WSTRB",
        "s_axi_control_WVALID"
      ],
      "registers": [
        {
          "offset": "0x00",
          "name": "CTRL",
          "access": "RW",
          "description": "Control signals",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "AP_START",
              "access": "RW",
              "description": "Control signal Register for 'ap_start'."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "AP_DONE",
              "access": "R",
              "description": "Control signal Register for 'ap_done'."
            },
            {
              "offset": "2",
              "width": "1",
              "name": "AP_IDLE",
              "access": "R",
              "description": "Control signal Register for 'ap_idle'."
            },
            {
              "offset": "3",
              "width": "1",
              "name": "AP_READY",
              "access": "R",
              "description": "Control signal Register for 'ap_ready'."
            },
            {
              "offset": "4",
              "width": "3",
              "name": "RESERVED_1",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "7",
              "width": "1",
              "name": "AUTO_RESTART",
              "access": "RW",
              "description": "Control signal Register for 'auto_restart'."
            },
            {
              "offset": "8",
              "width": "1",
              "name": "RESERVED_2",
              "access": "R",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "9",
              "width": "1",
              "name": "INTERRUPT",
              "access": "R",
              "description": "Control signal Register for 'interrupt'."
            },
            {
              "offset": "10",
              "width": "22",
              "name": "RESERVED_3",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x04",
          "name": "GIER",
          "access": "RW",
          "description": "Global Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "Enable",
              "access": "RW",
              "description": "Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x08",
          "name": "IP_IER",
          "access": "RW",
          "description": "IP Interrupt Enable Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_EN",
              "access": "RW",
              "description": "Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_EN",
              "access": "RW",
              "description": "Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED_0",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x0c",
          "name": "IP_ISR",
          "access": "RW",
          "description": "IP Interrupt Status Register",
          "range": "32",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_ST",
              "access": "RTOW",
              "description": "Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_ST",
              "access": "RTOW",
              "description": "Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED_0",
              "access": "R",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x10",
          "name": "A_DRAM_1",
          "access": "W",
          "description": "Data signal of A_DRAM",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "A_DRAM",
              "access": "W",
              "description": "Bit 31 to 0 of A_DRAM"
            }]
        },
        {
          "offset": "0x14",
          "name": "A_DRAM_2",
          "access": "W",
          "description": "Data signal of A_DRAM",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "A_DRAM",
              "access": "W",
              "description": "Bit 63 to 32 of A_DRAM"
            }]
        },
        {
          "offset": "0x1c",
          "name": "C_DRAM_1",
          "access": "W",
          "description": "Data signal of C_DRAM",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "C_DRAM",
              "access": "W",
              "description": "Bit 31 to 0 of C_DRAM"
            }]
        },
        {
          "offset": "0x20",
          "name": "C_DRAM_2",
          "access": "W",
          "description": "Data signal of C_DRAM",
          "range": "32",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "C_DRAM",
              "access": "W",
              "description": "Bit 63 to 32 of C_DRAM"
            }]
        }
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "16",
          "argName": "A_DRAM"
        },
        {
          "constraint_type": "pragma interface",
          "mode": "s_axilite",
          "register_option": "0",
          "offset": "28",
          "argName": "C_DRAM"
        }
      ]
    },
    "ap_clk": {
      "type": "clock",
      "busTypeName": "clock",
      "mode": "slave",
      "busParams": {
        "ASSOCIATED_BUSIF": "s_axi_control:m_axi_A:m_axi_C",
        "ASSOCIATED_RESET": "ap_rst_n"
      },
      "portMap": {"ap_clk": "CLK"},
      "ports": ["ap_clk"]
    },
    "ap_rst_n": {
      "type": "reset",
      "busTypeName": "reset",
      "mode": "slave",
      "busParams": {"POLARITY": "ACTIVE_LOW"},
      "portMap": {"ap_rst_n": "RST"},
      "ports": ["ap_rst_n"]
    },
    "interrupt": {
      "type": "interrupt",
      "busTypeName": "interrupt",
      "mode": "master",
      "dataWidth": "1",
      "busParams": {"SENSITIVITY": "LEVEL_HIGH"},
      "portMap": {"interrupt": "INTERRUPT"},
      "ports": ["interrupt"]
    },
    "m_axi_A": {
      "type": "axi4full",
      "busTypeName": "aximm",
      "mode": "master",
      "dataWidth": "32",
      "addrWidth": "64",
      "portPrefix": "m_axi_A_",
      "paramPrefix": "C_M_AXI_A_",
      "offsetSlaveName": "s_axi_control",
      "preferredUsageValue": "MEMORY",
      "busParams": {
        "NUM_READ_OUTSTANDING": "16",
        "NUM_WRITE_OUTSTANDING": "16",
        "MAX_READ_BURST_LENGTH": "16",
        "MAX_WRITE_BURST_LENGTH": "16",
        "MAX_BURST_LENGTH": "256",
        "PROTOCOL": "AXI4",
        "READ_WRITE_MODE": "READ_ONLY",
        "HAS_BURST": "0",
        "SUPPORTS_NARROW_BURST": "0"
      },
      "ports": [
        "m_axi_A_ARADDR",
        "m_axi_A_ARBURST",
        "m_axi_A_ARCACHE",
        "m_axi_A_ARID",
        "m_axi_A_ARLEN",
        "m_axi_A_ARLOCK",
        "m_axi_A_ARPROT",
        "m_axi_A_ARQOS",
        "m_axi_A_ARREADY",
        "m_axi_A_ARREGION",
        "m_axi_A_ARSIZE",
        "m_axi_A_ARUSER",
        "m_axi_A_ARVALID",
        "m_axi_A_AWADDR",
        "m_axi_A_AWBURST",
        "m_axi_A_AWCACHE",
        "m_axi_A_AWID",
        "m_axi_A_AWLEN",
        "m_axi_A_AWLOCK",
        "m_axi_A_AWPROT",
        "m_axi_A_AWQOS",
        "m_axi_A_AWREADY",
        "m_axi_A_AWREGION",
        "m_axi_A_AWSIZE",
        "m_axi_A_AWUSER",
        "m_axi_A_AWVALID",
        "m_axi_A_BID",
        "m_axi_A_BREADY",
        "m_axi_A_BRESP",
        "m_axi_A_BUSER",
        "m_axi_A_BVALID",
        "m_axi_A_RDATA",
        "m_axi_A_RID",
        "m_axi_A_RLAST",
        "m_axi_A_RREADY",
        "m_axi_A_RRESP",
        "m_axi_A_RUSER",
        "m_axi_A_RVALID",
        "m_axi_A_WDATA",
        "m_axi_A_WID",
        "m_axi_A_WLAST",
        "m_axi_A_WREADY",
        "m_axi_A_WSTRB",
        "m_axi_A_WUSER",
        "m_axi_A_WVALID"
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "0",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "0",
          "channel_id": "0",
          "argName": "A_DRAM"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "32",
          "final_bitwidth": "32",
          "argName": "A_DRAM"
        }
      ]
    },
    "m_axi_C": {
      "type": "axi4full",
      "busTypeName": "aximm",
      "mode": "master",
      "dataWidth": "32",
      "addrWidth": "64",
      "portPrefix": "m_axi_C_",
      "paramPrefix": "C_M_AXI_C_",
      "offsetSlaveName": "s_axi_control",
      "preferredUsageValue": "MEMORY",
      "busParams": {
        "NUM_READ_OUTSTANDING": "16",
        "NUM_WRITE_OUTSTANDING": "16",
        "MAX_READ_BURST_LENGTH": "16",
        "MAX_WRITE_BURST_LENGTH": "16",
        "MAX_BURST_LENGTH": "256",
        "PROTOCOL": "AXI4",
        "READ_WRITE_MODE": "WRITE_ONLY",
        "HAS_BURST": "0",
        "SUPPORTS_NARROW_BURST": "0"
      },
      "ports": [
        "m_axi_C_ARADDR",
        "m_axi_C_ARBURST",
        "m_axi_C_ARCACHE",
        "m_axi_C_ARID",
        "m_axi_C_ARLEN",
        "m_axi_C_ARLOCK",
        "m_axi_C_ARPROT",
        "m_axi_C_ARQOS",
        "m_axi_C_ARREADY",
        "m_axi_C_ARREGION",
        "m_axi_C_ARSIZE",
        "m_axi_C_ARUSER",
        "m_axi_C_ARVALID",
        "m_axi_C_AWADDR",
        "m_axi_C_AWBURST",
        "m_axi_C_AWCACHE",
        "m_axi_C_AWID",
        "m_axi_C_AWLEN",
        "m_axi_C_AWLOCK",
        "m_axi_C_AWPROT",
        "m_axi_C_AWQOS",
        "m_axi_C_AWREADY",
        "m_axi_C_AWREGION",
        "m_axi_C_AWSIZE",
        "m_axi_C_AWUSER",
        "m_axi_C_AWVALID",
        "m_axi_C_BID",
        "m_axi_C_BREADY",
        "m_axi_C_BRESP",
        "m_axi_C_BUSER",
        "m_axi_C_BVALID",
        "m_axi_C_RDATA",
        "m_axi_C_RID",
        "m_axi_C_RLAST",
        "m_axi_C_RREADY",
        "m_axi_C_RRESP",
        "m_axi_C_RUSER",
        "m_axi_C_RVALID",
        "m_axi_C_WDATA",
        "m_axi_C_WID",
        "m_axi_C_WLAST",
        "m_axi_C_WREADY",
        "m_axi_C_WSTRB",
        "m_axi_C_WUSER",
        "m_axi_C_WVALID"
      ],
      "constraints": [
        {
          "constraint_type": "pragma interface",
          "mode": "m_axi",
          "register_option": "0",
          "offset": "slave",
          "latency": "0",
          "num_read_outstanding": "16",
          "num_write_outstanding": "16",
          "max_read_burst_length": "16",
          "max_write_burst_length": "16",
          "max_widen_bitwidth": "0",
          "channel_id": "0",
          "argName": "C_DRAM"
        },
        {
          "constraint_type": "bitwidth",
          "orig_bitwidth": "32",
          "final_bitwidth": "32",
          "argName": "C_DRAM"
        }
      ]
    }
  },
  "RtlPorts": {
    "s_axi_control_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_AWADDR": {
      "dir": "in",
      "width": "6"
    },
    "s_axi_control_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_control_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_control_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_ARADDR": {
      "dir": "in",
      "width": "6"
    },
    "s_axi_control_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_control_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_control_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_control_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_control_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "interrupt": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_A_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_A_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_A_AWADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_A_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_A_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_A_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_A_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_A_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_A_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_A_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_A_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_A_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_A_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_A_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_A_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_A_WDATA": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_A_WSTRB": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_A_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_A_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_A_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_A_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_A_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_A_ARADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_A_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_A_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_A_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_A_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_A_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_A_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_A_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_A_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_A_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_A_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_A_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_A_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_A_RDATA": {
      "dir": "in",
      "width": "32"
    },
    "m_axi_A_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_A_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_A_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_A_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_A_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_A_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_A_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_A_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_A_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_C_AWVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_C_AWREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_C_AWADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_C_AWID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_C_AWLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_C_AWSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_C_AWBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_C_AWLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_C_AWCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_C_AWPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_C_AWQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_C_AWREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_C_AWUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_C_WVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_C_WREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_C_WDATA": {
      "dir": "out",
      "width": "32"
    },
    "m_axi_C_WSTRB": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_C_WLAST": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_C_WID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_C_WUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_C_ARVALID": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_C_ARREADY": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_C_ARADDR": {
      "dir": "out",
      "width": "64"
    },
    "m_axi_C_ARID": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_C_ARLEN": {
      "dir": "out",
      "width": "8"
    },
    "m_axi_C_ARSIZE": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_C_ARBURST": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_C_ARLOCK": {
      "dir": "out",
      "width": "2"
    },
    "m_axi_C_ARCACHE": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_C_ARPROT": {
      "dir": "out",
      "width": "3"
    },
    "m_axi_C_ARQOS": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_C_ARREGION": {
      "dir": "out",
      "width": "4"
    },
    "m_axi_C_ARUSER": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_C_RVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_C_RREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_C_RDATA": {
      "dir": "in",
      "width": "32"
    },
    "m_axi_C_RLAST": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_C_RID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_C_RUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_C_RRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_C_BVALID": {
      "dir": "in",
      "width": "1"
    },
    "m_axi_C_BREADY": {
      "dir": "out",
      "width": "1"
    },
    "m_axi_C_BRESP": {
      "dir": "in",
      "width": "2"
    },
    "m_axi_C_BID": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "m_axi_C_BUSER": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "top_kernel",
      "BindInstances": "denom_row_U top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_3_U top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_2_U top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_1_U top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_A_U top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_U top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_1_U top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_2_U top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_tmp_3_U top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_3_U top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_2_U top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_1_U top_kernel_ap_fixed_64_ap_fixed_24_10_0_0_0_64_scale_mem_U control_s_axi_U A_m_axi_U C_m_axi_U",
      "Instances": [
        {
          "ModuleName": "top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3",
          "InstanceName": "grp_top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3_fu_393",
          "BindInstances": "icmp_ln44_fu_227_p2 add_ln44_1_fu_233_p2 add_ln44_fu_263_p2 icmp_ln46_fu_269_p2 select_ln44_fu_275_p3 select_ln44_1_fu_283_p3 select_ln44_2_fu_291_p3 add_ln50_fu_355_p2 add_ln50_1_fu_360_p2 xor_ln50_fu_382_p2 and_ln50_fu_388_p2 xor_ln50_1_fu_394_p2 select_ln50_fu_400_p3 select_ln50_1_fu_408_p3 add_ln46_fu_416_p2 icmp_ln46_1_fu_422_p2 add_ln52_fu_432_p2 xor_ln52_fu_458_p2 and_ln52_fu_464_p2 xor_ln52_1_fu_470_p2 select_ln52_fu_476_p3 select_ln52_1_fu_484_p3"
        },
        {
          "ModuleName": "top_kernel_Pipeline_VITIS_LOOP_60_4",
          "InstanceName": "grp_top_kernel_Pipeline_VITIS_LOOP_60_4_fu_410",
          "BindInstances": "icmp_ln60_fu_1552_p2 idx_2_fu_1558_p2 icmp_ln66_fu_1603_p2 denom_reg_fu_1608_p3 sdiv_38ns_24s_38_42_1_U8 icmp_ln72_fu_1711_p2 icmp_ln72_1_fu_1717_p2 or_ln72_fu_1723_p2 xor_ln72_fu_1729_p2 and_ln72_fu_1735_p2 xor_ln72_1_fu_1741_p2 or_ln72_1_fu_1747_p2 and_ln72_1_fu_1753_p2 select_ln72_fu_1759_p3 or_ln72_2_fu_1767_p2 t_1_fu_1773_p3 sparsemux_33_4_24_1_1_U12 col_sum_64_fu_1909_p2 add_ln74_1_fu_1915_p2 icmp_ln74_fu_1921_p2 xor_ln74_fu_2136_p2 and_ln74_fu_2142_p2 xor_ln74_1_fu_2148_p2 and_ln74_1_fu_2154_p2 xor_ln74_2_fu_2160_p2 sdiv_38ns_24s_38_42_1_U9 icmp_ln72_2_fu_2389_p2 icmp_ln72_3_fu_2395_p2 or_ln72_3_fu_2401_p2 xor_ln72_2_fu_2407_p2 and_ln72_2_fu_2413_p2 xor_ln72_3_fu_2419_p2 or_ln72_4_fu_2425_p2 and_ln72_3_fu_2431_p2 select_ln72_2_fu_2437_p3 or_ln72_5_fu_2445_p2 t_3_fu_2451_p3 sparsemux_33_4_24_1_1_U13 col_sum_65_fu_2587_p2 add_ln74_2_fu_2593_p2 icmp_ln74_1_fu_2599_p2 xor_ln74_3_fu_2814_p2 and_ln74_2_fu_2820_p2 xor_ln74_4_fu_2826_p2 and_ln74_3_fu_2832_p2 xor_ln74_5_fu_2838_p2 sdiv_38ns_24s_38_42_1_U10 icmp_ln72_4_fu_3067_p2 icmp_ln72_5_fu_3073_p2 or_ln72_6_fu_3079_p2 xor_ln72_4_fu_3085_p2 and_ln72_4_fu_3091_p2 xor_ln72_5_fu_3097_p2 or_ln72_7_fu_3103_p2 and_ln72_5_fu_3109_p2 select_ln72_4_fu_3115_p3 or_ln72_8_fu_3123_p2 t_5_fu_3129_p3 sparsemux_33_4_24_1_1_U14 col_sum_66_fu_3265_p2 add_ln74_3_fu_3271_p2 icmp_ln74_2_fu_3277_p2 xor_ln74_6_fu_3492_p2 and_ln74_4_fu_3498_p2 xor_ln74_7_fu_3504_p2 and_ln74_5_fu_3510_p2 xor_ln74_8_fu_3516_p2 sdiv_38ns_24s_38_42_1_U11 icmp_ln72_6_fu_3745_p2 icmp_ln72_7_fu_3751_p2 or_ln72_9_fu_3757_p2 xor_ln72_6_fu_3763_p2 and_ln72_6_fu_3769_p2 xor_ln72_7_fu_3775_p2 or_ln72_10_fu_3781_p2 and_ln72_7_fu_3787_p2 select_ln72_6_fu_3793_p3 or_ln72_11_fu_3801_p2 t_7_fu_3807_p3 sparsemux_33_4_24_1_1_U15 col_sum_67_fu_3943_p2 add_ln74_4_fu_3949_p2 icmp_ln74_3_fu_3955_p2 xor_ln74_9_fu_4170_p2 and_ln74_6_fu_4176_p2 xor_ln74_10_fu_4182_p2 and_ln74_7_fu_4188_p2 xor_ln74_11_fu_4194_p2"
        },
        {
          "ModuleName": "top_kernel_Pipeline_VITIS_LOOP_79_6",
          "InstanceName": "grp_top_kernel_Pipeline_VITIS_LOOP_79_6_fu_496",
          "BindInstances": "sparsemux_33_6_24_1_1_U91 sub_ln84_fu_802_p2 sub_ln84_1_fu_822_p2 select_ln84_fu_842_p3 sparsemux_33_6_24_1_1_U92 sub_ln84_2_fu_939_p2 sub_ln84_3_fu_959_p2 select_ln84_1_fu_979_p3 sparsemux_33_6_24_1_1_U93 sub_ln84_4_fu_1076_p2 sub_ln84_5_fu_1096_p2 select_ln84_2_fu_1116_p3 sparsemux_33_6_24_1_1_U94 sub_ln84_6_fu_1213_p2 sub_ln84_7_fu_1233_p2 select_ln84_3_fu_1253_p3 add_ln79_fu_1262_p2"
        },
        {
          "ModuleName": "top_kernel_Pipeline_VITIS_LOOP_89_8_VITIS_LOOP_94_9",
          "InstanceName": "grp_top_kernel_Pipeline_VITIS_LOOP_89_8_VITIS_LOOP_94_9_fu_572",
          "BindInstances": "icmp_ln89_fu_351_p2 add_ln89_1_fu_357_p2 add_ln89_fu_369_p2 icmp_ln94_fu_375_p2 select_ln89_fu_381_p3 select_ln89_1_fu_613_p3 select_ln89_2_fu_512_p3 select_ln89_3_fu_519_p3 select_ln89_4_fu_389_p3 add_ln102_fu_435_p2 sparsemux_9_2_24_1_1_U164 sparsemux_9_2_17_1_1_U165 t_cur_1_fu_572_p3 s_cur_1_fu_579_p3 icmp_ln107_fu_457_p2 icmp_ln107_1_fu_463_p2 and_ln107_fu_620_p2 mul_24s_17s_41_5_1_U166 add_ln110_fu_666_p2 xor_ln110_fu_680_p2 and_ln110_fu_686_p2 icmp_ln110_fu_710_p2 icmp_ln110_1_fu_726_p2 icmp_ln110_2_fu_732_p2 select_ln110_fu_738_p3 xor_ln110_1_fu_746_p2 and_ln110_1_fu_752_p2 select_ln110_1_fu_758_p3 and_ln110_2_fu_766_p2 xor_ln110_2_fu_772_p2 or_ln110_fu_778_p2 xor_ln110_3_fu_784_p2 and_ln110_3_fu_790_p2 and_ln110_4_fu_796_p2 or_ln110_2_fu_802_p2 xor_ln110_4_fu_808_p2 and_ln110_5_fu_814_p2 select_ln110_2_fu_820_p3 or_ln110_1_fu_828_p2 p_cur_fu_834_p3 p_cur_1_fu_842_p3 icmp_ln115_fu_479_p2 add_ln94_fu_485_p2"
        }
      ]
    },
    "Info": {
      "top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "top_kernel_Pipeline_VITIS_LOOP_60_4": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "top_kernel_Pipeline_VITIS_LOOP_79_6": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "top_kernel_Pipeline_VITIS_LOOP_89_8_VITIS_LOOP_94_9": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "1",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      },
      "top_kernel": {
        "FunctionProtocol": "ap_ctrl_hs",
        "isTaskLevelControl": "0",
        "isPipelined": "0",
        "isCombinational": "0",
        "isOneStateSeq": "0"
      }
    },
    "Metrics": {
      "top_kernel_Pipeline_VITIS_LOOP_44_2_VITIS_LOOP_46_3": {
        "Latency": {
          "LatencyBest": "16387",
          "LatencyAvg": "16387",
          "LatencyWorst": "16387",
          "PipelineII": "16385",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_44_2_VITIS_LOOP_46_3",
            "TripCount": "16384",
            "Latency": "16385",
            "PipelineII": "1",
            "PipelineDepth": "3"
          }],
        "Area": {
          "FF": "85",
          "AVAIL_FF": "141120",
          "UTIL_FF": "~0",
          "LUT": "423",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "top_kernel_Pipeline_VITIS_LOOP_60_4": {
        "Latency": {
          "LatencyBest": "4139",
          "LatencyAvg": "4139",
          "LatencyWorst": "4139",
          "PipelineII": "4097",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "6.307"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_60_4",
            "TripCount": "4096",
            "Latency": "4137",
            "PipelineII": "1",
            "PipelineDepth": "43"
          }],
        "Area": {
          "FF": "14623",
          "AVAIL_FF": "141120",
          "UTIL_FF": "10",
          "LUT": "12332",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "17",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "top_kernel_Pipeline_VITIS_LOOP_79_6": {
        "Latency": {
          "LatencyBest": "18",
          "LatencyAvg": "18",
          "LatencyWorst": "18",
          "PipelineII": "17",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "5.078"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_79_6",
            "TripCount": "16",
            "Latency": "16",
            "PipelineII": "1",
            "PipelineDepth": "1"
          }],
        "Area": {
          "FF": "9",
          "AVAIL_FF": "141120",
          "UTIL_FF": "~0",
          "LUT": "645",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "~0",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "0",
          "DSP": "0",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "top_kernel_Pipeline_VITIS_LOOP_89_8_VITIS_LOOP_94_9": {
        "Latency": {
          "LatencyBest": "16903",
          "LatencyAvg": "16903",
          "LatencyWorst": "16903",
          "PipelineII": "16897",
          "PipelineDepth": "",
          "PipelineType": "loop auto-rewind stp (delay=0 clock cycles(s))"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Loops": [{
            "Name": "VITIS_LOOP_89_8_VITIS_LOOP_94_9",
            "TripCount": "16896",
            "Latency": "16901",
            "PipelineII": "1",
            "PipelineDepth": "7"
          }],
        "Area": {
          "DSP": "1",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "~0",
          "FF": "396",
          "AVAIL_FF": "141120",
          "UTIL_FF": "~0",
          "LUT": "742",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "1",
          "BRAM_18K": "0",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "0",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      },
      "top_kernel": {
        "Latency": {
          "LatencyBest": "37469",
          "LatencyAvg": "37469",
          "LatencyWorst": "37469",
          "PipelineII": "37470",
          "PipelineDepth": "",
          "PipelineType": "no"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "2.70",
          "Estimate": "7.300"
        },
        "Area": {
          "BRAM_18K": "55",
          "AVAIL_BRAM": "432",
          "UTIL_BRAM": "12",
          "DSP": "1",
          "AVAIL_DSP": "360",
          "UTIL_DSP": "~0",
          "FF": "16722",
          "AVAIL_FF": "141120",
          "UTIL_FF": "11",
          "LUT": "16485",
          "AVAIL_LUT": "70560",
          "UTIL_LUT": "23",
          "URAM": "0",
          "AVAIL_URAM": "0",
          "UTIL_URAM": "0"
        }
      }
    }
  },
  "GenerateBdFiles": "0",
  "GenData": {
    "DataVersion": "0.2",
    "Time": "2026-02-05 03:15:09 EST",
    "ToolName": "vitis_hls",
    "ToolVersion": "2025.1.1"
  }
}
