<dec f='llvm/llvm/lib/Target/Hexagon/MCTargetDesc/HexagonBaseInfo.h' l='41' type='5'/>
<doc f='llvm/llvm/lib/Target/Hexagon/MCTargetDesc/HexagonBaseInfo.h' l='41'>// Indirect with register offset</doc>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonInstrInfo.cpp' l='4187' u='r' c='_ZNK4llvm16HexagonInstrInfo20isAddrModeWithOffsetERKNS_12MachineInstrE'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonOptAddrMode.cpp' l='137' u='r' c='_ZN12_GLOBAL__N_118HexagonOptAddrMode10hasRepFormERN4llvm12MachineInstrEj'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonOptAddrMode.cpp' l='494' u='r' c='_ZN12_GLOBAL__N_118HexagonOptAddrMode10changeLoadEPN4llvm12MachineInstrENS1_14MachineOperandEj'/>
<use f='llvm/llvm/lib/Target/Hexagon/HexagonOptAddrMode.cpp' l='554' u='r' c='_ZN12_GLOBAL__N_118HexagonOptAddrMode11changeStoreEPN4llvm12MachineInstrENS1_14MachineOperandEj'/>
