<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<?xml-stylesheet href="rptstyle.xsl" type="text/xsl" ?>
<doc>
<title>Global Net Report</title>
<text>Microsemi Corporation - Microsemi Libero Software Release v2022.1 (Version 2022.1.0.10)</text>
<text>Date: Sun Jun  2 15:22:42 2024
</text>
<section>
<name>Global Nets Information</name>
<table>
<header>
 <cell/>
 <cell> From </cell>
 <cell> GB Location </cell>
 <cell> Net Name </cell>
 <cell> Fanout </cell>
</header>
<row>
 <cell>1</cell>
 <cell>Clock_Reset_0/PF_CCC_C7_0/PF_CCC_C7_0/clkint_0/U0_GB0</cell>
 <cell>(1165, 163)</cell>
 <cell>Clock_Reset_0/PF_CCC_C7_0/PF_CCC_C7_0/clkint_0/U0_gbs_1</cell>
 <cell>27632</cell>
</row>
<row>
 <cell>2</cell>
 <cell>Clock_Reset_0/PF_CCC_C7_0/PF_CCC_C7_0/clkint_0/U0</cell>
 <cell>(1153, 162)</cell>
 <cell>Clock_Reset_0/PF_CCC_C7_0/PF_CCC_C7_0/clkint_0/U0_Y</cell>
 <cell>17844</cell>
</row>
<row>
 <cell>3</cell>
 <cell>AnalyzatorInCircuit_0/AnalyzInCirc_Top_0/FifoInst_GEN.0.inst_AnalyzInCirc_FIFO/WR_INDEX_RNI9T7D[3]/U0</cell>
 <cell>(1164, 162)</cell>
 <cell>AnalyzatorInCircuit_0/AnalyzInCirc_Top_0/FifoInst_GEN.0.inst_AnalyzInCirc_FIFO/WR_INDEX_RNI9T7D[3]/U0_Y</cell>
 <cell>9216</cell>
</row>
<row>
 <cell>4</cell>
 <cell>AnalyzatorInCircuit_0/AnalyzInCirc_Top_0/FifoInst_GEN.0.inst_AnalyzInCirc_FIFO/WR_INDEX_RNIAU7D[4]/U0</cell>
 <cell>(1165, 162)</cell>
 <cell>AnalyzatorInCircuit_0/AnalyzInCirc_Top_0/FifoInst_GEN.0.inst_AnalyzInCirc_FIFO/WR_INDEX_RNIAU7D[4]/U0_Y</cell>
 <cell>9216</cell>
</row>
<row>
 <cell>5</cell>
 <cell>AnalyzatorInCircuit_0/AnalyzInCirc_Top_0/FifoInst_GEN.1.inst_AnalyzInCirc_FIFO/WR_INDEX_RNIA0S[3]/U0_GB0</cell>
 <cell>(1169, 163)</cell>
 <cell>AnalyzatorInCircuit_0/AnalyzInCirc_Top_0/FifoInst_GEN.1.inst_AnalyzInCirc_FIFO/WR_INDEX_RNIA0S[3]/U0_gbs_1</cell>
 <cell>9117</cell>
</row>
<row>
 <cell>6</cell>
 <cell>AnalyzatorInCircuit_0/AnalyzInCirc_Top_0/FifoInst_GEN.1.inst_AnalyzInCirc_FIFO/WR_INDEX_RNIB1S[4]/U0_GB0</cell>
 <cell>(1174, 162)</cell>
 <cell>AnalyzatorInCircuit_0/AnalyzInCirc_Top_0/FifoInst_GEN.1.inst_AnalyzInCirc_FIFO/WR_INDEX_RNIB1S[4]/U0_gbs_1</cell>
 <cell>9117</cell>
</row>
<row>
 <cell>7</cell>
 <cell>AnalyzatorInCircuit_0/AnalyzInCirc_Top_0/FifoInst_GEN.1.inst_AnalyzInCirc_FIFO_2/WR_INDEX_RNITJN6[5]/U0</cell>
 <cell>(1157, 162)</cell>
 <cell>AnalyzatorInCircuit_0/AnalyzInCirc_Top_0/FifoInst_GEN.1.inst_AnalyzInCirc_FIFO_2/WR_INDEX_RNITJN6[5]/U0_Y</cell>
 <cell>7168</cell>
</row>
<row>
 <cell>8</cell>
 <cell>AnalyzatorInCircuit_0/AnalyzInCirc_Top_0/FifoInst_GEN.1.inst_AnalyzInCirc_FIFO_2/WR_INDEX_RNIUKN6[6]/U0</cell>
 <cell>(1158, 162)</cell>
 <cell>AnalyzatorInCircuit_0/AnalyzInCirc_Top_0/FifoInst_GEN.1.inst_AnalyzInCirc_FIFO_2/WR_INDEX_RNIUKN6[6]/U0_Y</cell>
 <cell>7168</cell>
</row>
<row>
 <cell>9</cell>
 <cell>AnalyzatorInCircuit_0/AnalyzInCirc_Top_0/FifoInst_GEN.0.inst_AnalyzInCirc_FIFO_2/WR_INDEX_RNITFS7[6]/U0</cell>
 <cell>(1158, 163)</cell>
 <cell>AnalyzatorInCircuit_0/AnalyzInCirc_Top_0/FifoInst_GEN.0.inst_AnalyzInCirc_FIFO_2/WR_INDEX_RNITFS7[6]/U0_Y</cell>
 <cell>5019</cell>
</row>
<row>
 <cell>10</cell>
 <cell>AnalyzatorInCircuit_0/AnalyzInCirc_Top_0/FifoInst_GEN.0.inst_AnalyzInCirc_FIFO_2/WR_INDEX_RNISES7[5]/U0</cell>
 <cell>(1163, 163)</cell>
 <cell>AnalyzatorInCircuit_0/AnalyzInCirc_Top_0/FifoInst_GEN.0.inst_AnalyzInCirc_FIFO_2/WR_INDEX_RNISES7[5]/U0_Y</cell>
 <cell>5019</cell>
</row>
<row>
 <cell>11</cell>
 <cell>Transceiver_Main_0/Synchronizer_0_3/Chain_rep_RNIM56F[1]/U0_GB0</cell>
 <cell>(1172, 163)</cell>
 <cell>Transceiver_Main_0/Synchronizer_0_3/Chain_rep_RNIM56F[1]/U0_gbs_1</cell>
 <cell>3985</cell>
</row>
<row>
 <cell>12</cell>
 <cell>Transceiver_Main_0/Synchronizer_0_3/Chain_rep_RNIM56F[1]/U0</cell>
 <cell>(1160, 163)</cell>
 <cell>Transceiver_Main_0/Synchronizer_0_3/Chain_rep_RNIM56F[1]/U0_Y</cell>
 <cell>2164</cell>
</row>
<row>
 <cell>13</cell>
 <cell>AnalyzatorInCircuit_0/AnalyzInCirc_Top_0/FifoInst_GEN.0.inst_AnalyzInCirc_FIFO_2/WR_INDEX_RNITFS7[6]/U0_GB0</cell>
 <cell>(1170, 163)</cell>
 <cell>AnalyzatorInCircuit_0/AnalyzInCirc_Top_0/FifoInst_GEN.0.inst_AnalyzInCirc_FIFO_2/WR_INDEX_RNITFS7[6]/U0_gbs_1</cell>
 <cell>2149</cell>
</row>
<row>
 <cell>14</cell>
 <cell>AnalyzatorInCircuit_0/AnalyzInCirc_Top_0/FifoInst_GEN.0.inst_AnalyzInCirc_FIFO_2/WR_INDEX_RNISES7[5]/U0_GB0</cell>
 <cell>(1175, 163)</cell>
 <cell>AnalyzatorInCircuit_0/AnalyzInCirc_Top_0/FifoInst_GEN.0.inst_AnalyzInCirc_FIFO_2/WR_INDEX_RNISES7[5]/U0_gbs_1</cell>
 <cell>2149</cell>
</row>
<row>
 <cell>15</cell>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_GB0</cell>
 <cell>(1166, 163)</cell>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_gbs_1</cell>
 <cell>2022</cell>
</row>
<row>
 <cell>16</cell>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0</cell>
 <cell>(1154, 162)</cell>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_Y</cell>
 <cell>1762</cell>
</row>
<row>
 <cell>17</cell>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0</cell>
 <cell>(1155, 162)</cell>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0_Y</cell>
 <cell>884</cell>
</row>
<row>
 <cell>18</cell>
 <cell>Clock_Reset_0/Synchronizer_0/Chain_rep_RNI8C36[1]/U0</cell>
 <cell>(1161, 163)</cell>
 <cell>Clock_Reset_0/Synchronizer_0/Chain_rep_RNI8C36[1]/U0_Y</cell>
 <cell>720</cell>
</row>
<row>
 <cell>19</cell>
 <cell>Clock_Reset_0/Clock_Switch_0/inst_Synchronizer_Reset_Out/Chain_rep_RNI9K7E[1]/U0_GB0</cell>
 <cell>(1173, 162)</cell>
 <cell>Clock_Reset_0/Clock_Switch_0/inst_Synchronizer_Reset_Out/Chain_rep_RNI9K7E[1]/U0_gbs_1</cell>
 <cell>542</cell>
</row>
<row>
 <cell>20</cell>
 <cell>Clock_Reset_0/Clock_Switch_0/inst_Synchronizer_Reset_Out/Chain_rep_RNI9K7E[1]/U0</cell>
 <cell>(1161, 162)</cell>
 <cell>Clock_Reset_0/Clock_Switch_0/inst_Synchronizer_Reset_Out/Chain_rep_RNI9K7E[1]/U0_Y</cell>
 <cell>453</cell>
</row>
<row>
 <cell>21</cell>
 <cell>I_1/U0</cell>
 <cell>(1160, 162)</cell>
 <cell>I_1/U0_Y</cell>
 <cell>249</cell>
</row>
<row>
 <cell>22</cell>
 <cell>Clock_Reset_0/PF_CLK_DIV_C2_0/PF_CLK_DIV_C2_0/I_CD_RNIU5Q9/U0</cell>
 <cell>(1169, 162)</cell>
 <cell>Clock_Reset_0/PF_CLK_DIV_C2_0/PF_CLK_DIV_C2_0/I_CD_RNIU5Q9/U0_Y</cell>
 <cell>181</cell>
</row>
<row>
 <cell>23</cell>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0_GB0</cell>
 <cell>(1167, 163)</cell>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0_gbs_1</cell>
 <cell>162</cell>
</row>
<row>
 <cell>24</cell>
 <cell>Clock_Reset_0/Synchronizer_0/Chain_rep_RNI8C36[1]/U0_GB0</cell>
 <cell>(1173, 163)</cell>
 <cell>Clock_Reset_0/Synchronizer_0/Chain_rep_RNI8C36[1]/U0_gbs_1</cell>
 <cell>158</cell>
</row>
<row>
 <cell>25</cell>
 <cell>AnalyzatorInCircuit_0/AnalyzInCirc_Top_0/FifoInst_GEN.1.inst_AnalyzInCirc_FIFO/WR_INDEX_RNIA0S[3]/U0</cell>
 <cell>(1157, 163)</cell>
 <cell>AnalyzatorInCircuit_0/AnalyzInCirc_Top_0/FifoInst_GEN.1.inst_AnalyzInCirc_FIFO/WR_INDEX_RNIA0S[3]/U0_Y</cell>
 <cell>99</cell>
</row>
<row>
 <cell>26</cell>
 <cell>AnalyzatorInCircuit_0/AnalyzInCirc_Top_0/FifoInst_GEN.1.inst_AnalyzInCirc_FIFO/WR_INDEX_RNIB1S[4]/U0</cell>
 <cell>(1162, 162)</cell>
 <cell>AnalyzatorInCircuit_0/AnalyzInCirc_Top_0/FifoInst_GEN.1.inst_AnalyzInCirc_FIFO/WR_INDEX_RNIB1S[4]/U0_Y</cell>
 <cell>99</cell>
</row>
<row>
 <cell>27</cell>
 <cell>Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0</cell>
 <cell>(1162, 163)</cell>
 <cell>Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_Y</cell>
 <cell>49</cell>
</row>
<row>
 <cell>28</cell>
 <cell>Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_GB0</cell>
 <cell>(1174, 163)</cell>
 <cell>Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_gbs_1</cell>
 <cell>33</cell>
</row>
<row>
 <cell>29</cell>
 <cell>Clock_Reset_0/PF_CLK_DIV_C2_0_0/PF_CLK_DIV_C2_0/I_CD_1/U0_GB0</cell>
 <cell>(1168, 163)</cell>
 <cell>Clock_Reset_0/PF_CLK_DIV_C2_0_0/PF_CLK_DIV_C2_0/I_CD_1/U0_gbs_1</cell>
 <cell>8</cell>
</row>
<row>
 <cell>30</cell>
 <cell>Clock_Reset_0/PF_CCC_C8_0/PF_CCC_C8_0/clkint_0/U0</cell>
 <cell>(1170, 162)</cell>
 <cell>Clock_Reset_0/PF_CCC_C8_0/PF_CCC_C8_0/clkint_0/U0_Y</cell>
 <cell>6</cell>
</row>
<row>
 <cell>31</cell>
 <cell>Clock_Reset_0/PF_CLK_DIV_C2_0_0/PF_CLK_DIV_C2_0/I_CD_1/U0</cell>
 <cell>(1156, 162)</cell>
 <cell>Clock_Reset_0/PF_CLK_DIV_C2_0_0/PF_CLK_DIV_C2_0/I_CD_1/U0_Y</cell>
 <cell>4</cell>
</row>
<row>
 <cell>32</cell>
 <cell>Clock_Reset_0/PF_OSC_C0_0/PF_OSC_C0_0/I_OSC_160_INT/U0_GB0</cell>
 <cell>(1164, 163)</cell>
 <cell>Clock_Reset_0/PF_OSC_C0_0/PF_OSC_C0_0/I_OSC_160_INT/U0_gbs_1</cell>
 <cell>3</cell>
</row>
<row>
 <cell>33</cell>
 <cell>I_2/U0</cell>
 <cell>(1163, 162)</cell>
 <cell>I_2/U0_Y</cell>
 <cell>2</cell>
</row>
<row>
 <cell>34</cell>
 <cell>I_1/U0_GB0</cell>
 <cell>(1172, 162)</cell>
 <cell>I_1/U0_gbs_1</cell>
 <cell>2</cell>
</row>
<row>
 <cell>35</cell>
 <cell>Clock_Reset_0/PF_OSC_C0_0/PF_OSC_C0_0/I_OSC_160_INT/U0</cell>
 <cell>(1152, 162)</cell>
 <cell>Clock_Reset_0/PF_OSC_C0_0/PF_OSC_C0_0/I_OSC_160_INT/U0_Y</cell>
 <cell>1</cell>
</row>
<row>
 <cell>36</cell>
 <cell>Clock_Reset_0/PF_CCC_C3_0/PF_CCC_C3_0/clkint_0/U0</cell>
 <cell>(1175, 162)</cell>
 <cell>Clock_Reset_0/PF_CCC_C3_0/PF_CCC_C3_0/clkint_0/U0_Y</cell>
 <cell>1</cell>
</row>
</table>
<text></text>
</section>
<section>
<name>I/O to GB Connections</name>
<text>(none)</text>
</section>
<section>
<name>Fabric to GB Connections</name>
<table>
<header>
 <cell/>
 <cell> From </cell>
 <cell> From Location </cell>
 <cell> To </cell>
 <cell> Net Name </cell>
 <cell> Net Type </cell>
 <cell> Fanout </cell>
</header>
<row>
 <cell>1</cell>
 <cell>AnalyzatorInCircuit_0/AnalyzInCirc_Top_0/FifoInst_GEN.0.inst_AnalyzInCirc_FIFO/WR_INDEX_RNI9T7D[3]_CLK_GATING_AND2:Y</cell>
 <cell>(1595, 192)</cell>
 <cell>AnalyzatorInCircuit_0/AnalyzInCirc_Top_0/FifoInst_GEN.0.inst_AnalyzInCirc_FIFO/WR_INDEX_RNI9T7D[3]/U0</cell>
 <cell>AnalyzatorInCircuit_0/AnalyzInCirc_Top_0/FifoInst_GEN.0.inst_AnalyzInCirc_FIFO/WR_INDEX_0[3]_CLK_GATING</cell>
 <cell>ROUTED</cell>
 <cell>1</cell>
</row>
<row>
 <cell>2</cell>
 <cell>AnalyzatorInCircuit_0/AnalyzInCirc_Top_0/FifoInst_GEN.0.inst_AnalyzInCirc_FIFO/WR_INDEX_RNIAU7D[4]_CLK_GATING_AND2:Y</cell>
 <cell>(1594, 192)</cell>
 <cell>AnalyzatorInCircuit_0/AnalyzInCirc_Top_0/FifoInst_GEN.0.inst_AnalyzInCirc_FIFO/WR_INDEX_RNIAU7D[4]/U0</cell>
 <cell>AnalyzatorInCircuit_0/AnalyzInCirc_Top_0/FifoInst_GEN.0.inst_AnalyzInCirc_FIFO/WR_INDEX_0[4]_CLK_GATING</cell>
 <cell>ROUTED</cell>
 <cell>1</cell>
</row>
<row>
 <cell>3</cell>
 <cell>AnalyzatorInCircuit_0/AnalyzInCirc_Top_0/FifoInst_GEN.1.inst_AnalyzInCirc_FIFO/WR_INDEX_RNIA0S[3]_CLK_GATING_AND2:Y</cell>
 <cell>(1436, 132)</cell>
 <cell>AnalyzatorInCircuit_0/AnalyzInCirc_Top_0/FifoInst_GEN.1.inst_AnalyzInCirc_FIFO/WR_INDEX_RNIA0S[3]/U0_GB0</cell>
 <cell>AnalyzatorInCircuit_0/AnalyzInCirc_Top_0/FifoInst_GEN.1.inst_AnalyzInCirc_FIFO/WR_INDEX_0[3]_CLK_GATING</cell>
 <cell>ROUTED</cell>
 <cell>2</cell>
</row>
<row>
 <cell>4</cell>
 <cell>AnalyzatorInCircuit_0/AnalyzInCirc_Top_0/FifoInst_GEN.1.inst_AnalyzInCirc_FIFO/WR_INDEX_RNIB1S[4]_CLK_GATING_AND2:Y</cell>
 <cell>(1438, 132)</cell>
 <cell>AnalyzatorInCircuit_0/AnalyzInCirc_Top_0/FifoInst_GEN.1.inst_AnalyzInCirc_FIFO/WR_INDEX_RNIB1S[4]/U0_GB0</cell>
 <cell>AnalyzatorInCircuit_0/AnalyzInCirc_Top_0/FifoInst_GEN.1.inst_AnalyzInCirc_FIFO/WR_INDEX_0[4]_CLK_GATING</cell>
 <cell>ROUTED</cell>
 <cell>2</cell>
</row>
<row>
 <cell>5</cell>
 <cell>AnalyzatorInCircuit_0/AnalyzInCirc_Top_0/FifoInst_GEN.1.inst_AnalyzInCirc_FIFO_2/WR_INDEX_RNITJN6[5]_CLK_GATING_AND2:Y</cell>
 <cell>(962, 183)</cell>
 <cell>AnalyzatorInCircuit_0/AnalyzInCirc_Top_0/FifoInst_GEN.1.inst_AnalyzInCirc_FIFO_2/WR_INDEX_RNITJN6[5]/U0</cell>
 <cell>AnalyzatorInCircuit_0/AnalyzInCirc_Top_0/FifoInst_GEN.1.inst_AnalyzInCirc_FIFO_2/WR_INDEX_0[5]_CLK_GATING</cell>
 <cell>ROUTED</cell>
 <cell>1</cell>
</row>
<row>
 <cell>6</cell>
 <cell>AnalyzatorInCircuit_0/AnalyzInCirc_Top_0/FifoInst_GEN.1.inst_AnalyzInCirc_FIFO_2/WR_INDEX_RNIUKN6[6]_CLK_GATING_AND2:Y</cell>
 <cell>(960, 183)</cell>
 <cell>AnalyzatorInCircuit_0/AnalyzInCirc_Top_0/FifoInst_GEN.1.inst_AnalyzInCirc_FIFO_2/WR_INDEX_RNIUKN6[6]/U0</cell>
 <cell>AnalyzatorInCircuit_0/AnalyzInCirc_Top_0/FifoInst_GEN.1.inst_AnalyzInCirc_FIFO_2/WR_INDEX_0[6]_CLK_GATING</cell>
 <cell>ROUTED</cell>
 <cell>1</cell>
</row>
<row>
 <cell>7</cell>
 <cell>AnalyzatorInCircuit_0/AnalyzInCirc_Top_0/FifoInst_GEN.0.inst_AnalyzInCirc_FIFO_2/WR_INDEX_RNITFS7[6]_CLK_GATING_AND2:Y</cell>
 <cell>(1020, 243)</cell>
 <cell>AnalyzatorInCircuit_0/AnalyzInCirc_Top_0/FifoInst_GEN.0.inst_AnalyzInCirc_FIFO_2/WR_INDEX_RNITFS7[6]/U0</cell>
 <cell>AnalyzatorInCircuit_0/AnalyzInCirc_Top_0/FifoInst_GEN.0.inst_AnalyzInCirc_FIFO_2/WR_INDEX_0[6]_CLK_GATING</cell>
 <cell>ROUTED</cell>
 <cell>2</cell>
</row>
<row>
 <cell>8</cell>
 <cell>AnalyzatorInCircuit_0/AnalyzInCirc_Top_0/FifoInst_GEN.0.inst_AnalyzInCirc_FIFO_2/WR_INDEX_RNISES7[5]_CLK_GATING_AND2:Y</cell>
 <cell>(1043, 252)</cell>
 <cell>AnalyzatorInCircuit_0/AnalyzInCirc_Top_0/FifoInst_GEN.0.inst_AnalyzInCirc_FIFO_2/WR_INDEX_RNISES7[5]/U0</cell>
 <cell>AnalyzatorInCircuit_0/AnalyzInCirc_Top_0/FifoInst_GEN.0.inst_AnalyzInCirc_FIFO_2/WR_INDEX_0[5]_CLK_GATING</cell>
 <cell>ROUTED</cell>
 <cell>2</cell>
</row>
<row>
 <cell>9</cell>
 <cell>Transceiver_Main_0/Synchronizer_0_3/Chain_rep_RNIM56F[1]_CLK_GATING_AND2:Y</cell>
 <cell>(2210, 105)</cell>
 <cell>Transceiver_Main_0/Synchronizer_0_3/Chain_rep_RNIM56F[1]/U0_GB0</cell>
 <cell>Transceiver_Main_0/Synchronizer_0_3/Chain_rep_Z[1]_CLK_GATING</cell>
 <cell>ROUTED</cell>
 <cell>2</cell>
</row>
<row>
 <cell>10</cell>
 <cell>Transceiver_Main_0/Synchronizer_0_3/Chain_rep_RNIM56F[1]_CLK_GATING_AND2:Y</cell>
 <cell>(2210, 105)</cell>
 <cell>Transceiver_Main_0/Synchronizer_0_3/Chain_rep_RNIM56F[1]/U0</cell>
 <cell>Transceiver_Main_0/Synchronizer_0_3/Chain_rep_Z[1]_CLK_GATING</cell>
 <cell>ROUTED</cell>
 <cell>2</cell>
</row>
<row>
 <cell>11</cell>
 <cell>AnalyzatorInCircuit_0/AnalyzInCirc_Top_0/FifoInst_GEN.0.inst_AnalyzInCirc_FIFO_2/WR_INDEX_RNITFS7[6]_CLK_GATING_AND2:Y</cell>
 <cell>(1020, 243)</cell>
 <cell>AnalyzatorInCircuit_0/AnalyzInCirc_Top_0/FifoInst_GEN.0.inst_AnalyzInCirc_FIFO_2/WR_INDEX_RNITFS7[6]/U0_GB0</cell>
 <cell>AnalyzatorInCircuit_0/AnalyzInCirc_Top_0/FifoInst_GEN.0.inst_AnalyzInCirc_FIFO_2/WR_INDEX_0[6]_CLK_GATING</cell>
 <cell>ROUTED</cell>
 <cell>2</cell>
</row>
<row>
 <cell>12</cell>
 <cell>AnalyzatorInCircuit_0/AnalyzInCirc_Top_0/FifoInst_GEN.0.inst_AnalyzInCirc_FIFO_2/WR_INDEX_RNISES7[5]_CLK_GATING_AND2:Y</cell>
 <cell>(1043, 252)</cell>
 <cell>AnalyzatorInCircuit_0/AnalyzInCirc_Top_0/FifoInst_GEN.0.inst_AnalyzInCirc_FIFO_2/WR_INDEX_RNISES7[5]/U0_GB0</cell>
 <cell>AnalyzatorInCircuit_0/AnalyzInCirc_Top_0/FifoInst_GEN.0.inst_AnalyzInCirc_FIFO_2/WR_INDEX_0[5]_CLK_GATING</cell>
 <cell>ROUTED</cell>
 <cell>2</cell>
</row>
<row>
 <cell>13</cell>
 <cell>Clock_Reset_0/Synchronizer_0/Chain_rep_RNI8C36[1]_CLK_GATING_AND2:Y</cell>
 <cell>(1185, 159)</cell>
 <cell>Clock_Reset_0/Synchronizer_0/Chain_rep_RNI8C36[1]/U0</cell>
 <cell>Clock_Reset_0/Synchronizer_0/Chain_rep_Z[1]_CLK_GATING</cell>
 <cell>ROUTED</cell>
 <cell>2</cell>
</row>
<row>
 <cell>14</cell>
 <cell>Clock_Reset_0/Clock_Switch_0/inst_Synchronizer_Reset_Out/Chain_rep_RNI9K7E[1]_CLK_GATING_AND2:Y</cell>
 <cell>(2377, 114)</cell>
 <cell>Clock_Reset_0/Clock_Switch_0/inst_Synchronizer_Reset_Out/Chain_rep_RNI9K7E[1]/U0_GB0</cell>
 <cell>Clock_Reset_0/Clock_Switch_0/inst_Synchronizer_Reset_Out/Chain_rep_Z[1]_CLK_GATING</cell>
 <cell>ROUTED</cell>
 <cell>2</cell>
</row>
<row>
 <cell>15</cell>
 <cell>Clock_Reset_0/Clock_Switch_0/inst_Synchronizer_Reset_Out/Chain_rep_RNI9K7E[1]_CLK_GATING_AND2:Y</cell>
 <cell>(2377, 114)</cell>
 <cell>Clock_Reset_0/Clock_Switch_0/inst_Synchronizer_Reset_Out/Chain_rep_RNI9K7E[1]/U0</cell>
 <cell>Clock_Reset_0/Clock_Switch_0/inst_Synchronizer_Reset_Out/Chain_rep_Z[1]_CLK_GATING</cell>
 <cell>ROUTED</cell>
 <cell>2</cell>
</row>
<row>
 <cell>16</cell>
 <cell>I_1_CLK_GATING_AND2:Y</cell>
 <cell>(169, 72)</cell>
 <cell>I_1/U0</cell>
 <cell>FTDI_CLK_ibuf_Z_CLK_GATING</cell>
 <cell>ROUTED</cell>
 <cell>2</cell>
</row>
<row>
 <cell>17</cell>
 <cell>Clock_Reset_0/PF_OSC_C0_0/PF_OSC_C0_0/I_OSC_160_INT/U0_RGB1_RGB2:Y</cell>
 <cell>(1747, 12)</cell>
 <cell>Clock_Reset_0/PF_CLK_DIV_C2_0/PF_CLK_DIV_C2_0/I_CD_RNIU5Q9/U0</cell>
 <cell>Clock_Reset_0/PF_OSC_C0_0/PF_OSC_C0_0/I_OSC_160_INT/U0_RGB1_RGB2_rgb_net_1</cell>
 <cell>ROUTED</cell>
 <cell>1</cell>
</row>
<row>
 <cell>18</cell>
 <cell>Clock_Reset_0/Synchronizer_0/Chain_rep_RNI8C36[1]_CLK_GATING_AND2:Y</cell>
 <cell>(1185, 159)</cell>
 <cell>Clock_Reset_0/Synchronizer_0/Chain_rep_RNI8C36[1]/U0_GB0</cell>
 <cell>Clock_Reset_0/Synchronizer_0/Chain_rep_Z[1]_CLK_GATING</cell>
 <cell>ROUTED</cell>
 <cell>2</cell>
</row>
<row>
 <cell>19</cell>
 <cell>AnalyzatorInCircuit_0/AnalyzInCirc_Top_0/FifoInst_GEN.1.inst_AnalyzInCirc_FIFO/WR_INDEX_RNIA0S[3]_CLK_GATING_AND2:Y</cell>
 <cell>(1436, 132)</cell>
 <cell>AnalyzatorInCircuit_0/AnalyzInCirc_Top_0/FifoInst_GEN.1.inst_AnalyzInCirc_FIFO/WR_INDEX_RNIA0S[3]/U0</cell>
 <cell>AnalyzatorInCircuit_0/AnalyzInCirc_Top_0/FifoInst_GEN.1.inst_AnalyzInCirc_FIFO/WR_INDEX_0[3]_CLK_GATING</cell>
 <cell>ROUTED</cell>
 <cell>2</cell>
</row>
<row>
 <cell>20</cell>
 <cell>AnalyzatorInCircuit_0/AnalyzInCirc_Top_0/FifoInst_GEN.1.inst_AnalyzInCirc_FIFO/WR_INDEX_RNIB1S[4]_CLK_GATING_AND2:Y</cell>
 <cell>(1438, 132)</cell>
 <cell>AnalyzatorInCircuit_0/AnalyzInCirc_Top_0/FifoInst_GEN.1.inst_AnalyzInCirc_FIFO/WR_INDEX_RNIB1S[4]/U0</cell>
 <cell>AnalyzatorInCircuit_0/AnalyzInCirc_Top_0/FifoInst_GEN.1.inst_AnalyzInCirc_FIFO/WR_INDEX_0[4]_CLK_GATING</cell>
 <cell>ROUTED</cell>
 <cell>2</cell>
</row>
<row>
 <cell>21</cell>
 <cell>Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8_CLK_GATING_AND2:Y</cell>
 <cell>(1243, 153)</cell>
 <cell>Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0</cell>
 <cell>Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_Z_CLK_GATING</cell>
 <cell>ROUTED</cell>
 <cell>2</cell>
</row>
<row>
 <cell>22</cell>
 <cell>Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8_CLK_GATING_AND2:Y</cell>
 <cell>(1243, 153)</cell>
 <cell>Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_GB0</cell>
 <cell>Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_Z_CLK_GATING</cell>
 <cell>ROUTED</cell>
 <cell>2</cell>
</row>
<row>
 <cell>23</cell>
 <cell>Clock_Reset_0/PF_OSC_C0_0/PF_OSC_C0_0/I_OSC_160_INT/U0_RGB1_RGB1:Y</cell>
 <cell>(1741, 12)</cell>
 <cell>Clock_Reset_0/PF_CLK_DIV_C2_0_0/PF_CLK_DIV_C2_0/I_CD_1/U0_GB0</cell>
 <cell>Clock_Reset_0/PF_OSC_C0_0/PF_OSC_C0_0/I_OSC_160_INT/U0_RGB1_RGB1_rgb_net_1</cell>
 <cell>ROUTED</cell>
 <cell>1</cell>
</row>
<row>
 <cell>24</cell>
 <cell>Clock_Reset_0/PF_OSC_C0_0/PF_OSC_C0_0/I_OSC_160_INT/U0_RGB1_RGB1:Y</cell>
 <cell>(1741, 12)</cell>
 <cell>Clock_Reset_0/PF_CLK_DIV_C2_0_0/PF_CLK_DIV_C2_0/I_CD_1/U0</cell>
 <cell>Clock_Reset_0/PF_OSC_C0_0/PF_OSC_C0_0/I_OSC_160_INT/U0_RGB1_RGB1_rgb_net_1</cell>
 <cell>ROUTED</cell>
 <cell>1</cell>
</row>
<row>
 <cell>25</cell>
 <cell>Clock_Reset_0/PF_OSC_C0_0/PF_OSC_C0_0/I_OSC_160:CLK</cell>
 <cell>(512, 2)</cell>
 <cell>Clock_Reset_0/PF_OSC_C0_0/PF_OSC_C0_0/I_OSC_160_INT/U0_GB0</cell>
 <cell>Clock_Reset_0/PF_OSC_C0_0/PF_OSC_C0_0/I_OSC_160_CLK_c</cell>
 <cell>HARDWIRED</cell>
 <cell>1</cell>
</row>
<row>
 <cell>26</cell>
 <cell>I_2_CLK_GATING_AND2:Y</cell>
 <cell>(1180, 159)</cell>
 <cell>I_2/U0</cell>
 <cell>N_9_CLK_GATING</cell>
 <cell>ROUTED</cell>
 <cell>1</cell>
</row>
<row>
 <cell>27</cell>
 <cell>I_1_CLK_GATING_AND2:Y</cell>
 <cell>(169, 72)</cell>
 <cell>I_1/U0_GB0</cell>
 <cell>FTDI_CLK_ibuf_Z_CLK_GATING</cell>
 <cell>ROUTED</cell>
 <cell>2</cell>
</row>
<row>
 <cell>28</cell>
 <cell>Clock_Reset_0/PF_OSC_C0_0/PF_OSC_C0_0/I_OSC_160:CLK</cell>
 <cell>(512, 2)</cell>
 <cell>Clock_Reset_0/PF_OSC_C0_0/PF_OSC_C0_0/I_OSC_160_INT/U0</cell>
 <cell>Clock_Reset_0/PF_OSC_C0_0/PF_OSC_C0_0/I_OSC_160_CLK_c</cell>
 <cell>HARDWIRED</cell>
 <cell>1</cell>
</row>
</table>
<text></text>
</section>
<section>
<name>CCC to GB Connections</name>
<table>
<header>
 <cell/>
 <cell> From </cell>
 <cell> From Location </cell>
 <cell> To </cell>
 <cell> Net Name </cell>
 <cell> Net Type </cell>
 <cell> Fanout </cell>
</header>
<row>
 <cell>1</cell>
 <cell>Clock_Reset_0/PF_CCC_C7_0/PF_CCC_C7_0/pll_inst_0:OUT0</cell>
 <cell>(0, 377)</cell>
 <cell>Clock_Reset_0/PF_CCC_C7_0/PF_CCC_C7_0/clkint_0/U0_GB0</cell>
 <cell>Clock_Reset_0/PF_CCC_C7_0/PF_CCC_C7_0/pll_inst_0_clkint_0</cell>
 <cell>HARDWIRED</cell>
 <cell>1</cell>
</row>
<row>
 <cell>2</cell>
 <cell>Clock_Reset_0/PF_CCC_C7_0/PF_CCC_C7_0/pll_inst_0:OUT0</cell>
 <cell>(0, 377)</cell>
 <cell>Clock_Reset_0/PF_CCC_C7_0/PF_CCC_C7_0/clkint_0/U0</cell>
 <cell>Clock_Reset_0/PF_CCC_C7_0/PF_CCC_C7_0/pll_inst_0_clkint_0</cell>
 <cell>HARDWIRED</cell>
 <cell>1</cell>
</row>
<row>
 <cell>3</cell>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT0</cell>
 <cell>(2460, 377)</cell>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_GB0</cell>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0_clkint_0</cell>
 <cell>HARDWIRED</cell>
 <cell>1</cell>
</row>
<row>
 <cell>4</cell>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT0</cell>
 <cell>(2460, 377)</cell>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0</cell>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0_clkint_0</cell>
 <cell>HARDWIRED</cell>
 <cell>1</cell>
</row>
<row>
 <cell>5</cell>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT1</cell>
 <cell>(2460, 377)</cell>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0</cell>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0_clkint_4</cell>
 <cell>HARDWIRED</cell>
 <cell>1</cell>
</row>
<row>
 <cell>6</cell>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:OUT1</cell>
 <cell>(2460, 377)</cell>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0_GB0</cell>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0_clkint_4</cell>
 <cell>HARDWIRED</cell>
 <cell>1</cell>
</row>
<row>
 <cell>7</cell>
 <cell>Clock_Reset_0/PF_CCC_C8_0/PF_CCC_C8_0/pll_inst_0:OUT0</cell>
 <cell>(2460, 5)</cell>
 <cell>Clock_Reset_0/PF_CCC_C8_0/PF_CCC_C8_0/clkint_0/U0</cell>
 <cell>Clock_Reset_0/PF_CCC_C8_0/PF_CCC_C8_0/pll_inst_0_clkint_0</cell>
 <cell>HARDWIRED</cell>
 <cell>1</cell>
</row>
<row>
 <cell>8</cell>
 <cell>Clock_Reset_0/PF_CCC_C3_0/PF_CCC_C3_0/pll_inst_0:OUT0</cell>
 <cell>(0, 5)</cell>
 <cell>Clock_Reset_0/PF_CCC_C3_0/PF_CCC_C3_0/clkint_0/U0</cell>
 <cell>Clock_Reset_0/PF_CCC_C3_0/PF_CCC_C3_0/pll_inst_0_clkint_0</cell>
 <cell>HARDWIRED</cell>
 <cell>1</cell>
</row>
</table>
<text></text>
</section>
<section>
<name>CCC Input Connections</name>
<table>
<header>
 <cell/>
 <cell> From </cell>
 <cell> From Location </cell>
 <cell> To </cell>
 <cell> CCC Location </cell>
 <cell> Net Name </cell>
 <cell> Net Type </cell>
 <cell> Fanout </cell>
</header>
<row>
 <cell>1</cell>
 <cell>EXT_Signals_0/EXT_Signals_OutputSwitch_0/N_362_i:Y</cell>
 <cell>(1219, 168)</cell>
 <cell>Clock_Reset_0/PF_CCC_C7_0/PF_CCC_C7_0/pll_inst_0:REF_CLK_0</cell>
 <cell>(0, 377)</cell>
 <cell>N_362_i</cell>
 <cell>ROUTED</cell>
 <cell>1</cell>
</row>
<row>
 <cell>2</cell>
 <cell>Clock_Reset_0/PF_OSC_C0_0/PF_OSC_C0_0/I_OSC_160:CLK</cell>
 <cell>(512, 2)</cell>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/pll_inst_0:REF_CLK_0</cell>
 <cell>(2460, 377)</cell>
 <cell>Clock_Reset_0/PF_OSC_C0_0/PF_OSC_C0_0/I_OSC_160_CLK_c</cell>
 <cell>ROUTED</cell>
 <cell>1</cell>
</row>
<row>
 <cell>3</cell>
 <cell>EXT_Signals_0/EXT_Signals_OutputSwitch_0/N_410_i:Y</cell>
 <cell>(1214, 168)</cell>
 <cell>Clock_Reset_0/PF_CCC_C8_0/PF_CCC_C8_0/pll_inst_0:REF_CLK_0</cell>
 <cell>(2460, 5)</cell>
 <cell>N_410_i</cell>
 <cell>ROUTED</cell>
 <cell>1</cell>
</row>
<row>
 <cell>4</cell>
 <cell>Clock_Reset_0/PF_OSC_C0_0/PF_OSC_C0_0/I_OSC_160:CLK</cell>
 <cell>(512, 2)</cell>
 <cell>Clock_Reset_0/PF_CCC_C3_0/PF_CCC_C3_0/pll_inst_0:REF_CLK_0</cell>
 <cell>(0, 5)</cell>
 <cell>Clock_Reset_0/PF_OSC_C0_0/PF_OSC_C0_0/I_OSC_160_CLK_c</cell>
 <cell>ROUTED</cell>
 <cell>1</cell>
</row>
</table>
<text></text>
</section>
<section>
<name>Local Nets to RGB Connections</name>
<table>
<header>
 <cell/>
 <cell> From </cell>
 <cell> From Location </cell>
 <cell> Net Name </cell>
 <cell> Net Type </cell>
 <cell> Fanout </cell>
 <cell> RGB Location </cell>
 <cell> Local Fanout </cell>
</header>
<row>
 <cell>1</cell>
 <cell>Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0:TX_CLK_R</cell>
 <cell>(2460, 98)</cell>
 <cell>Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0_tx_rclkint_input_net</cell>
 <cell>HARDWIRED</cell>
 <cell>408</cell>
 <cell>(1747, 94)</cell>
 <cell>376</cell>
</row>
<row>
 <cell> </cell>
 <cell> </cell>
 <cell> </cell>
 <cell> </cell>
 <cell> </cell>
 <cell> </cell>
 <cell>(1747, 121)</cell>
 <cell>32</cell>
</row>
<row>
 <cell>2</cell>
 <cell>Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0:RX_CLK_R</cell>
 <cell>(2460, 98)</cell>
 <cell>Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_1/PF_XCVR_ERM_C8_0/I_XCVR/LANE0_rx_rclkint_input_net</cell>
 <cell>HARDWIRED</cell>
 <cell>96</cell>
 <cell>(1750, 94)</cell>
 <cell>80</cell>
</row>
<row>
 <cell> </cell>
 <cell> </cell>
 <cell> </cell>
 <cell> </cell>
 <cell> </cell>
 <cell> </cell>
 <cell>(1750, 121)</cell>
 <cell>16</cell>
</row>
<row>
 <cell>3</cell>
 <cell>Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_0/PF_XCVR_ERM_C8_0/I_XCVR/LANE0:TX_CLK_R</cell>
 <cell>(2460, 125)</cell>
 <cell>Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_0/PF_XCVR_ERM_C8_0/I_XCVR/LANE0_tx_rclkint_input_net</cell>
 <cell>HARDWIRED</cell>
 <cell>408</cell>
 <cell>(1747, 148)</cell>
 <cell>68</cell>
</row>
<row>
 <cell> </cell>
 <cell> </cell>
 <cell> </cell>
 <cell> </cell>
 <cell> </cell>
 <cell> </cell>
 <cell>(1748, 122)</cell>
 <cell>340</cell>
</row>
<row>
 <cell>4</cell>
 <cell>Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_0/PF_XCVR_ERM_C8_0/I_XCVR/LANE0:RX_CLK_R</cell>
 <cell>(2460, 125)</cell>
 <cell>Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_0/PF_XCVR_ERM_C8_0/I_XCVR/LANE0_rx_rclkint_input_net</cell>
 <cell>HARDWIRED</cell>
 <cell>96</cell>
 <cell>(1750, 148)</cell>
 <cell>15</cell>
</row>
<row>
 <cell> </cell>
 <cell> </cell>
 <cell> </cell>
 <cell> </cell>
 <cell> </cell>
 <cell> </cell>
 <cell>(1751, 95)</cell>
 <cell>1</cell>
</row>
<row>
 <cell> </cell>
 <cell> </cell>
 <cell> </cell>
 <cell> </cell>
 <cell> </cell>
 <cell> </cell>
 <cell>(1751, 122)</cell>
 <cell>80</cell>
</row>
</table>
<text></text>
</section>
<section>
<name>Global Nets to RGB Connections</name>
<table>
<header>
 <cell/>
 <cell> From </cell>
 <cell> From Location </cell>
 <cell> Net Name </cell>
 <cell> Fanout </cell>
 <cell> </cell>
 <cell> RGB Location </cell>
 <cell> Local Fanout </cell>
</header>
<row>
 <cell>1</cell>
 <cell>Clock_Reset_0/PF_CCC_C7_0/PF_CCC_C7_0/clkint_0/U0_GB0</cell>
 <cell>(1165, 163)</cell>
 <cell>Clock_Reset_0/PF_CCC_C7_0/PF_CCC_C7_0/clkint_0/U0_gbs_1</cell>
 <cell>27632</cell>
 <cell>1</cell>
 <cell>(1741, 204)</cell>
 <cell>1371</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>2</cell>
 <cell>(1744, 12)</cell>
 <cell>1070</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>3</cell>
 <cell>(1744, 39)</cell>
 <cell>1164</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>4</cell>
 <cell>(1744, 66)</cell>
 <cell>1150</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>5</cell>
 <cell>(1744, 93)</cell>
 <cell>1246</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>6</cell>
 <cell>(1744, 120)</cell>
 <cell>1243</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>7</cell>
 <cell>(1744, 147)</cell>
 <cell>878</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>8</cell>
 <cell>(1744, 177)</cell>
 <cell>1208</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>9</cell>
 <cell>(1744, 231)</cell>
 <cell>1437</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>10</cell>
 <cell>(1744, 258)</cell>
 <cell>1167</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>11</cell>
 <cell>(1744, 285)</cell>
 <cell>810</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>12</cell>
 <cell>(1744, 312)</cell>
 <cell>658</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>13</cell>
 <cell>(1744, 339)</cell>
 <cell>602</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>14</cell>
 <cell>(1744, 366)</cell>
 <cell>443</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>15</cell>
 <cell>(1748, 121)</cell>
 <cell>1183</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>16</cell>
 <cell>(1750, 12)</cell>
 <cell>379</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>17</cell>
 <cell>(1750, 39)</cell>
 <cell>637</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>18</cell>
 <cell>(1750, 66)</cell>
 <cell>799</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>19</cell>
 <cell>(1750, 147)</cell>
 <cell>1508</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>20</cell>
 <cell>(1750, 177)</cell>
 <cell>1526</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>21</cell>
 <cell>(1750, 204)</cell>
 <cell>1440</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>22</cell>
 <cell>(1750, 231)</cell>
 <cell>1471</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>23</cell>
 <cell>(1750, 258)</cell>
 <cell>1388</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>24</cell>
 <cell>(1750, 285)</cell>
 <cell>368</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>25</cell>
 <cell>(1750, 312)</cell>
 <cell>533</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>26</cell>
 <cell>(1750, 339)</cell>
 <cell>343</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>27</cell>
 <cell>(1750, 366)</cell>
 <cell>274</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>28</cell>
 <cell>(1751, 94)</cell>
 <cell>1336</cell>
</row>
<row>
 <cell>2</cell>
 <cell>Clock_Reset_0/PF_CCC_C7_0/PF_CCC_C7_0/clkint_0/U0</cell>
 <cell>(1153, 162)</cell>
 <cell>Clock_Reset_0/PF_CCC_C7_0/PF_CCC_C7_0/clkint_0/U0_Y</cell>
 <cell>17844</cell>
 <cell>1</cell>
 <cell>(579, 12)</cell>
 <cell>236</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>2</cell>
 <cell>(579, 39)</cell>
 <cell>254</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>3</cell>
 <cell>(579, 66)</cell>
 <cell>241</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>4</cell>
 <cell>(579, 93)</cell>
 <cell>336</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>5</cell>
 <cell>(579, 120)</cell>
 <cell>689</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>6</cell>
 <cell>(579, 147)</cell>
 <cell>908</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>7</cell>
 <cell>(579, 177)</cell>
 <cell>965</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>8</cell>
 <cell>(579, 204)</cell>
 <cell>815</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>9</cell>
 <cell>(579, 231)</cell>
 <cell>599</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>10</cell>
 <cell>(579, 258)</cell>
 <cell>353</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>11</cell>
 <cell>(579, 285)</cell>
 <cell>44</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>12</cell>
 <cell>(579, 312)</cell>
 <cell>32</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>13</cell>
 <cell>(579, 339)</cell>
 <cell>32</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>14</cell>
 <cell>(579, 366)</cell>
 <cell>32</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>15</cell>
 <cell>(585, 12)</cell>
 <cell>343</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>16</cell>
 <cell>(585, 39)</cell>
 <cell>392</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>17</cell>
 <cell>(585, 66)</cell>
 <cell>392</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>18</cell>
 <cell>(585, 93)</cell>
 <cell>379</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>19</cell>
 <cell>(585, 120)</cell>
 <cell>643</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>20</cell>
 <cell>(585, 147)</cell>
 <cell>972</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>21</cell>
 <cell>(585, 177)</cell>
 <cell>1019</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>22</cell>
 <cell>(585, 204)</cell>
 <cell>1479</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>23</cell>
 <cell>(585, 231)</cell>
 <cell>1341</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>24</cell>
 <cell>(585, 258)</cell>
 <cell>1290</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>25</cell>
 <cell>(585, 285)</cell>
 <cell>1113</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>26</cell>
 <cell>(585, 312)</cell>
 <cell>1130</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>27</cell>
 <cell>(585, 339)</cell>
 <cell>1060</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>28</cell>
 <cell>(585, 366)</cell>
 <cell>755</cell>
</row>
<row>
 <cell>3</cell>
 <cell>AnalyzatorInCircuit_0/AnalyzInCirc_Top_0/FifoInst_GEN.0.inst_AnalyzInCirc_FIFO/WR_INDEX_RNI9T7D[3]/U0</cell>
 <cell>(1164, 162)</cell>
 <cell>AnalyzatorInCircuit_0/AnalyzInCirc_Top_0/FifoInst_GEN.0.inst_AnalyzInCirc_FIFO/WR_INDEX_RNI9T7D[3]/U0_Y</cell>
 <cell>9216</cell>
 <cell>1</cell>
 <cell>(1740, 147)</cell>
 <cell>263</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>2</cell>
 <cell>(1740, 177)</cell>
 <cell>556</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>3</cell>
 <cell>(1740, 204)</cell>
 <cell>733</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>4</cell>
 <cell>(1740, 231)</cell>
 <cell>761</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>5</cell>
 <cell>(1740, 258)</cell>
 <cell>511</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>6</cell>
 <cell>(1746, 120)</cell>
 <cell>1</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>7</cell>
 <cell>(1746, 147)</cell>
 <cell>1002</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>8</cell>
 <cell>(1746, 177)</cell>
 <cell>1307</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>9</cell>
 <cell>(1746, 204)</cell>
 <cell>1358</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>10</cell>
 <cell>(1746, 231)</cell>
 <cell>1409</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>11</cell>
 <cell>(1746, 258)</cell>
 <cell>1266</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>12</cell>
 <cell>(1746, 285)</cell>
 <cell>49</cell>
</row>
<row>
 <cell>4</cell>
 <cell>AnalyzatorInCircuit_0/AnalyzInCirc_Top_0/FifoInst_GEN.0.inst_AnalyzInCirc_FIFO/WR_INDEX_RNIAU7D[4]/U0</cell>
 <cell>(1165, 162)</cell>
 <cell>AnalyzatorInCircuit_0/AnalyzInCirc_Top_0/FifoInst_GEN.0.inst_AnalyzInCirc_FIFO/WR_INDEX_RNIAU7D[4]/U0_Y</cell>
 <cell>9216</cell>
 <cell>1</cell>
 <cell>(1743, 147)</cell>
 <cell>263</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>2</cell>
 <cell>(1743, 177)</cell>
 <cell>556</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>3</cell>
 <cell>(1743, 204)</cell>
 <cell>733</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>4</cell>
 <cell>(1743, 231)</cell>
 <cell>761</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>5</cell>
 <cell>(1743, 258)</cell>
 <cell>511</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>6</cell>
 <cell>(1749, 120)</cell>
 <cell>1</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>7</cell>
 <cell>(1749, 147)</cell>
 <cell>1002</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>8</cell>
 <cell>(1749, 177)</cell>
 <cell>1307</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>9</cell>
 <cell>(1749, 204)</cell>
 <cell>1358</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>10</cell>
 <cell>(1749, 231)</cell>
 <cell>1409</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>11</cell>
 <cell>(1749, 258)</cell>
 <cell>1266</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>12</cell>
 <cell>(1749, 285)</cell>
 <cell>49</cell>
</row>
<row>
 <cell>5</cell>
 <cell>AnalyzatorInCircuit_0/AnalyzInCirc_Top_0/FifoInst_GEN.1.inst_AnalyzInCirc_FIFO/WR_INDEX_RNIA0S[3]/U0_GB0</cell>
 <cell>(1169, 163)</cell>
 <cell>AnalyzatorInCircuit_0/AnalyzInCirc_Top_0/FifoInst_GEN.1.inst_AnalyzInCirc_FIFO/WR_INDEX_RNIA0S[3]/U0_gbs_1</cell>
 <cell>9117</cell>
 <cell>1</cell>
 <cell>(1741, 13)</cell>
 <cell>1016</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>2</cell>
 <cell>(1741, 40)</cell>
 <cell>1075</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>3</cell>
 <cell>(1741, 67)</cell>
 <cell>1032</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>4</cell>
 <cell>(1741, 94)</cell>
 <cell>1096</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>5</cell>
 <cell>(1741, 121)</cell>
 <cell>1170</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>6</cell>
 <cell>(1741, 148)</cell>
 <cell>517</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>7</cell>
 <cell>(1747, 67)</cell>
 <cell>709</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>8</cell>
 <cell>(1747, 120)</cell>
 <cell>741</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>9</cell>
 <cell>(1748, 149)</cell>
 <cell>98</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>10</cell>
 <cell>(1750, 13)</cell>
 <cell>351</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>11</cell>
 <cell>(1750, 40)</cell>
 <cell>599</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>12</cell>
 <cell>(1750, 93)</cell>
 <cell>713</cell>
</row>
<row>
 <cell>6</cell>
 <cell>AnalyzatorInCircuit_0/AnalyzInCirc_Top_0/FifoInst_GEN.1.inst_AnalyzInCirc_FIFO/WR_INDEX_RNIB1S[4]/U0_GB0</cell>
 <cell>(1174, 162)</cell>
 <cell>AnalyzatorInCircuit_0/AnalyzInCirc_Top_0/FifoInst_GEN.1.inst_AnalyzInCirc_FIFO/WR_INDEX_RNIB1S[4]/U0_gbs_1</cell>
 <cell>9117</cell>
 <cell>1</cell>
 <cell>(1742, 13)</cell>
 <cell>1016</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>2</cell>
 <cell>(1742, 40)</cell>
 <cell>1075</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>3</cell>
 <cell>(1742, 67)</cell>
 <cell>1032</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>4</cell>
 <cell>(1742, 94)</cell>
 <cell>1096</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>5</cell>
 <cell>(1742, 121)</cell>
 <cell>1170</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>6</cell>
 <cell>(1742, 148)</cell>
 <cell>517</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>7</cell>
 <cell>(1748, 13)</cell>
 <cell>351</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>8</cell>
 <cell>(1748, 40)</cell>
 <cell>599</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>9</cell>
 <cell>(1748, 67)</cell>
 <cell>709</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>10</cell>
 <cell>(1748, 94)</cell>
 <cell>713</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>11</cell>
 <cell>(1748, 148)</cell>
 <cell>98</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>12</cell>
 <cell>(1749, 122)</cell>
 <cell>741</cell>
</row>
<row>
 <cell>7</cell>
 <cell>AnalyzatorInCircuit_0/AnalyzInCirc_Top_0/FifoInst_GEN.1.inst_AnalyzInCirc_FIFO_2/WR_INDEX_RNITJN6[5]/U0</cell>
 <cell>(1157, 162)</cell>
 <cell>AnalyzatorInCircuit_0/AnalyzInCirc_Top_0/FifoInst_GEN.1.inst_AnalyzInCirc_FIFO_2/WR_INDEX_RNITJN6[5]/U0_Y</cell>
 <cell>7168</cell>
 <cell>1</cell>
 <cell>(579, 94)</cell>
 <cell>93</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>2</cell>
 <cell>(579, 121)</cell>
 <cell>532</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>3</cell>
 <cell>(579, 148)</cell>
 <cell>769</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>4</cell>
 <cell>(579, 178)</cell>
 <cell>811</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>5</cell>
 <cell>(579, 205)</cell>
 <cell>683</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>6</cell>
 <cell>(579, 232)</cell>
 <cell>519</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>7</cell>
 <cell>(579, 259)</cell>
 <cell>246</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>8</cell>
 <cell>(585, 94)</cell>
 <cell>43</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>9</cell>
 <cell>(585, 121)</cell>
 <cell>468</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>10</cell>
 <cell>(585, 148)</cell>
 <cell>726</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>11</cell>
 <cell>(585, 178)</cell>
 <cell>811</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>12</cell>
 <cell>(585, 205)</cell>
 <cell>737</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>13</cell>
 <cell>(585, 232)</cell>
 <cell>522</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>14</cell>
 <cell>(585, 259)</cell>
 <cell>205</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>15</cell>
 <cell>(585, 286)</cell>
 <cell>3</cell>
</row>
<row>
 <cell>8</cell>
 <cell>AnalyzatorInCircuit_0/AnalyzInCirc_Top_0/FifoInst_GEN.1.inst_AnalyzInCirc_FIFO_2/WR_INDEX_RNIUKN6[6]/U0</cell>
 <cell>(1158, 162)</cell>
 <cell>AnalyzatorInCircuit_0/AnalyzInCirc_Top_0/FifoInst_GEN.1.inst_AnalyzInCirc_FIFO_2/WR_INDEX_RNIUKN6[6]/U0_Y</cell>
 <cell>7168</cell>
 <cell>1</cell>
 <cell>(578, 93)</cell>
 <cell>93</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>2</cell>
 <cell>(578, 120)</cell>
 <cell>532</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>3</cell>
 <cell>(578, 147)</cell>
 <cell>769</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>4</cell>
 <cell>(578, 177)</cell>
 <cell>811</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>5</cell>
 <cell>(578, 204)</cell>
 <cell>683</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>6</cell>
 <cell>(578, 231)</cell>
 <cell>519</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>7</cell>
 <cell>(578, 258)</cell>
 <cell>246</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>8</cell>
 <cell>(584, 93)</cell>
 <cell>43</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>9</cell>
 <cell>(584, 120)</cell>
 <cell>468</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>10</cell>
 <cell>(584, 147)</cell>
 <cell>726</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>11</cell>
 <cell>(584, 177)</cell>
 <cell>811</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>12</cell>
 <cell>(584, 204)</cell>
 <cell>737</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>13</cell>
 <cell>(584, 231)</cell>
 <cell>522</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>14</cell>
 <cell>(584, 258)</cell>
 <cell>205</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>15</cell>
 <cell>(584, 285)</cell>
 <cell>3</cell>
</row>
<row>
 <cell>9</cell>
 <cell>AnalyzatorInCircuit_0/AnalyzInCirc_Top_0/FifoInst_GEN.0.inst_AnalyzInCirc_FIFO_2/WR_INDEX_RNITFS7[6]/U0</cell>
 <cell>(1158, 163)</cell>
 <cell>AnalyzatorInCircuit_0/AnalyzInCirc_Top_0/FifoInst_GEN.0.inst_AnalyzInCirc_FIFO_2/WR_INDEX_RNITFS7[6]/U0_Y</cell>
 <cell>5019</cell>
 <cell>1</cell>
 <cell>(583, 340)</cell>
 <cell>944</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>2</cell>
 <cell>(583, 367)</cell>
 <cell>612</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>3</cell>
 <cell>(584, 206)</cell>
 <cell>89</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>4</cell>
 <cell>(587, 233)</cell>
 <cell>576</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>5</cell>
 <cell>(587, 260)</cell>
 <cell>852</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>6</cell>
 <cell>(587, 287)</cell>
 <cell>992</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>7</cell>
 <cell>(587, 314)</cell>
 <cell>954</cell>
</row>
<row>
 <cell>10</cell>
 <cell>AnalyzatorInCircuit_0/AnalyzInCirc_Top_0/FifoInst_GEN.0.inst_AnalyzInCirc_FIFO_2/WR_INDEX_RNISES7[5]/U0</cell>
 <cell>(1163, 163)</cell>
 <cell>AnalyzatorInCircuit_0/AnalyzInCirc_Top_0/FifoInst_GEN.0.inst_AnalyzInCirc_FIFO_2/WR_INDEX_RNISES7[5]/U0_Y</cell>
 <cell>5019</cell>
 <cell>1</cell>
 <cell>(586, 232)</cell>
 <cell>576</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>2</cell>
 <cell>(586, 259)</cell>
 <cell>852</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>3</cell>
 <cell>(586, 286)</cell>
 <cell>992</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>4</cell>
 <cell>(586, 313)</cell>
 <cell>954</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>5</cell>
 <cell>(586, 340)</cell>
 <cell>944</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>6</cell>
 <cell>(586, 367)</cell>
 <cell>612</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>7</cell>
 <cell>(587, 206)</cell>
 <cell>89</cell>
</row>
<row>
 <cell>11</cell>
 <cell>Transceiver_Main_0/Synchronizer_0_3/Chain_rep_RNIM56F[1]/U0_GB0</cell>
 <cell>(1172, 163)</cell>
 <cell>Transceiver_Main_0/Synchronizer_0_3/Chain_rep_RNIM56F[1]/U0_gbs_1</cell>
 <cell>3985</cell>
 <cell>1</cell>
 <cell>(1741, 205)</cell>
 <cell>4</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>2</cell>
 <cell>(1741, 232)</cell>
 <cell>26</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>3</cell>
 <cell>(1741, 259)</cell>
 <cell>78</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>4</cell>
 <cell>(1741, 286)</cell>
 <cell>314</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>5</cell>
 <cell>(1741, 313)</cell>
 <cell>230</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>6</cell>
 <cell>(1741, 340)</cell>
 <cell>212</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>7</cell>
 <cell>(1741, 367)</cell>
 <cell>88</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>8</cell>
 <cell>(1744, 13)</cell>
 <cell>23</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>9</cell>
 <cell>(1744, 40)</cell>
 <cell>51</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>10</cell>
 <cell>(1744, 67)</cell>
 <cell>81</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>11</cell>
 <cell>(1744, 94)</cell>
 <cell>112</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>12</cell>
 <cell>(1744, 121)</cell>
 <cell>19</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>13</cell>
 <cell>(1744, 148)</cell>
 <cell>67</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>14</cell>
 <cell>(1744, 178)</cell>
 <cell>14</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>15</cell>
 <cell>(1748, 95)</cell>
 <cell>510</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>16</cell>
 <cell>(1750, 67)</cell>
 <cell>14</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>17</cell>
 <cell>(1750, 120)</cell>
 <cell>240</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>18</cell>
 <cell>(1750, 178)</cell>
 <cell>74</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>19</cell>
 <cell>(1750, 205)</cell>
 <cell>18</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>20</cell>
 <cell>(1750, 232)</cell>
 <cell>24</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>21</cell>
 <cell>(1750, 259)</cell>
 <cell>78</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>22</cell>
 <cell>(1750, 286)</cell>
 <cell>287</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>23</cell>
 <cell>(1750, 313)</cell>
 <cell>493</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>24</cell>
 <cell>(1750, 340)</cell>
 <cell>303</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>25</cell>
 <cell>(1750, 367)</cell>
 <cell>238</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>26</cell>
 <cell>(1751, 149)</cell>
 <cell>387</cell>
</row>
<row>
 <cell>12</cell>
 <cell>Transceiver_Main_0/Synchronizer_0_3/Chain_rep_RNIM56F[1]/U0</cell>
 <cell>(1160, 163)</cell>
 <cell>Transceiver_Main_0/Synchronizer_0_3/Chain_rep_RNIM56F[1]/U0_Y</cell>
 <cell>2164</cell>
 <cell>1</cell>
 <cell>(580, 13)</cell>
 <cell>208</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>2</cell>
 <cell>(580, 40)</cell>
 <cell>226</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>3</cell>
 <cell>(580, 67)</cell>
 <cell>209</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>4</cell>
 <cell>(580, 94)</cell>
 <cell>131</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>5</cell>
 <cell>(580, 121)</cell>
 <cell>1</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>6</cell>
 <cell>(580, 148)</cell>
 <cell>1</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>7</cell>
 <cell>(583, 121)</cell>
 <cell>1</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>8</cell>
 <cell>(583, 148)</cell>
 <cell>5</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>9</cell>
 <cell>(583, 178)</cell>
 <cell>28</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>10</cell>
 <cell>(583, 205)</cell>
 <cell>19</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>11</cell>
 <cell>(583, 232)</cell>
 <cell>7</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>12</cell>
 <cell>(583, 259)</cell>
 <cell>10</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>13</cell>
 <cell>(583, 286)</cell>
 <cell>2</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>14</cell>
 <cell>(583, 313)</cell>
 <cell>1</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>15</cell>
 <cell>(586, 13)</cell>
 <cell>309</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>16</cell>
 <cell>(586, 40)</cell>
 <cell>360</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>17</cell>
 <cell>(586, 67)</cell>
 <cell>360</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>18</cell>
 <cell>(586, 94)</cell>
 <cell>286</cell>
</row>
<row>
 <cell>13</cell>
 <cell>AnalyzatorInCircuit_0/AnalyzInCirc_Top_0/FifoInst_GEN.0.inst_AnalyzInCirc_FIFO_2/WR_INDEX_RNITFS7[6]/U0_GB0</cell>
 <cell>(1170, 163)</cell>
 <cell>AnalyzatorInCircuit_0/AnalyzInCirc_Top_0/FifoInst_GEN.0.inst_AnalyzInCirc_FIFO_2/WR_INDEX_RNITFS7[6]/U0_gbs_1</cell>
 <cell>2149</cell>
 <cell>1</cell>
 <cell>(1744, 204)</cell>
 <cell>26</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>2</cell>
 <cell>(1745, 233)</cell>
 <cell>303</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>3</cell>
 <cell>(1745, 260)</cell>
 <cell>481</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>4</cell>
 <cell>(1745, 287)</cell>
 <cell>413</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>5</cell>
 <cell>(1745, 314)</cell>
 <cell>350</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>6</cell>
 <cell>(1745, 341)</cell>
 <cell>332</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>7</cell>
 <cell>(1745, 368)</cell>
 <cell>244</cell>
</row>
<row>
 <cell>14</cell>
 <cell>AnalyzatorInCircuit_0/AnalyzInCirc_Top_0/FifoInst_GEN.0.inst_AnalyzInCirc_FIFO_2/WR_INDEX_RNISES7[5]/U0_GB0</cell>
 <cell>(1175, 163)</cell>
 <cell>AnalyzatorInCircuit_0/AnalyzInCirc_Top_0/FifoInst_GEN.0.inst_AnalyzInCirc_FIFO_2/WR_INDEX_RNISES7[5]/U0_gbs_1</cell>
 <cell>2149</cell>
 <cell>1</cell>
 <cell>(1744, 232)</cell>
 <cell>303</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>2</cell>
 <cell>(1744, 259)</cell>
 <cell>481</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>3</cell>
 <cell>(1744, 286)</cell>
 <cell>413</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>4</cell>
 <cell>(1744, 313)</cell>
 <cell>350</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>5</cell>
 <cell>(1744, 340)</cell>
 <cell>332</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>6</cell>
 <cell>(1744, 367)</cell>
 <cell>244</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>7</cell>
 <cell>(1745, 206)</cell>
 <cell>26</cell>
</row>
<row>
 <cell>15</cell>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_GB0</cell>
 <cell>(1166, 163)</cell>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_gbs_1</cell>
 <cell>2022</cell>
 <cell>1</cell>
 <cell>(1742, 149)</cell>
 <cell>789</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>2</cell>
 <cell>(1742, 179)</cell>
 <cell>848</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>3</cell>
 <cell>(1742, 205)</cell>
 <cell>363</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>4</cell>
 <cell>(1747, 93)</cell>
 <cell>2</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>5</cell>
 <cell>(1751, 121)</cell>
 <cell>20</cell>
</row>
<row>
 <cell>16</cell>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0</cell>
 <cell>(1154, 162)</cell>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_0/U0_Y</cell>
 <cell>1762</cell>
 <cell>1</cell>
 <cell>(583, 122)</cell>
 <cell>391</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>2</cell>
 <cell>(583, 149)</cell>
 <cell>756</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>3</cell>
 <cell>(583, 179)</cell>
 <cell>542</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>4</cell>
 <cell>(583, 206)</cell>
 <cell>73</cell>
</row>
<row>
 <cell>17</cell>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0</cell>
 <cell>(1155, 162)</cell>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0_Y</cell>
 <cell>884</cell>
 <cell>1</cell>
 <cell>(586, 122)</cell>
 <cell>201</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>2</cell>
 <cell>(586, 149)</cell>
 <cell>206</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>3</cell>
 <cell>(586, 179)</cell>
 <cell>218</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>4</cell>
 <cell>(586, 206)</cell>
 <cell>259</cell>
</row>
<row>
 <cell>18</cell>
 <cell>Clock_Reset_0/Synchronizer_0/Chain_rep_RNI8C36[1]/U0</cell>
 <cell>(1161, 163)</cell>
 <cell>Clock_Reset_0/Synchronizer_0/Chain_rep_RNI8C36[1]/U0_Y</cell>
 <cell>720</cell>
 <cell>1</cell>
 <cell>(586, 121)</cell>
 <cell>166</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>2</cell>
 <cell>(586, 148)</cell>
 <cell>171</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>3</cell>
 <cell>(586, 178)</cell>
 <cell>170</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>4</cell>
 <cell>(586, 205)</cell>
 <cell>213</cell>
</row>
<row>
 <cell>19</cell>
 <cell>Clock_Reset_0/Clock_Switch_0/inst_Synchronizer_Reset_Out/Chain_rep_RNI9K7E[1]/U0_GB0</cell>
 <cell>(1173, 162)</cell>
 <cell>Clock_Reset_0/Clock_Switch_0/inst_Synchronizer_Reset_Out/Chain_rep_RNI9K7E[1]/U0_gbs_1</cell>
 <cell>542</cell>
 <cell>1</cell>
 <cell>(1743, 68)</cell>
 <cell>10</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>2</cell>
 <cell>(1743, 122)</cell>
 <cell>9</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>3</cell>
 <cell>(1743, 149)</cell>
 <cell>12</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>4</cell>
 <cell>(1743, 179)</cell>
 <cell>116</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>5</cell>
 <cell>(1743, 206)</cell>
 <cell>318</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>6</cell>
 <cell>(1743, 233)</cell>
 <cell>53</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>7</cell>
 <cell>(1743, 314)</cell>
 <cell>6</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>8</cell>
 <cell>(1749, 149)</cell>
 <cell>2</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>9</cell>
 <cell>(1749, 179)</cell>
 <cell>3</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>10</cell>
 <cell>(1749, 206)</cell>
 <cell>12</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>11</cell>
 <cell>(1749, 233)</cell>
 <cell>1</cell>
</row>
<row>
 <cell>20</cell>
 <cell>Clock_Reset_0/Clock_Switch_0/inst_Synchronizer_Reset_Out/Chain_rep_RNI9K7E[1]/U0</cell>
 <cell>(1161, 162)</cell>
 <cell>Clock_Reset_0/Clock_Switch_0/inst_Synchronizer_Reset_Out/Chain_rep_RNI9K7E[1]/U0_Y</cell>
 <cell>453</cell>
 <cell>1</cell>
 <cell>(579, 95)</cell>
 <cell>2</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>2</cell>
 <cell>(579, 122)</cell>
 <cell>10</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>3</cell>
 <cell>(579, 149)</cell>
 <cell>1</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>4</cell>
 <cell>(579, 179)</cell>
 <cell>4</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>5</cell>
 <cell>(579, 206)</cell>
 <cell>1</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>6</cell>
 <cell>(585, 14)</cell>
 <cell>2</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>7</cell>
 <cell>(585, 122)</cell>
 <cell>4</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>8</cell>
 <cell>(585, 149)</cell>
 <cell>8</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>9</cell>
 <cell>(585, 179)</cell>
 <cell>87</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>10</cell>
 <cell>(585, 206)</cell>
 <cell>273</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>11</cell>
 <cell>(585, 233)</cell>
 <cell>24</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>12</cell>
 <cell>(585, 260)</cell>
 <cell>26</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>13</cell>
 <cell>(585, 314)</cell>
 <cell>11</cell>
</row>
<row>
 <cell>21</cell>
 <cell>I_1/U0</cell>
 <cell>(1160, 162)</cell>
 <cell>I_1/U0_Y</cell>
 <cell>249</cell>
 <cell>1</cell>
 <cell>(582, 122)</cell>
 <cell>79</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>2</cell>
 <cell>(582, 149)</cell>
 <cell>75</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>3</cell>
 <cell>(582, 179)</cell>
 <cell>91</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>4</cell>
 <cell>(582, 206)</cell>
 <cell>4</cell>
</row>
<row>
 <cell>22</cell>
 <cell>Clock_Reset_0/PF_CLK_DIV_C2_0/PF_CLK_DIV_C2_0/I_CD_RNIU5Q9/U0</cell>
 <cell>(1169, 162)</cell>
 <cell>Clock_Reset_0/PF_CLK_DIV_C2_0/PF_CLK_DIV_C2_0/I_CD_RNIU5Q9/U0_Y</cell>
 <cell>181</cell>
 <cell>1</cell>
 <cell>(1749, 94)</cell>
 <cell>38</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>2</cell>
 <cell>(1749, 121)</cell>
 <cell>143</cell>
</row>
<row>
 <cell>23</cell>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0_GB0</cell>
 <cell>(1167, 163)</cell>
 <cell>Clock_Reset_0/PF_CCC_C0_0/PF_CCC_C0_0/clkint_4/U0_gbs_1</cell>
 <cell>162</cell>
 <cell>1</cell>
 <cell>(1745, 149)</cell>
 <cell>2</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>2</cell>
 <cell>(1745, 205)</cell>
 <cell>160</cell>
</row>
<row>
 <cell>24</cell>
 <cell>Clock_Reset_0/Synchronizer_0/Chain_rep_RNI8C36[1]/U0_GB0</cell>
 <cell>(1173, 163)</cell>
 <cell>Clock_Reset_0/Synchronizer_0/Chain_rep_RNI8C36[1]/U0_gbs_1</cell>
 <cell>158</cell>
 <cell> </cell>
 <cell>(1744, 205)</cell>
 <cell>158</cell>
</row>
<row>
 <cell>25</cell>
 <cell>AnalyzatorInCircuit_0/AnalyzInCirc_Top_0/FifoInst_GEN.1.inst_AnalyzInCirc_FIFO/WR_INDEX_RNIA0S[3]/U0</cell>
 <cell>(1157, 163)</cell>
 <cell>AnalyzatorInCircuit_0/AnalyzInCirc_Top_0/FifoInst_GEN.1.inst_AnalyzInCirc_FIFO/WR_INDEX_RNIA0S[3]/U0_Y</cell>
 <cell>99</cell>
 <cell>1</cell>
 <cell>(583, 94)</cell>
 <cell>6</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>2</cell>
 <cell>(584, 122)</cell>
 <cell>89</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>3</cell>
 <cell>(584, 149)</cell>
 <cell>4</cell>
</row>
<row>
 <cell>26</cell>
 <cell>AnalyzatorInCircuit_0/AnalyzInCirc_Top_0/FifoInst_GEN.1.inst_AnalyzInCirc_FIFO/WR_INDEX_RNIB1S[4]/U0</cell>
 <cell>(1162, 162)</cell>
 <cell>AnalyzatorInCircuit_0/AnalyzInCirc_Top_0/FifoInst_GEN.1.inst_AnalyzInCirc_FIFO/WR_INDEX_RNIB1S[4]/U0_Y</cell>
 <cell>99</cell>
 <cell>1</cell>
 <cell>(584, 94)</cell>
 <cell>6</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>2</cell>
 <cell>(584, 121)</cell>
 <cell>89</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>3</cell>
 <cell>(584, 148)</cell>
 <cell>4</cell>
</row>
<row>
 <cell>27</cell>
 <cell>Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0</cell>
 <cell>(1162, 163)</cell>
 <cell>Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_Y</cell>
 <cell>49</cell>
 <cell>1</cell>
 <cell>(587, 122)</cell>
 <cell>22</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>2</cell>
 <cell>(587, 149)</cell>
 <cell>11</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>3</cell>
 <cell>(587, 179)</cell>
 <cell>16</cell>
</row>
<row>
 <cell>28</cell>
 <cell>Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_GB0</cell>
 <cell>(1174, 163)</cell>
 <cell>Clock_Reset_0/CORERESET_PF_C0_0/CORERESET_PF_C0_0/dff_15_rep_RNI6H8/U0_gbs_1</cell>
 <cell>33</cell>
 <cell> </cell>
 <cell>(1742, 206)</cell>
 <cell>33</cell>
</row>
<row>
 <cell>29</cell>
 <cell>Clock_Reset_0/PF_CLK_DIV_C2_0_0/PF_CLK_DIV_C2_0/I_CD_1/U0_GB0</cell>
 <cell>(1168, 163)</cell>
 <cell>Clock_Reset_0/PF_CLK_DIV_C2_0_0/PF_CLK_DIV_C2_0/I_CD_1/U0_gbs_1</cell>
 <cell>8</cell>
 <cell> </cell>
 <cell>(1741, 178)</cell>
 <cell>8</cell>
</row>
<row>
 <cell>30</cell>
 <cell>Clock_Reset_0/PF_CCC_C8_0/PF_CCC_C8_0/clkint_0/U0</cell>
 <cell>(1170, 162)</cell>
 <cell>Clock_Reset_0/PF_CCC_C8_0/PF_CCC_C8_0/clkint_0/U0_Y</cell>
 <cell>6</cell>
 <cell>1</cell>
 <cell>(1748, 93)</cell>
 <cell>2</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>2</cell>
 <cell>(1748, 120)</cell>
 <cell>3</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>3</cell>
 <cell>(1748, 147)</cell>
 <cell>1</cell>
</row>
<row>
 <cell>31</cell>
 <cell>Clock_Reset_0/PF_CLK_DIV_C2_0_0/PF_CLK_DIV_C2_0/I_CD_1/U0</cell>
 <cell>(1156, 162)</cell>
 <cell>Clock_Reset_0/PF_CLK_DIV_C2_0_0/PF_CLK_DIV_C2_0/I_CD_1/U0_Y</cell>
 <cell>4</cell>
 <cell> </cell>
 <cell>(582, 178)</cell>
 <cell>4</cell>
</row>
<row>
 <cell>32</cell>
 <cell>Clock_Reset_0/PF_OSC_C0_0/PF_OSC_C0_0/I_OSC_160_INT/U0_GB0</cell>
 <cell>(1164, 163)</cell>
 <cell>Clock_Reset_0/PF_OSC_C0_0/PF_OSC_C0_0/I_OSC_160_INT/U0_gbs_1</cell>
 <cell>3</cell>
 <cell>1</cell>
 <cell>(1741, 12)</cell>
 <cell>1</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>2</cell>
 <cell>(1747, 12)</cell>
 <cell>1</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>3</cell>
 <cell>(1747, 366)</cell>
 <cell>1</cell>
</row>
<row>
 <cell>33</cell>
 <cell>I_2/U0</cell>
 <cell>(1163, 162)</cell>
 <cell>I_2/U0_Y</cell>
 <cell>2</cell>
 <cell> </cell>
 <cell>(587, 178)</cell>
 <cell>2</cell>
</row>
<row>
 <cell>34</cell>
 <cell>I_1/U0_GB0</cell>
 <cell>(1172, 162)</cell>
 <cell>I_1/U0_gbs_1</cell>
 <cell>2</cell>
 <cell>1</cell>
 <cell>(1740, 149)</cell>
 <cell>1</cell>
</row>
<row>
 <cell> </cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell></cell>
 <cell>2</cell>
 <cell>(1740, 179)</cell>
 <cell>1</cell>
</row>
<row>
 <cell>35</cell>
 <cell>Clock_Reset_0/PF_OSC_C0_0/PF_OSC_C0_0/I_OSC_160_INT/U0</cell>
 <cell>(1152, 162)</cell>
 <cell>Clock_Reset_0/PF_OSC_C0_0/PF_OSC_C0_0/I_OSC_160_INT/U0_Y</cell>
 <cell>1</cell>
 <cell> </cell>
 <cell>(576, 12)</cell>
 <cell>1</cell>
</row>
<row>
 <cell>36</cell>
 <cell>Clock_Reset_0/PF_CCC_C3_0/PF_CCC_C3_0/clkint_0/U0</cell>
 <cell>(1175, 162)</cell>
 <cell>Clock_Reset_0/PF_CCC_C3_0/PF_CCC_C3_0/clkint_0/U0_Y</cell>
 <cell>1</cell>
 <cell> </cell>
 <cell>(1745, 13)</cell>
 <cell>1</cell>
</row>
</table>
<text></text>
</section>
<section>
<name>Clock Signals Summary</name>
<table>
<header>
</header>
<row>
 <cell>The number of clock signals through  H-Chip Global resources</cell>
 <cell>11</cell>
</row>
<row>
 <cell>The number of clock signals through     Row Global resources</cell>
 <cell>90</cell>
</row>
<row>
 <cell>The number of clock signals through  Sector Global resources</cell>
 <cell>593</cell>
</row>
<row>
 <cell>The number of clock signals through Cluster Global resources</cell>
 <cell>12774</cell>
</row>
</table>
<text></text>
</section>
<section>
<name>Warning: Local Clock Nets</name>
<text>The following clocks are routed using regular routing resources instead of dedicated global resources. Clocks using regular routing are more susceptible to noise than those using dedicated global resources. Microchip recommends promoting these signals to dedicated global resources.
</text>
<table>
<header>
 <cell/>
 <cell> From </cell>
 <cell> Driving Net </cell>
 <cell> To </cell>
</header>
<row>
 <cell>1</cell>
 <cell>Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_1/AlignmentLane_Fifo_0/RD_Enable_Vector_Encoded_1_sqmuxa_3845_i:Y</cell>
 <cell>Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_1/AlignmentLane_Fifo_0/N_2</cell>
 <cell>Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_1/AlignmentLane_Fifo_0/RD_Enable_Vector_Encoded[0]:CLK</cell>
</row>
<row>
 <cell>2</cell>
 <cell>Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_0/AlignmentLane_Fifo_0/RD_Enable_Vector_Encoded_1_sqmuxa_3845_i:Y</cell>
 <cell>Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_0/AlignmentLane_Fifo_0/N_2</cell>
 <cell>Transceiver_Main_0/Transceiver_LanesConnection_0/inst_Transciever_OneLane_0/AlignmentLane_Fifo_0/RD_Enable_Vector_Encoded[0]:CLK</cell>
</row>
</table>
</section>
</doc>
