0.6
2018.3
Dec  6 2018
23:39:36
/home/josh/projects/ece1195/lab_2/lab_2.sim/sim_1/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,axi_vip_v1_1_4;processing_system7_vip_v1_0_6;xilinx_vip,,,,,,
/home/josh/projects/ece1195/lab_2/lab_2.srcs/sim_1/new/ALU_Comp_tb.vhd,1727365414,vhdl,,,,alu_comp_tb,,,,,,,,
/home/josh/projects/ece1195/lab_2/lab_2.srcs/sim_1/new/ALU_Logical_tb.vhd,1726762847,vhdl,,,,alu_logical_tb,,,,,,,,
/home/josh/projects/ece1195/lab_2/lab_2.srcs/sim_1/new/ALU_Shift_tb.vhd,1727220514,vhdl,,,,alu_shift_tb,,,,,,,,
/home/josh/projects/ece1195/lab_2/lab_2.srcs/sim_1/new/ALU_tb.vhd,1727332998,vhdl,,,,alu_tb,,,,,,,,
/home/josh/projects/ece1195/lab_2/lab_2.srcs/sources_1/imports/ECE1195_repo/Arith_Unit/src/Arith_Unit.vhd,1599082552,vhdl,,,,arith_unit,,,,,,,,
/home/josh/projects/ece1195/lab_2/lab_2.srcs/sources_1/new/ALU.vhd,1727331313,vhdl,,,,alu,,,,,,,,
/home/josh/projects/ece1195/lab_2/lab_2.srcs/sources_1/new/ALU_Comp.vhd,1727221997,vhdl,,,,alu_comp,,,,,,,,
/home/josh/projects/ece1195/lab_2/lab_2.srcs/sources_1/new/ALU_Logical.vhd,1726762407,vhdl,,,,alu_logical,,,,,,,,
/home/josh/projects/ece1195/lab_2/lab_2.srcs/sources_1/new/ALU_Shift.vhd,1727218959,vhdl,,,,alu_shift,,,,,,,,
