library IEEE;
use IEEE.std_logic_1164.all;
library Libs;
use Libs.VHDLPrims.nand_4;
use work.AND4B;


ENTITY n1 IS

PORT( 
		   i         : in    bit_vector(0 to 3);
		   o         : out   bit_vector(0 to 2)
);

END n1;

ARCHITECTURE behave OF n1 IS

  signal bsig0 : bit;
  signal bsig1 : bit;
  signal bsig2 : bit;
  signal bsigx : std_logic;

  constant outw : integer := 1;


BEGIN

	o(0) <= bsig0 AFTER 1ns;
	o(1) <= bsig1 AFTER 1ns;
	o(2) <= bsig2 AFTER 1ns;
	
	-- Test structural primitive device from library
	
	g1 : nand_4 port map(
					 INA => i(0),
					 INB => i(1),
					 INC => i(2),
					 IND => i(3),
					 Y => bsig1
					 );
	
	-- Test "open"
	
	g2 : nand_4 port map(
					 INA => open,
					 INB => i(1),
					 INC => i(2),
					 IND => i(3),
					 Y => bsigx
					 );
					 
	-- Test structural component defined in VHDL
	
	g32 : AND4B generic map (mask => "0010", outWidth => 4)
					port map(
					 i => i,
					 o => bsig0
					 );

	-- Test "Is_X" to check outputs
	
	process(bsigx)
	begin
	  if is_x(bsigx) then bsig2 <= '1';
	  else bsig2 <= '0';
	  end if;
	end process;
END; 
