Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Mon Jun  5 14:50:21 2023
| Host         : Guo running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file thinpad_top_timing_summary_routed.rpt -pb thinpad_top_timing_summary_routed.pb -rpx thinpad_top_timing_summary_routed.rpx -warn_on_violation
| Design       : thinpad_top
| Device       : 7a200t-fbg676
| Speed File   : -2  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     10.442        0.000                      0                  838        0.101        0.000                      0                  838        8.870        0.000                       0                   151  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock    Waveform(ns)       Period(ns)      Frequency(MHz)
-----    ------------       ----------      --------------
clk_50M  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_50M            10.442        0.000                      0                  838        0.101        0.000                      0                  838        8.870        0.000                       0                   151  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_50M
  To Clock:  clk_50M

Setup :            0  Failing Endpoints,  Worst Slack       10.442ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.101ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.870ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.442ns  (required time - arrival time)
  Source:                 mycpu_top/pc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mycpu_top/u_regfile/rf_reg_r2_0_31_24_29/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50M rise@20.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        9.114ns  (logic 3.006ns (32.983%)  route 6.108ns (67.017%))
  Logic Levels:           14  (CARRY4=8 LUT2=1 LUT5=3 LUT6=1 RAMS32=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.577ns = ( 24.577 - 20.000 ) 
    Source Clock Delay      (SCD):    4.852ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.394     1.394 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.827     3.221    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.302 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=150, routed)         1.550     4.852    mycpu_top/clk_50M_IBUF_BUFG
    SLICE_X4Y155         FDRE                                         r  mycpu_top/pc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y155         FDRE (Prop_fdre_C_Q)         0.379     5.231 r  mycpu_top/pc_reg[3]/Q
                         net (fo=34, routed)          0.753     5.984    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_22_22/A1
    SLICE_X6Y154         RAMS32 (Prop_rams32_ADR1_O)
                                                      0.633     6.617 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_22_22/SP/O
                         net (fo=1, routed)           0.650     7.267    mycpu_top/u_regfile/spo[22]
    SLICE_X4Y154         LUT5 (Prop_lut5_I0_O)        0.105     7.372 r  mycpu_top/u_regfile/rf_reg_r1_0_31_0_5_i_8/O
                         net (fo=10, routed)          0.956     8.328    mycpu_top/u_regfile/bbstub_spo[30]
    SLICE_X3Y157         LUT5 (Prop_lut5_I1_O)        0.105     8.433 r  mycpu_top/u_regfile/rf_reg_r2_0_31_0_5_i_2/O
                         net (fo=67, routed)          1.719    10.152    mycpu_top/rf_raddr2[3]
    SLICE_X2Y162         LUT5 (Prop_lut5_I0_O)        0.105    10.257 r  mycpu_top/alu_result_carry_i_10/O
                         net (fo=33, routed)          0.873    11.130    mycpu_top/u_regfile/alu_result_carry__2_0
    SLICE_X7Y157         LUT6 (Prop_lut6_I2_O)        0.105    11.235 r  mycpu_top/u_regfile/alu_result_carry_i_7/O
                         net (fo=1, routed)           0.000    11.235    mycpu_top/u_regfile_n_67
    SLICE_X7Y157         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    11.692 r  mycpu_top/alu_result_carry/CO[3]
                         net (fo=1, routed)           0.000    11.692    mycpu_top/alu_result_carry_n_0
    SLICE_X7Y158         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.790 r  mycpu_top/alu_result_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.790    mycpu_top/alu_result_carry__0_n_0
    SLICE_X7Y159         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.888 r  mycpu_top/alu_result_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.888    mycpu_top/alu_result_carry__1_n_0
    SLICE_X7Y160         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.986 r  mycpu_top/alu_result_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.986    mycpu_top/alu_result_carry__2_n_0
    SLICE_X7Y161         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.084 r  mycpu_top/alu_result_carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.084    mycpu_top/alu_result_carry__3_n_0
    SLICE_X7Y162         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.182 r  mycpu_top/alu_result_carry__4/CO[3]
                         net (fo=1, routed)           0.000    12.182    mycpu_top/alu_result_carry__4_n_0
    SLICE_X7Y163         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.280 r  mycpu_top/alu_result_carry__5/CO[3]
                         net (fo=1, routed)           0.000    12.280    mycpu_top/alu_result_carry__5_n_0
    SLICE_X7Y164         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    12.545 r  mycpu_top/alu_result_carry__6/O[1]
                         net (fo=1, routed)           0.660    13.205    mycpu_top/u_regfile/alu_result[29]
    SLICE_X5Y164         LUT2 (Prop_lut2_I0_O)        0.264    13.469 r  mycpu_top/u_regfile/rf_reg_r1_0_31_24_29_i_5/O
                         net (fo=2, routed)           0.497    13.966    mycpu_top/u_regfile/rf_reg_r2_0_31_24_29/DIC1
    SLICE_X6Y163         RAMD32                                       r  mycpu_top/u_regfile/rf_reg_r2_0_31_24_29/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)   20.000    20.000 r  
    K21                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.328    21.328 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.734    23.062    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.139 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=150, routed)         1.438    24.577    mycpu_top/u_regfile/rf_reg_r2_0_31_24_29/WCLK
    SLICE_X6Y163         RAMD32                                       r  mycpu_top/u_regfile/rf_reg_r2_0_31_24_29/RAMC_D1/CLK
                         clock pessimism              0.243    24.820    
                         clock uncertainty           -0.035    24.785    
    SLICE_X6Y163         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.377    24.408    mycpu_top/u_regfile/rf_reg_r2_0_31_24_29/RAMC_D1
  -------------------------------------------------------------------
                         required time                         24.408    
                         arrival time                         -13.966    
  -------------------------------------------------------------------
                         slack                                 10.442    

Slack (MET) :             10.451ns  (required time - arrival time)
  Source:                 mycpu_top/pc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mycpu_top/u_regfile/rf_reg_r1_0_31_24_29/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50M rise@20.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        9.103ns  (logic 3.006ns (33.020%)  route 6.097ns (66.980%))
  Logic Levels:           14  (CARRY4=8 LUT2=1 LUT5=3 LUT6=1 RAMS32=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.576ns = ( 24.576 - 20.000 ) 
    Source Clock Delay      (SCD):    4.852ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.394     1.394 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.827     3.221    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.302 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=150, routed)         1.550     4.852    mycpu_top/clk_50M_IBUF_BUFG
    SLICE_X4Y155         FDRE                                         r  mycpu_top/pc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y155         FDRE (Prop_fdre_C_Q)         0.379     5.231 r  mycpu_top/pc_reg[3]/Q
                         net (fo=34, routed)          0.753     5.984    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_22_22/A1
    SLICE_X6Y154         RAMS32 (Prop_rams32_ADR1_O)
                                                      0.633     6.617 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_22_22/SP/O
                         net (fo=1, routed)           0.650     7.267    mycpu_top/u_regfile/spo[22]
    SLICE_X4Y154         LUT5 (Prop_lut5_I0_O)        0.105     7.372 r  mycpu_top/u_regfile/rf_reg_r1_0_31_0_5_i_8/O
                         net (fo=10, routed)          0.956     8.328    mycpu_top/u_regfile/bbstub_spo[30]
    SLICE_X3Y157         LUT5 (Prop_lut5_I1_O)        0.105     8.433 r  mycpu_top/u_regfile/rf_reg_r2_0_31_0_5_i_2/O
                         net (fo=67, routed)          1.719    10.152    mycpu_top/rf_raddr2[3]
    SLICE_X2Y162         LUT5 (Prop_lut5_I0_O)        0.105    10.257 r  mycpu_top/alu_result_carry_i_10/O
                         net (fo=33, routed)          0.873    11.130    mycpu_top/u_regfile/alu_result_carry__2_0
    SLICE_X7Y157         LUT6 (Prop_lut6_I2_O)        0.105    11.235 r  mycpu_top/u_regfile/alu_result_carry_i_7/O
                         net (fo=1, routed)           0.000    11.235    mycpu_top/u_regfile_n_67
    SLICE_X7Y157         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    11.692 r  mycpu_top/alu_result_carry/CO[3]
                         net (fo=1, routed)           0.000    11.692    mycpu_top/alu_result_carry_n_0
    SLICE_X7Y158         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.790 r  mycpu_top/alu_result_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.790    mycpu_top/alu_result_carry__0_n_0
    SLICE_X7Y159         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.888 r  mycpu_top/alu_result_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.888    mycpu_top/alu_result_carry__1_n_0
    SLICE_X7Y160         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.986 r  mycpu_top/alu_result_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.986    mycpu_top/alu_result_carry__2_n_0
    SLICE_X7Y161         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.084 r  mycpu_top/alu_result_carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.084    mycpu_top/alu_result_carry__3_n_0
    SLICE_X7Y162         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.182 r  mycpu_top/alu_result_carry__4/CO[3]
                         net (fo=1, routed)           0.000    12.182    mycpu_top/alu_result_carry__4_n_0
    SLICE_X7Y163         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.280 r  mycpu_top/alu_result_carry__5/CO[3]
                         net (fo=1, routed)           0.000    12.280    mycpu_top/alu_result_carry__5_n_0
    SLICE_X7Y164         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    12.545 r  mycpu_top/alu_result_carry__6/O[1]
                         net (fo=1, routed)           0.660    13.205    mycpu_top/u_regfile/alu_result[29]
    SLICE_X5Y164         LUT2 (Prop_lut2_I0_O)        0.264    13.469 r  mycpu_top/u_regfile/rf_reg_r1_0_31_24_29_i_5/O
                         net (fo=2, routed)           0.486    13.955    mycpu_top/u_regfile/rf_reg_r1_0_31_24_29/DIC1
    SLICE_X6Y164         RAMD32                                       r  mycpu_top/u_regfile/rf_reg_r1_0_31_24_29/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)   20.000    20.000 r  
    K21                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.328    21.328 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.734    23.062    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.139 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=150, routed)         1.437    24.576    mycpu_top/u_regfile/rf_reg_r1_0_31_24_29/WCLK
    SLICE_X6Y164         RAMD32                                       r  mycpu_top/u_regfile/rf_reg_r1_0_31_24_29/RAMC_D1/CLK
                         clock pessimism              0.243    24.819    
                         clock uncertainty           -0.035    24.784    
    SLICE_X6Y164         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.377    24.407    mycpu_top/u_regfile/rf_reg_r1_0_31_24_29/RAMC_D1
  -------------------------------------------------------------------
                         required time                         24.407    
                         arrival time                         -13.955    
  -------------------------------------------------------------------
                         slack                                 10.451    

Slack (MET) :             10.599ns  (required time - arrival time)
  Source:                 mycpu_top/pc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mycpu_top/u_regfile/rf_reg_r2_0_31_30_31/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50M rise@20.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        9.025ns  (logic 2.087ns (23.123%)  route 6.938ns (76.877%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT5=2 LUT6=1 RAMD32=1 RAMS32=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.580ns = ( 24.580 - 20.000 ) 
    Source Clock Delay      (SCD):    4.852ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.394     1.394 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.827     3.221    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.302 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=150, routed)         1.550     4.852    mycpu_top/clk_50M_IBUF_BUFG
    SLICE_X4Y155         FDRE                                         r  mycpu_top/pc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y155         FDRE (Prop_fdre_C_Q)         0.379     5.231 r  mycpu_top/pc_reg[3]/Q
                         net (fo=34, routed)          0.753     5.984    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_22_22/A1
    SLICE_X6Y154         RAMS32 (Prop_rams32_ADR1_O)
                                                      0.633     6.617 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_22_22/SP/O
                         net (fo=1, routed)           0.650     7.267    mycpu_top/u_regfile/spo[22]
    SLICE_X4Y154         LUT5 (Prop_lut5_I0_O)        0.105     7.372 r  mycpu_top/u_regfile/rf_reg_r1_0_31_0_5_i_8/O
                         net (fo=10, routed)          1.111     8.483    mycpu_top/u_regfile/bbstub_spo[30]
    SLICE_X4Y157         LUT5 (Prop_lut5_I1_O)        0.105     8.588 r  mycpu_top/u_regfile/rf_reg_r2_0_31_0_5_i_3/O
                         net (fo=67, routed)          2.282    10.870    mycpu_top/u_regfile/rf_reg_r2_0_31_30_31/ADDRA2
    SLICE_X2Y163         RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.125    10.995 r  mycpu_top/u_regfile/rf_reg_r2_0_31_30_31/RAMA/O
                         net (fo=2, routed)           1.039    12.034    mycpu_top/u_regfile/rdata20[30]
    SLICE_X7Y164         LUT6 (Prop_lut6_I5_O)        0.264    12.298 r  mycpu_top/u_regfile/alu_result_carry__6_i_5/O
                         net (fo=1, routed)           0.000    12.298    mycpu_top/u_regfile_n_94
    SLICE_X7Y164         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.207    12.505 r  mycpu_top/alu_result_carry__6/O[2]
                         net (fo=1, routed)           0.663    13.167    mycpu_top/u_regfile/alu_result[30]
    SLICE_X5Y164         LUT2 (Prop_lut2_I0_O)        0.269    13.436 r  mycpu_top/u_regfile/rf_reg_r1_0_31_30_31_i_2/O
                         net (fo=2, routed)           0.441    13.877    mycpu_top/u_regfile/rf_reg_r2_0_31_30_31/DIA0
    SLICE_X2Y163         RAMD32                                       r  mycpu_top/u_regfile/rf_reg_r2_0_31_30_31/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)   20.000    20.000 r  
    K21                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.328    21.328 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.734    23.062    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.139 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=150, routed)         1.441    24.580    mycpu_top/u_regfile/rf_reg_r2_0_31_30_31/WCLK
    SLICE_X2Y163         RAMD32                                       r  mycpu_top/u_regfile/rf_reg_r2_0_31_30_31/RAMA/CLK
                         clock pessimism              0.228    24.808    
                         clock uncertainty           -0.035    24.773    
    SLICE_X2Y163         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.297    24.476    mycpu_top/u_regfile/rf_reg_r2_0_31_30_31/RAMA
  -------------------------------------------------------------------
                         required time                         24.476    
                         arrival time                         -13.877    
  -------------------------------------------------------------------
                         slack                                 10.599    

Slack (MET) :             10.690ns  (required time - arrival time)
  Source:                 mycpu_top/pc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mycpu_top/u_regfile/rf_reg_r2_0_31_30_31/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50M rise@20.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        8.856ns  (logic 2.166ns (24.457%)  route 6.690ns (75.543%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT5=2 LUT6=1 RAMD32=1 RAMS32=1)
  Clock Path Skew:        -0.044ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.580ns = ( 24.580 - 20.000 ) 
    Source Clock Delay      (SCD):    4.852ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.394     1.394 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.827     3.221    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.302 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=150, routed)         1.550     4.852    mycpu_top/clk_50M_IBUF_BUFG
    SLICE_X4Y155         FDRE                                         r  mycpu_top/pc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y155         FDRE (Prop_fdre_C_Q)         0.379     5.231 r  mycpu_top/pc_reg[3]/Q
                         net (fo=34, routed)          0.753     5.984    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_22_22/A1
    SLICE_X6Y154         RAMS32 (Prop_rams32_ADR1_O)
                                                      0.633     6.617 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_22_22/SP/O
                         net (fo=1, routed)           0.650     7.267    mycpu_top/u_regfile/spo[22]
    SLICE_X4Y154         LUT5 (Prop_lut5_I0_O)        0.105     7.372 r  mycpu_top/u_regfile/rf_reg_r1_0_31_0_5_i_8/O
                         net (fo=10, routed)          1.111     8.483    mycpu_top/u_regfile/bbstub_spo[30]
    SLICE_X4Y157         LUT5 (Prop_lut5_I1_O)        0.105     8.588 r  mycpu_top/u_regfile/rf_reg_r2_0_31_0_5_i_3/O
                         net (fo=67, routed)          2.282    10.870    mycpu_top/u_regfile/rf_reg_r2_0_31_30_31/ADDRA2
    SLICE_X2Y163         RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.125    10.995 r  mycpu_top/u_regfile/rf_reg_r2_0_31_30_31/RAMA/O
                         net (fo=2, routed)           1.039    12.034    mycpu_top/u_regfile/rdata20[30]
    SLICE_X7Y164         LUT6 (Prop_lut6_I5_O)        0.264    12.298 r  mycpu_top/u_regfile/alu_result_carry__6_i_5/O
                         net (fo=1, routed)           0.000    12.298    mycpu_top/u_regfile_n_94
    SLICE_X7Y164         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.295    12.593 r  mycpu_top/alu_result_carry__6/O[3]
                         net (fo=1, routed)           0.314    12.907    mycpu_top/u_regfile/alu_result[31]
    SLICE_X5Y164         LUT2 (Prop_lut2_I0_O)        0.260    13.167 r  mycpu_top/u_regfile/rf_reg_r1_0_31_30_31_i_1/O
                         net (fo=2, routed)           0.541    13.708    mycpu_top/u_regfile/rf_reg_r2_0_31_30_31/DIA1
    SLICE_X2Y163         RAMD32                                       r  mycpu_top/u_regfile/rf_reg_r2_0_31_30_31/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)   20.000    20.000 r  
    K21                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.328    21.328 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.734    23.062    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.139 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=150, routed)         1.441    24.580    mycpu_top/u_regfile/rf_reg_r2_0_31_30_31/WCLK
    SLICE_X2Y163         RAMD32                                       r  mycpu_top/u_regfile/rf_reg_r2_0_31_30_31/RAMA_D1/CLK
                         clock pessimism              0.228    24.808    
                         clock uncertainty           -0.035    24.773    
    SLICE_X2Y163         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.375    24.398    mycpu_top/u_regfile/rf_reg_r2_0_31_30_31/RAMA_D1
  -------------------------------------------------------------------
                         required time                         24.398    
                         arrival time                         -13.708    
  -------------------------------------------------------------------
                         slack                                 10.690    

Slack (MET) :             10.751ns  (required time - arrival time)
  Source:                 mycpu_top/pc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mycpu_top/u_regfile/rf_reg_r1_0_31_30_31/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50M rise@20.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        8.871ns  (logic 2.087ns (23.524%)  route 6.784ns (76.476%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT5=2 LUT6=1 RAMD32=1 RAMS32=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.579ns = ( 24.579 - 20.000 ) 
    Source Clock Delay      (SCD):    4.852ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.394     1.394 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.827     3.221    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.302 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=150, routed)         1.550     4.852    mycpu_top/clk_50M_IBUF_BUFG
    SLICE_X4Y155         FDRE                                         r  mycpu_top/pc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y155         FDRE (Prop_fdre_C_Q)         0.379     5.231 r  mycpu_top/pc_reg[3]/Q
                         net (fo=34, routed)          0.753     5.984    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_22_22/A1
    SLICE_X6Y154         RAMS32 (Prop_rams32_ADR1_O)
                                                      0.633     6.617 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_22_22/SP/O
                         net (fo=1, routed)           0.650     7.267    mycpu_top/u_regfile/spo[22]
    SLICE_X4Y154         LUT5 (Prop_lut5_I0_O)        0.105     7.372 r  mycpu_top/u_regfile/rf_reg_r1_0_31_0_5_i_8/O
                         net (fo=10, routed)          1.111     8.483    mycpu_top/u_regfile/bbstub_spo[30]
    SLICE_X4Y157         LUT5 (Prop_lut5_I1_O)        0.105     8.588 r  mycpu_top/u_regfile/rf_reg_r2_0_31_0_5_i_3/O
                         net (fo=67, routed)          2.282    10.870    mycpu_top/u_regfile/rf_reg_r2_0_31_30_31/ADDRA2
    SLICE_X2Y163         RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.125    10.995 r  mycpu_top/u_regfile/rf_reg_r2_0_31_30_31/RAMA/O
                         net (fo=2, routed)           1.039    12.034    mycpu_top/u_regfile/rdata20[30]
    SLICE_X7Y164         LUT6 (Prop_lut6_I5_O)        0.264    12.298 r  mycpu_top/u_regfile/alu_result_carry__6_i_5/O
                         net (fo=1, routed)           0.000    12.298    mycpu_top/u_regfile_n_94
    SLICE_X7Y164         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.207    12.505 r  mycpu_top/alu_result_carry__6/O[2]
                         net (fo=1, routed)           0.663    13.167    mycpu_top/u_regfile/alu_result[30]
    SLICE_X5Y164         LUT2 (Prop_lut2_I0_O)        0.269    13.436 r  mycpu_top/u_regfile/rf_reg_r1_0_31_30_31_i_2/O
                         net (fo=2, routed)           0.287    13.723    mycpu_top/u_regfile/rf_reg_r1_0_31_30_31/DIA0
    SLICE_X2Y164         RAMD32                                       r  mycpu_top/u_regfile/rf_reg_r1_0_31_30_31/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)   20.000    20.000 r  
    K21                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.328    21.328 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.734    23.062    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.139 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=150, routed)         1.440    24.579    mycpu_top/u_regfile/rf_reg_r1_0_31_30_31/WCLK
    SLICE_X2Y164         RAMD32                                       r  mycpu_top/u_regfile/rf_reg_r1_0_31_30_31/RAMA/CLK
                         clock pessimism              0.228    24.807    
                         clock uncertainty           -0.035    24.772    
    SLICE_X2Y164         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.297    24.475    mycpu_top/u_regfile/rf_reg_r1_0_31_30_31/RAMA
  -------------------------------------------------------------------
                         required time                         24.475    
                         arrival time                         -13.723    
  -------------------------------------------------------------------
                         slack                                 10.751    

Slack (MET) :             10.786ns  (required time - arrival time)
  Source:                 mycpu_top/pc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mycpu_top/u_regfile/rf_reg_r2_0_31_18_23/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50M rise@20.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        8.796ns  (logic 2.810ns (31.944%)  route 5.986ns (68.056%))
  Logic Levels:           12  (CARRY4=6 LUT2=1 LUT5=3 LUT6=1 RAMS32=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.578ns = ( 24.578 - 20.000 ) 
    Source Clock Delay      (SCD):    4.852ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.394     1.394 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.827     3.221    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.302 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=150, routed)         1.550     4.852    mycpu_top/clk_50M_IBUF_BUFG
    SLICE_X4Y155         FDRE                                         r  mycpu_top/pc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y155         FDRE (Prop_fdre_C_Q)         0.379     5.231 r  mycpu_top/pc_reg[3]/Q
                         net (fo=34, routed)          0.753     5.984    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_22_22/A1
    SLICE_X6Y154         RAMS32 (Prop_rams32_ADR1_O)
                                                      0.633     6.617 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_22_22/SP/O
                         net (fo=1, routed)           0.650     7.267    mycpu_top/u_regfile/spo[22]
    SLICE_X4Y154         LUT5 (Prop_lut5_I0_O)        0.105     7.372 r  mycpu_top/u_regfile/rf_reg_r1_0_31_0_5_i_8/O
                         net (fo=10, routed)          0.956     8.328    mycpu_top/u_regfile/bbstub_spo[30]
    SLICE_X3Y157         LUT5 (Prop_lut5_I1_O)        0.105     8.433 r  mycpu_top/u_regfile/rf_reg_r2_0_31_0_5_i_2/O
                         net (fo=67, routed)          1.719    10.152    mycpu_top/rf_raddr2[3]
    SLICE_X2Y162         LUT5 (Prop_lut5_I0_O)        0.105    10.257 r  mycpu_top/alu_result_carry_i_10/O
                         net (fo=33, routed)          0.873    11.130    mycpu_top/u_regfile/alu_result_carry__2_0
    SLICE_X7Y157         LUT6 (Prop_lut6_I2_O)        0.105    11.235 r  mycpu_top/u_regfile/alu_result_carry_i_7/O
                         net (fo=1, routed)           0.000    11.235    mycpu_top/u_regfile_n_67
    SLICE_X7Y157         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    11.692 r  mycpu_top/alu_result_carry/CO[3]
                         net (fo=1, routed)           0.000    11.692    mycpu_top/alu_result_carry_n_0
    SLICE_X7Y158         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.790 r  mycpu_top/alu_result_carry__0/CO[3]
                         net (fo=1, routed)           0.000    11.790    mycpu_top/alu_result_carry__0_n_0
    SLICE_X7Y159         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.888 r  mycpu_top/alu_result_carry__1/CO[3]
                         net (fo=1, routed)           0.000    11.888    mycpu_top/alu_result_carry__1_n_0
    SLICE_X7Y160         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    11.986 r  mycpu_top/alu_result_carry__2/CO[3]
                         net (fo=1, routed)           0.000    11.986    mycpu_top/alu_result_carry__2_n_0
    SLICE_X7Y161         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.098    12.084 r  mycpu_top/alu_result_carry__3/CO[3]
                         net (fo=1, routed)           0.000    12.084    mycpu_top/alu_result_carry__3_n_0
    SLICE_X7Y162         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    12.349 r  mycpu_top/alu_result_carry__4/O[1]
                         net (fo=1, routed)           0.660    13.009    mycpu_top/u_regfile/alu_result[21]
    SLICE_X5Y162         LUT2 (Prop_lut2_I0_O)        0.264    13.273 r  mycpu_top/u_regfile/rf_reg_r1_0_31_18_23_i_3/O
                         net (fo=2, routed)           0.375    13.648    mycpu_top/u_regfile/rf_reg_r2_0_31_18_23/DIB1
    SLICE_X6Y161         RAMD32                                       r  mycpu_top/u_regfile/rf_reg_r2_0_31_18_23/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)   20.000    20.000 r  
    K21                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.328    21.328 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.734    23.062    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.139 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=150, routed)         1.439    24.578    mycpu_top/u_regfile/rf_reg_r2_0_31_18_23/WCLK
    SLICE_X6Y161         RAMD32                                       r  mycpu_top/u_regfile/rf_reg_r2_0_31_18_23/RAMB_D1/CLK
                         clock pessimism              0.243    24.821    
                         clock uncertainty           -0.035    24.786    
    SLICE_X6Y161         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.351    24.435    mycpu_top/u_regfile/rf_reg_r2_0_31_18_23/RAMB_D1
  -------------------------------------------------------------------
                         required time                         24.435    
                         arrival time                         -13.648    
  -------------------------------------------------------------------
                         slack                                 10.786    

Slack (MET) :             10.800ns  (required time - arrival time)
  Source:                 mycpu_top/pc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mycpu_top/u_regfile/rf_reg_r2_0_31_6_11/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50M rise@20.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        8.742ns  (logic 2.423ns (27.717%)  route 6.319ns (72.283%))
  Logic Levels:           8  (CARRY4=2 LUT3=1 LUT5=3 LUT6=1 RAMS32=1)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.580ns = ( 24.580 - 20.000 ) 
    Source Clock Delay      (SCD):    4.852ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.394     1.394 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.827     3.221    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.302 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=150, routed)         1.550     4.852    mycpu_top/clk_50M_IBUF_BUFG
    SLICE_X4Y155         FDRE                                         r  mycpu_top/pc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y155         FDRE (Prop_fdre_C_Q)         0.379     5.231 r  mycpu_top/pc_reg[3]/Q
                         net (fo=34, routed)          0.753     5.984    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_22_22/A1
    SLICE_X6Y154         RAMS32 (Prop_rams32_ADR1_O)
                                                      0.633     6.617 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_22_22/SP/O
                         net (fo=1, routed)           0.650     7.267    mycpu_top/u_regfile/spo[22]
    SLICE_X4Y154         LUT5 (Prop_lut5_I0_O)        0.105     7.372 r  mycpu_top/u_regfile/rf_reg_r1_0_31_0_5_i_8/O
                         net (fo=10, routed)          0.956     8.328    mycpu_top/u_regfile/bbstub_spo[30]
    SLICE_X3Y157         LUT5 (Prop_lut5_I1_O)        0.105     8.433 r  mycpu_top/u_regfile/rf_reg_r2_0_31_0_5_i_2/O
                         net (fo=67, routed)          1.719    10.152    mycpu_top/rf_raddr2[3]
    SLICE_X2Y162         LUT5 (Prop_lut5_I0_O)        0.105    10.257 r  mycpu_top/alu_result_carry_i_10/O
                         net (fo=33, routed)          0.873    11.130    mycpu_top/u_regfile/alu_result_carry__2_0
    SLICE_X7Y157         LUT6 (Prop_lut6_I2_O)        0.105    11.235 r  mycpu_top/u_regfile/alu_result_carry_i_7/O
                         net (fo=1, routed)           0.000    11.235    mycpu_top/u_regfile_n_67
    SLICE_X7Y157         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    11.692 r  mycpu_top/alu_result_carry/CO[3]
                         net (fo=1, routed)           0.000    11.692    mycpu_top/alu_result_carry_n_0
    SLICE_X7Y158         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260    11.952 r  mycpu_top/alu_result_carry__0/O[3]
                         net (fo=1, routed)           0.890    12.842    mycpu_top/u_regfile/alu_result[7]
    SLICE_X8Y157         LUT3 (Prop_lut3_I2_O)        0.274    13.116 r  mycpu_top/u_regfile/rf_reg_r1_0_31_6_11_i_1/O
                         net (fo=2, routed)           0.477    13.594    mycpu_top/u_regfile/rf_reg_r2_0_31_6_11/DIA1
    SLICE_X6Y158         RAMD32                                       r  mycpu_top/u_regfile/rf_reg_r2_0_31_6_11/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)   20.000    20.000 r  
    K21                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.328    21.328 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.734    23.062    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.139 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=150, routed)         1.441    24.580    mycpu_top/u_regfile/rf_reg_r2_0_31_6_11/WCLK
    SLICE_X6Y158         RAMD32                                       r  mycpu_top/u_regfile/rf_reg_r2_0_31_6_11/RAMA_D1/CLK
                         clock pessimism              0.243    24.823    
                         clock uncertainty           -0.035    24.788    
    SLICE_X6Y158         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.394    24.394    mycpu_top/u_regfile/rf_reg_r2_0_31_6_11/RAMA_D1
  -------------------------------------------------------------------
                         required time                         24.394    
                         arrival time                         -13.594    
  -------------------------------------------------------------------
                         slack                                 10.800    

Slack (MET) :             10.804ns  (required time - arrival time)
  Source:                 mycpu_top/pc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mycpu_top/u_regfile/rf_reg_r1_0_31_30_31/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50M rise@20.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        8.741ns  (logic 2.166ns (24.779%)  route 6.575ns (75.221%))
  Logic Levels:           7  (CARRY4=1 LUT2=1 LUT5=2 LUT6=1 RAMD32=1 RAMS32=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.579ns = ( 24.579 - 20.000 ) 
    Source Clock Delay      (SCD):    4.852ns
    Clock Pessimism Removal (CPR):    0.228ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.394     1.394 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.827     3.221    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.302 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=150, routed)         1.550     4.852    mycpu_top/clk_50M_IBUF_BUFG
    SLICE_X4Y155         FDRE                                         r  mycpu_top/pc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y155         FDRE (Prop_fdre_C_Q)         0.379     5.231 r  mycpu_top/pc_reg[3]/Q
                         net (fo=34, routed)          0.753     5.984    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_22_22/A1
    SLICE_X6Y154         RAMS32 (Prop_rams32_ADR1_O)
                                                      0.633     6.617 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_22_22/SP/O
                         net (fo=1, routed)           0.650     7.267    mycpu_top/u_regfile/spo[22]
    SLICE_X4Y154         LUT5 (Prop_lut5_I0_O)        0.105     7.372 r  mycpu_top/u_regfile/rf_reg_r1_0_31_0_5_i_8/O
                         net (fo=10, routed)          1.111     8.483    mycpu_top/u_regfile/bbstub_spo[30]
    SLICE_X4Y157         LUT5 (Prop_lut5_I1_O)        0.105     8.588 r  mycpu_top/u_regfile/rf_reg_r2_0_31_0_5_i_3/O
                         net (fo=67, routed)          2.282    10.870    mycpu_top/u_regfile/rf_reg_r2_0_31_30_31/ADDRA2
    SLICE_X2Y163         RAMD32 (Prop_ramd32_RADR2_O)
                                                      0.125    10.995 r  mycpu_top/u_regfile/rf_reg_r2_0_31_30_31/RAMA/O
                         net (fo=2, routed)           1.039    12.034    mycpu_top/u_regfile/rdata20[30]
    SLICE_X7Y164         LUT6 (Prop_lut6_I5_O)        0.264    12.298 r  mycpu_top/u_regfile/alu_result_carry__6_i_5/O
                         net (fo=1, routed)           0.000    12.298    mycpu_top/u_regfile_n_94
    SLICE_X7Y164         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.295    12.593 r  mycpu_top/alu_result_carry__6/O[3]
                         net (fo=1, routed)           0.314    12.907    mycpu_top/u_regfile/alu_result[31]
    SLICE_X5Y164         LUT2 (Prop_lut2_I0_O)        0.260    13.167 r  mycpu_top/u_regfile/rf_reg_r1_0_31_30_31_i_1/O
                         net (fo=2, routed)           0.426    13.593    mycpu_top/u_regfile/rf_reg_r1_0_31_30_31/DIA1
    SLICE_X2Y164         RAMD32                                       r  mycpu_top/u_regfile/rf_reg_r1_0_31_30_31/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)   20.000    20.000 r  
    K21                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.328    21.328 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.734    23.062    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.139 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=150, routed)         1.440    24.579    mycpu_top/u_regfile/rf_reg_r1_0_31_30_31/WCLK
    SLICE_X2Y164         RAMD32                                       r  mycpu_top/u_regfile/rf_reg_r1_0_31_30_31/RAMA_D1/CLK
                         clock pessimism              0.228    24.807    
                         clock uncertainty           -0.035    24.772    
    SLICE_X2Y164         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.375    24.397    mycpu_top/u_regfile/rf_reg_r1_0_31_30_31/RAMA_D1
  -------------------------------------------------------------------
                         required time                         24.397    
                         arrival time                         -13.593    
  -------------------------------------------------------------------
                         slack                                 10.804    

Slack (MET) :             10.808ns  (required time - arrival time)
  Source:                 mycpu_top/pc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mycpu_top/u_regfile/rf_reg_r1_0_31_6_11/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50M rise@20.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        8.734ns  (logic 2.423ns (27.739%)  route 6.312ns (72.261%))
  Logic Levels:           8  (CARRY4=2 LUT3=1 LUT5=3 LUT6=1 RAMS32=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.581ns = ( 24.581 - 20.000 ) 
    Source Clock Delay      (SCD):    4.852ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.394     1.394 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.827     3.221    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.302 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=150, routed)         1.550     4.852    mycpu_top/clk_50M_IBUF_BUFG
    SLICE_X4Y155         FDRE                                         r  mycpu_top/pc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y155         FDRE (Prop_fdre_C_Q)         0.379     5.231 r  mycpu_top/pc_reg[3]/Q
                         net (fo=34, routed)          0.753     5.984    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_22_22/A1
    SLICE_X6Y154         RAMS32 (Prop_rams32_ADR1_O)
                                                      0.633     6.617 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_22_22/SP/O
                         net (fo=1, routed)           0.650     7.267    mycpu_top/u_regfile/spo[22]
    SLICE_X4Y154         LUT5 (Prop_lut5_I0_O)        0.105     7.372 r  mycpu_top/u_regfile/rf_reg_r1_0_31_0_5_i_8/O
                         net (fo=10, routed)          0.956     8.328    mycpu_top/u_regfile/bbstub_spo[30]
    SLICE_X3Y157         LUT5 (Prop_lut5_I1_O)        0.105     8.433 r  mycpu_top/u_regfile/rf_reg_r2_0_31_0_5_i_2/O
                         net (fo=67, routed)          1.719    10.152    mycpu_top/rf_raddr2[3]
    SLICE_X2Y162         LUT5 (Prop_lut5_I0_O)        0.105    10.257 r  mycpu_top/alu_result_carry_i_10/O
                         net (fo=33, routed)          0.873    11.130    mycpu_top/u_regfile/alu_result_carry__2_0
    SLICE_X7Y157         LUT6 (Prop_lut6_I2_O)        0.105    11.235 r  mycpu_top/u_regfile/alu_result_carry_i_7/O
                         net (fo=1, routed)           0.000    11.235    mycpu_top/u_regfile_n_67
    SLICE_X7Y157         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    11.692 r  mycpu_top/alu_result_carry/CO[3]
                         net (fo=1, routed)           0.000    11.692    mycpu_top/alu_result_carry_n_0
    SLICE_X7Y158         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.260    11.952 r  mycpu_top/alu_result_carry__0/O[3]
                         net (fo=1, routed)           0.890    12.842    mycpu_top/u_regfile/alu_result[7]
    SLICE_X8Y157         LUT3 (Prop_lut3_I2_O)        0.274    13.116 r  mycpu_top/u_regfile/rf_reg_r1_0_31_6_11_i_1/O
                         net (fo=2, routed)           0.470    13.587    mycpu_top/u_regfile/rf_reg_r1_0_31_6_11/DIA1
    SLICE_X6Y157         RAMD32                                       r  mycpu_top/u_regfile/rf_reg_r1_0_31_6_11/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)   20.000    20.000 r  
    K21                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.328    21.328 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.734    23.062    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.139 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=150, routed)         1.442    24.581    mycpu_top/u_regfile/rf_reg_r1_0_31_6_11/WCLK
    SLICE_X6Y157         RAMD32                                       r  mycpu_top/u_regfile/rf_reg_r1_0_31_6_11/RAMA_D1/CLK
                         clock pessimism              0.243    24.824    
                         clock uncertainty           -0.035    24.789    
    SLICE_X6Y157         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.394    24.395    mycpu_top/u_regfile/rf_reg_r1_0_31_6_11/RAMA_D1
  -------------------------------------------------------------------
                         required time                         24.395    
                         arrival time                         -13.587    
  -------------------------------------------------------------------
                         slack                                 10.808    

Slack (MET) :             10.827ns  (required time - arrival time)
  Source:                 mycpu_top/pc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mycpu_top/pc_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_50M rise@20.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        9.169ns  (logic 3.322ns (36.230%)  route 5.847ns (63.770%))
  Logic Levels:           11  (CARRY4=4 LUT4=1 LUT5=2 LUT6=2 RAMD32=1 RAMS32=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.581ns = ( 24.581 - 20.000 ) 
    Source Clock Delay      (SCD):    4.852ns
    Clock Pessimism Removal (CPR):    0.243ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.394     1.394 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.827     3.221    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.081     3.302 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=150, routed)         1.550     4.852    mycpu_top/clk_50M_IBUF_BUFG
    SLICE_X4Y155         FDRE                                         r  mycpu_top/pc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y155         FDRE (Prop_fdre_C_Q)         0.379     5.231 r  mycpu_top/pc_reg[3]/Q
                         net (fo=34, routed)          0.753     5.984    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_22_22/A1
    SLICE_X6Y154         RAMS32 (Prop_rams32_ADR1_O)
                                                      0.633     6.617 f  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_22_22/SP/O
                         net (fo=1, routed)           0.650     7.267    mycpu_top/u_regfile/spo[22]
    SLICE_X4Y154         LUT5 (Prop_lut5_I0_O)        0.105     7.372 r  mycpu_top/u_regfile/rf_reg_r1_0_31_0_5_i_8/O
                         net (fo=10, routed)          1.103     8.475    mycpu_top/u_regfile/bbstub_spo[30]
    SLICE_X4Y157         LUT5 (Prop_lut5_I1_O)        0.105     8.580 r  mycpu_top/u_regfile/rf_reg_r2_0_31_0_5_i_5/O
                         net (fo=67, routed)          1.400     9.980    mycpu_top/u_regfile/rf_reg_r2_0_31_12_17/ADDRA0
    SLICE_X6Y160         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.118    10.098 r  mycpu_top/u_regfile/rf_reg_r2_0_31_12_17/RAMA/O
                         net (fo=2, routed)           0.692    10.790    mycpu_top/u_regfile/rdata20[12]
    SLICE_X2Y161         LUT6 (Prop_lut6_I0_O)        0.264    11.054 r  mycpu_top/u_regfile/led_data[12]_i_1/O
                         net (fo=2, routed)           0.819    11.873    mycpu_top/u_regfile/D[12]
    SLICE_X4Y161         LUT6 (Prop_lut6_I1_O)        0.105    11.978 r  mycpu_top/u_regfile/rj_eq_rd_carry__0_i_4/O
                         net (fo=1, routed)           0.000    11.978    mycpu_top/u_regfile_n_28
    SLICE_X4Y161         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440    12.418 r  mycpu_top/rj_eq_rd_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.418    mycpu_top/rj_eq_rd_carry__0_n_0
    SLICE_X4Y162         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.190    12.608 r  mycpu_top/rj_eq_rd_carry__1/CO[2]
                         net (fo=5, routed)           0.430    13.038    mycpu_top/rj_eq_rd
    SLICE_X4Y155         LUT4 (Prop_lut4_I0_O)        0.261    13.299 r  mycpu_top/pc[1]_i_4/O
                         net (fo=1, routed)           0.000    13.299    mycpu_top/pc[1]_i_4_n_0
    SLICE_X4Y155         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457    13.756 r  mycpu_top/pc_reg[1]_i_1/CO[3]
                         net (fo=1, routed)           0.000    13.756    mycpu_top/pc_reg[1]_i_1_n_0
    SLICE_X4Y156         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.265    14.021 r  mycpu_top/pc_reg[5]_i_1/O[1]
                         net (fo=1, routed)           0.000    14.021    mycpu_top/pc_reg[5]_i_1_n_6
    SLICE_X4Y156         FDRE                                         r  mycpu_top/pc_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)   20.000    20.000 r  
    K21                                               0.000    20.000 r  clk_50M (IN)
                         net (fo=0)                   0.000    20.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         1.328    21.328 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           1.734    23.062    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    23.139 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=150, routed)         1.442    24.581    mycpu_top/clk_50M_IBUF_BUFG
    SLICE_X4Y156         FDRE                                         r  mycpu_top/pc_reg[6]/C
                         clock pessimism              0.243    24.824    
                         clock uncertainty           -0.035    24.789    
    SLICE_X4Y156         FDRE (Setup_fdre_C_D)        0.059    24.848    mycpu_top/pc_reg[6]
  -------------------------------------------------------------------
                         required time                         24.848    
                         arrival time                         -14.021    
  -------------------------------------------------------------------
                         slack                                 10.827    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 mycpu_top/pc_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_17_17/SP/ADR4
                            (rising edge-triggered cell RAMS32 clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50M rise@0.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.502%)  route 0.176ns (55.498%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.121ns
    Source Clock Delay      (SCD):    1.597ns
    Clock Pessimism Removal (CPR):    0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.921    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=150, routed)         0.650     1.597    mycpu_top/clk_50M_IBUF_BUFG
    SLICE_X4Y156         FDRE                                         r  mycpu_top/pc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y156         FDRE (Prop_fdre_C_Q)         0.141     1.738 r  mycpu_top/pc_reg[6]/Q
                         net (fo=33, routed)          0.176     1.914    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_17_17/A4
    SLICE_X6Y155         RAMS32                                       r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_17_17/SP/ADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.168    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.197 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=150, routed)         0.924     2.121    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_17_17/WCLK
    SLICE_X6Y155         RAMS32                                       r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_17_17/SP/CLK
                         clock pessimism             -0.508     1.613    
    SLICE_X6Y155         RAMS32 (Hold_rams32_CLK_ADR4)
                                                      0.200     1.813    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_17_17/SP
  -------------------------------------------------------------------
                         required time                         -1.813    
                         arrival time                           1.914    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 mycpu_top/pc_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_18_18/SP/ADR4
                            (rising edge-triggered cell RAMS32 clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50M rise@0.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.502%)  route 0.176ns (55.498%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.121ns
    Source Clock Delay      (SCD):    1.597ns
    Clock Pessimism Removal (CPR):    0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.921    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=150, routed)         0.650     1.597    mycpu_top/clk_50M_IBUF_BUFG
    SLICE_X4Y156         FDRE                                         r  mycpu_top/pc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y156         FDRE (Prop_fdre_C_Q)         0.141     1.738 r  mycpu_top/pc_reg[6]/Q
                         net (fo=33, routed)          0.176     1.914    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_18_18/A4
    SLICE_X6Y155         RAMS32                                       r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_18_18/SP/ADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.168    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.197 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=150, routed)         0.924     2.121    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_18_18/WCLK
    SLICE_X6Y155         RAMS32                                       r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_18_18/SP/CLK
                         clock pessimism             -0.508     1.613    
    SLICE_X6Y155         RAMS32 (Hold_rams32_CLK_ADR4)
                                                      0.200     1.813    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_18_18/SP
  -------------------------------------------------------------------
                         required time                         -1.813    
                         arrival time                           1.914    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 mycpu_top/pc_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_19_19/SP/ADR4
                            (rising edge-triggered cell RAMS32 clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50M rise@0.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.502%)  route 0.176ns (55.498%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.121ns
    Source Clock Delay      (SCD):    1.597ns
    Clock Pessimism Removal (CPR):    0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.921    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=150, routed)         0.650     1.597    mycpu_top/clk_50M_IBUF_BUFG
    SLICE_X4Y156         FDRE                                         r  mycpu_top/pc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y156         FDRE (Prop_fdre_C_Q)         0.141     1.738 r  mycpu_top/pc_reg[6]/Q
                         net (fo=33, routed)          0.176     1.914    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_19_19/A4
    SLICE_X6Y155         RAMS32                                       r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_19_19/SP/ADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.168    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.197 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=150, routed)         0.924     2.121    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_19_19/WCLK
    SLICE_X6Y155         RAMS32                                       r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_19_19/SP/CLK
                         clock pessimism             -0.508     1.613    
    SLICE_X6Y155         RAMS32 (Hold_rams32_CLK_ADR4)
                                                      0.200     1.813    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_19_19/SP
  -------------------------------------------------------------------
                         required time                         -1.813    
                         arrival time                           1.914    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 mycpu_top/pc_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_1_1/SP/ADR4
                            (rising edge-triggered cell RAMS32 clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50M rise@0.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.502%)  route 0.176ns (55.498%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.121ns
    Source Clock Delay      (SCD):    1.597ns
    Clock Pessimism Removal (CPR):    0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.921    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=150, routed)         0.650     1.597    mycpu_top/clk_50M_IBUF_BUFG
    SLICE_X4Y156         FDRE                                         r  mycpu_top/pc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y156         FDRE (Prop_fdre_C_Q)         0.141     1.738 r  mycpu_top/pc_reg[6]/Q
                         net (fo=33, routed)          0.176     1.914    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_1_1/A4
    SLICE_X6Y155         RAMS32                                       r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_1_1/SP/ADR4
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.168    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.197 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=150, routed)         0.924     2.121    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_1_1/WCLK
    SLICE_X6Y155         RAMS32                                       r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_1_1/SP/CLK
                         clock pessimism             -0.508     1.613    
    SLICE_X6Y155         RAMS32 (Hold_rams32_CLK_ADR4)
                                                      0.200     1.813    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.813    
                         arrival time                           1.914    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 mycpu_top/pc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_17_17/SP/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50M rise@0.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.141ns (31.405%)  route 0.308ns (68.595%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.121ns
    Source Clock Delay      (SCD):    1.597ns
    Clock Pessimism Removal (CPR):    0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.921    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=150, routed)         0.650     1.597    mycpu_top/clk_50M_IBUF_BUFG
    SLICE_X4Y155         FDRE                                         r  mycpu_top/pc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y155         FDRE (Prop_fdre_C_Q)         0.141     1.738 r  mycpu_top/pc_reg[2]/Q
                         net (fo=34, routed)          0.308     2.046    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_17_17/A0
    SLICE_X6Y155         RAMS32                                       r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_17_17/SP/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.168    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.197 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=150, routed)         0.924     2.121    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_17_17/WCLK
    SLICE_X6Y155         RAMS32                                       r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_17_17/SP/CLK
                         clock pessimism             -0.508     1.613    
    SLICE_X6Y155         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     1.923    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_17_17/SP
  -------------------------------------------------------------------
                         required time                         -1.923    
                         arrival time                           2.046    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 mycpu_top/pc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_18_18/SP/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50M rise@0.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.141ns (31.405%)  route 0.308ns (68.595%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.121ns
    Source Clock Delay      (SCD):    1.597ns
    Clock Pessimism Removal (CPR):    0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.921    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=150, routed)         0.650     1.597    mycpu_top/clk_50M_IBUF_BUFG
    SLICE_X4Y155         FDRE                                         r  mycpu_top/pc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y155         FDRE (Prop_fdre_C_Q)         0.141     1.738 r  mycpu_top/pc_reg[2]/Q
                         net (fo=34, routed)          0.308     2.046    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_18_18/A0
    SLICE_X6Y155         RAMS32                                       r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_18_18/SP/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.168    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.197 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=150, routed)         0.924     2.121    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_18_18/WCLK
    SLICE_X6Y155         RAMS32                                       r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_18_18/SP/CLK
                         clock pessimism             -0.508     1.613    
    SLICE_X6Y155         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     1.923    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_18_18/SP
  -------------------------------------------------------------------
                         required time                         -1.923    
                         arrival time                           2.046    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 mycpu_top/pc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_19_19/SP/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50M rise@0.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.141ns (31.405%)  route 0.308ns (68.595%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.121ns
    Source Clock Delay      (SCD):    1.597ns
    Clock Pessimism Removal (CPR):    0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.921    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=150, routed)         0.650     1.597    mycpu_top/clk_50M_IBUF_BUFG
    SLICE_X4Y155         FDRE                                         r  mycpu_top/pc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y155         FDRE (Prop_fdre_C_Q)         0.141     1.738 r  mycpu_top/pc_reg[2]/Q
                         net (fo=34, routed)          0.308     2.046    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_19_19/A0
    SLICE_X6Y155         RAMS32                                       r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_19_19/SP/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.168    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.197 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=150, routed)         0.924     2.121    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_19_19/WCLK
    SLICE_X6Y155         RAMS32                                       r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_19_19/SP/CLK
                         clock pessimism             -0.508     1.613    
    SLICE_X6Y155         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     1.923    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_19_19/SP
  -------------------------------------------------------------------
                         required time                         -1.923    
                         arrival time                           2.046    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.123ns  (arrival time - required time)
  Source:                 mycpu_top/pc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_1_1/SP/ADR0
                            (rising edge-triggered cell RAMS32 clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50M rise@0.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        0.449ns  (logic 0.141ns (31.405%)  route 0.308ns (68.595%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.121ns
    Source Clock Delay      (SCD):    1.597ns
    Clock Pessimism Removal (CPR):    0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.921    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=150, routed)         0.650     1.597    mycpu_top/clk_50M_IBUF_BUFG
    SLICE_X4Y155         FDRE                                         r  mycpu_top/pc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y155         FDRE (Prop_fdre_C_Q)         0.141     1.738 r  mycpu_top/pc_reg[2]/Q
                         net (fo=34, routed)          0.308     2.046    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_1_1/A0
    SLICE_X6Y155         RAMS32                                       r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_1_1/SP/ADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.168    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.197 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=150, routed)         0.924     2.121    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_1_1/WCLK
    SLICE_X6Y155         RAMS32                                       r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_1_1/SP/CLK
                         clock pessimism             -0.508     1.613    
    SLICE_X6Y155         RAMS32 (Hold_rams32_CLK_ADR0)
                                                      0.310     1.923    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.923    
                         arrival time                           2.046    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 mycpu_top/pc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_20_20/SP/ADR1
                            (rising edge-triggered cell RAMS32 clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50M rise@0.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        0.452ns  (logic 0.141ns (31.192%)  route 0.311ns (68.808%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.121ns
    Source Clock Delay      (SCD):    1.597ns
    Clock Pessimism Removal (CPR):    0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.921    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=150, routed)         0.650     1.597    mycpu_top/clk_50M_IBUF_BUFG
    SLICE_X4Y155         FDRE                                         r  mycpu_top/pc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y155         FDRE (Prop_fdre_C_Q)         0.141     1.738 r  mycpu_top/pc_reg[3]/Q
                         net (fo=34, routed)          0.311     2.049    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_20_20/A1
    SLICE_X6Y154         RAMS32                                       r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_20_20/SP/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.168    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.197 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=150, routed)         0.924     2.121    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_20_20/WCLK
    SLICE_X6Y154         RAMS32                                       r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_20_20/SP/CLK
                         clock pessimism             -0.508     1.613    
    SLICE_X6Y154         RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.309     1.922    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_20_20/SP
  -------------------------------------------------------------------
                         required time                         -1.922    
                         arrival time                           2.049    
  -------------------------------------------------------------------
                         slack                                  0.127    

Slack (MET) :             0.127ns  (arrival time - required time)
  Source:                 mycpu_top/pc_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_21_21/SP/ADR1
                            (rising edge-triggered cell RAMS32 clocked by clk_50M  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_50M
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_50M rise@0.000ns - clk_50M rise@0.000ns)
  Data Path Delay:        0.452ns  (logic 0.141ns (31.192%)  route 0.311ns (68.808%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.121ns
    Source Clock Delay      (SCD):    1.597ns
    Clock Pessimism Removal (CPR):    0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         0.231     0.231 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.921    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.947 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=150, routed)         0.650     1.597    mycpu_top/clk_50M_IBUF_BUFG
    SLICE_X4Y155         FDRE                                         r  mycpu_top/pc_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y155         FDRE (Prop_fdre_C_Q)         0.141     1.738 r  mycpu_top/pc_reg[3]/Q
                         net (fo=34, routed)          0.311     2.049    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_21_21/A1
    SLICE_X6Y154         RAMS32                                       r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_21_21/SP/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_50M rise edge)    0.000     0.000 r  
    K21                                               0.000     0.000 r  clk_50M (IN)
                         net (fo=0)                   0.000     0.000    clk_50M
    K21                  IBUF (Prop_ibuf_I_O)         0.419     0.419 r  clk_50M_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.168    clk_50M_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.197 r  clk_50M_IBUF_BUFG_inst/O
                         net (fo=150, routed)         0.924     2.121    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_21_21/WCLK
    SLICE_X6Y154         RAMS32                                       r  inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_21_21/SP/CLK
                         clock pessimism             -0.508     1.613    
    SLICE_X6Y154         RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.309     1.922    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_21_21/SP
  -------------------------------------------------------------------
                         required time                         -1.922    
                         arrival time                           2.049    
  -------------------------------------------------------------------
                         slack                                  0.127    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_50M
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_50M }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I      n/a            1.592         20.000      18.408     BUFGCTRL_X0Y16  clk_50M_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X1Y161    confreg/led_data_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X1Y161    confreg/led_data_reg[10]/C
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X0Y161    confreg/led_data_reg[11]/C
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X2Y161    confreg/led_data_reg[12]/C
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X3Y161    confreg/led_data_reg[13]/C
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X1Y161    confreg/led_data_reg[14]/C
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X2Y161    confreg/led_data_reg[15]/C
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X1Y161    confreg/led_data_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         20.000      19.000     SLICE_X0Y161    confreg/led_data_reg[2]/C
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.130         10.000      8.870      SLICE_X6Y155    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_17_17/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.130         10.000      8.870      SLICE_X6Y155    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_18_18/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.130         10.000      8.870      SLICE_X6Y155    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_19_19/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.130         10.000      8.870      SLICE_X6Y155    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_1_1/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.130         10.000      8.870      SLICE_X6Y154    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_20_20/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.130         10.000      8.870      SLICE_X6Y154    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_21_21/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.130         10.000      8.870      SLICE_X6Y154    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_22_22/SP/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            1.130         10.000      8.870      SLICE_X6Y154    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_23_23/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.130         10.000      8.870      SLICE_X6Y156    mycpu_top/u_regfile/rf_reg_r1_0_31_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.130         10.000      8.870      SLICE_X6Y156    mycpu_top/u_regfile/rf_reg_r1_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.130         10.000      8.870      SLICE_X2Y153    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_24_24/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.130         10.000      8.870      SLICE_X2Y153    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_25_25/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.130         10.000      8.870      SLICE_X2Y153    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_26_26/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.130         10.000      8.870      SLICE_X2Y154    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_2_2/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.130         10.000      8.870      SLICE_X2Y154    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_30_30/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.130         10.000      8.870      SLICE_X2Y155    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_31_31/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.130         10.000      8.870      SLICE_X2Y155    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_3_3/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.130         10.000      8.870      SLICE_X2Y155    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_4_4/SP/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            1.130         10.000      8.870      SLICE_X2Y155    inst_ram/U0/synth_options.dist_mem_inst/gen_sp_ram.spram_inst/ram_reg_0_31_5_5/SP/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.130         10.000      8.870      SLICE_X6Y162    mycpu_top/u_regfile/rf_reg_r1_0_31_18_23/RAMA/CLK



