
*** Running vivado
    with args -log part2.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source part2.tcl -notrace



****** Vivado v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source part2.tcl -notrace
Command: link_design -top part2 -part xc7a35tcpg236-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/joshu/OneDrive/Documents/College/ECE_580/final_project/final_project.gen/sources_1/ip/vga_clock/vga_clock.dcp' for cell 'graphics/clocks'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.041 . Memory (MB): peak = 1236.566 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 313 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2021.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/joshu/OneDrive/Documents/College/ECE_580/final_project/final_project.gen/sources_1/ip/vga_clock/vga_clock_board.xdc] for cell 'graphics/clocks/inst'
Finished Parsing XDC File [c:/Users/joshu/OneDrive/Documents/College/ECE_580/final_project/final_project.gen/sources_1/ip/vga_clock/vga_clock_board.xdc] for cell 'graphics/clocks/inst'
Parsing XDC File [c:/Users/joshu/OneDrive/Documents/College/ECE_580/final_project/final_project.gen/sources_1/ip/vga_clock/vga_clock.xdc] for cell 'graphics/clocks/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [c:/Users/joshu/OneDrive/Documents/College/ECE_580/final_project/final_project.gen/sources_1/ip/vga_clock/vga_clock.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [c:/Users/joshu/OneDrive/Documents/College/ECE_580/final_project/final_project.gen/sources_1/ip/vga_clock/vga_clock.xdc:57]
get_clocks: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1431.934 ; gain = 195.367
Finished Parsing XDC File [c:/Users/joshu/OneDrive/Documents/College/ECE_580/final_project/final_project.gen/sources_1/ip/vga_clock/vga_clock.xdc] for cell 'graphics/clocks/inst'
Parsing XDC File [C:/Users/joshu/OneDrive/Documents/College/ECE_580/final_project/final_project.srcs/constrs_1/imports/uart_tx_files/Basys3_Master.xdc]
Finished Parsing XDC File [C:/Users/joshu/OneDrive/Documents/College/ECE_580/final_project/final_project.srcs/constrs_1/imports/uart_tx_files/Basys3_Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1431.934 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

10 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1431.934 ; gain = 195.367
Command: opt_design -directive Explore
INFO: [Vivado_Tcl 4-136] Directive used for opt_design is: Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.903 . Memory (MB): peak = 1431.934 ; gain = 0.000

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-2] Deriving generated clocks

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 12b76b685

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.606 . Memory (MB): peak = 1757.289 ; gain = 122.965
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Retarget, 1 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1ae83367e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.640 . Memory (MB): peak = 1757.289 ; gain = 122.965
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 143d24e27

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.713 . Memory (MB): peak = 1757.289 ; gain = 122.965
INFO: [Opt 31-389] Phase Sweep created 1 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 143d24e27

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.809 . Memory (MB): peak = 1757.289 ; gain = 122.965
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 5 Shift Register Optimization | Checksum: 143d24e27

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.822 . Memory (MB): peak = 1757.289 ; gain = 122.965
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: d838eb5f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.841 . Memory (MB): peak = 1757.289 ; gain = 122.965
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              1  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               1  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1757.289 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 1ed46f71

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.882 . Memory (MB): peak = 1757.289 ; gain = 122.965

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1757.289 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 1ed46f71

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1757.289 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
29 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.036 . Memory (MB): peak = 1757.289 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/joshu/OneDrive/Documents/College/ECE_580/final_project/final_project.runs/impl_7/part2_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file part2_drc_opted.rpt -pb part2_drc_opted.pb -rpx part2_drc_opted.rpx
Command: report_drc -file part2_drc_opted.rpt -pb part2_drc_opted.pb -rpx part2_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/joshu/OneDrive/Documents/College/ECE_580/final_project/final_project.runs/impl_7/part2_drc_opted.rpt.
report_drc completed successfully
Command: place_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 46-5] The placer was invoked with the 'Explore' directive.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1776.582 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 05ece927

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1776.582 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1776.582 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 1b39036d8

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1776.582 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 25c4b3ad5

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1776.582 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 25c4b3ad5

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1776.582 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 25c4b3ad5

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1776.582 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 21033834e

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1776.582 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1faa2e486

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1776.582 ; gain = 0.000

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1faa2e486

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1776.582 ; gain = 0.000

Phase 2.4 Global Placement Core

Phase 2.4.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 86 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 41 nets or LUTs. Breaked 0 LUT, combined 41 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1776.582 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |             41  |                    41  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |             41  |                    41  |           0  |           9  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.1 Physical Synthesis In Placer | Checksum: 1ff7e4e46

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1776.582 ; gain = 0.000
Phase 2.4 Global Placement Core | Checksum: 19ee9b6b0

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1776.582 ; gain = 0.000
Phase 2 Global Placement | Checksum: 19ee9b6b0

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1776.582 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 16454f7dd

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1776.582 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1846000c7

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1776.582 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 17a0d1765

Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1776.582 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 209ab9d1a

Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1776.582 ; gain = 0.000

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 151279d5c

Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1776.582 ; gain = 0.000

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 24313c0e4

Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1776.582 ; gain = 0.000

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 2386545da

Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1776.582 ; gain = 0.000

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 17e8a4262

Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1776.582 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 17e8a4262

Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1776.582 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 216ea2e2a

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.526 | TNS=-3.286 |
Phase 1 Physical Synthesis Initialization | Checksum: 152803196

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.252 . Memory (MB): peak = 1776.582 ; gain = 0.000
INFO: [Place 46-33] Processed net snek/p_2_out, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 1 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 1, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 166a61545

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.319 . Memory (MB): peak = 1776.582 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 216ea2e2a

Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1776.582 ; gain = 0.000

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.500. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 252e00f98

Time (s): cpu = 00:01:05 ; elapsed = 00:01:12 . Memory (MB): peak = 1776.582 ; gain = 0.000

Time (s): cpu = 00:01:05 ; elapsed = 00:01:12 . Memory (MB): peak = 1776.582 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 252e00f98

Time (s): cpu = 00:01:05 ; elapsed = 00:01:12 . Memory (MB): peak = 1776.582 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 252e00f98

Time (s): cpu = 00:01:05 ; elapsed = 00:01:12 . Memory (MB): peak = 1776.582 ; gain = 0.000

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 252e00f98

Time (s): cpu = 00:01:05 ; elapsed = 00:01:12 . Memory (MB): peak = 1776.582 ; gain = 0.000
Phase 4.3 Placer Reporting | Checksum: 252e00f98

Time (s): cpu = 00:01:05 ; elapsed = 00:01:12 . Memory (MB): peak = 1776.582 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1776.582 ; gain = 0.000

Time (s): cpu = 00:01:05 ; elapsed = 00:01:12 . Memory (MB): peak = 1776.582 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1e5fc913b

Time (s): cpu = 00:01:05 ; elapsed = 00:01:12 . Memory (MB): peak = 1776.582 ; gain = 0.000
Ending Placer Task | Checksum: fc95cb72

Time (s): cpu = 00:01:05 ; elapsed = 00:01:12 . Memory (MB): peak = 1776.582 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
71 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:06 ; elapsed = 00:01:13 . Memory (MB): peak = 1776.582 ; gain = 0.988
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.524 . Memory (MB): peak = 1776.582 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/joshu/OneDrive/Documents/College/ECE_580/final_project/final_project.runs/impl_7/part2_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file part2_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.073 . Memory (MB): peak = 1776.582 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file part2_utilization_placed.rpt -pb part2_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file part2_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 1776.582 ; gain = 0.000
Command: phys_opt_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Vivado_Tcl 4-137] Directive used for phys_opt_design is: Explore
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
81 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.550 . Memory (MB): peak = 1784.871 ; gain = 8.289
INFO: [Common 17-1381] The checkpoint 'C:/Users/joshu/OneDrive/Documents/College/ECE_580/final_project/final_project.runs/impl_7/part2_physopt.dcp' has been generated.
Command: route_design -directive Explore -tns_cleanup
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-270] Using Router directive 'Explore'.
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: f90c3db2 ConstDB: 0 ShapeSum: 3898dc0 RouteDB: 0
Post Restoration Checksum: NetGraph: 82ca7b9b NumContArr: 643fe4fa Constraints: 0 Timing: 0
Phase 1 Build RT Design | Checksum: e70a6095

Time (s): cpu = 00:00:18 ; elapsed = 00:00:17 . Memory (MB): peak = 1884.680 ; gain = 87.754

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: e70a6095

Time (s): cpu = 00:00:18 ; elapsed = 00:00:17 . Memory (MB): peak = 1884.699 ; gain = 87.773

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: e70a6095

Time (s): cpu = 00:00:18 ; elapsed = 00:00:17 . Memory (MB): peak = 1890.699 ; gain = 93.773

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: e70a6095

Time (s): cpu = 00:00:18 ; elapsed = 00:00:17 . Memory (MB): peak = 1890.699 ; gain = 93.773
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1def39bcb

Time (s): cpu = 00:00:20 ; elapsed = 00:00:19 . Memory (MB): peak = 1900.727 ; gain = 103.801
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.086  | TNS=0.000  | WHS=-1.814 | THS=-308.201|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00294985 %
  Global Horizontal Routing Utilization  = 0.00130141 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 8023
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 8019
  Number of Partially Routed Nets     = 4
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 16444710f

Time (s): cpu = 00:00:21 ; elapsed = 00:00:20 . Memory (MB): peak = 1905.883 ; gain = 108.957

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 16444710f

Time (s): cpu = 00:00:21 ; elapsed = 00:00:20 . Memory (MB): peak = 1905.883 ; gain = 108.957
Phase 3 Initial Routing | Checksum: b2428b64

Time (s): cpu = 00:01:11 ; elapsed = 00:00:47 . Memory (MB): peak = 1946.840 ; gain = 149.914
INFO: [Route 35-580] Design has 14 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+======================+==================+================================+
| Launch Clock         | Capture Clock    | Pin                            |
+======================+==================+================================+
| tile_clock_vga_clock | vga_hd_vga_clock | graphics/hd/blue_out_reg[2]/D  |
| tile_clock_vga_clock | vga_hd_vga_clock | graphics/hd/blue_out_reg[0]/D  |
| tile_clock_vga_clock | vga_hd_vga_clock | graphics/hd/blue_out_reg[1]/D  |
| tile_clock_vga_clock | vga_hd_vga_clock | graphics/hd/green_out_reg[1]/D |
| tile_clock_vga_clock | vga_hd_vga_clock | graphics/hd/green_out_reg[2]/D |
+----------------------+------------------+--------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 852
 Number of Nodes with overlaps = 139
 Number of Nodes with overlaps = 78
 Number of Nodes with overlaps = 36
 Number of Nodes with overlaps = 15
 Number of Nodes with overlaps = 16
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.565 | TNS=-12.060| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1b9549b25

Time (s): cpu = 00:02:11 ; elapsed = 00:01:33 . Memory (MB): peak = 1985.234 ; gain = 188.309

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.725 | TNS=-17.398| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: e5a4fa7a

Time (s): cpu = 00:02:24 ; elapsed = 00:01:44 . Memory (MB): peak = 1985.234 ; gain = 188.309
Phase 4 Rip-up And Reroute | Checksum: e5a4fa7a

Time (s): cpu = 00:02:24 ; elapsed = 00:01:44 . Memory (MB): peak = 1985.234 ; gain = 188.309

Phase 5 Delay and Skew Optimization

Phase 5.1 TNS Cleanup

Phase 5.1.1 Delay CleanUp

Phase 5.1.1.1 Update Timing
Phase 5.1.1.1 Update Timing | Checksum: 115196374

Time (s): cpu = 00:02:24 ; elapsed = 00:01:44 . Memory (MB): peak = 1985.234 ; gain = 188.309
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.565 | TNS=-12.060| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0

Phase 5.1.1.2 Update Timing
Phase 5.1.1.2 Update Timing | Checksum: 1254a941f

Time (s): cpu = 00:02:25 ; elapsed = 00:01:45 . Memory (MB): peak = 1985.234 ; gain = 188.309
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.565 | TNS=-11.961| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0

Phase 5.1.1.3 Update Timing
Phase 5.1.1.3 Update Timing | Checksum: 1408ced2b

Time (s): cpu = 00:02:25 ; elapsed = 00:01:45 . Memory (MB): peak = 1985.234 ; gain = 188.309
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.565 | TNS=-11.961| WHS=N/A    | THS=N/A    |

Phase 5.1.1 Delay CleanUp | Checksum: 148bfdf25

Time (s): cpu = 00:02:26 ; elapsed = 00:01:45 . Memory (MB): peak = 1985.234 ; gain = 188.309
Phase 5.1 TNS Cleanup | Checksum: 148bfdf25

Time (s): cpu = 00:02:26 ; elapsed = 00:01:45 . Memory (MB): peak = 1985.234 ; gain = 188.309

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 148bfdf25

Time (s): cpu = 00:02:26 ; elapsed = 00:01:45 . Memory (MB): peak = 1985.234 ; gain = 188.309
Phase 5 Delay and Skew Optimization | Checksum: 148bfdf25

Time (s): cpu = 00:02:26 ; elapsed = 00:01:46 . Memory (MB): peak = 1985.234 ; gain = 188.309

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1bf958260

Time (s): cpu = 00:02:26 ; elapsed = 00:01:46 . Memory (MB): peak = 1985.234 ; gain = 188.309
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.565 | TNS=-11.961| WHS=0.005  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 2065387bb

Time (s): cpu = 00:02:26 ; elapsed = 00:01:46 . Memory (MB): peak = 1985.234 ; gain = 188.309
Phase 6 Post Hold Fix | Checksum: 2065387bb

Time (s): cpu = 00:02:26 ; elapsed = 00:01:46 . Memory (MB): peak = 1985.234 ; gain = 188.309

Phase 7 Timing Verification

Phase 7.1 Update Timing
Phase 7.1 Update Timing | Checksum: 1487f2a13

Time (s): cpu = 00:02:27 ; elapsed = 00:01:47 . Memory (MB): peak = 1985.234 ; gain = 188.309
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.565 | TNS=-11.961| WHS=N/A    | THS=N/A    |

Phase 7 Timing Verification | Checksum: 1487f2a13

Time (s): cpu = 00:02:27 ; elapsed = 00:01:47 . Memory (MB): peak = 1985.234 ; gain = 188.309

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 3.02838 %
  Global Horizontal Routing Utilization  = 3.90474 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 64.8649%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 69.3694%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 86.7647%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X24Y70 -> INT_L_X24Y70
   INT_L_X26Y68 -> INT_L_X26Y68
West Dir 1x1 Area, Max Cong = 51.4706%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 1 Aspect Ratio: 0.5 Sparse Ratio: 0.5
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 8 Route finalize | Checksum: 1487f2a13

Time (s): cpu = 00:02:27 ; elapsed = 00:01:47 . Memory (MB): peak = 1985.234 ; gain = 188.309

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 1487f2a13

Time (s): cpu = 00:02:27 ; elapsed = 00:01:47 . Memory (MB): peak = 1985.234 ; gain = 188.309

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 18fd088a1

Time (s): cpu = 00:02:27 ; elapsed = 00:01:47 . Memory (MB): peak = 1985.234 ; gain = 188.309

Phase 11 Incr Placement Change
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1985.234 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=-1.242. For the most accurate timing information please run report_timing.
Ending IncrPlace Task | Checksum: 1b4a31faa

Time (s): cpu = 00:00:11 ; elapsed = 00:00:24 . Memory (MB): peak = 1985.234 ; gain = 0.000
Google Cpuprofiler is only supported on Linux.
Phase 11 Incr Placement Change | Checksum: 18fd088a1

Time (s): cpu = 00:02:38 ; elapsed = 00:02:11 . Memory (MB): peak = 1985.234 ; gain = 188.309

Phase 12 Build RT Design
Phase 12 Build RT Design | Checksum: 9374a713

Time (s): cpu = 00:02:38 ; elapsed = 00:02:12 . Memory (MB): peak = 1985.234 ; gain = 188.309

Phase 13 Router Initialization

Phase 13.1 Create Timer
Phase 13.1 Create Timer | Checksum: 9374a713

Time (s): cpu = 00:02:38 ; elapsed = 00:02:12 . Memory (MB): peak = 1985.234 ; gain = 188.309

Phase 13.2 Fix Topology Constraints
Phase 13.2 Fix Topology Constraints | Checksum: 9374a713

Time (s): cpu = 00:02:38 ; elapsed = 00:02:12 . Memory (MB): peak = 1985.234 ; gain = 188.309

Phase 13.3 Pre Route Cleanup
Phase 13.3 Pre Route Cleanup | Checksum: 8abc9550

Time (s): cpu = 00:02:38 ; elapsed = 00:02:12 . Memory (MB): peak = 1985.234 ; gain = 188.309

Phase 13.4 Update Timing
Phase 13.4 Update Timing | Checksum: 180439f6f

Time (s): cpu = 00:02:40 ; elapsed = 00:02:14 . Memory (MB): peak = 1985.234 ; gain = 188.309
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.242 | TNS=-6.212 | WHS=-1.639 | THS=-306.709|

Phase 13 Router Initialization | Checksum: 17bc5d25a

Time (s): cpu = 00:02:40 ; elapsed = 00:02:15 . Memory (MB): peak = 1985.234 ; gain = 188.309

Phase 14 Initial Routing

Phase 14.1 Global Routing
Phase 14.1 Global Routing | Checksum: 17bc5d25a

Time (s): cpu = 00:02:40 ; elapsed = 00:02:15 . Memory (MB): peak = 1985.234 ; gain = 188.309
Phase 14 Initial Routing | Checksum: 1afe1e347

Time (s): cpu = 00:02:44 ; elapsed = 00:02:17 . Memory (MB): peak = 1985.234 ; gain = 188.309
INFO: [Route 35-580] Design has 17 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+======================+==================+===============================+
| Launch Clock         | Capture Clock    | Pin                           |
+======================+==================+===============================+
| tile_clock_vga_clock | vga_hd_vga_clock | graphics/hd/red_out_reg[3]/D  |
| tile_clock_vga_clock | vga_hd_vga_clock | graphics/hd/red_out_reg[2]/D  |
| tile_clock_vga_clock | vga_hd_vga_clock | graphics/hd/blue_out_reg[0]/D |
| tile_clock_vga_clock | vga_hd_vga_clock | graphics/hd/blue_out_reg[1]/D |
| tile_clock_vga_clock | vga_hd_vga_clock | graphics/hd/blue_out_reg[2]/D |
+----------------------+------------------+-------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 15 Rip-up And Reroute

Phase 15.1 Global Iteration 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.203 | TNS=-5.000 | WHS=N/A    | THS=N/A    |

Phase 15.1 Global Iteration 0 | Checksum: f793dc59

Time (s): cpu = 00:03:12 ; elapsed = 00:02:41 . Memory (MB): peak = 1996.859 ; gain = 199.934

Phase 15.2 Global Iteration 1
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.105 | TNS=-5.707 | WHS=N/A    | THS=N/A    |

Phase 15.2 Global Iteration 1 | Checksum: 1bdc9fb2d

Time (s): cpu = 00:03:21 ; elapsed = 00:02:52 . Memory (MB): peak = 1996.859 ; gain = 199.934

Phase 15.3 Global Iteration 2
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.897 | TNS=-10.059| WHS=N/A    | THS=N/A    |

Phase 15.3 Global Iteration 2 | Checksum: a085c1f1

Time (s): cpu = 00:03:29 ; elapsed = 00:03:00 . Memory (MB): peak = 1996.859 ; gain = 199.934

Phase 15.4 Global Iteration 3
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.012 | TNS=-7.481 | WHS=N/A    | THS=N/A    |

Phase 15.4 Global Iteration 3 | Checksum: 2172aab21

Time (s): cpu = 00:03:31 ; elapsed = 00:03:03 . Memory (MB): peak = 1996.859 ; gain = 199.934
Phase 15 Rip-up And Reroute | Checksum: 2172aab21

Time (s): cpu = 00:03:31 ; elapsed = 00:03:03 . Memory (MB): peak = 1996.859 ; gain = 199.934

Phase 16 Delay and Skew Optimization

Phase 16.1 TNS Cleanup

Phase 16.1.1 Delay CleanUp

Phase 16.1.1.1 Update Timing
Phase 16.1.1.1 Update Timing | Checksum: 1b6932250

Time (s): cpu = 00:03:31 ; elapsed = 00:03:03 . Memory (MB): peak = 1996.859 ; gain = 199.934
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.897 | TNS=-10.059| WHS=N/A    | THS=N/A    |


Phase 16.1.1.2 Update Timing
Phase 16.1.1.2 Update Timing | Checksum: 1760c7ad6

Time (s): cpu = 00:03:32 ; elapsed = 00:03:04 . Memory (MB): peak = 1996.859 ; gain = 199.934
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.897 | TNS=-11.665| WHS=N/A    | THS=N/A    |


Phase 16.1.1.3 Update Timing
Phase 16.1.1.3 Update Timing | Checksum: 134dcc10e

Time (s): cpu = 00:03:32 ; elapsed = 00:03:04 . Memory (MB): peak = 1996.859 ; gain = 199.934
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.897 | TNS=-7.695 | WHS=N/A    | THS=N/A    |


Phase 16.1.1.4 Update Timing
Phase 16.1.1.4 Update Timing | Checksum: cf392b58

Time (s): cpu = 00:03:32 ; elapsed = 00:03:04 . Memory (MB): peak = 1996.859 ; gain = 199.934
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.897 | TNS=-8.075 | WHS=N/A    | THS=N/A    |


Phase 16.1.1.5 Update Timing
Phase 16.1.1.5 Update Timing | Checksum: b950ca3b

Time (s): cpu = 00:03:32 ; elapsed = 00:03:04 . Memory (MB): peak = 1996.859 ; gain = 199.934
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.897 | TNS=-7.964 | WHS=N/A    | THS=N/A    |

Phase 16.1.1 Delay CleanUp | Checksum: d6f07c24

Time (s): cpu = 00:03:33 ; elapsed = 00:03:05 . Memory (MB): peak = 1996.859 ; gain = 199.934
Phase 16.1 TNS Cleanup | Checksum: d6f07c24

Time (s): cpu = 00:03:33 ; elapsed = 00:03:05 . Memory (MB): peak = 1996.859 ; gain = 199.934

Phase 16.2 Clock Skew Optimization
Phase 16.2 Clock Skew Optimization | Checksum: d6f07c24

Time (s): cpu = 00:03:33 ; elapsed = 00:03:05 . Memory (MB): peak = 1996.859 ; gain = 199.934
Phase 16 Delay and Skew Optimization | Checksum: d6f07c24

Time (s): cpu = 00:03:33 ; elapsed = 00:03:05 . Memory (MB): peak = 1996.859 ; gain = 199.934

Phase 17 Post Hold Fix

Phase 17.1 Hold Fix Iter

Phase 17.1.1 Update Timing
Phase 17.1.1 Update Timing | Checksum: 9525259a

Time (s): cpu = 00:03:33 ; elapsed = 00:03:05 . Memory (MB): peak = 1996.859 ; gain = 199.934
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.897 | TNS=-7.964 | WHS=0.007  | THS=0.000  |

Phase 17.1 Hold Fix Iter | Checksum: 1188c8206

Time (s): cpu = 00:03:33 ; elapsed = 00:03:05 . Memory (MB): peak = 1996.859 ; gain = 199.934
Phase 17 Post Hold Fix | Checksum: 1188c8206

Time (s): cpu = 00:03:33 ; elapsed = 00:03:05 . Memory (MB): peak = 1996.859 ; gain = 199.934

Phase 18 Timing Verification

Phase 18.1 Update Timing
Phase 18.1 Update Timing | Checksum: d6040a35

Time (s): cpu = 00:03:34 ; elapsed = 00:03:06 . Memory (MB): peak = 1996.859 ; gain = 199.934
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.897 | TNS=-7.964 | WHS=N/A    | THS=N/A    |

Phase 18 Timing Verification | Checksum: d6040a35

Time (s): cpu = 00:03:34 ; elapsed = 00:03:06 . Memory (MB): peak = 1996.859 ; gain = 199.934

Phase 19 Route finalize
Phase 19 Route finalize | Checksum: d6040a35

Time (s): cpu = 00:03:34 ; elapsed = 00:03:06 . Memory (MB): peak = 1996.859 ; gain = 199.934

Phase 20 Verifying routed nets
Phase 20 Verifying routed nets | Checksum: d6040a35

Time (s): cpu = 00:03:34 ; elapsed = 00:03:06 . Memory (MB): peak = 1996.859 ; gain = 199.934

Phase 21 Depositing Routes
Phase 21 Depositing Routes | Checksum: 12df0a521

Time (s): cpu = 00:03:34 ; elapsed = 00:03:06 . Memory (MB): peak = 1996.859 ; gain = 199.934

Phase 22 Post Router Timing
INFO: [Route 35-20] Post Routing Timing Summary | WNS=-0.897 | TNS=-8.018 | WHS=0.011  | THS=0.000  |

Phase 22 Post Router Timing | Checksum: 1a9165da1

Time (s): cpu = 00:03:36 ; elapsed = 00:03:08 . Memory (MB): peak = 1996.859 ; gain = 199.934
WARNING: [Route 35-39] The design did not meet timing requirements. Please run report_timing_summary for detailed reports.
Resolution: Verify that the timing was met or had small violations at all previous steps (synthesis, placement, power_opt, and phys_opt). Run report_timing_summary and analyze individual timing paths.
INFO: [Route 35-253] TNS is the sum of the worst slack violation on every endpoint in the design. Review the paths with the biggest WNS violations in the timing reports and modify your constraints or your design to improve both WNS and TNS.
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:03:36 ; elapsed = 00:03:08 . Memory (MB): peak = 1996.859 ; gain = 199.934
INFO: [Common 17-83] Releasing license: Implementation
116 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:03:38 ; elapsed = 00:03:10 . Memory (MB): peak = 1996.859 ; gain = 211.988
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.676 . Memory (MB): peak = 1996.859 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/joshu/OneDrive/Documents/College/ECE_580/final_project/final_project.runs/impl_7/part2_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file part2_drc_routed.rpt -pb part2_drc_routed.pb -rpx part2_drc_routed.rpx
Command: report_drc -file part2_drc_routed.rpt -pb part2_drc_routed.pb -rpx part2_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/joshu/OneDrive/Documents/College/ECE_580/final_project/final_project.runs/impl_7/part2_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file part2_methodology_drc_routed.rpt -pb part2_methodology_drc_routed.pb -rpx part2_methodology_drc_routed.rpx
Command: report_methodology -file part2_methodology_drc_routed.rpt -pb part2_methodology_drc_routed.pb -rpx part2_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file C:/Users/joshu/OneDrive/Documents/College/ECE_580/final_project/final_project.runs/impl_7/part2_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file part2_power_routed.rpt -pb part2_power_summary_routed.pb -rpx part2_power_routed.rpx
Command: report_power -file part2_power_routed.rpt -pb part2_power_summary_routed.pb -rpx part2_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
128 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file part2_route_status.rpt -pb part2_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file part2_timing_summary_routed.rpt -pb part2_timing_summary_routed.pb -rpx part2_timing_summary_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file part2_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file part2_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file part2_bus_skew_routed.rpt -pb part2_bus_skew_routed.pb -rpx part2_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Command: phys_opt_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Vivado_Tcl 4-241] Physical synthesis in post route mode ( 100.0% nets are fully routed)
INFO: [Vivado_Tcl 4-137] Directive used for phys_opt_design is: Explore
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 0.00s |  WALL: 0.44s
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1996.859 ; gain = 0.000

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.897 | TNS=-8.018 | WHS=0.011 | THS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 19ec02d9a

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1996.859 ; gain = 0.000
WARNING: [Physopt 32-745] Physical Optimization has determined that the magnitude of the negative slack is too large and it is highly unlikely that slack will be improved. Post-Route Physical Optimization is most effective when WNS is above -0.5ns

Phase 2 Critical Path Optimization
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.897 | TNS=-8.018 | WHS=0.011 | THS=0.000 |
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: vga_hd_vga_clock. Processed net: graphics/hd/sen_blue_out[1]_15[2].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: vga_hd_vga_clock. Processed net: graphics/clocks/inst/tile_clock_vga_clock.
INFO: [Physopt 32-952] Improved path group WNS = -0.231. Path group: vga_hd_vga_clock. Processed net: food/part/hs/cur_row_reg[4].
INFO: [Physopt 32-663] Processed net snek/genblk1[46].part/hs/sync_reg[0]_92[4].  Re-placed instance snek/genblk1[46].part/hs/sync_reg[0][4]
INFO: [Physopt 32-952] Improved path group WNS = -0.384. Path group: tile_clock_vga_clock. Processed net: snek/genblk1[46].part/hs/sync_reg[0]_92[4].
INFO: [Physopt 32-663] Processed net snek/genblk1[56].part/hs/sync_reg[0]_112[4].  Re-placed instance snek/genblk1[56].part/hs/sync_reg[0][4]
INFO: [Physopt 32-952] Improved path group WNS = -0.379. Path group: tile_clock_vga_clock. Processed net: snek/genblk1[56].part/hs/sync_reg[0]_112[4].
INFO: [Physopt 32-663] Processed net snek/genblk1[60].part/hs/sync_reg[0]_120[4].  Re-placed instance snek/genblk1[60].part/hs/sync_reg[0][4]
INFO: [Physopt 32-952] Improved path group WNS = -0.376. Path group: tile_clock_vga_clock. Processed net: snek/genblk1[60].part/hs/sync_reg[0]_120[4].
INFO: [Physopt 32-663] Processed net snek/genblk1[77].part/hs/sync_reg[0]_154[4].  Re-placed instance snek/genblk1[77].part/hs/sync_reg[0][4]
INFO: [Physopt 32-952] Improved path group WNS = -0.344. Path group: tile_clock_vga_clock. Processed net: snek/genblk1[77].part/hs/sync_reg[0]_154[4].
INFO: [Physopt 32-663] Processed net snek/genblk1[55].part/hs/sync_reg[0]_110[4].  Re-placed instance snek/genblk1[55].part/hs/sync_reg[0][4]
INFO: [Physopt 32-952] Improved path group WNS = -0.327. Path group: tile_clock_vga_clock. Processed net: snek/genblk1[55].part/hs/sync_reg[0]_110[4].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: tile_clock_vga_clock. Processed net: snek/genblk1[38].part/hs/sync_reg[0]_76[4].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: tile_clock_vga_clock. Processed net: graphics/clocks/inst/vga_hd_vga_clock.
INFO: [Physopt 32-663] Processed net graphics/hd/D[4].  Re-placed instance graphics/hd/sync[0][4]_i_1
INFO: [Physopt 32-952] Improved path group WNS = -0.223. Path group: tile_clock_vga_clock. Processed net: graphics/hd/D[4].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: vga_hd_vga_clock. Processed net: food/part/hs/cur_row_reg[4].
INFO: [Physopt 32-952] Improved path group WNS = -0.059. Path group: vga_hd_vga_clock. Processed net: snek/exists.
INFO: [Physopt 32-663] Processed net snek/genblk1[47].part/hs/sync_reg[0]_94[4].  Re-placed instance snek/genblk1[47].part/hs/sync_reg[0][4]
INFO: [Physopt 32-952] Improved path group WNS = -0.213. Path group: tile_clock_vga_clock. Processed net: snek/genblk1[47].part/hs/sync_reg[0]_94[4].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: tile_clock_vga_clock. Processed net: snek/genblk1[36].part/hs/sync_reg[0]_72[4].
INFO: [Physopt 32-663] Processed net graphics/hd/D[4].  Re-placed instance graphics/hd/sync[0][4]_i_1
INFO: [Physopt 32-952] Improved path group WNS = -0.121. Path group: tile_clock_vga_clock. Processed net: graphics/hd/D[4].
INFO: [Physopt 32-663] Processed net snek/genblk1[68].part/hs/sync_reg[0]_136[3].  Re-placed instance snek/genblk1[68].part/hs/sync_reg[0][3]
INFO: [Physopt 32-952] Improved path group WNS = -0.117. Path group: tile_clock_vga_clock. Processed net: snek/genblk1[68].part/hs/sync_reg[0]_136[3].
INFO: [Physopt 32-663] Processed net snek/genblk1[70].part/hs/sync_reg[0]_140[3].  Re-placed instance snek/genblk1[70].part/hs/sync_reg[0][3]
INFO: [Physopt 32-952] Improved path group WNS = -0.115. Path group: tile_clock_vga_clock. Processed net: snek/genblk1[70].part/hs/sync_reg[0]_140[3].
INFO: [Physopt 32-663] Processed net snek/genblk1[51].part/hs/sync_reg[0]_102[3].  Re-placed instance snek/genblk1[51].part/hs/sync_reg[0][3]
INFO: [Physopt 32-952] Improved path group WNS = -0.109. Path group: tile_clock_vga_clock. Processed net: snek/genblk1[51].part/hs/sync_reg[0]_102[3].
INFO: [Physopt 32-663] Processed net snek/genblk1[71].part/hs/sync_reg[0]_142[3].  Re-placed instance snek/genblk1[71].part/hs/sync_reg[0][3]
INFO: [Physopt 32-952] Improved path group WNS = -0.105. Path group: tile_clock_vga_clock. Processed net: snek/genblk1[71].part/hs/sync_reg[0]_142[3].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: tile_clock_vga_clock. Processed net: snek/genblk1[83].part/hs/sync_reg[0]_166[3].
INFO: [Physopt 32-952] Improved path group WNS = -0.105. Path group: tile_clock_vga_clock. Processed net: graphics/hd/D[3].
INFO: [Physopt 32-663] Processed net snek/genblk1[79].part/hs/sync_reg[0]_158[3].  Re-placed instance snek/genblk1[79].part/hs/sync_reg[0][3]
INFO: [Physopt 32-952] Improved path group WNS = -0.087. Path group: tile_clock_vga_clock. Processed net: snek/genblk1[79].part/hs/sync_reg[0]_158[3].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: tile_clock_vga_clock. Processed net: graphics/hd/D[3].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: tile_clock_vga_clock. Processed net: graphics/SW[15]_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: tile_clock_vga_clock. Processed net: graphics/hd/sen_h_count[1]_11[7].
INFO: [Physopt 32-663] Processed net graphics/hd/sen_green_out[1]_14[2].  Re-placed instance graphics/hd/green_out_reg[2]
INFO: [Physopt 32-735] Processed net graphics/hd/sen_green_out[1]_14[2]. Optimization improves timing on the net.
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.087 | TNS=-0.833 | WHS=0.011 | THS=0.000 |
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: tile_clock_vga_clock. Processed net: snek/genblk1[83].part/hs/sync_reg[0]_166[3].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: tile_clock_vga_clock. Processed net: graphics/clocks/inst/vga_hd_vga_clock.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: tile_clock_vga_clock. Processed net: graphics/hd/D[3].
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: tile_clock_vga_clock. Processed net: graphics/SW[15]_0.
INFO: [Physopt 32-953] Path group WNS did not improve. Path group: tile_clock_vga_clock. Processed net: graphics/hd/sen_h_count[1]_11[7].
INFO: [Physopt 32-668] Current Timing Summary | WNS=-0.087 | TNS=-0.833 | WHS=0.011 | THS=0.000 |
Phase 2 Critical Path Optimization | Checksum: 19ec02d9a

Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 1996.859 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1996.859 ; gain = 0.000
INFO: [Physopt 32-669] Post Physical Optimization Timing Summary | WNS=-0.087 | TNS=-0.833 | WHS=0.011 | THS=0.000 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Critical Path  |          0.810  |          7.186  |            0  |              0  |                    17  |           0  |           1  |  00:00:35  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1996.859 ; gain = 0.000
Ending Physical Synthesis Task | Checksum: 12ecde0aa

Time (s): cpu = 00:00:35 ; elapsed = 00:00:37 . Memory (MB): peak = 1996.859 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
60 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:35 ; elapsed = 00:00:38 . Memory (MB): peak = 1996.859 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.699 . Memory (MB): peak = 1996.859 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/joshu/OneDrive/Documents/College/ECE_580/final_project/final_project.runs/impl_7/part2_postroute_physopt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -warn_on_violation -file part2_timing_summary_postroute_physopted.rpt -pb part2_timing_summary_postroute_physopted.pb -rpx part2_timing_summary_postroute_physopted.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file part2_bus_skew_postroute_physopted.rpt -pb part2_bus_skew_postroute_physopted.pb -rpx part2_bus_skew_postroute_physopted.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Common 17-206] Exiting Vivado at Thu Dec 21 10:16:52 2023...
