ARM GAS  C:\Users\28470\AppData\Local\Temp\ccXqX3Ed.s 			page 1


   1              		.cpu cortex-m3
   2              		.arch armv7-m
   3              		.fpu softvfp
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"stm32f10x_tim.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.TI1_Config,"ax",%progbits
  18              		.align	1
  19              		.syntax unified
  20              		.thumb
  21              		.thumb_func
  23              	TI1_Config:
  24              	.LVL0:
  25              	.LFB116:
  26              		.file 1 "../stm32f10x_fwlib/src/stm32f10x_tim.c"
   1:../stm32f10x_fwlib/src/stm32f10x_tim.c **** /**
   2:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   ******************************************************************************
   3:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * @file    stm32f10x_tim.c
   4:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * @author  MCD Application Team
   5:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * @version V3.5.0
   6:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * @date    11-March-2011
   7:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * @brief   This file provides all the TIM firmware functions.
   8:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   ******************************************************************************
   9:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * @attention
  10:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   *
  11:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * THE PRESENT FIRMWARE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS
  12:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * WITH CODING INFORMATION REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE
  13:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * TIME. AS A RESULT, STMICROELECTRONICS SHALL NOT BE HELD LIABLE FOR ANY
  14:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * DIRECT, INDIRECT OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING
  15:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * FROM THE CONTENT OF SUCH FIRMWARE AND/OR THE USE MADE BY CUSTOMERS OF THE
  16:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * CODING INFORMATION CONTAINED HEREIN IN CONNECTION WITH THEIR PRODUCTS.
  17:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   *
  18:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * <h2><center>&copy; COPYRIGHT 2011 STMicroelectronics</center></h2>
  19:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   ******************************************************************************
  20:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   */
  21:../stm32f10x_fwlib/src/stm32f10x_tim.c **** 
  22:../stm32f10x_fwlib/src/stm32f10x_tim.c **** /* Includes ------------------------------------------------------------------*/
  23:../stm32f10x_fwlib/src/stm32f10x_tim.c **** #include "stm32f10x_tim.h"
  24:../stm32f10x_fwlib/src/stm32f10x_tim.c **** #include "stm32f10x_rcc.h"
  25:../stm32f10x_fwlib/src/stm32f10x_tim.c **** 
  26:../stm32f10x_fwlib/src/stm32f10x_tim.c **** /** @addtogroup STM32F10x_StdPeriph_Driver
  27:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * @{
  28:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   */
  29:../stm32f10x_fwlib/src/stm32f10x_tim.c **** 
  30:../stm32f10x_fwlib/src/stm32f10x_tim.c **** /** @defgroup TIM 
  31:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * @brief TIM driver modules
  32:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * @{
ARM GAS  C:\Users\28470\AppData\Local\Temp\ccXqX3Ed.s 			page 2


  33:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   */
  34:../stm32f10x_fwlib/src/stm32f10x_tim.c **** 
  35:../stm32f10x_fwlib/src/stm32f10x_tim.c **** /** @defgroup TIM_Private_TypesDefinitions
  36:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * @{
  37:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   */
  38:../stm32f10x_fwlib/src/stm32f10x_tim.c **** 
  39:../stm32f10x_fwlib/src/stm32f10x_tim.c **** /**
  40:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * @}
  41:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   */
  42:../stm32f10x_fwlib/src/stm32f10x_tim.c **** 
  43:../stm32f10x_fwlib/src/stm32f10x_tim.c **** /** @defgroup TIM_Private_Defines
  44:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * @{
  45:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   */
  46:../stm32f10x_fwlib/src/stm32f10x_tim.c **** 
  47:../stm32f10x_fwlib/src/stm32f10x_tim.c **** /* ---------------------- TIM registers bit mask ------------------------ */
  48:../stm32f10x_fwlib/src/stm32f10x_tim.c **** #define SMCR_ETR_Mask               ((uint16_t)0x00FF) 
  49:../stm32f10x_fwlib/src/stm32f10x_tim.c **** #define CCMR_Offset                 ((uint16_t)0x0018)
  50:../stm32f10x_fwlib/src/stm32f10x_tim.c **** #define CCER_CCE_Set                ((uint16_t)0x0001)  
  51:../stm32f10x_fwlib/src/stm32f10x_tim.c **** #define	CCER_CCNE_Set               ((uint16_t)0x0004) 
  52:../stm32f10x_fwlib/src/stm32f10x_tim.c **** 
  53:../stm32f10x_fwlib/src/stm32f10x_tim.c **** /**
  54:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * @}
  55:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   */
  56:../stm32f10x_fwlib/src/stm32f10x_tim.c **** 
  57:../stm32f10x_fwlib/src/stm32f10x_tim.c **** /** @defgroup TIM_Private_Macros
  58:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * @{
  59:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   */
  60:../stm32f10x_fwlib/src/stm32f10x_tim.c **** 
  61:../stm32f10x_fwlib/src/stm32f10x_tim.c **** /**
  62:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * @}
  63:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   */
  64:../stm32f10x_fwlib/src/stm32f10x_tim.c **** 
  65:../stm32f10x_fwlib/src/stm32f10x_tim.c **** /** @defgroup TIM_Private_Variables
  66:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * @{
  67:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   */
  68:../stm32f10x_fwlib/src/stm32f10x_tim.c **** 
  69:../stm32f10x_fwlib/src/stm32f10x_tim.c **** /**
  70:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * @}
  71:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   */
  72:../stm32f10x_fwlib/src/stm32f10x_tim.c **** 
  73:../stm32f10x_fwlib/src/stm32f10x_tim.c **** /** @defgroup TIM_Private_FunctionPrototypes
  74:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * @{
  75:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   */
  76:../stm32f10x_fwlib/src/stm32f10x_tim.c **** 
  77:../stm32f10x_fwlib/src/stm32f10x_tim.c **** static void TI1_Config(TIM_TypeDef* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection,
  78:../stm32f10x_fwlib/src/stm32f10x_tim.c ****                        uint16_t TIM_ICFilter);
  79:../stm32f10x_fwlib/src/stm32f10x_tim.c **** static void TI2_Config(TIM_TypeDef* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection,
  80:../stm32f10x_fwlib/src/stm32f10x_tim.c ****                        uint16_t TIM_ICFilter);
  81:../stm32f10x_fwlib/src/stm32f10x_tim.c **** static void TI3_Config(TIM_TypeDef* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection,
  82:../stm32f10x_fwlib/src/stm32f10x_tim.c ****                        uint16_t TIM_ICFilter);
  83:../stm32f10x_fwlib/src/stm32f10x_tim.c **** static void TI4_Config(TIM_TypeDef* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection,
  84:../stm32f10x_fwlib/src/stm32f10x_tim.c ****                        uint16_t TIM_ICFilter);
  85:../stm32f10x_fwlib/src/stm32f10x_tim.c **** /**
  86:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * @}
  87:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   */
  88:../stm32f10x_fwlib/src/stm32f10x_tim.c **** 
  89:../stm32f10x_fwlib/src/stm32f10x_tim.c **** /** @defgroup TIM_Private_Macros
ARM GAS  C:\Users\28470\AppData\Local\Temp\ccXqX3Ed.s 			page 3


  90:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * @{
  91:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   */
  92:../stm32f10x_fwlib/src/stm32f10x_tim.c **** 
  93:../stm32f10x_fwlib/src/stm32f10x_tim.c **** /**
  94:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * @}
  95:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   */
  96:../stm32f10x_fwlib/src/stm32f10x_tim.c **** 
  97:../stm32f10x_fwlib/src/stm32f10x_tim.c **** /** @defgroup TIM_Private_Variables
  98:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * @{
  99:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   */
 100:../stm32f10x_fwlib/src/stm32f10x_tim.c **** 
 101:../stm32f10x_fwlib/src/stm32f10x_tim.c **** /**
 102:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * @}
 103:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   */
 104:../stm32f10x_fwlib/src/stm32f10x_tim.c **** 
 105:../stm32f10x_fwlib/src/stm32f10x_tim.c **** /** @defgroup TIM_Private_FunctionPrototypes
 106:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * @{
 107:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   */
 108:../stm32f10x_fwlib/src/stm32f10x_tim.c **** 
 109:../stm32f10x_fwlib/src/stm32f10x_tim.c **** /**
 110:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * @}
 111:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   */
 112:../stm32f10x_fwlib/src/stm32f10x_tim.c **** 
 113:../stm32f10x_fwlib/src/stm32f10x_tim.c **** /** @defgroup TIM_Private_Functions
 114:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * @{
 115:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   */
 116:../stm32f10x_fwlib/src/stm32f10x_tim.c **** 
 117:../stm32f10x_fwlib/src/stm32f10x_tim.c **** /**
 118:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * @brief  Deinitializes the TIMx peripheral registers to their default reset values.
 119:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * @param  TIMx: where x can be 1 to 17 to select the TIM peripheral.
 120:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * @retval None
 121:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   */
 122:../stm32f10x_fwlib/src/stm32f10x_tim.c **** void TIM_DeInit(TIM_TypeDef* TIMx)
 123:../stm32f10x_fwlib/src/stm32f10x_tim.c **** {
 124:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Check the parameters */
 125:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
 126:../stm32f10x_fwlib/src/stm32f10x_tim.c ****  
 127:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   if (TIMx == TIM1)
 128:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   {
 129:../stm32f10x_fwlib/src/stm32f10x_tim.c ****     RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM1, ENABLE);
 130:../stm32f10x_fwlib/src/stm32f10x_tim.c ****     RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM1, DISABLE);  
 131:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   }     
 132:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   else if (TIMx == TIM2)
 133:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   {
 134:../stm32f10x_fwlib/src/stm32f10x_tim.c ****     RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM2, ENABLE);
 135:../stm32f10x_fwlib/src/stm32f10x_tim.c ****     RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM2, DISABLE);
 136:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   }
 137:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   else if (TIMx == TIM3)
 138:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   {
 139:../stm32f10x_fwlib/src/stm32f10x_tim.c ****     RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM3, ENABLE);
 140:../stm32f10x_fwlib/src/stm32f10x_tim.c ****     RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM3, DISABLE);
 141:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   }
 142:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   else if (TIMx == TIM4)
 143:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   {
 144:../stm32f10x_fwlib/src/stm32f10x_tim.c ****     RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM4, ENABLE);
 145:../stm32f10x_fwlib/src/stm32f10x_tim.c ****     RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM4, DISABLE);
 146:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   } 
ARM GAS  C:\Users\28470\AppData\Local\Temp\ccXqX3Ed.s 			page 4


 147:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   else if (TIMx == TIM5)
 148:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   {
 149:../stm32f10x_fwlib/src/stm32f10x_tim.c ****     RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM5, ENABLE);
 150:../stm32f10x_fwlib/src/stm32f10x_tim.c ****     RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM5, DISABLE);
 151:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   } 
 152:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   else if (TIMx == TIM6)
 153:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   {
 154:../stm32f10x_fwlib/src/stm32f10x_tim.c ****     RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM6, ENABLE);
 155:../stm32f10x_fwlib/src/stm32f10x_tim.c ****     RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM6, DISABLE);
 156:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   } 
 157:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   else if (TIMx == TIM7)
 158:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   {
 159:../stm32f10x_fwlib/src/stm32f10x_tim.c ****     RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, ENABLE);
 160:../stm32f10x_fwlib/src/stm32f10x_tim.c ****     RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, DISABLE);
 161:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   } 
 162:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   else if (TIMx == TIM8)
 163:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   {
 164:../stm32f10x_fwlib/src/stm32f10x_tim.c ****     RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, ENABLE);
 165:../stm32f10x_fwlib/src/stm32f10x_tim.c ****     RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, DISABLE);
 166:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   }
 167:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   else if (TIMx == TIM9)
 168:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   {      
 169:../stm32f10x_fwlib/src/stm32f10x_tim.c ****     RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM9, ENABLE);
 170:../stm32f10x_fwlib/src/stm32f10x_tim.c ****     RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM9, DISABLE);  
 171:../stm32f10x_fwlib/src/stm32f10x_tim.c ****    }  
 172:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   else if (TIMx == TIM10)
 173:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   {      
 174:../stm32f10x_fwlib/src/stm32f10x_tim.c ****     RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM10, ENABLE);
 175:../stm32f10x_fwlib/src/stm32f10x_tim.c ****     RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM10, DISABLE);  
 176:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   }  
 177:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   else if (TIMx == TIM11) 
 178:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   {     
 179:../stm32f10x_fwlib/src/stm32f10x_tim.c ****     RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM11, ENABLE);
 180:../stm32f10x_fwlib/src/stm32f10x_tim.c ****     RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM11, DISABLE);  
 181:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   }  
 182:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   else if (TIMx == TIM12)
 183:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   {      
 184:../stm32f10x_fwlib/src/stm32f10x_tim.c ****     RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM12, ENABLE);
 185:../stm32f10x_fwlib/src/stm32f10x_tim.c ****     RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM12, DISABLE);  
 186:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   }  
 187:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   else if (TIMx == TIM13) 
 188:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   {       
 189:../stm32f10x_fwlib/src/stm32f10x_tim.c ****     RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM13, ENABLE);
 190:../stm32f10x_fwlib/src/stm32f10x_tim.c ****     RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM13, DISABLE);  
 191:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   }
 192:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   else if (TIMx == TIM14) 
 193:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   {       
 194:../stm32f10x_fwlib/src/stm32f10x_tim.c ****     RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM14, ENABLE);
 195:../stm32f10x_fwlib/src/stm32f10x_tim.c ****     RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM14, DISABLE);  
 196:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   }        
 197:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   else if (TIMx == TIM15)
 198:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   {
 199:../stm32f10x_fwlib/src/stm32f10x_tim.c ****     RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM15, ENABLE);
 200:../stm32f10x_fwlib/src/stm32f10x_tim.c ****     RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM15, DISABLE);
 201:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   } 
 202:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   else if (TIMx == TIM16)
 203:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   {
ARM GAS  C:\Users\28470\AppData\Local\Temp\ccXqX3Ed.s 			page 5


 204:../stm32f10x_fwlib/src/stm32f10x_tim.c ****     RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM16, ENABLE);
 205:../stm32f10x_fwlib/src/stm32f10x_tim.c ****     RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM16, DISABLE);
 206:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   } 
 207:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   else
 208:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   {
 209:../stm32f10x_fwlib/src/stm32f10x_tim.c ****     if (TIMx == TIM17)
 210:../stm32f10x_fwlib/src/stm32f10x_tim.c ****     {
 211:../stm32f10x_fwlib/src/stm32f10x_tim.c ****       RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM17, ENABLE);
 212:../stm32f10x_fwlib/src/stm32f10x_tim.c ****       RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM17, DISABLE);
 213:../stm32f10x_fwlib/src/stm32f10x_tim.c ****     }  
 214:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   }
 215:../stm32f10x_fwlib/src/stm32f10x_tim.c **** }
 216:../stm32f10x_fwlib/src/stm32f10x_tim.c **** 
 217:../stm32f10x_fwlib/src/stm32f10x_tim.c **** /**
 218:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * @brief  Initializes the TIMx Time Base Unit peripheral according to 
 219:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   *         the specified parameters in the TIM_TimeBaseInitStruct.
 220:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * @param  TIMx: where x can be 1 to 17 to select the TIM peripheral.
 221:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * @param  TIM_TimeBaseInitStruct: pointer to a TIM_TimeBaseInitTypeDef
 222:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   *         structure that contains the configuration information for the 
 223:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   *         specified TIM peripheral.
 224:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * @retval None
 225:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   */
 226:../stm32f10x_fwlib/src/stm32f10x_tim.c **** void TIM_TimeBaseInit(TIM_TypeDef* TIMx, TIM_TimeBaseInitTypeDef* TIM_TimeBaseInitStruct)
 227:../stm32f10x_fwlib/src/stm32f10x_tim.c **** {
 228:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   uint16_t tmpcr1 = 0;
 229:../stm32f10x_fwlib/src/stm32f10x_tim.c **** 
 230:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Check the parameters */
 231:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   assert_param(IS_TIM_ALL_PERIPH(TIMx)); 
 232:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   assert_param(IS_TIM_COUNTER_MODE(TIM_TimeBaseInitStruct->TIM_CounterMode));
 233:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   assert_param(IS_TIM_CKD_DIV(TIM_TimeBaseInitStruct->TIM_ClockDivision));
 234:../stm32f10x_fwlib/src/stm32f10x_tim.c **** 
 235:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   tmpcr1 = TIMx->CR1;  
 236:../stm32f10x_fwlib/src/stm32f10x_tim.c **** 
 237:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   if((TIMx == TIM1) || (TIMx == TIM8)|| (TIMx == TIM2) || (TIMx == TIM3)||
 238:../stm32f10x_fwlib/src/stm32f10x_tim.c ****      (TIMx == TIM4) || (TIMx == TIM5)) 
 239:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   {
 240:../stm32f10x_fwlib/src/stm32f10x_tim.c ****     /* Select the Counter Mode */
 241:../stm32f10x_fwlib/src/stm32f10x_tim.c ****     tmpcr1 &= (uint16_t)(~((uint16_t)(TIM_CR1_DIR | TIM_CR1_CMS)));
 242:../stm32f10x_fwlib/src/stm32f10x_tim.c ****     tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_CounterMode;
 243:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   }
 244:../stm32f10x_fwlib/src/stm32f10x_tim.c ****  
 245:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   if((TIMx != TIM6) && (TIMx != TIM7))
 246:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   {
 247:../stm32f10x_fwlib/src/stm32f10x_tim.c ****     /* Set the clock division */
 248:../stm32f10x_fwlib/src/stm32f10x_tim.c ****     tmpcr1 &= (uint16_t)(~((uint16_t)TIM_CR1_CKD));
 249:../stm32f10x_fwlib/src/stm32f10x_tim.c ****     tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_ClockDivision;
 250:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   }
 251:../stm32f10x_fwlib/src/stm32f10x_tim.c **** 
 252:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   TIMx->CR1 = tmpcr1;
 253:../stm32f10x_fwlib/src/stm32f10x_tim.c **** 
 254:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Set the Autoreload value */
 255:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   TIMx->ARR = TIM_TimeBaseInitStruct->TIM_Period ;
 256:../stm32f10x_fwlib/src/stm32f10x_tim.c ****  
 257:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Set the Prescaler value */
 258:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   TIMx->PSC = TIM_TimeBaseInitStruct->TIM_Prescaler;
 259:../stm32f10x_fwlib/src/stm32f10x_tim.c ****     
 260:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   if ((TIMx == TIM1) || (TIMx == TIM8)|| (TIMx == TIM15)|| (TIMx == TIM16) || (TIMx == TIM17))  
ARM GAS  C:\Users\28470\AppData\Local\Temp\ccXqX3Ed.s 			page 6


 261:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   {
 262:../stm32f10x_fwlib/src/stm32f10x_tim.c ****     /* Set the Repetition Counter value */
 263:../stm32f10x_fwlib/src/stm32f10x_tim.c ****     TIMx->RCR = TIM_TimeBaseInitStruct->TIM_RepetitionCounter;
 264:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   }
 265:../stm32f10x_fwlib/src/stm32f10x_tim.c **** 
 266:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Generate an update event to reload the Prescaler and the Repetition counter
 267:../stm32f10x_fwlib/src/stm32f10x_tim.c ****      values immediately */
 268:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   TIMx->EGR = TIM_PSCReloadMode_Immediate;           
 269:../stm32f10x_fwlib/src/stm32f10x_tim.c **** }
 270:../stm32f10x_fwlib/src/stm32f10x_tim.c **** 
 271:../stm32f10x_fwlib/src/stm32f10x_tim.c **** /**
 272:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * @brief  Initializes the TIMx Channel1 according to the specified
 273:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   *         parameters in the TIM_OCInitStruct.
 274:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * @param  TIMx: where x can be  1 to 17 except 6 and 7 to select the TIM peripheral.
 275:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * @param  TIM_OCInitStruct: pointer to a TIM_OCInitTypeDef structure
 276:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   *         that contains the configuration information for the specified TIM peripheral.
 277:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * @retval None
 278:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   */
 279:../stm32f10x_fwlib/src/stm32f10x_tim.c **** void TIM_OC1Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
 280:../stm32f10x_fwlib/src/stm32f10x_tim.c **** {
 281:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   uint16_t tmpccmrx = 0, tmpccer = 0, tmpcr2 = 0;
 282:../stm32f10x_fwlib/src/stm32f10x_tim.c ****    
 283:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Check the parameters */
 284:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   assert_param(IS_TIM_LIST8_PERIPH(TIMx));
 285:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
 286:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
 287:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   
 288:../stm32f10x_fwlib/src/stm32f10x_tim.c ****  /* Disable the Channel 1: Reset the CC1E Bit */
 289:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   TIMx->CCER &= (uint16_t)(~(uint16_t)TIM_CCER_CC1E);
 290:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Get the TIMx CCER register value */
 291:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   tmpccer = TIMx->CCER;
 292:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Get the TIMx CR2 register value */
 293:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   tmpcr2 =  TIMx->CR2;
 294:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   
 295:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Get the TIMx CCMR1 register value */
 296:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   tmpccmrx = TIMx->CCMR1;
 297:../stm32f10x_fwlib/src/stm32f10x_tim.c ****     
 298:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Reset the Output Compare Mode Bits */
 299:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   tmpccmrx &= (uint16_t)(~((uint16_t)TIM_CCMR1_OC1M));
 300:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   tmpccmrx &= (uint16_t)(~((uint16_t)TIM_CCMR1_CC1S));
 301:../stm32f10x_fwlib/src/stm32f10x_tim.c **** 
 302:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Select the Output Compare Mode */
 303:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
 304:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   
 305:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Reset the Output Polarity level */
 306:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC1P));
 307:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Set the Output Compare Polarity */
 308:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   tmpccer |= TIM_OCInitStruct->TIM_OCPolarity;
 309:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   
 310:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Set the Output State */
 311:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   tmpccer |= TIM_OCInitStruct->TIM_OutputState;
 312:../stm32f10x_fwlib/src/stm32f10x_tim.c ****     
 313:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   if((TIMx == TIM1) || (TIMx == TIM8)|| (TIMx == TIM15)||
 314:../stm32f10x_fwlib/src/stm32f10x_tim.c ****      (TIMx == TIM16)|| (TIMx == TIM17))
 315:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   {
 316:../stm32f10x_fwlib/src/stm32f10x_tim.c ****     assert_param(IS_TIM_OUTPUTN_STATE(TIM_OCInitStruct->TIM_OutputNState));
 317:../stm32f10x_fwlib/src/stm32f10x_tim.c ****     assert_param(IS_TIM_OCN_POLARITY(TIM_OCInitStruct->TIM_OCNPolarity));
ARM GAS  C:\Users\28470\AppData\Local\Temp\ccXqX3Ed.s 			page 7


 318:../stm32f10x_fwlib/src/stm32f10x_tim.c ****     assert_param(IS_TIM_OCNIDLE_STATE(TIM_OCInitStruct->TIM_OCNIdleState));
 319:../stm32f10x_fwlib/src/stm32f10x_tim.c ****     assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
 320:../stm32f10x_fwlib/src/stm32f10x_tim.c ****     
 321:../stm32f10x_fwlib/src/stm32f10x_tim.c ****     /* Reset the Output N Polarity level */
 322:../stm32f10x_fwlib/src/stm32f10x_tim.c ****     tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC1NP));
 323:../stm32f10x_fwlib/src/stm32f10x_tim.c ****     /* Set the Output N Polarity */
 324:../stm32f10x_fwlib/src/stm32f10x_tim.c ****     tmpccer |= TIM_OCInitStruct->TIM_OCNPolarity;
 325:../stm32f10x_fwlib/src/stm32f10x_tim.c ****     
 326:../stm32f10x_fwlib/src/stm32f10x_tim.c ****     /* Reset the Output N State */
 327:../stm32f10x_fwlib/src/stm32f10x_tim.c ****     tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC1NE));    
 328:../stm32f10x_fwlib/src/stm32f10x_tim.c ****     /* Set the Output N State */
 329:../stm32f10x_fwlib/src/stm32f10x_tim.c ****     tmpccer |= TIM_OCInitStruct->TIM_OutputNState;
 330:../stm32f10x_fwlib/src/stm32f10x_tim.c ****     
 331:../stm32f10x_fwlib/src/stm32f10x_tim.c ****     /* Reset the Output Compare and Output Compare N IDLE State */
 332:../stm32f10x_fwlib/src/stm32f10x_tim.c ****     tmpcr2 &= (uint16_t)(~((uint16_t)TIM_CR2_OIS1));
 333:../stm32f10x_fwlib/src/stm32f10x_tim.c ****     tmpcr2 &= (uint16_t)(~((uint16_t)TIM_CR2_OIS1N));
 334:../stm32f10x_fwlib/src/stm32f10x_tim.c ****     
 335:../stm32f10x_fwlib/src/stm32f10x_tim.c ****     /* Set the Output Idle state */
 336:../stm32f10x_fwlib/src/stm32f10x_tim.c ****     tmpcr2 |= TIM_OCInitStruct->TIM_OCIdleState;
 337:../stm32f10x_fwlib/src/stm32f10x_tim.c ****     /* Set the Output N Idle state */
 338:../stm32f10x_fwlib/src/stm32f10x_tim.c ****     tmpcr2 |= TIM_OCInitStruct->TIM_OCNIdleState;
 339:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   }
 340:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Write to TIMx CR2 */
 341:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   TIMx->CR2 = tmpcr2;
 342:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   
 343:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Write to TIMx CCMR1 */
 344:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   TIMx->CCMR1 = tmpccmrx;
 345:../stm32f10x_fwlib/src/stm32f10x_tim.c **** 
 346:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Set the Capture Compare Register value */
 347:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   TIMx->CCR1 = TIM_OCInitStruct->TIM_Pulse; 
 348:../stm32f10x_fwlib/src/stm32f10x_tim.c ****  
 349:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Write to TIMx CCER */
 350:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   TIMx->CCER = tmpccer;
 351:../stm32f10x_fwlib/src/stm32f10x_tim.c **** }
 352:../stm32f10x_fwlib/src/stm32f10x_tim.c **** 
 353:../stm32f10x_fwlib/src/stm32f10x_tim.c **** /**
 354:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * @brief  Initializes the TIMx Channel2 according to the specified
 355:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   *         parameters in the TIM_OCInitStruct.
 356:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * @param  TIMx: where x can be  1, 2, 3, 4, 5, 8, 9, 12 or 15 to select 
 357:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   *         the TIM peripheral.
 358:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * @param  TIM_OCInitStruct: pointer to a TIM_OCInitTypeDef structure
 359:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   *         that contains the configuration information for the specified TIM peripheral.
 360:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * @retval None
 361:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   */
 362:../stm32f10x_fwlib/src/stm32f10x_tim.c **** void TIM_OC2Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
 363:../stm32f10x_fwlib/src/stm32f10x_tim.c **** {
 364:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   uint16_t tmpccmrx = 0, tmpccer = 0, tmpcr2 = 0;
 365:../stm32f10x_fwlib/src/stm32f10x_tim.c ****    
 366:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Check the parameters */
 367:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   assert_param(IS_TIM_LIST6_PERIPH(TIMx)); 
 368:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
 369:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
 370:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   
 371:../stm32f10x_fwlib/src/stm32f10x_tim.c ****    /* Disable the Channel 2: Reset the CC2E Bit */
 372:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   TIMx->CCER &= (uint16_t)(~((uint16_t)TIM_CCER_CC2E));
 373:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   
 374:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Get the TIMx CCER register value */  
ARM GAS  C:\Users\28470\AppData\Local\Temp\ccXqX3Ed.s 			page 8


 375:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   tmpccer = TIMx->CCER;
 376:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Get the TIMx CR2 register value */
 377:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   tmpcr2 =  TIMx->CR2;
 378:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   
 379:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Get the TIMx CCMR1 register value */
 380:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   tmpccmrx = TIMx->CCMR1;
 381:../stm32f10x_fwlib/src/stm32f10x_tim.c ****     
 382:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Reset the Output Compare mode and Capture/Compare selection Bits */
 383:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   tmpccmrx &= (uint16_t)(~((uint16_t)TIM_CCMR1_OC2M));
 384:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   tmpccmrx &= (uint16_t)(~((uint16_t)TIM_CCMR1_CC2S));
 385:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   
 386:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Select the Output Compare Mode */
 387:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   tmpccmrx |= (uint16_t)(TIM_OCInitStruct->TIM_OCMode << 8);
 388:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   
 389:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Reset the Output Polarity level */
 390:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC2P));
 391:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Set the Output Compare Polarity */
 392:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 4);
 393:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   
 394:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Set the Output State */
 395:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 4);
 396:../stm32f10x_fwlib/src/stm32f10x_tim.c ****     
 397:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   if((TIMx == TIM1) || (TIMx == TIM8))
 398:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   {
 399:../stm32f10x_fwlib/src/stm32f10x_tim.c ****     assert_param(IS_TIM_OUTPUTN_STATE(TIM_OCInitStruct->TIM_OutputNState));
 400:../stm32f10x_fwlib/src/stm32f10x_tim.c ****     assert_param(IS_TIM_OCN_POLARITY(TIM_OCInitStruct->TIM_OCNPolarity));
 401:../stm32f10x_fwlib/src/stm32f10x_tim.c ****     assert_param(IS_TIM_OCNIDLE_STATE(TIM_OCInitStruct->TIM_OCNIdleState));
 402:../stm32f10x_fwlib/src/stm32f10x_tim.c ****     assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
 403:../stm32f10x_fwlib/src/stm32f10x_tim.c ****     
 404:../stm32f10x_fwlib/src/stm32f10x_tim.c ****     /* Reset the Output N Polarity level */
 405:../stm32f10x_fwlib/src/stm32f10x_tim.c ****     tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC2NP));
 406:../stm32f10x_fwlib/src/stm32f10x_tim.c ****     /* Set the Output N Polarity */
 407:../stm32f10x_fwlib/src/stm32f10x_tim.c ****     tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCNPolarity << 4);
 408:../stm32f10x_fwlib/src/stm32f10x_tim.c ****     
 409:../stm32f10x_fwlib/src/stm32f10x_tim.c ****     /* Reset the Output N State */
 410:../stm32f10x_fwlib/src/stm32f10x_tim.c ****     tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC2NE));    
 411:../stm32f10x_fwlib/src/stm32f10x_tim.c ****     /* Set the Output N State */
 412:../stm32f10x_fwlib/src/stm32f10x_tim.c ****     tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputNState << 4);
 413:../stm32f10x_fwlib/src/stm32f10x_tim.c ****     
 414:../stm32f10x_fwlib/src/stm32f10x_tim.c ****     /* Reset the Output Compare and Output Compare N IDLE State */
 415:../stm32f10x_fwlib/src/stm32f10x_tim.c ****     tmpcr2 &= (uint16_t)(~((uint16_t)TIM_CR2_OIS2));
 416:../stm32f10x_fwlib/src/stm32f10x_tim.c ****     tmpcr2 &= (uint16_t)(~((uint16_t)TIM_CR2_OIS2N));
 417:../stm32f10x_fwlib/src/stm32f10x_tim.c ****     
 418:../stm32f10x_fwlib/src/stm32f10x_tim.c ****     /* Set the Output Idle state */
 419:../stm32f10x_fwlib/src/stm32f10x_tim.c ****     tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 2);
 420:../stm32f10x_fwlib/src/stm32f10x_tim.c ****     /* Set the Output N Idle state */
 421:../stm32f10x_fwlib/src/stm32f10x_tim.c ****     tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCNIdleState << 2);
 422:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   }
 423:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Write to TIMx CR2 */
 424:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   TIMx->CR2 = tmpcr2;
 425:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   
 426:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Write to TIMx CCMR1 */
 427:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   TIMx->CCMR1 = tmpccmrx;
 428:../stm32f10x_fwlib/src/stm32f10x_tim.c **** 
 429:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Set the Capture Compare Register value */
 430:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   TIMx->CCR2 = TIM_OCInitStruct->TIM_Pulse;
 431:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   
ARM GAS  C:\Users\28470\AppData\Local\Temp\ccXqX3Ed.s 			page 9


 432:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Write to TIMx CCER */
 433:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   TIMx->CCER = tmpccer;
 434:../stm32f10x_fwlib/src/stm32f10x_tim.c **** }
 435:../stm32f10x_fwlib/src/stm32f10x_tim.c **** 
 436:../stm32f10x_fwlib/src/stm32f10x_tim.c **** /**
 437:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * @brief  Initializes the TIMx Channel3 according to the specified
 438:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   *         parameters in the TIM_OCInitStruct.
 439:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * @param  TIMx: where x can be  1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
 440:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * @param  TIM_OCInitStruct: pointer to a TIM_OCInitTypeDef structure
 441:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   *         that contains the configuration information for the specified TIM peripheral.
 442:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * @retval None
 443:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   */
 444:../stm32f10x_fwlib/src/stm32f10x_tim.c **** void TIM_OC3Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
 445:../stm32f10x_fwlib/src/stm32f10x_tim.c **** {
 446:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   uint16_t tmpccmrx = 0, tmpccer = 0, tmpcr2 = 0;
 447:../stm32f10x_fwlib/src/stm32f10x_tim.c ****    
 448:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Check the parameters */
 449:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   assert_param(IS_TIM_LIST3_PERIPH(TIMx)); 
 450:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
 451:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
 452:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   
 453:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Disable the Channel 2: Reset the CC2E Bit */
 454:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   TIMx->CCER &= (uint16_t)(~((uint16_t)TIM_CCER_CC3E));
 455:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   
 456:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Get the TIMx CCER register value */
 457:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   tmpccer = TIMx->CCER;
 458:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Get the TIMx CR2 register value */
 459:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   tmpcr2 =  TIMx->CR2;
 460:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   
 461:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Get the TIMx CCMR2 register value */
 462:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   tmpccmrx = TIMx->CCMR2;
 463:../stm32f10x_fwlib/src/stm32f10x_tim.c ****     
 464:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Reset the Output Compare mode and Capture/Compare selection Bits */
 465:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   tmpccmrx &= (uint16_t)(~((uint16_t)TIM_CCMR2_OC3M));
 466:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   tmpccmrx &= (uint16_t)(~((uint16_t)TIM_CCMR2_CC3S));  
 467:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Select the Output Compare Mode */
 468:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   tmpccmrx |= TIM_OCInitStruct->TIM_OCMode;
 469:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   
 470:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Reset the Output Polarity level */
 471:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC3P));
 472:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Set the Output Compare Polarity */
 473:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 8);
 474:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   
 475:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Set the Output State */
 476:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 8);
 477:../stm32f10x_fwlib/src/stm32f10x_tim.c ****     
 478:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   if((TIMx == TIM1) || (TIMx == TIM8))
 479:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   {
 480:../stm32f10x_fwlib/src/stm32f10x_tim.c ****     assert_param(IS_TIM_OUTPUTN_STATE(TIM_OCInitStruct->TIM_OutputNState));
 481:../stm32f10x_fwlib/src/stm32f10x_tim.c ****     assert_param(IS_TIM_OCN_POLARITY(TIM_OCInitStruct->TIM_OCNPolarity));
 482:../stm32f10x_fwlib/src/stm32f10x_tim.c ****     assert_param(IS_TIM_OCNIDLE_STATE(TIM_OCInitStruct->TIM_OCNIdleState));
 483:../stm32f10x_fwlib/src/stm32f10x_tim.c ****     assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
 484:../stm32f10x_fwlib/src/stm32f10x_tim.c ****     
 485:../stm32f10x_fwlib/src/stm32f10x_tim.c ****     /* Reset the Output N Polarity level */
 486:../stm32f10x_fwlib/src/stm32f10x_tim.c ****     tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC3NP));
 487:../stm32f10x_fwlib/src/stm32f10x_tim.c ****     /* Set the Output N Polarity */
 488:../stm32f10x_fwlib/src/stm32f10x_tim.c ****     tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCNPolarity << 8);
ARM GAS  C:\Users\28470\AppData\Local\Temp\ccXqX3Ed.s 			page 10


 489:../stm32f10x_fwlib/src/stm32f10x_tim.c ****     /* Reset the Output N State */
 490:../stm32f10x_fwlib/src/stm32f10x_tim.c ****     tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC3NE));
 491:../stm32f10x_fwlib/src/stm32f10x_tim.c ****     
 492:../stm32f10x_fwlib/src/stm32f10x_tim.c ****     /* Set the Output N State */
 493:../stm32f10x_fwlib/src/stm32f10x_tim.c ****     tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputNState << 8);
 494:../stm32f10x_fwlib/src/stm32f10x_tim.c ****     /* Reset the Output Compare and Output Compare N IDLE State */
 495:../stm32f10x_fwlib/src/stm32f10x_tim.c ****     tmpcr2 &= (uint16_t)(~((uint16_t)TIM_CR2_OIS3));
 496:../stm32f10x_fwlib/src/stm32f10x_tim.c ****     tmpcr2 &= (uint16_t)(~((uint16_t)TIM_CR2_OIS3N));
 497:../stm32f10x_fwlib/src/stm32f10x_tim.c ****     /* Set the Output Idle state */
 498:../stm32f10x_fwlib/src/stm32f10x_tim.c ****     tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 4);
 499:../stm32f10x_fwlib/src/stm32f10x_tim.c ****     /* Set the Output N Idle state */
 500:../stm32f10x_fwlib/src/stm32f10x_tim.c ****     tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCNIdleState << 4);
 501:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   }
 502:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Write to TIMx CR2 */
 503:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   TIMx->CR2 = tmpcr2;
 504:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   
 505:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Write to TIMx CCMR2 */
 506:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   TIMx->CCMR2 = tmpccmrx;
 507:../stm32f10x_fwlib/src/stm32f10x_tim.c **** 
 508:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Set the Capture Compare Register value */
 509:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   TIMx->CCR3 = TIM_OCInitStruct->TIM_Pulse;
 510:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   
 511:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Write to TIMx CCER */
 512:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   TIMx->CCER = tmpccer;
 513:../stm32f10x_fwlib/src/stm32f10x_tim.c **** }
 514:../stm32f10x_fwlib/src/stm32f10x_tim.c **** 
 515:../stm32f10x_fwlib/src/stm32f10x_tim.c **** /**
 516:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * @brief  Initializes the TIMx Channel4 according to the specified
 517:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   *         parameters in the TIM_OCInitStruct.
 518:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * @param  TIMx: where x can be  1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
 519:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * @param  TIM_OCInitStruct: pointer to a TIM_OCInitTypeDef structure
 520:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   *         that contains the configuration information for the specified TIM peripheral.
 521:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * @retval None
 522:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   */
 523:../stm32f10x_fwlib/src/stm32f10x_tim.c **** void TIM_OC4Init(TIM_TypeDef* TIMx, TIM_OCInitTypeDef* TIM_OCInitStruct)
 524:../stm32f10x_fwlib/src/stm32f10x_tim.c **** {
 525:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   uint16_t tmpccmrx = 0, tmpccer = 0, tmpcr2 = 0;
 526:../stm32f10x_fwlib/src/stm32f10x_tim.c ****    
 527:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Check the parameters */
 528:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   assert_param(IS_TIM_LIST3_PERIPH(TIMx)); 
 529:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
 530:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
 531:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   
 532:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Disable the Channel 2: Reset the CC4E Bit */
 533:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   TIMx->CCER &= (uint16_t)(~((uint16_t)TIM_CCER_CC4E));
 534:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   
 535:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Get the TIMx CCER register value */
 536:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   tmpccer = TIMx->CCER;
 537:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Get the TIMx CR2 register value */
 538:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   tmpcr2 =  TIMx->CR2;
 539:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   
 540:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Get the TIMx CCMR2 register value */
 541:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   tmpccmrx = TIMx->CCMR2;
 542:../stm32f10x_fwlib/src/stm32f10x_tim.c ****     
 543:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Reset the Output Compare mode and Capture/Compare selection Bits */
 544:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   tmpccmrx &= (uint16_t)(~((uint16_t)TIM_CCMR2_OC4M));
 545:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   tmpccmrx &= (uint16_t)(~((uint16_t)TIM_CCMR2_CC4S));
ARM GAS  C:\Users\28470\AppData\Local\Temp\ccXqX3Ed.s 			page 11


 546:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   
 547:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Select the Output Compare Mode */
 548:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   tmpccmrx |= (uint16_t)(TIM_OCInitStruct->TIM_OCMode << 8);
 549:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   
 550:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Reset the Output Polarity level */
 551:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   tmpccer &= (uint16_t)(~((uint16_t)TIM_CCER_CC4P));
 552:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Set the Output Compare Polarity */
 553:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OCPolarity << 12);
 554:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   
 555:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Set the Output State */
 556:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   tmpccer |= (uint16_t)(TIM_OCInitStruct->TIM_OutputState << 12);
 557:../stm32f10x_fwlib/src/stm32f10x_tim.c ****     
 558:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   if((TIMx == TIM1) || (TIMx == TIM8))
 559:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   {
 560:../stm32f10x_fwlib/src/stm32f10x_tim.c ****     assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
 561:../stm32f10x_fwlib/src/stm32f10x_tim.c ****     /* Reset the Output Compare IDLE State */
 562:../stm32f10x_fwlib/src/stm32f10x_tim.c ****     tmpcr2 &= (uint16_t)(~((uint16_t)TIM_CR2_OIS4));
 563:../stm32f10x_fwlib/src/stm32f10x_tim.c ****     /* Set the Output Idle state */
 564:../stm32f10x_fwlib/src/stm32f10x_tim.c ****     tmpcr2 |= (uint16_t)(TIM_OCInitStruct->TIM_OCIdleState << 6);
 565:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   }
 566:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Write to TIMx CR2 */
 567:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   TIMx->CR2 = tmpcr2;
 568:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   
 569:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Write to TIMx CCMR2 */  
 570:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   TIMx->CCMR2 = tmpccmrx;
 571:../stm32f10x_fwlib/src/stm32f10x_tim.c **** 
 572:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Set the Capture Compare Register value */
 573:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   TIMx->CCR4 = TIM_OCInitStruct->TIM_Pulse;
 574:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   
 575:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Write to TIMx CCER */
 576:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   TIMx->CCER = tmpccer;
 577:../stm32f10x_fwlib/src/stm32f10x_tim.c **** }
 578:../stm32f10x_fwlib/src/stm32f10x_tim.c **** 
 579:../stm32f10x_fwlib/src/stm32f10x_tim.c **** /**
 580:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * @brief  Initializes the TIM peripheral according to the specified
 581:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   *         parameters in the TIM_ICInitStruct.
 582:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * @param  TIMx: where x can be  1 to 17 except 6 and 7 to select the TIM peripheral.
 583:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * @param  TIM_ICInitStruct: pointer to a TIM_ICInitTypeDef structure
 584:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   *         that contains the configuration information for the specified TIM peripheral.
 585:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * @retval None
 586:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   */
 587:../stm32f10x_fwlib/src/stm32f10x_tim.c **** void TIM_ICInit(TIM_TypeDef* TIMx, TIM_ICInitTypeDef* TIM_ICInitStruct)
 588:../stm32f10x_fwlib/src/stm32f10x_tim.c **** {
 589:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Check the parameters */
 590:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   assert_param(IS_TIM_CHANNEL(TIM_ICInitStruct->TIM_Channel));  
 591:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   assert_param(IS_TIM_IC_SELECTION(TIM_ICInitStruct->TIM_ICSelection));
 592:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   assert_param(IS_TIM_IC_PRESCALER(TIM_ICInitStruct->TIM_ICPrescaler));
 593:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   assert_param(IS_TIM_IC_FILTER(TIM_ICInitStruct->TIM_ICFilter));
 594:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   
 595:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   if((TIMx == TIM1) || (TIMx == TIM8) || (TIMx == TIM2) || (TIMx == TIM3) ||
 596:../stm32f10x_fwlib/src/stm32f10x_tim.c ****      (TIMx == TIM4) ||(TIMx == TIM5))
 597:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   {
 598:../stm32f10x_fwlib/src/stm32f10x_tim.c ****     assert_param(IS_TIM_IC_POLARITY(TIM_ICInitStruct->TIM_ICPolarity));
 599:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   }
 600:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   else
 601:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   {
 602:../stm32f10x_fwlib/src/stm32f10x_tim.c ****     assert_param(IS_TIM_IC_POLARITY_LITE(TIM_ICInitStruct->TIM_ICPolarity));
ARM GAS  C:\Users\28470\AppData\Local\Temp\ccXqX3Ed.s 			page 12


 603:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   }
 604:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_1)
 605:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   {
 606:../stm32f10x_fwlib/src/stm32f10x_tim.c ****     assert_param(IS_TIM_LIST8_PERIPH(TIMx));
 607:../stm32f10x_fwlib/src/stm32f10x_tim.c ****     /* TI1 Configuration */
 608:../stm32f10x_fwlib/src/stm32f10x_tim.c ****     TI1_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
 609:../stm32f10x_fwlib/src/stm32f10x_tim.c ****                TIM_ICInitStruct->TIM_ICSelection,
 610:../stm32f10x_fwlib/src/stm32f10x_tim.c ****                TIM_ICInitStruct->TIM_ICFilter);
 611:../stm32f10x_fwlib/src/stm32f10x_tim.c ****     /* Set the Input Capture Prescaler value */
 612:../stm32f10x_fwlib/src/stm32f10x_tim.c ****     TIM_SetIC1Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 613:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   }
 614:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   else if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_2)
 615:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   {
 616:../stm32f10x_fwlib/src/stm32f10x_tim.c ****     assert_param(IS_TIM_LIST6_PERIPH(TIMx));
 617:../stm32f10x_fwlib/src/stm32f10x_tim.c ****     /* TI2 Configuration */
 618:../stm32f10x_fwlib/src/stm32f10x_tim.c ****     TI2_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
 619:../stm32f10x_fwlib/src/stm32f10x_tim.c ****                TIM_ICInitStruct->TIM_ICSelection,
 620:../stm32f10x_fwlib/src/stm32f10x_tim.c ****                TIM_ICInitStruct->TIM_ICFilter);
 621:../stm32f10x_fwlib/src/stm32f10x_tim.c ****     /* Set the Input Capture Prescaler value */
 622:../stm32f10x_fwlib/src/stm32f10x_tim.c ****     TIM_SetIC2Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 623:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   }
 624:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   else if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_3)
 625:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   {
 626:../stm32f10x_fwlib/src/stm32f10x_tim.c ****     assert_param(IS_TIM_LIST3_PERIPH(TIMx));
 627:../stm32f10x_fwlib/src/stm32f10x_tim.c ****     /* TI3 Configuration */
 628:../stm32f10x_fwlib/src/stm32f10x_tim.c ****     TI3_Config(TIMx,  TIM_ICInitStruct->TIM_ICPolarity,
 629:../stm32f10x_fwlib/src/stm32f10x_tim.c ****                TIM_ICInitStruct->TIM_ICSelection,
 630:../stm32f10x_fwlib/src/stm32f10x_tim.c ****                TIM_ICInitStruct->TIM_ICFilter);
 631:../stm32f10x_fwlib/src/stm32f10x_tim.c ****     /* Set the Input Capture Prescaler value */
 632:../stm32f10x_fwlib/src/stm32f10x_tim.c ****     TIM_SetIC3Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 633:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   }
 634:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   else
 635:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   {
 636:../stm32f10x_fwlib/src/stm32f10x_tim.c ****     assert_param(IS_TIM_LIST3_PERIPH(TIMx));
 637:../stm32f10x_fwlib/src/stm32f10x_tim.c ****     /* TI4 Configuration */
 638:../stm32f10x_fwlib/src/stm32f10x_tim.c ****     TI4_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity,
 639:../stm32f10x_fwlib/src/stm32f10x_tim.c ****                TIM_ICInitStruct->TIM_ICSelection,
 640:../stm32f10x_fwlib/src/stm32f10x_tim.c ****                TIM_ICInitStruct->TIM_ICFilter);
 641:../stm32f10x_fwlib/src/stm32f10x_tim.c ****     /* Set the Input Capture Prescaler value */
 642:../stm32f10x_fwlib/src/stm32f10x_tim.c ****     TIM_SetIC4Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 643:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   }
 644:../stm32f10x_fwlib/src/stm32f10x_tim.c **** }
 645:../stm32f10x_fwlib/src/stm32f10x_tim.c **** 
 646:../stm32f10x_fwlib/src/stm32f10x_tim.c **** /**
 647:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * @brief  Configures the TIM peripheral according to the specified
 648:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   *         parameters in the TIM_ICInitStruct to measure an external PWM signal.
 649:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * @param  TIMx: where x can be  1, 2, 3, 4, 5, 8, 9, 12 or 15 to select the TIM peripheral.
 650:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * @param  TIM_ICInitStruct: pointer to a TIM_ICInitTypeDef structure
 651:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   *         that contains the configuration information for the specified TIM peripheral.
 652:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * @retval None
 653:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   */
 654:../stm32f10x_fwlib/src/stm32f10x_tim.c **** void TIM_PWMIConfig(TIM_TypeDef* TIMx, TIM_ICInitTypeDef* TIM_ICInitStruct)
 655:../stm32f10x_fwlib/src/stm32f10x_tim.c **** {
 656:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   uint16_t icoppositepolarity = TIM_ICPolarity_Rising;
 657:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   uint16_t icoppositeselection = TIM_ICSelection_DirectTI;
 658:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Check the parameters */
 659:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   assert_param(IS_TIM_LIST6_PERIPH(TIMx));
ARM GAS  C:\Users\28470\AppData\Local\Temp\ccXqX3Ed.s 			page 13


 660:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Select the Opposite Input Polarity */
 661:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   if (TIM_ICInitStruct->TIM_ICPolarity == TIM_ICPolarity_Rising)
 662:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   {
 663:../stm32f10x_fwlib/src/stm32f10x_tim.c ****     icoppositepolarity = TIM_ICPolarity_Falling;
 664:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   }
 665:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   else
 666:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   {
 667:../stm32f10x_fwlib/src/stm32f10x_tim.c ****     icoppositepolarity = TIM_ICPolarity_Rising;
 668:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   }
 669:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Select the Opposite Input */
 670:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   if (TIM_ICInitStruct->TIM_ICSelection == TIM_ICSelection_DirectTI)
 671:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   {
 672:../stm32f10x_fwlib/src/stm32f10x_tim.c ****     icoppositeselection = TIM_ICSelection_IndirectTI;
 673:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   }
 674:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   else
 675:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   {
 676:../stm32f10x_fwlib/src/stm32f10x_tim.c ****     icoppositeselection = TIM_ICSelection_DirectTI;
 677:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   }
 678:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   if (TIM_ICInitStruct->TIM_Channel == TIM_Channel_1)
 679:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   {
 680:../stm32f10x_fwlib/src/stm32f10x_tim.c ****     /* TI1 Configuration */
 681:../stm32f10x_fwlib/src/stm32f10x_tim.c ****     TI1_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity, TIM_ICInitStruct->TIM_ICSelection,
 682:../stm32f10x_fwlib/src/stm32f10x_tim.c ****                TIM_ICInitStruct->TIM_ICFilter);
 683:../stm32f10x_fwlib/src/stm32f10x_tim.c ****     /* Set the Input Capture Prescaler value */
 684:../stm32f10x_fwlib/src/stm32f10x_tim.c ****     TIM_SetIC1Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 685:../stm32f10x_fwlib/src/stm32f10x_tim.c ****     /* TI2 Configuration */
 686:../stm32f10x_fwlib/src/stm32f10x_tim.c ****     TI2_Config(TIMx, icoppositepolarity, icoppositeselection, TIM_ICInitStruct->TIM_ICFilter);
 687:../stm32f10x_fwlib/src/stm32f10x_tim.c ****     /* Set the Input Capture Prescaler value */
 688:../stm32f10x_fwlib/src/stm32f10x_tim.c ****     TIM_SetIC2Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 689:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   }
 690:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   else
 691:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   { 
 692:../stm32f10x_fwlib/src/stm32f10x_tim.c ****     /* TI2 Configuration */
 693:../stm32f10x_fwlib/src/stm32f10x_tim.c ****     TI2_Config(TIMx, TIM_ICInitStruct->TIM_ICPolarity, TIM_ICInitStruct->TIM_ICSelection,
 694:../stm32f10x_fwlib/src/stm32f10x_tim.c ****                TIM_ICInitStruct->TIM_ICFilter);
 695:../stm32f10x_fwlib/src/stm32f10x_tim.c ****     /* Set the Input Capture Prescaler value */
 696:../stm32f10x_fwlib/src/stm32f10x_tim.c ****     TIM_SetIC2Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 697:../stm32f10x_fwlib/src/stm32f10x_tim.c ****     /* TI1 Configuration */
 698:../stm32f10x_fwlib/src/stm32f10x_tim.c ****     TI1_Config(TIMx, icoppositepolarity, icoppositeselection, TIM_ICInitStruct->TIM_ICFilter);
 699:../stm32f10x_fwlib/src/stm32f10x_tim.c ****     /* Set the Input Capture Prescaler value */
 700:../stm32f10x_fwlib/src/stm32f10x_tim.c ****     TIM_SetIC1Prescaler(TIMx, TIM_ICInitStruct->TIM_ICPrescaler);
 701:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   }
 702:../stm32f10x_fwlib/src/stm32f10x_tim.c **** }
 703:../stm32f10x_fwlib/src/stm32f10x_tim.c **** 
 704:../stm32f10x_fwlib/src/stm32f10x_tim.c **** /**
 705:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * @brief  Configures the: Break feature, dead time, Lock level, the OSSI,
 706:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   *         the OSSR State and the AOE(automatic output enable).
 707:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * @param  TIMx: where x can be  1 or 8 to select the TIM 
 708:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * @param  TIM_BDTRInitStruct: pointer to a TIM_BDTRInitTypeDef structure that
 709:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   *         contains the BDTR Register configuration  information for the TIM peripheral.
 710:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * @retval None
 711:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   */
 712:../stm32f10x_fwlib/src/stm32f10x_tim.c **** void TIM_BDTRConfig(TIM_TypeDef* TIMx, TIM_BDTRInitTypeDef *TIM_BDTRInitStruct)
 713:../stm32f10x_fwlib/src/stm32f10x_tim.c **** {
 714:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Check the parameters */
 715:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   assert_param(IS_TIM_LIST2_PERIPH(TIMx));
 716:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   assert_param(IS_TIM_OSSR_STATE(TIM_BDTRInitStruct->TIM_OSSRState));
ARM GAS  C:\Users\28470\AppData\Local\Temp\ccXqX3Ed.s 			page 14


 717:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   assert_param(IS_TIM_OSSI_STATE(TIM_BDTRInitStruct->TIM_OSSIState));
 718:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   assert_param(IS_TIM_LOCK_LEVEL(TIM_BDTRInitStruct->TIM_LOCKLevel));
 719:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   assert_param(IS_TIM_BREAK_STATE(TIM_BDTRInitStruct->TIM_Break));
 720:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   assert_param(IS_TIM_BREAK_POLARITY(TIM_BDTRInitStruct->TIM_BreakPolarity));
 721:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(TIM_BDTRInitStruct->TIM_AutomaticOutput));
 722:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Set the Lock level, the Break enable Bit and the Ploarity, the OSSR State,
 723:../stm32f10x_fwlib/src/stm32f10x_tim.c ****      the OSSI State, the dead time value and the Automatic Output Enable Bit */
 724:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   TIMx->BDTR = (uint32_t)TIM_BDTRInitStruct->TIM_OSSRState | TIM_BDTRInitStruct->TIM_OSSIState |
 725:../stm32f10x_fwlib/src/stm32f10x_tim.c ****              TIM_BDTRInitStruct->TIM_LOCKLevel | TIM_BDTRInitStruct->TIM_DeadTime |
 726:../stm32f10x_fwlib/src/stm32f10x_tim.c ****              TIM_BDTRInitStruct->TIM_Break | TIM_BDTRInitStruct->TIM_BreakPolarity |
 727:../stm32f10x_fwlib/src/stm32f10x_tim.c ****              TIM_BDTRInitStruct->TIM_AutomaticOutput;
 728:../stm32f10x_fwlib/src/stm32f10x_tim.c **** }
 729:../stm32f10x_fwlib/src/stm32f10x_tim.c **** 
 730:../stm32f10x_fwlib/src/stm32f10x_tim.c **** /**
 731:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * @brief  Fills each TIM_TimeBaseInitStruct member with its default value.
 732:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * @param  TIM_TimeBaseInitStruct : pointer to a TIM_TimeBaseInitTypeDef
 733:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   *         structure which will be initialized.
 734:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * @retval None
 735:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   */
 736:../stm32f10x_fwlib/src/stm32f10x_tim.c **** void TIM_TimeBaseStructInit(TIM_TimeBaseInitTypeDef* TIM_TimeBaseInitStruct)
 737:../stm32f10x_fwlib/src/stm32f10x_tim.c **** {
 738:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Set the default configuration */
 739:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   TIM_TimeBaseInitStruct->TIM_Period = 0xFFFF;
 740:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   TIM_TimeBaseInitStruct->TIM_Prescaler = 0x0000;
 741:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   TIM_TimeBaseInitStruct->TIM_ClockDivision = TIM_CKD_DIV1;
 742:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   TIM_TimeBaseInitStruct->TIM_CounterMode = TIM_CounterMode_Up;
 743:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   TIM_TimeBaseInitStruct->TIM_RepetitionCounter = 0x0000;
 744:../stm32f10x_fwlib/src/stm32f10x_tim.c **** }
 745:../stm32f10x_fwlib/src/stm32f10x_tim.c **** 
 746:../stm32f10x_fwlib/src/stm32f10x_tim.c **** /**
 747:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * @brief  Fills each TIM_OCInitStruct member with its default value.
 748:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * @param  TIM_OCInitStruct : pointer to a TIM_OCInitTypeDef structure which will
 749:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   *         be initialized.
 750:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * @retval None
 751:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   */
 752:../stm32f10x_fwlib/src/stm32f10x_tim.c **** void TIM_OCStructInit(TIM_OCInitTypeDef* TIM_OCInitStruct)
 753:../stm32f10x_fwlib/src/stm32f10x_tim.c **** {
 754:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Set the default configuration */
 755:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   TIM_OCInitStruct->TIM_OCMode = TIM_OCMode_Timing;
 756:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   TIM_OCInitStruct->TIM_OutputState = TIM_OutputState_Disable;
 757:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   TIM_OCInitStruct->TIM_OutputNState = TIM_OutputNState_Disable;
 758:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   TIM_OCInitStruct->TIM_Pulse = 0x0000;
 759:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   TIM_OCInitStruct->TIM_OCPolarity = TIM_OCPolarity_High;
 760:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   TIM_OCInitStruct->TIM_OCNPolarity = TIM_OCPolarity_High;
 761:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   TIM_OCInitStruct->TIM_OCIdleState = TIM_OCIdleState_Reset;
 762:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   TIM_OCInitStruct->TIM_OCNIdleState = TIM_OCNIdleState_Reset;
 763:../stm32f10x_fwlib/src/stm32f10x_tim.c **** }
 764:../stm32f10x_fwlib/src/stm32f10x_tim.c **** 
 765:../stm32f10x_fwlib/src/stm32f10x_tim.c **** /**
 766:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * @brief  Fills each TIM_ICInitStruct member with its default value.
 767:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * @param  TIM_ICInitStruct: pointer to a TIM_ICInitTypeDef structure which will
 768:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   *         be initialized.
 769:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * @retval None
 770:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   */
 771:../stm32f10x_fwlib/src/stm32f10x_tim.c **** void TIM_ICStructInit(TIM_ICInitTypeDef* TIM_ICInitStruct)
 772:../stm32f10x_fwlib/src/stm32f10x_tim.c **** {
 773:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Set the default configuration */
ARM GAS  C:\Users\28470\AppData\Local\Temp\ccXqX3Ed.s 			page 15


 774:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   TIM_ICInitStruct->TIM_Channel = TIM_Channel_1;
 775:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   TIM_ICInitStruct->TIM_ICPolarity = TIM_ICPolarity_Rising;
 776:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   TIM_ICInitStruct->TIM_ICSelection = TIM_ICSelection_DirectTI;
 777:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   TIM_ICInitStruct->TIM_ICPrescaler = TIM_ICPSC_DIV1;
 778:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   TIM_ICInitStruct->TIM_ICFilter = 0x00;
 779:../stm32f10x_fwlib/src/stm32f10x_tim.c **** }
 780:../stm32f10x_fwlib/src/stm32f10x_tim.c **** 
 781:../stm32f10x_fwlib/src/stm32f10x_tim.c **** /**
 782:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * @brief  Fills each TIM_BDTRInitStruct member with its default value.
 783:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * @param  TIM_BDTRInitStruct: pointer to a TIM_BDTRInitTypeDef structure which
 784:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   *         will be initialized.
 785:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * @retval None
 786:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   */
 787:../stm32f10x_fwlib/src/stm32f10x_tim.c **** void TIM_BDTRStructInit(TIM_BDTRInitTypeDef* TIM_BDTRInitStruct)
 788:../stm32f10x_fwlib/src/stm32f10x_tim.c **** {
 789:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Set the default configuration */
 790:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   TIM_BDTRInitStruct->TIM_OSSRState = TIM_OSSRState_Disable;
 791:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   TIM_BDTRInitStruct->TIM_OSSIState = TIM_OSSIState_Disable;
 792:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   TIM_BDTRInitStruct->TIM_LOCKLevel = TIM_LOCKLevel_OFF;
 793:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   TIM_BDTRInitStruct->TIM_DeadTime = 0x00;
 794:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   TIM_BDTRInitStruct->TIM_Break = TIM_Break_Disable;
 795:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   TIM_BDTRInitStruct->TIM_BreakPolarity = TIM_BreakPolarity_Low;
 796:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   TIM_BDTRInitStruct->TIM_AutomaticOutput = TIM_AutomaticOutput_Disable;
 797:../stm32f10x_fwlib/src/stm32f10x_tim.c **** }
 798:../stm32f10x_fwlib/src/stm32f10x_tim.c **** 
 799:../stm32f10x_fwlib/src/stm32f10x_tim.c **** /**
 800:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * @brief  Enables or disables the specified TIM peripheral.
 801:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * @param  TIMx: where x can be 1 to 17 to select the TIMx peripheral.
 802:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * @param  NewState: new state of the TIMx peripheral.
 803:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   *   This parameter can be: ENABLE or DISABLE.
 804:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * @retval None
 805:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   */
 806:../stm32f10x_fwlib/src/stm32f10x_tim.c **** void TIM_Cmd(TIM_TypeDef* TIMx, FunctionalState NewState)
 807:../stm32f10x_fwlib/src/stm32f10x_tim.c **** {
 808:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Check the parameters */
 809:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   assert_param(IS_TIM_ALL_PERIPH(TIMx));
 810:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 811:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   
 812:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   if (NewState != DISABLE)
 813:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   {
 814:../stm32f10x_fwlib/src/stm32f10x_tim.c ****     /* Enable the TIM Counter */
 815:../stm32f10x_fwlib/src/stm32f10x_tim.c ****     TIMx->CR1 |= TIM_CR1_CEN;
 816:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   }
 817:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   else
 818:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   {
 819:../stm32f10x_fwlib/src/stm32f10x_tim.c ****     /* Disable the TIM Counter */
 820:../stm32f10x_fwlib/src/stm32f10x_tim.c ****     TIMx->CR1 &= (uint16_t)(~((uint16_t)TIM_CR1_CEN));
 821:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   }
 822:../stm32f10x_fwlib/src/stm32f10x_tim.c **** }
 823:../stm32f10x_fwlib/src/stm32f10x_tim.c **** 
 824:../stm32f10x_fwlib/src/stm32f10x_tim.c **** /**
 825:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * @brief  Enables or disables the TIM peripheral Main Outputs.
 826:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * @param  TIMx: where x can be 1, 8, 15, 16 or 17 to select the TIMx peripheral.
 827:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * @param  NewState: new state of the TIM peripheral Main Outputs.
 828:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   *   This parameter can be: ENABLE or DISABLE.
 829:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * @retval None
 830:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   */
ARM GAS  C:\Users\28470\AppData\Local\Temp\ccXqX3Ed.s 			page 16


 831:../stm32f10x_fwlib/src/stm32f10x_tim.c **** void TIM_CtrlPWMOutputs(TIM_TypeDef* TIMx, FunctionalState NewState)
 832:../stm32f10x_fwlib/src/stm32f10x_tim.c **** {
 833:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Check the parameters */
 834:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   assert_param(IS_TIM_LIST2_PERIPH(TIMx));
 835:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 836:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   if (NewState != DISABLE)
 837:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   {
 838:../stm32f10x_fwlib/src/stm32f10x_tim.c ****     /* Enable the TIM Main Output */
 839:../stm32f10x_fwlib/src/stm32f10x_tim.c ****     TIMx->BDTR |= TIM_BDTR_MOE;
 840:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   }
 841:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   else
 842:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   {
 843:../stm32f10x_fwlib/src/stm32f10x_tim.c ****     /* Disable the TIM Main Output */
 844:../stm32f10x_fwlib/src/stm32f10x_tim.c ****     TIMx->BDTR &= (uint16_t)(~((uint16_t)TIM_BDTR_MOE));
 845:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   }  
 846:../stm32f10x_fwlib/src/stm32f10x_tim.c **** }
 847:../stm32f10x_fwlib/src/stm32f10x_tim.c **** 
 848:../stm32f10x_fwlib/src/stm32f10x_tim.c **** /**
 849:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * @brief  Enables or disables the specified TIM interrupts.
 850:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * @param  TIMx: where x can be 1 to 17 to select the TIMx peripheral.
 851:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * @param  TIM_IT: specifies the TIM interrupts sources to be enabled or disabled.
 852:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   *   This parameter can be any combination of the following values:
 853:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   *     @arg TIM_IT_Update: TIM update Interrupt source
 854:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   *     @arg TIM_IT_CC1: TIM Capture Compare 1 Interrupt source
 855:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   *     @arg TIM_IT_CC2: TIM Capture Compare 2 Interrupt source
 856:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   *     @arg TIM_IT_CC3: TIM Capture Compare 3 Interrupt source
 857:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   *     @arg TIM_IT_CC4: TIM Capture Compare 4 Interrupt source
 858:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   *     @arg TIM_IT_COM: TIM Commutation Interrupt source
 859:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   *     @arg TIM_IT_Trigger: TIM Trigger Interrupt source
 860:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   *     @arg TIM_IT_Break: TIM Break Interrupt source
 861:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * @note 
 862:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   *   - TIM6 and TIM7 can only generate an update interrupt.
 863:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   *   - TIM9, TIM12 and TIM15 can have only TIM_IT_Update, TIM_IT_CC1,
 864:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   *      TIM_IT_CC2 or TIM_IT_Trigger. 
 865:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   *   - TIM10, TIM11, TIM13, TIM14, TIM16 and TIM17 can have TIM_IT_Update or TIM_IT_CC1.   
 866:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   *   - TIM_IT_Break is used only with TIM1, TIM8 and TIM15. 
 867:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   *   - TIM_IT_COM is used only with TIM1, TIM8, TIM15, TIM16 and TIM17.    
 868:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * @param  NewState: new state of the TIM interrupts.
 869:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   *   This parameter can be: ENABLE or DISABLE.
 870:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * @retval None
 871:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   */
 872:../stm32f10x_fwlib/src/stm32f10x_tim.c **** void TIM_ITConfig(TIM_TypeDef* TIMx, uint16_t TIM_IT, FunctionalState NewState)
 873:../stm32f10x_fwlib/src/stm32f10x_tim.c **** {  
 874:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Check the parameters */
 875:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   assert_param(IS_TIM_ALL_PERIPH(TIMx));
 876:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   assert_param(IS_TIM_IT(TIM_IT));
 877:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 878:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   
 879:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   if (NewState != DISABLE)
 880:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   {
 881:../stm32f10x_fwlib/src/stm32f10x_tim.c ****     /* Enable the Interrupt sources */
 882:../stm32f10x_fwlib/src/stm32f10x_tim.c ****     TIMx->DIER |= TIM_IT;
 883:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   }
 884:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   else
 885:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   {
 886:../stm32f10x_fwlib/src/stm32f10x_tim.c ****     /* Disable the Interrupt sources */
 887:../stm32f10x_fwlib/src/stm32f10x_tim.c ****     TIMx->DIER &= (uint16_t)~TIM_IT;
ARM GAS  C:\Users\28470\AppData\Local\Temp\ccXqX3Ed.s 			page 17


 888:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   }
 889:../stm32f10x_fwlib/src/stm32f10x_tim.c **** }
 890:../stm32f10x_fwlib/src/stm32f10x_tim.c **** 
 891:../stm32f10x_fwlib/src/stm32f10x_tim.c **** /**
 892:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * @brief  Configures the TIMx event to be generate by software.
 893:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * @param  TIMx: where x can be 1 to 17 to select the TIM peripheral.
 894:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * @param  TIM_EventSource: specifies the event source.
 895:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   *   This parameter can be one or more of the following values:	   
 896:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   *     @arg TIM_EventSource_Update: Timer update Event source
 897:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   *     @arg TIM_EventSource_CC1: Timer Capture Compare 1 Event source
 898:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   *     @arg TIM_EventSource_CC2: Timer Capture Compare 2 Event source
 899:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   *     @arg TIM_EventSource_CC3: Timer Capture Compare 3 Event source
 900:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   *     @arg TIM_EventSource_CC4: Timer Capture Compare 4 Event source
 901:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   *     @arg TIM_EventSource_COM: Timer COM event source  
 902:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   *     @arg TIM_EventSource_Trigger: Timer Trigger Event source
 903:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   *     @arg TIM_EventSource_Break: Timer Break event source
 904:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * @note 
 905:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   *   - TIM6 and TIM7 can only generate an update event. 
 906:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   *   - TIM_EventSource_COM and TIM_EventSource_Break are used only with TIM1 and TIM8.      
 907:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * @retval None
 908:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   */
 909:../stm32f10x_fwlib/src/stm32f10x_tim.c **** void TIM_GenerateEvent(TIM_TypeDef* TIMx, uint16_t TIM_EventSource)
 910:../stm32f10x_fwlib/src/stm32f10x_tim.c **** { 
 911:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Check the parameters */
 912:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   assert_param(IS_TIM_ALL_PERIPH(TIMx));
 913:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   assert_param(IS_TIM_EVENT_SOURCE(TIM_EventSource));
 914:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   
 915:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Set the event sources */
 916:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   TIMx->EGR = TIM_EventSource;
 917:../stm32f10x_fwlib/src/stm32f10x_tim.c **** }
 918:../stm32f10x_fwlib/src/stm32f10x_tim.c **** 
 919:../stm32f10x_fwlib/src/stm32f10x_tim.c **** /**
 920:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * @brief  Configures the TIMx's DMA interface.
 921:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * @param  TIMx: where x can be  1, 2, 3, 4, 5, 8, 15, 16 or 17 to select 
 922:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   *   the TIM peripheral.
 923:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * @param  TIM_DMABase: DMA Base address.
 924:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   *   This parameter can be one of the following values:
 925:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   *     @arg TIM_DMABase_CR, TIM_DMABase_CR2, TIM_DMABase_SMCR,
 926:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   *          TIM_DMABase_DIER, TIM1_DMABase_SR, TIM_DMABase_EGR,
 927:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   *          TIM_DMABase_CCMR1, TIM_DMABase_CCMR2, TIM_DMABase_CCER,
 928:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   *          TIM_DMABase_CNT, TIM_DMABase_PSC, TIM_DMABase_ARR,
 929:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   *          TIM_DMABase_RCR, TIM_DMABase_CCR1, TIM_DMABase_CCR2,
 930:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   *          TIM_DMABase_CCR3, TIM_DMABase_CCR4, TIM_DMABase_BDTR,
 931:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   *          TIM_DMABase_DCR.
 932:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * @param  TIM_DMABurstLength: DMA Burst length.
 933:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   *   This parameter can be one value between:
 934:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   *   TIM_DMABurstLength_1Transfer and TIM_DMABurstLength_18Transfers.
 935:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * @retval None
 936:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   */
 937:../stm32f10x_fwlib/src/stm32f10x_tim.c **** void TIM_DMAConfig(TIM_TypeDef* TIMx, uint16_t TIM_DMABase, uint16_t TIM_DMABurstLength)
 938:../stm32f10x_fwlib/src/stm32f10x_tim.c **** {
 939:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Check the parameters */
 940:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   assert_param(IS_TIM_LIST4_PERIPH(TIMx));
 941:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   assert_param(IS_TIM_DMA_BASE(TIM_DMABase));
 942:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   assert_param(IS_TIM_DMA_LENGTH(TIM_DMABurstLength));
 943:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Set the DMA Base and the DMA Burst Length */
 944:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   TIMx->DCR = TIM_DMABase | TIM_DMABurstLength;
ARM GAS  C:\Users\28470\AppData\Local\Temp\ccXqX3Ed.s 			page 18


 945:../stm32f10x_fwlib/src/stm32f10x_tim.c **** }
 946:../stm32f10x_fwlib/src/stm32f10x_tim.c **** 
 947:../stm32f10x_fwlib/src/stm32f10x_tim.c **** /**
 948:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * @brief  Enables or disables the TIMx's DMA Requests.
 949:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * @param  TIMx: where x can be  1, 2, 3, 4, 5, 6, 7, 8, 15, 16 or 17 
 950:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   *   to select the TIM peripheral. 
 951:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * @param  TIM_DMASource: specifies the DMA Request sources.
 952:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   *   This parameter can be any combination of the following values:
 953:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   *     @arg TIM_DMA_Update: TIM update Interrupt source
 954:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   *     @arg TIM_DMA_CC1: TIM Capture Compare 1 DMA source
 955:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   *     @arg TIM_DMA_CC2: TIM Capture Compare 2 DMA source
 956:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   *     @arg TIM_DMA_CC3: TIM Capture Compare 3 DMA source
 957:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   *     @arg TIM_DMA_CC4: TIM Capture Compare 4 DMA source
 958:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   *     @arg TIM_DMA_COM: TIM Commutation DMA source
 959:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   *     @arg TIM_DMA_Trigger: TIM Trigger DMA source
 960:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * @param  NewState: new state of the DMA Request sources.
 961:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   *   This parameter can be: ENABLE or DISABLE.
 962:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * @retval None
 963:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   */
 964:../stm32f10x_fwlib/src/stm32f10x_tim.c **** void TIM_DMACmd(TIM_TypeDef* TIMx, uint16_t TIM_DMASource, FunctionalState NewState)
 965:../stm32f10x_fwlib/src/stm32f10x_tim.c **** { 
 966:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Check the parameters */
 967:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   assert_param(IS_TIM_LIST9_PERIPH(TIMx));
 968:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   assert_param(IS_TIM_DMA_SOURCE(TIM_DMASource));
 969:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 970:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   
 971:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   if (NewState != DISABLE)
 972:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   {
 973:../stm32f10x_fwlib/src/stm32f10x_tim.c ****     /* Enable the DMA sources */
 974:../stm32f10x_fwlib/src/stm32f10x_tim.c ****     TIMx->DIER |= TIM_DMASource; 
 975:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   }
 976:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   else
 977:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   {
 978:../stm32f10x_fwlib/src/stm32f10x_tim.c ****     /* Disable the DMA sources */
 979:../stm32f10x_fwlib/src/stm32f10x_tim.c ****     TIMx->DIER &= (uint16_t)~TIM_DMASource;
 980:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   }
 981:../stm32f10x_fwlib/src/stm32f10x_tim.c **** }
 982:../stm32f10x_fwlib/src/stm32f10x_tim.c **** 
 983:../stm32f10x_fwlib/src/stm32f10x_tim.c **** /**
 984:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * @brief  Configures the TIMx internal Clock
 985:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * @param  TIMx: where x can be  1, 2, 3, 4, 5, 8, 9, 12 or 15
 986:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   *         to select the TIM peripheral.
 987:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * @retval None
 988:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   */
 989:../stm32f10x_fwlib/src/stm32f10x_tim.c **** void TIM_InternalClockConfig(TIM_TypeDef* TIMx)
 990:../stm32f10x_fwlib/src/stm32f10x_tim.c **** {
 991:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Check the parameters */
 992:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   assert_param(IS_TIM_LIST6_PERIPH(TIMx));
 993:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Disable slave mode to clock the prescaler directly with the internal clock */
 994:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   TIMx->SMCR &=  (uint16_t)(~((uint16_t)TIM_SMCR_SMS));
 995:../stm32f10x_fwlib/src/stm32f10x_tim.c **** }
 996:../stm32f10x_fwlib/src/stm32f10x_tim.c **** 
 997:../stm32f10x_fwlib/src/stm32f10x_tim.c **** /**
 998:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * @brief  Configures the TIMx Internal Trigger as External Clock
 999:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * @param  TIMx: where x can be  1, 2, 3, 4, 5, 9, 12 or 15 to select the TIM peripheral.
1000:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * @param  TIM_ITRSource: Trigger source.
1001:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   *   This parameter can be one of the following values:
ARM GAS  C:\Users\28470\AppData\Local\Temp\ccXqX3Ed.s 			page 19


1002:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * @param  TIM_TS_ITR0: Internal Trigger 0
1003:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * @param  TIM_TS_ITR1: Internal Trigger 1
1004:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * @param  TIM_TS_ITR2: Internal Trigger 2
1005:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * @param  TIM_TS_ITR3: Internal Trigger 3
1006:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * @retval None
1007:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   */
1008:../stm32f10x_fwlib/src/stm32f10x_tim.c **** void TIM_ITRxExternalClockConfig(TIM_TypeDef* TIMx, uint16_t TIM_InputTriggerSource)
1009:../stm32f10x_fwlib/src/stm32f10x_tim.c **** {
1010:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Check the parameters */
1011:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   assert_param(IS_TIM_LIST6_PERIPH(TIMx));
1012:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   assert_param(IS_TIM_INTERNAL_TRIGGER_SELECTION(TIM_InputTriggerSource));
1013:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Select the Internal Trigger */
1014:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   TIM_SelectInputTrigger(TIMx, TIM_InputTriggerSource);
1015:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Select the External clock mode1 */
1016:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   TIMx->SMCR |= TIM_SlaveMode_External1;
1017:../stm32f10x_fwlib/src/stm32f10x_tim.c **** }
1018:../stm32f10x_fwlib/src/stm32f10x_tim.c **** 
1019:../stm32f10x_fwlib/src/stm32f10x_tim.c **** /**
1020:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * @brief  Configures the TIMx Trigger as External Clock
1021:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * @param  TIMx: where x can be  1, 2, 3, 4, 5, 9, 12 or 15 to select the TIM peripheral.
1022:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * @param  TIM_TIxExternalCLKSource: Trigger source.
1023:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   *   This parameter can be one of the following values:
1024:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   *     @arg TIM_TIxExternalCLK1Source_TI1ED: TI1 Edge Detector
1025:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   *     @arg TIM_TIxExternalCLK1Source_TI1: Filtered Timer Input 1
1026:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   *     @arg TIM_TIxExternalCLK1Source_TI2: Filtered Timer Input 2
1027:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * @param  TIM_ICPolarity: specifies the TIx Polarity.
1028:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   *   This parameter can be one of the following values:
1029:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   *     @arg TIM_ICPolarity_Rising
1030:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   *     @arg TIM_ICPolarity_Falling
1031:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * @param  ICFilter : specifies the filter value.
1032:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   *   This parameter must be a value between 0x0 and 0xF.
1033:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * @retval None
1034:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   */
1035:../stm32f10x_fwlib/src/stm32f10x_tim.c **** void TIM_TIxExternalClockConfig(TIM_TypeDef* TIMx, uint16_t TIM_TIxExternalCLKSource,
1036:../stm32f10x_fwlib/src/stm32f10x_tim.c ****                                 uint16_t TIM_ICPolarity, uint16_t ICFilter)
1037:../stm32f10x_fwlib/src/stm32f10x_tim.c **** {
1038:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Check the parameters */
1039:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   assert_param(IS_TIM_LIST6_PERIPH(TIMx));
1040:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   assert_param(IS_TIM_TIXCLK_SOURCE(TIM_TIxExternalCLKSource));
1041:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   assert_param(IS_TIM_IC_POLARITY(TIM_ICPolarity));
1042:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   assert_param(IS_TIM_IC_FILTER(ICFilter));
1043:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Configure the Timer Input Clock Source */
1044:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   if (TIM_TIxExternalCLKSource == TIM_TIxExternalCLK1Source_TI2)
1045:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   {
1046:../stm32f10x_fwlib/src/stm32f10x_tim.c ****     TI2_Config(TIMx, TIM_ICPolarity, TIM_ICSelection_DirectTI, ICFilter);
1047:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   }
1048:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   else
1049:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   {
1050:../stm32f10x_fwlib/src/stm32f10x_tim.c ****     TI1_Config(TIMx, TIM_ICPolarity, TIM_ICSelection_DirectTI, ICFilter);
1051:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   }
1052:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Select the Trigger source */
1053:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   TIM_SelectInputTrigger(TIMx, TIM_TIxExternalCLKSource);
1054:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Select the External clock mode1 */
1055:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   TIMx->SMCR |= TIM_SlaveMode_External1;
1056:../stm32f10x_fwlib/src/stm32f10x_tim.c **** }
1057:../stm32f10x_fwlib/src/stm32f10x_tim.c **** 
1058:../stm32f10x_fwlib/src/stm32f10x_tim.c **** /**
ARM GAS  C:\Users\28470\AppData\Local\Temp\ccXqX3Ed.s 			page 20


1059:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * @brief  Configures the External clock Mode1
1060:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * @param  TIMx: where x can be  1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
1061:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * @param  TIM_ExtTRGPrescaler: The external Trigger Prescaler.
1062:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   *   This parameter can be one of the following values:
1063:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   *     @arg TIM_ExtTRGPSC_OFF: ETRP Prescaler OFF.
1064:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   *     @arg TIM_ExtTRGPSC_DIV2: ETRP frequency divided by 2.
1065:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   *     @arg TIM_ExtTRGPSC_DIV4: ETRP frequency divided by 4.
1066:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   *     @arg TIM_ExtTRGPSC_DIV8: ETRP frequency divided by 8.
1067:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * @param  TIM_ExtTRGPolarity: The external Trigger Polarity.
1068:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   *   This parameter can be one of the following values:
1069:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   *     @arg TIM_ExtTRGPolarity_Inverted: active low or falling edge active.
1070:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   *     @arg TIM_ExtTRGPolarity_NonInverted: active high or rising edge active.
1071:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * @param  ExtTRGFilter: External Trigger Filter.
1072:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   *   This parameter must be a value between 0x00 and 0x0F
1073:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * @retval None
1074:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   */
1075:../stm32f10x_fwlib/src/stm32f10x_tim.c **** void TIM_ETRClockMode1Config(TIM_TypeDef* TIMx, uint16_t TIM_ExtTRGPrescaler, uint16_t TIM_ExtTRGPo
1076:../stm32f10x_fwlib/src/stm32f10x_tim.c ****                              uint16_t ExtTRGFilter)
1077:../stm32f10x_fwlib/src/stm32f10x_tim.c **** {
1078:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   uint16_t tmpsmcr = 0;
1079:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Check the parameters */
1080:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   assert_param(IS_TIM_LIST3_PERIPH(TIMx));
1081:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   assert_param(IS_TIM_EXT_PRESCALER(TIM_ExtTRGPrescaler));
1082:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   assert_param(IS_TIM_EXT_POLARITY(TIM_ExtTRGPolarity));
1083:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   assert_param(IS_TIM_EXT_FILTER(ExtTRGFilter));
1084:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Configure the ETR Clock source */
1085:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   TIM_ETRConfig(TIMx, TIM_ExtTRGPrescaler, TIM_ExtTRGPolarity, ExtTRGFilter);
1086:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   
1087:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Get the TIMx SMCR register value */
1088:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   tmpsmcr = TIMx->SMCR;
1089:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Reset the SMS Bits */
1090:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   tmpsmcr &= (uint16_t)(~((uint16_t)TIM_SMCR_SMS));
1091:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Select the External clock mode1 */
1092:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   tmpsmcr |= TIM_SlaveMode_External1;
1093:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Select the Trigger selection : ETRF */
1094:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   tmpsmcr &= (uint16_t)(~((uint16_t)TIM_SMCR_TS));
1095:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   tmpsmcr |= TIM_TS_ETRF;
1096:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Write to TIMx SMCR */
1097:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   TIMx->SMCR = tmpsmcr;
1098:../stm32f10x_fwlib/src/stm32f10x_tim.c **** }
1099:../stm32f10x_fwlib/src/stm32f10x_tim.c **** 
1100:../stm32f10x_fwlib/src/stm32f10x_tim.c **** /**
1101:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * @brief  Configures the External clock Mode2
1102:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * @param  TIMx: where x can be  1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
1103:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * @param  TIM_ExtTRGPrescaler: The external Trigger Prescaler.
1104:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   *   This parameter can be one of the following values:
1105:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   *     @arg TIM_ExtTRGPSC_OFF: ETRP Prescaler OFF.
1106:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   *     @arg TIM_ExtTRGPSC_DIV2: ETRP frequency divided by 2.
1107:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   *     @arg TIM_ExtTRGPSC_DIV4: ETRP frequency divided by 4.
1108:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   *     @arg TIM_ExtTRGPSC_DIV8: ETRP frequency divided by 8.
1109:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * @param  TIM_ExtTRGPolarity: The external Trigger Polarity.
1110:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   *   This parameter can be one of the following values:
1111:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   *     @arg TIM_ExtTRGPolarity_Inverted: active low or falling edge active.
1112:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   *     @arg TIM_ExtTRGPolarity_NonInverted: active high or rising edge active.
1113:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * @param  ExtTRGFilter: External Trigger Filter.
1114:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   *   This parameter must be a value between 0x00 and 0x0F
1115:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * @retval None
ARM GAS  C:\Users\28470\AppData\Local\Temp\ccXqX3Ed.s 			page 21


1116:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   */
1117:../stm32f10x_fwlib/src/stm32f10x_tim.c **** void TIM_ETRClockMode2Config(TIM_TypeDef* TIMx, uint16_t TIM_ExtTRGPrescaler, 
1118:../stm32f10x_fwlib/src/stm32f10x_tim.c ****                              uint16_t TIM_ExtTRGPolarity, uint16_t ExtTRGFilter)
1119:../stm32f10x_fwlib/src/stm32f10x_tim.c **** {
1120:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Check the parameters */
1121:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   assert_param(IS_TIM_LIST3_PERIPH(TIMx));
1122:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   assert_param(IS_TIM_EXT_PRESCALER(TIM_ExtTRGPrescaler));
1123:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   assert_param(IS_TIM_EXT_POLARITY(TIM_ExtTRGPolarity));
1124:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   assert_param(IS_TIM_EXT_FILTER(ExtTRGFilter));
1125:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Configure the ETR Clock source */
1126:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   TIM_ETRConfig(TIMx, TIM_ExtTRGPrescaler, TIM_ExtTRGPolarity, ExtTRGFilter);
1127:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Enable the External clock mode2 */
1128:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   TIMx->SMCR |= TIM_SMCR_ECE;
1129:../stm32f10x_fwlib/src/stm32f10x_tim.c **** }
1130:../stm32f10x_fwlib/src/stm32f10x_tim.c **** 
1131:../stm32f10x_fwlib/src/stm32f10x_tim.c **** /**
1132:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * @brief  Configures the TIMx External Trigger (ETR).
1133:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * @param  TIMx: where x can be  1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
1134:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * @param  TIM_ExtTRGPrescaler: The external Trigger Prescaler.
1135:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   *   This parameter can be one of the following values:
1136:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   *     @arg TIM_ExtTRGPSC_OFF: ETRP Prescaler OFF.
1137:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   *     @arg TIM_ExtTRGPSC_DIV2: ETRP frequency divided by 2.
1138:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   *     @arg TIM_ExtTRGPSC_DIV4: ETRP frequency divided by 4.
1139:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   *     @arg TIM_ExtTRGPSC_DIV8: ETRP frequency divided by 8.
1140:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * @param  TIM_ExtTRGPolarity: The external Trigger Polarity.
1141:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   *   This parameter can be one of the following values:
1142:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   *     @arg TIM_ExtTRGPolarity_Inverted: active low or falling edge active.
1143:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   *     @arg TIM_ExtTRGPolarity_NonInverted: active high or rising edge active.
1144:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * @param  ExtTRGFilter: External Trigger Filter.
1145:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   *   This parameter must be a value between 0x00 and 0x0F
1146:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * @retval None
1147:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   */
1148:../stm32f10x_fwlib/src/stm32f10x_tim.c **** void TIM_ETRConfig(TIM_TypeDef* TIMx, uint16_t TIM_ExtTRGPrescaler, uint16_t TIM_ExtTRGPolarity,
1149:../stm32f10x_fwlib/src/stm32f10x_tim.c ****                    uint16_t ExtTRGFilter)
1150:../stm32f10x_fwlib/src/stm32f10x_tim.c **** {
1151:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   uint16_t tmpsmcr = 0;
1152:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Check the parameters */
1153:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   assert_param(IS_TIM_LIST3_PERIPH(TIMx));
1154:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   assert_param(IS_TIM_EXT_PRESCALER(TIM_ExtTRGPrescaler));
1155:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   assert_param(IS_TIM_EXT_POLARITY(TIM_ExtTRGPolarity));
1156:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   assert_param(IS_TIM_EXT_FILTER(ExtTRGFilter));
1157:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   tmpsmcr = TIMx->SMCR;
1158:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Reset the ETR Bits */
1159:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   tmpsmcr &= SMCR_ETR_Mask;
1160:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Set the Prescaler, the Filter value and the Polarity */
1161:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   tmpsmcr |= (uint16_t)(TIM_ExtTRGPrescaler | (uint16_t)(TIM_ExtTRGPolarity | (uint16_t)(ExtTRGFilt
1162:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Write to TIMx SMCR */
1163:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   TIMx->SMCR = tmpsmcr;
1164:../stm32f10x_fwlib/src/stm32f10x_tim.c **** }
1165:../stm32f10x_fwlib/src/stm32f10x_tim.c **** 
1166:../stm32f10x_fwlib/src/stm32f10x_tim.c **** /**
1167:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * @brief  Configures the TIMx Prescaler.
1168:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * @param  TIMx: where x can be 1 to 17 to select the TIM peripheral.
1169:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * @param  Prescaler: specifies the Prescaler Register value
1170:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * @param  TIM_PSCReloadMode: specifies the TIM Prescaler Reload mode
1171:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   *   This parameter can be one of the following values:
1172:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   *     @arg TIM_PSCReloadMode_Update: The Prescaler is loaded at the update event.
ARM GAS  C:\Users\28470\AppData\Local\Temp\ccXqX3Ed.s 			page 22


1173:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   *     @arg TIM_PSCReloadMode_Immediate: The Prescaler is loaded immediately.
1174:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * @retval None
1175:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   */
1176:../stm32f10x_fwlib/src/stm32f10x_tim.c **** void TIM_PrescalerConfig(TIM_TypeDef* TIMx, uint16_t Prescaler, uint16_t TIM_PSCReloadMode)
1177:../stm32f10x_fwlib/src/stm32f10x_tim.c **** {
1178:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Check the parameters */
1179:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   assert_param(IS_TIM_ALL_PERIPH(TIMx));
1180:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   assert_param(IS_TIM_PRESCALER_RELOAD(TIM_PSCReloadMode));
1181:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Set the Prescaler value */
1182:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   TIMx->PSC = Prescaler;
1183:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Set or reset the UG Bit */
1184:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   TIMx->EGR = TIM_PSCReloadMode;
1185:../stm32f10x_fwlib/src/stm32f10x_tim.c **** }
1186:../stm32f10x_fwlib/src/stm32f10x_tim.c **** 
1187:../stm32f10x_fwlib/src/stm32f10x_tim.c **** /**
1188:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * @brief  Specifies the TIMx Counter Mode to be used.
1189:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * @param  TIMx: where x can be  1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
1190:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * @param  TIM_CounterMode: specifies the Counter Mode to be used
1191:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   *   This parameter can be one of the following values:
1192:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   *     @arg TIM_CounterMode_Up: TIM Up Counting Mode
1193:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   *     @arg TIM_CounterMode_Down: TIM Down Counting Mode
1194:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   *     @arg TIM_CounterMode_CenterAligned1: TIM Center Aligned Mode1
1195:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   *     @arg TIM_CounterMode_CenterAligned2: TIM Center Aligned Mode2
1196:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   *     @arg TIM_CounterMode_CenterAligned3: TIM Center Aligned Mode3
1197:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * @retval None
1198:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   */
1199:../stm32f10x_fwlib/src/stm32f10x_tim.c **** void TIM_CounterModeConfig(TIM_TypeDef* TIMx, uint16_t TIM_CounterMode)
1200:../stm32f10x_fwlib/src/stm32f10x_tim.c **** {
1201:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   uint16_t tmpcr1 = 0;
1202:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Check the parameters */
1203:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   assert_param(IS_TIM_LIST3_PERIPH(TIMx));
1204:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   assert_param(IS_TIM_COUNTER_MODE(TIM_CounterMode));
1205:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   tmpcr1 = TIMx->CR1;
1206:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Reset the CMS and DIR Bits */
1207:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   tmpcr1 &= (uint16_t)(~((uint16_t)(TIM_CR1_DIR | TIM_CR1_CMS)));
1208:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Set the Counter Mode */
1209:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   tmpcr1 |= TIM_CounterMode;
1210:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Write to TIMx CR1 register */
1211:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   TIMx->CR1 = tmpcr1;
1212:../stm32f10x_fwlib/src/stm32f10x_tim.c **** }
1213:../stm32f10x_fwlib/src/stm32f10x_tim.c **** 
1214:../stm32f10x_fwlib/src/stm32f10x_tim.c **** /**
1215:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * @brief  Selects the Input Trigger source
1216:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * @param  TIMx: where x can be  1, 2, 3, 4, 5, 8, 9, 12 or 15 to select the TIM peripheral.
1217:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * @param  TIM_InputTriggerSource: The Input Trigger source.
1218:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   *   This parameter can be one of the following values:
1219:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   *     @arg TIM_TS_ITR0: Internal Trigger 0
1220:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   *     @arg TIM_TS_ITR1: Internal Trigger 1
1221:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   *     @arg TIM_TS_ITR2: Internal Trigger 2
1222:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   *     @arg TIM_TS_ITR3: Internal Trigger 3
1223:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   *     @arg TIM_TS_TI1F_ED: TI1 Edge Detector
1224:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   *     @arg TIM_TS_TI1FP1: Filtered Timer Input 1
1225:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   *     @arg TIM_TS_TI2FP2: Filtered Timer Input 2
1226:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   *     @arg TIM_TS_ETRF: External Trigger input
1227:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * @retval None
1228:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   */
1229:../stm32f10x_fwlib/src/stm32f10x_tim.c **** void TIM_SelectInputTrigger(TIM_TypeDef* TIMx, uint16_t TIM_InputTriggerSource)
ARM GAS  C:\Users\28470\AppData\Local\Temp\ccXqX3Ed.s 			page 23


1230:../stm32f10x_fwlib/src/stm32f10x_tim.c **** {
1231:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   uint16_t tmpsmcr = 0;
1232:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Check the parameters */
1233:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   assert_param(IS_TIM_LIST6_PERIPH(TIMx));
1234:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   assert_param(IS_TIM_TRIGGER_SELECTION(TIM_InputTriggerSource));
1235:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Get the TIMx SMCR register value */
1236:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   tmpsmcr = TIMx->SMCR;
1237:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Reset the TS Bits */
1238:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   tmpsmcr &= (uint16_t)(~((uint16_t)TIM_SMCR_TS));
1239:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Set the Input Trigger source */
1240:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   tmpsmcr |= TIM_InputTriggerSource;
1241:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Write to TIMx SMCR */
1242:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   TIMx->SMCR = tmpsmcr;
1243:../stm32f10x_fwlib/src/stm32f10x_tim.c **** }
1244:../stm32f10x_fwlib/src/stm32f10x_tim.c **** 
1245:../stm32f10x_fwlib/src/stm32f10x_tim.c **** /**
1246:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * @brief  Configures the TIMx Encoder Interface.
1247:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * @param  TIMx: where x can be  1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
1248:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * @param  TIM_EncoderMode: specifies the TIMx Encoder Mode.
1249:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   *   This parameter can be one of the following values:
1250:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   *     @arg TIM_EncoderMode_TI1: Counter counts on TI1FP1 edge depending on TI2FP2 level.
1251:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   *     @arg TIM_EncoderMode_TI2: Counter counts on TI2FP2 edge depending on TI1FP1 level.
1252:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   *     @arg TIM_EncoderMode_TI12: Counter counts on both TI1FP1 and TI2FP2 edges depending
1253:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   *                                on the level of the other input.
1254:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * @param  TIM_IC1Polarity: specifies the IC1 Polarity
1255:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   *   This parameter can be one of the following values:
1256:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   *     @arg TIM_ICPolarity_Falling: IC Falling edge.
1257:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   *     @arg TIM_ICPolarity_Rising: IC Rising edge.
1258:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * @param  TIM_IC2Polarity: specifies the IC2 Polarity
1259:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   *   This parameter can be one of the following values:
1260:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   *     @arg TIM_ICPolarity_Falling: IC Falling edge.
1261:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   *     @arg TIM_ICPolarity_Rising: IC Rising edge.
1262:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * @retval None
1263:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   */
1264:../stm32f10x_fwlib/src/stm32f10x_tim.c **** void TIM_EncoderInterfaceConfig(TIM_TypeDef* TIMx, uint16_t TIM_EncoderMode,
1265:../stm32f10x_fwlib/src/stm32f10x_tim.c ****                                 uint16_t TIM_IC1Polarity, uint16_t TIM_IC2Polarity)
1266:../stm32f10x_fwlib/src/stm32f10x_tim.c **** {
1267:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   uint16_t tmpsmcr = 0;
1268:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   uint16_t tmpccmr1 = 0;
1269:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   uint16_t tmpccer = 0;
1270:../stm32f10x_fwlib/src/stm32f10x_tim.c ****     
1271:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Check the parameters */
1272:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   assert_param(IS_TIM_LIST5_PERIPH(TIMx));
1273:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   assert_param(IS_TIM_ENCODER_MODE(TIM_EncoderMode));
1274:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   assert_param(IS_TIM_IC_POLARITY(TIM_IC1Polarity));
1275:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   assert_param(IS_TIM_IC_POLARITY(TIM_IC2Polarity));
1276:../stm32f10x_fwlib/src/stm32f10x_tim.c **** 
1277:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Get the TIMx SMCR register value */
1278:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   tmpsmcr = TIMx->SMCR;
1279:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   
1280:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Get the TIMx CCMR1 register value */
1281:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   tmpccmr1 = TIMx->CCMR1;
1282:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   
1283:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Get the TIMx CCER register value */
1284:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   tmpccer = TIMx->CCER;
1285:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   
1286:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Set the encoder Mode */
ARM GAS  C:\Users\28470\AppData\Local\Temp\ccXqX3Ed.s 			page 24


1287:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   tmpsmcr &= (uint16_t)(~((uint16_t)TIM_SMCR_SMS));
1288:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   tmpsmcr |= TIM_EncoderMode;
1289:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   
1290:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Select the Capture Compare 1 and the Capture Compare 2 as input */
1291:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   tmpccmr1 &= (uint16_t)(((uint16_t)~((uint16_t)TIM_CCMR1_CC1S)) & (uint16_t)(~((uint16_t)TIM_CCMR1
1292:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   tmpccmr1 |= TIM_CCMR1_CC1S_0 | TIM_CCMR1_CC2S_0;
1293:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   
1294:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Set the TI1 and the TI2 Polarities */
1295:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   tmpccer &= (uint16_t)(((uint16_t)~((uint16_t)TIM_CCER_CC1P)) & ((uint16_t)~((uint16_t)TIM_CCER_CC
1296:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   tmpccer |= (uint16_t)(TIM_IC1Polarity | (uint16_t)(TIM_IC2Polarity << (uint16_t)4));
1297:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   
1298:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Write to TIMx SMCR */
1299:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   TIMx->SMCR = tmpsmcr;
1300:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Write to TIMx CCMR1 */
1301:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   TIMx->CCMR1 = tmpccmr1;
1302:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Write to TIMx CCER */
1303:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   TIMx->CCER = tmpccer;
1304:../stm32f10x_fwlib/src/stm32f10x_tim.c **** }
1305:../stm32f10x_fwlib/src/stm32f10x_tim.c **** 
1306:../stm32f10x_fwlib/src/stm32f10x_tim.c **** /**
1307:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * @brief  Forces the TIMx output 1 waveform to active or inactive level.
1308:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * @param  TIMx: where x can be  1 to 17 except 6 and 7 to select the TIM peripheral.
1309:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * @param  TIM_ForcedAction: specifies the forced Action to be set to the output waveform.
1310:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   *   This parameter can be one of the following values:
1311:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   *     @arg TIM_ForcedAction_Active: Force active level on OC1REF
1312:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   *     @arg TIM_ForcedAction_InActive: Force inactive level on OC1REF.
1313:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * @retval None
1314:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   */
1315:../stm32f10x_fwlib/src/stm32f10x_tim.c **** void TIM_ForcedOC1Config(TIM_TypeDef* TIMx, uint16_t TIM_ForcedAction)
1316:../stm32f10x_fwlib/src/stm32f10x_tim.c **** {
1317:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   uint16_t tmpccmr1 = 0;
1318:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Check the parameters */
1319:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   assert_param(IS_TIM_LIST8_PERIPH(TIMx));
1320:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   assert_param(IS_TIM_FORCED_ACTION(TIM_ForcedAction));
1321:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   tmpccmr1 = TIMx->CCMR1;
1322:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Reset the OC1M Bits */
1323:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   tmpccmr1 &= (uint16_t)~((uint16_t)TIM_CCMR1_OC1M);
1324:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Configure The Forced output Mode */
1325:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   tmpccmr1 |= TIM_ForcedAction;
1326:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Write to TIMx CCMR1 register */
1327:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   TIMx->CCMR1 = tmpccmr1;
1328:../stm32f10x_fwlib/src/stm32f10x_tim.c **** }
1329:../stm32f10x_fwlib/src/stm32f10x_tim.c **** 
1330:../stm32f10x_fwlib/src/stm32f10x_tim.c **** /**
1331:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * @brief  Forces the TIMx output 2 waveform to active or inactive level.
1332:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * @param  TIMx: where x can be  1, 2, 3, 4, 5, 8, 9, 12 or 15 to select the TIM peripheral.
1333:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * @param  TIM_ForcedAction: specifies the forced Action to be set to the output waveform.
1334:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   *   This parameter can be one of the following values:
1335:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   *     @arg TIM_ForcedAction_Active: Force active level on OC2REF
1336:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   *     @arg TIM_ForcedAction_InActive: Force inactive level on OC2REF.
1337:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * @retval None
1338:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   */
1339:../stm32f10x_fwlib/src/stm32f10x_tim.c **** void TIM_ForcedOC2Config(TIM_TypeDef* TIMx, uint16_t TIM_ForcedAction)
1340:../stm32f10x_fwlib/src/stm32f10x_tim.c **** {
1341:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   uint16_t tmpccmr1 = 0;
1342:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Check the parameters */
1343:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   assert_param(IS_TIM_LIST6_PERIPH(TIMx));
ARM GAS  C:\Users\28470\AppData\Local\Temp\ccXqX3Ed.s 			page 25


1344:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   assert_param(IS_TIM_FORCED_ACTION(TIM_ForcedAction));
1345:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   tmpccmr1 = TIMx->CCMR1;
1346:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Reset the OC2M Bits */
1347:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   tmpccmr1 &= (uint16_t)~((uint16_t)TIM_CCMR1_OC2M);
1348:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Configure The Forced output Mode */
1349:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   tmpccmr1 |= (uint16_t)(TIM_ForcedAction << 8);
1350:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Write to TIMx CCMR1 register */
1351:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   TIMx->CCMR1 = tmpccmr1;
1352:../stm32f10x_fwlib/src/stm32f10x_tim.c **** }
1353:../stm32f10x_fwlib/src/stm32f10x_tim.c **** 
1354:../stm32f10x_fwlib/src/stm32f10x_tim.c **** /**
1355:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * @brief  Forces the TIMx output 3 waveform to active or inactive level.
1356:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * @param  TIMx: where x can be  1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
1357:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * @param  TIM_ForcedAction: specifies the forced Action to be set to the output waveform.
1358:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   *   This parameter can be one of the following values:
1359:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   *     @arg TIM_ForcedAction_Active: Force active level on OC3REF
1360:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   *     @arg TIM_ForcedAction_InActive: Force inactive level on OC3REF.
1361:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * @retval None
1362:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   */
1363:../stm32f10x_fwlib/src/stm32f10x_tim.c **** void TIM_ForcedOC3Config(TIM_TypeDef* TIMx, uint16_t TIM_ForcedAction)
1364:../stm32f10x_fwlib/src/stm32f10x_tim.c **** {
1365:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   uint16_t tmpccmr2 = 0;
1366:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Check the parameters */
1367:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   assert_param(IS_TIM_LIST3_PERIPH(TIMx));
1368:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   assert_param(IS_TIM_FORCED_ACTION(TIM_ForcedAction));
1369:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   tmpccmr2 = TIMx->CCMR2;
1370:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Reset the OC1M Bits */
1371:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   tmpccmr2 &= (uint16_t)~((uint16_t)TIM_CCMR2_OC3M);
1372:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Configure The Forced output Mode */
1373:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   tmpccmr2 |= TIM_ForcedAction;
1374:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Write to TIMx CCMR2 register */
1375:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   TIMx->CCMR2 = tmpccmr2;
1376:../stm32f10x_fwlib/src/stm32f10x_tim.c **** }
1377:../stm32f10x_fwlib/src/stm32f10x_tim.c **** 
1378:../stm32f10x_fwlib/src/stm32f10x_tim.c **** /**
1379:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * @brief  Forces the TIMx output 4 waveform to active or inactive level.
1380:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * @param  TIMx: where x can be  1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
1381:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * @param  TIM_ForcedAction: specifies the forced Action to be set to the output waveform.
1382:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   *   This parameter can be one of the following values:
1383:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   *     @arg TIM_ForcedAction_Active: Force active level on OC4REF
1384:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   *     @arg TIM_ForcedAction_InActive: Force inactive level on OC4REF.
1385:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * @retval None
1386:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   */
1387:../stm32f10x_fwlib/src/stm32f10x_tim.c **** void TIM_ForcedOC4Config(TIM_TypeDef* TIMx, uint16_t TIM_ForcedAction)
1388:../stm32f10x_fwlib/src/stm32f10x_tim.c **** {
1389:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   uint16_t tmpccmr2 = 0;
1390:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Check the parameters */
1391:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   assert_param(IS_TIM_LIST3_PERIPH(TIMx));
1392:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   assert_param(IS_TIM_FORCED_ACTION(TIM_ForcedAction));
1393:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   tmpccmr2 = TIMx->CCMR2;
1394:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Reset the OC2M Bits */
1395:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   tmpccmr2 &= (uint16_t)~((uint16_t)TIM_CCMR2_OC4M);
1396:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Configure The Forced output Mode */
1397:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   tmpccmr2 |= (uint16_t)(TIM_ForcedAction << 8);
1398:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Write to TIMx CCMR2 register */
1399:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   TIMx->CCMR2 = tmpccmr2;
1400:../stm32f10x_fwlib/src/stm32f10x_tim.c **** }
ARM GAS  C:\Users\28470\AppData\Local\Temp\ccXqX3Ed.s 			page 26


1401:../stm32f10x_fwlib/src/stm32f10x_tim.c **** 
1402:../stm32f10x_fwlib/src/stm32f10x_tim.c **** /**
1403:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * @brief  Enables or disables TIMx peripheral Preload register on ARR.
1404:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * @param  TIMx: where x can be  1 to 17 to select the TIM peripheral.
1405:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * @param  NewState: new state of the TIMx peripheral Preload register
1406:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   *   This parameter can be: ENABLE or DISABLE.
1407:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * @retval None
1408:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   */
1409:../stm32f10x_fwlib/src/stm32f10x_tim.c **** void TIM_ARRPreloadConfig(TIM_TypeDef* TIMx, FunctionalState NewState)
1410:../stm32f10x_fwlib/src/stm32f10x_tim.c **** {
1411:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Check the parameters */
1412:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   assert_param(IS_TIM_ALL_PERIPH(TIMx));
1413:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
1414:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   if (NewState != DISABLE)
1415:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   {
1416:../stm32f10x_fwlib/src/stm32f10x_tim.c ****     /* Set the ARR Preload Bit */
1417:../stm32f10x_fwlib/src/stm32f10x_tim.c ****     TIMx->CR1 |= TIM_CR1_ARPE;
1418:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   }
1419:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   else
1420:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   {
1421:../stm32f10x_fwlib/src/stm32f10x_tim.c ****     /* Reset the ARR Preload Bit */
1422:../stm32f10x_fwlib/src/stm32f10x_tim.c ****     TIMx->CR1 &= (uint16_t)~((uint16_t)TIM_CR1_ARPE);
1423:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   }
1424:../stm32f10x_fwlib/src/stm32f10x_tim.c **** }
1425:../stm32f10x_fwlib/src/stm32f10x_tim.c **** 
1426:../stm32f10x_fwlib/src/stm32f10x_tim.c **** /**
1427:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * @brief  Selects the TIM peripheral Commutation event.
1428:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * @param  TIMx: where x can be  1, 8, 15, 16 or 17 to select the TIMx peripheral
1429:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * @param  NewState: new state of the Commutation event.
1430:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   *   This parameter can be: ENABLE or DISABLE.
1431:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * @retval None
1432:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   */
1433:../stm32f10x_fwlib/src/stm32f10x_tim.c **** void TIM_SelectCOM(TIM_TypeDef* TIMx, FunctionalState NewState)
1434:../stm32f10x_fwlib/src/stm32f10x_tim.c **** {
1435:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Check the parameters */
1436:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   assert_param(IS_TIM_LIST2_PERIPH(TIMx));
1437:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
1438:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   if (NewState != DISABLE)
1439:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   {
1440:../stm32f10x_fwlib/src/stm32f10x_tim.c ****     /* Set the COM Bit */
1441:../stm32f10x_fwlib/src/stm32f10x_tim.c ****     TIMx->CR2 |= TIM_CR2_CCUS;
1442:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   }
1443:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   else
1444:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   {
1445:../stm32f10x_fwlib/src/stm32f10x_tim.c ****     /* Reset the COM Bit */
1446:../stm32f10x_fwlib/src/stm32f10x_tim.c ****     TIMx->CR2 &= (uint16_t)~((uint16_t)TIM_CR2_CCUS);
1447:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   }
1448:../stm32f10x_fwlib/src/stm32f10x_tim.c **** }
1449:../stm32f10x_fwlib/src/stm32f10x_tim.c **** 
1450:../stm32f10x_fwlib/src/stm32f10x_tim.c **** /**
1451:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * @brief  Selects the TIMx peripheral Capture Compare DMA source.
1452:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * @param  TIMx: where x can be  1, 2, 3, 4, 5, 8, 15, 16 or 17 to select 
1453:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   *         the TIM peripheral.
1454:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * @param  NewState: new state of the Capture Compare DMA source
1455:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   *   This parameter can be: ENABLE or DISABLE.
1456:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * @retval None
1457:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   */
ARM GAS  C:\Users\28470\AppData\Local\Temp\ccXqX3Ed.s 			page 27


1458:../stm32f10x_fwlib/src/stm32f10x_tim.c **** void TIM_SelectCCDMA(TIM_TypeDef* TIMx, FunctionalState NewState)
1459:../stm32f10x_fwlib/src/stm32f10x_tim.c **** {
1460:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Check the parameters */
1461:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   assert_param(IS_TIM_LIST4_PERIPH(TIMx));
1462:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
1463:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   if (NewState != DISABLE)
1464:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   {
1465:../stm32f10x_fwlib/src/stm32f10x_tim.c ****     /* Set the CCDS Bit */
1466:../stm32f10x_fwlib/src/stm32f10x_tim.c ****     TIMx->CR2 |= TIM_CR2_CCDS;
1467:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   }
1468:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   else
1469:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   {
1470:../stm32f10x_fwlib/src/stm32f10x_tim.c ****     /* Reset the CCDS Bit */
1471:../stm32f10x_fwlib/src/stm32f10x_tim.c ****     TIMx->CR2 &= (uint16_t)~((uint16_t)TIM_CR2_CCDS);
1472:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   }
1473:../stm32f10x_fwlib/src/stm32f10x_tim.c **** }
1474:../stm32f10x_fwlib/src/stm32f10x_tim.c **** 
1475:../stm32f10x_fwlib/src/stm32f10x_tim.c **** /**
1476:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * @brief  Sets or Resets the TIM peripheral Capture Compare Preload Control bit.
1477:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * @param  TIMx: where x can be   1, 2, 3, 4, 5, 8 or 15 
1478:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   *         to select the TIMx peripheral
1479:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * @param  NewState: new state of the Capture Compare Preload Control bit
1480:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   *   This parameter can be: ENABLE or DISABLE.
1481:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * @retval None
1482:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   */
1483:../stm32f10x_fwlib/src/stm32f10x_tim.c **** void TIM_CCPreloadControl(TIM_TypeDef* TIMx, FunctionalState NewState)
1484:../stm32f10x_fwlib/src/stm32f10x_tim.c **** { 
1485:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Check the parameters */
1486:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   assert_param(IS_TIM_LIST5_PERIPH(TIMx));
1487:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
1488:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   if (NewState != DISABLE)
1489:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   {
1490:../stm32f10x_fwlib/src/stm32f10x_tim.c ****     /* Set the CCPC Bit */
1491:../stm32f10x_fwlib/src/stm32f10x_tim.c ****     TIMx->CR2 |= TIM_CR2_CCPC;
1492:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   }
1493:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   else
1494:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   {
1495:../stm32f10x_fwlib/src/stm32f10x_tim.c ****     /* Reset the CCPC Bit */
1496:../stm32f10x_fwlib/src/stm32f10x_tim.c ****     TIMx->CR2 &= (uint16_t)~((uint16_t)TIM_CR2_CCPC);
1497:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   }
1498:../stm32f10x_fwlib/src/stm32f10x_tim.c **** }
1499:../stm32f10x_fwlib/src/stm32f10x_tim.c **** 
1500:../stm32f10x_fwlib/src/stm32f10x_tim.c **** /**
1501:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * @brief  Enables or disables the TIMx peripheral Preload register on CCR1.
1502:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * @param  TIMx: where x can be  1 to 17 except 6 and 7 to select the TIM peripheral.
1503:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * @param  TIM_OCPreload: new state of the TIMx peripheral Preload register
1504:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   *   This parameter can be one of the following values:
1505:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   *     @arg TIM_OCPreload_Enable
1506:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   *     @arg TIM_OCPreload_Disable
1507:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * @retval None
1508:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   */
1509:../stm32f10x_fwlib/src/stm32f10x_tim.c **** void TIM_OC1PreloadConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPreload)
1510:../stm32f10x_fwlib/src/stm32f10x_tim.c **** {
1511:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   uint16_t tmpccmr1 = 0;
1512:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Check the parameters */
1513:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   assert_param(IS_TIM_LIST8_PERIPH(TIMx));
1514:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));
ARM GAS  C:\Users\28470\AppData\Local\Temp\ccXqX3Ed.s 			page 28


1515:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   tmpccmr1 = TIMx->CCMR1;
1516:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Reset the OC1PE Bit */
1517:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   tmpccmr1 &= (uint16_t)~((uint16_t)TIM_CCMR1_OC1PE);
1518:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Enable or Disable the Output Compare Preload feature */
1519:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   tmpccmr1 |= TIM_OCPreload;
1520:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Write to TIMx CCMR1 register */
1521:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   TIMx->CCMR1 = tmpccmr1;
1522:../stm32f10x_fwlib/src/stm32f10x_tim.c **** }
1523:../stm32f10x_fwlib/src/stm32f10x_tim.c **** 
1524:../stm32f10x_fwlib/src/stm32f10x_tim.c **** /**
1525:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * @brief  Enables or disables the TIMx peripheral Preload register on CCR2.
1526:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * @param  TIMx: where x can be  1, 2, 3, 4, 5, 8, 9, 12 or 15 to select 
1527:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   *         the TIM peripheral.
1528:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * @param  TIM_OCPreload: new state of the TIMx peripheral Preload register
1529:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   *   This parameter can be one of the following values:
1530:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   *     @arg TIM_OCPreload_Enable
1531:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   *     @arg TIM_OCPreload_Disable
1532:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * @retval None
1533:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   */
1534:../stm32f10x_fwlib/src/stm32f10x_tim.c **** void TIM_OC2PreloadConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPreload)
1535:../stm32f10x_fwlib/src/stm32f10x_tim.c **** {
1536:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   uint16_t tmpccmr1 = 0;
1537:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Check the parameters */
1538:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   assert_param(IS_TIM_LIST6_PERIPH(TIMx));
1539:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));
1540:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   tmpccmr1 = TIMx->CCMR1;
1541:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Reset the OC2PE Bit */
1542:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   tmpccmr1 &= (uint16_t)~((uint16_t)TIM_CCMR1_OC2PE);
1543:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Enable or Disable the Output Compare Preload feature */
1544:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   tmpccmr1 |= (uint16_t)(TIM_OCPreload << 8);
1545:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Write to TIMx CCMR1 register */
1546:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   TIMx->CCMR1 = tmpccmr1;
1547:../stm32f10x_fwlib/src/stm32f10x_tim.c **** }
1548:../stm32f10x_fwlib/src/stm32f10x_tim.c **** 
1549:../stm32f10x_fwlib/src/stm32f10x_tim.c **** /**
1550:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * @brief  Enables or disables the TIMx peripheral Preload register on CCR3.
1551:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * @param  TIMx: where x can be  1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
1552:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * @param  TIM_OCPreload: new state of the TIMx peripheral Preload register
1553:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   *   This parameter can be one of the following values:
1554:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   *     @arg TIM_OCPreload_Enable
1555:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   *     @arg TIM_OCPreload_Disable
1556:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * @retval None
1557:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   */
1558:../stm32f10x_fwlib/src/stm32f10x_tim.c **** void TIM_OC3PreloadConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPreload)
1559:../stm32f10x_fwlib/src/stm32f10x_tim.c **** {
1560:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   uint16_t tmpccmr2 = 0;
1561:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Check the parameters */
1562:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   assert_param(IS_TIM_LIST3_PERIPH(TIMx));
1563:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));
1564:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   tmpccmr2 = TIMx->CCMR2;
1565:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Reset the OC3PE Bit */
1566:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   tmpccmr2 &= (uint16_t)~((uint16_t)TIM_CCMR2_OC3PE);
1567:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Enable or Disable the Output Compare Preload feature */
1568:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   tmpccmr2 |= TIM_OCPreload;
1569:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Write to TIMx CCMR2 register */
1570:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   TIMx->CCMR2 = tmpccmr2;
1571:../stm32f10x_fwlib/src/stm32f10x_tim.c **** }
ARM GAS  C:\Users\28470\AppData\Local\Temp\ccXqX3Ed.s 			page 29


1572:../stm32f10x_fwlib/src/stm32f10x_tim.c **** 
1573:../stm32f10x_fwlib/src/stm32f10x_tim.c **** /**
1574:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * @brief  Enables or disables the TIMx peripheral Preload register on CCR4.
1575:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * @param  TIMx: where x can be  1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
1576:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * @param  TIM_OCPreload: new state of the TIMx peripheral Preload register
1577:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   *   This parameter can be one of the following values:
1578:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   *     @arg TIM_OCPreload_Enable
1579:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   *     @arg TIM_OCPreload_Disable
1580:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * @retval None
1581:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   */
1582:../stm32f10x_fwlib/src/stm32f10x_tim.c **** void TIM_OC4PreloadConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPreload)
1583:../stm32f10x_fwlib/src/stm32f10x_tim.c **** {
1584:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   uint16_t tmpccmr2 = 0;
1585:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Check the parameters */
1586:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   assert_param(IS_TIM_LIST3_PERIPH(TIMx));
1587:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));
1588:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   tmpccmr2 = TIMx->CCMR2;
1589:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Reset the OC4PE Bit */
1590:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   tmpccmr2 &= (uint16_t)~((uint16_t)TIM_CCMR2_OC4PE);
1591:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Enable or Disable the Output Compare Preload feature */
1592:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   tmpccmr2 |= (uint16_t)(TIM_OCPreload << 8);
1593:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Write to TIMx CCMR2 register */
1594:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   TIMx->CCMR2 = tmpccmr2;
1595:../stm32f10x_fwlib/src/stm32f10x_tim.c **** }
1596:../stm32f10x_fwlib/src/stm32f10x_tim.c **** 
1597:../stm32f10x_fwlib/src/stm32f10x_tim.c **** /**
1598:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * @brief  Configures the TIMx Output Compare 1 Fast feature.
1599:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * @param  TIMx: where x can be  1 to 17 except 6 and 7 to select the TIM peripheral.
1600:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * @param  TIM_OCFast: new state of the Output Compare Fast Enable Bit.
1601:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   *   This parameter can be one of the following values:
1602:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   *     @arg TIM_OCFast_Enable: TIM output compare fast enable
1603:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   *     @arg TIM_OCFast_Disable: TIM output compare fast disable
1604:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * @retval None
1605:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   */
1606:../stm32f10x_fwlib/src/stm32f10x_tim.c **** void TIM_OC1FastConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCFast)
1607:../stm32f10x_fwlib/src/stm32f10x_tim.c **** {
1608:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   uint16_t tmpccmr1 = 0;
1609:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Check the parameters */
1610:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   assert_param(IS_TIM_LIST8_PERIPH(TIMx));
1611:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   assert_param(IS_TIM_OCFAST_STATE(TIM_OCFast));
1612:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Get the TIMx CCMR1 register value */
1613:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   tmpccmr1 = TIMx->CCMR1;
1614:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Reset the OC1FE Bit */
1615:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   tmpccmr1 &= (uint16_t)~((uint16_t)TIM_CCMR1_OC1FE);
1616:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Enable or Disable the Output Compare Fast Bit */
1617:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   tmpccmr1 |= TIM_OCFast;
1618:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Write to TIMx CCMR1 */
1619:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   TIMx->CCMR1 = tmpccmr1;
1620:../stm32f10x_fwlib/src/stm32f10x_tim.c **** }
1621:../stm32f10x_fwlib/src/stm32f10x_tim.c **** 
1622:../stm32f10x_fwlib/src/stm32f10x_tim.c **** /**
1623:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * @brief  Configures the TIMx Output Compare 2 Fast feature.
1624:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * @param  TIMx: where x can be  1, 2, 3, 4, 5, 8, 9, 12 or 15 to select 
1625:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   *         the TIM peripheral.
1626:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * @param  TIM_OCFast: new state of the Output Compare Fast Enable Bit.
1627:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   *   This parameter can be one of the following values:
1628:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   *     @arg TIM_OCFast_Enable: TIM output compare fast enable
ARM GAS  C:\Users\28470\AppData\Local\Temp\ccXqX3Ed.s 			page 30


1629:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   *     @arg TIM_OCFast_Disable: TIM output compare fast disable
1630:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * @retval None
1631:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   */
1632:../stm32f10x_fwlib/src/stm32f10x_tim.c **** void TIM_OC2FastConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCFast)
1633:../stm32f10x_fwlib/src/stm32f10x_tim.c **** {
1634:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   uint16_t tmpccmr1 = 0;
1635:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Check the parameters */
1636:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   assert_param(IS_TIM_LIST6_PERIPH(TIMx));
1637:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   assert_param(IS_TIM_OCFAST_STATE(TIM_OCFast));
1638:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Get the TIMx CCMR1 register value */
1639:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   tmpccmr1 = TIMx->CCMR1;
1640:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Reset the OC2FE Bit */
1641:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   tmpccmr1 &= (uint16_t)~((uint16_t)TIM_CCMR1_OC2FE);
1642:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Enable or Disable the Output Compare Fast Bit */
1643:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   tmpccmr1 |= (uint16_t)(TIM_OCFast << 8);
1644:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Write to TIMx CCMR1 */
1645:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   TIMx->CCMR1 = tmpccmr1;
1646:../stm32f10x_fwlib/src/stm32f10x_tim.c **** }
1647:../stm32f10x_fwlib/src/stm32f10x_tim.c **** 
1648:../stm32f10x_fwlib/src/stm32f10x_tim.c **** /**
1649:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * @brief  Configures the TIMx Output Compare 3 Fast feature.
1650:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * @param  TIMx: where x can be  1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
1651:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * @param  TIM_OCFast: new state of the Output Compare Fast Enable Bit.
1652:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   *   This parameter can be one of the following values:
1653:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   *     @arg TIM_OCFast_Enable: TIM output compare fast enable
1654:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   *     @arg TIM_OCFast_Disable: TIM output compare fast disable
1655:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * @retval None
1656:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   */
1657:../stm32f10x_fwlib/src/stm32f10x_tim.c **** void TIM_OC3FastConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCFast)
1658:../stm32f10x_fwlib/src/stm32f10x_tim.c **** {
1659:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   uint16_t tmpccmr2 = 0;
1660:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Check the parameters */
1661:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   assert_param(IS_TIM_LIST3_PERIPH(TIMx));
1662:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   assert_param(IS_TIM_OCFAST_STATE(TIM_OCFast));
1663:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Get the TIMx CCMR2 register value */
1664:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   tmpccmr2 = TIMx->CCMR2;
1665:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Reset the OC3FE Bit */
1666:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   tmpccmr2 &= (uint16_t)~((uint16_t)TIM_CCMR2_OC3FE);
1667:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Enable or Disable the Output Compare Fast Bit */
1668:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   tmpccmr2 |= TIM_OCFast;
1669:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Write to TIMx CCMR2 */
1670:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   TIMx->CCMR2 = tmpccmr2;
1671:../stm32f10x_fwlib/src/stm32f10x_tim.c **** }
1672:../stm32f10x_fwlib/src/stm32f10x_tim.c **** 
1673:../stm32f10x_fwlib/src/stm32f10x_tim.c **** /**
1674:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * @brief  Configures the TIMx Output Compare 4 Fast feature.
1675:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * @param  TIMx: where x can be  1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
1676:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * @param  TIM_OCFast: new state of the Output Compare Fast Enable Bit.
1677:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   *   This parameter can be one of the following values:
1678:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   *     @arg TIM_OCFast_Enable: TIM output compare fast enable
1679:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   *     @arg TIM_OCFast_Disable: TIM output compare fast disable
1680:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * @retval None
1681:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   */
1682:../stm32f10x_fwlib/src/stm32f10x_tim.c **** void TIM_OC4FastConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCFast)
1683:../stm32f10x_fwlib/src/stm32f10x_tim.c **** {
1684:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   uint16_t tmpccmr2 = 0;
1685:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Check the parameters */
ARM GAS  C:\Users\28470\AppData\Local\Temp\ccXqX3Ed.s 			page 31


1686:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   assert_param(IS_TIM_LIST3_PERIPH(TIMx));
1687:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   assert_param(IS_TIM_OCFAST_STATE(TIM_OCFast));
1688:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Get the TIMx CCMR2 register value */
1689:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   tmpccmr2 = TIMx->CCMR2;
1690:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Reset the OC4FE Bit */
1691:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   tmpccmr2 &= (uint16_t)~((uint16_t)TIM_CCMR2_OC4FE);
1692:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Enable or Disable the Output Compare Fast Bit */
1693:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   tmpccmr2 |= (uint16_t)(TIM_OCFast << 8);
1694:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Write to TIMx CCMR2 */
1695:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   TIMx->CCMR2 = tmpccmr2;
1696:../stm32f10x_fwlib/src/stm32f10x_tim.c **** }
1697:../stm32f10x_fwlib/src/stm32f10x_tim.c **** 
1698:../stm32f10x_fwlib/src/stm32f10x_tim.c **** /**
1699:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * @brief  Clears or safeguards the OCREF1 signal on an external event
1700:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * @param  TIMx: where x can be  1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
1701:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * @param  TIM_OCClear: new state of the Output Compare Clear Enable Bit.
1702:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   *   This parameter can be one of the following values:
1703:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   *     @arg TIM_OCClear_Enable: TIM Output clear enable
1704:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   *     @arg TIM_OCClear_Disable: TIM Output clear disable
1705:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * @retval None
1706:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   */
1707:../stm32f10x_fwlib/src/stm32f10x_tim.c **** void TIM_ClearOC1Ref(TIM_TypeDef* TIMx, uint16_t TIM_OCClear)
1708:../stm32f10x_fwlib/src/stm32f10x_tim.c **** {
1709:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   uint16_t tmpccmr1 = 0;
1710:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Check the parameters */
1711:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   assert_param(IS_TIM_LIST3_PERIPH(TIMx));
1712:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   assert_param(IS_TIM_OCCLEAR_STATE(TIM_OCClear));
1713:../stm32f10x_fwlib/src/stm32f10x_tim.c **** 
1714:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   tmpccmr1 = TIMx->CCMR1;
1715:../stm32f10x_fwlib/src/stm32f10x_tim.c **** 
1716:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Reset the OC1CE Bit */
1717:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   tmpccmr1 &= (uint16_t)~((uint16_t)TIM_CCMR1_OC1CE);
1718:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Enable or Disable the Output Compare Clear Bit */
1719:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   tmpccmr1 |= TIM_OCClear;
1720:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Write to TIMx CCMR1 register */
1721:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   TIMx->CCMR1 = tmpccmr1;
1722:../stm32f10x_fwlib/src/stm32f10x_tim.c **** }
1723:../stm32f10x_fwlib/src/stm32f10x_tim.c **** 
1724:../stm32f10x_fwlib/src/stm32f10x_tim.c **** /**
1725:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * @brief  Clears or safeguards the OCREF2 signal on an external event
1726:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * @param  TIMx: where x can be  1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
1727:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * @param  TIM_OCClear: new state of the Output Compare Clear Enable Bit.
1728:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   *   This parameter can be one of the following values:
1729:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   *     @arg TIM_OCClear_Enable: TIM Output clear enable
1730:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   *     @arg TIM_OCClear_Disable: TIM Output clear disable
1731:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * @retval None
1732:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   */
1733:../stm32f10x_fwlib/src/stm32f10x_tim.c **** void TIM_ClearOC2Ref(TIM_TypeDef* TIMx, uint16_t TIM_OCClear)
1734:../stm32f10x_fwlib/src/stm32f10x_tim.c **** {
1735:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   uint16_t tmpccmr1 = 0;
1736:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Check the parameters */
1737:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   assert_param(IS_TIM_LIST3_PERIPH(TIMx));
1738:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   assert_param(IS_TIM_OCCLEAR_STATE(TIM_OCClear));
1739:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   tmpccmr1 = TIMx->CCMR1;
1740:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Reset the OC2CE Bit */
1741:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   tmpccmr1 &= (uint16_t)~((uint16_t)TIM_CCMR1_OC2CE);
1742:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Enable or Disable the Output Compare Clear Bit */
ARM GAS  C:\Users\28470\AppData\Local\Temp\ccXqX3Ed.s 			page 32


1743:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   tmpccmr1 |= (uint16_t)(TIM_OCClear << 8);
1744:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Write to TIMx CCMR1 register */
1745:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   TIMx->CCMR1 = tmpccmr1;
1746:../stm32f10x_fwlib/src/stm32f10x_tim.c **** }
1747:../stm32f10x_fwlib/src/stm32f10x_tim.c **** 
1748:../stm32f10x_fwlib/src/stm32f10x_tim.c **** /**
1749:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * @brief  Clears or safeguards the OCREF3 signal on an external event
1750:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * @param  TIMx: where x can be  1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
1751:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * @param  TIM_OCClear: new state of the Output Compare Clear Enable Bit.
1752:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   *   This parameter can be one of the following values:
1753:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   *     @arg TIM_OCClear_Enable: TIM Output clear enable
1754:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   *     @arg TIM_OCClear_Disable: TIM Output clear disable
1755:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * @retval None
1756:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   */
1757:../stm32f10x_fwlib/src/stm32f10x_tim.c **** void TIM_ClearOC3Ref(TIM_TypeDef* TIMx, uint16_t TIM_OCClear)
1758:../stm32f10x_fwlib/src/stm32f10x_tim.c **** {
1759:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   uint16_t tmpccmr2 = 0;
1760:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Check the parameters */
1761:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   assert_param(IS_TIM_LIST3_PERIPH(TIMx));
1762:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   assert_param(IS_TIM_OCCLEAR_STATE(TIM_OCClear));
1763:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   tmpccmr2 = TIMx->CCMR2;
1764:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Reset the OC3CE Bit */
1765:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   tmpccmr2 &= (uint16_t)~((uint16_t)TIM_CCMR2_OC3CE);
1766:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Enable or Disable the Output Compare Clear Bit */
1767:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   tmpccmr2 |= TIM_OCClear;
1768:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Write to TIMx CCMR2 register */
1769:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   TIMx->CCMR2 = tmpccmr2;
1770:../stm32f10x_fwlib/src/stm32f10x_tim.c **** }
1771:../stm32f10x_fwlib/src/stm32f10x_tim.c **** 
1772:../stm32f10x_fwlib/src/stm32f10x_tim.c **** /**
1773:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * @brief  Clears or safeguards the OCREF4 signal on an external event
1774:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * @param  TIMx: where x can be  1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
1775:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * @param  TIM_OCClear: new state of the Output Compare Clear Enable Bit.
1776:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   *   This parameter can be one of the following values:
1777:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   *     @arg TIM_OCClear_Enable: TIM Output clear enable
1778:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   *     @arg TIM_OCClear_Disable: TIM Output clear disable
1779:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * @retval None
1780:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   */
1781:../stm32f10x_fwlib/src/stm32f10x_tim.c **** void TIM_ClearOC4Ref(TIM_TypeDef* TIMx, uint16_t TIM_OCClear)
1782:../stm32f10x_fwlib/src/stm32f10x_tim.c **** {
1783:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   uint16_t tmpccmr2 = 0;
1784:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Check the parameters */
1785:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   assert_param(IS_TIM_LIST3_PERIPH(TIMx));
1786:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   assert_param(IS_TIM_OCCLEAR_STATE(TIM_OCClear));
1787:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   tmpccmr2 = TIMx->CCMR2;
1788:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Reset the OC4CE Bit */
1789:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   tmpccmr2 &= (uint16_t)~((uint16_t)TIM_CCMR2_OC4CE);
1790:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Enable or Disable the Output Compare Clear Bit */
1791:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   tmpccmr2 |= (uint16_t)(TIM_OCClear << 8);
1792:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Write to TIMx CCMR2 register */
1793:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   TIMx->CCMR2 = tmpccmr2;
1794:../stm32f10x_fwlib/src/stm32f10x_tim.c **** }
1795:../stm32f10x_fwlib/src/stm32f10x_tim.c **** 
1796:../stm32f10x_fwlib/src/stm32f10x_tim.c **** /**
1797:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * @brief  Configures the TIMx channel 1 polarity.
1798:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * @param  TIMx: where x can be 1 to 17 except 6 and 7 to select the TIM peripheral.
1799:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * @param  TIM_OCPolarity: specifies the OC1 Polarity
ARM GAS  C:\Users\28470\AppData\Local\Temp\ccXqX3Ed.s 			page 33


1800:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   *   This parameter can be one of the following values:
1801:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   *     @arg TIM_OCPolarity_High: Output Compare active high
1802:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   *     @arg TIM_OCPolarity_Low: Output Compare active low
1803:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * @retval None
1804:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   */
1805:../stm32f10x_fwlib/src/stm32f10x_tim.c **** void TIM_OC1PolarityConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPolarity)
1806:../stm32f10x_fwlib/src/stm32f10x_tim.c **** {
1807:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   uint16_t tmpccer = 0;
1808:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Check the parameters */
1809:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   assert_param(IS_TIM_LIST8_PERIPH(TIMx));
1810:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   assert_param(IS_TIM_OC_POLARITY(TIM_OCPolarity));
1811:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   tmpccer = TIMx->CCER;
1812:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Set or Reset the CC1P Bit */
1813:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   tmpccer &= (uint16_t)~((uint16_t)TIM_CCER_CC1P);
1814:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   tmpccer |= TIM_OCPolarity;
1815:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Write to TIMx CCER register */
1816:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   TIMx->CCER = tmpccer;
1817:../stm32f10x_fwlib/src/stm32f10x_tim.c **** }
1818:../stm32f10x_fwlib/src/stm32f10x_tim.c **** 
1819:../stm32f10x_fwlib/src/stm32f10x_tim.c **** /**
1820:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * @brief  Configures the TIMx Channel 1N polarity.
1821:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * @param  TIMx: where x can be 1, 8, 15, 16 or 17 to select the TIM peripheral.
1822:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * @param  TIM_OCNPolarity: specifies the OC1N Polarity
1823:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   *   This parameter can be one of the following values:
1824:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   *     @arg TIM_OCNPolarity_High: Output Compare active high
1825:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   *     @arg TIM_OCNPolarity_Low: Output Compare active low
1826:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * @retval None
1827:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   */
1828:../stm32f10x_fwlib/src/stm32f10x_tim.c **** void TIM_OC1NPolarityConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCNPolarity)
1829:../stm32f10x_fwlib/src/stm32f10x_tim.c **** {
1830:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   uint16_t tmpccer = 0;
1831:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Check the parameters */
1832:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   assert_param(IS_TIM_LIST2_PERIPH(TIMx));
1833:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   assert_param(IS_TIM_OCN_POLARITY(TIM_OCNPolarity));
1834:../stm32f10x_fwlib/src/stm32f10x_tim.c ****    
1835:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   tmpccer = TIMx->CCER;
1836:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Set or Reset the CC1NP Bit */
1837:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   tmpccer &= (uint16_t)~((uint16_t)TIM_CCER_CC1NP);
1838:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   tmpccer |= TIM_OCNPolarity;
1839:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Write to TIMx CCER register */
1840:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   TIMx->CCER = tmpccer;
1841:../stm32f10x_fwlib/src/stm32f10x_tim.c **** }
1842:../stm32f10x_fwlib/src/stm32f10x_tim.c **** 
1843:../stm32f10x_fwlib/src/stm32f10x_tim.c **** /**
1844:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * @brief  Configures the TIMx channel 2 polarity.
1845:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * @param  TIMx: where x can be 1, 2, 3, 4, 5, 8, 9, 12 or 15 to select the TIM peripheral.
1846:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * @param  TIM_OCPolarity: specifies the OC2 Polarity
1847:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   *   This parameter can be one of the following values:
1848:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   *     @arg TIM_OCPolarity_High: Output Compare active high
1849:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   *     @arg TIM_OCPolarity_Low: Output Compare active low
1850:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * @retval None
1851:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   */
1852:../stm32f10x_fwlib/src/stm32f10x_tim.c **** void TIM_OC2PolarityConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPolarity)
1853:../stm32f10x_fwlib/src/stm32f10x_tim.c **** {
1854:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   uint16_t tmpccer = 0;
1855:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Check the parameters */
1856:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   assert_param(IS_TIM_LIST6_PERIPH(TIMx));
ARM GAS  C:\Users\28470\AppData\Local\Temp\ccXqX3Ed.s 			page 34


1857:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   assert_param(IS_TIM_OC_POLARITY(TIM_OCPolarity));
1858:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   tmpccer = TIMx->CCER;
1859:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Set or Reset the CC2P Bit */
1860:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   tmpccer &= (uint16_t)~((uint16_t)TIM_CCER_CC2P);
1861:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   tmpccer |= (uint16_t)(TIM_OCPolarity << 4);
1862:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Write to TIMx CCER register */
1863:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   TIMx->CCER = tmpccer;
1864:../stm32f10x_fwlib/src/stm32f10x_tim.c **** }
1865:../stm32f10x_fwlib/src/stm32f10x_tim.c **** 
1866:../stm32f10x_fwlib/src/stm32f10x_tim.c **** /**
1867:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * @brief  Configures the TIMx Channel 2N polarity.
1868:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * @param  TIMx: where x can be 1 or 8 to select the TIM peripheral.
1869:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * @param  TIM_OCNPolarity: specifies the OC2N Polarity
1870:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   *   This parameter can be one of the following values:
1871:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   *     @arg TIM_OCNPolarity_High: Output Compare active high
1872:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   *     @arg TIM_OCNPolarity_Low: Output Compare active low
1873:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * @retval None
1874:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   */
1875:../stm32f10x_fwlib/src/stm32f10x_tim.c **** void TIM_OC2NPolarityConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCNPolarity)
1876:../stm32f10x_fwlib/src/stm32f10x_tim.c **** {
1877:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   uint16_t tmpccer = 0;
1878:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Check the parameters */
1879:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   assert_param(IS_TIM_LIST1_PERIPH(TIMx));
1880:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   assert_param(IS_TIM_OCN_POLARITY(TIM_OCNPolarity));
1881:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   
1882:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   tmpccer = TIMx->CCER;
1883:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Set or Reset the CC2NP Bit */
1884:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   tmpccer &= (uint16_t)~((uint16_t)TIM_CCER_CC2NP);
1885:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   tmpccer |= (uint16_t)(TIM_OCNPolarity << 4);
1886:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Write to TIMx CCER register */
1887:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   TIMx->CCER = tmpccer;
1888:../stm32f10x_fwlib/src/stm32f10x_tim.c **** }
1889:../stm32f10x_fwlib/src/stm32f10x_tim.c **** 
1890:../stm32f10x_fwlib/src/stm32f10x_tim.c **** /**
1891:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * @brief  Configures the TIMx channel 3 polarity.
1892:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * @param  TIMx: where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
1893:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * @param  TIM_OCPolarity: specifies the OC3 Polarity
1894:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   *   This parameter can be one of the following values:
1895:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   *     @arg TIM_OCPolarity_High: Output Compare active high
1896:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   *     @arg TIM_OCPolarity_Low: Output Compare active low
1897:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * @retval None
1898:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   */
1899:../stm32f10x_fwlib/src/stm32f10x_tim.c **** void TIM_OC3PolarityConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPolarity)
1900:../stm32f10x_fwlib/src/stm32f10x_tim.c **** {
1901:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   uint16_t tmpccer = 0;
1902:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Check the parameters */
1903:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   assert_param(IS_TIM_LIST3_PERIPH(TIMx));
1904:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   assert_param(IS_TIM_OC_POLARITY(TIM_OCPolarity));
1905:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   tmpccer = TIMx->CCER;
1906:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Set or Reset the CC3P Bit */
1907:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   tmpccer &= (uint16_t)~((uint16_t)TIM_CCER_CC3P);
1908:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   tmpccer |= (uint16_t)(TIM_OCPolarity << 8);
1909:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Write to TIMx CCER register */
1910:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   TIMx->CCER = tmpccer;
1911:../stm32f10x_fwlib/src/stm32f10x_tim.c **** }
1912:../stm32f10x_fwlib/src/stm32f10x_tim.c **** 
1913:../stm32f10x_fwlib/src/stm32f10x_tim.c **** /**
ARM GAS  C:\Users\28470\AppData\Local\Temp\ccXqX3Ed.s 			page 35


1914:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * @brief  Configures the TIMx Channel 3N polarity.
1915:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * @param  TIMx: where x can be 1 or 8 to select the TIM peripheral.
1916:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * @param  TIM_OCNPolarity: specifies the OC3N Polarity
1917:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   *   This parameter can be one of the following values:
1918:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   *     @arg TIM_OCNPolarity_High: Output Compare active high
1919:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   *     @arg TIM_OCNPolarity_Low: Output Compare active low
1920:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * @retval None
1921:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   */
1922:../stm32f10x_fwlib/src/stm32f10x_tim.c **** void TIM_OC3NPolarityConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCNPolarity)
1923:../stm32f10x_fwlib/src/stm32f10x_tim.c **** {
1924:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   uint16_t tmpccer = 0;
1925:../stm32f10x_fwlib/src/stm32f10x_tim.c ****  
1926:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Check the parameters */
1927:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   assert_param(IS_TIM_LIST1_PERIPH(TIMx));
1928:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   assert_param(IS_TIM_OCN_POLARITY(TIM_OCNPolarity));
1929:../stm32f10x_fwlib/src/stm32f10x_tim.c ****     
1930:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   tmpccer = TIMx->CCER;
1931:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Set or Reset the CC3NP Bit */
1932:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   tmpccer &= (uint16_t)~((uint16_t)TIM_CCER_CC3NP);
1933:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   tmpccer |= (uint16_t)(TIM_OCNPolarity << 8);
1934:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Write to TIMx CCER register */
1935:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   TIMx->CCER = tmpccer;
1936:../stm32f10x_fwlib/src/stm32f10x_tim.c **** }
1937:../stm32f10x_fwlib/src/stm32f10x_tim.c **** 
1938:../stm32f10x_fwlib/src/stm32f10x_tim.c **** /**
1939:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * @brief  Configures the TIMx channel 4 polarity.
1940:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * @param  TIMx: where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
1941:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * @param  TIM_OCPolarity: specifies the OC4 Polarity
1942:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   *   This parameter can be one of the following values:
1943:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   *     @arg TIM_OCPolarity_High: Output Compare active high
1944:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   *     @arg TIM_OCPolarity_Low: Output Compare active low
1945:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * @retval None
1946:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   */
1947:../stm32f10x_fwlib/src/stm32f10x_tim.c **** void TIM_OC4PolarityConfig(TIM_TypeDef* TIMx, uint16_t TIM_OCPolarity)
1948:../stm32f10x_fwlib/src/stm32f10x_tim.c **** {
1949:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   uint16_t tmpccer = 0;
1950:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Check the parameters */
1951:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   assert_param(IS_TIM_LIST3_PERIPH(TIMx));
1952:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   assert_param(IS_TIM_OC_POLARITY(TIM_OCPolarity));
1953:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   tmpccer = TIMx->CCER;
1954:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Set or Reset the CC4P Bit */
1955:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   tmpccer &= (uint16_t)~((uint16_t)TIM_CCER_CC4P);
1956:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   tmpccer |= (uint16_t)(TIM_OCPolarity << 12);
1957:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Write to TIMx CCER register */
1958:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   TIMx->CCER = tmpccer;
1959:../stm32f10x_fwlib/src/stm32f10x_tim.c **** }
1960:../stm32f10x_fwlib/src/stm32f10x_tim.c **** 
1961:../stm32f10x_fwlib/src/stm32f10x_tim.c **** /**
1962:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * @brief  Enables or disables the TIM Capture Compare Channel x.
1963:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * @param  TIMx: where x can be 1 to 17 except 6 and 7 to select the TIM peripheral.
1964:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * @param  TIM_Channel: specifies the TIM Channel
1965:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   *   This parameter can be one of the following values:
1966:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   *     @arg TIM_Channel_1: TIM Channel 1
1967:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   *     @arg TIM_Channel_2: TIM Channel 2
1968:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   *     @arg TIM_Channel_3: TIM Channel 3
1969:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   *     @arg TIM_Channel_4: TIM Channel 4
1970:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * @param  TIM_CCx: specifies the TIM Channel CCxE bit new state.
ARM GAS  C:\Users\28470\AppData\Local\Temp\ccXqX3Ed.s 			page 36


1971:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   *   This parameter can be: TIM_CCx_Enable or TIM_CCx_Disable. 
1972:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * @retval None
1973:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   */
1974:../stm32f10x_fwlib/src/stm32f10x_tim.c **** void TIM_CCxCmd(TIM_TypeDef* TIMx, uint16_t TIM_Channel, uint16_t TIM_CCx)
1975:../stm32f10x_fwlib/src/stm32f10x_tim.c **** {
1976:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   uint16_t tmp = 0;
1977:../stm32f10x_fwlib/src/stm32f10x_tim.c **** 
1978:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Check the parameters */
1979:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   assert_param(IS_TIM_LIST8_PERIPH(TIMx));
1980:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   assert_param(IS_TIM_CHANNEL(TIM_Channel));
1981:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   assert_param(IS_TIM_CCX(TIM_CCx));
1982:../stm32f10x_fwlib/src/stm32f10x_tim.c **** 
1983:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   tmp = CCER_CCE_Set << TIM_Channel;
1984:../stm32f10x_fwlib/src/stm32f10x_tim.c **** 
1985:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Reset the CCxE Bit */
1986:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   TIMx->CCER &= (uint16_t)~ tmp;
1987:../stm32f10x_fwlib/src/stm32f10x_tim.c **** 
1988:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Set or reset the CCxE Bit */ 
1989:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   TIMx->CCER |=  (uint16_t)(TIM_CCx << TIM_Channel);
1990:../stm32f10x_fwlib/src/stm32f10x_tim.c **** }
1991:../stm32f10x_fwlib/src/stm32f10x_tim.c **** 
1992:../stm32f10x_fwlib/src/stm32f10x_tim.c **** /**
1993:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * @brief  Enables or disables the TIM Capture Compare Channel xN.
1994:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * @param  TIMx: where x can be 1, 8, 15, 16 or 17 to select the TIM peripheral.
1995:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * @param  TIM_Channel: specifies the TIM Channel
1996:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   *   This parameter can be one of the following values:
1997:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   *     @arg TIM_Channel_1: TIM Channel 1
1998:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   *     @arg TIM_Channel_2: TIM Channel 2
1999:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   *     @arg TIM_Channel_3: TIM Channel 3
2000:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * @param  TIM_CCxN: specifies the TIM Channel CCxNE bit new state.
2001:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   *   This parameter can be: TIM_CCxN_Enable or TIM_CCxN_Disable. 
2002:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * @retval None
2003:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   */
2004:../stm32f10x_fwlib/src/stm32f10x_tim.c **** void TIM_CCxNCmd(TIM_TypeDef* TIMx, uint16_t TIM_Channel, uint16_t TIM_CCxN)
2005:../stm32f10x_fwlib/src/stm32f10x_tim.c **** {
2006:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   uint16_t tmp = 0;
2007:../stm32f10x_fwlib/src/stm32f10x_tim.c **** 
2008:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Check the parameters */
2009:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   assert_param(IS_TIM_LIST2_PERIPH(TIMx));
2010:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   assert_param(IS_TIM_COMPLEMENTARY_CHANNEL(TIM_Channel));
2011:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   assert_param(IS_TIM_CCXN(TIM_CCxN));
2012:../stm32f10x_fwlib/src/stm32f10x_tim.c **** 
2013:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   tmp = CCER_CCNE_Set << TIM_Channel;
2014:../stm32f10x_fwlib/src/stm32f10x_tim.c **** 
2015:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Reset the CCxNE Bit */
2016:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   TIMx->CCER &= (uint16_t) ~tmp;
2017:../stm32f10x_fwlib/src/stm32f10x_tim.c **** 
2018:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Set or reset the CCxNE Bit */ 
2019:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   TIMx->CCER |=  (uint16_t)(TIM_CCxN << TIM_Channel);
2020:../stm32f10x_fwlib/src/stm32f10x_tim.c **** }
2021:../stm32f10x_fwlib/src/stm32f10x_tim.c **** 
2022:../stm32f10x_fwlib/src/stm32f10x_tim.c **** /**
2023:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * @brief  Selects the TIM Output Compare Mode.
2024:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * @note   This function disables the selected channel before changing the Output
2025:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   *         Compare Mode.
2026:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   *         User has to enable this channel using TIM_CCxCmd and TIM_CCxNCmd functions.
2027:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * @param  TIMx: where x can be 1 to 17 except 6 and 7 to select the TIM peripheral.
ARM GAS  C:\Users\28470\AppData\Local\Temp\ccXqX3Ed.s 			page 37


2028:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * @param  TIM_Channel: specifies the TIM Channel
2029:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   *   This parameter can be one of the following values:
2030:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   *     @arg TIM_Channel_1: TIM Channel 1
2031:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   *     @arg TIM_Channel_2: TIM Channel 2
2032:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   *     @arg TIM_Channel_3: TIM Channel 3
2033:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   *     @arg TIM_Channel_4: TIM Channel 4
2034:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * @param  TIM_OCMode: specifies the TIM Output Compare Mode.
2035:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   *   This parameter can be one of the following values:
2036:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   *     @arg TIM_OCMode_Timing
2037:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   *     @arg TIM_OCMode_Active
2038:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   *     @arg TIM_OCMode_Toggle
2039:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   *     @arg TIM_OCMode_PWM1
2040:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   *     @arg TIM_OCMode_PWM2
2041:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   *     @arg TIM_ForcedAction_Active
2042:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   *     @arg TIM_ForcedAction_InActive
2043:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * @retval None
2044:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   */
2045:../stm32f10x_fwlib/src/stm32f10x_tim.c **** void TIM_SelectOCxM(TIM_TypeDef* TIMx, uint16_t TIM_Channel, uint16_t TIM_OCMode)
2046:../stm32f10x_fwlib/src/stm32f10x_tim.c **** {
2047:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   uint32_t tmp = 0;
2048:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   uint16_t tmp1 = 0;
2049:../stm32f10x_fwlib/src/stm32f10x_tim.c **** 
2050:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Check the parameters */
2051:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   assert_param(IS_TIM_LIST8_PERIPH(TIMx));
2052:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   assert_param(IS_TIM_CHANNEL(TIM_Channel));
2053:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   assert_param(IS_TIM_OCM(TIM_OCMode));
2054:../stm32f10x_fwlib/src/stm32f10x_tim.c **** 
2055:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   tmp = (uint32_t) TIMx;
2056:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   tmp += CCMR_Offset;
2057:../stm32f10x_fwlib/src/stm32f10x_tim.c **** 
2058:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   tmp1 = CCER_CCE_Set << (uint16_t)TIM_Channel;
2059:../stm32f10x_fwlib/src/stm32f10x_tim.c **** 
2060:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Disable the Channel: Reset the CCxE Bit */
2061:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   TIMx->CCER &= (uint16_t) ~tmp1;
2062:../stm32f10x_fwlib/src/stm32f10x_tim.c **** 
2063:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   if((TIM_Channel == TIM_Channel_1) ||(TIM_Channel == TIM_Channel_3))
2064:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   {
2065:../stm32f10x_fwlib/src/stm32f10x_tim.c ****     tmp += (TIM_Channel>>1);
2066:../stm32f10x_fwlib/src/stm32f10x_tim.c **** 
2067:../stm32f10x_fwlib/src/stm32f10x_tim.c ****     /* Reset the OCxM bits in the CCMRx register */
2068:../stm32f10x_fwlib/src/stm32f10x_tim.c ****     *(__IO uint32_t *) tmp &= (uint32_t)~((uint32_t)TIM_CCMR1_OC1M);
2069:../stm32f10x_fwlib/src/stm32f10x_tim.c ****    
2070:../stm32f10x_fwlib/src/stm32f10x_tim.c ****     /* Configure the OCxM bits in the CCMRx register */
2071:../stm32f10x_fwlib/src/stm32f10x_tim.c ****     *(__IO uint32_t *) tmp |= TIM_OCMode;
2072:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   }
2073:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   else
2074:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   {
2075:../stm32f10x_fwlib/src/stm32f10x_tim.c ****     tmp += (uint16_t)(TIM_Channel - (uint16_t)4)>> (uint16_t)1;
2076:../stm32f10x_fwlib/src/stm32f10x_tim.c **** 
2077:../stm32f10x_fwlib/src/stm32f10x_tim.c ****     /* Reset the OCxM bits in the CCMRx register */
2078:../stm32f10x_fwlib/src/stm32f10x_tim.c ****     *(__IO uint32_t *) tmp &= (uint32_t)~((uint32_t)TIM_CCMR1_OC2M);
2079:../stm32f10x_fwlib/src/stm32f10x_tim.c ****     
2080:../stm32f10x_fwlib/src/stm32f10x_tim.c ****     /* Configure the OCxM bits in the CCMRx register */
2081:../stm32f10x_fwlib/src/stm32f10x_tim.c ****     *(__IO uint32_t *) tmp |= (uint16_t)(TIM_OCMode << 8);
2082:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   }
2083:../stm32f10x_fwlib/src/stm32f10x_tim.c **** }
2084:../stm32f10x_fwlib/src/stm32f10x_tim.c **** 
ARM GAS  C:\Users\28470\AppData\Local\Temp\ccXqX3Ed.s 			page 38


2085:../stm32f10x_fwlib/src/stm32f10x_tim.c **** /**
2086:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * @brief  Enables or Disables the TIMx Update event.
2087:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * @param  TIMx: where x can be 1 to 17 to select the TIM peripheral.
2088:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * @param  NewState: new state of the TIMx UDIS bit
2089:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   *   This parameter can be: ENABLE or DISABLE.
2090:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * @retval None
2091:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   */
2092:../stm32f10x_fwlib/src/stm32f10x_tim.c **** void TIM_UpdateDisableConfig(TIM_TypeDef* TIMx, FunctionalState NewState)
2093:../stm32f10x_fwlib/src/stm32f10x_tim.c **** {
2094:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Check the parameters */
2095:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   assert_param(IS_TIM_ALL_PERIPH(TIMx));
2096:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
2097:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   if (NewState != DISABLE)
2098:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   {
2099:../stm32f10x_fwlib/src/stm32f10x_tim.c ****     /* Set the Update Disable Bit */
2100:../stm32f10x_fwlib/src/stm32f10x_tim.c ****     TIMx->CR1 |= TIM_CR1_UDIS;
2101:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   }
2102:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   else
2103:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   {
2104:../stm32f10x_fwlib/src/stm32f10x_tim.c ****     /* Reset the Update Disable Bit */
2105:../stm32f10x_fwlib/src/stm32f10x_tim.c ****     TIMx->CR1 &= (uint16_t)~((uint16_t)TIM_CR1_UDIS);
2106:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   }
2107:../stm32f10x_fwlib/src/stm32f10x_tim.c **** }
2108:../stm32f10x_fwlib/src/stm32f10x_tim.c **** 
2109:../stm32f10x_fwlib/src/stm32f10x_tim.c **** /**
2110:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * @brief  Configures the TIMx Update Request Interrupt source.
2111:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * @param  TIMx: where x can be 1 to 17 to select the TIM peripheral.
2112:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * @param  TIM_UpdateSource: specifies the Update source.
2113:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   *   This parameter can be one of the following values:
2114:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   *     @arg TIM_UpdateSource_Regular: Source of update is the counter overflow/underflow
2115:../stm32f10x_fwlib/src/stm32f10x_tim.c ****                                        or the setting of UG bit, or an update generation
2116:../stm32f10x_fwlib/src/stm32f10x_tim.c ****                                        through the slave mode controller.
2117:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   *     @arg TIM_UpdateSource_Global: Source of update is counter overflow/underflow.
2118:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * @retval None
2119:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   */
2120:../stm32f10x_fwlib/src/stm32f10x_tim.c **** void TIM_UpdateRequestConfig(TIM_TypeDef* TIMx, uint16_t TIM_UpdateSource)
2121:../stm32f10x_fwlib/src/stm32f10x_tim.c **** {
2122:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Check the parameters */
2123:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   assert_param(IS_TIM_ALL_PERIPH(TIMx));
2124:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   assert_param(IS_TIM_UPDATE_SOURCE(TIM_UpdateSource));
2125:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   if (TIM_UpdateSource != TIM_UpdateSource_Global)
2126:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   {
2127:../stm32f10x_fwlib/src/stm32f10x_tim.c ****     /* Set the URS Bit */
2128:../stm32f10x_fwlib/src/stm32f10x_tim.c ****     TIMx->CR1 |= TIM_CR1_URS;
2129:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   }
2130:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   else
2131:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   {
2132:../stm32f10x_fwlib/src/stm32f10x_tim.c ****     /* Reset the URS Bit */
2133:../stm32f10x_fwlib/src/stm32f10x_tim.c ****     TIMx->CR1 &= (uint16_t)~((uint16_t)TIM_CR1_URS);
2134:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   }
2135:../stm32f10x_fwlib/src/stm32f10x_tim.c **** }
2136:../stm32f10x_fwlib/src/stm32f10x_tim.c **** 
2137:../stm32f10x_fwlib/src/stm32f10x_tim.c **** /**
2138:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * @brief  Enables or disables the TIMx's Hall sensor interface.
2139:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * @param  TIMx: where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
2140:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * @param  NewState: new state of the TIMx Hall sensor interface.
2141:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   *   This parameter can be: ENABLE or DISABLE.
ARM GAS  C:\Users\28470\AppData\Local\Temp\ccXqX3Ed.s 			page 39


2142:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * @retval None
2143:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   */
2144:../stm32f10x_fwlib/src/stm32f10x_tim.c **** void TIM_SelectHallSensor(TIM_TypeDef* TIMx, FunctionalState NewState)
2145:../stm32f10x_fwlib/src/stm32f10x_tim.c **** {
2146:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Check the parameters */
2147:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   assert_param(IS_TIM_LIST6_PERIPH(TIMx));
2148:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
2149:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   if (NewState != DISABLE)
2150:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   {
2151:../stm32f10x_fwlib/src/stm32f10x_tim.c ****     /* Set the TI1S Bit */
2152:../stm32f10x_fwlib/src/stm32f10x_tim.c ****     TIMx->CR2 |= TIM_CR2_TI1S;
2153:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   }
2154:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   else
2155:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   {
2156:../stm32f10x_fwlib/src/stm32f10x_tim.c ****     /* Reset the TI1S Bit */
2157:../stm32f10x_fwlib/src/stm32f10x_tim.c ****     TIMx->CR2 &= (uint16_t)~((uint16_t)TIM_CR2_TI1S);
2158:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   }
2159:../stm32f10x_fwlib/src/stm32f10x_tim.c **** }
2160:../stm32f10x_fwlib/src/stm32f10x_tim.c **** 
2161:../stm32f10x_fwlib/src/stm32f10x_tim.c **** /**
2162:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * @brief  Selects the TIMx's One Pulse Mode.
2163:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * @param  TIMx: where x can be 1 to 17 to select the TIM peripheral.
2164:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * @param  TIM_OPMode: specifies the OPM Mode to be used.
2165:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   *   This parameter can be one of the following values:
2166:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   *     @arg TIM_OPMode_Single
2167:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   *     @arg TIM_OPMode_Repetitive
2168:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * @retval None
2169:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   */
2170:../stm32f10x_fwlib/src/stm32f10x_tim.c **** void TIM_SelectOnePulseMode(TIM_TypeDef* TIMx, uint16_t TIM_OPMode)
2171:../stm32f10x_fwlib/src/stm32f10x_tim.c **** {
2172:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Check the parameters */
2173:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   assert_param(IS_TIM_ALL_PERIPH(TIMx));
2174:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   assert_param(IS_TIM_OPM_MODE(TIM_OPMode));
2175:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Reset the OPM Bit */
2176:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   TIMx->CR1 &= (uint16_t)~((uint16_t)TIM_CR1_OPM);
2177:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Configure the OPM Mode */
2178:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   TIMx->CR1 |= TIM_OPMode;
2179:../stm32f10x_fwlib/src/stm32f10x_tim.c **** }
2180:../stm32f10x_fwlib/src/stm32f10x_tim.c **** 
2181:../stm32f10x_fwlib/src/stm32f10x_tim.c **** /**
2182:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * @brief  Selects the TIMx Trigger Output Mode.
2183:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * @param  TIMx: where x can be 1, 2, 3, 4, 5, 6, 7, 8, 9, 12 or 15 to select the TIM peripheral.
2184:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * @param  TIM_TRGOSource: specifies the Trigger Output source.
2185:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   *   This paramter can be one of the following values:
2186:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   *
2187:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   *  - For all TIMx
2188:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   *     @arg TIM_TRGOSource_Reset:  The UG bit in the TIM_EGR register is used as the trigger outpu
2189:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   *     @arg TIM_TRGOSource_Enable: The Counter Enable CEN is used as the trigger output (TRGO).
2190:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   *     @arg TIM_TRGOSource_Update: The update event is selected as the trigger output (TRGO).
2191:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   *
2192:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   *  - For all TIMx except TIM6 and TIM7
2193:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   *     @arg TIM_TRGOSource_OC1: The trigger output sends a positive pulse when the CC1IF flag
2194:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   *                              is to be set, as soon as a capture or compare match occurs (TRGO).
2195:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   *     @arg TIM_TRGOSource_OC1Ref: OC1REF signal is used as the trigger output (TRGO).
2196:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   *     @arg TIM_TRGOSource_OC2Ref: OC2REF signal is used as the trigger output (TRGO).
2197:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   *     @arg TIM_TRGOSource_OC3Ref: OC3REF signal is used as the trigger output (TRGO).
2198:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   *     @arg TIM_TRGOSource_OC4Ref: OC4REF signal is used as the trigger output (TRGO).
ARM GAS  C:\Users\28470\AppData\Local\Temp\ccXqX3Ed.s 			page 40


2199:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   *
2200:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * @retval None
2201:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   */
2202:../stm32f10x_fwlib/src/stm32f10x_tim.c **** void TIM_SelectOutputTrigger(TIM_TypeDef* TIMx, uint16_t TIM_TRGOSource)
2203:../stm32f10x_fwlib/src/stm32f10x_tim.c **** {
2204:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Check the parameters */
2205:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   assert_param(IS_TIM_LIST7_PERIPH(TIMx));
2206:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   assert_param(IS_TIM_TRGO_SOURCE(TIM_TRGOSource));
2207:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Reset the MMS Bits */
2208:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   TIMx->CR2 &= (uint16_t)~((uint16_t)TIM_CR2_MMS);
2209:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Select the TRGO source */
2210:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   TIMx->CR2 |=  TIM_TRGOSource;
2211:../stm32f10x_fwlib/src/stm32f10x_tim.c **** }
2212:../stm32f10x_fwlib/src/stm32f10x_tim.c **** 
2213:../stm32f10x_fwlib/src/stm32f10x_tim.c **** /**
2214:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * @brief  Selects the TIMx Slave Mode.
2215:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * @param  TIMx: where x can be 1, 2, 3, 4, 5, 8, 9, 12 or 15 to select the TIM peripheral.
2216:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * @param  TIM_SlaveMode: specifies the Timer Slave Mode.
2217:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   *   This parameter can be one of the following values:
2218:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   *     @arg TIM_SlaveMode_Reset: Rising edge of the selected trigger signal (TRGI) re-initializes
2219:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   *                               the counter and triggers an update of the registers.
2220:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   *     @arg TIM_SlaveMode_Gated:     The counter clock is enabled when the trigger signal (TRGI) i
2221:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   *     @arg TIM_SlaveMode_Trigger:   The counter starts at a rising edge of the trigger TRGI.
2222:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   *     @arg TIM_SlaveMode_External1: Rising edges of the selected trigger (TRGI) clock the counter
2223:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * @retval None
2224:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   */
2225:../stm32f10x_fwlib/src/stm32f10x_tim.c **** void TIM_SelectSlaveMode(TIM_TypeDef* TIMx, uint16_t TIM_SlaveMode)
2226:../stm32f10x_fwlib/src/stm32f10x_tim.c **** {
2227:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Check the parameters */
2228:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   assert_param(IS_TIM_LIST6_PERIPH(TIMx));
2229:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   assert_param(IS_TIM_SLAVE_MODE(TIM_SlaveMode));
2230:../stm32f10x_fwlib/src/stm32f10x_tim.c ****  /* Reset the SMS Bits */
2231:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   TIMx->SMCR &= (uint16_t)~((uint16_t)TIM_SMCR_SMS);
2232:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Select the Slave Mode */
2233:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   TIMx->SMCR |= TIM_SlaveMode;
2234:../stm32f10x_fwlib/src/stm32f10x_tim.c **** }
2235:../stm32f10x_fwlib/src/stm32f10x_tim.c **** 
2236:../stm32f10x_fwlib/src/stm32f10x_tim.c **** /**
2237:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * @brief  Sets or Resets the TIMx Master/Slave Mode.
2238:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * @param  TIMx: where x can be 1, 2, 3, 4, 5, 8, 9, 12 or 15 to select the TIM peripheral.
2239:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * @param  TIM_MasterSlaveMode: specifies the Timer Master Slave Mode.
2240:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   *   This parameter can be one of the following values:
2241:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   *     @arg TIM_MasterSlaveMode_Enable: synchronization between the current timer
2242:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   *                                      and its slaves (through TRGO).
2243:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   *     @arg TIM_MasterSlaveMode_Disable: No action
2244:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * @retval None
2245:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   */
2246:../stm32f10x_fwlib/src/stm32f10x_tim.c **** void TIM_SelectMasterSlaveMode(TIM_TypeDef* TIMx, uint16_t TIM_MasterSlaveMode)
2247:../stm32f10x_fwlib/src/stm32f10x_tim.c **** {
2248:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Check the parameters */
2249:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   assert_param(IS_TIM_LIST6_PERIPH(TIMx));
2250:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   assert_param(IS_TIM_MSM_STATE(TIM_MasterSlaveMode));
2251:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Reset the MSM Bit */
2252:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   TIMx->SMCR &= (uint16_t)~((uint16_t)TIM_SMCR_MSM);
2253:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   
2254:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Set or Reset the MSM Bit */
2255:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   TIMx->SMCR |= TIM_MasterSlaveMode;
ARM GAS  C:\Users\28470\AppData\Local\Temp\ccXqX3Ed.s 			page 41


2256:../stm32f10x_fwlib/src/stm32f10x_tim.c **** }
2257:../stm32f10x_fwlib/src/stm32f10x_tim.c **** 
2258:../stm32f10x_fwlib/src/stm32f10x_tim.c **** /**
2259:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * @brief  Sets the TIMx Counter Register value
2260:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * @param  TIMx: where x can be 1 to 17 to select the TIM peripheral.
2261:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * @param  Counter: specifies the Counter register new value.
2262:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * @retval None
2263:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   */
2264:../stm32f10x_fwlib/src/stm32f10x_tim.c **** void TIM_SetCounter(TIM_TypeDef* TIMx, uint16_t Counter)
2265:../stm32f10x_fwlib/src/stm32f10x_tim.c **** {
2266:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Check the parameters */
2267:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   assert_param(IS_TIM_ALL_PERIPH(TIMx));
2268:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Set the Counter Register value */
2269:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   TIMx->CNT = Counter;
2270:../stm32f10x_fwlib/src/stm32f10x_tim.c **** }
2271:../stm32f10x_fwlib/src/stm32f10x_tim.c **** 
2272:../stm32f10x_fwlib/src/stm32f10x_tim.c **** /**
2273:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * @brief  Sets the TIMx Autoreload Register value
2274:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * @param  TIMx: where x can be 1 to 17 to select the TIM peripheral.
2275:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * @param  Autoreload: specifies the Autoreload register new value.
2276:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * @retval None
2277:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   */
2278:../stm32f10x_fwlib/src/stm32f10x_tim.c **** void TIM_SetAutoreload(TIM_TypeDef* TIMx, uint16_t Autoreload)
2279:../stm32f10x_fwlib/src/stm32f10x_tim.c **** {
2280:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Check the parameters */
2281:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   assert_param(IS_TIM_ALL_PERIPH(TIMx));
2282:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Set the Autoreload Register value */
2283:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   TIMx->ARR = Autoreload;
2284:../stm32f10x_fwlib/src/stm32f10x_tim.c **** }
2285:../stm32f10x_fwlib/src/stm32f10x_tim.c **** 
2286:../stm32f10x_fwlib/src/stm32f10x_tim.c **** /**
2287:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * @brief  Sets the TIMx Capture Compare1 Register value
2288:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * @param  TIMx: where x can be 1 to 17 except 6 and 7 to select the TIM peripheral.
2289:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * @param  Compare1: specifies the Capture Compare1 register new value.
2290:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * @retval None
2291:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   */
2292:../stm32f10x_fwlib/src/stm32f10x_tim.c **** void TIM_SetCompare1(TIM_TypeDef* TIMx, uint16_t Compare1)
2293:../stm32f10x_fwlib/src/stm32f10x_tim.c **** {
2294:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Check the parameters */
2295:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   assert_param(IS_TIM_LIST8_PERIPH(TIMx));
2296:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Set the Capture Compare1 Register value */
2297:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   TIMx->CCR1 = Compare1;
2298:../stm32f10x_fwlib/src/stm32f10x_tim.c **** }
2299:../stm32f10x_fwlib/src/stm32f10x_tim.c **** 
2300:../stm32f10x_fwlib/src/stm32f10x_tim.c **** /**
2301:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * @brief  Sets the TIMx Capture Compare2 Register value
2302:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * @param  TIMx: where x can be 1, 2, 3, 4, 5, 8, 9, 12 or 15 to select the TIM peripheral.
2303:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * @param  Compare2: specifies the Capture Compare2 register new value.
2304:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * @retval None
2305:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   */
2306:../stm32f10x_fwlib/src/stm32f10x_tim.c **** void TIM_SetCompare2(TIM_TypeDef* TIMx, uint16_t Compare2)
2307:../stm32f10x_fwlib/src/stm32f10x_tim.c **** {
2308:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Check the parameters */
2309:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   assert_param(IS_TIM_LIST6_PERIPH(TIMx));
2310:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Set the Capture Compare2 Register value */
2311:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   TIMx->CCR2 = Compare2;
2312:../stm32f10x_fwlib/src/stm32f10x_tim.c **** }
ARM GAS  C:\Users\28470\AppData\Local\Temp\ccXqX3Ed.s 			page 42


2313:../stm32f10x_fwlib/src/stm32f10x_tim.c **** 
2314:../stm32f10x_fwlib/src/stm32f10x_tim.c **** /**
2315:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * @brief  Sets the TIMx Capture Compare3 Register value
2316:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * @param  TIMx: where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
2317:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * @param  Compare3: specifies the Capture Compare3 register new value.
2318:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * @retval None
2319:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   */
2320:../stm32f10x_fwlib/src/stm32f10x_tim.c **** void TIM_SetCompare3(TIM_TypeDef* TIMx, uint16_t Compare3)
2321:../stm32f10x_fwlib/src/stm32f10x_tim.c **** {
2322:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Check the parameters */
2323:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   assert_param(IS_TIM_LIST3_PERIPH(TIMx));
2324:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Set the Capture Compare3 Register value */
2325:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   TIMx->CCR3 = Compare3;
2326:../stm32f10x_fwlib/src/stm32f10x_tim.c **** }
2327:../stm32f10x_fwlib/src/stm32f10x_tim.c **** 
2328:../stm32f10x_fwlib/src/stm32f10x_tim.c **** /**
2329:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * @brief  Sets the TIMx Capture Compare4 Register value
2330:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * @param  TIMx: where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
2331:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * @param  Compare4: specifies the Capture Compare4 register new value.
2332:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * @retval None
2333:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   */
2334:../stm32f10x_fwlib/src/stm32f10x_tim.c **** void TIM_SetCompare4(TIM_TypeDef* TIMx, uint16_t Compare4)
2335:../stm32f10x_fwlib/src/stm32f10x_tim.c **** {
2336:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Check the parameters */
2337:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   assert_param(IS_TIM_LIST3_PERIPH(TIMx));
2338:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Set the Capture Compare4 Register value */
2339:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   TIMx->CCR4 = Compare4;
2340:../stm32f10x_fwlib/src/stm32f10x_tim.c **** }
2341:../stm32f10x_fwlib/src/stm32f10x_tim.c **** 
2342:../stm32f10x_fwlib/src/stm32f10x_tim.c **** /**
2343:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * @brief  Sets the TIMx Input Capture 1 prescaler.
2344:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * @param  TIMx: where x can be 1 to 17 except 6 and 7 to select the TIM peripheral.
2345:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * @param  TIM_ICPSC: specifies the Input Capture1 prescaler new value.
2346:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   *   This parameter can be one of the following values:
2347:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   *     @arg TIM_ICPSC_DIV1: no prescaler
2348:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   *     @arg TIM_ICPSC_DIV2: capture is done once every 2 events
2349:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   *     @arg TIM_ICPSC_DIV4: capture is done once every 4 events
2350:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   *     @arg TIM_ICPSC_DIV8: capture is done once every 8 events
2351:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * @retval None
2352:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   */
2353:../stm32f10x_fwlib/src/stm32f10x_tim.c **** void TIM_SetIC1Prescaler(TIM_TypeDef* TIMx, uint16_t TIM_ICPSC)
2354:../stm32f10x_fwlib/src/stm32f10x_tim.c **** {
2355:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Check the parameters */
2356:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   assert_param(IS_TIM_LIST8_PERIPH(TIMx));
2357:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));
2358:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Reset the IC1PSC Bits */
2359:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   TIMx->CCMR1 &= (uint16_t)~((uint16_t)TIM_CCMR1_IC1PSC);
2360:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Set the IC1PSC value */
2361:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   TIMx->CCMR1 |= TIM_ICPSC;
2362:../stm32f10x_fwlib/src/stm32f10x_tim.c **** }
2363:../stm32f10x_fwlib/src/stm32f10x_tim.c **** 
2364:../stm32f10x_fwlib/src/stm32f10x_tim.c **** /**
2365:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * @brief  Sets the TIMx Input Capture 2 prescaler.
2366:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * @param  TIMx: where x can be 1, 2, 3, 4, 5, 8, 9, 12 or 15 to select the TIM peripheral.
2367:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * @param  TIM_ICPSC: specifies the Input Capture2 prescaler new value.
2368:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   *   This parameter can be one of the following values:
2369:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   *     @arg TIM_ICPSC_DIV1: no prescaler
ARM GAS  C:\Users\28470\AppData\Local\Temp\ccXqX3Ed.s 			page 43


2370:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   *     @arg TIM_ICPSC_DIV2: capture is done once every 2 events
2371:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   *     @arg TIM_ICPSC_DIV4: capture is done once every 4 events
2372:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   *     @arg TIM_ICPSC_DIV8: capture is done once every 8 events
2373:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * @retval None
2374:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   */
2375:../stm32f10x_fwlib/src/stm32f10x_tim.c **** void TIM_SetIC2Prescaler(TIM_TypeDef* TIMx, uint16_t TIM_ICPSC)
2376:../stm32f10x_fwlib/src/stm32f10x_tim.c **** {
2377:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Check the parameters */
2378:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   assert_param(IS_TIM_LIST6_PERIPH(TIMx));
2379:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));
2380:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Reset the IC2PSC Bits */
2381:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   TIMx->CCMR1 &= (uint16_t)~((uint16_t)TIM_CCMR1_IC2PSC);
2382:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Set the IC2PSC value */
2383:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   TIMx->CCMR1 |= (uint16_t)(TIM_ICPSC << 8);
2384:../stm32f10x_fwlib/src/stm32f10x_tim.c **** }
2385:../stm32f10x_fwlib/src/stm32f10x_tim.c **** 
2386:../stm32f10x_fwlib/src/stm32f10x_tim.c **** /**
2387:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * @brief  Sets the TIMx Input Capture 3 prescaler.
2388:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * @param  TIMx: where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
2389:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * @param  TIM_ICPSC: specifies the Input Capture3 prescaler new value.
2390:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   *   This parameter can be one of the following values:
2391:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   *     @arg TIM_ICPSC_DIV1: no prescaler
2392:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   *     @arg TIM_ICPSC_DIV2: capture is done once every 2 events
2393:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   *     @arg TIM_ICPSC_DIV4: capture is done once every 4 events
2394:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   *     @arg TIM_ICPSC_DIV8: capture is done once every 8 events
2395:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * @retval None
2396:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   */
2397:../stm32f10x_fwlib/src/stm32f10x_tim.c **** void TIM_SetIC3Prescaler(TIM_TypeDef* TIMx, uint16_t TIM_ICPSC)
2398:../stm32f10x_fwlib/src/stm32f10x_tim.c **** {
2399:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Check the parameters */
2400:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   assert_param(IS_TIM_LIST3_PERIPH(TIMx));
2401:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));
2402:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Reset the IC3PSC Bits */
2403:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   TIMx->CCMR2 &= (uint16_t)~((uint16_t)TIM_CCMR2_IC3PSC);
2404:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Set the IC3PSC value */
2405:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   TIMx->CCMR2 |= TIM_ICPSC;
2406:../stm32f10x_fwlib/src/stm32f10x_tim.c **** }
2407:../stm32f10x_fwlib/src/stm32f10x_tim.c **** 
2408:../stm32f10x_fwlib/src/stm32f10x_tim.c **** /**
2409:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * @brief  Sets the TIMx Input Capture 4 prescaler.
2410:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * @param  TIMx: where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
2411:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * @param  TIM_ICPSC: specifies the Input Capture4 prescaler new value.
2412:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   *   This parameter can be one of the following values:
2413:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   *     @arg TIM_ICPSC_DIV1: no prescaler
2414:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   *     @arg TIM_ICPSC_DIV2: capture is done once every 2 events
2415:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   *     @arg TIM_ICPSC_DIV4: capture is done once every 4 events
2416:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   *     @arg TIM_ICPSC_DIV8: capture is done once every 8 events
2417:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * @retval None
2418:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   */
2419:../stm32f10x_fwlib/src/stm32f10x_tim.c **** void TIM_SetIC4Prescaler(TIM_TypeDef* TIMx, uint16_t TIM_ICPSC)
2420:../stm32f10x_fwlib/src/stm32f10x_tim.c **** {  
2421:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Check the parameters */
2422:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   assert_param(IS_TIM_LIST3_PERIPH(TIMx));
2423:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));
2424:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Reset the IC4PSC Bits */
2425:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   TIMx->CCMR2 &= (uint16_t)~((uint16_t)TIM_CCMR2_IC4PSC);
2426:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Set the IC4PSC value */
ARM GAS  C:\Users\28470\AppData\Local\Temp\ccXqX3Ed.s 			page 44


2427:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   TIMx->CCMR2 |= (uint16_t)(TIM_ICPSC << 8);
2428:../stm32f10x_fwlib/src/stm32f10x_tim.c **** }
2429:../stm32f10x_fwlib/src/stm32f10x_tim.c **** 
2430:../stm32f10x_fwlib/src/stm32f10x_tim.c **** /**
2431:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * @brief  Sets the TIMx Clock Division value.
2432:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * @param  TIMx: where x can be  1 to 17 except 6 and 7 to select 
2433:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   *   the TIM peripheral.
2434:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * @param  TIM_CKD: specifies the clock division value.
2435:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   *   This parameter can be one of the following value:
2436:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   *     @arg TIM_CKD_DIV1: TDTS = Tck_tim
2437:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   *     @arg TIM_CKD_DIV2: TDTS = 2*Tck_tim
2438:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   *     @arg TIM_CKD_DIV4: TDTS = 4*Tck_tim
2439:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * @retval None
2440:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   */
2441:../stm32f10x_fwlib/src/stm32f10x_tim.c **** void TIM_SetClockDivision(TIM_TypeDef* TIMx, uint16_t TIM_CKD)
2442:../stm32f10x_fwlib/src/stm32f10x_tim.c **** {
2443:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Check the parameters */
2444:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   assert_param(IS_TIM_LIST8_PERIPH(TIMx));
2445:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   assert_param(IS_TIM_CKD_DIV(TIM_CKD));
2446:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Reset the CKD Bits */
2447:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   TIMx->CR1 &= (uint16_t)~((uint16_t)TIM_CR1_CKD);
2448:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Set the CKD value */
2449:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   TIMx->CR1 |= TIM_CKD;
2450:../stm32f10x_fwlib/src/stm32f10x_tim.c **** }
2451:../stm32f10x_fwlib/src/stm32f10x_tim.c **** 
2452:../stm32f10x_fwlib/src/stm32f10x_tim.c **** /**
2453:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * @brief  Gets the TIMx Input Capture 1 value.
2454:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * @param  TIMx: where x can be 1 to 17 except 6 and 7 to select the TIM peripheral.
2455:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * @retval Capture Compare 1 Register value.
2456:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   */
2457:../stm32f10x_fwlib/src/stm32f10x_tim.c **** uint16_t TIM_GetCapture1(TIM_TypeDef* TIMx)
2458:../stm32f10x_fwlib/src/stm32f10x_tim.c **** {
2459:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Check the parameters */
2460:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   assert_param(IS_TIM_LIST8_PERIPH(TIMx));
2461:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Get the Capture 1 Register value */
2462:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   return TIMx->CCR1;
2463:../stm32f10x_fwlib/src/stm32f10x_tim.c **** }
2464:../stm32f10x_fwlib/src/stm32f10x_tim.c **** 
2465:../stm32f10x_fwlib/src/stm32f10x_tim.c **** /**
2466:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * @brief  Gets the TIMx Input Capture 2 value.
2467:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * @param  TIMx: where x can be 1, 2, 3, 4, 5, 8, 9, 12 or 15 to select the TIM peripheral.
2468:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * @retval Capture Compare 2 Register value.
2469:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   */
2470:../stm32f10x_fwlib/src/stm32f10x_tim.c **** uint16_t TIM_GetCapture2(TIM_TypeDef* TIMx)
2471:../stm32f10x_fwlib/src/stm32f10x_tim.c **** {
2472:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Check the parameters */
2473:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   assert_param(IS_TIM_LIST6_PERIPH(TIMx));
2474:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Get the Capture 2 Register value */
2475:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   return TIMx->CCR2;
2476:../stm32f10x_fwlib/src/stm32f10x_tim.c **** }
2477:../stm32f10x_fwlib/src/stm32f10x_tim.c **** 
2478:../stm32f10x_fwlib/src/stm32f10x_tim.c **** /**
2479:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * @brief  Gets the TIMx Input Capture 3 value.
2480:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * @param  TIMx: where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
2481:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * @retval Capture Compare 3 Register value.
2482:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   */
2483:../stm32f10x_fwlib/src/stm32f10x_tim.c **** uint16_t TIM_GetCapture3(TIM_TypeDef* TIMx)
ARM GAS  C:\Users\28470\AppData\Local\Temp\ccXqX3Ed.s 			page 45


2484:../stm32f10x_fwlib/src/stm32f10x_tim.c **** {
2485:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Check the parameters */
2486:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   assert_param(IS_TIM_LIST3_PERIPH(TIMx)); 
2487:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Get the Capture 3 Register value */
2488:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   return TIMx->CCR3;
2489:../stm32f10x_fwlib/src/stm32f10x_tim.c **** }
2490:../stm32f10x_fwlib/src/stm32f10x_tim.c **** 
2491:../stm32f10x_fwlib/src/stm32f10x_tim.c **** /**
2492:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * @brief  Gets the TIMx Input Capture 4 value.
2493:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * @param  TIMx: where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
2494:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * @retval Capture Compare 4 Register value.
2495:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   */
2496:../stm32f10x_fwlib/src/stm32f10x_tim.c **** uint16_t TIM_GetCapture4(TIM_TypeDef* TIMx)
2497:../stm32f10x_fwlib/src/stm32f10x_tim.c **** {
2498:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Check the parameters */
2499:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   assert_param(IS_TIM_LIST3_PERIPH(TIMx));
2500:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Get the Capture 4 Register value */
2501:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   return TIMx->CCR4;
2502:../stm32f10x_fwlib/src/stm32f10x_tim.c **** }
2503:../stm32f10x_fwlib/src/stm32f10x_tim.c **** 
2504:../stm32f10x_fwlib/src/stm32f10x_tim.c **** /**
2505:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * @brief  Gets the TIMx Counter value.
2506:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * @param  TIMx: where x can be 1 to 17 to select the TIM peripheral.
2507:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * @retval Counter Register value.
2508:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   */
2509:../stm32f10x_fwlib/src/stm32f10x_tim.c **** uint16_t TIM_GetCounter(TIM_TypeDef* TIMx)
2510:../stm32f10x_fwlib/src/stm32f10x_tim.c **** {
2511:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Check the parameters */
2512:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   assert_param(IS_TIM_ALL_PERIPH(TIMx));
2513:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Get the Counter Register value */
2514:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   return TIMx->CNT;
2515:../stm32f10x_fwlib/src/stm32f10x_tim.c **** }
2516:../stm32f10x_fwlib/src/stm32f10x_tim.c **** 
2517:../stm32f10x_fwlib/src/stm32f10x_tim.c **** /**
2518:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * @brief  Gets the TIMx Prescaler value.
2519:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * @param  TIMx: where x can be 1 to 17 to select the TIM peripheral.
2520:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * @retval Prescaler Register value.
2521:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   */
2522:../stm32f10x_fwlib/src/stm32f10x_tim.c **** uint16_t TIM_GetPrescaler(TIM_TypeDef* TIMx)
2523:../stm32f10x_fwlib/src/stm32f10x_tim.c **** {
2524:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Check the parameters */
2525:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   assert_param(IS_TIM_ALL_PERIPH(TIMx));
2526:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Get the Prescaler Register value */
2527:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   return TIMx->PSC;
2528:../stm32f10x_fwlib/src/stm32f10x_tim.c **** }
2529:../stm32f10x_fwlib/src/stm32f10x_tim.c **** 
2530:../stm32f10x_fwlib/src/stm32f10x_tim.c **** /**
2531:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * @brief  Checks whether the specified TIM flag is set or not.
2532:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * @param  TIMx: where x can be 1 to 17 to select the TIM peripheral.
2533:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * @param  TIM_FLAG: specifies the flag to check.
2534:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   *   This parameter can be one of the following values:
2535:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   *     @arg TIM_FLAG_Update: TIM update Flag
2536:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   *     @arg TIM_FLAG_CC1: TIM Capture Compare 1 Flag
2537:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   *     @arg TIM_FLAG_CC2: TIM Capture Compare 2 Flag
2538:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   *     @arg TIM_FLAG_CC3: TIM Capture Compare 3 Flag
2539:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   *     @arg TIM_FLAG_CC4: TIM Capture Compare 4 Flag
2540:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   *     @arg TIM_FLAG_COM: TIM Commutation Flag
ARM GAS  C:\Users\28470\AppData\Local\Temp\ccXqX3Ed.s 			page 46


2541:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   *     @arg TIM_FLAG_Trigger: TIM Trigger Flag
2542:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   *     @arg TIM_FLAG_Break: TIM Break Flag
2543:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   *     @arg TIM_FLAG_CC1OF: TIM Capture Compare 1 overcapture Flag
2544:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   *     @arg TIM_FLAG_CC2OF: TIM Capture Compare 2 overcapture Flag
2545:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   *     @arg TIM_FLAG_CC3OF: TIM Capture Compare 3 overcapture Flag
2546:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   *     @arg TIM_FLAG_CC4OF: TIM Capture Compare 4 overcapture Flag
2547:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * @note
2548:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   *   - TIM6 and TIM7 can have only one update flag. 
2549:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   *   - TIM9, TIM12 and TIM15 can have only TIM_FLAG_Update, TIM_FLAG_CC1,
2550:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   *      TIM_FLAG_CC2 or TIM_FLAG_Trigger. 
2551:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   *   - TIM10, TIM11, TIM13, TIM14, TIM16 and TIM17 can have TIM_FLAG_Update or TIM_FLAG_CC1.   
2552:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   *   - TIM_FLAG_Break is used only with TIM1, TIM8 and TIM15. 
2553:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   *   - TIM_FLAG_COM is used only with TIM1, TIM8, TIM15, TIM16 and TIM17.    
2554:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * @retval The new state of TIM_FLAG (SET or RESET).
2555:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   */
2556:../stm32f10x_fwlib/src/stm32f10x_tim.c **** FlagStatus TIM_GetFlagStatus(TIM_TypeDef* TIMx, uint16_t TIM_FLAG)
2557:../stm32f10x_fwlib/src/stm32f10x_tim.c **** { 
2558:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   ITStatus bitstatus = RESET;  
2559:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Check the parameters */
2560:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   assert_param(IS_TIM_ALL_PERIPH(TIMx));
2561:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   assert_param(IS_TIM_GET_FLAG(TIM_FLAG));
2562:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   
2563:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   if ((TIMx->SR & TIM_FLAG) != (uint16_t)RESET)
2564:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   {
2565:../stm32f10x_fwlib/src/stm32f10x_tim.c ****     bitstatus = SET;
2566:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   }
2567:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   else
2568:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   {
2569:../stm32f10x_fwlib/src/stm32f10x_tim.c ****     bitstatus = RESET;
2570:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   }
2571:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   return bitstatus;
2572:../stm32f10x_fwlib/src/stm32f10x_tim.c **** }
2573:../stm32f10x_fwlib/src/stm32f10x_tim.c **** 
2574:../stm32f10x_fwlib/src/stm32f10x_tim.c **** /**
2575:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * @brief  Clears the TIMx's pending flags.
2576:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * @param  TIMx: where x can be 1 to 17 to select the TIM peripheral.
2577:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * @param  TIM_FLAG: specifies the flag bit to clear.
2578:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   *   This parameter can be any combination of the following values:
2579:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   *     @arg TIM_FLAG_Update: TIM update Flag
2580:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   *     @arg TIM_FLAG_CC1: TIM Capture Compare 1 Flag
2581:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   *     @arg TIM_FLAG_CC2: TIM Capture Compare 2 Flag
2582:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   *     @arg TIM_FLAG_CC3: TIM Capture Compare 3 Flag
2583:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   *     @arg TIM_FLAG_CC4: TIM Capture Compare 4 Flag
2584:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   *     @arg TIM_FLAG_COM: TIM Commutation Flag
2585:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   *     @arg TIM_FLAG_Trigger: TIM Trigger Flag
2586:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   *     @arg TIM_FLAG_Break: TIM Break Flag
2587:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   *     @arg TIM_FLAG_CC1OF: TIM Capture Compare 1 overcapture Flag
2588:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   *     @arg TIM_FLAG_CC2OF: TIM Capture Compare 2 overcapture Flag
2589:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   *     @arg TIM_FLAG_CC3OF: TIM Capture Compare 3 overcapture Flag
2590:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   *     @arg TIM_FLAG_CC4OF: TIM Capture Compare 4 overcapture Flag
2591:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * @note
2592:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   *   - TIM6 and TIM7 can have only one update flag. 
2593:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   *   - TIM9, TIM12 and TIM15 can have only TIM_FLAG_Update, TIM_FLAG_CC1,
2594:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   *      TIM_FLAG_CC2 or TIM_FLAG_Trigger. 
2595:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   *   - TIM10, TIM11, TIM13, TIM14, TIM16 and TIM17 can have TIM_FLAG_Update or TIM_FLAG_CC1.   
2596:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   *   - TIM_FLAG_Break is used only with TIM1, TIM8 and TIM15. 
2597:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   *   - TIM_FLAG_COM is used only with TIM1, TIM8, TIM15, TIM16 and TIM17.   
ARM GAS  C:\Users\28470\AppData\Local\Temp\ccXqX3Ed.s 			page 47


2598:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * @retval None
2599:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   */
2600:../stm32f10x_fwlib/src/stm32f10x_tim.c **** void TIM_ClearFlag(TIM_TypeDef* TIMx, uint16_t TIM_FLAG)
2601:../stm32f10x_fwlib/src/stm32f10x_tim.c **** {  
2602:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Check the parameters */
2603:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   assert_param(IS_TIM_ALL_PERIPH(TIMx));
2604:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   assert_param(IS_TIM_CLEAR_FLAG(TIM_FLAG));
2605:../stm32f10x_fwlib/src/stm32f10x_tim.c ****    
2606:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Clear the flags */
2607:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   TIMx->SR = (uint16_t)~TIM_FLAG;
2608:../stm32f10x_fwlib/src/stm32f10x_tim.c **** }
2609:../stm32f10x_fwlib/src/stm32f10x_tim.c **** 
2610:../stm32f10x_fwlib/src/stm32f10x_tim.c **** /**
2611:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * @brief  Checks whether the TIM interrupt has occurred or not.
2612:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * @param  TIMx: where x can be 1 to 17 to select the TIM peripheral.
2613:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * @param  TIM_IT: specifies the TIM interrupt source to check.
2614:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   *   This parameter can be one of the following values:
2615:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   *     @arg TIM_IT_Update: TIM update Interrupt source
2616:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   *     @arg TIM_IT_CC1: TIM Capture Compare 1 Interrupt source
2617:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   *     @arg TIM_IT_CC2: TIM Capture Compare 2 Interrupt source
2618:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   *     @arg TIM_IT_CC3: TIM Capture Compare 3 Interrupt source
2619:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   *     @arg TIM_IT_CC4: TIM Capture Compare 4 Interrupt source
2620:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   *     @arg TIM_IT_COM: TIM Commutation Interrupt source
2621:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   *     @arg TIM_IT_Trigger: TIM Trigger Interrupt source
2622:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   *     @arg TIM_IT_Break: TIM Break Interrupt source
2623:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * @note
2624:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   *   - TIM6 and TIM7 can generate only an update interrupt.
2625:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   *   - TIM9, TIM12 and TIM15 can have only TIM_IT_Update, TIM_IT_CC1,
2626:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   *      TIM_IT_CC2 or TIM_IT_Trigger. 
2627:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   *   - TIM10, TIM11, TIM13, TIM14, TIM16 and TIM17 can have TIM_IT_Update or TIM_IT_CC1.   
2628:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   *   - TIM_IT_Break is used only with TIM1, TIM8 and TIM15. 
2629:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   *   - TIM_IT_COM is used only with TIM1, TIM8, TIM15, TIM16 and TIM17.  
2630:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * @retval The new state of the TIM_IT(SET or RESET).
2631:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   */
2632:../stm32f10x_fwlib/src/stm32f10x_tim.c **** ITStatus TIM_GetITStatus(TIM_TypeDef* TIMx, uint16_t TIM_IT)
2633:../stm32f10x_fwlib/src/stm32f10x_tim.c **** {
2634:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   ITStatus bitstatus = RESET;  
2635:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   uint16_t itstatus = 0x0, itenable = 0x0;
2636:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Check the parameters */
2637:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   assert_param(IS_TIM_ALL_PERIPH(TIMx));
2638:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   assert_param(IS_TIM_GET_IT(TIM_IT));
2639:../stm32f10x_fwlib/src/stm32f10x_tim.c ****    
2640:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   itstatus = TIMx->SR & TIM_IT;
2641:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   
2642:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   itenable = TIMx->DIER & TIM_IT;
2643:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   if ((itstatus != (uint16_t)RESET) && (itenable != (uint16_t)RESET))
2644:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   {
2645:../stm32f10x_fwlib/src/stm32f10x_tim.c ****     bitstatus = SET;
2646:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   }
2647:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   else
2648:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   {
2649:../stm32f10x_fwlib/src/stm32f10x_tim.c ****     bitstatus = RESET;
2650:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   }
2651:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   return bitstatus;
2652:../stm32f10x_fwlib/src/stm32f10x_tim.c **** }
2653:../stm32f10x_fwlib/src/stm32f10x_tim.c **** 
2654:../stm32f10x_fwlib/src/stm32f10x_tim.c **** /**
ARM GAS  C:\Users\28470\AppData\Local\Temp\ccXqX3Ed.s 			page 48


2655:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * @brief  Clears the TIMx's interrupt pending bits.
2656:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * @param  TIMx: where x can be 1 to 17 to select the TIM peripheral.
2657:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * @param  TIM_IT: specifies the pending bit to clear.
2658:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   *   This parameter can be any combination of the following values:
2659:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   *     @arg TIM_IT_Update: TIM1 update Interrupt source
2660:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   *     @arg TIM_IT_CC1: TIM Capture Compare 1 Interrupt source
2661:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   *     @arg TIM_IT_CC2: TIM Capture Compare 2 Interrupt source
2662:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   *     @arg TIM_IT_CC3: TIM Capture Compare 3 Interrupt source
2663:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   *     @arg TIM_IT_CC4: TIM Capture Compare 4 Interrupt source
2664:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   *     @arg TIM_IT_COM: TIM Commutation Interrupt source
2665:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   *     @arg TIM_IT_Trigger: TIM Trigger Interrupt source
2666:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   *     @arg TIM_IT_Break: TIM Break Interrupt source
2667:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * @note
2668:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   *   - TIM6 and TIM7 can generate only an update interrupt.
2669:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   *   - TIM9, TIM12 and TIM15 can have only TIM_IT_Update, TIM_IT_CC1,
2670:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   *      TIM_IT_CC2 or TIM_IT_Trigger. 
2671:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   *   - TIM10, TIM11, TIM13, TIM14, TIM16 and TIM17 can have TIM_IT_Update or TIM_IT_CC1.   
2672:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   *   - TIM_IT_Break is used only with TIM1, TIM8 and TIM15. 
2673:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   *   - TIM_IT_COM is used only with TIM1, TIM8, TIM15, TIM16 and TIM17.    
2674:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * @retval None
2675:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   */
2676:../stm32f10x_fwlib/src/stm32f10x_tim.c **** void TIM_ClearITPendingBit(TIM_TypeDef* TIMx, uint16_t TIM_IT)
2677:../stm32f10x_fwlib/src/stm32f10x_tim.c **** {
2678:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Check the parameters */
2679:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   assert_param(IS_TIM_ALL_PERIPH(TIMx));
2680:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   assert_param(IS_TIM_IT(TIM_IT));
2681:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Clear the IT pending Bit */
2682:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   TIMx->SR = (uint16_t)~TIM_IT;
2683:../stm32f10x_fwlib/src/stm32f10x_tim.c **** }
2684:../stm32f10x_fwlib/src/stm32f10x_tim.c **** 
2685:../stm32f10x_fwlib/src/stm32f10x_tim.c **** /**
2686:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * @brief  Configure the TI1 as Input.
2687:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * @param  TIMx: where x can be 1 to 17 except 6 and 7 to select the TIM peripheral.
2688:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * @param  TIM_ICPolarity : The Input Polarity.
2689:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   *   This parameter can be one of the following values:
2690:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   *     @arg TIM_ICPolarity_Rising
2691:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   *     @arg TIM_ICPolarity_Falling
2692:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * @param  TIM_ICSelection: specifies the input to be used.
2693:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   *   This parameter can be one of the following values:
2694:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   *     @arg TIM_ICSelection_DirectTI: TIM Input 1 is selected to be connected to IC1.
2695:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   *     @arg TIM_ICSelection_IndirectTI: TIM Input 1 is selected to be connected to IC2.
2696:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   *     @arg TIM_ICSelection_TRC: TIM Input 1 is selected to be connected to TRC.
2697:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * @param  TIM_ICFilter: Specifies the Input Capture Filter.
2698:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   *   This parameter must be a value between 0x00 and 0x0F.
2699:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * @retval None
2700:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   */
2701:../stm32f10x_fwlib/src/stm32f10x_tim.c **** static void TI1_Config(TIM_TypeDef* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection,
2702:../stm32f10x_fwlib/src/stm32f10x_tim.c ****                        uint16_t TIM_ICFilter)
2703:../stm32f10x_fwlib/src/stm32f10x_tim.c **** {
  27              		.loc 1 2703 1 view -0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 0
  30              		@ frame_needed = 0, uses_anonymous_args = 0
  31              		.loc 1 2703 1 is_stmt 0 view .LVU1
  32 0000 00B5     		push	{lr}
  33              	.LCFI0:
  34              		.cfi_def_cfa_offset 4
ARM GAS  C:\Users\28470\AppData\Local\Temp\ccXqX3Ed.s 			page 49


  35              		.cfi_offset 14, -4
2704:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   uint16_t tmpccmr1 = 0, tmpccer = 0;
  36              		.loc 1 2704 3 is_stmt 1 view .LVU2
  37              	.LVL1:
2705:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Disable the Channel 1: Reset the CC1E Bit */
2706:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   TIMx->CCER &= (uint16_t)~((uint16_t)TIM_CCER_CC1E);
  38              		.loc 1 2706 3 view .LVU3
  39              		.loc 1 2706 14 is_stmt 0 view .LVU4
  40 0002 B0F820E0 		ldrh	lr, [r0, #32]
  41 0006 1FFA8EFE 		uxth	lr, lr
  42 000a 2EF0010E 		bic	lr, lr, #1
  43 000e 1FFA8EFE 		uxth	lr, lr
  44 0012 A0F820E0 		strh	lr, [r0, #32]	@ movhi
2707:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   tmpccmr1 = TIMx->CCMR1;
  45              		.loc 1 2707 3 is_stmt 1 view .LVU5
  46              		.loc 1 2707 12 is_stmt 0 view .LVU6
  47 0016 B0F818C0 		ldrh	ip, [r0, #24]
  48 001a 1FFA8CFC 		uxth	ip, ip
  49              	.LVL2:
2708:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   tmpccer = TIMx->CCER;
  50              		.loc 1 2708 3 is_stmt 1 view .LVU7
  51              		.loc 1 2708 11 is_stmt 0 view .LVU8
  52 001e B0F820E0 		ldrh	lr, [r0, #32]
  53 0022 1FFA8EFE 		uxth	lr, lr
  54              	.LVL3:
2709:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Select the Input and set the filter */
2710:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   tmpccmr1 &= (uint16_t)(((uint16_t)~((uint16_t)TIM_CCMR1_CC1S)) & ((uint16_t)~((uint16_t)TIM_CCMR1
  55              		.loc 1 2710 3 is_stmt 1 view .LVU9
  56              		.loc 1 2710 12 is_stmt 0 view .LVU10
  57 0026 2CF0F30C 		bic	ip, ip, #243
  58              	.LVL4:
2711:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   tmpccmr1 |= (uint16_t)(TIM_ICSelection | (uint16_t)(TIM_ICFilter << (uint16_t)4));
  59              		.loc 1 2711 3 is_stmt 1 view .LVU11
  60              		.loc 1 2711 44 is_stmt 0 view .LVU12
  61 002a 1B01     		lsls	r3, r3, #4
  62              	.LVL5:
  63              		.loc 1 2711 44 view .LVU13
  64 002c 9BB2     		uxth	r3, r3
  65              		.loc 1 2711 15 view .LVU14
  66 002e 1343     		orrs	r3, r3, r2
  67              		.loc 1 2711 12 view .LVU15
  68 0030 4CEA030C 		orr	ip, ip, r3
  69              	.LVL6:
2712:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   
2713:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   if((TIMx == TIM1) || (TIMx == TIM8) || (TIMx == TIM2) || (TIMx == TIM3) ||
  70              		.loc 1 2713 3 is_stmt 1 view .LVU16
  71              		.loc 1 2713 5 is_stmt 0 view .LVU17
  72 0034 124A     		ldr	r2, .L6
  73              	.LVL7:
  74              		.loc 1 2713 5 view .LVU18
  75 0036 9042     		cmp	r0, r2
  76 0038 17D0     		beq	.L2
  77              		.loc 1 2713 21 discriminator 1 view .LVU19
  78 003a 124B     		ldr	r3, .L6+4
  79 003c 9842     		cmp	r0, r3
  80 003e 14D0     		beq	.L2
  81              		.loc 1 2713 39 discriminator 2 view .LVU20
ARM GAS  C:\Users\28470\AppData\Local\Temp\ccXqX3Ed.s 			page 50


  82 0040 B0F1804F 		cmp	r0, #1073741824
  83 0044 11D0     		beq	.L2
  84              		.loc 1 2713 57 discriminator 3 view .LVU21
  85 0046 A3F59833 		sub	r3, r3, #77824
  86 004a 9842     		cmp	r0, r3
  87 004c 0DD0     		beq	.L2
  88              		.loc 1 2713 75 discriminator 4 view .LVU22
  89 004e 03F58063 		add	r3, r3, #1024
  90 0052 9842     		cmp	r0, r3
  91 0054 09D0     		beq	.L2
2714:../stm32f10x_fwlib/src/stm32f10x_tim.c ****      (TIMx == TIM4) ||(TIMx == TIM5))
  92              		.loc 1 2714 21 view .LVU23
  93 0056 03F58063 		add	r3, r3, #1024
  94 005a 9842     		cmp	r0, r3
  95 005c 05D0     		beq	.L2
2715:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   {
2716:../stm32f10x_fwlib/src/stm32f10x_tim.c ****     /* Select the Polarity and set the CC1E Bit */
2717:../stm32f10x_fwlib/src/stm32f10x_tim.c ****     tmpccer &= (uint16_t)~((uint16_t)(TIM_CCER_CC1P));
2718:../stm32f10x_fwlib/src/stm32f10x_tim.c ****     tmpccer |= (uint16_t)(TIM_ICPolarity | (uint16_t)TIM_CCER_CC1E);
2719:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   }
2720:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   else
2721:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   {
2722:../stm32f10x_fwlib/src/stm32f10x_tim.c ****     /* Select the Polarity and set the CC1E Bit */
2723:../stm32f10x_fwlib/src/stm32f10x_tim.c ****     tmpccer &= (uint16_t)~((uint16_t)(TIM_CCER_CC1P | TIM_CCER_CC1NP));
  96              		.loc 1 2723 5 is_stmt 1 view .LVU24
  97              		.loc 1 2723 13 is_stmt 0 view .LVU25
  98 005e 2EF00A03 		bic	r3, lr, #10
  99              	.LVL8:
2724:../stm32f10x_fwlib/src/stm32f10x_tim.c ****     tmpccer |= (uint16_t)(TIM_ICPolarity | (uint16_t)TIM_CCER_CC1E);
 100              		.loc 1 2724 5 is_stmt 1 view .LVU26
 101              		.loc 1 2724 13 is_stmt 0 view .LVU27
 102 0062 1943     		orrs	r1, r1, r3
 103              	.LVL9:
 104              		.loc 1 2724 13 view .LVU28
 105 0064 41F00101 		orr	r1, r1, #1
 106              	.LVL10:
 107              		.loc 1 2724 13 view .LVU29
 108 0068 04E0     		b	.L4
 109              	.LVL11:
 110              	.L2:
2717:../stm32f10x_fwlib/src/stm32f10x_tim.c ****     tmpccer |= (uint16_t)(TIM_ICPolarity | (uint16_t)TIM_CCER_CC1E);
 111              		.loc 1 2717 5 is_stmt 1 view .LVU30
2717:../stm32f10x_fwlib/src/stm32f10x_tim.c ****     tmpccer |= (uint16_t)(TIM_ICPolarity | (uint16_t)TIM_CCER_CC1E);
 112              		.loc 1 2717 13 is_stmt 0 view .LVU31
 113 006a 2EF00203 		bic	r3, lr, #2
 114              	.LVL12:
2718:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   }
 115              		.loc 1 2718 5 is_stmt 1 view .LVU32
2718:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   }
 116              		.loc 1 2718 13 is_stmt 0 view .LVU33
 117 006e 1943     		orrs	r1, r1, r3
 118              	.LVL13:
2718:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   }
 119              		.loc 1 2718 13 view .LVU34
 120 0070 41F00101 		orr	r1, r1, #1
 121              	.LVL14:
 122              	.L4:
ARM GAS  C:\Users\28470\AppData\Local\Temp\ccXqX3Ed.s 			page 51


2725:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   }
2726:../stm32f10x_fwlib/src/stm32f10x_tim.c **** 
2727:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Write to TIMx CCMR1 and CCER registers */
2728:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   TIMx->CCMR1 = tmpccmr1;
 123              		.loc 1 2728 3 is_stmt 1 view .LVU35
 124              		.loc 1 2728 15 is_stmt 0 view .LVU36
 125 0074 A0F818C0 		strh	ip, [r0, #24]	@ movhi
2729:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   TIMx->CCER = tmpccer;
 126              		.loc 1 2729 3 is_stmt 1 view .LVU37
 127              		.loc 1 2729 14 is_stmt 0 view .LVU38
 128 0078 0184     		strh	r1, [r0, #32]	@ movhi
2730:../stm32f10x_fwlib/src/stm32f10x_tim.c **** }
 129              		.loc 1 2730 1 view .LVU39
 130 007a 5DF804FB 		ldr	pc, [sp], #4
 131              	.L7:
 132 007e 00BF     		.align	2
 133              	.L6:
 134 0080 002C0140 		.word	1073818624
 135 0084 00340140 		.word	1073820672
 136              		.cfi_endproc
 137              	.LFE116:
 139              		.section	.text.TI2_Config,"ax",%progbits
 140              		.align	1
 141              		.syntax unified
 142              		.thumb
 143              		.thumb_func
 145              	TI2_Config:
 146              	.LVL15:
 147              	.LFB117:
2731:../stm32f10x_fwlib/src/stm32f10x_tim.c **** 
2732:../stm32f10x_fwlib/src/stm32f10x_tim.c **** /**
2733:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * @brief  Configure the TI2 as Input.
2734:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * @param  TIMx: where x can be 1, 2, 3, 4, 5, 8, 9, 12 or 15 to select the TIM peripheral.
2735:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * @param  TIM_ICPolarity : The Input Polarity.
2736:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   *   This parameter can be one of the following values:
2737:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   *     @arg TIM_ICPolarity_Rising
2738:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   *     @arg TIM_ICPolarity_Falling
2739:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * @param  TIM_ICSelection: specifies the input to be used.
2740:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   *   This parameter can be one of the following values:
2741:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   *     @arg TIM_ICSelection_DirectTI: TIM Input 2 is selected to be connected to IC2.
2742:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   *     @arg TIM_ICSelection_IndirectTI: TIM Input 2 is selected to be connected to IC1.
2743:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   *     @arg TIM_ICSelection_TRC: TIM Input 2 is selected to be connected to TRC.
2744:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * @param  TIM_ICFilter: Specifies the Input Capture Filter.
2745:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   *   This parameter must be a value between 0x00 and 0x0F.
2746:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * @retval None
2747:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   */
2748:../stm32f10x_fwlib/src/stm32f10x_tim.c **** static void TI2_Config(TIM_TypeDef* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection,
2749:../stm32f10x_fwlib/src/stm32f10x_tim.c ****                        uint16_t TIM_ICFilter)
2750:../stm32f10x_fwlib/src/stm32f10x_tim.c **** {
 148              		.loc 1 2750 1 is_stmt 1 view -0
 149              		.cfi_startproc
 150              		@ args = 0, pretend = 0, frame = 0
 151              		@ frame_needed = 0, uses_anonymous_args = 0
 152              		.loc 1 2750 1 is_stmt 0 view .LVU41
 153 0000 10B5     		push	{r4, lr}
 154              	.LCFI1:
 155              		.cfi_def_cfa_offset 8
ARM GAS  C:\Users\28470\AppData\Local\Temp\ccXqX3Ed.s 			page 52


 156              		.cfi_offset 4, -8
 157              		.cfi_offset 14, -4
2751:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   uint16_t tmpccmr1 = 0, tmpccer = 0, tmp = 0;
 158              		.loc 1 2751 3 is_stmt 1 view .LVU42
 159              	.LVL16:
2752:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Disable the Channel 2: Reset the CC2E Bit */
2753:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   TIMx->CCER &= (uint16_t)~((uint16_t)TIM_CCER_CC2E);
 160              		.loc 1 2753 3 view .LVU43
 161              		.loc 1 2753 14 is_stmt 0 view .LVU44
 162 0002 B0F820C0 		ldrh	ip, [r0, #32]
 163 0006 1FFA8CFC 		uxth	ip, ip
 164 000a 2CF0100C 		bic	ip, ip, #16
 165 000e 1FFA8CFC 		uxth	ip, ip
 166 0012 A0F820C0 		strh	ip, [r0, #32]	@ movhi
2754:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   tmpccmr1 = TIMx->CCMR1;
 167              		.loc 1 2754 3 is_stmt 1 view .LVU45
 168              		.loc 1 2754 12 is_stmt 0 view .LVU46
 169 0016 B0F818E0 		ldrh	lr, [r0, #24]
 170              	.LVL17:
2755:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   tmpccer = TIMx->CCER;
 171              		.loc 1 2755 3 is_stmt 1 view .LVU47
 172              		.loc 1 2755 11 is_stmt 0 view .LVU48
 173 001a B0F820C0 		ldrh	ip, [r0, #32]
 174 001e 1FFA8CFC 		uxth	ip, ip
 175              	.LVL18:
2756:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   tmp = (uint16_t)(TIM_ICPolarity << 4);
 176              		.loc 1 2756 3 is_stmt 1 view .LVU49
 177              		.loc 1 2756 7 is_stmt 0 view .LVU50
 178 0022 0C01     		lsls	r4, r1, #4
 179 0024 A4B2     		uxth	r4, r4
 180              	.LVL19:
2757:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Select the Input and set the filter */
2758:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   tmpccmr1 &= (uint16_t)(((uint16_t)~((uint16_t)TIM_CCMR1_CC2S)) & ((uint16_t)~((uint16_t)TIM_CCMR1
 181              		.loc 1 2758 3 is_stmt 1 view .LVU51
 182              		.loc 1 2758 12 is_stmt 0 view .LVU52
 183 0026 2EF4407E 		bic	lr, lr, #768
 184              	.LVL20:
 185              		.loc 1 2758 12 view .LVU53
 186 002a 4FEA0E5E 		lsl	lr, lr, #20
 187 002e 4FEA1E5E 		lsr	lr, lr, #20
 188              	.LVL21:
2759:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   tmpccmr1 |= (uint16_t)(TIM_ICFilter << 12);
 189              		.loc 1 2759 3 is_stmt 1 view .LVU54
 190              		.loc 1 2759 15 is_stmt 0 view .LVU55
 191 0032 1B03     		lsls	r3, r3, #12
 192              	.LVL22:
 193              		.loc 1 2759 15 view .LVU56
 194 0034 9BB2     		uxth	r3, r3
 195              		.loc 1 2759 12 view .LVU57
 196 0036 43EA0E03 		orr	r3, r3, lr
 197              	.LVL23:
2760:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   tmpccmr1 |= (uint16_t)(TIM_ICSelection << 8);
 198              		.loc 1 2760 3 is_stmt 1 view .LVU58
 199              		.loc 1 2760 15 is_stmt 0 view .LVU59
 200 003a 1202     		lsls	r2, r2, #8
 201              	.LVL24:
 202              		.loc 1 2760 15 view .LVU60
ARM GAS  C:\Users\28470\AppData\Local\Temp\ccXqX3Ed.s 			page 53


 203 003c 92B2     		uxth	r2, r2
 204              		.loc 1 2760 12 view .LVU61
 205 003e 1A43     		orrs	r2, r2, r3
 206              	.LVL25:
2761:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   
2762:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   if((TIMx == TIM1) || (TIMx == TIM8) || (TIMx == TIM2) || (TIMx == TIM3) ||
 207              		.loc 1 2762 3 is_stmt 1 view .LVU62
 208              		.loc 1 2762 5 is_stmt 0 view .LVU63
 209 0040 134B     		ldr	r3, .L13
 210 0042 9842     		cmp	r0, r3
 211 0044 19D0     		beq	.L9
 212              		.loc 1 2762 21 discriminator 1 view .LVU64
 213 0046 03F50063 		add	r3, r3, #2048
 214 004a 9842     		cmp	r0, r3
 215 004c 15D0     		beq	.L9
 216              		.loc 1 2762 39 discriminator 2 view .LVU65
 217 004e B0F1804F 		cmp	r0, #1073741824
 218 0052 12D0     		beq	.L9
 219              		.loc 1 2762 57 discriminator 3 view .LVU66
 220 0054 A3F59833 		sub	r3, r3, #77824
 221 0058 9842     		cmp	r0, r3
 222 005a 0ED0     		beq	.L9
 223              		.loc 1 2762 75 discriminator 4 view .LVU67
 224 005c 03F58063 		add	r3, r3, #1024
 225 0060 9842     		cmp	r0, r3
 226 0062 0AD0     		beq	.L9
2763:../stm32f10x_fwlib/src/stm32f10x_tim.c ****      (TIMx == TIM4) ||(TIMx == TIM5))
 227              		.loc 1 2763 21 view .LVU68
 228 0064 03F58063 		add	r3, r3, #1024
 229 0068 9842     		cmp	r0, r3
 230 006a 06D0     		beq	.L9
2764:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   {
2765:../stm32f10x_fwlib/src/stm32f10x_tim.c ****     /* Select the Polarity and set the CC2E Bit */
2766:../stm32f10x_fwlib/src/stm32f10x_tim.c ****     tmpccer &= (uint16_t)~((uint16_t)(TIM_CCER_CC2P));
2767:../stm32f10x_fwlib/src/stm32f10x_tim.c ****     tmpccer |=  (uint16_t)(tmp | (uint16_t)TIM_CCER_CC2E);
2768:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   }
2769:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   else
2770:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   {
2771:../stm32f10x_fwlib/src/stm32f10x_tim.c ****     /* Select the Polarity and set the CC2E Bit */
2772:../stm32f10x_fwlib/src/stm32f10x_tim.c ****     tmpccer &= (uint16_t)~((uint16_t)(TIM_CCER_CC2P | TIM_CCER_CC2NP));
 231              		.loc 1 2772 5 is_stmt 1 view .LVU69
 232              		.loc 1 2772 13 is_stmt 0 view .LVU70
 233 006c 2CF0A00C 		bic	ip, ip, #160
 234              	.LVL26:
2773:../stm32f10x_fwlib/src/stm32f10x_tim.c ****     tmpccer |= (uint16_t)(TIM_ICPolarity | (uint16_t)TIM_CCER_CC2E);
 235              		.loc 1 2773 5 is_stmt 1 view .LVU71
 236              		.loc 1 2773 13 is_stmt 0 view .LVU72
 237 0070 4CEA010C 		orr	ip, ip, r1
 238              	.LVL27:
 239              		.loc 1 2773 13 view .LVU73
 240 0074 4CF0100C 		orr	ip, ip, #16
 241              	.LVL28:
 242              		.loc 1 2773 13 view .LVU74
 243 0078 05E0     		b	.L11
 244              	.L9:
2766:../stm32f10x_fwlib/src/stm32f10x_tim.c ****     tmpccer |=  (uint16_t)(tmp | (uint16_t)TIM_CCER_CC2E);
 245              		.loc 1 2766 5 is_stmt 1 view .LVU75
ARM GAS  C:\Users\28470\AppData\Local\Temp\ccXqX3Ed.s 			page 54


2766:../stm32f10x_fwlib/src/stm32f10x_tim.c ****     tmpccer |=  (uint16_t)(tmp | (uint16_t)TIM_CCER_CC2E);
 246              		.loc 1 2766 13 is_stmt 0 view .LVU76
 247 007a 2CF0200C 		bic	ip, ip, #32
 248              	.LVL29:
2767:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   }
 249              		.loc 1 2767 5 is_stmt 1 view .LVU77
2767:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   }
 250              		.loc 1 2767 13 is_stmt 0 view .LVU78
 251 007e 4CEA040C 		orr	ip, ip, r4
 252              	.LVL30:
2767:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   }
 253              		.loc 1 2767 13 view .LVU79
 254 0082 4CF0100C 		orr	ip, ip, #16
 255              	.LVL31:
 256              	.L11:
2774:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   }
2775:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   
2776:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Write to TIMx CCMR1 and CCER registers */
2777:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   TIMx->CCMR1 = tmpccmr1 ;
 257              		.loc 1 2777 3 is_stmt 1 view .LVU80
 258              		.loc 1 2777 15 is_stmt 0 view .LVU81
 259 0086 0283     		strh	r2, [r0, #24]	@ movhi
2778:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   TIMx->CCER = tmpccer;
 260              		.loc 1 2778 3 is_stmt 1 view .LVU82
 261              		.loc 1 2778 14 is_stmt 0 view .LVU83
 262 0088 A0F820C0 		strh	ip, [r0, #32]	@ movhi
2779:../stm32f10x_fwlib/src/stm32f10x_tim.c **** }
 263              		.loc 1 2779 1 view .LVU84
 264 008c 10BD     		pop	{r4, pc}
 265              	.LVL32:
 266              	.L14:
 267              		.loc 1 2779 1 view .LVU85
 268 008e 00BF     		.align	2
 269              	.L13:
 270 0090 002C0140 		.word	1073818624
 271              		.cfi_endproc
 272              	.LFE117:
 274              		.section	.text.TI3_Config,"ax",%progbits
 275              		.align	1
 276              		.syntax unified
 277              		.thumb
 278              		.thumb_func
 280              	TI3_Config:
 281              	.LVL33:
 282              	.LFB118:
2780:../stm32f10x_fwlib/src/stm32f10x_tim.c **** 
2781:../stm32f10x_fwlib/src/stm32f10x_tim.c **** /**
2782:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * @brief  Configure the TI3 as Input.
2783:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * @param  TIMx: where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
2784:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * @param  TIM_ICPolarity : The Input Polarity.
2785:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   *   This parameter can be one of the following values:
2786:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   *     @arg TIM_ICPolarity_Rising
2787:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   *     @arg TIM_ICPolarity_Falling
2788:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * @param  TIM_ICSelection: specifies the input to be used.
2789:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   *   This parameter can be one of the following values:
2790:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   *     @arg TIM_ICSelection_DirectTI: TIM Input 3 is selected to be connected to IC3.
2791:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   *     @arg TIM_ICSelection_IndirectTI: TIM Input 3 is selected to be connected to IC4.
ARM GAS  C:\Users\28470\AppData\Local\Temp\ccXqX3Ed.s 			page 55


2792:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   *     @arg TIM_ICSelection_TRC: TIM Input 3 is selected to be connected to TRC.
2793:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * @param  TIM_ICFilter: Specifies the Input Capture Filter.
2794:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   *   This parameter must be a value between 0x00 and 0x0F.
2795:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * @retval None
2796:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   */
2797:../stm32f10x_fwlib/src/stm32f10x_tim.c **** static void TI3_Config(TIM_TypeDef* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection,
2798:../stm32f10x_fwlib/src/stm32f10x_tim.c ****                        uint16_t TIM_ICFilter)
2799:../stm32f10x_fwlib/src/stm32f10x_tim.c **** {
 283              		.loc 1 2799 1 is_stmt 1 view -0
 284              		.cfi_startproc
 285              		@ args = 0, pretend = 0, frame = 0
 286              		@ frame_needed = 0, uses_anonymous_args = 0
 287              		.loc 1 2799 1 is_stmt 0 view .LVU87
 288 0000 30B5     		push	{r4, r5, lr}
 289              	.LCFI2:
 290              		.cfi_def_cfa_offset 12
 291              		.cfi_offset 4, -12
 292              		.cfi_offset 5, -8
 293              		.cfi_offset 14, -4
 294 0002 0C46     		mov	r4, r1
2800:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   uint16_t tmpccmr2 = 0, tmpccer = 0, tmp = 0;
 295              		.loc 1 2800 3 is_stmt 1 view .LVU88
 296              	.LVL34:
2801:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Disable the Channel 3: Reset the CC3E Bit */
2802:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   TIMx->CCER &= (uint16_t)~((uint16_t)TIM_CCER_CC3E);
 297              		.loc 1 2802 3 view .LVU89
 298              		.loc 1 2802 14 is_stmt 0 view .LVU90
 299 0004 B0F820C0 		ldrh	ip, [r0, #32]
 300 0008 1FFA8CFC 		uxth	ip, ip
 301 000c 2CF4807C 		bic	ip, ip, #256
 302 0010 1FFA8CFC 		uxth	ip, ip
 303 0014 A0F820C0 		strh	ip, [r0, #32]	@ movhi
2803:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   tmpccmr2 = TIMx->CCMR2;
 304              		.loc 1 2803 3 is_stmt 1 view .LVU91
 305              		.loc 1 2803 12 is_stmt 0 view .LVU92
 306 0018 B0F81CE0 		ldrh	lr, [r0, #28]
 307 001c 1FFA8EFE 		uxth	lr, lr
 308              	.LVL35:
2804:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   tmpccer = TIMx->CCER;
 309              		.loc 1 2804 3 is_stmt 1 view .LVU93
 310              		.loc 1 2804 11 is_stmt 0 view .LVU94
 311 0020 018C     		ldrh	r1, [r0, #32]
 312              	.LVL36:
 313              		.loc 1 2804 11 view .LVU95
 314 0022 89B2     		uxth	r1, r1
 315              	.LVL37:
2805:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   tmp = (uint16_t)(TIM_ICPolarity << 8);
 316              		.loc 1 2805 3 is_stmt 1 view .LVU96
 317              		.loc 1 2805 7 is_stmt 0 view .LVU97
 318 0024 2502     		lsls	r5, r4, #8
 319 0026 ADB2     		uxth	r5, r5
 320              	.LVL38:
2806:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Select the Input and set the filter */
2807:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   tmpccmr2 &= (uint16_t)(((uint16_t)~((uint16_t)TIM_CCMR2_CC3S)) & ((uint16_t)~((uint16_t)TIM_CCMR2
 321              		.loc 1 2807 3 is_stmt 1 view .LVU98
 322              		.loc 1 2807 12 is_stmt 0 view .LVU99
 323 0028 2EF0F30E 		bic	lr, lr, #243
ARM GAS  C:\Users\28470\AppData\Local\Temp\ccXqX3Ed.s 			page 56


 324              	.LVL39:
2808:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   tmpccmr2 |= (uint16_t)(TIM_ICSelection | (uint16_t)(TIM_ICFilter << (uint16_t)4));
 325              		.loc 1 2808 3 is_stmt 1 view .LVU100
 326              		.loc 1 2808 44 is_stmt 0 view .LVU101
 327 002c 1B01     		lsls	r3, r3, #4
 328              	.LVL40:
 329              		.loc 1 2808 44 view .LVU102
 330 002e 9BB2     		uxth	r3, r3
 331              		.loc 1 2808 15 view .LVU103
 332 0030 1343     		orrs	r3, r3, r2
 333              		.loc 1 2808 12 view .LVU104
 334 0032 4EEA0303 		orr	r3, lr, r3
 335              	.LVL41:
2809:../stm32f10x_fwlib/src/stm32f10x_tim.c ****     
2810:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   if((TIMx == TIM1) || (TIMx == TIM8) || (TIMx == TIM2) || (TIMx == TIM3) ||
 336              		.loc 1 2810 3 is_stmt 1 view .LVU105
 337              		.loc 1 2810 5 is_stmt 0 view .LVU106
 338 0036 124A     		ldr	r2, .L20
 339              	.LVL42:
 340              		.loc 1 2810 5 view .LVU107
 341 0038 9042     		cmp	r0, r2
 342 003a 19D0     		beq	.L16
 343              		.loc 1 2810 21 discriminator 1 view .LVU108
 344 003c 02F50062 		add	r2, r2, #2048
 345 0040 9042     		cmp	r0, r2
 346 0042 15D0     		beq	.L16
 347              		.loc 1 2810 39 discriminator 2 view .LVU109
 348 0044 B0F1804F 		cmp	r0, #1073741824
 349 0048 12D0     		beq	.L16
 350              		.loc 1 2810 57 discriminator 3 view .LVU110
 351 004a A2F59832 		sub	r2, r2, #77824
 352 004e 9042     		cmp	r0, r2
 353 0050 0ED0     		beq	.L16
 354              		.loc 1 2810 75 discriminator 4 view .LVU111
 355 0052 02F58062 		add	r2, r2, #1024
 356 0056 9042     		cmp	r0, r2
 357 0058 0AD0     		beq	.L16
2811:../stm32f10x_fwlib/src/stm32f10x_tim.c ****      (TIMx == TIM4) ||(TIMx == TIM5))
 358              		.loc 1 2811 21 view .LVU112
 359 005a 02F58062 		add	r2, r2, #1024
 360 005e 9042     		cmp	r0, r2
 361 0060 06D0     		beq	.L16
2812:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   {
2813:../stm32f10x_fwlib/src/stm32f10x_tim.c ****     /* Select the Polarity and set the CC3E Bit */
2814:../stm32f10x_fwlib/src/stm32f10x_tim.c ****     tmpccer &= (uint16_t)~((uint16_t)(TIM_CCER_CC3P));
2815:../stm32f10x_fwlib/src/stm32f10x_tim.c ****     tmpccer |= (uint16_t)(tmp | (uint16_t)TIM_CCER_CC3E);
2816:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   }
2817:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   else
2818:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   {
2819:../stm32f10x_fwlib/src/stm32f10x_tim.c ****     /* Select the Polarity and set the CC3E Bit */
2820:../stm32f10x_fwlib/src/stm32f10x_tim.c ****     tmpccer &= (uint16_t)~((uint16_t)(TIM_CCER_CC3P | TIM_CCER_CC3NP));
 362              		.loc 1 2820 5 is_stmt 1 view .LVU113
 363              		.loc 1 2820 13 is_stmt 0 view .LVU114
 364 0062 21F4206C 		bic	ip, r1, #2560
 365              	.LVL43:
2821:../stm32f10x_fwlib/src/stm32f10x_tim.c ****     tmpccer |= (uint16_t)(TIM_ICPolarity | (uint16_t)TIM_CCER_CC3E);
 366              		.loc 1 2821 5 is_stmt 1 view .LVU115
ARM GAS  C:\Users\28470\AppData\Local\Temp\ccXqX3Ed.s 			page 57


 367              		.loc 1 2821 13 is_stmt 0 view .LVU116
 368 0066 4CEA0401 		orr	r1, ip, r4
 369 006a 41F48071 		orr	r1, r1, #256
 370              	.LVL44:
 371              		.loc 1 2821 13 view .LVU117
 372 006e 04E0     		b	.L18
 373              	.L16:
2814:../stm32f10x_fwlib/src/stm32f10x_tim.c ****     tmpccer |= (uint16_t)(tmp | (uint16_t)TIM_CCER_CC3E);
 374              		.loc 1 2814 5 is_stmt 1 view .LVU118
2814:../stm32f10x_fwlib/src/stm32f10x_tim.c ****     tmpccer |= (uint16_t)(tmp | (uint16_t)TIM_CCER_CC3E);
 375              		.loc 1 2814 13 is_stmt 0 view .LVU119
 376 0070 21F40071 		bic	r1, r1, #512
 377              	.LVL45:
2815:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   }
 378              		.loc 1 2815 5 is_stmt 1 view .LVU120
2815:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   }
 379              		.loc 1 2815 13 is_stmt 0 view .LVU121
 380 0074 2943     		orrs	r1, r1, r5
 381              	.LVL46:
2815:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   }
 382              		.loc 1 2815 13 view .LVU122
 383 0076 41F48071 		orr	r1, r1, #256
 384              	.LVL47:
 385              	.L18:
2822:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   }
2823:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   
2824:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Write to TIMx CCMR2 and CCER registers */
2825:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   TIMx->CCMR2 = tmpccmr2;
 386              		.loc 1 2825 3 is_stmt 1 view .LVU123
 387              		.loc 1 2825 15 is_stmt 0 view .LVU124
 388 007a 8383     		strh	r3, [r0, #28]	@ movhi
2826:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   TIMx->CCER = tmpccer;
 389              		.loc 1 2826 3 is_stmt 1 view .LVU125
 390              		.loc 1 2826 14 is_stmt 0 view .LVU126
 391 007c 0184     		strh	r1, [r0, #32]	@ movhi
2827:../stm32f10x_fwlib/src/stm32f10x_tim.c **** }
 392              		.loc 1 2827 1 view .LVU127
 393 007e 30BD     		pop	{r4, r5, pc}
 394              	.LVL48:
 395              	.L21:
 396              		.loc 1 2827 1 view .LVU128
 397              		.align	2
 398              	.L20:
 399 0080 002C0140 		.word	1073818624
 400              		.cfi_endproc
 401              	.LFE118:
 403              		.section	.text.TI4_Config,"ax",%progbits
 404              		.align	1
 405              		.syntax unified
 406              		.thumb
 407              		.thumb_func
 409              	TI4_Config:
 410              	.LVL49:
 411              	.LFB119:
2828:../stm32f10x_fwlib/src/stm32f10x_tim.c **** 
2829:../stm32f10x_fwlib/src/stm32f10x_tim.c **** /**
2830:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * @brief  Configure the TI4 as Input.
ARM GAS  C:\Users\28470\AppData\Local\Temp\ccXqX3Ed.s 			page 58


2831:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * @param  TIMx: where x can be 1, 2, 3, 4, 5 or 8 to select the TIM peripheral.
2832:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * @param  TIM_ICPolarity : The Input Polarity.
2833:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   *   This parameter can be one of the following values:
2834:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   *     @arg TIM_ICPolarity_Rising
2835:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   *     @arg TIM_ICPolarity_Falling
2836:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * @param  TIM_ICSelection: specifies the input to be used.
2837:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   *   This parameter can be one of the following values:
2838:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   *     @arg TIM_ICSelection_DirectTI: TIM Input 4 is selected to be connected to IC4.
2839:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   *     @arg TIM_ICSelection_IndirectTI: TIM Input 4 is selected to be connected to IC3.
2840:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   *     @arg TIM_ICSelection_TRC: TIM Input 4 is selected to be connected to TRC.
2841:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * @param  TIM_ICFilter: Specifies the Input Capture Filter.
2842:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   *   This parameter must be a value between 0x00 and 0x0F.
2843:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   * @retval None
2844:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   */
2845:../stm32f10x_fwlib/src/stm32f10x_tim.c **** static void TI4_Config(TIM_TypeDef* TIMx, uint16_t TIM_ICPolarity, uint16_t TIM_ICSelection,
2846:../stm32f10x_fwlib/src/stm32f10x_tim.c ****                        uint16_t TIM_ICFilter)
2847:../stm32f10x_fwlib/src/stm32f10x_tim.c **** {
 412              		.loc 1 2847 1 is_stmt 1 view -0
 413              		.cfi_startproc
 414              		@ args = 0, pretend = 0, frame = 0
 415              		@ frame_needed = 0, uses_anonymous_args = 0
 416              		.loc 1 2847 1 is_stmt 0 view .LVU130
 417 0000 10B5     		push	{r4, lr}
 418              	.LCFI3:
 419              		.cfi_def_cfa_offset 8
 420              		.cfi_offset 4, -8
 421              		.cfi_offset 14, -4
2848:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   uint16_t tmpccmr2 = 0, tmpccer = 0, tmp = 0;
 422              		.loc 1 2848 3 is_stmt 1 view .LVU131
 423              	.LVL50:
2849:../stm32f10x_fwlib/src/stm32f10x_tim.c **** 
2850:../stm32f10x_fwlib/src/stm32f10x_tim.c ****    /* Disable the Channel 4: Reset the CC4E Bit */
2851:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   TIMx->CCER &= (uint16_t)~((uint16_t)TIM_CCER_CC4E);
 424              		.loc 1 2851 3 view .LVU132
 425              		.loc 1 2851 14 is_stmt 0 view .LVU133
 426 0002 B0F820C0 		ldrh	ip, [r0, #32]
 427 0006 1FFA8CFC 		uxth	ip, ip
 428 000a 2CF4805C 		bic	ip, ip, #4096
 429 000e 1FFA8CFC 		uxth	ip, ip
 430 0012 A0F820C0 		strh	ip, [r0, #32]	@ movhi
2852:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   tmpccmr2 = TIMx->CCMR2;
 431              		.loc 1 2852 3 is_stmt 1 view .LVU134
 432              		.loc 1 2852 12 is_stmt 0 view .LVU135
 433 0016 B0F81CE0 		ldrh	lr, [r0, #28]
 434              	.LVL51:
2853:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   tmpccer = TIMx->CCER;
 435              		.loc 1 2853 3 is_stmt 1 view .LVU136
 436              		.loc 1 2853 11 is_stmt 0 view .LVU137
 437 001a B0F820C0 		ldrh	ip, [r0, #32]
 438 001e 1FFA8CFC 		uxth	ip, ip
 439              	.LVL52:
2854:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   tmp = (uint16_t)(TIM_ICPolarity << 12);
 440              		.loc 1 2854 3 is_stmt 1 view .LVU138
 441              		.loc 1 2854 7 is_stmt 0 view .LVU139
 442 0022 0C03     		lsls	r4, r1, #12
 443 0024 A4B2     		uxth	r4, r4
 444              	.LVL53:
ARM GAS  C:\Users\28470\AppData\Local\Temp\ccXqX3Ed.s 			page 59


2855:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Select the Input and set the filter */
2856:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   tmpccmr2 &= (uint16_t)((uint16_t)(~(uint16_t)TIM_CCMR2_CC4S) & ((uint16_t)~((uint16_t)TIM_CCMR2_I
 445              		.loc 1 2856 3 is_stmt 1 view .LVU140
 446              		.loc 1 2856 12 is_stmt 0 view .LVU141
 447 0026 2EF4407E 		bic	lr, lr, #768
 448              	.LVL54:
 449              		.loc 1 2856 12 view .LVU142
 450 002a 4FEA0E5E 		lsl	lr, lr, #20
 451 002e 4FEA1E5E 		lsr	lr, lr, #20
 452              	.LVL55:
2857:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   tmpccmr2 |= (uint16_t)(TIM_ICSelection << 8);
 453              		.loc 1 2857 3 is_stmt 1 view .LVU143
 454              		.loc 1 2857 15 is_stmt 0 view .LVU144
 455 0032 1202     		lsls	r2, r2, #8
 456              	.LVL56:
 457              		.loc 1 2857 15 view .LVU145
 458 0034 92B2     		uxth	r2, r2
 459              		.loc 1 2857 12 view .LVU146
 460 0036 42EA0E02 		orr	r2, r2, lr
 461              	.LVL57:
2858:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   tmpccmr2 |= (uint16_t)(TIM_ICFilter << 12);
 462              		.loc 1 2858 3 is_stmt 1 view .LVU147
 463              		.loc 1 2858 15 is_stmt 0 view .LVU148
 464 003a 1B03     		lsls	r3, r3, #12
 465              	.LVL58:
 466              		.loc 1 2858 15 view .LVU149
 467 003c 9BB2     		uxth	r3, r3
 468              		.loc 1 2858 12 view .LVU150
 469 003e 1343     		orrs	r3, r3, r2
 470              	.LVL59:
2859:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   
2860:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   if((TIMx == TIM1) || (TIMx == TIM8) || (TIMx == TIM2) || (TIMx == TIM3) ||
 471              		.loc 1 2860 3 is_stmt 1 view .LVU151
 472              		.loc 1 2860 5 is_stmt 0 view .LVU152
 473 0040 144A     		ldr	r2, .L27
 474 0042 9042     		cmp	r0, r2
 475 0044 1DD0     		beq	.L23
 476              		.loc 1 2860 21 discriminator 1 view .LVU153
 477 0046 02F50062 		add	r2, r2, #2048
 478 004a 9042     		cmp	r0, r2
 479 004c 19D0     		beq	.L23
 480              		.loc 1 2860 39 discriminator 2 view .LVU154
 481 004e B0F1804F 		cmp	r0, #1073741824
 482 0052 16D0     		beq	.L23
 483              		.loc 1 2860 57 discriminator 3 view .LVU155
 484 0054 A2F59832 		sub	r2, r2, #77824
 485 0058 9042     		cmp	r0, r2
 486 005a 12D0     		beq	.L23
 487              		.loc 1 2860 75 discriminator 4 view .LVU156
 488 005c 02F58062 		add	r2, r2, #1024
 489 0060 9042     		cmp	r0, r2
 490 0062 0ED0     		beq	.L23
2861:../stm32f10x_fwlib/src/stm32f10x_tim.c ****      (TIMx == TIM4) ||(TIMx == TIM5))
 491              		.loc 1 2861 21 view .LVU157
 492 0064 02F58062 		add	r2, r2, #1024
 493 0068 9042     		cmp	r0, r2
 494 006a 0AD0     		beq	.L23
ARM GAS  C:\Users\28470\AppData\Local\Temp\ccXqX3Ed.s 			page 60


2862:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   {
2863:../stm32f10x_fwlib/src/stm32f10x_tim.c ****     /* Select the Polarity and set the CC4E Bit */
2864:../stm32f10x_fwlib/src/stm32f10x_tim.c ****     tmpccer &= (uint16_t)~((uint16_t)(TIM_CCER_CC4P));
2865:../stm32f10x_fwlib/src/stm32f10x_tim.c ****     tmpccer |= (uint16_t)(tmp | (uint16_t)TIM_CCER_CC4E);
2866:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   }
2867:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   else
2868:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   {
2869:../stm32f10x_fwlib/src/stm32f10x_tim.c ****     /* Select the Polarity and set the CC4E Bit */
2870:../stm32f10x_fwlib/src/stm32f10x_tim.c ****     tmpccer &= (uint16_t)~((uint16_t)(TIM_CCER_CC3P | TIM_CCER_CC4NP));
 495              		.loc 1 2870 5 is_stmt 1 view .LVU158
 496              		.loc 1 2870 13 is_stmt 0 view .LVU159
 497 006c 2CF4007C 		bic	ip, ip, #512
 498              	.LVL60:
 499              		.loc 1 2870 13 view .LVU160
 500 0070 4FEA4C4C 		lsl	ip, ip, #17
 501 0074 4FEA5C4C 		lsr	ip, ip, #17
 502              	.LVL61:
2871:../stm32f10x_fwlib/src/stm32f10x_tim.c ****     tmpccer |= (uint16_t)(TIM_ICPolarity | (uint16_t)TIM_CCER_CC4E);
 503              		.loc 1 2871 5 is_stmt 1 view .LVU161
 504              		.loc 1 2871 13 is_stmt 0 view .LVU162
 505 0078 41EA0C01 		orr	r1, r1, ip
 506              	.LVL62:
 507              		.loc 1 2871 13 view .LVU163
 508 007c 41F48051 		orr	r1, r1, #4096
 509              	.LVL63:
 510              		.loc 1 2871 13 view .LVU164
 511 0080 04E0     		b	.L25
 512              	.LVL64:
 513              	.L23:
2864:../stm32f10x_fwlib/src/stm32f10x_tim.c ****     tmpccer |= (uint16_t)(tmp | (uint16_t)TIM_CCER_CC4E);
 514              		.loc 1 2864 5 is_stmt 1 view .LVU165
2864:../stm32f10x_fwlib/src/stm32f10x_tim.c ****     tmpccer |= (uint16_t)(tmp | (uint16_t)TIM_CCER_CC4E);
 515              		.loc 1 2864 13 is_stmt 0 view .LVU166
 516 0082 2CF40051 		bic	r1, ip, #8192
 517              	.LVL65:
2865:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   }
 518              		.loc 1 2865 5 is_stmt 1 view .LVU167
2865:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   }
 519              		.loc 1 2865 13 is_stmt 0 view .LVU168
 520 0086 2143     		orrs	r1, r1, r4
 521              	.LVL66:
2865:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   }
 522              		.loc 1 2865 13 view .LVU169
 523 0088 41F48051 		orr	r1, r1, #4096
 524              	.LVL67:
 525              	.L25:
2872:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   }
2873:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Write to TIMx CCMR2 and CCER registers */
2874:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   TIMx->CCMR2 = tmpccmr2;
 526              		.loc 1 2874 3 is_stmt 1 view .LVU170
 527              		.loc 1 2874 15 is_stmt 0 view .LVU171
 528 008c 8383     		strh	r3, [r0, #28]	@ movhi
2875:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   TIMx->CCER = tmpccer;
 529              		.loc 1 2875 3 is_stmt 1 view .LVU172
 530              		.loc 1 2875 14 is_stmt 0 view .LVU173
 531 008e 0184     		strh	r1, [r0, #32]	@ movhi
2876:../stm32f10x_fwlib/src/stm32f10x_tim.c **** }
ARM GAS  C:\Users\28470\AppData\Local\Temp\ccXqX3Ed.s 			page 61


 532              		.loc 1 2876 1 view .LVU174
 533 0090 10BD     		pop	{r4, pc}
 534              	.LVL68:
 535              	.L28:
 536              		.loc 1 2876 1 view .LVU175
 537 0092 00BF     		.align	2
 538              	.L27:
 539 0094 002C0140 		.word	1073818624
 540              		.cfi_endproc
 541              	.LFE119:
 543              		.section	.text.TIM_DeInit,"ax",%progbits
 544              		.align	1
 545              		.global	TIM_DeInit
 546              		.syntax unified
 547              		.thumb
 548              		.thumb_func
 550              	TIM_DeInit:
 551              	.LVL69:
 552              	.LFB29:
 123:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Check the parameters */
 553              		.loc 1 123 1 is_stmt 1 view -0
 554              		.cfi_startproc
 555              		@ args = 0, pretend = 0, frame = 0
 556              		@ frame_needed = 0, uses_anonymous_args = 0
 123:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Check the parameters */
 557              		.loc 1 123 1 is_stmt 0 view .LVU177
 558 0000 08B5     		push	{r3, lr}
 559              	.LCFI4:
 560              		.cfi_def_cfa_offset 8
 561              		.cfi_offset 3, -8
 562              		.cfi_offset 14, -4
 125:../stm32f10x_fwlib/src/stm32f10x_tim.c ****  
 563              		.loc 1 125 3 is_stmt 1 view .LVU178
 127:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   {
 564              		.loc 1 127 3 view .LVU179
 127:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   {
 565              		.loc 1 127 6 is_stmt 0 view .LVU180
 566 0002 724B     		ldr	r3, .L64
 567 0004 9842     		cmp	r0, r3
 568 0006 40D0     		beq	.L48
 132:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   {
 569              		.loc 1 132 8 is_stmt 1 view .LVU181
 132:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   {
 570              		.loc 1 132 11 is_stmt 0 view .LVU182
 571 0008 B0F1804F 		cmp	r0, #1073741824
 572 000c 48D0     		beq	.L49
 137:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   {
 573              		.loc 1 137 8 is_stmt 1 view .LVU183
 137:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   {
 574              		.loc 1 137 11 is_stmt 0 view .LVU184
 575 000e 704B     		ldr	r3, .L64+4
 576 0010 9842     		cmp	r0, r3
 577 0012 4ED0     		beq	.L50
 142:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   {
 578              		.loc 1 142 8 is_stmt 1 view .LVU185
 142:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   {
 579              		.loc 1 142 11 is_stmt 0 view .LVU186
ARM GAS  C:\Users\28470\AppData\Local\Temp\ccXqX3Ed.s 			page 62


 580 0014 6F4B     		ldr	r3, .L64+8
 581 0016 9842     		cmp	r0, r3
 582 0018 54D0     		beq	.L51
 147:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   {
 583              		.loc 1 147 8 is_stmt 1 view .LVU187
 147:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   {
 584              		.loc 1 147 11 is_stmt 0 view .LVU188
 585 001a 6F4B     		ldr	r3, .L64+12
 586 001c 9842     		cmp	r0, r3
 587 001e 5AD0     		beq	.L52
 152:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   {
 588              		.loc 1 152 8 is_stmt 1 view .LVU189
 152:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   {
 589              		.loc 1 152 11 is_stmt 0 view .LVU190
 590 0020 6E4B     		ldr	r3, .L64+16
 591 0022 9842     		cmp	r0, r3
 592 0024 60D0     		beq	.L53
 157:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   {
 593              		.loc 1 157 8 is_stmt 1 view .LVU191
 157:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   {
 594              		.loc 1 157 11 is_stmt 0 view .LVU192
 595 0026 6E4B     		ldr	r3, .L64+20
 596 0028 9842     		cmp	r0, r3
 597 002a 66D0     		beq	.L54
 162:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   {
 598              		.loc 1 162 8 is_stmt 1 view .LVU193
 162:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   {
 599              		.loc 1 162 11 is_stmt 0 view .LVU194
 600 002c 6D4B     		ldr	r3, .L64+24
 601 002e 9842     		cmp	r0, r3
 602 0030 6CD0     		beq	.L55
 167:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   {      
 603              		.loc 1 167 8 is_stmt 1 view .LVU195
 167:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   {      
 604              		.loc 1 167 11 is_stmt 0 view .LVU196
 605 0032 6D4B     		ldr	r3, .L64+28
 606 0034 9842     		cmp	r0, r3
 607 0036 74D0     		beq	.L56
 172:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   {      
 608              		.loc 1 172 8 is_stmt 1 view .LVU197
 172:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   {      
 609              		.loc 1 172 11 is_stmt 0 view .LVU198
 610 0038 6C4B     		ldr	r3, .L64+32
 611 003a 9842     		cmp	r0, r3
 612 003c 7CD0     		beq	.L57
 177:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   {     
 613              		.loc 1 177 8 is_stmt 1 view .LVU199
 177:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   {     
 614              		.loc 1 177 11 is_stmt 0 view .LVU200
 615 003e 6C4B     		ldr	r3, .L64+36
 616 0040 9842     		cmp	r0, r3
 617 0042 00F08480 		beq	.L58
 182:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   {      
 618              		.loc 1 182 8 is_stmt 1 view .LVU201
 182:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   {      
 619              		.loc 1 182 11 is_stmt 0 view .LVU202
 620 0046 6B4B     		ldr	r3, .L64+40
ARM GAS  C:\Users\28470\AppData\Local\Temp\ccXqX3Ed.s 			page 63


 621 0048 9842     		cmp	r0, r3
 622 004a 00F08B80 		beq	.L59
 187:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   {       
 623              		.loc 1 187 8 is_stmt 1 view .LVU203
 187:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   {       
 624              		.loc 1 187 11 is_stmt 0 view .LVU204
 625 004e 6A4B     		ldr	r3, .L64+44
 626 0050 9842     		cmp	r0, r3
 627 0052 00F09080 		beq	.L60
 192:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   {       
 628              		.loc 1 192 8 is_stmt 1 view .LVU205
 192:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   {       
 629              		.loc 1 192 11 is_stmt 0 view .LVU206
 630 0056 694B     		ldr	r3, .L64+48
 631 0058 9842     		cmp	r0, r3
 632 005a 00F09580 		beq	.L61
 197:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   {
 633              		.loc 1 197 8 is_stmt 1 view .LVU207
 197:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   {
 634              		.loc 1 197 11 is_stmt 0 view .LVU208
 635 005e 684B     		ldr	r3, .L64+52
 636 0060 9842     		cmp	r0, r3
 637 0062 00F09C80 		beq	.L62
 202:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   {
 638              		.loc 1 202 8 is_stmt 1 view .LVU209
 202:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   {
 639              		.loc 1 202 11 is_stmt 0 view .LVU210
 640 0066 674B     		ldr	r3, .L64+56
 641 0068 9842     		cmp	r0, r3
 642 006a 00F0A380 		beq	.L63
 209:../stm32f10x_fwlib/src/stm32f10x_tim.c ****     {
 643              		.loc 1 209 5 is_stmt 1 view .LVU211
 209:../stm32f10x_fwlib/src/stm32f10x_tim.c ****     {
 644              		.loc 1 209 8 is_stmt 0 view .LVU212
 645 006e 664B     		ldr	r3, .L64+60
 646 0070 9842     		cmp	r0, r3
 647 0072 14D1     		bne	.L29
 211:../stm32f10x_fwlib/src/stm32f10x_tim.c ****       RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM17, DISABLE);
 648              		.loc 1 211 7 is_stmt 1 view .LVU213
 649 0074 0121     		movs	r1, #1
 650 0076 4FF48020 		mov	r0, #262144
 651              	.LVL70:
 211:../stm32f10x_fwlib/src/stm32f10x_tim.c ****       RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM17, DISABLE);
 652              		.loc 1 211 7 is_stmt 0 view .LVU214
 653 007a FFF7FEFF 		bl	RCC_APB2PeriphResetCmd
 654              	.LVL71:
 212:../stm32f10x_fwlib/src/stm32f10x_tim.c ****     }  
 655              		.loc 1 212 7 is_stmt 1 view .LVU215
 656 007e 0021     		movs	r1, #0
 657 0080 4FF48020 		mov	r0, #262144
 658 0084 FFF7FEFF 		bl	RCC_APB2PeriphResetCmd
 659              	.LVL72:
 215:../stm32f10x_fwlib/src/stm32f10x_tim.c **** 
 660              		.loc 1 215 1 is_stmt 0 view .LVU216
 661 0088 09E0     		b	.L29
 662              	.LVL73:
 663              	.L48:
ARM GAS  C:\Users\28470\AppData\Local\Temp\ccXqX3Ed.s 			page 64


 129:../stm32f10x_fwlib/src/stm32f10x_tim.c ****     RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM1, DISABLE);  
 664              		.loc 1 129 5 is_stmt 1 view .LVU217
 665 008a 0121     		movs	r1, #1
 666 008c 4FF40060 		mov	r0, #2048
 667              	.LVL74:
 129:../stm32f10x_fwlib/src/stm32f10x_tim.c ****     RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM1, DISABLE);  
 668              		.loc 1 129 5 is_stmt 0 view .LVU218
 669 0090 FFF7FEFF 		bl	RCC_APB2PeriphResetCmd
 670              	.LVL75:
 130:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   }     
 671              		.loc 1 130 5 is_stmt 1 view .LVU219
 672 0094 0021     		movs	r1, #0
 673 0096 4FF40060 		mov	r0, #2048
 674 009a FFF7FEFF 		bl	RCC_APB2PeriphResetCmd
 675              	.LVL76:
 676              	.L29:
 215:../stm32f10x_fwlib/src/stm32f10x_tim.c **** 
 677              		.loc 1 215 1 is_stmt 0 view .LVU220
 678 009e 08BD     		pop	{r3, pc}
 679              	.LVL77:
 680              	.L49:
 134:../stm32f10x_fwlib/src/stm32f10x_tim.c ****     RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM2, DISABLE);
 681              		.loc 1 134 5 is_stmt 1 view .LVU221
 682 00a0 0121     		movs	r1, #1
 683 00a2 0846     		mov	r0, r1
 684              	.LVL78:
 134:../stm32f10x_fwlib/src/stm32f10x_tim.c ****     RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM2, DISABLE);
 685              		.loc 1 134 5 is_stmt 0 view .LVU222
 686 00a4 FFF7FEFF 		bl	RCC_APB1PeriphResetCmd
 687              	.LVL79:
 135:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   }
 688              		.loc 1 135 5 is_stmt 1 view .LVU223
 689 00a8 0021     		movs	r1, #0
 690 00aa 0120     		movs	r0, #1
 691 00ac FFF7FEFF 		bl	RCC_APB1PeriphResetCmd
 692              	.LVL80:
 693 00b0 F5E7     		b	.L29
 694              	.LVL81:
 695              	.L50:
 139:../stm32f10x_fwlib/src/stm32f10x_tim.c ****     RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM3, DISABLE);
 696              		.loc 1 139 5 view .LVU224
 697 00b2 0121     		movs	r1, #1
 698 00b4 0220     		movs	r0, #2
 699              	.LVL82:
 139:../stm32f10x_fwlib/src/stm32f10x_tim.c ****     RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM3, DISABLE);
 700              		.loc 1 139 5 is_stmt 0 view .LVU225
 701 00b6 FFF7FEFF 		bl	RCC_APB1PeriphResetCmd
 702              	.LVL83:
 140:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   }
 703              		.loc 1 140 5 is_stmt 1 view .LVU226
 704 00ba 0021     		movs	r1, #0
 705 00bc 0220     		movs	r0, #2
 706 00be FFF7FEFF 		bl	RCC_APB1PeriphResetCmd
 707              	.LVL84:
 708 00c2 ECE7     		b	.L29
 709              	.LVL85:
 710              	.L51:
ARM GAS  C:\Users\28470\AppData\Local\Temp\ccXqX3Ed.s 			page 65


 144:../stm32f10x_fwlib/src/stm32f10x_tim.c ****     RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM4, DISABLE);
 711              		.loc 1 144 5 view .LVU227
 712 00c4 0121     		movs	r1, #1
 713 00c6 0420     		movs	r0, #4
 714              	.LVL86:
 144:../stm32f10x_fwlib/src/stm32f10x_tim.c ****     RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM4, DISABLE);
 715              		.loc 1 144 5 is_stmt 0 view .LVU228
 716 00c8 FFF7FEFF 		bl	RCC_APB1PeriphResetCmd
 717              	.LVL87:
 145:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   } 
 718              		.loc 1 145 5 is_stmt 1 view .LVU229
 719 00cc 0021     		movs	r1, #0
 720 00ce 0420     		movs	r0, #4
 721 00d0 FFF7FEFF 		bl	RCC_APB1PeriphResetCmd
 722              	.LVL88:
 723 00d4 E3E7     		b	.L29
 724              	.LVL89:
 725              	.L52:
 149:../stm32f10x_fwlib/src/stm32f10x_tim.c ****     RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM5, DISABLE);
 726              		.loc 1 149 5 view .LVU230
 727 00d6 0121     		movs	r1, #1
 728 00d8 0820     		movs	r0, #8
 729              	.LVL90:
 149:../stm32f10x_fwlib/src/stm32f10x_tim.c ****     RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM5, DISABLE);
 730              		.loc 1 149 5 is_stmt 0 view .LVU231
 731 00da FFF7FEFF 		bl	RCC_APB1PeriphResetCmd
 732              	.LVL91:
 150:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   } 
 733              		.loc 1 150 5 is_stmt 1 view .LVU232
 734 00de 0021     		movs	r1, #0
 735 00e0 0820     		movs	r0, #8
 736 00e2 FFF7FEFF 		bl	RCC_APB1PeriphResetCmd
 737              	.LVL92:
 738 00e6 DAE7     		b	.L29
 739              	.LVL93:
 740              	.L53:
 154:../stm32f10x_fwlib/src/stm32f10x_tim.c ****     RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM6, DISABLE);
 741              		.loc 1 154 5 view .LVU233
 742 00e8 0121     		movs	r1, #1
 743 00ea 1020     		movs	r0, #16
 744              	.LVL94:
 154:../stm32f10x_fwlib/src/stm32f10x_tim.c ****     RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM6, DISABLE);
 745              		.loc 1 154 5 is_stmt 0 view .LVU234
 746 00ec FFF7FEFF 		bl	RCC_APB1PeriphResetCmd
 747              	.LVL95:
 155:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   } 
 748              		.loc 1 155 5 is_stmt 1 view .LVU235
 749 00f0 0021     		movs	r1, #0
 750 00f2 1020     		movs	r0, #16
 751 00f4 FFF7FEFF 		bl	RCC_APB1PeriphResetCmd
 752              	.LVL96:
 753 00f8 D1E7     		b	.L29
 754              	.LVL97:
 755              	.L54:
 159:../stm32f10x_fwlib/src/stm32f10x_tim.c ****     RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, DISABLE);
 756              		.loc 1 159 5 view .LVU236
 757 00fa 0121     		movs	r1, #1
ARM GAS  C:\Users\28470\AppData\Local\Temp\ccXqX3Ed.s 			page 66


 758 00fc 2020     		movs	r0, #32
 759              	.LVL98:
 159:../stm32f10x_fwlib/src/stm32f10x_tim.c ****     RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM7, DISABLE);
 760              		.loc 1 159 5 is_stmt 0 view .LVU237
 761 00fe FFF7FEFF 		bl	RCC_APB1PeriphResetCmd
 762              	.LVL99:
 160:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   } 
 763              		.loc 1 160 5 is_stmt 1 view .LVU238
 764 0102 0021     		movs	r1, #0
 765 0104 2020     		movs	r0, #32
 766 0106 FFF7FEFF 		bl	RCC_APB1PeriphResetCmd
 767              	.LVL100:
 768 010a C8E7     		b	.L29
 769              	.LVL101:
 770              	.L55:
 164:../stm32f10x_fwlib/src/stm32f10x_tim.c ****     RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, DISABLE);
 771              		.loc 1 164 5 view .LVU239
 772 010c 0121     		movs	r1, #1
 773 010e 4FF40050 		mov	r0, #8192
 774              	.LVL102:
 164:../stm32f10x_fwlib/src/stm32f10x_tim.c ****     RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM8, DISABLE);
 775              		.loc 1 164 5 is_stmt 0 view .LVU240
 776 0112 FFF7FEFF 		bl	RCC_APB2PeriphResetCmd
 777              	.LVL103:
 165:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   }
 778              		.loc 1 165 5 is_stmt 1 view .LVU241
 779 0116 0021     		movs	r1, #0
 780 0118 4FF40050 		mov	r0, #8192
 781 011c FFF7FEFF 		bl	RCC_APB2PeriphResetCmd
 782              	.LVL104:
 783 0120 BDE7     		b	.L29
 784              	.LVL105:
 785              	.L56:
 169:../stm32f10x_fwlib/src/stm32f10x_tim.c ****     RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM9, DISABLE);  
 786              		.loc 1 169 5 view .LVU242
 787 0122 0121     		movs	r1, #1
 788 0124 4FF40020 		mov	r0, #524288
 789              	.LVL106:
 169:../stm32f10x_fwlib/src/stm32f10x_tim.c ****     RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM9, DISABLE);  
 790              		.loc 1 169 5 is_stmt 0 view .LVU243
 791 0128 FFF7FEFF 		bl	RCC_APB2PeriphResetCmd
 792              	.LVL107:
 170:../stm32f10x_fwlib/src/stm32f10x_tim.c ****    }  
 793              		.loc 1 170 5 is_stmt 1 view .LVU244
 794 012c 0021     		movs	r1, #0
 795 012e 4FF40020 		mov	r0, #524288
 796 0132 FFF7FEFF 		bl	RCC_APB2PeriphResetCmd
 797              	.LVL108:
 798 0136 B2E7     		b	.L29
 799              	.LVL109:
 800              	.L57:
 174:../stm32f10x_fwlib/src/stm32f10x_tim.c ****     RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM10, DISABLE);  
 801              		.loc 1 174 5 view .LVU245
 802 0138 0121     		movs	r1, #1
 803 013a 4FF48010 		mov	r0, #1048576
 804              	.LVL110:
 174:../stm32f10x_fwlib/src/stm32f10x_tim.c ****     RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM10, DISABLE);  
ARM GAS  C:\Users\28470\AppData\Local\Temp\ccXqX3Ed.s 			page 67


 805              		.loc 1 174 5 is_stmt 0 view .LVU246
 806 013e FFF7FEFF 		bl	RCC_APB2PeriphResetCmd
 807              	.LVL111:
 175:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   }  
 808              		.loc 1 175 5 is_stmt 1 view .LVU247
 809 0142 0021     		movs	r1, #0
 810 0144 4FF48010 		mov	r0, #1048576
 811 0148 FFF7FEFF 		bl	RCC_APB2PeriphResetCmd
 812              	.LVL112:
 813 014c A7E7     		b	.L29
 814              	.LVL113:
 815              	.L58:
 179:../stm32f10x_fwlib/src/stm32f10x_tim.c ****     RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM11, DISABLE);  
 816              		.loc 1 179 5 view .LVU248
 817 014e 0121     		movs	r1, #1
 818 0150 4FF40010 		mov	r0, #2097152
 819              	.LVL114:
 179:../stm32f10x_fwlib/src/stm32f10x_tim.c ****     RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM11, DISABLE);  
 820              		.loc 1 179 5 is_stmt 0 view .LVU249
 821 0154 FFF7FEFF 		bl	RCC_APB2PeriphResetCmd
 822              	.LVL115:
 180:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   }  
 823              		.loc 1 180 5 is_stmt 1 view .LVU250
 824 0158 0021     		movs	r1, #0
 825 015a 4FF40010 		mov	r0, #2097152
 826 015e FFF7FEFF 		bl	RCC_APB2PeriphResetCmd
 827              	.LVL116:
 828 0162 9CE7     		b	.L29
 829              	.LVL117:
 830              	.L59:
 184:../stm32f10x_fwlib/src/stm32f10x_tim.c ****     RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM12, DISABLE);  
 831              		.loc 1 184 5 view .LVU251
 832 0164 0121     		movs	r1, #1
 833 0166 4020     		movs	r0, #64
 834              	.LVL118:
 184:../stm32f10x_fwlib/src/stm32f10x_tim.c ****     RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM12, DISABLE);  
 835              		.loc 1 184 5 is_stmt 0 view .LVU252
 836 0168 FFF7FEFF 		bl	RCC_APB1PeriphResetCmd
 837              	.LVL119:
 185:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   }  
 838              		.loc 1 185 5 is_stmt 1 view .LVU253
 839 016c 0021     		movs	r1, #0
 840 016e 4020     		movs	r0, #64
 841 0170 FFF7FEFF 		bl	RCC_APB1PeriphResetCmd
 842              	.LVL120:
 843 0174 93E7     		b	.L29
 844              	.LVL121:
 845              	.L60:
 189:../stm32f10x_fwlib/src/stm32f10x_tim.c ****     RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM13, DISABLE);  
 846              		.loc 1 189 5 view .LVU254
 847 0176 0121     		movs	r1, #1
 848 0178 8020     		movs	r0, #128
 849              	.LVL122:
 189:../stm32f10x_fwlib/src/stm32f10x_tim.c ****     RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM13, DISABLE);  
 850              		.loc 1 189 5 is_stmt 0 view .LVU255
 851 017a FFF7FEFF 		bl	RCC_APB1PeriphResetCmd
 852              	.LVL123:
ARM GAS  C:\Users\28470\AppData\Local\Temp\ccXqX3Ed.s 			page 68


 190:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   }
 853              		.loc 1 190 5 is_stmt 1 view .LVU256
 854 017e 0021     		movs	r1, #0
 855 0180 8020     		movs	r0, #128
 856 0182 FFF7FEFF 		bl	RCC_APB1PeriphResetCmd
 857              	.LVL124:
 858 0186 8AE7     		b	.L29
 859              	.LVL125:
 860              	.L61:
 194:../stm32f10x_fwlib/src/stm32f10x_tim.c ****     RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM14, DISABLE);  
 861              		.loc 1 194 5 view .LVU257
 862 0188 0121     		movs	r1, #1
 863 018a 4FF48070 		mov	r0, #256
 864              	.LVL126:
 194:../stm32f10x_fwlib/src/stm32f10x_tim.c ****     RCC_APB1PeriphResetCmd(RCC_APB1Periph_TIM14, DISABLE);  
 865              		.loc 1 194 5 is_stmt 0 view .LVU258
 866 018e FFF7FEFF 		bl	RCC_APB1PeriphResetCmd
 867              	.LVL127:
 195:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   }        
 868              		.loc 1 195 5 is_stmt 1 view .LVU259
 869 0192 0021     		movs	r1, #0
 870 0194 4FF48070 		mov	r0, #256
 871 0198 FFF7FEFF 		bl	RCC_APB1PeriphResetCmd
 872              	.LVL128:
 873 019c 7FE7     		b	.L29
 874              	.LVL129:
 875              	.L62:
 199:../stm32f10x_fwlib/src/stm32f10x_tim.c ****     RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM15, DISABLE);
 876              		.loc 1 199 5 view .LVU260
 877 019e 0121     		movs	r1, #1
 878 01a0 4FF48030 		mov	r0, #65536
 879              	.LVL130:
 199:../stm32f10x_fwlib/src/stm32f10x_tim.c ****     RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM15, DISABLE);
 880              		.loc 1 199 5 is_stmt 0 view .LVU261
 881 01a4 FFF7FEFF 		bl	RCC_APB2PeriphResetCmd
 882              	.LVL131:
 200:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   } 
 883              		.loc 1 200 5 is_stmt 1 view .LVU262
 884 01a8 0021     		movs	r1, #0
 885 01aa 4FF48030 		mov	r0, #65536
 886 01ae FFF7FEFF 		bl	RCC_APB2PeriphResetCmd
 887              	.LVL132:
 888 01b2 74E7     		b	.L29
 889              	.LVL133:
 890              	.L63:
 204:../stm32f10x_fwlib/src/stm32f10x_tim.c ****     RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM16, DISABLE);
 891              		.loc 1 204 5 view .LVU263
 892 01b4 0121     		movs	r1, #1
 893 01b6 4FF40030 		mov	r0, #131072
 894              	.LVL134:
 204:../stm32f10x_fwlib/src/stm32f10x_tim.c ****     RCC_APB2PeriphResetCmd(RCC_APB2Periph_TIM16, DISABLE);
 895              		.loc 1 204 5 is_stmt 0 view .LVU264
 896 01ba FFF7FEFF 		bl	RCC_APB2PeriphResetCmd
 897              	.LVL135:
 205:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   } 
 898              		.loc 1 205 5 is_stmt 1 view .LVU265
 899 01be 0021     		movs	r1, #0
ARM GAS  C:\Users\28470\AppData\Local\Temp\ccXqX3Ed.s 			page 69


 900 01c0 4FF40030 		mov	r0, #131072
 901 01c4 FFF7FEFF 		bl	RCC_APB2PeriphResetCmd
 902              	.LVL136:
 903 01c8 69E7     		b	.L29
 904              	.L65:
 905 01ca 00BF     		.align	2
 906              	.L64:
 907 01cc 002C0140 		.word	1073818624
 908 01d0 00040040 		.word	1073742848
 909 01d4 00080040 		.word	1073743872
 910 01d8 000C0040 		.word	1073744896
 911 01dc 00100040 		.word	1073745920
 912 01e0 00140040 		.word	1073746944
 913 01e4 00340140 		.word	1073820672
 914 01e8 004C0140 		.word	1073826816
 915 01ec 00500140 		.word	1073827840
 916 01f0 00540140 		.word	1073828864
 917 01f4 00180040 		.word	1073747968
 918 01f8 001C0040 		.word	1073748992
 919 01fc 00200040 		.word	1073750016
 920 0200 00400140 		.word	1073823744
 921 0204 00440140 		.word	1073824768
 922 0208 00480140 		.word	1073825792
 923              		.cfi_endproc
 924              	.LFE29:
 926              		.section	.text.TIM_TimeBaseInit,"ax",%progbits
 927              		.align	1
 928              		.global	TIM_TimeBaseInit
 929              		.syntax unified
 930              		.thumb
 931              		.thumb_func
 933              	TIM_TimeBaseInit:
 934              	.LVL137:
 935              	.LFB30:
 227:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   uint16_t tmpcr1 = 0;
 936              		.loc 1 227 1 view -0
 937              		.cfi_startproc
 938              		@ args = 0, pretend = 0, frame = 0
 939              		@ frame_needed = 0, uses_anonymous_args = 0
 940              		@ link register save eliminated.
 228:../stm32f10x_fwlib/src/stm32f10x_tim.c **** 
 941              		.loc 1 228 3 view .LVU267
 231:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   assert_param(IS_TIM_COUNTER_MODE(TIM_TimeBaseInitStruct->TIM_CounterMode));
 942              		.loc 1 231 3 view .LVU268
 232:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   assert_param(IS_TIM_CKD_DIV(TIM_TimeBaseInitStruct->TIM_ClockDivision));
 943              		.loc 1 232 3 view .LVU269
 233:../stm32f10x_fwlib/src/stm32f10x_tim.c **** 
 944              		.loc 1 233 3 view .LVU270
 235:../stm32f10x_fwlib/src/stm32f10x_tim.c **** 
 945              		.loc 1 235 3 view .LVU271
 235:../stm32f10x_fwlib/src/stm32f10x_tim.c **** 
 946              		.loc 1 235 10 is_stmt 0 view .LVU272
 947 0000 0388     		ldrh	r3, [r0]
 948 0002 9BB2     		uxth	r3, r3
 949              	.LVL138:
 237:../stm32f10x_fwlib/src/stm32f10x_tim.c ****      (TIMx == TIM4) || (TIMx == TIM5)) 
 950              		.loc 1 237 3 is_stmt 1 view .LVU273
ARM GAS  C:\Users\28470\AppData\Local\Temp\ccXqX3Ed.s 			page 70


 237:../stm32f10x_fwlib/src/stm32f10x_tim.c ****      (TIMx == TIM4) || (TIMx == TIM5)) 
 951              		.loc 1 237 5 is_stmt 0 view .LVU274
 952 0004 214A     		ldr	r2, .L72
 953 0006 9042     		cmp	r0, r2
 954 0008 12D0     		beq	.L67
 237:../stm32f10x_fwlib/src/stm32f10x_tim.c ****      (TIMx == TIM4) || (TIMx == TIM5)) 
 955              		.loc 1 237 21 discriminator 1 view .LVU275
 956 000a 02F50062 		add	r2, r2, #2048
 957 000e 9042     		cmp	r0, r2
 958 0010 0ED0     		beq	.L67
 237:../stm32f10x_fwlib/src/stm32f10x_tim.c ****      (TIMx == TIM4) || (TIMx == TIM5)) 
 959              		.loc 1 237 38 discriminator 2 view .LVU276
 960 0012 B0F1804F 		cmp	r0, #1073741824
 961 0016 0BD0     		beq	.L67
 237:../stm32f10x_fwlib/src/stm32f10x_tim.c ****      (TIMx == TIM4) || (TIMx == TIM5)) 
 962              		.loc 1 237 56 discriminator 3 view .LVU277
 963 0018 A2F59832 		sub	r2, r2, #77824
 964 001c 9042     		cmp	r0, r2
 965 001e 07D0     		beq	.L67
 237:../stm32f10x_fwlib/src/stm32f10x_tim.c ****      (TIMx == TIM4) || (TIMx == TIM5)) 
 966              		.loc 1 237 73 discriminator 4 view .LVU278
 967 0020 02F58062 		add	r2, r2, #1024
 968 0024 9042     		cmp	r0, r2
 969 0026 03D0     		beq	.L67
 238:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   {
 970              		.loc 1 238 21 view .LVU279
 971 0028 02F58062 		add	r2, r2, #1024
 972 002c 9042     		cmp	r0, r2
 973 002e 03D1     		bne	.L68
 974              	.L67:
 241:../stm32f10x_fwlib/src/stm32f10x_tim.c ****     tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_CounterMode;
 975              		.loc 1 241 5 is_stmt 1 view .LVU280
 241:../stm32f10x_fwlib/src/stm32f10x_tim.c ****     tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_CounterMode;
 976              		.loc 1 241 12 is_stmt 0 view .LVU281
 977 0030 23F07003 		bic	r3, r3, #112
 978              	.LVL139:
 242:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   }
 979              		.loc 1 242 5 is_stmt 1 view .LVU282
 242:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   }
 980              		.loc 1 242 47 is_stmt 0 view .LVU283
 981 0034 4A88     		ldrh	r2, [r1, #2]
 242:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   }
 982              		.loc 1 242 12 view .LVU284
 983 0036 1343     		orrs	r3, r3, r2
 984              	.LVL140:
 985              	.L68:
 245:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   {
 986              		.loc 1 245 3 is_stmt 1 view .LVU285
 245:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   {
 987              		.loc 1 245 5 is_stmt 0 view .LVU286
 988 0038 154A     		ldr	r2, .L72+4
 989 003a 9042     		cmp	r0, r2
 990 003c 08D0     		beq	.L69
 245:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   {
 991              		.loc 1 245 21 discriminator 1 view .LVU287
 992 003e 02F58062 		add	r2, r2, #1024
 993 0042 9042     		cmp	r0, r2
ARM GAS  C:\Users\28470\AppData\Local\Temp\ccXqX3Ed.s 			page 71


 994 0044 04D0     		beq	.L69
 248:../stm32f10x_fwlib/src/stm32f10x_tim.c ****     tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_ClockDivision;
 995              		.loc 1 248 5 is_stmt 1 view .LVU288
 248:../stm32f10x_fwlib/src/stm32f10x_tim.c ****     tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_ClockDivision;
 996              		.loc 1 248 12 is_stmt 0 view .LVU289
 997 0046 23F44073 		bic	r3, r3, #768
 998              	.LVL141:
 248:../stm32f10x_fwlib/src/stm32f10x_tim.c ****     tmpcr1 |= (uint32_t)TIM_TimeBaseInitStruct->TIM_ClockDivision;
 999              		.loc 1 248 12 view .LVU290
 1000 004a 9BB2     		uxth	r3, r3
 1001              	.LVL142:
 249:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   }
 1002              		.loc 1 249 5 is_stmt 1 view .LVU291
 249:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   }
 1003              		.loc 1 249 47 is_stmt 0 view .LVU292
 1004 004c CA88     		ldrh	r2, [r1, #6]
 249:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   }
 1005              		.loc 1 249 12 view .LVU293
 1006 004e 1343     		orrs	r3, r3, r2
 1007              	.LVL143:
 1008              	.L69:
 252:../stm32f10x_fwlib/src/stm32f10x_tim.c **** 
 1009              		.loc 1 252 3 is_stmt 1 view .LVU294
 252:../stm32f10x_fwlib/src/stm32f10x_tim.c **** 
 1010              		.loc 1 252 13 is_stmt 0 view .LVU295
 1011 0050 0380     		strh	r3, [r0]	@ movhi
 255:../stm32f10x_fwlib/src/stm32f10x_tim.c ****  
 1012              		.loc 1 255 3 is_stmt 1 view .LVU296
 255:../stm32f10x_fwlib/src/stm32f10x_tim.c ****  
 1013              		.loc 1 255 37 is_stmt 0 view .LVU297
 1014 0052 8B88     		ldrh	r3, [r1, #4]
 1015              	.LVL144:
 255:../stm32f10x_fwlib/src/stm32f10x_tim.c ****  
 1016              		.loc 1 255 13 view .LVU298
 1017 0054 8385     		strh	r3, [r0, #44]	@ movhi
 1018              	.LVL145:
 258:../stm32f10x_fwlib/src/stm32f10x_tim.c ****     
 1019              		.loc 1 258 3 is_stmt 1 view .LVU299
 258:../stm32f10x_fwlib/src/stm32f10x_tim.c ****     
 1020              		.loc 1 258 37 is_stmt 0 view .LVU300
 1021 0056 0B88     		ldrh	r3, [r1]
 258:../stm32f10x_fwlib/src/stm32f10x_tim.c ****     
 1022              		.loc 1 258 13 view .LVU301
 1023 0058 0385     		strh	r3, [r0, #40]	@ movhi
 260:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   {
 1024              		.loc 1 260 3 is_stmt 1 view .LVU302
 260:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   {
 1025              		.loc 1 260 6 is_stmt 0 view .LVU303
 1026 005a 0C4B     		ldr	r3, .L72
 1027 005c 9842     		cmp	r0, r3
 1028 005e 0FD0     		beq	.L70
 260:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   {
 1029              		.loc 1 260 22 discriminator 1 view .LVU304
 1030 0060 03F50063 		add	r3, r3, #2048
 1031 0064 9842     		cmp	r0, r3
 1032 0066 0BD0     		beq	.L70
 260:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   {
ARM GAS  C:\Users\28470\AppData\Local\Temp\ccXqX3Ed.s 			page 72


 1033              		.loc 1 260 39 discriminator 2 view .LVU305
 1034 0068 03F54063 		add	r3, r3, #3072
 1035 006c 9842     		cmp	r0, r3
 1036 006e 07D0     		beq	.L70
 260:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   {
 1037              		.loc 1 260 57 discriminator 3 view .LVU306
 1038 0070 03F58063 		add	r3, r3, #1024
 1039 0074 9842     		cmp	r0, r3
 1040 0076 03D0     		beq	.L70
 260:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   {
 1041              		.loc 1 260 76 discriminator 4 view .LVU307
 1042 0078 03F58063 		add	r3, r3, #1024
 1043 007c 9842     		cmp	r0, r3
 1044 007e 01D1     		bne	.L71
 1045              	.L70:
 263:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   }
 1046              		.loc 1 263 5 is_stmt 1 view .LVU308
 263:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   }
 1047              		.loc 1 263 39 is_stmt 0 view .LVU309
 1048 0080 0B7A     		ldrb	r3, [r1, #8]	@ zero_extendqisi2
 263:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   }
 1049              		.loc 1 263 15 view .LVU310
 1050 0082 0386     		strh	r3, [r0, #48]	@ movhi
 1051              	.L71:
 268:../stm32f10x_fwlib/src/stm32f10x_tim.c **** }
 1052              		.loc 1 268 3 is_stmt 1 view .LVU311
 268:../stm32f10x_fwlib/src/stm32f10x_tim.c **** }
 1053              		.loc 1 268 13 is_stmt 0 view .LVU312
 1054 0084 0123     		movs	r3, #1
 1055 0086 8382     		strh	r3, [r0, #20]	@ movhi
 269:../stm32f10x_fwlib/src/stm32f10x_tim.c **** 
 1056              		.loc 1 269 1 view .LVU313
 1057 0088 7047     		bx	lr
 1058              	.L73:
 1059 008a 00BF     		.align	2
 1060              	.L72:
 1061 008c 002C0140 		.word	1073818624
 1062 0090 00100040 		.word	1073745920
 1063              		.cfi_endproc
 1064              	.LFE30:
 1066              		.section	.text.TIM_OC1Init,"ax",%progbits
 1067              		.align	1
 1068              		.global	TIM_OC1Init
 1069              		.syntax unified
 1070              		.thumb
 1071              		.thumb_func
 1073              	TIM_OC1Init:
 1074              	.LVL146:
 1075              	.LFB31:
 280:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   uint16_t tmpccmrx = 0, tmpccer = 0, tmpcr2 = 0;
 1076              		.loc 1 280 1 is_stmt 1 view -0
 1077              		.cfi_startproc
 1078              		@ args = 0, pretend = 0, frame = 0
 1079              		@ frame_needed = 0, uses_anonymous_args = 0
 1080              		@ link register save eliminated.
 280:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   uint16_t tmpccmrx = 0, tmpccer = 0, tmpcr2 = 0;
 1081              		.loc 1 280 1 is_stmt 0 view .LVU315
ARM GAS  C:\Users\28470\AppData\Local\Temp\ccXqX3Ed.s 			page 73


 1082 0000 10B4     		push	{r4}
 1083              	.LCFI5:
 1084              		.cfi_def_cfa_offset 4
 1085              		.cfi_offset 4, -4
 281:../stm32f10x_fwlib/src/stm32f10x_tim.c ****    
 1086              		.loc 1 281 3 is_stmt 1 view .LVU316
 1087              	.LVL147:
 284:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
 1088              		.loc 1 284 3 view .LVU317
 285:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
 1089              		.loc 1 285 3 view .LVU318
 286:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   
 1090              		.loc 1 286 3 view .LVU319
 287:../stm32f10x_fwlib/src/stm32f10x_tim.c ****  /* Disable the Channel 1: Reset the CC1E Bit */
 1091              		.loc 1 287 3 view .LVU320
 289:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Get the TIMx CCER register value */
 1092              		.loc 1 289 3 view .LVU321
 289:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Get the TIMx CCER register value */
 1093              		.loc 1 289 14 is_stmt 0 view .LVU322
 1094 0002 038C     		ldrh	r3, [r0, #32]
 1095 0004 9BB2     		uxth	r3, r3
 1096 0006 23F00103 		bic	r3, r3, #1
 1097 000a 9BB2     		uxth	r3, r3
 1098 000c 0384     		strh	r3, [r0, #32]	@ movhi
 291:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Get the TIMx CR2 register value */
 1099              		.loc 1 291 3 is_stmt 1 view .LVU323
 291:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Get the TIMx CR2 register value */
 1100              		.loc 1 291 11 is_stmt 0 view .LVU324
 1101 000e 038C     		ldrh	r3, [r0, #32]
 1102 0010 9BB2     		uxth	r3, r3
 1103              	.LVL148:
 293:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   
 1104              		.loc 1 293 3 is_stmt 1 view .LVU325
 293:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   
 1105              		.loc 1 293 10 is_stmt 0 view .LVU326
 1106 0012 B0F804C0 		ldrh	ip, [r0, #4]
 1107 0016 1FFA8CFC 		uxth	ip, ip
 1108              	.LVL149:
 296:../stm32f10x_fwlib/src/stm32f10x_tim.c ****     
 1109              		.loc 1 296 3 is_stmt 1 view .LVU327
 296:../stm32f10x_fwlib/src/stm32f10x_tim.c ****     
 1110              		.loc 1 296 12 is_stmt 0 view .LVU328
 1111 001a 028B     		ldrh	r2, [r0, #24]
 1112 001c 92B2     		uxth	r2, r2
 1113              	.LVL150:
 299:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   tmpccmrx &= (uint16_t)(~((uint16_t)TIM_CCMR1_CC1S));
 1114              		.loc 1 299 3 is_stmt 1 view .LVU329
 300:../stm32f10x_fwlib/src/stm32f10x_tim.c **** 
 1115              		.loc 1 300 3 view .LVU330
 300:../stm32f10x_fwlib/src/stm32f10x_tim.c **** 
 1116              		.loc 1 300 12 is_stmt 0 view .LVU331
 1117 001e 22F07302 		bic	r2, r2, #115
 1118              	.LVL151:
 303:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   
 1119              		.loc 1 303 3 is_stmt 1 view .LVU332
 303:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   
 1120              		.loc 1 303 31 is_stmt 0 view .LVU333
ARM GAS  C:\Users\28470\AppData\Local\Temp\ccXqX3Ed.s 			page 74


 1121 0022 0C88     		ldrh	r4, [r1]
 303:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   
 1122              		.loc 1 303 12 view .LVU334
 1123 0024 2243     		orrs	r2, r2, r4
 1124              	.LVL152:
 306:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Set the Output Compare Polarity */
 1125              		.loc 1 306 3 is_stmt 1 view .LVU335
 306:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Set the Output Compare Polarity */
 1126              		.loc 1 306 11 is_stmt 0 view .LVU336
 1127 0026 23F00203 		bic	r3, r3, #2
 1128              	.LVL153:
 308:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   
 1129              		.loc 1 308 3 is_stmt 1 view .LVU337
 308:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   
 1130              		.loc 1 308 30 is_stmt 0 view .LVU338
 1131 002a 0C89     		ldrh	r4, [r1, #8]
 308:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   
 1132              		.loc 1 308 11 view .LVU339
 1133 002c 2343     		orrs	r3, r3, r4
 1134              	.LVL154:
 311:../stm32f10x_fwlib/src/stm32f10x_tim.c ****     
 1135              		.loc 1 311 3 is_stmt 1 view .LVU340
 311:../stm32f10x_fwlib/src/stm32f10x_tim.c ****     
 1136              		.loc 1 311 30 is_stmt 0 view .LVU341
 1137 002e 4C88     		ldrh	r4, [r1, #2]
 311:../stm32f10x_fwlib/src/stm32f10x_tim.c ****     
 1138              		.loc 1 311 11 view .LVU342
 1139 0030 2343     		orrs	r3, r3, r4
 1140              	.LVL155:
 313:../stm32f10x_fwlib/src/stm32f10x_tim.c ****      (TIMx == TIM16)|| (TIMx == TIM17))
 1141              		.loc 1 313 3 is_stmt 1 view .LVU343
 313:../stm32f10x_fwlib/src/stm32f10x_tim.c ****      (TIMx == TIM16)|| (TIMx == TIM17))
 1142              		.loc 1 313 5 is_stmt 0 view .LVU344
 1143 0032 154C     		ldr	r4, .L78
 1144 0034 A042     		cmp	r0, r4
 1145 0036 0FD0     		beq	.L75
 313:../stm32f10x_fwlib/src/stm32f10x_tim.c ****      (TIMx == TIM16)|| (TIMx == TIM17))
 1146              		.loc 1 313 21 discriminator 1 view .LVU345
 1147 0038 04F50064 		add	r4, r4, #2048
 1148 003c A042     		cmp	r0, r4
 1149 003e 0BD0     		beq	.L75
 313:../stm32f10x_fwlib/src/stm32f10x_tim.c ****      (TIMx == TIM16)|| (TIMx == TIM17))
 1150              		.loc 1 313 38 discriminator 2 view .LVU346
 1151 0040 04F54064 		add	r4, r4, #3072
 1152 0044 A042     		cmp	r0, r4
 1153 0046 07D0     		beq	.L75
 313:../stm32f10x_fwlib/src/stm32f10x_tim.c ****      (TIMx == TIM16)|| (TIMx == TIM17))
 1154              		.loc 1 313 56 discriminator 3 view .LVU347
 1155 0048 04F58064 		add	r4, r4, #1024
 1156 004c A042     		cmp	r0, r4
 1157 004e 03D0     		beq	.L75
 314:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   {
 1158              		.loc 1 314 21 view .LVU348
 1159 0050 04F58064 		add	r4, r4, #1024
 1160 0054 A042     		cmp	r0, r4
 1161 0056 0FD1     		bne	.L76
 1162              	.L75:
ARM GAS  C:\Users\28470\AppData\Local\Temp\ccXqX3Ed.s 			page 75


 316:../stm32f10x_fwlib/src/stm32f10x_tim.c ****     assert_param(IS_TIM_OCN_POLARITY(TIM_OCInitStruct->TIM_OCNPolarity));
 1163              		.loc 1 316 5 is_stmt 1 view .LVU349
 317:../stm32f10x_fwlib/src/stm32f10x_tim.c ****     assert_param(IS_TIM_OCNIDLE_STATE(TIM_OCInitStruct->TIM_OCNIdleState));
 1164              		.loc 1 317 5 view .LVU350
 318:../stm32f10x_fwlib/src/stm32f10x_tim.c ****     assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
 1165              		.loc 1 318 5 view .LVU351
 319:../stm32f10x_fwlib/src/stm32f10x_tim.c ****     
 1166              		.loc 1 319 5 view .LVU352
 322:../stm32f10x_fwlib/src/stm32f10x_tim.c ****     /* Set the Output N Polarity */
 1167              		.loc 1 322 5 view .LVU353
 322:../stm32f10x_fwlib/src/stm32f10x_tim.c ****     /* Set the Output N Polarity */
 1168              		.loc 1 322 13 is_stmt 0 view .LVU354
 1169 0058 23F00803 		bic	r3, r3, #8
 1170              	.LVL156:
 324:../stm32f10x_fwlib/src/stm32f10x_tim.c ****     
 1171              		.loc 1 324 5 is_stmt 1 view .LVU355
 324:../stm32f10x_fwlib/src/stm32f10x_tim.c ****     
 1172              		.loc 1 324 32 is_stmt 0 view .LVU356
 1173 005c 4C89     		ldrh	r4, [r1, #10]
 324:../stm32f10x_fwlib/src/stm32f10x_tim.c ****     
 1174              		.loc 1 324 13 view .LVU357
 1175 005e 2343     		orrs	r3, r3, r4
 1176              	.LVL157:
 327:../stm32f10x_fwlib/src/stm32f10x_tim.c ****     /* Set the Output N State */
 1177              		.loc 1 327 5 is_stmt 1 view .LVU358
 327:../stm32f10x_fwlib/src/stm32f10x_tim.c ****     /* Set the Output N State */
 1178              		.loc 1 327 13 is_stmt 0 view .LVU359
 1179 0060 23F00403 		bic	r3, r3, #4
 1180              	.LVL158:
 329:../stm32f10x_fwlib/src/stm32f10x_tim.c ****     
 1181              		.loc 1 329 5 is_stmt 1 view .LVU360
 329:../stm32f10x_fwlib/src/stm32f10x_tim.c ****     
 1182              		.loc 1 329 32 is_stmt 0 view .LVU361
 1183 0064 8C88     		ldrh	r4, [r1, #4]
 329:../stm32f10x_fwlib/src/stm32f10x_tim.c ****     
 1184              		.loc 1 329 13 view .LVU362
 1185 0066 2343     		orrs	r3, r3, r4
 1186              	.LVL159:
 332:../stm32f10x_fwlib/src/stm32f10x_tim.c ****     tmpcr2 &= (uint16_t)(~((uint16_t)TIM_CR2_OIS1N));
 1187              		.loc 1 332 5 is_stmt 1 view .LVU363
 333:../stm32f10x_fwlib/src/stm32f10x_tim.c ****     
 1188              		.loc 1 333 5 view .LVU364
 333:../stm32f10x_fwlib/src/stm32f10x_tim.c ****     
 1189              		.loc 1 333 12 is_stmt 0 view .LVU365
 1190 0068 2CF4407C 		bic	ip, ip, #768
 1191              	.LVL160:
 336:../stm32f10x_fwlib/src/stm32f10x_tim.c ****     /* Set the Output N Idle state */
 1192              		.loc 1 336 5 is_stmt 1 view .LVU366
 336:../stm32f10x_fwlib/src/stm32f10x_tim.c ****     /* Set the Output N Idle state */
 1193              		.loc 1 336 31 is_stmt 0 view .LVU367
 1194 006c 8C89     		ldrh	r4, [r1, #12]
 336:../stm32f10x_fwlib/src/stm32f10x_tim.c ****     /* Set the Output N Idle state */
 1195              		.loc 1 336 12 view .LVU368
 1196 006e 4CEA040C 		orr	ip, ip, r4
 1197              	.LVL161:
 338:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   }
 1198              		.loc 1 338 5 is_stmt 1 view .LVU369
ARM GAS  C:\Users\28470\AppData\Local\Temp\ccXqX3Ed.s 			page 76


 338:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   }
 1199              		.loc 1 338 31 is_stmt 0 view .LVU370
 1200 0072 CC89     		ldrh	r4, [r1, #14]
 338:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   }
 1201              		.loc 1 338 12 view .LVU371
 1202 0074 44EA0C0C 		orr	ip, r4, ip
 1203              	.LVL162:
 1204              	.L76:
 341:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   
 1205              		.loc 1 341 3 is_stmt 1 view .LVU372
 341:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   
 1206              		.loc 1 341 13 is_stmt 0 view .LVU373
 1207 0078 A0F804C0 		strh	ip, [r0, #4]	@ movhi
 344:../stm32f10x_fwlib/src/stm32f10x_tim.c **** 
 1208              		.loc 1 344 3 is_stmt 1 view .LVU374
 344:../stm32f10x_fwlib/src/stm32f10x_tim.c **** 
 1209              		.loc 1 344 15 is_stmt 0 view .LVU375
 1210 007c 0283     		strh	r2, [r0, #24]	@ movhi
 347:../stm32f10x_fwlib/src/stm32f10x_tim.c ****  
 1211              		.loc 1 347 3 is_stmt 1 view .LVU376
 347:../stm32f10x_fwlib/src/stm32f10x_tim.c ****  
 1212              		.loc 1 347 32 is_stmt 0 view .LVU377
 1213 007e CA88     		ldrh	r2, [r1, #6]
 1214              	.LVL163:
 347:../stm32f10x_fwlib/src/stm32f10x_tim.c ****  
 1215              		.loc 1 347 14 view .LVU378
 1216 0080 8286     		strh	r2, [r0, #52]	@ movhi
 1217              	.LVL164:
 350:../stm32f10x_fwlib/src/stm32f10x_tim.c **** }
 1218              		.loc 1 350 3 is_stmt 1 view .LVU379
 350:../stm32f10x_fwlib/src/stm32f10x_tim.c **** }
 1219              		.loc 1 350 14 is_stmt 0 view .LVU380
 1220 0082 0384     		strh	r3, [r0, #32]	@ movhi
 351:../stm32f10x_fwlib/src/stm32f10x_tim.c **** 
 1221              		.loc 1 351 1 view .LVU381
 1222 0084 10BC     		pop	{r4}
 1223              	.LCFI6:
 1224              		.cfi_restore 4
 1225              		.cfi_def_cfa_offset 0
 1226 0086 7047     		bx	lr
 1227              	.L79:
 1228              		.align	2
 1229              	.L78:
 1230 0088 002C0140 		.word	1073818624
 1231              		.cfi_endproc
 1232              	.LFE31:
 1234              		.section	.text.TIM_OC2Init,"ax",%progbits
 1235              		.align	1
 1236              		.global	TIM_OC2Init
 1237              		.syntax unified
 1238              		.thumb
 1239              		.thumb_func
 1241              	TIM_OC2Init:
 1242              	.LVL165:
 1243              	.LFB32:
 363:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   uint16_t tmpccmrx = 0, tmpccer = 0, tmpcr2 = 0;
 1244              		.loc 1 363 1 is_stmt 1 view -0
ARM GAS  C:\Users\28470\AppData\Local\Temp\ccXqX3Ed.s 			page 77


 1245              		.cfi_startproc
 1246              		@ args = 0, pretend = 0, frame = 0
 1247              		@ frame_needed = 0, uses_anonymous_args = 0
 363:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   uint16_t tmpccmrx = 0, tmpccer = 0, tmpcr2 = 0;
 1248              		.loc 1 363 1 is_stmt 0 view .LVU383
 1249 0000 00B5     		push	{lr}
 1250              	.LCFI7:
 1251              		.cfi_def_cfa_offset 4
 1252              		.cfi_offset 14, -4
 364:../stm32f10x_fwlib/src/stm32f10x_tim.c ****    
 1253              		.loc 1 364 3 is_stmt 1 view .LVU384
 1254              	.LVL166:
 367:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
 1255              		.loc 1 367 3 view .LVU385
 368:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
 1256              		.loc 1 368 3 view .LVU386
 369:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   
 1257              		.loc 1 369 3 view .LVU387
 370:../stm32f10x_fwlib/src/stm32f10x_tim.c ****    /* Disable the Channel 2: Reset the CC2E Bit */
 1258              		.loc 1 370 3 view .LVU388
 372:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   
 1259              		.loc 1 372 3 view .LVU389
 372:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   
 1260              		.loc 1 372 14 is_stmt 0 view .LVU390
 1261 0002 038C     		ldrh	r3, [r0, #32]
 1262 0004 9BB2     		uxth	r3, r3
 1263 0006 23F01003 		bic	r3, r3, #16
 1264 000a 9BB2     		uxth	r3, r3
 1265 000c 0384     		strh	r3, [r0, #32]	@ movhi
 375:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Get the TIMx CR2 register value */
 1266              		.loc 1 375 3 is_stmt 1 view .LVU391
 375:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Get the TIMx CR2 register value */
 1267              		.loc 1 375 11 is_stmt 0 view .LVU392
 1268 000e 038C     		ldrh	r3, [r0, #32]
 1269 0010 9BB2     		uxth	r3, r3
 1270              	.LVL167:
 377:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   
 1271              		.loc 1 377 3 is_stmt 1 view .LVU393
 377:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   
 1272              		.loc 1 377 10 is_stmt 0 view .LVU394
 1273 0012 B0F804E0 		ldrh	lr, [r0, #4]
 1274 0016 1FFA8EFE 		uxth	lr, lr
 1275              	.LVL168:
 380:../stm32f10x_fwlib/src/stm32f10x_tim.c ****     
 1276              		.loc 1 380 3 is_stmt 1 view .LVU395
 380:../stm32f10x_fwlib/src/stm32f10x_tim.c ****     
 1277              		.loc 1 380 12 is_stmt 0 view .LVU396
 1278 001a B0F818C0 		ldrh	ip, [r0, #24]
 1279 001e 1FFA8CFC 		uxth	ip, ip
 1280              	.LVL169:
 383:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   tmpccmrx &= (uint16_t)(~((uint16_t)TIM_CCMR1_CC2S));
 1281              		.loc 1 383 3 is_stmt 1 view .LVU397
 384:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   
 1282              		.loc 1 384 3 view .LVU398
 384:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   
 1283              		.loc 1 384 12 is_stmt 0 view .LVU399
 1284 0022 2CF4E64C 		bic	ip, ip, #29440
ARM GAS  C:\Users\28470\AppData\Local\Temp\ccXqX3Ed.s 			page 78


 1285              	.LVL170:
 387:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   
 1286              		.loc 1 387 3 is_stmt 1 view .LVU400
 387:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   
 1287              		.loc 1 387 42 is_stmt 0 view .LVU401
 1288 0026 0A88     		ldrh	r2, [r1]
 387:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   
 1289              		.loc 1 387 15 view .LVU402
 1290 0028 1202     		lsls	r2, r2, #8
 1291 002a 92B2     		uxth	r2, r2
 387:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   
 1292              		.loc 1 387 12 view .LVU403
 1293 002c 4CEA020C 		orr	ip, ip, r2
 1294              	.LVL171:
 390:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Set the Output Compare Polarity */
 1295              		.loc 1 390 3 is_stmt 1 view .LVU404
 390:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Set the Output Compare Polarity */
 1296              		.loc 1 390 11 is_stmt 0 view .LVU405
 1297 0030 23F02003 		bic	r3, r3, #32
 1298              	.LVL172:
 392:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   
 1299              		.loc 1 392 3 is_stmt 1 view .LVU406
 392:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   
 1300              		.loc 1 392 41 is_stmt 0 view .LVU407
 1301 0034 0A89     		ldrh	r2, [r1, #8]
 392:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   
 1302              		.loc 1 392 14 view .LVU408
 1303 0036 1201     		lsls	r2, r2, #4
 1304 0038 92B2     		uxth	r2, r2
 392:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   
 1305              		.loc 1 392 11 view .LVU409
 1306 003a 1A43     		orrs	r2, r2, r3
 1307              	.LVL173:
 395:../stm32f10x_fwlib/src/stm32f10x_tim.c ****     
 1308              		.loc 1 395 3 is_stmt 1 view .LVU410
 395:../stm32f10x_fwlib/src/stm32f10x_tim.c ****     
 1309              		.loc 1 395 41 is_stmt 0 view .LVU411
 1310 003c 4B88     		ldrh	r3, [r1, #2]
 395:../stm32f10x_fwlib/src/stm32f10x_tim.c ****     
 1311              		.loc 1 395 14 view .LVU412
 1312 003e 1B01     		lsls	r3, r3, #4
 1313 0040 9BB2     		uxth	r3, r3
 395:../stm32f10x_fwlib/src/stm32f10x_tim.c ****     
 1314              		.loc 1 395 11 view .LVU413
 1315 0042 1343     		orrs	r3, r3, r2
 1316              	.LVL174:
 397:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   {
 1317              		.loc 1 397 3 is_stmt 1 view .LVU414
 397:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   {
 1318              		.loc 1 397 5 is_stmt 0 view .LVU415
 1319 0044 134A     		ldr	r2, .L84
 1320 0046 9042     		cmp	r0, r2
 1321 0048 03D0     		beq	.L81
 397:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   {
 1322              		.loc 1 397 21 discriminator 1 view .LVU416
 1323 004a 02F50062 		add	r2, r2, #2048
 1324 004e 9042     		cmp	r0, r2
ARM GAS  C:\Users\28470\AppData\Local\Temp\ccXqX3Ed.s 			page 79


 1325 0050 17D1     		bne	.L82
 1326              	.L81:
 399:../stm32f10x_fwlib/src/stm32f10x_tim.c ****     assert_param(IS_TIM_OCN_POLARITY(TIM_OCInitStruct->TIM_OCNPolarity));
 1327              		.loc 1 399 5 is_stmt 1 view .LVU417
 400:../stm32f10x_fwlib/src/stm32f10x_tim.c ****     assert_param(IS_TIM_OCNIDLE_STATE(TIM_OCInitStruct->TIM_OCNIdleState));
 1328              		.loc 1 400 5 view .LVU418
 401:../stm32f10x_fwlib/src/stm32f10x_tim.c ****     assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
 1329              		.loc 1 401 5 view .LVU419
 402:../stm32f10x_fwlib/src/stm32f10x_tim.c ****     
 1330              		.loc 1 402 5 view .LVU420
 405:../stm32f10x_fwlib/src/stm32f10x_tim.c ****     /* Set the Output N Polarity */
 1331              		.loc 1 405 5 view .LVU421
 405:../stm32f10x_fwlib/src/stm32f10x_tim.c ****     /* Set the Output N Polarity */
 1332              		.loc 1 405 13 is_stmt 0 view .LVU422
 1333 0052 23F08003 		bic	r3, r3, #128
 1334              	.LVL175:
 407:../stm32f10x_fwlib/src/stm32f10x_tim.c ****     
 1335              		.loc 1 407 5 is_stmt 1 view .LVU423
 407:../stm32f10x_fwlib/src/stm32f10x_tim.c ****     
 1336              		.loc 1 407 43 is_stmt 0 view .LVU424
 1337 0056 4A89     		ldrh	r2, [r1, #10]
 407:../stm32f10x_fwlib/src/stm32f10x_tim.c ****     
 1338              		.loc 1 407 16 view .LVU425
 1339 0058 1201     		lsls	r2, r2, #4
 1340 005a 92B2     		uxth	r2, r2
 407:../stm32f10x_fwlib/src/stm32f10x_tim.c ****     
 1341              		.loc 1 407 13 view .LVU426
 1342 005c 1343     		orrs	r3, r3, r2
 1343              	.LVL176:
 410:../stm32f10x_fwlib/src/stm32f10x_tim.c ****     /* Set the Output N State */
 1344              		.loc 1 410 5 is_stmt 1 view .LVU427
 410:../stm32f10x_fwlib/src/stm32f10x_tim.c ****     /* Set the Output N State */
 1345              		.loc 1 410 13 is_stmt 0 view .LVU428
 1346 005e 23F04002 		bic	r2, r3, #64
 1347              	.LVL177:
 412:../stm32f10x_fwlib/src/stm32f10x_tim.c ****     
 1348              		.loc 1 412 5 is_stmt 1 view .LVU429
 412:../stm32f10x_fwlib/src/stm32f10x_tim.c ****     
 1349              		.loc 1 412 43 is_stmt 0 view .LVU430
 1350 0062 8B88     		ldrh	r3, [r1, #4]
 412:../stm32f10x_fwlib/src/stm32f10x_tim.c ****     
 1351              		.loc 1 412 16 view .LVU431
 1352 0064 1B01     		lsls	r3, r3, #4
 1353 0066 9BB2     		uxth	r3, r3
 412:../stm32f10x_fwlib/src/stm32f10x_tim.c ****     
 1354              		.loc 1 412 13 view .LVU432
 1355 0068 1343     		orrs	r3, r3, r2
 1356              	.LVL178:
 415:../stm32f10x_fwlib/src/stm32f10x_tim.c ****     tmpcr2 &= (uint16_t)(~((uint16_t)TIM_CR2_OIS2N));
 1357              		.loc 1 415 5 is_stmt 1 view .LVU433
 416:../stm32f10x_fwlib/src/stm32f10x_tim.c ****     
 1358              		.loc 1 416 5 view .LVU434
 416:../stm32f10x_fwlib/src/stm32f10x_tim.c ****     
 1359              		.loc 1 416 12 is_stmt 0 view .LVU435
 1360 006a 2EF4406E 		bic	lr, lr, #3072
 1361              	.LVL179:
 419:../stm32f10x_fwlib/src/stm32f10x_tim.c ****     /* Set the Output N Idle state */
ARM GAS  C:\Users\28470\AppData\Local\Temp\ccXqX3Ed.s 			page 80


 1362              		.loc 1 419 5 is_stmt 1 view .LVU436
 419:../stm32f10x_fwlib/src/stm32f10x_tim.c ****     /* Set the Output N Idle state */
 1363              		.loc 1 419 42 is_stmt 0 view .LVU437
 1364 006e 8A89     		ldrh	r2, [r1, #12]
 419:../stm32f10x_fwlib/src/stm32f10x_tim.c ****     /* Set the Output N Idle state */
 1365              		.loc 1 419 15 view .LVU438
 1366 0070 9200     		lsls	r2, r2, #2
 1367 0072 92B2     		uxth	r2, r2
 419:../stm32f10x_fwlib/src/stm32f10x_tim.c ****     /* Set the Output N Idle state */
 1368              		.loc 1 419 12 view .LVU439
 1369 0074 4EEA020E 		orr	lr, lr, r2
 1370              	.LVL180:
 421:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   }
 1371              		.loc 1 421 5 is_stmt 1 view .LVU440
 421:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   }
 1372              		.loc 1 421 42 is_stmt 0 view .LVU441
 1373 0078 CA89     		ldrh	r2, [r1, #14]
 421:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   }
 1374              		.loc 1 421 15 view .LVU442
 1375 007a 9200     		lsls	r2, r2, #2
 1376 007c 92B2     		uxth	r2, r2
 421:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   }
 1377              		.loc 1 421 12 view .LVU443
 1378 007e 42EA0E0E 		orr	lr, r2, lr
 1379              	.LVL181:
 1380              	.L82:
 424:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   
 1381              		.loc 1 424 3 is_stmt 1 view .LVU444
 424:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   
 1382              		.loc 1 424 13 is_stmt 0 view .LVU445
 1383 0082 A0F804E0 		strh	lr, [r0, #4]	@ movhi
 427:../stm32f10x_fwlib/src/stm32f10x_tim.c **** 
 1384              		.loc 1 427 3 is_stmt 1 view .LVU446
 427:../stm32f10x_fwlib/src/stm32f10x_tim.c **** 
 1385              		.loc 1 427 15 is_stmt 0 view .LVU447
 1386 0086 A0F818C0 		strh	ip, [r0, #24]	@ movhi
 430:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   
 1387              		.loc 1 430 3 is_stmt 1 view .LVU448
 430:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   
 1388              		.loc 1 430 32 is_stmt 0 view .LVU449
 1389 008a CA88     		ldrh	r2, [r1, #6]
 430:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   
 1390              		.loc 1 430 14 view .LVU450
 1391 008c 0287     		strh	r2, [r0, #56]	@ movhi
 433:../stm32f10x_fwlib/src/stm32f10x_tim.c **** }
 1392              		.loc 1 433 3 is_stmt 1 view .LVU451
 433:../stm32f10x_fwlib/src/stm32f10x_tim.c **** }
 1393              		.loc 1 433 14 is_stmt 0 view .LVU452
 1394 008e 0384     		strh	r3, [r0, #32]	@ movhi
 434:../stm32f10x_fwlib/src/stm32f10x_tim.c **** 
 1395              		.loc 1 434 1 view .LVU453
 1396 0090 5DF804FB 		ldr	pc, [sp], #4
 1397              	.L85:
 1398              		.align	2
 1399              	.L84:
 1400 0094 002C0140 		.word	1073818624
 1401              		.cfi_endproc
ARM GAS  C:\Users\28470\AppData\Local\Temp\ccXqX3Ed.s 			page 81


 1402              	.LFE32:
 1404              		.section	.text.TIM_OC3Init,"ax",%progbits
 1405              		.align	1
 1406              		.global	TIM_OC3Init
 1407              		.syntax unified
 1408              		.thumb
 1409              		.thumb_func
 1411              	TIM_OC3Init:
 1412              	.LVL182:
 1413              	.LFB33:
 445:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   uint16_t tmpccmrx = 0, tmpccer = 0, tmpcr2 = 0;
 1414              		.loc 1 445 1 is_stmt 1 view -0
 1415              		.cfi_startproc
 1416              		@ args = 0, pretend = 0, frame = 0
 1417              		@ frame_needed = 0, uses_anonymous_args = 0
 445:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   uint16_t tmpccmrx = 0, tmpccer = 0, tmpcr2 = 0;
 1418              		.loc 1 445 1 is_stmt 0 view .LVU455
 1419 0000 00B5     		push	{lr}
 1420              	.LCFI8:
 1421              		.cfi_def_cfa_offset 4
 1422              		.cfi_offset 14, -4
 446:../stm32f10x_fwlib/src/stm32f10x_tim.c ****    
 1423              		.loc 1 446 3 is_stmt 1 view .LVU456
 1424              	.LVL183:
 449:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
 1425              		.loc 1 449 3 view .LVU457
 450:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
 1426              		.loc 1 450 3 view .LVU458
 451:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   
 1427              		.loc 1 451 3 view .LVU459
 452:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Disable the Channel 2: Reset the CC2E Bit */
 1428              		.loc 1 452 3 view .LVU460
 454:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   
 1429              		.loc 1 454 3 view .LVU461
 454:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   
 1430              		.loc 1 454 14 is_stmt 0 view .LVU462
 1431 0002 038C     		ldrh	r3, [r0, #32]
 1432 0004 9BB2     		uxth	r3, r3
 1433 0006 23F48073 		bic	r3, r3, #256
 1434 000a 9BB2     		uxth	r3, r3
 1435 000c 0384     		strh	r3, [r0, #32]	@ movhi
 457:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Get the TIMx CR2 register value */
 1436              		.loc 1 457 3 is_stmt 1 view .LVU463
 457:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Get the TIMx CR2 register value */
 1437              		.loc 1 457 11 is_stmt 0 view .LVU464
 1438 000e 038C     		ldrh	r3, [r0, #32]
 1439 0010 9BB2     		uxth	r3, r3
 1440              	.LVL184:
 459:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   
 1441              		.loc 1 459 3 is_stmt 1 view .LVU465
 459:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   
 1442              		.loc 1 459 10 is_stmt 0 view .LVU466
 1443 0012 B0F804E0 		ldrh	lr, [r0, #4]
 1444 0016 1FFA8EFE 		uxth	lr, lr
 1445              	.LVL185:
 462:../stm32f10x_fwlib/src/stm32f10x_tim.c ****     
 1446              		.loc 1 462 3 is_stmt 1 view .LVU467
ARM GAS  C:\Users\28470\AppData\Local\Temp\ccXqX3Ed.s 			page 82


 462:../stm32f10x_fwlib/src/stm32f10x_tim.c ****     
 1447              		.loc 1 462 12 is_stmt 0 view .LVU468
 1448 001a B0F81CC0 		ldrh	ip, [r0, #28]
 1449 001e 1FFA8CFC 		uxth	ip, ip
 1450              	.LVL186:
 465:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   tmpccmrx &= (uint16_t)(~((uint16_t)TIM_CCMR2_CC3S));  
 1451              		.loc 1 465 3 is_stmt 1 view .LVU469
 466:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Select the Output Compare Mode */
 1452              		.loc 1 466 3 view .LVU470
 466:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Select the Output Compare Mode */
 1453              		.loc 1 466 12 is_stmt 0 view .LVU471
 1454 0022 2CF0730C 		bic	ip, ip, #115
 1455              	.LVL187:
 468:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   
 1456              		.loc 1 468 3 is_stmt 1 view .LVU472
 468:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   
 1457              		.loc 1 468 31 is_stmt 0 view .LVU473
 1458 0026 0A88     		ldrh	r2, [r1]
 468:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   
 1459              		.loc 1 468 12 view .LVU474
 1460 0028 4CEA020C 		orr	ip, ip, r2
 1461              	.LVL188:
 471:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Set the Output Compare Polarity */
 1462              		.loc 1 471 3 is_stmt 1 view .LVU475
 471:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Set the Output Compare Polarity */
 1463              		.loc 1 471 11 is_stmt 0 view .LVU476
 1464 002c 23F40073 		bic	r3, r3, #512
 1465              	.LVL189:
 473:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   
 1466              		.loc 1 473 3 is_stmt 1 view .LVU477
 473:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   
 1467              		.loc 1 473 41 is_stmt 0 view .LVU478
 1468 0030 0A89     		ldrh	r2, [r1, #8]
 473:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   
 1469              		.loc 1 473 14 view .LVU479
 1470 0032 1202     		lsls	r2, r2, #8
 1471 0034 92B2     		uxth	r2, r2
 473:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   
 1472              		.loc 1 473 11 view .LVU480
 1473 0036 1A43     		orrs	r2, r2, r3
 1474              	.LVL190:
 476:../stm32f10x_fwlib/src/stm32f10x_tim.c ****     
 1475              		.loc 1 476 3 is_stmt 1 view .LVU481
 476:../stm32f10x_fwlib/src/stm32f10x_tim.c ****     
 1476              		.loc 1 476 41 is_stmt 0 view .LVU482
 1477 0038 4B88     		ldrh	r3, [r1, #2]
 476:../stm32f10x_fwlib/src/stm32f10x_tim.c ****     
 1478              		.loc 1 476 14 view .LVU483
 1479 003a 1B02     		lsls	r3, r3, #8
 1480 003c 9BB2     		uxth	r3, r3
 476:../stm32f10x_fwlib/src/stm32f10x_tim.c ****     
 1481              		.loc 1 476 11 view .LVU484
 1482 003e 1343     		orrs	r3, r3, r2
 1483              	.LVL191:
 478:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   {
 1484              		.loc 1 478 3 is_stmt 1 view .LVU485
 478:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   {
ARM GAS  C:\Users\28470\AppData\Local\Temp\ccXqX3Ed.s 			page 83


 1485              		.loc 1 478 5 is_stmt 0 view .LVU486
 1486 0040 134A     		ldr	r2, .L90
 1487 0042 9042     		cmp	r0, r2
 1488 0044 03D0     		beq	.L87
 478:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   {
 1489              		.loc 1 478 21 discriminator 1 view .LVU487
 1490 0046 02F50062 		add	r2, r2, #2048
 1491 004a 9042     		cmp	r0, r2
 1492 004c 17D1     		bne	.L88
 1493              	.L87:
 480:../stm32f10x_fwlib/src/stm32f10x_tim.c ****     assert_param(IS_TIM_OCN_POLARITY(TIM_OCInitStruct->TIM_OCNPolarity));
 1494              		.loc 1 480 5 is_stmt 1 view .LVU488
 481:../stm32f10x_fwlib/src/stm32f10x_tim.c ****     assert_param(IS_TIM_OCNIDLE_STATE(TIM_OCInitStruct->TIM_OCNIdleState));
 1495              		.loc 1 481 5 view .LVU489
 482:../stm32f10x_fwlib/src/stm32f10x_tim.c ****     assert_param(IS_TIM_OCIDLE_STATE(TIM_OCInitStruct->TIM_OCIdleState));
 1496              		.loc 1 482 5 view .LVU490
 483:../stm32f10x_fwlib/src/stm32f10x_tim.c ****     
 1497              		.loc 1 483 5 view .LVU491
 486:../stm32f10x_fwlib/src/stm32f10x_tim.c ****     /* Set the Output N Polarity */
 1498              		.loc 1 486 5 view .LVU492
 486:../stm32f10x_fwlib/src/stm32f10x_tim.c ****     /* Set the Output N Polarity */
 1499              		.loc 1 486 13 is_stmt 0 view .LVU493
 1500 004e 23F40063 		bic	r3, r3, #2048
 1501              	.LVL192:
 488:../stm32f10x_fwlib/src/stm32f10x_tim.c ****     /* Reset the Output N State */
 1502              		.loc 1 488 5 is_stmt 1 view .LVU494
 488:../stm32f10x_fwlib/src/stm32f10x_tim.c ****     /* Reset the Output N State */
 1503              		.loc 1 488 43 is_stmt 0 view .LVU495
 1504 0052 4A89     		ldrh	r2, [r1, #10]
 488:../stm32f10x_fwlib/src/stm32f10x_tim.c ****     /* Reset the Output N State */
 1505              		.loc 1 488 16 view .LVU496
 1506 0054 1202     		lsls	r2, r2, #8
 1507 0056 92B2     		uxth	r2, r2
 488:../stm32f10x_fwlib/src/stm32f10x_tim.c ****     /* Reset the Output N State */
 1508              		.loc 1 488 13 view .LVU497
 1509 0058 1343     		orrs	r3, r3, r2
 1510              	.LVL193:
 490:../stm32f10x_fwlib/src/stm32f10x_tim.c ****     
 1511              		.loc 1 490 5 is_stmt 1 view .LVU498
 490:../stm32f10x_fwlib/src/stm32f10x_tim.c ****     
 1512              		.loc 1 490 13 is_stmt 0 view .LVU499
 1513 005a 23F48062 		bic	r2, r3, #1024
 1514              	.LVL194:
 493:../stm32f10x_fwlib/src/stm32f10x_tim.c ****     /* Reset the Output Compare and Output Compare N IDLE State */
 1515              		.loc 1 493 5 is_stmt 1 view .LVU500
 493:../stm32f10x_fwlib/src/stm32f10x_tim.c ****     /* Reset the Output Compare and Output Compare N IDLE State */
 1516              		.loc 1 493 43 is_stmt 0 view .LVU501
 1517 005e 8B88     		ldrh	r3, [r1, #4]
 493:../stm32f10x_fwlib/src/stm32f10x_tim.c ****     /* Reset the Output Compare and Output Compare N IDLE State */
 1518              		.loc 1 493 16 view .LVU502
 1519 0060 1B02     		lsls	r3, r3, #8
 1520 0062 9BB2     		uxth	r3, r3
 493:../stm32f10x_fwlib/src/stm32f10x_tim.c ****     /* Reset the Output Compare and Output Compare N IDLE State */
 1521              		.loc 1 493 13 view .LVU503
 1522 0064 1343     		orrs	r3, r3, r2
 1523              	.LVL195:
 495:../stm32f10x_fwlib/src/stm32f10x_tim.c ****     tmpcr2 &= (uint16_t)(~((uint16_t)TIM_CR2_OIS3N));
ARM GAS  C:\Users\28470\AppData\Local\Temp\ccXqX3Ed.s 			page 84


 1524              		.loc 1 495 5 is_stmt 1 view .LVU504
 496:../stm32f10x_fwlib/src/stm32f10x_tim.c ****     /* Set the Output Idle state */
 1525              		.loc 1 496 5 view .LVU505
 496:../stm32f10x_fwlib/src/stm32f10x_tim.c ****     /* Set the Output Idle state */
 1526              		.loc 1 496 12 is_stmt 0 view .LVU506
 1527 0066 2EF4405E 		bic	lr, lr, #12288
 1528              	.LVL196:
 498:../stm32f10x_fwlib/src/stm32f10x_tim.c ****     /* Set the Output N Idle state */
 1529              		.loc 1 498 5 is_stmt 1 view .LVU507
 498:../stm32f10x_fwlib/src/stm32f10x_tim.c ****     /* Set the Output N Idle state */
 1530              		.loc 1 498 42 is_stmt 0 view .LVU508
 1531 006a 8A89     		ldrh	r2, [r1, #12]
 498:../stm32f10x_fwlib/src/stm32f10x_tim.c ****     /* Set the Output N Idle state */
 1532              		.loc 1 498 15 view .LVU509
 1533 006c 1201     		lsls	r2, r2, #4
 1534 006e 92B2     		uxth	r2, r2
 498:../stm32f10x_fwlib/src/stm32f10x_tim.c ****     /* Set the Output N Idle state */
 1535              		.loc 1 498 12 view .LVU510
 1536 0070 4EEA020E 		orr	lr, lr, r2
 1537              	.LVL197:
 500:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   }
 1538              		.loc 1 500 5 is_stmt 1 view .LVU511
 500:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   }
 1539              		.loc 1 500 42 is_stmt 0 view .LVU512
 1540 0074 CA89     		ldrh	r2, [r1, #14]
 500:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   }
 1541              		.loc 1 500 15 view .LVU513
 1542 0076 1201     		lsls	r2, r2, #4
 1543 0078 92B2     		uxth	r2, r2
 500:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   }
 1544              		.loc 1 500 12 view .LVU514
 1545 007a 42EA0E0E 		orr	lr, r2, lr
 1546              	.LVL198:
 1547              	.L88:
 503:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   
 1548              		.loc 1 503 3 is_stmt 1 view .LVU515
 503:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   
 1549              		.loc 1 503 13 is_stmt 0 view .LVU516
 1550 007e A0F804E0 		strh	lr, [r0, #4]	@ movhi
 506:../stm32f10x_fwlib/src/stm32f10x_tim.c **** 
 1551              		.loc 1 506 3 is_stmt 1 view .LVU517
 506:../stm32f10x_fwlib/src/stm32f10x_tim.c **** 
 1552              		.loc 1 506 15 is_stmt 0 view .LVU518
 1553 0082 A0F81CC0 		strh	ip, [r0, #28]	@ movhi
 509:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   
 1554              		.loc 1 509 3 is_stmt 1 view .LVU519
 509:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   
 1555              		.loc 1 509 32 is_stmt 0 view .LVU520
 1556 0086 CA88     		ldrh	r2, [r1, #6]
 509:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   
 1557              		.loc 1 509 14 view .LVU521
 1558 0088 8287     		strh	r2, [r0, #60]	@ movhi
 512:../stm32f10x_fwlib/src/stm32f10x_tim.c **** }
 1559              		.loc 1 512 3 is_stmt 1 view .LVU522
 512:../stm32f10x_fwlib/src/stm32f10x_tim.c **** }
 1560              		.loc 1 512 14 is_stmt 0 view .LVU523
 1561 008a 0384     		strh	r3, [r0, #32]	@ movhi
ARM GAS  C:\Users\28470\AppData\Local\Temp\ccXqX3Ed.s 			page 85


 513:../stm32f10x_fwlib/src/stm32f10x_tim.c **** 
 1562              		.loc 1 513 1 view .LVU524
 1563 008c 5DF804FB 		ldr	pc, [sp], #4
 1564              	.L91:
 1565              		.align	2
 1566              	.L90:
 1567 0090 002C0140 		.word	1073818624
 1568              		.cfi_endproc
 1569              	.LFE33:
 1571              		.section	.text.TIM_OC4Init,"ax",%progbits
 1572              		.align	1
 1573              		.global	TIM_OC4Init
 1574              		.syntax unified
 1575              		.thumb
 1576              		.thumb_func
 1578              	TIM_OC4Init:
 1579              	.LVL199:
 1580              	.LFB34:
 524:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   uint16_t tmpccmrx = 0, tmpccer = 0, tmpcr2 = 0;
 1581              		.loc 1 524 1 is_stmt 1 view -0
 1582              		.cfi_startproc
 1583              		@ args = 0, pretend = 0, frame = 0
 1584              		@ frame_needed = 0, uses_anonymous_args = 0
 524:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   uint16_t tmpccmrx = 0, tmpccer = 0, tmpcr2 = 0;
 1585              		.loc 1 524 1 is_stmt 0 view .LVU526
 1586 0000 10B5     		push	{r4, lr}
 1587              	.LCFI9:
 1588              		.cfi_def_cfa_offset 8
 1589              		.cfi_offset 4, -8
 1590              		.cfi_offset 14, -4
 525:../stm32f10x_fwlib/src/stm32f10x_tim.c ****    
 1591              		.loc 1 525 3 is_stmt 1 view .LVU527
 1592              	.LVL200:
 528:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   assert_param(IS_TIM_OC_MODE(TIM_OCInitStruct->TIM_OCMode));
 1593              		.loc 1 528 3 view .LVU528
 529:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   assert_param(IS_TIM_OUTPUT_STATE(TIM_OCInitStruct->TIM_OutputState));
 1594              		.loc 1 529 3 view .LVU529
 530:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   assert_param(IS_TIM_OC_POLARITY(TIM_OCInitStruct->TIM_OCPolarity));   
 1595              		.loc 1 530 3 view .LVU530
 531:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Disable the Channel 2: Reset the CC4E Bit */
 1596              		.loc 1 531 3 view .LVU531
 533:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   
 1597              		.loc 1 533 3 view .LVU532
 533:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   
 1598              		.loc 1 533 14 is_stmt 0 view .LVU533
 1599 0002 038C     		ldrh	r3, [r0, #32]
 1600 0004 9BB2     		uxth	r3, r3
 1601 0006 23F48053 		bic	r3, r3, #4096
 1602 000a 9BB2     		uxth	r3, r3
 1603 000c 0384     		strh	r3, [r0, #32]	@ movhi
 536:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Get the TIMx CR2 register value */
 1604              		.loc 1 536 3 is_stmt 1 view .LVU534
 536:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Get the TIMx CR2 register value */
 1605              		.loc 1 536 11 is_stmt 0 view .LVU535
 1606 000e 038C     		ldrh	r3, [r0, #32]
 1607 0010 9BB2     		uxth	r3, r3
 1608              	.LVL201:
ARM GAS  C:\Users\28470\AppData\Local\Temp\ccXqX3Ed.s 			page 86


 538:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   
 1609              		.loc 1 538 3 is_stmt 1 view .LVU536
 538:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   
 1610              		.loc 1 538 10 is_stmt 0 view .LVU537
 1611 0012 B0F804E0 		ldrh	lr, [r0, #4]
 1612 0016 1FFA8EFE 		uxth	lr, lr
 1613              	.LVL202:
 541:../stm32f10x_fwlib/src/stm32f10x_tim.c ****     
 1614              		.loc 1 541 3 is_stmt 1 view .LVU538
 541:../stm32f10x_fwlib/src/stm32f10x_tim.c ****     
 1615              		.loc 1 541 12 is_stmt 0 view .LVU539
 1616 001a 828B     		ldrh	r2, [r0, #28]
 1617 001c 92B2     		uxth	r2, r2
 1618              	.LVL203:
 544:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   tmpccmrx &= (uint16_t)(~((uint16_t)TIM_CCMR2_CC4S));
 1619              		.loc 1 544 3 is_stmt 1 view .LVU540
 545:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   
 1620              		.loc 1 545 3 view .LVU541
 545:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   
 1621              		.loc 1 545 12 is_stmt 0 view .LVU542
 1622 001e 22F4E64C 		bic	ip, r2, #29440
 1623              	.LVL204:
 548:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   
 1624              		.loc 1 548 3 is_stmt 1 view .LVU543
 548:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   
 1625              		.loc 1 548 42 is_stmt 0 view .LVU544
 1626 0022 0A88     		ldrh	r2, [r1]
 548:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   
 1627              		.loc 1 548 15 view .LVU545
 1628 0024 1202     		lsls	r2, r2, #8
 1629 0026 92B2     		uxth	r2, r2
 548:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   
 1630              		.loc 1 548 12 view .LVU546
 1631 0028 4CEA0202 		orr	r2, ip, r2
 1632              	.LVL205:
 551:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Set the Output Compare Polarity */
 1633              		.loc 1 551 3 is_stmt 1 view .LVU547
 551:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Set the Output Compare Polarity */
 1634              		.loc 1 551 11 is_stmt 0 view .LVU548
 1635 002c 23F40053 		bic	r3, r3, #8192
 1636              	.LVL206:
 553:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   
 1637              		.loc 1 553 3 is_stmt 1 view .LVU549
 553:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   
 1638              		.loc 1 553 41 is_stmt 0 view .LVU550
 1639 0030 B1F808C0 		ldrh	ip, [r1, #8]
 553:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   
 1640              		.loc 1 553 14 view .LVU551
 1641 0034 4FEA0C3C 		lsl	ip, ip, #12
 1642 0038 1FFA8CFC 		uxth	ip, ip
 553:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   
 1643              		.loc 1 553 11 view .LVU552
 1644 003c 43EA0C0C 		orr	ip, r3, ip
 1645              	.LVL207:
 556:../stm32f10x_fwlib/src/stm32f10x_tim.c ****     
 1646              		.loc 1 556 3 is_stmt 1 view .LVU553
 556:../stm32f10x_fwlib/src/stm32f10x_tim.c ****     
ARM GAS  C:\Users\28470\AppData\Local\Temp\ccXqX3Ed.s 			page 87


 1647              		.loc 1 556 41 is_stmt 0 view .LVU554
 1648 0040 4B88     		ldrh	r3, [r1, #2]
 556:../stm32f10x_fwlib/src/stm32f10x_tim.c ****     
 1649              		.loc 1 556 14 view .LVU555
 1650 0042 1B03     		lsls	r3, r3, #12
 1651 0044 9BB2     		uxth	r3, r3
 556:../stm32f10x_fwlib/src/stm32f10x_tim.c ****     
 1652              		.loc 1 556 11 view .LVU556
 1653 0046 43EA0C03 		orr	r3, r3, ip
 1654              	.LVL208:
 558:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   {
 1655              		.loc 1 558 3 is_stmt 1 view .LVU557
 558:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   {
 1656              		.loc 1 558 5 is_stmt 0 view .LVU558
 1657 004a 0C4C     		ldr	r4, .L96
 1658 004c A042     		cmp	r0, r4
 1659 004e 03D0     		beq	.L93
 558:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   {
 1660              		.loc 1 558 21 discriminator 1 view .LVU559
 1661 0050 04F50064 		add	r4, r4, #2048
 1662 0054 A042     		cmp	r0, r4
 1663 0056 09D1     		bne	.L94
 1664              	.L93:
 560:../stm32f10x_fwlib/src/stm32f10x_tim.c ****     /* Reset the Output Compare IDLE State */
 1665              		.loc 1 560 5 is_stmt 1 view .LVU560
 562:../stm32f10x_fwlib/src/stm32f10x_tim.c ****     /* Set the Output Idle state */
 1666              		.loc 1 562 5 view .LVU561
 562:../stm32f10x_fwlib/src/stm32f10x_tim.c ****     /* Set the Output Idle state */
 1667              		.loc 1 562 12 is_stmt 0 view .LVU562
 1668 0058 2EF4804E 		bic	lr, lr, #16384
 1669              	.LVL209:
 564:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   }
 1670              		.loc 1 564 5 is_stmt 1 view .LVU563
 564:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   }
 1671              		.loc 1 564 42 is_stmt 0 view .LVU564
 1672 005c B1F80CC0 		ldrh	ip, [r1, #12]
 564:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   }
 1673              		.loc 1 564 15 view .LVU565
 1674 0060 4FEA8C1C 		lsl	ip, ip, #6
 1675 0064 1FFA8CFC 		uxth	ip, ip
 564:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   }
 1676              		.loc 1 564 12 view .LVU566
 1677 0068 4EEA0C0E 		orr	lr, lr, ip
 1678              	.LVL210:
 1679              	.L94:
 567:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   
 1680              		.loc 1 567 3 is_stmt 1 view .LVU567
 567:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   
 1681              		.loc 1 567 13 is_stmt 0 view .LVU568
 1682 006c A0F804E0 		strh	lr, [r0, #4]	@ movhi
 570:../stm32f10x_fwlib/src/stm32f10x_tim.c **** 
 1683              		.loc 1 570 3 is_stmt 1 view .LVU569
 570:../stm32f10x_fwlib/src/stm32f10x_tim.c **** 
 1684              		.loc 1 570 15 is_stmt 0 view .LVU570
 1685 0070 8283     		strh	r2, [r0, #28]	@ movhi
 573:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   
 1686              		.loc 1 573 3 is_stmt 1 view .LVU571
ARM GAS  C:\Users\28470\AppData\Local\Temp\ccXqX3Ed.s 			page 88


 573:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   
 1687              		.loc 1 573 32 is_stmt 0 view .LVU572
 1688 0072 CA88     		ldrh	r2, [r1, #6]
 1689              	.LVL211:
 573:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   
 1690              		.loc 1 573 14 view .LVU573
 1691 0074 A0F84020 		strh	r2, [r0, #64]	@ movhi
 1692              	.LVL212:
 576:../stm32f10x_fwlib/src/stm32f10x_tim.c **** }
 1693              		.loc 1 576 3 is_stmt 1 view .LVU574
 576:../stm32f10x_fwlib/src/stm32f10x_tim.c **** }
 1694              		.loc 1 576 14 is_stmt 0 view .LVU575
 1695 0078 0384     		strh	r3, [r0, #32]	@ movhi
 577:../stm32f10x_fwlib/src/stm32f10x_tim.c **** 
 1696              		.loc 1 577 1 view .LVU576
 1697 007a 10BD     		pop	{r4, pc}
 1698              	.L97:
 1699              		.align	2
 1700              	.L96:
 1701 007c 002C0140 		.word	1073818624
 1702              		.cfi_endproc
 1703              	.LFE34:
 1705              		.section	.text.TIM_BDTRConfig,"ax",%progbits
 1706              		.align	1
 1707              		.global	TIM_BDTRConfig
 1708              		.syntax unified
 1709              		.thumb
 1710              		.thumb_func
 1712              	TIM_BDTRConfig:
 1713              	.LVL213:
 1714              	.LFB37:
 713:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Check the parameters */
 1715              		.loc 1 713 1 is_stmt 1 view -0
 1716              		.cfi_startproc
 1717              		@ args = 0, pretend = 0, frame = 0
 1718              		@ frame_needed = 0, uses_anonymous_args = 0
 713:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Check the parameters */
 1719              		.loc 1 713 1 is_stmt 0 view .LVU578
 1720 0000 70B5     		push	{r4, r5, r6, lr}
 1721              	.LCFI10:
 1722              		.cfi_def_cfa_offset 16
 1723              		.cfi_offset 4, -16
 1724              		.cfi_offset 5, -12
 1725              		.cfi_offset 6, -8
 1726              		.cfi_offset 14, -4
 715:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   assert_param(IS_TIM_OSSR_STATE(TIM_BDTRInitStruct->TIM_OSSRState));
 1727              		.loc 1 715 3 is_stmt 1 view .LVU579
 716:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   assert_param(IS_TIM_OSSI_STATE(TIM_BDTRInitStruct->TIM_OSSIState));
 1728              		.loc 1 716 3 view .LVU580
 717:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   assert_param(IS_TIM_LOCK_LEVEL(TIM_BDTRInitStruct->TIM_LOCKLevel));
 1729              		.loc 1 717 3 view .LVU581
 718:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   assert_param(IS_TIM_BREAK_STATE(TIM_BDTRInitStruct->TIM_Break));
 1730              		.loc 1 718 3 view .LVU582
 719:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   assert_param(IS_TIM_BREAK_POLARITY(TIM_BDTRInitStruct->TIM_BreakPolarity));
 1731              		.loc 1 719 3 view .LVU583
 720:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(TIM_BDTRInitStruct->TIM_AutomaticOutput));
 1732              		.loc 1 720 3 view .LVU584
ARM GAS  C:\Users\28470\AppData\Local\Temp\ccXqX3Ed.s 			page 89


 721:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Set the Lock level, the Break enable Bit and the Ploarity, the OSSR State,
 1733              		.loc 1 721 3 view .LVU585
 724:../stm32f10x_fwlib/src/stm32f10x_tim.c ****              TIM_BDTRInitStruct->TIM_LOCKLevel | TIM_BDTRInitStruct->TIM_DeadTime |
 1734              		.loc 1 724 3 view .LVU586
 724:../stm32f10x_fwlib/src/stm32f10x_tim.c ****              TIM_BDTRInitStruct->TIM_LOCKLevel | TIM_BDTRInitStruct->TIM_DeadTime |
 1735              		.loc 1 724 44 is_stmt 0 view .LVU587
 1736 0002 0D88     		ldrh	r5, [r1]
 724:../stm32f10x_fwlib/src/stm32f10x_tim.c ****              TIM_BDTRInitStruct->TIM_LOCKLevel | TIM_BDTRInitStruct->TIM_DeadTime |
 1737              		.loc 1 724 80 view .LVU588
 1738 0004 4E88     		ldrh	r6, [r1, #2]
 725:../stm32f10x_fwlib/src/stm32f10x_tim.c ****              TIM_BDTRInitStruct->TIM_Break | TIM_BDTRInitStruct->TIM_BreakPolarity |
 1739              		.loc 1 725 32 view .LVU589
 1740 0006 8C88     		ldrh	r4, [r1, #4]
 725:../stm32f10x_fwlib/src/stm32f10x_tim.c ****              TIM_BDTRInitStruct->TIM_Break | TIM_BDTRInitStruct->TIM_BreakPolarity |
 1741              		.loc 1 725 68 view .LVU590
 1742 0008 B1F806E0 		ldrh	lr, [r1, #6]
 726:../stm32f10x_fwlib/src/stm32f10x_tim.c ****              TIM_BDTRInitStruct->TIM_AutomaticOutput;
 1743              		.loc 1 726 32 view .LVU591
 1744 000c B1F808C0 		ldrh	ip, [r1, #8]
 726:../stm32f10x_fwlib/src/stm32f10x_tim.c ****              TIM_BDTRInitStruct->TIM_AutomaticOutput;
 1745              		.loc 1 726 64 view .LVU592
 1746 0010 4A89     		ldrh	r2, [r1, #10]
 727:../stm32f10x_fwlib/src/stm32f10x_tim.c **** }
 1747              		.loc 1 727 32 view .LVU593
 1748 0012 8B89     		ldrh	r3, [r1, #12]
 724:../stm32f10x_fwlib/src/stm32f10x_tim.c ****              TIM_BDTRInitStruct->TIM_LOCKLevel | TIM_BDTRInitStruct->TIM_DeadTime |
 1749              		.loc 1 724 14 view .LVU594
 1750 0014 45EA0601 		orr	r1, r5, r6
 1751              	.LVL214:
 724:../stm32f10x_fwlib/src/stm32f10x_tim.c ****              TIM_BDTRInitStruct->TIM_LOCKLevel | TIM_BDTRInitStruct->TIM_DeadTime |
 1752              		.loc 1 724 14 view .LVU595
 1753 0018 2143     		orrs	r1, r1, r4
 1754 001a 4EEA0101 		orr	r1, lr, r1
 1755 001e 4CEA0101 		orr	r1, ip, r1
 1756 0022 0A43     		orrs	r2, r2, r1
 1757 0024 1343     		orrs	r3, r3, r2
 1758 0026 A0F84430 		strh	r3, [r0, #68]	@ movhi
 728:../stm32f10x_fwlib/src/stm32f10x_tim.c **** 
 1759              		.loc 1 728 1 view .LVU596
 1760 002a 70BD     		pop	{r4, r5, r6, pc}
 1761              		.cfi_endproc
 1762              	.LFE37:
 1764              		.section	.text.TIM_TimeBaseStructInit,"ax",%progbits
 1765              		.align	1
 1766              		.global	TIM_TimeBaseStructInit
 1767              		.syntax unified
 1768              		.thumb
 1769              		.thumb_func
 1771              	TIM_TimeBaseStructInit:
 1772              	.LVL215:
 1773              	.LFB38:
 737:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Set the default configuration */
 1774              		.loc 1 737 1 is_stmt 1 view -0
 1775              		.cfi_startproc
 1776              		@ args = 0, pretend = 0, frame = 0
 1777              		@ frame_needed = 0, uses_anonymous_args = 0
 1778              		@ link register save eliminated.
ARM GAS  C:\Users\28470\AppData\Local\Temp\ccXqX3Ed.s 			page 90


 739:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   TIM_TimeBaseInitStruct->TIM_Prescaler = 0x0000;
 1779              		.loc 1 739 3 view .LVU598
 739:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   TIM_TimeBaseInitStruct->TIM_Prescaler = 0x0000;
 1780              		.loc 1 739 38 is_stmt 0 view .LVU599
 1781 0000 4FF6FF73 		movw	r3, #65535
 1782 0004 8380     		strh	r3, [r0, #4]	@ movhi
 740:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   TIM_TimeBaseInitStruct->TIM_ClockDivision = TIM_CKD_DIV1;
 1783              		.loc 1 740 3 is_stmt 1 view .LVU600
 740:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   TIM_TimeBaseInitStruct->TIM_ClockDivision = TIM_CKD_DIV1;
 1784              		.loc 1 740 41 is_stmt 0 view .LVU601
 1785 0006 0023     		movs	r3, #0
 1786 0008 0380     		strh	r3, [r0]	@ movhi
 741:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   TIM_TimeBaseInitStruct->TIM_CounterMode = TIM_CounterMode_Up;
 1787              		.loc 1 741 3 is_stmt 1 view .LVU602
 741:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   TIM_TimeBaseInitStruct->TIM_CounterMode = TIM_CounterMode_Up;
 1788              		.loc 1 741 45 is_stmt 0 view .LVU603
 1789 000a C380     		strh	r3, [r0, #6]	@ movhi
 742:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   TIM_TimeBaseInitStruct->TIM_RepetitionCounter = 0x0000;
 1790              		.loc 1 742 3 is_stmt 1 view .LVU604
 742:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   TIM_TimeBaseInitStruct->TIM_RepetitionCounter = 0x0000;
 1791              		.loc 1 742 43 is_stmt 0 view .LVU605
 1792 000c 4380     		strh	r3, [r0, #2]	@ movhi
 743:../stm32f10x_fwlib/src/stm32f10x_tim.c **** }
 1793              		.loc 1 743 3 is_stmt 1 view .LVU606
 743:../stm32f10x_fwlib/src/stm32f10x_tim.c **** }
 1794              		.loc 1 743 49 is_stmt 0 view .LVU607
 1795 000e 0372     		strb	r3, [r0, #8]
 744:../stm32f10x_fwlib/src/stm32f10x_tim.c **** 
 1796              		.loc 1 744 1 view .LVU608
 1797 0010 7047     		bx	lr
 1798              		.cfi_endproc
 1799              	.LFE38:
 1801              		.section	.text.TIM_OCStructInit,"ax",%progbits
 1802              		.align	1
 1803              		.global	TIM_OCStructInit
 1804              		.syntax unified
 1805              		.thumb
 1806              		.thumb_func
 1808              	TIM_OCStructInit:
 1809              	.LVL216:
 1810              	.LFB39:
 753:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Set the default configuration */
 1811              		.loc 1 753 1 is_stmt 1 view -0
 1812              		.cfi_startproc
 1813              		@ args = 0, pretend = 0, frame = 0
 1814              		@ frame_needed = 0, uses_anonymous_args = 0
 1815              		@ link register save eliminated.
 755:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   TIM_OCInitStruct->TIM_OutputState = TIM_OutputState_Disable;
 1816              		.loc 1 755 3 view .LVU610
 755:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   TIM_OCInitStruct->TIM_OutputState = TIM_OutputState_Disable;
 1817              		.loc 1 755 32 is_stmt 0 view .LVU611
 1818 0000 0023     		movs	r3, #0
 1819 0002 0380     		strh	r3, [r0]	@ movhi
 756:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   TIM_OCInitStruct->TIM_OutputNState = TIM_OutputNState_Disable;
 1820              		.loc 1 756 3 is_stmt 1 view .LVU612
 756:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   TIM_OCInitStruct->TIM_OutputNState = TIM_OutputNState_Disable;
 1821              		.loc 1 756 37 is_stmt 0 view .LVU613
ARM GAS  C:\Users\28470\AppData\Local\Temp\ccXqX3Ed.s 			page 91


 1822 0004 4380     		strh	r3, [r0, #2]	@ movhi
 757:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   TIM_OCInitStruct->TIM_Pulse = 0x0000;
 1823              		.loc 1 757 3 is_stmt 1 view .LVU614
 757:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   TIM_OCInitStruct->TIM_Pulse = 0x0000;
 1824              		.loc 1 757 38 is_stmt 0 view .LVU615
 1825 0006 8380     		strh	r3, [r0, #4]	@ movhi
 758:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   TIM_OCInitStruct->TIM_OCPolarity = TIM_OCPolarity_High;
 1826              		.loc 1 758 3 is_stmt 1 view .LVU616
 758:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   TIM_OCInitStruct->TIM_OCPolarity = TIM_OCPolarity_High;
 1827              		.loc 1 758 31 is_stmt 0 view .LVU617
 1828 0008 C380     		strh	r3, [r0, #6]	@ movhi
 759:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   TIM_OCInitStruct->TIM_OCNPolarity = TIM_OCPolarity_High;
 1829              		.loc 1 759 3 is_stmt 1 view .LVU618
 759:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   TIM_OCInitStruct->TIM_OCNPolarity = TIM_OCPolarity_High;
 1830              		.loc 1 759 36 is_stmt 0 view .LVU619
 1831 000a 0381     		strh	r3, [r0, #8]	@ movhi
 760:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   TIM_OCInitStruct->TIM_OCIdleState = TIM_OCIdleState_Reset;
 1832              		.loc 1 760 3 is_stmt 1 view .LVU620
 760:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   TIM_OCInitStruct->TIM_OCIdleState = TIM_OCIdleState_Reset;
 1833              		.loc 1 760 37 is_stmt 0 view .LVU621
 1834 000c 4381     		strh	r3, [r0, #10]	@ movhi
 761:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   TIM_OCInitStruct->TIM_OCNIdleState = TIM_OCNIdleState_Reset;
 1835              		.loc 1 761 3 is_stmt 1 view .LVU622
 761:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   TIM_OCInitStruct->TIM_OCNIdleState = TIM_OCNIdleState_Reset;
 1836              		.loc 1 761 37 is_stmt 0 view .LVU623
 1837 000e 8381     		strh	r3, [r0, #12]	@ movhi
 762:../stm32f10x_fwlib/src/stm32f10x_tim.c **** }
 1838              		.loc 1 762 3 is_stmt 1 view .LVU624
 762:../stm32f10x_fwlib/src/stm32f10x_tim.c **** }
 1839              		.loc 1 762 38 is_stmt 0 view .LVU625
 1840 0010 C381     		strh	r3, [r0, #14]	@ movhi
 763:../stm32f10x_fwlib/src/stm32f10x_tim.c **** 
 1841              		.loc 1 763 1 view .LVU626
 1842 0012 7047     		bx	lr
 1843              		.cfi_endproc
 1844              	.LFE39:
 1846              		.section	.text.TIM_ICStructInit,"ax",%progbits
 1847              		.align	1
 1848              		.global	TIM_ICStructInit
 1849              		.syntax unified
 1850              		.thumb
 1851              		.thumb_func
 1853              	TIM_ICStructInit:
 1854              	.LVL217:
 1855              	.LFB40:
 772:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Set the default configuration */
 1856              		.loc 1 772 1 is_stmt 1 view -0
 1857              		.cfi_startproc
 1858              		@ args = 0, pretend = 0, frame = 0
 1859              		@ frame_needed = 0, uses_anonymous_args = 0
 1860              		@ link register save eliminated.
 774:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   TIM_ICInitStruct->TIM_ICPolarity = TIM_ICPolarity_Rising;
 1861              		.loc 1 774 3 view .LVU628
 774:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   TIM_ICInitStruct->TIM_ICPolarity = TIM_ICPolarity_Rising;
 1862              		.loc 1 774 33 is_stmt 0 view .LVU629
 1863 0000 0023     		movs	r3, #0
 1864 0002 0380     		strh	r3, [r0]	@ movhi
ARM GAS  C:\Users\28470\AppData\Local\Temp\ccXqX3Ed.s 			page 92


 775:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   TIM_ICInitStruct->TIM_ICSelection = TIM_ICSelection_DirectTI;
 1865              		.loc 1 775 3 is_stmt 1 view .LVU630
 775:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   TIM_ICInitStruct->TIM_ICSelection = TIM_ICSelection_DirectTI;
 1866              		.loc 1 775 36 is_stmt 0 view .LVU631
 1867 0004 4380     		strh	r3, [r0, #2]	@ movhi
 776:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   TIM_ICInitStruct->TIM_ICPrescaler = TIM_ICPSC_DIV1;
 1868              		.loc 1 776 3 is_stmt 1 view .LVU632
 776:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   TIM_ICInitStruct->TIM_ICPrescaler = TIM_ICPSC_DIV1;
 1869              		.loc 1 776 37 is_stmt 0 view .LVU633
 1870 0006 0122     		movs	r2, #1
 1871 0008 8280     		strh	r2, [r0, #4]	@ movhi
 777:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   TIM_ICInitStruct->TIM_ICFilter = 0x00;
 1872              		.loc 1 777 3 is_stmt 1 view .LVU634
 777:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   TIM_ICInitStruct->TIM_ICFilter = 0x00;
 1873              		.loc 1 777 37 is_stmt 0 view .LVU635
 1874 000a C380     		strh	r3, [r0, #6]	@ movhi
 778:../stm32f10x_fwlib/src/stm32f10x_tim.c **** }
 1875              		.loc 1 778 3 is_stmt 1 view .LVU636
 778:../stm32f10x_fwlib/src/stm32f10x_tim.c **** }
 1876              		.loc 1 778 34 is_stmt 0 view .LVU637
 1877 000c 0381     		strh	r3, [r0, #8]	@ movhi
 779:../stm32f10x_fwlib/src/stm32f10x_tim.c **** 
 1878              		.loc 1 779 1 view .LVU638
 1879 000e 7047     		bx	lr
 1880              		.cfi_endproc
 1881              	.LFE40:
 1883              		.section	.text.TIM_BDTRStructInit,"ax",%progbits
 1884              		.align	1
 1885              		.global	TIM_BDTRStructInit
 1886              		.syntax unified
 1887              		.thumb
 1888              		.thumb_func
 1890              	TIM_BDTRStructInit:
 1891              	.LVL218:
 1892              	.LFB41:
 788:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Set the default configuration */
 1893              		.loc 1 788 1 is_stmt 1 view -0
 1894              		.cfi_startproc
 1895              		@ args = 0, pretend = 0, frame = 0
 1896              		@ frame_needed = 0, uses_anonymous_args = 0
 1897              		@ link register save eliminated.
 790:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   TIM_BDTRInitStruct->TIM_OSSIState = TIM_OSSIState_Disable;
 1898              		.loc 1 790 3 view .LVU640
 790:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   TIM_BDTRInitStruct->TIM_OSSIState = TIM_OSSIState_Disable;
 1899              		.loc 1 790 37 is_stmt 0 view .LVU641
 1900 0000 0023     		movs	r3, #0
 1901 0002 0380     		strh	r3, [r0]	@ movhi
 791:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   TIM_BDTRInitStruct->TIM_LOCKLevel = TIM_LOCKLevel_OFF;
 1902              		.loc 1 791 3 is_stmt 1 view .LVU642
 791:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   TIM_BDTRInitStruct->TIM_LOCKLevel = TIM_LOCKLevel_OFF;
 1903              		.loc 1 791 37 is_stmt 0 view .LVU643
 1904 0004 4380     		strh	r3, [r0, #2]	@ movhi
 792:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   TIM_BDTRInitStruct->TIM_DeadTime = 0x00;
 1905              		.loc 1 792 3 is_stmt 1 view .LVU644
 792:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   TIM_BDTRInitStruct->TIM_DeadTime = 0x00;
 1906              		.loc 1 792 37 is_stmt 0 view .LVU645
 1907 0006 8380     		strh	r3, [r0, #4]	@ movhi
ARM GAS  C:\Users\28470\AppData\Local\Temp\ccXqX3Ed.s 			page 93


 793:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   TIM_BDTRInitStruct->TIM_Break = TIM_Break_Disable;
 1908              		.loc 1 793 3 is_stmt 1 view .LVU646
 793:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   TIM_BDTRInitStruct->TIM_Break = TIM_Break_Disable;
 1909              		.loc 1 793 36 is_stmt 0 view .LVU647
 1910 0008 C380     		strh	r3, [r0, #6]	@ movhi
 794:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   TIM_BDTRInitStruct->TIM_BreakPolarity = TIM_BreakPolarity_Low;
 1911              		.loc 1 794 3 is_stmt 1 view .LVU648
 794:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   TIM_BDTRInitStruct->TIM_BreakPolarity = TIM_BreakPolarity_Low;
 1912              		.loc 1 794 33 is_stmt 0 view .LVU649
 1913 000a 0381     		strh	r3, [r0, #8]	@ movhi
 795:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   TIM_BDTRInitStruct->TIM_AutomaticOutput = TIM_AutomaticOutput_Disable;
 1914              		.loc 1 795 3 is_stmt 1 view .LVU650
 795:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   TIM_BDTRInitStruct->TIM_AutomaticOutput = TIM_AutomaticOutput_Disable;
 1915              		.loc 1 795 41 is_stmt 0 view .LVU651
 1916 000c 4381     		strh	r3, [r0, #10]	@ movhi
 796:../stm32f10x_fwlib/src/stm32f10x_tim.c **** }
 1917              		.loc 1 796 3 is_stmt 1 view .LVU652
 796:../stm32f10x_fwlib/src/stm32f10x_tim.c **** }
 1918              		.loc 1 796 43 is_stmt 0 view .LVU653
 1919 000e 8381     		strh	r3, [r0, #12]	@ movhi
 797:../stm32f10x_fwlib/src/stm32f10x_tim.c **** 
 1920              		.loc 1 797 1 view .LVU654
 1921 0010 7047     		bx	lr
 1922              		.cfi_endproc
 1923              	.LFE41:
 1925              		.section	.text.TIM_Cmd,"ax",%progbits
 1926              		.align	1
 1927              		.global	TIM_Cmd
 1928              		.syntax unified
 1929              		.thumb
 1930              		.thumb_func
 1932              	TIM_Cmd:
 1933              	.LVL219:
 1934              	.LFB42:
 807:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Check the parameters */
 1935              		.loc 1 807 1 is_stmt 1 view -0
 1936              		.cfi_startproc
 1937              		@ args = 0, pretend = 0, frame = 0
 1938              		@ frame_needed = 0, uses_anonymous_args = 0
 1939              		@ link register save eliminated.
 809:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 1940              		.loc 1 809 3 view .LVU656
 810:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   
 1941              		.loc 1 810 3 view .LVU657
 812:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   {
 1942              		.loc 1 812 3 view .LVU658
 812:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   {
 1943              		.loc 1 812 6 is_stmt 0 view .LVU659
 1944 0000 29B1     		cbz	r1, .L105
 815:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   }
 1945              		.loc 1 815 5 is_stmt 1 view .LVU660
 815:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   }
 1946              		.loc 1 815 15 is_stmt 0 view .LVU661
 1947 0002 0388     		ldrh	r3, [r0]
 1948 0004 9BB2     		uxth	r3, r3
 1949 0006 43F00103 		orr	r3, r3, #1
 1950 000a 0380     		strh	r3, [r0]	@ movhi
ARM GAS  C:\Users\28470\AppData\Local\Temp\ccXqX3Ed.s 			page 94


 1951 000c 7047     		bx	lr
 1952              	.L105:
 820:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   }
 1953              		.loc 1 820 5 is_stmt 1 view .LVU662
 820:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   }
 1954              		.loc 1 820 15 is_stmt 0 view .LVU663
 1955 000e 0388     		ldrh	r3, [r0]
 1956 0010 9BB2     		uxth	r3, r3
 1957 0012 23F00103 		bic	r3, r3, #1
 1958 0016 9BB2     		uxth	r3, r3
 1959 0018 0380     		strh	r3, [r0]	@ movhi
 822:../stm32f10x_fwlib/src/stm32f10x_tim.c **** 
 1960              		.loc 1 822 1 view .LVU664
 1961 001a 7047     		bx	lr
 1962              		.cfi_endproc
 1963              	.LFE42:
 1965              		.section	.text.TIM_CtrlPWMOutputs,"ax",%progbits
 1966              		.align	1
 1967              		.global	TIM_CtrlPWMOutputs
 1968              		.syntax unified
 1969              		.thumb
 1970              		.thumb_func
 1972              	TIM_CtrlPWMOutputs:
 1973              	.LVL220:
 1974              	.LFB43:
 832:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Check the parameters */
 1975              		.loc 1 832 1 is_stmt 1 view -0
 1976              		.cfi_startproc
 1977              		@ args = 0, pretend = 0, frame = 0
 1978              		@ frame_needed = 0, uses_anonymous_args = 0
 1979              		@ link register save eliminated.
 834:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 1980              		.loc 1 834 3 view .LVU666
 835:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   if (NewState != DISABLE)
 1981              		.loc 1 835 3 view .LVU667
 836:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   {
 1982              		.loc 1 836 3 view .LVU668
 836:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   {
 1983              		.loc 1 836 6 is_stmt 0 view .LVU669
 1984 0000 49B1     		cbz	r1, .L108
 839:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   }
 1985              		.loc 1 839 5 is_stmt 1 view .LVU670
 839:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   }
 1986              		.loc 1 839 16 is_stmt 0 view .LVU671
 1987 0002 B0F84430 		ldrh	r3, [r0, #68]
 1988 0006 6FEA4343 		mvn	r3, r3, lsl #17
 1989 000a 6FEA5343 		mvn	r3, r3, lsr #17
 1990 000e 9BB2     		uxth	r3, r3
 1991 0010 A0F84430 		strh	r3, [r0, #68]	@ movhi
 1992 0014 7047     		bx	lr
 1993              	.L108:
 844:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   }  
 1994              		.loc 1 844 5 is_stmt 1 view .LVU672
 844:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   }  
 1995              		.loc 1 844 16 is_stmt 0 view .LVU673
 1996 0016 B0F84430 		ldrh	r3, [r0, #68]
 1997 001a C3F30E03 		ubfx	r3, r3, #0, #15
ARM GAS  C:\Users\28470\AppData\Local\Temp\ccXqX3Ed.s 			page 95


 1998 001e A0F84430 		strh	r3, [r0, #68]	@ movhi
 846:../stm32f10x_fwlib/src/stm32f10x_tim.c **** 
 1999              		.loc 1 846 1 view .LVU674
 2000 0022 7047     		bx	lr
 2001              		.cfi_endproc
 2002              	.LFE43:
 2004              		.section	.text.TIM_ITConfig,"ax",%progbits
 2005              		.align	1
 2006              		.global	TIM_ITConfig
 2007              		.syntax unified
 2008              		.thumb
 2009              		.thumb_func
 2011              	TIM_ITConfig:
 2012              	.LVL221:
 2013              	.LFB44:
 873:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Check the parameters */
 2014              		.loc 1 873 1 is_stmt 1 view -0
 2015              		.cfi_startproc
 2016              		@ args = 0, pretend = 0, frame = 0
 2017              		@ frame_needed = 0, uses_anonymous_args = 0
 2018              		@ link register save eliminated.
 875:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   assert_param(IS_TIM_IT(TIM_IT));
 2019              		.loc 1 875 3 view .LVU676
 876:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 2020              		.loc 1 876 3 view .LVU677
 877:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   
 2021              		.loc 1 877 3 view .LVU678
 879:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   {
 2022              		.loc 1 879 3 view .LVU679
 879:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   {
 2023              		.loc 1 879 6 is_stmt 0 view .LVU680
 2024 0000 22B1     		cbz	r2, .L111
 882:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   }
 2025              		.loc 1 882 5 is_stmt 1 view .LVU681
 882:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   }
 2026              		.loc 1 882 16 is_stmt 0 view .LVU682
 2027 0002 8389     		ldrh	r3, [r0, #12]
 2028 0004 9BB2     		uxth	r3, r3
 2029 0006 1943     		orrs	r1, r1, r3
 2030              	.LVL222:
 882:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   }
 2031              		.loc 1 882 16 view .LVU683
 2032 0008 8181     		strh	r1, [r0, #12]	@ movhi
 2033 000a 7047     		bx	lr
 2034              	.LVL223:
 2035              	.L111:
 887:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   }
 2036              		.loc 1 887 5 is_stmt 1 view .LVU684
 887:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   }
 2037              		.loc 1 887 16 is_stmt 0 view .LVU685
 2038 000c 8389     		ldrh	r3, [r0, #12]
 887:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   }
 2039              		.loc 1 887 19 view .LVU686
 2040 000e C943     		mvns	r1, r1
 2041              	.LVL224:
 887:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   }
 2042              		.loc 1 887 19 view .LVU687
ARM GAS  C:\Users\28470\AppData\Local\Temp\ccXqX3Ed.s 			page 96


 2043 0010 89B2     		uxth	r1, r1
 887:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   }
 2044              		.loc 1 887 16 view .LVU688
 2045 0012 1940     		ands	r1, r1, r3
 2046 0014 8181     		strh	r1, [r0, #12]	@ movhi
 889:../stm32f10x_fwlib/src/stm32f10x_tim.c **** 
 2047              		.loc 1 889 1 view .LVU689
 2048 0016 7047     		bx	lr
 2049              		.cfi_endproc
 2050              	.LFE44:
 2052              		.section	.text.TIM_GenerateEvent,"ax",%progbits
 2053              		.align	1
 2054              		.global	TIM_GenerateEvent
 2055              		.syntax unified
 2056              		.thumb
 2057              		.thumb_func
 2059              	TIM_GenerateEvent:
 2060              	.LVL225:
 2061              	.LFB45:
 910:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Check the parameters */
 2062              		.loc 1 910 1 is_stmt 1 view -0
 2063              		.cfi_startproc
 2064              		@ args = 0, pretend = 0, frame = 0
 2065              		@ frame_needed = 0, uses_anonymous_args = 0
 2066              		@ link register save eliminated.
 912:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   assert_param(IS_TIM_EVENT_SOURCE(TIM_EventSource));
 2067              		.loc 1 912 3 view .LVU691
 913:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   
 2068              		.loc 1 913 3 view .LVU692
 916:../stm32f10x_fwlib/src/stm32f10x_tim.c **** }
 2069              		.loc 1 916 3 view .LVU693
 916:../stm32f10x_fwlib/src/stm32f10x_tim.c **** }
 2070              		.loc 1 916 13 is_stmt 0 view .LVU694
 2071 0000 8182     		strh	r1, [r0, #20]	@ movhi
 917:../stm32f10x_fwlib/src/stm32f10x_tim.c **** 
 2072              		.loc 1 917 1 view .LVU695
 2073 0002 7047     		bx	lr
 2074              		.cfi_endproc
 2075              	.LFE45:
 2077              		.section	.text.TIM_DMAConfig,"ax",%progbits
 2078              		.align	1
 2079              		.global	TIM_DMAConfig
 2080              		.syntax unified
 2081              		.thumb
 2082              		.thumb_func
 2084              	TIM_DMAConfig:
 2085              	.LVL226:
 2086              	.LFB46:
 938:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Check the parameters */
 2087              		.loc 1 938 1 is_stmt 1 view -0
 2088              		.cfi_startproc
 2089              		@ args = 0, pretend = 0, frame = 0
 2090              		@ frame_needed = 0, uses_anonymous_args = 0
 2091              		@ link register save eliminated.
 940:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   assert_param(IS_TIM_DMA_BASE(TIM_DMABase));
 2092              		.loc 1 940 3 view .LVU697
 941:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   assert_param(IS_TIM_DMA_LENGTH(TIM_DMABurstLength));
ARM GAS  C:\Users\28470\AppData\Local\Temp\ccXqX3Ed.s 			page 97


 2093              		.loc 1 941 3 view .LVU698
 942:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Set the DMA Base and the DMA Burst Length */
 2094              		.loc 1 942 3 view .LVU699
 944:../stm32f10x_fwlib/src/stm32f10x_tim.c **** }
 2095              		.loc 1 944 3 view .LVU700
 944:../stm32f10x_fwlib/src/stm32f10x_tim.c **** }
 2096              		.loc 1 944 13 is_stmt 0 view .LVU701
 2097 0000 1143     		orrs	r1, r1, r2
 2098              	.LVL227:
 944:../stm32f10x_fwlib/src/stm32f10x_tim.c **** }
 2099              		.loc 1 944 13 view .LVU702
 2100 0002 A0F84810 		strh	r1, [r0, #72]	@ movhi
 945:../stm32f10x_fwlib/src/stm32f10x_tim.c **** 
 2101              		.loc 1 945 1 view .LVU703
 2102 0006 7047     		bx	lr
 2103              		.cfi_endproc
 2104              	.LFE46:
 2106              		.section	.text.TIM_DMACmd,"ax",%progbits
 2107              		.align	1
 2108              		.global	TIM_DMACmd
 2109              		.syntax unified
 2110              		.thumb
 2111              		.thumb_func
 2113              	TIM_DMACmd:
 2114              	.LVL228:
 2115              	.LFB47:
 965:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Check the parameters */
 2116              		.loc 1 965 1 is_stmt 1 view -0
 2117              		.cfi_startproc
 2118              		@ args = 0, pretend = 0, frame = 0
 2119              		@ frame_needed = 0, uses_anonymous_args = 0
 2120              		@ link register save eliminated.
 967:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   assert_param(IS_TIM_DMA_SOURCE(TIM_DMASource));
 2121              		.loc 1 967 3 view .LVU705
 968:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 2122              		.loc 1 968 3 view .LVU706
 969:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   
 2123              		.loc 1 969 3 view .LVU707
 971:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   {
 2124              		.loc 1 971 3 view .LVU708
 971:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   {
 2125              		.loc 1 971 6 is_stmt 0 view .LVU709
 2126 0000 22B1     		cbz	r2, .L116
 974:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   }
 2127              		.loc 1 974 5 is_stmt 1 view .LVU710
 974:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   }
 2128              		.loc 1 974 16 is_stmt 0 view .LVU711
 2129 0002 8389     		ldrh	r3, [r0, #12]
 2130 0004 9BB2     		uxth	r3, r3
 2131 0006 1943     		orrs	r1, r1, r3
 2132              	.LVL229:
 974:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   }
 2133              		.loc 1 974 16 view .LVU712
 2134 0008 8181     		strh	r1, [r0, #12]	@ movhi
 2135 000a 7047     		bx	lr
 2136              	.LVL230:
 2137              	.L116:
ARM GAS  C:\Users\28470\AppData\Local\Temp\ccXqX3Ed.s 			page 98


 979:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   }
 2138              		.loc 1 979 5 is_stmt 1 view .LVU713
 979:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   }
 2139              		.loc 1 979 16 is_stmt 0 view .LVU714
 2140 000c 8389     		ldrh	r3, [r0, #12]
 979:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   }
 2141              		.loc 1 979 19 view .LVU715
 2142 000e C943     		mvns	r1, r1
 2143              	.LVL231:
 979:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   }
 2144              		.loc 1 979 19 view .LVU716
 2145 0010 89B2     		uxth	r1, r1
 979:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   }
 2146              		.loc 1 979 16 view .LVU717
 2147 0012 1940     		ands	r1, r1, r3
 2148 0014 8181     		strh	r1, [r0, #12]	@ movhi
 981:../stm32f10x_fwlib/src/stm32f10x_tim.c **** 
 2149              		.loc 1 981 1 view .LVU718
 2150 0016 7047     		bx	lr
 2151              		.cfi_endproc
 2152              	.LFE47:
 2154              		.section	.text.TIM_InternalClockConfig,"ax",%progbits
 2155              		.align	1
 2156              		.global	TIM_InternalClockConfig
 2157              		.syntax unified
 2158              		.thumb
 2159              		.thumb_func
 2161              	TIM_InternalClockConfig:
 2162              	.LVL232:
 2163              	.LFB48:
 990:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Check the parameters */
 2164              		.loc 1 990 1 is_stmt 1 view -0
 2165              		.cfi_startproc
 2166              		@ args = 0, pretend = 0, frame = 0
 2167              		@ frame_needed = 0, uses_anonymous_args = 0
 2168              		@ link register save eliminated.
 992:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Disable slave mode to clock the prescaler directly with the internal clock */
 2169              		.loc 1 992 3 view .LVU720
 994:../stm32f10x_fwlib/src/stm32f10x_tim.c **** }
 2170              		.loc 1 994 3 view .LVU721
 994:../stm32f10x_fwlib/src/stm32f10x_tim.c **** }
 2171              		.loc 1 994 14 is_stmt 0 view .LVU722
 2172 0000 0389     		ldrh	r3, [r0, #8]
 2173 0002 9BB2     		uxth	r3, r3
 2174 0004 23F00703 		bic	r3, r3, #7
 2175 0008 9BB2     		uxth	r3, r3
 2176 000a 0381     		strh	r3, [r0, #8]	@ movhi
 995:../stm32f10x_fwlib/src/stm32f10x_tim.c **** 
 2177              		.loc 1 995 1 view .LVU723
 2178 000c 7047     		bx	lr
 2179              		.cfi_endproc
 2180              	.LFE48:
 2182              		.section	.text.TIM_ETRConfig,"ax",%progbits
 2183              		.align	1
 2184              		.global	TIM_ETRConfig
 2185              		.syntax unified
 2186              		.thumb
ARM GAS  C:\Users\28470\AppData\Local\Temp\ccXqX3Ed.s 			page 99


 2187              		.thumb_func
 2189              	TIM_ETRConfig:
 2190              	.LVL233:
 2191              	.LFB53:
1150:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   uint16_t tmpsmcr = 0;
 2192              		.loc 1 1150 1 is_stmt 1 view -0
 2193              		.cfi_startproc
 2194              		@ args = 0, pretend = 0, frame = 0
 2195              		@ frame_needed = 0, uses_anonymous_args = 0
 2196              		@ link register save eliminated.
1151:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Check the parameters */
 2197              		.loc 1 1151 3 view .LVU725
1153:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   assert_param(IS_TIM_EXT_PRESCALER(TIM_ExtTRGPrescaler));
 2198              		.loc 1 1153 3 view .LVU726
1154:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   assert_param(IS_TIM_EXT_POLARITY(TIM_ExtTRGPolarity));
 2199              		.loc 1 1154 3 view .LVU727
1155:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   assert_param(IS_TIM_EXT_FILTER(ExtTRGFilter));
 2200              		.loc 1 1155 3 view .LVU728
1156:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   tmpsmcr = TIMx->SMCR;
 2201              		.loc 1 1156 3 view .LVU729
1157:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Reset the ETR Bits */
 2202              		.loc 1 1157 3 view .LVU730
1157:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Reset the ETR Bits */
 2203              		.loc 1 1157 11 is_stmt 0 view .LVU731
 2204 0000 B0F808C0 		ldrh	ip, [r0, #8]
 2205              	.LVL234:
1159:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Set the Prescaler, the Filter value and the Polarity */
 2206              		.loc 1 1159 3 is_stmt 1 view .LVU732
1159:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Set the Prescaler, the Filter value and the Polarity */
 2207              		.loc 1 1159 11 is_stmt 0 view .LVU733
 2208 0004 5FFA8CFC 		uxtb	ip, ip
 2209              	.LVL235:
1161:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Write to TIMx SMCR */
 2210              		.loc 1 1161 3 is_stmt 1 view .LVU734
1161:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Write to TIMx SMCR */
 2211              		.loc 1 1161 79 is_stmt 0 view .LVU735
 2212 0008 1B02     		lsls	r3, r3, #8
 2213              	.LVL236:
1161:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Write to TIMx SMCR */
 2214              		.loc 1 1161 79 view .LVU736
 2215 000a 9BB2     		uxth	r3, r3
1161:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Write to TIMx SMCR */
 2216              		.loc 1 1161 47 view .LVU737
 2217 000c 1343     		orrs	r3, r3, r2
1161:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Write to TIMx SMCR */
 2218              		.loc 1 1161 14 view .LVU738
 2219 000e 0B43     		orrs	r3, r3, r1
1161:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Write to TIMx SMCR */
 2220              		.loc 1 1161 11 view .LVU739
 2221 0010 43EA0C03 		orr	r3, r3, ip
 2222              	.LVL237:
1163:../stm32f10x_fwlib/src/stm32f10x_tim.c **** }
 2223              		.loc 1 1163 3 is_stmt 1 view .LVU740
1163:../stm32f10x_fwlib/src/stm32f10x_tim.c **** }
 2224              		.loc 1 1163 14 is_stmt 0 view .LVU741
 2225 0014 0381     		strh	r3, [r0, #8]	@ movhi
1164:../stm32f10x_fwlib/src/stm32f10x_tim.c **** 
ARM GAS  C:\Users\28470\AppData\Local\Temp\ccXqX3Ed.s 			page 100


 2226              		.loc 1 1164 1 view .LVU742
 2227 0016 7047     		bx	lr
 2228              		.cfi_endproc
 2229              	.LFE53:
 2231              		.section	.text.TIM_ETRClockMode1Config,"ax",%progbits
 2232              		.align	1
 2233              		.global	TIM_ETRClockMode1Config
 2234              		.syntax unified
 2235              		.thumb
 2236              		.thumb_func
 2238              	TIM_ETRClockMode1Config:
 2239              	.LVL238:
 2240              	.LFB51:
1077:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   uint16_t tmpsmcr = 0;
 2241              		.loc 1 1077 1 is_stmt 1 view -0
 2242              		.cfi_startproc
 2243              		@ args = 0, pretend = 0, frame = 0
 2244              		@ frame_needed = 0, uses_anonymous_args = 0
1077:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   uint16_t tmpsmcr = 0;
 2245              		.loc 1 1077 1 is_stmt 0 view .LVU744
 2246 0000 10B5     		push	{r4, lr}
 2247              	.LCFI11:
 2248              		.cfi_def_cfa_offset 8
 2249              		.cfi_offset 4, -8
 2250              		.cfi_offset 14, -4
 2251 0002 0446     		mov	r4, r0
1078:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Check the parameters */
 2252              		.loc 1 1078 3 is_stmt 1 view .LVU745
 2253              	.LVL239:
1080:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   assert_param(IS_TIM_EXT_PRESCALER(TIM_ExtTRGPrescaler));
 2254              		.loc 1 1080 3 view .LVU746
1081:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   assert_param(IS_TIM_EXT_POLARITY(TIM_ExtTRGPolarity));
 2255              		.loc 1 1081 3 view .LVU747
1082:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   assert_param(IS_TIM_EXT_FILTER(ExtTRGFilter));
 2256              		.loc 1 1082 3 view .LVU748
1083:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Configure the ETR Clock source */
 2257              		.loc 1 1083 3 view .LVU749
1085:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   
 2258              		.loc 1 1085 3 view .LVU750
 2259 0004 FFF7FEFF 		bl	TIM_ETRConfig
 2260              	.LVL240:
1088:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Reset the SMS Bits */
 2261              		.loc 1 1088 3 view .LVU751
1088:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Reset the SMS Bits */
 2262              		.loc 1 1088 11 is_stmt 0 view .LVU752
 2263 0008 2389     		ldrh	r3, [r4, #8]
 2264 000a 9BB2     		uxth	r3, r3
 2265              	.LVL241:
1090:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Select the External clock mode1 */
 2266              		.loc 1 1090 3 is_stmt 1 view .LVU753
1092:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Select the Trigger selection : ETRF */
 2267              		.loc 1 1092 3 view .LVU754
1094:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   tmpsmcr |= TIM_TS_ETRF;
 2268              		.loc 1 1094 3 view .LVU755
1095:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Write to TIMx SMCR */
 2269              		.loc 1 1095 3 view .LVU756
1095:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Write to TIMx SMCR */
ARM GAS  C:\Users\28470\AppData\Local\Temp\ccXqX3Ed.s 			page 101


 2270              		.loc 1 1095 11 is_stmt 0 view .LVU757
 2271 000c 43F07703 		orr	r3, r3, #119
 2272              	.LVL242:
1097:../stm32f10x_fwlib/src/stm32f10x_tim.c **** }
 2273              		.loc 1 1097 3 is_stmt 1 view .LVU758
1097:../stm32f10x_fwlib/src/stm32f10x_tim.c **** }
 2274              		.loc 1 1097 14 is_stmt 0 view .LVU759
 2275 0010 2381     		strh	r3, [r4, #8]	@ movhi
1098:../stm32f10x_fwlib/src/stm32f10x_tim.c **** 
 2276              		.loc 1 1098 1 view .LVU760
 2277 0012 10BD     		pop	{r4, pc}
1098:../stm32f10x_fwlib/src/stm32f10x_tim.c **** 
 2278              		.loc 1 1098 1 view .LVU761
 2279              		.cfi_endproc
 2280              	.LFE51:
 2282              		.section	.text.TIM_ETRClockMode2Config,"ax",%progbits
 2283              		.align	1
 2284              		.global	TIM_ETRClockMode2Config
 2285              		.syntax unified
 2286              		.thumb
 2287              		.thumb_func
 2289              	TIM_ETRClockMode2Config:
 2290              	.LVL243:
 2291              	.LFB52:
1119:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Check the parameters */
 2292              		.loc 1 1119 1 is_stmt 1 view -0
 2293              		.cfi_startproc
 2294              		@ args = 0, pretend = 0, frame = 0
 2295              		@ frame_needed = 0, uses_anonymous_args = 0
1119:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Check the parameters */
 2296              		.loc 1 1119 1 is_stmt 0 view .LVU763
 2297 0000 10B5     		push	{r4, lr}
 2298              	.LCFI12:
 2299              		.cfi_def_cfa_offset 8
 2300              		.cfi_offset 4, -8
 2301              		.cfi_offset 14, -4
 2302 0002 0446     		mov	r4, r0
1121:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   assert_param(IS_TIM_EXT_PRESCALER(TIM_ExtTRGPrescaler));
 2303              		.loc 1 1121 3 is_stmt 1 view .LVU764
1122:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   assert_param(IS_TIM_EXT_POLARITY(TIM_ExtTRGPolarity));
 2304              		.loc 1 1122 3 view .LVU765
1123:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   assert_param(IS_TIM_EXT_FILTER(ExtTRGFilter));
 2305              		.loc 1 1123 3 view .LVU766
1124:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Configure the ETR Clock source */
 2306              		.loc 1 1124 3 view .LVU767
1126:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Enable the External clock mode2 */
 2307              		.loc 1 1126 3 view .LVU768
 2308 0004 FFF7FEFF 		bl	TIM_ETRConfig
 2309              	.LVL244:
1128:../stm32f10x_fwlib/src/stm32f10x_tim.c **** }
 2310              		.loc 1 1128 3 view .LVU769
1128:../stm32f10x_fwlib/src/stm32f10x_tim.c **** }
 2311              		.loc 1 1128 14 is_stmt 0 view .LVU770
 2312 0008 2389     		ldrh	r3, [r4, #8]
 2313 000a 9BB2     		uxth	r3, r3
 2314 000c 43F48043 		orr	r3, r3, #16384
 2315 0010 2381     		strh	r3, [r4, #8]	@ movhi
ARM GAS  C:\Users\28470\AppData\Local\Temp\ccXqX3Ed.s 			page 102


1129:../stm32f10x_fwlib/src/stm32f10x_tim.c **** 
 2316              		.loc 1 1129 1 view .LVU771
 2317 0012 10BD     		pop	{r4, pc}
1129:../stm32f10x_fwlib/src/stm32f10x_tim.c **** 
 2318              		.loc 1 1129 1 view .LVU772
 2319              		.cfi_endproc
 2320              	.LFE52:
 2322              		.section	.text.TIM_PrescalerConfig,"ax",%progbits
 2323              		.align	1
 2324              		.global	TIM_PrescalerConfig
 2325              		.syntax unified
 2326              		.thumb
 2327              		.thumb_func
 2329              	TIM_PrescalerConfig:
 2330              	.LVL245:
 2331              	.LFB54:
1177:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Check the parameters */
 2332              		.loc 1 1177 1 is_stmt 1 view -0
 2333              		.cfi_startproc
 2334              		@ args = 0, pretend = 0, frame = 0
 2335              		@ frame_needed = 0, uses_anonymous_args = 0
 2336              		@ link register save eliminated.
1179:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   assert_param(IS_TIM_PRESCALER_RELOAD(TIM_PSCReloadMode));
 2337              		.loc 1 1179 3 view .LVU774
1180:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Set the Prescaler value */
 2338              		.loc 1 1180 3 view .LVU775
1182:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Set or reset the UG Bit */
 2339              		.loc 1 1182 3 view .LVU776
1182:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Set or reset the UG Bit */
 2340              		.loc 1 1182 13 is_stmt 0 view .LVU777
 2341 0000 0185     		strh	r1, [r0, #40]	@ movhi
1184:../stm32f10x_fwlib/src/stm32f10x_tim.c **** }
 2342              		.loc 1 1184 3 is_stmt 1 view .LVU778
1184:../stm32f10x_fwlib/src/stm32f10x_tim.c **** }
 2343              		.loc 1 1184 13 is_stmt 0 view .LVU779
 2344 0002 8282     		strh	r2, [r0, #20]	@ movhi
1185:../stm32f10x_fwlib/src/stm32f10x_tim.c **** 
 2345              		.loc 1 1185 1 view .LVU780
 2346 0004 7047     		bx	lr
 2347              		.cfi_endproc
 2348              	.LFE54:
 2350              		.section	.text.TIM_CounterModeConfig,"ax",%progbits
 2351              		.align	1
 2352              		.global	TIM_CounterModeConfig
 2353              		.syntax unified
 2354              		.thumb
 2355              		.thumb_func
 2357              	TIM_CounterModeConfig:
 2358              	.LVL246:
 2359              	.LFB55:
1200:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   uint16_t tmpcr1 = 0;
 2360              		.loc 1 1200 1 is_stmt 1 view -0
 2361              		.cfi_startproc
 2362              		@ args = 0, pretend = 0, frame = 0
 2363              		@ frame_needed = 0, uses_anonymous_args = 0
 2364              		@ link register save eliminated.
1201:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Check the parameters */
ARM GAS  C:\Users\28470\AppData\Local\Temp\ccXqX3Ed.s 			page 103


 2365              		.loc 1 1201 3 view .LVU782
1203:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   assert_param(IS_TIM_COUNTER_MODE(TIM_CounterMode));
 2366              		.loc 1 1203 3 view .LVU783
1204:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   tmpcr1 = TIMx->CR1;
 2367              		.loc 1 1204 3 view .LVU784
1205:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Reset the CMS and DIR Bits */
 2368              		.loc 1 1205 3 view .LVU785
1205:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Reset the CMS and DIR Bits */
 2369              		.loc 1 1205 10 is_stmt 0 view .LVU786
 2370 0000 0388     		ldrh	r3, [r0]
 2371 0002 9BB2     		uxth	r3, r3
 2372              	.LVL247:
1207:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Set the Counter Mode */
 2373              		.loc 1 1207 3 is_stmt 1 view .LVU787
1207:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Set the Counter Mode */
 2374              		.loc 1 1207 10 is_stmt 0 view .LVU788
 2375 0004 23F07003 		bic	r3, r3, #112
 2376              	.LVL248:
1209:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Write to TIMx CR1 register */
 2377              		.loc 1 1209 3 is_stmt 1 view .LVU789
1209:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Write to TIMx CR1 register */
 2378              		.loc 1 1209 10 is_stmt 0 view .LVU790
 2379 0008 0B43     		orrs	r3, r3, r1
 2380              	.LVL249:
1211:../stm32f10x_fwlib/src/stm32f10x_tim.c **** }
 2381              		.loc 1 1211 3 is_stmt 1 view .LVU791
1211:../stm32f10x_fwlib/src/stm32f10x_tim.c **** }
 2382              		.loc 1 1211 13 is_stmt 0 view .LVU792
 2383 000a 0380     		strh	r3, [r0]	@ movhi
1212:../stm32f10x_fwlib/src/stm32f10x_tim.c **** 
 2384              		.loc 1 1212 1 view .LVU793
 2385 000c 7047     		bx	lr
 2386              		.cfi_endproc
 2387              	.LFE55:
 2389              		.section	.text.TIM_SelectInputTrigger,"ax",%progbits
 2390              		.align	1
 2391              		.global	TIM_SelectInputTrigger
 2392              		.syntax unified
 2393              		.thumb
 2394              		.thumb_func
 2396              	TIM_SelectInputTrigger:
 2397              	.LVL250:
 2398              	.LFB56:
1230:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   uint16_t tmpsmcr = 0;
 2399              		.loc 1 1230 1 is_stmt 1 view -0
 2400              		.cfi_startproc
 2401              		@ args = 0, pretend = 0, frame = 0
 2402              		@ frame_needed = 0, uses_anonymous_args = 0
 2403              		@ link register save eliminated.
1231:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Check the parameters */
 2404              		.loc 1 1231 3 view .LVU795
1233:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   assert_param(IS_TIM_TRIGGER_SELECTION(TIM_InputTriggerSource));
 2405              		.loc 1 1233 3 view .LVU796
1234:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Get the TIMx SMCR register value */
 2406              		.loc 1 1234 3 view .LVU797
1236:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Reset the TS Bits */
 2407              		.loc 1 1236 3 view .LVU798
ARM GAS  C:\Users\28470\AppData\Local\Temp\ccXqX3Ed.s 			page 104


1236:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Reset the TS Bits */
 2408              		.loc 1 1236 11 is_stmt 0 view .LVU799
 2409 0000 0389     		ldrh	r3, [r0, #8]
 2410 0002 9BB2     		uxth	r3, r3
 2411              	.LVL251:
1238:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Set the Input Trigger source */
 2412              		.loc 1 1238 3 is_stmt 1 view .LVU800
1238:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Set the Input Trigger source */
 2413              		.loc 1 1238 11 is_stmt 0 view .LVU801
 2414 0004 23F07003 		bic	r3, r3, #112
 2415              	.LVL252:
1240:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Write to TIMx SMCR */
 2416              		.loc 1 1240 3 is_stmt 1 view .LVU802
1240:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Write to TIMx SMCR */
 2417              		.loc 1 1240 11 is_stmt 0 view .LVU803
 2418 0008 0B43     		orrs	r3, r3, r1
 2419              	.LVL253:
1242:../stm32f10x_fwlib/src/stm32f10x_tim.c **** }
 2420              		.loc 1 1242 3 is_stmt 1 view .LVU804
1242:../stm32f10x_fwlib/src/stm32f10x_tim.c **** }
 2421              		.loc 1 1242 14 is_stmt 0 view .LVU805
 2422 000a 0381     		strh	r3, [r0, #8]	@ movhi
1243:../stm32f10x_fwlib/src/stm32f10x_tim.c **** 
 2423              		.loc 1 1243 1 view .LVU806
 2424 000c 7047     		bx	lr
 2425              		.cfi_endproc
 2426              	.LFE56:
 2428              		.section	.text.TIM_ITRxExternalClockConfig,"ax",%progbits
 2429              		.align	1
 2430              		.global	TIM_ITRxExternalClockConfig
 2431              		.syntax unified
 2432              		.thumb
 2433              		.thumb_func
 2435              	TIM_ITRxExternalClockConfig:
 2436              	.LVL254:
 2437              	.LFB49:
1009:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Check the parameters */
 2438              		.loc 1 1009 1 is_stmt 1 view -0
 2439              		.cfi_startproc
 2440              		@ args = 0, pretend = 0, frame = 0
 2441              		@ frame_needed = 0, uses_anonymous_args = 0
1009:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Check the parameters */
 2442              		.loc 1 1009 1 is_stmt 0 view .LVU808
 2443 0000 10B5     		push	{r4, lr}
 2444              	.LCFI13:
 2445              		.cfi_def_cfa_offset 8
 2446              		.cfi_offset 4, -8
 2447              		.cfi_offset 14, -4
 2448 0002 0446     		mov	r4, r0
1011:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   assert_param(IS_TIM_INTERNAL_TRIGGER_SELECTION(TIM_InputTriggerSource));
 2449              		.loc 1 1011 3 is_stmt 1 view .LVU809
1012:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Select the Internal Trigger */
 2450              		.loc 1 1012 3 view .LVU810
1014:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Select the External clock mode1 */
 2451              		.loc 1 1014 3 view .LVU811
 2452 0004 FFF7FEFF 		bl	TIM_SelectInputTrigger
 2453              	.LVL255:
ARM GAS  C:\Users\28470\AppData\Local\Temp\ccXqX3Ed.s 			page 105


1016:../stm32f10x_fwlib/src/stm32f10x_tim.c **** }
 2454              		.loc 1 1016 3 view .LVU812
1016:../stm32f10x_fwlib/src/stm32f10x_tim.c **** }
 2455              		.loc 1 1016 14 is_stmt 0 view .LVU813
 2456 0008 2389     		ldrh	r3, [r4, #8]
 2457 000a 9BB2     		uxth	r3, r3
 2458 000c 43F00703 		orr	r3, r3, #7
 2459 0010 2381     		strh	r3, [r4, #8]	@ movhi
1017:../stm32f10x_fwlib/src/stm32f10x_tim.c **** 
 2460              		.loc 1 1017 1 view .LVU814
 2461 0012 10BD     		pop	{r4, pc}
1017:../stm32f10x_fwlib/src/stm32f10x_tim.c **** 
 2462              		.loc 1 1017 1 view .LVU815
 2463              		.cfi_endproc
 2464              	.LFE49:
 2466              		.section	.text.TIM_TIxExternalClockConfig,"ax",%progbits
 2467              		.align	1
 2468              		.global	TIM_TIxExternalClockConfig
 2469              		.syntax unified
 2470              		.thumb
 2471              		.thumb_func
 2473              	TIM_TIxExternalClockConfig:
 2474              	.LVL256:
 2475              	.LFB50:
1037:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Check the parameters */
 2476              		.loc 1 1037 1 is_stmt 1 view -0
 2477              		.cfi_startproc
 2478              		@ args = 0, pretend = 0, frame = 0
 2479              		@ frame_needed = 0, uses_anonymous_args = 0
1037:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Check the parameters */
 2480              		.loc 1 1037 1 is_stmt 0 view .LVU817
 2481 0000 38B5     		push	{r3, r4, r5, lr}
 2482              	.LCFI14:
 2483              		.cfi_def_cfa_offset 16
 2484              		.cfi_offset 3, -16
 2485              		.cfi_offset 4, -12
 2486              		.cfi_offset 5, -8
 2487              		.cfi_offset 14, -4
 2488 0002 0446     		mov	r4, r0
 2489 0004 0D46     		mov	r5, r1
 2490 0006 1146     		mov	r1, r2
 2491              	.LVL257:
1039:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   assert_param(IS_TIM_TIXCLK_SOURCE(TIM_TIxExternalCLKSource));
 2492              		.loc 1 1039 3 is_stmt 1 view .LVU818
1040:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   assert_param(IS_TIM_IC_POLARITY(TIM_ICPolarity));
 2493              		.loc 1 1040 3 view .LVU819
1041:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   assert_param(IS_TIM_IC_FILTER(ICFilter));
 2494              		.loc 1 1041 3 view .LVU820
1042:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Configure the Timer Input Clock Source */
 2495              		.loc 1 1042 3 view .LVU821
1044:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   {
 2496              		.loc 1 1044 3 view .LVU822
1044:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   {
 2497              		.loc 1 1044 6 is_stmt 0 view .LVU823
 2498 0008 602D     		cmp	r5, #96
 2499 000a 0CD0     		beq	.L133
1050:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   }
ARM GAS  C:\Users\28470\AppData\Local\Temp\ccXqX3Ed.s 			page 106


 2500              		.loc 1 1050 5 is_stmt 1 view .LVU824
 2501 000c 0122     		movs	r2, #1
 2502              	.LVL258:
1050:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   }
 2503              		.loc 1 1050 5 is_stmt 0 view .LVU825
 2504 000e FFF7FEFF 		bl	TI1_Config
 2505              	.LVL259:
 2506              	.L131:
1053:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Select the External clock mode1 */
 2507              		.loc 1 1053 3 is_stmt 1 view .LVU826
 2508 0012 2946     		mov	r1, r5
 2509 0014 2046     		mov	r0, r4
 2510 0016 FFF7FEFF 		bl	TIM_SelectInputTrigger
 2511              	.LVL260:
1055:../stm32f10x_fwlib/src/stm32f10x_tim.c **** }
 2512              		.loc 1 1055 3 view .LVU827
1055:../stm32f10x_fwlib/src/stm32f10x_tim.c **** }
 2513              		.loc 1 1055 14 is_stmt 0 view .LVU828
 2514 001a 2389     		ldrh	r3, [r4, #8]
 2515 001c 9BB2     		uxth	r3, r3
 2516 001e 43F00703 		orr	r3, r3, #7
 2517 0022 2381     		strh	r3, [r4, #8]	@ movhi
1056:../stm32f10x_fwlib/src/stm32f10x_tim.c **** 
 2518              		.loc 1 1056 1 view .LVU829
 2519 0024 38BD     		pop	{r3, r4, r5, pc}
 2520              	.LVL261:
 2521              	.L133:
1046:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   }
 2522              		.loc 1 1046 5 is_stmt 1 view .LVU830
 2523 0026 0122     		movs	r2, #1
 2524              	.LVL262:
1046:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   }
 2525              		.loc 1 1046 5 is_stmt 0 view .LVU831
 2526 0028 FFF7FEFF 		bl	TI2_Config
 2527              	.LVL263:
1046:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   }
 2528              		.loc 1 1046 5 view .LVU832
 2529 002c F1E7     		b	.L131
 2530              		.cfi_endproc
 2531              	.LFE50:
 2533              		.section	.text.TIM_EncoderInterfaceConfig,"ax",%progbits
 2534              		.align	1
 2535              		.global	TIM_EncoderInterfaceConfig
 2536              		.syntax unified
 2537              		.thumb
 2538              		.thumb_func
 2540              	TIM_EncoderInterfaceConfig:
 2541              	.LVL264:
 2542              	.LFB57:
1266:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   uint16_t tmpsmcr = 0;
 2543              		.loc 1 1266 1 is_stmt 1 view -0
 2544              		.cfi_startproc
 2545              		@ args = 0, pretend = 0, frame = 0
 2546              		@ frame_needed = 0, uses_anonymous_args = 0
1266:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   uint16_t tmpsmcr = 0;
 2547              		.loc 1 1266 1 is_stmt 0 view .LVU834
 2548 0000 10B5     		push	{r4, lr}
ARM GAS  C:\Users\28470\AppData\Local\Temp\ccXqX3Ed.s 			page 107


 2549              	.LCFI15:
 2550              		.cfi_def_cfa_offset 8
 2551              		.cfi_offset 4, -8
 2552              		.cfi_offset 14, -4
1267:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   uint16_t tmpccmr1 = 0;
 2553              		.loc 1 1267 3 is_stmt 1 view .LVU835
 2554              	.LVL265:
1268:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   uint16_t tmpccer = 0;
 2555              		.loc 1 1268 3 view .LVU836
1269:../stm32f10x_fwlib/src/stm32f10x_tim.c ****     
 2556              		.loc 1 1269 3 view .LVU837
1272:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   assert_param(IS_TIM_ENCODER_MODE(TIM_EncoderMode));
 2557              		.loc 1 1272 3 view .LVU838
1273:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   assert_param(IS_TIM_IC_POLARITY(TIM_IC1Polarity));
 2558              		.loc 1 1273 3 view .LVU839
1274:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   assert_param(IS_TIM_IC_POLARITY(TIM_IC2Polarity));
 2559              		.loc 1 1274 3 view .LVU840
1275:../stm32f10x_fwlib/src/stm32f10x_tim.c **** 
 2560              		.loc 1 1275 3 view .LVU841
1278:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   
 2561              		.loc 1 1278 3 view .LVU842
1278:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   
 2562              		.loc 1 1278 11 is_stmt 0 view .LVU843
 2563 0002 0489     		ldrh	r4, [r0, #8]
 2564 0004 A4B2     		uxth	r4, r4
 2565              	.LVL266:
1281:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   
 2566              		.loc 1 1281 3 is_stmt 1 view .LVU844
1281:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   
 2567              		.loc 1 1281 12 is_stmt 0 view .LVU845
 2568 0006 B0F818C0 		ldrh	ip, [r0, #24]
 2569 000a 1FFA8CFC 		uxth	ip, ip
 2570              	.LVL267:
1284:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   
 2571              		.loc 1 1284 3 is_stmt 1 view .LVU846
1284:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   
 2572              		.loc 1 1284 11 is_stmt 0 view .LVU847
 2573 000e B0F820E0 		ldrh	lr, [r0, #32]
 2574 0012 1FFA8EFE 		uxth	lr, lr
 2575              	.LVL268:
1287:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   tmpsmcr |= TIM_EncoderMode;
 2576              		.loc 1 1287 3 is_stmt 1 view .LVU848
1287:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   tmpsmcr |= TIM_EncoderMode;
 2577              		.loc 1 1287 11 is_stmt 0 view .LVU849
 2578 0016 24F00704 		bic	r4, r4, #7
 2579              	.LVL269:
1288:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   
 2580              		.loc 1 1288 3 is_stmt 1 view .LVU850
1288:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   
 2581              		.loc 1 1288 11 is_stmt 0 view .LVU851
 2582 001a 0C43     		orrs	r4, r4, r1
 2583              	.LVL270:
1291:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   tmpccmr1 |= TIM_CCMR1_CC1S_0 | TIM_CCMR1_CC2S_0;
 2584              		.loc 1 1291 3 is_stmt 1 view .LVU852
1291:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   tmpccmr1 |= TIM_CCMR1_CC1S_0 | TIM_CCMR1_CC2S_0;
 2585              		.loc 1 1291 12 is_stmt 0 view .LVU853
 2586 001c 2CF4407C 		bic	ip, ip, #768
ARM GAS  C:\Users\28470\AppData\Local\Temp\ccXqX3Ed.s 			page 108


 2587              	.LVL271:
1291:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   tmpccmr1 |= TIM_CCMR1_CC1S_0 | TIM_CCMR1_CC2S_0;
 2588              		.loc 1 1291 12 view .LVU854
 2589 0020 2CF0030C 		bic	ip, ip, #3
 2590              	.LVL272:
1292:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   
 2591              		.loc 1 1292 3 is_stmt 1 view .LVU855
1292:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   
 2592              		.loc 1 1292 12 is_stmt 0 view .LVU856
 2593 0024 4CF4807C 		orr	ip, ip, #256
 2594              	.LVL273:
1292:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   
 2595              		.loc 1 1292 12 view .LVU857
 2596 0028 4CF0010C 		orr	ip, ip, #1
 2597              	.LVL274:
1295:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   tmpccer |= (uint16_t)(TIM_IC1Polarity | (uint16_t)(TIM_IC2Polarity << (uint16_t)4));
 2598              		.loc 1 1295 3 is_stmt 1 view .LVU858
1295:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   tmpccer |= (uint16_t)(TIM_IC1Polarity | (uint16_t)(TIM_IC2Polarity << (uint16_t)4));
 2599              		.loc 1 1295 11 is_stmt 0 view .LVU859
 2600 002c 2EF0220E 		bic	lr, lr, #34
 2601              	.LVL275:
1296:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   
 2602              		.loc 1 1296 3 is_stmt 1 view .LVU860
1296:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   
 2603              		.loc 1 1296 43 is_stmt 0 view .LVU861
 2604 0030 1B01     		lsls	r3, r3, #4
 2605              	.LVL276:
1296:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   
 2606              		.loc 1 1296 43 view .LVU862
 2607 0032 9BB2     		uxth	r3, r3
1296:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   
 2608              		.loc 1 1296 14 view .LVU863
 2609 0034 1343     		orrs	r3, r3, r2
1296:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   
 2610              		.loc 1 1296 11 view .LVU864
 2611 0036 4EEA030E 		orr	lr, lr, r3
 2612              	.LVL277:
1299:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Write to TIMx CCMR1 */
 2613              		.loc 1 1299 3 is_stmt 1 view .LVU865
1299:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Write to TIMx CCMR1 */
 2614              		.loc 1 1299 14 is_stmt 0 view .LVU866
 2615 003a 0481     		strh	r4, [r0, #8]	@ movhi
1301:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Write to TIMx CCER */
 2616              		.loc 1 1301 3 is_stmt 1 view .LVU867
1301:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Write to TIMx CCER */
 2617              		.loc 1 1301 15 is_stmt 0 view .LVU868
 2618 003c A0F818C0 		strh	ip, [r0, #24]	@ movhi
1303:../stm32f10x_fwlib/src/stm32f10x_tim.c **** }
 2619              		.loc 1 1303 3 is_stmt 1 view .LVU869
1303:../stm32f10x_fwlib/src/stm32f10x_tim.c **** }
 2620              		.loc 1 1303 14 is_stmt 0 view .LVU870
 2621 0040 A0F820E0 		strh	lr, [r0, #32]	@ movhi
1304:../stm32f10x_fwlib/src/stm32f10x_tim.c **** 
 2622              		.loc 1 1304 1 view .LVU871
 2623 0044 10BD     		pop	{r4, pc}
1304:../stm32f10x_fwlib/src/stm32f10x_tim.c **** 
 2624              		.loc 1 1304 1 view .LVU872
ARM GAS  C:\Users\28470\AppData\Local\Temp\ccXqX3Ed.s 			page 109


 2625              		.cfi_endproc
 2626              	.LFE57:
 2628              		.section	.text.TIM_ForcedOC1Config,"ax",%progbits
 2629              		.align	1
 2630              		.global	TIM_ForcedOC1Config
 2631              		.syntax unified
 2632              		.thumb
 2633              		.thumb_func
 2635              	TIM_ForcedOC1Config:
 2636              	.LVL278:
 2637              	.LFB58:
1316:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   uint16_t tmpccmr1 = 0;
 2638              		.loc 1 1316 1 is_stmt 1 view -0
 2639              		.cfi_startproc
 2640              		@ args = 0, pretend = 0, frame = 0
 2641              		@ frame_needed = 0, uses_anonymous_args = 0
 2642              		@ link register save eliminated.
1317:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Check the parameters */
 2643              		.loc 1 1317 3 view .LVU874
1319:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   assert_param(IS_TIM_FORCED_ACTION(TIM_ForcedAction));
 2644              		.loc 1 1319 3 view .LVU875
1320:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   tmpccmr1 = TIMx->CCMR1;
 2645              		.loc 1 1320 3 view .LVU876
1321:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Reset the OC1M Bits */
 2646              		.loc 1 1321 3 view .LVU877
1321:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Reset the OC1M Bits */
 2647              		.loc 1 1321 12 is_stmt 0 view .LVU878
 2648 0000 038B     		ldrh	r3, [r0, #24]
 2649 0002 9BB2     		uxth	r3, r3
 2650              	.LVL279:
1323:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Configure The Forced output Mode */
 2651              		.loc 1 1323 3 is_stmt 1 view .LVU879
1323:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Configure The Forced output Mode */
 2652              		.loc 1 1323 12 is_stmt 0 view .LVU880
 2653 0004 23F07003 		bic	r3, r3, #112
 2654              	.LVL280:
1325:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Write to TIMx CCMR1 register */
 2655              		.loc 1 1325 3 is_stmt 1 view .LVU881
1325:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Write to TIMx CCMR1 register */
 2656              		.loc 1 1325 12 is_stmt 0 view .LVU882
 2657 0008 0B43     		orrs	r3, r3, r1
 2658              	.LVL281:
1327:../stm32f10x_fwlib/src/stm32f10x_tim.c **** }
 2659              		.loc 1 1327 3 is_stmt 1 view .LVU883
1327:../stm32f10x_fwlib/src/stm32f10x_tim.c **** }
 2660              		.loc 1 1327 15 is_stmt 0 view .LVU884
 2661 000a 0383     		strh	r3, [r0, #24]	@ movhi
1328:../stm32f10x_fwlib/src/stm32f10x_tim.c **** 
 2662              		.loc 1 1328 1 view .LVU885
 2663 000c 7047     		bx	lr
 2664              		.cfi_endproc
 2665              	.LFE58:
 2667              		.section	.text.TIM_ForcedOC2Config,"ax",%progbits
 2668              		.align	1
 2669              		.global	TIM_ForcedOC2Config
 2670              		.syntax unified
 2671              		.thumb
ARM GAS  C:\Users\28470\AppData\Local\Temp\ccXqX3Ed.s 			page 110


 2672              		.thumb_func
 2674              	TIM_ForcedOC2Config:
 2675              	.LVL282:
 2676              	.LFB59:
1340:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   uint16_t tmpccmr1 = 0;
 2677              		.loc 1 1340 1 is_stmt 1 view -0
 2678              		.cfi_startproc
 2679              		@ args = 0, pretend = 0, frame = 0
 2680              		@ frame_needed = 0, uses_anonymous_args = 0
 2681              		@ link register save eliminated.
1341:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Check the parameters */
 2682              		.loc 1 1341 3 view .LVU887
1343:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   assert_param(IS_TIM_FORCED_ACTION(TIM_ForcedAction));
 2683              		.loc 1 1343 3 view .LVU888
1344:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   tmpccmr1 = TIMx->CCMR1;
 2684              		.loc 1 1344 3 view .LVU889
1345:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Reset the OC2M Bits */
 2685              		.loc 1 1345 3 view .LVU890
1345:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Reset the OC2M Bits */
 2686              		.loc 1 1345 12 is_stmt 0 view .LVU891
 2687 0000 038B     		ldrh	r3, [r0, #24]
 2688 0002 9BB2     		uxth	r3, r3
 2689              	.LVL283:
1347:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Configure The Forced output Mode */
 2690              		.loc 1 1347 3 is_stmt 1 view .LVU892
1347:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Configure The Forced output Mode */
 2691              		.loc 1 1347 12 is_stmt 0 view .LVU893
 2692 0004 23F4E043 		bic	r3, r3, #28672
 2693              	.LVL284:
1349:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Write to TIMx CCMR1 register */
 2694              		.loc 1 1349 3 is_stmt 1 view .LVU894
1349:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Write to TIMx CCMR1 register */
 2695              		.loc 1 1349 15 is_stmt 0 view .LVU895
 2696 0008 0902     		lsls	r1, r1, #8
 2697              	.LVL285:
1349:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Write to TIMx CCMR1 register */
 2698              		.loc 1 1349 15 view .LVU896
 2699 000a 89B2     		uxth	r1, r1
1349:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Write to TIMx CCMR1 register */
 2700              		.loc 1 1349 12 view .LVU897
 2701 000c 0B43     		orrs	r3, r3, r1
 2702              	.LVL286:
1351:../stm32f10x_fwlib/src/stm32f10x_tim.c **** }
 2703              		.loc 1 1351 3 is_stmt 1 view .LVU898
1351:../stm32f10x_fwlib/src/stm32f10x_tim.c **** }
 2704              		.loc 1 1351 15 is_stmt 0 view .LVU899
 2705 000e 0383     		strh	r3, [r0, #24]	@ movhi
1352:../stm32f10x_fwlib/src/stm32f10x_tim.c **** 
 2706              		.loc 1 1352 1 view .LVU900
 2707 0010 7047     		bx	lr
 2708              		.cfi_endproc
 2709              	.LFE59:
 2711              		.section	.text.TIM_ForcedOC3Config,"ax",%progbits
 2712              		.align	1
 2713              		.global	TIM_ForcedOC3Config
 2714              		.syntax unified
 2715              		.thumb
ARM GAS  C:\Users\28470\AppData\Local\Temp\ccXqX3Ed.s 			page 111


 2716              		.thumb_func
 2718              	TIM_ForcedOC3Config:
 2719              	.LVL287:
 2720              	.LFB60:
1364:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   uint16_t tmpccmr2 = 0;
 2721              		.loc 1 1364 1 is_stmt 1 view -0
 2722              		.cfi_startproc
 2723              		@ args = 0, pretend = 0, frame = 0
 2724              		@ frame_needed = 0, uses_anonymous_args = 0
 2725              		@ link register save eliminated.
1365:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Check the parameters */
 2726              		.loc 1 1365 3 view .LVU902
1367:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   assert_param(IS_TIM_FORCED_ACTION(TIM_ForcedAction));
 2727              		.loc 1 1367 3 view .LVU903
1368:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   tmpccmr2 = TIMx->CCMR2;
 2728              		.loc 1 1368 3 view .LVU904
1369:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Reset the OC1M Bits */
 2729              		.loc 1 1369 3 view .LVU905
1369:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Reset the OC1M Bits */
 2730              		.loc 1 1369 12 is_stmt 0 view .LVU906
 2731 0000 838B     		ldrh	r3, [r0, #28]
 2732 0002 9BB2     		uxth	r3, r3
 2733              	.LVL288:
1371:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Configure The Forced output Mode */
 2734              		.loc 1 1371 3 is_stmt 1 view .LVU907
1371:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Configure The Forced output Mode */
 2735              		.loc 1 1371 12 is_stmt 0 view .LVU908
 2736 0004 23F07003 		bic	r3, r3, #112
 2737              	.LVL289:
1373:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Write to TIMx CCMR2 register */
 2738              		.loc 1 1373 3 is_stmt 1 view .LVU909
1373:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Write to TIMx CCMR2 register */
 2739              		.loc 1 1373 12 is_stmt 0 view .LVU910
 2740 0008 0B43     		orrs	r3, r3, r1
 2741              	.LVL290:
1375:../stm32f10x_fwlib/src/stm32f10x_tim.c **** }
 2742              		.loc 1 1375 3 is_stmt 1 view .LVU911
1375:../stm32f10x_fwlib/src/stm32f10x_tim.c **** }
 2743              		.loc 1 1375 15 is_stmt 0 view .LVU912
 2744 000a 8383     		strh	r3, [r0, #28]	@ movhi
1376:../stm32f10x_fwlib/src/stm32f10x_tim.c **** 
 2745              		.loc 1 1376 1 view .LVU913
 2746 000c 7047     		bx	lr
 2747              		.cfi_endproc
 2748              	.LFE60:
 2750              		.section	.text.TIM_ForcedOC4Config,"ax",%progbits
 2751              		.align	1
 2752              		.global	TIM_ForcedOC4Config
 2753              		.syntax unified
 2754              		.thumb
 2755              		.thumb_func
 2757              	TIM_ForcedOC4Config:
 2758              	.LVL291:
 2759              	.LFB61:
1388:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   uint16_t tmpccmr2 = 0;
 2760              		.loc 1 1388 1 is_stmt 1 view -0
 2761              		.cfi_startproc
ARM GAS  C:\Users\28470\AppData\Local\Temp\ccXqX3Ed.s 			page 112


 2762              		@ args = 0, pretend = 0, frame = 0
 2763              		@ frame_needed = 0, uses_anonymous_args = 0
 2764              		@ link register save eliminated.
1389:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Check the parameters */
 2765              		.loc 1 1389 3 view .LVU915
1391:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   assert_param(IS_TIM_FORCED_ACTION(TIM_ForcedAction));
 2766              		.loc 1 1391 3 view .LVU916
1392:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   tmpccmr2 = TIMx->CCMR2;
 2767              		.loc 1 1392 3 view .LVU917
1393:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Reset the OC2M Bits */
 2768              		.loc 1 1393 3 view .LVU918
1393:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Reset the OC2M Bits */
 2769              		.loc 1 1393 12 is_stmt 0 view .LVU919
 2770 0000 838B     		ldrh	r3, [r0, #28]
 2771 0002 9BB2     		uxth	r3, r3
 2772              	.LVL292:
1395:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Configure The Forced output Mode */
 2773              		.loc 1 1395 3 is_stmt 1 view .LVU920
1395:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Configure The Forced output Mode */
 2774              		.loc 1 1395 12 is_stmt 0 view .LVU921
 2775 0004 23F4E043 		bic	r3, r3, #28672
 2776              	.LVL293:
1397:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Write to TIMx CCMR2 register */
 2777              		.loc 1 1397 3 is_stmt 1 view .LVU922
1397:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Write to TIMx CCMR2 register */
 2778              		.loc 1 1397 15 is_stmt 0 view .LVU923
 2779 0008 0902     		lsls	r1, r1, #8
 2780              	.LVL294:
1397:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Write to TIMx CCMR2 register */
 2781              		.loc 1 1397 15 view .LVU924
 2782 000a 89B2     		uxth	r1, r1
1397:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Write to TIMx CCMR2 register */
 2783              		.loc 1 1397 12 view .LVU925
 2784 000c 0B43     		orrs	r3, r3, r1
 2785              	.LVL295:
1399:../stm32f10x_fwlib/src/stm32f10x_tim.c **** }
 2786              		.loc 1 1399 3 is_stmt 1 view .LVU926
1399:../stm32f10x_fwlib/src/stm32f10x_tim.c **** }
 2787              		.loc 1 1399 15 is_stmt 0 view .LVU927
 2788 000e 8383     		strh	r3, [r0, #28]	@ movhi
1400:../stm32f10x_fwlib/src/stm32f10x_tim.c **** 
 2789              		.loc 1 1400 1 view .LVU928
 2790 0010 7047     		bx	lr
 2791              		.cfi_endproc
 2792              	.LFE61:
 2794              		.section	.text.TIM_ARRPreloadConfig,"ax",%progbits
 2795              		.align	1
 2796              		.global	TIM_ARRPreloadConfig
 2797              		.syntax unified
 2798              		.thumb
 2799              		.thumb_func
 2801              	TIM_ARRPreloadConfig:
 2802              	.LVL296:
 2803              	.LFB62:
1410:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Check the parameters */
 2804              		.loc 1 1410 1 is_stmt 1 view -0
 2805              		.cfi_startproc
ARM GAS  C:\Users\28470\AppData\Local\Temp\ccXqX3Ed.s 			page 113


 2806              		@ args = 0, pretend = 0, frame = 0
 2807              		@ frame_needed = 0, uses_anonymous_args = 0
 2808              		@ link register save eliminated.
1412:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 2809              		.loc 1 1412 3 view .LVU930
1413:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   if (NewState != DISABLE)
 2810              		.loc 1 1413 3 view .LVU931
1414:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   {
 2811              		.loc 1 1414 3 view .LVU932
1414:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   {
 2812              		.loc 1 1414 6 is_stmt 0 view .LVU933
 2813 0000 29B1     		cbz	r1, .L141
1417:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   }
 2814              		.loc 1 1417 5 is_stmt 1 view .LVU934
1417:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   }
 2815              		.loc 1 1417 15 is_stmt 0 view .LVU935
 2816 0002 0388     		ldrh	r3, [r0]
 2817 0004 9BB2     		uxth	r3, r3
 2818 0006 43F08003 		orr	r3, r3, #128
 2819 000a 0380     		strh	r3, [r0]	@ movhi
 2820 000c 7047     		bx	lr
 2821              	.L141:
1422:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   }
 2822              		.loc 1 1422 5 is_stmt 1 view .LVU936
1422:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   }
 2823              		.loc 1 1422 15 is_stmt 0 view .LVU937
 2824 000e 0388     		ldrh	r3, [r0]
 2825 0010 9BB2     		uxth	r3, r3
 2826 0012 23F08003 		bic	r3, r3, #128
 2827 0016 9BB2     		uxth	r3, r3
 2828 0018 0380     		strh	r3, [r0]	@ movhi
1424:../stm32f10x_fwlib/src/stm32f10x_tim.c **** 
 2829              		.loc 1 1424 1 view .LVU938
 2830 001a 7047     		bx	lr
 2831              		.cfi_endproc
 2832              	.LFE62:
 2834              		.section	.text.TIM_SelectCOM,"ax",%progbits
 2835              		.align	1
 2836              		.global	TIM_SelectCOM
 2837              		.syntax unified
 2838              		.thumb
 2839              		.thumb_func
 2841              	TIM_SelectCOM:
 2842              	.LVL297:
 2843              	.LFB63:
1434:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Check the parameters */
 2844              		.loc 1 1434 1 is_stmt 1 view -0
 2845              		.cfi_startproc
 2846              		@ args = 0, pretend = 0, frame = 0
 2847              		@ frame_needed = 0, uses_anonymous_args = 0
 2848              		@ link register save eliminated.
1436:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 2849              		.loc 1 1436 3 view .LVU940
1437:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   if (NewState != DISABLE)
 2850              		.loc 1 1437 3 view .LVU941
1438:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   {
 2851              		.loc 1 1438 3 view .LVU942
ARM GAS  C:\Users\28470\AppData\Local\Temp\ccXqX3Ed.s 			page 114


1438:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   {
 2852              		.loc 1 1438 6 is_stmt 0 view .LVU943
 2853 0000 29B1     		cbz	r1, .L144
1441:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   }
 2854              		.loc 1 1441 5 is_stmt 1 view .LVU944
1441:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   }
 2855              		.loc 1 1441 15 is_stmt 0 view .LVU945
 2856 0002 8388     		ldrh	r3, [r0, #4]
 2857 0004 9BB2     		uxth	r3, r3
 2858 0006 43F00403 		orr	r3, r3, #4
 2859 000a 8380     		strh	r3, [r0, #4]	@ movhi
 2860 000c 7047     		bx	lr
 2861              	.L144:
1446:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   }
 2862              		.loc 1 1446 5 is_stmt 1 view .LVU946
1446:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   }
 2863              		.loc 1 1446 15 is_stmt 0 view .LVU947
 2864 000e 8388     		ldrh	r3, [r0, #4]
 2865 0010 9BB2     		uxth	r3, r3
 2866 0012 23F00403 		bic	r3, r3, #4
 2867 0016 9BB2     		uxth	r3, r3
 2868 0018 8380     		strh	r3, [r0, #4]	@ movhi
1448:../stm32f10x_fwlib/src/stm32f10x_tim.c **** 
 2869              		.loc 1 1448 1 view .LVU948
 2870 001a 7047     		bx	lr
 2871              		.cfi_endproc
 2872              	.LFE63:
 2874              		.section	.text.TIM_SelectCCDMA,"ax",%progbits
 2875              		.align	1
 2876              		.global	TIM_SelectCCDMA
 2877              		.syntax unified
 2878              		.thumb
 2879              		.thumb_func
 2881              	TIM_SelectCCDMA:
 2882              	.LVL298:
 2883              	.LFB64:
1459:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Check the parameters */
 2884              		.loc 1 1459 1 is_stmt 1 view -0
 2885              		.cfi_startproc
 2886              		@ args = 0, pretend = 0, frame = 0
 2887              		@ frame_needed = 0, uses_anonymous_args = 0
 2888              		@ link register save eliminated.
1461:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 2889              		.loc 1 1461 3 view .LVU950
1462:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   if (NewState != DISABLE)
 2890              		.loc 1 1462 3 view .LVU951
1463:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   {
 2891              		.loc 1 1463 3 view .LVU952
1463:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   {
 2892              		.loc 1 1463 6 is_stmt 0 view .LVU953
 2893 0000 29B1     		cbz	r1, .L147
1466:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   }
 2894              		.loc 1 1466 5 is_stmt 1 view .LVU954
1466:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   }
 2895              		.loc 1 1466 15 is_stmt 0 view .LVU955
 2896 0002 8388     		ldrh	r3, [r0, #4]
 2897 0004 9BB2     		uxth	r3, r3
ARM GAS  C:\Users\28470\AppData\Local\Temp\ccXqX3Ed.s 			page 115


 2898 0006 43F00803 		orr	r3, r3, #8
 2899 000a 8380     		strh	r3, [r0, #4]	@ movhi
 2900 000c 7047     		bx	lr
 2901              	.L147:
1471:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   }
 2902              		.loc 1 1471 5 is_stmt 1 view .LVU956
1471:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   }
 2903              		.loc 1 1471 15 is_stmt 0 view .LVU957
 2904 000e 8388     		ldrh	r3, [r0, #4]
 2905 0010 9BB2     		uxth	r3, r3
 2906 0012 23F00803 		bic	r3, r3, #8
 2907 0016 9BB2     		uxth	r3, r3
 2908 0018 8380     		strh	r3, [r0, #4]	@ movhi
1473:../stm32f10x_fwlib/src/stm32f10x_tim.c **** 
 2909              		.loc 1 1473 1 view .LVU958
 2910 001a 7047     		bx	lr
 2911              		.cfi_endproc
 2912              	.LFE64:
 2914              		.section	.text.TIM_CCPreloadControl,"ax",%progbits
 2915              		.align	1
 2916              		.global	TIM_CCPreloadControl
 2917              		.syntax unified
 2918              		.thumb
 2919              		.thumb_func
 2921              	TIM_CCPreloadControl:
 2922              	.LVL299:
 2923              	.LFB65:
1484:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Check the parameters */
 2924              		.loc 1 1484 1 is_stmt 1 view -0
 2925              		.cfi_startproc
 2926              		@ args = 0, pretend = 0, frame = 0
 2927              		@ frame_needed = 0, uses_anonymous_args = 0
 2928              		@ link register save eliminated.
1486:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 2929              		.loc 1 1486 3 view .LVU960
1487:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   if (NewState != DISABLE)
 2930              		.loc 1 1487 3 view .LVU961
1488:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   {
 2931              		.loc 1 1488 3 view .LVU962
1488:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   {
 2932              		.loc 1 1488 6 is_stmt 0 view .LVU963
 2933 0000 29B1     		cbz	r1, .L150
1491:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   }
 2934              		.loc 1 1491 5 is_stmt 1 view .LVU964
1491:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   }
 2935              		.loc 1 1491 15 is_stmt 0 view .LVU965
 2936 0002 8388     		ldrh	r3, [r0, #4]
 2937 0004 9BB2     		uxth	r3, r3
 2938 0006 43F00103 		orr	r3, r3, #1
 2939 000a 8380     		strh	r3, [r0, #4]	@ movhi
 2940 000c 7047     		bx	lr
 2941              	.L150:
1496:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   }
 2942              		.loc 1 1496 5 is_stmt 1 view .LVU966
1496:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   }
 2943              		.loc 1 1496 15 is_stmt 0 view .LVU967
 2944 000e 8388     		ldrh	r3, [r0, #4]
ARM GAS  C:\Users\28470\AppData\Local\Temp\ccXqX3Ed.s 			page 116


 2945 0010 9BB2     		uxth	r3, r3
 2946 0012 23F00103 		bic	r3, r3, #1
 2947 0016 9BB2     		uxth	r3, r3
 2948 0018 8380     		strh	r3, [r0, #4]	@ movhi
1498:../stm32f10x_fwlib/src/stm32f10x_tim.c **** 
 2949              		.loc 1 1498 1 view .LVU968
 2950 001a 7047     		bx	lr
 2951              		.cfi_endproc
 2952              	.LFE65:
 2954              		.section	.text.TIM_OC1PreloadConfig,"ax",%progbits
 2955              		.align	1
 2956              		.global	TIM_OC1PreloadConfig
 2957              		.syntax unified
 2958              		.thumb
 2959              		.thumb_func
 2961              	TIM_OC1PreloadConfig:
 2962              	.LVL300:
 2963              	.LFB66:
1510:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   uint16_t tmpccmr1 = 0;
 2964              		.loc 1 1510 1 is_stmt 1 view -0
 2965              		.cfi_startproc
 2966              		@ args = 0, pretend = 0, frame = 0
 2967              		@ frame_needed = 0, uses_anonymous_args = 0
 2968              		@ link register save eliminated.
1511:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Check the parameters */
 2969              		.loc 1 1511 3 view .LVU970
1513:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));
 2970              		.loc 1 1513 3 view .LVU971
1514:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   tmpccmr1 = TIMx->CCMR1;
 2971              		.loc 1 1514 3 view .LVU972
1515:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Reset the OC1PE Bit */
 2972              		.loc 1 1515 3 view .LVU973
1515:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Reset the OC1PE Bit */
 2973              		.loc 1 1515 12 is_stmt 0 view .LVU974
 2974 0000 038B     		ldrh	r3, [r0, #24]
 2975 0002 9BB2     		uxth	r3, r3
 2976              	.LVL301:
1517:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Enable or Disable the Output Compare Preload feature */
 2977              		.loc 1 1517 3 is_stmt 1 view .LVU975
1517:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Enable or Disable the Output Compare Preload feature */
 2978              		.loc 1 1517 12 is_stmt 0 view .LVU976
 2979 0004 23F00803 		bic	r3, r3, #8
 2980              	.LVL302:
1519:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Write to TIMx CCMR1 register */
 2981              		.loc 1 1519 3 is_stmt 1 view .LVU977
1519:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Write to TIMx CCMR1 register */
 2982              		.loc 1 1519 12 is_stmt 0 view .LVU978
 2983 0008 0B43     		orrs	r3, r3, r1
 2984              	.LVL303:
1521:../stm32f10x_fwlib/src/stm32f10x_tim.c **** }
 2985              		.loc 1 1521 3 is_stmt 1 view .LVU979
1521:../stm32f10x_fwlib/src/stm32f10x_tim.c **** }
 2986              		.loc 1 1521 15 is_stmt 0 view .LVU980
 2987 000a 0383     		strh	r3, [r0, #24]	@ movhi
1522:../stm32f10x_fwlib/src/stm32f10x_tim.c **** 
 2988              		.loc 1 1522 1 view .LVU981
 2989 000c 7047     		bx	lr
ARM GAS  C:\Users\28470\AppData\Local\Temp\ccXqX3Ed.s 			page 117


 2990              		.cfi_endproc
 2991              	.LFE66:
 2993              		.section	.text.TIM_OC2PreloadConfig,"ax",%progbits
 2994              		.align	1
 2995              		.global	TIM_OC2PreloadConfig
 2996              		.syntax unified
 2997              		.thumb
 2998              		.thumb_func
 3000              	TIM_OC2PreloadConfig:
 3001              	.LVL304:
 3002              	.LFB67:
1535:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   uint16_t tmpccmr1 = 0;
 3003              		.loc 1 1535 1 is_stmt 1 view -0
 3004              		.cfi_startproc
 3005              		@ args = 0, pretend = 0, frame = 0
 3006              		@ frame_needed = 0, uses_anonymous_args = 0
 3007              		@ link register save eliminated.
1536:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Check the parameters */
 3008              		.loc 1 1536 3 view .LVU983
1538:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));
 3009              		.loc 1 1538 3 view .LVU984
1539:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   tmpccmr1 = TIMx->CCMR1;
 3010              		.loc 1 1539 3 view .LVU985
1540:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Reset the OC2PE Bit */
 3011              		.loc 1 1540 3 view .LVU986
1540:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Reset the OC2PE Bit */
 3012              		.loc 1 1540 12 is_stmt 0 view .LVU987
 3013 0000 038B     		ldrh	r3, [r0, #24]
 3014 0002 9BB2     		uxth	r3, r3
 3015              	.LVL305:
1542:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Enable or Disable the Output Compare Preload feature */
 3016              		.loc 1 1542 3 is_stmt 1 view .LVU988
1542:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Enable or Disable the Output Compare Preload feature */
 3017              		.loc 1 1542 12 is_stmt 0 view .LVU989
 3018 0004 23F40063 		bic	r3, r3, #2048
 3019              	.LVL306:
1544:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Write to TIMx CCMR1 register */
 3020              		.loc 1 1544 3 is_stmt 1 view .LVU990
1544:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Write to TIMx CCMR1 register */
 3021              		.loc 1 1544 15 is_stmt 0 view .LVU991
 3022 0008 0902     		lsls	r1, r1, #8
 3023              	.LVL307:
1544:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Write to TIMx CCMR1 register */
 3024              		.loc 1 1544 15 view .LVU992
 3025 000a 89B2     		uxth	r1, r1
1544:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Write to TIMx CCMR1 register */
 3026              		.loc 1 1544 12 view .LVU993
 3027 000c 0B43     		orrs	r3, r3, r1
 3028              	.LVL308:
1546:../stm32f10x_fwlib/src/stm32f10x_tim.c **** }
 3029              		.loc 1 1546 3 is_stmt 1 view .LVU994
1546:../stm32f10x_fwlib/src/stm32f10x_tim.c **** }
 3030              		.loc 1 1546 15 is_stmt 0 view .LVU995
 3031 000e 0383     		strh	r3, [r0, #24]	@ movhi
1547:../stm32f10x_fwlib/src/stm32f10x_tim.c **** 
 3032              		.loc 1 1547 1 view .LVU996
 3033 0010 7047     		bx	lr
ARM GAS  C:\Users\28470\AppData\Local\Temp\ccXqX3Ed.s 			page 118


 3034              		.cfi_endproc
 3035              	.LFE67:
 3037              		.section	.text.TIM_OC3PreloadConfig,"ax",%progbits
 3038              		.align	1
 3039              		.global	TIM_OC3PreloadConfig
 3040              		.syntax unified
 3041              		.thumb
 3042              		.thumb_func
 3044              	TIM_OC3PreloadConfig:
 3045              	.LVL309:
 3046              	.LFB68:
1559:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   uint16_t tmpccmr2 = 0;
 3047              		.loc 1 1559 1 is_stmt 1 view -0
 3048              		.cfi_startproc
 3049              		@ args = 0, pretend = 0, frame = 0
 3050              		@ frame_needed = 0, uses_anonymous_args = 0
 3051              		@ link register save eliminated.
1560:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Check the parameters */
 3052              		.loc 1 1560 3 view .LVU998
1562:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));
 3053              		.loc 1 1562 3 view .LVU999
1563:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   tmpccmr2 = TIMx->CCMR2;
 3054              		.loc 1 1563 3 view .LVU1000
1564:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Reset the OC3PE Bit */
 3055              		.loc 1 1564 3 view .LVU1001
1564:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Reset the OC3PE Bit */
 3056              		.loc 1 1564 12 is_stmt 0 view .LVU1002
 3057 0000 838B     		ldrh	r3, [r0, #28]
 3058 0002 9BB2     		uxth	r3, r3
 3059              	.LVL310:
1566:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Enable or Disable the Output Compare Preload feature */
 3060              		.loc 1 1566 3 is_stmt 1 view .LVU1003
1566:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Enable or Disable the Output Compare Preload feature */
 3061              		.loc 1 1566 12 is_stmt 0 view .LVU1004
 3062 0004 23F00803 		bic	r3, r3, #8
 3063              	.LVL311:
1568:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Write to TIMx CCMR2 register */
 3064              		.loc 1 1568 3 is_stmt 1 view .LVU1005
1568:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Write to TIMx CCMR2 register */
 3065              		.loc 1 1568 12 is_stmt 0 view .LVU1006
 3066 0008 0B43     		orrs	r3, r3, r1
 3067              	.LVL312:
1570:../stm32f10x_fwlib/src/stm32f10x_tim.c **** }
 3068              		.loc 1 1570 3 is_stmt 1 view .LVU1007
1570:../stm32f10x_fwlib/src/stm32f10x_tim.c **** }
 3069              		.loc 1 1570 15 is_stmt 0 view .LVU1008
 3070 000a 8383     		strh	r3, [r0, #28]	@ movhi
1571:../stm32f10x_fwlib/src/stm32f10x_tim.c **** 
 3071              		.loc 1 1571 1 view .LVU1009
 3072 000c 7047     		bx	lr
 3073              		.cfi_endproc
 3074              	.LFE68:
 3076              		.section	.text.TIM_OC4PreloadConfig,"ax",%progbits
 3077              		.align	1
 3078              		.global	TIM_OC4PreloadConfig
 3079              		.syntax unified
 3080              		.thumb
ARM GAS  C:\Users\28470\AppData\Local\Temp\ccXqX3Ed.s 			page 119


 3081              		.thumb_func
 3083              	TIM_OC4PreloadConfig:
 3084              	.LVL313:
 3085              	.LFB69:
1583:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   uint16_t tmpccmr2 = 0;
 3086              		.loc 1 1583 1 is_stmt 1 view -0
 3087              		.cfi_startproc
 3088              		@ args = 0, pretend = 0, frame = 0
 3089              		@ frame_needed = 0, uses_anonymous_args = 0
 3090              		@ link register save eliminated.
1584:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Check the parameters */
 3091              		.loc 1 1584 3 view .LVU1011
1586:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   assert_param(IS_TIM_OCPRELOAD_STATE(TIM_OCPreload));
 3092              		.loc 1 1586 3 view .LVU1012
1587:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   tmpccmr2 = TIMx->CCMR2;
 3093              		.loc 1 1587 3 view .LVU1013
1588:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Reset the OC4PE Bit */
 3094              		.loc 1 1588 3 view .LVU1014
1588:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Reset the OC4PE Bit */
 3095              		.loc 1 1588 12 is_stmt 0 view .LVU1015
 3096 0000 838B     		ldrh	r3, [r0, #28]
 3097 0002 9BB2     		uxth	r3, r3
 3098              	.LVL314:
1590:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Enable or Disable the Output Compare Preload feature */
 3099              		.loc 1 1590 3 is_stmt 1 view .LVU1016
1590:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Enable or Disable the Output Compare Preload feature */
 3100              		.loc 1 1590 12 is_stmt 0 view .LVU1017
 3101 0004 23F40063 		bic	r3, r3, #2048
 3102              	.LVL315:
1592:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Write to TIMx CCMR2 register */
 3103              		.loc 1 1592 3 is_stmt 1 view .LVU1018
1592:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Write to TIMx CCMR2 register */
 3104              		.loc 1 1592 15 is_stmt 0 view .LVU1019
 3105 0008 0902     		lsls	r1, r1, #8
 3106              	.LVL316:
1592:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Write to TIMx CCMR2 register */
 3107              		.loc 1 1592 15 view .LVU1020
 3108 000a 89B2     		uxth	r1, r1
1592:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Write to TIMx CCMR2 register */
 3109              		.loc 1 1592 12 view .LVU1021
 3110 000c 0B43     		orrs	r3, r3, r1
 3111              	.LVL317:
1594:../stm32f10x_fwlib/src/stm32f10x_tim.c **** }
 3112              		.loc 1 1594 3 is_stmt 1 view .LVU1022
1594:../stm32f10x_fwlib/src/stm32f10x_tim.c **** }
 3113              		.loc 1 1594 15 is_stmt 0 view .LVU1023
 3114 000e 8383     		strh	r3, [r0, #28]	@ movhi
1595:../stm32f10x_fwlib/src/stm32f10x_tim.c **** 
 3115              		.loc 1 1595 1 view .LVU1024
 3116 0010 7047     		bx	lr
 3117              		.cfi_endproc
 3118              	.LFE69:
 3120              		.section	.text.TIM_OC1FastConfig,"ax",%progbits
 3121              		.align	1
 3122              		.global	TIM_OC1FastConfig
 3123              		.syntax unified
 3124              		.thumb
ARM GAS  C:\Users\28470\AppData\Local\Temp\ccXqX3Ed.s 			page 120


 3125              		.thumb_func
 3127              	TIM_OC1FastConfig:
 3128              	.LVL318:
 3129              	.LFB70:
1607:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   uint16_t tmpccmr1 = 0;
 3130              		.loc 1 1607 1 is_stmt 1 view -0
 3131              		.cfi_startproc
 3132              		@ args = 0, pretend = 0, frame = 0
 3133              		@ frame_needed = 0, uses_anonymous_args = 0
 3134              		@ link register save eliminated.
1608:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Check the parameters */
 3135              		.loc 1 1608 3 view .LVU1026
1610:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   assert_param(IS_TIM_OCFAST_STATE(TIM_OCFast));
 3136              		.loc 1 1610 3 view .LVU1027
1611:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Get the TIMx CCMR1 register value */
 3137              		.loc 1 1611 3 view .LVU1028
1613:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Reset the OC1FE Bit */
 3138              		.loc 1 1613 3 view .LVU1029
1613:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Reset the OC1FE Bit */
 3139              		.loc 1 1613 12 is_stmt 0 view .LVU1030
 3140 0000 038B     		ldrh	r3, [r0, #24]
 3141 0002 9BB2     		uxth	r3, r3
 3142              	.LVL319:
1615:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Enable or Disable the Output Compare Fast Bit */
 3143              		.loc 1 1615 3 is_stmt 1 view .LVU1031
1615:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Enable or Disable the Output Compare Fast Bit */
 3144              		.loc 1 1615 12 is_stmt 0 view .LVU1032
 3145 0004 23F00403 		bic	r3, r3, #4
 3146              	.LVL320:
1617:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Write to TIMx CCMR1 */
 3147              		.loc 1 1617 3 is_stmt 1 view .LVU1033
1617:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Write to TIMx CCMR1 */
 3148              		.loc 1 1617 12 is_stmt 0 view .LVU1034
 3149 0008 0B43     		orrs	r3, r3, r1
 3150              	.LVL321:
1619:../stm32f10x_fwlib/src/stm32f10x_tim.c **** }
 3151              		.loc 1 1619 3 is_stmt 1 view .LVU1035
1619:../stm32f10x_fwlib/src/stm32f10x_tim.c **** }
 3152              		.loc 1 1619 15 is_stmt 0 view .LVU1036
 3153 000a 0383     		strh	r3, [r0, #24]	@ movhi
1620:../stm32f10x_fwlib/src/stm32f10x_tim.c **** 
 3154              		.loc 1 1620 1 view .LVU1037
 3155 000c 7047     		bx	lr
 3156              		.cfi_endproc
 3157              	.LFE70:
 3159              		.section	.text.TIM_OC2FastConfig,"ax",%progbits
 3160              		.align	1
 3161              		.global	TIM_OC2FastConfig
 3162              		.syntax unified
 3163              		.thumb
 3164              		.thumb_func
 3166              	TIM_OC2FastConfig:
 3167              	.LVL322:
 3168              	.LFB71:
1633:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   uint16_t tmpccmr1 = 0;
 3169              		.loc 1 1633 1 is_stmt 1 view -0
 3170              		.cfi_startproc
ARM GAS  C:\Users\28470\AppData\Local\Temp\ccXqX3Ed.s 			page 121


 3171              		@ args = 0, pretend = 0, frame = 0
 3172              		@ frame_needed = 0, uses_anonymous_args = 0
 3173              		@ link register save eliminated.
1634:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Check the parameters */
 3174              		.loc 1 1634 3 view .LVU1039
1636:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   assert_param(IS_TIM_OCFAST_STATE(TIM_OCFast));
 3175              		.loc 1 1636 3 view .LVU1040
1637:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Get the TIMx CCMR1 register value */
 3176              		.loc 1 1637 3 view .LVU1041
1639:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Reset the OC2FE Bit */
 3177              		.loc 1 1639 3 view .LVU1042
1639:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Reset the OC2FE Bit */
 3178              		.loc 1 1639 12 is_stmt 0 view .LVU1043
 3179 0000 038B     		ldrh	r3, [r0, #24]
 3180 0002 9BB2     		uxth	r3, r3
 3181              	.LVL323:
1641:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Enable or Disable the Output Compare Fast Bit */
 3182              		.loc 1 1641 3 is_stmt 1 view .LVU1044
1641:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Enable or Disable the Output Compare Fast Bit */
 3183              		.loc 1 1641 12 is_stmt 0 view .LVU1045
 3184 0004 23F48063 		bic	r3, r3, #1024
 3185              	.LVL324:
1643:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Write to TIMx CCMR1 */
 3186              		.loc 1 1643 3 is_stmt 1 view .LVU1046
1643:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Write to TIMx CCMR1 */
 3187              		.loc 1 1643 15 is_stmt 0 view .LVU1047
 3188 0008 0902     		lsls	r1, r1, #8
 3189              	.LVL325:
1643:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Write to TIMx CCMR1 */
 3190              		.loc 1 1643 15 view .LVU1048
 3191 000a 89B2     		uxth	r1, r1
1643:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Write to TIMx CCMR1 */
 3192              		.loc 1 1643 12 view .LVU1049
 3193 000c 0B43     		orrs	r3, r3, r1
 3194              	.LVL326:
1645:../stm32f10x_fwlib/src/stm32f10x_tim.c **** }
 3195              		.loc 1 1645 3 is_stmt 1 view .LVU1050
1645:../stm32f10x_fwlib/src/stm32f10x_tim.c **** }
 3196              		.loc 1 1645 15 is_stmt 0 view .LVU1051
 3197 000e 0383     		strh	r3, [r0, #24]	@ movhi
1646:../stm32f10x_fwlib/src/stm32f10x_tim.c **** 
 3198              		.loc 1 1646 1 view .LVU1052
 3199 0010 7047     		bx	lr
 3200              		.cfi_endproc
 3201              	.LFE71:
 3203              		.section	.text.TIM_OC3FastConfig,"ax",%progbits
 3204              		.align	1
 3205              		.global	TIM_OC3FastConfig
 3206              		.syntax unified
 3207              		.thumb
 3208              		.thumb_func
 3210              	TIM_OC3FastConfig:
 3211              	.LVL327:
 3212              	.LFB72:
1658:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   uint16_t tmpccmr2 = 0;
 3213              		.loc 1 1658 1 is_stmt 1 view -0
 3214              		.cfi_startproc
ARM GAS  C:\Users\28470\AppData\Local\Temp\ccXqX3Ed.s 			page 122


 3215              		@ args = 0, pretend = 0, frame = 0
 3216              		@ frame_needed = 0, uses_anonymous_args = 0
 3217              		@ link register save eliminated.
1659:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Check the parameters */
 3218              		.loc 1 1659 3 view .LVU1054
1661:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   assert_param(IS_TIM_OCFAST_STATE(TIM_OCFast));
 3219              		.loc 1 1661 3 view .LVU1055
1662:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Get the TIMx CCMR2 register value */
 3220              		.loc 1 1662 3 view .LVU1056
1664:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Reset the OC3FE Bit */
 3221              		.loc 1 1664 3 view .LVU1057
1664:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Reset the OC3FE Bit */
 3222              		.loc 1 1664 12 is_stmt 0 view .LVU1058
 3223 0000 838B     		ldrh	r3, [r0, #28]
 3224 0002 9BB2     		uxth	r3, r3
 3225              	.LVL328:
1666:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Enable or Disable the Output Compare Fast Bit */
 3226              		.loc 1 1666 3 is_stmt 1 view .LVU1059
1666:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Enable or Disable the Output Compare Fast Bit */
 3227              		.loc 1 1666 12 is_stmt 0 view .LVU1060
 3228 0004 23F00403 		bic	r3, r3, #4
 3229              	.LVL329:
1668:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Write to TIMx CCMR2 */
 3230              		.loc 1 1668 3 is_stmt 1 view .LVU1061
1668:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Write to TIMx CCMR2 */
 3231              		.loc 1 1668 12 is_stmt 0 view .LVU1062
 3232 0008 0B43     		orrs	r3, r3, r1
 3233              	.LVL330:
1670:../stm32f10x_fwlib/src/stm32f10x_tim.c **** }
 3234              		.loc 1 1670 3 is_stmt 1 view .LVU1063
1670:../stm32f10x_fwlib/src/stm32f10x_tim.c **** }
 3235              		.loc 1 1670 15 is_stmt 0 view .LVU1064
 3236 000a 8383     		strh	r3, [r0, #28]	@ movhi
1671:../stm32f10x_fwlib/src/stm32f10x_tim.c **** 
 3237              		.loc 1 1671 1 view .LVU1065
 3238 000c 7047     		bx	lr
 3239              		.cfi_endproc
 3240              	.LFE72:
 3242              		.section	.text.TIM_OC4FastConfig,"ax",%progbits
 3243              		.align	1
 3244              		.global	TIM_OC4FastConfig
 3245              		.syntax unified
 3246              		.thumb
 3247              		.thumb_func
 3249              	TIM_OC4FastConfig:
 3250              	.LVL331:
 3251              	.LFB73:
1683:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   uint16_t tmpccmr2 = 0;
 3252              		.loc 1 1683 1 is_stmt 1 view -0
 3253              		.cfi_startproc
 3254              		@ args = 0, pretend = 0, frame = 0
 3255              		@ frame_needed = 0, uses_anonymous_args = 0
 3256              		@ link register save eliminated.
1684:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Check the parameters */
 3257              		.loc 1 1684 3 view .LVU1067
1686:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   assert_param(IS_TIM_OCFAST_STATE(TIM_OCFast));
 3258              		.loc 1 1686 3 view .LVU1068
ARM GAS  C:\Users\28470\AppData\Local\Temp\ccXqX3Ed.s 			page 123


1687:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Get the TIMx CCMR2 register value */
 3259              		.loc 1 1687 3 view .LVU1069
1689:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Reset the OC4FE Bit */
 3260              		.loc 1 1689 3 view .LVU1070
1689:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Reset the OC4FE Bit */
 3261              		.loc 1 1689 12 is_stmt 0 view .LVU1071
 3262 0000 838B     		ldrh	r3, [r0, #28]
 3263 0002 9BB2     		uxth	r3, r3
 3264              	.LVL332:
1691:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Enable or Disable the Output Compare Fast Bit */
 3265              		.loc 1 1691 3 is_stmt 1 view .LVU1072
1691:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Enable or Disable the Output Compare Fast Bit */
 3266              		.loc 1 1691 12 is_stmt 0 view .LVU1073
 3267 0004 23F48063 		bic	r3, r3, #1024
 3268              	.LVL333:
1693:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Write to TIMx CCMR2 */
 3269              		.loc 1 1693 3 is_stmt 1 view .LVU1074
1693:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Write to TIMx CCMR2 */
 3270              		.loc 1 1693 15 is_stmt 0 view .LVU1075
 3271 0008 0902     		lsls	r1, r1, #8
 3272              	.LVL334:
1693:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Write to TIMx CCMR2 */
 3273              		.loc 1 1693 15 view .LVU1076
 3274 000a 89B2     		uxth	r1, r1
1693:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Write to TIMx CCMR2 */
 3275              		.loc 1 1693 12 view .LVU1077
 3276 000c 0B43     		orrs	r3, r3, r1
 3277              	.LVL335:
1695:../stm32f10x_fwlib/src/stm32f10x_tim.c **** }
 3278              		.loc 1 1695 3 is_stmt 1 view .LVU1078
1695:../stm32f10x_fwlib/src/stm32f10x_tim.c **** }
 3279              		.loc 1 1695 15 is_stmt 0 view .LVU1079
 3280 000e 8383     		strh	r3, [r0, #28]	@ movhi
1696:../stm32f10x_fwlib/src/stm32f10x_tim.c **** 
 3281              		.loc 1 1696 1 view .LVU1080
 3282 0010 7047     		bx	lr
 3283              		.cfi_endproc
 3284              	.LFE73:
 3286              		.section	.text.TIM_ClearOC1Ref,"ax",%progbits
 3287              		.align	1
 3288              		.global	TIM_ClearOC1Ref
 3289              		.syntax unified
 3290              		.thumb
 3291              		.thumb_func
 3293              	TIM_ClearOC1Ref:
 3294              	.LVL336:
 3295              	.LFB74:
1708:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   uint16_t tmpccmr1 = 0;
 3296              		.loc 1 1708 1 is_stmt 1 view -0
 3297              		.cfi_startproc
 3298              		@ args = 0, pretend = 0, frame = 0
 3299              		@ frame_needed = 0, uses_anonymous_args = 0
 3300              		@ link register save eliminated.
1709:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Check the parameters */
 3301              		.loc 1 1709 3 view .LVU1082
1711:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   assert_param(IS_TIM_OCCLEAR_STATE(TIM_OCClear));
 3302              		.loc 1 1711 3 view .LVU1083
ARM GAS  C:\Users\28470\AppData\Local\Temp\ccXqX3Ed.s 			page 124


1712:../stm32f10x_fwlib/src/stm32f10x_tim.c **** 
 3303              		.loc 1 1712 3 view .LVU1084
1714:../stm32f10x_fwlib/src/stm32f10x_tim.c **** 
 3304              		.loc 1 1714 3 view .LVU1085
1714:../stm32f10x_fwlib/src/stm32f10x_tim.c **** 
 3305              		.loc 1 1714 12 is_stmt 0 view .LVU1086
 3306 0000 038B     		ldrh	r3, [r0, #24]
 3307 0002 9BB2     		uxth	r3, r3
 3308              	.LVL337:
1717:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Enable or Disable the Output Compare Clear Bit */
 3309              		.loc 1 1717 3 is_stmt 1 view .LVU1087
1717:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Enable or Disable the Output Compare Clear Bit */
 3310              		.loc 1 1717 12 is_stmt 0 view .LVU1088
 3311 0004 23F08003 		bic	r3, r3, #128
 3312              	.LVL338:
1719:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Write to TIMx CCMR1 register */
 3313              		.loc 1 1719 3 is_stmt 1 view .LVU1089
1719:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Write to TIMx CCMR1 register */
 3314              		.loc 1 1719 12 is_stmt 0 view .LVU1090
 3315 0008 0B43     		orrs	r3, r3, r1
 3316              	.LVL339:
1721:../stm32f10x_fwlib/src/stm32f10x_tim.c **** }
 3317              		.loc 1 1721 3 is_stmt 1 view .LVU1091
1721:../stm32f10x_fwlib/src/stm32f10x_tim.c **** }
 3318              		.loc 1 1721 15 is_stmt 0 view .LVU1092
 3319 000a 0383     		strh	r3, [r0, #24]	@ movhi
1722:../stm32f10x_fwlib/src/stm32f10x_tim.c **** 
 3320              		.loc 1 1722 1 view .LVU1093
 3321 000c 7047     		bx	lr
 3322              		.cfi_endproc
 3323              	.LFE74:
 3325              		.section	.text.TIM_ClearOC2Ref,"ax",%progbits
 3326              		.align	1
 3327              		.global	TIM_ClearOC2Ref
 3328              		.syntax unified
 3329              		.thumb
 3330              		.thumb_func
 3332              	TIM_ClearOC2Ref:
 3333              	.LVL340:
 3334              	.LFB75:
1734:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   uint16_t tmpccmr1 = 0;
 3335              		.loc 1 1734 1 is_stmt 1 view -0
 3336              		.cfi_startproc
 3337              		@ args = 0, pretend = 0, frame = 0
 3338              		@ frame_needed = 0, uses_anonymous_args = 0
 3339              		@ link register save eliminated.
1735:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Check the parameters */
 3340              		.loc 1 1735 3 view .LVU1095
1737:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   assert_param(IS_TIM_OCCLEAR_STATE(TIM_OCClear));
 3341              		.loc 1 1737 3 view .LVU1096
1738:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   tmpccmr1 = TIMx->CCMR1;
 3342              		.loc 1 1738 3 view .LVU1097
1739:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Reset the OC2CE Bit */
 3343              		.loc 1 1739 3 view .LVU1098
1739:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Reset the OC2CE Bit */
 3344              		.loc 1 1739 12 is_stmt 0 view .LVU1099
 3345 0000 038B     		ldrh	r3, [r0, #24]
ARM GAS  C:\Users\28470\AppData\Local\Temp\ccXqX3Ed.s 			page 125


 3346              	.LVL341:
1741:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Enable or Disable the Output Compare Clear Bit */
 3347              		.loc 1 1741 3 is_stmt 1 view .LVU1100
1741:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Enable or Disable the Output Compare Clear Bit */
 3348              		.loc 1 1741 12 is_stmt 0 view .LVU1101
 3349 0002 C3F30E03 		ubfx	r3, r3, #0, #15
 3350              	.LVL342:
1743:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Write to TIMx CCMR1 register */
 3351              		.loc 1 1743 3 is_stmt 1 view .LVU1102
1743:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Write to TIMx CCMR1 register */
 3352              		.loc 1 1743 15 is_stmt 0 view .LVU1103
 3353 0006 0902     		lsls	r1, r1, #8
 3354              	.LVL343:
1743:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Write to TIMx CCMR1 register */
 3355              		.loc 1 1743 15 view .LVU1104
 3356 0008 89B2     		uxth	r1, r1
1743:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Write to TIMx CCMR1 register */
 3357              		.loc 1 1743 12 view .LVU1105
 3358 000a 1943     		orrs	r1, r1, r3
 3359              	.LVL344:
1745:../stm32f10x_fwlib/src/stm32f10x_tim.c **** }
 3360              		.loc 1 1745 3 is_stmt 1 view .LVU1106
1745:../stm32f10x_fwlib/src/stm32f10x_tim.c **** }
 3361              		.loc 1 1745 15 is_stmt 0 view .LVU1107
 3362 000c 0183     		strh	r1, [r0, #24]	@ movhi
1746:../stm32f10x_fwlib/src/stm32f10x_tim.c **** 
 3363              		.loc 1 1746 1 view .LVU1108
 3364 000e 7047     		bx	lr
 3365              		.cfi_endproc
 3366              	.LFE75:
 3368              		.section	.text.TIM_ClearOC3Ref,"ax",%progbits
 3369              		.align	1
 3370              		.global	TIM_ClearOC3Ref
 3371              		.syntax unified
 3372              		.thumb
 3373              		.thumb_func
 3375              	TIM_ClearOC3Ref:
 3376              	.LVL345:
 3377              	.LFB76:
1758:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   uint16_t tmpccmr2 = 0;
 3378              		.loc 1 1758 1 is_stmt 1 view -0
 3379              		.cfi_startproc
 3380              		@ args = 0, pretend = 0, frame = 0
 3381              		@ frame_needed = 0, uses_anonymous_args = 0
 3382              		@ link register save eliminated.
1759:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Check the parameters */
 3383              		.loc 1 1759 3 view .LVU1110
1761:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   assert_param(IS_TIM_OCCLEAR_STATE(TIM_OCClear));
 3384              		.loc 1 1761 3 view .LVU1111
1762:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   tmpccmr2 = TIMx->CCMR2;
 3385              		.loc 1 1762 3 view .LVU1112
1763:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Reset the OC3CE Bit */
 3386              		.loc 1 1763 3 view .LVU1113
1763:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Reset the OC3CE Bit */
 3387              		.loc 1 1763 12 is_stmt 0 view .LVU1114
 3388 0000 838B     		ldrh	r3, [r0, #28]
 3389 0002 9BB2     		uxth	r3, r3
ARM GAS  C:\Users\28470\AppData\Local\Temp\ccXqX3Ed.s 			page 126


 3390              	.LVL346:
1765:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Enable or Disable the Output Compare Clear Bit */
 3391              		.loc 1 1765 3 is_stmt 1 view .LVU1115
1765:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Enable or Disable the Output Compare Clear Bit */
 3392              		.loc 1 1765 12 is_stmt 0 view .LVU1116
 3393 0004 23F08003 		bic	r3, r3, #128
 3394              	.LVL347:
1767:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Write to TIMx CCMR2 register */
 3395              		.loc 1 1767 3 is_stmt 1 view .LVU1117
1767:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Write to TIMx CCMR2 register */
 3396              		.loc 1 1767 12 is_stmt 0 view .LVU1118
 3397 0008 0B43     		orrs	r3, r3, r1
 3398              	.LVL348:
1769:../stm32f10x_fwlib/src/stm32f10x_tim.c **** }
 3399              		.loc 1 1769 3 is_stmt 1 view .LVU1119
1769:../stm32f10x_fwlib/src/stm32f10x_tim.c **** }
 3400              		.loc 1 1769 15 is_stmt 0 view .LVU1120
 3401 000a 8383     		strh	r3, [r0, #28]	@ movhi
1770:../stm32f10x_fwlib/src/stm32f10x_tim.c **** 
 3402              		.loc 1 1770 1 view .LVU1121
 3403 000c 7047     		bx	lr
 3404              		.cfi_endproc
 3405              	.LFE76:
 3407              		.section	.text.TIM_ClearOC4Ref,"ax",%progbits
 3408              		.align	1
 3409              		.global	TIM_ClearOC4Ref
 3410              		.syntax unified
 3411              		.thumb
 3412              		.thumb_func
 3414              	TIM_ClearOC4Ref:
 3415              	.LVL349:
 3416              	.LFB77:
1782:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   uint16_t tmpccmr2 = 0;
 3417              		.loc 1 1782 1 is_stmt 1 view -0
 3418              		.cfi_startproc
 3419              		@ args = 0, pretend = 0, frame = 0
 3420              		@ frame_needed = 0, uses_anonymous_args = 0
 3421              		@ link register save eliminated.
1783:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Check the parameters */
 3422              		.loc 1 1783 3 view .LVU1123
1785:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   assert_param(IS_TIM_OCCLEAR_STATE(TIM_OCClear));
 3423              		.loc 1 1785 3 view .LVU1124
1786:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   tmpccmr2 = TIMx->CCMR2;
 3424              		.loc 1 1786 3 view .LVU1125
1787:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Reset the OC4CE Bit */
 3425              		.loc 1 1787 3 view .LVU1126
1787:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Reset the OC4CE Bit */
 3426              		.loc 1 1787 12 is_stmt 0 view .LVU1127
 3427 0000 838B     		ldrh	r3, [r0, #28]
 3428              	.LVL350:
1789:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Enable or Disable the Output Compare Clear Bit */
 3429              		.loc 1 1789 3 is_stmt 1 view .LVU1128
1789:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Enable or Disable the Output Compare Clear Bit */
 3430              		.loc 1 1789 12 is_stmt 0 view .LVU1129
 3431 0002 C3F30E03 		ubfx	r3, r3, #0, #15
 3432              	.LVL351:
1791:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Write to TIMx CCMR2 register */
ARM GAS  C:\Users\28470\AppData\Local\Temp\ccXqX3Ed.s 			page 127


 3433              		.loc 1 1791 3 is_stmt 1 view .LVU1130
1791:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Write to TIMx CCMR2 register */
 3434              		.loc 1 1791 15 is_stmt 0 view .LVU1131
 3435 0006 0902     		lsls	r1, r1, #8
 3436              	.LVL352:
1791:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Write to TIMx CCMR2 register */
 3437              		.loc 1 1791 15 view .LVU1132
 3438 0008 89B2     		uxth	r1, r1
1791:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Write to TIMx CCMR2 register */
 3439              		.loc 1 1791 12 view .LVU1133
 3440 000a 1943     		orrs	r1, r1, r3
 3441              	.LVL353:
1793:../stm32f10x_fwlib/src/stm32f10x_tim.c **** }
 3442              		.loc 1 1793 3 is_stmt 1 view .LVU1134
1793:../stm32f10x_fwlib/src/stm32f10x_tim.c **** }
 3443              		.loc 1 1793 15 is_stmt 0 view .LVU1135
 3444 000c 8183     		strh	r1, [r0, #28]	@ movhi
1794:../stm32f10x_fwlib/src/stm32f10x_tim.c **** 
 3445              		.loc 1 1794 1 view .LVU1136
 3446 000e 7047     		bx	lr
 3447              		.cfi_endproc
 3448              	.LFE77:
 3450              		.section	.text.TIM_OC1PolarityConfig,"ax",%progbits
 3451              		.align	1
 3452              		.global	TIM_OC1PolarityConfig
 3453              		.syntax unified
 3454              		.thumb
 3455              		.thumb_func
 3457              	TIM_OC1PolarityConfig:
 3458              	.LVL354:
 3459              	.LFB78:
1806:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   uint16_t tmpccer = 0;
 3460              		.loc 1 1806 1 is_stmt 1 view -0
 3461              		.cfi_startproc
 3462              		@ args = 0, pretend = 0, frame = 0
 3463              		@ frame_needed = 0, uses_anonymous_args = 0
 3464              		@ link register save eliminated.
1807:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Check the parameters */
 3465              		.loc 1 1807 3 view .LVU1138
1809:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   assert_param(IS_TIM_OC_POLARITY(TIM_OCPolarity));
 3466              		.loc 1 1809 3 view .LVU1139
1810:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   tmpccer = TIMx->CCER;
 3467              		.loc 1 1810 3 view .LVU1140
1811:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Set or Reset the CC1P Bit */
 3468              		.loc 1 1811 3 view .LVU1141
1811:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Set or Reset the CC1P Bit */
 3469              		.loc 1 1811 11 is_stmt 0 view .LVU1142
 3470 0000 038C     		ldrh	r3, [r0, #32]
 3471 0002 9BB2     		uxth	r3, r3
 3472              	.LVL355:
1813:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   tmpccer |= TIM_OCPolarity;
 3473              		.loc 1 1813 3 is_stmt 1 view .LVU1143
1813:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   tmpccer |= TIM_OCPolarity;
 3474              		.loc 1 1813 11 is_stmt 0 view .LVU1144
 3475 0004 23F00203 		bic	r3, r3, #2
 3476              	.LVL356:
1814:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Write to TIMx CCER register */
ARM GAS  C:\Users\28470\AppData\Local\Temp\ccXqX3Ed.s 			page 128


 3477              		.loc 1 1814 3 is_stmt 1 view .LVU1145
1814:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Write to TIMx CCER register */
 3478              		.loc 1 1814 11 is_stmt 0 view .LVU1146
 3479 0008 0B43     		orrs	r3, r3, r1
 3480              	.LVL357:
1816:../stm32f10x_fwlib/src/stm32f10x_tim.c **** }
 3481              		.loc 1 1816 3 is_stmt 1 view .LVU1147
1816:../stm32f10x_fwlib/src/stm32f10x_tim.c **** }
 3482              		.loc 1 1816 14 is_stmt 0 view .LVU1148
 3483 000a 0384     		strh	r3, [r0, #32]	@ movhi
1817:../stm32f10x_fwlib/src/stm32f10x_tim.c **** 
 3484              		.loc 1 1817 1 view .LVU1149
 3485 000c 7047     		bx	lr
 3486              		.cfi_endproc
 3487              	.LFE78:
 3489              		.section	.text.TIM_OC1NPolarityConfig,"ax",%progbits
 3490              		.align	1
 3491              		.global	TIM_OC1NPolarityConfig
 3492              		.syntax unified
 3493              		.thumb
 3494              		.thumb_func
 3496              	TIM_OC1NPolarityConfig:
 3497              	.LVL358:
 3498              	.LFB79:
1829:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   uint16_t tmpccer = 0;
 3499              		.loc 1 1829 1 is_stmt 1 view -0
 3500              		.cfi_startproc
 3501              		@ args = 0, pretend = 0, frame = 0
 3502              		@ frame_needed = 0, uses_anonymous_args = 0
 3503              		@ link register save eliminated.
1830:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Check the parameters */
 3504              		.loc 1 1830 3 view .LVU1151
1832:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   assert_param(IS_TIM_OCN_POLARITY(TIM_OCNPolarity));
 3505              		.loc 1 1832 3 view .LVU1152
1833:../stm32f10x_fwlib/src/stm32f10x_tim.c ****    
 3506              		.loc 1 1833 3 view .LVU1153
1835:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Set or Reset the CC1NP Bit */
 3507              		.loc 1 1835 3 view .LVU1154
1835:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Set or Reset the CC1NP Bit */
 3508              		.loc 1 1835 11 is_stmt 0 view .LVU1155
 3509 0000 038C     		ldrh	r3, [r0, #32]
 3510 0002 9BB2     		uxth	r3, r3
 3511              	.LVL359:
1837:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   tmpccer |= TIM_OCNPolarity;
 3512              		.loc 1 1837 3 is_stmt 1 view .LVU1156
1837:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   tmpccer |= TIM_OCNPolarity;
 3513              		.loc 1 1837 11 is_stmt 0 view .LVU1157
 3514 0004 23F00803 		bic	r3, r3, #8
 3515              	.LVL360:
1838:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Write to TIMx CCER register */
 3516              		.loc 1 1838 3 is_stmt 1 view .LVU1158
1838:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Write to TIMx CCER register */
 3517              		.loc 1 1838 11 is_stmt 0 view .LVU1159
 3518 0008 0B43     		orrs	r3, r3, r1
 3519              	.LVL361:
1840:../stm32f10x_fwlib/src/stm32f10x_tim.c **** }
 3520              		.loc 1 1840 3 is_stmt 1 view .LVU1160
ARM GAS  C:\Users\28470\AppData\Local\Temp\ccXqX3Ed.s 			page 129


1840:../stm32f10x_fwlib/src/stm32f10x_tim.c **** }
 3521              		.loc 1 1840 14 is_stmt 0 view .LVU1161
 3522 000a 0384     		strh	r3, [r0, #32]	@ movhi
1841:../stm32f10x_fwlib/src/stm32f10x_tim.c **** 
 3523              		.loc 1 1841 1 view .LVU1162
 3524 000c 7047     		bx	lr
 3525              		.cfi_endproc
 3526              	.LFE79:
 3528              		.section	.text.TIM_OC2PolarityConfig,"ax",%progbits
 3529              		.align	1
 3530              		.global	TIM_OC2PolarityConfig
 3531              		.syntax unified
 3532              		.thumb
 3533              		.thumb_func
 3535              	TIM_OC2PolarityConfig:
 3536              	.LVL362:
 3537              	.LFB80:
1853:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   uint16_t tmpccer = 0;
 3538              		.loc 1 1853 1 is_stmt 1 view -0
 3539              		.cfi_startproc
 3540              		@ args = 0, pretend = 0, frame = 0
 3541              		@ frame_needed = 0, uses_anonymous_args = 0
 3542              		@ link register save eliminated.
1854:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Check the parameters */
 3543              		.loc 1 1854 3 view .LVU1164
1856:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   assert_param(IS_TIM_OC_POLARITY(TIM_OCPolarity));
 3544              		.loc 1 1856 3 view .LVU1165
1857:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   tmpccer = TIMx->CCER;
 3545              		.loc 1 1857 3 view .LVU1166
1858:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Set or Reset the CC2P Bit */
 3546              		.loc 1 1858 3 view .LVU1167
1858:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Set or Reset the CC2P Bit */
 3547              		.loc 1 1858 11 is_stmt 0 view .LVU1168
 3548 0000 038C     		ldrh	r3, [r0, #32]
 3549 0002 9BB2     		uxth	r3, r3
 3550              	.LVL363:
1860:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   tmpccer |= (uint16_t)(TIM_OCPolarity << 4);
 3551              		.loc 1 1860 3 is_stmt 1 view .LVU1169
1860:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   tmpccer |= (uint16_t)(TIM_OCPolarity << 4);
 3552              		.loc 1 1860 11 is_stmt 0 view .LVU1170
 3553 0004 23F02003 		bic	r3, r3, #32
 3554              	.LVL364:
1861:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Write to TIMx CCER register */
 3555              		.loc 1 1861 3 is_stmt 1 view .LVU1171
1861:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Write to TIMx CCER register */
 3556              		.loc 1 1861 14 is_stmt 0 view .LVU1172
 3557 0008 0901     		lsls	r1, r1, #4
 3558              	.LVL365:
1861:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Write to TIMx CCER register */
 3559              		.loc 1 1861 14 view .LVU1173
 3560 000a 89B2     		uxth	r1, r1
1861:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Write to TIMx CCER register */
 3561              		.loc 1 1861 11 view .LVU1174
 3562 000c 0B43     		orrs	r3, r3, r1
 3563              	.LVL366:
1863:../stm32f10x_fwlib/src/stm32f10x_tim.c **** }
 3564              		.loc 1 1863 3 is_stmt 1 view .LVU1175
ARM GAS  C:\Users\28470\AppData\Local\Temp\ccXqX3Ed.s 			page 130


1863:../stm32f10x_fwlib/src/stm32f10x_tim.c **** }
 3565              		.loc 1 1863 14 is_stmt 0 view .LVU1176
 3566 000e 0384     		strh	r3, [r0, #32]	@ movhi
1864:../stm32f10x_fwlib/src/stm32f10x_tim.c **** 
 3567              		.loc 1 1864 1 view .LVU1177
 3568 0010 7047     		bx	lr
 3569              		.cfi_endproc
 3570              	.LFE80:
 3572              		.section	.text.TIM_OC2NPolarityConfig,"ax",%progbits
 3573              		.align	1
 3574              		.global	TIM_OC2NPolarityConfig
 3575              		.syntax unified
 3576              		.thumb
 3577              		.thumb_func
 3579              	TIM_OC2NPolarityConfig:
 3580              	.LVL367:
 3581              	.LFB81:
1876:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   uint16_t tmpccer = 0;
 3582              		.loc 1 1876 1 is_stmt 1 view -0
 3583              		.cfi_startproc
 3584              		@ args = 0, pretend = 0, frame = 0
 3585              		@ frame_needed = 0, uses_anonymous_args = 0
 3586              		@ link register save eliminated.
1877:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Check the parameters */
 3587              		.loc 1 1877 3 view .LVU1179
1879:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   assert_param(IS_TIM_OCN_POLARITY(TIM_OCNPolarity));
 3588              		.loc 1 1879 3 view .LVU1180
1880:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   
 3589              		.loc 1 1880 3 view .LVU1181
1882:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Set or Reset the CC2NP Bit */
 3590              		.loc 1 1882 3 view .LVU1182
1882:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Set or Reset the CC2NP Bit */
 3591              		.loc 1 1882 11 is_stmt 0 view .LVU1183
 3592 0000 038C     		ldrh	r3, [r0, #32]
 3593 0002 9BB2     		uxth	r3, r3
 3594              	.LVL368:
1884:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   tmpccer |= (uint16_t)(TIM_OCNPolarity << 4);
 3595              		.loc 1 1884 3 is_stmt 1 view .LVU1184
1884:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   tmpccer |= (uint16_t)(TIM_OCNPolarity << 4);
 3596              		.loc 1 1884 11 is_stmt 0 view .LVU1185
 3597 0004 23F08003 		bic	r3, r3, #128
 3598              	.LVL369:
1885:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Write to TIMx CCER register */
 3599              		.loc 1 1885 3 is_stmt 1 view .LVU1186
1885:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Write to TIMx CCER register */
 3600              		.loc 1 1885 14 is_stmt 0 view .LVU1187
 3601 0008 0901     		lsls	r1, r1, #4
 3602              	.LVL370:
1885:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Write to TIMx CCER register */
 3603              		.loc 1 1885 14 view .LVU1188
 3604 000a 89B2     		uxth	r1, r1
1885:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Write to TIMx CCER register */
 3605              		.loc 1 1885 11 view .LVU1189
 3606 000c 0B43     		orrs	r3, r3, r1
 3607              	.LVL371:
1887:../stm32f10x_fwlib/src/stm32f10x_tim.c **** }
 3608              		.loc 1 1887 3 is_stmt 1 view .LVU1190
ARM GAS  C:\Users\28470\AppData\Local\Temp\ccXqX3Ed.s 			page 131


1887:../stm32f10x_fwlib/src/stm32f10x_tim.c **** }
 3609              		.loc 1 1887 14 is_stmt 0 view .LVU1191
 3610 000e 0384     		strh	r3, [r0, #32]	@ movhi
1888:../stm32f10x_fwlib/src/stm32f10x_tim.c **** 
 3611              		.loc 1 1888 1 view .LVU1192
 3612 0010 7047     		bx	lr
 3613              		.cfi_endproc
 3614              	.LFE81:
 3616              		.section	.text.TIM_OC3PolarityConfig,"ax",%progbits
 3617              		.align	1
 3618              		.global	TIM_OC3PolarityConfig
 3619              		.syntax unified
 3620              		.thumb
 3621              		.thumb_func
 3623              	TIM_OC3PolarityConfig:
 3624              	.LVL372:
 3625              	.LFB82:
1900:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   uint16_t tmpccer = 0;
 3626              		.loc 1 1900 1 is_stmt 1 view -0
 3627              		.cfi_startproc
 3628              		@ args = 0, pretend = 0, frame = 0
 3629              		@ frame_needed = 0, uses_anonymous_args = 0
 3630              		@ link register save eliminated.
1901:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Check the parameters */
 3631              		.loc 1 1901 3 view .LVU1194
1903:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   assert_param(IS_TIM_OC_POLARITY(TIM_OCPolarity));
 3632              		.loc 1 1903 3 view .LVU1195
1904:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   tmpccer = TIMx->CCER;
 3633              		.loc 1 1904 3 view .LVU1196
1905:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Set or Reset the CC3P Bit */
 3634              		.loc 1 1905 3 view .LVU1197
1905:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Set or Reset the CC3P Bit */
 3635              		.loc 1 1905 11 is_stmt 0 view .LVU1198
 3636 0000 038C     		ldrh	r3, [r0, #32]
 3637 0002 9BB2     		uxth	r3, r3
 3638              	.LVL373:
1907:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   tmpccer |= (uint16_t)(TIM_OCPolarity << 8);
 3639              		.loc 1 1907 3 is_stmt 1 view .LVU1199
1907:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   tmpccer |= (uint16_t)(TIM_OCPolarity << 8);
 3640              		.loc 1 1907 11 is_stmt 0 view .LVU1200
 3641 0004 23F40073 		bic	r3, r3, #512
 3642              	.LVL374:
1908:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Write to TIMx CCER register */
 3643              		.loc 1 1908 3 is_stmt 1 view .LVU1201
1908:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Write to TIMx CCER register */
 3644              		.loc 1 1908 14 is_stmt 0 view .LVU1202
 3645 0008 0902     		lsls	r1, r1, #8
 3646              	.LVL375:
1908:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Write to TIMx CCER register */
 3647              		.loc 1 1908 14 view .LVU1203
 3648 000a 89B2     		uxth	r1, r1
1908:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Write to TIMx CCER register */
 3649              		.loc 1 1908 11 view .LVU1204
 3650 000c 0B43     		orrs	r3, r3, r1
 3651              	.LVL376:
1910:../stm32f10x_fwlib/src/stm32f10x_tim.c **** }
 3652              		.loc 1 1910 3 is_stmt 1 view .LVU1205
ARM GAS  C:\Users\28470\AppData\Local\Temp\ccXqX3Ed.s 			page 132


1910:../stm32f10x_fwlib/src/stm32f10x_tim.c **** }
 3653              		.loc 1 1910 14 is_stmt 0 view .LVU1206
 3654 000e 0384     		strh	r3, [r0, #32]	@ movhi
1911:../stm32f10x_fwlib/src/stm32f10x_tim.c **** 
 3655              		.loc 1 1911 1 view .LVU1207
 3656 0010 7047     		bx	lr
 3657              		.cfi_endproc
 3658              	.LFE82:
 3660              		.section	.text.TIM_OC3NPolarityConfig,"ax",%progbits
 3661              		.align	1
 3662              		.global	TIM_OC3NPolarityConfig
 3663              		.syntax unified
 3664              		.thumb
 3665              		.thumb_func
 3667              	TIM_OC3NPolarityConfig:
 3668              	.LVL377:
 3669              	.LFB83:
1923:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   uint16_t tmpccer = 0;
 3670              		.loc 1 1923 1 is_stmt 1 view -0
 3671              		.cfi_startproc
 3672              		@ args = 0, pretend = 0, frame = 0
 3673              		@ frame_needed = 0, uses_anonymous_args = 0
 3674              		@ link register save eliminated.
1924:../stm32f10x_fwlib/src/stm32f10x_tim.c ****  
 3675              		.loc 1 1924 3 view .LVU1209
1927:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   assert_param(IS_TIM_OCN_POLARITY(TIM_OCNPolarity));
 3676              		.loc 1 1927 3 view .LVU1210
1928:../stm32f10x_fwlib/src/stm32f10x_tim.c ****     
 3677              		.loc 1 1928 3 view .LVU1211
1930:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Set or Reset the CC3NP Bit */
 3678              		.loc 1 1930 3 view .LVU1212
1930:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Set or Reset the CC3NP Bit */
 3679              		.loc 1 1930 11 is_stmt 0 view .LVU1213
 3680 0000 038C     		ldrh	r3, [r0, #32]
 3681 0002 9BB2     		uxth	r3, r3
 3682              	.LVL378:
1932:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   tmpccer |= (uint16_t)(TIM_OCNPolarity << 8);
 3683              		.loc 1 1932 3 is_stmt 1 view .LVU1214
1932:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   tmpccer |= (uint16_t)(TIM_OCNPolarity << 8);
 3684              		.loc 1 1932 11 is_stmt 0 view .LVU1215
 3685 0004 23F40063 		bic	r3, r3, #2048
 3686              	.LVL379:
1933:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Write to TIMx CCER register */
 3687              		.loc 1 1933 3 is_stmt 1 view .LVU1216
1933:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Write to TIMx CCER register */
 3688              		.loc 1 1933 14 is_stmt 0 view .LVU1217
 3689 0008 0902     		lsls	r1, r1, #8
 3690              	.LVL380:
1933:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Write to TIMx CCER register */
 3691              		.loc 1 1933 14 view .LVU1218
 3692 000a 89B2     		uxth	r1, r1
1933:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Write to TIMx CCER register */
 3693              		.loc 1 1933 11 view .LVU1219
 3694 000c 0B43     		orrs	r3, r3, r1
 3695              	.LVL381:
1935:../stm32f10x_fwlib/src/stm32f10x_tim.c **** }
 3696              		.loc 1 1935 3 is_stmt 1 view .LVU1220
ARM GAS  C:\Users\28470\AppData\Local\Temp\ccXqX3Ed.s 			page 133


1935:../stm32f10x_fwlib/src/stm32f10x_tim.c **** }
 3697              		.loc 1 1935 14 is_stmt 0 view .LVU1221
 3698 000e 0384     		strh	r3, [r0, #32]	@ movhi
1936:../stm32f10x_fwlib/src/stm32f10x_tim.c **** 
 3699              		.loc 1 1936 1 view .LVU1222
 3700 0010 7047     		bx	lr
 3701              		.cfi_endproc
 3702              	.LFE83:
 3704              		.section	.text.TIM_OC4PolarityConfig,"ax",%progbits
 3705              		.align	1
 3706              		.global	TIM_OC4PolarityConfig
 3707              		.syntax unified
 3708              		.thumb
 3709              		.thumb_func
 3711              	TIM_OC4PolarityConfig:
 3712              	.LVL382:
 3713              	.LFB84:
1948:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   uint16_t tmpccer = 0;
 3714              		.loc 1 1948 1 is_stmt 1 view -0
 3715              		.cfi_startproc
 3716              		@ args = 0, pretend = 0, frame = 0
 3717              		@ frame_needed = 0, uses_anonymous_args = 0
 3718              		@ link register save eliminated.
1949:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Check the parameters */
 3719              		.loc 1 1949 3 view .LVU1224
1951:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   assert_param(IS_TIM_OC_POLARITY(TIM_OCPolarity));
 3720              		.loc 1 1951 3 view .LVU1225
1952:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   tmpccer = TIMx->CCER;
 3721              		.loc 1 1952 3 view .LVU1226
1953:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Set or Reset the CC4P Bit */
 3722              		.loc 1 1953 3 view .LVU1227
1953:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Set or Reset the CC4P Bit */
 3723              		.loc 1 1953 11 is_stmt 0 view .LVU1228
 3724 0000 038C     		ldrh	r3, [r0, #32]
 3725 0002 9BB2     		uxth	r3, r3
 3726              	.LVL383:
1955:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   tmpccer |= (uint16_t)(TIM_OCPolarity << 12);
 3727              		.loc 1 1955 3 is_stmt 1 view .LVU1229
1955:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   tmpccer |= (uint16_t)(TIM_OCPolarity << 12);
 3728              		.loc 1 1955 11 is_stmt 0 view .LVU1230
 3729 0004 23F40053 		bic	r3, r3, #8192
 3730              	.LVL384:
1956:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Write to TIMx CCER register */
 3731              		.loc 1 1956 3 is_stmt 1 view .LVU1231
1956:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Write to TIMx CCER register */
 3732              		.loc 1 1956 14 is_stmt 0 view .LVU1232
 3733 0008 0903     		lsls	r1, r1, #12
 3734              	.LVL385:
1956:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Write to TIMx CCER register */
 3735              		.loc 1 1956 14 view .LVU1233
 3736 000a 89B2     		uxth	r1, r1
1956:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Write to TIMx CCER register */
 3737              		.loc 1 1956 11 view .LVU1234
 3738 000c 0B43     		orrs	r3, r3, r1
 3739              	.LVL386:
1958:../stm32f10x_fwlib/src/stm32f10x_tim.c **** }
 3740              		.loc 1 1958 3 is_stmt 1 view .LVU1235
ARM GAS  C:\Users\28470\AppData\Local\Temp\ccXqX3Ed.s 			page 134


1958:../stm32f10x_fwlib/src/stm32f10x_tim.c **** }
 3741              		.loc 1 1958 14 is_stmt 0 view .LVU1236
 3742 000e 0384     		strh	r3, [r0, #32]	@ movhi
1959:../stm32f10x_fwlib/src/stm32f10x_tim.c **** 
 3743              		.loc 1 1959 1 view .LVU1237
 3744 0010 7047     		bx	lr
 3745              		.cfi_endproc
 3746              	.LFE84:
 3748              		.section	.text.TIM_CCxCmd,"ax",%progbits
 3749              		.align	1
 3750              		.global	TIM_CCxCmd
 3751              		.syntax unified
 3752              		.thumb
 3753              		.thumb_func
 3755              	TIM_CCxCmd:
 3756              	.LVL387:
 3757              	.LFB85:
1975:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   uint16_t tmp = 0;
 3758              		.loc 1 1975 1 is_stmt 1 view -0
 3759              		.cfi_startproc
 3760              		@ args = 0, pretend = 0, frame = 0
 3761              		@ frame_needed = 0, uses_anonymous_args = 0
 3762              		@ link register save eliminated.
1976:../stm32f10x_fwlib/src/stm32f10x_tim.c **** 
 3763              		.loc 1 1976 3 view .LVU1239
1979:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   assert_param(IS_TIM_CHANNEL(TIM_Channel));
 3764              		.loc 1 1979 3 view .LVU1240
1980:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   assert_param(IS_TIM_CCX(TIM_CCx));
 3765              		.loc 1 1980 3 view .LVU1241
1981:../stm32f10x_fwlib/src/stm32f10x_tim.c **** 
 3766              		.loc 1 1981 3 view .LVU1242
1983:../stm32f10x_fwlib/src/stm32f10x_tim.c **** 
 3767              		.loc 1 1983 3 view .LVU1243
1983:../stm32f10x_fwlib/src/stm32f10x_tim.c **** 
 3768              		.loc 1 1983 22 is_stmt 0 view .LVU1244
 3769 0000 0123     		movs	r3, #1
 3770 0002 8B40     		lsls	r3, r3, r1
1983:../stm32f10x_fwlib/src/stm32f10x_tim.c **** 
 3771              		.loc 1 1983 7 view .LVU1245
 3772 0004 9BB2     		uxth	r3, r3
 3773              	.LVL388:
1986:../stm32f10x_fwlib/src/stm32f10x_tim.c **** 
 3774              		.loc 1 1986 3 is_stmt 1 view .LVU1246
1986:../stm32f10x_fwlib/src/stm32f10x_tim.c **** 
 3775              		.loc 1 1986 14 is_stmt 0 view .LVU1247
 3776 0006 B0F820C0 		ldrh	ip, [r0, #32]
1986:../stm32f10x_fwlib/src/stm32f10x_tim.c **** 
 3777              		.loc 1 1986 17 view .LVU1248
 3778 000a DB43     		mvns	r3, r3
 3779              	.LVL389:
1986:../stm32f10x_fwlib/src/stm32f10x_tim.c **** 
 3780              		.loc 1 1986 17 view .LVU1249
 3781 000c 9BB2     		uxth	r3, r3
 3782              	.LVL390:
1986:../stm32f10x_fwlib/src/stm32f10x_tim.c **** 
 3783              		.loc 1 1986 14 view .LVU1250
 3784 000e 03EA0C03 		and	r3, r3, ip
ARM GAS  C:\Users\28470\AppData\Local\Temp\ccXqX3Ed.s 			page 135


 3785 0012 0384     		strh	r3, [r0, #32]	@ movhi
1989:../stm32f10x_fwlib/src/stm32f10x_tim.c **** }
 3786              		.loc 1 1989 3 is_stmt 1 view .LVU1251
1989:../stm32f10x_fwlib/src/stm32f10x_tim.c **** }
 3787              		.loc 1 1989 14 is_stmt 0 view .LVU1252
 3788 0014 038C     		ldrh	r3, [r0, #32]
 3789 0016 9BB2     		uxth	r3, r3
1989:../stm32f10x_fwlib/src/stm32f10x_tim.c **** }
 3790              		.loc 1 1989 37 view .LVU1253
 3791 0018 8A40     		lsls	r2, r2, r1
 3792              	.LVL391:
1989:../stm32f10x_fwlib/src/stm32f10x_tim.c **** }
 3793              		.loc 1 1989 18 view .LVU1254
 3794 001a 92B2     		uxth	r2, r2
1989:../stm32f10x_fwlib/src/stm32f10x_tim.c **** }
 3795              		.loc 1 1989 14 view .LVU1255
 3796 001c 1343     		orrs	r3, r3, r2
 3797 001e 0384     		strh	r3, [r0, #32]	@ movhi
1990:../stm32f10x_fwlib/src/stm32f10x_tim.c **** 
 3798              		.loc 1 1990 1 view .LVU1256
 3799 0020 7047     		bx	lr
 3800              		.cfi_endproc
 3801              	.LFE85:
 3803              		.section	.text.TIM_CCxNCmd,"ax",%progbits
 3804              		.align	1
 3805              		.global	TIM_CCxNCmd
 3806              		.syntax unified
 3807              		.thumb
 3808              		.thumb_func
 3810              	TIM_CCxNCmd:
 3811              	.LVL392:
 3812              	.LFB86:
2005:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   uint16_t tmp = 0;
 3813              		.loc 1 2005 1 is_stmt 1 view -0
 3814              		.cfi_startproc
 3815              		@ args = 0, pretend = 0, frame = 0
 3816              		@ frame_needed = 0, uses_anonymous_args = 0
 3817              		@ link register save eliminated.
2006:../stm32f10x_fwlib/src/stm32f10x_tim.c **** 
 3818              		.loc 1 2006 3 view .LVU1258
2009:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   assert_param(IS_TIM_COMPLEMENTARY_CHANNEL(TIM_Channel));
 3819              		.loc 1 2009 3 view .LVU1259
2010:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   assert_param(IS_TIM_CCXN(TIM_CCxN));
 3820              		.loc 1 2010 3 view .LVU1260
2011:../stm32f10x_fwlib/src/stm32f10x_tim.c **** 
 3821              		.loc 1 2011 3 view .LVU1261
2013:../stm32f10x_fwlib/src/stm32f10x_tim.c **** 
 3822              		.loc 1 2013 3 view .LVU1262
2013:../stm32f10x_fwlib/src/stm32f10x_tim.c **** 
 3823              		.loc 1 2013 23 is_stmt 0 view .LVU1263
 3824 0000 0423     		movs	r3, #4
 3825 0002 8B40     		lsls	r3, r3, r1
2013:../stm32f10x_fwlib/src/stm32f10x_tim.c **** 
 3826              		.loc 1 2013 7 view .LVU1264
 3827 0004 9BB2     		uxth	r3, r3
 3828              	.LVL393:
2016:../stm32f10x_fwlib/src/stm32f10x_tim.c **** 
ARM GAS  C:\Users\28470\AppData\Local\Temp\ccXqX3Ed.s 			page 136


 3829              		.loc 1 2016 3 is_stmt 1 view .LVU1265
2016:../stm32f10x_fwlib/src/stm32f10x_tim.c **** 
 3830              		.loc 1 2016 14 is_stmt 0 view .LVU1266
 3831 0006 B0F820C0 		ldrh	ip, [r0, #32]
2016:../stm32f10x_fwlib/src/stm32f10x_tim.c **** 
 3832              		.loc 1 2016 17 view .LVU1267
 3833 000a DB43     		mvns	r3, r3
 3834              	.LVL394:
2016:../stm32f10x_fwlib/src/stm32f10x_tim.c **** 
 3835              		.loc 1 2016 17 view .LVU1268
 3836 000c 9BB2     		uxth	r3, r3
 3837              	.LVL395:
2016:../stm32f10x_fwlib/src/stm32f10x_tim.c **** 
 3838              		.loc 1 2016 14 view .LVU1269
 3839 000e 03EA0C03 		and	r3, r3, ip
 3840 0012 0384     		strh	r3, [r0, #32]	@ movhi
2019:../stm32f10x_fwlib/src/stm32f10x_tim.c **** }
 3841              		.loc 1 2019 3 is_stmt 1 view .LVU1270
2019:../stm32f10x_fwlib/src/stm32f10x_tim.c **** }
 3842              		.loc 1 2019 14 is_stmt 0 view .LVU1271
 3843 0014 038C     		ldrh	r3, [r0, #32]
 3844 0016 9BB2     		uxth	r3, r3
2019:../stm32f10x_fwlib/src/stm32f10x_tim.c **** }
 3845              		.loc 1 2019 38 view .LVU1272
 3846 0018 8A40     		lsls	r2, r2, r1
 3847              	.LVL396:
2019:../stm32f10x_fwlib/src/stm32f10x_tim.c **** }
 3848              		.loc 1 2019 18 view .LVU1273
 3849 001a 92B2     		uxth	r2, r2
2019:../stm32f10x_fwlib/src/stm32f10x_tim.c **** }
 3850              		.loc 1 2019 14 view .LVU1274
 3851 001c 1343     		orrs	r3, r3, r2
 3852 001e 0384     		strh	r3, [r0, #32]	@ movhi
2020:../stm32f10x_fwlib/src/stm32f10x_tim.c **** 
 3853              		.loc 1 2020 1 view .LVU1275
 3854 0020 7047     		bx	lr
 3855              		.cfi_endproc
 3856              	.LFE86:
 3858              		.section	.text.TIM_SelectOCxM,"ax",%progbits
 3859              		.align	1
 3860              		.global	TIM_SelectOCxM
 3861              		.syntax unified
 3862              		.thumb
 3863              		.thumb_func
 3865              	TIM_SelectOCxM:
 3866              	.LVL397:
 3867              	.LFB87:
2046:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   uint32_t tmp = 0;
 3868              		.loc 1 2046 1 is_stmt 1 view -0
 3869              		.cfi_startproc
 3870              		@ args = 0, pretend = 0, frame = 0
 3871              		@ frame_needed = 0, uses_anonymous_args = 0
2046:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   uint32_t tmp = 0;
 3872              		.loc 1 2046 1 is_stmt 0 view .LVU1277
 3873 0000 00B5     		push	{lr}
 3874              	.LCFI16:
 3875              		.cfi_def_cfa_offset 4
ARM GAS  C:\Users\28470\AppData\Local\Temp\ccXqX3Ed.s 			page 137


 3876              		.cfi_offset 14, -4
2047:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   uint16_t tmp1 = 0;
 3877              		.loc 1 2047 3 is_stmt 1 view .LVU1278
 3878              	.LVL398:
2048:../stm32f10x_fwlib/src/stm32f10x_tim.c **** 
 3879              		.loc 1 2048 3 view .LVU1279
2051:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   assert_param(IS_TIM_CHANNEL(TIM_Channel));
 3880              		.loc 1 2051 3 view .LVU1280
2052:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   assert_param(IS_TIM_OCM(TIM_OCMode));
 3881              		.loc 1 2052 3 view .LVU1281
2053:../stm32f10x_fwlib/src/stm32f10x_tim.c **** 
 3882              		.loc 1 2053 3 view .LVU1282
2055:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   tmp += CCMR_Offset;
 3883              		.loc 1 2055 3 view .LVU1283
2056:../stm32f10x_fwlib/src/stm32f10x_tim.c **** 
 3884              		.loc 1 2056 3 view .LVU1284
2056:../stm32f10x_fwlib/src/stm32f10x_tim.c **** 
 3885              		.loc 1 2056 7 is_stmt 0 view .LVU1285
 3886 0002 00F1180C 		add	ip, r0, #24
 3887              	.LVL399:
2058:../stm32f10x_fwlib/src/stm32f10x_tim.c **** 
 3888              		.loc 1 2058 3 is_stmt 1 view .LVU1286
2058:../stm32f10x_fwlib/src/stm32f10x_tim.c **** 
 3889              		.loc 1 2058 23 is_stmt 0 view .LVU1287
 3890 0006 0123     		movs	r3, #1
 3891 0008 8B40     		lsls	r3, r3, r1
2058:../stm32f10x_fwlib/src/stm32f10x_tim.c **** 
 3892              		.loc 1 2058 8 view .LVU1288
 3893 000a 9BB2     		uxth	r3, r3
 3894              	.LVL400:
2061:../stm32f10x_fwlib/src/stm32f10x_tim.c **** 
 3895              		.loc 1 2061 3 is_stmt 1 view .LVU1289
2061:../stm32f10x_fwlib/src/stm32f10x_tim.c **** 
 3896              		.loc 1 2061 14 is_stmt 0 view .LVU1290
 3897 000c B0F820E0 		ldrh	lr, [r0, #32]
2061:../stm32f10x_fwlib/src/stm32f10x_tim.c **** 
 3898              		.loc 1 2061 17 view .LVU1291
 3899 0010 DB43     		mvns	r3, r3
 3900              	.LVL401:
2061:../stm32f10x_fwlib/src/stm32f10x_tim.c **** 
 3901              		.loc 1 2061 17 view .LVU1292
 3902 0012 9BB2     		uxth	r3, r3
 3903              	.LVL402:
2061:../stm32f10x_fwlib/src/stm32f10x_tim.c **** 
 3904              		.loc 1 2061 14 view .LVU1293
 3905 0014 03EA0E03 		and	r3, r3, lr
 3906 0018 0384     		strh	r3, [r0, #32]	@ movhi
2063:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   {
 3907              		.loc 1 2063 3 is_stmt 1 view .LVU1294
2063:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   {
 3908              		.loc 1 2063 5 is_stmt 0 view .LVU1295
 3909 001a 91B1     		cbz	r1, .L174
2063:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   {
 3910              		.loc 1 2063 37 discriminator 1 view .LVU1296
 3911 001c 0829     		cmp	r1, #8
 3912 001e 10D0     		beq	.L174
2075:../stm32f10x_fwlib/src/stm32f10x_tim.c **** 
ARM GAS  C:\Users\28470\AppData\Local\Temp\ccXqX3Ed.s 			page 138


 3913              		.loc 1 2075 5 is_stmt 1 view .LVU1297
2075:../stm32f10x_fwlib/src/stm32f10x_tim.c **** 
 3914              		.loc 1 2075 12 is_stmt 0 view .LVU1298
 3915 0020 0439     		subs	r1, r1, #4
 3916              	.LVL403:
2075:../stm32f10x_fwlib/src/stm32f10x_tim.c **** 
 3917              		.loc 1 2075 49 view .LVU1299
 3918 0022 C1F34E01 		ubfx	r1, r1, #1, #15
 3919              	.LVL404:
2078:../stm32f10x_fwlib/src/stm32f10x_tim.c ****     
 3920              		.loc 1 2078 5 is_stmt 1 view .LVU1300
2078:../stm32f10x_fwlib/src/stm32f10x_tim.c ****     
 3921              		.loc 1 2078 28 is_stmt 0 view .LVU1301
 3922 0026 51F80C30 		ldr	r3, [r1, ip]
 3923 002a 23F4E043 		bic	r3, r3, #28672
 3924 002e 41F80C30 		str	r3, [r1, ip]
2081:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   }
 3925              		.loc 1 2081 5 is_stmt 1 view .LVU1302
2081:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   }
 3926              		.loc 1 2081 28 is_stmt 0 view .LVU1303
 3927 0032 51F80C30 		ldr	r3, [r1, ip]
2081:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   }
 3928              		.loc 1 2081 31 view .LVU1304
 3929 0036 1202     		lsls	r2, r2, #8
 3930              	.LVL405:
2081:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   }
 3931              		.loc 1 2081 31 view .LVU1305
 3932 0038 92B2     		uxth	r2, r2
2081:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   }
 3933              		.loc 1 2081 28 view .LVU1306
 3934 003a 1A43     		orrs	r2, r2, r3
 3935 003c 41F80C20 		str	r2, [r1, ip]
2083:../stm32f10x_fwlib/src/stm32f10x_tim.c **** 
 3936              		.loc 1 2083 1 view .LVU1307
 3937 0040 0BE0     		b	.L173
 3938              	.LVL406:
 3939              	.L174:
2065:../stm32f10x_fwlib/src/stm32f10x_tim.c **** 
 3940              		.loc 1 2065 5 is_stmt 1 view .LVU1308
2065:../stm32f10x_fwlib/src/stm32f10x_tim.c **** 
 3941              		.loc 1 2065 24 is_stmt 0 view .LVU1309
 3942 0042 4908     		lsrs	r1, r1, #1
 3943              	.LVL407:
2068:../stm32f10x_fwlib/src/stm32f10x_tim.c ****    
 3944              		.loc 1 2068 5 is_stmt 1 view .LVU1310
2068:../stm32f10x_fwlib/src/stm32f10x_tim.c ****    
 3945              		.loc 1 2068 28 is_stmt 0 view .LVU1311
 3946 0044 51F80C30 		ldr	r3, [r1, ip]
 3947 0048 23F07003 		bic	r3, r3, #112
 3948 004c 41F80C30 		str	r3, [r1, ip]
2071:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   }
 3949              		.loc 1 2071 5 is_stmt 1 view .LVU1312
2071:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   }
 3950              		.loc 1 2071 28 is_stmt 0 view .LVU1313
 3951 0050 51F80C30 		ldr	r3, [r1, ip]
 3952 0054 1A43     		orrs	r2, r2, r3
 3953              	.LVL408:
ARM GAS  C:\Users\28470\AppData\Local\Temp\ccXqX3Ed.s 			page 139


2071:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   }
 3954              		.loc 1 2071 28 view .LVU1314
 3955 0056 41F80C20 		str	r2, [r1, ip]
 3956              	.LVL409:
 3957              	.L173:
2083:../stm32f10x_fwlib/src/stm32f10x_tim.c **** 
 3958              		.loc 1 2083 1 view .LVU1315
 3959 005a 5DF804FB 		ldr	pc, [sp], #4
 3960              		.cfi_endproc
 3961              	.LFE87:
 3963              		.section	.text.TIM_UpdateDisableConfig,"ax",%progbits
 3964              		.align	1
 3965              		.global	TIM_UpdateDisableConfig
 3966              		.syntax unified
 3967              		.thumb
 3968              		.thumb_func
 3970              	TIM_UpdateDisableConfig:
 3971              	.LVL410:
 3972              	.LFB88:
2093:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Check the parameters */
 3973              		.loc 1 2093 1 is_stmt 1 view -0
 3974              		.cfi_startproc
 3975              		@ args = 0, pretend = 0, frame = 0
 3976              		@ frame_needed = 0, uses_anonymous_args = 0
 3977              		@ link register save eliminated.
2095:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 3978              		.loc 1 2095 3 view .LVU1317
2096:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   if (NewState != DISABLE)
 3979              		.loc 1 2096 3 view .LVU1318
2097:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   {
 3980              		.loc 1 2097 3 view .LVU1319
2097:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   {
 3981              		.loc 1 2097 6 is_stmt 0 view .LVU1320
 3982 0000 29B1     		cbz	r1, .L179
2100:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   }
 3983              		.loc 1 2100 5 is_stmt 1 view .LVU1321
2100:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   }
 3984              		.loc 1 2100 15 is_stmt 0 view .LVU1322
 3985 0002 0388     		ldrh	r3, [r0]
 3986 0004 9BB2     		uxth	r3, r3
 3987 0006 43F00203 		orr	r3, r3, #2
 3988 000a 0380     		strh	r3, [r0]	@ movhi
 3989 000c 7047     		bx	lr
 3990              	.L179:
2105:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   }
 3991              		.loc 1 2105 5 is_stmt 1 view .LVU1323
2105:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   }
 3992              		.loc 1 2105 15 is_stmt 0 view .LVU1324
 3993 000e 0388     		ldrh	r3, [r0]
 3994 0010 9BB2     		uxth	r3, r3
 3995 0012 23F00203 		bic	r3, r3, #2
 3996 0016 9BB2     		uxth	r3, r3
 3997 0018 0380     		strh	r3, [r0]	@ movhi
2107:../stm32f10x_fwlib/src/stm32f10x_tim.c **** 
 3998              		.loc 1 2107 1 view .LVU1325
 3999 001a 7047     		bx	lr
 4000              		.cfi_endproc
ARM GAS  C:\Users\28470\AppData\Local\Temp\ccXqX3Ed.s 			page 140


 4001              	.LFE88:
 4003              		.section	.text.TIM_UpdateRequestConfig,"ax",%progbits
 4004              		.align	1
 4005              		.global	TIM_UpdateRequestConfig
 4006              		.syntax unified
 4007              		.thumb
 4008              		.thumb_func
 4010              	TIM_UpdateRequestConfig:
 4011              	.LVL411:
 4012              	.LFB89:
2121:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Check the parameters */
 4013              		.loc 1 2121 1 is_stmt 1 view -0
 4014              		.cfi_startproc
 4015              		@ args = 0, pretend = 0, frame = 0
 4016              		@ frame_needed = 0, uses_anonymous_args = 0
 4017              		@ link register save eliminated.
2123:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   assert_param(IS_TIM_UPDATE_SOURCE(TIM_UpdateSource));
 4018              		.loc 1 2123 3 view .LVU1327
2124:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   if (TIM_UpdateSource != TIM_UpdateSource_Global)
 4019              		.loc 1 2124 3 view .LVU1328
2125:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   {
 4020              		.loc 1 2125 3 view .LVU1329
2125:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   {
 4021              		.loc 1 2125 6 is_stmt 0 view .LVU1330
 4022 0000 29B1     		cbz	r1, .L182
2128:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   }
 4023              		.loc 1 2128 5 is_stmt 1 view .LVU1331
2128:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   }
 4024              		.loc 1 2128 15 is_stmt 0 view .LVU1332
 4025 0002 0388     		ldrh	r3, [r0]
 4026 0004 9BB2     		uxth	r3, r3
 4027 0006 43F00403 		orr	r3, r3, #4
 4028 000a 0380     		strh	r3, [r0]	@ movhi
 4029 000c 7047     		bx	lr
 4030              	.L182:
2133:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   }
 4031              		.loc 1 2133 5 is_stmt 1 view .LVU1333
2133:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   }
 4032              		.loc 1 2133 15 is_stmt 0 view .LVU1334
 4033 000e 0388     		ldrh	r3, [r0]
 4034 0010 9BB2     		uxth	r3, r3
 4035 0012 23F00403 		bic	r3, r3, #4
 4036 0016 9BB2     		uxth	r3, r3
 4037 0018 0380     		strh	r3, [r0]	@ movhi
2135:../stm32f10x_fwlib/src/stm32f10x_tim.c **** 
 4038              		.loc 1 2135 1 view .LVU1335
 4039 001a 7047     		bx	lr
 4040              		.cfi_endproc
 4041              	.LFE89:
 4043              		.section	.text.TIM_SelectHallSensor,"ax",%progbits
 4044              		.align	1
 4045              		.global	TIM_SelectHallSensor
 4046              		.syntax unified
 4047              		.thumb
 4048              		.thumb_func
 4050              	TIM_SelectHallSensor:
 4051              	.LVL412:
ARM GAS  C:\Users\28470\AppData\Local\Temp\ccXqX3Ed.s 			page 141


 4052              	.LFB90:
2145:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Check the parameters */
 4053              		.loc 1 2145 1 is_stmt 1 view -0
 4054              		.cfi_startproc
 4055              		@ args = 0, pretend = 0, frame = 0
 4056              		@ frame_needed = 0, uses_anonymous_args = 0
 4057              		@ link register save eliminated.
2147:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   assert_param(IS_FUNCTIONAL_STATE(NewState));
 4058              		.loc 1 2147 3 view .LVU1337
2148:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   if (NewState != DISABLE)
 4059              		.loc 1 2148 3 view .LVU1338
2149:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   {
 4060              		.loc 1 2149 3 view .LVU1339
2149:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   {
 4061              		.loc 1 2149 6 is_stmt 0 view .LVU1340
 4062 0000 29B1     		cbz	r1, .L185
2152:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   }
 4063              		.loc 1 2152 5 is_stmt 1 view .LVU1341
2152:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   }
 4064              		.loc 1 2152 15 is_stmt 0 view .LVU1342
 4065 0002 8388     		ldrh	r3, [r0, #4]
 4066 0004 9BB2     		uxth	r3, r3
 4067 0006 43F08003 		orr	r3, r3, #128
 4068 000a 8380     		strh	r3, [r0, #4]	@ movhi
 4069 000c 7047     		bx	lr
 4070              	.L185:
2157:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   }
 4071              		.loc 1 2157 5 is_stmt 1 view .LVU1343
2157:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   }
 4072              		.loc 1 2157 15 is_stmt 0 view .LVU1344
 4073 000e 8388     		ldrh	r3, [r0, #4]
 4074 0010 9BB2     		uxth	r3, r3
 4075 0012 23F08003 		bic	r3, r3, #128
 4076 0016 9BB2     		uxth	r3, r3
 4077 0018 8380     		strh	r3, [r0, #4]	@ movhi
2159:../stm32f10x_fwlib/src/stm32f10x_tim.c **** 
 4078              		.loc 1 2159 1 view .LVU1345
 4079 001a 7047     		bx	lr
 4080              		.cfi_endproc
 4081              	.LFE90:
 4083              		.section	.text.TIM_SelectOnePulseMode,"ax",%progbits
 4084              		.align	1
 4085              		.global	TIM_SelectOnePulseMode
 4086              		.syntax unified
 4087              		.thumb
 4088              		.thumb_func
 4090              	TIM_SelectOnePulseMode:
 4091              	.LVL413:
 4092              	.LFB91:
2171:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Check the parameters */
 4093              		.loc 1 2171 1 is_stmt 1 view -0
 4094              		.cfi_startproc
 4095              		@ args = 0, pretend = 0, frame = 0
 4096              		@ frame_needed = 0, uses_anonymous_args = 0
 4097              		@ link register save eliminated.
2173:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   assert_param(IS_TIM_OPM_MODE(TIM_OPMode));
 4098              		.loc 1 2173 3 view .LVU1347
ARM GAS  C:\Users\28470\AppData\Local\Temp\ccXqX3Ed.s 			page 142


2174:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Reset the OPM Bit */
 4099              		.loc 1 2174 3 view .LVU1348
2176:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Configure the OPM Mode */
 4100              		.loc 1 2176 3 view .LVU1349
2176:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Configure the OPM Mode */
 4101              		.loc 1 2176 13 is_stmt 0 view .LVU1350
 4102 0000 0388     		ldrh	r3, [r0]
 4103 0002 9BB2     		uxth	r3, r3
 4104 0004 23F00803 		bic	r3, r3, #8
 4105 0008 9BB2     		uxth	r3, r3
 4106 000a 0380     		strh	r3, [r0]	@ movhi
2178:../stm32f10x_fwlib/src/stm32f10x_tim.c **** }
 4107              		.loc 1 2178 3 is_stmt 1 view .LVU1351
2178:../stm32f10x_fwlib/src/stm32f10x_tim.c **** }
 4108              		.loc 1 2178 13 is_stmt 0 view .LVU1352
 4109 000c 0388     		ldrh	r3, [r0]
 4110 000e 9BB2     		uxth	r3, r3
 4111 0010 0B43     		orrs	r3, r3, r1
 4112 0012 0380     		strh	r3, [r0]	@ movhi
2179:../stm32f10x_fwlib/src/stm32f10x_tim.c **** 
 4113              		.loc 1 2179 1 view .LVU1353
 4114 0014 7047     		bx	lr
 4115              		.cfi_endproc
 4116              	.LFE91:
 4118              		.section	.text.TIM_SelectOutputTrigger,"ax",%progbits
 4119              		.align	1
 4120              		.global	TIM_SelectOutputTrigger
 4121              		.syntax unified
 4122              		.thumb
 4123              		.thumb_func
 4125              	TIM_SelectOutputTrigger:
 4126              	.LVL414:
 4127              	.LFB92:
2203:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Check the parameters */
 4128              		.loc 1 2203 1 is_stmt 1 view -0
 4129              		.cfi_startproc
 4130              		@ args = 0, pretend = 0, frame = 0
 4131              		@ frame_needed = 0, uses_anonymous_args = 0
 4132              		@ link register save eliminated.
2205:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   assert_param(IS_TIM_TRGO_SOURCE(TIM_TRGOSource));
 4133              		.loc 1 2205 3 view .LVU1355
2206:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Reset the MMS Bits */
 4134              		.loc 1 2206 3 view .LVU1356
2208:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Select the TRGO source */
 4135              		.loc 1 2208 3 view .LVU1357
2208:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Select the TRGO source */
 4136              		.loc 1 2208 13 is_stmt 0 view .LVU1358
 4137 0000 8388     		ldrh	r3, [r0, #4]
 4138 0002 9BB2     		uxth	r3, r3
 4139 0004 23F07003 		bic	r3, r3, #112
 4140 0008 9BB2     		uxth	r3, r3
 4141 000a 8380     		strh	r3, [r0, #4]	@ movhi
2210:../stm32f10x_fwlib/src/stm32f10x_tim.c **** }
 4142              		.loc 1 2210 3 is_stmt 1 view .LVU1359
2210:../stm32f10x_fwlib/src/stm32f10x_tim.c **** }
 4143              		.loc 1 2210 13 is_stmt 0 view .LVU1360
 4144 000c 8388     		ldrh	r3, [r0, #4]
ARM GAS  C:\Users\28470\AppData\Local\Temp\ccXqX3Ed.s 			page 143


 4145 000e 9BB2     		uxth	r3, r3
 4146 0010 0B43     		orrs	r3, r3, r1
 4147 0012 8380     		strh	r3, [r0, #4]	@ movhi
2211:../stm32f10x_fwlib/src/stm32f10x_tim.c **** 
 4148              		.loc 1 2211 1 view .LVU1361
 4149 0014 7047     		bx	lr
 4150              		.cfi_endproc
 4151              	.LFE92:
 4153              		.section	.text.TIM_SelectSlaveMode,"ax",%progbits
 4154              		.align	1
 4155              		.global	TIM_SelectSlaveMode
 4156              		.syntax unified
 4157              		.thumb
 4158              		.thumb_func
 4160              	TIM_SelectSlaveMode:
 4161              	.LVL415:
 4162              	.LFB93:
2226:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Check the parameters */
 4163              		.loc 1 2226 1 is_stmt 1 view -0
 4164              		.cfi_startproc
 4165              		@ args = 0, pretend = 0, frame = 0
 4166              		@ frame_needed = 0, uses_anonymous_args = 0
 4167              		@ link register save eliminated.
2228:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   assert_param(IS_TIM_SLAVE_MODE(TIM_SlaveMode));
 4168              		.loc 1 2228 3 view .LVU1363
2229:../stm32f10x_fwlib/src/stm32f10x_tim.c ****  /* Reset the SMS Bits */
 4169              		.loc 1 2229 3 view .LVU1364
2231:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Select the Slave Mode */
 4170              		.loc 1 2231 3 view .LVU1365
2231:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Select the Slave Mode */
 4171              		.loc 1 2231 14 is_stmt 0 view .LVU1366
 4172 0000 0389     		ldrh	r3, [r0, #8]
 4173 0002 9BB2     		uxth	r3, r3
 4174 0004 23F00703 		bic	r3, r3, #7
 4175 0008 9BB2     		uxth	r3, r3
 4176 000a 0381     		strh	r3, [r0, #8]	@ movhi
2233:../stm32f10x_fwlib/src/stm32f10x_tim.c **** }
 4177              		.loc 1 2233 3 is_stmt 1 view .LVU1367
2233:../stm32f10x_fwlib/src/stm32f10x_tim.c **** }
 4178              		.loc 1 2233 14 is_stmt 0 view .LVU1368
 4179 000c 0389     		ldrh	r3, [r0, #8]
 4180 000e 9BB2     		uxth	r3, r3
 4181 0010 0B43     		orrs	r3, r3, r1
 4182 0012 0381     		strh	r3, [r0, #8]	@ movhi
2234:../stm32f10x_fwlib/src/stm32f10x_tim.c **** 
 4183              		.loc 1 2234 1 view .LVU1369
 4184 0014 7047     		bx	lr
 4185              		.cfi_endproc
 4186              	.LFE93:
 4188              		.section	.text.TIM_SelectMasterSlaveMode,"ax",%progbits
 4189              		.align	1
 4190              		.global	TIM_SelectMasterSlaveMode
 4191              		.syntax unified
 4192              		.thumb
 4193              		.thumb_func
 4195              	TIM_SelectMasterSlaveMode:
 4196              	.LVL416:
ARM GAS  C:\Users\28470\AppData\Local\Temp\ccXqX3Ed.s 			page 144


 4197              	.LFB94:
2247:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Check the parameters */
 4198              		.loc 1 2247 1 is_stmt 1 view -0
 4199              		.cfi_startproc
 4200              		@ args = 0, pretend = 0, frame = 0
 4201              		@ frame_needed = 0, uses_anonymous_args = 0
 4202              		@ link register save eliminated.
2249:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   assert_param(IS_TIM_MSM_STATE(TIM_MasterSlaveMode));
 4203              		.loc 1 2249 3 view .LVU1371
2250:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Reset the MSM Bit */
 4204              		.loc 1 2250 3 view .LVU1372
2252:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   
 4205              		.loc 1 2252 3 view .LVU1373
2252:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   
 4206              		.loc 1 2252 14 is_stmt 0 view .LVU1374
 4207 0000 0389     		ldrh	r3, [r0, #8]
 4208 0002 9BB2     		uxth	r3, r3
 4209 0004 23F08003 		bic	r3, r3, #128
 4210 0008 9BB2     		uxth	r3, r3
 4211 000a 0381     		strh	r3, [r0, #8]	@ movhi
2255:../stm32f10x_fwlib/src/stm32f10x_tim.c **** }
 4212              		.loc 1 2255 3 is_stmt 1 view .LVU1375
2255:../stm32f10x_fwlib/src/stm32f10x_tim.c **** }
 4213              		.loc 1 2255 14 is_stmt 0 view .LVU1376
 4214 000c 0389     		ldrh	r3, [r0, #8]
 4215 000e 9BB2     		uxth	r3, r3
 4216 0010 0B43     		orrs	r3, r3, r1
 4217 0012 0381     		strh	r3, [r0, #8]	@ movhi
2256:../stm32f10x_fwlib/src/stm32f10x_tim.c **** 
 4218              		.loc 1 2256 1 view .LVU1377
 4219 0014 7047     		bx	lr
 4220              		.cfi_endproc
 4221              	.LFE94:
 4223              		.section	.text.TIM_SetCounter,"ax",%progbits
 4224              		.align	1
 4225              		.global	TIM_SetCounter
 4226              		.syntax unified
 4227              		.thumb
 4228              		.thumb_func
 4230              	TIM_SetCounter:
 4231              	.LVL417:
 4232              	.LFB95:
2265:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Check the parameters */
 4233              		.loc 1 2265 1 is_stmt 1 view -0
 4234              		.cfi_startproc
 4235              		@ args = 0, pretend = 0, frame = 0
 4236              		@ frame_needed = 0, uses_anonymous_args = 0
 4237              		@ link register save eliminated.
2267:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Set the Counter Register value */
 4238              		.loc 1 2267 3 view .LVU1379
2269:../stm32f10x_fwlib/src/stm32f10x_tim.c **** }
 4239              		.loc 1 2269 3 view .LVU1380
2269:../stm32f10x_fwlib/src/stm32f10x_tim.c **** }
 4240              		.loc 1 2269 13 is_stmt 0 view .LVU1381
 4241 0000 8184     		strh	r1, [r0, #36]	@ movhi
2270:../stm32f10x_fwlib/src/stm32f10x_tim.c **** 
 4242              		.loc 1 2270 1 view .LVU1382
ARM GAS  C:\Users\28470\AppData\Local\Temp\ccXqX3Ed.s 			page 145


 4243 0002 7047     		bx	lr
 4244              		.cfi_endproc
 4245              	.LFE95:
 4247              		.section	.text.TIM_SetAutoreload,"ax",%progbits
 4248              		.align	1
 4249              		.global	TIM_SetAutoreload
 4250              		.syntax unified
 4251              		.thumb
 4252              		.thumb_func
 4254              	TIM_SetAutoreload:
 4255              	.LVL418:
 4256              	.LFB96:
2279:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Check the parameters */
 4257              		.loc 1 2279 1 is_stmt 1 view -0
 4258              		.cfi_startproc
 4259              		@ args = 0, pretend = 0, frame = 0
 4260              		@ frame_needed = 0, uses_anonymous_args = 0
 4261              		@ link register save eliminated.
2281:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Set the Autoreload Register value */
 4262              		.loc 1 2281 3 view .LVU1384
2283:../stm32f10x_fwlib/src/stm32f10x_tim.c **** }
 4263              		.loc 1 2283 3 view .LVU1385
2283:../stm32f10x_fwlib/src/stm32f10x_tim.c **** }
 4264              		.loc 1 2283 13 is_stmt 0 view .LVU1386
 4265 0000 8185     		strh	r1, [r0, #44]	@ movhi
2284:../stm32f10x_fwlib/src/stm32f10x_tim.c **** 
 4266              		.loc 1 2284 1 view .LVU1387
 4267 0002 7047     		bx	lr
 4268              		.cfi_endproc
 4269              	.LFE96:
 4271              		.section	.text.TIM_SetCompare1,"ax",%progbits
 4272              		.align	1
 4273              		.global	TIM_SetCompare1
 4274              		.syntax unified
 4275              		.thumb
 4276              		.thumb_func
 4278              	TIM_SetCompare1:
 4279              	.LVL419:
 4280              	.LFB97:
2293:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Check the parameters */
 4281              		.loc 1 2293 1 is_stmt 1 view -0
 4282              		.cfi_startproc
 4283              		@ args = 0, pretend = 0, frame = 0
 4284              		@ frame_needed = 0, uses_anonymous_args = 0
 4285              		@ link register save eliminated.
2295:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Set the Capture Compare1 Register value */
 4286              		.loc 1 2295 3 view .LVU1389
2297:../stm32f10x_fwlib/src/stm32f10x_tim.c **** }
 4287              		.loc 1 2297 3 view .LVU1390
2297:../stm32f10x_fwlib/src/stm32f10x_tim.c **** }
 4288              		.loc 1 2297 14 is_stmt 0 view .LVU1391
 4289 0000 8186     		strh	r1, [r0, #52]	@ movhi
2298:../stm32f10x_fwlib/src/stm32f10x_tim.c **** 
 4290              		.loc 1 2298 1 view .LVU1392
 4291 0002 7047     		bx	lr
 4292              		.cfi_endproc
 4293              	.LFE97:
ARM GAS  C:\Users\28470\AppData\Local\Temp\ccXqX3Ed.s 			page 146


 4295              		.section	.text.TIM_SetCompare2,"ax",%progbits
 4296              		.align	1
 4297              		.global	TIM_SetCompare2
 4298              		.syntax unified
 4299              		.thumb
 4300              		.thumb_func
 4302              	TIM_SetCompare2:
 4303              	.LVL420:
 4304              	.LFB98:
2307:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Check the parameters */
 4305              		.loc 1 2307 1 is_stmt 1 view -0
 4306              		.cfi_startproc
 4307              		@ args = 0, pretend = 0, frame = 0
 4308              		@ frame_needed = 0, uses_anonymous_args = 0
 4309              		@ link register save eliminated.
2309:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Set the Capture Compare2 Register value */
 4310              		.loc 1 2309 3 view .LVU1394
2311:../stm32f10x_fwlib/src/stm32f10x_tim.c **** }
 4311              		.loc 1 2311 3 view .LVU1395
2311:../stm32f10x_fwlib/src/stm32f10x_tim.c **** }
 4312              		.loc 1 2311 14 is_stmt 0 view .LVU1396
 4313 0000 0187     		strh	r1, [r0, #56]	@ movhi
2312:../stm32f10x_fwlib/src/stm32f10x_tim.c **** 
 4314              		.loc 1 2312 1 view .LVU1397
 4315 0002 7047     		bx	lr
 4316              		.cfi_endproc
 4317              	.LFE98:
 4319              		.section	.text.TIM_SetCompare3,"ax",%progbits
 4320              		.align	1
 4321              		.global	TIM_SetCompare3
 4322              		.syntax unified
 4323              		.thumb
 4324              		.thumb_func
 4326              	TIM_SetCompare3:
 4327              	.LVL421:
 4328              	.LFB99:
2321:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Check the parameters */
 4329              		.loc 1 2321 1 is_stmt 1 view -0
 4330              		.cfi_startproc
 4331              		@ args = 0, pretend = 0, frame = 0
 4332              		@ frame_needed = 0, uses_anonymous_args = 0
 4333              		@ link register save eliminated.
2323:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Set the Capture Compare3 Register value */
 4334              		.loc 1 2323 3 view .LVU1399
2325:../stm32f10x_fwlib/src/stm32f10x_tim.c **** }
 4335              		.loc 1 2325 3 view .LVU1400
2325:../stm32f10x_fwlib/src/stm32f10x_tim.c **** }
 4336              		.loc 1 2325 14 is_stmt 0 view .LVU1401
 4337 0000 8187     		strh	r1, [r0, #60]	@ movhi
2326:../stm32f10x_fwlib/src/stm32f10x_tim.c **** 
 4338              		.loc 1 2326 1 view .LVU1402
 4339 0002 7047     		bx	lr
 4340              		.cfi_endproc
 4341              	.LFE99:
 4343              		.section	.text.TIM_SetCompare4,"ax",%progbits
 4344              		.align	1
 4345              		.global	TIM_SetCompare4
ARM GAS  C:\Users\28470\AppData\Local\Temp\ccXqX3Ed.s 			page 147


 4346              		.syntax unified
 4347              		.thumb
 4348              		.thumb_func
 4350              	TIM_SetCompare4:
 4351              	.LVL422:
 4352              	.LFB100:
2335:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Check the parameters */
 4353              		.loc 1 2335 1 is_stmt 1 view -0
 4354              		.cfi_startproc
 4355              		@ args = 0, pretend = 0, frame = 0
 4356              		@ frame_needed = 0, uses_anonymous_args = 0
 4357              		@ link register save eliminated.
2337:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Set the Capture Compare4 Register value */
 4358              		.loc 1 2337 3 view .LVU1404
2339:../stm32f10x_fwlib/src/stm32f10x_tim.c **** }
 4359              		.loc 1 2339 3 view .LVU1405
2339:../stm32f10x_fwlib/src/stm32f10x_tim.c **** }
 4360              		.loc 1 2339 14 is_stmt 0 view .LVU1406
 4361 0000 A0F84010 		strh	r1, [r0, #64]	@ movhi
2340:../stm32f10x_fwlib/src/stm32f10x_tim.c **** 
 4362              		.loc 1 2340 1 view .LVU1407
 4363 0004 7047     		bx	lr
 4364              		.cfi_endproc
 4365              	.LFE100:
 4367              		.section	.text.TIM_SetIC1Prescaler,"ax",%progbits
 4368              		.align	1
 4369              		.global	TIM_SetIC1Prescaler
 4370              		.syntax unified
 4371              		.thumb
 4372              		.thumb_func
 4374              	TIM_SetIC1Prescaler:
 4375              	.LVL423:
 4376              	.LFB101:
2354:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Check the parameters */
 4377              		.loc 1 2354 1 is_stmt 1 view -0
 4378              		.cfi_startproc
 4379              		@ args = 0, pretend = 0, frame = 0
 4380              		@ frame_needed = 0, uses_anonymous_args = 0
 4381              		@ link register save eliminated.
2356:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));
 4382              		.loc 1 2356 3 view .LVU1409
2357:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Reset the IC1PSC Bits */
 4383              		.loc 1 2357 3 view .LVU1410
2359:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Set the IC1PSC value */
 4384              		.loc 1 2359 3 view .LVU1411
2359:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Set the IC1PSC value */
 4385              		.loc 1 2359 15 is_stmt 0 view .LVU1412
 4386 0000 038B     		ldrh	r3, [r0, #24]
 4387 0002 9BB2     		uxth	r3, r3
 4388 0004 23F00C03 		bic	r3, r3, #12
 4389 0008 9BB2     		uxth	r3, r3
 4390 000a 0383     		strh	r3, [r0, #24]	@ movhi
2361:../stm32f10x_fwlib/src/stm32f10x_tim.c **** }
 4391              		.loc 1 2361 3 is_stmt 1 view .LVU1413
2361:../stm32f10x_fwlib/src/stm32f10x_tim.c **** }
 4392              		.loc 1 2361 15 is_stmt 0 view .LVU1414
 4393 000c 038B     		ldrh	r3, [r0, #24]
ARM GAS  C:\Users\28470\AppData\Local\Temp\ccXqX3Ed.s 			page 148


 4394 000e 9BB2     		uxth	r3, r3
 4395 0010 0B43     		orrs	r3, r3, r1
 4396 0012 0383     		strh	r3, [r0, #24]	@ movhi
2362:../stm32f10x_fwlib/src/stm32f10x_tim.c **** 
 4397              		.loc 1 2362 1 view .LVU1415
 4398 0014 7047     		bx	lr
 4399              		.cfi_endproc
 4400              	.LFE101:
 4402              		.section	.text.TIM_SetIC2Prescaler,"ax",%progbits
 4403              		.align	1
 4404              		.global	TIM_SetIC2Prescaler
 4405              		.syntax unified
 4406              		.thumb
 4407              		.thumb_func
 4409              	TIM_SetIC2Prescaler:
 4410              	.LVL424:
 4411              	.LFB102:
2376:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Check the parameters */
 4412              		.loc 1 2376 1 is_stmt 1 view -0
 4413              		.cfi_startproc
 4414              		@ args = 0, pretend = 0, frame = 0
 4415              		@ frame_needed = 0, uses_anonymous_args = 0
 4416              		@ link register save eliminated.
2378:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));
 4417              		.loc 1 2378 3 view .LVU1417
2379:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Reset the IC2PSC Bits */
 4418              		.loc 1 2379 3 view .LVU1418
2381:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Set the IC2PSC value */
 4419              		.loc 1 2381 3 view .LVU1419
2381:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Set the IC2PSC value */
 4420              		.loc 1 2381 15 is_stmt 0 view .LVU1420
 4421 0000 038B     		ldrh	r3, [r0, #24]
 4422 0002 9BB2     		uxth	r3, r3
 4423 0004 23F44063 		bic	r3, r3, #3072
 4424 0008 9BB2     		uxth	r3, r3
 4425 000a 0383     		strh	r3, [r0, #24]	@ movhi
2383:../stm32f10x_fwlib/src/stm32f10x_tim.c **** }
 4426              		.loc 1 2383 3 is_stmt 1 view .LVU1421
2383:../stm32f10x_fwlib/src/stm32f10x_tim.c **** }
 4427              		.loc 1 2383 15 is_stmt 0 view .LVU1422
 4428 000c 038B     		ldrh	r3, [r0, #24]
 4429 000e 9BB2     		uxth	r3, r3
2383:../stm32f10x_fwlib/src/stm32f10x_tim.c **** }
 4430              		.loc 1 2383 18 view .LVU1423
 4431 0010 0902     		lsls	r1, r1, #8
 4432              	.LVL425:
2383:../stm32f10x_fwlib/src/stm32f10x_tim.c **** }
 4433              		.loc 1 2383 18 view .LVU1424
 4434 0012 89B2     		uxth	r1, r1
2383:../stm32f10x_fwlib/src/stm32f10x_tim.c **** }
 4435              		.loc 1 2383 15 view .LVU1425
 4436 0014 0B43     		orrs	r3, r3, r1
 4437 0016 0383     		strh	r3, [r0, #24]	@ movhi
2384:../stm32f10x_fwlib/src/stm32f10x_tim.c **** 
 4438              		.loc 1 2384 1 view .LVU1426
 4439 0018 7047     		bx	lr
 4440              		.cfi_endproc
ARM GAS  C:\Users\28470\AppData\Local\Temp\ccXqX3Ed.s 			page 149


 4441              	.LFE102:
 4443              		.section	.text.TIM_PWMIConfig,"ax",%progbits
 4444              		.align	1
 4445              		.global	TIM_PWMIConfig
 4446              		.syntax unified
 4447              		.thumb
 4448              		.thumb_func
 4450              	TIM_PWMIConfig:
 4451              	.LVL426:
 4452              	.LFB36:
 655:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   uint16_t icoppositepolarity = TIM_ICPolarity_Rising;
 4453              		.loc 1 655 1 is_stmt 1 view -0
 4454              		.cfi_startproc
 4455              		@ args = 0, pretend = 0, frame = 0
 4456              		@ frame_needed = 0, uses_anonymous_args = 0
 655:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   uint16_t icoppositepolarity = TIM_ICPolarity_Rising;
 4457              		.loc 1 655 1 is_stmt 0 view .LVU1428
 4458 0000 F8B5     		push	{r3, r4, r5, r6, r7, lr}
 4459              	.LCFI17:
 4460              		.cfi_def_cfa_offset 24
 4461              		.cfi_offset 3, -24
 4462              		.cfi_offset 4, -20
 4463              		.cfi_offset 5, -16
 4464              		.cfi_offset 6, -12
 4465              		.cfi_offset 7, -8
 4466              		.cfi_offset 14, -4
 4467 0002 0546     		mov	r5, r0
 4468 0004 0C46     		mov	r4, r1
 656:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   uint16_t icoppositeselection = TIM_ICSelection_DirectTI;
 4469              		.loc 1 656 3 is_stmt 1 view .LVU1429
 4470              	.LVL427:
 657:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Check the parameters */
 4471              		.loc 1 657 3 view .LVU1430
 659:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Select the Opposite Input Polarity */
 4472              		.loc 1 659 3 view .LVU1431
 661:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   {
 4473              		.loc 1 661 3 view .LVU1432
 661:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   {
 4474              		.loc 1 661 23 is_stmt 0 view .LVU1433
 4475 0006 4988     		ldrh	r1, [r1, #2]
 4476              	.LVL428:
 661:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   {
 4477              		.loc 1 661 6 view .LVU1434
 4478 0008 C9B9     		cbnz	r1, .L204
 663:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   }
 4479              		.loc 1 663 24 view .LVU1435
 4480 000a 0226     		movs	r6, #2
 4481              	.L200:
 4482              	.LVL429:
 670:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   {
 4483              		.loc 1 670 3 is_stmt 1 view .LVU1436
 670:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   {
 4484              		.loc 1 670 23 is_stmt 0 view .LVU1437
 4485 000c A288     		ldrh	r2, [r4, #4]
 670:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   {
 4486              		.loc 1 670 6 view .LVU1438
 4487 000e 012A     		cmp	r2, #1
ARM GAS  C:\Users\28470\AppData\Local\Temp\ccXqX3Ed.s 			page 150


 4488 0010 17D0     		beq	.L207
 676:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   }
 4489              		.loc 1 676 25 view .LVU1439
 4490 0012 0127     		movs	r7, #1
 4491              	.L201:
 4492              	.LVL430:
 678:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   {
 4493              		.loc 1 678 3 is_stmt 1 view .LVU1440
 678:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   {
 4494              		.loc 1 678 23 is_stmt 0 view .LVU1441
 4495 0014 2388     		ldrh	r3, [r4]
 678:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   {
 4496              		.loc 1 678 6 view .LVU1442
 4497 0016 B3B9     		cbnz	r3, .L202
 681:../stm32f10x_fwlib/src/stm32f10x_tim.c ****                TIM_ICInitStruct->TIM_ICFilter);
 4498              		.loc 1 681 5 is_stmt 1 view .LVU1443
 4499 0018 2389     		ldrh	r3, [r4, #8]
 4500 001a 2846     		mov	r0, r5
 4501              	.LVL431:
 681:../stm32f10x_fwlib/src/stm32f10x_tim.c ****                TIM_ICInitStruct->TIM_ICFilter);
 4502              		.loc 1 681 5 is_stmt 0 view .LVU1444
 4503 001c FFF7FEFF 		bl	TI1_Config
 4504              	.LVL432:
 684:../stm32f10x_fwlib/src/stm32f10x_tim.c ****     /* TI2 Configuration */
 4505              		.loc 1 684 5 is_stmt 1 view .LVU1445
 4506 0020 E188     		ldrh	r1, [r4, #6]
 4507 0022 2846     		mov	r0, r5
 4508 0024 FFF7FEFF 		bl	TIM_SetIC1Prescaler
 4509              	.LVL433:
 686:../stm32f10x_fwlib/src/stm32f10x_tim.c ****     /* Set the Input Capture Prescaler value */
 4510              		.loc 1 686 5 view .LVU1446
 4511 0028 2389     		ldrh	r3, [r4, #8]
 4512 002a 3A46     		mov	r2, r7
 4513 002c 3146     		mov	r1, r6
 4514 002e 2846     		mov	r0, r5
 4515 0030 FFF7FEFF 		bl	TI2_Config
 4516              	.LVL434:
 688:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   }
 4517              		.loc 1 688 5 view .LVU1447
 4518 0034 E188     		ldrh	r1, [r4, #6]
 4519 0036 2846     		mov	r0, r5
 4520 0038 FFF7FEFF 		bl	TIM_SetIC2Prescaler
 4521              	.LVL435:
 4522              	.L199:
 702:../stm32f10x_fwlib/src/stm32f10x_tim.c **** 
 4523              		.loc 1 702 1 is_stmt 0 view .LVU1448
 4524 003c F8BD     		pop	{r3, r4, r5, r6, r7, pc}
 4525              	.LVL436:
 4526              	.L204:
 667:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   }
 4527              		.loc 1 667 24 view .LVU1449
 4528 003e 0026     		movs	r6, #0
 4529 0040 E4E7     		b	.L200
 4530              	.LVL437:
 4531              	.L207:
 672:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   }
 4532              		.loc 1 672 25 view .LVU1450
ARM GAS  C:\Users\28470\AppData\Local\Temp\ccXqX3Ed.s 			page 151


 4533 0042 0227     		movs	r7, #2
 4534 0044 E6E7     		b	.L201
 4535              	.LVL438:
 4536              	.L202:
 693:../stm32f10x_fwlib/src/stm32f10x_tim.c ****                TIM_ICInitStruct->TIM_ICFilter);
 4537              		.loc 1 693 5 is_stmt 1 view .LVU1451
 4538 0046 2389     		ldrh	r3, [r4, #8]
 4539 0048 2846     		mov	r0, r5
 4540              	.LVL439:
 693:../stm32f10x_fwlib/src/stm32f10x_tim.c ****                TIM_ICInitStruct->TIM_ICFilter);
 4541              		.loc 1 693 5 is_stmt 0 view .LVU1452
 4542 004a FFF7FEFF 		bl	TI2_Config
 4543              	.LVL440:
 696:../stm32f10x_fwlib/src/stm32f10x_tim.c ****     /* TI1 Configuration */
 4544              		.loc 1 696 5 is_stmt 1 view .LVU1453
 4545 004e E188     		ldrh	r1, [r4, #6]
 4546 0050 2846     		mov	r0, r5
 4547 0052 FFF7FEFF 		bl	TIM_SetIC2Prescaler
 4548              	.LVL441:
 698:../stm32f10x_fwlib/src/stm32f10x_tim.c ****     /* Set the Input Capture Prescaler value */
 4549              		.loc 1 698 5 view .LVU1454
 4550 0056 2389     		ldrh	r3, [r4, #8]
 4551 0058 3A46     		mov	r2, r7
 4552 005a 3146     		mov	r1, r6
 4553 005c 2846     		mov	r0, r5
 4554 005e FFF7FEFF 		bl	TI1_Config
 4555              	.LVL442:
 700:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   }
 4556              		.loc 1 700 5 view .LVU1455
 4557 0062 E188     		ldrh	r1, [r4, #6]
 4558 0064 2846     		mov	r0, r5
 4559 0066 FFF7FEFF 		bl	TIM_SetIC1Prescaler
 4560              	.LVL443:
 702:../stm32f10x_fwlib/src/stm32f10x_tim.c **** 
 4561              		.loc 1 702 1 is_stmt 0 view .LVU1456
 4562 006a E7E7     		b	.L199
 4563              		.cfi_endproc
 4564              	.LFE36:
 4566              		.section	.text.TIM_SetIC3Prescaler,"ax",%progbits
 4567              		.align	1
 4568              		.global	TIM_SetIC3Prescaler
 4569              		.syntax unified
 4570              		.thumb
 4571              		.thumb_func
 4573              	TIM_SetIC3Prescaler:
 4574              	.LVL444:
 4575              	.LFB103:
2398:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Check the parameters */
 4576              		.loc 1 2398 1 is_stmt 1 view -0
 4577              		.cfi_startproc
 4578              		@ args = 0, pretend = 0, frame = 0
 4579              		@ frame_needed = 0, uses_anonymous_args = 0
 4580              		@ link register save eliminated.
2400:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));
 4581              		.loc 1 2400 3 view .LVU1458
2401:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Reset the IC3PSC Bits */
 4582              		.loc 1 2401 3 view .LVU1459
ARM GAS  C:\Users\28470\AppData\Local\Temp\ccXqX3Ed.s 			page 152


2403:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Set the IC3PSC value */
 4583              		.loc 1 2403 3 view .LVU1460
2403:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Set the IC3PSC value */
 4584              		.loc 1 2403 15 is_stmt 0 view .LVU1461
 4585 0000 838B     		ldrh	r3, [r0, #28]
 4586 0002 9BB2     		uxth	r3, r3
 4587 0004 23F00C03 		bic	r3, r3, #12
 4588 0008 9BB2     		uxth	r3, r3
 4589 000a 8383     		strh	r3, [r0, #28]	@ movhi
2405:../stm32f10x_fwlib/src/stm32f10x_tim.c **** }
 4590              		.loc 1 2405 3 is_stmt 1 view .LVU1462
2405:../stm32f10x_fwlib/src/stm32f10x_tim.c **** }
 4591              		.loc 1 2405 15 is_stmt 0 view .LVU1463
 4592 000c 838B     		ldrh	r3, [r0, #28]
 4593 000e 9BB2     		uxth	r3, r3
 4594 0010 0B43     		orrs	r3, r3, r1
 4595 0012 8383     		strh	r3, [r0, #28]	@ movhi
2406:../stm32f10x_fwlib/src/stm32f10x_tim.c **** 
 4596              		.loc 1 2406 1 view .LVU1464
 4597 0014 7047     		bx	lr
 4598              		.cfi_endproc
 4599              	.LFE103:
 4601              		.section	.text.TIM_SetIC4Prescaler,"ax",%progbits
 4602              		.align	1
 4603              		.global	TIM_SetIC4Prescaler
 4604              		.syntax unified
 4605              		.thumb
 4606              		.thumb_func
 4608              	TIM_SetIC4Prescaler:
 4609              	.LVL445:
 4610              	.LFB104:
2420:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Check the parameters */
 4611              		.loc 1 2420 1 is_stmt 1 view -0
 4612              		.cfi_startproc
 4613              		@ args = 0, pretend = 0, frame = 0
 4614              		@ frame_needed = 0, uses_anonymous_args = 0
 4615              		@ link register save eliminated.
2422:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   assert_param(IS_TIM_IC_PRESCALER(TIM_ICPSC));
 4616              		.loc 1 2422 3 view .LVU1466
2423:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Reset the IC4PSC Bits */
 4617              		.loc 1 2423 3 view .LVU1467
2425:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Set the IC4PSC value */
 4618              		.loc 1 2425 3 view .LVU1468
2425:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Set the IC4PSC value */
 4619              		.loc 1 2425 15 is_stmt 0 view .LVU1469
 4620 0000 838B     		ldrh	r3, [r0, #28]
 4621 0002 9BB2     		uxth	r3, r3
 4622 0004 23F44063 		bic	r3, r3, #3072
 4623 0008 9BB2     		uxth	r3, r3
 4624 000a 8383     		strh	r3, [r0, #28]	@ movhi
2427:../stm32f10x_fwlib/src/stm32f10x_tim.c **** }
 4625              		.loc 1 2427 3 is_stmt 1 view .LVU1470
2427:../stm32f10x_fwlib/src/stm32f10x_tim.c **** }
 4626              		.loc 1 2427 15 is_stmt 0 view .LVU1471
 4627 000c 838B     		ldrh	r3, [r0, #28]
 4628 000e 9BB2     		uxth	r3, r3
2427:../stm32f10x_fwlib/src/stm32f10x_tim.c **** }
ARM GAS  C:\Users\28470\AppData\Local\Temp\ccXqX3Ed.s 			page 153


 4629              		.loc 1 2427 18 view .LVU1472
 4630 0010 0902     		lsls	r1, r1, #8
 4631              	.LVL446:
2427:../stm32f10x_fwlib/src/stm32f10x_tim.c **** }
 4632              		.loc 1 2427 18 view .LVU1473
 4633 0012 89B2     		uxth	r1, r1
2427:../stm32f10x_fwlib/src/stm32f10x_tim.c **** }
 4634              		.loc 1 2427 15 view .LVU1474
 4635 0014 0B43     		orrs	r3, r3, r1
 4636 0016 8383     		strh	r3, [r0, #28]	@ movhi
2428:../stm32f10x_fwlib/src/stm32f10x_tim.c **** 
 4637              		.loc 1 2428 1 view .LVU1475
 4638 0018 7047     		bx	lr
 4639              		.cfi_endproc
 4640              	.LFE104:
 4642              		.section	.text.TIM_ICInit,"ax",%progbits
 4643              		.align	1
 4644              		.global	TIM_ICInit
 4645              		.syntax unified
 4646              		.thumb
 4647              		.thumb_func
 4649              	TIM_ICInit:
 4650              	.LVL447:
 4651              	.LFB35:
 588:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Check the parameters */
 4652              		.loc 1 588 1 is_stmt 1 view -0
 4653              		.cfi_startproc
 4654              		@ args = 0, pretend = 0, frame = 0
 4655              		@ frame_needed = 0, uses_anonymous_args = 0
 588:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Check the parameters */
 4656              		.loc 1 588 1 is_stmt 0 view .LVU1477
 4657 0000 38B5     		push	{r3, r4, r5, lr}
 4658              	.LCFI18:
 4659              		.cfi_def_cfa_offset 16
 4660              		.cfi_offset 3, -16
 4661              		.cfi_offset 4, -12
 4662              		.cfi_offset 5, -8
 4663              		.cfi_offset 14, -4
 4664 0002 0546     		mov	r5, r0
 4665 0004 0C46     		mov	r4, r1
 590:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   assert_param(IS_TIM_IC_SELECTION(TIM_ICInitStruct->TIM_ICSelection));
 4666              		.loc 1 590 3 is_stmt 1 view .LVU1478
 591:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   assert_param(IS_TIM_IC_PRESCALER(TIM_ICInitStruct->TIM_ICPrescaler));
 4667              		.loc 1 591 3 view .LVU1479
 592:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   assert_param(IS_TIM_IC_FILTER(TIM_ICInitStruct->TIM_ICFilter));
 4668              		.loc 1 592 3 view .LVU1480
 593:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   
 4669              		.loc 1 593 3 view .LVU1481
 595:../stm32f10x_fwlib/src/stm32f10x_tim.c ****      (TIMx == TIM4) ||(TIMx == TIM5))
 4670              		.loc 1 595 3 view .LVU1482
 602:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   }
 4671              		.loc 1 602 5 view .LVU1483
 604:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   {
 4672              		.loc 1 604 3 view .LVU1484
 604:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   {
 4673              		.loc 1 604 23 is_stmt 0 view .LVU1485
 4674 0006 0B88     		ldrh	r3, [r1]
ARM GAS  C:\Users\28470\AppData\Local\Temp\ccXqX3Ed.s 			page 154


 604:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   {
 4675              		.loc 1 604 6 view .LVU1486
 4676 0008 6BB1     		cbz	r3, .L216
 614:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   {
 4677              		.loc 1 614 8 is_stmt 1 view .LVU1487
 614:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   {
 4678              		.loc 1 614 11 is_stmt 0 view .LVU1488
 4679 000a 042B     		cmp	r3, #4
 4680 000c 15D0     		beq	.L217
 624:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   {
 4681              		.loc 1 624 8 is_stmt 1 view .LVU1489
 624:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   {
 4682              		.loc 1 624 11 is_stmt 0 view .LVU1490
 4683 000e 082B     		cmp	r3, #8
 4684 0010 1DD0     		beq	.L218
 636:../stm32f10x_fwlib/src/stm32f10x_tim.c ****     /* TI4 Configuration */
 4685              		.loc 1 636 5 is_stmt 1 view .LVU1491
 638:../stm32f10x_fwlib/src/stm32f10x_tim.c ****                TIM_ICInitStruct->TIM_ICSelection,
 4686              		.loc 1 638 5 view .LVU1492
 4687 0012 0B89     		ldrh	r3, [r1, #8]
 4688 0014 8A88     		ldrh	r2, [r1, #4]
 4689 0016 4988     		ldrh	r1, [r1, #2]
 4690              	.LVL448:
 638:../stm32f10x_fwlib/src/stm32f10x_tim.c ****                TIM_ICInitStruct->TIM_ICSelection,
 4691              		.loc 1 638 5 is_stmt 0 view .LVU1493
 4692 0018 FFF7FEFF 		bl	TI4_Config
 4693              	.LVL449:
 642:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   }
 4694              		.loc 1 642 5 is_stmt 1 view .LVU1494
 4695 001c E188     		ldrh	r1, [r4, #6]
 4696 001e 2846     		mov	r0, r5
 4697 0020 FFF7FEFF 		bl	TIM_SetIC4Prescaler
 4698              	.LVL450:
 4699              	.L210:
 644:../stm32f10x_fwlib/src/stm32f10x_tim.c **** 
 4700              		.loc 1 644 1 is_stmt 0 view .LVU1495
 4701 0024 38BD     		pop	{r3, r4, r5, pc}
 4702              	.LVL451:
 4703              	.L216:
 606:../stm32f10x_fwlib/src/stm32f10x_tim.c ****     /* TI1 Configuration */
 4704              		.loc 1 606 5 is_stmt 1 view .LVU1496
 608:../stm32f10x_fwlib/src/stm32f10x_tim.c ****                TIM_ICInitStruct->TIM_ICSelection,
 4705              		.loc 1 608 5 view .LVU1497
 4706 0026 0B89     		ldrh	r3, [r1, #8]
 4707 0028 8A88     		ldrh	r2, [r1, #4]
 4708 002a 4988     		ldrh	r1, [r1, #2]
 4709              	.LVL452:
 608:../stm32f10x_fwlib/src/stm32f10x_tim.c ****                TIM_ICInitStruct->TIM_ICSelection,
 4710              		.loc 1 608 5 is_stmt 0 view .LVU1498
 4711 002c FFF7FEFF 		bl	TI1_Config
 4712              	.LVL453:
 612:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   }
 4713              		.loc 1 612 5 is_stmt 1 view .LVU1499
 4714 0030 E188     		ldrh	r1, [r4, #6]
 4715 0032 2846     		mov	r0, r5
 4716 0034 FFF7FEFF 		bl	TIM_SetIC1Prescaler
 4717              	.LVL454:
ARM GAS  C:\Users\28470\AppData\Local\Temp\ccXqX3Ed.s 			page 155


 4718 0038 F4E7     		b	.L210
 4719              	.LVL455:
 4720              	.L217:
 616:../stm32f10x_fwlib/src/stm32f10x_tim.c ****     /* TI2 Configuration */
 4721              		.loc 1 616 5 view .LVU1500
 618:../stm32f10x_fwlib/src/stm32f10x_tim.c ****                TIM_ICInitStruct->TIM_ICSelection,
 4722              		.loc 1 618 5 view .LVU1501
 4723 003a 0B89     		ldrh	r3, [r1, #8]
 4724 003c 8A88     		ldrh	r2, [r1, #4]
 4725 003e 4988     		ldrh	r1, [r1, #2]
 4726              	.LVL456:
 618:../stm32f10x_fwlib/src/stm32f10x_tim.c ****                TIM_ICInitStruct->TIM_ICSelection,
 4727              		.loc 1 618 5 is_stmt 0 view .LVU1502
 4728 0040 FFF7FEFF 		bl	TI2_Config
 4729              	.LVL457:
 622:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   }
 4730              		.loc 1 622 5 is_stmt 1 view .LVU1503
 4731 0044 E188     		ldrh	r1, [r4, #6]
 4732 0046 2846     		mov	r0, r5
 4733 0048 FFF7FEFF 		bl	TIM_SetIC2Prescaler
 4734              	.LVL458:
 4735 004c EAE7     		b	.L210
 4736              	.LVL459:
 4737              	.L218:
 626:../stm32f10x_fwlib/src/stm32f10x_tim.c ****     /* TI3 Configuration */
 4738              		.loc 1 626 5 view .LVU1504
 628:../stm32f10x_fwlib/src/stm32f10x_tim.c ****                TIM_ICInitStruct->TIM_ICSelection,
 4739              		.loc 1 628 5 view .LVU1505
 4740 004e 0B89     		ldrh	r3, [r1, #8]
 4741 0050 8A88     		ldrh	r2, [r1, #4]
 4742 0052 4988     		ldrh	r1, [r1, #2]
 4743              	.LVL460:
 628:../stm32f10x_fwlib/src/stm32f10x_tim.c ****                TIM_ICInitStruct->TIM_ICSelection,
 4744              		.loc 1 628 5 is_stmt 0 view .LVU1506
 4745 0054 FFF7FEFF 		bl	TI3_Config
 4746              	.LVL461:
 632:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   }
 4747              		.loc 1 632 5 is_stmt 1 view .LVU1507
 4748 0058 E188     		ldrh	r1, [r4, #6]
 4749 005a 2846     		mov	r0, r5
 4750 005c FFF7FEFF 		bl	TIM_SetIC3Prescaler
 4751              	.LVL462:
 4752 0060 E0E7     		b	.L210
 4753              		.cfi_endproc
 4754              	.LFE35:
 4756              		.section	.text.TIM_SetClockDivision,"ax",%progbits
 4757              		.align	1
 4758              		.global	TIM_SetClockDivision
 4759              		.syntax unified
 4760              		.thumb
 4761              		.thumb_func
 4763              	TIM_SetClockDivision:
 4764              	.LVL463:
 4765              	.LFB105:
2442:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Check the parameters */
 4766              		.loc 1 2442 1 view -0
 4767              		.cfi_startproc
ARM GAS  C:\Users\28470\AppData\Local\Temp\ccXqX3Ed.s 			page 156


 4768              		@ args = 0, pretend = 0, frame = 0
 4769              		@ frame_needed = 0, uses_anonymous_args = 0
 4770              		@ link register save eliminated.
2444:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   assert_param(IS_TIM_CKD_DIV(TIM_CKD));
 4771              		.loc 1 2444 3 view .LVU1509
2445:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Reset the CKD Bits */
 4772              		.loc 1 2445 3 view .LVU1510
2447:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Set the CKD value */
 4773              		.loc 1 2447 3 view .LVU1511
2447:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Set the CKD value */
 4774              		.loc 1 2447 13 is_stmt 0 view .LVU1512
 4775 0000 0388     		ldrh	r3, [r0]
 4776 0002 9BB2     		uxth	r3, r3
 4777 0004 23F44073 		bic	r3, r3, #768
 4778 0008 9BB2     		uxth	r3, r3
 4779 000a 0380     		strh	r3, [r0]	@ movhi
2449:../stm32f10x_fwlib/src/stm32f10x_tim.c **** }
 4780              		.loc 1 2449 3 is_stmt 1 view .LVU1513
2449:../stm32f10x_fwlib/src/stm32f10x_tim.c **** }
 4781              		.loc 1 2449 13 is_stmt 0 view .LVU1514
 4782 000c 0388     		ldrh	r3, [r0]
 4783 000e 9BB2     		uxth	r3, r3
 4784 0010 0B43     		orrs	r3, r3, r1
 4785 0012 0380     		strh	r3, [r0]	@ movhi
2450:../stm32f10x_fwlib/src/stm32f10x_tim.c **** 
 4786              		.loc 1 2450 1 view .LVU1515
 4787 0014 7047     		bx	lr
 4788              		.cfi_endproc
 4789              	.LFE105:
 4791              		.section	.text.TIM_GetCapture1,"ax",%progbits
 4792              		.align	1
 4793              		.global	TIM_GetCapture1
 4794              		.syntax unified
 4795              		.thumb
 4796              		.thumb_func
 4798              	TIM_GetCapture1:
 4799              	.LVL464:
 4800              	.LFB106:
2458:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Check the parameters */
 4801              		.loc 1 2458 1 is_stmt 1 view -0
 4802              		.cfi_startproc
 4803              		@ args = 0, pretend = 0, frame = 0
 4804              		@ frame_needed = 0, uses_anonymous_args = 0
 4805              		@ link register save eliminated.
2460:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Get the Capture 1 Register value */
 4806              		.loc 1 2460 3 view .LVU1517
2462:../stm32f10x_fwlib/src/stm32f10x_tim.c **** }
 4807              		.loc 1 2462 3 view .LVU1518
2462:../stm32f10x_fwlib/src/stm32f10x_tim.c **** }
 4808              		.loc 1 2462 14 is_stmt 0 view .LVU1519
 4809 0000 808E     		ldrh	r0, [r0, #52]
 4810              	.LVL465:
2463:../stm32f10x_fwlib/src/stm32f10x_tim.c **** 
 4811              		.loc 1 2463 1 view .LVU1520
 4812 0002 80B2     		uxth	r0, r0
 4813 0004 7047     		bx	lr
 4814              		.cfi_endproc
ARM GAS  C:\Users\28470\AppData\Local\Temp\ccXqX3Ed.s 			page 157


 4815              	.LFE106:
 4817              		.section	.text.TIM_GetCapture2,"ax",%progbits
 4818              		.align	1
 4819              		.global	TIM_GetCapture2
 4820              		.syntax unified
 4821              		.thumb
 4822              		.thumb_func
 4824              	TIM_GetCapture2:
 4825              	.LVL466:
 4826              	.LFB107:
2471:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Check the parameters */
 4827              		.loc 1 2471 1 is_stmt 1 view -0
 4828              		.cfi_startproc
 4829              		@ args = 0, pretend = 0, frame = 0
 4830              		@ frame_needed = 0, uses_anonymous_args = 0
 4831              		@ link register save eliminated.
2473:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Get the Capture 2 Register value */
 4832              		.loc 1 2473 3 view .LVU1522
2475:../stm32f10x_fwlib/src/stm32f10x_tim.c **** }
 4833              		.loc 1 2475 3 view .LVU1523
2475:../stm32f10x_fwlib/src/stm32f10x_tim.c **** }
 4834              		.loc 1 2475 14 is_stmt 0 view .LVU1524
 4835 0000 008F     		ldrh	r0, [r0, #56]
 4836              	.LVL467:
2476:../stm32f10x_fwlib/src/stm32f10x_tim.c **** 
 4837              		.loc 1 2476 1 view .LVU1525
 4838 0002 80B2     		uxth	r0, r0
 4839 0004 7047     		bx	lr
 4840              		.cfi_endproc
 4841              	.LFE107:
 4843              		.section	.text.TIM_GetCapture3,"ax",%progbits
 4844              		.align	1
 4845              		.global	TIM_GetCapture3
 4846              		.syntax unified
 4847              		.thumb
 4848              		.thumb_func
 4850              	TIM_GetCapture3:
 4851              	.LVL468:
 4852              	.LFB108:
2484:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Check the parameters */
 4853              		.loc 1 2484 1 is_stmt 1 view -0
 4854              		.cfi_startproc
 4855              		@ args = 0, pretend = 0, frame = 0
 4856              		@ frame_needed = 0, uses_anonymous_args = 0
 4857              		@ link register save eliminated.
2486:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Get the Capture 3 Register value */
 4858              		.loc 1 2486 3 view .LVU1527
2488:../stm32f10x_fwlib/src/stm32f10x_tim.c **** }
 4859              		.loc 1 2488 3 view .LVU1528
2488:../stm32f10x_fwlib/src/stm32f10x_tim.c **** }
 4860              		.loc 1 2488 14 is_stmt 0 view .LVU1529
 4861 0000 808F     		ldrh	r0, [r0, #60]
 4862              	.LVL469:
2489:../stm32f10x_fwlib/src/stm32f10x_tim.c **** 
 4863              		.loc 1 2489 1 view .LVU1530
 4864 0002 80B2     		uxth	r0, r0
 4865 0004 7047     		bx	lr
ARM GAS  C:\Users\28470\AppData\Local\Temp\ccXqX3Ed.s 			page 158


 4866              		.cfi_endproc
 4867              	.LFE108:
 4869              		.section	.text.TIM_GetCapture4,"ax",%progbits
 4870              		.align	1
 4871              		.global	TIM_GetCapture4
 4872              		.syntax unified
 4873              		.thumb
 4874              		.thumb_func
 4876              	TIM_GetCapture4:
 4877              	.LVL470:
 4878              	.LFB109:
2497:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Check the parameters */
 4879              		.loc 1 2497 1 is_stmt 1 view -0
 4880              		.cfi_startproc
 4881              		@ args = 0, pretend = 0, frame = 0
 4882              		@ frame_needed = 0, uses_anonymous_args = 0
 4883              		@ link register save eliminated.
2499:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Get the Capture 4 Register value */
 4884              		.loc 1 2499 3 view .LVU1532
2501:../stm32f10x_fwlib/src/stm32f10x_tim.c **** }
 4885              		.loc 1 2501 3 view .LVU1533
2501:../stm32f10x_fwlib/src/stm32f10x_tim.c **** }
 4886              		.loc 1 2501 14 is_stmt 0 view .LVU1534
 4887 0000 B0F84000 		ldrh	r0, [r0, #64]
 4888              	.LVL471:
2502:../stm32f10x_fwlib/src/stm32f10x_tim.c **** 
 4889              		.loc 1 2502 1 view .LVU1535
 4890 0004 80B2     		uxth	r0, r0
 4891 0006 7047     		bx	lr
 4892              		.cfi_endproc
 4893              	.LFE109:
 4895              		.section	.text.TIM_GetCounter,"ax",%progbits
 4896              		.align	1
 4897              		.global	TIM_GetCounter
 4898              		.syntax unified
 4899              		.thumb
 4900              		.thumb_func
 4902              	TIM_GetCounter:
 4903              	.LVL472:
 4904              	.LFB110:
2510:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Check the parameters */
 4905              		.loc 1 2510 1 is_stmt 1 view -0
 4906              		.cfi_startproc
 4907              		@ args = 0, pretend = 0, frame = 0
 4908              		@ frame_needed = 0, uses_anonymous_args = 0
 4909              		@ link register save eliminated.
2512:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Get the Counter Register value */
 4910              		.loc 1 2512 3 view .LVU1537
2514:../stm32f10x_fwlib/src/stm32f10x_tim.c **** }
 4911              		.loc 1 2514 3 view .LVU1538
2514:../stm32f10x_fwlib/src/stm32f10x_tim.c **** }
 4912              		.loc 1 2514 14 is_stmt 0 view .LVU1539
 4913 0000 808C     		ldrh	r0, [r0, #36]
 4914              	.LVL473:
2515:../stm32f10x_fwlib/src/stm32f10x_tim.c **** 
 4915              		.loc 1 2515 1 view .LVU1540
 4916 0002 80B2     		uxth	r0, r0
ARM GAS  C:\Users\28470\AppData\Local\Temp\ccXqX3Ed.s 			page 159


 4917 0004 7047     		bx	lr
 4918              		.cfi_endproc
 4919              	.LFE110:
 4921              		.section	.text.TIM_GetPrescaler,"ax",%progbits
 4922              		.align	1
 4923              		.global	TIM_GetPrescaler
 4924              		.syntax unified
 4925              		.thumb
 4926              		.thumb_func
 4928              	TIM_GetPrescaler:
 4929              	.LVL474:
 4930              	.LFB111:
2523:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Check the parameters */
 4931              		.loc 1 2523 1 is_stmt 1 view -0
 4932              		.cfi_startproc
 4933              		@ args = 0, pretend = 0, frame = 0
 4934              		@ frame_needed = 0, uses_anonymous_args = 0
 4935              		@ link register save eliminated.
2525:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Get the Prescaler Register value */
 4936              		.loc 1 2525 3 view .LVU1542
2527:../stm32f10x_fwlib/src/stm32f10x_tim.c **** }
 4937              		.loc 1 2527 3 view .LVU1543
2527:../stm32f10x_fwlib/src/stm32f10x_tim.c **** }
 4938              		.loc 1 2527 14 is_stmt 0 view .LVU1544
 4939 0000 008D     		ldrh	r0, [r0, #40]
 4940              	.LVL475:
2528:../stm32f10x_fwlib/src/stm32f10x_tim.c **** 
 4941              		.loc 1 2528 1 view .LVU1545
 4942 0002 80B2     		uxth	r0, r0
 4943 0004 7047     		bx	lr
 4944              		.cfi_endproc
 4945              	.LFE111:
 4947              		.section	.text.TIM_GetFlagStatus,"ax",%progbits
 4948              		.align	1
 4949              		.global	TIM_GetFlagStatus
 4950              		.syntax unified
 4951              		.thumb
 4952              		.thumb_func
 4954              	TIM_GetFlagStatus:
 4955              	.LVL476:
 4956              	.LFB112:
2557:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   ITStatus bitstatus = RESET;  
 4957              		.loc 1 2557 1 is_stmt 1 view -0
 4958              		.cfi_startproc
 4959              		@ args = 0, pretend = 0, frame = 0
 4960              		@ frame_needed = 0, uses_anonymous_args = 0
 4961              		@ link register save eliminated.
2558:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Check the parameters */
 4962              		.loc 1 2558 3 view .LVU1547
2560:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   assert_param(IS_TIM_GET_FLAG(TIM_FLAG));
 4963              		.loc 1 2560 3 view .LVU1548
2561:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   
 4964              		.loc 1 2561 3 view .LVU1549
2563:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   {
 4965              		.loc 1 2563 3 view .LVU1550
2563:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   {
 4966              		.loc 1 2563 12 is_stmt 0 view .LVU1551
ARM GAS  C:\Users\28470\AppData\Local\Temp\ccXqX3Ed.s 			page 160


 4967 0000 038A     		ldrh	r3, [r0, #16]
2563:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   {
 4968              		.loc 1 2563 6 view .LVU1552
 4969 0002 1942     		tst	r1, r3
 4970 0004 01D0     		beq	.L228
2565:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   }
 4971              		.loc 1 2565 15 view .LVU1553
 4972 0006 0120     		movs	r0, #1
 4973              	.LVL477:
2565:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   }
 4974              		.loc 1 2565 15 view .LVU1554
 4975 0008 7047     		bx	lr
 4976              	.LVL478:
 4977              	.L228:
2569:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   }
 4978              		.loc 1 2569 15 view .LVU1555
 4979 000a 0020     		movs	r0, #0
 4980              	.LVL479:
2571:../stm32f10x_fwlib/src/stm32f10x_tim.c **** }
 4981              		.loc 1 2571 3 is_stmt 1 view .LVU1556
2572:../stm32f10x_fwlib/src/stm32f10x_tim.c **** 
 4982              		.loc 1 2572 1 is_stmt 0 view .LVU1557
 4983 000c 7047     		bx	lr
 4984              		.cfi_endproc
 4985              	.LFE112:
 4987              		.section	.text.TIM_ClearFlag,"ax",%progbits
 4988              		.align	1
 4989              		.global	TIM_ClearFlag
 4990              		.syntax unified
 4991              		.thumb
 4992              		.thumb_func
 4994              	TIM_ClearFlag:
 4995              	.LVL480:
 4996              	.LFB113:
2601:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Check the parameters */
 4997              		.loc 1 2601 1 is_stmt 1 view -0
 4998              		.cfi_startproc
 4999              		@ args = 0, pretend = 0, frame = 0
 5000              		@ frame_needed = 0, uses_anonymous_args = 0
 5001              		@ link register save eliminated.
2603:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   assert_param(IS_TIM_CLEAR_FLAG(TIM_FLAG));
 5002              		.loc 1 2603 3 view .LVU1559
2604:../stm32f10x_fwlib/src/stm32f10x_tim.c ****    
 5003              		.loc 1 2604 3 view .LVU1560
2607:../stm32f10x_fwlib/src/stm32f10x_tim.c **** }
 5004              		.loc 1 2607 3 view .LVU1561
2607:../stm32f10x_fwlib/src/stm32f10x_tim.c **** }
 5005              		.loc 1 2607 14 is_stmt 0 view .LVU1562
 5006 0000 C943     		mvns	r1, r1
 5007              	.LVL481:
2607:../stm32f10x_fwlib/src/stm32f10x_tim.c **** }
 5008              		.loc 1 2607 14 view .LVU1563
 5009 0002 89B2     		uxth	r1, r1
2607:../stm32f10x_fwlib/src/stm32f10x_tim.c **** }
 5010              		.loc 1 2607 12 view .LVU1564
 5011 0004 0182     		strh	r1, [r0, #16]	@ movhi
2608:../stm32f10x_fwlib/src/stm32f10x_tim.c **** 
ARM GAS  C:\Users\28470\AppData\Local\Temp\ccXqX3Ed.s 			page 161


 5012              		.loc 1 2608 1 view .LVU1565
 5013 0006 7047     		bx	lr
 5014              		.cfi_endproc
 5015              	.LFE113:
 5017              		.section	.text.TIM_GetITStatus,"ax",%progbits
 5018              		.align	1
 5019              		.global	TIM_GetITStatus
 5020              		.syntax unified
 5021              		.thumb
 5022              		.thumb_func
 5024              	TIM_GetITStatus:
 5025              	.LVL482:
 5026              	.LFB114:
2633:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   ITStatus bitstatus = RESET;  
 5027              		.loc 1 2633 1 is_stmt 1 view -0
 5028              		.cfi_startproc
 5029              		@ args = 0, pretend = 0, frame = 0
 5030              		@ frame_needed = 0, uses_anonymous_args = 0
 5031              		@ link register save eliminated.
2634:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   uint16_t itstatus = 0x0, itenable = 0x0;
 5032              		.loc 1 2634 3 view .LVU1567
2635:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Check the parameters */
 5033              		.loc 1 2635 3 view .LVU1568
2637:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   assert_param(IS_TIM_GET_IT(TIM_IT));
 5034              		.loc 1 2637 3 view .LVU1569
2638:../stm32f10x_fwlib/src/stm32f10x_tim.c ****    
 5035              		.loc 1 2638 3 view .LVU1570
2640:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   
 5036              		.loc 1 2640 3 view .LVU1571
2640:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   
 5037              		.loc 1 2640 18 is_stmt 0 view .LVU1572
 5038 0000 028A     		ldrh	r2, [r0, #16]
 5039              	.LVL483:
2642:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   if ((itstatus != (uint16_t)RESET) && (itenable != (uint16_t)RESET))
 5040              		.loc 1 2642 3 is_stmt 1 view .LVU1573
2642:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   if ((itstatus != (uint16_t)RESET) && (itenable != (uint16_t)RESET))
 5041              		.loc 1 2642 18 is_stmt 0 view .LVU1574
 5042 0002 8389     		ldrh	r3, [r0, #12]
2642:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   if ((itstatus != (uint16_t)RESET) && (itenable != (uint16_t)RESET))
 5043              		.loc 1 2642 12 view .LVU1575
 5044 0004 0B40     		ands	r3, r3, r1
 5045              	.LVL484:
2643:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   {
 5046              		.loc 1 2643 3 is_stmt 1 view .LVU1576
2643:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   {
 5047              		.loc 1 2643 6 is_stmt 0 view .LVU1577
 5048 0006 1142     		tst	r1, r2
 5049 0008 02D0     		beq	.L232
2643:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   {
 5050              		.loc 1 2643 37 discriminator 1 view .LVU1578
 5051 000a 1BB9     		cbnz	r3, .L233
2649:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   }
 5052              		.loc 1 2649 15 view .LVU1579
 5053 000c 0020     		movs	r0, #0
 5054              	.LVL485:
2649:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   }
 5055              		.loc 1 2649 15 view .LVU1580
ARM GAS  C:\Users\28470\AppData\Local\Temp\ccXqX3Ed.s 			page 162


 5056 000e 7047     		bx	lr
 5057              	.LVL486:
 5058              	.L232:
2649:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   }
 5059              		.loc 1 2649 15 view .LVU1581
 5060 0010 0020     		movs	r0, #0
 5061              	.LVL487:
2649:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   }
 5062              		.loc 1 2649 15 view .LVU1582
 5063 0012 7047     		bx	lr
 5064              	.LVL488:
 5065              	.L233:
2645:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   }
 5066              		.loc 1 2645 15 view .LVU1583
 5067 0014 0120     		movs	r0, #1
 5068              	.LVL489:
2651:../stm32f10x_fwlib/src/stm32f10x_tim.c **** }
 5069              		.loc 1 2651 3 is_stmt 1 view .LVU1584
2652:../stm32f10x_fwlib/src/stm32f10x_tim.c **** 
 5070              		.loc 1 2652 1 is_stmt 0 view .LVU1585
 5071 0016 7047     		bx	lr
 5072              		.cfi_endproc
 5073              	.LFE114:
 5075              		.section	.text.TIM_ClearITPendingBit,"ax",%progbits
 5076              		.align	1
 5077              		.global	TIM_ClearITPendingBit
 5078              		.syntax unified
 5079              		.thumb
 5080              		.thumb_func
 5082              	TIM_ClearITPendingBit:
 5083              	.LVL490:
 5084              	.LFB115:
2677:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Check the parameters */
 5085              		.loc 1 2677 1 is_stmt 1 view -0
 5086              		.cfi_startproc
 5087              		@ args = 0, pretend = 0, frame = 0
 5088              		@ frame_needed = 0, uses_anonymous_args = 0
 5089              		@ link register save eliminated.
2679:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   assert_param(IS_TIM_IT(TIM_IT));
 5090              		.loc 1 2679 3 view .LVU1587
2680:../stm32f10x_fwlib/src/stm32f10x_tim.c ****   /* Clear the IT pending Bit */
 5091              		.loc 1 2680 3 view .LVU1588
2682:../stm32f10x_fwlib/src/stm32f10x_tim.c **** }
 5092              		.loc 1 2682 3 view .LVU1589
2682:../stm32f10x_fwlib/src/stm32f10x_tim.c **** }
 5093              		.loc 1 2682 14 is_stmt 0 view .LVU1590
 5094 0000 C943     		mvns	r1, r1
 5095              	.LVL491:
2682:../stm32f10x_fwlib/src/stm32f10x_tim.c **** }
 5096              		.loc 1 2682 14 view .LVU1591
 5097 0002 89B2     		uxth	r1, r1
2682:../stm32f10x_fwlib/src/stm32f10x_tim.c **** }
 5098              		.loc 1 2682 12 view .LVU1592
 5099 0004 0182     		strh	r1, [r0, #16]	@ movhi
2683:../stm32f10x_fwlib/src/stm32f10x_tim.c **** 
 5100              		.loc 1 2683 1 view .LVU1593
 5101 0006 7047     		bx	lr
ARM GAS  C:\Users\28470\AppData\Local\Temp\ccXqX3Ed.s 			page 163


 5102              		.cfi_endproc
 5103              	.LFE115:
 5105              		.text
 5106              	.Letext0:
 5107              		.file 2 "g:\\software\\vscode_for_stm32\\2024-q4-armgcc\\10 2021.10\\arm-none-eabi\\include\\machi
 5108              		.file 3 "g:\\software\\vscode_for_stm32\\2024-q4-armgcc\\10 2021.10\\arm-none-eabi\\include\\sys\\
 5109              		.file 4 "../user/stm32f10x.h"
 5110              		.file 5 "../stm32f10x_fwlib/inc/stm32f10x_tim.h"
 5111              		.file 6 "../stm32f10x_fwlib/inc/stm32f10x_rcc.h"
ARM GAS  C:\Users\28470\AppData\Local\Temp\ccXqX3Ed.s 			page 164


DEFINED SYMBOLS
                            *ABS*:00000000 stm32f10x_tim.c
C:\Users\28470\AppData\Local\Temp\ccXqX3Ed.s:18     .text.TI1_Config:00000000 $t
C:\Users\28470\AppData\Local\Temp\ccXqX3Ed.s:23     .text.TI1_Config:00000000 TI1_Config
C:\Users\28470\AppData\Local\Temp\ccXqX3Ed.s:134    .text.TI1_Config:00000080 $d
C:\Users\28470\AppData\Local\Temp\ccXqX3Ed.s:140    .text.TI2_Config:00000000 $t
C:\Users\28470\AppData\Local\Temp\ccXqX3Ed.s:145    .text.TI2_Config:00000000 TI2_Config
C:\Users\28470\AppData\Local\Temp\ccXqX3Ed.s:270    .text.TI2_Config:00000090 $d
C:\Users\28470\AppData\Local\Temp\ccXqX3Ed.s:275    .text.TI3_Config:00000000 $t
C:\Users\28470\AppData\Local\Temp\ccXqX3Ed.s:280    .text.TI3_Config:00000000 TI3_Config
C:\Users\28470\AppData\Local\Temp\ccXqX3Ed.s:399    .text.TI3_Config:00000080 $d
C:\Users\28470\AppData\Local\Temp\ccXqX3Ed.s:404    .text.TI4_Config:00000000 $t
C:\Users\28470\AppData\Local\Temp\ccXqX3Ed.s:409    .text.TI4_Config:00000000 TI4_Config
C:\Users\28470\AppData\Local\Temp\ccXqX3Ed.s:539    .text.TI4_Config:00000094 $d
C:\Users\28470\AppData\Local\Temp\ccXqX3Ed.s:544    .text.TIM_DeInit:00000000 $t
C:\Users\28470\AppData\Local\Temp\ccXqX3Ed.s:550    .text.TIM_DeInit:00000000 TIM_DeInit
C:\Users\28470\AppData\Local\Temp\ccXqX3Ed.s:907    .text.TIM_DeInit:000001cc $d
C:\Users\28470\AppData\Local\Temp\ccXqX3Ed.s:927    .text.TIM_TimeBaseInit:00000000 $t
C:\Users\28470\AppData\Local\Temp\ccXqX3Ed.s:933    .text.TIM_TimeBaseInit:00000000 TIM_TimeBaseInit
C:\Users\28470\AppData\Local\Temp\ccXqX3Ed.s:1061   .text.TIM_TimeBaseInit:0000008c $d
C:\Users\28470\AppData\Local\Temp\ccXqX3Ed.s:1067   .text.TIM_OC1Init:00000000 $t
C:\Users\28470\AppData\Local\Temp\ccXqX3Ed.s:1073   .text.TIM_OC1Init:00000000 TIM_OC1Init
C:\Users\28470\AppData\Local\Temp\ccXqX3Ed.s:1230   .text.TIM_OC1Init:00000088 $d
C:\Users\28470\AppData\Local\Temp\ccXqX3Ed.s:1235   .text.TIM_OC2Init:00000000 $t
C:\Users\28470\AppData\Local\Temp\ccXqX3Ed.s:1241   .text.TIM_OC2Init:00000000 TIM_OC2Init
C:\Users\28470\AppData\Local\Temp\ccXqX3Ed.s:1400   .text.TIM_OC2Init:00000094 $d
C:\Users\28470\AppData\Local\Temp\ccXqX3Ed.s:1405   .text.TIM_OC3Init:00000000 $t
C:\Users\28470\AppData\Local\Temp\ccXqX3Ed.s:1411   .text.TIM_OC3Init:00000000 TIM_OC3Init
C:\Users\28470\AppData\Local\Temp\ccXqX3Ed.s:1567   .text.TIM_OC3Init:00000090 $d
C:\Users\28470\AppData\Local\Temp\ccXqX3Ed.s:1572   .text.TIM_OC4Init:00000000 $t
C:\Users\28470\AppData\Local\Temp\ccXqX3Ed.s:1578   .text.TIM_OC4Init:00000000 TIM_OC4Init
C:\Users\28470\AppData\Local\Temp\ccXqX3Ed.s:1701   .text.TIM_OC4Init:0000007c $d
C:\Users\28470\AppData\Local\Temp\ccXqX3Ed.s:1706   .text.TIM_BDTRConfig:00000000 $t
C:\Users\28470\AppData\Local\Temp\ccXqX3Ed.s:1712   .text.TIM_BDTRConfig:00000000 TIM_BDTRConfig
C:\Users\28470\AppData\Local\Temp\ccXqX3Ed.s:1765   .text.TIM_TimeBaseStructInit:00000000 $t
C:\Users\28470\AppData\Local\Temp\ccXqX3Ed.s:1771   .text.TIM_TimeBaseStructInit:00000000 TIM_TimeBaseStructInit
C:\Users\28470\AppData\Local\Temp\ccXqX3Ed.s:1802   .text.TIM_OCStructInit:00000000 $t
C:\Users\28470\AppData\Local\Temp\ccXqX3Ed.s:1808   .text.TIM_OCStructInit:00000000 TIM_OCStructInit
C:\Users\28470\AppData\Local\Temp\ccXqX3Ed.s:1847   .text.TIM_ICStructInit:00000000 $t
C:\Users\28470\AppData\Local\Temp\ccXqX3Ed.s:1853   .text.TIM_ICStructInit:00000000 TIM_ICStructInit
C:\Users\28470\AppData\Local\Temp\ccXqX3Ed.s:1884   .text.TIM_BDTRStructInit:00000000 $t
C:\Users\28470\AppData\Local\Temp\ccXqX3Ed.s:1890   .text.TIM_BDTRStructInit:00000000 TIM_BDTRStructInit
C:\Users\28470\AppData\Local\Temp\ccXqX3Ed.s:1926   .text.TIM_Cmd:00000000 $t
C:\Users\28470\AppData\Local\Temp\ccXqX3Ed.s:1932   .text.TIM_Cmd:00000000 TIM_Cmd
C:\Users\28470\AppData\Local\Temp\ccXqX3Ed.s:1966   .text.TIM_CtrlPWMOutputs:00000000 $t
C:\Users\28470\AppData\Local\Temp\ccXqX3Ed.s:1972   .text.TIM_CtrlPWMOutputs:00000000 TIM_CtrlPWMOutputs
C:\Users\28470\AppData\Local\Temp\ccXqX3Ed.s:2005   .text.TIM_ITConfig:00000000 $t
C:\Users\28470\AppData\Local\Temp\ccXqX3Ed.s:2011   .text.TIM_ITConfig:00000000 TIM_ITConfig
C:\Users\28470\AppData\Local\Temp\ccXqX3Ed.s:2053   .text.TIM_GenerateEvent:00000000 $t
C:\Users\28470\AppData\Local\Temp\ccXqX3Ed.s:2059   .text.TIM_GenerateEvent:00000000 TIM_GenerateEvent
C:\Users\28470\AppData\Local\Temp\ccXqX3Ed.s:2078   .text.TIM_DMAConfig:00000000 $t
C:\Users\28470\AppData\Local\Temp\ccXqX3Ed.s:2084   .text.TIM_DMAConfig:00000000 TIM_DMAConfig
C:\Users\28470\AppData\Local\Temp\ccXqX3Ed.s:2107   .text.TIM_DMACmd:00000000 $t
C:\Users\28470\AppData\Local\Temp\ccXqX3Ed.s:2113   .text.TIM_DMACmd:00000000 TIM_DMACmd
C:\Users\28470\AppData\Local\Temp\ccXqX3Ed.s:2155   .text.TIM_InternalClockConfig:00000000 $t
C:\Users\28470\AppData\Local\Temp\ccXqX3Ed.s:2161   .text.TIM_InternalClockConfig:00000000 TIM_InternalClockConfig
C:\Users\28470\AppData\Local\Temp\ccXqX3Ed.s:2183   .text.TIM_ETRConfig:00000000 $t
ARM GAS  C:\Users\28470\AppData\Local\Temp\ccXqX3Ed.s 			page 165


C:\Users\28470\AppData\Local\Temp\ccXqX3Ed.s:2189   .text.TIM_ETRConfig:00000000 TIM_ETRConfig
C:\Users\28470\AppData\Local\Temp\ccXqX3Ed.s:2232   .text.TIM_ETRClockMode1Config:00000000 $t
C:\Users\28470\AppData\Local\Temp\ccXqX3Ed.s:2238   .text.TIM_ETRClockMode1Config:00000000 TIM_ETRClockMode1Config
C:\Users\28470\AppData\Local\Temp\ccXqX3Ed.s:2283   .text.TIM_ETRClockMode2Config:00000000 $t
C:\Users\28470\AppData\Local\Temp\ccXqX3Ed.s:2289   .text.TIM_ETRClockMode2Config:00000000 TIM_ETRClockMode2Config
C:\Users\28470\AppData\Local\Temp\ccXqX3Ed.s:2323   .text.TIM_PrescalerConfig:00000000 $t
C:\Users\28470\AppData\Local\Temp\ccXqX3Ed.s:2329   .text.TIM_PrescalerConfig:00000000 TIM_PrescalerConfig
C:\Users\28470\AppData\Local\Temp\ccXqX3Ed.s:2351   .text.TIM_CounterModeConfig:00000000 $t
C:\Users\28470\AppData\Local\Temp\ccXqX3Ed.s:2357   .text.TIM_CounterModeConfig:00000000 TIM_CounterModeConfig
C:\Users\28470\AppData\Local\Temp\ccXqX3Ed.s:2390   .text.TIM_SelectInputTrigger:00000000 $t
C:\Users\28470\AppData\Local\Temp\ccXqX3Ed.s:2396   .text.TIM_SelectInputTrigger:00000000 TIM_SelectInputTrigger
C:\Users\28470\AppData\Local\Temp\ccXqX3Ed.s:2429   .text.TIM_ITRxExternalClockConfig:00000000 $t
C:\Users\28470\AppData\Local\Temp\ccXqX3Ed.s:2435   .text.TIM_ITRxExternalClockConfig:00000000 TIM_ITRxExternalClockConfig
C:\Users\28470\AppData\Local\Temp\ccXqX3Ed.s:2467   .text.TIM_TIxExternalClockConfig:00000000 $t
C:\Users\28470\AppData\Local\Temp\ccXqX3Ed.s:2473   .text.TIM_TIxExternalClockConfig:00000000 TIM_TIxExternalClockConfig
C:\Users\28470\AppData\Local\Temp\ccXqX3Ed.s:2534   .text.TIM_EncoderInterfaceConfig:00000000 $t
C:\Users\28470\AppData\Local\Temp\ccXqX3Ed.s:2540   .text.TIM_EncoderInterfaceConfig:00000000 TIM_EncoderInterfaceConfig
C:\Users\28470\AppData\Local\Temp\ccXqX3Ed.s:2629   .text.TIM_ForcedOC1Config:00000000 $t
C:\Users\28470\AppData\Local\Temp\ccXqX3Ed.s:2635   .text.TIM_ForcedOC1Config:00000000 TIM_ForcedOC1Config
C:\Users\28470\AppData\Local\Temp\ccXqX3Ed.s:2668   .text.TIM_ForcedOC2Config:00000000 $t
C:\Users\28470\AppData\Local\Temp\ccXqX3Ed.s:2674   .text.TIM_ForcedOC2Config:00000000 TIM_ForcedOC2Config
C:\Users\28470\AppData\Local\Temp\ccXqX3Ed.s:2712   .text.TIM_ForcedOC3Config:00000000 $t
C:\Users\28470\AppData\Local\Temp\ccXqX3Ed.s:2718   .text.TIM_ForcedOC3Config:00000000 TIM_ForcedOC3Config
C:\Users\28470\AppData\Local\Temp\ccXqX3Ed.s:2751   .text.TIM_ForcedOC4Config:00000000 $t
C:\Users\28470\AppData\Local\Temp\ccXqX3Ed.s:2757   .text.TIM_ForcedOC4Config:00000000 TIM_ForcedOC4Config
C:\Users\28470\AppData\Local\Temp\ccXqX3Ed.s:2795   .text.TIM_ARRPreloadConfig:00000000 $t
C:\Users\28470\AppData\Local\Temp\ccXqX3Ed.s:2801   .text.TIM_ARRPreloadConfig:00000000 TIM_ARRPreloadConfig
C:\Users\28470\AppData\Local\Temp\ccXqX3Ed.s:2835   .text.TIM_SelectCOM:00000000 $t
C:\Users\28470\AppData\Local\Temp\ccXqX3Ed.s:2841   .text.TIM_SelectCOM:00000000 TIM_SelectCOM
C:\Users\28470\AppData\Local\Temp\ccXqX3Ed.s:2875   .text.TIM_SelectCCDMA:00000000 $t
C:\Users\28470\AppData\Local\Temp\ccXqX3Ed.s:2881   .text.TIM_SelectCCDMA:00000000 TIM_SelectCCDMA
C:\Users\28470\AppData\Local\Temp\ccXqX3Ed.s:2915   .text.TIM_CCPreloadControl:00000000 $t
C:\Users\28470\AppData\Local\Temp\ccXqX3Ed.s:2921   .text.TIM_CCPreloadControl:00000000 TIM_CCPreloadControl
C:\Users\28470\AppData\Local\Temp\ccXqX3Ed.s:2955   .text.TIM_OC1PreloadConfig:00000000 $t
C:\Users\28470\AppData\Local\Temp\ccXqX3Ed.s:2961   .text.TIM_OC1PreloadConfig:00000000 TIM_OC1PreloadConfig
C:\Users\28470\AppData\Local\Temp\ccXqX3Ed.s:2994   .text.TIM_OC2PreloadConfig:00000000 $t
C:\Users\28470\AppData\Local\Temp\ccXqX3Ed.s:3000   .text.TIM_OC2PreloadConfig:00000000 TIM_OC2PreloadConfig
C:\Users\28470\AppData\Local\Temp\ccXqX3Ed.s:3038   .text.TIM_OC3PreloadConfig:00000000 $t
C:\Users\28470\AppData\Local\Temp\ccXqX3Ed.s:3044   .text.TIM_OC3PreloadConfig:00000000 TIM_OC3PreloadConfig
C:\Users\28470\AppData\Local\Temp\ccXqX3Ed.s:3077   .text.TIM_OC4PreloadConfig:00000000 $t
C:\Users\28470\AppData\Local\Temp\ccXqX3Ed.s:3083   .text.TIM_OC4PreloadConfig:00000000 TIM_OC4PreloadConfig
C:\Users\28470\AppData\Local\Temp\ccXqX3Ed.s:3121   .text.TIM_OC1FastConfig:00000000 $t
C:\Users\28470\AppData\Local\Temp\ccXqX3Ed.s:3127   .text.TIM_OC1FastConfig:00000000 TIM_OC1FastConfig
C:\Users\28470\AppData\Local\Temp\ccXqX3Ed.s:3160   .text.TIM_OC2FastConfig:00000000 $t
C:\Users\28470\AppData\Local\Temp\ccXqX3Ed.s:3166   .text.TIM_OC2FastConfig:00000000 TIM_OC2FastConfig
C:\Users\28470\AppData\Local\Temp\ccXqX3Ed.s:3204   .text.TIM_OC3FastConfig:00000000 $t
C:\Users\28470\AppData\Local\Temp\ccXqX3Ed.s:3210   .text.TIM_OC3FastConfig:00000000 TIM_OC3FastConfig
C:\Users\28470\AppData\Local\Temp\ccXqX3Ed.s:3243   .text.TIM_OC4FastConfig:00000000 $t
C:\Users\28470\AppData\Local\Temp\ccXqX3Ed.s:3249   .text.TIM_OC4FastConfig:00000000 TIM_OC4FastConfig
C:\Users\28470\AppData\Local\Temp\ccXqX3Ed.s:3287   .text.TIM_ClearOC1Ref:00000000 $t
C:\Users\28470\AppData\Local\Temp\ccXqX3Ed.s:3293   .text.TIM_ClearOC1Ref:00000000 TIM_ClearOC1Ref
C:\Users\28470\AppData\Local\Temp\ccXqX3Ed.s:3326   .text.TIM_ClearOC2Ref:00000000 $t
C:\Users\28470\AppData\Local\Temp\ccXqX3Ed.s:3332   .text.TIM_ClearOC2Ref:00000000 TIM_ClearOC2Ref
C:\Users\28470\AppData\Local\Temp\ccXqX3Ed.s:3369   .text.TIM_ClearOC3Ref:00000000 $t
C:\Users\28470\AppData\Local\Temp\ccXqX3Ed.s:3375   .text.TIM_ClearOC3Ref:00000000 TIM_ClearOC3Ref
C:\Users\28470\AppData\Local\Temp\ccXqX3Ed.s:3408   .text.TIM_ClearOC4Ref:00000000 $t
C:\Users\28470\AppData\Local\Temp\ccXqX3Ed.s:3414   .text.TIM_ClearOC4Ref:00000000 TIM_ClearOC4Ref
ARM GAS  C:\Users\28470\AppData\Local\Temp\ccXqX3Ed.s 			page 166


C:\Users\28470\AppData\Local\Temp\ccXqX3Ed.s:3451   .text.TIM_OC1PolarityConfig:00000000 $t
C:\Users\28470\AppData\Local\Temp\ccXqX3Ed.s:3457   .text.TIM_OC1PolarityConfig:00000000 TIM_OC1PolarityConfig
C:\Users\28470\AppData\Local\Temp\ccXqX3Ed.s:3490   .text.TIM_OC1NPolarityConfig:00000000 $t
C:\Users\28470\AppData\Local\Temp\ccXqX3Ed.s:3496   .text.TIM_OC1NPolarityConfig:00000000 TIM_OC1NPolarityConfig
C:\Users\28470\AppData\Local\Temp\ccXqX3Ed.s:3529   .text.TIM_OC2PolarityConfig:00000000 $t
C:\Users\28470\AppData\Local\Temp\ccXqX3Ed.s:3535   .text.TIM_OC2PolarityConfig:00000000 TIM_OC2PolarityConfig
C:\Users\28470\AppData\Local\Temp\ccXqX3Ed.s:3573   .text.TIM_OC2NPolarityConfig:00000000 $t
C:\Users\28470\AppData\Local\Temp\ccXqX3Ed.s:3579   .text.TIM_OC2NPolarityConfig:00000000 TIM_OC2NPolarityConfig
C:\Users\28470\AppData\Local\Temp\ccXqX3Ed.s:3617   .text.TIM_OC3PolarityConfig:00000000 $t
C:\Users\28470\AppData\Local\Temp\ccXqX3Ed.s:3623   .text.TIM_OC3PolarityConfig:00000000 TIM_OC3PolarityConfig
C:\Users\28470\AppData\Local\Temp\ccXqX3Ed.s:3661   .text.TIM_OC3NPolarityConfig:00000000 $t
C:\Users\28470\AppData\Local\Temp\ccXqX3Ed.s:3667   .text.TIM_OC3NPolarityConfig:00000000 TIM_OC3NPolarityConfig
C:\Users\28470\AppData\Local\Temp\ccXqX3Ed.s:3705   .text.TIM_OC4PolarityConfig:00000000 $t
C:\Users\28470\AppData\Local\Temp\ccXqX3Ed.s:3711   .text.TIM_OC4PolarityConfig:00000000 TIM_OC4PolarityConfig
C:\Users\28470\AppData\Local\Temp\ccXqX3Ed.s:3749   .text.TIM_CCxCmd:00000000 $t
C:\Users\28470\AppData\Local\Temp\ccXqX3Ed.s:3755   .text.TIM_CCxCmd:00000000 TIM_CCxCmd
C:\Users\28470\AppData\Local\Temp\ccXqX3Ed.s:3804   .text.TIM_CCxNCmd:00000000 $t
C:\Users\28470\AppData\Local\Temp\ccXqX3Ed.s:3810   .text.TIM_CCxNCmd:00000000 TIM_CCxNCmd
C:\Users\28470\AppData\Local\Temp\ccXqX3Ed.s:3859   .text.TIM_SelectOCxM:00000000 $t
C:\Users\28470\AppData\Local\Temp\ccXqX3Ed.s:3865   .text.TIM_SelectOCxM:00000000 TIM_SelectOCxM
C:\Users\28470\AppData\Local\Temp\ccXqX3Ed.s:3964   .text.TIM_UpdateDisableConfig:00000000 $t
C:\Users\28470\AppData\Local\Temp\ccXqX3Ed.s:3970   .text.TIM_UpdateDisableConfig:00000000 TIM_UpdateDisableConfig
C:\Users\28470\AppData\Local\Temp\ccXqX3Ed.s:4004   .text.TIM_UpdateRequestConfig:00000000 $t
C:\Users\28470\AppData\Local\Temp\ccXqX3Ed.s:4010   .text.TIM_UpdateRequestConfig:00000000 TIM_UpdateRequestConfig
C:\Users\28470\AppData\Local\Temp\ccXqX3Ed.s:4044   .text.TIM_SelectHallSensor:00000000 $t
C:\Users\28470\AppData\Local\Temp\ccXqX3Ed.s:4050   .text.TIM_SelectHallSensor:00000000 TIM_SelectHallSensor
C:\Users\28470\AppData\Local\Temp\ccXqX3Ed.s:4084   .text.TIM_SelectOnePulseMode:00000000 $t
C:\Users\28470\AppData\Local\Temp\ccXqX3Ed.s:4090   .text.TIM_SelectOnePulseMode:00000000 TIM_SelectOnePulseMode
C:\Users\28470\AppData\Local\Temp\ccXqX3Ed.s:4119   .text.TIM_SelectOutputTrigger:00000000 $t
C:\Users\28470\AppData\Local\Temp\ccXqX3Ed.s:4125   .text.TIM_SelectOutputTrigger:00000000 TIM_SelectOutputTrigger
C:\Users\28470\AppData\Local\Temp\ccXqX3Ed.s:4154   .text.TIM_SelectSlaveMode:00000000 $t
C:\Users\28470\AppData\Local\Temp\ccXqX3Ed.s:4160   .text.TIM_SelectSlaveMode:00000000 TIM_SelectSlaveMode
C:\Users\28470\AppData\Local\Temp\ccXqX3Ed.s:4189   .text.TIM_SelectMasterSlaveMode:00000000 $t
C:\Users\28470\AppData\Local\Temp\ccXqX3Ed.s:4195   .text.TIM_SelectMasterSlaveMode:00000000 TIM_SelectMasterSlaveMode
C:\Users\28470\AppData\Local\Temp\ccXqX3Ed.s:4224   .text.TIM_SetCounter:00000000 $t
C:\Users\28470\AppData\Local\Temp\ccXqX3Ed.s:4230   .text.TIM_SetCounter:00000000 TIM_SetCounter
C:\Users\28470\AppData\Local\Temp\ccXqX3Ed.s:4248   .text.TIM_SetAutoreload:00000000 $t
C:\Users\28470\AppData\Local\Temp\ccXqX3Ed.s:4254   .text.TIM_SetAutoreload:00000000 TIM_SetAutoreload
C:\Users\28470\AppData\Local\Temp\ccXqX3Ed.s:4272   .text.TIM_SetCompare1:00000000 $t
C:\Users\28470\AppData\Local\Temp\ccXqX3Ed.s:4278   .text.TIM_SetCompare1:00000000 TIM_SetCompare1
C:\Users\28470\AppData\Local\Temp\ccXqX3Ed.s:4296   .text.TIM_SetCompare2:00000000 $t
C:\Users\28470\AppData\Local\Temp\ccXqX3Ed.s:4302   .text.TIM_SetCompare2:00000000 TIM_SetCompare2
C:\Users\28470\AppData\Local\Temp\ccXqX3Ed.s:4320   .text.TIM_SetCompare3:00000000 $t
C:\Users\28470\AppData\Local\Temp\ccXqX3Ed.s:4326   .text.TIM_SetCompare3:00000000 TIM_SetCompare3
C:\Users\28470\AppData\Local\Temp\ccXqX3Ed.s:4344   .text.TIM_SetCompare4:00000000 $t
C:\Users\28470\AppData\Local\Temp\ccXqX3Ed.s:4350   .text.TIM_SetCompare4:00000000 TIM_SetCompare4
C:\Users\28470\AppData\Local\Temp\ccXqX3Ed.s:4368   .text.TIM_SetIC1Prescaler:00000000 $t
C:\Users\28470\AppData\Local\Temp\ccXqX3Ed.s:4374   .text.TIM_SetIC1Prescaler:00000000 TIM_SetIC1Prescaler
C:\Users\28470\AppData\Local\Temp\ccXqX3Ed.s:4403   .text.TIM_SetIC2Prescaler:00000000 $t
C:\Users\28470\AppData\Local\Temp\ccXqX3Ed.s:4409   .text.TIM_SetIC2Prescaler:00000000 TIM_SetIC2Prescaler
C:\Users\28470\AppData\Local\Temp\ccXqX3Ed.s:4444   .text.TIM_PWMIConfig:00000000 $t
C:\Users\28470\AppData\Local\Temp\ccXqX3Ed.s:4450   .text.TIM_PWMIConfig:00000000 TIM_PWMIConfig
C:\Users\28470\AppData\Local\Temp\ccXqX3Ed.s:4567   .text.TIM_SetIC3Prescaler:00000000 $t
C:\Users\28470\AppData\Local\Temp\ccXqX3Ed.s:4573   .text.TIM_SetIC3Prescaler:00000000 TIM_SetIC3Prescaler
C:\Users\28470\AppData\Local\Temp\ccXqX3Ed.s:4602   .text.TIM_SetIC4Prescaler:00000000 $t
C:\Users\28470\AppData\Local\Temp\ccXqX3Ed.s:4608   .text.TIM_SetIC4Prescaler:00000000 TIM_SetIC4Prescaler
C:\Users\28470\AppData\Local\Temp\ccXqX3Ed.s:4643   .text.TIM_ICInit:00000000 $t
ARM GAS  C:\Users\28470\AppData\Local\Temp\ccXqX3Ed.s 			page 167


C:\Users\28470\AppData\Local\Temp\ccXqX3Ed.s:4649   .text.TIM_ICInit:00000000 TIM_ICInit
C:\Users\28470\AppData\Local\Temp\ccXqX3Ed.s:4757   .text.TIM_SetClockDivision:00000000 $t
C:\Users\28470\AppData\Local\Temp\ccXqX3Ed.s:4763   .text.TIM_SetClockDivision:00000000 TIM_SetClockDivision
C:\Users\28470\AppData\Local\Temp\ccXqX3Ed.s:4792   .text.TIM_GetCapture1:00000000 $t
C:\Users\28470\AppData\Local\Temp\ccXqX3Ed.s:4798   .text.TIM_GetCapture1:00000000 TIM_GetCapture1
C:\Users\28470\AppData\Local\Temp\ccXqX3Ed.s:4818   .text.TIM_GetCapture2:00000000 $t
C:\Users\28470\AppData\Local\Temp\ccXqX3Ed.s:4824   .text.TIM_GetCapture2:00000000 TIM_GetCapture2
C:\Users\28470\AppData\Local\Temp\ccXqX3Ed.s:4844   .text.TIM_GetCapture3:00000000 $t
C:\Users\28470\AppData\Local\Temp\ccXqX3Ed.s:4850   .text.TIM_GetCapture3:00000000 TIM_GetCapture3
C:\Users\28470\AppData\Local\Temp\ccXqX3Ed.s:4870   .text.TIM_GetCapture4:00000000 $t
C:\Users\28470\AppData\Local\Temp\ccXqX3Ed.s:4876   .text.TIM_GetCapture4:00000000 TIM_GetCapture4
C:\Users\28470\AppData\Local\Temp\ccXqX3Ed.s:4896   .text.TIM_GetCounter:00000000 $t
C:\Users\28470\AppData\Local\Temp\ccXqX3Ed.s:4902   .text.TIM_GetCounter:00000000 TIM_GetCounter
C:\Users\28470\AppData\Local\Temp\ccXqX3Ed.s:4922   .text.TIM_GetPrescaler:00000000 $t
C:\Users\28470\AppData\Local\Temp\ccXqX3Ed.s:4928   .text.TIM_GetPrescaler:00000000 TIM_GetPrescaler
C:\Users\28470\AppData\Local\Temp\ccXqX3Ed.s:4948   .text.TIM_GetFlagStatus:00000000 $t
C:\Users\28470\AppData\Local\Temp\ccXqX3Ed.s:4954   .text.TIM_GetFlagStatus:00000000 TIM_GetFlagStatus
C:\Users\28470\AppData\Local\Temp\ccXqX3Ed.s:4988   .text.TIM_ClearFlag:00000000 $t
C:\Users\28470\AppData\Local\Temp\ccXqX3Ed.s:4994   .text.TIM_ClearFlag:00000000 TIM_ClearFlag
C:\Users\28470\AppData\Local\Temp\ccXqX3Ed.s:5018   .text.TIM_GetITStatus:00000000 $t
C:\Users\28470\AppData\Local\Temp\ccXqX3Ed.s:5024   .text.TIM_GetITStatus:00000000 TIM_GetITStatus
C:\Users\28470\AppData\Local\Temp\ccXqX3Ed.s:5076   .text.TIM_ClearITPendingBit:00000000 $t
C:\Users\28470\AppData\Local\Temp\ccXqX3Ed.s:5082   .text.TIM_ClearITPendingBit:00000000 TIM_ClearITPendingBit

UNDEFINED SYMBOLS
RCC_APB2PeriphResetCmd
RCC_APB1PeriphResetCmd
