{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 7.2 Build 151 09/26/2007 SJ Web Edition " "Info: Version 7.2 Build 151 09/26/2007 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0} { "Info" "IQEXE_START_BANNER_TIME" "Wed Oct 23 10:23:18 2013 " "Info: Processing started: Wed Oct 23 10:23:18 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off 1st_Project -c 1st_Project " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off 1st_Project -c 1st_Project" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "1st_Project.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file 1st_Project.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 1st_Project " "Info: Found entity 1: 1st_Project" {  } { { "1st_Project.bdf" "" { Schematic "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/1st Pro-two speed counter/1st_Project.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "simple counter.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file simple counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 simple_counter " "Info: Found entity 1: simple_counter" {  } { { "simple counter.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/1st Pro-two speed counter/simple counter.v" 3 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_TOP" "1st_Project " "Info: Elaborating entity \"1st_Project\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0}
{ "Warning" "WSGN_SEARCH_FILE" "counterbusmux.v 1 1 " "Warning: Using design file counterbusmux.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 counterbusmux " "Info: Found entity 1: counterbusmux" {  } { { "counterbusmux.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/1st Pro-two speed counter/counterbusmux.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counterbusmux counterbusmux:inst2 " "Info: Elaborating entity \"counterbusmux\" for hierarchy \"counterbusmux:inst2\"" {  } { { "1st_Project.bdf" "inst2" { Schematic "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/1st Pro-two speed counter/1st_Project.bdf" { { 384 320 456 464 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../../../../../../../altera/72/quartus/libraries/megafunctions/lpm_mux.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file ../../../../../../../altera/72/quartus/libraries/megafunctions/lpm_mux.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux " "Info: Found entity 1: lpm_mux" {  } { { "lpm_mux.tdf" "" { Text "c:/altera/72/quartus/libraries/megafunctions/lpm_mux.tdf" 74 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux counterbusmux:inst2\|lpm_mux:lpm_mux_component " "Info: Elaborating entity \"lpm_mux\" for hierarchy \"counterbusmux:inst2\|lpm_mux:lpm_mux_component\"" {  } { { "counterbusmux.v" "lpm_mux_component" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/1st Pro-two speed counter/counterbusmux.v" 68 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_ELABORATION_HEADER" "counterbusmux:inst2\|lpm_mux:lpm_mux_component " "Info: Elaborated megafunction instantiation \"counterbusmux:inst2\|lpm_mux:lpm_mux_component\"" {  } { { "counterbusmux.v" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/1st Pro-two speed counter/counterbusmux.v" 68 0 0 } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_omc.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/mux_omc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_omc " "Info: Found entity 1: mux_omc" {  } { { "db/mux_omc.tdf" "" { Text "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/1st Pro-two speed counter/db/mux_omc.tdf" 22 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_omc counterbusmux:inst2\|lpm_mux:lpm_mux_component\|mux_omc:auto_generated " "Info: Elaborating entity \"mux_omc\" for hierarchy \"counterbusmux:inst2\|lpm_mux:lpm_mux_component\|mux_omc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/altera/72/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "simple_counter simple_counter:inst4 " "Info: Elaborating entity \"simple_counter\" for hierarchy \"simple_counter:inst4\"" {  } { { "1st_Project.bdf" "inst4" { Schematic "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/1st Pro-two speed counter/1st_Project.bdf" { { 112 472 640 208 "inst4" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0}
{ "Error" "ESGN_ENTITY_IS_MISSING" "inst PLL " "Error: Node instance \"inst\" instantiates undefined entity \"PLL\"" {  } { { "1st_Project.bdf" "inst" { Schematic "C:/Users/localadmin/Desktop/FPGANewVersion/FPGA-PMT/VerilogBasics/1st Pro-two speed counter/1st_Project.bdf" { { 80 120 360 240 "inst" "" } } } }  } 0 0 "Node instance \"%1!s!\" instantiates undefined entity \"%2!s!\"" 0 0 "" 0}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus II " "Error: Quartus II Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "189 " "Info: Allocated 189 megabytes of memory during processing" {  } {  } 0 0 "Allocated %1!s! megabytes of memory during processing" 0 0 "" 0} { "Error" "EQEXE_END_BANNER_TIME" "Wed Oct 23 10:23:19 2013 " "Error: Processing ended: Wed Oct 23 10:23:19 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Error: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 1  1  " "Error: Quartus II Full Compilation was unsuccessful. 1 error, 1 warning" {  } {  } 0 0 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0}
