<HTML>
<HEAD><TITLE>Project Summary</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Mrp"></A>
             Lattice Mapping Report File for Design Module 'top'



<A name="mrp_di"></A><B><U><big>Design Information</big></U></B>

Command line:   map -a MachXO2 -p LCMXO2-4000HC -t CSBGA132 -s 4 -oc Commercial
     music_player_impl1.ngd -o music_player_impl1_map.ncd -pr
     music_player_impl1.prf -mp music_player_impl1.mrp -lpf C:/Users/Argon/Deskt
     op/Verilog/music_uart_player/impl1/music_player_impl1.lpf -lpf
     C:/Users/Argon/Desktop/Verilog/music_uart_player/music_player.lpf -c 0 -gui
     
Target Vendor:  LATTICE
Target Device:  LCMXO2-4000HCCSBGA132
Target Performance:   4
Mapper:  xo2c00,  version:  Diamond (64-bit) 3.8.0.115.3
Mapped on:  02/21/21  13:53:31


<A name="mrp_ds"></A><B><U><big>Design Summary</big></U></B>
   Number of registers:    124 out of  4635 (3%)
      PFU registers:          124 out of  4320 (3%)
      PIO registers:            0 out of   315 (0%)
   Number of SLICEs:       155 out of  2160 (7%)
      SLICEs as Logic/ROM:    155 out of  2160 (7%)
      SLICEs as RAM:            0 out of  1620 (0%)
      SLICEs as Carry:         64 out of  2160 (3%)
   Number of LUT4s:        302 out of  4320 (7%)
      Number used as logic LUTs:        174
      Number used as distributed RAM:     0
      Number used as ripple logic:      128
      Number used as shift registers:     0
   Number of PIO sites used: 8 + 4(JTAG) out of 105 (11%)
   Number of block RAMs:  0 out of 10 (0%)
   Number of GSRs:  1 out of 1 (100%)
   EFB used :       No
   JTAG used :      No
   Readback used :  No
   Oscillator used :  No
   Startup used :   No
   POR :            On
   Bandgap :        On
   Number of Power Controller:  0 out of 1 (0%)
   Number of Dynamic Bank Controller (BCINRD):  0 out of 6 (0%)
   Number of Dynamic Bank Controller (BCLVDSO):  0 out of 1 (0%)
   Number of DCCA:  0 out of 8 (0%)
   Number of DCMA:  0 out of 2 (0%)
   Number of PLLs:  0 out of 2 (0%)
   Number of DQSDLLs:  0 out of 2 (0%)
   Number of CLKDIVC:  0 out of 4 (0%)
   Number of ECLKSYNCA:  0 out of 4 (0%)
   Number of ECLKBRIDGECS:  0 out of 2 (0%)
   Notes:-
      1. Total number of LUT4s = (Number of logic LUT4s) + 2*(Number of
     distributed RAMs) + 2*(Number of ripple logic)
      2. Number of logic LUT4s does not include count of distributed RAM and
     ripple logic.
   Number of clocks:  1
     Net sys_clk_c: 76 loads, 76 rising, 0 falling (Driver: PIO sys_clk )
   Number of Clock Enables:  17

     Net u_uart_recv/sys_clk_c_enable_6: 1 loads, 1 LSLICEs
     Net u_uart_recv/sys_clk_c_enable_63: 8 loads, 8 LSLICEs
     Net u_uart_recv/sys_clk_c_enable_69: 2 loads, 2 LSLICEs
     Net m_music_play/sys_clk_c_enable_78: 9 loads, 9 LSLICEs
     Net m_music_play/sys_clk_c_enable_74: 9 loads, 9 LSLICEs
     Net m_music_play/sys_clk_c_enable_65: 2 loads, 2 LSLICEs
     Net m_music_play/sys_clk_c_enable_27: 2 loads, 2 LSLICEs
     Net m_music_play/sys_clk_c_enable_28: 3 loads, 3 LSLICEs
     Net m_music_play/sys_clk_c_enable_42: 5 loads, 5 LSLICEs
     Net m_music_play/sys_clk_c_enable_9: 1 loads, 1 LSLICEs
     Net m_music_play/sys_clk_c_enable_20: 1 loads, 1 LSLICEs
     Net m_music_play/sys_clk_c_enable_25: 1 loads, 1 LSLICEs
     Net m_music_play/sys_clk_c_enable_18: 1 loads, 1 LSLICEs
     Net m_music_play/sys_clk_c_enable_19: 1 loads, 1 LSLICEs
     Net m_music_play/sys_clk_c_enable_21: 1 loads, 1 LSLICEs
     Net m_music_play/sys_clk_c_enable_22: 1 loads, 1 LSLICEs
     Net m_music_play/sys_clk_c_enable_24: 1 loads, 1 LSLICEs
   Number of LSRs:  7
     Net u_uart_recv/rx_flag: 11 loads, 11 LSLICEs
     Net u_uart_recv/uart_data_7__N_67: 3 loads, 3 LSLICEs
     Net u_uart_recv/n1542: 9 loads, 9 LSLICEs
     Net m_music_play/sys_clk_c_enable_74: 9 loads, 9 LSLICEs
     Net m_music_play/n1539: 5 loads, 5 LSLICEs
     Net m_music_play/n1544: 9 loads, 9 LSLICEs
     Net m_beep/n187: 10 loads, 10 LSLICEs
   Number of nets driven by tri-state buffers:  0
   Top 10 highest fanout non-clock nets:
     Net music_cnt_2: 32 loads
     Net music_cnt_1: 31 loads
     Net music_tone_2: 31 loads
     Net music_tone_3: 31 loads
     Net music_tone_1: 30 loads
     Net music_tone_4: 29 loads
     Net music_cnt_5: 26 loads
     Net music_cnt_3: 25 loads
     Net music_tone_0: 23 loads
     Net m_music_play/cnt_run_1: 20 loads




   Number of warnings:  0
   Number of errors:    0
     




<A name="mrp_dwe"></A><B><U><big>Design Errors/Warnings</big></U></B>

   No errors or warnings present.



<A name="mrp_ioa"></A><B><U><big>IO (PIO) Attributes</big></U></B>

+---------------------+-----------+-----------+------------+
| IO Name             | Direction | Levelmode | IO         |
|                     |           |  IO_TYPE  | Register   |

+---------------------+-----------+-----------+------------+
| uart_rxd            | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| switch_2            | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| switch_1            | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| sys_rst_n           | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| sys_clk             | INPUT     | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| blink               | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| beep                | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+
| uart_txd            | OUTPUT    | LVCMOS25  |            |
+---------------------+-----------+-----------+------------+



<A name="mrp_rm"></A><B><U><big>Removed logic</big></U></B>

Block i2635 undriven or does not drive anything - clipped.
Signal u_uart_recv/n627 was merged into signal u_uart_recv/rx_flag
Signal u_uart_recv/n1536 was merged into signal u_uart_recv/uart_data_7__N_67
Signal VCC_net undriven or does not drive anything - clipped.
Signal m_beep/time_cnt_313_add_4_1/S0 undriven or does not drive anything -
     clipped.
Signal m_beep/time_cnt_313_add_4_1/CI undriven or does not drive anything -
     clipped.
Signal m_beep/add_209_19/CO undriven or does not drive anything - clipped.
Signal m_beep/time_cnt_313_add_4_19/S1 undriven or does not drive anything -
     clipped.
Signal m_beep/time_cnt_313_add_4_19/CO undriven or does not drive anything -
     clipped.
Signal m_beep/add_209_1/S0 undriven or does not drive anything - clipped.
Signal m_beep/add_209_1/CI undriven or does not drive anything - clipped.
Signal m_music_play/add_110_1/S0 undriven or does not drive anything - clipped.
Signal m_music_play/add_110_1/CI undriven or does not drive anything - clipped.
Signal m_music_play/add_128_9/CO undriven or does not drive anything - clipped.
Signal m_music_play/add_143_1/S0 undriven or does not drive anything - clipped.
Signal m_music_play/add_143_1/CI undriven or does not drive anything - clipped.
Signal m_music_play/sub_212_add_2_2/S1 undriven or does not drive anything -
     clipped.
Signal m_music_play/sub_212_add_2_2/S0 undriven or does not drive anything -
     clipped.
Signal m_music_play/sub_212_add_2_2/CI undriven or does not drive anything -
     clipped.
Signal m_music_play/sub_212_add_2_4/S1 undriven or does not drive anything -
     clipped.
Signal m_music_play/sub_212_add_2_4/S0 undriven or does not drive anything -
     clipped.
Signal m_music_play/sub_212_add_2_6/S1 undriven or does not drive anything -
     clipped.
Signal m_music_play/sub_212_add_2_6/S0 undriven or does not drive anything -
     clipped.
Signal m_music_play/sub_212_add_2_8/S1 undriven or does not drive anything -

     clipped.
Signal m_music_play/sub_212_add_2_8/S0 undriven or does not drive anything -
     clipped.
Signal m_music_play/add_146_17/S1 undriven or does not drive anything - clipped.
     
Signal m_music_play/add_146_17/CO undriven or does not drive anything - clipped.
     
Signal m_music_play/sub_212_add_2_10/S1 undriven or does not drive anything -
     clipped.
Signal m_music_play/sub_212_add_2_10/S0 undriven or does not drive anything -
     clipped.
Signal m_music_play/sub_212_add_2_12/S1 undriven or does not drive anything -
     clipped.
Signal m_music_play/sub_212_add_2_12/S0 undriven or does not drive anything -
     clipped.
Signal m_music_play/sub_212_add_2_14/S0 undriven or does not drive anything -
     clipped.
Signal m_music_play/sub_212_add_2_14/CO undriven or does not drive anything -
     clipped.
Signal m_music_play/add_110_9/S1 undriven or does not drive anything - clipped.
Signal m_music_play/add_110_9/CO undriven or does not drive anything - clipped.
Signal m_music_play/add_128_1/S0 undriven or does not drive anything - clipped.
Signal m_music_play/add_128_1/CI undriven or does not drive anything - clipped.
Signal m_music_play/add_143_17/S1 undriven or does not drive anything - clipped.
     
Signal m_music_play/add_143_17/CO undriven or does not drive anything - clipped.
     
Signal m_music_play/add_146_1/S0 undriven or does not drive anything - clipped.
Signal m_music_play/add_146_1/CI undriven or does not drive anything - clipped.
Signal u_uart_recv/clk_cnt_312_add_4_17/S1 undriven or does not drive anything -
     clipped.
Signal u_uart_recv/clk_cnt_312_add_4_17/CO undriven or does not drive anything -
     clipped.
Signal u_uart_recv/clk_cnt_312_add_4_1/S0 undriven or does not drive anything -
     clipped.
Signal u_uart_recv/clk_cnt_312_add_4_1/CI undriven or does not drive anything -
     clipped.
Block u_uart_recv/i347_1_lut was optimized away.
Block u_uart_recv/i1224_1_lut was optimized away.



<A name="mrp_mem"></A><B><U><big>Memory Usage</big></U></B>


     



<A name="mrp_gsr"></A><B><U><big>GSR Usage</big></U></B>
---------

GSR Component:
   The Global Set Reset (GSR) resource has been used to implement a global reset
        of the design. The reset signal used for GSR control is 'sys_rst_n_c'.
        

     GSR Property:
   The design components with GSR property set to ENABLED will respond to global

        set reset while the components with GSR property set to DISABLED will
        not.
        

     Components with disabled GSR Property
-------------------------------------

     These components have the GSR property set to DISABLED. The components will
     not respond to the reset signal 'sys_rst_n_c' via the GSR component.

     Type and number of components of the type: 
   Register = 47 

     Type and instance name of component: 
   Register : m_music_play/clk_cnt_i0_i8
   Register : m_music_play/music_tone_i0_i0
   Register : m_music_play/clk_cnt_i0_i9
   Register : m_music_play/clk_cnt_i0_i10
   Register : m_music_play/clk_cnt_i0_i11
   Register : m_music_play/music_cnt_i0_i0
   Register : m_music_play/state_back_i0_i0
   Register : m_music_play/clk_cnt_i0_i12
   Register : m_music_play/clk_cnt_i0_i13
   Register : m_music_play/cnt_delay_i0_i6
   Register : m_music_play/music_tone_i0_i1
   Register : m_music_play/music_tone_i0_i4
   Register : m_music_play/cnt_delay_i0_i10
   Register : m_music_play/cnt_delay_i0_i7
   Register : m_music_play/clk_cnt_i0_i14
   Register : m_music_play/music_cnt_i0_i1
   Register : m_music_play/clk_cnt_i0_i15
   Register : m_music_play/music_cnt_i0_i2
   Register : m_music_play/cnt_delay_i0_i1
   Register : m_music_play/music_cnt_i0_i3
   Register : m_music_play/music_cnt_i0_i4
   Register : m_music_play/music_cnt_i0_i5
   Register : m_music_play/music_cnt_i0_i6
   Register : m_music_play/music_cnt_i0_i7
   Register : m_music_play/cnt_delay_i0_i2
   Register : m_music_play/music_cnt_i0_i8
   Register : m_music_play/clk_cnt_i0_i1
   Register : m_music_play/clk_cnt_i0_i2
   Register : m_music_play/cnt_delay_i0_i11
   Register : m_music_play/clk_cnt_i0_i3
   Register : m_music_play/cnt_delay_i0_i12
   Register : m_music_play/cnt_delay_i0_i13
   Register : m_music_play/clk_cnt_i0_i4
   Register : m_music_play/music_tone_i0_i3
   Register : m_music_play/music_tone_i0_i2
   Register : m_music_play/cnt_delay_i0_i3
   Register : m_music_play/cnt_delay_i0_i4
   Register : m_music_play/cnt_delay_i0_i14
   Register : m_music_play/cnt_delay_i0_i15
   Register : m_music_play/cnt_delay_i0_i8
   Register : m_music_play/cnt_delay_i0_i9
   Register : m_music_play/cnt_delay_i0_i5

   Register : m_music_play/cnt_delay_i0_i0
   Register : m_music_play/clk_cnt_i0_i5
   Register : m_music_play/clk_cnt_i0_i6
   Register : m_music_play/clk_cnt_i0_i0
   Register : m_music_play/clk_cnt_i0_i7

     Components with synchronous local reset also reset by asynchronous GSR
----------------------------------------------------------------------

     These components have the GSR property set to ENABLED and the local reset
     is synchronous. The components will respond to the synchronous local reset
     and to the unrelated asynchronous reset signal 'sys_rst_n_c' via the GSR
     component.

     Type and number of components of the type: 
   Register = 60 

     Type and instance name of component: 
   Register : u_uart_recv/rxdata__i4
   Register : u_uart_recv/rx_cnt_FSM_i0
   Register : u_uart_recv/rxdata__i3
   Register : u_uart_recv/rxdata__i2
   Register : u_uart_recv/rxdata__i1
   Register : u_uart_recv/uart_data__i0
   Register : u_uart_recv/clk_cnt_312__i15
   Register : u_uart_recv/clk_cnt_312__i14
   Register : u_uart_recv/clk_cnt_312__i13
   Register : u_uart_recv/clk_cnt_312__i12
   Register : u_uart_recv/clk_cnt_312__i11
   Register : u_uart_recv/clk_cnt_312__i10
   Register : u_uart_recv/clk_cnt_312__i9
   Register : u_uart_recv/clk_cnt_312__i8
   Register : u_uart_recv/clk_cnt_312__i7
   Register : u_uart_recv/clk_cnt_312__i6
   Register : u_uart_recv/clk_cnt_312__i5
   Register : u_uart_recv/clk_cnt_312__i4
   Register : u_uart_recv/clk_cnt_312__i3
   Register : u_uart_recv/clk_cnt_312__i2
   Register : u_uart_recv/clk_cnt_312__i1
   Register : u_uart_recv/rx_cnt_FSM_i15
   Register : u_uart_recv/rx_cnt_FSM_i14
   Register : u_uart_recv/rx_cnt_FSM_i13
   Register : u_uart_recv/rx_cnt_FSM_i12
   Register : u_uart_recv/rx_cnt_FSM_i11
   Register : u_uart_recv/rx_cnt_FSM_i10
   Register : u_uart_recv/rx_cnt_FSM_i9
   Register : u_uart_recv/rx_cnt_FSM_i8
   Register : u_uart_recv/rx_cnt_FSM_i7
   Register : u_uart_recv/rx_cnt_FSM_i6
   Register : u_uart_recv/rx_cnt_FSM_i5
   Register : u_uart_recv/rx_cnt_FSM_i4
   Register : u_uart_recv/rx_cnt_FSM_i3
   Register : u_uart_recv/rx_cnt_FSM_i2
   Register : u_uart_recv/rx_cnt_FSM_i1
   Register : u_uart_recv/uart_data__i4
   Register : u_uart_recv/uart_data__i3

   Register : u_uart_recv/uart_data__i2
   Register : u_uart_recv/uart_data__i1
   Register : u_uart_recv/rxdata__i0
   Register : u_uart_recv/clk_cnt_312__i0
   Register : m_beep/time_cnt_313__i0
   Register : m_beep/time_cnt_313__i17
   Register : m_beep/time_cnt_313__i16
   Register : m_beep/time_cnt_313__i15
   Register : m_beep/time_cnt_313__i14
   Register : m_beep/time_cnt_313__i13
   Register : m_beep/time_cnt_313__i12
   Register : m_beep/time_cnt_313__i11
   Register : m_beep/time_cnt_313__i10
   Register : m_beep/time_cnt_313__i9
   Register : m_beep/time_cnt_313__i8
   Register : m_beep/time_cnt_313__i7
   Register : m_beep/time_cnt_313__i6
   Register : m_beep/time_cnt_313__i5
   Register : m_beep/time_cnt_313__i4
   Register : m_beep/time_cnt_313__i3
   Register : m_beep/time_cnt_313__i2
   Register : m_beep/time_cnt_313__i1



<A name="mrp_runtime"></A><B><U><big>Run Time and Memory Usage</big></U></B>
-------------------------

   Total CPU Time: 0 secs  
   Total REAL Time: 0 secs  
   Peak Memory Usage: 50 MB
        





























Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
     Copyright (c) 1995 AT&T Corp.   All rights reserved.
     Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
     Copyright (c) 2001 Agere Systems   All rights reserved.
     Copyright (c) 2002-2016 Lattice Semiconductor Corporation,  All rights
     reserved.



<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
