// Seed: 3329263762
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_4;
  module_0(
      id_4, id_1, id_4, id_3
  );
endmodule
module module_2 (
    output wire id_0,
    output wor  id_1
);
  wire id_3;
  module_0(
      id_3, id_3, id_3, id_3
  );
endmodule
module module_3 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  wire id_5;
  and (id_4, id_5, id_1, id_2, id_3);
  module_0(
      id_5, id_3, id_5, id_4
  );
endmodule
