{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1696119554063 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "msx_mist EP4CE22F17C8 " "Selected device EP4CE22F17C8 for design \"msx_mist\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1696119554165 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1696119554194 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1696119554194 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "pll:pll\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"pll:pll\|altpll:altpll_component\|pll_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll:pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] 35 44 0 0 " "Implementing clock multiplication of 35, clock division of 44, and phase shift of 0 degrees (0 ps) for pll:pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/pll_altpll.v" "" { Text "C:/TEST-MSX-SIDI/mist/db/pll_altpll.v" 50 -1 0 } } { "" "" { Generic "C:/TEST-MSX-SIDI/mist/" { { 0 { 0 ""} 0 8736 9662 10382 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1696119554237 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "pll:pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[1\] 35 11 0 0 " "Implementing clock multiplication of 35, clock division of 11, and phase shift of 0 degrees (0 ps) for pll:pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/pll_altpll.v" "" { Text "C:/TEST-MSX-SIDI/mist/db/pll_altpll.v" 50 -1 0 } } { "" "" { Generic "C:/TEST-MSX-SIDI/mist/" { { 0 { 0 ""} 0 8737 9662 10382 0}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Quartus II" 0 -1 1696119554237 ""}  } { { "db/pll_altpll.v" "" { Text "C:/TEST-MSX-SIDI/mist/db/pll_altpll.v" 50 -1 0 } } { "" "" { Generic "C:/TEST-MSX-SIDI/mist/" { { 0 { 0 ""} 0 8736 9662 10382 0}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1696119554237 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1696119554816 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1696119554825 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C8 " "Device EP4CE10F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1696119555115 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C8 " "Device EP4CE6F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1696119555115 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C8 " "Device EP4CE15F17C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1696119555115 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1696119555115 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "1 " "Fitter converted 1 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/TEST-MSX-SIDI/mist/" { { 0 { 0 ""} 0 32361 9662 10382 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1696119555133 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1696119555133 ""}
{ "Info" "IFIOMGR_RESERVE_PIN_NO_DATA0" "" "DATA\[0\] dual-purpose pin not reserved" {  } {  } 0 169141 "DATA\[0\] dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1696119555133 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "Data\[1\]/ASDO " "Data\[1\]/ASDO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1696119555133 ""}
{ "Info" "IFIOMGR_PIN_NOT_RESERVE" "nCSO " "nCSO dual-purpose pin not reserved" {  } {  } 0 12825 "%1!s! dual-purpose pin not reserved" 0 0 "Fitter" 0 -1 1696119555133 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1696119555135 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1696119555207 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "2 " "TimeQuest Timing Analyzer is analyzing 2 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1696119557356 ""}
{ "Info" "ISTA_SDC_FOUND" "msx_mist.sdc " "Reading SDC File: 'msx_mist.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1696119557371 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 44 -multiply_by 35 -duty_cycle 50.00 -name \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 44 -multiply_by 35 -duty_cycle 50.00 -name \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1696119557429 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 11 -multiply_by 35 -duty_cycle 50.00 -name \{pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 11 -multiply_by 35 -duty_cycle 50.00 -name \{pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Quartus II" 0 -1 1696119557429 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1696119557429 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1696119557430 ""}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "emsx_top:emsx\|clkdiv\[0\] " "Node: emsx_top:emsx\|clkdiv\[0\] was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1696119557459 "|MSX|emsx_top:emsx|clkdiv[0]"}
{ "Warning" "WSTA_NODE_FOUND_WITHOUT_CLOCK_ASSIGNMENT" "emsx_top:emsx\|reset " "Node: emsx_top:emsx\|reset was determined to be a clock but was found without an associated clock assignment." {  } {  } 0 332060 "Node: %1!s! was determined to be a clock but was found without an associated clock assignment." 0 0 "Fitter" 0 -1 1696119557459 "|MSX|emsx_top:emsx|reset"}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1696119557533 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1696119557536 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 4 clocks " "Found 4 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1696119557536 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1696119557536 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  37.037     CLOCK_27 " "  37.037     CLOCK_27" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1696119557536 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  46.560 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "  46.560 pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1696119557536 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  11.640 pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "  11.640 pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1696119557536 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  41.666      SPI_SCK " "  41.666      SPI_SCK" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1696119557536 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1696119557536 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll:pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C1 of PLL_1) " "Automatically promoted node pll:pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1696119558122 ""}  } { { "db/pll_altpll.v" "" { Text "C:/TEST-MSX-SIDI/mist/db/pll_altpll.v" 92 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pll:pll|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/TEST-MSX-SIDI/mist/" { { 0 { 0 ""} 0 8736 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1696119558122 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "pll:pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C0 of PLL_1) " "Automatically promoted node pll:pll\|altpll:altpll_component\|pll_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1696119558122 ""} { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations External Clock Output CLKCTRL_PLL1E0 " "Automatically promoted destinations to use location or clock signal External Clock Output CLKCTRL_PLL1E0" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1696119558122 ""}  } { { "db/pll_altpll.v" "" { Text "C:/TEST-MSX-SIDI/mist/db/pll_altpll.v" 92 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { pll:pll|altpll:altpll_component|pll_altpll:auto_generated|wire_pll1_clk[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/TEST-MSX-SIDI/mist/" { { 0 { 0 ""} 0 8736 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1696119558122 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL" "SPI_SCK~input  " "Promoted node SPI_SCK~input " { { "Info" "IFSAC_FSAC_ASSIGN_USER_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176354 "Promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1696119558122 ""}  } { { "MSX.sv" "" { Text "C:/TEST-MSX-SIDI/mist/MSX.sv" 30 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SPI_SCK~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/TEST-MSX-SIDI/mist/" { { 0 { 0 ""} 0 32351 9662 10382 0}  }  } }  } 0 176352 "Promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1696119558122 ""}
{ "Info" "IFSAC_FSAC_PIN_USES_INTERNAL_GLOBAL" "SPI_SCK~input Global Clock " "Pin SPI_SCK~input drives global or regional clock Global Clock, but is not placed in a dedicated clock pin position" {  } { { "MSX.sv" "" { Text "C:/TEST-MSX-SIDI/mist/MSX.sv" 30 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SPI_SCK~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/TEST-MSX-SIDI/mist/" { { 0 { 0 ""} 0 32351 9662 10382 0}  }  } }  } 0 176342 "Pin %1!s! drives global or regional clock %2!s!, but is not placed in a dedicated clock pin position" 0 0 "Fitter" 0 -1 1696119558122 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "emsx_top:emsx\|iCpuClk  " "Automatically promoted node emsx_top:emsx\|iCpuClk " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1696119558123 ""}  } { { "../esemsx3/src/emsx_top.vhd" "" { Text "C:/TEST-MSX-SIDI/esemsx3/src/emsx_top.vhd" 723 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { emsx_top:emsx|iCpuClk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/TEST-MSX-SIDI/mist/" { { 0 { 0 ""} 0 7546 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1696119558123 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "emsx_top:emsx\|reset  " "Automatically promoted node emsx_top:emsx\|reset " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1696119558123 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "emsx_top:emsx\|VDP:U20\|VDP_WAIT_CONTROL:U_VDP_WAIT_CONTROL\|FF_WAIT_CNT\[15\] " "Destination node emsx_top:emsx\|VDP:U20\|VDP_WAIT_CONTROL:U_VDP_WAIT_CONTROL\|FF_WAIT_CNT\[15\]" {  } { { "../esemsx3/src/video/vdp_wait_control.vhd" "" { Text "C:/TEST-MSX-SIDI/esemsx3/src/video/vdp_wait_control.vhd" 145 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { emsx_top:emsx|VDP:U20|VDP_WAIT_CONTROL:U_VDP_WAIT_CONTROL|FF_WAIT_CNT[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/TEST-MSX-SIDI/mist/" { { 0 { 0 ""} 0 3867 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1696119558123 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "emsx_top:emsx\|switched_io_ports:U35\|OFFSET_Y\[1\] " "Destination node emsx_top:emsx\|switched_io_ports:U35\|OFFSET_Y\[1\]" {  } { { "../esemsx3/src/peripheral/swioports.vhd" "" { Text "C:/TEST-MSX-SIDI/esemsx3/src/peripheral/swioports.vhd" 211 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { emsx_top:emsx|switched_io_ports:U35|OFFSET_Y[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/TEST-MSX-SIDI/mist/" { { 0 { 0 ""} 0 1457 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1696119558123 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "emsx_top:emsx\|switched_io_ports:U35\|OFFSET_Y\[0\] " "Destination node emsx_top:emsx\|switched_io_ports:U35\|OFFSET_Y\[0\]" {  } { { "../esemsx3/src/peripheral/swioports.vhd" "" { Text "C:/TEST-MSX-SIDI/esemsx3/src/peripheral/swioports.vhd" 211 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { emsx_top:emsx|switched_io_ports:U35|OFFSET_Y[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/TEST-MSX-SIDI/mist/" { { 0 { 0 ""} 0 1458 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1696119558123 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "emsx_top:emsx\|switched_io_ports:U35\|OFFSET_Y\[2\] " "Destination node emsx_top:emsx\|switched_io_ports:U35\|OFFSET_Y\[2\]" {  } { { "../esemsx3/src/peripheral/swioports.vhd" "" { Text "C:/TEST-MSX-SIDI/esemsx3/src/peripheral/swioports.vhd" 211 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { emsx_top:emsx|switched_io_ports:U35|OFFSET_Y[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/TEST-MSX-SIDI/mist/" { { 0 { 0 ""} 0 1456 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1696119558123 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "emsx_top:emsx\|switched_io_ports:U35\|OFFSET_Y\[3\] " "Destination node emsx_top:emsx\|switched_io_ports:U35\|OFFSET_Y\[3\]" {  } { { "../esemsx3/src/peripheral/swioports.vhd" "" { Text "C:/TEST-MSX-SIDI/esemsx3/src/peripheral/swioports.vhd" 211 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { emsx_top:emsx|switched_io_ports:U35|OFFSET_Y[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/TEST-MSX-SIDI/mist/" { { 0 { 0 ""} 0 1455 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1696119558123 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "emsx_top:emsx\|switched_io_ports:U35\|bios_reload_ack " "Destination node emsx_top:emsx\|switched_io_ports:U35\|bios_reload_ack" {  } { { "../esemsx3/src/peripheral/swioports.vhd" "" { Text "C:/TEST-MSX-SIDI/esemsx3/src/peripheral/swioports.vhd" 104 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { emsx_top:emsx|switched_io_ports:U35|bios_reload_ack } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/TEST-MSX-SIDI/mist/" { { 0 { 0 ""} 0 1630 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1696119558123 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "emsx_top:emsx\|VDP:U20\|VDP_WAIT_CONTROL:U_VDP_WAIT_CONTROL\|FF_WAIT_CNT\[2\] " "Destination node emsx_top:emsx\|VDP:U20\|VDP_WAIT_CONTROL:U_VDP_WAIT_CONTROL\|FF_WAIT_CNT\[2\]" {  } { { "../esemsx3/src/video/vdp_wait_control.vhd" "" { Text "C:/TEST-MSX-SIDI/esemsx3/src/video/vdp_wait_control.vhd" 145 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { emsx_top:emsx|VDP:U20|VDP_WAIT_CONTROL:U_VDP_WAIT_CONTROL|FF_WAIT_CNT[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/TEST-MSX-SIDI/mist/" { { 0 { 0 ""} 0 3854 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1696119558123 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "emsx_top:emsx\|VDP:U20\|VDP_WAIT_CONTROL:U_VDP_WAIT_CONTROL\|FF_WAIT_CNT\[3\] " "Destination node emsx_top:emsx\|VDP:U20\|VDP_WAIT_CONTROL:U_VDP_WAIT_CONTROL\|FF_WAIT_CNT\[3\]" {  } { { "../esemsx3/src/video/vdp_wait_control.vhd" "" { Text "C:/TEST-MSX-SIDI/esemsx3/src/video/vdp_wait_control.vhd" 145 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { emsx_top:emsx|VDP:U20|VDP_WAIT_CONTROL:U_VDP_WAIT_CONTROL|FF_WAIT_CNT[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/TEST-MSX-SIDI/mist/" { { 0 { 0 ""} 0 3855 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1696119558123 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "emsx_top:emsx\|VDP:U20\|VDP_WAIT_CONTROL:U_VDP_WAIT_CONTROL\|FF_WAIT_CNT\[4\] " "Destination node emsx_top:emsx\|VDP:U20\|VDP_WAIT_CONTROL:U_VDP_WAIT_CONTROL\|FF_WAIT_CNT\[4\]" {  } { { "../esemsx3/src/video/vdp_wait_control.vhd" "" { Text "C:/TEST-MSX-SIDI/esemsx3/src/video/vdp_wait_control.vhd" 145 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { emsx_top:emsx|VDP:U20|VDP_WAIT_CONTROL:U_VDP_WAIT_CONTROL|FF_WAIT_CNT[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/TEST-MSX-SIDI/mist/" { { 0 { 0 ""} 0 3856 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1696119558123 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "emsx_top:emsx\|VDP:U20\|VDP_WAIT_CONTROL:U_VDP_WAIT_CONTROL\|FF_WAIT_CNT\[5\] " "Destination node emsx_top:emsx\|VDP:U20\|VDP_WAIT_CONTROL:U_VDP_WAIT_CONTROL\|FF_WAIT_CNT\[5\]" {  } { { "../esemsx3/src/video/vdp_wait_control.vhd" "" { Text "C:/TEST-MSX-SIDI/esemsx3/src/video/vdp_wait_control.vhd" 145 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { emsx_top:emsx|VDP:U20|VDP_WAIT_CONTROL:U_VDP_WAIT_CONTROL|FF_WAIT_CNT[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/TEST-MSX-SIDI/mist/" { { 0 { 0 ""} 0 3857 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1696119558123 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1696119558123 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1696119558123 ""}  } { { "../esemsx3/src/emsx_top.vhd" "" { Text "C:/TEST-MSX-SIDI/esemsx3/src/emsx_top.vhd" 717 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { emsx_top:emsx|reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/TEST-MSX-SIDI/mist/" { { 0 { 0 ""} 0 7557 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1696119558123 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "emsx_top:emsx\|power_on_reset  " "Automatically promoted node emsx_top:emsx\|power_on_reset " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1696119558124 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "emsx_top:emsx\|pDac_SR\[0\]~reg0 " "Destination node emsx_top:emsx\|pDac_SR\[0\]~reg0" {  } { { "../esemsx3/src/emsx_top.vhd" "" { Text "C:/TEST-MSX-SIDI/esemsx3/src/emsx_top.vhd" 2197 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { emsx_top:emsx|pDac_SR[0]~reg0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/TEST-MSX-SIDI/mist/" { { 0 { 0 ""} 0 7304 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1696119558124 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "emsx_top:emsx\|switched_io_ports:U35\|io42_id212\[0\]~reg0 " "Destination node emsx_top:emsx\|switched_io_ports:U35\|io42_id212\[0\]~reg0" {  } { { "../esemsx3/src/peripheral/swioports.vhd" "" { Text "C:/TEST-MSX-SIDI/esemsx3/src/peripheral/swioports.vhd" 211 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { emsx_top:emsx|switched_io_ports:U35|io42_id212[0]~reg0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/TEST-MSX-SIDI/mist/" { { 0 { 0 ""} 0 1466 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1696119558124 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "emsx_top:emsx\|switched_io_ports:U35\|LightsMode~reg0 " "Destination node emsx_top:emsx\|switched_io_ports:U35\|LightsMode~reg0" {  } { { "../esemsx3/src/peripheral/swioports.vhd" "" { Text "C:/TEST-MSX-SIDI/esemsx3/src/peripheral/swioports.vhd" 211 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { emsx_top:emsx|switched_io_ports:U35|LightsMode~reg0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/TEST-MSX-SIDI/mist/" { { 0 { 0 ""} 0 1647 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1696119558124 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "emsx_top:emsx\|switched_io_ports:U35\|forced_v_mode~reg0 " "Destination node emsx_top:emsx\|switched_io_ports:U35\|forced_v_mode~reg0" {  } { { "../esemsx3/src/peripheral/swioports.vhd" "" { Text "C:/TEST-MSX-SIDI/esemsx3/src/peripheral/swioports.vhd" 211 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { emsx_top:emsx|switched_io_ports:U35|forced_v_mode~reg0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/TEST-MSX-SIDI/mist/" { { 0 { 0 ""} 0 1654 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1696119558124 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "emsx_top:emsx\|switched_io_ports:U35\|ntsc_pal_type~reg0 " "Destination node emsx_top:emsx\|switched_io_ports:U35\|ntsc_pal_type~reg0" {  } { { "../esemsx3/src/peripheral/swioports.vhd" "" { Text "C:/TEST-MSX-SIDI/esemsx3/src/peripheral/swioports.vhd" 211 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { emsx_top:emsx|switched_io_ports:U35|ntsc_pal_type~reg0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/TEST-MSX-SIDI/mist/" { { 0 { 0 ""} 0 1653 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1696119558124 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "emsx_top:emsx\|switched_io_ports:U35\|swioKmap~reg0 " "Destination node emsx_top:emsx\|switched_io_ports:U35\|swioKmap~reg0" {  } { { "../esemsx3/src/peripheral/swioports.vhd" "" { Text "C:/TEST-MSX-SIDI/esemsx3/src/peripheral/swioports.vhd" 211 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { emsx_top:emsx|switched_io_ports:U35|swioKmap~reg0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/TEST-MSX-SIDI/mist/" { { 0 { 0 ""} 0 1645 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1696119558124 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "emsx_top:emsx\|switched_io_ports:U35\|portF4_mode~reg0 " "Destination node emsx_top:emsx\|switched_io_ports:U35\|portF4_mode~reg0" {  } { { "../esemsx3/src/peripheral/swioports.vhd" "" { Text "C:/TEST-MSX-SIDI/esemsx3/src/peripheral/swioports.vhd" 211 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { emsx_top:emsx|switched_io_ports:U35|portF4_mode~reg0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/TEST-MSX-SIDI/mist/" { { 0 { 0 ""} 0 1669 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1696119558124 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "emsx_top:emsx\|switched_io_ports:U35\|iSlt2_linear~reg0 " "Destination node emsx_top:emsx\|switched_io_ports:U35\|iSlt2_linear~reg0" {  } { { "../esemsx3/src/peripheral/swioports.vhd" "" { Text "C:/TEST-MSX-SIDI/esemsx3/src/peripheral/swioports.vhd" 211 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { emsx_top:emsx|switched_io_ports:U35|iSlt2_linear~reg0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/TEST-MSX-SIDI/mist/" { { 0 { 0 ""} 0 1659 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1696119558124 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "emsx_top:emsx\|switched_io_ports:U35\|io42_id212\[5\]~reg0 " "Destination node emsx_top:emsx\|switched_io_ports:U35\|io42_id212\[5\]~reg0" {  } { { "../esemsx3/src/peripheral/swioports.vhd" "" { Text "C:/TEST-MSX-SIDI/esemsx3/src/peripheral/swioports.vhd" 211 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { emsx_top:emsx|switched_io_ports:U35|io42_id212[5]~reg0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/TEST-MSX-SIDI/mist/" { { 0 { 0 ""} 0 1461 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1696119558124 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "emsx_top:emsx\|switched_io_ports:U35\|io42_id212\[4\]~reg0 " "Destination node emsx_top:emsx\|switched_io_ports:U35\|io42_id212\[4\]~reg0" {  } { { "../esemsx3/src/peripheral/swioports.vhd" "" { Text "C:/TEST-MSX-SIDI/esemsx3/src/peripheral/swioports.vhd" 211 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { emsx_top:emsx|switched_io_ports:U35|io42_id212[4]~reg0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/TEST-MSX-SIDI/mist/" { { 0 { 0 ""} 0 1462 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1696119558124 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1696119558124 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1696119558124 ""}  } { { "../esemsx3/src/emsx_top.vhd" "" { Text "C:/TEST-MSX-SIDI/esemsx3/src/emsx_top.vhd" 724 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { emsx_top:emsx|power_on_reset } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/TEST-MSX-SIDI/mist/" { { 0 { 0 ""} 0 7560 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1696119558124 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "emsx_top:emsx\|T80a:U01\|Reset_s  " "Automatically promoted node emsx_top:emsx\|T80a:U01\|Reset_s " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1696119558124 ""}  } { { "../T80/T80a.vhd" "" { Text "C:/TEST-MSX-SIDI/T80/T80a.vhd" 111 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { emsx_top:emsx|T80a:U01|Reset_s } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/TEST-MSX-SIDI/mist/" { { 0 { 0 ""} 0 7065 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1696119558124 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "user_io:user_io\|status\[0\]  " "Automatically promoted node user_io:user_io\|status\[0\] " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1696119558125 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "resetW~0 " "Destination node resetW~0" {  } { { "MSX.sv" "" { Text "C:/TEST-MSX-SIDI/mist/MSX.sv" 283 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { resetW~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/TEST-MSX-SIDI/mist/" { { 0 { 0 ""} 0 13054 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1696119558125 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "user_io:user_io\|status\[0\]~16 " "Destination node user_io:user_io\|status\[0\]~16" {  } { { "mist-modules/user_io.v" "" { Text "C:/TEST-MSX-SIDI/mist/mist-modules/user_io.v" 365 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { user_io:user_io|status[0]~16 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/TEST-MSX-SIDI/mist/" { { 0 { 0 ""} 0 15374 9662 10382 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1696119558125 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1696119558125 ""}  } { { "mist-modules/user_io.v" "" { Text "C:/TEST-MSX-SIDI/mist/mist-modules/user_io.v" 365 -1 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { user_io:user_io|status[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/TEST-MSX-SIDI/mist/" { { 0 { 0 ""} 0 8530 9662 10382 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1696119558125 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1696119559935 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1696119559954 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1696119559955 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1696119559977 ""}
{ "Warning" "WFSAC_FSAC_IGNORED_FAST_REGISTER_IO_ASSIGNMENTS" "" "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 176250 "Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1696119561428 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1696119561429 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1696119561447 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1696119563397 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "18 EC " "Packed 18 registers into blocks of type EC" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1696119563419 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "32 Embedded multiplier block " "Packed 32 registers into blocks of type Embedded multiplier block" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1696119563419 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "16 I/O Input Buffer " "Packed 16 registers into blocks of type I/O Input Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1696119563419 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "51 I/O Output Buffer " "Packed 51 registers into blocks of type I/O Output Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Quartus II" 0 -1 1696119563419 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "15 " "Created 15 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Quartus II" 0 -1 1696119563419 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1696119563419 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_START" "speed " "Starting physical synthesis optimizations for speed" {  } {  } 0 128000 "Starting physical synthesis optimizations for %1!s!" 0 0 "Fitter" 0 -1 1696119564159 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "automatic asynchronous signal pipelining " "Starting physical synthesis algorithm automatic asynchronous signal pipelining" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Fitter" 0 -1 1696119566085 ""}
{ "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_INFO" "" "Automatic asynchronous signal pipelining - Evaluation Phase" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|MSX\|emsx_top:emsx\|reset~clkctrl " "Asynchronous signal \|MSX\|emsx_top:emsx\|reset~clkctrl" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NON_CRITICAL_SIGNAL" "" "Signal not critical. No action is required" {  } {  } 0 128019 "Signal not critical. No action is required" 0 0 "Quartus II" 0 -1 1696119566259 ""}  } {  } 0 128017 "Asynchronous signal %1!s!" 0 0 "Quartus II" 0 -1 1696119566259 ""} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|MSX\|emsx_top:emsx\|T80a:U01\|Reset_s~clkctrl " "Asynchronous signal \|MSX\|emsx_top:emsx\|T80a:U01\|Reset_s~clkctrl" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NON_CRITICAL_SIGNAL" "" "Signal not critical. No action is required" {  } {  } 0 128019 "Signal not critical. No action is required" 0 0 "Quartus II" 0 -1 1696119566259 ""}  } {  } 0 128017 "Asynchronous signal %1!s!" 0 0 "Quartus II" 0 -1 1696119566259 ""} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|MSX\|emsx_top:emsx\|power_on_reset~clkctrl " "Asynchronous signal \|MSX\|emsx_top:emsx\|power_on_reset~clkctrl" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NON_CRITICAL_SIGNAL" "" "Signal not critical. No action is required" {  } {  } 0 128019 "Signal not critical. No action is required" 0 0 "Quartus II" 0 -1 1696119566259 ""}  } {  } 0 128017 "Asynchronous signal %1!s!" 0 0 "Quartus II" 0 -1 1696119566259 ""} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|MSX\|CONF_DATA0~input " "Asynchronous signal \|MSX\|CONF_DATA0~input" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NON_CRITICAL_SIGNAL" "" "Signal not critical. No action is required" {  } {  } 0 128019 "Signal not critical. No action is required" 0 0 "Quartus II" 0 -1 1696119566259 ""}  } {  } 0 128017 "Asynchronous signal %1!s!" 0 0 "Quartus II" 0 -1 1696119566259 ""} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|MSX\|user_io:user_io\|status\[0\]~clkctrl " "Asynchronous signal \|MSX\|user_io:user_io\|status\[0\]~clkctrl" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NON_CRITICAL_SIGNAL" "" "Signal not critical. No action is required" {  } {  } 0 128019 "Signal not critical. No action is required" 0 0 "Quartus II" 0 -1 1696119566259 ""}  } {  } 0 128017 "Asynchronous signal %1!s!" 0 0 "Quartus II" 0 -1 1696119566259 ""} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_CHECKING_SIGNAL" "\|MSX\|SPI_SS3~input " "Asynchronous signal \|MSX\|SPI_SS3~input" { { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_NON_CRITICAL_SIGNAL" "" "Signal not critical. No action is required" {  } {  } 0 128019 "Signal not critical. No action is required" 0 0 "Quartus II" 0 -1 1696119566259 ""}  } {  } 0 128017 "Asynchronous signal %1!s!" 0 0 "Quartus II" 0 -1 1696119566259 ""} { "Info" "ICSYN_FSYN_EARLY_FSYN_ASYNC_PIPELINING_FOUND_SIGNALS" "6 0 " "Found 6 asynchronous signals of which 0 will be pipelined" {  } {  } 0 128018 "Found %1!d! asynchronous signals of which %2!d! will be pipelined" 0 0 "Quartus II" 0 -1 1696119566259 ""}  } {  } 0 128016 "Automatic asynchronous signal pipelining - Evaluation Phase" 0 0 "Fitter" 0 -1 1696119566259 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SHORT" "automatic asynchronous signal pipelining " "Physical synthesis algorithm automatic asynchronous signal pipelining complete" {  } {  } 0 128005 "Physical synthesis algorithm %1!s! complete" 0 0 "Fitter" 0 -1 1696119566275 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_END" "speed 00:00:02 " "Physical synthesis optimizations for speed complete: elapsed time is 00:00:02" {  } {  } 0 128001 "Physical synthesis optimizations for %1!s! complete: elapsed time is %2!s!" 0 0 "Fitter" 0 -1 1696119566296 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:12 " "Fitter preparation operations ending: elapsed time is 00:00:12" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1696119566951 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1696119569139 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:09 " "Fitter placement preparation operations ending: elapsed time is 00:00:09" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1696119578246 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1696119578338 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1696119607021 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:29 " "Fitter placement operations ending: elapsed time is 00:00:29" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1696119607021 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_START" "speed " "Starting physical synthesis optimizations for speed" {  } {  } 0 128000 "Starting physical synthesis optimizations for %1!s!" 0 0 "Fitter" 0 -1 1696119607031 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "automatic asynchronous signal pipelining " "Starting physical synthesis algorithm automatic asynchronous signal pipelining" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Fitter" 0 -1 1696119608576 ""}
{ "Info" "ICSYN_FSYN_LATE_FSYN_ASYNC_PIPELINING_INFO" "" "Automatic asynchronous signal pipelining - Execution Phase" {  } {  } 0 128027 "Automatic asynchronous signal pipelining - Execution Phase" 0 0 "Fitter" 0 -1 1696119608786 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SHORT" "automatic asynchronous signal pipelining " "Physical synthesis algorithm automatic asynchronous signal pipelining complete" {  } {  } 0 128005 "Physical synthesis algorithm %1!s! complete" 0 0 "Fitter" 0 -1 1696119608787 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "register retiming " "Starting physical synthesis algorithm register retiming" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Fitter" 0 -1 1696119608787 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "register retiming 0 " "Physical synthesis algorithm register retiming complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Fitter" 0 -1 1696119610657 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "combinational resynthesis using boolean division " "Starting physical synthesis algorithm combinational resynthesis using boolean division" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Fitter" 0 -1 1696119610665 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "combinational resynthesis using boolean division 0 " "Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Fitter" 0 -1 1696119610983 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_START" "logic and register replication " "Starting physical synthesis algorithm logic and register replication" {  } {  } 0 128002 "Starting physical synthesis algorithm %1!s!" 0 0 "Fitter" 0 -1 1696119610983 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_ALGO_END_SLACK" "logic and register replication 0 " "Physical synthesis algorithm logic and register replication complete: estimated slack improvement of 0 ps" {  } {  } 0 128003 "Physical synthesis algorithm %1!s! complete: estimated slack improvement of %2!d! ps" 0 0 "Fitter" 0 -1 1696119611500 ""}
{ "Info" "ICSYN_PHYSICAL_SYNTHESIS_END" "speed 00:00:06 " "Physical synthesis optimizations for speed complete: elapsed time is 00:00:06" {  } {  } 0 128001 "Physical synthesis optimizations for %1!s! complete: elapsed time is %2!s!" 0 0 "Fitter" 0 -1 1696119612879 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1696119615179 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "16 " "Router estimated average interconnect usage is 16% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "23 X32_Y11 X42_Y22 " "Router estimated peak interconnect usage is 23% of the available device resources in the region that extends from location X32_Y11 to location X42_Y22" {  } { { "loc" "" { Generic "C:/TEST-MSX-SIDI/mist/" { { 1 { 0 "Router estimated peak interconnect usage is 23% of the available device resources in the region that extends from location X32_Y11 to location X42_Y22"} { { 11 { 0 "Router estimated peak interconnect usage is 23% of the available device resources in the region that extends from location X32_Y11 to location X42_Y22"} 32 11 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1696119627550 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1696119627550 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:18 " "Fitter routing operations ending: elapsed time is 00:00:18" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1696119634337 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1696119634340 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1696119634340 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1696119634340 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "12.69 " "Total time spent on timing analysis during the Fitter is 12.69 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1696119634717 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1696119634780 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1696119636576 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1696119636631 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1696119638920 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:07 " "Fitter post-fit operations ending: elapsed time is 00:00:07" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1696119641734 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1696119642748 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "25 Cyclone IV E " "25 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SPI_SS2 3.3-V LVTTL T4 " "Pin SPI_SS2 uses I/O standard 3.3-V LVTTL at T4" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { SPI_SS2 } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SPI_SS2" } } } } { "MSX.sv" "" { Text "C:/TEST-MSX-SIDI/mist/MSX.sv" 33 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SPI_SS2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/TEST-MSX-SIDI/mist/" { { 0 { 0 ""} 0 198 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1696119642800 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SPI_SS4 3.3-V LVTTL G16 " "Pin SPI_SS4 uses I/O standard 3.3-V LVTTL at G16" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { SPI_SS4 } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SPI_SS4" } } } } { "MSX.sv" "" { Text "C:/TEST-MSX-SIDI/mist/MSX.sv" 43 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SPI_SS4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/TEST-MSX-SIDI/mist/" { { 0 { 0 ""} 0 201 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1696119642800 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "AUDIO_L 3.3-V LVTTL T12 " "Pin AUDIO_L uses I/O standard 3.3-V LVTTL at T12" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { AUDIO_L } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "AUDIO_L" } } } } { "MSX.sv" "" { Text "C:/TEST-MSX-SIDI/mist/MSX.sv" 72 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { AUDIO_L } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/TEST-MSX-SIDI/mist/" { { 0 { 0 ""} 0 210 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1696119642800 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SPI_DO 3.3-V LVTTL T2 " "Pin SPI_DO uses I/O standard 3.3-V LVTTL at T2" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { SPI_DO } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SPI_DO" } } } } { "MSX.sv" "" { Text "C:/TEST-MSX-SIDI/mist/MSX.sv" 31 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SPI_DO } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/TEST-MSX-SIDI/mist/" { { 0 { 0 ""} 0 196 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1696119642800 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ\[0\] 3.3-V LVTTL C3 " "Pin SDRAM_DQ\[0\] uses I/O standard 3.3-V LVTTL at C3" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { SDRAM_DQ[0] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[0\]" } } } } { "MSX.sv" "" { Text "C:/TEST-MSX-SIDI/mist/MSX.sv" 47 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_DQ[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/TEST-MSX-SIDI/mist/" { { 0 { 0 ""} 0 171 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1696119642800 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ\[1\] 3.3-V LVTTL C2 " "Pin SDRAM_DQ\[1\] uses I/O standard 3.3-V LVTTL at C2" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { SDRAM_DQ[1] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[1\]" } } } } { "MSX.sv" "" { Text "C:/TEST-MSX-SIDI/mist/MSX.sv" 47 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_DQ[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/TEST-MSX-SIDI/mist/" { { 0 { 0 ""} 0 172 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1696119642800 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ\[2\] 3.3-V LVTTL A4 " "Pin SDRAM_DQ\[2\] uses I/O standard 3.3-V LVTTL at A4" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { SDRAM_DQ[2] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[2\]" } } } } { "MSX.sv" "" { Text "C:/TEST-MSX-SIDI/mist/MSX.sv" 47 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_DQ[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/TEST-MSX-SIDI/mist/" { { 0 { 0 ""} 0 173 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1696119642800 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ\[3\] 3.3-V LVTTL B4 " "Pin SDRAM_DQ\[3\] uses I/O standard 3.3-V LVTTL at B4" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { SDRAM_DQ[3] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[3\]" } } } } { "MSX.sv" "" { Text "C:/TEST-MSX-SIDI/mist/MSX.sv" 47 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_DQ[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/TEST-MSX-SIDI/mist/" { { 0 { 0 ""} 0 174 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1696119642800 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ\[4\] 3.3-V LVTTL A6 " "Pin SDRAM_DQ\[4\] uses I/O standard 3.3-V LVTTL at A6" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { SDRAM_DQ[4] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[4\]" } } } } { "MSX.sv" "" { Text "C:/TEST-MSX-SIDI/mist/MSX.sv" 47 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_DQ[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/TEST-MSX-SIDI/mist/" { { 0 { 0 ""} 0 175 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1696119642800 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ\[5\] 3.3-V LVTTL D6 " "Pin SDRAM_DQ\[5\] uses I/O standard 3.3-V LVTTL at D6" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { SDRAM_DQ[5] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[5\]" } } } } { "MSX.sv" "" { Text "C:/TEST-MSX-SIDI/mist/MSX.sv" 47 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_DQ[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/TEST-MSX-SIDI/mist/" { { 0 { 0 ""} 0 176 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1696119642800 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ\[6\] 3.3-V LVTTL A7 " "Pin SDRAM_DQ\[6\] uses I/O standard 3.3-V LVTTL at A7" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { SDRAM_DQ[6] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[6\]" } } } } { "MSX.sv" "" { Text "C:/TEST-MSX-SIDI/mist/MSX.sv" 47 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_DQ[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/TEST-MSX-SIDI/mist/" { { 0 { 0 ""} 0 177 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1696119642800 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ\[7\] 3.3-V LVTTL B7 " "Pin SDRAM_DQ\[7\] uses I/O standard 3.3-V LVTTL at B7" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { SDRAM_DQ[7] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[7\]" } } } } { "MSX.sv" "" { Text "C:/TEST-MSX-SIDI/mist/MSX.sv" 47 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_DQ[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/TEST-MSX-SIDI/mist/" { { 0 { 0 ""} 0 178 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1696119642800 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ\[8\] 3.3-V LVTTL E6 " "Pin SDRAM_DQ\[8\] uses I/O standard 3.3-V LVTTL at E6" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { SDRAM_DQ[8] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[8\]" } } } } { "MSX.sv" "" { Text "C:/TEST-MSX-SIDI/mist/MSX.sv" 47 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_DQ[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/TEST-MSX-SIDI/mist/" { { 0 { 0 ""} 0 179 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1696119642800 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ\[9\] 3.3-V LVTTL C6 " "Pin SDRAM_DQ\[9\] uses I/O standard 3.3-V LVTTL at C6" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { SDRAM_DQ[9] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[9\]" } } } } { "MSX.sv" "" { Text "C:/TEST-MSX-SIDI/mist/MSX.sv" 47 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_DQ[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/TEST-MSX-SIDI/mist/" { { 0 { 0 ""} 0 180 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1696119642800 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ\[10\] 3.3-V LVTTL B6 " "Pin SDRAM_DQ\[10\] uses I/O standard 3.3-V LVTTL at B6" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { SDRAM_DQ[10] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[10\]" } } } } { "MSX.sv" "" { Text "C:/TEST-MSX-SIDI/mist/MSX.sv" 47 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_DQ[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/TEST-MSX-SIDI/mist/" { { 0 { 0 ""} 0 181 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1696119642800 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ\[11\] 3.3-V LVTTL B5 " "Pin SDRAM_DQ\[11\] uses I/O standard 3.3-V LVTTL at B5" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { SDRAM_DQ[11] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[11\]" } } } } { "MSX.sv" "" { Text "C:/TEST-MSX-SIDI/mist/MSX.sv" 47 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_DQ[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/TEST-MSX-SIDI/mist/" { { 0 { 0 ""} 0 182 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1696119642800 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ\[12\] 3.3-V LVTTL A5 " "Pin SDRAM_DQ\[12\] uses I/O standard 3.3-V LVTTL at A5" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { SDRAM_DQ[12] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[12\]" } } } } { "MSX.sv" "" { Text "C:/TEST-MSX-SIDI/mist/MSX.sv" 47 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_DQ[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/TEST-MSX-SIDI/mist/" { { 0 { 0 ""} 0 183 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1696119642800 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ\[13\] 3.3-V LVTTL B3 " "Pin SDRAM_DQ\[13\] uses I/O standard 3.3-V LVTTL at B3" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { SDRAM_DQ[13] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[13\]" } } } } { "MSX.sv" "" { Text "C:/TEST-MSX-SIDI/mist/MSX.sv" 47 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_DQ[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/TEST-MSX-SIDI/mist/" { { 0 { 0 ""} 0 184 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1696119642800 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ\[14\] 3.3-V LVTTL A3 " "Pin SDRAM_DQ\[14\] uses I/O standard 3.3-V LVTTL at A3" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { SDRAM_DQ[14] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[14\]" } } } } { "MSX.sv" "" { Text "C:/TEST-MSX-SIDI/mist/MSX.sv" 47 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_DQ[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/TEST-MSX-SIDI/mist/" { { 0 { 0 ""} 0 185 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1696119642800 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SDRAM_DQ\[15\] 3.3-V LVTTL A2 " "Pin SDRAM_DQ\[15\] uses I/O standard 3.3-V LVTTL at A2" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { SDRAM_DQ[15] } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SDRAM_DQ\[15\]" } } } } { "MSX.sv" "" { Text "C:/TEST-MSX-SIDI/mist/MSX.sv" 47 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SDRAM_DQ[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/TEST-MSX-SIDI/mist/" { { 0 { 0 ""} 0 186 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1696119642800 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CLOCK_27 3.3-V LVTTL E1 " "Pin CLOCK_27 uses I/O standard 3.3-V LVTTL at E1" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { CLOCK_27 } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CLOCK_27" } } } } { "MSX.sv" "" { Text "C:/TEST-MSX-SIDI/mist/MSX.sv" 21 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLOCK_27 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/TEST-MSX-SIDI/mist/" { { 0 { 0 ""} 0 193 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1696119642800 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SPI_SCK 3.3-V LVTTL T3 " "Pin SPI_SCK uses I/O standard 3.3-V LVTTL at T3" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { SPI_SCK } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SPI_SCK" } } } } { "MSX.sv" "" { Text "C:/TEST-MSX-SIDI/mist/MSX.sv" 30 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SPI_SCK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/TEST-MSX-SIDI/mist/" { { 0 { 0 ""} 0 195 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1696119642800 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SPI_DI 3.3-V LVTTL R1 " "Pin SPI_DI uses I/O standard 3.3-V LVTTL at R1" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { SPI_DI } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SPI_DI" } } } } { "MSX.sv" "" { Text "C:/TEST-MSX-SIDI/mist/MSX.sv" 32 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SPI_DI } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/TEST-MSX-SIDI/mist/" { { 0 { 0 ""} 0 197 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1696119642800 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "SPI_SS3 3.3-V LVTTL G15 " "Pin SPI_SS3 uses I/O standard 3.3-V LVTTL at G15" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { SPI_SS3 } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "SPI_SS3" } } } } { "MSX.sv" "" { Text "C:/TEST-MSX-SIDI/mist/MSX.sv" 34 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { SPI_SS3 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/TEST-MSX-SIDI/mist/" { { 0 { 0 ""} 0 199 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1696119642800 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "UART_RX 3.3-V LVTTL B1 " "Pin UART_RX uses I/O standard 3.3-V LVTTL at B1" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { UART_RX } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "UART_RX" } } } } { "MSX.sv" "" { Text "C:/TEST-MSX-SIDI/mist/MSX.sv" 80 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { UART_RX } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/TEST-MSX-SIDI/mist/" { { 0 { 0 ""} 0 211 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1696119642800 ""}  } {  } 0 169177 "%1!d! pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1696119642800 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_FOR_CONFIGURATION_PIN_TOP_LEVEL" "1 " "PCI-clamp diode is not supported in this mode. The following 1 pins must meet the Altera requirements for 3.3V, 3.0V, and 2.5V interfaces if they are connected to devices other than the supported configuration devices. In these cases, Altera recommends termination method as specified in the Application Note 447." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "CONF_DATA0 3.3-V LVTTL H2 " "Pin CONF_DATA0 uses I/O standard 3.3-V LVTTL at H2" {  } { { "c:/altera/13.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.1/quartus/bin64/pin_planner.ppl" { CONF_DATA0 } } } { "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/13.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "CONF_DATA0" } } } } { "MSX.sv" "" { Text "C:/TEST-MSX-SIDI/mist/MSX.sv" 35 0 0 } } { "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CONF_DATA0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/TEST-MSX-SIDI/mist/" { { 0 { 0 ""} 0 200 9662 10382 0}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Quartus II" 0 -1 1696119642802 ""}  } {  } 0 169203 "PCI-clamp diode is not supported in this mode. The following %1!d! pins must meet the Altera requirements for 3.3V, 3.0V, and 2.5V interfaces if they are connected to devices other than the supported configuration devices. In these cases, Altera recommends termination method as specified in the Application Note 447." 0 0 "Fitter" 0 -1 1696119642802 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/TEST-MSX-SIDI/mist/output_files/msx_mist.fit.smsg " "Generated suppressed messages file C:/TEST-MSX-SIDI/mist/output_files/msx_mist.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1696119643785 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 12 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5164 " "Peak virtual memory: 5164 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1696119646335 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct 01 02:20:46 2023 " "Processing ended: Sun Oct 01 02:20:46 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1696119646335 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:33 " "Elapsed time: 00:01:33" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1696119646335 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:33 " "Total CPU time (on all processors): 00:01:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1696119646335 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1696119646335 ""}
