Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.02 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.02 secs
 
--> 
Reading design: ALU_controller.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "ALU_controller.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "ALU_controller"
Output Format                      : NGC
Target Device                      : xa7a100t-2I-csg324

---- Source Options
Top Module Name                    : ALU_controller
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "/home/ise/VHDL/vhdl-assignment-2/ALU_controller.vhd" into library work
Parsing entity <ALU_controller>.
Parsing architecture <Behavioral> of entity <alu_controller>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <ALU_controller> (architecture <Behavioral>) from library <work>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <ALU_controller>.
    Related source file is "/home/ise/VHDL/vhdl-assignment-2/ALU_controller.vhd".
    Found 8-bit register for signal <input_a>.
    Found 8-bit register for signal <input_b>.
    Found 1-bit register for signal <error>.
    Found 16-bit register for signal <output>.
    Found 3-bit register for signal <operation>.
    Found 16-bit register for signal <sum>.
    Found 3-bit register for signal <aluState>.
    Found finite state machine <FSM_0> for signal <aluState>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 15                                             |
    | Inputs             | 6                                              |
    | Outputs            | 3                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | reset (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 5-bit subtractor for signal <GND_4_o_GND_4_o_sub_29_OUT> created at line 84.
    Found 14-bit adder for signal <n0151> created at line 53.
    Found 9-bit adder for signal <n0154> created at line 55.
    Found 14-bit adder for signal <n0157> created at line 84.
    Found 9-bit adder for signal <n0160> created at line 86.
    Found 9-bit adder for signal <n0163[8:0]> created at line 99.
    Found 8-bit subtractor for signal <GND_4_o_GND_4_o_sub_13_OUT<7:0>> created at line 55.
    Found 8-bit subtractor for signal <GND_4_o_GND_4_o_sub_34_OUT<7:0>> created at line 86.
    Found 8-bit subtractor for signal <GND_4_o_GND_4_o_sub_43_OUT<7:0>> created at line 100.
    Found 8x4-bit multiplier for signal <input_a[7]_PWR_4_o_MuLt_6_OUT> created at line 53.
    Found 8x4-bit multiplier for signal <input_b[7]_PWR_4_o_MuLt_27_OUT> created at line 84.
    Found 8x8-bit multiplier for signal <input_a[7]_input_b[7]_MuLt_40_OUT> created at line 98.
    Found 16-bit 7-to-1 multiplexer for signal <operation[2]_output[15]_wide_mux_44_OUT> created at line 97.
    Found 1-bit 5-to-1 multiplexer for signal <aluState[2]_X_4_o_Mux_51_o> created at line 37.
    Found 14-bit comparator greater for signal <n0009> created at line 53
    Found 4-bit comparator greater for signal <n0031> created at line 83
    Found 14-bit comparator greater for signal <n0037> created at line 84
    Summary:
	inferred   3 Multiplier(s).
	inferred   9 Adder/Subtractor(s).
	inferred  52 D-type flip-flop(s).
	inferred   3 Comparator(s).
	inferred  22 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <ALU_controller> synthesized.

Synthesizing Unit <div_8u_8u>.
    Related source file is "".
    Found 16-bit adder for signal <n0292> created at line 0.
    Found 16-bit adder for signal <GND_7_o_b[7]_add_1_OUT> created at line 0.
    Found 15-bit adder for signal <n0296> created at line 0.
    Found 15-bit adder for signal <GND_7_o_b[7]_add_3_OUT> created at line 0.
    Found 14-bit adder for signal <n0300> created at line 0.
    Found 14-bit adder for signal <GND_7_o_b[7]_add_5_OUT> created at line 0.
    Found 13-bit adder for signal <n0304> created at line 0.
    Found 13-bit adder for signal <GND_7_o_b[7]_add_7_OUT> created at line 0.
    Found 12-bit adder for signal <n0308> created at line 0.
    Found 12-bit adder for signal <GND_7_o_b[7]_add_9_OUT> created at line 0.
    Found 11-bit adder for signal <n0312> created at line 0.
    Found 11-bit adder for signal <GND_7_o_b[7]_add_11_OUT> created at line 0.
    Found 10-bit adder for signal <n0316> created at line 0.
    Found 10-bit adder for signal <GND_7_o_b[7]_add_13_OUT> created at line 0.
    Found 9-bit adder for signal <n0320> created at line 0.
    Found 9-bit adder for signal <GND_7_o_b[7]_add_15_OUT> created at line 0.
    Found 16-bit comparator lessequal for signal <BUS_0001> created at line 0
    Found 15-bit comparator lessequal for signal <BUS_0002> created at line 0
    Found 14-bit comparator lessequal for signal <BUS_0003> created at line 0
    Found 13-bit comparator lessequal for signal <BUS_0004> created at line 0
    Found 12-bit comparator lessequal for signal <BUS_0005> created at line 0
    Found 11-bit comparator lessequal for signal <BUS_0006> created at line 0
    Found 10-bit comparator lessequal for signal <BUS_0007> created at line 0
    Found 9-bit comparator lessequal for signal <BUS_0008> created at line 0
    Found 8-bit comparator lessequal for signal <BUS_0009> created at line 0
    Summary:
	inferred  16 Adder/Subtractor(s).
	inferred   9 Comparator(s).
	inferred  57 Multiplexer(s).
Unit <div_8u_8u> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 3
 8x4-bit multiplier                                    : 2
 8x8-bit multiplier                                    : 1
# Adders/Subtractors                                   : 25
 10-bit adder                                          : 2
 11-bit adder                                          : 2
 12-bit adder                                          : 2
 13-bit adder                                          : 2
 14-bit adder                                          : 4
 15-bit adder                                          : 2
 16-bit adder                                          : 2
 5-bit subtractor                                      : 1
 8-bit subtractor                                      : 3
 9-bit adder                                           : 5
# Registers                                            : 6
 1-bit register                                        : 1
 16-bit register                                       : 2
 3-bit register                                        : 1
 8-bit register                                        : 2
# Comparators                                          : 12
 10-bit comparator lessequal                           : 1
 11-bit comparator lessequal                           : 1
 12-bit comparator lessequal                           : 1
 13-bit comparator lessequal                           : 1
 14-bit comparator greater                             : 2
 14-bit comparator lessequal                           : 1
 15-bit comparator lessequal                           : 1
 16-bit comparator lessequal                           : 1
 4-bit comparator greater                              : 1
 8-bit comparator lessequal                            : 1
 9-bit comparator lessequal                            : 1
# Multiplexers                                         : 79
 1-bit 2-to-1 multiplexer                              : 70
 1-bit 5-to-1 multiplexer                              : 1
 16-bit 2-to-1 multiplexer                             : 1
 16-bit 7-to-1 multiplexer                             : 1
 3-bit 2-to-1 multiplexer                              : 3
 8-bit 2-to-1 multiplexer                              : 3
# FSMs                                                 : 1
# Xors                                                 : 2
 1-bit xor2                                            : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst - The specified part-type was not generated at build time. XST is loading the full part-type and will therefore consume more CPU and memory.
Loading device for application Rf_Device from file '7a100t.nph' in environment /opt/Xilinx/14.7/ISE_DS/ISE/.
Loading device for application Rf_Device from file '7a100t.nph' in environment /opt/Xilinx/14.7/ISE_DS/ISE/.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Multipliers                                          : 3
 8x4-bit multiplier                                    : 2
 8x8-bit multiplier                                    : 1
# Adders/Subtractors                                   : 17
 14-bit adder                                          : 2
 5-bit subtractor                                      : 1
 8-bit adder                                           : 2
 8-bit adder carry in                                  : 8
 8-bit subtractor                                      : 3
 9-bit adder                                           : 1
# Registers                                            : 52
 Flip-Flops                                            : 52
# Comparators                                          : 12
 10-bit comparator lessequal                           : 1
 11-bit comparator lessequal                           : 1
 12-bit comparator lessequal                           : 1
 13-bit comparator lessequal                           : 1
 14-bit comparator greater                             : 2
 14-bit comparator lessequal                           : 1
 15-bit comparator lessequal                           : 1
 16-bit comparator lessequal                           : 1
 4-bit comparator greater                              : 1
 8-bit comparator lessequal                            : 1
 9-bit comparator lessequal                            : 1
# Multiplexers                                         : 79
 1-bit 2-to-1 multiplexer                              : 70
 1-bit 5-to-1 multiplexer                              : 1
 16-bit 2-to-1 multiplexer                             : 1
 16-bit 7-to-1 multiplexer                             : 1
 3-bit 2-to-1 multiplexer                              : 3
 8-bit 2-to-1 multiplexer                              : 3
# FSMs                                                 : 1
# Xors                                                 : 2
 1-bit xor2                                            : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <aluState[1:3]> with user encoding.
------------------------
 State      | Encoding
------------------------
 idle       | 000
 await_num1 | 001
 await_oper | 010
 await_num2 | 011
 processing | 100
------------------------

Optimizing unit <ALU_controller> ...

Optimizing unit <div_8u_8u> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block ALU_controller, actual ratio is 0.
FlipFlop input_a_4 has been replicated 2 time(s)
FlipFlop input_a_5 has been replicated 3 time(s)
FlipFlop input_a_6 has been replicated 3 time(s)
FlipFlop input_a_7 has been replicated 5 time(s)
FlipFlop input_b_0 has been replicated 3 time(s)
FlipFlop input_b_1 has been replicated 3 time(s)
FlipFlop input_b_2 has been replicated 1 time(s)
FlipFlop input_b_3 has been replicated 1 time(s)
FlipFlop input_b_4 has been replicated 2 time(s)
FlipFlop input_b_5 has been replicated 2 time(s)
FlipFlop input_b_6 has been replicated 2 time(s)
FlipFlop input_b_7 has been replicated 3 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 85
 Flip-Flops                                            : 85

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : ALU_controller.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 458
#      GND                         : 1
#      LUT2                        : 41
#      LUT3                        : 19
#      LUT4                        : 39
#      LUT5                        : 77
#      LUT6                        : 176
#      MUXCY                       : 50
#      MUXF7                       : 15
#      VCC                         : 1
#      XORCY                       : 39
# FlipFlops/Latches                : 85
#      FDE                         : 35
#      FDR                         : 4
#      FDRE                        : 46
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 23
#      IBUF                        : 6
#      OBUF                        : 17
# DSPs                             : 1
#      DSP48E1                     : 1

Device utilization summary:
---------------------------

Selected Device : xa7a100tcsg324-2i 


Slice Logic Utilization: 
 Number of Slice Registers:              85  out of  126800     0%  
 Number of Slice LUTs:                  352  out of  63400     0%  
    Number used as Logic:               352  out of  63400     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    388
   Number with an unused Flip Flop:     303  out of    388    78%  
   Number with an unused LUT:            36  out of    388     9%  
   Number of fully used LUT-FF pairs:    49  out of    388    12%  
   Number of unique control sets:         7

IO Utilization: 
 Number of IOs:                          24
 Number of bonded IOBs:                  24  out of    210    11%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     32     3%  
 Number of DSP48E1s:                      1  out of    240     0%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 86    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 8.517ns (Maximum Frequency: 117.411MHz)
   Minimum input arrival time before clock: 5.348ns
   Maximum output required time after clock: 0.705ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 8.517ns (frequency: 117.411MHz)
  Total number of paths / destination ports: 4148462 / 185
-------------------------------------------------------------------------
Delay:               8.517ns (Levels of Logic = 15)
  Source:            input_b_1_1 (FF)
  Destination:       sum_0 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: input_b_1_1 to sum_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             2   0.361   0.748  input_b_1_1 (input_b_1_1)
     LUT5:I0->O            3   0.097   0.755  input_a[7]_input_b[7]_div_43/o<6>11_SW2 (N217)
     LUT5:I0->O            7   0.097   0.473  input_a[7]_input_b[7]_div_43/o<4>2_SW1 (N56)
     LUT5:I3->O            1   0.097   0.355  input_a[7]_input_b[7]_div_43/o<4>11_SW2_SW2 (N234)
     LUT6:I5->O            7   0.097   0.389  input_a[7]_input_b[7]_div_43/o<4>11 (input_a[7]_input_b[7]_div_43_OUT<4>)
     LUT6:I5->O            9   0.097   0.400  input_a[7]_input_b[7]_div_43/Madd_GND_7_o_b[7]_add_11_OUT_Madd_Madd_lut<5>1 (input_a[7]_input_b[7]_div_43/Madd_GND_7_o_b[7]_add_11_OUT_Madd_Madd_lut<5>)
     LUT6:I5->O            8   0.097   0.478  input_a[7]_input_b[7]_div_43/Madd_GND_7_o_b[7]_add_11_OUT_Madd_Madd_cy<5>11 (input_a[7]_input_b[7]_div_43/Madd_GND_7_o_b[7]_add_11_OUT_Madd_Madd_cy<5>)
     LUT6:I4->O            1   0.097   0.000  input_a[7]_input_b[7]_div_43/o<2>24_SW1_G (N415)
     MUXF7:I1->O           3   0.279   0.367  input_a[7]_input_b[7]_div_43/o<2>24_SW1 (N33)
     LUT6:I5->O           20   0.097   0.461  input_a[7]_input_b[7]_div_43/o<2>24 (input_a[7]_input_b[7]_div_43_OUT<2>)
     LUT4:I3->O            1   0.097   0.000  input_a[7]_input_b[7]_div_43/Madd_GND_7_o_b[7]_add_15_OUT_Madd_Madd_lut<2> (input_a[7]_input_b[7]_div_43/Madd_GND_7_o_b[7]_add_15_OUT_Madd_Madd_lut<2>)
     MUXCY:S->O            1   0.353   0.000  input_a[7]_input_b[7]_div_43/Madd_GND_7_o_b[7]_add_15_OUT_Madd_Madd_cy<2> (input_a[7]_input_b[7]_div_43/Madd_GND_7_o_b[7]_add_15_OUT_Madd_Madd_cy<2>)
     XORCY:CI->O           3   0.370   0.451  input_a[7]_input_b[7]_div_43/Madd_GND_7_o_b[7]_add_15_OUT_Madd_Madd_xor<3> (input_a[7]_input_b[7]_div_43/GND_7_o_b[7]_add_15_OUT<3>)
     LUT4:I2->O            1   0.097   0.355  input_a[7]_input_b[7]_div_43/o<0>1_SW5_SW1 (N136)
     LUT5:I4->O            2   0.097   0.748  input_a[7]_input_b[7]_div_43/o<0>1_SW5 (N30)
     LUT6:I1->O            1   0.097   0.000  Mmux_aluState[2]_X_4_o_wide_mux_49_OUT11 (aluState[2]_X_4_o_wide_mux_49_OUT<0>)
     FDE:D                     0.008          output_0
    ----------------------------------------
    Total                      8.517ns (2.535ns logic, 5.982ns route)
                                       (29.8% logic, 70.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 9602 / 204
-------------------------------------------------------------------------
Offset:              5.348ns (Levels of Logic = 13)
  Source:            char_in<3> (PAD)
  Destination:       error (FF)
  Destination Clock: clk rising

  Data Path: char_in<3> to error
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            34   0.001   0.701  char_in_3_IBUF (char_in_3_IBUF)
     LUT3:I0->O            6   0.097   0.771  n00311 (n0031)
     LUT6:I1->O            1   0.097   0.000  Madd_n0151_lut<7> (Madd_n0151_lut<7>)
     MUXCY:S->O            1   0.353   0.000  Madd_n0151_cy<7> (Madd_n0151_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  Madd_n0151_cy<8> (Madd_n0151_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  Madd_n0151_cy<9> (Madd_n0151_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  Madd_n0151_cy<10> (Madd_n0151_cy<10>)
     XORCY:CI->O           1   0.370   0.616  Madd_n0151_xor<11> (n0151<11>)
     LUT4:I0->O            1   0.097   0.355  _n0295_inv1_SW1 (N400)
     LUT6:I5->O            3   0.097   0.628  _n0295_inv1 (_n0295_inv1)
     LUT5:I1->O            1   0.097   0.000  Mmux_aluState[2]_X_4_o_Mux_51_o23_F (N412)
     MUXF7:I0->O           1   0.277   0.616  Mmux_aluState[2]_X_4_o_Mux_51_o23 (Mmux_aluState[2]_X_4_o_Mux_51_o22)
     LUT4:I0->O            1   0.097   0.000  Mmux_aluState[2]_X_4_o_Mux_51_o24 (aluState[2]_X_4_o_Mux_51_o)
     FDR:D                     0.008          error
    ----------------------------------------
    Total                      5.348ns (1.660ns logic, 3.688ns route)
                                       (31.0% logic, 69.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 17 / 17
-------------------------------------------------------------------------
Offset:              0.705ns (Levels of Logic = 1)
  Source:            error (FF)
  Destination:       error (PAD)
  Source Clock:      clk rising

  Data Path: error to error
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.361   0.344  error (error_OBUF)
     OBUF:I->O                 0.000          error_OBUF (error)
    ----------------------------------------
    Total                      0.705ns (0.361ns logic, 0.344ns route)
                                       (51.2% logic, 48.8% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    8.517|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 25.00 secs
Total CPU time to Xst completion: 23.76 secs
 
--> 


Total memory usage is 952300 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    1 (   0 filtered)
Number of infos    :    0 (   0 filtered)

