#Generated by Fabric Compiler ( version 2021.1-SP2.1 <build 74562> ) at Tue Nov 23 17:15:16 2021

def_port {pclk_led} LOC=H17 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST
def_port {rdlh_link_up} LOC=A23 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST
def_port {ref_led} LOC=E22 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST
def_port {smlh_link_up} LOC=A24 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST
def_port {txd} LOC=N8 VCCIO=3.3 IOSTANDARD=LVCMOS33 DRIVE=4 SLEW=FAST
def_port {button_rst_n} LOC=C26 VCCIO=3.3 IOSTANDARD=LVCMOS33
def_port {perst_n} LOC=L4 VCCIO=3.3 IOSTANDARD=LVCMOS33
def_port {rxd} LOC=K5 VCCIO=3.3 IOSTANDARD=LVCMOS33
def_inst_site {u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/x1.GTP_HSST_1LANE_TOP/U_GTP_HSSTLP_WRAPPER/CHANNEL0_ENABLE.U_GTP_HSSTLP_LANE0/gophsst} HSSTLP_364_918 U0_HSSTLP_LANE
def_inst_site {u_ips2l_pcie_wrap/U_IPS2L_PCIE_TOP/U_IPS2L_HSSTLP_PCIE_SOFT_PHY/x1.GTP_HSST_1LANE_TOP/U_GTP_HSSTLP_WRAPPER/PLL0_ENABLE.U_GTP_HSSTLP_PLL0/gophsst} HSSTLP_364_918 U0_HSSTLP_PLL
