Information: Updating design information... (UID-85)
Warning: There are infeasible paths detected in your design that were ignored during optimization. Please run 'report_timing -attributes' and/or 'create_qor_snapshot/query_qor_snapshot -infeasible_paths' to identify these paths.  (OPT-1721)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : myfir
Version: O-2018.06-SP4
Date   : Wed Nov  6 16:09:24 2019
****************************************

Operating Conditions: typical   Library: NangateOpenCellLibrary
Wire Load Model Mode: top

  Startpoint: reg0j_3/temp_reg[9]
              (rising edge-triggered flip-flop clocked by MY_CLK)
  Endpoint: sig_dout_reg[0][12]
            (rising edge-triggered flip-flop clocked by MY_CLK)
  Path Group: MY_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  myfir              5K_hvratio_1_1        NangateOpenCellLibrary

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MY_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  reg0j_3/temp_reg[9]/CK (DFF_X1)                         0.00       0.00 r
  reg0j_3/temp_reg[9]/Q (DFF_X1)                          0.08       0.08 f
  reg0j_3/o[9] (reg_13)                                   0.00       0.08 f
  add_7_root_add_0_root_add_104_G8/B[9] (myfir_DW01_add_23)
                                                          0.00       0.08 f
  add_7_root_add_0_root_add_104_G8/U471/ZN (NOR2_X1)      0.06       0.15 r
  add_7_root_add_0_root_add_104_G8/U545/ZN (OAI21_X1)     0.04       0.19 f
  add_7_root_add_0_root_add_104_G8/U404/ZN (AOI21_X1)     0.06       0.25 r
  add_7_root_add_0_root_add_104_G8/U335/ZN (INV_X1)       0.04       0.28 f
  add_7_root_add_0_root_add_104_G8/U435/ZN (AOI21_X1)     0.05       0.33 r
  add_7_root_add_0_root_add_104_G8/U518/ZN (OAI21_X1)     0.04       0.37 f
  add_7_root_add_0_root_add_104_G8/U415/ZN (XNOR2_X1)     0.06       0.43 f
  add_7_root_add_0_root_add_104_G8/SUM[15] (myfir_DW01_add_23)
                                                          0.00       0.43 f
  add_2_root_add_0_root_add_104_G8/B[15] (myfir_DW01_add_24)
                                                          0.00       0.43 f
  add_2_root_add_0_root_add_104_G8/U422/ZN (NOR2_X1)      0.07       0.49 r
  add_2_root_add_0_root_add_104_G8/U511/ZN (OAI21_X1)     0.04       0.53 f
  add_2_root_add_0_root_add_104_G8/U505/ZN (AOI21_X1)     0.05       0.58 r
  add_2_root_add_0_root_add_104_G8/U510/ZN (OAI21_X1)     0.03       0.62 f
  add_2_root_add_0_root_add_104_G8/U504/ZN (AOI21_X1)     0.05       0.67 r
  add_2_root_add_0_root_add_104_G8/U289/Z (CLKBUF_X3)     0.06       0.73 r
  add_2_root_add_0_root_add_104_G8/U533/ZN (OAI21_X1)     0.04       0.77 f
  add_2_root_add_0_root_add_104_G8/U363/ZN (XNOR2_X1)     0.06       0.83 r
  add_2_root_add_0_root_add_104_G8/SUM[17] (myfir_DW01_add_24)
                                                          0.00       0.83 r
  add_1_root_add_0_root_add_104_G8/B[17] (myfir_DW01_add_25)
                                                          0.00       0.83 r
  add_1_root_add_0_root_add_104_G8/U512/ZN (NOR2_X2)      0.04       0.88 f
  add_1_root_add_0_root_add_104_G8/U289/ZN (NOR2_X1)      0.05       0.93 r
  add_1_root_add_0_root_add_104_G8/U524/ZN (NAND2_X1)     0.04       0.97 f
  add_1_root_add_0_root_add_104_G8/U292/ZN (INV_X1)       0.04       1.01 r
  add_1_root_add_0_root_add_104_G8/U321/ZN (NAND2_X1)     0.03       1.04 f
  add_1_root_add_0_root_add_104_G8/U530/ZN (OAI21_X1)     0.05       1.09 r
  add_1_root_add_0_root_add_104_G8/U472/ZN (XNOR2_X1)     0.07       1.16 r
  add_1_root_add_0_root_add_104_G8/SUM[23] (myfir_DW01_add_25)
                                                          0.00       1.16 r
  add_0_root_add_0_root_add_104_G8/B[23] (myfir_DW01_add_22)
                                                          0.00       1.16 r
  add_0_root_add_0_root_add_104_G8/U291/ZN (NOR2_X1)      0.03       1.19 f
  add_0_root_add_0_root_add_104_G8/U405/ZN (NOR2_X1)      0.05       1.24 r
  add_0_root_add_0_root_add_104_G8/U406/ZN (NAND2_X1)     0.04       1.28 f
  add_0_root_add_0_root_add_104_G8/U419/ZN (OAI21_X1)     0.07       1.35 r
  add_0_root_add_0_root_add_104_G8/U426/ZN (AOI21_X1)     0.04       1.39 f
  add_0_root_add_0_root_add_104_G8/U407/ZN (OAI21_X1)     0.04       1.43 r
  add_0_root_add_0_root_add_104_G8/U403/ZN (XNOR2_X1)     0.03       1.46 f
  add_0_root_add_0_root_add_104_G8/SUM[25] (myfir_DW01_add_22)
                                                          0.00       1.46 f
  U696/Z (MUX2_X1)                                        0.06       1.52 f
  sig_dout_reg[0][12]/D (DFF_X1)                          0.01       1.53 f
  data arrival time                                                  1.53

  clock MY_CLK (rise edge)                                0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  clock uncertainty                                      -0.07      -0.07
  sig_dout_reg[0][12]/CK (DFF_X1)                         0.00      -0.07 r
  library setup time                                     -0.04      -0.11
  data required time                                                -0.11
  --------------------------------------------------------------------------
  data required time                                                -0.11
  data arrival time                                                 -1.53
  --------------------------------------------------------------------------
  slack (VIOLATED)                                                  -1.64


1
