

================================================================
== Vitis HLS Report for 'load_y_1'
================================================================
* Date:           Tue Dec 17 10:24:00 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        kernel_nlp
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.920 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      100|      100|  0.400 us|  0.400 us|  100|  100|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------+-----------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                             |                                   |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                   Instance                  |               Module              |   min   |   max   |    min   |    max   | min | max |   Type  |
        +---------------------------------------------+-----------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_load_y_1_Pipeline_VITIS_LOOP_14_1_fu_81  |load_y_1_Pipeline_VITIS_LOOP_14_1  |       28|       28|  0.112 us|  0.112 us|   28|   28|       no|
        +---------------------------------------------+-----------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        -|        -|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|      531|       98|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      479|    -|
|Register             |        -|     -|      132|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|      663|      577|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------------+-----------------------------------+---------+----+-----+----+-----+
    |                   Instance                  |               Module              | BRAM_18K| DSP|  FF | LUT| URAM|
    +---------------------------------------------+-----------------------------------+---------+----+-----+----+-----+
    |grp_load_y_1_Pipeline_VITIS_LOOP_14_1_fu_81  |load_y_1_Pipeline_VITIS_LOOP_14_1  |        0|   0|  531|  98|    0|
    +---------------------------------------------+-----------------------------------+---------+----+-----+----+-----+
    |Total                                        |                                   |        0|   0|  531|  98|    0|
    +---------------------------------------------+-----------------------------------+---------+----+-----+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    +---------------------------+-----+-----------+-----+-----------+
    |            Name           | LUT | Input Size| Bits| Total Bits|
    +---------------------------+-----+-----------+-----+-----------+
    |ap_NS_fsm                  |  338|         74|    1|         74|
    |kernel_y_1_blk_n_AR        |    9|          2|    1|          2|
    |m_axi_kernel_y_1_ARADDR    |   14|          3|   64|        192|
    |m_axi_kernel_y_1_ARBURST   |    9|          2|    2|          4|
    |m_axi_kernel_y_1_ARCACHE   |    9|          2|    4|          8|
    |m_axi_kernel_y_1_ARID      |    9|          2|    1|          2|
    |m_axi_kernel_y_1_ARLEN     |   14|          3|   32|         96|
    |m_axi_kernel_y_1_ARLOCK    |    9|          2|    2|          4|
    |m_axi_kernel_y_1_ARPROT    |    9|          2|    3|          6|
    |m_axi_kernel_y_1_ARQOS     |    9|          2|    4|          8|
    |m_axi_kernel_y_1_ARREGION  |    9|          2|    4|          8|
    |m_axi_kernel_y_1_ARSIZE    |    9|          2|    3|          6|
    |m_axi_kernel_y_1_ARUSER    |    9|          2|    1|          2|
    |m_axi_kernel_y_1_ARVALID   |   14|          3|    1|          3|
    |m_axi_kernel_y_1_RREADY    |    9|          2|    1|          2|
    +---------------------------+-----+-----------+-----+-----------+
    |Total                      |  479|        105|  124|        417|
    +---------------------------+-----+-----------+-----+-----------+

    * Register: 
    +----------------------------------------------------------+----+----+-----+-----------+
    |                           Name                           | FF | LUT| Bits| Const Bits|
    +----------------------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                                 |  73|   0|   73|          0|
    |grp_load_y_1_Pipeline_VITIS_LOOP_14_1_fu_81_ap_start_reg  |   1|   0|    1|          0|
    |trunc_ln_reg_141                                          |  58|   0|   58|          0|
    +----------------------------------------------------------+----+----+-----+-----------+
    |Total                                                     | 132|   0|  132|          0|
    +----------------------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------------+-----+-----+------------+--------------+--------------+
|         RTL Ports         | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------------------+-----+-----+------------+--------------+--------------+
|ap_clk                     |   in|    1|  ap_ctrl_hs|      load_y_1|  return value|
|ap_rst                     |   in|    1|  ap_ctrl_hs|      load_y_1|  return value|
|ap_start                   |   in|    1|  ap_ctrl_hs|      load_y_1|  return value|
|ap_done                    |  out|    1|  ap_ctrl_hs|      load_y_1|  return value|
|ap_idle                    |  out|    1|  ap_ctrl_hs|      load_y_1|  return value|
|ap_ready                   |  out|    1|  ap_ctrl_hs|      load_y_1|  return value|
|y_1_0_address0             |  out|    5|   ap_memory|         y_1_0|         array|
|y_1_0_ce0                  |  out|    1|   ap_memory|         y_1_0|         array|
|y_1_0_we0                  |  out|    1|   ap_memory|         y_1_0|         array|
|y_1_0_d0                   |  out|   32|   ap_memory|         y_1_0|         array|
|y_1_1_address0             |  out|    5|   ap_memory|         y_1_1|         array|
|y_1_1_ce0                  |  out|    1|   ap_memory|         y_1_1|         array|
|y_1_1_we0                  |  out|    1|   ap_memory|         y_1_1|         array|
|y_1_1_d0                   |  out|   32|   ap_memory|         y_1_1|         array|
|y_1_2_address0             |  out|    5|   ap_memory|         y_1_2|         array|
|y_1_2_ce0                  |  out|    1|   ap_memory|         y_1_2|         array|
|y_1_2_we0                  |  out|    1|   ap_memory|         y_1_2|         array|
|y_1_2_d0                   |  out|   32|   ap_memory|         y_1_2|         array|
|y_1_3_address0             |  out|    5|   ap_memory|         y_1_3|         array|
|y_1_3_ce0                  |  out|    1|   ap_memory|         y_1_3|         array|
|y_1_3_we0                  |  out|    1|   ap_memory|         y_1_3|         array|
|y_1_3_d0                   |  out|   32|   ap_memory|         y_1_3|         array|
|y_1_4_address0             |  out|    5|   ap_memory|         y_1_4|         array|
|y_1_4_ce0                  |  out|    1|   ap_memory|         y_1_4|         array|
|y_1_4_we0                  |  out|    1|   ap_memory|         y_1_4|         array|
|y_1_4_d0                   |  out|   32|   ap_memory|         y_1_4|         array|
|y_1_5_address0             |  out|    5|   ap_memory|         y_1_5|         array|
|y_1_5_ce0                  |  out|    1|   ap_memory|         y_1_5|         array|
|y_1_5_we0                  |  out|    1|   ap_memory|         y_1_5|         array|
|y_1_5_d0                   |  out|   32|   ap_memory|         y_1_5|         array|
|y_1_6_address0             |  out|    5|   ap_memory|         y_1_6|         array|
|y_1_6_ce0                  |  out|    1|   ap_memory|         y_1_6|         array|
|y_1_6_we0                  |  out|    1|   ap_memory|         y_1_6|         array|
|y_1_6_d0                   |  out|   32|   ap_memory|         y_1_6|         array|
|y_1_7_address0             |  out|    5|   ap_memory|         y_1_7|         array|
|y_1_7_ce0                  |  out|    1|   ap_memory|         y_1_7|         array|
|y_1_7_we0                  |  out|    1|   ap_memory|         y_1_7|         array|
|y_1_7_d0                   |  out|   32|   ap_memory|         y_1_7|         array|
|y_1_8_address0             |  out|    5|   ap_memory|         y_1_8|         array|
|y_1_8_ce0                  |  out|    1|   ap_memory|         y_1_8|         array|
|y_1_8_we0                  |  out|    1|   ap_memory|         y_1_8|         array|
|y_1_8_d0                   |  out|   32|   ap_memory|         y_1_8|         array|
|y_1_9_address0             |  out|    5|   ap_memory|         y_1_9|         array|
|y_1_9_ce0                  |  out|    1|   ap_memory|         y_1_9|         array|
|y_1_9_we0                  |  out|    1|   ap_memory|         y_1_9|         array|
|y_1_9_d0                   |  out|   32|   ap_memory|         y_1_9|         array|
|y_1_10_address0            |  out|    5|   ap_memory|        y_1_10|         array|
|y_1_10_ce0                 |  out|    1|   ap_memory|        y_1_10|         array|
|y_1_10_we0                 |  out|    1|   ap_memory|        y_1_10|         array|
|y_1_10_d0                  |  out|   32|   ap_memory|        y_1_10|         array|
|y_1_11_address0            |  out|    5|   ap_memory|        y_1_11|         array|
|y_1_11_ce0                 |  out|    1|   ap_memory|        y_1_11|         array|
|y_1_11_we0                 |  out|    1|   ap_memory|        y_1_11|         array|
|y_1_11_d0                  |  out|   32|   ap_memory|        y_1_11|         array|
|y_1_12_address0            |  out|    5|   ap_memory|        y_1_12|         array|
|y_1_12_ce0                 |  out|    1|   ap_memory|        y_1_12|         array|
|y_1_12_we0                 |  out|    1|   ap_memory|        y_1_12|         array|
|y_1_12_d0                  |  out|   32|   ap_memory|        y_1_12|         array|
|y_1_13_address0            |  out|    5|   ap_memory|        y_1_13|         array|
|y_1_13_ce0                 |  out|    1|   ap_memory|        y_1_13|         array|
|y_1_13_we0                 |  out|    1|   ap_memory|        y_1_13|         array|
|y_1_13_d0                  |  out|   32|   ap_memory|        y_1_13|         array|
|y_1_14_address0            |  out|    5|   ap_memory|        y_1_14|         array|
|y_1_14_ce0                 |  out|    1|   ap_memory|        y_1_14|         array|
|y_1_14_we0                 |  out|    1|   ap_memory|        y_1_14|         array|
|y_1_14_d0                  |  out|   32|   ap_memory|        y_1_14|         array|
|y_1_15_address0            |  out|    5|   ap_memory|        y_1_15|         array|
|y_1_15_ce0                 |  out|    1|   ap_memory|        y_1_15|         array|
|y_1_15_we0                 |  out|    1|   ap_memory|        y_1_15|         array|
|y_1_15_d0                  |  out|   32|   ap_memory|        y_1_15|         array|
|m_axi_kernel_y_1_AWVALID   |  out|    1|       m_axi|    kernel_y_1|       pointer|
|m_axi_kernel_y_1_AWREADY   |   in|    1|       m_axi|    kernel_y_1|       pointer|
|m_axi_kernel_y_1_AWADDR    |  out|   64|       m_axi|    kernel_y_1|       pointer|
|m_axi_kernel_y_1_AWID      |  out|    1|       m_axi|    kernel_y_1|       pointer|
|m_axi_kernel_y_1_AWLEN     |  out|   32|       m_axi|    kernel_y_1|       pointer|
|m_axi_kernel_y_1_AWSIZE    |  out|    3|       m_axi|    kernel_y_1|       pointer|
|m_axi_kernel_y_1_AWBURST   |  out|    2|       m_axi|    kernel_y_1|       pointer|
|m_axi_kernel_y_1_AWLOCK    |  out|    2|       m_axi|    kernel_y_1|       pointer|
|m_axi_kernel_y_1_AWCACHE   |  out|    4|       m_axi|    kernel_y_1|       pointer|
|m_axi_kernel_y_1_AWPROT    |  out|    3|       m_axi|    kernel_y_1|       pointer|
|m_axi_kernel_y_1_AWQOS     |  out|    4|       m_axi|    kernel_y_1|       pointer|
|m_axi_kernel_y_1_AWREGION  |  out|    4|       m_axi|    kernel_y_1|       pointer|
|m_axi_kernel_y_1_AWUSER    |  out|    1|       m_axi|    kernel_y_1|       pointer|
|m_axi_kernel_y_1_WVALID    |  out|    1|       m_axi|    kernel_y_1|       pointer|
|m_axi_kernel_y_1_WREADY    |   in|    1|       m_axi|    kernel_y_1|       pointer|
|m_axi_kernel_y_1_WDATA     |  out|  512|       m_axi|    kernel_y_1|       pointer|
|m_axi_kernel_y_1_WSTRB     |  out|   64|       m_axi|    kernel_y_1|       pointer|
|m_axi_kernel_y_1_WLAST     |  out|    1|       m_axi|    kernel_y_1|       pointer|
|m_axi_kernel_y_1_WID       |  out|    1|       m_axi|    kernel_y_1|       pointer|
|m_axi_kernel_y_1_WUSER     |  out|    1|       m_axi|    kernel_y_1|       pointer|
|m_axi_kernel_y_1_ARVALID   |  out|    1|       m_axi|    kernel_y_1|       pointer|
|m_axi_kernel_y_1_ARREADY   |   in|    1|       m_axi|    kernel_y_1|       pointer|
|m_axi_kernel_y_1_ARADDR    |  out|   64|       m_axi|    kernel_y_1|       pointer|
|m_axi_kernel_y_1_ARID      |  out|    1|       m_axi|    kernel_y_1|       pointer|
|m_axi_kernel_y_1_ARLEN     |  out|   32|       m_axi|    kernel_y_1|       pointer|
|m_axi_kernel_y_1_ARSIZE    |  out|    3|       m_axi|    kernel_y_1|       pointer|
|m_axi_kernel_y_1_ARBURST   |  out|    2|       m_axi|    kernel_y_1|       pointer|
|m_axi_kernel_y_1_ARLOCK    |  out|    2|       m_axi|    kernel_y_1|       pointer|
|m_axi_kernel_y_1_ARCACHE   |  out|    4|       m_axi|    kernel_y_1|       pointer|
|m_axi_kernel_y_1_ARPROT    |  out|    3|       m_axi|    kernel_y_1|       pointer|
|m_axi_kernel_y_1_ARQOS     |  out|    4|       m_axi|    kernel_y_1|       pointer|
|m_axi_kernel_y_1_ARREGION  |  out|    4|       m_axi|    kernel_y_1|       pointer|
|m_axi_kernel_y_1_ARUSER    |  out|    1|       m_axi|    kernel_y_1|       pointer|
|m_axi_kernel_y_1_RVALID    |   in|    1|       m_axi|    kernel_y_1|       pointer|
|m_axi_kernel_y_1_RREADY    |  out|    1|       m_axi|    kernel_y_1|       pointer|
|m_axi_kernel_y_1_RDATA     |   in|  512|       m_axi|    kernel_y_1|       pointer|
|m_axi_kernel_y_1_RLAST     |   in|    1|       m_axi|    kernel_y_1|       pointer|
|m_axi_kernel_y_1_RID       |   in|    1|       m_axi|    kernel_y_1|       pointer|
|m_axi_kernel_y_1_RFIFONUM  |   in|    9|       m_axi|    kernel_y_1|       pointer|
|m_axi_kernel_y_1_RUSER     |   in|    1|       m_axi|    kernel_y_1|       pointer|
|m_axi_kernel_y_1_RRESP     |   in|    2|       m_axi|    kernel_y_1|       pointer|
|m_axi_kernel_y_1_BVALID    |   in|    1|       m_axi|    kernel_y_1|       pointer|
|m_axi_kernel_y_1_BREADY    |  out|    1|       m_axi|    kernel_y_1|       pointer|
|m_axi_kernel_y_1_BRESP     |   in|    2|       m_axi|    kernel_y_1|       pointer|
|m_axi_kernel_y_1_BID       |   in|    1|       m_axi|    kernel_y_1|       pointer|
|m_axi_kernel_y_1_BUSER     |   in|    1|       m_axi|    kernel_y_1|       pointer|
|vy_1                       |   in|   64|     ap_none|          vy_1|        scalar|
+---------------------------+-----+-----+------------+--------------+--------------+

