

The VHDL part
-------------
=======
The VHDL part
-------------
>>>>>>> origin/master
=======
The VHDL part
-------------
>>>>>>> origin/master
