Vivado Simulator v2024.2.0
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2024.2/bin/unwrapped/win64.o/xelab.exe --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot tb_Example_3_behav xil_defaultlib.tb_Example_3 xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/FPGA_Verilog_work/Project/Example_3_verilog/bit_full_adder.v" Line 1. Module bit_full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/FPGA_Verilog_work/Project/Example_3_verilog/bit_half_adder.v" Line 1. Module bit_half_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/FPGA_Verilog_work/Project/Example_3_verilog/bit_half_adder.v" Line 1. Module bit_half_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/FPGA_Verilog_work/Project/Example_3_verilog/bit_full_adder.v" Line 1. Module bit_full_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/FPGA_Verilog_work/Project/Example_3_verilog/bit_half_adder.v" Line 1. Module bit_half_adder doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/FPGA_Verilog_work/Project/Example_3_verilog/bit_half_adder.v" Line 1. Module bit_half_adder doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.bit_half_adder
Compiling module xil_defaultlib.bit_full_adder
Compiling module xil_defaultlib.tb_Example_3
Compiling module xil_defaultlib.glbl
Built simulation snapshot tb_Example_3_behav
