# ğŸ§  Bus and Peripheral Verification Using SystemVerilog

## ğŸ“˜ Overview
This project demonstrates the **design and verification** of common digital communication buses and peripheral modules using **SystemVerilog**.  
Each module is implemented with its corresponding testbench, focusing on **functional correctness**, **protocol-level verification**, and **test-driven development** practices.

---

## ğŸ“ Project Structure

## ğŸ“ Project Structure

```yaml
Bus_and_Peripheral_Verification_Using_SV/
â”œâ”€â”€ SV_Verification_Projects/
â”‚   â”œâ”€â”€ AHB_Memory/
â”‚   â”‚   â”œâ”€â”€ ahb.sv
â”‚   â”‚   â””â”€â”€ tb_ahb.sv
â”‚   â”œâ”€â”€ APB_RAM/
â”‚   â”‚   â”œâ”€â”€ apb_ram.sv
â”‚   â”‚   â””â”€â”€ tb_apb_ram.sv
â”‚   â”œâ”€â”€ AXI_LITE/
â”‚   â”‚   â”œâ”€â”€ axi_lite.sv
â”‚   â”‚   â””â”€â”€ tb_axi_lite.sv
â”‚   â”œâ”€â”€ FIFO/
â”‚   â”‚   â”œâ”€â”€ fifo.sv
â”‚   â”‚   â””â”€â”€ tb_fifo.sv
â”‚   â”œâ”€â”€ UART/
â”‚   â”‚   â”œâ”€â”€ uart.sv
â”‚   â”‚   â””â”€â”€ tb_uart.sv
â”‚   â”œâ”€â”€ I2C/
â”‚   â”‚   â”œâ”€â”€ i2c.sv
â”‚   â”‚   â””â”€â”€ tb_i2c.sv
â”‚   â”œâ”€â”€ SPI/
â”‚   â”‚   â”œâ”€â”€ spi.sv
â”‚   â”‚   â”œâ”€â”€ spi_with_slave.sv
â”‚   â”‚   â”œâ”€â”€ tb_spi.sv
â”‚   â”‚   â””â”€â”€ tb_spi_with_slave.sv
â”‚   â””â”€â”€ WHISHBONE_MEMORY/
â”‚       â”œâ”€â”€ whishbone_mem.sv
â”‚       â””â”€â”€ tb_whishbone_mem.sv
â””â”€â”€ README.md

