<dec f='llvm/build/lib/Target/X86/X86GenInstrInfo.inc' l='1735' type='1720'/>
<use f='llvm/build/lib/Target/X86/X86GenAsmMatcher.inc' l='10146'/>
<use f='llvm/build/lib/Target/X86/X86GenAsmMatcher.inc' l='24783'/>
<use f='llvm/build/lib/Target/X86/X86GenDAGISel.inc' l='14201' u='r' c='_ZN12_GLOBAL__N_115X86DAGToDAGISel10SelectCodeEPN4llvm6SDNodeE'/>
<use f='llvm/build/lib/Target/X86/X86GenDAGISel.inc' l='14201' u='r' c='_ZN12_GLOBAL__N_115X86DAGToDAGISel10SelectCodeEPN4llvm6SDNodeE'/>
<use f='llvm/llvm/lib/Target/X86/X86InstrFoldTables.cpp' l='1386'/>
<use f='llvm/llvm/lib/Target/X86/X86InstrInfo.cpp' l='4679' u='r' c='_ZNK4llvm12X86InstrInfo18expandPostRAPseudoERNS_12MachineInstrE'/>
