[
    {
        "CollectPEBSRecord": "2",
        "EventCode": "0x08",
        "Counter": "\"0,1,2,3,4,5,6,7\"",
        "UMask": "0x1",
        "PEBScounters": "\"0,1,2,3,4,5,6,7\"",
        "EventName": "DTLB_LOAD_MISSES.MISS_CAUSES_A_WALK",
        "SampleAfterValue": "100003",
        "BriefDescription": "Miss in all TLB levels causes a page walk of any page size (4K/2M/4M/1G). Counts each EPT walk individually if EPT is enabled + original IA32 walk. DTLB demand load accesses."
    },
    {
        "CollectPEBSRecord": "2",
        "EventCode": "0x08",
        "Counter": "\"0,1,2,3\"",
        "UMask": "0x2",
        "PEBScounters": "\"0,1,2,3\"",
        "EventName": "DTLB_LOAD_MISSES.WALK_COMPLETED_4K",
        "SampleAfterValue": "2000003",
        "BriefDescription": "Page Walk Successfully Completed - 4K"
    },
    {
        "CollectPEBSRecord": "2",
        "EventCode": "0x08",
        "Counter": "\"0,1,2,3\"",
        "UMask": "0x4",
        "PEBScounters": "\"0,1,2,3\"",
        "EventName": "DTLB_LOAD_MISSES.WALK_COMPLETED_2M_4M",
        "SampleAfterValue": "2000003",
        "BriefDescription": "Page Walk Successfully Completed - 2M/4M"
    },
    {
        "CollectPEBSRecord": "2",
        "EventCode": "0x08",
        "Counter": "\"0,1,2,3,4,5,6,7\"",
        "UMask": "0xe",
        "PEBScounters": "\"0,1,2,3,4,5,6,7\"",
        "EventName": "DTLB_LOAD_MISSES.WALK_COMPLETED",
        "SampleAfterValue": "100003"
    },
    {
        "CollectPEBSRecord": "2",
        "EventCode": "0x08",
        "Counter": "\"0,1,2,3\"",
        "UMask": "0x10",
        "PEBScounters": "\"0,1,2,3\"",
        "EventName": "DTLB_LOAD_MISSES.WALK_PENDING",
        "SampleAfterValue": "2000003",
        "BriefDescription": "Number of page walks outstanding for LOAD (demand loads or SW prefetch) in PMH every cycle. A PMH page walk is outstanding from page walk start till PMH becomes idle again (ready to serve next walk) accounting for both IA and EPT walks."
    },
    {
        "CollectPEBSRecord": "2",
        "EventCode": "0x08",
        "Counter": "\"0,1,2,3,4,5,6,7\"",
        "UMask": "0x10",
        "PEBScounters": "\"0,1,2,3,4,5,6,7\"",
        "EventName": "DTLB_LOAD_MISSES.WALK_ACTIVE",
        "SampleAfterValue": "100003",
        "CounterMask": "1"
    },
    {
        "CollectPEBSRecord": "2",
        "EventCode": "0x08",
        "Counter": "\"0,1,2,3\"",
        "UMask": "0x20",
        "PEBScounters": "\"0,1,2,3\"",
        "EventName": "DTLB_LOAD_MISSES.STLB_HIT",
        "SampleAfterValue": "2000003",
        "BriefDescription": "First level TLB miss but second level hit; no page walk. Account for all pages sizes (4K/2M/4M/1G). DTLB load accesses."
    },
    {
        "CollectPEBSRecord": "2",
        "EventCode": "0x49",
        "Counter": "\"0,1,2,3,4,5,6,7\"",
        "UMask": "0x1",
        "PEBScounters": "\"0,1,2,3,4,5,6,7\"",
        "EventName": "DTLB_STORE_MISSES.MISS_CAUSES_A_WALK",
        "SampleAfterValue": "100003",
        "BriefDescription": "Miss in all TLB levels causes a page walk of any page size (4K/2M/4M/1G). Counts each EPT walk individually if EPT enabled + original IA32 walk. DTLB store accesses."
    },
    {
        "CollectPEBSRecord": "2",
        "EventCode": "0x49",
        "Counter": "\"0,1,2,3\"",
        "UMask": "0x2",
        "PEBScounters": "\"0,1,2,3\"",
        "EventName": "DTLB_STORE_MISSES.WALK_COMPLETED_4K",
        "SampleAfterValue": "100003",
        "BriefDescription": "Page Walk Successfully Completed - 4K"
    },
    {
        "CollectPEBSRecord": "2",
        "EventCode": "0x49",
        "Counter": "\"0,1,2,3\"",
        "UMask": "0x4",
        "PEBScounters": "\"0,1,2,3\"",
        "EventName": "DTLB_STORE_MISSES.WALK_COMPLETED_2M_4M",
        "SampleAfterValue": "100003",
        "BriefDescription": "Page Walk Successfully Completed - 2M/4M"
    },
    {
        "CollectPEBSRecord": "2",
        "EventCode": "0x49",
        "Counter": "\"0,1,2,3,4,5,6,7\"",
        "UMask": "0xe",
        "PEBScounters": "\"0,1,2,3,4,5,6,7\"",
        "EventName": "DTLB_STORE_MISSES.WALK_COMPLETED",
        "SampleAfterValue": "100003"
    },
    {
        "CollectPEBSRecord": "2",
        "EventCode": "0x49",
        "Counter": "\"0,1,2,3\"",
        "UMask": "0x10",
        "PEBScounters": "\"0,1,2,3\"",
        "EventName": "DTLB_STORE_MISSES.WALK_PENDING",
        "SampleAfterValue": "2000003",
        "BriefDescription": "Number of page walks outstanding for STORE in PMH every cycle. A PMH page walk is outstanding from page walk start till PMH becomes idle again (ready to serve next walk) accounting for both IA and EPT walks."
    },
    {
        "CollectPEBSRecord": "2",
        "EventCode": "0x49",
        "Counter": "\"0,1,2,3,4,5,6,7\"",
        "UMask": "0x10",
        "PEBScounters": "\"0,1,2,3,4,5,6,7\"",
        "EventName": "DTLB_STORE_MISSES.WALK_ACTIVE",
        "SampleAfterValue": "100003",
        "CounterMask": "1"
    },
    {
        "CollectPEBSRecord": "2",
        "EventCode": "0x49",
        "Counter": "\"0,1,2,3\"",
        "UMask": "0x20",
        "PEBScounters": "\"0,1,2,3\"",
        "EventName": "DTLB_STORE_MISSES.STLB_HIT",
        "SampleAfterValue": "100003",
        "BriefDescription": "First level TLB miss but second level hit; no page walk. Account for all pages sizes (4K/2M/4M/1G). DTLB store accesses."
    },
    {
        "CollectPEBSRecord": "2",
        "EventCode": "0x4F",
        "Counter": "\"0,1,2,3\"",
        "UMask": "0x10",
        "PEBScounters": "\"0,1,2,3\"",
        "EventName": "EPT.WALK_PENDING",
        "SampleAfterValue": "2000003",
        "BriefDescription": "Number of outstanding Extended Page Table (EPT) walks in PMH every cycle. Outstanding interval is while FSM is busy with an EPT-walk itself (due to any TLB-miss request), excluding the intermediate intervals where PMH serves IA32 walk."
    },
    {
        "CollectPEBSRecord": "2",
        "EventCode": "0x85",
        "Counter": "\"0,1,2,3,4,5,6,7\"",
        "UMask": "0x1",
        "PEBScounters": "\"0,1,2,3,4,5,6,7\"",
        "EventName": "ITLB_MISSES.MISS_CAUSES_A_WALK",
        "SampleAfterValue": "100003",
        "BriefDescription": "Miss in all TLB levels causes a page walk of any page size (4K/2M/4M/1G). Counts each EPT walk individually if EPT enabled + original IA32 walk. ITLB accesses."
    },
    {
        "CollectPEBSRecord": "2",
        "EventCode": "0x85",
        "Counter": "\"0,1,2,3\"",
        "UMask": "0x2",
        "PEBScounters": "\"0,1,2,3\"",
        "EventName": "ITLB_MISSES.WALK_COMPLETED_4K",
        "SampleAfterValue": "100003",
        "BriefDescription": "Page Walk Successfully Completed - 4K"
    },
    {
        "CollectPEBSRecord": "2",
        "EventCode": "0x85",
        "Counter": "\"0,1,2,3\"",
        "UMask": "0x4",
        "PEBScounters": "\"0,1,2,3\"",
        "EventName": "ITLB_MISSES.WALK_COMPLETED_2M_4M",
        "SampleAfterValue": "100003",
        "BriefDescription": "Page Walk Successfully Completed - 2M/4M"
    },
    {
        "CollectPEBSRecord": "2",
        "EventCode": "0x85",
        "Counter": "\"0,1,2,3,4,5,6,7\"",
        "UMask": "0xe",
        "PEBScounters": "\"0,1,2,3,4,5,6,7\"",
        "EventName": "ITLB_MISSES.WALK_COMPLETED",
        "SampleAfterValue": "100003"
    },
    {
        "CollectPEBSRecord": "2",
        "EventCode": "0x85",
        "Counter": "\"0,1,2,3\"",
        "UMask": "0x10",
        "PEBScounters": "\"0,1,2,3\"",
        "EventName": "ITLB_MISSES.WALK_PENDING",
        "SampleAfterValue": "100003",
        "BriefDescription": "Number of page walks outstanding for IFETCH in PMH every cycle. A PMH page walk is outstanding from page walk start till PMH becomes idle again (ready to serve next walk) accounting for both IA and EPT walks."
    },
    {
        "CollectPEBSRecord": "2",
        "EventCode": "0x85",
        "Counter": "\"0,1,2,3,4,5,6,7\"",
        "UMask": "0x10",
        "PEBScounters": "\"0,1,2,3,4,5,6,7\"",
        "EventName": "ITLB_MISSES.WALK_ACTIVE",
        "SampleAfterValue": "100003",
        "CounterMask": "1"
    },
    {
        "CollectPEBSRecord": "2",
        "EventCode": "0x85",
        "Counter": "\"0,1,2,3\"",
        "UMask": "0x20",
        "PEBScounters": "\"0,1,2,3\"",
        "EventName": "ITLB_MISSES.STLB_HIT",
        "SampleAfterValue": "100003",
        "BriefDescription": "First level TLB miss but second level hit; no page walk. Account for page sizes 4K/2M/4M. ITLB accesses."
    },
    {
        "CollectPEBSRecord": "2",
        "EventCode": "0xAE",
        "Counter": "\"0,1,2,3\"",
        "UMask": "0x1",
        "PEBScounters": "\"0,1,2,3\"",
        "EventName": "ITLB.ITLB_FLUSH",
        "SampleAfterValue": "100007",
        "BriefDescription": "Flushing of the big or small ITLB pages. Counts whenever there is TLB Flush (all sets) or TLB Set Clear (set specific)"
    },
    {
        "CollectPEBSRecord": "2",
        "EventCode": "0xBD",
        "Counter": "\"0,1,2,3\"",
        "UMask": "0x1",
        "PEBScounters": "\"0,1,2,3\"",
        "EventName": "TLB_FLUSH.DTLB_THREAD",
        "SampleAfterValue": "100007",
        "BriefDescription": "Count number of DTLB flush attempts of thread-specific entries (whether single or multiple entries were flushed)."
    },
    {
        "CollectPEBSRecord": "2",
        "EventCode": "0xBD",
        "Counter": "\"0,1,2,3\"",
        "UMask": "0x20",
        "PEBScounters": "\"0,1,2,3\"",
        "EventName": "TLB_FLUSH.STLB_ANY",
        "SampleAfterValue": "100007",
        "BriefDescription": "Count number of any STLB flush attempts (Entire array, VPID, PCID, InvPage, CR3 write, specific entries, etc)"
    }
]