#ifndef _ISP_REG_IF_CAM_H_
#define _ISP_REG_IF_CAM_H_

#define CAMCTL_R1_CAMCTL_EN_CTL_CQ                                              (1) /* 0000, 0x1A010000 */
#define CAMCTL_R1_CAMCTL_EN_CQ                                                  (1) /* 0004, 0x1A010004 */
#define CAMCTL_R1_CAMCTL_EN2_CQ                                                 (1) /* 0008, 0x1A010008 */
#define CAMCTL_R1_CAMCTL_EN3_CQ                                                 (1) /* 000C, 0x1A01000C */
#define CAMCTL_R1_CAMCTL_EN4_CQ                                                 (1) /* 0010, 0x1A010010 */
#define CAMCTL_R1_CAMCTL_DMA_EN_CQ                                              (1) /* 0014, 0x1A010014 */
#define CAMCTL_R1_CAMCTL_DMA2_EN_CQ                                             (1) /* 0018, 0x1A010018 */
#define CAMCTL_R1_CAMCTL_SEL_CQ                                                 (1) /* 001C, 0x1A01001C */
#define CAMCTL_R1_CAMCTL_SEL2_CQ                                                (1) /* 0020, 0x1A010020 */
#define CAMCTL_R1_CAMCTL_FMT_SEL_CQ                                             (1) /* 0024, 0x1A010024 */
#define CAMCTL_R1_CAMCTL_FMT2_SEL_CQ                                            (1) /* 0028, 0x1A010028 */
#define CAMCTL_R1_CAMCTL_FMT3_SEL_CQ                                            (1) /* 002C, 0x1A01002C */
#define CAMCTL_R1_CAMCTL_MISC_CQ                                                (1) /* 0030, 0x1A010030 */
#define CAMCTL_R1_CAMCTL_SW_CTL_CQ                                              (1) /* 0034, 0x1A010034 */
#define CAMCTL_R1_CAMCTL_RAWI_TRIG_CQ                                           (1) /* 0038, 0x1A010038 */
#define CAMCTL_R1_CAMCTL_DONE_SEL_CQ                                            (1) /* 003C, 0x1A01003C */
#define CAMCTL_R1_CAMCTL_DONE_SEL2_CQ                                           (1) /* 0040, 0x1A010040 */
#define CAMCTL_R1_CAMCTL_SW_PASS1_DONE_CQ                                       (1) /* 0044, 0x1A010044 */
#define CAMCTL_R1_CAMCTL_FBC_GROUP_CQ                                           (1) /* 0048, 0x1A010048 */
#define CAMCTL_R1_CAMCTL_FBC_RCNT_INC_CQ                                        (1) /* 004C, 0x1A01004C */
#define CAMCTL_R1_CAMCTL_HLR_LKMSB_CQ                                           (1) /* 0050, 0x1A010050 */
#define CAMCTL_R1_CAMCTL_START_CQ                                               (1) /* 0054, 0x1A010054 */
#define CAMCTL_R1_CAMCTL_START_ST_CQ                                            (1) /* 0058, 0x1A010058 */
#define CAMCTL_R1_CAMCTL_CCU_CTL_CQ                                             (1) /* 005C, 0x1A01005C */
#define CAMCTL_R1_CAMCTL_CCU2_CTL_CQ                                            (1) /* 0060, 0x1A010060 */
#define CAMCTL_R1_CAMCTL_CCU3_CTL_CQ                                            (1) /* 0064, 0x1A010064 */
#define CAMCTL_R1_CAMCTL_DB_SUB_SEL_CQ                                          (1) /* 0068, 0x1A010068 */
#define CAMCTL_R1_CAMCTL_DB2_SUB_SEL_CQ                                         (1) /* 006C, 0x1A01006C */
#define CAMCTL_R1_CAMCTL_DB3_SUB_SEL_CQ                                         (1) /* 0070, 0x1A010070 */
#define CAMCTL_R1_CAMCTL_DB4_SUB_SEL_CQ                                         (1) /* 0074, 0x1A010074 */
#define CAMCTL_R1_CAMCTL_DB5_SUB_SEL_CQ                                         (1) /* 0078, 0x1A010078 */
#define CAMCTL_R1_CAMCTL_DB6_SUB_SEL_CQ                                         (1) /* 007C, 0x1A01007C */
#define CAMCTL_R1_CAMCTL_DBG_SET_CQ                                             (1) /* 0080, 0x1A010080 */
#define CAMCTL_R1_CAMCTL_DBG_PORT_CQ                                            (1) /* 0084, 0x1A010084 */
#define CAMCTL_R1_CAMCTL_DATE_CODE_CQ                                           (1) /* 0088, 0x1A010088 */
#define CAMCTL_R1_CAMCTL_TWIN_STATUS_CQ                                         (1) /* 008C, 0x1A01008C */
#define CAMCTL_R1_CAMCTL_RAW_DCM_DIS_CQ                                         (1) /* 0090, 0x1A010090 */
#define CAMCTL_R1_CAMCTL_RAW2_DCM_DIS_CQ                                        (1) /* 0094, 0x1A010094 */
#define CAMCTL_R1_CAMCTL_RAW3_DCM_DIS_CQ                                        (1) /* 0098, 0x1A010098 */
#define CAMCTL_R1_CAMCTL_RAW4_DCM_DIS_CQ                                        (1) /* 009C, 0x1A01009C */
#define CAMCTL_R1_CAMCTL_DMA_DCM_DIS_CQ                                         (1) /* 00A0, 0x1A0100A0 */
#define CAMCTL_R1_CAMCTL_DMA2_DCM_DIS_CQ                                        (1) /* 00A4, 0x1A0100A4 */
#define CAMCTL_R1_CAMCTL_RAW_DCM_STATUS_CQ                                      (1) /* 00A8, 0x1A0100A8 */
#define CAMCTL_R1_CAMCTL_RAW2_DCM_STATUS_CQ                                     (1) /* 00AC, 0x1A0100AC */
#define CAMCTL_R1_CAMCTL_RAW3_DCM_STATUS_CQ                                     (1) /* 00B0, 0x1A0100B0 */
#define CAMCTL_R1_CAMCTL_RAW4_DCM_STATUS_CQ                                     (1) /* 00B4, 0x1A0100B4 */
#define CAMCTL_R1_CAMCTL_DMA_DCM_STATUS_CQ                                      (1) /* 00B8, 0x1A0100B8 */
#define CAMCTL_R1_CAMCTL_DMA2_DCM_STATUS_CQ                                     (1) /* 00BC, 0x1A0100BC */
#define CAMCTL_R1_CAMCTL_INT_EN_CQ                                              (1) /* 00C0, 0x1A0100C0 */
#define CAMCTL_R1_CAMCTL_INT_STATUS_CQ                                          (1) /* 00C4, 0x1A0100C4 */
#define CAMCTL_R1_CAMCTL_INT_STATUSX_CQ                                         (1) /* 00C8, 0x1A0100C8 */
#define CAMCTL_R1_CAMCTL_INT2_EN_CQ                                             (1) /* 00CC, 0x1A0100CC */
#define CAMCTL_R1_CAMCTL_INT2_STATUS_CQ                                         (1) /* 00D0, 0x1A0100D0 */
#define CAMCTL_R1_CAMCTL_INT2_STATUSX_CQ                                        (1) /* 00D4, 0x1A0100D4 */
#define CAMCTL_R1_CAMCTL_INT3_EN_CQ                                             (1) /* 00D8, 0x1A0100D8 */
#define CAMCTL_R1_CAMCTL_INT3_STATUS_CQ                                         (1) /* 00DC, 0x1A0100DC */
#define CAMCTL_R1_CAMCTL_INT3_STATUSX_CQ                                        (1) /* 00E0, 0x1A0100E0 */
#define CAMCTL_R1_CAMCTL_INT4_EN_CQ                                             (1) /* 00E4, 0x1A0100E4 */
#define CAMCTL_R1_CAMCTL_INT4_STATUS_CQ                                         (1) /* 00E8, 0x1A0100E8 */
#define CAMCTL_R1_CAMCTL_INT4_STATUSX_CQ                                        (1) /* 00EC, 0x1A0100EC */
#define CAMCTL_R1_CAMCTL_INT5_EN_CQ                                             (1) /* 00F0, 0x1A0100F0 */
#define CAMCTL_R1_CAMCTL_INT5_STATUS_CQ                                         (1) /* 00F4, 0x1A0100F4 */
#define CAMCTL_R1_CAMCTL_INT5_STATUSX_CQ                                        (1) /* 00F8, 0x1A0100F8 */
#define FBC_R1_FBC_IMGO_R1_CTL1_CQ                                              (1) /* 0100, 0x1A010100 */
#define FBC_R1_FBC_IMGO_R1_CTL2_CQ                                              (1) /* 0104, 0x1A010104 */
#define FBC_R1_FBC_RRZO_R1_CTL1_CQ                                              (1) /* 0108, 0x1A010108 */
#define FBC_R1_FBC_RRZO_R1_CTL2_CQ                                              (1) /* 010C, 0x1A01010C */
#define FBC_R1_FBC_UFEO_R1_CTL1_CQ                                              (1) /* 0110, 0x1A010110 */
#define FBC_R1_FBC_UFEO_R1_CTL2_CQ                                              (1) /* 0114, 0x1A010114 */
#define FBC_R1_FBC_UFGO_R1_CTL1_CQ                                              (1) /* 0118, 0x1A010118 */
#define FBC_R1_FBC_UFGO_R1_CTL2_CQ                                              (1) /* 011C, 0x1A01011C */
#define FBC_R1_FBC_LCESO_R1_CTL1_CQ                                             (1) /* 0120, 0x1A010120 */
#define FBC_R1_FBC_LCESO_R1_CTL2_CQ                                             (1) /* 0124, 0x1A010124 */
#define FBC_R1_FBC_AFO_R1_CTL1_CQ                                               (1) /* 0130, 0x1A010130 */
#define FBC_R1_FBC_AFO_R1_CTL2_CQ                                               (1) /* 0134, 0x1A010134 */
#define FBC_R1_FBC_AAO_R1_CTL1_CQ                                               (1) /* 0138, 0x1A010138 */
#define FBC_R1_FBC_AAO_R1_CTL2_CQ                                               (1) /* 013C, 0x1A01013C */
#define FBC_R1_FBC_PDO_R1_CTL1_CQ                                               (1) /* 0140, 0x1A010140 */
#define FBC_R1_FBC_PDO_R1_CTL2_CQ                                               (1) /* 0144, 0x1A010144 */
#define FBC_R1_FBC_TSFSO_R1_CTL1_CQ                                             (1) /* 0148, 0x1A010148 */
#define FBC_R1_FBC_TSFSO_R1_CTL2_CQ                                             (1) /* 014C, 0x1A01014C */
#define FBC_R1_FBC_FLKO_R1_CTL1_CQ                                              (1) /* 0150, 0x1A010150 */
#define FBC_R1_FBC_FLKO_R1_CTL2_CQ                                              (1) /* 0154, 0x1A010154 */
#define FBC_R1_FBC_LMVO_R1_CTL1_CQ                                              (1) /* 0158, 0x1A010158 */
#define FBC_R1_FBC_LMVO_R1_CTL2_CQ                                              (1) /* 015C, 0x1A01015C */
#define FBC_R1_FBC_RSSO_R1_CTL1_CQ                                              (1) /* 0160, 0x1A010160 */
#define FBC_R1_FBC_RSSO_R1_CTL2_CQ                                              (1) /* 0164, 0x1A010164 */
#define FBC_R1_FBC_YUVO_R1_CTL1_CQ                                              (1) /* 0170, 0x1A010170 */
#define FBC_R1_FBC_YUVO_R1_CTL2_CQ                                              (1) /* 0174, 0x1A010174 */
#define FBC_R1_FBC_YUVBO_R1_CTL1_CQ                                             (1) /* 0178, 0x1A010178 */
#define FBC_R1_FBC_YUVBO_R1_CTL2_CQ                                             (1) /* 017C, 0x1A01017C */
#define FBC_R1_FBC_YUVCO_R1_CTL1_CQ                                             (1) /* 0180, 0x1A010180 */
#define FBC_R1_FBC_YUVCO_R1_CTL2_CQ                                             (1) /* 0184, 0x1A010184 */
#define FBC_R1_FBC_CRZO_R1_CTL1_CQ                                              (1) /* 0188, 0x1A010188 */
#define FBC_R1_FBC_CRZO_R1_CTL2_CQ                                              (1) /* 018C, 0x1A01018C */
#define FBC_R1_FBC_CRZBO_R1_CTL1_CQ                                             (1) /* 0190, 0x1A010190 */
#define FBC_R1_FBC_CRZBO_R1_CTL2_CQ                                             (1) /* 0194, 0x1A010194 */
#define FBC_R1_FBC_CRZO_R2_CTL1_CQ                                              (1) /* 0198, 0x1A010198 */
#define FBC_R1_FBC_CRZO_R2_CTL2_CQ                                              (1) /* 019C, 0x1A01019C */
#define FBC_R1_FBC_CRZBO_R2_CTL1_CQ                                             (1) /* 01A0, 0x1A0101A0 */
#define FBC_R1_FBC_CRZBO_R2_CTL2_CQ                                             (1) /* 01A4, 0x1A0101A4 */
#define FBC_R1_FBC_RSSO_R2_CTL1_CQ                                              (1) /* 01C8, 0x1A0101C8 */
#define FBC_R1_FBC_RSSO_R2_CTL2_CQ                                              (1) /* 01CC, 0x1A0101CC */
#define FBC_R1_FBC_LTMSO_R1_CTL1_CQ                                             (1) /* 01D0, 0x1A0101D0 */
#define FBC_R1_FBC_LTMSO_R1_CTL2_CQ                                             (1) /* 01D4, 0x1A0101D4 */
#define CAMCQ_R1_CAMCQ_CQ_EN_CQ                                                 (1) /* 0200, 0x1A010200 */
#define CAMCQ_R1_CAMCQ_CQ_THR0_CTL_CQ                                           (1) /* 0204, 0x1A010204 */
#define CAMCQ_R1_CAMCQ_CQ_THR0_BASEADDR_CQ                                      (1) /* 0208, 0x1A010208 */
#define CAMCQ_R1_CAMCQ_CQ_THR0_DESC_SIZE_CQ                                     (1) /* 020C, 0x1A01020C */
#define CAMCQ_R1_CAMCQ_CQ_THR1_CTL_CQ                                           (1) /* 0210, 0x1A010210 */
#define CAMCQ_R1_CAMCQ_CQ_THR1_BASEADDR_CQ                                      (1) /* 0214, 0x1A010214 */
#define CAMCQ_R1_CAMCQ_CQ_THR1_DESC_SIZE_CQ                                     (1) /* 0218, 0x1A010218 */
#define CAMCQ_R1_CAMCQ_CQ_THR2_CTL_CQ                                           (1) /* 021C, 0x1A01021C */
#define CAMCQ_R1_CAMCQ_CQ_THR2_BASEADDR_CQ                                      (1) /* 0220, 0x1A010220 */
#define CAMCQ_R1_CAMCQ_CQ_THR2_DESC_SIZE_CQ                                     (1) /* 0224, 0x1A010224 */
#define CAMCQ_R1_CAMCQ_CQ_THR3_CTL_CQ                                           (1) /* 0228, 0x1A010228 */
#define CAMCQ_R1_CAMCQ_CQ_THR3_BASEADDR_CQ                                      (1) /* 022C, 0x1A01022C */
#define CAMCQ_R1_CAMCQ_CQ_THR3_DESC_SIZE_CQ                                     (1) /* 0230, 0x1A010230 */
#define CAMCQ_R1_CAMCQ_CQ_THR4_CTL_CQ                                           (1) /* 0234, 0x1A010234 */
#define CAMCQ_R1_CAMCQ_CQ_THR4_BASEADDR_CQ                                      (1) /* 0238, 0x1A010238 */
#define CAMCQ_R1_CAMCQ_CQ_THR4_DESC_SIZE_CQ                                     (1) /* 023C, 0x1A01023C */
#define CAMCQ_R1_CAMCQ_CQ_THR5_CTL_CQ                                           (1) /* 0240, 0x1A010240 */
#define CAMCQ_R1_CAMCQ_CQ_THR5_BASEADDR_CQ                                      (1) /* 0244, 0x1A010244 */
#define CAMCQ_R1_CAMCQ_CQ_THR5_DESC_SIZE_CQ                                     (1) /* 0248, 0x1A010248 */
#define CAMCQ_R1_CAMCQ_CQ_THR6_CTL_CQ                                           (1) /* 024C, 0x1A01024C */
#define CAMCQ_R1_CAMCQ_CQ_THR6_BASEADDR_CQ                                      (1) /* 0250, 0x1A010250 */
#define CAMCQ_R1_CAMCQ_CQ_THR6_DESC_SIZE_CQ                                     (1) /* 0254, 0x1A010254 */
#define CAMCQ_R1_CAMCQ_CQ_THR7_CTL_CQ                                           (1) /* 0258, 0x1A010258 */
#define CAMCQ_R1_CAMCQ_CQ_THR7_BASEADDR_CQ                                      (1) /* 025C, 0x1A01025C */
#define CAMCQ_R1_CAMCQ_CQ_THR7_DESC_SIZE_CQ                                     (1) /* 0260, 0x1A010260 */
#define CAMCQ_R1_CAMCQ_CQ_THR8_CTL_CQ                                           (1) /* 0264, 0x1A010264 */
#define CAMCQ_R1_CAMCQ_CQ_THR8_BASEADDR_CQ                                      (1) /* 0268, 0x1A010268 */
#define CAMCQ_R1_CAMCQ_CQ_THR8_DESC_SIZE_CQ                                     (1) /* 026C, 0x1A01026C */
#define CAMCQ_R1_CAMCQ_CQ_THR9_CTL_CQ                                           (1) /* 0270, 0x1A010270 */
#define CAMCQ_R1_CAMCQ_CQ_THR9_BASEADDR_CQ                                      (1) /* 0274, 0x1A010274 */
#define CAMCQ_R1_CAMCQ_CQ_THR9_DESC_SIZE_CQ                                     (1) /* 0278, 0x1A010278 */
#define CAMCQ_R1_CAMCQ_CQ_THR10_CTL_CQ                                          (1) /* 027C, 0x1A01027C */
#define CAMCQ_R1_CAMCQ_CQ_THR10_BASEADDR_CQ                                     (1) /* 0280, 0x1A010280 */
#define CAMCQ_R1_CAMCQ_CQ_THR10_DESC_SIZE_CQ                                    (1) /* 0284, 0x1A010284 */
#define CAMCQ_R1_CAMCQ_CQ_THR11_CTL_CQ                                          (1) /* 0288, 0x1A010288 */
#define CAMCQ_R1_CAMCQ_CQ_THR11_BASEADDR_CQ                                     (1) /* 028C, 0x1A01028C */
#define CAMCQ_R1_CAMCQ_CQ_THR11_DESC_SIZE_CQ                                    (1) /* 0290, 0x1A010290 */
#define CAMCQ_R1_CAMCQ_CQ_THR12_CTL_CQ                                          (1) /* 0294, 0x1A010294 */
#define CAMCQ_R1_CAMCQ_CQ_THR12_BASEADDR_CQ                                     (1) /* 0298, 0x1A010298 */
#define CAMCQ_R1_CAMCQ_CQ_THR12_DESC_SIZE_CQ                                    (1) /* 029C, 0x1A01029C */
#define CAMCQ_R1_CAMCQ_CQ_THR13_CTL_CQ                                          (1) /* 02A0, 0x1A0102A0 */
#define CAMCQ_R1_CAMCQ_CQ_THR13_BASEADDR_CQ                                     (1) /* 02A4, 0x1A0102A4 */
#define CAMCQ_R1_CAMCQ_CQ_THR13_DESC_SIZE_CQ                                    (1) /* 02A8, 0x1A0102A8 */
#define CAMCQ_R1_CAMCQ_CQ_THR14_CTL_CQ                                          (1) /* 02AC, 0x1A0102AC */
#define CAMCQ_R1_CAMCQ_CQ_THR14_BASEADDR_CQ                                     (1) /* 02B0, 0x1A0102B0 */
#define CAMCQ_R1_CAMCQ_CQ_THR14_DESC_SIZE_CQ                                    (1) /* 02B4, 0x1A0102B4 */
#define CAMCQ_R1_CAMCQ_CQ_THR15_CTL_CQ                                          (1) /* 02B8, 0x1A0102B8 */
#define CAMCQ_R1_CAMCQ_CQ_THR15_BASEADDR_CQ                                     (1) /* 02BC, 0x1A0102BC */
#define CAMCQ_R1_CAMCQ_CQ_THR15_DESC_SIZE_CQ                                    (1) /* 02C0, 0x1A0102C0 */
#define CAMCQ_R1_CAMCQ_CQ_THR16_CTL_CQ                                          (1) /* 02C4, 0x1A0102C4 */
#define CAMCQ_R1_CAMCQ_CQ_THR16_BASEADDR_CQ                                     (1) /* 02C8, 0x1A0102C8 */
#define CAMCQ_R1_CAMCQ_CQ_THR16_DESC_SIZE_CQ                                    (1) /* 02CC, 0x1A0102CC */
#define CAMCQ_R1_CAMCQ_CQ_THR17_CTL_CQ                                          (1) /* 02D0, 0x1A0102D0 */
#define CAMCQ_R1_CAMCQ_CQ_THR17_BASEADDR_CQ                                     (1) /* 02D4, 0x1A0102D4 */
#define CAMCQ_R1_CAMCQ_CQ_THR17_DESC_SIZE_CQ                                    (1) /* 02D8, 0x1A0102D8 */
#define CAMCQ_R1_CAMCQ_CQ_THR18_CTL_CQ                                          (1) /* 02DC, 0x1A0102DC */
#define CAMCQ_R1_CAMCQ_CQ_THR18_BASEADDR_CQ                                     (1) /* 02E0, 0x1A0102E0 */
#define CAMCQ_R1_CAMCQ_CQ_THR18_DESC_SIZE_CQ                                    (1) /* 02E4, 0x1A0102E4 */
#define CAMCQ_R1_CAMCQ_CQ_THR19_CTL_CQ                                          (1) /* 02E8, 0x1A0102E8 */
#define CAMCQ_R1_CAMCQ_CQ_THR19_BASEADDR_CQ                                     (1) /* 02EC, 0x1A0102EC */
#define CAMCQ_R1_CAMCQ_CQ_THR19_DESC_SIZE_CQ                                    (1) /* 02F0, 0x1A0102F0 */
#define CAMCQ_R1_CAMCQ_CQ_THR20_CTL_CQ                                          (1) /* 02F4, 0x1A0102F4 */
#define CAMCQ_R1_CAMCQ_CQ_THR20_BASEADDR_CQ                                     (1) /* 02F8, 0x1A0102F8 */
#define CAMCQ_R1_CAMCQ_CQ_THR20_DESC_SIZE_CQ                                    (1) /* 02FC, 0x1A0102FC */
#define CAMCQ_R1_CAMCQ_CQ_THR21_CTL_CQ                                          (1) /* 0300, 0x1A010300 */
#define CAMCQ_R1_CAMCQ_CQ_THR21_BASEADDR_CQ                                     (1) /* 0304, 0x1A010304 */
#define CAMCQ_R1_CAMCQ_CQ_THR21_DESC_SIZE_CQ                                    (1) /* 0308, 0x1A010308 */
#define CAMCQ_R1_CAMCQ_CQ_THR22_CTL_CQ                                          (1) /* 030C, 0x1A01030C */
#define CAMCQ_R1_CAMCQ_CQ_THR22_BASEADDR_CQ                                     (1) /* 0310, 0x1A010310 */
#define CAMCQ_R1_CAMCQ_CQ_THR22_DESC_SIZE_CQ                                    (1) /* 0314, 0x1A010314 */
#define CAMCQ_R1_CAMCQ_CQ_THR23_CTL_CQ                                          (1) /* 0318, 0x1A010318 */
#define CAMCQ_R1_CAMCQ_CQ_THR23_BASEADDR_CQ                                     (1) /* 031C, 0x1A01031C */
#define CAMCQ_R1_CAMCQ_CQ_THR23_DESC_SIZE_CQ                                    (1) /* 0320, 0x1A010320 */
#define CAMCQ_R1_CAMCQ_CQ_THR24_CTL_CQ                                          (1) /* 0324, 0x1A010324 */
#define CAMCQ_R1_CAMCQ_CQ_THR24_BASEADDR_CQ                                     (1) /* 0328, 0x1A010328 */
#define CAMCQ_R1_CAMCQ_CQ_THR24_DESC_SIZE_CQ                                    (1) /* 032C, 0x1A01032C */
#define CAMCQ_R1_CAMCQ_CQ_THR25_CTL_CQ                                          (1) /* 0330, 0x1A010330 */
#define CAMCQ_R1_CAMCQ_CQ_THR25_BASEADDR_CQ                                     (1) /* 0334, 0x1A010334 */
#define CAMCQ_R1_CAMCQ_CQ_THR25_DESC_SIZE_CQ                                    (1) /* 0338, 0x1A010338 */
#define CAMCQ_R1_CAMCQ_CQ_THR26_CTL_CQ                                          (1) /* 033C, 0x1A01033C */
#define CAMCQ_R1_CAMCQ_CQ_THR26_BASEADDR_CQ                                     (1) /* 0340, 0x1A010340 */
#define CAMCQ_R1_CAMCQ_CQ_THR26_DESC_SIZE_CQ                                    (1) /* 0344, 0x1A010344 */
#define CAMCQ_R1_CAMCQ_CQ_THR27_CTL_CQ                                          (1) /* 0348, 0x1A010348 */
#define CAMCQ_R1_CAMCQ_CQ_THR27_BASEADDR_CQ                                     (1) /* 034C, 0x1A01034C */
#define CAMCQ_R1_CAMCQ_CQ_THR27_DESC_SIZE_CQ                                    (1) /* 0350, 0x1A010350 */
#define CAMCQ_R1_CAMCQ_CQ_THR28_CTL_CQ                                          (1) /* 0354, 0x1A010354 */
#define CAMCQ_R1_CAMCQ_CQ_THR28_BASEADDR_CQ                                     (1) /* 0358, 0x1A010358 */
#define CAMCQ_R1_CAMCQ_CQ_THR28_DESC_SIZE_CQ                                    (1) /* 035C, 0x1A01035C */
#define SEP_R1_SEP_CTL_CQ                                                       (1) /* 0380, 0x1A010380 */
#define SEP_R1_SEP_CROP_CQ                                                      (1) /* 0384, 0x1A010384 */
#define SEP_R1_SEP_VSIZE_CQ                                                     (1) /* 0388, 0x1A010388 */
#define BPC_R1_BPC_BPC_CON_CQ                                                   (0) /* 03C0, 0x1A0103C0 */
#define BPC_R1_BPC_BPC_BLD_CQ                                                   (0) /* 03C4, 0x1A0103C4 */
#define BPC_R1_BPC_BPC_TH1_CQ                                                   (0) /* 03C8, 0x1A0103C8 */
#define BPC_R1_BPC_BPC_TH2_CQ                                                   (0) /* 03CC, 0x1A0103CC */
#define BPC_R1_BPC_BPC_TH3_CQ                                                   (0) /* 03D0, 0x1A0103D0 */
#define BPC_R1_BPC_BPC_TH4_CQ                                                   (0) /* 03D4, 0x1A0103D4 */
#define BPC_R1_BPC_BPC_TH5_CQ                                                   (0) /* 03D8, 0x1A0103D8 */
#define BPC_R1_BPC_BPC_TH6_CQ                                                   (0) /* 03DC, 0x1A0103DC */
#define BPC_R1_BPC_BPC_DTC_CQ                                                   (0) /* 03E0, 0x1A0103E0 */
#define BPC_R1_BPC_BPC_COR_CQ                                                   (0) /* 03E4, 0x1A0103E4 */
#define BPC_R1_BPC_BPC_RANK_CQ                                                  (0) /* 03E8, 0x1A0103E8 */
#define BPC_R1_BPC_BPC_TBLI1_CQ                                                 (0) /* 03EC, 0x1A0103EC */
#define BPC_R1_BPC_BPC_TBLI2_CQ                                                 (0) /* 03F0, 0x1A0103F0 */
#define BPC_R1_BPC_BPC_TH1_C_CQ                                                 (0) /* 03F4, 0x1A0103F4 */
#define BPC_R1_BPC_BPC_TH2_C_CQ                                                 (0) /* 03F8, 0x1A0103F8 */
#define BPC_R1_BPC_BPC_TH3_C_CQ                                                 (0) /* 03FC, 0x1A0103FC */
#define BPC_R1_BPC_BPC_LL_CQ                                                    (0) /* 0400, 0x1A010400 */
#define BPC_R1_BPC_CT_CON1_CQ                                                   (0) /* 040C, 0x1A01040C */
#define BPC_R1_BPC_CT_CON2_CQ                                                   (0) /* 0410, 0x1A010410 */
#define BPC_R1_BPC_CT_BLD1_CQ                                                   (0) /* 0414, 0x1A010414 */
#define BPC_R1_BPC_CT_BLD2_CQ                                                   (0) /* 0418, 0x1A010418 */
#define BPC_R1_BPC_PDC_CON_CQ                                                   (0) /* 041C, 0x1A01041C */
#define BPC_R1_BPC_PDC_GAIN_L0_CQ                                               (0) /* 0420, 0x1A010420 */
#define BPC_R1_BPC_PDC_GAIN_L1_CQ                                               (0) /* 0424, 0x1A010424 */
#define BPC_R1_BPC_PDC_GAIN_L2_CQ                                               (0) /* 0428, 0x1A010428 */
#define BPC_R1_BPC_PDC_GAIN_L3_CQ                                               (0) /* 042C, 0x1A01042C */
#define BPC_R1_BPC_PDC_GAIN_L4_CQ                                               (0) /* 0430, 0x1A010430 */
#define BPC_R1_BPC_PDC_GAIN_R0_CQ                                               (0) /* 0434, 0x1A010434 */
#define BPC_R1_BPC_PDC_GAIN_R1_CQ                                               (0) /* 0438, 0x1A010438 */
#define BPC_R1_BPC_PDC_GAIN_R2_CQ                                               (0) /* 043C, 0x1A01043C */
#define BPC_R1_BPC_PDC_GAIN_R3_CQ                                               (0) /* 0440, 0x1A010440 */
#define BPC_R1_BPC_PDC_GAIN_R4_CQ                                               (0) /* 0444, 0x1A010444 */
#define BPC_R1_BPC_PDC_TH_GB_CQ                                                 (0) /* 0448, 0x1A010448 */
#define BPC_R1_BPC_PDC_TH_IA_CQ                                                 (0) /* 044C, 0x1A01044C */
#define BPC_R1_BPC_PDC_TH_HD_CQ                                                 (0) /* 0450, 0x1A010450 */
#define BPC_R1_BPC_PDC_SL_CQ                                                    (0) /* 0454, 0x1A010454 */
#define BPC_R1_BPC_PDC_POS_CQ                                                   (0) /* 0458, 0x1A010458 */
#define BPC_R1_BPC_PDC_DIFF_TH_GR1_CQ                                           (0) /* 045C, 0x1A01045C */
#define BPC_R1_BPC_PDC_DIFF_TH_GR2_CQ                                           (0) /* 0460, 0x1A010460 */
#define BPC_R1_BPC_PDC_DIFF_TH_GR3_CQ                                           (0) /* 0464, 0x1A010464 */
#define BPC_R1_BPC_PDC_DIFF_TH_GB1_CQ                                           (0) /* 0468, 0x1A010468 */
#define BPC_R1_BPC_PDC_DIFF_TH_GB2_CQ                                           (0) /* 046C, 0x1A01046C */
#define BPC_R1_BPC_PDC_DIFF_TH_GB3_CQ                                           (0) /* 0470, 0x1A010470 */
#define BPC_R1_BPC_PDC_DIFF_TH_R1_CQ                                            (0) /* 0474, 0x1A010474 */
#define BPC_R1_BPC_PDC_DIFF_TH_R2_CQ                                            (0) /* 0478, 0x1A010478 */
#define BPC_R1_BPC_PDC_DIFF_TH_R3_CQ                                            (0) /* 047C, 0x1A01047C */
#define BPC_R1_BPC_PDC_DIFF_TH_B1_CQ                                            (0) /* 0480, 0x1A010480 */
#define BPC_R1_BPC_PDC_DIFF_TH_B2_CQ                                            (0) /* 0484, 0x1A010484 */
#define BPC_R1_BPC_PDC_DIFF_TH_B3_CQ                                            (0) /* 0488, 0x1A010488 */
#define BPC_R1_BPC_PDC_GAIN1_CQ                                                 (0) /* 048C, 0x1A01048C */
#define BPC_R1_BPC_PDC_GAIN2_CQ                                                 (0) /* 0490, 0x1A010490 */
#define BPC_R1_BPC_PD_MODE_CQ                                                   (0) /* 0494, 0x1A010494 */
#define BPC_R1_BPC_RCCC_CT_CON_CQ                                               (0) /* 0498, 0x1A010498 */
#define BPC_R1_BPC_ZHDR_CON_CQ                                                  (0) /* 049C, 0x1A01049C */
#define BPC_R1_BPC_ZHDR_RMG_CQ                                                  (0) /* 04A0, 0x1A0104A0 */
#define BPC_R1_BPC_PSEUDO_CQ                                                    (0) /* 04A4, 0x1A0104A4 */
#define OBC_R1_OBC_CTL_CQ                                                       (0) /* 04C0, 0x1A0104C0 */
#define OBC_R1_OBC_DBS_CQ                                                       (0) /* 04C4, 0x1A0104C4 */
#define OBC_R1_OBC_GRAY_BLD_0_CQ                                                (0) /* 04C8, 0x1A0104C8 */
#define OBC_R1_OBC_GRAY_BLD_1_CQ                                                (0) /* 04CC, 0x1A0104CC */
#define OBC_R1_OBC_GRAY_BLD_2_CQ                                                (0) /* 04D0, 0x1A0104D0 */
#define OBC_R1_OBC_BIAS_LUT_R0_CQ                                               (0) /* 04D4, 0x1A0104D4 */
#define OBC_R1_OBC_BIAS_LUT_R1_CQ                                               (0) /* 04D8, 0x1A0104D8 */
#define OBC_R1_OBC_BIAS_LUT_R2_CQ                                               (0) /* 04DC, 0x1A0104DC */
#define OBC_R1_OBC_BIAS_LUT_R3_CQ                                               (0) /* 04E0, 0x1A0104E0 */
#define OBC_R1_OBC_BIAS_LUT_G0_CQ                                               (0) /* 04E4, 0x1A0104E4 */
#define OBC_R1_OBC_BIAS_LUT_G1_CQ                                               (0) /* 04E8, 0x1A0104E8 */
#define OBC_R1_OBC_BIAS_LUT_G2_CQ                                               (0) /* 04EC, 0x1A0104EC */
#define OBC_R1_OBC_BIAS_LUT_G3_CQ                                               (0) /* 04F0, 0x1A0104F0 */
#define OBC_R1_OBC_BIAS_LUT_B0_CQ                                               (0) /* 04F4, 0x1A0104F4 */
#define OBC_R1_OBC_BIAS_LUT_B1_CQ                                               (0) /* 04F8, 0x1A0104F8 */
#define OBC_R1_OBC_BIAS_LUT_B2_CQ                                               (0) /* 04FC, 0x1A0104FC */
#define OBC_R1_OBC_BIAS_LUT_B3_CQ                                               (0) /* 0500, 0x1A010500 */
#define OBC_R1_OBC_WBG_RB_CQ                                                    (0) /* 0504, 0x1A010504 */
#define OBC_R1_OBC_WBG_G_CQ                                                     (0) /* 0508, 0x1A010508 */
#define OBC_R1_OBC_WBIG_RB_CQ                                                   (0) /* 050C, 0x1A01050C */
#define OBC_R1_OBC_WBIG_G_CQ                                                    (0) /* 0510, 0x1A010510 */
#define OBC_R1_OBC_OBG_RB_CQ                                                    (0) /* 0514, 0x1A010514 */
#define OBC_R1_OBC_OBG_G_CQ                                                     (0) /* 0518, 0x1A010518 */
#define OBC_R1_OBC_OFFSET_R_CQ                                                  (0) /* 051C, 0x1A01051C */
#define OBC_R1_OBC_OFFSET_GR_CQ                                                 (0) /* 0520, 0x1A010520 */
#define OBC_R1_OBC_OFFSET_GB_CQ                                                 (0) /* 0524, 0x1A010524 */
#define OBC_R1_OBC_OFFSET_B_CQ                                                  (0) /* 0528, 0x1A010528 */
#define OBC_R1_OBC_HDR_CQ                                                       (0) /* 052C, 0x1A01052C */
#define DGN_R1_DGN_GN0_CQ                                                       (1) /* 0580, 0x1A010580 */
#define DGN_R1_DGN_GN1_CQ                                                       (1) /* 0584, 0x1A010584 */
#define DGN_R1_DGN_GN2_CQ                                                       (1) /* 0588, 0x1A010588 */
#define DGN_R1_DGN_GN3_CQ                                                       (1) /* 058C, 0x1A01058C */
#define DGN_R1_DGN_LINK_CQ                                                      (1) /* 0590, 0x1A010590 */
#define LSC_R1_LSC_CTL1_CQ                                                      (1) /* 05C0, 0x1A0105C0 */
#define LSC_R1_LSC_CTL2_CQ                                                      (1) /* 05C4, 0x1A0105C4 */
#define LSC_R1_LSC_CTL3_CQ                                                      (1) /* 05C8, 0x1A0105C8 */
#define LSC_R1_LSC_LBLOCK_CQ                                                    (1) /* 05CC, 0x1A0105CC */
#define LSC_R1_LSC_RATIO_0_CQ                                                   (1) /* 05D0, 0x1A0105D0 */
#define LSC_R1_LSC_TPIPE_OFST_CQ                                                (1) /* 05D4, 0x1A0105D4 */
#define LSC_R1_LSC_TPIPE_SIZE_CQ                                                (1) /* 05D8, 0x1A0105D8 */
#define LSC_R1_LSC_GAIN_TH_CQ                                                   (1) /* 05DC, 0x1A0105DC */
#define LSC_R1_LSC_RATIO_1_CQ                                                   (1) /* 05E0, 0x1A0105E0 */
#define LSC_R1_LSC_UPB_B_GB_CQ                                                  (1) /* 05E4, 0x1A0105E4 */
#define LSC_R1_LSC_UPB_GR_R_CQ                                                  (1) /* 05E8, 0x1A0105E8 */
#define WB_R1_WB_GAIN_1_CQ                                                      (0) /* 0600, 0x1A010600 */
#define WB_R1_WB_GAIN_2_CQ                                                      (0) /* 0604, 0x1A010604 */
#define WB_R1_WB_HLC_CQ                                                         (0) /* 0608, 0x1A010608 */
#define LTM_R1_LTM_CTRL_CQ                                                      (1) /* 0640, 0x1A010640 */
#define LTM_R1_LTM_BLK_NUM_CQ                                                   (1) /* 0644, 0x1A010644 */
#define LTM_R1_LTM_BLK_SZ_CQ                                                    (1) /* 0648, 0x1A010648 */
#define LTM_R1_LTM_BLK_DIVX_CQ                                                  (1) /* 064C, 0x1A01064C */
#define LTM_R1_LTM_BLK_DIVY_CQ                                                  (1) /* 0650, 0x1A010650 */
#define LTM_R1_LTM_MAX_DIV_CQ                                                   (1) /* 0654, 0x1A010654 */
#define LTM_R1_LTM_CLIP_CQ                                                      (1) /* 065C, 0x1A01065C */
#define LTM_R1_LTM_TILE_NUM_CQ                                                  (1) /* 0660, 0x1A010660 */
#define LTM_R1_LTM_TILE_CNTX_CQ                                                 (1) /* 0664, 0x1A010664 */
#define LTM_R1_LTM_TILE_CNTY_CQ                                                 (1) /* 0668, 0x1A010668 */
#define LTM_R1_LTM_CFG_CQ                                                       (1) /* 0674, 0x1A010674 */
#define LTM_R1_LTM_RESET_CQ                                                     (1) /* 0690, 0x1A010690 */
#define LTM_R1_LTM_INTEN_CQ                                                     (1) /* 0694, 0x1A010694 */
#define LTM_R1_LTM_INTSTA_CQ                                                    (1) /* 0698, 0x1A010698 */
#define LTM_R1_LTM_STATUS_CQ                                                    (1) /* 069C, 0x1A01069C */
#define LTM_R1_LTM_INPUT_COUNT_CQ                                               (1) /* 06A0, 0x1A0106A0 */
#define LTM_R1_LTM_OUTPUT_COUNT_CQ                                              (1) /* 06A4, 0x1A0106A4 */
#define LTM_R1_LTM_CHKSUM_CQ                                                    (1) /* 06A8, 0x1A0106A8 */
#define LTM_R1_LTM_TILE_SIZE_CQ                                                 (1) /* 06AC, 0x1A0106AC */
#define LTM_R1_LTM_TILE_EDGE_CQ                                                 (1) /* 06B0, 0x1A0106B0 */
#define LTM_R1_LTM_TILE_CROP_CQ                                                 (1) /* 06B4, 0x1A0106B4 */
#define LTM_R1_LTM_DUMMY_REG_CQ                                                 (1) /* 06B8, 0x1A0106B8 */
#define LTM_R1_LTM_SRAM_CFG_CQ                                                  (1) /* 06BC, 0x1A0106BC */
#define LTM_R1_LTM_SRAM_STATUS_CQ                                               (1) /* 06C0, 0x1A0106C0 */
#define LTM_R1_LTM_ATPG_CQ                                                      (1) /* 06D4, 0x1A0106D4 */
#define LTM_R1_LTM_SHADOW_CTRL_CQ                                               (1) /* 06D8, 0x1A0106D8 */
#define LTM_R1_LTM_SELRGB_GRAD0_CQ                                              (1) /* 06DC, 0x1A0106DC */
#define LTM_R1_LTM_SELRGB_GRAD1_CQ                                              (1) /* 06E0, 0x1A0106E0 */
#define LTM_R1_LTM_SELRGB_GRAD2_CQ                                              (1) /* 06E4, 0x1A0106E4 */
#define LTM_R1_LTM_SELRGB_GRAD3_CQ                                              (1) /* 06E8, 0x1A0106E8 */
#define LTM_R1_LTM_SELRGB_TH0_CQ                                                (1) /* 06EC, 0x1A0106EC */
#define LTM_R1_LTM_SELRGB_TH1_CQ                                                (1) /* 06F0, 0x1A0106F0 */
#define LTM_R1_LTM_SELRGB_TH2_CQ                                                (1) /* 06F4, 0x1A0106F4 */
#define LTM_R1_LTM_SELRGB_TH3_CQ                                                (1) /* 06F8, 0x1A0106F8 */
#define LTM_R1_LTM_SELRGB_SLP0_CQ                                               (1) /* 06FC, 0x1A0106FC */
#define LTM_R1_LTM_SELRGB_SLP1_CQ                                               (1) /* 0700, 0x1A010700 */
#define LTM_R1_LTM_SELRGB_SLP2_CQ                                               (1) /* 0704, 0x1A010704 */
#define LTM_R1_LTM_SELRGB_SLP3_CQ                                               (1) /* 0708, 0x1A010708 */
#define LTM_R1_LTM_SELRGB_SLP4_CQ                                               (1) /* 070C, 0x1A01070C */
#define LTM_R1_LTM_SELRGB_SLP5_CQ                                               (1) /* 0710, 0x1A010710 */
#define LTM_R1_LTM_SELRGB_SLP6_CQ                                               (1) /* 0714, 0x1A010714 */
#define LTM_R1_LTM_OUT_STR_CQ                                                   (1) /* 0718, 0x1A010718 */
#define LTM_R1_LTM_SRAM_PINGPONG_CQ                                             (1) /* 071C, 0x1A01071C */
#define MRG_R7_MRG_CTL_CQ                                                       (1) /* 0740, 0x1A010740 */
#define MRG_R7_MRG_CROP_CQ                                                      (1) /* 0744, 0x1A010744 */
#define MRG_R7_MRG_VSIZE_CQ                                                     (1) /* 0748, 0x1A010748 */
#define MRG_R5_MRG_CTL_CQ                                                       (1) /* 07C0, 0x1A0107C0 */
#define MRG_R5_MRG_CROP_CQ                                                      (1) /* 07C4, 0x1A0107C4 */
#define MRG_R5_MRG_VSIZE_CQ                                                     (1) /* 07C8, 0x1A0107C8 */
#define LCES_R1_LCES_START_CQ                                                   (1) /* 0800, 0x1A010800 */
#define LCES_R1_LCES_IN_SIZE_CQ                                                 (1) /* 0804, 0x1A010804 */
#define LCES_R1_LCES_OUT_SIZE_CQ                                                (1) /* 0808, 0x1A010808 */
#define LCES_R1_LCES_LOG_CQ                                                     (1) /* 080C, 0x1A01080C */
#define LCES_R1_LCES_LRZRX_CQ                                                   (1) /* 0810, 0x1A010810 */
#define LCES_R1_LCES_LRZRY_CQ                                                   (1) /* 0814, 0x1A010814 */
#define LCES_R1_LCES_FLC0_CQ                                                    (1) /* 0820, 0x1A010820 */
#define LCES_R1_LCES_FLC1_CQ                                                    (1) /* 0824, 0x1A010824 */
#define LCES_R1_LCES_FLC2_CQ                                                    (1) /* 0828, 0x1A010828 */
#define LCES_R1_LCES_G2G0_CQ                                                    (1) /* 082C, 0x1A01082C */
#define LCES_R1_LCES_G2G1_CQ                                                    (1) /* 0830, 0x1A010830 */
#define LCES_R1_LCES_G2G2_CQ                                                    (1) /* 0834, 0x1A010834 */
#define LCES_R1_LCES_G2G3_CQ                                                    (1) /* 0838, 0x1A010838 */
#define LCES_R1_LCES_G2G4_CQ                                                    (1) /* 083C, 0x1A01083C */
#define LCES_R1_LCES_LPF_CQ                                                     (1) /* 0840, 0x1A010840 */
#define LCES_R1_LCES_AH_CQ                                                      (1) /* 0844, 0x1A010844 */
#define QBIN_R4_QBIN_CTL_CQ                                                     (1) /* 0880, 0x1A010880 */
#define LTMS_R1_LTMS_CTRL_CQ                                                    (1) /* 08C0, 0x1A0108C0 */
#define LTMS_R1_LTMS_BLK_NUM_CQ                                                 (1) /* 08C4, 0x1A0108C4 */
#define LTMS_R1_LTMS_BLK_SZ_CQ                                                  (1) /* 08C8, 0x1A0108C8 */
#define LTMS_R1_LTMS_BLK_AREA_CQ                                                (1) /* 08CC, 0x1A0108CC */
#define LTMS_R1_LTMS_DETAIL_CQ                                                  (1) /* 08D0, 0x1A0108D0 */
#define LTMS_R1_LTMS_HIST_CQ                                                    (1) /* 08D4, 0x1A0108D4 */
#define LTMS_R1_LTMS_FLTLINE_CQ                                                 (1) /* 08D8, 0x1A0108D8 */
#define LTMS_R1_LTMS_FLTBLK_CQ                                                  (1) /* 08DC, 0x1A0108DC */
#define LTMS_R1_LTMS_CLIP_CQ                                                    (1) /* 08E0, 0x1A0108E0 */
#define LTMS_R1_LTMS_MAX_DIV_CQ                                                 (1) /* 08E4, 0x1A0108E4 */
#define LTMS_R1_LTMS_CFG_CQ                                                     (1) /* 0910, 0x1A010910 */
#define LTMS_R1_LTMS_RESET_CQ                                                   (1) /* 0914, 0x1A010914 */
#define LTMS_R1_LTMS_INTEN_CQ                                                   (1) /* 0918, 0x1A010918 */
#define LTMS_R1_LTMS_INTSTA_CQ                                                  (1) /* 091C, 0x1A01091C */
#define LTMS_R1_LTMS_STATUS_CQ                                                  (1) /* 0920, 0x1A010920 */
#define LTMS_R1_LTMS_INPUT_COUNT_CQ                                             (1) /* 0924, 0x1A010924 */
#define LTMS_R1_LTMS_OUTPUT_COUNT_CQ                                            (1) /* 0928, 0x1A010928 */
#define LTMS_R1_LTMS_CHKSUM_CQ                                                  (1) /* 092C, 0x1A01092C */
#define LTMS_R1_LTMS_IN_SIZE_CQ                                                 (1) /* 0930, 0x1A010930 */
#define LTMS_R1_LTMS_OUT_SIZE_CQ                                                (1) /* 0934, 0x1A010934 */
#define LTMS_R1_LTMS_ACT_WINDOW_X_CQ                                            (1) /* 0938, 0x1A010938 */
#define LTMS_R1_LTMS_ACT_WINDOW_Y_CQ                                            (1) /* 093C, 0x1A01093C */
#define LTMS_R1_LTMS_OUT_DATA_NUM_CQ                                            (1) /* 0940, 0x1A010940 */
#define LTMS_R1_LTMS_DUMMY_REG_CQ                                               (1) /* 0944, 0x1A010944 */
#define LTMS_R1_LTMS_SRAM_CFG_CQ                                                (1) /* 0948, 0x1A010948 */
#define LTMS_R1_LTMS_ATPG_CQ                                                    (1) /* 0960, 0x1A010960 */
#define LTMS_R1_LTMS_SHADOW_CTRL_CQ                                             (1) /* 0964, 0x1A010964 */
#define LTMS_R1_LTMS_HIST_R_CQ                                                  (1) /* 0968, 0x1A010968 */
#define LTMS_R1_LTMS_HIST_B_CQ                                                  (1) /* 096C, 0x1A01096C */
#define LTMS_R1_LTMS_HIST_C_CQ                                                  (1) /* 0970, 0x1A010970 */
#define LTMS_R1_LTMS_FLATLINE_R_CQ                                              (1) /* 0974, 0x1A010974 */
#define LTMS_R1_LTMS_FLATBLK_B_CQ                                               (1) /* 0978, 0x1A010978 */
#define LTMS_R1_LTMS_BLK_R_AREA_CQ                                              (1) /* 097C, 0x1A01097C */
#define LTMS_R1_LTMS_BLK_B_AREA_CQ                                              (1) /* 0980, 0x1A010980 */
#define LTMS_R1_LTMS_BLK_C_AREA_CQ                                              (1) /* 0984, 0x1A010984 */
#define MRG_R1_MRG_CTL_CQ                                                       (1) /* 09C0, 0x1A0109C0 */
#define MRG_R1_MRG_CROP_CQ                                                      (1) /* 09C4, 0x1A0109C4 */
#define MRG_R1_MRG_VSIZE_CQ                                                     (1) /* 09C8, 0x1A0109C8 */
#define AA_R1_AA_AWB_WIN_ORG_CQ                                                 (1) /* 0A00, 0x1A010A00 */
#define AA_R1_AA_AWB_WIN_SIZE_CQ                                                (1) /* 0A04, 0x1A010A04 */
#define AA_R1_AA_AWB_WIN_PIT_CQ                                                 (1) /* 0A08, 0x1A010A08 */
#define AA_R1_AA_AWB_WIN_NUM_CQ                                                 (1) /* 0A0C, 0x1A010A0C */
#define AA_R1_AA_AWB_GAIN1_0_CQ                                                 (1) /* 0A10, 0x1A010A10 */
#define AA_R1_AA_AWB_GAIN1_1_CQ                                                 (1) /* 0A14, 0x1A010A14 */
#define AA_R1_AA_AWB_VALID_DATA_WIDTH_CQ                                        (1) /* 0A18, 0x1A010A18 */
#define AA_R1_AA_AWB_LMT1_0_CQ                                                  (1) /* 0A1C, 0x1A010A1C */
#define AA_R1_AA_AWB_LMT1_1_CQ                                                  (1) /* 0A20, 0x1A010A20 */
#define AA_R1_AA_AWB_LMT1_2_CQ                                                  (1) /* 0A24, 0x1A010A24 */
#define AA_R1_AA_AWB_LOW_THR_0_CQ                                               (1) /* 0A28, 0x1A010A28 */
#define AA_R1_AA_AWB_LOW_THR_1_CQ                                               (1) /* 0A2C, 0x1A010A2C */
#define AA_R1_AA_AWB_LOW_THR_2_CQ                                               (1) /* 0A30, 0x1A010A30 */
#define AA_R1_AA_AWB_HI_THR_0_CQ                                                (1) /* 0A34, 0x1A010A34 */
#define AA_R1_AA_AWB_HI_THR_1_CQ                                                (1) /* 0A38, 0x1A010A38 */
#define AA_R1_AA_AWB_HI_THR_2_CQ                                                (1) /* 0A3C, 0x1A010A3C */
#define AA_R1_AA_AWB_LIGHTSRC_LOW_THR_0_CQ                                      (1) /* 0A40, 0x1A010A40 */
#define AA_R1_AA_AWB_LIGHTSRC_LOW_THR_1_CQ                                      (1) /* 0A44, 0x1A010A44 */
#define AA_R1_AA_AWB_LIGHTSRC_HI_THR_0_CQ                                       (1) /* 0A48, 0x1A010A48 */
#define AA_R1_AA_AWB_LIGHTSRC_HI_THR_1_CQ                                       (1) /* 0A4C, 0x1A010A4C */
#define AA_R1_AA_AWB_PIXEL_CNT0_CQ                                              (1) /* 0A50, 0x1A010A50 */
#define AA_R1_AA_AWB_PIXEL_CNT1_CQ                                              (1) /* 0A54, 0x1A010A54 */
#define AA_R1_AA_AWB_PIXEL_CNT2_CQ                                              (1) /* 0A58, 0x1A010A58 */
#define AA_R1_AA_AWB_ERR_THR_CQ                                                 (1) /* 0A5C, 0x1A010A5C */
#define AA_R1_AA_AWB_RGBSUM_OUTPUT_ENABLE_CQ                                    (1) /* 0A60, 0x1A010A60 */
#define AA_R1_AA_AWB_FORMAT_SHIFT_CQ                                            (1) /* 0A64, 0x1A010A64 */
#define AA_R1_AA_AWB_POSTGAIN_0_CQ                                              (1) /* 0A68, 0x1A010A68 */
#define AA_R1_AA_AWB_POSTGAIN_1_CQ                                              (1) /* 0A6C, 0x1A010A6C */
#define AA_R1_AA_AWB_ROT_CQ                                                     (1) /* 0A70, 0x1A010A70 */
#define AA_R1_AA_AWB_L0_X_CQ                                                    (1) /* 0A74, 0x1A010A74 */
#define AA_R1_AA_AWB_L0_Y_CQ                                                    (1) /* 0A78, 0x1A010A78 */
#define AA_R1_AA_AWB_L1_X_CQ                                                    (1) /* 0A7C, 0x1A010A7C */
#define AA_R1_AA_AWB_L1_Y_CQ                                                    (1) /* 0A80, 0x1A010A80 */
#define AA_R1_AA_AWB_L2_X_CQ                                                    (1) /* 0A84, 0x1A010A84 */
#define AA_R1_AA_AWB_L2_Y_CQ                                                    (1) /* 0A88, 0x1A010A88 */
#define AA_R1_AA_AWB_L3_X_CQ                                                    (1) /* 0A8C, 0x1A010A8C */
#define AA_R1_AA_AWB_L3_Y_CQ                                                    (1) /* 0A90, 0x1A010A90 */
#define AA_R1_AA_AWB_L4_X_CQ                                                    (1) /* 0A94, 0x1A010A94 */
#define AA_R1_AA_AWB_L4_Y_CQ                                                    (1) /* 0A98, 0x1A010A98 */
#define AA_R1_AA_AWB_L5_X_CQ                                                    (1) /* 0A9C, 0x1A010A9C */
#define AA_R1_AA_AWB_L5_Y_CQ                                                    (1) /* 0AA0, 0x1A010AA0 */
#define AA_R1_AA_AWB_L6_X_CQ                                                    (1) /* 0AA4, 0x1A010AA4 */
#define AA_R1_AA_AWB_L6_Y_CQ                                                    (1) /* 0AA8, 0x1A010AA8 */
#define AA_R1_AA_AWB_L7_X_CQ                                                    (1) /* 0AAC, 0x1A010AAC */
#define AA_R1_AA_AWB_L7_Y_CQ                                                    (1) /* 0AB0, 0x1A010AB0 */
#define AA_R1_AA_AWB_L8_X_CQ                                                    (1) /* 0AB4, 0x1A010AB4 */
#define AA_R1_AA_AWB_L8_Y_CQ                                                    (1) /* 0AB8, 0x1A010AB8 */
#define AA_R1_AA_AWB_L9_X_CQ                                                    (1) /* 0ABC, 0x1A010ABC */
#define AA_R1_AA_AWB_L9_Y_CQ                                                    (1) /* 0AC0, 0x1A010AC0 */
#define AA_R1_AA_AWB_RC_CNV_0_CQ                                                (1) /* 0AC4, 0x1A010AC4 */
#define AA_R1_AA_AWB_RC_CNV_1_CQ                                                (1) /* 0AC8, 0x1A010AC8 */
#define AA_R1_AA_AWB_RC_CNV_2_CQ                                                (1) /* 0ACC, 0x1A010ACC */
#define AA_R1_AA_AWB_RC_CNV_3_CQ                                                (1) /* 0AD0, 0x1A010AD0 */
#define AA_R1_AA_AWB_RC_CNV_4_CQ                                                (1) /* 0AD4, 0x1A010AD4 */
#define AA_R1_AA_AWB_SPARE_CQ                                                   (1) /* 0AD8, 0x1A010AD8 */
#define AA_R1_AA_AE_GAIN2_0_CQ                                                  (1) /* 0ADC, 0x1A010ADC */
#define AA_R1_AA_AE_GAIN2_1_CQ                                                  (1) /* 0AE0, 0x1A010AE0 */
#define AA_R1_AA_AE_LMT2_0_CQ                                                   (1) /* 0AE4, 0x1A010AE4 */
#define AA_R1_AA_AE_LMT2_1_CQ                                                   (1) /* 0AE8, 0x1A010AE8 */
#define AA_R1_AA_AE_RC_CNV_0_CQ                                                 (1) /* 0AEC, 0x1A010AEC */
#define AA_R1_AA_AE_RC_CNV_1_CQ                                                 (1) /* 0AF0, 0x1A010AF0 */
#define AA_R1_AA_AE_RC_CNV_2_CQ                                                 (1) /* 0AF4, 0x1A010AF4 */
#define AA_R1_AA_AE_RC_CNV_3_CQ                                                 (1) /* 0AF8, 0x1A010AF8 */
#define AA_R1_AA_AE_RC_CNV_4_CQ                                                 (1) /* 0AFC, 0x1A010AFC */
#define AA_R1_AA_AE_YGAMMA_0_CQ                                                 (1) /* 0B00, 0x1A010B00 */
#define AA_R1_AA_AE_YGAMMA_1_CQ                                                 (1) /* 0B04, 0x1A010B04 */
#define AA_R1_AA_AE_OVER_EXPO_CFG_CQ                                            (1) /* 0B08, 0x1A010B08 */
#define AA_R1_AA_AE_PIX_HST_CTL_CQ                                              (1) /* 0B0C, 0x1A010B0C */
#define AA_R1_AA_AE_PIX_HST_SET_CQ                                              (1) /* 0B10, 0x1A010B10 */
#define AA_R1_AA_AE_PIX_HST_SET_1_CQ                                            (1) /* 0B14, 0x1A010B14 */
#define AA_R1_AA_AE_PIX_HST0_YRNG_CQ                                            (1) /* 0B18, 0x1A010B18 */
#define AA_R1_AA_AE_PIX_HST0_XRNG_CQ                                            (1) /* 0B1C, 0x1A010B1C */
#define AA_R1_AA_AE_PIX_HST1_YRNG_CQ                                            (1) /* 0B20, 0x1A010B20 */
#define AA_R1_AA_AE_PIX_HST1_XRNG_CQ                                            (1) /* 0B24, 0x1A010B24 */
#define AA_R1_AA_AE_PIX_HST2_YRNG_CQ                                            (1) /* 0B28, 0x1A010B28 */
#define AA_R1_AA_AE_PIX_HST2_XRNG_CQ                                            (1) /* 0B2C, 0x1A010B2C */
#define AA_R1_AA_AE_PIX_HST3_YRNG_CQ                                            (1) /* 0B30, 0x1A010B30 */
#define AA_R1_AA_AE_PIX_HST3_XRNG_CQ                                            (1) /* 0B34, 0x1A010B34 */
#define AA_R1_AA_AE_PIX_HST4_YRNG_CQ                                            (1) /* 0B38, 0x1A010B38 */
#define AA_R1_AA_AE_PIX_HST4_XRNG_CQ                                            (1) /* 0B3C, 0x1A010B3C */
#define AA_R1_AA_AE_PIX_HST5_YRNG_CQ                                            (1) /* 0B40, 0x1A010B40 */
#define AA_R1_AA_AE_PIX_HST5_XRNG_CQ                                            (1) /* 0B44, 0x1A010B44 */
#define AA_R1_AA_AE_PIX_SE_HST_SET_CQ                                           (1) /* 0B48, 0x1A010B48 */
#define AA_R1_AA_AE_PIX_SE_HST_SET_1_CQ                                         (1) /* 0B4C, 0x1A010B4C */
#define AA_R1_AA_AE_PIX_SE_HST0_YRNG_CQ                                         (1) /* 0B50, 0x1A010B50 */
#define AA_R1_AA_AE_PIX_SE_HST0_XRNG_CQ                                         (1) /* 0B54, 0x1A010B54 */
#define AA_R1_AA_AE_PIX_SE_HST1_YRNG_CQ                                         (1) /* 0B58, 0x1A010B58 */
#define AA_R1_AA_AE_PIX_SE_HST1_XRNG_CQ                                         (1) /* 0B5C, 0x1A010B5C */
#define AA_R1_AA_AE_PIX_SE_HST2_YRNG_CQ                                         (1) /* 0B60, 0x1A010B60 */
#define AA_R1_AA_AE_PIX_SE_HST2_XRNG_CQ                                         (1) /* 0B64, 0x1A010B64 */
#define AA_R1_AA_AE_PIX_SE_HST3_YRNG_CQ                                         (1) /* 0B68, 0x1A010B68 */
#define AA_R1_AA_AE_PIX_SE_HST3_XRNG_CQ                                         (1) /* 0B6C, 0x1A010B6C */
#define AA_R1_AA_AE_PIX_SE_HST4_YRNG_CQ                                         (1) /* 0B70, 0x1A010B70 */
#define AA_R1_AA_AE_PIX_SE_HST4_XRNG_CQ                                         (1) /* 0B74, 0x1A010B74 */
#define AA_R1_AA_AE_PIX_SE_HST5_YRNG_CQ                                         (1) /* 0B78, 0x1A010B78 */
#define AA_R1_AA_AE_PIX_SE_HST5_XRNG_CQ                                         (1) /* 0B7C, 0x1A010B7C */
#define AA_R1_AA_AE_STAT_EN_CQ                                                  (1) /* 0B80, 0x1A010B80 */
#define AA_R1_AA_AE_YCOEF_CQ                                                    (1) /* 0B84, 0x1A010B84 */
#define AA_R1_AA_AE_CCU_HST_END_Y_CQ                                            (1) /* 0B88, 0x1A010B88 */
#define AA_R1_AA_AE_SPARE_CQ                                                    (1) /* 0B8C, 0x1A010B8C */
#define AA_R1_AA_AE_MODE_CQ                                                     (1) /* 0B90, 0x1A010B90 */
#define AA_R1_AA_AE_BIT_CTL_CQ                                                  (1) /* 0B94, 0x1A010B94 */
#define AA_R1_AA_AE_HDR_CFG_CQ                                                  (1) /* 0B98, 0x1A010B98 */
#define CAMCTL_R1_CAMCTL_CCU_INT_EN_CQ                                          (1) /* 0BC0, 0x1A010BC0 */
#define CAMCTL_R1_CAMCTL_CCU_INT_STATUS_CQ                                      (1) /* 0BC4, 0x1A010BC4 */
#define CAMCTL_R1_CAMCTL_CCU_INT_STATUSX_CQ                                     (1) /* 0BC8, 0x1A010BC8 */
#define CAMCTL_R1_CAMCTL_CCU_INT2_EN_CQ                                         (1) /* 0BCC, 0x1A010BCC */
#define CAMCTL_R1_CAMCTL_CCU_INT2_STATUS_CQ                                     (1) /* 0BD0, 0x1A010BD0 */
#define CAMCTL_R1_CAMCTL_CCU_INT2_STATUSX_CQ                                    (1) /* 0BD4, 0x1A010BD4 */
#define CAMCTL_R1_CAMCTL_CCU_INT3_EN_CQ                                         (1) /* 0BD8, 0x1A010BD8 */
#define CAMCTL_R1_CAMCTL_CCU_INT3_STATUS_CQ                                     (1) /* 0BDC, 0x1A010BDC */
#define CAMCTL_R1_CAMCTL_CCU_INT3_STATUSX_CQ                                    (1) /* 0BE0, 0x1A010BE0 */
#define CAMCTL_R1_CAMCTL_CCU_INT4_EN_CQ                                         (1) /* 0BE4, 0x1A010BE4 */
#define CAMCTL_R1_CAMCTL_CCU_INT4_STATUS_CQ                                     (1) /* 0BE8, 0x1A010BE8 */
#define CAMCTL_R1_CAMCTL_CCU_INT4_STATUSX_CQ                                    (1) /* 0BEC, 0x1A010BEC */
#define CAMCTL_R1_CAMCTL_CCU_INT5_EN_CQ                                         (1) /* 0BF0, 0x1A010BF0 */
#define CAMCTL_R1_CAMCTL_CCU_INT5_STATUS_CQ                                     (1) /* 0BF4, 0x1A010BF4 */
#define CAMCTL_R1_CAMCTL_CCU_INT5_STATUSX_CQ                                    (1) /* 0BF8, 0x1A010BF8 */
#define CAMCTL_R1_CAMCTL_CCU2_INT_EN_CQ                                         (1) /* 0C00, 0x1A010C00 */
#define CAMCTL_R1_CAMCTL_CCU2_INT_STATUS_CQ                                     (1) /* 0C04, 0x1A010C04 */
#define CAMCTL_R1_CAMCTL_CCU2_INT_STATUSX_CQ                                    (1) /* 0C08, 0x1A010C08 */
#define CAMCTL_R1_CAMCTL_CCU2_INT2_EN_CQ                                        (1) /* 0C0C, 0x1A010C0C */
#define CAMCTL_R1_CAMCTL_CCU2_INT2_STATUS_CQ                                    (1) /* 0C10, 0x1A010C10 */
#define CAMCTL_R1_CAMCTL_CCU2_INT2_STATUSX_CQ                                   (1) /* 0C14, 0x1A010C14 */
#define CAMCTL_R1_CAMCTL_CCU2_INT3_EN_CQ                                        (1) /* 0C18, 0x1A010C18 */
#define CAMCTL_R1_CAMCTL_CCU2_INT3_STATUS_CQ                                    (1) /* 0C1C, 0x1A010C1C */
#define CAMCTL_R1_CAMCTL_CCU2_INT3_STATUSX_CQ                                   (1) /* 0C20, 0x1A010C20 */
#define CAMCTL_R1_CAMCTL_CCU2_INT4_EN_CQ                                        (1) /* 0C24, 0x1A010C24 */
#define CAMCTL_R1_CAMCTL_CCU2_INT4_STATUS_CQ                                    (1) /* 0C28, 0x1A010C28 */
#define CAMCTL_R1_CAMCTL_CCU2_INT4_STATUSX_CQ                                   (1) /* 0C2C, 0x1A010C2C */
#define CAMCTL_R1_CAMCTL_CCU2_INT5_EN_CQ                                        (1) /* 0C30, 0x1A010C30 */
#define CAMCTL_R1_CAMCTL_CCU2_INT5_STATUS_CQ                                    (1) /* 0C34, 0x1A010C34 */
#define CAMCTL_R1_CAMCTL_CCU2_INT5_STATUSX_CQ                                   (1) /* 0C38, 0x1A010C38 */
#define FLK_R1_FLK_CON_CQ                                                       (1) /* 0C40, 0x1A010C40 */
#define FLK_R1_FLK_OFST_CQ                                                      (1) /* 0C44, 0x1A010C44 */
#define FLK_R1_FLK_SIZE_CQ                                                      (1) /* 0C48, 0x1A010C48 */
#define FLK_R1_FLK_NUM_CQ                                                       (1) /* 0C4C, 0x1A010C4C */
#define FLK_R1_FLK_SGG_GAIN_CQ                                                  (1) /* 0C50, 0x1A010C50 */
#define FLK_R1_FLK_SGG_GMR1_CQ                                                  (1) /* 0C54, 0x1A010C54 */
#define FLK_R1_FLK_SGG_GMR2_CQ                                                  (1) /* 0C58, 0x1A010C58 */
#define FLK_R1_FLK_SGG_GMR3_CQ                                                  (1) /* 0C5C, 0x1A010C5C */
#define FLK_R1_FLK_SGG_GMR4_CQ                                                  (1) /* 0C60, 0x1A010C60 */
#define FLK_R1_FLK_SGG_GMR5_CQ                                                  (1) /* 0C64, 0x1A010C64 */
#define FLK_R1_FLK_SGG_GMR6_CQ                                                  (1) /* 0C68, 0x1A010C68 */
#define FLK_R1_FLK_SGG_GMR7_CQ                                                  (1) /* 0C6C, 0x1A010C6C */
#define FLK_R1_FLK_ZHDR_CQ                                                      (1) /* 0C70, 0x1A010C70 */
#define CRP_R3_CRP_X_POS_CQ                                                     (1) /* 0C80, 0x1A010C80 */
#define CRP_R3_CRP_Y_POS_CQ                                                     (1) /* 0C84, 0x1A010C84 */
#define PAK_R1_PAK_CONT_CQ                                                      (1) /* 0CC0, 0x1A010CC0 */
#define UNP_R2_UNP_OFST_CQ                                                      (1) /* 0D00, 0x1A010D00 */
#define DBN_R1_DBN_GAIN_CQ                                                      (1) /* 0D40, 0x1A010D40 */
#define DBN_R1_DBN_OFST_CQ                                                      (1) /* 0D44, 0x1A010D44 */
#define DBN_R1_DBN_SPARE_CQ                                                     (1) /* 0D48, 0x1A010D48 */
#define BIN_R1_BIN_CTL_CQ                                                       (1) /* 0D80, 0x1A010D80 */
#define BIN_R1_BIN_FTH_CQ                                                       (1) /* 0D84, 0x1A010D84 */
#define BIN_R1_BIN_HDR_CQ                                                       (1) /* 0D88, 0x1A010D88 */
#define BIN_R1_BIN_OB1_CQ                                                       (1) /* 0D8C, 0x1A010D8C */
#define BIN_R1_BIN_OB2_CQ                                                       (1) /* 0D90, 0x1A010D90 */
#define BIN_R1_BIN_SPARE_CQ                                                     (1) /* 0D94, 0x1A010D94 */
#define FBND_R1_FBND_CFG_CQ                                                     (1) /* 0DC0, 0x1A010DC0 */
#define BPC_R2_BPC_BPC_CON_CQ                                                   (0) /* 0E80, 0x1A010E80 */
#define BPC_R2_BPC_BPC_BLD_CQ                                                   (0) /* 0E84, 0x1A010E84 */
#define BPC_R2_BPC_BPC_TH1_CQ                                                   (0) /* 0E88, 0x1A010E88 */
#define BPC_R2_BPC_BPC_TH2_CQ                                                   (0) /* 0E8C, 0x1A010E8C */
#define BPC_R2_BPC_BPC_TH3_CQ                                                   (0) /* 0E90, 0x1A010E90 */
#define BPC_R2_BPC_BPC_TH4_CQ                                                   (0) /* 0E94, 0x1A010E94 */
#define BPC_R2_BPC_BPC_TH5_CQ                                                   (0) /* 0E98, 0x1A010E98 */
#define BPC_R2_BPC_BPC_TH6_CQ                                                   (0) /* 0E9C, 0x1A010E9C */
#define BPC_R2_BPC_BPC_DTC_CQ                                                   (0) /* 0EA0, 0x1A010EA0 */
#define BPC_R2_BPC_BPC_COR_CQ                                                   (0) /* 0EA4, 0x1A010EA4 */
#define BPC_R2_BPC_BPC_RANK_CQ                                                  (0) /* 0EA8, 0x1A010EA8 */
#define BPC_R2_BPC_BPC_TBLI1_CQ                                                 (0) /* 0EAC, 0x1A010EAC */
#define BPC_R2_BPC_BPC_TBLI2_CQ                                                 (0) /* 0EB0, 0x1A010EB0 */
#define BPC_R2_BPC_BPC_TH1_C_CQ                                                 (0) /* 0EB4, 0x1A010EB4 */
#define BPC_R2_BPC_BPC_TH2_C_CQ                                                 (0) /* 0EB8, 0x1A010EB8 */
#define BPC_R2_BPC_BPC_TH3_C_CQ                                                 (0) /* 0EBC, 0x1A010EBC */
#define BPC_R2_BPC_BPC_LL_CQ                                                    (0) /* 0EC0, 0x1A010EC0 */
#define BPC_R2_BPC_CT_CON1_CQ                                                   (0) /* 0ECC, 0x1A010ECC */
#define BPC_R2_BPC_CT_CON2_CQ                                                   (0) /* 0ED0, 0x1A010ED0 */
#define BPC_R2_BPC_CT_BLD1_CQ                                                   (0) /* 0ED4, 0x1A010ED4 */
#define BPC_R2_BPC_CT_BLD2_CQ                                                   (0) /* 0ED8, 0x1A010ED8 */
#define BPC_R2_BPC_PDC_CON_CQ                                                   (0) /* 0EDC, 0x1A010EDC */
#define BPC_R2_BPC_PDC_GAIN_L0_CQ                                               (0) /* 0EE0, 0x1A010EE0 */
#define BPC_R2_BPC_PDC_GAIN_L1_CQ                                               (0) /* 0EE4, 0x1A010EE4 */
#define BPC_R2_BPC_PDC_GAIN_L2_CQ                                               (0) /* 0EE8, 0x1A010EE8 */
#define BPC_R2_BPC_PDC_GAIN_L3_CQ                                               (0) /* 0EEC, 0x1A010EEC */
#define BPC_R2_BPC_PDC_GAIN_L4_CQ                                               (0) /* 0EF0, 0x1A010EF0 */
#define BPC_R2_BPC_PDC_GAIN_R0_CQ                                               (0) /* 0EF4, 0x1A010EF4 */
#define BPC_R2_BPC_PDC_GAIN_R1_CQ                                               (0) /* 0EF8, 0x1A010EF8 */
#define BPC_R2_BPC_PDC_GAIN_R2_CQ                                               (0) /* 0EFC, 0x1A010EFC */
#define BPC_R2_BPC_PDC_GAIN_R3_CQ                                               (0) /* 0F00, 0x1A010F00 */
#define BPC_R2_BPC_PDC_GAIN_R4_CQ                                               (0) /* 0F04, 0x1A010F04 */
#define BPC_R2_BPC_PDC_TH_GB_CQ                                                 (0) /* 0F08, 0x1A010F08 */
#define BPC_R2_BPC_PDC_TH_IA_CQ                                                 (0) /* 0F0C, 0x1A010F0C */
#define BPC_R2_BPC_PDC_TH_HD_CQ                                                 (0) /* 0F10, 0x1A010F10 */
#define BPC_R2_BPC_PDC_SL_CQ                                                    (0) /* 0F14, 0x1A010F14 */
#define BPC_R2_BPC_PDC_POS_CQ                                                   (0) /* 0F18, 0x1A010F18 */
#define BPC_R2_BPC_PDC_DIFF_TH_GR1_CQ                                           (0) /* 0F1C, 0x1A010F1C */
#define BPC_R2_BPC_PDC_DIFF_TH_GR2_CQ                                           (0) /* 0F20, 0x1A010F20 */
#define BPC_R2_BPC_PDC_DIFF_TH_GR3_CQ                                           (0) /* 0F24, 0x1A010F24 */
#define BPC_R2_BPC_PDC_DIFF_TH_GB1_CQ                                           (0) /* 0F28, 0x1A010F28 */
#define BPC_R2_BPC_PDC_DIFF_TH_GB2_CQ                                           (0) /* 0F2C, 0x1A010F2C */
#define BPC_R2_BPC_PDC_DIFF_TH_GB3_CQ                                           (0) /* 0F30, 0x1A010F30 */
#define BPC_R2_BPC_PDC_DIFF_TH_R1_CQ                                            (0) /* 0F34, 0x1A010F34 */
#define BPC_R2_BPC_PDC_DIFF_TH_R2_CQ                                            (0) /* 0F38, 0x1A010F38 */
#define BPC_R2_BPC_PDC_DIFF_TH_R3_CQ                                            (0) /* 0F3C, 0x1A010F3C */
#define BPC_R2_BPC_PDC_DIFF_TH_B1_CQ                                            (0) /* 0F40, 0x1A010F40 */
#define BPC_R2_BPC_PDC_DIFF_TH_B2_CQ                                            (0) /* 0F44, 0x1A010F44 */
#define BPC_R2_BPC_PDC_DIFF_TH_B3_CQ                                            (0) /* 0F48, 0x1A010F48 */
#define BPC_R2_BPC_PDC_GAIN1_CQ                                                 (0) /* 0F4C, 0x1A010F4C */
#define BPC_R2_BPC_PDC_GAIN2_CQ                                                 (0) /* 0F50, 0x1A010F50 */
#define BPC_R2_BPC_PD_MODE_CQ                                                   (0) /* 0F54, 0x1A010F54 */
#define BPC_R2_BPC_RCCC_CT_CON_CQ                                               (0) /* 0F58, 0x1A010F58 */
#define BPC_R2_BPC_ZHDR_CON_CQ                                                  (0) /* 0F5C, 0x1A010F5C */
#define BPC_R2_BPC_ZHDR_RMG_CQ                                                  (0) /* 0F60, 0x1A010F60 */
#define BPC_R2_BPC_PSEUDO_CQ                                                    (0) /* 0F64, 0x1A010F64 */
#define OBC_R2_OBC_CTL_CQ                                                       (0) /* 0F80, 0x1A010F80 */
#define OBC_R2_OBC_DBS_CQ                                                       (0) /* 0F84, 0x1A010F84 */
#define OBC_R2_OBC_GRAY_BLD_0_CQ                                                (0) /* 0F88, 0x1A010F88 */
#define OBC_R2_OBC_GRAY_BLD_1_CQ                                                (0) /* 0F8C, 0x1A010F8C */
#define OBC_R2_OBC_GRAY_BLD_2_CQ                                                (0) /* 0F90, 0x1A010F90 */
#define OBC_R2_OBC_BIAS_LUT_R0_CQ                                               (0) /* 0F94, 0x1A010F94 */
#define OBC_R2_OBC_BIAS_LUT_R1_CQ                                               (0) /* 0F98, 0x1A010F98 */
#define OBC_R2_OBC_BIAS_LUT_R2_CQ                                               (0) /* 0F9C, 0x1A010F9C */
#define OBC_R2_OBC_BIAS_LUT_R3_CQ                                               (0) /* 0FA0, 0x1A010FA0 */
#define OBC_R2_OBC_BIAS_LUT_G0_CQ                                               (0) /* 0FA4, 0x1A010FA4 */
#define OBC_R2_OBC_BIAS_LUT_G1_CQ                                               (0) /* 0FA8, 0x1A010FA8 */
#define OBC_R2_OBC_BIAS_LUT_G2_CQ                                               (0) /* 0FAC, 0x1A010FAC */
#define OBC_R2_OBC_BIAS_LUT_G3_CQ                                               (0) /* 0FB0, 0x1A010FB0 */
#define OBC_R2_OBC_BIAS_LUT_B0_CQ                                               (0) /* 0FB4, 0x1A010FB4 */
#define OBC_R2_OBC_BIAS_LUT_B1_CQ                                               (0) /* 0FB8, 0x1A010FB8 */
#define OBC_R2_OBC_BIAS_LUT_B2_CQ                                               (0) /* 0FBC, 0x1A010FBC */
#define OBC_R2_OBC_BIAS_LUT_B3_CQ                                               (0) /* 0FC0, 0x1A010FC0 */
#define OBC_R2_OBC_WBG_RB_CQ                                                    (0) /* 0FC4, 0x1A010FC4 */
#define OBC_R2_OBC_WBG_G_CQ                                                     (0) /* 0FC8, 0x1A010FC8 */
#define OBC_R2_OBC_WBIG_RB_CQ                                                   (0) /* 0FCC, 0x1A010FCC */
#define OBC_R2_OBC_WBIG_G_CQ                                                    (0) /* 0FD0, 0x1A010FD0 */
#define OBC_R2_OBC_OBG_RB_CQ                                                    (0) /* 0FD4, 0x1A010FD4 */
#define OBC_R2_OBC_OBG_G_CQ                                                     (0) /* 0FD8, 0x1A010FD8 */
#define OBC_R2_OBC_OFFSET_R_CQ                                                  (0) /* 0FDC, 0x1A010FDC */
#define OBC_R2_OBC_OFFSET_GR_CQ                                                 (0) /* 0FE0, 0x1A010FE0 */
#define OBC_R2_OBC_OFFSET_GB_CQ                                                 (0) /* 0FE4, 0x1A010FE4 */
#define OBC_R2_OBC_OFFSET_B_CQ                                                  (0) /* 0FE8, 0x1A010FE8 */
#define OBC_R2_OBC_HDR_CQ                                                       (0) /* 0FEC, 0x1A010FEC */
#define ZFUS_R1_ZFUS_OSC_CQ                                                     (1) /* 1000, 0x1A011000 */
#define ZFUS_R1_ZFUS_MC_CQ                                                      (1) /* 1004, 0x1A011004 */
#define ZFUS_R1_ZFUS_MA_CQ                                                      (1) /* 1008, 0x1A011008 */
#define ZFUS_R1_ZFUS_TUNE_CQ                                                    (1) /* 100C, 0x1A01100C */
#define ZFUS_R1_ZFUS_HDRCFG_CQ                                                  (1) /* 1010, 0x1A011010 */
#define HLR_R1_HLR_EST_Y0_CQ                                                    (1) /* 1080, 0x1A011080 */
#define HLR_R1_HLR_EST_Y1_CQ                                                    (1) /* 1084, 0x1A011084 */
#define HLR_R1_HLR_EST_Y2_CQ                                                    (1) /* 1088, 0x1A011088 */
#define HLR_R1_HLR_EST_Y3_CQ                                                    (1) /* 108C, 0x1A01108C */
#define HLR_R1_HLR_EST_X0_CQ                                                    (1) /* 1090, 0x1A011090 */
#define HLR_R1_HLR_EST_X1_CQ                                                    (1) /* 1094, 0x1A011094 */
#define HLR_R1_HLR_EST_X2_CQ                                                    (1) /* 1098, 0x1A011098 */
#define HLR_R1_HLR_EST_X3_CQ                                                    (1) /* 109C, 0x1A01109C */
#define HLR_R1_HLR_EST_S0_CQ                                                    (1) /* 10A0, 0x1A0110A0 */
#define HLR_R1_HLR_EST_S1_CQ                                                    (1) /* 10A4, 0x1A0110A4 */
#define HLR_R1_HLR_EST_S2_CQ                                                    (1) /* 10A8, 0x1A0110A8 */
#define HLR_R1_HLR_LMG_CQ                                                       (1) /* 10AC, 0x1A0110AC */
#define HLR_R1_HLR_PRT_CQ                                                       (1) /* 10B0, 0x1A0110B0 */
#define HLR_R1_HLR_CLP_CQ                                                       (1) /* 10B4, 0x1A0110B4 */
#define HLR_R1_HLR_EFCT_CQ                                                      (1) /* 10B8, 0x1A0110B8 */
#define HLR_R1_HLR_CTL_CQ                                                       (1) /* 10BC, 0x1A0110BC */
#define HLR_R1_HLR_CTL2_CQ                                                      (1) /* 10C0, 0x1A0110C0 */
#define RRZ_R1_RRZ_CTL_CQ                                                       (1) /* 1100, 0x1A011100 */
#define RRZ_R1_RRZ_IN_IMG_CQ                                                    (1) /* 1104, 0x1A011104 */
#define RRZ_R1_RRZ_OUT_IMG_CQ                                                   (1) /* 1108, 0x1A011108 */
#define RRZ_R1_RRZ_HORI_STEP_CQ                                                 (1) /* 110C, 0x1A01110C */
#define RRZ_R1_RRZ_VERT_STEP_CQ                                                 (1) /* 1110, 0x1A011110 */
#define RRZ_R1_RRZ_HORI_INT_OFST_CQ                                             (1) /* 1114, 0x1A011114 */
#define RRZ_R1_RRZ_HORI_SUB_OFST_CQ                                             (1) /* 1118, 0x1A011118 */
#define RRZ_R1_RRZ_VERT_INT_OFST_CQ                                             (1) /* 111C, 0x1A01111C */
#define RRZ_R1_RRZ_VERT_SUB_OFST_CQ                                             (1) /* 1120, 0x1A011120 */
#define RRZ_R1_RRZ_MODE_TH_CQ                                                   (1) /* 1124, 0x1A011124 */
#define RRZ_R1_RRZ_MODE_CTL_CQ                                                  (1) /* 1128, 0x1A011128 */
#define RRZ_R1_RRZ_RLB_AOFST_CQ                                                 (1) /* 112C, 0x1A01112C */
#define RRZ_R1_RRZ_LBLD_CFG_CQ                                                  (1) /* 1130, 0x1A011130 */
#define RRZ_R1_RRZ_NNIR_TBL_SEL_CQ                                              (1) /* 1134, 0x1A011134 */
#define UFG_R1_UFG_CON_CQ                                                       (0) /* 1180, 0x1A011180 */
#define QBIN_R5_QBIN_CTL_CQ                                                     (1) /* 11C0, 0x1A0111C0 */
#define GSE_R1_GSE_GSE_00_CQ                                                    (0) /* 1200, 0x1A011200 */
#define GSE_R1_GSE_GSE_01_CQ                                                    (0) /* 1204, 0x1A011204 */
#define GSE_R1_GSE_GSE_02_CQ                                                    (0) /* 1208, 0x1A011208 */
#define MRG_R8_MRG_CTL_CQ                                                       (1) /* 1240, 0x1A011240 */
#define MRG_R8_MRG_CROP_CQ                                                      (1) /* 1244, 0x1A011244 */
#define MRG_R8_MRG_VSIZE_CQ                                                     (1) /* 1248, 0x1A011248 */
#define HDS_R1_HDS_HDS_MODE_CQ                                                  (0) /* 1280, 0x1A011280 */
#define RSS_R1_RSS_CONTROL_CQ                                                   (1) /* 12C0, 0x1A0112C0 */
#define RSS_R1_RSS_IN_IMG_CQ                                                    (1) /* 12C4, 0x1A0112C4 */
#define RSS_R1_RSS_OUT_IMG_CQ                                                   (1) /* 12C8, 0x1A0112C8 */
#define RSS_R1_RSS_HORI_STEP_CQ                                                 (1) /* 12CC, 0x1A0112CC */
#define RSS_R1_RSS_VERT_STEP_CQ                                                 (1) /* 12D0, 0x1A0112D0 */
#define RSS_R1_RSS_LUMA_HORI_INT_OFST_CQ                                        (1) /* 12D4, 0x1A0112D4 */
#define RSS_R1_RSS_LUMA_HORI_SUB_OFST_CQ                                        (1) /* 12D8, 0x1A0112D8 */
#define RSS_R1_RSS_LUMA_VERT_INT_OFST_CQ                                        (1) /* 12DC, 0x1A0112DC */
#define RSS_R1_RSS_LUMA_VERT_SUB_OFST_CQ                                        (1) /* 12E0, 0x1A0112E0 */
#define LMV_R1_LMV_LMV_PREP_ME_CTRL1_CQ                                         (1) /* 1300, 0x1A011300 */
#define LMV_R1_LMV_LMV_PREP_ME_CTRL2_CQ                                         (1) /* 1304, 0x1A011304 */
#define LMV_R1_LMV_LMV_LMV_TH_CQ                                                (1) /* 1308, 0x1A011308 */
#define LMV_R1_LMV_LMV_FL_OFFSET_CQ                                             (1) /* 130C, 0x1A01130C */
#define LMV_R1_LMV_LMV_MB_OFFSET_CQ                                             (1) /* 1310, 0x1A011310 */
#define LMV_R1_LMV_LMV_MB_INTERVAL_CQ                                           (1) /* 1314, 0x1A011314 */
#define LMV_R1_LMV_LMV_GMV_CQ                                                   (1) /* 1318, 0x1A011318 */
#define LMV_R1_LMV_LMV_ERR_CTRL_CQ                                              (1) /* 131C, 0x1A01131C */
#define LMV_R1_LMV_LMV_IMAGE_CTRL_CQ                                            (1) /* 1320, 0x1A011320 */
#define CRP_R1_CRP_X_POS_CQ                                                     (1) /* 1340, 0x1A011340 */
#define CRP_R1_CRP_Y_POS_CQ                                                     (1) /* 1344, 0x1A011344 */
#define AF_R1_AF_CON_CQ                                                         (1) /* 1380, 0x1A011380 */
#define AF_R1_AF_CON2_CQ                                                        (1) /* 1384, 0x1A011384 */
#define AF_R1_AF_SIZE_CQ                                                        (1) /* 1390, 0x1A011390 */
#define AF_R1_AF_VLD_CQ                                                         (1) /* 1394, 0x1A011394 */
#define AF_R1_AF_BLK_PROT_CQ                                                    (1) /* 1398, 0x1A011398 */
#define AF_R1_AF_BLK_0_CQ                                                       (1) /* 139C, 0x1A01139C */
#define AF_R1_AF_BLK_1_CQ                                                       (1) /* 13A0, 0x1A0113A0 */
#define AF_R1_AF_HFLT0_1_CQ                                                     (1) /* 13B0, 0x1A0113B0 */
#define AF_R1_AF_HFLT0_2_CQ                                                     (1) /* 13B4, 0x1A0113B4 */
#define AF_R1_AF_HFLT0_3_CQ                                                     (1) /* 13B8, 0x1A0113B8 */
#define AF_R1_AF_HFLT1_1_CQ                                                     (1) /* 13C0, 0x1A0113C0 */
#define AF_R1_AF_HFLT1_2_CQ                                                     (1) /* 13C4, 0x1A0113C4 */
#define AF_R1_AF_HFLT1_3_CQ                                                     (1) /* 13C8, 0x1A0113C8 */
#define AF_R1_AF_HFLT2_1_CQ                                                     (1) /* 13D0, 0x1A0113D0 */
#define AF_R1_AF_HFLT2_2_CQ                                                     (1) /* 13D4, 0x1A0113D4 */
#define AF_R1_AF_HFLT2_3_CQ                                                     (1) /* 13D8, 0x1A0113D8 */
#define AF_R1_AF_VFLT_1_CQ                                                      (1) /* 13E0, 0x1A0113E0 */
#define AF_R1_AF_VFLT_2_CQ                                                      (1) /* 13E4, 0x1A0113E4 */
#define AF_R1_AF_VFLT_3_CQ                                                      (1) /* 13E8, 0x1A0113E8 */
#define AF_R1_AF_PL_HFLT_1_CQ                                                   (1) /* 1400, 0x1A011400 */
#define AF_R1_AF_PL_HFLT_2_CQ                                                   (1) /* 1404, 0x1A011404 */
#define AF_R1_AF_PL_HFLT_3_CQ                                                   (1) /* 1408, 0x1A011408 */
#define AF_R1_AF_PL_VFLT_1_CQ                                                   (1) /* 1410, 0x1A011410 */
#define AF_R1_AF_PL_VFLT_2_CQ                                                   (1) /* 1414, 0x1A011414 */
#define AF_R1_AF_PL_VFLT_3_CQ                                                   (1) /* 1418, 0x1A011418 */
#define AF_R1_AF_TH_0_CQ                                                        (1) /* 1430, 0x1A011430 */
#define AF_R1_AF_TH_1_CQ                                                        (1) /* 1434, 0x1A011434 */
#define AF_R1_AF_TH_2_CQ                                                        (1) /* 1438, 0x1A011438 */
#define AF_R1_AF_TH_3_CQ                                                        (1) /* 143C, 0x1A01143C */
#define AF_R1_AF_TH_4_CQ                                                        (1) /* 1440, 0x1A011440 */
#define AF_R1_AF_LUT_H0_0_CQ                                                    (1) /* 1450, 0x1A011450 */
#define AF_R1_AF_LUT_H0_1_CQ                                                    (1) /* 1454, 0x1A011454 */
#define AF_R1_AF_LUT_H0_2_CQ                                                    (1) /* 1458, 0x1A011458 */
#define AF_R1_AF_LUT_H0_3_CQ                                                    (1) /* 145C, 0x1A01145C */
#define AF_R1_AF_LUT_H0_4_CQ                                                    (1) /* 1460, 0x1A011460 */
#define AF_R1_AF_LUT_H1_0_CQ                                                    (1) /* 1470, 0x1A011470 */
#define AF_R1_AF_LUT_H1_1_CQ                                                    (1) /* 1474, 0x1A011474 */
#define AF_R1_AF_LUT_H1_2_CQ                                                    (1) /* 1478, 0x1A011478 */
#define AF_R1_AF_LUT_H1_3_CQ                                                    (1) /* 147C, 0x1A01147C */
#define AF_R1_AF_LUT_H1_4_CQ                                                    (1) /* 1480, 0x1A011480 */
#define AF_R1_AF_LUT_H2_0_CQ                                                    (1) /* 1490, 0x1A011490 */
#define AF_R1_AF_LUT_H2_1_CQ                                                    (1) /* 1494, 0x1A011494 */
#define AF_R1_AF_LUT_H2_2_CQ                                                    (1) /* 1498, 0x1A011498 */
#define AF_R1_AF_LUT_H2_3_CQ                                                    (1) /* 149C, 0x1A01149C */
#define AF_R1_AF_LUT_H2_4_CQ                                                    (1) /* 14A0, 0x1A0114A0 */
#define AF_R1_AF_LUT_V_0_CQ                                                     (1) /* 14B0, 0x1A0114B0 */
#define AF_R1_AF_LUT_V_1_CQ                                                     (1) /* 14B4, 0x1A0114B4 */
#define AF_R1_AF_LUT_V_2_CQ                                                     (1) /* 14B8, 0x1A0114B8 */
#define AF_R1_AF_LUT_V_3_CQ                                                     (1) /* 14BC, 0x1A0114BC */
#define AF_R1_AF_LUT_V_4_CQ                                                     (1) /* 14C0, 0x1A0114C0 */
#define AF_R1_AF_SGG1_0_CQ                                                      (1) /* 14D0, 0x1A0114D0 */
#define AF_R1_AF_SGG1_1_CQ                                                      (1) /* 14D4, 0x1A0114D4 */
#define AF_R1_AF_SGG1_2_CQ                                                      (1) /* 14D8, 0x1A0114D8 */
#define AF_R1_AF_SGG1_3_CQ                                                      (1) /* 14DC, 0x1A0114DC */
#define AF_R1_AF_SGG1_4_CQ                                                      (1) /* 14E0, 0x1A0114E0 */
#define AF_R1_AF_SGG1_5_CQ                                                      (1) /* 14E4, 0x1A0114E4 */
#define AF_R1_AF_SGG5_0_CQ                                                      (1) /* 14F0, 0x1A0114F0 */
#define AF_R1_AF_SGG5_1_CQ                                                      (1) /* 14F4, 0x1A0114F4 */
#define AF_R1_AF_SGG5_2_CQ                                                      (1) /* 14F8, 0x1A0114F8 */
#define AF_R1_AF_SGG5_3_CQ                                                      (1) /* 14FC, 0x1A0114FC */
#define AF_R1_AF_SGG5_4_CQ                                                      (1) /* 1500, 0x1A011500 */
#define AF_R1_AF_SGG5_5_CQ                                                      (1) /* 1504, 0x1A011504 */
#define AF_R1_AF_PL_STAT_0_CQ                                                   (1) /* 1510, 0x1A011510 */
#define AF_R1_AF_PL_STAT_1_CQ                                                   (1) /* 1514, 0x1A011514 */
#define QBIN_R1_QBIN_CTL_CQ                                                     (1) /* 1580, 0x1A011580 */
#define MRG_R2_MRG_CTL_CQ                                                       (1) /* 15C0, 0x1A0115C0 */
#define MRG_R2_MRG_CROP_CQ                                                      (1) /* 15C4, 0x1A0115C4 */
#define MRG_R2_MRG_VSIZE_CQ                                                     (1) /* 15C8, 0x1A0115C8 */
#define QBIN_R2_QBIN_CTL_CQ                                                     (1) /* 1600, 0x1A011600 */
#define TSFS_R1_TSFS_ORG_CQ                                                     (1) /* 1644, 0x1A011644 */
#define TSFS_R1_TSFS_SIZE_CQ                                                    (1) /* 1648, 0x1A011648 */
#define TSFS_R1_TSFS_PIT_CQ                                                     (1) /* 164C, 0x1A01164C */
#define TSFS_R1_TSFS_NUM_CQ                                                     (1) /* 1650, 0x1A011650 */
#define TSFS_R1_TSFS_PC0_CQ                                                     (1) /* 1654, 0x1A011654 */
#define TSFS_R1_TSFS_PC1_CQ                                                     (1) /* 1658, 0x1A011658 */
#define TSFS_R1_TSFS_PC2_CQ                                                     (1) /* 165C, 0x1A01165C */
#define PDE_R1_PDE_TBLI1_CQ                                                     (0) /* 1700, 0x1A011700 */
#define PDE_R1_PDE_CTL_CQ                                                       (0) /* 1704, 0x1A011704 */
#define CRP_R8_CRP_X_POS_CQ                                                     (1) /* 1740, 0x1A011740 */
#define CRP_R8_CRP_Y_POS_CQ                                                     (1) /* 1744, 0x1A011744 */
#define PBN_R1_PBN_PBN_TYPE_CQ                                                  (1) /* 1780, 0x1A011780 */
#define PBN_R1_PBN_PBN_LST_CQ                                                   (1) /* 1784, 0x1A011784 */
#define PBN_R1_PBN_PBN_VSIZE_CQ                                                 (1) /* 1788, 0x1A011788 */
#define SLK_R1_SLK_CEN_CQ                                                       (1) /* 17C0, 0x1A0117C0 */
#define SLK_R1_SLK_RR_CON0_CQ                                                   (1) /* 17C4, 0x1A0117C4 */
#define SLK_R1_SLK_RR_CON1_CQ                                                   (1) /* 17C8, 0x1A0117C8 */
#define SLK_R1_SLK_GAIN_CQ                                                      (1) /* 17CC, 0x1A0117CC */
#define SLK_R1_SLK_RZ_CQ                                                        (1) /* 17D0, 0x1A0117D0 */
#define SLK_R1_SLK_XOFF_CQ                                                      (1) /* 17D4, 0x1A0117D4 */
#define SLK_R1_SLK_YOFF_CQ                                                      (1) /* 17D8, 0x1A0117D8 */
#define SLK_R1_SLK_SLP_CON0_CQ                                                  (1) /* 17DC, 0x1A0117DC */
#define SLK_R1_SLK_SLP_CON1_CQ                                                  (1) /* 17E0, 0x1A0117E0 */
#define SLK_R1_SLK_SLP_CON2_CQ                                                  (1) /* 17E4, 0x1A0117E4 */
#define SLK_R1_SLK_SLP_CON3_CQ                                                  (1) /* 17E8, 0x1A0117E8 */
#define SLK_R1_SLK_SIZE_CQ                                                      (1) /* 17EC, 0x1A0117EC */
#define DM_R1_DM_INTP_CRS_CQ                                                    (0) /* 1800, 0x1A011800 */
#define DM_R1_DM_INTP_NAT_CQ                                                    (0) /* 1804, 0x1A011804 */
#define DM_R1_DM_INTP_AUG_CQ                                                    (0) /* 1808, 0x1A011808 */
#define DM_R1_DM_LUMA_LUT1_CQ                                                   (0) /* 180C, 0x1A01180C */
#define DM_R1_DM_LUMA_LUT2_CQ                                                   (0) /* 1810, 0x1A011810 */
#define DM_R1_DM_SL_CTL_CQ                                                      (0) /* 1814, 0x1A011814 */
#define DM_R1_DM_HFTD_CTL_CQ                                                    (0) /* 1818, 0x1A011818 */
#define DM_R1_DM_NR_STR_CQ                                                      (0) /* 181C, 0x1A01181C */
#define DM_R1_DM_NR_ACT_CQ                                                      (0) /* 1820, 0x1A011820 */
#define DM_R1_DM_HF_STR_CQ                                                      (0) /* 1824, 0x1A011824 */
#define DM_R1_DM_HF_ACT1_CQ                                                     (0) /* 1828, 0x1A011828 */
#define DM_R1_DM_HF_ACT2_CQ                                                     (0) /* 182C, 0x1A01182C */
#define DM_R1_DM_CLIP_CQ                                                        (0) /* 1830, 0x1A011830 */
#define DM_R1_DM_DSB_CQ                                                         (0) /* 1834, 0x1A011834 */
#define DM_R1_DM_TILE_EDGE_CQ                                                   (0) /* 1838, 0x1A011838 */
#define DM_R1_DM_P1_ACT_CQ                                                      (0) /* 183C, 0x1A01183C */
#define DM_R1_DM_LR_RAT_CQ                                                      (0) /* 1840, 0x1A011840 */
#define DM_R1_DM_HFTD_CTL2_CQ                                                   (0) /* 1844, 0x1A011844 */
#define DM_R1_DM_EST_CTL_CQ                                                     (0) /* 1848, 0x1A011848 */
#define DM_R1_DM_SPARE_2_CQ                                                     (0) /* 184C, 0x1A01184C */
#define DM_R1_DM_SPARE_3_CQ                                                     (0) /* 1850, 0x1A011850 */
#define DM_R1_DM_INT_CTL_CQ                                                     (0) /* 1854, 0x1A011854 */
#define DM_R1_DM_EE_CQ                                                          (0) /* 1858, 0x1A011858 */
#define DM_R1_DM_LMT_CQ                                                         (0) /* 1860, 0x1A011860 */
#define DM_R1_DM_RCCC_CQ                                                        (0) /* 1864, 0x1A011864 */
#define CCM_R1_CCM_CNV_1_CQ                                                     (0) /* 1880, 0x1A011880 */
#define CCM_R1_CCM_CNV_2_CQ                                                     (0) /* 1884, 0x1A011884 */
#define CCM_R1_CCM_CNV_3_CQ                                                     (0) /* 1888, 0x1A011888 */
#define CCM_R1_CCM_CNV_4_CQ                                                     (0) /* 188C, 0x1A01188C */
#define CCM_R1_CCM_CNV_5_CQ                                                     (0) /* 1890, 0x1A011890 */
#define CCM_R1_CCM_CNV_6_CQ                                                     (0) /* 1894, 0x1A011894 */
#define CCM_R1_CCM_CTRL_CQ                                                      (0) /* 1898, 0x1A011898 */
#define CCM_R1_CCM_CFC_CTRL1_CQ                                                 (0) /* 189C, 0x1A01189C */
#define CCM_R1_CCM_CFC_CTRL2_CQ                                                 (0) /* 18A0, 0x1A0118A0 */
#define GGM_R1_GGM_LUT_CQ                                                       (0) /* 18C0..1BBF, 0x1A0118C0..1A011BBF */
#define GGM_R1_GGM_CTRL_CQ                                                      (0) /* 1BC0, 0x1A011BC0 */
#define GGM_R1_GGM_SRAM_PINGPONG_CQ                                             (1) /* 1BC4, 0x1A011BC4 */
#define G2C_R1_G2C_CONV_0A_CQ                                                   (0) /* 1C00, 0x1A011C00 */
#define G2C_R1_G2C_CONV_0B_CQ                                                   (0) /* 1C04, 0x1A011C04 */
#define G2C_R1_G2C_CONV_1A_CQ                                                   (0) /* 1C08, 0x1A011C08 */
#define G2C_R1_G2C_CONV_1B_CQ                                                   (0) /* 1C0C, 0x1A011C0C */
#define G2C_R1_G2C_CONV_2A_CQ                                                   (0) /* 1C10, 0x1A011C10 */
#define G2C_R1_G2C_CONV_2B_CQ                                                   (0) /* 1C14, 0x1A011C14 */
#define C42_R1_C42_CON_CQ                                                       (0) /* 1C40, 0x1A011C40 */
#define CRSP_R1_CRSP_CTRL_CQ                                                    (1) /* 1C80, 0x1A011C80 */
#define CRSP_R1_CRSP_OUT_IMG_CQ                                                 (1) /* 1C84, 0x1A011C84 */
#define CRSP_R1_CRSP_STEP_OFST_CQ                                               (1) /* 1C88, 0x1A011C88 */
#define CRSP_R1_CRSP_CROP_X_CQ                                                  (1) /* 1C8C, 0x1A011C8C */
#define CRSP_R1_CRSP_CROP_Y_CQ                                                  (1) /* 1C90, 0x1A011C90 */
#define PAK_R3_PAK_CONT_CQ                                                      (0) /* 1D00, 0x1A011D00 */
#define PAK_R4_PAK_CONT_CQ                                                      (0) /* 1D40, 0x1A011D40 */
#define MRG_R3_MRG_CTL_CQ                                                       (1) /* 2740, 0x1A012740 */
#define MRG_R3_MRG_CROP_CQ                                                      (1) /* 2744, 0x1A012744 */
#define MRG_R3_MRG_VSIZE_CQ                                                     (1) /* 2748, 0x1A012748 */
#define UFE_R1_UFE_CON_CQ                                                       (0) /* 2780, 0x1A012780 */
#define MRG_R4_MRG_CTL_CQ                                                       (1) /* 27C0, 0x1A0127C0 */
#define MRG_R4_MRG_CROP_CQ                                                      (1) /* 27C4, 0x1A0127C4 */
#define MRG_R4_MRG_VSIZE_CQ                                                     (1) /* 27C8, 0x1A0127C8 */
#define MRG_R6_MRG_CTL_CQ                                                       (1) /* 2800, 0x1A012800 */
#define MRG_R6_MRG_CROP_CQ                                                      (1) /* 2804, 0x1A012804 */
#define MRG_R6_MRG_VSIZE_CQ                                                     (1) /* 2808, 0x1A012808 */
#define QBIN_R3_QBIN_CTL_CQ                                                     (1) /* 2840, 0x1A012840 */
#define MRG_R10_MRG_CTL_CQ                                                      (1) /* 2880, 0x1A012880 */
#define MRG_R10_MRG_CROP_CQ                                                     (1) /* 2884, 0x1A012884 */
#define MRG_R10_MRG_VSIZE_CQ                                                    (1) /* 2888, 0x1A012888 */
#define CRZ_R1_CRZ_CONTROL_CQ                                                   (1) /* 28C0, 0x1A0128C0 */
#define CRZ_R1_CRZ_IN_IMG_CQ                                                    (1) /* 28C4, 0x1A0128C4 */
#define CRZ_R1_CRZ_OUT_IMG_CQ                                                   (1) /* 28C8, 0x1A0128C8 */
#define CRZ_R1_CRZ_HORI_STEP_CQ                                                 (1) /* 28CC, 0x1A0128CC */
#define CRZ_R1_CRZ_VERT_STEP_CQ                                                 (1) /* 28D0, 0x1A0128D0 */
#define CRZ_R1_CRZ_LUMA_HORI_INT_OFST_CQ                                        (1) /* 28D4, 0x1A0128D4 */
#define CRZ_R1_CRZ_LUMA_HORI_SUB_OFST_CQ                                        (1) /* 28D8, 0x1A0128D8 */
#define CRZ_R1_CRZ_LUMA_VERT_INT_OFST_CQ                                        (1) /* 28DC, 0x1A0128DC */
#define CRZ_R1_CRZ_LUMA_VERT_SUB_OFST_CQ                                        (1) /* 28E0, 0x1A0128E0 */
#define CRZ_R1_CRZ_CHRO_HORI_INT_OFST_CQ                                        (1) /* 28E4, 0x1A0128E4 */
#define CRZ_R1_CRZ_CHRO_HORI_SUB_OFST_CQ                                        (1) /* 28E8, 0x1A0128E8 */
#define CRZ_R1_CRZ_CHRO_VERT_INT_OFST_CQ                                        (1) /* 28EC, 0x1A0128EC */
#define CRZ_R1_CRZ_CHRO_VERT_SUB_OFST_CQ                                        (1) /* 28F0, 0x1A0128F0 */
#define CRZ_R1_CRZ_SPARE_1_CQ                                                   (1) /* 28F4, 0x1A0128F4 */
#define SLK_R2_SLK_CEN_CQ                                                       (1) /* 2980, 0x1A012980 */
#define SLK_R2_SLK_RR_CON0_CQ                                                   (1) /* 2984, 0x1A012984 */
#define SLK_R2_SLK_RR_CON1_CQ                                                   (1) /* 2988, 0x1A012988 */
#define SLK_R2_SLK_GAIN_CQ                                                      (1) /* 298C, 0x1A01298C */
#define SLK_R2_SLK_RZ_CQ                                                        (1) /* 2990, 0x1A012990 */
#define SLK_R2_SLK_XOFF_CQ                                                      (1) /* 2994, 0x1A012994 */
#define SLK_R2_SLK_YOFF_CQ                                                      (1) /* 2998, 0x1A012998 */
#define SLK_R2_SLK_SLP_CON0_CQ                                                  (1) /* 299C, 0x1A01299C */
#define SLK_R2_SLK_SLP_CON1_CQ                                                  (1) /* 29A0, 0x1A0129A0 */
#define SLK_R2_SLK_SLP_CON2_CQ                                                  (1) /* 29A4, 0x1A0129A4 */
#define SLK_R2_SLK_SLP_CON3_CQ                                                  (1) /* 29A8, 0x1A0129A8 */
#define SLK_R2_SLK_SIZE_CQ                                                      (1) /* 29AC, 0x1A0129AC */
#define MRG_R11_MRG_CTL_CQ                                                      (1) /* 2A80, 0x1A012A80 */
#define MRG_R11_MRG_CROP_CQ                                                     (1) /* 2A84, 0x1A012A84 */
#define MRG_R11_MRG_VSIZE_CQ                                                    (1) /* 2A88, 0x1A012A88 */
#define MRG_R12_MRG_CTL_CQ                                                      (1) /* 2AC0, 0x1A012AC0 */
#define MRG_R12_MRG_CROP_CQ                                                     (1) /* 2AC4, 0x1A012AC4 */
#define MRG_R12_MRG_VSIZE_CQ                                                    (1) /* 2AC8, 0x1A012AC8 */
#define UFD_R2_UFD_CON_CQ                                                       (1) /* 2B40, 0x1A012B40 */
#define UFD_R2_UFD_SIZE_CON_CQ                                                  (1) /* 2B44, 0x1A012B44 */
#define UFD_R2_UFD_AU_CON_CQ                                                    (1) /* 2B48, 0x1A012B48 */
#define UFD_R2_UFD_CROP_CON1_CQ                                                 (1) /* 2B4C, 0x1A012B4C */
#define UFD_R2_UFD_CROP_CON2_CQ                                                 (1) /* 2B50, 0x1A012B50 */
#define UFD_R2_UFD_AU2_CON_CQ                                                   (1) /* 2B54, 0x1A012B54 */
#define UFD_R2_UFD_ADDRESS_CON1_CQ                                              (1) /* 2B58, 0x1A012B58 */
#define UFD_R2_UFD_BS2_AU_CON_CQ                                                (1) /* 2B5C, 0x1A012B5C */
#define UFD_R2_UFD_AU3_CON_CQ                                                   (1) /* 2B60, 0x1A012B60 */
#define UFD_R2_UFD_ADDRESS_CON2_CQ                                              (1) /* 2B64, 0x1A012B64 */
#define UFD_R2_UFD_BS3_AU_CON_CQ                                                (1) /* 2B68, 0x1A012B68 */
#define UFD_R2_UFD_AU4_CON_CQ                                                   (1) /* 2B6C, 0x1A012B6C */
#define UFD_R2_UFD_ADDRESS_CON3_CQ                                              (1) /* 2B70, 0x1A012B70 */
#define UFD_R2_UFD_BS4_AU_CON_CQ                                                (1) /* 2B74, 0x1A012B74 */
#define CRP_R4_CRP_X_POS_CQ                                                     (1) /* 2B80, 0x1A012B80 */
#define CRP_R4_CRP_Y_POS_CQ                                                     (1) /* 2B84, 0x1A012B84 */
#define MRG_R13_MRG_CTL_CQ                                                      (1) /* 2BC0, 0x1A012BC0 */
#define MRG_R13_MRG_CROP_CQ                                                     (1) /* 2BC4, 0x1A012BC4 */
#define MRG_R13_MRG_VSIZE_CQ                                                    (1) /* 2BC8, 0x1A012BC8 */
#define MRG_R14_MRG_CTL_CQ                                                      (1) /* 2C00, 0x1A012C00 */
#define MRG_R14_MRG_CROP_CQ                                                     (1) /* 2C04, 0x1A012C04 */
#define MRG_R14_MRG_VSIZE_CQ                                                    (1) /* 2C08, 0x1A012C08 */
#define BS_R1_BS_SPARE0_CQ                                                      (1) /* 2C40, 0x1A012C40 */
#define BS_R2_BS_SPARE0_CQ                                                      (1) /* 2C80, 0x1A012C80 */
#define BS_R3_BS_SPARE0_CQ                                                      (1) /* 2CC0, 0x1A012CC0 */
#define PAK_R5_PAK_CONT_CQ                                                      (0) /* 2D00, 0x1A012D00 */
#define G2C_R2_G2C_CONV_0A_CQ                                                   (0) /* 2D40, 0x1A012D40 */
#define G2C_R2_G2C_CONV_0B_CQ                                                   (0) /* 2D44, 0x1A012D44 */
#define G2C_R2_G2C_CONV_1A_CQ                                                   (0) /* 2D48, 0x1A012D48 */
#define G2C_R2_G2C_CONV_1B_CQ                                                   (0) /* 2D4C, 0x1A012D4C */
#define G2C_R2_G2C_CONV_2A_CQ                                                   (0) /* 2D50, 0x1A012D50 */
#define G2C_R2_G2C_CONV_2B_CQ                                                   (0) /* 2D54, 0x1A012D54 */
#define C42_R2_C42_CON_CQ                                                       (0) /* 2D80, 0x1A012D80 */
#define FLC_R1_FLC_OFST_RB_CQ                                                   (1) /* 2DC0, 0x1A012DC0 */
#define FLC_R1_FLC_OFST_G_CQ                                                    (1) /* 2DC4, 0x1A012DC4 */
#define FLC_R1_FLC_GN_RB_CQ                                                     (1) /* 2DC8, 0x1A012DC8 */
#define FLC_R1_FLC_GN_G_CQ                                                      (1) /* 2DCC, 0x1A012DCC */
#define CRSP_R2_CRSP_CTRL_CQ                                                    (1) /* 2F00, 0x1A012F00 */
#define CRSP_R2_CRSP_OUT_IMG_CQ                                                 (1) /* 2F04, 0x1A012F04 */
#define CRSP_R2_CRSP_STEP_OFST_CQ                                               (1) /* 2F08, 0x1A012F08 */
#define CRSP_R2_CRSP_CROP_X_CQ                                                  (1) /* 2F0C, 0x1A012F0C */
#define CRSP_R2_CRSP_CROP_Y_CQ                                                  (1) /* 2F10, 0x1A012F10 */
#define YNRS_R1_YNRS_TBL_CQ                                                     (0) /* 3000..33FF, 0x1A013000..1A0133FF */
#define YNRS_R1_YNRS_CON1_CQ                                                    (0) /* 3400, 0x1A013400 */
#define YNRS_R1_YNRS_CON2_CQ                                                    (0) /* 3404, 0x1A013404 */
#define YNRS_R1_YNRS_YAD2_CQ                                                    (0) /* 3408, 0x1A013408 */
#define YNRS_R1_YNRS_Y4LUT1_CQ                                                  (0) /* 340C, 0x1A01340C */
#define YNRS_R1_YNRS_Y4LUT2_CQ                                                  (0) /* 3410, 0x1A013410 */
#define YNRS_R1_YNRS_Y4LUT3_CQ                                                  (0) /* 3414, 0x1A013414 */
#define YNRS_R1_YNRS_C4LUT1_CQ                                                  (0) /* 3418, 0x1A013418 */
#define YNRS_R1_YNRS_C4LUT2_CQ                                                  (0) /* 341C, 0x1A01341C */
#define YNRS_R1_YNRS_C4LUT3_CQ                                                  (0) /* 3420, 0x1A013420 */
#define YNRS_R1_YNRS_A4LUT2_CQ                                                  (0) /* 3424, 0x1A013424 */
#define YNRS_R1_YNRS_A4LUT3_CQ                                                  (0) /* 3428, 0x1A013428 */
#define YNRS_R1_YNRS_L4LUT1_CQ                                                  (0) /* 342C, 0x1A01342C */
#define YNRS_R1_YNRS_L4LUT2_CQ                                                  (0) /* 3430, 0x1A013430 */
#define YNRS_R1_YNRS_L4LUT3_CQ                                                  (0) /* 3434, 0x1A013434 */
#define YNRS_R1_YNRS_PTY0V_CQ                                                   (0) /* 3438, 0x1A013438 */
#define YNRS_R1_YNRS_CAD_CQ                                                     (0) /* 343C, 0x1A01343C */
#define YNRS_R1_YNRS_SL2_CQ                                                     (0) /* 3440, 0x1A013440 */
#define YNRS_R1_YNRS_PTY0H_CQ                                                   (0) /* 3444, 0x1A013444 */
#define YNRS_R1_YNRS_T4LUT1_CQ                                                  (0) /* 3448, 0x1A013448 */
#define YNRS_R1_YNRS_T4LUT2_CQ                                                  (0) /* 344C, 0x1A01344C */
#define YNRS_R1_YNRS_T4LUT3_CQ                                                  (0) /* 3450, 0x1A013450 */
#define YNRS_R1_YNRS_ACT1_CQ                                                    (0) /* 3454, 0x1A013454 */
#define YNRS_R1_YNRS_PTCV_CQ                                                    (0) /* 3458, 0x1A013458 */
#define YNRS_R1_YNRS_ACT4_CQ                                                    (0) /* 345C, 0x1A01345C */
#define YNRS_R1_YNRS_PTCH_CQ                                                    (0) /* 3460, 0x1A013460 */
#define YNRS_R1_YNRS_HF_COR_CQ                                                  (0) /* 3464, 0x1A013464 */
#define YNRS_R1_YNRS_HF_ACT0_CQ                                                 (0) /* 3468, 0x1A013468 */
#define YNRS_R1_YNRS_HF_ACT1_CQ                                                 (0) /* 346C, 0x1A01346C */
#define YNRS_R1_YNRS_ACTC_CQ                                                    (0) /* 3470, 0x1A013470 */
#define YNRS_R1_YNRS_YLAD_CQ                                                    (0) /* 3474, 0x1A013474 */
#define YNRS_R1_YNRS_HF_ACT2_CQ                                                 (0) /* 3478, 0x1A013478 */
#define YNRS_R1_YNRS_HF_ACT3_CQ                                                 (0) /* 347C, 0x1A01347C */
#define YNRS_R1_YNRS_HF_LUMA0_CQ                                                (0) /* 3480, 0x1A013480 */
#define YNRS_R1_YNRS_HF_LUMA1_CQ                                                (0) /* 3484, 0x1A013484 */
#define YNRS_R1_YNRS_Y4LUT4_CQ                                                  (0) /* 3488, 0x1A013488 */
#define YNRS_R1_YNRS_Y4LUT5_CQ                                                  (0) /* 348C, 0x1A01348C */
#define YNRS_R1_YNRS_Y4LUT6_CQ                                                  (0) /* 3490, 0x1A013490 */
#define YNRS_R1_YNRS_Y4LUT7_CQ                                                  (0) /* 3494, 0x1A013494 */
#define YNRS_R1_YNRS_A4LUT1_CQ                                                  (0) /* 3498, 0x1A013498 */
#define YNRS_R1_YNRS_SRAM_PINGPONG_CQ                                           (1) /* 349C, 0x1A01349C */
#define GGM_R2_GGM_LUT_CQ                                                       (0) /* 3600..38FF, 0x1A013600..1A0138FF */
#define GGM_R2_GGM_CTRL_CQ                                                      (0) /* 3900, 0x1A013900 */
#define GGM_R2_GGM_SRAM_PINGPONG_CQ                                             (1) /* 3904, 0x1A013904 */
#define RSS_R2_RSS_CONTROL_CQ                                                   (1) /* 3940, 0x1A013940 */
#define RSS_R2_RSS_IN_IMG_CQ                                                    (1) /* 3944, 0x1A013944 */
#define RSS_R2_RSS_OUT_IMG_CQ                                                   (1) /* 3948, 0x1A013948 */
#define RSS_R2_RSS_HORI_STEP_CQ                                                 (1) /* 394C, 0x1A01394C */
#define RSS_R2_RSS_VERT_STEP_CQ                                                 (1) /* 3950, 0x1A013950 */
#define RSS_R2_RSS_LUMA_HORI_INT_OFST_CQ                                        (1) /* 3954, 0x1A013954 */
#define RSS_R2_RSS_LUMA_HORI_SUB_OFST_CQ                                        (1) /* 3958, 0x1A013958 */
#define RSS_R2_RSS_LUMA_VERT_INT_OFST_CQ                                        (1) /* 395C, 0x1A01395C */
#define RSS_R2_RSS_LUMA_VERT_SUB_OFST_CQ                                        (1) /* 3960, 0x1A013960 */
#define CRZ_R2_CRZ_CONTROL_CQ                                                   (1) /* 3980, 0x1A013980 */
#define CRZ_R2_CRZ_IN_IMG_CQ                                                    (1) /* 3984, 0x1A013984 */
#define CRZ_R2_CRZ_OUT_IMG_CQ                                                   (1) /* 3988, 0x1A013988 */
#define CRZ_R2_CRZ_HORI_STEP_CQ                                                 (1) /* 398C, 0x1A01398C */
#define CRZ_R2_CRZ_VERT_STEP_CQ                                                 (1) /* 3990, 0x1A013990 */
#define CRZ_R2_CRZ_LUMA_HORI_INT_OFST_CQ                                        (1) /* 3994, 0x1A013994 */
#define CRZ_R2_CRZ_LUMA_HORI_SUB_OFST_CQ                                        (1) /* 3998, 0x1A013998 */
#define CRZ_R2_CRZ_LUMA_VERT_INT_OFST_CQ                                        (1) /* 399C, 0x1A01399C */
#define CRZ_R2_CRZ_LUMA_VERT_SUB_OFST_CQ                                        (1) /* 39A0, 0x1A0139A0 */
#define CRZ_R2_CRZ_CHRO_HORI_INT_OFST_CQ                                        (1) /* 39A4, 0x1A0139A4 */
#define CRZ_R2_CRZ_CHRO_HORI_SUB_OFST_CQ                                        (1) /* 39A8, 0x1A0139A8 */
#define CRZ_R2_CRZ_CHRO_VERT_INT_OFST_CQ                                        (1) /* 39AC, 0x1A0139AC */
#define CRZ_R2_CRZ_CHRO_VERT_SUB_OFST_CQ                                        (1) /* 39B0, 0x1A0139B0 */
#define CRZ_R2_CRZ_SPARE_1_CQ                                                   (1) /* 39B4, 0x1A0139B4 */
#define FUS_R1_FUS_RATIO1_CQ                                                    (1) /* 3A80, 0x1A013A80 */
#define FUS_R1_FUS_RATIO2_CQ                                                    (1) /* 3A84, 0x1A013A84 */
#define FUS_R1_FUS_ALIGN_CQ                                                     (1) /* 3A88, 0x1A013A88 */
#define FUS_R1_FUS_CFG_CQ                                                       (1) /* 3A8C, 0x1A013A8C */
#define FUS_R1_FUS_CNV_01_00_CQ                                                 (1) /* 3A90, 0x1A013A90 */
#define FUS_R1_FUS_CNV_01_01_CQ                                                 (1) /* 3A94, 0x1A013A94 */
#define FUS_R1_FUS_CNV_01_02_CQ                                                 (1) /* 3A98, 0x1A013A98 */
#define FUS_R1_FUS_CNV_01_10_CQ                                                 (1) /* 3A9C, 0x1A013A9C */
#define FUS_R1_FUS_CNV_01_11_CQ                                                 (1) /* 3AA0, 0x1A013AA0 */
#define FUS_R1_FUS_CNV_01_12_CQ                                                 (1) /* 3AA4, 0x1A013AA4 */
#define FUS_R1_FUS_CNV_01_20_CQ                                                 (1) /* 3AA8, 0x1A013AA8 */
#define FUS_R1_FUS_CNV_01_21_CQ                                                 (1) /* 3AAC, 0x1A013AAC */
#define FUS_R1_FUS_CNV_01_22_CQ                                                 (1) /* 3AB0, 0x1A013AB0 */
#define FUS_R1_FUS_CNV_23_00_CQ                                                 (1) /* 3AB4, 0x1A013AB4 */
#define FUS_R1_FUS_CNV_23_01_CQ                                                 (1) /* 3AB8, 0x1A013AB8 */
#define FUS_R1_FUS_CNV_23_02_CQ                                                 (1) /* 3ABC, 0x1A013ABC */
#define FUS_R1_FUS_CNV_23_10_CQ                                                 (1) /* 3AC0, 0x1A013AC0 */
#define FUS_R1_FUS_CNV_23_11_CQ                                                 (1) /* 3AC4, 0x1A013AC4 */
#define FUS_R1_FUS_CNV_23_12_CQ                                                 (1) /* 3AC8, 0x1A013AC8 */
#define FUS_R1_FUS_CNV_23_20_CQ                                                 (1) /* 3ACC, 0x1A013ACC */
#define FUS_R1_FUS_CNV_23_21_CQ                                                 (1) /* 3AD0, 0x1A013AD0 */
#define FUS_R1_FUS_CNV_23_22_CQ                                                 (1) /* 3AD4, 0x1A013AD4 */
#define FUS_R1_FUS_SIZE_CQ                                                      (1) /* 3AD8, 0x1A013AD8 */
#define FUS_R1_FUS_ATPG_CQ                                                      (1) /* 3ADC, 0x1A013ADC */
#define FUS_R1_FUS_CFG2_CQ                                                      (1) /* 3AE0, 0x1A013AE0 */
#define FUS_R1_FUS_TILE_CQ                                                      (1) /* 3AE4, 0x1A013AE4 */
#define TG_R1_TG_SEN_MODE_CQ                                                    (1) /* 3B00, 0x1A013B00 */
#define TG_R1_TG_VF_CON_CQ                                                      (1) /* 3B04, 0x1A013B04 */
#define TG_R1_TG_SEN_GRAB_PXL_CQ                                                (1) /* 3B08, 0x1A013B08 */
#define TG_R1_TG_SEN_GRAB_LIN_CQ                                                (1) /* 3B0C, 0x1A013B0C */
#define TG_R1_TG_PATH_CFG_CQ                                                    (1) /* 3B10, 0x1A013B10 */
#define TG_R1_TG_MEMIN_CTL_CQ                                                   (1) /* 3B14, 0x1A013B14 */
#define TG_R1_TG_INT1_CQ                                                        (1) /* 3B18, 0x1A013B18 */
#define TG_R1_TG_INT2_CQ                                                        (1) /* 3B1C, 0x1A013B1C */
#define TG_R1_TG_SOF_CNT_CQ                                                     (1) /* 3B20, 0x1A013B20 */
#define TG_R1_TG_SOT_CNT_CQ                                                     (1) /* 3B24, 0x1A013B24 */
#define TG_R1_TG_EOT_CNT_CQ                                                     (1) /* 3B28, 0x1A013B28 */
#define TG_R1_TG_ERR_CTL_CQ                                                     (1) /* 3B2C, 0x1A013B2C */
#define TG_R1_TG_DAT_NO_CQ                                                      (1) /* 3B30, 0x1A013B30 */
#define TG_R1_TG_FRM_CNT_ST_CQ                                                  (1) /* 3B34, 0x1A013B34 */
#define TG_R1_TG_FRMSIZE_ST_CQ                                                  (1) /* 3B38, 0x1A013B38 */
#define TG_R1_TG_INTER_ST_CQ                                                    (1) /* 3B3C, 0x1A013B3C */
#define TG_R1_TG_FLASHA_CTL_CQ                                                  (1) /* 3B40, 0x1A013B40 */
#define TG_R1_TG_FLASHA_LINE_CNT_CQ                                             (1) /* 3B44, 0x1A013B44 */
#define TG_R1_TG_FLASHA_POS_CQ                                                  (1) /* 3B48, 0x1A013B48 */
#define TG_R1_TG_FLASHB_CTL_CQ                                                  (1) /* 3B4C, 0x1A013B4C */
#define TG_R1_TG_FLASHB_LINE_CNT_CQ                                             (1) /* 3B50, 0x1A013B50 */
#define TG_R1_TG_FLASHB_POS_CQ                                                  (1) /* 3B54, 0x1A013B54 */
#define TG_R1_TG_FLASHB_POS1_CQ                                                 (1) /* 3B58, 0x1A013B58 */
#define TG_R1_TG_XENON_FLASH_CTL_CQ                                             (1) /* 3B5C, 0x1A013B5C */
#define TG_R1_TG_XENON_FLASH_OFFSET_CQ                                          (1) /* 3B60, 0x1A013B60 */
#define TG_R1_TG_TIME_STAMP_CNT_CQ                                              (1) /* 3B64, 0x1A013B64 */
#define TG_R1_TG_CQ_TIMING_CQ                                                   (1) /* 3B68, 0x1A013B68 */
#define TG_R1_TG_CQ_NUM_CQ                                                      (1) /* 3B6C, 0x1A013B6C */
#define TG_R1_TG_TIME_STAMP_CQ                                                  (1) /* 3B70, 0x1A013B70 */
#define TG_R1_TG_SUB_PERIOD_CQ                                                  (1) /* 3B74, 0x1A013B74 */
#define TG_R1_TG_DAT_NO_R_CQ                                                    (1) /* 3B78, 0x1A013B78 */
#define TG_R1_TG_FRMSIZE_ST_R_CQ                                                (1) /* 3B7C, 0x1A013B7C */
#define TG_R1_TG_TIME_STAMP_CTL_CQ                                              (1) /* 3B80, 0x1A013B80 */
#define TG_R1_TG_TIME_STAMP_MSB_CQ                                              (1) /* 3B84, 0x1A013B84 */
#define TG_R1_TG_IR_FLASH_CTL_CQ                                                (1) /* 3B88, 0x1A013B88 */
#define TG_R1_TG_IR_FLASH_OFFSET_CQ                                             (1) /* 3B8C, 0x1A013B8C */
#define CAMDMATOP1_R1_CAMDMATOP1_DMA_SOFT_RSTSTAT1_CQ                           (1) /* 4000, 0x1A014000 */
#define CAMDMATOP1_R1_CAMDMATOP1_CQ0I_BASE_ADDR_CQ                              (1) /* 4004, 0x1A014004 */
#define CAMDMATOP1_R1_CAMDMATOP1_CQ0I_XSIZE_CQ                                  (1) /* 4008, 0x1A014008 */
#define CAMDMATOP1_R1_CAMDMATOP1_VERTICAL_FLIP_EN1_CQ                           (1) /* 400C, 0x1A01400C */
#define CAMDMATOP1_R1_CAMDMATOP1_DMA_SOFT_RESET1_CQ                             (1) /* 4010, 0x1A014010 */
#define CAMDMATOP1_R1_CAMDMATOP1_LAST_ULTRA_EN1_CQ                              (1) /* 4014, 0x1A014014 */
#define CAMDMATOP1_R1_CAMDMATOP1_SPECIAL_FUN_EN1_CQ                             (1) /* 4018, 0x1A014018 */
#define CAMDMATOP1_R1_CAMDMATOP1_DMA_ERR_CTRL1_CQ                               (1) /* 401C, 0x1A01401C */
#define CAMDMATOP1_R1_CAMDMATOP1_RAWI_R2_ERR_STAT_CQ                            (1) /* 4020, 0x1A014020 */
#define CAMDMATOP1_R1_CAMDMATOP1_PDI_R1_ERR_STAT_CQ                             (1) /* 4024, 0x1A014024 */
#define CAMDMATOP1_R1_CAMDMATOP1_PDO_R1_ERR_STAT_CQ                             (1) /* 4028, 0x1A014028 */
#define CAMDMATOP1_R1_CAMDMATOP1_BPCI_R1_ERR_STAT_CQ                            (1) /* 402C, 0x1A01402C */
#define CAMDMATOP1_R1_CAMDMATOP1_BPCI_R2_ERR_STAT_CQ                            (1) /* 4030, 0x1A014030 */
#define CAMDMATOP1_R1_CAMDMATOP1_UFDI_R2_ERR_STAT_CQ                            (1) /* 4038, 0x1A014038 */
#define CAMDMATOP1_R1_CAMDMATOP1_LSCI_R1_ERR_STAT_CQ                            (1) /* 403C, 0x1A01403C */
#define CAMDMATOP1_R1_CAMDMATOP1_TSFSO_R1_ERR_STAT_CQ                           (1) /* 4040, 0x1A014040 */
#define CAMDMATOP1_R1_CAMDMATOP1_AAO_R1_ERR_STAT_CQ                             (1) /* 4048, 0x1A014048 */
#define CAMDMATOP1_R1_CAMDMATOP1_AFO_R1_ERR_STAT_CQ                             (1) /* 404C, 0x1A01404C */
#define CAMDMATOP1_R1_CAMDMATOP1_FLKO_R1_ERR_STAT_CQ                            (1) /* 4050, 0x1A014050 */
#define CAMDMATOP1_R1_CAMDMATOP1_LTMSO_R1_ERR_STAT_CQ                           (1) /* 4054, 0x1A014054 */
#define CAMDMATOP1_R1_CAMDMATOP1_LCESO_R1_ERR_STAT_CQ                           (1) /* 4058, 0x1A014058 */
#define CAMDMATOP1_R1_CAMDMATOP1_RSSO_R1_ERR_STAT_CQ                            (1) /* 4060, 0x1A014060 */
#define CAMDMATOP1_R1_CAMDMATOP1_LMVO_R1_ERR_STAT_CQ                            (1) /* 4064, 0x1A014064 */
#define CAMDMATOP1_R1_CAMDMATOP1_IMGO_R1_ERR_STAT_CQ                            (1) /* 4068, 0x1A014068 */
#define CAMDMATOP1_R1_CAMDMATOP1_UFEO_R1_ERR_STAT_CQ                            (1) /* 406C, 0x1A01406C */
#define CAMDMATOP1_R1_CAMDMATOP1_RRZO_R1_ERR_STAT_CQ                            (1) /* 4070, 0x1A014070 */
#define CAMDMATOP1_R1_CAMDMATOP1_UFGO_R1_ERR_STAT_CQ                            (1) /* 4074, 0x1A014074 */
#define CAMDMATOP1_R1_CAMDMATOP1_YUVO_R1_ERR_STAT_CQ                            (1) /* 4078, 0x1A014078 */
#define CAMDMATOP1_R1_CAMDMATOP1_YUVBO_R1_ERR_STAT_CQ                           (1) /* 407C, 0x1A01407C */
#define CAMDMATOP1_R1_CAMDMATOP1_YUVCO_R1_ERR_STAT_CQ                           (1) /* 4080, 0x1A014080 */
#define CAMDMATOP1_R1_CAMDMATOP1_CRZO_R1_ERR_STAT_CQ                            (1) /* 4084, 0x1A014084 */
#define CAMDMATOP1_R1_CAMDMATOP1_CRZBO_R1_ERR_STAT_CQ                           (1) /* 4088, 0x1A014088 */
#define CAMDMATOP1_R1_CAMDMATOP1_CRZO_R2_ERR_STAT_CQ                            (1) /* 408C, 0x1A01408C */
#define CAMDMATOP1_R1_CAMDMATOP1_CRZBO_R2_ERR_STAT_CQ                           (1) /* 4090, 0x1A014090 */
#define CAMDMATOP1_R1_CAMDMATOP1_RSSO_R2_ERR_STAT_CQ                            (1) /* 4094, 0x1A014094 */
#define CAMDMATOP1_R1_CAMDMATOP1_DMA_DEBUG_ADDR1_CQ                             (1) /* 4098, 0x1A014098 */
#define CAMDMATOP1_R1_CAMDMATOP1_DMA_RSV11_CQ                                   (1) /* 409C, 0x1A01409C */
#define CAMDMATOP1_R1_CAMDMATOP1_DMA_TWIN_SYNC_CQ                               (1) /* 40A0, 0x1A0140A0 */
#define CAMDMATOP1_R1_CAMDMATOP1_DMA_MAGIC_NUM_CQ                               (1) /* 40A4, 0x1A0140A4 */
#define CAMDMATOP1_R1_CAMDMATOP1_DMA_DATA_PATTERN_CQ                            (1) /* 40A8, 0x1A0140A8 */
#define CAMDMATOP1_R1_CAMDMATOP1_DMA_CQ_COUNTER_CQ                              (1) /* 40AC, 0x1A0140AC */
#define CAMDMATOP1_R1_CAMDMATOP1_DMA_RSV16_CQ                                   (1) /* 40B0, 0x1A0140B0 */
#define CAMDMATOP1_R1_CAMDMATOP1_DMA_DEBUG_SEL1_CQ                              (1) /* 40B4, 0x1A0140B4 */
#define CAMDMATOP1_R1_CAMDMATOP1_DMA_BW_SELF_TEST1_CQ                           (1) /* 40B8, 0x1A0140B8 */
#define CAMDMATOP1_R1_CAMDMATOP1_DMA_FRAME_HEADER_EN1_CQ                        (1) /* 40BC, 0x1A0140BC */
#define CAMDMATOP1_R1_CAMDMATOP1_DMA_DC_CAMSV_STAGER_RAWI_R2_CQ                 (1) /* 40C0, 0x1A0140C0 */
#define CAMDMATOP1_R1_CAMDMATOP1_DMA_DC_CAMSV_STAGER_UFDI_R2_CQ                 (1) /* 40C4, 0x1A0140C4 */
#define RAWI_R2_RAWI_BASE_ADDR_CQ                                               (1) /* 4100, 0x1A014100 */
#define RAWI_R2_RAWI_OFST_ADDR_CQ                                               (1) /* 4104, 0x1A014104 */
#define RAWI_R2_RAWI_DRS_CQ                                                     (1) /* 4108, 0x1A014108 */
#define RAWI_R2_RAWI_XSIZE_CQ                                                   (1) /* 410C, 0x1A01410C */
#define RAWI_R2_RAWI_YSIZE_CQ                                                   (1) /* 4110, 0x1A014110 */
#define RAWI_R2_RAWI_STRIDE_CQ                                                  (1) /* 4114, 0x1A014114 */
#define RAWI_R2_RAWI_CON_CQ                                                     (1) /* 4118, 0x1A014118 */
#define RAWI_R2_RAWI_CON2_CQ                                                    (1) /* 411C, 0x1A01411C */
#define RAWI_R2_RAWI_CON3_CQ                                                    (1) /* 4120, 0x1A014120 */
#define RAWI_R2_RAWI_CROP_CQ                                                    (1) /* 4124, 0x1A014124 */
#define RAWI_R2_RAWI_CON4_CQ                                                    (1) /* 4128, 0x1A014128 */
#define PDI_R1_PDI_BASE_ADDR_CQ                                                 (1) /* 4130, 0x1A014130 */
#define PDI_R1_PDI_OFST_ADDR_CQ                                                 (1) /* 4134, 0x1A014134 */
#define PDI_R1_PDI_DRS_CQ                                                       (1) /* 4138, 0x1A014138 */
#define PDI_R1_PDI_XSIZE_CQ                                                     (1) /* 413C, 0x1A01413C */
#define PDI_R1_PDI_YSIZE_CQ                                                     (1) /* 4140, 0x1A014140 */
#define PDI_R1_PDI_STRIDE_CQ                                                    (1) /* 4144, 0x1A014144 */
#define PDI_R1_PDI_CON_CQ                                                       (1) /* 4148, 0x1A014148 */
#define PDI_R1_PDI_CON2_CQ                                                      (1) /* 414C, 0x1A01414C */
#define PDI_R1_PDI_CON3_CQ                                                      (1) /* 4150, 0x1A014150 */
#define PDI_R1_PDI_CROP_CQ                                                      (1) /* 4154, 0x1A014154 */
#define PDI_R1_PDI_CON4_CQ                                                      (1) /* 4158, 0x1A014158 */
#define PDO_R1_PDO_BASE_ADDR_CQ                                                 (1) /* 4160, 0x1A014160 */
#define PDO_R1_PDO_OFST_ADDR_CQ                                                 (1) /* 4164, 0x1A014164 */
#define PDO_R1_PDO_DRS_CQ                                                       (1) /* 4168, 0x1A014168 */
#define PDO_R1_PDO_XSIZE_CQ                                                     (1) /* 416C, 0x1A01416C */
#define PDO_R1_PDO_YSIZE_CQ                                                     (1) /* 4170, 0x1A014170 */
#define PDO_R1_PDO_STRIDE_CQ                                                    (1) /* 4174, 0x1A014174 */
#define PDO_R1_PDO_CON_CQ                                                       (1) /* 4178, 0x1A014178 */
#define PDO_R1_PDO_CON2_CQ                                                      (1) /* 417C, 0x1A01417C */
#define PDO_R1_PDO_CON3_CQ                                                      (1) /* 4180, 0x1A014180 */
#define PDO_R1_PDO_CROP_CQ                                                      (1) /* 4184, 0x1A014184 */
#define PDO_R1_PDO_CON4_CQ                                                      (1) /* 4188, 0x1A014188 */
#define PDO_R1_PDO_FH_BASE_ADDR_CQ                                              (1) /* 418C, 0x1A01418C */
#define PDO_R1_PDO_FH_SPARE_2_CQ                                                (1) /* 4190, 0x1A014190 */
#define PDO_R1_PDO_FH_SPARE_3_CQ                                                (1) /* 4194, 0x1A014194 */
#define PDO_R1_PDO_FH_SPARE_4_CQ                                                (1) /* 4198, 0x1A014198 */
#define PDO_R1_PDO_FH_SPARE_5_CQ                                                (1) /* 419C, 0x1A01419C */
#define PDO_R1_PDO_FH_SPARE_6_CQ                                                (1) /* 41A0, 0x1A0141A0 */
#define PDO_R1_PDO_FH_SPARE_7_CQ                                                (1) /* 41A4, 0x1A0141A4 */
#define PDO_R1_PDO_FH_SPARE_8_CQ                                                (1) /* 41A8, 0x1A0141A8 */
#define PDO_R1_PDO_FH_SPARE_9_CQ                                                (1) /* 41AC, 0x1A0141AC */
#define PDO_R1_PDO_FH_SPARE_10_CQ                                               (1) /* 41B0, 0x1A0141B0 */
#define PDO_R1_PDO_FH_SPARE_11_CQ                                               (1) /* 41B4, 0x1A0141B4 */
#define PDO_R1_PDO_FH_SPARE_12_CQ                                               (1) /* 41B8, 0x1A0141B8 */
#define PDO_R1_PDO_FH_SPARE_13_CQ                                               (1) /* 41BC, 0x1A0141BC */
#define PDO_R1_PDO_FH_SPARE_14_CQ                                               (1) /* 41C0, 0x1A0141C0 */
#define PDO_R1_PDO_FH_SPARE_15_CQ                                               (1) /* 41C4, 0x1A0141C4 */
#define PDO_R1_PDO_FH_SPARE_16_CQ                                               (1) /* 41C8, 0x1A0141C8 */
#define BPCI_R1_BPCI_BASE_ADDR_CQ                                               (1) /* 41D0, 0x1A0141D0 */
#define BPCI_R1_BPCI_OFST_ADDR_CQ                                               (1) /* 41D4, 0x1A0141D4 */
#define BPCI_R1_BPCI_DRS_CQ                                                     (1) /* 41D8, 0x1A0141D8 */
#define BPCI_R1_BPCI_XSIZE_CQ                                                   (1) /* 41DC, 0x1A0141DC */
#define BPCI_R1_BPCI_YSIZE_CQ                                                   (1) /* 41E0, 0x1A0141E0 */
#define BPCI_R1_BPCI_STRIDE_CQ                                                  (1) /* 41E4, 0x1A0141E4 */
#define BPCI_R1_BPCI_CON_CQ                                                     (1) /* 41E8, 0x1A0141E8 */
#define BPCI_R1_BPCI_CON2_CQ                                                    (1) /* 41EC, 0x1A0141EC */
#define BPCI_R1_BPCI_CON3_CQ                                                    (1) /* 41F0, 0x1A0141F0 */
#define BPCI_R1_BPCI_CROP_CQ                                                    (1) /* 41F4, 0x1A0141F4 */
#define BPCI_R1_BPCI_CON4_CQ                                                    (1) /* 41F8, 0x1A0141F8 */
#define BPCI_R2_BPCI_BASE_ADDR_CQ                                               (1) /* 4200, 0x1A014200 */
#define BPCI_R2_BPCI_OFST_ADDR_CQ                                               (1) /* 4204, 0x1A014204 */
#define BPCI_R2_BPCI_DRS_CQ                                                     (1) /* 4208, 0x1A014208 */
#define BPCI_R2_BPCI_XSIZE_CQ                                                   (1) /* 420C, 0x1A01420C */
#define BPCI_R2_BPCI_YSIZE_CQ                                                   (1) /* 4210, 0x1A014210 */
#define BPCI_R2_BPCI_STRIDE_CQ                                                  (1) /* 4214, 0x1A014214 */
#define BPCI_R2_BPCI_CON_CQ                                                     (1) /* 4218, 0x1A014218 */
#define BPCI_R2_BPCI_CON2_CQ                                                    (1) /* 421C, 0x1A01421C */
#define BPCI_R2_BPCI_CON3_CQ                                                    (1) /* 4220, 0x1A014220 */
#define BPCI_R2_BPCI_CROP_CQ                                                    (1) /* 4224, 0x1A014224 */
#define BPCI_R2_BPCI_CON4_CQ                                                    (1) /* 4228, 0x1A014228 */
#define UFDI_R2_UFDI_BASE_ADDR_CQ                                               (1) /* 4260, 0x1A014260 */
#define UFDI_R2_UFDI_OFST_ADDR_CQ                                               (1) /* 4264, 0x1A014264 */
#define UFDI_R2_UFDI_DRS_CQ                                                     (1) /* 4268, 0x1A014268 */
#define UFDI_R2_UFDI_XSIZE_CQ                                                   (1) /* 426C, 0x1A01426C */
#define UFDI_R2_UFDI_YSIZE_CQ                                                   (1) /* 4270, 0x1A014270 */
#define UFDI_R2_UFDI_STRIDE_CQ                                                  (1) /* 4274, 0x1A014274 */
#define UFDI_R2_UFDI_CON_CQ                                                     (1) /* 4278, 0x1A014278 */
#define UFDI_R2_UFDI_CON2_CQ                                                    (1) /* 427C, 0x1A01427C */
#define UFDI_R2_UFDI_CON3_CQ                                                    (1) /* 4280, 0x1A014280 */
#define UFDI_R2_UFDI_CROP_CQ                                                    (1) /* 4284, 0x1A014284 */
#define UFDI_R2_UFDI_CON4_CQ                                                    (1) /* 4288, 0x1A014288 */
#define LSCI_R1_LSCI_BASE_ADDR_CQ                                               (1) /* 4290, 0x1A014290 */
#define LSCI_R1_LSCI_OFST_ADDR_CQ                                               (1) /* 4294, 0x1A014294 */
#define LSCI_R1_LSCI_DRS_CQ                                                     (1) /* 4298, 0x1A014298 */
#define LSCI_R1_LSCI_XSIZE_CQ                                                   (1) /* 429C, 0x1A01429C */
#define LSCI_R1_LSCI_YSIZE_CQ                                                   (1) /* 42A0, 0x1A0142A0 */
#define LSCI_R1_LSCI_STRIDE_CQ                                                  (1) /* 42A4, 0x1A0142A4 */
#define LSCI_R1_LSCI_CON_CQ                                                     (1) /* 42A8, 0x1A0142A8 */
#define LSCI_R1_LSCI_CON2_CQ                                                    (1) /* 42AC, 0x1A0142AC */
#define LSCI_R1_LSCI_CON3_CQ                                                    (1) /* 42B0, 0x1A0142B0 */
#define LSCI_R1_LSCI_CROP_CQ                                                    (1) /* 42B4, 0x1A0142B4 */
#define LSCI_R1_LSCI_CON4_CQ                                                    (1) /* 42B8, 0x1A0142B8 */
#define TSFSO_R1_TSFSO_BASE_ADDR_CQ                                             (1) /* 42C0, 0x1A0142C0 */
#define TSFSO_R1_TSFSO_OFST_ADDR_CQ                                             (1) /* 42C4, 0x1A0142C4 */
#define TSFSO_R1_TSFSO_DRS_CQ                                                   (1) /* 42C8, 0x1A0142C8 */
#define TSFSO_R1_TSFSO_XSIZE_CQ                                                 (1) /* 42CC, 0x1A0142CC */
#define TSFSO_R1_TSFSO_YSIZE_CQ                                                 (1) /* 42D0, 0x1A0142D0 */
#define TSFSO_R1_TSFSO_STRIDE_CQ                                                (1) /* 42D4, 0x1A0142D4 */
#define TSFSO_R1_TSFSO_CON_CQ                                                   (1) /* 42D8, 0x1A0142D8 */
#define TSFSO_R1_TSFSO_CON2_CQ                                                  (1) /* 42DC, 0x1A0142DC */
#define TSFSO_R1_TSFSO_CON3_CQ                                                  (1) /* 42E0, 0x1A0142E0 */
#define TSFSO_R1_TSFSO_CROP_CQ                                                  (1) /* 42E4, 0x1A0142E4 */
#define TSFSO_R1_TSFSO_CON4_CQ                                                  (1) /* 42E8, 0x1A0142E8 */
#define TSFSO_R1_TSFSO_FH_BASE_ADDR_CQ                                          (1) /* 42EC, 0x1A0142EC */
#define TSFSO_R1_TSFSO_FH_SPARE_2_CQ                                            (1) /* 42F0, 0x1A0142F0 */
#define TSFSO_R1_TSFSO_FH_SPARE_3_CQ                                            (1) /* 42F4, 0x1A0142F4 */
#define TSFSO_R1_TSFSO_FH_SPARE_4_CQ                                            (1) /* 42F8, 0x1A0142F8 */
#define TSFSO_R1_TSFSO_FH_SPARE_5_CQ                                            (1) /* 42FC, 0x1A0142FC */
#define TSFSO_R1_TSFSO_FH_SPARE_6_CQ                                            (1) /* 4300, 0x1A014300 */
#define TSFSO_R1_TSFSO_FH_SPARE_7_CQ                                            (1) /* 4304, 0x1A014304 */
#define TSFSO_R1_TSFSO_FH_SPARE_8_CQ                                            (1) /* 4308, 0x1A014308 */
#define TSFSO_R1_TSFSO_FH_SPARE_9_CQ                                            (1) /* 430C, 0x1A01430C */
#define TSFSO_R1_TSFSO_FH_SPARE_10_CQ                                           (1) /* 4310, 0x1A014310 */
#define TSFSO_R1_TSFSO_FH_SPARE_11_CQ                                           (1) /* 4314, 0x1A014314 */
#define TSFSO_R1_TSFSO_FH_SPARE_12_CQ                                           (1) /* 4318, 0x1A014318 */
#define TSFSO_R1_TSFSO_FH_SPARE_13_CQ                                           (1) /* 431C, 0x1A01431C */
#define TSFSO_R1_TSFSO_FH_SPARE_14_CQ                                           (1) /* 4320, 0x1A014320 */
#define TSFSO_R1_TSFSO_FH_SPARE_15_CQ                                           (1) /* 4324, 0x1A014324 */
#define TSFSO_R1_TSFSO_FH_SPARE_16_CQ                                           (1) /* 4328, 0x1A014328 */
#define AAO_R1_AAO_BASE_ADDR_CQ                                                 (1) /* 43A0, 0x1A0143A0 */
#define AAO_R1_AAO_OFST_ADDR_CQ                                                 (1) /* 43A4, 0x1A0143A4 */
#define AAO_R1_AAO_DRS_CQ                                                       (1) /* 43A8, 0x1A0143A8 */
#define AAO_R1_AAO_XSIZE_CQ                                                     (1) /* 43AC, 0x1A0143AC */
#define AAO_R1_AAO_YSIZE_CQ                                                     (1) /* 43B0, 0x1A0143B0 */
#define AAO_R1_AAO_STRIDE_CQ                                                    (1) /* 43B4, 0x1A0143B4 */
#define AAO_R1_AAO_CON_CQ                                                       (1) /* 43B8, 0x1A0143B8 */
#define AAO_R1_AAO_CON2_CQ                                                      (1) /* 43BC, 0x1A0143BC */
#define AAO_R1_AAO_CON3_CQ                                                      (1) /* 43C0, 0x1A0143C0 */
#define AAO_R1_AAO_CROP_CQ                                                      (1) /* 43C4, 0x1A0143C4 */
#define AAO_R1_AAO_CON4_CQ                                                      (1) /* 43C8, 0x1A0143C8 */
#define AAO_R1_AAO_FH_BASE_ADDR_CQ                                              (1) /* 43CC, 0x1A0143CC */
#define AAO_R1_AAO_FH_SPARE_2_CQ                                                (1) /* 43D0, 0x1A0143D0 */
#define AAO_R1_AAO_FH_SPARE_3_CQ                                                (1) /* 43D4, 0x1A0143D4 */
#define AAO_R1_AAO_FH_SPARE_4_CQ                                                (1) /* 43D8, 0x1A0143D8 */
#define AAO_R1_AAO_FH_SPARE_5_CQ                                                (1) /* 43DC, 0x1A0143DC */
#define AAO_R1_AAO_FH_SPARE_6_CQ                                                (1) /* 43E0, 0x1A0143E0 */
#define AAO_R1_AAO_FH_SPARE_7_CQ                                                (1) /* 43E4, 0x1A0143E4 */
#define AAO_R1_AAO_FH_SPARE_8_CQ                                                (1) /* 43E8, 0x1A0143E8 */
#define AAO_R1_AAO_FH_SPARE_9_CQ                                                (1) /* 43EC, 0x1A0143EC */
#define AAO_R1_AAO_FH_SPARE_10_CQ                                               (1) /* 43F0, 0x1A0143F0 */
#define AAO_R1_AAO_FH_SPARE_11_CQ                                               (1) /* 43F4, 0x1A0143F4 */
#define AAO_R1_AAO_FH_SPARE_12_CQ                                               (1) /* 43F8, 0x1A0143F8 */
#define AAO_R1_AAO_FH_SPARE_13_CQ                                               (1) /* 43FC, 0x1A0143FC */
#define AAO_R1_AAO_FH_SPARE_14_CQ                                               (1) /* 4400, 0x1A014400 */
#define AAO_R1_AAO_FH_SPARE_15_CQ                                               (1) /* 4404, 0x1A014404 */
#define AAO_R1_AAO_FH_SPARE_16_CQ                                               (1) /* 4408, 0x1A014408 */
#define AFO_R1_AFO_BASE_ADDR_CQ                                                 (1) /* 4410, 0x1A014410 */
#define AFO_R1_AFO_OFST_ADDR_CQ                                                 (1) /* 4414, 0x1A014414 */
#define AFO_R1_AFO_DRS_CQ                                                       (1) /* 4418, 0x1A014418 */
#define AFO_R1_AFO_XSIZE_CQ                                                     (1) /* 441C, 0x1A01441C */
#define AFO_R1_AFO_YSIZE_CQ                                                     (1) /* 4420, 0x1A014420 */
#define AFO_R1_AFO_STRIDE_CQ                                                    (1) /* 4424, 0x1A014424 */
#define AFO_R1_AFO_CON_CQ                                                       (1) /* 4428, 0x1A014428 */
#define AFO_R1_AFO_CON2_CQ                                                      (1) /* 442C, 0x1A01442C */
#define AFO_R1_AFO_CON3_CQ                                                      (1) /* 4430, 0x1A014430 */
#define AFO_R1_AFO_CROP_CQ                                                      (1) /* 4434, 0x1A014434 */
#define AFO_R1_AFO_CON4_CQ                                                      (1) /* 4438, 0x1A014438 */
#define AFO_R1_AFO_FH_BASE_ADDR_CQ                                              (1) /* 443C, 0x1A01443C */
#define AFO_R1_AFO_FH_SPARE_2_CQ                                                (1) /* 4440, 0x1A014440 */
#define AFO_R1_AFO_FH_SPARE_3_CQ                                                (1) /* 4444, 0x1A014444 */
#define AFO_R1_AFO_FH_SPARE_4_CQ                                                (1) /* 4448, 0x1A014448 */
#define AFO_R1_AFO_FH_SPARE_5_CQ                                                (1) /* 444C, 0x1A01444C */
#define AFO_R1_AFO_FH_SPARE_6_CQ                                                (1) /* 4450, 0x1A014450 */
#define AFO_R1_AFO_FH_SPARE_7_CQ                                                (1) /* 4454, 0x1A014454 */
#define AFO_R1_AFO_FH_SPARE_8_CQ                                                (1) /* 4458, 0x1A014458 */
#define AFO_R1_AFO_FH_SPARE_9_CQ                                                (1) /* 445C, 0x1A01445C */
#define AFO_R1_AFO_FH_SPARE_10_CQ                                               (1) /* 4460, 0x1A014460 */
#define AFO_R1_AFO_FH_SPARE_11_CQ                                               (1) /* 4464, 0x1A014464 */
#define AFO_R1_AFO_FH_SPARE_12_CQ                                               (1) /* 4468, 0x1A014468 */
#define AFO_R1_AFO_FH_SPARE_13_CQ                                               (1) /* 446C, 0x1A01446C */
#define AFO_R1_AFO_FH_SPARE_14_CQ                                               (1) /* 4470, 0x1A014470 */
#define AFO_R1_AFO_FH_SPARE_15_CQ                                               (1) /* 4474, 0x1A014474 */
#define AFO_R1_AFO_FH_SPARE_16_CQ                                               (1) /* 4478, 0x1A014478 */
#define FLKO_R1_FLKO_BASE_ADDR_CQ                                               (1) /* 4480, 0x1A014480 */
#define FLKO_R1_FLKO_OFST_ADDR_CQ                                               (1) /* 4484, 0x1A014484 */
#define FLKO_R1_FLKO_DRS_CQ                                                     (1) /* 4488, 0x1A014488 */
#define FLKO_R1_FLKO_XSIZE_CQ                                                   (1) /* 448C, 0x1A01448C */
#define FLKO_R1_FLKO_YSIZE_CQ                                                   (1) /* 4490, 0x1A014490 */
#define FLKO_R1_FLKO_STRIDE_CQ                                                  (1) /* 4494, 0x1A014494 */
#define FLKO_R1_FLKO_CON_CQ                                                     (1) /* 4498, 0x1A014498 */
#define FLKO_R1_FLKO_CON2_CQ                                                    (1) /* 449C, 0x1A01449C */
#define FLKO_R1_FLKO_CON3_CQ                                                    (1) /* 44A0, 0x1A0144A0 */
#define FLKO_R1_FLKO_CROP_CQ                                                    (1) /* 44A4, 0x1A0144A4 */
#define FLKO_R1_FLKO_CON4_CQ                                                    (1) /* 44A8, 0x1A0144A8 */
#define FLKO_R1_FLKO_FH_BASE_ADDR_CQ                                            (1) /* 44AC, 0x1A0144AC */
#define FLKO_R1_FLKO_FH_SPARE_2_CQ                                              (1) /* 44B0, 0x1A0144B0 */
#define FLKO_R1_FLKO_FH_SPARE_3_CQ                                              (1) /* 44B4, 0x1A0144B4 */
#define FLKO_R1_FLKO_FH_SPARE_4_CQ                                              (1) /* 44B8, 0x1A0144B8 */
#define FLKO_R1_FLKO_FH_SPARE_5_CQ                                              (1) /* 44BC, 0x1A0144BC */
#define FLKO_R1_FLKO_FH_SPARE_6_CQ                                              (1) /* 44C0, 0x1A0144C0 */
#define FLKO_R1_FLKO_FH_SPARE_7_CQ                                              (1) /* 44C4, 0x1A0144C4 */
#define FLKO_R1_FLKO_FH_SPARE_8_CQ                                              (1) /* 44C8, 0x1A0144C8 */
#define FLKO_R1_FLKO_FH_SPARE_9_CQ                                              (1) /* 44CC, 0x1A0144CC */
#define FLKO_R1_FLKO_FH_SPARE_10_CQ                                             (1) /* 44D0, 0x1A0144D0 */
#define FLKO_R1_FLKO_FH_SPARE_11_CQ                                             (1) /* 44D4, 0x1A0144D4 */
#define FLKO_R1_FLKO_FH_SPARE_12_CQ                                             (1) /* 44D8, 0x1A0144D8 */
#define FLKO_R1_FLKO_FH_SPARE_13_CQ                                             (1) /* 44DC, 0x1A0144DC */
#define FLKO_R1_FLKO_FH_SPARE_14_CQ                                             (1) /* 44E0, 0x1A0144E0 */
#define FLKO_R1_FLKO_FH_SPARE_15_CQ                                             (1) /* 44E4, 0x1A0144E4 */
#define FLKO_R1_FLKO_FH_SPARE_16_CQ                                             (1) /* 44E8, 0x1A0144E8 */
#define LTMSO_R1_LTMSO_BASE_ADDR_CQ                                             (1) /* 44F0, 0x1A0144F0 */
#define LTMSO_R1_LTMSO_OFST_ADDR_CQ                                             (1) /* 44F4, 0x1A0144F4 */
#define LTMSO_R1_LTMSO_DRS_CQ                                                   (1) /* 44F8, 0x1A0144F8 */
#define LTMSO_R1_LTMSO_XSIZE_CQ                                                 (1) /* 44FC, 0x1A0144FC */
#define LTMSO_R1_LTMSO_YSIZE_CQ                                                 (1) /* 4500, 0x1A014500 */
#define LTMSO_R1_LTMSO_STRIDE_CQ                                                (1) /* 4504, 0x1A014504 */
#define LTMSO_R1_LTMSO_CON_CQ                                                   (1) /* 4508, 0x1A014508 */
#define LTMSO_R1_LTMSO_CON2_CQ                                                  (1) /* 450C, 0x1A01450C */
#define LTMSO_R1_LTMSO_CON3_CQ                                                  (1) /* 4510, 0x1A014510 */
#define LTMSO_R1_LTMSO_CROP_CQ                                                  (1) /* 4514, 0x1A014514 */
#define LTMSO_R1_LTMSO_CON4_CQ                                                  (1) /* 4518, 0x1A014518 */
#define LTMSO_R1_LTMSO_FH_BASE_ADDR_CQ                                          (1) /* 451C, 0x1A01451C */
#define LTMSO_R1_LTMSO_FH_SPARE_2_CQ                                            (1) /* 4520, 0x1A014520 */
#define LTMSO_R1_LTMSO_FH_SPARE_3_CQ                                            (1) /* 4524, 0x1A014524 */
#define LTMSO_R1_LTMSO_FH_SPARE_4_CQ                                            (1) /* 4528, 0x1A014528 */
#define LTMSO_R1_LTMSO_FH_SPARE_5_CQ                                            (1) /* 452C, 0x1A01452C */
#define LTMSO_R1_LTMSO_FH_SPARE_6_CQ                                            (1) /* 4530, 0x1A014530 */
#define LTMSO_R1_LTMSO_FH_SPARE_7_CQ                                            (1) /* 4534, 0x1A014534 */
#define LTMSO_R1_LTMSO_FH_SPARE_8_CQ                                            (1) /* 4538, 0x1A014538 */
#define LTMSO_R1_LTMSO_FH_SPARE_9_CQ                                            (1) /* 453C, 0x1A01453C */
#define LTMSO_R1_LTMSO_FH_SPARE_10_CQ                                           (1) /* 4540, 0x1A014540 */
#define LTMSO_R1_LTMSO_FH_SPARE_11_CQ                                           (1) /* 4544, 0x1A014544 */
#define LTMSO_R1_LTMSO_FH_SPARE_12_CQ                                           (1) /* 4548, 0x1A014548 */
#define LTMSO_R1_LTMSO_FH_SPARE_13_CQ                                           (1) /* 454C, 0x1A01454C */
#define LTMSO_R1_LTMSO_FH_SPARE_14_CQ                                           (1) /* 4550, 0x1A014550 */
#define LTMSO_R1_LTMSO_FH_SPARE_15_CQ                                           (1) /* 4554, 0x1A014554 */
#define LTMSO_R1_LTMSO_FH_SPARE_16_CQ                                           (1) /* 4558, 0x1A014558 */
#define LCESO_R1_LCESO_BASE_ADDR_CQ                                             (1) /* 4560, 0x1A014560 */
#define LCESO_R1_LCESO_OFST_ADDR_CQ                                             (1) /* 4564, 0x1A014564 */
#define LCESO_R1_LCESO_DRS_CQ                                                   (1) /* 4568, 0x1A014568 */
#define LCESO_R1_LCESO_XSIZE_CQ                                                 (1) /* 456C, 0x1A01456C */
#define LCESO_R1_LCESO_YSIZE_CQ                                                 (1) /* 4570, 0x1A014570 */
#define LCESO_R1_LCESO_STRIDE_CQ                                                (1) /* 4574, 0x1A014574 */
#define LCESO_R1_LCESO_CON_CQ                                                   (1) /* 4578, 0x1A014578 */
#define LCESO_R1_LCESO_CON2_CQ                                                  (1) /* 457C, 0x1A01457C */
#define LCESO_R1_LCESO_CON3_CQ                                                  (1) /* 4580, 0x1A014580 */
#define LCESO_R1_LCESO_CROP_CQ                                                  (1) /* 4584, 0x1A014584 */
#define LCESO_R1_LCESO_CON4_CQ                                                  (1) /* 4588, 0x1A014588 */
#define LCESO_R1_LCESO_FH_BASE_ADDR_CQ                                          (1) /* 458C, 0x1A01458C */
#define LCESO_R1_LCESO_FH_SPARE_2_CQ                                            (1) /* 4590, 0x1A014590 */
#define LCESO_R1_LCESO_FH_SPARE_3_CQ                                            (1) /* 4594, 0x1A014594 */
#define LCESO_R1_LCESO_FH_SPARE_4_CQ                                            (1) /* 4598, 0x1A014598 */
#define LCESO_R1_LCESO_FH_SPARE_5_CQ                                            (1) /* 459C, 0x1A01459C */
#define LCESO_R1_LCESO_FH_SPARE_6_CQ                                            (1) /* 45A0, 0x1A0145A0 */
#define LCESO_R1_LCESO_FH_SPARE_7_CQ                                            (1) /* 45A4, 0x1A0145A4 */
#define LCESO_R1_LCESO_FH_SPARE_8_CQ                                            (1) /* 45A8, 0x1A0145A8 */
#define LCESO_R1_LCESO_FH_SPARE_9_CQ                                            (1) /* 45AC, 0x1A0145AC */
#define LCESO_R1_LCESO_FH_SPARE_10_CQ                                           (1) /* 45B0, 0x1A0145B0 */
#define LCESO_R1_LCESO_FH_SPARE_11_CQ                                           (1) /* 45B4, 0x1A0145B4 */
#define LCESO_R1_LCESO_FH_SPARE_12_CQ                                           (1) /* 45B8, 0x1A0145B8 */
#define LCESO_R1_LCESO_FH_SPARE_13_CQ                                           (1) /* 45BC, 0x1A0145BC */
#define LCESO_R1_LCESO_FH_SPARE_14_CQ                                           (1) /* 45C0, 0x1A0145C0 */
#define LCESO_R1_LCESO_FH_SPARE_15_CQ                                           (1) /* 45C4, 0x1A0145C4 */
#define LCESO_R1_LCESO_FH_SPARE_16_CQ                                           (1) /* 45C8, 0x1A0145C8 */
#define RSSO_R1_RSSO_BASE_ADDR_CQ                                               (1) /* 4640, 0x1A014640 */
#define RSSO_R1_RSSO_OFST_ADDR_CQ                                               (1) /* 4644, 0x1A014644 */
#define RSSO_R1_RSSO_DRS_CQ                                                     (1) /* 4648, 0x1A014648 */
#define RSSO_R1_RSSO_XSIZE_CQ                                                   (1) /* 464C, 0x1A01464C */
#define RSSO_R1_RSSO_YSIZE_CQ                                                   (1) /* 4650, 0x1A014650 */
#define RSSO_R1_RSSO_STRIDE_CQ                                                  (1) /* 4654, 0x1A014654 */
#define RSSO_R1_RSSO_CON_CQ                                                     (1) /* 4658, 0x1A014658 */
#define RSSO_R1_RSSO_CON2_CQ                                                    (1) /* 465C, 0x1A01465C */
#define RSSO_R1_RSSO_CON3_CQ                                                    (1) /* 4660, 0x1A014660 */
#define RSSO_R1_RSSO_CROP_CQ                                                    (1) /* 4664, 0x1A014664 */
#define RSSO_R1_RSSO_CON4_CQ                                                    (1) /* 4668, 0x1A014668 */
#define RSSO_R1_RSSO_FH_BASE_ADDR_CQ                                            (1) /* 466C, 0x1A01466C */
#define RSSO_R1_RSSO_FH_SPARE_2_CQ                                              (1) /* 4670, 0x1A014670 */
#define RSSO_R1_RSSO_FH_SPARE_3_CQ                                              (1) /* 4674, 0x1A014674 */
#define RSSO_R1_RSSO_FH_SPARE_4_CQ                                              (1) /* 4678, 0x1A014678 */
#define RSSO_R1_RSSO_FH_SPARE_5_CQ                                              (1) /* 467C, 0x1A01467C */
#define RSSO_R1_RSSO_FH_SPARE_6_CQ                                              (1) /* 4680, 0x1A014680 */
#define RSSO_R1_RSSO_FH_SPARE_7_CQ                                              (1) /* 4684, 0x1A014684 */
#define RSSO_R1_RSSO_FH_SPARE_8_CQ                                              (1) /* 4688, 0x1A014688 */
#define RSSO_R1_RSSO_FH_SPARE_9_CQ                                              (1) /* 468C, 0x1A01468C */
#define RSSO_R1_RSSO_FH_SPARE_10_CQ                                             (1) /* 4690, 0x1A014690 */
#define RSSO_R1_RSSO_FH_SPARE_11_CQ                                             (1) /* 4694, 0x1A014694 */
#define RSSO_R1_RSSO_FH_SPARE_12_CQ                                             (1) /* 4698, 0x1A014698 */
#define RSSO_R1_RSSO_FH_SPARE_13_CQ                                             (1) /* 469C, 0x1A01469C */
#define RSSO_R1_RSSO_FH_SPARE_14_CQ                                             (1) /* 46A0, 0x1A0146A0 */
#define RSSO_R1_RSSO_FH_SPARE_15_CQ                                             (1) /* 46A4, 0x1A0146A4 */
#define RSSO_R1_RSSO_FH_SPARE_16_CQ                                             (1) /* 46A8, 0x1A0146A8 */
#define LMVO_R1_LMVO_BASE_ADDR_CQ                                               (1) /* 46B0, 0x1A0146B0 */
#define LMVO_R1_LMVO_OFST_ADDR_CQ                                               (1) /* 46B4, 0x1A0146B4 */
#define LMVO_R1_LMVO_DRS_CQ                                                     (1) /* 46B8, 0x1A0146B8 */
#define LMVO_R1_LMVO_XSIZE_CQ                                                   (1) /* 46BC, 0x1A0146BC */
#define LMVO_R1_LMVO_YSIZE_CQ                                                   (1) /* 46C0, 0x1A0146C0 */
#define LMVO_R1_LMVO_STRIDE_CQ                                                  (1) /* 46C4, 0x1A0146C4 */
#define LMVO_R1_LMVO_CON_CQ                                                     (1) /* 46C8, 0x1A0146C8 */
#define LMVO_R1_LMVO_CON2_CQ                                                    (1) /* 46CC, 0x1A0146CC */
#define LMVO_R1_LMVO_CON3_CQ                                                    (1) /* 46D0, 0x1A0146D0 */
#define LMVO_R1_LMVO_CROP_CQ                                                    (1) /* 46D4, 0x1A0146D4 */
#define LMVO_R1_LMVO_CON4_CQ                                                    (1) /* 46D8, 0x1A0146D8 */
#define LMVO_R1_LMVO_FH_BASE_ADDR_CQ                                            (1) /* 46DC, 0x1A0146DC */
#define LMVO_R1_LMVO_FH_SPARE_2_CQ                                              (1) /* 46E0, 0x1A0146E0 */
#define LMVO_R1_LMVO_FH_SPARE_3_CQ                                              (1) /* 46E4, 0x1A0146E4 */
#define LMVO_R1_LMVO_FH_SPARE_4_CQ                                              (1) /* 46E8, 0x1A0146E8 */
#define LMVO_R1_LMVO_FH_SPARE_5_CQ                                              (1) /* 46EC, 0x1A0146EC */
#define LMVO_R1_LMVO_FH_SPARE_6_CQ                                              (1) /* 46F0, 0x1A0146F0 */
#define LMVO_R1_LMVO_FH_SPARE_7_CQ                                              (1) /* 46F4, 0x1A0146F4 */
#define LMVO_R1_LMVO_FH_SPARE_8_CQ                                              (1) /* 46F8, 0x1A0146F8 */
#define LMVO_R1_LMVO_FH_SPARE_9_CQ                                              (1) /* 46FC, 0x1A0146FC */
#define LMVO_R1_LMVO_FH_SPARE_10_CQ                                             (1) /* 4700, 0x1A014700 */
#define LMVO_R1_LMVO_FH_SPARE_11_CQ                                             (1) /* 4704, 0x1A014704 */
#define LMVO_R1_LMVO_FH_SPARE_12_CQ                                             (1) /* 4708, 0x1A014708 */
#define LMVO_R1_LMVO_FH_SPARE_13_CQ                                             (1) /* 470C, 0x1A01470C */
#define LMVO_R1_LMVO_FH_SPARE_14_CQ                                             (1) /* 4710, 0x1A014710 */
#define LMVO_R1_LMVO_FH_SPARE_15_CQ                                             (1) /* 4714, 0x1A014714 */
#define LMVO_R1_LMVO_FH_SPARE_16_CQ                                             (1) /* 4718, 0x1A014718 */
#define IMGO_R1_IMGO_BASE_ADDR_CQ                                               (1) /* 4720, 0x1A014720 */
#define IMGO_R1_IMGO_OFST_ADDR_CQ                                               (1) /* 4724, 0x1A014724 */
#define IMGO_R1_IMGO_DRS_CQ                                                     (1) /* 4728, 0x1A014728 */
#define IMGO_R1_IMGO_XSIZE_CQ                                                   (1) /* 472C, 0x1A01472C */
#define IMGO_R1_IMGO_YSIZE_CQ                                                   (1) /* 4730, 0x1A014730 */
#define IMGO_R1_IMGO_STRIDE_CQ                                                  (1) /* 4734, 0x1A014734 */
#define IMGO_R1_IMGO_CON_CQ                                                     (1) /* 4738, 0x1A014738 */
#define IMGO_R1_IMGO_CON2_CQ                                                    (1) /* 473C, 0x1A01473C */
#define IMGO_R1_IMGO_CON3_CQ                                                    (1) /* 4740, 0x1A014740 */
#define IMGO_R1_IMGO_CROP_CQ                                                    (1) /* 4744, 0x1A014744 */
#define IMGO_R1_IMGO_CON4_CQ                                                    (1) /* 4748, 0x1A014748 */
#define IMGO_R1_IMGO_FH_BASE_ADDR_CQ                                            (1) /* 474C, 0x1A01474C */
#define IMGO_R1_IMGO_FH_SPARE_2_CQ                                              (1) /* 4750, 0x1A014750 */
#define IMGO_R1_IMGO_FH_SPARE_3_CQ                                              (1) /* 4754, 0x1A014754 */
#define IMGO_R1_IMGO_FH_SPARE_4_CQ                                              (1) /* 4758, 0x1A014758 */
#define IMGO_R1_IMGO_FH_SPARE_5_CQ                                              (1) /* 475C, 0x1A01475C */
#define IMGO_R1_IMGO_FH_SPARE_6_CQ                                              (1) /* 4760, 0x1A014760 */
#define IMGO_R1_IMGO_FH_SPARE_7_CQ                                              (1) /* 4764, 0x1A014764 */
#define IMGO_R1_IMGO_FH_SPARE_8_CQ                                              (1) /* 4768, 0x1A014768 */
#define IMGO_R1_IMGO_FH_SPARE_9_CQ                                              (1) /* 476C, 0x1A01476C */
#define IMGO_R1_IMGO_FH_SPARE_10_CQ                                             (1) /* 4770, 0x1A014770 */
#define IMGO_R1_IMGO_FH_SPARE_11_CQ                                             (1) /* 4774, 0x1A014774 */
#define IMGO_R1_IMGO_FH_SPARE_12_CQ                                             (1) /* 4778, 0x1A014778 */
#define IMGO_R1_IMGO_FH_SPARE_13_CQ                                             (1) /* 477C, 0x1A01477C */
#define IMGO_R1_IMGO_FH_SPARE_14_CQ                                             (1) /* 4780, 0x1A014780 */
#define IMGO_R1_IMGO_FH_SPARE_15_CQ                                             (1) /* 4784, 0x1A014784 */
#define IMGO_R1_IMGO_FH_SPARE_16_CQ                                             (1) /* 4788, 0x1A014788 */
#define UFEO_R1_UFEO_BASE_ADDR_CQ                                               (1) /* 4790, 0x1A014790 */
#define UFEO_R1_UFEO_OFST_ADDR_CQ                                               (1) /* 4794, 0x1A014794 */
#define UFEO_R1_UFEO_DRS_CQ                                                     (1) /* 4798, 0x1A014798 */
#define UFEO_R1_UFEO_XSIZE_CQ                                                   (1) /* 479C, 0x1A01479C */
#define UFEO_R1_UFEO_YSIZE_CQ                                                   (1) /* 47A0, 0x1A0147A0 */
#define UFEO_R1_UFEO_STRIDE_CQ                                                  (1) /* 47A4, 0x1A0147A4 */
#define UFEO_R1_UFEO_CON_CQ                                                     (1) /* 47A8, 0x1A0147A8 */
#define UFEO_R1_UFEO_CON2_CQ                                                    (1) /* 47AC, 0x1A0147AC */
#define UFEO_R1_UFEO_CON3_CQ                                                    (1) /* 47B0, 0x1A0147B0 */
#define UFEO_R1_UFEO_CROP_CQ                                                    (1) /* 47B4, 0x1A0147B4 */
#define UFEO_R1_UFEO_CON4_CQ                                                    (1) /* 47B8, 0x1A0147B8 */
#define UFEO_R1_UFEO_FH_BASE_ADDR_CQ                                            (1) /* 47BC, 0x1A0147BC */
#define UFEO_R1_UFEO_FH_SPARE_2_CQ                                              (1) /* 47C0, 0x1A0147C0 */
#define UFEO_R1_UFEO_FH_SPARE_3_CQ                                              (1) /* 47C4, 0x1A0147C4 */
#define UFEO_R1_UFEO_FH_SPARE_4_CQ                                              (1) /* 47C8, 0x1A0147C8 */
#define UFEO_R1_UFEO_FH_SPARE_5_CQ                                              (1) /* 47CC, 0x1A0147CC */
#define UFEO_R1_UFEO_FH_SPARE_6_CQ                                              (1) /* 47D0, 0x1A0147D0 */
#define UFEO_R1_UFEO_FH_SPARE_7_CQ                                              (1) /* 47D4, 0x1A0147D4 */
#define UFEO_R1_UFEO_FH_SPARE_8_CQ                                              (1) /* 47D8, 0x1A0147D8 */
#define UFEO_R1_UFEO_FH_SPARE_9_CQ                                              (1) /* 47DC, 0x1A0147DC */
#define UFEO_R1_UFEO_FH_SPARE_10_CQ                                             (1) /* 47E0, 0x1A0147E0 */
#define UFEO_R1_UFEO_FH_SPARE_11_CQ                                             (1) /* 47E4, 0x1A0147E4 */
#define UFEO_R1_UFEO_FH_SPARE_12_CQ                                             (1) /* 47E8, 0x1A0147E8 */
#define UFEO_R1_UFEO_FH_SPARE_13_CQ                                             (1) /* 47EC, 0x1A0147EC */
#define UFEO_R1_UFEO_FH_SPARE_14_CQ                                             (1) /* 47F0, 0x1A0147F0 */
#define UFEO_R1_UFEO_FH_SPARE_15_CQ                                             (1) /* 47F4, 0x1A0147F4 */
#define UFEO_R1_UFEO_FH_SPARE_16_CQ                                             (1) /* 47F8, 0x1A0147F8 */
#define RRZO_R1_RRZO_BASE_ADDR_CQ                                               (1) /* 4800, 0x1A014800 */
#define RRZO_R1_RRZO_OFST_ADDR_CQ                                               (1) /* 4804, 0x1A014804 */
#define RRZO_R1_RRZO_DRS_CQ                                                     (1) /* 4808, 0x1A014808 */
#define RRZO_R1_RRZO_XSIZE_CQ                                                   (1) /* 480C, 0x1A01480C */
#define RRZO_R1_RRZO_YSIZE_CQ                                                   (1) /* 4810, 0x1A014810 */
#define RRZO_R1_RRZO_STRIDE_CQ                                                  (1) /* 4814, 0x1A014814 */
#define RRZO_R1_RRZO_CON_CQ                                                     (1) /* 4818, 0x1A014818 */
#define RRZO_R1_RRZO_CON2_CQ                                                    (1) /* 481C, 0x1A01481C */
#define RRZO_R1_RRZO_CON3_CQ                                                    (1) /* 4820, 0x1A014820 */
#define RRZO_R1_RRZO_CROP_CQ                                                    (1) /* 4824, 0x1A014824 */
#define RRZO_R1_RRZO_CON4_CQ                                                    (1) /* 4828, 0x1A014828 */
#define RRZO_R1_RRZO_FH_BASE_ADDR_CQ                                            (1) /* 482C, 0x1A01482C */
#define RRZO_R1_RRZO_FH_SPARE_2_CQ                                              (1) /* 4830, 0x1A014830 */
#define RRZO_R1_RRZO_FH_SPARE_3_CQ                                              (1) /* 4834, 0x1A014834 */
#define RRZO_R1_RRZO_FH_SPARE_4_CQ                                              (1) /* 4838, 0x1A014838 */
#define RRZO_R1_RRZO_FH_SPARE_5_CQ                                              (1) /* 483C, 0x1A01483C */
#define RRZO_R1_RRZO_FH_SPARE_6_CQ                                              (1) /* 4840, 0x1A014840 */
#define RRZO_R1_RRZO_FH_SPARE_7_CQ                                              (1) /* 4844, 0x1A014844 */
#define RRZO_R1_RRZO_FH_SPARE_8_CQ                                              (1) /* 4848, 0x1A014848 */
#define RRZO_R1_RRZO_FH_SPARE_9_CQ                                              (1) /* 484C, 0x1A01484C */
#define RRZO_R1_RRZO_FH_SPARE_10_CQ                                             (1) /* 4850, 0x1A014850 */
#define RRZO_R1_RRZO_FH_SPARE_11_CQ                                             (1) /* 4854, 0x1A014854 */
#define RRZO_R1_RRZO_FH_SPARE_12_CQ                                             (1) /* 4858, 0x1A014858 */
#define RRZO_R1_RRZO_FH_SPARE_13_CQ                                             (1) /* 485C, 0x1A01485C */
#define RRZO_R1_RRZO_FH_SPARE_14_CQ                                             (1) /* 4860, 0x1A014860 */
#define RRZO_R1_RRZO_FH_SPARE_15_CQ                                             (1) /* 4864, 0x1A014864 */
#define RRZO_R1_RRZO_FH_SPARE_16_CQ                                             (1) /* 4868, 0x1A014868 */
#define UFGO_R1_UFGO_BASE_ADDR_CQ                                               (1) /* 4870, 0x1A014870 */
#define UFGO_R1_UFGO_OFST_ADDR_CQ                                               (1) /* 4874, 0x1A014874 */
#define UFGO_R1_UFGO_DRS_CQ                                                     (1) /* 4878, 0x1A014878 */
#define UFGO_R1_UFGO_XSIZE_CQ                                                   (1) /* 487C, 0x1A01487C */
#define UFGO_R1_UFGO_YSIZE_CQ                                                   (1) /* 4880, 0x1A014880 */
#define UFGO_R1_UFGO_STRIDE_CQ                                                  (1) /* 4884, 0x1A014884 */
#define UFGO_R1_UFGO_CON_CQ                                                     (1) /* 4888, 0x1A014888 */
#define UFGO_R1_UFGO_CON2_CQ                                                    (1) /* 488C, 0x1A01488C */
#define UFGO_R1_UFGO_CON3_CQ                                                    (1) /* 4890, 0x1A014890 */
#define UFGO_R1_UFGO_CROP_CQ                                                    (1) /* 4894, 0x1A014894 */
#define UFGO_R1_UFGO_CON4_CQ                                                    (1) /* 4898, 0x1A014898 */
#define UFGO_R1_UFGO_FH_BASE_ADDR_CQ                                            (1) /* 489C, 0x1A01489C */
#define UFGO_R1_UFGO_FH_SPARE_2_CQ                                              (1) /* 48A0, 0x1A0148A0 */
#define UFGO_R1_UFGO_FH_SPARE_3_CQ                                              (1) /* 48A4, 0x1A0148A4 */
#define UFGO_R1_UFGO_FH_SPARE_4_CQ                                              (1) /* 48A8, 0x1A0148A8 */
#define UFGO_R1_UFGO_FH_SPARE_5_CQ                                              (1) /* 48AC, 0x1A0148AC */
#define UFGO_R1_UFGO_FH_SPARE_6_CQ                                              (1) /* 48B0, 0x1A0148B0 */
#define UFGO_R1_UFGO_FH_SPARE_7_CQ                                              (1) /* 48B4, 0x1A0148B4 */
#define UFGO_R1_UFGO_FH_SPARE_8_CQ                                              (1) /* 48B8, 0x1A0148B8 */
#define UFGO_R1_UFGO_FH_SPARE_9_CQ                                              (1) /* 48BC, 0x1A0148BC */
#define UFGO_R1_UFGO_FH_SPARE_10_CQ                                             (1) /* 48C0, 0x1A0148C0 */
#define UFGO_R1_UFGO_FH_SPARE_11_CQ                                             (1) /* 48C4, 0x1A0148C4 */
#define UFGO_R1_UFGO_FH_SPARE_12_CQ                                             (1) /* 48C8, 0x1A0148C8 */
#define UFGO_R1_UFGO_FH_SPARE_13_CQ                                             (1) /* 48CC, 0x1A0148CC */
#define UFGO_R1_UFGO_FH_SPARE_14_CQ                                             (1) /* 48D0, 0x1A0148D0 */
#define UFGO_R1_UFGO_FH_SPARE_15_CQ                                             (1) /* 48D4, 0x1A0148D4 */
#define UFGO_R1_UFGO_FH_SPARE_16_CQ                                             (1) /* 48D8, 0x1A0148D8 */
#define YUVO_R1_YUVO_BASE_ADDR_CQ                                               (1) /* 48E0, 0x1A0148E0 */
#define YUVO_R1_YUVO_OFST_ADDR_CQ                                               (1) /* 48E4, 0x1A0148E4 */
#define YUVO_R1_YUVO_DRS_CQ                                                     (1) /* 48E8, 0x1A0148E8 */
#define YUVO_R1_YUVO_XSIZE_CQ                                                   (1) /* 48EC, 0x1A0148EC */
#define YUVO_R1_YUVO_YSIZE_CQ                                                   (1) /* 48F0, 0x1A0148F0 */
#define YUVO_R1_YUVO_STRIDE_CQ                                                  (1) /* 48F4, 0x1A0148F4 */
#define YUVO_R1_YUVO_CON_CQ                                                     (1) /* 48F8, 0x1A0148F8 */
#define YUVO_R1_YUVO_CON2_CQ                                                    (1) /* 48FC, 0x1A0148FC */
#define YUVO_R1_YUVO_CON3_CQ                                                    (1) /* 4900, 0x1A014900 */
#define YUVO_R1_YUVO_CROP_CQ                                                    (1) /* 4904, 0x1A014904 */
#define YUVO_R1_YUVO_CON4_CQ                                                    (1) /* 4908, 0x1A014908 */
#define YUVO_R1_YUVO_FH_BASE_ADDR_CQ                                            (1) /* 490C, 0x1A01490C */
#define YUVO_R1_YUVO_FH_SPARE_2_CQ                                              (1) /* 4910, 0x1A014910 */
#define YUVO_R1_YUVO_FH_SPARE_3_CQ                                              (1) /* 4914, 0x1A014914 */
#define YUVO_R1_YUVO_FH_SPARE_4_CQ                                              (1) /* 4918, 0x1A014918 */
#define YUVO_R1_YUVO_FH_SPARE_5_CQ                                              (1) /* 491C, 0x1A01491C */
#define YUVO_R1_YUVO_FH_SPARE_6_CQ                                              (1) /* 4920, 0x1A014920 */
#define YUVO_R1_YUVO_FH_SPARE_7_CQ                                              (1) /* 4924, 0x1A014924 */
#define YUVO_R1_YUVO_FH_SPARE_8_CQ                                              (1) /* 4928, 0x1A014928 */
#define YUVO_R1_YUVO_FH_SPARE_9_CQ                                              (1) /* 492C, 0x1A01492C */
#define YUVO_R1_YUVO_FH_SPARE_10_CQ                                             (1) /* 4930, 0x1A014930 */
#define YUVO_R1_YUVO_FH_SPARE_11_CQ                                             (1) /* 4934, 0x1A014934 */
#define YUVO_R1_YUVO_FH_SPARE_12_CQ                                             (1) /* 4938, 0x1A014938 */
#define YUVO_R1_YUVO_FH_SPARE_13_CQ                                             (1) /* 493C, 0x1A01493C */
#define YUVO_R1_YUVO_FH_SPARE_14_CQ                                             (1) /* 4940, 0x1A014940 */
#define YUVO_R1_YUVO_FH_SPARE_15_CQ                                             (1) /* 4944, 0x1A014944 */
#define YUVO_R1_YUVO_FH_SPARE_16_CQ                                             (1) /* 4948, 0x1A014948 */
#define YUVBO_R1_YUVBO_BASE_ADDR_CQ                                             (1) /* 4950, 0x1A014950 */
#define YUVBO_R1_YUVBO_OFST_ADDR_CQ                                             (1) /* 4954, 0x1A014954 */
#define YUVBO_R1_YUVBO_DRS_CQ                                                   (1) /* 4958, 0x1A014958 */
#define YUVBO_R1_YUVBO_XSIZE_CQ                                                 (1) /* 495C, 0x1A01495C */
#define YUVBO_R1_YUVBO_YSIZE_CQ                                                 (1) /* 4960, 0x1A014960 */
#define YUVBO_R1_YUVBO_STRIDE_CQ                                                (1) /* 4964, 0x1A014964 */
#define YUVBO_R1_YUVBO_CON_CQ                                                   (1) /* 4968, 0x1A014968 */
#define YUVBO_R1_YUVBO_CON2_CQ                                                  (1) /* 496C, 0x1A01496C */
#define YUVBO_R1_YUVBO_CON3_CQ                                                  (1) /* 4970, 0x1A014970 */
#define YUVBO_R1_YUVBO_CROP_CQ                                                  (1) /* 4974, 0x1A014974 */
#define YUVBO_R1_YUVBO_CON4_CQ                                                  (1) /* 4978, 0x1A014978 */
#define YUVBO_R1_YUVBO_FH_BASE_ADDR_CQ                                          (1) /* 497C, 0x1A01497C */
#define YUVBO_R1_YUVBO_FH_SPARE_2_CQ                                            (1) /* 4980, 0x1A014980 */
#define YUVBO_R1_YUVBO_FH_SPARE_3_CQ                                            (1) /* 4984, 0x1A014984 */
#define YUVBO_R1_YUVBO_FH_SPARE_4_CQ                                            (1) /* 4988, 0x1A014988 */
#define YUVBO_R1_YUVBO_FH_SPARE_5_CQ                                            (1) /* 498C, 0x1A01498C */
#define YUVBO_R1_YUVBO_FH_SPARE_6_CQ                                            (1) /* 4990, 0x1A014990 */
#define YUVBO_R1_YUVBO_FH_SPARE_7_CQ                                            (1) /* 4994, 0x1A014994 */
#define YUVBO_R1_YUVBO_FH_SPARE_8_CQ                                            (1) /* 4998, 0x1A014998 */
#define YUVBO_R1_YUVBO_FH_SPARE_9_CQ                                            (1) /* 499C, 0x1A01499C */
#define YUVBO_R1_YUVBO_FH_SPARE_10_CQ                                           (1) /* 49A0, 0x1A0149A0 */
#define YUVBO_R1_YUVBO_FH_SPARE_11_CQ                                           (1) /* 49A4, 0x1A0149A4 */
#define YUVBO_R1_YUVBO_FH_SPARE_12_CQ                                           (1) /* 49A8, 0x1A0149A8 */
#define YUVBO_R1_YUVBO_FH_SPARE_13_CQ                                           (1) /* 49AC, 0x1A0149AC */
#define YUVBO_R1_YUVBO_FH_SPARE_14_CQ                                           (1) /* 49B0, 0x1A0149B0 */
#define YUVBO_R1_YUVBO_FH_SPARE_15_CQ                                           (1) /* 49B4, 0x1A0149B4 */
#define YUVBO_R1_YUVBO_FH_SPARE_16_CQ                                           (1) /* 49B8, 0x1A0149B8 */
#define YUVCO_R1_YUVCO_BASE_ADDR_CQ                                             (1) /* 49C0, 0x1A0149C0 */
#define YUVCO_R1_YUVCO_OFST_ADDR_CQ                                             (1) /* 49C4, 0x1A0149C4 */
#define YUVCO_R1_YUVCO_DRS_CQ                                                   (1) /* 49C8, 0x1A0149C8 */
#define YUVCO_R1_YUVCO_XSIZE_CQ                                                 (1) /* 49CC, 0x1A0149CC */
#define YUVCO_R1_YUVCO_YSIZE_CQ                                                 (1) /* 49D0, 0x1A0149D0 */
#define YUVCO_R1_YUVCO_STRIDE_CQ                                                (1) /* 49D4, 0x1A0149D4 */
#define YUVCO_R1_YUVCO_CON_CQ                                                   (1) /* 49D8, 0x1A0149D8 */
#define YUVCO_R1_YUVCO_CON2_CQ                                                  (1) /* 49DC, 0x1A0149DC */
#define YUVCO_R1_YUVCO_CON3_CQ                                                  (1) /* 49E0, 0x1A0149E0 */
#define YUVCO_R1_YUVCO_CROP_CQ                                                  (1) /* 49E4, 0x1A0149E4 */
#define YUVCO_R1_YUVCO_CON4_CQ                                                  (1) /* 49E8, 0x1A0149E8 */
#define YUVCO_R1_YUVCO_FH_BASE_ADDR_CQ                                          (1) /* 49EC, 0x1A0149EC */
#define YUVCO_R1_YUVCO_FH_SPARE_2_CQ                                            (1) /* 49F0, 0x1A0149F0 */
#define YUVCO_R1_YUVCO_FH_SPARE_3_CQ                                            (1) /* 49F4, 0x1A0149F4 */
#define YUVCO_R1_YUVCO_FH_SPARE_4_CQ                                            (1) /* 49F8, 0x1A0149F8 */
#define YUVCO_R1_YUVCO_FH_SPARE_5_CQ                                            (1) /* 49FC, 0x1A0149FC */
#define YUVCO_R1_YUVCO_FH_SPARE_6_CQ                                            (1) /* 4A00, 0x1A014A00 */
#define YUVCO_R1_YUVCO_FH_SPARE_7_CQ                                            (1) /* 4A04, 0x1A014A04 */
#define YUVCO_R1_YUVCO_FH_SPARE_8_CQ                                            (1) /* 4A08, 0x1A014A08 */
#define YUVCO_R1_YUVCO_FH_SPARE_9_CQ                                            (1) /* 4A0C, 0x1A014A0C */
#define YUVCO_R1_YUVCO_FH_SPARE_10_CQ                                           (1) /* 4A10, 0x1A014A10 */
#define YUVCO_R1_YUVCO_FH_SPARE_11_CQ                                           (1) /* 4A14, 0x1A014A14 */
#define YUVCO_R1_YUVCO_FH_SPARE_12_CQ                                           (1) /* 4A18, 0x1A014A18 */
#define YUVCO_R1_YUVCO_FH_SPARE_13_CQ                                           (1) /* 4A1C, 0x1A014A1C */
#define YUVCO_R1_YUVCO_FH_SPARE_14_CQ                                           (1) /* 4A20, 0x1A014A20 */
#define YUVCO_R1_YUVCO_FH_SPARE_15_CQ                                           (1) /* 4A24, 0x1A014A24 */
#define YUVCO_R1_YUVCO_FH_SPARE_16_CQ                                           (1) /* 4A28, 0x1A014A28 */
#define CRZO_R1_CRZO_BASE_ADDR_CQ                                               (1) /* 4A30, 0x1A014A30 */
#define CRZO_R1_CRZO_OFST_ADDR_CQ                                               (1) /* 4A34, 0x1A014A34 */
#define CRZO_R1_CRZO_DRS_CQ                                                     (1) /* 4A38, 0x1A014A38 */
#define CRZO_R1_CRZO_XSIZE_CQ                                                   (1) /* 4A3C, 0x1A014A3C */
#define CRZO_R1_CRZO_YSIZE_CQ                                                   (1) /* 4A40, 0x1A014A40 */
#define CRZO_R1_CRZO_STRIDE_CQ                                                  (1) /* 4A44, 0x1A014A44 */
#define CRZO_R1_CRZO_CON_CQ                                                     (1) /* 4A48, 0x1A014A48 */
#define CRZO_R1_CRZO_CON2_CQ                                                    (1) /* 4A4C, 0x1A014A4C */
#define CRZO_R1_CRZO_CON3_CQ                                                    (1) /* 4A50, 0x1A014A50 */
#define CRZO_R1_CRZO_CROP_CQ                                                    (1) /* 4A54, 0x1A014A54 */
#define CRZO_R1_CRZO_CON4_CQ                                                    (1) /* 4A58, 0x1A014A58 */
#define CRZO_R1_CRZO_FH_BASE_ADDR_CQ                                            (1) /* 4A5C, 0x1A014A5C */
#define CRZO_R1_CRZO_FH_SPARE_2_CQ                                              (1) /* 4A60, 0x1A014A60 */
#define CRZO_R1_CRZO_FH_SPARE_3_CQ                                              (1) /* 4A64, 0x1A014A64 */
#define CRZO_R1_CRZO_FH_SPARE_4_CQ                                              (1) /* 4A68, 0x1A014A68 */
#define CRZO_R1_CRZO_FH_SPARE_5_CQ                                              (1) /* 4A6C, 0x1A014A6C */
#define CRZO_R1_CRZO_FH_SPARE_6_CQ                                              (1) /* 4A70, 0x1A014A70 */
#define CRZO_R1_CRZO_FH_SPARE_7_CQ                                              (1) /* 4A74, 0x1A014A74 */
#define CRZO_R1_CRZO_FH_SPARE_8_CQ                                              (1) /* 4A78, 0x1A014A78 */
#define CRZO_R1_CRZO_FH_SPARE_9_CQ                                              (1) /* 4A7C, 0x1A014A7C */
#define CRZO_R1_CRZO_FH_SPARE_10_CQ                                             (1) /* 4A80, 0x1A014A80 */
#define CRZO_R1_CRZO_FH_SPARE_11_CQ                                             (1) /* 4A84, 0x1A014A84 */
#define CRZO_R1_CRZO_FH_SPARE_12_CQ                                             (1) /* 4A88, 0x1A014A88 */
#define CRZO_R1_CRZO_FH_SPARE_13_CQ                                             (1) /* 4A8C, 0x1A014A8C */
#define CRZO_R1_CRZO_FH_SPARE_14_CQ                                             (1) /* 4A90, 0x1A014A90 */
#define CRZO_R1_CRZO_FH_SPARE_15_CQ                                             (1) /* 4A94, 0x1A014A94 */
#define CRZO_R1_CRZO_FH_SPARE_16_CQ                                             (1) /* 4A98, 0x1A014A98 */
#define CRZBO_R1_CRZBO_BASE_ADDR_CQ                                             (1) /* 4AA0, 0x1A014AA0 */
#define CRZBO_R1_CRZBO_OFST_ADDR_CQ                                             (1) /* 4AA4, 0x1A014AA4 */
#define CRZBO_R1_CRZBO_DRS_CQ                                                   (1) /* 4AA8, 0x1A014AA8 */
#define CRZBO_R1_CRZBO_XSIZE_CQ                                                 (1) /* 4AAC, 0x1A014AAC */
#define CRZBO_R1_CRZBO_YSIZE_CQ                                                 (1) /* 4AB0, 0x1A014AB0 */
#define CRZBO_R1_CRZBO_STRIDE_CQ                                                (1) /* 4AB4, 0x1A014AB4 */
#define CRZBO_R1_CRZBO_CON_CQ                                                   (1) /* 4AB8, 0x1A014AB8 */
#define CRZBO_R1_CRZBO_CON2_CQ                                                  (1) /* 4ABC, 0x1A014ABC */
#define CRZBO_R1_CRZBO_CON3_CQ                                                  (1) /* 4AC0, 0x1A014AC0 */
#define CRZBO_R1_CRZBO_CROP_CQ                                                  (1) /* 4AC4, 0x1A014AC4 */
#define CRZBO_R1_CRZBO_CON4_CQ                                                  (1) /* 4AC8, 0x1A014AC8 */
#define CRZBO_R1_CRZBO_FH_BASE_ADDR_CQ                                          (1) /* 4ACC, 0x1A014ACC */
#define CRZBO_R1_CRZBO_FH_SPARE_2_CQ                                            (1) /* 4AD0, 0x1A014AD0 */
#define CRZBO_R1_CRZBO_FH_SPARE_3_CQ                                            (1) /* 4AD4, 0x1A014AD4 */
#define CRZBO_R1_CRZBO_FH_SPARE_4_CQ                                            (1) /* 4AD8, 0x1A014AD8 */
#define CRZBO_R1_CRZBO_FH_SPARE_5_CQ                                            (1) /* 4ADC, 0x1A014ADC */
#define CRZBO_R1_CRZBO_FH_SPARE_6_CQ                                            (1) /* 4AE0, 0x1A014AE0 */
#define CRZBO_R1_CRZBO_FH_SPARE_7_CQ                                            (1) /* 4AE4, 0x1A014AE4 */
#define CRZBO_R1_CRZBO_FH_SPARE_8_CQ                                            (1) /* 4AE8, 0x1A014AE8 */
#define CRZBO_R1_CRZBO_FH_SPARE_9_CQ                                            (1) /* 4AEC, 0x1A014AEC */
#define CRZBO_R1_CRZBO_FH_SPARE_10_CQ                                           (1) /* 4AF0, 0x1A014AF0 */
#define CRZBO_R1_CRZBO_FH_SPARE_11_CQ                                           (1) /* 4AF4, 0x1A014AF4 */
#define CRZBO_R1_CRZBO_FH_SPARE_12_CQ                                           (1) /* 4AF8, 0x1A014AF8 */
#define CRZBO_R1_CRZBO_FH_SPARE_13_CQ                                           (1) /* 4AFC, 0x1A014AFC */
#define CRZBO_R1_CRZBO_FH_SPARE_14_CQ                                           (1) /* 4B00, 0x1A014B00 */
#define CRZBO_R1_CRZBO_FH_SPARE_15_CQ                                           (1) /* 4B04, 0x1A014B04 */
#define CRZBO_R1_CRZBO_FH_SPARE_16_CQ                                           (1) /* 4B08, 0x1A014B08 */
#define CRZO_R2_CRZO_BASE_ADDR_CQ                                               (1) /* 4B10, 0x1A014B10 */
#define CRZO_R2_CRZO_OFST_ADDR_CQ                                               (1) /* 4B14, 0x1A014B14 */
#define CRZO_R2_CRZO_DRS_CQ                                                     (1) /* 4B18, 0x1A014B18 */
#define CRZO_R2_CRZO_XSIZE_CQ                                                   (1) /* 4B1C, 0x1A014B1C */
#define CRZO_R2_CRZO_YSIZE_CQ                                                   (1) /* 4B20, 0x1A014B20 */
#define CRZO_R2_CRZO_STRIDE_CQ                                                  (1) /* 4B24, 0x1A014B24 */
#define CRZO_R2_CRZO_CON_CQ                                                     (1) /* 4B28, 0x1A014B28 */
#define CRZO_R2_CRZO_CON2_CQ                                                    (1) /* 4B2C, 0x1A014B2C */
#define CRZO_R2_CRZO_CON3_CQ                                                    (1) /* 4B30, 0x1A014B30 */
#define CRZO_R2_CRZO_CROP_CQ                                                    (1) /* 4B34, 0x1A014B34 */
#define CRZO_R2_CRZO_CON4_CQ                                                    (1) /* 4B38, 0x1A014B38 */
#define CRZO_R2_CRZO_FH_BASE_ADDR_CQ                                            (1) /* 4B3C, 0x1A014B3C */
#define CRZO_R2_CRZO_FH_SPARE_2_CQ                                              (1) /* 4B40, 0x1A014B40 */
#define CRZO_R2_CRZO_FH_SPARE_3_CQ                                              (1) /* 4B44, 0x1A014B44 */
#define CRZO_R2_CRZO_FH_SPARE_4_CQ                                              (1) /* 4B48, 0x1A014B48 */
#define CRZO_R2_CRZO_FH_SPARE_5_CQ                                              (1) /* 4B4C, 0x1A014B4C */
#define CRZO_R2_CRZO_FH_SPARE_6_CQ                                              (1) /* 4B50, 0x1A014B50 */
#define CRZO_R2_CRZO_FH_SPARE_7_CQ                                              (1) /* 4B54, 0x1A014B54 */
#define CRZO_R2_CRZO_FH_SPARE_8_CQ                                              (1) /* 4B58, 0x1A014B58 */
#define CRZO_R2_CRZO_FH_SPARE_9_CQ                                              (1) /* 4B5C, 0x1A014B5C */
#define CRZO_R2_CRZO_FH_SPARE_10_CQ                                             (1) /* 4B60, 0x1A014B60 */
#define CRZO_R2_CRZO_FH_SPARE_11_CQ                                             (1) /* 4B64, 0x1A014B64 */
#define CRZO_R2_CRZO_FH_SPARE_12_CQ                                             (1) /* 4B68, 0x1A014B68 */
#define CRZO_R2_CRZO_FH_SPARE_13_CQ                                             (1) /* 4B6C, 0x1A014B6C */
#define CRZO_R2_CRZO_FH_SPARE_14_CQ                                             (1) /* 4B70, 0x1A014B70 */
#define CRZO_R2_CRZO_FH_SPARE_15_CQ                                             (1) /* 4B74, 0x1A014B74 */
#define CRZO_R2_CRZO_FH_SPARE_16_CQ                                             (1) /* 4B78, 0x1A014B78 */
#define CRZBO_R2_CRZBO_BASE_ADDR_CQ                                             (1) /* 4B80, 0x1A014B80 */
#define CRZBO_R2_CRZBO_OFST_ADDR_CQ                                             (1) /* 4B84, 0x1A014B84 */
#define CRZBO_R2_CRZBO_DRS_CQ                                                   (1) /* 4B88, 0x1A014B88 */
#define CRZBO_R2_CRZBO_XSIZE_CQ                                                 (1) /* 4B8C, 0x1A014B8C */
#define CRZBO_R2_CRZBO_YSIZE_CQ                                                 (1) /* 4B90, 0x1A014B90 */
#define CRZBO_R2_CRZBO_STRIDE_CQ                                                (1) /* 4B94, 0x1A014B94 */
#define CRZBO_R2_CRZBO_CON_CQ                                                   (1) /* 4B98, 0x1A014B98 */
#define CRZBO_R2_CRZBO_CON2_CQ                                                  (1) /* 4B9C, 0x1A014B9C */
#define CRZBO_R2_CRZBO_CON3_CQ                                                  (1) /* 4BA0, 0x1A014BA0 */
#define CRZBO_R2_CRZBO_CROP_CQ                                                  (1) /* 4BA4, 0x1A014BA4 */
#define CRZBO_R2_CRZBO_CON4_CQ                                                  (1) /* 4BA8, 0x1A014BA8 */
#define CRZBO_R2_CRZBO_FH_BASE_ADDR_CQ                                          (1) /* 4BAC, 0x1A014BAC */
#define CRZBO_R2_CRZBO_FH_SPARE_2_CQ                                            (1) /* 4BB0, 0x1A014BB0 */
#define CRZBO_R2_CRZBO_FH_SPARE_3_CQ                                            (1) /* 4BB4, 0x1A014BB4 */
#define CRZBO_R2_CRZBO_FH_SPARE_4_CQ                                            (1) /* 4BB8, 0x1A014BB8 */
#define CRZBO_R2_CRZBO_FH_SPARE_5_CQ                                            (1) /* 4BBC, 0x1A014BBC */
#define CRZBO_R2_CRZBO_FH_SPARE_6_CQ                                            (1) /* 4BC0, 0x1A014BC0 */
#define CRZBO_R2_CRZBO_FH_SPARE_7_CQ                                            (1) /* 4BC4, 0x1A014BC4 */
#define CRZBO_R2_CRZBO_FH_SPARE_8_CQ                                            (1) /* 4BC8, 0x1A014BC8 */
#define CRZBO_R2_CRZBO_FH_SPARE_9_CQ                                            (1) /* 4BCC, 0x1A014BCC */
#define CRZBO_R2_CRZBO_FH_SPARE_10_CQ                                           (1) /* 4BD0, 0x1A014BD0 */
#define CRZBO_R2_CRZBO_FH_SPARE_11_CQ                                           (1) /* 4BD4, 0x1A014BD4 */
#define CRZBO_R2_CRZBO_FH_SPARE_12_CQ                                           (1) /* 4BD8, 0x1A014BD8 */
#define CRZBO_R2_CRZBO_FH_SPARE_13_CQ                                           (1) /* 4BDC, 0x1A014BDC */
#define CRZBO_R2_CRZBO_FH_SPARE_14_CQ                                           (1) /* 4BE0, 0x1A014BE0 */
#define CRZBO_R2_CRZBO_FH_SPARE_15_CQ                                           (1) /* 4BE4, 0x1A014BE4 */
#define CRZBO_R2_CRZBO_FH_SPARE_16_CQ                                           (1) /* 4BE8, 0x1A014BE8 */
#define RSSO_R2_RSSO_BASE_ADDR_CQ                                               (1) /* 4BF0, 0x1A014BF0 */
#define RSSO_R2_RSSO_OFST_ADDR_CQ                                               (1) /* 4BF4, 0x1A014BF4 */
#define RSSO_R2_RSSO_DRS_CQ                                                     (1) /* 4BF8, 0x1A014BF8 */
#define RSSO_R2_RSSO_XSIZE_CQ                                                   (1) /* 4BFC, 0x1A014BFC */
#define RSSO_R2_RSSO_YSIZE_CQ                                                   (1) /* 4C00, 0x1A014C00 */
#define RSSO_R2_RSSO_STRIDE_CQ                                                  (1) /* 4C04, 0x1A014C04 */
#define RSSO_R2_RSSO_CON_CQ                                                     (1) /* 4C08, 0x1A014C08 */
#define RSSO_R2_RSSO_CON2_CQ                                                    (1) /* 4C0C, 0x1A014C0C */
#define RSSO_R2_RSSO_CON3_CQ                                                    (1) /* 4C10, 0x1A014C10 */
#define RSSO_R2_RSSO_CROP_CQ                                                    (1) /* 4C14, 0x1A014C14 */
#define RSSO_R2_RSSO_CON4_CQ                                                    (1) /* 4C18, 0x1A014C18 */
#define RSSO_R2_RSSO_FH_BASE_ADDR_CQ                                            (1) /* 4C1C, 0x1A014C1C */
#define RSSO_R2_RSSO_FH_SPARE_2_CQ                                              (1) /* 4C20, 0x1A014C20 */
#define RSSO_R2_RSSO_FH_SPARE_3_CQ                                              (1) /* 4C24, 0x1A014C24 */
#define RSSO_R2_RSSO_FH_SPARE_4_CQ                                              (1) /* 4C28, 0x1A014C28 */
#define RSSO_R2_RSSO_FH_SPARE_5_CQ                                              (1) /* 4C2C, 0x1A014C2C */
#define RSSO_R2_RSSO_FH_SPARE_6_CQ                                              (1) /* 4C30, 0x1A014C30 */
#define RSSO_R2_RSSO_FH_SPARE_7_CQ                                              (1) /* 4C34, 0x1A014C34 */
#define RSSO_R2_RSSO_FH_SPARE_8_CQ                                              (1) /* 4C38, 0x1A014C38 */
#define RSSO_R2_RSSO_FH_SPARE_9_CQ                                              (1) /* 4C3C, 0x1A014C3C */
#define RSSO_R2_RSSO_FH_SPARE_10_CQ                                             (1) /* 4C40, 0x1A014C40 */
#define RSSO_R2_RSSO_FH_SPARE_11_CQ                                             (1) /* 4C44, 0x1A014C44 */
#define RSSO_R2_RSSO_FH_SPARE_12_CQ                                             (1) /* 4C48, 0x1A014C48 */
#define RSSO_R2_RSSO_FH_SPARE_13_CQ                                             (1) /* 4C4C, 0x1A014C4C */
#define RSSO_R2_RSSO_FH_SPARE_14_CQ                                             (1) /* 4C50, 0x1A014C50 */
#define RSSO_R2_RSSO_FH_SPARE_15_CQ                                             (1) /* 4C54, 0x1A014C54 */
#define RSSO_R2_RSSO_FH_SPARE_16_CQ                                             (1) /* 4C58, 0x1A014C58 */
#define CAMDMATOP2_R1_CAMDMATOP2_DMA_DEBUG_ADDR2_CQ                             (1) /* 5094, 0x1A015094 */
#define CAMDMATOP2_R1_CAMDMATOP2_DMA_RSV21_CQ                                   (1) /* 5098, 0x1A015098 */
#define CAMDMATOP2_R1_CAMDMATOP2_DMA_RSV22_CQ                                   (1) /* 509C, 0x1A01509C */
#define CAMDMATOP2_R1_CAMDMATOP2_DMA_RSV23_CQ                                   (1) /* 50A0, 0x1A0150A0 */
#define CAMDMATOP2_R1_CAMDMATOP2_DMA_RSV24_CQ                                   (1) /* 50A4, 0x1A0150A4 */
#define CAMDMATOP2_R1_CAMDMATOP2_DMA_RSV25_CQ                                   (1) /* 50A8, 0x1A0150A8 */
#define CAMDMATOP2_R1_CAMDMATOP2_DMA_RSV26_CQ                                   (1) /* 50AC, 0x1A0150AC */
#define LTMTC_R1_LTMTC_CURVE_CQ                                                 (1) /* 6000..7BD7, 0x1A016000..1A017BD7 */
/* _camadl_reg_t_   0x1A050000..0x1A0503FF */
#define CAMADL_R1_CAMADL_DMA_SOFT_RSTSTAT_CQ                                    (1) /* 0000, 0x1A050000 */
#define CAMADL_R1_CAMADL_VERTICAL_FLIP_EN_CQ                                    (1) /* 0004, 0x1A050004 */
#define CAMADL_R1_CAMADL_DMA_SOFT_RESET_CQ                                      (1) /* 0008, 0x1A050008 */
#define CAMADL_R1_CAMADL_LAST_ULTRA_EN_CQ                                       (1) /* 000C, 0x1A05000C */
#define CAMADL_R1_CAMADL_SPECIAL_FUN_EN_CQ                                      (1) /* 0010, 0x1A050010 */
#define CAMADL_R1_CAMADL_IPUO_RING_CQ                                           (1) /* 0014, 0x1A050014 */
#define CAMADL_R1_CAMADL_IPUI_RING_CQ                                           (1) /* 0018, 0x1A050018 */
#define CAMADL_R1_CAMADL_IPUO_BASE_ADDR_CQ                                      (1) /* 0030, 0x1A050030 */
#define CAMADL_R1_CAMADL_IPUO_BASE_ADDR_2_CQ                                    (1) /* 0034, 0x1A050034 */
#define CAMADL_R1_CAMADL_IPUO_OFST_ADDR_CQ                                      (1) /* 0038, 0x1A050038 */
#define CAMADL_R1_CAMADL_IPUO_OFST_ADDR_2_CQ                                    (1) /* 003C, 0x1A05003C */
#define CAMADL_R1_CAMADL_IPUO_XSIZE_CQ                                          (1) /* 0040, 0x1A050040 */
#define CAMADL_R1_CAMADL_IPUO_YSIZE_CQ                                          (1) /* 0044, 0x1A050044 */
#define CAMADL_R1_CAMADL_IPUO_STRIDE_CQ                                         (1) /* 0048, 0x1A050048 */
#define CAMADL_R1_CAMADL_IPUO_CON_CQ                                            (1) /* 004C, 0x1A05004C */
#define CAMADL_R1_CAMADL_IPUO_CON2_CQ                                           (1) /* 0050, 0x1A050050 */
#define CAMADL_R1_CAMADL_IPUO_CON3_CQ                                           (1) /* 0054, 0x1A050054 */
#define CAMADL_R1_CAMADL_IPUI_BASE_ADDR_CQ                                      (1) /* 0090, 0x1A050090 */
#define CAMADL_R1_CAMADL_IPUI_BASE_ADDR_2_CQ                                    (1) /* 0094, 0x1A050094 */
#define CAMADL_R1_CAMADL_IPUI_OFST_ADDR_CQ                                      (1) /* 0098, 0x1A050098 */
#define CAMADL_R1_CAMADL_IPUI_OFST_ADDR_2_CQ                                    (1) /* 009C, 0x1A05009C */
#define CAMADL_R1_CAMADL_IPUI_XSIZE_CQ                                          (1) /* 00A0, 0x1A0500A0 */
#define CAMADL_R1_CAMADL_IPUI_YSIZE_CQ                                          (1) /* 00A4, 0x1A0500A4 */
#define CAMADL_R1_CAMADL_IPUI_STRIDE_CQ                                         (1) /* 00A8, 0x1A0500A8 */
#define CAMADL_R1_CAMADL_IPUI_CON_CQ                                            (1) /* 00AC, 0x1A0500AC */
#define CAMADL_R1_CAMADL_IPUI_CON2_CQ                                           (1) /* 00B0, 0x1A0500B0 */
#define CAMADL_R1_CAMADL_IPUI_CON3_CQ                                           (1) /* 00B4, 0x1A0500B4 */
#define CAMADL_R1_CAMADL_DMA_ERR_CTRL_CQ                                        (1) /* 0100, 0x1A050100 */
#define CAMADL_R1_CAMADL_IPUO_ERR_STAT_CQ                                       (1) /* 0104, 0x1A050104 */
#define CAMADL_R1_CAMADL_IPUI_ERR_STAT_CQ                                       (1) /* 0108, 0x1A050108 */
#define CAMADL_R1_CAMADL_DMA_DEBUG_ADDR_CQ                                      (1) /* 010C, 0x1A05010C */
#define CAMADL_R1_CAMADL_DMA_RSV1_CQ                                            (1) /* 0110, 0x1A050110 */
#define CAMADL_R1_CAMADL_DMA_RSV2_CQ                                            (1) /* 0114, 0x1A050114 */
#define CAMADL_R1_CAMADL_DMA_RSV3_CQ                                            (1) /* 0118, 0x1A050118 */
#define CAMADL_R1_CAMADL_DMA_RSV4_CQ                                            (1) /* 011C, 0x1A05011C */
#define CAMADL_R1_CAMADL_DMA_RSV5_CQ                                            (1) /* 0120, 0x1A050120 */
#define CAMADL_R1_CAMADL_DMA_RSV6_CQ                                            (1) /* 0124, 0x1A050124 */
#define CAMADL_R1_CAMADL_DMA_DEBUG_SEL_CQ                                       (1) /* 0128, 0x1A050128 */
#define CAMADL_R1_CAMADL_DMA_BW_SELF_TEST_CQ                                    (1) /* 012C, 0x1A05012C */
#define CAMADL_R1_CAMADL_ADL_RESET_CQ                                           (1) /* 0300, 0x1A050300 */
#define CAMADL_R1_CAMADL_ADL_CTL_CQ                                             (1) /* 0304, 0x1A050304 */
#define CAMADL_R1_CAMADL_ADL_CROP_IN_START_CQ                                   (1) /* 0330, 0x1A050330 */
#define CAMADL_R1_CAMADL_ADL_CROP_IN_END_CQ                                     (1) /* 0334, 0x1A050334 */
#define CAMADL_R1_CAMADL_ADL_CROP_OUT_START_CQ                                  (1) /* 0338, 0x1A050338 */
#define CAMADL_R1_CAMADL_ADL_CROP_OUT_END_CQ                                    (1) /* 033C, 0x1A05033C */
#define CAMADL_R1_CAMADL_ADL_DMA_ST_CQ                                          (1) /* 0340, 0x1A050340 */
#define CAMADL_R1_CAMADL_ADL_DCM_DIS_CQ                                         (1) /* 0344, 0x1A050344 */
#define CAMADL_R1_CAMADL_ADL_DCM_ST_CQ                                          (1) /* 0348, 0x1A050348 */
#define CAMADL_R1_CAMADL_ADL_DMA_ERR_ST_CQ                                      (1) /* 034C, 0x1A05034C */
#define CAMADL_R1_CAMADL_ADL_DMA_0_DEBUG_CQ                                     (1) /* 0350, 0x1A050350 */
#define CAMADL_R1_CAMADL_ADL_DMA_1_DEBUG_CQ                                     (1) /* 0354, 0x1A050354 */
#define CAMADL_R1_CAMADL_ADL_SPARE_CQ                                           (1) /* 0370, 0x1A050370 */
#define CAMADL_R1_CAMADL_ADL_INFO00_CQ                                          (1) /* 0380, 0x1A050380 */
#define CAMADL_R1_CAMADL_ADL_INFO01_CQ                                          (1) /* 0384, 0x1A050384 */
#define CAMADL_R1_CAMADL_ADL_INFO02_CQ                                          (1) /* 0388, 0x1A050388 */
#define CAMADL_R1_CAMADL_ADL_INFO03_CQ                                          (1) /* 038C, 0x1A05038C */
#define CAMADL_R1_CAMADL_ADL_INFO04_CQ                                          (1) /* 0390, 0x1A050390 */
#define CAMADL_R1_CAMADL_ADL_INFO05_CQ                                          (1) /* 0394, 0x1A050394 */
#define CAMADL_R1_CAMADL_ADL_INFO06_CQ                                          (1) /* 0398, 0x1A050398 */
#define CAMADL_R1_CAMADL_ADL_INFO07_CQ                                          (1) /* 039C, 0x1A05039C */
#define CAMADL_R1_CAMADL_ADL_INFO08_CQ                                          (1) /* 03A0, 0x1A0503A0 */
#define CAMADL_R1_CAMADL_ADL_INFO09_CQ                                          (1) /* 03A4, 0x1A0503A4 */
#define CAMADL_R1_CAMADL_ADL_INFO10_CQ                                          (1) /* 03A8, 0x1A0503A8 */
#define CAMADL_R1_CAMADL_ADL_INFO11_CQ                                          (1) /* 03AC, 0x1A0503AC */
#define CAMADL_R1_CAMADL_ADL_INFO12_CQ                                          (1) /* 03B0, 0x1A0503B0 */
#define CAMADL_R1_CAMADL_ADL_INFO13_CQ                                          (1) /* 03B4, 0x1A0503B4 */
#define CAMADL_R1_CAMADL_ADL_INFO14_CQ                                          (1) /* 03B8, 0x1A0503B8 */
#define CAMADL_R1_CAMADL_ADL_INFO15_CQ                                          (1) /* 03BC, 0x1A0503BC */
#define CAMADL_R1_CAMADL_ADL_INFO16_CQ                                          (1) /* 03C0, 0x1A0503C0 */
#define CAMADL_R1_CAMADL_ADL_INFO17_CQ                                          (1) /* 03C4, 0x1A0503C4 */
#define CAMADL_R1_CAMADL_ADL_INFO18_CQ                                          (1) /* 03C8, 0x1A0503C8 */
#define CAMADL_R1_CAMADL_ADL_INFO19_CQ                                          (1) /* 03CC, 0x1A0503CC */
#define CAMADL_R1_CAMADL_ADL_INFO20_CQ                                          (1) /* 03D0, 0x1A0503D0 */
#define CAMADL_R1_CAMADL_ADL_INFO21_CQ                                          (1) /* 03D4, 0x1A0503D4 */
#define CAMADL_R1_CAMADL_ADL_INFO22_CQ                                          (1) /* 03D8, 0x1A0503D8 */
#define CAMADL_R1_CAMADL_ADL_INFO23_CQ                                          (1) /* 03DC, 0x1A0503DC */
#define CAMADL_R1_CAMADL_ADL_INFO24_CQ                                          (1) /* 03E0, 0x1A0503E0 */
#define CAMADL_R1_CAMADL_ADL_INFO25_CQ                                          (1) /* 03E4, 0x1A0503E4 */
#define CAMADL_R1_CAMADL_ADL_INFO26_CQ                                          (1) /* 03E8, 0x1A0503E8 */
#define CAMADL_R1_CAMADL_ADL_INFO27_CQ                                          (1) /* 03EC, 0x1A0503EC */
#define CAMADL_R1_CAMADL_ADL_INFO28_CQ                                          (1) /* 03F0, 0x1A0503F0 */
#define CAMADL_R1_CAMADL_ADL_INFO29_CQ                                          (1) /* 03F4, 0x1A0503F4 */
#define CAMADL_R1_CAMADL_ADL_INFO30_CQ                                          (1) /* 03F8, 0x1A0503F8 */
#define CAMADL_R1_CAMADL_ADL_INFO31_CQ                                          (1) /* 03FC, 0x1A0503FC */
/* _camsv_reg_t_   0x1A051000..0x1A051B63 */
#define CAMSV_CAMSV_TOP_DEBUG_CQ                                                (0) /* 0000, 0x1A051000 */
#define CAMSV_CAMSV_TOP_DEBUG_1_CQ                                              (0) /* 0004, 0x1A051004 */
#define CAMSV_CAMSV_TOP_DEBUG_2_CQ                                              (0) /* 0008, 0x1A051008 */
#define CAMSV_CAMSV_TOP_DEBUG_3_CQ                                              (0) /* 000C, 0x1A05100C */
#define CAMSV_CAMSV_MODULE_EN_CQ                                                (0) /* 0010, 0x1A051010 */
#define CAMSV_CAMSV_FMT_SEL_CQ                                                  (0) /* 0014, 0x1A051014 */
#define CAMSV_CAMSV_INT_EN_CQ                                                   (0) /* 0018, 0x1A051018 */
#define CAMSV_CAMSV_INT_STATUS_CQ                                               (0) /* 001C, 0x1A05101C */
#define CAMSV_CAMSV_SW_CTL_CQ                                                   (0) /* 0020, 0x1A051020 */
#define CAMSV_CAMSV_SPARE0_CQ                                                   (0) /* 0024, 0x1A051024 */
#define CAMSV_CAMSV_SPARE1_CQ                                                   (0) /* 0028, 0x1A051028 */
#define CAMSV_CAMSV_IMGO_FBC_CQ                                                 (0) /* 002C, 0x1A05102C */
#define CAMSV_CAMSV_CLK_EN_CQ                                                   (0) /* 0030, 0x1A051030 */
#define CAMSV_CAMSV_DBG_SET_CQ                                                  (0) /* 0034, 0x1A051034 */
#define CAMSV_CAMSV_DBG_PORT_CQ                                                 (0) /* 0038, 0x1A051038 */
#define CAMSV_CAMSV_DATE_CODE_CQ                                                (0) /* 003C, 0x1A05103C */
#define CAMSV_CAMSV_PROJ_CODE_CQ                                                (0) /* 0040, 0x1A051040 */
#define CAMSV_CAMSV_DCM_DIS_CQ                                                  (0) /* 0044, 0x1A051044 */
#define CAMSV_CAMSV_DCM_STATUS_CQ                                               (0) /* 0048, 0x1A051048 */
#define CAMSV_CAMSV_PAK_CQ                                                      (0) /* 004C, 0x1A05104C */
#define CAMSV_CAMSV_CCU_INT_EN_CQ                                               (0) /* 0050, 0x1A051050 */
#define CAMSV_CAMSV_CCU_INT_STATUS_CQ                                           (0) /* 0054, 0x1A051054 */
#define CAMSV_TG_SEN_MODE_CQ                                                    (0) /* 0130, 0x1A051130 */
#define CAMSV_TG_VF_CON_CQ                                                      (0) /* 0134, 0x1A051134 */
#define CAMSV_TG_SEN_GRAB_PXL_CQ                                                (0) /* 0138, 0x1A051138 */
#define CAMSV_TG_SEN_GRAB_LIN_CQ                                                (0) /* 013C, 0x1A05113C */
#define CAMSV_TG_PATH_CFG_CQ                                                    (0) /* 0140, 0x1A051140 */
#define CAMSV_TG_MEMIN_CTL_CQ                                                   (0) /* 0144, 0x1A051144 */
#define CAMSV_TG_INT1_CQ                                                        (0) /* 0148, 0x1A051148 */
#define CAMSV_TG_INT2_CQ                                                        (0) /* 014C, 0x1A05114C */
#define CAMSV_TG_SOF_CNT_CQ                                                     (0) /* 0150, 0x1A051150 */
#define CAMSV_TG_SOT_CNT_CQ                                                     (0) /* 0154, 0x1A051154 */
#define CAMSV_TG_EOT_CNT_CQ                                                     (0) /* 0158, 0x1A051158 */
#define CAMSV_TG_ERR_CTL_CQ                                                     (0) /* 015C, 0x1A05115C */
#define CAMSV_TG_DAT_NO_CQ                                                      (0) /* 0160, 0x1A051160 */
#define CAMSV_TG_FRM_CNT_ST_CQ                                                  (0) /* 0164, 0x1A051164 */
#define CAMSV_TG_FRMSIZE_ST_CQ                                                  (0) /* 0168, 0x1A051168 */
#define CAMSV_TG_INTER_ST_CQ                                                    (0) /* 016C, 0x1A05116C */
#define CAMSV_TG_XENON_FLASH_CTL_CQ                                             (0) /* 018C, 0x1A05118C */
#define CAMSV_TG_I2C_CQ_TRIG_CQ                                                 (0) /* 0194, 0x1A051194 */ //CAMSV_TG_TIME_STAMP_CNT
#define CAMSV_TG_CQ_TIMING_CQ                                                   (0) /* 0198, 0x1A051198 */
#define CAMSV_TG_CQ_NUM_CQ                                                      (0) /* 019C, 0x1A05119C */
#define CAMSV_TG_TIME_STAMP_CQ                                                  (0) /* 01A0, 0x1A0511A0 */
#define CAMSV_TG_SUB_PERIOD_CQ                                                  (0) /* 01A4, 0x1A0511A4 */
#define CAMSV_TG_DAT_NO_R_CQ                                                    (0) /* 01A8, 0x1A0511A8 */
#define CAMSV_TG_FRMSIZE_ST_R_CQ                                                (0) /* 01AC, 0x1A0511AC */
#define CAMSV_TG_TIME_STAMP_CTL_CQ                                              (0) /* 01B0, 0x1A0511B0 */
#define CAMSV_TG_TIME_STAMP_MSB_CQ                                              (0) /* 01B4, 0x1A0511B4 */
#define CAMSV_CAMSV_PAK_CON_CQ                                                  (0) /* 02D0, 0x1A0512D0 */
#define CAMSV_CAMSV_UFE_CON_CQ                                                  (0) /* 02E0, 0x1A0512E0 */
#define CAMSV_CAMSV_UFE_SET_CQ                                                  (0) /* 02E4, 0x1A0512E4 */
#define CAMSV_DMA_SOFT_RSTSTAT_CQ                                               (0) /* 0400, 0x1A051400 */
#define CAMSV_CQ0I_BASE_ADDR_CQ                                                 (0) /* 0404, 0x1A051404 */
#define CAMSV_CQ0I_XSIZE_CQ                                                     (0) /* 0408, 0x1A051408 */
#define CAMSV_VERTICAL_FLIP_EN_CQ                                               (0) /* 040C, 0x1A05140C */
#define CAMSV_DMA_SOFT_RESET_CQ                                                 (0) /* 0410, 0x1A051410 */
#define CAMSV_LAST_ULTRA_EN_CQ                                                  (0) /* 0414, 0x1A051414 */
#define CAMSV_SPECIAL_FUN_EN_CQ                                                 (0) /* 0418, 0x1A051418 */
#define CAMSV_IMGO_BASE_ADDR_CQ                                                 (0) /* 0420, 0x1A051420 */
#define CAMSV_IMGO_OFST_ADDR_CQ                                                 (0) /* 0428, 0x1A051428 */
#define CAMSV_IMGO_XSIZE_CQ                                                     (0) /* 0430, 0x1A051430 */
#define CAMSV_IMGO_YSIZE_CQ                                                     (0) /* 0434, 0x1A051434 */
#define CAMSV_IMGO_STRIDE_CQ                                                    (0) /* 0438, 0x1A051438 */
#define CAMSV_IMGO_CON_CQ                                                       (0) /* 043C, 0x1A05143C */
#define CAMSV_IMGO_CON2_CQ                                                      (0) /* 0440, 0x1A051440 */
#define CAMSV_IMGO_CON3_CQ                                                      (0) /* 0444, 0x1A051444 */
#define CAMSV_IMGO_CROP_CQ                                                      (0) /* 0448, 0x1A051448 */
#define CAMSV_UFEO_BASE_ADDR_CQ                                                 (0) /* 0510, 0x1A051510 */
#define CAMSV_UFEO_OFST_ADDR_CQ                                                 (0) /* 0518, 0x1A051518 */
#define CAMSV_UFEO_XSIZE_CQ                                                     (0) /* 0520, 0x1A051520 */
#define CAMSV_UFEO_YSIZE_CQ                                                     (0) /* 0524, 0x1A051524 */
#define CAMSV_UFEO_STRIDE_CQ                                                    (0) /* 0528, 0x1A051528 */
#define CAMSV_UFEO_CON_CQ                                                       (0) /* 052C, 0x1A05152C */
#define CAMSV_UFEO_CON2_CQ                                                      (0) /* 0530, 0x1A051530 */
#define CAMSV_UFEO_CON3_CQ                                                      (0) /* 0534, 0x1A051534 */
#define CAMSV_UFEO_CROP_CQ                                                      (0) /* 0538, 0x1A051538 */
#define CAMSV_DMA_ERR_CTRL_CQ                                                   (0) /* 0750, 0x1A051750 */
#define CAMSV_IMGO_ERR_STAT_CQ                                                  (0) /* 0760, 0x1A051760 */
#define CAMSV_DMA_DEBUG_ADDR_CQ                                                 (0) /* 07AC, 0x1A0517AC */
#define CAMSV_DMA_RSV1_CQ                                                       (0) /* 07B0, 0x1A0517B0 */
#define CAMSV_DMA_RSV2_CQ                                                       (0) /* 07B4, 0x1A0517B4 */
#define CAMSV_DMA_RSV3_CQ                                                       (0) /* 07B8, 0x1A0517B8 */
#define CAMSV_DMA_RSV4_CQ                                                       (0) /* 07BC, 0x1A0517BC */
#define CAMSV_DMA_RSV5_CQ                                                       (0) /* 07C0, 0x1A0517C0 */
#define CAMSV_DMA_RSV6_CQ                                                       (0) /* 07C4, 0x1A0517C4 */
#define CAMSV_DMA_DEBUG_SEL_CQ                                                  (0) /* 07C8, 0x1A0517C8 */
#define CAMSV_DMA_BW_SELF_TEST_CQ                                               (0) /* 07CC, 0x1A0517CC */
#define CAMSV_DMA_FRAME_HEADER_EN_CQ                                            (0) /* 0800, 0x1A051800 */
#define CAMSV_IMGO_FH_BASE_ADDR_CQ                                              (0) /* 0804, 0x1A051804 */
#define CAMSV_UFEO_FH_BASE_ADDR_CQ                                              (0) /* 0818, 0x1A051818 */
#define CAMSV_IMGO_FH_SPARE_2_CQ                                                (0) /* 0834, 0x1A051834 */
#define CAMSV_IMGO_FH_SPARE_3_CQ                                                (0) /* 0838, 0x1A051838 */
#define CAMSV_IMGO_FH_SPARE_4_CQ                                                (0) /* 083C, 0x1A05183C */
#define CAMSV_IMGO_FH_SPARE_5_CQ                                                (0) /* 0840, 0x1A051840 */
#define CAMSV_IMGO_FH_SPARE_6_CQ                                                (0) /* 0844, 0x1A051844 */
#define CAMSV_IMGO_FH_SPARE_7_CQ                                                (0) /* 0848, 0x1A051848 */
#define CAMSV_IMGO_FH_SPARE_8_CQ                                                (0) /* 084C, 0x1A05184C */
#define CAMSV_IMGO_FH_SPARE_9_CQ                                                (0) /* 0850, 0x1A051850 */
#define CAMSV_IMGO_FH_SPARE_10_CQ                                               (0) /* 0854, 0x1A051854 */
#define CAMSV_IMGO_FH_SPARE_11_CQ                                               (0) /* 0858, 0x1A051858 */
#define CAMSV_IMGO_FH_SPARE_12_CQ                                               (0) /* 085C, 0x1A05185C */
#define CAMSV_IMGO_FH_SPARE_13_CQ                                               (0) /* 0860, 0x1A051860 */
#define CAMSV_IMGO_FH_SPARE_14_CQ                                               (0) /* 0864, 0x1A051864 */
#define CAMSV_IMGO_FH_SPARE_15_CQ                                               (0) /* 0868, 0x1A051868 */
#define CAMSV_IMGO_FH_SPARE_16_CQ                                               (0) /* 086C, 0x1A05186C */
#define CAMSV_UFEO_FH_SPARE_2_CQ                                                (0) /* 0974, 0x1A051974 */
#define CAMSV_UFEO_FH_SPARE_3_CQ                                                (0) /* 0978, 0x1A051978 */
#define CAMSV_UFEO_FH_SPARE_4_CQ                                                (0) /* 097C, 0x1A05197C */
#define CAMSV_UFEO_FH_SPARE_5_CQ                                                (0) /* 0980, 0x1A051980 */
#define CAMSV_UFEO_FH_SPARE_6_CQ                                                (0) /* 0984, 0x1A051984 */
#define CAMSV_UFEO_FH_SPARE_7_CQ                                                (0) /* 0988, 0x1A051988 */
#define CAMSV_UFEO_FH_SPARE_8_CQ                                                (0) /* 098C, 0x1A05198C */
#define CAMSV_UFEO_FH_SPARE_9_CQ                                                (0) /* 0990, 0x1A051990 */
#define CAMSV_UFEO_FH_SPARE_10_CQ                                               (0) /* 0994, 0x1A051994 */
#define CAMSV_UFEO_FH_SPARE_11_CQ                                               (0) /* 0998, 0x1A051998 */
#define CAMSV_UFEO_FH_SPARE_12_CQ                                               (0) /* 099C, 0x1A05199C */
#define CAMSV_UFEO_FH_SPARE_13_CQ                                               (0) /* 09A0, 0x1A0519A0 */
#define CAMSV_UFEO_FH_SPARE_14_CQ                                               (0) /* 09A4, 0x1A0519A4 */
#define CAMSV_UFEO_FH_SPARE_15_CQ                                               (0) /* 09A8, 0x1A0519A8 */
#define CAMSV_UFEO_FH_SPARE_16_CQ                                               (0) /* 09AC, 0x1A0519AC */
#define CAMSV_FBC_IMGO_CTL1_CQ                                                  (0) /* 0A00, 0x1A051A00 */
#define CAMSV_FBC_IMGO_CTL2_CQ                                                  (0) /* 0A04, 0x1A051A04 */
#define CAMSV_FBC_IMGO_ENQ_ADDR_CQ                                              (0) /* 0A08, 0x1A051A08 */
#define CAMSV_FBC_IMGO_CUR_ADDR_CQ                                              (0) /* 0A0C, 0x1A051A0C */
#define CAMSV_FBC_IMGO_ENQ_HADDR_CQ                                             (0) /* 0A10, 0x1A051A10 */
#define CAMSV_FBC_IMGO_CUR_HADDR_CQ                                             (0) /* 0A14, 0x1A051A14 */
#define CAMSV_FBC_IMGO_ENQ_HEADER_0_CQ                                          (0) /* 0A18, 0x1A051A18 */
#define CAMSV_FBC_IMGO_CUR_HEADER_0_CQ                                          (0) /* 0A1C, 0x1A051A1C */
#define CAMSV_FBC_IMGO_ENQ_HEADER_1_CQ                                          (0) /* 0A20, 0x1A051A20 */
#define CAMSV_FBC_IMGO_CUR_HEADER_1_CQ                                          (0) /* 0A24, 0x1A051A24 */
#define CAMSV_FBC_IMGO_ENQ_HEADER_2_CQ                                          (0) /* 0A28, 0x1A051A28 */
#define CAMSV_FBC_IMGO_CUR_HEADER_2_CQ                                          (0) /* 0A2C, 0x1A051A2C */
#define CAMSV_FBC_IMGO_ENQ_HEADER_3_CQ                                          (0) /* 0A30, 0x1A051A30 */
#define CAMSV_FBC_IMGO_CUR_HEADER_3_CQ                                          (0) /* 0A34, 0x1A051A34 */
#define CAMSV_FBC_IMGO_ENQ_HEADER_4_CQ                                          (0) /* 0A38, 0x1A051A38 */
#define CAMSV_FBC_IMGO_CUR_HEADER_4_CQ                                          (0) /* 0A3C, 0x1A051A3C */
#define CAMSV_FBC_IMGO_ENQ_HEADER_5_CQ                                          (0) /* 0A40, 0x1A051A40 */
#define CAMSV_FBC_IMGO_CUR_HEADER_5_CQ                                          (0) /* 0A44, 0x1A051A44 */
#define CAMSV_FBC_UFEO_CTL1_CQ                                                  (0) /* 0B00, 0x1A051B00 */
#define CAMSV_FBC_UFEO_CTL2_CQ                                                  (0) /* 0B04, 0x1A051B04 */
#define CAMSV_FBC_UFEO_ENQ_ADDR_CQ                                              (0) /* 0B08, 0x1A051B08 */
#define CAMSV_FBC_UFEO_CUR_ADDR_CQ                                              (0) /* 0B0C, 0x1A051B0C */
#define CAMSV_FBC_UFEO_ENQ_HADDR_CQ                                             (0) /* 0B10, 0x1A051B10 */
#define CAMSV_FBC_UFEO_CUR_HADDR_CQ                                             (0) /* 0B14, 0x1A051B14 */
#define CAMSV_FBC_UFEO_ENQ_HEADER_0_CQ                                          (0) /* 0B18, 0x1A051B18 */
#define CAMSV_FBC_UFEO_CUR_HEADER_0_CQ                                          (0) /* 0B1C, 0x1A051B1C */
#define CAMSV_FBC_UFEO_ENQ_HEADER_1_CQ                                          (0) /* 0B20, 0x1A051B20 */
#define CAMSV_FBC_UFEO_CUR_HEADER_1_CQ                                          (0) /* 0B24, 0x1A051B24 */
#define CAMSV_FBC_UFEO_ENQ_HEADER_2_CQ                                          (0) /* 0B28, 0x1A051B28 */
#define CAMSV_FBC_UFEO_CUR_HEADER_2_CQ                                          (0) /* 0B2C, 0x1A051B2C */
#define CAMSV_FBC_UFEO_ENQ_HEADER_3_CQ                                          (0) /* 0B30, 0x1A051B30 */
#define CAMSV_FBC_UFEO_CUR_HEADER_3_CQ                                          (0) /* 0B34, 0x1A051B34 */
#define CAMSV_FBC_UFEO_ENQ_HEADER_4_CQ                                          (0) /* 0B38, 0x1A051B38 */
#define CAMSV_FBC_UFEO_CUR_HEADER_4_CQ                                          (0) /* 0B3C, 0x1A051B3C */
#define CAMSV_FBC_UFEO_ENQ_HEADER_5_CQ                                          (0) /* 0B40, 0x1A051B40 */
#define CAMSV_FBC_UFEO_CUR_HEADER_5_CQ                                          (0) /* 0B44, 0x1A051B44 */
#define CAMSV_FBC_UFEO_ENQ_HEADER_6_CQ                                          (0) /* 0B48, 0x1A051B48 */
#define CAMSV_FBC_UFEO_CUR_HEADER_6_CQ                                          (0) /* 0B4C, 0x1A051B4C */
#define CAMSV_FBC_UFEO_ENQ_HEADER_7_CQ                                          (0) /* 0B50, 0x1A051B50 */
#define CAMSV_FBC_UFEO_CUR_HEADER_7_CQ                                          (0) /* 0B54, 0x1A051B54 */
#define CAMSV_FBC_UFEO_ENQ_HEADER_8_CQ                                          (0) /* 0B58, 0x1A051B58 */
#define CAMSV_FBC_UFEO_CUR_HEADER_8_CQ                                          (0) /* 0B5C, 0x1A051B5C */
#define CAMCQ_R1_CAMCQ_CQ_THR0_BASEADDR_INNER_CQ                                (1)
#define CAMCQ_R1_CAMCQ_CQ_THR1_BASEADDR_INNER_CQ                                (1)
#define CAMCQ_R1_CAMCQ_CQ_THR2_BASEADDR_INNER_CQ                                (1)
#define CAMCQ_R1_CAMCQ_CQ_THR3_BASEADDR_INNER_CQ                                (1)
#define CAMCQ_R1_CAMCQ_CQ_THR4_BASEADDR_INNER_CQ                                (1)
#define CAMCQ_R1_CAMCQ_CQ_THR5_BASEADDR_INNER_CQ                                (1)
#define CAMCQ_R1_CAMCQ_CQ_THR6_BASEADDR_INNER_CQ                                (1)
#define CAMCQ_R1_CAMCQ_CQ_THR7_BASEADDR_INNER_CQ                                (1)
#define CAMCQ_R1_CAMCQ_CQ_THR8_BASEADDR_INNER_CQ                                (1)
#define CAMCQ_R1_CAMCQ_CQ_THR9_BASEADDR_INNER_CQ                                (1)
#define CAMCQ_R1_CAMCQ_CQ_THR10_BASEADDR_INNER_CQ                               (1)
#define CAMCQ_R1_CAMCQ_CQ_THR11_BASEADDR_INNER_CQ                               (1)
#define CAMCQ_R1_CAMCQ_CQ_THR12_BASEADDR_INNER_CQ                               (1)
#define CAMCQ_R1_CAMCQ_CQ_THR13_BASEADDR_INNER_CQ                               (1)
#define CAMCQ_R1_CAMCQ_CQ_THR14_BASEADDR_INNER_CQ                               (1)
#define CAMCQ_R1_CAMCQ_CQ_THR15_BASEADDR_INNER_CQ                               (1)
#define CAMCQ_R1_CAMCQ_CQ_THR16_BASEADDR_INNER_CQ                               (1)
#define CAMCQ_R1_CAMCQ_CQ_THR17_BASEADDR_INNER_CQ                               (1)
#define CAMCQ_R1_CAMCQ_CQ_THR18_BASEADDR_INNER_CQ                               (1)
#define CAMCQ_R1_CAMCQ_CQ_THR19_BASEADDR_INNER_CQ                               (1)
#define CAMCQ_R1_CAMCQ_CQ_THR20_BASEADDR_INNER_CQ                               (1)
#define CAMCQ_R1_CAMCQ_CQ_THR21_BASEADDR_INNER_CQ                               (1)
#define CAMCQ_R1_CAMCQ_CQ_THR22_BASEADDR_INNER_CQ                               (1)
#define CAMCQ_R1_CAMCQ_CQ_THR23_BASEADDR_INNER_CQ                               (1)
#define CAMCQ_R1_CAMCQ_CQ_THR24_BASEADDR_INNER_CQ                               (1)
#define CAMCQ_R1_CAMCQ_CQ_THR25_BASEADDR_INNER_CQ                               (1)
#define CAMCQ_R1_CAMCQ_CQ_THR26_BASEADDR_INNER_CQ                               (1)
#define CAMCQ_R1_CAMCQ_CQ_THR27_BASEADDR_INNER_CQ                               (1)
#define CAMCQ_R1_CAMCQ_CQ_THR28_BASEADDR_INNER_CQ                               (1)
#define TWIN_CQ_THR0_ADDR_CQ                                                    (1)
#define TWIN_CQ_THR1_ADDR_CQ                                                    (1)
#define TWIN_CQ_THR10_ADDR_CQ                                                   (1)

// CAM_C only
#define MOBC_R2_MOBC_OFFST0_CQ                                                  (0)
#define MOBC_R2_MOBC_OFFST1_CQ                                                  (0)
#define MOBC_R2_MOBC_OFFST2_CQ                                                  (0)
#define MOBC_R2_MOBC_OFFST3_CQ                                                  (0)
#define MOBC_R2_MOBC_GAIN0_CQ                                                   (0)
#define MOBC_R2_MOBC_GAIN1_CQ                                                   (0)
#define MOBC_R2_MOBC_GAIN2_CQ                                                   (0)
#define MOBC_R2_MOBC_GAIN3_CQ                                                   (0)
#define MOBC_R3_MOBC_OFFST0_CQ                                                  (0)
#define MOBC_R3_MOBC_OFFST1_CQ                                                  (0)
#define MOBC_R3_MOBC_OFFST2_CQ                                                  (0)
#define MOBC_R3_MOBC_OFFST3_CQ                                                  (0)
#define MOBC_R3_MOBC_GAIN0_CQ                                                   (0)
#define MOBC_R3_MOBC_GAIN1_CQ                                                   (0)
#define MOBC_R3_MOBC_GAIN2_CQ                                                   (0)
#define MOBC_R3_MOBC_GAIN3_CQ                                                   (0)

#endif //_ISP_REG_IF_CAM_H_

