Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May  7 15:05:29 MDT 2023
| Date         : Fri Feb  7 04:00:38 2025
| Host         : TABLET-OCD01L8V running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file Sequence_Detector_onboard_control_sets_placed.rpt
| Design       : Sequence_Detector_onboard
| Device       : xc7a100t
---------------------------------------------------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     7 |
|    Minimum number of control sets                        |     7 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    23 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     7 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     1 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     1 |
| >= 16              |     2 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               4 |            2 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               6 |            4 |
| Yes          | No                    | No                     |               2 |            2 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              77 |           20 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------+--------------------------------------------+--------------------------------------------------+------------------+----------------+--------------+
|     Clock Signal     |                Enable Signal               |                 Set/Reset Signal                 | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------+--------------------------------------------+--------------------------------------------------+------------------+----------------+--------------+
|  CLK100MHZ_IBUF_BUFG | btn_debouncer_right/button_debounced_reg_0 |                                                  |                1 |              1 |         1.00 |
|  CLK100MHZ_IBUF_BUFG | btn_debouncer_left/button_debounced        |                                                  |                1 |              1 |         1.00 |
|  CLK100MHZ_IBUF_BUFG |                                            |                                                  |                2 |              4 |         2.00 |
|  CLK100MHZ_IBUF_BUFG |                                            | BTNU_IBUF                                        |                4 |              6 |         1.50 |
|  CLK100MHZ_IBUF_BUFG | input_mgr/E[0]                             | seq_detector/FSM_onehot_current_state[6]_i_1_n_0 |                4 |             15 |         3.75 |
|  CLK100MHZ_IBUF_BUFG | btn_debouncer_right/count[31]_i_2__0_n_0   | btn_debouncer_right/count[31]_i_1__0_n_0         |                8 |             31 |         3.88 |
|  CLK100MHZ_IBUF_BUFG | btn_debouncer_left/count[31]_i_2_n_0       | btn_debouncer_left/count[31]_i_1_n_0             |                8 |             31 |         3.88 |
+----------------------+--------------------------------------------+--------------------------------------------------+------------------+----------------+--------------+


