INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Martin Stoyanov/IdeaProjects/va3aui/verilog/dds/dds.gen/sources_1/bd/dds/ip/dds_xlslice_0_0/sim/dds_xlslice_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dds_xlslice_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Martin Stoyanov/IdeaProjects/va3aui/verilog/dds/dds.gen/sources_1/bd/dds/ip/dds_xlslice_0_1/sim/dds_xlslice_0_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dds_xlslice_0_1
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Martin Stoyanov/IdeaProjects/va3aui/verilog/dds/dds.gen/sources_1/bd/dds/ip/dds_sim_clk_gen_0_0/sim/dds_sim_clk_gen_0_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dds_sim_clk_gen_0_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Martin Stoyanov/IdeaProjects/va3aui/verilog/dds/dds.gen/sources_1/bd/dds/sim/dds.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dds
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Martin Stoyanov/IdeaProjects/va3aui/verilog/dds/dds.srcs/sources_1/imports/hdl/dds_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dds_wrapper
