{"name":"LPSPI1","description":"LPSPI","groupName":"LPSPI","baseAddress":"0x40394000","registers":[{"name":"VERID","description":"Version ID","addressOffset":0,"size":32,"access":"read-only","resetValue":"0x1020004","resetMask":"0xFFFFFFFF","fields":[{"name":"FEATURE","description":"Module Identification Number","bitOffset":0,"bitWidth":16,"access":"read-only","enumeratedValues":[{"name":"STANDARD","description":"Standard feature set supporting a 32-bit shift register.","value":4}]},{"name":"MINOR","description":"Minor Version Number","bitOffset":16,"bitWidth":8,"access":"read-only"},{"name":"MAJOR","description":"Major Version Number","bitOffset":24,"bitWidth":8,"access":"read-only"}]},{"name":"PARAM","description":"Parameter","addressOffset":4,"size":32,"access":"read-only","resetValue":"0x40404","resetMask":"0xFFFFFFFF","fields":[{"name":"TXFIFO","description":"Transmit FIFO Size","bitOffset":0,"bitWidth":8,"access":"read-only"},{"name":"RXFIFO","description":"Receive FIFO Size","bitOffset":8,"bitWidth":8,"access":"read-only"},{"name":"PCSNUM","description":"PCS Number","bitOffset":16,"bitWidth":8,"access":"read-only"}]},{"name":"CR","description":"Control","addressOffset":16,"size":32,"access":"read-write","resetValue":"0","resetMask":"0xFFFFFFFF","fields":[{"name":"MEN","description":"Module Enable","bitOffset":0,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"DISABLED","description":"Module is disabled","value":0},{"name":"ENABLED","description":"Module is enabled","value":1}]},{"name":"RST","description":"Software Reset","bitOffset":1,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"NOT_RESET","description":"Module is not reset","value":0},{"name":"RESET","description":"Module is reset","value":1}]},{"name":"DOZEN","description":"Doze Mode Enable","bitOffset":2,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"ENABLED","description":"LPSPI module is enabled in Doze mode","value":0},{"name":"DISABLED","description":"LPSPI module is disabled in Doze mode","value":1}]},{"name":"DBGEN","description":"Debug Enable","bitOffset":3,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"DISABLED","description":"LPSPI module is disabled when the CPU is halted. When LPSPI is disabled, the PCS will be negated once the transmit FIFO is empty regardless of the state of TCR register.","value":0},{"name":"ENABLED","description":"LPSPI module is enabled in debug mode","value":1}]},{"name":"RTF","description":"Reset Transmit FIFO","bitOffset":8,"bitWidth":1,"access":"write-only","enumeratedValues":[{"name":"NO_EFFECT","description":"No effect","value":0},{"name":"TXFIFO_RST","description":"Reset the Transmit FIFO. The register bit always reads zero.","value":1}]},{"name":"RRF","description":"Reset Receive FIFO","bitOffset":9,"bitWidth":1,"access":"write-only","enumeratedValues":[{"name":"NO_EFFECT","description":"No effect","value":0},{"name":"RXFIFO_RST","description":"Reset the Receive FIFO. The register bit always reads zero.","value":1}]}]},{"name":"SR","description":"Status","addressOffset":20,"size":32,"access":"read-write","resetValue":"0x1","resetMask":"0xFFFFFFFF","fields":[{"name":"TDF","description":"Transmit Data Flag","bitOffset":0,"bitWidth":1,"access":"read-only","enumeratedValues":[{"name":"TXDATA_NOT_REQST","description":"Transmit data not requested","value":0},{"name":"TXDATA_REQST","description":"Transmit data is requested","value":1}]},{"name":"RDF","description":"Receive Data Flag","bitOffset":1,"bitWidth":1,"access":"read-only","enumeratedValues":[{"name":"NOTREADY","description":"Receive Data is not ready","value":0},{"name":"READY","description":"Receive data is ready","value":1}]},{"name":"WCF","description":"Word Complete Flag","bitOffset":8,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"NOT_COMPLETED","description":"Transfer of a received word has not yet completed","value":0},{"name":"COMPLETED","description":"Transfer of a received word has completed","value":1}]},{"name":"FCF","description":"Frame Complete Flag","bitOffset":9,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"NOT_COMPLETED","description":"Frame transfer has not completed","value":0},{"name":"COMPLETED","description":"Frame transfer has completed","value":1}]},{"name":"TCF","description":"Transfer Complete Flag","bitOffset":10,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"NOT_COMPLETED","description":"All transfers have not completed","value":0},{"name":"COMPLETED","description":"All transfers have completed","value":1}]},{"name":"TEF","description":"Transmit Error Flag","bitOffset":11,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"NO_UNDERRUN","description":"Transmit FIFO underrun has not occurred","value":0},{"name":"UNDERRUN","description":"Transmit FIFO underrun has occurred","value":1}]},{"name":"REF","description":"Receive Error Flag","bitOffset":12,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"NOT_OVERFLOWED","description":"Receive FIFO has not overflowed","value":0},{"name":"OVERFLOWED","description":"Receive FIFO has overflowed","value":1}]},{"name":"DMF","description":"Data Match Flag","bitOffset":13,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"NO_MATCH","description":"Have not received matching data","value":0},{"name":"MATCH","description":"Have received matching data","value":1}]},{"name":"MBF","description":"Module Busy Flag","bitOffset":24,"bitWidth":1,"access":"read-only","enumeratedValues":[{"name":"IDLE","description":"LPSPI is idle","value":0},{"name":"BUSY","description":"LPSPI is busy","value":1}]}]},{"name":"IER","description":"Interrupt Enable","addressOffset":24,"size":32,"access":"read-write","resetValue":"0","resetMask":"0xFFFFFFFF","fields":[{"name":"TDIE","description":"Transmit Data Interrupt Enable","bitOffset":0,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"DISABLED","description":"Disabled","value":0},{"name":"ENABLED","description":"Enabled","value":1}]},{"name":"RDIE","description":"Receive Data Interrupt Enable","bitOffset":1,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"DISABLED","description":"Disabled","value":0},{"name":"ENABLED","description":"Enabled","value":1}]},{"name":"WCIE","description":"Word Complete Interrupt Enable","bitOffset":8,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"DISABLED","description":"Disabled","value":0},{"name":"ENABLED","description":"Enabled","value":1}]},{"name":"FCIE","description":"Frame Complete Interrupt Enable","bitOffset":9,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"DISABLED","description":"Disabled","value":0},{"name":"ENABLED","description":"Enabled","value":1}]},{"name":"TCIE","description":"Transfer Complete Interrupt Enable","bitOffset":10,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"DISABLED","description":"Disabled","value":0},{"name":"ENABLED","description":"Enabled","value":1}]},{"name":"TEIE","description":"Transmit Error Interrupt Enable","bitOffset":11,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"DISABLED","description":"Disabled","value":0},{"name":"ENABLED","description":"Enabled","value":1}]},{"name":"REIE","description":"Receive Error Interrupt Enable","bitOffset":12,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"DISABLED","description":"Disabled","value":0},{"name":"ENABLED","description":"Enabled","value":1}]},{"name":"DMIE","description":"Data Match Interrupt Enable","bitOffset":13,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"DISABLED","description":"Disabled","value":0},{"name":"ENABLED","description":"Enabled","value":1}]}]},{"name":"DER","description":"DMA Enable","addressOffset":28,"size":32,"access":"read-write","resetValue":"0","resetMask":"0xFFFFFFFF","fields":[{"name":"TDDE","description":"Transmit Data DMA Enable","bitOffset":0,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"DISABLED","description":"DMA request is disabled","value":0},{"name":"ENABLED","description":"DMA request is enabled","value":1}]},{"name":"RDDE","description":"Receive Data DMA Enable","bitOffset":1,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"DISABLED","description":"DMA request is disabled","value":0},{"name":"ENABLED","description":"DMA request is enabled","value":1}]}]},{"name":"CFGR0","description":"Configuration 0","addressOffset":32,"size":32,"access":"read-write","resetValue":"0","resetMask":"0xFFFFFFFF","fields":[{"name":"HREN","description":"Host Request Enable","bitOffset":0,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"DISABLED","description":"Host request is disabled","value":0},{"name":"ENABLED","description":"Host request is enabled","value":1}]},{"name":"HRPOL","description":"Host Request Polarity","bitOffset":1,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"DISABLED","description":"HREQ pin is active high provided PCSPOL[1] is clear","value":0},{"name":"ENABLED","description":"HREQ pin is active low provided PCSPOL[1] is clear","value":1}]},{"name":"HRSEL","description":"Host Request Select","bitOffset":2,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"HREQPIN","description":"Host request input is the HREQ pin","value":0},{"name":"INPUT_TRIGGER","description":"Host request input is the input trigger","value":1}]},{"name":"CIRFIFO","description":"Circular FIFO Enable","bitOffset":8,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"DISABLED","description":"Circular FIFO is disabled","value":0},{"name":"ENABLED","description":"Circular FIFO is enabled","value":1}]},{"name":"RDMO","description":"Receive Data Match Only","bitOffset":9,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"STORED","description":"Received data is stored in the receive FIFO as in normal operations","value":0},{"name":"DISCARDED","description":"Received data is discarded unless the SR[DMF] = 1","value":1}]}]},{"name":"CFGR1","description":"Configuration 1","addressOffset":36,"size":32,"access":"read-write","resetValue":"0","resetMask":"0xFFFFFFFF","fields":[{"name":"MASTER","description":"Master Mode","bitOffset":0,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"SLAVE_MODE","description":"Slave mode","value":0},{"name":"MASTER_MODE","description":"Master mode","value":1}]},{"name":"SAMPLE","description":"Sample Point","bitOffset":1,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"ON_SCK_EDGE","description":"Input data is sampled on SCK edge","value":0},{"name":"ON_DELAYED_SCK_EDGE","description":"Input data is sampled on delayed SCK edge","value":1}]},{"name":"AUTOPCS","description":"Automatic PCS","bitOffset":2,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"DISABLED","description":"Automatic PCS generation is disabled","value":0},{"name":"ENABLED","description":"Automatic PCS generation is enabled","value":1}]},{"name":"NOSTALL","description":"No Stall","bitOffset":3,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"DISABLED","description":"Transfers stall when the transmit FIFO is empty","value":0},{"name":"ENABLED","description":"Transfers do not stall, allowing transmit FIFO underruns to occur","value":1}]},{"name":"PCSPOL","description":"Peripheral Chip Select Polarity","bitOffset":8,"bitWidth":4,"access":"read-write"},{"name":"MATCFG","description":"Match Configuration","bitOffset":16,"bitWidth":3,"access":"read-write","enumeratedValues":[{"name":"DISABLED","description":"Match is disabled","value":0},{"name":"ENABLED_FIRSTDATAMATCH","description":"Match is enabled is 1st data word is MATCH0 or MATCH1","value":2},{"name":"ENABLED_ANYDATAMATCH","description":"Match is enabled on any data word equal MATCH0 or MATCH1","value":3},{"name":"ENABLED_DATAMATCH_100","description":"Match is enabled on data match sequence","value":4},{"name":"ENABLED_DATAMATCH_101","description":"Match is enabled on data match sequence","value":5},{"name":"ENABLED_DATAMATCH_110","description":"Match is enabled","value":6},{"name":"ENABLED_DATAMATCH_111","description":"Match is enabled","value":7}]},{"name":"PINCFG","description":"Pin Configuration","bitOffset":24,"bitWidth":2,"access":"read-write","enumeratedValues":[{"name":"SIN_IN_SOUT_OUT","description":"SIN is used for input data and SOUT is used for output data","value":0},{"name":"SIN_BOTH_IN_OUT","description":"SIN is used for both input and output data, only half-duplex serial transfers are supported","value":1},{"name":"SOUT_BOTH_IN_OUT","description":"SOUT is used for both input and output data, only half-duplex serial transfers are supported","value":2},{"name":"SOUT_IN_SIN_OUT","description":"SOUT is used for input data and SIN is used for output data","value":3}]},{"name":"OUTCFG","description":"Output Configuration","bitOffset":26,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"RETAIN_LASTVALUE","description":"Output data retains last value when chip select is negated","value":0},{"name":"TRISTATED","description":"Output data is tristated when chip select is negated","value":1}]},{"name":"PCSCFG","description":"Peripheral Chip Select Configuration","bitOffset":27,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"CHIP_SELECT","description":"PCS[3:2] are configured for chip select function","value":0},{"name":"HALFDUPLEX4BIT","description":"PCS[3:2] are configured for half-duplex 4-bit transfers (PCS[3:2] = DATA[3:2])","value":1}]}]},{"name":"DMR0","description":"Data Match 0","addressOffset":48,"size":32,"access":"read-write","resetValue":"0","resetMask":"0xFFFFFFFF","fields":[{"name":"MATCH0","description":"Match 0 Value","bitOffset":0,"bitWidth":32,"access":"read-write"}]},{"name":"DMR1","description":"Data Match 1","addressOffset":52,"size":32,"access":"read-write","resetValue":"0","resetMask":"0xFFFFFFFF","fields":[{"name":"MATCH1","description":"Match 1 Value","bitOffset":0,"bitWidth":32,"access":"read-write"}]},{"name":"CCR","description":"Clock Configuration","addressOffset":64,"size":32,"access":"read-write","resetValue":"0","resetMask":"0xFFFFFFFF","fields":[{"name":"SCKDIV","description":"SCK Divider","bitOffset":0,"bitWidth":8,"access":"read-write"},{"name":"DBT","description":"Delay Between Transfers","bitOffset":8,"bitWidth":8,"access":"read-write"},{"name":"PCSSCK","description":"PCS-to-SCK Delay","bitOffset":16,"bitWidth":8,"access":"read-write"},{"name":"SCKPCS","description":"SCK-to-PCS Delay","bitOffset":24,"bitWidth":8,"access":"read-write"}]},{"name":"FCR","description":"FIFO Control","addressOffset":88,"size":32,"access":"read-write","resetValue":"0","resetMask":"0xFFFFFFFF","fields":[{"name":"TXWATER","description":"Transmit FIFO Watermark","bitOffset":0,"bitWidth":4,"access":"read-write"},{"name":"RXWATER","description":"Receive FIFO Watermark","bitOffset":16,"bitWidth":4,"access":"read-write"}]},{"name":"FSR","description":"FIFO Status","addressOffset":92,"size":32,"access":"read-only","resetValue":"0","resetMask":"0xFFFFFFFF","fields":[{"name":"TXCOUNT","description":"Transmit FIFO Count","bitOffset":0,"bitWidth":5,"access":"read-only"},{"name":"RXCOUNT","description":"Receive FIFO Count","bitOffset":16,"bitWidth":5,"access":"read-only"}]},{"name":"TCR","description":"Transmit Command","addressOffset":96,"size":32,"access":"read-write","resetValue":"0x1F","resetMask":"0xFFFFFFFF","fields":[{"name":"FRAMESZ","description":"Frame Size","bitOffset":0,"bitWidth":12,"access":"read-write"},{"name":"WIDTH","description":"Transfer Width","bitOffset":16,"bitWidth":2,"access":"read-write","enumeratedValues":[{"name":"ONEBIT","description":"1 bit transfer","value":0},{"name":"TWOBIT","description":"2 bit transfer","value":1},{"name":"FOURBIT","description":"4 bit transfer","value":2}]},{"name":"TXMSK","description":"Transmit Data Mask","bitOffset":18,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"NORMAL","description":"Normal transfer","value":0},{"name":"MASK","description":"Mask transmit data","value":1}]},{"name":"RXMSK","description":"Receive Data Mask","bitOffset":19,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"NORMAL","description":"Normal transfer","value":0},{"name":"MASK","description":"Receive data is masked","value":1}]},{"name":"CONTC","description":"Continuing Command","bitOffset":20,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"START","description":"Command word for start of new transfer","value":0},{"name":"CONTINUE","description":"Command word for continuing transfer","value":1}]},{"name":"CONT","description":"Continuous Transfer","bitOffset":21,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"DISABLED","description":"Continuous transfer is disabled","value":0},{"name":"ENABLED","description":"Continuous transfer is enabled","value":1}]},{"name":"BYSW","description":"Byte Swap","bitOffset":22,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"DISABLED","description":"Byte swap is disabled","value":0},{"name":"ENABLED","description":"Byte swap is enabled","value":1}]},{"name":"LSBF","description":"LSB First","bitOffset":23,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"MSB_FIRST","description":"Data is transferred MSB first","value":0},{"name":"LSB_FIRST","description":"Data is transferred LSB first","value":1}]},{"name":"PCS","description":"Peripheral Chip Select","bitOffset":24,"bitWidth":2,"access":"read-write","enumeratedValues":[{"name":"TX_PCS0","description":"Transfer using PCS[0]","value":0},{"name":"TX_PCS1","description":"Transfer using PCS[1]","value":1},{"name":"TX_PCS2","description":"Transfer using PCS[2]","value":2},{"name":"TX_PCS3","description":"Transfer using PCS[3]","value":3}]},{"name":"PRESCALE","description":"Prescaler Value","bitOffset":27,"bitWidth":3,"access":"read-write","enumeratedValues":[{"name":"DIVIDEBY1","description":"Divide by 1","value":0},{"name":"DIVIDEBY2","description":"Divide by 2","value":1},{"name":"DIVIDEBY4","description":"Divide by 4","value":2},{"name":"DIVIDEBY8","description":"Divide by 8","value":3},{"name":"DIVIDEBY16","description":"Divide by 16","value":4},{"name":"DIVIDEBY32","description":"Divide by 32","value":5},{"name":"DIVIDEBY64","description":"Divide by 64","value":6},{"name":"DIVIDEBY128","description":"Divide by 128","value":7}]},{"name":"CPHA","description":"Clock Phase","bitOffset":30,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"CAPTURED","description":"Captured","value":0},{"name":"CHANGED","description":"Changed","value":1}]},{"name":"CPOL","description":"Clock Polarity","bitOffset":31,"bitWidth":1,"access":"read-write","enumeratedValues":[{"name":"INACTIVE_LOW","description":"The inactive state value of SCK is low","value":0},{"name":"INACTIVE_HIGH","description":"The inactive state value of SCK is high","value":1}]}]},{"name":"TDR","description":"Transmit Data","addressOffset":100,"size":32,"access":"write-only","resetValue":"0","resetMask":"0xFFFFFFFF","fields":[{"name":"DATA","description":"Transmit Data","bitOffset":0,"bitWidth":32,"access":"write-only"}]},{"name":"RSR","description":"Receive Status","addressOffset":112,"size":32,"access":"read-only","resetValue":"0x2","resetMask":"0xFFFFFFFF","fields":[{"name":"SOF","description":"Start Of Frame","bitOffset":0,"bitWidth":1,"access":"read-only","enumeratedValues":[{"name":"NEXT_DATAWORD","description":"Subsequent data word received after PCS assertion","value":0},{"name":"FIRST_DATAWORD","description":"First data word received after PCS assertion","value":1}]},{"name":"RXEMPTY","description":"RX FIFO Empty","bitOffset":1,"bitWidth":1,"access":"read-only","enumeratedValues":[{"name":"NOT_EMPTY","description":"RX FIFO is not empty","value":0},{"name":"EMPTY","description":"RX FIFO is empty","value":1}]}]},{"name":"RDR","description":"Receive Data","addressOffset":116,"size":32,"access":"read-only","resetValue":"0","resetMask":"0xFFFFFFFF","fields":[{"name":"DATA","description":"Receive Data","bitOffset":0,"bitWidth":32,"access":"read-only"}]}],"addressBlock":{"offset":"0","size":"0x78","usage":"registers"}}