
lora_st.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00004b2c  08000198  08000198  00010198  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000170  08004cc4  08004cc4  00014cc4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08004e34  08004e34  00020028  2**0
                  CONTENTS
  4 .ARM          00000008  08004e34  08004e34  00014e34  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08004e3c  08004e3c  00020028  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08004e3c  08004e3c  00014e3c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08004e40  08004e40  00014e40  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000028  20000000  08004e44  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000003d0  20000028  08004e6c  00020028  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200003f8  08004e6c  000203f8  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020028  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000e1ae  00000000  00000000  00020058  2**0
                  CONTENTS, READONLY, DEBUGGING
 13 .debug_abbrev 00002413  00000000  00000000  0002e206  2**0
                  CONTENTS, READONLY, DEBUGGING
 14 .debug_aranges 00000928  00000000  00000000  00030620  2**3
                  CONTENTS, READONLY, DEBUGGING
 15 .debug_ranges 00000828  00000000  00000000  00030f48  2**3
                  CONTENTS, READONLY, DEBUGGING
 16 .debug_macro  00018151  00000000  00000000  00031770  2**0
                  CONTENTS, READONLY, DEBUGGING
 17 .debug_line   0000987f  00000000  00000000  000498c1  2**0
                  CONTENTS, READONLY, DEBUGGING
 18 .debug_str    0008fa4c  00000000  00000000  00053140  2**0
                  CONTENTS, READONLY, DEBUGGING
 19 .comment      0000007b  00000000  00000000  000e2b8c  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002580  00000000  00000000  000e2c08  2**2
                  CONTENTS, READONLY, DEBUGGING

Disassembly of section .text:

08000198 <__do_global_dtors_aux>:
 8000198:	b510      	push	{r4, lr}
 800019a:	4c05      	ldr	r4, [pc, #20]	; (80001b0 <__do_global_dtors_aux+0x18>)
 800019c:	7823      	ldrb	r3, [r4, #0]
 800019e:	b933      	cbnz	r3, 80001ae <__do_global_dtors_aux+0x16>
 80001a0:	4b04      	ldr	r3, [pc, #16]	; (80001b4 <__do_global_dtors_aux+0x1c>)
 80001a2:	b113      	cbz	r3, 80001aa <__do_global_dtors_aux+0x12>
 80001a4:	4804      	ldr	r0, [pc, #16]	; (80001b8 <__do_global_dtors_aux+0x20>)
 80001a6:	f3af 8000 	nop.w
 80001aa:	2301      	movs	r3, #1
 80001ac:	7023      	strb	r3, [r4, #0]
 80001ae:	bd10      	pop	{r4, pc}
 80001b0:	20000028 	.word	0x20000028
 80001b4:	00000000 	.word	0x00000000
 80001b8:	08004cac 	.word	0x08004cac

080001bc <frame_dummy>:
 80001bc:	b508      	push	{r3, lr}
 80001be:	4b03      	ldr	r3, [pc, #12]	; (80001cc <frame_dummy+0x10>)
 80001c0:	b11b      	cbz	r3, 80001ca <frame_dummy+0xe>
 80001c2:	4903      	ldr	r1, [pc, #12]	; (80001d0 <frame_dummy+0x14>)
 80001c4:	4803      	ldr	r0, [pc, #12]	; (80001d4 <frame_dummy+0x18>)
 80001c6:	f3af 8000 	nop.w
 80001ca:	bd08      	pop	{r3, pc}
 80001cc:	00000000 	.word	0x00000000
 80001d0:	2000002c 	.word	0x2000002c
 80001d4:	08004cac 	.word	0x08004cac

080001d8 <__aeabi_drsub>:
 80001d8:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80001dc:	e002      	b.n	80001e4 <__adddf3>
 80001de:	bf00      	nop

080001e0 <__aeabi_dsub>:
 80001e0:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080001e4 <__adddf3>:
 80001e4:	b530      	push	{r4, r5, lr}
 80001e6:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80001ea:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80001ee:	ea94 0f05 	teq	r4, r5
 80001f2:	bf08      	it	eq
 80001f4:	ea90 0f02 	teqeq	r0, r2
 80001f8:	bf1f      	itttt	ne
 80001fa:	ea54 0c00 	orrsne.w	ip, r4, r0
 80001fe:	ea55 0c02 	orrsne.w	ip, r5, r2
 8000202:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 8000206:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 800020a:	f000 80e2 	beq.w	80003d2 <__adddf3+0x1ee>
 800020e:	ea4f 5454 	mov.w	r4, r4, lsr #21
 8000212:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 8000216:	bfb8      	it	lt
 8000218:	426d      	neglt	r5, r5
 800021a:	dd0c      	ble.n	8000236 <__adddf3+0x52>
 800021c:	442c      	add	r4, r5
 800021e:	ea80 0202 	eor.w	r2, r0, r2
 8000222:	ea81 0303 	eor.w	r3, r1, r3
 8000226:	ea82 0000 	eor.w	r0, r2, r0
 800022a:	ea83 0101 	eor.w	r1, r3, r1
 800022e:	ea80 0202 	eor.w	r2, r0, r2
 8000232:	ea81 0303 	eor.w	r3, r1, r3
 8000236:	2d36      	cmp	r5, #54	; 0x36
 8000238:	bf88      	it	hi
 800023a:	bd30      	pophi	{r4, r5, pc}
 800023c:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000240:	ea4f 3101 	mov.w	r1, r1, lsl #12
 8000244:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000248:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 800024c:	d002      	beq.n	8000254 <__adddf3+0x70>
 800024e:	4240      	negs	r0, r0
 8000250:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000254:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000258:	ea4f 3303 	mov.w	r3, r3, lsl #12
 800025c:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000260:	d002      	beq.n	8000268 <__adddf3+0x84>
 8000262:	4252      	negs	r2, r2
 8000264:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000268:	ea94 0f05 	teq	r4, r5
 800026c:	f000 80a7 	beq.w	80003be <__adddf3+0x1da>
 8000270:	f1a4 0401 	sub.w	r4, r4, #1
 8000274:	f1d5 0e20 	rsbs	lr, r5, #32
 8000278:	db0d      	blt.n	8000296 <__adddf3+0xb2>
 800027a:	fa02 fc0e 	lsl.w	ip, r2, lr
 800027e:	fa22 f205 	lsr.w	r2, r2, r5
 8000282:	1880      	adds	r0, r0, r2
 8000284:	f141 0100 	adc.w	r1, r1, #0
 8000288:	fa03 f20e 	lsl.w	r2, r3, lr
 800028c:	1880      	adds	r0, r0, r2
 800028e:	fa43 f305 	asr.w	r3, r3, r5
 8000292:	4159      	adcs	r1, r3
 8000294:	e00e      	b.n	80002b4 <__adddf3+0xd0>
 8000296:	f1a5 0520 	sub.w	r5, r5, #32
 800029a:	f10e 0e20 	add.w	lr, lr, #32
 800029e:	2a01      	cmp	r2, #1
 80002a0:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002a4:	bf28      	it	cs
 80002a6:	f04c 0c02 	orrcs.w	ip, ip, #2
 80002aa:	fa43 f305 	asr.w	r3, r3, r5
 80002ae:	18c0      	adds	r0, r0, r3
 80002b0:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80002b4:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80002b8:	d507      	bpl.n	80002ca <__adddf3+0xe6>
 80002ba:	f04f 0e00 	mov.w	lr, #0
 80002be:	f1dc 0c00 	rsbs	ip, ip, #0
 80002c2:	eb7e 0000 	sbcs.w	r0, lr, r0
 80002c6:	eb6e 0101 	sbc.w	r1, lr, r1
 80002ca:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80002ce:	d31b      	bcc.n	8000308 <__adddf3+0x124>
 80002d0:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80002d4:	d30c      	bcc.n	80002f0 <__adddf3+0x10c>
 80002d6:	0849      	lsrs	r1, r1, #1
 80002d8:	ea5f 0030 	movs.w	r0, r0, rrx
 80002dc:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80002e0:	f104 0401 	add.w	r4, r4, #1
 80002e4:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80002e8:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80002ec:	f080 809a 	bcs.w	8000424 <__adddf3+0x240>
 80002f0:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80002f4:	bf08      	it	eq
 80002f6:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80002fa:	f150 0000 	adcs.w	r0, r0, #0
 80002fe:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000302:	ea41 0105 	orr.w	r1, r1, r5
 8000306:	bd30      	pop	{r4, r5, pc}
 8000308:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 800030c:	4140      	adcs	r0, r0
 800030e:	eb41 0101 	adc.w	r1, r1, r1
 8000312:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000316:	f1a4 0401 	sub.w	r4, r4, #1
 800031a:	d1e9      	bne.n	80002f0 <__adddf3+0x10c>
 800031c:	f091 0f00 	teq	r1, #0
 8000320:	bf04      	itt	eq
 8000322:	4601      	moveq	r1, r0
 8000324:	2000      	moveq	r0, #0
 8000326:	fab1 f381 	clz	r3, r1
 800032a:	bf08      	it	eq
 800032c:	3320      	addeq	r3, #32
 800032e:	f1a3 030b 	sub.w	r3, r3, #11
 8000332:	f1b3 0220 	subs.w	r2, r3, #32
 8000336:	da0c      	bge.n	8000352 <__adddf3+0x16e>
 8000338:	320c      	adds	r2, #12
 800033a:	dd08      	ble.n	800034e <__adddf3+0x16a>
 800033c:	f102 0c14 	add.w	ip, r2, #20
 8000340:	f1c2 020c 	rsb	r2, r2, #12
 8000344:	fa01 f00c 	lsl.w	r0, r1, ip
 8000348:	fa21 f102 	lsr.w	r1, r1, r2
 800034c:	e00c      	b.n	8000368 <__adddf3+0x184>
 800034e:	f102 0214 	add.w	r2, r2, #20
 8000352:	bfd8      	it	le
 8000354:	f1c2 0c20 	rsble	ip, r2, #32
 8000358:	fa01 f102 	lsl.w	r1, r1, r2
 800035c:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000360:	bfdc      	itt	le
 8000362:	ea41 010c 	orrle.w	r1, r1, ip
 8000366:	4090      	lslle	r0, r2
 8000368:	1ae4      	subs	r4, r4, r3
 800036a:	bfa2      	ittt	ge
 800036c:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000370:	4329      	orrge	r1, r5
 8000372:	bd30      	popge	{r4, r5, pc}
 8000374:	ea6f 0404 	mvn.w	r4, r4
 8000378:	3c1f      	subs	r4, #31
 800037a:	da1c      	bge.n	80003b6 <__adddf3+0x1d2>
 800037c:	340c      	adds	r4, #12
 800037e:	dc0e      	bgt.n	800039e <__adddf3+0x1ba>
 8000380:	f104 0414 	add.w	r4, r4, #20
 8000384:	f1c4 0220 	rsb	r2, r4, #32
 8000388:	fa20 f004 	lsr.w	r0, r0, r4
 800038c:	fa01 f302 	lsl.w	r3, r1, r2
 8000390:	ea40 0003 	orr.w	r0, r0, r3
 8000394:	fa21 f304 	lsr.w	r3, r1, r4
 8000398:	ea45 0103 	orr.w	r1, r5, r3
 800039c:	bd30      	pop	{r4, r5, pc}
 800039e:	f1c4 040c 	rsb	r4, r4, #12
 80003a2:	f1c4 0220 	rsb	r2, r4, #32
 80003a6:	fa20 f002 	lsr.w	r0, r0, r2
 80003aa:	fa01 f304 	lsl.w	r3, r1, r4
 80003ae:	ea40 0003 	orr.w	r0, r0, r3
 80003b2:	4629      	mov	r1, r5
 80003b4:	bd30      	pop	{r4, r5, pc}
 80003b6:	fa21 f004 	lsr.w	r0, r1, r4
 80003ba:	4629      	mov	r1, r5
 80003bc:	bd30      	pop	{r4, r5, pc}
 80003be:	f094 0f00 	teq	r4, #0
 80003c2:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80003c6:	bf06      	itte	eq
 80003c8:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80003cc:	3401      	addeq	r4, #1
 80003ce:	3d01      	subne	r5, #1
 80003d0:	e74e      	b.n	8000270 <__adddf3+0x8c>
 80003d2:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003d6:	bf18      	it	ne
 80003d8:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80003dc:	d029      	beq.n	8000432 <__adddf3+0x24e>
 80003de:	ea94 0f05 	teq	r4, r5
 80003e2:	bf08      	it	eq
 80003e4:	ea90 0f02 	teqeq	r0, r2
 80003e8:	d005      	beq.n	80003f6 <__adddf3+0x212>
 80003ea:	ea54 0c00 	orrs.w	ip, r4, r0
 80003ee:	bf04      	itt	eq
 80003f0:	4619      	moveq	r1, r3
 80003f2:	4610      	moveq	r0, r2
 80003f4:	bd30      	pop	{r4, r5, pc}
 80003f6:	ea91 0f03 	teq	r1, r3
 80003fa:	bf1e      	ittt	ne
 80003fc:	2100      	movne	r1, #0
 80003fe:	2000      	movne	r0, #0
 8000400:	bd30      	popne	{r4, r5, pc}
 8000402:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 8000406:	d105      	bne.n	8000414 <__adddf3+0x230>
 8000408:	0040      	lsls	r0, r0, #1
 800040a:	4149      	adcs	r1, r1
 800040c:	bf28      	it	cs
 800040e:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 8000412:	bd30      	pop	{r4, r5, pc}
 8000414:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000418:	bf3c      	itt	cc
 800041a:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 800041e:	bd30      	popcc	{r4, r5, pc}
 8000420:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000424:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000428:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800042c:	f04f 0000 	mov.w	r0, #0
 8000430:	bd30      	pop	{r4, r5, pc}
 8000432:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 8000436:	bf1a      	itte	ne
 8000438:	4619      	movne	r1, r3
 800043a:	4610      	movne	r0, r2
 800043c:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000440:	bf1c      	itt	ne
 8000442:	460b      	movne	r3, r1
 8000444:	4602      	movne	r2, r0
 8000446:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800044a:	bf06      	itte	eq
 800044c:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000450:	ea91 0f03 	teqeq	r1, r3
 8000454:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000458:	bd30      	pop	{r4, r5, pc}
 800045a:	bf00      	nop

0800045c <__aeabi_ui2d>:
 800045c:	f090 0f00 	teq	r0, #0
 8000460:	bf04      	itt	eq
 8000462:	2100      	moveq	r1, #0
 8000464:	4770      	bxeq	lr
 8000466:	b530      	push	{r4, r5, lr}
 8000468:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800046c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000470:	f04f 0500 	mov.w	r5, #0
 8000474:	f04f 0100 	mov.w	r1, #0
 8000478:	e750      	b.n	800031c <__adddf3+0x138>
 800047a:	bf00      	nop

0800047c <__aeabi_i2d>:
 800047c:	f090 0f00 	teq	r0, #0
 8000480:	bf04      	itt	eq
 8000482:	2100      	moveq	r1, #0
 8000484:	4770      	bxeq	lr
 8000486:	b530      	push	{r4, r5, lr}
 8000488:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800048c:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000490:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 8000494:	bf48      	it	mi
 8000496:	4240      	negmi	r0, r0
 8000498:	f04f 0100 	mov.w	r1, #0
 800049c:	e73e      	b.n	800031c <__adddf3+0x138>
 800049e:	bf00      	nop

080004a0 <__aeabi_f2d>:
 80004a0:	0042      	lsls	r2, r0, #1
 80004a2:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004a6:	ea4f 0131 	mov.w	r1, r1, rrx
 80004aa:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80004ae:	bf1f      	itttt	ne
 80004b0:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80004b4:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80004b8:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80004bc:	4770      	bxne	lr
 80004be:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80004c2:	bf08      	it	eq
 80004c4:	4770      	bxeq	lr
 80004c6:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80004ca:	bf04      	itt	eq
 80004cc:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80004d0:	4770      	bxeq	lr
 80004d2:	b530      	push	{r4, r5, lr}
 80004d4:	f44f 7460 	mov.w	r4, #896	; 0x380
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004dc:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80004e0:	e71c      	b.n	800031c <__adddf3+0x138>
 80004e2:	bf00      	nop

080004e4 <__aeabi_ul2d>:
 80004e4:	ea50 0201 	orrs.w	r2, r0, r1
 80004e8:	bf08      	it	eq
 80004ea:	4770      	bxeq	lr
 80004ec:	b530      	push	{r4, r5, lr}
 80004ee:	f04f 0500 	mov.w	r5, #0
 80004f2:	e00a      	b.n	800050a <__aeabi_l2d+0x16>

080004f4 <__aeabi_l2d>:
 80004f4:	ea50 0201 	orrs.w	r2, r0, r1
 80004f8:	bf08      	it	eq
 80004fa:	4770      	bxeq	lr
 80004fc:	b530      	push	{r4, r5, lr}
 80004fe:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 8000502:	d502      	bpl.n	800050a <__aeabi_l2d+0x16>
 8000504:	4240      	negs	r0, r0
 8000506:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800050a:	f44f 6480 	mov.w	r4, #1024	; 0x400
 800050e:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000512:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 8000516:	f43f aed8 	beq.w	80002ca <__adddf3+0xe6>
 800051a:	f04f 0203 	mov.w	r2, #3
 800051e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000522:	bf18      	it	ne
 8000524:	3203      	addne	r2, #3
 8000526:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800052a:	bf18      	it	ne
 800052c:	3203      	addne	r2, #3
 800052e:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 8000532:	f1c2 0320 	rsb	r3, r2, #32
 8000536:	fa00 fc03 	lsl.w	ip, r0, r3
 800053a:	fa20 f002 	lsr.w	r0, r0, r2
 800053e:	fa01 fe03 	lsl.w	lr, r1, r3
 8000542:	ea40 000e 	orr.w	r0, r0, lr
 8000546:	fa21 f102 	lsr.w	r1, r1, r2
 800054a:	4414      	add	r4, r2
 800054c:	e6bd      	b.n	80002ca <__adddf3+0xe6>
 800054e:	bf00      	nop

08000550 <__aeabi_dmul>:
 8000550:	b570      	push	{r4, r5, r6, lr}
 8000552:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000556:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 800055a:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800055e:	bf1d      	ittte	ne
 8000560:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000564:	ea94 0f0c 	teqne	r4, ip
 8000568:	ea95 0f0c 	teqne	r5, ip
 800056c:	f000 f8de 	bleq	800072c <__aeabi_dmul+0x1dc>
 8000570:	442c      	add	r4, r5
 8000572:	ea81 0603 	eor.w	r6, r1, r3
 8000576:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 800057a:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 800057e:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 8000582:	bf18      	it	ne
 8000584:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000588:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 800058c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000590:	d038      	beq.n	8000604 <__aeabi_dmul+0xb4>
 8000592:	fba0 ce02 	umull	ip, lr, r0, r2
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	fbe1 e502 	umlal	lr, r5, r1, r2
 800059e:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 80005a2:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005a6:	f04f 0600 	mov.w	r6, #0
 80005aa:	fbe1 5603 	umlal	r5, r6, r1, r3
 80005ae:	f09c 0f00 	teq	ip, #0
 80005b2:	bf18      	it	ne
 80005b4:	f04e 0e01 	orrne.w	lr, lr, #1
 80005b8:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80005bc:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80005c0:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80005c4:	d204      	bcs.n	80005d0 <__aeabi_dmul+0x80>
 80005c6:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80005ca:	416d      	adcs	r5, r5
 80005cc:	eb46 0606 	adc.w	r6, r6, r6
 80005d0:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80005d4:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80005d8:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80005dc:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80005e0:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80005e4:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80005e8:	bf88      	it	hi
 80005ea:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80005ee:	d81e      	bhi.n	800062e <__aeabi_dmul+0xde>
 80005f0:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80005f4:	bf08      	it	eq
 80005f6:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80005fa:	f150 0000 	adcs.w	r0, r0, #0
 80005fe:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 8000602:	bd70      	pop	{r4, r5, r6, pc}
 8000604:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000608:	ea46 0101 	orr.w	r1, r6, r1
 800060c:	ea40 0002 	orr.w	r0, r0, r2
 8000610:	ea81 0103 	eor.w	r1, r1, r3
 8000614:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000618:	bfc2      	ittt	gt
 800061a:	ebd4 050c 	rsbsgt	r5, r4, ip
 800061e:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000622:	bd70      	popgt	{r4, r5, r6, pc}
 8000624:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000628:	f04f 0e00 	mov.w	lr, #0
 800062c:	3c01      	subs	r4, #1
 800062e:	f300 80ab 	bgt.w	8000788 <__aeabi_dmul+0x238>
 8000632:	f114 0f36 	cmn.w	r4, #54	; 0x36
 8000636:	bfde      	ittt	le
 8000638:	2000      	movle	r0, #0
 800063a:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 800063e:	bd70      	pople	{r4, r5, r6, pc}
 8000640:	f1c4 0400 	rsb	r4, r4, #0
 8000644:	3c20      	subs	r4, #32
 8000646:	da35      	bge.n	80006b4 <__aeabi_dmul+0x164>
 8000648:	340c      	adds	r4, #12
 800064a:	dc1b      	bgt.n	8000684 <__aeabi_dmul+0x134>
 800064c:	f104 0414 	add.w	r4, r4, #20
 8000650:	f1c4 0520 	rsb	r5, r4, #32
 8000654:	fa00 f305 	lsl.w	r3, r0, r5
 8000658:	fa20 f004 	lsr.w	r0, r0, r4
 800065c:	fa01 f205 	lsl.w	r2, r1, r5
 8000660:	ea40 0002 	orr.w	r0, r0, r2
 8000664:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000668:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 800066c:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000670:	fa21 f604 	lsr.w	r6, r1, r4
 8000674:	eb42 0106 	adc.w	r1, r2, r6
 8000678:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800067c:	bf08      	it	eq
 800067e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000682:	bd70      	pop	{r4, r5, r6, pc}
 8000684:	f1c4 040c 	rsb	r4, r4, #12
 8000688:	f1c4 0520 	rsb	r5, r4, #32
 800068c:	fa00 f304 	lsl.w	r3, r0, r4
 8000690:	fa20 f005 	lsr.w	r0, r0, r5
 8000694:	fa01 f204 	lsl.w	r2, r1, r4
 8000698:	ea40 0002 	orr.w	r0, r0, r2
 800069c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006a0:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006a4:	f141 0100 	adc.w	r1, r1, #0
 80006a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006ac:	bf08      	it	eq
 80006ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006b2:	bd70      	pop	{r4, r5, r6, pc}
 80006b4:	f1c4 0520 	rsb	r5, r4, #32
 80006b8:	fa00 f205 	lsl.w	r2, r0, r5
 80006bc:	ea4e 0e02 	orr.w	lr, lr, r2
 80006c0:	fa20 f304 	lsr.w	r3, r0, r4
 80006c4:	fa01 f205 	lsl.w	r2, r1, r5
 80006c8:	ea43 0302 	orr.w	r3, r3, r2
 80006cc:	fa21 f004 	lsr.w	r0, r1, r4
 80006d0:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80006d4:	fa21 f204 	lsr.w	r2, r1, r4
 80006d8:	ea20 0002 	bic.w	r0, r0, r2
 80006dc:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80006e0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006e4:	bf08      	it	eq
 80006e6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f094 0f00 	teq	r4, #0
 80006f0:	d10f      	bne.n	8000712 <__aeabi_dmul+0x1c2>
 80006f2:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80006f6:	0040      	lsls	r0, r0, #1
 80006f8:	eb41 0101 	adc.w	r1, r1, r1
 80006fc:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000700:	bf08      	it	eq
 8000702:	3c01      	subeq	r4, #1
 8000704:	d0f7      	beq.n	80006f6 <__aeabi_dmul+0x1a6>
 8000706:	ea41 0106 	orr.w	r1, r1, r6
 800070a:	f095 0f00 	teq	r5, #0
 800070e:	bf18      	it	ne
 8000710:	4770      	bxne	lr
 8000712:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 8000716:	0052      	lsls	r2, r2, #1
 8000718:	eb43 0303 	adc.w	r3, r3, r3
 800071c:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000720:	bf08      	it	eq
 8000722:	3d01      	subeq	r5, #1
 8000724:	d0f7      	beq.n	8000716 <__aeabi_dmul+0x1c6>
 8000726:	ea43 0306 	orr.w	r3, r3, r6
 800072a:	4770      	bx	lr
 800072c:	ea94 0f0c 	teq	r4, ip
 8000730:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000734:	bf18      	it	ne
 8000736:	ea95 0f0c 	teqne	r5, ip
 800073a:	d00c      	beq.n	8000756 <__aeabi_dmul+0x206>
 800073c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000740:	bf18      	it	ne
 8000742:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000746:	d1d1      	bne.n	80006ec <__aeabi_dmul+0x19c>
 8000748:	ea81 0103 	eor.w	r1, r1, r3
 800074c:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000750:	f04f 0000 	mov.w	r0, #0
 8000754:	bd70      	pop	{r4, r5, r6, pc}
 8000756:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 800075a:	bf06      	itte	eq
 800075c:	4610      	moveq	r0, r2
 800075e:	4619      	moveq	r1, r3
 8000760:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000764:	d019      	beq.n	800079a <__aeabi_dmul+0x24a>
 8000766:	ea94 0f0c 	teq	r4, ip
 800076a:	d102      	bne.n	8000772 <__aeabi_dmul+0x222>
 800076c:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000770:	d113      	bne.n	800079a <__aeabi_dmul+0x24a>
 8000772:	ea95 0f0c 	teq	r5, ip
 8000776:	d105      	bne.n	8000784 <__aeabi_dmul+0x234>
 8000778:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 800077c:	bf1c      	itt	ne
 800077e:	4610      	movne	r0, r2
 8000780:	4619      	movne	r1, r3
 8000782:	d10a      	bne.n	800079a <__aeabi_dmul+0x24a>
 8000784:	ea81 0103 	eor.w	r1, r1, r3
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800078c:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000790:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000794:	f04f 0000 	mov.w	r0, #0
 8000798:	bd70      	pop	{r4, r5, r6, pc}
 800079a:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 800079e:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 80007a2:	bd70      	pop	{r4, r5, r6, pc}

080007a4 <__aeabi_ddiv>:
 80007a4:	b570      	push	{r4, r5, r6, lr}
 80007a6:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80007aa:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80007ae:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80007b2:	bf1d      	ittte	ne
 80007b4:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80007b8:	ea94 0f0c 	teqne	r4, ip
 80007bc:	ea95 0f0c 	teqne	r5, ip
 80007c0:	f000 f8a7 	bleq	8000912 <__aeabi_ddiv+0x16e>
 80007c4:	eba4 0405 	sub.w	r4, r4, r5
 80007c8:	ea81 0e03 	eor.w	lr, r1, r3
 80007cc:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80007d0:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80007d4:	f000 8088 	beq.w	80008e8 <__aeabi_ddiv+0x144>
 80007d8:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80007dc:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80007e0:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80007e4:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80007e8:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80007ec:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80007f0:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80007f4:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80007f8:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80007fc:	429d      	cmp	r5, r3
 80007fe:	bf08      	it	eq
 8000800:	4296      	cmpeq	r6, r2
 8000802:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 8000806:	f504 7440 	add.w	r4, r4, #768	; 0x300
 800080a:	d202      	bcs.n	8000812 <__aeabi_ddiv+0x6e>
 800080c:	085b      	lsrs	r3, r3, #1
 800080e:	ea4f 0232 	mov.w	r2, r2, rrx
 8000812:	1ab6      	subs	r6, r6, r2
 8000814:	eb65 0503 	sbc.w	r5, r5, r3
 8000818:	085b      	lsrs	r3, r3, #1
 800081a:	ea4f 0232 	mov.w	r2, r2, rrx
 800081e:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 8000822:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 8000826:	ebb6 0e02 	subs.w	lr, r6, r2
 800082a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800082e:	bf22      	ittt	cs
 8000830:	1ab6      	subcs	r6, r6, r2
 8000832:	4675      	movcs	r5, lr
 8000834:	ea40 000c 	orrcs.w	r0, r0, ip
 8000838:	085b      	lsrs	r3, r3, #1
 800083a:	ea4f 0232 	mov.w	r2, r2, rrx
 800083e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000842:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000846:	bf22      	ittt	cs
 8000848:	1ab6      	subcs	r6, r6, r2
 800084a:	4675      	movcs	r5, lr
 800084c:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000850:	085b      	lsrs	r3, r3, #1
 8000852:	ea4f 0232 	mov.w	r2, r2, rrx
 8000856:	ebb6 0e02 	subs.w	lr, r6, r2
 800085a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800085e:	bf22      	ittt	cs
 8000860:	1ab6      	subcs	r6, r6, r2
 8000862:	4675      	movcs	r5, lr
 8000864:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000868:	085b      	lsrs	r3, r3, #1
 800086a:	ea4f 0232 	mov.w	r2, r2, rrx
 800086e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000872:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000876:	bf22      	ittt	cs
 8000878:	1ab6      	subcs	r6, r6, r2
 800087a:	4675      	movcs	r5, lr
 800087c:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000880:	ea55 0e06 	orrs.w	lr, r5, r6
 8000884:	d018      	beq.n	80008b8 <__aeabi_ddiv+0x114>
 8000886:	ea4f 1505 	mov.w	r5, r5, lsl #4
 800088a:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 800088e:	ea4f 1606 	mov.w	r6, r6, lsl #4
 8000892:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 8000896:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 800089a:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 800089e:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008a2:	d1c0      	bne.n	8000826 <__aeabi_ddiv+0x82>
 80008a4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008a8:	d10b      	bne.n	80008c2 <__aeabi_ddiv+0x11e>
 80008aa:	ea41 0100 	orr.w	r1, r1, r0
 80008ae:	f04f 0000 	mov.w	r0, #0
 80008b2:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80008b6:	e7b6      	b.n	8000826 <__aeabi_ddiv+0x82>
 80008b8:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80008bc:	bf04      	itt	eq
 80008be:	4301      	orreq	r1, r0
 80008c0:	2000      	moveq	r0, #0
 80008c2:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80008c6:	bf88      	it	hi
 80008c8:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80008cc:	f63f aeaf 	bhi.w	800062e <__aeabi_dmul+0xde>
 80008d0:	ebb5 0c03 	subs.w	ip, r5, r3
 80008d4:	bf04      	itt	eq
 80008d6:	ebb6 0c02 	subseq.w	ip, r6, r2
 80008da:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80008de:	f150 0000 	adcs.w	r0, r0, #0
 80008e2:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80008e6:	bd70      	pop	{r4, r5, r6, pc}
 80008e8:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80008ec:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80008f0:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80008f4:	bfc2      	ittt	gt
 80008f6:	ebd4 050c 	rsbsgt	r5, r4, ip
 80008fa:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80008fe:	bd70      	popgt	{r4, r5, r6, pc}
 8000900:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000904:	f04f 0e00 	mov.w	lr, #0
 8000908:	3c01      	subs	r4, #1
 800090a:	e690      	b.n	800062e <__aeabi_dmul+0xde>
 800090c:	ea45 0e06 	orr.w	lr, r5, r6
 8000910:	e68d      	b.n	800062e <__aeabi_dmul+0xde>
 8000912:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000916:	ea94 0f0c 	teq	r4, ip
 800091a:	bf08      	it	eq
 800091c:	ea95 0f0c 	teqeq	r5, ip
 8000920:	f43f af3b 	beq.w	800079a <__aeabi_dmul+0x24a>
 8000924:	ea94 0f0c 	teq	r4, ip
 8000928:	d10a      	bne.n	8000940 <__aeabi_ddiv+0x19c>
 800092a:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 800092e:	f47f af34 	bne.w	800079a <__aeabi_dmul+0x24a>
 8000932:	ea95 0f0c 	teq	r5, ip
 8000936:	f47f af25 	bne.w	8000784 <__aeabi_dmul+0x234>
 800093a:	4610      	mov	r0, r2
 800093c:	4619      	mov	r1, r3
 800093e:	e72c      	b.n	800079a <__aeabi_dmul+0x24a>
 8000940:	ea95 0f0c 	teq	r5, ip
 8000944:	d106      	bne.n	8000954 <__aeabi_ddiv+0x1b0>
 8000946:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 800094a:	f43f aefd 	beq.w	8000748 <__aeabi_dmul+0x1f8>
 800094e:	4610      	mov	r0, r2
 8000950:	4619      	mov	r1, r3
 8000952:	e722      	b.n	800079a <__aeabi_dmul+0x24a>
 8000954:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000958:	bf18      	it	ne
 800095a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800095e:	f47f aec5 	bne.w	80006ec <__aeabi_dmul+0x19c>
 8000962:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000966:	f47f af0d 	bne.w	8000784 <__aeabi_dmul+0x234>
 800096a:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 800096e:	f47f aeeb 	bne.w	8000748 <__aeabi_dmul+0x1f8>
 8000972:	e712      	b.n	800079a <__aeabi_dmul+0x24a>

08000974 <__gedf2>:
 8000974:	f04f 3cff 	mov.w	ip, #4294967295
 8000978:	e006      	b.n	8000988 <__cmpdf2+0x4>
 800097a:	bf00      	nop

0800097c <__ledf2>:
 800097c:	f04f 0c01 	mov.w	ip, #1
 8000980:	e002      	b.n	8000988 <__cmpdf2+0x4>
 8000982:	bf00      	nop

08000984 <__cmpdf2>:
 8000984:	f04f 0c01 	mov.w	ip, #1
 8000988:	f84d cd04 	str.w	ip, [sp, #-4]!
 800098c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000990:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000994:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000998:	bf18      	it	ne
 800099a:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 800099e:	d01b      	beq.n	80009d8 <__cmpdf2+0x54>
 80009a0:	b001      	add	sp, #4
 80009a2:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80009a6:	bf0c      	ite	eq
 80009a8:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 80009ac:	ea91 0f03 	teqne	r1, r3
 80009b0:	bf02      	ittt	eq
 80009b2:	ea90 0f02 	teqeq	r0, r2
 80009b6:	2000      	moveq	r0, #0
 80009b8:	4770      	bxeq	lr
 80009ba:	f110 0f00 	cmn.w	r0, #0
 80009be:	ea91 0f03 	teq	r1, r3
 80009c2:	bf58      	it	pl
 80009c4:	4299      	cmppl	r1, r3
 80009c6:	bf08      	it	eq
 80009c8:	4290      	cmpeq	r0, r2
 80009ca:	bf2c      	ite	cs
 80009cc:	17d8      	asrcs	r0, r3, #31
 80009ce:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 80009d2:	f040 0001 	orr.w	r0, r0, #1
 80009d6:	4770      	bx	lr
 80009d8:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009dc:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009e0:	d102      	bne.n	80009e8 <__cmpdf2+0x64>
 80009e2:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 80009e6:	d107      	bne.n	80009f8 <__cmpdf2+0x74>
 80009e8:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009ec:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009f0:	d1d6      	bne.n	80009a0 <__cmpdf2+0x1c>
 80009f2:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 80009f6:	d0d3      	beq.n	80009a0 <__cmpdf2+0x1c>
 80009f8:	f85d 0b04 	ldr.w	r0, [sp], #4
 80009fc:	4770      	bx	lr
 80009fe:	bf00      	nop

08000a00 <__aeabi_cdrcmple>:
 8000a00:	4684      	mov	ip, r0
 8000a02:	4610      	mov	r0, r2
 8000a04:	4662      	mov	r2, ip
 8000a06:	468c      	mov	ip, r1
 8000a08:	4619      	mov	r1, r3
 8000a0a:	4663      	mov	r3, ip
 8000a0c:	e000      	b.n	8000a10 <__aeabi_cdcmpeq>
 8000a0e:	bf00      	nop

08000a10 <__aeabi_cdcmpeq>:
 8000a10:	b501      	push	{r0, lr}
 8000a12:	f7ff ffb7 	bl	8000984 <__cmpdf2>
 8000a16:	2800      	cmp	r0, #0
 8000a18:	bf48      	it	mi
 8000a1a:	f110 0f00 	cmnmi.w	r0, #0
 8000a1e:	bd01      	pop	{r0, pc}

08000a20 <__aeabi_dcmpeq>:
 8000a20:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a24:	f7ff fff4 	bl	8000a10 <__aeabi_cdcmpeq>
 8000a28:	bf0c      	ite	eq
 8000a2a:	2001      	moveq	r0, #1
 8000a2c:	2000      	movne	r0, #0
 8000a2e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a32:	bf00      	nop

08000a34 <__aeabi_dcmplt>:
 8000a34:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a38:	f7ff ffea 	bl	8000a10 <__aeabi_cdcmpeq>
 8000a3c:	bf34      	ite	cc
 8000a3e:	2001      	movcc	r0, #1
 8000a40:	2000      	movcs	r0, #0
 8000a42:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a46:	bf00      	nop

08000a48 <__aeabi_dcmple>:
 8000a48:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a4c:	f7ff ffe0 	bl	8000a10 <__aeabi_cdcmpeq>
 8000a50:	bf94      	ite	ls
 8000a52:	2001      	movls	r0, #1
 8000a54:	2000      	movhi	r0, #0
 8000a56:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a5a:	bf00      	nop

08000a5c <__aeabi_dcmpge>:
 8000a5c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a60:	f7ff ffce 	bl	8000a00 <__aeabi_cdrcmple>
 8000a64:	bf94      	ite	ls
 8000a66:	2001      	movls	r0, #1
 8000a68:	2000      	movhi	r0, #0
 8000a6a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a6e:	bf00      	nop

08000a70 <__aeabi_dcmpgt>:
 8000a70:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a74:	f7ff ffc4 	bl	8000a00 <__aeabi_cdrcmple>
 8000a78:	bf34      	ite	cc
 8000a7a:	2001      	movcc	r0, #1
 8000a7c:	2000      	movcs	r0, #0
 8000a7e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a82:	bf00      	nop

08000a84 <__aeabi_d2uiz>:
 8000a84:	004a      	lsls	r2, r1, #1
 8000a86:	d211      	bcs.n	8000aac <__aeabi_d2uiz+0x28>
 8000a88:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000a8c:	d211      	bcs.n	8000ab2 <__aeabi_d2uiz+0x2e>
 8000a8e:	d50d      	bpl.n	8000aac <__aeabi_d2uiz+0x28>
 8000a90:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000a94:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a98:	d40e      	bmi.n	8000ab8 <__aeabi_d2uiz+0x34>
 8000a9a:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a9e:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000aa2:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000aa6:	fa23 f002 	lsr.w	r0, r3, r2
 8000aaa:	4770      	bx	lr
 8000aac:	f04f 0000 	mov.w	r0, #0
 8000ab0:	4770      	bx	lr
 8000ab2:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ab6:	d102      	bne.n	8000abe <__aeabi_d2uiz+0x3a>
 8000ab8:	f04f 30ff 	mov.w	r0, #4294967295
 8000abc:	4770      	bx	lr
 8000abe:	f04f 0000 	mov.w	r0, #0
 8000ac2:	4770      	bx	lr

08000ac4 <__aeabi_uldivmod>:
 8000ac4:	b953      	cbnz	r3, 8000adc <__aeabi_uldivmod+0x18>
 8000ac6:	b94a      	cbnz	r2, 8000adc <__aeabi_uldivmod+0x18>
 8000ac8:	2900      	cmp	r1, #0
 8000aca:	bf08      	it	eq
 8000acc:	2800      	cmpeq	r0, #0
 8000ace:	bf1c      	itt	ne
 8000ad0:	f04f 31ff 	movne.w	r1, #4294967295
 8000ad4:	f04f 30ff 	movne.w	r0, #4294967295
 8000ad8:	f000 b972 	b.w	8000dc0 <__aeabi_idiv0>
 8000adc:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ae0:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ae4:	f000 f806 	bl	8000af4 <__udivmoddi4>
 8000ae8:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000aec:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000af0:	b004      	add	sp, #16
 8000af2:	4770      	bx	lr

08000af4 <__udivmoddi4>:
 8000af4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000af8:	9e08      	ldr	r6, [sp, #32]
 8000afa:	4604      	mov	r4, r0
 8000afc:	4688      	mov	r8, r1
 8000afe:	2b00      	cmp	r3, #0
 8000b00:	d14b      	bne.n	8000b9a <__udivmoddi4+0xa6>
 8000b02:	428a      	cmp	r2, r1
 8000b04:	4615      	mov	r5, r2
 8000b06:	d967      	bls.n	8000bd8 <__udivmoddi4+0xe4>
 8000b08:	fab2 f282 	clz	r2, r2
 8000b0c:	b14a      	cbz	r2, 8000b22 <__udivmoddi4+0x2e>
 8000b0e:	f1c2 0720 	rsb	r7, r2, #32
 8000b12:	fa01 f302 	lsl.w	r3, r1, r2
 8000b16:	fa20 f707 	lsr.w	r7, r0, r7
 8000b1a:	4095      	lsls	r5, r2
 8000b1c:	ea47 0803 	orr.w	r8, r7, r3
 8000b20:	4094      	lsls	r4, r2
 8000b22:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000b26:	0c23      	lsrs	r3, r4, #16
 8000b28:	fbb8 f7fe 	udiv	r7, r8, lr
 8000b2c:	fa1f fc85 	uxth.w	ip, r5
 8000b30:	fb0e 8817 	mls	r8, lr, r7, r8
 8000b34:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000b38:	fb07 f10c 	mul.w	r1, r7, ip
 8000b3c:	4299      	cmp	r1, r3
 8000b3e:	d909      	bls.n	8000b54 <__udivmoddi4+0x60>
 8000b40:	18eb      	adds	r3, r5, r3
 8000b42:	f107 30ff 	add.w	r0, r7, #4294967295
 8000b46:	f080 811b 	bcs.w	8000d80 <__udivmoddi4+0x28c>
 8000b4a:	4299      	cmp	r1, r3
 8000b4c:	f240 8118 	bls.w	8000d80 <__udivmoddi4+0x28c>
 8000b50:	3f02      	subs	r7, #2
 8000b52:	442b      	add	r3, r5
 8000b54:	1a5b      	subs	r3, r3, r1
 8000b56:	b2a4      	uxth	r4, r4
 8000b58:	fbb3 f0fe 	udiv	r0, r3, lr
 8000b5c:	fb0e 3310 	mls	r3, lr, r0, r3
 8000b60:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000b64:	fb00 fc0c 	mul.w	ip, r0, ip
 8000b68:	45a4      	cmp	ip, r4
 8000b6a:	d909      	bls.n	8000b80 <__udivmoddi4+0x8c>
 8000b6c:	192c      	adds	r4, r5, r4
 8000b6e:	f100 33ff 	add.w	r3, r0, #4294967295
 8000b72:	f080 8107 	bcs.w	8000d84 <__udivmoddi4+0x290>
 8000b76:	45a4      	cmp	ip, r4
 8000b78:	f240 8104 	bls.w	8000d84 <__udivmoddi4+0x290>
 8000b7c:	3802      	subs	r0, #2
 8000b7e:	442c      	add	r4, r5
 8000b80:	ea40 4007 	orr.w	r0, r0, r7, lsl #16
 8000b84:	eba4 040c 	sub.w	r4, r4, ip
 8000b88:	2700      	movs	r7, #0
 8000b8a:	b11e      	cbz	r6, 8000b94 <__udivmoddi4+0xa0>
 8000b8c:	40d4      	lsrs	r4, r2
 8000b8e:	2300      	movs	r3, #0
 8000b90:	e9c6 4300 	strd	r4, r3, [r6]
 8000b94:	4639      	mov	r1, r7
 8000b96:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000b9a:	428b      	cmp	r3, r1
 8000b9c:	d909      	bls.n	8000bb2 <__udivmoddi4+0xbe>
 8000b9e:	2e00      	cmp	r6, #0
 8000ba0:	f000 80eb 	beq.w	8000d7a <__udivmoddi4+0x286>
 8000ba4:	2700      	movs	r7, #0
 8000ba6:	e9c6 0100 	strd	r0, r1, [r6]
 8000baa:	4638      	mov	r0, r7
 8000bac:	4639      	mov	r1, r7
 8000bae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000bb2:	fab3 f783 	clz	r7, r3
 8000bb6:	2f00      	cmp	r7, #0
 8000bb8:	d147      	bne.n	8000c4a <__udivmoddi4+0x156>
 8000bba:	428b      	cmp	r3, r1
 8000bbc:	d302      	bcc.n	8000bc4 <__udivmoddi4+0xd0>
 8000bbe:	4282      	cmp	r2, r0
 8000bc0:	f200 80fa 	bhi.w	8000db8 <__udivmoddi4+0x2c4>
 8000bc4:	1a84      	subs	r4, r0, r2
 8000bc6:	eb61 0303 	sbc.w	r3, r1, r3
 8000bca:	2001      	movs	r0, #1
 8000bcc:	4698      	mov	r8, r3
 8000bce:	2e00      	cmp	r6, #0
 8000bd0:	d0e0      	beq.n	8000b94 <__udivmoddi4+0xa0>
 8000bd2:	e9c6 4800 	strd	r4, r8, [r6]
 8000bd6:	e7dd      	b.n	8000b94 <__udivmoddi4+0xa0>
 8000bd8:	b902      	cbnz	r2, 8000bdc <__udivmoddi4+0xe8>
 8000bda:	deff      	udf	#255	; 0xff
 8000bdc:	fab2 f282 	clz	r2, r2
 8000be0:	2a00      	cmp	r2, #0
 8000be2:	f040 808f 	bne.w	8000d04 <__udivmoddi4+0x210>
 8000be6:	1b49      	subs	r1, r1, r5
 8000be8:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000bec:	fa1f f885 	uxth.w	r8, r5
 8000bf0:	2701      	movs	r7, #1
 8000bf2:	fbb1 fcfe 	udiv	ip, r1, lr
 8000bf6:	0c23      	lsrs	r3, r4, #16
 8000bf8:	fb0e 111c 	mls	r1, lr, ip, r1
 8000bfc:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000c00:	fb08 f10c 	mul.w	r1, r8, ip
 8000c04:	4299      	cmp	r1, r3
 8000c06:	d907      	bls.n	8000c18 <__udivmoddi4+0x124>
 8000c08:	18eb      	adds	r3, r5, r3
 8000c0a:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000c0e:	d202      	bcs.n	8000c16 <__udivmoddi4+0x122>
 8000c10:	4299      	cmp	r1, r3
 8000c12:	f200 80cd 	bhi.w	8000db0 <__udivmoddi4+0x2bc>
 8000c16:	4684      	mov	ip, r0
 8000c18:	1a59      	subs	r1, r3, r1
 8000c1a:	b2a3      	uxth	r3, r4
 8000c1c:	fbb1 f0fe 	udiv	r0, r1, lr
 8000c20:	fb0e 1410 	mls	r4, lr, r0, r1
 8000c24:	ea43 4404 	orr.w	r4, r3, r4, lsl #16
 8000c28:	fb08 f800 	mul.w	r8, r8, r0
 8000c2c:	45a0      	cmp	r8, r4
 8000c2e:	d907      	bls.n	8000c40 <__udivmoddi4+0x14c>
 8000c30:	192c      	adds	r4, r5, r4
 8000c32:	f100 33ff 	add.w	r3, r0, #4294967295
 8000c36:	d202      	bcs.n	8000c3e <__udivmoddi4+0x14a>
 8000c38:	45a0      	cmp	r8, r4
 8000c3a:	f200 80b6 	bhi.w	8000daa <__udivmoddi4+0x2b6>
 8000c3e:	4618      	mov	r0, r3
 8000c40:	eba4 0408 	sub.w	r4, r4, r8
 8000c44:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000c48:	e79f      	b.n	8000b8a <__udivmoddi4+0x96>
 8000c4a:	f1c7 0c20 	rsb	ip, r7, #32
 8000c4e:	40bb      	lsls	r3, r7
 8000c50:	fa22 fe0c 	lsr.w	lr, r2, ip
 8000c54:	ea4e 0e03 	orr.w	lr, lr, r3
 8000c58:	fa01 f407 	lsl.w	r4, r1, r7
 8000c5c:	fa20 f50c 	lsr.w	r5, r0, ip
 8000c60:	fa21 f30c 	lsr.w	r3, r1, ip
 8000c64:	ea4f 481e 	mov.w	r8, lr, lsr #16
 8000c68:	4325      	orrs	r5, r4
 8000c6a:	fbb3 f9f8 	udiv	r9, r3, r8
 8000c6e:	0c2c      	lsrs	r4, r5, #16
 8000c70:	fb08 3319 	mls	r3, r8, r9, r3
 8000c74:	fa1f fa8e 	uxth.w	sl, lr
 8000c78:	ea44 4303 	orr.w	r3, r4, r3, lsl #16
 8000c7c:	fb09 f40a 	mul.w	r4, r9, sl
 8000c80:	429c      	cmp	r4, r3
 8000c82:	fa02 f207 	lsl.w	r2, r2, r7
 8000c86:	fa00 f107 	lsl.w	r1, r0, r7
 8000c8a:	d90b      	bls.n	8000ca4 <__udivmoddi4+0x1b0>
 8000c8c:	eb1e 0303 	adds.w	r3, lr, r3
 8000c90:	f109 30ff 	add.w	r0, r9, #4294967295
 8000c94:	f080 8087 	bcs.w	8000da6 <__udivmoddi4+0x2b2>
 8000c98:	429c      	cmp	r4, r3
 8000c9a:	f240 8084 	bls.w	8000da6 <__udivmoddi4+0x2b2>
 8000c9e:	f1a9 0902 	sub.w	r9, r9, #2
 8000ca2:	4473      	add	r3, lr
 8000ca4:	1b1b      	subs	r3, r3, r4
 8000ca6:	b2ad      	uxth	r5, r5
 8000ca8:	fbb3 f0f8 	udiv	r0, r3, r8
 8000cac:	fb08 3310 	mls	r3, r8, r0, r3
 8000cb0:	ea45 4403 	orr.w	r4, r5, r3, lsl #16
 8000cb4:	fb00 fa0a 	mul.w	sl, r0, sl
 8000cb8:	45a2      	cmp	sl, r4
 8000cba:	d908      	bls.n	8000cce <__udivmoddi4+0x1da>
 8000cbc:	eb1e 0404 	adds.w	r4, lr, r4
 8000cc0:	f100 33ff 	add.w	r3, r0, #4294967295
 8000cc4:	d26b      	bcs.n	8000d9e <__udivmoddi4+0x2aa>
 8000cc6:	45a2      	cmp	sl, r4
 8000cc8:	d969      	bls.n	8000d9e <__udivmoddi4+0x2aa>
 8000cca:	3802      	subs	r0, #2
 8000ccc:	4474      	add	r4, lr
 8000cce:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000cd2:	fba0 8902 	umull	r8, r9, r0, r2
 8000cd6:	eba4 040a 	sub.w	r4, r4, sl
 8000cda:	454c      	cmp	r4, r9
 8000cdc:	46c2      	mov	sl, r8
 8000cde:	464b      	mov	r3, r9
 8000ce0:	d354      	bcc.n	8000d8c <__udivmoddi4+0x298>
 8000ce2:	d051      	beq.n	8000d88 <__udivmoddi4+0x294>
 8000ce4:	2e00      	cmp	r6, #0
 8000ce6:	d069      	beq.n	8000dbc <__udivmoddi4+0x2c8>
 8000ce8:	ebb1 050a 	subs.w	r5, r1, sl
 8000cec:	eb64 0403 	sbc.w	r4, r4, r3
 8000cf0:	fa04 fc0c 	lsl.w	ip, r4, ip
 8000cf4:	40fd      	lsrs	r5, r7
 8000cf6:	40fc      	lsrs	r4, r7
 8000cf8:	ea4c 0505 	orr.w	r5, ip, r5
 8000cfc:	e9c6 5400 	strd	r5, r4, [r6]
 8000d00:	2700      	movs	r7, #0
 8000d02:	e747      	b.n	8000b94 <__udivmoddi4+0xa0>
 8000d04:	f1c2 0320 	rsb	r3, r2, #32
 8000d08:	fa20 f703 	lsr.w	r7, r0, r3
 8000d0c:	4095      	lsls	r5, r2
 8000d0e:	fa01 f002 	lsl.w	r0, r1, r2
 8000d12:	fa21 f303 	lsr.w	r3, r1, r3
 8000d16:	ea4f 4e15 	mov.w	lr, r5, lsr #16
 8000d1a:	4338      	orrs	r0, r7
 8000d1c:	0c01      	lsrs	r1, r0, #16
 8000d1e:	fbb3 f7fe 	udiv	r7, r3, lr
 8000d22:	fa1f f885 	uxth.w	r8, r5
 8000d26:	fb0e 3317 	mls	r3, lr, r7, r3
 8000d2a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000d2e:	fb07 f308 	mul.w	r3, r7, r8
 8000d32:	428b      	cmp	r3, r1
 8000d34:	fa04 f402 	lsl.w	r4, r4, r2
 8000d38:	d907      	bls.n	8000d4a <__udivmoddi4+0x256>
 8000d3a:	1869      	adds	r1, r5, r1
 8000d3c:	f107 3cff 	add.w	ip, r7, #4294967295
 8000d40:	d22f      	bcs.n	8000da2 <__udivmoddi4+0x2ae>
 8000d42:	428b      	cmp	r3, r1
 8000d44:	d92d      	bls.n	8000da2 <__udivmoddi4+0x2ae>
 8000d46:	3f02      	subs	r7, #2
 8000d48:	4429      	add	r1, r5
 8000d4a:	1acb      	subs	r3, r1, r3
 8000d4c:	b281      	uxth	r1, r0
 8000d4e:	fbb3 f0fe 	udiv	r0, r3, lr
 8000d52:	fb0e 3310 	mls	r3, lr, r0, r3
 8000d56:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000d5a:	fb00 f308 	mul.w	r3, r0, r8
 8000d5e:	428b      	cmp	r3, r1
 8000d60:	d907      	bls.n	8000d72 <__udivmoddi4+0x27e>
 8000d62:	1869      	adds	r1, r5, r1
 8000d64:	f100 3cff 	add.w	ip, r0, #4294967295
 8000d68:	d217      	bcs.n	8000d9a <__udivmoddi4+0x2a6>
 8000d6a:	428b      	cmp	r3, r1
 8000d6c:	d915      	bls.n	8000d9a <__udivmoddi4+0x2a6>
 8000d6e:	3802      	subs	r0, #2
 8000d70:	4429      	add	r1, r5
 8000d72:	1ac9      	subs	r1, r1, r3
 8000d74:	ea40 4707 	orr.w	r7, r0, r7, lsl #16
 8000d78:	e73b      	b.n	8000bf2 <__udivmoddi4+0xfe>
 8000d7a:	4637      	mov	r7, r6
 8000d7c:	4630      	mov	r0, r6
 8000d7e:	e709      	b.n	8000b94 <__udivmoddi4+0xa0>
 8000d80:	4607      	mov	r7, r0
 8000d82:	e6e7      	b.n	8000b54 <__udivmoddi4+0x60>
 8000d84:	4618      	mov	r0, r3
 8000d86:	e6fb      	b.n	8000b80 <__udivmoddi4+0x8c>
 8000d88:	4541      	cmp	r1, r8
 8000d8a:	d2ab      	bcs.n	8000ce4 <__udivmoddi4+0x1f0>
 8000d8c:	ebb8 0a02 	subs.w	sl, r8, r2
 8000d90:	eb69 020e 	sbc.w	r2, r9, lr
 8000d94:	3801      	subs	r0, #1
 8000d96:	4613      	mov	r3, r2
 8000d98:	e7a4      	b.n	8000ce4 <__udivmoddi4+0x1f0>
 8000d9a:	4660      	mov	r0, ip
 8000d9c:	e7e9      	b.n	8000d72 <__udivmoddi4+0x27e>
 8000d9e:	4618      	mov	r0, r3
 8000da0:	e795      	b.n	8000cce <__udivmoddi4+0x1da>
 8000da2:	4667      	mov	r7, ip
 8000da4:	e7d1      	b.n	8000d4a <__udivmoddi4+0x256>
 8000da6:	4681      	mov	r9, r0
 8000da8:	e77c      	b.n	8000ca4 <__udivmoddi4+0x1b0>
 8000daa:	3802      	subs	r0, #2
 8000dac:	442c      	add	r4, r5
 8000dae:	e747      	b.n	8000c40 <__udivmoddi4+0x14c>
 8000db0:	f1ac 0c02 	sub.w	ip, ip, #2
 8000db4:	442b      	add	r3, r5
 8000db6:	e72f      	b.n	8000c18 <__udivmoddi4+0x124>
 8000db8:	4638      	mov	r0, r7
 8000dba:	e708      	b.n	8000bce <__udivmoddi4+0xda>
 8000dbc:	4637      	mov	r7, r6
 8000dbe:	e6e9      	b.n	8000b94 <__udivmoddi4+0xa0>

08000dc0 <__aeabi_idiv0>:
 8000dc0:	4770      	bx	lr
 8000dc2:	bf00      	nop

08000dc4 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000dc4:	b580      	push	{r7, lr}
 8000dc6:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000dc8:	4b0e      	ldr	r3, [pc, #56]	; (8000e04 <HAL_Init+0x40>)
 8000dca:	681b      	ldr	r3, [r3, #0]
 8000dcc:	4a0d      	ldr	r2, [pc, #52]	; (8000e04 <HAL_Init+0x40>)
 8000dce:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000dd2:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000dd4:	4b0b      	ldr	r3, [pc, #44]	; (8000e04 <HAL_Init+0x40>)
 8000dd6:	681b      	ldr	r3, [r3, #0]
 8000dd8:	4a0a      	ldr	r2, [pc, #40]	; (8000e04 <HAL_Init+0x40>)
 8000dda:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000dde:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000de0:	4b08      	ldr	r3, [pc, #32]	; (8000e04 <HAL_Init+0x40>)
 8000de2:	681b      	ldr	r3, [r3, #0]
 8000de4:	4a07      	ldr	r2, [pc, #28]	; (8000e04 <HAL_Init+0x40>)
 8000de6:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000dea:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000dec:	2003      	movs	r0, #3
 8000dee:	f000 f90d 	bl	800100c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000df2:	2000      	movs	r0, #0
 8000df4:	f000 f808 	bl	8000e08 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000df8:	f003 fd2a 	bl	8004850 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000dfc:	2300      	movs	r3, #0
}
 8000dfe:	4618      	mov	r0, r3
 8000e00:	bd80      	pop	{r7, pc}
 8000e02:	bf00      	nop
 8000e04:	40023c00 	.word	0x40023c00

08000e08 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000e08:	b580      	push	{r7, lr}
 8000e0a:	b082      	sub	sp, #8
 8000e0c:	af00      	add	r7, sp, #0
 8000e0e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8000e10:	4b12      	ldr	r3, [pc, #72]	; (8000e5c <HAL_InitTick+0x54>)
 8000e12:	681a      	ldr	r2, [r3, #0]
 8000e14:	4b12      	ldr	r3, [pc, #72]	; (8000e60 <HAL_InitTick+0x58>)
 8000e16:	781b      	ldrb	r3, [r3, #0]
 8000e18:	4619      	mov	r1, r3
 8000e1a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000e1e:	fbb3 f3f1 	udiv	r3, r3, r1
 8000e22:	fbb2 f3f3 	udiv	r3, r2, r3
 8000e26:	4618      	mov	r0, r3
 8000e28:	f000 f917 	bl	800105a <HAL_SYSTICK_Config>
 8000e2c:	4603      	mov	r3, r0
 8000e2e:	2b00      	cmp	r3, #0
 8000e30:	d001      	beq.n	8000e36 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8000e32:	2301      	movs	r3, #1
 8000e34:	e00e      	b.n	8000e54 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8000e36:	687b      	ldr	r3, [r7, #4]
 8000e38:	2b0f      	cmp	r3, #15
 8000e3a:	d80a      	bhi.n	8000e52 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8000e3c:	2200      	movs	r2, #0
 8000e3e:	6879      	ldr	r1, [r7, #4]
 8000e40:	f04f 30ff 	mov.w	r0, #4294967295
 8000e44:	f000 f8ed 	bl	8001022 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8000e48:	4a06      	ldr	r2, [pc, #24]	; (8000e64 <HAL_InitTick+0x5c>)
 8000e4a:	687b      	ldr	r3, [r7, #4]
 8000e4c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8000e4e:	2300      	movs	r3, #0
 8000e50:	e000      	b.n	8000e54 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8000e52:	2301      	movs	r3, #1
}
 8000e54:	4618      	mov	r0, r3
 8000e56:	3708      	adds	r7, #8
 8000e58:	46bd      	mov	sp, r7
 8000e5a:	bd80      	pop	{r7, pc}
 8000e5c:	20000024 	.word	0x20000024
 8000e60:	20000004 	.word	0x20000004
 8000e64:	20000000 	.word	0x20000000

08000e68 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000e68:	b480      	push	{r7}
 8000e6a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000e6c:	4b06      	ldr	r3, [pc, #24]	; (8000e88 <HAL_IncTick+0x20>)
 8000e6e:	781b      	ldrb	r3, [r3, #0]
 8000e70:	461a      	mov	r2, r3
 8000e72:	4b06      	ldr	r3, [pc, #24]	; (8000e8c <HAL_IncTick+0x24>)
 8000e74:	681b      	ldr	r3, [r3, #0]
 8000e76:	4413      	add	r3, r2
 8000e78:	4a04      	ldr	r2, [pc, #16]	; (8000e8c <HAL_IncTick+0x24>)
 8000e7a:	6013      	str	r3, [r2, #0]
}
 8000e7c:	bf00      	nop
 8000e7e:	46bd      	mov	sp, r7
 8000e80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e84:	4770      	bx	lr
 8000e86:	bf00      	nop
 8000e88:	20000004 	.word	0x20000004
 8000e8c:	200001c8 	.word	0x200001c8

08000e90 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000e90:	b480      	push	{r7}
 8000e92:	af00      	add	r7, sp, #0
  return uwTick;
 8000e94:	4b03      	ldr	r3, [pc, #12]	; (8000ea4 <HAL_GetTick+0x14>)
 8000e96:	681b      	ldr	r3, [r3, #0]
}
 8000e98:	4618      	mov	r0, r3
 8000e9a:	46bd      	mov	sp, r7
 8000e9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ea0:	4770      	bx	lr
 8000ea2:	bf00      	nop
 8000ea4:	200001c8 	.word	0x200001c8

08000ea8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000ea8:	b480      	push	{r7}
 8000eaa:	b085      	sub	sp, #20
 8000eac:	af00      	add	r7, sp, #0
 8000eae:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000eb0:	687b      	ldr	r3, [r7, #4]
 8000eb2:	f003 0307 	and.w	r3, r3, #7
 8000eb6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000eb8:	4b0c      	ldr	r3, [pc, #48]	; (8000eec <__NVIC_SetPriorityGrouping+0x44>)
 8000eba:	68db      	ldr	r3, [r3, #12]
 8000ebc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000ebe:	68ba      	ldr	r2, [r7, #8]
 8000ec0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000ec4:	4013      	ands	r3, r2
 8000ec6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000ec8:	68fb      	ldr	r3, [r7, #12]
 8000eca:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000ecc:	68bb      	ldr	r3, [r7, #8]
 8000ece:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000ed0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000ed4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000ed8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000eda:	4a04      	ldr	r2, [pc, #16]	; (8000eec <__NVIC_SetPriorityGrouping+0x44>)
 8000edc:	68bb      	ldr	r3, [r7, #8]
 8000ede:	60d3      	str	r3, [r2, #12]
}
 8000ee0:	bf00      	nop
 8000ee2:	3714      	adds	r7, #20
 8000ee4:	46bd      	mov	sp, r7
 8000ee6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000eea:	4770      	bx	lr
 8000eec:	e000ed00 	.word	0xe000ed00

08000ef0 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000ef0:	b480      	push	{r7}
 8000ef2:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000ef4:	4b04      	ldr	r3, [pc, #16]	; (8000f08 <__NVIC_GetPriorityGrouping+0x18>)
 8000ef6:	68db      	ldr	r3, [r3, #12]
 8000ef8:	0a1b      	lsrs	r3, r3, #8
 8000efa:	f003 0307 	and.w	r3, r3, #7
}
 8000efe:	4618      	mov	r0, r3
 8000f00:	46bd      	mov	sp, r7
 8000f02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f06:	4770      	bx	lr
 8000f08:	e000ed00 	.word	0xe000ed00

08000f0c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000f0c:	b480      	push	{r7}
 8000f0e:	b083      	sub	sp, #12
 8000f10:	af00      	add	r7, sp, #0
 8000f12:	4603      	mov	r3, r0
 8000f14:	6039      	str	r1, [r7, #0]
 8000f16:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000f18:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f1c:	2b00      	cmp	r3, #0
 8000f1e:	db0a      	blt.n	8000f36 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000f20:	683b      	ldr	r3, [r7, #0]
 8000f22:	b2da      	uxtb	r2, r3
 8000f24:	490c      	ldr	r1, [pc, #48]	; (8000f58 <__NVIC_SetPriority+0x4c>)
 8000f26:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f2a:	0112      	lsls	r2, r2, #4
 8000f2c:	b2d2      	uxtb	r2, r2
 8000f2e:	440b      	add	r3, r1
 8000f30:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000f34:	e00a      	b.n	8000f4c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000f36:	683b      	ldr	r3, [r7, #0]
 8000f38:	b2da      	uxtb	r2, r3
 8000f3a:	4908      	ldr	r1, [pc, #32]	; (8000f5c <__NVIC_SetPriority+0x50>)
 8000f3c:	79fb      	ldrb	r3, [r7, #7]
 8000f3e:	f003 030f 	and.w	r3, r3, #15
 8000f42:	3b04      	subs	r3, #4
 8000f44:	0112      	lsls	r2, r2, #4
 8000f46:	b2d2      	uxtb	r2, r2
 8000f48:	440b      	add	r3, r1
 8000f4a:	761a      	strb	r2, [r3, #24]
}
 8000f4c:	bf00      	nop
 8000f4e:	370c      	adds	r7, #12
 8000f50:	46bd      	mov	sp, r7
 8000f52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f56:	4770      	bx	lr
 8000f58:	e000e100 	.word	0xe000e100
 8000f5c:	e000ed00 	.word	0xe000ed00

08000f60 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000f60:	b480      	push	{r7}
 8000f62:	b089      	sub	sp, #36	; 0x24
 8000f64:	af00      	add	r7, sp, #0
 8000f66:	60f8      	str	r0, [r7, #12]
 8000f68:	60b9      	str	r1, [r7, #8]
 8000f6a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000f6c:	68fb      	ldr	r3, [r7, #12]
 8000f6e:	f003 0307 	and.w	r3, r3, #7
 8000f72:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000f74:	69fb      	ldr	r3, [r7, #28]
 8000f76:	f1c3 0307 	rsb	r3, r3, #7
 8000f7a:	2b04      	cmp	r3, #4
 8000f7c:	bf28      	it	cs
 8000f7e:	2304      	movcs	r3, #4
 8000f80:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000f82:	69fb      	ldr	r3, [r7, #28]
 8000f84:	3304      	adds	r3, #4
 8000f86:	2b06      	cmp	r3, #6
 8000f88:	d902      	bls.n	8000f90 <NVIC_EncodePriority+0x30>
 8000f8a:	69fb      	ldr	r3, [r7, #28]
 8000f8c:	3b03      	subs	r3, #3
 8000f8e:	e000      	b.n	8000f92 <NVIC_EncodePriority+0x32>
 8000f90:	2300      	movs	r3, #0
 8000f92:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000f94:	f04f 32ff 	mov.w	r2, #4294967295
 8000f98:	69bb      	ldr	r3, [r7, #24]
 8000f9a:	fa02 f303 	lsl.w	r3, r2, r3
 8000f9e:	43da      	mvns	r2, r3
 8000fa0:	68bb      	ldr	r3, [r7, #8]
 8000fa2:	401a      	ands	r2, r3
 8000fa4:	697b      	ldr	r3, [r7, #20]
 8000fa6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000fa8:	f04f 31ff 	mov.w	r1, #4294967295
 8000fac:	697b      	ldr	r3, [r7, #20]
 8000fae:	fa01 f303 	lsl.w	r3, r1, r3
 8000fb2:	43d9      	mvns	r1, r3
 8000fb4:	687b      	ldr	r3, [r7, #4]
 8000fb6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000fb8:	4313      	orrs	r3, r2
         );
}
 8000fba:	4618      	mov	r0, r3
 8000fbc:	3724      	adds	r7, #36	; 0x24
 8000fbe:	46bd      	mov	sp, r7
 8000fc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fc4:	4770      	bx	lr
	...

08000fc8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000fc8:	b580      	push	{r7, lr}
 8000fca:	b082      	sub	sp, #8
 8000fcc:	af00      	add	r7, sp, #0
 8000fce:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000fd0:	687b      	ldr	r3, [r7, #4]
 8000fd2:	3b01      	subs	r3, #1
 8000fd4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8000fd8:	d301      	bcc.n	8000fde <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000fda:	2301      	movs	r3, #1
 8000fdc:	e00f      	b.n	8000ffe <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000fde:	4a0a      	ldr	r2, [pc, #40]	; (8001008 <SysTick_Config+0x40>)
 8000fe0:	687b      	ldr	r3, [r7, #4]
 8000fe2:	3b01      	subs	r3, #1
 8000fe4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000fe6:	210f      	movs	r1, #15
 8000fe8:	f04f 30ff 	mov.w	r0, #4294967295
 8000fec:	f7ff ff8e 	bl	8000f0c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000ff0:	4b05      	ldr	r3, [pc, #20]	; (8001008 <SysTick_Config+0x40>)
 8000ff2:	2200      	movs	r2, #0
 8000ff4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000ff6:	4b04      	ldr	r3, [pc, #16]	; (8001008 <SysTick_Config+0x40>)
 8000ff8:	2207      	movs	r2, #7
 8000ffa:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000ffc:	2300      	movs	r3, #0
}
 8000ffe:	4618      	mov	r0, r3
 8001000:	3708      	adds	r7, #8
 8001002:	46bd      	mov	sp, r7
 8001004:	bd80      	pop	{r7, pc}
 8001006:	bf00      	nop
 8001008:	e000e010 	.word	0xe000e010

0800100c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800100c:	b580      	push	{r7, lr}
 800100e:	b082      	sub	sp, #8
 8001010:	af00      	add	r7, sp, #0
 8001012:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001014:	6878      	ldr	r0, [r7, #4]
 8001016:	f7ff ff47 	bl	8000ea8 <__NVIC_SetPriorityGrouping>
}
 800101a:	bf00      	nop
 800101c:	3708      	adds	r7, #8
 800101e:	46bd      	mov	sp, r7
 8001020:	bd80      	pop	{r7, pc}

08001022 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001022:	b580      	push	{r7, lr}
 8001024:	b086      	sub	sp, #24
 8001026:	af00      	add	r7, sp, #0
 8001028:	4603      	mov	r3, r0
 800102a:	60b9      	str	r1, [r7, #8]
 800102c:	607a      	str	r2, [r7, #4]
 800102e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001030:	2300      	movs	r3, #0
 8001032:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001034:	f7ff ff5c 	bl	8000ef0 <__NVIC_GetPriorityGrouping>
 8001038:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 800103a:	687a      	ldr	r2, [r7, #4]
 800103c:	68b9      	ldr	r1, [r7, #8]
 800103e:	6978      	ldr	r0, [r7, #20]
 8001040:	f7ff ff8e 	bl	8000f60 <NVIC_EncodePriority>
 8001044:	4602      	mov	r2, r0
 8001046:	f997 300f 	ldrsb.w	r3, [r7, #15]
 800104a:	4611      	mov	r1, r2
 800104c:	4618      	mov	r0, r3
 800104e:	f7ff ff5d 	bl	8000f0c <__NVIC_SetPriority>
}
 8001052:	bf00      	nop
 8001054:	3718      	adds	r7, #24
 8001056:	46bd      	mov	sp, r7
 8001058:	bd80      	pop	{r7, pc}

0800105a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800105a:	b580      	push	{r7, lr}
 800105c:	b082      	sub	sp, #8
 800105e:	af00      	add	r7, sp, #0
 8001060:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001062:	6878      	ldr	r0, [r7, #4]
 8001064:	f7ff ffb0 	bl	8000fc8 <SysTick_Config>
 8001068:	4603      	mov	r3, r0
}
 800106a:	4618      	mov	r0, r3
 800106c:	3708      	adds	r7, #8
 800106e:	46bd      	mov	sp, r7
 8001070:	bd80      	pop	{r7, pc}
	...

08001074 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001074:	b480      	push	{r7}
 8001076:	b089      	sub	sp, #36	; 0x24
 8001078:	af00      	add	r7, sp, #0
 800107a:	6078      	str	r0, [r7, #4]
 800107c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800107e:	2300      	movs	r3, #0
 8001080:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8001082:	2300      	movs	r3, #0
 8001084:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8001086:	2300      	movs	r3, #0
 8001088:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800108a:	2300      	movs	r3, #0
 800108c:	61fb      	str	r3, [r7, #28]
 800108e:	e159      	b.n	8001344 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8001090:	2201      	movs	r2, #1
 8001092:	69fb      	ldr	r3, [r7, #28]
 8001094:	fa02 f303 	lsl.w	r3, r2, r3
 8001098:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800109a:	683b      	ldr	r3, [r7, #0]
 800109c:	681b      	ldr	r3, [r3, #0]
 800109e:	697a      	ldr	r2, [r7, #20]
 80010a0:	4013      	ands	r3, r2
 80010a2:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 80010a4:	693a      	ldr	r2, [r7, #16]
 80010a6:	697b      	ldr	r3, [r7, #20]
 80010a8:	429a      	cmp	r2, r3
 80010aa:	f040 8148 	bne.w	800133e <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 80010ae:	683b      	ldr	r3, [r7, #0]
 80010b0:	685b      	ldr	r3, [r3, #4]
 80010b2:	2b02      	cmp	r3, #2
 80010b4:	d003      	beq.n	80010be <HAL_GPIO_Init+0x4a>
 80010b6:	683b      	ldr	r3, [r7, #0]
 80010b8:	685b      	ldr	r3, [r3, #4]
 80010ba:	2b12      	cmp	r3, #18
 80010bc:	d123      	bne.n	8001106 <HAL_GPIO_Init+0x92>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80010be:	69fb      	ldr	r3, [r7, #28]
 80010c0:	08da      	lsrs	r2, r3, #3
 80010c2:	687b      	ldr	r3, [r7, #4]
 80010c4:	3208      	adds	r2, #8
 80010c6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80010ca:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80010cc:	69fb      	ldr	r3, [r7, #28]
 80010ce:	f003 0307 	and.w	r3, r3, #7
 80010d2:	009b      	lsls	r3, r3, #2
 80010d4:	220f      	movs	r2, #15
 80010d6:	fa02 f303 	lsl.w	r3, r2, r3
 80010da:	43db      	mvns	r3, r3
 80010dc:	69ba      	ldr	r2, [r7, #24]
 80010de:	4013      	ands	r3, r2
 80010e0:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 80010e2:	683b      	ldr	r3, [r7, #0]
 80010e4:	691a      	ldr	r2, [r3, #16]
 80010e6:	69fb      	ldr	r3, [r7, #28]
 80010e8:	f003 0307 	and.w	r3, r3, #7
 80010ec:	009b      	lsls	r3, r3, #2
 80010ee:	fa02 f303 	lsl.w	r3, r2, r3
 80010f2:	69ba      	ldr	r2, [r7, #24]
 80010f4:	4313      	orrs	r3, r2
 80010f6:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 80010f8:	69fb      	ldr	r3, [r7, #28]
 80010fa:	08da      	lsrs	r2, r3, #3
 80010fc:	687b      	ldr	r3, [r7, #4]
 80010fe:	3208      	adds	r2, #8
 8001100:	69b9      	ldr	r1, [r7, #24]
 8001102:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8001106:	687b      	ldr	r3, [r7, #4]
 8001108:	681b      	ldr	r3, [r3, #0]
 800110a:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800110c:	69fb      	ldr	r3, [r7, #28]
 800110e:	005b      	lsls	r3, r3, #1
 8001110:	2203      	movs	r2, #3
 8001112:	fa02 f303 	lsl.w	r3, r2, r3
 8001116:	43db      	mvns	r3, r3
 8001118:	69ba      	ldr	r2, [r7, #24]
 800111a:	4013      	ands	r3, r2
 800111c:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800111e:	683b      	ldr	r3, [r7, #0]
 8001120:	685b      	ldr	r3, [r3, #4]
 8001122:	f003 0203 	and.w	r2, r3, #3
 8001126:	69fb      	ldr	r3, [r7, #28]
 8001128:	005b      	lsls	r3, r3, #1
 800112a:	fa02 f303 	lsl.w	r3, r2, r3
 800112e:	69ba      	ldr	r2, [r7, #24]
 8001130:	4313      	orrs	r3, r2
 8001132:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001134:	687b      	ldr	r3, [r7, #4]
 8001136:	69ba      	ldr	r2, [r7, #24]
 8001138:	601a      	str	r2, [r3, #0]

      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800113a:	683b      	ldr	r3, [r7, #0]
 800113c:	685b      	ldr	r3, [r3, #4]
 800113e:	2b01      	cmp	r3, #1
 8001140:	d00b      	beq.n	800115a <HAL_GPIO_Init+0xe6>
 8001142:	683b      	ldr	r3, [r7, #0]
 8001144:	685b      	ldr	r3, [r3, #4]
 8001146:	2b02      	cmp	r3, #2
 8001148:	d007      	beq.n	800115a <HAL_GPIO_Init+0xe6>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 800114a:	683b      	ldr	r3, [r7, #0]
 800114c:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 800114e:	2b11      	cmp	r3, #17
 8001150:	d003      	beq.n	800115a <HAL_GPIO_Init+0xe6>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8001152:	683b      	ldr	r3, [r7, #0]
 8001154:	685b      	ldr	r3, [r3, #4]
 8001156:	2b12      	cmp	r3, #18
 8001158:	d130      	bne.n	80011bc <HAL_GPIO_Init+0x148>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 800115a:	687b      	ldr	r3, [r7, #4]
 800115c:	689b      	ldr	r3, [r3, #8]
 800115e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8001160:	69fb      	ldr	r3, [r7, #28]
 8001162:	005b      	lsls	r3, r3, #1
 8001164:	2203      	movs	r2, #3
 8001166:	fa02 f303 	lsl.w	r3, r2, r3
 800116a:	43db      	mvns	r3, r3
 800116c:	69ba      	ldr	r2, [r7, #24]
 800116e:	4013      	ands	r3, r2
 8001170:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8001172:	683b      	ldr	r3, [r7, #0]
 8001174:	68da      	ldr	r2, [r3, #12]
 8001176:	69fb      	ldr	r3, [r7, #28]
 8001178:	005b      	lsls	r3, r3, #1
 800117a:	fa02 f303 	lsl.w	r3, r2, r3
 800117e:	69ba      	ldr	r2, [r7, #24]
 8001180:	4313      	orrs	r3, r2
 8001182:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8001184:	687b      	ldr	r3, [r7, #4]
 8001186:	69ba      	ldr	r2, [r7, #24]
 8001188:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800118a:	687b      	ldr	r3, [r7, #4]
 800118c:	685b      	ldr	r3, [r3, #4]
 800118e:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8001190:	2201      	movs	r2, #1
 8001192:	69fb      	ldr	r3, [r7, #28]
 8001194:	fa02 f303 	lsl.w	r3, r2, r3
 8001198:	43db      	mvns	r3, r3
 800119a:	69ba      	ldr	r2, [r7, #24]
 800119c:	4013      	ands	r3, r2
 800119e:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 80011a0:	683b      	ldr	r3, [r7, #0]
 80011a2:	685b      	ldr	r3, [r3, #4]
 80011a4:	091b      	lsrs	r3, r3, #4
 80011a6:	f003 0201 	and.w	r2, r3, #1
 80011aa:	69fb      	ldr	r3, [r7, #28]
 80011ac:	fa02 f303 	lsl.w	r3, r2, r3
 80011b0:	69ba      	ldr	r2, [r7, #24]
 80011b2:	4313      	orrs	r3, r2
 80011b4:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80011b6:	687b      	ldr	r3, [r7, #4]
 80011b8:	69ba      	ldr	r2, [r7, #24]
 80011ba:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 80011bc:	687b      	ldr	r3, [r7, #4]
 80011be:	68db      	ldr	r3, [r3, #12]
 80011c0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80011c2:	69fb      	ldr	r3, [r7, #28]
 80011c4:	005b      	lsls	r3, r3, #1
 80011c6:	2203      	movs	r2, #3
 80011c8:	fa02 f303 	lsl.w	r3, r2, r3
 80011cc:	43db      	mvns	r3, r3
 80011ce:	69ba      	ldr	r2, [r7, #24]
 80011d0:	4013      	ands	r3, r2
 80011d2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 80011d4:	683b      	ldr	r3, [r7, #0]
 80011d6:	689a      	ldr	r2, [r3, #8]
 80011d8:	69fb      	ldr	r3, [r7, #28]
 80011da:	005b      	lsls	r3, r3, #1
 80011dc:	fa02 f303 	lsl.w	r3, r2, r3
 80011e0:	69ba      	ldr	r2, [r7, #24]
 80011e2:	4313      	orrs	r3, r2
 80011e4:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 80011e6:	687b      	ldr	r3, [r7, #4]
 80011e8:	69ba      	ldr	r2, [r7, #24]
 80011ea:	60da      	str	r2, [r3, #12]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80011ec:	683b      	ldr	r3, [r7, #0]
 80011ee:	685b      	ldr	r3, [r3, #4]
 80011f0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80011f4:	2b00      	cmp	r3, #0
 80011f6:	f000 80a2 	beq.w	800133e <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80011fa:	2300      	movs	r3, #0
 80011fc:	60fb      	str	r3, [r7, #12]
 80011fe:	4b56      	ldr	r3, [pc, #344]	; (8001358 <HAL_GPIO_Init+0x2e4>)
 8001200:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001202:	4a55      	ldr	r2, [pc, #340]	; (8001358 <HAL_GPIO_Init+0x2e4>)
 8001204:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001208:	6453      	str	r3, [r2, #68]	; 0x44
 800120a:	4b53      	ldr	r3, [pc, #332]	; (8001358 <HAL_GPIO_Init+0x2e4>)
 800120c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800120e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001212:	60fb      	str	r3, [r7, #12]
 8001214:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001216:	4a51      	ldr	r2, [pc, #324]	; (800135c <HAL_GPIO_Init+0x2e8>)
 8001218:	69fb      	ldr	r3, [r7, #28]
 800121a:	089b      	lsrs	r3, r3, #2
 800121c:	3302      	adds	r3, #2
 800121e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001222:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001224:	69fb      	ldr	r3, [r7, #28]
 8001226:	f003 0303 	and.w	r3, r3, #3
 800122a:	009b      	lsls	r3, r3, #2
 800122c:	220f      	movs	r2, #15
 800122e:	fa02 f303 	lsl.w	r3, r2, r3
 8001232:	43db      	mvns	r3, r3
 8001234:	69ba      	ldr	r2, [r7, #24]
 8001236:	4013      	ands	r3, r2
 8001238:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800123a:	687b      	ldr	r3, [r7, #4]
 800123c:	4a48      	ldr	r2, [pc, #288]	; (8001360 <HAL_GPIO_Init+0x2ec>)
 800123e:	4293      	cmp	r3, r2
 8001240:	d019      	beq.n	8001276 <HAL_GPIO_Init+0x202>
 8001242:	687b      	ldr	r3, [r7, #4]
 8001244:	4a47      	ldr	r2, [pc, #284]	; (8001364 <HAL_GPIO_Init+0x2f0>)
 8001246:	4293      	cmp	r3, r2
 8001248:	d013      	beq.n	8001272 <HAL_GPIO_Init+0x1fe>
 800124a:	687b      	ldr	r3, [r7, #4]
 800124c:	4a46      	ldr	r2, [pc, #280]	; (8001368 <HAL_GPIO_Init+0x2f4>)
 800124e:	4293      	cmp	r3, r2
 8001250:	d00d      	beq.n	800126e <HAL_GPIO_Init+0x1fa>
 8001252:	687b      	ldr	r3, [r7, #4]
 8001254:	4a45      	ldr	r2, [pc, #276]	; (800136c <HAL_GPIO_Init+0x2f8>)
 8001256:	4293      	cmp	r3, r2
 8001258:	d007      	beq.n	800126a <HAL_GPIO_Init+0x1f6>
 800125a:	687b      	ldr	r3, [r7, #4]
 800125c:	4a44      	ldr	r2, [pc, #272]	; (8001370 <HAL_GPIO_Init+0x2fc>)
 800125e:	4293      	cmp	r3, r2
 8001260:	d101      	bne.n	8001266 <HAL_GPIO_Init+0x1f2>
 8001262:	2304      	movs	r3, #4
 8001264:	e008      	b.n	8001278 <HAL_GPIO_Init+0x204>
 8001266:	2307      	movs	r3, #7
 8001268:	e006      	b.n	8001278 <HAL_GPIO_Init+0x204>
 800126a:	2303      	movs	r3, #3
 800126c:	e004      	b.n	8001278 <HAL_GPIO_Init+0x204>
 800126e:	2302      	movs	r3, #2
 8001270:	e002      	b.n	8001278 <HAL_GPIO_Init+0x204>
 8001272:	2301      	movs	r3, #1
 8001274:	e000      	b.n	8001278 <HAL_GPIO_Init+0x204>
 8001276:	2300      	movs	r3, #0
 8001278:	69fa      	ldr	r2, [r7, #28]
 800127a:	f002 0203 	and.w	r2, r2, #3
 800127e:	0092      	lsls	r2, r2, #2
 8001280:	4093      	lsls	r3, r2
 8001282:	69ba      	ldr	r2, [r7, #24]
 8001284:	4313      	orrs	r3, r2
 8001286:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8001288:	4934      	ldr	r1, [pc, #208]	; (800135c <HAL_GPIO_Init+0x2e8>)
 800128a:	69fb      	ldr	r3, [r7, #28]
 800128c:	089b      	lsrs	r3, r3, #2
 800128e:	3302      	adds	r3, #2
 8001290:	69ba      	ldr	r2, [r7, #24]
 8001292:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8001296:	4b37      	ldr	r3, [pc, #220]	; (8001374 <HAL_GPIO_Init+0x300>)
 8001298:	681b      	ldr	r3, [r3, #0]
 800129a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800129c:	693b      	ldr	r3, [r7, #16]
 800129e:	43db      	mvns	r3, r3
 80012a0:	69ba      	ldr	r2, [r7, #24]
 80012a2:	4013      	ands	r3, r2
 80012a4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80012a6:	683b      	ldr	r3, [r7, #0]
 80012a8:	685b      	ldr	r3, [r3, #4]
 80012aa:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80012ae:	2b00      	cmp	r3, #0
 80012b0:	d003      	beq.n	80012ba <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 80012b2:	69ba      	ldr	r2, [r7, #24]
 80012b4:	693b      	ldr	r3, [r7, #16]
 80012b6:	4313      	orrs	r3, r2
 80012b8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80012ba:	4a2e      	ldr	r2, [pc, #184]	; (8001374 <HAL_GPIO_Init+0x300>)
 80012bc:	69bb      	ldr	r3, [r7, #24]
 80012be:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 80012c0:	4b2c      	ldr	r3, [pc, #176]	; (8001374 <HAL_GPIO_Init+0x300>)
 80012c2:	685b      	ldr	r3, [r3, #4]
 80012c4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80012c6:	693b      	ldr	r3, [r7, #16]
 80012c8:	43db      	mvns	r3, r3
 80012ca:	69ba      	ldr	r2, [r7, #24]
 80012cc:	4013      	ands	r3, r2
 80012ce:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80012d0:	683b      	ldr	r3, [r7, #0]
 80012d2:	685b      	ldr	r3, [r3, #4]
 80012d4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80012d8:	2b00      	cmp	r3, #0
 80012da:	d003      	beq.n	80012e4 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 80012dc:	69ba      	ldr	r2, [r7, #24]
 80012de:	693b      	ldr	r3, [r7, #16]
 80012e0:	4313      	orrs	r3, r2
 80012e2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80012e4:	4a23      	ldr	r2, [pc, #140]	; (8001374 <HAL_GPIO_Init+0x300>)
 80012e6:	69bb      	ldr	r3, [r7, #24]
 80012e8:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80012ea:	4b22      	ldr	r3, [pc, #136]	; (8001374 <HAL_GPIO_Init+0x300>)
 80012ec:	689b      	ldr	r3, [r3, #8]
 80012ee:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80012f0:	693b      	ldr	r3, [r7, #16]
 80012f2:	43db      	mvns	r3, r3
 80012f4:	69ba      	ldr	r2, [r7, #24]
 80012f6:	4013      	ands	r3, r2
 80012f8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80012fa:	683b      	ldr	r3, [r7, #0]
 80012fc:	685b      	ldr	r3, [r3, #4]
 80012fe:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001302:	2b00      	cmp	r3, #0
 8001304:	d003      	beq.n	800130e <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8001306:	69ba      	ldr	r2, [r7, #24]
 8001308:	693b      	ldr	r3, [r7, #16]
 800130a:	4313      	orrs	r3, r2
 800130c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800130e:	4a19      	ldr	r2, [pc, #100]	; (8001374 <HAL_GPIO_Init+0x300>)
 8001310:	69bb      	ldr	r3, [r7, #24]
 8001312:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001314:	4b17      	ldr	r3, [pc, #92]	; (8001374 <HAL_GPIO_Init+0x300>)
 8001316:	68db      	ldr	r3, [r3, #12]
 8001318:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800131a:	693b      	ldr	r3, [r7, #16]
 800131c:	43db      	mvns	r3, r3
 800131e:	69ba      	ldr	r2, [r7, #24]
 8001320:	4013      	ands	r3, r2
 8001322:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001324:	683b      	ldr	r3, [r7, #0]
 8001326:	685b      	ldr	r3, [r3, #4]
 8001328:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800132c:	2b00      	cmp	r3, #0
 800132e:	d003      	beq.n	8001338 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8001330:	69ba      	ldr	r2, [r7, #24]
 8001332:	693b      	ldr	r3, [r7, #16]
 8001334:	4313      	orrs	r3, r2
 8001336:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8001338:	4a0e      	ldr	r2, [pc, #56]	; (8001374 <HAL_GPIO_Init+0x300>)
 800133a:	69bb      	ldr	r3, [r7, #24]
 800133c:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800133e:	69fb      	ldr	r3, [r7, #28]
 8001340:	3301      	adds	r3, #1
 8001342:	61fb      	str	r3, [r7, #28]
 8001344:	69fb      	ldr	r3, [r7, #28]
 8001346:	2b0f      	cmp	r3, #15
 8001348:	f67f aea2 	bls.w	8001090 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800134c:	bf00      	nop
 800134e:	3724      	adds	r7, #36	; 0x24
 8001350:	46bd      	mov	sp, r7
 8001352:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001356:	4770      	bx	lr
 8001358:	40023800 	.word	0x40023800
 800135c:	40013800 	.word	0x40013800
 8001360:	40020000 	.word	0x40020000
 8001364:	40020400 	.word	0x40020400
 8001368:	40020800 	.word	0x40020800
 800136c:	40020c00 	.word	0x40020c00
 8001370:	40021000 	.word	0x40021000
 8001374:	40013c00 	.word	0x40013c00

08001378 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8001378:	b480      	push	{r7}
 800137a:	b083      	sub	sp, #12
 800137c:	af00      	add	r7, sp, #0
 800137e:	6078      	str	r0, [r7, #4]
 8001380:	460b      	mov	r3, r1
 8001382:	807b      	strh	r3, [r7, #2]
 8001384:	4613      	mov	r3, r2
 8001386:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8001388:	787b      	ldrb	r3, [r7, #1]
 800138a:	2b00      	cmp	r3, #0
 800138c:	d003      	beq.n	8001396 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800138e:	887a      	ldrh	r2, [r7, #2]
 8001390:	687b      	ldr	r3, [r7, #4]
 8001392:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001394:	e003      	b.n	800139e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8001396:	887b      	ldrh	r3, [r7, #2]
 8001398:	041a      	lsls	r2, r3, #16
 800139a:	687b      	ldr	r3, [r7, #4]
 800139c:	619a      	str	r2, [r3, #24]
}
 800139e:	bf00      	nop
 80013a0:	370c      	adds	r7, #12
 80013a2:	46bd      	mov	sp, r7
 80013a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013a8:	4770      	bx	lr
	...

080013ac <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80013ac:	b580      	push	{r7, lr}
 80013ae:	b086      	sub	sp, #24
 80013b0:	af00      	add	r7, sp, #0
 80013b2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 80013b4:	687b      	ldr	r3, [r7, #4]
 80013b6:	2b00      	cmp	r3, #0
 80013b8:	d101      	bne.n	80013be <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80013ba:	2301      	movs	r3, #1
 80013bc:	e22d      	b.n	800181a <HAL_RCC_OscConfig+0x46e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80013be:	687b      	ldr	r3, [r7, #4]
 80013c0:	681b      	ldr	r3, [r3, #0]
 80013c2:	f003 0301 	and.w	r3, r3, #1
 80013c6:	2b00      	cmp	r3, #0
 80013c8:	d075      	beq.n	80014b6 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80013ca:	4ba3      	ldr	r3, [pc, #652]	; (8001658 <HAL_RCC_OscConfig+0x2ac>)
 80013cc:	689b      	ldr	r3, [r3, #8]
 80013ce:	f003 030c 	and.w	r3, r3, #12
 80013d2:	2b04      	cmp	r3, #4
 80013d4:	d00c      	beq.n	80013f0 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80013d6:	4ba0      	ldr	r3, [pc, #640]	; (8001658 <HAL_RCC_OscConfig+0x2ac>)
 80013d8:	689b      	ldr	r3, [r3, #8]
 80013da:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80013de:	2b08      	cmp	r3, #8
 80013e0:	d112      	bne.n	8001408 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80013e2:	4b9d      	ldr	r3, [pc, #628]	; (8001658 <HAL_RCC_OscConfig+0x2ac>)
 80013e4:	685b      	ldr	r3, [r3, #4]
 80013e6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80013ea:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80013ee:	d10b      	bne.n	8001408 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80013f0:	4b99      	ldr	r3, [pc, #612]	; (8001658 <HAL_RCC_OscConfig+0x2ac>)
 80013f2:	681b      	ldr	r3, [r3, #0]
 80013f4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80013f8:	2b00      	cmp	r3, #0
 80013fa:	d05b      	beq.n	80014b4 <HAL_RCC_OscConfig+0x108>
 80013fc:	687b      	ldr	r3, [r7, #4]
 80013fe:	685b      	ldr	r3, [r3, #4]
 8001400:	2b00      	cmp	r3, #0
 8001402:	d157      	bne.n	80014b4 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8001404:	2301      	movs	r3, #1
 8001406:	e208      	b.n	800181a <HAL_RCC_OscConfig+0x46e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8001408:	687b      	ldr	r3, [r7, #4]
 800140a:	685b      	ldr	r3, [r3, #4]
 800140c:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8001410:	d106      	bne.n	8001420 <HAL_RCC_OscConfig+0x74>
 8001412:	4b91      	ldr	r3, [pc, #580]	; (8001658 <HAL_RCC_OscConfig+0x2ac>)
 8001414:	681b      	ldr	r3, [r3, #0]
 8001416:	4a90      	ldr	r2, [pc, #576]	; (8001658 <HAL_RCC_OscConfig+0x2ac>)
 8001418:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 800141c:	6013      	str	r3, [r2, #0]
 800141e:	e01d      	b.n	800145c <HAL_RCC_OscConfig+0xb0>
 8001420:	687b      	ldr	r3, [r7, #4]
 8001422:	685b      	ldr	r3, [r3, #4]
 8001424:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001428:	d10c      	bne.n	8001444 <HAL_RCC_OscConfig+0x98>
 800142a:	4b8b      	ldr	r3, [pc, #556]	; (8001658 <HAL_RCC_OscConfig+0x2ac>)
 800142c:	681b      	ldr	r3, [r3, #0]
 800142e:	4a8a      	ldr	r2, [pc, #552]	; (8001658 <HAL_RCC_OscConfig+0x2ac>)
 8001430:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001434:	6013      	str	r3, [r2, #0]
 8001436:	4b88      	ldr	r3, [pc, #544]	; (8001658 <HAL_RCC_OscConfig+0x2ac>)
 8001438:	681b      	ldr	r3, [r3, #0]
 800143a:	4a87      	ldr	r2, [pc, #540]	; (8001658 <HAL_RCC_OscConfig+0x2ac>)
 800143c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001440:	6013      	str	r3, [r2, #0]
 8001442:	e00b      	b.n	800145c <HAL_RCC_OscConfig+0xb0>
 8001444:	4b84      	ldr	r3, [pc, #528]	; (8001658 <HAL_RCC_OscConfig+0x2ac>)
 8001446:	681b      	ldr	r3, [r3, #0]
 8001448:	4a83      	ldr	r2, [pc, #524]	; (8001658 <HAL_RCC_OscConfig+0x2ac>)
 800144a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800144e:	6013      	str	r3, [r2, #0]
 8001450:	4b81      	ldr	r3, [pc, #516]	; (8001658 <HAL_RCC_OscConfig+0x2ac>)
 8001452:	681b      	ldr	r3, [r3, #0]
 8001454:	4a80      	ldr	r2, [pc, #512]	; (8001658 <HAL_RCC_OscConfig+0x2ac>)
 8001456:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800145a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800145c:	687b      	ldr	r3, [r7, #4]
 800145e:	685b      	ldr	r3, [r3, #4]
 8001460:	2b00      	cmp	r3, #0
 8001462:	d013      	beq.n	800148c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001464:	f7ff fd14 	bl	8000e90 <HAL_GetTick>
 8001468:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800146a:	e008      	b.n	800147e <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800146c:	f7ff fd10 	bl	8000e90 <HAL_GetTick>
 8001470:	4602      	mov	r2, r0
 8001472:	693b      	ldr	r3, [r7, #16]
 8001474:	1ad3      	subs	r3, r2, r3
 8001476:	2b64      	cmp	r3, #100	; 0x64
 8001478:	d901      	bls.n	800147e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800147a:	2303      	movs	r3, #3
 800147c:	e1cd      	b.n	800181a <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800147e:	4b76      	ldr	r3, [pc, #472]	; (8001658 <HAL_RCC_OscConfig+0x2ac>)
 8001480:	681b      	ldr	r3, [r3, #0]
 8001482:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001486:	2b00      	cmp	r3, #0
 8001488:	d0f0      	beq.n	800146c <HAL_RCC_OscConfig+0xc0>
 800148a:	e014      	b.n	80014b6 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800148c:	f7ff fd00 	bl	8000e90 <HAL_GetTick>
 8001490:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001492:	e008      	b.n	80014a6 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001494:	f7ff fcfc 	bl	8000e90 <HAL_GetTick>
 8001498:	4602      	mov	r2, r0
 800149a:	693b      	ldr	r3, [r7, #16]
 800149c:	1ad3      	subs	r3, r2, r3
 800149e:	2b64      	cmp	r3, #100	; 0x64
 80014a0:	d901      	bls.n	80014a6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80014a2:	2303      	movs	r3, #3
 80014a4:	e1b9      	b.n	800181a <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80014a6:	4b6c      	ldr	r3, [pc, #432]	; (8001658 <HAL_RCC_OscConfig+0x2ac>)
 80014a8:	681b      	ldr	r3, [r3, #0]
 80014aa:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80014ae:	2b00      	cmp	r3, #0
 80014b0:	d1f0      	bne.n	8001494 <HAL_RCC_OscConfig+0xe8>
 80014b2:	e000      	b.n	80014b6 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80014b4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80014b6:	687b      	ldr	r3, [r7, #4]
 80014b8:	681b      	ldr	r3, [r3, #0]
 80014ba:	f003 0302 	and.w	r3, r3, #2
 80014be:	2b00      	cmp	r3, #0
 80014c0:	d063      	beq.n	800158a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80014c2:	4b65      	ldr	r3, [pc, #404]	; (8001658 <HAL_RCC_OscConfig+0x2ac>)
 80014c4:	689b      	ldr	r3, [r3, #8]
 80014c6:	f003 030c 	and.w	r3, r3, #12
 80014ca:	2b00      	cmp	r3, #0
 80014cc:	d00b      	beq.n	80014e6 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80014ce:	4b62      	ldr	r3, [pc, #392]	; (8001658 <HAL_RCC_OscConfig+0x2ac>)
 80014d0:	689b      	ldr	r3, [r3, #8]
 80014d2:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80014d6:	2b08      	cmp	r3, #8
 80014d8:	d11c      	bne.n	8001514 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80014da:	4b5f      	ldr	r3, [pc, #380]	; (8001658 <HAL_RCC_OscConfig+0x2ac>)
 80014dc:	685b      	ldr	r3, [r3, #4]
 80014de:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80014e2:	2b00      	cmp	r3, #0
 80014e4:	d116      	bne.n	8001514 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80014e6:	4b5c      	ldr	r3, [pc, #368]	; (8001658 <HAL_RCC_OscConfig+0x2ac>)
 80014e8:	681b      	ldr	r3, [r3, #0]
 80014ea:	f003 0302 	and.w	r3, r3, #2
 80014ee:	2b00      	cmp	r3, #0
 80014f0:	d005      	beq.n	80014fe <HAL_RCC_OscConfig+0x152>
 80014f2:	687b      	ldr	r3, [r7, #4]
 80014f4:	68db      	ldr	r3, [r3, #12]
 80014f6:	2b01      	cmp	r3, #1
 80014f8:	d001      	beq.n	80014fe <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80014fa:	2301      	movs	r3, #1
 80014fc:	e18d      	b.n	800181a <HAL_RCC_OscConfig+0x46e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80014fe:	4b56      	ldr	r3, [pc, #344]	; (8001658 <HAL_RCC_OscConfig+0x2ac>)
 8001500:	681b      	ldr	r3, [r3, #0]
 8001502:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001506:	687b      	ldr	r3, [r7, #4]
 8001508:	691b      	ldr	r3, [r3, #16]
 800150a:	00db      	lsls	r3, r3, #3
 800150c:	4952      	ldr	r1, [pc, #328]	; (8001658 <HAL_RCC_OscConfig+0x2ac>)
 800150e:	4313      	orrs	r3, r2
 8001510:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001512:	e03a      	b.n	800158a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8001514:	687b      	ldr	r3, [r7, #4]
 8001516:	68db      	ldr	r3, [r3, #12]
 8001518:	2b00      	cmp	r3, #0
 800151a:	d020      	beq.n	800155e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800151c:	4b4f      	ldr	r3, [pc, #316]	; (800165c <HAL_RCC_OscConfig+0x2b0>)
 800151e:	2201      	movs	r2, #1
 8001520:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001522:	f7ff fcb5 	bl	8000e90 <HAL_GetTick>
 8001526:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001528:	e008      	b.n	800153c <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800152a:	f7ff fcb1 	bl	8000e90 <HAL_GetTick>
 800152e:	4602      	mov	r2, r0
 8001530:	693b      	ldr	r3, [r7, #16]
 8001532:	1ad3      	subs	r3, r2, r3
 8001534:	2b02      	cmp	r3, #2
 8001536:	d901      	bls.n	800153c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8001538:	2303      	movs	r3, #3
 800153a:	e16e      	b.n	800181a <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800153c:	4b46      	ldr	r3, [pc, #280]	; (8001658 <HAL_RCC_OscConfig+0x2ac>)
 800153e:	681b      	ldr	r3, [r3, #0]
 8001540:	f003 0302 	and.w	r3, r3, #2
 8001544:	2b00      	cmp	r3, #0
 8001546:	d0f0      	beq.n	800152a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001548:	4b43      	ldr	r3, [pc, #268]	; (8001658 <HAL_RCC_OscConfig+0x2ac>)
 800154a:	681b      	ldr	r3, [r3, #0]
 800154c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001550:	687b      	ldr	r3, [r7, #4]
 8001552:	691b      	ldr	r3, [r3, #16]
 8001554:	00db      	lsls	r3, r3, #3
 8001556:	4940      	ldr	r1, [pc, #256]	; (8001658 <HAL_RCC_OscConfig+0x2ac>)
 8001558:	4313      	orrs	r3, r2
 800155a:	600b      	str	r3, [r1, #0]
 800155c:	e015      	b.n	800158a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800155e:	4b3f      	ldr	r3, [pc, #252]	; (800165c <HAL_RCC_OscConfig+0x2b0>)
 8001560:	2200      	movs	r2, #0
 8001562:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001564:	f7ff fc94 	bl	8000e90 <HAL_GetTick>
 8001568:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800156a:	e008      	b.n	800157e <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800156c:	f7ff fc90 	bl	8000e90 <HAL_GetTick>
 8001570:	4602      	mov	r2, r0
 8001572:	693b      	ldr	r3, [r7, #16]
 8001574:	1ad3      	subs	r3, r2, r3
 8001576:	2b02      	cmp	r3, #2
 8001578:	d901      	bls.n	800157e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800157a:	2303      	movs	r3, #3
 800157c:	e14d      	b.n	800181a <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800157e:	4b36      	ldr	r3, [pc, #216]	; (8001658 <HAL_RCC_OscConfig+0x2ac>)
 8001580:	681b      	ldr	r3, [r3, #0]
 8001582:	f003 0302 	and.w	r3, r3, #2
 8001586:	2b00      	cmp	r3, #0
 8001588:	d1f0      	bne.n	800156c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800158a:	687b      	ldr	r3, [r7, #4]
 800158c:	681b      	ldr	r3, [r3, #0]
 800158e:	f003 0308 	and.w	r3, r3, #8
 8001592:	2b00      	cmp	r3, #0
 8001594:	d030      	beq.n	80015f8 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8001596:	687b      	ldr	r3, [r7, #4]
 8001598:	695b      	ldr	r3, [r3, #20]
 800159a:	2b00      	cmp	r3, #0
 800159c:	d016      	beq.n	80015cc <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800159e:	4b30      	ldr	r3, [pc, #192]	; (8001660 <HAL_RCC_OscConfig+0x2b4>)
 80015a0:	2201      	movs	r2, #1
 80015a2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80015a4:	f7ff fc74 	bl	8000e90 <HAL_GetTick>
 80015a8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80015aa:	e008      	b.n	80015be <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80015ac:	f7ff fc70 	bl	8000e90 <HAL_GetTick>
 80015b0:	4602      	mov	r2, r0
 80015b2:	693b      	ldr	r3, [r7, #16]
 80015b4:	1ad3      	subs	r3, r2, r3
 80015b6:	2b02      	cmp	r3, #2
 80015b8:	d901      	bls.n	80015be <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80015ba:	2303      	movs	r3, #3
 80015bc:	e12d      	b.n	800181a <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80015be:	4b26      	ldr	r3, [pc, #152]	; (8001658 <HAL_RCC_OscConfig+0x2ac>)
 80015c0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80015c2:	f003 0302 	and.w	r3, r3, #2
 80015c6:	2b00      	cmp	r3, #0
 80015c8:	d0f0      	beq.n	80015ac <HAL_RCC_OscConfig+0x200>
 80015ca:	e015      	b.n	80015f8 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80015cc:	4b24      	ldr	r3, [pc, #144]	; (8001660 <HAL_RCC_OscConfig+0x2b4>)
 80015ce:	2200      	movs	r2, #0
 80015d0:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80015d2:	f7ff fc5d 	bl	8000e90 <HAL_GetTick>
 80015d6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80015d8:	e008      	b.n	80015ec <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80015da:	f7ff fc59 	bl	8000e90 <HAL_GetTick>
 80015de:	4602      	mov	r2, r0
 80015e0:	693b      	ldr	r3, [r7, #16]
 80015e2:	1ad3      	subs	r3, r2, r3
 80015e4:	2b02      	cmp	r3, #2
 80015e6:	d901      	bls.n	80015ec <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 80015e8:	2303      	movs	r3, #3
 80015ea:	e116      	b.n	800181a <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80015ec:	4b1a      	ldr	r3, [pc, #104]	; (8001658 <HAL_RCC_OscConfig+0x2ac>)
 80015ee:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80015f0:	f003 0302 	and.w	r3, r3, #2
 80015f4:	2b00      	cmp	r3, #0
 80015f6:	d1f0      	bne.n	80015da <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80015f8:	687b      	ldr	r3, [r7, #4]
 80015fa:	681b      	ldr	r3, [r3, #0]
 80015fc:	f003 0304 	and.w	r3, r3, #4
 8001600:	2b00      	cmp	r3, #0
 8001602:	f000 80a0 	beq.w	8001746 <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 8001606:	2300      	movs	r3, #0
 8001608:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800160a:	4b13      	ldr	r3, [pc, #76]	; (8001658 <HAL_RCC_OscConfig+0x2ac>)
 800160c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800160e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001612:	2b00      	cmp	r3, #0
 8001614:	d10f      	bne.n	8001636 <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8001616:	2300      	movs	r3, #0
 8001618:	60fb      	str	r3, [r7, #12]
 800161a:	4b0f      	ldr	r3, [pc, #60]	; (8001658 <HAL_RCC_OscConfig+0x2ac>)
 800161c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800161e:	4a0e      	ldr	r2, [pc, #56]	; (8001658 <HAL_RCC_OscConfig+0x2ac>)
 8001620:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001624:	6413      	str	r3, [r2, #64]	; 0x40
 8001626:	4b0c      	ldr	r3, [pc, #48]	; (8001658 <HAL_RCC_OscConfig+0x2ac>)
 8001628:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800162a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800162e:	60fb      	str	r3, [r7, #12]
 8001630:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8001632:	2301      	movs	r3, #1
 8001634:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001636:	4b0b      	ldr	r3, [pc, #44]	; (8001664 <HAL_RCC_OscConfig+0x2b8>)
 8001638:	681b      	ldr	r3, [r3, #0]
 800163a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800163e:	2b00      	cmp	r3, #0
 8001640:	d121      	bne.n	8001686 <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001642:	4b08      	ldr	r3, [pc, #32]	; (8001664 <HAL_RCC_OscConfig+0x2b8>)
 8001644:	681b      	ldr	r3, [r3, #0]
 8001646:	4a07      	ldr	r2, [pc, #28]	; (8001664 <HAL_RCC_OscConfig+0x2b8>)
 8001648:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800164c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800164e:	f7ff fc1f 	bl	8000e90 <HAL_GetTick>
 8001652:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001654:	e011      	b.n	800167a <HAL_RCC_OscConfig+0x2ce>
 8001656:	bf00      	nop
 8001658:	40023800 	.word	0x40023800
 800165c:	42470000 	.word	0x42470000
 8001660:	42470e80 	.word	0x42470e80
 8001664:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001668:	f7ff fc12 	bl	8000e90 <HAL_GetTick>
 800166c:	4602      	mov	r2, r0
 800166e:	693b      	ldr	r3, [r7, #16]
 8001670:	1ad3      	subs	r3, r2, r3
 8001672:	2b02      	cmp	r3, #2
 8001674:	d901      	bls.n	800167a <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 8001676:	2303      	movs	r3, #3
 8001678:	e0cf      	b.n	800181a <HAL_RCC_OscConfig+0x46e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800167a:	4b6a      	ldr	r3, [pc, #424]	; (8001824 <HAL_RCC_OscConfig+0x478>)
 800167c:	681b      	ldr	r3, [r3, #0]
 800167e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001682:	2b00      	cmp	r3, #0
 8001684:	d0f0      	beq.n	8001668 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001686:	687b      	ldr	r3, [r7, #4]
 8001688:	689b      	ldr	r3, [r3, #8]
 800168a:	2b01      	cmp	r3, #1
 800168c:	d106      	bne.n	800169c <HAL_RCC_OscConfig+0x2f0>
 800168e:	4b66      	ldr	r3, [pc, #408]	; (8001828 <HAL_RCC_OscConfig+0x47c>)
 8001690:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001692:	4a65      	ldr	r2, [pc, #404]	; (8001828 <HAL_RCC_OscConfig+0x47c>)
 8001694:	f043 0301 	orr.w	r3, r3, #1
 8001698:	6713      	str	r3, [r2, #112]	; 0x70
 800169a:	e01c      	b.n	80016d6 <HAL_RCC_OscConfig+0x32a>
 800169c:	687b      	ldr	r3, [r7, #4]
 800169e:	689b      	ldr	r3, [r3, #8]
 80016a0:	2b05      	cmp	r3, #5
 80016a2:	d10c      	bne.n	80016be <HAL_RCC_OscConfig+0x312>
 80016a4:	4b60      	ldr	r3, [pc, #384]	; (8001828 <HAL_RCC_OscConfig+0x47c>)
 80016a6:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80016a8:	4a5f      	ldr	r2, [pc, #380]	; (8001828 <HAL_RCC_OscConfig+0x47c>)
 80016aa:	f043 0304 	orr.w	r3, r3, #4
 80016ae:	6713      	str	r3, [r2, #112]	; 0x70
 80016b0:	4b5d      	ldr	r3, [pc, #372]	; (8001828 <HAL_RCC_OscConfig+0x47c>)
 80016b2:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80016b4:	4a5c      	ldr	r2, [pc, #368]	; (8001828 <HAL_RCC_OscConfig+0x47c>)
 80016b6:	f043 0301 	orr.w	r3, r3, #1
 80016ba:	6713      	str	r3, [r2, #112]	; 0x70
 80016bc:	e00b      	b.n	80016d6 <HAL_RCC_OscConfig+0x32a>
 80016be:	4b5a      	ldr	r3, [pc, #360]	; (8001828 <HAL_RCC_OscConfig+0x47c>)
 80016c0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80016c2:	4a59      	ldr	r2, [pc, #356]	; (8001828 <HAL_RCC_OscConfig+0x47c>)
 80016c4:	f023 0301 	bic.w	r3, r3, #1
 80016c8:	6713      	str	r3, [r2, #112]	; 0x70
 80016ca:	4b57      	ldr	r3, [pc, #348]	; (8001828 <HAL_RCC_OscConfig+0x47c>)
 80016cc:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80016ce:	4a56      	ldr	r2, [pc, #344]	; (8001828 <HAL_RCC_OscConfig+0x47c>)
 80016d0:	f023 0304 	bic.w	r3, r3, #4
 80016d4:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80016d6:	687b      	ldr	r3, [r7, #4]
 80016d8:	689b      	ldr	r3, [r3, #8]
 80016da:	2b00      	cmp	r3, #0
 80016dc:	d015      	beq.n	800170a <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80016de:	f7ff fbd7 	bl	8000e90 <HAL_GetTick>
 80016e2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80016e4:	e00a      	b.n	80016fc <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80016e6:	f7ff fbd3 	bl	8000e90 <HAL_GetTick>
 80016ea:	4602      	mov	r2, r0
 80016ec:	693b      	ldr	r3, [r7, #16]
 80016ee:	1ad3      	subs	r3, r2, r3
 80016f0:	f241 3288 	movw	r2, #5000	; 0x1388
 80016f4:	4293      	cmp	r3, r2
 80016f6:	d901      	bls.n	80016fc <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 80016f8:	2303      	movs	r3, #3
 80016fa:	e08e      	b.n	800181a <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80016fc:	4b4a      	ldr	r3, [pc, #296]	; (8001828 <HAL_RCC_OscConfig+0x47c>)
 80016fe:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001700:	f003 0302 	and.w	r3, r3, #2
 8001704:	2b00      	cmp	r3, #0
 8001706:	d0ee      	beq.n	80016e6 <HAL_RCC_OscConfig+0x33a>
 8001708:	e014      	b.n	8001734 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800170a:	f7ff fbc1 	bl	8000e90 <HAL_GetTick>
 800170e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001710:	e00a      	b.n	8001728 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8001712:	f7ff fbbd 	bl	8000e90 <HAL_GetTick>
 8001716:	4602      	mov	r2, r0
 8001718:	693b      	ldr	r3, [r7, #16]
 800171a:	1ad3      	subs	r3, r2, r3
 800171c:	f241 3288 	movw	r2, #5000	; 0x1388
 8001720:	4293      	cmp	r3, r2
 8001722:	d901      	bls.n	8001728 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8001724:	2303      	movs	r3, #3
 8001726:	e078      	b.n	800181a <HAL_RCC_OscConfig+0x46e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001728:	4b3f      	ldr	r3, [pc, #252]	; (8001828 <HAL_RCC_OscConfig+0x47c>)
 800172a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800172c:	f003 0302 	and.w	r3, r3, #2
 8001730:	2b00      	cmp	r3, #0
 8001732:	d1ee      	bne.n	8001712 <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8001734:	7dfb      	ldrb	r3, [r7, #23]
 8001736:	2b01      	cmp	r3, #1
 8001738:	d105      	bne.n	8001746 <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800173a:	4b3b      	ldr	r3, [pc, #236]	; (8001828 <HAL_RCC_OscConfig+0x47c>)
 800173c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800173e:	4a3a      	ldr	r2, [pc, #232]	; (8001828 <HAL_RCC_OscConfig+0x47c>)
 8001740:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001744:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001746:	687b      	ldr	r3, [r7, #4]
 8001748:	699b      	ldr	r3, [r3, #24]
 800174a:	2b00      	cmp	r3, #0
 800174c:	d064      	beq.n	8001818 <HAL_RCC_OscConfig+0x46c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800174e:	4b36      	ldr	r3, [pc, #216]	; (8001828 <HAL_RCC_OscConfig+0x47c>)
 8001750:	689b      	ldr	r3, [r3, #8]
 8001752:	f003 030c 	and.w	r3, r3, #12
 8001756:	2b08      	cmp	r3, #8
 8001758:	d05c      	beq.n	8001814 <HAL_RCC_OscConfig+0x468>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800175a:	687b      	ldr	r3, [r7, #4]
 800175c:	699b      	ldr	r3, [r3, #24]
 800175e:	2b02      	cmp	r3, #2
 8001760:	d141      	bne.n	80017e6 <HAL_RCC_OscConfig+0x43a>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001762:	4b32      	ldr	r3, [pc, #200]	; (800182c <HAL_RCC_OscConfig+0x480>)
 8001764:	2200      	movs	r2, #0
 8001766:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001768:	f7ff fb92 	bl	8000e90 <HAL_GetTick>
 800176c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800176e:	e008      	b.n	8001782 <HAL_RCC_OscConfig+0x3d6>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001770:	f7ff fb8e 	bl	8000e90 <HAL_GetTick>
 8001774:	4602      	mov	r2, r0
 8001776:	693b      	ldr	r3, [r7, #16]
 8001778:	1ad3      	subs	r3, r2, r3
 800177a:	2b02      	cmp	r3, #2
 800177c:	d901      	bls.n	8001782 <HAL_RCC_OscConfig+0x3d6>
          {
            return HAL_TIMEOUT;
 800177e:	2303      	movs	r3, #3
 8001780:	e04b      	b.n	800181a <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001782:	4b29      	ldr	r3, [pc, #164]	; (8001828 <HAL_RCC_OscConfig+0x47c>)
 8001784:	681b      	ldr	r3, [r3, #0]
 8001786:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800178a:	2b00      	cmp	r3, #0
 800178c:	d1f0      	bne.n	8001770 <HAL_RCC_OscConfig+0x3c4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800178e:	687b      	ldr	r3, [r7, #4]
 8001790:	69da      	ldr	r2, [r3, #28]
 8001792:	687b      	ldr	r3, [r7, #4]
 8001794:	6a1b      	ldr	r3, [r3, #32]
 8001796:	431a      	orrs	r2, r3
 8001798:	687b      	ldr	r3, [r7, #4]
 800179a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800179c:	019b      	lsls	r3, r3, #6
 800179e:	431a      	orrs	r2, r3
 80017a0:	687b      	ldr	r3, [r7, #4]
 80017a2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80017a4:	085b      	lsrs	r3, r3, #1
 80017a6:	3b01      	subs	r3, #1
 80017a8:	041b      	lsls	r3, r3, #16
 80017aa:	431a      	orrs	r2, r3
 80017ac:	687b      	ldr	r3, [r7, #4]
 80017ae:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80017b0:	061b      	lsls	r3, r3, #24
 80017b2:	491d      	ldr	r1, [pc, #116]	; (8001828 <HAL_RCC_OscConfig+0x47c>)
 80017b4:	4313      	orrs	r3, r2
 80017b6:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80017b8:	4b1c      	ldr	r3, [pc, #112]	; (800182c <HAL_RCC_OscConfig+0x480>)
 80017ba:	2201      	movs	r2, #1
 80017bc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80017be:	f7ff fb67 	bl	8000e90 <HAL_GetTick>
 80017c2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80017c4:	e008      	b.n	80017d8 <HAL_RCC_OscConfig+0x42c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80017c6:	f7ff fb63 	bl	8000e90 <HAL_GetTick>
 80017ca:	4602      	mov	r2, r0
 80017cc:	693b      	ldr	r3, [r7, #16]
 80017ce:	1ad3      	subs	r3, r2, r3
 80017d0:	2b02      	cmp	r3, #2
 80017d2:	d901      	bls.n	80017d8 <HAL_RCC_OscConfig+0x42c>
          {
            return HAL_TIMEOUT;
 80017d4:	2303      	movs	r3, #3
 80017d6:	e020      	b.n	800181a <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80017d8:	4b13      	ldr	r3, [pc, #76]	; (8001828 <HAL_RCC_OscConfig+0x47c>)
 80017da:	681b      	ldr	r3, [r3, #0]
 80017dc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80017e0:	2b00      	cmp	r3, #0
 80017e2:	d0f0      	beq.n	80017c6 <HAL_RCC_OscConfig+0x41a>
 80017e4:	e018      	b.n	8001818 <HAL_RCC_OscConfig+0x46c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80017e6:	4b11      	ldr	r3, [pc, #68]	; (800182c <HAL_RCC_OscConfig+0x480>)
 80017e8:	2200      	movs	r2, #0
 80017ea:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80017ec:	f7ff fb50 	bl	8000e90 <HAL_GetTick>
 80017f0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80017f2:	e008      	b.n	8001806 <HAL_RCC_OscConfig+0x45a>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80017f4:	f7ff fb4c 	bl	8000e90 <HAL_GetTick>
 80017f8:	4602      	mov	r2, r0
 80017fa:	693b      	ldr	r3, [r7, #16]
 80017fc:	1ad3      	subs	r3, r2, r3
 80017fe:	2b02      	cmp	r3, #2
 8001800:	d901      	bls.n	8001806 <HAL_RCC_OscConfig+0x45a>
          {
            return HAL_TIMEOUT;
 8001802:	2303      	movs	r3, #3
 8001804:	e009      	b.n	800181a <HAL_RCC_OscConfig+0x46e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001806:	4b08      	ldr	r3, [pc, #32]	; (8001828 <HAL_RCC_OscConfig+0x47c>)
 8001808:	681b      	ldr	r3, [r3, #0]
 800180a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800180e:	2b00      	cmp	r3, #0
 8001810:	d1f0      	bne.n	80017f4 <HAL_RCC_OscConfig+0x448>
 8001812:	e001      	b.n	8001818 <HAL_RCC_OscConfig+0x46c>
        }
      }
    }
    else
    {
      return HAL_ERROR;
 8001814:	2301      	movs	r3, #1
 8001816:	e000      	b.n	800181a <HAL_RCC_OscConfig+0x46e>
    }
  }
  return HAL_OK;
 8001818:	2300      	movs	r3, #0
}
 800181a:	4618      	mov	r0, r3
 800181c:	3718      	adds	r7, #24
 800181e:	46bd      	mov	sp, r7
 8001820:	bd80      	pop	{r7, pc}
 8001822:	bf00      	nop
 8001824:	40007000 	.word	0x40007000
 8001828:	40023800 	.word	0x40023800
 800182c:	42470060 	.word	0x42470060

08001830 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8001830:	b580      	push	{r7, lr}
 8001832:	b084      	sub	sp, #16
 8001834:	af00      	add	r7, sp, #0
 8001836:	6078      	str	r0, [r7, #4]
 8001838:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800183a:	687b      	ldr	r3, [r7, #4]
 800183c:	2b00      	cmp	r3, #0
 800183e:	d101      	bne.n	8001844 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8001840:	2301      	movs	r3, #1
 8001842:	e0ca      	b.n	80019da <HAL_RCC_ClockConfig+0x1aa>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001844:	4b67      	ldr	r3, [pc, #412]	; (80019e4 <HAL_RCC_ClockConfig+0x1b4>)
 8001846:	681b      	ldr	r3, [r3, #0]
 8001848:	f003 030f 	and.w	r3, r3, #15
 800184c:	683a      	ldr	r2, [r7, #0]
 800184e:	429a      	cmp	r2, r3
 8001850:	d90c      	bls.n	800186c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8001852:	4b64      	ldr	r3, [pc, #400]	; (80019e4 <HAL_RCC_ClockConfig+0x1b4>)
 8001854:	683a      	ldr	r2, [r7, #0]
 8001856:	b2d2      	uxtb	r2, r2
 8001858:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 800185a:	4b62      	ldr	r3, [pc, #392]	; (80019e4 <HAL_RCC_ClockConfig+0x1b4>)
 800185c:	681b      	ldr	r3, [r3, #0]
 800185e:	f003 030f 	and.w	r3, r3, #15
 8001862:	683a      	ldr	r2, [r7, #0]
 8001864:	429a      	cmp	r2, r3
 8001866:	d001      	beq.n	800186c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8001868:	2301      	movs	r3, #1
 800186a:	e0b6      	b.n	80019da <HAL_RCC_ClockConfig+0x1aa>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800186c:	687b      	ldr	r3, [r7, #4]
 800186e:	681b      	ldr	r3, [r3, #0]
 8001870:	f003 0302 	and.w	r3, r3, #2
 8001874:	2b00      	cmp	r3, #0
 8001876:	d020      	beq.n	80018ba <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001878:	687b      	ldr	r3, [r7, #4]
 800187a:	681b      	ldr	r3, [r3, #0]
 800187c:	f003 0304 	and.w	r3, r3, #4
 8001880:	2b00      	cmp	r3, #0
 8001882:	d005      	beq.n	8001890 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8001884:	4b58      	ldr	r3, [pc, #352]	; (80019e8 <HAL_RCC_ClockConfig+0x1b8>)
 8001886:	689b      	ldr	r3, [r3, #8]
 8001888:	4a57      	ldr	r2, [pc, #348]	; (80019e8 <HAL_RCC_ClockConfig+0x1b8>)
 800188a:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800188e:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001890:	687b      	ldr	r3, [r7, #4]
 8001892:	681b      	ldr	r3, [r3, #0]
 8001894:	f003 0308 	and.w	r3, r3, #8
 8001898:	2b00      	cmp	r3, #0
 800189a:	d005      	beq.n	80018a8 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800189c:	4b52      	ldr	r3, [pc, #328]	; (80019e8 <HAL_RCC_ClockConfig+0x1b8>)
 800189e:	689b      	ldr	r3, [r3, #8]
 80018a0:	4a51      	ldr	r2, [pc, #324]	; (80019e8 <HAL_RCC_ClockConfig+0x1b8>)
 80018a2:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80018a6:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80018a8:	4b4f      	ldr	r3, [pc, #316]	; (80019e8 <HAL_RCC_ClockConfig+0x1b8>)
 80018aa:	689b      	ldr	r3, [r3, #8]
 80018ac:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80018b0:	687b      	ldr	r3, [r7, #4]
 80018b2:	689b      	ldr	r3, [r3, #8]
 80018b4:	494c      	ldr	r1, [pc, #304]	; (80019e8 <HAL_RCC_ClockConfig+0x1b8>)
 80018b6:	4313      	orrs	r3, r2
 80018b8:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80018ba:	687b      	ldr	r3, [r7, #4]
 80018bc:	681b      	ldr	r3, [r3, #0]
 80018be:	f003 0301 	and.w	r3, r3, #1
 80018c2:	2b00      	cmp	r3, #0
 80018c4:	d044      	beq.n	8001950 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80018c6:	687b      	ldr	r3, [r7, #4]
 80018c8:	685b      	ldr	r3, [r3, #4]
 80018ca:	2b01      	cmp	r3, #1
 80018cc:	d107      	bne.n	80018de <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80018ce:	4b46      	ldr	r3, [pc, #280]	; (80019e8 <HAL_RCC_ClockConfig+0x1b8>)
 80018d0:	681b      	ldr	r3, [r3, #0]
 80018d2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80018d6:	2b00      	cmp	r3, #0
 80018d8:	d119      	bne.n	800190e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80018da:	2301      	movs	r3, #1
 80018dc:	e07d      	b.n	80019da <HAL_RCC_ClockConfig+0x1aa>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80018de:	687b      	ldr	r3, [r7, #4]
 80018e0:	685b      	ldr	r3, [r3, #4]
 80018e2:	2b02      	cmp	r3, #2
 80018e4:	d003      	beq.n	80018ee <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80018e6:	687b      	ldr	r3, [r7, #4]
 80018e8:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80018ea:	2b03      	cmp	r3, #3
 80018ec:	d107      	bne.n	80018fe <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80018ee:	4b3e      	ldr	r3, [pc, #248]	; (80019e8 <HAL_RCC_ClockConfig+0x1b8>)
 80018f0:	681b      	ldr	r3, [r3, #0]
 80018f2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80018f6:	2b00      	cmp	r3, #0
 80018f8:	d109      	bne.n	800190e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80018fa:	2301      	movs	r3, #1
 80018fc:	e06d      	b.n	80019da <HAL_RCC_ClockConfig+0x1aa>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80018fe:	4b3a      	ldr	r3, [pc, #232]	; (80019e8 <HAL_RCC_ClockConfig+0x1b8>)
 8001900:	681b      	ldr	r3, [r3, #0]
 8001902:	f003 0302 	and.w	r3, r3, #2
 8001906:	2b00      	cmp	r3, #0
 8001908:	d101      	bne.n	800190e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800190a:	2301      	movs	r3, #1
 800190c:	e065      	b.n	80019da <HAL_RCC_ClockConfig+0x1aa>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800190e:	4b36      	ldr	r3, [pc, #216]	; (80019e8 <HAL_RCC_ClockConfig+0x1b8>)
 8001910:	689b      	ldr	r3, [r3, #8]
 8001912:	f023 0203 	bic.w	r2, r3, #3
 8001916:	687b      	ldr	r3, [r7, #4]
 8001918:	685b      	ldr	r3, [r3, #4]
 800191a:	4933      	ldr	r1, [pc, #204]	; (80019e8 <HAL_RCC_ClockConfig+0x1b8>)
 800191c:	4313      	orrs	r3, r2
 800191e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8001920:	f7ff fab6 	bl	8000e90 <HAL_GetTick>
 8001924:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001926:	e00a      	b.n	800193e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001928:	f7ff fab2 	bl	8000e90 <HAL_GetTick>
 800192c:	4602      	mov	r2, r0
 800192e:	68fb      	ldr	r3, [r7, #12]
 8001930:	1ad3      	subs	r3, r2, r3
 8001932:	f241 3288 	movw	r2, #5000	; 0x1388
 8001936:	4293      	cmp	r3, r2
 8001938:	d901      	bls.n	800193e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800193a:	2303      	movs	r3, #3
 800193c:	e04d      	b.n	80019da <HAL_RCC_ClockConfig+0x1aa>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800193e:	4b2a      	ldr	r3, [pc, #168]	; (80019e8 <HAL_RCC_ClockConfig+0x1b8>)
 8001940:	689b      	ldr	r3, [r3, #8]
 8001942:	f003 020c 	and.w	r2, r3, #12
 8001946:	687b      	ldr	r3, [r7, #4]
 8001948:	685b      	ldr	r3, [r3, #4]
 800194a:	009b      	lsls	r3, r3, #2
 800194c:	429a      	cmp	r2, r3
 800194e:	d1eb      	bne.n	8001928 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8001950:	4b24      	ldr	r3, [pc, #144]	; (80019e4 <HAL_RCC_ClockConfig+0x1b4>)
 8001952:	681b      	ldr	r3, [r3, #0]
 8001954:	f003 030f 	and.w	r3, r3, #15
 8001958:	683a      	ldr	r2, [r7, #0]
 800195a:	429a      	cmp	r2, r3
 800195c:	d20c      	bcs.n	8001978 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800195e:	4b21      	ldr	r3, [pc, #132]	; (80019e4 <HAL_RCC_ClockConfig+0x1b4>)
 8001960:	683a      	ldr	r2, [r7, #0]
 8001962:	b2d2      	uxtb	r2, r2
 8001964:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001966:	4b1f      	ldr	r3, [pc, #124]	; (80019e4 <HAL_RCC_ClockConfig+0x1b4>)
 8001968:	681b      	ldr	r3, [r3, #0]
 800196a:	f003 030f 	and.w	r3, r3, #15
 800196e:	683a      	ldr	r2, [r7, #0]
 8001970:	429a      	cmp	r2, r3
 8001972:	d001      	beq.n	8001978 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8001974:	2301      	movs	r3, #1
 8001976:	e030      	b.n	80019da <HAL_RCC_ClockConfig+0x1aa>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001978:	687b      	ldr	r3, [r7, #4]
 800197a:	681b      	ldr	r3, [r3, #0]
 800197c:	f003 0304 	and.w	r3, r3, #4
 8001980:	2b00      	cmp	r3, #0
 8001982:	d008      	beq.n	8001996 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001984:	4b18      	ldr	r3, [pc, #96]	; (80019e8 <HAL_RCC_ClockConfig+0x1b8>)
 8001986:	689b      	ldr	r3, [r3, #8]
 8001988:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 800198c:	687b      	ldr	r3, [r7, #4]
 800198e:	68db      	ldr	r3, [r3, #12]
 8001990:	4915      	ldr	r1, [pc, #84]	; (80019e8 <HAL_RCC_ClockConfig+0x1b8>)
 8001992:	4313      	orrs	r3, r2
 8001994:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001996:	687b      	ldr	r3, [r7, #4]
 8001998:	681b      	ldr	r3, [r3, #0]
 800199a:	f003 0308 	and.w	r3, r3, #8
 800199e:	2b00      	cmp	r3, #0
 80019a0:	d009      	beq.n	80019b6 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80019a2:	4b11      	ldr	r3, [pc, #68]	; (80019e8 <HAL_RCC_ClockConfig+0x1b8>)
 80019a4:	689b      	ldr	r3, [r3, #8]
 80019a6:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80019aa:	687b      	ldr	r3, [r7, #4]
 80019ac:	691b      	ldr	r3, [r3, #16]
 80019ae:	00db      	lsls	r3, r3, #3
 80019b0:	490d      	ldr	r1, [pc, #52]	; (80019e8 <HAL_RCC_ClockConfig+0x1b8>)
 80019b2:	4313      	orrs	r3, r2
 80019b4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80019b6:	f000 f81d 	bl	80019f4 <HAL_RCC_GetSysClockFreq>
 80019ba:	4601      	mov	r1, r0
 80019bc:	4b0a      	ldr	r3, [pc, #40]	; (80019e8 <HAL_RCC_ClockConfig+0x1b8>)
 80019be:	689b      	ldr	r3, [r3, #8]
 80019c0:	091b      	lsrs	r3, r3, #4
 80019c2:	f003 030f 	and.w	r3, r3, #15
 80019c6:	4a09      	ldr	r2, [pc, #36]	; (80019ec <HAL_RCC_ClockConfig+0x1bc>)
 80019c8:	5cd3      	ldrb	r3, [r2, r3]
 80019ca:	fa21 f303 	lsr.w	r3, r1, r3
 80019ce:	4a08      	ldr	r2, [pc, #32]	; (80019f0 <HAL_RCC_ClockConfig+0x1c0>)
 80019d0:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (TICK_INT_PRIORITY);
 80019d2:	2000      	movs	r0, #0
 80019d4:	f7ff fa18 	bl	8000e08 <HAL_InitTick>

  return HAL_OK;
 80019d8:	2300      	movs	r3, #0
}
 80019da:	4618      	mov	r0, r3
 80019dc:	3710      	adds	r7, #16
 80019de:	46bd      	mov	sp, r7
 80019e0:	bd80      	pop	{r7, pc}
 80019e2:	bf00      	nop
 80019e4:	40023c00 	.word	0x40023c00
 80019e8:	40023800 	.word	0x40023800
 80019ec:	08004e24 	.word	0x08004e24
 80019f0:	20000024 	.word	0x20000024

080019f4 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80019f4:	b5f0      	push	{r4, r5, r6, r7, lr}
 80019f6:	b085      	sub	sp, #20
 80019f8:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 80019fa:	2300      	movs	r3, #0
 80019fc:	607b      	str	r3, [r7, #4]
 80019fe:	2300      	movs	r3, #0
 8001a00:	60fb      	str	r3, [r7, #12]
 8001a02:	2300      	movs	r3, #0
 8001a04:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8001a06:	2300      	movs	r3, #0
 8001a08:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001a0a:	4b50      	ldr	r3, [pc, #320]	; (8001b4c <HAL_RCC_GetSysClockFreq+0x158>)
 8001a0c:	689b      	ldr	r3, [r3, #8]
 8001a0e:	f003 030c 	and.w	r3, r3, #12
 8001a12:	2b04      	cmp	r3, #4
 8001a14:	d007      	beq.n	8001a26 <HAL_RCC_GetSysClockFreq+0x32>
 8001a16:	2b08      	cmp	r3, #8
 8001a18:	d008      	beq.n	8001a2c <HAL_RCC_GetSysClockFreq+0x38>
 8001a1a:	2b00      	cmp	r3, #0
 8001a1c:	f040 808d 	bne.w	8001b3a <HAL_RCC_GetSysClockFreq+0x146>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8001a20:	4b4b      	ldr	r3, [pc, #300]	; (8001b50 <HAL_RCC_GetSysClockFreq+0x15c>)
 8001a22:	60bb      	str	r3, [r7, #8]
       break;
 8001a24:	e08c      	b.n	8001b40 <HAL_RCC_GetSysClockFreq+0x14c>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8001a26:	4b4b      	ldr	r3, [pc, #300]	; (8001b54 <HAL_RCC_GetSysClockFreq+0x160>)
 8001a28:	60bb      	str	r3, [r7, #8]
      break;
 8001a2a:	e089      	b.n	8001b40 <HAL_RCC_GetSysClockFreq+0x14c>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001a2c:	4b47      	ldr	r3, [pc, #284]	; (8001b4c <HAL_RCC_GetSysClockFreq+0x158>)
 8001a2e:	685b      	ldr	r3, [r3, #4]
 8001a30:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001a34:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001a36:	4b45      	ldr	r3, [pc, #276]	; (8001b4c <HAL_RCC_GetSysClockFreq+0x158>)
 8001a38:	685b      	ldr	r3, [r3, #4]
 8001a3a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001a3e:	2b00      	cmp	r3, #0
 8001a40:	d023      	beq.n	8001a8a <HAL_RCC_GetSysClockFreq+0x96>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001a42:	4b42      	ldr	r3, [pc, #264]	; (8001b4c <HAL_RCC_GetSysClockFreq+0x158>)
 8001a44:	685b      	ldr	r3, [r3, #4]
 8001a46:	099b      	lsrs	r3, r3, #6
 8001a48:	f04f 0400 	mov.w	r4, #0
 8001a4c:	f240 11ff 	movw	r1, #511	; 0x1ff
 8001a50:	f04f 0200 	mov.w	r2, #0
 8001a54:	ea03 0501 	and.w	r5, r3, r1
 8001a58:	ea04 0602 	and.w	r6, r4, r2
 8001a5c:	4a3d      	ldr	r2, [pc, #244]	; (8001b54 <HAL_RCC_GetSysClockFreq+0x160>)
 8001a5e:	fb02 f106 	mul.w	r1, r2, r6
 8001a62:	2200      	movs	r2, #0
 8001a64:	fb02 f205 	mul.w	r2, r2, r5
 8001a68:	440a      	add	r2, r1
 8001a6a:	493a      	ldr	r1, [pc, #232]	; (8001b54 <HAL_RCC_GetSysClockFreq+0x160>)
 8001a6c:	fba5 0101 	umull	r0, r1, r5, r1
 8001a70:	1853      	adds	r3, r2, r1
 8001a72:	4619      	mov	r1, r3
 8001a74:	687b      	ldr	r3, [r7, #4]
 8001a76:	f04f 0400 	mov.w	r4, #0
 8001a7a:	461a      	mov	r2, r3
 8001a7c:	4623      	mov	r3, r4
 8001a7e:	f7ff f821 	bl	8000ac4 <__aeabi_uldivmod>
 8001a82:	4603      	mov	r3, r0
 8001a84:	460c      	mov	r4, r1
 8001a86:	60fb      	str	r3, [r7, #12]
 8001a88:	e049      	b.n	8001b1e <HAL_RCC_GetSysClockFreq+0x12a>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001a8a:	4b30      	ldr	r3, [pc, #192]	; (8001b4c <HAL_RCC_GetSysClockFreq+0x158>)
 8001a8c:	685b      	ldr	r3, [r3, #4]
 8001a8e:	099b      	lsrs	r3, r3, #6
 8001a90:	f04f 0400 	mov.w	r4, #0
 8001a94:	f240 11ff 	movw	r1, #511	; 0x1ff
 8001a98:	f04f 0200 	mov.w	r2, #0
 8001a9c:	ea03 0501 	and.w	r5, r3, r1
 8001aa0:	ea04 0602 	and.w	r6, r4, r2
 8001aa4:	4629      	mov	r1, r5
 8001aa6:	4632      	mov	r2, r6
 8001aa8:	f04f 0300 	mov.w	r3, #0
 8001aac:	f04f 0400 	mov.w	r4, #0
 8001ab0:	0154      	lsls	r4, r2, #5
 8001ab2:	ea44 64d1 	orr.w	r4, r4, r1, lsr #27
 8001ab6:	014b      	lsls	r3, r1, #5
 8001ab8:	4619      	mov	r1, r3
 8001aba:	4622      	mov	r2, r4
 8001abc:	1b49      	subs	r1, r1, r5
 8001abe:	eb62 0206 	sbc.w	r2, r2, r6
 8001ac2:	f04f 0300 	mov.w	r3, #0
 8001ac6:	f04f 0400 	mov.w	r4, #0
 8001aca:	0194      	lsls	r4, r2, #6
 8001acc:	ea44 6491 	orr.w	r4, r4, r1, lsr #26
 8001ad0:	018b      	lsls	r3, r1, #6
 8001ad2:	1a5b      	subs	r3, r3, r1
 8001ad4:	eb64 0402 	sbc.w	r4, r4, r2
 8001ad8:	f04f 0100 	mov.w	r1, #0
 8001adc:	f04f 0200 	mov.w	r2, #0
 8001ae0:	00e2      	lsls	r2, r4, #3
 8001ae2:	ea42 7253 	orr.w	r2, r2, r3, lsr #29
 8001ae6:	00d9      	lsls	r1, r3, #3
 8001ae8:	460b      	mov	r3, r1
 8001aea:	4614      	mov	r4, r2
 8001aec:	195b      	adds	r3, r3, r5
 8001aee:	eb44 0406 	adc.w	r4, r4, r6
 8001af2:	f04f 0100 	mov.w	r1, #0
 8001af6:	f04f 0200 	mov.w	r2, #0
 8001afa:	02a2      	lsls	r2, r4, #10
 8001afc:	ea42 5293 	orr.w	r2, r2, r3, lsr #22
 8001b00:	0299      	lsls	r1, r3, #10
 8001b02:	460b      	mov	r3, r1
 8001b04:	4614      	mov	r4, r2
 8001b06:	4618      	mov	r0, r3
 8001b08:	4621      	mov	r1, r4
 8001b0a:	687b      	ldr	r3, [r7, #4]
 8001b0c:	f04f 0400 	mov.w	r4, #0
 8001b10:	461a      	mov	r2, r3
 8001b12:	4623      	mov	r3, r4
 8001b14:	f7fe ffd6 	bl	8000ac4 <__aeabi_uldivmod>
 8001b18:	4603      	mov	r3, r0
 8001b1a:	460c      	mov	r4, r1
 8001b1c:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8001b1e:	4b0b      	ldr	r3, [pc, #44]	; (8001b4c <HAL_RCC_GetSysClockFreq+0x158>)
 8001b20:	685b      	ldr	r3, [r3, #4]
 8001b22:	0c1b      	lsrs	r3, r3, #16
 8001b24:	f003 0303 	and.w	r3, r3, #3
 8001b28:	3301      	adds	r3, #1
 8001b2a:	005b      	lsls	r3, r3, #1
 8001b2c:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8001b2e:	68fa      	ldr	r2, [r7, #12]
 8001b30:	683b      	ldr	r3, [r7, #0]
 8001b32:	fbb2 f3f3 	udiv	r3, r2, r3
 8001b36:	60bb      	str	r3, [r7, #8]
      break;
 8001b38:	e002      	b.n	8001b40 <HAL_RCC_GetSysClockFreq+0x14c>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8001b3a:	4b05      	ldr	r3, [pc, #20]	; (8001b50 <HAL_RCC_GetSysClockFreq+0x15c>)
 8001b3c:	60bb      	str	r3, [r7, #8]
      break;
 8001b3e:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001b40:	68bb      	ldr	r3, [r7, #8]
}
 8001b42:	4618      	mov	r0, r3
 8001b44:	3714      	adds	r7, #20
 8001b46:	46bd      	mov	sp, r7
 8001b48:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8001b4a:	bf00      	nop
 8001b4c:	40023800 	.word	0x40023800
 8001b50:	00f42400 	.word	0x00f42400
 8001b54:	017d7840 	.word	0x017d7840

08001b58 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8001b58:	b580      	push	{r7, lr}
 8001b5a:	b082      	sub	sp, #8
 8001b5c:	af00      	add	r7, sp, #0
 8001b5e:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8001b60:	687b      	ldr	r3, [r7, #4]
 8001b62:	2b00      	cmp	r3, #0
 8001b64:	d101      	bne.n	8001b6a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8001b66:	2301      	movs	r3, #1
 8001b68:	e056      	b.n	8001c18 <HAL_SPI_Init+0xc0>
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001b6a:	687b      	ldr	r3, [r7, #4]
 8001b6c:	2200      	movs	r2, #0
 8001b6e:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8001b70:	687b      	ldr	r3, [r7, #4]
 8001b72:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8001b76:	b2db      	uxtb	r3, r3
 8001b78:	2b00      	cmp	r3, #0
 8001b7a:	d106      	bne.n	8001b8a <HAL_SPI_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8001b7c:	687b      	ldr	r3, [r7, #4]
 8001b7e:	2200      	movs	r2, #0
 8001b80:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8001b84:	6878      	ldr	r0, [r7, #4]
 8001b86:	f000 f84b 	bl	8001c20 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8001b8a:	687b      	ldr	r3, [r7, #4]
 8001b8c:	2202      	movs	r2, #2
 8001b8e:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8001b92:	687b      	ldr	r3, [r7, #4]
 8001b94:	681b      	ldr	r3, [r3, #0]
 8001b96:	681a      	ldr	r2, [r3, #0]
 8001b98:	687b      	ldr	r3, [r7, #4]
 8001b9a:	681b      	ldr	r3, [r3, #0]
 8001b9c:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8001ba0:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, (hspi->Init.Mode | hspi->Init.Direction | hspi->Init.DataSize |
 8001ba2:	687b      	ldr	r3, [r7, #4]
 8001ba4:	685a      	ldr	r2, [r3, #4]
 8001ba6:	687b      	ldr	r3, [r7, #4]
 8001ba8:	689b      	ldr	r3, [r3, #8]
 8001baa:	431a      	orrs	r2, r3
 8001bac:	687b      	ldr	r3, [r7, #4]
 8001bae:	68db      	ldr	r3, [r3, #12]
 8001bb0:	431a      	orrs	r2, r3
 8001bb2:	687b      	ldr	r3, [r7, #4]
 8001bb4:	691b      	ldr	r3, [r3, #16]
 8001bb6:	431a      	orrs	r2, r3
 8001bb8:	687b      	ldr	r3, [r7, #4]
 8001bba:	695b      	ldr	r3, [r3, #20]
 8001bbc:	431a      	orrs	r2, r3
 8001bbe:	687b      	ldr	r3, [r7, #4]
 8001bc0:	699b      	ldr	r3, [r3, #24]
 8001bc2:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8001bc6:	431a      	orrs	r2, r3
 8001bc8:	687b      	ldr	r3, [r7, #4]
 8001bca:	69db      	ldr	r3, [r3, #28]
 8001bcc:	431a      	orrs	r2, r3
 8001bce:	687b      	ldr	r3, [r7, #4]
 8001bd0:	6a1b      	ldr	r3, [r3, #32]
 8001bd2:	ea42 0103 	orr.w	r1, r2, r3
 8001bd6:	687b      	ldr	r3, [r7, #4]
 8001bd8:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 8001bda:	687b      	ldr	r3, [r7, #4]
 8001bdc:	681b      	ldr	r3, [r3, #0]
 8001bde:	430a      	orrs	r2, r1
 8001be0:	601a      	str	r2, [r3, #0]
                                  hspi->Init.CLKPolarity | hspi->Init.CLKPhase | (hspi->Init.NSS & SPI_CR1_SSM) |
                                  hspi->Init.BaudRatePrescaler | hspi->Init.FirstBit  | hspi->Init.CRCCalculation));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | hspi->Init.TIMode));
 8001be2:	687b      	ldr	r3, [r7, #4]
 8001be4:	699b      	ldr	r3, [r3, #24]
 8001be6:	0c1b      	lsrs	r3, r3, #16
 8001be8:	f003 0104 	and.w	r1, r3, #4
 8001bec:	687b      	ldr	r3, [r7, #4]
 8001bee:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8001bf0:	687b      	ldr	r3, [r7, #4]
 8001bf2:	681b      	ldr	r3, [r3, #0]
 8001bf4:	430a      	orrs	r2, r1
 8001bf6:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8001bf8:	687b      	ldr	r3, [r7, #4]
 8001bfa:	681b      	ldr	r3, [r3, #0]
 8001bfc:	69da      	ldr	r2, [r3, #28]
 8001bfe:	687b      	ldr	r3, [r7, #4]
 8001c00:	681b      	ldr	r3, [r3, #0]
 8001c02:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8001c06:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8001c08:	687b      	ldr	r3, [r7, #4]
 8001c0a:	2200      	movs	r2, #0
 8001c0c:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8001c0e:	687b      	ldr	r3, [r7, #4]
 8001c10:	2201      	movs	r2, #1
 8001c12:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8001c16:	2300      	movs	r3, #0
}
 8001c18:	4618      	mov	r0, r3
 8001c1a:	3708      	adds	r7, #8
 8001c1c:	46bd      	mov	sp, r7
 8001c1e:	bd80      	pop	{r7, pc}

08001c20 <HAL_SPI_MspInit>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval None
  */
__weak void HAL_SPI_MspInit(SPI_HandleTypeDef *hspi)
{
 8001c20:	b480      	push	{r7}
 8001c22:	b083      	sub	sp, #12
 8001c24:	af00      	add	r7, sp, #0
 8001c26:	6078      	str	r0, [r7, #4]
  UNUSED(hspi);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_SPI_MspInit should be implemented in the user file
   */
}
 8001c28:	bf00      	nop
 8001c2a:	370c      	adds	r7, #12
 8001c2c:	46bd      	mov	sp, r7
 8001c2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c32:	4770      	bx	lr

08001c34 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 8001c34:	b580      	push	{r7, lr}
 8001c36:	b08c      	sub	sp, #48	; 0x30
 8001c38:	af00      	add	r7, sp, #0
 8001c3a:	60f8      	str	r0, [r7, #12]
 8001c3c:	60b9      	str	r1, [r7, #8]
 8001c3e:	607a      	str	r2, [r7, #4]
 8001c40:	807b      	strh	r3, [r7, #2]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  uint32_t             tickstart;

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8001c42:	2301      	movs	r3, #1
 8001c44:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8001c46:	2300      	movs	r3, #0
 8001c48:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8001c4c:	68fb      	ldr	r3, [r7, #12]
 8001c4e:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8001c52:	2b01      	cmp	r3, #1
 8001c54:	d101      	bne.n	8001c5a <HAL_SPI_TransmitReceive+0x26>
 8001c56:	2302      	movs	r3, #2
 8001c58:	e18a      	b.n	8001f70 <HAL_SPI_TransmitReceive+0x33c>
 8001c5a:	68fb      	ldr	r3, [r7, #12]
 8001c5c:	2201      	movs	r2, #1
 8001c5e:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8001c62:	f7ff f915 	bl	8000e90 <HAL_GetTick>
 8001c66:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8001c68:	68fb      	ldr	r3, [r7, #12]
 8001c6a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8001c6e:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 8001c72:	68fb      	ldr	r3, [r7, #12]
 8001c74:	685b      	ldr	r3, [r3, #4]
 8001c76:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 8001c78:	887b      	ldrh	r3, [r7, #2]
 8001c7a:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8001c7c:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8001c80:	2b01      	cmp	r3, #1
 8001c82:	d00f      	beq.n	8001ca4 <HAL_SPI_TransmitReceive+0x70>
 8001c84:	69fb      	ldr	r3, [r7, #28]
 8001c86:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8001c8a:	d107      	bne.n	8001c9c <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8001c8c:	68fb      	ldr	r3, [r7, #12]
 8001c8e:	689b      	ldr	r3, [r3, #8]
 8001c90:	2b00      	cmp	r3, #0
 8001c92:	d103      	bne.n	8001c9c <HAL_SPI_TransmitReceive+0x68>
 8001c94:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8001c98:	2b04      	cmp	r3, #4
 8001c9a:	d003      	beq.n	8001ca4 <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 8001c9c:	2302      	movs	r3, #2
 8001c9e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8001ca2:	e15b      	b.n	8001f5c <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8001ca4:	68bb      	ldr	r3, [r7, #8]
 8001ca6:	2b00      	cmp	r3, #0
 8001ca8:	d005      	beq.n	8001cb6 <HAL_SPI_TransmitReceive+0x82>
 8001caa:	687b      	ldr	r3, [r7, #4]
 8001cac:	2b00      	cmp	r3, #0
 8001cae:	d002      	beq.n	8001cb6 <HAL_SPI_TransmitReceive+0x82>
 8001cb0:	887b      	ldrh	r3, [r7, #2]
 8001cb2:	2b00      	cmp	r3, #0
 8001cb4:	d103      	bne.n	8001cbe <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 8001cb6:	2301      	movs	r3, #1
 8001cb8:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8001cbc:	e14e      	b.n	8001f5c <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8001cbe:	68fb      	ldr	r3, [r7, #12]
 8001cc0:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8001cc4:	b2db      	uxtb	r3, r3
 8001cc6:	2b04      	cmp	r3, #4
 8001cc8:	d003      	beq.n	8001cd2 <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8001cca:	68fb      	ldr	r3, [r7, #12]
 8001ccc:	2205      	movs	r2, #5
 8001cce:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8001cd2:	68fb      	ldr	r3, [r7, #12]
 8001cd4:	2200      	movs	r2, #0
 8001cd6:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8001cd8:	68fb      	ldr	r3, [r7, #12]
 8001cda:	687a      	ldr	r2, [r7, #4]
 8001cdc:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 8001cde:	68fb      	ldr	r3, [r7, #12]
 8001ce0:	887a      	ldrh	r2, [r7, #2]
 8001ce2:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 8001ce4:	68fb      	ldr	r3, [r7, #12]
 8001ce6:	887a      	ldrh	r2, [r7, #2]
 8001ce8:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8001cea:	68fb      	ldr	r3, [r7, #12]
 8001cec:	68ba      	ldr	r2, [r7, #8]
 8001cee:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 8001cf0:	68fb      	ldr	r3, [r7, #12]
 8001cf2:	887a      	ldrh	r2, [r7, #2]
 8001cf4:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 8001cf6:	68fb      	ldr	r3, [r7, #12]
 8001cf8:	887a      	ldrh	r2, [r7, #2]
 8001cfa:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8001cfc:	68fb      	ldr	r3, [r7, #12]
 8001cfe:	2200      	movs	r2, #0
 8001d00:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8001d02:	68fb      	ldr	r3, [r7, #12]
 8001d04:	2200      	movs	r2, #0
 8001d06:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8001d08:	68fb      	ldr	r3, [r7, #12]
 8001d0a:	681b      	ldr	r3, [r3, #0]
 8001d0c:	681b      	ldr	r3, [r3, #0]
 8001d0e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001d12:	2b40      	cmp	r3, #64	; 0x40
 8001d14:	d007      	beq.n	8001d26 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8001d16:	68fb      	ldr	r3, [r7, #12]
 8001d18:	681b      	ldr	r3, [r3, #0]
 8001d1a:	681a      	ldr	r2, [r3, #0]
 8001d1c:	68fb      	ldr	r3, [r7, #12]
 8001d1e:	681b      	ldr	r3, [r3, #0]
 8001d20:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8001d24:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8001d26:	68fb      	ldr	r3, [r7, #12]
 8001d28:	68db      	ldr	r3, [r3, #12]
 8001d2a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8001d2e:	d178      	bne.n	8001e22 <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8001d30:	68fb      	ldr	r3, [r7, #12]
 8001d32:	685b      	ldr	r3, [r3, #4]
 8001d34:	2b00      	cmp	r3, #0
 8001d36:	d002      	beq.n	8001d3e <HAL_SPI_TransmitReceive+0x10a>
 8001d38:	8b7b      	ldrh	r3, [r7, #26]
 8001d3a:	2b01      	cmp	r3, #1
 8001d3c:	d166      	bne.n	8001e0c <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8001d3e:	68fb      	ldr	r3, [r7, #12]
 8001d40:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d42:	881a      	ldrh	r2, [r3, #0]
 8001d44:	68fb      	ldr	r3, [r7, #12]
 8001d46:	681b      	ldr	r3, [r3, #0]
 8001d48:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8001d4a:	68fb      	ldr	r3, [r7, #12]
 8001d4c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d4e:	1c9a      	adds	r2, r3, #2
 8001d50:	68fb      	ldr	r3, [r7, #12]
 8001d52:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8001d54:	68fb      	ldr	r3, [r7, #12]
 8001d56:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8001d58:	b29b      	uxth	r3, r3
 8001d5a:	3b01      	subs	r3, #1
 8001d5c:	b29a      	uxth	r2, r3
 8001d5e:	68fb      	ldr	r3, [r7, #12]
 8001d60:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8001d62:	e053      	b.n	8001e0c <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8001d64:	68fb      	ldr	r3, [r7, #12]
 8001d66:	681b      	ldr	r3, [r3, #0]
 8001d68:	689b      	ldr	r3, [r3, #8]
 8001d6a:	f003 0302 	and.w	r3, r3, #2
 8001d6e:	2b02      	cmp	r3, #2
 8001d70:	d11b      	bne.n	8001daa <HAL_SPI_TransmitReceive+0x176>
 8001d72:	68fb      	ldr	r3, [r7, #12]
 8001d74:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8001d76:	b29b      	uxth	r3, r3
 8001d78:	2b00      	cmp	r3, #0
 8001d7a:	d016      	beq.n	8001daa <HAL_SPI_TransmitReceive+0x176>
 8001d7c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001d7e:	2b01      	cmp	r3, #1
 8001d80:	d113      	bne.n	8001daa <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8001d82:	68fb      	ldr	r3, [r7, #12]
 8001d84:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d86:	881a      	ldrh	r2, [r3, #0]
 8001d88:	68fb      	ldr	r3, [r7, #12]
 8001d8a:	681b      	ldr	r3, [r3, #0]
 8001d8c:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8001d8e:	68fb      	ldr	r3, [r7, #12]
 8001d90:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d92:	1c9a      	adds	r2, r3, #2
 8001d94:	68fb      	ldr	r3, [r7, #12]
 8001d96:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8001d98:	68fb      	ldr	r3, [r7, #12]
 8001d9a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8001d9c:	b29b      	uxth	r3, r3
 8001d9e:	3b01      	subs	r3, #1
 8001da0:	b29a      	uxth	r2, r3
 8001da2:	68fb      	ldr	r3, [r7, #12]
 8001da4:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8001da6:	2300      	movs	r3, #0
 8001da8:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8001daa:	68fb      	ldr	r3, [r7, #12]
 8001dac:	681b      	ldr	r3, [r3, #0]
 8001dae:	689b      	ldr	r3, [r3, #8]
 8001db0:	f003 0301 	and.w	r3, r3, #1
 8001db4:	2b01      	cmp	r3, #1
 8001db6:	d119      	bne.n	8001dec <HAL_SPI_TransmitReceive+0x1b8>
 8001db8:	68fb      	ldr	r3, [r7, #12]
 8001dba:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8001dbc:	b29b      	uxth	r3, r3
 8001dbe:	2b00      	cmp	r3, #0
 8001dc0:	d014      	beq.n	8001dec <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8001dc2:	68fb      	ldr	r3, [r7, #12]
 8001dc4:	681b      	ldr	r3, [r3, #0]
 8001dc6:	68da      	ldr	r2, [r3, #12]
 8001dc8:	68fb      	ldr	r3, [r7, #12]
 8001dca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001dcc:	b292      	uxth	r2, r2
 8001dce:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8001dd0:	68fb      	ldr	r3, [r7, #12]
 8001dd2:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001dd4:	1c9a      	adds	r2, r3, #2
 8001dd6:	68fb      	ldr	r3, [r7, #12]
 8001dd8:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8001dda:	68fb      	ldr	r3, [r7, #12]
 8001ddc:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8001dde:	b29b      	uxth	r3, r3
 8001de0:	3b01      	subs	r3, #1
 8001de2:	b29a      	uxth	r2, r3
 8001de4:	68fb      	ldr	r3, [r7, #12]
 8001de6:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8001de8:	2301      	movs	r3, #1
 8001dea:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8001dec:	f7ff f850 	bl	8000e90 <HAL_GetTick>
 8001df0:	4602      	mov	r2, r0
 8001df2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001df4:	1ad3      	subs	r3, r2, r3
 8001df6:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8001df8:	429a      	cmp	r2, r3
 8001dfa:	d807      	bhi.n	8001e0c <HAL_SPI_TransmitReceive+0x1d8>
 8001dfc:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001dfe:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001e02:	d003      	beq.n	8001e0c <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 8001e04:	2303      	movs	r3, #3
 8001e06:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8001e0a:	e0a7      	b.n	8001f5c <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8001e0c:	68fb      	ldr	r3, [r7, #12]
 8001e0e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8001e10:	b29b      	uxth	r3, r3
 8001e12:	2b00      	cmp	r3, #0
 8001e14:	d1a6      	bne.n	8001d64 <HAL_SPI_TransmitReceive+0x130>
 8001e16:	68fb      	ldr	r3, [r7, #12]
 8001e18:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8001e1a:	b29b      	uxth	r3, r3
 8001e1c:	2b00      	cmp	r3, #0
 8001e1e:	d1a1      	bne.n	8001d64 <HAL_SPI_TransmitReceive+0x130>
 8001e20:	e07c      	b.n	8001f1c <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8001e22:	68fb      	ldr	r3, [r7, #12]
 8001e24:	685b      	ldr	r3, [r3, #4]
 8001e26:	2b00      	cmp	r3, #0
 8001e28:	d002      	beq.n	8001e30 <HAL_SPI_TransmitReceive+0x1fc>
 8001e2a:	8b7b      	ldrh	r3, [r7, #26]
 8001e2c:	2b01      	cmp	r3, #1
 8001e2e:	d16b      	bne.n	8001f08 <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8001e30:	68fb      	ldr	r3, [r7, #12]
 8001e32:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001e34:	68fb      	ldr	r3, [r7, #12]
 8001e36:	681b      	ldr	r3, [r3, #0]
 8001e38:	330c      	adds	r3, #12
 8001e3a:	7812      	ldrb	r2, [r2, #0]
 8001e3c:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8001e3e:	68fb      	ldr	r3, [r7, #12]
 8001e40:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e42:	1c5a      	adds	r2, r3, #1
 8001e44:	68fb      	ldr	r3, [r7, #12]
 8001e46:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8001e48:	68fb      	ldr	r3, [r7, #12]
 8001e4a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8001e4c:	b29b      	uxth	r3, r3
 8001e4e:	3b01      	subs	r3, #1
 8001e50:	b29a      	uxth	r2, r3
 8001e52:	68fb      	ldr	r3, [r7, #12]
 8001e54:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8001e56:	e057      	b.n	8001f08 <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8001e58:	68fb      	ldr	r3, [r7, #12]
 8001e5a:	681b      	ldr	r3, [r3, #0]
 8001e5c:	689b      	ldr	r3, [r3, #8]
 8001e5e:	f003 0302 	and.w	r3, r3, #2
 8001e62:	2b02      	cmp	r3, #2
 8001e64:	d11c      	bne.n	8001ea0 <HAL_SPI_TransmitReceive+0x26c>
 8001e66:	68fb      	ldr	r3, [r7, #12]
 8001e68:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8001e6a:	b29b      	uxth	r3, r3
 8001e6c:	2b00      	cmp	r3, #0
 8001e6e:	d017      	beq.n	8001ea0 <HAL_SPI_TransmitReceive+0x26c>
 8001e70:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001e72:	2b01      	cmp	r3, #1
 8001e74:	d114      	bne.n	8001ea0 <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8001e76:	68fb      	ldr	r3, [r7, #12]
 8001e78:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001e7a:	68fb      	ldr	r3, [r7, #12]
 8001e7c:	681b      	ldr	r3, [r3, #0]
 8001e7e:	330c      	adds	r3, #12
 8001e80:	7812      	ldrb	r2, [r2, #0]
 8001e82:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8001e84:	68fb      	ldr	r3, [r7, #12]
 8001e86:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e88:	1c5a      	adds	r2, r3, #1
 8001e8a:	68fb      	ldr	r3, [r7, #12]
 8001e8c:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8001e8e:	68fb      	ldr	r3, [r7, #12]
 8001e90:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8001e92:	b29b      	uxth	r3, r3
 8001e94:	3b01      	subs	r3, #1
 8001e96:	b29a      	uxth	r2, r3
 8001e98:	68fb      	ldr	r3, [r7, #12]
 8001e9a:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8001e9c:	2300      	movs	r3, #0
 8001e9e:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8001ea0:	68fb      	ldr	r3, [r7, #12]
 8001ea2:	681b      	ldr	r3, [r3, #0]
 8001ea4:	689b      	ldr	r3, [r3, #8]
 8001ea6:	f003 0301 	and.w	r3, r3, #1
 8001eaa:	2b01      	cmp	r3, #1
 8001eac:	d119      	bne.n	8001ee2 <HAL_SPI_TransmitReceive+0x2ae>
 8001eae:	68fb      	ldr	r3, [r7, #12]
 8001eb0:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8001eb2:	b29b      	uxth	r3, r3
 8001eb4:	2b00      	cmp	r3, #0
 8001eb6:	d014      	beq.n	8001ee2 <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8001eb8:	68fb      	ldr	r3, [r7, #12]
 8001eba:	681b      	ldr	r3, [r3, #0]
 8001ebc:	68da      	ldr	r2, [r3, #12]
 8001ebe:	68fb      	ldr	r3, [r7, #12]
 8001ec0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001ec2:	b2d2      	uxtb	r2, r2
 8001ec4:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8001ec6:	68fb      	ldr	r3, [r7, #12]
 8001ec8:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8001eca:	1c5a      	adds	r2, r3, #1
 8001ecc:	68fb      	ldr	r3, [r7, #12]
 8001ece:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8001ed0:	68fb      	ldr	r3, [r7, #12]
 8001ed2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8001ed4:	b29b      	uxth	r3, r3
 8001ed6:	3b01      	subs	r3, #1
 8001ed8:	b29a      	uxth	r2, r3
 8001eda:	68fb      	ldr	r3, [r7, #12]
 8001edc:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8001ede:	2301      	movs	r3, #1
 8001ee0:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8001ee2:	f7fe ffd5 	bl	8000e90 <HAL_GetTick>
 8001ee6:	4602      	mov	r2, r0
 8001ee8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001eea:	1ad3      	subs	r3, r2, r3
 8001eec:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8001eee:	429a      	cmp	r2, r3
 8001ef0:	d803      	bhi.n	8001efa <HAL_SPI_TransmitReceive+0x2c6>
 8001ef2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001ef4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001ef8:	d102      	bne.n	8001f00 <HAL_SPI_TransmitReceive+0x2cc>
 8001efa:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8001efc:	2b00      	cmp	r3, #0
 8001efe:	d103      	bne.n	8001f08 <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 8001f00:	2303      	movs	r3, #3
 8001f02:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8001f06:	e029      	b.n	8001f5c <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8001f08:	68fb      	ldr	r3, [r7, #12]
 8001f0a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8001f0c:	b29b      	uxth	r3, r3
 8001f0e:	2b00      	cmp	r3, #0
 8001f10:	d1a2      	bne.n	8001e58 <HAL_SPI_TransmitReceive+0x224>
 8001f12:	68fb      	ldr	r3, [r7, #12]
 8001f14:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8001f16:	b29b      	uxth	r3, r3
 8001f18:	2b00      	cmp	r3, #0
 8001f1a:	d19d      	bne.n	8001e58 <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8001f1c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001f1e:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8001f20:	68f8      	ldr	r0, [r7, #12]
 8001f22:	f000 f893 	bl	800204c <SPI_EndRxTxTransaction>
 8001f26:	4603      	mov	r3, r0
 8001f28:	2b00      	cmp	r3, #0
 8001f2a:	d006      	beq.n	8001f3a <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 8001f2c:	2301      	movs	r3, #1
 8001f2e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8001f32:	68fb      	ldr	r3, [r7, #12]
 8001f34:	2220      	movs	r2, #32
 8001f36:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 8001f38:	e010      	b.n	8001f5c <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8001f3a:	68fb      	ldr	r3, [r7, #12]
 8001f3c:	689b      	ldr	r3, [r3, #8]
 8001f3e:	2b00      	cmp	r3, #0
 8001f40:	d10b      	bne.n	8001f5a <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8001f42:	2300      	movs	r3, #0
 8001f44:	617b      	str	r3, [r7, #20]
 8001f46:	68fb      	ldr	r3, [r7, #12]
 8001f48:	681b      	ldr	r3, [r3, #0]
 8001f4a:	68db      	ldr	r3, [r3, #12]
 8001f4c:	617b      	str	r3, [r7, #20]
 8001f4e:	68fb      	ldr	r3, [r7, #12]
 8001f50:	681b      	ldr	r3, [r3, #0]
 8001f52:	689b      	ldr	r3, [r3, #8]
 8001f54:	617b      	str	r3, [r7, #20]
 8001f56:	697b      	ldr	r3, [r7, #20]
 8001f58:	e000      	b.n	8001f5c <HAL_SPI_TransmitReceive+0x328>
  }

error :
 8001f5a:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8001f5c:	68fb      	ldr	r3, [r7, #12]
 8001f5e:	2201      	movs	r2, #1
 8001f60:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8001f64:	68fb      	ldr	r3, [r7, #12]
 8001f66:	2200      	movs	r2, #0
 8001f68:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8001f6c:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 8001f70:	4618      	mov	r0, r3
 8001f72:	3730      	adds	r7, #48	; 0x30
 8001f74:	46bd      	mov	sp, r7
 8001f76:	bd80      	pop	{r7, pc}

08001f78 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8001f78:	b580      	push	{r7, lr}
 8001f7a:	b084      	sub	sp, #16
 8001f7c:	af00      	add	r7, sp, #0
 8001f7e:	60f8      	str	r0, [r7, #12]
 8001f80:	60b9      	str	r1, [r7, #8]
 8001f82:	603b      	str	r3, [r7, #0]
 8001f84:	4613      	mov	r3, r2
 8001f86:	71fb      	strb	r3, [r7, #7]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8001f88:	e04c      	b.n	8002024 <SPI_WaitFlagStateUntilTimeout+0xac>
  {
    if (Timeout != HAL_MAX_DELAY)
 8001f8a:	683b      	ldr	r3, [r7, #0]
 8001f8c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8001f90:	d048      	beq.n	8002024 <SPI_WaitFlagStateUntilTimeout+0xac>
    {
      if (((HAL_GetTick() - Tickstart) >= Timeout) || (Timeout == 0U))
 8001f92:	f7fe ff7d 	bl	8000e90 <HAL_GetTick>
 8001f96:	4602      	mov	r2, r0
 8001f98:	69bb      	ldr	r3, [r7, #24]
 8001f9a:	1ad3      	subs	r3, r2, r3
 8001f9c:	683a      	ldr	r2, [r7, #0]
 8001f9e:	429a      	cmp	r2, r3
 8001fa0:	d902      	bls.n	8001fa8 <SPI_WaitFlagStateUntilTimeout+0x30>
 8001fa2:	683b      	ldr	r3, [r7, #0]
 8001fa4:	2b00      	cmp	r3, #0
 8001fa6:	d13d      	bne.n	8002024 <SPI_WaitFlagStateUntilTimeout+0xac>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
        on both master and slave sides in order to resynchronize the master
        and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8001fa8:	68fb      	ldr	r3, [r7, #12]
 8001faa:	681b      	ldr	r3, [r3, #0]
 8001fac:	685a      	ldr	r2, [r3, #4]
 8001fae:	68fb      	ldr	r3, [r7, #12]
 8001fb0:	681b      	ldr	r3, [r3, #0]
 8001fb2:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8001fb6:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8001fb8:	68fb      	ldr	r3, [r7, #12]
 8001fba:	685b      	ldr	r3, [r3, #4]
 8001fbc:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8001fc0:	d111      	bne.n	8001fe6 <SPI_WaitFlagStateUntilTimeout+0x6e>
 8001fc2:	68fb      	ldr	r3, [r7, #12]
 8001fc4:	689b      	ldr	r3, [r3, #8]
 8001fc6:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8001fca:	d004      	beq.n	8001fd6 <SPI_WaitFlagStateUntilTimeout+0x5e>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8001fcc:	68fb      	ldr	r3, [r7, #12]
 8001fce:	689b      	ldr	r3, [r3, #8]
 8001fd0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8001fd4:	d107      	bne.n	8001fe6 <SPI_WaitFlagStateUntilTimeout+0x6e>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8001fd6:	68fb      	ldr	r3, [r7, #12]
 8001fd8:	681b      	ldr	r3, [r3, #0]
 8001fda:	681a      	ldr	r2, [r3, #0]
 8001fdc:	68fb      	ldr	r3, [r7, #12]
 8001fde:	681b      	ldr	r3, [r3, #0]
 8001fe0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8001fe4:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8001fe6:	68fb      	ldr	r3, [r7, #12]
 8001fe8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001fea:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8001fee:	d10f      	bne.n	8002010 <SPI_WaitFlagStateUntilTimeout+0x98>
        {
          SPI_RESET_CRC(hspi);
 8001ff0:	68fb      	ldr	r3, [r7, #12]
 8001ff2:	681b      	ldr	r3, [r3, #0]
 8001ff4:	681a      	ldr	r2, [r3, #0]
 8001ff6:	68fb      	ldr	r3, [r7, #12]
 8001ff8:	681b      	ldr	r3, [r3, #0]
 8001ffa:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8001ffe:	601a      	str	r2, [r3, #0]
 8002000:	68fb      	ldr	r3, [r7, #12]
 8002002:	681b      	ldr	r3, [r3, #0]
 8002004:	681a      	ldr	r2, [r3, #0]
 8002006:	68fb      	ldr	r3, [r7, #12]
 8002008:	681b      	ldr	r3, [r3, #0]
 800200a:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800200e:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8002010:	68fb      	ldr	r3, [r7, #12]
 8002012:	2201      	movs	r2, #1
 8002014:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8002018:	68fb      	ldr	r3, [r7, #12]
 800201a:	2200      	movs	r2, #0
 800201c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8002020:	2303      	movs	r3, #3
 8002022:	e00f      	b.n	8002044 <SPI_WaitFlagStateUntilTimeout+0xcc>
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8002024:	68fb      	ldr	r3, [r7, #12]
 8002026:	681b      	ldr	r3, [r3, #0]
 8002028:	689a      	ldr	r2, [r3, #8]
 800202a:	68bb      	ldr	r3, [r7, #8]
 800202c:	4013      	ands	r3, r2
 800202e:	68ba      	ldr	r2, [r7, #8]
 8002030:	429a      	cmp	r2, r3
 8002032:	bf0c      	ite	eq
 8002034:	2301      	moveq	r3, #1
 8002036:	2300      	movne	r3, #0
 8002038:	b2db      	uxtb	r3, r3
 800203a:	461a      	mov	r2, r3
 800203c:	79fb      	ldrb	r3, [r7, #7]
 800203e:	429a      	cmp	r2, r3
 8002040:	d1a3      	bne.n	8001f8a <SPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }

  return HAL_OK;
 8002042:	2300      	movs	r3, #0
}
 8002044:	4618      	mov	r0, r3
 8002046:	3710      	adds	r7, #16
 8002048:	46bd      	mov	sp, r7
 800204a:	bd80      	pop	{r7, pc}

0800204c <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800204c:	b580      	push	{r7, lr}
 800204e:	b088      	sub	sp, #32
 8002050:	af02      	add	r7, sp, #8
 8002052:	60f8      	str	r0, [r7, #12]
 8002054:	60b9      	str	r1, [r7, #8]
 8002056:	607a      	str	r2, [r7, #4]
  /* Timeout in µs */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8002058:	4b1b      	ldr	r3, [pc, #108]	; (80020c8 <SPI_EndRxTxTransaction+0x7c>)
 800205a:	681b      	ldr	r3, [r3, #0]
 800205c:	4a1b      	ldr	r2, [pc, #108]	; (80020cc <SPI_EndRxTxTransaction+0x80>)
 800205e:	fba2 2303 	umull	r2, r3, r2, r3
 8002062:	0d5b      	lsrs	r3, r3, #21
 8002064:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8002068:	fb02 f303 	mul.w	r3, r2, r3
 800206c:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800206e:	68fb      	ldr	r3, [r7, #12]
 8002070:	685b      	ldr	r3, [r3, #4]
 8002072:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8002076:	d112      	bne.n	800209e <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	9300      	str	r3, [sp, #0]
 800207c:	68bb      	ldr	r3, [r7, #8]
 800207e:	2200      	movs	r2, #0
 8002080:	2180      	movs	r1, #128	; 0x80
 8002082:	68f8      	ldr	r0, [r7, #12]
 8002084:	f7ff ff78 	bl	8001f78 <SPI_WaitFlagStateUntilTimeout>
 8002088:	4603      	mov	r3, r0
 800208a:	2b00      	cmp	r3, #0
 800208c:	d016      	beq.n	80020bc <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800208e:	68fb      	ldr	r3, [r7, #12]
 8002090:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002092:	f043 0220 	orr.w	r2, r3, #32
 8002096:	68fb      	ldr	r3, [r7, #12]
 8002098:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 800209a:	2303      	movs	r3, #3
 800209c:	e00f      	b.n	80020be <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 800209e:	697b      	ldr	r3, [r7, #20]
 80020a0:	2b00      	cmp	r3, #0
 80020a2:	d00a      	beq.n	80020ba <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 80020a4:	697b      	ldr	r3, [r7, #20]
 80020a6:	3b01      	subs	r3, #1
 80020a8:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 80020aa:	68fb      	ldr	r3, [r7, #12]
 80020ac:	681b      	ldr	r3, [r3, #0]
 80020ae:	689b      	ldr	r3, [r3, #8]
 80020b0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80020b4:	2b80      	cmp	r3, #128	; 0x80
 80020b6:	d0f2      	beq.n	800209e <SPI_EndRxTxTransaction+0x52>
 80020b8:	e000      	b.n	80020bc <SPI_EndRxTxTransaction+0x70>
        break;
 80020ba:	bf00      	nop
  }

  return HAL_OK;
 80020bc:	2300      	movs	r3, #0
}
 80020be:	4618      	mov	r0, r3
 80020c0:	3718      	adds	r7, #24
 80020c2:	46bd      	mov	sp, r7
 80020c4:	bd80      	pop	{r7, pc}
 80020c6:	bf00      	nop
 80020c8:	20000024 	.word	0x20000024
 80020cc:	165e9f81 	.word	0x165e9f81

080020d0 <SX1272Init>:
{
    LoRaBoardCallbacks =callbacks;
}

uint32_t SX1272Init( RadioEvents_t *events )
{
 80020d0:	b580      	push	{r7, lr}
 80020d2:	b084      	sub	sp, #16
 80020d4:	af00      	add	r7, sp, #0
 80020d6:	6078      	str	r0, [r7, #4]
    uint8_t i;

    RadioEvents = events;
 80020d8:	4a2a      	ldr	r2, [pc, #168]	; (8002184 <SX1272Init+0xb4>)
 80020da:	687b      	ldr	r3, [r7, #4]
 80020dc:	6013      	str	r3, [r2, #0]

    // Initialize driver timeout timers
    TimerInit( &TxTimeoutTimer, SX1272OnTimeoutIrq );
 80020de:	492a      	ldr	r1, [pc, #168]	; (8002188 <SX1272Init+0xb8>)
 80020e0:	482a      	ldr	r0, [pc, #168]	; (800218c <SX1272Init+0xbc>)
 80020e2:	f001 ffad 	bl	8004040 <TimerInit>
    TimerInit( &RxTimeoutTimer, SX1272OnTimeoutIrq );
 80020e6:	4928      	ldr	r1, [pc, #160]	; (8002188 <SX1272Init+0xb8>)
 80020e8:	4829      	ldr	r0, [pc, #164]	; (8002190 <SX1272Init+0xc0>)
 80020ea:	f001 ffa9 	bl	8004040 <TimerInit>
    TimerInit( &RxTimeoutSyncWord, SX1272OnTimeoutIrq );
 80020ee:	4926      	ldr	r1, [pc, #152]	; (8002188 <SX1272Init+0xb8>)
 80020f0:	4828      	ldr	r0, [pc, #160]	; (8002194 <SX1272Init+0xc4>)
 80020f2:	f001 ffa5 	bl	8004040 <TimerInit>

    LoRaBoardCallbacks->SX1272BoardSetXO( SET );
 80020f6:	4b28      	ldr	r3, [pc, #160]	; (8002198 <SX1272Init+0xc8>)
 80020f8:	681b      	ldr	r3, [r3, #0]
 80020fa:	681b      	ldr	r3, [r3, #0]
 80020fc:	2001      	movs	r0, #1
 80020fe:	4798      	blx	r3

    SX1272Reset( );
 8002100:	f001 f966 	bl	80033d0 <SX1272Reset>

    SX1272SetOpMode( RF_OPMODE_SLEEP );
 8002104:	2000      	movs	r0, #0
 8002106:	f001 f993 	bl	8003430 <SX1272SetOpMode>

    LoRaBoardCallbacks->SX1272BoardIoIrqInit( DioIrq );
 800210a:	4b23      	ldr	r3, [pc, #140]	; (8002198 <SX1272Init+0xc8>)
 800210c:	681b      	ldr	r3, [r3, #0]
 800210e:	689b      	ldr	r3, [r3, #8]
 8002110:	4822      	ldr	r0, [pc, #136]	; (800219c <SX1272Init+0xcc>)
 8002112:	4798      	blx	r3

    for( i = 0; i < sizeof( RadioRegsInit ) / sizeof( RadioRegisters_t ); i++ )
 8002114:	2300      	movs	r3, #0
 8002116:	73fb      	strb	r3, [r7, #15]
 8002118:	e020      	b.n	800215c <SX1272Init+0x8c>
    {
        SX1272SetModem( RadioRegsInit[i].Modem );
 800211a:	7bfa      	ldrb	r2, [r7, #15]
 800211c:	4920      	ldr	r1, [pc, #128]	; (80021a0 <SX1272Init+0xd0>)
 800211e:	4613      	mov	r3, r2
 8002120:	005b      	lsls	r3, r3, #1
 8002122:	4413      	add	r3, r2
 8002124:	440b      	add	r3, r1
 8002126:	781b      	ldrb	r3, [r3, #0]
 8002128:	4618      	mov	r0, r3
 800212a:	f001 f9b7 	bl	800349c <SX1272SetModem>
        SX1272Write( RadioRegsInit[i].Addr, RadioRegsInit[i].Value );
 800212e:	7bfa      	ldrb	r2, [r7, #15]
 8002130:	491b      	ldr	r1, [pc, #108]	; (80021a0 <SX1272Init+0xd0>)
 8002132:	4613      	mov	r3, r2
 8002134:	005b      	lsls	r3, r3, #1
 8002136:	4413      	add	r3, r2
 8002138:	440b      	add	r3, r1
 800213a:	3301      	adds	r3, #1
 800213c:	781b      	ldrb	r3, [r3, #0]
 800213e:	b298      	uxth	r0, r3
 8002140:	7bfa      	ldrb	r2, [r7, #15]
 8002142:	4917      	ldr	r1, [pc, #92]	; (80021a0 <SX1272Init+0xd0>)
 8002144:	4613      	mov	r3, r2
 8002146:	005b      	lsls	r3, r3, #1
 8002148:	4413      	add	r3, r2
 800214a:	440b      	add	r3, r1
 800214c:	3302      	adds	r3, #2
 800214e:	781b      	ldrb	r3, [r3, #0]
 8002150:	4619      	mov	r1, r3
 8002152:	f001 f9f7 	bl	8003544 <SX1272Write>
    for( i = 0; i < sizeof( RadioRegsInit ) / sizeof( RadioRegisters_t ); i++ )
 8002156:	7bfb      	ldrb	r3, [r7, #15]
 8002158:	3301      	adds	r3, #1
 800215a:	73fb      	strb	r3, [r7, #15]
 800215c:	7bfb      	ldrb	r3, [r7, #15]
 800215e:	2b10      	cmp	r3, #16
 8002160:	d9db      	bls.n	800211a <SX1272Init+0x4a>
    }

    SX1272SetModem( MODEM_FSK );
 8002162:	2000      	movs	r0, #0
 8002164:	f001 f99a 	bl	800349c <SX1272SetModem>

    SX1272.Settings.State = RF_IDLE;
 8002168:	4b0e      	ldr	r3, [pc, #56]	; (80021a4 <SX1272Init+0xd4>)
 800216a:	2200      	movs	r2, #0
 800216c:	711a      	strb	r2, [r3, #4]

    return ( uint32_t )LoRaBoardCallbacks->SX1272BoardGetWakeTime( ) + RADIO_WAKEUP_TIME;// BOARD_WAKEUP_TIME;
 800216e:	4b0a      	ldr	r3, [pc, #40]	; (8002198 <SX1272Init+0xc8>)
 8002170:	681b      	ldr	r3, [r3, #0]
 8002172:	685b      	ldr	r3, [r3, #4]
 8002174:	4798      	blx	r3
 8002176:	4603      	mov	r3, r0
 8002178:	3302      	adds	r3, #2
}
 800217a:	4618      	mov	r0, r3
 800217c:	3710      	adds	r7, #16
 800217e:	46bd      	mov	sp, r7
 8002180:	bd80      	pop	{r7, pc}
 8002182:	bf00      	nop
 8002184:	20000044 	.word	0x20000044
 8002188:	08003751 	.word	0x08003751
 800218c:	20000234 	.word	0x20000234
 8002190:	2000025c 	.word	0x2000025c
 8002194:	20000248 	.word	0x20000248
 8002198:	20000148 	.word	0x20000148
 800219c:	20000008 	.word	0x20000008
 80021a0:	08004ccc 	.word	0x08004ccc
 80021a4:	200001cc 	.word	0x200001cc

080021a8 <SX1272GetStatus>:

RadioState_t SX1272GetStatus( void )
{
 80021a8:	b480      	push	{r7}
 80021aa:	af00      	add	r7, sp, #0
    return SX1272.Settings.State;
 80021ac:	4b03      	ldr	r3, [pc, #12]	; (80021bc <SX1272GetStatus+0x14>)
 80021ae:	791b      	ldrb	r3, [r3, #4]
}
 80021b0:	4618      	mov	r0, r3
 80021b2:	46bd      	mov	sp, r7
 80021b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021b8:	4770      	bx	lr
 80021ba:	bf00      	nop
 80021bc:	200001cc 	.word	0x200001cc

080021c0 <SX1272SetChannel>:

void SX1272SetChannel( uint32_t freq )
{
 80021c0:	b580      	push	{r7, lr}
 80021c2:	b086      	sub	sp, #24
 80021c4:	af00      	add	r7, sp, #0
 80021c6:	6078      	str	r0, [r7, #4]
    uint32_t channel;

    SX1272.Settings.Channel = freq;
 80021c8:	4a1a      	ldr	r2, [pc, #104]	; (8002234 <SX1272SetChannel+0x74>)
 80021ca:	687b      	ldr	r3, [r7, #4]
 80021cc:	6093      	str	r3, [r2, #8]

    SX_FREQ_TO_CHANNEL( channel, freq );
 80021ce:	687b      	ldr	r3, [r7, #4]
 80021d0:	4a19      	ldr	r2, [pc, #100]	; (8002238 <SX1272SetChannel+0x78>)
 80021d2:	fba2 2303 	umull	r2, r3, r2, r3
 80021d6:	0b1b      	lsrs	r3, r3, #12
 80021d8:	617b      	str	r3, [r7, #20]
 80021da:	697b      	ldr	r3, [r7, #20]
 80021dc:	f643 5209 	movw	r2, #15625	; 0x3d09
 80021e0:	fb02 f303 	mul.w	r3, r2, r3
 80021e4:	687a      	ldr	r2, [r7, #4]
 80021e6:	1ad3      	subs	r3, r2, r3
 80021e8:	613b      	str	r3, [r7, #16]
 80021ea:	697b      	ldr	r3, [r7, #20]
 80021ec:	021a      	lsls	r2, r3, #8
 80021ee:	693b      	ldr	r3, [r7, #16]
 80021f0:	021b      	lsls	r3, r3, #8
 80021f2:	f503 53f4 	add.w	r3, r3, #7808	; 0x1e80
 80021f6:	3304      	adds	r3, #4
 80021f8:	490f      	ldr	r1, [pc, #60]	; (8002238 <SX1272SetChannel+0x78>)
 80021fa:	fba1 1303 	umull	r1, r3, r1, r3
 80021fe:	0b1b      	lsrs	r3, r3, #12
 8002200:	4413      	add	r3, r2
 8002202:	60fb      	str	r3, [r7, #12]

    SX1272Write( REG_FRFMSB, ( uint8_t )( ( channel >> 16 ) & 0xFF ) );
 8002204:	68fb      	ldr	r3, [r7, #12]
 8002206:	0c1b      	lsrs	r3, r3, #16
 8002208:	b2db      	uxtb	r3, r3
 800220a:	4619      	mov	r1, r3
 800220c:	2006      	movs	r0, #6
 800220e:	f001 f999 	bl	8003544 <SX1272Write>
    SX1272Write( REG_FRFMID, ( uint8_t )( ( channel >> 8 ) & 0xFF ) );
 8002212:	68fb      	ldr	r3, [r7, #12]
 8002214:	0a1b      	lsrs	r3, r3, #8
 8002216:	b2db      	uxtb	r3, r3
 8002218:	4619      	mov	r1, r3
 800221a:	2007      	movs	r0, #7
 800221c:	f001 f992 	bl	8003544 <SX1272Write>
    SX1272Write( REG_FRFLSB, ( uint8_t )( channel & 0xFF ) );
 8002220:	68fb      	ldr	r3, [r7, #12]
 8002222:	b2db      	uxtb	r3, r3
 8002224:	4619      	mov	r1, r3
 8002226:	2008      	movs	r0, #8
 8002228:	f001 f98c 	bl	8003544 <SX1272Write>
}
 800222c:	bf00      	nop
 800222e:	3718      	adds	r7, #24
 8002230:	46bd      	mov	sp, r7
 8002232:	bd80      	pop	{r7, pc}
 8002234:	200001cc 	.word	0x200001cc
 8002238:	431bde83 	.word	0x431bde83

0800223c <SX1272IsChannelFree>:

bool SX1272IsChannelFree( RadioModems_t modem, uint32_t freq, int16_t rssiThresh, uint32_t maxCarrierSenseTime )
{
 800223c:	b580      	push	{r7, lr}
 800223e:	b086      	sub	sp, #24
 8002240:	af00      	add	r7, sp, #0
 8002242:	60b9      	str	r1, [r7, #8]
 8002244:	607b      	str	r3, [r7, #4]
 8002246:	4603      	mov	r3, r0
 8002248:	73fb      	strb	r3, [r7, #15]
 800224a:	4613      	mov	r3, r2
 800224c:	81bb      	strh	r3, [r7, #12]
    bool status = true;
 800224e:	2301      	movs	r3, #1
 8002250:	75fb      	strb	r3, [r7, #23]
    int16_t rssi = 0;
 8002252:	2300      	movs	r3, #0
 8002254:	82bb      	strh	r3, [r7, #20]
    uint32_t carrierSenseTime = 0;
 8002256:	2300      	movs	r3, #0
 8002258:	613b      	str	r3, [r7, #16]

    if( SX1272GetStatus( ) != RF_IDLE )
 800225a:	f7ff ffa5 	bl	80021a8 <SX1272GetStatus>
 800225e:	4603      	mov	r3, r0
 8002260:	2b00      	cmp	r3, #0
 8002262:	d001      	beq.n	8002268 <SX1272IsChannelFree+0x2c>
    {
        return false;
 8002264:	2300      	movs	r3, #0
 8002266:	e029      	b.n	80022bc <SX1272IsChannelFree+0x80>
    }

    SX1272SetModem( modem );
 8002268:	7bfb      	ldrb	r3, [r7, #15]
 800226a:	4618      	mov	r0, r3
 800226c:	f001 f916 	bl	800349c <SX1272SetModem>

    SX1272SetChannel( freq );
 8002270:	68b8      	ldr	r0, [r7, #8]
 8002272:	f7ff ffa5 	bl	80021c0 <SX1272SetChannel>

    SX1272SetOpMode( RF_OPMODE_RECEIVER );
 8002276:	2005      	movs	r0, #5
 8002278:	f001 f8da 	bl	8003430 <SX1272SetOpMode>

    DelayMs( 1 );
 800227c:	2001      	movs	r0, #1
 800227e:	f001 fed5 	bl	800402c <DelayMs>

    carrierSenseTime = TimerGetCurrentTime( );
 8002282:	f001 ff82 	bl	800418a <TimerGetCurrentTime>
 8002286:	6138      	str	r0, [r7, #16]

    // Perform carrier sense for maxCarrierSenseTime
    while( TimerGetElapsedTime( carrierSenseTime ) < maxCarrierSenseTime )
 8002288:	e00e      	b.n	80022a8 <SX1272IsChannelFree+0x6c>
    {
        rssi = SX1272ReadRssi( modem );
 800228a:	7bfb      	ldrb	r3, [r7, #15]
 800228c:	4618      	mov	r0, r3
 800228e:	f001 f873 	bl	8003378 <SX1272ReadRssi>
 8002292:	4603      	mov	r3, r0
 8002294:	82bb      	strh	r3, [r7, #20]

        if( rssi > rssiThresh )
 8002296:	f9b7 2014 	ldrsh.w	r2, [r7, #20]
 800229a:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 800229e:	429a      	cmp	r2, r3
 80022a0:	dd02      	ble.n	80022a8 <SX1272IsChannelFree+0x6c>
        {
            status = false;
 80022a2:	2300      	movs	r3, #0
 80022a4:	75fb      	strb	r3, [r7, #23]
            break;
 80022a6:	e006      	b.n	80022b6 <SX1272IsChannelFree+0x7a>
    while( TimerGetElapsedTime( carrierSenseTime ) < maxCarrierSenseTime )
 80022a8:	6938      	ldr	r0, [r7, #16]
 80022aa:	f001 ff76 	bl	800419a <TimerGetElapsedTime>
 80022ae:	4602      	mov	r2, r0
 80022b0:	687b      	ldr	r3, [r7, #4]
 80022b2:	4293      	cmp	r3, r2
 80022b4:	d8e9      	bhi.n	800228a <SX1272IsChannelFree+0x4e>
        }
    }
    SX1272SetSleep( );
 80022b6:	f000 fe57 	bl	8002f68 <SX1272SetSleep>
    return status;
 80022ba:	7dfb      	ldrb	r3, [r7, #23]
}
 80022bc:	4618      	mov	r0, r3
 80022be:	3718      	adds	r7, #24
 80022c0:	46bd      	mov	sp, r7
 80022c2:	bd80      	pop	{r7, pc}

080022c4 <SX1272Random>:

uint32_t SX1272Random( void )
{
 80022c4:	b580      	push	{r7, lr}
 80022c6:	b082      	sub	sp, #8
 80022c8:	af00      	add	r7, sp, #0
    uint8_t i;
    uint32_t rnd = 0;
 80022ca:	2300      	movs	r3, #0
 80022cc:	603b      	str	r3, [r7, #0]

    /*
     * Radio setup for random number generation
     */
    // Set LoRa modem ON
    SX1272SetModem( MODEM_LORA );
 80022ce:	2001      	movs	r0, #1
 80022d0:	f001 f8e4 	bl	800349c <SX1272SetModem>

    // Disable LoRa modem interrupts
    SX1272Write( REG_LR_IRQFLAGSMASK, RFLR_IRQFLAGS_RXTIMEOUT |
 80022d4:	21ff      	movs	r1, #255	; 0xff
 80022d6:	2011      	movs	r0, #17
 80022d8:	f001 f934 	bl	8003544 <SX1272Write>
                  RFLR_IRQFLAGS_CADDONE |
                  RFLR_IRQFLAGS_FHSSCHANGEDCHANNEL |
                  RFLR_IRQFLAGS_CADDETECTED );

    // Set radio in continuous reception
    SX1272SetOpMode( RF_OPMODE_RECEIVER );
 80022dc:	2005      	movs	r0, #5
 80022de:	f001 f8a7 	bl	8003430 <SX1272SetOpMode>

    for( i = 0; i < 32; i++ )
 80022e2:	2300      	movs	r3, #0
 80022e4:	71fb      	strb	r3, [r7, #7]
 80022e6:	e011      	b.n	800230c <SX1272Random+0x48>
    {
        DelayMs( 1 );
 80022e8:	2001      	movs	r0, #1
 80022ea:	f001 fe9f 	bl	800402c <DelayMs>
        // Unfiltered RSSI value reading. Only takes the LSB value
        rnd |= ( ( uint32_t )SX1272Read( REG_LR_RSSIWIDEBAND ) & 0x01 ) << i;
 80022ee:	202c      	movs	r0, #44	; 0x2c
 80022f0:	f001 f93a 	bl	8003568 <SX1272Read>
 80022f4:	4603      	mov	r3, r0
 80022f6:	f003 0201 	and.w	r2, r3, #1
 80022fa:	79fb      	ldrb	r3, [r7, #7]
 80022fc:	fa02 f303 	lsl.w	r3, r2, r3
 8002300:	683a      	ldr	r2, [r7, #0]
 8002302:	4313      	orrs	r3, r2
 8002304:	603b      	str	r3, [r7, #0]
    for( i = 0; i < 32; i++ )
 8002306:	79fb      	ldrb	r3, [r7, #7]
 8002308:	3301      	adds	r3, #1
 800230a:	71fb      	strb	r3, [r7, #7]
 800230c:	79fb      	ldrb	r3, [r7, #7]
 800230e:	2b1f      	cmp	r3, #31
 8002310:	d9ea      	bls.n	80022e8 <SX1272Random+0x24>
    }

    SX1272SetSleep( );
 8002312:	f000 fe29 	bl	8002f68 <SX1272SetSleep>

    return rnd;
 8002316:	683b      	ldr	r3, [r7, #0]
}
 8002318:	4618      	mov	r0, r3
 800231a:	3708      	adds	r7, #8
 800231c:	46bd      	mov	sp, r7
 800231e:	bd80      	pop	{r7, pc}

08002320 <GetFskBandwidthRegValue>:
 *
 * \param [IN] bandwidth Bandwidth value in Hz
 * \retval regValue Bandwidth register value.
 */
static uint8_t GetFskBandwidthRegValue( uint32_t bandwidth )
{
 8002320:	b480      	push	{r7}
 8002322:	b085      	sub	sp, #20
 8002324:	af00      	add	r7, sp, #0
 8002326:	6078      	str	r0, [r7, #4]
    uint8_t i;

    for( i = 0; i < ( sizeof( FskBandwidths ) / sizeof( FskBandwidth_t ) ) - 1; i++ )
 8002328:	2300      	movs	r3, #0
 800232a:	73fb      	strb	r3, [r7, #15]
 800232c:	e017      	b.n	800235e <GetFskBandwidthRegValue+0x3e>
    {
        if( ( bandwidth >= FskBandwidths[i].bandwidth ) && ( bandwidth < FskBandwidths[i + 1].bandwidth ) )
 800232e:	7bfb      	ldrb	r3, [r7, #15]
 8002330:	4a10      	ldr	r2, [pc, #64]	; (8002374 <GetFskBandwidthRegValue+0x54>)
 8002332:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8002336:	687a      	ldr	r2, [r7, #4]
 8002338:	429a      	cmp	r2, r3
 800233a:	d30d      	bcc.n	8002358 <GetFskBandwidthRegValue+0x38>
 800233c:	7bfb      	ldrb	r3, [r7, #15]
 800233e:	3301      	adds	r3, #1
 8002340:	4a0c      	ldr	r2, [pc, #48]	; (8002374 <GetFskBandwidthRegValue+0x54>)
 8002342:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8002346:	687a      	ldr	r2, [r7, #4]
 8002348:	429a      	cmp	r2, r3
 800234a:	d205      	bcs.n	8002358 <GetFskBandwidthRegValue+0x38>
        {
            return FskBandwidths[i].RegValue;
 800234c:	7bfb      	ldrb	r3, [r7, #15]
 800234e:	4a09      	ldr	r2, [pc, #36]	; (8002374 <GetFskBandwidthRegValue+0x54>)
 8002350:	00db      	lsls	r3, r3, #3
 8002352:	4413      	add	r3, r2
 8002354:	791b      	ldrb	r3, [r3, #4]
 8002356:	e006      	b.n	8002366 <GetFskBandwidthRegValue+0x46>
    for( i = 0; i < ( sizeof( FskBandwidths ) / sizeof( FskBandwidth_t ) ) - 1; i++ )
 8002358:	7bfb      	ldrb	r3, [r7, #15]
 800235a:	3301      	adds	r3, #1
 800235c:	73fb      	strb	r3, [r7, #15]
 800235e:	7bfb      	ldrb	r3, [r7, #15]
 8002360:	2b14      	cmp	r3, #20
 8002362:	d9e4      	bls.n	800232e <GetFskBandwidthRegValue+0xe>
        }
    }
    // ERROR: Value not found
    while( 1 );
 8002364:	e7fe      	b.n	8002364 <GetFskBandwidthRegValue+0x44>
}
 8002366:	4618      	mov	r0, r3
 8002368:	3714      	adds	r7, #20
 800236a:	46bd      	mov	sp, r7
 800236c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002370:	4770      	bx	lr
 8002372:	bf00      	nop
 8002374:	08004d00 	.word	0x08004d00

08002378 <SX1272SetRxConfig>:
                         uint32_t bandwidthAfc, uint16_t preambleLen,
                         uint16_t symbTimeout, bool fixLen,
                         uint8_t payloadLen,
                         bool crcOn, bool freqHopOn, uint8_t hopPeriod,
                         bool iqInverted, bool rxContinuous )
{
 8002378:	b5b0      	push	{r4, r5, r7, lr}
 800237a:	b084      	sub	sp, #16
 800237c:	af00      	add	r7, sp, #0
 800237e:	60b9      	str	r1, [r7, #8]
 8002380:	607a      	str	r2, [r7, #4]
 8002382:	461a      	mov	r2, r3
 8002384:	4603      	mov	r3, r0
 8002386:	73fb      	strb	r3, [r7, #15]
 8002388:	4613      	mov	r3, r2
 800238a:	73bb      	strb	r3, [r7, #14]
    SX1272SetModem( modem );
 800238c:	7bfb      	ldrb	r3, [r7, #15]
 800238e:	4618      	mov	r0, r3
 8002390:	f001 f884 	bl	800349c <SX1272SetModem>

    switch( modem )
 8002394:	7bfb      	ldrb	r3, [r7, #15]
 8002396:	2b00      	cmp	r3, #0
 8002398:	d003      	beq.n	80023a2 <SX1272SetRxConfig+0x2a>
 800239a:	2b01      	cmp	r3, #1
 800239c:	f000 80cf 	beq.w	800253e <SX1272SetRxConfig+0x1c6>
                             RFLR_DETECTIONTHRESH_SF7_TO_SF12 );
            }
        }
        break;
    }
}
 80023a0:	e1cb      	b.n	800273a <SX1272SetRxConfig+0x3c2>
            SX1272.Settings.Fsk.Bandwidth = bandwidth;
 80023a2:	4a91      	ldr	r2, [pc, #580]	; (80025e8 <SX1272SetRxConfig+0x270>)
 80023a4:	68bb      	ldr	r3, [r7, #8]
 80023a6:	6153      	str	r3, [r2, #20]
            SX1272.Settings.Fsk.Datarate = datarate;
 80023a8:	4a8f      	ldr	r2, [pc, #572]	; (80025e8 <SX1272SetRxConfig+0x270>)
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	61d3      	str	r3, [r2, #28]
            SX1272.Settings.Fsk.BandwidthAfc = bandwidthAfc;
 80023ae:	4a8e      	ldr	r2, [pc, #568]	; (80025e8 <SX1272SetRxConfig+0x270>)
 80023b0:	6a3b      	ldr	r3, [r7, #32]
 80023b2:	6193      	str	r3, [r2, #24]
            SX1272.Settings.Fsk.FixLen = fixLen;
 80023b4:	4a8c      	ldr	r2, [pc, #560]	; (80025e8 <SX1272SetRxConfig+0x270>)
 80023b6:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 80023ba:	f882 3022 	strb.w	r3, [r2, #34]	; 0x22
            SX1272.Settings.Fsk.PayloadLen = payloadLen;
 80023be:	4a8a      	ldr	r2, [pc, #552]	; (80025e8 <SX1272SetRxConfig+0x270>)
 80023c0:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 80023c4:	f882 3023 	strb.w	r3, [r2, #35]	; 0x23
            SX1272.Settings.Fsk.CrcOn = crcOn;
 80023c8:	4a87      	ldr	r2, [pc, #540]	; (80025e8 <SX1272SetRxConfig+0x270>)
 80023ca:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 80023ce:	f882 3024 	strb.w	r3, [r2, #36]	; 0x24
            SX1272.Settings.Fsk.IqInverted = iqInverted;
 80023d2:	4a85      	ldr	r2, [pc, #532]	; (80025e8 <SX1272SetRxConfig+0x270>)
 80023d4:	f897 3040 	ldrb.w	r3, [r7, #64]	; 0x40
 80023d8:	f882 3025 	strb.w	r3, [r2, #37]	; 0x25
            SX1272.Settings.Fsk.RxContinuous = rxContinuous;
 80023dc:	4a82      	ldr	r2, [pc, #520]	; (80025e8 <SX1272SetRxConfig+0x270>)
 80023de:	f897 3044 	ldrb.w	r3, [r7, #68]	; 0x44
 80023e2:	f882 3026 	strb.w	r3, [r2, #38]	; 0x26
            SX1272.Settings.Fsk.PreambleLen = preambleLen;
 80023e6:	4a80      	ldr	r2, [pc, #512]	; (80025e8 <SX1272SetRxConfig+0x270>)
 80023e8:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80023ea:	8413      	strh	r3, [r2, #32]
            SX1272.Settings.Fsk.RxSingleTimeout = ( uint32_t )( symbTimeout * ( ( 1.0 / ( double )datarate ) * 8.0 ) * 1000 );
 80023ec:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 80023ee:	4618      	mov	r0, r3
 80023f0:	f7fe f844 	bl	800047c <__aeabi_i2d>
 80023f4:	4604      	mov	r4, r0
 80023f6:	460d      	mov	r5, r1
 80023f8:	6878      	ldr	r0, [r7, #4]
 80023fa:	f7fe f82f 	bl	800045c <__aeabi_ui2d>
 80023fe:	4602      	mov	r2, r0
 8002400:	460b      	mov	r3, r1
 8002402:	f04f 0000 	mov.w	r0, #0
 8002406:	4979      	ldr	r1, [pc, #484]	; (80025ec <SX1272SetRxConfig+0x274>)
 8002408:	f7fe f9cc 	bl	80007a4 <__aeabi_ddiv>
 800240c:	4602      	mov	r2, r0
 800240e:	460b      	mov	r3, r1
 8002410:	4610      	mov	r0, r2
 8002412:	4619      	mov	r1, r3
 8002414:	f04f 0200 	mov.w	r2, #0
 8002418:	4b75      	ldr	r3, [pc, #468]	; (80025f0 <SX1272SetRxConfig+0x278>)
 800241a:	f7fe f899 	bl	8000550 <__aeabi_dmul>
 800241e:	4602      	mov	r2, r0
 8002420:	460b      	mov	r3, r1
 8002422:	4620      	mov	r0, r4
 8002424:	4629      	mov	r1, r5
 8002426:	f7fe f893 	bl	8000550 <__aeabi_dmul>
 800242a:	4603      	mov	r3, r0
 800242c:	460c      	mov	r4, r1
 800242e:	4618      	mov	r0, r3
 8002430:	4621      	mov	r1, r4
 8002432:	f04f 0200 	mov.w	r2, #0
 8002436:	4b6f      	ldr	r3, [pc, #444]	; (80025f4 <SX1272SetRxConfig+0x27c>)
 8002438:	f7fe f88a 	bl	8000550 <__aeabi_dmul>
 800243c:	4603      	mov	r3, r0
 800243e:	460c      	mov	r4, r1
 8002440:	4618      	mov	r0, r3
 8002442:	4621      	mov	r1, r4
 8002444:	f7fe fb1e 	bl	8000a84 <__aeabi_d2uiz>
 8002448:	4602      	mov	r2, r0
 800244a:	4b67      	ldr	r3, [pc, #412]	; (80025e8 <SX1272SetRxConfig+0x270>)
 800244c:	62da      	str	r2, [r3, #44]	; 0x2c
            datarate = ( uint16_t )( ( double )XTAL_FREQ / ( double )datarate );
 800244e:	6878      	ldr	r0, [r7, #4]
 8002450:	f7fe f804 	bl	800045c <__aeabi_ui2d>
 8002454:	4603      	mov	r3, r0
 8002456:	460c      	mov	r4, r1
 8002458:	461a      	mov	r2, r3
 800245a:	4623      	mov	r3, r4
 800245c:	a160      	add	r1, pc, #384	; (adr r1, 80025e0 <SX1272SetRxConfig+0x268>)
 800245e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8002462:	f7fe f99f 	bl	80007a4 <__aeabi_ddiv>
 8002466:	4603      	mov	r3, r0
 8002468:	460c      	mov	r4, r1
 800246a:	4618      	mov	r0, r3
 800246c:	4621      	mov	r1, r4
 800246e:	f7fe fb09 	bl	8000a84 <__aeabi_d2uiz>
 8002472:	4603      	mov	r3, r0
 8002474:	b29b      	uxth	r3, r3
 8002476:	607b      	str	r3, [r7, #4]
            SX1272Write( REG_BITRATEMSB, ( uint8_t )( datarate >> 8 ) );
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	0a1b      	lsrs	r3, r3, #8
 800247c:	b2db      	uxtb	r3, r3
 800247e:	4619      	mov	r1, r3
 8002480:	2002      	movs	r0, #2
 8002482:	f001 f85f 	bl	8003544 <SX1272Write>
            SX1272Write( REG_BITRATELSB, ( uint8_t )( datarate & 0xFF ) );
 8002486:	687b      	ldr	r3, [r7, #4]
 8002488:	b2db      	uxtb	r3, r3
 800248a:	4619      	mov	r1, r3
 800248c:	2003      	movs	r0, #3
 800248e:	f001 f859 	bl	8003544 <SX1272Write>
            SX1272Write( REG_RXBW, GetFskBandwidthRegValue( bandwidth ) );
 8002492:	68b8      	ldr	r0, [r7, #8]
 8002494:	f7ff ff44 	bl	8002320 <GetFskBandwidthRegValue>
 8002498:	4603      	mov	r3, r0
 800249a:	4619      	mov	r1, r3
 800249c:	2012      	movs	r0, #18
 800249e:	f001 f851 	bl	8003544 <SX1272Write>
            SX1272Write( REG_AFCBW, GetFskBandwidthRegValue( bandwidthAfc ) );
 80024a2:	6a38      	ldr	r0, [r7, #32]
 80024a4:	f7ff ff3c 	bl	8002320 <GetFskBandwidthRegValue>
 80024a8:	4603      	mov	r3, r0
 80024aa:	4619      	mov	r1, r3
 80024ac:	2013      	movs	r0, #19
 80024ae:	f001 f849 	bl	8003544 <SX1272Write>
            SX1272Write( REG_PREAMBLEMSB, ( uint8_t )( ( preambleLen >> 8 ) & 0xFF ) );
 80024b2:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80024b4:	0a1b      	lsrs	r3, r3, #8
 80024b6:	b29b      	uxth	r3, r3
 80024b8:	b2db      	uxtb	r3, r3
 80024ba:	4619      	mov	r1, r3
 80024bc:	2025      	movs	r0, #37	; 0x25
 80024be:	f001 f841 	bl	8003544 <SX1272Write>
            SX1272Write( REG_PREAMBLELSB, ( uint8_t )( preambleLen & 0xFF ) );
 80024c2:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80024c4:	b2db      	uxtb	r3, r3
 80024c6:	4619      	mov	r1, r3
 80024c8:	2026      	movs	r0, #38	; 0x26
 80024ca:	f001 f83b 	bl	8003544 <SX1272Write>
            if( fixLen == 1 )
 80024ce:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 80024d2:	2b00      	cmp	r3, #0
 80024d4:	d006      	beq.n	80024e4 <SX1272SetRxConfig+0x16c>
                SX1272Write( REG_PAYLOADLENGTH, payloadLen );
 80024d6:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 80024da:	4619      	mov	r1, r3
 80024dc:	2032      	movs	r0, #50	; 0x32
 80024de:	f001 f831 	bl	8003544 <SX1272Write>
 80024e2:	e003      	b.n	80024ec <SX1272SetRxConfig+0x174>
                SX1272Write( REG_PAYLOADLENGTH, 0xFF ); // Set payload length to the maximum
 80024e4:	21ff      	movs	r1, #255	; 0xff
 80024e6:	2032      	movs	r0, #50	; 0x32
 80024e8:	f001 f82c 	bl	8003544 <SX1272Write>
                         ( SX1272Read( REG_PACKETCONFIG1 ) &
 80024ec:	2030      	movs	r0, #48	; 0x30
 80024ee:	f001 f83b 	bl	8003568 <SX1272Read>
 80024f2:	4603      	mov	r3, r0
 80024f4:	b25b      	sxtb	r3, r3
                           RF_PACKETCONFIG1_CRC_MASK &
 80024f6:	f003 036f 	and.w	r3, r3, #111	; 0x6f
 80024fa:	b25b      	sxtb	r3, r3
                           RF_PACKETCONFIG1_PACKETFORMAT_MASK ) |
 80024fc:	f897 202c 	ldrb.w	r2, [r7, #44]	; 0x2c
 8002500:	2a00      	cmp	r2, #0
 8002502:	d001      	beq.n	8002508 <SX1272SetRxConfig+0x190>
 8002504:	2200      	movs	r2, #0
 8002506:	e001      	b.n	800250c <SX1272SetRxConfig+0x194>
 8002508:	f06f 027f 	mvn.w	r2, #127	; 0x7f
 800250c:	4313      	orrs	r3, r2
 800250e:	b25a      	sxtb	r2, r3
                           ( crcOn << 4 ) );
 8002510:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 8002514:	011b      	lsls	r3, r3, #4
                           ( ( fixLen == 1 ) ? RF_PACKETCONFIG1_PACKETFORMAT_FIXED : RF_PACKETCONFIG1_PACKETFORMAT_VARIABLE ) |
 8002516:	b25b      	sxtb	r3, r3
 8002518:	4313      	orrs	r3, r2
 800251a:	b25b      	sxtb	r3, r3
            SX1272Write( REG_PACKETCONFIG1,
 800251c:	b2db      	uxtb	r3, r3
 800251e:	4619      	mov	r1, r3
 8002520:	2030      	movs	r0, #48	; 0x30
 8002522:	f001 f80f 	bl	8003544 <SX1272Write>
            SX1272Write( REG_PACKETCONFIG2, ( SX1272Read( REG_PACKETCONFIG2 ) | RF_PACKETCONFIG2_DATAMODE_PACKET ) );
 8002526:	2031      	movs	r0, #49	; 0x31
 8002528:	f001 f81e 	bl	8003568 <SX1272Read>
 800252c:	4603      	mov	r3, r0
 800252e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8002532:	b2db      	uxtb	r3, r3
 8002534:	4619      	mov	r1, r3
 8002536:	2031      	movs	r0, #49	; 0x31
 8002538:	f001 f804 	bl	8003544 <SX1272Write>
        break;
 800253c:	e0fd      	b.n	800273a <SX1272SetRxConfig+0x3c2>
            SX1272.Settings.LoRa.Bandwidth = bandwidth;
 800253e:	4a2a      	ldr	r2, [pc, #168]	; (80025e8 <SX1272SetRxConfig+0x270>)
 8002540:	68bb      	ldr	r3, [r7, #8]
 8002542:	6453      	str	r3, [r2, #68]	; 0x44
            SX1272.Settings.LoRa.Datarate = datarate;
 8002544:	4a28      	ldr	r2, [pc, #160]	; (80025e8 <SX1272SetRxConfig+0x270>)
 8002546:	687b      	ldr	r3, [r7, #4]
 8002548:	6493      	str	r3, [r2, #72]	; 0x48
            SX1272.Settings.LoRa.Coderate = coderate;
 800254a:	4a27      	ldr	r2, [pc, #156]	; (80025e8 <SX1272SetRxConfig+0x270>)
 800254c:	7bbb      	ldrb	r3, [r7, #14]
 800254e:	f882 304d 	strb.w	r3, [r2, #77]	; 0x4d
            SX1272.Settings.LoRa.PreambleLen = preambleLen;
 8002552:	4a25      	ldr	r2, [pc, #148]	; (80025e8 <SX1272SetRxConfig+0x270>)
 8002554:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8002556:	f8a2 304e 	strh.w	r3, [r2, #78]	; 0x4e
            SX1272.Settings.LoRa.FixLen = fixLen;
 800255a:	4a23      	ldr	r2, [pc, #140]	; (80025e8 <SX1272SetRxConfig+0x270>)
 800255c:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8002560:	f882 3050 	strb.w	r3, [r2, #80]	; 0x50
            SX1272.Settings.LoRa.PayloadLen = payloadLen;
 8002564:	4a20      	ldr	r2, [pc, #128]	; (80025e8 <SX1272SetRxConfig+0x270>)
 8002566:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 800256a:	f882 3051 	strb.w	r3, [r2, #81]	; 0x51
            SX1272.Settings.LoRa.CrcOn = crcOn;
 800256e:	4a1e      	ldr	r2, [pc, #120]	; (80025e8 <SX1272SetRxConfig+0x270>)
 8002570:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 8002574:	f882 3052 	strb.w	r3, [r2, #82]	; 0x52
            SX1272.Settings.LoRa.FreqHopOn = freqHopOn;
 8002578:	4a1b      	ldr	r2, [pc, #108]	; (80025e8 <SX1272SetRxConfig+0x270>)
 800257a:	f897 3038 	ldrb.w	r3, [r7, #56]	; 0x38
 800257e:	f882 3053 	strb.w	r3, [r2, #83]	; 0x53
            SX1272.Settings.LoRa.HopPeriod = hopPeriod;
 8002582:	4a19      	ldr	r2, [pc, #100]	; (80025e8 <SX1272SetRxConfig+0x270>)
 8002584:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 8002588:	f882 3054 	strb.w	r3, [r2, #84]	; 0x54
            SX1272.Settings.LoRa.IqInverted = iqInverted;
 800258c:	4a16      	ldr	r2, [pc, #88]	; (80025e8 <SX1272SetRxConfig+0x270>)
 800258e:	f897 3040 	ldrb.w	r3, [r7, #64]	; 0x40
 8002592:	f882 3055 	strb.w	r3, [r2, #85]	; 0x55
            SX1272.Settings.LoRa.RxContinuous = rxContinuous;
 8002596:	4a14      	ldr	r2, [pc, #80]	; (80025e8 <SX1272SetRxConfig+0x270>)
 8002598:	f897 3044 	ldrb.w	r3, [r7, #68]	; 0x44
 800259c:	f882 3056 	strb.w	r3, [r2, #86]	; 0x56
            if( datarate > 12 )
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	2b0c      	cmp	r3, #12
 80025a4:	d902      	bls.n	80025ac <SX1272SetRxConfig+0x234>
                datarate = 12;
 80025a6:	230c      	movs	r3, #12
 80025a8:	607b      	str	r3, [r7, #4]
 80025aa:	e004      	b.n	80025b6 <SX1272SetRxConfig+0x23e>
            else if( datarate < 6 )
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	2b05      	cmp	r3, #5
 80025b0:	d801      	bhi.n	80025b6 <SX1272SetRxConfig+0x23e>
                datarate = 6;
 80025b2:	2306      	movs	r3, #6
 80025b4:	607b      	str	r3, [r7, #4]
            if( ( ( bandwidth == 0 ) && ( ( datarate == 11 ) || ( datarate == 12 ) ) ) ||
 80025b6:	68bb      	ldr	r3, [r7, #8]
 80025b8:	2b00      	cmp	r3, #0
 80025ba:	d105      	bne.n	80025c8 <SX1272SetRxConfig+0x250>
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	2b0b      	cmp	r3, #11
 80025c0:	d008      	beq.n	80025d4 <SX1272SetRxConfig+0x25c>
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	2b0c      	cmp	r3, #12
 80025c6:	d005      	beq.n	80025d4 <SX1272SetRxConfig+0x25c>
 80025c8:	68bb      	ldr	r3, [r7, #8]
 80025ca:	2b01      	cmp	r3, #1
 80025cc:	d114      	bne.n	80025f8 <SX1272SetRxConfig+0x280>
                ( ( bandwidth == 1 ) && ( datarate == 12 ) ) )
 80025ce:	687b      	ldr	r3, [r7, #4]
 80025d0:	2b0c      	cmp	r3, #12
 80025d2:	d111      	bne.n	80025f8 <SX1272SetRxConfig+0x280>
                SX1272.Settings.LoRa.LowDatarateOptimize = 0x01;
 80025d4:	4b04      	ldr	r3, [pc, #16]	; (80025e8 <SX1272SetRxConfig+0x270>)
 80025d6:	2201      	movs	r2, #1
 80025d8:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
 80025dc:	e010      	b.n	8002600 <SX1272SetRxConfig+0x288>
 80025de:	bf00      	nop
 80025e0:	00000000 	.word	0x00000000
 80025e4:	417e8480 	.word	0x417e8480
 80025e8:	200001cc 	.word	0x200001cc
 80025ec:	3ff00000 	.word	0x3ff00000
 80025f0:	40200000 	.word	0x40200000
 80025f4:	408f4000 	.word	0x408f4000
                SX1272.Settings.LoRa.LowDatarateOptimize = 0x00;
 80025f8:	4b52      	ldr	r3, [pc, #328]	; (8002744 <SX1272SetRxConfig+0x3cc>)
 80025fa:	2200      	movs	r2, #0
 80025fc:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
                         ( SX1272Read( REG_LR_MODEMCONFIG1 ) &
 8002600:	201d      	movs	r0, #29
 8002602:	f000 ffb1 	bl	8003568 <SX1272Read>
                           ( bandwidth << 6 ) | ( coderate << 3 ) |
 8002606:	68bb      	ldr	r3, [r7, #8]
 8002608:	b2db      	uxtb	r3, r3
 800260a:	019b      	lsls	r3, r3, #6
 800260c:	b2da      	uxtb	r2, r3
 800260e:	7bbb      	ldrb	r3, [r7, #14]
 8002610:	00db      	lsls	r3, r3, #3
 8002612:	b2db      	uxtb	r3, r3
 8002614:	4313      	orrs	r3, r2
 8002616:	b2da      	uxtb	r2, r3
                           ( fixLen << 2 ) | ( crcOn << 1 ) |
 8002618:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 800261c:	009b      	lsls	r3, r3, #2
 800261e:	b2db      	uxtb	r3, r3
                           ( bandwidth << 6 ) | ( coderate << 3 ) |
 8002620:	4313      	orrs	r3, r2
 8002622:	b2da      	uxtb	r2, r3
                           ( fixLen << 2 ) | ( crcOn << 1 ) |
 8002624:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 8002628:	005b      	lsls	r3, r3, #1
 800262a:	b2db      	uxtb	r3, r3
 800262c:	4313      	orrs	r3, r2
 800262e:	b2db      	uxtb	r3, r3
                           SX1272.Settings.LoRa.LowDatarateOptimize );
 8002630:	4a44      	ldr	r2, [pc, #272]	; (8002744 <SX1272SetRxConfig+0x3cc>)
 8002632:	f892 204c 	ldrb.w	r2, [r2, #76]	; 0x4c
                           ( fixLen << 2 ) | ( crcOn << 1 ) |
 8002636:	4313      	orrs	r3, r2
 8002638:	b2db      	uxtb	r3, r3
            SX1272Write( REG_LR_MODEMCONFIG1,
 800263a:	4619      	mov	r1, r3
 800263c:	201d      	movs	r0, #29
 800263e:	f000 ff81 	bl	8003544 <SX1272Write>
                         ( SX1272Read( REG_LR_MODEMCONFIG2 ) &
 8002642:	201e      	movs	r0, #30
 8002644:	f000 ff90 	bl	8003568 <SX1272Read>
 8002648:	4603      	mov	r3, r0
                           RFLR_MODEMCONFIG2_SF_MASK &
 800264a:	f003 030c 	and.w	r3, r3, #12
 800264e:	b2da      	uxtb	r2, r3
                           ( datarate << 4 ) |
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	b2db      	uxtb	r3, r3
 8002654:	011b      	lsls	r3, r3, #4
 8002656:	b2db      	uxtb	r3, r3
                           RFLR_MODEMCONFIG2_SYMBTIMEOUTMSB_MASK ) |
 8002658:	4313      	orrs	r3, r2
 800265a:	b2da      	uxtb	r2, r3
                           ( ( symbTimeout >> 8 ) & ~RFLR_MODEMCONFIG2_SYMBTIMEOUTMSB_MASK ) );
 800265c:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800265e:	0a1b      	lsrs	r3, r3, #8
 8002660:	b29b      	uxth	r3, r3
 8002662:	b2db      	uxtb	r3, r3
 8002664:	f003 0303 	and.w	r3, r3, #3
 8002668:	b2db      	uxtb	r3, r3
            SX1272Write( REG_LR_MODEMCONFIG2,
 800266a:	4313      	orrs	r3, r2
 800266c:	b2db      	uxtb	r3, r3
 800266e:	4619      	mov	r1, r3
 8002670:	201e      	movs	r0, #30
 8002672:	f000 ff67 	bl	8003544 <SX1272Write>
            SX1272Write( REG_LR_SYMBTIMEOUTLSB, ( uint8_t )( symbTimeout & 0xFF ) );
 8002676:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8002678:	b2db      	uxtb	r3, r3
 800267a:	4619      	mov	r1, r3
 800267c:	201f      	movs	r0, #31
 800267e:	f000 ff61 	bl	8003544 <SX1272Write>
            SX1272Write( REG_LR_PREAMBLEMSB, ( uint8_t )( ( preambleLen >> 8 ) & 0xFF ) );
 8002682:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8002684:	0a1b      	lsrs	r3, r3, #8
 8002686:	b29b      	uxth	r3, r3
 8002688:	b2db      	uxtb	r3, r3
 800268a:	4619      	mov	r1, r3
 800268c:	2020      	movs	r0, #32
 800268e:	f000 ff59 	bl	8003544 <SX1272Write>
            SX1272Write( REG_LR_PREAMBLELSB, ( uint8_t )( preambleLen & 0xFF ) );
 8002692:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8002694:	b2db      	uxtb	r3, r3
 8002696:	4619      	mov	r1, r3
 8002698:	2021      	movs	r0, #33	; 0x21
 800269a:	f000 ff53 	bl	8003544 <SX1272Write>
            if( fixLen == 1 )
 800269e:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 80026a2:	2b00      	cmp	r3, #0
 80026a4:	d005      	beq.n	80026b2 <SX1272SetRxConfig+0x33a>
                SX1272Write( REG_LR_PAYLOADLENGTH, payloadLen );
 80026a6:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 80026aa:	4619      	mov	r1, r3
 80026ac:	2022      	movs	r0, #34	; 0x22
 80026ae:	f000 ff49 	bl	8003544 <SX1272Write>
            if( SX1272.Settings.LoRa.FreqHopOn == true )
 80026b2:	4b24      	ldr	r3, [pc, #144]	; (8002744 <SX1272SetRxConfig+0x3cc>)
 80026b4:	f893 3053 	ldrb.w	r3, [r3, #83]	; 0x53
 80026b8:	2b00      	cmp	r3, #0
 80026ba:	d011      	beq.n	80026e0 <SX1272SetRxConfig+0x368>
                SX1272Write( REG_LR_PLLHOP, ( SX1272Read( REG_LR_PLLHOP ) & RFLR_PLLHOP_FASTHOP_MASK ) | RFLR_PLLHOP_FASTHOP_ON );
 80026bc:	204b      	movs	r0, #75	; 0x4b
 80026be:	f000 ff53 	bl	8003568 <SX1272Read>
 80026c2:	4603      	mov	r3, r0
 80026c4:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80026c8:	b2db      	uxtb	r3, r3
 80026ca:	4619      	mov	r1, r3
 80026cc:	204b      	movs	r0, #75	; 0x4b
 80026ce:	f000 ff39 	bl	8003544 <SX1272Write>
                SX1272Write( REG_LR_HOPPERIOD, SX1272.Settings.LoRa.HopPeriod );
 80026d2:	4b1c      	ldr	r3, [pc, #112]	; (8002744 <SX1272SetRxConfig+0x3cc>)
 80026d4:	f893 3054 	ldrb.w	r3, [r3, #84]	; 0x54
 80026d8:	4619      	mov	r1, r3
 80026da:	2024      	movs	r0, #36	; 0x24
 80026dc:	f000 ff32 	bl	8003544 <SX1272Write>
            if( datarate == 6 )
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	2b06      	cmp	r3, #6
 80026e4:	d114      	bne.n	8002710 <SX1272SetRxConfig+0x398>
                             ( SX1272Read( REG_LR_DETECTOPTIMIZE ) &
 80026e6:	2031      	movs	r0, #49	; 0x31
 80026e8:	f000 ff3e 	bl	8003568 <SX1272Read>
 80026ec:	4603      	mov	r3, r0
 80026ee:	b25b      	sxtb	r3, r3
 80026f0:	f023 0307 	bic.w	r3, r3, #7
 80026f4:	b25b      	sxtb	r3, r3
                               RFLR_DETECTIONOPTIMIZE_MASK ) |
 80026f6:	f043 0305 	orr.w	r3, r3, #5
 80026fa:	b25b      	sxtb	r3, r3
                SX1272Write( REG_LR_DETECTOPTIMIZE,
 80026fc:	b2db      	uxtb	r3, r3
 80026fe:	4619      	mov	r1, r3
 8002700:	2031      	movs	r0, #49	; 0x31
 8002702:	f000 ff1f 	bl	8003544 <SX1272Write>
                SX1272Write( REG_LR_DETECTIONTHRESHOLD,
 8002706:	210c      	movs	r1, #12
 8002708:	2037      	movs	r0, #55	; 0x37
 800270a:	f000 ff1b 	bl	8003544 <SX1272Write>
        break;
 800270e:	e013      	b.n	8002738 <SX1272SetRxConfig+0x3c0>
                             ( SX1272Read( REG_LR_DETECTOPTIMIZE ) &
 8002710:	2031      	movs	r0, #49	; 0x31
 8002712:	f000 ff29 	bl	8003568 <SX1272Read>
 8002716:	4603      	mov	r3, r0
 8002718:	b25b      	sxtb	r3, r3
 800271a:	f023 0307 	bic.w	r3, r3, #7
 800271e:	b25b      	sxtb	r3, r3
                             RFLR_DETECTIONOPTIMIZE_MASK ) |
 8002720:	f043 0303 	orr.w	r3, r3, #3
 8002724:	b25b      	sxtb	r3, r3
                SX1272Write( REG_LR_DETECTOPTIMIZE,
 8002726:	b2db      	uxtb	r3, r3
 8002728:	4619      	mov	r1, r3
 800272a:	2031      	movs	r0, #49	; 0x31
 800272c:	f000 ff0a 	bl	8003544 <SX1272Write>
                SX1272Write( REG_LR_DETECTIONTHRESHOLD,
 8002730:	210a      	movs	r1, #10
 8002732:	2037      	movs	r0, #55	; 0x37
 8002734:	f000 ff06 	bl	8003544 <SX1272Write>
        break;
 8002738:	bf00      	nop
}
 800273a:	bf00      	nop
 800273c:	3710      	adds	r7, #16
 800273e:	46bd      	mov	sp, r7
 8002740:	bdb0      	pop	{r4, r5, r7, pc}
 8002742:	bf00      	nop
 8002744:	200001cc 	.word	0x200001cc

08002748 <SX1272SetTxConfig>:
void SX1272SetTxConfig( RadioModems_t modem, int8_t power, uint32_t fdev,
                        uint32_t bandwidth, uint32_t datarate,
                        uint8_t coderate, uint16_t preambleLen,
                        bool fixLen, bool crcOn, bool freqHopOn,
                        uint8_t hopPeriod, bool iqInverted, uint32_t timeout )
{
 8002748:	b590      	push	{r4, r7, lr}
 800274a:	b085      	sub	sp, #20
 800274c:	af00      	add	r7, sp, #0
 800274e:	60ba      	str	r2, [r7, #8]
 8002750:	607b      	str	r3, [r7, #4]
 8002752:	4603      	mov	r3, r0
 8002754:	73fb      	strb	r3, [r7, #15]
 8002756:	460b      	mov	r3, r1
 8002758:	73bb      	strb	r3, [r7, #14]
    SX1272SetModem( modem );
 800275a:	7bfb      	ldrb	r3, [r7, #15]
 800275c:	4618      	mov	r0, r3
 800275e:	f000 fe9d 	bl	800349c <SX1272SetModem>

    LoRaBoardCallbacks->SX1272BoardSetRfTxPower( power );
 8002762:	4bb9      	ldr	r3, [pc, #740]	; (8002a48 <SX1272SetTxConfig+0x300>)
 8002764:	681b      	ldr	r3, [r3, #0]
 8002766:	68db      	ldr	r3, [r3, #12]
 8002768:	f997 200e 	ldrsb.w	r2, [r7, #14]
 800276c:	4610      	mov	r0, r2
 800276e:	4798      	blx	r3

    switch( modem )
 8002770:	7bfb      	ldrb	r3, [r7, #15]
 8002772:	2b00      	cmp	r3, #0
 8002774:	d003      	beq.n	800277e <SX1272SetTxConfig+0x36>
 8002776:	2b01      	cmp	r3, #1
 8002778:	f000 8099 	beq.w	80028ae <SX1272SetTxConfig+0x166>
                             RFLR_DETECTIONTHRESH_SF7_TO_SF12 );
            }
        }
        break;
    }
}
 800277c:	e17d      	b.n	8002a7a <SX1272SetTxConfig+0x332>
            SX1272.Settings.Fsk.Power = power;
 800277e:	4ab3      	ldr	r2, [pc, #716]	; (8002a4c <SX1272SetTxConfig+0x304>)
 8002780:	7bbb      	ldrb	r3, [r7, #14]
 8002782:	7313      	strb	r3, [r2, #12]
            SX1272.Settings.Fsk.Fdev = fdev;
 8002784:	4ab1      	ldr	r2, [pc, #708]	; (8002a4c <SX1272SetTxConfig+0x304>)
 8002786:	68bb      	ldr	r3, [r7, #8]
 8002788:	6113      	str	r3, [r2, #16]
            SX1272.Settings.Fsk.Bandwidth = bandwidth;
 800278a:	4ab0      	ldr	r2, [pc, #704]	; (8002a4c <SX1272SetTxConfig+0x304>)
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	6153      	str	r3, [r2, #20]
            SX1272.Settings.Fsk.Datarate = datarate;
 8002790:	4aae      	ldr	r2, [pc, #696]	; (8002a4c <SX1272SetTxConfig+0x304>)
 8002792:	6a3b      	ldr	r3, [r7, #32]
 8002794:	61d3      	str	r3, [r2, #28]
            SX1272.Settings.Fsk.PreambleLen = preambleLen;
 8002796:	4aad      	ldr	r2, [pc, #692]	; (8002a4c <SX1272SetTxConfig+0x304>)
 8002798:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 800279a:	8413      	strh	r3, [r2, #32]
            SX1272.Settings.Fsk.FixLen = fixLen;
 800279c:	4aab      	ldr	r2, [pc, #684]	; (8002a4c <SX1272SetTxConfig+0x304>)
 800279e:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 80027a2:	f882 3022 	strb.w	r3, [r2, #34]	; 0x22
            SX1272.Settings.Fsk.CrcOn = crcOn;
 80027a6:	4aa9      	ldr	r2, [pc, #676]	; (8002a4c <SX1272SetTxConfig+0x304>)
 80027a8:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 80027ac:	f882 3024 	strb.w	r3, [r2, #36]	; 0x24
            SX1272.Settings.Fsk.IqInverted = iqInverted;
 80027b0:	4aa6      	ldr	r2, [pc, #664]	; (8002a4c <SX1272SetTxConfig+0x304>)
 80027b2:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 80027b6:	f882 3025 	strb.w	r3, [r2, #37]	; 0x25
            SX1272.Settings.Fsk.TxTimeout = timeout;
 80027ba:	4aa4      	ldr	r2, [pc, #656]	; (8002a4c <SX1272SetTxConfig+0x304>)
 80027bc:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80027be:	6293      	str	r3, [r2, #40]	; 0x28
            fdev = ( uint16_t )( ( double )fdev / ( double )FREQ_STEP );
 80027c0:	68b8      	ldr	r0, [r7, #8]
 80027c2:	f7fd fe4b 	bl	800045c <__aeabi_ui2d>
 80027c6:	a39c      	add	r3, pc, #624	; (adr r3, 8002a38 <SX1272SetTxConfig+0x2f0>)
 80027c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80027cc:	f7fd ffea 	bl	80007a4 <__aeabi_ddiv>
 80027d0:	4603      	mov	r3, r0
 80027d2:	460c      	mov	r4, r1
 80027d4:	4618      	mov	r0, r3
 80027d6:	4621      	mov	r1, r4
 80027d8:	f7fe f954 	bl	8000a84 <__aeabi_d2uiz>
 80027dc:	4603      	mov	r3, r0
 80027de:	b29b      	uxth	r3, r3
 80027e0:	60bb      	str	r3, [r7, #8]
            SX1272Write( REG_FDEVMSB, ( uint8_t )( fdev >> 8 ) );
 80027e2:	68bb      	ldr	r3, [r7, #8]
 80027e4:	0a1b      	lsrs	r3, r3, #8
 80027e6:	b2db      	uxtb	r3, r3
 80027e8:	4619      	mov	r1, r3
 80027ea:	2004      	movs	r0, #4
 80027ec:	f000 feaa 	bl	8003544 <SX1272Write>
            SX1272Write( REG_FDEVLSB, ( uint8_t )( fdev & 0xFF ) );
 80027f0:	68bb      	ldr	r3, [r7, #8]
 80027f2:	b2db      	uxtb	r3, r3
 80027f4:	4619      	mov	r1, r3
 80027f6:	2005      	movs	r0, #5
 80027f8:	f000 fea4 	bl	8003544 <SX1272Write>
            datarate = ( uint16_t )( ( double )XTAL_FREQ / ( double )datarate );
 80027fc:	6a38      	ldr	r0, [r7, #32]
 80027fe:	f7fd fe2d 	bl	800045c <__aeabi_ui2d>
 8002802:	4603      	mov	r3, r0
 8002804:	460c      	mov	r4, r1
 8002806:	461a      	mov	r2, r3
 8002808:	4623      	mov	r3, r4
 800280a:	a18d      	add	r1, pc, #564	; (adr r1, 8002a40 <SX1272SetTxConfig+0x2f8>)
 800280c:	e9d1 0100 	ldrd	r0, r1, [r1]
 8002810:	f7fd ffc8 	bl	80007a4 <__aeabi_ddiv>
 8002814:	4603      	mov	r3, r0
 8002816:	460c      	mov	r4, r1
 8002818:	4618      	mov	r0, r3
 800281a:	4621      	mov	r1, r4
 800281c:	f7fe f932 	bl	8000a84 <__aeabi_d2uiz>
 8002820:	4603      	mov	r3, r0
 8002822:	b29b      	uxth	r3, r3
 8002824:	623b      	str	r3, [r7, #32]
            SX1272Write( REG_BITRATEMSB, ( uint8_t )( datarate >> 8 ) );
 8002826:	6a3b      	ldr	r3, [r7, #32]
 8002828:	0a1b      	lsrs	r3, r3, #8
 800282a:	b2db      	uxtb	r3, r3
 800282c:	4619      	mov	r1, r3
 800282e:	2002      	movs	r0, #2
 8002830:	f000 fe88 	bl	8003544 <SX1272Write>
            SX1272Write( REG_BITRATELSB, ( uint8_t )( datarate & 0xFF ) );
 8002834:	6a3b      	ldr	r3, [r7, #32]
 8002836:	b2db      	uxtb	r3, r3
 8002838:	4619      	mov	r1, r3
 800283a:	2003      	movs	r0, #3
 800283c:	f000 fe82 	bl	8003544 <SX1272Write>
            SX1272Write( REG_PREAMBLEMSB, ( preambleLen >> 8 ) & 0x00FF );
 8002840:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8002842:	0a1b      	lsrs	r3, r3, #8
 8002844:	b29b      	uxth	r3, r3
 8002846:	b2db      	uxtb	r3, r3
 8002848:	4619      	mov	r1, r3
 800284a:	2025      	movs	r0, #37	; 0x25
 800284c:	f000 fe7a 	bl	8003544 <SX1272Write>
            SX1272Write( REG_PREAMBLELSB, preambleLen & 0xFF );
 8002850:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 8002852:	b2db      	uxtb	r3, r3
 8002854:	4619      	mov	r1, r3
 8002856:	2026      	movs	r0, #38	; 0x26
 8002858:	f000 fe74 	bl	8003544 <SX1272Write>
                         ( SX1272Read( REG_PACKETCONFIG1 ) &
 800285c:	2030      	movs	r0, #48	; 0x30
 800285e:	f000 fe83 	bl	8003568 <SX1272Read>
 8002862:	4603      	mov	r3, r0
 8002864:	b25b      	sxtb	r3, r3
                           RF_PACKETCONFIG1_CRC_MASK &
 8002866:	f003 036f 	and.w	r3, r3, #111	; 0x6f
 800286a:	b25b      	sxtb	r3, r3
                           RF_PACKETCONFIG1_PACKETFORMAT_MASK ) |
 800286c:	f897 202c 	ldrb.w	r2, [r7, #44]	; 0x2c
 8002870:	2a00      	cmp	r2, #0
 8002872:	d001      	beq.n	8002878 <SX1272SetTxConfig+0x130>
 8002874:	2200      	movs	r2, #0
 8002876:	e001      	b.n	800287c <SX1272SetTxConfig+0x134>
 8002878:	f06f 027f 	mvn.w	r2, #127	; 0x7f
 800287c:	4313      	orrs	r3, r2
 800287e:	b25a      	sxtb	r2, r3
                           ( crcOn << 4 ) );
 8002880:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 8002884:	011b      	lsls	r3, r3, #4
                           ( ( fixLen == 1 ) ? RF_PACKETCONFIG1_PACKETFORMAT_FIXED : RF_PACKETCONFIG1_PACKETFORMAT_VARIABLE ) |
 8002886:	b25b      	sxtb	r3, r3
 8002888:	4313      	orrs	r3, r2
 800288a:	b25b      	sxtb	r3, r3
            SX1272Write( REG_PACKETCONFIG1,
 800288c:	b2db      	uxtb	r3, r3
 800288e:	4619      	mov	r1, r3
 8002890:	2030      	movs	r0, #48	; 0x30
 8002892:	f000 fe57 	bl	8003544 <SX1272Write>
            SX1272Write( REG_PACKETCONFIG2, ( SX1272Read( REG_PACKETCONFIG2 ) | RF_PACKETCONFIG2_DATAMODE_PACKET ) );
 8002896:	2031      	movs	r0, #49	; 0x31
 8002898:	f000 fe66 	bl	8003568 <SX1272Read>
 800289c:	4603      	mov	r3, r0
 800289e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80028a2:	b2db      	uxtb	r3, r3
 80028a4:	4619      	mov	r1, r3
 80028a6:	2031      	movs	r0, #49	; 0x31
 80028a8:	f000 fe4c 	bl	8003544 <SX1272Write>
        break;
 80028ac:	e0e5      	b.n	8002a7a <SX1272SetTxConfig+0x332>
            SX1272.Settings.LoRa.Power = power;
 80028ae:	4a67      	ldr	r2, [pc, #412]	; (8002a4c <SX1272SetTxConfig+0x304>)
 80028b0:	7bbb      	ldrb	r3, [r7, #14]
 80028b2:	f882 3040 	strb.w	r3, [r2, #64]	; 0x40
            SX1272.Settings.LoRa.Bandwidth = bandwidth;
 80028b6:	4a65      	ldr	r2, [pc, #404]	; (8002a4c <SX1272SetTxConfig+0x304>)
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	6453      	str	r3, [r2, #68]	; 0x44
            SX1272.Settings.LoRa.Datarate = datarate;
 80028bc:	4a63      	ldr	r2, [pc, #396]	; (8002a4c <SX1272SetTxConfig+0x304>)
 80028be:	6a3b      	ldr	r3, [r7, #32]
 80028c0:	6493      	str	r3, [r2, #72]	; 0x48
            SX1272.Settings.LoRa.Coderate = coderate;
 80028c2:	4a62      	ldr	r2, [pc, #392]	; (8002a4c <SX1272SetTxConfig+0x304>)
 80028c4:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 80028c8:	f882 304d 	strb.w	r3, [r2, #77]	; 0x4d
            SX1272.Settings.LoRa.PreambleLen = preambleLen;
 80028cc:	4a5f      	ldr	r2, [pc, #380]	; (8002a4c <SX1272SetTxConfig+0x304>)
 80028ce:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 80028d0:	f8a2 304e 	strh.w	r3, [r2, #78]	; 0x4e
            SX1272.Settings.LoRa.FixLen = fixLen;
 80028d4:	4a5d      	ldr	r2, [pc, #372]	; (8002a4c <SX1272SetTxConfig+0x304>)
 80028d6:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 80028da:	f882 3050 	strb.w	r3, [r2, #80]	; 0x50
            SX1272.Settings.LoRa.FreqHopOn = freqHopOn;
 80028de:	4a5b      	ldr	r2, [pc, #364]	; (8002a4c <SX1272SetTxConfig+0x304>)
 80028e0:	f897 3034 	ldrb.w	r3, [r7, #52]	; 0x34
 80028e4:	f882 3053 	strb.w	r3, [r2, #83]	; 0x53
            SX1272.Settings.LoRa.HopPeriod = hopPeriod;
 80028e8:	4a58      	ldr	r2, [pc, #352]	; (8002a4c <SX1272SetTxConfig+0x304>)
 80028ea:	f897 3038 	ldrb.w	r3, [r7, #56]	; 0x38
 80028ee:	f882 3054 	strb.w	r3, [r2, #84]	; 0x54
            SX1272.Settings.LoRa.CrcOn = crcOn;
 80028f2:	4a56      	ldr	r2, [pc, #344]	; (8002a4c <SX1272SetTxConfig+0x304>)
 80028f4:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 80028f8:	f882 3052 	strb.w	r3, [r2, #82]	; 0x52
            SX1272.Settings.LoRa.IqInverted = iqInverted;
 80028fc:	4a53      	ldr	r2, [pc, #332]	; (8002a4c <SX1272SetTxConfig+0x304>)
 80028fe:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 8002902:	f882 3055 	strb.w	r3, [r2, #85]	; 0x55
            SX1272.Settings.LoRa.TxTimeout = timeout;
 8002906:	4a51      	ldr	r2, [pc, #324]	; (8002a4c <SX1272SetTxConfig+0x304>)
 8002908:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800290a:	6593      	str	r3, [r2, #88]	; 0x58
            if( datarate > 12 )
 800290c:	6a3b      	ldr	r3, [r7, #32]
 800290e:	2b0c      	cmp	r3, #12
 8002910:	d902      	bls.n	8002918 <SX1272SetTxConfig+0x1d0>
                datarate = 12;
 8002912:	230c      	movs	r3, #12
 8002914:	623b      	str	r3, [r7, #32]
 8002916:	e004      	b.n	8002922 <SX1272SetTxConfig+0x1da>
            else if( datarate < 6 )
 8002918:	6a3b      	ldr	r3, [r7, #32]
 800291a:	2b05      	cmp	r3, #5
 800291c:	d801      	bhi.n	8002922 <SX1272SetTxConfig+0x1da>
                datarate = 6;
 800291e:	2306      	movs	r3, #6
 8002920:	623b      	str	r3, [r7, #32]
            if( ( ( bandwidth == 0 ) && ( ( datarate == 11 ) || ( datarate == 12 ) ) ) ||
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	2b00      	cmp	r3, #0
 8002926:	d105      	bne.n	8002934 <SX1272SetTxConfig+0x1ec>
 8002928:	6a3b      	ldr	r3, [r7, #32]
 800292a:	2b0b      	cmp	r3, #11
 800292c:	d008      	beq.n	8002940 <SX1272SetTxConfig+0x1f8>
 800292e:	6a3b      	ldr	r3, [r7, #32]
 8002930:	2b0c      	cmp	r3, #12
 8002932:	d005      	beq.n	8002940 <SX1272SetTxConfig+0x1f8>
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	2b01      	cmp	r3, #1
 8002938:	d107      	bne.n	800294a <SX1272SetTxConfig+0x202>
                ( ( bandwidth == 1 ) && ( datarate == 12 ) ) )
 800293a:	6a3b      	ldr	r3, [r7, #32]
 800293c:	2b0c      	cmp	r3, #12
 800293e:	d104      	bne.n	800294a <SX1272SetTxConfig+0x202>
                SX1272.Settings.LoRa.LowDatarateOptimize = 0x01;
 8002940:	4b42      	ldr	r3, [pc, #264]	; (8002a4c <SX1272SetTxConfig+0x304>)
 8002942:	2201      	movs	r2, #1
 8002944:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
 8002948:	e003      	b.n	8002952 <SX1272SetTxConfig+0x20a>
                SX1272.Settings.LoRa.LowDatarateOptimize = 0x00;
 800294a:	4b40      	ldr	r3, [pc, #256]	; (8002a4c <SX1272SetTxConfig+0x304>)
 800294c:	2200      	movs	r2, #0
 800294e:	f883 204c 	strb.w	r2, [r3, #76]	; 0x4c
            if( SX1272.Settings.LoRa.FreqHopOn == true )
 8002952:	4b3e      	ldr	r3, [pc, #248]	; (8002a4c <SX1272SetTxConfig+0x304>)
 8002954:	f893 3053 	ldrb.w	r3, [r3, #83]	; 0x53
 8002958:	2b00      	cmp	r3, #0
 800295a:	d011      	beq.n	8002980 <SX1272SetTxConfig+0x238>
                SX1272Write( REG_LR_PLLHOP, ( SX1272Read( REG_LR_PLLHOP ) & RFLR_PLLHOP_FASTHOP_MASK ) | RFLR_PLLHOP_FASTHOP_ON );
 800295c:	204b      	movs	r0, #75	; 0x4b
 800295e:	f000 fe03 	bl	8003568 <SX1272Read>
 8002962:	4603      	mov	r3, r0
 8002964:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8002968:	b2db      	uxtb	r3, r3
 800296a:	4619      	mov	r1, r3
 800296c:	204b      	movs	r0, #75	; 0x4b
 800296e:	f000 fde9 	bl	8003544 <SX1272Write>
                SX1272Write( REG_LR_HOPPERIOD, SX1272.Settings.LoRa.HopPeriod );
 8002972:	4b36      	ldr	r3, [pc, #216]	; (8002a4c <SX1272SetTxConfig+0x304>)
 8002974:	f893 3054 	ldrb.w	r3, [r3, #84]	; 0x54
 8002978:	4619      	mov	r1, r3
 800297a:	2024      	movs	r0, #36	; 0x24
 800297c:	f000 fde2 	bl	8003544 <SX1272Write>
                         ( SX1272Read( REG_LR_MODEMCONFIG1 ) &
 8002980:	201d      	movs	r0, #29
 8002982:	f000 fdf1 	bl	8003568 <SX1272Read>
                           ( bandwidth << 6 ) | ( coderate << 3 ) |
 8002986:	687b      	ldr	r3, [r7, #4]
 8002988:	b2db      	uxtb	r3, r3
 800298a:	019b      	lsls	r3, r3, #6
 800298c:	b2da      	uxtb	r2, r3
 800298e:	f897 3024 	ldrb.w	r3, [r7, #36]	; 0x24
 8002992:	00db      	lsls	r3, r3, #3
 8002994:	b2db      	uxtb	r3, r3
 8002996:	4313      	orrs	r3, r2
 8002998:	b2da      	uxtb	r2, r3
                           ( fixLen << 2 ) | ( crcOn << 1 ) |
 800299a:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 800299e:	009b      	lsls	r3, r3, #2
 80029a0:	b2db      	uxtb	r3, r3
                           ( bandwidth << 6 ) | ( coderate << 3 ) |
 80029a2:	4313      	orrs	r3, r2
 80029a4:	b2da      	uxtb	r2, r3
                           ( fixLen << 2 ) | ( crcOn << 1 ) |
 80029a6:	f897 3030 	ldrb.w	r3, [r7, #48]	; 0x30
 80029aa:	005b      	lsls	r3, r3, #1
 80029ac:	b2db      	uxtb	r3, r3
 80029ae:	4313      	orrs	r3, r2
 80029b0:	b2db      	uxtb	r3, r3
                           SX1272.Settings.LoRa.LowDatarateOptimize );
 80029b2:	4a26      	ldr	r2, [pc, #152]	; (8002a4c <SX1272SetTxConfig+0x304>)
 80029b4:	f892 204c 	ldrb.w	r2, [r2, #76]	; 0x4c
                           ( fixLen << 2 ) | ( crcOn << 1 ) |
 80029b8:	4313      	orrs	r3, r2
 80029ba:	b2db      	uxtb	r3, r3
            SX1272Write( REG_LR_MODEMCONFIG1,
 80029bc:	4619      	mov	r1, r3
 80029be:	201d      	movs	r0, #29
 80029c0:	f000 fdc0 	bl	8003544 <SX1272Write>
                        ( SX1272Read( REG_LR_MODEMCONFIG2 ) &
 80029c4:	201e      	movs	r0, #30
 80029c6:	f000 fdcf 	bl	8003568 <SX1272Read>
 80029ca:	4603      	mov	r3, r0
 80029cc:	f003 030f 	and.w	r3, r3, #15
 80029d0:	b2da      	uxtb	r2, r3
                          ( datarate << 4 ) );
 80029d2:	6a3b      	ldr	r3, [r7, #32]
 80029d4:	b2db      	uxtb	r3, r3
 80029d6:	011b      	lsls	r3, r3, #4
 80029d8:	b2db      	uxtb	r3, r3
            SX1272Write( REG_LR_MODEMCONFIG2,
 80029da:	4313      	orrs	r3, r2
 80029dc:	b2db      	uxtb	r3, r3
 80029de:	4619      	mov	r1, r3
 80029e0:	201e      	movs	r0, #30
 80029e2:	f000 fdaf 	bl	8003544 <SX1272Write>
            SX1272Write( REG_LR_PREAMBLEMSB, ( preambleLen >> 8 ) & 0x00FF );
 80029e6:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 80029e8:	0a1b      	lsrs	r3, r3, #8
 80029ea:	b29b      	uxth	r3, r3
 80029ec:	b2db      	uxtb	r3, r3
 80029ee:	4619      	mov	r1, r3
 80029f0:	2020      	movs	r0, #32
 80029f2:	f000 fda7 	bl	8003544 <SX1272Write>
            SX1272Write( REG_LR_PREAMBLELSB, preambleLen & 0xFF );
 80029f6:	8d3b      	ldrh	r3, [r7, #40]	; 0x28
 80029f8:	b2db      	uxtb	r3, r3
 80029fa:	4619      	mov	r1, r3
 80029fc:	2021      	movs	r0, #33	; 0x21
 80029fe:	f000 fda1 	bl	8003544 <SX1272Write>
            if( datarate == 6 )
 8002a02:	6a3b      	ldr	r3, [r7, #32]
 8002a04:	2b06      	cmp	r3, #6
 8002a06:	d123      	bne.n	8002a50 <SX1272SetTxConfig+0x308>
                             ( SX1272Read( REG_LR_DETECTOPTIMIZE ) &
 8002a08:	2031      	movs	r0, #49	; 0x31
 8002a0a:	f000 fdad 	bl	8003568 <SX1272Read>
 8002a0e:	4603      	mov	r3, r0
 8002a10:	b25b      	sxtb	r3, r3
 8002a12:	f023 0307 	bic.w	r3, r3, #7
 8002a16:	b25b      	sxtb	r3, r3
                               RFLR_DETECTIONOPTIMIZE_MASK ) |
 8002a18:	f043 0305 	orr.w	r3, r3, #5
 8002a1c:	b25b      	sxtb	r3, r3
                SX1272Write( REG_LR_DETECTOPTIMIZE,
 8002a1e:	b2db      	uxtb	r3, r3
 8002a20:	4619      	mov	r1, r3
 8002a22:	2031      	movs	r0, #49	; 0x31
 8002a24:	f000 fd8e 	bl	8003544 <SX1272Write>
                SX1272Write( REG_LR_DETECTIONTHRESHOLD,
 8002a28:	210c      	movs	r1, #12
 8002a2a:	2037      	movs	r0, #55	; 0x37
 8002a2c:	f000 fd8a 	bl	8003544 <SX1272Write>
        break;
 8002a30:	e022      	b.n	8002a78 <SX1272SetTxConfig+0x330>
 8002a32:	bf00      	nop
 8002a34:	f3af 8000 	nop.w
 8002a38:	00000000 	.word	0x00000000
 8002a3c:	404e8480 	.word	0x404e8480
 8002a40:	00000000 	.word	0x00000000
 8002a44:	417e8480 	.word	0x417e8480
 8002a48:	20000148 	.word	0x20000148
 8002a4c:	200001cc 	.word	0x200001cc
                             ( SX1272Read( REG_LR_DETECTOPTIMIZE ) &
 8002a50:	2031      	movs	r0, #49	; 0x31
 8002a52:	f000 fd89 	bl	8003568 <SX1272Read>
 8002a56:	4603      	mov	r3, r0
 8002a58:	b25b      	sxtb	r3, r3
 8002a5a:	f023 0307 	bic.w	r3, r3, #7
 8002a5e:	b25b      	sxtb	r3, r3
                             RFLR_DETECTIONOPTIMIZE_MASK ) |
 8002a60:	f043 0303 	orr.w	r3, r3, #3
 8002a64:	b25b      	sxtb	r3, r3
                SX1272Write( REG_LR_DETECTOPTIMIZE,
 8002a66:	b2db      	uxtb	r3, r3
 8002a68:	4619      	mov	r1, r3
 8002a6a:	2031      	movs	r0, #49	; 0x31
 8002a6c:	f000 fd6a 	bl	8003544 <SX1272Write>
                SX1272Write( REG_LR_DETECTIONTHRESHOLD,
 8002a70:	210a      	movs	r1, #10
 8002a72:	2037      	movs	r0, #55	; 0x37
 8002a74:	f000 fd66 	bl	8003544 <SX1272Write>
        break;
 8002a78:	bf00      	nop
}
 8002a7a:	bf00      	nop
 8002a7c:	3714      	adds	r7, #20
 8002a7e:	46bd      	mov	sp, r7
 8002a80:	bd90      	pop	{r4, r7, pc}
 8002a82:	bf00      	nop
 8002a84:	0000      	movs	r0, r0
	...

08002a88 <SX1272GetTimeOnAir>:

uint32_t SX1272GetTimeOnAir( RadioModems_t modem, uint8_t pktLen )
{
 8002a88:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002a8a:	b095      	sub	sp, #84	; 0x54
 8002a8c:	af00      	add	r7, sp, #0
 8002a8e:	4603      	mov	r3, r0
 8002a90:	460a      	mov	r2, r1
 8002a92:	71fb      	strb	r3, [r7, #7]
 8002a94:	4613      	mov	r3, r2
 8002a96:	71bb      	strb	r3, [r7, #6]
    uint32_t airTime = 0;
 8002a98:	2300      	movs	r3, #0
 8002a9a:	64fb      	str	r3, [r7, #76]	; 0x4c

    switch( modem )
 8002a9c:	79fb      	ldrb	r3, [r7, #7]
 8002a9e:	2b00      	cmp	r3, #0
 8002aa0:	d003      	beq.n	8002aaa <SX1272GetTimeOnAir+0x22>
 8002aa2:	2b01      	cmp	r3, #1
 8002aa4:	f000 8092 	beq.w	8002bcc <SX1272GetTimeOnAir+0x144>
 8002aa8:	e1a0      	b.n	8002dec <SX1272GetTimeOnAir+0x364>
    {
    case MODEM_FSK:
        {
            airTime = (uint32_t) round( ( 8 * ( SX1272.Settings.Fsk.PreambleLen +
 8002aaa:	4bad      	ldr	r3, [pc, #692]	; (8002d60 <SX1272GetTimeOnAir+0x2d8>)
 8002aac:	8c1b      	ldrh	r3, [r3, #32]
 8002aae:	461c      	mov	r4, r3
                                     ( ( SX1272Read( REG_SYNCCONFIG ) & ~RF_SYNCCONFIG_SYNCSIZE_MASK ) + 1 ) +
 8002ab0:	2027      	movs	r0, #39	; 0x27
 8002ab2:	f000 fd59 	bl	8003568 <SX1272Read>
 8002ab6:	4603      	mov	r3, r0
 8002ab8:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8002abc:	3301      	adds	r3, #1
            airTime = (uint32_t) round( ( 8 * ( SX1272.Settings.Fsk.PreambleLen +
 8002abe:	4423      	add	r3, r4
                                     ( ( SX1272Read( REG_SYNCCONFIG ) & ~RF_SYNCCONFIG_SYNCSIZE_MASK ) + 1 ) +
 8002ac0:	4618      	mov	r0, r3
 8002ac2:	f7fd fcdb 	bl	800047c <__aeabi_i2d>
 8002ac6:	4604      	mov	r4, r0
 8002ac8:	460d      	mov	r5, r1
                                     ( ( SX1272.Settings.Fsk.FixLen == 0x01 ) ? 0.0 : 1.0 ) +
 8002aca:	4ba5      	ldr	r3, [pc, #660]	; (8002d60 <SX1272GetTimeOnAir+0x2d8>)
 8002acc:	f893 3022 	ldrb.w	r3, [r3, #34]	; 0x22
 8002ad0:	2b00      	cmp	r3, #0
 8002ad2:	d004      	beq.n	8002ade <SX1272GetTimeOnAir+0x56>
 8002ad4:	f04f 0000 	mov.w	r0, #0
 8002ad8:	f04f 0100 	mov.w	r1, #0
 8002adc:	e002      	b.n	8002ae4 <SX1272GetTimeOnAir+0x5c>
 8002ade:	f04f 0000 	mov.w	r0, #0
 8002ae2:	49a0      	ldr	r1, [pc, #640]	; (8002d64 <SX1272GetTimeOnAir+0x2dc>)
                                     ( ( SX1272Read( REG_SYNCCONFIG ) & ~RF_SYNCCONFIG_SYNCSIZE_MASK ) + 1 ) +
 8002ae4:	4622      	mov	r2, r4
 8002ae6:	462b      	mov	r3, r5
 8002ae8:	f7fd fb7c 	bl	80001e4 <__adddf3>
 8002aec:	4603      	mov	r3, r0
 8002aee:	460c      	mov	r4, r1
 8002af0:	4625      	mov	r5, r4
 8002af2:	461c      	mov	r4, r3
                                     ( ( ( SX1272Read( REG_PACKETCONFIG1 ) & ~RF_PACKETCONFIG1_ADDRSFILTERING_MASK ) != 0x00 ) ? 1.0 : 0 ) +
 8002af4:	2030      	movs	r0, #48	; 0x30
 8002af6:	f000 fd37 	bl	8003568 <SX1272Read>
 8002afa:	4603      	mov	r3, r0
 8002afc:	f023 03f9 	bic.w	r3, r3, #249	; 0xf9
 8002b00:	2b00      	cmp	r3, #0
 8002b02:	d003      	beq.n	8002b0c <SX1272GetTimeOnAir+0x84>
 8002b04:	f04f 0000 	mov.w	r0, #0
 8002b08:	4996      	ldr	r1, [pc, #600]	; (8002d64 <SX1272GetTimeOnAir+0x2dc>)
 8002b0a:	e003      	b.n	8002b14 <SX1272GetTimeOnAir+0x8c>
 8002b0c:	f04f 0000 	mov.w	r0, #0
 8002b10:	f04f 0100 	mov.w	r1, #0
                                     ( ( SX1272.Settings.Fsk.FixLen == 0x01 ) ? 0.0 : 1.0 ) +
 8002b14:	4622      	mov	r2, r4
 8002b16:	462b      	mov	r3, r5
 8002b18:	f7fd fb64 	bl	80001e4 <__adddf3>
 8002b1c:	4603      	mov	r3, r0
 8002b1e:	460c      	mov	r4, r1
 8002b20:	4625      	mov	r5, r4
 8002b22:	461c      	mov	r4, r3
                                     ( ( ( SX1272Read( REG_PACKETCONFIG1 ) & ~RF_PACKETCONFIG1_ADDRSFILTERING_MASK ) != 0x00 ) ? 1.0 : 0 ) +
 8002b24:	79bb      	ldrb	r3, [r7, #6]
 8002b26:	4618      	mov	r0, r3
 8002b28:	f7fd fca8 	bl	800047c <__aeabi_i2d>
 8002b2c:	4602      	mov	r2, r0
 8002b2e:	460b      	mov	r3, r1
 8002b30:	4620      	mov	r0, r4
 8002b32:	4629      	mov	r1, r5
 8002b34:	f7fd fb56 	bl	80001e4 <__adddf3>
 8002b38:	4603      	mov	r3, r0
 8002b3a:	460c      	mov	r4, r1
 8002b3c:	4625      	mov	r5, r4
 8002b3e:	461c      	mov	r4, r3
                                     pktLen +
                                     ( ( SX1272.Settings.Fsk.CrcOn == 0x01 ) ? 2.0 : 0 ) ) /
 8002b40:	4b87      	ldr	r3, [pc, #540]	; (8002d60 <SX1272GetTimeOnAir+0x2d8>)
 8002b42:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 8002b46:	2b00      	cmp	r3, #0
 8002b48:	d004      	beq.n	8002b54 <SX1272GetTimeOnAir+0xcc>
 8002b4a:	f04f 0000 	mov.w	r0, #0
 8002b4e:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 8002b52:	e003      	b.n	8002b5c <SX1272GetTimeOnAir+0xd4>
 8002b54:	f04f 0000 	mov.w	r0, #0
 8002b58:	f04f 0100 	mov.w	r1, #0
                                     pktLen +
 8002b5c:	4622      	mov	r2, r4
 8002b5e:	462b      	mov	r3, r5
 8002b60:	f7fd fb40 	bl	80001e4 <__adddf3>
 8002b64:	4603      	mov	r3, r0
 8002b66:	460c      	mov	r4, r1
 8002b68:	4618      	mov	r0, r3
 8002b6a:	4621      	mov	r1, r4
            airTime = (uint32_t) round( ( 8 * ( SX1272.Settings.Fsk.PreambleLen +
 8002b6c:	f04f 0200 	mov.w	r2, #0
 8002b70:	4b7d      	ldr	r3, [pc, #500]	; (8002d68 <SX1272GetTimeOnAir+0x2e0>)
 8002b72:	f7fd fced 	bl	8000550 <__aeabi_dmul>
 8002b76:	4603      	mov	r3, r0
 8002b78:	460c      	mov	r4, r1
 8002b7a:	4625      	mov	r5, r4
 8002b7c:	461c      	mov	r4, r3
                                     SX1272.Settings.Fsk.Datarate ) * 1000 );
 8002b7e:	4b78      	ldr	r3, [pc, #480]	; (8002d60 <SX1272GetTimeOnAir+0x2d8>)
 8002b80:	69db      	ldr	r3, [r3, #28]
                                     ( ( SX1272.Settings.Fsk.CrcOn == 0x01 ) ? 2.0 : 0 ) ) /
 8002b82:	4618      	mov	r0, r3
 8002b84:	f7fd fc6a 	bl	800045c <__aeabi_ui2d>
 8002b88:	4602      	mov	r2, r0
 8002b8a:	460b      	mov	r3, r1
 8002b8c:	4620      	mov	r0, r4
 8002b8e:	4629      	mov	r1, r5
 8002b90:	f7fd fe08 	bl	80007a4 <__aeabi_ddiv>
 8002b94:	4603      	mov	r3, r0
 8002b96:	460c      	mov	r4, r1
 8002b98:	4618      	mov	r0, r3
 8002b9a:	4621      	mov	r1, r4
            airTime = (uint32_t) round( ( 8 * ( SX1272.Settings.Fsk.PreambleLen +
 8002b9c:	f04f 0200 	mov.w	r2, #0
 8002ba0:	4b72      	ldr	r3, [pc, #456]	; (8002d6c <SX1272GetTimeOnAir+0x2e4>)
 8002ba2:	f7fd fcd5 	bl	8000550 <__aeabi_dmul>
 8002ba6:	4603      	mov	r3, r0
 8002ba8:	460c      	mov	r4, r1
 8002baa:	ec44 3b17 	vmov	d7, r3, r4
 8002bae:	eeb0 0a47 	vmov.f32	s0, s14
 8002bb2:	eef0 0a67 	vmov.f32	s1, s15
 8002bb6:	f002 f82f 	bl	8004c18 <round>
 8002bba:	ec54 3b10 	vmov	r3, r4, d0
 8002bbe:	4618      	mov	r0, r3
 8002bc0:	4621      	mov	r1, r4
 8002bc2:	f7fd ff5f 	bl	8000a84 <__aeabi_d2uiz>
 8002bc6:	4603      	mov	r3, r0
 8002bc8:	64fb      	str	r3, [r7, #76]	; 0x4c
        }
        break;
 8002bca:	e10f      	b.n	8002dec <SX1272GetTimeOnAir+0x364>
    case MODEM_LORA:
        {
            double bw = 0.0;
 8002bcc:	f04f 0300 	mov.w	r3, #0
 8002bd0:	f04f 0400 	mov.w	r4, #0
 8002bd4:	e9c7 3410 	strd	r3, r4, [r7, #64]	; 0x40
            switch( SX1272.Settings.LoRa.Bandwidth )
 8002bd8:	4b61      	ldr	r3, [pc, #388]	; (8002d60 <SX1272GetTimeOnAir+0x2d8>)
 8002bda:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002bdc:	2b01      	cmp	r3, #1
 8002bde:	d00a      	beq.n	8002bf6 <SX1272GetTimeOnAir+0x16e>
 8002be0:	2b01      	cmp	r3, #1
 8002be2:	d302      	bcc.n	8002bea <SX1272GetTimeOnAir+0x162>
 8002be4:	2b02      	cmp	r3, #2
 8002be6:	d00c      	beq.n	8002c02 <SX1272GetTimeOnAir+0x17a>
 8002be8:	e011      	b.n	8002c0e <SX1272GetTimeOnAir+0x186>
            {
            case 0: // 125 kHz
                bw = 125000;
 8002bea:	a457      	add	r4, pc, #348	; (adr r4, 8002d48 <SX1272GetTimeOnAir+0x2c0>)
 8002bec:	e9d4 3400 	ldrd	r3, r4, [r4]
 8002bf0:	e9c7 3410 	strd	r3, r4, [r7, #64]	; 0x40
                break;
 8002bf4:	e00b      	b.n	8002c0e <SX1272GetTimeOnAir+0x186>
            case 1: // 250 kHz
                bw = 250000;
 8002bf6:	a456      	add	r4, pc, #344	; (adr r4, 8002d50 <SX1272GetTimeOnAir+0x2c8>)
 8002bf8:	e9d4 3400 	ldrd	r3, r4, [r4]
 8002bfc:	e9c7 3410 	strd	r3, r4, [r7, #64]	; 0x40
                break;
 8002c00:	e005      	b.n	8002c0e <SX1272GetTimeOnAir+0x186>
            case 2: // 500 kHz
                bw = 500000;
 8002c02:	a455      	add	r4, pc, #340	; (adr r4, 8002d58 <SX1272GetTimeOnAir+0x2d0>)
 8002c04:	e9d4 3400 	ldrd	r3, r4, [r4]
 8002c08:	e9c7 3410 	strd	r3, r4, [r7, #64]	; 0x40
                break;
 8002c0c:	bf00      	nop
            }

            // Symbol rate : time for one symbol (secs)
            double rs = bw / ( 1 << SX1272.Settings.LoRa.Datarate );
 8002c0e:	4b54      	ldr	r3, [pc, #336]	; (8002d60 <SX1272GetTimeOnAir+0x2d8>)
 8002c10:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002c12:	2201      	movs	r2, #1
 8002c14:	fa02 f303 	lsl.w	r3, r2, r3
 8002c18:	4618      	mov	r0, r3
 8002c1a:	f7fd fc2f 	bl	800047c <__aeabi_i2d>
 8002c1e:	4603      	mov	r3, r0
 8002c20:	460c      	mov	r4, r1
 8002c22:	461a      	mov	r2, r3
 8002c24:	4623      	mov	r3, r4
 8002c26:	e9d7 0110 	ldrd	r0, r1, [r7, #64]	; 0x40
 8002c2a:	f7fd fdbb 	bl	80007a4 <__aeabi_ddiv>
 8002c2e:	4603      	mov	r3, r0
 8002c30:	460c      	mov	r4, r1
 8002c32:	e9c7 340e 	strd	r3, r4, [r7, #56]	; 0x38
            double ts = 1 / rs;
 8002c36:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8002c3a:	f04f 0000 	mov.w	r0, #0
 8002c3e:	4949      	ldr	r1, [pc, #292]	; (8002d64 <SX1272GetTimeOnAir+0x2dc>)
 8002c40:	f7fd fdb0 	bl	80007a4 <__aeabi_ddiv>
 8002c44:	4603      	mov	r3, r0
 8002c46:	460c      	mov	r4, r1
 8002c48:	e9c7 340c 	strd	r3, r4, [r7, #48]	; 0x30
            // time of preamble
            double tPreamble = ( SX1272.Settings.LoRa.PreambleLen + 4.25 ) * ts;
 8002c4c:	4b44      	ldr	r3, [pc, #272]	; (8002d60 <SX1272GetTimeOnAir+0x2d8>)
 8002c4e:	f8b3 304e 	ldrh.w	r3, [r3, #78]	; 0x4e
 8002c52:	4618      	mov	r0, r3
 8002c54:	f7fd fc12 	bl	800047c <__aeabi_i2d>
 8002c58:	f04f 0200 	mov.w	r2, #0
 8002c5c:	4b44      	ldr	r3, [pc, #272]	; (8002d70 <SX1272GetTimeOnAir+0x2e8>)
 8002c5e:	f7fd fac1 	bl	80001e4 <__adddf3>
 8002c62:	4603      	mov	r3, r0
 8002c64:	460c      	mov	r4, r1
 8002c66:	461a      	mov	r2, r3
 8002c68:	4623      	mov	r3, r4
 8002c6a:	e9d7 010c 	ldrd	r0, r1, [r7, #48]	; 0x30
 8002c6e:	f7fd fc6f 	bl	8000550 <__aeabi_dmul>
 8002c72:	4603      	mov	r3, r0
 8002c74:	460c      	mov	r4, r1
 8002c76:	e9c7 340a 	strd	r3, r4, [r7, #40]	; 0x28
            // Symbol length of payload and time
            double tmp = ceil( ( 8 * pktLen - 4 * SX1272.Settings.LoRa.Datarate +
 8002c7a:	79bb      	ldrb	r3, [r7, #6]
 8002c7c:	00db      	lsls	r3, r3, #3
 8002c7e:	461a      	mov	r2, r3
 8002c80:	4b37      	ldr	r3, [pc, #220]	; (8002d60 <SX1272GetTimeOnAir+0x2d8>)
 8002c82:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002c84:	009b      	lsls	r3, r3, #2
 8002c86:	1ad3      	subs	r3, r2, r3
                                 28 + 16 * SX1272.Settings.LoRa.CrcOn -
 8002c88:	4a35      	ldr	r2, [pc, #212]	; (8002d60 <SX1272GetTimeOnAir+0x2d8>)
 8002c8a:	f892 2052 	ldrb.w	r2, [r2, #82]	; 0x52
 8002c8e:	0112      	lsls	r2, r2, #4
 8002c90:	441a      	add	r2, r3
                                 ( SX1272.Settings.LoRa.FixLen ? 20 : 0 ) ) /
 8002c92:	4b33      	ldr	r3, [pc, #204]	; (8002d60 <SX1272GetTimeOnAir+0x2d8>)
 8002c94:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8002c98:	2b00      	cmp	r3, #0
 8002c9a:	d001      	beq.n	8002ca0 <SX1272GetTimeOnAir+0x218>
 8002c9c:	2314      	movs	r3, #20
 8002c9e:	e000      	b.n	8002ca2 <SX1272GetTimeOnAir+0x21a>
 8002ca0:	2300      	movs	r3, #0
                                 28 + 16 * SX1272.Settings.LoRa.CrcOn -
 8002ca2:	1ad3      	subs	r3, r2, r3
 8002ca4:	331c      	adds	r3, #28
            double tmp = ceil( ( 8 * pktLen - 4 * SX1272.Settings.LoRa.Datarate +
 8002ca6:	4618      	mov	r0, r3
 8002ca8:	f7fd fbd8 	bl	800045c <__aeabi_ui2d>
 8002cac:	4604      	mov	r4, r0
 8002cae:	460d      	mov	r5, r1
                                 ( double )( 4 * ( SX1272.Settings.LoRa.Datarate -
 8002cb0:	4b2b      	ldr	r3, [pc, #172]	; (8002d60 <SX1272GetTimeOnAir+0x2d8>)
 8002cb2:	6c9a      	ldr	r2, [r3, #72]	; 0x48
                                 ( ( SX1272.Settings.LoRa.LowDatarateOptimize > 0 ) ? 2 : 0 ) ) ) ) *
 8002cb4:	4b2a      	ldr	r3, [pc, #168]	; (8002d60 <SX1272GetTimeOnAir+0x2d8>)
 8002cb6:	f893 304c 	ldrb.w	r3, [r3, #76]	; 0x4c
 8002cba:	2b00      	cmp	r3, #0
 8002cbc:	d001      	beq.n	8002cc2 <SX1272GetTimeOnAir+0x23a>
 8002cbe:	2302      	movs	r3, #2
 8002cc0:	e000      	b.n	8002cc4 <SX1272GetTimeOnAir+0x23c>
 8002cc2:	2300      	movs	r3, #0
                                 ( double )( 4 * ( SX1272.Settings.LoRa.Datarate -
 8002cc4:	1ad3      	subs	r3, r2, r3
 8002cc6:	009b      	lsls	r3, r3, #2
 8002cc8:	4618      	mov	r0, r3
 8002cca:	f7fd fbc7 	bl	800045c <__aeabi_ui2d>
 8002cce:	4602      	mov	r2, r0
 8002cd0:	460b      	mov	r3, r1
            double tmp = ceil( ( 8 * pktLen - 4 * SX1272.Settings.LoRa.Datarate +
 8002cd2:	4620      	mov	r0, r4
 8002cd4:	4629      	mov	r1, r5
 8002cd6:	f7fd fd65 	bl	80007a4 <__aeabi_ddiv>
 8002cda:	4603      	mov	r3, r0
 8002cdc:	460c      	mov	r4, r1
 8002cde:	ec44 3b17 	vmov	d7, r3, r4
 8002ce2:	eeb0 0a47 	vmov.f32	s0, s14
 8002ce6:	eef0 0a67 	vmov.f32	s1, s15
 8002cea:	f001 fe91 	bl	8004a10 <ceil>
 8002cee:	ec56 5b10 	vmov	r5, r6, d0
                                 ( SX1272.Settings.LoRa.Coderate + 4 );
 8002cf2:	4b1b      	ldr	r3, [pc, #108]	; (8002d60 <SX1272GetTimeOnAir+0x2d8>)
 8002cf4:	f893 304d 	ldrb.w	r3, [r3, #77]	; 0x4d
 8002cf8:	3304      	adds	r3, #4
                                 ( ( SX1272.Settings.LoRa.LowDatarateOptimize > 0 ) ? 2 : 0 ) ) ) ) *
 8002cfa:	4618      	mov	r0, r3
 8002cfc:	f7fd fbbe 	bl	800047c <__aeabi_i2d>
 8002d00:	4603      	mov	r3, r0
 8002d02:	460c      	mov	r4, r1
            double tmp = ceil( ( 8 * pktLen - 4 * SX1272.Settings.LoRa.Datarate +
 8002d04:	461a      	mov	r2, r3
 8002d06:	4623      	mov	r3, r4
 8002d08:	4628      	mov	r0, r5
 8002d0a:	4631      	mov	r1, r6
 8002d0c:	f7fd fc20 	bl	8000550 <__aeabi_dmul>
 8002d10:	4603      	mov	r3, r0
 8002d12:	460c      	mov	r4, r1
 8002d14:	e9c7 3408 	strd	r3, r4, [r7, #32]
            double nPayload = 8 + ( ( tmp > 0 ) ? tmp : 0 );
 8002d18:	f04f 0200 	mov.w	r2, #0
 8002d1c:	f04f 0300 	mov.w	r3, #0
 8002d20:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8002d24:	f7fd fea4 	bl	8000a70 <__aeabi_dcmpgt>
 8002d28:	4603      	mov	r3, r0
 8002d2a:	2b00      	cmp	r3, #0
 8002d2c:	d022      	beq.n	8002d74 <SX1272GetTimeOnAir+0x2ec>
 8002d2e:	f04f 0200 	mov.w	r2, #0
 8002d32:	4b0d      	ldr	r3, [pc, #52]	; (8002d68 <SX1272GetTimeOnAir+0x2e0>)
 8002d34:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8002d38:	f7fd fa54 	bl	80001e4 <__adddf3>
 8002d3c:	4603      	mov	r3, r0
 8002d3e:	460c      	mov	r4, r1
 8002d40:	e01b      	b.n	8002d7a <SX1272GetTimeOnAir+0x2f2>
 8002d42:	bf00      	nop
 8002d44:	f3af 8000 	nop.w
 8002d48:	00000000 	.word	0x00000000
 8002d4c:	40fe8480 	.word	0x40fe8480
 8002d50:	00000000 	.word	0x00000000
 8002d54:	410e8480 	.word	0x410e8480
 8002d58:	00000000 	.word	0x00000000
 8002d5c:	411e8480 	.word	0x411e8480
 8002d60:	200001cc 	.word	0x200001cc
 8002d64:	3ff00000 	.word	0x3ff00000
 8002d68:	40200000 	.word	0x40200000
 8002d6c:	408f4000 	.word	0x408f4000
 8002d70:	40110000 	.word	0x40110000
 8002d74:	f04f 0300 	mov.w	r3, #0
 8002d78:	4c21      	ldr	r4, [pc, #132]	; (8002e00 <SX1272GetTimeOnAir+0x378>)
 8002d7a:	e9c7 3406 	strd	r3, r4, [r7, #24]
            double tPayload = nPayload * ts;
 8002d7e:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8002d82:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8002d86:	f7fd fbe3 	bl	8000550 <__aeabi_dmul>
 8002d8a:	4603      	mov	r3, r0
 8002d8c:	460c      	mov	r4, r1
 8002d8e:	e9c7 3404 	strd	r3, r4, [r7, #16]
            // Time on air
            double tOnAir = tPreamble + tPayload;
 8002d92:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8002d96:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	; 0x28
 8002d9a:	f7fd fa23 	bl	80001e4 <__adddf3>
 8002d9e:	4603      	mov	r3, r0
 8002da0:	460c      	mov	r4, r1
 8002da2:	e9c7 3402 	strd	r3, r4, [r7, #8]
            // return ms secs
            airTime = (uint32_t) floor( tOnAir * 1000 + 0.999 );
 8002da6:	f04f 0200 	mov.w	r2, #0
 8002daa:	4b16      	ldr	r3, [pc, #88]	; (8002e04 <SX1272GetTimeOnAir+0x37c>)
 8002dac:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8002db0:	f7fd fbce 	bl	8000550 <__aeabi_dmul>
 8002db4:	4603      	mov	r3, r0
 8002db6:	460c      	mov	r4, r1
 8002db8:	4618      	mov	r0, r3
 8002dba:	4621      	mov	r1, r4
 8002dbc:	a30e      	add	r3, pc, #56	; (adr r3, 8002df8 <SX1272GetTimeOnAir+0x370>)
 8002dbe:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002dc2:	f7fd fa0f 	bl	80001e4 <__adddf3>
 8002dc6:	4603      	mov	r3, r0
 8002dc8:	460c      	mov	r4, r1
 8002dca:	ec44 3b17 	vmov	d7, r3, r4
 8002dce:	eeb0 0a47 	vmov.f32	s0, s14
 8002dd2:	eef0 0a67 	vmov.f32	s1, s15
 8002dd6:	f001 fe9b 	bl	8004b10 <floor>
 8002dda:	ec54 3b10 	vmov	r3, r4, d0
 8002dde:	4618      	mov	r0, r3
 8002de0:	4621      	mov	r1, r4
 8002de2:	f7fd fe4f 	bl	8000a84 <__aeabi_d2uiz>
 8002de6:	4603      	mov	r3, r0
 8002de8:	64fb      	str	r3, [r7, #76]	; 0x4c
        }
        break;
 8002dea:	bf00      	nop
    }
    return airTime;
 8002dec:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
}
 8002dee:	4618      	mov	r0, r3
 8002df0:	3754      	adds	r7, #84	; 0x54
 8002df2:	46bd      	mov	sp, r7
 8002df4:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002df6:	bf00      	nop
 8002df8:	d916872b 	.word	0xd916872b
 8002dfc:	3feff7ce 	.word	0x3feff7ce
 8002e00:	40200000 	.word	0x40200000
 8002e04:	408f4000 	.word	0x408f4000

08002e08 <SX1272Send>:

void SX1272Send( uint8_t *buffer, uint8_t size )
{
 8002e08:	b580      	push	{r7, lr}
 8002e0a:	b084      	sub	sp, #16
 8002e0c:	af00      	add	r7, sp, #0
 8002e0e:	6078      	str	r0, [r7, #4]
 8002e10:	460b      	mov	r3, r1
 8002e12:	70fb      	strb	r3, [r7, #3]
    uint32_t txTimeout = 0;
 8002e14:	2300      	movs	r3, #0
 8002e16:	60fb      	str	r3, [r7, #12]

    switch( SX1272.Settings.Modem )
 8002e18:	4b51      	ldr	r3, [pc, #324]	; (8002f60 <SX1272Send+0x158>)
 8002e1a:	795b      	ldrb	r3, [r3, #5]
 8002e1c:	2b00      	cmp	r3, #0
 8002e1e:	d002      	beq.n	8002e26 <SX1272Send+0x1e>
 8002e20:	2b01      	cmp	r3, #1
 8002e22:	d045      	beq.n	8002eb0 <SX1272Send+0xa8>
 8002e24:	e094      	b.n	8002f50 <SX1272Send+0x148>
    {
    case MODEM_FSK:
        {
            SX1272.Settings.FskPacketHandler.NbBytes = 0;
 8002e26:	4b4e      	ldr	r3, [pc, #312]	; (8002f60 <SX1272Send+0x158>)
 8002e28:	2200      	movs	r2, #0
 8002e2a:	879a      	strh	r2, [r3, #60]	; 0x3c
            SX1272.Settings.FskPacketHandler.Size = size;
 8002e2c:	78fb      	ldrb	r3, [r7, #3]
 8002e2e:	b29a      	uxth	r2, r3
 8002e30:	4b4b      	ldr	r3, [pc, #300]	; (8002f60 <SX1272Send+0x158>)
 8002e32:	875a      	strh	r2, [r3, #58]	; 0x3a

            if( SX1272.Settings.Fsk.FixLen == false )
 8002e34:	4b4a      	ldr	r3, [pc, #296]	; (8002f60 <SX1272Send+0x158>)
 8002e36:	f893 3022 	ldrb.w	r3, [r3, #34]	; 0x22
 8002e3a:	f083 0301 	eor.w	r3, r3, #1
 8002e3e:	b2db      	uxtb	r3, r3
 8002e40:	2b00      	cmp	r3, #0
 8002e42:	d005      	beq.n	8002e50 <SX1272Send+0x48>
            {
                SX1272WriteFifo( ( uint8_t* )&size, 1 );
 8002e44:	1cfb      	adds	r3, r7, #3
 8002e46:	2101      	movs	r1, #1
 8002e48:	4618      	mov	r0, r3
 8002e4a:	f000 fc09 	bl	8003660 <SX1272WriteFifo>
 8002e4e:	e004      	b.n	8002e5a <SX1272Send+0x52>
            }
            else
            {
                SX1272Write( REG_PAYLOADLENGTH, size );
 8002e50:	78fb      	ldrb	r3, [r7, #3]
 8002e52:	4619      	mov	r1, r3
 8002e54:	2032      	movs	r0, #50	; 0x32
 8002e56:	f000 fb75 	bl	8003544 <SX1272Write>
            }

            if( ( size > 0 ) && ( size <= 64 ) )
 8002e5a:	78fb      	ldrb	r3, [r7, #3]
 8002e5c:	2b00      	cmp	r3, #0
 8002e5e:	d007      	beq.n	8002e70 <SX1272Send+0x68>
 8002e60:	78fb      	ldrb	r3, [r7, #3]
 8002e62:	2b40      	cmp	r3, #64	; 0x40
 8002e64:	d804      	bhi.n	8002e70 <SX1272Send+0x68>
            {
                SX1272.Settings.FskPacketHandler.ChunkSize = size;
 8002e66:	78fa      	ldrb	r2, [r7, #3]
 8002e68:	4b3d      	ldr	r3, [pc, #244]	; (8002f60 <SX1272Send+0x158>)
 8002e6a:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8002e6e:	e00a      	b.n	8002e86 <SX1272Send+0x7e>
            }
            else
            {
                memcpy1( RxTxBuffer, buffer, size );
 8002e70:	78fb      	ldrb	r3, [r7, #3]
 8002e72:	b29b      	uxth	r3, r3
 8002e74:	461a      	mov	r2, r3
 8002e76:	6879      	ldr	r1, [r7, #4]
 8002e78:	483a      	ldr	r0, [pc, #232]	; (8002f64 <SX1272Send+0x15c>)
 8002e7a:	f001 f9a3 	bl	80041c4 <memcpy1>
                SX1272.Settings.FskPacketHandler.ChunkSize = 32;
 8002e7e:	4b38      	ldr	r3, [pc, #224]	; (8002f60 <SX1272Send+0x158>)
 8002e80:	2220      	movs	r2, #32
 8002e82:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
            }

            // Write payload buffer
            SX1272WriteFifo( buffer, SX1272.Settings.FskPacketHandler.ChunkSize );
 8002e86:	4b36      	ldr	r3, [pc, #216]	; (8002f60 <SX1272Send+0x158>)
 8002e88:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8002e8c:	4619      	mov	r1, r3
 8002e8e:	6878      	ldr	r0, [r7, #4]
 8002e90:	f000 fbe6 	bl	8003660 <SX1272WriteFifo>
            SX1272.Settings.FskPacketHandler.NbBytes += SX1272.Settings.FskPacketHandler.ChunkSize;
 8002e94:	4b32      	ldr	r3, [pc, #200]	; (8002f60 <SX1272Send+0x158>)
 8002e96:	8f9a      	ldrh	r2, [r3, #60]	; 0x3c
 8002e98:	4b31      	ldr	r3, [pc, #196]	; (8002f60 <SX1272Send+0x158>)
 8002e9a:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8002e9e:	b29b      	uxth	r3, r3
 8002ea0:	4413      	add	r3, r2
 8002ea2:	b29a      	uxth	r2, r3
 8002ea4:	4b2e      	ldr	r3, [pc, #184]	; (8002f60 <SX1272Send+0x158>)
 8002ea6:	879a      	strh	r2, [r3, #60]	; 0x3c
            txTimeout = SX1272.Settings.Fsk.TxTimeout;
 8002ea8:	4b2d      	ldr	r3, [pc, #180]	; (8002f60 <SX1272Send+0x158>)
 8002eaa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002eac:	60fb      	str	r3, [r7, #12]
        }
        break;
 8002eae:	e04f      	b.n	8002f50 <SX1272Send+0x148>
    case MODEM_LORA:
        {
            if( SX1272.Settings.LoRa.IqInverted == true )
 8002eb0:	4b2b      	ldr	r3, [pc, #172]	; (8002f60 <SX1272Send+0x158>)
 8002eb2:	f893 3055 	ldrb.w	r3, [r3, #85]	; 0x55
 8002eb6:	2b00      	cmp	r3, #0
 8002eb8:	d00f      	beq.n	8002eda <SX1272Send+0xd2>
            {
                SX1272Write( REG_LR_INVERTIQ, ( ( SX1272Read( REG_LR_INVERTIQ ) & RFLR_INVERTIQ_TX_MASK & RFLR_INVERTIQ_RX_MASK ) | RFLR_INVERTIQ_RX_OFF | RFLR_INVERTIQ_TX_ON ) );
 8002eba:	2033      	movs	r0, #51	; 0x33
 8002ebc:	f000 fb54 	bl	8003568 <SX1272Read>
 8002ec0:	4603      	mov	r3, r0
 8002ec2:	f023 0341 	bic.w	r3, r3, #65	; 0x41
 8002ec6:	b2db      	uxtb	r3, r3
 8002ec8:	4619      	mov	r1, r3
 8002eca:	2033      	movs	r0, #51	; 0x33
 8002ecc:	f000 fb3a 	bl	8003544 <SX1272Write>
                SX1272Write( REG_LR_INVERTIQ2, RFLR_INVERTIQ2_ON );
 8002ed0:	2119      	movs	r1, #25
 8002ed2:	203b      	movs	r0, #59	; 0x3b
 8002ed4:	f000 fb36 	bl	8003544 <SX1272Write>
 8002ed8:	e013      	b.n	8002f02 <SX1272Send+0xfa>
            }
            else
            {
                SX1272Write( REG_LR_INVERTIQ, ( ( SX1272Read( REG_LR_INVERTIQ ) & RFLR_INVERTIQ_TX_MASK & RFLR_INVERTIQ_RX_MASK ) | RFLR_INVERTIQ_RX_OFF | RFLR_INVERTIQ_TX_OFF ) );
 8002eda:	2033      	movs	r0, #51	; 0x33
 8002edc:	f000 fb44 	bl	8003568 <SX1272Read>
 8002ee0:	4603      	mov	r3, r0
 8002ee2:	b25b      	sxtb	r3, r3
 8002ee4:	f023 0341 	bic.w	r3, r3, #65	; 0x41
 8002ee8:	b25b      	sxtb	r3, r3
 8002eea:	f043 0301 	orr.w	r3, r3, #1
 8002eee:	b25b      	sxtb	r3, r3
 8002ef0:	b2db      	uxtb	r3, r3
 8002ef2:	4619      	mov	r1, r3
 8002ef4:	2033      	movs	r0, #51	; 0x33
 8002ef6:	f000 fb25 	bl	8003544 <SX1272Write>
                SX1272Write( REG_LR_INVERTIQ2, RFLR_INVERTIQ2_OFF );
 8002efa:	211d      	movs	r1, #29
 8002efc:	203b      	movs	r0, #59	; 0x3b
 8002efe:	f000 fb21 	bl	8003544 <SX1272Write>
            }

            SX1272.Settings.LoRaPacketHandler.Size = size;
 8002f02:	78fa      	ldrb	r2, [r7, #3]
 8002f04:	4b16      	ldr	r3, [pc, #88]	; (8002f60 <SX1272Send+0x158>)
 8002f06:	f883 2064 	strb.w	r2, [r3, #100]	; 0x64

            // Initializes the payload size
            SX1272Write( REG_LR_PAYLOADLENGTH, size );
 8002f0a:	78fb      	ldrb	r3, [r7, #3]
 8002f0c:	4619      	mov	r1, r3
 8002f0e:	2022      	movs	r0, #34	; 0x22
 8002f10:	f000 fb18 	bl	8003544 <SX1272Write>

            // Full buffer used for Tx
            SX1272Write( REG_LR_FIFOTXBASEADDR, 0 );
 8002f14:	2100      	movs	r1, #0
 8002f16:	200e      	movs	r0, #14
 8002f18:	f000 fb14 	bl	8003544 <SX1272Write>
            SX1272Write( REG_LR_FIFOADDRPTR, 0 );
 8002f1c:	2100      	movs	r1, #0
 8002f1e:	200d      	movs	r0, #13
 8002f20:	f000 fb10 	bl	8003544 <SX1272Write>

            // FIFO operations can not take place in Sleep mode
            if( ( SX1272Read( REG_OPMODE ) & ~RF_OPMODE_MASK ) == RF_OPMODE_SLEEP )
 8002f24:	2001      	movs	r0, #1
 8002f26:	f000 fb1f 	bl	8003568 <SX1272Read>
 8002f2a:	4603      	mov	r3, r0
 8002f2c:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8002f30:	2b00      	cmp	r3, #0
 8002f32:	d104      	bne.n	8002f3e <SX1272Send+0x136>
            {
                SX1272SetStby( );
 8002f34:	f000 f836 	bl	8002fa4 <SX1272SetStby>
                DelayMs( 1 );
 8002f38:	2001      	movs	r0, #1
 8002f3a:	f001 f877 	bl	800402c <DelayMs>
            }
            // Write payload buffer
            SX1272WriteFifo( buffer, size );
 8002f3e:	78fb      	ldrb	r3, [r7, #3]
 8002f40:	4619      	mov	r1, r3
 8002f42:	6878      	ldr	r0, [r7, #4]
 8002f44:	f000 fb8c 	bl	8003660 <SX1272WriteFifo>
            txTimeout = SX1272.Settings.LoRa.TxTimeout;
 8002f48:	4b05      	ldr	r3, [pc, #20]	; (8002f60 <SX1272Send+0x158>)
 8002f4a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002f4c:	60fb      	str	r3, [r7, #12]
        }
        break;
 8002f4e:	bf00      	nop
    }

    SX1272SetTx( txTimeout );
 8002f50:	68f8      	ldr	r0, [r7, #12]
 8002f52:	f000 f91f 	bl	8003194 <SX1272SetTx>
}
 8002f56:	bf00      	nop
 8002f58:	3710      	adds	r7, #16
 8002f5a:	46bd      	mov	sp, r7
 8002f5c:	bd80      	pop	{r7, pc}
 8002f5e:	bf00      	nop
 8002f60:	200001cc 	.word	0x200001cc
 8002f64:	20000048 	.word	0x20000048

08002f68 <SX1272SetSleep>:

void SX1272SetSleep( void )
{
 8002f68:	b580      	push	{r7, lr}
 8002f6a:	af00      	add	r7, sp, #0
    TimerStop( &RxTimeoutTimer );
 8002f6c:	4809      	ldr	r0, [pc, #36]	; (8002f94 <SX1272SetSleep+0x2c>)
 8002f6e:	f001 f88b 	bl	8004088 <TimerStop>
    TimerStop( &TxTimeoutTimer );
 8002f72:	4809      	ldr	r0, [pc, #36]	; (8002f98 <SX1272SetSleep+0x30>)
 8002f74:	f001 f888 	bl	8004088 <TimerStop>

    SX1272SetOpMode( RF_OPMODE_SLEEP );
 8002f78:	2000      	movs	r0, #0
 8002f7a:	f000 fa59 	bl	8003430 <SX1272SetOpMode>

    // Disable TCXO radio is in SLEEP mode
    LoRaBoardCallbacks->SX1272BoardSetXO( RESET );
 8002f7e:	4b07      	ldr	r3, [pc, #28]	; (8002f9c <SX1272SetSleep+0x34>)
 8002f80:	681b      	ldr	r3, [r3, #0]
 8002f82:	681b      	ldr	r3, [r3, #0]
 8002f84:	2000      	movs	r0, #0
 8002f86:	4798      	blx	r3

    SX1272.Settings.State = RF_IDLE;
 8002f88:	4b05      	ldr	r3, [pc, #20]	; (8002fa0 <SX1272SetSleep+0x38>)
 8002f8a:	2200      	movs	r2, #0
 8002f8c:	711a      	strb	r2, [r3, #4]
}
 8002f8e:	bf00      	nop
 8002f90:	bd80      	pop	{r7, pc}
 8002f92:	bf00      	nop
 8002f94:	2000025c 	.word	0x2000025c
 8002f98:	20000234 	.word	0x20000234
 8002f9c:	20000148 	.word	0x20000148
 8002fa0:	200001cc 	.word	0x200001cc

08002fa4 <SX1272SetStby>:

void SX1272SetStby( void )
{
 8002fa4:	b580      	push	{r7, lr}
 8002fa6:	af00      	add	r7, sp, #0
    TimerStop( &RxTimeoutTimer );
 8002fa8:	4806      	ldr	r0, [pc, #24]	; (8002fc4 <SX1272SetStby+0x20>)
 8002faa:	f001 f86d 	bl	8004088 <TimerStop>
    TimerStop( &TxTimeoutTimer );
 8002fae:	4806      	ldr	r0, [pc, #24]	; (8002fc8 <SX1272SetStby+0x24>)
 8002fb0:	f001 f86a 	bl	8004088 <TimerStop>

    SX1272SetOpMode( RF_OPMODE_STANDBY );
 8002fb4:	2001      	movs	r0, #1
 8002fb6:	f000 fa3b 	bl	8003430 <SX1272SetOpMode>
    SX1272.Settings.State = RF_IDLE;
 8002fba:	4b04      	ldr	r3, [pc, #16]	; (8002fcc <SX1272SetStby+0x28>)
 8002fbc:	2200      	movs	r2, #0
 8002fbe:	711a      	strb	r2, [r3, #4]
}
 8002fc0:	bf00      	nop
 8002fc2:	bd80      	pop	{r7, pc}
 8002fc4:	2000025c 	.word	0x2000025c
 8002fc8:	20000234 	.word	0x20000234
 8002fcc:	200001cc 	.word	0x200001cc

08002fd0 <SX1272SetRx>:

void SX1272SetRx( uint32_t timeout )
{
 8002fd0:	b580      	push	{r7, lr}
 8002fd2:	b084      	sub	sp, #16
 8002fd4:	af00      	add	r7, sp, #0
 8002fd6:	6078      	str	r0, [r7, #4]
    bool rxContinuous = false;
 8002fd8:	2300      	movs	r3, #0
 8002fda:	73fb      	strb	r3, [r7, #15]
    TimerStop( &TxTimeoutTimer );
 8002fdc:	4868      	ldr	r0, [pc, #416]	; (8003180 <SX1272SetRx+0x1b0>)
 8002fde:	f001 f853 	bl	8004088 <TimerStop>

    switch( SX1272.Settings.Modem )
 8002fe2:	4b68      	ldr	r3, [pc, #416]	; (8003184 <SX1272SetRx+0x1b4>)
 8002fe4:	795b      	ldrb	r3, [r3, #5]
 8002fe6:	2b00      	cmp	r3, #0
 8002fe8:	d002      	beq.n	8002ff0 <SX1272SetRx+0x20>
 8002fea:	2b01      	cmp	r3, #1
 8002fec:	d03c      	beq.n	8003068 <SX1272SetRx+0x98>
 8002fee:	e095      	b.n	800311c <SX1272SetRx+0x14c>
    {
    case MODEM_FSK:
        {
            rxContinuous = SX1272.Settings.Fsk.RxContinuous;
 8002ff0:	4b64      	ldr	r3, [pc, #400]	; (8003184 <SX1272SetRx+0x1b4>)
 8002ff2:	f893 3026 	ldrb.w	r3, [r3, #38]	; 0x26
 8002ff6:	73fb      	strb	r3, [r7, #15]
            // DIO1=FifoLevel
            // DIO2=SyncAddr
            // DIO3=FifoEmpty
            // DIO4=Preamble
            // DIO5=ModeReady
            SX1272Write( REG_DIOMAPPING1, ( SX1272Read( REG_DIOMAPPING1 ) & RF_DIOMAPPING1_DIO0_MASK &
 8002ff8:	2040      	movs	r0, #64	; 0x40
 8002ffa:	f000 fab5 	bl	8003568 <SX1272Read>
 8002ffe:	4603      	mov	r3, r0
 8003000:	b25b      	sxtb	r3, r3
                                                                            RF_DIOMAPPING1_DIO1_MASK &
                                                                            RF_DIOMAPPING1_DIO2_MASK ) |
                                                                            RF_DIOMAPPING1_DIO0_00 |
 8003002:	f003 0303 	and.w	r3, r3, #3
 8003006:	b25b      	sxtb	r3, r3
                                                                            RF_DIOMAPPING1_DIO1_00 |
 8003008:	f043 030c 	orr.w	r3, r3, #12
 800300c:	b25b      	sxtb	r3, r3
            SX1272Write( REG_DIOMAPPING1, ( SX1272Read( REG_DIOMAPPING1 ) & RF_DIOMAPPING1_DIO0_MASK &
 800300e:	b2db      	uxtb	r3, r3
 8003010:	4619      	mov	r1, r3
 8003012:	2040      	movs	r0, #64	; 0x40
 8003014:	f000 fa96 	bl	8003544 <SX1272Write>
                                                                            RF_DIOMAPPING1_DIO2_11 );

            SX1272Write( REG_DIOMAPPING2, ( SX1272Read( REG_DIOMAPPING2 ) & RF_DIOMAPPING2_DIO4_MASK &
 8003018:	2041      	movs	r0, #65	; 0x41
 800301a:	f000 faa5 	bl	8003568 <SX1272Read>
 800301e:	4603      	mov	r3, r0
 8003020:	f063 033e 	orn	r3, r3, #62	; 0x3e
 8003024:	b2db      	uxtb	r3, r3
 8003026:	4619      	mov	r1, r3
 8003028:	2041      	movs	r0, #65	; 0x41
 800302a:	f000 fa8b 	bl	8003544 <SX1272Write>
                                                                            RF_DIOMAPPING2_MAP_MASK ) |
                                                                            RF_DIOMAPPING2_DIO4_11 |
                                                                            RF_DIOMAPPING2_MAP_PREAMBLEDETECT );

            SX1272.Settings.FskPacketHandler.FifoThresh = SX1272Read( REG_FIFOTHRESH ) & 0x3F;
 800302e:	2035      	movs	r0, #53	; 0x35
 8003030:	f000 fa9a 	bl	8003568 <SX1272Read>
 8003034:	4603      	mov	r3, r0
 8003036:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800303a:	b2da      	uxtb	r2, r3
 800303c:	4b51      	ldr	r3, [pc, #324]	; (8003184 <SX1272SetRx+0x1b4>)
 800303e:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

            SX1272Write( REG_RXCONFIG, RF_RXCONFIG_AFCAUTO_ON | RF_RXCONFIG_AGCAUTO_ON | RF_RXCONFIG_RXTRIGER_PREAMBLEDETECT );
 8003042:	211e      	movs	r1, #30
 8003044:	200d      	movs	r0, #13
 8003046:	f000 fa7d 	bl	8003544 <SX1272Write>

            SX1272.Settings.FskPacketHandler.PreambleDetected = false;
 800304a:	4b4e      	ldr	r3, [pc, #312]	; (8003184 <SX1272SetRx+0x1b4>)
 800304c:	2200      	movs	r2, #0
 800304e:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
            SX1272.Settings.FskPacketHandler.SyncWordDetected = false;
 8003052:	4b4c      	ldr	r3, [pc, #304]	; (8003184 <SX1272SetRx+0x1b4>)
 8003054:	2200      	movs	r2, #0
 8003056:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31
            SX1272.Settings.FskPacketHandler.NbBytes = 0;
 800305a:	4b4a      	ldr	r3, [pc, #296]	; (8003184 <SX1272SetRx+0x1b4>)
 800305c:	2200      	movs	r2, #0
 800305e:	879a      	strh	r2, [r3, #60]	; 0x3c
            SX1272.Settings.FskPacketHandler.Size = 0;
 8003060:	4b48      	ldr	r3, [pc, #288]	; (8003184 <SX1272SetRx+0x1b4>)
 8003062:	2200      	movs	r2, #0
 8003064:	875a      	strh	r2, [r3, #58]	; 0x3a
        }
        break;
 8003066:	e059      	b.n	800311c <SX1272SetRx+0x14c>
    case MODEM_LORA:
        {
            if( SX1272.Settings.LoRa.IqInverted == true )
 8003068:	4b46      	ldr	r3, [pc, #280]	; (8003184 <SX1272SetRx+0x1b4>)
 800306a:	f893 3055 	ldrb.w	r3, [r3, #85]	; 0x55
 800306e:	2b00      	cmp	r3, #0
 8003070:	d00f      	beq.n	8003092 <SX1272SetRx+0xc2>
            {
                SX1272Write( REG_LR_INVERTIQ, ( ( SX1272Read( REG_LR_INVERTIQ ) & RFLR_INVERTIQ_TX_MASK & RFLR_INVERTIQ_RX_MASK ) | RFLR_INVERTIQ_RX_ON | RFLR_INVERTIQ_TX_OFF ) );
 8003072:	2033      	movs	r0, #51	; 0x33
 8003074:	f000 fa78 	bl	8003568 <SX1272Read>
 8003078:	4603      	mov	r3, r0
 800307a:	f043 0341 	orr.w	r3, r3, #65	; 0x41
 800307e:	b2db      	uxtb	r3, r3
 8003080:	4619      	mov	r1, r3
 8003082:	2033      	movs	r0, #51	; 0x33
 8003084:	f000 fa5e 	bl	8003544 <SX1272Write>
                SX1272Write( REG_LR_INVERTIQ2, RFLR_INVERTIQ2_ON );
 8003088:	2119      	movs	r1, #25
 800308a:	203b      	movs	r0, #59	; 0x3b
 800308c:	f000 fa5a 	bl	8003544 <SX1272Write>
 8003090:	e013      	b.n	80030ba <SX1272SetRx+0xea>
            }
            else
            {
                SX1272Write( REG_LR_INVERTIQ, ( ( SX1272Read( REG_LR_INVERTIQ ) & RFLR_INVERTIQ_TX_MASK & RFLR_INVERTIQ_RX_MASK ) | RFLR_INVERTIQ_RX_OFF | RFLR_INVERTIQ_TX_OFF ) );
 8003092:	2033      	movs	r0, #51	; 0x33
 8003094:	f000 fa68 	bl	8003568 <SX1272Read>
 8003098:	4603      	mov	r3, r0
 800309a:	b25b      	sxtb	r3, r3
 800309c:	f023 0341 	bic.w	r3, r3, #65	; 0x41
 80030a0:	b25b      	sxtb	r3, r3
 80030a2:	f043 0301 	orr.w	r3, r3, #1
 80030a6:	b25b      	sxtb	r3, r3
 80030a8:	b2db      	uxtb	r3, r3
 80030aa:	4619      	mov	r1, r3
 80030ac:	2033      	movs	r0, #51	; 0x33
 80030ae:	f000 fa49 	bl	8003544 <SX1272Write>
                SX1272Write( REG_LR_INVERTIQ2, RFLR_INVERTIQ2_OFF );
 80030b2:	211d      	movs	r1, #29
 80030b4:	203b      	movs	r0, #59	; 0x3b
 80030b6:	f000 fa45 	bl	8003544 <SX1272Write>
            }

            rxContinuous = SX1272.Settings.LoRa.RxContinuous;
 80030ba:	4b32      	ldr	r3, [pc, #200]	; (8003184 <SX1272SetRx+0x1b4>)
 80030bc:	f893 3056 	ldrb.w	r3, [r3, #86]	; 0x56
 80030c0:	73fb      	strb	r3, [r7, #15]

            if( SX1272.Settings.LoRa.FreqHopOn == true )
 80030c2:	4b30      	ldr	r3, [pc, #192]	; (8003184 <SX1272SetRx+0x1b4>)
 80030c4:	f893 3053 	ldrb.w	r3, [r3, #83]	; 0x53
 80030c8:	2b00      	cmp	r3, #0
 80030ca:	d00f      	beq.n	80030ec <SX1272SetRx+0x11c>
            {
                SX1272Write( REG_LR_IRQFLAGSMASK, //RFLR_IRQFLAGS_RXTIMEOUT |
 80030cc:	211d      	movs	r1, #29
 80030ce:	2011      	movs	r0, #17
 80030d0:	f000 fa38 	bl	8003544 <SX1272Write>
                                                  RFLR_IRQFLAGS_CADDONE |
                                                  //RFLR_IRQFLAGS_FHSSCHANGEDCHANNEL |
                                                  RFLR_IRQFLAGS_CADDETECTED );

                // DIO0=RxDone, DIO2=FhssChangeChannel
                SX1272Write( REG_DIOMAPPING1, ( SX1272Read( REG_DIOMAPPING1 ) & RFLR_DIOMAPPING1_DIO0_MASK & RFLR_DIOMAPPING1_DIO2_MASK  ) | RFLR_DIOMAPPING1_DIO0_00 | RFLR_DIOMAPPING1_DIO2_00 );
 80030d4:	2040      	movs	r0, #64	; 0x40
 80030d6:	f000 fa47 	bl	8003568 <SX1272Read>
 80030da:	4603      	mov	r3, r0
 80030dc:	f003 0333 	and.w	r3, r3, #51	; 0x33
 80030e0:	b2db      	uxtb	r3, r3
 80030e2:	4619      	mov	r1, r3
 80030e4:	2040      	movs	r0, #64	; 0x40
 80030e6:	f000 fa2d 	bl	8003544 <SX1272Write>
 80030ea:	e00e      	b.n	800310a <SX1272SetRx+0x13a>
            }
            else
            {
                SX1272Write( REG_LR_IRQFLAGSMASK, //RFLR_IRQFLAGS_RXTIMEOUT |
 80030ec:	211f      	movs	r1, #31
 80030ee:	2011      	movs	r0, #17
 80030f0:	f000 fa28 	bl	8003544 <SX1272Write>
                                                  RFLR_IRQFLAGS_CADDONE |
                                                  RFLR_IRQFLAGS_FHSSCHANGEDCHANNEL |
                                                  RFLR_IRQFLAGS_CADDETECTED );

                // DIO0=RxDone
                SX1272Write( REG_DIOMAPPING1, ( SX1272Read( REG_DIOMAPPING1 ) & RFLR_DIOMAPPING1_DIO0_MASK ) | RFLR_DIOMAPPING1_DIO0_00 );
 80030f4:	2040      	movs	r0, #64	; 0x40
 80030f6:	f000 fa37 	bl	8003568 <SX1272Read>
 80030fa:	4603      	mov	r3, r0
 80030fc:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003100:	b2db      	uxtb	r3, r3
 8003102:	4619      	mov	r1, r3
 8003104:	2040      	movs	r0, #64	; 0x40
 8003106:	f000 fa1d 	bl	8003544 <SX1272Write>
            }
            SX1272Write( REG_LR_FIFORXBASEADDR, 0 );
 800310a:	2100      	movs	r1, #0
 800310c:	200f      	movs	r0, #15
 800310e:	f000 fa19 	bl	8003544 <SX1272Write>
            SX1272Write( REG_LR_FIFOADDRPTR, 0 );
 8003112:	2100      	movs	r1, #0
 8003114:	200d      	movs	r0, #13
 8003116:	f000 fa15 	bl	8003544 <SX1272Write>
        }
        break;
 800311a:	bf00      	nop
    }

    memset( RxTxBuffer, 0, ( size_t )RX_BUFFER_SIZE );
 800311c:	f44f 7280 	mov.w	r2, #256	; 0x100
 8003120:	2100      	movs	r1, #0
 8003122:	4819      	ldr	r0, [pc, #100]	; (8003188 <SX1272SetRx+0x1b8>)
 8003124:	f001 fc59 	bl	80049da <memset>

    SX1272.Settings.State = RF_RX_RUNNING;
 8003128:	4b16      	ldr	r3, [pc, #88]	; (8003184 <SX1272SetRx+0x1b4>)
 800312a:	2201      	movs	r2, #1
 800312c:	711a      	strb	r2, [r3, #4]
    if( timeout != 0 )
 800312e:	687b      	ldr	r3, [r7, #4]
 8003130:	2b00      	cmp	r3, #0
 8003132:	d006      	beq.n	8003142 <SX1272SetRx+0x172>
    {
        TimerSetValue( &RxTimeoutTimer, timeout );
 8003134:	6879      	ldr	r1, [r7, #4]
 8003136:	4815      	ldr	r0, [pc, #84]	; (800318c <SX1272SetRx+0x1bc>)
 8003138:	f001 f81c 	bl	8004174 <TimerSetValue>
        TimerStart( &RxTimeoutTimer );
 800313c:	4813      	ldr	r0, [pc, #76]	; (800318c <SX1272SetRx+0x1bc>)
 800313e:	f000 ff99 	bl	8004074 <TimerStart>
    }

    if( SX1272.Settings.Modem == MODEM_FSK )
 8003142:	4b10      	ldr	r3, [pc, #64]	; (8003184 <SX1272SetRx+0x1b4>)
 8003144:	795b      	ldrb	r3, [r3, #5]
 8003146:	2b00      	cmp	r3, #0
 8003148:	d10c      	bne.n	8003164 <SX1272SetRx+0x194>
    {
        SX1272SetOpMode( RF_OPMODE_RECEIVER );
 800314a:	2005      	movs	r0, #5
 800314c:	f000 f970 	bl	8003430 <SX1272SetOpMode>

        TimerSetValue( &RxTimeoutSyncWord, SX1272.Settings.Fsk.RxSingleTimeout );
 8003150:	4b0c      	ldr	r3, [pc, #48]	; (8003184 <SX1272SetRx+0x1b4>)
 8003152:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003154:	4619      	mov	r1, r3
 8003156:	480e      	ldr	r0, [pc, #56]	; (8003190 <SX1272SetRx+0x1c0>)
 8003158:	f001 f80c 	bl	8004174 <TimerSetValue>
        TimerStart( &RxTimeoutSyncWord );
 800315c:	480c      	ldr	r0, [pc, #48]	; (8003190 <SX1272SetRx+0x1c0>)
 800315e:	f000 ff89 	bl	8004074 <TimerStart>
        else
        {
            SX1272SetOpMode( RFLR_OPMODE_RECEIVER_SINGLE );
        }
    }
}
 8003162:	e009      	b.n	8003178 <SX1272SetRx+0x1a8>
        if( rxContinuous == true )
 8003164:	7bfb      	ldrb	r3, [r7, #15]
 8003166:	2b00      	cmp	r3, #0
 8003168:	d003      	beq.n	8003172 <SX1272SetRx+0x1a2>
            SX1272SetOpMode( RFLR_OPMODE_RECEIVER );
 800316a:	2005      	movs	r0, #5
 800316c:	f000 f960 	bl	8003430 <SX1272SetOpMode>
}
 8003170:	e002      	b.n	8003178 <SX1272SetRx+0x1a8>
            SX1272SetOpMode( RFLR_OPMODE_RECEIVER_SINGLE );
 8003172:	2006      	movs	r0, #6
 8003174:	f000 f95c 	bl	8003430 <SX1272SetOpMode>
}
 8003178:	bf00      	nop
 800317a:	3710      	adds	r7, #16
 800317c:	46bd      	mov	sp, r7
 800317e:	bd80      	pop	{r7, pc}
 8003180:	20000234 	.word	0x20000234
 8003184:	200001cc 	.word	0x200001cc
 8003188:	20000048 	.word	0x20000048
 800318c:	2000025c 	.word	0x2000025c
 8003190:	20000248 	.word	0x20000248

08003194 <SX1272SetTx>:

void SX1272SetTx( uint32_t timeout )
{
 8003194:	b580      	push	{r7, lr}
 8003196:	b082      	sub	sp, #8
 8003198:	af00      	add	r7, sp, #0
 800319a:	6078      	str	r0, [r7, #4]
    TimerStop( &RxTimeoutTimer );
 800319c:	4837      	ldr	r0, [pc, #220]	; (800327c <SX1272SetTx+0xe8>)
 800319e:	f000 ff73 	bl	8004088 <TimerStop>

    TimerSetValue( &TxTimeoutTimer, timeout );
 80031a2:	6879      	ldr	r1, [r7, #4]
 80031a4:	4836      	ldr	r0, [pc, #216]	; (8003280 <SX1272SetTx+0xec>)
 80031a6:	f000 ffe5 	bl	8004174 <TimerSetValue>

    switch( SX1272.Settings.Modem )
 80031aa:	4b36      	ldr	r3, [pc, #216]	; (8003284 <SX1272SetTx+0xf0>)
 80031ac:	795b      	ldrb	r3, [r3, #5]
 80031ae:	2b00      	cmp	r3, #0
 80031b0:	d002      	beq.n	80031b8 <SX1272SetTx+0x24>
 80031b2:	2b01      	cmp	r3, #1
 80031b4:	d026      	beq.n	8003204 <SX1272SetTx+0x70>
 80031b6:	e054      	b.n	8003262 <SX1272SetTx+0xce>
            // DIO1=FifoEmpty
            // DIO2=FifoFull
            // DIO3=FifoEmpty
            // DIO4=LowBat
            // DIO5=ModeReady
            SX1272Write( REG_DIOMAPPING1, ( SX1272Read( REG_DIOMAPPING1 ) & RF_DIOMAPPING1_DIO0_MASK &
 80031b8:	2040      	movs	r0, #64	; 0x40
 80031ba:	f000 f9d5 	bl	8003568 <SX1272Read>
 80031be:	4603      	mov	r3, r0
 80031c0:	b25b      	sxtb	r3, r3
                                                                            RF_DIOMAPPING1_DIO1_MASK &
 80031c2:	f003 0303 	and.w	r3, r3, #3
 80031c6:	b25b      	sxtb	r3, r3
                                                                            RF_DIOMAPPING1_DIO2_MASK ) |
 80031c8:	f043 0310 	orr.w	r3, r3, #16
 80031cc:	b25b      	sxtb	r3, r3
            SX1272Write( REG_DIOMAPPING1, ( SX1272Read( REG_DIOMAPPING1 ) & RF_DIOMAPPING1_DIO0_MASK &
 80031ce:	b2db      	uxtb	r3, r3
 80031d0:	4619      	mov	r1, r3
 80031d2:	2040      	movs	r0, #64	; 0x40
 80031d4:	f000 f9b6 	bl	8003544 <SX1272Write>
                                                                            RF_DIOMAPPING1_DIO1_01 );

            SX1272Write( REG_DIOMAPPING2, ( SX1272Read( REG_DIOMAPPING2 ) & RF_DIOMAPPING2_DIO4_MASK &
 80031d8:	2041      	movs	r0, #65	; 0x41
 80031da:	f000 f9c5 	bl	8003568 <SX1272Read>
 80031de:	4603      	mov	r3, r0
 80031e0:	f003 033e 	and.w	r3, r3, #62	; 0x3e
 80031e4:	b2db      	uxtb	r3, r3
 80031e6:	4619      	mov	r1, r3
 80031e8:	2041      	movs	r0, #65	; 0x41
 80031ea:	f000 f9ab 	bl	8003544 <SX1272Write>
                                                                            RF_DIOMAPPING2_MAP_MASK ) );
            SX1272.Settings.FskPacketHandler.FifoThresh = SX1272Read( REG_FIFOTHRESH ) & 0x3F;
 80031ee:	2035      	movs	r0, #53	; 0x35
 80031f0:	f000 f9ba 	bl	8003568 <SX1272Read>
 80031f4:	4603      	mov	r3, r0
 80031f6:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80031fa:	b2da      	uxtb	r2, r3
 80031fc:	4b21      	ldr	r3, [pc, #132]	; (8003284 <SX1272SetTx+0xf0>)
 80031fe:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        }
        break;
 8003202:	e02e      	b.n	8003262 <SX1272SetTx+0xce>
    case MODEM_LORA:
        {
            if( SX1272.Settings.LoRa.FreqHopOn == true )
 8003204:	4b1f      	ldr	r3, [pc, #124]	; (8003284 <SX1272SetTx+0xf0>)
 8003206:	f893 3053 	ldrb.w	r3, [r3, #83]	; 0x53
 800320a:	2b00      	cmp	r3, #0
 800320c:	d014      	beq.n	8003238 <SX1272SetTx+0xa4>
            {
                SX1272Write( REG_LR_IRQFLAGSMASK, RFLR_IRQFLAGS_RXTIMEOUT |
 800320e:	21f5      	movs	r1, #245	; 0xf5
 8003210:	2011      	movs	r0, #17
 8003212:	f000 f997 	bl	8003544 <SX1272Write>
                                                  RFLR_IRQFLAGS_CADDONE |
                                                  //RFLR_IRQFLAGS_FHSSCHANGEDCHANNEL |
                                                  RFLR_IRQFLAGS_CADDETECTED );

                // DIO0=TxDone, DIO2=FhssChangeChannel
                SX1272Write( REG_DIOMAPPING1, ( SX1272Read( REG_DIOMAPPING1 ) & RFLR_DIOMAPPING1_DIO0_MASK & RFLR_DIOMAPPING1_DIO2_MASK ) | RFLR_DIOMAPPING1_DIO0_01 | RFLR_DIOMAPPING1_DIO2_00 );
 8003216:	2040      	movs	r0, #64	; 0x40
 8003218:	f000 f9a6 	bl	8003568 <SX1272Read>
 800321c:	4603      	mov	r3, r0
 800321e:	b25b      	sxtb	r3, r3
 8003220:	f003 0333 	and.w	r3, r3, #51	; 0x33
 8003224:	b25b      	sxtb	r3, r3
 8003226:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800322a:	b25b      	sxtb	r3, r3
 800322c:	b2db      	uxtb	r3, r3
 800322e:	4619      	mov	r1, r3
 8003230:	2040      	movs	r0, #64	; 0x40
 8003232:	f000 f987 	bl	8003544 <SX1272Write>

                // DIO0=TxDone
                SX1272Write( REG_DIOMAPPING1, ( SX1272Read( REG_DIOMAPPING1 ) & RFLR_DIOMAPPING1_DIO0_MASK ) | RFLR_DIOMAPPING1_DIO0_01 );
            }
        }
        break;
 8003236:	e013      	b.n	8003260 <SX1272SetTx+0xcc>
                SX1272Write( REG_LR_IRQFLAGSMASK, RFLR_IRQFLAGS_RXTIMEOUT |
 8003238:	21f7      	movs	r1, #247	; 0xf7
 800323a:	2011      	movs	r0, #17
 800323c:	f000 f982 	bl	8003544 <SX1272Write>
                SX1272Write( REG_DIOMAPPING1, ( SX1272Read( REG_DIOMAPPING1 ) & RFLR_DIOMAPPING1_DIO0_MASK ) | RFLR_DIOMAPPING1_DIO0_01 );
 8003240:	2040      	movs	r0, #64	; 0x40
 8003242:	f000 f991 	bl	8003568 <SX1272Read>
 8003246:	4603      	mov	r3, r0
 8003248:	b25b      	sxtb	r3, r3
 800324a:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800324e:	b25b      	sxtb	r3, r3
 8003250:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003254:	b25b      	sxtb	r3, r3
 8003256:	b2db      	uxtb	r3, r3
 8003258:	4619      	mov	r1, r3
 800325a:	2040      	movs	r0, #64	; 0x40
 800325c:	f000 f972 	bl	8003544 <SX1272Write>
        break;
 8003260:	bf00      	nop
    }

    SX1272.Settings.State = RF_TX_RUNNING;
 8003262:	4b08      	ldr	r3, [pc, #32]	; (8003284 <SX1272SetTx+0xf0>)
 8003264:	2202      	movs	r2, #2
 8003266:	711a      	strb	r2, [r3, #4]
    TimerStart( &TxTimeoutTimer );
 8003268:	4805      	ldr	r0, [pc, #20]	; (8003280 <SX1272SetTx+0xec>)
 800326a:	f000 ff03 	bl	8004074 <TimerStart>
    SX1272SetOpMode( RF_OPMODE_TRANSMITTER );
 800326e:	2003      	movs	r0, #3
 8003270:	f000 f8de 	bl	8003430 <SX1272SetOpMode>
}
 8003274:	bf00      	nop
 8003276:	3708      	adds	r7, #8
 8003278:	46bd      	mov	sp, r7
 800327a:	bd80      	pop	{r7, pc}
 800327c:	2000025c 	.word	0x2000025c
 8003280:	20000234 	.word	0x20000234
 8003284:	200001cc 	.word	0x200001cc

08003288 <SX1272StartCad>:

void SX1272StartCad( void )
{
 8003288:	b580      	push	{r7, lr}
 800328a:	af00      	add	r7, sp, #0
    switch( SX1272.Settings.Modem )
 800328c:	4b0f      	ldr	r3, [pc, #60]	; (80032cc <SX1272StartCad+0x44>)
 800328e:	795b      	ldrb	r3, [r3, #5]
 8003290:	2b00      	cmp	r3, #0
 8003292:	d018      	beq.n	80032c6 <SX1272StartCad+0x3e>
 8003294:	2b01      	cmp	r3, #1
 8003296:	d000      	beq.n	800329a <SX1272StartCad+0x12>
            SX1272.Settings.State = RF_CAD;
            SX1272SetOpMode( RFLR_OPMODE_CAD );
        }
        break;
    default:
        break;
 8003298:	e016      	b.n	80032c8 <SX1272StartCad+0x40>
            SX1272Write( REG_LR_IRQFLAGSMASK, RFLR_IRQFLAGS_RXTIMEOUT |
 800329a:	21fa      	movs	r1, #250	; 0xfa
 800329c:	2011      	movs	r0, #17
 800329e:	f000 f951 	bl	8003544 <SX1272Write>
            SX1272Write( REG_DIOMAPPING1, ( SX1272Read( REG_DIOMAPPING1 ) & RFLR_DIOMAPPING1_DIO3_MASK ) | RFLR_DIOMAPPING1_DIO3_00 );
 80032a2:	2040      	movs	r0, #64	; 0x40
 80032a4:	f000 f960 	bl	8003568 <SX1272Read>
 80032a8:	4603      	mov	r3, r0
 80032aa:	f023 0303 	bic.w	r3, r3, #3
 80032ae:	b2db      	uxtb	r3, r3
 80032b0:	4619      	mov	r1, r3
 80032b2:	2040      	movs	r0, #64	; 0x40
 80032b4:	f000 f946 	bl	8003544 <SX1272Write>
            SX1272.Settings.State = RF_CAD;
 80032b8:	4b04      	ldr	r3, [pc, #16]	; (80032cc <SX1272StartCad+0x44>)
 80032ba:	2203      	movs	r2, #3
 80032bc:	711a      	strb	r2, [r3, #4]
            SX1272SetOpMode( RFLR_OPMODE_CAD );
 80032be:	2007      	movs	r0, #7
 80032c0:	f000 f8b6 	bl	8003430 <SX1272SetOpMode>
        break;
 80032c4:	e000      	b.n	80032c8 <SX1272StartCad+0x40>
        break;
 80032c6:	bf00      	nop
    }
}
 80032c8:	bf00      	nop
 80032ca:	bd80      	pop	{r7, pc}
 80032cc:	200001cc 	.word	0x200001cc

080032d0 <SX1272SetTxContinuousWave>:

void SX1272SetTxContinuousWave( uint32_t freq, int8_t power, uint16_t time )
{
 80032d0:	b580      	push	{r7, lr}
 80032d2:	b08e      	sub	sp, #56	; 0x38
 80032d4:	af0a      	add	r7, sp, #40	; 0x28
 80032d6:	6078      	str	r0, [r7, #4]
 80032d8:	460b      	mov	r3, r1
 80032da:	70fb      	strb	r3, [r7, #3]
 80032dc:	4613      	mov	r3, r2
 80032de:	803b      	strh	r3, [r7, #0]
    uint32_t timeout = ( uint32_t )( time * 1000 );
 80032e0:	883b      	ldrh	r3, [r7, #0]
 80032e2:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80032e6:	fb02 f303 	mul.w	r3, r2, r3
 80032ea:	60fb      	str	r3, [r7, #12]

    SX1272SetChannel( freq );
 80032ec:	6878      	ldr	r0, [r7, #4]
 80032ee:	f7fe ff67 	bl	80021c0 <SX1272SetChannel>

    SX1272SetTxConfig( MODEM_FSK, power, 0, 0, 4800, 0, 5, false, false, 0, 0, 0, timeout );
 80032f2:	f997 1003 	ldrsb.w	r1, [r7, #3]
 80032f6:	68fb      	ldr	r3, [r7, #12]
 80032f8:	9308      	str	r3, [sp, #32]
 80032fa:	2300      	movs	r3, #0
 80032fc:	9307      	str	r3, [sp, #28]
 80032fe:	2300      	movs	r3, #0
 8003300:	9306      	str	r3, [sp, #24]
 8003302:	2300      	movs	r3, #0
 8003304:	9305      	str	r3, [sp, #20]
 8003306:	2300      	movs	r3, #0
 8003308:	9304      	str	r3, [sp, #16]
 800330a:	2300      	movs	r3, #0
 800330c:	9303      	str	r3, [sp, #12]
 800330e:	2305      	movs	r3, #5
 8003310:	9302      	str	r3, [sp, #8]
 8003312:	2300      	movs	r3, #0
 8003314:	9301      	str	r3, [sp, #4]
 8003316:	f44f 5396 	mov.w	r3, #4800	; 0x12c0
 800331a:	9300      	str	r3, [sp, #0]
 800331c:	2300      	movs	r3, #0
 800331e:	2200      	movs	r2, #0
 8003320:	2000      	movs	r0, #0
 8003322:	f7ff fa11 	bl	8002748 <SX1272SetTxConfig>

    SX1272Write( REG_PACKETCONFIG2, ( SX1272Read( REG_PACKETCONFIG2 ) & RF_PACKETCONFIG2_DATAMODE_MASK ) );
 8003326:	2031      	movs	r0, #49	; 0x31
 8003328:	f000 f91e 	bl	8003568 <SX1272Read>
 800332c:	4603      	mov	r3, r0
 800332e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003332:	b2db      	uxtb	r3, r3
 8003334:	4619      	mov	r1, r3
 8003336:	2031      	movs	r0, #49	; 0x31
 8003338:	f000 f904 	bl	8003544 <SX1272Write>
    // Disable radio interrupts
    SX1272Write( REG_DIOMAPPING1, RF_DIOMAPPING1_DIO0_11 | RF_DIOMAPPING1_DIO1_11 );
 800333c:	21f0      	movs	r1, #240	; 0xf0
 800333e:	2040      	movs	r0, #64	; 0x40
 8003340:	f000 f900 	bl	8003544 <SX1272Write>
    SX1272Write( REG_DIOMAPPING2, RF_DIOMAPPING2_DIO4_10 | RF_DIOMAPPING2_DIO5_10 );
 8003344:	21a0      	movs	r1, #160	; 0xa0
 8003346:	2041      	movs	r0, #65	; 0x41
 8003348:	f000 f8fc 	bl	8003544 <SX1272Write>

    TimerSetValue( &TxTimeoutTimer, timeout );
 800334c:	68f9      	ldr	r1, [r7, #12]
 800334e:	4808      	ldr	r0, [pc, #32]	; (8003370 <SX1272SetTxContinuousWave+0xa0>)
 8003350:	f000 ff10 	bl	8004174 <TimerSetValue>

    SX1272.Settings.State = RF_TX_RUNNING;
 8003354:	4b07      	ldr	r3, [pc, #28]	; (8003374 <SX1272SetTxContinuousWave+0xa4>)
 8003356:	2202      	movs	r2, #2
 8003358:	711a      	strb	r2, [r3, #4]
    TimerStart( &TxTimeoutTimer );
 800335a:	4805      	ldr	r0, [pc, #20]	; (8003370 <SX1272SetTxContinuousWave+0xa0>)
 800335c:	f000 fe8a 	bl	8004074 <TimerStart>
    SX1272SetOpMode( RF_OPMODE_TRANSMITTER );
 8003360:	2003      	movs	r0, #3
 8003362:	f000 f865 	bl	8003430 <SX1272SetOpMode>
}
 8003366:	bf00      	nop
 8003368:	3710      	adds	r7, #16
 800336a:	46bd      	mov	sp, r7
 800336c:	bd80      	pop	{r7, pc}
 800336e:	bf00      	nop
 8003370:	20000234 	.word	0x20000234
 8003374:	200001cc 	.word	0x200001cc

08003378 <SX1272ReadRssi>:

int16_t SX1272ReadRssi( RadioModems_t modem )
{
 8003378:	b580      	push	{r7, lr}
 800337a:	b084      	sub	sp, #16
 800337c:	af00      	add	r7, sp, #0
 800337e:	4603      	mov	r3, r0
 8003380:	71fb      	strb	r3, [r7, #7]
    int16_t rssi = 0;
 8003382:	2300      	movs	r3, #0
 8003384:	81fb      	strh	r3, [r7, #14]

    switch( modem )
 8003386:	79fb      	ldrb	r3, [r7, #7]
 8003388:	2b00      	cmp	r3, #0
 800338a:	d002      	beq.n	8003392 <SX1272ReadRssi+0x1a>
 800338c:	2b01      	cmp	r3, #1
 800338e:	d00b      	beq.n	80033a8 <SX1272ReadRssi+0x30>
 8003390:	e013      	b.n	80033ba <SX1272ReadRssi+0x42>
    {
    case MODEM_FSK:
        rssi = -( SX1272Read( REG_RSSIVALUE ) >> 1 );
 8003392:	2011      	movs	r0, #17
 8003394:	f000 f8e8 	bl	8003568 <SX1272Read>
 8003398:	4603      	mov	r3, r0
 800339a:	085b      	lsrs	r3, r3, #1
 800339c:	b2db      	uxtb	r3, r3
 800339e:	b29b      	uxth	r3, r3
 80033a0:	425b      	negs	r3, r3
 80033a2:	b29b      	uxth	r3, r3
 80033a4:	81fb      	strh	r3, [r7, #14]
        break;
 80033a6:	e00c      	b.n	80033c2 <SX1272ReadRssi+0x4a>
    case MODEM_LORA:
        rssi = RSSI_OFFSET + SX1272Read( REG_LR_RSSIVALUE );
 80033a8:	201b      	movs	r0, #27
 80033aa:	f000 f8dd 	bl	8003568 <SX1272Read>
 80033ae:	4603      	mov	r3, r0
 80033b0:	b29b      	uxth	r3, r3
 80033b2:	3b8b      	subs	r3, #139	; 0x8b
 80033b4:	b29b      	uxth	r3, r3
 80033b6:	81fb      	strh	r3, [r7, #14]
        break;
 80033b8:	e003      	b.n	80033c2 <SX1272ReadRssi+0x4a>
    default:
        rssi = -1;
 80033ba:	f64f 73ff 	movw	r3, #65535	; 0xffff
 80033be:	81fb      	strh	r3, [r7, #14]
        break;
 80033c0:	bf00      	nop
    }
    return rssi;
 80033c2:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
}
 80033c6:	4618      	mov	r0, r3
 80033c8:	3710      	adds	r7, #16
 80033ca:	46bd      	mov	sp, r7
 80033cc:	bd80      	pop	{r7, pc}
	...

080033d0 <SX1272Reset>:

void SX1272Reset( void )
{
 80033d0:	b580      	push	{r7, lr}
 80033d2:	b086      	sub	sp, #24
 80033d4:	af00      	add	r7, sp, #0
    GPIO_InitTypeDef initStruct = { 0 };
 80033d6:	1d3b      	adds	r3, r7, #4
 80033d8:	2200      	movs	r2, #0
 80033da:	601a      	str	r2, [r3, #0]
 80033dc:	605a      	str	r2, [r3, #4]
 80033de:	609a      	str	r2, [r3, #8]
 80033e0:	60da      	str	r2, [r3, #12]
 80033e2:	611a      	str	r2, [r3, #16]

    initStruct.Mode =GPIO_MODE_OUTPUT_PP;
 80033e4:	2301      	movs	r3, #1
 80033e6:	60bb      	str	r3, [r7, #8]
    initStruct.Pull = GPIO_NOPULL;
 80033e8:	2300      	movs	r3, #0
 80033ea:	60fb      	str	r3, [r7, #12]
    initStruct.Speed = GPIO_SPEED_HIGH;
 80033ec:	2303      	movs	r3, #3
 80033ee:	613b      	str	r3, [r7, #16]

    // Set RESET pin to 1
    HW_GPIO_Init( RADIO_RESET_PORT, RADIO_RESET_PIN, &initStruct );
 80033f0:	1d3b      	adds	r3, r7, #4
 80033f2:	461a      	mov	r2, r3
 80033f4:	2101      	movs	r1, #1
 80033f6:	480d      	ldr	r0, [pc, #52]	; (800342c <SX1272Reset+0x5c>)
 80033f8:	f000 feff 	bl	80041fa <HW_GPIO_Init>
    HW_GPIO_Write( RADIO_RESET_PORT, RADIO_RESET_PIN, 1 );
 80033fc:	2201      	movs	r2, #1
 80033fe:	2101      	movs	r1, #1
 8003400:	480a      	ldr	r0, [pc, #40]	; (800342c <SX1272Reset+0x5c>)
 8003402:	f000 ff0c 	bl	800421e <HW_GPIO_Write>

    // Wait 1 ms
    DelayMs( 1 );
 8003406:	2001      	movs	r0, #1
 8003408:	f000 fe10 	bl	800402c <DelayMs>

    // Configure RESET as input
    initStruct.Mode = GPIO_NOPULL;
 800340c:	2300      	movs	r3, #0
 800340e:	60bb      	str	r3, [r7, #8]
    HW_GPIO_Init( RADIO_RESET_PORT, RADIO_RESET_PIN, &initStruct );
 8003410:	1d3b      	adds	r3, r7, #4
 8003412:	461a      	mov	r2, r3
 8003414:	2101      	movs	r1, #1
 8003416:	4805      	ldr	r0, [pc, #20]	; (800342c <SX1272Reset+0x5c>)
 8003418:	f000 feef 	bl	80041fa <HW_GPIO_Init>

    // Wait 6 ms
    DelayMs( 6 );
 800341c:	2006      	movs	r0, #6
 800341e:	f000 fe05 	bl	800402c <DelayMs>
}
 8003422:	bf00      	nop
 8003424:	3718      	adds	r7, #24
 8003426:	46bd      	mov	sp, r7
 8003428:	bd80      	pop	{r7, pc}
 800342a:	bf00      	nop
 800342c:	40020800 	.word	0x40020800

08003430 <SX1272SetOpMode>:

void SX1272SetOpMode( uint8_t opMode )
{
 8003430:	b580      	push	{r7, lr}
 8003432:	b082      	sub	sp, #8
 8003434:	af00      	add	r7, sp, #0
 8003436:	4603      	mov	r3, r0
 8003438:	71fb      	strb	r3, [r7, #7]
    if( opMode == RF_OPMODE_SLEEP )
 800343a:	79fb      	ldrb	r3, [r7, #7]
 800343c:	2b00      	cmp	r3, #0
 800343e:	d105      	bne.n	800344c <SX1272SetOpMode+0x1c>
    {
        LoRaBoardCallbacks->SX1272BoardSetAntSwLowPower( true );
 8003440:	4b15      	ldr	r3, [pc, #84]	; (8003498 <SX1272SetOpMode+0x68>)
 8003442:	681b      	ldr	r3, [r3, #0]
 8003444:	691b      	ldr	r3, [r3, #16]
 8003446:	2001      	movs	r0, #1
 8003448:	4798      	blx	r3
 800344a:	e00f      	b.n	800346c <SX1272SetOpMode+0x3c>
    }
    else
    {
        // Enable TCXO if operating mode different from SLEEP.
        LoRaBoardCallbacks->SX1272BoardSetXO( SET );
 800344c:	4b12      	ldr	r3, [pc, #72]	; (8003498 <SX1272SetOpMode+0x68>)
 800344e:	681b      	ldr	r3, [r3, #0]
 8003450:	681b      	ldr	r3, [r3, #0]
 8003452:	2001      	movs	r0, #1
 8003454:	4798      	blx	r3
        LoRaBoardCallbacks->SX1272BoardSetAntSwLowPower( false );
 8003456:	4b10      	ldr	r3, [pc, #64]	; (8003498 <SX1272SetOpMode+0x68>)
 8003458:	681b      	ldr	r3, [r3, #0]
 800345a:	691b      	ldr	r3, [r3, #16]
 800345c:	2000      	movs	r0, #0
 800345e:	4798      	blx	r3
        LoRaBoardCallbacks->SX1272BoardSetAntSw( opMode );
 8003460:	4b0d      	ldr	r3, [pc, #52]	; (8003498 <SX1272SetOpMode+0x68>)
 8003462:	681b      	ldr	r3, [r3, #0]
 8003464:	695b      	ldr	r3, [r3, #20]
 8003466:	79fa      	ldrb	r2, [r7, #7]
 8003468:	4610      	mov	r0, r2
 800346a:	4798      	blx	r3
    }
    SX1272Write( REG_OPMODE, ( SX1272Read( REG_OPMODE ) & RF_OPMODE_MASK ) | opMode );
 800346c:	2001      	movs	r0, #1
 800346e:	f000 f87b 	bl	8003568 <SX1272Read>
 8003472:	4603      	mov	r3, r0
 8003474:	b25b      	sxtb	r3, r3
 8003476:	f023 0307 	bic.w	r3, r3, #7
 800347a:	b25a      	sxtb	r2, r3
 800347c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003480:	4313      	orrs	r3, r2
 8003482:	b25b      	sxtb	r3, r3
 8003484:	b2db      	uxtb	r3, r3
 8003486:	4619      	mov	r1, r3
 8003488:	2001      	movs	r0, #1
 800348a:	f000 f85b 	bl	8003544 <SX1272Write>
}
 800348e:	bf00      	nop
 8003490:	3708      	adds	r7, #8
 8003492:	46bd      	mov	sp, r7
 8003494:	bd80      	pop	{r7, pc}
 8003496:	bf00      	nop
 8003498:	20000148 	.word	0x20000148

0800349c <SX1272SetModem>:

void SX1272SetModem( RadioModems_t modem )
{
 800349c:	b580      	push	{r7, lr}
 800349e:	b082      	sub	sp, #8
 80034a0:	af00      	add	r7, sp, #0
 80034a2:	4603      	mov	r3, r0
 80034a4:	71fb      	strb	r3, [r7, #7]
    if( ( SX1272Read( REG_OPMODE ) & RFLR_OPMODE_LONGRANGEMODE_ON ) != 0 )
 80034a6:	2001      	movs	r0, #1
 80034a8:	f000 f85e 	bl	8003568 <SX1272Read>
 80034ac:	4603      	mov	r3, r0
 80034ae:	b25b      	sxtb	r3, r3
 80034b0:	2b00      	cmp	r3, #0
 80034b2:	da03      	bge.n	80034bc <SX1272SetModem+0x20>
    {
        SX1272.Settings.Modem = MODEM_LORA;
 80034b4:	4b22      	ldr	r3, [pc, #136]	; (8003540 <SX1272SetModem+0xa4>)
 80034b6:	2201      	movs	r2, #1
 80034b8:	715a      	strb	r2, [r3, #5]
 80034ba:	e002      	b.n	80034c2 <SX1272SetModem+0x26>
    }
    else
    {
        SX1272.Settings.Modem = MODEM_FSK;
 80034bc:	4b20      	ldr	r3, [pc, #128]	; (8003540 <SX1272SetModem+0xa4>)
 80034be:	2200      	movs	r2, #0
 80034c0:	715a      	strb	r2, [r3, #5]
    }

    if( SX1272.Settings.Modem == modem )
 80034c2:	4b1f      	ldr	r3, [pc, #124]	; (8003540 <SX1272SetModem+0xa4>)
 80034c4:	795b      	ldrb	r3, [r3, #5]
 80034c6:	79fa      	ldrb	r2, [r7, #7]
 80034c8:	429a      	cmp	r2, r3
 80034ca:	d035      	beq.n	8003538 <SX1272SetModem+0x9c>
    {
        return;
    }

    SX1272.Settings.Modem = modem;
 80034cc:	4a1c      	ldr	r2, [pc, #112]	; (8003540 <SX1272SetModem+0xa4>)
 80034ce:	79fb      	ldrb	r3, [r7, #7]
 80034d0:	7153      	strb	r3, [r2, #5]
    switch( SX1272.Settings.Modem )
 80034d2:	4b1b      	ldr	r3, [pc, #108]	; (8003540 <SX1272SetModem+0xa4>)
 80034d4:	795b      	ldrb	r3, [r3, #5]
 80034d6:	2b01      	cmp	r3, #1
 80034d8:	d016      	beq.n	8003508 <SX1272SetModem+0x6c>
    {
    default:
    case MODEM_FSK:
        SX1272SetOpMode( RF_OPMODE_SLEEP );
 80034da:	2000      	movs	r0, #0
 80034dc:	f7ff ffa8 	bl	8003430 <SX1272SetOpMode>
        SX1272Write( REG_OPMODE, ( SX1272Read( REG_OPMODE ) & RFLR_OPMODE_LONGRANGEMODE_MASK ) | RFLR_OPMODE_LONGRANGEMODE_OFF );
 80034e0:	2001      	movs	r0, #1
 80034e2:	f000 f841 	bl	8003568 <SX1272Read>
 80034e6:	4603      	mov	r3, r0
 80034e8:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80034ec:	b2db      	uxtb	r3, r3
 80034ee:	4619      	mov	r1, r3
 80034f0:	2001      	movs	r0, #1
 80034f2:	f000 f827 	bl	8003544 <SX1272Write>

        SX1272Write( REG_DIOMAPPING1, 0x00 );
 80034f6:	2100      	movs	r1, #0
 80034f8:	2040      	movs	r0, #64	; 0x40
 80034fa:	f000 f823 	bl	8003544 <SX1272Write>
        SX1272Write( REG_DIOMAPPING2, 0x30 ); // DIO5=ModeReady
 80034fe:	2130      	movs	r1, #48	; 0x30
 8003500:	2041      	movs	r0, #65	; 0x41
 8003502:	f000 f81f 	bl	8003544 <SX1272Write>
        break;
 8003506:	e018      	b.n	800353a <SX1272SetModem+0x9e>
    case MODEM_LORA:
        SX1272SetOpMode( RF_OPMODE_SLEEP );
 8003508:	2000      	movs	r0, #0
 800350a:	f7ff ff91 	bl	8003430 <SX1272SetOpMode>
        SX1272Write( REG_OPMODE, ( SX1272Read( REG_OPMODE ) & RFLR_OPMODE_LONGRANGEMODE_MASK ) | RFLR_OPMODE_LONGRANGEMODE_ON );
 800350e:	2001      	movs	r0, #1
 8003510:	f000 f82a 	bl	8003568 <SX1272Read>
 8003514:	4603      	mov	r3, r0
 8003516:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800351a:	b2db      	uxtb	r3, r3
 800351c:	4619      	mov	r1, r3
 800351e:	2001      	movs	r0, #1
 8003520:	f000 f810 	bl	8003544 <SX1272Write>

        SX1272Write( REG_DIOMAPPING1, 0x00 );
 8003524:	2100      	movs	r1, #0
 8003526:	2040      	movs	r0, #64	; 0x40
 8003528:	f000 f80c 	bl	8003544 <SX1272Write>
        SX1272Write( REG_DIOMAPPING2, 0x00 );
 800352c:	2100      	movs	r1, #0
 800352e:	2041      	movs	r0, #65	; 0x41
 8003530:	f000 f808 	bl	8003544 <SX1272Write>
        break;
 8003534:	bf00      	nop
 8003536:	e000      	b.n	800353a <SX1272SetModem+0x9e>
        return;
 8003538:	bf00      	nop
    }
}
 800353a:	3708      	adds	r7, #8
 800353c:	46bd      	mov	sp, r7
 800353e:	bd80      	pop	{r7, pc}
 8003540:	200001cc 	.word	0x200001cc

08003544 <SX1272Write>:

void SX1272Write( uint16_t addr, uint8_t data )
{
 8003544:	b580      	push	{r7, lr}
 8003546:	b082      	sub	sp, #8
 8003548:	af00      	add	r7, sp, #0
 800354a:	4603      	mov	r3, r0
 800354c:	460a      	mov	r2, r1
 800354e:	80fb      	strh	r3, [r7, #6]
 8003550:	4613      	mov	r3, r2
 8003552:	717b      	strb	r3, [r7, #5]
    SX1272WriteBuffer( addr, &data, 1 );
 8003554:	1d79      	adds	r1, r7, #5
 8003556:	88fb      	ldrh	r3, [r7, #6]
 8003558:	2201      	movs	r2, #1
 800355a:	4618      	mov	r0, r3
 800355c:	f000 f816 	bl	800358c <SX1272WriteBuffer>
}
 8003560:	bf00      	nop
 8003562:	3708      	adds	r7, #8
 8003564:	46bd      	mov	sp, r7
 8003566:	bd80      	pop	{r7, pc}

08003568 <SX1272Read>:

uint8_t SX1272Read( uint16_t addr )
{
 8003568:	b580      	push	{r7, lr}
 800356a:	b084      	sub	sp, #16
 800356c:	af00      	add	r7, sp, #0
 800356e:	4603      	mov	r3, r0
 8003570:	80fb      	strh	r3, [r7, #6]
    uint8_t data;
    SX1272ReadBuffer( addr, &data, 1 );
 8003572:	f107 010f 	add.w	r1, r7, #15
 8003576:	88fb      	ldrh	r3, [r7, #6]
 8003578:	2201      	movs	r2, #1
 800357a:	4618      	mov	r0, r3
 800357c:	f000 f83a 	bl	80035f4 <SX1272ReadBuffer>
    return data;
 8003580:	7bfb      	ldrb	r3, [r7, #15]
}
 8003582:	4618      	mov	r0, r3
 8003584:	3710      	adds	r7, #16
 8003586:	46bd      	mov	sp, r7
 8003588:	bd80      	pop	{r7, pc}
	...

0800358c <SX1272WriteBuffer>:

void SX1272WriteBuffer( uint16_t addr, uint8_t *buffer, uint8_t size )
{
 800358c:	b580      	push	{r7, lr}
 800358e:	b084      	sub	sp, #16
 8003590:	af00      	add	r7, sp, #0
 8003592:	4603      	mov	r3, r0
 8003594:	6039      	str	r1, [r7, #0]
 8003596:	80fb      	strh	r3, [r7, #6]
 8003598:	4613      	mov	r3, r2
 800359a:	717b      	strb	r3, [r7, #5]
    uint8_t i;

    //NSS = 0;
    HW_GPIO_Write( RADIO_NSS_PORT, RADIO_NSS_PIN, 0 );
 800359c:	2200      	movs	r2, #0
 800359e:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80035a2:	4813      	ldr	r0, [pc, #76]	; (80035f0 <SX1272WriteBuffer+0x64>)
 80035a4:	f000 fe3b 	bl	800421e <HW_GPIO_Write>

    HW_SPI_InOut( addr | 0x80 );
 80035a8:	88fb      	ldrh	r3, [r7, #6]
 80035aa:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80035ae:	b29b      	uxth	r3, r3
 80035b0:	4618      	mov	r0, r3
 80035b2:	f000 fe47 	bl	8004244 <HW_SPI_InOut>
    for( i = 0; i < size; i++ )
 80035b6:	2300      	movs	r3, #0
 80035b8:	73fb      	strb	r3, [r7, #15]
 80035ba:	e00a      	b.n	80035d2 <SX1272WriteBuffer+0x46>
    {
        HW_SPI_InOut( buffer[i] );
 80035bc:	7bfb      	ldrb	r3, [r7, #15]
 80035be:	683a      	ldr	r2, [r7, #0]
 80035c0:	4413      	add	r3, r2
 80035c2:	781b      	ldrb	r3, [r3, #0]
 80035c4:	b29b      	uxth	r3, r3
 80035c6:	4618      	mov	r0, r3
 80035c8:	f000 fe3c 	bl	8004244 <HW_SPI_InOut>
    for( i = 0; i < size; i++ )
 80035cc:	7bfb      	ldrb	r3, [r7, #15]
 80035ce:	3301      	adds	r3, #1
 80035d0:	73fb      	strb	r3, [r7, #15]
 80035d2:	7bfa      	ldrb	r2, [r7, #15]
 80035d4:	797b      	ldrb	r3, [r7, #5]
 80035d6:	429a      	cmp	r2, r3
 80035d8:	d3f0      	bcc.n	80035bc <SX1272WriteBuffer+0x30>
    }

    //NSS = 1;
    HW_GPIO_Write( RADIO_NSS_PORT, RADIO_NSS_PIN, 1 );
 80035da:	2201      	movs	r2, #1
 80035dc:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80035e0:	4803      	ldr	r0, [pc, #12]	; (80035f0 <SX1272WriteBuffer+0x64>)
 80035e2:	f000 fe1c 	bl	800421e <HW_GPIO_Write>
}
 80035e6:	bf00      	nop
 80035e8:	3710      	adds	r7, #16
 80035ea:	46bd      	mov	sp, r7
 80035ec:	bd80      	pop	{r7, pc}
 80035ee:	bf00      	nop
 80035f0:	40020000 	.word	0x40020000

080035f4 <SX1272ReadBuffer>:

void SX1272ReadBuffer( uint16_t addr, uint8_t *buffer, uint8_t size )
{
 80035f4:	b580      	push	{r7, lr}
 80035f6:	b084      	sub	sp, #16
 80035f8:	af00      	add	r7, sp, #0
 80035fa:	4603      	mov	r3, r0
 80035fc:	6039      	str	r1, [r7, #0]
 80035fe:	80fb      	strh	r3, [r7, #6]
 8003600:	4613      	mov	r3, r2
 8003602:	717b      	strb	r3, [r7, #5]
    uint8_t i;

    //NSS = 0;
    HW_GPIO_Write( RADIO_NSS_PORT, RADIO_NSS_PIN, 0 );
 8003604:	2200      	movs	r2, #0
 8003606:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800360a:	4814      	ldr	r0, [pc, #80]	; (800365c <SX1272ReadBuffer+0x68>)
 800360c:	f000 fe07 	bl	800421e <HW_GPIO_Write>

    HW_SPI_InOut( addr & 0x7F );
 8003610:	88fb      	ldrh	r3, [r7, #6]
 8003612:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8003616:	b29b      	uxth	r3, r3
 8003618:	4618      	mov	r0, r3
 800361a:	f000 fe13 	bl	8004244 <HW_SPI_InOut>

    for( i = 0; i < size; i++ )
 800361e:	2300      	movs	r3, #0
 8003620:	73fb      	strb	r3, [r7, #15]
 8003622:	e00c      	b.n	800363e <SX1272ReadBuffer+0x4a>
    {
        buffer[i] = HW_SPI_InOut( 0 );
 8003624:	2000      	movs	r0, #0
 8003626:	f000 fe0d 	bl	8004244 <HW_SPI_InOut>
 800362a:	4603      	mov	r3, r0
 800362c:	4619      	mov	r1, r3
 800362e:	7bfb      	ldrb	r3, [r7, #15]
 8003630:	683a      	ldr	r2, [r7, #0]
 8003632:	4413      	add	r3, r2
 8003634:	b2ca      	uxtb	r2, r1
 8003636:	701a      	strb	r2, [r3, #0]
    for( i = 0; i < size; i++ )
 8003638:	7bfb      	ldrb	r3, [r7, #15]
 800363a:	3301      	adds	r3, #1
 800363c:	73fb      	strb	r3, [r7, #15]
 800363e:	7bfa      	ldrb	r2, [r7, #15]
 8003640:	797b      	ldrb	r3, [r7, #5]
 8003642:	429a      	cmp	r2, r3
 8003644:	d3ee      	bcc.n	8003624 <SX1272ReadBuffer+0x30>
    }

    //NSS = 1;
    HW_GPIO_Write( RADIO_NSS_PORT, RADIO_NSS_PIN, 1 );
 8003646:	2201      	movs	r2, #1
 8003648:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800364c:	4803      	ldr	r0, [pc, #12]	; (800365c <SX1272ReadBuffer+0x68>)
 800364e:	f000 fde6 	bl	800421e <HW_GPIO_Write>
}
 8003652:	bf00      	nop
 8003654:	3710      	adds	r7, #16
 8003656:	46bd      	mov	sp, r7
 8003658:	bd80      	pop	{r7, pc}
 800365a:	bf00      	nop
 800365c:	40020000 	.word	0x40020000

08003660 <SX1272WriteFifo>:

void SX1272WriteFifo( uint8_t *buffer, uint8_t size )
{
 8003660:	b580      	push	{r7, lr}
 8003662:	b082      	sub	sp, #8
 8003664:	af00      	add	r7, sp, #0
 8003666:	6078      	str	r0, [r7, #4]
 8003668:	460b      	mov	r3, r1
 800366a:	70fb      	strb	r3, [r7, #3]
    SX1272WriteBuffer( 0, buffer, size );
 800366c:	78fb      	ldrb	r3, [r7, #3]
 800366e:	461a      	mov	r2, r3
 8003670:	6879      	ldr	r1, [r7, #4]
 8003672:	2000      	movs	r0, #0
 8003674:	f7ff ff8a 	bl	800358c <SX1272WriteBuffer>
}
 8003678:	bf00      	nop
 800367a:	3708      	adds	r7, #8
 800367c:	46bd      	mov	sp, r7
 800367e:	bd80      	pop	{r7, pc}

08003680 <SX1272ReadFifo>:

void SX1272ReadFifo( uint8_t *buffer, uint8_t size )
{
 8003680:	b580      	push	{r7, lr}
 8003682:	b082      	sub	sp, #8
 8003684:	af00      	add	r7, sp, #0
 8003686:	6078      	str	r0, [r7, #4]
 8003688:	460b      	mov	r3, r1
 800368a:	70fb      	strb	r3, [r7, #3]
    SX1272ReadBuffer( 0, buffer, size );
 800368c:	78fb      	ldrb	r3, [r7, #3]
 800368e:	461a      	mov	r2, r3
 8003690:	6879      	ldr	r1, [r7, #4]
 8003692:	2000      	movs	r0, #0
 8003694:	f7ff ffae 	bl	80035f4 <SX1272ReadBuffer>
}
 8003698:	bf00      	nop
 800369a:	3708      	adds	r7, #8
 800369c:	46bd      	mov	sp, r7
 800369e:	bd80      	pop	{r7, pc}

080036a0 <SX1272SetMaxPayloadLength>:

void SX1272SetMaxPayloadLength( RadioModems_t modem, uint8_t max )
{
 80036a0:	b580      	push	{r7, lr}
 80036a2:	b082      	sub	sp, #8
 80036a4:	af00      	add	r7, sp, #0
 80036a6:	4603      	mov	r3, r0
 80036a8:	460a      	mov	r2, r1
 80036aa:	71fb      	strb	r3, [r7, #7]
 80036ac:	4613      	mov	r3, r2
 80036ae:	71bb      	strb	r3, [r7, #6]
    SX1272SetModem( modem );
 80036b0:	79fb      	ldrb	r3, [r7, #7]
 80036b2:	4618      	mov	r0, r3
 80036b4:	f7ff fef2 	bl	800349c <SX1272SetModem>

    switch( modem )
 80036b8:	79fb      	ldrb	r3, [r7, #7]
 80036ba:	2b00      	cmp	r3, #0
 80036bc:	d002      	beq.n	80036c4 <SX1272SetMaxPayloadLength+0x24>
 80036be:	2b01      	cmp	r3, #1
 80036c0:	d00e      	beq.n	80036e0 <SX1272SetMaxPayloadLength+0x40>
        break;
    case MODEM_LORA:
        SX1272Write( REG_LR_PAYLOADMAXLENGTH, max );
        break;
    }
}
 80036c2:	e014      	b.n	80036ee <SX1272SetMaxPayloadLength+0x4e>
        if( SX1272.Settings.Fsk.FixLen == false )
 80036c4:	4b0c      	ldr	r3, [pc, #48]	; (80036f8 <SX1272SetMaxPayloadLength+0x58>)
 80036c6:	f893 3022 	ldrb.w	r3, [r3, #34]	; 0x22
 80036ca:	f083 0301 	eor.w	r3, r3, #1
 80036ce:	b2db      	uxtb	r3, r3
 80036d0:	2b00      	cmp	r3, #0
 80036d2:	d00b      	beq.n	80036ec <SX1272SetMaxPayloadLength+0x4c>
            SX1272Write( REG_PAYLOADLENGTH, max );
 80036d4:	79bb      	ldrb	r3, [r7, #6]
 80036d6:	4619      	mov	r1, r3
 80036d8:	2032      	movs	r0, #50	; 0x32
 80036da:	f7ff ff33 	bl	8003544 <SX1272Write>
        break;
 80036de:	e005      	b.n	80036ec <SX1272SetMaxPayloadLength+0x4c>
        SX1272Write( REG_LR_PAYLOADMAXLENGTH, max );
 80036e0:	79bb      	ldrb	r3, [r7, #6]
 80036e2:	4619      	mov	r1, r3
 80036e4:	2023      	movs	r0, #35	; 0x23
 80036e6:	f7ff ff2d 	bl	8003544 <SX1272Write>
        break;
 80036ea:	e000      	b.n	80036ee <SX1272SetMaxPayloadLength+0x4e>
        break;
 80036ec:	bf00      	nop
}
 80036ee:	bf00      	nop
 80036f0:	3708      	adds	r7, #8
 80036f2:	46bd      	mov	sp, r7
 80036f4:	bd80      	pop	{r7, pc}
 80036f6:	bf00      	nop
 80036f8:	200001cc 	.word	0x200001cc

080036fc <SX1272SetPublicNetwork>:

void SX1272SetPublicNetwork( bool enable )
{
 80036fc:	b580      	push	{r7, lr}
 80036fe:	b082      	sub	sp, #8
 8003700:	af00      	add	r7, sp, #0
 8003702:	4603      	mov	r3, r0
 8003704:	71fb      	strb	r3, [r7, #7]
    SX1272SetModem( MODEM_LORA );
 8003706:	2001      	movs	r0, #1
 8003708:	f7ff fec8 	bl	800349c <SX1272SetModem>
    SX1272.Settings.LoRa.PublicNetwork = enable;
 800370c:	4a09      	ldr	r2, [pc, #36]	; (8003734 <SX1272SetPublicNetwork+0x38>)
 800370e:	79fb      	ldrb	r3, [r7, #7]
 8003710:	f882 305c 	strb.w	r3, [r2, #92]	; 0x5c
    if( enable == true )
 8003714:	79fb      	ldrb	r3, [r7, #7]
 8003716:	2b00      	cmp	r3, #0
 8003718:	d004      	beq.n	8003724 <SX1272SetPublicNetwork+0x28>
    {
        // Change LoRa modem SyncWord
        SX1272Write( REG_LR_SYNCWORD, LORA_MAC_PUBLIC_SYNCWORD );
 800371a:	2134      	movs	r1, #52	; 0x34
 800371c:	2039      	movs	r0, #57	; 0x39
 800371e:	f7ff ff11 	bl	8003544 <SX1272Write>
    else
    {
        // Change LoRa modem SyncWord
        SX1272Write( REG_LR_SYNCWORD, LORA_MAC_PRIVATE_SYNCWORD );
    }
}
 8003722:	e003      	b.n	800372c <SX1272SetPublicNetwork+0x30>
        SX1272Write( REG_LR_SYNCWORD, LORA_MAC_PRIVATE_SYNCWORD );
 8003724:	2112      	movs	r1, #18
 8003726:	2039      	movs	r0, #57	; 0x39
 8003728:	f7ff ff0c 	bl	8003544 <SX1272Write>
}
 800372c:	bf00      	nop
 800372e:	3708      	adds	r7, #8
 8003730:	46bd      	mov	sp, r7
 8003732:	bd80      	pop	{r7, pc}
 8003734:	200001cc 	.word	0x200001cc

08003738 <SX1272GetWakeupTime>:

uint32_t SX1272GetWakeupTime( void )
{
 8003738:	b580      	push	{r7, lr}
 800373a:	af00      	add	r7, sp, #0
    return ( uint32_t )LoRaBoardCallbacks->SX1272BoardGetWakeTime( ) + RADIO_WAKEUP_TIME;// BOARD_WAKEUP_TIME;
 800373c:	4b03      	ldr	r3, [pc, #12]	; (800374c <SX1272GetWakeupTime+0x14>)
 800373e:	681b      	ldr	r3, [r3, #0]
 8003740:	685b      	ldr	r3, [r3, #4]
 8003742:	4798      	blx	r3
 8003744:	4603      	mov	r3, r0
 8003746:	3302      	adds	r3, #2
}
 8003748:	4618      	mov	r0, r3
 800374a:	bd80      	pop	{r7, pc}
 800374c:	20000148 	.word	0x20000148

08003750 <SX1272OnTimeoutIrq>:

void SX1272OnTimeoutIrq( void* context )
{
 8003750:	b580      	push	{r7, lr}
 8003752:	b084      	sub	sp, #16
 8003754:	af00      	add	r7, sp, #0
 8003756:	6078      	str	r0, [r7, #4]
    switch( SX1272.Settings.State )
 8003758:	4b4a      	ldr	r3, [pc, #296]	; (8003884 <SX1272OnTimeoutIrq+0x134>)
 800375a:	791b      	ldrb	r3, [r3, #4]
 800375c:	2b01      	cmp	r3, #1
 800375e:	d002      	beq.n	8003766 <SX1272OnTimeoutIrq+0x16>
 8003760:	2b02      	cmp	r3, #2
 8003762:	d042      	beq.n	80037ea <SX1272OnTimeoutIrq+0x9a>
        {
            RadioEvents->TxTimeout( );
        }
        break;
    default:
        break;
 8003764:	e08a      	b.n	800387c <SX1272OnTimeoutIrq+0x12c>
        if( SX1272.Settings.Modem == MODEM_FSK )
 8003766:	4b47      	ldr	r3, [pc, #284]	; (8003884 <SX1272OnTimeoutIrq+0x134>)
 8003768:	795b      	ldrb	r3, [r3, #5]
 800376a:	2b00      	cmp	r3, #0
 800376c:	d12f      	bne.n	80037ce <SX1272OnTimeoutIrq+0x7e>
            SX1272.Settings.FskPacketHandler.PreambleDetected = false;
 800376e:	4b45      	ldr	r3, [pc, #276]	; (8003884 <SX1272OnTimeoutIrq+0x134>)
 8003770:	2200      	movs	r2, #0
 8003772:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
            SX1272.Settings.FskPacketHandler.SyncWordDetected = false;
 8003776:	4b43      	ldr	r3, [pc, #268]	; (8003884 <SX1272OnTimeoutIrq+0x134>)
 8003778:	2200      	movs	r2, #0
 800377a:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31
            SX1272.Settings.FskPacketHandler.NbBytes = 0;
 800377e:	4b41      	ldr	r3, [pc, #260]	; (8003884 <SX1272OnTimeoutIrq+0x134>)
 8003780:	2200      	movs	r2, #0
 8003782:	879a      	strh	r2, [r3, #60]	; 0x3c
            SX1272.Settings.FskPacketHandler.Size = 0;
 8003784:	4b3f      	ldr	r3, [pc, #252]	; (8003884 <SX1272OnTimeoutIrq+0x134>)
 8003786:	2200      	movs	r2, #0
 8003788:	875a      	strh	r2, [r3, #58]	; 0x3a
            SX1272Write( REG_IRQFLAGS1, RF_IRQFLAGS1_RSSI |
 800378a:	210b      	movs	r1, #11
 800378c:	203e      	movs	r0, #62	; 0x3e
 800378e:	f7ff fed9 	bl	8003544 <SX1272Write>
            SX1272Write( REG_IRQFLAGS2, RF_IRQFLAGS2_FIFOOVERRUN );
 8003792:	2110      	movs	r1, #16
 8003794:	203f      	movs	r0, #63	; 0x3f
 8003796:	f7ff fed5 	bl	8003544 <SX1272Write>
            if( SX1272.Settings.Fsk.RxContinuous == true )
 800379a:	4b3a      	ldr	r3, [pc, #232]	; (8003884 <SX1272OnTimeoutIrq+0x134>)
 800379c:	f893 3026 	ldrb.w	r3, [r3, #38]	; 0x26
 80037a0:	2b00      	cmp	r3, #0
 80037a2:	d00e      	beq.n	80037c2 <SX1272OnTimeoutIrq+0x72>
                SX1272Write( REG_RXCONFIG, SX1272Read( REG_RXCONFIG ) | RF_RXCONFIG_RESTARTRXWITHOUTPLLLOCK );
 80037a4:	200d      	movs	r0, #13
 80037a6:	f7ff fedf 	bl	8003568 <SX1272Read>
 80037aa:	4603      	mov	r3, r0
 80037ac:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80037b0:	b2db      	uxtb	r3, r3
 80037b2:	4619      	mov	r1, r3
 80037b4:	200d      	movs	r0, #13
 80037b6:	f7ff fec5 	bl	8003544 <SX1272Write>
                TimerStart( &RxTimeoutSyncWord );
 80037ba:	4833      	ldr	r0, [pc, #204]	; (8003888 <SX1272OnTimeoutIrq+0x138>)
 80037bc:	f000 fc5a 	bl	8004074 <TimerStart>
 80037c0:	e005      	b.n	80037ce <SX1272OnTimeoutIrq+0x7e>
                SX1272.Settings.State = RF_IDLE;
 80037c2:	4b30      	ldr	r3, [pc, #192]	; (8003884 <SX1272OnTimeoutIrq+0x134>)
 80037c4:	2200      	movs	r2, #0
 80037c6:	711a      	strb	r2, [r3, #4]
                TimerStop( &RxTimeoutSyncWord );
 80037c8:	482f      	ldr	r0, [pc, #188]	; (8003888 <SX1272OnTimeoutIrq+0x138>)
 80037ca:	f000 fc5d 	bl	8004088 <TimerStop>
        if( ( RadioEvents != NULL ) && ( RadioEvents->RxTimeout != NULL ) )
 80037ce:	4b2f      	ldr	r3, [pc, #188]	; (800388c <SX1272OnTimeoutIrq+0x13c>)
 80037d0:	681b      	ldr	r3, [r3, #0]
 80037d2:	2b00      	cmp	r3, #0
 80037d4:	d04f      	beq.n	8003876 <SX1272OnTimeoutIrq+0x126>
 80037d6:	4b2d      	ldr	r3, [pc, #180]	; (800388c <SX1272OnTimeoutIrq+0x13c>)
 80037d8:	681b      	ldr	r3, [r3, #0]
 80037da:	68db      	ldr	r3, [r3, #12]
 80037dc:	2b00      	cmp	r3, #0
 80037de:	d04a      	beq.n	8003876 <SX1272OnTimeoutIrq+0x126>
            RadioEvents->RxTimeout( );
 80037e0:	4b2a      	ldr	r3, [pc, #168]	; (800388c <SX1272OnTimeoutIrq+0x13c>)
 80037e2:	681b      	ldr	r3, [r3, #0]
 80037e4:	68db      	ldr	r3, [r3, #12]
 80037e6:	4798      	blx	r3
        break;
 80037e8:	e045      	b.n	8003876 <SX1272OnTimeoutIrq+0x126>
        SX1272Reset( );
 80037ea:	f7ff fdf1 	bl	80033d0 <SX1272Reset>
        SX1272SetOpMode( RF_OPMODE_SLEEP );
 80037ee:	2000      	movs	r0, #0
 80037f0:	f7ff fe1e 	bl	8003430 <SX1272SetOpMode>
        for( uint8_t i = 0; i < sizeof( RadioRegsInit ) / sizeof( RadioRegisters_t ); i++ )
 80037f4:	2300      	movs	r3, #0
 80037f6:	73fb      	strb	r3, [r7, #15]
 80037f8:	e020      	b.n	800383c <SX1272OnTimeoutIrq+0xec>
            SX1272SetModem( RadioRegsInit[i].Modem );
 80037fa:	7bfa      	ldrb	r2, [r7, #15]
 80037fc:	4924      	ldr	r1, [pc, #144]	; (8003890 <SX1272OnTimeoutIrq+0x140>)
 80037fe:	4613      	mov	r3, r2
 8003800:	005b      	lsls	r3, r3, #1
 8003802:	4413      	add	r3, r2
 8003804:	440b      	add	r3, r1
 8003806:	781b      	ldrb	r3, [r3, #0]
 8003808:	4618      	mov	r0, r3
 800380a:	f7ff fe47 	bl	800349c <SX1272SetModem>
            SX1272Write( RadioRegsInit[i].Addr, RadioRegsInit[i].Value );
 800380e:	7bfa      	ldrb	r2, [r7, #15]
 8003810:	491f      	ldr	r1, [pc, #124]	; (8003890 <SX1272OnTimeoutIrq+0x140>)
 8003812:	4613      	mov	r3, r2
 8003814:	005b      	lsls	r3, r3, #1
 8003816:	4413      	add	r3, r2
 8003818:	440b      	add	r3, r1
 800381a:	3301      	adds	r3, #1
 800381c:	781b      	ldrb	r3, [r3, #0]
 800381e:	b298      	uxth	r0, r3
 8003820:	7bfa      	ldrb	r2, [r7, #15]
 8003822:	491b      	ldr	r1, [pc, #108]	; (8003890 <SX1272OnTimeoutIrq+0x140>)
 8003824:	4613      	mov	r3, r2
 8003826:	005b      	lsls	r3, r3, #1
 8003828:	4413      	add	r3, r2
 800382a:	440b      	add	r3, r1
 800382c:	3302      	adds	r3, #2
 800382e:	781b      	ldrb	r3, [r3, #0]
 8003830:	4619      	mov	r1, r3
 8003832:	f7ff fe87 	bl	8003544 <SX1272Write>
        for( uint8_t i = 0; i < sizeof( RadioRegsInit ) / sizeof( RadioRegisters_t ); i++ )
 8003836:	7bfb      	ldrb	r3, [r7, #15]
 8003838:	3301      	adds	r3, #1
 800383a:	73fb      	strb	r3, [r7, #15]
 800383c:	7bfb      	ldrb	r3, [r7, #15]
 800383e:	2b10      	cmp	r3, #16
 8003840:	d9db      	bls.n	80037fa <SX1272OnTimeoutIrq+0xaa>
        SX1272SetModem( MODEM_FSK );
 8003842:	2000      	movs	r0, #0
 8003844:	f7ff fe2a 	bl	800349c <SX1272SetModem>
        SX1272SetPublicNetwork( SX1272.Settings.LoRa.PublicNetwork );
 8003848:	4b0e      	ldr	r3, [pc, #56]	; (8003884 <SX1272OnTimeoutIrq+0x134>)
 800384a:	f893 305c 	ldrb.w	r3, [r3, #92]	; 0x5c
 800384e:	4618      	mov	r0, r3
 8003850:	f7ff ff54 	bl	80036fc <SX1272SetPublicNetwork>
        SX1272.Settings.State = RF_IDLE;
 8003854:	4b0b      	ldr	r3, [pc, #44]	; (8003884 <SX1272OnTimeoutIrq+0x134>)
 8003856:	2200      	movs	r2, #0
 8003858:	711a      	strb	r2, [r3, #4]
        if( ( RadioEvents != NULL ) && ( RadioEvents->TxTimeout != NULL ) )
 800385a:	4b0c      	ldr	r3, [pc, #48]	; (800388c <SX1272OnTimeoutIrq+0x13c>)
 800385c:	681b      	ldr	r3, [r3, #0]
 800385e:	2b00      	cmp	r3, #0
 8003860:	d00b      	beq.n	800387a <SX1272OnTimeoutIrq+0x12a>
 8003862:	4b0a      	ldr	r3, [pc, #40]	; (800388c <SX1272OnTimeoutIrq+0x13c>)
 8003864:	681b      	ldr	r3, [r3, #0]
 8003866:	685b      	ldr	r3, [r3, #4]
 8003868:	2b00      	cmp	r3, #0
 800386a:	d006      	beq.n	800387a <SX1272OnTimeoutIrq+0x12a>
            RadioEvents->TxTimeout( );
 800386c:	4b07      	ldr	r3, [pc, #28]	; (800388c <SX1272OnTimeoutIrq+0x13c>)
 800386e:	681b      	ldr	r3, [r3, #0]
 8003870:	685b      	ldr	r3, [r3, #4]
 8003872:	4798      	blx	r3
        break;
 8003874:	e001      	b.n	800387a <SX1272OnTimeoutIrq+0x12a>
        break;
 8003876:	bf00      	nop
 8003878:	e000      	b.n	800387c <SX1272OnTimeoutIrq+0x12c>
        break;
 800387a:	bf00      	nop
    }
}
 800387c:	bf00      	nop
 800387e:	3710      	adds	r7, #16
 8003880:	46bd      	mov	sp, r7
 8003882:	bd80      	pop	{r7, pc}
 8003884:	200001cc 	.word	0x200001cc
 8003888:	20000248 	.word	0x20000248
 800388c:	20000044 	.word	0x20000044
 8003890:	08004ccc 	.word	0x08004ccc

08003894 <SX1272OnDio0Irq>:

void SX1272OnDio0Irq( void* context )
{
 8003894:	b590      	push	{r4, r7, lr}
 8003896:	b085      	sub	sp, #20
 8003898:	af00      	add	r7, sp, #0
 800389a:	6078      	str	r0, [r7, #4]
    volatile uint8_t irqFlags = 0;
 800389c:	2300      	movs	r3, #0
 800389e:	737b      	strb	r3, [r7, #13]

    switch( SX1272.Settings.State )
 80038a0:	4ba3      	ldr	r3, [pc, #652]	; (8003b30 <SX1272OnDio0Irq+0x29c>)
 80038a2:	791b      	ldrb	r3, [r3, #4]
 80038a4:	2b01      	cmp	r3, #1
 80038a6:	d003      	beq.n	80038b0 <SX1272OnDio0Irq+0x1c>
 80038a8:	2b02      	cmp	r3, #2
 80038aa:	f000 819d 	beq.w	8003be8 <SX1272OnDio0Irq+0x354>
                }
                break;
            }
            break;
        default:
            break;
 80038ae:	e1b8      	b.n	8003c22 <SX1272OnDio0Irq+0x38e>
            switch( SX1272.Settings.Modem )
 80038b0:	4b9f      	ldr	r3, [pc, #636]	; (8003b30 <SX1272OnDio0Irq+0x29c>)
 80038b2:	795b      	ldrb	r3, [r3, #5]
 80038b4:	2b00      	cmp	r3, #0
 80038b6:	d003      	beq.n	80038c0 <SX1272OnDio0Irq+0x2c>
 80038b8:	2b01      	cmp	r3, #1
 80038ba:	f000 80de 	beq.w	8003a7a <SX1272OnDio0Irq+0x1e6>
                break;
 80038be:	e192      	b.n	8003be6 <SX1272OnDio0Irq+0x352>
                if( SX1272.Settings.Fsk.CrcOn == true )
 80038c0:	4b9b      	ldr	r3, [pc, #620]	; (8003b30 <SX1272OnDio0Irq+0x29c>)
 80038c2:	f893 3024 	ldrb.w	r3, [r3, #36]	; 0x24
 80038c6:	2b00      	cmp	r3, #0
 80038c8:	d04e      	beq.n	8003968 <SX1272OnDio0Irq+0xd4>
                    irqFlags = SX1272Read( REG_IRQFLAGS2 );
 80038ca:	203f      	movs	r0, #63	; 0x3f
 80038cc:	f7ff fe4c 	bl	8003568 <SX1272Read>
 80038d0:	4603      	mov	r3, r0
 80038d2:	737b      	strb	r3, [r7, #13]
                    if( ( irqFlags & RF_IRQFLAGS2_CRCOK ) != RF_IRQFLAGS2_CRCOK )
 80038d4:	7b7b      	ldrb	r3, [r7, #13]
 80038d6:	b2db      	uxtb	r3, r3
 80038d8:	f003 0302 	and.w	r3, r3, #2
 80038dc:	2b02      	cmp	r3, #2
 80038de:	d043      	beq.n	8003968 <SX1272OnDio0Irq+0xd4>
                        SX1272Write( REG_IRQFLAGS1, RF_IRQFLAGS1_RSSI |
 80038e0:	210b      	movs	r1, #11
 80038e2:	203e      	movs	r0, #62	; 0x3e
 80038e4:	f7ff fe2e 	bl	8003544 <SX1272Write>
                        SX1272Write( REG_IRQFLAGS2, RF_IRQFLAGS2_FIFOOVERRUN );
 80038e8:	2110      	movs	r1, #16
 80038ea:	203f      	movs	r0, #63	; 0x3f
 80038ec:	f7ff fe2a 	bl	8003544 <SX1272Write>
                        TimerStop( &RxTimeoutTimer );
 80038f0:	4890      	ldr	r0, [pc, #576]	; (8003b34 <SX1272OnDio0Irq+0x2a0>)
 80038f2:	f000 fbc9 	bl	8004088 <TimerStop>
                        if( SX1272.Settings.Fsk.RxContinuous == false )
 80038f6:	4b8e      	ldr	r3, [pc, #568]	; (8003b30 <SX1272OnDio0Irq+0x29c>)
 80038f8:	f893 3026 	ldrb.w	r3, [r3, #38]	; 0x26
 80038fc:	f083 0301 	eor.w	r3, r3, #1
 8003900:	b2db      	uxtb	r3, r3
 8003902:	2b00      	cmp	r3, #0
 8003904:	d006      	beq.n	8003914 <SX1272OnDio0Irq+0x80>
                            TimerStop( &RxTimeoutSyncWord );
 8003906:	488c      	ldr	r0, [pc, #560]	; (8003b38 <SX1272OnDio0Irq+0x2a4>)
 8003908:	f000 fbbe 	bl	8004088 <TimerStop>
                            SX1272.Settings.State = RF_IDLE;
 800390c:	4b88      	ldr	r3, [pc, #544]	; (8003b30 <SX1272OnDio0Irq+0x29c>)
 800390e:	2200      	movs	r2, #0
 8003910:	711a      	strb	r2, [r3, #4]
 8003912:	e00d      	b.n	8003930 <SX1272OnDio0Irq+0x9c>
                            SX1272Write( REG_RXCONFIG, SX1272Read( REG_RXCONFIG ) | RF_RXCONFIG_RESTARTRXWITHOUTPLLLOCK );
 8003914:	200d      	movs	r0, #13
 8003916:	f7ff fe27 	bl	8003568 <SX1272Read>
 800391a:	4603      	mov	r3, r0
 800391c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003920:	b2db      	uxtb	r3, r3
 8003922:	4619      	mov	r1, r3
 8003924:	200d      	movs	r0, #13
 8003926:	f7ff fe0d 	bl	8003544 <SX1272Write>
                            TimerStart( &RxTimeoutSyncWord );
 800392a:	4883      	ldr	r0, [pc, #524]	; (8003b38 <SX1272OnDio0Irq+0x2a4>)
 800392c:	f000 fba2 	bl	8004074 <TimerStart>
                        if( ( RadioEvents != NULL ) && ( RadioEvents->RxError != NULL ) )
 8003930:	4b82      	ldr	r3, [pc, #520]	; (8003b3c <SX1272OnDio0Irq+0x2a8>)
 8003932:	681b      	ldr	r3, [r3, #0]
 8003934:	2b00      	cmp	r3, #0
 8003936:	d008      	beq.n	800394a <SX1272OnDio0Irq+0xb6>
 8003938:	4b80      	ldr	r3, [pc, #512]	; (8003b3c <SX1272OnDio0Irq+0x2a8>)
 800393a:	681b      	ldr	r3, [r3, #0]
 800393c:	691b      	ldr	r3, [r3, #16]
 800393e:	2b00      	cmp	r3, #0
 8003940:	d003      	beq.n	800394a <SX1272OnDio0Irq+0xb6>
                            RadioEvents->RxError( );
 8003942:	4b7e      	ldr	r3, [pc, #504]	; (8003b3c <SX1272OnDio0Irq+0x2a8>)
 8003944:	681b      	ldr	r3, [r3, #0]
 8003946:	691b      	ldr	r3, [r3, #16]
 8003948:	4798      	blx	r3
                        SX1272.Settings.FskPacketHandler.PreambleDetected = false;
 800394a:	4b79      	ldr	r3, [pc, #484]	; (8003b30 <SX1272OnDio0Irq+0x29c>)
 800394c:	2200      	movs	r2, #0
 800394e:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
                        SX1272.Settings.FskPacketHandler.SyncWordDetected = false;
 8003952:	4b77      	ldr	r3, [pc, #476]	; (8003b30 <SX1272OnDio0Irq+0x29c>)
 8003954:	2200      	movs	r2, #0
 8003956:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31
                        SX1272.Settings.FskPacketHandler.NbBytes = 0;
 800395a:	4b75      	ldr	r3, [pc, #468]	; (8003b30 <SX1272OnDio0Irq+0x29c>)
 800395c:	2200      	movs	r2, #0
 800395e:	879a      	strh	r2, [r3, #60]	; 0x3c
                        SX1272.Settings.FskPacketHandler.Size = 0;
 8003960:	4b73      	ldr	r3, [pc, #460]	; (8003b30 <SX1272OnDio0Irq+0x29c>)
 8003962:	2200      	movs	r2, #0
 8003964:	875a      	strh	r2, [r3, #58]	; 0x3a
                        break;
 8003966:	e13e      	b.n	8003be6 <SX1272OnDio0Irq+0x352>
                if( ( SX1272.Settings.FskPacketHandler.Size == 0 ) && ( SX1272.Settings.FskPacketHandler.NbBytes == 0 ) )
 8003968:	4b71      	ldr	r3, [pc, #452]	; (8003b30 <SX1272OnDio0Irq+0x29c>)
 800396a:	8f5b      	ldrh	r3, [r3, #58]	; 0x3a
 800396c:	2b00      	cmp	r3, #0
 800396e:	d12c      	bne.n	80039ca <SX1272OnDio0Irq+0x136>
 8003970:	4b6f      	ldr	r3, [pc, #444]	; (8003b30 <SX1272OnDio0Irq+0x29c>)
 8003972:	8f9b      	ldrh	r3, [r3, #60]	; 0x3c
 8003974:	2b00      	cmp	r3, #0
 8003976:	d128      	bne.n	80039ca <SX1272OnDio0Irq+0x136>
                    if( SX1272.Settings.Fsk.FixLen == false )
 8003978:	4b6d      	ldr	r3, [pc, #436]	; (8003b30 <SX1272OnDio0Irq+0x29c>)
 800397a:	f893 3022 	ldrb.w	r3, [r3, #34]	; 0x22
 800397e:	f083 0301 	eor.w	r3, r3, #1
 8003982:	b2db      	uxtb	r3, r3
 8003984:	2b00      	cmp	r3, #0
 8003986:	d004      	beq.n	8003992 <SX1272OnDio0Irq+0xfe>
                        SX1272ReadFifo( ( uint8_t* )&SX1272.Settings.FskPacketHandler.Size, 1 );
 8003988:	2101      	movs	r1, #1
 800398a:	486d      	ldr	r0, [pc, #436]	; (8003b40 <SX1272OnDio0Irq+0x2ac>)
 800398c:	f7ff fe78 	bl	8003680 <SX1272ReadFifo>
 8003990:	e006      	b.n	80039a0 <SX1272OnDio0Irq+0x10c>
                        SX1272.Settings.FskPacketHandler.Size = SX1272Read( REG_PAYLOADLENGTH );
 8003992:	2032      	movs	r0, #50	; 0x32
 8003994:	f7ff fde8 	bl	8003568 <SX1272Read>
 8003998:	4603      	mov	r3, r0
 800399a:	b29a      	uxth	r2, r3
 800399c:	4b64      	ldr	r3, [pc, #400]	; (8003b30 <SX1272OnDio0Irq+0x29c>)
 800399e:	875a      	strh	r2, [r3, #58]	; 0x3a
                    SX1272ReadFifo( RxTxBuffer + SX1272.Settings.FskPacketHandler.NbBytes, SX1272.Settings.FskPacketHandler.Size - SX1272.Settings.FskPacketHandler.NbBytes );
 80039a0:	4b63      	ldr	r3, [pc, #396]	; (8003b30 <SX1272OnDio0Irq+0x29c>)
 80039a2:	8f9b      	ldrh	r3, [r3, #60]	; 0x3c
 80039a4:	461a      	mov	r2, r3
 80039a6:	4b67      	ldr	r3, [pc, #412]	; (8003b44 <SX1272OnDio0Irq+0x2b0>)
 80039a8:	18d0      	adds	r0, r2, r3
 80039aa:	4b61      	ldr	r3, [pc, #388]	; (8003b30 <SX1272OnDio0Irq+0x29c>)
 80039ac:	8f5b      	ldrh	r3, [r3, #58]	; 0x3a
 80039ae:	b2da      	uxtb	r2, r3
 80039b0:	4b5f      	ldr	r3, [pc, #380]	; (8003b30 <SX1272OnDio0Irq+0x29c>)
 80039b2:	8f9b      	ldrh	r3, [r3, #60]	; 0x3c
 80039b4:	b2db      	uxtb	r3, r3
 80039b6:	1ad3      	subs	r3, r2, r3
 80039b8:	b2db      	uxtb	r3, r3
 80039ba:	4619      	mov	r1, r3
 80039bc:	f7ff fe60 	bl	8003680 <SX1272ReadFifo>
                    SX1272.Settings.FskPacketHandler.NbBytes += ( SX1272.Settings.FskPacketHandler.Size - SX1272.Settings.FskPacketHandler.NbBytes );
 80039c0:	4b5b      	ldr	r3, [pc, #364]	; (8003b30 <SX1272OnDio0Irq+0x29c>)
 80039c2:	8f5a      	ldrh	r2, [r3, #58]	; 0x3a
 80039c4:	4b5a      	ldr	r3, [pc, #360]	; (8003b30 <SX1272OnDio0Irq+0x29c>)
 80039c6:	879a      	strh	r2, [r3, #60]	; 0x3c
 80039c8:	e013      	b.n	80039f2 <SX1272OnDio0Irq+0x15e>
                    SX1272ReadFifo( RxTxBuffer + SX1272.Settings.FskPacketHandler.NbBytes, SX1272.Settings.FskPacketHandler.Size - SX1272.Settings.FskPacketHandler.NbBytes );
 80039ca:	4b59      	ldr	r3, [pc, #356]	; (8003b30 <SX1272OnDio0Irq+0x29c>)
 80039cc:	8f9b      	ldrh	r3, [r3, #60]	; 0x3c
 80039ce:	461a      	mov	r2, r3
 80039d0:	4b5c      	ldr	r3, [pc, #368]	; (8003b44 <SX1272OnDio0Irq+0x2b0>)
 80039d2:	18d0      	adds	r0, r2, r3
 80039d4:	4b56      	ldr	r3, [pc, #344]	; (8003b30 <SX1272OnDio0Irq+0x29c>)
 80039d6:	8f5b      	ldrh	r3, [r3, #58]	; 0x3a
 80039d8:	b2da      	uxtb	r2, r3
 80039da:	4b55      	ldr	r3, [pc, #340]	; (8003b30 <SX1272OnDio0Irq+0x29c>)
 80039dc:	8f9b      	ldrh	r3, [r3, #60]	; 0x3c
 80039de:	b2db      	uxtb	r3, r3
 80039e0:	1ad3      	subs	r3, r2, r3
 80039e2:	b2db      	uxtb	r3, r3
 80039e4:	4619      	mov	r1, r3
 80039e6:	f7ff fe4b 	bl	8003680 <SX1272ReadFifo>
                    SX1272.Settings.FskPacketHandler.NbBytes += ( SX1272.Settings.FskPacketHandler.Size - SX1272.Settings.FskPacketHandler.NbBytes );
 80039ea:	4b51      	ldr	r3, [pc, #324]	; (8003b30 <SX1272OnDio0Irq+0x29c>)
 80039ec:	8f5a      	ldrh	r2, [r3, #58]	; 0x3a
 80039ee:	4b50      	ldr	r3, [pc, #320]	; (8003b30 <SX1272OnDio0Irq+0x29c>)
 80039f0:	879a      	strh	r2, [r3, #60]	; 0x3c
                TimerStop( &RxTimeoutTimer );
 80039f2:	4850      	ldr	r0, [pc, #320]	; (8003b34 <SX1272OnDio0Irq+0x2a0>)
 80039f4:	f000 fb48 	bl	8004088 <TimerStop>
                if( SX1272.Settings.Fsk.RxContinuous == false )
 80039f8:	4b4d      	ldr	r3, [pc, #308]	; (8003b30 <SX1272OnDio0Irq+0x29c>)
 80039fa:	f893 3026 	ldrb.w	r3, [r3, #38]	; 0x26
 80039fe:	f083 0301 	eor.w	r3, r3, #1
 8003a02:	b2db      	uxtb	r3, r3
 8003a04:	2b00      	cmp	r3, #0
 8003a06:	d006      	beq.n	8003a16 <SX1272OnDio0Irq+0x182>
                    SX1272.Settings.State = RF_IDLE;
 8003a08:	4b49      	ldr	r3, [pc, #292]	; (8003b30 <SX1272OnDio0Irq+0x29c>)
 8003a0a:	2200      	movs	r2, #0
 8003a0c:	711a      	strb	r2, [r3, #4]
                    TimerStop( &RxTimeoutSyncWord );
 8003a0e:	484a      	ldr	r0, [pc, #296]	; (8003b38 <SX1272OnDio0Irq+0x2a4>)
 8003a10:	f000 fb3a 	bl	8004088 <TimerStop>
 8003a14:	e00d      	b.n	8003a32 <SX1272OnDio0Irq+0x19e>
                    SX1272Write( REG_RXCONFIG, SX1272Read( REG_RXCONFIG ) | RF_RXCONFIG_RESTARTRXWITHOUTPLLLOCK );
 8003a16:	200d      	movs	r0, #13
 8003a18:	f7ff fda6 	bl	8003568 <SX1272Read>
 8003a1c:	4603      	mov	r3, r0
 8003a1e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8003a22:	b2db      	uxtb	r3, r3
 8003a24:	4619      	mov	r1, r3
 8003a26:	200d      	movs	r0, #13
 8003a28:	f7ff fd8c 	bl	8003544 <SX1272Write>
                    TimerStart( &RxTimeoutSyncWord );
 8003a2c:	4842      	ldr	r0, [pc, #264]	; (8003b38 <SX1272OnDio0Irq+0x2a4>)
 8003a2e:	f000 fb21 	bl	8004074 <TimerStart>
                if( ( RadioEvents != NULL ) && ( RadioEvents->RxDone != NULL ) )
 8003a32:	4b42      	ldr	r3, [pc, #264]	; (8003b3c <SX1272OnDio0Irq+0x2a8>)
 8003a34:	681b      	ldr	r3, [r3, #0]
 8003a36:	2b00      	cmp	r3, #0
 8003a38:	d010      	beq.n	8003a5c <SX1272OnDio0Irq+0x1c8>
 8003a3a:	4b40      	ldr	r3, [pc, #256]	; (8003b3c <SX1272OnDio0Irq+0x2a8>)
 8003a3c:	681b      	ldr	r3, [r3, #0]
 8003a3e:	689b      	ldr	r3, [r3, #8]
 8003a40:	2b00      	cmp	r3, #0
 8003a42:	d00b      	beq.n	8003a5c <SX1272OnDio0Irq+0x1c8>
                    RadioEvents->RxDone( RxTxBuffer, SX1272.Settings.FskPacketHandler.Size, SX1272.Settings.FskPacketHandler.RssiValue, 0 );
 8003a44:	4b3d      	ldr	r3, [pc, #244]	; (8003b3c <SX1272OnDio0Irq+0x2a8>)
 8003a46:	681b      	ldr	r3, [r3, #0]
 8003a48:	689c      	ldr	r4, [r3, #8]
 8003a4a:	4b39      	ldr	r3, [pc, #228]	; (8003b30 <SX1272OnDio0Irq+0x29c>)
 8003a4c:	8f59      	ldrh	r1, [r3, #58]	; 0x3a
 8003a4e:	4b38      	ldr	r3, [pc, #224]	; (8003b30 <SX1272OnDio0Irq+0x29c>)
 8003a50:	f993 3032 	ldrsb.w	r3, [r3, #50]	; 0x32
 8003a54:	b21a      	sxth	r2, r3
 8003a56:	2300      	movs	r3, #0
 8003a58:	483a      	ldr	r0, [pc, #232]	; (8003b44 <SX1272OnDio0Irq+0x2b0>)
 8003a5a:	47a0      	blx	r4
                SX1272.Settings.FskPacketHandler.PreambleDetected = false;
 8003a5c:	4b34      	ldr	r3, [pc, #208]	; (8003b30 <SX1272OnDio0Irq+0x29c>)
 8003a5e:	2200      	movs	r2, #0
 8003a60:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
                SX1272.Settings.FskPacketHandler.SyncWordDetected = false;
 8003a64:	4b32      	ldr	r3, [pc, #200]	; (8003b30 <SX1272OnDio0Irq+0x29c>)
 8003a66:	2200      	movs	r2, #0
 8003a68:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31
                SX1272.Settings.FskPacketHandler.NbBytes = 0;
 8003a6c:	4b30      	ldr	r3, [pc, #192]	; (8003b30 <SX1272OnDio0Irq+0x29c>)
 8003a6e:	2200      	movs	r2, #0
 8003a70:	879a      	strh	r2, [r3, #60]	; 0x3c
                SX1272.Settings.FskPacketHandler.Size = 0;
 8003a72:	4b2f      	ldr	r3, [pc, #188]	; (8003b30 <SX1272OnDio0Irq+0x29c>)
 8003a74:	2200      	movs	r2, #0
 8003a76:	875a      	strh	r2, [r3, #58]	; 0x3a
                break;
 8003a78:	e0b5      	b.n	8003be6 <SX1272OnDio0Irq+0x352>
                    SX1272Write( REG_LR_IRQFLAGS, RFLR_IRQFLAGS_RXDONE );
 8003a7a:	2140      	movs	r1, #64	; 0x40
 8003a7c:	2012      	movs	r0, #18
 8003a7e:	f7ff fd61 	bl	8003544 <SX1272Write>
                    irqFlags = SX1272Read( REG_LR_IRQFLAGS );
 8003a82:	2012      	movs	r0, #18
 8003a84:	f7ff fd70 	bl	8003568 <SX1272Read>
 8003a88:	4603      	mov	r3, r0
 8003a8a:	737b      	strb	r3, [r7, #13]
                    if( ( irqFlags & RFLR_IRQFLAGS_PAYLOADCRCERROR_MASK ) == RFLR_IRQFLAGS_PAYLOADCRCERROR )
 8003a8c:	7b7b      	ldrb	r3, [r7, #13]
 8003a8e:	b2db      	uxtb	r3, r3
 8003a90:	f003 0320 	and.w	r3, r3, #32
 8003a94:	2b20      	cmp	r3, #32
 8003a96:	d121      	bne.n	8003adc <SX1272OnDio0Irq+0x248>
                        SX1272Write( REG_LR_IRQFLAGS, RFLR_IRQFLAGS_PAYLOADCRCERROR );
 8003a98:	2120      	movs	r1, #32
 8003a9a:	2012      	movs	r0, #18
 8003a9c:	f7ff fd52 	bl	8003544 <SX1272Write>
                        if( SX1272.Settings.LoRa.RxContinuous == false )
 8003aa0:	4b23      	ldr	r3, [pc, #140]	; (8003b30 <SX1272OnDio0Irq+0x29c>)
 8003aa2:	f893 3056 	ldrb.w	r3, [r3, #86]	; 0x56
 8003aa6:	f083 0301 	eor.w	r3, r3, #1
 8003aaa:	b2db      	uxtb	r3, r3
 8003aac:	2b00      	cmp	r3, #0
 8003aae:	d002      	beq.n	8003ab6 <SX1272OnDio0Irq+0x222>
                            SX1272.Settings.State = RF_IDLE;
 8003ab0:	4b1f      	ldr	r3, [pc, #124]	; (8003b30 <SX1272OnDio0Irq+0x29c>)
 8003ab2:	2200      	movs	r2, #0
 8003ab4:	711a      	strb	r2, [r3, #4]
                        TimerStop( &RxTimeoutTimer );
 8003ab6:	481f      	ldr	r0, [pc, #124]	; (8003b34 <SX1272OnDio0Irq+0x2a0>)
 8003ab8:	f000 fae6 	bl	8004088 <TimerStop>
                        if( ( RadioEvents != NULL ) && ( RadioEvents->RxError != NULL ) )
 8003abc:	4b1f      	ldr	r3, [pc, #124]	; (8003b3c <SX1272OnDio0Irq+0x2a8>)
 8003abe:	681b      	ldr	r3, [r3, #0]
 8003ac0:	2b00      	cmp	r3, #0
 8003ac2:	f000 808d 	beq.w	8003be0 <SX1272OnDio0Irq+0x34c>
 8003ac6:	4b1d      	ldr	r3, [pc, #116]	; (8003b3c <SX1272OnDio0Irq+0x2a8>)
 8003ac8:	681b      	ldr	r3, [r3, #0]
 8003aca:	691b      	ldr	r3, [r3, #16]
 8003acc:	2b00      	cmp	r3, #0
 8003ace:	f000 8087 	beq.w	8003be0 <SX1272OnDio0Irq+0x34c>
                            RadioEvents->RxError( );
 8003ad2:	4b1a      	ldr	r3, [pc, #104]	; (8003b3c <SX1272OnDio0Irq+0x2a8>)
 8003ad4:	681b      	ldr	r3, [r3, #0]
 8003ad6:	691b      	ldr	r3, [r3, #16]
 8003ad8:	4798      	blx	r3
                        break;
 8003ada:	e081      	b.n	8003be0 <SX1272OnDio0Irq+0x34c>
                    SX1272.Settings.LoRaPacketHandler.SnrValue = ( ( ( int8_t )SX1272Read( REG_LR_PKTSNRVALUE ) ) + 2 ) >> 2;
 8003adc:	2019      	movs	r0, #25
 8003ade:	f7ff fd43 	bl	8003568 <SX1272Read>
 8003ae2:	4603      	mov	r3, r0
 8003ae4:	b25b      	sxtb	r3, r3
 8003ae6:	3302      	adds	r3, #2
 8003ae8:	109b      	asrs	r3, r3, #2
 8003aea:	b25a      	sxtb	r2, r3
 8003aec:	4b10      	ldr	r3, [pc, #64]	; (8003b30 <SX1272OnDio0Irq+0x29c>)
 8003aee:	f883 2060 	strb.w	r2, [r3, #96]	; 0x60
                    int16_t rssi = SX1272Read( REG_LR_PKTRSSIVALUE );
 8003af2:	201a      	movs	r0, #26
 8003af4:	f7ff fd38 	bl	8003568 <SX1272Read>
 8003af8:	4603      	mov	r3, r0
 8003afa:	81fb      	strh	r3, [r7, #14]
                    if( SX1272.Settings.LoRaPacketHandler.SnrValue < 0 )
 8003afc:	4b0c      	ldr	r3, [pc, #48]	; (8003b30 <SX1272OnDio0Irq+0x29c>)
 8003afe:	f993 3060 	ldrsb.w	r3, [r3, #96]	; 0x60
 8003b02:	2b00      	cmp	r3, #0
 8003b04:	da20      	bge.n	8003b48 <SX1272OnDio0Irq+0x2b4>
                        SX1272.Settings.LoRaPacketHandler.RssiValue = RSSI_OFFSET + rssi + ( rssi >> 4 ) +
 8003b06:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8003b0a:	111b      	asrs	r3, r3, #4
 8003b0c:	b21b      	sxth	r3, r3
 8003b0e:	b29a      	uxth	r2, r3
 8003b10:	89fb      	ldrh	r3, [r7, #14]
 8003b12:	4413      	add	r3, r2
 8003b14:	b29a      	uxth	r2, r3
                                                                      SX1272.Settings.LoRaPacketHandler.SnrValue;
 8003b16:	4b06      	ldr	r3, [pc, #24]	; (8003b30 <SX1272OnDio0Irq+0x29c>)
 8003b18:	f993 3060 	ldrsb.w	r3, [r3, #96]	; 0x60
 8003b1c:	b29b      	uxth	r3, r3
                        SX1272.Settings.LoRaPacketHandler.RssiValue = RSSI_OFFSET + rssi + ( rssi >> 4 ) +
 8003b1e:	4413      	add	r3, r2
 8003b20:	b29b      	uxth	r3, r3
 8003b22:	3b8b      	subs	r3, #139	; 0x8b
 8003b24:	b29b      	uxth	r3, r3
 8003b26:	b21a      	sxth	r2, r3
 8003b28:	4b01      	ldr	r3, [pc, #4]	; (8003b30 <SX1272OnDio0Irq+0x29c>)
 8003b2a:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
 8003b2e:	e019      	b.n	8003b64 <SX1272OnDio0Irq+0x2d0>
 8003b30:	200001cc 	.word	0x200001cc
 8003b34:	2000025c 	.word	0x2000025c
 8003b38:	20000248 	.word	0x20000248
 8003b3c:	20000044 	.word	0x20000044
 8003b40:	20000206 	.word	0x20000206
 8003b44:	20000048 	.word	0x20000048
                        SX1272.Settings.LoRaPacketHandler.RssiValue = RSSI_OFFSET + rssi + ( rssi >> 4 );
 8003b48:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 8003b4c:	111b      	asrs	r3, r3, #4
 8003b4e:	b21b      	sxth	r3, r3
 8003b50:	b29a      	uxth	r2, r3
 8003b52:	89fb      	ldrh	r3, [r7, #14]
 8003b54:	4413      	add	r3, r2
 8003b56:	b29b      	uxth	r3, r3
 8003b58:	3b8b      	subs	r3, #139	; 0x8b
 8003b5a:	b29b      	uxth	r3, r3
 8003b5c:	b21a      	sxth	r2, r3
 8003b5e:	4b33      	ldr	r3, [pc, #204]	; (8003c2c <SX1272OnDio0Irq+0x398>)
 8003b60:	f8a3 2062 	strh.w	r2, [r3, #98]	; 0x62
                    SX1272.Settings.LoRaPacketHandler.Size = SX1272Read( REG_LR_RXNBBYTES );
 8003b64:	2013      	movs	r0, #19
 8003b66:	f7ff fcff 	bl	8003568 <SX1272Read>
 8003b6a:	4603      	mov	r3, r0
 8003b6c:	461a      	mov	r2, r3
 8003b6e:	4b2f      	ldr	r3, [pc, #188]	; (8003c2c <SX1272OnDio0Irq+0x398>)
 8003b70:	f883 2064 	strb.w	r2, [r3, #100]	; 0x64
                    SX1272Write( REG_LR_FIFOADDRPTR, SX1272Read( REG_LR_FIFORXCURRENTADDR ) );
 8003b74:	2010      	movs	r0, #16
 8003b76:	f7ff fcf7 	bl	8003568 <SX1272Read>
 8003b7a:	4603      	mov	r3, r0
 8003b7c:	4619      	mov	r1, r3
 8003b7e:	200d      	movs	r0, #13
 8003b80:	f7ff fce0 	bl	8003544 <SX1272Write>
                    SX1272ReadFifo( RxTxBuffer, SX1272.Settings.LoRaPacketHandler.Size );
 8003b84:	4b29      	ldr	r3, [pc, #164]	; (8003c2c <SX1272OnDio0Irq+0x398>)
 8003b86:	f893 3064 	ldrb.w	r3, [r3, #100]	; 0x64
 8003b8a:	4619      	mov	r1, r3
 8003b8c:	4828      	ldr	r0, [pc, #160]	; (8003c30 <SX1272OnDio0Irq+0x39c>)
 8003b8e:	f7ff fd77 	bl	8003680 <SX1272ReadFifo>
                    if( SX1272.Settings.LoRa.RxContinuous == false )
 8003b92:	4b26      	ldr	r3, [pc, #152]	; (8003c2c <SX1272OnDio0Irq+0x398>)
 8003b94:	f893 3056 	ldrb.w	r3, [r3, #86]	; 0x56
 8003b98:	f083 0301 	eor.w	r3, r3, #1
 8003b9c:	b2db      	uxtb	r3, r3
 8003b9e:	2b00      	cmp	r3, #0
 8003ba0:	d002      	beq.n	8003ba8 <SX1272OnDio0Irq+0x314>
                        SX1272.Settings.State = RF_IDLE;
 8003ba2:	4b22      	ldr	r3, [pc, #136]	; (8003c2c <SX1272OnDio0Irq+0x398>)
 8003ba4:	2200      	movs	r2, #0
 8003ba6:	711a      	strb	r2, [r3, #4]
                    TimerStop( &RxTimeoutTimer );
 8003ba8:	4822      	ldr	r0, [pc, #136]	; (8003c34 <SX1272OnDio0Irq+0x3a0>)
 8003baa:	f000 fa6d 	bl	8004088 <TimerStop>
                    if( ( RadioEvents != NULL ) && ( RadioEvents->RxDone != NULL ) )
 8003bae:	4b22      	ldr	r3, [pc, #136]	; (8003c38 <SX1272OnDio0Irq+0x3a4>)
 8003bb0:	681b      	ldr	r3, [r3, #0]
 8003bb2:	2b00      	cmp	r3, #0
 8003bb4:	d016      	beq.n	8003be4 <SX1272OnDio0Irq+0x350>
 8003bb6:	4b20      	ldr	r3, [pc, #128]	; (8003c38 <SX1272OnDio0Irq+0x3a4>)
 8003bb8:	681b      	ldr	r3, [r3, #0]
 8003bba:	689b      	ldr	r3, [r3, #8]
 8003bbc:	2b00      	cmp	r3, #0
 8003bbe:	d011      	beq.n	8003be4 <SX1272OnDio0Irq+0x350>
                        RadioEvents->RxDone( RxTxBuffer, SX1272.Settings.LoRaPacketHandler.Size, SX1272.Settings.LoRaPacketHandler.RssiValue, SX1272.Settings.LoRaPacketHandler.SnrValue );
 8003bc0:	4b1d      	ldr	r3, [pc, #116]	; (8003c38 <SX1272OnDio0Irq+0x3a4>)
 8003bc2:	681b      	ldr	r3, [r3, #0]
 8003bc4:	689c      	ldr	r4, [r3, #8]
 8003bc6:	4b19      	ldr	r3, [pc, #100]	; (8003c2c <SX1272OnDio0Irq+0x398>)
 8003bc8:	f893 3064 	ldrb.w	r3, [r3, #100]	; 0x64
 8003bcc:	b299      	uxth	r1, r3
 8003bce:	4b17      	ldr	r3, [pc, #92]	; (8003c2c <SX1272OnDio0Irq+0x398>)
 8003bd0:	f9b3 2062 	ldrsh.w	r2, [r3, #98]	; 0x62
 8003bd4:	4b15      	ldr	r3, [pc, #84]	; (8003c2c <SX1272OnDio0Irq+0x398>)
 8003bd6:	f993 3060 	ldrsb.w	r3, [r3, #96]	; 0x60
 8003bda:	4815      	ldr	r0, [pc, #84]	; (8003c30 <SX1272OnDio0Irq+0x39c>)
 8003bdc:	47a0      	blx	r4
                break;
 8003bde:	e001      	b.n	8003be4 <SX1272OnDio0Irq+0x350>
                        break;
 8003be0:	bf00      	nop
 8003be2:	e01e      	b.n	8003c22 <SX1272OnDio0Irq+0x38e>
                break;
 8003be4:	bf00      	nop
            break;
 8003be6:	e01c      	b.n	8003c22 <SX1272OnDio0Irq+0x38e>
            TimerStop( &TxTimeoutTimer );
 8003be8:	4814      	ldr	r0, [pc, #80]	; (8003c3c <SX1272OnDio0Irq+0x3a8>)
 8003bea:	f000 fa4d 	bl	8004088 <TimerStop>
            switch( SX1272.Settings.Modem )
 8003bee:	4b0f      	ldr	r3, [pc, #60]	; (8003c2c <SX1272OnDio0Irq+0x398>)
 8003bf0:	795b      	ldrb	r3, [r3, #5]
 8003bf2:	2b01      	cmp	r3, #1
 8003bf4:	d103      	bne.n	8003bfe <SX1272OnDio0Irq+0x36a>
                SX1272Write( REG_LR_IRQFLAGS, RFLR_IRQFLAGS_TXDONE );
 8003bf6:	2108      	movs	r1, #8
 8003bf8:	2012      	movs	r0, #18
 8003bfa:	f7ff fca3 	bl	8003544 <SX1272Write>
                SX1272.Settings.State = RF_IDLE;
 8003bfe:	4b0b      	ldr	r3, [pc, #44]	; (8003c2c <SX1272OnDio0Irq+0x398>)
 8003c00:	2200      	movs	r2, #0
 8003c02:	711a      	strb	r2, [r3, #4]
                if( ( RadioEvents != NULL ) && ( RadioEvents->TxDone != NULL ) )
 8003c04:	4b0c      	ldr	r3, [pc, #48]	; (8003c38 <SX1272OnDio0Irq+0x3a4>)
 8003c06:	681b      	ldr	r3, [r3, #0]
 8003c08:	2b00      	cmp	r3, #0
 8003c0a:	d008      	beq.n	8003c1e <SX1272OnDio0Irq+0x38a>
 8003c0c:	4b0a      	ldr	r3, [pc, #40]	; (8003c38 <SX1272OnDio0Irq+0x3a4>)
 8003c0e:	681b      	ldr	r3, [r3, #0]
 8003c10:	681b      	ldr	r3, [r3, #0]
 8003c12:	2b00      	cmp	r3, #0
 8003c14:	d003      	beq.n	8003c1e <SX1272OnDio0Irq+0x38a>
                    RadioEvents->TxDone( );
 8003c16:	4b08      	ldr	r3, [pc, #32]	; (8003c38 <SX1272OnDio0Irq+0x3a4>)
 8003c18:	681b      	ldr	r3, [r3, #0]
 8003c1a:	681b      	ldr	r3, [r3, #0]
 8003c1c:	4798      	blx	r3
                break;
 8003c1e:	bf00      	nop
            break;
 8003c20:	bf00      	nop
    }
}
 8003c22:	bf00      	nop
 8003c24:	3714      	adds	r7, #20
 8003c26:	46bd      	mov	sp, r7
 8003c28:	bd90      	pop	{r4, r7, pc}
 8003c2a:	bf00      	nop
 8003c2c:	200001cc 	.word	0x200001cc
 8003c30:	20000048 	.word	0x20000048
 8003c34:	2000025c 	.word	0x2000025c
 8003c38:	20000044 	.word	0x20000044
 8003c3c:	20000234 	.word	0x20000234

08003c40 <SX1272OnDio1Irq>:

void SX1272OnDio1Irq( void* context )
{
 8003c40:	b580      	push	{r7, lr}
 8003c42:	b082      	sub	sp, #8
 8003c44:	af00      	add	r7, sp, #0
 8003c46:	6078      	str	r0, [r7, #4]
    switch( SX1272.Settings.State )
 8003c48:	4b62      	ldr	r3, [pc, #392]	; (8003dd4 <SX1272OnDio1Irq+0x194>)
 8003c4a:	791b      	ldrb	r3, [r3, #4]
 8003c4c:	2b01      	cmp	r3, #1
 8003c4e:	d002      	beq.n	8003c56 <SX1272OnDio1Irq+0x16>
 8003c50:	2b02      	cmp	r3, #2
 8003c52:	d07a      	beq.n	8003d4a <SX1272OnDio1Irq+0x10a>
            default:
                break;
            }
            break;
        default:
            break;
 8003c54:	e0b9      	b.n	8003dca <SX1272OnDio1Irq+0x18a>
            switch( SX1272.Settings.Modem )
 8003c56:	4b5f      	ldr	r3, [pc, #380]	; (8003dd4 <SX1272OnDio1Irq+0x194>)
 8003c58:	795b      	ldrb	r3, [r3, #5]
 8003c5a:	2b00      	cmp	r3, #0
 8003c5c:	d002      	beq.n	8003c64 <SX1272OnDio1Irq+0x24>
 8003c5e:	2b01      	cmp	r3, #1
 8003c60:	d05a      	beq.n	8003d18 <SX1272OnDio1Irq+0xd8>
                break;
 8003c62:	e071      	b.n	8003d48 <SX1272OnDio1Irq+0x108>
                TimerStop( &RxTimeoutSyncWord );
 8003c64:	485c      	ldr	r0, [pc, #368]	; (8003dd8 <SX1272OnDio1Irq+0x198>)
 8003c66:	f000 fa0f 	bl	8004088 <TimerStop>
                if( ( SX1272.Settings.FskPacketHandler.Size == 0 ) && ( SX1272.Settings.FskPacketHandler.NbBytes == 0 ) )
 8003c6a:	4b5a      	ldr	r3, [pc, #360]	; (8003dd4 <SX1272OnDio1Irq+0x194>)
 8003c6c:	8f5b      	ldrh	r3, [r3, #58]	; 0x3a
 8003c6e:	2b00      	cmp	r3, #0
 8003c70:	d117      	bne.n	8003ca2 <SX1272OnDio1Irq+0x62>
 8003c72:	4b58      	ldr	r3, [pc, #352]	; (8003dd4 <SX1272OnDio1Irq+0x194>)
 8003c74:	8f9b      	ldrh	r3, [r3, #60]	; 0x3c
 8003c76:	2b00      	cmp	r3, #0
 8003c78:	d113      	bne.n	8003ca2 <SX1272OnDio1Irq+0x62>
                    if( SX1272.Settings.Fsk.FixLen == false )
 8003c7a:	4b56      	ldr	r3, [pc, #344]	; (8003dd4 <SX1272OnDio1Irq+0x194>)
 8003c7c:	f893 3022 	ldrb.w	r3, [r3, #34]	; 0x22
 8003c80:	f083 0301 	eor.w	r3, r3, #1
 8003c84:	b2db      	uxtb	r3, r3
 8003c86:	2b00      	cmp	r3, #0
 8003c88:	d004      	beq.n	8003c94 <SX1272OnDio1Irq+0x54>
                        SX1272ReadFifo( ( uint8_t* )&SX1272.Settings.FskPacketHandler.Size, 1 );
 8003c8a:	2101      	movs	r1, #1
 8003c8c:	4853      	ldr	r0, [pc, #332]	; (8003ddc <SX1272OnDio1Irq+0x19c>)
 8003c8e:	f7ff fcf7 	bl	8003680 <SX1272ReadFifo>
 8003c92:	e006      	b.n	8003ca2 <SX1272OnDio1Irq+0x62>
                        SX1272.Settings.FskPacketHandler.Size = SX1272Read( REG_PAYLOADLENGTH );
 8003c94:	2032      	movs	r0, #50	; 0x32
 8003c96:	f7ff fc67 	bl	8003568 <SX1272Read>
 8003c9a:	4603      	mov	r3, r0
 8003c9c:	b29a      	uxth	r2, r3
 8003c9e:	4b4d      	ldr	r3, [pc, #308]	; (8003dd4 <SX1272OnDio1Irq+0x194>)
 8003ca0:	875a      	strh	r2, [r3, #58]	; 0x3a
                if( ( SX1272.Settings.FskPacketHandler.Size - SX1272.Settings.FskPacketHandler.NbBytes ) >= SX1272.Settings.FskPacketHandler.FifoThresh )
 8003ca2:	4b4c      	ldr	r3, [pc, #304]	; (8003dd4 <SX1272OnDio1Irq+0x194>)
 8003ca4:	8f5b      	ldrh	r3, [r3, #58]	; 0x3a
 8003ca6:	461a      	mov	r2, r3
 8003ca8:	4b4a      	ldr	r3, [pc, #296]	; (8003dd4 <SX1272OnDio1Irq+0x194>)
 8003caa:	8f9b      	ldrh	r3, [r3, #60]	; 0x3c
 8003cac:	1ad3      	subs	r3, r2, r3
 8003cae:	4a49      	ldr	r2, [pc, #292]	; (8003dd4 <SX1272OnDio1Irq+0x194>)
 8003cb0:	f892 203e 	ldrb.w	r2, [r2, #62]	; 0x3e
 8003cb4:	4293      	cmp	r3, r2
 8003cb6:	db1a      	blt.n	8003cee <SX1272OnDio1Irq+0xae>
                    SX1272ReadFifo( ( RxTxBuffer + SX1272.Settings.FskPacketHandler.NbBytes ), SX1272.Settings.FskPacketHandler.FifoThresh - 1 );
 8003cb8:	4b46      	ldr	r3, [pc, #280]	; (8003dd4 <SX1272OnDio1Irq+0x194>)
 8003cba:	8f9b      	ldrh	r3, [r3, #60]	; 0x3c
 8003cbc:	461a      	mov	r2, r3
 8003cbe:	4b48      	ldr	r3, [pc, #288]	; (8003de0 <SX1272OnDio1Irq+0x1a0>)
 8003cc0:	441a      	add	r2, r3
 8003cc2:	4b44      	ldr	r3, [pc, #272]	; (8003dd4 <SX1272OnDio1Irq+0x194>)
 8003cc4:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003cc8:	3b01      	subs	r3, #1
 8003cca:	b2db      	uxtb	r3, r3
 8003ccc:	4619      	mov	r1, r3
 8003cce:	4610      	mov	r0, r2
 8003cd0:	f7ff fcd6 	bl	8003680 <SX1272ReadFifo>
                    SX1272.Settings.FskPacketHandler.NbBytes += SX1272.Settings.FskPacketHandler.FifoThresh - 1;
 8003cd4:	4b3f      	ldr	r3, [pc, #252]	; (8003dd4 <SX1272OnDio1Irq+0x194>)
 8003cd6:	8f9a      	ldrh	r2, [r3, #60]	; 0x3c
 8003cd8:	4b3e      	ldr	r3, [pc, #248]	; (8003dd4 <SX1272OnDio1Irq+0x194>)
 8003cda:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003cde:	b29b      	uxth	r3, r3
 8003ce0:	4413      	add	r3, r2
 8003ce2:	b29b      	uxth	r3, r3
 8003ce4:	3b01      	subs	r3, #1
 8003ce6:	b29a      	uxth	r2, r3
 8003ce8:	4b3a      	ldr	r3, [pc, #232]	; (8003dd4 <SX1272OnDio1Irq+0x194>)
 8003cea:	879a      	strh	r2, [r3, #60]	; 0x3c
                break;
 8003cec:	e02c      	b.n	8003d48 <SX1272OnDio1Irq+0x108>
                    SX1272ReadFifo( ( RxTxBuffer + SX1272.Settings.FskPacketHandler.NbBytes ), SX1272.Settings.FskPacketHandler.Size - SX1272.Settings.FskPacketHandler.NbBytes );
 8003cee:	4b39      	ldr	r3, [pc, #228]	; (8003dd4 <SX1272OnDio1Irq+0x194>)
 8003cf0:	8f9b      	ldrh	r3, [r3, #60]	; 0x3c
 8003cf2:	461a      	mov	r2, r3
 8003cf4:	4b3a      	ldr	r3, [pc, #232]	; (8003de0 <SX1272OnDio1Irq+0x1a0>)
 8003cf6:	18d0      	adds	r0, r2, r3
 8003cf8:	4b36      	ldr	r3, [pc, #216]	; (8003dd4 <SX1272OnDio1Irq+0x194>)
 8003cfa:	8f5b      	ldrh	r3, [r3, #58]	; 0x3a
 8003cfc:	b2da      	uxtb	r2, r3
 8003cfe:	4b35      	ldr	r3, [pc, #212]	; (8003dd4 <SX1272OnDio1Irq+0x194>)
 8003d00:	8f9b      	ldrh	r3, [r3, #60]	; 0x3c
 8003d02:	b2db      	uxtb	r3, r3
 8003d04:	1ad3      	subs	r3, r2, r3
 8003d06:	b2db      	uxtb	r3, r3
 8003d08:	4619      	mov	r1, r3
 8003d0a:	f7ff fcb9 	bl	8003680 <SX1272ReadFifo>
                    SX1272.Settings.FskPacketHandler.NbBytes += ( SX1272.Settings.FskPacketHandler.Size - SX1272.Settings.FskPacketHandler.NbBytes );
 8003d0e:	4b31      	ldr	r3, [pc, #196]	; (8003dd4 <SX1272OnDio1Irq+0x194>)
 8003d10:	8f5a      	ldrh	r2, [r3, #58]	; 0x3a
 8003d12:	4b30      	ldr	r3, [pc, #192]	; (8003dd4 <SX1272OnDio1Irq+0x194>)
 8003d14:	879a      	strh	r2, [r3, #60]	; 0x3c
                break;
 8003d16:	e017      	b.n	8003d48 <SX1272OnDio1Irq+0x108>
                TimerStop( &RxTimeoutTimer );
 8003d18:	4832      	ldr	r0, [pc, #200]	; (8003de4 <SX1272OnDio1Irq+0x1a4>)
 8003d1a:	f000 f9b5 	bl	8004088 <TimerStop>
                SX1272Write( REG_LR_IRQFLAGS, RFLR_IRQFLAGS_RXTIMEOUT );
 8003d1e:	2180      	movs	r1, #128	; 0x80
 8003d20:	2012      	movs	r0, #18
 8003d22:	f7ff fc0f 	bl	8003544 <SX1272Write>
                SX1272.Settings.State = RF_IDLE;
 8003d26:	4b2b      	ldr	r3, [pc, #172]	; (8003dd4 <SX1272OnDio1Irq+0x194>)
 8003d28:	2200      	movs	r2, #0
 8003d2a:	711a      	strb	r2, [r3, #4]
                if( ( RadioEvents != NULL ) && ( RadioEvents->RxTimeout != NULL ) )
 8003d2c:	4b2e      	ldr	r3, [pc, #184]	; (8003de8 <SX1272OnDio1Irq+0x1a8>)
 8003d2e:	681b      	ldr	r3, [r3, #0]
 8003d30:	2b00      	cmp	r3, #0
 8003d32:	d008      	beq.n	8003d46 <SX1272OnDio1Irq+0x106>
 8003d34:	4b2c      	ldr	r3, [pc, #176]	; (8003de8 <SX1272OnDio1Irq+0x1a8>)
 8003d36:	681b      	ldr	r3, [r3, #0]
 8003d38:	68db      	ldr	r3, [r3, #12]
 8003d3a:	2b00      	cmp	r3, #0
 8003d3c:	d003      	beq.n	8003d46 <SX1272OnDio1Irq+0x106>
                    RadioEvents->RxTimeout( );
 8003d3e:	4b2a      	ldr	r3, [pc, #168]	; (8003de8 <SX1272OnDio1Irq+0x1a8>)
 8003d40:	681b      	ldr	r3, [r3, #0]
 8003d42:	68db      	ldr	r3, [r3, #12]
 8003d44:	4798      	blx	r3
                break;
 8003d46:	bf00      	nop
            break;
 8003d48:	e03f      	b.n	8003dca <SX1272OnDio1Irq+0x18a>
            switch( SX1272.Settings.Modem )
 8003d4a:	4b22      	ldr	r3, [pc, #136]	; (8003dd4 <SX1272OnDio1Irq+0x194>)
 8003d4c:	795b      	ldrb	r3, [r3, #5]
 8003d4e:	2b00      	cmp	r3, #0
 8003d50:	d002      	beq.n	8003d58 <SX1272OnDio1Irq+0x118>
 8003d52:	2b01      	cmp	r3, #1
 8003d54:	d037      	beq.n	8003dc6 <SX1272OnDio1Irq+0x186>
                break;
 8003d56:	e037      	b.n	8003dc8 <SX1272OnDio1Irq+0x188>
                if( ( SX1272.Settings.FskPacketHandler.Size - SX1272.Settings.FskPacketHandler.NbBytes ) > SX1272.Settings.FskPacketHandler.ChunkSize )
 8003d58:	4b1e      	ldr	r3, [pc, #120]	; (8003dd4 <SX1272OnDio1Irq+0x194>)
 8003d5a:	8f5b      	ldrh	r3, [r3, #58]	; 0x3a
 8003d5c:	461a      	mov	r2, r3
 8003d5e:	4b1d      	ldr	r3, [pc, #116]	; (8003dd4 <SX1272OnDio1Irq+0x194>)
 8003d60:	8f9b      	ldrh	r3, [r3, #60]	; 0x3c
 8003d62:	1ad3      	subs	r3, r2, r3
 8003d64:	4a1b      	ldr	r2, [pc, #108]	; (8003dd4 <SX1272OnDio1Irq+0x194>)
 8003d66:	f892 203f 	ldrb.w	r2, [r2, #63]	; 0x3f
 8003d6a:	4293      	cmp	r3, r2
 8003d6c:	dd16      	ble.n	8003d9c <SX1272OnDio1Irq+0x15c>
                    SX1272WriteFifo( ( RxTxBuffer + SX1272.Settings.FskPacketHandler.NbBytes ), SX1272.Settings.FskPacketHandler.ChunkSize );
 8003d6e:	4b19      	ldr	r3, [pc, #100]	; (8003dd4 <SX1272OnDio1Irq+0x194>)
 8003d70:	8f9b      	ldrh	r3, [r3, #60]	; 0x3c
 8003d72:	461a      	mov	r2, r3
 8003d74:	4b1a      	ldr	r3, [pc, #104]	; (8003de0 <SX1272OnDio1Irq+0x1a0>)
 8003d76:	441a      	add	r2, r3
 8003d78:	4b16      	ldr	r3, [pc, #88]	; (8003dd4 <SX1272OnDio1Irq+0x194>)
 8003d7a:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8003d7e:	4619      	mov	r1, r3
 8003d80:	4610      	mov	r0, r2
 8003d82:	f7ff fc6d 	bl	8003660 <SX1272WriteFifo>
                    SX1272.Settings.FskPacketHandler.NbBytes += SX1272.Settings.FskPacketHandler.ChunkSize;
 8003d86:	4b13      	ldr	r3, [pc, #76]	; (8003dd4 <SX1272OnDio1Irq+0x194>)
 8003d88:	8f9a      	ldrh	r2, [r3, #60]	; 0x3c
 8003d8a:	4b12      	ldr	r3, [pc, #72]	; (8003dd4 <SX1272OnDio1Irq+0x194>)
 8003d8c:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8003d90:	b29b      	uxth	r3, r3
 8003d92:	4413      	add	r3, r2
 8003d94:	b29a      	uxth	r2, r3
 8003d96:	4b0f      	ldr	r3, [pc, #60]	; (8003dd4 <SX1272OnDio1Irq+0x194>)
 8003d98:	879a      	strh	r2, [r3, #60]	; 0x3c
                break;
 8003d9a:	e015      	b.n	8003dc8 <SX1272OnDio1Irq+0x188>
                    SX1272WriteFifo( RxTxBuffer + SX1272.Settings.FskPacketHandler.NbBytes, SX1272.Settings.FskPacketHandler.Size - SX1272.Settings.FskPacketHandler.NbBytes );
 8003d9c:	4b0d      	ldr	r3, [pc, #52]	; (8003dd4 <SX1272OnDio1Irq+0x194>)
 8003d9e:	8f9b      	ldrh	r3, [r3, #60]	; 0x3c
 8003da0:	461a      	mov	r2, r3
 8003da2:	4b0f      	ldr	r3, [pc, #60]	; (8003de0 <SX1272OnDio1Irq+0x1a0>)
 8003da4:	18d0      	adds	r0, r2, r3
 8003da6:	4b0b      	ldr	r3, [pc, #44]	; (8003dd4 <SX1272OnDio1Irq+0x194>)
 8003da8:	8f5b      	ldrh	r3, [r3, #58]	; 0x3a
 8003daa:	b2da      	uxtb	r2, r3
 8003dac:	4b09      	ldr	r3, [pc, #36]	; (8003dd4 <SX1272OnDio1Irq+0x194>)
 8003dae:	8f9b      	ldrh	r3, [r3, #60]	; 0x3c
 8003db0:	b2db      	uxtb	r3, r3
 8003db2:	1ad3      	subs	r3, r2, r3
 8003db4:	b2db      	uxtb	r3, r3
 8003db6:	4619      	mov	r1, r3
 8003db8:	f7ff fc52 	bl	8003660 <SX1272WriteFifo>
                    SX1272.Settings.FskPacketHandler.NbBytes += SX1272.Settings.FskPacketHandler.Size - SX1272.Settings.FskPacketHandler.NbBytes;
 8003dbc:	4b05      	ldr	r3, [pc, #20]	; (8003dd4 <SX1272OnDio1Irq+0x194>)
 8003dbe:	8f5a      	ldrh	r2, [r3, #58]	; 0x3a
 8003dc0:	4b04      	ldr	r3, [pc, #16]	; (8003dd4 <SX1272OnDio1Irq+0x194>)
 8003dc2:	879a      	strh	r2, [r3, #60]	; 0x3c
                break;
 8003dc4:	e000      	b.n	8003dc8 <SX1272OnDio1Irq+0x188>
                break;
 8003dc6:	bf00      	nop
            break;
 8003dc8:	bf00      	nop
    }
}
 8003dca:	bf00      	nop
 8003dcc:	3708      	adds	r7, #8
 8003dce:	46bd      	mov	sp, r7
 8003dd0:	bd80      	pop	{r7, pc}
 8003dd2:	bf00      	nop
 8003dd4:	200001cc 	.word	0x200001cc
 8003dd8:	20000248 	.word	0x20000248
 8003ddc:	20000206 	.word	0x20000206
 8003de0:	20000048 	.word	0x20000048
 8003de4:	2000025c 	.word	0x2000025c
 8003de8:	20000044 	.word	0x20000044

08003dec <SX1272OnDio2Irq>:

void SX1272OnDio2Irq( void* context )
{
 8003dec:	b590      	push	{r4, r7, lr}
 8003dee:	b087      	sub	sp, #28
 8003df0:	af00      	add	r7, sp, #0
 8003df2:	6078      	str	r0, [r7, #4]
    uint32_t afcChannel = 0;
 8003df4:	2300      	movs	r3, #0
 8003df6:	617b      	str	r3, [r7, #20]

    switch( SX1272.Settings.State )
 8003df8:	4b57      	ldr	r3, [pc, #348]	; (8003f58 <SX1272OnDio2Irq+0x16c>)
 8003dfa:	791b      	ldrb	r3, [r3, #4]
 8003dfc:	2b01      	cmp	r3, #1
 8003dfe:	d002      	beq.n	8003e06 <SX1272OnDio2Irq+0x1a>
 8003e00:	2b02      	cmp	r3, #2
 8003e02:	d07b      	beq.n	8003efc <SX1272OnDio2Irq+0x110>
            default:
                break;
            }
            break;
        default:
            break;
 8003e04:	e0a4      	b.n	8003f50 <SX1272OnDio2Irq+0x164>
            switch( SX1272.Settings.Modem )
 8003e06:	4b54      	ldr	r3, [pc, #336]	; (8003f58 <SX1272OnDio2Irq+0x16c>)
 8003e08:	795b      	ldrb	r3, [r3, #5]
 8003e0a:	2b00      	cmp	r3, #0
 8003e0c:	d002      	beq.n	8003e14 <SX1272OnDio2Irq+0x28>
 8003e0e:	2b01      	cmp	r3, #1
 8003e10:	d051      	beq.n	8003eb6 <SX1272OnDio2Irq+0xca>
                break;
 8003e12:	e072      	b.n	8003efa <SX1272OnDio2Irq+0x10e>
                SX1272.Settings.FskPacketHandler.PreambleDetected = true;
 8003e14:	4b50      	ldr	r3, [pc, #320]	; (8003f58 <SX1272OnDio2Irq+0x16c>)
 8003e16:	2201      	movs	r2, #1
 8003e18:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
                if( ( SX1272.Settings.FskPacketHandler.PreambleDetected == true ) && ( SX1272.Settings.FskPacketHandler.SyncWordDetected == false ) )
 8003e1c:	4b4e      	ldr	r3, [pc, #312]	; (8003f58 <SX1272OnDio2Irq+0x16c>)
 8003e1e:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8003e22:	2b01      	cmp	r3, #1
 8003e24:	d166      	bne.n	8003ef4 <SX1272OnDio2Irq+0x108>
 8003e26:	4b4c      	ldr	r3, [pc, #304]	; (8003f58 <SX1272OnDio2Irq+0x16c>)
 8003e28:	f893 3031 	ldrb.w	r3, [r3, #49]	; 0x31
 8003e2c:	2b00      	cmp	r3, #0
 8003e2e:	d161      	bne.n	8003ef4 <SX1272OnDio2Irq+0x108>
                    TimerStop( &RxTimeoutSyncWord );
 8003e30:	484a      	ldr	r0, [pc, #296]	; (8003f5c <SX1272OnDio2Irq+0x170>)
 8003e32:	f000 f929 	bl	8004088 <TimerStop>
                    SX1272.Settings.FskPacketHandler.SyncWordDetected = true;
 8003e36:	4b48      	ldr	r3, [pc, #288]	; (8003f58 <SX1272OnDio2Irq+0x16c>)
 8003e38:	2201      	movs	r2, #1
 8003e3a:	f883 2031 	strb.w	r2, [r3, #49]	; 0x31
                    SX1272.Settings.FskPacketHandler.RssiValue = -( SX1272Read( REG_RSSIVALUE ) >> 1 );
 8003e3e:	2011      	movs	r0, #17
 8003e40:	f7ff fb92 	bl	8003568 <SX1272Read>
 8003e44:	4603      	mov	r3, r0
 8003e46:	085b      	lsrs	r3, r3, #1
 8003e48:	b2db      	uxtb	r3, r3
 8003e4a:	425b      	negs	r3, r3
 8003e4c:	b2db      	uxtb	r3, r3
 8003e4e:	b25a      	sxtb	r2, r3
 8003e50:	4b41      	ldr	r3, [pc, #260]	; (8003f58 <SX1272OnDio2Irq+0x16c>)
 8003e52:	f883 2032 	strb.w	r2, [r3, #50]	; 0x32
                    afcChannel = ( ( ( uint16_t )SX1272Read( REG_AFCMSB ) << 8 ) |
 8003e56:	201b      	movs	r0, #27
 8003e58:	f7ff fb86 	bl	8003568 <SX1272Read>
 8003e5c:	4603      	mov	r3, r0
 8003e5e:	021c      	lsls	r4, r3, #8
                                     ( uint16_t )SX1272Read( REG_AFCLSB ) );
 8003e60:	201c      	movs	r0, #28
 8003e62:	f7ff fb81 	bl	8003568 <SX1272Read>
 8003e66:	4603      	mov	r3, r0
                    afcChannel = ( ( ( uint16_t )SX1272Read( REG_AFCMSB ) << 8 ) |
 8003e68:	4323      	orrs	r3, r4
 8003e6a:	617b      	str	r3, [r7, #20]
                    SX_CHANNEL_TO_FREQ( afcChannel, SX1272.Settings.FskPacketHandler.AfcValue );
 8003e6c:	697b      	ldr	r3, [r7, #20]
 8003e6e:	0a1b      	lsrs	r3, r3, #8
 8003e70:	613b      	str	r3, [r7, #16]
 8003e72:	693b      	ldr	r3, [r7, #16]
 8003e74:	021b      	lsls	r3, r3, #8
 8003e76:	697a      	ldr	r2, [r7, #20]
 8003e78:	1ad3      	subs	r3, r2, r3
 8003e7a:	60fb      	str	r3, [r7, #12]
 8003e7c:	693b      	ldr	r3, [r7, #16]
 8003e7e:	f643 5209 	movw	r2, #15625	; 0x3d09
 8003e82:	fb02 f203 	mul.w	r2, r2, r3
 8003e86:	68fb      	ldr	r3, [r7, #12]
 8003e88:	f643 5109 	movw	r1, #15625	; 0x3d09
 8003e8c:	fb01 f303 	mul.w	r3, r1, r3
 8003e90:	3380      	adds	r3, #128	; 0x80
 8003e92:	0a1b      	lsrs	r3, r3, #8
 8003e94:	4413      	add	r3, r2
 8003e96:	461a      	mov	r2, r3
 8003e98:	4b2f      	ldr	r3, [pc, #188]	; (8003f58 <SX1272OnDio2Irq+0x16c>)
 8003e9a:	635a      	str	r2, [r3, #52]	; 0x34
                    SX1272.Settings.FskPacketHandler.RxGain = ( SX1272Read( REG_LNA ) >> 5 ) & 0x07;
 8003e9c:	200c      	movs	r0, #12
 8003e9e:	f7ff fb63 	bl	8003568 <SX1272Read>
 8003ea2:	4603      	mov	r3, r0
 8003ea4:	095b      	lsrs	r3, r3, #5
 8003ea6:	b2db      	uxtb	r3, r3
 8003ea8:	f003 0307 	and.w	r3, r3, #7
 8003eac:	b2da      	uxtb	r2, r3
 8003eae:	4b2a      	ldr	r3, [pc, #168]	; (8003f58 <SX1272OnDio2Irq+0x16c>)
 8003eb0:	f883 2038 	strb.w	r2, [r3, #56]	; 0x38
                break;
 8003eb4:	e01e      	b.n	8003ef4 <SX1272OnDio2Irq+0x108>
                if( SX1272.Settings.LoRa.FreqHopOn == true )
 8003eb6:	4b28      	ldr	r3, [pc, #160]	; (8003f58 <SX1272OnDio2Irq+0x16c>)
 8003eb8:	f893 3053 	ldrb.w	r3, [r3, #83]	; 0x53
 8003ebc:	2b00      	cmp	r3, #0
 8003ebe:	d01b      	beq.n	8003ef8 <SX1272OnDio2Irq+0x10c>
                    SX1272Write( REG_LR_IRQFLAGS, RFLR_IRQFLAGS_FHSSCHANGEDCHANNEL );
 8003ec0:	2102      	movs	r1, #2
 8003ec2:	2012      	movs	r0, #18
 8003ec4:	f7ff fb3e 	bl	8003544 <SX1272Write>
                    if( ( RadioEvents != NULL ) && ( RadioEvents->FhssChangeChannel != NULL ) )
 8003ec8:	4b25      	ldr	r3, [pc, #148]	; (8003f60 <SX1272OnDio2Irq+0x174>)
 8003eca:	681b      	ldr	r3, [r3, #0]
 8003ecc:	2b00      	cmp	r3, #0
 8003ece:	d013      	beq.n	8003ef8 <SX1272OnDio2Irq+0x10c>
 8003ed0:	4b23      	ldr	r3, [pc, #140]	; (8003f60 <SX1272OnDio2Irq+0x174>)
 8003ed2:	681b      	ldr	r3, [r3, #0]
 8003ed4:	695b      	ldr	r3, [r3, #20]
 8003ed6:	2b00      	cmp	r3, #0
 8003ed8:	d00e      	beq.n	8003ef8 <SX1272OnDio2Irq+0x10c>
                        RadioEvents->FhssChangeChannel( ( SX1272Read( REG_LR_HOPCHANNEL ) & RFLR_HOPCHANNEL_CHANNEL_MASK ) );
 8003eda:	4b21      	ldr	r3, [pc, #132]	; (8003f60 <SX1272OnDio2Irq+0x174>)
 8003edc:	681b      	ldr	r3, [r3, #0]
 8003ede:	695c      	ldr	r4, [r3, #20]
 8003ee0:	201c      	movs	r0, #28
 8003ee2:	f7ff fb41 	bl	8003568 <SX1272Read>
 8003ee6:	4603      	mov	r3, r0
 8003ee8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003eec:	b2db      	uxtb	r3, r3
 8003eee:	4618      	mov	r0, r3
 8003ef0:	47a0      	blx	r4
                break;
 8003ef2:	e001      	b.n	8003ef8 <SX1272OnDio2Irq+0x10c>
                break;
 8003ef4:	bf00      	nop
 8003ef6:	e02b      	b.n	8003f50 <SX1272OnDio2Irq+0x164>
                break;
 8003ef8:	bf00      	nop
            break;
 8003efa:	e029      	b.n	8003f50 <SX1272OnDio2Irq+0x164>
            switch( SX1272.Settings.Modem )
 8003efc:	4b16      	ldr	r3, [pc, #88]	; (8003f58 <SX1272OnDio2Irq+0x16c>)
 8003efe:	795b      	ldrb	r3, [r3, #5]
 8003f00:	2b00      	cmp	r3, #0
 8003f02:	d021      	beq.n	8003f48 <SX1272OnDio2Irq+0x15c>
 8003f04:	2b01      	cmp	r3, #1
 8003f06:	d000      	beq.n	8003f0a <SX1272OnDio2Irq+0x11e>
                break;
 8003f08:	e021      	b.n	8003f4e <SX1272OnDio2Irq+0x162>
                if( SX1272.Settings.LoRa.FreqHopOn == true )
 8003f0a:	4b13      	ldr	r3, [pc, #76]	; (8003f58 <SX1272OnDio2Irq+0x16c>)
 8003f0c:	f893 3053 	ldrb.w	r3, [r3, #83]	; 0x53
 8003f10:	2b00      	cmp	r3, #0
 8003f12:	d01b      	beq.n	8003f4c <SX1272OnDio2Irq+0x160>
                    SX1272Write( REG_LR_IRQFLAGS, RFLR_IRQFLAGS_FHSSCHANGEDCHANNEL );
 8003f14:	2102      	movs	r1, #2
 8003f16:	2012      	movs	r0, #18
 8003f18:	f7ff fb14 	bl	8003544 <SX1272Write>
                    if( ( RadioEvents != NULL ) && ( RadioEvents->FhssChangeChannel != NULL ) )
 8003f1c:	4b10      	ldr	r3, [pc, #64]	; (8003f60 <SX1272OnDio2Irq+0x174>)
 8003f1e:	681b      	ldr	r3, [r3, #0]
 8003f20:	2b00      	cmp	r3, #0
 8003f22:	d013      	beq.n	8003f4c <SX1272OnDio2Irq+0x160>
 8003f24:	4b0e      	ldr	r3, [pc, #56]	; (8003f60 <SX1272OnDio2Irq+0x174>)
 8003f26:	681b      	ldr	r3, [r3, #0]
 8003f28:	695b      	ldr	r3, [r3, #20]
 8003f2a:	2b00      	cmp	r3, #0
 8003f2c:	d00e      	beq.n	8003f4c <SX1272OnDio2Irq+0x160>
                        RadioEvents->FhssChangeChannel( ( SX1272Read( REG_LR_HOPCHANNEL ) & RFLR_HOPCHANNEL_CHANNEL_MASK ) );
 8003f2e:	4b0c      	ldr	r3, [pc, #48]	; (8003f60 <SX1272OnDio2Irq+0x174>)
 8003f30:	681b      	ldr	r3, [r3, #0]
 8003f32:	695c      	ldr	r4, [r3, #20]
 8003f34:	201c      	movs	r0, #28
 8003f36:	f7ff fb17 	bl	8003568 <SX1272Read>
 8003f3a:	4603      	mov	r3, r0
 8003f3c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003f40:	b2db      	uxtb	r3, r3
 8003f42:	4618      	mov	r0, r3
 8003f44:	47a0      	blx	r4
                break;
 8003f46:	e001      	b.n	8003f4c <SX1272OnDio2Irq+0x160>
                break;
 8003f48:	bf00      	nop
 8003f4a:	e000      	b.n	8003f4e <SX1272OnDio2Irq+0x162>
                break;
 8003f4c:	bf00      	nop
            break;
 8003f4e:	bf00      	nop
    }
}
 8003f50:	bf00      	nop
 8003f52:	371c      	adds	r7, #28
 8003f54:	46bd      	mov	sp, r7
 8003f56:	bd90      	pop	{r4, r7, pc}
 8003f58:	200001cc 	.word	0x200001cc
 8003f5c:	20000248 	.word	0x20000248
 8003f60:	20000044 	.word	0x20000044

08003f64 <SX1272OnDio3Irq>:

void SX1272OnDio3Irq( void* context )
{
 8003f64:	b580      	push	{r7, lr}
 8003f66:	b082      	sub	sp, #8
 8003f68:	af00      	add	r7, sp, #0
 8003f6a:	6078      	str	r0, [r7, #4]
    switch( SX1272.Settings.Modem )
 8003f6c:	4b1d      	ldr	r3, [pc, #116]	; (8003fe4 <SX1272OnDio3Irq+0x80>)
 8003f6e:	795b      	ldrb	r3, [r3, #5]
 8003f70:	2b00      	cmp	r3, #0
 8003f72:	d030      	beq.n	8003fd6 <SX1272OnDio3Irq+0x72>
 8003f74:	2b01      	cmp	r3, #1
 8003f76:	d000      	beq.n	8003f7a <SX1272OnDio3Irq+0x16>
                RadioEvents->CadDone( false );
            }
        }
        break;
    default:
        break;
 8003f78:	e030      	b.n	8003fdc <SX1272OnDio3Irq+0x78>
        if( ( SX1272Read( REG_LR_IRQFLAGS ) & RFLR_IRQFLAGS_CADDETECTED ) == RFLR_IRQFLAGS_CADDETECTED )
 8003f7a:	2012      	movs	r0, #18
 8003f7c:	f7ff faf4 	bl	8003568 <SX1272Read>
 8003f80:	4603      	mov	r3, r0
 8003f82:	f003 0301 	and.w	r3, r3, #1
 8003f86:	2b01      	cmp	r3, #1
 8003f88:	d112      	bne.n	8003fb0 <SX1272OnDio3Irq+0x4c>
            SX1272Write( REG_LR_IRQFLAGS, RFLR_IRQFLAGS_CADDETECTED | RFLR_IRQFLAGS_CADDONE );
 8003f8a:	2105      	movs	r1, #5
 8003f8c:	2012      	movs	r0, #18
 8003f8e:	f7ff fad9 	bl	8003544 <SX1272Write>
            if( ( RadioEvents != NULL ) && ( RadioEvents->CadDone != NULL ) )
 8003f92:	4b15      	ldr	r3, [pc, #84]	; (8003fe8 <SX1272OnDio3Irq+0x84>)
 8003f94:	681b      	ldr	r3, [r3, #0]
 8003f96:	2b00      	cmp	r3, #0
 8003f98:	d01f      	beq.n	8003fda <SX1272OnDio3Irq+0x76>
 8003f9a:	4b13      	ldr	r3, [pc, #76]	; (8003fe8 <SX1272OnDio3Irq+0x84>)
 8003f9c:	681b      	ldr	r3, [r3, #0]
 8003f9e:	699b      	ldr	r3, [r3, #24]
 8003fa0:	2b00      	cmp	r3, #0
 8003fa2:	d01a      	beq.n	8003fda <SX1272OnDio3Irq+0x76>
                RadioEvents->CadDone( true );
 8003fa4:	4b10      	ldr	r3, [pc, #64]	; (8003fe8 <SX1272OnDio3Irq+0x84>)
 8003fa6:	681b      	ldr	r3, [r3, #0]
 8003fa8:	699b      	ldr	r3, [r3, #24]
 8003faa:	2001      	movs	r0, #1
 8003fac:	4798      	blx	r3
        break;
 8003fae:	e014      	b.n	8003fda <SX1272OnDio3Irq+0x76>
            SX1272Write( REG_LR_IRQFLAGS, RFLR_IRQFLAGS_CADDONE );
 8003fb0:	2104      	movs	r1, #4
 8003fb2:	2012      	movs	r0, #18
 8003fb4:	f7ff fac6 	bl	8003544 <SX1272Write>
            if( ( RadioEvents != NULL ) && ( RadioEvents->CadDone != NULL ) )
 8003fb8:	4b0b      	ldr	r3, [pc, #44]	; (8003fe8 <SX1272OnDio3Irq+0x84>)
 8003fba:	681b      	ldr	r3, [r3, #0]
 8003fbc:	2b00      	cmp	r3, #0
 8003fbe:	d00c      	beq.n	8003fda <SX1272OnDio3Irq+0x76>
 8003fc0:	4b09      	ldr	r3, [pc, #36]	; (8003fe8 <SX1272OnDio3Irq+0x84>)
 8003fc2:	681b      	ldr	r3, [r3, #0]
 8003fc4:	699b      	ldr	r3, [r3, #24]
 8003fc6:	2b00      	cmp	r3, #0
 8003fc8:	d007      	beq.n	8003fda <SX1272OnDio3Irq+0x76>
                RadioEvents->CadDone( false );
 8003fca:	4b07      	ldr	r3, [pc, #28]	; (8003fe8 <SX1272OnDio3Irq+0x84>)
 8003fcc:	681b      	ldr	r3, [r3, #0]
 8003fce:	699b      	ldr	r3, [r3, #24]
 8003fd0:	2000      	movs	r0, #0
 8003fd2:	4798      	blx	r3
        break;
 8003fd4:	e001      	b.n	8003fda <SX1272OnDio3Irq+0x76>
        break;
 8003fd6:	bf00      	nop
 8003fd8:	e000      	b.n	8003fdc <SX1272OnDio3Irq+0x78>
        break;
 8003fda:	bf00      	nop
    }
}
 8003fdc:	bf00      	nop
 8003fde:	3708      	adds	r7, #8
 8003fe0:	46bd      	mov	sp, r7
 8003fe2:	bd80      	pop	{r7, pc}
 8003fe4:	200001cc 	.word	0x200001cc
 8003fe8:	20000044 	.word	0x20000044

08003fec <SX1272OnDio4Irq>:

void SX1272OnDio4Irq( void* context )
{
 8003fec:	b480      	push	{r7}
 8003fee:	b083      	sub	sp, #12
 8003ff0:	af00      	add	r7, sp, #0
 8003ff2:	6078      	str	r0, [r7, #4]
    switch( SX1272.Settings.Modem )
 8003ff4:	4b0c      	ldr	r3, [pc, #48]	; (8004028 <SX1272OnDio4Irq+0x3c>)
 8003ff6:	795b      	ldrb	r3, [r3, #5]
 8003ff8:	2b00      	cmp	r3, #0
 8003ffa:	d002      	beq.n	8004002 <SX1272OnDio4Irq+0x16>
 8003ffc:	2b01      	cmp	r3, #1
 8003ffe:	d00a      	beq.n	8004016 <SX1272OnDio4Irq+0x2a>
        }
        break;
    case MODEM_LORA:
        break;
    default:
        break;
 8004000:	e00c      	b.n	800401c <SX1272OnDio4Irq+0x30>
            if( SX1272.Settings.FskPacketHandler.PreambleDetected == false )
 8004002:	4b09      	ldr	r3, [pc, #36]	; (8004028 <SX1272OnDio4Irq+0x3c>)
 8004004:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 8004008:	2b00      	cmp	r3, #0
 800400a:	d106      	bne.n	800401a <SX1272OnDio4Irq+0x2e>
                SX1272.Settings.FskPacketHandler.PreambleDetected = true;
 800400c:	4b06      	ldr	r3, [pc, #24]	; (8004028 <SX1272OnDio4Irq+0x3c>)
 800400e:	2201      	movs	r2, #1
 8004010:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
        break;
 8004014:	e001      	b.n	800401a <SX1272OnDio4Irq+0x2e>
        break;
 8004016:	bf00      	nop
 8004018:	e000      	b.n	800401c <SX1272OnDio4Irq+0x30>
        break;
 800401a:	bf00      	nop
    }
}
 800401c:	bf00      	nop
 800401e:	370c      	adds	r7, #12
 8004020:	46bd      	mov	sp, r7
 8004022:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004026:	4770      	bx	lr
 8004028:	200001cc 	.word	0x200001cc

0800402c <DelayMs>:

/* Includes ------------------------------------------------------------------*/
#include "timeServer.h"

void DelayMs( uint32_t ms )
{
 800402c:	b480      	push	{r7}
 800402e:	b083      	sub	sp, #12
 8004030:	af00      	add	r7, sp, #0
 8004032:	6078      	str	r0, [r7, #4]
//  HW_RTC_DelayMs( ms );

}
 8004034:	bf00      	nop
 8004036:	370c      	adds	r7, #12
 8004038:	46bd      	mov	sp, r7
 800403a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800403e:	4770      	bx	lr

08004040 <TimerInit>:
static bool TimerExists( TimerEvent_t *obj );



void TimerInit( TimerEvent_t *obj, void ( *callback )( void ) )
{
 8004040:	b480      	push	{r7}
 8004042:	b083      	sub	sp, #12
 8004044:	af00      	add	r7, sp, #0
 8004046:	6078      	str	r0, [r7, #4]
 8004048:	6039      	str	r1, [r7, #0]
  obj->Timestamp = 0;
 800404a:	687b      	ldr	r3, [r7, #4]
 800404c:	2200      	movs	r2, #0
 800404e:	601a      	str	r2, [r3, #0]
  obj->ReloadValue = 0;
 8004050:	687b      	ldr	r3, [r7, #4]
 8004052:	2200      	movs	r2, #0
 8004054:	605a      	str	r2, [r3, #4]
  obj->IsRunning = false;
 8004056:	687b      	ldr	r3, [r7, #4]
 8004058:	2200      	movs	r2, #0
 800405a:	721a      	strb	r2, [r3, #8]
  obj->Callback = callback;
 800405c:	687b      	ldr	r3, [r7, #4]
 800405e:	683a      	ldr	r2, [r7, #0]
 8004060:	60da      	str	r2, [r3, #12]
  obj->Next = NULL;
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	2200      	movs	r2, #0
 8004066:	611a      	str	r2, [r3, #16]
}
 8004068:	bf00      	nop
 800406a:	370c      	adds	r7, #12
 800406c:	46bd      	mov	sp, r7
 800406e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004072:	4770      	bx	lr

08004074 <TimerStart>:

void TimerStart( TimerEvent_t *obj )
{
 8004074:	b480      	push	{r7}
 8004076:	b083      	sub	sp, #12
 8004078:	af00      	add	r7, sp, #0
 800407a:	6078      	str	r0, [r7, #4]
//    {
//      TimerInsertTimer( obj);
//    }
//  }
//  RESTORE_PRIMASK( );
}
 800407c:	bf00      	nop
 800407e:	370c      	adds	r7, #12
 8004080:	46bd      	mov	sp, r7
 8004082:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004086:	4770      	bx	lr

08004088 <TimerStop>:
    TimerSetTimeout( TimerListHead );
  }
}

void TimerStop( TimerEvent_t *obj ) 
{
 8004088:	b580      	push	{r7, lr}
 800408a:	b088      	sub	sp, #32
 800408c:	af00      	add	r7, sp, #0
 800408e:	6078      	str	r0, [r7, #4]
 */
__STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 8004090:	f3ef 8310 	mrs	r3, PRIMASK
 8004094:	613b      	str	r3, [r7, #16]
  return(result);
 8004096:	693b      	ldr	r3, [r7, #16]
  BACKUP_PRIMASK();
 8004098:	617b      	str	r3, [r7, #20]
  __ASM volatile ("cpsid i" : : : "memory");
 800409a:	b672      	cpsid	i
  
  DISABLE_IRQ( );
  
  TimerEvent_t* prev = TimerListHead;
 800409c:	4b34      	ldr	r3, [pc, #208]	; (8004170 <TimerStop+0xe8>)
 800409e:	681b      	ldr	r3, [r3, #0]
 80040a0:	61fb      	str	r3, [r7, #28]
  TimerEvent_t* cur = TimerListHead;
 80040a2:	4b33      	ldr	r3, [pc, #204]	; (8004170 <TimerStop+0xe8>)
 80040a4:	681b      	ldr	r3, [r3, #0]
 80040a6:	61bb      	str	r3, [r7, #24]

  // List is empty or the Obj to stop does not exist 
  if( ( TimerListHead == NULL ) || ( obj == NULL ) )
 80040a8:	4b31      	ldr	r3, [pc, #196]	; (8004170 <TimerStop+0xe8>)
 80040aa:	681b      	ldr	r3, [r3, #0]
 80040ac:	2b00      	cmp	r3, #0
 80040ae:	d002      	beq.n	80040b6 <TimerStop+0x2e>
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	2b00      	cmp	r3, #0
 80040b4:	d105      	bne.n	80040c2 <TimerStop+0x3a>
 80040b6:	697b      	ldr	r3, [r7, #20]
 80040b8:	60fb      	str	r3, [r7, #12]
  \details Assigns the given value to the Priority Mask Register.
  \param [in]    priMask  Priority Mask
 */
__STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
{
  __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 80040ba:	68fb      	ldr	r3, [r7, #12]
 80040bc:	f383 8810 	msr	PRIMASK, r3
  {
    RESTORE_PRIMASK( );
    return;
 80040c0:	e052      	b.n	8004168 <TimerStop+0xe0>
  }

  if( TimerListHead == obj ) // Stop the Head                  
 80040c2:	4b2b      	ldr	r3, [pc, #172]	; (8004170 <TimerStop+0xe8>)
 80040c4:	681b      	ldr	r3, [r3, #0]
 80040c6:	687a      	ldr	r2, [r7, #4]
 80040c8:	429a      	cmp	r2, r3
 80040ca:	d145      	bne.n	8004158 <TimerStop+0xd0>
  {
    if( TimerListHead->IsRunning == true ) // The head is already running 
 80040cc:	4b28      	ldr	r3, [pc, #160]	; (8004170 <TimerStop+0xe8>)
 80040ce:	681b      	ldr	r3, [r3, #0]
 80040d0:	7a1b      	ldrb	r3, [r3, #8]
 80040d2:	2b00      	cmp	r3, #0
 80040d4:	d017      	beq.n	8004106 <TimerStop+0x7e>
    {    
      if( TimerListHead->Next != NULL )
 80040d6:	4b26      	ldr	r3, [pc, #152]	; (8004170 <TimerStop+0xe8>)
 80040d8:	681b      	ldr	r3, [r3, #0]
 80040da:	691b      	ldr	r3, [r3, #16]
 80040dc:	2b00      	cmp	r3, #0
 80040de:	d00e      	beq.n	80040fe <TimerStop+0x76>
      {
        TimerListHead->IsRunning = false;
 80040e0:	4b23      	ldr	r3, [pc, #140]	; (8004170 <TimerStop+0xe8>)
 80040e2:	681b      	ldr	r3, [r3, #0]
 80040e4:	2200      	movs	r2, #0
 80040e6:	721a      	strb	r2, [r3, #8]
        TimerListHead = TimerListHead->Next;
 80040e8:	4b21      	ldr	r3, [pc, #132]	; (8004170 <TimerStop+0xe8>)
 80040ea:	681b      	ldr	r3, [r3, #0]
 80040ec:	691b      	ldr	r3, [r3, #16]
 80040ee:	4a20      	ldr	r2, [pc, #128]	; (8004170 <TimerStop+0xe8>)
 80040f0:	6013      	str	r3, [r2, #0]
        TimerSetTimeout( TimerListHead );
 80040f2:	4b1f      	ldr	r3, [pc, #124]	; (8004170 <TimerStop+0xe8>)
 80040f4:	681b      	ldr	r3, [r3, #0]
 80040f6:	4618      	mov	r0, r3
 80040f8:	f000 f85a 	bl	80041b0 <TimerSetTimeout>
 80040fc:	e02f      	b.n	800415e <TimerStop+0xd6>
      }
      else
      {
        //HW_RTC_StopAlarm( );
        TimerListHead = NULL;
 80040fe:	4b1c      	ldr	r3, [pc, #112]	; (8004170 <TimerStop+0xe8>)
 8004100:	2200      	movs	r2, #0
 8004102:	601a      	str	r2, [r3, #0]
 8004104:	e02b      	b.n	800415e <TimerStop+0xd6>
      }
    }
    else // Stop the head before it is started
    {   
      if( TimerListHead->Next != NULL )   
 8004106:	4b1a      	ldr	r3, [pc, #104]	; (8004170 <TimerStop+0xe8>)
 8004108:	681b      	ldr	r3, [r3, #0]
 800410a:	691b      	ldr	r3, [r3, #16]
 800410c:	2b00      	cmp	r3, #0
 800410e:	d005      	beq.n	800411c <TimerStop+0x94>
      {
        TimerListHead = TimerListHead->Next;
 8004110:	4b17      	ldr	r3, [pc, #92]	; (8004170 <TimerStop+0xe8>)
 8004112:	681b      	ldr	r3, [r3, #0]
 8004114:	691b      	ldr	r3, [r3, #16]
 8004116:	4a16      	ldr	r2, [pc, #88]	; (8004170 <TimerStop+0xe8>)
 8004118:	6013      	str	r3, [r2, #0]
 800411a:	e020      	b.n	800415e <TimerStop+0xd6>
      }
      else
      {
        TimerListHead = NULL;
 800411c:	4b14      	ldr	r3, [pc, #80]	; (8004170 <TimerStop+0xe8>)
 800411e:	2200      	movs	r2, #0
 8004120:	601a      	str	r2, [r3, #0]
 8004122:	e01c      	b.n	800415e <TimerStop+0xd6>
  }
  else // Stop an object within the list
  {      
    while( cur != NULL )
    {
      if( cur == obj )
 8004124:	69ba      	ldr	r2, [r7, #24]
 8004126:	687b      	ldr	r3, [r7, #4]
 8004128:	429a      	cmp	r2, r3
 800412a:	d110      	bne.n	800414e <TimerStop+0xc6>
      {
        if( cur->Next != NULL )
 800412c:	69bb      	ldr	r3, [r7, #24]
 800412e:	691b      	ldr	r3, [r3, #16]
 8004130:	2b00      	cmp	r3, #0
 8004132:	d006      	beq.n	8004142 <TimerStop+0xba>
        {
          cur = cur->Next;
 8004134:	69bb      	ldr	r3, [r7, #24]
 8004136:	691b      	ldr	r3, [r3, #16]
 8004138:	61bb      	str	r3, [r7, #24]
          prev->Next = cur;
 800413a:	69fb      	ldr	r3, [r7, #28]
 800413c:	69ba      	ldr	r2, [r7, #24]
 800413e:	611a      	str	r2, [r3, #16]
        else
        {
          cur = NULL;
          prev->Next = cur;
        }
        break;
 8004140:	e00d      	b.n	800415e <TimerStop+0xd6>
          cur = NULL;
 8004142:	2300      	movs	r3, #0
 8004144:	61bb      	str	r3, [r7, #24]
          prev->Next = cur;
 8004146:	69fb      	ldr	r3, [r7, #28]
 8004148:	69ba      	ldr	r2, [r7, #24]
 800414a:	611a      	str	r2, [r3, #16]
        break;
 800414c:	e007      	b.n	800415e <TimerStop+0xd6>
      }
      else
      {
        prev = cur;
 800414e:	69bb      	ldr	r3, [r7, #24]
 8004150:	61fb      	str	r3, [r7, #28]
        cur = cur->Next;
 8004152:	69bb      	ldr	r3, [r7, #24]
 8004154:	691b      	ldr	r3, [r3, #16]
 8004156:	61bb      	str	r3, [r7, #24]
    while( cur != NULL )
 8004158:	69bb      	ldr	r3, [r7, #24]
 800415a:	2b00      	cmp	r3, #0
 800415c:	d1e2      	bne.n	8004124 <TimerStop+0x9c>
 800415e:	697b      	ldr	r3, [r7, #20]
 8004160:	60bb      	str	r3, [r7, #8]
 8004162:	68bb      	ldr	r3, [r7, #8]
 8004164:	f383 8810 	msr	PRIMASK, r3
      }
    }   
  }
  
  RESTORE_PRIMASK( );
}  
 8004168:	3720      	adds	r7, #32
 800416a:	46bd      	mov	sp, r7
 800416c:	bd80      	pop	{r7, pc}
 800416e:	bf00      	nop
 8004170:	2000014c 	.word	0x2000014c

08004174 <TimerSetValue>:
  TimerStop( obj );
  TimerStart( obj );
}

void TimerSetValue( TimerEvent_t *obj, uint32_t value )
{
 8004174:	b480      	push	{r7}
 8004176:	b083      	sub	sp, #12
 8004178:	af00      	add	r7, sp, #0
 800417a:	6078      	str	r0, [r7, #4]
 800417c:	6039      	str	r1, [r7, #0]
//    ticks = minValue;
//  }
//
//  obj->Timestamp = ticks;
//  obj->ReloadValue = ticks;
}
 800417e:	bf00      	nop
 8004180:	370c      	adds	r7, #12
 8004182:	46bd      	mov	sp, r7
 8004184:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004188:	4770      	bx	lr

0800418a <TimerGetCurrentTime>:

TimerTime_t TimerGetCurrentTime( void )
{
 800418a:	b480      	push	{r7}
 800418c:	af00      	add	r7, sp, #0
//  uint32_t now = HW_RTC_GetTimerValue( );
//  return  HW_RTC_Tick2ms(now);
}
 800418e:	bf00      	nop
 8004190:	4618      	mov	r0, r3
 8004192:	46bd      	mov	sp, r7
 8004194:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004198:	4770      	bx	lr

0800419a <TimerGetElapsedTime>:

TimerTime_t TimerGetElapsedTime( TimerTime_t past )
{
 800419a:	b480      	push	{r7}
 800419c:	b083      	sub	sp, #12
 800419e:	af00      	add	r7, sp, #0
 80041a0:	6078      	str	r0, [r7, #4]
//  uint32_t nowInTicks = HW_RTC_GetTimerValue( );
//  uint32_t pastInTicks = HW_RTC_ms2Tick( past );
//  /* intentional wrap around. Works Ok if tick duation below 1ms */
//  return HW_RTC_Tick2ms( nowInTicks- pastInTicks );
}
 80041a2:	bf00      	nop
 80041a4:	4618      	mov	r0, r3
 80041a6:	370c      	adds	r7, #12
 80041a8:	46bd      	mov	sp, r7
 80041aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041ae:	4770      	bx	lr

080041b0 <TimerSetTimeout>:

static void TimerSetTimeout( TimerEvent_t *obj )
{
 80041b0:	b480      	push	{r7}
 80041b2:	b083      	sub	sp, #12
 80041b4:	af00      	add	r7, sp, #0
 80041b6:	6078      	str	r0, [r7, #4]
//  if(obj->Timestamp  < (HW_RTC_GetTimerElapsedTime(  ) + minTicks) )
//  {
//    obj->Timestamp = HW_RTC_GetTimerElapsedTime(  ) + minTicks;
//  }
//  HW_RTC_SetAlarm( obj->Timestamp );
}
 80041b8:	bf00      	nop
 80041ba:	370c      	adds	r7, #12
 80041bc:	46bd      	mov	sp, r7
 80041be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041c2:	4770      	bx	lr

080041c4 <memcpy1>:
{
    return ( int32_t )rand1( ) % ( max - min + 1 ) + min;
}

void memcpy1( uint8_t *dst, const uint8_t *src, uint16_t size )
{
 80041c4:	b480      	push	{r7}
 80041c6:	b085      	sub	sp, #20
 80041c8:	af00      	add	r7, sp, #0
 80041ca:	60f8      	str	r0, [r7, #12]
 80041cc:	60b9      	str	r1, [r7, #8]
 80041ce:	4613      	mov	r3, r2
 80041d0:	80fb      	strh	r3, [r7, #6]
    while( size-- )
 80041d2:	e007      	b.n	80041e4 <memcpy1+0x20>
    {
        *dst++ = *src++;
 80041d4:	68ba      	ldr	r2, [r7, #8]
 80041d6:	1c53      	adds	r3, r2, #1
 80041d8:	60bb      	str	r3, [r7, #8]
 80041da:	68fb      	ldr	r3, [r7, #12]
 80041dc:	1c59      	adds	r1, r3, #1
 80041de:	60f9      	str	r1, [r7, #12]
 80041e0:	7812      	ldrb	r2, [r2, #0]
 80041e2:	701a      	strb	r2, [r3, #0]
    while( size-- )
 80041e4:	88fb      	ldrh	r3, [r7, #6]
 80041e6:	1e5a      	subs	r2, r3, #1
 80041e8:	80fa      	strh	r2, [r7, #6]
 80041ea:	2b00      	cmp	r3, #0
 80041ec:	d1f2      	bne.n	80041d4 <memcpy1+0x10>
    }
}
 80041ee:	bf00      	nop
 80041f0:	3714      	adds	r7, #20
 80041f2:	46bd      	mov	sp, r7
 80041f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041f8:	4770      	bx	lr

080041fa <HW_GPIO_Init>:
 *                   All port bits are not necessarily available on all GPIOs.
 * @param [IN] initStruct  GPIO_InitTypeDef intit structure
 * @retval none
 */
void HW_GPIO_Init( GPIO_TypeDef* port, uint16_t GPIO_Pin, GPIO_InitTypeDef* initStruct)
{
 80041fa:	b580      	push	{r7, lr}
 80041fc:	b084      	sub	sp, #16
 80041fe:	af00      	add	r7, sp, #0
 8004200:	60f8      	str	r0, [r7, #12]
 8004202:	460b      	mov	r3, r1
 8004204:	607a      	str	r2, [r7, #4]
 8004206:	817b      	strh	r3, [r7, #10]

 // RCC_GPIO_CLK_ENABLE(  (uint32_t) port);

  initStruct->Pin = GPIO_Pin ;
 8004208:	897a      	ldrh	r2, [r7, #10]
 800420a:	687b      	ldr	r3, [r7, #4]
 800420c:	601a      	str	r2, [r3, #0]

  HAL_GPIO_Init( port, initStruct );
 800420e:	6879      	ldr	r1, [r7, #4]
 8004210:	68f8      	ldr	r0, [r7, #12]
 8004212:	f7fc ff2f 	bl	8001074 <HAL_GPIO_Init>
}
 8004216:	bf00      	nop
 8004218:	3710      	adds	r7, #16
 800421a:	46bd      	mov	sp, r7
 800421c:	bd80      	pop	{r7, pc}

0800421e <HW_GPIO_Write>:
 *                   All port bits are not necessarily available on all GPIOs.
 * @param [IN] value New GPIO output value
 * @retval none
 */
void HW_GPIO_Write( GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin,  uint32_t value )
{
 800421e:	b580      	push	{r7, lr}
 8004220:	b084      	sub	sp, #16
 8004222:	af00      	add	r7, sp, #0
 8004224:	60f8      	str	r0, [r7, #12]
 8004226:	460b      	mov	r3, r1
 8004228:	607a      	str	r2, [r7, #4]
 800422a:	817b      	strh	r3, [r7, #10]
  HAL_GPIO_WritePin( GPIOx, GPIO_Pin , (GPIO_PinState) value );
 800422c:	687b      	ldr	r3, [r7, #4]
 800422e:	b2da      	uxtb	r2, r3
 8004230:	897b      	ldrh	r3, [r7, #10]
 8004232:	4619      	mov	r1, r3
 8004234:	68f8      	ldr	r0, [r7, #12]
 8004236:	f7fd f89f 	bl	8001378 <HAL_GPIO_WritePin>
}
 800423a:	bf00      	nop
 800423c:	3710      	adds	r7, #16
 800423e:	46bd      	mov	sp, r7
 8004240:	bd80      	pop	{r7, pc}
	...

08004244 <HW_SPI_InOut>:
 *
 * @param [IN] outData Byte to be sent
 * @retval inData      Received byte.
 */
uint16_t HW_SPI_InOut( uint16_t txData )
{
 8004244:	b580      	push	{r7, lr}
 8004246:	b086      	sub	sp, #24
 8004248:	af02      	add	r7, sp, #8
 800424a:	4603      	mov	r3, r0
 800424c:	80fb      	strh	r3, [r7, #6]
  uint16_t rxData ;

  HAL_SPI_TransmitReceive( &hspi, ( uint8_t * ) &txData, ( uint8_t* ) &rxData, 1, HAL_MAX_DELAY);
 800424e:	f107 020e 	add.w	r2, r7, #14
 8004252:	1db9      	adds	r1, r7, #6
 8004254:	f04f 33ff 	mov.w	r3, #4294967295
 8004258:	9300      	str	r3, [sp, #0]
 800425a:	2301      	movs	r3, #1
 800425c:	4803      	ldr	r0, [pc, #12]	; (800426c <HW_SPI_InOut+0x28>)
 800425e:	f7fd fce9 	bl	8001c34 <HAL_SPI_TransmitReceive>

  return rxData;
 8004262:	89fb      	ldrh	r3, [r7, #14]
}
 8004264:	4618      	mov	r0, r3
 8004266:	3710      	adds	r7, #16
 8004268:	46bd      	mov	sp, r7
 800426a:	bd80      	pop	{r7, pc}
 800426c:	20000150 	.word	0x20000150

08004270 <main>:
static void OnledEvent( void );
/**
 * Main application entry point.
 */
int main( void )
{
 8004270:	b590      	push	{r4, r7, lr}
 8004272:	b08d      	sub	sp, #52	; 0x34
 8004274:	af0a      	add	r7, sp, #40	; 0x28
  bool isMaster = false;
 8004276:	2300      	movs	r3, #0
 8004278:	71fb      	strb	r3, [r7, #7]
  uint8_t i;

  HAL_Init( );
 800427a:	f7fc fda3 	bl	8000dc4 <HAL_Init>

  SPI_Init(&hspi1);
 800427e:	48a4      	ldr	r0, [pc, #656]	; (8004510 <main+0x2a0>)
 8004280:	f000 fa26 	bl	80046d0 <SPI_Init>
  SPI1_Init();
 8004284:	f000 fab4 	bl	80047f0 <SPI1_Init>

  SystemClock_Config( );
 8004288:	f000 f9d0 	bl	800462c <SystemClock_Config>

//   Radio initialization
  RadioEvents.TxDone = OnTxDone;
 800428c:	4ba1      	ldr	r3, [pc, #644]	; (8004514 <main+0x2a4>)
 800428e:	4aa2      	ldr	r2, [pc, #648]	; (8004518 <main+0x2a8>)
 8004290:	601a      	str	r2, [r3, #0]
  RadioEvents.RxDone = OnRxDone;
 8004292:	4ba0      	ldr	r3, [pc, #640]	; (8004514 <main+0x2a4>)
 8004294:	4aa1      	ldr	r2, [pc, #644]	; (800451c <main+0x2ac>)
 8004296:	609a      	str	r2, [r3, #8]
  RadioEvents.TxTimeout = OnTxTimeout;
 8004298:	4b9e      	ldr	r3, [pc, #632]	; (8004514 <main+0x2a4>)
 800429a:	4aa1      	ldr	r2, [pc, #644]	; (8004520 <main+0x2b0>)
 800429c:	605a      	str	r2, [r3, #4]
  RadioEvents.RxTimeout = OnRxTimeout;
 800429e:	4b9d      	ldr	r3, [pc, #628]	; (8004514 <main+0x2a4>)
 80042a0:	4aa0      	ldr	r2, [pc, #640]	; (8004524 <main+0x2b4>)
 80042a2:	60da      	str	r2, [r3, #12]
  RadioEvents.RxError = OnRxError;
 80042a4:	4b9b      	ldr	r3, [pc, #620]	; (8004514 <main+0x2a4>)
 80042a6:	4aa0      	ldr	r2, [pc, #640]	; (8004528 <main+0x2b8>)
 80042a8:	611a      	str	r2, [r3, #16]

  Radio.Init( &RadioEvents );
 80042aa:	4ba0      	ldr	r3, [pc, #640]	; (800452c <main+0x2bc>)
 80042ac:	689b      	ldr	r3, [r3, #8]
 80042ae:	4899      	ldr	r0, [pc, #612]	; (8004514 <main+0x2a4>)
 80042b0:	4798      	blx	r3

  Radio.SetChannel( RF_FREQUENCY );
 80042b2:	4b9e      	ldr	r3, [pc, #632]	; (800452c <main+0x2bc>)
 80042b4:	695b      	ldr	r3, [r3, #20]
 80042b6:	489e      	ldr	r0, [pc, #632]	; (8004530 <main+0x2c0>)
 80042b8:	4798      	blx	r3

  Radio.SetTxConfig( MODEM_LORA, TX_OUTPUT_POWER, 0, LORA_BANDWIDTH,
 80042ba:	4b9c      	ldr	r3, [pc, #624]	; (800452c <main+0x2bc>)
 80042bc:	6a5c      	ldr	r4, [r3, #36]	; 0x24
 80042be:	4b9d      	ldr	r3, [pc, #628]	; (8004534 <main+0x2c4>)
 80042c0:	9308      	str	r3, [sp, #32]
 80042c2:	2300      	movs	r3, #0
 80042c4:	9307      	str	r3, [sp, #28]
 80042c6:	2300      	movs	r3, #0
 80042c8:	9306      	str	r3, [sp, #24]
 80042ca:	2300      	movs	r3, #0
 80042cc:	9305      	str	r3, [sp, #20]
 80042ce:	2301      	movs	r3, #1
 80042d0:	9304      	str	r3, [sp, #16]
 80042d2:	2300      	movs	r3, #0
 80042d4:	9303      	str	r3, [sp, #12]
 80042d6:	2308      	movs	r3, #8
 80042d8:	9302      	str	r3, [sp, #8]
 80042da:	2301      	movs	r3, #1
 80042dc:	9301      	str	r3, [sp, #4]
 80042de:	2307      	movs	r3, #7
 80042e0:	9300      	str	r3, [sp, #0]
 80042e2:	2300      	movs	r3, #0
 80042e4:	2200      	movs	r2, #0
 80042e6:	210e      	movs	r1, #14
 80042e8:	2001      	movs	r0, #1
 80042ea:	47a0      	blx	r4
                                 LORA_SPREADING_FACTOR, LORA_CODINGRATE,
                                   LORA_PREAMBLE_LENGTH, LORA_FIX_LENGTH_PAYLOAD_ON,
                                   true, 0, 0, LORA_IQ_INVERSION_ON, 3000000 );

  Radio.SetRxConfig( MODEM_LORA, LORA_BANDWIDTH, LORA_SPREADING_FACTOR,
 80042ec:	4b8f      	ldr	r3, [pc, #572]	; (800452c <main+0x2bc>)
 80042ee:	6a1c      	ldr	r4, [r3, #32]
 80042f0:	2301      	movs	r3, #1
 80042f2:	9309      	str	r3, [sp, #36]	; 0x24
 80042f4:	2300      	movs	r3, #0
 80042f6:	9308      	str	r3, [sp, #32]
 80042f8:	2300      	movs	r3, #0
 80042fa:	9307      	str	r3, [sp, #28]
 80042fc:	2300      	movs	r3, #0
 80042fe:	9306      	str	r3, [sp, #24]
 8004300:	2301      	movs	r3, #1
 8004302:	9305      	str	r3, [sp, #20]
 8004304:	2300      	movs	r3, #0
 8004306:	9304      	str	r3, [sp, #16]
 8004308:	2300      	movs	r3, #0
 800430a:	9303      	str	r3, [sp, #12]
 800430c:	2305      	movs	r3, #5
 800430e:	9302      	str	r3, [sp, #8]
 8004310:	2308      	movs	r3, #8
 8004312:	9301      	str	r3, [sp, #4]
 8004314:	2300      	movs	r3, #0
 8004316:	9300      	str	r3, [sp, #0]
 8004318:	2301      	movs	r3, #1
 800431a:	2207      	movs	r2, #7
 800431c:	2100      	movs	r1, #0
 800431e:	2001      	movs	r0, #1
 8004320:	47a0      	blx	r4
                                   LORA_CODINGRATE, 0, LORA_PREAMBLE_LENGTH,
                                   LORA_SYMBOL_TIMEOUT, LORA_FIX_LENGTH_PAYLOAD_ON,
                                   0, true, 0, 0, LORA_IQ_INVERSION_ON, true );

  Radio.Rx( RX_TIMEOUT_VALUE );
 8004322:	4b82      	ldr	r3, [pc, #520]	; (800452c <main+0x2bc>)
 8004324:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004326:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 800432a:	4798      	blx	r3

  HAL_SPI_TransmitReceive(&hspi1, "HOLA", (uint8_t *)BufferSPI, 7, 5000);
 800432c:	f241 3388 	movw	r3, #5000	; 0x1388
 8004330:	9300      	str	r3, [sp, #0]
 8004332:	2307      	movs	r3, #7
 8004334:	4a80      	ldr	r2, [pc, #512]	; (8004538 <main+0x2c8>)
 8004336:	4981      	ldr	r1, [pc, #516]	; (800453c <main+0x2cc>)
 8004338:	4875      	ldr	r0, [pc, #468]	; (8004510 <main+0x2a0>)
 800433a:	f7fd fc7b 	bl	8001c34 <HAL_SPI_TransmitReceive>

  while( 1 )
  {
    switch( State )
 800433e:	4b80      	ldr	r3, [pc, #512]	; (8004540 <main+0x2d0>)
 8004340:	781b      	ldrb	r3, [r3, #0]
 8004342:	3b01      	subs	r3, #1
 8004344:	2b04      	cmp	r3, #4
 8004346:	f200 80df 	bhi.w	8004508 <main+0x298>
 800434a:	a201      	add	r2, pc, #4	; (adr r2, 8004350 <main+0xe0>)
 800434c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004350:	08004365 	.word	0x08004365
 8004354:	08004491 	.word	0x08004491
 8004358:	08004491 	.word	0x08004491
 800435c:	0800447f 	.word	0x0800447f
 8004360:	080044f7 	.word	0x080044f7
    {
    case RX:
      if( isMaster == true )
 8004364:	79fb      	ldrb	r3, [r7, #7]
 8004366:	2b00      	cmp	r3, #0
 8004368:	d04b      	beq.n	8004402 <main+0x192>
      {
        if( BufferSize > 0 )
 800436a:	4b76      	ldr	r3, [pc, #472]	; (8004544 <main+0x2d4>)
 800436c:	881b      	ldrh	r3, [r3, #0]
 800436e:	2b00      	cmp	r3, #0
 8004370:	f000 8081 	beq.w	8004476 <main+0x206>
        {
          if( strncmp( ( const char* )Buffer, ( const char* )PongMsg, 4 ) == 0 )
 8004374:	2204      	movs	r2, #4
 8004376:	4974      	ldr	r1, [pc, #464]	; (8004548 <main+0x2d8>)
 8004378:	4874      	ldr	r0, [pc, #464]	; (800454c <main+0x2dc>)
 800437a:	f000 fb36 	bl	80049ea <strncmp>
 800437e:	4603      	mov	r3, r0
 8004380:	2b00      	cmp	r3, #0
 8004382:	d126      	bne.n	80043d2 <main+0x162>
          {

            // Send the next PING frame
            Buffer[0] = 'P';
 8004384:	4b71      	ldr	r3, [pc, #452]	; (800454c <main+0x2dc>)
 8004386:	2250      	movs	r2, #80	; 0x50
 8004388:	701a      	strb	r2, [r3, #0]
            Buffer[1] = 'I';
 800438a:	4b70      	ldr	r3, [pc, #448]	; (800454c <main+0x2dc>)
 800438c:	2249      	movs	r2, #73	; 0x49
 800438e:	705a      	strb	r2, [r3, #1]
            Buffer[2] = 'N';
 8004390:	4b6e      	ldr	r3, [pc, #440]	; (800454c <main+0x2dc>)
 8004392:	224e      	movs	r2, #78	; 0x4e
 8004394:	709a      	strb	r2, [r3, #2]
            Buffer[3] = 'G';
 8004396:	4b6d      	ldr	r3, [pc, #436]	; (800454c <main+0x2dc>)
 8004398:	2247      	movs	r2, #71	; 0x47
 800439a:	70da      	strb	r2, [r3, #3]
            // We fill the buffer with numbers for the payload
            for( i = 4; i < BufferSize; i++ )
 800439c:	2304      	movs	r3, #4
 800439e:	71bb      	strb	r3, [r7, #6]
 80043a0:	e008      	b.n	80043b4 <main+0x144>
            {
              Buffer[i] = i - 4;
 80043a2:	79bb      	ldrb	r3, [r7, #6]
 80043a4:	79ba      	ldrb	r2, [r7, #6]
 80043a6:	3a04      	subs	r2, #4
 80043a8:	b2d1      	uxtb	r1, r2
 80043aa:	4a68      	ldr	r2, [pc, #416]	; (800454c <main+0x2dc>)
 80043ac:	54d1      	strb	r1, [r2, r3]
            for( i = 4; i < BufferSize; i++ )
 80043ae:	79bb      	ldrb	r3, [r7, #6]
 80043b0:	3301      	adds	r3, #1
 80043b2:	71bb      	strb	r3, [r7, #6]
 80043b4:	79bb      	ldrb	r3, [r7, #6]
 80043b6:	b29a      	uxth	r2, r3
 80043b8:	4b62      	ldr	r3, [pc, #392]	; (8004544 <main+0x2d4>)
 80043ba:	881b      	ldrh	r3, [r3, #0]
 80043bc:	429a      	cmp	r2, r3
 80043be:	d3f0      	bcc.n	80043a2 <main+0x132>
            }
//            PRINTF("...PING\n");

//            DelayMs( 1 );
            Radio.Send( Buffer, BufferSize );
 80043c0:	4b5a      	ldr	r3, [pc, #360]	; (800452c <main+0x2bc>)
 80043c2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80043c4:	4a5f      	ldr	r2, [pc, #380]	; (8004544 <main+0x2d4>)
 80043c6:	8812      	ldrh	r2, [r2, #0]
 80043c8:	b2d2      	uxtb	r2, r2
 80043ca:	4611      	mov	r1, r2
 80043cc:	485f      	ldr	r0, [pc, #380]	; (800454c <main+0x2dc>)
 80043ce:	4798      	blx	r3
 80043d0:	e051      	b.n	8004476 <main+0x206>
            }
            else if( strncmp( ( const char* )Buffer, ( const char* )PingMsg, 4 ) == 0 )
 80043d2:	2204      	movs	r2, #4
 80043d4:	495e      	ldr	r1, [pc, #376]	; (8004550 <main+0x2e0>)
 80043d6:	485d      	ldr	r0, [pc, #372]	; (800454c <main+0x2dc>)
 80043d8:	f000 fb07 	bl	80049ea <strncmp>
 80043dc:	4603      	mov	r3, r0
 80043de:	2b00      	cmp	r3, #0
 80043e0:	d107      	bne.n	80043f2 <main+0x182>
            { // A master already exists then become a slave
              isMaster = false;
 80043e2:	2300      	movs	r3, #0
 80043e4:	71fb      	strb	r3, [r7, #7]
              //GpioWrite( &Led2, 1 ); // Set LED off
              Radio.Rx( RX_TIMEOUT_VALUE );
 80043e6:	4b51      	ldr	r3, [pc, #324]	; (800452c <main+0x2bc>)
 80043e8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80043ea:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80043ee:	4798      	blx	r3
 80043f0:	e041      	b.n	8004476 <main+0x206>
            }
            else // valid reception but neither a PING or a PONG message
            {    // Set device as master ans start again
              isMaster = true;
 80043f2:	2301      	movs	r3, #1
 80043f4:	71fb      	strb	r3, [r7, #7]
              Radio.Rx( RX_TIMEOUT_VALUE );
 80043f6:	4b4d      	ldr	r3, [pc, #308]	; (800452c <main+0x2bc>)
 80043f8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80043fa:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80043fe:	4798      	blx	r3
 8004400:	e039      	b.n	8004476 <main+0x206>
            }
          }
        }
        else
        {
          if( BufferSize > 0 )
 8004402:	4b50      	ldr	r3, [pc, #320]	; (8004544 <main+0x2d4>)
 8004404:	881b      	ldrh	r3, [r3, #0]
 8004406:	2b00      	cmp	r3, #0
 8004408:	d035      	beq.n	8004476 <main+0x206>
          {
            if( strncmp( ( const char* )Buffer, ( const char* )PingMsg, 4 ) == 0 )
 800440a:	2204      	movs	r2, #4
 800440c:	4950      	ldr	r1, [pc, #320]	; (8004550 <main+0x2e0>)
 800440e:	484f      	ldr	r0, [pc, #316]	; (800454c <main+0x2dc>)
 8004410:	f000 faeb 	bl	80049ea <strncmp>
 8004414:	4603      	mov	r3, r0
 8004416:	2b00      	cmp	r3, #0
 8004418:	d126      	bne.n	8004468 <main+0x1f8>
            {
              // Send the reply to the PONG string
              Buffer[0] = 'P';
 800441a:	4b4c      	ldr	r3, [pc, #304]	; (800454c <main+0x2dc>)
 800441c:	2250      	movs	r2, #80	; 0x50
 800441e:	701a      	strb	r2, [r3, #0]
              Buffer[1] = 'O';
 8004420:	4b4a      	ldr	r3, [pc, #296]	; (800454c <main+0x2dc>)
 8004422:	224f      	movs	r2, #79	; 0x4f
 8004424:	705a      	strb	r2, [r3, #1]
              Buffer[2] = 'N';
 8004426:	4b49      	ldr	r3, [pc, #292]	; (800454c <main+0x2dc>)
 8004428:	224e      	movs	r2, #78	; 0x4e
 800442a:	709a      	strb	r2, [r3, #2]
              Buffer[3] = 'G';
 800442c:	4b47      	ldr	r3, [pc, #284]	; (800454c <main+0x2dc>)
 800442e:	2247      	movs	r2, #71	; 0x47
 8004430:	70da      	strb	r2, [r3, #3]
              // We fill the buffer with numbers for the payload
              for( i = 4; i < BufferSize; i++ )
 8004432:	2304      	movs	r3, #4
 8004434:	71bb      	strb	r3, [r7, #6]
 8004436:	e008      	b.n	800444a <main+0x1da>
              {
                Buffer[i] = i - 4;
 8004438:	79bb      	ldrb	r3, [r7, #6]
 800443a:	79ba      	ldrb	r2, [r7, #6]
 800443c:	3a04      	subs	r2, #4
 800443e:	b2d1      	uxtb	r1, r2
 8004440:	4a42      	ldr	r2, [pc, #264]	; (800454c <main+0x2dc>)
 8004442:	54d1      	strb	r1, [r2, r3]
              for( i = 4; i < BufferSize; i++ )
 8004444:	79bb      	ldrb	r3, [r7, #6]
 8004446:	3301      	adds	r3, #1
 8004448:	71bb      	strb	r3, [r7, #6]
 800444a:	79bb      	ldrb	r3, [r7, #6]
 800444c:	b29a      	uxth	r2, r3
 800444e:	4b3d      	ldr	r3, [pc, #244]	; (8004544 <main+0x2d4>)
 8004450:	881b      	ldrh	r3, [r3, #0]
 8004452:	429a      	cmp	r2, r3
 8004454:	d3f0      	bcc.n	8004438 <main+0x1c8>
              }
//              DelayMs( 1 );

              Radio.Send( Buffer, BufferSize );
 8004456:	4b35      	ldr	r3, [pc, #212]	; (800452c <main+0x2bc>)
 8004458:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800445a:	4a3a      	ldr	r2, [pc, #232]	; (8004544 <main+0x2d4>)
 800445c:	8812      	ldrh	r2, [r2, #0]
 800445e:	b2d2      	uxtb	r2, r2
 8004460:	4611      	mov	r1, r2
 8004462:	483a      	ldr	r0, [pc, #232]	; (800454c <main+0x2dc>)
 8004464:	4798      	blx	r3
 8004466:	e006      	b.n	8004476 <main+0x206>
//              PRINTF("...PONG\n");
            }
            else // valid reception but not a PING as expected
            {    // Set device as master and start again
              isMaster = true;
 8004468:	2301      	movs	r3, #1
 800446a:	71fb      	strb	r3, [r7, #7]
              Radio.Rx( RX_TIMEOUT_VALUE );
 800446c:	4b2f      	ldr	r3, [pc, #188]	; (800452c <main+0x2bc>)
 800446e:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004470:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8004474:	4798      	blx	r3
            }
         }
      }
      State = LOWPOWER;
 8004476:	4b32      	ldr	r3, [pc, #200]	; (8004540 <main+0x2d0>)
 8004478:	2200      	movs	r2, #0
 800447a:	701a      	strb	r2, [r3, #0]
      break;
 800447c:	e045      	b.n	800450a <main+0x29a>
    case TX:
      // Indicates on a LED that we have sent a PING [Master]
      // Indicates on a LED that we have sent a PONG [Slave]
      //GpioWrite( &Led2, GpioRead( &Led2 ) ^ 1 );
      Radio.Rx( RX_TIMEOUT_VALUE );
 800447e:	4b2b      	ldr	r3, [pc, #172]	; (800452c <main+0x2bc>)
 8004480:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004482:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8004486:	4798      	blx	r3
      State = LOWPOWER;
 8004488:	4b2d      	ldr	r3, [pc, #180]	; (8004540 <main+0x2d0>)
 800448a:	2200      	movs	r2, #0
 800448c:	701a      	strb	r2, [r3, #0]
      break;
 800448e:	e03c      	b.n	800450a <main+0x29a>
    case RX_TIMEOUT:
    case RX_ERROR:
      if( isMaster == true )
 8004490:	79fb      	ldrb	r3, [r7, #7]
 8004492:	2b00      	cmp	r3, #0
 8004494:	d026      	beq.n	80044e4 <main+0x274>
      {
        // Send the next PING frame
        Buffer[0] = 'P';
 8004496:	4b2d      	ldr	r3, [pc, #180]	; (800454c <main+0x2dc>)
 8004498:	2250      	movs	r2, #80	; 0x50
 800449a:	701a      	strb	r2, [r3, #0]
        Buffer[1] = 'I';
 800449c:	4b2b      	ldr	r3, [pc, #172]	; (800454c <main+0x2dc>)
 800449e:	2249      	movs	r2, #73	; 0x49
 80044a0:	705a      	strb	r2, [r3, #1]
        Buffer[2] = 'N';
 80044a2:	4b2a      	ldr	r3, [pc, #168]	; (800454c <main+0x2dc>)
 80044a4:	224e      	movs	r2, #78	; 0x4e
 80044a6:	709a      	strb	r2, [r3, #2]
        Buffer[3] = 'G';
 80044a8:	4b28      	ldr	r3, [pc, #160]	; (800454c <main+0x2dc>)
 80044aa:	2247      	movs	r2, #71	; 0x47
 80044ac:	70da      	strb	r2, [r3, #3]
        for( i = 4; i < BufferSize; i++ )
 80044ae:	2304      	movs	r3, #4
 80044b0:	71bb      	strb	r3, [r7, #6]
 80044b2:	e008      	b.n	80044c6 <main+0x256>
        {
          Buffer[i] = i - 4;
 80044b4:	79bb      	ldrb	r3, [r7, #6]
 80044b6:	79ba      	ldrb	r2, [r7, #6]
 80044b8:	3a04      	subs	r2, #4
 80044ba:	b2d1      	uxtb	r1, r2
 80044bc:	4a23      	ldr	r2, [pc, #140]	; (800454c <main+0x2dc>)
 80044be:	54d1      	strb	r1, [r2, r3]
        for( i = 4; i < BufferSize; i++ )
 80044c0:	79bb      	ldrb	r3, [r7, #6]
 80044c2:	3301      	adds	r3, #1
 80044c4:	71bb      	strb	r3, [r7, #6]
 80044c6:	79bb      	ldrb	r3, [r7, #6]
 80044c8:	b29a      	uxth	r2, r3
 80044ca:	4b1e      	ldr	r3, [pc, #120]	; (8004544 <main+0x2d4>)
 80044cc:	881b      	ldrh	r3, [r3, #0]
 80044ce:	429a      	cmp	r2, r3
 80044d0:	d3f0      	bcc.n	80044b4 <main+0x244>
        }
//        DelayMs( 1 );
        Radio.Send( Buffer, BufferSize );
 80044d2:	4b16      	ldr	r3, [pc, #88]	; (800452c <main+0x2bc>)
 80044d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80044d6:	4a1b      	ldr	r2, [pc, #108]	; (8004544 <main+0x2d4>)
 80044d8:	8812      	ldrh	r2, [r2, #0]
 80044da:	b2d2      	uxtb	r2, r2
 80044dc:	4611      	mov	r1, r2
 80044de:	481b      	ldr	r0, [pc, #108]	; (800454c <main+0x2dc>)
 80044e0:	4798      	blx	r3
 80044e2:	e004      	b.n	80044ee <main+0x27e>
      }
      else
      {
        Radio.Rx( RX_TIMEOUT_VALUE );
 80044e4:	4b11      	ldr	r3, [pc, #68]	; (800452c <main+0x2bc>)
 80044e6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80044e8:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80044ec:	4798      	blx	r3
      }
      State = LOWPOWER;
 80044ee:	4b14      	ldr	r3, [pc, #80]	; (8004540 <main+0x2d0>)
 80044f0:	2200      	movs	r2, #0
 80044f2:	701a      	strb	r2, [r3, #0]
      break;
 80044f4:	e009      	b.n	800450a <main+0x29a>
    case TX_TIMEOUT:
      Radio.Rx( RX_TIMEOUT_VALUE );
 80044f6:	4b0d      	ldr	r3, [pc, #52]	; (800452c <main+0x2bc>)
 80044f8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80044fa:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80044fe:	4798      	blx	r3
      State = LOWPOWER;
 8004500:	4b0f      	ldr	r3, [pc, #60]	; (8004540 <main+0x2d0>)
 8004502:	2200      	movs	r2, #0
 8004504:	701a      	strb	r2, [r3, #0]
      break;
 8004506:	e000      	b.n	800450a <main+0x29a>
    case LOWPOWER:
      default:
            // Set low power
      break;
 8004508:	bf00      	nop
  __ASM volatile ("cpsid i" : : : "memory");
 800450a:	b672      	cpsid	i
  __ASM volatile ("cpsie i" : : : "memory");
 800450c:	b662      	cpsie	i
    switch( State )
 800450e:	e716      	b.n	800433e <main+0xce>
 8004510:	200003a0 	.word	0x200003a0
 8004514:	200001ac 	.word	0x200001ac
 8004518:	08004555 	.word	0x08004555
 800451c:	08004571 	.word	0x08004571
 8004520:	080045d9 	.word	0x080045d9
 8004524:	080045f5 	.word	0x080045f5
 8004528:	08004611 	.word	0x08004611
 800452c:	08004db0 	.word	0x08004db0
 8004530:	33bca100 	.word	0x33bca100
 8004534:	002dc6c0 	.word	0x002dc6c0
 8004538:	200002b0 	.word	0x200002b0
 800453c:	08004cc4 	.word	0x08004cc4
 8004540:	20000022 	.word	0x20000022
 8004544:	20000020 	.word	0x20000020
 8004548:	08004e1c 	.word	0x08004e1c
 800454c:	20000270 	.word	0x20000270
 8004550:	08004e14 	.word	0x08004e14

08004554 <OnTxDone>:

  }
}

void OnTxDone( void )
{
 8004554:	b580      	push	{r7, lr}
 8004556:	af00      	add	r7, sp, #0
    Radio.Sleep( );
 8004558:	4b03      	ldr	r3, [pc, #12]	; (8004568 <OnTxDone+0x14>)
 800455a:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800455c:	4798      	blx	r3
    State = TX;
 800455e:	4b03      	ldr	r3, [pc, #12]	; (800456c <OnTxDone+0x18>)
 8004560:	2204      	movs	r2, #4
 8004562:	701a      	strb	r2, [r3, #0]
//    PRINTF("OnTxDone\n");
}
 8004564:	bf00      	nop
 8004566:	bd80      	pop	{r7, pc}
 8004568:	08004db0 	.word	0x08004db0
 800456c:	20000022 	.word	0x20000022

08004570 <OnRxDone>:

void OnRxDone( uint8_t *payload, uint16_t size, int16_t rssi, int8_t snr )
{
 8004570:	b580      	push	{r7, lr}
 8004572:	b084      	sub	sp, #16
 8004574:	af00      	add	r7, sp, #0
 8004576:	60f8      	str	r0, [r7, #12]
 8004578:	4608      	mov	r0, r1
 800457a:	4611      	mov	r1, r2
 800457c:	461a      	mov	r2, r3
 800457e:	4603      	mov	r3, r0
 8004580:	817b      	strh	r3, [r7, #10]
 8004582:	460b      	mov	r3, r1
 8004584:	813b      	strh	r3, [r7, #8]
 8004586:	4613      	mov	r3, r2
 8004588:	71fb      	strb	r3, [r7, #7]
    Radio.Sleep( );
 800458a:	4b0d      	ldr	r3, [pc, #52]	; (80045c0 <OnRxDone+0x50>)
 800458c:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800458e:	4798      	blx	r3
    BufferSize = size;
 8004590:	4a0c      	ldr	r2, [pc, #48]	; (80045c4 <OnRxDone+0x54>)
 8004592:	897b      	ldrh	r3, [r7, #10]
 8004594:	8013      	strh	r3, [r2, #0]
    memcpy( Buffer, payload, BufferSize );
 8004596:	4b0b      	ldr	r3, [pc, #44]	; (80045c4 <OnRxDone+0x54>)
 8004598:	881b      	ldrh	r3, [r3, #0]
 800459a:	461a      	mov	r2, r3
 800459c:	68f9      	ldr	r1, [r7, #12]
 800459e:	480a      	ldr	r0, [pc, #40]	; (80045c8 <OnRxDone+0x58>)
 80045a0:	f000 fa10 	bl	80049c4 <memcpy>
    RssiValue = rssi;
 80045a4:	893b      	ldrh	r3, [r7, #8]
 80045a6:	b25a      	sxtb	r2, r3
 80045a8:	4b08      	ldr	r3, [pc, #32]	; (80045cc <OnRxDone+0x5c>)
 80045aa:	701a      	strb	r2, [r3, #0]
    SnrValue = snr;
 80045ac:	4a08      	ldr	r2, [pc, #32]	; (80045d0 <OnRxDone+0x60>)
 80045ae:	79fb      	ldrb	r3, [r7, #7]
 80045b0:	7013      	strb	r3, [r2, #0]
    State = RX;
 80045b2:	4b08      	ldr	r3, [pc, #32]	; (80045d4 <OnRxDone+0x64>)
 80045b4:	2201      	movs	r2, #1
 80045b6:	701a      	strb	r2, [r3, #0]

//    PRINTF("OnRxDone\n");
//    PRINTF("RssiValue=%d dBm, SnrValue=%d\n", rssi, snr);
}
 80045b8:	bf00      	nop
 80045ba:	3710      	adds	r7, #16
 80045bc:	46bd      	mov	sp, r7
 80045be:	bd80      	pop	{r7, pc}
 80045c0:	08004db0 	.word	0x08004db0
 80045c4:	20000020 	.word	0x20000020
 80045c8:	20000270 	.word	0x20000270
 80045cc:	200001a8 	.word	0x200001a8
 80045d0:	200001a9 	.word	0x200001a9
 80045d4:	20000022 	.word	0x20000022

080045d8 <OnTxTimeout>:

void OnTxTimeout( void )
{
 80045d8:	b580      	push	{r7, lr}
 80045da:	af00      	add	r7, sp, #0
    Radio.Sleep( );
 80045dc:	4b03      	ldr	r3, [pc, #12]	; (80045ec <OnTxTimeout+0x14>)
 80045de:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80045e0:	4798      	blx	r3
    State = TX_TIMEOUT;
 80045e2:	4b03      	ldr	r3, [pc, #12]	; (80045f0 <OnTxTimeout+0x18>)
 80045e4:	2205      	movs	r2, #5
 80045e6:	701a      	strb	r2, [r3, #0]

//    PRINTF("OnTxTimeout\n");
}
 80045e8:	bf00      	nop
 80045ea:	bd80      	pop	{r7, pc}
 80045ec:	08004db0 	.word	0x08004db0
 80045f0:	20000022 	.word	0x20000022

080045f4 <OnRxTimeout>:

void OnRxTimeout( void )
{
 80045f4:	b580      	push	{r7, lr}
 80045f6:	af00      	add	r7, sp, #0
    Radio.Sleep( );
 80045f8:	4b03      	ldr	r3, [pc, #12]	; (8004608 <OnRxTimeout+0x14>)
 80045fa:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80045fc:	4798      	blx	r3
    State = RX_TIMEOUT;
 80045fe:	4b03      	ldr	r3, [pc, #12]	; (800460c <OnRxTimeout+0x18>)
 8004600:	2202      	movs	r2, #2
 8004602:	701a      	strb	r2, [r3, #0]
//    PRINTF("OnRxTimeout\n");
}
 8004604:	bf00      	nop
 8004606:	bd80      	pop	{r7, pc}
 8004608:	08004db0 	.word	0x08004db0
 800460c:	20000022 	.word	0x20000022

08004610 <OnRxError>:

void OnRxError( void )
{
 8004610:	b580      	push	{r7, lr}
 8004612:	af00      	add	r7, sp, #0
    Radio.Sleep( );
 8004614:	4b03      	ldr	r3, [pc, #12]	; (8004624 <OnRxError+0x14>)
 8004616:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004618:	4798      	blx	r3
    State = RX_ERROR;
 800461a:	4b03      	ldr	r3, [pc, #12]	; (8004628 <OnRxError+0x18>)
 800461c:	2203      	movs	r2, #3
 800461e:	701a      	strb	r2, [r3, #0]
//    PRINTF("OnRxError\n");
}
 8004620:	bf00      	nop
 8004622:	bd80      	pop	{r7, pc}
 8004624:	08004db0 	.word	0x08004db0
 8004628:	20000022 	.word	0x20000022

0800462c <SystemClock_Config>:
 *            Main regulator output voltage  = Scale2 mode
 *            Flash Latency(WS)              = 2
 * @param  None
 * @retval None
 */
void SystemClock_Config(void) {
 800462c:	b580      	push	{r7, lr}
 800462e:	b094      	sub	sp, #80	; 0x50
 8004630:	af00      	add	r7, sp, #0
	RCC_ClkInitTypeDef RCC_ClkInitStruct;
	RCC_OscInitTypeDef RCC_OscInitStruct;

	/* Enable Power Control clock */
	__HAL_RCC_PWR_CLK_ENABLE();
 8004632:	2300      	movs	r3, #0
 8004634:	60bb      	str	r3, [r7, #8]
 8004636:	4b24      	ldr	r3, [pc, #144]	; (80046c8 <SystemClock_Config+0x9c>)
 8004638:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800463a:	4a23      	ldr	r2, [pc, #140]	; (80046c8 <SystemClock_Config+0x9c>)
 800463c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004640:	6413      	str	r3, [r2, #64]	; 0x40
 8004642:	4b21      	ldr	r3, [pc, #132]	; (80046c8 <SystemClock_Config+0x9c>)
 8004644:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004646:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800464a:	60bb      	str	r3, [r7, #8]
 800464c:	68bb      	ldr	r3, [r7, #8]

	/* The voltage scaling allows optimizing the power consumption when the device is
	 clocked below the maximum system frequency, to update the voltage scaling value
	 regarding system frequency refer to product datasheet.  */
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 800464e:	2300      	movs	r3, #0
 8004650:	607b      	str	r3, [r7, #4]
 8004652:	4b1e      	ldr	r3, [pc, #120]	; (80046cc <SystemClock_Config+0xa0>)
 8004654:	681b      	ldr	r3, [r3, #0]
 8004656:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 800465a:	4a1c      	ldr	r2, [pc, #112]	; (80046cc <SystemClock_Config+0xa0>)
 800465c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8004660:	6013      	str	r3, [r2, #0]
 8004662:	4b1a      	ldr	r3, [pc, #104]	; (80046cc <SystemClock_Config+0xa0>)
 8004664:	681b      	ldr	r3, [r3, #0]
 8004666:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 800466a:	607b      	str	r3, [r7, #4]
 800466c:	687b      	ldr	r3, [r7, #4]

	/* Enable HSI Oscillator and activate PLL with HSI as source */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 800466e:	2302      	movs	r3, #2
 8004670:	60fb      	str	r3, [r7, #12]
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8004672:	2301      	movs	r3, #1
 8004674:	61bb      	str	r3, [r7, #24]
	RCC_OscInitStruct.HSICalibrationValue = 0x10;
 8004676:	2310      	movs	r3, #16
 8004678:	61fb      	str	r3, [r7, #28]
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800467a:	2302      	movs	r3, #2
 800467c:	627b      	str	r3, [r7, #36]	; 0x24
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 800467e:	2300      	movs	r3, #0
 8004680:	62bb      	str	r3, [r7, #40]	; 0x28
	RCC_OscInitStruct.PLL.PLLM = 16;
 8004682:	2310      	movs	r3, #16
 8004684:	62fb      	str	r3, [r7, #44]	; 0x2c
	RCC_OscInitStruct.PLL.PLLN = 336;
 8004686:	f44f 73a8 	mov.w	r3, #336	; 0x150
 800468a:	633b      	str	r3, [r7, #48]	; 0x30
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 800468c:	2304      	movs	r3, #4
 800468e:	637b      	str	r3, [r7, #52]	; 0x34
	RCC_OscInitStruct.PLL.PLLQ = 7;
 8004690:	2307      	movs	r3, #7
 8004692:	63bb      	str	r3, [r7, #56]	; 0x38
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 8004694:	f107 030c 	add.w	r3, r7, #12
 8004698:	4618      	mov	r0, r3
 800469a:	f7fc fe87 	bl	80013ac <HAL_RCC_OscConfig>
		//Error_Handler();
	}

	/* Select PLL as system clock source and configure the HCLK, PCLK1 and PCLK2
	 clocks dividers */
	RCC_ClkInitStruct.ClockType = (RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK
 800469e:	230f      	movs	r3, #15
 80046a0:	63fb      	str	r3, [r7, #60]	; 0x3c
			| RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2);
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80046a2:	2302      	movs	r3, #2
 80046a4:	643b      	str	r3, [r7, #64]	; 0x40
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80046a6:	2300      	movs	r3, #0
 80046a8:	647b      	str	r3, [r7, #68]	; 0x44
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80046aa:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80046ae:	64bb      	str	r3, [r7, #72]	; 0x48
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80046b0:	2300      	movs	r3, #0
 80046b2:	64fb      	str	r3, [r7, #76]	; 0x4c
	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK) {
 80046b4:	f107 033c 	add.w	r3, r7, #60	; 0x3c
 80046b8:	2102      	movs	r1, #2
 80046ba:	4618      	mov	r0, r3
 80046bc:	f7fd f8b8 	bl	8001830 <HAL_RCC_ClockConfig>
		//Error_Handler();
	}
}
 80046c0:	bf00      	nop
 80046c2:	3750      	adds	r7, #80	; 0x50
 80046c4:	46bd      	mov	sp, r7
 80046c6:	bd80      	pop	{r7, pc}
 80046c8:	40023800 	.word	0x40023800
 80046cc:	40007000 	.word	0x40007000

080046d0 <SPI_Init>:
SPI_HandleTypeDef hspi1;
SPI_HandleTypeDef hspi2;
SPI_HandleTypeDef hspi4;

void SPI_Init(SPI_HandleTypeDef* hspi)
{
 80046d0:	b580      	push	{r7, lr}
 80046d2:	b08a      	sub	sp, #40	; 0x28
 80046d4:	af00      	add	r7, sp, #0
 80046d6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct;

    /* Peripheral clock enable */
    __SPI1_CLK_ENABLE();
 80046d8:	2300      	movs	r3, #0
 80046da:	613b      	str	r3, [r7, #16]
 80046dc:	4b40      	ldr	r3, [pc, #256]	; (80047e0 <SPI_Init+0x110>)
 80046de:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80046e0:	4a3f      	ldr	r2, [pc, #252]	; (80047e0 <SPI_Init+0x110>)
 80046e2:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 80046e6:	6453      	str	r3, [r2, #68]	; 0x44
 80046e8:	4b3d      	ldr	r3, [pc, #244]	; (80047e0 <SPI_Init+0x110>)
 80046ea:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80046ec:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 80046f0:	613b      	str	r3, [r7, #16]
 80046f2:	693b      	ldr	r3, [r7, #16]
    PA4     ------> SPI1_NSS
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 80046f4:	2310      	movs	r3, #16
 80046f6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80046f8:	2300      	movs	r3, #0
 80046fa:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80046fc:	2300      	movs	r3, #0
 80046fe:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004700:	f107 0314 	add.w	r3, r7, #20
 8004704:	4619      	mov	r1, r3
 8004706:	4837      	ldr	r0, [pc, #220]	; (80047e4 <SPI_Init+0x114>)
 8004708:	f7fc fcb4 	bl	8001074 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 800470c:	23e0      	movs	r3, #224	; 0xe0
 800470e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004710:	2302      	movs	r3, #2
 8004712:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004714:	2300      	movs	r3, #0
 8004716:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_HIGH;
 8004718:	2303      	movs	r3, #3
 800471a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800471c:	2305      	movs	r3, #5
 800471e:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004720:	f107 0314 	add.w	r3, r7, #20
 8004724:	4619      	mov	r1, r3
 8004726:	482f      	ldr	r0, [pc, #188]	; (80047e4 <SPI_Init+0x114>)
 8004728:	f7fc fca4 	bl	8001074 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __SPI2_CLK_ENABLE();
 800472c:	2300      	movs	r3, #0
 800472e:	60fb      	str	r3, [r7, #12]
 8004730:	4b2b      	ldr	r3, [pc, #172]	; (80047e0 <SPI_Init+0x110>)
 8004732:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004734:	4a2a      	ldr	r2, [pc, #168]	; (80047e0 <SPI_Init+0x110>)
 8004736:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800473a:	6413      	str	r3, [r2, #64]	; 0x40
 800473c:	4b28      	ldr	r3, [pc, #160]	; (80047e0 <SPI_Init+0x110>)
 800473e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004740:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8004744:	60fb      	str	r3, [r7, #12]
 8004746:	68fb      	ldr	r3, [r7, #12]
    PB12     ------> SPI2_NSS
    PB13     ------> SPI2_SCK
    PB14     ------> SPI2_MISO
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 8004748:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800474c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800474e:	2300      	movs	r3, #0
 8004750:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004752:	2300      	movs	r3, #0
 8004754:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004756:	f107 0314 	add.w	r3, r7, #20
 800475a:	4619      	mov	r1, r3
 800475c:	4822      	ldr	r0, [pc, #136]	; (80047e8 <SPI_Init+0x118>)
 800475e:	f7fc fc89 	bl	8001074 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 8004762:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 8004766:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004768:	2302      	movs	r3, #2
 800476a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800476c:	2300      	movs	r3, #0
 800476e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_HIGH;
 8004770:	2303      	movs	r3, #3
 8004772:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8004774:	2305      	movs	r3, #5
 8004776:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004778:	f107 0314 	add.w	r3, r7, #20
 800477c:	4619      	mov	r1, r3
 800477e:	481a      	ldr	r0, [pc, #104]	; (80047e8 <SPI_Init+0x118>)
 8004780:	f7fc fc78 	bl	8001074 <HAL_GPIO_Init>


    /* Peripheral clock enable */
    __SPI4_CLK_ENABLE();
 8004784:	2300      	movs	r3, #0
 8004786:	60bb      	str	r3, [r7, #8]
 8004788:	4b15      	ldr	r3, [pc, #84]	; (80047e0 <SPI_Init+0x110>)
 800478a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800478c:	4a14      	ldr	r2, [pc, #80]	; (80047e0 <SPI_Init+0x110>)
 800478e:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 8004792:	6453      	str	r3, [r2, #68]	; 0x44
 8004794:	4b12      	ldr	r3, [pc, #72]	; (80047e0 <SPI_Init+0x110>)
 8004796:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004798:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 800479c:	60bb      	str	r3, [r7, #8]
 800479e:	68bb      	ldr	r3, [r7, #8]
    PE2     ------> SPI4_SCK
    PE4     ------> SPI4_NSS
    PE5     ------> SPI4_MISO
    PE6     ------> SPI4_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_5|GPIO_PIN_6;
 80047a0:	2364      	movs	r3, #100	; 0x64
 80047a2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80047a4:	2302      	movs	r3, #2
 80047a6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80047a8:	2300      	movs	r3, #0
 80047aa:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_HIGH;
 80047ac:	2303      	movs	r3, #3
 80047ae:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI4;
 80047b0:	2305      	movs	r3, #5
 80047b2:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80047b4:	f107 0314 	add.w	r3, r7, #20
 80047b8:	4619      	mov	r1, r3
 80047ba:	480c      	ldr	r0, [pc, #48]	; (80047ec <SPI_Init+0x11c>)
 80047bc:	f7fc fc5a 	bl	8001074 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_4;
 80047c0:	2310      	movs	r3, #16
 80047c2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80047c4:	2300      	movs	r3, #0
 80047c6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80047c8:	2300      	movs	r3, #0
 80047ca:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80047cc:	f107 0314 	add.w	r3, r7, #20
 80047d0:	4619      	mov	r1, r3
 80047d2:	4806      	ldr	r0, [pc, #24]	; (80047ec <SPI_Init+0x11c>)
 80047d4:	f7fc fc4e 	bl	8001074 <HAL_GPIO_Init>


}
 80047d8:	bf00      	nop
 80047da:	3728      	adds	r7, #40	; 0x28
 80047dc:	46bd      	mov	sp, r7
 80047de:	bd80      	pop	{r7, pc}
 80047e0:	40023800 	.word	0x40023800
 80047e4:	40020000 	.word	0x40020000
 80047e8:	40020400 	.word	0x40020400
 80047ec:	40021000 	.word	0x40021000

080047f0 <SPI1_Init>:
  }

}

void SPI1_Init(void)
{
 80047f0:	b580      	push	{r7, lr}
 80047f2:	af00      	add	r7, sp, #0

  hspi1.Instance = SPI1;
 80047f4:	4b14      	ldr	r3, [pc, #80]	; (8004848 <SPI1_Init+0x58>)
 80047f6:	4a15      	ldr	r2, [pc, #84]	; (800484c <SPI1_Init+0x5c>)
 80047f8:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 80047fa:	4b13      	ldr	r3, [pc, #76]	; (8004848 <SPI1_Init+0x58>)
 80047fc:	f44f 7282 	mov.w	r2, #260	; 0x104
 8004800:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8004802:	4b11      	ldr	r3, [pc, #68]	; (8004848 <SPI1_Init+0x58>)
 8004804:	2200      	movs	r2, #0
 8004806:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8004808:	4b0f      	ldr	r3, [pc, #60]	; (8004848 <SPI1_Init+0x58>)
 800480a:	2200      	movs	r2, #0
 800480c:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 800480e:	4b0e      	ldr	r3, [pc, #56]	; (8004848 <SPI1_Init+0x58>)
 8004810:	2200      	movs	r2, #0
 8004812:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8004814:	4b0c      	ldr	r3, [pc, #48]	; (8004848 <SPI1_Init+0x58>)
 8004816:	2200      	movs	r2, #0
 8004818:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_HARD_INPUT;
 800481a:	4b0b      	ldr	r3, [pc, #44]	; (8004848 <SPI1_Init+0x58>)
 800481c:	2200      	movs	r2, #0
 800481e:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8004820:	4b09      	ldr	r3, [pc, #36]	; (8004848 <SPI1_Init+0x58>)
 8004822:	2200      	movs	r2, #0
 8004824:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8004826:	4b08      	ldr	r3, [pc, #32]	; (8004848 <SPI1_Init+0x58>)
 8004828:	2200      	movs	r2, #0
 800482a:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLED;
 800482c:	4b06      	ldr	r3, [pc, #24]	; (8004848 <SPI1_Init+0x58>)
 800482e:	2200      	movs	r2, #0
 8004830:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLED;
 8004832:	4b05      	ldr	r3, [pc, #20]	; (8004848 <SPI1_Init+0x58>)
 8004834:	2200      	movs	r2, #0
 8004836:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 8004838:	4b03      	ldr	r3, [pc, #12]	; (8004848 <SPI1_Init+0x58>)
 800483a:	220a      	movs	r2, #10
 800483c:	62da      	str	r2, [r3, #44]	; 0x2c
  HAL_SPI_Init(&hspi1);
 800483e:	4802      	ldr	r0, [pc, #8]	; (8004848 <SPI1_Init+0x58>)
 8004840:	f7fd f98a 	bl	8001b58 <HAL_SPI_Init>

}
 8004844:	bf00      	nop
 8004846:	bd80      	pop	{r7, pc}
 8004848:	200003a0 	.word	0x200003a0
 800484c:	40013000 	.word	0x40013000

08004850 <HAL_MspInit>:
#include "main.h"
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8004850:	b480      	push	{r7}
 8004852:	af00      	add	r7, sp, #0

}
 8004854:	bf00      	nop
 8004856:	46bd      	mov	sp, r7
 8004858:	f85d 7b04 	ldr.w	r7, [sp], #4
 800485c:	4770      	bx	lr

0800485e <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800485e:	b480      	push	{r7}
 8004860:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8004862:	bf00      	nop
 8004864:	46bd      	mov	sp, r7
 8004866:	f85d 7b04 	ldr.w	r7, [sp], #4
 800486a:	4770      	bx	lr

0800486c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800486c:	b480      	push	{r7}
 800486e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8004870:	e7fe      	b.n	8004870 <HardFault_Handler+0x4>

08004872 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8004872:	b480      	push	{r7}
 8004874:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8004876:	e7fe      	b.n	8004876 <MemManage_Handler+0x4>

08004878 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8004878:	b480      	push	{r7}
 800487a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800487c:	e7fe      	b.n	800487c <BusFault_Handler+0x4>

0800487e <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800487e:	b480      	push	{r7}
 8004880:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8004882:	e7fe      	b.n	8004882 <UsageFault_Handler+0x4>

08004884 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8004884:	b480      	push	{r7}
 8004886:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8004888:	bf00      	nop
 800488a:	46bd      	mov	sp, r7
 800488c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004890:	4770      	bx	lr

08004892 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8004892:	b480      	push	{r7}
 8004894:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8004896:	bf00      	nop
 8004898:	46bd      	mov	sp, r7
 800489a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800489e:	4770      	bx	lr

080048a0 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80048a0:	b480      	push	{r7}
 80048a2:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80048a4:	bf00      	nop
 80048a6:	46bd      	mov	sp, r7
 80048a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048ac:	4770      	bx	lr

080048ae <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80048ae:	b580      	push	{r7, lr}
 80048b0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80048b2:	f7fc fad9 	bl	8000e68 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80048b6:	bf00      	nop
 80048b8:	bd80      	pop	{r7, pc}
	...

080048bc <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80048bc:	b480      	push	{r7}
 80048be:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80048c0:	4b16      	ldr	r3, [pc, #88]	; (800491c <SystemInit+0x60>)
 80048c2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80048c6:	4a15      	ldr	r2, [pc, #84]	; (800491c <SystemInit+0x60>)
 80048c8:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80048cc:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
  #endif
  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set HSION bit */
  RCC->CR |= (uint32_t)0x00000001;
 80048d0:	4b13      	ldr	r3, [pc, #76]	; (8004920 <SystemInit+0x64>)
 80048d2:	681b      	ldr	r3, [r3, #0]
 80048d4:	4a12      	ldr	r2, [pc, #72]	; (8004920 <SystemInit+0x64>)
 80048d6:	f043 0301 	orr.w	r3, r3, #1
 80048da:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00000000;
 80048dc:	4b10      	ldr	r3, [pc, #64]	; (8004920 <SystemInit+0x64>)
 80048de:	2200      	movs	r2, #0
 80048e0:	609a      	str	r2, [r3, #8]

  /* Reset HSEON, CSSON and PLLON bits */
  RCC->CR &= (uint32_t)0xFEF6FFFF;
 80048e2:	4b0f      	ldr	r3, [pc, #60]	; (8004920 <SystemInit+0x64>)
 80048e4:	681b      	ldr	r3, [r3, #0]
 80048e6:	4a0e      	ldr	r2, [pc, #56]	; (8004920 <SystemInit+0x64>)
 80048e8:	f023 7384 	bic.w	r3, r3, #17301504	; 0x1080000
 80048ec:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80048f0:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x24003010;
 80048f2:	4b0b      	ldr	r3, [pc, #44]	; (8004920 <SystemInit+0x64>)
 80048f4:	4a0b      	ldr	r2, [pc, #44]	; (8004924 <SystemInit+0x68>)
 80048f6:	605a      	str	r2, [r3, #4]

  /* Reset HSEBYP bit */
  RCC->CR &= (uint32_t)0xFFFBFFFF;
 80048f8:	4b09      	ldr	r3, [pc, #36]	; (8004920 <SystemInit+0x64>)
 80048fa:	681b      	ldr	r3, [r3, #0]
 80048fc:	4a08      	ldr	r2, [pc, #32]	; (8004920 <SystemInit+0x64>)
 80048fe:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8004902:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIR = 0x00000000;
 8004904:	4b06      	ldr	r3, [pc, #24]	; (8004920 <SystemInit+0x64>)
 8004906:	2200      	movs	r2, #0
 8004908:	60da      	str	r2, [r3, #12]

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 800490a:	4b04      	ldr	r3, [pc, #16]	; (800491c <SystemInit+0x60>)
 800490c:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8004910:	609a      	str	r2, [r3, #8]
#endif
}
 8004912:	bf00      	nop
 8004914:	46bd      	mov	sp, r7
 8004916:	f85d 7b04 	ldr.w	r7, [sp], #4
 800491a:	4770      	bx	lr
 800491c:	e000ed00 	.word	0xe000ed00
 8004920:	40023800 	.word	0x40023800
 8004924:	24003010 	.word	0x24003010

08004928 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8004928:	f8df d034 	ldr.w	sp, [pc, #52]	; 8004960 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 800492c:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 800492e:	e003      	b.n	8004938 <LoopCopyDataInit>

08004930 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8004930:	4b0c      	ldr	r3, [pc, #48]	; (8004964 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8004932:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8004934:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8004936:	3104      	adds	r1, #4

08004938 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8004938:	480b      	ldr	r0, [pc, #44]	; (8004968 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 800493a:	4b0c      	ldr	r3, [pc, #48]	; (800496c <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 800493c:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 800493e:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8004940:	d3f6      	bcc.n	8004930 <CopyDataInit>
  ldr  r2, =_sbss
 8004942:	4a0b      	ldr	r2, [pc, #44]	; (8004970 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8004944:	e002      	b.n	800494c <LoopFillZerobss>

08004946 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8004946:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8004948:	f842 3b04 	str.w	r3, [r2], #4

0800494c <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 800494c:	4b09      	ldr	r3, [pc, #36]	; (8004974 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 800494e:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8004950:	d3f9      	bcc.n	8004946 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8004952:	f7ff ffb3 	bl	80048bc <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8004956:	f000 f811 	bl	800497c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800495a:	f7ff fc89 	bl	8004270 <main>
  bx  lr    
 800495e:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8004960:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 8004964:	08004e44 	.word	0x08004e44
  ldr  r0, =_sdata
 8004968:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 800496c:	20000028 	.word	0x20000028
  ldr  r2, =_sbss
 8004970:	20000028 	.word	0x20000028
  ldr  r3, = _ebss
 8004974:	200003f8 	.word	0x200003f8

08004978 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8004978:	e7fe      	b.n	8004978 <ADC_IRQHandler>
	...

0800497c <__libc_init_array>:
 800497c:	b570      	push	{r4, r5, r6, lr}
 800497e:	4e0d      	ldr	r6, [pc, #52]	; (80049b4 <__libc_init_array+0x38>)
 8004980:	4c0d      	ldr	r4, [pc, #52]	; (80049b8 <__libc_init_array+0x3c>)
 8004982:	1ba4      	subs	r4, r4, r6
 8004984:	10a4      	asrs	r4, r4, #2
 8004986:	2500      	movs	r5, #0
 8004988:	42a5      	cmp	r5, r4
 800498a:	d109      	bne.n	80049a0 <__libc_init_array+0x24>
 800498c:	4e0b      	ldr	r6, [pc, #44]	; (80049bc <__libc_init_array+0x40>)
 800498e:	4c0c      	ldr	r4, [pc, #48]	; (80049c0 <__libc_init_array+0x44>)
 8004990:	f000 f98c 	bl	8004cac <_init>
 8004994:	1ba4      	subs	r4, r4, r6
 8004996:	10a4      	asrs	r4, r4, #2
 8004998:	2500      	movs	r5, #0
 800499a:	42a5      	cmp	r5, r4
 800499c:	d105      	bne.n	80049aa <__libc_init_array+0x2e>
 800499e:	bd70      	pop	{r4, r5, r6, pc}
 80049a0:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80049a4:	4798      	blx	r3
 80049a6:	3501      	adds	r5, #1
 80049a8:	e7ee      	b.n	8004988 <__libc_init_array+0xc>
 80049aa:	f856 3025 	ldr.w	r3, [r6, r5, lsl #2]
 80049ae:	4798      	blx	r3
 80049b0:	3501      	adds	r5, #1
 80049b2:	e7f2      	b.n	800499a <__libc_init_array+0x1e>
 80049b4:	08004e3c 	.word	0x08004e3c
 80049b8:	08004e3c 	.word	0x08004e3c
 80049bc:	08004e3c 	.word	0x08004e3c
 80049c0:	08004e40 	.word	0x08004e40

080049c4 <memcpy>:
 80049c4:	b510      	push	{r4, lr}
 80049c6:	1e43      	subs	r3, r0, #1
 80049c8:	440a      	add	r2, r1
 80049ca:	4291      	cmp	r1, r2
 80049cc:	d100      	bne.n	80049d0 <memcpy+0xc>
 80049ce:	bd10      	pop	{r4, pc}
 80049d0:	f811 4b01 	ldrb.w	r4, [r1], #1
 80049d4:	f803 4f01 	strb.w	r4, [r3, #1]!
 80049d8:	e7f7      	b.n	80049ca <memcpy+0x6>

080049da <memset>:
 80049da:	4402      	add	r2, r0
 80049dc:	4603      	mov	r3, r0
 80049de:	4293      	cmp	r3, r2
 80049e0:	d100      	bne.n	80049e4 <memset+0xa>
 80049e2:	4770      	bx	lr
 80049e4:	f803 1b01 	strb.w	r1, [r3], #1
 80049e8:	e7f9      	b.n	80049de <memset+0x4>

080049ea <strncmp>:
 80049ea:	b510      	push	{r4, lr}
 80049ec:	b16a      	cbz	r2, 8004a0a <strncmp+0x20>
 80049ee:	3901      	subs	r1, #1
 80049f0:	1884      	adds	r4, r0, r2
 80049f2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80049f6:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 80049fa:	4293      	cmp	r3, r2
 80049fc:	d103      	bne.n	8004a06 <strncmp+0x1c>
 80049fe:	42a0      	cmp	r0, r4
 8004a00:	d001      	beq.n	8004a06 <strncmp+0x1c>
 8004a02:	2b00      	cmp	r3, #0
 8004a04:	d1f5      	bne.n	80049f2 <strncmp+0x8>
 8004a06:	1a98      	subs	r0, r3, r2
 8004a08:	bd10      	pop	{r4, pc}
 8004a0a:	4610      	mov	r0, r2
 8004a0c:	e7fc      	b.n	8004a08 <strncmp+0x1e>
	...

08004a10 <ceil>:
 8004a10:	ec51 0b10 	vmov	r0, r1, d0
 8004a14:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004a18:	f3c1 570a 	ubfx	r7, r1, #20, #11
 8004a1c:	f2a7 36ff 	subw	r6, r7, #1023	; 0x3ff
 8004a20:	2e13      	cmp	r6, #19
 8004a22:	460c      	mov	r4, r1
 8004a24:	ee10 5a10 	vmov	r5, s0
 8004a28:	4680      	mov	r8, r0
 8004a2a:	dc30      	bgt.n	8004a8e <ceil+0x7e>
 8004a2c:	2e00      	cmp	r6, #0
 8004a2e:	da12      	bge.n	8004a56 <ceil+0x46>
 8004a30:	a333      	add	r3, pc, #204	; (adr r3, 8004b00 <ceil+0xf0>)
 8004a32:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004a36:	f7fb fbd5 	bl	80001e4 <__adddf3>
 8004a3a:	2200      	movs	r2, #0
 8004a3c:	2300      	movs	r3, #0
 8004a3e:	f7fc f817 	bl	8000a70 <__aeabi_dcmpgt>
 8004a42:	b128      	cbz	r0, 8004a50 <ceil+0x40>
 8004a44:	2c00      	cmp	r4, #0
 8004a46:	db55      	blt.n	8004af4 <ceil+0xe4>
 8004a48:	432c      	orrs	r4, r5
 8004a4a:	d057      	beq.n	8004afc <ceil+0xec>
 8004a4c:	4c2e      	ldr	r4, [pc, #184]	; (8004b08 <ceil+0xf8>)
 8004a4e:	2500      	movs	r5, #0
 8004a50:	4621      	mov	r1, r4
 8004a52:	4628      	mov	r0, r5
 8004a54:	e025      	b.n	8004aa2 <ceil+0x92>
 8004a56:	4f2d      	ldr	r7, [pc, #180]	; (8004b0c <ceil+0xfc>)
 8004a58:	4137      	asrs	r7, r6
 8004a5a:	ea01 0307 	and.w	r3, r1, r7
 8004a5e:	4303      	orrs	r3, r0
 8004a60:	d01f      	beq.n	8004aa2 <ceil+0x92>
 8004a62:	a327      	add	r3, pc, #156	; (adr r3, 8004b00 <ceil+0xf0>)
 8004a64:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004a68:	f7fb fbbc 	bl	80001e4 <__adddf3>
 8004a6c:	2200      	movs	r2, #0
 8004a6e:	2300      	movs	r3, #0
 8004a70:	f7fb fffe 	bl	8000a70 <__aeabi_dcmpgt>
 8004a74:	2800      	cmp	r0, #0
 8004a76:	d0eb      	beq.n	8004a50 <ceil+0x40>
 8004a78:	2c00      	cmp	r4, #0
 8004a7a:	bfc2      	ittt	gt
 8004a7c:	f44f 1380 	movgt.w	r3, #1048576	; 0x100000
 8004a80:	fa43 f606 	asrgt.w	r6, r3, r6
 8004a84:	19a4      	addgt	r4, r4, r6
 8004a86:	ea24 0407 	bic.w	r4, r4, r7
 8004a8a:	2500      	movs	r5, #0
 8004a8c:	e7e0      	b.n	8004a50 <ceil+0x40>
 8004a8e:	2e33      	cmp	r6, #51	; 0x33
 8004a90:	dd0b      	ble.n	8004aaa <ceil+0x9a>
 8004a92:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 8004a96:	d104      	bne.n	8004aa2 <ceil+0x92>
 8004a98:	ee10 2a10 	vmov	r2, s0
 8004a9c:	460b      	mov	r3, r1
 8004a9e:	f7fb fba1 	bl	80001e4 <__adddf3>
 8004aa2:	ec41 0b10 	vmov	d0, r0, r1
 8004aa6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004aaa:	f2a7 4713 	subw	r7, r7, #1043	; 0x413
 8004aae:	f04f 33ff 	mov.w	r3, #4294967295
 8004ab2:	fa23 f707 	lsr.w	r7, r3, r7
 8004ab6:	4207      	tst	r7, r0
 8004ab8:	d0f3      	beq.n	8004aa2 <ceil+0x92>
 8004aba:	a311      	add	r3, pc, #68	; (adr r3, 8004b00 <ceil+0xf0>)
 8004abc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004ac0:	f7fb fb90 	bl	80001e4 <__adddf3>
 8004ac4:	2200      	movs	r2, #0
 8004ac6:	2300      	movs	r3, #0
 8004ac8:	f7fb ffd2 	bl	8000a70 <__aeabi_dcmpgt>
 8004acc:	2800      	cmp	r0, #0
 8004ace:	d0bf      	beq.n	8004a50 <ceil+0x40>
 8004ad0:	2c00      	cmp	r4, #0
 8004ad2:	dd02      	ble.n	8004ada <ceil+0xca>
 8004ad4:	2e14      	cmp	r6, #20
 8004ad6:	d103      	bne.n	8004ae0 <ceil+0xd0>
 8004ad8:	3401      	adds	r4, #1
 8004ada:	ea25 0507 	bic.w	r5, r5, r7
 8004ade:	e7b7      	b.n	8004a50 <ceil+0x40>
 8004ae0:	2301      	movs	r3, #1
 8004ae2:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 8004ae6:	fa03 f606 	lsl.w	r6, r3, r6
 8004aea:	4435      	add	r5, r6
 8004aec:	4545      	cmp	r5, r8
 8004aee:	bf38      	it	cc
 8004af0:	18e4      	addcc	r4, r4, r3
 8004af2:	e7f2      	b.n	8004ada <ceil+0xca>
 8004af4:	2500      	movs	r5, #0
 8004af6:	f04f 4400 	mov.w	r4, #2147483648	; 0x80000000
 8004afa:	e7a9      	b.n	8004a50 <ceil+0x40>
 8004afc:	4625      	mov	r5, r4
 8004afe:	e7a7      	b.n	8004a50 <ceil+0x40>
 8004b00:	8800759c 	.word	0x8800759c
 8004b04:	7e37e43c 	.word	0x7e37e43c
 8004b08:	3ff00000 	.word	0x3ff00000
 8004b0c:	000fffff 	.word	0x000fffff

08004b10 <floor>:
 8004b10:	ec51 0b10 	vmov	r0, r1, d0
 8004b14:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8004b18:	f3c1 570a 	ubfx	r7, r1, #20, #11
 8004b1c:	f2a7 36ff 	subw	r6, r7, #1023	; 0x3ff
 8004b20:	2e13      	cmp	r6, #19
 8004b22:	460c      	mov	r4, r1
 8004b24:	ee10 5a10 	vmov	r5, s0
 8004b28:	4680      	mov	r8, r0
 8004b2a:	dc34      	bgt.n	8004b96 <floor+0x86>
 8004b2c:	2e00      	cmp	r6, #0
 8004b2e:	da16      	bge.n	8004b5e <floor+0x4e>
 8004b30:	a335      	add	r3, pc, #212	; (adr r3, 8004c08 <floor+0xf8>)
 8004b32:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004b36:	f7fb fb55 	bl	80001e4 <__adddf3>
 8004b3a:	2200      	movs	r2, #0
 8004b3c:	2300      	movs	r3, #0
 8004b3e:	f7fb ff97 	bl	8000a70 <__aeabi_dcmpgt>
 8004b42:	b148      	cbz	r0, 8004b58 <floor+0x48>
 8004b44:	2c00      	cmp	r4, #0
 8004b46:	da59      	bge.n	8004bfc <floor+0xec>
 8004b48:	f024 4300 	bic.w	r3, r4, #2147483648	; 0x80000000
 8004b4c:	4a30      	ldr	r2, [pc, #192]	; (8004c10 <floor+0x100>)
 8004b4e:	432b      	orrs	r3, r5
 8004b50:	2500      	movs	r5, #0
 8004b52:	42ab      	cmp	r3, r5
 8004b54:	bf18      	it	ne
 8004b56:	4614      	movne	r4, r2
 8004b58:	4621      	mov	r1, r4
 8004b5a:	4628      	mov	r0, r5
 8004b5c:	e025      	b.n	8004baa <floor+0x9a>
 8004b5e:	4f2d      	ldr	r7, [pc, #180]	; (8004c14 <floor+0x104>)
 8004b60:	4137      	asrs	r7, r6
 8004b62:	ea01 0307 	and.w	r3, r1, r7
 8004b66:	4303      	orrs	r3, r0
 8004b68:	d01f      	beq.n	8004baa <floor+0x9a>
 8004b6a:	a327      	add	r3, pc, #156	; (adr r3, 8004c08 <floor+0xf8>)
 8004b6c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004b70:	f7fb fb38 	bl	80001e4 <__adddf3>
 8004b74:	2200      	movs	r2, #0
 8004b76:	2300      	movs	r3, #0
 8004b78:	f7fb ff7a 	bl	8000a70 <__aeabi_dcmpgt>
 8004b7c:	2800      	cmp	r0, #0
 8004b7e:	d0eb      	beq.n	8004b58 <floor+0x48>
 8004b80:	2c00      	cmp	r4, #0
 8004b82:	bfbe      	ittt	lt
 8004b84:	f44f 1380 	movlt.w	r3, #1048576	; 0x100000
 8004b88:	fa43 f606 	asrlt.w	r6, r3, r6
 8004b8c:	19a4      	addlt	r4, r4, r6
 8004b8e:	ea24 0407 	bic.w	r4, r4, r7
 8004b92:	2500      	movs	r5, #0
 8004b94:	e7e0      	b.n	8004b58 <floor+0x48>
 8004b96:	2e33      	cmp	r6, #51	; 0x33
 8004b98:	dd0b      	ble.n	8004bb2 <floor+0xa2>
 8004b9a:	f5b6 6f80 	cmp.w	r6, #1024	; 0x400
 8004b9e:	d104      	bne.n	8004baa <floor+0x9a>
 8004ba0:	ee10 2a10 	vmov	r2, s0
 8004ba4:	460b      	mov	r3, r1
 8004ba6:	f7fb fb1d 	bl	80001e4 <__adddf3>
 8004baa:	ec41 0b10 	vmov	d0, r0, r1
 8004bae:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8004bb2:	f2a7 4713 	subw	r7, r7, #1043	; 0x413
 8004bb6:	f04f 33ff 	mov.w	r3, #4294967295
 8004bba:	fa23 f707 	lsr.w	r7, r3, r7
 8004bbe:	4207      	tst	r7, r0
 8004bc0:	d0f3      	beq.n	8004baa <floor+0x9a>
 8004bc2:	a311      	add	r3, pc, #68	; (adr r3, 8004c08 <floor+0xf8>)
 8004bc4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004bc8:	f7fb fb0c 	bl	80001e4 <__adddf3>
 8004bcc:	2200      	movs	r2, #0
 8004bce:	2300      	movs	r3, #0
 8004bd0:	f7fb ff4e 	bl	8000a70 <__aeabi_dcmpgt>
 8004bd4:	2800      	cmp	r0, #0
 8004bd6:	d0bf      	beq.n	8004b58 <floor+0x48>
 8004bd8:	2c00      	cmp	r4, #0
 8004bda:	da02      	bge.n	8004be2 <floor+0xd2>
 8004bdc:	2e14      	cmp	r6, #20
 8004bde:	d103      	bne.n	8004be8 <floor+0xd8>
 8004be0:	3401      	adds	r4, #1
 8004be2:	ea25 0507 	bic.w	r5, r5, r7
 8004be6:	e7b7      	b.n	8004b58 <floor+0x48>
 8004be8:	2301      	movs	r3, #1
 8004bea:	f1c6 0634 	rsb	r6, r6, #52	; 0x34
 8004bee:	fa03 f606 	lsl.w	r6, r3, r6
 8004bf2:	4435      	add	r5, r6
 8004bf4:	4545      	cmp	r5, r8
 8004bf6:	bf38      	it	cc
 8004bf8:	18e4      	addcc	r4, r4, r3
 8004bfa:	e7f2      	b.n	8004be2 <floor+0xd2>
 8004bfc:	2500      	movs	r5, #0
 8004bfe:	462c      	mov	r4, r5
 8004c00:	e7aa      	b.n	8004b58 <floor+0x48>
 8004c02:	bf00      	nop
 8004c04:	f3af 8000 	nop.w
 8004c08:	8800759c 	.word	0x8800759c
 8004c0c:	7e37e43c 	.word	0x7e37e43c
 8004c10:	bff00000 	.word	0xbff00000
 8004c14:	000fffff 	.word	0x000fffff

08004c18 <round>:
 8004c18:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004c1a:	ec57 6b10 	vmov	r6, r7, d0
 8004c1e:	f3c7 500a 	ubfx	r0, r7, #20, #11
 8004c22:	f2a0 34ff 	subw	r4, r0, #1023	; 0x3ff
 8004c26:	2c13      	cmp	r4, #19
 8004c28:	463b      	mov	r3, r7
 8004c2a:	463d      	mov	r5, r7
 8004c2c:	dc17      	bgt.n	8004c5e <round+0x46>
 8004c2e:	2c00      	cmp	r4, #0
 8004c30:	da09      	bge.n	8004c46 <round+0x2e>
 8004c32:	3401      	adds	r4, #1
 8004c34:	f007 4300 	and.w	r3, r7, #2147483648	; 0x80000000
 8004c38:	d103      	bne.n	8004c42 <round+0x2a>
 8004c3a:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 8004c3e:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 8004c42:	2100      	movs	r1, #0
 8004c44:	e02c      	b.n	8004ca0 <round+0x88>
 8004c46:	4a18      	ldr	r2, [pc, #96]	; (8004ca8 <round+0x90>)
 8004c48:	4122      	asrs	r2, r4
 8004c4a:	4217      	tst	r7, r2
 8004c4c:	d100      	bne.n	8004c50 <round+0x38>
 8004c4e:	b19e      	cbz	r6, 8004c78 <round+0x60>
 8004c50:	f44f 2300 	mov.w	r3, #524288	; 0x80000
 8004c54:	4123      	asrs	r3, r4
 8004c56:	442b      	add	r3, r5
 8004c58:	ea23 0302 	bic.w	r3, r3, r2
 8004c5c:	e7f1      	b.n	8004c42 <round+0x2a>
 8004c5e:	2c33      	cmp	r4, #51	; 0x33
 8004c60:	dd0d      	ble.n	8004c7e <round+0x66>
 8004c62:	f5b4 6f80 	cmp.w	r4, #1024	; 0x400
 8004c66:	d107      	bne.n	8004c78 <round+0x60>
 8004c68:	4630      	mov	r0, r6
 8004c6a:	4639      	mov	r1, r7
 8004c6c:	ee10 2a10 	vmov	r2, s0
 8004c70:	f7fb fab8 	bl	80001e4 <__adddf3>
 8004c74:	4606      	mov	r6, r0
 8004c76:	460f      	mov	r7, r1
 8004c78:	ec47 6b10 	vmov	d0, r6, r7
 8004c7c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004c7e:	f2a0 4213 	subw	r2, r0, #1043	; 0x413
 8004c82:	f04f 30ff 	mov.w	r0, #4294967295
 8004c86:	40d0      	lsrs	r0, r2
 8004c88:	4206      	tst	r6, r0
 8004c8a:	d0f5      	beq.n	8004c78 <round+0x60>
 8004c8c:	2201      	movs	r2, #1
 8004c8e:	f1c4 0433 	rsb	r4, r4, #51	; 0x33
 8004c92:	fa02 f404 	lsl.w	r4, r2, r4
 8004c96:	1931      	adds	r1, r6, r4
 8004c98:	bf28      	it	cs
 8004c9a:	189b      	addcs	r3, r3, r2
 8004c9c:	ea21 0100 	bic.w	r1, r1, r0
 8004ca0:	461f      	mov	r7, r3
 8004ca2:	460e      	mov	r6, r1
 8004ca4:	e7e8      	b.n	8004c78 <round+0x60>
 8004ca6:	bf00      	nop
 8004ca8:	000fffff 	.word	0x000fffff

08004cac <_init>:
 8004cac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004cae:	bf00      	nop
 8004cb0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004cb2:	bc08      	pop	{r3}
 8004cb4:	469e      	mov	lr, r3
 8004cb6:	4770      	bx	lr

08004cb8 <_fini>:
 8004cb8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8004cba:	bf00      	nop
 8004cbc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8004cbe:	bc08      	pop	{r3}
 8004cc0:	469e      	mov	lr, r3
 8004cc2:	4770      	bx	lr
