
****** Vivado v2021.1 (64-bit)
  **** SW Build 3247384 on Thu Jun 10 19:36:07 MDT 2021
  **** IP Build 3246043 on Fri Jun 11 00:30:35 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source /nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/wb_dma_wrapper/vivado_script.tcl
# set_param general.maxThreads 1
# add_files -norecurse /nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/wb_dma_wrapper
# if {[glob -nocomplain -directory "/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/wb_dma_wrapper" "*.vh"] != ""} {
#   set_property is_global_include true [get_files [glob -nocomplain -directory "/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/wb_dma_wrapper" "*.vh"]] 
# }
# if {[glob -nocomplain -directory "/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/wb_dma_wrapper" "*.svh"] != ""} {
#   set_property is_global_include true [get_files [glob -nocomplain -directory "/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/wb_dma_wrapper" "*.svh"]] 
# }
# synth_design -top dma_wrapper_top \
#     -part xc7a100tfgg676-1 \
#     -flatten_hierarchy rebuilt \
#     -gated_clock_conversion off \
#     -bufg 12 \
#     -directive AreaOptimized_high \
#     -fanout_limit 400 \
#     -no_lc \
#     -fsm_extraction auto \
#     -keep_equivalent_registers \
#     -resource_sharing off \
#     -cascade_dsp auto \
#     -control_set_opt_threshold auto \
#     -max_bram 0 \
#     -max_uram 0 \
#     -max_dsp 0 \
#     -max_bram_cascade_height 0 \
#     -max_uram_cascade_height 0 \
#     -shreg_min_size 5
Command: synth_design -top dma_wrapper_top -part xc7a100tfgg676-1 -flatten_hierarchy rebuilt -gated_clock_conversion off -bufg 12 -directive AreaOptimized_high -fanout_limit 400 -no_lc -fsm_extraction auto -keep_equivalent_registers -resource_sharing off -cascade_dsp auto -control_set_opt_threshold auto -max_bram 0 -max_uram 0 -max_dsp 0 -max_bram_cascade_height 0 -max_uram_cascade_height 0 -shreg_min_size 5
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Vivado_Tcl 4-288] User specified maximum number of block RAM allowed in design is 0
INFO: [Vivado_Tcl 4-551] User specified maximum number of Ultra RAM blocks allowed in design is 0
INFO: [Vivado_Tcl 4-287] User specified maximum number of block DSP allowed in design is 0
INFO: [Vivado_Tcl 4-549] User specified maximum number of BRAM that can be cascaded is 0
INFO: [Vivado_Tcl 4-550] User specified maximum number of URAM that can be cascaded is 0
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 1 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 159544
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2727.781 ; gain = 0.000 ; free physical = 267004 ; free virtual = 441948
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'dma_wrapper_top' [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/wb_dma_wrapper/dma_wrapper_top.v:2]
INFO: [Synth 8-6157] synthesizing module 'wb_dma_top' [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/wb_dma_wrapper/wb_dma_top.v:92]
INFO: [Synth 8-6157] synthesizing module 'wb_dma_rf' [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/wb_dma_wrapper/wb_dma_rf.v:92]
	Parameter ch0_conf bound to: 4'b0001 
	Parameter ch1_conf bound to: 4'b0000 
	Parameter ch2_conf bound to: 4'b0000 
	Parameter ch3_conf bound to: 4'b0000 
	Parameter ch4_conf bound to: 4'b0000 
	Parameter ch5_conf bound to: 4'b0000 
	Parameter ch6_conf bound to: 4'b0000 
	Parameter ch7_conf bound to: 4'b0000 
	Parameter ch8_conf bound to: 4'b0000 
	Parameter ch9_conf bound to: 4'b0000 
	Parameter ch10_conf bound to: 4'b0000 
	Parameter ch11_conf bound to: 4'b0000 
	Parameter ch12_conf bound to: 4'b0000 
	Parameter ch13_conf bound to: 4'b0000 
	Parameter ch14_conf bound to: 4'b0000 
	Parameter ch15_conf bound to: 4'b0000 
	Parameter ch16_conf bound to: 4'b0000 
	Parameter ch17_conf bound to: 4'b0000 
	Parameter ch18_conf bound to: 4'b0000 
	Parameter ch19_conf bound to: 4'b0000 
	Parameter ch20_conf bound to: 4'b0000 
	Parameter ch21_conf bound to: 4'b0000 
	Parameter ch22_conf bound to: 4'b0000 
	Parameter ch23_conf bound to: 4'b0000 
	Parameter ch24_conf bound to: 4'b0000 
	Parameter ch25_conf bound to: 4'b0000 
	Parameter ch26_conf bound to: 4'b0000 
	Parameter ch27_conf bound to: 4'b0000 
	Parameter ch28_conf bound to: 4'b0000 
	Parameter ch29_conf bound to: 4'b0000 
	Parameter ch30_conf bound to: 4'b0000 
INFO: [Synth 8-6157] synthesizing module 'wb_dma_ch_rf' [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/wb_dma_wrapper/wb_dma_ch_rf.v:90]
	Parameter CH_NO bound to: 5'b00000 
	Parameter CH_EN bound to: 1'b1 
	Parameter HAVE_ARS bound to: 1'b0 
	Parameter HAVE_ED bound to: 1'b0 
	Parameter HAVE_CBUF bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'wb_dma_ch_rf' (1#1) [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/wb_dma_wrapper/wb_dma_ch_rf.v:90]
INFO: [Synth 8-6157] synthesizing module 'wb_dma_ch_rf__parameterized0' [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/wb_dma_wrapper/wb_dma_ch_rf.v:90]
	Parameter CH_NO bound to: 5'b00001 
	Parameter CH_EN bound to: 1'b0 
	Parameter HAVE_ARS bound to: 1'b0 
	Parameter HAVE_ED bound to: 1'b0 
	Parameter HAVE_CBUF bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'wb_dma_ch_rf__parameterized0' (1#1) [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/wb_dma_wrapper/wb_dma_ch_rf.v:90]
INFO: [Synth 8-6157] synthesizing module 'wb_dma_ch_rf__parameterized1' [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/wb_dma_wrapper/wb_dma_ch_rf.v:90]
	Parameter CH_NO bound to: 5'b00010 
	Parameter CH_EN bound to: 1'b0 
	Parameter HAVE_ARS bound to: 1'b0 
	Parameter HAVE_ED bound to: 1'b0 
	Parameter HAVE_CBUF bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'wb_dma_ch_rf__parameterized1' (1#1) [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/wb_dma_wrapper/wb_dma_ch_rf.v:90]
INFO: [Synth 8-6157] synthesizing module 'wb_dma_ch_rf__parameterized2' [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/wb_dma_wrapper/wb_dma_ch_rf.v:90]
	Parameter CH_NO bound to: 5'b00011 
	Parameter CH_EN bound to: 1'b0 
	Parameter HAVE_ARS bound to: 1'b0 
	Parameter HAVE_ED bound to: 1'b0 
	Parameter HAVE_CBUF bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'wb_dma_ch_rf__parameterized2' (1#1) [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/wb_dma_wrapper/wb_dma_ch_rf.v:90]
INFO: [Synth 8-6157] synthesizing module 'wb_dma_ch_rf__parameterized3' [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/wb_dma_wrapper/wb_dma_ch_rf.v:90]
	Parameter CH_NO bound to: 5'b00100 
	Parameter CH_EN bound to: 1'b0 
	Parameter HAVE_ARS bound to: 1'b0 
	Parameter HAVE_ED bound to: 1'b0 
	Parameter HAVE_CBUF bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'wb_dma_ch_rf__parameterized3' (1#1) [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/wb_dma_wrapper/wb_dma_ch_rf.v:90]
INFO: [Synth 8-6157] synthesizing module 'wb_dma_ch_rf__parameterized4' [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/wb_dma_wrapper/wb_dma_ch_rf.v:90]
	Parameter CH_NO bound to: 5'b00101 
	Parameter CH_EN bound to: 1'b0 
	Parameter HAVE_ARS bound to: 1'b0 
	Parameter HAVE_ED bound to: 1'b0 
	Parameter HAVE_CBUF bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'wb_dma_ch_rf__parameterized4' (1#1) [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/wb_dma_wrapper/wb_dma_ch_rf.v:90]
INFO: [Synth 8-6157] synthesizing module 'wb_dma_ch_rf__parameterized5' [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/wb_dma_wrapper/wb_dma_ch_rf.v:90]
	Parameter CH_NO bound to: 5'b00110 
	Parameter CH_EN bound to: 1'b0 
	Parameter HAVE_ARS bound to: 1'b0 
	Parameter HAVE_ED bound to: 1'b0 
	Parameter HAVE_CBUF bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'wb_dma_ch_rf__parameterized5' (1#1) [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/wb_dma_wrapper/wb_dma_ch_rf.v:90]
INFO: [Synth 8-6157] synthesizing module 'wb_dma_ch_rf__parameterized6' [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/wb_dma_wrapper/wb_dma_ch_rf.v:90]
	Parameter CH_NO bound to: 5'b00111 
	Parameter CH_EN bound to: 1'b0 
	Parameter HAVE_ARS bound to: 1'b0 
	Parameter HAVE_ED bound to: 1'b0 
	Parameter HAVE_CBUF bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'wb_dma_ch_rf__parameterized6' (1#1) [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/wb_dma_wrapper/wb_dma_ch_rf.v:90]
INFO: [Synth 8-6157] synthesizing module 'wb_dma_ch_rf__parameterized7' [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/wb_dma_wrapper/wb_dma_ch_rf.v:90]
	Parameter CH_NO bound to: 5'b01000 
	Parameter CH_EN bound to: 1'b0 
	Parameter HAVE_ARS bound to: 1'b0 
	Parameter HAVE_ED bound to: 1'b0 
	Parameter HAVE_CBUF bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'wb_dma_ch_rf__parameterized7' (1#1) [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/wb_dma_wrapper/wb_dma_ch_rf.v:90]
INFO: [Synth 8-6157] synthesizing module 'wb_dma_ch_rf__parameterized8' [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/wb_dma_wrapper/wb_dma_ch_rf.v:90]
	Parameter CH_NO bound to: 5'b01001 
	Parameter CH_EN bound to: 1'b0 
	Parameter HAVE_ARS bound to: 1'b0 
	Parameter HAVE_ED bound to: 1'b0 
	Parameter HAVE_CBUF bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'wb_dma_ch_rf__parameterized8' (1#1) [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/wb_dma_wrapper/wb_dma_ch_rf.v:90]
INFO: [Synth 8-6157] synthesizing module 'wb_dma_ch_rf__parameterized9' [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/wb_dma_wrapper/wb_dma_ch_rf.v:90]
	Parameter CH_NO bound to: 5'b01010 
	Parameter CH_EN bound to: 1'b0 
	Parameter HAVE_ARS bound to: 1'b0 
	Parameter HAVE_ED bound to: 1'b0 
	Parameter HAVE_CBUF bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'wb_dma_ch_rf__parameterized9' (1#1) [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/wb_dma_wrapper/wb_dma_ch_rf.v:90]
INFO: [Synth 8-6157] synthesizing module 'wb_dma_ch_rf__parameterized10' [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/wb_dma_wrapper/wb_dma_ch_rf.v:90]
	Parameter CH_NO bound to: 5'b01011 
	Parameter CH_EN bound to: 1'b0 
	Parameter HAVE_ARS bound to: 1'b0 
	Parameter HAVE_ED bound to: 1'b0 
	Parameter HAVE_CBUF bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'wb_dma_ch_rf__parameterized10' (1#1) [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/wb_dma_wrapper/wb_dma_ch_rf.v:90]
INFO: [Synth 8-6157] synthesizing module 'wb_dma_ch_rf__parameterized11' [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/wb_dma_wrapper/wb_dma_ch_rf.v:90]
	Parameter CH_NO bound to: 5'b01100 
	Parameter CH_EN bound to: 1'b0 
	Parameter HAVE_ARS bound to: 1'b0 
	Parameter HAVE_ED bound to: 1'b0 
	Parameter HAVE_CBUF bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'wb_dma_ch_rf__parameterized11' (1#1) [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/wb_dma_wrapper/wb_dma_ch_rf.v:90]
INFO: [Synth 8-6157] synthesizing module 'wb_dma_ch_rf__parameterized12' [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/wb_dma_wrapper/wb_dma_ch_rf.v:90]
	Parameter CH_NO bound to: 5'b01101 
	Parameter CH_EN bound to: 1'b0 
	Parameter HAVE_ARS bound to: 1'b0 
	Parameter HAVE_ED bound to: 1'b0 
	Parameter HAVE_CBUF bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'wb_dma_ch_rf__parameterized12' (1#1) [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/wb_dma_wrapper/wb_dma_ch_rf.v:90]
INFO: [Synth 8-6157] synthesizing module 'wb_dma_ch_rf__parameterized13' [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/wb_dma_wrapper/wb_dma_ch_rf.v:90]
	Parameter CH_NO bound to: 5'b01110 
	Parameter CH_EN bound to: 1'b0 
	Parameter HAVE_ARS bound to: 1'b0 
	Parameter HAVE_ED bound to: 1'b0 
	Parameter HAVE_CBUF bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'wb_dma_ch_rf__parameterized13' (1#1) [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/wb_dma_wrapper/wb_dma_ch_rf.v:90]
INFO: [Synth 8-6157] synthesizing module 'wb_dma_ch_rf__parameterized14' [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/wb_dma_wrapper/wb_dma_ch_rf.v:90]
	Parameter CH_NO bound to: 5'b01111 
	Parameter CH_EN bound to: 1'b0 
	Parameter HAVE_ARS bound to: 1'b0 
	Parameter HAVE_ED bound to: 1'b0 
	Parameter HAVE_CBUF bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'wb_dma_ch_rf__parameterized14' (1#1) [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/wb_dma_wrapper/wb_dma_ch_rf.v:90]
INFO: [Synth 8-6157] synthesizing module 'wb_dma_ch_rf__parameterized15' [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/wb_dma_wrapper/wb_dma_ch_rf.v:90]
	Parameter CH_NO bound to: 5'b10000 
	Parameter CH_EN bound to: 1'b0 
	Parameter HAVE_ARS bound to: 1'b0 
	Parameter HAVE_ED bound to: 1'b0 
	Parameter HAVE_CBUF bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'wb_dma_ch_rf__parameterized15' (1#1) [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/wb_dma_wrapper/wb_dma_ch_rf.v:90]
INFO: [Synth 8-6157] synthesizing module 'wb_dma_ch_rf__parameterized16' [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/wb_dma_wrapper/wb_dma_ch_rf.v:90]
	Parameter CH_NO bound to: 5'b10001 
	Parameter CH_EN bound to: 1'b0 
	Parameter HAVE_ARS bound to: 1'b0 
	Parameter HAVE_ED bound to: 1'b0 
	Parameter HAVE_CBUF bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'wb_dma_ch_rf__parameterized16' (1#1) [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/wb_dma_wrapper/wb_dma_ch_rf.v:90]
INFO: [Synth 8-6157] synthesizing module 'wb_dma_ch_rf__parameterized17' [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/wb_dma_wrapper/wb_dma_ch_rf.v:90]
	Parameter CH_NO bound to: 5'b10010 
	Parameter CH_EN bound to: 1'b0 
	Parameter HAVE_ARS bound to: 1'b0 
	Parameter HAVE_ED bound to: 1'b0 
	Parameter HAVE_CBUF bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'wb_dma_ch_rf__parameterized17' (1#1) [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/wb_dma_wrapper/wb_dma_ch_rf.v:90]
INFO: [Synth 8-6157] synthesizing module 'wb_dma_ch_rf__parameterized18' [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/wb_dma_wrapper/wb_dma_ch_rf.v:90]
	Parameter CH_NO bound to: 5'b10011 
	Parameter CH_EN bound to: 1'b0 
	Parameter HAVE_ARS bound to: 1'b0 
	Parameter HAVE_ED bound to: 1'b0 
	Parameter HAVE_CBUF bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'wb_dma_ch_rf__parameterized18' (1#1) [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/wb_dma_wrapper/wb_dma_ch_rf.v:90]
INFO: [Synth 8-6157] synthesizing module 'wb_dma_ch_rf__parameterized19' [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/wb_dma_wrapper/wb_dma_ch_rf.v:90]
	Parameter CH_NO bound to: 5'b10100 
	Parameter CH_EN bound to: 1'b0 
	Parameter HAVE_ARS bound to: 1'b0 
	Parameter HAVE_ED bound to: 1'b0 
	Parameter HAVE_CBUF bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'wb_dma_ch_rf__parameterized19' (1#1) [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/wb_dma_wrapper/wb_dma_ch_rf.v:90]
INFO: [Synth 8-6157] synthesizing module 'wb_dma_ch_rf__parameterized20' [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/wb_dma_wrapper/wb_dma_ch_rf.v:90]
	Parameter CH_NO bound to: 5'b10101 
	Parameter CH_EN bound to: 1'b0 
	Parameter HAVE_ARS bound to: 1'b0 
	Parameter HAVE_ED bound to: 1'b0 
	Parameter HAVE_CBUF bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'wb_dma_ch_rf__parameterized20' (1#1) [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/wb_dma_wrapper/wb_dma_ch_rf.v:90]
INFO: [Synth 8-6157] synthesizing module 'wb_dma_ch_rf__parameterized21' [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/wb_dma_wrapper/wb_dma_ch_rf.v:90]
	Parameter CH_NO bound to: 5'b10110 
	Parameter CH_EN bound to: 1'b0 
	Parameter HAVE_ARS bound to: 1'b0 
	Parameter HAVE_ED bound to: 1'b0 
	Parameter HAVE_CBUF bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'wb_dma_ch_rf__parameterized21' (1#1) [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/wb_dma_wrapper/wb_dma_ch_rf.v:90]
INFO: [Synth 8-6157] synthesizing module 'wb_dma_ch_rf__parameterized22' [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/wb_dma_wrapper/wb_dma_ch_rf.v:90]
	Parameter CH_NO bound to: 5'b10111 
	Parameter CH_EN bound to: 1'b0 
	Parameter HAVE_ARS bound to: 1'b0 
	Parameter HAVE_ED bound to: 1'b0 
	Parameter HAVE_CBUF bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'wb_dma_ch_rf__parameterized22' (1#1) [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/wb_dma_wrapper/wb_dma_ch_rf.v:90]
INFO: [Synth 8-6157] synthesizing module 'wb_dma_ch_rf__parameterized23' [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/wb_dma_wrapper/wb_dma_ch_rf.v:90]
	Parameter CH_NO bound to: 5'b11000 
	Parameter CH_EN bound to: 1'b0 
	Parameter HAVE_ARS bound to: 1'b0 
	Parameter HAVE_ED bound to: 1'b0 
	Parameter HAVE_CBUF bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'wb_dma_ch_rf__parameterized23' (1#1) [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/wb_dma_wrapper/wb_dma_ch_rf.v:90]
INFO: [Synth 8-6157] synthesizing module 'wb_dma_ch_rf__parameterized24' [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/wb_dma_wrapper/wb_dma_ch_rf.v:90]
	Parameter CH_NO bound to: 5'b11001 
	Parameter CH_EN bound to: 1'b0 
	Parameter HAVE_ARS bound to: 1'b0 
	Parameter HAVE_ED bound to: 1'b0 
	Parameter HAVE_CBUF bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'wb_dma_ch_rf__parameterized24' (1#1) [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/wb_dma_wrapper/wb_dma_ch_rf.v:90]
INFO: [Synth 8-6157] synthesizing module 'wb_dma_ch_rf__parameterized25' [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/wb_dma_wrapper/wb_dma_ch_rf.v:90]
	Parameter CH_NO bound to: 5'b11010 
	Parameter CH_EN bound to: 1'b0 
	Parameter HAVE_ARS bound to: 1'b0 
	Parameter HAVE_ED bound to: 1'b0 
	Parameter HAVE_CBUF bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'wb_dma_ch_rf__parameterized25' (1#1) [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/wb_dma_wrapper/wb_dma_ch_rf.v:90]
INFO: [Synth 8-6157] synthesizing module 'wb_dma_ch_rf__parameterized26' [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/wb_dma_wrapper/wb_dma_ch_rf.v:90]
	Parameter CH_NO bound to: 5'b11011 
	Parameter CH_EN bound to: 1'b0 
	Parameter HAVE_ARS bound to: 1'b0 
	Parameter HAVE_ED bound to: 1'b0 
	Parameter HAVE_CBUF bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'wb_dma_ch_rf__parameterized26' (1#1) [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/wb_dma_wrapper/wb_dma_ch_rf.v:90]
INFO: [Synth 8-6157] synthesizing module 'wb_dma_ch_rf__parameterized27' [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/wb_dma_wrapper/wb_dma_ch_rf.v:90]
	Parameter CH_NO bound to: 5'b11100 
	Parameter CH_EN bound to: 1'b0 
	Parameter HAVE_ARS bound to: 1'b0 
	Parameter HAVE_ED bound to: 1'b0 
	Parameter HAVE_CBUF bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'wb_dma_ch_rf__parameterized27' (1#1) [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/wb_dma_wrapper/wb_dma_ch_rf.v:90]
INFO: [Synth 8-6157] synthesizing module 'wb_dma_ch_rf__parameterized28' [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/wb_dma_wrapper/wb_dma_ch_rf.v:90]
	Parameter CH_NO bound to: 5'b11101 
	Parameter CH_EN bound to: 1'b0 
	Parameter HAVE_ARS bound to: 1'b0 
	Parameter HAVE_ED bound to: 1'b0 
	Parameter HAVE_CBUF bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'wb_dma_ch_rf__parameterized28' (1#1) [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/wb_dma_wrapper/wb_dma_ch_rf.v:90]
INFO: [Synth 8-6157] synthesizing module 'wb_dma_ch_rf__parameterized29' [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/wb_dma_wrapper/wb_dma_ch_rf.v:90]
	Parameter CH_NO bound to: 5'b11110 
	Parameter CH_EN bound to: 1'b0 
	Parameter HAVE_ARS bound to: 1'b0 
	Parameter HAVE_ED bound to: 1'b0 
	Parameter HAVE_CBUF bound to: 1'b0 
INFO: [Synth 8-6155] done synthesizing module 'wb_dma_ch_rf__parameterized29' (1#1) [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/wb_dma_wrapper/wb_dma_ch_rf.v:90]
INFO: [Synth 8-6155] done synthesizing module 'wb_dma_rf' (2#1) [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/wb_dma_wrapper/wb_dma_rf.v:92]
INFO: [Synth 8-6157] synthesizing module 'wb_dma_ch_sel' [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/wb_dma_wrapper/wb_dma_ch_sel.v:93]
	Parameter pri_sel bound to: 2'b00 
	Parameter ch0_conf bound to: 4'b0001 
	Parameter ch1_conf bound to: 4'b0000 
	Parameter ch2_conf bound to: 4'b0000 
	Parameter ch3_conf bound to: 4'b0000 
	Parameter ch4_conf bound to: 4'b0000 
	Parameter ch5_conf bound to: 4'b0000 
	Parameter ch6_conf bound to: 4'b0000 
	Parameter ch7_conf bound to: 4'b0000 
	Parameter ch8_conf bound to: 4'b0000 
	Parameter ch9_conf bound to: 4'b0000 
	Parameter ch10_conf bound to: 4'b0000 
	Parameter ch11_conf bound to: 4'b0000 
	Parameter ch12_conf bound to: 4'b0000 
	Parameter ch13_conf bound to: 4'b0000 
	Parameter ch14_conf bound to: 4'b0000 
	Parameter ch15_conf bound to: 4'b0000 
	Parameter ch16_conf bound to: 4'b0000 
	Parameter ch17_conf bound to: 4'b0000 
	Parameter ch18_conf bound to: 4'b0000 
	Parameter ch19_conf bound to: 4'b0000 
	Parameter ch20_conf bound to: 4'b0000 
	Parameter ch21_conf bound to: 4'b0000 
	Parameter ch22_conf bound to: 4'b0000 
	Parameter ch23_conf bound to: 4'b0000 
	Parameter ch24_conf bound to: 4'b0000 
	Parameter ch25_conf bound to: 4'b0000 
	Parameter ch26_conf bound to: 4'b0000 
	Parameter ch27_conf bound to: 4'b0000 
	Parameter ch28_conf bound to: 4'b0000 
	Parameter ch29_conf bound to: 4'b0000 
	Parameter ch30_conf bound to: 4'b0000 
INFO: [Synth 8-6157] synthesizing module 'wb_dma_ch_pri_enc' [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/wb_dma_wrapper/wb_dma_ch_pri_enc.v:93]
	Parameter pri_sel bound to: 2'b00 
	Parameter ch0_conf bound to: 4'b0001 
	Parameter ch1_conf bound to: 4'b0000 
	Parameter ch2_conf bound to: 4'b0000 
	Parameter ch3_conf bound to: 4'b0000 
	Parameter ch4_conf bound to: 4'b0000 
	Parameter ch5_conf bound to: 4'b0000 
	Parameter ch6_conf bound to: 4'b0000 
	Parameter ch7_conf bound to: 4'b0000 
	Parameter ch8_conf bound to: 4'b0000 
	Parameter ch9_conf bound to: 4'b0000 
	Parameter ch10_conf bound to: 4'b0000 
	Parameter ch11_conf bound to: 4'b0000 
	Parameter ch12_conf bound to: 4'b0000 
	Parameter ch13_conf bound to: 4'b0000 
	Parameter ch14_conf bound to: 4'b0000 
	Parameter ch15_conf bound to: 4'b0000 
	Parameter ch16_conf bound to: 4'b0000 
	Parameter ch17_conf bound to: 4'b0000 
	Parameter ch18_conf bound to: 4'b0000 
	Parameter ch19_conf bound to: 4'b0000 
	Parameter ch20_conf bound to: 4'b0000 
	Parameter ch21_conf bound to: 4'b0000 
	Parameter ch22_conf bound to: 4'b0000 
	Parameter ch23_conf bound to: 4'b0000 
	Parameter ch24_conf bound to: 4'b0000 
	Parameter ch25_conf bound to: 4'b0000 
	Parameter ch26_conf bound to: 4'b0000 
	Parameter ch27_conf bound to: 4'b0000 
	Parameter ch28_conf bound to: 4'b0000 
	Parameter ch29_conf bound to: 4'b0000 
	Parameter ch30_conf bound to: 4'b0000 
INFO: [Synth 8-6157] synthesizing module 'wb_dma_pri_enc_sub' [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/wb_dma_wrapper/wb_dma_pri_enc_sub.v:78]
	Parameter ch_conf bound to: 4'b0000 
	Parameter pri_sel bound to: 2'b00 
INFO: [Synth 8-6155] done synthesizing module 'wb_dma_pri_enc_sub' (3#1) [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/wb_dma_wrapper/wb_dma_pri_enc_sub.v:78]
INFO: [Synth 8-6155] done synthesizing module 'wb_dma_ch_pri_enc' (4#1) [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/wb_dma_wrapper/wb_dma_ch_pri_enc.v:93]
INFO: [Synth 8-6157] synthesizing module 'wb_dma_ch_arb' [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/wb_dma_wrapper/wb_dma_ch_arb.v:88]
INFO: [Synth 8-6155] done synthesizing module 'wb_dma_ch_arb' (5#1) [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/wb_dma_wrapper/wb_dma_ch_arb.v:88]
INFO: [Synth 8-6155] done synthesizing module 'wb_dma_ch_sel' (6#1) [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/wb_dma_wrapper/wb_dma_ch_sel.v:93]
INFO: [Synth 8-6157] synthesizing module 'wb_dma_de' [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/wb_dma_wrapper/wb_dma_de.v:84]
INFO: [Synth 8-6157] synthesizing module 'wb_dma_inc30r' [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/wb_dma_wrapper/wb_dma_inc30r.v:73]
INFO: [Synth 8-6155] done synthesizing module 'wb_dma_inc30r' (7#1) [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/wb_dma_wrapper/wb_dma_inc30r.v:73]
INFO: [Synth 8-6155] done synthesizing module 'wb_dma_de' (8#1) [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/wb_dma_wrapper/wb_dma_de.v:84]
INFO: [Synth 8-6157] synthesizing module 'wb_dma_wb_if' [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/wb_dma_wrapper/wb_dma_wb_if.v:77]
	Parameter rf_addr bound to: 0 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'wb_dma_wb_mast' [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/wb_dma_wrapper/wb_dma_wb_mast.v:73]
INFO: [Synth 8-6155] done synthesizing module 'wb_dma_wb_mast' (9#1) [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/wb_dma_wrapper/wb_dma_wb_mast.v:73]
INFO: [Synth 8-6157] synthesizing module 'wb_dma_wb_slv' [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/wb_dma_wrapper/wb_dma_wb_slv.v:83]
	Parameter rf_addr bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'wb_dma_wb_slv' (10#1) [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/wb_dma_wrapper/wb_dma_wb_slv.v:83]
INFO: [Synth 8-6155] done synthesizing module 'wb_dma_wb_if' (11#1) [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/wb_dma_wrapper/wb_dma_wb_if.v:77]
INFO: [Synth 8-6155] done synthesizing module 'wb_dma_top' (12#1) [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/wb_dma_wrapper/wb_dma_top.v:92]
INFO: [Synth 8-6155] done synthesizing module 'dma_wrapper_top' (13#1) [/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/wb_dma_wrapper/dma_wrapper_top.v:2]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2727.781 ; gain = 0.000 ; free physical = 267222 ; free virtual = 442167
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2727.781 ; gain = 0.000 ; free physical = 267262 ; free virtual = 442208
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tfgg676-1
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tfgg676-1
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2735.660 ; gain = 7.879 ; free physical = 267271 ; free virtual = 442217
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'wb_dma_ch_arb'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'wb_dma_de'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  grant0 |                            00000 |                            00000
                 grant30 |                            00001 |                            11110
                 grant29 |                            00010 |                            11101
                 grant28 |                            00011 |                            11100
                 grant27 |                            00100 |                            11011
                 grant26 |                            00101 |                            11010
                 grant25 |                            00110 |                            11001
                 grant24 |                            00111 |                            11000
                 grant23 |                            01000 |                            10111
                 grant22 |                            01001 |                            10110
                 grant21 |                            01010 |                            10101
                 grant20 |                            01011 |                            10100
                 grant19 |                            01100 |                            10011
                 grant18 |                            01101 |                            10010
                 grant17 |                            01110 |                            10001
                 grant16 |                            01111 |                            10000
                 grant15 |                            10000 |                            01111
                 grant14 |                            10001 |                            01110
                 grant13 |                            10010 |                            01101
                 grant12 |                            10011 |                            01100
                 grant11 |                            10100 |                            01011
                 grant10 |                            10101 |                            01010
                  grant9 |                            10110 |                            01001
                  grant8 |                            10111 |                            01000
                  grant7 |                            11000 |                            00111
                  grant6 |                            11001 |                            00110
                  grant5 |                            11010 |                            00101
                  grant4 |                            11011 |                            00100
                  grant3 |                            11100 |                            00011
                  grant2 |                            11101 |                            00010
                  grant1 |                            11110 |                            00001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'wb_dma_ch_arb'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                      00000000001 |                      00000000001
                   PAUSE |                      10000000000 |                      10000000000
                LD_DESC1 |                      00000010000 |                      00000010000
                LD_DESC2 |                      00000100000 |                      00000100000
                LD_DESC3 |                      00001000000 |                      00001000000
                LD_DESC4 |                      00010000000 |                      00010000000
                LD_DESC5 |                      00100000000 |                      00100000000
                    READ |                      00000000010 |                      00000000010
                   WRITE |                      00000000100 |                      00000000100
                  UPDATE |                      00000001000 |                      00000001000
                      WB |                      01000000000 |                      01000000000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'state_reg' in module 'wb_dma_de'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:35 ; elapsed = 00:00:35 . Memory (MB): peak = 2735.668 ; gain = 7.887 ; free physical = 267535 ; free virtual = 442433
---------------------------------------------------------------------------------
INFO: [Synth 8-223] decloning instance 'dma_top/u1/u3' (wb_dma_ch_arb) to 'dma_top/u1/u4'
INFO: [Synth 8-223] decloning instance 'dma_top/u1/u3' (wb_dma_ch_arb) to 'dma_top/u1/u5'
INFO: [Synth 8-223] decloning instance 'dma_top/u1/u3' (wb_dma_ch_arb) to 'dma_top/u1/u6'
INFO: [Synth 8-223] decloning instance 'dma_top/u1/u3' (wb_dma_ch_arb) to 'dma_top/u1/u7'
INFO: [Synth 8-223] decloning instance 'dma_top/u1/u3' (wb_dma_ch_arb) to 'dma_top/u1/u8'
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   17 Bit       Adders := 2     
	   2 Input   14 Bit       Adders := 2     
	   2 Input    9 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 9     
	               31 Bit    Registers := 4     
	               30 Bit    Registers := 6     
	               28 Bit    Registers := 2     
	               23 Bit    Registers := 1     
	               17 Bit    Registers := 2     
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                3 Bit    Registers := 2     
	                1 Bit    Registers := 133   
+---Muxes : 
	   2 Input   71 Bit        Muxes := 2     
	   2 Input   35 Bit        Muxes := 2     
	   2 Input   32 Bit        Muxes := 16    
	   2 Input   30 Bit        Muxes := 10    
	   2 Input   12 Bit        Muxes := 3     
	   2 Input   11 Bit        Muxes := 2     
	  12 Input   11 Bit        Muxes := 1     
	   2 Input   10 Bit        Muxes := 1     
	   2 Input    9 Bit        Muxes := 3     
	  31 Input    5 Bit        Muxes := 3     
	 931 Input    5 Bit        Muxes := 3     
	   8 Input    5 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 2     
	   2 Input    4 Bit        Muxes := 6     
	   2 Input    2 Bit        Muxes := 1     
	  12 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 44    
	  30 Input    1 Bit        Muxes := 93    
	  31 Input    1 Bit        Muxes := 3     
	  32 Input    1 Bit        Muxes := 1     
	  12 Input    1 Bit        Muxes := 11    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:42 ; elapsed = 00:00:44 . Memory (MB): peak = 2735.668 ; gain = 7.887 ; free physical = 265766 ; free virtual = 440673
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:42 ; elapsed = 00:00:44 . Memory (MB): peak = 2735.668 ; gain = 7.887 ; free physical = 266346 ; free virtual = 441253
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:43 ; elapsed = 00:00:45 . Memory (MB): peak = 2735.668 ; gain = 7.887 ; free physical = 267117 ; free virtual = 442024
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: synth_design option "-fanout_limit" is deprecated.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:46 ; elapsed = 00:00:48 . Memory (MB): peak = 2735.668 ; gain = 7.887 ; free physical = 267593 ; free virtual = 442500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:46 ; elapsed = 00:00:48 . Memory (MB): peak = 2735.668 ; gain = 7.887 ; free physical = 267593 ; free virtual = 442500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:46 ; elapsed = 00:00:48 . Memory (MB): peak = 2735.668 ; gain = 7.887 ; free physical = 267591 ; free virtual = 442499
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:46 ; elapsed = 00:00:48 . Memory (MB): peak = 2735.668 ; gain = 7.887 ; free physical = 267590 ; free virtual = 442497
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:46 ; elapsed = 00:00:48 . Memory (MB): peak = 2735.668 ; gain = 7.887 ; free physical = 267592 ; free virtual = 442499
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:46 ; elapsed = 00:00:48 . Memory (MB): peak = 2735.668 ; gain = 7.887 ; free physical = 267591 ; free virtual = 442499
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    19|
|3     |LUT1   |     3|
|4     |LUT2   |    37|
|5     |LUT3   |    55|
|6     |LUT4   |    78|
|7     |LUT5   |   278|
|8     |LUT6   |   135|
|9     |FDCE   |    99|
|10    |FDPE   |     1|
|11    |FDRE   |   440|
|12    |IBUF   |   112|
|13    |OBUF   |   109|
+------+-------+------+

Report Instance Areas: 
+------+----------+-----------------+------+
|      |Instance  |Module           |Cells |
+------+----------+-----------------+------+
|1     |top       |                 |  1367|
|2     |  dma_top |wb_dma_top       |  1131|
|3     |    u0    |wb_dma_rf        |   264|
|4     |      u0  |wb_dma_ch_rf     |   135|
|5     |    u1    |wb_dma_ch_sel    |   120|
|6     |      u1  |wb_dma_ch_arb    |   107|
|7     |    u2    |wb_dma_de        |   409|
|8     |      u0  |wb_dma_inc30r    |    43|
|9     |      u1  |wb_dma_inc30r_3  |    27|
|10    |    u3    |wb_dma_wb_if     |   293|
|11    |      u0  |wb_dma_wb_mast_1 |    40|
|12    |      u1  |wb_dma_wb_slv_2  |   253|
|13    |    u4    |wb_dma_wb_if_0   |    45|
|14    |      u0  |wb_dma_wb_mast   |    37|
|15    |      u1  |wb_dma_wb_slv    |     8|
+------+----------+-----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:46 ; elapsed = 00:00:48 . Memory (MB): peak = 2735.668 ; gain = 7.887 ; free physical = 267584 ; free virtual = 442491
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:46 ; elapsed = 00:00:48 . Memory (MB): peak = 2735.668 ; gain = 7.887 ; free physical = 267592 ; free virtual = 442499
Synthesis Optimization Complete : Time (s): cpu = 00:00:46 ; elapsed = 00:00:48 . Memory (MB): peak = 2735.668 ; gain = 7.887 ; free physical = 267585 ; free virtual = 442492
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2735.668 ; gain = 0.000 ; free physical = 267618 ; free virtual = 442525
INFO: [Netlist 29-17] Analyzing 19 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2735.668 ; gain = 0.000 ; free physical = 267335 ; free virtual = 442242
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 5ae131f
INFO: [Common 17-83] Releasing license: Synthesis
112 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:55 ; elapsed = 00:00:52 . Memory (MB): peak = 2735.668 ; gain = 8.016 ; free physical = 267486 ; free virtual = 442393
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
# report_utilization -file /nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/wb_dma_wrapper/util_temp_dma_wrapper_top_vivado_synth.log
# report_timing_summary -file /nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/wb_dma_wrapper/timing_temp_dma_wrapper_top_vivado_synth.log -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10000 -input_pins -routable_nets
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
report_timing_summary: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2901.469 ; gain = 165.801 ; free physical = 266435 ; free virtual = 441356
# report_power -file /nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/wb_dma_wrapper/power_temp_dma_wrapper_top_vivado_synth.log
Command: report_power -file /nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/result_31-08-2022T17-33-53/Golden_vivado_no_bram_no_dsp.json/wb_dma_wrapper/power_temp_dma_wrapper_top_vivado_synth.log
WARNING: [Power 33-232] No user defined clocks were found in the design! Power estimation will be inaccurate until this is corrected.
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
0 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Common 17-206] Exiting Vivado at Wed Aug 31 23:12:25 2022...
real 84.43
user 76.81
sys 9.72
