# Compile of Add4.vhd failed with 4 errors.
# Compile of Add4.vhd failed with 4 errors.
# Compile of Add4.vhd failed with 1 errors.
# Compile of Add4.vhd failed with 1 errors.
clc
# invalid command name "clc"
clear
# invalid command name "clear"
# Compile of Add4.vhd failed with 1 errors.
# Compile of Add4.vhd failed with 1 errors.
# Compile of Add4.vhd failed with 1 errors.
# Compile of Add4.vhd failed with 1 errors.
# Compile of Add4.vhd was successful.
vsim work.add4
# vsim work.add4 
# Start time: 11:05:18 on Oct 07,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.add4(rtl)
# Load canceled
add wave -position end  sim:/add4/Data1
add wave -position end  sim:/add4/Data2
add wave -position end  sim:/add4/Cin
add wave -position end  sim:/add4/Cout
add wave -position end  sim:/add4/Sum
add wave -position end  sim:/add4/Out5bit
force -freeze sim:/add4/Data1 4'h2 0
force -freeze sim:/add4/Data2 4'h2 0
force -freeze sim:/add4/Cin 1 0
run
run
run
run
run
run
# Project file F:/Coursera/Coursera - HDL for FPGA/Add4.mpf is write protected, data cannot be saved.
# Unable to save project.
# End time: 11:27:47 on Oct 07,2021, Elapsed time: 0:22:29
# Errors: 0, Warnings: 15
