// Seed: 906287006
module module_0 (
    output wor  id_0,
    input  wire id_1,
    input  tri0 id_2,
    input  wor  id_3,
    input  tri1 id_4
);
  assign module_1.id_0 = 0;
endmodule
module module_1 (
    output logic id_0,
    input wire id_1,
    input wand id_2,
    input supply1 id_3,
    input tri1 id_4,
    input tri0 id_5,
    input supply0 id_6,
    input tri id_7,
    input tri id_8,
    output wire id_9,
    input wor id_10,
    input tri1 id_11,
    input supply1 id_12
);
  always id_0 <= id_5 !== 1;
  module_0 modCall_1 (
      id_9,
      id_5,
      id_8,
      id_5,
      id_11
  );
endmodule
