library IEEE;
use IEEE.std_logic_1164.all;

entity TimerAuxFSM is
	port(
		clk     : in  std_logic;
		reset   : in  std_logic;
		newTime : in  std_logic;
		timeVal : in  std_logic_vector(13 downto 0);
		timeExp : out std_logic
	);
end;

architecture Behavioral of TimerAuxFSM is
	signal s_count : unsigned(13 downto 0) := (others => '1');
	signal s_end : std_logic := '0';
begin
	process(clk)
	begin
		s_end <= '0';
		
		if rising_edge(clk) then
			if reset = '1' then
				s_count 	 <= (others => '1');
			elsif newTime = '1' then
				s_count <= unsigned(timeVal) - 1;
			else
				if s_count = 0 then
					s_end <= '1';
				else
					s_count <= s_count - 1;
		end if;
	end process;
	
end;