Protocol Used : MSI
>> Bus stats
Number of BusRd   : 4
Number of BusRdX  : 4
Number of Flushes : 1
>> Cache 0 stats
Reads         : 0
Read misses   : 0
Writes        : 0
Write misses  : 0
Writebacks    : 0
Invalidations : 0
Cache blocks present :
Set 0 => I:0x0	I:0x0	I:0x0	I:0x0	
Set 1 => I:0x0	I:0x0	I:0x0	I:0x0	
Set 2 => I:0x0	I:0x0	I:0x0	I:0x0	
Set 3 => I:0x0	I:0x0	I:0x0	I:0x0	
>> Cache 1 stats
Reads         : 1
Read misses   : 1
Writes        : 0
Write misses  : 0
Writebacks    : 0
Invalidations : 1
Cache blocks present :
Set 0 => I:0x0	I:0x0	I:0x0	I:0x0	
Set 1 => I:0x0	I:0x0	I:0x0	I:0x0	
Set 2 => I:0x0	I:0x0	I:0x0	I:0x0	
Set 3 => I:0x0	I:0x0	I:0x0	I:0x0	
>> Cache 2 stats
Reads         : 0
Read misses   : 0
Writes        : 3
Write misses  : 3
Writebacks    : 0
Invalidations : 0
Cache blocks present :
Set 0 => I:0x0	I:0x0	I:0x0	I:0x0	
Set 1 => I:0x0	I:0x0	I:0x0	I:0x0	
Set 2 => I:0x0	I:0x0	I:0x0	I:0x0	
Set 3 => I:0x0	M:0x1200	M:0x1201	M:0x1202	
>> Cache 3 stats
Reads         : 3
Read misses   : 3
Writes        : 1
Write misses  : 0
Writebacks    : 1
Invalidations : 3
Cache blocks present :
Set 0 => I:0x0	I:0x0	I:0x0	I:0x0	
Set 1 => I:0x0	I:0x0	I:0x0	I:0x0	
Set 2 => I:0x0	I:0x0	I:0x0	I:0x0	
Set 3 => I:0x0	I:0x0	I:0x0	I:0x0	
