{
  "module_name": "i740_reg.h",
  "hash_id": "61cfd3bafedf7f9428e90ecfcd49a56756db9147f8b3d2a0b80355c2f811ca7d",
  "original_prompt": "Ingested from linux-6.6.14/drivers/video/fbdev/i740_reg.h",
  "human_readable_source": " \n\n \n\n \n#define SRX VGA_SEQ_I\n#define GRX VGA_GFX_I\n#define ARX VGA_ATT_IW\n#define XRX 0x3D6\n#define MRX 0x3D2\n\n \n#define DACMASK\t\t0x3C6\n#define DACSTATE\t0x3C7\n#define DACRX\t\t0x3C7\n#define DACWX\t\t0x3C8\n#define DACDATA\t\t0x3C9\n\n \n#define START_ADDR_HI\t\t0x0C\n#define START_ADDR_LO\t\t0x0D\n#define VERT_SYNC_END\t\t0x11\n#define EXT_VERT_TOTAL\t\t0x30\n#define EXT_VERT_DISPLAY\t0x31\n#define EXT_VERT_SYNC_START\t0x32\n#define EXT_VERT_BLANK_START\t0x33\n#define EXT_HORIZ_TOTAL\t\t0x35\n#define EXT_HORIZ_BLANK\t\t0x39\n#define EXT_START_ADDR\t\t0x40\n#define EXT_START_ADDR_ENABLE\t0x80\n#define EXT_OFFSET\t\t0x41\n#define EXT_START_ADDR_HI\t0x42\n#define INTERLACE_CNTL\t\t0x70\n#define INTERLACE_ENABLE\t0x80\n#define INTERLACE_DISABLE\t0x00\n\n \n#define MSR_R\t\t0x3CC\n#define MSR_W\t\t0x3C2\n#define IO_ADDR_SELECT\t0x01\n\n#define MDA_BASE\t0x3B0\n#define CGA_BASE\t0x3D0\n\n \n#define IO_CTNL\t\t0x09\n#define EXTENDED_ATTR_CNTL\t0x02\n#define EXTENDED_CRTC_CNTL\t0x01\n\n#define ADDRESS_MAPPING\t0x0A\n#define PACKED_MODE_ENABLE\t0x04\n#define LINEAR_MODE_ENABLE\t0x02\n#define PAGE_MAPPING_ENABLE\t0x01\n\n#define BITBLT_CNTL\t0x20\n#define COLEXP_MODE\t\t0x30\n#define COLEXP_8BPP\t\t0x00\n#define COLEXP_16BPP\t\t0x10\n#define COLEXP_24BPP\t\t0x20\n#define COLEXP_RESERVED\t\t0x30\n#define CHIP_RESET\t\t0x02\n#define BITBLT_STATUS\t\t0x01\n\n#define DISPLAY_CNTL\t0x40\n#define VGA_WRAP_MODE\t\t0x02\n#define VGA_WRAP_AT_256KB\t0x00\n#define VGA_NO_WRAP\t\t0x02\n#define GUI_MODE\t\t0x01\n#define STANDARD_VGA_MODE\t0x00\n#define HIRES_MODE\t\t0x01\n\n#define DRAM_ROW_TYPE\t0x50\n#define DRAM_ROW_0\t\t0x07\n#define DRAM_ROW_0_SDRAM\t0x00\n#define DRAM_ROW_0_EMPTY\t0x07\n#define DRAM_ROW_1\t\t0x38\n#define DRAM_ROW_1_SDRAM\t0x00\n#define DRAM_ROW_1_EMPTY\t0x38\n#define DRAM_ROW_CNTL_LO 0x51\n#define DRAM_CAS_LATENCY\t0x10\n#define DRAM_RAS_TIMING\t\t0x08\n#define DRAM_RAS_PRECHARGE\t0x04\n#define DRAM_ROW_CNTL_HI 0x52\n#define DRAM_EXT_CNTL\t0x53\n#define DRAM_REFRESH_RATE\t0x03\n#define DRAM_REFRESH_DISABLE\t0x00\n#define DRAM_REFRESH_60HZ\t0x01\n#define DRAM_REFRESH_FAST_TEST\t0x02\n#define DRAM_REFRESH_RESERVED\t0x03\n#define DRAM_TIMING\t0x54\n#define DRAM_ROW_BNDRY_0 0x55\n#define DRAM_ROW_BNDRY_1 0x56\n\n#define DPMS_SYNC_SELECT 0x61\n#define VSYNC_CNTL\t\t0x08\n#define VSYNC_ON\t\t0x00\n#define VSYNC_OFF\t\t0x08\n#define HSYNC_CNTL\t\t0x02\n#define HSYNC_ON\t\t0x00\n#define HSYNC_OFF\t\t0x02\n\n#define PIXPIPE_CONFIG_0 0x80\n#define DAC_8_BIT\t\t0x80\n#define DAC_6_BIT\t\t0x00\n#define HW_CURSOR_ENABLE\t0x10\n#define EXTENDED_PALETTE\t0x01\n\n#define PIXPIPE_CONFIG_1 0x81\n#define DISPLAY_COLOR_MODE\t0x0F\n#define DISPLAY_VGA_MODE\t0x00\n#define DISPLAY_8BPP_MODE\t0x02\n#define DISPLAY_15BPP_MODE\t0x04\n#define DISPLAY_16BPP_MODE\t0x05\n#define DISPLAY_24BPP_MODE\t0x06\n#define DISPLAY_32BPP_MODE\t0x07\n\n#define PIXPIPE_CONFIG_2 0x82\n#define DISPLAY_GAMMA_ENABLE\t0x08\n#define DISPLAY_GAMMA_DISABLE\t0x00\n#define OVERLAY_GAMMA_ENABLE\t0x04\n#define OVERLAY_GAMMA_DISABLE\t0x00\n\n#define CURSOR_CONTROL\t0xA0\n#define CURSOR_ORIGIN_SCREEN\t0x00\n#define CURSOR_ORIGIN_DISPLAY\t0x10\n#define CURSOR_MODE\t\t0x07\n#define CURSOR_MODE_DISABLE\t0x00\n#define CURSOR_MODE_32_4C_AX\t0x01\n#define CURSOR_MODE_128_2C\t0x02\n#define CURSOR_MODE_128_1C\t0x03\n#define CURSOR_MODE_64_3C\t0x04\n#define CURSOR_MODE_64_4C_AX\t0x05\n#define CURSOR_MODE_64_4C\t0x06\n#define CURSOR_MODE_RESERVED\t0x07\n#define CURSOR_BASEADDR_LO 0xA2\n#define CURSOR_BASEADDR_HI 0xA3\n#define CURSOR_X_LO\t0xA4\n#define CURSOR_X_HI\t0xA5\n#define CURSOR_X_POS\t\t0x00\n#define CURSOR_X_NEG\t\t0x80\n#define CURSOR_Y_LO\t0xA6\n#define CURSOR_Y_HI\t0xA7\n#define CURSOR_Y_POS\t\t0x00\n#define CURSOR_Y_NEG\t\t0x80\n\n#define VCLK2_VCO_M\t0xC8\n#define VCLK2_VCO_N\t0xC9\n#define VCLK2_VCO_MN_MSBS 0xCA\n#define VCO_N_MSBS\t\t0x30\n#define VCO_M_MSBS\t\t0x03\n#define VCLK2_VCO_DIV_SEL 0xCB\n#define POST_DIV_SELECT\t\t0x70\n#define POST_DIV_1\t\t0x00\n#define POST_DIV_2\t\t0x10\n#define POST_DIV_4\t\t0x20\n#define POST_DIV_8\t\t0x30\n#define POST_DIV_16\t\t0x40\n#define POST_DIV_32\t\t0x50\n#define VCO_LOOP_DIV_BY_4M\t0x00\n#define VCO_LOOP_DIV_BY_16M\t0x04\n#define REF_CLK_DIV_BY_5\t0x02\n#define REF_DIV_4\t\t0x00\n#define REF_DIV_1\t\t0x01\n\n#define PLL_CNTL\t0xCE\n#define PLL_MEMCLK_SEL\t\t0x03\n#define PLL_MEMCLK__66667KHZ\t0x00\n#define PLL_MEMCLK__75000KHZ\t0x01\n#define PLL_MEMCLK__88889KHZ\t0x02\n#define PLL_MEMCLK_100000KHZ\t0x03\n\n \n#define ACQ_CNTL_1\t0x02\n#define ACQ_CNTL_2\t0x03\n#define FRAME_CAP_MODE\t\t0x01\n#define CONT_CAP_MODE\t\t0x00\n#define SINGLE_CAP_MODE\t\t0x01\n#define ACQ_CNTL_3\t0x04\n#define COL_KEY_CNTL_1\t\t0x3C\n#define BLANK_DISP_OVERLAY\t0x20\n\n \n#define LP_FIFO\t\t0x1000\n#define HP_FIFO\t\t0x2000\n#define INSTPNT\t\t0x3040\n#define LP_FIFO_COUNT\t0x3040\n#define HP_FIFO_COUNT\t0x3041\n\n \n#define CLIENT\t\t0xE0000000\n#define CLIENT_2D\t0x60000000\n\n \n#define COMPARS\t\t0x3038\n#define TWO_D_INST_DISABLE\t\t0x08\n#define THREE_D_INST_DISABLE\t\t0x04\n#define STATE_VAR_UPDATE_DISABLE\t0x02\n#define PAL_STIP_DISABLE\t\t0x01\n\n \n#define IER\t\t0x3030\n#define IIR\t\t0x3032\n#define IMR\t\t0x3034\n#define ISR\t\t0x3036\n#define VMIINTB_EVENT\t\t0x2000\n#define GPIO4_INT\t\t0x1000\n#define DISP_FLIP_EVENT\t\t0x0800\n#define DVD_PORT_DMA\t\t0x0400\n#define DISP_VBLANK\t\t0x0200\n#define FIFO_EMPTY_DMA_DONE\t0x0100\n#define INST_PARSER_ERROR\t0x0080\n#define USER_DEFINED\t\t0x0040\n#define BREAKPOINT\t\t0x0020\n#define DISP_HORIZ_COUNT\t0x0010\n#define DISP_VSYNC\t\t0x0008\n#define CAPTURE_HORIZ_COUNT\t0x0004\n#define CAPTURE_VSYNC\t\t0x0002\n#define THREE_D_PIPE_FLUSHED\t0x0001\n\n \n#define FWATER_BLC\t0x00006000\n#define LMI_BURST_LENGTH\t0x7F000000\n#define LMI_FIFO_WATERMARK\t0x003F0000\n#define AGP_BURST_LENGTH\t0x00007F00\n#define AGP_FIFO_WATERMARK\t0x0000003F\n\n \n#define SRC_DST_PITCH\t0x00040000\n#define DST_PITCH\t\t0x1FFF0000\n#define SRC_PITCH\t\t0x00001FFF\n#define COLEXP_BG_COLOR\t0x00040004\n#define COLEXP_FG_COLOR\t0x00040008\n#define MONO_SRC_CNTL\t0x0004000C\n#define MONO_USE_COLEXP\t\t0x00000000\n#define MONO_USE_SRCEXP\t\t0x08000000\n#define MONO_DATA_ALIGN\t\t0x07000000\n#define MONO_BIT_ALIGN\t\t0x01000000\n#define MONO_BYTE_ALIGN\t\t0x02000000\n#define MONO_WORD_ALIGN\t\t0x03000000\n#define MONO_DWORD_ALIGN\t0x04000000\n#define MONO_QWORD_ALIGN\t0x05000000\n#define MONO_SRC_INIT_DSCRD\t0x003F0000\n#define MONO_SRC_RIGHT_CLIP\t0x00003F00\n#define MONO_SRC_LEFT_CLIP\t0x0000003F\n#define BITBLT_CONTROL\t0x00040010\n#define BLTR_STATUS\t\t0x80000000\n#define DYN_DEPTH\t\t0x03000000\n#define DYN_DEPTH_8BPP\t\t0x00000000\n#define DYN_DEPTH_16BPP\t\t0x01000000\n#define DYN_DEPTH_24BPP\t\t0x02000000\n#define DYN_DEPTH_32BPP\t\t0x03000000\t \n#define DYN_DEPTH_ENABLE\t0x00800000\n#define PAT_VERT_ALIGN\t\t0x00700000\n#define SOLID_PAT_SELECT\t0x00080000\n#define PAT_IS_IN_COLOR\t\t0x00000000\n#define PAT_IS_MONO\t\t0x00040000\n#define MONO_PAT_TRANSP\t\t0x00020000\n#define COLOR_TRANSP_ROP\t0x00000000\n#define COLOR_TRANSP_DST\t0x00008000\n#define COLOR_TRANSP_EQ\t\t0x00000000\n#define COLOR_TRANSP_NOT_EQ\t0x00010000\n#define COLOR_TRANSP_ENABLE\t0x00004000\n#define MONO_SRC_TRANSP\t\t0x00002000\n#define SRC_IS_IN_COLOR\t\t0x00000000\n#define SRC_IS_MONO\t\t0x00001000\n#define SRC_USE_SRC_ADDR\t0x00000000\n#define SRC_USE_BLTDATA\t\t0x00000400\n#define BLT_TOP_TO_BOT\t\t0x00000000\n#define BLT_BOT_TO_TOP\t\t0x00000200\n#define BLT_LEFT_TO_RIGHT\t0x00000000\n#define BLT_RIGHT_TO_LEFT\t0x00000100\n#define BLT_ROP\t\t\t0x000000FF\n#define BLT_PAT_ADDR\t0x00040014\n#define BLT_SRC_ADDR\t0x00040018\n#define BLT_DST_ADDR\t0x0004001C\n#define BLT_DST_H_W\t0x00040020\n#define BLT_DST_HEIGHT\t\t0x1FFF0000\n#define BLT_DST_WIDTH\t\t0x00001FFF\n#define SRCEXP_BG_COLOR\t0x00040024\n#define SRCEXP_FG_COLOR\t0x00040028\n#define BLTDATA\t\t0x00050000\n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}