{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1557018965379 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1557018965384 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat May 04 21:16:05 2019 " "Processing started: Sat May 04 21:16:05 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1557018965384 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557018965384 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Element_Test_Bed -c Element_Test_Bed " "Command: quartus_map --read_settings_files=on --write_settings_files=off Element_Test_Bed -c Element_Test_Bed" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557018965384 ""}
{ "Info" "IQCU_PARALLEL_SHOW_MANUAL_NUM_PROCS" "2 " "Parallel compilation is enabled and will use up to 2 processors" {  } {  } 0 20032 "Parallel compilation is enabled and will use up to %1!i! processors" 0 0 "Analysis & Synthesis" 0 -1 1557018966865 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/doug/documents/github/r32v2020/vhdl/functions in common/counters/counter_32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/doug/documents/github/r32v2020/vhdl/functions in common/counters/counter_32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 COUNT_32-description " "Found design unit 1: COUNT_32-description" {  } { { "../Functions in Common/Counters/COUNTER_32.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Functions in Common/Counters/COUNTER_32.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557018987087 ""} { "Info" "ISGN_ENTITY_NAME" "1 COUNT_32 " "Found entity 1: COUNT_32" {  } { { "../Functions in Common/Counters/COUNTER_32.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Functions in Common/Counters/COUNTER_32.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557018987087 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557018987087 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/doug/documents/github/r32v2020/vhdl/functions in common/registers/reg_32.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/doug/documents/github/r32v2020/vhdl/functions in common/registers/reg_32.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 REG_32-description " "Found design unit 1: REG_32-description" {  } { { "../Functions in Common/Registers/REG_32.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Functions in Common/Registers/REG_32.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557018987095 ""} { "Info" "ISGN_ENTITY_NAME" "1 REG_32 " "Found entity 1: REG_32" {  } { { "../Functions in Common/Registers/REG_32.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Functions in Common/Registers/REG_32.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557018987095 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557018987095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/doug/documents/github/r32v2020/vhdl/functions in common/registers/reg_32_constant.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/doug/documents/github/r32v2020/vhdl/functions in common/registers/reg_32_constant.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 REG_32_CONSTANT-description " "Found design unit 1: REG_32_CONSTANT-description" {  } { { "../Functions in Common/Registers/REG_32_CONSTANT.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Functions in Common/Registers/REG_32_CONSTANT.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557018987103 ""} { "Info" "ISGN_ENTITY_NAME" "1 REG_32_CONSTANT " "Found entity 1: REG_32_CONSTANT" {  } { { "../Functions in Common/Registers/REG_32_CONSTANT.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Functions in Common/Registers/REG_32_CONSTANT.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557018987103 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557018987103 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../../Hardware Design/Functions in Common/Counters/COUNTER_32.vhd " "Can't analyze file -- file ../../Hardware Design/Functions in Common/Counters/COUNTER_32.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1557018987108 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../../Hardware Design/Functions in Common/Multiplexers/MUX_16x32.vhd " "Can't analyze file -- file ../../Hardware Design/Functions in Common/Multiplexers/MUX_16x32.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1557018987113 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/doug/documents/github/r32v2020/vhdl/components/registerfile/registerfile.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/doug/documents/github/r32v2020/vhdl/components/registerfile/registerfile.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RegisterFile-struct " "Found design unit 1: RegisterFile-struct" {  } { { "../Components/RegisterFile/RegisterFile.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/RegisterFile/RegisterFile.vhd" 35 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557018987118 ""} { "Info" "ISGN_ENTITY_NAME" "1 RegisterFile " "Found entity 1: RegisterFile" {  } { { "../Components/RegisterFile/RegisterFile.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/RegisterFile/RegisterFile.vhd" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557018987118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557018987118 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "../../Hardware Design/Functions in Common/ClockGen/VideoClk_SVGA_800x600.vhd " "Can't analyze file -- file ../../Hardware Design/Functions in Common/ClockGen/VideoClk_SVGA_800x600.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1557018987123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "element_test_bed.vhd 2 1 " "Found 2 design units, including 1 entities, in source file element_test_bed.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Element_Test_Bed-struct " "Found design unit 1: Element_Test_Bed-struct" {  } { { "Element_Test_Bed.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Element_Test_Bed/Element_Test_Bed.vhd" 46 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557018987128 ""} { "Info" "ISGN_ENTITY_NAME" "1 Element_Test_Bed " "Found entity 1: Element_Test_Bed" {  } { { "Element_Test_Bed.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Element_Test_Bed/Element_Test_Bed.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557018987128 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557018987128 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/doug/documents/github/r32v2020/vhdl/components/alu/alu.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/doug/documents/github/r32v2020/vhdl/components/alu/alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU-struct " "Found design unit 1: ALU-struct" {  } { { "../Components/ALU/ALU.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557018987133 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "../Components/ALU/ALU.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/ALU.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557018987133 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557018987133 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/doug/documents/github/r32v2020/vhdl/components/alu/opcode_decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/doug/documents/github/r32v2020/vhdl/components/alu/opcode_decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 OpCode_Decoder-struct " "Found design unit 1: OpCode_Decoder-struct" {  } { { "../Components/ALU/OpCode_Decoder.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/OpCode_Decoder.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557018987138 ""} { "Info" "ISGN_ENTITY_NAME" "1 OpCode_Decoder " "Found entity 1: OpCode_Decoder" {  } { { "../Components/ALU/OpCode_Decoder.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/OpCode_Decoder.vhd" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557018987138 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557018987138 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/doug/documents/github/r32v2020/vhdl/components/alu/opcode_cat_decoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/doug/documents/github/r32v2020/vhdl/components/alu/opcode_cat_decoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 OpCode_Cat_Decoder-struct " "Found design unit 1: OpCode_Cat_Decoder-struct" {  } { { "../Components/ALU/OpCode_Cat_Decoder.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/OpCode_Cat_Decoder.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557018987143 ""} { "Info" "ISGN_ENTITY_NAME" "1 OpCode_Cat_Decoder " "Found entity 1: OpCode_Cat_Decoder" {  } { { "../Components/ALU/OpCode_Cat_Decoder.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/ALU/OpCode_Cat_Decoder.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1557018987143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1557018987143 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_COMPILED_IN_LIBRARY" "MUX_16x32 work RegisterFile.vhd(223) " "VHDL Use Clause error at RegisterFile.vhd(223): design library \"work\" does not contain primary unit \"MUX_16x32\". Verify that the primary unit exists in the library and has been successfully compiled." {  } { { "../Components/RegisterFile/RegisterFile.vhd" "" { Text "C:/Users/Doug/Documents/GitHub/R32V2020/VHDL/Components/RegisterFile/RegisterFile.vhd" 223 0 0 } }  } 0 10481 "VHDL Use Clause error at %3!s!: design library \"%2!s!\" does not contain primary unit \"%1!s!\". Verify that the primary unit exists in the library and has been successfully compiled." 0 0 "Analysis & Synthesis" 0 -1 1557018987145 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 1 error, 3 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "635 " "Peak virtual memory: 635 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1557018987334 ""} { "Error" "EQEXE_END_BANNER_TIME" "Sat May 04 21:16:27 2019 " "Processing ended: Sat May 04 21:16:27 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1557018987334 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:22 " "Elapsed time: 00:00:22" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1557018987334 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1557018987334 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1557018987334 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 3 s 3 s " "Quartus Prime Full Compilation was unsuccessful. 3 errors, 3 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1557018988018 ""}
