
===========================================================================
report_checks -path_delay max (Setup)
============================================================================
======================= nom_fast_1p32V_m40C Corner ===================================

Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[1] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.019037    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001488    0.000744    0.000744 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022718    0.015770    0.039634    0.040378 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.015785    0.000853    0.041231 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020473    0.015833    0.044488    0.085719 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.015838    0.000662    0.086382 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.006603    0.020276    0.114023    0.200404 v _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.020277    0.000338    0.200743 v hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009815    0.039386    0.265523    0.466266 v hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.039386    0.000403    0.466669 v fanout76/A (sg13g2_buf_8)
     8    0.048157    0.023006    0.061249    0.527917 v fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.024204    0.003809    0.531726 v _146_/A2 (sg13g2_o21ai_1)
     4    0.025842    0.182757    0.154415    0.686141 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.182816    0.002675    0.688815 ^ _234_/A2 (sg13g2_a21oi_1)
     2    0.008785    0.067358    0.097263    0.786078 v _234_/Y (sg13g2_a21oi_1)
                                                         _059_ (net)
                      0.067361    0.000512    0.786591 v _267_/A1 (sg13g2_o21ai_1)
     1    0.004683    0.058890    0.076341    0.862932 ^ _267_/Y (sg13g2_o21ai_1)
                                                         _091_ (net)
                      0.058891    0.000329    0.863261 ^ _270_/A1 (sg13g2_a21oi_1)
     1    0.007740    0.051246    0.062836    0.926097 v _270_/Y (sg13g2_a21oi_1)
                                                         _094_ (net)
                      0.051288    0.000825    0.926922 v _273_/A (sg13g2_nor2_1)
     1    0.006546    0.050778    0.056483    0.983405 ^ _273_/Y (sg13g2_nor2_1)
                                                         _097_ (net)
                      0.050792    0.000639    0.984044 ^ _274_/B1 (sg13g2_a22oi_1)
     1    0.005560    0.044836    0.050140    1.034184 v _274_/Y (sg13g2_a22oi_1)
                                                         net15 (net)
                      0.044837    0.000403    1.034588 v output15/A (sg13g2_buf_2)
     1    0.054343    0.063129    0.098407    1.132995 v output15/X (sg13g2_buf_2)
                                                         sine_out[1] (net)
                      0.063270    0.002183    1.135178 v sine_out[1] (out)
                                              1.135178   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.135178   data arrival time
---------------------------------------------------------------------------------------------
                                              2.714822   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[0] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.019037    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001488    0.000744    0.000744 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022718    0.015770    0.039634    0.040378 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.015785    0.000853    0.041231 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020473    0.015833    0.044488    0.085719 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.015838    0.000662    0.086382 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.006603    0.020276    0.114023    0.200404 v _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.020277    0.000338    0.200743 v hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009815    0.039386    0.265523    0.466266 v hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.039386    0.000403    0.466669 v fanout76/A (sg13g2_buf_8)
     8    0.048157    0.023006    0.061249    0.527917 v fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.024204    0.003809    0.531726 v _146_/A2 (sg13g2_o21ai_1)
     4    0.025842    0.182757    0.154415    0.686141 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.182816    0.002675    0.688815 ^ _234_/A2 (sg13g2_a21oi_1)
     2    0.008785    0.067358    0.097263    0.786078 v _234_/Y (sg13g2_a21oi_1)
                                                         _059_ (net)
                      0.067361    0.000528    0.786606 v _235_/A2 (sg13g2_o21ai_1)
     1    0.005670    0.067371    0.077874    0.864480 ^ _235_/Y (sg13g2_o21ai_1)
                                                         _060_ (net)
                      0.067373    0.000757    0.865237 ^ _239_/B (sg13g2_and3_1)
     1    0.008762    0.035511    0.100967    0.966204 ^ _239_/X (sg13g2_and3_1)
                                                         _064_ (net)
                      0.035525    0.000662    0.966866 ^ _256_/A2 (sg13g2_a22oi_1)
     1    0.004724    0.048675    0.051378    1.018244 v _256_/Y (sg13g2_a22oi_1)
                                                         net4 (net)
                      0.048676    0.000323    1.018567 v output4/A (sg13g2_buf_2)
     1    0.055301    0.064613    0.098926    1.117492 v output4/X (sg13g2_buf_2)
                                                         sine_out[0] (net)
                      0.065087    0.004479    1.121971 v sine_out[0] (out)
                                              1.121971   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -1.121971   data arrival time
---------------------------------------------------------------------------------------------
                                              2.728029   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[6] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.019037    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001488    0.000744    0.000744 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022718    0.015770    0.039634    0.040378 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.015785    0.000853    0.041231 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020473    0.015833    0.044488    0.085719 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.015838    0.000662    0.086382 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.006603    0.020276    0.114023    0.200404 v _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.020277    0.000338    0.200743 v hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009815    0.039386    0.265523    0.466266 v hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.039386    0.000403    0.466669 v fanout76/A (sg13g2_buf_8)
     8    0.048157    0.023006    0.061249    0.527917 v fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.024204    0.003809    0.531726 v _146_/A2 (sg13g2_o21ai_1)
     4    0.025842    0.182757    0.154415    0.686141 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.182790    0.002012    0.688152 ^ _185_/B (sg13g2_nor2_2)
     5    0.028802    0.070617    0.091845    0.779997 v _185_/Y (sg13g2_nor2_2)
                                                         _022_ (net)
                      0.070917    0.003692    0.783689 v _278_/B (sg13g2_nor2_1)
     1    0.011166    0.076384    0.077737    0.861426 ^ _278_/Y (sg13g2_nor2_1)
                                                         net33 (net)
                      0.076435    0.001601    0.863026 ^ output33/A (sg13g2_buf_2)
     1    0.052751    0.074337    0.111540    0.974566 ^ output33/X (sg13g2_buf_2)
                                                         sine_out[6] (net)
                      0.074630    0.003777    0.978344 ^ sine_out[6] (out)
                                              0.978344   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.978344   data arrival time
---------------------------------------------------------------------------------------------
                                              2.871656   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[32] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.019037    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001488    0.000744    0.000744 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022718    0.015770    0.039634    0.040378 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.015785    0.000853    0.041231 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020473    0.015833    0.044488    0.085719 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.015838    0.000662    0.086382 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.006603    0.020276    0.114023    0.200404 v _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.020277    0.000338    0.200743 v hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009815    0.039386    0.265523    0.466266 v hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.039386    0.000403    0.466669 v fanout76/A (sg13g2_buf_8)
     8    0.048157    0.023006    0.061249    0.527917 v fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.024204    0.003809    0.531726 v _146_/A2 (sg13g2_o21ai_1)
     4    0.025842    0.182757    0.154415    0.686141 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.182790    0.002012    0.688152 ^ _185_/B (sg13g2_nor2_2)
     5    0.028802    0.070617    0.091845    0.779997 v _185_/Y (sg13g2_nor2_2)
                                                         _022_ (net)
                      0.070976    0.004027    0.784024 v _189_/A2 (sg13g2_o21ai_1)
     1    0.003710    0.057203    0.069679    0.853703 ^ _189_/Y (sg13g2_o21ai_1)
                                                         net29 (net)
                      0.057203    0.000281    0.853984 ^ output29/A (sg13g2_buf_2)
     1    0.054509    0.076415    0.105361    0.959345 ^ output29/X (sg13g2_buf_2)
                                                         sine_out[32] (net)
                      0.076785    0.004299    0.963645 ^ sine_out[32] (out)
                                              0.963645   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.963645   data arrival time
---------------------------------------------------------------------------------------------
                                              2.886355   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[30] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.019037    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001488    0.000744    0.000744 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022718    0.015770    0.039634    0.040378 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.015785    0.000853    0.041231 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020473    0.015833    0.044488    0.085719 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.015838    0.000662    0.086382 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.006603    0.020276    0.114023    0.200404 v _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.020277    0.000338    0.200743 v hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009815    0.039386    0.265523    0.466266 v hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.039386    0.000403    0.466669 v fanout76/A (sg13g2_buf_8)
     8    0.048157    0.023006    0.061249    0.527917 v fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.024204    0.003809    0.531726 v _146_/A2 (sg13g2_o21ai_1)
     4    0.025842    0.182757    0.154415    0.686141 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.182790    0.002012    0.688152 ^ _185_/B (sg13g2_nor2_2)
     5    0.028802    0.070617    0.091845    0.779997 v _185_/Y (sg13g2_nor2_2)
                                                         _022_ (net)
                      0.071008    0.004195    0.784192 v _186_/A2 (sg13g2_a21oi_1)
     1    0.003971    0.044140    0.062170    0.846362 ^ _186_/Y (sg13g2_a21oi_1)
                                                         net27 (net)
                      0.044140    0.000155    0.846518 ^ output27/A (sg13g2_buf_2)
     1    0.055255    0.077762    0.099683    0.946201 ^ output27/X (sg13g2_buf_2)
                                                         sine_out[30] (net)
                      0.078511    0.006133    0.952334 ^ sine_out[30] (out)
                                              0.952334   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.952334   data arrival time
---------------------------------------------------------------------------------------------
                                              2.897666   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[3] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.019037    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001488    0.000744    0.000744 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022718    0.015770    0.039634    0.040378 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.015785    0.000853    0.041231 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020473    0.015833    0.044488    0.085719 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.015838    0.000662    0.086382 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.006603    0.020276    0.114023    0.200404 v _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.020277    0.000338    0.200743 v hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009815    0.039386    0.265523    0.466266 v hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.039386    0.000403    0.466669 v fanout76/A (sg13g2_buf_8)
     8    0.048157    0.023006    0.061249    0.527917 v fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.024204    0.003809    0.531726 v _146_/A2 (sg13g2_o21ai_1)
     4    0.025842    0.182757    0.154415    0.686141 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.182838    0.003119    0.689260 ^ _147_/B (sg13g2_nand2_1)
     2    0.009817    0.066018    0.088873    0.778132 v _147_/Y (sg13g2_nand2_1)
                                                         _115_ (net)
                      0.066052    0.000654    0.778786 v _275_/B (sg13g2_nor2_1)
     1    0.005389    0.047462    0.052645    0.831432 ^ _275_/Y (sg13g2_nor2_1)
                                                         net30 (net)
                      0.047463    0.000219    0.831651 ^ output30/A (sg13g2_buf_2)
     1    0.054568    0.076507    0.103293    0.934944 ^ output30/X (sg13g2_buf_2)
                                                         sine_out[3] (net)
                      0.076567    0.001755    0.936699 ^ sine_out[3] (out)
                                              0.936699   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.936699   data arrival time
---------------------------------------------------------------------------------------------
                                              2.913301   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[15] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.019037    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001488    0.000744    0.000744 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022718    0.015770    0.039634    0.040378 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.015785    0.000853    0.041231 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020473    0.015833    0.044488    0.085719 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.015838    0.000662    0.086382 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.006603    0.020276    0.114023    0.200404 v _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.020277    0.000338    0.200743 v hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009815    0.039386    0.265523    0.466266 v hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.039386    0.000403    0.466669 v fanout76/A (sg13g2_buf_8)
     8    0.048157    0.023006    0.061249    0.527917 v fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.024204    0.003809    0.531726 v _146_/A2 (sg13g2_o21ai_1)
     4    0.025842    0.182757    0.154415    0.686141 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.182838    0.003119    0.689260 ^ _147_/B (sg13g2_nand2_1)
     2    0.009817    0.066018    0.088873    0.778132 v _147_/Y (sg13g2_nand2_1)
                                                         _115_ (net)
                      0.066060    0.000891    0.779024 v _149_/B (sg13g2_nand2_1)
     1    0.011073    0.046047    0.053703    0.832726 ^ _149_/Y (sg13g2_nand2_1)
                                                         net10 (net)
                      0.046091    0.001123    0.833850 ^ output10/A (sg13g2_buf_2)
     1    0.051739    0.072863    0.100403    0.934252 ^ output10/X (sg13g2_buf_2)
                                                         sine_out[15] (net)
                      0.072908    0.001487    0.935739 ^ sine_out[15] (out)
                                              0.935739   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.935739   data arrival time
---------------------------------------------------------------------------------------------
                                              2.914261   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[29] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.019037    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001488    0.000744    0.000744 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022718    0.015770    0.039634    0.040378 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.015785    0.000853    0.041231 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020473    0.015833    0.044488    0.085719 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.015838    0.000662    0.086382 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.006647    0.024456    0.115273    0.201655 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.024473    0.000339    0.201994 ^ hold2/A (sg13g2_dlygate4sd3_1)
     1    0.010042    0.039062    0.262954    0.464948 ^ hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.039062    0.000412    0.465361 ^ fanout76/A (sg13g2_buf_8)
     8    0.049317    0.025219    0.058738    0.524099 ^ fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.027145    0.005291    0.529390 ^ _128_/A (sg13g2_inv_2)
     5    0.024917    0.032382    0.034509    0.563898 v _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.032569    0.002017    0.565915 v _163_/A1 (sg13g2_o21ai_1)
     4    0.024709    0.177218    0.156923    0.722838 ^ _163_/Y (sg13g2_o21ai_1)
                                                         _009_ (net)
                      0.177269    0.002444    0.725283 ^ _184_/A1 (sg13g2_a21oi_1)
     1    0.004545    0.059289    0.081438    0.806720 v _184_/Y (sg13g2_a21oi_1)
                                                         net25 (net)
                      0.059289    0.000180    0.806901 v output25/A (sg13g2_buf_2)
     1    0.054744    0.063724    0.104314    0.911214 v output25/X (sg13g2_buf_2)
                                                         sine_out[29] (net)
                      0.063848    0.002029    0.913243 v sine_out[29] (out)
                                              0.913243   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.913243   data arrival time
---------------------------------------------------------------------------------------------
                                              2.936757   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[21] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.019037    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001488    0.000744    0.000744 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022718    0.015770    0.039634    0.040378 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.015785    0.000853    0.041231 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020473    0.015833    0.044488    0.085719 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.015838    0.000662    0.086382 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.006647    0.024456    0.115273    0.201655 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.024473    0.000339    0.201994 ^ hold2/A (sg13g2_dlygate4sd3_1)
     1    0.010042    0.039062    0.262954    0.464948 ^ hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.039062    0.000412    0.465361 ^ fanout76/A (sg13g2_buf_8)
     8    0.049317    0.025219    0.058738    0.524099 ^ fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.027145    0.005291    0.529390 ^ _128_/A (sg13g2_inv_2)
     5    0.024917    0.032382    0.034509    0.563898 v _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.032569    0.002017    0.565915 v _163_/A1 (sg13g2_o21ai_1)
     4    0.024709    0.177218    0.156923    0.722838 ^ _163_/Y (sg13g2_o21ai_1)
                                                         _009_ (net)
                      0.177270    0.002461    0.725299 ^ _164_/A2 (sg13g2_a21oi_1)
     1    0.004997    0.053653    0.081569    0.806869 v _164_/Y (sg13g2_a21oi_1)
                                                         net17 (net)
                      0.053654    0.000315    0.807184 v output17/A (sg13g2_buf_2)
     1    0.053309    0.062261    0.099929    0.907113 v output17/X (sg13g2_buf_2)
                                                         sine_out[21] (net)
                      0.062590    0.003676    0.910789 v sine_out[21] (out)
                                              0.910789   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.910789   data arrival time
---------------------------------------------------------------------------------------------
                                              2.939211   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[10] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.019037    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001488    0.000744    0.000744 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022718    0.015770    0.039634    0.040378 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.015785    0.000853    0.041231 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020473    0.015833    0.044488    0.085719 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.015838    0.000662    0.086382 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.006647    0.024456    0.115273    0.201655 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.024473    0.000339    0.201994 ^ hold2/A (sg13g2_dlygate4sd3_1)
     1    0.010042    0.039062    0.262954    0.464948 ^ hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.039062    0.000412    0.465361 ^ fanout76/A (sg13g2_buf_8)
     8    0.049317    0.025219    0.058738    0.524099 ^ fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.027145    0.005291    0.529390 ^ _128_/A (sg13g2_inv_2)
     5    0.024917    0.032382    0.034509    0.563898 v _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.032569    0.002017    0.565915 v _163_/A1 (sg13g2_o21ai_1)
     4    0.024709    0.177218    0.156923    0.722838 ^ _163_/Y (sg13g2_o21ai_1)
                                                         _009_ (net)
                      0.177253    0.002035    0.724874 ^ _282_/A2 (sg13g2_a21oi_1)
     1    0.003651    0.049119    0.076264    0.801138 v _282_/Y (sg13g2_a21oi_1)
                                                         net5 (net)
                      0.049119    0.000262    0.801399 v output5/A (sg13g2_buf_2)
     1    0.053254    0.062135    0.098257    0.899656 v output5/X (sg13g2_buf_2)
                                                         sine_out[10] (net)
                      0.062460    0.003649    0.903306 v sine_out[10] (out)
                                              0.903306   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.903306   data arrival time
---------------------------------------------------------------------------------------------
                                              2.946694   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[4] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.019037    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001488    0.000744    0.000744 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022718    0.015770    0.039634    0.040378 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.015785    0.000853    0.041231 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020473    0.015833    0.044488    0.085719 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.015838    0.000662    0.086382 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.006647    0.024456    0.115273    0.201655 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.024473    0.000339    0.201994 ^ hold2/A (sg13g2_dlygate4sd3_1)
     1    0.010042    0.039062    0.262954    0.464948 ^ hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.039062    0.000412    0.465361 ^ fanout76/A (sg13g2_buf_8)
     8    0.049317    0.025219    0.058738    0.524099 ^ fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.027145    0.005291    0.529390 ^ _128_/A (sg13g2_inv_2)
     5    0.024917    0.032382    0.034509    0.563898 v _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.032569    0.002017    0.565915 v _163_/A1 (sg13g2_o21ai_1)
     4    0.024709    0.177218    0.156923    0.722838 ^ _163_/Y (sg13g2_o21ai_1)
                                                         _009_ (net)
                      0.177245    0.001779    0.724618 ^ _276_/B (sg13g2_nor2_1)
     1    0.009807    0.054305    0.069492    0.794110 v _276_/Y (sg13g2_nor2_1)
                                                         net31 (net)
                      0.054324    0.000831    0.794940 v output31/A (sg13g2_buf_2)
     1    0.054050    0.063028    0.100801    0.895741 v output31/X (sg13g2_buf_2)
                                                         sine_out[4] (net)
                      0.063346    0.003635    0.899376 v sine_out[4] (out)
                                              0.899376   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.899376   data arrival time
---------------------------------------------------------------------------------------------
                                              2.950624   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[25] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.019037    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001488    0.000744    0.000744 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022718    0.015770    0.039634    0.040378 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.015785    0.000853    0.041231 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020473    0.015833    0.044488    0.085719 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.015838    0.000662    0.086382 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.006603    0.020276    0.114023    0.200404 v _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.020277    0.000338    0.200743 v hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009815    0.039386    0.265523    0.466266 v hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.039386    0.000403    0.466669 v fanout76/A (sg13g2_buf_8)
     8    0.048157    0.023006    0.061249    0.527917 v fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.024204    0.003809    0.531726 v _146_/A2 (sg13g2_o21ai_1)
     4    0.025842    0.182757    0.154415    0.686141 ^ _146_/Y (sg13g2_o21ai_1)
                                                         _114_ (net)
                      0.182791    0.002034    0.688175 ^ _171_/A (sg13g2_nand2_1)
     1    0.004374    0.051521    0.066022    0.754196 v _171_/Y (sg13g2_nand2_1)
                                                         _013_ (net)
                      0.051522    0.000296    0.754492 v _172_/B (sg13g2_nand2_1)
     1    0.007544    0.034602    0.041174    0.795666 ^ _172_/Y (sg13g2_nand2_1)
                                                         net21 (net)
                      0.034631    0.000542    0.796208 ^ output21/A (sg13g2_buf_2)
     1    0.052990    0.074586    0.095580    0.891788 ^ output21/X (sg13g2_buf_2)
                                                         sine_out[25] (net)
                      0.074881    0.003796    0.895583 ^ sine_out[25] (out)
                                              0.895583   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.895583   data arrival time
---------------------------------------------------------------------------------------------
                                              2.954417   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[2] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.019037    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001488    0.000744    0.000744 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022718    0.015770    0.039634    0.040378 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.015787    0.000906    0.041284 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020229    0.015762    0.044377    0.085661 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015782    0.001002    0.086663 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.002956    0.013599    0.108137    0.194800 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.013599    0.000118    0.194917 v fanout68/A (sg13g2_buf_2)
     5    0.039263    0.049903    0.072910    0.267828 v fanout68/X (sg13g2_buf_2)
                                                         net68 (net)
                      0.050189    0.003038    0.270866 v fanout67/A (sg13g2_buf_8)
     8    0.043261    0.021945    0.064590    0.335455 v fanout67/X (sg13g2_buf_8)
                                                         net67 (net)
                      0.023456    0.004329    0.339785 v _142_/A (sg13g2_or2_1)
     7    0.032120    0.075704    0.118826    0.458611 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.075807    0.001971    0.460582 v _143_/B (sg13g2_nor2_1)
     2    0.011236    0.077270    0.080006    0.540588 ^ _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.077279    0.000707    0.541295 ^ _144_/B (sg13g2_nand2_1)
     2    0.009054    0.055258    0.064412    0.605707 v _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.055268    0.000592    0.606300 v _212_/B (sg13g2_nor2_1)
     2    0.011617    0.076209    0.075114    0.681414 ^ _212_/Y (sg13g2_nor2_1)
                                                         net26 (net)
                      0.076228    0.000962    0.682375 ^ output26/A (sg13g2_buf_2)
     1    0.056166    0.078678    0.114079    0.796454 ^ output26/X (sg13g2_buf_2)
                                                         sine_out[2] (net)
                      0.079056    0.004417    0.800871 ^ sine_out[2] (out)
                                              0.800871   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.800871   data arrival time
---------------------------------------------------------------------------------------------
                                              3.049129   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[13] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.019037    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001488    0.000744    0.000744 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022718    0.015770    0.039634    0.040378 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.015785    0.000853    0.041231 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020473    0.015833    0.044488    0.085719 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.015838    0.000662    0.086382 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.006647    0.024456    0.115273    0.201655 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.024473    0.000339    0.201994 ^ hold2/A (sg13g2_dlygate4sd3_1)
     1    0.010042    0.039062    0.262954    0.464948 ^ hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.039062    0.000412    0.465361 ^ fanout76/A (sg13g2_buf_8)
     8    0.049317    0.025219    0.058738    0.524099 ^ fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.027145    0.005291    0.529390 ^ _128_/A (sg13g2_inv_2)
     5    0.024917    0.032382    0.034509    0.563898 v _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.032585    0.002097    0.565995 v _138_/A (sg13g2_nor2_1)
     2    0.009735    0.079957    0.064308    0.630302 ^ _138_/Y (sg13g2_nor2_1)
                                                         _108_ (net)
                      0.079962    0.000540    0.630842 ^ _139_/A2 (sg13g2_a21oi_1)
     1    0.003478    0.036360    0.056253    0.687096 v _139_/Y (sg13g2_a21oi_1)
                                                         net8 (net)
                      0.036360    0.000137    0.687232 v output8/A (sg13g2_buf_2)
     1    0.052198    0.060503    0.093953    0.781185 v output8/X (sg13g2_buf_2)
                                                         sine_out[13] (net)
                      0.060586    0.001561    0.782746 v sine_out[13] (out)
                                              0.782746   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.782746   data arrival time
---------------------------------------------------------------------------------------------
                                              3.067254   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[7] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.019037    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001488    0.000744    0.000744 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022718    0.015770    0.039634    0.040378 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.015785    0.000853    0.041231 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020473    0.015833    0.044488    0.085719 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.015838    0.000662    0.086382 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.006647    0.024456    0.115273    0.201655 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.024473    0.000339    0.201994 ^ hold2/A (sg13g2_dlygate4sd3_1)
     1    0.010042    0.039062    0.262954    0.464948 ^ hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.039062    0.000412    0.465361 ^ fanout76/A (sg13g2_buf_8)
     8    0.049317    0.025219    0.058738    0.524099 ^ fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.027145    0.005291    0.529390 ^ _128_/A (sg13g2_inv_2)
     5    0.024917    0.032382    0.034509    0.563898 v _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.032585    0.002097    0.565995 v _138_/A (sg13g2_nor2_1)
     2    0.009735    0.079957    0.064308    0.630302 ^ _138_/Y (sg13g2_nor2_1)
                                                         _108_ (net)
                      0.079964    0.000634    0.630937 ^ _279_/B (sg13g2_nor2_1)
     1    0.004686    0.026526    0.036587    0.667524 v _279_/Y (sg13g2_nor2_1)
                                                         net34 (net)
                      0.026527    0.000311    0.667835 v output34/A (sg13g2_buf_2)
     1    0.053214    0.061777    0.089464    0.757299 v output34/X (sg13g2_buf_2)
                                                         sine_out[7] (net)
                      0.062127    0.003774    0.761073 v sine_out[7] (out)
                                              0.761073   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.761073   data arrival time
---------------------------------------------------------------------------------------------
                                              3.088927   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[14] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.019037    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001488    0.000744    0.000744 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022718    0.015770    0.039634    0.040378 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.015787    0.000906    0.041284 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020229    0.015762    0.044377    0.085661 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015782    0.001002    0.086663 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.002956    0.013599    0.108137    0.194800 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.013599    0.000118    0.194917 v fanout68/A (sg13g2_buf_2)
     5    0.039263    0.049903    0.072910    0.267828 v fanout68/X (sg13g2_buf_2)
                                                         net68 (net)
                      0.050189    0.003038    0.270866 v fanout67/A (sg13g2_buf_8)
     8    0.043261    0.021945    0.064590    0.335455 v fanout67/X (sg13g2_buf_8)
                                                         net67 (net)
                      0.023456    0.004329    0.339785 v _142_/A (sg13g2_or2_1)
     7    0.032120    0.075704    0.118826    0.458611 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.075807    0.001971    0.460582 v _143_/B (sg13g2_nor2_1)
     2    0.011236    0.077270    0.080006    0.540588 ^ _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.077279    0.000707    0.541295 ^ _144_/B (sg13g2_nand2_1)
     2    0.009054    0.055258    0.064412    0.605707 v _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.055270    0.000639    0.606347 v _145_/B (sg13g2_nand2_1)
     1    0.010360    0.042556    0.048333    0.654680 ^ _145_/Y (sg13g2_nand2_1)
                                                         net9 (net)
                      0.042616    0.001283    0.655963 ^ output9/A (sg13g2_buf_2)
     1    0.051816    0.072938    0.099099    0.755062 ^ output9/X (sg13g2_buf_2)
                                                         sine_out[14] (net)
                      0.072986    0.001538    0.756600 ^ sine_out[14] (out)
                                              0.756600   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.756600   data arrival time
---------------------------------------------------------------------------------------------
                                              3.093400   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[8] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.019037    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001488    0.000744    0.000744 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022718    0.015770    0.039634    0.040378 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.015785    0.000853    0.041231 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020473    0.015833    0.044488    0.085719 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.015846    0.000826    0.086545 ^ _295_/CLK (sg13g2_dfrbpq_1)
     1    0.009469    0.025891    0.118738    0.205283 v _295_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.025897    0.000385    0.205668 v fanout72/A (sg13g2_buf_8)
     8    0.058533    0.025416    0.058242    0.263910 v fanout72/X (sg13g2_buf_8)
                                                         net72 (net)
                      0.027059    0.004934    0.268844 v fanout71/A (sg13g2_buf_8)
     8    0.035299    0.019230    0.055077    0.323920 v fanout71/X (sg13g2_buf_8)
                                                         net71 (net)
                      0.019388    0.001544    0.325464 v _126_/A (sg13g2_inv_1)
     3    0.015240    0.044263    0.041832    0.367296 ^ _126_/Y (sg13g2_inv_1)
                                                         _099_ (net)
                      0.044287    0.000851    0.368147 ^ _161_/B (sg13g2_nand2_1)
     3    0.017182    0.077084    0.079886    0.448033 v _161_/Y (sg13g2_nand2_1)
                                                         _124_ (net)
                      0.077143    0.001775    0.449809 v _177_/B (sg13g2_nand2_1)
     3    0.016325    0.062001    0.070618    0.520426 ^ _177_/Y (sg13g2_nand2_1)
                                                         _016_ (net)
                      0.062022    0.000951    0.521377 ^ _179_/A (sg13g2_nand2_1)
     2    0.007343    0.044027    0.053124    0.574501 v _179_/Y (sg13g2_nand2_1)
                                                         _018_ (net)
                      0.044034    0.000425    0.574926 v _281_/B (sg13g2_nor2_1)
     1    0.008570    0.059185    0.059601    0.634528 ^ _281_/Y (sg13g2_nor2_1)
                                                         net35 (net)
                      0.059211    0.000978    0.635506 ^ output35/A (sg13g2_buf_2)
     1    0.052372    0.073730    0.104657    0.740163 ^ output35/X (sg13g2_buf_2)
                                                         sine_out[8] (net)
                      0.073999    0.003609    0.743772 ^ sine_out[8] (out)
                                              0.743772   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.743772   data arrival time
---------------------------------------------------------------------------------------------
                                              3.106228   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[31] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.019037    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001488    0.000744    0.000744 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022718    0.015770    0.039634    0.040378 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.015787    0.000906    0.041284 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020229    0.015762    0.044377    0.085661 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015766    0.000481    0.086143 ^ _298_/CLK (sg13g2_dfrbpq_1)
     1    0.007707    0.026980    0.117216    0.203358 ^ _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.026994    0.000550    0.203908 ^ fanout63/A (sg13g2_buf_2)
     5    0.035192    0.053260    0.075302    0.279210 ^ fanout63/X (sg13g2_buf_2)
                                                         net63 (net)
                      0.053334    0.001683    0.280893 ^ fanout62/A (sg13g2_buf_1)
     4    0.028290    0.078304    0.097196    0.378089 ^ fanout62/X (sg13g2_buf_1)
                                                         net62 (net)
                      0.078311    0.000646    0.378735 ^ fanout61/A (sg13g2_buf_1)
     4    0.025395    0.071079    0.099655    0.478389 ^ fanout61/X (sg13g2_buf_1)
                                                         net61 (net)
                      0.071188    0.002268    0.480657 ^ _181_/A (sg13g2_and2_1)
     4    0.019337    0.058518    0.100563    0.581220 ^ _181_/X (sg13g2_and2_1)
                                                         _019_ (net)
                      0.058540    0.001069    0.582289 ^ _187_/B1 (sg13g2_o21ai_1)
     1    0.004855    0.035446    0.042989    0.625278 v _187_/Y (sg13g2_o21ai_1)
                                                         net28 (net)
                      0.035453    0.000323    0.625601 v output28/A (sg13g2_buf_2)
     1    0.055969    0.064727    0.094595    0.720195 v output28/X (sg13g2_buf_2)
                                                         sine_out[31] (net)
                      0.065162    0.004304    0.724500 v sine_out[31] (out)
                                              0.724500   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.724500   data arrival time
---------------------------------------------------------------------------------------------
                                              3.125500   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[26] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.019037    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001488    0.000744    0.000744 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022718    0.015770    0.039634    0.040378 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.015785    0.000853    0.041231 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020473    0.015833    0.044488    0.085719 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.015846    0.000826    0.086545 ^ _295_/CLK (sg13g2_dfrbpq_1)
     1    0.009469    0.025891    0.118738    0.205283 v _295_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.025897    0.000385    0.205668 v fanout72/A (sg13g2_buf_8)
     8    0.058533    0.025416    0.058242    0.263910 v fanout72/X (sg13g2_buf_8)
                                                         net72 (net)
                      0.027059    0.004934    0.268844 v fanout71/A (sg13g2_buf_8)
     8    0.035299    0.019230    0.055077    0.323920 v fanout71/X (sg13g2_buf_8)
                                                         net71 (net)
                      0.019341    0.001284    0.325204 v _141_/B (sg13g2_or2_1)
     3    0.016853    0.046339    0.087897    0.413101 v _141_/X (sg13g2_or2_1)
                                                         _110_ (net)
                      0.046348    0.000626    0.413726 v _173_/A2 (sg13g2_o21ai_1)
     2    0.013657    0.110771    0.108216    0.521943 ^ _173_/Y (sg13g2_o21ai_1)
                                                         _014_ (net)
                      0.110797    0.001360    0.523303 ^ _174_/B (sg13g2_nand2_1)
     1    0.003583    0.033905    0.052823    0.576126 v _174_/Y (sg13g2_nand2_1)
                                                         _015_ (net)
                      0.033906    0.000265    0.576391 v _175_/B (sg13g2_nand2_1)
     1    0.008727    0.034527    0.038247    0.614638 ^ _175_/Y (sg13g2_nand2_1)
                                                         net22 (net)
                      0.034562    0.000865    0.615503 ^ output22/A (sg13g2_buf_2)
     1    0.053625    0.075386    0.096243    0.711746 ^ output22/X (sg13g2_buf_2)
                                                         sine_out[26] (net)
                      0.075650    0.003610    0.715356 ^ sine_out[26] (out)
                                              0.715356   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.715356   data arrival time
---------------------------------------------------------------------------------------------
                                              3.134644   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[20] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.019037    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001488    0.000744    0.000744 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022718    0.015770    0.039634    0.040378 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.015787    0.000906    0.041284 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020229    0.015762    0.044377    0.085661 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015766    0.000481    0.086143 ^ _298_/CLK (sg13g2_dfrbpq_1)
     1    0.007707    0.026980    0.117216    0.203358 ^ _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.026994    0.000550    0.203908 ^ fanout63/A (sg13g2_buf_2)
     5    0.035192    0.053260    0.075302    0.279210 ^ fanout63/X (sg13g2_buf_2)
                                                         net63 (net)
                      0.053334    0.001683    0.280893 ^ fanout62/A (sg13g2_buf_1)
     4    0.028290    0.078304    0.097196    0.378089 ^ fanout62/X (sg13g2_buf_1)
                                                         net62 (net)
                      0.078311    0.000646    0.378735 ^ fanout61/A (sg13g2_buf_1)
     4    0.025395    0.071079    0.099655    0.478389 ^ fanout61/X (sg13g2_buf_1)
                                                         net61 (net)
                      0.071191    0.002300    0.480690 ^ _150_/A (sg13g2_and2_1)
     3    0.012580    0.041834    0.087259    0.567949 ^ _150_/X (sg13g2_and2_1)
                                                         _116_ (net)
                      0.041835    0.000332    0.568281 ^ _162_/A1 (sg13g2_a21oi_1)
     1    0.004948    0.038794    0.048492    0.616773 v _162_/Y (sg13g2_a21oi_1)
                                                         net16 (net)
                      0.038795    0.000314    0.617087 v output16/A (sg13g2_buf_2)
     1    0.053064    0.061798    0.094175    0.711261 v output16/X (sg13g2_buf_2)
                                                         sine_out[20] (net)
                      0.062116    0.003601    0.714862 v sine_out[20] (out)
                                              0.714862   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.714862   data arrival time
---------------------------------------------------------------------------------------------
                                              3.135138   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[18] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.019037    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001488    0.000744    0.000744 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022718    0.015770    0.039634    0.040378 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.015785    0.000853    0.041231 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020473    0.015833    0.044488    0.085719 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.015836    0.000503    0.086222 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.009611    0.031568    0.120846    0.207068 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.031573    0.000391    0.207459 ^ fanout75/A (sg13g2_buf_8)
     6    0.038371    0.021451    0.054226    0.261685 ^ fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.021792    0.001837    0.263523 ^ fanout74/A (sg13g2_buf_1)
     4    0.023093    0.064957    0.077550    0.341073 ^ fanout74/X (sg13g2_buf_1)
                                                         net74 (net)
                      0.065020    0.001657    0.342730 ^ _137_/B (sg13g2_nand3_1)
     5    0.020958    0.140577    0.137918    0.480648 v _137_/Y (sg13g2_nand3_1)
                                                         _107_ (net)
                      0.140588    0.001035    0.481684 v _156_/B (sg13g2_nand2b_1)
     2    0.010793    0.059808    0.072556    0.554240 ^ _156_/Y (sg13g2_nand2b_1)
                                                         _121_ (net)
                      0.059822    0.000715    0.554955 ^ _157_/A2 (sg13g2_a21oi_1)
     1    0.006478    0.044268    0.059967    0.614923 v _157_/Y (sg13g2_a21oi_1)
                                                         net13 (net)
                      0.044273    0.000738    0.615660 v output13/A (sg13g2_buf_2)
     1    0.051712    0.060119    0.096642    0.712302 v output13/X (sg13g2_buf_2)
                                                         sine_out[18] (net)
                      0.060198    0.001502    0.713804 v sine_out[18] (out)
                                              0.713804   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.713804   data arrival time
---------------------------------------------------------------------------------------------
                                              3.136196   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[22] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.019037    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001488    0.000744    0.000744 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022718    0.015770    0.039634    0.040378 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.015787    0.000906    0.041284 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020229    0.015762    0.044377    0.085661 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015766    0.000481    0.086143 ^ _298_/CLK (sg13g2_dfrbpq_1)
     1    0.007707    0.026980    0.117216    0.203358 ^ _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.026994    0.000550    0.203908 ^ fanout63/A (sg13g2_buf_2)
     5    0.035192    0.053260    0.075302    0.279210 ^ fanout63/X (sg13g2_buf_2)
                                                         net63 (net)
                      0.053334    0.001683    0.280893 ^ fanout62/A (sg13g2_buf_1)
     4    0.028290    0.078304    0.097196    0.378089 ^ fanout62/X (sg13g2_buf_1)
                                                         net62 (net)
                      0.078311    0.000646    0.378735 ^ fanout61/A (sg13g2_buf_1)
     4    0.025395    0.071079    0.099655    0.478389 ^ fanout61/X (sg13g2_buf_1)
                                                         net61 (net)
                      0.071191    0.002300    0.480690 ^ _150_/A (sg13g2_and2_1)
     3    0.012580    0.041834    0.087259    0.567949 ^ _150_/X (sg13g2_and2_1)
                                                         _116_ (net)
                      0.041841    0.000544    0.568492 ^ _165_/A1 (sg13g2_a21oi_1)
     1    0.004441    0.038270    0.046910    0.615403 v _165_/Y (sg13g2_a21oi_1)
                                                         net18 (net)
                      0.038270    0.000299    0.615702 v output18/A (sg13g2_buf_2)
     1    0.052492    0.061203    0.093528    0.709230 v output18/X (sg13g2_buf_2)
                                                         sine_out[22] (net)
                      0.061525    0.003605    0.712835 v sine_out[22] (out)
                                              0.712835   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.712835   data arrival time
---------------------------------------------------------------------------------------------
                                              3.137165   slack (MET)


Startpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[28] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.019037    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001488    0.000744    0.000744 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022718    0.015770    0.039634    0.040378 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.015785    0.000853    0.041231 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020473    0.015833    0.044488    0.085719 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.015846    0.000826    0.086545 ^ _295_/CLK (sg13g2_dfrbpq_1)
     1    0.009469    0.025891    0.118738    0.205283 v _295_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_2.A (net)
                      0.025897    0.000385    0.205668 v fanout72/A (sg13g2_buf_8)
     8    0.058533    0.025416    0.058242    0.263910 v fanout72/X (sg13g2_buf_8)
                                                         net72 (net)
                      0.027059    0.004934    0.268844 v fanout71/A (sg13g2_buf_8)
     8    0.035299    0.019230    0.055077    0.323920 v fanout71/X (sg13g2_buf_8)
                                                         net71 (net)
                      0.019388    0.001544    0.325464 v _126_/A (sg13g2_inv_1)
     3    0.015240    0.044263    0.041832    0.367296 ^ _126_/Y (sg13g2_inv_1)
                                                         _099_ (net)
                      0.044287    0.000851    0.368147 ^ _161_/B (sg13g2_nand2_1)
     3    0.017182    0.077084    0.079886    0.448033 v _161_/Y (sg13g2_nand2_1)
                                                         _124_ (net)
                      0.077143    0.001775    0.449809 v _177_/B (sg13g2_nand2_1)
     3    0.016325    0.062001    0.070618    0.520426 ^ _177_/Y (sg13g2_nand2_1)
                                                         _016_ (net)
                      0.062022    0.000951    0.521377 ^ _179_/A (sg13g2_nand2_1)
     2    0.007343    0.044027    0.053124    0.574501 v _179_/Y (sg13g2_nand2_1)
                                                         _018_ (net)
                      0.044035    0.000448    0.574949 v _180_/B (sg13g2_nand2_1)
     1    0.006623    0.031065    0.037048    0.611997 ^ _180_/Y (sg13g2_nand2_1)
                                                         net24 (net)
                      0.031067    0.000427    0.612424 ^ output24/A (sg13g2_buf_2)
     1    0.054371    0.076347    0.095311    0.707735 ^ output24/X (sg13g2_buf_2)
                                                         sine_out[28] (net)
                      0.076669    0.004015    0.711750 ^ sine_out[28] (out)
                                              0.711750   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.711750   data arrival time
---------------------------------------------------------------------------------------------
                                              3.138250   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[24] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.019037    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001488    0.000744    0.000744 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022718    0.015770    0.039634    0.040378 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.015787    0.000906    0.041284 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020229    0.015762    0.044377    0.085661 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015782    0.001002    0.086663 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.002956    0.013599    0.108137    0.194800 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.013599    0.000118    0.194917 v fanout68/A (sg13g2_buf_2)
     5    0.039263    0.049903    0.072910    0.267828 v fanout68/X (sg13g2_buf_2)
                                                         net68 (net)
                      0.050189    0.003038    0.270866 v fanout67/A (sg13g2_buf_8)
     8    0.043261    0.021945    0.064590    0.335455 v fanout67/X (sg13g2_buf_8)
                                                         net67 (net)
                      0.023456    0.004329    0.339785 v _142_/A (sg13g2_or2_1)
     7    0.032120    0.075704    0.118826    0.458611 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.075737    0.001484    0.460095 v _168_/B (sg13g2_nor2_1)
     2    0.007890    0.060772    0.065737    0.525832 ^ _168_/Y (sg13g2_nor2_1)
                                                         _011_ (net)
                      0.060774    0.000234    0.526066 ^ _169_/B (sg13g2_nand2_1)
     1    0.006401    0.045310    0.051464    0.577531 v _169_/Y (sg13g2_nand2_1)
                                                         _012_ (net)
                      0.045345    0.000659    0.578189 v _170_/B (sg13g2_nand2_1)
     1    0.004012    0.025372    0.031821    0.610010 ^ _170_/Y (sg13g2_nand2_1)
                                                         net20 (net)
                      0.025374    0.000404    0.610415 ^ output20/A (sg13g2_buf_2)
     1    0.052461    0.073633    0.093106    0.703521 ^ output20/X (sg13g2_buf_2)
                                                         sine_out[24] (net)
                      0.073673    0.001404    0.704925 ^ sine_out[24] (out)
                                              0.704925   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.704925   data arrival time
---------------------------------------------------------------------------------------------
                                              3.145075   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[27] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.019037    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001488    0.000744    0.000744 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022718    0.015770    0.039634    0.040378 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.015785    0.000853    0.041231 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020473    0.015833    0.044488    0.085719 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.015836    0.000503    0.086222 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.009611    0.031568    0.120846    0.207068 ^ _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.031573    0.000391    0.207459 ^ fanout75/A (sg13g2_buf_8)
     6    0.038371    0.021451    0.054226    0.261685 ^ fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.021792    0.001837    0.263523 ^ fanout74/A (sg13g2_buf_1)
     4    0.023093    0.064957    0.077550    0.341073 ^ fanout74/X (sg13g2_buf_1)
                                                         net74 (net)
                      0.065020    0.001657    0.342730 ^ _137_/B (sg13g2_nand3_1)
     5    0.020958    0.140577    0.137918    0.480648 v _137_/Y (sg13g2_nand3_1)
                                                         _107_ (net)
                      0.140588    0.001035    0.481684 v _156_/B (sg13g2_nand2b_1)
     2    0.010793    0.059808    0.072556    0.554240 ^ _156_/Y (sg13g2_nand2b_1)
                                                         _121_ (net)
                      0.059830    0.000897    0.555137 ^ _176_/A2 (sg13g2_o21ai_1)
     1    0.003650    0.035435    0.044766    0.599903 v _176_/Y (sg13g2_o21ai_1)
                                                         net23 (net)
                      0.035435    0.000144    0.600048 v output23/A (sg13g2_buf_2)
     1    0.054670    0.064007    0.092413    0.692460 v output23/X (sg13g2_buf_2)
                                                         sine_out[27] (net)
                      0.064885    0.006015    0.698475 v sine_out[27] (out)
                                              0.698475   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.698475   data arrival time
---------------------------------------------------------------------------------------------
                                              3.151525   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[19] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.019037    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001488    0.000744    0.000744 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022718    0.015770    0.039634    0.040378 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.015787    0.000906    0.041284 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020229    0.015762    0.044377    0.085661 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015766    0.000481    0.086143 ^ _298_/CLK (sg13g2_dfrbpq_1)
     1    0.007707    0.026980    0.117216    0.203358 ^ _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.026994    0.000550    0.203908 ^ fanout63/A (sg13g2_buf_2)
     5    0.035192    0.053260    0.075302    0.279210 ^ fanout63/X (sg13g2_buf_2)
                                                         net63 (net)
                      0.053334    0.001683    0.280893 ^ fanout62/A (sg13g2_buf_1)
     4    0.028290    0.078304    0.097196    0.378089 ^ fanout62/X (sg13g2_buf_1)
                                                         net62 (net)
                      0.078354    0.001620    0.379709 ^ fanout60/A (sg13g2_buf_8)
     8    0.037594    0.023405    0.071588    0.451297 ^ fanout60/X (sg13g2_buf_8)
                                                         net60 (net)
                      0.024291    0.003995    0.455292 ^ _151_/A (sg13g2_nand2_2)
     5    0.027056    0.064289    0.061538    0.516829 v _151_/Y (sg13g2_nand2_2)
                                                         _117_ (net)
                      0.064395    0.002138    0.518968 v _159_/B1 (sg13g2_a21oi_1)
     1    0.003434    0.044083    0.052624    0.571592 ^ _159_/Y (sg13g2_a21oi_1)
                                                         _123_ (net)
                      0.044083    0.000137    0.571729 ^ _160_/B (sg13g2_nor2_1)
     1    0.007647    0.025986    0.033898    0.605627 v _160_/Y (sg13g2_nor2_1)
                                                         net14 (net)
                      0.026019    0.000732    0.606358 v output14/A (sg13g2_buf_2)
     1    0.051817    0.059971    0.089725    0.696083 v output14/X (sg13g2_buf_2)
                                                         sine_out[19] (net)
                      0.060055    0.001561    0.697645 v sine_out[19] (out)
                                              0.697645   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.697645   data arrival time
---------------------------------------------------------------------------------------------
                                              3.152355   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[23] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.019037    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001488    0.000744    0.000744 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022718    0.015770    0.039634    0.040378 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.015787    0.000906    0.041284 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020229    0.015762    0.044377    0.085661 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015766    0.000481    0.086143 ^ _298_/CLK (sg13g2_dfrbpq_1)
     1    0.007707    0.026980    0.117216    0.203358 ^ _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.026994    0.000550    0.203908 ^ fanout63/A (sg13g2_buf_2)
     5    0.035192    0.053260    0.075302    0.279210 ^ fanout63/X (sg13g2_buf_2)
                                                         net63 (net)
                      0.053334    0.001683    0.280893 ^ fanout62/A (sg13g2_buf_1)
     4    0.028290    0.078304    0.097196    0.378089 ^ fanout62/X (sg13g2_buf_1)
                                                         net62 (net)
                      0.078354    0.001620    0.379709 ^ fanout60/A (sg13g2_buf_8)
     8    0.037594    0.023405    0.071588    0.451297 ^ fanout60/X (sg13g2_buf_8)
                                                         net60 (net)
                      0.024291    0.003995    0.455292 ^ _151_/A (sg13g2_nand2_2)
     5    0.027056    0.064289    0.061538    0.516829 v _151_/Y (sg13g2_nand2_2)
                                                         _117_ (net)
                      0.064324    0.001251    0.518081 v _166_/B (sg13g2_nor2_1)
     1    0.005464    0.053981    0.052485    0.570566 ^ _166_/Y (sg13g2_nor2_1)
                                                         _010_ (net)
                      0.053982    0.000378    0.570943 ^ _167_/B (sg13g2_nor2_1)
     1    0.006050    0.024504    0.033395    0.604338 v _167_/Y (sg13g2_nor2_1)
                                                         net19 (net)
                      0.024524    0.000388    0.604726 v output19/A (sg13g2_buf_2)
     1    0.052817    0.061343    0.088479    0.693205 v output19/X (sg13g2_buf_2)
                                                         sine_out[23] (net)
                      0.061674    0.003664    0.696869 v sine_out[23] (out)
                                              0.696869   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.696869   data arrival time
---------------------------------------------------------------------------------------------
                                              3.153131   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[17] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.019037    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001488    0.000744    0.000744 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022718    0.015770    0.039634    0.040378 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.015785    0.000853    0.041231 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020473    0.015833    0.044488    0.085719 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.015836    0.000503    0.086222 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.009384    0.025723    0.118596    0.204818 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.025729    0.000382    0.205200 v fanout75/A (sg13g2_buf_8)
     6    0.037727    0.019638    0.054685    0.259885 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.019993    0.001805    0.261690 v fanout74/A (sg13g2_buf_1)
     4    0.022822    0.052988    0.072698    0.334388 v fanout74/X (sg13g2_buf_1)
                                                         net74 (net)
                      0.053048    0.001259    0.335647 v _140_/A (sg13g2_nor2_2)
     5    0.030423    0.091108    0.092671    0.428318 ^ _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.091162    0.001820    0.430138 ^ _152_/B (sg13g2_nor2_2)
     4    0.019869    0.043826    0.056590    0.486728 v _152_/Y (sg13g2_nor2_2)
                                                         _118_ (net)
                      0.043855    0.001013    0.487742 v _155_/B1 (sg13g2_a221oi_1)
     1    0.004304    0.080979    0.088079    0.575821 ^ _155_/Y (sg13g2_a221oi_1)
                                                         net12 (net)
                      0.080979    0.000170    0.575990 ^ output12/A (sg13g2_buf_2)
     1    0.051675    0.072721    0.113821    0.689811 ^ output12/X (sg13g2_buf_2)
                                                         sine_out[17] (net)
                      0.072795    0.001484    0.691296 ^ sine_out[17] (out)
                                              0.691296   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.691296   data arrival time
---------------------------------------------------------------------------------------------
                                              3.158705   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[5] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.019037    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001488    0.000744    0.000744 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022718    0.015770    0.039634    0.040378 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.015787    0.000906    0.041284 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020229    0.015762    0.044377    0.085661 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015766    0.000481    0.086143 ^ _298_/CLK (sg13g2_dfrbpq_1)
     1    0.007639    0.022276    0.115675    0.201817 v _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.022308    0.000543    0.202360 v fanout63/A (sg13g2_buf_2)
     5    0.035058    0.045796    0.071990    0.274351 v fanout63/X (sg13g2_buf_2)
                                                         net63 (net)
                      0.046435    0.004373    0.278724 v fanout59/A (sg13g2_buf_8)
     8    0.037397    0.020542    0.062746    0.341470 v fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.020884    0.002386    0.343856 v _130_/A (sg13g2_nor2_1)
     2    0.014655    0.086630    0.079177    0.423033 ^ _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.086671    0.001527    0.424560 ^ _136_/B (sg13g2_nand2b_2)
     4    0.024226    0.069582    0.077628    0.502187 v _136_/Y (sg13g2_nand2b_2)
                                                         _106_ (net)
                      0.069680    0.002164    0.504351 v _277_/A (sg13g2_nor2_1)
     1    0.006142    0.048455    0.059083    0.563434 ^ _277_/Y (sg13g2_nor2_1)
                                                         net32 (net)
                      0.048457    0.000379    0.563813 ^ output32/A (sg13g2_buf_2)
     1    0.053080    0.074608    0.102300    0.666113 ^ output32/X (sg13g2_buf_2)
                                                         sine_out[5] (net)
                      0.074675    0.001837    0.667950 ^ sine_out[5] (out)
                                              0.667950   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.667950   data arrival time
---------------------------------------------------------------------------------------------
                                              3.182050   slack (MET)


Startpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[11] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.019037    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001488    0.000744    0.000744 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022718    0.015770    0.039634    0.040378 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.015785    0.000853    0.041231 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020473    0.015833    0.044488    0.085719 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.015836    0.000503    0.086222 ^ _294_/CLK (sg13g2_dfrbpq_1)
     1    0.009384    0.025723    0.118596    0.204818 v _294_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_1.A (net)
                      0.025729    0.000382    0.205200 v fanout75/A (sg13g2_buf_8)
     6    0.037727    0.019638    0.054685    0.259885 v fanout75/X (sg13g2_buf_8)
                                                         net75 (net)
                      0.019993    0.001805    0.261690 v fanout74/A (sg13g2_buf_1)
     4    0.022822    0.052988    0.072698    0.334388 v fanout74/X (sg13g2_buf_1)
                                                         net74 (net)
                      0.053048    0.001259    0.335647 v _140_/A (sg13g2_nor2_2)
     5    0.030423    0.091108    0.092671    0.428318 ^ _140_/Y (sg13g2_nor2_2)
                                                         _109_ (net)
                      0.091162    0.001820    0.430138 ^ _152_/B (sg13g2_nor2_2)
     4    0.019869    0.043826    0.056590    0.486728 v _152_/Y (sg13g2_nor2_2)
                                                         _118_ (net)
                      0.043861    0.001096    0.487824 v _283_/A2 (sg13g2_a21oi_1)
     1    0.005309    0.053182    0.060240    0.548064 ^ _283_/Y (sg13g2_a21oi_1)
                                                         net6 (net)
                      0.053182    0.000343    0.548407 ^ output6/A (sg13g2_buf_2)
     1    0.052791    0.074221    0.102678    0.651085 ^ output6/X (sg13g2_buf_2)
                                                         sine_out[11] (net)
                      0.074493    0.003644    0.654729 ^ sine_out[11] (out)
                                              0.654729   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.654729   data arrival time
---------------------------------------------------------------------------------------------
                                              3.195271   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[16] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.019037    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001488    0.000744    0.000744 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022718    0.015770    0.039634    0.040378 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.015787    0.000906    0.041284 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020229    0.015762    0.044377    0.085661 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015782    0.001002    0.086663 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.002956    0.013599    0.108137    0.194800 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.013599    0.000118    0.194917 v fanout68/A (sg13g2_buf_2)
     5    0.039263    0.049903    0.072910    0.267828 v fanout68/X (sg13g2_buf_2)
                                                         net68 (net)
                      0.050189    0.003038    0.270866 v fanout67/A (sg13g2_buf_8)
     8    0.043261    0.021945    0.064590    0.335455 v fanout67/X (sg13g2_buf_8)
                                                         net67 (net)
                      0.023456    0.004329    0.339785 v _142_/A (sg13g2_or2_1)
     7    0.032120    0.075704    0.118826    0.458611 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.075748    0.001682    0.460293 v _148_/A2 (sg13g2_a21oi_1)
     1    0.004763    0.048320    0.066540    0.526833 ^ _148_/Y (sg13g2_a21oi_1)
                                                         net11 (net)
                      0.048320    0.000191    0.527024 ^ output11/A (sg13g2_buf_2)
     1    0.051733    0.072579    0.101516    0.628540 ^ output11/X (sg13g2_buf_2)
                                                         sine_out[16] (net)
                      0.072631    0.001116    0.629656 ^ sine_out[16] (out)
                                              0.629656   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.629656   data arrival time
---------------------------------------------------------------------------------------------
                                              3.220344   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[9] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.019037    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001488    0.000744    0.000744 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022718    0.015770    0.039634    0.040378 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.015787    0.000906    0.041284 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020229    0.015762    0.044377    0.085661 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015766    0.000481    0.086143 ^ _298_/CLK (sg13g2_dfrbpq_1)
     1    0.007639    0.022276    0.115675    0.201817 v _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.022308    0.000543    0.202360 v fanout63/A (sg13g2_buf_2)
     5    0.035058    0.045796    0.071990    0.274351 v fanout63/X (sg13g2_buf_2)
                                                         net63 (net)
                      0.046435    0.004373    0.278724 v fanout59/A (sg13g2_buf_8)
     8    0.037397    0.020542    0.062746    0.341470 v fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.020739    0.001813    0.343283 v _131_/A (sg13g2_or2_1)
     6    0.028421    0.067661    0.112574    0.455856 v _131_/X (sg13g2_or2_1)
                                                         _101_ (net)
                      0.067729    0.001383    0.457240 v _280_/B1 (sg13g2_a21oi_1)
     1    0.006225    0.057351    0.065053    0.522293 ^ _280_/Y (sg13g2_a21oi_1)
                                                         net36 (net)
                      0.057351    0.000385    0.522678 ^ output36/A (sg13g2_buf_2)
     1    0.051957    0.072902    0.104920    0.627598 ^ output36/X (sg13g2_buf_2)
                                                         sine_out[9] (net)
                      0.072980    0.001536    0.629134 ^ sine_out[9] (out)
                                              0.629134   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.629134   data arrival time
---------------------------------------------------------------------------------------------
                                              3.220866   slack (MET)


Startpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sine_out[12] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.019037    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001488    0.000744    0.000744 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022718    0.015770    0.039634    0.040378 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.015787    0.000906    0.041284 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020229    0.015762    0.044377    0.085661 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015766    0.000481    0.086143 ^ _298_/CLK (sg13g2_dfrbpq_1)
     1    0.007639    0.022276    0.115675    0.201817 v _298_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_5.A (net)
                      0.022308    0.000543    0.202360 v fanout63/A (sg13g2_buf_2)
     5    0.035058    0.045796    0.071990    0.274351 v fanout63/X (sg13g2_buf_2)
                                                         net63 (net)
                      0.046435    0.004373    0.278724 v fanout59/A (sg13g2_buf_8)
     8    0.037397    0.020542    0.062746    0.341470 v fanout59/X (sg13g2_buf_8)
                                                         net59 (net)
                      0.020884    0.002386    0.343856 v _130_/A (sg13g2_nor2_1)
     2    0.014655    0.086630    0.079177    0.423033 ^ _130_/Y (sg13g2_nor2_1)
                                                         _100_ (net)
                      0.086661    0.001343    0.424376 ^ _284_/A (sg13g2_and2_1)
     1    0.006245    0.027206    0.079422    0.503799 ^ _284_/X (sg13g2_and2_1)
                                                         net7 (net)
                      0.027214    0.000389    0.504188 ^ output7/A (sg13g2_buf_2)
     1    0.052659    0.074097    0.092520    0.596708 ^ output7/X (sg13g2_buf_2)
                                                         sine_out[12] (net)
                      0.074367    0.003622    0.600330 ^ sine_out[12] (out)
                                              0.600330   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.600330   data arrival time
---------------------------------------------------------------------------------------------
                                              3.249671   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: signB (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.019037    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001488    0.000744    0.000744 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022718    0.015770    0.039634    0.040378 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.015785    0.000853    0.041231 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020473    0.015833    0.044488    0.085719 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.015846    0.000837    0.086556 ^ _300_/CLK (sg13g2_dfrbpq_1)
     3    0.009703    0.026369    0.118981    0.205537 v _300_/Q (sg13g2_dfrbpq_1)
                                                         net2 (net)
                      0.026385    0.000598    0.206135 v _127_/A (sg13g2_inv_1)
     1    0.008231    0.028177    0.030391    0.236525 ^ _127_/Y (sg13g2_inv_1)
                                                         net3 (net)
                      0.028209    0.000745    0.237270 ^ output3/A (sg13g2_buf_2)
     1    0.052079    0.073258    0.093149    0.330419 ^ output3/X (sg13g2_buf_2)
                                                         signB (net)
                      0.073382    0.002459    0.332878 ^ signB (out)
                                              0.332878   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.332878   data arrival time
---------------------------------------------------------------------------------------------
                                              3.517122   slack (MET)


Startpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sign (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.019037    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001488    0.000744    0.000744 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022718    0.015770    0.039634    0.040378 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.015785    0.000853    0.041231 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020473    0.015833    0.044488    0.085719 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.015846    0.000837    0.086556 ^ _300_/CLK (sg13g2_dfrbpq_1)
     3    0.009833    0.032097    0.121135    0.207691 ^ _300_/Q (sg13g2_dfrbpq_1)
                                                         net2 (net)
                      0.032119    0.000754    0.208446 ^ output2/A (sg13g2_buf_2)
     1    0.050922    0.071718    0.093771    0.302216 ^ output2/X (sg13g2_buf_2)
                                                         sign (net)
                      0.071826    0.002264    0.304481 ^ sign (out)
                                              0.304481   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock network delay (propagated)
                                 -0.150000    4.850000   clock uncertainty
                                  0.000000    4.850000   clock reconvergence pessimism
                                 -1.000000    3.850000   output external delay
                                              3.850000   data required time
---------------------------------------------------------------------------------------------
                                              3.850000   data required time
                                             -0.304481   data arrival time
---------------------------------------------------------------------------------------------
                                              3.545519   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _299_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.019037    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001488    0.000744    0.000744 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022718    0.015770    0.039634    0.040378 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.015785    0.000853    0.041231 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020473    0.015833    0.044488    0.085719 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.015838    0.000662    0.086382 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.006647    0.024456    0.115273    0.201655 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.024473    0.000339    0.201994 ^ hold2/A (sg13g2_dlygate4sd3_1)
     1    0.010042    0.039062    0.262954    0.464948 ^ hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.039062    0.000412    0.465361 ^ fanout76/A (sg13g2_buf_8)
     8    0.049317    0.025219    0.058738    0.524099 ^ fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.027145    0.005291    0.529390 ^ _128_/A (sg13g2_inv_2)
     5    0.024917    0.032382    0.034509    0.563898 v _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.032396    0.000578    0.564477 v _193_/A1 (sg13g2_o21ai_1)
     2    0.010546    0.093091    0.093374    0.657851 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.093094    0.000415    0.658266 ^ _197_/A1 (sg13g2_a21oi_1)
     2    0.011308    0.069541    0.087302    0.745568 v _197_/Y (sg13g2_a21oi_1)
                                                         _029_ (net)
                      0.069550    0.000631    0.746198 v _203_/A1 (sg13g2_o21ai_1)
     2    0.012164    0.102995    0.111969    0.858168 ^ _203_/Y (sg13g2_o21ai_1)
                                                         _034_ (net)
                      0.103003    0.000695    0.858862 ^ _207_/A2 (sg13g2_a21oi_1)
     2    0.012917    0.074675    0.093800    0.952662 v _207_/Y (sg13g2_a21oi_1)
                                                         _037_ (net)
                      0.074694    0.000957    0.953619 v _209_/A2 (sg13g2_o21ai_1)
     1    0.009002    0.086919    0.096562    1.050181 ^ _209_/Y (sg13g2_o21ai_1)
                                                         _038_ (net)
                      0.086957    0.000717    1.050898 ^ _211_/A (sg13g2_xnor2_1)
     1    0.002674    0.042090    0.074419    1.125317 ^ _211_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_6.S (net)
                      0.042090    0.000099    1.125416 ^ _299_/D (sg13g2_dfrbpq_1)
                                              1.125416   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.019037    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.001488    0.000744    5.000744 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022718    0.015770    0.039634    5.040378 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.015787    0.000906    5.041284 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020229    0.015762    0.044377    5.085661 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015766    0.000496    5.086157 ^ _299_/CLK (sg13g2_dfrbpq_1)
                                 -0.150000    4.936157   clock uncertainty
                                  0.000000    4.936157   clock reconvergence pessimism
                                 -0.081837    4.854321   library setup time
                                              4.854321   data required time
---------------------------------------------------------------------------------------------
                                              4.854321   data required time
                                             -1.125416   data arrival time
---------------------------------------------------------------------------------------------
                                              3.728905   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _298_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.019037    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001488    0.000744    0.000744 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022718    0.015770    0.039634    0.040378 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.015785    0.000853    0.041231 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020473    0.015833    0.044488    0.085719 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.015838    0.000662    0.086382 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.006647    0.024456    0.115273    0.201655 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.024473    0.000339    0.201994 ^ hold2/A (sg13g2_dlygate4sd3_1)
     1    0.010042    0.039062    0.262954    0.464948 ^ hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.039062    0.000412    0.465361 ^ fanout76/A (sg13g2_buf_8)
     8    0.049317    0.025219    0.058738    0.524099 ^ fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.027145    0.005291    0.529390 ^ _128_/A (sg13g2_inv_2)
     5    0.024917    0.032382    0.034509    0.563898 v _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.032396    0.000578    0.564477 v _193_/A1 (sg13g2_o21ai_1)
     2    0.010546    0.093091    0.093374    0.657851 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.093094    0.000415    0.658266 ^ _197_/A1 (sg13g2_a21oi_1)
     2    0.011308    0.069541    0.087302    0.745568 v _197_/Y (sg13g2_a21oi_1)
                                                         _029_ (net)
                      0.069550    0.000631    0.746198 v _203_/A1 (sg13g2_o21ai_1)
     2    0.012164    0.102995    0.111969    0.858168 ^ _203_/Y (sg13g2_o21ai_1)
                                                         _034_ (net)
                      0.103003    0.000695    0.858862 ^ _207_/A2 (sg13g2_a21oi_1)
     2    0.012917    0.074675    0.093800    0.952662 v _207_/Y (sg13g2_a21oi_1)
                                                         _037_ (net)
                      0.074693    0.000926    0.953588 v _208_/B (sg13g2_xor2_1)
     1    0.002348    0.038887    0.074364    1.027953 v _208_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_5.S (net)
                      0.038887    0.000089    1.028042 v _298_/D (sg13g2_dfrbpq_1)
                                              1.028042   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.019037    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.001488    0.000744    5.000744 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022718    0.015770    0.039634    5.040378 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.015787    0.000906    5.041284 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020229    0.015762    0.044377    5.085661 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015766    0.000481    5.086143 ^ _298_/CLK (sg13g2_dfrbpq_1)
                                 -0.150000    4.936143   clock uncertainty
                                  0.000000    4.936143   clock reconvergence pessimism
                                 -0.074435    4.861708   library setup time
                                              4.861708   data required time
---------------------------------------------------------------------------------------------
                                              4.861708   data required time
                                             -1.028042   data arrival time
---------------------------------------------------------------------------------------------
                                              3.833666   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.019037    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001488    0.000744    0.000744 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022718    0.015770    0.039634    0.040378 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.015785    0.000853    0.041231 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020473    0.015833    0.044488    0.085719 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.015838    0.000662    0.086382 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.006647    0.024456    0.115273    0.201655 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.024473    0.000339    0.201994 ^ hold2/A (sg13g2_dlygate4sd3_1)
     1    0.010042    0.039062    0.262954    0.464948 ^ hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.039062    0.000412    0.465361 ^ fanout76/A (sg13g2_buf_8)
     8    0.049317    0.025219    0.058738    0.524099 ^ fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.027145    0.005291    0.529390 ^ _128_/A (sg13g2_inv_2)
     5    0.024917    0.032382    0.034509    0.563898 v _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.032396    0.000578    0.564477 v _193_/A1 (sg13g2_o21ai_1)
     2    0.010546    0.093091    0.093374    0.657851 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.093094    0.000415    0.658266 ^ _197_/A1 (sg13g2_a21oi_1)
     2    0.011308    0.069541    0.087302    0.745568 v _197_/Y (sg13g2_a21oi_1)
                                                         _029_ (net)
                      0.069550    0.000631    0.746198 v _203_/A1 (sg13g2_o21ai_1)
     2    0.012164    0.102995    0.111969    0.858168 ^ _203_/Y (sg13g2_o21ai_1)
                                                         _034_ (net)
                      0.103005    0.000795    0.858962 ^ _204_/B (sg13g2_xor2_1)
     1    0.002290    0.037754    0.081519    0.940482 ^ _204_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_4.S (net)
                      0.037754    0.000157    0.940638 ^ _297_/D (sg13g2_dfrbpq_1)
                                              0.940638   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.019037    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.001488    0.000744    5.000744 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022718    0.015770    0.039634    5.040378 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.015787    0.000906    5.041284 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020229    0.015762    0.044377    5.085661 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015782    0.001002    5.086663 ^ _297_/CLK (sg13g2_dfrbpq_1)
                                 -0.150000    4.936663   clock uncertainty
                                  0.000000    4.936663   clock reconvergence pessimism
                                 -0.080779    4.855884   library setup time
                                              4.855884   data required time
---------------------------------------------------------------------------------------------
                                              4.855884   data required time
                                             -0.940638   data arrival time
---------------------------------------------------------------------------------------------
                                              3.915246   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _300_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.019037    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001488    0.000744    0.000744 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022718    0.015770    0.039634    0.040378 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.015787    0.000906    0.041284 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020229    0.015762    0.044377    0.085661 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015782    0.001002    0.086663 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.002956    0.013599    0.108137    0.194800 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.013599    0.000118    0.194917 v fanout68/A (sg13g2_buf_2)
     5    0.039263    0.049903    0.072910    0.267828 v fanout68/X (sg13g2_buf_2)
                                                         net68 (net)
                      0.050189    0.003038    0.270866 v fanout67/A (sg13g2_buf_8)
     8    0.043261    0.021945    0.064590    0.335455 v fanout67/X (sg13g2_buf_8)
                                                         net67 (net)
                      0.023456    0.004329    0.339785 v _142_/A (sg13g2_or2_1)
     7    0.032120    0.075704    0.118826    0.458611 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.075807    0.001971    0.460582 v _143_/B (sg13g2_nor2_1)
     2    0.011236    0.077270    0.080006    0.540588 ^ _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.077279    0.000707    0.541295 ^ _144_/B (sg13g2_nand2_1)
     2    0.009054    0.055258    0.064412    0.605707 v _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.055268    0.000592    0.606300 v _212_/B (sg13g2_nor2_1)
     2    0.011617    0.076209    0.075114    0.681414 ^ _212_/Y (sg13g2_nor2_1)
                                                         net26 (net)
                      0.076230    0.001023    0.682437 ^ _213_/C (sg13g2_nand3_1)
     2    0.011312    0.082859    0.098926    0.781363 v _213_/Y (sg13g2_nand3_1)
                                                         _040_ (net)
                      0.082872    0.000841    0.782204 v _214_/B (sg13g2_xnor2_1)
     1    0.003591    0.030967    0.077607    0.859811 v _214_/Y (sg13g2_xnor2_1)
                                                         CTRL.P1 (net)
                      0.030967    0.000203    0.860014 v _300_/D (sg13g2_dfrbpq_1)
                                              0.860014   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.019037    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.001488    0.000744    5.000744 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022718    0.015770    0.039634    5.040378 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.015785    0.000854    5.041232 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020473    0.015833    0.044488    5.085719 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.015846    0.000837    5.086556 ^ _300_/CLK (sg13g2_dfrbpq_1)
                                 -0.150000    4.936556   clock uncertainty
                                  0.000000    4.936556   clock reconvergence pessimism
                                 -0.072296    4.864259   library setup time
                                              4.864259   data required time
---------------------------------------------------------------------------------------------
                                              4.864259   data required time
                                             -0.860014   data arrival time
---------------------------------------------------------------------------------------------
                                              4.004245   slack (MET)


Startpoint: _297_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _301_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.019037    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001488    0.000744    0.000744 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022718    0.015770    0.039634    0.040378 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.015787    0.000906    0.041284 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020229    0.015762    0.044377    0.085661 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015782    0.001002    0.086663 ^ _297_/CLK (sg13g2_dfrbpq_1)
     1    0.002956    0.013599    0.108137    0.194800 v _297_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.fa_4.A (net)
                      0.013599    0.000118    0.194917 v fanout68/A (sg13g2_buf_2)
     5    0.039263    0.049903    0.072910    0.267828 v fanout68/X (sg13g2_buf_2)
                                                         net68 (net)
                      0.050189    0.003038    0.270866 v fanout67/A (sg13g2_buf_8)
     8    0.043261    0.021945    0.064590    0.335455 v fanout67/X (sg13g2_buf_8)
                                                         net67 (net)
                      0.023456    0.004329    0.339785 v _142_/A (sg13g2_or2_1)
     7    0.032120    0.075704    0.118826    0.458611 v _142_/X (sg13g2_or2_1)
                                                         _111_ (net)
                      0.075807    0.001971    0.460582 v _143_/B (sg13g2_nor2_1)
     2    0.011236    0.077270    0.080006    0.540588 ^ _143_/Y (sg13g2_nor2_1)
                                                         _112_ (net)
                      0.077279    0.000707    0.541295 ^ _144_/B (sg13g2_nand2_1)
     2    0.009054    0.055258    0.064412    0.605707 v _144_/Y (sg13g2_nand2_1)
                                                         _113_ (net)
                      0.055268    0.000592    0.606300 v _212_/B (sg13g2_nor2_1)
     2    0.011617    0.076209    0.075114    0.681414 ^ _212_/Y (sg13g2_nor2_1)
                                                         net26 (net)
                      0.076230    0.001023    0.682437 ^ _213_/C (sg13g2_nand3_1)
     2    0.011312    0.082859    0.098926    0.781363 v _213_/Y (sg13g2_nand3_1)
                                                         _040_ (net)
                      0.082869    0.000755    0.782118 v _218_/B1 (sg13g2_o21ai_1)
     1    0.004876    0.056370    0.044720    0.826837 ^ _218_/Y (sg13g2_o21ai_1)
                                                         _044_ (net)
                      0.056371    0.000321    0.827158 ^ _219_/A (sg13g2_inv_1)
     1    0.002081    0.016677    0.023601    0.850759 v _219_/Y (sg13g2_inv_1)
                                                         CTRL.P0 (net)
                      0.016678    0.000139    0.850897 v _301_/D (sg13g2_dfrbpq_1)
                                              0.850897   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.019037    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.001488    0.000744    5.000744 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022718    0.015770    0.039634    5.040378 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.015785    0.000854    5.041232 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020473    0.015833    0.044488    5.085719 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.015846    0.000838    5.086556 ^ _301_/CLK (sg13g2_dfrbpq_1)
                                 -0.150000    4.936557   clock uncertainty
                                  0.000000    4.936557   clock reconvergence pessimism
                                 -0.068465    4.868092   library setup time
                                              4.868092   data required time
---------------------------------------------------------------------------------------------
                                              4.868092   data required time
                                             -0.850897   data arrival time
---------------------------------------------------------------------------------------------
                                              4.017194   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _296_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.019037    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001488    0.000744    0.000744 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022718    0.015770    0.039634    0.040378 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.015785    0.000853    0.041231 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020473    0.015833    0.044488    0.085719 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.015838    0.000662    0.086382 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.006647    0.024456    0.115273    0.201655 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.024473    0.000339    0.201994 ^ hold2/A (sg13g2_dlygate4sd3_1)
     1    0.010042    0.039062    0.262954    0.464948 ^ hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.039062    0.000412    0.465361 ^ fanout76/A (sg13g2_buf_8)
     8    0.049317    0.025219    0.058738    0.524099 ^ fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.027145    0.005291    0.529390 ^ _128_/A (sg13g2_inv_2)
     5    0.024917    0.032382    0.034509    0.563898 v _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.032396    0.000578    0.564477 v _193_/A1 (sg13g2_o21ai_1)
     2    0.010546    0.093091    0.093374    0.657851 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.093094    0.000415    0.658266 ^ _197_/A1 (sg13g2_a21oi_1)
     2    0.011308    0.069541    0.087302    0.745568 v _197_/Y (sg13g2_a21oi_1)
                                                         _029_ (net)
                      0.069554    0.000750    0.746318 v _200_/A (sg13g2_xor2_1)
     1    0.002950    0.038319    0.075791    0.822109 v _200_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_3.S (net)
                      0.038319    0.000184    0.822293 v _296_/D (sg13g2_dfrbpq_1)
                                              0.822293   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.019037    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.001488    0.000744    5.000744 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022718    0.015770    0.039634    5.040378 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.015787    0.000906    5.041284 ^ clkbuf_1_1__f_clk/A (sg13g2_buf_8)
     5    0.020229    0.015762    0.044377    5.085661 ^ clkbuf_1_1__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_1__leaf_clk (net)
                      0.015798    0.001290    5.086951 ^ _296_/CLK (sg13g2_dfrbpq_1)
                                 -0.150000    4.936951   clock uncertainty
                                  0.000000    4.936951   clock reconvergence pessimism
                                 -0.074276    4.862674   library setup time
                                              4.862674   data required time
---------------------------------------------------------------------------------------------
                                              4.862674   data required time
                                             -0.822293   data arrival time
---------------------------------------------------------------------------------------------
                                              4.040382   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _295_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.019037    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001488    0.000744    0.000744 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022718    0.015770    0.039634    0.040378 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.015785    0.000853    0.041231 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020473    0.015833    0.044488    0.085719 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.015838    0.000662    0.086382 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.006647    0.024456    0.115273    0.201655 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.024473    0.000339    0.201994 ^ hold2/A (sg13g2_dlygate4sd3_1)
     1    0.010042    0.039062    0.262954    0.464948 ^ hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.039062    0.000412    0.465361 ^ fanout76/A (sg13g2_buf_8)
     8    0.049317    0.025219    0.058738    0.524099 ^ fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.027145    0.005291    0.529390 ^ _128_/A (sg13g2_inv_2)
     5    0.024917    0.032382    0.034509    0.563898 v _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.032396    0.000578    0.564477 v _193_/A1 (sg13g2_o21ai_1)
     2    0.010546    0.093091    0.093374    0.657851 ^ _193_/Y (sg13g2_o21ai_1)
                                                         _026_ (net)
                      0.093093    0.000366    0.658217 ^ _196_/A (sg13g2_xor2_1)
     1    0.002536    0.039512    0.083309    0.741526 ^ _196_/X (sg13g2_xor2_1)
                                                         DPATH.SUM.fa_2.S (net)
                      0.039513    0.000177    0.741703 ^ _295_/D (sg13g2_dfrbpq_1)
                                              0.741703   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.019037    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.001488    0.000744    5.000744 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022718    0.015770    0.039634    5.040378 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.015785    0.000854    5.041232 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020473    0.015833    0.044488    5.085719 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.015846    0.000826    5.086545 ^ _295_/CLK (sg13g2_dfrbpq_1)
                                 -0.150000    4.936544   clock uncertainty
                                  0.000000    4.936544   clock reconvergence pessimism
                                 -0.081200    4.855345   library setup time
                                              4.855345   data required time
---------------------------------------------------------------------------------------------
                                              4.855345   data required time
                                             -0.741703   data arrival time
---------------------------------------------------------------------------------------------
                                              4.113642   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _294_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.019037    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001488    0.000744    0.000744 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022718    0.015770    0.039634    0.040378 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.015785    0.000853    0.041231 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020473    0.015833    0.044488    0.085719 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.015838    0.000662    0.086382 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.006647    0.024456    0.115273    0.201655 ^ _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.024473    0.000339    0.201994 ^ hold2/A (sg13g2_dlygate4sd3_1)
     1    0.010042    0.039062    0.262954    0.464948 ^ hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.039062    0.000412    0.465361 ^ fanout76/A (sg13g2_buf_8)
     8    0.049317    0.025219    0.058738    0.524099 ^ fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.027132    0.005270    0.529369 ^ _192_/A (sg13g2_xnor2_1)
     1    0.001668    0.039653    0.055247    0.584616 ^ _192_/Y (sg13g2_xnor2_1)
                                                         DPATH.SUM.fa_1.S (net)
                      0.039653    0.000065    0.584681 ^ _294_/D (sg13g2_dfrbpq_1)
                                              0.584681   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.019037    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.001488    0.000744    5.000744 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022718    0.015770    0.039634    5.040378 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.015785    0.000854    5.041232 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020473    0.015833    0.044488    5.085719 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.015836    0.000503    5.086222 ^ _294_/CLK (sg13g2_dfrbpq_1)
                                 -0.150000    4.936222   clock uncertainty
                                  0.000000    4.936222   clock reconvergence pessimism
                                 -0.081235    4.854987   library setup time
                                              4.854987   data required time
---------------------------------------------------------------------------------------------
                                              4.854987   data required time
                                             -0.584681   data arrival time
---------------------------------------------------------------------------------------------
                                              4.270306   slack (MET)


Startpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _293_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     1    0.019037    0.000000    0.000000    0.000000 ^ clk (in)
                                                         clk (net)
                      0.001488    0.000744    0.000744 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022718    0.015770    0.039634    0.040378 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.015785    0.000853    0.041231 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020473    0.015833    0.044488    0.085719 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.015838    0.000662    0.086382 ^ _293_/CLK (sg13g2_dfrbpq_1)
     2    0.006603    0.020276    0.114023    0.200404 v _293_/Q (sg13g2_dfrbpq_1)
                                                         DPATH.SUM.Cout0 (net)
                      0.020277    0.000338    0.200743 v hold2/A (sg13g2_dlygate4sd3_1)
     1    0.009815    0.039386    0.265523    0.466266 v hold2/X (sg13g2_dlygate4sd3_1)
                                                         net39 (net)
                      0.039386    0.000403    0.466669 v fanout76/A (sg13g2_buf_8)
     8    0.048157    0.023006    0.061249    0.527917 v fanout76/X (sg13g2_buf_8)
                                                         net76 (net)
                      0.025010    0.005151    0.533068 v _128_/A (sg13g2_inv_2)
     5    0.024926    0.038415    0.036868    0.569936 ^ _128_/Y (sg13g2_inv_2)
                                                         DPATH.SUM.ha_0.S (net)
                      0.038519    0.001632    0.571568 ^ _293_/D (sg13g2_dfrbpq_1)
                                              0.571568   data arrival time

                                  5.000000    5.000000   clock clk (rise edge)
                                  0.000000    5.000000   clock source latency
     1    0.019037    0.000000    0.000000    5.000000 ^ clk (in)
                                                         clk (net)
                      0.001488    0.000744    5.000744 ^ clkbuf_0_clk/A (sg13g2_buf_8)
     2    0.022718    0.015770    0.039634    5.040378 ^ clkbuf_0_clk/X (sg13g2_buf_8)
                                                         clknet_0_clk (net)
                      0.015785    0.000854    5.041232 ^ clkbuf_1_0__f_clk/A (sg13g2_buf_8)
     5    0.020473    0.015833    0.044488    5.085719 ^ clkbuf_1_0__f_clk/X (sg13g2_buf_8)
                                                         clknet_1_0__leaf_clk (net)
                      0.015838    0.000663    5.086382 ^ _293_/CLK (sg13g2_dfrbpq_1)
                                 -0.150000    4.936382   clock uncertainty
                                  0.000000    4.936382   clock reconvergence pessimism
                                 -0.080959    4.855423   library setup time
                                              4.855423   data required time
---------------------------------------------------------------------------------------------
                                              4.855423   data required time
                                             -0.571568   data arrival time
---------------------------------------------------------------------------------------------
                                              4.283855   slack (MET)



