{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1734698295977 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Full Version " "Version 15.0.0 Build 145 04/22/2015 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1734698295985 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 20 20:38:15 2024 " "Processing started: Fri Dec 20 20:38:15 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1734698295985 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1734698295985 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MultiCycleCPU -c MultiCycleCPU " "Command: quartus_map --read_settings_files=on --write_settings_files=off MultiCycleCPU -c MultiCycleCPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1734698295985 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1734698296389 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom1p.v 1 1 " "Found 1 design units, including 1 entities, in source file rom1p.v" { { "Info" "ISGN_ENTITY_NAME" "1 ROM1P " "Found entity 1: ROM1P" {  } { { "ROM1P.v" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/ROM1P.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734698303636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734698303636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "inputsignal.v 1 1 " "Found 1 design units, including 1 entities, in source file inputsignal.v" { { "Info" "ISGN_ENTITY_NAME" "1 InputSignal " "Found entity 1: InputSignal" {  } { { "InputSignal.v" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/InputSignal.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734698303638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734698303638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clockdivider.v 1 1 " "Found 1 design units, including 1 entities, in source file clockdivider.v" { { "Info" "ISGN_ENTITY_NAME" "1 ClockDivider " "Found entity 1: ClockDivider" {  } { { "ClockDivider.v" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/ClockDivider.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734698303640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734698303640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pcaddr.v 1 1 " "Found 1 design units, including 1 entities, in source file pcaddr.v" { { "Info" "ISGN_ENTITY_NAME" "1 PCAddr " "Found entity 1: PCAddr" {  } { { "PCAddr.v" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/PCAddr.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734698303643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734698303643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display.v 1 1 " "Found 1 design units, including 1 entities, in source file display.v" { { "Info" "ISGN_ENTITY_NAME" "1 Display " "Found entity 1: Display" {  } { { "Display.v" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/Display.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734698303645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734698303645 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "DataMemory.v(28) " "Verilog HDL warning at DataMemory.v(28): extended using \"x\" or \"z\"" {  } { { "DataMemory.v" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/DataMemory.v" 28 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1734698303646 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "DataMemory.v(29) " "Verilog HDL warning at DataMemory.v(29): extended using \"x\" or \"z\"" {  } { { "DataMemory.v" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/DataMemory.v" 29 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1734698303646 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "DataMemory.v(30) " "Verilog HDL warning at DataMemory.v(30): extended using \"x\" or \"z\"" {  } { { "DataMemory.v" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/DataMemory.v" 30 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1734698303646 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "DataMemory.v(31) " "Verilog HDL warning at DataMemory.v(31): extended using \"x\" or \"z\"" {  } { { "DataMemory.v" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/DataMemory.v" 31 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1734698303646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datamemory.v 1 1 " "Found 1 design units, including 1 entities, in source file datamemory.v" { { "Info" "ISGN_ENTITY_NAME" "1 DataMemory " "Found entity 1: DataMemory" {  } { { "DataMemory.v" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/DataMemory.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734698303647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734698303647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructiondecoder.v 1 1 " "Found 1 design units, including 1 entities, in source file instructiondecoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 InstructionDecoder " "Found entity 1: InstructionDecoder" {  } { { "InstructionDecoder.v" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/InstructionDecoder.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734698303649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734698303649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructionmemory.v 1 1 " "Found 1 design units, including 1 entities, in source file instructionmemory.v" { { "Info" "ISGN_ENTITY_NAME" "1 InstructionMemory " "Found entity 1: InstructionMemory" {  } { { "InstructionMemory.v" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/InstructionMemory.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734698303651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734698303651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multicyclecpu.v 1 1 " "Found 1 design units, including 1 entities, in source file multicyclecpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 MultiCycleCPU " "Found entity 1: MultiCycleCPU" {  } { { "MultiCycleCPU.v" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/MultiCycleCPU.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734698303654 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734698303654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signzeroextend.v 1 1 " "Found 1 design units, including 1 entities, in source file signzeroextend.v" { { "Info" "ISGN_ENTITY_NAME" "1 SignZeroExtend " "Found entity 1: SignZeroExtend" {  } { { "SignZeroExtend.v" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/SignZeroExtend.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734698303656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734698303656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerfile.v 1 1 " "Found 1 design units, including 1 entities, in source file registerfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 RegisterFile " "Found entity 1: RegisterFile" {  } { { "RegisterFile.v" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/RegisterFile.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734698303658 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734698303658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.v 1 1 " "Found 1 design units, including 1 entities, in source file pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.v" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/PC.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734698303660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734698303660 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 ControlUnit.v(183) " "Verilog HDL Expression warning at ControlUnit.v(183): truncated literal to match 2 bits" {  } { { "ControlUnit.v" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/ControlUnit.v" 183 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1734698303662 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 ControlUnit.v(184) " "Verilog HDL Expression warning at ControlUnit.v(184): truncated literal to match 2 bits" {  } { { "ControlUnit.v" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/ControlUnit.v" 184 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1734698303662 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 ControlUnit.v(185) " "Verilog HDL Expression warning at ControlUnit.v(185): truncated literal to match 2 bits" {  } { { "ControlUnit.v" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/ControlUnit.v" 185 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1734698303662 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "2 ControlUnit.v(186) " "Verilog HDL Expression warning at ControlUnit.v(186): truncated literal to match 2 bits" {  } { { "ControlUnit.v" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/ControlUnit.v" 186 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1734698303662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "controlunit.v 1 1 " "Found 1 design units, including 1 entities, in source file controlunit.v" { { "Info" "ISGN_ENTITY_NAME" "1 ControlUnit " "Found entity 1: ControlUnit" {  } { { "ControlUnit.v" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/ControlUnit.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734698303663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734698303663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU.v" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/ALU.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734698303665 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734698303665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clkmode.v 1 1 " "Found 1 design units, including 1 entities, in source file clkmode.v" { { "Info" "ISGN_ENTITY_NAME" "1 CLKmode " "Found entity 1: CLKmode" {  } { { "CLKmode.v" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/CLKmode.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734698303667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734698303667 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rco MultiCycleCPU.v(67) " "Verilog HDL Implicit Net warning at MultiCycleCPU.v(67): created implicit net for \"rco\"" {  } { { "MultiCycleCPU.v" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/MultiCycleCPU.v" 67 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734698303667 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MultiCycleCPU " "Elaborating entity \"MultiCycleCPU\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1734698303717 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InputSignal InputSignal:InputSignal_module " "Elaborating entity \"InputSignal\" for hierarchy \"InputSignal:InputSignal_module\"" {  } { { "MultiCycleCPU.v" "InputSignal_module" { Text "E:/Project/QuartusProject/MultiCycleCPU/MultiCycleCPU.v" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734698303719 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "input_signal InputSignal.v(20) " "Verilog HDL Always Construct warning at InputSignal.v(20): variable \"input_signal\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "InputSignal.v" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/InputSignal.v" 20 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1734698303720 "|MultiCycleCPU|InputSignal:InputSignal_module"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "input_data InputSignal.v(17) " "Verilog HDL Always Construct warning at InputSignal.v(17): inferring latch(es) for variable \"input_data\", which holds its previous value in one or more paths through the always construct" {  } { { "InputSignal.v" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/InputSignal.v" 17 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1734698303720 "|MultiCycleCPU|InputSignal:InputSignal_module"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "show_computation_result InputSignal.v(17) " "Verilog HDL Always Construct warning at InputSignal.v(17): inferring latch(es) for variable \"show_computation_result\", which holds its previous value in one or more paths through the always construct" {  } { { "InputSignal.v" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/InputSignal.v" 17 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1734698303720 "|MultiCycleCPU|InputSignal:InputSignal_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "show_computation_result InputSignal.v(23) " "Inferred latch for \"show_computation_result\" at InputSignal.v(23)" {  } { { "InputSignal.v" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/InputSignal.v" 23 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734698303720 "|MultiCycleCPU|InputSignal:InputSignal_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_data\[0\] InputSignal.v(19) " "Inferred latch for \"input_data\[0\]\" at InputSignal.v(19)" {  } { { "InputSignal.v" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/InputSignal.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734698303720 "|MultiCycleCPU|InputSignal:InputSignal_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_data\[1\] InputSignal.v(19) " "Inferred latch for \"input_data\[1\]\" at InputSignal.v(19)" {  } { { "InputSignal.v" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/InputSignal.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734698303720 "|MultiCycleCPU|InputSignal:InputSignal_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_data\[2\] InputSignal.v(19) " "Inferred latch for \"input_data\[2\]\" at InputSignal.v(19)" {  } { { "InputSignal.v" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/InputSignal.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734698303720 "|MultiCycleCPU|InputSignal:InputSignal_module"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_data\[3\] InputSignal.v(19) " "Inferred latch for \"input_data\[3\]\" at InputSignal.v(19)" {  } { { "InputSignal.v" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/InputSignal.v" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734698303720 "|MultiCycleCPU|InputSignal:InputSignal_module"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Display Display:display_module " "Elaborating entity \"Display\" for hierarchy \"Display:display_module\"" {  } { { "MultiCycleCPU.v" "display_module" { Text "E:/Project/QuartusProject/MultiCycleCPU/MultiCycleCPU.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734698303721 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Display.v(52) " "Verilog HDL assignment warning at Display.v(52): truncated value with size 32 to match size of target (4)" {  } { { "Display.v" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/Display.v" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1734698303722 "|MultiCycleCPU|Display:display_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Display.v(54) " "Verilog HDL assignment warning at Display.v(54): truncated value with size 32 to match size of target (4)" {  } { { "Display.v" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/Display.v" 54 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1734698303722 "|MultiCycleCPU|Display:display_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Display.v(56) " "Verilog HDL assignment warning at Display.v(56): truncated value with size 32 to match size of target (4)" {  } { { "Display.v" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/Display.v" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1734698303722 "|MultiCycleCPU|Display:display_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Display.v(58) " "Verilog HDL assignment warning at Display.v(58): truncated value with size 32 to match size of target (4)" {  } { { "Display.v" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/Display.v" 58 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1734698303722 "|MultiCycleCPU|Display:display_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Display.v(60) " "Verilog HDL assignment warning at Display.v(60): truncated value with size 32 to match size of target (4)" {  } { { "Display.v" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/Display.v" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1734698303722 "|MultiCycleCPU|Display:display_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Display.v(62) " "Verilog HDL assignment warning at Display.v(62): truncated value with size 32 to match size of target (4)" {  } { { "Display.v" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/Display.v" 62 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1734698303722 "|MultiCycleCPU|Display:display_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Display.v(64) " "Verilog HDL assignment warning at Display.v(64): truncated value with size 32 to match size of target (4)" {  } { { "Display.v" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/Display.v" 64 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1734698303722 "|MultiCycleCPU|Display:display_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Display.v(65) " "Verilog HDL assignment warning at Display.v(65): truncated value with size 32 to match size of target (4)" {  } { { "Display.v" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/Display.v" 65 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1734698303722 "|MultiCycleCPU|Display:display_module"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLKmode CLKmode:clk_generator " "Elaborating entity \"CLKmode\" for hierarchy \"CLKmode:clk_generator\"" {  } { { "MultiCycleCPU.v" "clk_generator" { Text "E:/Project/QuartusProject/MultiCycleCPU/MultiCycleCPU.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734698303722 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegisterFile RegisterFile:register_file " "Elaborating entity \"RegisterFile\" for hierarchy \"RegisterFile:register_file\"" {  } { { "MultiCycleCPU.v" "register_file" { Text "E:/Project/QuartusProject/MultiCycleCPU/MultiCycleCPU.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734698303723 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC PC:program_counter " "Elaborating entity \"PC\" for hierarchy \"PC:program_counter\"" {  } { { "MultiCycleCPU.v" "program_counter" { Text "E:/Project/QuartusProject/MultiCycleCPU/MultiCycleCPU.v" 91 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734698303725 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InstructionMemory InstructionMemory:instruction_memory " "Elaborating entity \"InstructionMemory\" for hierarchy \"InstructionMemory:instruction_memory\"" {  } { { "MultiCycleCPU.v" "instruction_memory" { Text "E:/Project/QuartusProject/MultiCycleCPU/MultiCycleCPU.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734698303726 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "instruction_data_out InstructionMemory.v(22) " "Verilog HDL Always Construct warning at InstructionMemory.v(22): inferring latch(es) for variable \"instruction_data_out\", which holds its previous value in one or more paths through the always construct" {  } { { "InstructionMemory.v" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/InstructionMemory.v" 22 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1734698303727 "|MultiCycleCPU|InstructionMemory:instruction_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_data_out\[0\] InstructionMemory.v(22) " "Inferred latch for \"instruction_data_out\[0\]\" at InstructionMemory.v(22)" {  } { { "InstructionMemory.v" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/InstructionMemory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734698303727 "|MultiCycleCPU|InstructionMemory:instruction_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_data_out\[1\] InstructionMemory.v(22) " "Inferred latch for \"instruction_data_out\[1\]\" at InstructionMemory.v(22)" {  } { { "InstructionMemory.v" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/InstructionMemory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734698303727 "|MultiCycleCPU|InstructionMemory:instruction_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_data_out\[2\] InstructionMemory.v(22) " "Inferred latch for \"instruction_data_out\[2\]\" at InstructionMemory.v(22)" {  } { { "InstructionMemory.v" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/InstructionMemory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734698303727 "|MultiCycleCPU|InstructionMemory:instruction_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_data_out\[3\] InstructionMemory.v(22) " "Inferred latch for \"instruction_data_out\[3\]\" at InstructionMemory.v(22)" {  } { { "InstructionMemory.v" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/InstructionMemory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734698303727 "|MultiCycleCPU|InstructionMemory:instruction_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_data_out\[4\] InstructionMemory.v(22) " "Inferred latch for \"instruction_data_out\[4\]\" at InstructionMemory.v(22)" {  } { { "InstructionMemory.v" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/InstructionMemory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734698303727 "|MultiCycleCPU|InstructionMemory:instruction_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_data_out\[5\] InstructionMemory.v(22) " "Inferred latch for \"instruction_data_out\[5\]\" at InstructionMemory.v(22)" {  } { { "InstructionMemory.v" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/InstructionMemory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734698303727 "|MultiCycleCPU|InstructionMemory:instruction_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_data_out\[6\] InstructionMemory.v(22) " "Inferred latch for \"instruction_data_out\[6\]\" at InstructionMemory.v(22)" {  } { { "InstructionMemory.v" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/InstructionMemory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734698303727 "|MultiCycleCPU|InstructionMemory:instruction_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_data_out\[7\] InstructionMemory.v(22) " "Inferred latch for \"instruction_data_out\[7\]\" at InstructionMemory.v(22)" {  } { { "InstructionMemory.v" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/InstructionMemory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734698303727 "|MultiCycleCPU|InstructionMemory:instruction_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_data_out\[8\] InstructionMemory.v(22) " "Inferred latch for \"instruction_data_out\[8\]\" at InstructionMemory.v(22)" {  } { { "InstructionMemory.v" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/InstructionMemory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734698303727 "|MultiCycleCPU|InstructionMemory:instruction_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_data_out\[9\] InstructionMemory.v(22) " "Inferred latch for \"instruction_data_out\[9\]\" at InstructionMemory.v(22)" {  } { { "InstructionMemory.v" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/InstructionMemory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734698303727 "|MultiCycleCPU|InstructionMemory:instruction_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_data_out\[10\] InstructionMemory.v(22) " "Inferred latch for \"instruction_data_out\[10\]\" at InstructionMemory.v(22)" {  } { { "InstructionMemory.v" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/InstructionMemory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734698303727 "|MultiCycleCPU|InstructionMemory:instruction_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_data_out\[11\] InstructionMemory.v(22) " "Inferred latch for \"instruction_data_out\[11\]\" at InstructionMemory.v(22)" {  } { { "InstructionMemory.v" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/InstructionMemory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734698303727 "|MultiCycleCPU|InstructionMemory:instruction_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_data_out\[12\] InstructionMemory.v(22) " "Inferred latch for \"instruction_data_out\[12\]\" at InstructionMemory.v(22)" {  } { { "InstructionMemory.v" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/InstructionMemory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734698303727 "|MultiCycleCPU|InstructionMemory:instruction_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_data_out\[13\] InstructionMemory.v(22) " "Inferred latch for \"instruction_data_out\[13\]\" at InstructionMemory.v(22)" {  } { { "InstructionMemory.v" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/InstructionMemory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734698303727 "|MultiCycleCPU|InstructionMemory:instruction_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_data_out\[14\] InstructionMemory.v(22) " "Inferred latch for \"instruction_data_out\[14\]\" at InstructionMemory.v(22)" {  } { { "InstructionMemory.v" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/InstructionMemory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734698303727 "|MultiCycleCPU|InstructionMemory:instruction_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_data_out\[15\] InstructionMemory.v(22) " "Inferred latch for \"instruction_data_out\[15\]\" at InstructionMemory.v(22)" {  } { { "InstructionMemory.v" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/InstructionMemory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734698303727 "|MultiCycleCPU|InstructionMemory:instruction_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_data_out\[16\] InstructionMemory.v(22) " "Inferred latch for \"instruction_data_out\[16\]\" at InstructionMemory.v(22)" {  } { { "InstructionMemory.v" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/InstructionMemory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734698303727 "|MultiCycleCPU|InstructionMemory:instruction_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_data_out\[17\] InstructionMemory.v(22) " "Inferred latch for \"instruction_data_out\[17\]\" at InstructionMemory.v(22)" {  } { { "InstructionMemory.v" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/InstructionMemory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734698303727 "|MultiCycleCPU|InstructionMemory:instruction_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_data_out\[18\] InstructionMemory.v(22) " "Inferred latch for \"instruction_data_out\[18\]\" at InstructionMemory.v(22)" {  } { { "InstructionMemory.v" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/InstructionMemory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734698303727 "|MultiCycleCPU|InstructionMemory:instruction_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_data_out\[19\] InstructionMemory.v(22) " "Inferred latch for \"instruction_data_out\[19\]\" at InstructionMemory.v(22)" {  } { { "InstructionMemory.v" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/InstructionMemory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734698303727 "|MultiCycleCPU|InstructionMemory:instruction_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_data_out\[20\] InstructionMemory.v(22) " "Inferred latch for \"instruction_data_out\[20\]\" at InstructionMemory.v(22)" {  } { { "InstructionMemory.v" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/InstructionMemory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734698303727 "|MultiCycleCPU|InstructionMemory:instruction_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_data_out\[21\] InstructionMemory.v(22) " "Inferred latch for \"instruction_data_out\[21\]\" at InstructionMemory.v(22)" {  } { { "InstructionMemory.v" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/InstructionMemory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734698303727 "|MultiCycleCPU|InstructionMemory:instruction_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_data_out\[22\] InstructionMemory.v(22) " "Inferred latch for \"instruction_data_out\[22\]\" at InstructionMemory.v(22)" {  } { { "InstructionMemory.v" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/InstructionMemory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734698303727 "|MultiCycleCPU|InstructionMemory:instruction_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_data_out\[23\] InstructionMemory.v(22) " "Inferred latch for \"instruction_data_out\[23\]\" at InstructionMemory.v(22)" {  } { { "InstructionMemory.v" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/InstructionMemory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734698303727 "|MultiCycleCPU|InstructionMemory:instruction_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_data_out\[24\] InstructionMemory.v(22) " "Inferred latch for \"instruction_data_out\[24\]\" at InstructionMemory.v(22)" {  } { { "InstructionMemory.v" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/InstructionMemory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734698303727 "|MultiCycleCPU|InstructionMemory:instruction_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_data_out\[25\] InstructionMemory.v(22) " "Inferred latch for \"instruction_data_out\[25\]\" at InstructionMemory.v(22)" {  } { { "InstructionMemory.v" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/InstructionMemory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734698303727 "|MultiCycleCPU|InstructionMemory:instruction_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_data_out\[26\] InstructionMemory.v(22) " "Inferred latch for \"instruction_data_out\[26\]\" at InstructionMemory.v(22)" {  } { { "InstructionMemory.v" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/InstructionMemory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734698303727 "|MultiCycleCPU|InstructionMemory:instruction_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_data_out\[27\] InstructionMemory.v(22) " "Inferred latch for \"instruction_data_out\[27\]\" at InstructionMemory.v(22)" {  } { { "InstructionMemory.v" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/InstructionMemory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734698303727 "|MultiCycleCPU|InstructionMemory:instruction_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_data_out\[28\] InstructionMemory.v(22) " "Inferred latch for \"instruction_data_out\[28\]\" at InstructionMemory.v(22)" {  } { { "InstructionMemory.v" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/InstructionMemory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734698303727 "|MultiCycleCPU|InstructionMemory:instruction_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_data_out\[29\] InstructionMemory.v(22) " "Inferred latch for \"instruction_data_out\[29\]\" at InstructionMemory.v(22)" {  } { { "InstructionMemory.v" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/InstructionMemory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734698303727 "|MultiCycleCPU|InstructionMemory:instruction_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_data_out\[30\] InstructionMemory.v(22) " "Inferred latch for \"instruction_data_out\[30\]\" at InstructionMemory.v(22)" {  } { { "InstructionMemory.v" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/InstructionMemory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734698303727 "|MultiCycleCPU|InstructionMemory:instruction_memory"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "instruction_data_out\[31\] InstructionMemory.v(22) " "Inferred latch for \"instruction_data_out\[31\]\" at InstructionMemory.v(22)" {  } { { "InstructionMemory.v" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/InstructionMemory.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734698303727 "|MultiCycleCPU|InstructionMemory:instruction_memory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM1P InstructionMemory:instruction_memory\|ROM1P:ROM " "Elaborating entity \"ROM1P\" for hierarchy \"InstructionMemory:instruction_memory\|ROM1P:ROM\"" {  } { { "InstructionMemory.v" "ROM" { Text "E:/Project/QuartusProject/MultiCycleCPU/InstructionMemory.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734698303728 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram InstructionMemory:instruction_memory\|ROM1P:ROM\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"InstructionMemory:instruction_memory\|ROM1P:ROM\|altsyncram:altsyncram_component\"" {  } { { "ROM1P.v" "altsyncram_component" { Text "E:/Project/QuartusProject/MultiCycleCPU/ROM1P.v" 44 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734698303758 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "InstructionMemory:instruction_memory\|ROM1P:ROM\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"InstructionMemory:instruction_memory\|ROM1P:ROM\|altsyncram:altsyncram_component\"" {  } { { "ROM1P.v" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/ROM1P.v" 44 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734698303759 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "InstructionMemory:instruction_memory\|ROM1P:ROM\|altsyncram:altsyncram_component " "Instantiated megafunction \"InstructionMemory:instruction_memory\|ROM1P:ROM\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734698303768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734698303768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734698303768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file rom.mif " "Parameter \"init_file\" = \"rom.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734698303768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734698303768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734698303768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734698303768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734698303768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734698303768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734698303768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734698303768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734698303768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734698303768 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734698303768 ""}  } { { "ROM1P.v" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/ROM1P.v" 44 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1734698303768 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5rf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5rf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5rf1 " "Found entity 1: altsyncram_5rf1" {  } { { "db/altsyncram_5rf1.tdf" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/db/altsyncram_5rf1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734698303807 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734698303807 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_5rf1 InstructionMemory:instruction_memory\|ROM1P:ROM\|altsyncram:altsyncram_component\|altsyncram_5rf1:auto_generated " "Elaborating entity \"altsyncram_5rf1\" for hierarchy \"InstructionMemory:instruction_memory\|ROM1P:ROM\|altsyncram:altsyncram_component\|altsyncram_5rf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "e:/xiazai/quartus/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734698303807 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InstructionDecoder InstructionDecoder:instruction_decoder " "Elaborating entity \"InstructionDecoder\" for hierarchy \"InstructionDecoder:instruction_decoder\"" {  } { { "MultiCycleCPU.v" "instruction_decoder" { Text "E:/Project/QuartusProject/MultiCycleCPU/MultiCycleCPU.v" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734698303810 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ClockDivider ClockDivider:counter_divider " "Elaborating entity \"ClockDivider\" for hierarchy \"ClockDivider:counter_divider\"" {  } { { "MultiCycleCPU.v" "counter_divider" { Text "E:/Project/QuartusProject/MultiCycleCPU/MultiCycleCPU.v" 121 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734698303811 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ControlUnit ControlUnit:control_unit " "Elaborating entity \"ControlUnit\" for hierarchy \"ControlUnit:control_unit\"" {  } { { "MultiCycleCPU.v" "control_unit" { Text "E:/Project/QuartusProject/MultiCycleCPU/MultiCycleCPU.v" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734698303817 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ControlUnit.v(139) " "Verilog HDL assignment warning at ControlUnit.v(139): truncated value with size 32 to match size of target (1)" {  } { { "ControlUnit.v" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/ControlUnit.v" 139 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1734698303818 "|MultiCycleCPU|ControlUnit:control_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ControlUnit.v(140) " "Verilog HDL assignment warning at ControlUnit.v(140): truncated value with size 32 to match size of target (1)" {  } { { "ControlUnit.v" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/ControlUnit.v" 140 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1734698303818 "|MultiCycleCPU|ControlUnit:control_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ControlUnit.v(141) " "Verilog HDL assignment warning at ControlUnit.v(141): truncated value with size 32 to match size of target (1)" {  } { { "ControlUnit.v" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/ControlUnit.v" 141 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1734698303818 "|MultiCycleCPU|ControlUnit:control_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ControlUnit.v(142) " "Verilog HDL assignment warning at ControlUnit.v(142): truncated value with size 32 to match size of target (1)" {  } { { "ControlUnit.v" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/ControlUnit.v" 142 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1734698303818 "|MultiCycleCPU|ControlUnit:control_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ControlUnit.v(143) " "Verilog HDL assignment warning at ControlUnit.v(143): truncated value with size 32 to match size of target (1)" {  } { { "ControlUnit.v" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/ControlUnit.v" 143 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1734698303818 "|MultiCycleCPU|ControlUnit:control_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ControlUnit.v(144) " "Verilog HDL assignment warning at ControlUnit.v(144): truncated value with size 32 to match size of target (1)" {  } { { "ControlUnit.v" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/ControlUnit.v" 144 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1734698303819 "|MultiCycleCPU|ControlUnit:control_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ControlUnit.v(145) " "Verilog HDL assignment warning at ControlUnit.v(145): truncated value with size 32 to match size of target (1)" {  } { { "ControlUnit.v" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/ControlUnit.v" 145 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1734698303819 "|MultiCycleCPU|ControlUnit:control_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ControlUnit.v(146) " "Verilog HDL assignment warning at ControlUnit.v(146): truncated value with size 32 to match size of target (1)" {  } { { "ControlUnit.v" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/ControlUnit.v" 146 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1734698303819 "|MultiCycleCPU|ControlUnit:control_unit"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ControlUnit.v(147) " "Verilog HDL assignment warning at ControlUnit.v(147): truncated value with size 32 to match size of target (1)" {  } { { "ControlUnit.v" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/ControlUnit.v" 147 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1734698303819 "|MultiCycleCPU|ControlUnit:control_unit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "output_number_select ControlUnit.v(135) " "Verilog HDL Always Construct warning at ControlUnit.v(135): inferring latch(es) for variable \"output_number_select\", which holds its previous value in one or more paths through the always construct" {  } { { "ControlUnit.v" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/ControlUnit.v" 135 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1734698303819 "|MultiCycleCPU|ControlUnit:control_unit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "input_number_select ControlUnit.v(135) " "Verilog HDL Always Construct warning at ControlUnit.v(135): inferring latch(es) for variable \"input_number_select\", which holds its previous value in one or more paths through the always construct" {  } { { "ControlUnit.v" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/ControlUnit.v" 135 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1734698303819 "|MultiCycleCPU|ControlUnit:control_unit"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "alu_operation ControlUnit.v(161) " "Verilog HDL Always Construct warning at ControlUnit.v(161): inferring latch(es) for variable \"alu_operation\", which holds its previous value in one or more paths through the always construct" {  } { { "ControlUnit.v" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/ControlUnit.v" 161 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1734698303820 "|MultiCycleCPU|ControlUnit:control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_operation\[0\] ControlUnit.v(164) " "Inferred latch for \"alu_operation\[0\]\" at ControlUnit.v(164)" {  } { { "ControlUnit.v" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/ControlUnit.v" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734698303821 "|MultiCycleCPU|ControlUnit:control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_operation\[1\] ControlUnit.v(164) " "Inferred latch for \"alu_operation\[1\]\" at ControlUnit.v(164)" {  } { { "ControlUnit.v" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/ControlUnit.v" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734698303821 "|MultiCycleCPU|ControlUnit:control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_operation\[2\] ControlUnit.v(164) " "Inferred latch for \"alu_operation\[2\]\" at ControlUnit.v(164)" {  } { { "ControlUnit.v" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/ControlUnit.v" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734698303822 "|MultiCycleCPU|ControlUnit:control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_operation\[3\] ControlUnit.v(164) " "Inferred latch for \"alu_operation\[3\]\" at ControlUnit.v(164)" {  } { { "ControlUnit.v" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/ControlUnit.v" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734698303822 "|MultiCycleCPU|ControlUnit:control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "alu_operation\[4\] ControlUnit.v(164) " "Inferred latch for \"alu_operation\[4\]\" at ControlUnit.v(164)" {  } { { "ControlUnit.v" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/ControlUnit.v" 164 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734698303822 "|MultiCycleCPU|ControlUnit:control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "input_number_select ControlUnit.v(138) " "Inferred latch for \"input_number_select\" at ControlUnit.v(138)" {  } { { "ControlUnit.v" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/ControlUnit.v" 138 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734698303822 "|MultiCycleCPU|ControlUnit:control_unit"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "output_number_select ControlUnit.v(137) " "Inferred latch for \"output_number_select\" at ControlUnit.v(137)" {  } { { "ControlUnit.v" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/ControlUnit.v" 137 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1734698303822 "|MultiCycleCPU|ControlUnit:control_unit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:alu_module " "Elaborating entity \"ALU\" for hierarchy \"ALU:alu_module\"" {  } { { "MultiCycleCPU.v" "alu_module" { Text "E:/Project/QuartusProject/MultiCycleCPU/MultiCycleCPU.v" 161 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734698303830 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ALU.v(53) " "Verilog HDL assignment warning at ALU.v(53): truncated value with size 32 to match size of target (1)" {  } { { "ALU.v" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/ALU.v" 53 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1734698303832 "|MultiCycleCPU|ALU:alu_module"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ALU.v(152) " "Verilog HDL assignment warning at ALU.v(152): truncated value with size 32 to match size of target (1)" {  } { { "ALU.v" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/ALU.v" 152 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1734698303832 "|MultiCycleCPU|ALU:alu_module"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PCAddr PCAddr:pc_address_module " "Elaborating entity \"PCAddr\" for hierarchy \"PCAddr:pc_address_module\"" {  } { { "MultiCycleCPU.v" "pc_address_module" { Text "E:/Project/QuartusProject/MultiCycleCPU/MultiCycleCPU.v" 171 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734698303833 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DataMemory DataMemory:data_memory " "Elaborating entity \"DataMemory\" for hierarchy \"DataMemory:data_memory\"" {  } { { "MultiCycleCPU.v" "data_memory" { Text "E:/Project/QuartusProject/MultiCycleCPU/MultiCycleCPU.v" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734698303834 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SignZeroExtend SignZeroExtend:sign_zero_extend " "Elaborating entity \"SignZeroExtend\" for hierarchy \"SignZeroExtend:sign_zero_extend\"" {  } { { "MultiCycleCPU.v" "sign_zero_extend" { Text "E:/Project/QuartusProject/MultiCycleCPU/MultiCycleCPU.v" 190 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734698303838 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "InstructionMemory:instruction_memory\|instruction_data_out\[1\] " "LATCH primitive \"InstructionMemory:instruction_memory\|instruction_data_out\[1\]\" is permanently enabled" {  } { { "InstructionMemory.v" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/InstructionMemory.v" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1734698303966 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "InstructionMemory:instruction_memory\|instruction_data_out\[2\] " "LATCH primitive \"InstructionMemory:instruction_memory\|instruction_data_out\[2\]\" is permanently enabled" {  } { { "InstructionMemory.v" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/InstructionMemory.v" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1734698303966 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "InstructionMemory:instruction_memory\|instruction_data_out\[3\] " "LATCH primitive \"InstructionMemory:instruction_memory\|instruction_data_out\[3\]\" is permanently enabled" {  } { { "InstructionMemory.v" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/InstructionMemory.v" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1734698303966 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "InstructionMemory:instruction_memory\|instruction_data_out\[4\] " "LATCH primitive \"InstructionMemory:instruction_memory\|instruction_data_out\[4\]\" is permanently enabled" {  } { { "InstructionMemory.v" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/InstructionMemory.v" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1734698303966 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "InstructionMemory:instruction_memory\|instruction_data_out\[5\] " "LATCH primitive \"InstructionMemory:instruction_memory\|instruction_data_out\[5\]\" is permanently enabled" {  } { { "InstructionMemory.v" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/InstructionMemory.v" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1734698303966 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "InstructionMemory:instruction_memory\|instruction_data_out\[6\] " "LATCH primitive \"InstructionMemory:instruction_memory\|instruction_data_out\[6\]\" is permanently enabled" {  } { { "InstructionMemory.v" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/InstructionMemory.v" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1734698303966 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "InstructionMemory:instruction_memory\|instruction_data_out\[7\] " "LATCH primitive \"InstructionMemory:instruction_memory\|instruction_data_out\[7\]\" is permanently enabled" {  } { { "InstructionMemory.v" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/InstructionMemory.v" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1734698303966 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "InstructionMemory:instruction_memory\|instruction_data_out\[8\] " "LATCH primitive \"InstructionMemory:instruction_memory\|instruction_data_out\[8\]\" is permanently enabled" {  } { { "InstructionMemory.v" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/InstructionMemory.v" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1734698303966 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "InstructionMemory:instruction_memory\|instruction_data_out\[9\] " "LATCH primitive \"InstructionMemory:instruction_memory\|instruction_data_out\[9\]\" is permanently enabled" {  } { { "InstructionMemory.v" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/InstructionMemory.v" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1734698303966 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "InstructionMemory:instruction_memory\|instruction_data_out\[10\] " "LATCH primitive \"InstructionMemory:instruction_memory\|instruction_data_out\[10\]\" is permanently enabled" {  } { { "InstructionMemory.v" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/InstructionMemory.v" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1734698303966 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "InstructionMemory:instruction_memory\|instruction_data_out\[11\] " "LATCH primitive \"InstructionMemory:instruction_memory\|instruction_data_out\[11\]\" is permanently enabled" {  } { { "InstructionMemory.v" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/InstructionMemory.v" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1734698303966 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "InstructionMemory:instruction_memory\|instruction_data_out\[12\] " "LATCH primitive \"InstructionMemory:instruction_memory\|instruction_data_out\[12\]\" is permanently enabled" {  } { { "InstructionMemory.v" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/InstructionMemory.v" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1734698303966 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "InstructionMemory:instruction_memory\|instruction_data_out\[13\] " "LATCH primitive \"InstructionMemory:instruction_memory\|instruction_data_out\[13\]\" is permanently enabled" {  } { { "InstructionMemory.v" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/InstructionMemory.v" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1734698303966 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "InstructionMemory:instruction_memory\|instruction_data_out\[14\] " "LATCH primitive \"InstructionMemory:instruction_memory\|instruction_data_out\[14\]\" is permanently enabled" {  } { { "InstructionMemory.v" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/InstructionMemory.v" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1734698303966 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "InstructionMemory:instruction_memory\|instruction_data_out\[15\] " "LATCH primitive \"InstructionMemory:instruction_memory\|instruction_data_out\[15\]\" is permanently enabled" {  } { { "InstructionMemory.v" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/InstructionMemory.v" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1734698303966 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "InstructionMemory:instruction_memory\|instruction_data_out\[16\] " "LATCH primitive \"InstructionMemory:instruction_memory\|instruction_data_out\[16\]\" is permanently enabled" {  } { { "InstructionMemory.v" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/InstructionMemory.v" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1734698303966 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "InstructionMemory:instruction_memory\|instruction_data_out\[17\] " "LATCH primitive \"InstructionMemory:instruction_memory\|instruction_data_out\[17\]\" is permanently enabled" {  } { { "InstructionMemory.v" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/InstructionMemory.v" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1734698303966 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "InstructionMemory:instruction_memory\|instruction_data_out\[18\] " "LATCH primitive \"InstructionMemory:instruction_memory\|instruction_data_out\[18\]\" is permanently enabled" {  } { { "InstructionMemory.v" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/InstructionMemory.v" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1734698303966 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "InstructionMemory:instruction_memory\|instruction_data_out\[19\] " "LATCH primitive \"InstructionMemory:instruction_memory\|instruction_data_out\[19\]\" is permanently enabled" {  } { { "InstructionMemory.v" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/InstructionMemory.v" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1734698303966 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "InstructionMemory:instruction_memory\|instruction_data_out\[20\] " "LATCH primitive \"InstructionMemory:instruction_memory\|instruction_data_out\[20\]\" is permanently enabled" {  } { { "InstructionMemory.v" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/InstructionMemory.v" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1734698303966 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "InstructionMemory:instruction_memory\|instruction_data_out\[21\] " "LATCH primitive \"InstructionMemory:instruction_memory\|instruction_data_out\[21\]\" is permanently enabled" {  } { { "InstructionMemory.v" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/InstructionMemory.v" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1734698303966 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "InstructionMemory:instruction_memory\|instruction_data_out\[22\] " "LATCH primitive \"InstructionMemory:instruction_memory\|instruction_data_out\[22\]\" is permanently enabled" {  } { { "InstructionMemory.v" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/InstructionMemory.v" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1734698303966 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "InstructionMemory:instruction_memory\|instruction_data_out\[23\] " "LATCH primitive \"InstructionMemory:instruction_memory\|instruction_data_out\[23\]\" is permanently enabled" {  } { { "InstructionMemory.v" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/InstructionMemory.v" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1734698303966 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "InstructionMemory:instruction_memory\|instruction_data_out\[24\] " "LATCH primitive \"InstructionMemory:instruction_memory\|instruction_data_out\[24\]\" is permanently enabled" {  } { { "InstructionMemory.v" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/InstructionMemory.v" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1734698303966 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "InstructionMemory:instruction_memory\|instruction_data_out\[25\] " "LATCH primitive \"InstructionMemory:instruction_memory\|instruction_data_out\[25\]\" is permanently enabled" {  } { { "InstructionMemory.v" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/InstructionMemory.v" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1734698303966 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "InstructionMemory:instruction_memory\|instruction_data_out\[26\] " "LATCH primitive \"InstructionMemory:instruction_memory\|instruction_data_out\[26\]\" is permanently enabled" {  } { { "InstructionMemory.v" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/InstructionMemory.v" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1734698303966 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "InstructionMemory:instruction_memory\|instruction_data_out\[27\] " "LATCH primitive \"InstructionMemory:instruction_memory\|instruction_data_out\[27\]\" is permanently enabled" {  } { { "InstructionMemory.v" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/InstructionMemory.v" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1734698303966 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "InstructionMemory:instruction_memory\|instruction_data_out\[28\] " "LATCH primitive \"InstructionMemory:instruction_memory\|instruction_data_out\[28\]\" is permanently enabled" {  } { { "InstructionMemory.v" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/InstructionMemory.v" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1734698303966 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "InstructionMemory:instruction_memory\|instruction_data_out\[29\] " "LATCH primitive \"InstructionMemory:instruction_memory\|instruction_data_out\[29\]\" is permanently enabled" {  } { { "InstructionMemory.v" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/InstructionMemory.v" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1734698303966 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "InstructionMemory:instruction_memory\|instruction_data_out\[30\] " "LATCH primitive \"InstructionMemory:instruction_memory\|instruction_data_out\[30\]\" is permanently enabled" {  } { { "InstructionMemory.v" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/InstructionMemory.v" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1734698303966 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "InstructionMemory:instruction_memory\|instruction_data_out\[31\] " "LATCH primitive \"InstructionMemory:instruction_memory\|instruction_data_out\[31\]\" is permanently enabled" {  } { { "InstructionMemory.v" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/InstructionMemory.v" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1734698303967 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "InstructionMemory:instruction_memory\|instruction_data_out\[0\] " "LATCH primitive \"InstructionMemory:instruction_memory\|instruction_data_out\[0\]\" is permanently enabled" {  } { { "InstructionMemory.v" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/InstructionMemory.v" 22 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1734698303967 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "InputSignal:InputSignal_module\|input_data\[0\] " "LATCH primitive \"InputSignal:InputSignal_module\|input_data\[0\]\" is permanently enabled" {  } { { "InputSignal.v" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/InputSignal.v" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1734698303967 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "InputSignal:InputSignal_module\|input_data\[1\] " "LATCH primitive \"InputSignal:InputSignal_module\|input_data\[1\]\" is permanently enabled" {  } { { "InputSignal.v" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/InputSignal.v" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1734698303967 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "InputSignal:InputSignal_module\|input_data\[2\] " "LATCH primitive \"InputSignal:InputSignal_module\|input_data\[2\]\" is permanently enabled" {  } { { "InputSignal.v" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/InputSignal.v" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1734698303967 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "InputSignal:InputSignal_module\|input_data\[3\] " "LATCH primitive \"InputSignal:InputSignal_module\|input_data\[3\]\" is permanently enabled" {  } { { "InputSignal.v" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/InputSignal.v" 19 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1734698303967 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "RegisterFile:register_file\|regFile " "RAM logic \"RegisterFile:register_file\|regFile\" is uninferred due to asynchronous read logic" {  } { { "RegisterFile.v" "regFile" { Text "E:/Project/QuartusProject/MultiCycleCPU/RegisterFile.v" 20 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1734698304313 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1734698304313 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DataMemory:data_memory\|data_bus\[0\] " "Converted tri-state buffer \"DataMemory:data_memory\|data_bus\[0\]\" feeding internal logic into a wire" {  } { { "DataMemory.v" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/DataMemory.v" 12 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1734698304340 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DataMemory:data_memory\|data_bus\[1\] " "Converted tri-state buffer \"DataMemory:data_memory\|data_bus\[1\]\" feeding internal logic into a wire" {  } { { "DataMemory.v" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/DataMemory.v" 12 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1734698304340 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DataMemory:data_memory\|data_bus\[2\] " "Converted tri-state buffer \"DataMemory:data_memory\|data_bus\[2\]\" feeding internal logic into a wire" {  } { { "DataMemory.v" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/DataMemory.v" 12 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1734698304340 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DataMemory:data_memory\|data_bus\[3\] " "Converted tri-state buffer \"DataMemory:data_memory\|data_bus\[3\]\" feeding internal logic into a wire" {  } { { "DataMemory.v" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/DataMemory.v" 12 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1734698304340 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DataMemory:data_memory\|data_bus\[4\] " "Converted tri-state buffer \"DataMemory:data_memory\|data_bus\[4\]\" feeding internal logic into a wire" {  } { { "DataMemory.v" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/DataMemory.v" 12 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1734698304340 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DataMemory:data_memory\|data_bus\[5\] " "Converted tri-state buffer \"DataMemory:data_memory\|data_bus\[5\]\" feeding internal logic into a wire" {  } { { "DataMemory.v" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/DataMemory.v" 12 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1734698304340 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DataMemory:data_memory\|data_bus\[6\] " "Converted tri-state buffer \"DataMemory:data_memory\|data_bus\[6\]\" feeding internal logic into a wire" {  } { { "DataMemory.v" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/DataMemory.v" 12 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1734698304340 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DataMemory:data_memory\|data_bus\[7\] " "Converted tri-state buffer \"DataMemory:data_memory\|data_bus\[7\]\" feeding internal logic into a wire" {  } { { "DataMemory.v" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/DataMemory.v" 12 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1734698304340 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DataMemory:data_memory\|data_bus\[8\] " "Converted tri-state buffer \"DataMemory:data_memory\|data_bus\[8\]\" feeding internal logic into a wire" {  } { { "DataMemory.v" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/DataMemory.v" 12 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1734698304340 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DataMemory:data_memory\|data_bus\[9\] " "Converted tri-state buffer \"DataMemory:data_memory\|data_bus\[9\]\" feeding internal logic into a wire" {  } { { "DataMemory.v" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/DataMemory.v" 12 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1734698304340 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DataMemory:data_memory\|data_bus\[10\] " "Converted tri-state buffer \"DataMemory:data_memory\|data_bus\[10\]\" feeding internal logic into a wire" {  } { { "DataMemory.v" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/DataMemory.v" 12 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1734698304340 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DataMemory:data_memory\|data_bus\[11\] " "Converted tri-state buffer \"DataMemory:data_memory\|data_bus\[11\]\" feeding internal logic into a wire" {  } { { "DataMemory.v" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/DataMemory.v" 12 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1734698304340 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DataMemory:data_memory\|data_bus\[12\] " "Converted tri-state buffer \"DataMemory:data_memory\|data_bus\[12\]\" feeding internal logic into a wire" {  } { { "DataMemory.v" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/DataMemory.v" 12 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1734698304340 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DataMemory:data_memory\|data_bus\[13\] " "Converted tri-state buffer \"DataMemory:data_memory\|data_bus\[13\]\" feeding internal logic into a wire" {  } { { "DataMemory.v" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/DataMemory.v" 12 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1734698304340 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DataMemory:data_memory\|data_bus\[14\] " "Converted tri-state buffer \"DataMemory:data_memory\|data_bus\[14\]\" feeding internal logic into a wire" {  } { { "DataMemory.v" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/DataMemory.v" 12 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1734698304340 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DataMemory:data_memory\|data_bus\[15\] " "Converted tri-state buffer \"DataMemory:data_memory\|data_bus\[15\]\" feeding internal logic into a wire" {  } { { "DataMemory.v" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/DataMemory.v" 12 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1734698304340 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DataMemory:data_memory\|data_bus\[16\] " "Converted tri-state buffer \"DataMemory:data_memory\|data_bus\[16\]\" feeding internal logic into a wire" {  } { { "DataMemory.v" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/DataMemory.v" 12 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1734698304340 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DataMemory:data_memory\|data_bus\[17\] " "Converted tri-state buffer \"DataMemory:data_memory\|data_bus\[17\]\" feeding internal logic into a wire" {  } { { "DataMemory.v" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/DataMemory.v" 12 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1734698304340 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DataMemory:data_memory\|data_bus\[18\] " "Converted tri-state buffer \"DataMemory:data_memory\|data_bus\[18\]\" feeding internal logic into a wire" {  } { { "DataMemory.v" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/DataMemory.v" 12 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1734698304340 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DataMemory:data_memory\|data_bus\[19\] " "Converted tri-state buffer \"DataMemory:data_memory\|data_bus\[19\]\" feeding internal logic into a wire" {  } { { "DataMemory.v" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/DataMemory.v" 12 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1734698304340 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DataMemory:data_memory\|data_bus\[20\] " "Converted tri-state buffer \"DataMemory:data_memory\|data_bus\[20\]\" feeding internal logic into a wire" {  } { { "DataMemory.v" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/DataMemory.v" 12 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1734698304340 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DataMemory:data_memory\|data_bus\[21\] " "Converted tri-state buffer \"DataMemory:data_memory\|data_bus\[21\]\" feeding internal logic into a wire" {  } { { "DataMemory.v" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/DataMemory.v" 12 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1734698304340 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DataMemory:data_memory\|data_bus\[22\] " "Converted tri-state buffer \"DataMemory:data_memory\|data_bus\[22\]\" feeding internal logic into a wire" {  } { { "DataMemory.v" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/DataMemory.v" 12 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1734698304340 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DataMemory:data_memory\|data_bus\[23\] " "Converted tri-state buffer \"DataMemory:data_memory\|data_bus\[23\]\" feeding internal logic into a wire" {  } { { "DataMemory.v" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/DataMemory.v" 12 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1734698304340 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DataMemory:data_memory\|data_bus\[24\] " "Converted tri-state buffer \"DataMemory:data_memory\|data_bus\[24\]\" feeding internal logic into a wire" {  } { { "DataMemory.v" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/DataMemory.v" 12 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1734698304340 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DataMemory:data_memory\|data_bus\[25\] " "Converted tri-state buffer \"DataMemory:data_memory\|data_bus\[25\]\" feeding internal logic into a wire" {  } { { "DataMemory.v" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/DataMemory.v" 12 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1734698304340 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DataMemory:data_memory\|data_bus\[26\] " "Converted tri-state buffer \"DataMemory:data_memory\|data_bus\[26\]\" feeding internal logic into a wire" {  } { { "DataMemory.v" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/DataMemory.v" 12 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1734698304340 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DataMemory:data_memory\|data_bus\[27\] " "Converted tri-state buffer \"DataMemory:data_memory\|data_bus\[27\]\" feeding internal logic into a wire" {  } { { "DataMemory.v" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/DataMemory.v" 12 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1734698304340 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DataMemory:data_memory\|data_bus\[28\] " "Converted tri-state buffer \"DataMemory:data_memory\|data_bus\[28\]\" feeding internal logic into a wire" {  } { { "DataMemory.v" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/DataMemory.v" 12 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1734698304340 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DataMemory:data_memory\|data_bus\[29\] " "Converted tri-state buffer \"DataMemory:data_memory\|data_bus\[29\]\" feeding internal logic into a wire" {  } { { "DataMemory.v" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/DataMemory.v" 12 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1734698304340 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DataMemory:data_memory\|data_bus\[30\] " "Converted tri-state buffer \"DataMemory:data_memory\|data_bus\[30\]\" feeding internal logic into a wire" {  } { { "DataMemory.v" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/DataMemory.v" 12 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1734698304340 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "DataMemory:data_memory\|data_bus\[31\] " "Converted tri-state buffer \"DataMemory:data_memory\|data_bus\[31\]\" feeding internal logic into a wire" {  } { { "DataMemory.v" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/DataMemory.v" 12 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1734698304340 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1734698304340 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "16 " "Inferred 16 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Display:display_module\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Display:display_module\|Mod0\"" {  } { { "Display.v" "Mod0" { Text "E:/Project/QuartusProject/MultiCycleCPU/Display.v" 53 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734698305349 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Display:display_module\|Mod1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Display:display_module\|Mod1\"" {  } { { "Display.v" "Mod1" { Text "E:/Project/QuartusProject/MultiCycleCPU/Display.v" 55 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734698305349 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Display:display_module\|Mod2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Display:display_module\|Mod2\"" {  } { { "Display.v" "Mod2" { Text "E:/Project/QuartusProject/MultiCycleCPU/Display.v" 57 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734698305349 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Display:display_module\|Mod3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Display:display_module\|Mod3\"" {  } { { "Display.v" "Mod3" { Text "E:/Project/QuartusProject/MultiCycleCPU/Display.v" 59 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734698305349 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Display:display_module\|Mod4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Display:display_module\|Mod4\"" {  } { { "Display.v" "Mod4" { Text "E:/Project/QuartusProject/MultiCycleCPU/Display.v" 61 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734698305349 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Display:display_module\|Mod5 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Display:display_module\|Mod5\"" {  } { { "Display.v" "Mod5" { Text "E:/Project/QuartusProject/MultiCycleCPU/Display.v" 63 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734698305349 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Display:display_module\|Mod6 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Display:display_module\|Mod6\"" {  } { { "Display.v" "Mod6" { Text "E:/Project/QuartusProject/MultiCycleCPU/Display.v" 65 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734698305349 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Display:display_module\|Div6 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Display:display_module\|Div6\"" {  } { { "Display.v" "Div6" { Text "E:/Project/QuartusProject/MultiCycleCPU/Display.v" 64 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734698305349 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Display:display_module\|Div5 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Display:display_module\|Div5\"" {  } { { "Display.v" "Div5" { Text "E:/Project/QuartusProject/MultiCycleCPU/Display.v" 62 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734698305349 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Display:display_module\|Div4 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Display:display_module\|Div4\"" {  } { { "Display.v" "Div4" { Text "E:/Project/QuartusProject/MultiCycleCPU/Display.v" 60 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734698305349 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Display:display_module\|Div3 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Display:display_module\|Div3\"" {  } { { "Display.v" "Div3" { Text "E:/Project/QuartusProject/MultiCycleCPU/Display.v" 58 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734698305349 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Display:display_module\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Display:display_module\|Div2\"" {  } { { "Display.v" "Div2" { Text "E:/Project/QuartusProject/MultiCycleCPU/Display.v" 56 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734698305349 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Display:display_module\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Display:display_module\|Div1\"" {  } { { "Display.v" "Div1" { Text "E:/Project/QuartusProject/MultiCycleCPU/Display.v" 54 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734698305349 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "Display:display_module\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"Display:display_module\|Div0\"" {  } { { "Display.v" "Div0" { Text "E:/Project/QuartusProject/MultiCycleCPU/Display.v" 52 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734698305349 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "ALU:alu_module\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"ALU:alu_module\|Div0\"" {  } { { "ALU.v" "Div0" { Text "E:/Project/QuartusProject/MultiCycleCPU/ALU.v" 73 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734698305349 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "ALU:alu_module\|Mod0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"ALU:alu_module\|Mod0\"" {  } { { "ALU.v" "Mod0" { Text "E:/Project/QuartusProject/MultiCycleCPU/ALU.v" 74 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734698305349 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1734698305349 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Display:display_module\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"Display:display_module\|lpm_divide:Mod0\"" {  } { { "Display.v" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/Display.v" 53 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734698305379 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Display:display_module\|lpm_divide:Mod0 " "Instantiated megafunction \"Display:display_module\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734698305381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 24 " "Parameter \"LPM_WIDTHD\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734698305381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734698305381 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734698305381 ""}  } { { "Display.v" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/Display.v" 53 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1734698305381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_75m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_75m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_75m " "Found entity 1: lpm_divide_75m" {  } { { "db/lpm_divide_75m.tdf" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/db/lpm_divide_75m.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734698305415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734698305415 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_anh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_anh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_anh " "Found entity 1: sign_div_unsign_anh" {  } { { "db/sign_div_unsign_anh.tdf" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/db/sign_div_unsign_anh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734698305427 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734698305427 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_q2f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_q2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_q2f " "Found entity 1: alt_u_div_q2f" {  } { { "db/alt_u_div_q2f.tdf" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/db/alt_u_div_q2f.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734698305489 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734698305489 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Display:display_module\|lpm_divide:Mod1 " "Elaborated megafunction instantiation \"Display:display_module\|lpm_divide:Mod1\"" {  } { { "Display.v" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/Display.v" 55 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734698305509 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Display:display_module\|lpm_divide:Mod1 " "Instantiated megafunction \"Display:display_module\|lpm_divide:Mod1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 24 " "Parameter \"LPM_WIDTHN\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734698305512 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 20 " "Parameter \"LPM_WIDTHD\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734698305512 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734698305512 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734698305512 ""}  } { { "Display.v" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/Display.v" 55 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1734698305512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_45m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_45m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_45m " "Found entity 1: lpm_divide_45m" {  } { { "db/lpm_divide_45m.tdf" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/db/lpm_divide_45m.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734698305547 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734698305547 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_7nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_7nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_7nh " "Found entity 1: sign_div_unsign_7nh" {  } { { "db/sign_div_unsign_7nh.tdf" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/db/sign_div_unsign_7nh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734698305557 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734698305557 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_k2f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_k2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_k2f " "Found entity 1: alt_u_div_k2f" {  } { { "db/alt_u_div_k2f.tdf" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/db/alt_u_div_k2f.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734698305599 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734698305599 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Display:display_module\|lpm_divide:Mod2 " "Elaborated megafunction instantiation \"Display:display_module\|lpm_divide:Mod2\"" {  } { { "Display.v" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/Display.v" 57 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734698305612 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Display:display_module\|lpm_divide:Mod2 " "Instantiated megafunction \"Display:display_module\|lpm_divide:Mod2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 20 " "Parameter \"LPM_WIDTHN\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734698305615 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 17 " "Parameter \"LPM_WIDTHD\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734698305615 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734698305615 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734698305615 ""}  } { { "Display.v" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/Display.v" 57 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1734698305615 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_85m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_85m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_85m " "Found entity 1: lpm_divide_85m" {  } { { "db/lpm_divide_85m.tdf" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/db/lpm_divide_85m.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734698305649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734698305649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_bnh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_bnh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_bnh " "Found entity 1: sign_div_unsign_bnh" {  } { { "db/sign_div_unsign_bnh.tdf" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/db/sign_div_unsign_bnh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734698305660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734698305660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_p2f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_p2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_p2f " "Found entity 1: alt_u_div_p2f" {  } { { "db/alt_u_div_p2f.tdf" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/db/alt_u_div_p2f.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734698305691 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734698305691 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Display:display_module\|lpm_divide:Mod3 " "Elaborated megafunction instantiation \"Display:display_module\|lpm_divide:Mod3\"" {  } { { "Display.v" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/Display.v" 59 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734698305702 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Display:display_module\|lpm_divide:Mod3 " "Instantiated megafunction \"Display:display_module\|lpm_divide:Mod3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 17 " "Parameter \"LPM_WIDTHN\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734698305705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 14 " "Parameter \"LPM_WIDTHD\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734698305705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734698305705 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734698305705 ""}  } { { "Display.v" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/Display.v" 59 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1734698305705 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_95m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_95m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_95m " "Found entity 1: lpm_divide_95m" {  } { { "db/lpm_divide_95m.tdf" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/db/lpm_divide_95m.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734698305739 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734698305739 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_cnh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_cnh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_cnh " "Found entity 1: sign_div_unsign_cnh" {  } { { "db/sign_div_unsign_cnh.tdf" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/db/sign_div_unsign_cnh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734698305750 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734698305750 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_u2f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_u2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_u2f " "Found entity 1: alt_u_div_u2f" {  } { { "db/alt_u_div_u2f.tdf" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/db/alt_u_div_u2f.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734698305774 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734698305774 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Display:display_module\|lpm_divide:Mod4 " "Elaborated megafunction instantiation \"Display:display_module\|lpm_divide:Mod4\"" {  } { { "Display.v" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/Display.v" 61 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734698305784 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Display:display_module\|lpm_divide:Mod4 " "Instantiated megafunction \"Display:display_module\|lpm_divide:Mod4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 14 " "Parameter \"LPM_WIDTHN\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734698305788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 10 " "Parameter \"LPM_WIDTHD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734698305788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734698305788 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734698305788 ""}  } { { "Display.v" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/Display.v" 61 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1734698305788 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_25m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_25m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_25m " "Found entity 1: lpm_divide_25m" {  } { { "db/lpm_divide_25m.tdf" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/db/lpm_divide_25m.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734698305821 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734698305821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_5nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_5nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_5nh " "Found entity 1: sign_div_unsign_5nh" {  } { { "db/sign_div_unsign_5nh.tdf" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/db/sign_div_unsign_5nh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734698305832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734698305832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_g2f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_g2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_g2f " "Found entity 1: alt_u_div_g2f" {  } { { "db/alt_u_div_g2f.tdf" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/db/alt_u_div_g2f.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734698305850 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734698305850 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Display:display_module\|lpm_divide:Mod5 " "Elaborated megafunction instantiation \"Display:display_module\|lpm_divide:Mod5\"" {  } { { "Display.v" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/Display.v" 63 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734698305858 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Display:display_module\|lpm_divide:Mod5 " "Instantiated megafunction \"Display:display_module\|lpm_divide:Mod5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734698305861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734698305861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734698305861 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734698305861 ""}  } { { "Display.v" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/Display.v" 63 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1734698305861 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_k3m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_k3m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_k3m " "Found entity 1: lpm_divide_k3m" {  } { { "db/lpm_divide_k3m.tdf" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/db/lpm_divide_k3m.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734698305896 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734698305896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_nlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_nlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_nlh " "Found entity 1: sign_div_unsign_nlh" {  } { { "db/sign_div_unsign_nlh.tdf" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/db/sign_div_unsign_nlh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734698305907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734698305907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_kve.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_kve.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_kve " "Found entity 1: alt_u_div_kve" {  } { { "db/alt_u_div_kve.tdf" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/db/alt_u_div_kve.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734698305921 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734698305921 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Display:display_module\|lpm_divide:Mod6 " "Elaborated megafunction instantiation \"Display:display_module\|lpm_divide:Mod6\"" {  } { { "Display.v" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/Display.v" 65 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734698305928 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Display:display_module\|lpm_divide:Mod6 " "Instantiated megafunction \"Display:display_module\|lpm_divide:Mod6\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 7 " "Parameter \"LPM_WIDTHN\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734698305931 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734698305931 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734698305931 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734698305931 ""}  } { { "Display.v" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/Display.v" 65 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1734698305931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_72m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_72m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_72m " "Found entity 1: lpm_divide_72m" {  } { { "db/lpm_divide_72m.tdf" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/db/lpm_divide_72m.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734698305965 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734698305965 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_akh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_akh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_akh " "Found entity 1: sign_div_unsign_akh" {  } { { "db/sign_div_unsign_akh.tdf" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/db/sign_div_unsign_akh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734698305976 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734698305976 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_qse.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_qse.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_qse " "Found entity 1: alt_u_div_qse" {  } { { "db/alt_u_div_qse.tdf" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/db/alt_u_div_qse.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734698305989 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734698305989 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Display:display_module\|lpm_divide:Div6 " "Elaborated megafunction instantiation \"Display:display_module\|lpm_divide:Div6\"" {  } { { "Display.v" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/Display.v" 64 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734698305994 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Display:display_module\|lpm_divide:Div6 " "Instantiated megafunction \"Display:display_module\|lpm_divide:Div6\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 7 " "Parameter \"LPM_WIDTHN\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734698305997 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734698305997 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734698305997 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734698305997 ""}  } { { "Display.v" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/Display.v" 64 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1734698305997 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_4am.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_4am.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_4am " "Found entity 1: lpm_divide_4am" {  } { { "db/lpm_divide_4am.tdf" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/db/lpm_divide_4am.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734698306031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734698306031 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Display:display_module\|lpm_divide:Div5 " "Elaborated megafunction instantiation \"Display:display_module\|lpm_divide:Div5\"" {  } { { "Display.v" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/Display.v" 62 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734698306037 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Display:display_module\|lpm_divide:Div5 " "Instantiated megafunction \"Display:display_module\|lpm_divide:Div5\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734698306040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 7 " "Parameter \"LPM_WIDTHD\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734698306040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734698306040 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734698306040 ""}  } { { "Display.v" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/Display.v" 62 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1734698306040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_hbm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_hbm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_hbm " "Found entity 1: lpm_divide_hbm" {  } { { "db/lpm_divide_hbm.tdf" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/db/lpm_divide_hbm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734698306073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734698306073 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Display:display_module\|lpm_divide:Div4 " "Elaborated megafunction instantiation \"Display:display_module\|lpm_divide:Div4\"" {  } { { "Display.v" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/Display.v" 60 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734698306079 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Display:display_module\|lpm_divide:Div4 " "Instantiated megafunction \"Display:display_module\|lpm_divide:Div4\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 14 " "Parameter \"LPM_WIDTHN\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734698306082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 10 " "Parameter \"LPM_WIDTHD\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734698306082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734698306082 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734698306082 ""}  } { { "Display.v" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/Display.v" 60 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1734698306082 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_vcm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_vcm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_vcm " "Found entity 1: lpm_divide_vcm" {  } { { "db/lpm_divide_vcm.tdf" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/db/lpm_divide_vcm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734698306116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734698306116 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Display:display_module\|lpm_divide:Div3 " "Elaborated megafunction instantiation \"Display:display_module\|lpm_divide:Div3\"" {  } { { "Display.v" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/Display.v" 58 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734698306122 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Display:display_module\|lpm_divide:Div3 " "Instantiated megafunction \"Display:display_module\|lpm_divide:Div3\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 17 " "Parameter \"LPM_WIDTHN\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734698306125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 14 " "Parameter \"LPM_WIDTHD\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734698306125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734698306125 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734698306125 ""}  } { { "Display.v" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/Display.v" 58 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1734698306125 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_6dm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_6dm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_6dm " "Found entity 1: lpm_divide_6dm" {  } { { "db/lpm_divide_6dm.tdf" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/db/lpm_divide_6dm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734698306158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734698306158 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Display:display_module\|lpm_divide:Div2 " "Elaborated megafunction instantiation \"Display:display_module\|lpm_divide:Div2\"" {  } { { "Display.v" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/Display.v" 56 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734698306165 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Display:display_module\|lpm_divide:Div2 " "Instantiated megafunction \"Display:display_module\|lpm_divide:Div2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 20 " "Parameter \"LPM_WIDTHN\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734698306168 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 17 " "Parameter \"LPM_WIDTHD\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734698306168 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734698306168 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734698306168 ""}  } { { "Display.v" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/Display.v" 56 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1734698306168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_4dm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_4dm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_4dm " "Found entity 1: lpm_divide_4dm" {  } { { "db/lpm_divide_4dm.tdf" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/db/lpm_divide_4dm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734698306201 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734698306201 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Display:display_module\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"Display:display_module\|lpm_divide:Div1\"" {  } { { "Display.v" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/Display.v" 54 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734698306208 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Display:display_module\|lpm_divide:Div1 " "Instantiated megafunction \"Display:display_module\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 24 " "Parameter \"LPM_WIDTHN\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734698306211 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 20 " "Parameter \"LPM_WIDTHD\" = \"20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734698306211 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734698306211 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734698306211 ""}  } { { "Display.v" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/Display.v" 54 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1734698306211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_1dm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_1dm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_1dm " "Found entity 1: lpm_divide_1dm" {  } { { "db/lpm_divide_1dm.tdf" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/db/lpm_divide_1dm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734698306246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734698306246 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Display:display_module\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"Display:display_module\|lpm_divide:Div0\"" {  } { { "Display.v" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/Display.v" 52 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734698306254 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Display:display_module\|lpm_divide:Div0 " "Instantiated megafunction \"Display:display_module\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734698306257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 24 " "Parameter \"LPM_WIDTHD\" = \"24\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734698306257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734698306257 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734698306257 ""}  } { { "Display.v" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/Display.v" 52 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1734698306257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_5dm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_5dm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_5dm " "Found entity 1: lpm_divide_5dm" {  } { { "db/lpm_divide_5dm.tdf" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/db/lpm_divide_5dm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734698306288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734698306288 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU:alu_module\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"ALU:alu_module\|lpm_divide:Div0\"" {  } { { "ALU.v" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/ALU.v" 73 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734698306297 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU:alu_module\|lpm_divide:Div0 " "Instantiated megafunction \"ALU:alu_module\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734698306300 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734698306300 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734698306300 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734698306300 ""}  } { { "ALU.v" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/ALU.v" 73 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1734698306300 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_3dm.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_3dm.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_3dm " "Found entity 1: lpm_divide_3dm" {  } { { "db/lpm_divide_3dm.tdf" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/db/lpm_divide_3dm.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734698306333 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734698306333 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_9nh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_9nh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_9nh " "Found entity 1: sign_div_unsign_9nh" {  } { { "db/sign_div_unsign_9nh.tdf" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/db/sign_div_unsign_9nh.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734698306343 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734698306343 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_o2f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_o2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_o2f " "Found entity 1: alt_u_div_o2f" {  } { { "db/alt_u_div_o2f.tdf" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/db/alt_u_div_o2f.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734698306412 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734698306412 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU:alu_module\|lpm_divide:Mod0 " "Elaborated megafunction instantiation \"ALU:alu_module\|lpm_divide:Mod0\"" {  } { { "ALU.v" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/ALU.v" 74 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734698306432 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU:alu_module\|lpm_divide:Mod0 " "Instantiated megafunction \"ALU:alu_module\|lpm_divide:Mod0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 32 " "Parameter \"LPM_WIDTHN\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734698306436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 32 " "Parameter \"LPM_WIDTHD\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734698306436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734698306436 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1734698306436 ""}  } { { "ALU.v" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/ALU.v" 74 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1734698306436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_65m.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_65m.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_65m " "Found entity 1: lpm_divide_65m" {  } { { "db/lpm_divide_65m.tdf" "" { Text "E:/Project/QuartusProject/MultiCycleCPU/db/lpm_divide_65m.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1734698306469 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1734698306469 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1734698317298 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 " "3 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1734698321031 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/Project/QuartusProject/MultiCycleCPU/output_files/MultiCycleCPU.map.smsg " "Generated suppressed messages file E:/Project/QuartusProject/MultiCycleCPU/output_files/MultiCycleCPU.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1734698321446 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1734698321938 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1734698321938 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "8501 " "Implemented 8501 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1734698322352 ""} { "Info" "ICUT_CUT_TM_OPINS" "91 " "Implemented 91 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1734698322352 ""} { "Info" "ICUT_CUT_TM_LCELLS" "8367 " "Implemented 8367 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1734698322352 ""} { "Info" "ICUT_CUT_TM_RAMS" "32 " "Implemented 32 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1734698322352 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "3 " "Implemented 3 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Quartus II" 0 -1 1734698322352 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1734698322352 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 100 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 100 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5056 " "Peak virtual memory: 5056 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1734698322502 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 20 20:38:42 2024 " "Processing ended: Fri Dec 20 20:38:42 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1734698322502 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:27 " "Elapsed time: 00:00:27" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1734698322502 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:22 " "Total CPU time (on all processors): 00:00:22" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1734698322502 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1734698322502 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1734698324263 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Full Version " "Version 15.0.0 Build 145 04/22/2015 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1734698324271 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 20 20:38:43 2024 " "Processing started: Fri Dec 20 20:38:43 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1734698324271 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1734698324271 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off MultiCycleCPU -c MultiCycleCPU " "Command: quartus_fit --read_settings_files=off --write_settings_files=off MultiCycleCPU -c MultiCycleCPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1734698324272 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1734698324432 ""}
{ "Info" "0" "" "Project  = MultiCycleCPU" {  } {  } 0 0 "Project  = MultiCycleCPU" 0 0 "Fitter" 0 0 1734698324432 ""}
{ "Info" "0" "" "Revision = MultiCycleCPU" {  } {  } 0 0 "Revision = MultiCycleCPU" 0 0 "Fitter" 0 0 1734698324432 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1734698324598 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "MultiCycleCPU 5CSXFC6D6F31C6 " "Selected device 5CSXFC6D6F31C6 for design \"MultiCycleCPU\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1734698324653 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1734698324696 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1734698324696 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1734698325104 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1734698325296 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1734698325403 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "39 99 " "No exact pin location assignment(s) for 39 pins of 99 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1734698325572 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1734698334341 ""}
{ "Warning" "WCCLK_REFCLK_IO_WARNING_TOP" "1 " "1 global input pin(s) will use non-dedicated clock routing" { { "Warning" "WCCLK_REFCLK_IO_NOT_PLACED_AT_DEDICATED_REFCLOCK_WITH_NAME_LOC" "auto-promoted clock driver clk_1~inputCLKENA0 CLKCTRL_G6 " "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for auto-promoted clock driver clk_1~inputCLKENA0, placed at CLKCTRL_G6" { { "Info" "ICCLK_REFCLK_IO_PLACEMENT_MSG" "I/O pad clk_1 PIN_AJ4 " "Refclk input I/O pad clk_1 is placed onto PIN_AJ4" {  } {  } 0 179012 "Refclk input %1!s! is placed onto %2!s!" 0 0 "Quartus II" 0 -1 1734698334557 ""}  } {  } 0 16407 "Source REFCLK I/O is not placed onto a dedicated REFCLK input pin for %1!s!, placed at %2!s!" 0 0 "Quartus II" 0 -1 1734698334557 ""}  } {  } 0 16406 "%1!d! global input pin(s) will use non-dedicated clock routing" 0 0 "Fitter" 0 -1 1734698334557 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clk_1~inputCLKENA0 32 global CLKCTRL_G6 " "clk_1~inputCLKENA0 with 32 fanout uses global clock CLKCTRL_G6" { { "Info" "ICCLK_UNLOCKED_FOR_VPR" "" "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" {  } {  } 0 12525 "This signal is driven by core routing -- it may be moved during placement to reduce routing delays" 0 0 "Quartus II" 0 -1 1734698334559 ""}  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1734698334559 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1734698334559 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1734698334672 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1734698334716 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1734698334721 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1734698334728 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1734698334736 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1734698334737 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1734698334741 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "5 " "TimeQuest Timing Analyzer is analyzing 5 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1734698335980 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "MultiCycleCPU.sdc " "Synopsys Design Constraints File file not found: 'MultiCycleCPU.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1734698335989 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1734698335989 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1734698336083 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1734698336084 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1734698336085 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1734698336534 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1734698336541 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1734698336541 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:11 " "Fitter preparation operations ending: elapsed time is 00:00:11" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1734698336706 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1734698341470 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1734698342471 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:01:06 " "Fitter placement preparation operations ending: elapsed time is 00:01:06" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1734698407957 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1734698472131 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1734698477973 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:01:10 " "Fitter placement operations ending: elapsed time is 00:01:10" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1734698477973 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1734698480253 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "3 " "Router estimated average interconnect usage is 3% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "32 X22_Y11 X32_Y22 " "Router estimated peak interconnect usage is 32% of the available device resources in the region that extends from location X22_Y11 to location X32_Y22" {  } { { "loc" "" { Generic "E:/Project/QuartusProject/MultiCycleCPU/" { { 1 { 0 "Router estimated peak interconnect usage is 32% of the available device resources in the region that extends from location X22_Y11 to location X32_Y22"} { { 12 { 0 ""} 22 11 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1734698496219 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1734698496219 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:01:00 " "Fitter routing operations ending: elapsed time is 00:01:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1734698543011 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1734698543013 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1734698543013 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 19.59 " "Total time spent on timing analysis during the Fitter is 19.59 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1734698551596 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1734698551778 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1734698553569 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1734698553678 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1734698555381 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:19 " "Fitter post-fit operations ending: elapsed time is 00:00:19" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1734698570685 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "E:/Project/QuartusProject/MultiCycleCPU/output_files/MultiCycleCPU.fit.smsg " "Generated suppressed messages file E:/Project/QuartusProject/MultiCycleCPU/output_files/MultiCycleCPU.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1734698571496 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "7928 " "Peak virtual memory: 7928 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1734698573369 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 20 20:42:53 2024 " "Processing ended: Fri Dec 20 20:42:53 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1734698573369 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:04:10 " "Elapsed time: 00:04:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1734698573369 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:04:27 " "Total CPU time (on all processors): 00:04:27" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1734698573369 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1734698573369 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1734698575075 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Full Version " "Version 15.0.0 Build 145 04/22/2015 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1734698575083 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 20 20:42:54 2024 " "Processing started: Fri Dec 20 20:42:54 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1734698575083 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1734698575083 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off MultiCycleCPU -c MultiCycleCPU " "Command: quartus_asm --read_settings_files=off --write_settings_files=off MultiCycleCPU -c MultiCycleCPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1734698575083 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1734698583376 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4944 " "Peak virtual memory: 4944 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1734698585129 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 20 20:43:05 2024 " "Processing ended: Fri Dec 20 20:43:05 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1734698585129 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1734698585129 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1734698585129 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1734698585129 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1734698585765 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1734698586883 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Full Version " "Version 15.0.0 Build 145 04/22/2015 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1734698586891 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 20 20:43:06 2024 " "Processing started: Fri Dec 20 20:43:06 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1734698586891 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1734698586891 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta MultiCycleCPU -c MultiCycleCPU " "Command: quartus_sta MultiCycleCPU -c MultiCycleCPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1734698586891 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #11" {  } {  } 0 0 "qsta_default_script.tcl version: #11" 0 0 "Quartus II" 0 0 1734698587054 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Quartus II" 0 -1 1734698588242 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1734698588281 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1734698588281 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "5 " "TimeQuest Timing Analyzer is analyzing 5 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1734698589462 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "MultiCycleCPU.sdc " "Synopsys Design Constraints File file not found: 'MultiCycleCPU.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1734698589615 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1734698589616 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ClockDivider:counter_divider\|rco ClockDivider:counter_divider\|rco " "create_clock -period 1.000 -name ClockDivider:counter_divider\|rco ClockDivider:counter_divider\|rco" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1734698589643 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk_1 clk_1 " "create_clock -period 1.000 -name clk_1 clk_1" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1734698589643 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name CLKmode:clk_generator\|clk CLKmode:clk_generator\|clk " "create_clock -period 1.000 -name CLKmode:clk_generator\|clk CLKmode:clk_generator\|clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1734698589643 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1734698589643 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1734698589679 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1734698596070 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1734698596072 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Quartus II" 0 0 1734698596080 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1734698596959 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1734698596959 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -85.957 " "Worst-case setup slack is -85.957" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1734698596964 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1734698596964 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -85.957           -5292.535 ClockDivider:counter_divider\|rco  " "  -85.957           -5292.535 ClockDivider:counter_divider\|rco " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1734698596964 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -14.481          -18039.069 CLKmode:clk_generator\|clk  " "  -14.481          -18039.069 CLKmode:clk_generator\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1734698596964 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.685             -32.568 clk_1  " "   -6.685             -32.568 clk_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1734698596964 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1734698596964 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.229 " "Worst-case hold slack is -0.229" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1734698597053 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1734698597053 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.229              -1.985 ClockDivider:counter_divider\|rco  " "   -0.229              -1.985 ClockDivider:counter_divider\|rco " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1734698597053 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.082               0.000 CLKmode:clk_generator\|clk  " "    0.082               0.000 CLKmode:clk_generator\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1734698597053 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.206               0.000 clk_1  " "    0.206               0.000 clk_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1734698597053 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1734698597053 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1734698597055 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1734698597057 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.174 " "Worst-case minimum pulse width slack is -2.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1734698597063 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1734698597063 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174             -22.490 clk_1  " "   -2.174             -22.490 clk_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1734698597063 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.561           -1021.942 CLKmode:clk_generator\|clk  " "   -0.561           -1021.942 CLKmode:clk_generator\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1734698597063 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -61.253 ClockDivider:counter_divider\|rco  " "   -0.394             -61.253 ClockDivider:counter_divider\|rco " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1734698597063 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1734698597063 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Quartus II" 0 0 1734698597388 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1734698597439 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1734698599881 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1734698606586 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1734698606772 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1734698606772 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -87.807 " "Worst-case setup slack is -87.807" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1734698606778 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1734698606778 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -87.807           -5353.720 ClockDivider:counter_divider\|rco  " "  -87.807           -5353.720 ClockDivider:counter_divider\|rco " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1734698606778 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -14.460          -17875.112 CLKmode:clk_generator\|clk  " "  -14.460          -17875.112 CLKmode:clk_generator\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1734698606778 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.224             -30.147 clk_1  " "   -6.224             -30.147 clk_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1734698606778 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1734698606778 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.234 " "Worst-case hold slack is -0.234" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1734698606875 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1734698606875 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.234              -0.399 clk_1  " "   -0.234              -0.399 clk_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1734698606875 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.114              -0.455 ClockDivider:counter_divider\|rco  " "   -0.114              -0.455 ClockDivider:counter_divider\|rco " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1734698606875 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.127               0.000 CLKmode:clk_generator\|clk  " "    0.127               0.000 CLKmode:clk_generator\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1734698606875 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1734698606875 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1734698606878 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1734698606881 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.174 " "Worst-case minimum pulse width slack is -2.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1734698606887 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1734698606887 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174             -22.464 clk_1  " "   -2.174             -22.464 clk_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1734698606887 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.498            -965.997 CLKmode:clk_generator\|clk  " "   -0.498            -965.997 CLKmode:clk_generator\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1734698606887 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.394             -57.273 ClockDivider:counter_divider\|rco  " "   -0.394             -57.273 ClockDivider:counter_divider\|rco " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1734698606887 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1734698606887 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Quartus II" 0 0 1734698607179 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1734698607354 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1734698609699 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1734698616604 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1734698616699 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1734698616699 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -47.793 " "Worst-case setup slack is -47.793" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1734698616712 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1734698616712 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -47.793           -2999.898 ClockDivider:counter_divider\|rco  " "  -47.793           -2999.898 ClockDivider:counter_divider\|rco " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1734698616712 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.441          -10356.189 CLKmode:clk_generator\|clk  " "   -8.441          -10356.189 CLKmode:clk_generator\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1734698616712 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.968             -23.785 clk_1  " "   -4.968             -23.785 clk_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1734698616712 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1734698616712 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.297 " "Worst-case hold slack is -0.297" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1734698616815 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1734698616815 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.297             -15.275 CLKmode:clk_generator\|clk  " "   -0.297             -15.275 CLKmode:clk_generator\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1734698616815 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.216              -2.826 ClockDivider:counter_divider\|rco  " "   -0.216              -2.826 ClockDivider:counter_divider\|rco " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1734698616815 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.684               0.000 clk_1  " "    0.684               0.000 clk_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1734698616815 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1734698616815 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1734698616819 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1734698616822 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.174 " "Worst-case minimum pulse width slack is -2.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1734698616830 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1734698616830 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174             -22.431 clk_1  " "   -2.174             -22.431 clk_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1734698616830 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.273            -167.269 CLKmode:clk_generator\|clk  " "   -0.273            -167.269 CLKmode:clk_generator\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1734698616830 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.105              -3.339 ClockDivider:counter_divider\|rco  " "   -0.105              -3.339 ClockDivider:counter_divider\|rco " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1734698616830 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1734698616830 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Quartus II" 0 0 1734698617123 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1734698624359 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1734698624453 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1734698624453 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -45.436 " "Worst-case setup slack is -45.436" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1734698624466 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1734698624466 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -45.436           -2826.665 ClockDivider:counter_divider\|rco  " "  -45.436           -2826.665 ClockDivider:counter_divider\|rco " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1734698624466 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.009           -9901.278 CLKmode:clk_generator\|clk  " "   -8.009           -9901.278 CLKmode:clk_generator\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1734698624466 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.022             -19.221 clk_1  " "   -4.022             -19.221 clk_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1734698624466 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1734698624466 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.248 " "Worst-case hold slack is -0.248" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1734698624560 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1734698624560 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.248             -10.728 CLKmode:clk_generator\|clk  " "   -0.248             -10.728 CLKmode:clk_generator\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1734698624560 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.205              -3.484 ClockDivider:counter_divider\|rco  " "   -0.205              -3.484 ClockDivider:counter_divider\|rco " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1734698624560 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.182               0.000 clk_1  " "    0.182               0.000 clk_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1734698624560 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1734698624560 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1734698624564 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1734698624567 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.174 " "Worst-case minimum pulse width slack is -2.174" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1734698624574 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1734698624574 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.174             -22.348 clk_1  " "   -2.174             -22.348 clk_1 " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1734698624574 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.196            -120.190 CLKmode:clk_generator\|clk  " "   -0.196            -120.190 CLKmode:clk_generator\|clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1734698624574 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.066              -1.834 ClockDivider:counter_divider\|rco  " "   -0.066              -1.834 ClockDivider:counter_divider\|rco " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1734698624574 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1734698624574 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1734698626635 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1734698626636 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5512 " "Peak virtual memory: 5512 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1734698626881 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 20 20:43:46 2024 " "Processing ended: Fri Dec 20 20:43:46 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1734698626881 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:40 " "Elapsed time: 00:00:40" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1734698626881 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:08 " "Total CPU time (on all processors): 00:01:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1734698626881 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1734698626881 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1734698628649 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 15.0.0 Build 145 04/22/2015 SJ Full Version " "Version 15.0.0 Build 145 04/22/2015 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1734698628656 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 20 20:43:48 2024 " "Processing started: Fri Dec 20 20:43:48 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1734698628656 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1734698628656 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off MultiCycleCPU -c MultiCycleCPU " "Command: quartus_eda --read_settings_files=off --write_settings_files=off MultiCycleCPU -c MultiCycleCPU" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1734698628657 ""}
{ "Warning" "WQNETO_SWITCH_TO_FUNCTIONAL_SIMULATION" "" "Generated the EDA functional simulation files although EDA timing simulation option is chosen." {  } {  } 0 10905 "Generated the EDA functional simulation files although EDA timing simulation option is chosen." 0 0 "Quartus II" 0 -1 1734698630297 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4906 " "Peak virtual memory: 4906 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1734698630957 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 20 20:43:50 2024 " "Processing ended: Fri Dec 20 20:43:50 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1734698630957 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1734698630957 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1734698630957 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1734698630957 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 113 s " "Quartus II Full Compilation was successful. 0 errors, 113 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1734698631613 ""}
