[INFO]: Run Directory: /home/hosni/caravel_openframe_project/openlane/picosoc/runs/23_08_08_17_02
[INFO]: Saving runtime environment...
[INFO]: Preparing LEF files for the nom corner...
[INFO]: Preparing LEF files for the min corner...
[INFO]: Preparing LEF files for the max corner...
[INFO]: Running Synthesis (log: openlane/picosoc/runs/23_08_08_17_02/logs/synthesis/1-synthesis.log)...
[INFO]: Running Single-Corner Static Timing Analysis (log: openlane/picosoc/runs/23_08_08_17_02/logs/synthesis/2-sta.log)...
[INFO]: Creating a netlist with power/ground pins.
[INFO]: Running Initial Floorplanning (log: openlane/picosoc/runs/23_08_08_17_02/logs/floorplan/3-initial_fp.log)...
[INFO]: Floorplanned with width 2188.68 and height 1476.96.
[INFO]: Running IO Placement (log: openlane/picosoc/runs/23_08_08_17_02/logs/floorplan/4-place_io.log)...
[INFO]: Performing Manual Macro Placement (log: openlane/picosoc/runs/23_08_08_17_02/logs/placement/5-macro_placement.log)...
[INFO]: Running Tap/Decap Insertion (log: openlane/picosoc/runs/23_08_08_17_02/logs/floorplan/6-tap.log)...
[INFO]: VPWR VGND porb por resetb mask_rev gpio_in gpio_out gpio_oeb gpio_ieb gpio_ib_mode_sel gpio_vtrip_sel gpio_slow_sel gpio_dm2 gpio_dm1 gpio_dm0 gpio_loopback_one gpio_loopback_zero
[INFO]: porb por resetb mask_rev gpio_in gpio_out gpio_oeb gpio_ieb gpio_ib_mode_sel gpio_vtrip_sel gpio_slow_sel gpio_dm2 gpio_dm1 gpio_dm0 gpio_loopback_one gpio_loopback_zero
[INFO]: Power planning with power {VPWR} and ground {VGND}...
[INFO]: Generating PDN (log: openlane/picosoc/runs/23_08_08_17_02/logs/floorplan/7-pdn.log)...
[INFO]: Running Global Placement (log: openlane/picosoc/runs/23_08_08_17_02/logs/placement/8-global.log)...
[INFO]: Running Single-Corner Static Timing Analysis (log: openlane/picosoc/runs/23_08_08_17_02/logs/placement/9-gpl_sta.log)...
[INFO]: Running Placement Resizer Design Optimizations (log: openlane/picosoc/runs/23_08_08_17_02/logs/placement/10-resizer.log)...
[INFO]: Running Detailed Placement (log: openlane/picosoc/runs/23_08_08_17_02/logs/placement/11-detailed.log)...
[INFO]: Running Single-Corner Static Timing Analysis (log: openlane/picosoc/runs/23_08_08_17_02/logs/placement/12-dpl_sta.log)...
[INFO]: Running Clock Tree Synthesis (log: openlane/picosoc/runs/23_08_08_17_02/logs/cts/13-cts.log)...
[INFO]: Running Single-Corner Static Timing Analysis (log: openlane/picosoc/runs/23_08_08_17_02/logs/cts/14-cts_sta.log)...
[INFO]: Running Placement Resizer Timing Optimizations (log: openlane/picosoc/runs/23_08_08_17_02/logs/cts/15-resizer.log)...
[INFO]: Running Global Routing Resizer Design Optimizations (log: openlane/picosoc/runs/23_08_08_17_02/logs/routing/16-resizer_design.log)...
[INFO]: Running Single-Corner Static Timing Analysis (log: openlane/picosoc/runs/23_08_08_17_02/logs/routing/17-rsz_design_sta.log)...
[INFO]: Running Global Routing Resizer Timing Optimizations (log: openlane/picosoc/runs/23_08_08_17_02/logs/routing/18-resizer_timing.log)...
[INFO]: Running Single-Corner Static Timing Analysis (log: openlane/picosoc/runs/23_08_08_17_02/logs/routing/19-rsz_timing_sta.log)...
[INFO]: Running Heuristic Diode Insertion (log: openlane/picosoc/runs/23_08_08_17_02/logs/routing/20-diodes.log)...
[INFO]: Running Detailed Placement (log: openlane/picosoc/runs/23_08_08_17_02/logs/routing/21-diode_legalization.log)...
[INFO]: Running Global Routing (log: openlane/picosoc/runs/23_08_08_17_02/logs/routing/22-global.log)...
[INFO]: Starting OpenROAD Antenna Repair Iterations...
[INFO]: Starting antenna repair iteration 1 with 1 violations...
[INFO]: [Iteration 1] Failed to reduce antenna violations (1 -> 1), stopping iterations...
[INFO]: Writing Verilog (log: openlane/picosoc/runs/23_08_08_17_02/logs/routing/22-global_write_netlist.log)...
[INFO]: Running Single-Corner Static Timing Analysis (log: openlane/picosoc/runs/23_08_08_17_02/logs/routing/24-grt_sta.log)...
[INFO]: Running Fill Insertion (log: openlane/picosoc/runs/23_08_08_17_02/logs/routing/25-fill.log)...
[INFO]: Running Detailed Routing (log: openlane/picosoc/runs/23_08_08_17_02/logs/routing/26-detailed.log)...
[INFO]: No DRC violations after detailed routing.
[INFO]: Checking Wire Lengths (log: openlane/picosoc/runs/23_08_08_17_02/logs/routing/27-wire_lengths.log)...
[INFO]: Running SPEF Extraction at the min process corner (log: openlane/picosoc/runs/23_08_08_17_02/logs/signoff/28-parasitics_extraction.min.log)...
[INFO]: Running Multi-Corner Static Timing Analysis at the min process corner (log: openlane/picosoc/runs/23_08_08_17_02/logs/signoff/29-rcx_mcsta.min.log)...
[INFO]: Running SPEF Extraction at the max process corner (log: openlane/picosoc/runs/23_08_08_17_02/logs/signoff/30-parasitics_extraction.max.log)...
[INFO]: Running Multi-Corner Static Timing Analysis at the max process corner (log: openlane/picosoc/runs/23_08_08_17_02/logs/signoff/31-rcx_mcsta.max.log)...
[INFO]: Running SPEF Extraction at the nom process corner (log: openlane/picosoc/runs/23_08_08_17_02/logs/signoff/32-parasitics_extraction.nom.log)...
[INFO]: Running Multi-Corner Static Timing Analysis at the nom process corner (log: openlane/picosoc/runs/23_08_08_17_02/logs/signoff/33-rcx_mcsta.nom.log)...
[INFO]: Running Single-Corner Static Timing Analysis at the nom process corner (log: openlane/picosoc/runs/23_08_08_17_02/logs/signoff/34-rcx_sta.log)...
[WARNING]: Module sky130_fd_sc_hd__fill_1 blackboxed during sta
[WARNING]: Module sky130_fd_sc_hd__fill_2 blackboxed during sta
[WARNING]: Module sky130_ef_sc_hd__decap_12 blackboxed during sta
[WARNING]: Module sky130_fd_sc_hd__tapvpwrvgnd_1 blackboxed during sta
[WARNING]: Module sky130_sram_2kbyte_1rw1r_32x512_8 blackboxed during sta
[INFO]: Running OpenROAD Antenna Rule Checker (log: openlane/picosoc/runs/23_08_08_17_02/logs/signoff/35-arc.log)...
[INFO]: Running Magic to generate various views...
[INFO]: Streaming out GDSII with Magic (log: openlane/picosoc/runs/23_08_08_17_02/logs/signoff/36-gdsii.log)...
[INFO]: Generating MAGLEF views...
[INFO]: Generating lef with Magic (/home/hosni/caravel_openframe_project/openlane/picosoc/runs/23_08_08_17_02/logs/signoff/36-lef.log)...
[INFO]: Running Magic Spice Export from LEF (log: openlane/picosoc/runs/23_08_08_17_02/logs/signoff/37-spice.log)...
[INFO]: Writing Powered Verilog (logs: openlane/picosoc/runs/23_08_08_17_02/logs/signoff/38-write_powered_def.log, openlane/picosoc/runs/23_08_08_17_02/logs/signoff/38-write_powered_verilog.log)...
[INFO]: Writing Verilog (log: openlane/picosoc/runs/23_08_08_17_02/logs/signoff/38-write_powered_verilog.log)...
[INFO]: Running LVS (log: openlane/picosoc/runs/23_08_08_17_02/logs/signoff/40-lvs.lef.log)...
[INFO]: Running Magic DRC (log: openlane/picosoc/runs/23_08_08_17_02/logs/signoff/41-drc.log)...
[INFO]: Converting Magic DRC database to various tool-readable formats...
[INFO]: No DRC violations after GDS streaming out.
[INFO]: Saving current set of views in 'openlane/picosoc/runs/23_08_08_17_02/results/final'...
[INFO]: Saving current set of views in '..'...
[INFO]: Saving runtime environment...
[INFO]: Generating final set of reports...
[INFO]: Created manufacturability report at 'openlane/picosoc/runs/23_08_08_17_02/reports/manufacturability.rpt'.
[INFO]: Created metrics report at 'openlane/picosoc/runs/23_08_08_17_02/reports/metrics.csv'.
[WARNING]: There are max fanout violations in the design at the typical corner. Please refer to 'openlane/picosoc/runs/23_08_08_17_02/reports/signoff/34-rcx_sta.checks.rpt'.
[INFO]: There are no hold violations in the design at the typical corner.
[INFO]: There are no setup violations in the design at the typical corner.
[SUCCESS]: Flow complete.
[INFO]: Note that the following warnings have been generated:
