#! /usr/local/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1-107-gab6ae79)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x27243b0 .scope module, "instructionReadJType" "instructionReadJType" 2 2;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "Instruction"
    .port_info 1 /OUTPUT 16 "imm"
    .port_info 2 /OUTPUT 6 "Op"
    .port_info 3 /OUTPUT 26 "Rt"
o0x7f29da75e018 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x27246b0_0 .net "Instruction", 31 0, o0x7f29da75e018;  0 drivers
v0x27644f0_0 .net "Op", 5 0, L_0x276ab90;  1 drivers
v0x27645d0_0 .net "Rt", 25 0, L_0x276ac30;  1 drivers
o0x7f29da75e0a8 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x27646c0_0 .net "imm", 15 0, o0x7f29da75e0a8;  0 drivers
L_0x276ab90 .part o0x7f29da75e018, 26, 6;
L_0x276ac30 .part o0x7f29da75e018, 0, 26;
S_0x2724530 .scope module, "instructionwrapperTest" "instructionwrapperTest" 3 7;
 .timescale -9 -12;
v0x2769a80_0 .var "Instructions", 31 0;
v0x2769bb0_0 .net "Op", 5 0, L_0x276ad20;  1 drivers
o0x7f29da75e768 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0x2769c70_0 .net "Rd", 4 0, o0x7f29da75e768;  0 drivers
v0x2769d10_0 .net "Rs", 4 0, L_0x276ae50;  1 drivers
v0x2769e00_0 .net "Rt", 4 0, L_0x276af80;  1 drivers
o0x7f29da75e798 .functor BUFZ 26, C4<zzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x2769f60_0 .net "addr", 25 0, o0x7f29da75e798;  0 drivers
v0x276a020_0 .net "alu_control", 0 0, v0x27659c0_0;  1 drivers
v0x276a110_0 .net "alu_src", 2 0, v0x2765a60_0;  1 drivers
v0x276a200_0 .net "branchE", 0 0, v0x2765b50_0;  1 drivers
v0x276a330_0 .net "branchNE", 0 0, v0x2765c10_0;  1 drivers
v0x276a420_0 .net "imm", 15 0, L_0x276b020;  1 drivers
v0x276a530_0 .net "jump", 0 0, v0x2765d20_0;  1 drivers
v0x276a620_0 .net "jumpLink", 0 0, v0x2765de0_0;  1 drivers
v0x276a710_0 .net "memToReg", 0 0, v0x2765ea0_0;  1 drivers
v0x276a800_0 .net "mem_write", 0 0, v0x2765f60_0;  1 drivers
v0x276a8f0_0 .net "regDst", 0 0, v0x27660b0_0;  1 drivers
v0x276a9e0_0 .net "reg_write", 0 0, v0x2766170_0;  1 drivers
S_0x2764850 .scope module, "instructionwrapper" "instructionwrapper" 3 17, 4 6 0, S_0x2724530;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "Instructions"
    .port_info 1 /OUTPUT 5 "Rs"
    .port_info 2 /OUTPUT 5 "Rd"
    .port_info 3 /OUTPUT 5 "Rt"
    .port_info 4 /OUTPUT 5 "shift"
    .port_info 5 /OUTPUT 16 "imm"
    .port_info 6 /OUTPUT 6 "Op"
    .port_info 7 /OUTPUT 6 "funct"
    .port_info 8 /OUTPUT 26 "addr"
    .port_info 9 /OUTPUT 3 "alu_src"
    .port_info 10 /OUTPUT 1 "jump"
    .port_info 11 /OUTPUT 1 "jumpLink"
    .port_info 12 /OUTPUT 1 "branchE"
    .port_info 13 /OUTPUT 1 "branchNE"
    .port_info 14 /OUTPUT 1 "mem_write"
    .port_info 15 /OUTPUT 1 "alu_control"
    .port_info 16 /OUTPUT 1 "reg_write"
    .port_info 17 /OUTPUT 1 "regDst"
    .port_info 18 /OUTPUT 1 "memToReg"
v0x27663f0_0 .net "Instructions", 31 0, v0x2769a80_0;  1 drivers
v0x27664d0_0 .net "Op", 5 0, L_0x276ad20;  alias, 1 drivers
v0x2766570_0 .net "Rd", 4 0, o0x7f29da75e768;  alias, 0 drivers
v0x2766630_0 .net "Rs", 4 0, L_0x276ae50;  alias, 1 drivers
v0x2766720_0 .net "Rt", 4 0, L_0x276af80;  alias, 1 drivers
v0x2766810_0 .net "addr", 25 0, o0x7f29da75e798;  alias, 0 drivers
v0x27668d0_0 .net "alu_control", 0 0, v0x27659c0_0;  alias, 1 drivers
v0x27669a0_0 .net "alu_src", 2 0, v0x2765a60_0;  alias, 1 drivers
v0x2766a70_0 .net "branchE", 0 0, v0x2765b50_0;  alias, 1 drivers
v0x2766bd0_0 .net "branchNE", 0 0, v0x2765c10_0;  alias, 1 drivers
o0x7f29da75e7c8 .functor BUFZ 6, C4<zzzzzz>; HiZ drive
v0x2766ca0_0 .net "funct", 5 0, o0x7f29da75e7c8;  0 drivers
v0x2766d40_0 .net "imm", 15 0, L_0x276b020;  alias, 1 drivers
v0x2766e10_0 .net "jump", 0 0, v0x2765d20_0;  alias, 1 drivers
v0x2766ee0_0 .net "jumpLink", 0 0, v0x2765de0_0;  alias, 1 drivers
v0x2766fb0_0 .net "memToReg", 0 0, v0x2765ea0_0;  alias, 1 drivers
v0x2767080_0 .net "mem_write", 0 0, v0x2765f60_0;  alias, 1 drivers
v0x2767150_0 .net "regDst", 0 0, v0x27660b0_0;  alias, 1 drivers
v0x2767300_0 .net "reg_write", 0 0, v0x2766170_0;  alias, 1 drivers
o0x7f29da75e7f8 .functor BUFZ 5, C4<zzzzz>; HiZ drive
v0x27673a0_0 .net "shift", 4 0, o0x7f29da75e7f8;  0 drivers
v0x2767440_0 .var "tempOp", 0 0;
E_0x2764cb0 .event edge, v0x2764fa0_0;
S_0x2764d30 .scope module, "instructionReadIType" "instructionReadIType" 4 31, 5 3 0, S_0x2764850;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "Instruction"
    .port_info 1 /OUTPUT 16 "imm"
    .port_info 2 /OUTPUT 6 "Op"
    .port_info 3 /OUTPUT 5 "Rs"
    .port_info 4 /OUTPUT 5 "Rt"
v0x2764fa0_0 .net "Instruction", 31 0, v0x2769a80_0;  alias, 1 drivers
v0x27650a0_0 .net "Op", 5 0, L_0x276ad20;  alias, 1 drivers
v0x2765180_0 .net "Rs", 4 0, L_0x276ae50;  alias, 1 drivers
v0x2765270_0 .net "Rt", 4 0, L_0x276af80;  alias, 1 drivers
v0x2765350_0 .net "imm", 15 0, L_0x276b020;  alias, 1 drivers
L_0x276ad20 .part v0x2769a80_0, 26, 6;
L_0x276ae50 .part v0x2769a80_0, 21, 5;
L_0x276af80 .part v0x2769a80_0, 16, 5;
L_0x276b020 .part v0x2769a80_0, 0, 16;
S_0x2765520 .scope module, "instructiondecode" "instructiondecode" 4 39, 6 33 0, S_0x2764850;
 .timescale -9 -12;
    .port_info 0 /INPUT 6 "Op"
    .port_info 1 /OUTPUT 3 "alu_src"
    .port_info 2 /OUTPUT 1 "jump"
    .port_info 3 /OUTPUT 1 "jumpLink"
    .port_info 4 /OUTPUT 1 "branchE"
    .port_info 5 /OUTPUT 1 "branchNE"
    .port_info 6 /OUTPUT 1 "mem_write"
    .port_info 7 /OUTPUT 1 "alu_control"
    .port_info 8 /OUTPUT 1 "reg_write"
    .port_info 9 /OUTPUT 1 "regDst"
    .port_info 10 /OUTPUT 1 "memToReg"
v0x27658e0_0 .net "Op", 5 0, L_0x276ad20;  alias, 1 drivers
v0x27659c0_0 .var "alu_control", 0 0;
v0x2765a60_0 .var "alu_src", 2 0;
v0x2765b50_0 .var "branchE", 0 0;
v0x2765c10_0 .var "branchNE", 0 0;
v0x2765d20_0 .var "jump", 0 0;
v0x2765de0_0 .var "jumpLink", 0 0;
v0x2765ea0_0 .var "memToReg", 0 0;
v0x2765f60_0 .var "mem_write", 0 0;
v0x27660b0_0 .var "regDst", 0 0;
v0x2766170_0 .var "reg_write", 0 0;
E_0x2765880 .event edge, v0x27650a0_0;
S_0x2767740 .scope task, "testValuesA" "testValuesA" 3 37, 3 37 0, S_0x2724530;
 .timescale -9 -12;
v0x27678c0_0 .var "Op", 5 0;
v0x2767960_0 .var "exp_Op", 5 0;
TD_instructionwrapperTest.testValuesA ;
    %load/vec4 v0x27678c0_0;
    %load/vec4 v0x2767960_0;
    %cmp/e;
    %jmp/0xz  T_0.0, 4;
    %vpi_call 3 41 "$display", "Correct OP code" {0 0 0};
    %jmp T_0.1;
T_0.0 ;
    %vpi_call 3 44 "$display", "Incorrect OP code:" {0 0 0};
    %vpi_call 3 45 "$display", v0x27678c0_0 {0 0 0};
T_0.1 ;
    %end;
S_0x2767a00 .scope task, "testValuesB" "testValuesB" 3 50, 3 50 0, S_0x2724530;
 .timescale -9 -12;
v0x2767c00_0 .var "Rd", 4 0;
v0x2767ce0_0 .var "Rs", 4 0;
v0x2767dc0_0 .var "Rt", 4 0;
v0x2767eb0_0 .var "exp_imm", 15 0;
v0x2767f90_0 .var "exp_rd", 4 0;
v0x2768070_0 .var "exp_rs", 4 0;
v0x2768150_0 .var "exp_rt", 4 0;
v0x2768230_0 .var "imm", 15 0;
TD_instructionwrapperTest.testValuesB ;
    %load/vec4 v0x2767ce0_0;
    %load/vec4 v0x2768070_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x2767dc0_0;
    %load/vec4 v0x2768150_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x2767c00_0;
    %load/vec4 v0x2767f90_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x2768230_0;
    %load/vec4 v0x2767eb0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %vpi_call 3 55 "$display", "Correct RS, RT, imm, and RD" {0 0 0};
    %jmp T_1.3;
T_1.2 ;
    %vpi_call 3 58 "$display", "Incorrect RS, RT, imm and RD:" {0 0 0};
    %vpi_call 3 59 "$display", v0x2767ce0_0 {0 0 0};
    %vpi_call 3 60 "$display", v0x2767dc0_0 {0 0 0};
    %vpi_call 3 61 "$display", v0x2768230_0 {0 0 0};
    %vpi_call 3 62 "$display", v0x2767c00_0 {0 0 0};
T_1.3 ;
    %end;
S_0x2768310 .scope task, "testValuesC" "testValuesC" 3 66, 3 66 0, S_0x2724530;
 .timescale -9 -12;
v0x27684e0_0 .var "addr", 25 0;
v0x27685e0_0 .var "alu_src", 0 0;
v0x27686a0_0 .var "exp_addr", 25 0;
v0x2768760_0 .var "exp_alu_src", 0 0;
v0x2768820_0 .var "exp_jump", 0 0;
v0x2768930_0 .var "exp_jumpLink", 0 0;
v0x27689f0_0 .var "jump", 0 0;
v0x2768ab0_0 .var "jumpLink", 0 0;
TD_instructionwrapperTest.testValuesC ;
    %load/vec4 v0x27684e0_0;
    %load/vec4 v0x27686a0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x27685e0_0;
    %load/vec4 v0x2768760_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x27689f0_0;
    %load/vec4 v0x2768820_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x2768ab0_0;
    %load/vec4 v0x2768930_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.4, 8;
    %vpi_call 3 71 "$display", "Correct addr, alu_src, jump, jumpLink " {0 0 0};
    %jmp T_2.5;
T_2.4 ;
    %vpi_call 3 74 "$display", "Incorrect addr, alu_src, jump, jumpLink:" {0 0 0};
    %vpi_call 3 75 "$display", v0x27684e0_0 {0 0 0};
    %vpi_call 3 76 "$display", v0x27685e0_0 {0 0 0};
    %vpi_call 3 77 "$display", v0x27689f0_0 {0 0 0};
    %vpi_call 3 78 "$display", v0x2768ab0_0 {0 0 0};
T_2.5 ;
    %end;
S_0x2768b70 .scope task, "testValuesD" "testValuesD" 3 83, 3 83 0, S_0x2724530;
 .timescale -9 -12;
v0x2768d90_0 .var "alu_control", 0 0;
v0x2768e70_0 .var "branchE", 0 0;
v0x2768f30_0 .var "branchNE", 0 0;
v0x2768fd0_0 .var "exp_alu_control", 0 0;
v0x2769090_0 .var "exp_branchE", 0 0;
v0x27691a0_0 .var "exp_branchNE", 0 0;
v0x2769260_0 .var "exp_mem_write", 0 0;
v0x2769320_0 .var "mem_write", 0 0;
TD_instructionwrapperTest.testValuesD ;
    %load/vec4 v0x2768e70_0;
    %load/vec4 v0x2769090_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x2768f30_0;
    %load/vec4 v0x27691a0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x2769320_0;
    %load/vec4 v0x2769260_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x2768d90_0;
    %load/vec4 v0x2768fd0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.6, 8;
    %vpi_call 3 87 "$display", "Correct branchE, branchNE, mem_write, alu_control  " {0 0 0};
    %jmp T_3.7;
T_3.6 ;
    %vpi_call 3 90 "$display", "IncorrectbranchE, branchNE, mem_write, alu_control" {0 0 0};
    %vpi_call 3 91 "$display", v0x2768e70_0 {0 0 0};
    %vpi_call 3 92 "$display", v0x2768f30_0 {0 0 0};
    %vpi_call 3 93 "$display", v0x2769320_0 {0 0 0};
    %vpi_call 3 94 "$display", v0x2768d90_0 {0 0 0};
T_3.7 ;
    %end;
S_0x27693e0 .scope task, "testValuesE" "testValuesE" 3 99, 3 99 0, S_0x2724530;
 .timescale -9 -12;
v0x27695b0_0 .var "exp_memToReg", 0 0;
v0x2769690_0 .var "exp_regDst", 0 0;
v0x2769750_0 .var "exp_reg_write", 0 0;
v0x27697f0_0 .var "memToReg", 0 0;
v0x27698b0_0 .var "regDst", 0 0;
v0x27699c0_0 .var "reg_write", 0 0;
TD_instructionwrapperTest.testValuesE ;
    %load/vec4 v0x27699c0_0;
    %load/vec4 v0x2769750_0;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x27698b0_0;
    %load/vec4 v0x2769690_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %load/vec4 v0x27697f0_0;
    %load/vec4 v0x27695b0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.8, 8;
    %vpi_call 3 103 "$display", "Correct reg_write, regDst, memToReg  " {0 0 0};
    %jmp T_4.9;
T_4.8 ;
    %vpi_call 3 106 "$display", "Incorrect reg_write, regDst, memToReg" {0 0 0};
    %vpi_call 3 107 "$display", v0x27699c0_0 {0 0 0};
    %vpi_call 3 108 "$display", v0x27698b0_0 {0 0 0};
    %vpi_call 3 109 "$display", v0x27697f0_0 {0 0 0};
T_4.9 ;
    %end;
    .scope S_0x2765520;
T_5 ;
    %wait E_0x2765880;
    %load/vec4 v0x27658e0_0;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_5.8, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_5.9, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_5.10, 6;
    %jmp T_5.11;
T_5.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2765d20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2765b50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2765de0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2765c10_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x2765a60_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x27659c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2766170_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2765f60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2765ea0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x27660b0_0, 0, 1;
    %jmp T_5.11;
T_5.1 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2765d20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2765b50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2765de0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2765c10_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x2765a60_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x27659c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2766170_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2765f60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2765ea0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27660b0_0, 0, 1;
    %jmp T_5.11;
T_5.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2765d20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2765b50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2765de0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2765c10_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x2765a60_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x27659c0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2766170_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2765f60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2765ea0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x27660b0_0, 0, 1;
    %jmp T_5.11;
T_5.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2765d20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2765b50_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2765de0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2765c10_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x2765a60_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x27659c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2766170_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2765f60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2765ea0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x27660b0_0, 0, 1;
    %jmp T_5.11;
T_5.4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2765d20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2765b50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2765de0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2765c10_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x2765a60_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x27659c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2766170_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2765f60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2765ea0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x27660b0_0, 0, 1;
    %jmp T_5.11;
T_5.5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2765d20_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2765b50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2765de0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2765c10_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x2765a60_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x27659c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2766170_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2765f60_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2765ea0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x27660b0_0, 0, 1;
    %jmp T_5.11;
T_5.6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2765d20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2765b50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2765de0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2765c10_0, 0, 1;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x2765a60_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27659c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2766170_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2765f60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2765ea0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27660b0_0, 0, 1;
    %jmp T_5.11;
T_5.7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2765d20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2765b50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2765de0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2765c10_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x2765a60_0, 0, 3;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27659c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2766170_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2765f60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2765ea0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27660b0_0, 0, 1;
    %jmp T_5.11;
T_5.8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2765d20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2765b50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2765de0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2765c10_0, 0, 1;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x2765a60_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x27659c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2766170_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2765f60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2765ea0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x27660b0_0, 0, 1;
    %jmp T_5.11;
T_5.9 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2765d20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2765b50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2765de0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2765c10_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x2765a60_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x27659c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2766170_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2765f60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2765ea0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x27660b0_0, 0, 1;
    %jmp T_5.11;
T_5.10 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2765d20_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2765b50_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2765de0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2765c10_0, 0, 1;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x2765a60_0, 0, 3;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x27659c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x2766170_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2765f60_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2765ea0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x27660b0_0, 0, 1;
    %jmp T_5.11;
T_5.11 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x2764850;
T_6 ;
    %wait E_0x2764cb0;
    %load/vec4 v0x27663f0_0;
    %parti/s 6, 26, 6;
    %pad/u 1;
    %store/vec4 v0x2767440_0, 0, 1;
    %load/vec4 v0x2767440_0;
    %pad/u 6;
    %cmpi/e 0, 0, 6;
    %jmp/0xz  T_6.0, 4;
    %vpi_call 4 26 "$display", "YEs" {0 0 0};
T_6.0 ;
    %vpi_call 4 28 "$display", v0x2767440_0 {0 0 0};
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x2724530;
T_7 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x2769a80_0, 0, 32;
    %delay 10000, 0;
    %pushi/vec4 0, 0, 6;
    %store/vec4 v0x2767960_0, 0, 6;
    %load/vec4 v0x2769bb0_0;
    %store/vec4 v0x27678c0_0, 0, 6;
    %fork TD_instructionwrapperTest.testValuesA, S_0x2767740;
    %join;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x2768070_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x2768150_0, 0, 5;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v0x2767f90_0, 0, 5;
    %load/vec4 v0x2769d10_0;
    %store/vec4 v0x2767ce0_0, 0, 5;
    %load/vec4 v0x2769e00_0;
    %store/vec4 v0x2767dc0_0, 0, 5;
    %load/vec4 v0x2769c70_0;
    %store/vec4 v0x2767c00_0, 0, 5;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v0x2767eb0_0, 0, 16;
    %load/vec4 v0x276a420_0;
    %store/vec4 v0x2768230_0, 0, 16;
    %fork TD_instructionwrapperTest.testValuesB, S_0x2767a00;
    %join;
    %pushi/vec4 0, 0, 26;
    %store/vec4 v0x27686a0_0, 0, 26;
    %load/vec4 v0x2769f60_0;
    %store/vec4 v0x27684e0_0, 0, 26;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27689f0_0, 0, 1;
    %load/vec4 v0x276a530_0;
    %store/vec4 v0x2768ab0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2768820_0, 0, 1;
    %load/vec4 v0x276a620_0;
    %store/vec4 v0x2768930_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27685e0_0, 0, 1;
    %load/vec4 v0x276a110_0;
    %pad/u 1;
    %store/vec4 v0x2768760_0, 0, 1;
    %fork TD_instructionwrapperTest.testValuesC, S_0x2768310;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2768e70_0, 0, 1;
    %load/vec4 v0x276a200_0;
    %store/vec4 v0x2768f30_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2769320_0, 0, 1;
    %load/vec4 v0x276a330_0;
    %store/vec4 v0x2768d90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2769090_0, 0, 1;
    %load/vec4 v0x276a800_0;
    %store/vec4 v0x27691a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2769260_0, 0, 1;
    %load/vec4 v0x276a020_0;
    %store/vec4 v0x2768fd0_0, 0, 1;
    %fork TD_instructionwrapperTest.testValuesD, S_0x2768b70;
    %join;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27699c0_0, 0, 1;
    %load/vec4 v0x276a9e0_0;
    %store/vec4 v0x27698b0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x27697f0_0, 0, 1;
    %load/vec4 v0x276a8f0_0;
    %store/vec4 v0x2769750_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x2769690_0, 0, 1;
    %load/vec4 v0x276a710_0;
    %store/vec4 v0x27695b0_0, 0, 1;
    %fork TD_instructionwrapperTest.testValuesE, S_0x27693e0;
    %join;
    %end;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "./instructionReadJType.v";
    "instructionwrapper.t.v";
    "./instructionwrapper.v";
    "./instructionReadIType.v";
    "./instructiondecode.v";
