# S2 - Protocol Violation - AXI-Stream

Source: https://zipcpu.com/dsp/2020/04/20/axil2axis.html

This bug is from Xilinx's official demostrative AXI-Stream implementation provided in Vivado. It's first found by [ZipCPU](https://zipcpu.com), who provides a detailed description and analysis in the link above.
