

================================================================
== Vitis HLS Report for 'v_hcresampler_core_Pipeline_VITIS_LOOP_159_2'
================================================================
* Date:           Mon Aug 29 12:31:10 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        prj
* Solution:       sol (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.62 ns|  3.880 ns|     1.52 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-------+---------+
    |  Latency (cycles) |  Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max   | min |  max  |   Type  |
    +---------+---------+-----------+----------+-----+-------+---------+
    |       16|    32782|  90.000 ns|  0.184 ms|   16|  32782|       no|
    +---------+---------+-----------+----------+-----+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+-----------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |    Trip   |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  |   Count   | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+-----------+----------+
        |- VITIS_LOOP_159_2  |       14|    32780|        15|          1|          1|  1 ~ 32767|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+-----------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 15


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 15
* Pipeline : 1
  Pipeline-0 : II = 1, D = 15, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.46>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%x = alloca i32 1"   --->   Operation 18 'alloca' 'x' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%pixbuf_y_val_V_1 = alloca i32 1"   --->   Operation 19 'alloca' 'pixbuf_y_val_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%pixbuf_y_val_V_5 = alloca i32 1"   --->   Operation 20 'alloca' 'pixbuf_y_val_V_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%pixbuf_y_val_V_6 = alloca i32 1"   --->   Operation 21 'alloca' 'pixbuf_y_val_V_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%pixbuf_y_val_V_7 = alloca i32 1"   --->   Operation 22 'alloca' 'pixbuf_y_val_V_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%width_cast2_cast_read = read i11 @_ssdm_op_Read.ap_auto.i11, i11 %width_cast2_cast"   --->   Operation 23 'read' 'width_cast2_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%select_ln156_read = read i3 @_ssdm_op_Read.ap_auto.i3, i3 %select_ln156"   --->   Operation 24 'read' 'select_ln156_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%cmp425_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp425"   --->   Operation 25 'read' 'cmp425_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%cmp394_not_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp394_not"   --->   Operation 26 'read' 'cmp394_not_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%icmp_ln145_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %icmp_ln145"   --->   Operation 27 'read' 'icmp_ln145_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%coefs_1_3_load_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %coefs_1_3_load"   --->   Operation 28 'read' 'coefs_1_3_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%coefs_0_3_load_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %coefs_0_3_load"   --->   Operation 29 'read' 'coefs_0_3_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%coefs_1_1_load_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %coefs_1_1_load"   --->   Operation 30 'read' 'coefs_1_1_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%coefs_0_1_load_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %coefs_0_1_load"   --->   Operation 31 'read' 'coefs_0_1_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%coefs_1_0_load_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %coefs_1_0_load"   --->   Operation 32 'read' 'coefs_1_0_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%coefs_0_0_load_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %coefs_0_0_load"   --->   Operation 33 'read' 'coefs_0_0_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%coefs_1_2_load_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %coefs_1_2_load"   --->   Operation 34 'read' 'coefs_1_2_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%coefs_0_2_load_read = read i16 @_ssdm_op_Read.ap_auto.i16, i16 %coefs_0_2_load"   --->   Operation 35 'read' 'coefs_0_2_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%not_icmp_ln145_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %not_icmp_ln145"   --->   Operation 36 'read' 'not_icmp_ln145_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%conv285_cast_cast_cast_cast_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %conv285_cast_cast_cast_cast"   --->   Operation 37 'read' 'conv285_cast_cast_cast_cast_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%cmp56_read = read i1 @_ssdm_op_Read.ap_auto.i1, i1 %cmp56"   --->   Operation 38 'read' 'cmp56_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%loopWidth_read = read i11 @_ssdm_op_Read.ap_auto.i11, i11 %loopWidth"   --->   Operation 39 'read' 'loopWidth_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%pixbuf_y_val_V_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %pixbuf_y_val_V"   --->   Operation 40 'read' 'pixbuf_y_val_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%pixbuf_y_val_V_2_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %pixbuf_y_val_V_2"   --->   Operation 41 'read' 'pixbuf_y_val_V_2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%pixbuf_y_val_V_3_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %pixbuf_y_val_V_3"   --->   Operation 42 'read' 'pixbuf_y_val_V_3_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%pixbuf_y_val_V_4_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %pixbuf_y_val_V_4"   --->   Operation 43 'read' 'pixbuf_y_val_V_4_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%select_ln156_cast = zext i3 %select_ln156_read"   --->   Operation 44 'zext' 'select_ln156_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.98ns)   --->   "%conv285_cast_cast_cast_cast_cast_cast = select i1 %conv285_cast_cast_cast_cast_read, i32 3, i32 0"   --->   Operation 45 'select' 'conv285_cast_cast_cast_cast_cast_cast' <Predicate = true> <Delay = 0.98> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.98> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %srcYUV, void @empty_22, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4, i32 4294967295, i32 0"   --->   Operation 46 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i24 %outYUV, void @empty_22, i32 0, i32 0, void @empty_4, i32 0, i32 0, void @empty_4, void @empty_4, void @empty_4, i32 0, i32 0, i32 0, i32 0, void @empty_4, void @empty_4, i32 4294967295, i32 0"   --->   Operation 47 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (1.58ns)   --->   "%store_ln0 = store i8 %pixbuf_y_val_V_4_read, i8 %pixbuf_y_val_V_7"   --->   Operation 48 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 49 [1/1] (1.58ns)   --->   "%store_ln0 = store i8 %pixbuf_y_val_V_3_read, i8 %pixbuf_y_val_V_6"   --->   Operation 49 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 50 [1/1] (1.58ns)   --->   "%store_ln0 = store i8 %pixbuf_y_val_V_2_read, i8 %pixbuf_y_val_V_5"   --->   Operation 50 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 51 [1/1] (1.58ns)   --->   "%store_ln0 = store i8 %pixbuf_y_val_V_read, i8 %pixbuf_y_val_V_1"   --->   Operation 51 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 52 [1/1] (1.58ns)   --->   "%store_ln0 = store i11 0, i11 %x"   --->   Operation 52 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body34"   --->   Operation 53 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%x_1 = load i11 %x" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hcr_0_synth_1/prj/sol/.autopilot/db/v_hcresampler.cpp:159]   --->   Operation 54 'load' 'x_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln159 = zext i11 %x_1" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hcr_0_synth_1/prj/sol/.autopilot/db/v_hcresampler.cpp:159]   --->   Operation 55 'zext' 'zext_ln159' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%trunc_ln159 = trunc i11 %x_1" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hcr_0_synth_1/prj/sol/.autopilot/db/v_hcresampler.cpp:159]   --->   Operation 56 'trunc' 'trunc_ln159' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (1.88ns)   --->   "%icmp_ln159 = icmp_eq  i11 %x_1, i11 %loopWidth_read" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hcr_0_synth_1/prj/sol/.autopilot/db/v_hcresampler.cpp:159]   --->   Operation 57 'icmp' 'icmp_ln159' <Predicate = true> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 58 [1/1] (1.63ns)   --->   "%x_2 = add i11 %x_1, i11 1" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hcr_0_synth_1/prj/sol/.autopilot/db/v_hcresampler.cpp:159]   --->   Operation 58 'add' 'x_2' <Predicate = true> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%br_ln159 = br i1 %icmp_ln159, void %for.body34.split, void %for.inc445.exitStub" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hcr_0_synth_1/prj/sol/.autopilot/db/v_hcresampler.cpp:159]   --->   Operation 59 'br' 'br_ln159' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%specpipeline_ln163 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_4" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hcr_0_synth_1/prj/sol/.autopilot/db/v_hcresampler.cpp:163]   --->   Operation 60 'specpipeline' 'specpipeline_ln163' <Predicate = (!icmp_ln159)> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%specloopname_ln142 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hcr_0_synth_1/prj/sol/.autopilot/db/v_hcresampler.cpp:142]   --->   Operation 61 'specloopname' 'specloopname_ln142' <Predicate = (!icmp_ln159)> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (1.63ns)   --->   "%out_x = sub i12 %zext_ln159, i12 %select_ln156_cast" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hcr_0_synth_1/prj/sol/.autopilot/db/v_hcresampler.cpp:166]   --->   Operation 62 'sub' 'out_x' <Predicate = (!icmp_ln159)> <Delay = 1.63> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.63> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%odd_col = trunc i12 %out_x" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hcr_0_synth_1/prj/sol/.autopilot/db/v_hcresampler.cpp:127]   --->   Operation 63 'trunc' 'odd_col' <Predicate = (!icmp_ln159)> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (1.88ns)   --->   "%icmp_ln168 = icmp_ult  i11 %x_1, i11 %width_cast2_cast_read" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hcr_0_synth_1/prj/sol/.autopilot/db/v_hcresampler.cpp:168]   --->   Operation 64 'icmp' 'icmp_ln168' <Predicate = (!icmp_ln159)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%br_ln168 = br i1 %icmp_ln168, void %for.body149_ifconv, void %for.body47" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hcr_0_synth_1/prj/sol/.autopilot/db/v_hcresampler.cpp:168]   --->   Operation 65 'br' 'br_ln168' <Predicate = (!icmp_ln159)> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (1.88ns)   --->   "%cmp153 = icmp_eq  i11 %x_1, i11 0" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hcr_0_synth_1/prj/sol/.autopilot/db/v_hcresampler.cpp:159]   --->   Operation 66 'icmp' 'cmp153' <Predicate = (!icmp_ln159 & cmp56_read)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 67 [1/1] (1.88ns)   --->   "%cmp155 = icmp_eq  i11 %x_1, i11 1" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hcr_0_synth_1/prj/sol/.autopilot/db/v_hcresampler.cpp:159]   --->   Operation 67 'icmp' 'cmp155' <Predicate = (!icmp_ln159 & !cmp56_read)> <Delay = 1.88> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.88> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 68 [1/1] (0.99ns)   --->   "%select_ln220 = select i1 %cmp56_read, i1 %cmp153, i1 %cmp155" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hcr_0_synth_1/prj/sol/.autopilot/db/v_hcresampler.cpp:220]   --->   Operation 68 'select' 'select_ln220' <Predicate = (!icmp_ln159)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%br_ln414 = br i1 %cmp425_read, void %if.then426, void %if.else434" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hcr_0_synth_1/prj/sol/.autopilot/db/v_hcresampler.cpp:414]   --->   Operation 69 'br' 'br_ln414' <Predicate = (!icmp_ln159)> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_5 = bitselect i1 @_ssdm_op_BitSelect.i1.i12.i32, i12 %out_x, i32 11" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hcr_0_synth_1/prj/sol/.autopilot/db/v_hcresampler.cpp:416]   --->   Operation 70 'bitselect' 'tmp_5' <Predicate = (!icmp_ln159 & !cmp425_read)> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%br_ln416 = br i1 %tmp_5, void %if.then432, void %if.end433" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hcr_0_synth_1/prj/sol/.autopilot/db/v_hcresampler.cpp:416]   --->   Operation 71 'br' 'br_ln416' <Predicate = (!icmp_ln159 & !cmp425_read)> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%br_ln420 = br void %for.inc442" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hcr_0_synth_1/prj/sol/.autopilot/db/v_hcresampler.cpp:420]   --->   Operation 72 'br' 'br_ln420' <Predicate = (!icmp_ln159 & !cmp425_read)> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%br_ln424 = br i1 %icmp_ln168, void %if.end440, void %if.then439" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hcr_0_synth_1/prj/sol/.autopilot/db/v_hcresampler.cpp:424]   --->   Operation 73 'br' 'br_ln424' <Predicate = (!icmp_ln159 & cmp425_read)> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc442"   --->   Operation 74 'br' 'br_ln0' <Predicate = (!icmp_ln159 & cmp425_read)> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (1.58ns)   --->   "%store_ln159 = store i11 %x_2, i11 %x" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hcr_0_synth_1/prj/sol/.autopilot/db/v_hcresampler.cpp:159]   --->   Operation 75 'store' 'store_ln159' <Predicate = (!icmp_ln159)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 2.05>
ST_2 : Operation 76 [1/1] (2.05ns)   --->   "%srcYUV_read = read i24 @_ssdm_op_Read.ap_fifo.volatile.i24P0A, i24 %srcYUV" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 76 'read' 'srcYUV_read' <Predicate = (!icmp_ln159 & icmp_ln168)> <Delay = 2.05> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.80> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 16> <FIFO>
ST_2 : Operation 77 [1/1] (0.00ns)   --->   "%trunc_ln145 = trunc i24 %srcYUV_read" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 77 'trunc' 'trunc_ln145' <Predicate = (!icmp_ln159 & icmp_ln168)> <Delay = 0.00>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%trunc_ln145_1 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %srcYUV_read, i32 8, i32 15" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 78 'partselect' 'trunc_ln145_1' <Predicate = (!icmp_ln159 & icmp_ln168)> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%trunc_ln145_2 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %srcYUV_read, i32 16, i32 23" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 79 'partselect' 'trunc_ln145_2' <Predicate = (!icmp_ln159 & icmp_ln168)> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%br_ln175 = br i1 %cmp56_read, void %if.else80, void %for.body47.for.body149_ifconv_crit_edge" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hcr_0_synth_1/prj/sol/.autopilot/db/v_hcresampler.cpp:175]   --->   Operation 80 'br' 'br_ln175' <Predicate = (!icmp_ln159 & icmp_ln168)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.83>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "%p_0_1_0_0_0436_out_load = load i8 %p_0_1_0_0_0436_out" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hcr_0_synth_1/prj/sol/.autopilot/db/v_hcresampler.cpp:182]   --->   Operation 81 'load' 'p_0_1_0_0_0436_out_load' <Predicate = (!icmp_ln159 & icmp_ln168 & !cmp56_read & trunc_ln159)> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%p_0_1_0_0_0440_out_load = load i8 %p_0_1_0_0_0440_out" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hcr_0_synth_1/prj/sol/.autopilot/db/v_hcresampler.cpp:182]   --->   Operation 82 'load' 'p_0_1_0_0_0440_out_load' <Predicate = (!icmp_ln159 & icmp_ln168 & !cmp56_read & !trunc_ln159)> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (1.24ns)   --->   "%select_ln182 = select i1 %trunc_ln159, i8 %trunc_ln145_1, i8 %p_0_1_0_0_0440_out_load" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hcr_0_synth_1/prj/sol/.autopilot/db/v_hcresampler.cpp:182]   --->   Operation 83 'select' 'select_ln182' <Predicate = (!icmp_ln159 & icmp_ln168 & !cmp56_read)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 84 [1/1] (1.24ns)   --->   "%select_ln182_1 = select i1 %trunc_ln159, i8 %p_0_1_0_0_0436_out_load, i8 %trunc_ln145_1" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hcr_0_synth_1/prj/sol/.autopilot/db/v_hcresampler.cpp:182]   --->   Operation 84 'select' 'select_ln182_1' <Predicate = (!icmp_ln159 & icmp_ln168 & !cmp56_read)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 85 [1/1] (1.58ns)   --->   "%store_ln182 = store i8 %select_ln182, i8 %p_0_1_0_0_0440_out" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hcr_0_synth_1/prj/sol/.autopilot/db/v_hcresampler.cpp:182]   --->   Operation 85 'store' 'store_ln182' <Predicate = (!icmp_ln159 & icmp_ln168 & !cmp56_read)> <Delay = 1.58>
ST_3 : Operation 86 [1/1] (1.58ns)   --->   "%store_ln182 = store i8 %select_ln182_1, i8 %p_0_1_0_0_0436_out" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hcr_0_synth_1/prj/sol/.autopilot/db/v_hcresampler.cpp:182]   --->   Operation 86 'store' 'store_ln182' <Predicate = (!icmp_ln159 & icmp_ln168 & !cmp56_read)> <Delay = 1.58>
ST_3 : Operation 87 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body149_ifconv"   --->   Operation 87 'br' 'br_ln0' <Predicate = (!icmp_ln159 & icmp_ln168 & !cmp56_read)> <Delay = 0.00>
ST_3 : Operation 88 [1/1] (1.58ns)   --->   "%store_ln175 = store i8 %trunc_ln145_2, i8 %p_0_1_0_0_0440_out" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hcr_0_synth_1/prj/sol/.autopilot/db/v_hcresampler.cpp:175]   --->   Operation 88 'store' 'store_ln175' <Predicate = (!icmp_ln159 & icmp_ln168 & cmp56_read)> <Delay = 1.58>
ST_3 : Operation 89 [1/1] (1.58ns)   --->   "%store_ln175 = store i8 %trunc_ln145_1, i8 %p_0_1_0_0_0436_out" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hcr_0_synth_1/prj/sol/.autopilot/db/v_hcresampler.cpp:175]   --->   Operation 89 'store' 'store_ln175' <Predicate = (!icmp_ln159 & icmp_ln168 & cmp56_read)> <Delay = 1.58>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%br_ln175 = br void %for.body149_ifconv" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hcr_0_synth_1/prj/sol/.autopilot/db/v_hcresampler.cpp:175]   --->   Operation 90 'br' 'br_ln175' <Predicate = (!icmp_ln159 & icmp_ln168 & cmp56_read)> <Delay = 0.00>
ST_3 : Operation 91 [1/1] (0.97ns)   --->   "%cmp335 = xor i1 %odd_col, i1 1" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hcr_0_synth_1/prj/sol/.autopilot/db/v_hcresampler.cpp:127]   --->   Operation 91 'xor' 'cmp335' <Predicate = (!icmp_ln159)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 92 [1/1] (0.97ns)   --->   "%or_ln384 = or i1 %icmp_ln145_read, i1 %cmp335" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hcr_0_synth_1/prj/sol/.autopilot/db/v_hcresampler.cpp:384]   --->   Operation 92 'or' 'or_ln384' <Predicate = (!icmp_ln159)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 3.27>
ST_4 : Operation 93 [1/1] (0.00ns)   --->   "%p_0_0_0_0_0185445_out_load = load i8 %p_0_0_0_0_0185445_out" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hcr_0_synth_1/prj/sol/.autopilot/db/v_hcresampler.cpp:228]   --->   Operation 93 'load' 'p_0_0_0_0_0185445_out_load' <Predicate = (!icmp_ln159)> <Delay = 0.00>
ST_4 : Operation 94 [1/1] (0.00ns)   --->   "%p_0_0_0_0_0185445447_out_load = load i8 %p_0_0_0_0_0185445447_out" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hcr_0_synth_1/prj/sol/.autopilot/db/v_hcresampler.cpp:228]   --->   Operation 94 'load' 'p_0_0_0_0_0185445447_out_load' <Predicate = (!icmp_ln159 & !select_ln220)> <Delay = 0.00>
ST_4 : Operation 95 [1/1] (0.00ns)   --->   "%p_0_0_0_0_0451_out_load = load i8 %p_0_0_0_0_0451_out" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hcr_0_synth_1/prj/sol/.autopilot/db/v_hcresampler.cpp:228]   --->   Operation 95 'load' 'p_0_0_0_0_0451_out_load' <Predicate = (!icmp_ln159)> <Delay = 0.00>
ST_4 : Operation 96 [1/1] (0.00ns)   --->   "%p_0_0_0_0_0451453_out_load = load i8 %p_0_0_0_0_0451453_out" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hcr_0_synth_1/prj/sol/.autopilot/db/v_hcresampler.cpp:228]   --->   Operation 96 'load' 'p_0_0_0_0_0451453_out_load' <Predicate = (!icmp_ln159 & !select_ln220)> <Delay = 0.00>
ST_4 : Operation 97 [1/1] (0.00ns)   --->   "%p_0_0_0_0_0185_1457_out_load = load i8 %p_0_0_0_0_0185_1457_out" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hcr_0_synth_1/prj/sol/.autopilot/db/v_hcresampler.cpp:228]   --->   Operation 97 'load' 'p_0_0_0_0_0185_1457_out_load' <Predicate = (!icmp_ln159)> <Delay = 0.00>
ST_4 : Operation 98 [1/1] (0.00ns)   --->   "%p_0_0_0_0_0_1460_out_load = load i8 %p_0_0_0_0_0_1460_out" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hcr_0_synth_1/prj/sol/.autopilot/db/v_hcresampler.cpp:228]   --->   Operation 98 'load' 'p_0_0_0_0_0_1460_out_load' <Predicate = (!icmp_ln159)> <Delay = 0.00>
ST_4 : Operation 99 [1/1] (0.00ns)   --->   "%p_0_0_0_0_0185_2463_out_load = load i8 %p_0_0_0_0_0185_2463_out" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hcr_0_synth_1/prj/sol/.autopilot/db/v_hcresampler.cpp:228]   --->   Operation 99 'load' 'p_0_0_0_0_0185_2463_out_load' <Predicate = (!icmp_ln159)> <Delay = 0.00>
ST_4 : Operation 100 [1/1] (0.00ns)   --->   "%p_0_0_0_0_0_2467_out_load = load i8 %p_0_0_0_0_0_2467_out" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hcr_0_synth_1/prj/sol/.autopilot/db/v_hcresampler.cpp:228]   --->   Operation 100 'load' 'p_0_0_0_0_0_2467_out_load' <Predicate = (!icmp_ln159)> <Delay = 0.00>
ST_4 : Operation 101 [1/1] (0.00ns)   --->   "%p_0_1_0_0_0436_out_load_1 = load i8 %p_0_1_0_0_0436_out" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hcr_0_synth_1/prj/sol/.autopilot/db/v_hcresampler.cpp:250]   --->   Operation 101 'load' 'p_0_1_0_0_0436_out_load_1' <Predicate = (!icmp_ln159)> <Delay = 0.00>
ST_4 : Operation 102 [1/1] (0.00ns)   --->   "%p_0_1_0_0_0440_out_load_1 = load i8 %p_0_1_0_0_0440_out" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hcr_0_synth_1/prj/sol/.autopilot/db/v_hcresampler.cpp:250]   --->   Operation 102 'load' 'p_0_1_0_0_0440_out_load_1' <Predicate = (!icmp_ln159)> <Delay = 0.00>
ST_4 : Operation 103 [1/1] (0.97ns)   --->   "%or_ln228 = or i1 %cmp56_read, i1 %trunc_ln159" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hcr_0_synth_1/prj/sol/.autopilot/db/v_hcresampler.cpp:228]   --->   Operation 103 'or' 'or_ln228' <Predicate = (!icmp_ln159)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node select_ln250)   --->   "%select_ln228 = select i1 %or_ln228, i8 %p_0_1_0_0_0440_out_load_1, i8 %p_0_0_0_0_0_2467_out_load" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hcr_0_synth_1/prj/sol/.autopilot/db/v_hcresampler.cpp:228]   --->   Operation 104 'select' 'select_ln228' <Predicate = (!icmp_ln159 & !select_ln220)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 105 [1/1] (0.00ns) (grouped into LUT with out node select_ln250_1)   --->   "%select_ln228_1 = select i1 %or_ln228, i8 %p_0_1_0_0_0436_out_load_1, i8 %p_0_0_0_0_0185_2463_out_load" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hcr_0_synth_1/prj/sol/.autopilot/db/v_hcresampler.cpp:228]   --->   Operation 105 'select' 'select_ln228_1' <Predicate = (!icmp_ln159 & !select_ln220)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 106 [1/1] (0.00ns) (grouped into LUT with out node select_ln250_2)   --->   "%select_ln228_2 = select i1 %or_ln228, i8 %p_0_0_0_0_0_2467_out_load, i8 %p_0_0_0_0_0_1460_out_load" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hcr_0_synth_1/prj/sol/.autopilot/db/v_hcresampler.cpp:228]   --->   Operation 106 'select' 'select_ln228_2' <Predicate = (!icmp_ln159 & !select_ln220)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 107 [1/1] (0.00ns) (grouped into LUT with out node select_ln250_3)   --->   "%select_ln228_3 = select i1 %or_ln228, i8 %p_0_0_0_0_0185_2463_out_load, i8 %p_0_0_0_0_0185_1457_out_load" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hcr_0_synth_1/prj/sol/.autopilot/db/v_hcresampler.cpp:228]   --->   Operation 107 'select' 'select_ln228_3' <Predicate = (!icmp_ln159 & !select_ln220)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 108 [1/1] (0.00ns) (grouped into LUT with out node select_ln250_4)   --->   "%select_ln228_4 = select i1 %or_ln228, i8 %p_0_0_0_0_0451_out_load, i8 %p_0_0_0_0_0451453_out_load" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hcr_0_synth_1/prj/sol/.autopilot/db/v_hcresampler.cpp:228]   --->   Operation 108 'select' 'select_ln228_4' <Predicate = (!icmp_ln159 & !select_ln220)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node select_ln250_5)   --->   "%select_ln228_5 = select i1 %or_ln228, i8 %p_0_0_0_0_0_1460_out_load, i8 %p_0_0_0_0_0451_out_load" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hcr_0_synth_1/prj/sol/.autopilot/db/v_hcresampler.cpp:228]   --->   Operation 109 'select' 'select_ln228_5' <Predicate = (!icmp_ln159 & !select_ln220)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node select_ln250_6)   --->   "%select_ln228_6 = select i1 %or_ln228, i8 %p_0_0_0_0_0185445_out_load, i8 %p_0_0_0_0_0185445447_out_load" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hcr_0_synth_1/prj/sol/.autopilot/db/v_hcresampler.cpp:228]   --->   Operation 110 'select' 'select_ln228_6' <Predicate = (!icmp_ln159 & !select_ln220)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 111 [1/1] (0.00ns) (grouped into LUT with out node select_ln250_7)   --->   "%select_ln228_7 = select i1 %or_ln228, i8 %p_0_0_0_0_0185_1457_out_load, i8 %p_0_0_0_0_0185445_out_load" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hcr_0_synth_1/prj/sol/.autopilot/db/v_hcresampler.cpp:228]   --->   Operation 111 'select' 'select_ln228_7' <Predicate = (!icmp_ln159 & !select_ln220)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 112 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln250 = select i1 %select_ln220, i8 %p_0_1_0_0_0440_out_load_1, i8 %select_ln228" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hcr_0_synth_1/prj/sol/.autopilot/db/v_hcresampler.cpp:250]   --->   Operation 112 'select' 'select_ln250' <Predicate = (!icmp_ln159)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 113 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln250_1 = select i1 %select_ln220, i8 %p_0_1_0_0_0436_out_load_1, i8 %select_ln228_1" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hcr_0_synth_1/prj/sol/.autopilot/db/v_hcresampler.cpp:250]   --->   Operation 113 'select' 'select_ln250_1' <Predicate = (!icmp_ln159)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 114 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln250_2 = select i1 %select_ln220, i8 %p_0_1_0_0_0440_out_load_1, i8 %select_ln228_2" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hcr_0_synth_1/prj/sol/.autopilot/db/v_hcresampler.cpp:250]   --->   Operation 114 'select' 'select_ln250_2' <Predicate = (!icmp_ln159)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 115 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln250_3 = select i1 %select_ln220, i8 %p_0_1_0_0_0436_out_load_1, i8 %select_ln228_3" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hcr_0_synth_1/prj/sol/.autopilot/db/v_hcresampler.cpp:250]   --->   Operation 115 'select' 'select_ln250_3' <Predicate = (!icmp_ln159)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 116 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln250_4 = select i1 %select_ln220, i8 %p_0_1_0_0_0440_out_load_1, i8 %select_ln228_4" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hcr_0_synth_1/prj/sol/.autopilot/db/v_hcresampler.cpp:250]   --->   Operation 116 'select' 'select_ln250_4' <Predicate = (!icmp_ln159)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 117 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln250_5 = select i1 %select_ln220, i8 %p_0_1_0_0_0440_out_load_1, i8 %select_ln228_5" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hcr_0_synth_1/prj/sol/.autopilot/db/v_hcresampler.cpp:250]   --->   Operation 117 'select' 'select_ln250_5' <Predicate = (!icmp_ln159)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 118 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln250_6 = select i1 %select_ln220, i8 %p_0_1_0_0_0436_out_load_1, i8 %select_ln228_6" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hcr_0_synth_1/prj/sol/.autopilot/db/v_hcresampler.cpp:250]   --->   Operation 118 'select' 'select_ln250_6' <Predicate = (!icmp_ln159)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 119 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln250_7 = select i1 %select_ln220, i8 %p_0_1_0_0_0436_out_load_1, i8 %select_ln228_7" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hcr_0_synth_1/prj/sol/.autopilot/db/v_hcresampler.cpp:250]   --->   Operation 119 'select' 'select_ln250_7' <Predicate = (!icmp_ln159)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 120 [1/1] (0.97ns)   --->   "%or_ln350 = or i1 %not_icmp_ln145_read, i1 %cmp335" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hcr_0_synth_1/prj/sol/.autopilot/db/v_hcresampler.cpp:350]   --->   Operation 120 'or' 'or_ln350' <Predicate = (!icmp_ln159)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 121 [1/1] (0.80ns)   --->   "%filt = select i1 %or_ln350, i16 %coefs_0_3_load_read, i16 %coefs_1_3_load_read" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hcr_0_synth_1/prj/sol/.autopilot/db/v_hcresampler.cpp:350]   --->   Operation 121 'select' 'filt' <Predicate = (!icmp_ln159)> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 122 [1/1] (0.00ns)   --->   "%sext_ln1540 = sext i16 %filt"   --->   Operation 122 'sext' 'sext_ln1540' <Predicate = (!icmp_ln159)> <Delay = 0.00>
ST_4 : Operation 123 [1/1] (0.00ns)   --->   "%zext_ln1540 = zext i8 %select_ln250_6"   --->   Operation 123 'zext' 'zext_ln1540' <Predicate = (!icmp_ln159 & or_ln384)> <Delay = 0.00>
ST_4 : Operation 124 [3/3] (1.05ns) (grouped into DSP with root node filt_res0_5)   --->   "%ret_V = mul i24 %zext_ln1540, i24 %sext_ln1540"   --->   Operation 124 'mul' 'ret_V' <Predicate = (!icmp_ln159 & or_ln384)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 125 [1/1] (0.00ns)   --->   "%zext_ln1540_1 = zext i8 %select_ln250_4"   --->   Operation 125 'zext' 'zext_ln1540_1' <Predicate = (!icmp_ln159 & or_ln384)> <Delay = 0.00>
ST_4 : Operation 126 [3/3] (1.05ns) (grouped into DSP with root node filt_res1_5)   --->   "%ret_V_1 = mul i24 %zext_ln1540_1, i24 %sext_ln1540"   --->   Operation 126 'mul' 'ret_V_1' <Predicate = (!icmp_ln159 & or_ln384)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 127 [1/1] (0.00ns)   --->   "%store_ln159 = store i8 %select_ln250, i8 %p_0_0_0_0_0_2467_out" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hcr_0_synth_1/prj/sol/.autopilot/db/v_hcresampler.cpp:159]   --->   Operation 127 'store' 'store_ln159' <Predicate = (!icmp_ln159)> <Delay = 0.00>
ST_4 : Operation 128 [1/1] (0.00ns)   --->   "%store_ln159 = store i8 %select_ln250_1, i8 %p_0_0_0_0_0185_2463_out" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hcr_0_synth_1/prj/sol/.autopilot/db/v_hcresampler.cpp:159]   --->   Operation 128 'store' 'store_ln159' <Predicate = (!icmp_ln159)> <Delay = 0.00>
ST_4 : Operation 129 [1/1] (0.00ns)   --->   "%store_ln159 = store i8 %select_ln250_2, i8 %p_0_0_0_0_0_1460_out" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hcr_0_synth_1/prj/sol/.autopilot/db/v_hcresampler.cpp:159]   --->   Operation 129 'store' 'store_ln159' <Predicate = (!icmp_ln159)> <Delay = 0.00>
ST_4 : Operation 130 [1/1] (0.00ns)   --->   "%store_ln159 = store i8 %select_ln250_3, i8 %p_0_0_0_0_0185_1457_out" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hcr_0_synth_1/prj/sol/.autopilot/db/v_hcresampler.cpp:159]   --->   Operation 130 'store' 'store_ln159' <Predicate = (!icmp_ln159)> <Delay = 0.00>
ST_4 : Operation 131 [1/1] (0.00ns)   --->   "%store_ln159 = store i8 %select_ln250_4, i8 %p_0_0_0_0_0451453_out" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hcr_0_synth_1/prj/sol/.autopilot/db/v_hcresampler.cpp:159]   --->   Operation 131 'store' 'store_ln159' <Predicate = (!icmp_ln159)> <Delay = 0.00>
ST_4 : Operation 132 [1/1] (0.00ns)   --->   "%store_ln159 = store i8 %select_ln250_5, i8 %p_0_0_0_0_0451_out" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hcr_0_synth_1/prj/sol/.autopilot/db/v_hcresampler.cpp:159]   --->   Operation 132 'store' 'store_ln159' <Predicate = (!icmp_ln159)> <Delay = 0.00>
ST_4 : Operation 133 [1/1] (0.00ns)   --->   "%store_ln159 = store i8 %select_ln250_6, i8 %p_0_0_0_0_0185445447_out" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hcr_0_synth_1/prj/sol/.autopilot/db/v_hcresampler.cpp:159]   --->   Operation 133 'store' 'store_ln159' <Predicate = (!icmp_ln159)> <Delay = 0.00>
ST_4 : Operation 134 [1/1] (0.00ns)   --->   "%store_ln159 = store i8 %select_ln250_7, i8 %p_0_0_0_0_0185445_out" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hcr_0_synth_1/prj/sol/.autopilot/db/v_hcresampler.cpp:159]   --->   Operation 134 'store' 'store_ln159' <Predicate = (!icmp_ln159)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 1.05>
ST_5 : Operation 135 [2/3] (1.05ns) (grouped into DSP with root node filt_res0_5)   --->   "%ret_V = mul i24 %zext_ln1540, i24 %sext_ln1540"   --->   Operation 135 'mul' 'ret_V' <Predicate = (!icmp_ln159 & or_ln384)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 136 [2/3] (1.05ns) (grouped into DSP with root node filt_res1_5)   --->   "%ret_V_1 = mul i24 %zext_ln1540_1, i24 %sext_ln1540"   --->   Operation 136 'mul' 'ret_V_1' <Predicate = (!icmp_ln159 & or_ln384)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 6 <SV = 5> <Delay = 2.10>
ST_6 : Operation 137 [1/1] (0.80ns)   --->   "%select_ln350 = select i1 %or_ln350, i16 %coefs_0_2_load_read, i16 %coefs_1_2_load_read" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hcr_0_synth_1/prj/sol/.autopilot/db/v_hcresampler.cpp:350]   --->   Operation 137 'select' 'select_ln350' <Predicate = (!icmp_ln159)> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 138 [1/3] (0.00ns) (grouped into DSP with root node filt_res0_5)   --->   "%ret_V = mul i24 %zext_ln1540, i24 %sext_ln1540"   --->   Operation 138 'mul' 'ret_V' <Predicate = (!icmp_ln159 & or_ln384)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 139 [1/3] (0.00ns) (grouped into DSP with root node filt_res1_5)   --->   "%ret_V_1 = mul i24 %zext_ln1540_1, i24 %sext_ln1540"   --->   Operation 139 'mul' 'ret_V_1' <Predicate = (!icmp_ln159 & or_ln384)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 140 [1/1] (0.00ns)   --->   "%sext_ln1540_1 = sext i16 %select_ln350"   --->   Operation 140 'sext' 'sext_ln1540_1' <Predicate = (!icmp_ln159)> <Delay = 0.00>
ST_6 : Operation 141 [1/1] (0.00ns)   --->   "%zext_ln1540_2 = zext i8 %select_ln250_7"   --->   Operation 141 'zext' 'zext_ln1540_2' <Predicate = (!icmp_ln159 & or_ln384)> <Delay = 0.00>
ST_6 : Operation 142 [3/3] (1.05ns) (grouped into DSP with root node filt_res0_6)   --->   "%ret_V_2 = mul i24 %zext_ln1540_2, i24 %sext_ln1540_1"   --->   Operation 142 'mul' 'ret_V_2' <Predicate = (!icmp_ln159 & or_ln384)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 143 [1/1] (0.00ns)   --->   "%zext_ln1540_3 = zext i8 %select_ln250_5"   --->   Operation 143 'zext' 'zext_ln1540_3' <Predicate = (!icmp_ln159 & or_ln384)> <Delay = 0.00>
ST_6 : Operation 144 [3/3] (1.05ns) (grouped into DSP with root node filt_res1_6)   --->   "%ret_V_3 = mul i24 %zext_ln1540_3, i24 %sext_ln1540_1"   --->   Operation 144 'mul' 'ret_V_3' <Predicate = (!icmp_ln159 & or_ln384)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 145 [2/2] (2.10ns) (root node of the DSP)   --->   "%filt_res0_5 = add i24 %ret_V, i24 2048" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hcr_0_synth_1/prj/sol/.autopilot/db/v_hcresampler.cpp:393]   --->   Operation 145 'add' 'filt_res0_5' <Predicate = (!icmp_ln159 & or_ln384)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 146 [2/2] (2.10ns) (root node of the DSP)   --->   "%filt_res1_5 = add i24 %ret_V_1, i24 2048" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hcr_0_synth_1/prj/sol/.autopilot/db/v_hcresampler.cpp:394]   --->   Operation 146 'add' 'filt_res1_5' <Predicate = (!icmp_ln159 & or_ln384)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 7 <SV = 6> <Delay = 2.10>
ST_7 : Operation 147 [2/3] (1.05ns) (grouped into DSP with root node filt_res0_6)   --->   "%ret_V_2 = mul i24 %zext_ln1540_2, i24 %sext_ln1540_1"   --->   Operation 147 'mul' 'ret_V_2' <Predicate = (!icmp_ln159 & or_ln384)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 148 [2/3] (1.05ns) (grouped into DSP with root node filt_res1_6)   --->   "%ret_V_3 = mul i24 %zext_ln1540_3, i24 %sext_ln1540_1"   --->   Operation 148 'mul' 'ret_V_3' <Predicate = (!icmp_ln159 & or_ln384)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 149 [1/2] (2.10ns) (root node of the DSP)   --->   "%filt_res0_5 = add i24 %ret_V, i24 2048" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hcr_0_synth_1/prj/sol/.autopilot/db/v_hcresampler.cpp:393]   --->   Operation 149 'add' 'filt_res0_5' <Predicate = (!icmp_ln159 & or_ln384)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 150 [1/2] (2.10ns) (root node of the DSP)   --->   "%filt_res1_5 = add i24 %ret_V_1, i24 2048" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hcr_0_synth_1/prj/sol/.autopilot/db/v_hcresampler.cpp:394]   --->   Operation 150 'add' 'filt_res1_5' <Predicate = (!icmp_ln159 & or_ln384)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 8 <SV = 7> <Delay = 2.10>
ST_8 : Operation 151 [1/1] (0.80ns)   --->   "%select_ln350_2 = select i1 %or_ln350, i16 %coefs_0_1_load_read, i16 %coefs_1_1_load_read" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hcr_0_synth_1/prj/sol/.autopilot/db/v_hcresampler.cpp:350]   --->   Operation 151 'select' 'select_ln350_2' <Predicate = (!icmp_ln159)> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 152 [1/3] (0.00ns) (grouped into DSP with root node filt_res0_6)   --->   "%ret_V_2 = mul i24 %zext_ln1540_2, i24 %sext_ln1540_1"   --->   Operation 152 'mul' 'ret_V_2' <Predicate = (!icmp_ln159 & or_ln384)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 153 [1/1] (0.00ns) (grouped into DSP with root node filt_res0_6)   --->   "%sext_ln1540_4 = sext i24 %ret_V_2"   --->   Operation 153 'sext' 'sext_ln1540_4' <Predicate = (!icmp_ln159 & or_ln384)> <Delay = 0.00>
ST_8 : Operation 154 [1/3] (0.00ns) (grouped into DSP with root node filt_res1_6)   --->   "%ret_V_3 = mul i24 %zext_ln1540_3, i24 %sext_ln1540_1"   --->   Operation 154 'mul' 'ret_V_3' <Predicate = (!icmp_ln159 & or_ln384)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 155 [1/1] (0.00ns) (grouped into DSP with root node filt_res1_6)   --->   "%sext_ln133 = sext i24 %ret_V_3" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hcr_0_synth_1/prj/sol/.autopilot/db/v_hcresampler.cpp:133]   --->   Operation 155 'sext' 'sext_ln133' <Predicate = (!icmp_ln159 & or_ln384)> <Delay = 0.00>
ST_8 : Operation 156 [1/1] (0.00ns)   --->   "%sext_ln1540_2 = sext i16 %select_ln350_2"   --->   Operation 156 'sext' 'sext_ln1540_2' <Predicate = (!icmp_ln159)> <Delay = 0.00>
ST_8 : Operation 157 [1/1] (0.00ns)   --->   "%zext_ln1540_4 = zext i8 %select_ln250_3"   --->   Operation 157 'zext' 'zext_ln1540_4' <Predicate = (!icmp_ln159 & or_ln384)> <Delay = 0.00>
ST_8 : Operation 158 [3/3] (1.05ns) (grouped into DSP with root node filt_res0_7)   --->   "%ret_V_4 = mul i24 %zext_ln1540_4, i24 %sext_ln1540_2"   --->   Operation 158 'mul' 'ret_V_4' <Predicate = (!icmp_ln159 & or_ln384)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 159 [1/1] (0.00ns)   --->   "%zext_ln1540_5 = zext i8 %select_ln250_2"   --->   Operation 159 'zext' 'zext_ln1540_5' <Predicate = (!icmp_ln159 & or_ln384)> <Delay = 0.00>
ST_8 : Operation 160 [3/3] (1.05ns) (grouped into DSP with root node filt_res1_7)   --->   "%ret_V_5 = mul i24 %zext_ln1540_5, i24 %sext_ln1540_2"   --->   Operation 160 'mul' 'ret_V_5' <Predicate = (!icmp_ln159 & or_ln384)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 161 [1/1] (0.00ns)   --->   "%sext_ln393_1 = sext i24 %filt_res0_5" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hcr_0_synth_1/prj/sol/.autopilot/db/v_hcresampler.cpp:393]   --->   Operation 161 'sext' 'sext_ln393_1' <Predicate = (!icmp_ln159 & or_ln384)> <Delay = 0.00>
ST_8 : Operation 162 [2/2] (2.10ns) (root node of the DSP)   --->   "%filt_res0_6 = add i25 %sext_ln393_1, i25 %sext_ln1540_4" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hcr_0_synth_1/prj/sol/.autopilot/db/v_hcresampler.cpp:393]   --->   Operation 162 'add' 'filt_res0_6' <Predicate = (!icmp_ln159 & or_ln384)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 163 [1/1] (0.00ns)   --->   "%sext_ln394_1 = sext i24 %filt_res1_5" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hcr_0_synth_1/prj/sol/.autopilot/db/v_hcresampler.cpp:394]   --->   Operation 163 'sext' 'sext_ln394_1' <Predicate = (!icmp_ln159 & or_ln384)> <Delay = 0.00>
ST_8 : Operation 164 [2/2] (2.10ns) (root node of the DSP)   --->   "%filt_res1_6 = add i25 %sext_ln394_1, i25 %sext_ln133" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hcr_0_synth_1/prj/sol/.autopilot/db/v_hcresampler.cpp:394]   --->   Operation 164 'add' 'filt_res1_6' <Predicate = (!icmp_ln159 & or_ln384)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 9 <SV = 8> <Delay = 2.10>
ST_9 : Operation 165 [2/3] (1.05ns) (grouped into DSP with root node filt_res0_7)   --->   "%ret_V_4 = mul i24 %zext_ln1540_4, i24 %sext_ln1540_2"   --->   Operation 165 'mul' 'ret_V_4' <Predicate = (!icmp_ln159 & or_ln384)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 166 [2/3] (1.05ns) (grouped into DSP with root node filt_res1_7)   --->   "%ret_V_5 = mul i24 %zext_ln1540_5, i24 %sext_ln1540_2"   --->   Operation 166 'mul' 'ret_V_5' <Predicate = (!icmp_ln159 & or_ln384)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 167 [1/2] (2.10ns) (root node of the DSP)   --->   "%filt_res0_6 = add i25 %sext_ln393_1, i25 %sext_ln1540_4" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hcr_0_synth_1/prj/sol/.autopilot/db/v_hcresampler.cpp:393]   --->   Operation 167 'add' 'filt_res0_6' <Predicate = (!icmp_ln159 & or_ln384)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 168 [1/2] (2.10ns) (root node of the DSP)   --->   "%filt_res1_6 = add i25 %sext_ln394_1, i25 %sext_ln133" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hcr_0_synth_1/prj/sol/.autopilot/db/v_hcresampler.cpp:394]   --->   Operation 168 'add' 'filt_res1_6' <Predicate = (!icmp_ln159 & or_ln384)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 10 <SV = 9> <Delay = 2.10>
ST_10 : Operation 169 [1/1] (0.80ns)   --->   "%select_ln350_1 = select i1 %or_ln350, i16 %coefs_0_0_load_read, i16 %coefs_1_0_load_read" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hcr_0_synth_1/prj/sol/.autopilot/db/v_hcresampler.cpp:350]   --->   Operation 169 'select' 'select_ln350_1' <Predicate = (!icmp_ln159)> <Delay = 0.80> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 170 [1/3] (0.00ns) (grouped into DSP with root node filt_res0_7)   --->   "%ret_V_4 = mul i24 %zext_ln1540_4, i24 %sext_ln1540_2"   --->   Operation 170 'mul' 'ret_V_4' <Predicate = (!icmp_ln159 & or_ln384)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 171 [1/1] (0.00ns) (grouped into DSP with root node filt_res0_7)   --->   "%sext_ln1540_5 = sext i24 %ret_V_4"   --->   Operation 171 'sext' 'sext_ln1540_5' <Predicate = (!icmp_ln159 & or_ln384)> <Delay = 0.00>
ST_10 : Operation 172 [1/3] (0.00ns) (grouped into DSP with root node filt_res1_7)   --->   "%ret_V_5 = mul i24 %zext_ln1540_5, i24 %sext_ln1540_2"   --->   Operation 172 'mul' 'ret_V_5' <Predicate = (!icmp_ln159 & or_ln384)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 173 [1/1] (0.00ns) (grouped into DSP with root node filt_res1_7)   --->   "%sext_ln133_1 = sext i24 %ret_V_5" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hcr_0_synth_1/prj/sol/.autopilot/db/v_hcresampler.cpp:133]   --->   Operation 173 'sext' 'sext_ln133_1' <Predicate = (!icmp_ln159 & or_ln384)> <Delay = 0.00>
ST_10 : Operation 174 [1/1] (0.00ns)   --->   "%sext_ln1540_3 = sext i16 %select_ln350_1"   --->   Operation 174 'sext' 'sext_ln1540_3' <Predicate = (!icmp_ln159)> <Delay = 0.00>
ST_10 : Operation 175 [1/1] (0.00ns)   --->   "%zext_ln1540_6 = zext i8 %select_ln250_1"   --->   Operation 175 'zext' 'zext_ln1540_6' <Predicate = (!icmp_ln159 & or_ln384)> <Delay = 0.00>
ST_10 : Operation 176 [3/3] (1.05ns) (grouped into DSP with root node filt_res0)   --->   "%ret_V_6 = mul i24 %zext_ln1540_6, i24 %sext_ln1540_3"   --->   Operation 176 'mul' 'ret_V_6' <Predicate = (!icmp_ln159 & or_ln384)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 177 [1/1] (0.00ns)   --->   "%sext_ln393_2 = sext i25 %filt_res0_6" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hcr_0_synth_1/prj/sol/.autopilot/db/v_hcresampler.cpp:393]   --->   Operation 177 'sext' 'sext_ln393_2' <Predicate = (!icmp_ln159 & or_ln384)> <Delay = 0.00>
ST_10 : Operation 178 [2/2] (2.10ns) (root node of the DSP)   --->   "%filt_res0_7 = add i26 %sext_ln393_2, i26 %sext_ln1540_5" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hcr_0_synth_1/prj/sol/.autopilot/db/v_hcresampler.cpp:393]   --->   Operation 178 'add' 'filt_res0_7' <Predicate = (!icmp_ln159 & or_ln384)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 179 [1/1] (0.00ns)   --->   "%zext_ln1540_7 = zext i8 %select_ln250"   --->   Operation 179 'zext' 'zext_ln1540_7' <Predicate = (!icmp_ln159 & or_ln384)> <Delay = 0.00>
ST_10 : Operation 180 [3/3] (1.05ns) (grouped into DSP with root node filt_res1)   --->   "%ret_V_7 = mul i24 %zext_ln1540_7, i24 %sext_ln1540_3"   --->   Operation 180 'mul' 'ret_V_7' <Predicate = (!icmp_ln159 & or_ln384)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_10 : Operation 181 [1/1] (0.00ns)   --->   "%sext_ln394_2 = sext i25 %filt_res1_6" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hcr_0_synth_1/prj/sol/.autopilot/db/v_hcresampler.cpp:394]   --->   Operation 181 'sext' 'sext_ln394_2' <Predicate = (!icmp_ln159 & or_ln384)> <Delay = 0.00>
ST_10 : Operation 182 [2/2] (2.10ns) (root node of the DSP)   --->   "%filt_res1_7 = add i26 %sext_ln394_2, i26 %sext_ln133_1" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hcr_0_synth_1/prj/sol/.autopilot/db/v_hcresampler.cpp:394]   --->   Operation 182 'add' 'filt_res1_7' <Predicate = (!icmp_ln159 & or_ln384)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 11 <SV = 10> <Delay = 2.10>
ST_11 : Operation 183 [2/3] (1.05ns) (grouped into DSP with root node filt_res0)   --->   "%ret_V_6 = mul i24 %zext_ln1540_6, i24 %sext_ln1540_3"   --->   Operation 183 'mul' 'ret_V_6' <Predicate = (!icmp_ln159 & or_ln384)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 184 [1/2] (2.10ns) (root node of the DSP)   --->   "%filt_res0_7 = add i26 %sext_ln393_2, i26 %sext_ln1540_5" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hcr_0_synth_1/prj/sol/.autopilot/db/v_hcresampler.cpp:393]   --->   Operation 184 'add' 'filt_res0_7' <Predicate = (!icmp_ln159 & or_ln384)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 185 [2/3] (1.05ns) (grouped into DSP with root node filt_res1)   --->   "%ret_V_7 = mul i24 %zext_ln1540_7, i24 %sext_ln1540_3"   --->   Operation 185 'mul' 'ret_V_7' <Predicate = (!icmp_ln159 & or_ln384)> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_11 : Operation 186 [1/2] (2.10ns) (root node of the DSP)   --->   "%filt_res1_7 = add i26 %sext_ln394_2, i26 %sext_ln133_1" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hcr_0_synth_1/prj/sol/.autopilot/db/v_hcresampler.cpp:394]   --->   Operation 186 'add' 'filt_res1_7' <Predicate = (!icmp_ln159 & or_ln384)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 12 <SV = 11> <Delay = 2.10>
ST_12 : Operation 187 [1/3] (0.00ns) (grouped into DSP with root node filt_res0)   --->   "%ret_V_6 = mul i24 %zext_ln1540_6, i24 %sext_ln1540_3"   --->   Operation 187 'mul' 'ret_V_6' <Predicate = (!icmp_ln159 & or_ln384)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 188 [1/1] (0.00ns) (grouped into DSP with root node filt_res0)   --->   "%sext_ln393 = sext i24 %ret_V_6" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hcr_0_synth_1/prj/sol/.autopilot/db/v_hcresampler.cpp:393]   --->   Operation 188 'sext' 'sext_ln393' <Predicate = (!icmp_ln159 & or_ln384)> <Delay = 0.00>
ST_12 : Operation 189 [2/2] (2.10ns) (root node of the DSP)   --->   "%filt_res0 = add i26 %filt_res0_7, i26 %sext_ln393" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hcr_0_synth_1/prj/sol/.autopilot/db/v_hcresampler.cpp:393]   --->   Operation 189 'add' 'filt_res0' <Predicate = (!icmp_ln159 & or_ln384)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 190 [1/3] (0.00ns) (grouped into DSP with root node filt_res1)   --->   "%ret_V_7 = mul i24 %zext_ln1540_7, i24 %sext_ln1540_3"   --->   Operation 190 'mul' 'ret_V_7' <Predicate = (!icmp_ln159 & or_ln384)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 191 [1/1] (0.00ns) (grouped into DSP with root node filt_res1)   --->   "%sext_ln394 = sext i24 %ret_V_7" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hcr_0_synth_1/prj/sol/.autopilot/db/v_hcresampler.cpp:394]   --->   Operation 191 'sext' 'sext_ln394' <Predicate = (!icmp_ln159 & or_ln384)> <Delay = 0.00>
ST_12 : Operation 192 [2/2] (2.10ns) (root node of the DSP)   --->   "%filt_res1 = add i26 %filt_res1_7, i26 %sext_ln394" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hcr_0_synth_1/prj/sol/.autopilot/db/v_hcresampler.cpp:394]   --->   Operation 192 'add' 'filt_res1' <Predicate = (!icmp_ln159 & or_ln384)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 13 <SV = 12> <Delay = 3.52>
ST_13 : Operation 193 [1/2] (2.10ns) (root node of the DSP)   --->   "%filt_res0 = add i26 %filt_res0_7, i26 %sext_ln393" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hcr_0_synth_1/prj/sol/.autopilot/db/v_hcresampler.cpp:393]   --->   Operation 193 'add' 'filt_res0' <Predicate = (!icmp_ln159 & or_ln384)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 194 [1/2] (2.10ns) (root node of the DSP)   --->   "%filt_res1 = add i26 %filt_res1_7, i26 %sext_ln394" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hcr_0_synth_1/prj/sol/.autopilot/db/v_hcresampler.cpp:394]   --->   Operation 194 'add' 'filt_res1' <Predicate = (!icmp_ln159 & or_ln384)> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_13 : Operation 195 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %filt_res0, i32 25" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hcr_0_synth_1/prj/sol/.autopilot/db/v_hcresampler.cpp:403]   --->   Operation 195 'bitselect' 'tmp' <Predicate = (!icmp_ln159 & or_ln384)> <Delay = 0.00>
ST_13 : Operation 196 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i6 @_ssdm_op_PartSelect.i6.i26.i32.i32, i26 %filt_res0, i32 20, i32 25" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hcr_0_synth_1/prj/sol/.autopilot/db/v_hcresampler.cpp:403]   --->   Operation 196 'partselect' 'tmp_1' <Predicate = (!icmp_ln159 & or_ln384)> <Delay = 0.00>
ST_13 : Operation 197 [1/1] (1.42ns)   --->   "%icmp_ln403 = icmp_sgt  i6 %tmp_1, i6 0" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hcr_0_synth_1/prj/sol/.autopilot/db/v_hcresampler.cpp:403]   --->   Operation 197 'icmp' 'icmp_ln403' <Predicate = (!icmp_ln159 & or_ln384)> <Delay = 1.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 198 [1/1] (0.00ns)   --->   "%tmp_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i26.i32, i26 %filt_res1, i32 25" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hcr_0_synth_1/prj/sol/.autopilot/db/v_hcresampler.cpp:404]   --->   Operation 198 'bitselect' 'tmp_3' <Predicate = (!icmp_ln159 & or_ln384)> <Delay = 0.00>
ST_13 : Operation 199 [1/1] (0.00ns)   --->   "%tmp_4 = partselect i6 @_ssdm_op_PartSelect.i6.i26.i32.i32, i26 %filt_res1, i32 20, i32 25" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hcr_0_synth_1/prj/sol/.autopilot/db/v_hcresampler.cpp:404]   --->   Operation 199 'partselect' 'tmp_4' <Predicate = (!icmp_ln159 & or_ln384)> <Delay = 0.00>
ST_13 : Operation 200 [1/1] (1.42ns)   --->   "%icmp_ln404 = icmp_sgt  i6 %tmp_4, i6 0" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hcr_0_synth_1/prj/sol/.autopilot/db/v_hcresampler.cpp:404]   --->   Operation 200 'icmp' 'icmp_ln404' <Predicate = (!icmp_ln159 & or_ln384)> <Delay = 1.42> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 2.72>
ST_14 : Operation 201 [1/1] (0.00ns)   --->   "%pixbuf_y_val_V_8 = load i8 %pixbuf_y_val_V_1" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hcr_0_synth_1/prj/sol/.autopilot/db/v_hcresampler.cpp:159]   --->   Operation 201 'load' 'pixbuf_y_val_V_8' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 202 [1/1] (0.00ns)   --->   "%pixbuf_y_val_V_9 = load i8 %pixbuf_y_val_V_5"   --->   Operation 202 'load' 'pixbuf_y_val_V_9' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 203 [1/1] (0.00ns)   --->   "%pixbuf_y_val_V_10 = load i8 %pixbuf_y_val_V_6"   --->   Operation 203 'load' 'pixbuf_y_val_V_10' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 204 [1/1] (0.00ns)   --->   "%pixbuf_y_val_V_11 = load i8 %pixbuf_y_val_V_7"   --->   Operation 204 'load' 'pixbuf_y_val_V_11' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 205 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1, i64 32767, i64 0"   --->   Operation 205 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 206 [1/1] (1.58ns)   --->   "%store_ln175 = store i8 %trunc_ln145, i8 %pixbuf_y_val_V_1" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hcr_0_synth_1/prj/sol/.autopilot/db/v_hcresampler.cpp:175]   --->   Operation 206 'store' 'store_ln175' <Predicate = (!icmp_ln159 & icmp_ln168)> <Delay = 1.58>
ST_14 : Operation 207 [1/1] (0.00ns)   --->   "%store_ln175 = store i8 %trunc_ln145_2, i8 %p_0_2_0_0_0431_out" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hcr_0_synth_1/prj/sol/.autopilot/db/v_hcresampler.cpp:175]   --->   Operation 207 'store' 'store_ln175' <Predicate = (!icmp_ln159 & icmp_ln168)> <Delay = 0.00>
ST_14 : Operation 208 [1/1] (0.00ns)   --->   "%store_ln175 = store i8 %trunc_ln145_1, i8 %p_0_1_0_0_0429_out" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hcr_0_synth_1/prj/sol/.autopilot/db/v_hcresampler.cpp:175]   --->   Operation 208 'store' 'store_ln175' <Predicate = (!icmp_ln159 & icmp_ln168)> <Delay = 0.00>
ST_14 : Operation 209 [1/1] (0.00ns)   --->   "%store_ln175 = store i8 %trunc_ln145, i8 %p_0_0_0_0_0193427_out" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hcr_0_synth_1/prj/sol/.autopilot/db/v_hcresampler.cpp:175]   --->   Operation 209 'store' 'store_ln175' <Predicate = (!icmp_ln159 & icmp_ln168)> <Delay = 0.00>
ST_14 : Operation 210 [1/1] (0.00ns)   --->   "%filt_res0_1_out_load = load i64 %filt_res0_1_out" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hcr_0_synth_1/prj/sol/.autopilot/db/v_hcresampler.cpp:384]   --->   Operation 210 'load' 'filt_res0_1_out_load' <Predicate = (!icmp_ln159 & !or_ln384)> <Delay = 0.00>
ST_14 : Operation 211 [1/1] (0.00ns)   --->   "%filt_res1_1_out_load = load i64 %filt_res1_1_out" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hcr_0_synth_1/prj/sol/.autopilot/db/v_hcresampler.cpp:384]   --->   Operation 211 'load' 'filt_res1_1_out_load' <Predicate = (!icmp_ln159 & !or_ln384)> <Delay = 0.00>
ST_14 : Operation 212 [1/1] (0.00ns) (grouped into LUT with out node filt_res0_4)   --->   "%trunc_ln3 = partselect i8 @_ssdm_op_PartSelect.i8.i26.i32.i32, i26 %filt_res0, i32 12, i32 19" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hcr_0_synth_1/prj/sol/.autopilot/db/v_hcresampler.cpp:133]   --->   Operation 212 'partselect' 'trunc_ln3' <Predicate = (!icmp_ln159 & or_ln384)> <Delay = 0.00>
ST_14 : Operation 213 [1/1] (0.00ns) (grouped into LUT with out node filt_res1_4)   --->   "%trunc_ln133_1 = partselect i8 @_ssdm_op_PartSelect.i8.i26.i32.i32, i26 %filt_res1, i32 12, i32 19" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hcr_0_synth_1/prj/sol/.autopilot/db/v_hcresampler.cpp:133]   --->   Operation 213 'partselect' 'trunc_ln133_1' <Predicate = (!icmp_ln159 & or_ln384)> <Delay = 0.00>
ST_14 : Operation 214 [1/1] (0.00ns) (grouped into LUT with out node filt_res0_4)   --->   "%xor_ln403 = xor i1 %tmp, i1 1" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hcr_0_synth_1/prj/sol/.autopilot/db/v_hcresampler.cpp:403]   --->   Operation 214 'xor' 'xor_ln403' <Predicate = (!icmp_ln159 & or_ln384)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 215 [1/1] (0.00ns) (grouped into LUT with out node filt_res0_4)   --->   "%select_ln403 = select i1 %xor_ln403, i8 255, i8 0" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hcr_0_synth_1/prj/sol/.autopilot/db/v_hcresampler.cpp:403]   --->   Operation 215 'select' 'select_ln403' <Predicate = (!icmp_ln159 & or_ln384)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 216 [1/1] (0.00ns) (grouped into LUT with out node filt_res0_4)   --->   "%or_ln403 = or i1 %tmp, i1 %icmp_ln403" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hcr_0_synth_1/prj/sol/.autopilot/db/v_hcresampler.cpp:403]   --->   Operation 216 'or' 'or_ln403' <Predicate = (!icmp_ln159 & or_ln384)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 217 [1/1] (0.00ns) (grouped into LUT with out node filt_res0_4)   --->   "%filt_res0_3 = select i1 %or_ln403, i8 %select_ln403, i8 %trunc_ln3" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hcr_0_synth_1/prj/sol/.autopilot/db/v_hcresampler.cpp:133]   --->   Operation 217 'select' 'filt_res0_3' <Predicate = (!icmp_ln159 & or_ln384)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 218 [1/1] (0.00ns) (grouped into LUT with out node filt_res0_4)   --->   "%zext_ln133 = zext i8 %filt_res0_3" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hcr_0_synth_1/prj/sol/.autopilot/db/v_hcresampler.cpp:133]   --->   Operation 218 'zext' 'zext_ln133' <Predicate = (!icmp_ln159 & or_ln384)> <Delay = 0.00>
ST_14 : Operation 219 [1/1] (0.00ns) (grouped into LUT with out node filt_res1_4)   --->   "%xor_ln404 = xor i1 %tmp_3, i1 1" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hcr_0_synth_1/prj/sol/.autopilot/db/v_hcresampler.cpp:404]   --->   Operation 219 'xor' 'xor_ln404' <Predicate = (!icmp_ln159 & or_ln384)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 220 [1/1] (0.00ns) (grouped into LUT with out node filt_res1_4)   --->   "%select_ln404 = select i1 %xor_ln404, i8 255, i8 0" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hcr_0_synth_1/prj/sol/.autopilot/db/v_hcresampler.cpp:404]   --->   Operation 220 'select' 'select_ln404' <Predicate = (!icmp_ln159 & or_ln384)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 221 [1/1] (0.00ns) (grouped into LUT with out node filt_res1_4)   --->   "%or_ln404 = or i1 %tmp_3, i1 %icmp_ln404" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hcr_0_synth_1/prj/sol/.autopilot/db/v_hcresampler.cpp:404]   --->   Operation 221 'or' 'or_ln404' <Predicate = (!icmp_ln159 & or_ln384)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 222 [1/1] (0.00ns) (grouped into LUT with out node filt_res1_4)   --->   "%filt_res1_3 = select i1 %or_ln404, i8 %select_ln404, i8 %trunc_ln133_1" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hcr_0_synth_1/prj/sol/.autopilot/db/v_hcresampler.cpp:133]   --->   Operation 222 'select' 'filt_res1_3' <Predicate = (!icmp_ln159 & or_ln384)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 223 [1/1] (0.00ns) (grouped into LUT with out node filt_res1_4)   --->   "%zext_ln133_1 = zext i8 %filt_res1_3" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hcr_0_synth_1/prj/sol/.autopilot/db/v_hcresampler.cpp:133]   --->   Operation 223 'zext' 'zext_ln133_1' <Predicate = (!icmp_ln159 & or_ln384)> <Delay = 0.00>
ST_14 : Operation 224 [1/1] (1.48ns) (out node of the LUT)   --->   "%filt_res0_4 = select i1 %or_ln384, i64 %zext_ln133, i64 %filt_res0_1_out_load" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hcr_0_synth_1/prj/sol/.autopilot/db/v_hcresampler.cpp:384]   --->   Operation 224 'select' 'filt_res0_4' <Predicate = (!icmp_ln159)> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 225 [1/1] (1.48ns) (out node of the LUT)   --->   "%filt_res1_4 = select i1 %or_ln384, i64 %zext_ln133_1, i64 %filt_res1_1_out_load" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hcr_0_synth_1/prj/sol/.autopilot/db/v_hcresampler.cpp:384]   --->   Operation 225 'select' 'filt_res1_4' <Predicate = (!icmp_ln159)> <Delay = 1.48> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.48> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 226 [1/1] (0.00ns) (grouped into LUT with out node select_ln408)   --->   "%or_ln408 = or i1 %cmp394_not_read, i1 %cmp335" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hcr_0_synth_1/prj/sol/.autopilot/db/v_hcresampler.cpp:408]   --->   Operation 226 'or' 'or_ln408' <Predicate = (!icmp_ln159)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 227 [1/1] (0.00ns) (grouped into LUT with out node select_ln408)   --->   "%trunc_ln408 = trunc i64 %filt_res0_4" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hcr_0_synth_1/prj/sol/.autopilot/db/v_hcresampler.cpp:408]   --->   Operation 227 'trunc' 'trunc_ln408' <Predicate = (!icmp_ln159)> <Delay = 0.00>
ST_14 : Operation 228 [1/1] (0.00ns)   --->   "%trunc_ln408_1 = trunc i64 %filt_res1_4" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hcr_0_synth_1/prj/sol/.autopilot/db/v_hcresampler.cpp:408]   --->   Operation 228 'trunc' 'trunc_ln408_1' <Predicate = (!icmp_ln159)> <Delay = 0.00>
ST_14 : Operation 229 [1/1] (1.24ns) (out node of the LUT)   --->   "%select_ln408 = select i1 %or_ln408, i8 %trunc_ln408, i8 %trunc_ln408_1" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hcr_0_synth_1/prj/sol/.autopilot/db/v_hcresampler.cpp:408]   --->   Operation 229 'select' 'select_ln408' <Predicate = (!icmp_ln159)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 230 [1/1] (1.24ns)   --->   "%select_ln262 = select i1 %cmp56_read, i8 0, i8 %trunc_ln408_1"   --->   Operation 230 'select' 'select_ln262' <Predicate = (!icmp_ln159)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 231 [1/1] (1.58ns)   --->   "%store_ln159 = store i8 %pixbuf_y_val_V_8, i8 %pixbuf_y_val_V_7" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hcr_0_synth_1/prj/sol/.autopilot/db/v_hcresampler.cpp:159]   --->   Operation 231 'store' 'store_ln159' <Predicate = (!icmp_ln159)> <Delay = 1.58>
ST_14 : Operation 232 [1/1] (1.58ns)   --->   "%store_ln159 = store i8 %pixbuf_y_val_V_11, i8 %pixbuf_y_val_V_6" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hcr_0_synth_1/prj/sol/.autopilot/db/v_hcresampler.cpp:159]   --->   Operation 232 'store' 'store_ln159' <Predicate = (!icmp_ln159)> <Delay = 1.58>
ST_14 : Operation 233 [1/1] (1.58ns)   --->   "%store_ln159 = store i8 %pixbuf_y_val_V_10, i8 %pixbuf_y_val_V_5" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hcr_0_synth_1/prj/sol/.autopilot/db/v_hcresampler.cpp:159]   --->   Operation 233 'store' 'store_ln159' <Predicate = (!icmp_ln159)> <Delay = 1.58>
ST_14 : Operation 234 [1/1] (0.00ns)   --->   "%store_ln159 = store i64 %filt_res1_4, i64 %filt_res1_1_out" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hcr_0_synth_1/prj/sol/.autopilot/db/v_hcresampler.cpp:159]   --->   Operation 234 'store' 'store_ln159' <Predicate = (!icmp_ln159)> <Delay = 0.00>
ST_14 : Operation 235 [1/1] (0.00ns)   --->   "%store_ln159 = store i64 %filt_res0_4, i64 %filt_res0_1_out" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hcr_0_synth_1/prj/sol/.autopilot/db/v_hcresampler.cpp:159]   --->   Operation 235 'store' 'store_ln159' <Predicate = (!icmp_ln159)> <Delay = 0.00>
ST_14 : Operation 249 [1/1] (0.00ns)   --->   "%store_ln0 = store i8 %pixbuf_y_val_V_11, i8 %pixbuf_y_val_V_9_out"   --->   Operation 249 'store' 'store_ln0' <Predicate = (icmp_ln159)> <Delay = 0.00>
ST_14 : Operation 250 [1/1] (0.00ns)   --->   "%store_ln0 = store i8 %pixbuf_y_val_V_10, i8 %pixbuf_y_val_V_8_out"   --->   Operation 250 'store' 'store_ln0' <Predicate = (icmp_ln159)> <Delay = 0.00>
ST_14 : Operation 251 [1/1] (0.00ns)   --->   "%store_ln0 = store i8 %pixbuf_y_val_V_9, i8 %pixbuf_y_val_V_7_out"   --->   Operation 251 'store' 'store_ln0' <Predicate = (icmp_ln159)> <Delay = 0.00>
ST_14 : Operation 252 [1/1] (0.00ns)   --->   "%store_ln159 = store i8 %pixbuf_y_val_V_8, i8 %pixbuf_y_val_V_5_out" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hcr_0_synth_1/prj/sol/.autopilot/db/v_hcresampler.cpp:159]   --->   Operation 252 'store' 'store_ln159' <Predicate = (icmp_ln159)> <Delay = 0.00>
ST_14 : Operation 253 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 253 'ret' 'ret_ln0' <Predicate = (icmp_ln159)> <Delay = 0.00>

State 15 <SV = 14> <Delay = 3.87>
ST_15 : Operation 236 [1/1] (0.00ns)   --->   "%pixbuf_y_val_V_6_out_load = load i8 %pixbuf_y_val_V_6_out" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hcr_0_synth_1/prj/sol/.autopilot/db/v_hcresampler.cpp:342]   --->   Operation 236 'load' 'pixbuf_y_val_V_6_out_load' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 237 [1/1] (1.82ns)   --->   "%tmp_2 = mux i8 @_ssdm_op_Mux.ap_auto.4i8.i32, i8 %pixbuf_y_val_V_6_out_load, i8 %pixbuf_y_val_V_9, i8 %pixbuf_y_val_V_10, i8 %pixbuf_y_val_V_11, i32 %conv285_cast_cast_cast_cast_cast_cast" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hcr_0_synth_1/prj/sol/.autopilot/db/v_hcresampler.cpp:342]   --->   Operation 237 'mux' 'tmp_2' <Predicate = true> <Delay = 1.82> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 238 [1/1] (0.00ns)   --->   "%p_0 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i8.i8.i8, i8 %select_ln262, i8 %select_ln408, i8 %tmp_2" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 238 'bitconcatenate' 'p_0' <Predicate = (!cmp425_read & !tmp_5)> <Delay = 0.00>
ST_15 : Operation 239 [1/1] (2.05ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i24P0A, i24 %outYUV, i24 %p_0" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 239 'write' 'write_ln174' <Predicate = (!cmp425_read & !tmp_5)> <Delay = 2.05> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.80> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 16> <FIFO>
ST_15 : Operation 240 [1/1] (0.00ns)   --->   "%br_ln419 = br void %if.end433" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hcr_0_synth_1/prj/sol/.autopilot/db/v_hcresampler.cpp:419]   --->   Operation 240 'br' 'br_ln419' <Predicate = (!cmp425_read & !tmp_5)> <Delay = 0.00>
ST_15 : Operation 241 [1/1] (0.00ns)   --->   "%p_0_0_0_0_0193427_out_load = load i8 %p_0_0_0_0_0193427_out" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 241 'load' 'p_0_0_0_0_0193427_out_load' <Predicate = (icmp_ln168 & cmp425_read)> <Delay = 0.00>
ST_15 : Operation 242 [1/1] (0.00ns)   --->   "%p_0_1_0_0_0429_out_load = load i8 %p_0_1_0_0_0429_out" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 242 'load' 'p_0_1_0_0_0429_out_load' <Predicate = (icmp_ln168 & cmp425_read)> <Delay = 0.00>
ST_15 : Operation 243 [1/1] (0.00ns)   --->   "%p_0_2_0_0_0431_out_load = load i8 %p_0_2_0_0_0431_out" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 243 'load' 'p_0_2_0_0_0431_out_load' <Predicate = (icmp_ln168 & cmp425_read)> <Delay = 0.00>
ST_15 : Operation 244 [1/1] (0.00ns)   --->   "%p_s = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i8.i8.i8, i8 %p_0_2_0_0_0431_out_load, i8 %p_0_1_0_0_0429_out_load, i8 %p_0_0_0_0_0193427_out_load" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 244 'bitconcatenate' 'p_s' <Predicate = (icmp_ln168 & cmp425_read)> <Delay = 0.00>
ST_15 : Operation 245 [1/1] (2.05ns)   --->   "%write_ln174 = write void @_ssdm_op_Write.ap_fifo.volatile.i24P0A, i24 %outYUV, i24 %p_s" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174]   --->   Operation 245 'write' 'write_ln174' <Predicate = (icmp_ln168 & cmp425_read)> <Delay = 2.05> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.80> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 24> <Depth = 16> <FIFO>
ST_15 : Operation 246 [1/1] (0.00ns)   --->   "%br_ln427 = br void %if.end440" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hcr_0_synth_1/prj/sol/.autopilot/db/v_hcresampler.cpp:427]   --->   Operation 246 'br' 'br_ln427' <Predicate = (icmp_ln168 & cmp425_read)> <Delay = 0.00>
ST_15 : Operation 247 [1/1] (0.00ns)   --->   "%store_ln159 = store i8 %pixbuf_y_val_V_9, i8 %pixbuf_y_val_V_6_out" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hcr_0_synth_1/prj/sol/.autopilot/db/v_hcresampler.cpp:159]   --->   Operation 247 'store' 'store_ln159' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 248 [1/1] (0.00ns)   --->   "%br_ln159 = br void %for.body34" [/home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hcr_0_synth_1/prj/sol/.autopilot/db/v_hcresampler.cpp:159]   --->   Operation 248 'br' 'br_ln159' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.62ns, clock uncertainty: 1.52ns.

 <State 1>: 3.47ns
The critical path consists of the following:
	'alloca' operation ('x') [44]  (0 ns)
	'load' operation ('x', /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hcr_0_synth_1/prj/sol/.autopilot/db/v_hcresampler.cpp:159) on local variable 'x' [81]  (0 ns)
	'add' operation ('x', /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hcr_0_synth_1/prj/sol/.autopilot/db/v_hcresampler.cpp:159) [90]  (1.64 ns)
	'store' operation ('store_ln159', /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hcr_0_synth_1/prj/sol/.autopilot/db/v_hcresampler.cpp:159) of variable 'x', /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hcr_0_synth_1/prj/sol/.autopilot/db/v_hcresampler.cpp:159 on local variable 'x' [260]  (1.59 ns)
	blocking operation 0.241 ns on control path)

 <State 2>: 2.05ns
The critical path consists of the following:
	fifo read operation ('srcYUV_read', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'srcYUV' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) [100]  (2.05 ns)

 <State 3>: 2.84ns
The critical path consists of the following:
	'load' operation ('p_0_1_0_0_0440_out_load', /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hcr_0_synth_1/prj/sol/.autopilot/db/v_hcresampler.cpp:182) on local variable 'p_0_1_0_0_0440_out' [111]  (0 ns)
	'select' operation ('select_ln182', /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hcr_0_synth_1/prj/sol/.autopilot/db/v_hcresampler.cpp:182) [112]  (1.25 ns)
	'store' operation ('store_ln182', /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hcr_0_synth_1/prj/sol/.autopilot/db/v_hcresampler.cpp:182) of variable 'select_ln182', /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hcr_0_synth_1/prj/sol/.autopilot/db/v_hcresampler.cpp:182 on local variable 'p_0_1_0_0_0440_out' [114]  (1.59 ns)

 <State 4>: 3.28ns
The critical path consists of the following:
	'or' operation ('or_ln228', /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hcr_0_synth_1/prj/sol/.autopilot/db/v_hcresampler.cpp:228) [138]  (0.978 ns)
	'select' operation ('select_ln228_6', /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hcr_0_synth_1/prj/sol/.autopilot/db/v_hcresampler.cpp:228) [145]  (0 ns)
	'select' operation ('select_ln250_6', /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hcr_0_synth_1/prj/sol/.autopilot/db/v_hcresampler.cpp:250) [153]  (1.25 ns)
	'mul' operation of DSP[186] ('ret.V') [165]  (1.05 ns)

 <State 5>: 1.05ns
The critical path consists of the following:
	'mul' operation of DSP[186] ('ret.V') [165]  (1.05 ns)

 <State 6>: 2.1ns
The critical path consists of the following:
	'mul' operation of DSP[186] ('ret.V') [165]  (0 ns)
	'add' operation of DSP[186] ('filt_res0_5', /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hcr_0_synth_1/prj/sol/.autopilot/db/v_hcresampler.cpp:393) [186]  (2.1 ns)

 <State 7>: 2.1ns
The critical path consists of the following:
	'add' operation of DSP[186] ('filt_res0_5', /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hcr_0_synth_1/prj/sol/.autopilot/db/v_hcresampler.cpp:393) [186]  (2.1 ns)

 <State 8>: 2.1ns
The critical path consists of the following:
	'mul' operation of DSP[188] ('ret.V') [170]  (0 ns)
	'add' operation of DSP[188] ('filt_res0_6', /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hcr_0_synth_1/prj/sol/.autopilot/db/v_hcresampler.cpp:393) [188]  (2.1 ns)

 <State 9>: 2.1ns
The critical path consists of the following:
	'add' operation of DSP[188] ('filt_res0_6', /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hcr_0_synth_1/prj/sol/.autopilot/db/v_hcresampler.cpp:393) [188]  (2.1 ns)

 <State 10>: 2.1ns
The critical path consists of the following:
	'mul' operation of DSP[190] ('ret.V') [177]  (0 ns)
	'add' operation of DSP[190] ('filt_res0_7', /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hcr_0_synth_1/prj/sol/.autopilot/db/v_hcresampler.cpp:393) [190]  (2.1 ns)

 <State 11>: 2.1ns
The critical path consists of the following:
	'add' operation of DSP[190] ('filt_res0_7', /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hcr_0_synth_1/prj/sol/.autopilot/db/v_hcresampler.cpp:393) [190]  (2.1 ns)

 <State 12>: 2.1ns
The critical path consists of the following:
	'mul' operation of DSP[191] ('ret.V') [184]  (0 ns)
	'add' operation of DSP[191] ('filt_res0', /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hcr_0_synth_1/prj/sol/.autopilot/db/v_hcresampler.cpp:393) [191]  (2.1 ns)

 <State 13>: 3.53ns
The critical path consists of the following:
	'add' operation of DSP[191] ('filt_res0', /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hcr_0_synth_1/prj/sol/.autopilot/db/v_hcresampler.cpp:393) [191]  (2.1 ns)
	'icmp' operation ('icmp_ln403', /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hcr_0_synth_1/prj/sol/.autopilot/db/v_hcresampler.cpp:403) [205]  (1.43 ns)

 <State 14>: 2.73ns
The critical path consists of the following:
	'load' operation ('filt_res0_1_out_load', /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hcr_0_synth_1/prj/sol/.autopilot/db/v_hcresampler.cpp:384) on local variable 'filt_res0_1_out' [122]  (0 ns)
	'select' operation ('filt_res0', /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hcr_0_synth_1/prj/sol/.autopilot/db/v_hcresampler.cpp:384) [219]  (1.48 ns)
	'select' operation ('select_ln408', /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hcr_0_synth_1/prj/sol/.autopilot/db/v_hcresampler.cpp:408) [224]  (1.25 ns)

 <State 15>: 3.88ns
The critical path consists of the following:
	'load' operation ('pixbuf_y_val_V_6_out_load', /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hcr_0_synth_1/prj/sol/.autopilot/db/v_hcresampler.cpp:342) on local variable 'pixbuf_y_val_V_6_out' [132]  (0 ns)
	'mux' operation ('tmp_2', /home/benchmarker/FPGAProject/SOBEL_HDMI_1024/SOBEL_HDMI_1024.runs/bd_3a92_hcr_0_synth_1/prj/sol/.autopilot/db/v_hcresampler.cpp:342) [156]  (1.83 ns)
	fifo write operation ('write_ln174', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) on port 'outYUV' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:174) [232]  (2.05 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
