{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 10 15:57:37 2018 " "Info: Processing started: Mon Dec 10 15:57:37 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off main -c main " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off main -c main" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "main EP4CE115F29C7 " "Info: Selected device EP4CE115F29C7 for design \"main\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Info: Core supply voltage is 1.2V" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Info: Device EP4CE40F29C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Info: Device EP4CE40F29I7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Info: Device EP4CE30F29C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Info: Device EP4CE30F29I7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Info: Device EP4CE55F29C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Info: Device EP4CE55F29I7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Info: Device EP4CE75F29C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Info: Device EP4CE75F29I7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Info: Device EP4CE115F29I7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Info: Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Info: Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/frpmn/Desktop/100%funcional/" 0 { } { { 0 { 0 ""} 0 6391 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Info: Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/frpmn/Desktop/100%funcional/" 0 { } { { 0 { 0 ""} 0 6393 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Info: Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/frpmn/Desktop/100%funcional/" 0 { } { { 0 { 0 ""} 0 6395 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Info: Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/frpmn/Desktop/100%funcional/" 0 { } { { 0 { 0 ""} 0 6397 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Info: Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/altera/91sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91sp2/quartus/bin/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/frpmn/Desktop/100%funcional/" 0 { } { { 0 { 0 ""} 0 6399 3016 4149 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Warning: Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 0 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "TimeQuest " "Info: Timing-driven compilation is using the TimeQuest Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "dig0\|leds\[0\]\|combout " "Warning: Node \"dig0\|leds\[0\]\|combout\" is a latch" {  } { { "decot.v" "" { Text "C:/Users/frpmn/Desktop/100%funcional/decot.v" 4 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dig0\|leds\[1\]\|combout " "Warning: Node \"dig0\|leds\[1\]\|combout\" is a latch" {  } { { "decot.v" "" { Text "C:/Users/frpmn/Desktop/100%funcional/decot.v" 4 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dig0\|leds\[2\]\|combout " "Warning: Node \"dig0\|leds\[2\]\|combout\" is a latch" {  } { { "decot.v" "" { Text "C:/Users/frpmn/Desktop/100%funcional/decot.v" 4 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dig0\|leds\[3\]\|combout " "Warning: Node \"dig0\|leds\[3\]\|combout\" is a latch" {  } { { "decot.v" "" { Text "C:/Users/frpmn/Desktop/100%funcional/decot.v" 4 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dig0\|leds\[4\]\|combout " "Warning: Node \"dig0\|leds\[4\]\|combout\" is a latch" {  } { { "decot.v" "" { Text "C:/Users/frpmn/Desktop/100%funcional/decot.v" 4 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dig0\|leds\[5\]\|combout " "Warning: Node \"dig0\|leds\[5\]\|combout\" is a latch" {  } { { "decot.v" "" { Text "C:/Users/frpmn/Desktop/100%funcional/decot.v" 4 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dig0\|leds\[6\]\|combout " "Warning: Node \"dig0\|leds\[6\]\|combout\" is a latch" {  } { { "decot.v" "" { Text "C:/Users/frpmn/Desktop/100%funcional/decot.v" 4 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dig1\|leds\[0\]\|combout " "Warning: Node \"dig1\|leds\[0\]\|combout\" is a latch" {  } { { "decot.v" "" { Text "C:/Users/frpmn/Desktop/100%funcional/decot.v" 4 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dig1\|leds\[1\]\|combout " "Warning: Node \"dig1\|leds\[1\]\|combout\" is a latch" {  } { { "decot.v" "" { Text "C:/Users/frpmn/Desktop/100%funcional/decot.v" 4 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dig1\|leds\[2\]\|combout " "Warning: Node \"dig1\|leds\[2\]\|combout\" is a latch" {  } { { "decot.v" "" { Text "C:/Users/frpmn/Desktop/100%funcional/decot.v" 4 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dig1\|leds\[3\]\|combout " "Warning: Node \"dig1\|leds\[3\]\|combout\" is a latch" {  } { { "decot.v" "" { Text "C:/Users/frpmn/Desktop/100%funcional/decot.v" 4 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dig1\|leds\[4\]\|combout " "Warning: Node \"dig1\|leds\[4\]\|combout\" is a latch" {  } { { "decot.v" "" { Text "C:/Users/frpmn/Desktop/100%funcional/decot.v" 4 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dig1\|leds\[5\]\|combout " "Warning: Node \"dig1\|leds\[5\]\|combout\" is a latch" {  } { { "decot.v" "" { Text "C:/Users/frpmn/Desktop/100%funcional/decot.v" 4 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dig1\|leds\[6\]\|combout " "Warning: Node \"dig1\|leds\[6\]\|combout\" is a latch" {  } { { "decot.v" "" { Text "C:/Users/frpmn/Desktop/100%funcional/decot.v" 4 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dig2\|leds\[0\]\|combout " "Warning: Node \"dig2\|leds\[0\]\|combout\" is a latch" {  } { { "decot.v" "" { Text "C:/Users/frpmn/Desktop/100%funcional/decot.v" 4 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dig2\|leds\[1\]\|combout " "Warning: Node \"dig2\|leds\[1\]\|combout\" is a latch" {  } { { "decot.v" "" { Text "C:/Users/frpmn/Desktop/100%funcional/decot.v" 4 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dig2\|leds\[2\]\|combout " "Warning: Node \"dig2\|leds\[2\]\|combout\" is a latch" {  } { { "decot.v" "" { Text "C:/Users/frpmn/Desktop/100%funcional/decot.v" 4 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dig2\|leds\[3\]\|combout " "Warning: Node \"dig2\|leds\[3\]\|combout\" is a latch" {  } { { "decot.v" "" { Text "C:/Users/frpmn/Desktop/100%funcional/decot.v" 4 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dig2\|leds\[4\]\|combout " "Warning: Node \"dig2\|leds\[4\]\|combout\" is a latch" {  } { { "decot.v" "" { Text "C:/Users/frpmn/Desktop/100%funcional/decot.v" 4 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dig2\|leds\[5\]\|combout " "Warning: Node \"dig2\|leds\[5\]\|combout\" is a latch" {  } { { "decot.v" "" { Text "C:/Users/frpmn/Desktop/100%funcional/decot.v" 4 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dig2\|leds\[6\]\|combout " "Warning: Node \"dig2\|leds\[6\]\|combout\" is a latch" {  } { { "decot.v" "" { Text "C:/Users/frpmn/Desktop/100%funcional/decot.v" 4 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dig3\|leds\[0\]\|combout " "Warning: Node \"dig3\|leds\[0\]\|combout\" is a latch" {  } { { "decot.v" "" { Text "C:/Users/frpmn/Desktop/100%funcional/decot.v" 4 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dig3\|leds\[1\]\|combout " "Warning: Node \"dig3\|leds\[1\]\|combout\" is a latch" {  } { { "decot.v" "" { Text "C:/Users/frpmn/Desktop/100%funcional/decot.v" 4 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dig3\|leds\[2\]\|combout " "Warning: Node \"dig3\|leds\[2\]\|combout\" is a latch" {  } { { "decot.v" "" { Text "C:/Users/frpmn/Desktop/100%funcional/decot.v" 4 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dig3\|leds\[3\]\|combout " "Warning: Node \"dig3\|leds\[3\]\|combout\" is a latch" {  } { { "decot.v" "" { Text "C:/Users/frpmn/Desktop/100%funcional/decot.v" 4 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dig3\|leds\[4\]\|combout " "Warning: Node \"dig3\|leds\[4\]\|combout\" is a latch" {  } { { "decot.v" "" { Text "C:/Users/frpmn/Desktop/100%funcional/decot.v" 4 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dig3\|leds\[5\]\|combout " "Warning: Node \"dig3\|leds\[5\]\|combout\" is a latch" {  } { { "decot.v" "" { Text "C:/Users/frpmn/Desktop/100%funcional/decot.v" 4 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "dig3\|leds\[6\]\|combout " "Warning: Node \"dig3\|leds\[6\]\|combout\" is a latch" {  } { { "decot.v" "" { Text "C:/Users/frpmn/Desktop/100%funcional/decot.v" 4 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "main.sdc " "Critical Warning: Synopsys Design Constraints File file not found: 'main.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 0 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "Info: No user constrained base clocks found in the design" {  } {  } 0 0 "No user constrained %1!s! found in the design" 0 0 "" 0 -1}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "Info: The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div0\|auto_generated\|divider\|divider\|StageOut\[114\]~173  from: datab  to: combout " "Info: Cell: princ\|Div0\|auto_generated\|divider\|divider\|StageOut\[114\]~173  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div0\|auto_generated\|divider\|divider\|StageOut\[115\]~172  from: datab  to: combout " "Info: Cell: princ\|Div0\|auto_generated\|divider\|divider\|StageOut\[115\]~172  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div0\|auto_generated\|divider\|divider\|StageOut\[116\]~171  from: datab  to: combout " "Info: Cell: princ\|Div0\|auto_generated\|divider\|divider\|StageOut\[116\]~171  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div0\|auto_generated\|divider\|divider\|StageOut\[117\]~170  from: datab  to: combout " "Info: Cell: princ\|Div0\|auto_generated\|divider\|divider\|StageOut\[117\]~170  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div0\|auto_generated\|divider\|divider\|StageOut\[118\]~169  from: datab  to: combout " "Info: Cell: princ\|Div0\|auto_generated\|divider\|divider\|StageOut\[118\]~169  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div0\|auto_generated\|divider\|divider\|StageOut\[119\]~168  from: datab  to: combout " "Info: Cell: princ\|Div0\|auto_generated\|divider\|divider\|StageOut\[119\]~168  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div0\|auto_generated\|divider\|divider\|StageOut\[123\]~176  from: datab  to: combout " "Info: Cell: princ\|Div0\|auto_generated\|divider\|divider\|StageOut\[123\]~176  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div0\|auto_generated\|divider\|divider\|StageOut\[124\]~175  from: datab  to: combout " "Info: Cell: princ\|Div0\|auto_generated\|divider\|divider\|StageOut\[124\]~175  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div0\|auto_generated\|divider\|divider\|StageOut\[125\]~174  from: datab  to: combout " "Info: Cell: princ\|Div0\|auto_generated\|divider\|divider\|StageOut\[125\]~174  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[3\]~0  from: dataa  to: combout " "Info: Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[3\]~0  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[3\]~0  from: datab  to: combout " "Info: Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[3\]~0  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[4\]~2  from: cin  to: combout " "Info: Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[4\]~2  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[4\]~2  from: dataa  to: combout " "Info: Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[4\]~2  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[4\]~2  from: datab  to: combout " "Info: Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[4\]~2  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[5\]~4  from: cin  to: combout " "Info: Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[5\]~4  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[5\]~4  from: dataa  to: combout " "Info: Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[5\]~4  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[5\]~4  from: datab  to: combout " "Info: Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[5\]~4  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[6\]~6  from: cin  to: combout " "Info: Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[6\]~6  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[6\]~6  from: dataa  to: combout " "Info: Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[6\]~6  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[6\]~6  from: datab  to: combout " "Info: Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[6\]~6  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[7\]~8  from: cin  to: combout " "Info: Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[7\]~8  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[7\]~8  from: dataa  to: combout " "Info: Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[7\]~8  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[7\]~8  from: datab  to: combout " "Info: Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[7\]~8  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[8\]~10  from: cin  to: combout " "Info: Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[8\]~10  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[8\]~10  from: dataa  to: combout " "Info: Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[8\]~10  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[8\]~10  from: datab  to: combout " "Info: Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[8\]~10  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[9\]~12  from: cin  to: combout " "Info: Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[9\]~12  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[9\]~12  from: dataa  to: combout " "Info: Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[9\]~12  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[9\]~12  from: datab  to: combout " "Info: Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[9\]~12  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[3\]~0  from: dataa  to: combout " "Info: Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[3\]~0  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[3\]~0  from: datab  to: combout " "Info: Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[3\]~0  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[4\]~2  from: cin  to: combout " "Info: Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[4\]~2  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[4\]~2  from: dataa  to: combout " "Info: Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[4\]~2  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[4\]~2  from: datab  to: combout " "Info: Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[4\]~2  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[5\]~4  from: cin  to: combout " "Info: Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[5\]~4  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[5\]~4  from: dataa  to: combout " "Info: Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[5\]~4  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[5\]~4  from: datab  to: combout " "Info: Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[5\]~4  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[6\]~6  from: cin  to: combout " "Info: Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[6\]~6  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[6\]~6  from: dataa  to: combout " "Info: Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[6\]~6  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[6\]~6  from: datab  to: combout " "Info: Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[6\]~6  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[7\]~8  from: cin  to: combout " "Info: Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[7\]~8  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[7\]~8  from: dataa  to: combout " "Info: Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[7\]~8  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[7\]~8  from: datab  to: combout " "Info: Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[7\]~8  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[8\]~10  from: cin  to: combout " "Info: Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[8\]~10  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[8\]~10  from: dataa  to: combout " "Info: Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[8\]~10  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[8\]~10  from: datab  to: combout " "Info: Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[8\]~10  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[9\]~12  from: cin  to: combout " "Info: Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[9\]~12  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[9\]~12  from: dataa  to: combout " "Info: Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[9\]~12  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[9\]~12  from: datab  to: combout " "Info: Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[9\]~12  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[3\]~0  from: dataa  to: combout " "Info: Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[3\]~0  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[3\]~0  from: datab  to: combout " "Info: Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[3\]~0  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[4\]~2  from: cin  to: combout " "Info: Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[4\]~2  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[4\]~2  from: dataa  to: combout " "Info: Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[4\]~2  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[4\]~2  from: datab  to: combout " "Info: Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[4\]~2  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[5\]~4  from: cin  to: combout " "Info: Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[5\]~4  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[5\]~4  from: dataa  to: combout " "Info: Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[5\]~4  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[5\]~4  from: datab  to: combout " "Info: Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[5\]~4  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[6\]~6  from: cin  to: combout " "Info: Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[6\]~6  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[6\]~6  from: dataa  to: combout " "Info: Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[6\]~6  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[6\]~6  from: datab  to: combout " "Info: Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[6\]~6  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[7\]~8  from: cin  to: combout " "Info: Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[7\]~8  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[7\]~8  from: dataa  to: combout " "Info: Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[7\]~8  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[7\]~8  from: datab  to: combout " "Info: Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[7\]~8  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[8\]~10  from: cin  to: combout " "Info: Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[8\]~10  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[8\]~10  from: dataa  to: combout " "Info: Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[8\]~10  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[8\]~10  from: datab  to: combout " "Info: Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[8\]~10  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[9\]~12  from: cin  to: combout " "Info: Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[9\]~12  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[9\]~12  from: dataa  to: combout " "Info: Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[9\]~12  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[9\]~12  from: datab  to: combout " "Info: Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[9\]~12  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[6\]~6  from: dataa  to: combout " "Info: Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[6\]~6  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[7\]~8  from: cin  to: combout " "Info: Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[7\]~8  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[8\]~10  from: cin  to: combout " "Info: Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[8\]~10  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[9\]~12  from: cin  to: combout " "Info: Cell: princ\|Div0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[9\]~12  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[2\]~0  from: dataa  to: combout " "Info: Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[2\]~0  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[2\]~0  from: datab  to: combout " "Info: Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[2\]~0  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[3\]~2  from: cin  to: combout " "Info: Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[3\]~2  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[3\]~2  from: dataa  to: combout " "Info: Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[3\]~2  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[3\]~2  from: datab  to: combout " "Info: Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[3\]~2  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[4\]~4  from: cin  to: combout " "Info: Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[4\]~4  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[4\]~4  from: dataa  to: combout " "Info: Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[4\]~4  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[4\]~4  from: datab  to: combout " "Info: Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[4\]~4  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[5\]~6  from: cin  to: combout " "Info: Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[5\]~6  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[5\]~6  from: dataa  to: combout " "Info: Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[5\]~6  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[5\]~6  from: datab  to: combout " "Info: Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[5\]~6  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[6\]~8  from: cin  to: combout " "Info: Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[6\]~8  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[6\]~8  from: dataa  to: combout " "Info: Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[6\]~8  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[6\]~8  from: datab  to: combout " "Info: Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[6\]~8  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[2\]~0  from: dataa  to: combout " "Info: Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[2\]~0  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[2\]~0  from: datab  to: combout " "Info: Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[2\]~0  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[3\]~2  from: cin  to: combout " "Info: Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[3\]~2  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[3\]~2  from: dataa  to: combout " "Info: Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[3\]~2  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[3\]~2  from: datab  to: combout " "Info: Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[3\]~2  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[4\]~4  from: cin  to: combout " "Info: Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[4\]~4  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[4\]~4  from: dataa  to: combout " "Info: Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[4\]~4  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[4\]~4  from: datab  to: combout " "Info: Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[4\]~4  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[5\]~6  from: cin  to: combout " "Info: Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[5\]~6  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[5\]~6  from: dataa  to: combout " "Info: Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[5\]~6  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[5\]~6  from: datab  to: combout " "Info: Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[5\]~6  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[6\]~8  from: cin  to: combout " "Info: Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[6\]~8  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[6\]~8  from: dataa  to: combout " "Info: Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[6\]~8  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[6\]~8  from: datab  to: combout " "Info: Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[6\]~8  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~0  from: dataa  to: combout " "Info: Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~0  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~0  from: datab  to: combout " "Info: Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~0  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~2  from: cin  to: combout " "Info: Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~2  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~2  from: dataa  to: combout " "Info: Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~2  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~2  from: datab  to: combout " "Info: Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~2  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~4  from: cin  to: combout " "Info: Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~4  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~4  from: dataa  to: combout " "Info: Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~4  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~4  from: datab  to: combout " "Info: Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~4  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~6  from: cin  to: combout " "Info: Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~6  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~6  from: dataa  to: combout " "Info: Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~6  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~6  from: datab  to: combout " "Info: Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~6  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~8  from: cin  to: combout " "Info: Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~8  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~8  from: dataa  to: combout " "Info: Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~8  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~8  from: datab  to: combout " "Info: Cell: princ\|Div1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~8  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div2\|auto_generated\|divider\|divider\|add_sub_3_result_int\[1\]~0  from: dataa  to: combout " "Info: Cell: princ\|Div2\|auto_generated\|divider\|divider\|add_sub_3_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div2\|auto_generated\|divider\|divider\|add_sub_3_result_int\[1\]~0  from: datab  to: combout " "Info: Cell: princ\|Div2\|auto_generated\|divider\|divider\|add_sub_3_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div2\|auto_generated\|divider\|divider\|add_sub_3_result_int\[2\]~2  from: cin  to: combout " "Info: Cell: princ\|Div2\|auto_generated\|divider\|divider\|add_sub_3_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div2\|auto_generated\|divider\|divider\|add_sub_3_result_int\[2\]~2  from: dataa  to: combout " "Info: Cell: princ\|Div2\|auto_generated\|divider\|divider\|add_sub_3_result_int\[2\]~2  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div2\|auto_generated\|divider\|divider\|add_sub_3_result_int\[2\]~2  from: datab  to: combout " "Info: Cell: princ\|Div2\|auto_generated\|divider\|divider\|add_sub_3_result_int\[2\]~2  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div2\|auto_generated\|divider\|divider\|add_sub_3_result_int\[3\]~4  from: cin  to: combout " "Info: Cell: princ\|Div2\|auto_generated\|divider\|divider\|add_sub_3_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div2\|auto_generated\|divider\|divider\|add_sub_3_result_int\[3\]~4  from: dataa  to: combout " "Info: Cell: princ\|Div2\|auto_generated\|divider\|divider\|add_sub_3_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div2\|auto_generated\|divider\|divider\|add_sub_3_result_int\[3\]~4  from: datab  to: combout " "Info: Cell: princ\|Div2\|auto_generated\|divider\|divider\|add_sub_3_result_int\[3\]~4  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div2\|auto_generated\|divider\|divider\|add_sub_4_result_int\[1\]~0  from: dataa  to: combout " "Info: Cell: princ\|Div2\|auto_generated\|divider\|divider\|add_sub_4_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div2\|auto_generated\|divider\|divider\|add_sub_4_result_int\[1\]~0  from: datab  to: combout " "Info: Cell: princ\|Div2\|auto_generated\|divider\|divider\|add_sub_4_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div2\|auto_generated\|divider\|divider\|add_sub_4_result_int\[2\]~2  from: cin  to: combout " "Info: Cell: princ\|Div2\|auto_generated\|divider\|divider\|add_sub_4_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div2\|auto_generated\|divider\|divider\|add_sub_4_result_int\[2\]~2  from: dataa  to: combout " "Info: Cell: princ\|Div2\|auto_generated\|divider\|divider\|add_sub_4_result_int\[2\]~2  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div2\|auto_generated\|divider\|divider\|add_sub_4_result_int\[2\]~2  from: datab  to: combout " "Info: Cell: princ\|Div2\|auto_generated\|divider\|divider\|add_sub_4_result_int\[2\]~2  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div2\|auto_generated\|divider\|divider\|add_sub_4_result_int\[3\]~4  from: cin  to: combout " "Info: Cell: princ\|Div2\|auto_generated\|divider\|divider\|add_sub_4_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div2\|auto_generated\|divider\|divider\|add_sub_4_result_int\[3\]~4  from: dataa  to: combout " "Info: Cell: princ\|Div2\|auto_generated\|divider\|divider\|add_sub_4_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div2\|auto_generated\|divider\|divider\|add_sub_4_result_int\[3\]~4  from: datab  to: combout " "Info: Cell: princ\|Div2\|auto_generated\|divider\|divider\|add_sub_4_result_int\[3\]~4  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div2\|auto_generated\|divider\|divider\|add_sub_5_result_int\[1\]~0  from: dataa  to: combout " "Info: Cell: princ\|Div2\|auto_generated\|divider\|divider\|add_sub_5_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div2\|auto_generated\|divider\|divider\|add_sub_5_result_int\[1\]~0  from: datab  to: combout " "Info: Cell: princ\|Div2\|auto_generated\|divider\|divider\|add_sub_5_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div2\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~2  from: cin  to: combout " "Info: Cell: princ\|Div2\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div2\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~2  from: dataa  to: combout " "Info: Cell: princ\|Div2\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~2  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div2\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~2  from: datab  to: combout " "Info: Cell: princ\|Div2\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~2  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div2\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~4  from: cin  to: combout " "Info: Cell: princ\|Div2\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div2\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~4  from: dataa  to: combout " "Info: Cell: princ\|Div2\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Div2\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~4  from: datab  to: combout " "Info: Cell: princ\|Div2\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~4  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|StageOut\[114\]~223  from: datab  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|StageOut\[114\]~223  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|StageOut\[115\]~222  from: datab  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|StageOut\[115\]~222  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|StageOut\[116\]~221  from: datab  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|StageOut\[116\]~221  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|StageOut\[117\]~220  from: datab  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|StageOut\[117\]~220  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|StageOut\[118\]~219  from: datab  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|StageOut\[118\]~219  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|StageOut\[119\]~218  from: datab  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|StageOut\[119\]~218  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|StageOut\[123\]~226  from: datab  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|StageOut\[123\]~226  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|StageOut\[123\]~227  from: datab  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|StageOut\[123\]~227  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|StageOut\[125\]~224  from: datab  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|StageOut\[125\]~224  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|StageOut\[134\]~228  from: datab  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|StageOut\[134\]~228  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|StageOut\[134\]~229  from: datab  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|StageOut\[134\]~229  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|StageOut\[136\]~231  from: datab  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|StageOut\[136\]~231  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|StageOut\[145\]~230  from: datab  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|StageOut\[145\]~230  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[3\]~0  from: dataa  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[3\]~0  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[3\]~0  from: datab  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[3\]~0  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[4\]~2  from: cin  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[4\]~2  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[4\]~2  from: dataa  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[4\]~2  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[4\]~2  from: datab  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[4\]~2  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[5\]~4  from: cin  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[5\]~4  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[5\]~4  from: dataa  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[5\]~4  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[5\]~4  from: datab  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[5\]~4  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[6\]~6  from: cin  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[6\]~6  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[6\]~6  from: dataa  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[6\]~6  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[6\]~6  from: datab  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[6\]~6  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[7\]~8  from: cin  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[7\]~8  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[7\]~8  from: dataa  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[7\]~8  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[7\]~8  from: datab  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[7\]~8  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[8\]~10  from: cin  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[8\]~10  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[8\]~10  from: dataa  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[8\]~10  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[8\]~10  from: datab  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[8\]~10  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[9\]~12  from: cin  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[9\]~12  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[9\]~12  from: dataa  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[9\]~12  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[9\]~12  from: datab  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_10_result_int\[9\]~12  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[3\]~0  from: dataa  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[3\]~0  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[3\]~0  from: datab  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[3\]~0  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[4\]~2  from: cin  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[4\]~2  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[4\]~2  from: dataa  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[4\]~2  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[4\]~2  from: datab  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[4\]~2  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[5\]~4  from: cin  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[5\]~4  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[5\]~4  from: dataa  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[5\]~4  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[5\]~4  from: datab  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[5\]~4  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[6\]~6  from: cin  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[6\]~6  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[6\]~6  from: dataa  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[6\]~6  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[6\]~6  from: datab  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[6\]~6  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[7\]~8  from: cin  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[7\]~8  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[7\]~8  from: dataa  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[7\]~8  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[7\]~8  from: datab  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[7\]~8  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[8\]~10  from: cin  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[8\]~10  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[8\]~10  from: dataa  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[8\]~10  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[8\]~10  from: datab  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[8\]~10  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[9\]~12  from: cin  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[9\]~12  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[9\]~12  from: dataa  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[9\]~12  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[9\]~12  from: datab  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_11_result_int\[9\]~12  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[3\]~0  from: dataa  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[3\]~0  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[3\]~0  from: datab  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[3\]~0  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[4\]~2  from: cin  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[4\]~2  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[4\]~2  from: dataa  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[4\]~2  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[4\]~2  from: datab  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[4\]~2  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[5\]~4  from: cin  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[5\]~4  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[5\]~4  from: dataa  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[5\]~4  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[5\]~4  from: datab  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[5\]~4  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[6\]~6  from: cin  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[6\]~6  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[6\]~6  from: dataa  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[6\]~6  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[6\]~6  from: datab  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[6\]~6  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[7\]~8  from: cin  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[7\]~8  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[7\]~8  from: dataa  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[7\]~8  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[7\]~8  from: datab  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[7\]~8  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[8\]~10  from: cin  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[8\]~10  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[8\]~10  from: dataa  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[8\]~10  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[8\]~10  from: datab  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[8\]~10  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[9\]~12  from: cin  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[9\]~12  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[9\]~12  from: dataa  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[9\]~12  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[9\]~12  from: datab  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_12_result_int\[9\]~12  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[3\]~0  from: dataa  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[3\]~0  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[3\]~0  from: datab  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[3\]~0  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[4\]~2  from: cin  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[4\]~2  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[4\]~2  from: dataa  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[4\]~2  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[4\]~2  from: datab  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[4\]~2  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[5\]~4  from: cin  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[5\]~4  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[5\]~4  from: dataa  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[5\]~4  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[5\]~4  from: datab  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[5\]~4  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[6\]~6  from: cin  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[6\]~6  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[6\]~6  from: dataa  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[6\]~6  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[6\]~6  from: datab  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[6\]~6  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[7\]~8  from: cin  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[7\]~8  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[7\]~8  from: dataa  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[7\]~8  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[7\]~8  from: datab  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[7\]~8  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[8\]~10  from: cin  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[8\]~10  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[8\]~10  from: dataa  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[8\]~10  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[8\]~10  from: datab  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[8\]~10  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[9\]~12  from: cin  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[9\]~12  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[9\]~12  from: dataa  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[9\]~12  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[9\]~12  from: datab  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_13_result_int\[9\]~12  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[6\]~6  from: dataa  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[6\]~6  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[7\]~8  from: cin  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[7\]~8  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[8\]~10  from: cin  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[8\]~10  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[9\]~12  from: cin  to: combout " "Info: Cell: princ\|Mod0\|auto_generated\|divider\|divider\|add_sub_9_result_int\[9\]~12  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod1\|auto_generated\|divider\|divider\|StageOut\[64\]~111  from: datab  to: combout " "Info: Cell: princ\|Mod1\|auto_generated\|divider\|divider\|StageOut\[64\]~111  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[2\]~0  from: dataa  to: combout " "Info: Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[2\]~0  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[2\]~0  from: datab  to: combout " "Info: Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[2\]~0  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[3\]~2  from: cin  to: combout " "Info: Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[3\]~2  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[3\]~2  from: dataa  to: combout " "Info: Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[3\]~2  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[3\]~2  from: datab  to: combout " "Info: Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[3\]~2  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[4\]~4  from: cin  to: combout " "Info: Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[4\]~4  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[4\]~4  from: dataa  to: combout " "Info: Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[4\]~4  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[4\]~4  from: datab  to: combout " "Info: Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[4\]~4  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[5\]~6  from: cin  to: combout " "Info: Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[5\]~6  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[5\]~6  from: dataa  to: combout " "Info: Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[5\]~6  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[5\]~6  from: datab  to: combout " "Info: Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[5\]~6  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[6\]~8  from: cin  to: combout " "Info: Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[6\]~8  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[6\]~8  from: dataa  to: combout " "Info: Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[6\]~8  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[6\]~8  from: datab  to: combout " "Info: Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_6_result_int\[6\]~8  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[2\]~0  from: dataa  to: combout " "Info: Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[2\]~0  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[2\]~0  from: datab  to: combout " "Info: Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[2\]~0  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[3\]~2  from: cin  to: combout " "Info: Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[3\]~2  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[3\]~2  from: dataa  to: combout " "Info: Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[3\]~2  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[3\]~2  from: datab  to: combout " "Info: Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[3\]~2  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[4\]~4  from: cin  to: combout " "Info: Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[4\]~4  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[4\]~4  from: dataa  to: combout " "Info: Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[4\]~4  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[4\]~4  from: datab  to: combout " "Info: Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[4\]~4  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[5\]~6  from: cin  to: combout " "Info: Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[5\]~6  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[5\]~6  from: dataa  to: combout " "Info: Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[5\]~6  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[5\]~6  from: datab  to: combout " "Info: Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[5\]~6  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[6\]~8  from: cin  to: combout " "Info: Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[6\]~8  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[6\]~8  from: dataa  to: combout " "Info: Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[6\]~8  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[6\]~8  from: datab  to: combout " "Info: Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_7_result_int\[6\]~8  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~0  from: dataa  to: combout " "Info: Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~0  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~0  from: datab  to: combout " "Info: Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[2\]~0  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~2  from: cin  to: combout " "Info: Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~2  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~2  from: dataa  to: combout " "Info: Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~2  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~2  from: datab  to: combout " "Info: Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[3\]~2  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~4  from: cin  to: combout " "Info: Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~4  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~4  from: dataa  to: combout " "Info: Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~4  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~4  from: datab  to: combout " "Info: Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[4\]~4  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~6  from: cin  to: combout " "Info: Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~6  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~6  from: dataa  to: combout " "Info: Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~6  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~6  from: datab  to: combout " "Info: Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[5\]~6  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~8  from: cin  to: combout " "Info: Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~8  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~8  from: dataa  to: combout " "Info: Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~8  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~8  from: datab  to: combout " "Info: Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_8_result_int\[6\]~8  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[2\]~0  from: dataa  to: combout " "Info: Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[2\]~0  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[2\]~0  from: datab  to: combout " "Info: Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[2\]~0  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[3\]~2  from: cin  to: combout " "Info: Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[3\]~2  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[3\]~2  from: dataa  to: combout " "Info: Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[3\]~2  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[3\]~2  from: datab  to: combout " "Info: Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[3\]~2  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[4\]~4  from: cin  to: combout " "Info: Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[4\]~4  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[4\]~4  from: dataa  to: combout " "Info: Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[4\]~4  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[4\]~4  from: datab  to: combout " "Info: Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[4\]~4  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[5\]~6  from: cin  to: combout " "Info: Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[5\]~6  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[5\]~6  from: dataa  to: combout " "Info: Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[5\]~6  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[5\]~6  from: datab  to: combout " "Info: Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[5\]~6  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[6\]~8  from: cin  to: combout " "Info: Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[6\]~8  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[6\]~8  from: dataa  to: combout " "Info: Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[6\]~8  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[6\]~8  from: datab  to: combout " "Info: Cell: princ\|Mod1\|auto_generated\|divider\|divider\|add_sub_9_result_int\[6\]~8  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod2\|auto_generated\|divider\|divider\|StageOut\[31\]~37  from: datab  to: combout " "Info: Cell: princ\|Mod2\|auto_generated\|divider\|divider\|StageOut\[31\]~37  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod2\|auto_generated\|divider\|divider\|StageOut\[32\]~38  from: datab  to: combout " "Info: Cell: princ\|Mod2\|auto_generated\|divider\|divider\|StageOut\[32\]~38  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod2\|auto_generated\|divider\|divider\|StageOut\[33\]~39  from: datab  to: combout " "Info: Cell: princ\|Mod2\|auto_generated\|divider\|divider\|StageOut\[33\]~39  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod2\|auto_generated\|divider\|divider\|add_sub_3_result_int\[1\]~0  from: dataa  to: combout " "Info: Cell: princ\|Mod2\|auto_generated\|divider\|divider\|add_sub_3_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod2\|auto_generated\|divider\|divider\|add_sub_3_result_int\[1\]~0  from: datab  to: combout " "Info: Cell: princ\|Mod2\|auto_generated\|divider\|divider\|add_sub_3_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod2\|auto_generated\|divider\|divider\|add_sub_3_result_int\[2\]~2  from: cin  to: combout " "Info: Cell: princ\|Mod2\|auto_generated\|divider\|divider\|add_sub_3_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod2\|auto_generated\|divider\|divider\|add_sub_3_result_int\[2\]~2  from: dataa  to: combout " "Info: Cell: princ\|Mod2\|auto_generated\|divider\|divider\|add_sub_3_result_int\[2\]~2  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod2\|auto_generated\|divider\|divider\|add_sub_3_result_int\[2\]~2  from: datab  to: combout " "Info: Cell: princ\|Mod2\|auto_generated\|divider\|divider\|add_sub_3_result_int\[2\]~2  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod2\|auto_generated\|divider\|divider\|add_sub_3_result_int\[3\]~4  from: cin  to: combout " "Info: Cell: princ\|Mod2\|auto_generated\|divider\|divider\|add_sub_3_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod2\|auto_generated\|divider\|divider\|add_sub_3_result_int\[3\]~4  from: dataa  to: combout " "Info: Cell: princ\|Mod2\|auto_generated\|divider\|divider\|add_sub_3_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod2\|auto_generated\|divider\|divider\|add_sub_3_result_int\[3\]~4  from: datab  to: combout " "Info: Cell: princ\|Mod2\|auto_generated\|divider\|divider\|add_sub_3_result_int\[3\]~4  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod2\|auto_generated\|divider\|divider\|add_sub_4_result_int\[1\]~0  from: dataa  to: combout " "Info: Cell: princ\|Mod2\|auto_generated\|divider\|divider\|add_sub_4_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod2\|auto_generated\|divider\|divider\|add_sub_4_result_int\[1\]~0  from: datab  to: combout " "Info: Cell: princ\|Mod2\|auto_generated\|divider\|divider\|add_sub_4_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod2\|auto_generated\|divider\|divider\|add_sub_4_result_int\[2\]~2  from: cin  to: combout " "Info: Cell: princ\|Mod2\|auto_generated\|divider\|divider\|add_sub_4_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod2\|auto_generated\|divider\|divider\|add_sub_4_result_int\[2\]~2  from: dataa  to: combout " "Info: Cell: princ\|Mod2\|auto_generated\|divider\|divider\|add_sub_4_result_int\[2\]~2  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod2\|auto_generated\|divider\|divider\|add_sub_4_result_int\[2\]~2  from: datab  to: combout " "Info: Cell: princ\|Mod2\|auto_generated\|divider\|divider\|add_sub_4_result_int\[2\]~2  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod2\|auto_generated\|divider\|divider\|add_sub_4_result_int\[3\]~4  from: cin  to: combout " "Info: Cell: princ\|Mod2\|auto_generated\|divider\|divider\|add_sub_4_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod2\|auto_generated\|divider\|divider\|add_sub_4_result_int\[3\]~4  from: dataa  to: combout " "Info: Cell: princ\|Mod2\|auto_generated\|divider\|divider\|add_sub_4_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod2\|auto_generated\|divider\|divider\|add_sub_4_result_int\[3\]~4  from: datab  to: combout " "Info: Cell: princ\|Mod2\|auto_generated\|divider\|divider\|add_sub_4_result_int\[3\]~4  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod2\|auto_generated\|divider\|divider\|add_sub_5_result_int\[1\]~0  from: dataa  to: combout " "Info: Cell: princ\|Mod2\|auto_generated\|divider\|divider\|add_sub_5_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod2\|auto_generated\|divider\|divider\|add_sub_5_result_int\[1\]~0  from: datab  to: combout " "Info: Cell: princ\|Mod2\|auto_generated\|divider\|divider\|add_sub_5_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod2\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~2  from: cin  to: combout " "Info: Cell: princ\|Mod2\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod2\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~2  from: dataa  to: combout " "Info: Cell: princ\|Mod2\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~2  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod2\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~2  from: datab  to: combout " "Info: Cell: princ\|Mod2\|auto_generated\|divider\|divider\|add_sub_5_result_int\[2\]~2  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod2\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~4  from: cin  to: combout " "Info: Cell: princ\|Mod2\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod2\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~4  from: dataa  to: combout " "Info: Cell: princ\|Mod2\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod2\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~4  from: datab  to: combout " "Info: Cell: princ\|Mod2\|auto_generated\|divider\|divider\|add_sub_5_result_int\[3\]~4  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod2\|auto_generated\|divider\|divider\|add_sub_6_result_int\[1\]~0  from: dataa  to: combout " "Info: Cell: princ\|Mod2\|auto_generated\|divider\|divider\|add_sub_6_result_int\[1\]~0  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod2\|auto_generated\|divider\|divider\|add_sub_6_result_int\[1\]~0  from: datab  to: combout " "Info: Cell: princ\|Mod2\|auto_generated\|divider\|divider\|add_sub_6_result_int\[1\]~0  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod2\|auto_generated\|divider\|divider\|add_sub_6_result_int\[2\]~2  from: cin  to: combout " "Info: Cell: princ\|Mod2\|auto_generated\|divider\|divider\|add_sub_6_result_int\[2\]~2  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod2\|auto_generated\|divider\|divider\|add_sub_6_result_int\[2\]~2  from: dataa  to: combout " "Info: Cell: princ\|Mod2\|auto_generated\|divider\|divider\|add_sub_6_result_int\[2\]~2  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod2\|auto_generated\|divider\|divider\|add_sub_6_result_int\[2\]~2  from: datab  to: combout " "Info: Cell: princ\|Mod2\|auto_generated\|divider\|divider\|add_sub_6_result_int\[2\]~2  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod2\|auto_generated\|divider\|divider\|add_sub_6_result_int\[3\]~4  from: cin  to: combout " "Info: Cell: princ\|Mod2\|auto_generated\|divider\|divider\|add_sub_6_result_int\[3\]~4  from: cin  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod2\|auto_generated\|divider\|divider\|add_sub_6_result_int\[3\]~4  from: dataa  to: combout " "Info: Cell: princ\|Mod2\|auto_generated\|divider\|divider\|add_sub_6_result_int\[3\]~4  from: dataa  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: princ\|Mod2\|auto_generated\|divider\|divider\|add_sub_6_result_int\[3\]~4  from: datab  to: combout " "Info: Cell: princ\|Mod2\|auto_generated\|divider\|divider\|add_sub_6_result_int\[3\]~4  from: datab  to: combout" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "" 0 -1}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "Info: No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 0 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty " "Info: Deriving Clock Uncertainty" { { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{tecladinho:tec\|clk2\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{tecladinho:tec\|clk2\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{tecladinho:tec\|clk2\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{tecladinho:tec\|clk2\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{tecladinho:tec\|clk2\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{tecladinho:tec\|clk2\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{tecladinho:tec\|clk2\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{tecladinho:tec\|clk2\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{tecladinho:tec\|clk2\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{tecladinho:tec\|clk2\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{tecladinho:tec\|clk2\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{tecladinho:tec\|clk2\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{tecladinho:tec\|clk2\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{tecladinho:tec\|clk2\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{tecladinho:tec\|clk2\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{tecladinho:tec\|clk2\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{counter\[10\]\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{counter\[10\]\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{counter\[10\]\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{counter\[10\]\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{counter\[10\]\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{counter\[10\]\}\] -rise_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{counter\[10\]\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{counter\[10\]\}\] -fall_to \[get_clocks \{clk\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{counter\[10\]\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{counter\[10\]\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{counter\[10\]\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{counter\[10\]\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{counter\[10\]\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{counter\[10\]\}\] -rise_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{counter\[10\]\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{counter\[10\]\}\] -fall_to \[get_clocks \{clk\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{tecladinho:tec\|clk2\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{tecladinho:tec\|clk2\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{tecladinho:tec\|clk2\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{tecladinho:tec\|clk2\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{tecladinho:tec\|clk2\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{tecladinho:tec\|clk2\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{tecladinho:tec\|clk2\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{tecladinho:tec\|clk2\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{tecladinho:tec\|clk2\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{tecladinho:tec\|clk2\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{tecladinho:tec\|clk2\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{tecladinho:tec\|clk2\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{tecladinho:tec\|clk2\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{tecladinho:tec\|clk2\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{tecladinho:tec\|clk2\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{tecladinho:tec\|clk2\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{counter\[10\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{counter\[10\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{counter\[10\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{counter\[10\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{counter\[10\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{counter\[10\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{counter\[10\]\}\] -setup 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{counter\[10\]\}\] -setup 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{counter\[10\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{counter\[10\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{counter\[10\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -rise_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{counter\[10\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{counter\[10\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -rise_to \[get_clocks \{counter\[10\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{counter\[10\]\}\] -hold 0.020 " "Info: set_clock_uncertainty -fall_from \[get_clocks \{clk\}\] -fall_to \[get_clocks \{counter\[10\]\}\] -hold 0.020" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%1!s!" 0 0 "" 0 -1}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk~input (placed in PIN Y2 (CLK2, DIFFCLK_1p)) " "Info: Automatically promoted node clk~input (placed in PIN Y2 (CLK2, DIFFCLK_1p))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "counter\[1\] " "Info: Destination node counter\[1\]" {  } { { "main.v" "" { Text "C:/Users/frpmn/Desktop/100%funcional/main.v" 156 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/frpmn/Desktop/100%funcional/" 0 { } { { 0 { 0 ""} 0 173 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "counter\[2\] " "Info: Destination node counter\[2\]" {  } { { "main.v" "" { Text "C:/Users/frpmn/Desktop/100%funcional/main.v" 156 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/frpmn/Desktop/100%funcional/" 0 { } { { 0 { 0 ""} 0 174 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "counter\[3\] " "Info: Destination node counter\[3\]" {  } { { "main.v" "" { Text "C:/Users/frpmn/Desktop/100%funcional/main.v" 156 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/frpmn/Desktop/100%funcional/" 0 { } { { 0 { 0 ""} 0 175 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "counter\[4\] " "Info: Destination node counter\[4\]" {  } { { "main.v" "" { Text "C:/Users/frpmn/Desktop/100%funcional/main.v" 156 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/frpmn/Desktop/100%funcional/" 0 { } { { 0 { 0 ""} 0 176 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "counter\[5\] " "Info: Destination node counter\[5\]" {  } { { "main.v" "" { Text "C:/Users/frpmn/Desktop/100%funcional/main.v" 156 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/frpmn/Desktop/100%funcional/" 0 { } { { 0 { 0 ""} 0 177 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "counter\[6\] " "Info: Destination node counter\[6\]" {  } { { "main.v" "" { Text "C:/Users/frpmn/Desktop/100%funcional/main.v" 156 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/frpmn/Desktop/100%funcional/" 0 { } { { 0 { 0 ""} 0 178 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "counter\[7\] " "Info: Destination node counter\[7\]" {  } { { "main.v" "" { Text "C:/Users/frpmn/Desktop/100%funcional/main.v" 156 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/frpmn/Desktop/100%funcional/" 0 { } { { 0 { 0 ""} 0 179 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "counter\[8\] " "Info: Destination node counter\[8\]" {  } { { "main.v" "" { Text "C:/Users/frpmn/Desktop/100%funcional/main.v" 156 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/frpmn/Desktop/100%funcional/" 0 { } { { 0 { 0 ""} 0 180 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "counter\[9\] " "Info: Destination node counter\[9\]" {  } { { "main.v" "" { Text "C:/Users/frpmn/Desktop/100%funcional/main.v" 156 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/frpmn/Desktop/100%funcional/" 0 { } { { 0 { 0 ""} 0 181 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "counter\[11\] " "Info: Destination node counter\[11\]" {  } { { "main.v" "" { Text "C:/Users/frpmn/Desktop/100%funcional/main.v" 156 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { counter[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/frpmn/Desktop/100%funcional/" 0 { } { { 0 { 0 ""} 0 183 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Info: Non-global destination nodes limited to 10 nodes" {  } {  } 0 0 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "main.v" "" { Text "C:/Users/frpmn/Desktop/100%funcional/main.v" 5 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk~input } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/frpmn/Desktop/100%funcional/" 0 { } { { 0 { 0 ""} 0 6382 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "tecladinho:tec\|clk2  " "Info: Automatically promoted node tecladinho:tec\|clk2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "tecladinho:tec\|clk2~0 " "Info: Destination node tecladinho:tec\|clk2~0" {  } { { "tecladinho.v" "" { Text "C:/Users/frpmn/Desktop/100%funcional/tecladinho.v" 9 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { tecladinho:tec|clk2~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/frpmn/Desktop/100%funcional/" 0 { } { { 0 { 0 ""} 0 2993 3016 4149 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "tecladinho.v" "" { Text "C:/Users/frpmn/Desktop/100%funcional/tecladinho.v" 9 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { tecladinho:tec|clk2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/frpmn/Desktop/100%funcional/" 0 { } { { 0 { 0 ""} 0 115 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "decot:dig0\|Mux7~0  " "Info: Automatically promoted node decot:dig0\|Mux7~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "decot.v" "" { Text "C:/Users/frpmn/Desktop/100%funcional/decot.v" 5 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { decot:dig0|Mux7~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/frpmn/Desktop/100%funcional/" 0 { } { { 0 { 0 ""} 0 2526 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "decot:dig1\|Mux7~0  " "Info: Automatically promoted node decot:dig1\|Mux7~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "decot.v" "" { Text "C:/Users/frpmn/Desktop/100%funcional/decot.v" 5 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { decot:dig1|Mux7~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/frpmn/Desktop/100%funcional/" 0 { } { { 0 { 0 ""} 0 2593 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "decot:dig2\|Mux7~0  " "Info: Automatically promoted node decot:dig2\|Mux7~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "decot.v" "" { Text "C:/Users/frpmn/Desktop/100%funcional/decot.v" 5 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { decot:dig2|Mux7~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/frpmn/Desktop/100%funcional/" 0 { } { { 0 { 0 ""} 0 2685 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "decot:dig3\|Mux7~0  " "Info: Automatically promoted node decot:dig3\|Mux7~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "decot.v" "" { Text "C:/Users/frpmn/Desktop/100%funcional/decot.v" 5 -1 0 } } { "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { decot:dig3|Mux7~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/frpmn/Desktop/100%funcional/" 0 { } { { 0 { 0 ""} 0 2843 3016 4149 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:03 " "Info: Fitter preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Info: Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_STATUS_VERY_LARGE_HOLD_REQUIREMENTS_DETECTED" "104 7559 " "Info: 104 (of 7559) connections in the design require a large routing delay to satisfy hold requirements. Refer to the Fitter report for a summary of the relevant clock transfers. Also, check the circuit's timing constraints and clocking methodology, especially multicycles and gated clocks." {  } {  } 0 0 "%1!d! (of %2!d!) connections in the design require a large routing delay to satisfy hold requirements. Refer to the Fitter report for a summary of the relevant clock transfers. Also, check the circuit's timing constraints and clocking methodology, especially multicycles and gated clocks." 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Info: Average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "15 X46_Y37 X57_Y48 " "Info: Peak interconnect usage is 15% of the available device resources in the region that extends from location X46_Y37 to location X57_Y48" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:04 " "Info: Fitter routing operations ending: elapsed time is 00:00:04" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WTAPI_PRELIMINARY_TIMING" "EP4CE115F29C7 " "Warning: Timing characteristics of device EP4CE115F29C7 are preliminary" {  } {  } 0 0 "Timing characteristics of device %1!s! are preliminary" 0 0 "" 0 -1}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/frpmn/Desktop/100%funcional/main.fit.smsg " "Info: Generated suppressed messages file C:/Users/frpmn/Desktop/100%funcional/main.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 32 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 32 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "501 " "Info: Peak virtual memory: 501 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Mon Dec 10 15:57:58 2018 " "Info: Processing ended: Mon Dec 10 15:57:58 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:21 " "Info: Elapsed time: 00:00:21" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Info: Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
