Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> 
Reading design: NDLCom.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "NDLCom.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "NDLCom"
Output Format                      : NGC
Target Device                      : xc3s400a-4-ft256

---- Source Options
Top Module Name                    : NDLCom
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "/home/sduvvuri/fpgaSVN/FPGA/lib/Comm_Async_Serial_HS/trunk/decode_8b10b/decode_8b10b_pkg.vhd" in Library decode_8b10b.
Architecture decode_8b10b_pkg of Entity decode_8b10b_pkg is up to date.
Compiling vhdl file "/home/sduvvuri/fpgaSVN/FPGA/lib/Comm_Async_Serial_HS/trunk/encode_8b10b/encode_8b10b_pkg.vhd" in Library encode_8b10b.
Architecture encode_8b10b_pkg of Entity encode_8b10b_pkg is up to date.
Compiling vhdl file "/home/sduvvuri/fpgaSVN/FPGA/lib/Comm_Async_Serial_HS/trunk/decode_8b10b/decode_8b10b_disp.vhd" in Library decode_8b10b.
Architecture xilinx of Entity decode_8b10b_disp is up to date.
Compiling vhdl file "/home/sduvvuri/fpgaSVN/FPGA/lib/Comm_Async_Serial_HS/trunk/decode_8b10b/decode_8b10b_lut_base.vhd" in Library decode_8b10b.
Architecture xilinx of Entity decode_8b10b_lut_base is up to date.
Compiling vhdl file "/home/sduvvuri/fpgaSVN/FPGA/lib/Comm_Async_Serial_HS/trunk/encode_8b10b/encode_8b10b_lut_base.vhd" in Library encode_8b10b.
Architecture xilinx of Entity encode_8b10b_lut_base is up to date.
Compiling vhdl file "/home/sduvvuri/fpgaSVN/FPGA/lib/Comm_Async_Serial_HS/trunk/decode_8b10b/decode_8b10b_lut.vhd" in Library decode_8b10b.
Architecture xilinx of Entity decode_8b10b_lut is up to date.
Compiling vhdl file "/home/sduvvuri/fpgaSVN/FPGA/lib/Comm_Async_Serial_HS/trunk/decode_8b10b/decode_8b10b_bram.vhd" in Library decode_8b10b.
Architecture xilinx of Entity decode_8b10b_bram is up to date.
Compiling vhdl file "/home/sduvvuri/fpgaSVN/FPGA/lib/Comm_Async_Serial_HS/trunk/encode_8b10b/encode_8b10b_lut.vhd" in Library encode_8b10b.
Architecture xilinx of Entity encode_8b10b_lut is up to date.
Compiling vhdl file "/home/sduvvuri/fpgaSVN/FPGA/lib/Comm_Async_Serial_HS/trunk/encode_8b10b/encode_8b10b_bram.vhd" in Library encode_8b10b.
Architecture xilinx of Entity encode_8b10b_bram is up to date.
Compiling vhdl file "/home/sduvvuri/fpgaSVN/FPGA/lib/Comm_Async_Serial_HS/trunk/decode_8b10b/decode_8b10b_rtl.vhd" in Library decode_8b10b.
Architecture xilinx of Entity decode_8b10b_rtl is up to date.
Compiling vhdl file "/home/sduvvuri/fpgaSVN/FPGA/lib/Comm_Async_Serial_HS/trunk/encode_8b10b/encode_8b10b_rtl.vhd" in Library encode_8b10b.
Architecture xilinx of Entity encode_8b10b_rtl is up to date.
Compiling vhdl file "/home/sduvvuri/fpgaSVN/FPGA/lib/Comm_Async_Serial_HS/trunk/decode_8b10b/decode_8b10b_top.vhd" in Library decode_8b10b.
Architecture xilinx of Entity decode_8b10b_top is up to date.
Compiling vhdl file "/home/sduvvuri/fpgaSVN/FPGA/lib/Comm_Async_Serial_HS/trunk/Spartan6/asynch_sercomm_config_pack.vhd" in Library Spartan6.
Architecture asynch_sercomm_config_pack of Entity asynch_sercomm_config_pack is up to date.
Compiling vhdl file "/home/sduvvuri/fpgaSVN/FPGA/lib/Comm_Async_Serial_HS/trunk/Spartan6/asynch_sercomm_rx_frontend.vhd" in Library Spartan6.
Architecture asynch_sercomm_rx_frontend_pack of Entity asynch_sercomm_rx_frontend_pack is up to date.
Architecture behavioral of Entity asynch_sercomm_rx_frontend is up to date.
Compiling vhdl file "/home/sduvvuri/fpgaSVN/FPGA/lib/Comm_Async_Serial_HS/trunk/encode_8b10b/encode_8b10b_top.vhd" in Library encode_8b10b.
Architecture xilinx of Entity encode_8b10b_top is up to date.
Compiling vhdl file "/home/sduvvuri/fpgaSVN/FPGA/lib/Comm_Async_Serial_HS/trunk/Spartan6/asynch_sercomm_tx_frontend.vhd" in Library Spartan6.
Architecture behavioral of Entity asynch_sercomm_tx_frontend is up to date.
Compiling vhdl file "/home/sduvvuri/fpgaSVN/FPGA/lib/Comm_Async_Serial_HS/trunk/Zynq/asynch_sercomm_config_pack.vhd" in Library Zynq.
Architecture asynch_sercomm_config_pack of Entity asynch_sercomm_config_pack is up to date.
Compiling vhdl file "/home/sduvvuri/fpgaSVN/FPGA/lib/Comm_Async_Serial_HS/trunk/Zynq/asynch_sercomm_rx_frontend.vhd" in Library Zynq.
Architecture asynch_sercomm_rx_frontend_pack of Entity asynch_sercomm_rx_frontend_pack is up to date.
Architecture behavioral of Entity asynch_sercomm_rx_frontend is up to date.
Compiling vhdl file "/home/sduvvuri/fpgaSVN/FPGA/lib/Comm_Async_Serial_HS/trunk/Zynq/asynch_sercomm_tx_frontend.vhd" in Library Zynq.
Architecture behavioral of Entity asynch_sercomm_tx_frontend is up to date.
Compiling vhdl file "/home/sduvvuri/fpgaSVN/FPGA/lib/NDLCom/trunk/NDLCom_config.vhd" in Library work.
Compiling vhdl file "/home/sduvvuri/fpgaSVN/FPGA/lib/CRC/trunk/rtl/crc_pack.vhd" in Library work.
Architecture crc_pack of Entity crc_pack is up to date.
Compiling vhdl file "/home/sduvvuri/fpgaSVN/FPGA/lib/DFKI_Pack/trunk/dfki_pack.vhd" in Library work.
Architecture dfki_pack of Entity dfki_pack is up to date.
Compiling vhdl file "/home/sduvvuri/fpgaSVN/FPGA/lib/Comm_Async_Serial_HS/trunk/Zynq/basic_clk_rst_mod.vhd" in Library Zynq.
Architecture behavioral of Entity basic_clk_reset_mod is up to date.
Compiling vhdl file "/home/sduvvuri/fpgaSVN/FPGA/lib/Comm_Async_Serial_HS/trunk/Zynq/asynch_sercomm_tx_top.vhd" in Library Zynq.
Architecture behavioral of Entity asynch_sercomm_tx_top is up to date.
Compiling vhdl file "/home/sduvvuri/fpgaSVN/FPGA/lib/Comm_Async_Serial_HS/trunk/Zynq/asynch_sercomm_rx_top.vhd" in Library Zynq.
Architecture behavioral of Entity asynch_sercomm_rx_top is up to date.
Compiling vhdl file "/home/sduvvuri/fpgaSVN/FPGA/lib/Comm_Async_Serial_HS/trunk/Spartan6/basic_clk_rst_mod.vhd" in Library Spartan6.
Architecture behavioral of Entity basic_clk_reset_mod is up to date.
Compiling vhdl file "/home/sduvvuri/fpgaSVN/FPGA/lib/Comm_Async_Serial_HS/trunk/Spartan6/asynch_sercomm_tx_top.vhd" in Library Spartan6.
Architecture behavioral of Entity asynch_sercomm_tx_top is up to date.
Compiling vhdl file "/home/sduvvuri/fpgaSVN/FPGA/lib/Comm_Async_Serial_HS/trunk/Spartan6/asynch_sercomm_rx_top.vhd" in Library Spartan6.
Architecture behavioral of Entity asynch_sercomm_rx_top is up to date.
Compiling vhdl file "/home/sduvvuri/fpgaSVN/FPGA/lib/Comm_Async_Serial_HS/trunk/utils/fifo.vhd" in Library work.
Architecture fifo_a of Entity fifo is up to date.
Compiling vhdl file "/home/sduvvuri/fpgaSVN/FPGA/lib/MEM_Controller/BRAM/trunk/rtl/bram_dp_simple.vhd" in Library work.
Architecture behavioral of Entity bram_dp_simple is up to date.
Compiling vhdl file "/home/sduvvuri/fpgaSVN/FPGA/lib/NDLCom/trunk/UART_mod.vhd" in Library work.
Architecture behavioral of Entity uart_mod is up to date.
Compiling vhdl file "/home/sduvvuri/fpgaSVN/FPGA/lib/NDLCom/trunk/UART_HS_mod.vhd" in Library work.
Architecture behaviour of Entity uart_hs_mod is up to date.
Compiling vhdl file "/home/sduvvuri/fpgaSVN/FPGA/lib/CRC/trunk/rtl/crc_par_mod.vhd" in Library work.
Architecture behavioral of Entity crc_par_mod is up to date.
Compiling vhdl file "/home/sduvvuri/fpgaSVN/FPGA/lib/NDLCom/trunk/NDLCom.vhd" in Library work.
Architecture behavioral of Entity ndlcom is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <NDLCom> in library <work> (architecture <behavioral>) with generics.
	BAUD_RATE = 115200
	CLK_FREQ = 16000000

Analyzing hierarchy for entity <bram_dp_simple> in library <work> (architecture <behavioral>) with generics.
	ADDRWIDTH = 10
	DATAWIDTH = 8

Analyzing hierarchy for entity <bram_dp_simple> in library <work> (architecture <behavioral>) with generics.
	ADDRWIDTH = 8
	DATAWIDTH = 8

Analyzing hierarchy for entity <UART_mod> in library <work> (architecture <Behavioral>) with generics.
	BAUD_rate = 115200
	EVEN_parity = 0
	ODD_parity = 0
	SYSTEM_speed = 16000000

Analyzing hierarchy for entity <crc_par_mod> in library <work> (architecture <Behavioral>) with generics.
	DATA_WIDTH = 8
	INIT_VALUE = "1111111111111111"
	POLYNOMIAL = "0001000000100001"
	SYNC_RESET = 1


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing generic Entity <NDLCom> in library <work> (Architecture <behavioral>).
	BAUD_RATE = 115200
	CLK_FREQ = 16000000
WARNING:Xst:753 - "/home/sduvvuri/fpgaSVN/FPGA/lib/NDLCom/trunk/NDLCom.vhd" line 318: Unconnected output port 'match_o' of component 'crc_par_mod'.
Entity <NDLCom> analyzed. Unit <NDLCom> generated.

Analyzing generic Entity <bram_dp_simple.1> in library <work> (Architecture <behavioral>).
	ADDRWIDTH = 10
	DATAWIDTH = 8
Entity <bram_dp_simple.1> analyzed. Unit <bram_dp_simple.1> generated.

Analyzing generic Entity <bram_dp_simple.2> in library <work> (Architecture <behavioral>).
	ADDRWIDTH = 8
	DATAWIDTH = 8
Entity <bram_dp_simple.2> analyzed. Unit <bram_dp_simple.2> generated.

Analyzing generic Entity <UART_mod> in library <work> (Architecture <Behavioral>).
	BAUD_rate = 115200
	EVEN_parity = 0
	ODD_parity = 0
	SYSTEM_speed = 16000000
Entity <UART_mod> analyzed. Unit <UART_mod> generated.

Analyzing generic Entity <crc_par_mod> in library <work> (Architecture <Behavioral>).
	DATA_WIDTH = 8
	INIT_VALUE = "1111111111111111"
	POLYNOMIAL = "0001000000100001"
	SYNC_RESET = 1
Entity <crc_par_mod> analyzed. Unit <crc_par_mod> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <bram_dp_simple_1>.
    Related source file is "/home/sduvvuri/fpgaSVN/FPGA/lib/MEM_Controller/BRAM/trunk/rtl/bram_dp_simple.vhd".
    Found 1024x8-bit dual-port RAM <Mram_mem> for signal <mem>.
    Found 8-bit register for signal <rdata>.
    Summary:
	inferred   1 RAM(s).
	inferred   8 D-type flip-flop(s).
Unit <bram_dp_simple_1> synthesized.


Synthesizing Unit <bram_dp_simple_2>.
    Related source file is "/home/sduvvuri/fpgaSVN/FPGA/lib/MEM_Controller/BRAM/trunk/rtl/bram_dp_simple.vhd".
    Found 256x8-bit dual-port RAM <Mram_mem> for signal <mem>.
    Found 8-bit register for signal <rdata>.
    Summary:
	inferred   1 RAM(s).
	inferred   8 D-type flip-flop(s).
Unit <bram_dp_simple_2> synthesized.


Synthesizing Unit <UART_mod>.
    Related source file is "/home/sduvvuri/fpgaSVN/FPGA/lib/NDLCom/trunk/UART_mod.vhd".
INFO:Xst:1799 - State paritybit is never reached in FSM <txState>.
    Found finite state machine <FSM_0> for signal <txState>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 9                                              |
    | Inputs             | 4                                              |
    | Outputs            | 5                                              |
    | Clock              | CLK                       (rising_edge)        |
    | Reset              | RST                       (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_1> for signal <rxState>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 19                                             |
    | Inputs             | 11                                             |
    | Outputs            | 8                                              |
    | Clock              | CLK                       (rising_edge)        |
    | Reset              | RST                       (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | idlestate                                      |
    | Power Up State     | idlestate                                      |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_2> for signal <rxHandShakeState>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 7                                              |
    | Inputs             | 2                                              |
    | Outputs            | 4                                              |
    | Clock              | CLK                       (rising_edge)        |
    | Reset              | RST                       (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <rxErr>.
    Found 1-bit register for signal <TX>.
    Found 8-bit register for signal <rxData>.
    Found 1-bit register for signal <actRX>.
    Found 3-bit comparator lessequal for signal <actRX$cmp_le0000> created at line 107.
    Found 3-bit register for signal <counter>.
    Found 3-bit comparator greater for signal <counter$cmp_gt0000> created at line 103.
    Found 3-bit comparator less for signal <counter$cmp_lt0000> created at line 102.
    Found 3-bit addsub for signal <counter$share0000> created at line 102.
    Found 3-bit register for signal <dataBitCounter>.
    Found 3-bit adder for signal <dataBitCounter$addsub0000> created at line 175.
    Found 4-bit register for signal <dataCounter>.
    Found 4-bit adder for signal <dataCounter$addsub0000> created at line 359.
    Found 3-bit register for signal <edgeCounter>.
    Found 3-bit adder for signal <edgeCounter$addsub0000> created at line 273.
    Found 1-bit register for signal <lastRX>.
    Found 1-bit register for signal <newData_int>.
    Found 8-bit register for signal <ones>.
    Found 8-bit adder for signal <ones$share0000> created at line 242.
    Found 8-bit register for signal <rxData_int>.
    Found 8-bit comparator greater for signal <rxData_int_0$cmp_gt0000> created at line 341.
    Found 8-bit comparator greatequal for signal <rxState$cmp_ge0000> created at line 311.
    Found 4-bit comparator greatequal for signal <rxState$cmp_ge0001> created at line 315.
    Found 8-bit comparator greater for signal <rxState$cmp_gt0000> created at line 296.
    Found 8-bit comparator lessequal for signal <rxState$cmp_le0000> created at line 341.
    Found 8-bit comparator lessequal for signal <rxState$cmp_le0001> created at line 346.
    Found 3-bit comparator less for signal <rxState$cmp_lt0000> created at line 269.
    Found 8-bit comparator less for signal <rxState$cmp_lt0001> created at line 286.
    Found 8-bit comparator less for signal <rxState$cmp_lt0002> created at line 330.
    Found 8-bit comparator less for signal <rxState$cmp_lt0003> created at line 383.
    Found 8-bit adder for signal <rxState$sub0000> created at line 341.
    Found 8-bit register for signal <stateCounter>.
    Found 8-bit adder for signal <stateCounter$share0000> created at line 242.
    Found 1-bit register for signal <tmpRX1>.
    Found 1-bit register for signal <tmpRX2>.
    Found 1-bit register for signal <triggerData>.
    Found 8-bit comparator greater for signal <triggerData$cmp_gt0000> created at line 392.
    Found 8-bit adder for signal <triggerData$sub0000> created at line 392.
    Found 8-bit register for signal <txData_int>.
    Found 1-bit 8-to-1 multiplexer for signal <txData_int$mux0000> created at line 165.
    Found 1-bit register for signal <txParity>.
    Found 1-bit register for signal <txReady_int>.
    Found 8-bit comparator less for signal <txState$cmp_lt0000> created at line 156.
    Found 3-bit comparator less for signal <txState$cmp_lt0001> created at line 174.
    Found 8-bit comparator less for signal <txState$cmp_lt0002> created at line 203.
    Found 8-bit register for signal <waitCounter>.
    Found 8-bit adder for signal <waitCounter$share0000> created at line 137.
    Summary:
	inferred   3 Finite State Machine(s).
	inferred  71 D-type flip-flop(s).
	inferred   9 Adder/Subtractor(s).
	inferred  17 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <UART_mod> synthesized.


Synthesizing Unit <crc_par_mod>.
    Related source file is "/home/sduvvuri/fpgaSVN/FPGA/lib/CRC/trunk/rtl/crc_par_mod.vhd".
WARNING:Xst:646 - Signal <ma<8><15:13>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ma<8><11:6>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ma<8><4:1>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ma<7><15:13>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ma<7><11:6>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ma<7><4:1>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ma<6><15:13>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ma<6><11:6>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ma<6><4:1>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ma<5><15:13>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ma<5><11:6>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ma<5><4:1>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ma<4><15:13>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ma<4><11:6>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ma<4><4:1>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ma<3><15:13>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ma<3><11:6>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ma<3><4:1>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ma<2><15:13>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ma<2><11:6>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ma<2><4:1>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ma<1><15:13>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ma<1><11:6>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <ma<1><4:1>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <da<8><15:13>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <da<8><11:6>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <da<8><4:2>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <da<7><15:13>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <da<7><11:6>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <da<7><4:2>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <da<6><15:13>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <da<6><11:6>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <da<6><4:2>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <da<5><15:13>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <da<5><11:6>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <da<5><4:2>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <da<4><15:13>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <da<4><11:6>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <da<4><4:2>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <da<3><15:13>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <da<3><11:6>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <da<3><4:2>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <da<2><15:13>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <da<2><11:6>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <da<2><4:2>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <da<1><15:13>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <da<1><11:6>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
WARNING:Xst:646 - Signal <da<1><4:2>> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit register for signal <match_o>.
    Found 16-bit register for signal <crc>.
    Summary:
	inferred  17 D-type flip-flop(s).
	inferred  16 Xor(s).
Unit <crc_par_mod> synthesized.


Synthesizing Unit <NDLCom>.
    Related source file is "/home/sduvvuri/fpgaSVN/FPGA/lib/NDLCom/trunk/NDLCom.vhd".
WARNING:Xst:647 - Input <rxPPin> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:1306 - Output <txNPin> is never assigned.
WARNING:Xst:1306 - Output <txPPin> is never assigned.
WARNING:Xst:647 - Input <rxNPin> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:646 - Signal <crc_o_s.crc_check_match> is assigned but never used. This unconnected signal will be trimmed during the optimization process.
    Found finite state machine <FSM_3> for signal <readInputState>.
    -----------------------------------------------------------------------
    | States             | 12                                             |
    | Transitions        | 16                                             |
    | Inputs             | 4                                              |
    | Outputs            | 14                                             |
    | Clock              | CLK                       (rising_edge)        |
    | Clock enable       | idleFlag0                 (negative)           |
    | Reset              | RST                       (positive)           |
    | Reset type         | synchronous                                    |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_4> for signal <rxHandShakeState>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 7                                              |
    | Inputs             | 2                                              |
    | Outputs            | 3                                              |
    | Clock              | CLK                       (rising_edge)        |
    | Reset              | RST                       (positive)           |
    | Reset type         | asynchronous                                   |
    | Reset State        | idle                                           |
    | Power Up State     | idle                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_5> for signal <sendState>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 18                                             |
    | Inputs             | 7                                              |
    | Outputs            | 6                                              |
    | Clock              | CLK                       (rising_edge)        |
    | Clock enable       | idleFlag1                 (negative)           |
    | Reset              | RST                       (positive)           |
    | Reset type         | synchronous                                    |
    | Reset State        | idlestate                                      |
    | Power Up State     | idlestate                                      |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_6> for signal <recvUARTState>.
    -----------------------------------------------------------------------
    | States             | 10                                             |
    | Transitions        | 54                                             |
    | Inputs             | 16                                             |
    | Outputs            | 14                                             |
    | Clock              | CLK                       (rising_edge)        |
    | Clock enable       | idleFlag                  (negative)           |
    | Reset              | RST                       (positive)           |
    | Reset type         | synchronous                                    |
    | Reset State        | receivestartflag                               |
    | Power Up State     | receivestartflag                               |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit register for signal <recv_error>.
    Found 8-bit 4-to-1 multiplexer for signal <$varindex0000> created at line 851.
    Found 8-bit 4-to-1 multiplexer for signal <$varindex0001> created at line 634.
    Found 8-bit register for signal <crc_i_s.crc_check_buf>.
    Found 1-bit register for signal <crc_i_s.crc_check_buf_new_byte>.
    Found 1-bit register for signal <crc_i_s.crc_check_reset>.
    Found 8-bit register for signal <crc_i_s.crc_gen_buf>.
    Found 1-bit register for signal <crc_i_s.crc_gen_buf_new_byte>.
    Found 1-bit register for signal <crc_i_s.crc_gen_reset>.
    Found 1-bit register for signal <dataTrigger>.
    Found 8-bit comparator equal for signal <dataTrigger$cmp_eq0000> created at line 721.
    Found 1-bit register for signal <escapeFlag>.
    Found 1-bit register for signal <escapeFlag0>.
    Found 10-bit register for signal <forward_mem_addr_in>.
    Found 10-bit adder for signal <forward_mem_addr_in$share0000> created at line 408.
    Found 10-bit register for signal <forward_mem_addr_out>.
    Found 10-bit adder for signal <forward_mem_addr_out$share0000> created at line 1025.
    Found 8-bit register for signal <forward_mem_data_in>.
    Found 1-bit register for signal <forward_mem_wea<0>>.
    Found 1-bit register for signal <forwardData>.
    Found 2-bit register for signal <headerCounter>.
    Found 2-bit adder for signal <headerCounter$addsub0000> created at line 564.
    Found 2-bit register for signal <headerCounter0>.
    Found 2-bit adder for signal <headerCounter0$addsub0000> created at line 858.
    Found 1-bit register for signal <idleFlag>.
    Found 1-bit register for signal <idleFlag0>.
    Found 1-bit register for signal <idleFlag1>.
    Found 8-bit register for signal <input_mem_addr_out>.
    Found 8-bit adder for signal <input_mem_addr_out$addsub0000> created at line 895.
    Found 1-bit register for signal <inputBufferReady>.
    Found 1-bit register for signal <newData_int>.
    Found 8-bit register for signal <output_mem_addr_in>.
    Found 8-bit adder for signal <output_mem_addr_in$addsub0000> created at line 637.
    Found 8-bit register for signal <output_mem_data_in>.
    Found 1-bit register for signal <output_mem_wea<0>>.
    Found 1-bit register for signal <outputData>.
    Found 8-bit comparator equal for signal <outputData$cmp_eq0000> created at line 449.
    Found 8-bit comparator greatequal for signal <readInputState$cmp_ge0000> created at line 892.
    Found 2-bit comparator less for signal <readInputState$cmp_lt0000> created at line 857.
    Found 8-bit subtractor for signal <readInputState$sub0000> created at line 892.
    Found 10-bit adder for signal <readyToSend$add0000> created at line 965.
    Found 10-bit adder for signal <readyToSend$addsub0000> created at line 965.
    Found 10-bit comparator greater for signal <readyToSend$cmp_gt0000> created at line 965.
    Found 10-bit comparator lessequal for signal <readyToSend$cmp_le0000> created at line 965.
    Found 11-bit comparator less for signal <readyToSend$cmp_lt0000> created at line 965.
    Found 11-bit comparator less for signal <readyToSend$cmp_lt0001> created at line 965.
    Found 10-bit subtractor for signal <readyToSend$sub0000> created at line 965.
    Found 8-bit register for signal <receiverID_buf>.
    Found 32-bit register for signal <recvHeader>.
    Found 8-bit comparator equal for signal <recvUARTState$cmp_eq0002> created at line 449.
    Found 8-bit comparator equal for signal <recvUARTState$cmp_eq0003> created at line 449.
    Found 8-bit comparator equal for signal <recvUARTState$cmp_eq0006> created at line 671.
    Found 8-bit comparator equal for signal <recvUARTState$cmp_eq0007> created at line 671.
    Found 8-bit comparator equal for signal <recvUARTState$cmp_eq0008> created at line 721.
    Found 8-bit comparator equal for signal <recvUARTState$cmp_eq0009> created at line 721.
    Found 8-bit comparator equal for signal <recvUARTState$cmp_eq0021> created at line 671.
    Found 8-bit comparator greatequal for signal <recvUARTState$cmp_ge0000> created at line 634.
    Found 2-bit comparator less for signal <recvUARTState$cmp_lt0000> created at line 563.
    Found 8-bit subtractor for signal <recvUARTState$sub0000> created at line 634.
    Found 10-bit register for signal <send_mem_addr_in>.
    Found 10-bit adder for signal <send_mem_addr_in$share0000> created at line 816.
    Found 10-bit register for signal <send_mem_addr_out>.
    Found 10-bit adder for signal <send_mem_addr_out$share0000> created at line 1025.
    Found 8-bit register for signal <send_mem_data_in>.
    Found 1-bit register for signal <send_mem_wea<0>>.
    Found 10-bit comparator not equal for signal <sendState$cmp_ne0000> created at line 1027.
    Found 10-bit comparator not equal for signal <sendState$cmp_ne0001> created at line 1031.
    Found 1-bit register for signal <startFlag>.
    Found 1-bit register for signal <startTimeoutCounter>.
    Found 1-bit register for signal <timeout>.
    Found 21-bit comparator less for signal <timeout$cmp_lt0000> created at line 986.
    Found 21-bit up counter for signal <timeoutCounter>.
    Found 21-bit comparator greatequal for signal <timeoutCounter$cmp_ge0000> created at line 986.
    Found 1-bit register for signal <uart_dataAck>.
    Found 1-bit register for signal <uart_startTx>.
    Found 8-bit register for signal <uart_txData>.
    Summary:
	inferred   4 Finite State Machine(s).
	inferred   1 Counter(s).
	inferred 171 D-type flip-flop(s).
	inferred  13 Adder/Subtractor(s).
	inferred  21 Comparator(s).
	inferred  16 Multiplexer(s).
Unit <NDLCom> synthesized.

INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 4
 1024x8-bit dual-port RAM                              : 2
 256x8-bit dual-port RAM                               : 2
# Adders/Subtractors                                   : 22
 10-bit adder                                          : 6
 10-bit subtractor                                     : 1
 2-bit adder                                           : 2
 3-bit adder                                           : 2
 3-bit addsub                                          : 1
 4-bit adder                                           : 1
 8-bit adder                                           : 7
 8-bit subtractor                                      : 2
# Counters                                             : 1
 21-bit up counter                                     : 1
# Registers                                            : 77
 1-bit register                                        : 43
 10-bit register                                       : 4
 16-bit register                                       : 2
 2-bit register                                        : 2
 3-bit register                                        : 3
 4-bit register                                        : 1
 8-bit register                                        : 22
# Comparators                                          : 37
 10-bit comparator greater                             : 1
 10-bit comparator lessequal                           : 1
 10-bit comparator not equal                           : 2
 11-bit comparator less                                : 2
 2-bit comparator less                                 : 2
 21-bit comparator greatequal                          : 1
 21-bit comparator less                                : 1
 3-bit comparator greater                              : 1
 3-bit comparator less                                 : 3
 3-bit comparator lessequal                            : 1
 4-bit comparator greatequal                           : 1
 8-bit comparator equal                                : 8
 8-bit comparator greatequal                           : 3
 8-bit comparator greater                              : 3
 8-bit comparator less                                 : 5
 8-bit comparator lessequal                            : 2
# Multiplexers                                         : 3
 1-bit 8-to-1 multiplexer                              : 1
 8-bit 4-to-1 multiplexer                              : 2
# Xors                                                 : 48
 1-bit xor2                                            : 16
 1-bit xor3                                            : 32

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_6> for best encoding.
Optimizing FSM <recvUARTState/FSM> on signal <recvUARTState[1:10]> with one-hot encoding.
-----------------------------------
 State               | Encoding
-----------------------------------
 receivestartflag    | 0000000001
 receivereceiverid   | 0000000010
 checkreceiverid     | 0000001000
 writereceiverid     | 0000010000
 receiveheaderbyte   | 0000000100
 receivedata         | 0001000000
 outputaddrinc       | 0010000000
 receivecrcupperbyte | 0100000000
 receivecrclowerbyte | 0000100000
 receivestopflag     | 1000000000
-----------------------------------
Analyzing FSM <FSM_5> for best encoding.
Optimizing FSM <sendState/FSM> on signal <sendState[1:3]> with gray encoding.
----------------------------------
 State                | Encoding
----------------------------------
 idlestate            | 000
 sendsenddatastate    | 011
 sendforwarddatastate | 001
 sendaddrinc          | 010
 forwardaddrinc       | 110
----------------------------------
Analyzing FSM <FSM_4> for best encoding.
Optimizing FSM <rxHandShakeState/FSM> on signal <rxHandShakeState[1:2]> with gray encoding.
-------------------------
 State       | Encoding
-------------------------
 idle        | 00
 waitack     | 01
 waittrigger | 11
-------------------------
Analyzing FSM <FSM_3> for best encoding.
Optimizing FSM <readInputState/FSM> on signal <readInputState[1:12]> with one-hot encoding.
-----------------------------------
 State             | Encoding
-----------------------------------
 idle              | 000000000001
 writestartflag    | 000000000010
 checkheaderbyte   | 000000000100
 writeheaderbyte   | 000000001000
 checkdata         | 000000100000
 writedata         | 000001000000
 inputaddrinc      | 000010000000
 checkcrcupperbyte | 000000010000
 writecrcupperbyte | 010000000000
 checkcrclowerbyte | 000100000000
 writecrclowerbyte | 001000000000
 writestopflag     | 100000000000
-----------------------------------
Analyzing FSM <FSM_2> for best encoding.
Optimizing FSM <ls_mode_gen.UART_inst/rxHandShakeState/FSM> on signal <rxHandShakeState[1:2]> with gray encoding.
-------------------------
 State       | Encoding
-------------------------
 idle        | 00
 waitack     | 01
 waittrigger | 11
-------------------------
Analyzing FSM <FSM_1> for best encoding.
Optimizing FSM <ls_mode_gen.UART_inst/rxState/FSM> on signal <rxState[1:3]> with gray encoding.
-----------------------------
 State           | Encoding
-----------------------------
 idlestate       | 000
 startedgestate  | 001
 startcountstate | 011
 waitdatastate   | 010
 datacountstate  | 111
 checkdatastate  | 110
 stopcountstate  | 101
-----------------------------
Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <ls_mode_gen.UART_inst/txState/FSM> on signal <txState[1:2]> with gray encoding.
-----------------------
 State     | Encoding
-----------------------
 idle      | 00
 startbit  | 01
 databit   | 11
 paritybit | unreached
 stopbit   | 10
-----------------------

Synthesizing (advanced) Unit <NDLCom>.
INFO:Xst:3226 - The RAM <forward_buffer_inst/Mram_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <forward_buffer_inst/rdata>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 1024-word x 8-bit                   |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <CLK>           | rise     |
    |     weA            | connected to signal <forward_mem_wea> | high     |
    |     addrA          | connected to signal <forward_mem_addr_in> |          |
    |     diA            | connected to signal <forward_mem_data_in> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 1024-word x 8-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <CLK>           | rise     |
    |     addrB          | connected to signal <forward_mem_addr_out> |          |
    |     doB            | connected to signal <forward_mem_data_out> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <send_buffer_inst/Mram_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <send_buffer_inst/rdata>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 1024-word x 8-bit                   |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <CLK>           | rise     |
    |     weA            | connected to signal <send_mem_wea>  | high     |
    |     addrA          | connected to signal <send_mem_addr_in> |          |
    |     diA            | connected to signal <send_mem_data_in> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 1024-word x 8-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <CLK>           | rise     |
    |     addrB          | connected to signal <send_mem_addr_out> |          |
    |     doB            | connected to signal <send_mem_data_out> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <input_buffer_inst/Mram_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <input_buffer_inst/rdata>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <CLK>           | rise     |
    |     weA            | connected to signal <send_wea<0>>   | high     |
    |     addrA          | connected to signal <send_addr>     |          |
    |     diA            | connected to signal <send_data>     |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <CLK>           | rise     |
    |     addrB          | connected to signal <input_mem_addr_out> |          |
    |     doB            | connected to signal <input_mem_data_out> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <output_buffer_inst/Mram_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <output_buffer_inst/rdata>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <CLK>           | rise     |
    |     weA            | connected to signal <output_mem_wea> | high     |
    |     addrA          | connected to signal <output_mem_addr_in> |          |
    |     diA            | connected to signal <output_mem_data_in> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 256-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <CLK>           | rise     |
    |     addrB          | connected to signal <recv_addr>     |          |
    |     doB            | connected to signal <recv_data>     |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <NDLCom> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 4
 1024x8-bit dual-port block RAM                        : 2
 256x8-bit dual-port block RAM                         : 2
# Adders/Subtractors                                   : 22
 10-bit adder                                          : 6
 10-bit subtractor                                     : 1
 2-bit adder                                           : 2
 3-bit adder                                           : 2
 3-bit addsub                                          : 1
 4-bit adder                                           : 1
 8-bit adder                                           : 7
 8-bit subtractor                                      : 2
# Counters                                             : 1
 21-bit up counter                                     : 1
# Registers                                            : 309
 Flip-Flops                                            : 309
# Comparators                                          : 37
 10-bit comparator greater                             : 1
 10-bit comparator lessequal                           : 1
 10-bit comparator not equal                           : 2
 11-bit comparator less                                : 2
 2-bit comparator less                                 : 2
 21-bit comparator greatequal                          : 1
 21-bit comparator less                                : 1
 3-bit comparator greater                              : 1
 3-bit comparator less                                 : 3
 3-bit comparator lessequal                            : 1
 4-bit comparator greatequal                           : 1
 8-bit comparator equal                                : 8
 8-bit comparator greatequal                           : 3
 8-bit comparator greater                              : 3
 8-bit comparator less                                 : 5
 8-bit comparator lessequal                            : 2
# Multiplexers                                         : 10
 1-bit 4-to-1 multiplexer                              : 8
 1-bit 8-to-1 multiplexer                              : 1
 8-bit 4-to-1 multiplexer                              : 1
# Xors                                                 : 48
 1-bit xor2                                            : 16
 1-bit xor3                                            : 32

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <NDLCom> ...

Optimizing unit <UART_mod> ...

Optimizing unit <crc_par_mod> ...
WARNING:Xst:2677 - Node <crcCheck/match_o> of sequential type is unconnected in block <NDLCom>.
WARNING:Xst:2677 - Node <crcGen/match_o> of sequential type is unconnected in block <NDLCom>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block NDLCom, actual ratio is 13.
FlipFlop ls_mode_gen.UART_inst/rxData_0 has been replicated 1 time(s)
FlipFlop ls_mode_gen.UART_inst/rxData_1 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 330
 Flip-Flops                                            : 330

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : NDLCom.ngr
Top Level Output File Name         : NDLCom
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 102

Cell Usage :
# BELS                             : 1087
#      GND                         : 1
#      INV                         : 11
#      LUT1                        : 58
#      LUT2                        : 97
#      LUT2_D                      : 7
#      LUT2_L                      : 11
#      LUT3                        : 135
#      LUT3_D                      : 7
#      LUT3_L                      : 12
#      LUT4                        : 413
#      LUT4_D                      : 41
#      LUT4_L                      : 55
#      MUXCY                       : 117
#      MUXF5                       : 41
#      MUXF6                       : 1
#      VCC                         : 1
#      XORCY                       : 79
# FlipFlops/Latches                : 330
#      FDC                         : 47
#      FDCE                        : 26
#      FDE                         : 16
#      FDP                         : 2
#      FDR                         : 32
#      FDRE                        : 163
#      FDRS                        : 5
#      FDS                         : 4
#      FDSE                        : 35
# RAMS                             : 4
#      RAMB16BWE                   : 4
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 97
#      IBUF                        : 61
#      OBUF                        : 36
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s400aft256-4 

 Number of Slices:                      441  out of   3584    12%  
 Number of Slice Flip Flops:            330  out of   7168     4%  
 Number of 4 input LUTs:                847  out of   7168    11%  
 Number of IOs:                         102
 Number of bonded IOBs:                  98  out of    195    50%  
 Number of BRAMs:                         4  out of     20    20%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 334   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+------------------------+-------+
Control Signal                     | Buffer(FF name)        | Load  |
-----------------------------------+------------------------+-------+
RST                                | IBUF                   | 75    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 9.886ns (Maximum Frequency: 101.153MHz)
   Minimum input arrival time before clock: 9.803ns
   Maximum output required time after clock: 12.381ns
   Maximum combinational path delay: 7.099ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK'
  Clock period: 9.886ns (frequency: 101.153MHz)
  Total number of paths / destination ports: 16013 / 729
-------------------------------------------------------------------------
Delay:               9.886ns (Levels of Logic = 7)
  Source:            ls_mode_gen.UART_inst/rxData_4 (FF)
  Destination:       forward_mem_addr_in_0 (FF)
  Source Clock:      CLK rising
  Destination Clock: CLK rising

  Data Path: ls_mode_gen.UART_inst/rxData_4 to forward_mem_addr_in_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDCE:C->Q            13   0.591   1.015  ls_mode_gen.UART_inst/rxData_4 (ls_mode_gen.UART_inst/rxData_4)
     LUT4:I2->O            1   0.648   0.500  recvUARTState_cmp_eq00028176 (recvUARTState_cmp_eq00028176)
     LUT4:I1->O            3   0.643   0.534  recvUARTState_cmp_eq000281119 (N62)
     LUT4_D:I3->O         14   0.648   1.003  forward_mem_data_in_or00021 (forward_mem_data_in_or0002)
     LUT4_L:I3->LO         1   0.648   0.103  forward_mem_data_in_mux0000<0>11_SW0 (N141)
     LUT4:I3->O            3   0.648   0.534  forward_mem_data_in_mux0000<0>11 (N50)
     LUT4_D:I3->O          9   0.648   0.823  forward_mem_addr_in_mux0000<0>1 (N01)
     LUT4:I3->O            1   0.648   0.000  forward_mem_addr_in_mux0000<8>1 (forward_mem_addr_in_mux0000<8>)
     FDRE:D                    0.252          forward_mem_addr_in_8
    ----------------------------------------
    Total                      9.886ns (5.374ns logic, 4.512ns route)
                                       (54.4% logic, 45.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLK'
  Total number of paths / destination ports: 2638 / 338
-------------------------------------------------------------------------
Offset:              9.803ns (Levels of Logic = 8)
  Source:            NODE_ID<4> (PAD)
  Destination:       forward_mem_addr_in_0 (FF)
  Destination Clock: CLK rising

  Data Path: NODE_ID<4> to forward_mem_addr_in_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   0.849   0.674  NODE_ID_4_IBUF (NODE_ID_4_IBUF)
     LUT4:I0->O            1   0.648   0.500  recvUARTState_cmp_eq00028176 (recvUARTState_cmp_eq00028176)
     LUT4:I1->O            3   0.643   0.534  recvUARTState_cmp_eq000281119 (N62)
     LUT4_D:I3->O         14   0.648   1.003  forward_mem_data_in_or00021 (forward_mem_data_in_or0002)
     LUT4_L:I3->LO         1   0.648   0.103  forward_mem_data_in_mux0000<0>11_SW0 (N141)
     LUT4:I3->O            3   0.648   0.534  forward_mem_data_in_mux0000<0>11 (N50)
     LUT4_D:I3->O          9   0.648   0.823  forward_mem_addr_in_mux0000<0>1 (N01)
     LUT4:I3->O            1   0.648   0.000  forward_mem_addr_in_mux0000<8>1 (forward_mem_addr_in_mux0000<8>)
     FDRE:D                    0.252          forward_mem_addr_in_8
    ----------------------------------------
    Total                      9.803ns (5.632ns logic, 4.171ns route)
                                       (57.5% logic, 42.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLK'
  Total number of paths / destination ports: 511 / 36
-------------------------------------------------------------------------
Offset:              12.381ns (Levels of Logic = 9)
  Source:            send_mem_addr_out_1 (FF)
  Destination:       readyToSend (PAD)
  Source Clock:      CLK rising

  Data Path: send_mem_addr_out_1 to readyToSend
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             9   0.591   0.963  send_mem_addr_out_1 (send_mem_addr_out_1)
     LUT2:I0->O            1   0.648   0.000  Msub_readyToSend_sub0000_lut<1> (Msub_readyToSend_sub0000_lut<1>)
     MUXCY:S->O            1   0.632   0.000  Msub_readyToSend_sub0000_cy<1> (Msub_readyToSend_sub0000_cy<1>)
     MUXCY:CI->O           1   0.065   0.000  Msub_readyToSend_sub0000_cy<2> (Msub_readyToSend_sub0000_cy<2>)
     MUXCY:CI->O           1   0.065   0.000  Msub_readyToSend_sub0000_cy<3> (Msub_readyToSend_sub0000_cy<3>)
     XORCY:CI->O           1   0.844   0.563  Msub_readyToSend_sub0000_xor<4> (readyToSend_sub0000<4>)
     LUT4:I0->O            1   0.648   0.563  readyToSend9 (readyToSend9)
     LUT4:I0->O            1   0.648   0.563  readyToSend20 (readyToSend20)
     LUT4:I0->O            1   0.648   0.420  readyToSend74 (readyToSend_OBUF)
     OBUF:I->O                 4.520          readyToSend_OBUF (readyToSend)
    ----------------------------------------
    Total                     12.381ns (9.309ns logic, 3.072ns route)
                                       (75.2% logic, 24.8% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               7.099ns (Levels of Logic = 3)
  Source:            dataAck (PAD)
  Destination:       newData (PAD)

  Data Path: dataAck to newData
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             4   0.849   0.667  dataAck_IBUF (dataAck_IBUF)
     LUT2:I1->O            1   0.643   0.420  newData1 (newData_OBUF)
     OBUF:I->O                 4.520          newData_OBUF (newData)
    ----------------------------------------
    Total                      7.099ns (6.012ns logic, 1.087ns route)
                                       (84.7% logic, 15.3% route)

=========================================================================


Total REAL time to Xst completion: 17.00 secs
Total CPU time to Xst completion: 15.52 secs
 
--> 


Total memory usage is 582732 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   56 (   0 filtered)
Number of infos    :    6 (   0 filtered)

