Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date         : Tue Oct 10 14:49:17 2023
| Host         : ADUAED10599LPLX running 64-bit Ubuntu 18.04.6 LTS
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    15 |
| Unused register locations in slices containing registers |    17 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      3 |            1 |
|      5 |            1 |
|      6 |            1 |
|      8 |            9 |
|    16+ |            3 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              81 |           29 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |             134 |           36 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               8 |            3 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+---------------------------------+-----------------------------+------------------+----------------+
|  Clock Signal  |          Enable Signal          |       Set/Reset Signal      | Slice Load Count | Bel Load Count |
+----------------+---------------------------------+-----------------------------+------------------+----------------+
|  clk_IBUF_BUFG | led[2]_i_1_n_0                  |                             |                1 |              3 |
|  clk_IBUF_BUFG | R1/keys_mem_address0            |                             |                2 |              5 |
|  clk_IBUF_BUFG | ks_kf_kt_valid_reg_n_0          |                             |                4 |              6 |
|  clk_IBUF_BUFG | R1/r_Clock_Count[7]_i_2_n_0     | R1/r_Clock_Count[7]_i_1_n_0 |                3 |              8 |
|  clk_IBUF_BUFG | R1/E[0]                         |                             |                1 |              8 |
|  clk_IBUF_BUFG | R1/keys_mem_address_reg[0][0]   |                             |                1 |              8 |
|  clk_IBUF_BUFG | R1/keys_mem_address_reg[1][0]   |                             |                1 |              8 |
|  clk_IBUF_BUFG | R1/keys_mem_address_reg[2][0]   |                             |                1 |              8 |
|  clk_IBUF_BUFG | R1/keys_mem_address_reg[1]_0[0] |                             |                2 |              8 |
|  clk_IBUF_BUFG | R1/keys_mem_address_reg[1]_1[0] |                             |                1 |              8 |
|  clk_IBUF_BUFG | R1/keys_mem_address_reg[4][0]   |                             |                1 |              8 |
|  clk_IBUF_BUFG | input_xt_stream[7]_i_1_n_0      |                             |                5 |              8 |
|  clk_IBUF_BUFG |                                 |                             |               10 |             25 |
|  Ks_BUFG       |                                 |                             |               19 |             56 |
|  clk_IBUF_BUFG | Ks_BUFG                         |                             |               16 |             56 |
+----------------+---------------------------------+-----------------------------+------------------+----------------+


