0.6
2018.3
Dec  7 2018
00:33:28
C:/Users/wangwenge/Documents/MemoryIP/MemoryIP/MemoryIP.sim/sim_1/behav/xsim/glbl.v,1544155481,verilog,,,,glbl,,,,,,,,
C:/Users/wangwenge/Documents/MemoryIP/MemoryIP/MemoryIP.srcs/sim_1/new/test.v,1558245752,verilog,,,,test,,,,,,,,
C:/Users/wangwenge/Documents/MemoryIP/MemoryIP/MemoryIP.srcs/sources_1/ip/RAM_B/sim/RAM_B.v,1558240795,verilog,,C:/Users/wangwenge/Documents/MemoryIP/MemoryIP/MemoryIP.srcs/sim_1/new/test.v,,RAM_B,,,,,,,,
C:/Users/wangwenge/Documents/MemoryIP/MemoryIP/MemoryIP.srcs/sources_1/new/RAM_B_Test.v,1558243841,verilog,,C:/Users/wangwenge/Documents/MemoryIP/MemoryIP/MemoryIP.srcs/sim_1/new/test.v,,RAM_B_Test,,,,,,,,
