<HTML>
<HEAD>
<TITLE>Map Report</TITLE>
<link href="file:///C:/lscc/radiant/1.1/data/theme/css/light/report.css" rel="stylesheet" type="text/css" media="screen"/>
<link href="file:///C:/lscc/radiant/1.1/data/theme/css/print/report.css" rel="stylesheet" type="text/css" media="print"/>
<style type="text/css">
#toc {
  position: fixed;
  right: 2px;
  top: 2px;
  padding: 2px 5px 2px 5px;
  background-color:rgba(210,210,210,0.1);
  border-style: solid;
  border-color: rgba(192,192,192,0.8);
  border-width:1px;
}
#toc_list {
  display: none;
  }
</style>

<script type="text/javascript">
<!--
function showTocList() {
var a = document.getElementById("toc_list");
a.style.display = "block";
}

function hideTocList() {
var a = document.getElementById("toc_list");
if (a)
    a.style.display = "none";
}

//-->
</script>

</HEAD>

<BODY>

<DIV id="content" onclick="hideTocList()"><PRE>
<A name="Mrp"></A>         Lattice Mapping Report File for Design Module 'pong_impl_1'

Target Vendor:        LATTICE
Target Device:        iCE40UP5KSG48
Target Performance:   High-Performance_1.2V

Mapper:    version Radiant Software (64-bit) 1.1.0.165.1
Mapped on: Fri Nov 22 05:20:44 2019


<A name="mrp_di"></A><B><U><big>Design Information</big></U></B>

Command line:   map pong_impl_1_syn.udb C:/Users/Lucas/Documents/Actualmente
     Usando/Electronica III/tpf-grupo-1/Pong/impl_1/impl_1.pdc -o
     pong_impl_1.udb -gui

<A name="mrp_ds"></A><B><U><big>Design Summary</big></U></B>
   Number of slice registers: 188 out of  5280 (4%)
   Number of I/O registers:      1 out of   117 (1%)
   Number of LUT4s:           3495 out of  5280 (66%)
      Number of logic LUT4s:             3040
      Number of inserted feedthru LUT4s:   1
      Number of ripple logic:            227 (454 LUT4s)
   Number of IO sites used:   12 out of 39 (31%)
      Number of IO sites used for general PIOs: 12
      Number of IO sites used for I3Cs: 0 out of 2 (0%)
      Number of IO sites used for PIOs+I3Cs: 12 out of 36 (33%)
      (note: If I3C is not used, its site can be used as general PIO)
      Number of IO sites used for OD+RGB IO buffers: 0 out of 3 (0%)
   Number of DSPs:             4 out of 8 (50%)
   Number of I2Cs:             0 out of 2 (0%)
   Number of High Speed OSCs:  0 out of 1 (0%)
   Number of Low Speed OSCs:   0 out of 1 (0%)
   Number of RGB PWM:          0 out of 1 (0%)
   Number of RGB Drivers:      0 out of 1 (0%)
   Number of SCL FILTERs:      0 out of 2 (0%)
   Number of SRAMs:            0 out of 4 (0%)
   Number of WARMBOOTs:        0 out of 1 (0%)
   Number of SPIs:             0 out of 2 (0%)
   Number of EBRs:             0 out of 30 (0%)
   Number of PLLs:             1 out of 1 (100%)
   Number of Clocks:  3
      Net clk: 35 loads, 35 rising, 0 falling (Driver: Pin
     pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL)
      Net tick: 117 loads, 108 rising, 9 falling (Driver: Pin tick_c/Q)
      Net clk_in_c: 1 loads, 1 rising, 0 falling (Driver: Port clk_in)
   Number of Clock Enables:  15
      Net n111374: 3 loads, 3 SLICEs
      Net enable_game: 2 loads, 2 SLICEs
      Net n99351: 5 loads, 5 SLICEs
      Net n113100: 3 loads, 3 SLICEs
      Net n111458: 6 loads, 6 SLICEs
      Net n111490: 6 loads, 6 SLICEs
      Net n111413: 12 loads, 12 SLICEs
      Net n100821: 4 loads, 4 SLICEs
      Net flag: 4 loads, 4 SLICEs
      Net n100823: 4 loads, 4 SLICEs
      Net paused_menu/n99621: 2 loads, 2 SLICEs
      Net vga_driver/n111469: 6 loads, 6 SLICEs
      Net paddle_one/n99313: 5 loads, 5 SLICEs

      Net paddle_one/n111436: 6 loads, 6 SLICEs
      Net paddle_one/n99603: 3 loads, 3 SLICEs
   Number of LSRs:  21
      Net timer_clock_14__N_58: 2 loads, 2 SLICEs
      Net bounce_clock_7__N_88: 5 loads, 5 SLICEs
      Net paddle_two/n111735: 5 loads, 5 SLICEs
      Net paddle_two/n115525: 2 loads, 2 SLICEs
      Net n117027: 1 loads, 1 SLICEs
      Net n120074: 6 loads, 6 SLICEs
      Net n111745: 6 loads, 6 SLICEs
      Net n111741: 1 loads, 1 SLICEs
      Net menu/n110252: 1 loads, 1 SLICEs
      Net n111417: 2 loads, 2 SLICEs
      Net reset_N_3074: 8 loads, 8 SLICEs
      Net n111760: 1 loads, 1 SLICEs
      Net n111718: 1 loads, 1 SLICEs
      Net paused_menu/n132673: 3 loads, 3 SLICEs
      Net n111719: 3 loads, 3 SLICEs
      Net ball/n111672: 12 loads, 12 SLICEs
      Net vga_driver/n111469: 6 loads, 6 SLICEs
      Net vga_driver/n123400: 6 loads, 6 SLICEs
      Net paddle_one/n111732: 5 loads, 5 SLICEs
      Net paddle_one/n111693: 6 loads, 6 SLICEs
      Net paddle_one/n117029: 1 loads, 1 SLICEs
   Top 10 highest fanout non-clock nets:
      Net menu_rgb_2__N_818[3]: 326 loads
      Net menu_rgb_2__N_818[4]: 270 loads
      Net menu_rgb_2__N_818[2]: 249 loads
      Net menu_rgb_2__N_818[1]: 234 loads
      Net start_menu/rgb_2__N_782[3]: 203 loads
      Net menu_rgb_2__N_818[5]: 202 loads
      Net menu_rgb_2__N_818[0]: 196 loads
      Net start_menu/rgb_2__N_782[2]: 173 loads
      Net looser/rgb_2__N_2948[3]: 168 loads
      Net start_menu/rgb_2__N_782[4]: 167 loads




   Number of warnings:  9
   Number of errors:    0




<A name="mrp_dwe"></A><B><U><big>Design Errors/Warnings</big></U></B>

WARNING - map: No port matched 'clk'.
WARNING - map: Can't resolve object 'clk' in constraint 'ldc_set_location -site
     {35} [get_ports clk]'.
WARNING - map: Remove invalid constraint 'ldc_set_location -site {35} [get_ports
     clk]'.
WARNING - map: The clock port [player_one_up] is assigned to a non clock
     dedicated pin [6], which might affect the clock performance. Use dedicated
     clock resources for the port.
WARNING - map: The clock port [player_one_down] is assigned to a non clock
     dedicated pin [9], which might affect the clock performance. Use dedicated
     clock resources for the port.
WARNING - map: The clock port [player_two_up] is assigned to a non clock

     dedicated pin [10], which might affect the clock performance. Use dedicated
     clock resources for the port.
WARNING - map: The clock port [player_two_down] is assigned to a non clock
     dedicated pin [11], which might affect the clock performance. Use dedicated
     clock resources for the port.
WARNING - map: The clock port [button_enter] is assigned to a non clock
     dedicated pin [2], which might affect the clock performance. Use dedicated
     clock resources for the port.
WARNING - map: Signal 'score_player_one_3__N_3087' is removed out, attached
     properties "is_clock=" ignored.



<A name="mrp_ioa"></A><B><U><big>IO (PIO) Attributes</big></U></B>

+---------------------+-----------+-----------+-------+-------+-----------+
| IO Name             | Direction | Levelmode |  IO   |  IO   | Special   |
|                     |           |  IO_TYPE  |  REG  |  DDR  | IO Buffer |
+---------------------+-----------+-----------+-------+-------+-----------+
| clk_in              | INPUT     | LVCMOS33  |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| button_enter        | INPUT     | LVCMOS33  |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| player_two_down     | INPUT     | LVCMOS33  |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| buzzer              | OUTPUT    | LVCMOS33  | O     |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| hsync               | OUTPUT    | LVCMOS33  |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| player_two_up       | INPUT     | LVCMOS33  |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| vsync               | OUTPUT    | LVCMOS33  |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| r                   | OUTPUT    | LVCMOS33  |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| g                   | OUTPUT    | LVCMOS33  |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| b                   | OUTPUT    | LVCMOS33  |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| player_one_up       | INPUT     | LVCMOS33  |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| player_one_down     | INPUT     | LVCMOS33  |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+



<A name="mrp_rm"></A><B><U><big>Removed logic</big></U></B>

Signal score_player_one_3__N_3087 was merged into signal tick
Signal GND_net undriven or does not drive anything - clipped.
Block i4_1_lut was optimized away.
Block i1 was optimized away.



<A name="mrp_pll"></A><B><U><big>PLL/DLL Summary</big></U></B>
---------------

PLL 1:                                 Pin/Node Value
  PLL Instance Name:                            pll.lscc_pll_inst.u_PLL_B
  PLL Type:                                     PLL_B

  Input Reference Clock:               PIN      clk_in_c
  Output Clock(CoreA):                          NONE
  Output Clock(GlobalA):               NODE     clk
  Output Clock(CoreB):                          NONE
  Output Clock(GlobalB):                        NONE
  Feedback input:                      NODE     pll/lscc_pll_inst/feedback_w
  Internal Feedback output:            NODE     pll/lscc_pll_inst/feedback_w
  BYPASS signal:                                GND
  LATCH signal:                                 GND
  Lock Signal:                                  NONE
  Input Clock Frequency (MHz):                  12.0000
  Reference Divider:                            0
  Feedback Divider:                             66
  VCO Divider:                                  5
  ENABLE_ICEGATE_PORTA:                         0
  ENABLE_ICEGATE_PORTB:                         0
  PLLOUT_SELECT_PORTA:                          GENCLK
  PLLOUT_SELECT_PORTB:                          GENCLK
  SHIFTREG_DIV_MODE:                            0
  DELAY_ADJUSTMENT_MODE_RELATIVE:               FIXED
  FDA_RELATIVE:                                 0
  FEEDBACK_PATH:                                SIMPLE
  DELAY_ADJUSTMENT_MODE_FEEDBACK:               FIXED
  FDA_FEEDBACK:                                 0
  FILTER_RANGE:                                 1
  EXTERNAL_DIVIDE_FACTOR:                       NONE
  TEST Mode:                                    0



<A name="mrp_asic"></A><B><U><big>ASIC Components</big></U></B>
---------------

Instance Name: paused_menu.mult_1924
         Type: DSP
Instance Name: paused_menu.marker.mult_1930
         Type: DSP
Instance Name: start_menu.mult_1921
         Type: DSP
Instance Name: pll.lscc_pll_inst.u_PLL_B
         Type: PLL
Instance Name: buzzer_i0
         Type: IOLOGIC
Instance Name: looser.mult_1927
         Type: DSP



<A name="mrp_runtime"></A><B><U><big>Run Time and Memory Usage</big></U></B>
-------------------------

   Total CPU Time: 3 secs
   Total REAL Time: 4 secs
   Peak Memory Usage: 139 MB










Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995
     AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent
     Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems
     All rights reserved.
Copyright (c) 2002-2019 Lattice Semiconductor
     Corporation,  All rights reserved.



<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></DIV>

<DIV id="toc" class="radiant"><span onmousemove="showTocList()">Contents</span>
<UL id="toc_list">
<LI><A href=#mrp_di>Design Information</A></LI>
<LI><A href=#mrp_ds>Design Summary</A></LI>
<LI><A href=#mrp_dwe>Design Errors/Warnings</A></LI>
<LI><A href=#mrp_ioa>IO (PIO) Attributes</A></LI>
<LI><A href=#mrp_rm>Removed logic</A></LI>
<LI><A href=#mrp_pll>PLL/DLL Summary</A></LI>
<LI><A href=#mrp_asic>ASIC Components</A></LI>
<LI><A href=#mrp_runtime>Run Time and Memory Usage</A></LI>
</UL>
</DIV>

<button id="back_to_top" class="radiant" onclick="scrollToTop()">&lt;</button>
<script type="text/javascript">
<!--
var scrollStep = 0;
function scrollToTop(){
  var funScroll = function() {
    var top = document.body.scrollTop;
    if (top == 0) {
      scrollStep = 0;
      return;
    }
    if (scrollStep == 0)
      scrollStep = top/20 + 1;
    top -= scrollStep;
    if (top < 0)
      top = 0;
    document.body.scrollTop = top;
    requestAnimationFrame(funScroll);
  };
  funScroll();
}

window.addEventListener('scroll', function(e) {
  var backToTop = document.getElementById('back_to_top')
  if (document.body.scrollTop > 0) {
    backToTop.style.display = 'block';
  } else {	backToTop.style.display = 'none'  }});

//-->
</script>

<style type="text/css">
#back_to_top {
  bottom:20px; right:20px;
  width:30px; height:30px;
  font-size: 20px;
  padding: 2px 5px 2px 5px;
  position:fixed;
  background-color:rgba(210,210,210,0.1);
  border-style: solid;
  border-color: rgba(192,192,192,0.8);
  border-width:1px;
  display:none;
  -webkit-transform: rotate(90deg);
  -webkit-transform-origin:50% 50%;
}
#back_to_top:focus {
  outline-width:0px;
}
</style>

</BODY>

