#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Mon Nov 18 01:11:16 2019
# Process ID: 45620
# Current directory: C:/Users/10341/ass2_2/ass2_2.runs/impl_1
# Command line: vivado.exe -log four_sixteen_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source four_sixteen_wrapper.tcl -notrace
# Log file: C:/Users/10341/ass2_2/ass2_2.runs/impl_1/four_sixteen_wrapper.vdi
# Journal file: C:/Users/10341/ass2_2/ass2_2.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source four_sixteen_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.4/data/ip'.
add_files: Time (s): cpu = 00:00:00 ; elapsed = 00:00:05 . Memory (MB): peak = 232.074 ; gain = 6.250
Command: link_design -top four_sixteen_wrapper -part xc7a100tfgg484-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/10341/ass2_2/ass2_2.srcs/sources_1/bd/four_sixteen/ip/four_sixteen_three_eight_0_0/four_sixteen_three_eight_0_0.dcp' for cell 'four_sixteen_i/three_eight_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/10341/ass2_2/ass2_2.srcs/sources_1/bd/four_sixteen/ip/four_sixteen_three_eight_1_0/four_sixteen_three_eight_1_0.dcp' for cell 'four_sixteen_i/three_eight_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/10341/ass2_2/ass2_2.srcs/sources_1/bd/four_sixteen/ip/four_sixteen_util_vector_logic_0_1/four_sixteen_util_vector_logic_0_1.dcp' for cell 'four_sixteen_i/util_vector_logic_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/10341/ass2_2/ass2_2.srcs/sources_1/bd/four_sixteen/ip/four_sixteen_util_vector_logic_1_6/four_sixteen_util_vector_logic_1_6.dcp' for cell 'four_sixteen_i/util_vector_logic_1'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/10341/ass2_2/ass2_2.srcs/sources_1/bd/four_sixteen/ip/four_sixteen_util_vector_logic_2_2/four_sixteen_util_vector_logic_2_2.dcp' for cell 'four_sixteen_i/util_vector_logic_10'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/10341/ass2_2/ass2_2.srcs/sources_1/bd/four_sixteen/ip/four_sixteen_util_vector_logic_3_1/four_sixteen_util_vector_logic_3_1.dcp' for cell 'four_sixteen_i/util_vector_logic_11'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/10341/ass2_2/ass2_2.srcs/sources_1/bd/four_sixteen/ip/four_sixteen_util_vector_logic_4_1/four_sixteen_util_vector_logic_4_1.dcp' for cell 'four_sixteen_i/util_vector_logic_12'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/10341/ass2_2/ass2_2.srcs/sources_1/bd/four_sixteen/ip/four_sixteen_util_vector_logic_5_0/four_sixteen_util_vector_logic_5_0.dcp' for cell 'four_sixteen_i/util_vector_logic_13'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/10341/ass2_2/ass2_2.srcs/sources_1/bd/four_sixteen/ip/four_sixteen_util_vector_logic_6_0/four_sixteen_util_vector_logic_6_0.dcp' for cell 'four_sixteen_i/util_vector_logic_14'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/10341/ass2_2/ass2_2.srcs/sources_1/bd/four_sixteen/ip/four_sixteen_util_vector_logic_7_0/four_sixteen_util_vector_logic_7_0.dcp' for cell 'four_sixteen_i/util_vector_logic_15'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/10341/ass2_2/ass2_2.srcs/sources_1/bd/four_sixteen/ip/four_sixteen_util_vector_logic_8_0/four_sixteen_util_vector_logic_8_0.dcp' for cell 'four_sixteen_i/util_vector_logic_16'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/10341/ass2_2/ass2_2.srcs/sources_1/bd/four_sixteen/ip/four_sixteen_util_vector_logic_1_7/four_sixteen_util_vector_logic_1_7.dcp' for cell 'four_sixteen_i/util_vector_logic_2'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/10341/ass2_2/ass2_2.srcs/sources_1/bd/four_sixteen/ip/four_sixteen_util_vector_logic_1_8/four_sixteen_util_vector_logic_1_8.dcp' for cell 'four_sixteen_i/util_vector_logic_3'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/10341/ass2_2/ass2_2.srcs/sources_1/bd/four_sixteen/ip/four_sixteen_util_vector_logic_1_9/four_sixteen_util_vector_logic_1_9.dcp' for cell 'four_sixteen_i/util_vector_logic_4'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/10341/ass2_2/ass2_2.srcs/sources_1/bd/four_sixteen/ip/four_sixteen_util_vector_logic_1_10/four_sixteen_util_vector_logic_1_10.dcp' for cell 'four_sixteen_i/util_vector_logic_5'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/10341/ass2_2/ass2_2.srcs/sources_1/bd/four_sixteen/ip/four_sixteen_util_vector_logic_2_1/four_sixteen_util_vector_logic_2_1.dcp' for cell 'four_sixteen_i/util_vector_logic_6'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/10341/ass2_2/ass2_2.srcs/sources_1/bd/four_sixteen/ip/four_sixteen_util_vector_logic_3_0/four_sixteen_util_vector_logic_3_0.dcp' for cell 'four_sixteen_i/util_vector_logic_7'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/10341/ass2_2/ass2_2.srcs/sources_1/bd/four_sixteen/ip/four_sixteen_util_vector_logic_4_0/four_sixteen_util_vector_logic_4_0.dcp' for cell 'four_sixteen_i/util_vector_logic_8'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/10341/ass2_2/ass2_2.srcs/sources_1/bd/four_sixteen/ip/four_sixteen_util_vector_logic_1_11/four_sixteen_util_vector_logic_1_11.dcp' for cell 'four_sixteen_i/util_vector_logic_9'
INFO: [Netlist 29-17] Analyzing 5 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.4
INFO: [Device 21-403] Loading part xc7a100tfgg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/10341/ass2_2/ass2_2.srcs/constrs_1/new/four_sixteen_con.xdc]
Finished Parsing XDC File [C:/Users/10341/ass2_2/ass2_2.srcs/constrs_1/new/four_sixteen_con.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

29 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 575.965 ; gain = 343.891
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.576 . Memory (MB): peak = 588.672 ; gain = 12.707
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 1 inverter(s) to 8 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 16e584e6d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1151.840 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 1 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 16e584e6d

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 1151.840 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 174fd7329

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 1151.840 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 174fd7329

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 1151.840 ; gain = 0.000
INFO: [Opt 31-389] Phase BUFG optimization created 0 cells and removed 0 cells

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 174fd7329

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 1151.840 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1151.840 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 174fd7329

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 1151.840 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 174fd7329

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1151.840 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
44 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1151.840 ; gain = 575.875
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.042 . Memory (MB): peak = 1151.840 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/10341/ass2_2/ass2_2.runs/impl_1/four_sixteen_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file four_sixteen_wrapper_drc_opted.rpt -pb four_sixteen_wrapper_drc_opted.pb -rpx four_sixteen_wrapper_drc_opted.rpx
Command: report_drc -file four_sixteen_wrapper_drc_opted.rpt -pb four_sixteen_wrapper_drc_opted.pb -rpx four_sixteen_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/10341/ass2_2/ass2_2.runs/impl_1/four_sixteen_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-241] No debug cores found in the current design.
Before running the implement_debug_core command, either use the Set Up Debug wizard (GUI mode)
or use the create_debug_core and connect_debug_core Tcl commands to insert debug cores into the design.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1151.840 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 108bf6273

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1151.840 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1151.840 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 108bf6273

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.870 . Memory (MB): peak = 1151.840 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1c72dce90

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.910 . Memory (MB): peak = 1151.840 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1c72dce90

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.913 . Memory (MB): peak = 1151.840 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 1c72dce90

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.914 . Memory (MB): peak = 1151.840 ; gain = 0.000

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 186104b14

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1151.840 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 186104b14

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1151.840 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1b94e50ca

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1151.840 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1f97a6a20

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1151.840 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1f97a6a20

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1151.840 ; gain = 0.000

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1b575415b

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1151.840 ; gain = 0.000

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1b575415b

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1151.840 ; gain = 0.000

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1b575415b

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1151.840 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 1b575415b

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1151.840 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
Phase 4.1 Post Commit Optimization | Checksum: 1b575415b

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1151.840 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1b575415b

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1151.840 ; gain = 0.000

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1b575415b

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1151.840 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 1b575415b

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1151.840 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1b575415b

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1151.840 ; gain = 0.000
Ending Placer Task | Checksum: bea3c1ac

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1151.840 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
60 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.072 . Memory (MB): peak = 1151.840 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/10341/ass2_2/ass2_2.runs/impl_1/four_sixteen_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file four_sixteen_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.072 . Memory (MB): peak = 1151.840 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file four_sixteen_wrapper_utilization_placed.rpt -pb four_sixteen_wrapper_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.050 . Memory (MB): peak = 1151.840 ; gain = 0.000
INFO: [runtcl-4] Executing : report_control_sets -verbose -file four_sixteen_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1151.840 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 3cb0c32 ConstDB: 0 ShapeSum: bad8b57a RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: e27f09c2

Time (s): cpu = 00:00:37 ; elapsed = 00:00:33 . Memory (MB): peak = 1282.352 ; gain = 130.512
Post Restoration Checksum: NetGraph: 263a81c7 NumContArr: bc4487fb Constraints: 0 Timing: 0

Phase 2 Router Initialization
INFO: [Route 35-64] No timing constraints were detected. The router will operate in resource-optimization mode.

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: e27f09c2

Time (s): cpu = 00:00:37 ; elapsed = 00:00:33 . Memory (MB): peak = 1287.828 ; gain = 135.988

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: e27f09c2

Time (s): cpu = 00:00:37 ; elapsed = 00:00:33 . Memory (MB): peak = 1287.828 ; gain = 135.988
Phase 2 Router Initialization | Checksum: e27f09c2

Time (s): cpu = 00:00:37 ; elapsed = 00:00:33 . Memory (MB): peak = 1291.770 ; gain = 139.930

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 15372e31f

Time (s): cpu = 00:00:37 ; elapsed = 00:00:33 . Memory (MB): peak = 1291.773 ; gain = 139.934

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
Phase 4.1 Global Iteration 0 | Checksum: 93bd0d64

Time (s): cpu = 00:00:37 ; elapsed = 00:00:33 . Memory (MB): peak = 1291.805 ; gain = 139.965
Phase 4 Rip-up And Reroute | Checksum: 93bd0d64

Time (s): cpu = 00:00:37 ; elapsed = 00:00:33 . Memory (MB): peak = 1291.805 ; gain = 139.965

Phase 5 Delay and Skew Optimization
Phase 5 Delay and Skew Optimization | Checksum: 93bd0d64

Time (s): cpu = 00:00:37 ; elapsed = 00:00:33 . Memory (MB): peak = 1291.805 ; gain = 139.965

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter
Phase 6.1 Hold Fix Iter | Checksum: 93bd0d64

Time (s): cpu = 00:00:37 ; elapsed = 00:00:33 . Memory (MB): peak = 1291.805 ; gain = 139.965
Phase 6 Post Hold Fix | Checksum: 93bd0d64

Time (s): cpu = 00:00:37 ; elapsed = 00:00:33 . Memory (MB): peak = 1291.805 ; gain = 139.965

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00935718 %
  Global Horizontal Routing Utilization  = 0.0202472 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 1.8018%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 8.10811%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 1.47059%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 5.88235%, No Congested Regions.
Phase 7 Route finalize | Checksum: 93bd0d64

Time (s): cpu = 00:00:37 ; elapsed = 00:00:33 . Memory (MB): peak = 1291.805 ; gain = 139.965

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 93bd0d64

Time (s): cpu = 00:00:37 ; elapsed = 00:00:33 . Memory (MB): peak = 1293.773 ; gain = 141.934

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 205e2923

Time (s): cpu = 00:00:37 ; elapsed = 00:00:33 . Memory (MB): peak = 1293.773 ; gain = 141.934
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:37 ; elapsed = 00:00:33 . Memory (MB): peak = 1293.773 ; gain = 141.934

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
72 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:38 ; elapsed = 00:00:34 . Memory (MB): peak = 1293.773 ; gain = 141.934
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.048 . Memory (MB): peak = 1293.773 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/10341/ass2_2/ass2_2.runs/impl_1/four_sixteen_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file four_sixteen_wrapper_drc_routed.rpt -pb four_sixteen_wrapper_drc_routed.pb -rpx four_sixteen_wrapper_drc_routed.rpx
Command: report_drc -file four_sixteen_wrapper_drc_routed.rpt -pb four_sixteen_wrapper_drc_routed.pb -rpx four_sixteen_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/10341/ass2_2/ass2_2.runs/impl_1/four_sixteen_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file four_sixteen_wrapper_methodology_drc_routed.rpt -pb four_sixteen_wrapper_methodology_drc_routed.pb -rpx four_sixteen_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file four_sixteen_wrapper_methodology_drc_routed.rpt -pb four_sixteen_wrapper_methodology_drc_routed.pb -rpx four_sixteen_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/Users/10341/ass2_2/ass2_2.runs/impl_1/four_sixteen_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file four_sixteen_wrapper_power_routed.rpt -pb four_sixteen_wrapper_power_summary_routed.pb -rpx four_sixteen_wrapper_power_routed.rpx
Command: report_power -file four_sixteen_wrapper_power_routed.rpt -pb four_sixteen_wrapper_power_summary_routed.pb -rpx four_sixteen_wrapper_power_routed.rpx
WARNING: [Power 33-232] No user defined clocks were found in the design!
Resolution: Please specify clocks using create_clock/create_generated_clock for sequential elements. For pure combinatorial circuits, please specify a virtual clock, otherwise the vectorless estimation might be inaccurate
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
84 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file four_sixteen_wrapper_route_status.rpt -pb four_sixteen_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file four_sixteen_wrapper_timing_summary_routed.rpt -rpx four_sixteen_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
INFO: [runtcl-4] Executing : report_incremental_reuse -file four_sixteen_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file four_sixteen_wrapper_clock_utilization_routed.rpt
INFO: [Common 17-206] Exiting Vivado at Mon Nov 18 01:12:33 2019...
