#-----------------------------------------------------------
# Vivado v2016.3 (64-bit)
# SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
# IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
# Start of session at: Sun Oct 16 15:33:26 2022
# Process ID: 8388
# Current directory: C:/Users/ilkay/Desktop/fpga/project_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent2412 C:\Users\ilkay\Desktop\fpga\project_1\project_1.xpr
# Log file: C:/Users/ilkay/Desktop/fpga/project_1/vivado.log
# Journal file: C:/Users/ilkay/Desktop/fpga/project_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/ilkay/Desktop/fpga/project_1/project_1.xpr
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] IP Output Repository Path: Could not find the directory 'C:/Users/ilkay/Desktop/fpga/project_1/project_1.cache/ip'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2016.3/data/ip'.
open_project: Time (s): cpu = 00:00:16 ; elapsed = 00:00:26 . Memory (MB): peak = 692.855 ; gain = 101.059
open_run impl_1
INFO: [Netlist 29-17] Analyzing 2 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2016.3
INFO: [Device 21-403] Loading part xc7a35tcpg236-2L
INFO: [Project 1-570] Preparing netlist for logic optimization
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.406 . Memory (MB): peak = 910.336 ; gain = 0.000
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.453 . Memory (MB): peak = 910.336 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:23 ; elapsed = 00:00:30 . Memory (MB): peak = 1019.270 ; gain = 326.414
WARNING: [Timing 38-313] There are no user specified timing constraints. Timing constraints are needed for proper timing analysis.
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-37] Inspecting design source files for 'first' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ilkay/Desktop/fpga/project_1/project_1.sim/sim_1/behav'
"xvlog -m64 --relax -prj first_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ilkay/Desktop/fpga/project_1/project_1.srcs/sources_1/new/first.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module first
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ilkay/Desktop/fpga/project_1/project_1.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
run_program: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 1417.348 ; gain = 0.000
INFO: [USF-XSim-69] 'compile' step finished in '6' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ilkay/Desktop/fpga/project_1/project_1.sim/sim_1/behav'
Vivado Simulator 2016.3
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2016.3/bin/unwrapped/win64.o/xelab.exe -wto b63faa8dddd64d909e8263de2008eb82 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot first_behav xil_defaultlib.first xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.first
Compiling module xil_defaultlib.glbl
Built simulation snapshot first_behav

****** Webtalk v2016.3 (64-bit)
  **** SW Build 1682563 on Mon Oct 10 19:07:27 MDT 2016
  **** IP Build 1681267 on Mon Oct 10 21:28:31 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source C:/Users/ilkay/Desktop/fpga/project_1/project_1.sim/sim_1/behav/xsim.dir/first_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-206] Exiting Webtalk at Sun Oct 16 15:37:14 2022...
run_program: Time (s): cpu = 00:00:01 ; elapsed = 00:00:25 . Memory (MB): peak = 1417.348 ; gain = 0.000
INFO: [Common 17-344] 'run_program' was cancelled
INFO: [Vivado 12-4704] 'elaborate' step aborted
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:33 . Memory (MB): peak = 1417.348 ; gain = 0.000
INFO: [Common 17-344] 'launch_simulation' was cancelled
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ilkay/Desktop/fpga/project_1/project_1.srcs/sources_1/new/first.v" into library work [C:/Users/ilkay/Desktop/fpga/project_1/project_1.srcs/sources_1/new/first.v:1]
[Sun Oct 16 15:37:33 2022] Launched synth_1...
Run output will be captured here: C:/Users/ilkay/Desktop/fpga/project_1/project_1.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1
INFO: [HDL 9-2216] Analyzing Verilog file "C:/Users/ilkay/Desktop/fpga/project_1/project_1.srcs/sources_1/new/first.v" into library work [C:/Users/ilkay/Desktop/fpga/project_1/project_1.srcs/sources_1/new/first.v:1]
[Sun Oct 16 15:37:50 2022] Launched synth_1...
Run output will be captured here: C:/Users/ilkay/Desktop/fpga/project_1/project_1.runs/synth_1/runme.log
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a35tcpg236-2L
Top: first
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:03:07 ; elapsed = 00:05:00 . Memory (MB): peak = 1477.742 ; gain = 1268.184
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'first' [C:/Users/ilkay/Desktop/fpga/project_1/project_1.srcs/sources_1/new/first.v:3]
INFO: [Synth 8-256] done synthesizing module 'first' (1#1) [C:/Users/ilkay/Desktop/fpga/project_1/project_1.srcs/sources_1/new/first.v:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:03:09 ; elapsed = 00:05:02 . Memory (MB): peak = 1504.883 ; gain = 1295.324
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:03:09 ; elapsed = 00:05:02 . Memory (MB): peak = 1504.883 ; gain = 1295.324
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:03:18 ; elapsed = 00:05:09 . Memory (MB): peak = 1594.348 ; gain = 1384.789
5 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:19 ; elapsed = 00:00:17 . Memory (MB): peak = 1594.348 ; gain = 165.184
exit
INFO: [Common 17-206] Exiting Vivado at Sun Oct 16 15:40:07 2022...
