<!DOCTYPE html>
<html>
<head>
<meta http-equiv="Content-Type" content="text/html; charset=UTF-8">
<meta name="Author" content="<username>"> <meta name="GENERATOR" content="urg/version [en] (platform name) [urg]">
<title>Unified Coverage Report :: Module :: edma_gen_async_fifo</title>
<link type="text/css" rel="stylesheet" href="css/.urg.css">
<link type="text/css" rel="stylesheet" href="css/.layout.css">
<link type="text/css" rel="stylesheet" href="css/.breadcrumb.css">
<script type="text/javascript" src="js/.jquery.js"></script>
<script type="text/javascript" src="js/.jquery-ui.js"></script>
<script type="text/javascript" src="js/.sortable.js"></script>
<script type="text/javascript" src="js/.layout.js"></script>
<script type="text/javascript" src="js/.breadcrumb.js"></script>
<script type="text/javascript">
var layout, westLayout, centerLayout;
$(document).ready(function () {
  if ($("#north-bread-crumb")) {
    $("#north-bread-crumb").jBreadCrumb({easing:'swing'})
  }
  layout = $("body").layout({ 
    resizable: true,
    spacing_open: 4,
    spacing_closed: 4,
    north: {
      size: 76
    },
    south: {
      size: 45,
      initClosed: true
    },
    west: {
      size: 500,
      resizable: true,
      initClosed: false
    }
  });
  centerLayout = $('div.ui-layout-center').layout({
    north__paneSelector: ".ui-layout-center-inner-north",
    center__paneSelector: ".ui-layout-center-inner-center", 
    north__size: 50,
    spacing_open: 4,
    spacing_closed: 4
  });
});
</script>
</head>
<body onLoad="initPage();"><div class="ui-layout-north">
<div class="logo"></div>
<center class="pagetitle">Module Definition</center>
<div align="center"><a href="dashboard.html" ><b>dashboard</b></a> | <a href="hierarchy.html" ><b>hierarchy</b></a> | <a href="modlist.html" ><b>modlist</b></a> | groups | <a href="tests.html" ><b>tests</b></a> | <a href="asserts.html" ><b>asserts</b></a></div>

</div>
<div class="ui-layout-west">
<div name='tag_edma_gen_async_fifo'>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module : <a href="#"  onclick="showContent('tag_edma_gen_async_fifo')">edma_gen_async_fifo</a></span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 31.35</td>
<td class="s4 cl rt"><a href="mod692.html#Line" > 47.62</a></td>
<td class="s2 cl rt"><a href="mod692.html#Cond" > 22.22</a></td>
<td class="s0 cl rt"><a href="mod692.html#Toggle" >  1.01</a></td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"><a href="mod692.html#Branch" > 54.55</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<span class=repname>Source File(s) : </span>
<br clear=all>
<a href="javascript:void(0);"  onclick="openSrcFile('/nfs_project/gemini/DV/mahmood/ddr_main_new/gemini/design/ip/GbE/hdl/edma_gen_async_fifo.v')">/nfs_project/gemini/DV/mahmood/ddr_main_new/gemini/design/ip/GbE/hdl/edma_gen_async_fifo.v</a><br clear=all>
<br clear=all>
<span class=repname>Module self-instances :</span>
<br clear=all>
<table align=left class="sortable">
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod692.html#inst_tag_169958"  onclick="showContent('inst_tag_169958')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_rx.gen_cutthru.i_edma_gen_async_fifo_cutthru_status_words</a></td>
<td class="s1 cl rt"> 18.74</td>
<td class="s3 cl rt"><a href="mod692.html#inst_tag_169958_Line" > 38.10</a></td>
<td class="s0 cl rt"><a href="mod692.html#inst_tag_169958_Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod692.html#inst_tag_169958_Toggle" >  0.51</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod692.html#inst_tag_169958_Branch" > 36.36</a></td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod692.html#inst_tag_169957"  onclick="showContent('inst_tag_169957')">config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_axi_tx.gen_cutthru_fifo.i_edma_gen_async_fifo_cutthru_status_words</a></td>
<td class="s2 cl rt"> 27.76</td>
<td class="s4 cl rt"><a href="mod692.html#inst_tag_169957_Line" > 42.86</a></td>
<td class="s2 cl rt"><a href="mod692.html#inst_tag_169957_Cond" > 22.22</a></td>
<td class="s0 cl rt"><a href="mod692.html#inst_tag_169957_Toggle" >  0.51</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod692.html#inst_tag_169957_Branch" > 45.45</a></td>
<td class="wht cl rt"></td>
</tr></table></div>
</div>
<br clear=all>
<div name='inst_tag_169958'>
<hr>
<a name="inst_tag_169958"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy3.html#tag_urg_inst_169958" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_rx.gen_cutthru.i_edma_gen_async_fifo_cutthru_status_words</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s1 cl rt"> 18.74</td>
<td class="s3 cl rt"><a href="mod692.html#inst_tag_169958_Line" > 38.10</a></td>
<td class="s0 cl rt"><a href="mod692.html#inst_tag_169958_Cond" >  0.00</a></td>
<td class="s0 cl rt"><a href="mod692.html#inst_tag_169958_Toggle" >  0.51</a></td>
<td class="wht cl rt"></td>
<td class="s3 cl rt"><a href="mod692.html#inst_tag_169958_Branch" > 36.36</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s2 cl rt"> 24.81</td>
<td class="s5 cl rt"> 51.61</td>
<td class="s0 cl rt">  0.00</td>
<td class="s0 cl rt">  0.97</td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"> 46.67</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s0 cl rt">  0.10</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.10</td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td class="wht cl rt"></td>
<td><a href="mod883.html#inst_tag_218163" >i_edma_pbuf_rx</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod210_8.html#inst_tag_29135" id="tag_urg_inst_29135">i_cdnsdru_datasync_v1_rptr_gray</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod210_8.html#inst_tag_29134" id="tag_urg_inst_29134">i_cdnsdru_datasync_v1_wptr_gray</a></td>
<td class="s7 cl rt"> 75.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
<div name='inst_tag_169957'>
<hr>
<a name="inst_tag_169957"></a>
<div class=modhdr>
<br clear=all>
<span class=titlename>Module Instance : <a href="hierarchy3.html#tag_urg_inst_169957" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_axi_tx.gen_cutthru_fifo.i_edma_gen_async_fifo_cutthru_status_words</a></span>
<br clear=all>
<br clear=all>
<span class=repname>Instance :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s2 cl rt"> 27.76</td>
<td class="s4 cl rt"><a href="mod692.html#inst_tag_169957_Line" > 42.86</a></td>
<td class="s2 cl rt"><a href="mod692.html#inst_tag_169957_Cond" > 22.22</a></td>
<td class="s0 cl rt"><a href="mod692.html#inst_tag_169957_Toggle" >  0.51</a></td>
<td class="wht cl rt"></td>
<td class="s4 cl rt"><a href="mod692.html#inst_tag_169957_Branch" > 45.45</a></td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Instance's subtree :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="s3 cl rt"> 32.84</td>
<td class="s5 cl rt"> 54.84</td>
<td class="s2 cl rt"> 22.22</td>
<td class="s0 cl rt">  0.97</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 53.33</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Parent : </span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td><td class="alfsrt">NAME</td></tr><tr>
<td class="s3 cl rt"> 38.91</td>
<td class="s6 cl rt"> 66.67</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.08</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
<td><a href="mod1091.html#inst_tag_280432" >i_edma_pbuf_axi_tx</a></td>
</tr></table><br clear=all>
<br clear=all>
<span class=repname>Subtrees :</span>
<br clear=all>
<table align=left>
<tr class="sortablehead">
<td class="alfsrt">NAME</td><td>SCORE</td><td>LINE</td><td>COND</td><td>TOGGLE</td><td>FSM</td><td>BRANCH</td><td>ASSERT</td></tr><tr>
<td class="wht cl wordwrap"><a href="mod210_8.html#inst_tag_29126" id="tag_urg_inst_29126">i_cdnsdru_datasync_v1_rptr_gray</a></td>
<td class="s7 cl rt"> 75.00</td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
<td class="s2 cl rt"> 25.00</td>
<td class="wht cl rt"></td>
<td class="s10 cl rt">100.00</td>
<td class="wht cl rt"></td>
</tr><tr>
<td class="wht cl wordwrap"><a href="mod210_8.html#inst_tag_29125" id="tag_urg_inst_29125">i_cdnsdru_datasync_v1_wptr_gray</a></td>
<td class="s3 cl rt"> 36.67</td>
<td class="s6 cl rt"> 60.00</td>
<td class="wht cl rt"></td>
<td class="s0 cl rt">  0.00</td>
<td class="wht cl rt"></td>
<td class="s5 cl rt"> 50.00</td>
<td class="wht cl rt"></td>
</tr></table><br clear=all>
</div>
</div>
</div>
<div class="ui-layout-center">
<div class="ui-layout-center-inner-center">
<div name='tag_edma_gen_async_fifo'>
<a name="Line"></a>
Line Coverage for Module : <a href="mod692.html" >edma_gen_async_fifo</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s4"><td class="lf">TOTAL</td><td></td><td>21</td><td>10</td><td>47.62</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>141</td><td>6</td><td>3</td><td>50.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>158</td><td>1</td><td>1</td><td>100.00</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>196</td><td>6</td><td>3</td><td>50.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>224</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s0"><td class="lf">ROUTINE</td><td>288</td><td>1</td><td>0</td><td>0.00</td></tr>
<tr class="s0"><td class="lf">ROUTINE</td><td>299</td><td>3</td><td>0</td><td>0.00</td></tr>
</table>
<pre class="code"><br clear=all>
140                        always @ (posedge clk_pop or negedge rst_pop_n)
141        1/1                if (!rst_pop_n)
142        1/1                   rptr_gray &lt;= {(ADDR_W+1){1'b0}};
143                           // Pop the FIFO, assuming the FIFO is not empty
144        1/1                else if (pop &amp;&amp; !pop_empty) begin
145        <font color = "red">0/1     ==>          if (ADDR_W == 32'd0)</font>
146        <font color = "red">0/1     ==>           rptr_gray &lt;= rptr_p1;</font>
147                             else
148        <font color = "red">0/1     ==>           rptr_gray &lt;= binary2gray(rptr_p1);</font>
149                           end
                        MISSING_ELSE
150                     
151                        assign rptr = (ADDR_W == 32'd0) ? rptr_gray : gray2binary(rptr_gray);
152                     
153                        // Assign the output Data. Also need to take into account the
154                        // special case when the fifo is only 1 location deep and
155                        // add an ouput staage if selected
156                        generate if (ADDR_W == 32'd0 &amp;&amp; REG_OUTPUT_STAGE == 1'b0) 
157                        begin : gen_addrw0_out_reg0
158        1/1              always @(*) popd = mem[0];
159                        end
160                        else if (REG_OUTPUT_STAGE == 1'b0) begin: gen_out_reg0
161                         always @(*) popd = mem[rptr[ADDR_W-1:0]];
162                        end
163                        else if (ADDR_W == 32'd0 &amp;&amp; REG_OUTPUT_STAGE == 1'b1) begin: gen_addrw0_out_reg1
164                         always @ (posedge clk_pop or negedge rst_pop_n)
165                         begin
166                           if (!rst_pop_n)
167                              popd &lt;= RESET_VAL;
168                           // Populate the output buffer at a valid read.
169                           else if (pop &amp;&amp; !pop_empty)
170                              popd &lt;= mem[0];
171                         end      
172                        end
173                        else if (REG_OUTPUT_STAGE == 1'b1) begin: gen_out_reg1
174                         always @ (posedge clk_pop or negedge rst_pop_n)
175                         begin
176                           if (!rst_pop_n)
177                              popd &lt;= RESET_VAL;
178                           // Populate the output buffer at a valid read.
179                           else if (pop &amp;&amp; !pop_empty)
180                              popd &lt;= mem[rptr[ADDR_W-1:0]];
181                         end      
182                        end
183                        endgenerate
184                     
185                     
186                     
187                        // -----------------------------------------------------------------------
188                        //
189                        //                    Push Interface
190                        //
191                        // -----------------------------------------------------------------------
192                     
193                     
194                        // Increment the write pointer at a push, assuming not full
195                        always @ (posedge clk_push or negedge rst_push_n)
196        1/1                if (!rst_push_n)
197        1/1                   wptr_gray &lt;= {(ADDR_W+1){1'b0}};
198                           // Write data and increment the counters when we are not full
199        1/1                else if (push &amp;&amp; !push_full) begin
200        <font color = "red">0/1     ==>          if (ADDR_W == 32'd0)</font>
201        <font color = "red">0/1     ==>           wptr_gray &lt;= wptr_p1;</font>
202                             else
203        <font color = "red">0/1     ==>           wptr_gray &lt;= binary2gray(wptr_p1);</font>
204                           end
                        MISSING_ELSE
205                     
206                        assign wptr = (ADDR_W == 32'd0) ? wptr_gray : gray2binary(wptr_gray);
207                     
208                        generate if (ADDR_W == 32'd0) begin : gen_p1_ptrs_addrw0
209                          assign wptr_p1 = wptr+1'b1;
210                          assign rptr_p1 = rptr+1'b1;
211                        end
212                        else begin: gen_p1_ptrs_addrw_not0
213                          assign wptr_p1 = wptr+{{ADDR_W{1'b0}},1'b1};
214                          assign rptr_p1 = rptr+{{ADDR_W{1'b0}},1'b1};
215                        end
216                        endgenerate
217                     
218                     
219                        // Assign the output Data. Also need to take into account the
220                        // special case when the fifo is only 1 location deep
221                        generate if (ADDR_W == 32'd0) begin : gen_mem_single_depth
222                     
223                           always @ (posedge clk_push or negedge rst_push_n)
224        1/1                   if (!rst_push_n)
225        1/1                      mem[0] &lt;= {DATA_W{1'b0}};
226                              // Write data and increment the counters when we are not full
227        1/1                   else if (push &amp;&amp; !push_full)
228        <font color = "red">0/1     ==>              mem[0] &lt;= pushd;</font>
                        MISSING_ELSE
229                     
230                        end
231                        else begin : gen_mem
232                           integer j;
233                     
234                           always @ (posedge clk_push or negedge rst_push_n)
235                              if (!rst_push_n)
236                                 for (j=0; j&lt;DEPTH; j=j+1)
237                                    mem[j] &lt;= {DATA_W{1'b0}};
238                              // Write data and increment the counters when we are not full
239                              else if (push &amp;&amp; !push_full)
240                                 mem[wptr[ADDR_W-1:0]] &lt;= pushd;
241                     
242                        end
243                        endgenerate
244                     
245                     
246                        // -----------------------------------------------------------------------
247                        //
248                        //                    Status Flags
249                        //
250                        // -----------------------------------------------------------------------
251                     
252                     
253                        // Generate the output flags but also take into account the corner case
254                        // where the FIFO is only one deep.
255                        generate if (ADDR_W == 32'd0) begin: gen_flags_addrw0
256                           assign push_full = (wptr[ADDR_W]     != rptr_sync[ADDR_W]);
257                           assign pop_empty = (rptr[ADDR_W]     == wptr_sync[ADDR_W]);
258                        end
259                        else begin: gen_flags_addrw_not0
260                           assign push_full = (wptr[ADDR_W-1:0] == rptr_sync[ADDR_W-1:0]) &amp;&amp;
261                                              (wptr[ADDR_W]     != rptr_sync[ADDR_W]);
262                           assign pop_empty = (rptr[ADDR_W-1:0] == wptr_sync[ADDR_W-1:0]) &amp;&amp;
263                                              (rptr[ADDR_W]     == wptr_sync[ADDR_W]);
264                        end
265                        endgenerate
266                     
267                     
268                        assign push_size = wptr - rptr_sync;
269                        assign pop_size = wptr_sync - rptr;
270                     
271                     
272                        assign push_overflow = push_full &amp; push;
273                     
274                        assign pop_underflow = pop_empty &amp; pop;
275                     
276                     
277                     
278                        // -----------------------------------------------------------------------
279                        //
280                        //                    Binary &amp; Gray Converter Functions
281                        //
282                        // -----------------------------------------------------------------------
283                     
284                     
285                        function [ADDR_W:0] binary2gray; // Binary to Gray code conversion
286                           input [ADDR_W:0] bin;
287                     
288        <font color = "red">0/1     ==>        binary2gray = (bin&gt;&gt;1) ^ bin;</font>
289                     
290                        endfunction
291                     
292                     
293                        function [ADDR_W:0] gray2binary; // Gray to Binary code conversion
294                           input [ADDR_W:0] gray;
295                     
296                           integer i;
297                           reg result;
298                     
299        <font color = "red">0/1     ==>        for (i=0; i&lt;=ADDR_W; i=i+1) begin</font>
300        <font color = "red">0/1     ==>          result = ^(gray&gt;&gt;i);</font>
301        <font color = "red">0/1     ==>          gray2binary[i] = result;</font>
</pre>
<hr>
<a name="Cond"></a>
Cond Coverage for Module : <a href="mod692.html" >edma_gen_async_fifo</a><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s2"><td class="lf">Conditions</td><td>9</td><td>2</td><td>22.22</td></tr>
<tr class="s2"><td class="lf">Logical</td><td>9</td><td>2</td><td>22.22</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       144
 EXPRESSION (pop &amp;&amp; ((!pop_empty)))
             -1-    -------2------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       199
 EXPRESSION (push &amp;&amp; ((!push_full)))
             --1-    -------2------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       227
 EXPRESSION (push &amp;&amp; ((!push_full)))
             --1-    -------2------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="Toggle"></a>
Toggle Coverage for Module : <a href="mod692.html" >edma_gen_async_fifo</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">24</td>
<td class="rt">2</td>
<td class="rt">8.33  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">592</td>
<td class="rt">6</td>
<td class="rt">1.01  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">296</td>
<td class="rt">4</td>
<td class="rt">1.35  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">296</td>
<td class="rt">2</td>
<td class="rt">0.68  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s1">
<td>Ports</td>
<td class="rt">14</td>
<td class="rt">2</td>
<td class="rt">14.29 </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">572</td>
<td class="rt">6</td>
<td class="rt">1.05  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">286</td>
<td class="rt">4</td>
<td class="rt">1.40  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">286</td>
<td class="rt">2</td>
<td class="rt">0.70  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">10</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">20</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">10</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">10</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>clk_push</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>clk_pop</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rst_push_n</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rst_pop_n</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>push</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>pushd[136:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>push_full</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>push_overflow</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>push_size</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>pop</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>popd[136:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>pop_empty</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>pop_underflow</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>pop_size</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>wptr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>wptr_sync</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>wptr_p1</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rptr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rptr_sync</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rptr_p1</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>wptr_gray</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>wptr_gray_sync</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rptr_gray</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rptr_gray_sync</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<hr>
<a name="Branch"></a>
Branch Coverage for Module : <a href="mod692.html" >edma_gen_async_fifo</a><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s5">
<td>Branches</td>
<td></td>
<td class="rt">11</td>
<td class="rt">6</td>
<td class="rt">54.55 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">141</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">196</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">224</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
141              if (!rst_pop_n)
                 <font color = "green">-1-</font>  
142                 rptr_gray <= {(ADDR_W+1){1'b0}};
           <font color = "green">         ==></font>
143              // Pop the FIFO, assuming the FIFO is not empty
144              else if (pop && !pop_empty) begin
                      <font color = "red">-2-</font>  
145                if (ADDR_W == 32'd0)
                   <font color = "red">-3-</font>  
146                 rptr_gray <= rptr_p1;
           <font color = "red">         ==></font>
147                else
148                 rptr_gray <= binary2gray(rptr_p1);
           <font color = "red">         ==></font>
149              end
                 MISSING_ELSE
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
196              if (!rst_push_n)
                 <font color = "green">-1-</font>  
197                 wptr_gray <= {(ADDR_W+1){1'b0}};
           <font color = "green">         ==></font>
198              // Write data and increment the counters when we are not full
199              else if (push && !push_full) begin
                      <font color = "red">-2-</font>  
200                if (ADDR_W == 32'd0)
                   <font color = "red">-3-</font>  
201                 wptr_gray <= wptr_p1;
           <font color = "red">         ==></font>
202                else
203                 wptr_gray <= binary2gray(wptr_p1);
           <font color = "red">         ==></font>
204              end
                 MISSING_ELSE
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
224                 if (!rst_push_n)
                    <font color = "green">-1-</font>  
225                    mem[0] <= {DATA_W{1'b0}};
           <font color = "green">            ==></font>
226                 // Write data and increment the counters when we are not full
227                 else if (push && !push_full)
                         <font color = "red">-2-</font>  
228                    mem[0] <= pushd;
           <font color = "red">            ==></font>
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_169958'>
<a name="inst_tag_169958_Line"></a>
<b>Line Coverage for Instance : <a href="mod692.html#inst_tag_169958" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_rx.gen_cutthru.i_edma_gen_async_fifo_cutthru_status_words</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s3"><td class="lf">TOTAL</td><td></td><td>21</td><td>8</td><td>38.10</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>141</td><td>6</td><td>3</td><td>50.00</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>158</td><td>1</td><td>1</td><td>100.00</td></tr>
<tr class="s3"><td class="lf">ALWAYS</td><td>196</td><td>6</td><td>2</td><td>33.33</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>224</td><td>4</td><td>2</td><td>50.00</td></tr>
<tr class="s0"><td class="lf">ROUTINE</td><td>288</td><td>1</td><td>0</td><td>0.00</td></tr>
<tr class="s0"><td class="lf">ROUTINE</td><td>299</td><td>3</td><td>0</td><td>0.00</td></tr>
</table>
<pre class="code"><br clear=all>
140                        always @ (posedge clk_pop or negedge rst_pop_n)
141        1/1                if (!rst_pop_n)
142        1/1                   rptr_gray &lt;= {(ADDR_W+1){1'b0}};
143                           // Pop the FIFO, assuming the FIFO is not empty
144        1/1                else if (pop &amp;&amp; !pop_empty) begin
145        <font color = "red">0/1     ==>          if (ADDR_W == 32'd0)</font>
146        <font color = "red">0/1     ==>           rptr_gray &lt;= rptr_p1;</font>
147                             else
148        <font color = "red">0/1     ==>           rptr_gray &lt;= binary2gray(rptr_p1);</font>
149                           end
                        MISSING_ELSE
150                     
151                        assign rptr = (ADDR_W == 32'd0) ? rptr_gray : gray2binary(rptr_gray);
152                     
153                        // Assign the output Data. Also need to take into account the
154                        // special case when the fifo is only 1 location deep and
155                        // add an ouput staage if selected
156                        generate if (ADDR_W == 32'd0 &amp;&amp; REG_OUTPUT_STAGE == 1'b0) 
157                        begin : gen_addrw0_out_reg0
158        1/1              always @(*) popd = mem[0];
159                        end
160                        else if (REG_OUTPUT_STAGE == 1'b0) begin: gen_out_reg0
161                         always @(*) popd = mem[rptr[ADDR_W-1:0]];
162                        end
163                        else if (ADDR_W == 32'd0 &amp;&amp; REG_OUTPUT_STAGE == 1'b1) begin: gen_addrw0_out_reg1
164                         always @ (posedge clk_pop or negedge rst_pop_n)
165                         begin
166                           if (!rst_pop_n)
167                              popd &lt;= RESET_VAL;
168                           // Populate the output buffer at a valid read.
169                           else if (pop &amp;&amp; !pop_empty)
170                              popd &lt;= mem[0];
171                         end      
172                        end
173                        else if (REG_OUTPUT_STAGE == 1'b1) begin: gen_out_reg1
174                         always @ (posedge clk_pop or negedge rst_pop_n)
175                         begin
176                           if (!rst_pop_n)
177                              popd &lt;= RESET_VAL;
178                           // Populate the output buffer at a valid read.
179                           else if (pop &amp;&amp; !pop_empty)
180                              popd &lt;= mem[rptr[ADDR_W-1:0]];
181                         end      
182                        end
183                        endgenerate
184                     
185                     
186                     
187                        // -----------------------------------------------------------------------
188                        //
189                        //                    Push Interface
190                        //
191                        // -----------------------------------------------------------------------
192                     
193                     
194                        // Increment the write pointer at a push, assuming not full
195                        always @ (posedge clk_push or negedge rst_push_n)
196        1/1                if (!rst_push_n)
197        1/1                   wptr_gray &lt;= {(ADDR_W+1){1'b0}};
198                           // Write data and increment the counters when we are not full
199        <font color = "red">0/1     ==>        else if (push &amp;&amp; !push_full) begin</font>
200        <font color = "red">0/1     ==>          if (ADDR_W == 32'd0)</font>
201        <font color = "red">0/1     ==>           wptr_gray &lt;= wptr_p1;</font>
202                             else
203        <font color = "red">0/1     ==>           wptr_gray &lt;= binary2gray(wptr_p1);</font>
204                           end
                   <font color = "red">==>  MISSING_ELSE</font>
205                     
206                        assign wptr = (ADDR_W == 32'd0) ? wptr_gray : gray2binary(wptr_gray);
207                     
208                        generate if (ADDR_W == 32'd0) begin : gen_p1_ptrs_addrw0
209                          assign wptr_p1 = wptr+1'b1;
210                          assign rptr_p1 = rptr+1'b1;
211                        end
212                        else begin: gen_p1_ptrs_addrw_not0
213                          assign wptr_p1 = wptr+{{ADDR_W{1'b0}},1'b1};
214                          assign rptr_p1 = rptr+{{ADDR_W{1'b0}},1'b1};
215                        end
216                        endgenerate
217                     
218                     
219                        // Assign the output Data. Also need to take into account the
220                        // special case when the fifo is only 1 location deep
221                        generate if (ADDR_W == 32'd0) begin : gen_mem_single_depth
222                     
223                           always @ (posedge clk_push or negedge rst_push_n)
224        1/1                   if (!rst_push_n)
225        1/1                      mem[0] &lt;= {DATA_W{1'b0}};
226                              // Write data and increment the counters when we are not full
227        <font color = "red">0/1     ==>           else if (push &amp;&amp; !push_full)</font>
228        <font color = "red">0/1     ==>              mem[0] &lt;= pushd;</font>
                   <font color = "red">==>  MISSING_ELSE</font>
229                     
230                        end
231                        else begin : gen_mem
232                           integer j;
233                     
234                           always @ (posedge clk_push or negedge rst_push_n)
235                              if (!rst_push_n)
236                                 for (j=0; j&lt;DEPTH; j=j+1)
237                                    mem[j] &lt;= {DATA_W{1'b0}};
238                              // Write data and increment the counters when we are not full
239                              else if (push &amp;&amp; !push_full)
240                                 mem[wptr[ADDR_W-1:0]] &lt;= pushd;
241                     
242                        end
243                        endgenerate
244                     
245                     
246                        // -----------------------------------------------------------------------
247                        //
248                        //                    Status Flags
249                        //
250                        // -----------------------------------------------------------------------
251                     
252                     
253                        // Generate the output flags but also take into account the corner case
254                        // where the FIFO is only one deep.
255                        generate if (ADDR_W == 32'd0) begin: gen_flags_addrw0
256                           assign push_full = (wptr[ADDR_W]     != rptr_sync[ADDR_W]);
257                           assign pop_empty = (rptr[ADDR_W]     == wptr_sync[ADDR_W]);
258                        end
259                        else begin: gen_flags_addrw_not0
260                           assign push_full = (wptr[ADDR_W-1:0] == rptr_sync[ADDR_W-1:0]) &amp;&amp;
261                                              (wptr[ADDR_W]     != rptr_sync[ADDR_W]);
262                           assign pop_empty = (rptr[ADDR_W-1:0] == wptr_sync[ADDR_W-1:0]) &amp;&amp;
263                                              (rptr[ADDR_W]     == wptr_sync[ADDR_W]);
264                        end
265                        endgenerate
266                     
267                     
268                        assign push_size = wptr - rptr_sync;
269                        assign pop_size = wptr_sync - rptr;
270                     
271                     
272                        assign push_overflow = push_full &amp; push;
273                     
274                        assign pop_underflow = pop_empty &amp; pop;
275                     
276                     
277                     
278                        // -----------------------------------------------------------------------
279                        //
280                        //                    Binary &amp; Gray Converter Functions
281                        //
282                        // -----------------------------------------------------------------------
283                     
284                     
285                        function [ADDR_W:0] binary2gray; // Binary to Gray code conversion
286                           input [ADDR_W:0] bin;
287                     
288        <font color = "red">0/1     ==>        binary2gray = (bin&gt;&gt;1) ^ bin;</font>
289                     
290                        endfunction
291                     
292                     
293                        function [ADDR_W:0] gray2binary; // Gray to Binary code conversion
294                           input [ADDR_W:0] gray;
295                     
296                           integer i;
297                           reg result;
298                     
299        <font color = "red">0/1     ==>        for (i=0; i&lt;=ADDR_W; i=i+1) begin</font>
300        <font color = "red">0/1     ==>          result = ^(gray&gt;&gt;i);</font>
301        <font color = "red">0/1     ==>          gray2binary[i] = result;</font>
</pre>
<hr>
<a name="inst_tag_169958_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod692.html#inst_tag_169958" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_rx.gen_cutthru.i_edma_gen_async_fifo_cutthru_status_words</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s0"><td class="lf">Conditions</td><td>9</td><td>0</td><td>0.00</td></tr>
<tr class="s0"><td class="lf">Logical</td><td>9</td><td>0</td><td>0.00</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       144
 EXPRESSION (pop &amp;&amp; ((!pop_empty)))
             -1-    -------2------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       199
 EXPRESSION (push &amp;&amp; ((!push_full)))
             --1-    -------2------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       227
 EXPRESSION (push &amp;&amp; ((!push_full)))
             --1-    -------2------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_169958_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod692.html#inst_tag_169958" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_rx.gen_cutthru.i_edma_gen_async_fifo_cutthru_status_words</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">24</td>
<td class="rt">1</td>
<td class="rt">4.17  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">592</td>
<td class="rt">3</td>
<td class="rt">0.51  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">296</td>
<td class="rt">2</td>
<td class="rt">0.68  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">296</td>
<td class="rt">1</td>
<td class="rt">0.34  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">14</td>
<td class="rt">1</td>
<td class="rt">7.14  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">572</td>
<td class="rt">3</td>
<td class="rt">0.52  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">286</td>
<td class="rt">2</td>
<td class="rt">0.70  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">286</td>
<td class="rt">1</td>
<td class="rt">0.35  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">10</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">20</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">10</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">10</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>clk_push</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>clk_pop</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rst_push_n</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rst_pop_n</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>push</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>pushd[136:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>push_full</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>push_overflow</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>push_size</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>pop</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>popd[136:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>pop_empty</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>pop_underflow</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>pop_size</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>wptr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>wptr_sync</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>wptr_p1</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rptr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rptr_sync</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rptr_p1</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>wptr_gray</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>wptr_gray_sync</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rptr_gray</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rptr_gray_sync</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_169958_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod692.html#inst_tag_169958" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_rx.gen_cutthru.i_edma_gen_async_fifo_cutthru_status_words</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s3">
<td>Branches</td>
<td></td>
<td class="rt">11</td>
<td class="rt">4</td>
<td class="rt">36.36 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">141</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s2">
<td>IF</td>
<td class="rt">196</td>
<td class="rt">4</td>
<td class="rt">1</td>
<td class="rt">25.00 </td>
</tr><tr class="s3">
<td>IF</td>
<td class="rt">224</td>
<td class="rt">3</td>
<td class="rt">1</td>
<td class="rt">33.33 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
141              if (!rst_pop_n)
                 <font color = "green">-1-</font>  
142                 rptr_gray <= {(ADDR_W+1){1'b0}};
           <font color = "green">         ==></font>
143              // Pop the FIFO, assuming the FIFO is not empty
144              else if (pop && !pop_empty) begin
                      <font color = "red">-2-</font>  
145                if (ADDR_W == 32'd0)
                   <font color = "red">-3-</font>  
146                 rptr_gray <= rptr_p1;
           <font color = "red">         ==></font>
147                else
148                 rptr_gray <= binary2gray(rptr_p1);
           <font color = "red">         ==></font>
149              end
                 MISSING_ELSE
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
196              if (!rst_push_n)
                 <font color = "red">-1-</font>  
197                 wptr_gray <= {(ADDR_W+1){1'b0}};
           <font color = "green">         ==></font>
198              // Write data and increment the counters when we are not full
199              else if (push && !push_full) begin
                      <font color = "red">-2-</font>  
200                if (ADDR_W == 32'd0)
                   <font color = "red">-3-</font>  
201                 wptr_gray <= wptr_p1;
           <font color = "red">         ==></font>
202                else
203                 wptr_gray <= binary2gray(wptr_p1);
           <font color = "red">         ==></font>
204              end
                 MISSING_ELSE
           <font color = "red">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
224                 if (!rst_push_n)
                    <font color = "red">-1-</font>  
225                    mem[0] <= {DATA_W{1'b0}};
           <font color = "green">            ==></font>
226                 // Write data and increment the counters when we are not full
227                 else if (push && !push_full)
                         <font color = "red">-2-</font>  
228                    mem[0] <= pushd;
           <font color = "red">            ==></font>
                       MISSING_ELSE
           <font color = "red">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr></table><br clear=all>
</div>
<div name='inst_tag_169957'>
<a name="inst_tag_169957_Line"></a>
<b>Line Coverage for Instance : <a href="mod692.html#inst_tag_169957" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_axi_tx.gen_cutthru_fifo.i_edma_gen_async_fifo_cutthru_status_words</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="4" width="82">
<tr><th></th><th>Line No.</th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s4"><td class="lf">TOTAL</td><td></td><td>21</td><td>9</td><td>42.86</td></tr>
<tr class="s3"><td class="lf">ALWAYS</td><td>141</td><td>6</td><td>2</td><td>33.33</td></tr>
<tr class="s10"><td class="lf">ALWAYS</td><td>158</td><td>1</td><td>1</td><td>100.00</td></tr>
<tr class="s5"><td class="lf">ALWAYS</td><td>196</td><td>6</td><td>3</td><td>50.00</td></tr>
<tr class="s7"><td class="lf">ALWAYS</td><td>224</td><td>4</td><td>3</td><td>75.00</td></tr>
<tr class="s0"><td class="lf">ROUTINE</td><td>288</td><td>1</td><td>0</td><td>0.00</td></tr>
<tr class="s0"><td class="lf">ROUTINE</td><td>299</td><td>3</td><td>0</td><td>0.00</td></tr>
</table>
<pre class="code"><br clear=all>
140                        always @ (posedge clk_pop or negedge rst_pop_n)
141        1/1                if (!rst_pop_n)
142        1/1                   rptr_gray &lt;= {(ADDR_W+1){1'b0}};
143                           // Pop the FIFO, assuming the FIFO is not empty
144        <font color = "red">0/1     ==>        else if (pop &amp;&amp; !pop_empty) begin</font>
145        <font color = "red">0/1     ==>          if (ADDR_W == 32'd0)</font>
146        <font color = "red">0/1     ==>           rptr_gray &lt;= rptr_p1;</font>
147                             else
148        <font color = "red">0/1     ==>           rptr_gray &lt;= binary2gray(rptr_p1);</font>
149                           end
                   <font color = "red">==>  MISSING_ELSE</font>
150                     
151                        assign rptr = (ADDR_W == 32'd0) ? rptr_gray : gray2binary(rptr_gray);
152                     
153                        // Assign the output Data. Also need to take into account the
154                        // special case when the fifo is only 1 location deep and
155                        // add an ouput staage if selected
156                        generate if (ADDR_W == 32'd0 &amp;&amp; REG_OUTPUT_STAGE == 1'b0) 
157                        begin : gen_addrw0_out_reg0
158        1/1              always @(*) popd = mem[0];
159                        end
160                        else if (REG_OUTPUT_STAGE == 1'b0) begin: gen_out_reg0
161                         always @(*) popd = mem[rptr[ADDR_W-1:0]];
162                        end
163                        else if (ADDR_W == 32'd0 &amp;&amp; REG_OUTPUT_STAGE == 1'b1) begin: gen_addrw0_out_reg1
164                         always @ (posedge clk_pop or negedge rst_pop_n)
165                         begin
166                           if (!rst_pop_n)
167                              popd &lt;= RESET_VAL;
168                           // Populate the output buffer at a valid read.
169                           else if (pop &amp;&amp; !pop_empty)
170                              popd &lt;= mem[0];
171                         end      
172                        end
173                        else if (REG_OUTPUT_STAGE == 1'b1) begin: gen_out_reg1
174                         always @ (posedge clk_pop or negedge rst_pop_n)
175                         begin
176                           if (!rst_pop_n)
177                              popd &lt;= RESET_VAL;
178                           // Populate the output buffer at a valid read.
179                           else if (pop &amp;&amp; !pop_empty)
180                              popd &lt;= mem[rptr[ADDR_W-1:0]];
181                         end      
182                        end
183                        endgenerate
184                     
185                     
186                     
187                        // -----------------------------------------------------------------------
188                        //
189                        //                    Push Interface
190                        //
191                        // -----------------------------------------------------------------------
192                     
193                     
194                        // Increment the write pointer at a push, assuming not full
195                        always @ (posedge clk_push or negedge rst_push_n)
196        1/1                if (!rst_push_n)
197        1/1                   wptr_gray &lt;= {(ADDR_W+1){1'b0}};
198                           // Write data and increment the counters when we are not full
199        1/1                else if (push &amp;&amp; !push_full) begin
200        <font color = "red">0/1     ==>          if (ADDR_W == 32'd0)</font>
201        <font color = "red">0/1     ==>           wptr_gray &lt;= wptr_p1;</font>
202                             else
203        <font color = "red">0/1     ==>           wptr_gray &lt;= binary2gray(wptr_p1);</font>
204                           end
                        MISSING_ELSE
205                     
206                        assign wptr = (ADDR_W == 32'd0) ? wptr_gray : gray2binary(wptr_gray);
207                     
208                        generate if (ADDR_W == 32'd0) begin : gen_p1_ptrs_addrw0
209                          assign wptr_p1 = wptr+1'b1;
210                          assign rptr_p1 = rptr+1'b1;
211                        end
212                        else begin: gen_p1_ptrs_addrw_not0
213                          assign wptr_p1 = wptr+{{ADDR_W{1'b0}},1'b1};
214                          assign rptr_p1 = rptr+{{ADDR_W{1'b0}},1'b1};
215                        end
216                        endgenerate
217                     
218                     
219                        // Assign the output Data. Also need to take into account the
220                        // special case when the fifo is only 1 location deep
221                        generate if (ADDR_W == 32'd0) begin : gen_mem_single_depth
222                     
223                           always @ (posedge clk_push or negedge rst_push_n)
224        1/1                   if (!rst_push_n)
225        1/1                      mem[0] &lt;= {DATA_W{1'b0}};
226                              // Write data and increment the counters when we are not full
227        1/1                   else if (push &amp;&amp; !push_full)
228        <font color = "red">0/1     ==>              mem[0] &lt;= pushd;</font>
                        MISSING_ELSE
229                     
230                        end
231                        else begin : gen_mem
232                           integer j;
233                     
234                           always @ (posedge clk_push or negedge rst_push_n)
235                              if (!rst_push_n)
236                                 for (j=0; j&lt;DEPTH; j=j+1)
237                                    mem[j] &lt;= {DATA_W{1'b0}};
238                              // Write data and increment the counters when we are not full
239                              else if (push &amp;&amp; !push_full)
240                                 mem[wptr[ADDR_W-1:0]] &lt;= pushd;
241                     
242                        end
243                        endgenerate
244                     
245                     
246                        // -----------------------------------------------------------------------
247                        //
248                        //                    Status Flags
249                        //
250                        // -----------------------------------------------------------------------
251                     
252                     
253                        // Generate the output flags but also take into account the corner case
254                        // where the FIFO is only one deep.
255                        generate if (ADDR_W == 32'd0) begin: gen_flags_addrw0
256                           assign push_full = (wptr[ADDR_W]     != rptr_sync[ADDR_W]);
257                           assign pop_empty = (rptr[ADDR_W]     == wptr_sync[ADDR_W]);
258                        end
259                        else begin: gen_flags_addrw_not0
260                           assign push_full = (wptr[ADDR_W-1:0] == rptr_sync[ADDR_W-1:0]) &amp;&amp;
261                                              (wptr[ADDR_W]     != rptr_sync[ADDR_W]);
262                           assign pop_empty = (rptr[ADDR_W-1:0] == wptr_sync[ADDR_W-1:0]) &amp;&amp;
263                                              (rptr[ADDR_W]     == wptr_sync[ADDR_W]);
264                        end
265                        endgenerate
266                     
267                     
268                        assign push_size = wptr - rptr_sync;
269                        assign pop_size = wptr_sync - rptr;
270                     
271                     
272                        assign push_overflow = push_full &amp; push;
273                     
274                        assign pop_underflow = pop_empty &amp; pop;
275                     
276                     
277                     
278                        // -----------------------------------------------------------------------
279                        //
280                        //                    Binary &amp; Gray Converter Functions
281                        //
282                        // -----------------------------------------------------------------------
283                     
284                     
285                        function [ADDR_W:0] binary2gray; // Binary to Gray code conversion
286                           input [ADDR_W:0] bin;
287                     
288        <font color = "red">0/1     ==>        binary2gray = (bin&gt;&gt;1) ^ bin;</font>
289                     
290                        endfunction
291                     
292                     
293                        function [ADDR_W:0] gray2binary; // Gray to Binary code conversion
294                           input [ADDR_W:0] gray;
295                     
296                           integer i;
297                           reg result;
298                     
299        <font color = "red">0/1     ==>        for (i=0; i&lt;=ADDR_W; i=i+1) begin</font>
300        <font color = "red">0/1     ==>          result = ^(gray&gt;&gt;i);</font>
301        <font color = "red">0/1     ==>          gray2binary[i] = result;</font>
</pre>
<hr>
<a name="inst_tag_169957_Cond"></a>
<b>Cond Coverage for Instance : <a href="mod692.html#inst_tag_169957" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_axi_tx.gen_cutthru_fifo.i_edma_gen_async_fifo_cutthru_status_words</a></b><br clear=all>
<table class="noborder">
<col width="122">
<col span="3" width="82">
<tr><th></th><th>Total</th><th>Covered</th><th>Percent</th></tr>
<tr class="s2"><td class="lf">Conditions</td><td>9</td><td>2</td><td>22.22</td></tr>
<tr class="s2"><td class="lf">Logical</td><td>9</td><td>2</td><td>22.22</td></tr>
<tr class="wht"><td class="lf">Non-Logical</td><td>0</td><td>0</td><td></td></tr>
<tr class="wht"><td class="lf">Event</td><td>0</td><td>0</td><td></td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       144
 EXPRESSION (pop &amp;&amp; ((!pop_empty)))
             -1-    -------2------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uRed"><td>0</td><td>1</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       199
 EXPRESSION (push &amp;&amp; ((!push_full)))
             --1-    -------2------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<br clear=all>
<pre class="code"> LINE       227
 EXPRESSION (push &amp;&amp; ((!push_full)))
             --1-    -------2------
</pre>
<table class="noborder">
<col span="2" width="40">
<tr><th>-1-</th><th>-2-</th><th>Status</th>                      </tr>
<tr class="uGreen"><td>0</td><td>1</td><td class="lf">Covered</td></tr>
<tr class="uRed"><td>1</td><td>0</td><td class="lf">Not Covered</td></tr>
<tr class="uRed"><td>1</td><td>1</td><td class="lf">Not Covered</td></tr>
</table>
<hr>
<a name="inst_tag_169957_Toggle"></a>
<b>Toggle Coverage for Instance : <a href="mod692.html#inst_tag_169957" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_axi_tx.gen_cutthru_fifo.i_edma_gen_async_fifo_cutthru_status_words</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s0">
<td>Totals</td>
<td class="rt">24</td>
<td class="rt">1</td>
<td class="rt">4.17  </td>
</tr><tr class="s0">
<td>Total Bits</td>
<td class="rt">592</td>
<td class="rt">3</td>
<td class="rt">0.51  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 0->1</td>
<td class="rt">296</td>
<td class="rt">2</td>
<td class="rt">0.68  </td>
</tr><tr class="s0">
<td nowrap>Total Bits 1->0</td>
<td class="rt">296</td>
<td class="rt">1</td>
<td class="rt">0.34  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Ports</td>
<td class="rt">14</td>
<td class="rt">1</td>
<td class="rt">7.14  </td>
</tr><tr class="s0">
<td>Port Bits</td>
<td class="rt">572</td>
<td class="rt">3</td>
<td class="rt">0.52  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 0->1</td>
<td class="rt">286</td>
<td class="rt">2</td>
<td class="rt">0.70  </td>
</tr><tr class="s0">
<td nowrap>Port Bits 1->0</td>
<td class="rt">286</td>
<td class="rt">1</td>
<td class="rt">0.35  </td>
</tr></table><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80></th><th nowrap width=80></th><th nowrap width=80></th></tr><tr class="s0">
<td>Signals</td>
<td class="rt">10</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td>Signal Bits</td>
<td class="rt">20</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 0->1</td>
<td class="rt">10</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr><tr class="s0">
<td nowrap>Signal Bits 1->0</td>
<td class="rt">10</td>
<td class="rt">0</td>
<td class="rt">0.00  </td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Port Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td><td class="alfsrt">Direction</td></tr><tr>
<td>clk_push</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>clk_pop</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>rst_push_n</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s9 cl">Yes</td>
<td>INPUT</td>
</tr><tr>
<td>rst_pop_n</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>push</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>pushd[136:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>push_full</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>push_overflow</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>push_size</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>pop</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>INPUT</td>
</tr><tr>
<td>popd[136:0]</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>pop_empty</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>pop_underflow</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr><tr>
<td>pop_size</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td>OUTPUT</td>
</tr></table><br clear=all>
<table align=left class="sortable noborder">
<caption><b>Signal Details</b></caption>
<tr class="sortablehead">
<td class="alfsrt">Name</td><td class="alfsrt">Toggle</td><td class="alfsrt">Toggle 1->0</td><td class="alfsrt">Toggle 0->1</td></tr><tr>
<td>wptr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>wptr_sync</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>wptr_p1</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rptr</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rptr_sync</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rptr_p1</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>wptr_gray</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>wptr_gray_sync</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rptr_gray</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr><tr>
<td>rptr_gray_sync</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
<td class="s3 cl">No</td>
</tr></table><br clear=all>
<hr>
<a name="inst_tag_169957_Branch"></a>
<b>Branch Coverage for Instance : <a href="mod692.html#inst_tag_169957" >config_ss_tb.DUT.config_ss.gbe_u.gem_top_u.i_gem_ss.i_gem_top.gen_dma.gen_pbuf_axi_dma.i_edma_pbuf_axi_top.i_edma_pbuf_axi_tx.gen_cutthru_fifo.i_edma_gen_async_fifo_cutthru_status_words</a></b><br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=120></th><th nowrap width=80>Line No.</th><th nowrap width=80>Total</th><th nowrap width=80>Covered</th><th nowrap width=80>Percent</th></tr><tr class="s4">
<td>Branches</td>
<td></td>
<td class="rt">11</td>
<td class="rt">5</td>
<td class="rt">45.45 </td>
</tr><tr class="s2">
<td>IF</td>
<td class="rt">141</td>
<td class="rt">4</td>
<td class="rt">1</td>
<td class="rt">25.00 </td>
</tr><tr class="s5">
<td>IF</td>
<td class="rt">196</td>
<td class="rt">4</td>
<td class="rt">2</td>
<td class="rt">50.00 </td>
</tr><tr class="s6">
<td>IF</td>
<td class="rt">224</td>
<td class="rt">3</td>
<td class="rt">2</td>
<td class="rt">66.67 </td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
141              if (!rst_pop_n)
                 <font color = "red">-1-</font>  
142                 rptr_gray <= {(ADDR_W+1){1'b0}};
           <font color = "green">         ==></font>
143              // Pop the FIFO, assuming the FIFO is not empty
144              else if (pop && !pop_empty) begin
                      <font color = "red">-2-</font>  
145                if (ADDR_W == 32'd0)
                   <font color = "red">-3-</font>  
146                 rptr_gray <= rptr_p1;
           <font color = "red">         ==></font>
147                else
148                 rptr_gray <= binary2gray(rptr_p1);
           <font color = "red">         ==></font>
149              end
                 MISSING_ELSE
           <font color = "red">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Not Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
196              if (!rst_push_n)
                 <font color = "green">-1-</font>  
197                 wptr_gray <= {(ADDR_W+1){1'b0}};
           <font color = "green">         ==></font>
198              // Write data and increment the counters when we are not full
199              else if (push && !push_full) begin
                      <font color = "red">-2-</font>  
200                if (ADDR_W == 32'd0)
                   <font color = "red">-3-</font>  
201                 wptr_gray <= wptr_p1;
           <font color = "red">         ==></font>
202                else
203                 wptr_gray <= binary2gray(wptr_p1);
           <font color = "red">         ==></font>
204              end
                 MISSING_ELSE
           <font color = "green">      ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>-3-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td align=center>0</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr></table><br clear=all>
<pre class="code"><br clear=all>
224                 if (!rst_push_n)
                    <font color = "green">-1-</font>  
225                    mem[0] <= {DATA_W{1'b0}};
           <font color = "green">            ==></font>
226                 // Write data and increment the counters when we are not full
227                 else if (push && !push_full)
                         <font color = "red">-2-</font>  
228                    mem[0] <= pushd;
           <font color = "red">            ==></font>
                       MISSING_ELSE
           <font color = "green">            ==></font>
</pre>
<br clear=all>
<span class=repname>Branches:</span>
<br clear=all>
<table align=left class="noborder">
<tr>
<th nowrap width=80>-1-</th><th nowrap width=80>-2-</th><th nowrap width=80>Status</th></tr><tr class="uGreen">
<td align=center>1</td>
<td align=center nowrap>-</td>
<td>Covered</td>
</tr><tr class="uRed">
<td align=center>0</td>
<td align=center>1</td>
<td>Not Covered</td>
</tr><tr class="uGreen">
<td align=center>0</td>
<td align=center>0</td>
<td>Covered</td>
</tr></table><br clear=all>
</div>
</div>
<div class="ui-layout-center-inner-north">
<div id="center-bread-crumb" class="breadCrumb module urg-margin-bottom">
  <ul name="inst_tag_169957">
    <li>
      <a href="#inst_tag_169957_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_169957_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_169957_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_169957_Branch">Branch</a>    </li>
  </ul>
  <ul name="inst_tag_169958">
    <li>
      <a href="#inst_tag_169958_Line">Line</a>    </li>
    <li>
      <a href="#inst_tag_169958_Cond">Cond</a>    </li>
    <li>
      <a href="#inst_tag_169958_Toggle">Toggle</a>    </li>
    <li>
      <a href="#inst_tag_169958_Branch">Branch</a>    </li>
  </ul>
  <ul name="tag_edma_gen_async_fifo">
    <li>
      <a href="#Line">Line</a>    </li>
    <li>
      <a href="#Cond">Cond</a>    </li>
    <li>
      <a href="#Toggle">Toggle</a>    </li>
    <li>
      <a href="#Branch">Branch</a>    </li>
  </ul>
</div>
</div>
</div>
<div class="ui-layout-south">
<table align=center><tr><td class="s0 cl">0%</td>
<td class="s1 cl">10%</td>
<td class="s2 cl">20%</td>
<td class="s3 cl">30%</td>
<td class="s4 cl">40%</td>
<td class="s5 cl">50%</td>
<td class="s6 cl">60%</td>
<td class="s7 cl">70%</td>
<td class="s8 cl">80%</td>
<td class="s9 cl">90%</td>
<td class="s10 cl">100%</td></tr></table></div>
</body>
</html>
