<!DOCTYPE html>

<html class="NDPage NDContentPage"><head><meta http-equiv="Content-Type" content="text/html; charset=UTF-8" /><meta http-equiv="X-UA-Compatible" content="IE=edge"><title>tb_dc_block_ram.v</title><link rel="stylesheet" type="text/css" href="../styles/main.css" /><script type="text/javascript" src="../styles/main.js"></script><script type="text/javascript">NDLoader.LoadJS("Content", "../styles/");</script></head>

<!-- Generated by Natural Docs, version 2.3 -->

<!-- saved from url=(0016)http://localhost -->

<body onload="NDLoader.OnLoad('Content');">

<script type="text/javascript">var q = window.location.search;if (q.startsWith("?Theme=")){var t = q.slice(7);var e = t.indexOf(";");if (e != -1){  t = t.slice(0, e);  }document.documentElement.classList.add(t + "Theme")}</script>

<a name="tb_dc_block_ram.v"></a><a name="Topic9"></a><div class="CTopic TFile LSystemVerilog first">
 <div class="CTitle">tb_dc_block_ram.v</div>
</div>

<a name="Authors"></a><a name="Topic11"></a><div class="CTopic TGroup LSystemVerilog">
 <div class="CTitle">Authors</div>
</div>

<a name="JAY_CONVERTINO"></a><a name="Topic12"></a><div class="CTopic TAuthor LSystemVerilog">
 <div class="CTitle">JAY CONVERTINO</div>
</div>

<a name="Dates"></a><a name="Topic13"></a><div class="CTopic TGroup LSystemVerilog">
 <div class="CTitle">Dates</div>
</div>

<a name="2025/01/17"></a><a name="Topic14"></a><div class="CTopic TDate LSystemVerilog">
 <div class="CTitle">2025/01/17</div>
</div>

<a name="Information"></a><a name="Topic15"></a><div class="CTopic TGroup LSystemVerilog">
 <div class="CTitle">Information</div>
</div>

<a name="Brief"></a><a name="Topic16"></a><div class="CTopic TInformation LSystemVerilog">
 <div class="CTitle">Brief</div>
 <div class="CBody"><p>Test bench for Generic Dual Port RAM</p></div>
</div>

<a name="License_MIT"></a><a name="Topic17"></a><div class="CTopic TInformation LSystemVerilog">
 <div class="CTitle">License MIT</div>
 <div class="CBody"><p>Copyright 2025 Jay Convertino</p><p>Permission is hereby granted, free of charge, to any person obtaining a copy of this software and associated documentation files (the &quot;Software&quot;), to deal in the Software without restriction, including without limitation the rights to use, copy, modify, merge, publish, distribute, sublicense, and/or sell copies of the Software, and to permit persons to whom the Software is furnished to do so, subject to the following conditions:</p><p>The above copyright notice and this permission notice shall be included in all copies or substantial portions of the Software.</p><p>THE SOFTWARE IS PROVIDED &quot;AS IS&quot;, WITHOUT WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE SOFTWARE.</p></div>
</div>

<a name="dc_block_ram"></a><a name="Topic18"></a><div class="CTopic TModule LSystemVerilog">
 <div class="CTitle">dc_block_ram</div>
 <div id="NDPrototype18" class="NDPrototype WideForm"><div class="PSection PParameterSection CStyle"><div class="PParameterCells" data-WideColumnCount="6" data-NarrowColumnCount="5"><div class="PBeforeParameters" data-WideGridArea="1/1/6/2" data-NarrowGridArea="1/1/2/6" style="grid-area:1/1/6/2"><span class="SHKeyword">module</span> tb_dc_block_ram #(</div><div class="PType InFirstParameterColumn" data-WideGridArea="1/2/2/3" data-NarrowGridArea="2/1/3/2" style="grid-area:1/2/2/3"><span class="SHKeyword">parameter</span>&nbsp;</div><div class="PName" data-WideGridArea="1/3/2/4" data-NarrowGridArea="2/2/3/3" style="grid-area:1/3/2/4">RAM_DEPTH</div><div class="PDefaultValueSeparator" data-WideGridArea="1/4/2/5" data-NarrowGridArea="2/3/3/4" style="grid-area:1/4/2/5">&nbsp=&nbsp;</div><div class="PDefaultValue InLastParameterColumn" data-WideGridArea="1/5/2/6" data-NarrowGridArea="2/4/3/5" style="grid-area:1/5/2/6"><span class="SHNumber">256</span>,</div><div class="PType InFirstParameterColumn" data-WideGridArea="2/2/3/3" data-NarrowGridArea="3/1/4/2" style="grid-area:2/2/3/3"><span class="SHKeyword">parameter</span>&nbsp;</div><div class="PName" data-WideGridArea="2/3/3/4" data-NarrowGridArea="3/2/4/3" style="grid-area:2/3/3/4">BYTE_WIDTH</div><div class="PDefaultValueSeparator" data-WideGridArea="2/4/3/5" data-NarrowGridArea="3/3/4/4" style="grid-area:2/4/3/5">&nbsp=&nbsp;</div><div class="PDefaultValue InLastParameterColumn" data-WideGridArea="2/5/3/6" data-NarrowGridArea="3/4/4/5" style="grid-area:2/5/3/6"><span class="SHNumber">4</span>,</div><div class="PType InFirstParameterColumn" data-WideGridArea="3/2/4/3" data-NarrowGridArea="4/1/5/2" style="grid-area:3/2/4/3"><span class="SHKeyword">parameter</span>&nbsp;</div><div class="PName" data-WideGridArea="3/3/4/4" data-NarrowGridArea="4/2/5/3" style="grid-area:3/3/4/4">ADDR_WIDTH</div><div class="PDefaultValueSeparator" data-WideGridArea="3/4/4/5" data-NarrowGridArea="4/3/5/4" style="grid-area:3/4/4/5">&nbsp=&nbsp;</div><div class="PDefaultValue InLastParameterColumn" data-WideGridArea="3/5/4/6" data-NarrowGridArea="4/4/5/5" style="grid-area:3/5/4/6"><span class="SHNumber">32</span>,</div><div class="PType InFirstParameterColumn" data-WideGridArea="4/2/5/3" data-NarrowGridArea="5/1/6/2" style="grid-area:4/2/5/3"><span class="SHKeyword">parameter</span>&nbsp;</div><div class="PName" data-WideGridArea="4/3/5/4" data-NarrowGridArea="5/2/6/3" style="grid-area:4/3/5/4">HEX_FILE</div><div class="PDefaultValueSeparator" data-WideGridArea="4/4/5/5" data-NarrowGridArea="5/3/6/4" style="grid-area:4/4/5/5">&nbsp=&nbsp;</div><div class="PDefaultValue InLastParameterColumn" data-WideGridArea="4/5/5/6" data-NarrowGridArea="5/4/6/5" style="grid-area:4/5/5/6"><span class="SHString">&quot;&quot;</span>,</div><div class="PType InFirstParameterColumn" data-WideGridArea="5/2/6/3" data-NarrowGridArea="6/1/7/2" style="grid-area:5/2/6/3"><span class="SHKeyword">parameter</span>&nbsp;</div><div class="PName" data-WideGridArea="5/3/6/4" data-NarrowGridArea="6/2/7/3" style="grid-area:5/3/6/4">RAM_TYPE</div><div class="PDefaultValueSeparator" data-WideGridArea="5/4/6/5" data-NarrowGridArea="6/3/7/4" style="grid-area:5/4/6/5">&nbsp=&nbsp;</div><div class="PDefaultValue InLastParameterColumn" data-WideGridArea="5/5/6/6" data-NarrowGridArea="6/4/7/5" style="grid-area:5/5/6/6"><span class="SHString">&quot;block&quot;</span></div><div class="PAfterParameters" data-WideGridArea="5/6/6/7" data-NarrowGridArea="7/1/8/6" style="grid-area:5/6/6/7">)()</div></div></div></div>
 <div class="CBody"><p>Test bench for Generic Dual Port RAM</p><div class="CHeading">Parameters</div><table class="CDefinitionList"><tr><td class="CDLEntry">RAM_DEPTH<div class="CDLParameterType"><span class="SHKeyword">parameter</span></div></td><td class="CDLDefinition"><p>Number of words using the size of BYTE_WIDTH.</p></td></tr><tr><td class="CDLEntry">BYTE_WIDTH<div class="CDLParameterType"><span class="SHKeyword">parameter</span></div></td><td class="CDLDefinition"><p>Width of the data bus in bytes.</p></td></tr><tr><td class="CDLEntry">ADDR_WIDTH<div class="CDLParameterType"><span class="SHKeyword">parameter</span></div></td><td class="CDLDefinition"><p>Width of the address bus in bits.</p></td></tr><tr><td class="CDLEntry">HEX_FILE<div class="CDLParameterType"><span class="SHKeyword">parameter</span></div></td><td class="CDLDefinition"><p>Read a hex value text file as the initial state of the RAM.</p></td></tr><tr><td class="CDLEntry">RAM_TYPE<div class="CDLParameterType"><span class="SHKeyword">parameter</span></div></td><td class="CDLDefinition"><p>Used to set the ram_style atribute.</p></td></tr></table></div>
</div>

<a name="dc_block_ram.Instantiated_Modules"></a><a name="Topic19"></a><div class="CTopic TGroup LSystemVerilog">
 <div class="CTitle">Instantiated Modules</div>
</div>

<a name="clk_stim"></a><a name="Topic20"></a><div class="CTopic TModule LSystemVerilog">
 <div class="CTitle">clk_stim</div>
 <div id="NDPrototype20" class="NDPrototype WideForm"><div class="PSection PParameterSection CStyle"><div class="PParameterCells" data-WideColumnCount="4" data-NarrowColumnCount="3"><div class="PBeforeParameters" data-WideGridArea="1/1/5/2" data-NarrowGridArea="1/1/2/4" style="grid-area:1/1/5/2">clk_stimulus #(</div><div class="PSymbols InFirstParameterColumn" data-WideGridArea="1/2/2/3" data-NarrowGridArea="2/1/3/2" style="grid-area:1/2/2/3">.</div><div class="PName InLastParameterColumn" data-WideGridArea="1/3/2/4" data-NarrowGridArea="2/2/3/3" style="grid-area:1/3/2/4">CLOCKS(<span class="SHNumber">1</span>),</div><div class="PSymbols InFirstParameterColumn" data-WideGridArea="2/2/3/3" data-NarrowGridArea="3/1/4/2" style="grid-area:2/2/3/3">.</div><div class="PName InLastParameterColumn" data-WideGridArea="2/3/3/4" data-NarrowGridArea="3/2/4/3" style="grid-area:2/3/3/4">CLOCK_BASE(<span class="SHNumber">1000000</span>),</div><div class="PSymbols InFirstParameterColumn" data-WideGridArea="3/2/4/3" data-NarrowGridArea="4/1/5/2" style="grid-area:3/2/4/3">.</div><div class="PName InLastParameterColumn" data-WideGridArea="3/3/4/4" data-NarrowGridArea="4/2/5/3" style="grid-area:3/3/4/4">RESETS(<span class="SHNumber">1</span>),</div><div class="PSymbols InFirstParameterColumn" data-WideGridArea="4/2/5/3" data-NarrowGridArea="5/1/6/2" style="grid-area:4/2/5/3">.</div><div class="PName InLastParameterColumn" data-WideGridArea="4/3/5/4" data-NarrowGridArea="5/2/6/3" style="grid-area:4/3/5/4">RESET_BASE(<span class="SHNumber">2000</span>)</div><div class="PAfterParameters NegativeLeftSpaceOnWide" data-WideGridArea="4/4/5/5" data-NarrowGridArea="6/1/7/4" style="grid-area:4/4/5/5">) clk_stim ( .clkv(tb_dut_clk), .rstnv(tb_dut_rstn), .rstv() )</div></div></div></div>
 <div class="CBody"><p>Generate a 50/50 duty cycle set of clocks and reset.</p></div>
</div>

<a name="inst_dc_block_ram"></a><a name="Topic21"></a><div class="CTopic TModule LSystemVerilog last">
 <div class="CTitle">inst_dc_block_ram</div>
 <div id="NDPrototype21" class="NDPrototype WideForm"><div class="PSection PParameterSection CStyle"><div class="PParameterCells" data-WideColumnCount="4" data-NarrowColumnCount="3"><div class="PBeforeParameters" data-WideGridArea="1/1/6/2" data-NarrowGridArea="1/1/2/4" style="grid-area:1/1/6/2">dc_block_ram #(</div><div class="PSymbols InFirstParameterColumn" data-WideGridArea="1/2/2/3" data-NarrowGridArea="2/1/3/2" style="grid-area:1/2/2/3">.</div><div class="PName InLastParameterColumn" data-WideGridArea="1/3/2/4" data-NarrowGridArea="2/2/3/3" style="grid-area:1/3/2/4">RAM_DEPTH(RAM_DEPTH),</div><div class="PSymbols InFirstParameterColumn" data-WideGridArea="2/2/3/3" data-NarrowGridArea="3/1/4/2" style="grid-area:2/2/3/3">.</div><div class="PName InLastParameterColumn" data-WideGridArea="2/3/3/4" data-NarrowGridArea="3/2/4/3" style="grid-area:2/3/3/4">BYTE_WIDTH(BYTE_WIDTH),</div><div class="PSymbols InFirstParameterColumn" data-WideGridArea="3/2/4/3" data-NarrowGridArea="4/1/5/2" style="grid-area:3/2/4/3">.</div><div class="PName InLastParameterColumn" data-WideGridArea="3/3/4/4" data-NarrowGridArea="4/2/5/3" style="grid-area:3/3/4/4">ADDR_WIDTH(ADDR_WIDTH),</div><div class="PSymbols InFirstParameterColumn" data-WideGridArea="4/2/5/3" data-NarrowGridArea="5/1/6/2" style="grid-area:4/2/5/3">.</div><div class="PName InLastParameterColumn" data-WideGridArea="4/3/5/4" data-NarrowGridArea="5/2/6/3" style="grid-area:4/3/5/4">HEX_FILE(HEX_FILE),</div><div class="PSymbols InFirstParameterColumn" data-WideGridArea="5/2/6/3" data-NarrowGridArea="6/1/7/2" style="grid-area:5/2/6/3">.</div><div class="PName InLastParameterColumn" data-WideGridArea="5/3/6/4" data-NarrowGridArea="6/2/7/3" style="grid-area:5/3/6/4">RAM_TYPE(RAM_TYPE)</div><div class="PAfterParameters NegativeLeftSpaceOnWide" data-WideGridArea="5/4/6/5" data-NarrowGridArea="7/1/8/4" style="grid-area:5/4/6/5">) inst_dc_block_ram ( .rd_clk(tb_dut_clk), .rd_rstn(tb_dut_rstn), .rd_en(tb_rd_en), .rd_data(tb_rd_data), .rd_addr(tb_rd_addr), .wr_clk(tb_dut_clk), .wr_rstn(tb_dut_rstn), .wr_en(tb_wr_en), .wr_ben(tb_wr_ben), .wr_data(tb_wr_data), .wr_addr(tb_wr_addr) )</div></div></div></div>
 <div class="CBody"><p>Module instance of dc_block_ram</p></div>
</div>

</body></html>