-- Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
-- Date        : Wed Apr 16 15:28:54 2025
-- Host        : Lap-DaDu-050 running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim
--               c:/ACL_Garden/Access_Control_List/ACL_proj/ACL.gen/sources_1/bd/ACL/ip/ACL_axi_eth_0_0/bd_0/ip/ip_2/bd_fd73_pcs_pma_0_sim_netlist.vhdl
-- Design      : bd_fd73_pcs_pma_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xczu9eg-ffvb1156-2-e
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_fd73_pcs_pma_0_clocking is
  port (
    gtrefclk_out : out STD_LOGIC;
    userclk2 : out STD_LOGIC;
    userclk : out STD_LOGIC;
    rxuserclk2 : out STD_LOGIC;
    gtrefclk_p : in STD_LOGIC;
    gtrefclk_n : in STD_LOGIC;
    txoutclk : in STD_LOGIC;
    rxoutclk : in STD_LOGIC;
    lopt : out STD_LOGIC;
    lopt_1 : out STD_LOGIC;
    lopt_2 : in STD_LOGIC;
    lopt_3 : in STD_LOGIC;
    lopt_4 : in STD_LOGIC;
    lopt_5 : in STD_LOGIC
  );
end bd_fd73_pcs_pma_0_clocking;

architecture STRUCTURE of bd_fd73_pcs_pma_0_clocking is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \^lopt\ : STD_LOGIC;
  signal \^lopt_1\ : STD_LOGIC;
  signal \^lopt_2\ : STD_LOGIC;
  signal \^lopt_3\ : STD_LOGIC;
  signal NLW_ibufds_gtrefclk_ODIV2_UNCONNECTED : STD_LOGIC;
  attribute box_type : string;
  attribute box_type of ibufds_gtrefclk : label is "PRIMITIVE";
  attribute OPT_MODIFIED : string;
  attribute OPT_MODIFIED of rxrecclk_bufg_inst : label is "MLO";
  attribute box_type of rxrecclk_bufg_inst : label is "PRIMITIVE";
  attribute OPT_MODIFIED of usrclk2_bufg_inst : label is "MLO";
  attribute box_type of usrclk2_bufg_inst : label is "PRIMITIVE";
  attribute OPT_MODIFIED of usrclk_bufg_inst : label is "MLO";
  attribute box_type of usrclk_bufg_inst : label is "PRIMITIVE";
begin
  \^lopt\ <= lopt_2;
  \^lopt_1\ <= lopt_3;
  \^lopt_2\ <= lopt_4;
  \^lopt_3\ <= lopt_5;
  lopt <= \<const1>\;
  lopt_1 <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
     port map (
      P => \<const1>\
    );
ibufds_gtrefclk: unisim.vcomponents.IBUFDS_GTE4
    generic map(
      REFCLK_EN_TX_PATH => '0',
      REFCLK_HROW_CK_SEL => B"00",
      REFCLK_ICNTL_RX => B"00"
    )
        port map (
      CEB => '0',
      I => gtrefclk_p,
      IB => gtrefclk_n,
      O => gtrefclk_out,
      ODIV2 => NLW_ibufds_gtrefclk_ODIV2_UNCONNECTED
    );
rxrecclk_bufg_inst: unisim.vcomponents.BUFG_GT
    generic map(
      SIM_DEVICE => "ULTRASCALE",
      STARTUP_SYNC => "FALSE"
    )
        port map (
      CE => \^lopt\,
      CEMASK => '1',
      CLR => \^lopt_1\,
      CLRMASK => '1',
      DIV(2 downto 0) => B"000",
      I => rxoutclk,
      O => rxuserclk2
    );
usrclk2_bufg_inst: unisim.vcomponents.BUFG_GT
    generic map(
      SIM_DEVICE => "ULTRASCALE",
      STARTUP_SYNC => "FALSE"
    )
        port map (
      CE => \^lopt_2\,
      CEMASK => '1',
      CLR => \^lopt_3\,
      CLRMASK => '1',
      DIV(2 downto 0) => B"000",
      I => txoutclk,
      O => userclk2
    );
usrclk_bufg_inst: unisim.vcomponents.BUFG_GT
    generic map(
      SIM_DEVICE => "ULTRASCALE",
      STARTUP_SYNC => "FALSE"
    )
        port map (
      CE => \^lopt_2\,
      CEMASK => '1',
      CLR => \^lopt_3\,
      CLRMASK => '1',
      DIV(2 downto 0) => B"001",
      I => txoutclk,
      O => userclk
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_fd73_pcs_pma_0_gtwizard_ultrascale_v1_7_17_bit_synchronizer is
  port (
    \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync\ : out STD_LOGIC;
    rxresetdone_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_fd73_pcs_pma_0_gtwizard_ultrascale_v1_7_17_bit_synchronizer : entity is "gtwizard_ultrascale_v1_7_17_bit_synchronizer";
end bd_fd73_pcs_pma_0_gtwizard_ultrascale_v1_7_17_bit_synchronizer;

architecture STRUCTURE of bd_fd73_pcs_pma_0_gtwizard_ultrascale_v1_7_17_bit_synchronizer is
  signal i_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of i_in_meta : signal is "true";
  signal i_in_sync1 : STD_LOGIC;
  attribute async_reg of i_in_sync1 : signal is "true";
  signal i_in_sync2 : STD_LOGIC;
  attribute async_reg of i_in_sync2 : signal is "true";
  signal i_in_sync3 : STD_LOGIC;
  attribute async_reg of i_in_sync3 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of i_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of i_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync1_reg : label is std.standard.true;
  attribute KEEP of i_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync2_reg : label is std.standard.true;
  attribute KEEP of i_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync3_reg : label is std.standard.true;
  attribute KEEP of i_in_sync3_reg : label is "yes";
begin
i_in_meta_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rxresetdone_out(0),
      Q => i_in_meta,
      R => '0'
    );
i_in_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync3,
      Q => \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync\,
      R => '0'
    );
i_in_sync1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_meta,
      Q => i_in_sync1,
      R => '0'
    );
i_in_sync2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync1,
      Q => i_in_sync2,
      R => '0'
    );
i_in_sync3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync2,
      Q => i_in_sync3,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_fd73_pcs_pma_0_gtwizard_ultrascale_v1_7_17_bit_synchronizer_13 is
  port (
    \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync\ : out STD_LOGIC;
    txresetdone_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_fd73_pcs_pma_0_gtwizard_ultrascale_v1_7_17_bit_synchronizer_13 : entity is "gtwizard_ultrascale_v1_7_17_bit_synchronizer";
end bd_fd73_pcs_pma_0_gtwizard_ultrascale_v1_7_17_bit_synchronizer_13;

architecture STRUCTURE of bd_fd73_pcs_pma_0_gtwizard_ultrascale_v1_7_17_bit_synchronizer_13 is
  signal i_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of i_in_meta : signal is "true";
  signal i_in_sync1 : STD_LOGIC;
  attribute async_reg of i_in_sync1 : signal is "true";
  signal i_in_sync2 : STD_LOGIC;
  attribute async_reg of i_in_sync2 : signal is "true";
  signal i_in_sync3 : STD_LOGIC;
  attribute async_reg of i_in_sync3 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of i_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of i_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync1_reg : label is std.standard.true;
  attribute KEEP of i_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync2_reg : label is std.standard.true;
  attribute KEEP of i_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync3_reg : label is std.standard.true;
  attribute KEEP of i_in_sync3_reg : label is "yes";
begin
i_in_meta_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => txresetdone_out(0),
      Q => i_in_meta,
      R => '0'
    );
i_in_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync3,
      Q => \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync\,
      R => '0'
    );
i_in_sync1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_meta,
      Q => i_in_sync1,
      R => '0'
    );
i_in_sync2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync1,
      Q => i_in_sync2,
      R => '0'
    );
i_in_sync3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync2,
      Q => i_in_sync3,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_fd73_pcs_pma_0_gtwizard_ultrascale_v1_7_17_bit_synchronizer_14 is
  port (
    rxphaligndone_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxusrclk_in : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_fd73_pcs_pma_0_gtwizard_ultrascale_v1_7_17_bit_synchronizer_14 : entity is "gtwizard_ultrascale_v1_7_17_bit_synchronizer";
end bd_fd73_pcs_pma_0_gtwizard_ultrascale_v1_7_17_bit_synchronizer_14;

architecture STRUCTURE of bd_fd73_pcs_pma_0_gtwizard_ultrascale_v1_7_17_bit_synchronizer_14 is
  signal i_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of i_in_meta : signal is "true";
  signal i_in_sync1 : STD_LOGIC;
  attribute async_reg of i_in_sync1 : signal is "true";
  signal i_in_sync2 : STD_LOGIC;
  attribute async_reg of i_in_sync2 : signal is "true";
  signal i_in_sync3 : STD_LOGIC;
  attribute async_reg of i_in_sync3 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of i_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of i_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync1_reg : label is std.standard.true;
  attribute KEEP of i_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync2_reg : label is std.standard.true;
  attribute KEEP of i_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync3_reg : label is std.standard.true;
  attribute KEEP of i_in_sync3_reg : label is "yes";
begin
i_in_meta_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk_in(0),
      CE => '1',
      D => rxphaligndone_out(0),
      Q => i_in_meta,
      R => '0'
    );
i_in_sync1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk_in(0),
      CE => '1',
      D => i_in_meta,
      Q => i_in_sync1,
      R => '0'
    );
i_in_sync2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk_in(0),
      CE => '1',
      D => i_in_sync1,
      Q => i_in_sync2,
      R => '0'
    );
i_in_sync3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk_in(0),
      CE => '1',
      D => i_in_sync2,
      Q => i_in_sync3,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_fd73_pcs_pma_0_gtwizard_ultrascale_v1_7_17_bit_synchronizer_15 is
  port (
    \gen_gtwiz_buffbypass_rx_main.gen_auto_mode.gtwiz_buffbypass_rx_master_syncdone_sync_int\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    rxsyncdone_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxusrclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \gen_gtwiz_buffbypass_rx_main.gen_auto_mode.gtwiz_buffbypass_rx_master_syncdone_sync_reg\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_fd73_pcs_pma_0_gtwizard_ultrascale_v1_7_17_bit_synchronizer_15 : entity is "gtwizard_ultrascale_v1_7_17_bit_synchronizer";
end bd_fd73_pcs_pma_0_gtwizard_ultrascale_v1_7_17_bit_synchronizer_15;

architecture STRUCTURE of bd_fd73_pcs_pma_0_gtwizard_ultrascale_v1_7_17_bit_synchronizer_15 is
  signal \^gen_gtwiz_buffbypass_rx_main.gen_auto_mode.gtwiz_buffbypass_rx_master_syncdone_sync_int\ : STD_LOGIC;
  signal i_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of i_in_meta : signal is "true";
  signal i_in_sync1 : STD_LOGIC;
  attribute async_reg of i_in_sync1 : signal is "true";
  signal i_in_sync2 : STD_LOGIC;
  attribute async_reg of i_in_sync2 : signal is "true";
  signal i_in_sync3 : STD_LOGIC;
  attribute async_reg of i_in_sync3 : signal is "true";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_gen_gtwiz_buffbypass_rx_main.gen_auto_mode.sm_buffbypass_rx[0]_i_1\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \FSM_sequential_gen_gtwiz_buffbypass_rx_main.gen_auto_mode.sm_buffbypass_rx[1]_i_2\ : label is "soft_lutpair158";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of i_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of i_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync1_reg : label is std.standard.true;
  attribute KEEP of i_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync2_reg : label is std.standard.true;
  attribute KEEP of i_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync3_reg : label is std.standard.true;
  attribute KEEP of i_in_sync3_reg : label is "yes";
begin
  \gen_gtwiz_buffbypass_rx_main.gen_auto_mode.gtwiz_buffbypass_rx_master_syncdone_sync_int\ <= \^gen_gtwiz_buffbypass_rx_main.gen_auto_mode.gtwiz_buffbypass_rx_master_syncdone_sync_int\;
\FSM_sequential_gen_gtwiz_buffbypass_rx_main.gen_auto_mode.sm_buffbypass_rx[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0455"
    )
        port map (
      I0 => Q(0),
      I1 => \^gen_gtwiz_buffbypass_rx_main.gen_auto_mode.gtwiz_buffbypass_rx_master_syncdone_sync_int\,
      I2 => \gen_gtwiz_buffbypass_rx_main.gen_auto_mode.gtwiz_buffbypass_rx_master_syncdone_sync_reg\,
      I3 => Q(1),
      O => D(0)
    );
\FSM_sequential_gen_gtwiz_buffbypass_rx_main.gen_auto_mode.sm_buffbypass_rx[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2622"
    )
        port map (
      I0 => Q(0),
      I1 => Q(1),
      I2 => \gen_gtwiz_buffbypass_rx_main.gen_auto_mode.gtwiz_buffbypass_rx_master_syncdone_sync_reg\,
      I3 => \^gen_gtwiz_buffbypass_rx_main.gen_auto_mode.gtwiz_buffbypass_rx_master_syncdone_sync_int\,
      O => D(1)
    );
i_in_meta_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk_in(0),
      CE => '1',
      D => rxsyncdone_out(0),
      Q => i_in_meta,
      R => '0'
    );
i_in_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk_in(0),
      CE => '1',
      D => i_in_sync3,
      Q => \^gen_gtwiz_buffbypass_rx_main.gen_auto_mode.gtwiz_buffbypass_rx_master_syncdone_sync_int\,
      R => '0'
    );
i_in_sync1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk_in(0),
      CE => '1',
      D => i_in_meta,
      Q => i_in_sync1,
      R => '0'
    );
i_in_sync2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk_in(0),
      CE => '1',
      D => i_in_sync1,
      Q => i_in_sync2,
      R => '0'
    );
i_in_sync3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk_in(0),
      CE => '1',
      D => i_in_sync2,
      Q => i_in_sync3,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_fd73_pcs_pma_0_gtwizard_ultrascale_v1_7_17_bit_synchronizer_16 is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtpowergood_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    \FSM_sequential_sm_reset_all_reg[0]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \FSM_sequential_sm_reset_all_reg[0]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_fd73_pcs_pma_0_gtwizard_ultrascale_v1_7_17_bit_synchronizer_16 : entity is "gtwizard_ultrascale_v1_7_17_bit_synchronizer";
end bd_fd73_pcs_pma_0_gtwizard_ultrascale_v1_7_17_bit_synchronizer_16;

architecture STRUCTURE of bd_fd73_pcs_pma_0_gtwizard_ultrascale_v1_7_17_bit_synchronizer_16 is
  signal gtpowergood_sync : STD_LOGIC;
  signal i_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of i_in_meta : signal is "true";
  signal i_in_sync1 : STD_LOGIC;
  attribute async_reg of i_in_sync1 : signal is "true";
  signal i_in_sync2 : STD_LOGIC;
  attribute async_reg of i_in_sync2 : signal is "true";
  signal i_in_sync3 : STD_LOGIC;
  attribute async_reg of i_in_sync3 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of i_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of i_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync1_reg : label is std.standard.true;
  attribute KEEP of i_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync2_reg : label is std.standard.true;
  attribute KEEP of i_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync3_reg : label is std.standard.true;
  attribute KEEP of i_in_sync3_reg : label is "yes";
begin
\FSM_sequential_sm_reset_all[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AF0FAF00CFFFCFFF"
    )
        port map (
      I0 => gtpowergood_sync,
      I1 => \FSM_sequential_sm_reset_all_reg[0]\,
      I2 => Q(2),
      I3 => Q(0),
      I4 => \FSM_sequential_sm_reset_all_reg[0]_0\,
      I5 => Q(1),
      O => E(0)
    );
i_in_meta_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => gtpowergood_out(0),
      Q => i_in_meta,
      R => '0'
    );
i_in_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync3,
      Q => gtpowergood_sync,
      R => '0'
    );
i_in_sync1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_meta,
      Q => i_in_sync1,
      R => '0'
    );
i_in_sync2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync1,
      Q => i_in_sync2,
      R => '0'
    );
i_in_sync3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync2,
      Q => i_in_sync3,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_fd73_pcs_pma_0_gtwizard_ultrascale_v1_7_17_bit_synchronizer_17 is
  port (
    gtwiz_reset_rx_datapath_dly : out STD_LOGIC;
    in0 : in STD_LOGIC;
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_fd73_pcs_pma_0_gtwizard_ultrascale_v1_7_17_bit_synchronizer_17 : entity is "gtwizard_ultrascale_v1_7_17_bit_synchronizer";
end bd_fd73_pcs_pma_0_gtwizard_ultrascale_v1_7_17_bit_synchronizer_17;

architecture STRUCTURE of bd_fd73_pcs_pma_0_gtwizard_ultrascale_v1_7_17_bit_synchronizer_17 is
  signal i_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of i_in_meta : signal is "true";
  signal i_in_sync1 : STD_LOGIC;
  attribute async_reg of i_in_sync1 : signal is "true";
  signal i_in_sync2 : STD_LOGIC;
  attribute async_reg of i_in_sync2 : signal is "true";
  signal i_in_sync3 : STD_LOGIC;
  attribute async_reg of i_in_sync3 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of i_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of i_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync1_reg : label is std.standard.true;
  attribute KEEP of i_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync2_reg : label is std.standard.true;
  attribute KEEP of i_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync3_reg : label is std.standard.true;
  attribute KEEP of i_in_sync3_reg : label is "yes";
begin
i_in_meta_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => in0,
      Q => i_in_meta,
      R => '0'
    );
i_in_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync3,
      Q => gtwiz_reset_rx_datapath_dly,
      R => '0'
    );
i_in_sync1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_meta,
      Q => i_in_sync1,
      R => '0'
    );
i_in_sync2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync1,
      Q => i_in_sync2,
      R => '0'
    );
i_in_sync3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync2,
      Q => i_in_sync3,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_fd73_pcs_pma_0_gtwizard_ultrascale_v1_7_17_bit_synchronizer_18 is
  port (
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    sm_reset_rx_pll_timer_sat_reg : out STD_LOGIC;
    in0 : in STD_LOGIC;
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \p_0_in11_out__0\ : in STD_LOGIC;
    sm_reset_rx_pll_timer_sat : in STD_LOGIC;
    \FSM_sequential_sm_reset_rx[2]_i_3\ : in STD_LOGIC;
    gtwiz_reset_rx_datapath_dly : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_fd73_pcs_pma_0_gtwizard_ultrascale_v1_7_17_bit_synchronizer_18 : entity is "gtwizard_ultrascale_v1_7_17_bit_synchronizer";
end bd_fd73_pcs_pma_0_gtwizard_ultrascale_v1_7_17_bit_synchronizer_18;

architecture STRUCTURE of bd_fd73_pcs_pma_0_gtwizard_ultrascale_v1_7_17_bit_synchronizer_18 is
  signal gtwiz_reset_rx_pll_and_datapath_dly : STD_LOGIC;
  signal i_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of i_in_meta : signal is "true";
  signal i_in_sync1 : STD_LOGIC;
  attribute async_reg of i_in_sync1 : signal is "true";
  signal i_in_sync2 : STD_LOGIC;
  attribute async_reg of i_in_sync2 : signal is "true";
  signal i_in_sync3 : STD_LOGIC;
  attribute async_reg of i_in_sync3 : signal is "true";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_sm_reset_rx[0]_i_1\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \FSM_sequential_sm_reset_rx[1]_i_1\ : label is "soft_lutpair138";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of i_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of i_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync1_reg : label is std.standard.true;
  attribute KEEP of i_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync2_reg : label is std.standard.true;
  attribute KEEP of i_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync3_reg : label is std.standard.true;
  attribute KEEP of i_in_sync3_reg : label is "yes";
begin
\FSM_sequential_sm_reset_rx[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DD769976"
    )
        port map (
      I0 => Q(0),
      I1 => Q(2),
      I2 => gtwiz_reset_rx_pll_and_datapath_dly,
      I3 => Q(1),
      I4 => \p_0_in11_out__0\,
      O => D(0)
    );
\FSM_sequential_sm_reset_rx[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00FFF511"
    )
        port map (
      I0 => Q(2),
      I1 => gtwiz_reset_rx_pll_and_datapath_dly,
      I2 => \p_0_in11_out__0\,
      I3 => Q(1),
      I4 => Q(0),
      O => D(1)
    );
\FSM_sequential_sm_reset_rx[2]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2F2F2F20"
    )
        port map (
      I0 => sm_reset_rx_pll_timer_sat,
      I1 => \FSM_sequential_sm_reset_rx[2]_i_3\,
      I2 => Q(0),
      I3 => gtwiz_reset_rx_pll_and_datapath_dly,
      I4 => gtwiz_reset_rx_datapath_dly,
      O => sm_reset_rx_pll_timer_sat_reg
    );
i_in_meta_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => in0,
      Q => i_in_meta,
      R => '0'
    );
i_in_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync3,
      Q => gtwiz_reset_rx_pll_and_datapath_dly,
      R => '0'
    );
i_in_sync1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_meta,
      Q => i_in_sync1,
      R => '0'
    );
i_in_sync2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync1,
      Q => i_in_sync2,
      R => '0'
    );
i_in_sync3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync2,
      Q => i_in_sync3,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_fd73_pcs_pma_0_gtwizard_ultrascale_v1_7_17_bit_synchronizer_19 is
  port (
    gtwiz_reset_tx_datapath_dly : out STD_LOGIC;
    in0 : in STD_LOGIC;
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_fd73_pcs_pma_0_gtwizard_ultrascale_v1_7_17_bit_synchronizer_19 : entity is "gtwizard_ultrascale_v1_7_17_bit_synchronizer";
end bd_fd73_pcs_pma_0_gtwizard_ultrascale_v1_7_17_bit_synchronizer_19;

architecture STRUCTURE of bd_fd73_pcs_pma_0_gtwizard_ultrascale_v1_7_17_bit_synchronizer_19 is
  signal i_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of i_in_meta : signal is "true";
  signal i_in_sync1 : STD_LOGIC;
  attribute async_reg of i_in_sync1 : signal is "true";
  signal i_in_sync2 : STD_LOGIC;
  attribute async_reg of i_in_sync2 : signal is "true";
  signal i_in_sync3 : STD_LOGIC;
  attribute async_reg of i_in_sync3 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of i_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of i_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync1_reg : label is std.standard.true;
  attribute KEEP of i_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync2_reg : label is std.standard.true;
  attribute KEEP of i_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync3_reg : label is std.standard.true;
  attribute KEEP of i_in_sync3_reg : label is "yes";
begin
i_in_meta_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => in0,
      Q => i_in_meta,
      R => '0'
    );
i_in_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync3,
      Q => gtwiz_reset_tx_datapath_dly,
      R => '0'
    );
i_in_sync1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_meta,
      Q => i_in_sync1,
      R => '0'
    );
i_in_sync2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync1,
      Q => i_in_sync2,
      R => '0'
    );
i_in_sync3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync2,
      Q => i_in_sync3,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_fd73_pcs_pma_0_gtwizard_ultrascale_v1_7_17_bit_synchronizer_20 is
  port (
    sm_reset_tx_pll_timer_sat_reg : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    in0 : in STD_LOGIC;
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    sm_reset_tx_pll_timer_sat : in STD_LOGIC;
    \FSM_sequential_sm_reset_tx[2]_i_3\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    gtwiz_reset_tx_datapath_dly : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_fd73_pcs_pma_0_gtwizard_ultrascale_v1_7_17_bit_synchronizer_20 : entity is "gtwizard_ultrascale_v1_7_17_bit_synchronizer";
end bd_fd73_pcs_pma_0_gtwizard_ultrascale_v1_7_17_bit_synchronizer_20;

architecture STRUCTURE of bd_fd73_pcs_pma_0_gtwizard_ultrascale_v1_7_17_bit_synchronizer_20 is
  signal gtwiz_reset_tx_pll_and_datapath_dly : STD_LOGIC;
  signal i_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of i_in_meta : signal is "true";
  signal i_in_sync1 : STD_LOGIC;
  attribute async_reg of i_in_sync1 : signal is "true";
  signal i_in_sync2 : STD_LOGIC;
  attribute async_reg of i_in_sync2 : signal is "true";
  signal i_in_sync3 : STD_LOGIC;
  attribute async_reg of i_in_sync3 : signal is "true";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_sm_reset_tx[0]_i_1\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \FSM_sequential_sm_reset_tx[1]_i_1\ : label is "soft_lutpair139";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of i_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of i_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync1_reg : label is std.standard.true;
  attribute KEEP of i_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync2_reg : label is std.standard.true;
  attribute KEEP of i_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync3_reg : label is std.standard.true;
  attribute KEEP of i_in_sync3_reg : label is "yes";
begin
\FSM_sequential_sm_reset_tx[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0F3E"
    )
        port map (
      I0 => gtwiz_reset_tx_pll_and_datapath_dly,
      I1 => Q(2),
      I2 => Q(0),
      I3 => Q(1),
      O => D(0)
    );
\FSM_sequential_sm_reset_tx[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"55AB"
    )
        port map (
      I0 => Q(0),
      I1 => gtwiz_reset_tx_pll_and_datapath_dly,
      I2 => Q(2),
      I3 => Q(1),
      O => D(1)
    );
\FSM_sequential_sm_reset_tx[2]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2F2F2F20"
    )
        port map (
      I0 => sm_reset_tx_pll_timer_sat,
      I1 => \FSM_sequential_sm_reset_tx[2]_i_3\,
      I2 => Q(0),
      I3 => gtwiz_reset_tx_pll_and_datapath_dly,
      I4 => gtwiz_reset_tx_datapath_dly,
      O => sm_reset_tx_pll_timer_sat_reg
    );
i_in_meta_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => in0,
      Q => i_in_meta,
      R => '0'
    );
i_in_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync3,
      Q => gtwiz_reset_tx_pll_and_datapath_dly,
      R => '0'
    );
i_in_sync1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_meta,
      Q => i_in_sync1,
      R => '0'
    );
i_in_sync2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync1,
      Q => i_in_sync2,
      R => '0'
    );
i_in_sync3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync2,
      Q => i_in_sync3,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_fd73_pcs_pma_0_gtwizard_ultrascale_v1_7_17_bit_synchronizer_21 is
  port (
    \FSM_sequential_sm_reset_rx_reg[1]\ : out STD_LOGIC;
    \FSM_sequential_sm_reset_rx_reg[0]\ : out STD_LOGIC;
    \FSM_sequential_sm_reset_rx_reg[0]_0\ : out STD_LOGIC;
    gtwiz_userclk_rx_active_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    \p_0_in11_out__0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    sm_reset_rx_cdr_to_sat : in STD_LOGIC;
    \FSM_sequential_sm_reset_rx_reg[0]_1\ : in STD_LOGIC;
    \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync\ : in STD_LOGIC;
    sm_reset_rx_timer_clr_reg : in STD_LOGIC;
    sm_reset_rx_timer_sat : in STD_LOGIC;
    sm_reset_rx_timer_clr_reg_0 : in STD_LOGIC;
    gtwiz_reset_rx_any_sync : in STD_LOGIC;
    \gen_gtwizard_gthe4.rxuserrdy_int\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_fd73_pcs_pma_0_gtwizard_ultrascale_v1_7_17_bit_synchronizer_21 : entity is "gtwizard_ultrascale_v1_7_17_bit_synchronizer";
end bd_fd73_pcs_pma_0_gtwizard_ultrascale_v1_7_17_bit_synchronizer_21;

architecture STRUCTURE of bd_fd73_pcs_pma_0_gtwizard_ultrascale_v1_7_17_bit_synchronizer_21 is
  signal gtwiz_reset_userclk_rx_active_sync : STD_LOGIC;
  signal i_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of i_in_meta : signal is "true";
  signal i_in_sync1 : STD_LOGIC;
  attribute async_reg of i_in_sync1 : signal is "true";
  signal i_in_sync2 : STD_LOGIC;
  attribute async_reg of i_in_sync2 : signal is "true";
  signal i_in_sync3 : STD_LOGIC;
  attribute async_reg of i_in_sync3 : signal is "true";
  signal \sm_reset_rx_timer_clr0__0\ : STD_LOGIC;
  signal sm_reset_rx_timer_clr_i_2_n_0 : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of i_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of i_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync1_reg : label is std.standard.true;
  attribute KEEP of i_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync2_reg : label is std.standard.true;
  attribute KEEP of i_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync3_reg : label is std.standard.true;
  attribute KEEP of i_in_sync3_reg : label is "yes";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of rxuserrdy_out_i_2 : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of sm_reset_rx_timer_clr_i_2 : label is "soft_lutpair140";
begin
\FSM_sequential_sm_reset_rx[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"30BB30BB30BB3088"
    )
        port map (
      I0 => \p_0_in11_out__0\,
      I1 => Q(1),
      I2 => \sm_reset_rx_timer_clr0__0\,
      I3 => Q(0),
      I4 => sm_reset_rx_cdr_to_sat,
      I5 => \FSM_sequential_sm_reset_rx_reg[0]_1\,
      O => \FSM_sequential_sm_reset_rx_reg[1]\
    );
i_in_meta_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => gtwiz_userclk_rx_active_out(0),
      Q => i_in_meta,
      R => '0'
    );
i_in_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync3,
      Q => gtwiz_reset_userclk_rx_active_sync,
      R => '0'
    );
i_in_sync1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_meta,
      Q => i_in_sync1,
      R => '0'
    );
i_in_sync2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync1,
      Q => i_in_sync2,
      R => '0'
    );
i_in_sync3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync2,
      Q => i_in_sync3,
      R => '0'
    );
rxuserrdy_out_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEDED00000800"
    )
        port map (
      I0 => Q(0),
      I1 => Q(2),
      I2 => Q(1),
      I3 => \sm_reset_rx_timer_clr0__0\,
      I4 => gtwiz_reset_rx_any_sync,
      I5 => \gen_gtwizard_gthe4.rxuserrdy_int\,
      O => \FSM_sequential_sm_reset_rx_reg[0]_0\
    );
rxuserrdy_out_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => sm_reset_rx_timer_clr_reg,
      I1 => sm_reset_rx_timer_sat,
      I2 => gtwiz_reset_userclk_rx_active_sync,
      O => \sm_reset_rx_timer_clr0__0\
    );
sm_reset_rx_timer_clr_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAAFCCFF0AA0CC0F"
    )
        port map (
      I0 => sm_reset_rx_timer_clr_i_2_n_0,
      I1 => sm_reset_rx_timer_clr_reg_0,
      I2 => Q(0),
      I3 => Q(1),
      I4 => Q(2),
      I5 => sm_reset_rx_timer_clr_reg,
      O => \FSM_sequential_sm_reset_rx_reg[0]\
    );
sm_reset_rx_timer_clr_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0B000800"
    )
        port map (
      I0 => \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync\,
      I1 => Q(1),
      I2 => sm_reset_rx_timer_clr_reg,
      I3 => sm_reset_rx_timer_sat,
      I4 => gtwiz_reset_userclk_rx_active_sync,
      O => sm_reset_rx_timer_clr_i_2_n_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_fd73_pcs_pma_0_gtwizard_ultrascale_v1_7_17_bit_synchronizer_22 is
  port (
    \sm_reset_tx_timer_clr0__0\ : out STD_LOGIC;
    \FSM_sequential_sm_reset_tx_reg[1]\ : out STD_LOGIC;
    \FSM_sequential_sm_reset_tx_reg[2]\ : out STD_LOGIC;
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \sm_reset_tx_timer_clr013_out__0\ : in STD_LOGIC;
    sm_reset_tx_timer_clr_reg : in STD_LOGIC;
    sm_reset_tx_timer_sat : in STD_LOGIC;
    sm_reset_tx_timer_clr_reg_0 : in STD_LOGIC;
    gtwiz_reset_tx_any_sync : in STD_LOGIC;
    \gen_gtwizard_gthe4.txuserrdy_int\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_fd73_pcs_pma_0_gtwizard_ultrascale_v1_7_17_bit_synchronizer_22 : entity is "gtwizard_ultrascale_v1_7_17_bit_synchronizer";
end bd_fd73_pcs_pma_0_gtwizard_ultrascale_v1_7_17_bit_synchronizer_22;

architecture STRUCTURE of bd_fd73_pcs_pma_0_gtwizard_ultrascale_v1_7_17_bit_synchronizer_22 is
  signal gtwiz_reset_userclk_tx_active_sync : STD_LOGIC;
  signal i_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of i_in_meta : signal is "true";
  signal i_in_sync1 : STD_LOGIC;
  attribute async_reg of i_in_sync1 : signal is "true";
  signal i_in_sync2 : STD_LOGIC;
  attribute async_reg of i_in_sync2 : signal is "true";
  signal i_in_sync3 : STD_LOGIC;
  attribute async_reg of i_in_sync3 : signal is "true";
  signal n_0_0 : STD_LOGIC;
  signal \^sm_reset_tx_timer_clr0__0\ : STD_LOGIC;
  signal sm_reset_tx_timer_clr_i_2_n_0 : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of i_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of i_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync1_reg : label is std.standard.true;
  attribute KEEP of i_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync2_reg : label is std.standard.true;
  attribute KEEP of i_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync3_reg : label is std.standard.true;
  attribute KEEP of i_in_sync3_reg : label is "yes";
begin
  \sm_reset_tx_timer_clr0__0\ <= \^sm_reset_tx_timer_clr0__0\;
\FSM_sequential_sm_reset_tx[2]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => sm_reset_tx_timer_clr_reg,
      I1 => sm_reset_tx_timer_sat,
      I2 => gtwiz_reset_userclk_tx_active_sync,
      O => \^sm_reset_tx_timer_clr0__0\
    );
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => n_0_0
    );
i_in_meta_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => n_0_0,
      Q => i_in_meta,
      R => '0'
    );
i_in_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync3,
      Q => gtwiz_reset_userclk_tx_active_sync,
      R => '0'
    );
i_in_sync1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_meta,
      Q => i_in_sync1,
      R => '0'
    );
i_in_sync2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync1,
      Q => i_in_sync2,
      R => '0'
    );
i_in_sync3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync2,
      Q => i_in_sync3,
      R => '0'
    );
sm_reset_tx_timer_clr_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FACFFACF0AC00ACF"
    )
        port map (
      I0 => sm_reset_tx_timer_clr_i_2_n_0,
      I1 => sm_reset_tx_timer_clr_reg_0,
      I2 => Q(1),
      I3 => Q(2),
      I4 => Q(0),
      I5 => sm_reset_tx_timer_clr_reg,
      O => \FSM_sequential_sm_reset_tx_reg[1]\
    );
sm_reset_tx_timer_clr_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BABF00008A800000"
    )
        port map (
      I0 => \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync\,
      I1 => Q(0),
      I2 => Q(2),
      I3 => Q(1),
      I4 => \sm_reset_tx_timer_clr013_out__0\,
      I5 => gtwiz_reset_userclk_tx_active_sync,
      O => sm_reset_tx_timer_clr_i_2_n_0
    );
txuserrdy_out_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFCCF00000008"
    )
        port map (
      I0 => \^sm_reset_tx_timer_clr0__0\,
      I1 => Q(2),
      I2 => Q(1),
      I3 => Q(0),
      I4 => gtwiz_reset_tx_any_sync,
      I5 => \gen_gtwizard_gthe4.txuserrdy_int\,
      O => \FSM_sequential_sm_reset_tx_reg[2]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_fd73_pcs_pma_0_gtwizard_ultrascale_v1_7_17_bit_synchronizer_23 is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    i_in_out_reg_0 : out STD_LOGIC;
    \FSM_sequential_sm_reset_rx_reg[1]\ : out STD_LOGIC;
    \FSM_sequential_sm_reset_rx_reg[2]\ : out STD_LOGIC;
    \FSM_sequential_sm_reset_rx_reg[1]_0\ : out STD_LOGIC;
    i_in_meta_reg_0 : in STD_LOGIC;
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \FSM_sequential_sm_reset_rx_reg[0]\ : in STD_LOGIC;
    sm_reset_rx_timer_sat : in STD_LOGIC;
    \FSM_sequential_sm_reset_rx_reg[0]_0\ : in STD_LOGIC;
    \FSM_sequential_sm_reset_rx_reg[0]_1\ : in STD_LOGIC;
    \p_0_in11_out__0\ : in STD_LOGIC;
    gtwiz_reset_rx_done_int_reg : in STD_LOGIC;
    gtwiz_reset_rx_any_sync : in STD_LOGIC;
    \gen_gtwizard_gthe4.gtrxreset_int\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_fd73_pcs_pma_0_gtwizard_ultrascale_v1_7_17_bit_synchronizer_23 : entity is "gtwizard_ultrascale_v1_7_17_bit_synchronizer";
end bd_fd73_pcs_pma_0_gtwizard_ultrascale_v1_7_17_bit_synchronizer_23;

architecture STRUCTURE of bd_fd73_pcs_pma_0_gtwizard_ultrascale_v1_7_17_bit_synchronizer_23 is
  signal \FSM_sequential_sm_reset_rx[2]_i_3_n_0\ : STD_LOGIC;
  signal \^fsm_sequential_sm_reset_rx_reg[1]\ : STD_LOGIC;
  signal i_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of i_in_meta : signal is "true";
  signal i_in_sync1 : STD_LOGIC;
  attribute async_reg of i_in_sync1 : signal is "true";
  signal i_in_sync2 : STD_LOGIC;
  attribute async_reg of i_in_sync2 : signal is "true";
  signal i_in_sync3 : STD_LOGIC;
  attribute async_reg of i_in_sync3 : signal is "true";
  signal plllock_rx_sync : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of i_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of i_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync1_reg : label is std.standard.true;
  attribute KEEP of i_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync2_reg : label is std.standard.true;
  attribute KEEP of i_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync3_reg : label is std.standard.true;
  attribute KEEP of i_in_sync3_reg : label is "yes";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of sm_reset_rx_cdr_to_clr_i_3 : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of sm_reset_rx_timer_clr_i_3 : label is "soft_lutpair141";
begin
  \FSM_sequential_sm_reset_rx_reg[1]\ <= \^fsm_sequential_sm_reset_rx_reg[1]\;
\FSM_sequential_sm_reset_rx[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B0FFFF00B00000"
    )
        port map (
      I0 => plllock_rx_sync,
      I1 => Q(0),
      I2 => sm_reset_rx_timer_sat,
      I3 => \FSM_sequential_sm_reset_rx_reg[0]_0\,
      I4 => Q(1),
      I5 => \FSM_sequential_sm_reset_rx_reg[0]_1\,
      O => \FSM_sequential_sm_reset_rx[2]_i_3_n_0\
    );
\FSM_sequential_sm_reset_rx_reg[2]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \FSM_sequential_sm_reset_rx[2]_i_3_n_0\,
      I1 => \FSM_sequential_sm_reset_rx_reg[0]\,
      O => E(0),
      S => Q(2)
    );
gtrxreset_out_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF7F0000003E"
    )
        port map (
      I0 => \^fsm_sequential_sm_reset_rx_reg[1]\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => Q(2),
      I4 => gtwiz_reset_rx_any_sync,
      I5 => \gen_gtwizard_gthe4.gtrxreset_int\,
      O => \FSM_sequential_sm_reset_rx_reg[1]_0\
    );
gtwiz_reset_rx_done_int_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF77FF00800080"
    )
        port map (
      I0 => Q(2),
      I1 => Q(1),
      I2 => \p_0_in11_out__0\,
      I3 => Q(0),
      I4 => plllock_rx_sync,
      I5 => gtwiz_reset_rx_done_int_reg,
      O => \FSM_sequential_sm_reset_rx_reg[2]\
    );
i_in_meta_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_meta_reg_0,
      Q => i_in_meta,
      R => '0'
    );
i_in_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync3,
      Q => plllock_rx_sync,
      R => '0'
    );
i_in_sync1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_meta,
      Q => i_in_sync1,
      R => '0'
    );
i_in_sync2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync1,
      Q => i_in_sync2,
      R => '0'
    );
i_in_sync3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync2,
      Q => i_in_sync3,
      R => '0'
    );
sm_reset_rx_cdr_to_clr_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => Q(1),
      I1 => plllock_rx_sync,
      I2 => sm_reset_rx_timer_sat,
      I3 => \FSM_sequential_sm_reset_rx_reg[0]_0\,
      O => \^fsm_sequential_sm_reset_rx_reg[1]\
    );
sm_reset_rx_timer_clr_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B0"
    )
        port map (
      I0 => plllock_rx_sync,
      I1 => Q(0),
      I2 => sm_reset_rx_timer_sat,
      I3 => \FSM_sequential_sm_reset_rx_reg[0]_0\,
      O => i_in_out_reg_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_fd73_pcs_pma_0_gtwizard_ultrascale_v1_7_17_bit_synchronizer_24 is
  port (
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    i_in_out_reg_0 : out STD_LOGIC;
    \FSM_sequential_sm_reset_tx_reg[0]\ : out STD_LOGIC;
    \FSM_sequential_sm_reset_tx_reg[1]\ : out STD_LOGIC;
    i_in_meta_reg_0 : in STD_LOGIC;
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \gtwiz_reset_tx_done_int0__0\ : in STD_LOGIC;
    \sm_reset_tx_timer_clr0__0\ : in STD_LOGIC;
    sm_reset_tx_timer_sat : in STD_LOGIC;
    \FSM_sequential_sm_reset_tx_reg[0]_0\ : in STD_LOGIC;
    \FSM_sequential_sm_reset_tx_reg[0]_1\ : in STD_LOGIC;
    gtwiz_reset_tx_done_int_reg : in STD_LOGIC;
    gtwiz_reset_tx_any_sync : in STD_LOGIC;
    \gen_gtwizard_gthe4.gttxreset_int\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_fd73_pcs_pma_0_gtwizard_ultrascale_v1_7_17_bit_synchronizer_24 : entity is "gtwizard_ultrascale_v1_7_17_bit_synchronizer";
end bd_fd73_pcs_pma_0_gtwizard_ultrascale_v1_7_17_bit_synchronizer_24;

architecture STRUCTURE of bd_fd73_pcs_pma_0_gtwizard_ultrascale_v1_7_17_bit_synchronizer_24 is
  signal \FSM_sequential_sm_reset_tx[2]_i_3_n_0\ : STD_LOGIC;
  signal i_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of i_in_meta : signal is "true";
  signal i_in_sync1 : STD_LOGIC;
  attribute async_reg of i_in_sync1 : signal is "true";
  signal i_in_sync2 : STD_LOGIC;
  attribute async_reg of i_in_sync2 : signal is "true";
  signal i_in_sync3 : STD_LOGIC;
  attribute async_reg of i_in_sync3 : signal is "true";
  signal plllock_tx_sync : STD_LOGIC;
  signal \sm_reset_tx_timer_clr012_out__0\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of gttxreset_out_i_2 : label is "soft_lutpair142";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of i_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of i_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync1_reg : label is std.standard.true;
  attribute KEEP of i_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync2_reg : label is std.standard.true;
  attribute KEEP of i_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync3_reg : label is std.standard.true;
  attribute KEEP of i_in_sync3_reg : label is "yes";
  attribute SOFT_HLUTNM of sm_reset_tx_timer_clr_i_3 : label is "soft_lutpair142";
begin
\FSM_sequential_sm_reset_tx[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"3A0A3A3A3A0A0A0A"
    )
        port map (
      I0 => \FSM_sequential_sm_reset_tx[2]_i_3_n_0\,
      I1 => Q(1),
      I2 => Q(2),
      I3 => \gtwiz_reset_tx_done_int0__0\,
      I4 => Q(0),
      I5 => \sm_reset_tx_timer_clr0__0\,
      O => E(0)
    );
\FSM_sequential_sm_reset_tx[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00B0FFFF00B00000"
    )
        port map (
      I0 => plllock_tx_sync,
      I1 => Q(0),
      I2 => sm_reset_tx_timer_sat,
      I3 => \FSM_sequential_sm_reset_tx_reg[0]_0\,
      I4 => Q(1),
      I5 => \FSM_sequential_sm_reset_tx_reg[0]_1\,
      O => \FSM_sequential_sm_reset_tx[2]_i_3_n_0\
    );
gttxreset_out_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF7F0000003C"
    )
        port map (
      I0 => \sm_reset_tx_timer_clr012_out__0\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => Q(2),
      I4 => gtwiz_reset_tx_any_sync,
      I5 => \gen_gtwizard_gthe4.gttxreset_int\,
      O => \FSM_sequential_sm_reset_tx_reg[1]\
    );
gttxreset_out_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \FSM_sequential_sm_reset_tx_reg[0]_0\,
      I1 => sm_reset_tx_timer_sat,
      I2 => plllock_tx_sync,
      O => \sm_reset_tx_timer_clr012_out__0\
    );
gtwiz_reset_tx_done_int_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFCFFFFF00008080"
    )
        port map (
      I0 => \gtwiz_reset_tx_done_int0__0\,
      I1 => Q(0),
      I2 => Q(2),
      I3 => plllock_tx_sync,
      I4 => Q(1),
      I5 => gtwiz_reset_tx_done_int_reg,
      O => \FSM_sequential_sm_reset_tx_reg[0]\
    );
i_in_meta_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_meta_reg_0,
      Q => i_in_meta,
      R => '0'
    );
i_in_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync3,
      Q => plllock_tx_sync,
      R => '0'
    );
i_in_sync1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_meta,
      Q => i_in_sync1,
      R => '0'
    );
i_in_sync2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync1,
      Q => i_in_sync2,
      R => '0'
    );
i_in_sync3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync2,
      Q => i_in_sync3,
      R => '0'
    );
sm_reset_tx_timer_clr_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B0"
    )
        port map (
      I0 => plllock_tx_sync,
      I1 => Q(0),
      I2 => sm_reset_tx_timer_sat,
      I3 => \FSM_sequential_sm_reset_tx_reg[0]_0\,
      O => i_in_out_reg_0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_fd73_pcs_pma_0_gtwizard_ultrascale_v1_7_17_bit_synchronizer_25 is
  port (
    i_in_out_reg_0 : out STD_LOGIC;
    \FSM_sequential_sm_reset_rx_reg[1]\ : out STD_LOGIC;
    \FSM_sequential_sm_reset_rx_reg[2]\ : out STD_LOGIC;
    rxcdrlock_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    sm_reset_rx_cdr_to_sat : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    sm_reset_rx_cdr_to_clr_reg : in STD_LOGIC;
    sm_reset_rx_cdr_to_clr : in STD_LOGIC;
    gtwiz_reset_rx_any_sync : in STD_LOGIC;
    \gen_gtwizard_gthe4.rxprogdivreset_int\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_fd73_pcs_pma_0_gtwizard_ultrascale_v1_7_17_bit_synchronizer_25 : entity is "gtwizard_ultrascale_v1_7_17_bit_synchronizer";
end bd_fd73_pcs_pma_0_gtwizard_ultrascale_v1_7_17_bit_synchronizer_25;

architecture STRUCTURE of bd_fd73_pcs_pma_0_gtwizard_ultrascale_v1_7_17_bit_synchronizer_25 is
  signal i_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of i_in_meta : signal is "true";
  signal \^i_in_out_reg_0\ : STD_LOGIC;
  signal i_in_sync1 : STD_LOGIC;
  attribute async_reg of i_in_sync1 : signal is "true";
  signal i_in_sync2 : STD_LOGIC;
  attribute async_reg of i_in_sync2 : signal is "true";
  signal i_in_sync3 : STD_LOGIC;
  attribute async_reg of i_in_sync3 : signal is "true";
  signal \sm_reset_rx_cdr_to_clr0__0\ : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of i_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of i_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync1_reg : label is std.standard.true;
  attribute KEEP of i_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync2_reg : label is std.standard.true;
  attribute KEEP of i_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync3_reg : label is std.standard.true;
  attribute KEEP of i_in_sync3_reg : label is "yes";
begin
  i_in_out_reg_0 <= \^i_in_out_reg_0\;
i_in_meta_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rxcdrlock_out(0),
      Q => i_in_meta,
      R => '0'
    );
i_in_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync3,
      Q => \^i_in_out_reg_0\,
      R => '0'
    );
i_in_sync1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_meta,
      Q => i_in_sync1,
      R => '0'
    );
i_in_sync2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync1,
      Q => i_in_sync2,
      R => '0'
    );
i_in_sync3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync2,
      Q => i_in_sync3,
      R => '0'
    );
rxprogdivreset_out_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFF700000330"
    )
        port map (
      I0 => \sm_reset_rx_cdr_to_clr0__0\,
      I1 => Q(2),
      I2 => Q(1),
      I3 => Q(0),
      I4 => gtwiz_reset_rx_any_sync,
      I5 => \gen_gtwizard_gthe4.rxprogdivreset_int\,
      O => \FSM_sequential_sm_reset_rx_reg[2]\
    );
sm_reset_rx_cdr_to_clr_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF3FFF02023303"
    )
        port map (
      I0 => \sm_reset_rx_cdr_to_clr0__0\,
      I1 => Q(1),
      I2 => Q(0),
      I3 => sm_reset_rx_cdr_to_clr_reg,
      I4 => Q(2),
      I5 => sm_reset_rx_cdr_to_clr,
      O => \FSM_sequential_sm_reset_rx_reg[1]\
    );
sm_reset_rx_cdr_to_clr_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => sm_reset_rx_cdr_to_sat,
      I1 => \^i_in_out_reg_0\,
      O => \sm_reset_rx_cdr_to_clr0__0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_fd73_pcs_pma_0_gtwizard_ultrascale_v1_7_17_bit_synchronizer_35 is
  port (
    drprst_in_sync : out STD_LOGIC;
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_fd73_pcs_pma_0_gtwizard_ultrascale_v1_7_17_bit_synchronizer_35 : entity is "gtwizard_ultrascale_v1_7_17_bit_synchronizer";
end bd_fd73_pcs_pma_0_gtwizard_ultrascale_v1_7_17_bit_synchronizer_35;

architecture STRUCTURE of bd_fd73_pcs_pma_0_gtwizard_ultrascale_v1_7_17_bit_synchronizer_35 is
  signal i_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of i_in_meta : signal is "true";
  signal i_in_sync1 : STD_LOGIC;
  attribute async_reg of i_in_sync1 : signal is "true";
  signal i_in_sync2 : STD_LOGIC;
  attribute async_reg of i_in_sync2 : signal is "true";
  signal i_in_sync3 : STD_LOGIC;
  attribute async_reg of i_in_sync3 : signal is "true";
  signal n_0_0 : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of i_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of i_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync1_reg : label is std.standard.true;
  attribute KEEP of i_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync2_reg : label is std.standard.true;
  attribute KEEP of i_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync3_reg : label is std.standard.true;
  attribute KEEP of i_in_sync3_reg : label is "yes";
begin
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_0
    );
i_in_meta_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => n_0_0,
      Q => i_in_meta,
      R => '0'
    );
i_in_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync3,
      Q => drprst_in_sync,
      R => '0'
    );
i_in_sync1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_meta,
      Q => i_in_sync1,
      R => '0'
    );
i_in_sync2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync1,
      Q => i_in_sync2,
      R => '0'
    );
i_in_sync3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync2,
      Q => i_in_sync3,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_fd73_pcs_pma_0_gtwizard_ultrascale_v1_7_17_bit_synchronizer_38 is
  port (
    i_in_out_reg_0 : out STD_LOGIC;
    \cpll_cal_state_reg[0]\ : out STD_LOGIC;
    in0 : in STD_LOGIC;
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    cal_on_tx_reset_in_sync : in STD_LOGIC;
    USER_CPLLLOCK_OUT_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_fd73_pcs_pma_0_gtwizard_ultrascale_v1_7_17_bit_synchronizer_38 : entity is "gtwizard_ultrascale_v1_7_17_bit_synchronizer";
end bd_fd73_pcs_pma_0_gtwizard_ultrascale_v1_7_17_bit_synchronizer_38;

architecture STRUCTURE of bd_fd73_pcs_pma_0_gtwizard_ultrascale_v1_7_17_bit_synchronizer_38 is
  signal i_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of i_in_meta : signal is "true";
  signal \^i_in_out_reg_0\ : STD_LOGIC;
  signal i_in_sync1 : STD_LOGIC;
  attribute async_reg of i_in_sync1 : signal is "true";
  signal i_in_sync2 : STD_LOGIC;
  attribute async_reg of i_in_sync2 : signal is "true";
  signal i_in_sync3 : STD_LOGIC;
  attribute async_reg of i_in_sync3 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of i_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of i_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync1_reg : label is std.standard.true;
  attribute KEEP of i_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync2_reg : label is std.standard.true;
  attribute KEEP of i_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync3_reg : label is std.standard.true;
  attribute KEEP of i_in_sync3_reg : label is "yes";
begin
  i_in_out_reg_0 <= \^i_in_out_reg_0\;
USER_CPLLLOCK_OUT_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000004"
    )
        port map (
      I0 => Q(0),
      I1 => \^i_in_out_reg_0\,
      I2 => cal_on_tx_reset_in_sync,
      I3 => Q(1),
      I4 => USER_CPLLLOCK_OUT_reg,
      O => \cpll_cal_state_reg[0]\
    );
i_in_meta_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => in0,
      Q => i_in_meta,
      R => '0'
    );
i_in_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync3,
      Q => \^i_in_out_reg_0\,
      R => '0'
    );
i_in_sync1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_meta,
      Q => i_in_sync1,
      R => '0'
    );
i_in_sync2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync1,
      Q => i_in_sync2,
      R => '0'
    );
i_in_sync3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync2,
      Q => i_in_sync3,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_fd73_pcs_pma_0_gtwizard_ultrascale_v1_7_17_bit_synchronizer_39 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txoutclksel_int : in STD_LOGIC_VECTOR ( 0 to 0 );
    \non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[0]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_fd73_pcs_pma_0_gtwizard_ultrascale_v1_7_17_bit_synchronizer_39 : entity is "gtwizard_ultrascale_v1_7_17_bit_synchronizer";
end bd_fd73_pcs_pma_0_gtwizard_ultrascale_v1_7_17_bit_synchronizer_39;

architecture STRUCTURE of bd_fd73_pcs_pma_0_gtwizard_ultrascale_v1_7_17_bit_synchronizer_39 is
  signal i_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of i_in_meta : signal is "true";
  signal i_in_sync1 : STD_LOGIC;
  attribute async_reg of i_in_sync1 : signal is "true";
  signal i_in_sync2 : STD_LOGIC;
  attribute async_reg of i_in_sync2 : signal is "true";
  signal i_in_sync3 : STD_LOGIC;
  attribute async_reg of i_in_sync3 : signal is "true";
  signal n_0_0 : STD_LOGIC;
  signal user_txoutclksel_sync : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of i_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of i_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync1_reg : label is std.standard.true;
  attribute KEEP of i_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync2_reg : label is std.standard.true;
  attribute KEEP of i_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync3_reg : label is std.standard.true;
  attribute KEEP of i_in_sync3_reg : label is "yes";
begin
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => n_0_0
    );
i_in_meta_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => n_0_0,
      Q => i_in_meta,
      R => '0'
    );
i_in_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync3,
      Q => user_txoutclksel_sync(0),
      R => '0'
    );
i_in_sync1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_meta,
      Q => i_in_sync1,
      R => '0'
    );
i_in_sync2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync1,
      Q => i_in_sync2,
      R => '0'
    );
i_in_sync3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync2,
      Q => i_in_sync3,
      R => '0'
    );
\non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => txoutclksel_int(0),
      I1 => \non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[0]\,
      I2 => user_txoutclksel_sync(0),
      O => D(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_fd73_pcs_pma_0_gtwizard_ultrascale_v1_7_17_bit_synchronizer_40 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    \non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[1]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_fd73_pcs_pma_0_gtwizard_ultrascale_v1_7_17_bit_synchronizer_40 : entity is "gtwizard_ultrascale_v1_7_17_bit_synchronizer";
end bd_fd73_pcs_pma_0_gtwizard_ultrascale_v1_7_17_bit_synchronizer_40;

architecture STRUCTURE of bd_fd73_pcs_pma_0_gtwizard_ultrascale_v1_7_17_bit_synchronizer_40 is
  signal i_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of i_in_meta : signal is "true";
  signal i_in_sync1 : STD_LOGIC;
  attribute async_reg of i_in_sync1 : signal is "true";
  signal i_in_sync2 : STD_LOGIC;
  attribute async_reg of i_in_sync2 : signal is "true";
  signal i_in_sync3 : STD_LOGIC;
  attribute async_reg of i_in_sync3 : signal is "true";
  signal n_0_0 : STD_LOGIC;
  signal user_txoutclksel_sync : STD_LOGIC_VECTOR ( 1 to 1 );
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of i_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of i_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync1_reg : label is std.standard.true;
  attribute KEEP of i_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync2_reg : label is std.standard.true;
  attribute KEEP of i_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync3_reg : label is std.standard.true;
  attribute KEEP of i_in_sync3_reg : label is "yes";
begin
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '0',
      O => n_0_0
    );
i_in_meta_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => n_0_0,
      Q => i_in_meta,
      R => '0'
    );
i_in_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync3,
      Q => user_txoutclksel_sync(1),
      R => '0'
    );
i_in_sync1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_meta,
      Q => i_in_sync1,
      R => '0'
    );
i_in_sync2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync1,
      Q => i_in_sync2,
      R => '0'
    );
i_in_sync3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync2,
      Q => i_in_sync3,
      R => '0'
    );
\non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => user_txoutclksel_sync(1),
      I1 => \non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[1]\,
      O => D(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_fd73_pcs_pma_0_gtwizard_ultrascale_v1_7_17_bit_synchronizer_41 is
  port (
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txoutclksel_int : in STD_LOGIC_VECTOR ( 0 to 0 );
    \non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[2]\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_fd73_pcs_pma_0_gtwizard_ultrascale_v1_7_17_bit_synchronizer_41 : entity is "gtwizard_ultrascale_v1_7_17_bit_synchronizer";
end bd_fd73_pcs_pma_0_gtwizard_ultrascale_v1_7_17_bit_synchronizer_41;

architecture STRUCTURE of bd_fd73_pcs_pma_0_gtwizard_ultrascale_v1_7_17_bit_synchronizer_41 is
  signal i_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of i_in_meta : signal is "true";
  signal i_in_sync1 : STD_LOGIC;
  attribute async_reg of i_in_sync1 : signal is "true";
  signal i_in_sync2 : STD_LOGIC;
  attribute async_reg of i_in_sync2 : signal is "true";
  signal i_in_sync3 : STD_LOGIC;
  attribute async_reg of i_in_sync3 : signal is "true";
  signal n_0_0 : STD_LOGIC;
  signal user_txoutclksel_sync : STD_LOGIC_VECTOR ( 2 to 2 );
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of i_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of i_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync1_reg : label is std.standard.true;
  attribute KEEP of i_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync2_reg : label is std.standard.true;
  attribute KEEP of i_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync3_reg : label is std.standard.true;
  attribute KEEP of i_in_sync3_reg : label is "yes";
begin
i_0: unisim.vcomponents.LUT1
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => '1',
      O => n_0_0
    );
i_in_meta_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => n_0_0,
      Q => i_in_meta,
      R => '0'
    );
i_in_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync3,
      Q => user_txoutclksel_sync(2),
      R => '0'
    );
i_in_sync1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_meta,
      Q => i_in_sync1,
      R => '0'
    );
i_in_sync2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync1,
      Q => i_in_sync2,
      R => '0'
    );
i_in_sync3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync2,
      Q => i_in_sync3,
      R => '0'
    );
\non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => txoutclksel_int(0),
      I1 => \non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[2]\,
      I2 => user_txoutclksel_sync(2),
      O => D(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_fd73_pcs_pma_0_gtwizard_ultrascale_v1_7_17_bit_synchronizer_42 is
  port (
    \cpll_cal_state_reg[14]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 4 downto 0 );
    i_in_meta_reg_0 : in STD_LOGIC;
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 8 downto 0 );
    cal_on_tx_reset_in_sync : in STD_LOGIC;
    freq_counter_rst_reg : in STD_LOGIC;
    freq_counter_rst_reg_0 : in STD_LOGIC;
    freq_counter_rst_reg_1 : in STD_LOGIC;
    \cpll_cal_state_reg[29]\ : in STD_LOGIC;
    \cpll_cal_state_reg[20]\ : in STD_LOGIC;
    \cal_fail_store__0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_fd73_pcs_pma_0_gtwizard_ultrascale_v1_7_17_bit_synchronizer_42 : entity is "gtwizard_ultrascale_v1_7_17_bit_synchronizer";
end bd_fd73_pcs_pma_0_gtwizard_ultrascale_v1_7_17_bit_synchronizer_42;

architecture STRUCTURE of bd_fd73_pcs_pma_0_gtwizard_ultrascale_v1_7_17_bit_synchronizer_42 is
  signal freq_counter_rst_i_2_n_0 : STD_LOGIC;
  signal gthe4_txprgdivresetdone_sync : STD_LOGIC;
  signal i_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of i_in_meta : signal is "true";
  signal i_in_sync1 : STD_LOGIC;
  attribute async_reg of i_in_sync1 : signal is "true";
  signal i_in_sync2 : STD_LOGIC;
  attribute async_reg of i_in_sync2 : signal is "true";
  signal i_in_sync3 : STD_LOGIC;
  attribute async_reg of i_in_sync3 : signal is "true";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \cpll_cal_state[30]_i_1\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \cpll_cal_state[31]_i_1\ : label is "soft_lutpair114";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of i_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of i_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync1_reg : label is std.standard.true;
  attribute KEEP of i_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync2_reg : label is std.standard.true;
  attribute KEEP of i_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync3_reg : label is std.standard.true;
  attribute KEEP of i_in_sync3_reg : label is "yes";
begin
\cpll_cal_state[19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => gthe4_txprgdivresetdone_sync,
      I1 => Q(3),
      I2 => \cpll_cal_state_reg[29]\,
      I3 => Q(2),
      O => D(0)
    );
\cpll_cal_state[20]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => Q(3),
      I1 => gthe4_txprgdivresetdone_sync,
      I2 => \cpll_cal_state_reg[20]\,
      I3 => Q(4),
      O => D(1)
    );
\cpll_cal_state[29]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => gthe4_txprgdivresetdone_sync,
      I1 => Q(6),
      I2 => \cpll_cal_state_reg[29]\,
      I3 => Q(5),
      O => D(2)
    );
\cpll_cal_state[30]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EAAA"
    )
        port map (
      I0 => Q(7),
      I1 => gthe4_txprgdivresetdone_sync,
      I2 => Q(6),
      I3 => \cal_fail_store__0\,
      O => D(3)
    );
\cpll_cal_state[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAEA"
    )
        port map (
      I0 => Q(8),
      I1 => gthe4_txprgdivresetdone_sync,
      I2 => Q(6),
      I3 => \cal_fail_store__0\,
      O => D(4)
    );
freq_counter_rst_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFEFE00303232"
    )
        port map (
      I0 => Q(0),
      I1 => cal_on_tx_reset_in_sync,
      I2 => Q(1),
      I3 => freq_counter_rst_reg,
      I4 => freq_counter_rst_i_2_n_0,
      I5 => freq_counter_rst_reg_0,
      O => \cpll_cal_state_reg[14]\
    );
freq_counter_rst_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0BBB"
    )
        port map (
      I0 => freq_counter_rst_reg_1,
      I1 => Q(0),
      I2 => Q(3),
      I3 => gthe4_txprgdivresetdone_sync,
      O => freq_counter_rst_i_2_n_0
    );
i_in_meta_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_meta_reg_0,
      Q => i_in_meta,
      R => '0'
    );
i_in_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync3,
      Q => gthe4_txprgdivresetdone_sync,
      R => '0'
    );
i_in_sync1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_meta,
      Q => i_in_sync1,
      R => '0'
    );
i_in_sync2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync1,
      Q => i_in_sync2,
      R => '0'
    );
i_in_sync3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync2,
      Q => i_in_sync3,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_fd73_pcs_pma_0_gtwizard_ultrascale_v1_7_17_bit_synchronizer_43 is
  port (
    txprogdivreset_int_reg : out STD_LOGIC;
    i_in_meta_reg_0 : in STD_LOGIC;
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txprogdivreset_int : in STD_LOGIC;
    \non_pcie_txoutclksel.GTHE4_TXPROGDIVRESET_OUT_reg\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_fd73_pcs_pma_0_gtwizard_ultrascale_v1_7_17_bit_synchronizer_43 : entity is "gtwizard_ultrascale_v1_7_17_bit_synchronizer";
end bd_fd73_pcs_pma_0_gtwizard_ultrascale_v1_7_17_bit_synchronizer_43;

architecture STRUCTURE of bd_fd73_pcs_pma_0_gtwizard_ultrascale_v1_7_17_bit_synchronizer_43 is
  signal i_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of i_in_meta : signal is "true";
  signal i_in_sync1 : STD_LOGIC;
  attribute async_reg of i_in_sync1 : signal is "true";
  signal i_in_sync2 : STD_LOGIC;
  attribute async_reg of i_in_sync2 : signal is "true";
  signal i_in_sync3 : STD_LOGIC;
  attribute async_reg of i_in_sync3 : signal is "true";
  signal user_txprogdivreset_sync : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of i_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of i_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync1_reg : label is std.standard.true;
  attribute KEEP of i_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync2_reg : label is std.standard.true;
  attribute KEEP of i_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of i_in_sync3_reg : label is std.standard.true;
  attribute KEEP of i_in_sync3_reg : label is "yes";
begin
i_in_meta_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_meta_reg_0,
      Q => i_in_meta,
      R => '0'
    );
i_in_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync3,
      Q => user_txprogdivreset_sync,
      R => '0'
    );
i_in_sync1_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_meta,
      Q => i_in_sync1,
      R => '0'
    );
i_in_sync2_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync1,
      Q => i_in_sync2,
      R => '0'
    );
i_in_sync3_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => i_in_sync2,
      Q => i_in_sync3,
      R => '0'
    );
\non_pcie_txoutclksel.GTHE4_TXPROGDIVRESET_OUT_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => txprogdivreset_int,
      I1 => \non_pcie_txoutclksel.GTHE4_TXPROGDIVRESET_OUT_reg\,
      I2 => user_txprogdivreset_sync,
      O => txprogdivreset_int_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_fd73_pcs_pma_0_gtwizard_ultrascale_v1_7_17_gte4_drp_arb is
  port (
    Q : out STD_LOGIC_VECTOR ( 15 downto 0 );
    cal_on_tx_drdy : out STD_LOGIC;
    DEN_O : out STD_LOGIC;
    DWE_O : out STD_LOGIC;
    DADDR_O : out STD_LOGIC_VECTOR ( 6 downto 0 );
    DI_O : out STD_LOGIC_VECTOR ( 15 downto 0 );
    drprst_in_sync : in STD_LOGIC;
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    DO_I : in STD_LOGIC_VECTOR ( 15 downto 0 );
    cal_on_tx_drpen_out : in STD_LOGIC;
    \addr_i_reg[27]_0\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    \data_i_reg[47]_0\ : in STD_LOGIC_VECTOR ( 15 downto 0 );
    cal_on_tx_drpwe_out : in STD_LOGIC;
    \gen_gtwizard_gthe4.drprdy_int\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_fd73_pcs_pma_0_gtwizard_ultrascale_v1_7_17_gte4_drp_arb : entity is "gtwizard_ultrascale_v1_7_17_gte4_drp_arb";
end bd_fd73_pcs_pma_0_gtwizard_ultrascale_v1_7_17_gte4_drp_arb;

architecture STRUCTURE of bd_fd73_pcs_pma_0_gtwizard_ultrascale_v1_7_17_gte4_drp_arb is
  signal CEB2 : STD_LOGIC;
  signal \DADDR_O[7]_i_1_n_0\ : STD_LOGIC;
  signal DEN_O_i_1_n_0 : STD_LOGIC;
  signal DEN_O_i_2_n_0 : STD_LOGIC;
  signal \DI_O[15]_i_1_n_0\ : STD_LOGIC;
  signal DO_USR_O0 : STD_LOGIC_VECTOR ( 47 downto 32 );
  signal \DO_USR_O[47]_i_1_n_0\ : STD_LOGIC;
  signal \DRDY_USR_O[2]_i_1_n_0\ : STD_LOGIC;
  signal \DRDY_USR_O[2]_i_2_n_0\ : STD_LOGIC;
  signal addr_i : STD_LOGIC_VECTOR ( 27 downto 21 );
  signal arb_state : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^cal_on_tx_drdy\ : STD_LOGIC;
  signal daddr : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal daddr0 : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal data_i : STD_LOGIC_VECTOR ( 47 downto 32 );
  signal di : STD_LOGIC;
  signal \di[0]_i_1_n_0\ : STD_LOGIC;
  signal \di[10]_i_1_n_0\ : STD_LOGIC;
  signal \di[11]_i_1_n_0\ : STD_LOGIC;
  signal \di[12]_i_1_n_0\ : STD_LOGIC;
  signal \di[13]_i_1_n_0\ : STD_LOGIC;
  signal \di[14]_i_1_n_0\ : STD_LOGIC;
  signal \di[15]_i_1_n_0\ : STD_LOGIC;
  signal \di[1]_i_1_n_0\ : STD_LOGIC;
  signal \di[2]_i_1_n_0\ : STD_LOGIC;
  signal \di[3]_i_1_n_0\ : STD_LOGIC;
  signal \di[4]_i_1_n_0\ : STD_LOGIC;
  signal \di[5]_i_1_n_0\ : STD_LOGIC;
  signal \di[6]_i_1_n_0\ : STD_LOGIC;
  signal \di[7]_i_1_n_0\ : STD_LOGIC;
  signal \di[8]_i_1_n_0\ : STD_LOGIC;
  signal \di[9]_i_1_n_0\ : STD_LOGIC;
  signal \di_reg_n_0_[0]\ : STD_LOGIC;
  signal \di_reg_n_0_[10]\ : STD_LOGIC;
  signal \di_reg_n_0_[11]\ : STD_LOGIC;
  signal \di_reg_n_0_[12]\ : STD_LOGIC;
  signal \di_reg_n_0_[13]\ : STD_LOGIC;
  signal \di_reg_n_0_[14]\ : STD_LOGIC;
  signal \di_reg_n_0_[15]\ : STD_LOGIC;
  signal \di_reg_n_0_[1]\ : STD_LOGIC;
  signal \di_reg_n_0_[2]\ : STD_LOGIC;
  signal \di_reg_n_0_[3]\ : STD_LOGIC;
  signal \di_reg_n_0_[4]\ : STD_LOGIC;
  signal \di_reg_n_0_[5]\ : STD_LOGIC;
  signal \di_reg_n_0_[6]\ : STD_LOGIC;
  signal \di_reg_n_0_[7]\ : STD_LOGIC;
  signal \di_reg_n_0_[8]\ : STD_LOGIC;
  signal \di_reg_n_0_[9]\ : STD_LOGIC;
  signal done_i_1_n_0 : STD_LOGIC;
  signal done_i_2_n_0 : STD_LOGIC;
  signal done_i_3_n_0 : STD_LOGIC;
  signal done_reg_n_0 : STD_LOGIC;
  signal drp_state : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \drp_state[0]_i_2_n_0\ : STD_LOGIC;
  signal \drp_state[1]_i_2_n_0\ : STD_LOGIC;
  signal \drp_state[4]_i_2_n_0\ : STD_LOGIC;
  signal \drp_state[5]_i_2_n_0\ : STD_LOGIC;
  signal \drp_state[6]_i_2_n_0\ : STD_LOGIC;
  signal \drp_state[6]_i_3_n_0\ : STD_LOGIC;
  signal \drp_state[6]_i_4_n_0\ : STD_LOGIC;
  signal \drp_state_reg_n_0_[0]\ : STD_LOGIC;
  signal \drp_state_reg_n_0_[1]\ : STD_LOGIC;
  signal \drp_state_reg_n_0_[2]\ : STD_LOGIC;
  signal \drp_state_reg_n_0_[4]\ : STD_LOGIC;
  signal \drp_state_reg_n_0_[5]\ : STD_LOGIC;
  signal \drp_state_reg_n_0_[6]\ : STD_LOGIC;
  signal en : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \en[2]_i_2_n_0\ : STD_LOGIC;
  signal \idx[0]_i_1_n_0\ : STD_LOGIC;
  signal \idx[1]_i_2_n_0\ : STD_LOGIC;
  signal \idx_reg_n_0_[0]\ : STD_LOGIC;
  signal \idx_reg_n_0_[1]\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal rd : STD_LOGIC;
  signal rd_i_1_n_0 : STD_LOGIC;
  signal rd_reg_n_0 : STD_LOGIC;
  signal timeout_cntr : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \timeout_cntr[5]_i_2_n_0\ : STD_LOGIC;
  signal \timeout_cntr[7]_i_1_n_0\ : STD_LOGIC;
  signal \timeout_cntr[7]_i_3_n_0\ : STD_LOGIC;
  signal \timeout_cntr[7]_i_4_n_0\ : STD_LOGIC;
  signal \timeout_cntr_reg_n_0_[0]\ : STD_LOGIC;
  signal \timeout_cntr_reg_n_0_[1]\ : STD_LOGIC;
  signal \timeout_cntr_reg_n_0_[2]\ : STD_LOGIC;
  signal \timeout_cntr_reg_n_0_[3]\ : STD_LOGIC;
  signal \timeout_cntr_reg_n_0_[4]\ : STD_LOGIC;
  signal \timeout_cntr_reg_n_0_[5]\ : STD_LOGIC;
  signal \timeout_cntr_reg_n_0_[6]\ : STD_LOGIC;
  signal \timeout_cntr_reg_n_0_[7]\ : STD_LOGIC;
  signal we : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \we[2]_i_1_n_0\ : STD_LOGIC;
  signal \we_reg_n_0_[2]\ : STD_LOGIC;
  signal wr : STD_LOGIC;
  signal wr_reg_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \DRDY_USR_O[2]_i_2\ : label is "soft_lutpair97";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \arb_state_reg[0]\ : label is "ARB_START:0001,ARB_INC:1000,ARB_WAIT:0010,ARB_REPORT:0100";
  attribute FSM_ENCODED_STATES of \arb_state_reg[1]\ : label is "ARB_START:0001,ARB_INC:1000,ARB_WAIT:0010,ARB_REPORT:0100";
  attribute FSM_ENCODED_STATES of \arb_state_reg[2]\ : label is "ARB_START:0001,ARB_INC:1000,ARB_WAIT:0010,ARB_REPORT:0100";
  attribute FSM_ENCODED_STATES of \arb_state_reg[3]\ : label is "ARB_START:0001,ARB_INC:1000,ARB_WAIT:0010,ARB_REPORT:0100";
  attribute SOFT_HLUTNM of \daddr[1]_i_1\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \daddr[2]_i_1\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \daddr[3]_i_1\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \daddr[4]_i_1\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \daddr[5]_i_1\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \daddr[6]_i_1\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \daddr[7]_i_2\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \di[0]_i_1\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \di[10]_i_1\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \di[11]_i_1\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \di[12]_i_1\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \di[13]_i_1\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \di[14]_i_1\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \di[15]_i_1\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \di[1]_i_1\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \di[2]_i_1\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \di[3]_i_1\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \di[4]_i_1\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \di[5]_i_1\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \di[6]_i_1\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \di[7]_i_1\ : label is "soft_lutpair106";
  attribute SOFT_HLUTNM of \di[8]_i_1\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \di[9]_i_1\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of done_i_2 : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \drp_state[1]_i_2\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \drp_state[4]_i_1\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \drp_state[4]_i_2\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \drp_state[5]_i_2\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \drp_state[6]_i_2\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \en[2]_i_2\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \idx[0]_i_1\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \idx[1]_i_2\ : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of rd_i_1 : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \timeout_cntr[0]_i_1\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \timeout_cntr[1]_i_1\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \timeout_cntr[2]_i_1\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \timeout_cntr[6]_i_1\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \timeout_cntr[7]_i_2\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \timeout_cntr[7]_i_3\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \we[2]_i_1\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of wr_i_2 : label is "soft_lutpair95";
begin
  cal_on_tx_drdy <= \^cal_on_tx_drdy\;
\DADDR_O[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000100010000"
    )
        port map (
      I0 => \drp_state_reg_n_0_[2]\,
      I1 => \drp_state_reg_n_0_[5]\,
      I2 => \drp_state_reg_n_0_[0]\,
      I3 => \drp_state_reg_n_0_[6]\,
      I4 => \drp_state_reg_n_0_[4]\,
      I5 => \drp_state_reg_n_0_[1]\,
      O => \DADDR_O[7]_i_1_n_0\
    );
\DADDR_O_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DADDR_O[7]_i_1_n_0\,
      D => daddr(1),
      Q => DADDR_O(0),
      R => drprst_in_sync
    );
\DADDR_O_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DADDR_O[7]_i_1_n_0\,
      D => daddr(2),
      Q => DADDR_O(1),
      R => drprst_in_sync
    );
\DADDR_O_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DADDR_O[7]_i_1_n_0\,
      D => daddr(3),
      Q => DADDR_O(2),
      R => drprst_in_sync
    );
\DADDR_O_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DADDR_O[7]_i_1_n_0\,
      D => daddr(4),
      Q => DADDR_O(3),
      R => drprst_in_sync
    );
\DADDR_O_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DADDR_O[7]_i_1_n_0\,
      D => daddr(5),
      Q => DADDR_O(4),
      R => drprst_in_sync
    );
\DADDR_O_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DADDR_O[7]_i_1_n_0\,
      D => daddr(6),
      Q => DADDR_O(5),
      R => drprst_in_sync
    );
\DADDR_O_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DADDR_O[7]_i_1_n_0\,
      D => daddr(7),
      Q => DADDR_O(6),
      R => drprst_in_sync
    );
DEN_O_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000116"
    )
        port map (
      I0 => \drp_state_reg_n_0_[4]\,
      I1 => \drp_state_reg_n_0_[1]\,
      I2 => \drp_state_reg_n_0_[5]\,
      I3 => \drp_state_reg_n_0_[2]\,
      I4 => \drp_state_reg_n_0_[6]\,
      I5 => \drp_state_reg_n_0_[0]\,
      O => DEN_O_i_1_n_0
    );
DEN_O_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \drp_state_reg_n_0_[5]\,
      I1 => \drp_state_reg_n_0_[2]\,
      O => DEN_O_i_2_n_0
    );
DEN_O_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => DEN_O_i_1_n_0,
      D => DEN_O_i_2_n_0,
      Q => DEN_O,
      R => drprst_in_sync
    );
\DI_O[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
        port map (
      I0 => \drp_state_reg_n_0_[1]\,
      I1 => \drp_state_reg_n_0_[4]\,
      I2 => \drp_state_reg_n_0_[2]\,
      I3 => \drp_state_reg_n_0_[5]\,
      I4 => \drp_state_reg_n_0_[0]\,
      I5 => \drp_state_reg_n_0_[6]\,
      O => \DI_O[15]_i_1_n_0\
    );
\DI_O_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DI_O[15]_i_1_n_0\,
      D => \di_reg_n_0_[0]\,
      Q => DI_O(0),
      R => drprst_in_sync
    );
\DI_O_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DI_O[15]_i_1_n_0\,
      D => \di_reg_n_0_[10]\,
      Q => DI_O(10),
      R => drprst_in_sync
    );
\DI_O_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DI_O[15]_i_1_n_0\,
      D => \di_reg_n_0_[11]\,
      Q => DI_O(11),
      R => drprst_in_sync
    );
\DI_O_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DI_O[15]_i_1_n_0\,
      D => \di_reg_n_0_[12]\,
      Q => DI_O(12),
      R => drprst_in_sync
    );
\DI_O_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DI_O[15]_i_1_n_0\,
      D => \di_reg_n_0_[13]\,
      Q => DI_O(13),
      R => drprst_in_sync
    );
\DI_O_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DI_O[15]_i_1_n_0\,
      D => \di_reg_n_0_[14]\,
      Q => DI_O(14),
      R => drprst_in_sync
    );
\DI_O_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DI_O[15]_i_1_n_0\,
      D => \di_reg_n_0_[15]\,
      Q => DI_O(15),
      R => drprst_in_sync
    );
\DI_O_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DI_O[15]_i_1_n_0\,
      D => \di_reg_n_0_[1]\,
      Q => DI_O(1),
      R => drprst_in_sync
    );
\DI_O_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DI_O[15]_i_1_n_0\,
      D => \di_reg_n_0_[2]\,
      Q => DI_O(2),
      R => drprst_in_sync
    );
\DI_O_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DI_O[15]_i_1_n_0\,
      D => \di_reg_n_0_[3]\,
      Q => DI_O(3),
      R => drprst_in_sync
    );
\DI_O_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DI_O[15]_i_1_n_0\,
      D => \di_reg_n_0_[4]\,
      Q => DI_O(4),
      R => drprst_in_sync
    );
\DI_O_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DI_O[15]_i_1_n_0\,
      D => \di_reg_n_0_[5]\,
      Q => DI_O(5),
      R => drprst_in_sync
    );
\DI_O_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DI_O[15]_i_1_n_0\,
      D => \di_reg_n_0_[6]\,
      Q => DI_O(6),
      R => drprst_in_sync
    );
\DI_O_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DI_O[15]_i_1_n_0\,
      D => \di_reg_n_0_[7]\,
      Q => DI_O(7),
      R => drprst_in_sync
    );
\DI_O_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DI_O[15]_i_1_n_0\,
      D => \di_reg_n_0_[8]\,
      Q => DI_O(8),
      R => drprst_in_sync
    );
\DI_O_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DI_O[15]_i_1_n_0\,
      D => \di_reg_n_0_[9]\,
      Q => DI_O(9),
      R => drprst_in_sync
    );
\DO_USR_O[47]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000001000000000"
    )
        port map (
      I0 => arb_state(0),
      I1 => arb_state(3),
      I2 => arb_state(2),
      I3 => arb_state(1),
      I4 => \idx_reg_n_0_[0]\,
      I5 => \idx_reg_n_0_[1]\,
      O => \DO_USR_O[47]_i_1_n_0\
    );
\DO_USR_O_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DO_USR_O[47]_i_1_n_0\,
      D => DO_USR_O0(32),
      Q => Q(0),
      R => drprst_in_sync
    );
\DO_USR_O_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DO_USR_O[47]_i_1_n_0\,
      D => DO_USR_O0(33),
      Q => Q(1),
      R => drprst_in_sync
    );
\DO_USR_O_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DO_USR_O[47]_i_1_n_0\,
      D => DO_USR_O0(34),
      Q => Q(2),
      R => drprst_in_sync
    );
\DO_USR_O_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DO_USR_O[47]_i_1_n_0\,
      D => DO_USR_O0(35),
      Q => Q(3),
      R => drprst_in_sync
    );
\DO_USR_O_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DO_USR_O[47]_i_1_n_0\,
      D => DO_USR_O0(36),
      Q => Q(4),
      R => drprst_in_sync
    );
\DO_USR_O_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DO_USR_O[47]_i_1_n_0\,
      D => DO_USR_O0(37),
      Q => Q(5),
      R => drprst_in_sync
    );
\DO_USR_O_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DO_USR_O[47]_i_1_n_0\,
      D => DO_USR_O0(38),
      Q => Q(6),
      R => drprst_in_sync
    );
\DO_USR_O_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DO_USR_O[47]_i_1_n_0\,
      D => DO_USR_O0(39),
      Q => Q(7),
      R => drprst_in_sync
    );
\DO_USR_O_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DO_USR_O[47]_i_1_n_0\,
      D => DO_USR_O0(40),
      Q => Q(8),
      R => drprst_in_sync
    );
\DO_USR_O_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DO_USR_O[47]_i_1_n_0\,
      D => DO_USR_O0(41),
      Q => Q(9),
      R => drprst_in_sync
    );
\DO_USR_O_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DO_USR_O[47]_i_1_n_0\,
      D => DO_USR_O0(42),
      Q => Q(10),
      R => drprst_in_sync
    );
\DO_USR_O_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DO_USR_O[47]_i_1_n_0\,
      D => DO_USR_O0(43),
      Q => Q(11),
      R => drprst_in_sync
    );
\DO_USR_O_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DO_USR_O[47]_i_1_n_0\,
      D => DO_USR_O0(44),
      Q => Q(12),
      R => drprst_in_sync
    );
\DO_USR_O_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DO_USR_O[47]_i_1_n_0\,
      D => DO_USR_O0(45),
      Q => Q(13),
      R => drprst_in_sync
    );
\DO_USR_O_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DO_USR_O[47]_i_1_n_0\,
      D => DO_USR_O0(46),
      Q => Q(14),
      R => drprst_in_sync
    );
\DO_USR_O_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \DO_USR_O[47]_i_1_n_0\,
      D => DO_USR_O0(47),
      Q => Q(15),
      R => drprst_in_sync
    );
\DRDY_USR_O[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFDFF00000020"
    )
        port map (
      I0 => \DRDY_USR_O[2]_i_2_n_0\,
      I1 => arb_state(1),
      I2 => arb_state(2),
      I3 => arb_state(3),
      I4 => arb_state(0),
      I5 => \^cal_on_tx_drdy\,
      O => \DRDY_USR_O[2]_i_1_n_0\
    );
\DRDY_USR_O[2]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \idx_reg_n_0_[1]\,
      I1 => \idx_reg_n_0_[0]\,
      O => \DRDY_USR_O[2]_i_2_n_0\
    );
\DRDY_USR_O_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => \DRDY_USR_O[2]_i_1_n_0\,
      Q => \^cal_on_tx_drdy\,
      R => drprst_in_sync
    );
DWE_O_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => DEN_O_i_1_n_0,
      D => \drp_state_reg_n_0_[4]\,
      Q => DWE_O,
      R => drprst_in_sync
    );
\addr_i_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => cal_on_tx_drpen_out,
      D => \addr_i_reg[27]_0\(0),
      Q => addr_i(21),
      R => drprst_in_sync
    );
\addr_i_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => cal_on_tx_drpen_out,
      D => \addr_i_reg[27]_0\(1),
      Q => addr_i(22),
      R => drprst_in_sync
    );
\addr_i_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => cal_on_tx_drpen_out,
      D => \addr_i_reg[27]_0\(2),
      Q => addr_i(23),
      R => drprst_in_sync
    );
\addr_i_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => cal_on_tx_drpen_out,
      D => \addr_i_reg[27]_0\(3),
      Q => addr_i(24),
      R => drprst_in_sync
    );
\addr_i_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => cal_on_tx_drpen_out,
      D => \addr_i_reg[27]_0\(4),
      Q => addr_i(25),
      R => drprst_in_sync
    );
\addr_i_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => cal_on_tx_drpen_out,
      D => \addr_i_reg[27]_0\(5),
      Q => addr_i(26),
      R => drprst_in_sync
    );
\addr_i_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => cal_on_tx_drpen_out,
      D => \addr_i_reg[27]_0\(6),
      Q => addr_i(27),
      R => drprst_in_sync
    );
\arb_state[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FEEB"
    )
        port map (
      I0 => arb_state(3),
      I1 => arb_state(0),
      I2 => arb_state(1),
      I3 => arb_state(2),
      O => p_0_in(0)
    );
\arb_state[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF00010000"
    )
        port map (
      I0 => arb_state(0),
      I1 => arb_state(3),
      I2 => done_reg_n_0,
      I3 => arb_state(2),
      I4 => arb_state(1),
      I5 => di,
      O => p_0_in(1)
    );
\arb_state[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => arb_state(1),
      I1 => done_reg_n_0,
      I2 => arb_state(2),
      I3 => arb_state(3),
      I4 => arb_state(0),
      O => p_0_in(2)
    );
\arb_state[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000F0700"
    )
        port map (
      I0 => en(2),
      I1 => \idx_reg_n_0_[1]\,
      I2 => arb_state(3),
      I3 => arb_state(0),
      I4 => arb_state(2),
      I5 => arb_state(1),
      O => p_0_in(3)
    );
\arb_state_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => p_0_in(0),
      Q => arb_state(0),
      S => drprst_in_sync
    );
\arb_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => p_0_in(1),
      Q => arb_state(1),
      R => drprst_in_sync
    );
\arb_state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => p_0_in(2),
      Q => arb_state(2),
      R => drprst_in_sync
    );
\arb_state_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => p_0_in(3),
      Q => arb_state(3),
      R => drprst_in_sync
    );
\daddr[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => addr_i(21),
      I1 => \idx_reg_n_0_[0]\,
      O => daddr0(1)
    );
\daddr[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => addr_i(22),
      I1 => \idx_reg_n_0_[0]\,
      O => daddr0(2)
    );
\daddr[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => addr_i(23),
      I1 => \idx_reg_n_0_[0]\,
      O => daddr0(3)
    );
\daddr[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => addr_i(24),
      I1 => \idx_reg_n_0_[0]\,
      O => daddr0(4)
    );
\daddr[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => addr_i(25),
      I1 => \idx_reg_n_0_[0]\,
      O => daddr0(5)
    );
\daddr[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => addr_i(26),
      I1 => \idx_reg_n_0_[0]\,
      O => daddr0(6)
    );
\daddr[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0010000000000000"
    )
        port map (
      I0 => arb_state(1),
      I1 => arb_state(2),
      I2 => arb_state(0),
      I3 => arb_state(3),
      I4 => \idx_reg_n_0_[1]\,
      I5 => en(2),
      O => di
    );
\daddr[7]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => addr_i(27),
      I1 => \idx_reg_n_0_[0]\,
      O => daddr0(7)
    );
\daddr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => di,
      D => daddr0(1),
      Q => daddr(1),
      R => drprst_in_sync
    );
\daddr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => di,
      D => daddr0(2),
      Q => daddr(2),
      R => drprst_in_sync
    );
\daddr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => di,
      D => daddr0(3),
      Q => daddr(3),
      R => drprst_in_sync
    );
\daddr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => di,
      D => daddr0(4),
      Q => daddr(4),
      R => drprst_in_sync
    );
\daddr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => di,
      D => daddr0(5),
      Q => daddr(5),
      R => drprst_in_sync
    );
\daddr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => di,
      D => daddr0(6),
      Q => daddr(6),
      R => drprst_in_sync
    );
\daddr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => di,
      D => daddr0(7),
      Q => daddr(7),
      R => drprst_in_sync
    );
\data_i_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => cal_on_tx_drpen_out,
      D => \data_i_reg[47]_0\(0),
      Q => data_i(32),
      R => drprst_in_sync
    );
\data_i_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => cal_on_tx_drpen_out,
      D => \data_i_reg[47]_0\(1),
      Q => data_i(33),
      R => drprst_in_sync
    );
\data_i_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => cal_on_tx_drpen_out,
      D => \data_i_reg[47]_0\(2),
      Q => data_i(34),
      R => drprst_in_sync
    );
\data_i_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => cal_on_tx_drpen_out,
      D => \data_i_reg[47]_0\(3),
      Q => data_i(35),
      R => drprst_in_sync
    );
\data_i_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => cal_on_tx_drpen_out,
      D => \data_i_reg[47]_0\(4),
      Q => data_i(36),
      R => drprst_in_sync
    );
\data_i_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => cal_on_tx_drpen_out,
      D => \data_i_reg[47]_0\(5),
      Q => data_i(37),
      R => drprst_in_sync
    );
\data_i_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => cal_on_tx_drpen_out,
      D => \data_i_reg[47]_0\(6),
      Q => data_i(38),
      R => drprst_in_sync
    );
\data_i_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => cal_on_tx_drpen_out,
      D => \data_i_reg[47]_0\(7),
      Q => data_i(39),
      R => drprst_in_sync
    );
\data_i_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => cal_on_tx_drpen_out,
      D => \data_i_reg[47]_0\(8),
      Q => data_i(40),
      R => drprst_in_sync
    );
\data_i_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => cal_on_tx_drpen_out,
      D => \data_i_reg[47]_0\(9),
      Q => data_i(41),
      R => drprst_in_sync
    );
\data_i_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => cal_on_tx_drpen_out,
      D => \data_i_reg[47]_0\(10),
      Q => data_i(42),
      R => drprst_in_sync
    );
\data_i_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => cal_on_tx_drpen_out,
      D => \data_i_reg[47]_0\(11),
      Q => data_i(43),
      R => drprst_in_sync
    );
\data_i_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => cal_on_tx_drpen_out,
      D => \data_i_reg[47]_0\(12),
      Q => data_i(44),
      R => drprst_in_sync
    );
\data_i_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => cal_on_tx_drpen_out,
      D => \data_i_reg[47]_0\(13),
      Q => data_i(45),
      R => drprst_in_sync
    );
\data_i_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => cal_on_tx_drpen_out,
      D => \data_i_reg[47]_0\(14),
      Q => data_i(46),
      R => drprst_in_sync
    );
\data_i_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => cal_on_tx_drpen_out,
      D => \data_i_reg[47]_0\(15),
      Q => data_i(47),
      R => drprst_in_sync
    );
\di[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => data_i(32),
      I1 => \idx_reg_n_0_[0]\,
      O => \di[0]_i_1_n_0\
    );
\di[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => data_i(42),
      I1 => \idx_reg_n_0_[0]\,
      O => \di[10]_i_1_n_0\
    );
\di[11]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => data_i(43),
      I1 => \idx_reg_n_0_[0]\,
      O => \di[11]_i_1_n_0\
    );
\di[12]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => data_i(44),
      I1 => \idx_reg_n_0_[0]\,
      O => \di[12]_i_1_n_0\
    );
\di[13]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => data_i(45),
      I1 => \idx_reg_n_0_[0]\,
      O => \di[13]_i_1_n_0\
    );
\di[14]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => data_i(46),
      I1 => \idx_reg_n_0_[0]\,
      O => \di[14]_i_1_n_0\
    );
\di[15]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => data_i(47),
      I1 => \idx_reg_n_0_[0]\,
      O => \di[15]_i_1_n_0\
    );
\di[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => data_i(33),
      I1 => \idx_reg_n_0_[0]\,
      O => \di[1]_i_1_n_0\
    );
\di[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => data_i(34),
      I1 => \idx_reg_n_0_[0]\,
      O => \di[2]_i_1_n_0\
    );
\di[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => data_i(35),
      I1 => \idx_reg_n_0_[0]\,
      O => \di[3]_i_1_n_0\
    );
\di[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => data_i(36),
      I1 => \idx_reg_n_0_[0]\,
      O => \di[4]_i_1_n_0\
    );
\di[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => data_i(37),
      I1 => \idx_reg_n_0_[0]\,
      O => \di[5]_i_1_n_0\
    );
\di[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => data_i(38),
      I1 => \idx_reg_n_0_[0]\,
      O => \di[6]_i_1_n_0\
    );
\di[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => data_i(39),
      I1 => \idx_reg_n_0_[0]\,
      O => \di[7]_i_1_n_0\
    );
\di[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => data_i(40),
      I1 => \idx_reg_n_0_[0]\,
      O => \di[8]_i_1_n_0\
    );
\di[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => data_i(41),
      I1 => \idx_reg_n_0_[0]\,
      O => \di[9]_i_1_n_0\
    );
\di_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => di,
      D => \di[0]_i_1_n_0\,
      Q => \di_reg_n_0_[0]\,
      R => drprst_in_sync
    );
\di_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => di,
      D => \di[10]_i_1_n_0\,
      Q => \di_reg_n_0_[10]\,
      R => drprst_in_sync
    );
\di_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => di,
      D => \di[11]_i_1_n_0\,
      Q => \di_reg_n_0_[11]\,
      R => drprst_in_sync
    );
\di_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => di,
      D => \di[12]_i_1_n_0\,
      Q => \di_reg_n_0_[12]\,
      R => drprst_in_sync
    );
\di_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => di,
      D => \di[13]_i_1_n_0\,
      Q => \di_reg_n_0_[13]\,
      R => drprst_in_sync
    );
\di_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => di,
      D => \di[14]_i_1_n_0\,
      Q => \di_reg_n_0_[14]\,
      R => drprst_in_sync
    );
\di_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => di,
      D => \di[15]_i_1_n_0\,
      Q => \di_reg_n_0_[15]\,
      R => drprst_in_sync
    );
\di_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => di,
      D => \di[1]_i_1_n_0\,
      Q => \di_reg_n_0_[1]\,
      R => drprst_in_sync
    );
\di_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => di,
      D => \di[2]_i_1_n_0\,
      Q => \di_reg_n_0_[2]\,
      R => drprst_in_sync
    );
\di_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => di,
      D => \di[3]_i_1_n_0\,
      Q => \di_reg_n_0_[3]\,
      R => drprst_in_sync
    );
\di_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => di,
      D => \di[4]_i_1_n_0\,
      Q => \di_reg_n_0_[4]\,
      R => drprst_in_sync
    );
\di_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => di,
      D => \di[5]_i_1_n_0\,
      Q => \di_reg_n_0_[5]\,
      R => drprst_in_sync
    );
\di_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => di,
      D => \di[6]_i_1_n_0\,
      Q => \di_reg_n_0_[6]\,
      R => drprst_in_sync
    );
\di_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => di,
      D => \di[7]_i_1_n_0\,
      Q => \di_reg_n_0_[7]\,
      R => drprst_in_sync
    );
\di_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => di,
      D => \di[8]_i_1_n_0\,
      Q => \di_reg_n_0_[8]\,
      R => drprst_in_sync
    );
\di_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => di,
      D => \di[9]_i_1_n_0\,
      Q => \di_reg_n_0_[9]\,
      R => drprst_in_sync
    );
\do_r_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => drp_state(6),
      D => DO_I(0),
      Q => DO_USR_O0(32),
      R => drprst_in_sync
    );
\do_r_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => drp_state(6),
      D => DO_I(10),
      Q => DO_USR_O0(42),
      R => drprst_in_sync
    );
\do_r_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => drp_state(6),
      D => DO_I(11),
      Q => DO_USR_O0(43),
      R => drprst_in_sync
    );
\do_r_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => drp_state(6),
      D => DO_I(12),
      Q => DO_USR_O0(44),
      R => drprst_in_sync
    );
\do_r_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => drp_state(6),
      D => DO_I(13),
      Q => DO_USR_O0(45),
      R => drprst_in_sync
    );
\do_r_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => drp_state(6),
      D => DO_I(14),
      Q => DO_USR_O0(46),
      R => drprst_in_sync
    );
\do_r_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => drp_state(6),
      D => DO_I(15),
      Q => DO_USR_O0(47),
      R => drprst_in_sync
    );
\do_r_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => drp_state(6),
      D => DO_I(1),
      Q => DO_USR_O0(33),
      R => drprst_in_sync
    );
\do_r_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => drp_state(6),
      D => DO_I(2),
      Q => DO_USR_O0(34),
      R => drprst_in_sync
    );
\do_r_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => drp_state(6),
      D => DO_I(3),
      Q => DO_USR_O0(35),
      R => drprst_in_sync
    );
\do_r_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => drp_state(6),
      D => DO_I(4),
      Q => DO_USR_O0(36),
      R => drprst_in_sync
    );
\do_r_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => drp_state(6),
      D => DO_I(5),
      Q => DO_USR_O0(37),
      R => drprst_in_sync
    );
\do_r_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => drp_state(6),
      D => DO_I(6),
      Q => DO_USR_O0(38),
      R => drprst_in_sync
    );
\do_r_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => drp_state(6),
      D => DO_I(7),
      Q => DO_USR_O0(39),
      R => drprst_in_sync
    );
\do_r_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => drp_state(6),
      D => DO_I(8),
      Q => DO_USR_O0(40),
      R => drprst_in_sync
    );
\do_r_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => drp_state(6),
      D => DO_I(9),
      Q => DO_USR_O0(41),
      R => drprst_in_sync
    );
done_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAABAAA8"
    )
        port map (
      I0 => done_i_2_n_0,
      I1 => drp_state(6),
      I2 => \DADDR_O[7]_i_1_n_0\,
      I3 => done_i_3_n_0,
      I4 => done_reg_n_0,
      O => done_i_1_n_0
    );
done_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0100"
    )
        port map (
      I0 => \drp_state_reg_n_0_[6]\,
      I1 => \drp_state_reg_n_0_[1]\,
      I2 => \drp_state_reg_n_0_[4]\,
      I3 => \drp_state[6]_i_3_n_0\,
      O => done_i_2_n_0
    );
done_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
        port map (
      I0 => \drp_state_reg_n_0_[0]\,
      I1 => \drp_state_reg_n_0_[6]\,
      I2 => \drp_state_reg_n_0_[2]\,
      I3 => \drp_state_reg_n_0_[5]\,
      I4 => \drp_state_reg_n_0_[1]\,
      I5 => \drp_state_reg_n_0_[4]\,
      O => done_i_3_n_0
    );
done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => done_i_1_n_0,
      Q => done_reg_n_0,
      R => drprst_in_sync
    );
\drp_state[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFEFEF8"
    )
        port map (
      I0 => \drp_state_reg_n_0_[4]\,
      I1 => \drp_state_reg_n_0_[1]\,
      I2 => \drp_state_reg_n_0_[6]\,
      I3 => \drp_state_reg_n_0_[2]\,
      I4 => \drp_state_reg_n_0_[5]\,
      I5 => \drp_state[0]_i_2_n_0\,
      O => drp_state(0)
    );
\drp_state[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0F0F0F0F0F0F01F"
    )
        port map (
      I0 => wr_reg_n_0,
      I1 => rd_reg_n_0,
      I2 => \drp_state_reg_n_0_[0]\,
      I3 => \drp_state_reg_n_0_[4]\,
      I4 => \drp_state_reg_n_0_[1]\,
      I5 => \drp_state[1]_i_2_n_0\,
      O => \drp_state[0]_i_2_n_0\
    );
\drp_state[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => rd_reg_n_0,
      I1 => \drp_state_reg_n_0_[0]\,
      I2 => \drp_state_reg_n_0_[6]\,
      I3 => \drp_state[1]_i_2_n_0\,
      I4 => \drp_state_reg_n_0_[1]\,
      I5 => \drp_state_reg_n_0_[4]\,
      O => drp_state(1)
    );
\drp_state[1]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \drp_state_reg_n_0_[2]\,
      I1 => \drp_state_reg_n_0_[5]\,
      O => \drp_state[1]_i_2_n_0\
    );
\drp_state[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000C0400"
    )
        port map (
      I0 => \drp_state[6]_i_3_n_0\,
      I1 => \drp_state[5]_i_2_n_0\,
      I2 => \drp_state_reg_n_0_[5]\,
      I3 => \drp_state_reg_n_0_[2]\,
      I4 => \drp_state_reg_n_0_[1]\,
      I5 => \drp_state_reg_n_0_[4]\,
      O => drp_state(2)
    );
\drp_state[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000020"
    )
        port map (
      I0 => \drp_state_reg_n_0_[0]\,
      I1 => \drp_state_reg_n_0_[6]\,
      I2 => wr_reg_n_0,
      I3 => rd_reg_n_0,
      I4 => \drp_state[4]_i_2_n_0\,
      O => drp_state(4)
    );
\drp_state[4]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \drp_state_reg_n_0_[4]\,
      I1 => \drp_state_reg_n_0_[1]\,
      I2 => \drp_state_reg_n_0_[5]\,
      I3 => \drp_state_reg_n_0_[2]\,
      O => \drp_state[4]_i_2_n_0\
    );
\drp_state[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000000C0040"
    )
        port map (
      I0 => \drp_state[6]_i_3_n_0\,
      I1 => \drp_state[5]_i_2_n_0\,
      I2 => \drp_state_reg_n_0_[5]\,
      I3 => \drp_state_reg_n_0_[2]\,
      I4 => \drp_state_reg_n_0_[4]\,
      I5 => \drp_state_reg_n_0_[1]\,
      O => drp_state(5)
    );
\drp_state[5]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \drp_state_reg_n_0_[0]\,
      I1 => \drp_state_reg_n_0_[6]\,
      O => \drp_state[5]_i_2_n_0\
    );
\drp_state[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000600000000"
    )
        port map (
      I0 => \drp_state_reg_n_0_[2]\,
      I1 => \drp_state_reg_n_0_[5]\,
      I2 => \drp_state_reg_n_0_[6]\,
      I3 => \drp_state_reg_n_0_[0]\,
      I4 => \drp_state[6]_i_2_n_0\,
      I5 => \drp_state[6]_i_3_n_0\,
      O => drp_state(6)
    );
\drp_state[6]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \drp_state_reg_n_0_[1]\,
      I1 => \drp_state_reg_n_0_[4]\,
      O => \drp_state[6]_i_2_n_0\
    );
\drp_state[6]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF80000000"
    )
        port map (
      I0 => \drp_state[6]_i_4_n_0\,
      I1 => \timeout_cntr_reg_n_0_[7]\,
      I2 => \timeout_cntr_reg_n_0_[6]\,
      I3 => \timeout_cntr_reg_n_0_[0]\,
      I4 => \timeout_cntr_reg_n_0_[1]\,
      I5 => \gen_gtwizard_gthe4.drprdy_int\,
      O => \drp_state[6]_i_3_n_0\
    );
\drp_state[6]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \timeout_cntr_reg_n_0_[3]\,
      I1 => \timeout_cntr_reg_n_0_[2]\,
      I2 => \timeout_cntr_reg_n_0_[5]\,
      I3 => \timeout_cntr_reg_n_0_[4]\,
      O => \drp_state[6]_i_4_n_0\
    );
\drp_state_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => drp_state(0),
      Q => \drp_state_reg_n_0_[0]\,
      S => drprst_in_sync
    );
\drp_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => drp_state(1),
      Q => \drp_state_reg_n_0_[1]\,
      R => drprst_in_sync
    );
\drp_state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => drp_state(2),
      Q => \drp_state_reg_n_0_[2]\,
      R => drprst_in_sync
    );
\drp_state_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => drp_state(4),
      Q => \drp_state_reg_n_0_[4]\,
      R => drprst_in_sync
    );
\drp_state_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => drp_state(5),
      Q => \drp_state_reg_n_0_[5]\,
      R => drprst_in_sync
    );
\drp_state_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => drp_state(6),
      Q => \drp_state_reg_n_0_[6]\,
      R => drprst_in_sync
    );
\en[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AEAA"
    )
        port map (
      I0 => cal_on_tx_drpen_out,
      I1 => \idx_reg_n_0_[1]\,
      I2 => \idx_reg_n_0_[0]\,
      I3 => done_reg_n_0,
      O => we(2)
    );
\en[2]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DF00"
    )
        port map (
      I0 => \idx_reg_n_0_[1]\,
      I1 => \idx_reg_n_0_[0]\,
      I2 => done_reg_n_0,
      I3 => cal_on_tx_drpen_out,
      O => \en[2]_i_2_n_0\
    );
\en_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => we(2),
      D => \en[2]_i_2_n_0\,
      Q => en(2),
      R => drprst_in_sync
    );
\idx[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \idx_reg_n_0_[1]\,
      I1 => \idx_reg_n_0_[0]\,
      O => \idx[0]_i_1_n_0\
    );
\idx[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => arb_state(0),
      I1 => arb_state(3),
      I2 => arb_state(2),
      I3 => arb_state(1),
      O => CEB2
    );
\idx[1]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \idx_reg_n_0_[0]\,
      I1 => \idx_reg_n_0_[1]\,
      O => \idx[1]_i_2_n_0\
    );
\idx_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => CEB2,
      D => \idx[0]_i_1_n_0\,
      Q => \idx_reg_n_0_[0]\,
      R => drprst_in_sync
    );
\idx_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => CEB2,
      D => \idx[1]_i_2_n_0\,
      Q => \idx_reg_n_0_[1]\,
      R => drprst_in_sync
    );
rd_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"1000"
    )
        port map (
      I0 => arb_state(1),
      I1 => \we_reg_n_0_[2]\,
      I2 => \idx_reg_n_0_[1]\,
      I3 => en(2),
      O => rd_i_1_n_0
    );
rd_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => rd,
      D => rd_i_1_n_0,
      Q => rd_reg_n_0,
      R => drprst_in_sync
    );
\timeout_cntr[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0E"
    )
        port map (
      I0 => \drp_state_reg_n_0_[5]\,
      I1 => \drp_state_reg_n_0_[2]\,
      I2 => \timeout_cntr_reg_n_0_[0]\,
      O => timeout_cntr(0)
    );
\timeout_cntr[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0EE0"
    )
        port map (
      I0 => \drp_state_reg_n_0_[2]\,
      I1 => \drp_state_reg_n_0_[5]\,
      I2 => \timeout_cntr_reg_n_0_[0]\,
      I3 => \timeout_cntr_reg_n_0_[1]\,
      O => timeout_cntr(1)
    );
\timeout_cntr[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"77708880"
    )
        port map (
      I0 => \timeout_cntr_reg_n_0_[1]\,
      I1 => \timeout_cntr_reg_n_0_[0]\,
      I2 => \drp_state_reg_n_0_[5]\,
      I3 => \drp_state_reg_n_0_[2]\,
      I4 => \timeout_cntr_reg_n_0_[2]\,
      O => timeout_cntr(2)
    );
\timeout_cntr[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F7F7F0080808000"
    )
        port map (
      I0 => \timeout_cntr_reg_n_0_[2]\,
      I1 => \timeout_cntr_reg_n_0_[0]\,
      I2 => \timeout_cntr_reg_n_0_[1]\,
      I3 => \drp_state_reg_n_0_[5]\,
      I4 => \drp_state_reg_n_0_[2]\,
      I5 => \timeout_cntr_reg_n_0_[3]\,
      O => timeout_cntr(3)
    );
\timeout_cntr[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFF000080000000"
    )
        port map (
      I0 => \timeout_cntr_reg_n_0_[1]\,
      I1 => \timeout_cntr_reg_n_0_[0]\,
      I2 => \timeout_cntr_reg_n_0_[2]\,
      I3 => \timeout_cntr_reg_n_0_[3]\,
      I4 => \drp_state[1]_i_2_n_0\,
      I5 => \timeout_cntr_reg_n_0_[4]\,
      O => timeout_cntr(4)
    );
\timeout_cntr[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF7F000000800000"
    )
        port map (
      I0 => \timeout_cntr_reg_n_0_[4]\,
      I1 => \timeout_cntr_reg_n_0_[3]\,
      I2 => \timeout_cntr_reg_n_0_[2]\,
      I3 => \timeout_cntr[5]_i_2_n_0\,
      I4 => \drp_state[1]_i_2_n_0\,
      I5 => \timeout_cntr_reg_n_0_[5]\,
      O => timeout_cntr(5)
    );
\timeout_cntr[5]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \timeout_cntr_reg_n_0_[1]\,
      I1 => \timeout_cntr_reg_n_0_[0]\,
      O => \timeout_cntr[5]_i_2_n_0\
    );
\timeout_cntr[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A854"
    )
        port map (
      I0 => \timeout_cntr[7]_i_4_n_0\,
      I1 => \drp_state_reg_n_0_[5]\,
      I2 => \drp_state_reg_n_0_[2]\,
      I3 => \timeout_cntr_reg_n_0_[6]\,
      O => timeout_cntr(6)
    );
\timeout_cntr[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000055C"
    )
        port map (
      I0 => \drp_state[4]_i_2_n_0\,
      I1 => \timeout_cntr[7]_i_3_n_0\,
      I2 => \drp_state_reg_n_0_[6]\,
      I3 => \drp_state_reg_n_0_[0]\,
      I4 => drprst_in_sync,
      O => \timeout_cntr[7]_i_1_n_0\
    );
\timeout_cntr[7]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E00EE0E0"
    )
        port map (
      I0 => \drp_state_reg_n_0_[5]\,
      I1 => \drp_state_reg_n_0_[2]\,
      I2 => \timeout_cntr_reg_n_0_[7]\,
      I3 => \timeout_cntr[7]_i_4_n_0\,
      I4 => \timeout_cntr_reg_n_0_[6]\,
      O => timeout_cntr(7)
    );
\timeout_cntr[7]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0116"
    )
        port map (
      I0 => \drp_state_reg_n_0_[2]\,
      I1 => \drp_state_reg_n_0_[5]\,
      I2 => \drp_state_reg_n_0_[1]\,
      I3 => \drp_state_reg_n_0_[4]\,
      O => \timeout_cntr[7]_i_3_n_0\
    );
\timeout_cntr[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \timeout_cntr_reg_n_0_[1]\,
      I1 => \timeout_cntr_reg_n_0_[0]\,
      I2 => \timeout_cntr_reg_n_0_[2]\,
      I3 => \timeout_cntr_reg_n_0_[3]\,
      I4 => \timeout_cntr_reg_n_0_[4]\,
      I5 => \timeout_cntr_reg_n_0_[5]\,
      O => \timeout_cntr[7]_i_4_n_0\
    );
\timeout_cntr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \timeout_cntr[7]_i_1_n_0\,
      D => timeout_cntr(0),
      Q => \timeout_cntr_reg_n_0_[0]\,
      R => '0'
    );
\timeout_cntr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \timeout_cntr[7]_i_1_n_0\,
      D => timeout_cntr(1),
      Q => \timeout_cntr_reg_n_0_[1]\,
      R => '0'
    );
\timeout_cntr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \timeout_cntr[7]_i_1_n_0\,
      D => timeout_cntr(2),
      Q => \timeout_cntr_reg_n_0_[2]\,
      R => '0'
    );
\timeout_cntr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \timeout_cntr[7]_i_1_n_0\,
      D => timeout_cntr(3),
      Q => \timeout_cntr_reg_n_0_[3]\,
      R => '0'
    );
\timeout_cntr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \timeout_cntr[7]_i_1_n_0\,
      D => timeout_cntr(4),
      Q => \timeout_cntr_reg_n_0_[4]\,
      R => '0'
    );
\timeout_cntr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \timeout_cntr[7]_i_1_n_0\,
      D => timeout_cntr(5),
      Q => \timeout_cntr_reg_n_0_[5]\,
      R => '0'
    );
\timeout_cntr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \timeout_cntr[7]_i_1_n_0\,
      D => timeout_cntr(6),
      Q => \timeout_cntr_reg_n_0_[6]\,
      R => '0'
    );
\timeout_cntr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \timeout_cntr[7]_i_1_n_0\,
      D => timeout_cntr(7),
      Q => \timeout_cntr_reg_n_0_[7]\,
      R => '0'
    );
\we[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DF00"
    )
        port map (
      I0 => \idx_reg_n_0_[1]\,
      I1 => \idx_reg_n_0_[0]\,
      I2 => done_reg_n_0,
      I3 => cal_on_tx_drpwe_out,
      O => \we[2]_i_1_n_0\
    );
\we_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => we(2),
      D => \we[2]_i_1_n_0\,
      Q => \we_reg_n_0_[2]\,
      R => drprst_in_sync
    );
wr_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0012"
    )
        port map (
      I0 => arb_state(1),
      I1 => arb_state(2),
      I2 => arb_state(0),
      I3 => arb_state(3),
      O => rd
    );
wr_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => arb_state(1),
      I1 => \we_reg_n_0_[2]\,
      I2 => \idx_reg_n_0_[1]\,
      I3 => en(2),
      O => wr
    );
wr_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => rd,
      D => wr,
      Q => wr_reg_n_0,
      R => drprst_in_sync
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_fd73_pcs_pma_0_gtwizard_ultrascale_v1_7_17_gthe4_channel is
  port (
    in0 : out STD_LOGIC;
    \gen_gtwizard_gthe4.drprdy_int\ : out STD_LOGIC;
    gthtxn_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gthtxp_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_gtwizard_gthe4.gtpowergood_int\ : out STD_LOGIC;
    rxcdrlock_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxoutclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxoutclkpcs_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxphaligndone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userclk_rx_active_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxresetdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxsyncdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txoutclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_0\ : out STD_LOGIC;
    txresetdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userdata_rx_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    rxctrl0_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    rxctrl1_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    txbufstatus_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxctrl2_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    rxctrl3_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_1\ : out STD_LOGIC;
    \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_2\ : in STD_LOGIC;
    \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_3\ : in STD_LOGIC;
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    DEN_O : in STD_LOGIC;
    DWE_O : in STD_LOGIC;
    gthrxn_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gthrxp_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtrefclk0_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_gtwizard_gthe4.delay_pwrgood_gtrxreset_int\ : in STD_LOGIC;
    \gen_gtwizard_gthe4.gttxreset_int\ : in STD_LOGIC;
    \gen_gtwizard_gthe4.rxdlysreset_int\ : in STD_LOGIC;
    rxmcommaalignen_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_gtwizard_gthe4.rxprogdivreset_int\ : in STD_LOGIC;
    RXRATE : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_gtwizard_gthe4.rxuserrdy_int\ : in STD_LOGIC;
    rxusrclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txelecidle_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_gtwizard_gthe4.txprogdivreset_ch_int\ : in STD_LOGIC;
    \gen_gtwizard_gthe4.txuserrdy_int\ : in STD_LOGIC;
    txusrclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userdata_tx_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    txctrl0_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    txctrl1_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    RXPD : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_4\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    txctrl2_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_5\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    lopt : in STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : out STD_LOGIC;
    lopt_3 : out STD_LOGIC;
    lopt_4 : out STD_LOGIC;
    lopt_5 : out STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_fd73_pcs_pma_0_gtwizard_ultrascale_v1_7_17_gthe4_channel : entity is "gtwizard_ultrascale_v1_7_17_gthe4_channel";
end bd_fd73_pcs_pma_0_gtwizard_ultrascale_v1_7_17_gthe4_channel;

architecture STRUCTURE of bd_fd73_pcs_pma_0_gtwizard_ultrascale_v1_7_17_gthe4_channel is
  signal \^gen_gtwizard_gthe4.gtpowergood_int\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_0\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_1\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_100\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_101\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_102\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_103\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_104\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_105\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_106\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_107\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_108\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_109\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_11\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_110\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_111\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_112\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_113\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_114\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_115\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_116\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_117\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_118\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_119\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_12\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_120\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_121\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_122\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_123\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_124\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_125\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_126\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_127\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_128\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_129\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_13\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_130\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_131\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_132\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_133\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_134\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_135\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_136\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_137\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_138\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_139\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_14\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_140\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_141\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_142\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_143\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_144\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_145\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_146\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_147\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_148\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_149\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_15\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_150\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_151\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_152\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_153\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_154\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_155\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_156\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_157\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_158\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_159\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_16\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_160\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_161\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_162\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_163\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_164\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_165\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_166\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_167\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_168\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_169\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_17\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_170\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_171\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_172\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_173\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_174\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_175\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_176\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_177\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_178\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_179\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_18\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_180\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_181\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_182\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_183\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_184\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_185\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_186\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_187\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_188\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_189\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_19\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_190\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_2\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_20\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_207\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_208\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_209\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_21\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_210\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_211\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_212\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_213\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_214\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_215\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_216\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_217\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_218\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_219\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_22\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_220\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_221\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_222\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_239\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_24\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_240\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_241\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_242\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_243\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_244\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_245\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_246\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_247\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_248\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_249\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_25\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_250\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_251\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_252\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_253\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_254\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_255\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_256\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_257\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_258\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_259\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_26\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_260\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_261\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_262\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_263\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_264\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_265\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_266\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_267\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_268\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_269\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_27\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_270\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_271\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_272\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_273\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_274\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_275\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_276\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_277\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_278\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_279\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_28\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_280\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_281\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_282\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_283\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_284\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_287\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_288\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_289\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_29\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_290\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_291\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_292\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_293\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_294\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_295\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_296\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_297\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_298\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_299\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_30\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_300\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_303\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_304\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_305\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_306\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_307\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_308\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_309\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_31\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_310\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_311\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_312\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_313\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_314\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_316\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_317\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_318\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_319\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_32\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_320\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_321\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_322\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_323\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_324\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_325\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_326\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_327\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_328\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_329\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_33\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_330\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_331\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_332\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_333\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_334\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_335\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_336\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_337\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_338\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_339\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_34\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_340\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_341\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_342\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_343\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_344\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_345\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_348\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_349\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_35\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_350\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_351\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_352\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_353\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_356\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_357\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_358\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_359\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_36\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_360\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_361\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_362\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_363\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_364\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_365\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_366\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_367\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_368\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_369\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_37\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_370\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_371\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_372\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_373\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_374\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_375\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_376\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_377\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_378\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_379\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_38\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_380\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_39\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_4\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_40\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_41\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_43\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_46\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_48\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_49\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_5\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_50\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_51\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_52\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_53\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_54\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_56\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_57\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_58\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_59\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_61\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_62\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_63\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_64\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_65\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_67\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_68\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_69\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_7\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_70\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_71\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_73\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_74\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_75\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_77\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_78\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_79\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_80\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_81\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_82\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_83\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_84\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_85\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_86\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_87\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_88\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_89\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_90\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_91\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_92\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_93\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_94\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_95\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_96\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_97\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_98\ : STD_LOGIC;
  signal \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_99\ : STD_LOGIC;
  signal \^rxoutclk_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^rxphaligndone_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^txoutclk_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \xlnx_opt_\ : STD_LOGIC;
  signal \xlnx_opt__1\ : STD_LOGIC;
  signal \xlnx_opt__2\ : STD_LOGIC;
  signal \xlnx_opt__3\ : STD_LOGIC;
  attribute OPT_MODIFIED : string;
  attribute OPT_MODIFIED of BUFG_GT_SYNC : label is "MLO";
  attribute OPT_MODIFIED of BUFG_GT_SYNC_1 : label is "MLO";
  attribute box_type : string;
  attribute box_type of \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST\ : label is "PRIMITIVE";
begin
  \gen_gtwizard_gthe4.gtpowergood_int\ <= \^gen_gtwizard_gthe4.gtpowergood_int\;
  lopt_2 <= \xlnx_opt_\;
  lopt_3 <= \xlnx_opt__1\;
  lopt_4 <= \xlnx_opt__2\;
  lopt_5 <= \xlnx_opt__3\;
  rxoutclk_out(0) <= \^rxoutclk_out\(0);
  rxphaligndone_out(0) <= \^rxphaligndone_out\(0);
  txoutclk_out(0) <= \^txoutclk_out\(0);
BUFG_GT_SYNC: unisim.vcomponents.BUFG_GT_SYNC
     port map (
      CE => lopt,
      CESYNC => \xlnx_opt_\,
      CLK => \^rxoutclk_out\(0),
      CLR => lopt_1,
      CLRSYNC => \xlnx_opt__1\
    );
BUFG_GT_SYNC_1: unisim.vcomponents.BUFG_GT_SYNC
     port map (
      CE => lopt,
      CESYNC => \xlnx_opt__2\,
      CLK => \^txoutclk_out\(0),
      CLR => lopt_1,
      CLRSYNC => \xlnx_opt__3\
    );
\gen_powergood_delay.intclk_rrst_n_r[4]_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^gen_gtwizard_gthe4.gtpowergood_int\,
      O => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_1\
    );
\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST\: unisim.vcomponents.GTHE4_CHANNEL
    generic map(
      ACJTAG_DEBUG_MODE => '0',
      ACJTAG_MODE => '0',
      ACJTAG_RESET => '0',
      ADAPT_CFG0 => X"1000",
      ADAPT_CFG1 => X"C800",
      ADAPT_CFG2 => X"0000",
      ALIGN_COMMA_DOUBLE => "FALSE",
      ALIGN_COMMA_ENABLE => B"1111111111",
      ALIGN_COMMA_WORD => 2,
      ALIGN_MCOMMA_DET => "TRUE",
      ALIGN_MCOMMA_VALUE => B"1010000011",
      ALIGN_PCOMMA_DET => "TRUE",
      ALIGN_PCOMMA_VALUE => B"0101111100",
      A_RXOSCALRESET => '0',
      A_RXPROGDIVRESET => '0',
      A_RXTERMINATION => '1',
      A_TXDIFFCTRL => B"01100",
      A_TXPROGDIVRESET => '0',
      CAPBYPASS_FORCE => '0',
      CBCC_DATA_SOURCE_SEL => "DECODED",
      CDR_SWAP_MODE_EN => '0',
      CFOK_PWRSVE_EN => '1',
      CHAN_BOND_KEEP_ALIGN => "FALSE",
      CHAN_BOND_MAX_SKEW => 1,
      CHAN_BOND_SEQ_1_1 => B"0000000000",
      CHAN_BOND_SEQ_1_2 => B"0000000000",
      CHAN_BOND_SEQ_1_3 => B"0000000000",
      CHAN_BOND_SEQ_1_4 => B"0000000000",
      CHAN_BOND_SEQ_1_ENABLE => B"1111",
      CHAN_BOND_SEQ_2_1 => B"0000000000",
      CHAN_BOND_SEQ_2_2 => B"0000000000",
      CHAN_BOND_SEQ_2_3 => B"0000000000",
      CHAN_BOND_SEQ_2_4 => B"0000000000",
      CHAN_BOND_SEQ_2_ENABLE => B"1111",
      CHAN_BOND_SEQ_2_USE => "FALSE",
      CHAN_BOND_SEQ_LEN => 1,
      CH_HSPMUX => X"3C3C",
      CKCAL1_CFG_0 => B"1100000011000000",
      CKCAL1_CFG_1 => B"0101000011000000",
      CKCAL1_CFG_2 => B"0000000000001010",
      CKCAL1_CFG_3 => B"0000000000000000",
      CKCAL2_CFG_0 => B"1100000011000000",
      CKCAL2_CFG_1 => B"1000000011000000",
      CKCAL2_CFG_2 => B"0000000000000000",
      CKCAL2_CFG_3 => B"0000000000000000",
      CKCAL2_CFG_4 => B"0000000000000000",
      CKCAL_RSVD0 => X"0080",
      CKCAL_RSVD1 => X"0400",
      CLK_CORRECT_USE => "FALSE",
      CLK_COR_KEEP_IDLE => "FALSE",
      CLK_COR_MAX_LAT => 20,
      CLK_COR_MIN_LAT => 18,
      CLK_COR_PRECEDENCE => "TRUE",
      CLK_COR_REPEAT_WAIT => 0,
      CLK_COR_SEQ_1_1 => B"0100000000",
      CLK_COR_SEQ_1_2 => B"0100000000",
      CLK_COR_SEQ_1_3 => B"0100000000",
      CLK_COR_SEQ_1_4 => B"0100000000",
      CLK_COR_SEQ_1_ENABLE => B"1111",
      CLK_COR_SEQ_2_1 => B"0100000000",
      CLK_COR_SEQ_2_2 => B"0100000000",
      CLK_COR_SEQ_2_3 => B"0100000000",
      CLK_COR_SEQ_2_4 => B"0100000000",
      CLK_COR_SEQ_2_ENABLE => B"1111",
      CLK_COR_SEQ_2_USE => "FALSE",
      CLK_COR_SEQ_LEN => 1,
      CPLL_CFG0 => X"01FA",
      CPLL_CFG1 => X"0023",
      CPLL_CFG2 => X"0002",
      CPLL_CFG3 => X"0000",
      CPLL_FBDIV => 4,
      CPLL_FBDIV_45 => 4,
      CPLL_INIT_CFG0 => X"02B2",
      CPLL_LOCK_CFG => X"01E8",
      CPLL_REFCLK_DIV => 1,
      CTLE3_OCAP_EXT_CTRL => B"000",
      CTLE3_OCAP_EXT_EN => '0',
      DDI_CTRL => B"00",
      DDI_REALIGN_WAIT => 15,
      DEC_MCOMMA_DETECT => "TRUE",
      DEC_PCOMMA_DETECT => "TRUE",
      DEC_VALID_COMMA_ONLY => "FALSE",
      DELAY_ELEC => '0',
      DMONITOR_CFG0 => B"00" & X"00",
      DMONITOR_CFG1 => X"00",
      ES_CLK_PHASE_SEL => '0',
      ES_CONTROL => B"000000",
      ES_ERRDET_EN => "FALSE",
      ES_EYE_SCAN_EN => "FALSE",
      ES_HORZ_OFFSET => X"000",
      ES_PRESCALE => B"00000",
      ES_QUALIFIER0 => X"0000",
      ES_QUALIFIER1 => X"0000",
      ES_QUALIFIER2 => X"0000",
      ES_QUALIFIER3 => X"0000",
      ES_QUALIFIER4 => X"0000",
      ES_QUALIFIER5 => X"0000",
      ES_QUALIFIER6 => X"0000",
      ES_QUALIFIER7 => X"0000",
      ES_QUALIFIER8 => X"0000",
      ES_QUALIFIER9 => X"0000",
      ES_QUAL_MASK0 => X"0000",
      ES_QUAL_MASK1 => X"0000",
      ES_QUAL_MASK2 => X"0000",
      ES_QUAL_MASK3 => X"0000",
      ES_QUAL_MASK4 => X"0000",
      ES_QUAL_MASK5 => X"0000",
      ES_QUAL_MASK6 => X"0000",
      ES_QUAL_MASK7 => X"0000",
      ES_QUAL_MASK8 => X"0000",
      ES_QUAL_MASK9 => X"0000",
      ES_SDATA_MASK0 => X"0000",
      ES_SDATA_MASK1 => X"0000",
      ES_SDATA_MASK2 => X"0000",
      ES_SDATA_MASK3 => X"0000",
      ES_SDATA_MASK4 => X"0000",
      ES_SDATA_MASK5 => X"0000",
      ES_SDATA_MASK6 => X"0000",
      ES_SDATA_MASK7 => X"0000",
      ES_SDATA_MASK8 => X"0000",
      ES_SDATA_MASK9 => X"0000",
      EYE_SCAN_SWAP_EN => '0',
      FTS_DESKEW_SEQ_ENABLE => B"1111",
      FTS_LANE_DESKEW_CFG => B"1111",
      FTS_LANE_DESKEW_EN => "FALSE",
      GEARBOX_MODE => B"00000",
      ISCAN_CK_PH_SEL2 => '0',
      LOCAL_MASTER => '1',
      LPBK_BIAS_CTRL => B"100",
      LPBK_EN_RCAL_B => '0',
      LPBK_EXT_RCAL => B"1000",
      LPBK_IND_CTRL0 => B"000",
      LPBK_IND_CTRL1 => B"000",
      LPBK_IND_CTRL2 => B"000",
      LPBK_RG_CTRL => B"1110",
      OOBDIVCTL => B"00",
      OOB_PWRUP => '0',
      PCI3_AUTO_REALIGN => "OVR_1K_BLK",
      PCI3_PIPE_RX_ELECIDLE => '0',
      PCI3_RX_ASYNC_EBUF_BYPASS => B"00",
      PCI3_RX_ELECIDLE_EI2_ENABLE => '0',
      PCI3_RX_ELECIDLE_H2L_COUNT => B"000000",
      PCI3_RX_ELECIDLE_H2L_DISABLE => B"000",
      PCI3_RX_ELECIDLE_HI_COUNT => B"000000",
      PCI3_RX_ELECIDLE_LP4_DISABLE => '0',
      PCI3_RX_FIFO_DISABLE => '0',
      PCIE3_CLK_COR_EMPTY_THRSH => B"00000",
      PCIE3_CLK_COR_FULL_THRSH => B"010000",
      PCIE3_CLK_COR_MAX_LAT => B"00100",
      PCIE3_CLK_COR_MIN_LAT => B"00000",
      PCIE3_CLK_COR_THRSH_TIMER => B"001000",
      PCIE_BUFG_DIV_CTRL => X"1000",
      PCIE_PLL_SEL_MODE_GEN12 => B"00",
      PCIE_PLL_SEL_MODE_GEN3 => B"11",
      PCIE_PLL_SEL_MODE_GEN4 => B"10",
      PCIE_RXPCS_CFG_GEN3 => X"0AA5",
      PCIE_RXPMA_CFG => X"280A",
      PCIE_TXPCS_CFG_GEN3 => X"2CA4",
      PCIE_TXPMA_CFG => X"280A",
      PCS_PCIE_EN => "FALSE",
      PCS_RSVD0 => B"0000000000000000",
      PD_TRANS_TIME_FROM_P2 => X"03C",
      PD_TRANS_TIME_NONE_P2 => X"19",
      PD_TRANS_TIME_TO_P2 => X"64",
      PREIQ_FREQ_BST => 0,
      PROCESS_PAR => B"010",
      RATE_SW_USE_DRP => '1',
      RCLK_SIPO_DLY_ENB => '0',
      RCLK_SIPO_INV_EN => '0',
      RESET_POWERSAVE_DISABLE => '0',
      RTX_BUF_CML_CTRL => B"010",
      RTX_BUF_TERM_CTRL => B"00",
      RXBUFRESET_TIME => B"00011",
      RXBUF_ADDR_MODE => "FAST",
      RXBUF_EIDLE_HI_CNT => B"1000",
      RXBUF_EIDLE_LO_CNT => B"0000",
      RXBUF_EN => "FALSE",
      RXBUF_RESET_ON_CB_CHANGE => "TRUE",
      RXBUF_RESET_ON_COMMAALIGN => "FALSE",
      RXBUF_RESET_ON_EIDLE => "FALSE",
      RXBUF_RESET_ON_RATE_CHANGE => "TRUE",
      RXBUF_THRESH_OVFLW => 0,
      RXBUF_THRESH_OVRD => "FALSE",
      RXBUF_THRESH_UNDFLW => 4,
      RXCDRFREQRESET_TIME => B"00001",
      RXCDRPHRESET_TIME => B"00001",
      RXCDR_CFG0 => X"0003",
      RXCDR_CFG0_GEN3 => X"0003",
      RXCDR_CFG1 => X"0000",
      RXCDR_CFG1_GEN3 => X"0000",
      RXCDR_CFG2 => X"0249",
      RXCDR_CFG2_GEN2 => B"10" & X"49",
      RXCDR_CFG2_GEN3 => X"0249",
      RXCDR_CFG2_GEN4 => X"0164",
      RXCDR_CFG3 => X"0012",
      RXCDR_CFG3_GEN2 => B"01" & X"2",
      RXCDR_CFG3_GEN3 => X"0012",
      RXCDR_CFG3_GEN4 => X"0012",
      RXCDR_CFG4 => X"5CF6",
      RXCDR_CFG4_GEN3 => X"5CF6",
      RXCDR_CFG5 => X"B46B",
      RXCDR_CFG5_GEN3 => X"146B",
      RXCDR_FR_RESET_ON_EIDLE => '0',
      RXCDR_HOLD_DURING_EIDLE => '0',
      RXCDR_LOCK_CFG0 => X"2201",
      RXCDR_LOCK_CFG1 => X"9FFF",
      RXCDR_LOCK_CFG2 => X"77C3",
      RXCDR_LOCK_CFG3 => X"0001",
      RXCDR_LOCK_CFG4 => X"0000",
      RXCDR_PH_RESET_ON_EIDLE => '0',
      RXCFOK_CFG0 => X"0000",
      RXCFOK_CFG1 => X"8015",
      RXCFOK_CFG2 => X"02AE",
      RXCKCAL1_IQ_LOOP_RST_CFG => X"0004",
      RXCKCAL1_I_LOOP_RST_CFG => X"0004",
      RXCKCAL1_Q_LOOP_RST_CFG => X"0004",
      RXCKCAL2_DX_LOOP_RST_CFG => X"0004",
      RXCKCAL2_D_LOOP_RST_CFG => X"0004",
      RXCKCAL2_S_LOOP_RST_CFG => X"0004",
      RXCKCAL2_X_LOOP_RST_CFG => X"0004",
      RXDFELPMRESET_TIME => B"0001111",
      RXDFELPM_KL_CFG0 => X"0000",
      RXDFELPM_KL_CFG1 => X"A0E2",
      RXDFELPM_KL_CFG2 => X"0100",
      RXDFE_CFG0 => X"0A00",
      RXDFE_CFG1 => X"0000",
      RXDFE_GC_CFG0 => X"0000",
      RXDFE_GC_CFG1 => X"8000",
      RXDFE_GC_CFG2 => X"FFE0",
      RXDFE_H2_CFG0 => X"0000",
      RXDFE_H2_CFG1 => X"0002",
      RXDFE_H3_CFG0 => X"0000",
      RXDFE_H3_CFG1 => X"8002",
      RXDFE_H4_CFG0 => X"0000",
      RXDFE_H4_CFG1 => X"8002",
      RXDFE_H5_CFG0 => X"0000",
      RXDFE_H5_CFG1 => X"8002",
      RXDFE_H6_CFG0 => X"0000",
      RXDFE_H6_CFG1 => X"8002",
      RXDFE_H7_CFG0 => X"0000",
      RXDFE_H7_CFG1 => X"8002",
      RXDFE_H8_CFG0 => X"0000",
      RXDFE_H8_CFG1 => X"8002",
      RXDFE_H9_CFG0 => X"0000",
      RXDFE_H9_CFG1 => X"8002",
      RXDFE_HA_CFG0 => X"0000",
      RXDFE_HA_CFG1 => X"8002",
      RXDFE_HB_CFG0 => X"0000",
      RXDFE_HB_CFG1 => X"8002",
      RXDFE_HC_CFG0 => X"0000",
      RXDFE_HC_CFG1 => X"8002",
      RXDFE_HD_CFG0 => X"0000",
      RXDFE_HD_CFG1 => X"8002",
      RXDFE_HE_CFG0 => X"0000",
      RXDFE_HE_CFG1 => X"8002",
      RXDFE_HF_CFG0 => X"0000",
      RXDFE_HF_CFG1 => X"8002",
      RXDFE_KH_CFG0 => X"0000",
      RXDFE_KH_CFG1 => X"8000",
      RXDFE_KH_CFG2 => X"2613",
      RXDFE_KH_CFG3 => X"411C",
      RXDFE_OS_CFG0 => X"0000",
      RXDFE_OS_CFG1 => X"8002",
      RXDFE_PWR_SAVING => '1',
      RXDFE_UT_CFG0 => X"0000",
      RXDFE_UT_CFG1 => X"0003",
      RXDFE_UT_CFG2 => X"0000",
      RXDFE_VP_CFG0 => X"0000",
      RXDFE_VP_CFG1 => X"8033",
      RXDLY_CFG => X"0010",
      RXDLY_LCFG => X"0030",
      RXELECIDLE_CFG => "SIGCFG_4",
      RXGBOX_FIFO_INIT_RD_ADDR => 4,
      RXGEARBOX_EN => "FALSE",
      RXISCANRESET_TIME => B"00001",
      RXLPM_CFG => X"0000",
      RXLPM_GC_CFG => X"8000",
      RXLPM_KH_CFG0 => X"0000",
      RXLPM_KH_CFG1 => X"0002",
      RXLPM_OS_CFG0 => X"0000",
      RXLPM_OS_CFG1 => X"8002",
      RXOOB_CFG => B"000000110",
      RXOOB_CLK_CFG => "PMA",
      RXOSCALRESET_TIME => B"00011",
      RXOUT_DIV => 4,
      RXPCSRESET_TIME => B"00011",
      RXPHBEACON_CFG => X"0000",
      RXPHDLY_CFG => X"2070",
      RXPHSAMP_CFG => X"2100",
      RXPHSLIP_CFG => X"9933",
      RXPH_MONITOR_SEL => B"00000",
      RXPI_AUTO_BW_SEL_BYPASS => '0',
      RXPI_CFG0 => X"1300",
      RXPI_CFG1 => B"0000000011111101",
      RXPI_LPM => '0',
      RXPI_SEL_LC => B"00",
      RXPI_STARTCODE => B"00",
      RXPI_VREFSEL => '0',
      RXPMACLK_SEL => "DATA",
      RXPMARESET_TIME => B"00011",
      RXPRBS_ERR_LOOPBACK => '0',
      RXPRBS_LINKACQ_CNT => 15,
      RXREFCLKDIV2_SEL => '0',
      RXSLIDE_AUTO_WAIT => 7,
      RXSLIDE_MODE => "OFF",
      RXSYNC_MULTILANE => '0',
      RXSYNC_OVRD => '0',
      RXSYNC_SKIP_DA => '1',
      RX_AFE_CM_EN => '0',
      RX_BIAS_CFG0 => X"1554",
      RX_BUFFER_CFG => B"000000",
      RX_CAPFF_SARC_ENB => '0',
      RX_CLK25_DIV => 7,
      RX_CLKMUX_EN => '1',
      RX_CLK_SLIP_OVRD => B"00000",
      RX_CM_BUF_CFG => B"1010",
      RX_CM_BUF_PD => '0',
      RX_CM_SEL => 3,
      RX_CM_TRIM => 10,
      RX_CTLE3_LPF => B"11111111",
      RX_DATA_WIDTH => 20,
      RX_DDI_SEL => B"000000",
      RX_DEFER_RESET_BUF_EN => "TRUE",
      RX_DEGEN_CTRL => B"011",
      RX_DFELPM_CFG0 => 6,
      RX_DFELPM_CFG1 => '1',
      RX_DFELPM_KLKH_AGC_STUP_EN => '1',
      RX_DFE_AGC_CFG0 => B"10",
      RX_DFE_AGC_CFG1 => 4,
      RX_DFE_KL_LPM_KH_CFG0 => 1,
      RX_DFE_KL_LPM_KH_CFG1 => 4,
      RX_DFE_KL_LPM_KL_CFG0 => B"01",
      RX_DFE_KL_LPM_KL_CFG1 => 4,
      RX_DFE_LPM_HOLD_DURING_EIDLE => '0',
      RX_DISPERR_SEQ_MATCH => "TRUE",
      RX_DIV2_MODE_B => '0',
      RX_DIVRESET_TIME => B"00001",
      RX_EN_CTLE_RCAL_B => '0',
      RX_EN_HI_LR => '1',
      RX_EXT_RL_CTRL => B"000000000",
      RX_EYESCAN_VS_CODE => B"0000000",
      RX_EYESCAN_VS_NEG_DIR => '0',
      RX_EYESCAN_VS_RANGE => B"00",
      RX_EYESCAN_VS_UT_SIGN => '0',
      RX_FABINT_USRCLK_FLOP => '0',
      RX_INT_DATAWIDTH => 0,
      RX_PMA_POWER_SAVE => '0',
      RX_PMA_RSV0 => X"0000",
      RX_PROGDIV_CFG => 0.000000,
      RX_PROGDIV_RATE => X"0001",
      RX_RESLOAD_CTRL => B"0000",
      RX_RESLOAD_OVRD => '0',
      RX_SAMPLE_PERIOD => B"111",
      RX_SIG_VALID_DLY => 11,
      RX_SUM_DFETAPREP_EN => '0',
      RX_SUM_IREF_TUNE => B"0100",
      RX_SUM_RESLOAD_CTRL => B"0011",
      RX_SUM_VCMTUNE => B"0110",
      RX_SUM_VCM_OVWR => '0',
      RX_SUM_VREF_TUNE => B"100",
      RX_TUNE_AFE_OS => B"00",
      RX_VREG_CTRL => B"101",
      RX_VREG_PDB => '1',
      RX_WIDEMODE_CDR => B"00",
      RX_WIDEMODE_CDR_GEN3 => B"00",
      RX_WIDEMODE_CDR_GEN4 => B"01",
      RX_XCLK_SEL => "RXUSR",
      RX_XMODE_SEL => '0',
      SAMPLE_CLK_PHASE => '0',
      SAS_12G_MODE => '0',
      SATA_BURST_SEQ_LEN => B"1111",
      SATA_BURST_VAL => B"100",
      SATA_CPLL_CFG => "VCO_3000MHZ",
      SATA_EIDLE_VAL => B"100",
      SHOW_REALIGN_COMMA => "TRUE",
      SIM_DEVICE => "ULTRASCALE_PLUS",
      SIM_MODE => "FAST",
      SIM_RECEIVER_DETECT_PASS => "TRUE",
      SIM_RESET_SPEEDUP => "TRUE",
      SIM_TX_EIDLE_DRIVE_LEVEL => "Z",
      SRSTMODE => '0',
      TAPDLY_SET_TX => B"00",
      TEMPERATURE_PAR => B"0010",
      TERM_RCAL_CFG => B"100001000010001",
      TERM_RCAL_OVRD => B"000",
      TRANS_TIME_RATE => X"0E",
      TST_RSV0 => X"00",
      TST_RSV1 => X"00",
      TXBUF_EN => "TRUE",
      TXBUF_RESET_ON_RATE_CHANGE => "TRUE",
      TXDLY_CFG => X"8010",
      TXDLY_LCFG => X"0030",
      TXDRVBIAS_N => B"1010",
      TXFIFO_ADDR_CFG => "LOW",
      TXGBOX_FIFO_INIT_RD_ADDR => 4,
      TXGEARBOX_EN => "FALSE",
      TXOUT_DIV => 4,
      TXPCSRESET_TIME => B"00011",
      TXPHDLY_CFG0 => X"6070",
      TXPHDLY_CFG1 => X"000F",
      TXPH_CFG => X"0723",
      TXPH_CFG2 => X"0000",
      TXPH_MONITOR_SEL => B"00000",
      TXPI_CFG => X"03DF",
      TXPI_CFG0 => B"00",
      TXPI_CFG1 => B"00",
      TXPI_CFG2 => B"00",
      TXPI_CFG3 => '1',
      TXPI_CFG4 => '1',
      TXPI_CFG5 => B"000",
      TXPI_GRAY_SEL => '0',
      TXPI_INVSTROBE_SEL => '0',
      TXPI_LPM => '0',
      TXPI_PPM => '0',
      TXPI_PPMCLK_SEL => "TXUSRCLK2",
      TXPI_PPM_CFG => B"00000000",
      TXPI_SYNFREQ_PPM => B"001",
      TXPI_VREFSEL => '0',
      TXPMARESET_TIME => B"00011",
      TXREFCLKDIV2_SEL => '0',
      TXSYNC_MULTILANE => '0',
      TXSYNC_OVRD => '0',
      TXSYNC_SKIP_DA => '0',
      TX_CLK25_DIV => 7,
      TX_CLKMUX_EN => '1',
      TX_DATA_WIDTH => 20,
      TX_DCC_LOOP_RST_CFG => X"0004",
      TX_DEEMPH0 => B"000000",
      TX_DEEMPH1 => B"000000",
      TX_DEEMPH2 => B"000000",
      TX_DEEMPH3 => B"000000",
      TX_DIVRESET_TIME => B"00001",
      TX_DRIVE_MODE => "DIRECT",
      TX_DRVMUX_CTRL => 2,
      TX_EIDLE_ASSERT_DELAY => B"100",
      TX_EIDLE_DEASSERT_DELAY => B"011",
      TX_FABINT_USRCLK_FLOP => '0',
      TX_FIFO_BYP_EN => '0',
      TX_IDLE_DATA_ZERO => '0',
      TX_INT_DATAWIDTH => 0,
      TX_LOOPBACK_DRIVE_HIZ => "FALSE",
      TX_MAINCURSOR_SEL => '0',
      TX_MARGIN_FULL_0 => B"1011111",
      TX_MARGIN_FULL_1 => B"1011110",
      TX_MARGIN_FULL_2 => B"1011100",
      TX_MARGIN_FULL_3 => B"1011010",
      TX_MARGIN_FULL_4 => B"1011000",
      TX_MARGIN_LOW_0 => B"1000110",
      TX_MARGIN_LOW_1 => B"1000101",
      TX_MARGIN_LOW_2 => B"1000011",
      TX_MARGIN_LOW_3 => B"1000010",
      TX_MARGIN_LOW_4 => B"1000000",
      TX_PHICAL_CFG0 => X"0000",
      TX_PHICAL_CFG1 => X"7E00",
      TX_PHICAL_CFG2 => X"0201",
      TX_PI_BIASSET => 0,
      TX_PI_IBIAS_MID => B"00",
      TX_PMADATA_OPT => '0',
      TX_PMA_POWER_SAVE => '0',
      TX_PMA_RSV0 => X"0008",
      TX_PREDRV_CTRL => 2,
      TX_PROGCLK_SEL => "CPLL",
      TX_PROGDIV_CFG => 20.000000,
      TX_PROGDIV_RATE => X"0001",
      TX_QPI_STATUS_EN => '0',
      TX_RXDETECT_CFG => B"00" & X"032",
      TX_RXDETECT_REF => 4,
      TX_SAMPLE_PERIOD => B"111",
      TX_SARC_LPBK_ENB => '0',
      TX_SW_MEAS => B"00",
      TX_VREG_CTRL => B"000",
      TX_VREG_PDB => '0',
      TX_VREG_VREFSEL => B"00",
      TX_XCLK_SEL => "TXOUT",
      USB_BOTH_BURST_IDLE => '0',
      USB_BURSTMAX_U3WAKE => B"1111111",
      USB_BURSTMIN_U3WAKE => B"1100011",
      USB_CLK_COR_EQ_EN => '0',
      USB_EXT_CNTL => '1',
      USB_IDLEMAX_POLLING => B"1010111011",
      USB_IDLEMIN_POLLING => B"0100101011",
      USB_LFPSPING_BURST => B"000000101",
      USB_LFPSPOLLING_BURST => B"000110001",
      USB_LFPSPOLLING_IDLE_MS => B"000000100",
      USB_LFPSU1EXIT_BURST => B"000011101",
      USB_LFPSU2LPEXIT_BURST_MS => B"001100011",
      USB_LFPSU3WAKE_BURST_MS => B"111110011",
      USB_LFPS_TPERIOD => B"0011",
      USB_LFPS_TPERIOD_ACCURATE => '1',
      USB_MODE => '0',
      USB_PCIE_ERR_REP_DIS => '0',
      USB_PING_SATA_MAX_INIT => 21,
      USB_PING_SATA_MIN_INIT => 12,
      USB_POLL_SATA_MAX_BURST => 8,
      USB_POLL_SATA_MIN_BURST => 4,
      USB_RAW_ELEC => '0',
      USB_RXIDLE_P0_CTRL => '1',
      USB_TXIDLE_TUNE_ENABLE => '1',
      USB_U1_SATA_MAX_WAKE => 7,
      USB_U1_SATA_MIN_WAKE => 4,
      USB_U2_SAS_MAX_COM => 64,
      USB_U2_SAS_MIN_COM => 36,
      USE_PCS_CLK_PHASE_SEL => '0',
      Y_ALL_MODE => '0'
    )
        port map (
      BUFGTCE => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_0\,
      BUFGTCEMASK(2) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_317\,
      BUFGTCEMASK(1) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_318\,
      BUFGTCEMASK(0) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_319\,
      BUFGTDIV(8) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_372\,
      BUFGTDIV(7) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_373\,
      BUFGTDIV(6) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_374\,
      BUFGTDIV(5) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_375\,
      BUFGTDIV(4) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_376\,
      BUFGTDIV(3) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_377\,
      BUFGTDIV(2) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_378\,
      BUFGTDIV(1) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_379\,
      BUFGTDIV(0) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_380\,
      BUFGTRESET => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_1\,
      BUFGTRSTMASK(2) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_320\,
      BUFGTRSTMASK(1) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_321\,
      BUFGTRSTMASK(0) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_322\,
      CDRSTEPDIR => '0',
      CDRSTEPSQ => '0',
      CDRSTEPSX => '0',
      CFGRESET => '0',
      CLKRSVD0 => '0',
      CLKRSVD1 => '0',
      CPLLFBCLKLOST => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_2\,
      CPLLFREQLOCK => '0',
      CPLLLOCK => in0,
      CPLLLOCKDETCLK => '0',
      CPLLLOCKEN => '1',
      CPLLPD => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_2\,
      CPLLREFCLKLOST => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_4\,
      CPLLREFCLKSEL(2 downto 0) => B"001",
      CPLLRESET => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_3\,
      DMONFIFORESET => '0',
      DMONITORCLK => '0',
      DMONITOROUT(15) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_207\,
      DMONITOROUT(14) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_208\,
      DMONITOROUT(13) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_209\,
      DMONITOROUT(12) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_210\,
      DMONITOROUT(11) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_211\,
      DMONITOROUT(10) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_212\,
      DMONITOROUT(9) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_213\,
      DMONITOROUT(8) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_214\,
      DMONITOROUT(7) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_215\,
      DMONITOROUT(6) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_216\,
      DMONITOROUT(5) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_217\,
      DMONITOROUT(4) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_218\,
      DMONITOROUT(3) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_219\,
      DMONITOROUT(2) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_220\,
      DMONITOROUT(1) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_221\,
      DMONITOROUT(0) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_222\,
      DMONITOROUTCLK => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_5\,
      DRPADDR(9 downto 8) => B"00",
      DRPADDR(7 downto 1) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_5\(6 downto 0),
      DRPADDR(0) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_5\(5),
      DRPCLK => drpclk_in(0),
      DRPDI(15 downto 0) => Q(15 downto 0),
      DRPDO(15 downto 0) => D(15 downto 0),
      DRPEN => DEN_O,
      DRPRDY => \gen_gtwizard_gthe4.drprdy_int\,
      DRPRST => '0',
      DRPWE => DWE_O,
      EYESCANDATAERROR => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_7\,
      EYESCANRESET => '0',
      EYESCANTRIGGER => '0',
      FREQOS => '0',
      GTGREFCLK => '0',
      GTHRXN => gthrxn_in(0),
      GTHRXP => gthrxp_in(0),
      GTHTXN => gthtxn_out(0),
      GTHTXP => gthtxp_out(0),
      GTNORTHREFCLK0 => '0',
      GTNORTHREFCLK1 => '0',
      GTPOWERGOOD => \^gen_gtwizard_gthe4.gtpowergood_int\,
      GTREFCLK0 => gtrefclk0_in(0),
      GTREFCLK1 => '0',
      GTREFCLKMONITOR => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_11\,
      GTRSVD(15 downto 0) => B"0000000000000000",
      GTRXRESET => \gen_gtwizard_gthe4.delay_pwrgood_gtrxreset_int\,
      GTRXRESETSEL => '0',
      GTSOUTHREFCLK0 => '0',
      GTSOUTHREFCLK1 => '0',
      GTTXRESET => \gen_gtwizard_gthe4.gttxreset_int\,
      GTTXRESETSEL => '0',
      INCPCTRL => '0',
      LOOPBACK(2 downto 0) => B"000",
      PCIEEQRXEQADAPTDONE => '0',
      PCIERATEGEN3 => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_12\,
      PCIERATEIDLE => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_13\,
      PCIERATEQPLLPD(1) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_303\,
      PCIERATEQPLLPD(0) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_304\,
      PCIERATEQPLLRESET(1) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_305\,
      PCIERATEQPLLRESET(0) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_306\,
      PCIERSTIDLE => '0',
      PCIERSTTXSYNCSTART => '0',
      PCIESYNCTXSYNCDONE => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_14\,
      PCIEUSERGEN3RDY => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_15\,
      PCIEUSERPHYSTATUSRST => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_16\,
      PCIEUSERRATEDONE => '0',
      PCIEUSERRATESTART => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_17\,
      PCSRSVDIN(15 downto 0) => B"0000000000000000",
      PCSRSVDOUT(15) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_239\,
      PCSRSVDOUT(14) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_240\,
      PCSRSVDOUT(13) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_241\,
      PCSRSVDOUT(12) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_242\,
      PCSRSVDOUT(11) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_243\,
      PCSRSVDOUT(10) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_244\,
      PCSRSVDOUT(9) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_245\,
      PCSRSVDOUT(8) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_246\,
      PCSRSVDOUT(7) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_247\,
      PCSRSVDOUT(6) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_248\,
      PCSRSVDOUT(5) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_249\,
      PCSRSVDOUT(4) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_250\,
      PCSRSVDOUT(3) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_251\,
      PCSRSVDOUT(2) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_252\,
      PCSRSVDOUT(1) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_253\,
      PCSRSVDOUT(0) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_254\,
      PHYSTATUS => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_18\,
      PINRSRVDAS(15) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_255\,
      PINRSRVDAS(14) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_256\,
      PINRSRVDAS(13) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_257\,
      PINRSRVDAS(12) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_258\,
      PINRSRVDAS(11) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_259\,
      PINRSRVDAS(10) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_260\,
      PINRSRVDAS(9) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_261\,
      PINRSRVDAS(8) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_262\,
      PINRSRVDAS(7) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_263\,
      PINRSRVDAS(6) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_264\,
      PINRSRVDAS(5) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_265\,
      PINRSRVDAS(4) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_266\,
      PINRSRVDAS(3) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_267\,
      PINRSRVDAS(2) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_268\,
      PINRSRVDAS(1) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_269\,
      PINRSRVDAS(0) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_270\,
      POWERPRESENT => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_19\,
      QPLL0CLK => '0',
      QPLL0FREQLOCK => '0',
      QPLL0REFCLK => '0',
      QPLL1CLK => '0',
      QPLL1FREQLOCK => '0',
      QPLL1REFCLK => '0',
      RESETEXCEPTION => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_20\,
      RESETOVRD => '0',
      RX8B10BEN => '1',
      RXAFECFOKEN => '1',
      RXBUFRESET => '0',
      RXBUFSTATUS(2) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_323\,
      RXBUFSTATUS(1) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_324\,
      RXBUFSTATUS(0) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_325\,
      RXBYTEISALIGNED => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_21\,
      RXBYTEREALIGN => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_22\,
      RXCDRFREQRESET => '0',
      RXCDRHOLD => '0',
      RXCDRLOCK => rxcdrlock_out(0),
      RXCDROVRDEN => '0',
      RXCDRPHDONE => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_24\,
      RXCDRRESET => '0',
      RXCHANBONDSEQ => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_25\,
      RXCHANISALIGNED => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_26\,
      RXCHANREALIGN => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_27\,
      RXCHBONDEN => '0',
      RXCHBONDI(4 downto 0) => B"00000",
      RXCHBONDLEVEL(2 downto 0) => B"000",
      RXCHBONDMASTER => '0',
      RXCHBONDO(4) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_329\,
      RXCHBONDO(3) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_330\,
      RXCHBONDO(2) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_331\,
      RXCHBONDO(1) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_332\,
      RXCHBONDO(0) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_333\,
      RXCHBONDSLAVE => '0',
      RXCKCALDONE => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_28\,
      RXCKCALRESET => '0',
      RXCKCALSTART(6 downto 0) => B"0000000",
      RXCLKCORCNT(1) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_307\,
      RXCLKCORCNT(0) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_308\,
      RXCOMINITDET => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_29\,
      RXCOMMADET => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_30\,
      RXCOMMADETEN => '1',
      RXCOMSASDET => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_31\,
      RXCOMWAKEDET => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_32\,
      RXCTRL0(15) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_271\,
      RXCTRL0(14) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_272\,
      RXCTRL0(13) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_273\,
      RXCTRL0(12) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_274\,
      RXCTRL0(11) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_275\,
      RXCTRL0(10) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_276\,
      RXCTRL0(9) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_277\,
      RXCTRL0(8) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_278\,
      RXCTRL0(7) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_279\,
      RXCTRL0(6) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_280\,
      RXCTRL0(5) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_281\,
      RXCTRL0(4) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_282\,
      RXCTRL0(3) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_283\,
      RXCTRL0(2) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_284\,
      RXCTRL0(1 downto 0) => rxctrl0_out(1 downto 0),
      RXCTRL1(15) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_287\,
      RXCTRL1(14) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_288\,
      RXCTRL1(13) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_289\,
      RXCTRL1(12) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_290\,
      RXCTRL1(11) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_291\,
      RXCTRL1(10) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_292\,
      RXCTRL1(9) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_293\,
      RXCTRL1(8) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_294\,
      RXCTRL1(7) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_295\,
      RXCTRL1(6) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_296\,
      RXCTRL1(5) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_297\,
      RXCTRL1(4) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_298\,
      RXCTRL1(3) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_299\,
      RXCTRL1(2) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_300\,
      RXCTRL1(1 downto 0) => rxctrl1_out(1 downto 0),
      RXCTRL2(7) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_340\,
      RXCTRL2(6) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_341\,
      RXCTRL2(5) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_342\,
      RXCTRL2(4) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_343\,
      RXCTRL2(3) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_344\,
      RXCTRL2(2) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_345\,
      RXCTRL2(1 downto 0) => rxctrl2_out(1 downto 0),
      RXCTRL3(7) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_348\,
      RXCTRL3(6) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_349\,
      RXCTRL3(5) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_350\,
      RXCTRL3(4) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_351\,
      RXCTRL3(3) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_352\,
      RXCTRL3(2) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_353\,
      RXCTRL3(1 downto 0) => rxctrl3_out(1 downto 0),
      RXDATA(127) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_79\,
      RXDATA(126) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_80\,
      RXDATA(125) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_81\,
      RXDATA(124) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_82\,
      RXDATA(123) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_83\,
      RXDATA(122) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_84\,
      RXDATA(121) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_85\,
      RXDATA(120) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_86\,
      RXDATA(119) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_87\,
      RXDATA(118) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_88\,
      RXDATA(117) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_89\,
      RXDATA(116) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_90\,
      RXDATA(115) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_91\,
      RXDATA(114) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_92\,
      RXDATA(113) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_93\,
      RXDATA(112) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_94\,
      RXDATA(111) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_95\,
      RXDATA(110) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_96\,
      RXDATA(109) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_97\,
      RXDATA(108) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_98\,
      RXDATA(107) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_99\,
      RXDATA(106) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_100\,
      RXDATA(105) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_101\,
      RXDATA(104) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_102\,
      RXDATA(103) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_103\,
      RXDATA(102) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_104\,
      RXDATA(101) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_105\,
      RXDATA(100) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_106\,
      RXDATA(99) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_107\,
      RXDATA(98) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_108\,
      RXDATA(97) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_109\,
      RXDATA(96) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_110\,
      RXDATA(95) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_111\,
      RXDATA(94) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_112\,
      RXDATA(93) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_113\,
      RXDATA(92) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_114\,
      RXDATA(91) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_115\,
      RXDATA(90) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_116\,
      RXDATA(89) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_117\,
      RXDATA(88) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_118\,
      RXDATA(87) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_119\,
      RXDATA(86) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_120\,
      RXDATA(85) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_121\,
      RXDATA(84) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_122\,
      RXDATA(83) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_123\,
      RXDATA(82) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_124\,
      RXDATA(81) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_125\,
      RXDATA(80) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_126\,
      RXDATA(79) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_127\,
      RXDATA(78) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_128\,
      RXDATA(77) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_129\,
      RXDATA(76) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_130\,
      RXDATA(75) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_131\,
      RXDATA(74) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_132\,
      RXDATA(73) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_133\,
      RXDATA(72) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_134\,
      RXDATA(71) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_135\,
      RXDATA(70) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_136\,
      RXDATA(69) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_137\,
      RXDATA(68) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_138\,
      RXDATA(67) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_139\,
      RXDATA(66) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_140\,
      RXDATA(65) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_141\,
      RXDATA(64) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_142\,
      RXDATA(63) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_143\,
      RXDATA(62) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_144\,
      RXDATA(61) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_145\,
      RXDATA(60) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_146\,
      RXDATA(59) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_147\,
      RXDATA(58) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_148\,
      RXDATA(57) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_149\,
      RXDATA(56) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_150\,
      RXDATA(55) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_151\,
      RXDATA(54) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_152\,
      RXDATA(53) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_153\,
      RXDATA(52) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_154\,
      RXDATA(51) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_155\,
      RXDATA(50) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_156\,
      RXDATA(49) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_157\,
      RXDATA(48) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_158\,
      RXDATA(47) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_159\,
      RXDATA(46) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_160\,
      RXDATA(45) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_161\,
      RXDATA(44) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_162\,
      RXDATA(43) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_163\,
      RXDATA(42) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_164\,
      RXDATA(41) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_165\,
      RXDATA(40) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_166\,
      RXDATA(39) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_167\,
      RXDATA(38) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_168\,
      RXDATA(37) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_169\,
      RXDATA(36) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_170\,
      RXDATA(35) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_171\,
      RXDATA(34) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_172\,
      RXDATA(33) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_173\,
      RXDATA(32) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_174\,
      RXDATA(31) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_175\,
      RXDATA(30) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_176\,
      RXDATA(29) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_177\,
      RXDATA(28) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_178\,
      RXDATA(27) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_179\,
      RXDATA(26) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_180\,
      RXDATA(25) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_181\,
      RXDATA(24) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_182\,
      RXDATA(23) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_183\,
      RXDATA(22) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_184\,
      RXDATA(21) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_185\,
      RXDATA(20) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_186\,
      RXDATA(19) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_187\,
      RXDATA(18) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_188\,
      RXDATA(17) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_189\,
      RXDATA(16) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_190\,
      RXDATA(15 downto 0) => gtwiz_userdata_rx_out(15 downto 0),
      RXDATAEXTENDRSVD(7) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_356\,
      RXDATAEXTENDRSVD(6) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_357\,
      RXDATAEXTENDRSVD(5) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_358\,
      RXDATAEXTENDRSVD(4) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_359\,
      RXDATAEXTENDRSVD(3) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_360\,
      RXDATAEXTENDRSVD(2) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_361\,
      RXDATAEXTENDRSVD(1) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_362\,
      RXDATAEXTENDRSVD(0) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_363\,
      RXDATAVALID(1) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_309\,
      RXDATAVALID(0) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_310\,
      RXDFEAGCCTRL(1 downto 0) => B"01",
      RXDFEAGCHOLD => '0',
      RXDFEAGCOVRDEN => '0',
      RXDFECFOKFCNUM(3 downto 0) => B"1101",
      RXDFECFOKFEN => '0',
      RXDFECFOKFPULSE => '0',
      RXDFECFOKHOLD => '0',
      RXDFECFOKOVREN => '0',
      RXDFEKHHOLD => '0',
      RXDFEKHOVRDEN => '0',
      RXDFELFHOLD => '0',
      RXDFELFOVRDEN => '0',
      RXDFELPMRESET => '0',
      RXDFETAP10HOLD => '0',
      RXDFETAP10OVRDEN => '0',
      RXDFETAP11HOLD => '0',
      RXDFETAP11OVRDEN => '0',
      RXDFETAP12HOLD => '0',
      RXDFETAP12OVRDEN => '0',
      RXDFETAP13HOLD => '0',
      RXDFETAP13OVRDEN => '0',
      RXDFETAP14HOLD => '0',
      RXDFETAP14OVRDEN => '0',
      RXDFETAP15HOLD => '0',
      RXDFETAP15OVRDEN => '0',
      RXDFETAP2HOLD => '0',
      RXDFETAP2OVRDEN => '0',
      RXDFETAP3HOLD => '0',
      RXDFETAP3OVRDEN => '0',
      RXDFETAP4HOLD => '0',
      RXDFETAP4OVRDEN => '0',
      RXDFETAP5HOLD => '0',
      RXDFETAP5OVRDEN => '0',
      RXDFETAP6HOLD => '0',
      RXDFETAP6OVRDEN => '0',
      RXDFETAP7HOLD => '0',
      RXDFETAP7OVRDEN => '0',
      RXDFETAP8HOLD => '0',
      RXDFETAP8OVRDEN => '0',
      RXDFETAP9HOLD => '0',
      RXDFETAP9OVRDEN => '0',
      RXDFEUTHOLD => '0',
      RXDFEUTOVRDEN => '0',
      RXDFEVPHOLD => '0',
      RXDFEVPOVRDEN => '0',
      RXDFEXYDEN => '1',
      RXDLYBYPASS => '0',
      RXDLYEN => '0',
      RXDLYOVRDEN => '0',
      RXDLYSRESET => \gen_gtwizard_gthe4.rxdlysreset_int\,
      RXDLYSRESETDONE => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_33\,
      RXELECIDLE => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_34\,
      RXELECIDLEMODE(1 downto 0) => B"11",
      RXEQTRAINING => '0',
      RXGEARBOXSLIP => '0',
      RXHEADER(5) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_334\,
      RXHEADER(4) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_335\,
      RXHEADER(3) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_336\,
      RXHEADER(2) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_337\,
      RXHEADER(1) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_338\,
      RXHEADER(0) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_339\,
      RXHEADERVALID(1) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_311\,
      RXHEADERVALID(0) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_312\,
      RXLATCLK => '0',
      RXLFPSTRESETDET => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_35\,
      RXLFPSU2LPEXITDET => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_36\,
      RXLFPSU3WAKEDET => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_37\,
      RXLPMEN => '1',
      RXLPMGCHOLD => '0',
      RXLPMGCOVRDEN => '0',
      RXLPMHFHOLD => '0',
      RXLPMHFOVRDEN => '0',
      RXLPMLFHOLD => '0',
      RXLPMLFKLOVRDEN => '0',
      RXLPMOSHOLD => '0',
      RXLPMOSOVRDEN => '0',
      RXMCOMMAALIGNEN => rxmcommaalignen_in(0),
      RXMONITOROUT(7) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_364\,
      RXMONITOROUT(6) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_365\,
      RXMONITOROUT(5) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_366\,
      RXMONITOROUT(4) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_367\,
      RXMONITOROUT(3) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_368\,
      RXMONITOROUT(2) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_369\,
      RXMONITOROUT(1) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_370\,
      RXMONITOROUT(0) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_371\,
      RXMONITORSEL(1 downto 0) => B"00",
      RXOOBRESET => '0',
      RXOSCALRESET => '0',
      RXOSHOLD => '0',
      RXOSINTDONE => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_38\,
      RXOSINTSTARTED => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_39\,
      RXOSINTSTROBEDONE => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_40\,
      RXOSINTSTROBESTARTED => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_41\,
      RXOSOVRDEN => '0',
      RXOUTCLK => \^rxoutclk_out\(0),
      RXOUTCLKFABRIC => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_43\,
      RXOUTCLKPCS => rxoutclkpcs_out(0),
      RXOUTCLKSEL(2 downto 0) => B"010",
      RXPCOMMAALIGNEN => rxmcommaalignen_in(0),
      RXPCSRESET => '0',
      RXPD(1) => RXPD(0),
      RXPD(0) => RXPD(0),
      RXPHALIGN => '0',
      RXPHALIGNDONE => \^rxphaligndone_out\(0),
      RXPHALIGNEN => '0',
      RXPHALIGNERR => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_46\,
      RXPHDLYPD => '0',
      RXPHDLYRESET => '0',
      RXPHOVRDEN => '0',
      RXPLLCLKSEL(1 downto 0) => B"00",
      RXPMARESET => '0',
      RXPMARESETDONE => gtwiz_userclk_rx_active_out(0),
      RXPOLARITY => '0',
      RXPRBSCNTRESET => '0',
      RXPRBSERR => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_48\,
      RXPRBSLOCKED => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_49\,
      RXPRBSSEL(3 downto 0) => B"0000",
      RXPRGDIVRESETDONE => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_50\,
      RXPROGDIVRESET => \gen_gtwizard_gthe4.rxprogdivreset_int\,
      RXQPIEN => '0',
      RXQPISENN => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_51\,
      RXQPISENP => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_52\,
      RXRATE(2 downto 1) => B"00",
      RXRATE(0) => RXRATE(0),
      RXRATEDONE => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_53\,
      RXRATEMODE => RXRATE(0),
      RXRECCLKOUT => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_54\,
      RXRESETDONE => rxresetdone_out(0),
      RXSLIDE => '0',
      RXSLIDERDY => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_56\,
      RXSLIPDONE => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_57\,
      RXSLIPOUTCLK => '0',
      RXSLIPOUTCLKRDY => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_58\,
      RXSLIPPMA => '0',
      RXSLIPPMARDY => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_59\,
      RXSTARTOFSEQ(1) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_313\,
      RXSTARTOFSEQ(0) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_314\,
      RXSTATUS(2) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_326\,
      RXSTATUS(1) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_327\,
      RXSTATUS(0) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_328\,
      RXSYNCALLIN => \^rxphaligndone_out\(0),
      RXSYNCDONE => rxsyncdone_out(0),
      RXSYNCIN => '0',
      RXSYNCMODE => '1',
      RXSYNCOUT => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_61\,
      RXSYSCLKSEL(1 downto 0) => B"00",
      RXTERMINATION => '0',
      RXUSERRDY => \gen_gtwizard_gthe4.rxuserrdy_int\,
      RXUSRCLK => rxusrclk_in(0),
      RXUSRCLK2 => rxusrclk_in(0),
      RXVALID => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_62\,
      SIGVALIDCLK => '0',
      TSTIN(19 downto 0) => B"00000000000000000000",
      TX8B10BBYPASS(7 downto 0) => B"00000000",
      TX8B10BEN => '1',
      TXBUFSTATUS(1) => txbufstatus_out(0),
      TXBUFSTATUS(0) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_316\,
      TXCOMFINISH => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_63\,
      TXCOMINIT => '0',
      TXCOMSAS => '0',
      TXCOMWAKE => '0',
      TXCTRL0(15 downto 2) => B"00000000000000",
      TXCTRL0(1 downto 0) => txctrl0_in(1 downto 0),
      TXCTRL1(15 downto 2) => B"00000000000000",
      TXCTRL1(1 downto 0) => txctrl1_in(1 downto 0),
      TXCTRL2(7 downto 2) => B"000000",
      TXCTRL2(1 downto 0) => txctrl2_in(1 downto 0),
      TXDATA(127 downto 16) => B"0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
      TXDATA(15 downto 0) => gtwiz_userdata_tx_in(15 downto 0),
      TXDATAEXTENDRSVD(7 downto 0) => B"00000000",
      TXDCCDONE => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_64\,
      TXDCCFORCESTART => '0',
      TXDCCRESET => '0',
      TXDEEMPH(1 downto 0) => B"00",
      TXDETECTRX => '0',
      TXDIFFCTRL(4 downto 0) => B"11000",
      TXDLYBYPASS => '1',
      TXDLYEN => '0',
      TXDLYHOLD => '0',
      TXDLYOVRDEN => '0',
      TXDLYSRESET => '0',
      TXDLYSRESETDONE => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_65\,
      TXDLYUPDOWN => '0',
      TXELECIDLE => txelecidle_in(0),
      TXHEADER(5 downto 0) => B"000000",
      TXINHIBIT => '0',
      TXLATCLK => '0',
      TXLFPSTRESET => '0',
      TXLFPSU2LPEXIT => '0',
      TXLFPSU3WAKE => '0',
      TXMAINCURSOR(6 downto 0) => B"0000000",
      TXMARGIN(2 downto 0) => B"000",
      TXMUXDCDEXHOLD => '0',
      TXMUXDCDORWREN => '0',
      TXONESZEROS => '0',
      TXOUTCLK => \^txoutclk_out\(0),
      TXOUTCLKFABRIC => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_67\,
      TXOUTCLKPCS => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_68\,
      TXOUTCLKSEL(2 downto 0) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_4\(2 downto 0),
      TXPCSRESET => '0',
      TXPD(1) => txelecidle_in(0),
      TXPD(0) => txelecidle_in(0),
      TXPDELECIDLEMODE => '0',
      TXPHALIGN => '0',
      TXPHALIGNDONE => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_69\,
      TXPHALIGNEN => '0',
      TXPHDLYPD => '1',
      TXPHDLYRESET => '0',
      TXPHDLYTSTCLK => '0',
      TXPHINIT => '0',
      TXPHINITDONE => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_70\,
      TXPHOVRDEN => '0',
      TXPIPPMEN => '0',
      TXPIPPMOVRDEN => '0',
      TXPIPPMPD => '0',
      TXPIPPMSEL => '0',
      TXPIPPMSTEPSIZE(4 downto 0) => B"00000",
      TXPISOPD => '0',
      TXPLLCLKSEL(1 downto 0) => B"00",
      TXPMARESET => '0',
      TXPMARESETDONE => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_71\,
      TXPOLARITY => '0',
      TXPOSTCURSOR(4 downto 0) => B"00000",
      TXPRBSFORCEERR => '0',
      TXPRBSSEL(3 downto 0) => B"0000",
      TXPRECURSOR(4 downto 0) => B"00000",
      TXPRGDIVRESETDONE => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_0\,
      TXPROGDIVRESET => \gen_gtwizard_gthe4.txprogdivreset_ch_int\,
      TXQPIBIASEN => '0',
      TXQPISENN => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_73\,
      TXQPISENP => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_74\,
      TXQPIWEAKPUP => '0',
      TXRATE(2 downto 0) => B"000",
      TXRATEDONE => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_75\,
      TXRATEMODE => '0',
      TXRESETDONE => txresetdone_out(0),
      TXSEQUENCE(6 downto 0) => B"0000000",
      TXSWING => '0',
      TXSYNCALLIN => '0',
      TXSYNCDONE => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_77\,
      TXSYNCIN => '0',
      TXSYNCMODE => '0',
      TXSYNCOUT => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_n_78\,
      TXSYSCLKSEL(1 downto 0) => B"00",
      TXUSERRDY => \gen_gtwizard_gthe4.txuserrdy_int\,
      TXUSRCLK => txusrclk_in(0),
      TXUSRCLK2 => txusrclk_in(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_fd73_pcs_pma_0_gtwizard_ultrascale_v1_7_17_gthe4_delay_powergood is
  port (
    \out\ : out STD_LOGIC;
    RXPD : out STD_LOGIC_VECTOR ( 0 to 0 );
    RXRATE : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxoutclkpcs_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_powergood_delay.intclk_rrst_n_r_reg[4]_0\ : in STD_LOGIC;
    rxpd_in : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_fd73_pcs_pma_0_gtwizard_ultrascale_v1_7_17_gthe4_delay_powergood : entity is "gtwizard_ultrascale_v1_7_17_gthe4_delay_powergood";
end bd_fd73_pcs_pma_0_gtwizard_ultrascale_v1_7_17_gthe4_delay_powergood;

architecture STRUCTURE of bd_fd73_pcs_pma_0_gtwizard_ultrascale_v1_7_17_gthe4_delay_powergood is
  signal \gen_powergood_delay.int_pwr_on_fsm\ : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \gen_powergood_delay.int_pwr_on_fsm\ : signal is "true";
  attribute async_reg : string;
  attribute async_reg of \gen_powergood_delay.int_pwr_on_fsm\ : signal is "true";
  attribute shreg_extract : string;
  attribute shreg_extract of \gen_powergood_delay.int_pwr_on_fsm\ : signal is "no";
  signal \gen_powergood_delay.int_pwr_on_fsm_i_1_n_0\ : STD_LOGIC;
  signal \gen_powergood_delay.intclk_rrst_n_r\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  attribute async_reg of \gen_powergood_delay.intclk_rrst_n_r\ : signal is "true";
  attribute shreg_extract of \gen_powergood_delay.intclk_rrst_n_r\ : signal is "no";
  signal \gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0\ : STD_LOGIC;
  signal \gen_powergood_delay.pwr_on_fsm\ : STD_LOGIC;
  attribute RTL_KEEP of \gen_powergood_delay.pwr_on_fsm\ : signal is "true";
  attribute async_reg of \gen_powergood_delay.pwr_on_fsm\ : signal is "true";
  attribute shreg_extract of \gen_powergood_delay.pwr_on_fsm\ : signal is "no";
  signal \gen_powergood_delay.wait_cnt\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  attribute async_reg of \gen_powergood_delay.wait_cnt\ : signal is "true";
  attribute shreg_extract of \gen_powergood_delay.wait_cnt\ : signal is "no";
  signal \gen_powergood_delay.wait_cnt[0]_i_1_n_0\ : STD_LOGIC;
  signal \gen_powergood_delay.wait_cnt[8]_i_1_n_0\ : STD_LOGIC;
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \gen_powergood_delay.int_pwr_on_fsm_reg\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \gen_powergood_delay.int_pwr_on_fsm_reg\ : label is "yes";
  attribute SHREG_EXTRACT of \gen_powergood_delay.int_pwr_on_fsm_reg\ : label is "no";
  attribute ASYNC_REG_boolean of \gen_powergood_delay.intclk_rrst_n_r_reg[0]\ : label is std.standard.true;
  attribute KEEP of \gen_powergood_delay.intclk_rrst_n_r_reg[0]\ : label is "yes";
  attribute SHREG_EXTRACT of \gen_powergood_delay.intclk_rrst_n_r_reg[0]\ : label is "no";
  attribute ASYNC_REG_boolean of \gen_powergood_delay.intclk_rrst_n_r_reg[1]\ : label is std.standard.true;
  attribute KEEP of \gen_powergood_delay.intclk_rrst_n_r_reg[1]\ : label is "yes";
  attribute SHREG_EXTRACT of \gen_powergood_delay.intclk_rrst_n_r_reg[1]\ : label is "no";
  attribute ASYNC_REG_boolean of \gen_powergood_delay.intclk_rrst_n_r_reg[2]\ : label is std.standard.true;
  attribute KEEP of \gen_powergood_delay.intclk_rrst_n_r_reg[2]\ : label is "yes";
  attribute SHREG_EXTRACT of \gen_powergood_delay.intclk_rrst_n_r_reg[2]\ : label is "no";
  attribute ASYNC_REG_boolean of \gen_powergood_delay.intclk_rrst_n_r_reg[3]\ : label is std.standard.true;
  attribute KEEP of \gen_powergood_delay.intclk_rrst_n_r_reg[3]\ : label is "yes";
  attribute SHREG_EXTRACT of \gen_powergood_delay.intclk_rrst_n_r_reg[3]\ : label is "no";
  attribute ASYNC_REG_boolean of \gen_powergood_delay.intclk_rrst_n_r_reg[4]\ : label is std.standard.true;
  attribute KEEP of \gen_powergood_delay.intclk_rrst_n_r_reg[4]\ : label is "yes";
  attribute SHREG_EXTRACT of \gen_powergood_delay.intclk_rrst_n_r_reg[4]\ : label is "no";
  attribute ASYNC_REG_boolean of \gen_powergood_delay.pwr_on_fsm_reg\ : label is std.standard.true;
  attribute KEEP of \gen_powergood_delay.pwr_on_fsm_reg\ : label is "yes";
  attribute SHREG_EXTRACT of \gen_powergood_delay.pwr_on_fsm_reg\ : label is "no";
  attribute ASYNC_REG_boolean of \gen_powergood_delay.wait_cnt_reg[0]\ : label is std.standard.true;
  attribute KEEP of \gen_powergood_delay.wait_cnt_reg[0]\ : label is "yes";
  attribute SHREG_EXTRACT of \gen_powergood_delay.wait_cnt_reg[0]\ : label is "no";
  attribute ASYNC_REG_boolean of \gen_powergood_delay.wait_cnt_reg[1]\ : label is std.standard.true;
  attribute KEEP of \gen_powergood_delay.wait_cnt_reg[1]\ : label is "yes";
  attribute SHREG_EXTRACT of \gen_powergood_delay.wait_cnt_reg[1]\ : label is "no";
  attribute ASYNC_REG_boolean of \gen_powergood_delay.wait_cnt_reg[2]\ : label is std.standard.true;
  attribute KEEP of \gen_powergood_delay.wait_cnt_reg[2]\ : label is "yes";
  attribute SHREG_EXTRACT of \gen_powergood_delay.wait_cnt_reg[2]\ : label is "no";
  attribute ASYNC_REG_boolean of \gen_powergood_delay.wait_cnt_reg[3]\ : label is std.standard.true;
  attribute KEEP of \gen_powergood_delay.wait_cnt_reg[3]\ : label is "yes";
  attribute SHREG_EXTRACT of \gen_powergood_delay.wait_cnt_reg[3]\ : label is "no";
  attribute ASYNC_REG_boolean of \gen_powergood_delay.wait_cnt_reg[4]\ : label is std.standard.true;
  attribute KEEP of \gen_powergood_delay.wait_cnt_reg[4]\ : label is "yes";
  attribute SHREG_EXTRACT of \gen_powergood_delay.wait_cnt_reg[4]\ : label is "no";
  attribute ASYNC_REG_boolean of \gen_powergood_delay.wait_cnt_reg[5]\ : label is std.standard.true;
  attribute KEEP of \gen_powergood_delay.wait_cnt_reg[5]\ : label is "yes";
  attribute SHREG_EXTRACT of \gen_powergood_delay.wait_cnt_reg[5]\ : label is "no";
  attribute ASYNC_REG_boolean of \gen_powergood_delay.wait_cnt_reg[6]\ : label is std.standard.true;
  attribute KEEP of \gen_powergood_delay.wait_cnt_reg[6]\ : label is "yes";
  attribute SHREG_EXTRACT of \gen_powergood_delay.wait_cnt_reg[6]\ : label is "no";
  attribute ASYNC_REG_boolean of \gen_powergood_delay.wait_cnt_reg[7]\ : label is std.standard.true;
  attribute KEEP of \gen_powergood_delay.wait_cnt_reg[7]\ : label is "yes";
  attribute SHREG_EXTRACT of \gen_powergood_delay.wait_cnt_reg[7]\ : label is "no";
  attribute ASYNC_REG_boolean of \gen_powergood_delay.wait_cnt_reg[8]\ : label is std.standard.true;
  attribute KEEP of \gen_powergood_delay.wait_cnt_reg[8]\ : label is "yes";
  attribute SHREG_EXTRACT of \gen_powergood_delay.wait_cnt_reg[8]\ : label is "no";
begin
  \out\ <= \gen_powergood_delay.pwr_on_fsm\;
\gen_powergood_delay.int_pwr_on_fsm_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \gen_powergood_delay.int_pwr_on_fsm\,
      I1 => \gen_powergood_delay.wait_cnt\(7),
      O => \gen_powergood_delay.int_pwr_on_fsm_i_1_n_0\
    );
\gen_powergood_delay.int_pwr_on_fsm_reg\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxoutclkpcs_out(0),
      CE => '1',
      CLR => \gen_powergood_delay.intclk_rrst_n_r_reg[4]_0\,
      D => \gen_powergood_delay.int_pwr_on_fsm_i_1_n_0\,
      Q => \gen_powergood_delay.int_pwr_on_fsm\
    );
\gen_powergood_delay.intclk_rrst_n_r[4]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \gen_powergood_delay.int_pwr_on_fsm\,
      O => \gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0\
    );
\gen_powergood_delay.intclk_rrst_n_r_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxoutclkpcs_out(0),
      CE => \gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0\,
      CLR => \gen_powergood_delay.intclk_rrst_n_r_reg[4]_0\,
      D => '1',
      Q => \gen_powergood_delay.intclk_rrst_n_r\(0)
    );
\gen_powergood_delay.intclk_rrst_n_r_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxoutclkpcs_out(0),
      CE => \gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0\,
      CLR => \gen_powergood_delay.intclk_rrst_n_r_reg[4]_0\,
      D => \gen_powergood_delay.intclk_rrst_n_r\(0),
      Q => \gen_powergood_delay.intclk_rrst_n_r\(1)
    );
\gen_powergood_delay.intclk_rrst_n_r_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxoutclkpcs_out(0),
      CE => \gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0\,
      CLR => \gen_powergood_delay.intclk_rrst_n_r_reg[4]_0\,
      D => \gen_powergood_delay.intclk_rrst_n_r\(1),
      Q => \gen_powergood_delay.intclk_rrst_n_r\(2)
    );
\gen_powergood_delay.intclk_rrst_n_r_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxoutclkpcs_out(0),
      CE => \gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0\,
      CLR => \gen_powergood_delay.intclk_rrst_n_r_reg[4]_0\,
      D => \gen_powergood_delay.intclk_rrst_n_r\(2),
      Q => \gen_powergood_delay.intclk_rrst_n_r\(3)
    );
\gen_powergood_delay.intclk_rrst_n_r_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxoutclkpcs_out(0),
      CE => \gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0\,
      CLR => \gen_powergood_delay.intclk_rrst_n_r_reg[4]_0\,
      D => \gen_powergood_delay.intclk_rrst_n_r\(3),
      Q => \gen_powergood_delay.intclk_rrst_n_r\(4)
    );
\gen_powergood_delay.pwr_on_fsm_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxoutclkpcs_out(0),
      CE => '1',
      D => \gen_powergood_delay.int_pwr_on_fsm\,
      Q => \gen_powergood_delay.pwr_on_fsm\,
      R => '0'
    );
\gen_powergood_delay.wait_cnt[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \gen_powergood_delay.intclk_rrst_n_r\(4),
      I1 => \gen_powergood_delay.int_pwr_on_fsm\,
      O => \gen_powergood_delay.wait_cnt[0]_i_1_n_0\
    );
\gen_powergood_delay.wait_cnt[8]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \gen_powergood_delay.intclk_rrst_n_r\(4),
      O => \gen_powergood_delay.wait_cnt[8]_i_1_n_0\
    );
\gen_powergood_delay.wait_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => rxoutclkpcs_out(0),
      CE => \gen_powergood_delay.wait_cnt[0]_i_1_n_0\,
      D => \gen_powergood_delay.intclk_rrst_n_r\(4),
      Q => \gen_powergood_delay.wait_cnt\(0),
      R => '0'
    );
\gen_powergood_delay.wait_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => rxoutclkpcs_out(0),
      CE => \gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0\,
      D => \gen_powergood_delay.wait_cnt\(0),
      Q => \gen_powergood_delay.wait_cnt\(1),
      R => \gen_powergood_delay.wait_cnt[8]_i_1_n_0\
    );
\gen_powergood_delay.wait_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => rxoutclkpcs_out(0),
      CE => \gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0\,
      D => \gen_powergood_delay.wait_cnt\(1),
      Q => \gen_powergood_delay.wait_cnt\(2),
      R => \gen_powergood_delay.wait_cnt[8]_i_1_n_0\
    );
\gen_powergood_delay.wait_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => rxoutclkpcs_out(0),
      CE => \gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0\,
      D => \gen_powergood_delay.wait_cnt\(2),
      Q => \gen_powergood_delay.wait_cnt\(3),
      R => \gen_powergood_delay.wait_cnt[8]_i_1_n_0\
    );
\gen_powergood_delay.wait_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => rxoutclkpcs_out(0),
      CE => \gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0\,
      D => \gen_powergood_delay.wait_cnt\(3),
      Q => \gen_powergood_delay.wait_cnt\(4),
      R => \gen_powergood_delay.wait_cnt[8]_i_1_n_0\
    );
\gen_powergood_delay.wait_cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => rxoutclkpcs_out(0),
      CE => \gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0\,
      D => \gen_powergood_delay.wait_cnt\(4),
      Q => \gen_powergood_delay.wait_cnt\(5),
      R => \gen_powergood_delay.wait_cnt[8]_i_1_n_0\
    );
\gen_powergood_delay.wait_cnt_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => rxoutclkpcs_out(0),
      CE => \gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0\,
      D => \gen_powergood_delay.wait_cnt\(5),
      Q => \gen_powergood_delay.wait_cnt\(6),
      R => \gen_powergood_delay.wait_cnt[8]_i_1_n_0\
    );
\gen_powergood_delay.wait_cnt_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => rxoutclkpcs_out(0),
      CE => \gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0\,
      D => \gen_powergood_delay.wait_cnt\(6),
      Q => \gen_powergood_delay.wait_cnt\(7),
      R => \gen_powergood_delay.wait_cnt[8]_i_1_n_0\
    );
\gen_powergood_delay.wait_cnt_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => rxoutclkpcs_out(0),
      CE => \gen_powergood_delay.intclk_rrst_n_r[4]_i_1_n_0\,
      D => \gen_powergood_delay.wait_cnt\(7),
      Q => \gen_powergood_delay.wait_cnt\(8),
      R => \gen_powergood_delay.wait_cnt[8]_i_1_n_0\
    );
\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \gen_powergood_delay.pwr_on_fsm\,
      O => RXRATE(0)
    );
\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => rxpd_in(0),
      I1 => \gen_powergood_delay.pwr_on_fsm\,
      O => RXPD(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_fd73_pcs_pma_0_gtwizard_ultrascale_v1_7_17_reset_inv_synchronizer is
  port (
    \gen_gtwiz_buffbypass_rx_main.gen_auto_mode.gtwiz_buffbypass_rx_resetdone_sync_int\ : out STD_LOGIC;
    \FSM_sequential_gen_gtwiz_buffbypass_rx_main.gen_auto_mode.sm_buffbypass_rx_reg[0]\ : out STD_LOGIC;
    \FSM_sequential_gen_gtwiz_buffbypass_rx_main.gen_auto_mode.sm_buffbypass_rx_reg[1]\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxusrclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rst_in_sync2_reg_0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    gtwiz_buffbypass_rx_start_user_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_gtwiz_buffbypass_rx_main.gen_auto_mode.gtwiz_buffbypass_rx_resetdone_reg\ : in STD_LOGIC;
    gtwiz_buffbypass_rx_done_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_gtwizard_gthe4.rxdlysreset_int\ : in STD_LOGIC;
    \gen_gtwiz_buffbypass_rx_main.gen_auto_mode.gtwiz_buffbypass_rx_master_syncdone_sync_reg\ : in STD_LOGIC;
    \gen_gtwiz_buffbypass_rx_main.gen_auto_mode.gtwiz_buffbypass_rx_master_syncdone_sync_int\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_fd73_pcs_pma_0_gtwizard_ultrascale_v1_7_17_reset_inv_synchronizer : entity is "gtwizard_ultrascale_v1_7_17_reset_inv_synchronizer";
end bd_fd73_pcs_pma_0_gtwizard_ultrascale_v1_7_17_reset_inv_synchronizer;

architecture STRUCTURE of bd_fd73_pcs_pma_0_gtwizard_ultrascale_v1_7_17_reset_inv_synchronizer is
  signal \^gen_gtwiz_buffbypass_rx_main.gen_auto_mode.gtwiz_buffbypass_rx_resetdone_sync_int\ : STD_LOGIC;
  signal \gen_gtwiz_buffbypass_rx_main.gen_auto_mode.gtwiz_buffbypass_rx_start_int__1\ : STD_LOGIC;
  signal rst_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of rst_in_meta : signal is "true";
  signal rst_in_sync1 : STD_LOGIC;
  attribute async_reg of rst_in_sync1 : signal is "true";
  signal rst_in_sync2 : STD_LOGIC;
  attribute async_reg of rst_in_sync2 : signal is "true";
  signal rst_in_sync3 : STD_LOGIC;
  attribute async_reg of rst_in_sync3 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of rst_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of rst_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync1_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync2_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync3_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync3_reg : label is "yes";
begin
  \gen_gtwiz_buffbypass_rx_main.gen_auto_mode.gtwiz_buffbypass_rx_resetdone_sync_int\ <= \^gen_gtwiz_buffbypass_rx_main.gen_auto_mode.gtwiz_buffbypass_rx_resetdone_sync_int\;
\FSM_sequential_gen_gtwiz_buffbypass_rx_main.gen_auto_mode.sm_buffbypass_rx[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEFEAEAE"
    )
        port map (
      I0 => Q(0),
      I1 => \gen_gtwiz_buffbypass_rx_main.gen_auto_mode.gtwiz_buffbypass_rx_start_int__1\,
      I2 => Q(1),
      I3 => \gen_gtwiz_buffbypass_rx_main.gen_auto_mode.gtwiz_buffbypass_rx_master_syncdone_sync_reg\,
      I4 => \gen_gtwiz_buffbypass_rx_main.gen_auto_mode.gtwiz_buffbypass_rx_master_syncdone_sync_int\,
      O => E(0)
    );
\FSM_sequential_gen_gtwiz_buffbypass_rx_main.gen_auto_mode.sm_buffbypass_rx[1]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => \gen_gtwiz_buffbypass_rx_main.gen_auto_mode.gtwiz_buffbypass_rx_resetdone_reg\,
      I1 => \^gen_gtwiz_buffbypass_rx_main.gen_auto_mode.gtwiz_buffbypass_rx_resetdone_sync_int\,
      I2 => gtwiz_buffbypass_rx_start_user_in(0),
      O => \gen_gtwiz_buffbypass_rx_main.gen_auto_mode.gtwiz_buffbypass_rx_start_int__1\
    );
\gen_gtwiz_buffbypass_rx_main.gen_auto_mode.gtwiz_buffbypass_rx_done_out_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFBBABAAAA0000"
    )
        port map (
      I0 => Q(0),
      I1 => gtwiz_buffbypass_rx_start_user_in(0),
      I2 => \^gen_gtwiz_buffbypass_rx_main.gen_auto_mode.gtwiz_buffbypass_rx_resetdone_sync_int\,
      I3 => \gen_gtwiz_buffbypass_rx_main.gen_auto_mode.gtwiz_buffbypass_rx_resetdone_reg\,
      I4 => Q(1),
      I5 => gtwiz_buffbypass_rx_done_out(0),
      O => \FSM_sequential_gen_gtwiz_buffbypass_rx_main.gen_auto_mode.sm_buffbypass_rx_reg[0]\
    );
\gen_gtwiz_buffbypass_rx_main.gen_auto_mode.rxdlysreset_out[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAAFFFF00005510"
    )
        port map (
      I0 => Q(1),
      I1 => \gen_gtwiz_buffbypass_rx_main.gen_auto_mode.gtwiz_buffbypass_rx_resetdone_reg\,
      I2 => \^gen_gtwiz_buffbypass_rx_main.gen_auto_mode.gtwiz_buffbypass_rx_resetdone_sync_int\,
      I3 => gtwiz_buffbypass_rx_start_user_in(0),
      I4 => Q(0),
      I5 => \gen_gtwizard_gthe4.rxdlysreset_int\,
      O => \FSM_sequential_gen_gtwiz_buffbypass_rx_main.gen_auto_mode.sm_buffbypass_rx_reg[1]\
    );
rst_in_meta_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk_in(0),
      CE => '1',
      CLR => rst_in_sync2_reg_0,
      D => '1',
      Q => rst_in_meta
    );
rst_in_out_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk_in(0),
      CE => '1',
      CLR => rst_in_sync2_reg_0,
      D => rst_in_sync3,
      Q => \^gen_gtwiz_buffbypass_rx_main.gen_auto_mode.gtwiz_buffbypass_rx_resetdone_sync_int\
    );
rst_in_sync1_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk_in(0),
      CE => '1',
      CLR => rst_in_sync2_reg_0,
      D => rst_in_meta,
      Q => rst_in_sync1
    );
rst_in_sync2_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk_in(0),
      CE => '1',
      CLR => rst_in_sync2_reg_0,
      D => rst_in_sync1,
      Q => rst_in_sync2
    );
rst_in_sync3_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk_in(0),
      CE => '1',
      CLR => rst_in_sync2_reg_0,
      D => rst_in_sync2,
      Q => rst_in_sync3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_fd73_pcs_pma_0_gtwizard_ultrascale_v1_7_17_reset_inv_synchronizer_32 is
  port (
    gtwiz_reset_rx_done_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rst_in_out_reg_0 : out STD_LOGIC;
    rxusrclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rst_in_sync3_reg_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_fd73_pcs_pma_0_gtwizard_ultrascale_v1_7_17_reset_inv_synchronizer_32 : entity is "gtwizard_ultrascale_v1_7_17_reset_inv_synchronizer";
end bd_fd73_pcs_pma_0_gtwizard_ultrascale_v1_7_17_reset_inv_synchronizer_32;

architecture STRUCTURE of bd_fd73_pcs_pma_0_gtwizard_ultrascale_v1_7_17_reset_inv_synchronizer_32 is
  signal \^gtwiz_reset_rx_done_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal rst_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of rst_in_meta : signal is "true";
  signal \rst_in_out_i_1__0_n_0\ : STD_LOGIC;
  signal rst_in_sync1 : STD_LOGIC;
  attribute async_reg of rst_in_sync1 : signal is "true";
  signal rst_in_sync2 : STD_LOGIC;
  attribute async_reg of rst_in_sync2 : signal is "true";
  signal rst_in_sync3 : STD_LOGIC;
  attribute async_reg of rst_in_sync3 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of rst_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of rst_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync1_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync2_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync3_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync3_reg : label is "yes";
begin
  gtwiz_reset_rx_done_out(0) <= \^gtwiz_reset_rx_done_out\(0);
\rst_in_meta_i_1__3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^gtwiz_reset_rx_done_out\(0),
      O => rst_in_out_reg_0
    );
rst_in_meta_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk_in(0),
      CE => '1',
      CLR => \rst_in_out_i_1__0_n_0\,
      D => '1',
      Q => rst_in_meta
    );
\rst_in_out_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rst_in_sync3_reg_0,
      O => \rst_in_out_i_1__0_n_0\
    );
rst_in_out_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk_in(0),
      CE => '1',
      CLR => \rst_in_out_i_1__0_n_0\,
      D => rst_in_sync3,
      Q => \^gtwiz_reset_rx_done_out\(0)
    );
rst_in_sync1_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk_in(0),
      CE => '1',
      CLR => \rst_in_out_i_1__0_n_0\,
      D => rst_in_meta,
      Q => rst_in_sync1
    );
rst_in_sync2_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk_in(0),
      CE => '1',
      CLR => \rst_in_out_i_1__0_n_0\,
      D => rst_in_sync1,
      Q => rst_in_sync2
    );
rst_in_sync3_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk_in(0),
      CE => '1',
      CLR => \rst_in_out_i_1__0_n_0\,
      D => rst_in_sync2,
      Q => rst_in_sync3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_fd73_pcs_pma_0_gtwizard_ultrascale_v1_7_17_reset_inv_synchronizer_33 is
  port (
    gtwiz_reset_tx_done_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txusrclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rst_in_sync2_reg_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_fd73_pcs_pma_0_gtwizard_ultrascale_v1_7_17_reset_inv_synchronizer_33 : entity is "gtwizard_ultrascale_v1_7_17_reset_inv_synchronizer";
end bd_fd73_pcs_pma_0_gtwizard_ultrascale_v1_7_17_reset_inv_synchronizer_33;

architecture STRUCTURE of bd_fd73_pcs_pma_0_gtwizard_ultrascale_v1_7_17_reset_inv_synchronizer_33 is
  signal rst_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of rst_in_meta : signal is "true";
  signal \rst_in_out_i_1__1_n_0\ : STD_LOGIC;
  signal rst_in_sync1 : STD_LOGIC;
  attribute async_reg of rst_in_sync1 : signal is "true";
  signal rst_in_sync2 : STD_LOGIC;
  attribute async_reg of rst_in_sync2 : signal is "true";
  signal rst_in_sync3 : STD_LOGIC;
  attribute async_reg of rst_in_sync3 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of rst_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of rst_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync1_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync2_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync3_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync3_reg : label is "yes";
begin
rst_in_meta_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => txusrclk_in(0),
      CE => '1',
      CLR => \rst_in_out_i_1__1_n_0\,
      D => '1',
      Q => rst_in_meta
    );
\rst_in_out_i_1__1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rst_in_sync2_reg_0,
      O => \rst_in_out_i_1__1_n_0\
    );
rst_in_out_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => txusrclk_in(0),
      CE => '1',
      CLR => \rst_in_out_i_1__1_n_0\,
      D => rst_in_sync3,
      Q => gtwiz_reset_tx_done_out(0)
    );
rst_in_sync1_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => txusrclk_in(0),
      CE => '1',
      CLR => \rst_in_out_i_1__1_n_0\,
      D => rst_in_meta,
      Q => rst_in_sync1
    );
rst_in_sync2_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => txusrclk_in(0),
      CE => '1',
      CLR => \rst_in_out_i_1__1_n_0\,
      D => rst_in_sync1,
      Q => rst_in_sync2
    );
rst_in_sync3_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => txusrclk_in(0),
      CE => '1',
      CLR => \rst_in_out_i_1__1_n_0\,
      D => rst_in_sync2,
      Q => rst_in_sync3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_fd73_pcs_pma_0_gtwizard_ultrascale_v1_7_17_reset_synchronizer is
  port (
    gtwiz_reset_all_sync : out STD_LOGIC;
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_all_in : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_fd73_pcs_pma_0_gtwizard_ultrascale_v1_7_17_reset_synchronizer : entity is "gtwizard_ultrascale_v1_7_17_reset_synchronizer";
end bd_fd73_pcs_pma_0_gtwizard_ultrascale_v1_7_17_reset_synchronizer;

architecture STRUCTURE of bd_fd73_pcs_pma_0_gtwizard_ultrascale_v1_7_17_reset_synchronizer is
  signal rst_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of rst_in_meta : signal is "true";
  signal rst_in_sync1 : STD_LOGIC;
  attribute async_reg of rst_in_sync1 : signal is "true";
  signal rst_in_sync2 : STD_LOGIC;
  attribute async_reg of rst_in_sync2 : signal is "true";
  signal rst_in_sync3 : STD_LOGIC;
  attribute async_reg of rst_in_sync3 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of rst_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of rst_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync1_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync2_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync3_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync3_reg : label is "yes";
begin
rst_in_meta_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => '0',
      PRE => gtwiz_reset_all_in(0),
      Q => rst_in_meta
    );
rst_in_out_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_sync3,
      PRE => gtwiz_reset_all_in(0),
      Q => gtwiz_reset_all_sync
    );
rst_in_sync1_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_meta,
      PRE => gtwiz_reset_all_in(0),
      Q => rst_in_sync1
    );
rst_in_sync2_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_sync1,
      PRE => gtwiz_reset_all_in(0),
      Q => rst_in_sync2
    );
rst_in_sync3_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_sync2,
      PRE => gtwiz_reset_all_in(0),
      Q => rst_in_sync3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_fd73_pcs_pma_0_gtwizard_ultrascale_v1_7_17_reset_synchronizer_26 is
  port (
    gtwiz_reset_rx_any_sync : out STD_LOGIC;
    \FSM_sequential_sm_reset_rx_reg[1]\ : out STD_LOGIC;
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_rx_int\ : in STD_LOGIC;
    rst_in_sync3_reg_0 : in STD_LOGIC;
    gtwiz_reset_rx_datapath_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rst_in_sync3_reg_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_fd73_pcs_pma_0_gtwizard_ultrascale_v1_7_17_reset_synchronizer_26 : entity is "gtwizard_ultrascale_v1_7_17_reset_synchronizer";
end bd_fd73_pcs_pma_0_gtwizard_ultrascale_v1_7_17_reset_synchronizer_26;

architecture STRUCTURE of bd_fd73_pcs_pma_0_gtwizard_ultrascale_v1_7_17_reset_synchronizer_26 is
  signal gtwiz_reset_rx_any : STD_LOGIC;
  signal \^gtwiz_reset_rx_any_sync\ : STD_LOGIC;
  signal rst_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of rst_in_meta : signal is "true";
  signal rst_in_sync1 : STD_LOGIC;
  attribute async_reg of rst_in_sync1 : signal is "true";
  signal rst_in_sync2 : STD_LOGIC;
  attribute async_reg of rst_in_sync2 : signal is "true";
  signal rst_in_sync3 : STD_LOGIC;
  attribute async_reg of rst_in_sync3 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of rst_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of rst_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync1_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync2_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync3_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync3_reg : label is "yes";
begin
  gtwiz_reset_rx_any_sync <= \^gtwiz_reset_rx_any_sync\;
pllreset_rx_out_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDF0010"
    )
        port map (
      I0 => Q(1),
      I1 => Q(2),
      I2 => Q(0),
      I3 => \^gtwiz_reset_rx_any_sync\,
      I4 => \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_rx_int\,
      O => \FSM_sequential_sm_reset_rx_reg[1]\
    );
rst_in_meta_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => '0',
      PRE => gtwiz_reset_rx_any,
      Q => rst_in_meta
    );
rst_in_out_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => rst_in_sync3_reg_0,
      I1 => gtwiz_reset_rx_datapath_in(0),
      I2 => rst_in_sync3_reg_1,
      O => gtwiz_reset_rx_any
    );
rst_in_out_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_sync3,
      PRE => gtwiz_reset_rx_any,
      Q => \^gtwiz_reset_rx_any_sync\
    );
rst_in_sync1_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_meta,
      PRE => gtwiz_reset_rx_any,
      Q => rst_in_sync1
    );
rst_in_sync2_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_sync1,
      PRE => gtwiz_reset_rx_any,
      Q => rst_in_sync2
    );
rst_in_sync3_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_sync2,
      PRE => gtwiz_reset_rx_any,
      Q => rst_in_sync3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_fd73_pcs_pma_0_gtwizard_ultrascale_v1_7_17_reset_synchronizer_27 is
  port (
    in0 : out STD_LOGIC;
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_rx_datapath_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rst_in_out_reg_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_fd73_pcs_pma_0_gtwizard_ultrascale_v1_7_17_reset_synchronizer_27 : entity is "gtwizard_ultrascale_v1_7_17_reset_synchronizer";
end bd_fd73_pcs_pma_0_gtwizard_ultrascale_v1_7_17_reset_synchronizer_27;

architecture STRUCTURE of bd_fd73_pcs_pma_0_gtwizard_ultrascale_v1_7_17_reset_synchronizer_27 is
  signal rst_in0_0 : STD_LOGIC;
  signal rst_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of rst_in_meta : signal is "true";
  signal rst_in_sync1 : STD_LOGIC;
  attribute async_reg of rst_in_sync1 : signal is "true";
  signal rst_in_sync2 : STD_LOGIC;
  attribute async_reg of rst_in_sync2 : signal is "true";
  signal rst_in_sync3 : STD_LOGIC;
  attribute async_reg of rst_in_sync3 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of rst_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of rst_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync1_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync2_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync3_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync3_reg : label is "yes";
begin
rst_in_meta_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => gtwiz_reset_rx_datapath_in(0),
      I1 => rst_in_out_reg_0,
      O => rst_in0_0
    );
rst_in_meta_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => '0',
      PRE => rst_in0_0,
      Q => rst_in_meta
    );
rst_in_out_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_sync3,
      PRE => rst_in0_0,
      Q => in0
    );
rst_in_sync1_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_meta,
      PRE => rst_in0_0,
      Q => rst_in_sync1
    );
rst_in_sync2_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_sync1,
      PRE => rst_in0_0,
      Q => rst_in_sync2
    );
rst_in_sync3_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_sync2,
      PRE => rst_in0_0,
      Q => rst_in_sync3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_fd73_pcs_pma_0_gtwizard_ultrascale_v1_7_17_reset_synchronizer_28 is
  port (
    in0 : out STD_LOGIC;
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rst_in_meta_reg_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_fd73_pcs_pma_0_gtwizard_ultrascale_v1_7_17_reset_synchronizer_28 : entity is "gtwizard_ultrascale_v1_7_17_reset_synchronizer";
end bd_fd73_pcs_pma_0_gtwizard_ultrascale_v1_7_17_reset_synchronizer_28;

architecture STRUCTURE of bd_fd73_pcs_pma_0_gtwizard_ultrascale_v1_7_17_reset_synchronizer_28 is
  signal rst_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of rst_in_meta : signal is "true";
  signal rst_in_sync1 : STD_LOGIC;
  attribute async_reg of rst_in_sync1 : signal is "true";
  signal rst_in_sync2 : STD_LOGIC;
  attribute async_reg of rst_in_sync2 : signal is "true";
  signal rst_in_sync3 : STD_LOGIC;
  attribute async_reg of rst_in_sync3 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of rst_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of rst_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync1_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync2_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync3_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync3_reg : label is "yes";
begin
rst_in_meta_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => '0',
      PRE => rst_in_meta_reg_0,
      Q => rst_in_meta
    );
rst_in_out_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_sync3,
      PRE => rst_in_meta_reg_0,
      Q => in0
    );
rst_in_sync1_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_meta,
      PRE => rst_in_meta_reg_0,
      Q => rst_in_sync1
    );
rst_in_sync2_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_sync1,
      PRE => rst_in_meta_reg_0,
      Q => rst_in_sync2
    );
rst_in_sync3_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_sync2,
      PRE => rst_in_meta_reg_0,
      Q => rst_in_sync3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_fd73_pcs_pma_0_gtwizard_ultrascale_v1_7_17_reset_synchronizer_29 is
  port (
    gtwiz_reset_tx_any_sync : out STD_LOGIC;
    \FSM_sequential_sm_reset_tx_reg[1]\ : out STD_LOGIC;
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_tx_datapath_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rst_in_out_reg_0 : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 2 downto 0 );
    \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_tx_int\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_fd73_pcs_pma_0_gtwizard_ultrascale_v1_7_17_reset_synchronizer_29 : entity is "gtwizard_ultrascale_v1_7_17_reset_synchronizer";
end bd_fd73_pcs_pma_0_gtwizard_ultrascale_v1_7_17_reset_synchronizer_29;

architecture STRUCTURE of bd_fd73_pcs_pma_0_gtwizard_ultrascale_v1_7_17_reset_synchronizer_29 is
  signal gtwiz_reset_tx_any : STD_LOGIC;
  signal \^gtwiz_reset_tx_any_sync\ : STD_LOGIC;
  signal rst_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of rst_in_meta : signal is "true";
  signal rst_in_sync1 : STD_LOGIC;
  attribute async_reg of rst_in_sync1 : signal is "true";
  signal rst_in_sync2 : STD_LOGIC;
  attribute async_reg of rst_in_sync2 : signal is "true";
  signal rst_in_sync3 : STD_LOGIC;
  attribute async_reg of rst_in_sync3 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of rst_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of rst_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync1_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync2_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync3_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync3_reg : label is "yes";
begin
  gtwiz_reset_tx_any_sync <= \^gtwiz_reset_tx_any_sync\;
pllreset_tx_out_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDF0010"
    )
        port map (
      I0 => Q(1),
      I1 => Q(2),
      I2 => Q(0),
      I3 => \^gtwiz_reset_tx_any_sync\,
      I4 => \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_tx_int\,
      O => \FSM_sequential_sm_reset_tx_reg[1]\
    );
\rst_in_meta_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => gtwiz_reset_tx_datapath_in(0),
      I1 => rst_in_out_reg_0,
      O => gtwiz_reset_tx_any
    );
rst_in_meta_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => '0',
      PRE => gtwiz_reset_tx_any,
      Q => rst_in_meta
    );
rst_in_out_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_sync3,
      PRE => gtwiz_reset_tx_any,
      Q => \^gtwiz_reset_tx_any_sync\
    );
rst_in_sync1_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_meta,
      PRE => gtwiz_reset_tx_any,
      Q => rst_in_sync1
    );
rst_in_sync2_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_sync1,
      PRE => gtwiz_reset_tx_any,
      Q => rst_in_sync2
    );
rst_in_sync3_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_sync2,
      PRE => gtwiz_reset_tx_any,
      Q => rst_in_sync3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_fd73_pcs_pma_0_gtwizard_ultrascale_v1_7_17_reset_synchronizer_30 is
  port (
    in0 : out STD_LOGIC;
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_tx_datapath_in : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_fd73_pcs_pma_0_gtwizard_ultrascale_v1_7_17_reset_synchronizer_30 : entity is "gtwizard_ultrascale_v1_7_17_reset_synchronizer";
end bd_fd73_pcs_pma_0_gtwizard_ultrascale_v1_7_17_reset_synchronizer_30;

architecture STRUCTURE of bd_fd73_pcs_pma_0_gtwizard_ultrascale_v1_7_17_reset_synchronizer_30 is
  signal rst_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of rst_in_meta : signal is "true";
  signal rst_in_sync1 : STD_LOGIC;
  attribute async_reg of rst_in_sync1 : signal is "true";
  signal rst_in_sync2 : STD_LOGIC;
  attribute async_reg of rst_in_sync2 : signal is "true";
  signal rst_in_sync3 : STD_LOGIC;
  attribute async_reg of rst_in_sync3 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of rst_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of rst_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync1_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync2_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync3_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync3_reg : label is "yes";
begin
rst_in_meta_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => '0',
      PRE => gtwiz_reset_tx_datapath_in(0),
      Q => rst_in_meta
    );
rst_in_out_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_sync3,
      PRE => gtwiz_reset_tx_datapath_in(0),
      Q => in0
    );
rst_in_sync1_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_meta,
      PRE => gtwiz_reset_tx_datapath_in(0),
      Q => rst_in_sync1
    );
rst_in_sync2_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_sync1,
      PRE => gtwiz_reset_tx_datapath_in(0),
      Q => rst_in_sync2
    );
rst_in_sync3_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_sync2,
      PRE => gtwiz_reset_tx_datapath_in(0),
      Q => rst_in_sync3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_fd73_pcs_pma_0_gtwizard_ultrascale_v1_7_17_reset_synchronizer_31 is
  port (
    in0 : out STD_LOGIC;
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rst_in_meta_reg_0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_fd73_pcs_pma_0_gtwizard_ultrascale_v1_7_17_reset_synchronizer_31 : entity is "gtwizard_ultrascale_v1_7_17_reset_synchronizer";
end bd_fd73_pcs_pma_0_gtwizard_ultrascale_v1_7_17_reset_synchronizer_31;

architecture STRUCTURE of bd_fd73_pcs_pma_0_gtwizard_ultrascale_v1_7_17_reset_synchronizer_31 is
  signal rst_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of rst_in_meta : signal is "true";
  signal rst_in_sync1 : STD_LOGIC;
  attribute async_reg of rst_in_sync1 : signal is "true";
  signal rst_in_sync2 : STD_LOGIC;
  attribute async_reg of rst_in_sync2 : signal is "true";
  signal rst_in_sync3 : STD_LOGIC;
  attribute async_reg of rst_in_sync3 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of rst_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of rst_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync1_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync2_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync3_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync3_reg : label is "yes";
begin
rst_in_meta_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => '0',
      PRE => rst_in_meta_reg_0,
      Q => rst_in_meta
    );
rst_in_out_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_sync3,
      PRE => rst_in_meta_reg_0,
      Q => in0
    );
rst_in_sync1_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_meta,
      PRE => rst_in_meta_reg_0,
      Q => rst_in_sync1
    );
rst_in_sync2_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_sync1,
      PRE => rst_in_meta_reg_0,
      Q => rst_in_sync2
    );
rst_in_sync3_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_sync2,
      PRE => rst_in_meta_reg_0,
      Q => rst_in_sync3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_fd73_pcs_pma_0_gtwizard_ultrascale_v1_7_17_reset_synchronizer_34 is
  port (
    rst_in_out_reg_0 : out STD_LOGIC;
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rst_in0 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_fd73_pcs_pma_0_gtwizard_ultrascale_v1_7_17_reset_synchronizer_34 : entity is "gtwizard_ultrascale_v1_7_17_reset_synchronizer";
end bd_fd73_pcs_pma_0_gtwizard_ultrascale_v1_7_17_reset_synchronizer_34;

architecture STRUCTURE of bd_fd73_pcs_pma_0_gtwizard_ultrascale_v1_7_17_reset_synchronizer_34 is
  signal rst_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of rst_in_meta : signal is "true";
  signal rst_in_sync1 : STD_LOGIC;
  attribute async_reg of rst_in_sync1 : signal is "true";
  signal rst_in_sync2 : STD_LOGIC;
  attribute async_reg of rst_in_sync2 : signal is "true";
  signal rst_in_sync3 : STD_LOGIC;
  attribute async_reg of rst_in_sync3 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of rst_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of rst_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync1_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync2_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync3_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync3_reg : label is "yes";
begin
rst_in_meta_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => '0',
      PRE => rst_in0,
      Q => rst_in_meta
    );
rst_in_out_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_sync3,
      PRE => rst_in0,
      Q => rst_in_out_reg_0
    );
rst_in_sync1_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_meta,
      PRE => rst_in0,
      Q => rst_in_sync1
    );
rst_in_sync2_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_sync1,
      PRE => rst_in0,
      Q => rst_in_sync2
    );
rst_in_sync3_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_sync2,
      PRE => rst_in0,
      Q => rst_in_sync3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_fd73_pcs_pma_0_gtwizard_ultrascale_v1_7_17_reset_synchronizer_36 is
  port (
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_fd73_pcs_pma_0_gtwizard_ultrascale_v1_7_17_reset_synchronizer_36 : entity is "gtwizard_ultrascale_v1_7_17_reset_synchronizer";
end bd_fd73_pcs_pma_0_gtwizard_ultrascale_v1_7_17_reset_synchronizer_36;

architecture STRUCTURE of bd_fd73_pcs_pma_0_gtwizard_ultrascale_v1_7_17_reset_synchronizer_36 is
  signal rst_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of rst_in_meta : signal is "true";
  signal rst_in_sync1 : STD_LOGIC;
  attribute async_reg of rst_in_sync1 : signal is "true";
  signal rst_in_sync2 : STD_LOGIC;
  attribute async_reg of rst_in_sync2 : signal is "true";
  signal rst_in_sync3 : STD_LOGIC;
  attribute async_reg of rst_in_sync3 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of rst_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of rst_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync1_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync2_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync3_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync3_reg : label is "yes";
begin
rst_in_meta_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => '0',
      PRE => '1',
      Q => rst_in_meta
    );
rst_in_sync1_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_meta,
      PRE => '1',
      Q => rst_in_sync1
    );
rst_in_sync2_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_sync1,
      PRE => '1',
      Q => rst_in_sync2
    );
rst_in_sync3_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_sync2,
      PRE => '1',
      Q => rst_in_sync3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_fd73_pcs_pma_0_gtwizard_ultrascale_v1_7_17_reset_synchronizer_37 is
  port (
    cal_on_tx_reset_in_sync : out STD_LOGIC;
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    RESET_IN : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_fd73_pcs_pma_0_gtwizard_ultrascale_v1_7_17_reset_synchronizer_37 : entity is "gtwizard_ultrascale_v1_7_17_reset_synchronizer";
end bd_fd73_pcs_pma_0_gtwizard_ultrascale_v1_7_17_reset_synchronizer_37;

architecture STRUCTURE of bd_fd73_pcs_pma_0_gtwizard_ultrascale_v1_7_17_reset_synchronizer_37 is
  signal rst_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of rst_in_meta : signal is "true";
  signal rst_in_sync1 : STD_LOGIC;
  attribute async_reg of rst_in_sync1 : signal is "true";
  signal rst_in_sync2 : STD_LOGIC;
  attribute async_reg of rst_in_sync2 : signal is "true";
  signal rst_in_sync3 : STD_LOGIC;
  attribute async_reg of rst_in_sync3 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of rst_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of rst_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync1_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync2_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync3_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync3_reg : label is "yes";
begin
rst_in_meta_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => '0',
      PRE => RESET_IN,
      Q => rst_in_meta
    );
rst_in_out_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_sync3,
      PRE => RESET_IN,
      Q => cal_on_tx_reset_in_sync
    );
rst_in_sync1_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_meta,
      PRE => RESET_IN,
      Q => rst_in_sync1
    );
rst_in_sync2_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_sync1,
      PRE => RESET_IN,
      Q => rst_in_sync2
    );
rst_in_sync3_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => rst_in_sync2,
      PRE => RESET_IN,
      Q => rst_in_sync3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_fd73_pcs_pma_0_gtwizard_ultrascale_v1_7_17_reset_synchronizer_44 is
  port (
    rst_in_out : out STD_LOGIC;
    txoutclkmon : in STD_LOGIC;
    \out\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_fd73_pcs_pma_0_gtwizard_ultrascale_v1_7_17_reset_synchronizer_44 : entity is "gtwizard_ultrascale_v1_7_17_reset_synchronizer";
end bd_fd73_pcs_pma_0_gtwizard_ultrascale_v1_7_17_reset_synchronizer_44;

architecture STRUCTURE of bd_fd73_pcs_pma_0_gtwizard_ultrascale_v1_7_17_reset_synchronizer_44 is
  signal rst_in_meta : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of rst_in_meta : signal is "true";
  signal rst_in_sync1 : STD_LOGIC;
  attribute async_reg of rst_in_sync1 : signal is "true";
  signal rst_in_sync2 : STD_LOGIC;
  attribute async_reg of rst_in_sync2 : signal is "true";
  signal rst_in_sync3 : STD_LOGIC;
  attribute async_reg of rst_in_sync3 : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of rst_in_meta_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of rst_in_meta_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync1_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync1_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync2_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync2_reg : label is "yes";
  attribute ASYNC_REG_boolean of rst_in_sync3_reg : label is std.standard.true;
  attribute KEEP of rst_in_sync3_reg : label is "yes";
begin
rst_in_meta_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => txoutclkmon,
      CE => '1',
      D => '0',
      PRE => \out\,
      Q => rst_in_meta
    );
rst_in_out_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => txoutclkmon,
      CE => '1',
      D => rst_in_sync3,
      PRE => \out\,
      Q => rst_in_out
    );
rst_in_sync1_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => txoutclkmon,
      CE => '1',
      D => rst_in_meta,
      PRE => \out\,
      Q => rst_in_sync1
    );
rst_in_sync2_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => txoutclkmon,
      CE => '1',
      D => rst_in_sync1,
      PRE => \out\,
      Q => rst_in_sync2
    );
rst_in_sync3_reg: unisim.vcomponents.FDPE
    generic map(
      INIT => '0'
    )
        port map (
      C => txoutclkmon,
      CE => '1',
      D => rst_in_sync2,
      PRE => \out\,
      Q => rst_in_sync3
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_fd73_pcs_pma_0_johnson_cntr is
  port (
    clk12_5 : out STD_LOGIC;
    clk_en_12_5_fall0 : out STD_LOGIC;
    clk_en0 : out STD_LOGIC;
    speed_is_10_100_fall_reg : out STD_LOGIC;
    CLK : in STD_LOGIC;
    reset_out : in STD_LOGIC;
    clk12_5_reg : in STD_LOGIC;
    speed_is_10_100_fall : in STD_LOGIC;
    speed_is_100_fall : in STD_LOGIC;
    clk1_25 : in STD_LOGIC;
    reset_fall : in STD_LOGIC
  );
end bd_fd73_pcs_pma_0_johnson_cntr;

architecture STRUCTURE of bd_fd73_pcs_pma_0_johnson_cntr is
  signal \^clk12_5\ : STD_LOGIC;
  signal reg1 : STD_LOGIC;
  signal reg1_i_1_n_0 : STD_LOGIC;
  signal reg2 : STD_LOGIC;
  signal reg4 : STD_LOGIC;
  signal reg5 : STD_LOGIC;
  signal reg5_reg_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of clk_en_12_5_fall_i_1 : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of clk_en_12_5_rise_i_1 : label is "soft_lutpair82";
begin
  clk12_5 <= \^clk12_5\;
clk_en_12_5_fall_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => clk12_5_reg,
      I1 => \^clk12_5\,
      O => clk_en_12_5_fall0
    );
clk_en_12_5_rise_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^clk12_5\,
      I1 => clk12_5_reg,
      O => clk_en0
    );
reg1_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => reg5_reg_n_0,
      O => reg1_i_1_n_0
    );
reg1_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => reg1_i_1_n_0,
      Q => reg1,
      R => reg5
    );
reg2_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => reg1,
      Q => reg2,
      R => reg5
    );
reg3_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => reg2,
      Q => \^clk12_5\,
      R => reg5
    );
reg4_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \^clk12_5\,
      Q => reg4,
      R => reg5
    );
reg5_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F4"
    )
        port map (
      I0 => reg4,
      I1 => reg5_reg_n_0,
      I2 => reset_out,
      O => reg5
    );
reg5_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => reg4,
      Q => reg5_reg_n_0,
      R => reg5
    );
sgmii_clk_f_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000DFD5"
    )
        port map (
      I0 => speed_is_10_100_fall,
      I1 => \^clk12_5\,
      I2 => speed_is_100_fall,
      I3 => clk1_25,
      I4 => reset_fall,
      O => speed_is_10_100_fall_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_fd73_pcs_pma_0_johnson_cntr_48 is
  port (
    clk1_25 : out STD_LOGIC;
    sgmii_clk_r0_out : out STD_LOGIC;
    clk_en_1_25_fall0 : out STD_LOGIC;
    clk_en : in STD_LOGIC;
    CLK : in STD_LOGIC;
    reset_out : in STD_LOGIC;
    sgmii_clk_r_reg : in STD_LOGIC;
    data_out : in STD_LOGIC;
    clk12_5 : in STD_LOGIC;
    clk1_25_reg : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_fd73_pcs_pma_0_johnson_cntr_48 : entity is "bd_fd73_pcs_pma_0_johnson_cntr";
end bd_fd73_pcs_pma_0_johnson_cntr_48;

architecture STRUCTURE of bd_fd73_pcs_pma_0_johnson_cntr_48 is
  signal \^clk1_25\ : STD_LOGIC;
  signal \reg1_i_1__0_n_0\ : STD_LOGIC;
  signal reg1_reg_n_0 : STD_LOGIC;
  signal reg2_reg_n_0 : STD_LOGIC;
  signal reg4 : STD_LOGIC;
  signal reg5 : STD_LOGIC;
  signal reg5_reg_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of clk_en_1_25_fall_i_1 : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of sgmii_clk_r_i_1 : label is "soft_lutpair83";
begin
  clk1_25 <= \^clk1_25\;
clk_en_1_25_fall_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => clk1_25_reg,
      I1 => \^clk1_25\,
      O => clk_en_1_25_fall0
    );
\reg1_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => reg5_reg_n_0,
      O => \reg1_i_1__0_n_0\
    );
reg1_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => clk_en,
      D => \reg1_i_1__0_n_0\,
      Q => reg1_reg_n_0,
      R => reg5
    );
reg2_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => clk_en,
      D => reg1_reg_n_0,
      Q => reg2_reg_n_0,
      R => reg5
    );
reg3_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => clk_en,
      D => reg2_reg_n_0,
      Q => \^clk1_25\,
      R => reg5
    );
reg4_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => clk_en,
      D => \^clk1_25\,
      Q => reg4,
      R => reg5
    );
\reg5_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF40"
    )
        port map (
      I0 => reg4,
      I1 => clk_en,
      I2 => reg5_reg_n_0,
      I3 => reset_out,
      O => reg5
    );
reg5_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => clk_en,
      D => reg4,
      Q => reg5_reg_n_0,
      R => reg5
    );
sgmii_clk_r_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A808"
    )
        port map (
      I0 => sgmii_clk_r_reg,
      I1 => \^clk1_25\,
      I2 => data_out,
      I3 => clk12_5,
      O => sgmii_clk_r0_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_fd73_pcs_pma_0_reset_sync is
  port (
    reset_out : out STD_LOGIC;
    rxuserclk2 : in STD_LOGIC;
    enablealign : in STD_LOGIC
  );
end bd_fd73_pcs_pma_0_reset_sync;

architecture STRUCTURE of bd_fd73_pcs_pma_0_reset_sync is
  signal reset_sync_reg1 : STD_LOGIC;
  signal reset_sync_reg2 : STD_LOGIC;
  signal reset_sync_reg3 : STD_LOGIC;
  signal reset_sync_reg4 : STD_LOGIC;
  signal reset_sync_reg5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of reset_sync1 : label is std.standard.true;
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of reset_sync1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of reset_sync1 : label is "FDP";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of reset_sync1 : label is "VCC:CE";
  attribute box_type : string;
  attribute box_type of reset_sync1 : label is "PRIMITIVE";
  attribute ASYNC_REG of reset_sync2 : label is std.standard.true;
  attribute SHREG_EXTRACT of reset_sync2 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync2 : label is "FDP";
  attribute XILINX_TRANSFORM_PINMAP of reset_sync2 : label is "VCC:CE";
  attribute box_type of reset_sync2 : label is "PRIMITIVE";
  attribute ASYNC_REG of reset_sync3 : label is std.standard.true;
  attribute SHREG_EXTRACT of reset_sync3 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync3 : label is "FDP";
  attribute XILINX_TRANSFORM_PINMAP of reset_sync3 : label is "VCC:CE";
  attribute box_type of reset_sync3 : label is "PRIMITIVE";
  attribute ASYNC_REG of reset_sync4 : label is std.standard.true;
  attribute SHREG_EXTRACT of reset_sync4 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync4 : label is "FDP";
  attribute XILINX_TRANSFORM_PINMAP of reset_sync4 : label is "VCC:CE";
  attribute box_type of reset_sync4 : label is "PRIMITIVE";
  attribute ASYNC_REG of reset_sync5 : label is std.standard.true;
  attribute SHREG_EXTRACT of reset_sync5 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync5 : label is "FDP";
  attribute XILINX_TRANSFORM_PINMAP of reset_sync5 : label is "VCC:CE";
  attribute box_type of reset_sync5 : label is "PRIMITIVE";
  attribute ASYNC_REG of reset_sync6 : label is std.standard.true;
  attribute SHREG_EXTRACT of reset_sync6 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync6 : label is "FDP";
  attribute XILINX_TRANSFORM_PINMAP of reset_sync6 : label is "VCC:CE";
  attribute box_type of reset_sync6 : label is "PRIMITIVE";
begin
reset_sync1: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => '0',
      PRE => enablealign,
      Q => reset_sync_reg1
    );
reset_sync2: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => reset_sync_reg1,
      PRE => enablealign,
      Q => reset_sync_reg2
    );
reset_sync3: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => reset_sync_reg2,
      PRE => enablealign,
      Q => reset_sync_reg3
    );
reset_sync4: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => reset_sync_reg3,
      PRE => enablealign,
      Q => reset_sync_reg4
    );
reset_sync5: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => reset_sync_reg4,
      PRE => enablealign,
      Q => reset_sync_reg5
    );
reset_sync6: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => reset_sync_reg5,
      PRE => '0',
      Q => reset_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_fd73_pcs_pma_0_reset_sync_0 is
  port (
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    reset_out : out STD_LOGIC;
    reset_sync6_0 : out STD_LOGIC_VECTOR ( 0 to 0 );
    initialize_ram_complete : in STD_LOGIC;
    initialize_ram_complete_pulse : in STD_LOGIC;
    rxuserclk2 : in STD_LOGIC;
    reset_in : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_fd73_pcs_pma_0_reset_sync_0 : entity is "bd_fd73_pcs_pma_0_reset_sync";
end bd_fd73_pcs_pma_0_reset_sync_0;

architecture STRUCTURE of bd_fd73_pcs_pma_0_reset_sync_0 is
  signal \^reset_out\ : STD_LOGIC;
  signal reset_sync_reg1 : STD_LOGIC;
  signal reset_sync_reg2 : STD_LOGIC;
  signal reset_sync_reg3 : STD_LOGIC;
  signal reset_sync_reg4 : STD_LOGIC;
  signal reset_sync_reg5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of reset_sync1 : label is std.standard.true;
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of reset_sync1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of reset_sync1 : label is "FDP";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of reset_sync1 : label is "VCC:CE";
  attribute box_type : string;
  attribute box_type of reset_sync1 : label is "PRIMITIVE";
  attribute ASYNC_REG of reset_sync2 : label is std.standard.true;
  attribute SHREG_EXTRACT of reset_sync2 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync2 : label is "FDP";
  attribute XILINX_TRANSFORM_PINMAP of reset_sync2 : label is "VCC:CE";
  attribute box_type of reset_sync2 : label is "PRIMITIVE";
  attribute ASYNC_REG of reset_sync3 : label is std.standard.true;
  attribute SHREG_EXTRACT of reset_sync3 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync3 : label is "FDP";
  attribute XILINX_TRANSFORM_PINMAP of reset_sync3 : label is "VCC:CE";
  attribute box_type of reset_sync3 : label is "PRIMITIVE";
  attribute ASYNC_REG of reset_sync4 : label is std.standard.true;
  attribute SHREG_EXTRACT of reset_sync4 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync4 : label is "FDP";
  attribute XILINX_TRANSFORM_PINMAP of reset_sync4 : label is "VCC:CE";
  attribute box_type of reset_sync4 : label is "PRIMITIVE";
  attribute ASYNC_REG of reset_sync5 : label is std.standard.true;
  attribute SHREG_EXTRACT of reset_sync5 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync5 : label is "FDP";
  attribute XILINX_TRANSFORM_PINMAP of reset_sync5 : label is "VCC:CE";
  attribute box_type of reset_sync5 : label is "PRIMITIVE";
  attribute ASYNC_REG of reset_sync6 : label is std.standard.true;
  attribute SHREG_EXTRACT of reset_sync6 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync6 : label is "FDP";
  attribute XILINX_TRANSFORM_PINMAP of reset_sync6 : label is "VCC:CE";
  attribute box_type of reset_sync6 : label is "PRIMITIVE";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \wr_addr[4]_i_1\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \wr_data_reg[28]_i_1\ : label is "soft_lutpair159";
begin
  reset_out <= \^reset_out\;
reset_sync1: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => '0',
      PRE => reset_in,
      Q => reset_sync_reg1
    );
reset_sync2: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => reset_sync_reg1,
      PRE => reset_in,
      Q => reset_sync_reg2
    );
reset_sync3: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => reset_sync_reg2,
      PRE => reset_in,
      Q => reset_sync_reg3
    );
reset_sync4: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => reset_sync_reg3,
      PRE => reset_in,
      Q => reset_sync_reg4
    );
reset_sync5: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => reset_sync_reg4,
      PRE => reset_in,
      Q => reset_sync_reg5
    );
reset_sync6: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => reset_sync_reg5,
      PRE => '0',
      Q => \^reset_out\
    );
\wr_addr[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \^reset_out\,
      I1 => initialize_ram_complete_pulse,
      O => reset_sync6_0(0)
    );
\wr_data_reg[28]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \^reset_out\,
      I1 => initialize_ram_complete,
      O => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_fd73_pcs_pma_0_reset_sync_45 is
  port (
    reset_out : out STD_LOGIC;
    CLK : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_fd73_pcs_pma_0_reset_sync_45 : entity is "bd_fd73_pcs_pma_0_reset_sync";
end bd_fd73_pcs_pma_0_reset_sync_45;

architecture STRUCTURE of bd_fd73_pcs_pma_0_reset_sync_45 is
  signal reset_sync_reg1 : STD_LOGIC;
  signal reset_sync_reg2 : STD_LOGIC;
  signal reset_sync_reg3 : STD_LOGIC;
  signal reset_sync_reg4 : STD_LOGIC;
  signal reset_sync_reg5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of reset_sync1 : label is std.standard.true;
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of reset_sync1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of reset_sync1 : label is "FDP";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of reset_sync1 : label is "VCC:CE";
  attribute box_type : string;
  attribute box_type of reset_sync1 : label is "PRIMITIVE";
  attribute ASYNC_REG of reset_sync2 : label is std.standard.true;
  attribute SHREG_EXTRACT of reset_sync2 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync2 : label is "FDP";
  attribute XILINX_TRANSFORM_PINMAP of reset_sync2 : label is "VCC:CE";
  attribute box_type of reset_sync2 : label is "PRIMITIVE";
  attribute ASYNC_REG of reset_sync3 : label is std.standard.true;
  attribute SHREG_EXTRACT of reset_sync3 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync3 : label is "FDP";
  attribute XILINX_TRANSFORM_PINMAP of reset_sync3 : label is "VCC:CE";
  attribute box_type of reset_sync3 : label is "PRIMITIVE";
  attribute ASYNC_REG of reset_sync4 : label is std.standard.true;
  attribute SHREG_EXTRACT of reset_sync4 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync4 : label is "FDP";
  attribute XILINX_TRANSFORM_PINMAP of reset_sync4 : label is "VCC:CE";
  attribute box_type of reset_sync4 : label is "PRIMITIVE";
  attribute ASYNC_REG of reset_sync5 : label is std.standard.true;
  attribute SHREG_EXTRACT of reset_sync5 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync5 : label is "FDP";
  attribute XILINX_TRANSFORM_PINMAP of reset_sync5 : label is "VCC:CE";
  attribute box_type of reset_sync5 : label is "PRIMITIVE";
  attribute ASYNC_REG of reset_sync6 : label is std.standard.true;
  attribute SHREG_EXTRACT of reset_sync6 : label is "no";
  attribute XILINX_LEGACY_PRIM of reset_sync6 : label is "FDP";
  attribute XILINX_TRANSFORM_PINMAP of reset_sync6 : label is "VCC:CE";
  attribute box_type of reset_sync6 : label is "PRIMITIVE";
begin
reset_sync1: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => '0',
      PRE => SR(0),
      Q => reset_sync_reg1
    );
reset_sync2: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => reset_sync_reg1,
      PRE => SR(0),
      Q => reset_sync_reg2
    );
reset_sync3: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => reset_sync_reg2,
      PRE => SR(0),
      Q => reset_sync_reg3
    );
reset_sync4: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => reset_sync_reg3,
      PRE => SR(0),
      Q => reset_sync_reg4
    );
reset_sync5: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => reset_sync_reg4,
      PRE => SR(0),
      Q => reset_sync_reg5
    );
reset_sync6: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => reset_sync_reg5,
      PRE => '0',
      Q => reset_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_fd73_pcs_pma_0_resets is
  port (
    pma_reset_out : out STD_LOGIC;
    independent_clock_bufg : in STD_LOGIC;
    reset : in STD_LOGIC
  );
end bd_fd73_pcs_pma_0_resets;

architecture STRUCTURE of bd_fd73_pcs_pma_0_resets is
  signal pma_reset_pipe : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute async_reg : string;
  attribute async_reg of pma_reset_pipe : signal is "true";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of \pma_reset_pipe_reg[0]\ : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of \pma_reset_pipe_reg[0]\ : label is "yes";
  attribute ASYNC_REG_boolean of \pma_reset_pipe_reg[1]\ : label is std.standard.true;
  attribute KEEP of \pma_reset_pipe_reg[1]\ : label is "yes";
  attribute ASYNC_REG_boolean of \pma_reset_pipe_reg[2]\ : label is std.standard.true;
  attribute KEEP of \pma_reset_pipe_reg[2]\ : label is "yes";
  attribute ASYNC_REG_boolean of \pma_reset_pipe_reg[3]\ : label is std.standard.true;
  attribute KEEP of \pma_reset_pipe_reg[3]\ : label is "yes";
begin
  pma_reset_out <= pma_reset_pipe(3);
\pma_reset_pipe_reg[0]\: unisim.vcomponents.FDPE
     port map (
      C => independent_clock_bufg,
      CE => '1',
      D => '0',
      PRE => reset,
      Q => pma_reset_pipe(0)
    );
\pma_reset_pipe_reg[1]\: unisim.vcomponents.FDPE
     port map (
      C => independent_clock_bufg,
      CE => '1',
      D => pma_reset_pipe(0),
      PRE => reset,
      Q => pma_reset_pipe(1)
    );
\pma_reset_pipe_reg[2]\: unisim.vcomponents.FDPE
     port map (
      C => independent_clock_bufg,
      CE => '1',
      D => pma_reset_pipe(1),
      PRE => reset,
      Q => pma_reset_pipe(2)
    );
\pma_reset_pipe_reg[3]\: unisim.vcomponents.FDPE
     port map (
      C => independent_clock_bufg,
      CE => '1',
      D => pma_reset_pipe(2),
      PRE => reset,
      Q => pma_reset_pipe(3)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_fd73_pcs_pma_0_rx_rate_adapt is
  port (
    gmii_rx_dv_out_reg_0 : out STD_LOGIC;
    gmii_rx_er_out_reg_0 : out STD_LOGIC;
    gmii_rxd : out STD_LOGIC_VECTOR ( 7 downto 0 );
    reset_out : in STD_LOGIC;
    gmii_rx_er_out_reg_1 : in STD_LOGIC;
    gmii_rx_dv : in STD_LOGIC;
    CLK : in STD_LOGIC;
    gmii_rx_er : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
end bd_fd73_pcs_pma_0_rx_rate_adapt;

architecture STRUCTURE of bd_fd73_pcs_pma_0_rx_rate_adapt is
  signal muxsel : STD_LOGIC;
  signal muxsel_i_1_n_0 : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal rx_dv_aligned : STD_LOGIC;
  signal rx_dv_aligned_i_1_n_0 : STD_LOGIC;
  signal rx_dv_reg1 : STD_LOGIC;
  signal rx_dv_reg2 : STD_LOGIC;
  signal rx_er_aligned : STD_LOGIC;
  signal rx_er_aligned_0 : STD_LOGIC;
  signal rx_er_reg1 : STD_LOGIC;
  signal rx_er_reg2 : STD_LOGIC;
  signal rxd_aligned : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \rxd_aligned[0]_i_1_n_0\ : STD_LOGIC;
  signal \rxd_aligned[1]_i_1_n_0\ : STD_LOGIC;
  signal \rxd_aligned[2]_i_1_n_0\ : STD_LOGIC;
  signal \rxd_aligned[3]_i_1_n_0\ : STD_LOGIC;
  signal \rxd_aligned[4]_i_1_n_0\ : STD_LOGIC;
  signal \rxd_aligned[5]_i_1_n_0\ : STD_LOGIC;
  signal \rxd_aligned[6]_i_1_n_0\ : STD_LOGIC;
  signal \rxd_aligned[7]_i_1_n_0\ : STD_LOGIC;
  signal \rxd_reg1_reg_n_0_[0]\ : STD_LOGIC;
  signal \rxd_reg1_reg_n_0_[1]\ : STD_LOGIC;
  signal \rxd_reg1_reg_n_0_[2]\ : STD_LOGIC;
  signal \rxd_reg1_reg_n_0_[3]\ : STD_LOGIC;
  signal rxd_reg2 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal sfd_enable : STD_LOGIC;
  signal sfd_enable0 : STD_LOGIC;
  signal sfd_enable_i_1_n_0 : STD_LOGIC;
  signal sfd_enable_i_2_n_0 : STD_LOGIC;
  signal sfd_enable_i_4_n_0 : STD_LOGIC;
  signal sfd_enable_i_5_n_0 : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of rx_dv_aligned_i_1 : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of rx_er_aligned_i_1 : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \rxd_aligned[0]_i_1\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \rxd_aligned[1]_i_1\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \rxd_aligned[2]_i_1\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \rxd_aligned[3]_i_1\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \rxd_aligned[4]_i_1\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \rxd_aligned[5]_i_1\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \rxd_aligned[6]_i_1\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \rxd_aligned[7]_i_1\ : label is "soft_lutpair85";
begin
gmii_rx_dv_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => gmii_rx_er_out_reg_1,
      D => rx_dv_aligned,
      Q => gmii_rx_dv_out_reg_0,
      R => reset_out
    );
gmii_rx_er_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => gmii_rx_er_out_reg_1,
      D => rx_er_aligned,
      Q => gmii_rx_er_out_reg_0,
      R => reset_out
    );
\gmii_rxd_out_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => gmii_rx_er_out_reg_1,
      D => rxd_aligned(0),
      Q => gmii_rxd(0),
      R => reset_out
    );
\gmii_rxd_out_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => gmii_rx_er_out_reg_1,
      D => rxd_aligned(1),
      Q => gmii_rxd(1),
      R => reset_out
    );
\gmii_rxd_out_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => gmii_rx_er_out_reg_1,
      D => rxd_aligned(2),
      Q => gmii_rxd(2),
      R => reset_out
    );
\gmii_rxd_out_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => gmii_rx_er_out_reg_1,
      D => rxd_aligned(3),
      Q => gmii_rxd(3),
      R => reset_out
    );
\gmii_rxd_out_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => gmii_rx_er_out_reg_1,
      D => rxd_aligned(4),
      Q => gmii_rxd(4),
      R => reset_out
    );
\gmii_rxd_out_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => gmii_rx_er_out_reg_1,
      D => rxd_aligned(5),
      Q => gmii_rxd(5),
      R => reset_out
    );
\gmii_rxd_out_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => gmii_rx_er_out_reg_1,
      D => rxd_aligned(6),
      Q => gmii_rxd(6),
      R => reset_out
    );
\gmii_rxd_out_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => gmii_rx_er_out_reg_1,
      D => rxd_aligned(7),
      Q => gmii_rxd(7),
      R => reset_out
    );
muxsel_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000CCCCA8CC"
    )
        port map (
      I0 => sfd_enable_i_5_n_0,
      I1 => muxsel,
      I2 => sfd_enable_i_2_n_0,
      I3 => sfd_enable,
      I4 => sfd_enable_i_4_n_0,
      I5 => reset_out,
      O => muxsel_i_1_n_0
    );
muxsel_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => muxsel_i_1_n_0,
      Q => muxsel,
      R => '0'
    );
rx_dv_aligned_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B0"
    )
        port map (
      I0 => rx_dv_reg1,
      I1 => muxsel,
      I2 => rx_dv_reg2,
      O => rx_dv_aligned_i_1_n_0
    );
rx_dv_aligned_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => gmii_rx_er_out_reg_1,
      D => rx_dv_aligned_i_1_n_0,
      Q => rx_dv_aligned,
      R => reset_out
    );
rx_dv_reg1_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => gmii_rx_er_out_reg_1,
      D => gmii_rx_dv,
      Q => rx_dv_reg1,
      R => reset_out
    );
rx_dv_reg2_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => gmii_rx_er_out_reg_1,
      D => rx_dv_reg1,
      Q => rx_dv_reg2,
      R => reset_out
    );
rx_er_aligned_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F8"
    )
        port map (
      I0 => muxsel,
      I1 => rx_er_reg1,
      I2 => rx_er_reg2,
      O => rx_er_aligned_0
    );
rx_er_aligned_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => gmii_rx_er_out_reg_1,
      D => rx_er_aligned_0,
      Q => rx_er_aligned,
      R => reset_out
    );
rx_er_reg1_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => gmii_rx_er_out_reg_1,
      D => gmii_rx_er,
      Q => rx_er_reg1,
      R => reset_out
    );
rx_er_reg2_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => gmii_rx_er_out_reg_1,
      D => rx_er_reg1,
      Q => rx_er_reg2,
      R => reset_out
    );
\rxd_aligned[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rxd_reg2(4),
      I1 => muxsel,
      I2 => rxd_reg2(0),
      O => \rxd_aligned[0]_i_1_n_0\
    );
\rxd_aligned[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rxd_reg2(5),
      I1 => muxsel,
      I2 => rxd_reg2(1),
      O => \rxd_aligned[1]_i_1_n_0\
    );
\rxd_aligned[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rxd_reg2(6),
      I1 => muxsel,
      I2 => rxd_reg2(2),
      O => \rxd_aligned[2]_i_1_n_0\
    );
\rxd_aligned[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rxd_reg2(7),
      I1 => muxsel,
      I2 => rxd_reg2(3),
      O => \rxd_aligned[3]_i_1_n_0\
    );
\rxd_aligned[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \rxd_reg1_reg_n_0_[0]\,
      I1 => muxsel,
      I2 => rxd_reg2(4),
      O => \rxd_aligned[4]_i_1_n_0\
    );
\rxd_aligned[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \rxd_reg1_reg_n_0_[1]\,
      I1 => muxsel,
      I2 => rxd_reg2(5),
      O => \rxd_aligned[5]_i_1_n_0\
    );
\rxd_aligned[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \rxd_reg1_reg_n_0_[2]\,
      I1 => muxsel,
      I2 => rxd_reg2(6),
      O => \rxd_aligned[6]_i_1_n_0\
    );
\rxd_aligned[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \rxd_reg1_reg_n_0_[3]\,
      I1 => muxsel,
      I2 => rxd_reg2(7),
      O => \rxd_aligned[7]_i_1_n_0\
    );
\rxd_aligned_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => gmii_rx_er_out_reg_1,
      D => \rxd_aligned[0]_i_1_n_0\,
      Q => rxd_aligned(0),
      R => reset_out
    );
\rxd_aligned_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => gmii_rx_er_out_reg_1,
      D => \rxd_aligned[1]_i_1_n_0\,
      Q => rxd_aligned(1),
      R => reset_out
    );
\rxd_aligned_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => gmii_rx_er_out_reg_1,
      D => \rxd_aligned[2]_i_1_n_0\,
      Q => rxd_aligned(2),
      R => reset_out
    );
\rxd_aligned_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => gmii_rx_er_out_reg_1,
      D => \rxd_aligned[3]_i_1_n_0\,
      Q => rxd_aligned(3),
      R => reset_out
    );
\rxd_aligned_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => gmii_rx_er_out_reg_1,
      D => \rxd_aligned[4]_i_1_n_0\,
      Q => rxd_aligned(4),
      R => reset_out
    );
\rxd_aligned_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => gmii_rx_er_out_reg_1,
      D => \rxd_aligned[5]_i_1_n_0\,
      Q => rxd_aligned(5),
      R => reset_out
    );
\rxd_aligned_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => gmii_rx_er_out_reg_1,
      D => \rxd_aligned[6]_i_1_n_0\,
      Q => rxd_aligned(6),
      R => reset_out
    );
\rxd_aligned_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => gmii_rx_er_out_reg_1,
      D => \rxd_aligned[7]_i_1_n_0\,
      Q => rxd_aligned(7),
      R => reset_out
    );
\rxd_reg1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => gmii_rx_er_out_reg_1,
      D => D(0),
      Q => \rxd_reg1_reg_n_0_[0]\,
      R => reset_out
    );
\rxd_reg1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => gmii_rx_er_out_reg_1,
      D => D(1),
      Q => \rxd_reg1_reg_n_0_[1]\,
      R => reset_out
    );
\rxd_reg1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => gmii_rx_er_out_reg_1,
      D => D(2),
      Q => \rxd_reg1_reg_n_0_[2]\,
      R => reset_out
    );
\rxd_reg1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => gmii_rx_er_out_reg_1,
      D => D(3),
      Q => \rxd_reg1_reg_n_0_[3]\,
      R => reset_out
    );
\rxd_reg1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => gmii_rx_er_out_reg_1,
      D => D(4),
      Q => p_0_in(0),
      R => reset_out
    );
\rxd_reg1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => gmii_rx_er_out_reg_1,
      D => D(5),
      Q => p_0_in(1),
      R => reset_out
    );
\rxd_reg1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => gmii_rx_er_out_reg_1,
      D => D(6),
      Q => p_0_in(2),
      R => reset_out
    );
\rxd_reg1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => gmii_rx_er_out_reg_1,
      D => D(7),
      Q => p_0_in(3),
      R => reset_out
    );
\rxd_reg2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => gmii_rx_er_out_reg_1,
      D => \rxd_reg1_reg_n_0_[0]\,
      Q => rxd_reg2(0),
      R => reset_out
    );
\rxd_reg2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => gmii_rx_er_out_reg_1,
      D => \rxd_reg1_reg_n_0_[1]\,
      Q => rxd_reg2(1),
      R => reset_out
    );
\rxd_reg2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => gmii_rx_er_out_reg_1,
      D => \rxd_reg1_reg_n_0_[2]\,
      Q => rxd_reg2(2),
      R => reset_out
    );
\rxd_reg2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => gmii_rx_er_out_reg_1,
      D => \rxd_reg1_reg_n_0_[3]\,
      Q => rxd_reg2(3),
      R => reset_out
    );
\rxd_reg2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => gmii_rx_er_out_reg_1,
      D => p_0_in(0),
      Q => rxd_reg2(4),
      R => reset_out
    );
\rxd_reg2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => gmii_rx_er_out_reg_1,
      D => p_0_in(1),
      Q => rxd_reg2(5),
      R => reset_out
    );
\rxd_reg2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => gmii_rx_er_out_reg_1,
      D => p_0_in(2),
      Q => rxd_reg2(6),
      R => reset_out
    );
\rxd_reg2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => gmii_rx_er_out_reg_1,
      D => p_0_in(3),
      Q => rxd_reg2(7),
      R => reset_out
    );
sfd_enable_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFDDFFCCC0C8C0CC"
    )
        port map (
      I0 => sfd_enable_i_2_n_0,
      I1 => sfd_enable0,
      I2 => gmii_rx_er_out_reg_1,
      I3 => sfd_enable_i_4_n_0,
      I4 => sfd_enable_i_5_n_0,
      I5 => sfd_enable,
      O => sfd_enable_i_1_n_0
    );
sfd_enable_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"04000000"
    )
        port map (
      I0 => p_0_in(3),
      I1 => D(0),
      I2 => D(1),
      I3 => D(3),
      I4 => D(2),
      O => sfd_enable_i_2_n_0
    );
sfd_enable_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => gmii_rx_dv,
      I1 => rx_dv_reg1,
      O => sfd_enable0
    );
sfd_enable_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFFF"
    )
        port map (
      I0 => p_0_in(0),
      I1 => p_0_in(1),
      I2 => gmii_rx_er_out_reg_1,
      I3 => p_0_in(2),
      O => sfd_enable_i_4_n_0
    );
sfd_enable_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFDFFF"
    )
        port map (
      I0 => \rxd_reg1_reg_n_0_[0]\,
      I1 => \rxd_reg1_reg_n_0_[3]\,
      I2 => p_0_in(3),
      I3 => \rxd_reg1_reg_n_0_[2]\,
      I4 => \rxd_reg1_reg_n_0_[1]\,
      O => sfd_enable_i_5_n_0
    );
sfd_enable_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => sfd_enable_i_1_n_0,
      Q => sfd_enable,
      R => reset_out
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_fd73_pcs_pma_0_sync_block is
  port (
    data_out : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxuserclk2 : in STD_LOGIC
  );
end bd_fd73_pcs_pma_0_sync_block;

architecture STRUCTURE of bd_fd73_pcs_pma_0_sync_block is
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg1 : label is "VCC:CE GND:R";
  attribute box_type : string;
  attribute box_type of data_sync_reg1 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg2 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg2 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg3 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg3 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg4 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg4 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg5 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg5 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg6 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg6 : label is "PRIMITIVE";
begin
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => Q(0),
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => data_sync5,
      Q => data_out,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_fd73_pcs_pma_0_sync_block_1 is
  port (
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    data_sync_reg6_0 : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    p_25_in : in STD_LOGIC;
    data_out : in STD_LOGIC;
    data_sync_reg1_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxuserclk2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_fd73_pcs_pma_0_sync_block_1 : entity is "bd_fd73_pcs_pma_0_sync_block";
end bd_fd73_pcs_pma_0_sync_block_1;

architecture STRUCTURE of bd_fd73_pcs_pma_0_sync_block_1 is
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg1 : label is "VCC:CE GND:R";
  attribute box_type : string;
  attribute box_type of data_sync_reg1 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg2 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg2 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg3 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg3 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg4 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg4 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg5 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg5 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg6 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg6 : label is "PRIMITIVE";
begin
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => data_sync_reg1_0(0),
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => data_sync5,
      Q => data_sync_reg6_0,
      R => '0'
    );
wr_occupancy0_carry_i_6: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => Q(0),
      I1 => p_25_in,
      I2 => data_out,
      O => S(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_fd73_pcs_pma_0_sync_block_10 is
  port (
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    data_out : out STD_LOGIC;
    \rd_occupancy_reg[5]\ : in STD_LOGIC;
    \rd_occupancy_reg[5]_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    data_sync_reg1_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    CLK : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_fd73_pcs_pma_0_sync_block_10 : entity is "bd_fd73_pcs_pma_0_sync_block";
end bd_fd73_pcs_pma_0_sync_block_10;

architecture STRUCTURE of bd_fd73_pcs_pma_0_sync_block_10 is
  signal \^data_out\ : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg1 : label is "VCC:CE GND:R";
  attribute box_type : string;
  attribute box_type of data_sync_reg1 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg2 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg2 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg3 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg3 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg4 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg4 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg5 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg5 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg6 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg6 : label is "PRIMITIVE";
begin
  data_out <= \^data_out\;
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => data_sync_reg1_0(0),
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => data_sync5,
      Q => \^data_out\,
      R => '0'
    );
rd_occupancy0_carry_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => \^data_out\,
      I1 => \rd_occupancy_reg[5]\,
      I2 => \rd_occupancy_reg[5]_0\,
      I3 => Q(0),
      O => S(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_fd73_pcs_pma_0_sync_block_11 is
  port (
    S : out STD_LOGIC_VECTOR ( 1 downto 0 );
    data_out : out STD_LOGIC;
    \rd_occupancy_reg[5]\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    data_sync_reg1_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    CLK : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_fd73_pcs_pma_0_sync_block_11 : entity is "bd_fd73_pcs_pma_0_sync_block";
end bd_fd73_pcs_pma_0_sync_block_11;

architecture STRUCTURE of bd_fd73_pcs_pma_0_sync_block_11 is
  signal \^data_out\ : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg1 : label is "VCC:CE GND:R";
  attribute box_type : string;
  attribute box_type of data_sync_reg1 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg2 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg2 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg3 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg3 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg4 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg4 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg5 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg5 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg6 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg6 : label is "PRIMITIVE";
begin
  data_out <= \^data_out\;
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => data_sync_reg1_0(0),
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => data_sync5,
      Q => \^data_out\,
      R => '0'
    );
rd_occupancy0_carry_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^data_out\,
      I1 => Q(1),
      O => S(1)
    );
rd_occupancy0_carry_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \^data_out\,
      I1 => \rd_occupancy_reg[5]\,
      I2 => Q(0),
      O => S(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_fd73_pcs_pma_0_sync_block_12 is
  port (
    initialize_ram_complete_sync_ris_edg0 : out STD_LOGIC;
    data_out : out STD_LOGIC;
    initialize_ram_complete_sync_reg1 : in STD_LOGIC;
    data_in : in STD_LOGIC;
    CLK : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_fd73_pcs_pma_0_sync_block_12 : entity is "bd_fd73_pcs_pma_0_sync_block";
end bd_fd73_pcs_pma_0_sync_block_12;

architecture STRUCTURE of bd_fd73_pcs_pma_0_sync_block_12 is
  signal \^data_out\ : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg1 : label is "VCC:CE GND:R";
  attribute box_type : string;
  attribute box_type of data_sync_reg1 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg2 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg2 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg3 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg3 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg4 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg4 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg5 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg5 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg6 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg6 : label is "PRIMITIVE";
begin
  data_out <= \^data_out\;
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => data_in,
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => data_sync5,
      Q => \^data_out\,
      R => '0'
    );
initialize_ram_complete_sync_ris_edg_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^data_out\,
      I1 => initialize_ram_complete_sync_reg1,
      O => initialize_ram_complete_sync_ris_edg0
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_fd73_pcs_pma_0_sync_block_2 is
  port (
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    data_out : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_occupancy_reg[5]\ : in STD_LOGIC;
    \wr_occupancy_reg[5]_0\ : in STD_LOGIC;
    \wr_occupancy_reg[5]_1\ : in STD_LOGIC;
    \wr_occupancy_reg[5]_2\ : in STD_LOGIC;
    data_sync_reg1_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxuserclk2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_fd73_pcs_pma_0_sync_block_2 : entity is "bd_fd73_pcs_pma_0_sync_block";
end bd_fd73_pcs_pma_0_sync_block_2;

architecture STRUCTURE of bd_fd73_pcs_pma_0_sync_block_2 is
  signal \^data_out\ : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg1 : label is "VCC:CE GND:R";
  attribute box_type : string;
  attribute box_type of data_sync_reg1 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg2 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg2 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg3 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg3 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg4 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg4 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg5 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg5 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg6 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg6 : label is "PRIMITIVE";
begin
  data_out <= \^data_out\;
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => data_sync_reg1_0(0),
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => data_sync5,
      Q => \^data_out\,
      R => '0'
    );
wr_occupancy0_carry_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => Q(0),
      I1 => \^data_out\,
      I2 => \wr_occupancy_reg[5]\,
      I3 => \wr_occupancy_reg[5]_0\,
      I4 => \wr_occupancy_reg[5]_1\,
      I5 => \wr_occupancy_reg[5]_2\,
      O => S(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_fd73_pcs_pma_0_sync_block_3 is
  port (
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    data_out : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_occupancy_reg[5]\ : in STD_LOGIC;
    \wr_occupancy_reg[5]_0\ : in STD_LOGIC;
    \wr_occupancy_reg[5]_1\ : in STD_LOGIC;
    data_sync_reg1_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxuserclk2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_fd73_pcs_pma_0_sync_block_3 : entity is "bd_fd73_pcs_pma_0_sync_block";
end bd_fd73_pcs_pma_0_sync_block_3;

architecture STRUCTURE of bd_fd73_pcs_pma_0_sync_block_3 is
  signal \^data_out\ : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg1 : label is "VCC:CE GND:R";
  attribute box_type : string;
  attribute box_type of data_sync_reg1 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg2 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg2 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg3 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg3 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg4 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg4 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg5 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg5 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg6 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg6 : label is "PRIMITIVE";
begin
  data_out <= \^data_out\;
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => data_sync_reg1_0(0),
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => data_sync5,
      Q => \^data_out\,
      R => '0'
    );
wr_occupancy0_carry_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969669"
    )
        port map (
      I0 => Q(0),
      I1 => \^data_out\,
      I2 => \wr_occupancy_reg[5]\,
      I3 => \wr_occupancy_reg[5]_0\,
      I4 => \wr_occupancy_reg[5]_1\,
      O => S(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_fd73_pcs_pma_0_sync_block_4 is
  port (
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    data_out : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    \wr_occupancy_reg[5]\ : in STD_LOGIC;
    \wr_occupancy_reg[5]_0\ : in STD_LOGIC;
    data_sync_reg1_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxuserclk2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_fd73_pcs_pma_0_sync_block_4 : entity is "bd_fd73_pcs_pma_0_sync_block";
end bd_fd73_pcs_pma_0_sync_block_4;

architecture STRUCTURE of bd_fd73_pcs_pma_0_sync_block_4 is
  signal \^data_out\ : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg1 : label is "VCC:CE GND:R";
  attribute box_type : string;
  attribute box_type of data_sync_reg1 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg2 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg2 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg3 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg3 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg4 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg4 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg5 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg5 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg6 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg6 : label is "PRIMITIVE";
begin
  data_out <= \^data_out\;
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => data_sync_reg1_0(0),
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => data_sync5,
      Q => \^data_out\,
      R => '0'
    );
wr_occupancy0_carry_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9669"
    )
        port map (
      I0 => Q(0),
      I1 => \^data_out\,
      I2 => \wr_occupancy_reg[5]\,
      I3 => \wr_occupancy_reg[5]_0\,
      O => S(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_fd73_pcs_pma_0_sync_block_46 is
  port (
    data_out : out STD_LOGIC;
    speed_is_100 : in STD_LOGIC;
    CLK : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_fd73_pcs_pma_0_sync_block_46 : entity is "bd_fd73_pcs_pma_0_sync_block";
end bd_fd73_pcs_pma_0_sync_block_46;

architecture STRUCTURE of bd_fd73_pcs_pma_0_sync_block_46 is
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg1 : label is "VCC:CE GND:R";
  attribute box_type : string;
  attribute box_type of data_sync_reg1 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg2 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg2 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg3 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg3 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg4 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg4 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg5 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg5 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg6 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg6 : label is "PRIMITIVE";
begin
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => speed_is_100,
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => data_sync5,
      Q => data_out,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_fd73_pcs_pma_0_sync_block_47 is
  port (
    data_out : out STD_LOGIC;
    speed_is_10_100 : in STD_LOGIC;
    CLK : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_fd73_pcs_pma_0_sync_block_47 : entity is "bd_fd73_pcs_pma_0_sync_block";
end bd_fd73_pcs_pma_0_sync_block_47;

architecture STRUCTURE of bd_fd73_pcs_pma_0_sync_block_47 is
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg1 : label is "VCC:CE GND:R";
  attribute box_type : string;
  attribute box_type of data_sync_reg1 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg2 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg2 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg3 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg3 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg4 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg4 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg5 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg5 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg6 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg6 : label is "PRIMITIVE";
begin
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => speed_is_10_100,
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => data_sync5,
      Q => data_out,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_fd73_pcs_pma_0_sync_block_5 is
  port (
    S : out STD_LOGIC_VECTOR ( 1 downto 0 );
    data_out : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \wr_occupancy_reg[5]\ : in STD_LOGIC;
    data_sync_reg1_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxuserclk2 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_fd73_pcs_pma_0_sync_block_5 : entity is "bd_fd73_pcs_pma_0_sync_block";
end bd_fd73_pcs_pma_0_sync_block_5;

architecture STRUCTURE of bd_fd73_pcs_pma_0_sync_block_5 is
  signal \^data_out\ : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg1 : label is "VCC:CE GND:R";
  attribute box_type : string;
  attribute box_type of data_sync_reg1 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg2 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg2 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg3 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg3 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg4 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg4 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg5 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg5 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg6 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg6 : label is "PRIMITIVE";
begin
  data_out <= \^data_out\;
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => data_sync_reg1_0(0),
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => data_sync5,
      Q => \^data_out\,
      R => '0'
    );
wr_occupancy0_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => Q(1),
      I1 => \^data_out\,
      O => S(1)
    );
wr_occupancy0_carry_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => Q(0),
      I1 => \^data_out\,
      I2 => \wr_occupancy_reg[5]\,
      O => S(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_fd73_pcs_pma_0_sync_block_6 is
  port (
    data_out : out STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    CLK : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_fd73_pcs_pma_0_sync_block_6 : entity is "bd_fd73_pcs_pma_0_sync_block";
end bd_fd73_pcs_pma_0_sync_block_6;

architecture STRUCTURE of bd_fd73_pcs_pma_0_sync_block_6 is
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg1 : label is "VCC:CE GND:R";
  attribute box_type : string;
  attribute box_type of data_sync_reg1 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg2 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg2 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg3 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg3 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg4 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg4 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg5 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg5 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg6 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg6 : label is "PRIMITIVE";
begin
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => Q(0),
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => data_sync5,
      Q => data_out,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_fd73_pcs_pma_0_sync_block_7 is
  port (
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    data_sync_reg6_0 : out STD_LOGIC;
    DI : in STD_LOGIC_VECTOR ( 0 to 0 );
    data_out : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    data_sync_reg1_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    CLK : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_fd73_pcs_pma_0_sync_block_7 : entity is "bd_fd73_pcs_pma_0_sync_block";
end bd_fd73_pcs_pma_0_sync_block_7;

architecture STRUCTURE of bd_fd73_pcs_pma_0_sync_block_7 is
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg1 : label is "VCC:CE GND:R";
  attribute box_type : string;
  attribute box_type of data_sync_reg1 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg2 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg2 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg3 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg3 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg4 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg4 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg5 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg5 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg6 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg6 : label is "PRIMITIVE";
begin
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => data_sync_reg1_0(0),
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => data_sync5,
      Q => data_sync_reg6_0,
      R => '0'
    );
rd_occupancy0_carry_i_11: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => DI(0),
      I1 => data_out,
      I2 => Q(0),
      O => S(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_fd73_pcs_pma_0_sync_block_8 is
  port (
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    data_out : out STD_LOGIC;
    \rd_occupancy_reg[5]\ : in STD_LOGIC;
    \rd_occupancy_reg[5]_0\ : in STD_LOGIC;
    \rd_occupancy_reg[5]_1\ : in STD_LOGIC;
    \rd_occupancy_reg[5]_2\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    data_sync_reg1_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    CLK : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_fd73_pcs_pma_0_sync_block_8 : entity is "bd_fd73_pcs_pma_0_sync_block";
end bd_fd73_pcs_pma_0_sync_block_8;

architecture STRUCTURE of bd_fd73_pcs_pma_0_sync_block_8 is
  signal \^data_out\ : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg1 : label is "VCC:CE GND:R";
  attribute box_type : string;
  attribute box_type of data_sync_reg1 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg2 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg2 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg3 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg3 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg4 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg4 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg5 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg5 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg6 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg6 : label is "PRIMITIVE";
begin
  data_out <= \^data_out\;
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => data_sync_reg1_0(0),
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => data_sync5,
      Q => \^data_out\,
      R => '0'
    );
rd_occupancy0_carry_i_10: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9669699669969669"
    )
        port map (
      I0 => \^data_out\,
      I1 => \rd_occupancy_reg[5]\,
      I2 => \rd_occupancy_reg[5]_0\,
      I3 => \rd_occupancy_reg[5]_1\,
      I4 => \rd_occupancy_reg[5]_2\,
      I5 => Q(0),
      O => S(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_fd73_pcs_pma_0_sync_block_9 is
  port (
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    data_out : out STD_LOGIC;
    \rd_occupancy_reg[5]\ : in STD_LOGIC;
    \rd_occupancy_reg[5]_0\ : in STD_LOGIC;
    \rd_occupancy_reg[5]_1\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    data_sync_reg1_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    CLK : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_fd73_pcs_pma_0_sync_block_9 : entity is "bd_fd73_pcs_pma_0_sync_block";
end bd_fd73_pcs_pma_0_sync_block_9;

architecture STRUCTURE of bd_fd73_pcs_pma_0_sync_block_9 is
  signal \^data_out\ : STD_LOGIC;
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg1 : label is "VCC:CE GND:R";
  attribute box_type : string;
  attribute box_type of data_sync_reg1 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg2 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg2 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg3 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg3 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg4 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg4 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg5 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg5 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg6 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg6 : label is "PRIMITIVE";
begin
  data_out <= \^data_out\;
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => data_sync_reg1_0(0),
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => data_sync5,
      Q => \^data_out\,
      R => '0'
    );
rd_occupancy0_carry_i_9: unisim.vcomponents.LUT5
    generic map(
      INIT => X"69969669"
    )
        port map (
      I0 => \^data_out\,
      I1 => \rd_occupancy_reg[5]\,
      I2 => \rd_occupancy_reg[5]_0\,
      I3 => \rd_occupancy_reg[5]_1\,
      I4 => Q(0),
      O => S(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \bd_fd73_pcs_pma_0_sync_block__parameterized1\ is
  port (
    resetdone : out STD_LOGIC;
    data_in : in STD_LOGIC;
    CLK : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \bd_fd73_pcs_pma_0_sync_block__parameterized1\ : entity is "bd_fd73_pcs_pma_0_sync_block";
end \bd_fd73_pcs_pma_0_sync_block__parameterized1\;

architecture STRUCTURE of \bd_fd73_pcs_pma_0_sync_block__parameterized1\ is
  signal data_sync1 : STD_LOGIC;
  signal data_sync2 : STD_LOGIC;
  signal data_sync3 : STD_LOGIC;
  signal data_sync4 : STD_LOGIC;
  signal data_sync5 : STD_LOGIC;
  attribute ASYNC_REG : boolean;
  attribute ASYNC_REG of data_sync_reg1 : label is std.standard.true;
  attribute SHREG_EXTRACT : string;
  attribute SHREG_EXTRACT of data_sync_reg1 : label is "no";
  attribute XILINX_LEGACY_PRIM : string;
  attribute XILINX_LEGACY_PRIM of data_sync_reg1 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP : string;
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg1 : label is "VCC:CE GND:R";
  attribute box_type : string;
  attribute box_type of data_sync_reg1 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg2 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg2 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg2 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg2 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg2 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg3 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg3 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg3 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg3 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg3 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg4 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg4 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg4 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg4 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg4 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg5 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg5 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg5 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg5 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg5 : label is "PRIMITIVE";
  attribute ASYNC_REG of data_sync_reg6 : label is std.standard.true;
  attribute SHREG_EXTRACT of data_sync_reg6 : label is "no";
  attribute XILINX_LEGACY_PRIM of data_sync_reg6 : label is "FD";
  attribute XILINX_TRANSFORM_PINMAP of data_sync_reg6 : label is "VCC:CE GND:R";
  attribute box_type of data_sync_reg6 : label is "PRIMITIVE";
begin
data_sync_reg1: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => data_in,
      Q => data_sync1,
      R => '0'
    );
data_sync_reg2: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => data_sync1,
      Q => data_sync2,
      R => '0'
    );
data_sync_reg3: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => data_sync2,
      Q => data_sync3,
      R => '0'
    );
data_sync_reg4: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => data_sync3,
      Q => data_sync4,
      R => '0'
    );
data_sync_reg5: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => data_sync4,
      Q => data_sync5,
      R => '0'
    );
data_sync_reg6: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => data_sync5,
      Q => resetdone,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_fd73_pcs_pma_0_tx_rate_adapt is
  port (
    gmii_tx_en : out STD_LOGIC;
    gmii_tx_er : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    reset_out : in STD_LOGIC;
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    gmii_tx_en_out_reg_0 : in STD_LOGIC;
    CLK : in STD_LOGIC;
    gmii_tx_er_out_reg_0 : in STD_LOGIC;
    gmii_txd : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
end bd_fd73_pcs_pma_0_tx_rate_adapt;

architecture STRUCTURE of bd_fd73_pcs_pma_0_tx_rate_adapt is
begin
gmii_tx_en_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => E(0),
      D => gmii_tx_en_out_reg_0,
      Q => gmii_tx_en,
      R => reset_out
    );
gmii_tx_er_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => E(0),
      D => gmii_tx_er_out_reg_0,
      Q => gmii_tx_er,
      R => reset_out
    );
\gmii_txd_out_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => E(0),
      D => gmii_txd(0),
      Q => Q(0),
      R => reset_out
    );
\gmii_txd_out_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => E(0),
      D => gmii_txd(1),
      Q => Q(1),
      R => reset_out
    );
\gmii_txd_out_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => E(0),
      D => gmii_txd(2),
      Q => Q(2),
      R => reset_out
    );
\gmii_txd_out_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => E(0),
      D => gmii_txd(3),
      Q => Q(3),
      R => reset_out
    );
\gmii_txd_out_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => E(0),
      D => gmii_txd(4),
      Q => Q(4),
      R => reset_out
    );
\gmii_txd_out_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => E(0),
      D => gmii_txd(5),
      Q => Q(5),
      R => reset_out
    );
\gmii_txd_out_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => E(0),
      D => gmii_txd(6),
      Q => Q(6),
      R => reset_out
    );
\gmii_txd_out_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => E(0),
      D => gmii_txd(7),
      Q => Q(7),
      R => reset_out
    );
end STRUCTURE;
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2023.2"
`protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
TCSZ2Ye5IRfHavlF8Mno1PI9xixWuSiNh3ssU1FQtkjW1fmNtc2c3x12slL242UQayI0rzZTqe6S
edtecLHTOnzxXpCZjjU8NFmgLPerTSDZ1W5YhyIi9j0Ap4YBpvaA1ojM0+r0Cx+dMOXohQGeyljq
+fnTaFTUe2678DxpqHk=

`protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
NIzZVKMB1/8UX2qb4BB+VXCafEKXsrn7axB1cJDPqDCzSyt/2KG1NEEZTDHZVzIr8Bf9501PyXmL
VowTAAXX/RopKyKOM1xJN/qLtqXxegH2a4dIkUxDIIclIcbv/smna9VCwI7m6JhrnKsNciTTilgR
27S/h6JPpZsZAEmsNxxTC70WQhQSM8TlHJjZg3KDc5KTnvC/mVTk6I05U6x0Bdd1YR9GBvhwRqhP
B1ukL/1JVOwR9Ce9p+EHFE/xyApypCjQPGwq+8IFQgS8wltVZHX6eSMw17Q0wGCY+LHduRTA+abV
LvAR0NPf7PKQUSCECe2mBbLPO7wD4BO5RAkJeA==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
udw4XxxzcaDNM1qWnRgZ2JEM1MMqnKwKVqha/krU9EyUAsyATjQEMBqjlOHw5QXMU2jjizlL20Nl
h2pF7iKo1S+7TS54Y/UIJANp+Dl46V/qfy6/yBnE4YclHON1k0jRao4C6T951tgXuCAIQEmXbr87
aJfL2dNqORH+TDKUBdc=

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
JFe89rPDaiIUicPDNoXCg8pJUoYRyVDoW/5yE4T0Cp9xDHtuIyKQVbC7jVb92OsgJ5GHDm7DH2D2
rYZKrdCIqPt2jo7DG6bcJuDFcisZb11HLlYWNsK2Vqs9DdsTPViykeE05CD5AgfDxb983x8F1meK
w8zjeGoD44djsaRA+lvP1zLhl24q5LWFJdPSyIT7uWZwhxHqlyJu85ToXLuwZQZO76Mp+1mitxDy
vleizC5rnk/4hqxfEFS21Qi1TwCz5hdU+H3nA3dTe1KRY+obbFP7sRWKfmr9Rcf9enRvbaEbLoJA
9ADkl72jc1Aqlnd+YCGq4EmbElbWLxblpamncA==

`protect key_keyowner="Real Intent", key_keyname="RI-RSA-KEY-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
IV5qOrW4jXfiGt6hz/YcNm+/H3ij0v503CF3Kvut91tUWldzNzyLt4pIZEWEzSmn6RcpcLNN88po
1kt45UdSBz+mL5HDQaw4J+VGD/cCBmW1jnOclCf82kwju1MIDfa2EKicjqaykCUROxV7cwg07FFp
clLfIwd4kxgSWnGzeZi1IGezx7OpBsAkBTz9ha4WttEm0+D29DF9O4GaQl6q8IBeA0QIrO10EESt
slfRi2evxdOeTZBVFoXU91OszneH/prZqyCsHeyvTa8PABTZ+Y4CH6ICZCXRn7QTNJgoYSGABuPs
87saNJgzomjyaO6IzGl1fBgMIsIurKw90DE8Jw==

`protect key_keyowner="Xilinx", key_keyname="xilinxt_2022_10", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
Eek/EeBa5kEiakvxzHC3fZ0NXCsvWnLN8FYKLyImepfBUv2jdVDY2j6Qs928DJaMO8pBuO9SGcu3
47rhcN1DAjZza5Ac83W24fngY1+YWblivVc8AoggXS1t2Y7Dy1vf9+ZxUdOvq63sje+fDJxapZwK
3HQGdtBX86RTaUS5K+HyI1FTmcIhUYmJWmxQjIxLla7FF1QZ4XpTCfqAG5i7ZKlYSoDFb8sjCRG4
XWFuk1dbL2UfZPxXZ7XHIm+03Ck/JsHtsjLCc8oTB/9MLom2HX9SjX8H6tFbEXR1NatCFWQ04JKL
kHSYD/xDlwjhN9CRvowRhNJaYSmKQT646hlNoA==

`protect key_keyowner="Metrics Technologies Inc.", key_keyname="DSim", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
gaID+cgqOdyoJPDKM9JAyimEjoxNakxuNjYf52N14HEyn4NQksF7thq/bXWc82vmfdc8aodx1+ky
i8uuKszW1WwV+apGSqk7YXBCxx3ACfMsPzNzeDQ2HVzGfznpQD80Eu7I7iwtz3k5Mr31iaeM1kQa
oddk6CkVESI8CD21PQHMVeu0LKLZJp8k8NHf3i0UOXsP5o768iecieYQh2VYXZ6HORDDyd+IpDB1
CAFBZctXco8C1w74wCB0LXUSYInc5ythxBURkPPTJ1GBuXpoQGZD2sNiI2Htl0y1toEdfgExWZ+0
+4Docnd9TgOGhAhZzUcj3c+6cQNbgCB847/G6w==

`protect key_keyowner="Atrenta", key_keyname="ATR-SG-RSA-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=384)
`protect key_block
tEBTlBoXowC0cOrrCu9pEZ6t9FjMS6GWThbzsXMvR2xb9HBcccdvXT7EfASM09KkNzvlYoyNBWct
0TRl1BNzzlomu3G857U6kezS+CCRF/K2qOhhxHFxEfuM0qblRVdNHoCGGMM4PkE/rt9M7IqYoXQg
WOHI1ydpZZn08aVL9QYJgz6ZuVHNLwSpL6rjFFDXV1cB82gVFBkRP/0NxpGW2WH6YA/MJ0czV0ji
o0umOWluEwUObdytKX1lfuNYimI0ziWrovqq2osL8J7NBKDUl2R6gJ51DObsTBgC8uyUHVibyNHy
nhzTpwcBeeXdtAueCg1BlHDIwglcMUdy0sBZEyHM/CLzpxgr1A+uUcmzlWx1drrc8lRNwGMFDDJQ
9OzoHBABtNt8N3bbO8A+rE9HtsjMVr1TxHhUTxBhWcypwra+xzsGykln/IP3JBwwQR0+d+V8/Vec
5Bh03crJTvJZUbYidozNoaPOfnHi0NxFDNdL7L1i75T+H6bqeE1ADR/4

`protect key_keyowner="Cadence Design Systems.", key_keyname="CDS_RSA_KEY_VER_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
GM0AtcDH85MjCjnA/pijf0ZCJap8X+OYUX7W1StOwznqG2XPd9DhtvTyqD0c8/7BTdeCzGUK5iqe
QiGwEcy1dCrSVZW0KtjFXllkYV2ai3/Qn7Bgg1YuzxifEFKe6ClTsByfgjqRdyZeNSAldwvx9ZtT
0ZhijV96K37zXwfXFeKDmxOZOV553ovWfXGekaS1EPmSluoDYBMQKc2XV+ZUXR7n5NI/6E3QdK7K
utsZyrFYyJdYW8Po28hQf1nWeQP6+PxQB6wi/P6sUzudntNcQ7uLRr4PTz6twPPqYwUF+7YW8baL
p/2EFPf8y6fBb+DOBCnzmGZvmq+M2qQot14r+g==

`protect key_keyowner="Synplicity", key_keyname="SYNP15_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
Ot2lizvbpt8emXxoZl10oi4H/aTQTzrHDg0mf7DDs3BS7iyFsRmaQCG/BRF/mwjlw+EbST4/x/DJ
d6Hf6LIa6mllnMD6G+uVHQ1z31eASHPw3m+WnPMr/zCNuebPcDitgiXWmq3SAS9byYvxiwcDvjn6
CMh89pvlx8xLiFUoo5j/lAPe4cPBJwSMleQLLB989s6rByi0lVW0QiLTzakaB8DHBMvhIYEfi74m
Lxby6+nYRGrAUKPOemP0Ag/LW83Eup/Wa0jVOtxzlj3foiYhg2mWCt2zyFhgQsDA+oEsDa/KZc0F
OUzOI8vFDrwPmYRwd2ejFI9Nz3/1mb05VQmDRA==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-PREC-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
OamBwohUIPOIa5bsJvu3upqnGl4f3jNYS35bg4S059C9qVDgQJcw/it81deNA5zFvzX3Cq9CiO9K
zl02VsdpFgNPjSwEO8F47LJZ4fHx99EmESBogsNwUNitzkuYTLCb7F7ZF2WSJExQ0KsYt+TRp2UH
yQEvpM1lHQYUXxzjw08qUI5ssSnOsQFydvP8BwA/6aGrVJ+LuEgPVdMqLBn0EeAmRsynxJ7OhPGV
DlvHQwtVuBrkvjQHED/Ye43ZIeWPm/xOcjNfZjYeOvdEJqTbaviR0Fo1LFx8EX80uvdFeK55ywDN
wzoZ4cVH87f6VwR1xHdo0JpVxrajZpSZ0jPudw==

`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 256896)
`protect data_block
xvkxl59mt18NBotmGuHJ9q5Hmz19xKeWDLFgWDwdRsQ42eVdNMdYEP59/HW9NveoZ+1Km4pmjEMH
lNutCXwTsGeJKUp0gLmR13Uac4ZX2HbnDWMr3QAdiVOwyzYCKmmwDMq3CnGXy9QBcHnOBIlgB3Vy
lkq4mBqtXkeYDCB3cLuc7NRsjaDUY4N8kFZsH5Qd5b1caEsfFFOq0iDVLhKhGkzUV5LVAVaWX7kt
IiLkR2/Vad+Ex7cBe+VnsPKU2Pb1/+XycqeZuiE5jt6iFT5lS3xSEHPMeRhgi4qXWfYwaSs356sW
dS5maCpoAPxXSls5/7A/mhdBKhGQCaRdKayYd9nb7BmWe7li4WRLksx4+z1vqoRBt1moQgBbRzAq
1lcUwNDLwBZvaHhP2yu7SGuLGIF1JLrMgikMqLCgwiXPHY2zO9onx29Fo5S2Ro6kp7aq95LhCMei
h9a+rmyiUYLltYt+futO1wPCJGySmsiRoiU6xMbNLpWvP4TbezRDtxAimSkPhUYRoCBUWU3ZcC+7
x25WQbP7aA9V19viUdOSea6hH28uscYq5CuPSTjU5mSEah7GuQ6MSHTDi0NYYd38JFyYiv6eQcrB
pJobXtJDG52I37LQ5SNJIq2FFfLHzJFkvlVXPCkeLUAFBjSmNUcYiylP9wBGj0vEn/6IBCwIYOKr
to9n1ZI6L7OsVjLRwxMkWpm3Nd912Geng6YVVVhCeQ5yabW+Hlqf+zvcQzs9N4booypgMIAWKPLj
vfCZqN+zk+xS4PnZWZWoySgM9pmq3p+Wniy0jh/HVhJltR1DhRfxGhzpKfb461E2l0QapzIJ0V/N
XcDwN+LD3nUWhdmW4UqipjMIeiMEyz1GMmt+aJMrIXO8X1Dk9h06rtOcWa8U9yjM1jXhfxhfVu8r
1gd8K2wTIncbfIccHmD4uZemDwoV5KWdraGNqWLMXSivAOS/dt7O75pZd8wN0J9myatixUF20OIa
/krDTSjIIX8iVa7DAXXnciXwde/dLeGy2JKJz4XFgGZIjirGPHk1EPVnUGxCZUX7ZvX7ftMNXf/q
zEISP6VRn5tAo+DBBRWv9++yW1Ry6/sks4GkLMsQT0REdbqkpHYskhg3dESLJRFJdbJsx64mr4b4
CqtpdndAGIHNqGbTK8yoDiBx3pjJ4eKIkak3i5etHvYy8XSFvVg8TxID2uM+4V8b9nvpcWrfrDIJ
QgM7VArfl+mfW4qFFkbz5IDZm5TNKJmJvLkIRqBVsDU5tvL9XfGg278ncbdXgtGrMcrUinCAgmzH
voq4cnupOkDI9oV30LA9jYvIQtnu3Z/U+y1Y9QriKdjOs9HhClvB+YfrE8i2N14ZWiysQeTAI9T5
gdK7cEwlrL3HnQbj7ExFtJy4oNog2Z2N7M5178vjVux5WSn2GdGDcB4qrhtr35Gp0jGlHMfgx6RT
uqOuCq1VJR87cZKHqd+u71bQiq8qBASwm0sLqFGFavZUmYBxoSOuis/h1EGVtsxsN7sc/XbNRqBw
Q/rtXuK4t/sboaKTRrS+zCMgi24Gs0ddM1RbTEgdnHeGhpuDKXQvDimfkf4rr8zc0qPibHED74gE
2Fd4VaNkUvJDc7LhBNTM5Nru4+0Adw93ZEeTu87rtatuwDy2WK4i26gtEKSB5JQhzogjX9otafE1
VoEfKWixsUrCrYcAUKmfjdl7FldTQ2+UE05gv9/9JH0eFmF8RXoTGOImVEuJfq0gOIULfJtTD7od
YlYnG9daL/CAPJBXvL9O3Q3FbvPTY1zfVNJQM1d8IsiJcD7NawXHxp+MexooBct7dLYMjK8LXqNr
+yCxBR9ybuTw245oOy+j2OT8/CV7ykBdsfAHfyqza2irEjb9MGjCMdEyDOrRvF0VveiQgcpr2xne
HO4sZ5Z1xXDENk+WZwnCjCdK5vl/m98WDdQpTxKymYjhTX11fvPcauZXIzf6u6CwK8giObML8mas
rpWVEWAB6jAdpyJ7z3cSQW/YzB2R9FZjxdGTVG+kRXhuHhfrSbyEyDaktFni7e/NN2sj4fAArz9R
ZpYUgvyPcDNEyCrQ7aFE+OBQNZC6QRYwhuQOGZ4HAOCVvVkqS3Wv8Aiy0aUIeEQVKUYgxTHUXuNJ
HtAwbOKaPMLMIGPQH53DGZYWEoBhWPVmzqWHGgJGQfpijXtGN5Naqx9xs7zp4mOrOkePtAgFjk3J
xCB7rR5+yeG8o3R+Am2zhYc/jdqWTqxx3vmbJLgGsh0dmEH2ZQ5nyWdcLQ/Aly2PNak/lxosekRT
Sw0GF8YO/VZpa7kcsbk0i9R8n/wMS200kZ3Fj7Oh6kE4rJDvZMXvnNoqja5d7HNgeT+K6S6cbetP
gfxi1jdDdqDRkLVzjhSYppMYGHyZsdX0hGP3aN8EqjBphDOyd/xw6QDLXHsHjc/PtBsMlQ6jiPtN
4D2KfqPWTIjr0IIWERkn+/R537iCfcUF+5K4tnj/oPA8AP3xCquiYmBQOCMFeCmvGjgeONPdTHYQ
6Wto9dp2xqQSoivnIeKqGiubBjGtZOIeve6YWS0JUuNX5IOnSfpWRoS6ctssj7l/n0uupnmh/+q1
uLpaO1hdC7lowSImnqvsp5Rjx14M14NgW0LHJNg5J+Qmcb0DqLnYZu3WfraRQHPFebKjpwWr8aYM
8VODXX1/JEP8Lh5O4v68pvc2S+aS1abQfdvWcJXHuCvjOHd40WXnz4sXWNuW4LMjfaTXRUDGw/vX
DN22sbnfjH/bedy97ACHvs0whNGheV65jcKPd1Rvwj772bbnNjkkPzw7SMhunEyKwM49s8Pnp7zI
+d3nVcR78/+ePuLY89YrCZeztwoLox9xejdBVtldfU1neIOoyOGy/RJbMO5UIi3LT0jZaERE3OIj
DekUZEawZBvOxBXh2t8Nq5j8gmbxTvrOPQByO8MKMsHDo8QU1trFJtUbYRifn4Q641UZCK6iPapu
cpl1H8Y66r7ghprGj7T5Kt88J0rXqNMk7imdJ0r6fT4HZXOMtbTfAyzNhMIsMt524902edoRqRDY
+lZaQp4o4MgV+frTkrtAQahlM+utXCI3R6vfBkn4uGCJYHBAWXzzIE6ZrFWGIl5AVSpC3blsZ0sh
h9uB2ZI8P5cqYCGeZN5xTJhZ36xZp9hx9HRfXNbxCikLSUBsO8iBjqLXz6jKWMSFlzWMCfPk0BTc
jq7v7A793ZkZR0/xHaYXFU2cROYGb6XfuN23M4rJy17TTQynhF3vfsAO91izn2RS1Tss5Kj0uEP0
pO9zy74UKyCWAKUP204S0p4fv/hIfedx4cJq0B7NeEng/OKLi7MiqKwWC5SyX1oXN7erFpVO8at0
Q1i6Y7iFNp2vUCynWfKOickCo7e/AZvvAxJhs4ukAti60PsBF/QhKvNlJUFI+Srf/Uwq7dDzKmE0
yz3JYQXQb6x8L2oY7teMkxeBCO0sAdhb30u3P+LDQUAijEWnPSLv9w4f80ck0kTLqWhRvtI2kkZ2
K9LD0GICiMJwm1ABX0Oi5waGiJ4XdbkDgiewmC18S9Pdly1xHgF46g5wvoyqA8Bk2PbJC7KxFvU2
pzbjiqwOvZngdGElFubk0jFUndU+pu/iJTZUeaI9jk/k/UBfAXpRQGiYTV4G8J/+Wl5q8XC3NcXN
Maog1Z0tpps1EGP//y7bIZc5wvdcY7SILLNX3J4RlVYkM3+faGemllmVKIL0xtc2aDean2ITe/6Z
MPaWVeXCwIFJ4tzyN+uEQVdKznWz6DmsWkoscc3U/GLbXyh+x65mW8/+lLaHnqtHCywyK0gDODDe
3Z8EJNgodvtbOnJMz5Wzfr3RTidUrTnHMi6szNTDHucMFu0f7L48EaCpMiAC5P5COfHiK6rCBEKD
AmFzog68wZYT9uPEzCqWIEMZe4PKw998pI2zGFJ27gCVjR4JEgRtYkr1eEes4PRqJdtGh5LyPD3l
+8jB5zZG+COlCV3xzDoIXz7Sg/gO9CtycLSr8RoXKcCXbYBADzC+sYgPRr8xNez31vMWV5FjikhI
7AtrMkSTk1sWm7sS6+AuaCn165djQ7MvN4TVlo0g+Gv+eUa/6/TpkeE0cnVS/WKnRvAQtCh9/i5/
6PnoBXIT5AqNaoav/18BCjHjS+5N7t2ZC3UuKPQzvxkF93yGyEpEErScZfLcW+ZySxdDf1RBGs+7
x95NKn5efhGGAu0bWN3LEZ5AsIAlQofdFDMyaoivYBuWnabsVVfjmST83AeW2+iypvBId+2ipP2Z
ea5yWjDJmu9eyF2F3dcZO5R6wARgmH536wKnPmxUZbjen2LnlShG0SdgqKEY56KtAvtcGctgV6y9
v08Iy3ExCN5F/WWc25qrEPMvqCNrVB/Mktyp1nJinXT7HpgZV3R55KAY2HZg4atyzupM6J+Qke58
hlqKqiltNOasIb1lkAnXjE23I6OiDwNH77CV4gOwAaoBYsjzb3Szx/pJNh/wEPDesKIgFMF0qWq6
e1AUpoGCoM2Umsg6Qk2Woi6r+Z0skU6krjkXihNLYFz9rX+0HFb5TOL8jvNuDjbaKIev3RUUQibi
QYXCbG9bx5d5B0CXH0mDQ1lC8d7kTCi5Pn+J9goQwsrtI4D6+kfyI2mbw2l2tlefQPHun+vUp8NB
eD2HOt6rOELPv0xjGWyFhdykxqYovlVIIBM6DJMXnl/JK0wevQzTLd6TZgL2QWQOlA4wPBUX5/Af
gqJ0wtb9Savzn/uLUKfLY35+4MrMEOmRlTkKGb8HFwMko4GbVINtdsE6c2/2G2Unxwp2PauNjTkQ
8W8HwHERRSPFYnNajYUr6no9K/b7vyt/QMiUHM9ZtlPyxPE3wWxKUX8uL6MSUWpQIifmMWKd5Ba9
KlUVcDu4Nkzr17k/6Hl9k83h3VFC48run/H5l0Z5f7Knfp/26hZIzdJDkL2pFj7AvqnpiiyNEhsc
dx/8k1cxGEJo3LSTmQUByxs96N2yJdsgVuqJCQPmz4OGv8XDTZieOCpvrZTpSc+oOhHHfSH9KQWt
IsKES7BFN3zM7ypc5ORPkXOwbrfuFxp1EH1zCGfeWBMfARGPNLJAKiWM+x0CW11bzbNnwuJgZRtR
PYya/K0vZYacYfzvu0tYB8q8ggAEgb/5MEoJpiT/9A4TKfxiJrzEFJxq7ZBQlvOH2DSJ9Pke6wnp
Ni60J4IbIUkuxUFpaGrYHVkZC3wWZd/qtQ7OW2uC8WnJu81hEpRgST1fC5t5O5NdsbZhsGOzGhpS
uaqV3+arSCmqHHanMsTC/jjta7KNCdYgFYaG8ouvNoUMdcvbH5COqliOL9v6MoCLtSjHowemcK1y
acsEmDMz/eofaxAV2WgDJYcIkLAZkzNQzUaZLnf9qi8bWHzAHqiTmx8wuzEkfW8X63kfseBnedn/
a293/LRAcqYOxolGrsvpUGILp5InXFEZn33Xj+OIjbgGolcfGe+ybTK+AU33WhAfEh0rha1eujB5
Q0OuHPttLmWgn1/CSARaVxheFUEGGOebNWWZoaBCwmg7hgmZ890qlJ0Y+VuuG1PPltWM3r3AngkC
lj+BtruuyuptIxp8bsrmPUrtBQ97EP0OojGhaGpIjDFhd4y+aweFXii7mF6RR10ZDNXYnDA4xqOJ
wvXhbVuiAjz4qJMl64c9yG+F9gS0NWDglfaYks+YfkTkJuDeUDvheKe3eDDEUEucuY5A5Guq7Wjq
ovE+GiCAVjQY+KOPEvrUNP+TiTP9AoIoIKytaY7nWtsXmHXRfV2jeokfIWP0UQFh6MbX4fa5kVBV
MYyw3XeuwFBQa7wL7nlMvhfjU4oApiTilWRw8H4ZfH6pY2BaQQIR1SHIwkK+uIX/l/aayRvZRB56
MEFvqNls2/UkCJx4VtzNUSYncNYacvymd8AAFwTwAQJK4Qf8eWM8jdN71FIUPw6eMjbzX23yAE59
8WlgyCjWG60Pe4On/jJE8V4WOWjyw+oA8sEuZBLoXnpKIawITFgiiZb+yJEsuLfDIq/ApB4kFkz5
aB9EkuRKGJwty5mBSh5V6ZwNdPakWoi6rTCkEw5uWA5Mhq50sxJyQUT0YqaqO2I01ztK8Mqnobv2
zFVIS9OYbYdX66hcAk2N7vmM7ko2EQmGRmOmPrzHQ4LmjRZlfJv9JHYS+kcl8gZ3RV+iEPZzkv54
kAL3YCAjUD/OdNSB3s18enWwWMAQgPBEsUW0jWXUoLbRuYQ2zfYEJPvxFfnQNBZySRQE9gFN8DFY
HrYCsjZ8ENHpuvCBAK6lCm7X0QnMFTx3pyM+iWQv+TGNfNb6Dj4W02f/jQ3jAXvXSXLOu+q3aLIV
SSrtVtanxq/5TODjiZL0an28H449mAHlhBWN3Ikmb9ouCRKslHKYCZpqhjjYSUNWDUUbIem07HMj
PCqdVU2cO/9pAfA+FZwq/xCzeMqk5iC5sdHRSPaTzw5sKn/iLVwQASVj7jRCS24qcGPh+cDVLRec
OEWAUVDayK43G5VPAKEnsx2iBCCzmCYhRPIkjq3UWFGYyijno/zi1/3RG9FK+GJnYuINxxoOAcTi
BnoPbgTpYzb2GjdAO3B+wWfPt91p6iI2o8jjQd/vUVyCRvdfTTTkT4rUtu1o0V3g9ASs/quw1g+y
c+D5U4WKfPQNa94wK5XVewGoe2qUVw29M/fjZsds2KNSEvbBRTI8I3RMmUO+RzRoFpt1RA0UAsFw
d6HTFz9DHWCMwppk2VLQqhKrx6KdU3ZTIMRIxlo8TNxBqBv/a0I3WXKzEBbyuTxWEZhPiO0F71Y0
HUQYhjhOA7xfsLRMjxre/47Er/ksjaGl+zeJUrR47cCXewZ7oV6ZTdkOtOGpXE6PupQDSJZNcQFt
bc3lomkahRZsr1y016+ttFt1GyK44q1cDHMSkoDgqsMESq+ApygQ+t8l0ijF8yKVGH0yY4yraVGI
cSbIXGRI1rT56KnwQfjMTeJzvTDr0H9OpHJnto6epbdtZvlz9wjx3MxfxRqMYNKlxcosx4y16dYH
9853IBuPwjr8DjTDLn8Cj8lbtCC0MSTSS68bOR7lkDesjc+wsoSUJ6ts6VcEB/oK8xDGP+m3VAqf
o+CcBOEzjY4X+E0zYssnSHvYHz32l2cM5EKHvJcvlTTZTPqOCipSZpaT9l7q/r1lYeggWOpn82zI
6khIz6If5rRyvmMUzFfa9koLruoBWXfCwWm+RukR7TyF36jZMDRjAgrDk5ZMEX3v7TTN42YXM8fW
/cXA9KQnWn2da6VIMxKMouOucx/oNw5Ztgn+UNS/givFGqNZDK5myymuor9DJNOhWZ8jXecxXTEk
/YiQ2trJ+WP+5lSTgERbKa1iI6GB37fkHQAkqAvfjWonizSXrmHCtHI0XihhJfbHxXH6fjr+SLgf
t2dUjl0QbnVkQD8KqGUtpI9u+qrcHTczDN3h02fhDoH13J35Ti34zJt9JjidlhlX5tCzOTiY8Fc1
bbhxKU6YqxxwYZFdacYYllHynNsSfW0aLW4uZ1nMDcrhQPqUKJmk8Yl3FNUC/RYaBQBBqEUdvd1t
2+Nqu7wnVxqkUCz79nH3qoJPpzp9thlwVN0myuXrBlqFVwifMmRQpEy4DYLz5aMWwJON2VruaEPs
xGYhXq1uS0N+Yn5MaaytnPDgUTo42cdUVQgn7yB3uyd7xdDQpO19ml8a6EzkN5JQSKHiH9DMiJsZ
rpi2vKslbBeNQvYtZvq4vz+dMUhynACsFywy9DjKH5GdJi/5UlhOwH7XcRmOKCIwzw6y5ox7SvaS
Xk6bHDHTZoAn1E9a7Bm/yqy59fOWsiddRdZe0aU3hJT60x0CrTG03v2C/kHi3BvWow7Qwkhx6tTm
LcgRf42HpW79HTbw8NwuwMpob4CM0KPtzGvV2Puo1zY0XXAkAkhcyoZtWA5YiqqurBJ+SKx3QWqd
fBtkVsw4xTi6b97tbVLK1JB8nE0rvN2JLwAm5wy5AhHWI85wZrTkPsN6+RgYEySoRGKUKWLELJ5+
ccJ9h5iuqxZImw1slmPsYQh6KQK/CR7hX5c3Ju/fq1Vld+sLPA25O+sEZ25UTxW+aomlOxCapIYh
leoQnHfmsknEEOSp+q84ZgiVRExf7VBRXmwlBubp7NwTFStDA185LGicWS03KGv0z11vAVZLlPDw
ujuSC+JUxx2n1vyvSCdrc3ne+wT+L5gtIYkiPZpH3zCUsDL7i2+OocmS/+qtZqJP/slQ4Je/Gdgo
sE8nUuyPlm+fNoatpjU9yZDQZ5vO46JX3uA2LqVesO3WrayNDF1ECQ0XeMEwajhV5hlwsNrQJIGk
t4UhQuHvjR8TR6Z8nV5W40DcksKsx/ADKTjwDlJxFP9Qgnl5zlDQnJW5zk4H0ETQ9CU1KyE0mbSh
7EByI3qT+etbGtXzoQ6kF4Q2EVsKquO2xsK0lYKf773gKCJJueLPGrI+KU+MHyane43vgrGTwMqW
ficrfJv1se+gi2CYwujIOajQs544SW7iIdIZJJroF7I6MS4W9gkkYP1yVVYFBq4iwChmyw50FGpX
7B0f2bu1EIELDhgaLJSRw9GYj3+oejqycJzkdXSCoyywhG+9v0WDL+AioZlQ//T2HSpAjgN2j/H+
pYBb1DSFeKSg+SYOpY+L6j6jR1MhIUbxUF+hEK2kZ4aPPLP84h0BzqFbLt3YJYAZblsWGBY28P5o
4ePbTHNgWa9TDc4LbEFwQW/ggIScwfnGhkS3Up3+znwp2g1qcvGszPSYL3qRsRRpG+BmG6ktQImO
HnUxLvFIa/Eev2dLqoprm/9jWcuoBEnBOQGGgN7LYt8W3xMdBhwKZwMNO5IO4SVFX6VmCQDeInHP
bm7HVzVuvQVK2pxhsnvJutS3Ec8HliEAUvDqBsVV+HqwjapokDly11of7qXnGqI8qF6u9MN33u0A
onPG439xWYyIwleMeiEvh6VQpAWqxlryqYhkFSXcmSt74m75cRp6yRPBSwjxZxjpRrVbvp0kiPYu
ci/xVHiv5A0xi6QFZuSS/WU7JaA3FJnktnSpVFiKakXQMzjVFbSlzQBku6jvcSHWTMli3n/wuzrk
peH4VacclYkdWBR9rwTPXkLCJgjA4FGNvMMpQNKZHKhUhWsid7PxwYvO8lgN/nlLyBWdJCX630h2
fOdMBkOa8pt3kjbBNwr72XFzntXPfXpn28ucjotth0eATu1zZIHerNGSzK8K9ChsWj1E2C45ePfh
Y5DwLwqf84SLuzHH54ZleKTzRf0I1bxpnZXbkWgm3ju+1mLYr+4N3RHmg52n8b/VhkbFEyCQ2nVT
9pyNvElHiyPMBBxKFEiny9p35ACRRUIVyDIyOHBKnyqm4STOV0RO0Ii+hNo9aPIOiTGHorQoV7AR
KuR7M75RhB9FI9311v4THiBateuv+K86tdhc118qeAXuYJLjvXliC/Y6Cp+ijyfi4sxgvAudqrnO
kuHm57qoEBTDb7IUOO5oVoglkJsoag9ktVBg/zfAveCD0raprPhMTbJF0q/vkI4ZGYIn7WeiA4v0
fLWWuVbL7J7voI0NLyR2MIgPZuiAObBq5w4x5Y5aFySGqwyWQOr2fToHJiglQ3vnuTK3zxIrv+vw
tixQUPPp6mKVM14OAcSMhxUtBRLfnWDVzhK3Pn0h+EmTFxWlPYxPzWts3sWvtROd7OrMK+pUaMXE
WcFoRR1hX7b26BnIHblFqzBWLQLr/WfhVwVPW3YYVRVQdgKpVgii1c2i9/4ImQfLA6hDlHI6+BWa
Rj9vIayOU9Ge0IBG6jGt+vubCSAIJhk+6SZVQ4PwIeKEarQdwt84b76ETgx9G5KPGRK/G/qDqLUX
V6gwWHsOOL5bSwdFYZjWZQ1zJYvz1Q9GdMkg7j2Rx91KPhIgjqEIJAWTVarl4FqZAbxloAOq+ucu
EeXNEpQs6GwnQUI/diG+93/ESv5xIckmN0wP9PPXh5TPRse2wIv7/ojaFF85gPNnM6NSxbfUxZpf
PSLi6Z9GTFcbJZm6v1rL1Cx7n+2t6RSpI4ImEnrB+wm5xmszpKpJA6P9yfhfAOHHEM2/NpsCyHXb
UQuJZ7veLBAMU/U1lKdMF4JcRdv0IbX2ti+ozXNGQPdU7LGbbhTGRJcu99FZx4BYuE1s13WH7+th
ToORXsMVllW9IsWbFJkiRPVurUVBuxOkbM56TMyTJrWvHEwn+xnqQp4anqx1NwmsJofU1TVlJ/SI
50fnxVElaWS4QdC/weqbuzCQpVsBn33UD0krME3MATWgL6CEeupvotf6tdX1pBGchyMWjdTEfFOz
fUJpc+sEkfFqo4+/QWncRHFeVV/Xb4OrBNQeRfh6vvwC3a5R1aPxTFm4nD6xemXaSGQgc0rgBIIL
iIUO2v24/Ck6HQgTKh95x64RZts49twvXMWYGlsm3/GirYDpJ3+rRBdoim/4y1PgRkNr0XuwiLby
wyEDKjHhfoc4SvyMgkVv/GP5NSPAPpogdkILA/FKL9whTH1ouGL4VvJUvdkNNCoJz3aMxuDdlaDh
KfxSJh4F0QiyjixnRPj9kAo+pxLA5z2lKNf5V9L/II1pc6P0TQSUEONTZB4A4k55gUWlzNyzem32
Ipdky3CuOToZDMdolBBnqG1Lhxs0RGbVlx/rWAICtMVZYif1f9dHHqh47EAgOxMEUESRYkuBLu5a
vgqIhIC1TpGLVaJ/ozTAD1+yvSPUbWMlNSzDwUT42DtQEJizArtIyMAIkf3GDW1RqP2QLOFml2xZ
J5SIsYdTMgxoDcLKOWXx2Aa8BrVDYvd+SI3w7feikKlrmOCHFGnv2I0VrEqBSEepRhkMhKZRbnw6
DlLKu8B3dHxfwPAPDyTu7hpWhP0zFqkJ44Dg9kWYMnAz6jVh7GXADNs2c5mpPoUTbzRW7ptniKhF
Hyro8azj77HTWqjbIDj6Kdc4PBxEaAvKbM6EQUaTZRPmOWgwo1SuBuIVXAi2TPLAWV4qZIpwl3jj
NJx0urzs/PdOR+pOGUFdcMSM8wJqxTxpPor7ErOe84aLnibq1jn8OYsmXSAkt+5a7BwtG4uwPjrL
atT255It3wHb/Hw8qly/mdrB//jesIxQHx90BT9/diM7nr64LwravdleRBssEBUzs0oNJVKH07iD
kIBi+ABB9Kgvl/3Ija4drEGp13ByuYA13cCb6bY0LHgcRY0xaD/phfRDhwXfBYpfFIWUYwnf2NQf
68PK7vGyz8N6vYunB8yK16nuBmmImwaWA//j2Hf2QkqlWZ8r8542LfJ2rdZa0y4bJWkwkCX6/L5n
nu/2EpYfgUZ3Hak9f1biVuYRIuQdMSEZVXBd62W9S6I4nRcu750cNBqSoLpIgujDxWg5Me2FDXwH
l+fpYzlwqpQ4QIzQwje3xUjVoySN/04kv7mtQYmvFN8qe9DeY3VZBCKCxNKW6w9hWVycmvgbwY2Z
HREH2SSCpt4yYVyTeGhsUokLBME0I9AwLLGdI7t/7n2gZErUOGdUSobcAb9IWVBaFgrfBHfUGMzG
8rHUkcQ/IKagnYD9orTShDwJugniJtS58mkXvoueOdNDXC4+JGjo610LHV5u7/SB+UqUpl0rWLCe
a5EgNtMhMspQrL/Ko1Wc3x4Al2l1b6ihEGsY06vErr67rBQf86aZ4wEwDsSujcss3JOOc6IjX8bx
dhUKc5CTyIlhKWyQZht7NQ/LEAQ4lq4L8Fcsn+11EW2OFU61qaimGGj4tXXAxsIiPCAUM6oWIkAL
uz9T4d/EU6qA+cgOUImigSHjYWQ9wh66X3so7snUxrUW+bj3q1eVjZU5vkqCh9c0imfbMvbILQRU
vfTODnu921fGP3//kS6le3lasCtkvUNkVZi7hZUKwgueM5sfsFvsSykY2VTLE6b7U2P4NCBZP5SJ
VASY01lNl3galjYrQCQFyZ3/MHc4cOfhOT7pLeayiRbN/T8R+lbzM7dilylFd5t7kFEut/y27gZ5
7c4D9vSgyhn4RKidFpDLvTKa59cNuYHc14FUDVRpNWQ7y+zPJ9nOjp2efaeXLCF2jGUIeyZVbE6i
2Od9OzUS2qpgDzfN0h2iHEXkXKFGNiomzkxerj/i7Vw5912u8oEXHmqKQcEPGmmBqC4t1YzY3epH
uKW9rms5QK5puOOXTW50qIeiwyP06hqqX82mwtHC/VwEz/FumakpCA8qz0g52jAC5qm+tiA3Vmsk
phdWw/tMBNzSuRFsHtHxbfHEXy4vnUe8/3DmYUJsctwNWZKb+psNB4Cz8kyUJPqVaETYBcaSGZ0l
tfMs9XINVXzhgSBaiocz45iNjBpFw/mHcStU/21Qbp4UxUdHC/vb8MBOpAzCJboRE8AMBNDIC9VA
i9hcaBD5HVjoUC+2uLhIsrCxI7ANmQVONbhXbZrEzSiwod5edhIGrgZoqh3tu6OJSOxdtXAVnSni
PzFmjanN8pvk8gQnvZevWMW2ma7ot25wHmVvLElkWyQBzF5vguDhwsoGIHBBWHta/52qPqtknnhU
dZHF2Nr7fq+JjJHlmHEIII3ngN6e6Idj8953+NLxQ8WTgVP4ozvUt/H/njTItPmRKplzoMOPE/a4
N2zGT7vKq2ehmatl3PAZU4gwl5TtXNXYIWXeZN/ZlQy7IVW/SCZY1aW3uefhclRGxdG8+F3Y1Kv+
Coni5tegwYGVUeYs872GTFpdRVfAKQiykVgKDljTt99Yu3jfTL/Ja9GeKwveusj12c+Aem70F7Pc
FHEcnbfMLgHYap61+E4Wikas6UFu5Aho+1HTm6Lahql4S32fLi2HxqrM/G1h9jsBCHh1Q3HBixwU
lh0ZQBofVlBWv2TnzjUoiS7ESMGkvZIUHeglYNwrLvuUYRhYGrQa/X0SfhGHEsen6xTUnBJtX1Kv
W6k6Qw1S/okfqmAwPahacaKMv44DNSfj/yuga9DKTp4nk9LUDNmsVfidGGFU/IcV9VuBf8YOCzaR
qf3MjbkCvYk6eh1nxxFuiB0yjdPcMpX4/Surs0mtTUkYRmDkjUjqbj8VRR9oQWIKX0v2cdn4XV1f
9KlNB4JqXT9MRelYwJiItAk/KHJiWSFccXF/7ZNmPCeJ4jGLXznY0czjQJUzeVddZSs6J7pk0sMG
F0gzm7wdeXJn0vddwRsW1GVhTWdNY7Z70VDMiy3JKfu0EmD+kX/QwI/Fy+EUebzGCVHf6ixufEgc
DD5jCyQ48DcbYnx14VYQAyeB5EC5A1r2TSuuR4UC4Lk1ZLWScQC1mRewjS2Z1dh6uW+/pnkHV6vu
2YEA/Uwp2gve0wMRyAzZY2siUtpqGHwUl8qU57D+VnoEEZLzyNlCdO4UoTxRT8Fp5BgTFlx3aQ6p
baTuxlXYQN0IGwlCykBt5GmgmFCAnVex0gc3Jx/qXZcIwU5eljlsc3j7CXEAlTwMoF/NbEW5eS7M
t1mBAdSWlAO6hr7QI6DQaCOOggSx/fWdW1E4MF8CFPDQC+34m0df3gUfw6l61X77LiZxP40dwVaD
QtZfFjX5JjoF+5FxXh9SFMCRgZeZBp4n4qwSWQprpMeWlQ96ALIKva3po17nmjR6rlhrVz09iPX0
c8H9Wneqi2P7oSiwpYL1FXU4tRJOTTUFIMmkjwbcV5VW9531cZHDRbH8zjSqfi/YGxBHfnihDwRl
26FExGYLDMSJ5jE77OCEB1MlD7swZSC0lwPugOYwHk/W+by0vpv1dbexzCau7iZxybQ0uCu9GpgV
z6C21NpSTFkovVCmeoxGq/o7ZKlgODH0K25noJB8UQaNqnruDjqdsYnaDcaN3QU2kjv/MLIkcYfP
NxSvaXK1+PS3YNdcbBXh69Ny6UODjPOWXrUAKFJOsmokl9docsOI4n1TEoKmMHIeIOgG/DTQXRNm
3768Oe8K8E+2y3bQDXIBAH7QRzom78FwNLZ4y4yD/dZ9+7RTk6CvvleIdQ9kAQLpp9eZl/PNmJRA
uJhe9SAh2kdoW8V2Opw/EgIasOlT5CVk66pbjdoID2ir7qo1AE8aeLYBcT7tcPlNs5P3AncYvk5R
qxNCB8zFAe+JhxC1j/+zxtPaYbCs6impltDWsaQz3J8LIegIJbVfPKs1otALjGXFm5gGXgjsAg+P
5/m2GPN1xdFM2F9BbokVoscwaXCIA2EISTFqsSYS48cMIC5DXxxvD+gMu4iiYQNwp3ANs+3tzT0i
EpHNBG/Oj6UyAuoHeOf48Vv1bsNLKKMOhUSOhUQ4w6m2G7580J5qxwWeiegJx+P4h1qYkVKJePuc
KRO+mOWFbOCCoJtqdrZtcM4PMwVBL7+NDI4POd20uc/LZrKUaKB7fJn/xKOhVYJyenWDfs1JxGAS
mu1hlghAzpQ/U8EgHLE5w+0qPGfsWNDKDZH/NkXvshAOxx9pW8uOpvbbt/TEsgNmlB55ILo/pdr7
z6jozfyVdSUzuQUL26V/QLaTQKmfvqrVpIWtMb9kDmFe9eLhZN7hhbEq1JROAm7xNk86lyQsaiMp
lNLYRv2FYgujr+HljvJbKQmA1EJh6ylUW24z6rRS0AV0rKGmm+6zY6OU4uTfIHyL6jaHZYpyEGJh
u/5mBc+ZiMalrNgRuLOq8Y0OmOvx/vPuE1mCz0cCmhA1P24BJ826Knqd1ac5pACQeB4Ie9+p+jK+
i4JDcieuqUCFpJDGGcvrUGEThdfja79vhzj5oq6YiAQ/ZbiO+4XYZxH3hJPZ5ucbSGJ6cLUUuECV
juCFgN6vUE8Eo6oMz5MYU1t1hznnnpXprC+gCNjFMvGpTgxN+76NWqVLPRmMxBbry7mF7j+duZ88
R/DYGhWtb1XPwLso+XaO0wiyHBnobIFHb/iDXlFzJnhSnYk2K81KrTgwvyjsOFV/sU06BLoLcCdf
nBaNYzuaILiTLACAm6A2cGVe9wwJwN4WE7TZbJGdSuoYrFLhMxpYSc8dtAwJXm0cla9jw1N/Uq3G
dfB2uJ52bii1bFubyytgiUonOVxBbFBMvCGljZB7DNhHORQUfhQS1uN4ulXbn9mWYH3s645lbNFw
LzYLo5YR/IGzHNtjjQmqDwlSaBmdf5FdJXL5dz+N93ijM4nvQYvz9OQ6/cDOin8jWMq+Yo9O71xM
WKLFnW5u5iM7fQdGkzxbfpImzMXQ8FgcnuUx9qfgripH/NzuMuMO6WSUasIoGGTMcvr12VkJnEq6
n81GMjR8aD+T9PO/bYuNufwOcoBcOvP//V0hu6RvhYWCFvSLx8HD+PjCGTKyzNQwXf/F0t6k7t1+
Kz0qubuM/ezR8+ZxOeeY3bNpOtudUpgLKJKRLYpGCXxGvd6CaIoPc+6CkvaKj6B2fCTKcgVESYDP
jo7zZoQ46fBZGoYxHqitT6MOd4JBNA6G1oeVJ/JtIHS+g32HSp2n/NPJkt1RVQJ+ZEFAIRY/Dmmw
qgr7HORSY9KeBojYqkIpMZ4FdrcxxKvnJHPzBOplzE0vR3u/TVakJ/MhQa2itQIt//R+CxulkwbT
vWXJeMO/ZUYBvBAwyRvH87o45KrM//+JpA3rTBPFMzAmuWSK4Od/PpXrE5sXc7HaiCD5pyEQlnvV
u2yoy75pstPU2xxsHzrBVLaCuqZ2qH32EV6mkXuY1/aiaXoxxE504aKphdQP/Yk+QOnOb5g+uM3k
Guc35sr1bH1BqC4rP5a/RkAthQGiJLLSaBKBzm1oz13nHAotXrZ5k+2enT9MXHC0gGRDJ3Cudx6n
oLO1db2Ol/3AsU6wtNhqaaxtSk0QZHF4nLwENMw3I5VmrkwE71lPfAd8+TKd4jEX9x0TmF/vKl6N
g8w7/rDMKq7bL+K0eqM6Dp4UsjI3PT/8r1pgYo4G4Sezvb+0P3eiyJ2UKyODNHUhresR6iG8ELGw
i4QGRpXnMV/RDWfViMan5FHYA3s8ElWwOpq9UmlZ5rXzciapLHdEnUQJH4oCEx+aRWn7gPxJtrBC
wTrzII7jJzpb/vWZ/lzG8Dibi0NpnGdBvcDSYLHXTVxOWMSjE0QmxujKKKl5+kd7gQCgpXcxWRKR
5XxqK3gURvJgpWBvuyojaszIs4mLq0PBlh3K5XHJ0YgkjBeIulZGfVkaOeqTU6mDILzysblJW1l/
CmWRXCMkLqonxx3luGm+wIY+zLEe+Qb51TxMe4uXZGiL76i9zby6264MyDeglPnmYzDZOAecW7ne
M/ZZB4znw6CdoGzDA90w7X2u5NG1RYKXl7eK/Y9i4DC4SNCKX8jjoFJjujq7ctC504XnkhurY2s1
jicHJy6mqx9R6IB5tAAPolDD4FF8haF5rPN1Xov0uQ1pCwtJ4IHJfFpePlU8pgaD1t/kLCdeM1bQ
VHJvxjUEmqncQdbOxVUtdD4n5QBWBIabSg/Ar2Z07hBOE3wKFSubL+VcgK36QBTraOEIvaBSChGS
+CJY+9J/lk3T5lPgP8L7vPACT2+aLyUCqBn+7FXwLCXiVPrV7PzSW0vcLfPp4e4PmwGJ+0WeOnip
F6juSXFPp7WyZhSgdj6/Wr62sDsyIROloWgO22V/WsqeSy8X3ZpIG7pWL/Fa1eNRGA2Mt6Y4Befk
RIJANA5INh59SLzmmbSOahYJS6rTPSdhEUfdJufd9E3zPeIVS/x2BkmOmPaQ68xLA+cFJtJqg90A
sjlP6tSpYKuAfttkfmCOLDQS8G8BQ6nHSTigKvP0sNCag9I91sS7c/jjMN3pmlm69uFMVtJcw71f
W3qbsu36X7kIHp8qodqn6d297IX8g+P+PY9GfXCkQtI1U7C2HHaPPfqNtV1uM0wlIzvd5VyeD+Sc
SdGXt2hHJHOS1Bvd85wtllmYKL0eaRF0/hTHdDLAVeFKbsI9IgDfTwCAPgQkRLi2iaXI2RB3Unq4
ceVqAEtJJ26QicGBld93magGzrHI4/pWvEDd8/sSMQ1IsWXPYanfqs2IXolaS90gOQ2nQWFuW/TY
tykh803i6lrbe5EjhZxhmMGkhVaGSZKTnFn1dFkx1AZaeL2RVo77HEW7Z3LBGhZskitc4RgP3TPt
25t54ITfC5Q5glMhHJXUHN1eyCmrPwLPgtkprwvuNwxAQ/7azgAEU2l9y49vzj2/uis98Ui+jP7Q
8KO9L/22xW3qwc3g4Hr/V5ludrNKP+FRt0DpzLr0CSdRY2tPBe3yQyV1iVU/DU11eB4nGog5tXz4
u0qScRw0yW7Ku/fGqOy5TbHj9fgpopBMKQ+teYcXwHUXT2ayIDnYoKU/YD7tGW9YksDSnBzQHOvd
NU4odnZXWkj0IT2+B5C/NZeuyCkeczsALmxiKJBc9QjjR6YGy2VhFEBD0oF0ArerKt7uXpjlgsqE
7OfpqiIB8cZvwmUiPjj6VuFxLrMckkhDv1bMLu8pydGWxywYKaVWF+VVisXs6YsJHpUhywNyz2UU
DVx0fENPSidW4vBvjdVOpNHcoilCOkk5LDAWiKz0mt5mKJ3CmiJX/ahSfTXI+yTJesQipbBoHfmF
RNzOCgjf2beOAICc8x2aeUNU66JKWNlN+A6Yrt7N+y1SfDVZUzevfKlU2ji7w2rYIhNEAMqLz1at
PqfX2YIe0xDS2y6YHV16DgWZBL+3Cs1qUKUCmxmA2A1CfiaNCH5bc1CrRWvtWlAgeI+JLFjIS0tj
618a5ZLtRsXG6y/Xg4WiQGcT0MJIzbhEYywN1cwFAfUrHgJFmqulIJvSDYg7tPCdrbbmLwbhDioS
Jge0Sa8IG85KM7hCt3CXP/VrwbeDb7qaiITrSL6VV37ZF325q5s6suoRUnC+yVO6z7bB1mCfSIcF
umHuXymKfguoF4YNXvincRm/+KhfEN2+dsP7NCPuFGOyt5ToUCKXz2VCuxn2nCef9NyEFS7b9A0p
ALc9HnSHYKROEfRUz+2aWZ6h+T5e3ul1CNwEyVx/GCivbAeBUMUZ/rqrynOwTBNoPJZuTpHSiSka
boqs3ayHuhTBJ14qXm19ft9yK1z1juKOp09u09lAlnnWBP7sGn8HpF9o6x7ff7TZLglgxFlCNQ7I
OJJRmIj1hNPsSb2IbhYZx2vV0RYrmcS1VdsYDmwb7i7MYwSnPlLG1RoU7M2vE05w7omwpNKetqcY
DTHHfnfB7yGzAdbEFvu0YK4KzFaXloF+f21ARpnB6BBxfOH9QJLu6Y7xTWGWLH0VguV/60rc6R/q
3dpq/QwNK1lTXuJ9xH7PhuvM/2yDNEsajmWv+iDX6EZa5qPXvlp2bEVBjJom3g9lCGtx7kT7xon0
P4gJn1cwjELo1eiPR5jH7+3NemvCltnH8eiFIUXE+PibfFdm/qCm0BQk1rzXWP2q58McRbZ6A4Ki
9ftAeWsySRz9/pxIJoAo+Rx4Rcfm7eSucDGd6m9keVXFB/imn+W64E7gPMl9TzD4his4D+Pq+rWc
eeX0mjyxsRA6RQzYM6VGzEM1UUt2u/8kglqOmPkg4biHrtFdEGDWL35n4gYT9OlV9G1YYkkqvZOz
equ7gD15h+eCau7JQYfWYe8tzxYgMSC5hCdaue794B0t9Bera6Qf9K3gGpz4VlJs3JO3QBOZYmkR
3DUL9L/lFc5YzNvNVJjbdkqFA+s+YQH/cxpXsEMQAhHkZ0QNUh4f46SsXpajk78rA4pI8TjTQyR3
1x+LfmtU31+zeCd3HZMLjo8N+WwX0CeMvqE41XPbT87xebEesz8GMTKwYMccgXq5b816owfBCbkm
9ubtF01PbiWVN0vv8nym/NOmquIjtHY9dU9O94ArMbxmttQCbpCuio8i1PzTL+FrI7yjM/Q7E8M3
YviNVOOqrAuEBbl3xPoR9iX+9xpJgDVmYZOdGIXHlDrj3IyhoC9TJphnIWaKWIJVudsXWmUyVEPf
NdN/ZMhPoL5NCasztzYCoTAWdVEM5V9HIe1LjvUHau/6GKnb78ROTwJU8qOMSVySAgesWPwD+V5Q
WyfcvOJxCeSD+lCtvjjWNUc73OSIHYZXlwyVlwnAHFgrNkPXxWk3nTyj4fYIsCWyMOPVJzpHPU7Q
OxZd46J/JeDfSB1XQYTpdr4SwE2jKIPiEsUjohqKmj1yKAJZsPcK5hyB3JZoFjJ6PhBLxt4PPqvx
irTYEE+M0n+dXMeKHHhDJsYBF7hOImrM8LH5M3Sw15tczmuoX+r32wCy6s5rusWKc3Bv/vbzFvSP
ZDd1AANKblVJfjh5dDJOAUTZzC7Zp29D5oWY5CULT3DTlDn2/njf+CywEnVz/PSs1eQbDdK41nMM
8wqbmuFgiKjIErGVv2opnzpv2aTgs5b5+S5zk83OmN3svKkaRfrIHgghywTthDW4Y/JD7AZOHxf7
UYM4+EPjq4sluur7szFA5Q0P4E3IRQzLFNPf0m6thF5GkaswOP8PpDm0g58qlweSHRtKYfX3phK8
KeMN859JXP7tcGvImtBWhoxHyrYoUXppd1Ndp7JREN5gjs5S4hGlukvvhi7kXqym9vHGVbZTFRMc
A+HWLr1Nvcg9M8fsQILnNqSqmbmbApwbECPVqBhle6n2jYF5eXw2aISJn6wjgZSzUhkpC6+in4kV
Zrr2IGWmCrH2ztkom7ar/ZHYxu3Z0K5iQLDoynLo1xa4zgnT4iiw04fJ5lAFKyehDFQoQ0QM1n7y
3HQTU2Bw0rxEc5X+8916wal1LRPzNs9Z/bksEYcklb5MkUmt4bN4CGz/LhNpP+OuaOmMWSmjvsUy
zPAPwQ98WK2cTofIhKUV1m33sAh7ch/9KmjfoWGOZ+Cdd2JvCUTh4DeZpKjhPKQOrnJMJdV9c4Md
VmEdKu3ELWZwy0sqKzNZ/s7xIH8xz1qFGjQvblQxbezx5u6/CCDtYOrEQlbe6H4AL5q9i6UmrIVj
ipz1/A4wYztg+dD1k5hX4Qtj3lT8IcOFMyLqQLXT2gc5SJBJIds/7nZY0Di66bAKMm8jmV1+D0Cj
4NLHKXJtyfwUzlmVnUx4XVNkO/19TwQNJQU5koMmaiLm7/HDeCNdmIts2G1FshwyDuczU+g1NW2Z
Q8RupxCp3Sqz7JXGs/4tpQ2+6YvFs92hXFUyqjLy+TySDjwho6cjmQa+cxH5gxQMCLmfs/yyfcKA
kg5zmxeHQdxjQKBNTAdX9rcaOH7xj7Nv/HX7fE0m08r8hwGC8tGlLjh+nTruFtkTA6Ya7138tte3
JMrcqexCFj8Y5PPM2RKPotCiDDQe4LsTbyIZNjnofyKBuUEcm1RzcvIiOP97deYUcXAyKjkPXqPZ
A6lreAaMty80/qD35Cqs6f5ziPaZoh37l6Dbda2oESOdnZI7DLQRhUEJX712cx01s4Fmk0KWKTrV
zADJQPgeL1EvVYuPT6HkLwiPzbdMPtffUolbzPrQPm7x8uY8t+A87FsQ14S6Lz3M12a7FgOulHOn
oTQC4pqvV9ayTcfwIhT+Dp3kizsG6rIJQTMn6GUEmHkzYNm9N0C7Tmc3YdzxpB2gBhOXO5irpwYc
mkOj0noz1/VKJVGyNuA+KXwAb2pDLQgToXYuSdx1tHv0ukTOfKcMRYyNiBC3n/peiNutEt/IunvK
jzImnCuzBvw5toNM9jfGaC90A8BI8pdq1o7PdS8PJNFNQy2xCPQ4Ra0ZcAtKgoYDK4pxWG5JH1QM
DJRYBoXUsBOvgShzRwmNle40JazqHZh4eaoUV7zSJ0ki6iFo2WUoD9T8mE2G5iyfPg8tj5qoXSH9
ZDzdk9zy3Wrw/LYphkoWvGUQtz5fyVlABrEevZeIVT7k61DY2B8kDgdxJXVmGwQuL1i/oxPNSB0/
H/tOYsEyLd43luaUPiDBJ5zdIe24c1Msod1B+DImbd4cRnhmM1xOQQnF9T3HbKpYXZ/jAKfDSwwZ
Iay25ChLAPeTHVK+WlyL8PECejyCsw4PQH/3dmqsOtteRSUITwREaq4zUkyGAkNBez2Z2lrMQaQz
5Y6mold/hCcxR/zetJ+yXwlPqQwgQAKpYBHYM2WIS/MFXRxtCWYdHFjLYbRQk4fYmMupLh7uHfNz
/1H/Oc2UVm4RBRiLAKZNIJbbVewiqV1ym4yp7P+AGf2Q2+z3GoxWO5LEKEs6CRS0hnyx6e6oHzlr
M5WtdgTXFjMQucVwqwMziHx3DXio6FV5D7Jh8VszST7voqbKuMrc7wZxIeDKYQVqQ6xeDa4JNIWt
3cBxmF9hOYRUKwuijPwsfLeqRyrXELvGQx5tzT1oe/bECkCsJOtrAaSpeoYRLpUZC7tdfgTXy87K
FTcaQ9kW2I5kaVnRgKKattw2a4zRQom/C4xKP9uRakGYHPXb4nu2cReU3jLm9HzRaRFy9le+kb9K
cTjNm/CDEiIKFtkkGLfvKY4PIcCMPsSGb9thBM6L/29iVYjCtzwxgaPkx5GOzcKAkLRsYCewq0+Z
1aJOl7ivB6vhBWoA90h3UawYc6Cq4r2AfKEajT48ETCasZs1D9DXwMxe9Y6eIUiBwtPsCA2WzZsJ
+b96ukSb/0+NnEz3uyxvAHSAZTev4Cgwy+quVATb42FzjidRr6I4n2+z8meoL4jJYUi1Qd857Ldi
qz7NUK+J/MTdGEbFvch+CUewUwKYuwXYpxRjnDFS3U3bwX14/He7JayXeANZ/1E5J02entGBSuKU
WnpK97BREo25rkhxSyaDMl9roTLNeTy9t3OW2g10l7ta03G3PqVvmxeHZEx5Mi+KubIXgT8qI33j
IGUdrRRv9JUzQ/0Ct2ES3xuKWpHrx6DHiw0CmMHBk06B23zQopybi7/dbI/Z903WbYiDQMJNYDKJ
v2XV+L/lXxM1vSPe4LMMqcX+JUKYtMz3d357F8RXTTXV3Xcx6P9uqXXIQxBsdJm2IO2xrUw0t4dE
NLHyZHe3Wd4dc39UQivR2z6mNr0JCfplDzARvq+KtKztuJoechneeu5kWkMBusw+JLrFmV5u/oqT
XM8YKn6j/2M7NTX6yk3SDH+dTId7hz9EzoxvpRgzKxrIMnyszHRKR/kbiyOFE/1CrWc3LVBqhsy9
qQPKSbLg2cCdO1BWHmJ0tO1A/Ixf9oNPiSgNjX47uu+vWczZJr+5bOlBK9jKPY9MOtcfq6IiiZZu
alf48+w6mSTH1cZyq4Q+OnV9Q17UCDa2U0azpYejuW9nTjmJmWsJHC6+EXh+qmfPhwFdbMI7lUxm
QMbJWyCJpeKLCZvmW+AMw/3tfGhoTVgtlSU73GITWWR9/lFLQluyTREGRJsazwBq4g+GqBqHyHAQ
wULFQvVcB/hOmlbOe6olirUURH09pLc6ATNv8ooTbQ6Kyi0c8jwtDdaNf2R9Z95x5xOcEqX139nX
+TZmfH7MKPxnDKNdX7Sc5MlwQo1OllkqZTw7TDnbDJ/8lxreauxfxuOD+qxojnA/+98pRZ/15WDT
jRpMkDpvbm83BitEPsAFt3h/FH+RvkPclx+09fKSnlHfquRKBP4zdGmio/tnMGjWJdNQQHtu8L3R
HEPKBf1BwgCPVTUpzuCUsfcWE1AgDlaB2FMEMotm0c3MdqR4f0P7qdI7w6/LBp/iyOlg2gGZZiYf
qtr/nU160UuR2VcQ2AWOrWA0jrgi8Odm33iVy5NdhuCuW4cgDM1QCjLQ1OgLOboiD34aRojplJyB
+1bvgL3oJFKrpjt1aGNuGhbIR7SLpz3/B840PK/WJ+kWd550e1+25c8aR3+s8KbemsFVoOM7Gp25
fHfNY36NNW4KbiiivNr101dtX2ImtgeCBublCAtRhw7eHMODo5bXV42fVieXTU/wbHFlKFkeutRZ
Cnn7XviRhRkAz6NcScs+6EoN6neOt77Lp2IeIVBbCfrotIfhtk9117AWpEywGDhlK/8/dY06nl/S
oqzo5jAWnqDnoT7sZLyS/MVjhUybBCqYrOPeVnp41GqU9lQ4WfmZohkYrOYIJWLv4SJ6XIQ7A5A9
/N6Q4V3m0eCOR0Nzfpp9psa5M5NQoeuV85C2jbB2m38UmB0kQBa9FuNV+scdG6FebF3ALTm0Uz+B
09luxYE53SfMzVgxwMYSSndTpsrpv5U3gUGvuyTcpS2oRYDyqkXVxUdtHCZgb7sAaoSBD5wg8AFm
RClUHJyU2Z3rFXrq9MUO+5f9yreRaYsLOhDDPXDiohgGZ+yX867xMCheDKSReZvJKD+TnFRxQ1kY
clhd+BbBi9LPwaELChe757jxwyqNMpAr/CQBDTFMPIPpm1OzmNrPsaB8ADB6TBfaN5vvhzPoAPAT
70kddMJangLV3vpab1v7z8hLl3oR8oo9Sba7N2UPv4f68DqAkv4gHksFq5qv/e17yv+UEfX0pB0w
Dne4s0j0qhOcQoiyJWHWTpwIZKJTqG9VgQ3drIsukIqRkcuYqxKImYJ/4rqMx4Xx9TJyz0nj6yNm
G+Lu096yba8BoHtRJLsWsMpjesFOl38xCPHI56yq92KLwlK/8nuwmYNtqwnGdaqua0I40J4GS0B4
ZgiKrthUAPfuqh+8hv0oM5ZNWCaCEQ028i90LtjYf2AmWJDPSx+ah89SVMEYCbISZmVGaWtFR0sR
qivIHuKL+8/Cjv6Fo/yv7QzsKCO8HkCrVEgOz7OAkmkxxU37LwGI41vZjSF/Wklgk98BsPq2iBtk
eez52HjTZURAmsyldMaFIUIqRESRru71ONcvfCQ1RS/7xOsWJRfeAyIAAiNAUyKbRC2WNAvWbhjT
tsK8dmIYv4/nnU0VEnvrbyhS1Jfnm5ChkQypFLdVYJAGpaM2FwpJSfCK6tcMZwEGUwOsb4ILtTII
mcUzeKoasqPX5saPzBBsjGg/Zdtqo2diFMuw2lB7eCpWmKE3g/2YQM9XQ5GMAbK3naZVn/PC8qIQ
SwQJrId0NhcfieDJ4awvQKTaJD0OjyO6O74YG2zSU3yJ2OxX7QZB42JCPuGtvXfqJIFuOlMt2mF/
LMdr6XSGu/JJMZU5BOk6MxuROH6XSis9sX3pQiaB8TL8P4z7sPYzjhH0uzvfZPF5VfgP2fk8itBI
hrvZGu3QXALzkgOr9yYnhyuSMfk51xCScr+O0eWc8MOrAu/0btkq+XXslrgZrGshLZYgo+/hfIp1
hGMlegpl7JtT4d4SEky2bOlx3elzhYYvHyaZKjWM+PF0KAgI3VolrvgF4usWV/tDbXCNae2IBVep
KtO3zyer57m39gdzqgsqnjXGBloKaEZXxt+6Ly3K4jXWSaIhh3BTR1HXYp5qbw1K2GQkIiaxKa3r
E32YoSoSwvLHmVmI+z2GIa9YuTuAhSvFE/6haqg+oo4I+yTDWU7ej9CLa5OBdjdmKK5WQoeRe0Eo
q/Ke2j5LzdK/CbsXBIi802JPwVlC02eX4WL7qD8xnaGQ/O6hZjI73iXSzETk3f3ZFUO8qA/On2qD
rp2qwkjq2Gtu034xViXpHt+sXvdO/blJ3e3jSCkK7VYCsPupC8RyzFvV+rLz7MMiNQWbp6jXsa0a
GN8ywVI8Dha79CVNRgGgjVNjOdHLN2aKmSg3sWu3zH1ukksu3IZeVpfLse+6M+o5lzx2lPZKflG0
a78p6Zf+H5L8fuXnC2eKdNtnZITYvakXbcOFQRSpLu+eAzyWhg5Edydy2svM9Ft8VuzXwMRr4V4U
HI8kQgUPlEXERSDsIYLPGhfCir+3hwPWn0QtuMJd+hw3EUnEzQyzve5SqnKDp9VenQg5qDcyE+B/
dLiCjsCUK4bedvdKMM91DD3s/5OTt0SWfmtby7UoOURDEgH8w5Yw8ksE1dTTs5zsRSqYTPY6Yfsp
BbMX507S5La+dbEA7VTDY9AuN1TraaA30/ZeEC24MBv2iY24Adg8zTWNkh9JcN1D1BDr24bAEvpz
4uNBgJ/nzGCsM/I1D9O16QEMh92KGwbtOxsgZ/m4zd5Rd5HdcA3s+x3W8+ftt2YaLGVgLYHdexjq
kqBkhtkqYTJ0WJLdjbUFIFJ4tP6xRt2xEug0MUxx7u9Pk1UjNhqJX34cpLSZD8niSo0/z6VdTP3C
fLOZ4M7hFOrkj7IyfwXQ9+rBjPFNWLo/mqWdd83GyiFs+vOrf4AKFkCugk8ibsDXLFQUdhMjliKA
XOZq8b74eDHQfa2Vv1jLDPQmcnq3sthFkw3Dck3o7Sji7vnmPGTrg04lsaO5zkOTPH3NJ0Wmc1mf
p35SjJwUttoxyt4brGqbgB7W/N95dnnE4myazE9/6XBHyyZWt8rF6y0t1PIGGH2evnnEL2OZ2dgn
xWYposQQut8j3wl9F1tRdIoHrreVgvoYzXivJWYXFZWykBATn76c2S5JmEm+T8meZ7ERWtdVWiGH
lovV9FZWNDAllq5HtyZEHee7EVmqT6f1GbvT0/e3SNFQbEHgd6O0sYxxvLNOzNgWbXwseucewVSa
GaH/yIWvh9loG45gAyR3QTJPMpdW3aG1V+XfFP37+5u+PKfzcliMfvAu5A9FtB0NkYynIljq0z1f
NrZQHZIKZnOm8DMFEJ/ai/HEXlsE2luafLHHMdKZYdLWUoMYFnZZSZ64dUFSp8fAyZ5DM1otcgp0
ezVBga8TpyCE78gb9NHyu4qtyDEGgXgcALMuKqfls3VhcIkIFUM2ePdDugdwpgMLifU+R/6HtTiX
jD+O8awk4MTgeICESioygWcNMj9ELNzkBQbmyVGIJBL4bOle93j3TAM03EyWsr/W35JtsL4slr4F
XWnDCV9Qr8ugwoW1V6g+ojoz+TMA1lQ9DKJj/2zOLS6QSoNyF7Tn1qFAvnP36TkiUY1HyoQ+bMM8
+EJBd3EazvVCOVl2x/xPxrPqiFuSH9Qd8FnbrgGjNc3nKhzf7xDkIdmWGsCj7kcauNmsYQ8TLSye
Xi7ImwO+aJIn3LgUV6SIH+BpKZrSkaJ0gpMptM7jN5YezRQiL3XGEOeUMU60D6nQ8It3FsZVdpS+
b37UwdmaewyIz1ISGyc4tZWw8bQJPTbAUS3F4RkVZdLwaxisv/Z6FUIda4N4hXYRF/lxWLdLoEV+
lfzCtUdD6r6OID5f/8dsMMVdSSjvmngvcRQJ/vVEtV4S9OGsB8RF3+soAclMTjJ7a6VEJVhhfxUE
9rOYfkXmhwsxKwHh7S/sxgBMQRdvihG/H06wF7Z4wVVftzoPWjOQRrE5gsxiY/Zo7yJVIFLWNGuk
luMD2dDA+Xksbv4pwYElfpEORDEBRUZkRiMndpVk09M976C/sBN/YsAPtioBSPvlF+xKuo/8YiKO
y5LsG+grRwJ8xLA44MFdnzl5jJNzRDOPqD+hvTEP8kBGDR+GjEs5wq9GWHduPwnSGjqTOSOPwcLf
qKuRfX7/XEi5d1STL6tJUEbXqPuFcMSdkvZBcUMV9VU8WSxXlRYShbr3IURZ0yv9Fru/46+1MIar
scFd/2cRfZMvoroSRqaOVaNumxuunmDozIPGTkTp0quvSLkjza1uQQRUElBtszTl/tkDZc5x9aVz
W38RAsa0AZQHf5tqyHhmKqmCRLwHcx77RdryEBE/3j1qKe6k9o4ikxWWv5DjbBH1SK7B2WzwBZFz
cbXFvTHKQJeKH3pPNzFXfu/bXOjyL880UD5HoeMOYNPZIpfg1oWiNLbgal8/OQePPtfQde2rkzXr
dCzNVFV4HHISRq+ixDmISvRMk5wY+IqQ3oZHJckheTTeDWr/dsEgO5fz3plJsh/YK8N38yO9lZd9
c3JERtZFuWwUceiBjnF3wff1BXRAaYzj8axmfNXBDySj7Egs2rsctXvIAG9VHpg/dRlZBN8J4MnQ
7Rw/O7C8aIP/BVZc8hIKLLWIciaLKpLJydLs6ACT8Dq4vYGMKdpTFLUgmG37DqdOWrHCdQKXOQqP
gWPVtYdpjSaPXvbJf9drHMFCFF/XqIsGF2SahK8idy3wLG9k4pdIj7YijiHjFmN7YtyKNPC4gU62
F9Poht0gnekM8/Z14xeUZSWPKJKQaX0CbFuZdD0+AOXY8gvUZuUN+0qJYYcAyiZFA4qrrxfhJCzF
UHBa4fggpAz9DhqYVeaiAS66zS7xeB33+YhgYIQ5sN87VsoSzylZHN4Kwj8TdcKxFoMOMuntN0AY
FoAnp1sQCGSYlkZ/17nbsOxMXhMS04LzBAs0ujtgYBZv4tEpHogDBKbPWz1SnWoQIvSqjkCHFjRn
YUDoQ2mtDms191DLseE+OfVLOgKteC2T69+0ayH4YOYbvqjfB8VvzIJuV90mqVYevKbLlKWQwVjm
bmi8FPXU4vhuUD1VLI2um/GBVW6GlmQ5DD0mq8EhJk2cfANzYDXu18wJJoCH79FGBrVdFHW5U+qD
Hf0BC3jKP36FDgwbQ8SjGuuAwmR8DUb8+jQ5wZmcOzBrTEjsLj4fQq4MXZRlYKHKJ6R8hs6jrQ5q
G5y+myfzamqXpBgXKnG+zJdb8a/D/bgNh4tOe/G0XVfotjg5TJanDxLaDBhjKAYDi2R4XDQjyDEp
3MdfffSFD1vY+PDsnrptyqCytkul/BiDTxALQJg5xhqw2sFcE5M/KzRi2yfTNrZuuUzcdZiH+eS4
fHa3YaDlJ/TFud48cJKfLYKA+eq79g7lQ9Z7hiWeWCNT1+si/q79UzE4OOM++QNikYxU7IvhB8fN
uzVA9Bsgbi9kPozfrKvJYz0hPpHzWWRX4lUmT3o7s1q76Dc/ojCC2kWRsEd40aeQYTSbMsNFEPWx
CeovNjzQjy0gbeZLXrv+cMEolu9fRvzxeNCm6rwtaczLiAU1LKrjbLRS0lf0LWFwHBvxqVwvOUmG
bufdUyt5z7msjRFOr6LFPEDI4sN240NabyvEbLyLsKPadued81hiDM8QCLmsRqE7K94GN2qQ6gKp
FJ22EZLEoE0e4MtgdUgukETfsbEuLTXl4H9YzXlkscZ4DPsXaNKXllh6F3FWNX40hV8y4I3tk/Rx
exzsGEjB/cnGbKI8fNisyvNtWO2/92GwH6Gd1yI59j+G2tuYzTP0TwrBSji76/GrsRGfcVeO35Gs
fVY8B5v2s/8+ymKjGKaGG3jgyos6mi5s1anlhKQzOP2Q3UkBs4wFQ4Mi09AW8by0kjj7rAdeAG5c
qPQdgcwLGJeYNcXV+amY/5JsOqUSbfS9B5yhmXHeSG7sEAIjNeVpKhDdByEyLeoxzbO/JQrCpc2h
E73iQGqcCB/st56+8NIs0RTC4bwH1H/LM6pgxZIy6ofH6J2sTklMucN5q/idnZdVHHZUHWuDMV2h
IgasXSm11F+oFxeAGcq9qE28ibvW9l/zlegOZ92PRA1UVV9lLCeAbvk/Y2LGcxHsndhGMJ1GCx0e
/5XPmz0+8PUHiEVMkgerPkcj2vgBPxlkDL9Se5BxrXOHHQNP2rz0Ryh0E/+ejRhuY+cv46c2u1nD
+U9NIfYvBDNjE5I+m0PY5M4XBw3iwRFZRBTGIlc66h/odYWiher267C1yDbRmq7xfEYmi6TU3lT+
AU5y17EmwxwruQuGMYiJ4qwtXfl3jQxNS80pr3MwolbaMBxE93ZM6lcL4Ab0+x1ex47RXl2CLBos
FBvKTiTU3s+kjaTgKr/8Sx9rdm8GH1LhukJ3xrWjj1ZJIzxOouyKvI1ciuuZNti9see0tMKuQ+ar
yfYlgyQr6r7LzeXVz83KDxwdHCdp+/2BOSP6KLg1DARqmjnu0SlZoOwJhq91gGsEFRJwDcJTSbk7
9w7DqrKjQyyR0myf9Vrcrmr61lhVo3AMXcj5ZulVeuaiAlvsWl7e7EuDqql9SXk0kZMXBVyuVHzQ
xPIOhlqtgc3Da6ZTOEzdKyFyPS1Jtn9F7+YFBGzwQ6iW3bP3HgnxY26ex9qGsNfElzGF2c71wFaS
z+9RJIalcYwfHXYny6af8RwrI7BsKCZF0ukOuyH4LBgGMsVxvEz35GiELlWILU3+3Hb2qJ9++Iw6
NI0tHKk/g2bMbidgxpCOF7aywtxI635v+uVlz1/TrjB+Q3ll/iPwegA3biOtDeswko8pIqaPeQXs
IUnhTxh9svnjW4N3Aj7oc1uDG5SJ/inOKKzxmEXPfHbBIW/lzSh/1nr57hkVUzINXJ+1euE5KdHg
q7m1TiA4TqK3IuWnaNZYp5QGX3dpIm27fF7UDjZUwfi65+eufgzy+ql1QokiExUd4zBVillB7gY2
2Kki51g5MWmQl21/jGjBDY0tIyyWIdfjXL1gi+3AoERGMnK8OAcFYoWO6aJRpSE3LKdWxLjc2Twa
i8mlULEttYDURNYXNH+qr7ujvYN3hLHVMQ0vTsoDo/dN+vHSNOUoewpWw8F0PkEnofU69L3SAOIl
2rD+Zcp6vAd14NQD0MNLK3i38JSWqkZFpR/NcMQO/IIXs1R4eXKWxY+oAL0fxDBPBykqrfPu+NuF
OHQv6tPtma2J8/xYkCPZUaFFZm8h0rccVG3WQppNLGmdVJY7W/lSHSPM/D+5X4osQ+e0a/ZGb34e
uSiorv4E7Ny5Ab5VnOQWjm4oxQGhduGI3AhBzcUT9HYpAxpUJpNLUFsxW5BTPN7fMob8IMRRIeG/
AiBfNDojgNcPRuKXBK/by8PsmwLmoqsNhWSYQi6mAQWl52H8bH+fxaWwUuhsGDolRWsmWBQbTglE
1QmU1yaARh/GLRKVLFuFFyV0JMzqRKPFe/lOJlmkgT8wTZGXt/K1aE7beiF3/daYz+xF6c+DZSqh
ZEDIDl5TgwYH3DMC9ClgTcOTkSz5/1FVoy6IORJc+mcT5tbvlXlvB8KmZa0oz/lyU8Gpeio8XOg0
uR5S0fyJEJMSYePnMnA+GYM2VKOSqpipwCHNJIUieqlkaO0/b4eluqI5qkg4lj5Z9Gf3aeE6KqXd
p4eoZQUqwqeRc9rIVmK30TzaOR+vuR2EX1zxQ0obdlHDKlbi0FEm8XqIP7yFxSobIMu5ezjf8i9P
r4vi16igc0PxGSUht4BVRUlSd3CNzQGc03KO7v5q42wCFCoF4zNixEFINcHIlP0JYji4ckahewRo
7H9+JR+kyVbxuDpZQThuFhcN6hyj5keqoFj0LjKHMpbNtwoYWcCUjrncdZ9c/P63w4GwNzf+Jas2
Kugv6oylTlMpeLYtnw3MrwFu95wh3M8HacPVeOE+t7P4ijV0zc9/dZJzCh4p/s6j2nWT9WqLt4rQ
7mQDzUY/1JbjHRPbf3o9oq6CcOvYw62Z/PgqPP3FULcgynkhBf+EvXrDzlSjMQIIabrK36ipl5cn
xM35ZgJ8k6Q99pMu3//f/eOs5kmDMxyZT1QF2duZFIVoAfCW8Z6tpgGjaGFMD9RtjDAFt1fPeIfW
fZFZGv8wXXlgF7hPdMFOLmurG/fCIMKGjZq5YVRws9wjsGWhhitB60NnCun7PfNF7BGQ06XHyUbw
kJ45xLGl3yXssz5dsOZQ2TcCJiO3iC7rDY6tNERo+MSI8zqbBk1KqTZ6Kc72iEuK6MBQh9mI72Pp
sqhxEhgXRKXhYbTAR/kC+05Q8KaNJN/mLwuYFIX3gQsHJ4Eeml7adEMHtJ5d/wQlvgNUrwgZ13qI
sGj+4jibp5088GSa29j9jNW9k7e9qRQwKp/toc88PGHclFCN92kxpMSd590cVlsz5l38RPdo/DGN
AUVErtEMccYDXjHCm4FT/WpnlblXFTXeYRKzmuvCs1e/Yq6So4YEBvpQW7ktzFmgnL962t2wL4Ex
Kmo4vYLi7hqgBVIhf6S6zXFYywNAiPJFpvMuN8i3b6DahaUYrvNM6lRx//7wOyDAMC1Bsofv86qV
AhJOMZ8IEzjqEc0/mPHdjUy8zORv1KRnEUfQNMDU6U5I1tuqcXawNt1T+c6jpwIy8HvktLDusZoQ
mlZpaoQ3f/uRDvvFMLlkbBZPjwGizSrJ8DEQZ9bUIGnRv6aP8CHFJt0eijbPik3L4JVVRdQgQ/Qu
v6ikZF/jgBsMlH8RJdl6WJcS2YJJd0/DJXTr057OAqlHVI6q7ZgZTF9cBoaKYTQ6lffoum8u9qVA
dDuixomRRLG39lFTnl+ItTbJvtXSRAV47O1sg24DnX56LnuKXbFndNrvvgLg0YsFKR3I1biZ2cIT
/i39HnxmXhquDFtOcpYBaSiKUTUSdN1Koo8hmbNQbsrouqqZTy7IQoaTLcjMUpeH7Zv7d5rZO2zn
4qtx03SI1rjm6bngDcOOV8Imxgr8OmmG6aCA449p9O+TirVm0u2oJK8qmRbuuMTfhL3Pn3l5NOqn
9Oaf+wVn5QDhuk45Si4D6sNaECEVer49mp/B2eiZyeqglMpK4BF6HKknz5Fci0haQCJGNkfyqtgd
MpBT9wei5fbnK/ShyKOD7TyUSr5yF6rlol9e7QMuOSv6T+rkJaY8wocy+CbRiCkiUzvnpSsJ1yy6
HNsGEW2tn4jtN8fw5RyLJDwrS5onGqFomGohnCQ+1qaLFN5dDsAKVUfQRgux54Ih1usIcbE/W3+r
lVEOHzmKol5DDvWxKuir+OhA+tr0TREZRZns94ajja63et8KNdo66j3YtV7hRTC8v9KR42mq3Nia
izid4p3zCJimaTIRx/zklKWPv5jwxr8gsFEDWDuJQ+KgbnkIJEGcC+ETy0qOGMuWRZIRrO3uQbqk
y8nYBcgBmdlYsFSDYGWdM2mW517HbIufAdM/08WZSVU0/wjt+97HogA+yOsLguOyQF9pXuz3/Vd3
gqvaKbQ8IvbdOVEXIU0IGyFPbZFG/Ena65H8XAeC92kYj2UYJIqUlWkxbghf/tZRUZuNst7XgZB0
Bv5KxB+YNTROrLf9vyDAeyfpsoqnGXkzwZWEACuT+A7Nn71E/8ZrCRj0gRUDi4DUUPt6fab3eDbd
mqDkLSSjtCgwSHw7ikHktLjDnqMngqlKhUAYjgif8nArz7S+1K5rdBcxEwglmO5JN0ue5sIsNs8i
eRsZPrNvbMY3foQsYxxfg+5dU6R8TrnMzonlvQiUKMufnv738wJ6ishTIWdU+X+UEmX95aKB0hf6
ghLKkCbIyHcWNsx/Xcs0gGS2Uh/KCogVvLc80Yy5F4x1ftee8VSmvGBH2QKxdIBxp5Hk6YGb2bZq
7NM7/gVWuelLnoHajB2EK0J6yX4iBIUBoN7ay+sfuEhoayP/ifc+yJ+p+hJaX9T8ZPuLXkJbrW7q
XSEBHIgoeudNb0zDvgkJfDb1uWdOUaorh/NYfWB+E/GJeivy4GNOYhQ2IBzl7Dh4+/UMoyTvEDjY
0xupzWiL/5mwYFlEfygzoA/hL+MfKyZhUML2cglfeukJKW4iDKVLywP2GGai2DsBHbk8jMBqK8qI
SJjRF8+K+8ZIHFvRgbda+UFzwPh5mWFzNoaxEb8qY13uSUzpTcw0xm9Li6EQW/DA7kkH3P9BPgN+
cCJpslgkqsuJZxIE9jVAiTWYIudXOuZug+jffWrZELLUbfdccHN7Imgl9M8CwdkLNEh5pbomfDpZ
6sdams3I3O1LgQAa2G5YTJgMPxuzyjlix4XiK5pUSivtZFlZgOeSYgBbqTxytmHD2l4vqwRgP4hd
mrYD2Xo3cPHfzJL2jGLtE1Cai2vHFQjKOytxXA0I9TS//N8h+mggckqgdhA60I9jHxWSHhEgOgR2
fKHmNmSzusyEoANAlxY4GkvIGVdAlJ0k7RP1hhb05kDu3nR/+gvc5uNSSLArkjmP31fdRf6yXaH9
yP4nTO/2CoCBJ8cc9VWF/p4etgIWP0X4XkbEWONcvFw0ydkMS1x+K51GvmqjnI6j0PAHx+wFVaow
cMLX+CxWuWwkPKMVbAHrkEy0ivo2Ig/u4fVBqEGz0sTNRDqx5at73P5mopbfyMI1Dfub06P/+DZq
OWxHgx9FuOMtnWedYIGoSF+9XdeE+flSO/Bujx6/o4bMZ/rUdsvVpJuYhYFEXMxm80Ze6q27rpB3
RBqIj7frZDfaYmSXyNcu99MP0dQYuVNN8lM1NRrHznUxxoaYgyiAI0s3D3Z80vGzMDXYyyUARrMo
zgZFhE7Ttu7ck7ziA6OOUr4yohWwGRCB3Wa1pPatnbSB3Wj2m8WjIkqT/9nR3aVv2K1AhjyvMvBr
Wpu5D9qQ3uevCu6uXg8qT0X+jrAey9CuSOVJnh/Odb27P57uN1atasKbUDbSvdn+dCz1/xe9dbpY
C94XfYnC8BH576xnPMdHjAt8hmlSoWCFwJ4NNrColuD/IafySbmJ1i0X2dugEtPZ/1Rp9oJDyAVJ
Qtr4dtNRrTZvT3qdO0Ko45VdHdmhMNOQTjL7dJ0q8swqp/BkT+Q7uNo8QaHoJdEnw3oWAymVXqVl
ouoTCQchiZdt4KDZH3fHfI3X2MoEG6z2U4rEtJ2WCbbb/QzGLRQ5FpICClmSB2FqGy/5U25+LFBc
AT/E64Ka1yXbrKBwgEIruilIJT3dsEK7Es4OWQ7sY5hOioaM9vT6Y9WcJW1c6627bt80vZBAxmim
wkquFUA35cAQBFgJEzZTQwTGTnfKLhKiHTIii3vXOKU11l7HNNOq3GECcTJ2txvIysO4JWzznDpR
vCsrnxHFWWx5iHsVsxy9zmhsC59l9v7opjayZNRqb4ZddPt7vyNxMSfyF2lEpiBV88ZoPM289LLg
kQ193e/xNsEY3T+mpkLmSmh3E8ggSVL2Za9igrCLvAvDCril0DUz8Gx+00AQDqK+2laMkV7GPx0d
q/kUlaKXfkWX9I3A9ylDnzUinRFHVkQJzyes3K2lfxoFkr6WW/AensrO9xHfhPsk4WesNBxWTJNI
sGGAWFP90ZYqzTcYFGQtP/82rjzP9Ym/ChIEVRw6Hivl4MBz4YTRuZ00p8NusOppmobGTMgk/9v3
NzYvgw99maLKgoPY9nYXXbjJEvvF7ojB6IQ6ZbJ7l2DZNF2zBbMWEPPtKXQNQApeZnwWhXwbZ2Rv
gU6uk7RgSYE3fwGdumkkHwXDlVDjGPAeoJVK8po3uG4ZSzoKOwO63XqzoodxlZoP9JGAzdHUpnji
tfgNpERLz6oB/cfe/8x5oiLPWmU9tV1yw6nPw9LCRn8vXSCxYceEMzjgndyDVNnJ/NWRParXwiJw
CCnfcQo4Oq0iL4eOl+D1GktdMS6X/v4yFEHpTLRChjNbx3EF+ejfWxHUNfyF7vn4afpfG5TPRRfI
D4dWn/HTsp0Govn/QTQHle71jd50s5iQU0P+AXUfQigWGpStAoBM0MmojKipn+/yXW9uO59vPOqe
KLEvlwJJgkvoQQtUCOMExmAoMs8TPwBKEDKYgU+nvk15ohsLHKipvqVPBc1Bm/Y/XIPk/9dGznUD
L4s20hTKa9JhI3wyUJ9ct5Pli++5nfzsfOBpuOJr29kOAqQ6nqJh8LfAJ35oWSulzPl2AjoLSz8G
x1cp7QEp1fBrA5ZDeOotouM30nXw2YBFXmKkBj31auC6T/WiB8Nevocg6HH1JA86QFnOvpRA1ZUy
YIYSFv33CADpZlB0QC526t+MVvsyI1MXRvRiBUtYwwhiDn0zmHaiER3mpXVvGKl2WVwy3kTbYAMW
M67xB3zAar7uHIcIRrIOLiZ6lCwPzcGvhoyfDUuoDcj5K6lQb+0FFK3USYLUXCUdyHOeS0F0H2ge
iyJquWqvhwBSj5GOm4DqvQYZhjr6s2ubDkr5h2XgVeeWL64D4WI3xu3TbChZu594/2kT8JS67AVc
4PKUHF4n0chEFEybYlOgD76snVdcwScFRBOEBQ/QE4j/pdW1DWvIWli66/FZX4JkRX2apOBkBIfl
HsqHMgbx0bcKssZHlQGsBeYXqyjjRIN2Hd1NBnX+gCAFu1yaP0LA0h9TsWkAVLYXmlYotM8qvd3F
TGN02zSMSgCFb7PIlISYnL2Ex8/4zKmpMTkNAs/cGFdLYbzJ9LxcYUIUnOgrEFvPzI5CE2GLGqGC
FpDziN79hwi1IwE/aYb4pGjuP9cv2U9l13EBaaqDPDTokhmkU7uYq6nf9wN9KrBC4VsJ+kMjUZPO
n6wKVfRZuTh+zFysvNnPziwBVg1cPZqNxL/8nzqhGQiEfrHVSDLWq7BsMZOAp/xxPMS8AxwBr5qs
jUtf2Etrm1PVtVwGt2eIoA+w5InyAKW9LAXiS3bJQfVQFhRO2fXuMvLO+t1L7d0r16tN7wdhYsVp
5VmecwZzxoaN3be3IEHmu9VopeC0I4+uWrAhX3DWmqw5fwTpYo1fnJnA//4kT3zDwZBVjDagtjvC
HXQJaJ1frauLNKVgm0/W8LTGJb47P9CYktVWnhqnbSNgx44do2+ftwuXwNwXAhSatImYZJ7NLgmt
rkrFJkOQt8U1qXD8WDQZStS2fxR2J/tlH7ks9ytjhHIoNTf72mAGh1lJwNeTaktQ+gITbUMYMN89
az1lIhU+C7B5ncJN/UDRSVIZBWucZuplvMrrEqn26SSOVaLawbwseXag1mfeGDy4rfuvyJAh+or/
GsWxnIjenBS+h0Vee/1i+ODfhva+1NYREx9u2uCN20ezznmxBt0ebyx71KuCMZmxGJkLIgv6iu86
HcGLnXMLbQNcuIXCQ2wA4xzcdCyDfvZfxG2Abciw/DO5bAgiH7Y5jEkGyEoT0JqB7jYpUdgPntEV
z81Z4Vx7gk51Ju0sEqAw1iefeEeUGwFj53mXWHBgJOn2gpD3WxPOQ79sXcxhBAjpseGPuraxanCL
02xaoyUYen9kuGaz1OHXG9UYxO18x+LArZEjc9Jm6n3TTm+bmPBz/JqQtkekoD1Vt6l0B7FYhvNv
w+4ILeFX+ULbgg06FvDzLoyImtIRuKnDhkUDMtQdMIo/BgIR+0st7gJTtPNnXT7pSTPZXkd6M0lg
oNLhJ4H3UcrFz+6lW8tTPGnC16+EQaaiKMmduRrI3IoeH0gyTeR4bYc9CNZkAX+fOjgf0JqCjB3F
Lm4WD0YgG7J4Vsng5Q715yvnmoLQZOCabHLoblIK7q9XvqV8b16Dm0D5zO01HahZuYS9PNXsK70R
gamwG+Un7+ilg4B3VE4sp69hYtTgIAo/qHcH8g26fSBKproGtslg1dMgSzqgKDh4b0ZPvChD33rp
N3RONvoppmcr5ZbzDKRh+I4n0lIFwNGByAunCxyH09ZzfeDagriXiXWim1sA8xBVZ/zy2bs231xw
9b9rfok7yJFKpskmJ5tKm1QlzhSYTR3iEPNGKYfGcbhtOxulgIVS2y+PaMBQmsx7M/yb4OUeCWsD
3l6xLmi1wTMgxLPLWmKQYHi2/QgixR7YWPvG8r9m/I6kHJ8sb1T5yyNOCnBEraN/ID4rgdCKRycz
uqxOEQfldxqqTfMGzRp9l6GIOHGpdo7pdxrCxwGmbsw+BUHXFKWB0rBOLX1pbXbV9ZAa685D8MnK
Thpg5StPb38U39/XG86oj8Bym3ZH7m+2jlQeaSlXZmOhzQ+FGWUVrY5dTj1Js5JxJ+xw/6ol6oAD
JRBvUCcbSFACv8cIfYbFYLOvYMGpHQZ1HTv81E2FNn4uKo047KqMtgY89L5IfVX196IieUI+d0cA
YuSlllO/K1Vs9gUqn3Vo3bdS7+03E/hirun4EVf+CgDycETTdRx03g81YTNS+By9RAyjAyRNbs+6
a4Rr2j0S360SgowuSRYjSqNsOKZnhkPeeJFVOTtOHJp9ioy+q+9wG4NIPhemJT2F5BloqnwjQiux
Hb3zx4/HYiDEKS+343M4uW3ObytBHyrFdPA10gt5QoVN0wRhquL2EP08Z5fEC9fHMCGO/Oe2C5n5
hTJwLwYCIkuzVHZdZSzATYHz/+sFJzNEmMBMcdqmJyPEE1pUFn0X1nNfu97vZ75+WP4Aj5jtqP/m
Boh7bIsgo3ABVrvxaGRoBGS0ltPqNoPwOEMPPG7YrKpS7mN+OCswLTYHkhLUQVhTSoYOyOYh3iq+
+kGSSKa0xDcEktA1AVgRsJOKPm/PIgIjZZahYJFjEZFhVmgKBREIAwzAp1GnENPIgZaYIFT+Olkd
yS49MoGIOAm7RkQ1e4/sZIjoNKzYnDU8h0kV1TDfRsnfBxkvc273F/qpxI3QcLa+izUKe+A3T2lx
YOe5mMJaxek+1zYo6qbTh8DIu2x3sGjZT9w1lWCO23VmDq3loPsGlVWC5Fux9wTrCtQhDkpkUj5V
dkg7R0y1scAt4ERoXTCh8IFwOw4BslDpXMLBNmJrwP3pSLFcHyBEtBoquC9YNAC85QqFo0LjAJ1m
t4TdOWxsKlMCWauKOv2tTqNkIVa17cLOcP8Ng7P+XzJ+6kFXSWfqaoYSuHxJcHORIkI+GDYuo43W
Kl3bsasE6HN79qbPRpYPP3dTfCydEzYZwNcIwV4bRkkmFcfnlS8gfyvGOOD1K0asStuLXd1arQZE
JzizhqnmpTksN0o7uu/uWkLeidLSYk/M3T02yaABNuEOM2x+rnzz/uVjzIofnJB4YD1m3Is8lNj7
TrukJ8+wERTUvnwHHxCWErSpEzgRsFSi9v18t52StdlJikwJWKHDLuiyI+2bSLydRC+dvwdn0fXa
A1T2/azmGS5ddXSyxQBqiYlgJilJIoqtqeP5wJbtuOOVXIPdLGC9Bw6Gzv9nqbDIVrtin89shfYC
YVx+vZEB6lIP2oOItBz+96DeeXq8XEcmuGI3QONDJKBSm9MGHGKfuvPbpO4tKbmgWEOKdi+nLxFL
mOXeZTUlJug4l6AvRSAMYPYu9zDwXtCbHqGMv2ReaBRj//Ob+C2lgOlJcaiVA0x19rrv1nLxK/1e
dMbWk2jwAujrgAPuEj++fgC/lNmEEgBYZWkaQkduLGC54hefnu8tIUIALLAHbb8KqEvHJ2+1s1v0
Kx5z52WZIyBrwO5UAOgjJ3TGI4JuOUH1QlksnEXKVxifKqITjXSCuO4w4w6fcUw8BXFCW6cY+H+y
eHQJSSn0kgtHq+xE5b1fJvrafvEXAV71M+9Z2t9ARasFEBHCL67qY2cdSh0FK2tPUc2E9070yFaT
R9gzQORGmhyqCGSlaAHg+QH4GZvWjjlEV1QjY71CyaGYhTHo4W5ZAhfsmXv+4jx3BtBPLpi9uRid
P1NHQRtgS7NJvLEK+iESRvL/g1ARSHgIBLqWmvgsCp7rUMua//i/nuaywLcznsail9Ckw1jq2HNM
KKimBqvhMNmz0q/vyMPOH+/FBOUs4wIdZ9Uc5joisqb1LvneU/RM+KTLQ6zlGM2uNhz4BJWUnUD6
JmsP8JlrS5DIeH5pALO4z0MslIoo2SeE/hlf6+wtW/SBtPza7G4bJBvcNpxo9auZWYjbz41MDnK5
5ldoKaj3KeThMx2gtNTVCyeB8qF7j4uKtWjVbNTLfG47a9vr/rwg9JKXBRuZ6zz8QWxnuCQZk7eH
4EeQwDjIDIkPttnPGzYPNoiOTWxq1PWn6bNFu9tPpsN4e2E/+c7bUopffGBgBKAitIBGIcVAgNvw
wJdXyn8hpN5EFf2Znjn+ZxOtVWkh4Pu4lLzs5i8ctzgPnAqikJJeO3cM2weUa2Xg59QMKDEuXAn8
gBF+i01nosqCLCgKHTCyJSqNPAPkSzpTRUmfUpScEdq8RcynMXuSBaY7cKTvnSQr6aQZOMShmfQ2
20Uc+uSdByghBI3bf9TEkz+HfivP5WDMhlKIHyl/kXrwX4zC/rW2t43w1FfV9BNYD76ibWn2iKcv
SHvJl/KR4ZbAWZ3Jb7fiAn3CugSCGc8/CePAC+k2Ibzki5wM9iL/xGyFA+x3qDtbRcqXwk/muRjv
l8+7qkrrEoWFZEaknbwYmgheXspoQx/HiBosNvw/mXvORmQY09XgxqGK8EXv9+lGWdToBOqDNfD8
RFSvJV3c68uuqvftNEvTLEkEk9DwB0OYDUpcgDWXv/0P24AFAOtgBW8mjfMpooiCWFhn+SWjmLjD
secwbAj8T4hJDImtHyC9MYHfIw5lCY0zOqDqhWgZKbZufkXom8wRWfcOxe+rM6IJbgQKmKAiGdt0
y79GTxzncv6Ls+qXoAJnsvZyynvXboanzR2wPyqlBeEDp5tSqpZJ4oeof3bJXBiE1uMOZP17mzHw
O9/taHSajbBT+VbasyxuQRNwg1HxgMVzeZwjmPJik5p8GBibquye7VW5vS6/hgcgFkKTouxlpIMn
Rc+1DjMUeKd7RuDtS7uKzcCSTYI5nii3Mvvxj91EgDzGSpWDp094jJa8IxA7uOb07ICCvL8O5ACv
acJnnUBnBud183Wmc1s38xSqne1kb0SGemVXzKDcwu7aEpLKgB5n5+13Yu1JjMocM2fC9XgGUAjj
3Jzn/E9En4Kj3yZxA1Z/x8nHs0dF5Y0y1co3Gl2R8tnlZpg4ZTvMiCZv7POBksOEIlo5oFSwr2/m
MX+kgC8Yj98yVG2UKdcquX3wnoJpcCcbKTAdfkCGSGlDeeImr6z+pkbRtbS3+mhDvthXKqK5U/7p
ncrMbseYNixM+iXDUU50dJsdUbbzVtNMy+43s4ap+waD4HqRSDXdoTPfyIhE5UiFO5xuDgojigat
FTI2g3BD9Db25jPUGd2E6pP4vdfQ5/i7tpyvAeu1fn9stwq509tXPYpwQOdT+9FGxC0KfeiQOpew
6ERQzlTmS5kbo/3H9pR24KeRqRhP9sTmgCZ1pwvO9gAyOjoh2xGAGkwRsq8iroZdssOdI0FLG3lT
D4V8XxSPpYLLagUBQbJeB2ChKVHanwGocyIqlXxtjm4fdXvv4lDhQMaVIQVqCES80yoAe1Bi3Rh6
DBXR83qSfFvtvsgUmqePgrdrPZ4QEg99QZyUItVkgtPmOPgGWoNTaHxpwIU3mD9bpJd1ktAYEW1M
i1nrQrNtGmsar/wS4kNoGmMYgb3EcWENaxJdqfwzc4dmUkTWE2zhGNVI1D0oMneSRuCCjYpFojtl
MVjQuSn9FYNSK+nlC1SWfI+MKrjNN+MzmzmqyJ+5z+TTPIodJvH1w3aLiREDvWE3ETMxqhcemJlp
cDVC7SLHddbYM+OzX6Wgf77J3IRGGpRDizdYI1I4TnE2OZbcsCyJJlVvKHsxd2nqhIwlFWkVVAb5
3JuLwklm3MXgUGZv0xitsXmgRNNnrmp/17pEe8NLKJvMTQQPeABstyvlYiZLYksW/D8y386X4uw0
DN+CA47jTbhzxEg4QGvka1BltibglJAGuBtuJsMqAeFrrylwqxQUdzWCGGDmeXPpkh3LEHk7UZdf
n3FVf91ciwm+mjI8GO8BBKY0QxMNDm3BQTnXAlKvu3OhTCDwaBtexVckkLG9BvIQG0w47sN7Uy7e
r42czGlsJyPcLavjqzF5V8x6GyE6JBLZOjtP+YmoRCzibosc20KG3GUY46cc8FundfJiQTEHaZdB
0COfrcSVz2msP9RkbsgeysETjtA7SvD4APN6V6l6BCgIpOwXxBaHnKM10v2wnlo24nlvuOuMHIgi
0nhmM0EYH4OtKatRX6Wc7oO06WLQn8Cj8Iuvzeyz5kmBk9NkjmPMHcSA4mT6tiyadAEZ+KujXzMl
SO/x/CXjOJ+Rsz/o2bJv+RVq50xbz615DBYx5N2f3SQeof/4TkHfxMrxFnbGygroykQ7lIhvCFdC
uEiR0EonKQy6MM83fYtbtJjjVoH617ZG1gThPjAs1AE1MrGsPZK+OD8cSNIWEBg/e9B0ITKRA9yD
GgxB5rlAofJIZDtuI8Rnz7S8XYLXk8EALDV4kBTRDoB9/Dyd23ypwrvXoYQ4ZkbXPRD0i3KBIqCn
CBLxBUPlD1iPX7iIZEKYzpqePYpyhUJus6D9LCOQgBtrVPfwBAcp+XMozizpBpeuIGTgQx6VL37t
XOkV7ko+RG/+5Gbc0VBnflXwh/r0rKSurdZNd8wBO1/Ka4PRc0CEc7K0GciwMTCgiGIHOmffX6nz
zIYufp4LzzKAgUxdPWzEZKAiFCnUPeHjMVqPUkA8NHd0uTj6KT7c+5nneNHn37Ou/f76YXB6ifOJ
vpSKKHIxQqbO2YrqAZLIwLGLkil7w14Yob6EaZpLig1AT+9+6MBS6/na4jGcs+Ei2zSksZkg3pbu
pN46uZVUrJd9/svezgz4tdj/E6IS/oMx0VN5Rb0ghpQEHP3O/D8ZkplU3ABsUWa+IncqJhchyJ6R
BGrXSWBF4E4Bb48Dk05Gqe96OvU6NkIw8bOfzOoVFWeg/qk5/9e0o+U9GEHjo6N4Cj//zPXhem+/
6YmSFTOyl3PlTLadKCXe4NQgFL1ipbFLdGJEHzueN0VxQ6xAdD04g/pteJZZILnaWt+J5sN8SShB
0mtHrTI6kAQQXWyWNIEjfWUNUyrajgSz5C8JGFcHRtIGINSmYjK4699GpOvIQCjctjYxPMBhnXkI
cc50pvZb/56p5y3w7pLY+w2vTv+QljNkS+02aHHxOR0vDOGzBmLa2sMMHGJdEDe/KdhB0WdTTFvS
kj8+a8h0VMmCuP4WOTyoRWWbnUsyZTIAFG36s3y/01zezJ99hgWvDUrvXgVBV/ricTGCOwnfzKkW
KnV2bvqzOrasApnx7Z7DMrJgP0t9S5MRBUhZOLMdoet45lXJgUgQD0HlfK7tAj1SlPhfSpToXJsQ
S6tkgpFrNyEEBKT1MN8igbnMahzyTBFZfcTxdKpFqO/ZG1iJ0dPfh8aLRk4puGIAkCXV9Vf5xqFU
/lghZVeqtN4eO7TIrRDqe/omxzVN7zD68UDOMKzbc9+WhJk3ZbqVa7zJBno4T21CTmjtLjzwVpHm
ifwpJ05HD37uixGx2I0zVT242V3cbEfN1kwIEERN25kgRZknR9Z4q2kBr4C8u7hkcRjL2f/GeuWa
KEYRBkRMsYM1G1dUWGTuimpvw6HCXd8lvxgk2czpjAImbRBdDr0K6bc16DP5vs85LfVf4/QjFpo+
dTB9s1nNkzw7K0dSQKqf7oNS7WyKel8Q8cfcmhaqkVN8tg7t9ikwmlpUVcT2Kat4IaTO+kzhpE0o
zFOnoA89SyAbJbYhiCmLy136LgAR1myue4GMWETkIQ5DqAfw7Qvq5XvNiPpDyJUQyk+Z3Ll+fFNg
BoxgLrKnZAgnmH2np6dTFcScoaZ4IrBWPxDF15E/cfmUaUllsCwTYYlxtqT1J3eyjrykQqSOd6bY
jT1XxoWRJMysiCRLVKVYytMjABtEhsy4fR8smB+5MMC7V6/gcBZLU3M4qjifv/ccRSsruNl7oarX
lOyEq99J2jK803S61jSoBzn4zJP97GUYPm+MUUzLgdjwYsobOCfg2+GuHAN7dFUH20Ayxl//6M0F
EeuCM7ucXGrc1LZgsfhTRR6KSJerJKuBZzbBpqj3HR3eG7uyvLws/XnINzw1gPTQJtbdcDLueasA
XGdbrtpmIYcL5pAsAdVue94frVgd6iKev4ifMKN4ZxI+nhuMSECpBlKNj0atAjnvSLJvS6rnYMHu
K0ATt1rMT9K1x0YSrmJtyz3GZzJs9z+6DIewo9tRCVMYMeKS8WAKrV7r56vP7+/g6PlBfALmYmoK
7rqxzjvuqLq9hGi7FRo9bDZgYJdUJMA0QIXg/6sEPkocTU3MUbqd468oIHA8xG+bJ9A7WQsJM94q
zv/fX1RZHotNyp+xLuNtFF6z3S83920E6DPnQO3IJ51liFOl3lLvhZTB/zoI+0QN5iYJdMSS3qxE
G/ACy+N9gpU4D2de+NQXp/VrOW6jPwmoBVPtuNktciGuyunA1EwIZsXzfeF1RrAhgmht55n6asU4
2qOGioJJ3PT3vkwYzboifI8KImZ0gZQ4Aeiqm9X/yWZ6d5on85h2QHp1g6N/aG+w65yP+Nu4GLhl
MOG3QOS64fZFjDbMIsj9GPlmexW9yW/6+F5AUcaQEapf9k8zbMUN3oXfJQZ6Q1S6g+8rIFCI+akt
y1EXHUCiUoeHvWdzjJtFjTNLWPBYByliH2LlWwtUx3kvCZZFeEoJZogX6W4B8LEUoy3kZemVDtXQ
09W/QRY58jeXfLLW0wzTMu+IXb/lK0CqKyIn/liydAuAGTf0BkTYVTKyXKehegGcfw11BTJ9PVD0
V6g9saYMz80GZ5E7JZzoOJv8xCT83vlw0uJT5u8jfzQGz8Lsdk7BP8Uhq1aD0uwYv2laxmRmGKM8
9UBEyUeyKzSYFKoB9OTq5QVIedNSoAPFrazI6I+vsiy8h0H/bLi4t6JHKiRuBrSFrIQvmNhZFyLH
ibWJ9FxZ587EDSVaukdToa2lpBliSnmB7pm5fyQgTG8515hvHFyDSgxu5iUuKZcoVrhwtT42Rasg
M5rfqD7m7FFzhuCiP7D2x8V8B6U4qS8VvTCAN+PqzjIfL760FWWk5rq/zFKm/JN5ewclgCzuV3q+
LiCr1IESAUuCEQfj4FW/gvmkXnlwqsXgi1NYjzBwXVTAyCVfXTS9ayrsHzlTEjLK5nOPmuB/cGxz
1vr3NEqrKxCcz/NXWaH3WyrTjrlmDdRA3Yd6KLW6Ddscg4r24aKuQ2eoSjt0nemH6+tsWGUBiWx4
oOgVjaIp/OZnlboLdHA1hKKTvb3KthWNyaGvbjwdP0xHUlRtqlfHev9HNGovn+tmQEWv2sbgYPBH
53ZkN2pyUoZ6vpniBIphUjIbWmzonlDc746WOpGv3mhG2S1fptmPuyE13qKV7OpwekGyB7WNOVkH
eFbKtfb+mBlrDoWPQ4UI1DX1oZzKaMbyUCwhBXMcLaLPKq+h1Pngle6mtQLdEtmcq3e42sMHIkaM
hcVs4fYTvF2Js6HeJyob3QJZsgbKMC8/UmapBHz0TIHEGuU2jrTtfhauTK6wNsO0Gm+Z1gjhmz/T
4AKa5vpCvZ+FsdKP84N/UE18ZP+ylamdwJ5nktOOLPSGH0XOD5FYLy8KCS82DBue627NHznPaWN8
Y98kEgZ5P1QwSwZHk+Z61tY+j3pXWYI9ybAw8gdvqzXMg8ieLjSVCDhTu7Ngo2mM2VGa7zs+9GU4
O06rylphhEBCN2Sc9yEPpE5ui1cFdtqsKryKjIN3QNUoq20s9Y4vTbnwLVSKig/nHCumxdYJdwLM
BQtAA1RB33+1ijyOZTHSSou+q/QeBAT11GtEWe7ilKrc4fNrGS2UjhEhYAZSl190LQrZKlVx6a2f
7Cme3mXVMGBRTZJM0GW3h/vSVhZIFSTR16mBvSyhhCWRftU3ZA2qvg8rJGmxdmDfSrU5bYBQJa8I
zp2raFwUU98n/2Rm2rmgn9fd6Q82YVfATi6RaD8jfAzU+bP4V9Z6XZ985I96Gvli5eVFnVr8KCUQ
84iZTKDimimLD5pPaOMrMrwTY1UO/zsj+YMRh25pfWzub0acDpBXSuQDHwowM3YcBgPp4tYMwEtU
HtB8ybBouU3r4VaF7Cq0ykshV2BeTTx8iH9BvGuU1emfoXVe8fcgXp9F37Ng1LNOlBBSSx/Em4m8
J7wzhACG+Lj392z+LFbIcB2pm9PRQ9mqvPcghkYx9JnQeb4h7SZjaHpQhmsQSwWlQxmgaP10QBmZ
S7JGk2Qg99I9jcG1PZ5gCxLfDdpwJKyXXvtNZwmpI/8BSN7SjaV6DX7CoUOHoOJOLMftTYQzB2yE
Y/bS+dwCU1ooOArZUu1neNR5uSE16w2hmJprPcS1hKPW93k2uxRHCh6oTL3+jcPUHX4YU48BMJ+K
Z0QdOlchksI4E1n8SBz86bFREClTcx9vB9FqFoDP2XutwqmHVPgUFIRBiJTaOF8kCt5EtV4yMh0J
HaJeWufJ42i4GD5U4pL8mROSnFM2HqVb8gBWVxYmN5rGq9upj8Jylbi6g9Wx9OVwrgW7PW1DFWct
mVcON4vFbrbUfhCDUI2X9heTewkIoRNlxQt52rb4bM/BPeT36ZUKf8x8o7O6MdsKay0sgWhEZ/RS
UrXpCxVHH3ECvu1BDHK8J08nhjLM7wpULfQrXfT67XsBWv5pwai2/g9FzY+NQKbevxZvuz529gLG
ksFtRd2YnPWGdaiSOhHut8DRlcLpcGJ9p2AFDH3YPj1MTT20ePnaUZv9vneTfIarYGKzvBAcDJk9
6K8NFkw2Ku7PoP1fp5RGR1CNwoOb/k21XClbkwsXftiDpJAmcmFzTOTgMTBF6iQ7xxsojyd74ua8
YhYKyUTAvdS5zr/SxRHCCmBQh6Bgch7DRtYYfWopJqGEvzoTGJzmBSzeGYOJjxYsPH0qgwUxgvfN
ifd+8YfgEgcEbAkURUqx5B/0G38R33cuKMCMqlw5Czk36ENgMfZWwTpw4IuEiO1ixD1yEv6+TvKl
NZj3HeSNrd6tTex8ATOYtcWOcWvSFi+3UgnlbenfVOF3sLfsLCOfbIz5LtOiSbnxG5tV6frUW7J8
7KZ9CDCUFwoFEdhW6GSeSoUZVfAq3kX8nqog193vm0XPqTimidVWPv8OGP+cjK1fs8TjqeUrA1Wh
/qn0VqYnsLFfAtRDGQNpkLSAynx2iDQiQfj4GzQKfwS1P+Ffn9GEGHFEKdbRsUAnhA8tAFoWb/4P
AzN/Z4ROB2V4Hp5INfo4ASdukmfexpcQ2nCLC9L2uf3t4EmsYJ5f0qkBNlcmXBkf4ilAjX01WDp9
6sDSKE7vZrTJv16EwmCqlp+X8qLYfRC9Pji+kRs7sySD1fmRiuC776KOggXT3Sp8HJMggK/FWSxH
2d3GvRlAJMKezz9/+cY0k74irR4kc5WWoxt3cpoh5/+4JrRTfIq20/F81Ko1XZMckJv9DnwHMPeG
9fGxX2m76UaBuzEUYaycQP1F/BrbWM+1z8HIqHujG9gHLjx3p+yVJZ7hBREShcF/Gdc8yqLO/yY8
6nYLpA18lNAc0dlvPILZRbTr6QO5C251XZvwR2cIjUNpYDCtFMvL79DQdoOz7tHA/y9RE3mN8DPa
FqWopNI9GgkRk3ioicPlUnTTxW142Ywa5tQyFErJcMkgfSu75Jr23yV+twPYv8hYrcS/NV5TEj5M
79zffte+PKVRpSKQBCU1FRg8Z6cmS7FyqQYT4KIGs1xC4VH5XXLFqpDATfenbkmycd2+1/VaKERV
DF76NJ1OemX4F5dOnjqgq8NVzDiIZS2HNoejp1nlYBnWxUdMLI4x9xnvGnXisOQhthoi865XCsX2
W1606G87epWRfwBwoseyeFyrp49e7/p3nDCAIcYq1DN20PKF95SA4R3gE6tK7JSCkDTSDP4LESGr
ZSZVq5AAEHR7GXVC4brUR+6jsuFcYoGjCKs0QhY8Fc2EInTndh+3kzVOOBelH3wjzlxUzxsO8ToP
5jiabILDeA0rCE7W/sddLyn76e3HJnkoNdaNcViukNWEMXp/ijS9TeG+zmYy0C9EEtDvgs7ItABQ
XDbT/uxDoNQqjdqvL7FHop/5U1kfekiueAIHUtr2i/oRlEn+wt/viAaIGdHJoByx2n8JnZixycB/
Mxy+uFAZQL0k/uw0IEuQXeoI0n3UUhHfCygQiEXsz8NRYrMbwCPcCtEzlnLxnQDH0LHjE1GNHkr9
LX5vL6bmNantlQ0h5KxYNAfidTL96rFbzIWZvudGnjPHNnfJYM1g/mRT9RoLSiVA2ddjHXhuVzcy
YS4Pr89ps6lH0N95/4BFrh16RwnxCCJ+XghsQbNG5oYnvFGA/MNJvcKekurGAHDQw6x2nyvmz3m/
qwoyVfaAa3G4jMXlJypk/89jMV2cc1pshWOCOp/wTUDKtiaYDE/kSFH1WuH+xjFHcWcwzpyRSDD5
HrKYlTZ4WJshYYPGau1wcrDyu4haaJOXpMtETF+0OciXwiupjlKOXdnB3+OCNppuazdpf8q2xcb6
/kuH8VLDVmEAD1l8XbRm0fLxFz4RADH3dj45OxbAH65G/nsNgPUzUYlZ5KMhPyKWGpf0Vl9F5LSK
zB5y2OEau2M/mwRSXdgKwoD/fxDtFht2erAHLoSgzQ0diA8AqFQD0FTahpzIDTNryQlUwTUaoLxs
jUHphVWPwCo+sjbBq3yBVIedYDKBvoZqKkrvbyPq5Wx0PH314nZUnZgiOHVZS4op4NRrRDYR+grA
P8nHHFhJWsLSAXp9d1LQyAFilE1auGvwihWFZpBD2kpQrsfTXuByNnPwPHqdGJVx3xAmQqrNAUUh
sFZonXLiAW/QvPBrg2qWbq3tnDsXgPJ0EPTT9uDf49lR7vXIMzFrkItH5CmpvPEN7wHXmCIuKDtX
HH4Kur2ygoENvmMgeBIXXEOZaa1wWHb0tGMnQ4ClIrImInPoxKu7JrIkom3uUI9FVzGo4t0aL+1N
nXeq5i1S58T4zeZ9A0QqNSK8GVr4QlAxIlLSNq5Kn+vxbgjXJK+unbQ01G1gMY5LW9zrTnOtiXHU
A1HqfIny++Xt0sD6vPJtJRL5pZHfhPE0bn0bLwsZdzSrihoDU5qgK5gazAsrhqim0/wEb7pmnutJ
1Re3ULsztFLu+3qN11mwTkSRCXRXjo2QvlX72EtqubC1phct9k4NTrihjEEbwiIlvYwoZHxlChPg
Qb147QofT6Xc4sMtpxM+vxNpCRiejVnHQqSGzXayHApD4cVCWmj/8s72OavwI9foD1T3ThBm8Qvn
9B1TNWay50YmaDJjR6cLCvR9FKaTvs7z8oV3A56DTPUhEfCjyrJTZ1rrUlQorOdL+/Yh3A9h3bt0
J9fOUQeDbXOWFy/4BWfKsH43QwXoZsuOAzNPdDjF4vsXQ6X9RD086rr/DTuPIhPgPA7m1w9Hnaeg
zMRh2lqZ6Xip180XXjkczHHjqyIsOA/s9Od8gjAS3KqECf7uzoXZjpi0eCdQ/Yj8Fm641gXEUmb5
XpObn4dTQXjcrC6ttrUl1wz99nqlYtHDicJJ0q3TtPqwLjFmz+2sLbsnI8SGNRliXHKNhf6nBPc3
0p0NpCD64g5I9NZ8+4vvU+RpjDck96eJd6PVN0sXyRD2hgBkXmWq2LdiTnBJBhSMUhgY53ySgDTJ
pdGLbp0Ih8coyXCE+yq3Hxa9tMxc9rAWxJ3+VQBKv0lNYq/X6DhEhuKbd0DNvvCoHOhmEqdFK6sA
X/y7amT4oDhTn4EmrTLYPEXp4YFxXCJ3RL43u9vgaVvSBYnkg9onBKaX3Qu4O1fLXAs59rURNgK3
ACK7q/m8JIszSQ5cR2yxpShzRGz1Hz+EEV2YfQIsYu4sglIK0fviB461UCX1zpG5V9scs2UTxgEP
lLaTGAZ9atzguX2TdbZxMTouhXc2rf2PKRocIH12y42xFlrW2iWuPc6kAEtKzjXOxjWb4wmDvw50
1RaUzaTPnAl8VxyGNppC9ZBLETIis+x68sxBc3mcBwSzqpNGpWixdyaAEOy+XUfVGjUA0Eh8vyPc
dWg3/DJ+aEOeISvUtOnK8E01pJs6F76RcsHC41YiEfs5Z9WxEo5MDZ3mDNyWm2Uc3zZrfokkiNcI
Nz7tDAUmGvmWDOFrwiMShKLd2vrtnbvWBJTDTY1ww4IFZoR8DNCVFGcNi2u9E3mfar+mC2vz1lXo
bGaCHQ8eM4zDiO+MBXb+OS6J8KNZcsNjb68cRRB6bll7llNys14U9hFXLPnee5JY4zpm9MziE2a8
0GC7VcLT69DhIaEPKJCtT66r55P2ppRpWTiL9V4ps9rMwj5N/S+e8LpwbW+O5FuxRrZZMIlQfuHY
xyID6qPI5tSL0pn6hZrE+e1QQTOqa7j5MOoYWltajWWv8tSc8vcv3wQF2oNhCT9TSJysJT9icZJL
sbKjxceVeD55LcyBPItVPj2I9H0KkbyXbfagfSjx+I5mgWkDt7V5k6jwIAMTyQxnwi3uk429GEZH
IimYLtO4qaqtAf0GjiceEjot4RbgayxCoxKDj+7397zmxcDC1Y/RwmpmpUU4BaWKN5dLBQBsGQ4U
yKkFjWWRxT/zSnAwuPH/e0LPIfUC67Ibs6VdefVHDr6oPStViVeP/teaLo0SwkMunk6VRIqI9b1Y
4LoWmNwu7/keASg8YdKuhMNOea7r/gq/pe8HQGbqphW1WbpQmIFLgnOY6lT6fI8A7hoEfq0IC9Tc
Jg3wmpZ07Z5M/PR6bXfdSlu8FYnGRnGV2xKHy4fZMPX01d1pOc82krXgrKkgylBgQrZZJ1u1KWMI
eBdL92DXX1uqU1hamGnvLC4RLZ+36fpajZ44JUHuzuPDp2x6wx/jzRUweBwSbrintbZ1tDmKI6hK
zlBSyyCheYYDAheO0zAhR7/HFo6I8jeJPwYl+rkLzqmNmg+GB03Sa3gZPp77LvSI+mJ+qmu2tZha
lsbEG+vZFesPK3ijB8/r7DkU8pMWb1h9ux3NUl5d/Ck3Y9FpYFKeJPweTxnPq1WZC2+RGmMmlSuF
tVG5aG05spfBkwIJU/dakanl871UQj+0s9lRLnPe5XMyv8D58bAjpRUo3+PANsiXo6HbWVpmSM5c
M/AHZFXHQnK3MRtbitmJ4qHdChw1QYjYbHXSVrOTKFxuXo3q2HFsriWSJD5VJJKQtgagPy3eraJh
Y+pjoQTudTrO8JI52rn/KOhkfV4YkjxZGhAITvDw3IGQWU3lL8tcXrM2+VuLHrLr//z0ZVtEzeOI
hNmYCIgEWWbulLDu3Mpn60yzN+JiLNGKYgAutPLvF8mbGXHrG19ypuKjEf+/m7WY2zz8gPtIiG3O
bowSq3Qxa09c3nfHguX9/gTOC0ge62AylHm/r4iSKXoJ/QWKBl7gQE+5DEaXIG9GnTOztRQHnA65
QVRAEgd13ZTm/opDZi6w7kTLhLPa36XhzeUn3iHvLCNN9020byXlgS49aOBe8VGY49OIXbhN6TKU
4KTThXNdUOsMluFoacNcZ1YgSK2cndIrgN/n72LtWlqjRLqw597ER9RvTsIXGwTKiC+EzWuFbJ+G
Syis2f9/Cjshy+sASOltU5qq4+7+KQ5fE0AV3fp1q3GHxKO2tyzb8aaT+HGz4i4BV5Mo8pC/cktk
gj7utXihZocdlOY9ce4RbU5yHe+B9N6N9VMB+gLfbFajG37E27C2u4Tms+nn/7ye4a7ne2Br9G92
Mbg5gtMZ5w6oEQXmpaEW1G5/YvY5aprva1zyWXqnszzX+OkPpVUPWxFMa70w/z87n8YPGVqdXnJx
bsOtxC+GvF+ORT9p/kqkQjb4dhQITCGu00UFBIXOqLqU2ezaWNUvQY9XkgfgfoxC7Eh9wDZVTVWp
85/npPmpaA+Pci5ZPCjeB3uWeXKrKPjDKDmoqrD16uFPG+CR0smzze7y3G0o8z57xGJtsV66TRhl
nhjHd2NavC72L+KzMfRPoOwhB6jCUI5tdwcxp153YS+92B1+n9e5ZdMtCyeunz/QbCGItcLI+XCO
jRo84oJW1mwLYO9YW5b0ly+xPyhKj3WxgCG/J2NNpgwsUQhOCWzHwxgrGE5AMdzjlcWbYWdO+jDH
01SPD9PRJ8AxKjgq5VxSgZALq/DY+Mv9wpUqAiPPtuq4rtNnOkesFpZdU/pstXJWDA825lxat/KZ
GgoM8iJZaRTjB1R4a2HotskWSPku7fBJcQc9wnnT2CgN5Uj1ghbhYsZfKAWG+kxwB5CfZbTfHaSw
/OFy9K5Q51zbLrlxftJTxbxdij6P0BSD2ycRX6e1AsqtMDkZXJ5q8atDSUSHkAJTaXsi01o7PDpQ
NJC0+6e/tRpxCUyhWZ9Z/puduEqPkr7jLxwoZyFMbfENTbMQpUCKAMVnDuBaGCQTAjZ1o57wbkq6
bcUzKABoEhTpyQZmgUvT0EF379HvuBDaqovXUsNwCqL05VgFVxRD7o3Q/oXzEIvl1lzGqxKzkClq
0Ny5f73flNmE0JVDJ80ba6z1wCWd0TmuEDNu9XN1+Xhnql70QauLFX29OLO7fLDqUaThS4TrMJma
pZkaQ+8aEKesV+OL5p/3yiIb6eSA1B2D8XgWz7pOehLUkZ9CgjAI3o+WNUKHlxs/LPBceZzA4YOf
YsOEgwzwCTT8ydtj51lcXJROFMg8TKe9XkCHuHE3qJh2BnnYUjYi++lIHlUQjixmBNUKoPylyZ3p
8ZHbdtFt6BHttOBHyL9r4VAHwMYQHzsPqSAoDyvzbAZTCkYTlZ4PydAnSkii+Pzdb8ijwruCt1n5
OSEQL0pXJLTIb7rUPlfpUl/DtyGgCZxU34i1tODMyJxDG7YNr9u+6GuU24QWjXi2Fr6AuXYHPC4S
CSGij4wkRnk2mAhyMjNWm5pyq0y3aiLJyA1NDwRtkfKmqY9YaFbxVfBSqCspWSmZTo43bwnCphia
jZSFzDXD/za5dsRHckfbTDSAHv/CV0Ct4WG2++zKozfRd7ydYRKATf6aI/ykLjY+gy6k261JBPou
Pvp8ADhgvBGDmwfzyF7fVkLdU3IDghRbZE18qa/kjxW3/VtDNwH9wKXU762s59cCXWIDndNwceNV
M7Scje/h84ptFEQPskluochly/k5AuLkJmwpmfvBo+s3D9uSpwCW9epnN2UeeCGfUwAXBV7nh+sY
7kC9fyhShhitzznE8lOBXvKKNjA+Bv83UAX8N1tM6Ng5E8lJ+0glYv+p78rI7iIGDO3V1buqoekK
nzyDdmX0HTt+8gUJEXwx+KmliUs5P7rj+WmMhoi2Tjv2XTBcyt9SbrnPrd0BfXEFYLEAwMEtkY4i
XFF3BszTjJct2Ok/rncecBalKXZ3uDGHFFqjwtNknCjc39Sns/iWF8OVUcKi9Z1v5xpiIXXQC2NT
16NE1SVZLGCB/B2OlLQb4B3rYzKqe7b2JYAoJvOPhgVxNuZcTF94Z7o4D2m/SeTtQz86RqaU574z
ty7ql2/Hvunat8gm2RdQ1tqh/UbWXfzA/vLkUJ7de2dNDYGLUTWx8F0sXvwDUdqhZoBDHeVBzzhB
xlCdTyIy9dn45lTXzHRjh43qLv5u5N5SCkYzm4jWJmPP+f9nf6VgoAgT0Rvrylv+3hMv9QlnUjn7
CPqeaqyvG7K8jZUKE693KWDjqQJYYhyUeAEdRPHOH6nnvpDA/jpyJPOonQ+TlkhM5Y3X8n52K1G6
F0hSxtn1kYYnzhVtXvnX49wKNraUmkCWmhHDJDaUVxC/9Lksjj3SFIw1Hnua36zgs1ftrrx/MGZ/
WuNxjdcaZCe6sev+1857KnszEeQDNehkOMtvMdlW62WvZ9mZyg/vq+EiXAzrW/O2vEgvYWLu5a0+
gXcc7avizrdYpHUfOauE0mXyyDeN/IqrFQSncUK7yHlh2aTjF0M7ayNqIAgtQ/fGIzpwAl5F233a
u4fhvGJyTjuU+FfiW+9DJA5/bTu9jS4rZSIbxgg7334NuqIr+YXIsqBzOZvQTUD5Lb5T1J3IxYjT
kwZdbILqNaGQ/SwIvWP5a1utCWDAdzcqv4u1z05y3k4nPcg7vqzasu7jt1R3MfBuS1MPjsrin0kf
M3876zcJjrHovkxFdyMBMAIs0VK5k2DKzd9W/sfWDWDUWy5ubv/P7c838L+jlPBpIKptA1YLYtwp
0NazJ2EgrF9mtaLTUcwIlB6c+MI06GJbdUALDgKgNM2BhGgxp5VfMDQvG/KlFNCsZ6dbmOcAD5a9
mpUDCMxPSRr9AHcrcIwrkz+hTmv/1zjrYqwPxWn69P6LbecJHcYUQJD++Ps7W4d8TUQZ4cRjSn8d
CCh6AsVmfyZGwexoShB1XCLVTwUH0HvrnO5hiYK+jT08zcxTBuL3JJkO8vv9jRx96YgglaSe0BMa
7oEGK7PvEUNYzHDKJMcRqgp00fUVR0EcGaCR0OKdh/e1VBcFIbNLi9l/eMeUr12X8HkjZFJZJ6c4
ApAihLsBgUYHKFG7ft7vwziOiFpykoElSbiRDuNTmhnp4LkB5uEaGQldbfepI+QYODYVKH3oLEUH
N16vZlcpDVEAkvP7pcONQpLU+bk997Qdw7QDvpGFyz9bwQNC/gOf5qnW5OvhCWUIUHf2HMsRjRmZ
aCA7JUu6W4D1OKpH791zBO3U/yN4yc5ZVZ6H3ROYGX6zXcgyhT41iNYxXx1ogKHWGTdAMj5r/1Lo
SMs8PPO5hKqD5EylOc8/Hq6zkEfBQvljnHqLuj5IdorecLu2mR/9TsU4TaO5pWsItzJxrUT3+Rno
FG36LiB5JiKxjLCe8GMxN5AWTCBUKhTIvnytwmgqtW+XfTK8aQDSz5h9OQ+z4Q98VJtE1ClmER37
rmS4sXP1n4vDpVCVd3aEe/Fezy4uRHumMTHg3KUdVYQJocmOD51PUUbf1BT3boVybLyVx9du2eUd
5GIiCsh8ABdis0mFI5wcQ1ddcaajj5AlkWyvZ263Ve2j476nWosrSnLloiWUxBDAf9E++uxKsGP0
LusnDIOIGKJxvVFgRvVeOvGvpstk4PdVmofTu2yfSgc/JCDG0MgBvjEJfnSqy5QRzt6YU9l5gMY7
FSaT0+kYAt0wL53cbpMxy7cSRj1ZI5B+CMMVSpHsDkhe7xEytGEvfghziO3yqK6bUVKzrWhkL2tR
tzV59hhCUZlAuQ/bOiMCsRujcZEieOF3C4PHOJuPFEDPerYuZTFBRYZ9dUhB5jJDlXfl/vM2PKZS
F49rfExsqEeJJE9Y0i6gOfNoyHaNPaTnsYbbtJNCgTNhNU42srmzivN0xoZHFPRVXMY2JpGM7Qoe
P5hTnwQWoGf2Ql2RH/OCl6eJx4PFjFfTE3shu6L9aJXNF5SzGCQRjqS7wfHJn5G7Mm7PNpbWrO0P
puVA1eksgPbikvowqqOC9HMAkUYjKWplzL3VBYoKlmGzECpB4J1W5TW2WuCOa4RYCwNyMOC6HXug
0gQ4Z4bd8eJhIUHUUUau+uqRnYQWnzR4+ECSiev/chjd2/0xDkR0u2bzUa5MUUKu4hWuH5QIKMiv
RWafk5yFT+0MtVqZFKYeTcfnI/VCRwu/5IFCH+eM/IMYpEXh+sR5ewxZAjm2TPQHvKJgNn/JzRf6
VBoMhuC9WbW9cl31uWshUPGa3KEbx2AJtiwuKLCZeva+zCT9uCf8SBja/8rBZ/NoGUS3mH+nj490
L9ub3Vw33uCuuUsE9Ql5BX830NwwA4vmVr3yvevBrSC2SUaZxXF/JTuPMwivNFOLmBbUhTW2sGDO
KoSlDZOAHHlBrf/gb0Gmic8YQtXweKmvUN+HeZQgYQPgmMW7nSaj5FGDZBIH45me4D4c5WviTpzy
4tJqgYs+Ab55TGIPsxCkbWIu6EXv/+tAV4MH/3ZjLvismlf+8oh/Ao67TPIFai8hPVFVYEY/vwDe
VuO1hZdgKiiv3HvoaDHLqjwMMmLsqhzMV7FLFtqRxhUCjKmmLeHrlQWCa//NKhJ6+efT8ubFXTR/
Ed9skM7oR2I+90BAyjsJ2ECaiEtdY8DBnyOuTCA6wai+oFKF8KlAI6+vrWi8gdRVL0X+rXFQF7we
PBdE6YUJAQVwyvcLs228UbTigFbO1ST5NGCSiHl+5NDmpwgrq6xJU/je85HzCYnaDDKpQ2c39/bv
dAejERh3ZwOAIie4PCNnkBQODIIDUD/hWUMBao0Xakx8R8v9awD9SMjTKwumBsa2LQoCE6plCwpP
BGzwcr0CTKFuks3tS+PKL/LoGHQrxIzWzVPWsuK9QDUuukMDhRWDvfztTg4I6+fa7LiJRggeN7+8
1R3fRZjfI/ljmaGnrcZAApQs536dVz01nO7Qwsrtvp9rQ3Mzn1jzstCJy4VTyuEQbwSkyp78Cs2j
B+LRUorZKD/kkdKKihEWY/0wDn8Pbg6yWk5OtIs36LtO8811LwJXjHQlrg61ExeVdPRJ09cANW/H
HNSYKBpqhLnTa/KrURYLg6lVSou8EWgTePVkt3/Hcb6izacyM2FirTv+CGYszppHtPryU22/edjS
Qgi3nSXdeiFDeq0MM5vQ9fpbB4zoBW50L1gRHSFLulleq4XsuxZ+IFrfiEkvY4ZqZ/YSLLp+rsix
sFpuObTTjq1AigyNNxh3C+Ymf5R++8YT35QeN0mBendWDvTkiYkezQZG3gEkcWzj/Vr+9Gq+Iqte
3f7Mehv0nP8aDE/TrU+9AHriS5kjYubywVWdL9O8UWabNoL6FqsnSB5tZPcTwy/4GfAb4tQEjVCF
ZJ/zGOt0SZDAKRBlohbbAjDly5cikpKxWLs+ZCSbxMzoR45POtBhqnKjfbnmaDlzFc++Ld6wbvhS
uzfxric81Gi4vJ8WAs4uOBBdfa8NAx/ykA4ISUujQXXGiyx4K7aDhpi6g4Jf9XRTO/AZ2FUqkqg0
b63REKHs1NfKzMOer/Rt6/Rmj0nMW9WSFfKHbuzdYyPZQGUpY//gxvkl3/FKkEtGBItV6qCEkLhL
VFmArdmgCxUnQJGobasgBaPn1GP4cZfM1J7NxDralfzK4gNOlLHnFgmaWsBRaVb0zSjaMyR0rFma
AIjWGPgnWekTioL201mGC9Ub6XwcRODAByIxk0Y/5dMBhyPcYI+7YqWwnMhz/HlAEaY0oDGZibnE
oV+vqcK2+8bMXu1jtJ8F8+NKvC5JfWTI9K4f3p4JULC4i+yYP/eiLwAZNLMXA8HMv/TGlO/7PBsb
IjJn2JspxrHFzOAsQPQqzG/o6kj4DwHfH6ehlcgiPhD/FbblsDhQam5M7fRSwqWMhSZvffFp+jDm
AFfDf6iirc+aVxYeAbWtWXgzg7WyLijlHluu4h4hOIVa3WlKxJy338TnZWzGEEQpUqkf0n7/pU33
52L4OEpcYCAovXHdoPTnNBueP+2TJT+0Zv1tPFGAWtdDyg2gGuIkNZnKcOlJWgLNpQRtgZsca37w
B9d4Y7gwCEM5WCUFc/SJrJV8m1FkX1BJjgUlnzFCbpwamS41X8W1BjygVnBiA0MMj5WE4oZo9pQ3
W7/GftWivlZVGmybOzRdzf/RGLysIEW8jYJkQXLHqDMXg4aof+E6I9KoRIgGI1v4esksQy6I8Lqb
zsrYhSiaL2QGMh0nS6Ghy2Jp7rS3d8WsLDz1mkDrFyoLxpoiiComzWzz83wac7odXG5wTzxpwalV
OocXUkg68trued4fT8qF6OughDI7YfHj1+KMe6JNn0EH/S6fgVA5K2K7OFn2awkufCeNVhMSUfxe
n4AJwnUlrIOL8NLQFi2OrJmDqrBacw5ye5aHUodFU2Fesupugmv4LoCCqGWABhskcFXUc0LflnbQ
mQuIi8z98MjdgNd/piN8qBdFajo9KdveZzHJreHptiSdFToxKc3FCVsS6GAPMb8rv8ea+Em2qvpf
pJpqcc6m6xbqjq5OcLWrQXgvyFnh1NJJNfmB8OkeRUUh15klE3Lux1aQ4Wo2JLnYe5h/I8aJeHu5
HEot0X6U/yJOPl4k1hA7HehQlInBF/R3ttwNUdbqjrLQhU8EKD0a07OaZ3u/AtY7Z08JjufeTlRI
Cco2ecbgk0T77zWv6tWsOMLjVXnSRvSTjfctkUAnypLvXjPlj4bJaK9AUNGkDmX6hqKOmo9zl85a
GL0ZIydm4/2eMTRglGnAJpuF1yGeWU6tb7hIpTjpwXnPm8MZkXPzI9umXVcSv6wO5ygynLRxrW8i
apZ89qA6S2D456tQ4iRGWwyM+QcoxItIVi4GkuWxwZkJ5EEHest5ggSVzm8haAMfCgbZA+HJo9uD
N2npjYB2NhKoTVw6rBnt/qSb9+2vq2sP7iLTFZrQhfIia+HOzDzCejwDOh5zCFyX1+csH7qC5Yzu
i9srw03a2lr+Ezac4cquMPXH20ZKu5/LHs9otoilKnfSEVxjDSReicmFtrODQZSql7BoWhmiAD0P
JNfiB87tDw7D01WIpYcvbLqPnjEB92qhshaKNTJbR3Wr50YV4HbfeQiJhaTl0nAWGxgw3QBMjJHx
uFWwk8b4MKyp3sCCdMzzy3l2I2k4b9JEjIGID93EitOkROp1bT7OQm6pMZAqDPBPm0QGxV3yZ1Ie
zMBX52tiVyVOs65sbvkbvvR2Vil9DH9pAJla8SiRRoRoWR+Lf9IOXRnjhZ0DTeo29PrjqgPUdmRj
i+1oPRK3zpdUwhrw+DuHuFE5sESjA1jNd7YO9CO24j1EJONS1BiKhV4+4sEi0hrzFhPkOrrIVwFb
c3DnTURMFMV+EkNQXbhZvNJuQ3ZUmyYVknTM2UJRL4F8hkk7+RX+ugyDt05dLPOsydTWh04ikDjH
pG5usuaCnTZtpl3LSi7O/iUDbTompzliMXoNzioyxryqmuLTDXGDSJn+1EzOXBQfoMN29MUa2a5N
cSp9rO0dvVxf9roiysNKiAP5iht8do03EztHBkhjXfncpFtbG4GgrwF/a8Nx3mCq27Ru5eEX0FUg
LFqUTn1iZMEy4F6bHgwo7Vlgpj+uprpmyTSu1flqW2Kedc50Qcr0o/G0swqH24eBzbU+gaFzmbUI
GcQLCVYkrrTfsDu4WXjnUCeqPjRI+NH55E610pkxOCUSTr1vuHievkdySbwzsk4WFOGqoYkwM4On
EEWLuR8STnanuv0jQRR6+bVhRbsRQuI6dJf1F+bycr+X3MCBjhOa96aONggNUv52IwrAQoNQjjB7
MaBtQirAnbarxCx4Es8GRkyH2X5Jz9VQN7Vp6w3F2OrSTsuMsTWD03gkJk92tdrc6LN5nNhFvHnu
Rclxajo0NY5I2cCXi6mrUiqH54SIXELPsmWmqeSjSMZzUDh5owv9FvGLaodj68wRLeY+j5wGVxFA
xGK1QlN0DDV/CmCqcI8PgGpDqMgSABgWr+r5sf9gEu1L4UrcWf799K1iQiYhFy0rpgruxqo+WZuD
Jq04Kjz5cyZattT0KtW00mYGcLqEUIfCqJp+cwb0QVhtS6AfmqGjpktAXHhJhI+KBhLy+9bRYMoW
ltsAS3H+EgLqpN3lnwYlJJe2a6d5jd4C8KCtzgaNqdxbM6bH+fGxw+9ffxgGHixavBYbwCP/zvOe
zUQ6HKV2t0oRKzr6cBN1Qihj5ovDP8p3afNV8yosOWYisf9kBXcC8uq0jDEgsxn0ENi5dSl/4RFo
N7yV6YnlpsmozfgnuatnX6pHSPuo7kwwtmSweSwt6cmjIUtGSiM91TGGr1k6LmcSTADASVL+Ousd
V3C9r3kMEqcr4IIale289UsVMMYtpTilZsgufcqlPEeWm4JOubhU4oJW3iF+rpJNa+H95IQqidD7
nXPeiZ5B00CP8Ck5O8QHDpKjI1Gj0tByoBkUBnoinPsaedm3oXd4gdSxoxk6Hn+Us0L65Czybpze
pcRhMs2iutnX1wgMfqOL+viQp+Zk8w7MYnShgjIhCy6QZuXN5Y9vFXeB9Rh9aJF1C1nqoMYAJfJx
CBrF4zD+XlYzwJQTJU6/Ma+OgP4ytsjUuevitSUYeb8eakChOe047yubU/GUndiHVBlbGK7N8zyD
GlaSME7cZ4QqmmRYSI/8qVLdCB6/0t1vMeuIBPZMbQIds2cRLaVi8YUZ5g+7LoaWvEki2xvYckO+
uHfE3ey7oIrktk0G1arILzmYZaO85aQDYiSg5CQVvnhGcW+mUXrCP85aBN9oIUn+e96ChWChh2q7
ct/zG0lYeyKKRllQ5t3IIpiicdMucTcpdNzeI7N0wboAPbBc80I//X/BKH9rWmqpnxQJt/yUKAC8
v3i3og8v2FI/L2E9dCQoILlfvi630H72ytqKMY9cV+1zhecLqueXJ7aSEx+WTg63K8Y80rq3d1n2
cajSkNiYQHkLP6Q4pdcN6e8yH6KuXrJb52mhgx5Nz67WfdNh9OXKfDDowYc5jOCDDjmX1pG5leoh
LAybj8Y0OxA8XClOWG8MV4vBI2yHpalPzyHi1lgMd2BB1Ww/xz3YZbNBalutYK2FB44jOdCeRWFR
pEnq7FXUO3UO/xsZj4BlXxLYcsV2IFdrs8mo36+kkdz4K+rOtvwqs4NFSugMD54K1MuOt8Jo/jqD
q94yr8Pq1W2RX4JQCZxBwUKjVN3wOtUPPtMUhSgJ0I9fNqGdj2k513ydvgZVHdWY9BugkTKwf8QC
EynZjLGjq1jeCaxR7wGjwQAAUymUBNHZ0iaMI3I29Z07I0XpQ8C5LI2v68Izt28Ub8N7/sA7wfuL
SsevWDGnIrmeVSdJn2Sc7YmdJrGUxlq9XUZw/y4g9BByNV02Y1ME+/iYl6MtoCc6p131Eu93st51
K5837fG4pyVH0UB+ILFEVmy0N298NkRYKwK47txx3fON9VraT7pJ9adFTNqbbG5ouJwNPbav8zwp
cQqEIywK6dxvWv7vQ0SXa5ELbts3GAI2/pUVzETf4shxseguY4vSxELcrmYewPKHhiLZ9z5LB5hU
vpL9DhoMtDEMFIYPs95khP+UY/hfWI8hX71/0/7MvdbIwi9yOEHBkBDgjKbuYNPwzKt7tUxLZA3v
qzxMUluhMBbKhT2upEDFs2b88hf5aVG4IhpObjM2nQUcxGgGcLHko520LCJyRKzQg0C8ay1pd5lJ
5DN3DOtpcNl8E8veqN45ROZeKVJZTJEtQR8q/TJ7xzjgRnplIyjZGYCm2mdidNzkDe0OcOKYcE1f
gYQk8YxTDlc6GwVG1VGaOtyJ1Y3wEgSu3mk853mSFKgbjGLehLe3wguGagZn10+l/tg7khksWWx3
hbprM1Mns5mWmR3UK4OA9H0DlaNYJ2tkNjXqkSPW4E2yi4DfR1P5rWH4LtItjJBg9H8egNo825xB
j4YT4rBYlCCMBiGy6kmSW1a6l3vaO2rYfM0gXTyP6S5r/yMe+ypC17dHaLpTsoBsN3RaKLSbFbvm
GWZW9sKeqP+MlVRpfASO8SRGnqLB58AMmxtVPNR+BSE6ltsHDI59d5VDFcJE6psREnWjT5IXaCW8
tTPPJB3IH1PDl4VRGDI0C4C38DpzD2SUWZqxv4RG57icAJqCqzya0MM7qdPuCIMzeRKziQva9F6A
pTHv8PM2lpvdl5CNDZrGNfuQVT3npOwy1sxdXGFkTiumze1MTkqXqPNBaZpBDj1TYefuUg2hLiNq
LK12ZRiquKI4VRZdtprNqJoBfAYfgc6bCU+kPOt/en7XX12xgdDOxaoUjPIHbSJq9g1Vyl5JdzIh
C3vi1M3ladx1gYJvlinA9i9/TCOVSeYDjZXTuAjqrZihI00Mf/X6u5YvROnS02KidTWCrpnSYjuJ
BRioXnPB+KJVR8W5r24wjljkMpjxQVpekRxpghLBJAIhhrkH4iq7z4iBikw71+UbjyJ4IY1wZqg1
TMBUAxpWxVmBEJNt690JOYmySDT9m80FKcEiaMs0Yq4DyMKOqpda76sUvuAFcpuTF9gX4HYu/Am6
5nUPj/4l5v8dXVU3vszj20+W3Sbls9abwG6kSmvOLmNTp56PNK65cV1OJcQoGR4WZmePSwMSZMrN
S3scPDkzc9Cm09Pg89ZXnxazaUQkjaK4wwX3qkJNKIyhTfLroafsPOhfqdlvUGDkmf1NfwdXABpV
FWHJL/RKencWmL1Xy+vgIJIfoDbQlNz+9WX55C6sNDTp2IzEZd99MP6n3v4KsG5xlsaZiwtGo2jp
yo2zfuh1/d1wKb4k+bjuj2L1sGfetFqjItkQNE8GsLUMJjwFWK7UOMcGwD5QZZDIVNnjJz2uvjA7
Tn3mxdM8b+smKyn3Py2n+Txo3dCygOFxrF0DdD2TF0iZnod8G7yIUYhhgGgyU3CyhkhXaPKB0hHA
m51f3lkfbbjW+VWsxhD5edNOmFJExO0Gvx8iRC1DQdosp4h223J3g5oKQpv2rd1m20U2WehU4vFB
o+0jtjJZtVyLaFjgaSp/LnO1YolUfWwjodVR9JO84z+dt83JW9aFdiePtBc8jDk7UmdW6KqzdQDY
ezhSlaxKe+Jb9Rns/A8XI9QI3d+qO5GQdwFNPeOaPYuxmFS5uguFL9qifBtb4eJkSioLU7DVenN2
H4LUk80k2BtAhjhQS91MY9xdXJS9+Xht5H1MZILSY9XBgGeNOBwlOPq9pNyQvYd0TtQVwCr4TmnP
lDPjOwor23L8sGmhtr6VkkrD/2LK7skXt5y9Ya6ZqE1d/EfV1Umh/qkNhjLkPD9z6dibVxFYb17Q
F017z7xnOYby/zyLpl080HckXTzfu4RkZSF9ivJa4+xodM12sm4qJzNfgroLu17rtkIkunJJbDzT
MBXPaDk6n2U90fq4+bnB4rL7t6XALd6Y7H4WTx4a/6UjlTzsPcVCCn2HlEs1/krsmeDPMqx53x0A
Wf8MN2Ji1piyzZURrjISfzgU0XkJsw+oyhhz9narnod1bsoxLUnJKM1HfMU0HI59CQrhGRCLRcL5
nq1XZ9s4byA9F6kK0Xgp5zYu5fHgO3pMaQMH1nw0d8e9PZBnOvSRe26vAbb3B9SA/mKoUXUu1w9z
0Y4GVBrL66gOqbGTvCsb8B5+nU6ipLRA3vay/gZotK4thXvlO0rQbZScF0BBFLIkpQaJNpdwEQz6
yl0wAh+qp8SeFn2yR5kQBIJwEpVd+l4u//O1dUZKWcBrWZWg14ErCkOn6d73LVnPuw3n+dU/7mFZ
ZratDNkkZeJIkWAhptHyVOjwQz7gcjZTNYTGTLrL3wreqUWlZs+gKLj/dG7eWIpqqXT1bQhpiCZv
9G58SWrLCjYE6OIEAmkfR5nqOqxuNkdpzgoGmCoIOqiXJbF3gXMH7yBQA1KVIABAJRNaXmIvbg+8
vlzROHoWF5nsF7fKWTpCF57tBDGnkjyzAwWyjmnVmCzlhjTfAgms97YOVbYG8G4M3y/vXneboLv/
ZKYzf3rGZJg693+KoRqC0UQ3xC9IjrceaDxs6Pg/Va0vDYC75n6HwMgaBc97zUKJV7s8ukSsG0WA
Aocx8q1k7o0pasqT8lf7rPAyAc9Mc10dIv4+uiI/KJhakHH04LBLiRm2fEOAA0INasxOHNd04aou
4drPKg+Gh0nE4+st8JhzulytIDlIlS9KhpgTrEK/6OGB1LlRDyaDsOde/qgW6XypKRoFzWgLJTke
9XdPD+DTWx72Kx5d1FPOKnSi8VDyFhbV8JYq2HxScY9x6SFxMP7EeYf0MPfi2WbyiWIFdXH2VNTc
lfR6Llg+ZJ+9Fv8yaExKwKigzMXYpLNICsMYVdnvcwg41CKV7RvWVSNfF10thgp8dcN4ONprxN/u
IzUGyqYTRV5wdF8BBGK52WDZtSK5ALd8LWXSb+C0pqxjalwILSk78/v2OPz+y+jkbCXntfw9WfzM
UG7Jj4p/EiOFYMu21jccOVcrMqQwUhdX2MxyUvSUXJmJimAv0Vbvjzbt0ciC048oiclbbHgYefz0
nNO6SqZeTgPBwo1rfDEzZZWnDmHhJ0C7Y7rGW4Znudg4Pc6hl9g9uRedY8GtMaXMHa9WkqyJQsv/
PJofh3HgkC/qaY6uYMaYkz1+Lu9x2ESgP2HCPK57KoJ/SwWEMGUR3ksSUkm4p7tldLpxHIv3yKPG
Ag7LkHkAtv4qAcK13fmmHR4K/YDb5s+Ik7NbWSVHdfH/ltqFaiN8BtvBXWLZR+m+PafG7pf/U1a8
phHJ+eQk36A4Mn6Z4P4FWjt2RLaP2/hzEQ5C7OmfgTfQbsiSyCYjsrsO7Tt3M6F3dR8POHLCjNeP
S5rRycfs2q4Uwgzs35qU7hkhD0N4ACdkMLkcsn196ChvRQJEBqT/z/FaovyVXrIrcqDDPPNdrMSC
+IvdaBp0L48JUvV1krJXvpDUGF3UJVkreFGDbtKb/xhG1+sMolfIXNelsGfRGwor4Kk4/WGSNpuK
svKnTkomTwBrUFI96PMpAdz5Z7kFmLGL8bzTOG7m5TR0f17L5dPcXpLvVYDCGTQT97w2AAVHuukL
E0dtXBfv4vt5F+m9YA1SpgGCnaWT7pRYuFubr9ZvkIjzMjNx2f8qu94+BiP4mWPJD1Hko6x+iMKG
ARgCfH2D1kW+IMy5xJiYvjzXMh/DtwdZRwn0appN4uabi2xc3PbXs78E5RL9YqfRDE6+bvUnyMGk
MwZwIIsUOu9zW2bysKfZ1xNqcIzNrBFit7PsFpWOCAcW/BpkYCDBVMW6HeDmNSqugA1I4sgIaeXF
We8AW70+LpTPoswpy9gFGZOAXnT+KR3mo5DLXNJRhz1ndxjA9d5FU5sl9hwhBqY8xjdd4qxKH0tA
ZbVBjSB7X2JPu5KzN1MsvQK2JrmQMR5tBDcaxhvemRdVqCB/JCx/LpMHaSJBgpWgVp1a/i3NP33F
GqyFmfHKGWa5jw+YyXegLFt0EF8dvnAL/6KCLgFXsU97baQ8BksboDx51sQKXXm/Nd5pFwHijhs7
lCShmANJwADx8O4PqakiybyJ/sVSfm2vR58nUjx5WeKpi40RAyYzLnq6ZkurJocZ/sCMjoSoUFEh
InbBhc2OO+qDUczlIiBP/fZoo7vUZRSFNuV0+MhyooiXktmdDWnyKvYG6j34a/9XPYT/UV15WJxs
2knmjRPlJ62U2xxzE1QihgABZveIHgOQPBnSbnXp1AHQhXvBTPKfE9lwfbCmrOOJuJN6Pv+ZrrCt
XG2IlUwFmkg13Hw/K9f4uGsu5xdjAjygrNSysP1E97fehguDYZK4NAhKGGdryX61xAyj+btDG0d9
1yzft0jxkSfBiGFaJC6JvuF2sKthhBjBWcn6jKEV7+NyX5ASLHNykemj2nFXXct6p4RN4V6Iv5NE
ReSAavYZ/P3VquXFWwEvRLnUNGPe57UNXL0PwumWwE2szi7YvgOzm8pcVI/4XzX/sNmP/h/LL/WU
EiDepNX3QjmY06egdfJIEZVdPBFCS517e0fvZnSnVD3ae3pCwek1wE2xHwNSdSWffw6cIXh/a4gQ
WEGiTw8DQhx+92Sve7vhslx6WB/4Y31gkkad0fOYhhB/UW3VoVtBwt4YaLCeaYSaErWIucDRLffr
7iSDXq8eAPHdKTYoh8ik7k7yamY/M17KpA1ovLnrxHF54/tJ0MZ7+hZHGJd1pWzABVxkgMe4wjml
q2StmCfzrHcxx6ppEmGDSFh4WnT99Rsdv9FsUmOt+wy8FHz09QfALcOo/Yg0xeaNA8n/7DPHr4Nh
nEiXU5z8TBX6sKA1uewDyupSujFeLgBw5PqHZa0AlPHzUGFc4Xg4RqG4CNeJMLJiQW5uPjoCTV/H
hy34PjuAHhuEWM2qZvavCMYZXmPrb5O6KdEJ5LHzrM9xiB89viJHa91+Wcpg28pqwJs1wakZdCg7
biwbt5e+2kZnh6UwKQ94xMXoPOre/J6FbcjOJ1/OpvMqIYdEz51BErEq1pI1d0BwddSBhtDRf5Fl
3/ul3NAdk8Iw9xpyfUZQQaHBnbYtWOkj25dKtfwHEMRMg7oWlZN+3f12O33PxIPQ2gs+J1rTGZ6Z
aaej+nqK+hvGthcs0sbuHmYtqO3nxas5uVVQ4IZ3na8wPEsVVAh651/Ap9LCJybnfMxZlYheTVxn
NxcpSZzDrUqnnurhsNoI1xCXIK4leO3bNzBhK3d8VRGvAbLWXUeFguO+9jElG8Y/7bjUqpWF6bnv
vzusMQZVbCGepY22hMavbBf5bu4Fip1N2oY5cI6xql8d4Er1vFts+Edu/Waq2143/KcFIkjavyxJ
gdvQhZF1ATsfK01Vt1x/8braFKbDRDYtPMiwucRQycR6xk4CyfcjWl0jwpKr2clv4GeZpyKhs1KL
8vmF2c79sMUEfe5DeKoAIKazQM/BF5v8Z2uGFAGSHQWnTMJqASO/u8rJS14ec42rkOILptaLtLOK
w1eIL5ARgoVKNpcDAkzncTzODQKKXKzO7zb9cDAWq94tHCcGOYjPcPSd4svnEkRhAWXICy6tJayp
81J1LADj+ALvXeL+WQ5rL2WFuC5vf9dnPIXmZM9+VeB3FBLShv64fV9LJHSDzUOMVf/LBzK2BJs0
rD8cinntsNGmc1gSCegyYPcj+1G3VhaTD0XmbRcGN/i5KRQkWsX6Jql+mBEfjaBb8UMjpj+NivaL
MkU4zmGD383UcDVjvmcdKZPdpxuMFgUWRkz1dlkho53X7HtF3p0QJ4AQjeT1OXNXlBYGxSsAG6Ad
Gp81xvWqAA6F/k4ra70IpcN/qQkBqzvKtIffAu12fH4K9fMq44oRtbO9T9dCy/QYf7+eMeb5449A
2YR5EpQqu36YX+G9kodOw4RnWBOZAz0oN+x277XlIRauBKOrsnOfq5iBfrWmFasHIOnAPv/T1n8a
cAEZl/ZcFrtQyJE80lYZ4zqOplmzW7DxWuZVFq0yF5MEINkw4MtMc5DlIw70ks+YjS73VnjhpAH8
RK0fUfB/OPGHuTP8kaUv8F0tDwT7TsyH+s06G50rlUywIAZ5QcSZUCvgxAH1xZvYlQCpTXY56uTj
tn0pPVMsWvuDRtrlMveMYMKYqlGick6WrhFjt1rAIurDRFLDh2W//OQnxQaOfPlMjZY7VFHTLapo
OpyINNwgsiUbRn9keTdC953Mibx5JukqlkRvIuMp/yw0Gm1BiXHGalt9s5JXoAjr8lE19rohJUD3
8Na0VL7FtWLZYQqwBh3MX11wiez0lEf0QJ/XGrjggen6tRAoC2w3rsvsTn+LaKcjaff8mIHxXH51
yZ+YEDj4gmjyZhIwOPjrAmVp78in/86jmFf6h3LuBFyshMuaYDBPkK4rIHvzekY01mY1YLC1Y7fp
GROy5ESkF49YfZWfxkVaLK3KAc5DzrMqTcFh2cYhUmbF7mYjZRlqZEUQ6mHPpU1J65+KYVF9Osiq
+JuWph2rXenIa/s7QklD4m+UyTDuw7QG2qcxAMPlCIfk5fO2wis7/LaF8w314c0PiGtwNYBDTv3G
Snc8qjJtyc+t0PQDo9tyArHf2N+GMb4UKnS9xJzPGPXQ3jJPOv4ThE6YrakyE6/iB9Y1UAp0kJan
7sa0ihUuEYcEBQ9TpeLCaGp/m6FSECDkiS69G4dwkLATHIPqfYGWa3hQhId5H8oDjYnMoRob1V4r
ePZJdtQSsfk1E89KrVVZVANRP6t3GEtiP87kVXGrF3UHx4zk9Y6NtoeqhIRt6cZtK+SpWZmaWI10
2/7YHpUnQ2P9NWddhh0s8g0dQ81O3USZKwN3s/WG2M1FrxYCW5k9jt6Q3q4av7P6qyPbCenqmGHt
NveRyRCeSxdbknUyGHKaO1ex5/IvISQ5cQ+8WUzapek3nuhcUx1nXJ9S9hzZi458WOPK+o5zRlu/
7qUYbMn/HULtBRH4SqvSomd67MvXx6AgqF5yiTtzWsspI/PM+HqS53mB0mig8n3RgJkZ7JUzseZT
psV30oLU6FqXsYaurcVHCdkrh/6vMQiMGN0egKooLyPZGhMUvwJgefsDIG8U8dlEXwJjm88fCmR3
PcxOHbxrT76JsDu+TiKWPZRoWedx4GO+/PcVfBv1f0fFAS/yiO+dj3dauCciKEwelcIddB0vOba6
9GFzQ21xrKZSSEHjeymPc5cXVqL83Z4INrDNBwscuKIZlBuf8re2azACr9tDYOSZnQMXG7SXyRKC
qwWS+zaV25pLj5225a59PM38R4TAXqXlVbR1wHeUKYlTzGcXcb1B8M0yMiVWQ/mF5XtjlOnF+3Aq
xIWrPX65FL/senon3W3oJPPQLNkK78p8tETm6vFKIbOADM1180uXW3b3FIylJA7y8U+Nz6OhwWsT
ySqGiE/4tZ1rTlngQkxMtvv8RI2my4TntayUJqvj1gfIGr6EBmEX6a5BbccgCB3QU4TC/jWdvob9
DekpAEREYzLxI+HCuqu8XD+YeUizJA4uUUqDp7aN6NMlt/s1qvkouGcXDw5jDrf+b2zN6KTGN1+Z
pe9IWslN2JckCPpecVsh2UlPCrwu1z0CkIu1LsoN0uvj9kT8qLpsTfdIcgbnul1uXNBjrmNG24DK
lH2qgoS/io2q1QSNUlVC+rs0TVSflcATHm0HWFi5YaMLefV+ogbQtS4USTjnvEJWu3IuKY+CVmjy
O1GGm+46320FkvKnuXRU/6DHVXVzhGelBp0ysVLDcMoh/nsp5X9sIwvM9otUjl8eglXJYtUktmHo
SrGjndywUimHgC04UX5KAd4d77ZbMti4fN3cjicdgB8pr5rKuONZp6vBviKGE4jooCnsA/mbxTgr
sRTGmILP2vwSznpIvIUmgzvNtID5IxgZQPFGMZnv6EzD6HLyyUMTzk42HCnNeLOLgHpiEAm8w0VM
+7dxQtbqH1nJ4Bk7r1bWOQeoAPwzQp04+629n5YsfzjW18HcO+CyUGW+a7TF6/5Ej2MvXWpoSzHT
Ds4tQwICSut/b3QEdRM9JEgQ3fNqjFNG9fugtV5bUPB0v6p3vw/4WJxSv3pVz2nHztXusATsB1t6
Q8T1auaj1U8HEasIQLkA0u9rHmtALBKbdfZ+IiczSd+5EEc+t4cy8qTBChXOrnzJZz0HIzqtpbhW
7lqsjp+RCpW8+EgRUcO2Yyra0ladnUOP+LcTrEnPnGHmC3dLTRoe/pSj+H2YKzOGIz53EkYhYyB4
I2+ISv0zhMG0evkgZi2+dBN9O1pndIePmnSlA4L2afLcgH4eF77iUaJBzWRSP+V1mBFfZDJZYQBN
+yK0dGNtRYuTvaMaRTT0nF23OMD5is6+kK8sUwvHTBaGUoY8kmJKA3HBfGvu0QbKPdGDwrL6VfG6
Mq8ykR+580uBj7+WYdklXkOGBwhZ2JNXzezeM9i0uSWI1TNXYVAO2ek0WWaRQoLO1EpVWVklyfNU
nYb/fNKAf66wpGYQtewezPrNHoz9O5DJnppeSsFsEXp7fQqtmS0zMJqIhQezvwyHJkcvYxLtXPUd
85qk44xQWc2an2jk8pss9nGCcxb08s70j4IDgwcUWtG03QwgpzRRiSOfNBqHWV8HlI0xQTBmQ8UT
mm+eeY0o3xP33t7glSkdylhpLFSHXYxKhtQhE9wtfmvVLJXzctBBU78f0nw624fUYg9Y8nSSDUVz
Nn8gbNUMmBEUN7Brn57pPzdbTM66aI2/PdJavSi9yyGdrmC4/yzKZeVuD1UXZL6IB1GjMy9PhTE7
JPKqLEnlfJzM3k79qJGh7WAEdGhsA5vn2LXx1+WzgpjOOtRA+ns33Fs69dym6Fyt7zrEf6UOIKIO
44xrzpoIEapJUfjqM6tPMmllXH0I+uApUExjGigIboed2Unx/tPlyTYcq++MG1UcLybm8azPp4e7
XOVnEx1p3JkMDHYWq+hjUSGQeT6DRs6KOXVgA0Rw4qOcr09xH1xrS2EfIpzmeVF3t80ac1siYrIS
dNPB5PTAdBk0MxHycSX9iOzR/H3+14eBYBcgfW+y/EXVbuA+14G6SiwpiZnNl+ryc6nIume1FrJM
CZN9UXIHlllcJMjFbkiyj+kg23MMB8si25jJxydmm+eKEOMEo4Po3KjJyZNoG98tjc2QMtLVyRkI
pu5pRsRK34Ezmf1dIR8Bh9qJlGtWU+Vxx9RCFFqy4TIhtnpFJDaEsFhsXIrtkMBHlYRLzGzqi6dh
ueQCFky354YBUjIxefJAKqvyVukMbsKY6eL1X4I3NlCo3BmHvvVD2YXL/nuoED0KGyLZ0MAWqZfP
w2h+fqEaxupwiLjTZ41WyyCjoTjreJF2/7D90oLtnUUZhXAMWjWaLZ17WKNClq/lZPeZdi36ZD+u
AFqDpBR6l0KzdLbO8X9kPztf0St7uC7TjJea5rsBaoqt3qEid5+oE3dGie/tzU0sD/GmuBf8VoqI
Gdn9v71vrqeNeJu0hWP4NQgvEe4I91VZkvtkh3mYCTQ698ZnCFlJjxo1AzcEr66ok/NZ4b95OgMz
KQtNW6fXpfgkScCxCYZVDF5MwmGtx1h7RbRy0leE/i9PmrWMw+3VTIVyno4viGZZgZUPZWVEGC8f
thBVA9z4OfADxNTelPsbDJg2rOJ1fBfOujyiMK/ulexY4qZu+9zMNgVyp3/YQ6kcbEHohxDZWZlQ
MLXhtBtPXLPGm1/xM8ZTjNcCr58AtOkntDnZa6HdQyqKWP/7xJegviAQIMN1RsSq0B9Y0DfULeB3
oqAb2NfUCzm7Vvb5UGUyjxN51e+iDt/AZK82wb1vhKSieAE2LFu0tvJaOJqaEIoepY+b6PMoUOrg
xzjP4PlHmByCoue7qYBzfpGijJ6P7zJSio8m84tJg4Wp5AqezZyvay4F36qvbiyEoDUusceJHMtL
Rwb92OXxJq9ELp/8bVS3iylpjb0OxalJiXNb/Wr6UXNNAhLct8RfxNK/MAmSWGlUeqvYrftuTyE7
AUiN2XjWN8+0Cx9HQbriezSgbBjAIVgOC6AvxJtZNi+Cq8vRqudus0HVeBcOpW6wL7s/zpVluPt8
8boUidv1j/zctZMTcGsgB7VKkPHekH/zuSeEpF/qri3qqc9zUvNQJiNH0DKF+8z1/xRr8xQgV+vF
B3fAdpRaOJYcOEe8nb+wINGcK9kuD70z+M2bSWdFOULMmyS4sxEtcx7euEak/c55yYgmVc6AP5my
3h1CvaO/xqyhPHor6DzU7GoH2hXStDxgJ5thXNc/lh0pHfNGLj+o+1F7lNim8AyIKDC6+nZD7N3C
MD+UMJjslmtqLJSizIDxlBPR21Pd5XuN8uxEKFQNjkgSiyvyetGi1nuKXhVVjJwyFYyh7/Ye0MBE
gLexzVjfFbxqMU7wXdnz5cntSGc1+8Aj83sg6VWx2GFjj107/k4Uwuh9T+422VOp4MaKFn9+hxVa
Nw8o2dSOoI40dSLnbc/qc3OsvsSRpa9R+9G6ADDE74zPzV8qFjM7oIfY/rkob2IFazVefv3e5Ld1
SRk5O9YVdyPpf7JmitkAoG3AT/wzxTsjkOGDNuw/nFVSufoUT7hEPBgPARPOS1Mz8un7VLJL3oSb
lLUIXd9t8WD3QpTnbfZoLFol6PWScVRj0C4mhz1cVRo8v5w8vkTMqnwlPKydqKC3Tms0k0L9AoHk
EcC+Jf5xw3QZU4z2jmlDg8pnlMaPIkbi1WJgoLWKtpu7mhE0MEIPY3dci4/V4MI/12RrRltkNCWd
xYj1GOHeR7ukaTKP6xvN2o6yDG/eeaquiyt0yvV9Dk/qFY7YVqs5hrMnYnC1iDSf9Rq3rlVFSGj7
4pt0Oa5RkUxAEZlO/INzLzKG5TLZMYRxLdbBBAH8UwsVpmbhl9vS1xFuzsXZjPrBRrNbBrTMPj96
Jdr2X+JlZzOSU9MZORuMjxyilFAn5HXtd1/kK3UPFiLF+gdtkAwABj4ug1J/9Gv2JwS/6Rsrxfpt
7NvLNRZ8GPEOIQ+MgwOsxWcHgDZ9MD8n157q7kShCMzgEbInF5j1p/I4SldH0HKao3M8b/oboOi8
CUHUvFOx7mQZbnMH8sB75I2bNCp1OwzHzEItOppDUhHEYwu7XsRCaw40EEELZ3eO07N1t432Se6V
WYP0EZDcf9D18qNubgVWXZHITai5kdQ22PKxva8tkgEz12b3cMRS/DLoD2aDf6IlGUbT9Sr57t8W
KTTOxaqVn9R3qCL9QOJuKymJgzWnyxXUn/0gKJ1gvsNwX9dhNHK/0owV5stJdZmUsbfOibUZgC7b
tjNf6zqaydqK34GgewpGP7UaBT2Ac1TPRKQn9IqmUAslPIgWEgY6wv6c8ZAf9ooBd58n4M5jeO4Z
B9Jo6TTJmQZi9VYySdahfwW+3eGeYM+zrRQwU5HxlpJLM8iLIEVjbnds4Vck4aVq2ZkWeKCk2PHC
UigxG3ozRc2gy7zDgDqQQtlE9ITdXd2hXRr4JZUu9D4p5aWhuUNJIRYZC2+nPWwNo0G4Fz7nK6xk
1uN0b8W1FbU4SntsQECE4oUjjMnUX5yLWbJb5bp7nBITGYGp9l4j6MUCTUPqjWKDZM4dgQfLTUxI
UfAMR669vkPNLTg33J+kfX07PUUH9OV1kB8peeT+LLoVYcjvkvZWlRoc5KtTKrhUtB1Cmd0OFj/o
7ICCIRjnGSGGAWUEhjE0kg4KNs/nalvtjzjyyztG2AhvyrPHNoNohuYLYiWgWOWBtMqyPy4G/3sr
VuVtGwH2EieNRQ6G3YF7daxBwGlp56At3u58WKypZ8bX44zebVH+k5xWi7ow4BLBuKb9r557sV8i
BDVDpQ37yeFd+LfD11DWQMTxZK6sNv7oid7VtJBhYzeZVhrDdU7YNJEA9BQ3HBLBJv4jDuR6BOxk
diWvoQHWx2Om98qndWLFxyDR7RH26EMU94Sam17uXwOfEGWRiV5G9nBP1u51iKx6VO6jMNxrnv7E
Eqb55Crq+hzUjrKt2SamQH3E53oztVFbN2s+soymVIPtDw19C7p763+FQ7UwrWk1XUYfp0gAmTqe
4G1X5AMnjFGnhiMDSj4dhjXnjTuQgRWljNoxjYw92BNtdXyadki7ji3efKEVGfpqY2Zoec/X9mRU
avfz+NvQ63WRkIY7ra7GyQYU2gpzqX1t1cOczkqO8vT5aGnWsPexx+oX7uQeLC3xDwbWEzcdKlK3
gO26Di3p2bXo+AYMKPrfGKu5bgalef7L7IDPWs9URGwTuP+cGkJXKJsAXKBVmzpmifysx8FGe/Yn
p3piSbmqThW16Epowr+IQNrK1ZE/p6/p0fhK3ELhALqC0xgQD12Dz4Nsepg4j5BlAk0qaRH7QWBp
Pg1R/hhFX9HeXjFwI5LvGwmd90vpA94hGWkKZ56q1HnFX7A8hd2ZhBUEzZfoa/KyDEuz4ZEGyPDu
ZG8HcY0LCBWxov63XwG5dTD/Cwjd2W/ykXgWBDENR/xn7+/rZU/7roJOV1R0u5SgdAf+ym/D7c+r
7F2FWL7m7Ld+mPEV6Li4pj805w7oiNOs1sOGDFESuOoa5EqX3w+r5jIqipyRQ+6PG2YmrVANQX62
dycJLSEiCYyKaRFB/fZ/zg2jkJgzd3vE9HJZ0fsXDnGKjAVStldHzFDGXebToMsC+NmCEBj2urIM
ATYuITvu3zZ4whepFTCCGWXVqOkfYlHu759oZqu3OI2Vd5aWj3QM6ItxEWCgQbXK7ULTmQ78t5TB
f01mphe7fIUS+8V1RUW6lY5QobBbq25Wye2Sw02kW4FfJxODJK8Nf+/GnSh3+j3fZqL6KdM6PmPP
KL49qWFxZAMiRBLjd6OP7zflTcZqqm5Rt9da9ViJynNEUNw5/E67Tv+2B7ZHhxHtZJB8G6dTKSab
l7/S0hMQjnyXrGk5uBt4aUxNiCb4d+cDUa8MHhCpM8C3i5DzxmzxiHSdhRS4SHunYHcDGVqO1p3t
0FZVw8fiHnC+uGUs+MKCjUqBU+TtbeAL4G7JVsO7+xRh/yb8dsUtVJxbFfb9M0DhQFi1q62kvBkI
3QAPxR6woAV8lvoHE/8UZyu6ozSnC4aNJ3sd76jW9fzDpYh6P3eVZiHaC6tphZ20lZ9TyzJzCL8/
sxSvBxYr/kWHG4niYkt94k7rd4O1gHkPBLAbcLI6VLMkWNdB+8uG+zvYgzN4cy5Vlc663JI3jXEg
Q9nesOy5/PaF4jDTdTBYLFppLyTcZwax0PRVOHsRvQpus6WKPwaGHGDG6/iZGKePk6ny+Kl/tk4y
LpKbvBukO8RlM9Tu4NwQnQlwAbNZldgdHo/QFm/I2CTeH9YryA8+wmraZv9/xJES3uJgt/mKWkc4
ZEG3n4o9qkiL8aW8/JMU44N+bQNuPoCZ5E6kByNT8N+aptyVbP1qFREXYDs9J7Ccy3S8DLE7SvCO
OFCBK4FBk2BFBsCEyapOQx+OS8f8dxJ2gpNmYOyPcDVRvzNOwoyMgOPCk5QAtwBosTTLGZSmbeRj
P6C7676Enk5jeWbICsI08Wjy76m+A5pxlG7xnnr9VXnbCc0qpOeedeks+luk9TUxFPo0DKW7kG6y
MW3+Fj+KaOGrsceutKaviDjqpOzGJRmqtBdEn/GrnKJsyhdN24VNzsc6q63UNmCt6IeyZ3XzUI7g
t7Y+ytZSxb6ebMzOwLJ1DVMiMi2WVFbj/kY2TRBUr4gH8/uOBUFaQSVB5Pemi89TPzgFOPtflwPX
T6Gjw73MIarWyBmEmdtWOV8uvN55BUosO5h3XK1trJGT761RLPpdRP7JqvbR7zlV9eNPecfiDyLb
uaQ51wdYIYJxuCjiGaipgWBI/DaVw53FOFAHVX7CPC+NJRYI3AfzIqeHScCouoKWUTqdYPzwAet/
GUzDhKOl4F6ZgxadRdo6tEsZquGeqb3SSRjv/BDORj7hHjR/jamY9pZ16n6+38gU2Xz5Qo5EhKYu
dsIxtYogsUgEOArUtTqTBXwM19ZMSI+n+gzonvRYNj3BBlVwoF3PX4En8YrOMXoFTa4gHEpXfWaE
Dl3O9bJKanyBCUzGsP11Ep/d1gkgkG4xzoitB7PolXNw5Y7hB025I02HRoBhsbKb7naO+FOi46AL
YKDHVGEIoK0KEQpc9vUtFXVTIbZTjThtrl4KvtaW+p5a+H7CPfL8yeKSz7F4oUMq8lqjMRACe5mq
MCLIhLC2dQm4ddXV4arBCJ2DrRT869AsCPTIhvDu5GU5AUru+HP7SL6iVKXoOlK6ww37i2oBJczl
fgdD4r0I/q5Vbt6vJmVzR8iZiPvrbyWZnXNEoSNFjhxNAiYXRP0oc5LF5CnfAeytJkPcZuPSCaLj
zsGJkUoOi4tKpcw+WvULVGuHFgXgg3Nl1/1yFT4OGEVmv0O9Wu3+BE9G5d+iK7OYfXb1FGN1LnM8
BkLMANVoTTTGwDucsiEDCJoShDZrtbzStzSAopLM9c6PwhYV+ubxopYPX2bLsv9Sa4+XNAPPiLua
aGXaTeLl+V4dOaloXRAM9WPRB42z2IsCZ+c6qhUDmf0j6KLdnb4FJwCjPTP8fRh/shgVOlkrYah+
HEV0aEu8vnH0m5V0OLQW+9fAtbxGZC+/nxmI/xBv88vHxOGvOIinSDmC92MResMhc6igvv6mRHih
c3NO0NVFqtncrRrODuA5a5nyjSBNYpaLl/+ayy3UaiOGxghTs8ye9n88to3KMDAVyc94gPA39jLE
F2s3JPVRozEB/1NpLZvZ7rffV1It+iErAcjeHQwpwO46fLcj7u9Yia85xuTr/I0EmHw2GFQznsyS
tiybYvXQCPGXRj/MZ7xoRMFRF2ghDUm2kWmVnOOCXoumWhVANSd5+Qg2RusMx9dIz2J4K9ZCDk55
Vmk9L48YZgFW6n65ndBqktRJQ5FYHKKDC5NKj4PjZc8ANfl3GppWtrXA92zvm2YzFBpwEanYLEBX
wSJRX3PoMOiPeNN0ADp9hi6rkRAZ3M9k9wLICvvE8NLjGgDmRY3Tc7I5n99hlzrwl2+5LxzXufP2
Mqdd1lQZdPQnLwEN2KVtq11y/qVAcJzctK05LcTnYaPvl1KScwzJsnDAOr90WykFhkcRVQdte4nl
RDPhr8wuqqsgbEQ2P3ZqgZ2L5mS2Ffna/XiuYTkvk2HwlPA+LyZVXAhRAqYd0hH4PwORrVSaqq+6
eyvb+zGM1bFsV9xbjnG7Jyi9irdeQd4WP1VFReBE8FMksObcioKpBOi41VNOHLHT/20dCkuITU7d
ajFPgHdicA+gPRMkOMb1TqLYmKHCFiM5CoAUQRGGS7AoSixwWmJB8Xt7UKyUGn8V2g4mGrnyODfa
z4V1D9uHpgw/Wj4MK9+YJPeIMgZ2/1TPTOhMAYRn3V5tVPi48VfgqM53FBxlwpq3Xhw2pGYGejwW
HTNIQS6ROVK6eY58j00C1AqNjnVYqj1gJfYEdczd4VSGbkPd6ZSf87S4zbMTexDjKydmD0nJ2CN5
/1nM8ONGZHbmJHhdFacXBzBkCft2x4lRNMdA2pfawHyEnH0kAbiRlJ9EiR2oM9LIeKBClHy50Vgt
Kg8woShfN/pApmAiHurkrbUIWGoFuM1JasE2BvkYjUtEga3pxU+/fJsBeYqNJeq3iMu1iKGPrmhe
WHjsvt/SoeUj4SmdVUqB9mftrRjxnpcdneluGF1o/C+hNN0z5tMnEW4ezxe6Qnt0hFE0MUMRd8xi
6ruOo5N+FJy2ooyXH1vLaacQfaLp8JCrMXtzd8vVbcNyIP5sIhLXpP1Vw9fiQV8lE5Uga2ZQ4nNB
yPAPbiEBYvVo35/hQoipUvdsgICO8eleX1PbGa3S6cZRgXZH41kQPBqoMU7ZNb33zEL2X+t1Astp
Kbtt4rUAt4Zo8qt+48Lm+OtACgyLXDTJ1tZThJpVbC7rsj1g2TnSInep/jxYTV/iSrAQxU0p6JEU
M0B9quvc2vsfc/L23n8+LM9hcmDzo0Ze7bKURBvfvlAtOvzGdUasAfxxu4t4LpkJL0XtMVokc37O
sl1C404rNFHp/d1WpE/7oA8PBDZM9IkqSTITBp1qG/ngA6f0yt57dggxFiWOI8sTVHxW+Dea8Har
VWYyiHa9D2QSfpcLDM2vCUg9nih2A4PV/xhaeharhD9htvNSTUukOErxxOHukqmlHktiWuyYlD0k
BL/gbJgTpyyut1adcFhKER1Vt4N9mRO/q0tZFdHws2FeQft123Fql4XSN2yTwG1Nf8v6SiVKMbTI
0fP1BP59BmekSW1peBnfAQznuIdTlU8wnLaDGpRLYr1idafsuyrrpgqnqrAGlGEF07VJyvPXhTm1
MHFh2lCVxUxW3gW/L3jbMse/OcmjnmKouuKUb/zmQUHz13Ny9XVrgVVHgUn71wO1d7IFUeplDKse
yIXLJBZA89oNVr+GEkKcyckP4L/lavU9FqW/xbb4v0zrOHsAhEZ3S72qJqkcUq7WGGJlnFg5jxi/
hU9E7aUiNHLEYffpn/4A4uCSTfFv9T+e5oaEDFWivNMm3x/lok0S0wcmo4iu7EaTok80raUSpRFK
ASCq+jk0mj8FyAkcYy92IRrB6N9wjTpNJEmxGq1FN+kMdCZacWu77QGEb62jWt092DnkokDc7MGK
nBE8lANGC1ZdHomrzkSrPw6flZY5nQ+InZB9JpQBeehdHNBHGCeIvM2nYUIifEtsSa6x3pBs+fxu
71AfwikWGaAZhOG2/c+QG69LSnkKemcYt7TPG1BDQTgjCNdXfarzMRONqO+AEtY0diu6a5BI3E3R
XDfchlFBrgSI38ZR+wpSNAI9VdyzbhBcGl4vRiGLwx0ufChA6NGJek9lyAE6AWSAdptCPY3TwMbJ
6zj7xzNsBMsuYZX+TdsV1fSNU4zBq9X8ytaFckjrj9OSqKejvEoFk7ICQC+4T9MfUBax4E8YJgRa
LWbe0Jr5V8nld5RXspI/G0zI9LMoznkbDlrAZ/Yche38IkdNyQdWKcGutZfqQtQmgYS3863fee3O
9xBgymw3vbJJcS0p/aZ+qZQLKmhDoxwirCrbc9f5bBj+AurwVsnaXYyaCTYA91tKEw5KjZi1gZIz
pbn40P/eKL/aTapLwk3fSX+ps5c/hhUzhWTT0RilBy1jh4rM80MLYQCcfWoFHgf6sYjMNLpn28yr
6iJaIihtI6szR6N/7uk6rs1aBhDI9zoyrBatkIPgdQBX6VsvRd0C8TJjblmlK1SsQj/KxEv7h7Sd
H7Gf9NncInpQs3zwTWT6ZeIiEJtixodxI/wyOw5SgjlrBqttnZ1jrXnDDrUsbDslCZ/G1rzx1LMC
U8rBd50aBmBhkk0lNM/VltnQRusaReWKuxko3mQF0srShB3I7A9Ildh/WFYVujfScUt59aPZlW5B
Ak5rO/1iU0mUQkfFwJ4hOHQCsPH7NG780rXgQAGPdUM8FnSFTek1jegxm8yy+fqFn96zX0oazNax
hctu1oaWhb6PvdG2haNKy9wWKk+uCc3PnHYoLw6P17ipURhk2TtHzbDQFPX9INrGyZRDNWzfvfPY
e3Yh9D5BjX7xqdld3TNZnkik9g7OvkJXdkXxDP6hJnSIa0325HsHhyiZvs6zPWCaaY7IDRU8Vpzb
+YHIuguqvVfDVGETcV2IQIGPAGjucvVY1eKeu8acNdQAeI0wFqxqaGYvTIm28lytwaj+gDsiM3di
7Jzxa33B/adnkfspXej0TBORoYApvjNmyQkRmtY1taR48jkQo0Zag7Ne0O+1XrL8L/EQH1p2qcKf
H9i2ep3tkV8Vd7e0CS1lZJC3yJfVc9iuG6FULphkEKLw3cHTF4DOPGXXU3FbMaVJa1AY7iVqWo/z
z0ro8TlfLDA/ZresMAaI6P+1LeBI9T7ku5ovI+Cw3W9qORXJ3Crk6E+PxKNi/JiYfaPXI8OfgBcj
PMvGqieIMTOh6scdv2P+L9po2cJBQzV0KWN75uW8sLl1dzMTE5hHa4B/kJc3YwphLLLK7MbMZqdG
dwGxpg5B5d9hVetq4MFUkYLIwlGu1YBqg3tTNnuNLv96z0y+dF28uPMivH1ZwtVOGgfqq1Lq9zbl
yB5IYii5naVTXdEWrDwuRQFOvXc2IMaYrXvQGW8oTH6ibHlLCuVlYX8M57oCvSyVqlt2rbjXLIam
zNdPBjqlZrcJ5xZ7xg8iWs4C4teQ0Cqdq6zNvEJFEkD7n7buDgdk2ARDVqLqXordC0LmK88HSf7S
Ubyhj8NMPgd06rahwV1vP/26mJP2Yb41EGHrbQEGivYV0R76wHahPfk3gTSz8JdBc/XnUsEuh3ST
/FIBZpwCHW0nt1Bmo6WZg3GbwRkzSkOKBcHP20AkWEj3DRghP6/o19DkxX0PN5Yi3mmqgnaV832s
8kunSicXfhU0Bf5zELRaRUwTDoU7DJu+caruyEPcwc253i6xRAstb9k/9rxLmeFP03r388Yri9Jv
uLh4w6a8gAt2JVC4d6FFOtw1yV/e0JnvHAG4xq9Gwe/AtKqcGElA2XxTXyyok0jHznXs9Jrhd0Ek
M3gJ2SB5Ddwr9CoGJToeuz90CtJ49XWu+GXEbq9v2PW1MLCrzSvKy4xc0awEBqqt/8qE5B1vi3UO
3VjvQhF+OGIfOYIL1lZi8HvNEEFfgl8KlNok82sT+iW6d/1Zba11o2tDvVnc6OyPQXODLzPEH6Z7
ofYk31FZ3l2rzByGGDOTd01oS1PBAJPiU57iyu5o4F8ZfUopGMfGzZndYd2pQRS1pHJMun1o/paF
HvvoSvf7cNJxpcasqWKJ++bPVzNiYna69Jtvjtokb1qcF6DqdmaVKOfsfTqF4rUgaYZcJnm0PA/I
hwXL8l0tCiPNl6Nui8Orja1JFXjZZ2+fBfZffjXfJzTc7v54hFcokvkRTYolcxtLO4Sf3xiu2Gzk
p6ZAe4uMCiGHXGhLk4pcc75ihL4DUIyqRdP9GFUoHY7MIDYaxnT8uIRTwYDpgkfzxxNdZzZRTIFV
urKIKr/zYibdvBGHZU5lUgTk3Hg/sucU84DaKApnrqOf2Tuwv3LJPU7hy8nRxPjBgAEUQfW4bAmF
BrvqojVMahQYgeDwB+pYriBKV0kN+6/MggMiLSbJuf4Oc7ksJ/0W9G0I7g0m9Vc/J2svWAezw4Ws
XfYEBN92csrQ2ET4NwH00hDYNvNZq34C/dnVIYzoK8yzWgxO20PbmRVOIUPQ41NBSZLADwPGi3wo
QKgjxa5Az0lhyHqY21cWj2qjhQMxQnNmqzo3ZRDR8kx8XuhQAvvLjeuvz3dUGdYfsbtL7g2/2xAT
FVs74DgsSQjtx4P1Y7J1Sjxwf5twyHJiY3c/2L0gB83k0T/ZTGskZT9tH8UhoEj5/W+wZdNw9lel
3qtb8wuM+E68NwSqLEk96HzwbASCeMJFossGqFa4QR2IDpjieqpaXnplKaEDBfD6W0FlXjYrSS15
ypFPlhuQWJpWpYVThsJPHGoxV3V0UsGtZmS6yfZOiZ+6JZ0pIA6iYh1Q7wwWZXKGWhdWN8R3tFHa
5lbrtqom3Gz81fYs6mh9BQXWU50mz+cCsSvaXhBrYA0jfrCmv+/dux9G/okKuu+dGUKYjJzdjBVe
H728irUMktQ8KD2sTYBXt19nDcI4/UHLzocXNMMr0Y3iOpcvDgAWwd/u9yQsA+OyYXkFZ8z3wcmP
2KJA6RV5yZ6eClQ//yYvH9zPDnSJaRnUebo4XklRP2ByB1MMUcpZf2NVgmz/LuoeX8k60LbCLToL
4esZmlvMDpCwhPvF8fqwWrL5j+7dddnh7f3pKBq+tcD2mKOE1ySJiVvLRoSCoWu92+ra9qKGMiHh
ub3Bny+tObSVda70OVaJiY2LU07cUnLj7iIXJvmHh/3P8NEPUb5hEsPnwSi+X8yyhWlfkdOgmlzk
UJvkO1WqPPJkISggGvxmeJnLNt1TSkbr6b/oAsOns57J3owJpIH0CKngr7fOjkNNaBcvlBaTMpZh
AZgS9CPPYH+WuiLMexbAUWUxrl5Q7/45h3WbjZaTK7hzLoAlD6wu0S1R2IEBcZ0g7ZDzAVDlCLyh
RhBq2c/tNDPIcCeU9Xjxt5gk/49siJj4/hzLVv8dm3cppM4EjnLhnxUXQizUEDqvfUqtbLZXUHby
igL1gUDOHBX0EAW2evhfdlKt7rSLL9H5m6TplZjsDD3Yaoc7QUeN9zVQ2C8eS1qiQK/N804V6IL/
T+TAjXqa4r9N6op5XZzXH+PFvmkPGpp+VBQJ5q6pKoeVnfF4w+iVllsTsB36nSPcZQXiPK6bq0pH
z/0GnsRZ1Ui+nHda0pjz5YZQtI0X4wVwC5zljBRWTEwb7+I4X7q3qRbAZ3JKTT5hbav0Dt8jMrSl
cXVLeFAxoQzNjPnMoE0R+/EIYpDcy7SYhVSXl5/F6LxVHoPjpgu2RHQNzGROdCuDtcyJH5DHmUgl
L0w39rQUb1V4eE1Bnuw8+kKFsxePo7MOlLQlpAgkU9vp+68xwbfK/ouEs+OUyAM0jA9rPtY/+pHE
jYGhUTASTWy9bUEpVXQhpzHvBkeJ2yZV87tlwHAyNc4NUDO6t9I7gwwG+ZKCmLfqGiSKUaIJlnOU
HX2NLFyKtUa9ZMa87KgDO/+DUWp27LiUjQ2IJwI2Ho7rw3grzbrtgBLez2e6nQRGPY2Mk1vXhC+x
meaJkwDm2tkKNYRskUHp62z3uCqbu/lJLjshiEhc4iFLB+WrmBEClxz6vwBVaO6519kQo2xsQFqH
f+tcOr+4DqKGfyzftC8r3u6XDvOAhl8pr31J1XCFPq9ggElXdQWHM4/Y7eo+vfrLVNj2eyEBzMlk
e1E1c7n8tQ2VvVa46bYc6Is9hbkV3RN5gUhtnUc13/B62uAaus8Fb8+R+6vdmPYmBhe8Milngop1
0JaK9C06y0cvWgbKnuN6rnARMYbFdlep1zopy0T3iSbr2NwAFPlURZkrp17pAHxeKzwAcPkjt0sT
Y/polxvFXTRgWaZthZ5H5yBUUpneGbsWx3DvJdm2YHOUIVvBtMtCKoFv6uooJ0C7GDVUWWbT5uV/
pdA42iZOC3ao1kPS6H0UO/0OzV0mcqE7aFSbsqul6/6fkUR0FD74yNRxBREsc9QCvKey8Kj8cuDU
ZZg/34TE5M42d5ITc0cczDmNHzm+I79uxc0+2RVIxT8AUvKDtpHs7yAw/ZamNQiWKXBqhogaUOD9
b9e0mK0L3m8Bj88ri/nw6/dHPE7x8iQvoGp8F4wMa5UjUdxeqwa/w07tH/RAwDiz6prOxjuTI/fQ
N4cvLxDPDfgplqzf3jS61gCyFY1bjF27UGl8ITV162ed1Fu0iWsNm0C2vIi9wrpe7Eqm8Uvqj21m
0vFrFVzVmpPHg6UT9JTiLCXtah9zBm1hd4KfDk7XP+H3lklhHF1Rfowdf9jYb7EbkXEYxa5CXCAv
lyS5Rl7PxgLCR8P4/J3Wl6inaItqm0cFZPGeZMKJuu4asMauqV98t+APRFi1bb1ssgvquEVscbq0
Q9Je820mmwFlKlhWqTyfyTXAUs1QHVYfVVs9nbI/p2h2ZHqRRulLZUIqYXtvHIunVCuK026PfI2K
dj0MuYdrWNWdrwJwPVj+L6mgLVvX8WsgwOSnMdjOYluXTbfceOXnc8CY+tVwUQkrJQ9XW0Y5RJ2b
00r/nDNakOM0V5sBnOX4rClrbI/a2m2sQGEkaJU09ylCktlfrMOADJTkaCs5877gJZlp5xwKbJKl
nGa1tpBBXv7rfhzN8rPRw5UZbCUbBxLk1ONYHHok+A2atqj/fEj1wRs6fKtFJF1Z87SBJE37o7VG
ThpGn+ZliIzk8Lo7GBkBEtY1Uiu/tb8SnUrw4PAeGRwL88AiAHpv2SJP63bzPye09a0QU0mTsCpK
WL89lw/KT5sMSzBrPe5/WZHhKRtx2Wv8sp6O9hJCm2O+W+4/GyXNF7vqXrLe3EtrsMyqy8ee+GBm
AB2r5Gi3U4BbaSzPUU4S7eFR5SWcvUodPitgIf0tNK9WATc8O2jzUn45PD1Vzbd8xjmBGIFF+Fn7
8O2vsjwHhF+rMg14+nzB4N+K4UQKoIhM6DPbkP8B3CO9c3sf/EWzv3hKY73qhIPPlq67Y4cUb5Q5
UbBJiJclQEcGGr4J9hY3sHcB8yL3flpnZl/R+uD9KY3Tom89z6bVOWLD+mTsfvdStUIDk6Wqf2WZ
VErCS167aBKiLUvHFYt1z2aD3guXiBvpNDbYmkabrFQ3RRUIvaHaRDnwHQKXQQZ3u6CAz9p6/RLJ
p1RnkleIDnc7rifq5jTqpjdu3PsLqMEaLLCMaImFqqhjcnPHLBzRrpVgngnxsWktr6SSG3FZvI/w
TkZZwBtV3RhGVJcYC0k+rEDAQoj30AJpRTbvfi4k6baFnx9Ddvbs8a2AoQGFiPtPujIdDZqbT7PS
kqwiPrZr+2+W3PUHq99MPfJcd1YSBw6t84M0CX8KvKT8jcB/NqDhp3I3kTNHECK/UsZ0wShbcH1V
Ge/yDrP9gQS2VEaBNeMbrrRLOXnia5yqGXHwzrG7IoWLVXkeQ2EQZgZvetlFu8tthi1pAOGv2LfK
cow4bkf7ahIRUM+r1Omq1CXesB7RbI22FMG86cUE6dO89zFaEycyGKRy/6pb2rqJc+lFRR/PQYVb
ODX5fBW2vW6yEGSghwLZgF0JMBWIIdfLGXGnTdNOMMekluwWHhXY9r74q4AG0ckQI7mkiGsW/tM7
0fJKohj+4pY2MyIjeMv1e8qj/jRmnFV/Nmf889pDLCze7E7o173HayxIggjpuRYZRJE46l23jIoI
KPWGgYYNUOoRL0USz4q5brRWOvnSPFueLCS60pUgxwJ9Kfc8B1785wepEBQJCsT49lx+EhOlyP1B
wiVYe3wrF7uAT8NDBDuNL/K0IQUwnw438muN140zY3QPkSZo9RUTRyHIrmhuMs0bXophAd7qkBAC
TCDxUMqo8ILkFJVkffNsUo/hI3+MnMp/MSRTp847WP1oxmw+MbKVSxNgq+ahCZrDUen3svPN7b/A
YKEOtyYvfWgA5K2aG36IlOoxaGAzBXiLFKbwf4PBbiTETC0oh0b6Z6out8ssAf+J0/0q7vl5opMT
MUUYolP3H8CK2W7E7ovNvQM3lXYo4nIM4ytret5dyj2W4Lhl1Mq9lLHzz+asfm09VtmuCOFORMxI
wCINqsbbNxPbWqcVC53PJgMEy2stVSnCXqS6lRzNuafPJxzDlxE7oJPOzS9K71iLqmvuOQGjr/dT
PQYulPPMVrerSt3ArxfTp9XqgEypoEb6u7dTRH2O4woqN7baAaMYrw6PwmmWKXrlemsvyKGGaWaX
hyewJl+dOPYafLfFZpVgPpruMkk+SltHXE8hU2yszTJV8tGPmx28/4O7xuPgtICKXb/d8Cx8hXG4
sS55EcNqkmQypjcBjo2IaLRhLPSCTtLCP/1Qzx5fettEFHo79BACKX2ygRh9mj//+es1FpO8Qrcp
QNVpsSY1yiT9SNJf0SRiDbXD1qfwjLXiZy4zaKsqqbzPI+dGmZNEnWJBRbsHpjXwnH6budO4AWZn
YbXzF16L80O86ZSUUvdYPg9DFEoxc5GzjxvqjDxn/rQ3FAJnWjQA9NELwxPN1hXYNwUPdFvb+HYB
7qVFZMQfCQet0Gg+lDik2oU18Lvb7PQrjS3JmqGL9qC3W5oywC4xjHYDXG4YWdVYpIqaJr0mn97i
QRD3o6XgiSdttbEvH1ymTDPJrOelcUlKiv3BSczxaXK+z1Pi86/hN4VGmJYWVntit6y5ce6eSOWJ
0Yr23ucN5IfZxSVzeUjwT7lodylmUDg9szYWfX8ScD4qHROKffm0znx7ZawteVgsMBUja9OqLQSr
tPLl9ALeoFk6Im9MVGQBoiO0qwVpVf2QYPUmsydDmp0HOf6Qidv2W/FzLp/M5nLSjIV8GTmtW1nw
sQOBad7m2eRkEsqMqwh5RHxCc+af2n+MDZPobjWyqH0Ii1YAeYK20EtF/tsXXlqp4NWcyKsRG0Sv
i6cbJypIEz/fpAA3bQq85SIMaYCJBvAF/lyx5kGA+5so+OI7vNERAoXyeH+FHmGfeVgkSBX+o4Oj
wrBKRAr1kMPNNUEHbRDUMJK+17R8reZwZn09TcUHiX0BGP8qkIlwxl7AyU0ZPqJjhSkfQFREX+JI
vleCq6sM53XQ0cl/78QSql6FjOXaQrBvf82ed573b9Cfj8a+sjC3A9ScA/9p1orZ1nXrYdqnGet9
mGe/LrAU3bjKVPuqdpOzynINM6EJkxaVkF0J8TmrGkFAd58WLXuU40FXtcw0FNGvi3JSI4wYwlJo
sqDkxH5fE8+F5jd5yvFQQWpiXu5D8MTcNohlHUCZy6daEWJJDZQ916dhkpbVRaamOCQqUc2YJJB+
qzLRwlYKtt7MVIKReXtaYa35wCb2W9dLo8p2TQffLGrjaviI3JgJAo3mJEz7gsEFFalUm0WnFEwb
GT4bjrvNz+pRlDw4D3P6gKnuudXkL36r9IbJku5xJWFzwqOsnXLkd8mz0ssO3xzMvm7X3SsBbYY4
v3ifeRLo2kYcAylNcsAF1LgR8D6taN1ProYrvkpno7idQmp10MbupF8jwMkjdfeaf2zYvWMk2aGx
3pBF6sBGdHFxazOLqp3J2exdWlbHKlF7WGp+sNK1BtftAAS3NZCauarx6ocduUPG39HUzY3Bdnbu
HE73ET/kN74tkuySkd/VvAZthp8lwCbVLi23skSqkkjpGmKPt/1NraLBxkZjjJJfPiWPl4Z7hxov
5fSpCqRUaaoBO7NnWpPRSTeR5LRaHUlBX1lU/3lIA9NKHS6Oo0OoF2reEAnvt4vud62e1ZrcZw/3
q/SFxekm77Doxt3x/+PkVkZBgPCJQmUYj8eAxa7tYLED0JVNDFm0FKldzRng9ovtNhHJKtVrzu2+
4AYLlVZ8UNS+xI9FR6RUawiYqn+QNPexVjZ3YeHTOJDk0GOMqkM9fKTvL3Mg/0+vAJXuwOHssE1E
j7pHIiPrauglpV817F0tI9QrD2WrXRzLpWX5GPwQE5dKYBznSTH0qULt5sQED+w2WPctr7/Yskhh
4tzYPTAYiaI5UlJodMQwJOznal1IemyL8IJfunqn6T9jcjrJ4H2xvnih+FgkmWdc8SRIYpk9NbtV
MWeJhai4JaeETDft1crwzFXU+VhBPZX6GpFy2PeUdVBFoK4t2WhEmZZKOz1Kbbs/7EBzN9HTU9SF
cG5R8yx56v+Z+0b+wYfXxjXH6HnovlMwLv2Ut8KgyCY21lLxHMIsx/u4d/4ymBru2MMjdAw2e4Dy
bWh8TQ/hW0VVSyF7KyOKpyGwOznldY/oq0nC1BXOJ5c1VPRc5D34UzWudZOurL7TNWOEwpdeNu5G
rdiZ2vVCyxgfQjUU5PtsBhmS0XRFdyPTePIzyjr4icAWs1d0rhT3cFzU8/auj8n5B6nJZj7yaAnJ
0+2DDaBYY6MMxLYcVe3Vn9uj5qNwfJLE+mLslb63E9tmtba3Yut4VJ2aNfVHv3GYi9ZmulNoZ4ZZ
bdwIQLYIa2qEAXnVPTVMZY8Immf8/xEa42J3VrxgQB90BO94Qu80p0y9V5fXdfYALQRM3Fw4Hj8k
lG/UebuBSAbh/qgjLUATFJSH9SBh/Wq7oWcfDElHpx6OzXQPx+3igc4x8yGi/BVQ0r464jVHzXuJ
Ae0Tac0aZcup1VFsLxc8N8VPj/0SdA03PgoI74POrL19qUxfxOhM/+DPD+RUODF94BJbx/spNHL+
wgp2MOwI1WbWm2VAM/QxHjsvi9Z3jW0gL1DYGV9/5+yQahrnma1EHsXia4HmH3SqI7Y1vlRVa2zL
ge1gjEqUiGD5WpJElqA2bq0mDz3dFdd7AAHlQJCi4jh2Yx6uq+4Rwxg/ULzNEd6RlRD1/tqzWN+S
+dTX/S1RPCQUFrY2tElGCiyGN+u69mrzj81a7It9mhdZ4/DaShoAvqEeN4zjmEOgYA4wNYPELBnP
Z+eJhcQO3pEOUuReLGrkg2jn3iZX+JWEOJKM5wgEp0lmZwDu8dPavaDuUBMPMHKCYTIc9WJwcKMx
j5u8FFfqpfOmmvcdESnsad6ThCxTfjra4xt+S5AtGRjq4WbM0nIoqFFfJEfRO09/EZv1mp5Zj6eX
DzCdq7isvvZwfNWs7T4G/EWIxHjrP8bPDjQKWKLw5DqjRIDQS+GKQoEK+H1WRYiAXMmqny9mLtap
wKyAYyfchh+vY4Hdi+HRK7KQJGSN9T5CeFckNcknPWu8s+zL0TGOzESSU44xe/6pH2ijNhBCgyfw
Dj5EuCcsHTIVxk7Yd9wwK1RV9n/TuHd6XBBZjZ6EhCHdg/+7IBrT86hHQe8sGhv/IEzR7+LO7/MZ
/6b6hZTlVlWIJV880xAAA/HdwUULUHSA28FBUxzIN87lrAtfD//FjC0KQQM07mz5X8MDYllThfcj
dnpTL9Hc6/Wj/kJ6MxulCuH1pjobMMNgAHdWBnGLa6vUwR68gz4yqLNR58SsYofT7nf8xc1ODGSB
A9nxMq1Hxjt1hMjWraxbdMgtSnlG3/gIIkF535uU7thr3aK4sI5cMHQZnG27WbsIF+OppFzb8XCd
VuE8J0YCpxE+HS0r/KZGWKwTnHTjhxtg44sTgzdKLWlcTNyy0MPHrcczjZOzTm/I/UgZTX7wHOuc
Pz/k6OAy3y+RpQna9Atwp7uCwy9a9YYPDVI5aZYn7IwrEg6SZDvHpR50NoEs8TP/ENBuManv1BoX
W3sHK1xTxqOMOL+mfOVuSxYvGmd12ztF31dNf8q/kmgLNRFWxkSwHFn9Zy0X7bwqxripTOHtfbU+
zlIAa0V2dzsDHpVOwUDoYbW8Or9AzIjyxL/bmxniRX32jTisy8e6xxQo+MlG9YFueWkwt02GmSSw
iQlxTEGR4dKJ4STlLcEikQEyjbihBKONjZObSoBmqGtAaDkVHA0pJV7qxHall92WNePciZjjyJB1
tbcZ0SQdahvSZwcbAI6RZJyIxRC3cFhtFZnxwKou5kvjNcTDAS1MBE8uoIK8ydkhMgR8kiwXOl95
L7oEN0XKt4qrnLJDY+ybx5Zhu+3sypdboCAl0R5F5tyBVaBDvD6vuTq9f6JziRaZScHbBgo+Dajg
BUMszj+083efb/ZbP2vtHmJ1lfvQEm182IVGXaBGdfQkPIgCbvoKZwqSXijKZTSWjY43QAV2R887
hezXyKdSPzxmQBcU2e7dNiIPv/qrsFIi9/gUT/v9a2w1kNV54ilPzybU/9qancuNpLpPy6w7yLG1
ocMIYwSOue0RXlamjoYO972WhT3dxBx9ifI1588H737fm0FlnFE4ai4VBZ3NDC/AKVcPzZKH86GC
yIBpxsIydx7Umgisbf0l2biMZYCWY/E89FU36o7YmknqSm9Xlysu+yslfMuBCMIyK7P99A1WbEBv
oIURSzn0ouUmnnVJJVjHjEqHEcWoroTTI0ge7/MwcLu0VkxqofjXw/162Jy1o1nKQa8HA4w4NacY
rDgCsBjd6dWiTB98nTsvj3EBnUQtn6ehj3mY+2yQ47uthYT1QzFAO4oOCXrZWcR0rAB3otK6Ci48
+USbIFeYXJvqXftGsiF0VvAAo6RZSUXS2seSIpV0a8e/DG9gQGoipCmTWXgotyMP1U10bVoSxb/P
ruNummMEtc3D8bzJxQp4crMqjx9AWwp6jxymw9ZaeAJ4qaGFk+lkPfVeHbv8M5mZNqQOxzuhIhcJ
kJZXkj5TQQDLOGd3LbWCfkLOzv9w4mClnr//49iHQ7ig+D1UstcBAFXo8wNsvKjPMSXkMkSnILv9
RRGYPfSrJ0qE12QwcE+nrLXMIZAA9679eHM3ecDVW1sWgWkmdM6t2g8bUtNag6qNoov7cduWoZ+8
pyhC1gUJdP8MOE5dMezgJLiSZvV9HRzo/vxJ5nmImKEjXgwKkv2dGdHrqI0qLqNVvXnNOMMGrEOR
YPt+ckUEZNnRqffrlEs1UfshSF9FZGFx7QhzKkog3lMw8d0br3HyJo8I3pIdDV/uBbpqP9M5YnMw
um8RIj9mXE2+TFj3sdvspr2Xw3tLmzCXkNjY4Y1cKBKBV5kDqbqn4XJyXmL0LJia52RObUgZybC+
fr+4NUfxKHxSNX+VmuX4UukzVqodIOmm+4ikEpkX3Ieb1mZw8b8AtUOeg3FGRhKGznAAFh8RcWnW
r4xJcrrodehPqhWHW6f8JvelVXfX6pWTrjr69HzPLYmgwW+WAl375JXdN6SLZ7DBBZk6u16V+QcW
2N9ahKbwP1LOvKGn7diJpdYev5DRYkoM0A3Vw31M1nnRXCyLs3FNQAEZuBCkyUHVLVkb4/dM2cfJ
Xw/VeM+qJaiM4ALWkTVo5UHnyV6S6G6m9v0w5GzbfQvIwPciadiGX8iVcmg/dK56PXf51g21hMz3
+k3RvvwlzUv7voTXZMmryfj3J7vmwuAb5zGQw9lcJ91e1Swv5r39za4ekeN72TjPTQWYl9XHmNqb
Y/1AmRU2mT8Xe0eWQE5HgYAYQDoHzYt3qwdGSG5DStcPTA2e+n0v2y9sRjZ0I65ETNxC84squ1TN
BNeHcHMxVu8jwQzS87W5NSkA9gttUSOOUv6yP4wjEdKtFpNnZ6LWUxutZzaAYegQ5TasfwDSRrVr
lW8TUWNPz/mv4i0UMwvYAjR/L2pvBgA3JzaHSaisN28wnIFSqfbPMGLJEVZLTwA+7i+fyu8TnPhx
XKdqJrmxktHxHcAoHwMPrmgi/R0el3VMOM7uDUcR63MvUXnhyaV5F2f+xJiwktV6ZkDWbLIl49oa
rCShA//iE4DllfovGui+PvFWpLp9JDOTf4f5gbEar9j5mBdcn/31poYqB0I62+Z7L+EJAbqCDup3
ya4hmmcedb9BqRJt+H9f8BFc0z65aHq+YGGmqETCZn/QGlHtOEey+4TjD0GYO2iS5B5lPJGY4kas
8vlIlkKz9wTQUV2LG5McdSgYPVhqdYY0e9BYOPQ/XMRhu/6EoxS45x9rZOiSvh3vw8EjqmzoEnx3
vQFAP4j3iXSTRimcfl7QPgTPx5LvF1OEY3472L00lhBorlemFI0SalWRQtvpnzNUWOKuCLV7VnrR
1EAhiYWteb27ulnrM4h2FCxqU+e9ay997JYRK/thK0AmVhNGKTLOngBUQqZXROt6d87ZkIMYApgp
1Rs/yVrklFhcBe9HPQzllhV09BlJ7OlUSWyQIHI3oLTDbjMO6VDWM0SlV47DfeTk7AGQERwezTif
rhlyZEWysvWzmtKGicNlFF6EBA/Zb0LJwH4DxxZ7rFKrR27IpQKIdVmYZAne9X2OWdAR+tKpydGN
EW8oDmQ0wLWLCopUXNetwZhzMrTZHFUV43XH2/95NZLQ86avXe6ofjr9NaSjRJfA+AzfwEyvzlPY
uWlid+Re+2Nwcbpg5Qm4Emkmbc6cce2YUmgKAZNJxcucq2xX23cm43PhsDmRptWTFbQlVZgNWXtz
+mIBgdFuuor5nVyAu6ZNbXlHMtCAYRkGtIszfuhlV2qeOanaFInfkiaTzSuSWDzzBvgziu2nlwgd
nIPJAD4ZW+trKOR+nc5iQ+HA6JOcnjXLn1kihBU444NVgaH1WEflLGJ3FXN5enOAEBorTSpf+D65
c16NMNHU1MTH4aE14AAnCax6eFo9UK9Z1/jN1a28AXXI7SWTIa0E+9NBuA4ynxkOvXivPI7x6w8N
SQ1skYmvflQe0/pBfiA9aI++sDQviYXB6PJsvMuc/C3eYaCUYxGJltWlVneWP3cS4XETl2uoVntF
G1W75SQXAC+HFaQro5jT7814yicYI6pPtihXH3O0tJrKt0H5nK0tWW6Ttvmjm/aWaEO2FbZN2zr2
lXBuhMTmHrZKDHbxHH3G0EPCNV1iFSfNV+KXjI+1OXY2go5I2pP+miUQZ+aVZ2bDmDSk1vtvRlHG
j7/GG8Bsue4uPeQyMxM11WCqcCBmaXi6HBf3z3AHAhY/cOI2jqQZM1Np+yBkd3CL3yLRnUAOBC/r
t4nDbsCbeiXDQNMIlIQaTsjT/6Ezjkr5OyZdnjuQEOmEfyvRdWbWFv3eV9gs2CswJ5fxEYh25/JA
yaz/uz4yLXC43BaqH/AOWxL+a+uWZl+nokvezlFVIVgk1eHn6DByPfe29FRS+zwW9NFjNta10U3/
QXSSICmaMfcJyk0BZk2gGLIQ02aeYQ+XrJc4lu81Ey+M9cwGD+mOBIKMcQR2oVmHUNQ+w43AHpdA
zzH10n8DRchpk8qK1xQVsdMVw3Tx38LlTAYE4gEjnE+8A3Xxy8RadoIPmpYqYpwpuLLazTOWt5ai
zJdzCMr7sFEq77q0ZLbtU3B6prQMhL2+UW/u03eXzcHVlJWrcvOlqvnKpzcVcZEwyCg+gNnko/9F
bghNo3DWoAgwta/T+PGV4n1FYJU+tV22rJ1jiM9uCIdy2GVfFvGVJYRsvJBs8lpsCOhj0OOSw+cj
g66VmZPwtTwqn0QRRZfMkzZ3YDzhccqjuScQks6OvIIuZ+TQu3/AqNIehNAmZ2BVak/xh/f2/p1P
Nsx4Bl90gYP8rosZXs4i1h7AAF6nIohagede0Su9xzFsWWdjfpcIMCPbSlji5SVIaJKi932O0Frm
D8YH5wZXxK8o4cd3dumaXTODQNoYS6HUHQqGWHtLmyJe/UgZxoxkqg+BvK+MYstS4bcDEIgL/ds+
T0rUTJklmw7TcIyhUJPad0eWoThPkO0+NDDKVFudSMoT/agiimn4myvAKE/nk8zO6OU3aF8M7Fwz
Umybpo0ZtASBR+i5nJfX1DI98/NkUJ4jVazYGxVxkf8vnSRyJTDYBZ1yd1LT9fsQax95cNUcMoAU
T36raE3SXn0qZ9w6aMHIyVOdnOA5+havSS9hffqKmA9Evv2rHts3g9FOTHsF9rGMKrZvPQACBHyk
ZfNuEURejyVBNWImF4uf6LLmJYx+Bq7G0tWgrQayWXKqewcbrar9Sx1BdOCV7+KS+AF/Pdxa7Clr
qLna0Q813ap3kVeEJM1EFoIi9U0c9Ix5u5eTWxJEk6O0se6RvtFiQLigHTIMFaBTE8vtAd4zPXNI
vjGVKxKZ0DgHV4WV4gJJ/FsnO8kQZpvD07N6GaL+KmmknYXY4Vgj43Y3r/UdYPO84yIkBieuDSeK
OzsIjBYTMRPYGOPvWW33hLP1ekea/zoRc3EOU9MkBccUhpnaSiNN83tNSvLYRgs2qwB0Ks1Elmfw
zCIYhy9kALkzm+rjR2hL+SAqOiYcA9PRGGxxU/UPOHut600NzDxvO+OdJJey1C1p3qJfpkiI2p8y
nOEG051LhsMq6CvEtpE5TopsMCV5WevKZ+tCiameD3CkcZiEPyD6jPVP28sWSlVU0/WuWmw8suME
gB9ctdzYGkiJ+jQKIwrGhZrpTd5MZbdAwMhzct15KwHjtFXCQx7y/j1Gb1fuydL99ruyP/o+vgxz
EAKEQkmGY1/2JnClwL/ecfWRdVfFVXgQMnxzAkZCf0XvRAA/kV8nXKsJn2n8gl8lAK6ba8o7GhnY
lM1ujypLH8vx78fweP0RM9hP+XWE32z71TAqQVGSJp9vpzWR4Gr2wLJ2WO2WbZpC/ws6DOEDeSAq
4vhEEEWeCdaVblhsbiKOLP8zYbESJXnZdax9mkNzYuHx0ZqoHc0C3aWeHEdoV/ndpgWKAkoau9VI
AuIa/u9tt63h73QkaDR0SEpNam3H4eDt9qq80kOvpN667LV4RCISxxEiWAUBuEtJOcgwHhNA2FcJ
9nesuDSAvKGQ5vvzSj8FKiNCxeBvi0q0b3PkRigfuXxWlrtT070I6HJOetDPYs3nqk9c6I8bWnyq
Oh6hEZ4RfoRL43jLsjM9K4v/aM83cILAaSJYQ8jKv2El6oyY66J6J7E1+os+gWsWzCTJBnIjbIUe
wNeR+odMoTtxnzaqRcZBwvaWeqEztuzTJeCRQVrGfaDXxGXdf0SLhWciZoK5uApiTjACr74DH+rH
KnH9k0l32teS8r1lfsJg4maOj5pNBb3mWT5OyWuEKZcF60bNL/4G8/BCWjboHb7hzuEvX8rwRljf
zvIo/mx0QiTP9b3KLMDoa+YC+jCjOwkSoRGd44Ngp2x2nfftoNrc9cV/9h5XhRottNZMd1808aRQ
8K5NkYjZsmMRYNXxPkGCXa7ssmpZg2x7Z+EN0Lb6Ah4H/AIBMDFF5b3CzbjtVV2A447/EpJtYEcu
7ls5zLa8AuKTBb/EKYNYl7gNi/42ulWCQPwHn7dGiPZmmr84SN0wXLYtH7kGpJnQ6m2kP2YzSrjR
o23qRremxouJ7TQ+z8zAPdUHaj7ZWSdPj0yI/L5/LdTpXGqs7aBvEQsdVggc3dWE2AjK9Gd46Dxs
AXTFhrjYhjOur+6xkQiL6lgPL80vH7f6WJv8QW45lgHODEK2w9upSicNfO8lhfZJsrsVNcylwj3f
wFvzzaR6Kghuxc761Iege6YunbvYAv3tz6Iz6K4BegxZ9nsyvOF+JuzQO+Dc7TL0disEmilPvPn0
SgJr8oy5TT/Mql8eDu5cKe1uMMxRhSrsZMm2zUtrLlzeD0D3k6e02QJ1Um370Y6O3fKufmLeyVyH
CrAArfXj52CUexaPKbkWat0kmwg3/P++EAFCLuioLWTg49wUHp7ZShfzlyBthNHDvDsClhQu5T0v
kjWxYohbiZohUPLzdPIewxPAm83IT7lp9rtpZ1LEUUTXoa5vdmSvF5azGgO48MACh9jBPWTRZg3N
vHDNw+TchdE6IIIiDxQIdrQ5EIHILlgexTmPfR60eZY+6tzjly2jXBvzEafrcrrcuSg/3V2IEXXo
s6Mk7ZjJjt15Ok8wWULzttVjBL21LmSOsSoQLCG7ztZql8MdXpmOPwDfZUxhq6slXeSV3aBSg2Ld
sO3qLNEBa4o/7A3vzurdS+9bg0kTmJXFZ9fSYduxWoSrpDtU+XTF11J+xMN0J4Wzjznay1o/keGI
lz2E/O97OCD3MVrHVWaHIRIclOAbP5qguglDZNNThJi7hn7PnZkdwycCYME23Wo/zykPSfIWZ5Fg
lWOx5cr3qIrYQlRJ+l3XGUYtwpu/v1X+cw8CrccR3YYnkLyXhP+3tb1MQEVMvFFndAJ4x11oYAbi
a62tX/Mi66jU+H7SyU3kCvrACr4maoJRmj742rDVMErTKYSvY72sY7S5N+csmtxVw1lRsZW8hhF/
QVcgaoBxyNr2n+lqgzQdfjrQOOWsAf3oSe9ki1/lFGDXJnV/BloHbxGAZnujI61paf4TNjdnjWaN
iYLFCrXZZFRazIdv7Tv6uWkLX0cfxVPtkdcch8mBa3aLUPuwBKC4kaEarBbQALLBQUt6dMA6W7OD
8wmHfCBqdoDPart8zMtQ9xgo68GhMgG2/eE4l2EdZO7Nz189XPlhRMgyYgS/eXp+7pE2bmTLROiZ
8mMoMJOC/l9PncVLIx+rgQxhcMPxvBVyegS8ods5ex6b8a9ju7bGt8TvsW6UY0AQu2TxPNfDPf2n
Z4Cb7s4KiVd+KL+YnaFnv2mqPwm3iDOKXrUtNVB+f/8WzRSoYGzKf2KVctO8WuYVMllu+JyXO20r
VrQjiHZ1uEySppPVTr8Sm6sT5kHrlkLgYiBDOFsJQBBqn8QRSNWZvWMPUs3C5mBe0tscNrlV06SR
2jWa4vETAp6g7EpSUa2G3F5bKl5l94EoFBsZBJ0IsHmQ3FGk2SOMN8S0Y1o7PL0HuEDylVKNAAG9
6+xrWbEwDOdGo4fCfZ+WATT/Mz4AvSThhV2ObQFqquPxXTjgu9EAMZusIVxrGsP5k3EUOMVE/ay1
K1M1e8bk1LIKzuI0ihzV3Y3kVOQBUe9/Rzt8WAKe0PFytDZu2fge/BNhYk+UmdfIkumCWVQRlEeg
Fn5JLBGG1YQZEJhYZgCaEmHXK+PyU0Pr/CwEfi+azjtlPou3/HRD8JYQqmnu3bY5zVwODaiIlj7V
pPOwQg0sOpXy3yz4Ph07ZENw8wkHLiu3/M1c+V2L8Tn2ldKRIAVTxhAvpaE9ZaMXe1V2/ptqjQA0
8Mr7HQBd9d41fJivSgxW5tEDS2mRO7RK/8hL6Qy4edc9PpU7roExG7BN9zXiiB4D7PRRLA8vPXbK
j6fLrjzFq/ACqP+5y8xSjtvkjkJeRtFMcanttWfAdufmWtw2PjwvyIgDrqOw0K28mvEdEXTHikDy
ASQc5V54MVw5OgS0zjMCLuqNbhbRBYV0PvUJgBl8yaVzRkYo8pmT27OmnnPA6jgWfL+0dL9YrlJc
06aGR0sWX55FfbdP0oexXjYRbkN+5ZaD9CYcN+Vw6moAsPNuJ5u/EfgpMSYdezzY+bax5FwzCnXD
apNTp7Nz34Qz0leTCH/bf0D0tfuJ5W2Mi7wxelw2u5JyagpAMiPeUc/G0Otvu3ItUjRigJnwv7Uy
w8HqPpp8BP6+ryBneH/MaIpSQdGOUqw61Cs4iEfp3xD51B4ku4B0a9QdR99w/hintCFpHXwbvIYH
SCJDwPiRTRKg94+hjWh+jvl2YwKFHmxtqslLK4UmPMlpnrdZUG/gkiI/GY4KVIzsIfDNgrhE+A6Z
s17v7M2iAEML5QsOhkiippQJMlHVoprCAFo4wTjVXVhB6qgUba0uRBdEQr5BMakhNndZHgDDtPT4
8Y/J4D41zRijcFz66MCv3JPkCCESdb6kfyNCYlsPP91TaVxDIhoXSOu06nozwwuY9w37oUSujR7e
1Sd0Ed1TatMXlpxtAdlfhRq9B7n/WCT09Wp72zb32UOn3HqlFtWPXlMoI2CuQAvqylv2VgdiFuOf
HWxL9S4x1e1lIFBokpPiJ1lf8xqsI5gV94aIY0+Eh7WIh5GHxFVyYKDIJnHpBr08dMJaxXg6UPUD
gRhpY7sMkhZ2CbJgi+j+0eTDj/3mZ8ZE3sdM8nIxCP7r34drojdvIYJD/uVSzA9MQV/M3m+qeIXK
ToWg4INsMdYFAkOjiwioqoNjjHf2y3osLs+cGYgJLFzpi2Haq/Q3EBoERPC4NWRVw0o7si7PGifK
eOxr3ooTaIcSZuSfmwn8+B0YIAMpMlm8jJ2BMdo3UpKsGlF2i28aDdSDdeuN+jNeT3rzevXSn5pj
IZFglzKtj9CTwQy8M1Lo2G+Ma1LIdPITp+tNRyiZOWb8JHbb7/xDxBuSlGXedqamHG7iIPQE7sOa
zhJlZzPOLethogyZZyLzepioU1S/5x/WoWjcRt1fHdXMyRXbd0FN+nxbdzPK9J3JXDiBadkkZMTy
VkgwUclC+ybZlHyU6xEhEwSoOCtpd/WzP9tnyYi0dEcFSshyu9MJuoJBSXGNgaxU2Qjw8Amjhbm0
BtxrQcwUr23zQSQw4xxQIwjj4ZcDxZn+ca5ONLRnYsVAzn6+qcQ9nD11krfwtzzzs63sS1jR1Oyo
q6CU96LEQICrBzoUKoQVdcOvsYqMmGHcDznIFM6pYK/s4+ddk244MI2A2SY9EkEjlaxuYjuR8JhJ
duU1nG0Y41Ri3ge9G16WkgZspPpC3qc9Xuagy0DSh1t079otb2Qr60JZudrGdFli8V/Y8pLL6n01
6BF33AEVAHqITOwZSDvC3JawpGOnbloTl6mNkhgZ6pye5BT9pxt4YDgZ7msu1YgDNai21Ew+7mK5
aEo7WvF6TocS7KC4woHNINN0mnmxQ9D39pGjNO6xKO++0iLu8HSbyPC6USv0VjmlOTySxqnbAsYJ
yZzDDfQ8qRohulNGYpgOCe5RaUTyxK3xJAhnz/o7F4i3gxqbAH9VuUVqACbtCV04iRNPTo+W1k+E
YN/TaYna3XjHd25Gf6LAsxUnqzGMJGSzfLlWSbXddYX8gGuKca4xKabMwkQsBlBlElNBlv3ZQO5j
IbzH9RBrrLRlQfTHh3ytf4B51Jnr+q39V2UH/h5/lP4utnvxCsFs6W9lGnNsLeUjhmpl/WBPrvXo
XF77HBI1M/UJ4KpJ03ijcIYD1s4MTHNkiTIP7enQEtYHv021LapWUb3JLURthe7rgNbeOjUHLs+Z
jFDsuVNj2inzkKMo+fpw9DwfmXHI43HP1ZaHGOJu4mW8ZhGnDL07G1oQ1V0O060VCLumBsdwcKkt
mdPyoEBuHBahSIWdXZWiSj8w+WExecu1dlSsDO1Egf7Kk9jbJYmhaonwAh3wSm/VrXA0gbK8Wy7d
unOyeycjK9mEdHoa2otHgXq2D6o+Zv03ubUdSXuKNTart/MG2HFPceuULYlGy6EyP0TdWu0dvcAZ
lSgBxKKqHaCHPr+2XR3xOesMUWfpZ6lcYHqPPvk/fhNuvOKVzCQFXdsdrseRlu5MXkKHmfqDVS+G
Ra0dv3rXTgJTbqN7iA213mksTzgnwGl04IO/Mb1vttaVwlbx3oa0AtHhdvJpZxY3COTRTzWgGvcM
wm2zg3pUTY0vMaFt4g4/UmJXvpdvH0gxogsoxbCexeFW14Lu5CyjsdIEu2wgSJbebu2ixKjKV0Pl
TNtG3ByRSaO+ejuDQNZirVuZzpo/wQO1XvDXFn8mpITrrAUoxZo5p2K24aLlke0jIv3F5WeUY8Da
P2WYGuKPkr8KRPfDsA1dw3HsxTADGEYta0qU2UXVnZHR1i7on8/UYgK4E/bU+/JjZ6Qrnf+XbPl2
VumSWXiEupa6XZM8BfYGmT2myyXvX/oTTFo8TPkXmy236mn116UP/Zgdk/DsRmbqesiLDgKp/ffP
wvsAN1aHbXPuU4fH/nD2qIETV73DziNx1SNpEFmBR0JC+YTsZb7jnjqKlsDjlMTkMbA7Jr2RXZ0m
aOWJmb/J7noeBFtxyLYeurlBA0+hDj6RYXQa6ZlHJqZ2get27jrpK7ce7yRWRCe6nmNOInkA5Zuu
tDp+ORiauaxLevllto9yWgAMJj2CIFO75qrLItKLt96zLDYJB/5uFjzhrHEmD1H3dKM1VnMcBOdB
l1Wa3RoTs+aPrMPl75IDYg70hFaNIMaT2mwbbP3T6Dg00tC1dfHjEGYDbiVDDTjKVDJHk4IhN+Lb
KVnkuK154klOQlnbFKl7UTD5qdqHv52nV56HziHi7yZAS2XURJZ7FlsJKCeTKSy06DfItjbncf5y
6yRLBiFr55TWtTdJRfK7x8XlDeSZcxjTPKNEMKaaj+fkjbqPlFKpBihMYH7LUp7KF+iWK+KritU8
6gNI1Nmru/O2Uf1NQ6hATbsmLpRuwKVxvuwCSTZLK8+4L+evgVOCULpj42+kZMvgQrt6+raPLlE6
iMzztmdu9Dwro/+dqdp14U/BzkXxoe1r3zACnMmdsOTPxDOkMGg9vCPK1f6t4uuvDMzt8euEj3eK
Uc7YrCiF/wpvX82YYGei9IIRH9X+zyxT7Ld3WBc7RzDbEyuo+1tmm+UGQVdd3c5vkvUzxVtHWpZg
Xhv2HvCQNDRDNaX/IVF8ibgjBwRNJ2Fg8Bk/823Eq33U0Onl4Z2eEobhm2X8WgfQ6afZr0DXw44J
NyO5by2FRlnOWfJfspOwAVHg8dVH/Rf8t6svkL5KhfwlrMgQNUg3TXAdLfxzDQVQkq7gvlFiwZUn
v5cNauIXb9lss8vRuPFu23kKtED9I0Tl/lWWnGJBPXRfAvhMl3uVbQxA04UpymcdOLfAio0H1IKj
YMFOkyUFFkgIuwGXBqZCmxNWV7WeIZXx+DVh3IQDHFUmjMf4tzXSjVKJPnG1/HMwZ96YDRmla9eH
TJ9sebtFxJTl97Pi0c6XAVx44M8gdBecQ4xOAj8RW4j8/yg3P6P7QTmhrQnmu74iCTRM5jK9/7ap
XvTLm7EA4QHvlgyqn8kpwV4WuuCMSCP69BGu9UiBfqIr5YtDWV4CoV/wIh4odbntGFNLwWJ9v33y
bOKTtsjSI1UACWMpx7dnuI1/TdSjvw6R5iytIQlBzyc0M3ufWwD0I4R8IM7kJOkxIbpNM2Uy+bX+
ZnvsP/zp0U5r5rQjkTSQA+M+Vo/PDalDR3bhgYHsbZG+FiYXXfNFXcyTWRKbTNiz62LPlTgKaOf/
JoA8+QMmWLK0gE5lOs6V1p15ONqqNLhMFmKFcW3oOa1nuJeM03Pj/TZ4eUOBG8r4E6zmCMyEmMFs
J9wSQpRX58iR8AWskNLjfLIpOflpORoalZ3C/LgrKqJxMceMmb/HijHP5/3ZQinmsJecfrGP2osw
/2g5yK3S1f4GVIFIFNYPmsVRcEwt+43n0oQ3v2Gu4zPh4VLT5PH6OoMAA9qPJ0rPdFzrvdzFwIrO
sgzOXNh0KSZwCJ9JRURttbUi7WZwY5TKklCQyKmZ+4ky/wxZUfZtw/ik9R/DtAstpM1J3poJu7/l
kXUNAxwZRRrvRbLStPtqzJGCsr1Nzgg1kG2QB+gk35vMJp9ZFI5qN6cjfEkeNZR0P1UCh2i2hYOU
XAWnol/Oi4i1vPJ60VY3fz4RWrIcw78SabftIAGtWaQVJ7MuVPmxXoXWxdlT05YoMYXT4XqQN4Ha
fmKpbMzRBs7J2rB0jlOc3fHqAjsw4RO7XxkKsirr+/jFU74Bm04FwiH05hO3BcPSBTEdHOaQ0j6N
SABD+vTVMhJxH13rfCte52M6poCBusk9JgeDshbQC4bD7ffAyK2pIptBWU3OqDBA0Owxb5/T2YB4
fBgguHaKJPOOR+AAbwGND4hB82pttBH22ZYiR4Fs6bFins8JE6pVWEO5MVGYV4tPP3VmwaimQ4gl
Nlxzquh1FLiaXhsh5CDe+tS78qyY8U3GybSLGtvA+zKhOWFMFvWnnYIB/WB+4XncZL41nw83W0oZ
RLXkO9xpvMVRBSlDyibPyJcN6VDX7RGSYC7J7ES0peKOA5+tftUdw4bE5hT+AhN529Y9rio83WSE
mlAH7GDI90zUUqHI1BVtsDk2yX3XjiXxhWvpUQwxkG90oECYwFx+zOXWq52qRLJl8H/VL+kNZrm5
qHpvXz7KalIflcqpIXCqxZOVDqLLMauX1K6r8lKtp/JsmstLEecqm8+tO+M56hE+JwG50Pv4L5rB
ccz1hw4xSSISeM+NTaUqAf+j7vEnoCdyG/avxb/nv405j9M1D4X93NZL8aW3HohRpYkQDIIx0LVu
io/BFZc0pLbGURhl5EPZ8Ql4G/OtWBJW8C3eb7AWz4rlpnss8OSkxN3r9oYUkh5Bl+zT4QCblTl3
tZUUw1/PILNYCnwQUvNGvVJywI7ajWWJZSSgEBrTC1ekmQVymXXr/aDidxJiNg/tbT/q4P17b6vF
GYSDVrZZc09UC5ziH8gIdv2yTh7dQjSzex4PeowZW3nvmjjvvwCrKuIc6Wayio9gXpHUF2gC8tRU
qHF/2Gu33Q4GhFWw8CajLq8kJcOptEOIi07Ms4pmdAyhVbilQb32lz6SVxjIbzvGonCeZU9M70jJ
he0yjWns65dwv3/OJHWaiko9j7JrjhI6+PnmtxrgerGP/OacggSqFJTQKnDKvDk/5yeuVvOAi+1q
3NPP6va4B/lJVESweg9Jb2XHYptipvzh/P/UMhAThdCOMO/J+4YjjzwU3g9SL6636kVPNQOAqoHr
qmr/IOcfiXpMuGk67L4BuJH/BU2YogaK4gsnHceajP0aIzOTD++kqznZhKVR/bTMQxYI17zPICsH
QHBnL/BZLuol1V8/Z7a5cB01cYwHz55UbG+IP8V2vOdqXK4Ux6un80A2t55bMSG5TJfTVdpqssDo
BUy1wFPm88m+s0kgvumbq0319DCglJDMDXqAU+M0pBr1T2SowlfsR/5+wXy+wWZGc3mAHMxgfMSo
1jbHof0L13svPStLOwShZ2Yn49Yd7G46RUNs9phHAs8oeZd+GZpcR0SnPJ3ew6mfDHbHyVGgC2ra
EqOXD698E2ScuCKBiPM9see15rQkLFuR5V1NT86yu3UqA5ZXLwTxvPnp+3jSiAnmK7d0iVHSJ/YW
D/6K3LJ4SID83UqGLefnV1M6Xo83L9a9WCcqToRcY0Nmzz1/urp5rzE3s07khcauaE3D8EtKjTB0
Q2Jf9TBeGOe3bF0eE5UzLVsI/HBZjZ2n+mvjyuEgeugPoexeWzlIq/gKT221k2GhOXJIH/w9TB8h
upNDAbTCjqIb0TbyZPnL1HtF3Fnuo1+3L+68eVToU5VLW63B2xKIxyIrwciy4WW2/5hGgxv/7MmN
ujYIwIE551mdxeV/WXtwyzkfJ87WJUk9/Rwh0WG7OxvGmi4dhBBaz5sR62fodOLEkhBU4xd2OSzc
cgwNvotJAZtLJbK6Rm/4h2OUqJUn7/WFRPwmDOYg5z5ifhothWCET5qfX1EOwR+ePkdjMRbIh7W1
PRtDV/DFgqC9cirfaVym79ZMfwJpREWHj4kGqSE1Q7Yc1xcL7xIPykXnP89ag8FsFMG+k514ZMw8
dgTPdGBkk2oTApYmgCbCF9fvualWKCFNtH4vd2yDD4NCmm+ZB2XVcOgTPdmnfObSlpWdOkP+f+67
SGhUcGFf2sQw2AIGB5EIUH6Hk5uYdSV5DjsBqHWPuEyZ64ReUZmSwWuAsoKTBm9LhT/PLbV4WEPm
sqU9BOVJ9dYbI6vO8Cjnh7LMoFdGOyALVrKNSeWVJFXCA7iNAU5mhC3iGzCsANMJGQgvcyhELe4B
Eoy9CHSg6PFoN44m7TGAJ9pXhNC26cXm2RloW0bBExM+kmYlu5i6Ye77994qMMtH7+rwGe533uCx
DxKYQEBjEEwgnWfWvHxNfGIrgmukGLJD8syVpwyfL5iTQNBwpiFJOoWEErJKwSMCZJpUudiRbSaF
F7GZKPCg+Kup5nyiUOnii44z/xbOWxb4SeOZndIl8W9/gSY8IjqEjUZvlXbY08y/kfvP7XY7CY9v
1BgmEi+ZuxS0GS18y6qKsKnyBNXzPhezHWtmtGSxV1yShGc9HHg5+4BU0ZS1vvVYf8Usu6nkpcRx
i6usJGeKvwwfTTN5y80SiCzfQtRZHguZE7jBHp0owN0ERuFQips/4GVnC1jO9uvA+7yu0NE8ojCB
RG0aP4UK9YimjvYIJ7sWPuyL+PRKYqqeXIY2e/rmjhICO1aVNMwPPXVrmwW7N4J4fvzdczlCWcn/
OPbm7aJwZSb69DRcEuluFs20Axy0fwdVF1FK5RIcNyfGJSGx/tLpTfwJ2Ka06QUmEnx9Tqe5oUtR
5AJ+ZwSaAmEVwmiJQ2s1dweKaFtsWNCpCFXqp3Uzocu/bQ2fr4jQxb1A1qJr2FBMJuKqbfovA0XZ
N/rq7HShy20yeEd+Zo8v3VxlNyxc92Rir/96kF7pbVICg7YxQaZyTvbwRHaWzfvdZdVLPhIWq5k2
KKxBW8Xag5/NgyIXDbmJinZO8RXTfJGrDYkk7wu3DnrafuhxQ2ZN5qW5A5RB50UJh9Glt6li9wOr
Nwk2OORCS/dQrRTf8Nxco0dVjFojMBScMuYblEJvU5bIGJl+bR9+APFTmFOrbNBMz7aY917aa3s/
dd1m2HNXuxRBTN1OtfOfLG3EsHob38sRA8H0r9cA+FwNVD0w/LhULIA2jp7SAhtLZoVqUaRjNqjQ
ewdP98qEZzMRTKjjUgjAjYHa6mEwsxdVqBnxyhFGyKu44ksJLimZJNw8GUNgRTQhyDjAT8ZO0G+f
vgvnV7aPlI8aTkFzDF9FFvcmBX6uYY0k1khood7ye40qmD8NKVXrMbt4HMwAh+TbSLG7szRHrRZ6
w2KfgJmcWK4jNCZga/cwgiYHJZtRH/tAiQ7UGfepjpWLLWf09J+CUt+TiOPEJ4q9YSP8LMQ5pn8j
SkcTrcc6HMmO5YLfS8qsmvjpdvjt2UvjBVVu+jmHesqpXQwdkxz5MzhJV+wWtfj2+2SV0El5DoH/
yVqmw3R3KHDpjn5O/g7VD3PbUPtHotgjOxO0DdBQRN6Dg7/0MZQWthw/cmMMn5ebp0SY1WsTkdvN
WREqsW4Y2AupKl6pVz4fMKe9gUB2d4c5NhbdrKY/dBcNkfnrM0BVDhSX46GEJTgM1OfShyellX2C
DWpuNhF7fcsUtOitvy8/6zX0GxIbI9TQ4Ti3OA+0mv5y+K0D6w9sOGvElk0imGyGPsZxwgw9bCIF
2MDbKnLuKqYzbw1gVSeKdtMz1Nc9GXGbcywKXoAY4a0hNNfCvyx9cGVahh0XpOF9dWbhN0qN9txw
Xg6B6fc2cROcsFT5g93wIOhCLIQnedqx3qubRFXV32099wDZMt9Tm0CWP6uRRArjpsykFRzcliIA
vnftPMKmoXUhB1liNCG0c0OUKy02YiCF9V8Qf/V5tmnGTjnqHpBsXHn0+Gl0wIsjuRzJY104D/RW
JABO6OhfUiW6tSiBfX9T3nygnYHMs7eDGY2jgqSvzR9WXDFN7cTK/H7BZ/n+WFrvGhSzCUu3Myuu
IC+22tQ0eUmFCLDvwT/JaIbpLBKteXZZkR6o4A3njgtDvML7YhxxY2oCuTwmwKJtSaAQXdZOJ9K1
9/GX7WBkNBSvSgREjGKInluBoE5ZL6uh7pbPe5iGgbGla1ohFjUjiWIhUru00QpR6RhKLLlV0epj
yCt1J54vUc4GB1+uV0ZazvdWp/u7a0i+9WoadRW5JoOsOPJHfjNN3NX03FB7r0lXhXee5y1dv7wN
7pq4O9VGV9dH3HN+vFl6RuUhxg40Yl4d4wzuX71xdlb3fcbrUgnoSJ0Lp9kQq2nfJ0caD99i//AW
cX4b258R4kRXoT1eW69rzNAp3J5ApAhN7Iy3+j62DBUHG2Qzw4Pe/LOlxW679zbcRD344h84l748
fqSPFsgWzCYmybXOBvN3lK5pdin7PJabib3tlWO/uCc40Cn/AzWSBP/1z+glt8ANI0Bpb+kPPMM0
I7JVDHTocpMFtVx1ebVKcrdrY/fygI6XpjyKkx8NRFR0S3IdupjAZL7MsyfTV3P0BeVibAwMcdcV
kqPoSwORs7IAGE4Zr8QyxyonVf7dA95da3K9TwUQKiSBzIYPcPvT1RTyYT3PNkp4NMb6KE+Iirnd
wlrzUzpeI/PUrRdRpXRDUAxlIp00bqWF8W//hJDigmGHGyd/6UxrLvrSmK3Ib62dfGd9WqcUbhj8
K2vLUr/q1lFwGnrJIOhLxMI6xl2FxLAVo95ffDgFezXnSuH+WeHlitQ4UxmhKrW9svzoV5zW4+nC
lW7Ydm7IIgB62Ss6l1dEyUGzih025VRT2amMVKOaQxBe9oiqcXYHT9b5R3hSD/VNYtMNnC0v71rJ
n9UztkHO0wF6PwDxOqgFprUYkqOehVrJ7z/9RLXYUj1OUm03Z2nQ2HX/CYPy/3DCkLFfzvwk8x9S
nrUKBI8jSZvnb9uf1F4Q0tiP8qZ8RwgWfKuKGNvqi6YCYqr/yxjt7wbPF6MOGdOkBuylP3qfe3g2
IvLNfF825iQ8qnIKqFnL1/tyHPJuRBg03Klcddyf0C5/jhrfntoy3Q/G27M5aCBe0tA4z9h9R06r
Pl1dxWc24BNHPGV3rQ1ObWRSPQ8B22n/1fQbVePr4oSGlJM8hlDh7SjnsHdrGYPqkQ25Lh2widW2
sawOQSSzhgrj7Is7MKPtvA0FT0lvoYQye+5tgl8nP8ElXPoqRSjmizWAJo4k/DTqoKpFzVFE7t2E
h5EIOcqhO56VGGXx+iMh57qk+/zzmo5QOcQZ2+dffvK/cXP5u0vFRC5DOvh3PKB9RAnneovDyBoH
8766p7sf32WZ5icZU7H8zDxoWRsrYKSQqBKWIEmusmX6loOkBbK84rWLtcklhgjgxyv6c0TyD5He
h7WLJ8+TGz2rhI+WGaQK6UT25VgEZQzMBjtcS3+FKhfkCEG34r8TeAhVh7NUJHu27wln0liEKXi/
a5WZ6trFJs9SwNfw1LL/m4tQ2o4Iy0hu4zOaJp36LFuIG9vpDDOfwbgTfOk4G3Nvn2GKYC3ew7J5
vkpPSZMlaxZmdRlM/g9gyNOyEwabgxtOOaqQvKt+IHaKIIs3o19BwKF9Mgu9V0jii38Lw0oVjIR4
tik22rOoX7Cuq6DDOmImvhMUaEYmrJdufIutemC2epoQAGA4X2XEU4YYeLUsTqmiPHTENNt7v8t/
TtsQQ0z8qpGZ+NJAHnmnAcmisf2j2a1gzDJqTdcbfmHwNGqB+a9T69U24p8w7iUWRnxBAo4H9Ihg
hIVYd21/wp+/KAHnn3vpDxa74raDXGUIeO0PT0wyet2Cy2zIho5diTTBwWynoqq1Zn5HYHOn9Xh8
y2oxz9RziyHq7OGRKXn59VauYRmT9i9K+uQ3J23h34phtU/bM+KeGhjeDT3KA73cidgkhx+QvAVJ
utQObIsg3Loz0SrjRQdgeo0eLw8OrFFzVnWaHCR9+ziYL4uiivZMgrlcs9E9n1x24sD7315672nE
BjdKoSHbNgi6lA/eiC/6it7LZq7yNTitNhqmH5fv2c9WEIF3MRPXNfxLaqKgQmLh+p+4jT6g/FC5
tKgvzDZ59k+US4aP5eBMcmq29LJ/Gg7TNLze/vXuUOH/arCFpODBr89FMMUddpkRDyw/3qXqGEgm
aXRM3uQjWF2Wf1eW8i32BCS8aM9e96uU32YSjbIxpk+TLG8cqHZqDVV6orOieWoUN+M7SMrFbg1j
ZXvlj8/dTSnB7nH/HFJBqAGFXzYDpvzjvj3W++FdGZfoXVF43b1z0lIgazgoQvtNco17Dhao5YDt
1Zol20m8gu5XgFbNV6oHfy7FMU0fvMW56LUHw0w+ADp1PBBpDDohy/L3Cq9bPkou71cFUAWYBTOq
emBlBEAQDwU2a29Kyrsa3cd7cYhmU+COV64LMSJ9Wjn9ZDi7JZI4Mn71dNOtjZ8S+1sVNqHcM+zl
37xe+/ZdhxqrXgFCFp462gtXdgnQLQuWNbIjDH7fGcxR/7tjkMgs+5jb3Lcfwv5cq4J859KxbdHV
DbK+brHKy/0ta9cNR24ylsceGzrsSKV5ueGQElyqgdzD1FOTKyhmBzuAABiVQso3tbWb3CEsomqM
p+HpdeD6o3ARjlK+MQo6tQ7kTz1Iub6vqz0u+WKPKdaPa9VYRq2EcnL3Arc+ELaNjCygG47xbUZw
c45YjdFdQfyfFqhexQeAGra8oSXCYyDEYXh926wJcKlWGGuGA30WIDey/Si+oEor3auPulnLcfXR
mZDclHyr2d81avwxqiWMy/LkwEiVLPdboH4PhBFbWkidi0s1OjUUXFPeFKrPRvkdaDpgAHiWl/oH
qTZshIfb1KNQG042FHyuzPe/X/bxjty+InW4UxWB027aouQupn3zkflHLtJ6dabIm5+hvGJLsti4
U2/I1Wmc50/VuFm1aN19Xr6G8OBs5ZSrGL1BX53Nrm8VQwd7Nmw0VMi6+qgfJiFZzdh98ryXCJIa
L5FAM70dzBqTuv+5R9fgdEcRPJ9j8h25syd1cOgJ3ojmgWgzs+0er69Mx0gLoQlRgSERGDhIqrz2
AiXNMtlYL8EL/Iu5jknthJi3mHMj9AmPkMLmt2KI04ZYvMOMoBq81ay+tUOB8N+GMNLRoU2h2F3V
dinXzV/wcrcyulvyOM2y6eTXiFzSxzHQxtTUs1bxLZLeA6fTOxkpUhHVhir60QgCI+hoVSCiwE4p
YYIQcq0U3NvbqgccDFao7sZGs9ioJl5hq20DEdNFLi7VepMVEMBAAoOrib9IGsBynvmfzaAlbtbh
+BBACRkEGPkEQkdfMKQydXLjldFagAZunuKcq4Jk6mJjuMvbX3ErilqHY+oSfz1pvMAJllvqlYXA
sHDJnVoW9i+louRYRoUz6+Mz9o4elUoUxx++WOv+8VB+N/Kne7PdBXi3FDfDdoh/TzKmUrz9v5Ek
5vk0rf1+1Y7xRGeKVbKlEw1YcIOMlwfsDY0Q2HOjrp71RK1g8sxvZpgQTKaL7XapUtwN4GZwWHWd
shyhHmElSL2iWEXQ1J1RSdT6CLKAFASjZpFuJ6L4vmYl87tGSlAxmGEuL46xilmEX2MVCbxzHR21
OeRf2TGWLy7DdVPmrNxa7XcohdOYDFjonwpyIsfC6+XbqyNQna8a5N6eA+pP6xapki3rE+jkxsfa
e3p9lXtlVcBiYSAwNUURFiyBmZkyF6P9GtkJNIUHS7WTtKsQJaOqubHKozfYKLEmOfJjRAZSCWfC
/YO81VmshkTgEV+OUbHaCfCSReq7fNRumEm8PhUUr3ziSnxBuzPmgEg0OT2hF6dmPR72Oow4WSil
kmzag4T3xZXxNc56OjDhgRsEx0HTDhXSiabgw6br3irymZLI4UaMrEs3cJY9DaMQsJPS3tkPnfcu
Rx9sZnTJChyX6ct8b5rAtNkc/KCGdTrecpXsbjhdzkDIWMD4tZaxB9my51MMVWIAuSL7O5XWNbhI
6R6COw+8j5ZXr++ME2othEZcCODzDWv0JnENFTvc8UxfbN3E70ANkPleDgDY5n2xW603hMjQTWBW
Oo8lB3drHIyVqWCi/Ee11JtbxZutoXLhtePawA0QZheTw3xtkjIkEGVJzhva9OdEUFCIIeZf+zRX
irKCKp7Q8Xlkpw8ie3ZJIInhIqiFUlSP0PJOCgVufuS7qaVvPFGfkSap9HMN5EIBqQNOXx2lF+6/
EE+knWRwKCnzI464zGqgxcXBwndzL095ONWc3rlLwFiwC+e800moF8OBeHwRH5Rf47QI7xrdPfl+
8aiM3Mxrcug04YPjtemKsVUuxyxBdK6yLpTylYt7fAI+U9jXPpzm5ZfJ2/DA/oAhYFT4G23D4BPm
jSRTsB46b6aJimUm+upG1FdbYKfEkwDSuDYxaYWHwhySBO/v7KOSYUKpGqHFnd6L75zzfxFQBipl
3bVAQWrZX9A2boA86OGAUjiZiy9NoPfroPW40OQdcE/POOifgwXGW3ulW+eOsTwCz2C+iFHJXOAz
4SSRapfa/eqsuSFnjK6C4/ms0KDi1sQQAdMLWG7dh7oNt+5+UGmaSCFT1vyZcIO1M3w8OJLdI4l1
1knF2lw92Ci/TBDV8eodMlND5qqgBKfI5+LI2n7JE8nrLWTi25YUdQ2F4xfXrrjVjD5FndKwJtsL
FI7yqQ6r5aHTBl6NBZJsd05+DI/z1PME0Mj5NGcrx+SUeQd/dlxDRK5F+O0Ds57j2qn+GzvoTd1Q
XqdoEBinJpMS6m8agF3avxXtzE8eRrlSZqDJ9ozX3yvWCJ5Loy0yXNj7eGtQ2bwrFUGJxCEWRMzN
AGM2ctPIaiPmZjjBS1skfxFnVSut15p6HEQbj2gb6MiEjQApCmLb/LGqEfBoow3sRlj3PXD6KfQ2
jrMcWqt3hQGw4+zCqqbhQHIq+ng/9iu6sl4luWvwff84l4UKMHLLwOfK8JoLqapt5UC9o86TecZ7
Vg4Fexd+EjP9t8triMtxfG9Pbk4UnzZoI81pvaCi9TNsCN0NspUXI/KcVRnGryDcCLZiF8mrKU5Z
UiVF5bmfOsgnOMqQRN3an6J4/yDK2BwXBGdbAVXCTwWoSXLjeyoo48/yGliwXExJv90/kj8tecuM
Hxikvq53hK99zmThuhdV6YXjmbXOVpB4j93/GZVwmyUGLCKtr5xXknUkpGMIjdby/v68cwHv/Pc0
zZ1THM0m1F9YM/FRBXhAeJjt+QSqEYIaTw+PxdpLBvkovNn/wbqdg/ktcWJOVq+obteSIQZn3ybb
ArcWhUwFV3dGYrBbnNZQwAvzWnIeGkQjy3ub6FeC5iIay19Xif97veA8lABAYiUNCmTc4Tjm0QrC
FWwPeYoRAU6WCnft9FXupbG49xavA5fZXSg1esl7kG+Vg8VE2HJpVTekKvJsi6lUcB9QJ09Nz33H
EC4oqVfb5WGVO1o3YaPW431UM7zbIxgmRN/GjyBj63EKarR5KgGfgWEHELPkXQYmtL9YPIj+h5JO
QdPUcPgVVZ9HiFOSe+WWv47L1VEuDbt0FryG/CXRV2wuVQ5ZD/THSyagfIq7B9gBu3OEeB+rDoeA
m7ieOp0kZfN3u+3dVG9+aVhKkZ7aLryR6QBSWrTnXH/rvs6Mx5sYvmhzBnlGZgnN8P5HDaZBevs8
G/XaPCw0ucXvyrlqfRCt/NHP9l+/J1z56Uh3nGvzFzPJEzz62cSbK5AVqTmoV3RXcU5XlyvfzPDF
+XDQjsGrOU2cO+2bOrGsU5TafgmNWcdOA60hza+jOxJsQP0BHB1pGIX38qRgKBzYSJvLFzR5Pzt4
DZMKwLOYdzgqdmLeqGPJB/U8PRtgd5ThpPZ+XMnxFZn1+knvsfkXulBj75YMezU3xk2nMaCfS1hV
Co8uEJHh+r6Unx4u9wt3Jj/j8rIa0HsNsEZcIsnDVvur5EYgzy/KbzOeL76PqsvUh1fidXH/lLtW
TTeWkfokIMhGe6B0IY46eIsiGZa00biiaZE8isKdDLGIOHNxEFpGDOwxX0RJFYuKEPXMeEwX98Ed
HIDL/rgVt/1ceSzI6KzQxRhUJWxGrMu8mQJM+sGPYrq77HBhnhT4IrUqybFLH1Vxd4El/n039rlE
jJ2xZdTnSlQ58vF+PVT9XiFzfqIKFOsoEAl4HR99AWtNk5kzRNIGzOqjA3C0y12eiArPId9pmC5u
Th4RndaZQKYfLhFsRcCWV6/qtRgpHqp67cP/zUgx13Ec3OzokHKKaxBgREsQMCvF0H/ydWha2W0K
5tv2pNA3Hj2B06UoRzV1qipAAmXKSiqPW6TDld9xdorkOFgnrwheUkt+NKYlbFJP1fBDvjgPM6pk
gMyDrdb0OtZsR6anlb5M4bXcWVBZPKveHK6FTMeVMPzR0/mFDTy/jHLzcQkVT0clFPh58r7fW25b
e8VVOo9f70Ii9nARyFcvjPFRTYbJozcSsYxPklWybFSQIu319DQ145SqOlXtAeuPXRT5Zska06UA
32OvXZt06TBcxw6lUXlgjQ/59jhtHYv8vl1nkqWEJs2qD+fslO9CQOsgewH9S60M5aAs1sMVFlD9
yLkyur843XMMLIMasLWTRqdeDWPDzNmWJQD6VAcOS+o7iJNm2v1wYBvDpczsAdEtY4wzNUdGdIQ5
5bva6xyPlpD53QrfgVOhokk8CPuhaxXXtlLcVSBbtFvH5VZUcIdq+tUWakt11NnpWXnTtOCajcJG
JwNQIvZElJm3TVmNiifxgvZ/lTq1L8gy3dSf+5l9NCNODCT94xbhkenkbI+hMWPbvsa4yTz4tgws
4mXXZBrBLcF0DlrlN643VGCqCPolFzkEYr+prFsMFjnA9n21xrYD0+o7KnaSgF85NaDoWSZEZ0u5
bffvtw58a9wXcoCbqEoYSXQjE0mf9sJ9Bxd0KWjnfplxbyKGS1SOFvEkhMIsW9Bc6nX9ZtfNJ3S3
4kPmYxsPHKgI5BTjOUN3hio1DKE62IEYihzPyr3Hz0DJgS/v30mLz3gbEFfzTVLasBMSih6SrxM+
GmVq98Qy4ki2zQgXSxINA/m/zBP1DOz4nCKX7VX6KuavjemoT0E5HkxVCU1T56SwpX+N9Cqf43e5
F8uvdmroUZ36FXv75is3wmijKnskdPIzQZ8ZxWZuRtKa+gfcZ13Dqa4Xt4y3GyhpXtTSamBNhWfP
h35YTghqKnWe6/vINF37m3BxRdl+Icr+AR54cG5tUGfG9vpptE6noau4I+Ts2YlObyIzjQSUinRJ
b3q5NW2oaAd55m8ND2iFNMRmLQlzfLcSwGFrbXEcxSxBaA3JODgwEyrnOrMQVN7OyP9x3sXdroH8
9KZRvNKHYo0VNdgYUKO7Kzv4bO8yUThJxEC2DkUMu+EW6KDJifMeU+RwSoKhzUDJIJg8r1oHVf6A
cLZCt7RyZCJExvwbhGE+Q7U6szBBGnRnixB6i1jRKfaZ92JGr5o2Jrk1Rm2yx0PEn39LRct/5WpQ
L51Tl0SCDpNWOXq6GeHt1K1QEd+nuPNZDyvLrHX28ycSZ7K0jKqvlhyGfco9pr1P7xnxfHQ8lX2y
jcgfqqeR9cvlUddRuMJ0WfPbMccyXAnyNBHZvbrESZnvpWVngDTUCTfpaS78w6I+WBVXjDYSdObA
PdwP2BnM5ibsJeqZiMmcRkomoqJeYr1tUucAea7cUA6WR0FjR0+98EVnE7Qu+B0MCjtfzSp8JvB2
+4n3xnoCGVLg9nHvOgP56fsLsqMDt/nD96V8CxtOOjWtKuGthHWDfcu+dnBQtqvWZVfUfglkG3jr
YarXqEfu9vrlkyp2VMW8p23YRdCmNXchVC/jK1X6EveNWbB2PHlBn6eoOb/ZkeBpxAqMUqPld+jB
xEqMTeF9McJrPOnerl3j2CuxaE3Pj9fHsRHbGgfLKaQL9sSRjVQaLey3blsHP6jUbRwgLkAsfvpB
P0+cApL+d6ck5i2WaDydr6b2mEs8lsvn3qfZPYSczGSdzSH+H7RNxwXK1uZhfdriYjN8RZLOKAjc
rG57FHxT1rgofF8OGZRkp9kLrooXJaAUdPQfPChWIND0gmZxFim1BK79goVbdmPAY9lrmPuU9wtR
Ta/TwvYufrhQZeeSvGLq4jj4NYdR2hCgBy96mnzTEn5yeIWXXe1SZUZashW5Sqt4P6qnsr2zfBGA
qPE+TWzlwbvIubRsID+aQ+Vgl6SQBe7RU17/Tjzx4t1OnC20KL2BRbLp3XIeBCoTU4J1WwfzEJbs
yX02KplsTm2FPFYOqHnFOc2PLxn26iWIpdNhjaw/WiJ7bl/1vFLIDQZgKfNKod9E1v6S1FvrpgpJ
WgSljnqoMClkChB4wqkim8T3zItDGNxpLp7VSClT0al371mVKQd+BbjOTHr+iTPTNYRanH6ujNL2
iVzUG1+uRLEF1W7U3rWjsjxCmo11XhJtg/5ML1M/QQBbYUiV0cHTVaCaYAHdJE86BxNVkTOM6A+y
Veo+9XbVEjMKc2ZhgoDGITmtJgd9dKz3iT7MFngAXTX3c/KBehvhvx0+4o1iYDMLMj4GPGEl0iTN
5cKM8WduHYGbBK0xgW5YTXi0Tp4t42/dMi6B8HTd0fq+qBZN1wQJzt4tg+ZIRbDFLtXiSsOznUMX
AJZHXHRPndQ1b9ks2YNRqAW1QZJReMk2eJzxomtlVU5zTYMPTKZUaR0iAEj5kwY5srGu7zKj4+3+
eJrnA6YmwwXmJJS3MglhR4JXDFxCO+utsnAmBvbNvI9qzmZiQlLYOmCUzz6bc/fZmt4CvquXpIqE
SKQ4St0cFkAbrwsQHZtBMVA2obyQRzsqZjOse3quU6SK5Cj1PomU2xJkvBcqT6oym8ZJESipTBYO
gBAmgPlFKxPMQBWkvFJZG5dLoOiIgGlBnDxXnpdNk63Yq8XcwCK9E5jUIYhdhwITGkYFPS8TBacS
n+6LCCEGXX0BbvAtLjlnf2CKoX8yI697FzU6VIZXqsb6XPPkngerZI5Z0k5XsLGbzAwFaPmEjybu
gfYqhT2zxYugLC0mDGWjLOUHJCgJIc9sLOcg4t7qK2CXUlRAD1BtNfrrwLHS8Gnk06nrrdBJezUB
lKwHo8th4rmOu7ZNjJ02COBCyIjv2gOSQ3IPGp3CFhR/j0xbLCV/wkpRo+CtpoGNN6Gt3XooTBCO
SYj2WITul3itVeVHYITAqNs4ZbUNfUDZXzaitwj3IBTyeYKcaZafyCnX2OWSO7UmF/cQUHgk3bH/
OnlXMo3KWFGLqSsb648kZeVeRFT6X9hhnoX2SAK5Qzed5ZICu9StxOBlJsfdMvHmlnNAi0zPEMsX
cDiKgt0F1xOZE5W0MOOrWsh93m3nZzongJaBbU/zmV/2mXlIiChZjcdDyQRzdMPNfNDlQ2SFdOfL
H85Y87sfyLZi6/l9kbzVa6/CO2hsKniL9YM1aOECimv2/TNp75ISdZcOkl0GC8bhVkaS2P+WTOvB
bzkDXLdR1+aNMmg7ApQCbVvKUr0qSal0EOv3ARIgPV7BY5821ihp7TnLT2ep73USX1MUFUU4YzLQ
g49jRTVPX3YjOko47P7daCkv7u96ZCYbTqFPedGS0vpeJyHmIUl2/kXgUlar/H2HzrWeh/i2Uy/H
vycaJjqHi+04MkWLgA0+M+BYB67gzldv0NDcFIuzYfxcC2F7luC89srMPyd+Y0HCj/w7vJ6QNfNw
8gsnE3ZcpoceYTC+vrwoFp99r71J5fKYI6orlg1fCAkSJPqVRdV8eqoE1dX+KKBDZCBl4QTCmItd
/NU5MWpvGHvdA4QqvqV7Sn5Qzx3n65oRClk5uiVTDfo/lHj1UmTbj8ORKB1QohgatvOpfJf/r0m6
aaPkrzb/hC6sKFsFGn6YjAvFtMOJOoIRWK6Ll0oAFyxsrAAzPKz0InqBnNJ6Ycs7fNsYNIp8RlBA
BApARXkfxwQ3WAtnKShMHHLdqIaHzJd0ZcszIdsXzJlGvwRvOJzSqbrUlQ+WBmHlF41xNubnWuLd
Gb5V41jwv9Tes32eX8pwJaNfGkhzrRqNMGY9oTyBK8R7+S/GPEJ0QzCjhDFRF7/G21PqmLXGzbPS
j51oQ8NNEfk/ds+jI2t+Z4XN8KlnGVvOGCdmv/XEes4Wx1XKkQelrwrmOZzXEK7VZ+nocHWrpysf
y3oQYBguvBtxYvrStEZb4EMnaCUEf5yv1uB55RtbRGDMkbW025rFv0bcz5adAQpf9qo5xvz6L6sk
PRRDkm2kPqoux96qDLtbw7ddr6SNDAkj8Zek7MZs7A6LqfulviSLqoxzxZd8YfZmu/N9+e78dByR
wZpA+0Q4jQOg75+wWLkWnG58VH6KP8ehcmYcxQ5fkBcvu1nh13FvHI7gPFEetNUdtQWxGV8O8mhq
W5cVPw5umDQBO3KoNit2BQb1FD9pZWEmgTc4h0M3GSy1OX/rEhoDdRnIr/p2LZpj1Cr+pNHM3dYu
9LcOua5bH6uazf86Glbl3+320JXmz48uuDQAhL7o8+AoP+PU6dDBgbAyVADr2Ac0U6LMKk0e7adI
GY8GS9MMc4M1vOxh3S7n5CuLCBTSlNqMFfxfnt0WRWgD5sbfYy2te3vRsJ2NXoQkW6aGLpUHPfg1
QQJGapTPpTRRGIseXY0l3getUY6H1avuDvBnOXX1LFBcg5EHhZ/cdKEpJsJJL4IkYOZ1o99FwWDY
D9nwlfMqWzGpFWQC/MxD9FPEFV2lO3SmeBoMY8342sluJmUqAqGRFi9uhzLSeQmweaw7Jx1bA1+A
6mPwHoQXVMCGEdjuPTygq4OorNJewLs5JXK1M+7qID2+hgKJRCgbmlPgG7vxDjGegubGl1LoYgkY
GQ3XNGzwkLLbJSDem92Z2tH/y7KmSiBu8ZD2Dd4OuvD9FONSeYZ2FabNY4tjPJFr0WZpnt5YQlio
ahSsvTwD5ceUy/Lb4LVX9OAMuUX6wzI8NvLJeXhC8MBUGmLV/KnBdWevvEJr6+xIJSLpGz8xfaao
eAhMhNqYXe1SFZG4DfJIh+nSS0rAG8lYTNbSOs1DKErwJTqpSPbMTiMRyISRgjVSoVSLwfKecJTD
pc8VU+dw8og68uNniten7KajH1Zr1fSy8ZGfpfGKij6hkJ350h1df6lkqKyWePaeqSPaH2ya8cM/
/2xyXvcvTTyDppIeLfP8WDqwvPBvXKg+dEjsluZioZVNCuL5UM6dO7RFa+nDNcar6igI/Fz5OwPG
siE8YUa5jaCSUraGQ8fRENrjuCCeEq4JvhlHma6WDipZCFqPBNSZxe7v+gJDIBS0EMTelxP1Kneg
+Kr+TXE/LJffi7g1dldoUCMkVuRfsOuxbh1ee6HO2WJ3SLKHUsAHnbb1Mgn23e7h6U5S9geHYI2y
KOCsCpNrtkYS9IqngN9dFRqpQCTOfzMPrpwxFOD/darYxmtiHni/mbkGaZznPw+jPu/kV2d8UJNZ
y0sja+byjJhuDHejME9b3WHufdempdLfFYFo5KEA4qhE/WwnEIgilCnVnTYlL5J5ZD5+naLTPtbC
QZYLU7ZRBCj5ZuVOEjjEKLsJR4HKoKqT0MepjamxtD5OpncoFEK1LRepnJKeW6cxQ9G+YPEpczeL
A3r/c0pSOajt3fMvT97NxMZBGs+v6jOlYEh7451ZeSj3CncN5HwMEwuOAJsZQlAE02mIrLy1QrkJ
rtlvT1NwiVOUv67tzdbsnWoygM7kgbmv/CGZSa8EU6eY6sZ1xhLc73JMoOtcNZRsM8m4mP4E749f
6HMshop0kOcDZ4IDdjPfvjUCoS1fEKB6pA5OQI59msicW7ggz3JQLsx1vTnCHbobUen+A4pblDuR
v5vzDCGOaSn9XIXV8vcD05uJ/bv8zJsNahkOJrM9Ii3kDBp9z6SSFRDzhqkUjcejrRK0dBTcxC4M
s9kqYoPTdsZO9lfKwlO6cgAPSKozQsuopVFJjtaKiuux+6UYwn9y1kIc4g0Ss36V1LyHeaeITxsZ
2y//9SGte0yBfSzlmB1G1T0kcw00/xOAc+tq7cWDaO7w0+sQdm1uf5IS1YqZAJNxkpNNffZCDnId
UhGdZL2rSTwZhrtg69lJGBPZOflWcN2divtOPtIV9+HuCHpWV68wcX2knAkN5MqScaNqCnihna08
TapcfNNv3/IWcPnsqEdUq4D7F8coxEZZUqRq+JDB2WKBvbGiu757UShQatoMjKDoQYofbRiTCOXK
tLoVRR+e1fbjsH1WL7vfE2tF0qidbd7bB7jj5mmQMczFZdLMJ6TyWTl6jkbNeLeqXQcZNaHqKrXU
ZOXByA0sMMp10hkrR3RsSBH9rHdfZ5AS628VEwyWivIj8q/7w/QgEjQuU+6ZtrN5R/YS2XyVtam+
dSC6dPk7buNGO3ckgE62FhfS/qr7Aupm/LIFfSlueu6TbiVSgOOAfA0bZG5v7iJUsnf1HDXYsjWN
Jly8zB8Rhq1BPMazY+mQezK5SRf5wJbaqXoriEmIkucbg3073zTQM0tF8LwWz1z46qEnqoEbr4mt
1JQhJVq8xT//TSwi5ICpvxZvZzTG83bIXqRDl1uliDCSyH2efFgxi6NyxsMFNL+mjnrkJXjya6rn
h3QFp2xxZtQRLEpDeBlok6ofLb2hPB9UE1OknpX2r+RJs8JSRuMFtotS5HV4R8nnVN5DkwXCZ223
dZX48I8ZNK/VTCDMusnQGmr44IO6Cnijw1dN9no/yYnF/yhKeTcsOkfskgyABb9lxh6VbhqSTvRL
f+w6+bFHJQirWCy1ElNZnjlR/1AVkqCxLDYIWiybx/YE70p/6/P2ST7jSQKrhQlOF+DOfptCQ0s+
PFWNqAi/i0PZkrUA//kqBdi5AJKwUL0O0Z9fuXpp3IQQd0IAetkxdAM0DczsBsph2QAoV8H550K3
z6QeSf6/QwFrmnMq+q6Krq1htWxQLhOrdaR8hlKA0GlD1Ykm23TcJQLdCcYRRvV0DMVHv6SloaZv
gLd/+vm2zxSU5WUbsE5DUzim2WlZL9li0xpVd5wSEpbTorbyC3zuBvSNxldVfVQLKLtPh9eIIiT4
0bEkvb5Zs84roEnAQZnkv/jD5pdkuAnEYxZToePbEY+4cubIcRFxEwritaC3FJtI//qgnh6gYh1f
bMiYDbqhsO49vpaCtImgSFSkqg2JUepV8epKSu//acgNAP6JYxeuRftwXarfLFNmLi7QRB3rbKVX
6yFUy9IaD9kF81rd7cAZ+hWwdzdqu2I3ss4bjL81EKzPq7DRPk5DntlU7TDN+fwh4JloItuN5R6i
KVbab7RL4kn+yDufu32x/Duf/3xQE9RJtcxz0/zqhqWJp5dNMdkX/oiOAT1oBayA4BP1HKv5vTwv
EjL8wMm+VhMq1Zk/rXrGusFLxpB5m1/uQZLtOnAEooC2C9ZCH45xADSoqwwgqtNlfBhLuQxA4bzE
bYYKJIPUSjX5uQ4/xRGxkvPyaGkseItRvX+HrMDsBNoHDZ/GJWx5RCMdz5itJ8eYiRaHu9mdKwrz
NnZrBe3TOKWf4WuOKoEJIBETLxt/ohk4byXYMhxhNVibT87lQJvBELi/BXCYVlHY3cIadwzMD8qg
IL8p1hrq9YJc/PBsu1MsnnJRLdre1ykGljDHZ0WOX6ZJPGMhYLRjHpyR/I4WqtbxmZIp0WJ/eCtW
8YPx0uzmFAAqMZD2iL8Oziow+7FZ7gphbMV3n7AIy3RE5HnfocbzPTJr8jQeodjnVUm0RyF1RjqX
B4mYvf1/Xxzg+A3wZl4lb5k3C4RTr7q5kgQPSatEI73MvATXh0odV4X302Oa8UJo669kW0G+OwAN
eJbJW5kLh1G8+KEzJqIbVa6WvQ7/hsiiCPzwHUoZFZkWidrm7Jpx8a5toEo3oQuCBWXIg9qBVK2b
0w6ti0aR10AcsMESH6nxl3GoqDbA/2dgobfdDQztV/MkMot90P5ruDa4l+ateAROUEhkw+NIQCQ5
iq6bvfW9xQQo3PcMFerVZXDB1zfndaHgWKyJ3e2mj8mWvpWAgTCSwbZwLiSshkBdAQuafKcHuK6b
0cEUaGV1WhFXKTbzT8AcIE4hFZ0q/Bzxt28B2YodL9Ifr6KPUraTA8PCiNxuhYSf8JDAlF9hNKKM
ibDMDtTR0g+B5GTAtTaJ4VEfwgB3fWdg9l/rkMdl0XZZryWWtOCmh1Y4Ck80G46MskwtzGFSQSws
Z9vIUZSE9FbhEL4tWM83DTO6PUm8IXDAtf3yL7OjdzJVMw8AOABlMzp91X1N47skrVS+TIDAhIDf
MKiYOhwaADFycfNxhs0Sk2wmUg6yEYQIeJjBslYLx6iE7Htdd8Zf5T/+YTQhd1WO0lbbvx/qmU8H
TpO5F4f/Oj8MN669r3MMRyVeO27+AMZX2pbU0yQmIDejO7xbLLb7UpRWaJ0dluywv+iUrMJG+LBR
O4eMLn3Bw1PAc90iL1UTm0xNN+pggoT3w2QHX/u8we0QqMaOjSIY/bmM7kJ0C9ESQCFbAmvUuSWX
g2ZEE7dheRM3ty89PdhUJxf9SbwmJdSYVylxLTshiYEYWzgrfeUU4OUw5TobxdUSUmXHRMSsFkBg
zY1HZ0ui7CUHsPKKSp+i6UnoyUMfTCYgy2YJxRm/m6kBo7CX+1PHdI8FbG1R8Qnwn4KTvInXeqvr
PgpbJUydw3kqGo3Z/iRSYXgH5hXV9+/4dm31nu6ewkZ78ircH+t2g+goSwRCSRNimQ6nY/ziqpYB
veO+43zE4stz+DKpsCAxEkpb3pe4aqp09G0Uf12iJyqI2hsS6duz6CuSKy1/I1T2BydI+nMensBq
yxd3lkBbfNygWVfKUWKgtUK5MaKM1qacU6cRS9+WpNvzwPwptWWXmdI70Je67L6+sc9hsbGkP2Sf
n8SzeIpGSoPrYFvpZYrfS45Z8+cYzjL/973OYR7dDq0WAN/KZMiG//tFg63aURHDVyP/1tWPWp4e
7Qeki2OSevgcRVSe62JgeyPyaqrk1iqRc8ZT6ygg1lz2UmeiN3ZpYxbBHJlosdIUAXdArSBCBlFU
LPz/OWJ6Ogtxbb04FH9TBPOBMQTq6pQ8N6p9e+JEZgtdlfjhVkLSvIGqyt/nk3xOnjQx7O1suhzG
DzFcsO/BWZ9gQ+/dQ3jXqvBXOv3LQ+QP9FqafKVW5JMVaReUdwFKT4yaWHlzF7K/XPrBww+VsBTM
NCE2RFkVVYhEjvBd39GvZIl+P7ADsshZbs3P/l91dtKcyq5dr4/G47w0kBrQD2tfky54gcR6nN5v
Fto8Y8GWjNSpEQ9ASLKlhFJInFwacM2WFHK3BmFUIK0AEqtGrsHZyMja51LWbPTN8LOkNvcy1gYw
+RcPlPNoBqbMVmPE8/u4xFNeid7HvShDS0O0A9u7bHJCaGVl8mLjWxSfM8mOxrPovAaR5/Pg70cQ
P8kTwx9r1hGBlj/bk+TyHLXrxNeWUdSPiu63iXMwj5vAQ1ZCcPceUHZtuweqV4b/dzzEm6PIQL8d
0LBDJ5POfSNuuaBGd9oef8gi0dUV+6PVeaUli8jtrUHZPsNegseXXbobSDT1EKjEbB7iAtKXd983
16eYWaGrrWz5bxzmNWoF9Rhx0h1EFnx84HEd3SF9HYTT1wmZjK46YHvAcy8tvUsWDjt+FZpZi+dd
DwQi3kKJZsTdVJ2NBZ6DkevNwoHvTCHvyzsqf6HybYg0NvPd+mk/FIUD5Qb0W9j/LWFXjA+3MZny
nD/IT/knygQov60cTwdYvfYnB1O4ByBSFN9Sddc6YQYdAhoE9hjBsh1WKklj+KjEwnwyUavZyiN4
opvhPCcnShmoo9YduiuELsqef9AtjwMj9LCKuD4nUTDoWMuCqeQzEbXyE4UBJwdkEBku+WbL4/Es
wlPCM92yJjulYXv6Q1+76dHTBk0g6xQkcbEpHfQKgpUj2Ae0oqLD1LdjuRxpPM9+9I6rcz8jJbuN
DqQlKgKrb7n7hfuW/LxN6a7rXFk7bZFuCiEhvRIOiieLDFwm/aXA6h0DeVPH6inEIadzc+HwOrvv
1DryiEusiDviGFc4aGSJWWsIpS5Z6c2aNTyiONynTAmHTehaPe7V+Q0MJ4VebLX+qdADwNOXqfaI
MxTcG5BEu9hYD02789RpIz8z24zkPjweBJgY9G/wijO83tSzOhVWdcwUnfCP8WX/YkFFZFCQQvh8
oagmcMPjoWiT7aL2Wp3LppGxpDty7Ri4jNf1zPBW3/ntG/ZAoOycjeBlz5o2p53zQxA6OrmJdw5F
9dXRdC5YhxOFPYrlYWP4RwzZKK3LwSNungsolwgVvymf2AS0i8utduF8bKijlzYGJNPtkj6vDwde
yZnPQIVZIAuq72spacoqdFN6PS5F7Ce2821NzmRoVfc9QtWI30UWgVq5InfMOfBwgD/WDAwgkY4K
30ubls6NXbnpVn+RoQzrxeRbOwZwEuuTLyyAWYhqP/57znptYur5hHf0zjKV0LPXbMISFKLLbkwC
QR0kYhFBnQqg8Z/nmcP9/ah9S4FTOS7T9SFhcbfwjRaHDMviWhOuV6CIzd7sLtizCLRC4i4VfbLF
SOW873rcBRtJZPUKr5d06woZWgqEKerGeslZmN0nAxYf2Hj7HgBODXKcFOAJ2qnsL0fUOctC6zcT
PuHj8axDnrmLZMsGCRmnkvk7KY4LIYwVl0ejxEbIiPONtB0U1PDTSo5HP1P3cfBswGf4AfbF2Vkq
ReWSrpXuYie78rUNwDXB+DdhhFzM/FkCXsq+x+eDKIzsTwq2znuq93hpSDNW/6u38WnNH3fgQuhX
bvql75WQzx4GpGkk13/lRzFBCk6lNRcqoKLTcy+BNv5oTeQJrWSD8DEIzrFiq/VaT2qd2hj/Gsye
H75M3T0QvXXvVvNqE7vbvCprEg06ZUGCbUO1P3Df0jsKc2mUHQ4VGwZpr7oXs10ncZOxOJ029cs1
US/4tQB+kf74EPbs+x//2OmXVjGjLReShe5KUh0ufORefzq2Bbby1k3H4XczR9f1KGAEotaB3PIt
ZrOBUPkci30JVxQ2EouGZ3+nBkDjXyj3tLFiEXo9h0fVTM1wSZrpeS72IKjA4g0EBnXkFN9Oe5PX
vwFipkdSNvJZmL2a0w8eqssvIj5e7UFBQfd+tZK6xLzD63pQB3NAs9L57K+4bgHypdBaXJRwEUU0
YH/03PM/jJPjarxYb9qX+XLIjaPRBONZrcAhBza7yHaYzOOo9rB6qPDwbBJjSzPbm8UR/lYvg5oX
oZJy7/tNRFJK03YlFIrV0DhPmNATyyN9Ke7LXz2/MBuhwWhOc6Ai4FBk20DHD8fIi/pxJyRa0Z2u
CVCQugi87NhZa0WppOWyU0nYt3HOuEqsbz3WaS4kGlUlxF61JczNPkB5AYiD7wy1hciCvaSCrean
YodNX16VqnMAoXrhxYwD4vI1/9F26F1jkDnPijdMbnGlRraLAEGEn4xHmjbEWyU9tbZqvo6poA5U
w2t76XvxHmuaVhP1gx7y8hUo/VA2aIar9bBPgSD0f3bcQN3gMI44sFeeQIl1As1j1c5M7DXZ5/Ty
IL3ne50sBLnRUWAngyI6kTq8bx7Buo1/Ji7U1BkB0eK7fHhT297grQEAoJilYqTy3zONXKmEc/tz
wRmub8gAUgp2pWq7AYx3B4vIjp7NjqbnIJz+mok6gX/m4YufQH7vTg3pw7jQY1ZJOloIgA5GLVs6
CAyfydTe2Z/J9cFvSEvX8FK6Tl5dvZpIz1V9Iws59tptdsNT5Pzs5mFLlZXsbF/MOw2B/yR5fvFL
/Qr8t4YPl9gCIB3Vk6cHpD29RSh1bTo3BCIHuD/vPF5ueVwVGDC+YHSocUo5CdF5iYm4WFhT7D90
1xKIKz8nXlLgh+5VTszsx4M3zb7rOguj3nqKFYg4NgWT2pHogm/1zeVWDcOSvBtJUQssrBopD4/q
XXiqkXr4rVPu/+cg+xItdBvivfzg1wyFLI9dmKiPLA8FeLJY/j+q7SRSrtz7Djn2zL8XSTdmlhIt
GNKPpfbSmv3bKHlCvHolBkIufrqNs0w22U1yop1boRgPKsfis9dV0EzihSPzFGgxpqDJtCbTvs0+
aM5zfcwxoUgt+GDrUMkSTxMYK1UF6Vmg3nH+eopIeBlsaq1ogFX04BMf7cvT3OK7quPkPOclrEVa
Tk3jY67/NgAk71KD2d47jYx6Hrbh2vkGIfT9ZpDfhZx7sO7jG0qiQb7FrNyDHzH9+W7d9jBN311C
RgrU0ajb8o+H1dEgyBBs+OUugyogNuwKsyqZlX3ZtMWCeiXqtiBQhrFedlPgO6VnrlNCyXiBZk2B
NQkt0I7oiiiMDIio8Bqnf0c3Tf4odV5LeZjTXrkXyw6WMpxeH53IoZMe9kNZkq9jjfqFDsu6utx6
5INmny8rzTBq5aV9DhYN4SLrMg3iYa7+NcZ/VJuCCB0Ol3lqehrFg0OYEAoGjqjkTQK+ctyWsPxv
Fdnqj4gzNS9UGTS+f9SXX3P6wlbbZXAQu9UaOT1qFA/a3YSE5F3/m9A3AraqpqNOD6ajrsKI8e/4
qx0mrJkZcFXIKmrMPWBRkcXRF45N9sdw2/bZKxvjeEQ0wnFI3iDNK0TN6o7SQPIWenIfYl8kgkUo
5oc866HnArzgcj6koLnRY8OeZraRUKqEnf1SQ+DrabQOQVqcWfvF1lOA0gTjr4BhJ62JldoVIIfg
HCYoK4TL9v4SIR9M0h4aTHYNgCT1qKyOQZ1qZwW9pG0Gmht3wZRc4IU8x/M1EBsG64TklEJnoTGI
OR/8Eqioz2kvVCUdaetcbPO3e60UCdUcOMM6wXom0Gso2GN7P74xAfvLNa371LgZTxx+YxNanf3R
jEo5L5l7xbtOnd+zjXn5S1SY9TAeb9ltd4oWXx9HwPRoAo3JZiw0RNvRy6f3TWwhERMB6ltTjEX/
tOGIvAL5Jj1CVZwUrzvUTo1YyBqsPpV5iqUWgJFNeX7NcFvcFh5k+ptW3lFax51JrzhTsUS3XJGN
EqvVmAChGQQhb9+2aU9/gnNdUARU3X5f1AN/Zm5IMspGIfwKni6UoPplNzYMOWtoB+eMW5cvrbjH
YQosoWaqu2pmXplq5rnWipsVckiD3xQct+PV4ZvYvizp5aACpdXZX765z/GxcWU8mNPVb5h22Psj
byJmAxqKYvp/1HIvxqcnPDPrHs0qS048eVvVDGFVJS8irjBO/kIzUxezrBihB+55uU1QqPnH/niC
UU8sQu+1Hj/rUJ/GnxUhbAikjlJjwqSa+t3y1WlsDC7b6vyEQUUFWYGet6NJvajI09IeYgruf8AO
HZ6zfmGJuLnSj0KHpDzaQ9HKBD7brC0KdFeO3aROGzmi0KzDpZYg+fvwNvgQPfgZYq/KeVqaAho9
brBnDUl5OXLItfe/bXFY6Yi65U26ZUe1vdjnrHDc+0fuW4BCxhutycyy0bTXvBD38UIhWUcLQTsd
wVivG3caVz2jwgxyx1Wf9ZqoQgxHcQkG/edQEXiPMQqJZYac6KMpDGxgWY9ApcgAGTLg9mV5aZEy
eHmOnriKtDcNVKXHmEIX+rkxSKXRPSCTi4oNKuUkYvaRnt2LTlKaCze7hTf13iRtMexqwvGdi/09
Y7GohhQc79GfdN3BHQj3iXBs1n4WlLMXuSLzbbAaeaGHLpqzNHxEnSLTy648XP5v9Suov9XSadZp
mUGcuftlPuUJxVkSlqsgZA0SnQANmHn7UW7JKNnD/RT8Ulb/qP1dHIO422AWTa2EjrZucbPrAeYo
lPqUfVvI4fh3o37DE/TnT4S7E2s9xKcMPJgOiuI19dr8CmIGoS2NeVx3tN8z9MPNL9hVabz6bOPn
FmFdg1JTQPMJVG29XtxVmxTycR3ml2LQo25wJXxR4X/XGzBovlyPEOQ/0RVr8xkxMWEZJewsm6ZA
vRqZb/Up42nqV+tWua79548owSV1NzfhWkSp+hjVjiy+SJjyhAORX4pzYzoBHiB5bVPMXmFhvoRC
vWabwcqroFxGxZAtwRy54y0cgX+hIUgmd45HNi3DBgGDn4bUtbfk387geeoBV4+VwstIOqnz+aWJ
KpSDuDSU5UdsYHMEn68U5Klv26jhlXM/ahldILZ4FlEzvYTZ5DhUZ5LTATjJTKVI51MGC0AzYPHt
s1/q18PhWytgttYqyN6DddicR+wHtBMtfwkpx/28OF3oeEW00WEOiPGM/21S6acMYGGg3w7OiC3p
v1wvYXCPzN5rCjpmRhOQnWZ+/zXw8mlARp5eVifNLJEAOHy5krRWIpUgfiyv54DIKgA88WgGR1Xf
4ACOCTazLnt8+3NwWCRNTrxQXEl2pEqVjdY3uxndEI0cWB8QTnlAW/TKh9sbbnH52dpBNsZbiCUR
KzWpCC/BJ8nxZYvody5FoGgYlFUwBg+vMbNmrrvbQMfSWQt023Wjq/AbTrljdQRXybcorBSvSoVD
oII5pD5ugRUPvrqblpzyq38yZFZwqkFRCdEoRgINHmRrhEUw0twf4RoZpAFU7D1Qx1Hdua1lGbZd
QlJejlJ7fyaQQht8U0t9xxzSZHjids3ScIAJ/8YSzKAIeb0xCLY7GpmDT6WtuX456e7/2xdqThNO
zqy2SQvjpg1iUqmxsxSsnnZWRmMN5jSDpjHINMbURWhXFh1DM1ybYHsA5U2jCtrUBVsPeBRKQtBg
OKQkvPIef93IQnOZuQxidxuduLjDfNN/QWH202kDNAfeRAd6ZBjwtukV3CDdtn5pd3iL2+UYnd9b
4bvvchzSSi9bVY218k3SQkQPkbpg+4z3RmkZ9hMBpkuF7jlpfvlWm8UZFPexc0sr001B3kngbHmw
Fz/sPs3EV/5cw9buPUdDvuWKFxyUytsSPXohElK+GyFS1TBpZ66Tka04C+HE9a3OBzUj3xgoe4sR
fvIzUfvKjhBtcG/8UJd608joj4iwd1oesXIeLOKp256fR2b5+YMbr4t+5LdCqbwVyrxevk49kT4p
65vGd4pUO5k9EsD1F1QGosG551VtB/0SziCC/8RYlRJuz5ETnPpEnnvM5C/+yqttz18xuiwDMNtX
ITUorY7sQaVB8+1TfGxQE/yTRmU8w0CD8BTjYu9N5e8o6h8r7JRfrL0E3jizQL7zXdxxWTTPfFT+
6hYCbE/20FBkCzHyil1/dFzhnoMONl12g3ntkyG3l7vhSoyWL0cvjLVu2kUKImKAp7Kdn+P7Vmue
lMdFuE7s1ZIKrLra1AuwUsU8Z06+tWog2EBBcjd5cfpBt2KL9Z7kHc49OsrD/zgMR4h4Y/yNE7kd
c3w5CQ7NIpD7wJIFMqox6ERue8Q6wNr9FzLAQA6aFYkYxbdSI7N3RqWjKsZLQa3gNucG63HvgbYy
KSWifTYHmVNufocc1VRA+VvyshWkCllFSpmuP1GfEYY2OXWp0j8dE4wCokR0/OUjXekLqpGfRI/z
bqSlYS+/XaikxLeYbgjl5AoVO1Y9FjHX/g+Nwb6kJx0zz3wUBAzeElF5/jMl+i1OwVapN7yuOwRB
8PnIbukoURlG9tDsNKGcSkzor2j2iVteiX0NbNyOS5hTpeLTeWy5l0KSr8a6hxSBhw3Ao2yJi9Wf
Wvc617dg3iBRh22oxz00stjJnu72yZwgmaj3CqNm3jEKiMvE1LDVDVGIyQOFIlHAlVF8X+zj3cfj
V1Jbmd7+CcwedhtKFFYYum3DU7sRmQclkvJg/8d+4eXHoBh01tOH2hGQQZCrVXoCDOUeBR0B6t4D
oDMtXIS4dVR2btrewOiDB1pGCMR6+6pJ1QDgSTWBzYjHrlDVOVzfz+R1uYCaztC45cNeW35dSD++
MROih3Gg8GFtQNwtevoK1KipRfDHQflcc1GLZ8INSjNP1a9iWMYkHQrLCJrhwO/SaYx4BvwkrQy6
jLxNEbq5JZHtquUpHBLXmGZdX25GmvVisi+rrZJxF0RGW8gK+E7dHDzkFV1bkXouM3rV31zpx8Ju
PcRF87bRGlRMZJ+GfmRvmUrr3QXRloeZbmisyeWHbHSAgfheWaukJJ0jw9/bcYm0tB//pmJOdpLu
5LkX/tHXEYfFt404cCsjSogjfx2TXT2NRHmboaJx7se+Xf6WBic7CYpUm2f8qxIQmVg9pBQfjwtV
gBmFboqmO6Q4Jzw/GjO2RUb45i18jpgV9wm9QGyJwvxQjk5SJw95rliGWeuAY8FA/1fScQZv0bzU
Q7xllTe0YqdUO49HGUL1cvbBN4VEEa7bdugdHpQNg/wmAokMHBXpKAihSzhYFo5zs5EinAnyvn9s
OGBhXeiz3J1vlno5TNPcugnPc+twimi0ujGys3oDfSr76AhjO0KADphybrTWHr4bCtnWg1MjXZLV
hgLtd/a3AzwlOmOIV38DHlN2bWzkjZWeH405ePzCgix+32OrPqd2nWKmdjoD/Wb8exDTdejDIQyQ
FVgUe2pWE0SwylJSvb87T2ZCpZpbGxFu6L0ZLTR3GUbyS5VYjjsciOZW0kYYt/J056BvPdQ2i8BL
5vKhvQUg6JZALX3JJZYQjkhJr51PhdiwY5CKk7XYO7TWqCB189iO+U91+MjqsmxnCJPv5icbs8m6
+CCg1HV//6JUjdgssVKxIDxR2jBeZWre8OU0HzrVoPlJ9XwL2OoPehAIQNmLVj6xT8R2KCzB4aVx
1Vsvx8YV4C+XS1etH1ZB/IUviGMt8PCv5FkFr1FTrtuY3IZ292h356BAwXTWI9S6lvczGMrdkw6J
MWsANnTWcb+t3MiU55a7sjYp6s4hWZQBiCn/G5yf6E3Z6U0GRTjnD2UVL2qb4dPuAQIog0p9c01b
p/QZFDocwMAlaBYZvAMx3XfajERvGOD0xQdUZehuIuYuNYFxcjeiIf/+I3uSuusMCF3r+4zEmqkt
wqzJqkzUWsLosrxrRTyyP2XyBuIHlTURAjsWy4LzWIMt8EbKD8DNfW3AJyaGH8hSENvHQW8p/+z1
aidwA9r7XOGqUJ87C5AlS7wap6M0XCQpFFe3nr64cJ42LWReI9d5PWe9H0qBgH1ZL3e6hkpCx4X5
zklu+bpyhhw72OnEoFSDjdSrcK4sd19gia5/e70hBKbi23XuaZDwlbszdLsgz5ncSrC2LjmtwMC1
7TeUV2oJTpJ34G6mhFrRqrClWXCpdIbO1HMcldFfJCqhlAKMAszYsEXyxFeBMd0LeLKQocG6ZqWf
KJ8Hgt0fCZcMx8i22mD0JQEkrOQ+9KuyQomiJoWMeevxTb4kjcTUsQp9+jyE5Nme4k3sXWYd1B6F
23XxGhHSyrCf9PUcJRPk4gdX9y6wRyDVRSn49k5+FDj35v24rOuXOC5iS6cx7Xb41dhqFKYdQ4vE
d9iaZo+dCQR6KclZcgVwObEoBeooyu7ZZgfPyHekBoHldBZEp4KTLgV5basasLtdzzEio5ZQr/OV
Dgl1BizdwV3uom+exnBGIVgHc4Qu9k9G4seR+bUsLSdgZDVwvoczZh/gRqd0W2zrTYzNzktAIsby
GGtobYuwZaOj6qM1dfBB2VRDWkevN3nhv/7oujEl2Do6sYGdFttoKLhrRwbKZB9T0V71y1ZmBthK
M/zi6ezh/YIooE05YgiklV8IdxJ5XLLjnRExly1m9q+gQ2vgD8+GpXT3BOgl/mBOXUjcXzRAw+A8
iYxzctkcGPpmFCu1lspahulgM25t2E/X1FGq5b5dHGjGd3u0Yz7JnCm5Eg/cisqiD9IEO2EENlKJ
UXMOM+Ljsur4B4N7NZU0eXt2a/2iNeGTSbWg33UbIEq9M3jHdbFB83BlHHuFLJUOfJwIQ5Y0uZoR
I7bF8Akd5IClMVV/ZgkhuA2ahhyTGzE9sFFLQ8tIySQDw7NHBuzK3BYdNIJJ7CBCq5ttMciCVSL8
7gW3lXo5Jhfdh/qMVVEU2UProIjagSdu2cTFQUTr1oTfsoDI5ORyrcTroGYAM70EScZEJ2NDKgiX
N+PQIO7kpLH8pbsiOj4MUo4Z4/9AewL7/uJy7uAdqZ5fGxdA90QXFCpO9EukamydPTPSM1R3TLZZ
XPQMyNrr8rklI/hc5BvRBkEUEqS2dX66VR7BOSCFZWaPS5t6uxRFmHjQyLgmVTeV6CyiKK2Oc8Fb
DfE5hC9J1N4ZP23fjDT0tc0Rdr34J6Jabmh8aOI3OZ05KEz7SkYaOf5kJ2tQICmMNqoupJtwbARr
FbmC5O5ATCTNJW04t0/NRtpqRM3MPp/NPE25wFctHA28x8TEIewDKsOSQEL/mjcw4xpIVPKUKD2Z
tqcqURMNEhDDVgvWVyWB49IxzFUktREvXBqNswOmy5mQSTb24PqGPiPlJu41kqnrY2udEzmOzCim
MNpzuajXm4vsGyBhyW/KbGe/rH/nqoFDjsPh8xmm2OPjSKxz3uemcu+wMD4mR7zC9b3IoaNgr3eI
14zI4+gMGdSyJs1dE2brGiR4FMhDa4HCE/NbaTeeE/lmdDWNWdQWCvShCQhqcemXunTxcrbaQhr2
fHERTc8NO4uB2okt8cWyy+ZSssR2rQDaADhT4JHizXg/4FM372ufoHJrExnqdFFWdl++bD8b+YW2
Ttc9bLAYm0LVVe8Bwu5N3vFDXLBKhYoJPEFdVJvRBaO/+pcuo74dYyNg4Xd7C/Em9/AD85MJbhGn
fx+3LQWbAxA//dVjbInPD5tJeVtu3rIEJopl5cN09psfmPyHEk2FvpuWr0bkYHvAjOfV04TAm24B
K0DE3H41UhnI753ZSiSGRcSbAMTF/ZBqb1/ej3BrRWO2uzpgaw+rcvwMfjG3gNfd7RqIzHhzP0iE
bEGA1busoRSb9rXoTBHTjqoBF+eBokSN8RLXbJgdoEZm6rgQFwkc+Ue3Mr7NeUWjmuE8CsC+Nk7b
yo4mqeD14Sf8NlDY+4JgUNfiIn+5z1kZxFEcYCaiCWd6BFpr/lvgyh6STfWNDu1AS9F1C5gJ7QOy
hOV+af5BjuzS1rcZ9QX5dF1gpqC0gb0CKlDCEXbNAE4wLvKN7gxW9gd6/6TAp514mX+HhxJMSD7i
ic6TRGsFtX4TmQVJ6fS3KSxbV+LLuAKf+bdmnbL3nfMsUktYzvqkEjquoDKeq0EbE544TRKIUj8Y
D6makZ6XnQyUAS6OEgSoCS5QXY60VeHzuEeRwKEW9DL3JQysGecolhIW2/kbpYLCDN3CIig1tuxb
dNFo216eHt7/PsxnzRluSqmPaVOziQUAvT0goWrICNtu4zQnDSxHRAZKAlp1/zecU1PoYDHKFEHq
j6zmUIYdTQYpy+2ph91O/Ub5kVfyvxsDM/RrvShf6IcU3GQq6b4uJRAWfCgc2cdYwePhcsUyW3IO
2cxatoqcSPPhBSkJlHRCnPrwaJPIBN2cRPqrwM+i8u0FJ9vNTEtxky7nztA5V9IcFZeSDQtCJ33a
OdJsMGGDllncC2sBpIX3eaSDwb9cxKTMCEJQfXc2OWaFSNUbMcviG7FXKm9xQT9pEaFr1uvQYDYJ
OmgExeMbboKvDyqoSeD4NLk9A7S//aUr5xR+c2FxUkQkipCoVHoxZBMXfHitnomZrhgcKYr6JWOF
FIMKHOesHSwDrB8iQRmlB5HuSWC1qEalCdHFXHJD4Vd9Oulg5oekKwDRrkNUtv6OxTTgzf7/gL0N
MLI+VdoAvocWgYMPCxVjL4qM5F8/C/dtr+3wgxI68b3m5VumFrEicI7vYWsIjDn8Jg7r+go1o8sh
noaf9QayEZTntFh7Jl7zDaICyj7K/mMXiYz33hZ9DfTCxegs+iRoN2zgRW2E+J3ciDlVBrNnl6k8
DBw6jQFYnxYUaxYi3vLglo3Ml4dZgdXWbwKzfM0LCgbfQLQaFnDygyMo4eL004Wcp7Sa5SrrVgNG
/zDqreTsOfDhO3BuXoBtGeUxNX830xdVei/kj/a9RoBt6ESiymOxyqWxnVoBgYFmdiCEQF3agBfx
vH0RIgbIVzmUy23j3e/LqyDbmFjANKHaG8G6olD8ok8ImFvdtQh4MRn160Lfxc6BUcSzw1y7g1cT
gnWe5QFS45+m+xPKzqXQqFWfdSi33+ibLLeNPzlp7ma7w+jOqAfu7bubL59KfEqlp9m6LZjKB5wr
z4TfjGcId/nELiC7HMzzOxOWawqGTlUOWKV+UIHQwbTeLmr3IdJ3Uqxkf/W5ODXhGULdBAs1bSME
CpmMtPnr2uPf4okz9GWzZxpx+b/1DcZ2HZj1zlj9aTx7RLE83SRxNCk400+lLz4JWfvVoip/g8vb
wh+9BB230n/vpR5cQrU5ZPAmuitQ5GI+GEB2L5Tpk6UQAMcmH0B0RHNqEonm4LuQ3IElSS4dKF14
+MxSzavwC2ZHwzA7pC48X7tCrQywuwG5MjclX6Rv1aSRTq8Ni8BjyaPeFrwlPZ3SAHiruoOfoVzo
GZyMM5Rwtru3pSCoSxYi1WHOeN4Kyko/u5DWZQnDJz4yOLMV07xVRr61Kgh8Xojd0r3miE0ULFtc
CdWm9tJaEh9IYiqeAR+IL9E9/awmDCrLtBDvTuH4AYv0Iq2S8mZA7CJMBmBhGUNQCG0MqnpGLzGe
s1y+99jSFTpMmX+BsSz6x/UHU7sf/WiJmLmh9vQlHoSyxkZX5viYrhYWCPW/FJdD9LJpADVhWd9W
lMLbkgij4cu9ISG0grYKU27ZDbgCW+pFexToE05D9dQo163uQT23da2ItBWtFHoynTbAfFizQVwG
P4X/yC1ilnwUZcxY1aLAPtCkIneFak01Mzk2ONMpwRRVymydAiXviLR6uCOdMZXvEC4N1iitofAW
LlKJxiPHSLa505j//YvRLOpW0KYRaLpHEZeejmj+lPdAY//AVBoEhXXGk4uVQ6vpFQQnMAC33EGH
Cm+RCcsnH9vNiHwbmXbEPo+EEZfxAHxfS4Bhtg1NeiBjSaQ8Wi84xC1RV0ZV+nMFUf717/Zebdhl
ACELU8KOF352Cw2mGStBpe/CSCpDDs53iBt4DrDd6jdOEh/4EzHaGYfmlsgrX7whABJ61EJ5m9HK
LzQumpKRG0tPA3CvEMVbfqwY7BjcYTTp2RmQOEPMJVaCOITln4mUGhNRwwqUzp3dIdDvUPAliPfz
dSOyBTRs8ge9T4BW0f0w0PDiD1Z+uSaMSQHOwFaTgjbCVqkdFbwQkBqM7uR/4bgRoG2UkjsjIzL6
kk2eeJBOT9h6ye68Z4uBKvu9zhh1XExcTO/r6Y0SzxWt/oCWXnDkZnVJHRS4KjtwDFIn7rCBaPfP
NoywnZ5lROMANy+JC9a4KcUcWzt9GDMf54004PYTN8/LMrW/JwmfL7GDDT3bLwx4ftmap00w0d+l
X6kWyrPe18V2JTSdqmqMVnHoP/+wltlNY1CLhZT2KSsX1uyvWnw02+krAAgAgqXRVKG9R3DXlE2J
sPhi6ICsLCKwHzBEPV1G7LVaZD874os5E/IIaVkqrowxh1in9T6QIOKWcjHhUGof0OU2lXzWw+vh
Lw4gjpjhjYdlN3z7FPMfdUftm8F9Hzvze54arp07kZxOM/jS2AnvaJqjqyZGRmLCWq61Z8VzUAQA
uFzl8T07+iSoBVd/UgzkBo/hqyrB3Fp40TLUyVQmCtYSmV8sjjVO28p5ky/63JnCazNa4doJ4AJ1
2IPqDZNB+Fr/QBGyvArUFwa3VPN8wbMvX/ogtXdR/VDQTUKwnyS4FxgLFHPXLDZpPytoNTwiHswE
knbOKzDuUbhbBEAGSRSgUDjjY1XtkCmXkonsehZ/ThlCcDfvPVgJCE23tOxGpT6//kBy0H/mIe3u
K3K/REKdlXUfQjM6RULd6FkYp9sC3jOiFfjm84g7pi8cXyyio3D2Ywy7yBU/yVWE6XMYOoglKaYx
SnCCFwI1KgX5KMbQX/dkqHGAP+1qfKeP8lDVQvr9f2bxaBZTUkzB7PV2bbrtw8ikNmNot6EVS4R6
+D/XZNyZyENPGG+PcHNqHbSKKoBWneHlhUw6pHGGOt+N8LnRdzOJHcwHKiwPH8cTGxDCT/OZU56W
WJ7emYNTLnRfJhV4S4f/uahaujAUX96RFA1JyMehD5x+9WQ7R9GDAl+ajWKFwE9UXqzzIcaXu0Ra
F9B0crD63DnDdt04eVyubMx4qQBVPKYObcS5dx9ba3MnZRpOmaBZ1V0F3KX5XhUwrBu5dMWFQO8l
1TvDMPTUNjey/cNJZiA40DDyDB2cZQXRfxzbo/MUJEHmOXU20iPxQMX2ZTRww3AyduoMtGduj4H9
WpuiOyoCUXFsvNtClvbFeeJ0naqrp2ggrSshaJzqYySOJeUGk6yIYonvydTJnKNTyr7XnFt4q3Cg
/XVPTC2OAvRx+rZHJIzZLa3G+zD25HaOTsHhiJ9AFEvqywqVwVCOwXGUf0nPpd9vwoeztokfVTI+
DUh5S7Gp/YQv5k275XVILx3yEP1KhnW6WpfLR/RMnwfb9bUt6kEy49lPjhIN+gyXgtKu2Rjaeuk6
Odux96+2d/ymH7RTAJV+ikMtHu8ZHFqEXM5r7/Yy28v3O0+GcCWn2gZKNncOMeX+PCG2gdhbLMVd
p26VRgxof8ssP7Ml4mB4EAgRDDjuG6V49cFyRis0CEJ3Q5s1cBZd3ymiKZ7pRica33mpSN92nHTE
KuUZYWrGbkPEBUSlU/WMYtQwcr9Q1D81QtwNk8XLe6aNjYIiBw1JkILj720uEKgps7JB8rfw/7Pq
EfJhnhuXk19O7CPaFgYtwceB/DpbY6ILfEEdAn+DJO1krYU2xOnXitKJEHavDCvzgwtULu0zpkNF
a1PeeyvVUQKlG2fUooTAjXJrkEwPR0Y0eThqAoSZ5OfOcA3ak6US0R3gGaeO4C603aiaDQjgOdGr
ZYyXcx+yFvCCDn25UPJrgySCYGw4IJanvxPUrKuaxRYvS0Qi4pBIzxCfawUJEJ94ypswLA6CLiVU
h1yCR1Um7UNTMID/QYKpC0BqRAcoer3H5esfX4KvNd0LmoCdFyZgKbdcybP7mLJNg927WxRj4l5K
MvF9nhrStEcJbxy1E2s7+o/scFMpDntj3nzTK1SZ7o3wZ6+gXTYjsHHZATU9fRnVaeNLcikAWy+i
TDyCWR2mYAI6SsTezR3d3coHKx5p4n3uxUt3DmGJU0uu+pVXNH9EUw8i3G3Ah9pS0dhDPY5OBmlv
H5XKhI3xciSZ20lQ6m0vS84+Av6oWg9k4wscajZycRUQzbJRl6EQM7kOBHg+HxibsLlOzPZO1z4b
R6NZgDamU1Cmloh9isX+HUyoobroVeRGbv8CT4sfxecSvP6bpbCLtm9+tpoynzajNJPi/PK8DfzY
HOZI7X9kvmlqwxmVEbDDZIf65yjWqiL8CKKDDYf8e3xJMqPb7BCIYuEAyxwG3PUx8bq6T5TX1NzF
UY6PYHXUydL+GIr5gNKS1250bTKkUmlrq9YvX+J24ySTZ0FsH6vslwK0CINkh3CxBvrEB1uVe0Ex
2WWmAhyjRNrgMwMLXybSOst1D1msTMlxZR2KcyEwgKixjlfnSlMuMKm1xFD+WuKrns+pS2+Wjikl
DaUEzIPPUbqbyM4NK4WbfoOemBQ0yAPIRqPMhSjUiqw7S0dWsDdwCA7juqzqYnwb29LH64fthBfb
teum7wj6Yf2szJBJrt5bUE+RxdfX5qDUjkIDLzu/Mel5Ov/OTxRVcbJKXoEkb2fNvaODeY6/3Kfn
kKbIoMAPJlhdRFqaQrW/epRc4LlN+RjWvovOgxfMKXLioJ4i7Zw/XK2kq/a/vWfTZSd3cO23PCSu
gghueztSan6lmgTDBKtHwdqM0vor2qNEWCTL4mlcuXs+sFMJOfklcdaktxH+d2gfXuMXP1AbKBxK
3R2FcGwZywbrumIfgzVn80Kmko+/cjhk+Tz8+b2FeMqmDrUe/YB+eFYIWKJOEzxexen9ERxQKW4v
w+BmdDobnr7faDCNlB6N+Qe2k3pTHwuU5Tv4XvqKx00e2qJbcfSRP43OOq4S5ATUWpyAPfrneknu
WnZScTxWh3wPyai/ASD+isEjrCoHiwgkX4gSwDL/tG2BXeVkL/HZxhpaqbRRhqCUjF6ESTtqPmty
dtHLeo0C8l6yJh9jiNxR8aClpMQ2azs29SLxapei8rDH1NzXM/eQsTBUBAZKUphNoaIKv6UElcOE
RKLVQvl+Qo8wtWI991wb1uBmQE1jwTO7qhkJ2kOKeiloNvlXrTPIo6eqYV3KHevVxpltpZAuuyTY
JXUcq3WLf37dVIwVLoNTTY41GkYsCqnHiOTX70s3T+aalAcPrnp/eFDfXLxVJZMx1YUK+48VLt9O
Z7s9XIlluNFAbGf8Cc25MCK1ax/8qbweFHo7DZZmifsxTj5cCWrQbipawhHewMwOrh86oPANoY45
+o6G8SgwV6s9r/AcmNhj81DfwBe2P5438Yp3AjANOm5e4ElhwJKEg3XHQaU2tRo6RQl7fRpxaBxK
dR30DN9QaGCbBzqg/c7kmef/sEnDTlDGhzySk0yoc7+3oQgkzE8gu4BKh2EpiDMQOu+ymn4+8yTi
BmMTv7IDW7EtwnBs8fVU+wmEkdl+y5ChgUXgIFts5tBcX49iKLyxnJ2a74rwADlGS8WcEzJvUuqp
mIKhA16tywASlJ+amgZ4Jv4An5cmAvgbIGG7REzsE4qJh5GzoADQsiNSd6vcNqmIQNm5pwFShMfY
0s9Pmdbx5btEfZRGxeczmd24REm33eVFukcm7KIJWUQw8qsO0+YLwd0kYdVDT4kA1aAmLA8ATE54
m5zOC63FO3AakavbcqJCDOvIi96ChKlSzqz+b3rEoaM5V/cTl9kXv7cQjeugpK0EeRgssP6tLt/7
pAs+P3ssovS9mM9RZZ9AIrtDefbsjAvhWRn6ceX6ZgFSSdD1zNXru+t29mGrocV/AtIIlB2varBY
x8kvhOZ0bIjrE2fuPSZAy780o0PMJGdWQG7SUXVxNUopph8qSxUvmcKCIxO5ePh0tuNiakke4OhJ
p8FfM1Ys+dvW+eDv0WvKtWUYhboIssph3zBB8OIniXWeB62ktuw86TVv1toQTTdEUM5x779M84U2
Ut76jGrkSJa5PoRoNv1LeB6VQymdHy88ufK2ZGPgCIVRXs+XO8mQCXKCqscCZuD4FLpAx7eyfrH+
p4NIot7IKk2rHTNn9DsWjICVGNmQeYWAgI64DXRMIfBZrtfvx9+lZFWilOWHiJj59N1bMUI4I41i
TJf/1qawvN70SOffzYwi+pOSdoOrDtP72QJvT2cRLrhJTJCwk0ibRakzcYq6TdR2l9/6V6eGarbo
QFj4d97ClGACIF4zL+6/foXGH7yjyt/sUERjFT3S5oG6GFVpXw1YW+sgVF/K6+/T1oDi3PJ0f5gU
NM8hKRfjB5nO90+Gxfmm3NsLLRFetlSa1tsizmv3bah3wntVf7Bx7dzvTykkSZWLnJg0hznJ8fOF
kh6XvjZFzmxixUX5agCqfiaYIH8S7GQSvumnl3l3HKvhvppBoCjyb1Jx6Bfd6HyWpkuzc23UR/CH
Eg8gpG7ONnZCw9cTPnZeD4xb/eIPHPPafLfbyoNuPLmsAiTam2vyy5m/6/zp81jN+x1FX58lF8cA
IOz9HjkmYuAnAUi9ui6HdZ6YeyySRDRA461vzN7e+Oy2rCWi9EvUpDEzaOp2ykPpXFyHIYHNiWBu
MbBhGwFHIJUpA+ouIt/pA9ETemtj8E6yaFXlaR9/Z3z6uDiA1xLLS0Dz8iU0O8Aj6oGNw8HUk4DM
rFGbRyYSlpR38oxZyj+YTJofELtztWikoHzwLBEOnGIITy/SVxJVbbS2ph9KkFauhxLyRQ5MknAX
ACH6hG7k5kZ5iA4CkZ0nWUfDSZ+S4ZcVy3BuszNKREk3omA1yKSyLPHVnDjIfU4Txb+UXYZI7Ovu
8cSJDd/zXMKm9H/WOxD9NT4P5kh+17xpxqjqePN9oNoqySPG+DLAWgf+msW6h7nIzMQ4CeEhMcqS
qbtubn9ggF8ScRIPM7FaDDhEvFoobkNqaMW82nXcBlMY5T6/H2vOZCHIYfYTZrlXBKlKIWeReeQ9
llwFrmEHCyxf3/HBbamIL0LPSleddsdSgKIqoyTqPMWRMktNpnY+FTdqPZHGOBvWpZa/iAkrT76f
ufoW9KesgyMANp7YdoasXYIYQY0jVUmWIbT9Td/IonGQL1MEuAhgpg8Fcu8tT2sWXuany5g9t2f4
CwEwxz2rC70RbsfZpj2Ve9n42mwTQF3fcHwIlMzjHzOnQq7Uez99yzsDunKVHFloAym8uOyOhReM
oPr3lT59iq2Q+PDjXU8LdbwPvcIjNiNDQ//McZDyLfNvScur/q58OI5n1mZus1W3K4HPsw3Dkjb4
AbwSc9TrtE/P/YVamvWIHT9FZWeBpERx+PqzGzFkq2l6+o/GHeK4U8oGOruqH4KDqAXw8AJzLB38
iBDsU9843uOwtcXyGmW3ccVj6alnnInUDNocVnHPMsy6R8jz7hq1gm1bbwV0bgoX4r/+4+4Ti4kb
nnHsRkehAtp96kWmAVG1qDuFLhD9+uSIntaZewNktLDl2r+l811G7R9wBrYohoQNzHmpWFarm8Hd
vtBLLohgngGuzft1/8Oh/AwkiQCS/W7eKVyM2PpCylUInBW/sdyv6+8/fddcVdCioOllfk1n6zbD
oZ5qzldal4XzlvG6rxrX+kTVvea7hfPnricvKSV4D104X7HNlliLBHMuVW3JJdBDVXVNdrv4Bt2t
4MVyVr4e43ZoSqOnWsiqeyeDjm7A2XRAdmzBi4qmN/dhsl42ZokTKADnh0/kaEVkg71hkOnhkF0S
TFGtXD16me6zj8s3zdbbs8T6u0K3n/uDpnoKeWbZmTwDwi40P9cqLuy8vLnkO/RT7euzPwq++LKJ
2z8Qvxv8gBLWLINKiSj0RgPhnV7xZ3zj6JFEublkQbyaSuKDkBVO5LmaitRD/vP+gn2jf4YIvWcN
uH+dm+eW0MKVlmGWAjwQKftL6Ho+vE1k6iFA+rBpXRJ292VKOeGuta9ugUypzzocEWrQmp8TkyD4
yJF/UOE3FEwXrgCE9fDUO/bEO6qMCT8fG2Hr1Vrz6sRTke/b4BzpWwmnrcg1gEYOO0eKFkNvzV+V
FFOT2xbYUslAWu95BtROuOXaTPQ2Aw/yjhG3uMf1owLNyUEaBZvpraZADUHVRNTyvWCuhb01Y53q
fhNhPMW4XQx6JBpQ1PD2pfo3mIRgfJfp/20W/ZHAcuDq/rvaEEQNpaXPXFmL5b1rdxlrVtQ9zdDz
t5OYYCO6fSpSlRDnkrL94wx96tf7JTC4x+BxVevGMNWz7VLTcp57n6uSzL03kRgimD/8d5d8dF8Z
8IJ7rpFjSO1n816CTeS6SmDbk5wo6GcMl/ug+gWqysivW0Hkf/CZ17U/PvCV3rxPwlatUoKVIm3r
7pgOHxlEgUVzYYfLffeMgcJl7ba6mCevtlKWIH+1IjcAzhCFVkmOSWm6ZIcrlbjVr5P0QBl55tls
kNfalXWL8KrtCYamOYqtVLeDT6JrH0hW04yAKEW12deP1UHAdfZ9/wkr2xXo9svifCQaakhunkjE
muZNSWGLONOSdmQTbz3gOiZ9uLBKFCoqj9tZqF2ug+QXq/eEPcGxNPVVkFR9V15nr/FBM4BhqbHe
ziyCHoiROZOEH5ONLrIDyctqn5MV51US3hYH5xS5prLf5zuLF14vpNThO9DHDlqwujh19HtMpm97
KcqG7gWsBjcyyN7l1GrOQhF4zNJlty5xwwzk4H7DFZsCxVHU6XPs4pVKYvaButMQwYRoW5ZLEFN4
yYzrgC1TPxPvRZCkJ8xn3rASE1rNaCfZevHUGE5tJvdniuXp0E8z1bPxNJ9OYYJ5rLK+2BWy6S3b
Uny2OKle+UYHqa/DI5rp0pqeS/4ciX6tyLjkW7NUmYdHQKsKczOTY8rekDkc7OHI1q5r59eJD05m
+ALbTE77966ZYEO84BZaN+sCeIhCkptjdzmJ4glSFJaIkqQ5YbCUvkmxQ8VBQCntmliu9a6+VDkn
AtUR8TG6OiMcSqNPLB4pI7Ybii3lTivrVvGSioDu+jLs79DIcAJhMYn9H+bnIvOAuYuuwIn+M7xf
wVmYps9HGYLcdirARwsmpn1yFp4Brt5csdonyhxcRRX53ZvQjAyVnI83GHN8yIq0PLxnSV7OeGNZ
NjFjknxIZSShHE1BLvOQVC5TR1glZBMa7XOTOBSSay7r0ebiWnBLgf8PRNM5bR+VsikxIoNGYNAh
J7nVryzoA57j8z+VuCYr/BIjOwSBQKUwJSk5WAZ8NO56C+XNPTvluV0iLor+MlWaYAhveHZGGq2b
uAMfNF0YdMGC6/FFMbEmVdUrwww04mfgI5fHyqw10Dy7ksyJyf3KoJfQOmONlOxWtZPREGOQamhl
TWoxCQAkLjVBkoB6KVHHD8SyOpwtvD2kewBz11maslckRS3nyLSGCwPky5CMGR8SF44HdCj0hsxx
EvOaZwfVZUi95KnE7Id/1W7+bhqEfhXjaWALIvq460xqIgKXYOqudzn2hke5PQB378ow3jn0rLFB
0Ii1vRfYEEBP26Q8z7KyAt4s3QfepJp21RDn32jpMhwODfP5dujviDt64AmgZYB1ezlQ8imC9JAs
Xj8DM67vf+6HGxlcJLve2Bc8WUhW4WefgQnmKCkHCmATirHajYPVi0/PxzQy85P/b4UOathvRmAx
/cvWudWRKzvvkwXyNqkW6lcpq5oVfM7stI7jPAg0FxtrS1hrTGcwtvMQBrPRTTd0CfXvPq/RxVJz
b/yjCP20gTSISXcuPCMVkV9gSu6lenqpvQpyw8jdKilHDI9ccRvZPhAUXmWIBxPtZTL4PuP1XXt6
pbJb191uWtWq4Pccx7iS1/+TMQOXHKMQ8he1X/zm7SgKqlqDvYkzdd1Eot6lEIXITVVM7rPjsIg3
0j9sC06RGfHiTSS400GEYWsmTxc94Cx5u4MO2ftkqUlQb/8Q2Jpp2X7YtdqQD00Ghsh0NAua+u2H
/LhIKCKn2SMFnKqh78vNfF+Gp5BRj0VEyRUTt/GpeX1i8baDLijuKt3sZ/J8DKZaCdjlY9LengZV
AaXuTpDHdntVZ6Hy9qjYHPQPOiUKp0eJ+Ah4j6VswFpF3W3Ghtz+hfohqUIoNlPXVLZFXCrsZsPK
1cb/9WaW20h/XCvSxI7fYOAZrxoEI2YmuwNXLrBVFODIaD4jWQgBk3nOu8gWK2/piLKFmUA5U3xQ
gpcg9ShKoRzjYEb5DnDc5G8CKEhEq/6PjxNFT+4AkM893euG2X0tJE3Cse4qs1IY3ICF3ex3o5eZ
yRuMvd5VWbUn24gJyvitugoHyoWlHaFALCcKcxkE/Hq6idzKCVqm0Q6zKXA70WX1IdUM01krwm0i
u3clVKz3ivHP0h/XG5fOOp+xHF6pgzz8K7pceNNgKI2DvvTSPh0DeHI0Cdb8N8YuYeL3mHms3xSR
FEnBLfsgNXJTlRcWzzHI5M2EKvCa/VWmMfXM+EsMCIrb0dyaZFb39WS2PKc4E2j/jUVef7rgFWzI
329wTzsJTjVx2LS13F7EoBGxMYCduk7TfgXBE+xjpWJQeTjLzQhdIhj6y7e26R7iO6/v0Vr28Vh/
qf9EumwrWR4etFVRCtYB7xDYOItzaW5pi+t6TJyj8FSWtYaB28g1beii8HdJ8kFCkvP9gleX4gup
yOpPQpzOcCIfES3IDmexhPsGZ5RqSU0IjcfyMQgf1ppDE4ajdnrM1FfGEr28zfMYhW+/HZi4eaXU
uq0VCJsTfIt/frbpe+vbAN6RqfIG9q6hpOMZlrTYjAqnZYGdPsMJJiC4BzMbPAMar6SwKtb2jkYD
kHM1RFNWAC1fU7DgstsK4Mq3vTdnDSHtjl5/xc9VhlpgrV9CAbUUTnscQpTNJ1Xs1DgxxGlR39v6
iy4hcIVpjDlc2I/PYIqHGha0tarMh5ExYS5WwwfBfpRx7pDZ4dsYF/EYNpFUsvRTbcghnL9B7wjW
wW/bR7lwaRClJfza0dDkAy9/2RqOtVeMBoUKTKA7N91cScOJleLBu0e8xXpef5EUJYycm7r+sXDw
/PvwkHEk2VJg9aaQQPnYLyc1durjq1f8zRzzhsG9lwuvuOmegjF021uefzWKLy2cYo9OHv0p1k7m
sKSs8UfbaF8Z+CAC3gW/qx+WAl3mthNSTcnh66FZfglt9aMfbAOcgFKKCGExT1adCecHEXEGVCaj
GKCb3f3BU0o/a80kE90gKUOUoS9MdcV37Bs1RAGXeoiWroJMQVcmoe4Nrk8Tsyt4Z9CxVvePtsQI
PDYZfX4aBZrUKm5yhqmaeVo3i80o73PaXct+AuNWFTQAS/7lOuzgYJqKa2k9LpVle4bkk1VYtOT7
YkoIP3xmubaKseoibgZT+KyQI/kxtitUWq237MLUFuO/NZzIxJv/jlZVavKfGl9T9GkYuNXOXp0s
o7bHz5JZNe7oa2PtvD3qXD0N11vjOLs/BEwF2Y7Ir5bE6g641Nub2xzLt5WXTeorOiuAlOh9W44/
fu47sRJeDJPapoqEDDIsYT7rC/9a6dN2/mLNStPpMfyK8EIOOTrT0A6eT5CFdjON3LIy012oPcv4
8LQe/B6uDe5i8TXSEWJQF6ov0kg9oMxaFPZ0jXa+pSA8TsUk+oDIqBpKbyRIY5jnsT9pCG9Cl1hf
5c13lZWwFJtFIJjKjb2MQcby3Iq9qdAX76vikiQWc8snf4qw205CsQw41g98HeRSLQR5AP/b6Wc7
MwCtDfzvazi1qjZS8AiMvaJjZ2x3wq4ma/FBD68ErLHBs0YnzmIUimmAqLYIXM3c3AY55zHvWDdn
xLB+yUzlkmabj6aH7IyV7CQmLjMz9lge5CTuktve0Dh/pi7U2IGOUyzRSiW4vGSDHanBvgHAqV7p
fdXOPf2LSVUMjL4pEVnr4WhLEJC9fVpm9z8/MhASSYXljQwyzJTQ2DzqXBcaflTMfIgpyyZU1ZtJ
BzrDxY9K0eyRlXGHz54A8wqjIG32wano2LQQM0W0flKh1tRNTO1u4REJZHldg8AaXYe9Ls9HLZLg
hS44OqOh3WFiGdpUFXSLkLjcpS+lV95wF6EsiRgb1yTPAh5D2MwajhCtqTYPCdZ8FUeFoj8YRyBj
ayiVZRkS6RWWC4I50yBkyfoZpBNR1YgXK2mMmr5iawNq7BH7ZZPzePcr5zFJcJQVFrUiZ0SQbQSu
kyd0bAh5usdV+3TLDKbGJGX6LP7L61S9LMYE30fJaQVkSjUAI3FX9MNqg2sYHpRECXa+kGtW6huz
XxA9lvRlgANW5/PljPtr1DuCkBBlxdVoy0op0VW8OrSC0owXz8wg/cfCRmHOzPIbry9f6YlPH/sm
l9epUc+CvU/RABCOtEiGSQguGSK/73FNvZKzm/x5pPPlLX1D3p7Z2SCNs61aITWsiTFhxLRQCWzu
227bZAvConUt2lN93eYvwV7rw79wCrjek+l40p+axazY4RytCVcocpL6KVkpVKT3cGgVH/TFctBU
buKyam8i9OfkJ35nDdnK3XmoMTqknM2Tl0EU6PtCS6OJ4Pc2SQTdCtXdimhkpdSOpK7awwWh57HD
Roc2XAllRrNqOefzXjOOpzwcoD2Q5F8nd18phGe1+jP9d4ysyUwYpWFkAYj7LnpRFEXlW22dhnCT
Uo6JWBpMia9KKiM5LQKk2VoNgvrYJ3BqzyRNg3eNH2peSbi4+9yH9SRGIm7fI626zoV50cAwsAe2
Ix4obvjRVBGt7qdpI8XbiKB0wvHlI2QE3Z5UjGZFM2+/SgOdbXrM9y91CPngiowppwqgF1tBNFrl
RyLvtv2FU6B2B697VG5SNLgLIj+fEeFwFl9UImhLGBGu3e75A/Ukw+QZoMI8YqekvokXTltwacmx
e2Vs20tOny3gOahKmaAifQRyFz0ZN7rOnVqjMoyi5YvFk5Bnz1YAVmCrS6WQnh5EmSvHhpmMuhgH
UFaK9eQWMP2fPpRAOg3BeUA0VkJtI6eSl0WVi8Ga71zVUrA2LMEyeege2NDCdQYWebf5bNTht2J2
Www/tSo3aUIFZLXftdWfS2sY0o9/s8/uVguvOi/Lm6AaqCdjUWzPX+/Wab5iI0DvYU+JO11wMoRk
reXW9Ny6kshLBdZBlf+muInvnWpPygEkOBa5m5zebQMsbNWE7da3Typahm4srpjPWMpr79XgZ8ZJ
CKPD2iOZ3REd951f6EWgqem3JREMjfFe0LqxS7VJiE88ce58JPrRa+fqWRGzJdbJpBmgOQrFx0BA
djWAG/3PPZ+wDWwQXRCVE9FtCcENi4FNz2b5b8Q7R09Ma2dYwMV/8E8wrO3J5aMDtxmwLrH9EIbH
9hp4hYOqkLhFYJuJEDSaS6EK713Y6YahXBGhQaPLah9TiBMugebwrCY3MvYmL+j7G/dKes47NKKA
uFe2roIH64kPbZcIdI2Wi/dj2zvK8jCmlRdNisHBCXwhs9MFQDxmWIPWmimF/ARBVfr3wUrqq3DK
c0LfVoZzdPuknZBVKK60wD2074jsoHRAv6H0mb1wInRTgs5H/QI/k31nshNmVNF2CVEvu2OeagMv
AGHn/PoCulkE59aFraA+EsTwb5Ratdcz83kbOU9ixE4Xkg3qW8IcIlEN+ugtznCT9LAj23ubSUSR
AUCRxmM7cu9cVS4RL10acpcKk4GzEXGhIx0buVeubRJKwKMNopsWqWhKtVp916GL54ly0bACRkHh
yghCMDZyR/sZi1M516yCmiblWFEPQJRxLE7S/w3hnzrPYrYE/Jr7KVkWnzGjhfvHSUVmDLBvL3vh
DWK4cYHRiyr0Z2q83uPD765njEgHOUDkgtG6E21X6Mi5FC8fQMztWvyYhIlG9+qlqwPZkdMXDFcm
5zbxscR4S/1NA4+5c7FuhjCFicmztmQIVIoEHCgufomH7HIXrTGqAUqvpL8pXL8EHDbYZCWSiAND
xTfGFinw1EiRug6i0d3zmz26aoTe2Hztj8QOHFz2TWspoHWTWYZ/HBJwwKdhgY8vooCFj1HC8ynI
QC8BOada9nITvE2rrwuPkVG8wEWnKNvrQ0bFdwheQKtAU7Pq/lDm9AtbVuUtXSYb5k0OEuT0BCGf
J24bZp/RM9Iuop8Kfs8nu4/g9ajmjfNirRz+I76qnpA4QqJdu9E7gHgl9fkJS7ocqdwXwYi1lc1h
IgCpLCpLSeWk22Y6TlvIK90XK7hZAOts13RRuKsibYqQoTPODOEL3qRGUpYDGvP0D3DNOzIZhVA9
m3sop8mmf1ZCNxdtiozRXjXdP+IJhxsmPkHdaiBCnLLE4d9q0QKxL9n/Bn+lb0FWx7YvvINQxFpR
ej+Ek3xTVQvQySTMRZ+eCUaPlVDowQzhX6EleycAGfDNRBMdITBkYajnR4rv9WaxHHOTLNG7g66b
Fi7S5sKUU0HjiFof53WiX/7Y4mjCRgVfUYppKNeeoN6eBTWU9J/367Bi7hPrRGwgAY9PW2AB+FbK
V0pCPDMwEY74TuafVmD2edpOvsV0f62OwbAEhxlpG9oucPzbyuCOO7DBgJKbDsgsXsnRX5E6Juuz
711JIANSBSvdo52kfo3s+7Rc2Fl1A/u/QUwvuxb3rj3f/yMZVGWYm+/utjfIfMwGp7pvbx5iV7uz
RM7YFK5izDuUKieecANeJVCBL69AqkLxFoAfZUFIviPwgRPWoWl0xPAFtLiKoF++rtRdtqD9ocTD
GYgC+XgOxQyAlDIQ44AbdcBh40eq+3xDpYtD5t9rTzsAVfrAoxcJwWV+XdbyVPanp4zmp2zzospP
pAWSWbvhO2dDWumcvx1DfQdXB5d5hMePe17bw8D5QnEnuhj3kyEwYDVSQOvv3mLk0/9yZtPr/F0d
Kld5j7SOASH8aCZCzYPj5SHH/iZc/ua9ADZlRjjeFDrIzKfeZGJgtD+NgGuoEY2vAqWrBBuN7Goy
UBvc2/wXwdFesdbgNHigVZ+Nr21DooiISTRLSTw4CdzIsN6Bx3i76SMHDpaf5YKrrIVwMago4c1W
A0l2aBgi6Id/vKjhi43T5lNgVypnEuYC/VQYFnhz82fS2MVP9O3amNbySm/OBbg953klBiWdHI2H
qut2TISZv3vtSBQv1Y4JUocdyuSOrKhELskf7Vw4juoDJjMcPucJ8CsKaFh6AcWAEnlNWFUdCWe6
V6owZZvOklBopsuD7NrCuASYgdPetQCOPB+KW0moqOJiz0dpn1L5WFr27/JAxiOTbrOs+Wa0z/Bv
OpQETgt6vAiaCt/NL+P5JIfKObAd9lJo5JKLU4pHIlCHUZab1mFGIln8DNmkdfVxOvWkSU5PSjeX
Ts7t6C+audFDgEgjcNqjzv7EFg6gZwc8bBpH4ntnZ1S56Uf5RkHwQTSrvKRSQnL5xMyiOaQOgcye
X+Lm6O6sN+rstDd0n5diptkWAF9wIshrJhw2MlaqifusVCXajifrOgKLiowZHpIufVVXvrMvQy4L
RTbn/QCsrf4GPoiQbRASjYeLb7bPb8Clo5Avnek8GO2UZAN+7KYXgWNBbZ+kJRqpug3pY4lCTDpu
DCCbbzpBaVrUbJA24oX3IDdzNWT8COXqcscfqm3G4Yq1Q2KRBcqspqz8FVfE3mt9rJIR3sROlNBd
01p39lznNxJbd04oHw/HM/k1BEhQER00RFvi1ZHXMf9dT28ygQRFqjRbK/GEkdIm/E/kWJ87pmRS
H0n+O5EGYA19Rpr43Zt0F20IfhEM/NhLFfBfEuYnDB1FtYqcIbXOGttbkt9fkPDWzvenxc9XbXIq
yv4pjdwRTLbi4a4xk5aYIe43O8YA2xXLSTa/mCJbwZ9HXE33I4O+4NIvYqi3T3yIKFu6VJ9wl3fH
P8eXb9nvWvseehTeIZxDHxe4Phizy6V+mm1wu/ynwaeG0pLYI2263XhW7vUTJiWPyZva23aDYNfy
pgfMGqieyH3h8uiwYLtaudk/VyEE+Tv/PG8Zr6PEPiURhedcLPcZM+zDXLB3CabyYjIZVRhxUL7P
3ZBhJRXushHNGBRCg11Zt2W55LL6223SwC3tPc67w8rq1pJVvWEbt95746lOj0307f2rbiWjhw9G
CcHDCZNW1rCw0umD/s/oaOV6aBIpEqTG+zYeDCAkLUD6CzVVPY1Wpud9Xu+sSBvfZdZhh6BQldv0
C6k8ejcvugXB4ZhcAiqUfXfIMUGUSuVrmRxF3Z4253QAitgwsqGKTUZreaLOFUTB6eG0eH42NoFm
HBiiDISYSq50qQAryCwOEom1Qqjh1WPa2BoxVwemYhIQexTs73nOZtNaQ+KlN9izyx4Cgln5GpFr
H07aJUCZhjimjPt55f7DtRZRTx1zINKBnebhvW0uj5VLdDS7EtWAjUHEMFm6zrzkqDwfNGyTa26B
mZ41UJ+FvlnW51dTbkLfDR+pglXPlcVebEx0ew+o1txIC8dM4SS4VxPhC7SQe3NruqIvaycM15fD
NSvc2aryp2j8l46fXy4a/qiwkRIgh1aRIAJin/GHpk5giCj+TZu/qNMl+RFp/dvDFVpN1J/W1+qY
ELX1C5N4sbW5r3zyPBqTscEoSB2rbPueBRuh5kxT+DAaDnu1ueO9Nhy4J6npiS16VeLg7x9zr7Lc
qHa+LJu2VOsP/TU3qrPruLD/JARMg3/XoYF7WUMzn6bKSHrmOBfBhWdkcg9HJsph4UbBwHxOM0OZ
Vw5WceMPeikZQ+DotMd03zb1bGniX3CL4tpTY+UNznUAKniAf3a7zX/+ZTULDSxcl3mFSw15CDt5
xG+8xG6VoxEr4CF0gz5RL4u+B1A/IlUoAYDdtpJvknSPCYn8jpgw6x1F3kGBHhvlA7rXVgSCbn5Z
CqJTwKZE0JMTkJFTM64H7mS9w9W7xhSnnfIFlaAJcIVhfwTa1/W3mTUCDYUW/9GoocI0xRP6pAnF
PZLRe3K7K2Gx1NhSIjdQglP9EobAMk/tnlP9LguCEKbj4xI2VJQkyJYmHcPZ9OuQRn+RGWxelf4N
Nv28S3d1GydXxTgIprWBNUbb0urAMIbQli1iw5l79I6ewPFC/jpwTySx+amotAJzyKb++VFh4Gag
UgWpjCCWsp5F2qAwXwz0BOMB5tLlmXY2r92ERjFOmDjA3oHzYmBORJlTm2gyJPCij9XCXRUyZiF3
ddhd/u0cdwbunDdSy0SsRSK+9/VSN7TNCA4DeUsXldIdiCPMt/bNMhhRACNJZKB+cRHu3f0AF/Iq
kkGo5GhppoXNaPPbsSH2l+ViW/kME1UzY0QK8HiazIqvIUa8S1SQYNe+ciztFsL2ghXh5u37O0r5
7vB21pWbgwpiMtWiKEjyj7y5Od32yXkEC6sEH6/nlnCRHjbMbK+XOWIKhX/cH5/k4PKcqTJ4hp9S
3IFb+6eqUyMdsuRDcrWnMZrW6Ig6roZ9DpSd45soi0L+k+NS49bBc50P/hrdL8QnWIaw1o/BvUe+
QW6MIIghNITtmlAsX9aN2yleu+yyIumF+cpbLZl6Yph1nsVycnMvRpQaZWA10ve1EdRqLRxgNPUV
BxyhNofvzwmC8psguvxURlWStovKAEJibJPFlbh1JjgHdDnSh54lqzWCaDPrzu2Kc3KMoVks2mqs
6oVOWznTM2lpdDLwPREfHsMheQUPZpRog4Ya6IZhjzjELuMdxt2oiuHnG41bDkUkBbA8QenVRE/W
qEMJdW2efO9Y49xDq2ePfQYbMx5To++dpjoEkQCtTKX+h8nDeJ8RKNtKgkzJc21J/TqPYGvrS+dd
Oq/aVV42k+/BYMy2ZGD7v92myBLmWNK15xgfqQ3cG8et+RveNPYCI3ODI3s+Fs5NjE5cTf77xFzq
SvyCT4UBtbGh8wN++RUziKi/HY7s4KJoMG94+YNAU70oiJWnkmAjm0uWPiDSFt9U4k4EUGFZBP9c
QSp+5dFRrzllIb0CDermfwiDinX3x3t7zPKuXOYFBHw6Bbp9VC2ntngX2iluAgbAGUVajeJUHsfT
I/WNBF1ZK49F8RZDgsheN9B38h1qXRQDWr//rhW+QoaVEdZa9GvaZdBEVtqmXQAbbc90oFL4Ktaf
CDqAaSP/WqhzwSJPiQkAakZ5NqsKwwoORrBWmJaUFCf92YTP1TwgMEPo9v2suzthIAmLbFYko1Ou
RoLLdUnx0ZTgL2Fdx+6RW8iw+Z4n1T9By9ba09VxVs+thkoU8CthsRFSi1dRB050ErAj//nOVmq5
YkN4nMWTwzWl6VYocqFEqbKUrAzcPxr1r8bNP2W7l5gqD69d6YJJSKadaJZXUbMBV7vsy0Hi7Eq5
MIs/Ing6eST7WG59UiGuW5J/YC2Y/XTPBNnIHibBFgrz/viRki/hXRnd5lo8ZfBt3RQj9GUhxil7
C/RK2Zgzvdil0qEezEhfEoPYNFjhNxnqoigKm2Resyg8C15Sj9pUUuwWyW39hS/LWAVJcSgHbym3
MHZzmNIVw08kaNxxzzKxn0vRlNAt2vMcZP1i/+pkmTZKFr3HKjuoyC7jqSSGKhxeiz8GK4ft50s/
CXg4rvE/7HMHmLIA0Di/E26LlJchi8rJu4KkB/C/slkpq58/0dN+CbOsZ9FldIlDamd0sgx0dcRM
WSo1elH80YZF06DBAvOwzg3+id/okUWS04sbT7ueDVG2RypqwIw48SUIXbQy5EfZEEdcuNi0x8US
BSQLUzsR0yTyKwd6zB8ZZxkZniPPgTH93w7uUYcJYIsjuQRcAVHv4TFRXcQn3AxZ3ckkHA9lEmmf
sfhTsqQcW+wzKK3a2gvCAnKJgXYCRIj1cHy5LWh6lhV4dgk/O+FF8omgkZAlIG7zrVBQUP87+UiL
AxHLmzu49EV2ry9FFYoFgLWuu7vYBpH1MZR/QoxP40t9OUsvCSg4ocGMUccMM9w+EqjJth0sHP8P
NmGN7EPPlvwP5TNC1laCq0BwYINWcAV8ZpsERpF6xZjGBKozNJPx2FjMFCmKkRaAlYMSLZsFQirx
ALiFTtjgruK0LSgjk/XCQaVqmsr9QnricVpwuCtzcmfzY4MSi8LfW4hEDgo+IWF4L49XtSkx48Z1
bJli/BeIerszWm7i4Z/oK+Jj2U74nP613g1EHnZ5YtLEEznbfGZ8XSqr+G2Y4KV88PJf8xJy+Bht
Sml1q1l37CSCeqImKSfahWBO2sBUe6IYWWJ8fqoLFCddNeY1pHKQuKiTizyChKLvyWM2q/FD+dUO
Q7aPtt7H04dPYGLXBgOMAgHCW2OkpxhzxDAhcHJUNDIVEq1lAh1in4mfIzPEBeJbgQVuvGn448VA
//LNzy2Id2dWRTysXGSi5ohozVlhgy+iDByWZ5sK2iU8Kfze/LH3yWhXLNTUVl6ZmQ1GVvTdTYpC
dutYXUl/AUnKJ9L8FdrC54hu1XR8Il/NqQOxAWWVsYvikZzqtVTeI0vq5fEsr3X6rbmt9ncEYePs
XcVDQr0w2my05rIdu8Xl+/FhdNy/NChXMmEhQFy0nmCQnEC5WZj4X32X6QJFcauOARAWXjoahVz5
ObtOjkOZmMrnlWmRednJV2N8LA5XBM+TuZ9PcfdpPN6xmeo1iySAzW5R4e6Tm06cYWuumnBCyx1x
T9Xklwgt2By8ss9jOORhjZZAK1iRkon4jkEdiuR4LHBKOkcm8c0xPcgrLL7Ape1pLa6CZtuj+fYr
y+tV0eRUxQCxMDl1GZuVn4NTSlNZlMzg9cg621izMGeHEE277JcNH+fPHLZNeVGcvUojvMQQQjvD
eyQMzrQmgSUx4n3vTKYiLtHF2K0SAMFM/abuv0YnHuwtRVNxclLWgkpj/kFMRy08mK+4sR2wV/VL
cuour2D9zxmvjtF03iD9Xr4C2R0yJewvfyUB9nxb8zZaPGWUnuFRoIMJE234ZVD28tqmvaAEg7zt
iXbuOvrpve+fsx8UDyqTyOE2X3GZn9zTHt2S1hQJiAkQ9agS8Y+4tM4elxVls4U4Ln8qEP7I9Psi
WkAHljsvWgdzhTuvKfvCaFIIH9BcPPhlILrsfXAi2o9T+xDgyCTTKZCRqp33zLNE5PQgXCmV0MD7
C3gthobkA7ngq5V7lmv+5LndsbRWLAyS32uAX1N7edDCItcYhKZ6ayLnaxA8QTRZTBseRkjJLrZk
EqarIyOAb+3ufnFnxDqSA4b5zty4YvZW0htVnQG4vAECQaOcJ523h5XfIt6BC1M/oB9IEIOl12/s
i9p/H4mK/pYRFhWcIgOWLyodXfP05C2RNuuPyMwnSQHN4HzHQ9wNaqcUNgUJfRsSGrlLBnK+PvbG
qAzJ4E+2Xte+/SlPWtQCDEzgNKppKFD5EVySXL1LqcvG9tH2zMgRXUHAp/qpevlBA8k8tYve3d2d
1zWb969ycKrIzdrHvSKmtliZRMRdN0MUGHLHBjHfYcUsDwlK7FDS0CDaredVdfX48SAB1QMkFsXu
DPQxqGRJoWKQFVmUBlwS/jHyESY5fBU6C99/1jTo0DFv+P8UMEkSKw1pIpezhbKeJT2vQ3xZvSmd
wIaCvH2AOPTBiK7x6UPlLF1Z6to7e8zz38qLT7swztjxxQ/MQoUJr9YpXZ7alsv2a9z4PGKQ5SdG
fub7gLLCg77ot3J2ZpqgHvET2ZkahqQvqLpfVaX3rk+kzzUqwsU4/MKAsYYTCD7/bbr/IaX36yyj
RF2cjBjfpAutHq2u+4mhgvd6fSy1Vul5awL0G1bxJHBLaJHuVFAqc9EJJsWIymXRb4EsaDtyKMH8
5sgNdBjJt/qXByDj+PIrgkCvknvvx5HtFW8zEOhJq/Ltjr3kSrPkNwgGv2XMOuTcDAIVR521U3ef
3mLci52hWlfefAEyCd+PR43KZ1h/ObLmFG6KyFeHaIZ05F8/1bvmVAqVymqsS5nN3jo6SLPyQ10h
+II3SE2+L8Sm9fcXnyR30VJeAD3v8GLh3OB5XDZ93FjUKR3dlqwf4aX5H6ir22Z9t/BuaU9dg3pR
OIdCy2sdALSLGwdw+KTuNWoeUgEMIXjkuJqCCfMEC/r2hG4Z52B96kAe6uHZC0pU9na7WxVvSqD1
roZdX2wQVvb8t6VOnUoq2oKMv9BKYAvZdcjvFGgUvTIRHCswqJKewA/STbbDlX7WL/OuS0wIDlpR
Da5KpcBFFfj0aMId52XzWxcP3NYwz+Xcu8FE5pQRxiySNT4PJsbtDsiiPcO09MHmogxlGcXp7vXo
V2Ogu1Q9jg9SENqp/cjLWD0hF0d2Ic080fIuOeRlprgz+mVlpetT9YWTsvRTaaYQ8qerzylfW7hI
7hX1aeg4FgNND9fwt183Zo3fskDJZVzBVeEjaChV2IrQxNiKE7N8m71Grt0/esHDerJCdAzzoJ4+
mzSfPMO8JvOJy3aIo1plBYLsSkHkbk5/OO7gIOyg0wrg1vIRAeZa1PpaSE6GQiOKhsbg6lqgFfSD
BgTi1wObl2HlYEUuU86cQRldiiwEuc+i5Pc5LUgwAgQpJLj/gDB3ylX8dGYwARvo3txEKH+BgMk2
iGCJE+WTvrRboFfTe9D3sKp4dPD50G8Eu1MPF2koAo2Aal3YsSeCjPk9xQqq/Z/3PdovDDF+xw4b
nFDnMefOCbGSLb9wakaUSpDDgtYzmj+yjkzKRQRqbPuUt1Zwm3FAP4YqZYVsBDppzIRPkcBPXpkg
Z2DaFPDgVM7wg+I97DOXotBgoPsvz+QnjYqgDf0XCORAdJScDJw9KgxfF6fbEAl93MN6+9VlLHVF
eEnO26tvCTTrA7u6MDfhehfJ9NGLmWTaC53Qc0BfC0eQtD/SwfmnD4ZG7hhDlNov1Ot18SOgavph
RXGqsVOIzgy/SJeQUpbeOdPwqVeuVAheceRYXRcc68rbD/51yY3SHuj6b/w/LVOwNZ8pwwTZB6vo
L+gi1ZyBoWdxtxZCfD7lxK6oraqIAq3aGhmjLTpfZgszVcVjArQ2XNUk4LeHyg77Cyz9jyqMHRa4
tMqXKFaCx98YzQUncOtbX9+hgP8/Xp+c9pl0YFTi7g9LbJs2u9tJ0lo53P8xefZA8QUyUT4IZFHf
hQk1kDBt8zPTygBgOmwU4i8GLLvNZgygQxuLZOqNfr2cbWmJHBx+0gU5m/dglehLlBkFJH0kpnDx
uSOc7CoFelfOgaMqgLfL9qIR0rRXTSLAbSJQdKw0m6clxpvnzhPd/BAB9WFf/Lu3U134JEQlIdJB
sljNP1ZL1WyhCQGJS1vldg9yG/XD/rtwZn1mGSAHlly0dCophYMCirOiLw7SFZ+WceJnmImjjh62
guGdz5iDqlF6WivOBGMHDzpWLersXPEnKO4G+BOzS6OsGUQKU2oQUyu0APAP05IHCZhlqborZyJN
KYGUwopxfMtVBJULv+VTfiSsWBRoYUUbJ0ZvqfefSXJDKpGjXbjx5bsEvtPmg8Lk98dXn7S4Ye30
8HJuFl1WcWabjMkSGs/9+KhfOVLEAliOq2Kd2NsFbyno2vdZdutgAk5t3d/93FC5zfFguDDbOkgt
HD+NBERbM8YouPOylx/SV/mGDoz3xeVueMrl/2lEZ6cjskFpNy3vBRnbJ85n/VyiuD1ixX0J0Ye+
7SuXrsMnf+7wZU3+hm5HfojfZOBoBnI+Ly7wnSemDxVFsm1lAbqE0GSAQ/6CXL0x6AYULV0HL56u
yq/jayMtRE+pn+7Y9IQXARIu0xzSUCM+gWThHSLNyo/G+n+Cyhlj/Vq8Di0ZGIvyRpNbeaYhWf16
KOW2xo425e5OoHLwAa2quNq1GndBTeQAsYA9zInVWt1RbRqY0DvkpJNQvya3CfVqqh3vPwMTKqLD
OsaeByhQnksLUKajngakJ0l8yYNZ3lBpCCRaWHWDkoxXkq5wDHYVqNPLLMUU+QNkHNpLOgbY3/jd
28scUXkKJHnx0sZOgsdpc6hIfq6mK3lhnsdSvWQsz7oAy9zXwbVpcbPRNJmMi4CWgs/erytDVBf/
yCl5/bL80Wq2LN9gECdHNdEYrUEsvFaGBa6m9WltxpNzYrBA6LlkBUy0OuBx0pT/zZZs2epjbcL/
qNywhJO3EvmwkEJ9S+ZstE9x1yK8YHBbbEDAwQQvIO09u3UBlEGgclc9nVbpY6UbIG2gKQX8B9pt
jRO6FWiLr0N8CigYlsiOBYzLU40GTgUZiU6Ud/vbraOEwKThuq/yXbdcvhhL6scZyqUbZHh5Umwd
31M3qyWpSn3Tt+y3qmcWgk7Or6q3pyXCaN6k7MFxOVhT5OvEwU9LwfGhea4iKq87cyOA5/XUBGuh
fupo/OvYWx9+/k2K1UWBM+mlRDELjncJqj1ArtSVKmo6LqXrEzSEJzKcE1VRT8uSdu2aypNY7KGn
XUzpu8TvR3NxcDix76n3EcBPn0nOhoZUhUH1zz2AxQhgla0gOLyEQdzqAiTjIuUgSR3zSxas44cb
z3PaORqU2nDNiqZ/oGSeTB9l1aAzpqqvcB/YJ5AtCi764qrYL9yc2hHoPabPY5zGyX2KDgTPiIwb
QybqCVNaoLHiBG9xlKrp/ntlBpj8A2AtVGKkY9CbEhtBFQLbPAbF5HB3H2MsCEzFfxPBiSt1gcEB
koFqJGD8o1+GBRlnjOQQyAtU+kiO2DPw2AKxe84loiyZygaXxZCmbuDs1J+9yi985ns5zmsg4o3W
1WOm0MRxGhgnLBM/cVa6bwhPDdg1im/CnrdW0ivQrmjz4p5F4GzrSKOIfcUbpdoVt5eHuZnYNgHs
NEJHvmlPENP1b3Ef8XAKnKu1lmHss5FjrM4vY3VaZzDca+NMr3ldusxJSYhcmGqh0tPP/2kBs/Zo
Dpk8w6Vl5UXEBAQelXPGWvWI1wdn72okJ+Ruo0sDe+Ra5A9Dlq+38zjtTXtn6blAylQttQjoHOoo
Zwagd3CDE9Ag+6vwni92RXoN42YyOx2xzAPMyEmu9JWqjZ8flwQskX4alwUFVLJZRDvm/az1n8ae
HciNAqBKC1la4oEaRVFfNNLQfZLjgj/6mQATez3TTVwj+tPMD9Pmb3oM/1jc55J+mB93L+epM1l0
HHJY7o0jEuOqf5nsy1IA2e9NnkHeSOqyWhLtyWtpJi+EckrIepmLeNakHFKoMtjPE33hAH9jAMfm
w+fD+0evUcssezuzbp/tIvRMMv+esfUam6HA6f6qIebq/hrF8Ck1mSzbdDKRjJ874/Wq5Q9faarI
gtUvtHfwCH8ZqfRhPWNGurAvcnOibTncY8LYClDgQeKVfOp2p8UmfBIRVvNAMeK1QeG/0ipJ5d0l
u84XMgmzjem1eE6UuvBdEWxU4h4FQo/gFXUKSVK6rGUGIIePNw2kcu6OZgQZiGtRfvqUPgpDbtEB
QPRl+v6b8EjUsnZRAuZXcqjO5JAObJrq3v3Ey48cmfwtHa0DxR8Q7flcGXqqw8AX+e0wvUwZHWSr
QBW2VvLIDQv3zdsulfYzXDAHV/8jOH/Vf9j4ptFXJWBcAWkPDaxFp/7tm9Ohcfab9NR/hqmtz+Zc
ghOq8DdlN+w51xUfkEkviQi94EWlK3PIWEy/vABWOuig0Ol0wflxUuuHHlIp8yuOzpW1D6caNvT0
6xxzMACQ6sa5mYB1P47GynEVHCCbHTg/Cd+oqhuj0pCa+Lo5u2KCzE/I+gwZcd4jnH0T2sYIJoaJ
IpYVDsZYp/sK8pFWWeyWFqsMwyNVpDr2ZJ2WQ5KzNAp3zMReA+dK7qkLKlxW904PkOLjCdOL1Wv+
uh9J2WAs5HII22DK0baigtEsUJKNadECV0Kt43cJqv/y02dRtoQElyVyjxzvL+4ATf6/9IlaMe6I
w1kKwj3LtYqDTIcV8H0ytLcJnnfl7QOwiOkJfMUnVFoAkqbt9ntkj4ifUj4E2WYltrxZWW8rxbH+
ssnhTbxld6RCt6kjCqwShO6P7cyFNURB6f51ILAP6Hv4+/+EuJ7texw+Dhvet3b5QuJf20oKFGgV
lbyoQti39ah9U1MgociWC67tftguNKp2WP3NTmO5UxN0Q5i9RKshD9O+aU3/KY06fPJ9bks/Je3S
4gkObpCmJkMR1K63HQJm7Jec504IGNxle8hr1EerIf9uO13PGHyt9pb+rI91r2UVsZQlwEPf773p
vQr33J4mFYN8yu67hBotzhCLFaxlGZe/I6DyBjn7dLQ2wYJJft1XJkL18+XAHFvxrZY4kTH59PtC
mTMjfD16n0suXLG1A9JMW/8G6xnG7cyebxaYrmuWBPPSM4q0KYjmYEsacVv72hx1cWxJV5GCvyJF
HLvH6LvrauHMfZsn+quFLd2Vjm2kBqwj0cc41LCxtJpGWUrcdg1tAD/vLSM4jMUtjmzfYRwXlqs0
Zfx9+qt8HEiK9emjzJQ/N6RDe0bTh8nCi2OyA8zrbT132zUHIGFlkWIA9hSiC8Lf1Q4VYIjVx7+R
jdWrTfQVRpTxlYAIKhKNd1++N1CaMsu1ucTzrCp+LyHGZDHLzwOWWRQnUrmtgqKcFOmI6F7SBWoE
vSzPzR6UmTNVxRVWt+12MHl/D+PdkY7meva8up1IB7cyAsuxq1gxZFX+yhw8HbempKXBO4Q/LaaT
L6qu4ZItLqzpvs6ZqauPyf+zNXx+walOAR6MwT4BrNFY1TShOAAvCIdKTq99jjyb5zO904+rLwuW
TBqI+x8x/nsrbgAwhdb+C9FAYOcnlG0L+qYdaz3z68l1B+Eh4Lfuhva1bNK8py/CdpPs/CaEDwyb
G1XhEnayvEPPlkHDLJExwibDzDqMVk8vadelObfZIs1wpmi4c7nI5aSDvVSytCca9b5b4RHMeTJh
c0UiFPmcnHLYa6Oz/bUR+rT7at1ImJsY221mm3IXmYACdBHfiRiB2+L+JXzZ/M6H/gkqJH2MkNkh
DrHIn5R/wgUfdY8c3XGCodleUBqfunq//JXN3dDBPpcYouWlZndWGdoylrS/IOrH03nMJfr0qOVm
4tyKnRjzLfdr15/jrewJ8Hn2qosB0w9QBlfC7VGCc3vjxVHTgk3U5pBJJwJF0drbDhkKYlbx1g3/
RZNqHtkECSqgEORMP308LCRL+cD/zPMjMEjmoLt/4o+O9NBKVIQfidDHLt54hnIgvFXqCK7k9KFx
6tPbAXgGrcLoVvL2B85ejSWMpVETgjvC9kDW7SqHi5L8oaDWCYl10TU7DlzPmcB8KHnkZaPqVg6l
1WDVWJkfj8ryhs897cOzPyzVNViNYPLcK5l5fULm7GrRzNQ8vrJTRDHVHklA8OCe7EC5sob2EX/z
yQWY4AJWrjlMokOzXHByrAOmjVshK6nOU+wkcOLtC9nw+OLKCzuYenC44CNXh/1DWcA5zSeBpZBp
TE+6Rbrz4UUeYfIiL8LBXvEeRwyl6YFRcKf+kxB0iWqDyqFF0gh2sXmTYK0Sjf2h/OpYvwSeIugV
ncLBlrKmccsdORAYHdwe0KYrnfERt3DjKAwJpa6KtzW6+/4Cj0jxerjuo1PaEDoM0HFKcgbcETwa
XqMAov6SxgkpDTD8RnG5G8XlGsJg1SdBymblHTOma9tPlOCHD69NOvnlqG9aYjVEvFY40IRspzk8
3RxCZms3tXbojfS2/wyPGIsXhjSbtxKkUQZX1s9s1CXqEoLORlI908ibP5p8h2YB+7EyMmLzES52
R3DNb49SrWdwDLHNslH67ZItKBeSrIgDeiPfWMVW7T98vA8Lv2rFsDbfbM9koF1LySfnnGiDJKhJ
iFWskg+mXZZgheMWmHCcsl0UI+gkyA5QrWkektYyTXr5N+kqBxgE35dkHKe8kc3VOIWuaK3ixEe+
8uVesrUx6Ajk+xyB9eO6BaQZhRWXQpreEPjPDTEessxgwxThcZ5io1hYAN1qDx0QFsQ4S/58avLB
64lV+6boH82Zr1+ulbXxvjSH1LEExdMG4/4i6+GrBdGQlryJrEJCdEXZ/3QA1AAqFi58wUGOweVy
+vfcDqzy6glnBobYXEyC0G0tkJ2eEKDwR7QEMd+u6ZBw6CGeoxOgpcDMEIoWeVtNbNEQn9rs96rD
nWBjgD2rF2HYxHMs8KlgTR/hFEkMF3NAHTQDxS8CtfCdlRdXCx3Y3hRm0Rji/6CFfTUIoya/gV4Q
jGYD1jykMk1CtG2jw+OsfBtPq7yi/g4Na8O5p+AVilowKA8qxwy4GUz75lgym8g/bCbE7prl1Tbd
hOa8XnI5GoOY1AQYzqQyeIMJJiqhnYwsYajM4fFXbqUdIjp3mgS5uVXqP2Q/eZ1sxvtbi8re2vbS
f2TP9P+HdFrbBq4fWOpdty8C8XA4Dsyox8d0q6m21Y++xB0Q8wgTNQle0Lybq/ugDQ2F7fYoWFe8
ceXhTMjAuB66ZwktxBax5kWykae5m7E+6/PGj3hDLDJIjEzYlctD6Jkewyl4LRzuEZsHxzfS5xad
dzLz1OV9WF2v1JcUIaj8EuwJvMW4kpKhzRWZwi9SNUGAylt5kfOZJ0YEVDZNTxI+joPSc+nAYQeL
Li3515BSCOOI1nYt55xKaijXoS0lUZfe0SiM0rZuIRU+yocv3+c94YqopWah1mik0ja/KzN3TJtj
obvYaQucNi7wXYNO661w+/6TcV85WLeuTyBBM0CcL00xudqCfOHQIuJAMurp0ByV25nHl+LxicfS
rSQBf7o9Q/70LcvC0o1O7ub+WaznMMxAQwQNOU3ZJwmbuJnmFSZjSYp51efiQacBlX1lyUJDHuaZ
/VcC6YnHJWuFyD9BtP0ZnfivHMKyPpFX8O0GyrQRP/pZo+zIRGVQXiGv6qcfcibFzJZy9Kol2ovw
vbMPibZa4A5j19ZHEbQJSTji79koFkx6AtDSTRD3rWk9FHnUj9nC539IeLcIz+o32JsBulwxIY8s
Lh4hc2B7rrt1XojsqgDsnwImAnAxm3VGJqrjjyezzW08aO5Ysm81VkgvmrLLSwKwYDrZlpdNWnYR
tOVZ9xbA7EIMxEvzdCVqJqU42RRlrSeAxrhwstwf/kADb/peGi7l1tzqeu2+cTReinOhkDeCjQGm
/ThgFQB4h3FzicIajrh8zy/5ceLRfzhUVmmlx3R1uudo0M/341nN/OyBULXHwc7ZG3xFMQZUBAbJ
39uCF9RaB0mSgOPB/eSioQUF9zsY13aWF2ab7AliX2lXHMT2WxCe+z7fUmgzMh3P6+iVgTcV0NUQ
Awws2psCw4MfgK2nVwINqq82+xycoUx19efQie/yTX0oL1GLWq9/2jgsj0CUaBtrhjea/6EcqtId
1A8RLk8FBhCZdgBGZRJ7bvyu13JJwJhI2f/AlX1h23Mqq2YFaNVx0omIFRClgYai8l/TI4ptXCu1
D9T/SDQO4+6IFKS4gKyr6lvO5bzZfJIEEJI50ZnuL1hnwf04lvbgOVa0Ft0u+6V6uqgBrzQXtIaL
Om9REpyCBW9BmELwGP/vAeKjjJsYL2DrIAucAVwm12MlvIUSjIkTiXh6h0HfOWp57crbOUb5Ei9m
gWoAKFaIX8phuWdlShnx4n3uYRGX5AHC7ZwyvaQcAv9x8WTyHd9ZO6UENagy8oFzsLkeHC8NulAo
MnN5+mokvfEYcbXOJVpuLTUKiXI4FxnWYVvc77ao9dk47rxfhbnoTXT9aobSQQnsWTAzsz6KdSoX
hANm3K5o7qYAmb7XfEwRwTo9jU/i/W1V3xtnbJIzeSeFercEZ1rcbTEJ2N59ER09Y+TibwIxHMCy
tfvfIOilJZL6nFurrp6sX+0r3NLG3sFrmBuklK4fp36fo5QmFMqsosRrBZMC6KBq/MBcwiaRu00q
659NahpNjOn/Qn5QpxbSVInSA9/If73aWj8zInFIJDihaR53ocs5mgFnl0R3bH61nqmrW/cJfl/2
vRzRGNbXWq7Ok0ZfIuIYacJyfsNXbjOf2dbIGTtlOxad3P6QDJU/d/IfNR0fiozur3ptGLrFqKOH
EyBePxcUeJczJPwZ5awgL2osOgl6BFTkNW0zTjkui0nEuxvUFkQ2nZ6LA6qYK7Z80VpTwM6cw5F0
8EAsU9XEs9VvGO143mYjxYth16Xbi9TNaGzl5p5EGBU0dCg3l1H9hPYh/UmqrQhEbkXx/T/XbYA/
anVkPMat1HqTBqqKl0gspFnbt0GoKQvMkFwMhQnEDs0ny/RfIUuS6JInxmsVE/QqaNno6N/W+i0S
lLzGV+w1hlBMP7c/IMfSKkrtvdUel7MI0t63sUCVtDFdv7Glt8z5HHNE1yZf8gxo7u3gevQRAoRM
IpzlkvBRXwiznx2r6oceXLSRWNjkGkA8lYvalP4JcUGxg+ERucrLjMRuHBhfliEOGBbF0QqEEKWR
tXKpDi5jerwIniG0qBpdM3mdznnO4QBbh9C2CLlxbYcgcNREBnGMRv5ZBV8XK3TGQMJH6WH+rctK
4bdH1DtJZwU12o4xbA7dPfPcd2UiwIzmhIXSSjEeL+BUSAPqBvjThH8SiU9A9pvQSjZJUXAyMz3n
13C6b4me8HYJS79e0Op24jNeK6piXKRewm3MPVJNTlV4yskM7Dxs/eB+W6gmny/mT3ehvQqV3sZs
oc3visri+UR7vCVux6UhbeU3Pg8aSVx5/kgikB7E02c445oXAIJUmsFlGYEIDOHbykeh2kXQOntT
D1TjOespT7+MAt85ZZW8KbEvDRPbEe3uN7ZGuzomNH1EcIeApEu/sZ0g4amdZ3qlaSnQ1bcd1FQ9
ebtg/VtGufyKXTIiyBhufnrvKh1yNnCynZsBY7m9yE8pJiv1xLpeGNbCT9o9T4mX9coQlEHVBk+Z
aKkfPoFM8NpCUwwMEqsOJ9IRUFPjAOw2EAsN5E1j4BH8gobkBN+e49Jc3e9sa3CF8sa36cdK6O9N
8Mtn6HxS2hYj5F8stxKAQLQ7OEQoz2xk6wXw8nIIxohB8pLLSm9GlO2XmByqXk+T9XdmbvER+Zkj
O/xq+2Z4M9u6Jzs0pYcqSBqCTKXnZnPXnXgbWazEU92U44u6Su5j8bQ4TSQpwsaI+qNNODWfqpDd
Z9cIzCvKOD6yvxkVvYpxIA+dzLp9nr1WGcMRPZqecDKCvUbXS7z7Tf4V9AlFGmxdLFKbQVG0rM29
1+DRmtxs9uZClSG8vIA9xaYAlYjixlLVUzXdz2TQaH3dyb6uNl/kdU1ryUXNtIyZjuvCgRgVBwrI
6uiFxJYcaoGtgqi1NB7275QxYey9+KQeNbJEnF1F0kK2tU6AknWmwjA1+nXolPdjLxFi+f05r7VD
vQtscGYXV62X1aP0EjKLKETfV6g5wrqQb2HrW85zk254AOjlc8oFDocieSvCniy9dTdP4Tovz1JW
2ijMJxIFg26tS/rsOFL9oY5FAtEMf6TSNNJZgWqjr7QXfONRB7PtwY1G/8fy68USurilIRL4FC0t
eOhIsMK10YhVBaNSSMiY64Zg1gHZlw2S4PimgvFB87PHRMcSZWVHvMEjPasCxsJ+unYlTaRN5rdK
Kv1YFg0LYR0pjba+BUhCWODR7ISqnhXs6wEGitHu2gDffSRPoDQ1s5Hfd9jUerLbcP337TfyMtKg
nU7z18f7DSEKpBt8hKS+DmHkF8sXawh50EAi45TST1d5R7jDPZV+lXyfytKfVWeAl+fbl9FRBj3A
CS5AwRH6aelIU4om3lFy60I/XyqfmJwS7ernbtbn67Tkes8mK1RcQ/2OLXyYxW4tbxmlkSqYb/Ez
0NX61hdh9Bc2lzlCnyOI01T+khLHlZpXMljV7ugq22zsY3/NcqKGjJ47VmxXGT9g5c49tFBhFln4
JSQ43jDRBAAIqFXSEtllRYt1S+kB66LdQ2AS5ZAKneP3eiLYtRHZVsBu+XfFiM9pnZ8nV5k1wAuE
PxkPZyGigLpScDuseiyxzhEavQ+RmsnLs4eWSEIeHOnJLCseipYZDoipRvmLJ7sIDV9nrfxyYgfN
lUKJfqQn1FcOU3l2kesGJpXZm+iRVDUnYZOgCM+SlwKBJG1BQ4VS4dumPegf9zjQrsPxSZaS7rIh
BMoakmsjLFaw4jkbVz3KKGOuBiuNT/5cX+JwWfvmGyhvi9haco6zae5B1U4ztlmRJHP1YvFUcnPe
1eBnEp9z3lWPXXUZIJuTAFM7EgokMiO4yZ3WtJXYKEhJWO19AV7KsN5JS9WvKybKjbIqbv76ebn2
qj4uuFXAZPwrmdCsFzuvqi3cFuAsZrQDwr342qGKc3/W3B7uJAY5r0NmYacQzO+SGsLHYlWs2nch
4+O8PPGvbCEKsXJT9kaH7j78iong5jcbh55DU70ZAD2UwP0jipCzL/1HQ0iFZ3A0CkxUSNKU6IZH
MvgCRlDNb66Bi+eqYRjLO69XovpndVr2zolX+DeC76HcUaU/50QW3Tf49YemRUOWHcNI9IrZyXYM
M7u6MkS5JO31+izJiYmYbvS2WmZFePkvKRsTPQFdW2ZRG5UsQoUrrB7kodWxY3TgzsiS4+GrdWJ2
NPyIJnoBVfK2SQUU8rqAq/khmu83z+qs2IfsStEa9CZdw5r+xXxtSuHDJ8chHyHa/2t6yPzOAVMe
hoodFO3RRn7sDaBFaDqglXqBrE2FF8McazKXnlt9Em2RbZFDX7UWRRcrRlCycBEfoOUfmWaZ4CT5
3PP9MkRZPKOt2ea4JZGECBfuWrcSSetFTCHsfiPB/cCI4o0vDK49U7MTocDYHkfLJV4CAeFM/lpt
PVvoKy9mMhDgpZ8JUWTyRObBAzCDfjolAyN90/idsASEWTw2sLF/YUCgSjwavOR8/xL8JrC8XHDG
VWW/jxB8Hap6EtdhlbIVjNlQ0EJb2oHxKyzLSEn06/Pp6KzPEgUFrlOxwoBld6pvCz8HJzSWjmKz
TM3gQWWzimZNYAwaeSL4G+e6PyMet2sZUwOyiIn0AAR9GFTtNnpLPHSTWkgaKU6B9ynhwXxpGDDx
J9hPBvzZrp/O6/vtFikDh/yNnJ9UlpUwRpvE8DlrsLmBLCnEkFhToYd5TLmjEOSrynEueHHH2AfB
lWkZP0H0G/L21uVrRZbuzJwM+kTRYcnQmrrE4jEP1laqIYrOpaRKZ/SCZrOWwkKuPBNaXAjAi5gp
6NKS57OEBSXqjGt5T/oNhMpnj7QoAS9XAIjpQSF1c74dbR9Co3dtheRmT4oj1luz3KnBJB+qASV4
+34jMIxeXjD2AjsyTkkyaR0DCKLZdTd3Pgb+DaQUnMCvw1PjRxhO48yiP5zXixzOrLMpbUHaDsWF
t7RFyc7WTFVE22hnOstbj1T6V1N6mtSg42d3ZCzJ0o9Mc5iZbgfA+fL74M0ie8Po3p2j+Hk4T1rn
gokJ8+8GP57YwK74gn2nJmlz8CZP5jeBT88vqzgFK7CJRL+pIxGTxNPRrjgPOVCywa5U2tedKK9J
s3VPqWwE/mcQA8K5/W6UYTkcEDUyw7FOHJ64IAHLwqGhQOZY8wVSiWHRFAtyMgYlDFNd06D5pkwN
+4xPQ2Q8FlKbRBC26hCLewL07vp8sJQ38KtimuMnXu7L+LE3dI+5v6qVc4gKbCNMhdCUZCrwohk0
YqqlMrYgQsBjEP7Fj8uii0JW6fpmlcTsYJwi9x72405pFydugctkw6Vs9+P+rRDf3Q0q17W5djTK
+ZebVtuO2pt9LZLojsGhFuVElFm5SZjP4XOGLgEwnFM525GRTQeTeySWv1bf/LvHyp+upvrPBzrN
d+C/ar/CP20uE7hdfNRkJbJyOr47MK4GbC5j3obEDgEY9EZSxGWyi+yvj2vqwlP2Z3PtJX4wG6ls
RxMgVkeErEEHLpkXC78RoDVAqP8E+4muU4SBzKruWUzcQfQTnyAbDtNGj58fxF2b9jdnSeMyRbPw
SVMTaV2vW2eUITY3aEm8pdlXO+gStIjAEtSwaaHOYBOjbdj/v1p++DECAL0xO4NlZCBqj99c8hc7
FdCbkupUzHVxK5BR+QLeLo2qEqr/fsjLFRc0q+0THd9wGYwmaIGJ/WiwfVVVucFc1B8bmRhI3oHL
jyGckK/6DOGj1Y1E+sG7kbxqESPuI3Etg5kU8hq1Fo16PrM2GdTfOlS135kp0wDDsaOURdKz6TFS
dlgsM5ZecN9q6EYO/8xU1h1KkOl3rwinkBnVbja6WAGg04JvrGvNk9nQHW9Xwh42egrPqfLRIMxJ
59EkyKxkIiz++Q3jTrF/bgYcQ9GF+NaRnwg42e0zhRog05vDVDA0fAyHvdIr10c0zKS7dfniJyDQ
fhVG02tUkeMauUpLonzFZujQAVkR4w5J6wqci91F1tqJt10HTS4mLcUXGU9DvEbDYrAdph/DHzBw
W1B8C8swv1G5l16aZNgiLgc5qbiqsc0946ZSWfPJAUSegqfxIkmHFgxe+9Z+UfZDlEq+PsHXZ4qx
LmLMfhXudawU4PsbkZ9zespyms7Z2i/VyfYxHZkNNvHP96FY0gnDKIqRRxtzR2p6FSMbnD3cNjKG
uQ5nuBrFfNDV6JhU42jnnEhxJSwgUXuetKj8XpxYN6HZGWft/jGhcRXxmb40zWLYLGiH55iXNu+/
Q9lrldOhGpQ29Lffi5CCPDuiKQ5s6J77BHVuXKi6T3PndKxrroMcEyKi4tHOv/ePPq6AbrEYee8C
pgwQNMWADx3hGtF1C6h+pGJ898pheg16zl7QgwSJesJ7Ap4l3gEuMeowNpVTQUk6/EqV28fuUXz8
IEbiojSNRaUnSuk8IjSg7M1LgDhGH1Y+HYx9u7n8nTcIY9X5XGE8ZM3XfhXOVm/36hGRzQAFkENO
tdA37QoF2XoZJ50tV+kRjdA+IE2Fi+a9ufRTrcn/lYWTXku7coipptqfkoo2f0950msaAWFB3Utd
u5pPIPwMAAjchyGt+ZLLX/P8ywknYxvd1Tm7eggK6NDQkBdMkstdW6Jtxw4Pmkj+iZN6EM9xhclw
SCfZZyX3eMtlhc1gQqA1BqNHKpzYJYEGegaW5Sy3znZ1JNZbkWDHyl5l1ZFjhfRnKYh4018Fgzia
dDVX97zdryjyunZOt5+IIOcXZhW232bsY70KYNHh+H/ZRXDGIW0MAI8pAtlE9c9l8L/gl61oltxF
InJ6kKMg9mdXodDF/K3E271vifpGz9dbfkR40Lj75OfgYdUAxuqhL/wgHAGsVsqZSYBoQLyPDju3
lbJ2H9ok5yzgaMlN/UZmbQdnkuuQtVtZ3c1VVNnkL8+aHYUVlZvdviV9nmUT4wskjA9JRrKkm6P8
jRTbf7fKT4Xlk5ThI+XlXAe0R34qkaLY3Yp1gBrSkVBfuRwEVhA4tXgFnvFzC+7joQ6dyHT69gz1
9YtqiS+bhiXPYQrr4zE46Y/3LgKiYBLHm0NSg8XjxhwZH0gCfjDYtutIksxHaP4wpLAfftj9MQy9
CdFJ6xbgniTeTqtCPQ3W99DB1lCW9vL+saKLZ1HksVmUaoUzEHQ9Ka+7Lzu3O5pVFMEutm6riF4E
9RPDYHhuHNgfr20uQ/ozY+IM4wWww7VnlIMCaXc/hg9N5mNiRKHbScQBkc/vIKZLNDq6qb4wRQEx
l/Z8qbOXorV6PMoekJE1d7N7zq5lpPhAl19a6c9tKet8sVq77rEyBLvqPIubI2tl2YnhKnFu85pw
4suNYgxbPJGXWs6Nmstomg+7XyrpMkXYJJjML4C9vIE+HWaFGgmKHvlAeq5+AuAd5CAI3qcZBbf9
qSGjmo/bQWSnL+RWRvcB3C8NNi1QokjRJOlmnyF7EJdE5aGhc+KGmmK+zy+cT8PeTD0tLd50k3jE
Wqkutl4uyVSRHw86OZYZd3BhDZ91LKmn+1UIhRFU3E2Y9byJuytlbm2FFUi1yI70hznznbdbka0P
erAx6C3L3C1AxpvgS7XDdaidXYkexo+vvreVvInAVpa5vpYaSH0ajZNXqW2Veo2PJ3qAnArCHwaJ
PBTgMEzypga1OyYamO1cgqBI4e181dbs7pmj5vWtXiZePOSCKJ+luzdCbBjMzEFcib48mMHrGsOg
i9DlxvGMxzdyvsn7d2n+b9+ZtuOV7q0fsBqolD6FJD/rKKYCkscN14b6KzlB5r9doiAfFbSvqvZ9
nyc9VGWmR7wtw0pt5zyd1BMXwl7yRKOjVvJiLdnk1UtszkxLVCELd6NHxna3DXDwMNKcRMTo6Wen
kRjfr0gHf2fBHyu84TzI1tFAwQxCqHZ+vw7vD2Muusp0tKQTO2eD1I5aRofJODkqf8XHDwtrMEWc
ccaALOdY8s1YmAngBbDyh3gX1wka5rWznlxRRdRCPVB118b+g9dpZx6TOT2DAH+IiU+JDkEUwiGZ
i/Lmif8eMx+9NYgkKC3aeLaBT1Xd2MoBTc+2CW0/3qnBBnkciYziK9JPtzqxwkO1cnQPYuh3PxYV
EVWVqiLjumHfwzyoKB72LHD7V5RQlig6eTxpVQyBQZlzqvq9sN51c01ag2uRq3ZgA9czMOLmXzfB
opKB+BMVjpuTmhPZxtalk2Ls8QrHCzzb1dNKn+II7dbsmG69W+uOWBQEdsSMjcbL3mqMku1ynTiA
1z4BPkX9YF4xmVar4CKvYgcHo4pMeUwDDNcbcoPc8kROOoU4hnbZZ/JTKVYgSgvslDf5+JAu9izB
3xSe1Zf3MOApVGwT9UANiH8158rg+ogf9GWaqMx9u0AYAY62U0Xt+dBXAx8TRheEf5R1Gys1ZVGw
rIi+4daBbxf885qYXp73Pe4z6zfsAiLVYNHwe4Q1zFWZV4t8ilhxzjusbos6DrsG0j1aFW+pWR0u
r6UHz0nCpPYVM9uB3uSLvjW2AT80JCIl5vGUcGwjJT00TKqkEw6/ojdS/ZCHRMnAFeViMFaIEpvh
z6KKl9C2L+YPQJLoJidbQxAgR2/LD/03p0/Qz/Y+njJiX3BmFB9KlVd4xXZRMT143jmUpEhU1xvh
/8unHquWvvRvL512sJzCgpUet4gPPmvwlvcc7F1lEKXWQkEipbgRLg5qk4ozbxQO6AytBz/wNG93
Ji2LxtUpzbE47VZtVQn1haqPhTFukL/Z81iy8Tjv6yYcFzrglCr+HDOfkMaNWaeshvkBkQvlrqKx
4oOS15d62oxVUHTSNauCZS+AvowDFj7IBo2y8ngJ8uDQuGMAECL7oF0ANdXFjBYECACqHPREEBcC
3GPz4J8CvMCVAJ9QTeKf5mLasz7fz8aR+eOCtdTKDUcUBpDhG9FsLG9M/TFrBUUpSAKoE8avYBKr
+CwGiWYRHlYfS3ZNglTddD/y/2sGb/WWsmiDPFlHGVMfsPw+uACxZoBKdpHFKqbCv23CK07thbFr
poIWVVB3TFGdkIJgnH+tgeX9JqXBh1NeWLUBn9zVhTcgv+M4PS0gRcaissva6R6YnxgAiayxYxbz
r/6kQhQeIijQHyiESHgpVsckrJ4sbnfDwooA+gwiaVyBcu7mMGRB4hIwQgsxYHAPFbrHGeoqoqa8
XRaLKVjs16Ch4OP83Yoq4dhth7UkzJ3mz9IcVoRQ0GpMSxE0XOxWbhml3kH31kVXqHQx+JuWeGGh
Mnv0xS/Kmq6ZGMsgjeGRZjYM2VjpDJnO+vUoEPEw++7V9odJyIIkHk8Q6+T6W+SmGM+mTlJ44xQR
0f2uCQ3B5O9xvOtSktYsKaKTjxg+WieLMp7OEQgoBmH5thbdb0Z+haL4Yz46AYf27sNZpF3FMYmt
jSXLenqJTLO8cEtKe91xrv+mJmyRlBm9gVF+77mxBtXcunSc8vxmPgzvZwj2BeNohpFgQoqs2uuW
cXzNTYJ0ZCGf8W48J97cxXK6yfODxW9NqgYRxNGFE1Nfz/amZ9jlT7jcXOukFT/Lpk2s7Qn7lmGD
VpemS7V82pquLYEUzvC8Lp/zbNBwntbbwp4jcwEA5Cpyck9K+U990Z4CZeLlk5/V32dHCy4eFQ6b
d6d+CzTaUkPdjHPQ1Z3g82pjRwFUMPLlO+iXXZg/A7od+megP7YlFfGQruIjPL9KuUJ2U7SUGbUq
SuoLFj2WkX19J+sTs2YsWRy6jRL5G1gAwl3U9kEg+d+ru4MNp2wEcFK12iBHxGD8eMyca0x9LfJa
9CsRE/b/CTVjAN06PDwurDImwM6E4V7wCw/+wdVZNlogELd73o2Uhs4hRYy5ManwHG9hSphgtyjn
gXYwo9FJwqPToqQ6C56gtnsX/P4VoX05CZODBiL8Nea9Z2vvNQ5GICYzQTUqzoBCwYe8bbdtskdJ
Dk6czIwQhP8nclDnf0N8m5M0Y0QuupT+LoIfcWF7en/nd5k0Cbwa+7zj7cqACyHOMe0tHPFQ1mh/
+oQeTmrFtty6+3+121KnZtb9H+bCfKYroXZhMODDOQuCJ2MBxDSIBIjT1sVHxnOLQFAYdVIjQfr1
v94RTX9yW4EhN5yEIiz6qb/PHIVtJ5mLOivfn5eu9C5tUGpavSplqi1Nz0/sFBfzwV4Di8hcJhxP
6IvgoOgrnSztXySq1f3dRu2gmKN6/qhD0nPFCOFljLBvbilQ5k/M9iCjfDfg972K41/9m6WAL892
PhU3Y9J+5EGAzAyc1akNwcizpwOZco3Mz6+q2yFSPnPM7WGwBKdFADedOiPPLgYQZ/LE21VjzqIT
bgq79vjSDfs72iO7rfghvWjsgEfl2K+VnhR71ERY4nqLag5p91b6kqFYtRw5BkGDNf5MerSHqv64
XYZuKkIsA601P5MT43zui7KUZ0TlKqOkHI4cY0/INloQFI/nrAv7KuIeO8jcWywsVapBQmHqluLr
j5/xHIqCw5nikWhpTqFRJ0tjOF6hmakenEzFQVbGrkbhCsAijEYluTVuj55BdnEFDDHE9DQzRVV2
gU5svOgirf3GpdDE9DsbcFqzYqbXAesUIMFe+E90MNlRQbXFMsE5PSV9dVe7LD+I0IWurdJkOY+V
cL624elujVzI7tRQQWgkhR4lhWzQRnHP/wiyQAtSzJ9El1ZN+md9eoQ82sQl6H/1b4wH+NhTBxqc
GF4m9PbX38wPoFupV1ZNw6F78FuRGYVYfNXa4pmm+AZ+fuQ8DKv4ntr6zo0I9krc8WPXGmxfR/S/
fDlX6+mojKHnZY4xLDGd9kfyqrU2v5r66o/4j0BNOb9jxH2LovExdVAGHvACDTYzrPSjena9NAVQ
Q6U0nnUTSv+2LtEmKcxY3FVcv8F1iRfhdPCMFfdl2wtn6BRjQGqvpI9B4sjDRBSaBI9ZYX3NUNOG
yjuFl2qDIGWGqBGaCyJjCKKZxg+sicfUBVkjtn8xtLxbtXRPcFcV6H3MqHONS7H/EoStf+ha5v9p
+el3weH0DO8O35yKasYZ3t1GjX7GTgSaYCbbdMgvIk8HhfMMANcgQ84bhhOeClhNFn1Kg74lHbgP
Ypxcsd4G+veaL9GD2atIW+BlNlb1lrdggGOrHb4caUunupVBhylA+0tI7TsiF54Pg/EIWehMRqGX
frFbyV/Vqj8egCaA1PWhsnk4a0Q5glwSGjl4e2t4I4P0io84JWH5MYlSyIjfFrDfma+tNTQQlq2a
zWejerHGA5cCWwn71nGJrgZA11Ay+QtC3SkxRALQfA5Xj8bnEmVbPDcjeVSMzVfbhthiXrHukqsr
z+QfQsIaPgrwTPd1IBUToWlCfunNh3vHClsqUhfYKmC135dxMiV5Uzuza+/saKvL2i6GQYKOSRPL
SQ2nUZSt+qLoJIrpCJaNXSieNAUiKM1WLSuXbtQUZhtf5WA1vvSagYWuhAVPF0m/38A7mxB/0GV7
XT2/eTsoQcyZV8qQ0qCtrSEJY2hCyCCQBeANrjDGhwN7u4dlu7txtlagNLn/5Oota72W8tpvj16Z
pWrF7eu5ThmHcyxEkkPdrkdR1nv4kh43Ndz5nbCxjbMb2kltE1nZX/OkmHyf4uZS9KLsMZE/pYYU
HU2I1fw5FR6UWXb8BnE1EwTFNB1EFZicEi30G69MDogzcJ0wL6NDM4ePOYuRrCNwvsJjDi9UaEKd
cSQrCFCoJEoyZA/a3lhXx7/eabMhYF7bMN0oQcHToET/JNR3lB9nOSg4vWcLIaaXlTTIhBKM5Ed0
ojGZJA10+Ix+dA50aLz8qnCejogohyFKyihvQUsFlaJ74/BlrglAkNQs7GDuUZ9vWkxgTv7eaBLP
41N6GsA5eCgUk/jT4NjjGFOVGQpk6DTvMReiojXIPAya7ZclVFmEqMeJ870Y3XS+dHOtEIUCpt/J
B1OVj4+0oAUVGj66Vgr4eJst/gt5MPXpIiPlkuaXt0ihKcLI9I9TSMqDO0vHGoGdmR8VOG+TDpN6
q6163v17wEiNgrtyoSTGO2VTQANPXmC1wFhUqE4DfiWcjNRrjn0guuhZV1sjXX/TAVgw+0/QNFHv
IUW97d3bzdezctJeJD74sPu4311G8gdNxtsAFS5U/Kw0ffR4Tl2W3GeJuRm0n24fbjOHes8ERrAt
OnivDqWRCVYPxXsc/KMr1sNCh6eVhrtBNmQGiGlGRoIxQWtg4uwTqSSzwfQuBcxbm34QD8qefjml
ey8K/PFPtqe4ue+s6+1LF4O1lcbzY/8ksYyLVUBlX9XSbDiQepnKy513hRzSnyELYcIeqYR9/2SY
fCRGrFGML/BsgsWpHpzxUPN8hc1tR8InmefsoIhIEzzLU/f2GciM7MlwdRiIe9Vl7k/GZhf+i7W1
6lj4N6qoZMR7E+WDdu7T6z2tXG+RPDMnH9EcrFdWZn2xaDUDBCTZSO4GIV1L3W0MDVFDWvNFAmMf
gBJVencGvKVlfPln+yKQ7qu250yVacisReDNcH/IVVL6N3vNccRvfgZpygcFcxWdRtBdBOiiQnB2
Sp7YhGkO3OJdZ8K9KEcmiwOuqn5Wq3+bJVzW9l7QzG9ClVX/vcqueglx7inqZJpHTiLecFd3bBzl
m8ibxSlw7Bo+HGVCtjj8373+GDbEERB/bVXol10nO1Ttv1d7CuAEUoO5fsM7T8bfMUFtQeyRXIlm
OVNOy4WynZSldKxjJnERRHSaQjfjFLRB96q1WNwEdrM5IZSke6v50UfsihqEZFTlxIwNldjPcp/P
7VhclThXFlIvi5jr7JoJAMbrM3FppolWDoYgKTyLAhN9JaHuPsZusWBkhxDo1TH3sjk7vgiDt/Xs
SFlVjpvwX22rTOF7OCvPWeQwPLcU8G03SmdGnaz5wt6d1kpXGPRYoPPDa3Zk/2LfVQZUbSzcXG0d
D1vpo5yCW8gB1+HpSV/+USAEuKuuX/9MUirR6EUBOE/3ro2aMDJj6OCfFwixtskZ9NHBkm1XOYAk
j9Eqzh12UJWuLQ+XetyMkA17OeoINv0824G5Phj1SILOS8v1HljX6Ws9lWgLsnp0EngjZO2PLR28
xg4TOcCcmeY6SIk38V/zyRhgLiB+yx0nCvqZGeE3Hx6XRPpfS3tR9xYJjwd8LIA79oqKz/s4fVE3
tfIVBY0vmAvPnvWk4OkbNwvw/Beri5Ca0MR13NnGU8OWPRsh4dNDDabDsf7UR2cCFl4nfGt1LqR/
+M8jYe7qSv6CAGJxN+xFgl7TaxWFS9M5c0ThggADc494hZRplgdWBvWCYfxKf7OwiwqhvJepVAne
f6bARhIOp+OQTpn10vW/fBcCoXIw0wMeZy9s5vwFR8vsVcfTURVSe0ZyNOHbdVQkBzZccvNxd8N9
XcZ4mhdhfjbOJt3/GtdIn4sT1yjXKQ2wSQX0LyK8KG8QGoDUWA4f31Sfy6KaBYuaDO/T47EMBBMJ
wJmpj/ABggfwKV+KuHpxZREoVC+07/Y5jSRFchDClV4+04R5KQO4biw0ce7w5QPV5lCxtc7poUdy
RgDLQJkN+H8qq27FAAI8AYOod87h1UVMgHlWuCFO4F+PB+Gzpmd29NGEdXajisIQVIZUbuElWsO5
P+KMDXb392PKWnRdirE6PH6F5NPTEN0RbPV3VyC/jgl8RMXXNkl/ReU918fQc/Gt5dAFKr8HW5lO
m6xqTYThyMmJYnUwIY5tgTHZjwrjqE5sNaVZTlAUzewhlp4ynkMaOZVZZ7lx4+lWLTZ4yThxVArs
Wiy/jtxzHO5/UgmKAogc7sL5igxEQGBydYV6uv0OL611AWfvPp8XGddNy1r7Gr5tLHuqyv+FPFGI
UCT32WvVuB1tIViOMSvu3VR3D2L3Jh+h7dc/Mxr3ZUF4MeiiGJBCwD3B84KEwskD1Dq9AEih1hpF
Qu8g1UFqRwmUoTRumBD7NV3VR9MEMcuXZSvzec7VwgN8PrPq7gt0KRS7F/pdcC5Nl755HwRX8Fa8
gCoDxr9IORlcAp3OJVYrkho+9bjcCOHmG0nrAlpnu6PKGAnnmK2surKZMi3DiUEXxNjbpQ+OwVc9
KXRccLzQCYYs9YiMZ50XzU7hxZZCB3YQRfw7NjNwdcbvMy506Ilx+96DTlDNrUO7/CLI2hGAKopY
BubGPXfCR+lLJDOG+ocFnY7uHTopnFYUFkhC9CoZZMyqXQeA6cEWG1kI3LRHiIAfUs01VYgsKhoD
7e3n3Ftpb7AMnHImeBQH0r3kF05GwbZnrd7iTT5EU9GRW97ITX/ostt2ktxiTI557PZhfaUSrDb3
fpezJa7w5c5fkORN9pbGIj9QMQCORMAu3VRuHOVRpbPipXlHl1swPMP40qU71yvExf34r/0Lx174
SJooa/p/Z/WY5XWM1c/IvgcPYq6cFA5xN5mEI30M5xxkU803ta+TnHFayU9OiEuiwpGaZ8h6gdZZ
hZCpW+0UbxwiopzR559Or45+liPojpEG5PcUCg//nOn4ZdSwNmGW8ogmcygHWjyyvh7tlyNW6gWw
3n/kxv20+ECkobTbpD+OXoKeLm4MyaZcaqlx2vevMCNFgHRcN8LSbTrma631VJfcMk/pWR62ya3B
PctkIODT7hksA6YMAGdRFAz7iPOZ1c9XP52pdgXdO/g5mjeSGHsFNc4wU/v8yiqbu2m0N2j9rpRZ
16ZhrWL3T36B08jLL6TW8trDPSoGmGy7Et6NfAlRllO7Hsq7OvQ4m2uC+fAqccQrzGq6X8ZzyxfD
C1oMToFcMzM0DCVl+8LcAH4AV88W7vsbsOLRGannHSXN148GjR/Awh5oKT8fEpnwpcoOvoUsrpsM
/324UQ/LLV0uHZYOzqmlhRV99V3TchtVnoGjlJ2yttafLGh+pkVNHWUeYuMshqGmMGjk9ySignDN
iL6Im9lYLdcJRRHGuJEHKAAB61/Ao5AVbB7sxjA1g/qXrJyzo9S0LRvHhnH3/NI+RHdnufb9LbCv
PxssHxEikkbtnCe6/DdlwU9X93pZf0LLBPGzMAU0hgkvA8Ns5tsfSFvoe3SYCkYuw6N35dSVvsB9
M9lmtaC+5SpYenZzpj1isZWt7y/lwp15tEOwoP+7SBhPg95M+aRcQQLNjXq5+OqCi0f3tyrPXqVw
LxjbZbB4ikY+HX4cPOXr6tYjATTeRo8/v9bzJS2YW5IJ4m1FvueYxohc0Vd9wVrwfv3XsUWfX52f
idSR0wREHrUz47Z4Pd/7GuPF2c1glbu0hRyaLPAnKolpdObOLKGfvhutn+vlfy1VflgMZjIWIHtX
SuO2dBiKyp26v0JQYJ0jbtaov3H+CfaPF74XlLS/szyLHwa+XWOQOxxm7eaoPvO0YHWpoItL2+mK
+osU3g1YVE+KSGSEHorDaopRO1PMSf82HuewNt2gZ0DlNWf5eeffJqTGOoOtWgGTQ4f9M8g53E15
XbDExta1+Ut51SPQq4I5mcjuwQHaGOxgujgOk0tQNn5dS8iX6YbFlbzKTXoCj9i7msoSgdnpCNW7
Mw/Pkmd72xFyHqtx3QI8hDrAD9ulYBDn9QLXIzmMZycHvwJaF7yyqOuP3UeqTA/NWvdEwMkFN4Ja
3d6T+9p4RTQqGMJAdI6oW2MrJa9Xj3c36SFQrxwAc+bFXIRCtwQxCTIZ3TO+O3xvDpmD4g+kgp/V
qiC0f0b3WTFxdx781LDfqPmSqD/m96xaOzGSexHtIhU8zLFR7qbc0+jzUNJuBOE0LffPDfNUwGhC
yH+GIc3if/w8LJi1ugv5wCNUXvAWeuN5TPXjeeUKnLAbxtKH0Ic9Xe6iZgRl7Ia87ycGXCmcFPNJ
JKKw5WSjXG0Vu1VGhx6swUp15CYHF73Qj1ewBGb94eKJAEpJQkxNJjYG1VTec1i7i9CVDm++g8cn
BIwA6XCqiPxXuhR7h2TqqUjd4N9VBONyGwPb7vPdpBeL3WDu4g6GTsdM8v7gL9c6jP25gWDu6/Xe
cmSD02KXozjj8QnSUkZuxGOWRBQuo5DEnHqpZdG/PnjHf9CzEP46oSKazF7hVaq4lPrVtp6ffMbu
qOWQoxSSgcZYviUItNeuIQn/Ka0AxeRaZaH+6HWBt4KASP9nlFrmncXk+XT2Rru2QZOz7KOo3ByP
v0pfYnEAsF21f0Bjr6bz8JHVdvvr9jHEk7JFRQHQBw44rKFd58mTrm0EHd5mpy5ejwejimDvxgEe
SSAQK5HM30LT18H9EO43BU2aXNFeHubMVNdnZ/0Orw5u/kiCH1tKX8zBaH/t0vd+8/psDB3+J/8B
JO5asCPesDzGjJqvll/ObNXeegUVYo+ejL2zY5WTMQyF5hQNc1SaR6hCJmKlwbKygOAB8OzkfF0f
ekTJuCsKmxkaVgHG95+1c1bGVvNJI2ZX80gZjhfPM9foR7o3IdcZ3Y/EFVhVQQBL65Zmg208nVpL
tbrmiH+D3/ULWPB3B/BCh1yjCPGdBQYBEJpNDFzTr2eMAbMAe8cSYS1cZUeuXgTvsu9EDXuixsdj
yf+c/cw02XnUm7eaMOthzFQbjBZ2ZEQ92dOKAuy2RExYYU1wi9zAVMFW4JrI2ZtX8GdhxwkgSm8M
OS2yBznToJg+xAzD6hOGaSRNOxV+L3ptgH2ijiOJX3t15dJ61x8YkpkDLrgqaGUv58SHUy5rkF2f
rOjJhuw/UfyblZkwON3BRJVLGAAIsjcHzpncm/9l8U0BtiFifoCWwXOxkhBz+IiIunOpP6pe2lJf
Lxn/PS1cHAnEC1xHeJEy5C2s/OrlZKtveuvNEFLOrKVGi2gL8PolwnjtxWWHbFNZlb0UB3ete3Yq
XACgHlKUX7qax9Fcdk+jM1TelV8RwrNQcqpMFvdypkwImphAbEtOYtkzQTYvkdiNEPN4dq+ZxzSL
nQeulTp047dP2vh5hktNJV4gLVG4rXzBjeVhMQP5oiLeSoiWZc8pC5v6urgd/AHxtSygfSdhPqJO
W3/0NX5xL2EveaFQ/O0Sho2PEqoQtJNcXiXoyPShUzWsq/FUC66CY0GP4M72bonQPylecfINy6Ze
z09j6fVWExQokbDOKVaqCPeO1fp5gMHke5YEZLJ4YCNmhvyznixjhazETeAZCuek0XPDu0LZjPGo
gCS++T69ejdG/K4w0B9gO4XlWXgIzpwbhJjj2sbs920cb14w9UejXGXuEHM5DSr/h8wsfVPqRiP2
MIbJPQd1+jp3Q8fSdsCAjfg4qLZ2s4iCYgSKXyyGeOtFRen8Xb9lE6R3eITB2k2yUzk0EIZrG1nj
X8ULYv0Paoa+IeVO22KaEWP+/JlyUGPo0ndb01yKWFsoRxaCz7q/nIY/Th/p39PDoKSfedDUkdOM
DRk1NakPpkA9Bd5JqIdHriGqDa5KXtWzjL2UbK0ZR8uDHNuKCdqy0uHbkRJPDrJv636FSWLZywne
RQocOatx/LNVvGKWRNIaM/bGVK0ytC0YLx7YvlHftHYuxvBo0pARQpt9iRmXnQIAI998pTM1hk0Q
NKr5l2AKLB2/BFmmKZEtp+oQBP3JDnNE4thxlPC4+G3rdvDbPIQppINNiiybPo5C6O4WT7MfAe72
+wzRuIBTQj9n26oSlJ2t3RWF9VVSpHRG9L2I+v0YZb3+LlXXtUQ/rS7rFPjTDNZvo+J5lxjaoXdg
LnmBbOtGpMu0Qchg1TyR4iL+uaGtK58An2qpTTeGCRmM8PXm+nGVbWIsRa02NjwJg6F9xjZzLZEn
f5oGi0YpAB12WIzuSoAZoFFyJvxq4JZ26AOZrv1gfuxALnlQG5teglsKI3PkB5jtu8xjvExIwyv2
N2kfPJtogYCJjyceYWzps8Aq30tJWwmPuVdrSlTsJ26IEENRK/64WadItpT0H1xGprdZFwJf+5VE
tPOBqaNd51+tNOsDohHLNY/OmJ302DxuipjbE2SGKGzMDqXe2Uobj4c2wMZjradsQleJXJFqy+1i
V3wSR0Wiqa6dY4BC683HK2KtzIWoVUa+l+hRlXuaNNaqIozwatqRfxuPAmCUX3uPJPvCQw/1oB7R
MBS0l32kZ2md6iOjaQkeFXl0R/JUCVbVlXFM6JacQIm8HNFHzUEN+tUzdPq4STPdMvPazjy5q8/5
153PD2AGOnxM7eJB58i2he/TD30HWR69COnwBJ11xdrMopfRt2FOLz7kSz/xHZNQLpGqGW+gRzDK
zkIGzrGDYHSP1cm90E9N7CmKaVlqQWPw6qRe5z4Z1cXpB3qtZUEAkqlTP8vdN4QGXQtCrZDt+GlV
fPs++eQZr5gKnSOEV/9QM7ddqiZ4py4R3+dWH5SR/5VtWkhqUrnWGUz0PWHYKUFHEhWTCAyNPFws
WWAGGjBw1RGPfE+AiKUXTdr59+X2MrBg1tRcNhEkxzJpZy9z7+VAAJ9dOe/JGJMbT97FAN3mVGDc
qd4WHB4cbaeifjYK6b/QpBXPBphU6YMSrEMqCMOz1lqfPGfu1l20Qj6Ls8VODN8CDvCvoThHmNLY
ODTpY7gaymQoP7DoZd3aTuYaMlK4267xDXMRruM7B1UXU637JSg1fgKLc7AKNDMYJcRkUfeyYOkj
ykPFpB84z6l4Fn8NgGZs/u8u662lE4JMXFMjJZM1eILMbT1uuIOvfvH/1KMmm1CTvAkPoaREbPjt
i1gp0Jcm/ilUZT+ABAklYNHc5m6hQ6OHn8kRPZ6Vxo5ZKsKp60C+Noc+SIgycK3s4uamXMgJGQXf
RopK/+Gm3D6dFQe8n3riLfKkB/Ppgf6lkcjj86dKdObB6CvvsHmhcEICPJHqx/kM6B1OLHyEHmgk
BxVnhO2wFlvHoFA0hCp2iMkhTiFufxJt7Ppoo05IQjcu3PcKEsbzInkPg+dJ1iOr/hM7nTFXQhww
UBBommVQurB0U/k0DsS7MUIQK+aja7ua2KVEguzDGN18DLdabn6t9kbtXjEM9czpj0mqNxt9YOUU
5FQDyJFeV5S++O9n8puj4VLuvoVD5zkA+8CcoYSE39F+H/v50HcrVXjww9oE1UHvkcC19Dm/WGB1
+uz4apT3KGEhyqgvQgOdemdfC+cmvLm0syxYzeZzCYwQFk1gkEYzKwB0xWxU3MLZASqX9RMz/gBk
ByBOienSf14CgZfTyJ9ousfSSJ3XLTJdKRAvqgkt+h/dRRaVYtB2whUlivl6lUZqpNzXET7zlcKx
BBBif1z1NNmuRbUAUZrsIqSyrlgqNqISFfJqqh2IGmyH86vwdShxCn52yIk+qScjjLo0XUvY7kjV
grHydlbDEl4RkLBaDpddNcVtScYvwONaO1TFCoCnS2FyGi6MdlxCrvTwxroZ4gzJ1HCsABznTtt3
C/1RzrhZhUcLaXWqby2zLV0KNixmgjde57x90/Nhz6n60H78p/ol+3siIomqdZ3rTwpRWqQ5nUK4
WQAEQzsL3mNuC+HVXnbpUZUNp8JbtEwMEkzR0IyoCd9CW8jtERbSvtrQ0O9x8ZRP/9QKNH3Spc5K
l8HOn5ozFsZ9W9LcWrB7aHg0o90kcoLboeHLMuWmkWfAhAYrp/sxyjjEQ+BatLJEukWWIbbrJOeB
OKjEZJcBxuLn/sgkAw+bC5XFNm9BEy/Uztuu/BYl83vYNl4q20ilYNXURmjiVoB6dY/Uag2n8HFl
SvbGORnmOczuQ6Z8PlUIs7g+bCw5uxQiRRTyNm+10ekkns3EC7kckgiDegRyxJM3r3DjpIkdiYdj
4/4qJDyxhPZ8QC1YVnGVojHuhCKrrvFsdsvilzIK6igjU37IatlevyLqlM9KE/N5ms9CZtQtNyPV
FDQO2NLcX9DdDpR3h2ng3w7jiLHX96Ax5gZNvQ5YCuK4ffW1Af+dZ6prm+nsHCxtncx1G1lEus3j
8dAkdDcsYx6mcSJPK8mW7pBJDFnoLfHAP1lDJ3rU+8Gwlt9DNyfL+crwYUhOs5pseGGgHEQSoxGj
bLX6WPO4jBL3kh2p4T2ljdeC7xM972pa+YaOiHbvHSAwu5+RcN1fAzPbad+wDbznEs2TNKuvhVNv
pcUruuLa9sP7rJAhbsTWR/jNwX9gYG8Dto17YiKlsxQFcIh7mvdf1D4qlb269se7fxFtoZFRQkyH
jHI1bLmyLLgKRihlTjWHeDPXJ4NHuMmkeXnFot1KDxJfrTyJNXDzvChNhb9uGAN3cK7naCuISZ81
2mHpYAWuZ4T5cHcvW976BxAVvVMnN6gGRW5cJzIGg3I6+qH45WPSO6ww5WhZxLXbpgy6GS/pfR0w
jjptoTIeIJ2FYm4L6+jx6hkh2G0jSDzHrgb/D4aCvNst2vbscV5xEUB6/AIDSUyCrDyRLRmZD3u/
Po3d3bh0bxzR2Lt/KAdQqxB3c9hAR40zVOfE41duLv10wx5JWBr8YY7rw+z/XAZgBxAUjfnlikK6
GX1jd+RLxOQHTA9whtDFEM5lrQkmVzvwYP0XwusR5jjikncjsQOojKBxHVvQsKFdkLRlcs9HYHaZ
7vC+0JiWl8EKIxiFcBx8uWRYEq8Z63m+WUWzYwIf2X8UzA0EAo693GxBfMGPPazr6Ud9VYK2gIYv
9wFbz6NMT67SUVbzTpDdX47UT0Cu9GSUY//l0wvxgEjtulvoCF4sWFMghEX3WH1QGKOU5dyMy+Ok
Xd+d72H50jKui8eJw/rdpoKhdN3dF/QjZg/uB/QPt44QVLGjECuHQV3RrF2bvm9AvdWc3Klhl0+4
2Dqm5qMFVfGSF0wyS8gryW73NmM4nnfGHHuJGF03Rl9lkdeWFdHHTKvYYKCYYbmYplW90U9AocGd
dd1dcebp6Bvzc8A3ctK5FL1ylJLX90tU0IjAqkQVdCJu8NscWMnwzrXATnGxW7Tb80lksdYc0KGz
fLlrxtRGN3Y8J17EoHAWg1GLLAp2IZedlcYe3P1ESaFfuews2VGfibGxO9XssIXNPunMWuUZ+27V
Jm5OgJn8avV1Ac2W91vYHVhqGblVn2NWEJBReHg5rgrnisbnm8HhMurF8Yab0Nhlh5aqnMQ9GCC+
80Ds0lC7t5/xK6c9ixS32kmiKuGpRk5WlNO3JaASEuDWE9pCuEuh7q4jXSOxXZ/BHkd8hDEnmKwm
y9onxguhgqD8X6HNH2d0QJn35wjlQ4Qvy0tPpeuxv6kz8+v1KIoIsJ58yaR/t2Nydkn3acfl2Ouv
ynpHJSL1bAjYJW1m5ROlzwWGIh+2V/nbPJEjWkhRfOWbOhBrL1IvdEq+tU/HvwuwnEk7PDzmXMt9
HGXmZy9J6rGg8AbdhW2H31oVXO/tZ30TmNTd2Ffz1T4lThhCR34/RwHPjr+EScniIB0G6z3/6fRY
t1kZz9s4LXAJTKMcK/jboQAeYRyHaeXV6yDW6rAT6nTdtl2yPs2sFoLwn6sWhxzjwa1kDMq1Vx79
wTwhfMmqo9NwNGKdw7oo0YZ+BU25NntGwaL9GDxkH5wGon1Oeugv04Xw+tycv8PIyobUNCaTGeU/
TI0muxcXaB8QnmtT41+CKZbLv5VaC/hmPDlKsYUQyX8lon6zX+jc9tAoFZsFu95Y3PziMC3mj37u
X/DnrBcig7k5izSNin8ji9Ja4pn9L8UVjNB/ZOO21Y+uL67HOfRU+f98RpjT3oqeke5sk+EPGFha
QCF5x36CUVUNtITG6tP9Dvbp1Uv2bhTALqIDCljObqk7GgyVTj4S9DJdI8USnt5rHZOynePqom2X
2b8urw6yppCJSWFFfkX9s2excII4BsYZzV5n6YTRyKOFsOs++s98J2TPmzDK8WC5k6dx+h8zRz3T
Vq3cQnPzT/p7ZIJwem76PixRjLQ6C6xsvphIkq4qoXWJlbovhwgS3AK+0dOZ0JL1QOb43F177Pe0
MKnFefjdoooUYY8LBHgtFXsJafbFZ4qvl1QFcu8KM0nrMrtY1bKBtd4XIDsVuL71Rit1sF/EHPvr
JapfIWYc25BGBSiVupqCGY7sNRyBtaChbAq210vrT2anD9V7pq6+MaakudF4N7nSln9PMJ0qqfa5
zxODGTOJJb4j+cdyzcasmHxK0Y1e38iSZ9UQ5rEwIgIeLcBWl5fFsRjUXIWGoVqijiREb26AHmIr
83yM8dVHDv74KSYO5wb6JkrQYvWc9x6xnMXth0+sfKXr84vsEmIYp8wnByS1vmBQNEMoIHQ3zZzD
INM8XbjXJsbtCFz5hLPnTHJDASUr1Mvn8sflSR3OP/CM/ZI9ulmJizqZXLTmXIkZ/wmx2xJ4wQun
FmDodt3kVbGUizguq278wJZWuQEUYSrikIoP7O1yDbxjizurBzkvoMMCTWfYc745GfM4GOjOOSc/
Iih1FyFaaBgAEUmH7lyn6yVl6DEVNxUyn5MVmy6JIihG/pfGFcMN6SiaZy4UHQaTeY6sGLgg5U01
YoxGxY4zp9xwiOjfBKVZlAZTa8tb4agNuFuf5G0uY7xUZc3Ibn6U1cbFqq3tkG4x37Uhu5YPmkV6
hfngt7WsbxvijoJQfbIRKBYgG7rRNqf0t5onNnQkLVk++S/6J/ZLy/m4WoDvkjoTxNnzc2ugNiWL
sThqRoXCQHdjuN0J6VxY5qVLfxYNWpVvQVAM6C+NanarlEQ2QXL71vYLfYzZVR1SIpYZ/31qCOkE
7xdPdO/aqKpnLSdtAyaDlMr1L16enUNNHJaX1hNQxbm8kCZ+2sKTe2Fs/HLyNihCHmtb84yurFNS
Gs/yw54wdvqm8wBwxf8Rbd80KFxhVWvwHdapUyqeM5Zv/I1OmaLsjGfzNDzNy1nEinJ6BOp6ARgo
AtHiuDJJiw9hs99m1Qw47pCEbc8iqxhypBckc4aKG7tvJz8IiYjmxW2UNEOr6JgpcUW0p0Qtcp/7
wyDTYaC5n9wq6BmuloZgHwM7OtVFrgyx1v0fLN6hscTlFEYZDnEn+qzA23Wrpq/arirmYetlbgZ4
jWAJ5Se7zcE29nyWkyMUVohOITMyW5akpYXYrj+SmqyOwH1SOtjQWLjjDNBuRaaaOa3wJQ89ZL9o
oi9uu7Yc3xql7CKa3Jlma+XN84weWjVALHenlvFWWGsIAxxtGoh7YE7sCXXH+G2JJyNVWJ4Xmi3V
tj8AIUv2tG+WjBcleJ0i1ZE2MwYf6wwp83EqZ5B9cAHt/rhINN+TxLJu/ozuMfwJgblBNk7tCaO4
UrqO0yduABOM9WKxczO65lUgCHmGjxEyrqrKJgONUQ6vRbq6/0jDWRa/JChZD5xUaUOxe4QXke4I
5V1qykJG5+V/I3s/P9tw/kwDZghmVVBdVWX+ZTtjrYfoZxu8rNCo69mIBQvi0UnBj8eymaCDC+7p
8BYGKolEzmlH2oedlEnLRWsUGUcgJbUdwjWV8ZzFZRuypMfMt/MAZ3PoPwDwlqOCe5HVhDGFvT2m
lBCvQN0t6kW95MehJzXxG9PtV/p+eI8K1y/xlRlKOAsDs0gL0fWlEdn4lprwWndwWELE6YnZMp5v
d2ZKkdmnmRL3EQ9Liw/NixK2UU/qQxSjZHAxe7LD2ZIbaekJBAyxbkJuFTDWT8QGBa/+Q++XOaeh
jBQQv/WrcKyJFiM7tIToxWRvW4RzW+D/HPfDgDXx65wxpN3cmg2eqiF4V4OufEF0pxjZ/9ZMFEB4
EFG1peNR5UGzJVioynsSYO78TjypRlijlSQqy0RpIFSiQv9PfIPdaZQZMfU0WzsA1e3PM6XJsCC3
2ALHJv2+7CmwK1iIRdlDxP4P19fx2M/Vv+ulB6nQLC41PPef3PfDq5GmCIuMDYyVL7yiEtcP65ir
h8BS5e8zHL9ErVNePqbVwUX3/YGdOBgDUKZYLMZJttkGuf8uw27LaOdp+P4VvAvPUSJJp1vHk90v
wvArenA4CLHF0E8EXCedub/80gKQI5x7u1+FicmseAA5Q6qCHkmHeTzNaZVlt7pHT1n6NsMXzGde
8m9lAd47iNlv2fVSzTVVBhIz2SckC8PwLrbCvDtszuth5DywMtvqF/jhFRc45gUc3nM1gss9vWev
AgtOXtLQ4dO/Jv+qJAodUAaCizZsfODaTrQaK9IXnCxNSVL1qSHcJ9lSVSP/lF3wlKnnb8WeJCTE
PSMwOXl6twfANTovzW9bqSOZA0qPyzzAWVZgGNWhkG+Yn6G0IL1ps6CYRYocGUp2XPegR+IT1sMM
ui+S79riA8P/DfY04NFW4GF+d9tzn57mfT4yGQA5LYLu95S2ICOXEfsHSXRJ5xlkvOiW0rVAUzLc
8gPmdxF1jB6UJtwQLNo/gjqHCoiJOiopYm1THxyHB+9uGru/pUvQYCH5WF9whJT7vzCRgESFAFX6
TDjFbVmmI8M9OvU8e5HeemqMnyfEAnlITOGfY81cSLZY2cZZUkAyUZJdRj1oTHTiV9Fb4YQINgY8
fJXnr8wdVoT05l1iT1c82RZeGHm5Na0nVd5rc+s9Qeq9+BJCkI5qFK1EOdTGBBC4JWtaIjOXL4SZ
jGMbTEbXRtdTEDxTod+8pMX4AFm3eyiwY7wHGlhVadbdzbGdZt9WzhD3shnh3QZId3/gxz+rruQu
dKnIhFEZoVwviJvuvbNUJ/6NY+5V1AzI7yVgAAJXgEjgJOH3doqty3e8xrnB1NN7N/hm9srrni6J
wJlZm3W8CtzJtCIdhWavoUlYynuYrIbu6+MSJsbdgTV0tRnYH/ZhPWRzCo14xWvtfALksqlEh6EW
agNxVZJHQ3KL3106pzGqLhNbFIKIQYkmWS5caSC1Uht6d+b+J9NtfEpL1EAJs8bKOLZ6MxUi5YsP
n062T8yUUu7rzJrEZVo9cydh55+VHSY3lXM5NDqe1V05/424aEAj+WBphvUe2CSe1xG9ZpkGRSNx
7DwRIkngUkUur+1ccmfeZZORtyWukqDMHaR9LgBKaevs/F57t78UBO+XUr5AoHC3K5MncgNLCXv0
dZA3zZGkeAuyBSedBQ5cM+zf8nXvX7SJeoMQdJWiBw8sw5sQjXJYtfiVFEMyTU8wHQGJC6Cc+zW8
NVXr5rYw967FMfA09zioD55CJ7Lt9LucCRNTA05o7Ls7V7DkmDFXOry3IiAbbn+LGAJiGxbsROPb
DgSIpoQZtI1+TEyhFW3jgNTn4+HCXGHDSM/jLNNQkLJLdZQFuGIa/XK02/vkSCjbrEwJLHizwKCc
aQp4ad+0Wou0jVQ3a3zDYesciS5s1zfULw2ObtimvMJlSqSX+C4TbXiEcF6wZ/fcFx4hpX9DLdkv
JfsOl5pKoh3Caw5+vdm9xDm7TkdEdgsiGckMFSLXU/ZRFrnmI1pYEkeBwVxKYowmGeKgnomw3zE+
eci8kX3uep8T1Uhtb/B3yLLtk+OFaLo1C/YRGEBx/u1ORGGF9Akf13TR3nOB4Vq5l167s7bOpjGn
eQfam4fzIpAyoJVjl+TL6qTRMxUzpy/a9GKyBcyyQ46hm3GIuv8zg7Uga0zImsQQJBMzjVByV/Wb
G4g71gKdeYY8k5GNprcYiDYLmodo+txGnGJEl6pih94gU1m9YBxykz0T8ZLPTgL0Ehl5pOuvhcyl
VfE1XzqenFlE0JX7NeMuw/oWD7jIlwTEOnpinuTkqgouWZjjgwLgRb5Eh8BnDykkL6c2Amw8YD67
sfXDTM3l0IbDEFew7KFmUJUVgwj3g0SS2jnsRiZSctYIuPnpHJHW+5TywKRZ7PeiMTRLM28wGQZx
9/zr4ifY/2tDHM1O6PwSoOgq0YA5DjxT8g4ncIdY2gwI92svG12j/6lQyL/gTaxFT83TKq9a9iBA
NIqvs7Ue9rRsjKF8PY4sZ6x07/IdZPLP2u2vhXaEaLMwCXNdi083kC4ywyUFAtcg6n4wRr/zJ78t
8CyYO6ZH+yBL6AhIgYErPBs4DnkIMywIjpcpwm2VO6y1Ibggz91Pe+L6xDwJVCQQiV0AncKjmaXY
naaztL80QFw9AEinWPhsstwB8PJe8+qg/LrAlUJGOwS9grxURpJze1VphzEUcadfiG2eCJAD+HTf
kzmmtOA2+4Ne0BBSZmhKsvv+1RoP1AdM/tFgfjkHyQsTNoLy33tz7oj4EDLrhPDSlhrlKHEXn42F
jzHNGVSugRhSu17bPdPw3r6vKR6nbhgKqFbNcTA9tlsbovnW/At2Agxh0iKdMq8DWBok5GBjHXY2
64McvciIeBUojz8/Uxqioxo5F99pDlGBxPpI1gaNbBO6tfRUl4EKtA9+cZK1LmpC1Vv0N7xoUeUS
EhwXYeDxKVd6pO5KlIvWLXZurEcZohORqYr2nFaUq25UUWBRrw4Txb2Eqc1HMZMdRsfXbRO7QWRR
I5F632pG60qhNWaVyA2t1zQoAJnlja7kdtMT1Yelpw0cdLTOp5D6EOx4JW5agI0j+XzP37FxpctN
PSR3NYf7ehQB12Yc0bfEkZW+O3GYnMyGr4lICsn4QToFiLPVWnQtinW3/2Kjv0gEEvppi3M73x2H
LvEUX9n6LMPdjjgqipTyH56jq0fh1fRgbWHDlNs3sSxkVzu/MroBpGn1JctahaZxKn6RmM0J7m9O
nSQcIEVpH7mahaO3hk5coGlWayUhmjWLc54NBVxYM0D+ct/kQDNu9cdoc6X7mFmsQehVLezifpYJ
pwo+O3bqS8d+py0pMdSmuK/s0QkbriLvOi4Kc9SG75BzixGPSC0noLAcnkz5WCur49rNpNcbwcAN
o8wvygjWCjsGT9Bz0qAPHFlTtU27cCXZ7k2a7kNS3kQMtNmUoTrPzWeAPa9kiheSs7jPkSLbv3vJ
DNZqxCLaNjMZE3/yZzLVpS9qwgC4nlG/+DRmnCMYfPLDfNrzjIkAiVX6Brz4WlTaFzUpULOkXcMx
vVOEk424hvi6HYB28l+TQZqDpeVT4mD1uYZpcS3w3LaAE1tAt8Fru6KKvr+0/lGYwWujFHHtaOid
VU82TSDYdgefcTGQ0RTpK1PdIgB0LuQ25MZwpBRVbtw3kIO2WSLk9c/fKqDlhlc/cd2Qw/n3+RbY
62pByZxE2GvFDQOD7Wj1wFEqA6t//GE2oGXNcWzoO0pM/HVYNAwHu9FmkddyxtBd3a6+C0LD75jE
zxfOE9epPBj1Nnwf3UhgQwjrIDgzqcS5D5LRvZnhRk+mFhVC3Ej6UTXSSDCL/A4g1i1RleLut2+t
vG+X1fR9IQ8x3752dqlnJj/fG3V9lYhVVTQtcYD6BpxalILl6wwR5r4QCKzPUFBo/9oQO7lOdzUS
LytY5b9ZwQ7lwg8WRwVM9uNb0jTunORw1x0LS8lB5V9jrgwlwhxQbJfg7dlfPfEjwYFcPz3GEF6A
GppoBRRxz8uNKuIu091RSuotiQvhI0A6kGL7FWD6b7twEQJr+clusg18+6ZcS0oUnaSa4QYye8OF
psre1eE/BRDJNBCfJK9vSOtk3wFN954mu+vgRZeO7Ufcdx2NUX6C5/YYPkMEGyW08+v6odGDG4/c
ri74Ip9zcEKbm93hrZRYeBLclUUrdxKacfBGBdGH4Ao0jMaGjo6nkgTb03ClGSoy5nD4+arCWVUr
DPwj9BcxLWDZ+pLY20/cE2v9QyRnPGBcRH3K6oi68557rHFzLgxLvN3i+FdZZvi3rTnDdtDigrP3
v5mm0f0a+rEEiPQvO7SaF1evfDIXStbYyrVkhh7X3gfYhZUDAbWYAtRQJfww7f6Vpzs9g8I1A9CC
DNEk+Kfr3o9RDoiuNcbvQ38qvpWnTOpSNxAbkeb1Mf7OOl1gHG2sXiYT0xZySuS/c37f7iW6qXgQ
ILCxOsn2K3YrVTo8WQhx9MFj7WgH0GJzJNkPpBwZIDugqJIJ6cZrl8c8wdNO9u1P6Df/sADQmKQa
mGKotS2IegeW0rhR1lZ/+twlDJNHGbhA4ynDJdS5UuLo3fhW+65mquYA4VEeRwGZmWA75uQeUBCw
61NnvqfpdqkEv+4JQ+vK0ba6fRjvehXN8a9IJxIbc0H+GkL+Dvbw5A2xEw+rcC161PTOZrjqgwcl
FoOnI6ILpqccAl4vfHF6jjyYcmKE0KYHRaV4HIG5Mg3QT5B/DFiGbdj1fKiPz6f1uk3eTVM7BM0h
x2U1FFch0z2UMbvgyYC5s1AA4vkEo41J7L6GHvqQbH4jZWx0Jh3kJQRieKH88hKQvZuM2Th3Y6op
GKEm8ybM4iEl2IVt8lzrO4wCG5LpheD/i6jlm4ilEcfue0iVToUzhciTsP42q6/SP2P7QmPgMv1/
WQgN9JvAsGSD+Zh4R77GZvVtnmdpy3wktetIHdYgdpEui8P3ayqke8rymOkwSpGIRF/TOzOHr86S
1YTsSIyriFezte+4GVkzZn5zCQqLrwpBmiaS9Ynm2c4UrhMA12RZ/EAnhz8N6nlNbe3ocBgseJeY
acK2kBf/rHNlLZtQhI0QePAYG7IiAz+BNKqr7xKH5dN+OePaSMAbfl4z10ggBV2+Qh3AOXlDKysL
0nfM+hEpA4k9VMm3h34tHicbr6rG/V7MaV+VvsVxqQre6OR6bsC0VbV9Lre+0cJVgKKmx3zB7o99
HaCevGjNkl8kOFZjM3BeWoc+A0hQsJGt3SwOBQt0NnT0ZOgn/IAVOSqFx4YZPu4KFWeZG//4bg2W
9n2er3KKX7f0XmaPaLHiXqeBzcAdV+s76h75vpYjmQ7zLGSYMmUxvggI8HBoX8IheJS19k8mntWQ
CXCoMIdsq5MF0abD3C0ze15nuutTCFg5YQMs3ORK5yrjycOmddq+8oSPCzMB8VLbtIJQ1CUTheeU
3VsCTmbnjBy7IgUEofnmUkRh3g6ZMLckG/W/4iqun4V6OosEq8K+hNB6zAqGKn+4Ohp44cBqldig
oIE1mBDHoAn0UlM4qzWwjC9/C5xwN3mHTUpVbMG96HDK2jIR39xhwsC0AkJfZt1KF3pKe3L8aATO
eVntQam8tEGGFFCbKrhuA72f/D6gmgsawfL484zUhUAInrW8hWfoXU7wTmKtgAgRzE3stVy76l/a
bOfT0qbb2BXvB0Nst21zEci6JX0lpAZcUIkgb3pdWH8lJeeEMlzu01WY9uCDzrtKQxxCA7Zfscpb
2zTWDht+fFaRxqW/eUzaJDq0BM675IGBODukAZ5aELtsjMil5ho3cEfSfq+NoepXGFKebMQimHlc
FNDeLE8ZAIzY9h3LbU9xTrrHCd/aP3SJ/avffbe1F89EIi0w51wYyR7YU5JVbbCfK8+ydaxDixc9
RQ5ZkC3lPfuK20ALXtWZxbBF1AoF0hf0rysaocEvceXmqzXq5s/TL9DG/lwCLO8g/Zl2gkkIUPim
O8Gha5WfQb6hvGqi6VZSeFT9vTPsk/5X0VGF7nzXhzUTG+zY4rL8H2OMNsvRZIvADfqV1/kvES+5
VoM1+HrieUq/x5Qi0ac0WLYY8ePP0MoJpFdMJa89CU6nwIFD65JiO2v9PAjcSqQ7LOYIMzbG+iC/
sgIINtpuZHdpxukhpHADms2Ock17UMnUtdL2/WAsdmKY+8tVt3wTx0gpaZcmcjCQCkrCvIiPHX5d
t5WR9PC7KGMwfXIHMt0ISLREUy5zISsPg1ChBnyb0AKhbxJ1xFbkKfAqEKIW//GAEoqORv4J7YI+
3RwnhAy/+kBxfuvW3WGCZuyC5+FA9TnTFE+EwqJ5Mc4u6pr/iw4Khz2kNn4EVAEr5zzu3bccNQkT
MGdJ3faakn+yAB7H5LxRg4Lkvl4gOQBCn/mV+AyVW0H7P1FAc/Uxv2HgclQpGd2hkByrukOHhdUO
fN10ZkB0EpWdl33oqXM2tF3allGCUqDFiQqOl/Hujc3dM9HzdkfRfbPi8YheFi4G+eyHq+B87UsP
OemiOrJ77QyNEWn4PJPLQIMWuERdq7W7a+SBUlBp3zgZ0BDGJsmcCqRhfhlKg2JKkSdM8dI+kGst
KPk0Fwn1D19edb1KpqHVW+uGKaxKcTXW+mIDC9J6h4nlIU8ERDrfDhGouYS3Mwk3bm8gsrB6lZQq
M5HYR5K6Up0pVBZT0KL+pY14VJ3kRkEdFQD9sPkwi10qmsy5xGZdMiTngXE60jTARDDVELNIbYV2
kEUjV+fvblelAUaxnMgogNK52nh4BVR3WwzLqb1ezR8F/IVZoflk7ll8LE/Cq2ANyG47lPo6Ntfe
tnMB6rJ/zCtLKPqgDvk2trMXh8GY0JVDOi4KEoI9RwD+thHkhPdF34kHJagDdz3tFKPZHZzL/kz6
CfrHhSxmJMBCMuxL3Qo7HtN2FcfVgBttB/TK337D6ktBJHem2DWahtrgGpggcdCVku3oJLOryd5L
zg/ZJFPu/90oKQox9QN6G8RP2csWAcAzpRwPI0Ib6KLqH1yfteTsg5Oy8kw/+2uzlvfuO5RtMdD+
WPmFRfcYESytVTKBJpW9jngGwpKo7jFr/yTymYd9eIe1ri1phDPHTCQsvssuOUdzQb4MfUeByTBh
7tz9/4OG0lmSOJ80I4vkHzZt2LfAAwda/3+ijDVL9hsJWRzgjPBOB4MtUN+q2nRbId1GMupHYoCe
rck/euwytofpbXlDiNM5/D4kHSz2RrKwAKQv9CGDmtfAQS6hCn/wKle60lxjOSeF2tGetYb5HYeY
IxgFwLrcX6h3N6ngmHNUkZPP+/4zzeVxo7ufIQS/2NP9wC/6jwYCK3FPHjEJ0Ua24yg/MWVTc4fZ
kWMVes51vIfmRA1oRcXtgpSBm67KsV4wiebVV1GHWljNHYkNKpBYUGAo8p4DFAdXuUT6CN1ovqsI
9+6Q8kd5RNeZRbdgYfSCkKU1OWjxE5kD7Nb3P0dYi1l84ma/tyB0MD1m0xAkrmhl02u7h+SnYbk9
Wx31XWhrvSqVpgwSa8YPDXTthqrHvBYxd+Udzs4YpE4Y8z3kvwDNv3BBtVdn8ImzQ+zuUiGoEweW
neh9zsbWMVrNiz+hvVVa5iUuRpSpScRQEX4jZAQXNi6Xn9mWeG4GtyTkMKX4G1pSOSvvUiD+Xcj1
c+6/l/UTmYUMT67O2NUJkoYzoqxSy6St/ulHVC+9Y58XnqjezacZf3FxNT6hFFgMkh3hWeHEGMmH
qDWz9/9p1IV9fSNH0KvYTsnOHP/BDw4fwkWjJ/W/ymzuWvVFZt/XNZzeSkoRDvdExp0lhDUGLM/B
0M6lvGb5UUHO4SHehqQrYShIDLQLPebkUWCUWI/aW3UZ3+cloudMkAJdEgQ26ps1rLljOI7XbD8H
mG66XI3nW5A2UGHKU/5D8kyYEJRIRS/SWUu6dI+0ipyKZtRYFdTZu1bWAg9FoKUSJW0RUt22x6yW
cZGGSbkhjpBS8Z5UpFlWo0yC41/3vot1PDGTAxi4ASksprGgDTNeiWy4WU1LRWcp8PP0GOsyvQCy
622rYLFKrvl18k6ku/evLC8FRkeCZmLGba0M82V/bJTuOwIpMolEVvzJljD6O2sZq7gFAr9b16fi
MrQJrJuuFn872KXkqFAlHOLaTP1oh7JH/aoobbWCUrwyF7Nyc4/XcqX6I1uPg9ctucniqA/ybWbY
eSWGaCPyT8FkIqoQmaIQsZWAaiWxIrhAI4JwXiaMMuRwK7FA5qn/GBpOmDmGMkq1t6DPkNWWXW/v
nMuDFwpKGsPBKGkQenHtQKCygSUXtKp+H5dzJYH0hljp8Q/TlQoI37esoz1//2zz5xwFv3BqNkFo
khWWuzkwuLnaQ6pvhS5FjyX+1N8jq8WjQJwL1cDGE7FCORBQRVH/TEoK2+6uIqJYLWrxxeGtRbiI
xHSR5XLPKsmSljupNvoQ6SvL3nQ6W5w9C/XeCjFPsmeoMtFacxE9Be5OXLkNelfdPjlZDVdphhBQ
VTL7dcE9Fvt3kLz1GgTg1VONW6n3XgLbZdM3zgdPtJQzzIyjx9nzQz5hXfzHG2fs+7nqbnrfVZyT
7y2Mi4D8W/DF+vWldeYH885hxAZyIZgZG6EyAz/iZ5rQWsw5KuSD/8lpFMZdrKCyiBkpop8LhVIa
S22LlSNplt7tY9ErzHKsul2JnDCuOed3vId1PrbRDA1Nf7VbP0z6cHPK8waev1DZpSMSxlUnrBuh
KDc21EsNwLJXpWJJYKM6mwbCyY+APmbfopbQtaAyraZg0VHoYUu02tR416OLKUA2BCiRQ+IJZu6h
Hj2gdsBLtBr1b2njSQMVZRlI3v5kGqwEXM1SYO47HNLJWYhPtfB5JlD3BYSulLYEEQSp1gw00wEQ
jyiYm3QCUxoyq9G0MKRnvLvHkKHiwa1x2f+p6f+42RJZSOqttvjf9YYHWexWL0EFnvESlVEMFApk
3KA/8ztrWWMfvV9j45tDltXWdhQxQvgzEINKZwQGa6JzOBlYazMkXIYcnWJqLnunDczrmon4CXMo
cEELDppWSN4WojKUW7lBBpPAePRmbOp7hpgBLDfJ19zYHxngCSrVMwsP+4HbJ47sq+7Yf1a5EuKG
5CLb6Nl/0jmWaS6/W4QS9oqBO/QAyPbABzwuJGaPDnmM8fDSdUAAD4jWm1j9gMaqk87oVjZlJ9DI
8tCwLDkXPU7KbWato41fX8a+IfrcEpRuPD+/zw0B0iGXXNa8BBC+qJEKnuLP4FTN/MSDdC8el+ek
Vg1J0+nfMpKr7p5LAkzw8pKJygzkmQqrCi42/oQs+mOSbhV8gf5/VbWpTfJJW5DrdrecjEyG7usT
Rp9CSXn7E+4WSlGxsBQDY5WJg8IYUHFPoDviyVfqx8+vIg1d8Nc+s9g0Z68dMkf0nOs9sBZ8xMMj
/kdBYjrEIeWJO0L47v7AaQiyGApvsV1KI3qP6MwZ3frtxgoud535vUJ/IuFVtnnK5fPnBvAnqmPM
qXXgarr68HscHqNjiu/dYYPCOOij9q3pbvnKmIBuwvEuyit1LPEE8LskFIDkcu3YMS3fOni3SZxQ
Ls10ozK+TvQwYlGM42xOVnUy9FYsPSE1iG5KzjTTTB1cIqFMN3fvzWtz8OJwJN6fEioxhVf3tzMX
xqKX7F/pgPzxjcsi+hehvBV0Gyw6OQraxFjtb+b2/YpmkeLFTW66aHaCD1yILKYt7WswFFhZxxi1
ZcJ/3UHVndmJq5ZuUG7pbe7M/YnSCYoMvOGYZTLl9JUMl+ojCfE1UXpNolsHQtNWx1gg/XLx9XBD
1YVrpREyZ9eprWGEQ+Qah1NcurUCKYaWOa/gdxambFoc1E0U8LrW3b8SgUEe80F0/up30wTtT5Dp
YMpOcqXJcRa+oMAvZmUrIXwh/zO5n6a/ty3az/qdlLpREJ2zOMoWyOSjlpplHW+4BOEpxj6XDhpl
NHeQUTES4BwytBdah0tHELoP1uYYFB2Vg+IyZ8os2Z8SnSWQmecwCxUppZblRQC9GcRh8HxV6hze
eooZKLQXvHoZ7HQlANuzAuayA6XreU0oBpiRwXCb6uVr8+0MvRc5U1gsmqAlOq2ISVN9uSZXVbWl
L3nJE7SbA0Gq2SbjM6CZC6oDMPWaz5BzXIGVz56gA4tJf4yd03ObuKum10/eHSSfe3ZTxX1aekld
f5ib3ngxXh1iYQjwoV2zWIM/LsdEjCSsxd0p+UjnBk9g+nbxQqwPR6YLWgzDn7F/EEPZSlbo/twM
qI0d0JpK17UvWy35DoE1Kh58Egs3tKWNEWqzOXyLpjcvA7dXUrM7diGUCgqjQJibSuCOslB8QHXh
QyoZV7BJ5NVjmQtsIp+JMpUvVTxEfvtSkXb+fDLi/yN5bhYe1sybpMdEHdGprK4L0y8bHJYZI603
H/UjUAeClWldnzSfZJDUMBgLmvdZ3tHhFb/DRmR8Uge7b5khIkj/zM/bR/Gws3R+AbJhZ5JXXb0Z
o6vGqtjVeoVxrm5qIBiOo2SUC+7crVqj7fe+8DP/mG97LhXNqQ5G3lTQw+1+GdnXj9TWG1zYEXqN
3m53AERB6ek2TmZ4Zz0iU2KUZ4WU1aY9U2UWoO4muNWHbXqwkzA0g+ULa/Fwfcg7NQgHGRIbRIKq
dMLSFlKEJ+cDgJo2GiqyvX//d1TwKP29haNF9igjEQpHbZ9ICVoJbIDn+ZInY11mH5KR7+3idJwa
5qe7o5Pnpi1PTnGyC4837GpI3+BYR6oNLoxtoOfIfKN4QySoe/O3frvaNWYTG7/39aMuNh9PXLh6
0kKsaqf6FNPCDrlieWLj2WEatlTVu51E7Ic0nc9jsWHYBINhyYLAHMfcwu8gCgecKqRiE+ueAOui
4d7X/7xgy3t/Da6YyNsyZWCP3ZqzD03ILPXDdeXieEZkESf4aP0OV4qjm/2lbAOpaGOjWX6fdnVH
VXKy/d9c7f9iNuEdiZ9ATQp05QHLgyOv5nLpMYp9W/iSQHRC4UaLX3FtD70fq7BY/Phu9p11e62i
PkkhYSjcW3SQNZ40SgbVg91apNaIHYLRbmPmoyIMR8xa7TooWytK7xevK5x0WG90rVt87huckbFD
tgNyPTGLev8FAbfrDRf4ugY0lsS/blN4NZAbEn+DB1Y+rplFYtmu8ko7emDKj84XD6NT0sl3cDdh
O18JeZ0gEU/EvNDJZyIDhZEFa2AkY0a6W4p0rI7EJAdkq5K1qA578QQXcCssp9627Aihof0Y1d2h
R3IW0fpUuAVqNpS+MvNBn1O5UUQpDnAnygRMOnQgjfsYPPw3Dp6CB2wPp+U+aReFp5H9aygGU6oj
gUaZv6+sCjV6iEnDXJq2JLwu8okOYVtwRWGJ+Pm4/rMuOi6VfvvCrq7ZsQbPBg9XZhX1LJoF/Ldx
r98NHHvmRu5nggoIiIUfnHKPyprAtJkluZVXBtGl6LJvSHNJq235hxVhGmbas3IvaD52wMvGGjzE
15E1ZnawI1Hb8GVTUGZeS7+ScLRWtKlP5qnPbrcEGiyFBE9werv8KojbQjGLLUbkcl8DUs2PHs91
v6fY48fz+Ajk09q5BX1iLuo04yjjpk9Sg2+x8zFAWKpAyeiFQaGt6ya4zYbe3icQ0ZzW77lccrPw
iWI5vqVAY6DhzLyow8HbF4llNCK0keO4aC31qPkgXMlhCFUFyh3N11GFtqCJuMMwMnRMPUi8+4jP
FpDKpmG7wGKoxxCpT5whv0/wcO3d24LMIpkkjxi4GZsmaBp/ZN+kYsu/7E2UV+WRMoMbDWhjyVIA
aGF4duGXydGJw25fNUAOAsu7sbDpN8mSA4xgpmgQFGz4z97HDnlp0rJjS5/VugeV4lpxKAfmMmaw
wrw6cWHVyU1y5Kt3I4MiVEnLGxmg9QV9DJvNDjOEXbrSqIVmSX4BOBzFvkYu1MFOjLiWVFhndQ9g
ceotSbIcDgiW/FGXYFJ/wFRklik2o4l1RK5TgllkpmHOHn/nxv6NsJmOK38TmtIQuQL/78SFsZVT
KBqjEvfgzkpXnH+Dom50t+K5VVlshSBMv8bRS1GUPuZQh7GmfqCHK8qzXIjSjUCAmLSwcINbnWCf
bWEdjkxuRbPjL1jY6TvmcpxqqaH8BI35a1UABXwQwZzpqosbtpu2wdC8YEpxXoGYN54C0TaIrrRw
P2pDVvpV+mv3rsVbHIj6+A4XOWds0yk0xxvrcezQ/MH4PE7/lOGWbjeSdnGNERuQpesPkJUhNVwO
fubZ2RmLCg9zjO6fXMYLcfW/q0h6ubk7kkqsezURr27XNwyX3f/eG66olqBwPBugKNF0FiRStq/F
U70ijTFhDBp4WbiQ8hivyEv5VP0lO4MGLVVDjukrG13mvfT/GJe+rXmD0iVOoFUJApmQc791mERk
/z2//HmW943pl4kyNq/1jT1MIpDMDge/vQyJBBHLOR9mc85OFpdbfWMoxutet3FcbPANKi5MPjxE
fIrSBX8GZJsKjL0amNVIzr3I18eB/ZoRRhXEi0jvMMwxd593GAOf+M6X6NDPsZguZQFrbPqSjPnZ
XzWrUf5tirsSDSjuDFUsjD1GKssobmXRNp9WIxu1rL2Lqi7paqVyF7So8Qpg9RP5oZL/dntd8Y/W
oFDGIQDvVYe41Tb65noXVKp64NSdeOwfFo7Kvu9UvFr7KRAMiI5gKjHXvYKSFib/X3RdiKgMyFfq
XLHYG2BQtqhwYaMjgiz7ZbK9OSxrn3bnHiHgNxa1cjQ0+GvAFdrSMUWtup/HlDEUelIIRz3Em2Jz
q/Xr5Ry9z9ulAJtdExR4c7q4LntGh3rpQyUQR4fpJh1wjwi+pJlTIWk5eSjsOd23/l5ZZMMdRS6x
V3T0C/vENCE+wxJTZvG5bxscR6zu1LxaP1I+Q1QUTDqChyL++mdGI04LIMzqMvMGd+KAG4vuBmFT
5rtzZFReDJzhUyLhqskOH4jVmqkG2KvFFPuJw/OdI6Ui8ayWSYVKqzx66aEQQaLRZiDW+WH70KCE
6kPBpxSSOQtVdekKw6QzJYBkrRB/OczNF8w6LY/DbTJTbwuqj+tQPlMVAhCMT1KxYhews+XvJs4G
UWjqEDiHjpLluAFAjI9ZD/VJlJryWvAha+uB5ABjxl1ZWwaExfc7QdkxHQBhodJ6gkGrIy618qH5
6ONvwyA88XccikNtrXWxOfomjNKTdrWG2Z+7Tj51dcSLY+OaF6gYeebZQyP9mubBe4KmAUzGiOmo
eVrkpQ6t/8cRXnYh7Dea8SpgogCYXMEmEr9XKLCvB5n+eNh3y+VEqnSRYME2gcdJokhQPyQHwoU7
tVOo3VXY3xYeKM7jXdH/OF4qaKoIqakNgPVWpwWjhEUsztp9H0bfZWIQrgPpSmDtRzgX3V8XLGRE
86F9vLGXrYNycflW9c7qadjMcxysCPleurfYsCmInQLlDNXTzYOOyIHKzpCVeWVYp2SbNbOVzp0K
Sd15/nOgjLL/p1UYYGIdwX4N+8mWryQFcYo5akEfGWAZmD1OdxDZ4QbENWQX2KaKzbUEMdFfcUYL
sMeoeZZ294fHxYi7coVEuKBA3sVYzDHrctfHxgLX4Og0XYWRNBJ7chES0rKuqIp/CgyflHT452dY
rCOewyJcG0pplJx/dS+K03qhhVp0u6wKz0d3rU/2ItReN4S0110M0Kx5+WYP4bUBlVUYm+ZfRklg
yXsrxOKBGT3LNXgWBOuslwDk7fwB7S152Y+etv8hgl872RjFQebn6OkM9CKyT0yGnt66N+9e242B
xxOtKcsaSqhwH5PDxgpFbd0Txk/9XnqwSzZZPo7yhsQgnOMYG6jfPdOsA1uI5pM6hN46ImQHs5jq
sAbdKucW3JmFcgTkJlXH6Dj5LsZKTEHc7IwGXG7sAk/6P/IOOgTIeONFm7C5GGxqG/DyG+w1027X
S9Pj+Xaa9r9w5jgfAvXwAvpxW5V8dCaIvoUUpzlwmFvw+Gr9L1EUqcSXdEXn7H3zNUaSu7VBIhme
B0VjOqzF6POQ2zbYYRtDsAboMLfaU7uFBeMEphnvABlDlu8hjNVCdlVACrzXU0lwhRg+5WNne7zH
jUOKZjia2YowjJhviFnK4eO6kbuNKtegYtfm++7XNPMuXTXTlFQbheXgjA6gnBQaoboVcb327tzX
SDaF97Azf4c57wBn6bw2y65ZwRx8I9u0Jiy7aCS/S+IMwAjxim5hrMdalfFQveI+zJF2pSCm6Hc8
On/gk+hVo+TQEupEu9XIs2NXtKbf7hS8a51h6k98CrH7OMhrlIQGLEcUOMmEgHQROX/Wq0THcGCT
LyDnesyowev15WTL+53ChPEHoPETg+GVSfAWyUWYbzf7VRsyCdyssqfbwCThDJTVvhOE91sIl4AD
YpCKoorGeFEiAcBG+1rAYNJUOh2+42gzNG4wlIjMrMuuVq+xCMwehcy4P799rpONLIsGIIq5RQ0o
w6Sder6cq4KUJWJBSoPLcqC2L0hfRjmSe59G9hAEHSHxsfUIvVapFEuco60PMnARMlkcdM8THFvP
ilotwdogDKnkvJV+e1yDtxXWnv6pGjwxb1QBHzT1Ya2oQt09GOJTij3PYATfH++0tOW3Yfcnhqfz
xicvIxIdwZ/Gu8lAEGm7pzjPKNUhW7loLPplDcGBx9JTR4WYBL1chm2Up3dueaFpyRTnSaIog8u9
Ek5vUpQ1U7083YlNFqJcwBfJ8K3EmOSejyu9gUFGJ4C86R5NPv7vcXiaqnb4gfLQbGkRldsi2x1E
IvYQUg6kHb9JQX6Q2Oc52IPaT4rFfZhymI7EYMal8IaKMC1wMZgpn9yAytypvbr5vgquQq3U/e+q
yHm0fJC6XsdQWiofXdLNWxy3ymdqjGhuNVkRC8UuF1e0RnlvgMGNfcszGnTVWipP14xHDmDaeJat
ZRGMsaRhD3q0mkN1Zl85MBdFuUe3+IFI2D/KCdjhAg5db+7em4vGdkcetRWgsCuyx7MGIfTQVKZY
QOicrOG5plu6KM8Bl2vTUuXyoFMtQerabqwDD0s+2XXxWpA+M78vttzTzlDUQb1VCks5jer3Kjnf
SptGKhgathqvgtJxOLt7pSrm4FdBMrcvRxeXH+VRm+jbqJv6YQphNz3OR+3MKLeoOt77nXfCWQMH
4FkLneuVr/rkab0+S01C9mQ0zyPOdAcbJ1Oxk4YJUS3PJKGepmIX9S8IaSkwB9+5k0Vb9LyxzFhM
e+d5CJJ1vxqI3hUtBj9A9MthnFzfxDF6WCO+uSaCs3zMkTjmg4iMX51ZPfU34gossRykyZ1XvrrX
HYbuCe+jEWW9PSr/z1qf1l/cVfGrdhUK51DLCUrC7O1w1ApATKQcUG6JR+ynBa/6AQMreiY/dRye
4kz6ZtTy2ReOIET4gIExKeiDddrvd+8LOCgt0vZPv0tEn8u+kA+rPbDBU4jtsSS0lJSv+R46g0Xm
B/UIFfX9Ad1hXxRUInX27V+CAU+lC+7oNoVg8sUv2hbvpugacsu735uLb8ErC93q4WDdny6JDQxr
FZn8kUYh8RAwRFwkKS10UMtdYZ8RDJapcwgru10PsjOPe+fqCkJp1MPdwiuUA2it5n2l1jli32UO
anxwSOIMDPhKZ66nx51AsOv6f+wIAYY90JGfFEVhsUPj6CBCUypIYD09sHEC16IPaniL9OQuxnm1
QdEjjOGeGrPqo8hvqha/xpcKtMVd3lBgyPJB8+Pnz5BU+EcIwnLotem6Fzkcjyr1eDKqF0xGOv7X
ys0543YTAFw3bHZm60hcaYA/zf4bgcLK6RO87712rzPgYpYZaf0jlzKFVSN3fdUYuEuhmzDzwcwE
ZlnQORrU3CUDpuOmLsON6pIiGFahkY8wIyoV+D84y8D83KuRFk0B/02CichzBt/HeAelEny9cRaa
iNZu2O/UxTCMEdVIynV2xgFz3AN4VItnKccXma9Ar8/IhBC5MKYCVPcX8VjnFvpsaRzYJMnn44WN
Maw6FBQgUNkTi/ak5JNYr7WyTcXovaT7wBD2wLi5fqSA1ItxxgiTtnC38zPu2gx1vLzOIiJ4wtE9
pLRZl0yH2+y1N/f5hd/VNVjukZvPuQFYq/m9E2pBB/mISheFGDygfaLhLF7ssS9T+f8q30ODfE9B
Jf0MjtTtD38WxJbHDFFeaRo8rIyog0qYwbjfQocxgt8wpctsGftEYmhuigg4627Dt650sV0VxVqo
3xwClW6h17tO9Cjn+x7iOqOvahpyok/ObuJ4vJaeihs1HXAUA6qqKU9ih3bAWLDO0ZusM1oimNZv
XIOQ0o2H/NkjNSyko4jbyNOhj98JZEZRCZKuOogaJAQOW8MlTUm0F3Ciewld8P5DtCTzrt4vcNrV
sZmn/T19nCcdTYSqpp9xIL+sB9OQaqyllOIUXJJGuRHGj9fpvStn4wXeWs8JQQFRXZq1FRMnqBLS
Kjd06AxWkOto90Z8fF5QYq4ktx+PDqeBLLPk9d87SUFp3T4NRfPLFrQGpuwuhqs5PtRrOddjLAFi
hoJbX0ppnIkSrH6nhoYbIJVJ77yvMwR61cHF7PzA0zX3y9rYpYn8NnpDrcUifzfSPF5EvMbcfkON
kougyviX2XPHt3UPWRF63Cs4FHBoG6aMEI1wF2LROT+xIPdfinYyuSrh6FaGQIDMcqR0G7jL/LCd
qQfC9lX2ETimsOhnnoDy/IQGGhlO5IX8HLTt0r6334mNUYmPYOvrv1XuFyyIZFkgcVUL9RjSuQXR
+d/QbajkygFxADE/lMt5w/Y9QdSdYYNZbUWDTOUa3vrpTaS68IKM46hHQtPZ2QM/dn5ctBEM5+gs
QMVme2OsXepoQCQxb28ILpxl/xLcMnDOC9SZbJOiBmdmovKYJCQ0U68vJEoEupWaHrGZez5C3RiQ
NhcDup3RDIsg2uUEFOZMr1Cdosj4TITwDyhBAAV96DTEmUESqS/hE3upgAoA9avg5Sy30he1ZZea
AyH/0N4wQu5N9tvfeoKVpj34mhQNILRVwpis9p/RuAHMFsXoMkFoj0pmnMt3kS/SrbphE8A2r+6g
Z/+rlG853Jf1M5ZrQnF67jV3jS1dTj768moDWvcIlzmk06xtQCGiv8e9Yz6xDHHaw7AdwgjyqFR0
/C9HpA5JHxfYIKbDF/Ooh6MUBYpc78M7n1lCOdAiRuyqTvMuY1ULmq9PD011APl05ZCK5unJTcf0
V4mupNo5v8t89DQHoQcEO7ieeXQMhW+/zUAEL4sj+vUOLe31N4zBDZMA1GCPpBzj4XB5e65DRJBX
YTYio31MZNkOVStJO7Tyz59FFSom8+upgQrDmCfBvEi5P5VQlkEoEDpOT1uT8cdJvbdEV6eAsYSQ
+eu1+lHe90ZW1xhtviZsG8KA+nvD16Bkc6Db6XU3NlOtaoY58VpcebSvO72jq94bs2fFs3Gpqjf+
7CZ9bEFh37vF/xtez+k1F/E3vzyhT+q8EQOP6t4WvYZAxlJn4rnpR2AgzX0TgJY9NsGEJaXkYVm/
cCcAl644YlGKDUu3LPL6bc2+winFvE8hZiqm63jYiyK2KlcW2rJpBNOhpH2Ei3ii6UJpEFJVBrt1
RI0/awqtFsYB+r90f0Mf48D8KEXBGPdZZkIJ1250+8L1lugIdBfVoqTFn7HNP6LNYeHMbMrYmCgR
evhdOcN/bAD/mPy8YWvOEUu6NbcsMG50NpQh8GVy6HvKdEu4q1PtNhjj2UYNz/ZSWyiQMeg666Kz
Epq8dwoL3/A6mJAZP0sCEHzX6WDyHoFH5yk8GhmfVOX3+VXY7SlANDAttQA4OqNlbVCYbSvY0KLR
fnDE+tbLBSBrnIzdmfzZgah/d8SOG1+oesTPiSCwwO5YXiKDvfY8CxGuJaK9fGSmZGMCNYyBFuDl
0OAr5NswTplgAgWyJsKzF90spggJ/wD8Z7dVNItV5RXxFowoAgIAazGfC2Yl/wXXWoDDsodkiXqf
vk6ZjXs9gUKx5EYXsbMtNBqIz86GIP+d+wWRmS6Wz8JvgkiBkhzFyOC2VOybFR4zsUd4iS13oxir
07QKiFZbrl+ZIej2Yr30CAPnKpxIh6AswpxwZw4VtLdlD2TFhd9amZIbEDwnDoMX3whNEXkWXUp1
3xf7P5mFBr6C9LYqJ5dOWJcLQbhsizepo0FGrGLvxjDG3Jfvt85BUpNDY8WX15VuqV653N+i4Urq
djf0M7QbOQNX1gH5Ws8QjDP6DOqTJU5Dpeiq/QONgqbT8EPKhhGQoCxTTlkd8vvyBR1wWh/3PtMZ
3dqvCjSgOS4zQaIEGEg8n2mjNa18I+Io78h5ZbBkz3Rx3MY1h+efAV8kPT+YhnpnGvJM/tatXxhq
gHFmgCg3au36A5EN26Q/3Rx4lyamlR7Bf5XKHW8RpB4cakYEmOiljGxvG42WHYzaYy3kcA6+k/Fo
KjUVEW7qB5YMQ+vldwdxpa4NMQ6kgOFvuBm+4SdJtTLmWfk7zbi01j0E3i3YhZsWeJEz4u+NVLY5
4I5xfZLTrJIo22CLcxLIqaOV4sVPhx29t4MQQoTbyjOGDCrH987skpz1MZZ9vErmgMA5Asod1qWN
v+5r5Y3ozOZ3m7pGzBYWkCMdQrkYE3XavQFsOZvvUJLSdj2t1KECpAaGnkDd4Plh4xyFrrvRMf+X
8dwM30ZIldeEMTG0nlyVWuoU0XhUjxfDf42UacxCaPSOZQsAVWgJxIgiL7sLiCamzVPEHYhljkoG
Jr31dpYsURPLeUeXnbiJDlF7IsRY/BXY4ffdNV3CcizzSb9zh0win+lIVMBXb0w+Q0EoyO5t0/jJ
JjaOmv3Z6+KCnDkhfHUk5tY3tgBunJwbWi8/Pl23IYCpzps8p1PMgASiJw4SGOM3Ee4c5E/LABrD
GWTr1olddo4/TZdP77YpEaV0regRoDlPpWyz7ppWhHq5Mha2LQaVAFsiJ8j49d8ak4Y0Rxfv9pBz
CMWTpYH7f5l6HLcXbJ5KD5Gy1TKItFKrmqcfBMRjvw1vewb/XiG6l7qPwGOXY0jLzrlOkmKZmrb5
LYoaCdzzaccoW4rtlTReNAb6h+YpawroKBAG6m2EYb286lQziyQOv9W126i/2m1Dlg/bofqZBqjv
DD8xokpjS5hxh69sGWO+mTeg6/4X0yMTtDNCQYlK2smmm7IREkaybhuu7hsFwocdSZw+jYyut7o8
og/7pvFgq0FBYgxhB7fKyfttG0DNSeoo8RH8kJ5eh+hUV/OMYNyT8KHT/3YmgWBtH4gEsvh+0ych
8vI9fLAWXWKqTpyhVaUTuDhB2lkQcZvbvkQFwfJ1nsUPima4HLbF5NTYi1PS1pllhgEgZgXEP8Mz
Z6RrJ+15JW7BAL4Ns9iNOSetXnsu934fU+aHjnl7UtL8kee04SSvkEnc5oAaCOoj4CHJJlpC3Lz/
SV5ydbVFDsMx0MWZpS8Loei8mR62FWZhlkK8Jplna/thxfQjU/q8U5z/PpFD6IZRh/+/dpay29x0
avRFOktxQSE/SLgptef58BiSczF3VekozP8HU51UD2sExrg5ZhKmy3UcV6yIrB+BilAjae8Is/Iv
2o00/UdA4pPWWa1fc9YY74PnqaC7M00fptcqzLV5nRYXi8+qlL8WAlsvVbCRtGxZpVoh6lsqPuV5
w3UA6I+BsxcNgOs8JtBQXL0m/EXzFxl1h8YdIXGo29Mk/ZNBUITR82FJ8tOIL90cv6KfcKCHu8p4
loyg4fpZh8HOhFRutr3yE0ATriMG6xTXes/yPxcl/NVLp/Np0Fd7SQDqyKFLZp5ysXtQKE1TktBV
N9bEZjNsjzp2t3VEsKKC17YAluedSoLe7LqpOlM8x6Fc1bYiwuUxduSbriK/17cz7W91cbYjUf2A
J5RdGedo9UadVhEw+77kfCM51kn/n1vW1D5c9aY9gUVaYWdC0ISh713pVzUmUPIkHL6kDDPBp0od
yK0jauZhC1YA+Ocgh8S7w+vKw1WsYcKZUyP4teNBlqxem+k3zHKpLYJkl5Xdnx/czNHi6Lrk1Vxf
7TbzJenaDq/mhiiBOczHoX9e4sXbj5caY/cqZUrpZ2/f2b3JyiQTIv+l7mx+svKzfH66BPR3m69T
wyyC0eNcCVB0qyGss+Sc4W3nSQe0EDRvtzavzuylggeuoFkdB5zr2Krqv3SDd1amEx1zpg0n6r3N
pq3dSUUuuc+/0u298QO4RxRG1Ty4VwrKeIQD06PxEK0ClELGbEtese8lg2TVa+Rn0Je/bjgdByX8
TfPATpo/iLhKoF/ucRKu1FzywLhLu1snGoV96NBR09i3/N9XHoqEbYiBUt34wgJOxV6tMxz5q/kM
OFfvO9wYOcux2SR2tF/kDKhGE7/Ct6rCPdsxnc1qJ8jrvyU4AlsZ4ptTSaLvMGiXwHpDg2chfGGF
Grgkn+fibUW376XCVOyumb5YLiPqYQnWu2C1T1z0v745WQ5B8roCAWTSjcgx+BVD/JvYDGoa8kc5
CD4tHaoX7rA3CMMSs91nyyy86Jr6R5rmSkYBR9aRmbdQsuRIEkhX71mOdXHX6cRtyHcpqI/rif0R
rcbz7Klrdx9TjQk45prVStn2bCi0t8Qh8OsdAHbtwxaQYTFD9g5eGjsRbr91lAbLUmlR8iXmk0yy
NoCCdMbrP5FPvU6G+OPnWOe3R/7UgAOKaj/5eHQi/F6oZcTGrsArnXrKLV/pUg6ls36s7YZR5kga
NN6xGkYxavk5+nGjTzC22eZhk3XtlgFrWwfg3s8xtN7CESyGm3lBTEFLVMAiXv6kEzTDKBObyr6L
Yh7YyFoTpWqeKNwULeRb3RtQxxLS2bUlNk/uzfTiZSk08uiUKU+Q3gfoEG4QA9pPjPUAYJfp65xq
3fi4muY6p6s10RMuY1I5rQLhVZ8P0fTbViY5xklE49orHlfp0AduQV4mJ4sW5aGzvCI+3nbt0TZ9
enY5z+M5gFAHF2hVKG/ELo2EtGvtDFUcdgB61LDE2I/kLCBf9B5aRB+7SgXQfueVi3zVstrscB3a
D3Aqb1r4py7whvLI6/UoN769clejhB0rNnjeg0tN0Lt4yS3LfjI7gX6ZPFD9Fm5i5HUlw+cQBEPR
eB+p2cLtLHQdmeL5A+ZvSz7VA33BK8xXTt5mX7qtN++sPXGIXXbvEfTUsfCaT0oSGkenYlcEDMeK
Hky7AFY0QMeiNuIhttNWvIq4TOW8Pfw2ib/BG6hUSFW0xwiTgwDd62rtkCJyENHFiU5AsYUQbIpH
aOkTZW7Ti+LKsEQfLwyLDTkblFOYt3EdgvHB7zblYHgSofRQSOQE2WHHVRqnEGanr0w1YaXXVeRW
RTSeWUpXOX0xdm6dO5/Mand8fWClJpDW/w4VlK1WjMLTHMRBovRul1pABW5L7J82fZOqXq7xFpq+
XEiZBqO9jgrkdSZzxDDp2JjIW0SOvXh3JrF9sIoUMQbitWxh8geXvxwjXwcCkvi/12/GtBk4sKqg
W5I6EuPeCYO3cy6SLHv96Lrfurex/etjLYXRa92vxTtN/oYvxJh/GR3nLQoxLq2fISWWTklovtfW
L4ztIbeCP23GW/uunPgFiqZWV8nMOgE+nroiMnyyvBYeExjE1xdgtXO7vjgMxEfYNlvb1QNGGBTw
mgBu5hOm/CVEXRHnSQBxtO3mWm1VyxS8KbD8/Zw5v6F4nuokeuPQtRZeZhoXSx4ytlqS3iEiEuzd
HnNmwcXmbTCthJ0rWl6CTfiXZH7mVpjXbg7yj3AoJRgbYhOK9bA+BIJlhjpzsycAdP3HYLK3Y1xf
cfgC/vAik84G51NxFYnOPIjakRc+DCCTPhk4R3hfLXOqrN2fOB2BcZsdyNwYGG0M//aFCFpE4upb
AWp55A2VQeWOf6Oa3gdPbLS5fcKbF3N2y6fbE5yj2w2I+JspRkwouxAZ3DmmwyrYu0mt4Sckgk6D
mK4ONbOEe6x8L9yT0DnW655vMsJ5zes+jyH0cpc0cwG2A9JFYQz5Ai5OVc8Iqt0dzrQuEOiUtmf9
8p2wi/A2V6dyHSV/HB/P+BgVPkvKfo+4jotIvIJRb0T8iSqZ8aih9H8vwoOzptUWHBnzeb1vIc8x
MnjaPWkLFFcNvPXMKJbFyOfU8cQj9cf+YZTgmCCTMHTmwlSMCBn3gyywZYRU0Bylum2hsviaAAok
QDAf0+t6Gc1kZqKtlx8PHPtXuhFEVnMQh+mJwOI5K+j6A/X5bkOyYVrEM5jjfPB+nwtY3HvNWm0A
ZvnaYF+Cty0/qjhIKR2gPi/NcfCEge/Aqx7pALA35hPPRRBYNzyA6XDsuGBkkybvEX0MzcexJwU5
QjLzeY6wlYXeT8gkSszPJIHfN3WfX65bJDnYk53rnWrmwWQ2dj3/9re8TLPbH18/i66Ik9OXFQkN
GBMlh9RBZzEC/Sv3XUkEGsM3JzwmhoV1yXzZ5vQbexzmJ+hzmce6JO5xu/XD2oBG+Ozmt6WryXda
Cas5msEDTsrItRYeba0fYQWPhl3CVLWwOlrE2+r8raUF1xNYw0l4eQGkRiDncibsJ9/tm5daCVDl
J3KBeb/MLKzlqsrYjGJxnaAk46vkalHzzg4IO4lmwyHtNwK0F7s2uxhqUxApeMw1kbtwilJdmrqt
3d9s6NHxUnjapDlza4ZXY9CtI7aoE4WsfyQRRmLXMIRIQHyCqtSsgNNNtwVT1QP+VqdDUct48C/b
pZlwcW9hSYMfwoJ1Z6bymtzNl9DVtKJ9761ULntVPyR3Ucs+/0yckGAm340rHWpfZAfrsu9UfYcL
6+eJ47aUAEfz3cS7iKP6rlAMqgsKu7145Laoa/zR+je49fke1D2Co4HhYa7MQZsIEx8gj2Iy8mHu
26SLNnZecRrNQ81Uaagt8/eDdGVU2eEtp91p7KNQQai6voV8ZwurCfRKsuHXAFLfUbPUXKyDZnAl
rr0DqeoogOvr8e7NrwJAjHO5WvvQrZ67ROl5lEqOdELCv0/aJn/iPDlZVFMEUAZZBpWT+I3/+E87
hpCDf6MeuKMiYb8m+JqQQGasXzx61Nkni8Rnwrjl9sQ0geF6nL/bE0PNIwSLF4lIszmGssb2xjRo
6HMU2nwvWsZCfXg4fPD1gAhQ3Qb1aDAGTy0zI/TuL11/4N0bw9KaV+qoSTK5xZGFSK8jDFYPMslF
GmEF8ECPtLq4UIvjus9jXcujWx0DwwebRGsEaIY9Xu1iniCL4bclmR1aoyR2Xsen4I8lOmeDj+8a
4PDR3joNRo/eZj65XTzw08Hefe066ajkLaQ1enAdu5OejI9S0haCfQHkXdJMEOCedRz7fWuet6BZ
mwM5CdDbXO7rL8COd2yaDYDkx9/z0LJhmqFPmVqDpQ9uRWuMd8G+g5eJfl/Q1tjz2YlWT9aKtJLL
n+pz9yXgknaiFvUocspg9QHHiCni+nL8hv6nQScSdx5yR5CTXbcGTJQTCA47ket6TWboAJoPwgWW
0s9AOmbYfRrJ8v7Plpq3pI76N5TmOWkyogt0w7vls2IzJtalCzBr8DjWIgJhYbD7IEBOZG8ojb43
vPFmZYVQhsygBl5gCqieIUEbNDmCWZygYdhj/44PdbFxt8g+QX27SQdLiiELAhvVfN0PS62cy8Lb
sYlsLEQ2lf8QJ2u/IO6WYygQgV1f/Xu/LBhr3c9qPlTAjcoVQmr++f20KBZJMu4Ped9quYW7NUn2
mwfiXtH7/GTnW1gsn8bPQoE7CwSTiKyBriTm1XQckN6zIE6vhHwg/wk0Sj5+o/SrfQ4CTuKF+1gN
eppYoHiDsD6LqglnWsGrjdsGaKqbJtDa8Amwaaq4AzJRn4+rs79zqcyL4CfSfQ1eGevj8/S0LIP1
ZX6Ovgs/5AuzWe4swaB0KqNvwRCLv0lN1HnehsrD8zOiEgOzbRhOb0EVuXJM5Wfg2Y/QjfBxuKcO
W/7SfjhrCecwI51v1KyfBprHdSyea6NWqeiaIdJYRWhMS9ASJRIJPD4UNLLx6ZZ94DfJ3BCDvZGD
SVHd8dvn47J62ewZdZZEygTFy/IlT6DF31DV4ELy85XWTCH5LBHpw+UjNPf2UHWErkXHvutIRHv/
HgdD6xuy3fQ43A1906Qs9zGay3yykC0HNCeV9AvXPcDUBfFpAZEy3CwO/AkbqhKQHOBGQxvkPZUp
m1pR6oTim1VFn4EEAKmA64mFHAleE7NzpkCjHrMmkgOigwCrZe+q1Arz/UON3QLbaHNakSi55TDU
GSQalEys/WEuYrChmne8O8/nojs6M0o06x7U3iFT/mKao11A7608uy2f8M8usi96fiazw17Pd2Yh
6ZqIwYvlsfQ8cSety0TEoUhppsFKKczc2R9hNZmgPHCSOJQGnXvHTSLNFrjNtoWfksl8RpXs1YOY
H19UEfploT4q3Si73qyLQgflrrRk3Oye265EMUq7mSpX9+jPhtONf2NlRaZMtS3iKgLZyOqhsU2Q
Ga0vJcfG2ieW/bdwkAyc3W4TUzokPU2MpvBszo07U3sBgbNLUN2B6WQNWxi+hFKweGUDcrEg/8/Q
gY8tP5LHcHOY/l7E+UDrZ/ihM4RMbrsyH3clKUlllG20CSB2bkG4XYrtGoXvnBEgQbTmw7nGmamL
+8bCEaKUWoB2S0x5Cc6YprHpW6/AX8xTI/DU0bYxcFxt+rG38GwhGl0K5U7R9PIz6+qg00At+f+j
NoTrGSfNXCsteSYl7mMSqIpCkGWlGX22nMpmWKNslXvyAtUGrHrRF6aXYBE6FHwFmSpQ9nSRDmkZ
4d8QpBAWTsjFh2oy3BFEpWO1y9jtrlIHxvexLXjPB5+eNyj+8u5mO/aAWjOnhZSBMYUD3pKQpJYm
QQrp2ivsUONBixR2ffkSCe3vr34PTpE6sl+cjDQJ8a8go/y9pA/lohhZw23n8x9pUJy0qwpckv79
QrNDlDFb2iftU58uCrBQuvx6FwF84bj3a66YAkL3Oob97Z1Yg66Wj7IBUeH/ecGMHDeWwjHEZ/sy
dLjTUqdNyej0exejK2TX/nKVaBP/MHKWBs8E1RUm4/SVQxdQDBF6KFTqYG9J0+ts+UDHzI/PY0Wt
pfnjxpbc2ODvuyvJxYNzW9czXYBWrgvMbPm8L30MKwsqzX9p3LY/AwdALyBY+LcvDg623Lx1i8iW
NVa5iBa6KwTifd90mL9LS00W6ZXTTsFKyKk4k254eLIziQiTpZyNOmliNAgARkoPD9ZYkfji/CPS
jfXft2sY7u8t1VNPqEW0aDee/SqfGcOoxnvhTVzpdBa/V3BYpwF2Nb3k3yaQDTMuCvghhLPye/HV
rWwJ93ZhujTPvH2Cv+e7QVQeN+jkV/wktY4EcBtfJhi1CGdm0BzbCiWZs+VzTp4rw9xdQ8W9TB6X
ZRoaIbTkwAi2fuAQf1RmDIp3DtISXrsZb0YBM+WTSRey2tBl1rRtIHzWArLqd7CFtOpGU+86XeRm
M/WXpbM/Zh2kUCvEoYbQeyibF9pDV5mqqDllrkkpIquhYW0RagKrvpqr5mSn9wxzokRVZpLl+mKd
Rdw4NqMOkeXaOeQCSEfwNu/Ujp0jn+oby6Fo9Gdwu4g4y2Hx4vAZKyY+8KmgKZDExOlluQgLYrBN
j0Yf07vSoEYlwfHO65eueabytvFgyrXRILRppiX8+WG/ju/hni8W3t7shdeaMYcBQ7PC6ZodtfCO
oo54kJr1eWHQWrlhsCyElL2AzTh/tCVbSt6Qhi1ZAn1yKiICJl1LpQt3Q5iFS3N9P2/S2GrRzQ5V
t0IQyFBrKZmgilPsMkgXc9DNTjVE6XwggdYisSKBlqkd3rOmPrXAPY4npJ9TxAX0nLY1OSvqdTgX
8PQ/3ETm0HhT0nA7XPSlNpQwKg78fPiLrd/U4BRBAiV1aR5QO3M+4Ar7v2HUasUrNaE8p5pf3pyi
tpftR1xeNq5M+5x++bzwE0zP9X+YO1G6pQ7nfB/rQVgsMJ2NiilvRNvBcWXngox5tsur++4llQZd
RV+omXncKSzxMcBA9Nk48F5FJZPcs4Q4uTMVZnQepDD1RYb+qZGdeH/iL20bsTQRH0o3bAkct1/L
E4au7DS1nM/eOBC/l77pQd1u3pJ5ZS/xv5aqXTtuateoZDan6/9mHePxRUsnSINcEb6yRATC4H6H
QC057zOIb4idreBbF9nMg/JGqTy1miRbo69G7FkEruZl+50lDd+9//erZvRGIxihAq3eIfMxth5y
qaxgBr/Ncp/sfwVf4armsevwojqzQpGku8PuuoFNQJ997ymHCqQAoxi3l7SpUJq0rL8d3mLYyqKJ
QpsgtK0rdKmuqgY0E0iki2qlkKzzqsLCb1mUWoLJABNvbs8kR3afJEuOU80hDTL2jz04FulIyGrx
yMHtPiuae5FLYDVAP+0t/CZpfwGvXza7ZMqnlw/lYOvDUejYNUnvuOIIeFcdcvP2hrUhvi+bvVjp
cGgJCMPJjQ2aX6XpY3uyOjGoUXZ6tWwhrTQTN+57BsT2qSAhtQyamt0YBQ8AM2HFUG+3+33dR+oF
Ay5vbBWvaAOLgXMca1Ax2w3LO6Xo7hYuhhlILDZ5QICMZG4gnsn2Uh5W3no6q7F0xEmzFMG1rhxj
O7sPhBMRsEkfQFTBMfxLQf7Zv/yTB2Sw9KRXi/sult3Lu0ebOdcpcVeujlSDZqwohnJT4barnMat
l1MaWv08bF2jg0cmzxqgiQsbIUEaKF/sivkK9x1LeYLiXK8rvth0eLFZ36eZNX7rKlHZJ58uweXx
S0iRWNHLfUdo0+jmMqofRPN2eUP5b37wjnuVdM0hRgeirQdhwAItJ4QA0idbXDT/2FoV+5Rgq4SF
oGAuOnXv4PrnagKTgmdlLRgu7Wwe4amDpooIo8pbbB8C2gHA6EAv8zVN6XcMb6bYO+vROp4lBZQF
2KfOQVCfW0smHFg23LN5vfhADC/53TpJdNf2kcNrhqX8+iIoR6cKFcaMgk6QbCFquVFnqxBqRofi
I9/K/Sni/94pvfyS8EU2l2RQPbesuifvSW4n7cjhBlSO03g6xtuAnWq2goHX9wRTShinKKQ9ZINo
uYBfRmtV4q94Evx3nE9tTPoHwulmrR0T0v2PRDHEEUODCV6m2Dru6Ra+G248x9lcDeZwTtPpfYKB
gxn757ngvKeAydgjAPS+c+8ZLeIkZ/YJ27CRuA86RWVqBs52eKlY9HCoE97X9UnNVFhzKjQShwpM
1zu/spz2Y9q0Pgh51iZ0lC5JNbl4pPdHIiNg+fUSJxiMmM9ZMAHp+77iB1m5noOnCerNSdI1ifFt
B8miilGk56x9c0ASpugwAxL5uLe25g70HI166MlBSNt9x059hkAO11u5Y8t1mz+YkXpX8M7lFjp1
iFEJVYQ2/Zhz/3s7dpUK28CUWRera+DVhkDPIO024m+ZGB4YDstD8ovmXTa9DAMI80tmvZJtVdlm
O1cQU9g0tm6Lg1D+0x2ckk6Gwzm0OGP9NPZf1IH8D7sfU0BkMXD0c8GZ+Yf+7RtbNY+b9ZV3iXMx
Y1RgbBuojxvZK34nBQfMElkfaJIEMIakvJ27gSwNcZOdNRViypOPsjASOWdT2YHEoWmr58TDUR1K
XFKwd+Dw4oMUjWj2cSZcsgu9+q8Dnx6b4ZrWDvWDOMTASmK7vf+951oCAPcSHjo3evltulkSsUB5
iwcsscspbk0Bapj7JgYkbTXLxraG+pUGg5LUFxdFzkEKUh7lZnvBl+Idz/zKgV1+TMYAQMb1pmyO
fDBuG4NX7UAS5hqYBx460uAhVZSVWIUejbQFWQ6Q25hi4JgMLymEsy6p+8PoK7rDsQdjlzVCtj/Y
Mi8b68Wf0H54L7YHN0S7p0C9fuq3CMI/uFITN6wlEk6toN56+fz5aKOruzJpiHQkqtz8ZDYpUQ0u
8Sq3Qc4O9siI39ZT/bh+NARCIOqYvRv2vtnIiyqAi9Wt+bXN0lrUwsR2n+xosi86S8EPDDvP+mwu
0gwrQOp34s7kEo4T+bCZWngOEuZk7pdD9PoWVp8+VSEQOiDyM4zHxI6Sm2iYk95b+WZT6KFAlGq7
WwC9lLKGdnuQTyEPjqKJ2CJuBIZhfSPVmc+zcPLDqSWJ9fm/4b6p3NWRW1jN1M+BBoNYYX5XXZhV
/WS/pgrmdZzlSE0NxcD/8KWPoRfpfSQTiunSJaOiHwY0nYBX81wYHZjewys6ZFeWWDZjqQeerWSY
YZu5VAdEuhMxJO4VQxhDbXDZdz7IzCEOzkwwgUA2hrVhqAD9G2s9SJ3b87C/JDk+i7fZX4I00X2Z
6vS1dlGPPsH47BII0b6KVzWtPYi2QFLBZZbbdwZXbHdvAdVfxJJIALXQNKr4hd2mR6YBtR+8hyX3
Dwm3y4RzO6xZc5xoWSCNVt9gT73Wotw+xiqqufYerXGr79DmyqOLqspsQPodQ92xVx5cB5xyklgi
IOB13vzMG6/6I+Sq5XVhn5Lrq2kfAJintotWEEhXXAqQViP8hnoqUpKlQGcGYUscmcjUBVF7F/K6
ceVCYZT1u5v4mXxLwA9y0izMuMocru4tmAOBxOj4/+zX1TOS65BT+wCBw79gOm7b/KyDi1T2xqek
fAAOf3vXKbQLPLD0JfAGQTef9i55He8LX2b9G8VREyIp8F0qrhBTsdyofyS5awNuYSJI6d5V8tzU
y8P5/YbnWGOh5blDunWED0YBCOyoyTNvl8jzPLsWlRYm4IoCIwJoWdWYiXTpLh4JdAXdjOdJXkmR
qABcQe9RjF8gQwAekA45R/rq820zxzAhfzygE+210QnkzP3pj3Ap4Wygh1PzyBVDu03sh6TuUWMI
fO2arNBlhoDdg7clNESKtNAZfCO1dmdMV0nATvE1XkkNOvDq6Y47p6ZJCUyTY8MOuaS4tUcLPgBA
2G6QSN+S9aRodrM+Wn2CthPVkf9oe6bca5q6QZZPERdmDVyIeCYUNK0ErMya6rwaGKwrfnsz2/nM
me0FHUlT4lwp9erFsA5qvk5uJ4kW5wfcpRdOAMNAQDKjx4UOcvDbi9KEHzBI2Kv/78XZ674kI8dr
tKJCrptwt0i2hIwOWHQ1BrTbsyeHKSMylMhbznx3lvkBZKGJYPg/9vLHoJAdrX9FJxJTDqWAxxX/
RP1zcUtpf4Ai7rQhV+ZdV62HxIp/YryVuy7zEXCO8IAEZl86VI2YGxm/j5xTfXYfS7f31UOaYr/4
eRaazUu7FaJYn8lj5/7XqAv7PDaLBs3Rq9VCTue/ArOLfzLAOGiZy0gnpgI2iQRbGpvYtEzx6hH7
StXdmnpIOiAwYSIpqwePaY07VS76yl70K+IIlFPNL3xsF9a8aQS+u4XK35wSLC/qkQehVSrMngPj
nVhAuWcmZrfCyOnhidPQqvcnIAyjItG7u2TfR6blCUpqx4fy89LSLEtnmoWp6XANwRx0RGSXDoZT
gmt+aSENXHmgd4+tDNiSpxW/ymDmkl2yMN3KV1aq2msyiJJUFK2+J5V1eUXMIgsz/FzhIR6DVCOm
8U6rcHvPbqmFtDy0l/YBZM1x/c9G6O0pjuHUMamoBiYMDCGQDa9fS8tkdJ8BmeLXqfYwlaimLaqR
ltYgT8zC5J9sgY2lbhtWsyf4dYS5itIZEB9QCHgo1q1PW6CvdtVP0nLHhK98l+Q51cwdkYxm8FMC
o9kUPj2Vlbfe5INsobfJRtXcmQ0eyMvCYOEvVxUECjevq8THu+kHS3Vhd9ZSuzavXWRmu2rKFI5N
8weSXP6m3EuaX1UqecqYCz7gAORFdBYMh497/lTGdFRiqHAkgLknGIXKDFywekoiLBOpqfyRT/Q3
OLBvYXOXSNUM7ecCYgcrXE8N3hoCOz8nPmTCmkSAwvbFsd//Gz89jLpQ74EYUSxMAVj2D2Qjv1iW
+N0xcFtWHa1tXbHA9Y4mPPtakkfF1bt9maegcV5EhVvs717swBsEi0tzkszB9yGd6snALfjygNHm
QntPdEX4qOIq7EHXkKQjmD4otL13sh9aGdAKHo02VUmxsfDClWkUHf1cGhE/A7zKasz/IobmwgE7
pQ4eFHbG20VzBgXGbIoDTGiL+Z5yjgXs1LhFWa+P70vbBdUsKw3mjhvRYF/r9PP0XRhI+7pOOK8F
rLs2KhrBql2N5HFyg56ql3GSPqHlLOnWeRB82O3L1d6zuUBoW+rvdkYpcEiy2bzu/vI2LwSmeDuf
UNhYi7jmu1Gbql7kFvfgQQ5MIACcCe5kQ+13Vu0E9HrrXhyzY1wU8UGq1xeEcM3lz76+2IZUyh6c
L8P2fJNOxK9CgFZotAVswstv5DcIK8wHx0Boz1BkUiGTvfatp5172S9a6T67ezMHc8hzMWQv5S+n
CZPdSRdly9TS33kVD9EgJEzPTjFllcnzaxlEMwoeZfZt4IXFD2u976B3t64ffqTjAZn7jZV1lJnW
1A/S+lYTClJV8npPWH57DyuBfu7WNHVQRxcWPL40GHmtPZkhQJXY9IYtgGipjhtRy8Ke+TVCJuhw
e+/hYgZ3SC9qtVAICTCuMCFsd0pH73R390UhmYUB+VR8kT0hzrbETXD3IGoV6jwUt32xrH6zCSBn
4XCsD0waifrX6KdukmHm3NhO7SWdGqLSGYXDT6kqbnLCICq6ujCMiNrPwyqCnKfz3+R8dXSIVb8g
ggK5Bk0QZogpuzrs2y29+X6n/M0gPr6ZMLgPw2RNiryH4gbuf6e6SDA4B4nbBqfe5yMyFHJGNnY7
vt6FxRMxTWqyWXLijq35KZc+z5DMd6cs9Ku6qUmZzhYOkynAbvz5+MLudcHbEE+oe7H6kcR3nmjM
mlwikRDpBB+n2l8U4Gz2VfeB5+EOxAidfLln43eYc5XxeZHGWx1O2r3rYz7oW7FDepj5lNCOMr36
qCkWEwYo7mFMY1hq71YvBtdhS6TlpdNVNPidL6lJN/FLEJNiSbY+LdrQliR/ST3We9TBApd9SXTk
PhUWwyRApA//nuQo1R0A9GyrCDi6g0JWtveBCnSMvGUasg9I68FvTcTuDwwhjrW4PfvqR4IxugEG
uBShTqRSdI0015r43vq4abycEA3m+NCEfUKVXAE8YTd+Ng5dKGZY3F2x8Mn8Meuqm7R53R8Tz8F9
HHCSgb7RZ1ZRWAVnnxRaUfeyyCsMw8sti8lYp5Zf+pOWKcovA1TNE6UcajbPKVctNNgFcwAb6fmD
haxGXs6MtQ75Vimy75TriOAieDupsbI58ne8mi0GrLPGzo6BYxjNYhe1HE3Js4GK3Gu2I2qb3UKM
sFH4tXLjKY1dfClvlMS4gY1SAfGfy+PzxUht9DAkZQbdVR/URF/M5BLixy+oCyuX5j2OH1OQOlbX
YrD3AarWEDcbnBGbaIWeVGmjAkJlX1NjFol60hVKWcgS9iozpcuMgG05xDvREMAJF50TryiTKfXN
9Yc6Avuvo6UugSJ7zZh+80dfJ4GFBOqmkW70V/8XoE1ZfcMsPZCRA2A1rv1cY8BIYFnuBM6uhT1+
sqKdb1nHJdesNiYUTZ0+1t0pOkgJWD+Tkbs8DU8ljVQIGpfbiXdF9akaKvIMWsVzntdMZ1+0wkHp
9NBsbAbww55jKt0uUY6zhr2eKlfz9t2tteZuZy5n/t3h3VwI5Z2bSNKJRLDmeEPLDEwKKU0QOP/t
dTKHDi8CX+bjtPCVOuxgWmpK9s40/9Gzkp5Gfehgj3lS6oTm6/INNHHryuLsOyu/y1mj7ul50c1d
ctw+5SN/5Hq9u/WGsC0sSGh1BeONsHbBTXuQoWHZW3xNBM/SlMtp9iP7HtrkhGfZFQZsny6k26a7
4n13pRumIHhdZZcL4Y1oGMZthuQsoylibbS+WPvX/OJfjJyYTky+nKZS+sZq3XVCQ6mBpzWZM0lW
kdEVdeN+cT/Qeb+Bh/xWBCRCMram9DAhD0ClEmseXcyCWQXbkiZkDUJVNqqRJJqMLyFmA5y1QxgI
0M2CGFEGvOgzHLRHGeLc6bpPFU9ptXU9Eox9NcKSiK8Xc9txD7WtdKmTsWPxTEcgk8o/ZRyVkgAm
eQDIcV2P8/gWplgcle4ufWQ6jzLYLAHwNKw8xXDaetuVfFYnTGaP0RAtLN6PRzBAleJjr/7aQUvm
G3h6I6xe3cNkbRYnLK3JBUCabXdtdfGISe5FAI9gcOHZuRXt1Wjm9ywfBYlN+lw9y808lRrhOX9K
v/3OoPW9jESpisQonvuqK6qEuyau4ON58Opl/3SDwgU8UcyRNYpKh6ls+XlL+JwZ8uQYpTWrdEg7
h7wJib3CocppVF9eTgav1i7XhEjn8puSq6xs8RR6rvtIUhyaN7NN/CtDdiKgYbiD+tKquzX9Syoa
r3VDMJOtwZmLuDcR3eOsUxXAAvvZrtyTgE7ZAsjvm7Zc0fcJ+rz8Nx0ZwQAQa8SyLQeg1q1My7g+
BJY6kFLhKjSQx0BtDuKInd/QrdMp2aN7ZBCxpUdaJvj4efV8pKK0ZD5cWc/LV05LYqIH6fWMg4Ys
p5AxWY2sPLpPVxQCgL5lk5d9TOXblgrUF/+2u+1yNG4C6TCWdfYwK8JohQNvyir8gzYbjwFfsK3G
y5mgCKTVvYHPqAeIUQ1yCbpysxUMa7pNU12lKzSmEjhrehnPOyFoBNt75K0AJik6AufTQz56Pl7O
IeBNhqaQY2jwBu1twnxcyISit8zNga+oPzp8eoW5I9Pzbpj3pP7PEYVCUu/k3ibSUkBp+qiLQ5yW
KMGWAnRABfDxrRvn4Y9c3rJdNKx8p5twAMZcHXyp1pdtDquo3N3I4AZI9rN9En5jiPJyLHJxSUdS
FvCm7Z/QMBEmbTwq0N9Qm5yn1EXk0h0FPwXzMr8eL/y4B+8/pmq0k+dRK0HDjxtQ0LlONSfKUKhX
s4k9tHKGzcmakvHz3iYtTbxkWKNKoJd0ZI7j1ZDxaPowa4w8pYp02cGpUAa/DmN/2103kjzi2hUk
AHBzjhG4Ud/dQtq5QEyAj0PDgKVjzyHz9bM5Rk4aSJYOKJXPNwVI0ErtIFJT+wVub3NAuZRWBbNf
BmobPB7IoD+Z3Q9MF84V6Ruyw0BkTNDG/WI9aJUX/L+0Wh61SQGwsOKvjp1eA0rbu34mHda0Yl0l
xEv5sflr9J1WnVnj6qrK2BqsDrlg79I5q1gvWSZmul/5L/P0C59rF64z9sfC+QxSsZoZJzLJyZ4h
nymgu7xxTWg8jrq8tWWwO2/ovg4F+q5bgVwHeSxc8qG1NJbU20NlBXlPUtA6JfGzM6iRFLB6xtw7
1479PKn7XTnHAJsrLds02zya+faoAj/hOiucCTjuhVTpjri22Ib44TBXrRzPKi7u1Sa0pEkYq4Bu
LOXizp1X7ogVHmp+kfHAClpkTammFuW8We2zySkV58ZuC55sGfiEIvGLLMdCJVJGBh6Nt2DWQQ3M
ZEAJYvK8J2G21tQIzVDEwrCOSANzvWcuA+DB8tsMzuHPPuHhZV8sJCtStSN8s/Xz9R2IR+Z9N1sz
H29VHUoN1R4FejjP+gUQa33XCPdMZ5MU5pBviZgBl1jMKTJ7eqp3m0DC4TqqNqjkOVaxJ18rRxJT
LaOJhG0OXY47148pGloJS2bLveqaPtLHVVqFjwrvXH/lzfZH7Ha0Bm+70NZgCOVEL/SmIf1fvVSO
qzLaljDN0mhuzCdQNWHnglMF6yTAxREFTodhusG9CpFkAnZDhjfbNdZ9tZ2Vj4TZ/Vm4wCfAGnmF
pntMcBL80E0z51VAunl/AtIBUr/Nx6tMbvyYqAnhrTup6i5PUJJgNBRqbi2+GmZ9ddekWH1xWpCL
ReuN+ESYTMZ1uElB4NbJ9Z4nkMcfyFMR0FXaWFjUu/aoBh9Yb4r91iguRZYWigrqtFXrbqyZ5Ijv
7oP366pmw5A8jDlugC+aadf/+05oclcrs+UV9JXBavsAutdr9+QZEJQJaMCmupWJkk4b0manC6Zn
Ps8TVjQGbjYPUC5csTI8aTtaTm2Zvw0Fh8tiyb9Y0kPkhM+NgWULJZYnrAJxtTCKQf+xjnkTqZZE
MZQ/6APO1wtHO7xqjKP58VCIkq0d+S9PJoLNN9TgADksFnv79YV6sVDFL4J8iVfrrEp2y4F/kq+v
ny3dbm5xXFwMRE4I90isS7NfrWdQWDhg2uEdEfFl9Mdc4a9UOhrab+G177MwUILx4RbxuWI1N9fQ
VYcwqyaR0O6ggzQ8CDZsrs6gFntPwnhJyZYc29eBDenuWZ+G0wHUkjfxHXmf2niYVtZ4p3nlQ9m4
a4uI3b7kIjLguTkVHqbIaHlUtgso3BrHzdPbMIy7PS6hjyO5u69fuv9qzqfmqMlEfIQH0ZZCm/bT
ch+dxB1nXAx+f1XjsYxcTUMOWWfuUUGSiHdGieLPw+So+NzWUlM4nFzJNIXiVeO96HYsvVP3wzLO
WlIXh/hWhLUU6fyzjhGx9miyVCQ3ZGsox+Ldd8Kmu2efCAMPvLbLBvmqz26992Bj4H9OQqysS2tB
BNccPvmBADG0o3bSnzyTP/wZ1Om3UAj4sBaEPzwhNYEQTmao5jQOZHIPNCowUxWxqLstk2CXZT5W
4FYZY4uHvg+if4aaQqBlU+ZDxYyewILnTqVcBNQon654YTZTjUhLClkZGRHG2/5PjTYWxItZq/KD
WqUarj/IiXunJ8Z2Z0mLeECQfsdksubVzsthbaTACnjNLc7t+blN2AjbEsi5ciZ2u/CcrCEMQCsK
UdKpBurkqUSAQCyxn+hooicR5XAQjoHaQ+OIwuchCUpgNH7lYmqXFzuvV+k/oXX0+L1e38JdrfuG
kSsw9SwHcG7DQyu9d1yivq2nEgj2rawW6b58WBJIPJZ7H/jN5QHLhFGOEB6M8jXCjciAeEqc9R6U
6499NpOCJNOeQgTQArIDrepNEvmVgVrIBj5AUOJmOMKPqnR/AuIF02LiIYKRO1p0W5yOPabp7Sox
/KiavrFWqjN5ML8lwf3jJ8vPCDDfJ1P7n8RAVYMol/Cxt6PKP3yZxFKA1JPoSroni0n+X48b4GRp
0Mep7lN1n3EMa6FffstJ2AkUgaFjcT/r3fKfd17+TYRm22EouCqtZnukoZAKPHMAwgcAmwWavh2S
iYABiiIgMMfwgrRar12kMCj4obtruQoLnoe41+FJjjZdf2JSly6tQ1L9eoiWptqlNuWWGld9WBj3
n8pCrH85cMSEjdrtDxosJ+GS8dAbhHxK9jl3MenC1G4mlWSNJdlMQjei3XjwW/Tl5TUZuqZALkEf
VdoYtlRnv3ETPDSr7hK7I21E7ViL8m9vVZOcWt/PPGVm69q/tGvd091AFB7EqrCay7c73IWflkiG
cG192wuFyhgUp4c27kOixo4XEbYmlgZ4/7m68mOaxj7GlDk85yU3dOVXD19oi1WauSibCrRKqKFX
0xR9NlV2F6Srg+B+EVPna96e222pUSH39ylcsq+W8Rf1Ye9iYp69QLQCPeK+q9mVau4cYll4l1pL
N1vvufwlEnqzEFRNYDMFE+ZLTYriQ010BLXZszwGAtpjMxxm1iFnvZ5s0qTgwwgZ/S9G2q3u4PS3
BHV8Hx90sAAhRRy9ojWezpDngULu8TQY90DJWFCVoY4oT7JanJsh04k7F2BP667OZLdPcb7dDsSw
sHqwaOpxEWpihFaWN82jJwIsf5WwT7NSXzA+kKwigEBqiqrk7SaZLQOD/Q/SGSqHS97uTa1FvMdi
KeXlbWalP/26kgiZzinHBvPAvoq9ZosIAcQnoDfiwSTtKy/P2hEs4SfUM0jvEwwB8yLslOCZdpgN
/GytfPA0za76/aTA3BSDhTR/DWOGH686eQEjeW6gTaJ9tFnaDHJKX2BdjIrpTMgfHcnpqbO7S3R/
LqpmDEdOFy3eFXNCioo4E4VbNoyGFaPZ1MSzIwuG6kQyDW4f8t6y+X8U8zzeo31arYFlkll/5voU
QAIEGrSKQb1hQOVG1x0qQ9vha/YW4ClQKEfqaF8AFoqtLP9LhClsPvD5URPPtduVst02QkSdi+6E
GOpOHpcn2Bal13tCmauwyesHOMI355tt9ORKh9sQsZiQNrye999tiZs/P0jPmbPr7QxgOMXTWRET
aFwMasqJd3mV1pIWRwlMOe2lDVwEIIO8vwvMbGrnrhFk7iZaDgsWXX3Nzxg+QiqsHzCUvxnjunmW
nWNCKYjTHZCi6DsecvCSoKyOKp8kFShdGrkKMh2mvxQumU+m7ZPlttMpL5/Hf17UAljD5vrJd7cR
lNRHeruHylUJ8ijKu0uUC10EyCxe/MpNbIp3E4o8ey9vUa19vGo1uf274/LO/BS4xIjnGRq7Atam
VyjegBXY541/NtllbbK4h/Pv+PQrORWe9IMyYrWrpBWJOuorWHs4nbxdP+KcVvTZMGeYfNNlbIa5
6OaOXiHVcZ63IgNEHwki8uTRTJOjNB3P8Ze3J5WOuoISZrOaLjeIMdl0A3cwXBMSjlY6UWKS8rX8
X40qVoQcqxdfP52hsgz7y+kqnpcJ7caclS0x8tKae4bTKq+LiIMFBm6iBcRiJ6lcPYa/kSoL2y4O
83ehsrY0YVNwyhKNiUS0Ch4dDf4YaagmBVvPuXcYxg0+8Go01hObf7mXp7K9r30wJ3c6VTgYMR8+
BisMW9vAPKE9GE6J1klmpwahzRMDWCf9/RdDajGrD4V/xmoxo7YA9N4fNyljsTaXv0PBxUtNXGkp
yBOi8IKs99KiI4YD7t1eFG7G7sh8qsQ/qkLqqRxri8PvrCQ4uj/xTL0VbBbaElGPrbPYLf/R8kgn
ZLUgd3QWztp492Q7y4q6tARGIAOZ3zE7/a2cy4zoRjl5J0U4Vv73MiB3eS5L+yPUkS+fpWw/ZvGm
uyxEh4JXJ56NLbAmQQUJ3i4I3MpBfld+ocf+dPR9aQapOXXWBH5b1bvoxOgU0vzd0xjKk5xXl15q
pAsvD2ZNX05uY/ZhAAw4NDg3MUWQlhLt4y2Gg9wYlcVSPf+QFVZhkQCFU8GyKU7bPFAzKmjzBerc
HMHjFg7NnEPM2GLhzzw+khS/5OEKrlVaJxM/4kZ8USpOw4h7sRO+uWOeR95TX0sWBiywMIxaGp74
b7H2zn1Z+xRJqqaabyol6BXnB5IbVQymqevsag2UnJMma7vjtTo4jXLXPPi3p2vIn1WWp5qjG84m
Hdu/86ir1KWs++AX5xKCK0ODRoEVbVp3yIjdbknaYi3lJaguAGt6AMi8EzJARXrePYiEICB45QVC
Eo84Av2ETuLXbYzkoOQoPBfRrVghloHBxSuDvGhRS1IoiqIWA/onuK53jo711FzCP5OGG1sMC1e+
mD8CbG4gRyFEbfEpGQp3WtC6Co/Tc7YFIXwbYKDdg2TWfBx5FtVAc2FBPxzJ6I3uhPGjGxjMKSIP
fMt0GmEdbGB+2DiyQq/F9Yhr6Us+X60Q5WhV8D1SCm0aEdcDbE9qd3Ep0hvBmGwVuJHbi3BDgbxi
2X1tQBNLb4MS41v4RPs2N9JGfuc3CD+9kn5rD/uA2oK30kWjKc99UWaNf1svDtjZpI/yTXvrfyOj
c9FvOkEscFz+O4gQrFeF+2OalZ7SBqdPQAYt+ls/HE+LvjsLpY1Y8FZP8p3U6xl0zzFwaFS+gC0N
OY5wD36LefBzGPXr4borYXOHNYQ2xm/nXKfBBFai2t+cu6PVAb3ZvLQx3PVnf1WgnhHjAEp7UBTI
Ho9g63ruQUox8+TWPZfT/GrOR9+mbX4mn9RbRuIR3ZcIGlUjsAqDNWWK/gxfxrqdx4TeediTDHQI
c9URUofntTygOkpzUTuNoNZEOASZ8SI5jfOjJxUz9RsWl7WJYRZ2C7AjGURZhSH1qikjmvCA7csp
DuCPSoBh6+GZ+qG6GCzJOyn3HdGZbASeoBV83lnG51toXDjaNcSBMOzu/T4A34p48iCklM+rMAti
e+2MRNhEB2X2DW2yE3cylj/vDReuUytVnh7zjUlQ3BlqrlMgEf8yNO/XpTLljoFm6RvPpOskyYI8
mbmc9O+6DQ5HfZcIg1DX8POUS0ooc7dNhDCk/xukrAKEIkOrnIYxJ9dYpv7XPCM4hk0KHh/DDRG/
iCN3mqubQ9T5wJonV+a+mOknHsmK7oM7nr5yzHf2k3R3NWN+gZqk8Vdq9VPtSJmVKxcuNL2yONfW
Bdpirc/n7PzS0x/xPBSi5NyQgQATyAM/hOyvFzpVl+uOkpQrOdp1OKPIVbv8dEEBo8Pej3VLcjOp
j3D4C1LAoydAqd5VM4ZUlszEDFL26D8eebFqD+z5kF5hs+zL54+VbUK0qWEdRih8v4eW39MqTC5o
IA4fZ/x2sQ7osRjqQ77rrKBEgLyWviKNZS5XmFgGQI2+O/DyUl6Yway+PRRhhimnKD3jdmrMddzm
+nrUGGVR/zkbj/gDV2vZGLjHRsK19UUSIkBCtgoVRHaON0ZNgwibHhgryn+TM/sPPTzOsVyb55DJ
zLPP28h4bgEEjetPLdViKRW2VecrK/hwb5VHNHUbgN9F7Eb44NAOUvKNyxy2fVMojKEdNH8uEiwn
k5/DuGC+GGitT8I0aVRy0h4uLoegHW7al+DMc9wU2e5jgG0grxtH2joRmShkUoATVGIa3xF+RKfl
7JabIakS06kw6btw8FMK09uqvaINzWir47X6CtAsBTm51p0dpsOhfBGQe1qe2ftyPurPBPutpxpx
Op3BXTp39hYqaLko2HuxFMhxPIN2tNUz1hPVNLJoIYer4PI0kYGLRSjgZiJVbTHyXxovUxBG/COd
j2e5vJPrdpc11/ZUfSS1n++2+oMWmmM7tvo73tsv2yTA0ZYxYOT/UoO8Cvs/B4l7qPSVmGNPd3fH
izRTWO8PQuwDN/vgjA7RgA/fEvKsg6tsndYegnZyTiSCGrxTRz3b7omwXAJ45maCh8KKbH3Ix7Ax
shNlYa3okIfg8rl6/MhFldYGydqlE40DO4CqLQcsPOvHO4d6ndKHkUU00M/DJzk+KVHC2u9u5fho
e+MJ93U4zkElEvizIplkDHrfcNMn4DTv3RkXNXegXZNl02q+ijvpTJ4CH+tqRJmKEnS1ZyYqoTxG
LN3+ocAOotgWOoVHNAkcJBuhf0zErY7e4aT56+9DUcxBwa4vtWB7kSut2u2E5UhUt0ctzebSQtaG
GhUJmDvxXaNAUo5hCcim8f8jOAGd9dqpWwzvoZEX+rx5HT/uwTds+XVpaXAUqZVIiSVgvTvIuUS8
5eWmDecfAD8HPR5lljxlV6cKL98mWcq5vtowML+C1yEBVQCjFQrsxrgZq1V0t+WsQYK0JfoZuAZ+
OwJMY/0Ow4pkGqLKOjazIHhbEcQbW8ecYyTF3+1jRjzTzZtZh9J2QxzSH70Aakj5ywEQPlLUSEcI
obwNKm3hRWJ/bRlRM3gsQfhkYelk4yml2ovW+dVQMV6Cp3m+7D71nfitkM7tbaRewZwQyz2jFHOC
T9Tg4YU8qQoMAJ4j3FdACjm//Hi25XmB08U3v4hT7wmoKcuAus+XZbjFa+ONTvR2o6hq+IhoWGJh
dT2mw7XRSbtE0oJmeJPKqTwNcMuOhI/6nlIaP5WuOrFhDUnqZu5z6SbvR8CX1CLvyzX8Tx+5p41U
2sGai2OVnga1zT9F2PUJknkkhSc9lsCjVVtI70rDSwRqdbYDjzphKtZOPjewVpJcvmbsxwn3O/25
XJBVkmKc2nduLUOz7CLWRSzv0C4qNPqL4PrCt5M1bGP/I3lcWdK+K6pbQjiTXzW3bFXVEgoBV0H8
B32adNuKBobAEM7e0oqvpGefOKP6TmFecBTQRUkVJSDc2IoeXdZ15XMhg03OMV8ew0V0F6xG9kln
oN8AvDpcUETvdTHZ9bsCyp1iLnIMK5a5gp1pNHt9Y+JjsxveDK54j/y087jsd3L754nCxgL/tg+3
mlW76+OcoRePUMJRzSF59XH61T2mQNvtZ8PHEsnAyWw/XyppBURp4xx62q4lk9IhWqAQyvgF/19q
fc7F76RVwy66m1lgLBd+fMl3qMYYD+ERu6DZAgnpKwl0/YXBur3rns4cU8Z5n2Z8AG8hjrbP5rbs
2i2xF9lRL1RHm+xejVCXNrSk57QpDKmg+mKuN/RZkgMxFhXP4vMLTRitL5ai/Vf2jf5F78z/0ouc
ZgZGs3NE88zjAcS3s7nyryn66MK4UjdP3S8bMUELXUwLuyxvbwfUXKeiogjv8TmWGcrnnI1brrbS
DyZ8jlnwfgQQiSbiO/A6RoR6Ug9l4qpL807/nEtrXyAGCUu45uVcLSwFejE37qBNYqloimYrftEE
8Qc0ZSJfnr4AfE2NJ+GyskmW0RyjPrEwtxdl+ckX++e980EWan62CCUBajProIzvwQMBv31qOPXq
BlYr3FTN6oCRXliPi779l0kQl5qz9LawjXxVotix4oJtOdEm1UseRhS9cg3M7CJsSzAlDhCKWoyi
P+AFnVkpOzmDiH4xb1mc/9Z5H14UpqcCLda1Y6FaEElVw/4mvas1W8nm7jBdOLPtzZQrdvGlwI9W
MwIvP0FCgvM6nRWovkhhd2Ud3fcc4g5t8gXx+GJa3VrH2KH0BR5Zd4hx8wb9vEEJ2r1y9kN3ZiOb
N7ZxN99TqjypVd4PwvmZiBQCnAmTBTZ6xKXAd7POg/TA3zQ8oax/6EEagZlWrgxjYOqtBLNtid4i
N/r4RcLatd2jzat+OJwwZ4wQ0Ua9fw+rJ5JNnPIg9oqTLUXh/6Vx21gbSLh61wzZRYyI/+BV5PmR
1QWgcOw5O8ocjU/MWNTc4UjCwVRmuIvYUmtecTtxra5f9pEVnZ+IQd6n8jp0XbOMu1PKJP/MFcPC
nEElA3Ah/O6xVQln2cwkDlO7yWQA6faOcgX2UbS/JBP1jRfaOwsBkmqnjeSwoNUIhCTW+WbsefR+
wW0UfFKi45PXJrMwHOON/D4JATLTM4b1w41vAehx0s/RpOHdmy6UgBOQZukVEeEPh/w9/AtoKNvq
SANjAm3CaqwRUzT2wr56mqiY+6pOu4AcC4OlqIOYACHzTDU5IChY+nrOkDvbqIg/6zGJVJhJULxV
bzrel4cNkCyVcCjoaaoSsRYSKUmok6rhSXWkSD9l2oddB0A658x2cN/zkkEmMw1fXiNqtMrj6r0o
aI2a/u7Wiz93LuoeyV09gFmcvJ5wbn1eAwHSufFS9hClsWnubCQWpw1YMnAjfxbx6sHlgIS952Gf
aCsKyzepp25M52BETXSfGVlf5CipPsLqunRXQag1mUiCLrRSn5+7Y/Jg87ra/3VM5yHXHX9ty5ne
RUA1LW0HDdSmSzz40YNwZHCI8FS5YjUnXNi812Mc+XmlDdBYYtCHIzA8OJJgGhg7MTSrv4L6aRnj
cp2Nbq7/KUL4UNOoWuoi9wuqgDvcH7QFHwuDRAfOEGY1ykPyRzlwJGG7qBxgStaPsBhRl+ere0x8
tOG4cmzUSIY6AIYlo99HZE8FT0xmg0brzoevuH30uoNXHhxMfBuMzfzgesLhXrp2PqJsMBD+X7I/
mvnLJc+2HM4vqbDJOuBw8TF9F/CWLPq9seNmcweqjFuqoEg62hW+C1yz0QQRDOv6hoda0Tc2ncX1
NiRr5yflYqcurTRSIffQsjLkW72zwmy6VeLRt+AERBQW+bdqSXCU1w9QuPcMkx/2VfedpHOUyIi+
lEsCDFxuz/56sBsyVox6OpvEiKoEfOrnciF1ExH49UQoA/Z0RSNrnJGVw7BVnkaecIdz4gWCbhdn
7X0cHKdbVCGvRYhy61lc/eKh1K4WXEhqzzXr8ukKFT5hnzsP0mv/HqzDajtA491D9+qhTejiBa7e
ka3FFCoS49nNn1MGCLCyCd71gNAZpZGXFzgH7UwUXo9gN6dv98eoJl2LGIskUdi31BxJkxdktzJF
tmOecoRBlVmVfFn8W71Z8ZWgRLSMqzztMfvj41k2QVZHR0sZnzaHSRVUZdbH9NuD/u7ahdBhwxoo
9RHIqWS17qiSQ0ZPFXkbi2Qsd/rRAKc1agqK2SUicsJf5D7TPt6+afc5Pt/X2mxV0x1HBIFxf05/
h//Aokgbhb/EVSnaYEeLS1LzBoOMq+avn8sU028+7aII3lIheJspWUwhIjz6kMKcH01RkaXD7tX7
IggVSOejuMuJBHTt0klfF6QyNvfRL3vBoackEOtmDgLrhJ6zgwW2E+HhjaaDTmxhPNktwsAKq4Ue
ClPdEWqTKg6nrFt50SmySXNouE94RUH8ctwucU/VA/mRZyvOzRqtBLE1s/MkU+JPdzI+RtuvMH6y
2TOsTDaQuP3vNuv8aiVyWpBiHhv3mEWlpVgylKVsgtEjL2MqFiBnmNEIZfVf/znBo2tx6Igdc4Gs
o6rk5X1w4FI3FGmR8Uxai2uUy+H1DTz4BZGqb/xZg9jr21hj+StPiIt/6oyq0ljgkqkBo8HZnE77
+bSnmC5v1Oh23mxRMdkPzAprtOfSfkmuD0qoCwZhAX/s4F3qzaa6JGVEBohu6TD5hKBhoaCRgwXN
u0zI8XVUAHV/IV8XnYiUHosGIg/eXIG3TQkCbbbyMlSeH8Fuj58qhRbEauAauah+g4jEn3PT0vBM
BzE70ifJYMfEAbLTKMhnVZMiEcg937yybBnLCuLnm1Dy03B1CGeTRcMbRgzR0tAnPyrP1lsKcB5q
YhUh3fswSY1fr2DfZfEN2wua4tA7EmXUIsyXsFBWUh2+ukurCcuoKXp2gkFuNFtbVc/Ls4BO3ZB+
raYSrlZARuCU5vd/V+ue7DfryGXE8t0/J0XZcf7vQbULDqGJ5NOOcwXNFBfm1wMjqPnpSoYVuov0
y1liO16Co0lv8nil1RTPtJ/J0HkJkMszmu+17BlZW3PM8KJTtCjzpDZq70VIz14W7xadA8wSoS2A
nIcaoO+jvghXO3ViBS4qFJlFgrKam/okAS/sZoS86DSiMZqRqOl7CmpVgaf8rz55Tt3oV9H0QK3r
NCwxbPO6/NZhWlpJ23ZAis5UWhoD6xUtXtP2TLqirAZ/XFetJ7kSqgizTCQq3iUO3MiA332fiHMM
iKJfNAMy8B15bKWiL5Ppve9MmdU3TuwMSEvtiGcQeaBdzsOSXHHsHW047ueVMmQ6eU746uUp9bdB
7alNYvVmlMTY9xtryF8QXax6+4i4VCr029mrN/W0xcXzmkSyODFcL0Bxa4ZgtR13G2pwhLDugUiB
K/58iEYmYvC4z4facK3f3+jBHgbEdH5uLlUeVjRu0V1XnKycQtjyBh9Q03BXp0/A9Dk6Y5XzBoE6
3GQ70i/i49/RQgL++3qR3BVWEk2uo1w9jpbBqbsfx2wZFdGXndlHoUHwPXpOprWjZvP7Z7O4hkq3
SXeQxvpdOo9wQ3miWqivLJsP0Uc3Gj7Ten6A+EsBbsZ1Dr2W+wk68kRId9SNZD7FHTjc1U7CalK6
l7A4C59d600SZB/0au4Ge7Qrm50CXpCbvUP1F4IJMvjk9Gv73uCf+SSD057ZGhak6l7KXscAvYr1
lewlexSEiMBW+pFjajH1YluSIIXINvl1PtYvYOE1OxC0nkvqqRJvgL3g3rJQX9DakRbuvyo7tkz9
HeUo+0rQw0fGJvM8b9OMlipK39EJfY4aLFj8qOD0BhXcY0a3MGwsZjnVYXDhA7+WRz1VuZmXlh/P
krOXN1BMxpkfE4CViQMYs3YuzNQ3IAu1Z+rmqpMKtv1TO/IsNZ0migNyYI8RfMDnFUGOkDEgDPtv
suPM8JO9luoVaf9n66gmIWdXYeFHpXVJROmytSZdEcGh9OOVMmaGEFNyBYa46S0lmL2qpeEy2LAp
gqSFT6Bc8s8poq1BsCkrM7pYBbLxbSJHBHmizCZjFlZ1kQnNjmeEyEYjdY04UX4sdS46QnpA10n7
OLb1zkV43QXGmvGTatzQzDN7j/U1CBNhPaeNJSxXp2Jc/oUgqXp2hIqglSle5Vvi0JSSvBmtvVqs
HLpuKq6z1KKhFg99oM3mDC3KN168ONjENbjGElOT5OdrDalAdkFP2yeFkokpr/OQOP7Cm/x0i/e2
QBj5908B5H2Khey21WHM9LHDiok4a0BiIUBOq51n4tCHrarlovnuwTcWZGK5/SYSj9x52ryrXTN/
apGl4tsd5yEs1jV05rbMzkDwJksy6NYJYbNLA/P7SVh3rFuL8hq9GynV1sWxZGC3jt0z/ITVhymf
5TC4WK9MAudSBR7NXrWqzgbKSAFlfJfkeYGmjA9Oblu39zywH8XvYfzNu1AnwxidZH8brFysBogq
xtudH0/c5C+l94OaCvN75yxeyPtmhG+18QwhDvG28JtF1tiQBpLr/VbRFEA/C88nE3SagaVqUaWr
34xwtabk7fB1q58oUgnxWbBknOMBv0wK9jsvBoZ62+kv19EKsPuPe8QvgZFppWVyM3dUgleYvq0L
gC3N7fVFwbjA0e/DWRfefDXGZWnM7aRxJCn9xjJ9Ne4ElINuISic/Wl90YEm8TCHcPRySxVuwr8r
wdjuT3RXSy4M2fmP4ZK1dvItYra3/7ddL62NXNnsmXZnjN0V6L+IQIrcrwuKqVcvsoE/8fOopjev
eawh49tBj5SbpugWTcQwGYAMMmR9CAHHWuNxOMucQEeKsalM22+MFluy+vbFFrPCjVv98zTwhcHc
2qPv64yLYe3IlwfT5n8lh6rUS4vHq1PAqus5FbbYE5EJOAU4dxP6LwHizAkFrWebkP8ZgIX+ieRv
T0Pbnn1tmtHylDMJCMtny2XXOsjYEzmjp3M0CkgTTQX39eHs+uv2bjN3GAXMYqvR6A/4Me4SFIC3
zscRrfOB2rZGeUVNJmQkS2INU0t/xun1EZXimd8VtjAXnopA26MRKVJGzK655lqqbg46KDHM/xZP
KnjYUODLayBaP1+3sZ65LlMf2UT0NA5OxwKnW8dlCvorV/9u1DJa6AiQYL/Oho9eMVILbh0336Xs
4aD6ULib7AOXeMOY6zzVdJupunO2sYKtYhrCv7UUbLHTscrLcOu3f0IbCV+si52rSRxHKf+bvuc2
FiEd1VU5Sou9khBFixE3det6HP6ZTiOXbcF3YxwaxGFPT4URrAhoGPqHk0EL74OnO36Q2YlGtDGx
HEZk7b9bIP/9ijhsaoRYlSailGM4wv5REH4gFA2lktKHDk1h/1w5yiM5f9Mf8/q7cu5zLHEC6SRt
G6dO7ndYLksg/eH6KAbCXyCUxPCZDQyeuO7Z7sjpqZEGG/yr4qdBHKVy2OiEPNMNiJ06Eff5TkS8
V5FM4RBa0Poj+IOvVBLv/WtWRG8U2r0rY6WK4lNfYAOSytSpae81ueuPXPqB+s+OeEenEjA0qjT5
S2JM5PqFnaJ6CX9kcZ3fSlYlgJNpLmVWVdhdTAHtvk2z5cSRj4md0bpGlLkcZ6cnKr/rYWkxsQE3
DBMzpCsh16tKngIZ8jyis6EUiretadIdvU9lJBLNau9mr5+8gOsW0cZqOna3kw3ngvhAuQH1jwGT
nIwZmfbO3NeLbxUPUEhBTWSu69CY1Pz2OtKYew4OdGCnVHStXjVe+I0NaV5WqelKoa2j321rI1ol
SBlMEGakIfumsnsvoPAAzWUlGfWnUv5e9WOQt0lQXd28YKIriVbx2pBlM2P8oS+hmrANlYRG4rt9
IJhk4xIKhFaDTY0JBCYMe7HwmxHrzyQRWWUMMwqNfEa2xYp0hB06/0fh/dIfp9thUPRFWFCjuNN7
VvTb6teuiTQuHsLcux3YCGa6h4bMRbe8o9Ut0XINQiddskfhbMaRY4SFiuQ+hBhWeWKZ0Mad+F6q
bYG8O7knHnlOTs/36Oyo4hDIBOx6fts3x1XimRW83l9Kh7cVyfjnKUo4ShE9JfSAsjEm8SmzIWgc
gHcVAEdEHB9Zbm++xe0EgKW5ojPn0joItAoQw7YAUw2OFZFTKxYoD1njoi1uB9fMmN1k5ULnIBfv
RisHnW/0yBQAtL+mkc1RQZB3PG4dUnE3YPpche6DBeAAkm6ZHSm+cO4NhQJit0AuKf1cgb9JZhUm
zHJ29jpPR1wgHlF3wWJW7ZlqOmJR6v2q+qWUHuc/I4NeztWlhasBvL64O8Aa/nNcbWqCeNbKiOan
7ZxQkBjzthDG13zyz5TDFXlCYaewj+e5EDI15r79b0ecBPc3lAAe+0u+VTpM0R8nAV7a63R5NkUP
z5cxY/gjU9SL9aejh3SSOcpanG1UEIZPL4mGRhIy9GXK49x7OO47bWSZ1yZkyphtv/u/m+VprC64
Oe50funqiD0Xpkdg2lpgt3/Abg+GpxsDX9WiJx8NjU3fr/obCBcEm3fKhAETkKW0iTmZsYfAHCse
YSt3dWsZrV5VIsHYSbTQ0EhEC7vas2IKBOa5Ik0cixKMfrFqu2HPSZgQEFHit64Tyjexcu4YUXCB
tpCnawcRu/tOsnFn6VaQeU3TXQDXuBRCjPwGevHijvbRHXtg1iKV6myhsSs65N9iwZLSqMneiLKW
71vnYpe0WWeMAz8eZWk9IkCB6djXIzXsg+2ez8c34oGIecoi9KFAidgzs0hwVtHkKOmR9Mn0Kbck
3yAO9KsNsWM8NrgIKuK9Heu+1wwHpmrG8Ho5MB8VTVohFKtkWeyPAJwHObo9y+D2cJSdp6Yh5nbG
TdI0Az7D1T/UR8+PvYfNK3UqE6zxSR2JQ44M8seJk/QMQhYkzk04zAdfdnGArPuo6FllrcoAL7bO
puNVNqfprlNBzNgcbKi4lWrZP0IRFhwO7KvM/rHeigb6wApztZYKr4j2d9bWPLJw2CXwd3KMHfyi
bI1sT0ef/Gy+tzxkRl4eqkaqDns1zvJ411iMrU+MrexzyjU6DDCjxpeZ3vo/AX2iX7nIlq/CBjtU
7rkJel59Z2I98Sk+7ZQW8v2THeQ2p1LzmxeXz/Xg1GpvU1MMR3pD/FHuJH7YIqEeCHVDmJbGDLTV
azzMkFwKjZSMoZUTgmx5W0WkfREVMicp8AMwooFXm9Wto8mjT5F02+/btipRqWcnAx2KB8SEW7iA
Bnlik4v1QS38MqxqHrsJWEuYpZlW0IbTblL1xyFqsSGpp3nVfJjHCstJUe/fg+pGu+iIURDm5hsL
mS1GXWt9Wz3Jbs/KfQmqlRVC2F5k5lJ4CLf9e1vjEg7/jZv/P3f+ooGqUNekfUTK0h4yBeqidq0x
+azhum6vD6f0c2oqTDfiH6hGyyo9p6Ln+tE84erMRunHwi4kV+yT254nEx6LEzShX+RZSJvsmqtg
/cd4JlqHOxfxv0Rj9LLfkmcL7UHFQGS7S4gRc2l1gw5u58kMId7+W7sZ7gbyH5MbfwF81jrtoOjW
/P7rqIhVehEefmTuklhaNxN0i8CCjbeHoEXI7QiUSs3/tkNjoPKYn6jI9TUbLL6q9v0OxttWva6M
UKrNTAyLdJCuqRXW5on+DxwBJ3qh+zYrGJA3fmHbDp3pW+TZZrbuSdeSxqV6lAo+27N9VUGKBA0U
wQuYXXOmIfNn7dMln/7M5+8e61w12EgdJRDJxaP12ysMEdfEdH4ApFF5T2qDi6Tjkrdwh+3Eg63f
r68fxgsKrgPdp5mFsIjEuL29gOO/FfRy9Gva7Uz5xNmMEPnYdh2GbifWiW3Kv3pW/+4laqlAxtXr
QxsBmB6vKalpyqcNLmehTu2KidWxpjkzfv/IGeuv/uLYwLN7Cq2yQsB3oUyoe/x2zIXMKCGZI19V
an7m9eVBBTn9yi/V5DTa4yDDkflxbejevv6Ww3Fal+gYO057KcVHQ1SuUaIEEBWB9tJ2mRj5bb3r
nsIuYECJW77TlDJV1y1gpoGzUqa+j3XqHEV0APAXpCkh+mCOlg0etmrs32o+bMiCC21yLkqfGi+y
XvNdUfiTvYwC3yktJkB/ML1Ayq/4qt01kk2zc0VezPlK5TG8DbPpVhdhc2tXLLYIEnGZtVJxHkgF
Hiq3Cffwxtsztkd+hu/pi5sh8pCpHCPByLhZ1HUAIQCAfLuFX6JS19JjxvakmdvPqnMfmt+H+ujv
P3jssXZOJFnl+2DNlUHv8WsATcFnon8dUZ/FSwgLnmzhFxT510b9ga7ZmZxc0bmEzpqfo/jCW6a1
TSzTI1b2fPu65QpHci+bU4rfADamqHFOL6rvCBLZSCdtyeryY3lffCdrhcBaKpvFntcAxhRhFmzg
HvyYUs9nPJ1yA6+cpOsd7BbvtZ+BC+nWBGoQZtMDskRBshKtfZ+IbGRfYRujO3tV4lVxrK5WHq08
TinYRrHkSQurrkZRwDe/RLn6gf4PXbPb6QQmng/Y6zxDpac7SdUBnscHbgJbFZsR6qrmiDWalnqo
y4InThToM2NzytYv7sGmdSy3GkuycYU9OAbzVNFZV6dLOttqT+5SphENH3HPQy0SMb2XsYRqXlTm
DmpObiUR3MobiUmfMFffwvPQcHEJRrdBsAewX481Ax0MkRFh93zfUvI4BaA+Jk4BOErt42VmQfGc
IDWtcRiVXxwNN3q9FtSHcds76GFk47FkczmQFahCV7Q97lLThR7GoYC0r9wz+MM38byqROzcBUK+
3PpnhHyVh/s29zbWV5vaC6mv77vWJHg+Mfx057kk+PH2t2wQVfaMC8ofLfpFgLcy8dsKKJSasGZb
zKU6wvaKdGxuqjlpNA9zO8nFs/srjOPlIvXbGTv0AW07MzYQnpQkcoLI14X05G/LPi+9LRvBiq1d
U9ZRlwtPeBowxc3rt5lkP/oKsQq6xBOPiTLHR/Gf/QKRVspvIZLvZQWRSUGsJPWnKvd+jHu6lcg/
fIEtL0eSomw37FqeMkkr4+Qk5k72RNsQql4HNDyHmjbo7ARXY9QzRpICmXXXr4n7T5AQVF1IN/a7
JNPQcQYBr5ItwpjHeyTf+Xl/9/5h/9FxPk4bF5zznvhRLsNUAXv3/8Knykg12iSuHE73IRaqbqAZ
JML6K0AFFbSo5mquYZ2zxuYjVfeqFYPS/WhPbmIQdrNA3CxDNu93hpPtA/kVsyCWy7BcHcUWWg82
g76WCdwGiPfE3yToA6Oeof3pu5TXO5F8QnP6SG1qPxlYZYwEsrdv8pgO1kb6QYIqXTaCDTHUnvAF
WXqQ/Y4gixkAFkOUUCrNRcUza0gN47RJhkWT0HyiwcgbzO0Fml+k/4rqnQ9RM0ZAimTsbFqhDqr9
a35YxypYmeNyqj9WyxFzZUqZ0KHfBLC36ipiAhXG8aVSBtLhS1TlRRyDdFysMwaLNndVwGlKG8Fs
mBOzLi1KG3/guQ9JQvRmqCLT66DBmJW7NP7GR5mtBkKChMfbzU3HmcUbWyo68fpwcM0JuPkkk3y2
hpZDj04ZZLjFGlc4dHBsRPtOVyfJ/vIBPb1VBEFfMkihszabyB0u3Wv+WR23o9ZEow1UNgbmrMJ/
NQq+6HXVuZ39aqiQYK55Nq1i7PrpAS/5tWy0F5Ww59PwZyF79sE4+QltnfOHD/lNPohcm6sxsGBt
fCWLBIlgAFh/gEOXvMv42jzieWMu26KK4WD3te3RJOZOPGE/QYlkT7s/PTwalXuTYaW+Nx88jOvT
ElsuH4jCo8eyd0QV5/PFPAYVwOaxkWmmls0yPEsPEIBTXLOvVTAol/Bk16+/5y0FZIw1Qne4wsNT
lBoCFSFYeyjmoyyLSU2EuurNHS7C1GRqQgP0Io0UlG1xg8JkB1ZKmqauPsBFN1hbCtVdxRy9k0w3
YajWX6lq9qrvY2utHR0iSZEI/DyqOwT5wz1ItTff4quktaQ/YuXIKAfDAcOCTTVc3Gsez4bc7M+5
QsMa8DYqT5gcXy42/oRNj7lQGRewqXlm56N3BJNjO7Kb5dw6H89k+uoktpBIhx8HAkC4JNkSF4Ww
gVrveFrqNxHsyg1LAIITyE/HKLx2CGQtZ3kdRJKisk1j5tr0oe6M5CkGavw7xbKrUy+QoxrMG/cV
oDT1e/07Kp/xjTF85sgil0BV6LRxPwAC90taz/+XGRpqEKTjkiHVT/uuN94CgFamtrrE/Ztv9Mnx
UrQYIIQMskRnEPEZNydHpbkHRjZEEugYgVxh5IDxYMXHt9B81OJ4Z9nGWpuiBOfuUL/YOEIduPCP
KJvEY+LOmPLNeXn76A3pMEhm+NjXGAu5h/ILs5CQ9fYhIlhMtDgHuwMD2hEdYFuSiHbSHKnVw/Xz
67xKpi0e5lnxNQFK9rhTp2YuqTfTDOBXpXqsukN4MBqor4PgSGZ30DVPUCQeJJxpkflovsvByZ/5
yszGxB38aMkIgTleOLjylTHKJpc6rbg0SWudVl8+yei7b1EILjGb7u4nS1Gwc5z3CvRFeDvIoH68
ZSB3w8qr3mgGVEf97GxCg5aWvt+7db4rg3RPSTRF5NSsORaSrNqVm54mPG4Bg+2eLKhcJD7z8NB6
taUPJJL9xpmrbRmH3O7TuBirK87Hi/fFl8paxJREPJMEIHuC/J/WcWshv1yfhyc9yzhiXZRBjXBl
lOnz/0zP3Eqn1MNzn5tlK1Qp1N5KfKkblnjbhxSMnOLfZqV2ryd3KUn/0vwfgfloZd6Ha+5wrLYe
2jvJHKzeqyHWRfBkpXTs7JrMFfvL1HQydrsa7ZqeKKNAGhfl1RGHTTg/By0M+Q3mB2A60y2mWxMN
+1+hAIpAKRLcGNvxjeWK9NdPHN7Sb6A3u2rxSFVyyexcZzx4nRMe9qZij6qdnqQKEt5lUgaXzje8
dP4rKRaXnGfn5ROPII5UDaLtC+qfPhBC+PnSTTJ0LCxXlX4p6byI2C6BfIOYRwTFyNwueI7BczuJ
FHQaSwcyuS1n8M7+dS6ALRq6eFjk8jg2WLL69niFse1bt5pugQCAh/Cc3k11/6Fp+7c99ufw1UkN
K6JCgNz7XyghrQB9CA1XnFJMHHZMCm0yzu5GiW+hdvW0rWy5ksbh59OpNLPgPiYTKOnbypBg//pp
n+FSUVWo9TGH5Z7HN034CXUKLjsOW/6S9NcyRcpzmUC38Iwl/PmzMNIGqz98S0js+X55nKn3v5tG
C+co+sWBtLa8Xm5+pB6AgXJsGkBCS+NI/uZcK0iDtLDij0gR8qZv6p9APBUvM21oH/uc8AnTaGGP
efDGggCbzFvIZRl5GIQ5fWpV692jbctofxDYJOlJXAjHImGBoz2nwNBDsI41qYQI4WAdhRm3v5Xf
oflkGuLzjVy31aTT+7oYX3CSj/RQQey4lSDVt/2kmbKCOnKt33mnnJNB8IiM9CVmkAW7TSSOBtZU
gXEjVNr92q0Qj6zszeFcMvYYBrunSaSpAj/Z2Lgi+uxNdJq6pNxd7NFJky43ayNwvk4LPIq4/nRx
qJs3FSwxK51rHzEQ/WDicDHmkoMF1UK9N2sZael0Ac/6SQrEUegjAtZLtnOVcub+QZmuMmmlK1yC
/xzQ+jMCtOjxzXhMhS5AdB/MUpIpv4PPeJWa1nfwQSApZ9x9lRwy2FGAHq7P0CkjM4x53g703wN+
jTa5gPdnserd/M8eVbtd8b5reTXTowMqOfAx4yxslzXfOGKhsmTq0nvutVjT+uua/eS0pIwUGwmN
qQD9bQgSi5skb2yXrQOWpz4QuaH7xjB1+1F/9nHV3GmhDPu5ws/UpvvEpDlvElaeXcjOPodVEPAQ
opIFiU7epElChmSPOecu0WQy29FV3gQwCr36il1BFbpjD4IrR1KMJZ1l9quQF2SHB7BnyynyNVmZ
QqPIMN++30mW2ULDmDhzn0MaEz3Q3LpyZUYehNSk8XVpz0/dYvziCjDpsEmWohvvzBQum2bBEFBC
m9tJIZioYNTunWhLYCwODxcPFZ3/r3vKm9NSIFoqKB+2gf5GWDrxRoKdtzk+mb3SjKPTJIhHMxz/
mV7lRw13bkXrMKJVkPcR82HB0KusK2mkT6YqUFUg2bc8Z1keVdmPaxeu/3iUgIJ3AV5sLGW12Bru
7onwJBeE+cBucc8dbF8IHD/4EisW25UlJV6HkYZ/lbH1YABnJnzsJGGqx6RAS8WIil+oSkX3BLWg
EP56Nb3oTQcaUEGwyx76K75VAI+SsQIg3Tiug15xct91ZeHvA5TQA4x889HniSrVqjX4xtasGeMX
D9jNlnsWX1SI59mQLHeGYzS5rx/IXZqT1okbx6/IxlQPOIRqyhUPBepFtNYj1yJvTiJ31r8HusRM
hNOEyDbJNKHXGm2FvuAQ+yEXnYUpTUUfAb+ln0WkbiBSecOrWedwDR7Vn2OmoWpWlO5Y4ZmPt86L
6NM+3Kxavjp/EAepQ06qb/Rp2xdiF6PKKcFhnq23Z9Cyc2LvI4NgcecOMAeuQe8N/QTTrbZojaf5
eaA3Gk5g0YkT8SNobyB8PFbWZSqQu4H0a9Hkya0I4f4oFtoEIO0v8S6RSP9JIWXgujcp0TEtoVaw
C5elJUTJjsT3oPB8xPCV6yTFCjKqq6qKMXyFvpgm/oBah/n8fCb0OE3rUCP1tjd1cWk+OmQmef29
SrM1Y8Xd78QS5lU0zyDJzVEnmG7RYld7aq7u+Exw5dyibEBOtF6k1PbZzhG3BqhNYipOu8wbE8q2
VjUBzDIGnOdxNR3v7XcHQr9+beYHKkyGlrngLw+ydwIsgwuXdqvVkBT19nvbr+kKu4tgvhbME66M
ZQiX/OBSeN9jBmm1xLoQEalayDMSBeUOZcGqqmtfUbw5+0wxgsepyTF9YjQ9O6LqjELsqaEdP0Ug
ByffODmmJQp9vQQks3E3XsoC3sigUt8Zadj5o+xzBncPmcGzndryDz9UYH0PlrpuEl786X0qui82
jVvxZivl1TMA4RHS+FmpxtefTneBkk4LuW4F1IMxN4K7wlKsicJygHOB2DnCXpT6m9u3YhidmH6d
SQwV+cvloQfsNy0p11lNrcOIqi1ZmJQhLVM7K12p4OFlMQDt3KEzHxHuEpWuzaAUBM6DFAS3swwp
jpOidZ/IiDUZI9lKbUHMEI8wNWa+OApCpEWUd4ZD7zQuh/jtkwkxqKCdRBxQ0spzbyrX2ZDECv4R
Lv6rJgcgS7Ibgk9+984I00m2P72o8E0y7JYG6h9e1n0fR9hAkHLzVpN0rhIzc3eJKhsAPlXkHVet
2QqCBHRbsurohRz1FOrIluMGXnUV0j+7MIl9N4bqfz/rYgQO4eGG7t5WdhFsWna5PGUAizjggb8L
XcHSH3R6PR4s/8EXVcfIDqpEff42YCnEDAC5e0CFTbZqGi2fxKaWKgrKk/u7jh3+pDFStN+bK5G/
UQJBD5S+Dc9rJft0u57Sulu0Z+tJnI7mdMokRAWNPRSXLZOblX4B0Qeq49fSgM5c/dQxladLgYNz
qodebd+n8CdocpWjaurODgE0C60CLD5CGjollYcpFFdzpPNB2PvGFqFJQ4o5VKrIW0B4z9RY7xj7
YTeghtsYlpghZ6Pa99sDn/FDX9on+eNMPoiVfO0MSJcehuSjkoNgEZFPNOXk7+WETLMqX4fkrizd
DGHdt6SAlrhMdHhHMfkDdrCx8b+Bonp3ezuykGWK9nKVF5uu49BMwoq5g9nmhWkJ2jjb+/5EYrLO
WxxDLHE2QRK+1oko6vK68G4lgMRWLHzu91afHjQXH1QiEDkADpwGkeMkO7zdpzrLDbn3jA8rtdVw
Zi32qxNa69AkUELgoi3k484uE+9xc0ycJxG9BwTDNS/aqpyQC4WUVJ8sQq07ff00yaFaT2YJsiMw
dXFZSFZ7PWPRJK5wfkxXSv5/wRYxt+RTNqqnS/iONaVb6kQfPm4bI6OukU95Isk23mgzCwcINXIs
i59YrLEiXct4NtwEckR8buHqe++4aXWoYrQQ7vcqeempq3Rdm1V2gvG/77NKb/e2qN7tM3dV2Ccn
mRfIPtHGuyeMlmQGJFBgNpKI/NTMl+t1XU6+0feqP2zganSF48GyvGfL4m02n2cM95MVhutsAmiG
VHuCJzNEQ+i4w8VvUxTngc37nRE0REzhnHQ0cZfxksRQUHeP/7TfRnsChWlWLfgSNpfwMLtOKjVv
cJkR1+r/gFrdTtDYndY3v39BWjxf6+gNp/FCq+GOt1MhYJjUS0wj/av3VMf85Z5DWAzHcyDBOIu/
SsJHlntgIs3tqSgiDNLZRDp24OCSsbQhJ9IsGssoG+FuR4lWoD1DMWfbmMZOMwojD5Ft6ImOuO7Y
Aj2ULTjSvC29OXzQKHCfwZ9VOMH4wxOSJMg9pHeFX7ZSPaqYHT7nX27VYjMY5eqI8RwN7Qlp9seK
SDhumPvSHOUAje4qPqDwJsoW+YwZ7n5ROFIOliQvwnbu2oFyt/SQv6LCJeqnbLLkvIXZKYtGHxPy
v52QknNZPBRzYZytRGQxJ3ENfKB5mVIHkuTKaI1SNP+soZxiRl1Tdg889B8PPuH9B6xTeP2QlgUt
r4DGiYCWDMDSMZBUVHXGqURCElVWES2C2OzlNTipoNCMg7c1pI/GfmWvcvzH+wfFSfDVlmUCCA6F
gKyaW841hveMBstB5LVq4UHg2h479NYGRzPmvSe2vLKoiS/Ydkzbr1yDrGSRDq5rueqZpzh5NvyF
YNy0a3LaNkLep55UNVENsVrmar4kEnsO2Zti1M/zQRoya3vCC9j1n47BbRWEaeL4x7dGlc6KpMjg
sMBm/VAY/NSwwVQx/S1yccU1Tem6JtRzdUnEz2zgCHSwbq8KTcEB37RVYUuYdfcbweMSHGuLw56h
V8Qxg1FiTPqvFYdPulomIxYt5b0WE24vcUpDX6LMsd48CGAvl9CDfqj78gXQRiaQXDkh2xM+MblM
7+uRxldZs55x+egC5aO/gOY3gMn9O65LFre6K9gknybBmPEbt2gUM2kwNZaxj36pw1TFHqsWSAU8
mQQmbbZeJvg5g3Mdshl6jwAfeAZcs2QV8NpD5vI9AVkZEXo1PTuc+8i266/T+GOD8myW6vzlqqyH
w1LT1V/7htPVxD8kAc9iCNnphCxw7pWqrthe33oUUDgVMVF+igIIUhHnm/TYB0y40vS1XROzbcBp
1mYbuUUNi0dBih8iSYDAZUSyLsWxb+wuuEcK/rps6OPnGA7kq1dmOjd77VrT02GvzTlbipEF7EBO
Nu7TshQF0RlYCl85wAP2vqdTEtEysm/uwZ09CHUUNDTF83DiUPLBHFaTAqVKYk3+Z7m4QRmALW2l
OjE+FdUXxfPKWMqwt58qoF1BQCb6LDfo7DInQSm/cSmMK97C7ozg84NiUetgimj4EJ211gBHTUsx
R5liYGkNN8YjsgoB0zsc+BaPz906P3+9dHkxy6mIaXdXY2N4OKOhmHdC5T2CwAgZco2aySt6QR4+
+ETFgk9BlVx4klMhM9eI7s5SDPKk067/j6TaUx5YWnmbKBse1IzN02QF91fvGwXvixDmOCugC2qm
AW05bKrk59woqOlkuzLXZN7PPLtIAGeGe+WmV6bmZv+9BbGw5M1P+qwH92qPxoFcsZl/3EFNiadI
r6ypLCSi8SyPPdp+D74GKQwxCz3MBGNtpBw7oDjmFmLs1rXD5m9I4T/AWBlScUmQBsPDPU/Yxo4s
q3JJmwnfxvfnrKCoJoa/y1aACZDIPSJMaQQmdkUFIBr3VDL9ix+LP87W0Wui0KFjxN/uPLcCImY9
sUfC5q/H81BmTbDY+Am8OCRCCiNp+HmhPt886DwfRs6E5CTRX73fdnVuVgc9nIVEZI6jntQgcUx8
lO4VaKX8XVCTEwP5Y9cAwI5la8vTQDgvyUipMBgz7pCvRa32KvVZViSss61aVZlsnvndFAeiM2Ma
nkV69iUmRdLNOtBzx0dpjivl33g9l2hgHJnw2D0N7EutrUJUVSVCnbGXazJNlEOmMGEKLmU+qKhi
4oKRB4L/8U4H6v/VU+Xp4k65hlvESIbExYBfXKdo5AfjOi1TJ1xUElJ2S88a4qBZmS0agA0PkIEo
AwNjVc9DAYHsNEE0qw1bSeW1YdHYo648RrmTNWD6yRNaOtF3cAxRLbHkIq1epFy1Vs4FwZzHAgsJ
LQVQx4WmNxT1LigDFg55/veW1Zknme0WQavoHjfiuMDAi7pfJQBJ1uHA3BXRj7xNKUCMLbbjj+k4
IWYFLQegBBurOeH7muSAay1v6+ax2beKu1ETf+ujB67xDlK2wwQEdnUXzFK9PX8T1bTnhNSIoRIA
onkURUrdg8fo2ACRlEr3vudKCNwSSfeDxuQ8ZPseSn0qQnqwsb9eYenJOqGHB9zxgeiEFYAoRNJT
kYJsTRAebaQ+x7w/ql0fg9FJJ7K3a4wwOONLLVFUV2WnTCZyDbI2Z8Oz3RXF1XswgifZx6cxhMQG
cyI1A1zJnh9TA9tijPdysLhF/sIwR+KbHSvWrKQ680oTnV0Gm4nqiD3PaBJ0hIAxX7S0Udk87op+
W0yHoaHlRsSHk1E6/H6I5mmSArQKNb75hIZsbvJN3KFae6yETpMsc24cm/kcjsWXKFZhoztTJPWl
5TXjh+gjzwFx3sS4uq8r9dWGIr2GkHU6fPiazVMCUcaMyHX2+ACro1oRl1GtKafLPk4d9rnDc/FQ
+BJ/nd8rhUeNarHv4B8REBdERj7Tj+7Wk2lIW3fLogDQyh8XxHCVE7/IEXnIail5G5qjWPYwigA3
JXw16HL9tp8NyqQQ/W/4sGAA075gvtqBJtgBqa4lc3Fegdzfz7bC7UDnneoqVwPIzEGVfVEP8X0u
zhbourqrwWwJcgyY4omVXYx6PCuCO+3zalzhyjnchp+3c01noby8m8H1C+uXGGnB9fC7Jywx84HJ
YS8eW9f/XqWKtmlXUxM2K6iwwdqpD4NnkQCXerNNA59Zxa8SNi0txmxTFasAQFSg+a3PSIjigyp2
xfkR5C0q9YQ9DpFa3xCScxamMXremhXg+4oKYnZ26BPokpqIFtPrtwVGTSCSQLv1GcZDfbSumVaf
K4TkcgEziy2ox36cR4vyjezSaaxhDZWI+aJgxLx4T6US0nsTUTJZa6JHvtSSPFtl7A9BGZY68pNT
Aev3M2Mwl/f/8dPaVliEE223yZ7jNSN5CPdur2AkzFiDEqR6JtKvyKjLFsM0950dGWbmvcmcM73i
VEdZ9mbpau8MYRj1N0WRAb965QomRGqrZQJ725ag5pGOC37Qn6IueBtluWJFRd5OX1jcNg/fowYu
TuBJ4Iohdh5jJEPrZ0CFYgJXX9+jxEQBWyPOkYYGVC7f2K+g5UYhPkynxTDPwWZDXGj4P1b2EE5g
cRIYkjCpsfy/HsyIsvgpeNWFMFXn5tMq7xIRO9xVE9OALoHBTBNe4xKMmzF9OKvYt+Ox4HOJlLon
vSN3mfiVyN8AuYArBXfpkzb6SA8SD0+LVITowcTBgrK18CfIbUhWoOp/t3Zd2cVuWEe92zT9Jg9a
VscV3XK0WLFitOKEoy3NDHqKIOSDywhFj8ahYQLP9SmntMSkonQuXtX1FnaC2N47PlnmDPONkKAr
PQwBVporVBQPztSTKRInUFg/FBh8Ew5PYkMetgESV/oYtXdRTxhy8iQEnaQBCipArefLUsqtvpBa
OYSUY+ZzBCv5/+7HaH1KeWc3lSyjuJVbPI0GMuOEKpqNLTOStS5fi9saEb68W0pVB6flJnXQ3y0x
L+fAe1jkKMACJYapc3oeLPc3c0J/4F7CswKGlnEdw1TInVpbAxOQgxfoxQ0ob9l7oEx2qWqhDOFm
mSmhH7hXLyCo7P8MOMMIFaHw/Ekfpz86Y3CZ4Phk1wsTbSRCDzkzI91qmi98MTSmSS8v+788gtyZ
5uULBausmYplQ+QjbcfSeq04dcEBTqxerWMfimhsUklOCsrDhXIJvh/zBfhxKeKct2cfE1eBKskQ
qmb6LCjOkchETI1mPTrUB5duqJeDpfp30pvaE3fxBC1QyukB+UKAQgrODH1A5bGNmGQpeD6Kghlo
DlJooU5VqmSvamZRNWME1nawSA95BH3R3RDXWzdlxtpLvn9Ose5P8sCYcMS9gAfjIGueSRge7p+/
gD6sVseox3KxIc3wTqKvrTotxcYlQ82SgFUTutfiK2vjelU2VyGsgO/P3Gpouq72pINnbpHPNXJu
MBt9CKfDSUWz84MSCFM+KiUYuF456fcQ7pStXtLWoQ29hPYTvT6IgHrVS9f1nud8hitgPsFsfq6r
R1/7FauQwMi0PtoPZmsySaUYsydu8qhLwI2g9fN1MuBFIazRwdF8SseGwhOOQtfNmQiORXG34mDE
2r6P0Y2QzABrPfuPJgtmXFUUnqE5bVmrt38+8zJr/e60qSVIc1BZOE3TZQ/fOtJcg0y0wghQs81N
z4gr75D/znQNnK8EKILkIl5B3aAopZSnpR7168XzZ23QnpuNNupDpPFhRT4ynDvhvQdrQkT0xlxi
2Gh7E9ESu/j77LQnn79Qf5bfkDqO7FRPbD42CNNxg6OwRvAI3XVDYE8gyCsu6JJNUw+ldfNJ2LBg
RIylMhV8zNbpbv92DMigEfn7mO3pi178XPJoma+Zmg1SK2w+Jk7Kckg5zAOhNIbWt80+GzB82fqW
TS+dCJSw3ZZHmRlq7Nx7vvp71QvsCaws05sY/Uth3Ez0M9vjzrPhADmxQU02VF8xmd6rzmOVx3Ky
Yw0+YROU6x7fHKIUm70hxcERxyY91rrQUt6w+naF/nXTJFSc2kL7CB3Qfw8IUEWrJhaj0vxQCX5T
KqVvZjDRNLELqSCUiUg/11FFkDgmge69pjLNO8b2UrvHFn67FT4TaX/YGNiv7/eQl9eSwmDsjOXR
NQpYWB3JmpDOLPSw29cWqlVXZUhp+hq0rmD+zbHxrLImvzG9eg6lMRUvYaqnNolui/1fG6Ax57XY
E88l2FSZzB8dqMvrYgM7SZeYWkH4GA/Ei185fY2Uf3MlZCMwzljP0OqCkRBO1v0Cb4p6rJCKK338
bXRN2ZU54m0+GjLuOkJw4RsSsAV8Mky1i+bK3O2H5NJAPBw1AoRSfyCa5bo2Dnl0UweFunKEjJ82
bOBwRpmSaepPnJbmmqOrFR1H+i+jc0EXXr6uXEUqfefOXH4KuQohr91UCxOGk/mgN/Xd90e+NKLg
WgNnCPBdDefwDo3JXJ35eKgQ1/kPCgQWhtu+AHyC4i5qj1QsDLQA0t1PKQmyYn/qB1JICSDz9Luk
xsVVVLoa9H2g0k37xKRSY1CJFZ5pqbNXajhtlCdeU450R1TS1DcnYYj2G/yrUL+IVED5PRM6ZUph
Ilk5cvyViiFJw95blVUpS479w0KTGVEdsmhteJIkHj0WDdjMvAvakAXHlOHE9C+On1ZGAsboegtc
2w9VyLD/1eO9oz9oeZaUGJ4Ue46OC6Dk/JFyuzc6wLR7kIDIdFhKlsV41gyDdQzXzD2/gMugO44k
MGYRtFraTBgvbDEQZUtDHE2Qs2ZeiIZIDirICKjOjJe5xZMBRnmfWzfPKznbjzXKv8CPSu/uPvso
QmA9eyUhIlz8PRIscPVGZnNU6f78QhIcdpYMN4phhcVWskLQy1hdxDwKyIC0oF8Xsc4ji4Rqf7BM
pfGP5Von6NVVw5urvmPu/QSaTaDSBe8uG6fOtvhh1fLRfM3Yz87WPB89mOCDvB8GM+H6Qf6kS8WB
kGvjI8QZyPX6RW3iQoGt5VcPlj/jSMLfLqfQH+S5osGmn1KJehjNyrlnff5afEAn+8ywOZA6+WQQ
yCf/blWMC77Sn2tlD682cflMjgBeazv3++5jZ9FdWGvPrP0gY1qh9pfG28Id4T68BAOKEUlPCt6k
kVIZvHE1YlWBxrWPuPcQEtBczQCUDJ+oSr30bQPeYBWj1JoCGqoV2he0Efq+y5cHGq6swD4I/j2u
Lela7ad9nPoAkVm1Ll5paNjiz5MV2oD6Llye9KIbvRYsxaySKA6iibuWOxJ98NH3Rzmn5TEyKxX2
488QykxYbPjlWQ9j+FZXE2QmMKNrntLB/tFeWg4QNeZplS953CV2RWBFTyuJltx6R/ZjSKycFIeV
wTBoaZgEYnOqU80wkQkpiXvWUsVbco6d32hwcQGjmei4JQv1ORBXn6OyicnJCiD2kEZfa8HHARLk
gbXxSpGm6ZUt7/MqiW3wQoqawyiw29BZJGJgB4tNHek7f/vyUlhHnUyn7KkZAg1AUFt9Cxl6umme
cOwokOB1tEVl2Np+INY9nAMojxmttx7BVmnRIx40bpJS3MjFwUyIKZOk2Q8XIfH9k/fIeXsZ06+z
EVJEgKeFBHXy6X8xTvYjvomoNGW/jdPSwihdD0QeedkFk6qFucNEa1mvbYQZEyrJ13/h2yK/phA1
QmhftY++WKMX8gRgpDj3Ye/QKdqbjm04RNY1J9Qp8oKo+78YSlPnukzF9sr3jwkdyOTKdGZOB2s3
gZCTHvrCsg0m1w+yZaqsPAaP9/IjgJAcBaR76LN78iTxgDVt3rYHicCP5UmDEvKs3qJuDvUhC4eQ
lBOxsLpX/ZcNHymg6qW3L4cY9rl8uGXMN8FLeWdaHNEomNHPx2DoJH0jpxj79z+k3QPwlKjk+bHm
qiNe1uLCFwnOaldhD5PL6JFNURdR28eEf3yy//6tKVbUyEfnzS2AkDbwsZjPldG2xK20UM5lE5Cz
fNTwvP3CgnS6kaSYlMKpTpqYXTvyhXn1fiWMau9rd5gcUcBoGlciA6RcHp21l5CGjlRk0amPofhX
/ntBoMdVkfT7euC1DikxWYe9d6QQJkgvbGmD/TEk/yQFvqqvKVMh74H4MWujAkEeoPnM2zoX2Yj9
UUBxMU/gX4+cT/sx0xKTzV2YrqRRez0cdPcduqu++uJE5gzHDmReC1HRIegGabkzemrA12519oCP
FRElQUJaP7FPikH6bfRbzxnJjWP2RhzmJ7tYE6wS0xQ84BCN52S0bpcCFrzw957sPudktpAywcMn
oZDldW8x+YudAo7iR1UwEhACf7AVxgdeHTyAJpTTzd6xttaolplh6KFPLCwMCUxdaTBwpZsF8KKy
szHkXwS7dKYM8TFTZy6tjKVUUH4vVARseTz9hE5TnvlrwRL/lxJrPvYYdSRGx+0FTofQUkUZ3/K6
jerAPzPC2z57pZGYN4Anv1SGHIU70zWEBEQc84o6SkdsP9TLa9aL41Ay03PQRbHTy1GX7/NVMuc7
GBUT3zSHKp280ol/x3njAKXNqhfV5eMEfROdP3Y1F99hJ6EFRnFDqm2xYefgMpXLq31O2dS/rId6
Je/q9qUw0yAxRB1W09nnKpD7XPVkX1iCBOPYhBBZoVGzPIjBMBjRDsuKoCRiPwvJbKFRk0szTQlE
5m18jcMCQY2NVOjp4hLwC0gsrUd/jfhinR2qiZancf8Yiwi7XAP0b5jUdn+X9Can5Nn2OyU5kT0L
ofg/QnXJERyTttfUGO/Uncoe7hWt1dnq7ZcbnamDLhKoCYWjSl2AkGB6IcnDDdq4eDGe71KpEwUd
SxqyfGkZcTwQdE4XSD3RhFee5R69S+OPpdRYpP/sfjzpMSzKWhV+lXzVtS5g1tWreTw8R31tew/E
8EeyCpxtG8KbkfvpD2H0MHdc05L2d8urzTOTrjJkvPbw65LPRAzVbJ0CaltmwAYKEI/YPt35z2Q5
IDCgmgdNCBJzutiHFR1n4PNPCg78tuqHLxcJ24raLq1Ni9oUl9zg6LIFyVUYRCyuNz3P+1t2c3GU
f/ye7QEfLiSOb6iyUPKRcujgad2x6zKwJ8JWuL+PIvojNL8KAl6QWM3FBZ4PRdQaO/ZuN4iPngpD
mB/uqLPdrnpaz7e2hvobNQ9d3q4AwdIc6fM6RAX65xHafhjxpJ21gxAve/Fw28mPte8ALMWvIJkc
nX+7YZmkuHpldcgrwjMrjWWnecwNIOOtQVobUTKIXZCjYeT0GNotB7NfJUhqpqbs8H75zfwLFpQa
EU20DE+TXlAEUji93+dohi0wOl8NuiW6O5afmuJ5nvcbevi4mPAU25vmLhCCa6tcEEjyDgWIuexz
WGOuV5f0aMWDyNw8BAvlDKCxe8Hi1M+edqaU8/zbR0y6XicKYP+oTTMzIwIypdBlJRu1O8ApipB1
oH3tqX95fJg0rNpFCn+a/6adZUfKEKPONH2nSnbP1OPkRaweShPEbPqYzCaKblIWDYQ1oMflIJ8z
XDSSEq4fvS0btQ71S70UY2wmkPsO5dr2huAxTuIIllj9t5IarHUZOG0rEvgZUw3G6GLjiOYWPHKK
SfaNy+Cjh0P+SIA0Odx77Dgr6qTVehaVlWgyULpTtMeYdcZ/znonvi9Qr8Hjx+tbnRNg4G6RZzAr
fD2DlFAfCRx9W4aD0JwbOFX3pql6L4HO0fly5cyTzON5f15q0pq3EMzgL/OBlIbCb2A2iFVGL0b6
GBLIfQNNQFby8A+WuGaPd6oNN04HJEuW7mt8vp13kafTqKpuwNZERC+LCTZTywfRI/gtYBuvy8C/
SdkVp5I2H3KsVG0huwIu7aohnT1yOwdzBF+iuKopo/52CNwYyo4Cwwh20U34GGDxdwBp9Qwk1PFK
HbWKLX8EWlM0j8uopUvD2ImpqjgiGUw6hh+NUvMX2d8rtxzd1d/MuOTEaVZX36SmC32Xg1H73Cf8
VPdXPrRWU2ChTCfky0uyebDB5ZuxyuuNTlpNoiKuV0vAOoWF/pfyA7wTpA52yNzCfmVBzIXRNfRc
gwkdTLHmg2upSK/jYZ5NaVAspFIlsBSaE4/91Hqe+Y7Zsfb/6FrG9HUJ4LTWSsUxg5bPALO4rLEA
c+6CP2AMUjt8CNvB7YaNqQL/xe8go00JhAFoYhrCQm4n4vB3niesd+Bhw1dYit0Ibib3Uwv1g7P0
20h06ioE7E5k29+tF/Qhku8U8uYI0NJwuaorqgoCD4O7WsCF2ClrX5rBmLWc+mLevR3PnWef/whX
a7ACx4S+/NKPlaje9zeILeYVIUGis/qtWsDq3UdKjt8/5NaHKapOhhqtDhF4rqvst4w2fgIl2xAP
on3NBkeYV07oFJKc1lSAikeyB11Y1LgI/IIgw2eED2vi2ghCdKP1tg3uNFf5ENvbTaPYVOiiFygJ
z6NoBWTMBcNuGnkmvl1eXjFuXYH0ha0LOlLjNt6ctkgnOWNpNNgmSMkoAYPtEcM+ZaLjn1xKrwMw
J4weiiSbuaDhRN1gD4vUZ3jENsgka0iYo/sFLMtnTQS+E3RVspSJe6aBXLO3lN2nIzHV9jtCiDKP
WtqHSZkKdDR3VBA6c7Nyi0R5ccBcAjzRhGzo6GUz6rIQgMxOWRVPUazMhLRcJ1Y+mGFM1d6i9rOO
5Ma6O9XWB6juxZ52MRpHax30oPX/Jr8ZPxxvhjIMwatr7bhtHenSxOltg9zk4oADXXomXESRprx2
00kCeqRuYHD+uLCqlqJMmffYp+hZCfrdkimTYcDj0WECz3O5u4rf2kHx053+flJJBVvhOKU//MtM
94VWmOgu8MRDGO3YVSSEsT1g3hTl11OItBbquN9XUHeDUWLEsG0jA2HMcWW4fjYG3IapzJ6LfIfk
XNDWgz7xcpF3HBj6Qt3rIxny9ZHEjDuQMjBJCD6FjB6mj67kMGI9Zyw80lnzHzd5icHm7sRHe3IQ
NSQNi5zJ8d0nXYOMWvMifKJEDPPZOvl0DjMsH60o5lnayL5qjpDHtQ6E9AJuXqou4kW/12IFj9p1
aiQcRF6iHGHcvYSzh+bX7eQH8UR2/UD+qgfy/TOehzS8Znrn75Ifm0mFhFkFCVj+EtsP6KIX5qZj
qYyTJ1v1UPnCkRjvP8TyIUbMfnWgne0dKP+MWvARLiRRSfzdUcJ9TL4Gd5ol3hNVv/j9JnBszmX/
PW8ur3IlLdltHQMm2MFpLJbP0ZmvQdtX2rl9QbYyMt7Kza6drbiVF4r5g0ZcUYogyM20Z898HPVy
N23ImFlKqFSTONHanRr6aJnWDS7gALbEB50V/fEvepMkMQs4murlugdFfR2XjCEOnLv1AJgK6rs4
ig5JpowDcRwsCIeTwNTIjAYYg015Ketq3lh37R7aa4iR8us5iYV1idacdQRUPt3j54C66vKLrNDf
Md7nd/AXLcERlJy1lg+eYh7Dj4ZV8YAzdt6V8+wT3Zzf0U01OmoB2M5yWSdeEXruelXGLoUFcnne
cO1Adj3qYXysfOWCXrg5sLEWIfGEpDrXCn/meO1Xhnz8KUITDpVmhIImT8Xc3B4tdv2fjS7IzsJ5
d/rArSXaz9N1BRk1fIPkOTf95rsB4J7oXjIPsmksNKn4zoKcwMqw8ccQxUh6r23eCUFv0w6HLkIQ
iLypwjRafi1q0x1ZSXPzLeJ2mpXf+XSaYE8ndqzwetFGHCcF2nen4Vn1X6rJlkFIid6c7Ya633SI
BB1PbgA5/ymFtDkTECOYEAlVK7vnceTbH7BrfGhoLnVv1bvYg++qN5puUGnaH5EWGKzDHZrk6/Vi
tjWF3O3+fba/ZVxKtHDllNHfD4+iidv4w/mupM4ygNwdUzE0EU6MV2d0S84DEPPfAN3GLQr6oB5Y
QcV7rB7xgoRf5ST2e5M1jEneB8D8FhFNVCcdZIn3izsxgAFnIdw5M9uUP0KwxxaotJJOiljohmqA
01ImWkXSEqFY0ade+AcTeL0dls2ZhtedQavntmFdH9RHIH2oV2IAGZzRYQ887mvixqEE9aD/B1rU
DyOdgKtovKQxMOE9Iq9YOmI/cYmCV3Uiu18LCLdwVwEHoKrbQ6DrHyv4ZfCXgyp6UwZGJLuwykB7
0zhzceCTV0uecAaq0wmzK3zjOY22k4m7EYmd4OwqxASpMSLBQR74v6aEKAWBdqfDjSay2Ihj8piT
bDBjMvoJqxWAjHR3DtlhWKklDfBX8aUoayTJDzwLmxeUfUYo1e716o15mJXSIKAAJyErA5q90B34
Z433uon24r2XV0dC8k/8Re1994fDBg2EzwudI7ayTG5xu6vk9xtX/KiOUCILv1pT9fSYTiJ7UaDi
kRm77KlZ+dkt6KHgHXqyKDsNvWpfTyiC6V8eniw1WiLq1DoQf9E98PRm9PJqWfaCrUR8lVuAyug0
iPKZrtqoU8SV75dd1747RDwJTX3LRbY2Erc3MoeG+lMlAivH+l+JxUWgJMuIwlqZbo890c+h53tA
dJQX0Bi6ZW0pbLh2KIf0SsKo5dF0EZb8TR+55nY7PCjDt3zpG3OjkP1UPfLQ3HVj3y6nXO+Jfsik
a6TQuJgZbU1Z8Nlb9imTOa54084kywkA/zblqNiHgjz3AgiFh/xphN0P0OmVZ7sdpNG5PdFmn51S
1c0fq6GutHIxcoC0VsXZYn+cgix4IMDHGcOcBGT5bGpx4aNqhTI/k1qOUzU+/LOhRqsrnbXDlmyZ
WwSkQR0Nt7VuKYQ2x0d1+GmS3OLD770HPgJ3dHZilV81Vc5s0bMFwHO7XdrhjCXnfxWa++HR3c9D
iOqxWc8l7Kjh1paN5PiKh0qT0HXdxiLzpdK2wHupmr0Z5G+1thzLknnnBKqYX6i0XVltTSSWgKkh
dHiReNvz2tTcqzUMXrPbh11lVF2zz1NkWrCHldiX4iLdQD/AY6WQJNJyLa0HTUrMyffZDzCqzdAP
5QNm8kfQiZObR2PcHz2C5sPu9dLTXeaKfaEYyJ+HmqGpLCrotzKvCA/g8o5YzxZzMKFOPRoQawAt
Fn4HDNcQDGwDAd9vhZqMMgsvadZ7sDwHUbQKVGHyv1n2nG8bV9wDbvuSN3xFjQSNM3vUmrDYrf0X
iI/j8xuyhaaHkNmmwCxW5MXPlqJvoXVI+VCXzSKbc8FwwdmUejzUUy78pWTcwiIU0HgQZ0Y9OwuL
BSNgncLsWDsdpcECTqH67BF8y9lsuhl9WF0deAuNL3G/cD/kz4gp2fyiStErGZh+YXdsFXv4Nb6k
ysicKVacwKDKF6tUy3VG2Zp76pPq/T+JuIOaSujPa4PntBtsRsB7+3YBiIi7uzBWw48WdZmV1579
BbFBq/KDw6hUIzI49Vzt+nSPhuArafxkorD+xRkMliBkXRG7HiPUPbzwvfLOoGm6JAQkG9shE4o2
rN7Hbx12U03VztgPcQq4TLez5J7Y6iCY5fKTSDkdiAUnBJLFd8dedHJx05LURAw9ZEx0mrAinzsP
6jpZDQtgTlpLivsbW006fTSL07x1HaF7gwtQ34zltd/Nwmiox/PfaesdIi6UXMONz9N+5DUL6HdV
UZ5FXbYgfG27NjA2MjsAH7P3I02I2mVS2lFES0pe6Zzxkk1Tkg9LOXN8TezDk/EqJUbDS9wcVxpi
6788cxX60ErKn21rbVIuYuC2h/tEyPwUiXo9auAAmvxM7sQXwKPJ7XzF/nZV10RbCwfR+9M3aBBf
/EBv3LcYS8p+jJjY7AnxzH447ta3hhx0bP6Qp+CSVmUVSDO/QnI3QsJcjZrLAtVvF0ujH8ZXW/sq
oJ2vaIRZXrXc4wpbuegiIdCjE73gH6llTbhdZK2iw300BY4biJBGeLOWC7zH4oZevZK7FsHSoEAq
HV66SMBfk/et25B3d+gc/kFOasoIo4Cr5x5b4xhPSw6JMzV+iOfmAvvqNHJPg1o7i9LcKtNjdIFi
YN6akG3FKwLteD0FGwIFGb1JQ+qMnRHm8krfJmo8YnHwDzavvNZVbMk3EGYFBIl/+f20S6Y/2puL
HA+r03W0PMVIyFFYfZ+NjFA2BjmhQZK2sa8caKUzTN8yY3W+PS0Zf3Zxr+ImjRiu/d882E/zkvZC
VhX31UDSF2+dkv79SKupDcke/ecZ/tKcG3DXC01+piRxltlra9Oh1Ds4kiZ2jDETAwQu2DJRdZmg
Iy5yCZNL9zNU0UwGs5DAHUxR9iG99GKWhLtRvkY+0qda0cmIuTyKzlSd5ZTldWh82yz5Fm9GcImf
YlBucfzuelijq8s8vuPScVxnYKV36EgWJZaL0bvUyPHhk/kb1gVh5NUDc0w3iguy4DO271njZYei
Uu+pXHrjDv3Ew4fZgFe4JRU3vNTTiQkrE/vHC/AlZDw8tMwTHiV6HCrt6tz3CVcVHiFroxVhjg8b
9SltA4otIBkCkgEr9nKmqpdxjeSa19WsCas/LiM3p9eaERXmBuKjbHE5rwiUeeOCJ34NgD0SZMAs
mA3/NjXOpQUBEHGC/QHI2J0ikU50VQ0OOSJOjKsPZel2EksNR+ss8AIRlMvy3yrWO6BnhFSreerM
RXnxBHUWnuu3Ujen8Nb9re6fa0940WZQc5UDnH9j5eRfFVuQVy3+Q8wRjE6pHZXSMvnbwJrldPqp
r8QsL4TUQ6B199EHxqxld3O+YJ0kVknavS3JkWgXq3heTByR/szM0t8YLG9CoWjEV2q8OygnGwBE
TZU73KhZecDY22AX1fhYlXXzVWCtTDnjocFwIaifax55/AsYQ8N8/NQXf+jfoM6Vd+OL49biKEhu
F3WKcCRfXZxptX3lRrTGE4m3ijSYHbCgXO4Iic8/RfYGHDh0f8W5g0nWFj0tbEaVClU6QqD8ReO9
zv0LkVdu2FFPnq65nWFAx7qdWc5yqOwgaQFYFumQDa2xjr5eik5+Cga38SGxiHAcXKpx96XVSB+F
Ke4QIfJNloKKJWlfs7RKILX1aqaVh8pGBvcZvfP9iPSALwcPoFtmCDpM/a/FS67G7KH9StGDzWoB
szBFcbzvQTxhHJLxtF10VeBJcbKB6c8nP+sgR6lJcCq/MUeLF2Og8HhWvPmFemybEl81s8YwsHDU
rC/T7u3Jrxpw3gAN8YaxUmBbADqVzKaZET+7QG8Ze64197jL5NySEowfV2aV64A10DmFshg+wpN5
Q2YhcBPq4FTH1jd2WxwfqP/vFH2PiRApfSoaU1n5cBRsiUuVRosn2x1/D3aovyTNTuzTa/rgDxFl
c1QEYLvAGx/o6s2cqAqtHf0tnZUyKMDir9RwlWS7iFwtLMX+91rZJTLX/m2boSI8i+2a2ORlUJec
qVjvj+jeW7nx+JSh6IAqw2oAgkiShaCHbS0mjhu5xzVqJni5OEUULxLtP7ZQXtDY2R+FEdmvpE9U
sWJotrI/jPjUiQIutfyM97yqCCvBEIaRhdMJaEe+XvwnlQL4Is3CUn3d+zVyFIPzO27erwvQF7Ep
kUZjpzBkb7xzQwnQsdx9bmfH++CsjPkBWvWzR0h+c/+Yy785riAbdom9gejuf9R6dAVhVI9Su3M/
5mGSBlLoLBtzuXmgVNswLtcvMkoOVwem2C4OY611gZc7LfpGIZhbSsjRXwwL1bux4ygAkPaYOuT8
qdMjP9G1rWUjg69M2Bl6gioH0DGUUes/lA0lcMS2aO4JbgNPz3fJXS435V3v4ejfDH3i1RYmgyjp
u93YqaL6p7IeR5lhwdD96OScR5h8OQnskC46oxCkN9D4ClUNiyWgpeo9DF+jH05G813kZjLlJrFP
Nuqv4hWcVtR3hRNTDGWdoteJGAwHCZVi/wg45Owx8ovNKzHwHLQEyWwiYbmOZ7q3PAOGC34Vmxbb
K3f/GA/ZAY2xBnmrr+b9gBk1Y5JtSCLEYgZ2nncx1UUBCpTwOeQsoV2oSUw7dBw0JfGnXPOQOwqB
aAChh/JLXiJVjYU7AsKNh4FbQ96yKYpp9o+BwhbfUbsbmO7Qrsg6UQ1PfIuS/dI1PjatKAl6n26C
CtzY5MaHSxHixNySov//oaTKD85ufNDxau4YgBzPd/PwdXJ9e0du/KtLs5k61YG5KhDUywkkNbG7
85tvugIR7tNd1eQt5YzdfcwefQ1FAQOD6gEWOpVZyEw87Ir690dp402w7iHCsbitdsXYHliOAyxF
71Ktble7DIZBM/k4hIkeGL3spDVAvjrlmEYFhg5awVfxnSqtSsqK4q6Jzw0kEC36fA6u4pyk4ncY
qaLtJTMGD9gVzq2rOhe5RYUI+Avcw7D7JBXCINQE21UbFuyFASShgBcfjKcv1k/pJpeQgpAL/BRk
gDCZhlcYzl6i8OcIjceVsC0e3moleCK/OBxLPbmSOZTiSRxyA8uV5Sbk4bZ5hPC7N2JdhonjWJJA
VsvBBVq/R7JT8JknY1g7YvoTamVRishWYzdk46umbNq9JgDDAa63tFN0ak64pNkEm+qcQ/vT8hxr
nHsYfqmTkmYAyjYAXmfsCZM+pyGa45RV7YSS3/NbF6xwJz9l9dvZXCvi6GJlynuxub2mu1oeuEHv
98v03X67L0gYQ6cNrzzenH7earyzPXm9gGss6YSkTCJuCimWs5rVJw/Xdxw+4av+uBhMwwK/OaUk
rVDHnwArtLe/++S8qH50uQ1FeRPNCqRKUU2O1bDO+4wyz0NRyTzwpNtsE+VlkP6ZoUWP04aibIO6
muAODoF3hrieq7W/mIGKyHUjbXIMbbjm7haNxbT7ZX222iboEutkD2lgdJW5noo0yPcqvDz0FMAg
upNoagqa4E/yiCdBqxfH0KO10bbNzhLk4rzwlHZfUfmWmTh+lpFBI007os1fg4S8ntQ1WrzJVG+x
+NscAqFiRRqYHdzcVlKODhbh2tUUovzhCjsbFb7z1oit2d+WnmR8FLZZV0DaV3JkxHujUeFWLs+m
sXVYuG50k2TY+zmlzIUvoX6xM6DXEyxOLNYUi1csPcDEgwOvc3oVmd/F99mEh8lo4KeNmN4WDuyT
U0d62JiEK1pFzSdrJa9mlAt6zB6nIRxNq44mKiUiJmn9DlBaBh8HhSsLob2kAnKlJFFQr/E9SYAq
lLQ9bd0nv7PGyX4rSqqEr595lokVCi4feZl5RmFSR3NExU4NzwDf+C5jsk2Wv/gOSDIfjD3Z/Q5g
z7wnOipR5J7KPg5G1fDeXyLdxtPur5ol28GETEHZqAuv6JUBxm3SNsorUX90gRpuRD1AF1X7Jvjr
Gb5TcVO/Iv82CzuTSxCJgnTYbVG3G7xz5EsTE6/toJC0kiBN/T1DdFcvvb5vfMD+k9SnsWDG5Bnw
DGxlsAYKvAFunMaFLcDmIKE8Jus83qrIZXppqWMAInplia279ptGDIDTjXa+KWAfQGdY4wIqdOec
pxTOqk6ihNr9qpfVDRDh/alqdIlI2nUZlPgf0yMY+4z133zQPlc2JlDE4pJaNogzGe3FR5YoWg8r
l/wlivpdsazoYxQNgej0j/J4OVAt5DbueZMfi9I9b+IsMDUPJ+Zog9MM0FYbb8izRBZvRyBT3IZ9
e+voXLO8LhaBMrWxcaXtDSVIP5OMFteFqSoFhQzFEGcZgH8+Zck793x9vYPZOdEflFOFmdUJHklR
cvMIMumCA2pNEE/msWn6P6WYO8iCS7py7FYSI7voLIG+nfMHGa0t36rFIh1qh3c+zSFjW/UwX6fN
z/P4CUjZTHgJlYCYAx8udEynePFzTwmyjQMHxyz1c5AseGZfIbtQCA3I1Ez+W7VO0wCx0Aloc/Ox
WAqNhZIG3mQqTrGACpRCmferk2/N/RVRXK8Nh1nCQhYafxlx5Nf0LWxuxu6yu7TP0C3+wj1FdeDm
pqpOXCib822kRvuRPlzl6GYH1KwNPWwiwwa/9u5Qcn/Nd76+Nlq+1D5cBlBQiloevCdaSqBKgF1y
4oCgfxuNgsbeQOgRSZ7SiGQyzEVxD2n9ZUPi0ahXCp2KzRwKjGSq1ARMEhSWoRI9DQt1tPzhn9bY
tOdEOqWqY6rntTwiViKrJxBzFbrjawd/NyiGnwaYFqSEja4PIDRp4epg4ZFCPkNc+pXwPFnu45L+
YfeAA9IOfr8Zs/08rfj8FqbIou0BFXlJNuo0xSCR3d6CHyA0kVA0f8gV9FNx7nwKSREyfjQVbmmJ
nRYW3V9sbl1cf3oK9nuK0dDw7Wg1q0l/e6eOgipJimvEUB4iliZYwIU7oYrz110FCK7zD6tM8DR8
V8hEudK8hI+u+lMh1OC2plT5n0sEPtf82IkvTLilDJs2Ew8ATzY982eB0FFntbOLRwzbPX13TJL1
QNEwcpmRNpQdy+OIeHXEPgJ2rg3wC8DuWRV7UEwJQzL2D7TeaPm5kaX2cnnEvc0btAiVsUKXzyqr
izKXsw24dQilMx5OxY16bnAhjW3P9lvCHolj8HrwVqvdbq7aM9GqDhTfUV4uVzYBKxNpqSk3kzid
R2eEw6oruQ9i0XaRmpv+hTKXXC+5TUJjpvBvQxsZ7PpX/rHiPs7L2zNjrOUrwXr/Orp76DiDcpmO
5GPp78QN1oA5kyUi0TGLKl7LMvopLeug8OkCC8v/0nZRQ+d5pZbymtf0njck4J3nCCuAH1mjSJQ2
ePIsA3e+taJ9JC1uLRjz686XNwRp1IIK+qN/NRFWmqava+QjWCq8iX62qbbUnFM6SEHzwcjtMoga
m98ViUBtq9or+4fKZY4O7HQY6sy9RhfTpl8IgyfEA4lagRDzdzIjR3f0IjWle/S32mms5qFD+dkw
rqC0Hjsxlb7iu6qlT+lo5zoQ8LLgZFonx/kQuvkwv+bdGkoW+emclNvbOo0E0h7k5SgZE8NMAC31
p5Q7INKDblxkUpjGBBnri3v/DuIyCW/7i//VmViilpF0yrGTnFZmMHrSHr2IQpOq0cAVSLPagRbt
MuaIt+gB1kAY7wr0M4JB/jo3wv2rNQ48nqwGZzcEez9Pu2VkuoG5W3Aj7p/2ReozHMF8FjhVRz0R
WBB+6jV0dDWdjXIqEGK9Q5U/anqW5/BnxgF2UWhDof/x17LB+Urg9Xnp2o9hDvjEmQxmaZwjwrzf
RglGFAcCMdmm78oesxWpRB8yo/TaSLHGk4uxTFg4hIgQk0rJEdbg7kidGdnQF1lBSw39ItmgfgCE
rKIq41cGT6EC8v/M7pg4zaCBXfeNZfgx8BpWmig8XYdJ91jHDLArXqAhgbixIjoa75gtT8Ng3Jp5
Y0sRUxmYg71IZkfQi6xy0VbmLaho00tYuGPSdbVx+o97FWqHCLRi9rDu5GArE0J+BVHERlj116KD
daQMBOQOyi8iME/ypQRgIldZSsen4A3x80LAIBK17If431RorFDF728/O3sBMtb5jnBEGYwJZ30Q
W/aPvZtECE8P39l8F7W+NnspM5atJYnkc77r+1g6yZPuj1Op7fF2Y7O4BAdOYxjEdIxVQuaDAXLr
kM+W8+cugdu03ZEH9JQZQleZ33XoImIJCkcOfNhbC6eAOWuBwGh5RiOrJkP//KTuHiKyEYccto4p
WatEhuJWp0CBaJBWUYmRUL/exv8c0g9JTKWi6nBnVV0u/3VI5VevCM9aM1IPT4pPmH2JPJBUMrZ6
3UyEQGTWjges0xe1chJWRRHKpH4O+FguXvIHRipYFtGFTMeDqE6dnAIzgauOBV/TclUbeBdvYAZN
YDKWuPrpwSYm/UdWs7ZyF91gaJ2ccUpPEsCzq0FdMgDWFjTPfvs/s1Re65cth6wUjeYiMz64/eZb
fCP+2J8RXkTVJ+LVb5latardwnkKb4oXKFGDAJfBm4OZgesE2b/kxy0EBNQXlTStS2+lGimxaa49
4TlDAkRSiSS1NTOfslViKbXy7UNeRjoPJWxxac6USPmW3JT9NPthZ0R78H7XoL7mnhzNo6XNJKkw
MSMqTYhjlRZI0IBzrZ1GFxZAT6+mMy8a2RNXxdfBZroYXEFk+5ye3uwDGA+PWEbg/xX6mU8wV/Ty
O6uJSyAcRj0YBmmzagESL2CNZoQlbg2KPbgFVY5vWK02LUTGDb+gKg4hErjWdl1EjQ0BIc53cdrn
JGwTklnb1XQMwstMl2xks9iIr6zKp5bOgVDc0dEfmfbuwEl/0GIGwughSATtnkLnu8aaQMi3s3jc
wSaduFwaFEKHNCKvZGxZWrJbl3CGXPU9Wh5fVFKRuiGd33E318gC58ltF+wd0FiGKSkgHJls11WT
i2JD2PnCXv4no3PUOuAdPk2V/oS7i4WimZ/X6zINdAxxfE1wT3ygSGc2+gh7KHP0LmDyxzwlXmaZ
BgcUPpk9PAk9nJ017ZDkSOBuR1oVRXtUmrj2Fg08vFaY4upsnSj6XDGHEx3ryX1f576IRJGvDc1E
BZ/o7AdXUV160Ck2dE2h26co8zD/dwn1AOx74ZJg6ErK74zk3oo8qaaVVDNQFlAtYmRL67S5j+YW
E02lVvFE86qYF14/0W91J5CBxa5e37v6u0tX7iOXhpu2PzcKMqcUn1xvZcZvm3wuShIyALvb0J4u
HMk7/CmARqp5VM3Y/483IiVE34nnHuXy1eG82IHTMpuARvpeUvw3Rw73a19/NztSqdqSMhBihppU
hiM2sDBwdu9pmN2bmRjvdqcjtB1867GyFic00nxD0IM4ZzLB5tOKXFtGpVWZ9WVMLifw3ErZWQTI
Kwx1RudfP4Txy3+IUqCgt+E/tdP10ETYp0TWzAuRUMcSTySABZiCOxRGU7rRzBb7Uy4WkZSPtRr7
CRsFwWhNtAGF3P4NRJu78T2+DNyKtBuhlGFIqkyYeI9ihZJ2qCLz/Md3Kq6gh5hAzniQzZPLW2Lj
80VIFCPvN7TFvL3QSI6t5AhbSp8m7uAxqLGewmAdzqLq3NhP6WJmXSGOIgFBdrz+WLjB4lBheS7q
6V5R9lR509mv83GAeacRJjTDgzspC76R/xs1bW9q0XqSrf3T4V5bzkS6pRb9M8K6UaRqd56BahlL
pdchYNeG81ODZCIgVWS4CQFVZk6/UjuyLHXSyvSSmP1GXgHHuve/zu3be05NHciTOfqRrYBcFrKj
e9hDrMd2LQi9T9ugG9qTNGzshN7T6RpAofDpta288vFnhzhu0hQSvWTq2esy8iiNAjEXYVVkoAl3
MVYrJphbmpih9q+tW1bUSqJ9OKUn8LRDEWK44WKzwWa3fTIiqogBJ2VlGwZSpGpcA058mulaSUqg
qKtyUx6/s8/NOtDz3RKhvI/AD/sE+juihllrGb2u0TIvomBqRumZzreFnQ5mZtolEhntGxamv1Cb
RkEsT9djtnAlHelXcV19KZ5+fvw1bqiU/Ukz8kFliS1A/SPbTdV+cZ1psVRek8KAMDlXxJIvL+cL
oIS5SXTz4tPOmMcrdqObYONYOXfPffeSbxilyIiOWcVV+Og59+RRk3mNUCVwjZ3ApP4vPF8NJHMu
0SpiZqid7Pflu9+fWoPAU9Xh8ErvyfljhEyvcOM08Dh9q3DWRtgUV6Xoliia1PcJpQQrWPOJrNwQ
4boZ0d2osx7u9BlvIjvkRvvGCDwu+o7E6u4gANN2HXXtnNNqrdvL0jjWRJi6CnpyjzHgqqieiIG1
79zCF9vozAO0MykykSjbNr3aF80l3N0GV+Mmq6N9PP5hLiZz230IKeZ2VU5pMQ8alkSv7YfRlu+H
PBRVcDrfl1ufwlhNU9/QZBRZVuwknXpbv9dcQQYqk085oj0lXE9fzOrx0ppnlRfqiDvYtPNahAmB
o2wMQ37HnVCMUwLw+ddLZOKdK6LBxoZnlnQgXTpi8KEJVyL8jsZkGzItETw+q3W0UXhqclKmaxbN
ET9+a6m+q2Y29e4IqeNKhssHczxWpo+7wuOS9tRHY9dGAOecN4XT3lZO71z6fXz7eO2me/dzKBzM
Kj40mhOeM6k7Sc6MAjPXidZnoOUUlrh9O6PB596wCwR30vASjKiCdFGttKrTAix8gZswVHEND+7X
wQ2tBhE+hVvaQS1VOSHGOTb4lX6xHE8iIcQGWB99tkW4AZrShqHQw3q5nnmXDFqAuIASzcxtvZx+
Zii6VVs+OKp/6iJqBMJC38G1EGJeDyFnUb+VpadBfWZIuatW2yO1E3bfRidAUIgZw3F9HKjdcH9Q
jcCAMszQ97gML4z723Ij6QQyb+81xvO27rQgJfv81WE99tNYoXDrTGX8h0AyrM4PyZwcYBI6VOHD
HN7P7hIcUEDhLOo94IBUVYUOm0Zng93WFk/PNAlPa3FJy0h38IZnBkgF/TGeSW1+i+T/WKboZhqx
Md0oFYDI+uecaMKg2jtB1luh2ONa/KgoLvllKe9DLI+YZkT8QOtEKayXhPFwwm53n6lg2X9478ag
jHAKk1QYnOeu8cPHCoGDrH02eKzLmOsOsmaP5+bFKW9kA6Ul2Pl8YDh4M6/PowRzECozGzeUYRVq
GdBRgelmembUmT2NMs4mgvvPyXB4KEa12M+BfmEvpaUB/Kymkj68rT2tTyoDpYcONVNQExmyAr/E
ZIh5uwf+2VYYMsUpCisynnPGj9YdlrT0eKq/ljN2lUZPpDUUGgrUJORoZNNNQBCNBnXezoW5f6PV
p0O49XY09UME2OtUz+Qdzqtq386ChLkGjaMpeCTPaGIyu595YJdF3AqoQTzgQybTBnV3b6alni1l
6PtQLEoNVQuHiNxnaJAN/K0+k8RZyNMjwqY3j6KDY9wzqy9mncw1IXMP4tV+7ZxsxCRMBl97oU4R
/zIKQVyCyuRegvbgteJ4sSA54M+l5ykCbQK+a7IzPgc7FYJNBOH8at2eYfFhMLYQNfEP3EJWz25C
OsHtpNGCrnqQC+zcrZEG36ERYj98iK+pPTTP9Mkr0nt96LgI71M9CxnhYT5+lY8z9VuAIzYIXFS9
vVmb06/qeVznXGxpILeSnlxMZ/OPj/m0Jzn/YanQ4I6foF67Tcq0WS0FeMisXd4wdyXUPG1uM6qT
gAmtk7DNxWXK/+QpBJrWkrClqYgn/rWR8SGdSLvTmvWPTykBSQwXToQ9aq4j+80u6jd2+UYAp4p9
QN1KDHBlI4hYvvL+ZXz8RZzTKHtzO7+id3TAXLtUqGsoo6w/iSdWpyDjNyJ1rXZMiXzxDXMCPRuo
13xr/QRBaitKTR7McmzljMde3ObDY/s3uxIg7CAPhCyAHwr0KMeUgePT+elHrSKI9YsWVkd8hgTi
YnO18GajhnditWKeq+OpK7fEX2HXf1btx5DKIA882F49P1nG8YzN+hu/tLPxeYMX9YxWNnr0tStt
HdhNlJ5TcKtRSl42uMmeByG3cFVQhcJSZr0I+LjbQlWvECP7bDj0Mrt849Rb58sKMVo0LFfU2eIA
L0NzeBlQyJ4UvzOlxl/z+lAQkLUonHi5A/okRwd5JkZuTUWP/atCMDKTuyO4AMSw5LehfsynL7JQ
rUzxWrykUy++fbW6A391//ZXsqMe/MW7+4i1PS0ffFLzXHtc+fpWkyCIKY+EdmX1jYf0ewZli3At
sujcsODsM8Wu00NCiLvDY9+62ZlNmZsDJlns5TrtQ6PgDMiPIXvGrk0LkUlYcBAR3GRYFYG5wch+
PWTaHBjqcaIpK6nsWTV+3SSObRTieF87TnzPxdYqCmfqR4M/2/WLD3i49EfjhFkEVaW2Y519IPgX
/DfJ0P26fpoBrTbIoq8sfJfk494yZa8uUPksiOHUQtd2iEKEwd04B3+oHawvIzX6C3kznecL0EYG
V9XgvXedTL5AEXhfs+hRUlJGL89OMtTSzUyIfQQdaDdFV7ebhMDI1KYhX3lQaAE4qML7jU0fy/WJ
UbDiaC4EkkVk8oAqXUSHPSqVHUCSLYl337YwtkkyHDtm1zm8V/8lC2lLMz0cnZhypxNcahQNm/eI
hEMJ2sB1zN+h/hJ647ozl+1NHNRcbYEcsADAehxzB5AocZh9tmHLyVlhlliyPFLDWta+rG2vMQ+k
RS05Ss1nOzkf38NBg0qA0fvta7yslMG3JFU0lnqyV5BmC3uerSa5L5DOkYaxDuqIInfQMEZpaSPD
jtUpWEAQ+w0JSSqTDRg4WErrtmZgt5vQiyQ8qzHE5TJUaBerSKa2ukEIapXln1JBiaL8iadomShW
EmpgN4ZxPMGhmNUOF2olUAAK3yYg/vtmnjGyqtkZohR7R6kNngnNEDNNVJWLqCRIVbwZOmonut3a
CbJ2M+9c/+9AAfJjoQAUOXoxsyLsyKWVThct4e6CmWuuGAoUzo5dnudSWvchnowlph8VSI3bDTyf
aOoo4y0FuvZAK51cx9MF/0BQrvlRt8EvV4y/bp6yrjmF2tFgJ25HYp97wKbSPGCaxwisRXjRT1b6
nIBbG/4gxRU2+LTUH2qxja+3W5GCIR+rvk9pJ7hEDVnbXbN1KVHF3zpeXIogbnhTTZT8fHMX0oIZ
yIlxa2KfBTqLKtx5ty9noZD+34A8GJUGEuWcK7ygcZ/fXeNpOsnmocuoiTPtQcCDcLKR1p7dCo5G
rjYQJCG8FZfKpYupkrLSA3Q4UZVZdK82sU+DpAkYIBB+2TJ/T1O8pbBgUpAyW9sPVsHt6jEEOTC5
hyGzGw+863ToCLZKPA3EkHwMIBUO3HnMVjwQKgnxKLYUN90Lv02dDf/FOsC8JCUNyQdMWgPotYD9
9LfdUPyeiuDoMDYLShxuJexqNVLFAMOCls4x1BgG2I6yk52MD5B+PfxIiphYQY445rwXKEazuHKS
5RXeIkdI+EoC4zgWdvnzRyDqbk2zHTpfT4wjifPvcCb2sw2bd5HkgY7fJa4akDwdjJj8Jruw1Q89
hduJOH4AXWODOb9y6D/ojIWsov3Zri9Ll8d1AqQO8PtyW+iBfRHXvuuJkLKITbDl4adK5XBmp0Lx
nGWYY/PuHvuYD5ENaPeU0+AAZB94bo8PzFCT3i2hK7t8ozSPMhnhU+Sj4j5rght+5ZaxRviZDMHI
hBuktYJx7D9UN/uGrjZjsV9I5EcQvFImRY+p0Bwt9P+NvQdu9qoyc41A0fveiDeZ8z4QAWo7Ad7p
oPzDyPjB2CQ0nanBhYI+UbUKEhUnRUNA8hc2fFXXXVNct18YgMXKcrr772Hz/0LogDPWLjSASx1o
XrwWDqHW86Qx/adpoDyrIZqI3UbbubnNySMVFxltd5QlreZcnMBZXGs6j5mWICP2Oae7FS5qJ1T3
cZvWJP3+tImYycgOPYpPn6AB83Y6YQ3W2UKJqXYjVqZ77Jn6wrQaT+ADFa3DjKMic9Yuu2wDJsrl
H9EzP3SQgaEMo5Ol1Q7eWWq12FLA/YfYHsREDgwVZTyqY5HXcD6c58eH5snXlvWavdIYelePu7lo
EJdL5X5wBjNBBmMVoP/JD0+mFNWalG+ma5aWgoJxznxKhBfDiXI4s3LFQl2Cjvk2/uSR1G+ydN1j
d1yNwf70Ju5GRKncWFTJYB7YAh2fww/EmUVWaZxPvWi4xg1mauFkKMPIGcb4buHQXlxjrwJjYdGT
dtNjns2bgJ6eOkJ/XuSAtfyjz74PcTtc5Et0g03dVoduSjFMl0CaH8xIgjnZkjB+TNI1tzl4livA
OV7cDXkXHYfZP0r1lCLu/4Fsn8pYZXKrQAC+7Q5Mwu8woCxp0oJYga3md0t4QSqrhkb3JUXASS5W
0M1GO25kO+6B2meFF+MEOCGWh9DCQoS+sLmZSKZiRyDNSTD3nvVcshKGbvwi7CbyVCJp92kZrwlL
vEsl3UGkZEIyEuUtUcSFcCsDxLZTo315z3RlvJAJf8jPucpRvjJXa8HOjh3rkpTVT3EkPSrd56Wv
QzGP89t8S0X3tO7p0tu9OlrKRqZSHVBT+0Q70rflACZ1W0/GPcQ5mZV1EIAEAjXWqfNw5Y8nAw9B
o7NtLHxBRCWqmQBD+/9w1X6tIkY+Vqj5Pm8rizGlOGNh+Xc95nVYYJJYAkStEiNA1a3TulH8HLWK
vZL53dF2IomsoIWBjdNuGgd+824JU/0aNwDYSd1EUVl6rYX2nOixHDE35TfK4Jx4l3PN+vrtt4e3
Clg3MqPO05xs7JJ/Ugm8s6m+Mf2dd5B16d4D1YqK2LXfu6mqi1uoI23Fm7tsutS8K2qVb17mC5eb
7QkAq+2kGdGq6sTsRO5jQtmT8/AVxkYyxxu9YvY1QPXp6YAVR8lAa3mDH+PG+JbwkWgmj9DHHkk3
9hI9xcsRR8ugiIn6ht4Vay+rI9Cle2Vq0ZddIoAm2bXiqp1qI53/9v3CHHfeNIb2mUzEf15Y6Pra
YjVBUHeBEZW0AfPcUNiNfVd/0T6u965E6dlNZFgpDrhRdDRVT8kL27dsdfhRkTAUWZ895aVgRo+h
FQ0djUIJV0q5EiXs515F9IGdKrc8AIl5WhfVjo1Fu97FrqvQHKMTAFiHHotQxV4l/3L0WUG+WT3q
WZ6TD2NjYn0AjikqLHqCGKE/6JK633i121vFS1U9iB6zhJy/qCm4673/Qbbb4nk/018bsFuPmVMY
bzVz5Ut5wNFlUc2UQj5K8iOrQhssRtqeOjj2Ffuf2n/BM10+Z3iH1jEmYhlb45WsYC9nsO4Js/Uq
tBcccfSaSDATpJ/UEMEg+qNscQotcX4BJk/Am6i/7YZDFFqhDUe9FpNiAvO2yrYXuAgoDIxkLkFy
khLAM1bttlmqDqtfLe8VPT3wIzSUIHqaomjNZPu+Jeegz+7gxLPGRXm0LOrJM83woeqDihGJ4SZG
txkSaqiJRlvw1xM0jv5VangZ1fQ2X4Ly2wqqDEHDd6x72+zbl72zT87Ptzx9Fkb8Zi3A+dPK03jQ
psKRM9OuB/smqfoRrxtHQ0Z/jIxOIHNv4PYyfUPdThFDSTQMmAK03xMUv7RbY1jzTAmsMkXhUA74
mXeWUU0eeHcygwW65KDFXTAaW0mLz/DrmPtxGp8Is4vuHfVTVdpUEhJvbHRI3T18dwL/CE22BzHr
K9xyQUKQ9oKykLqgUHGBmpDQd8pNptEDXI33SmStqrvUApi2u25kwCQg+ogp3j7dr641rKmSv8We
JU4fc7Hs/G1QHFv6e4Zj4EQGQeV1iGO48XTs3t71SJrWC6hSNN3rM718GGJvNDrBqogT4UhdXvp7
KT62KOO7TZUp0EsWI5D2OB8W0fACZRznzg7eldwqpXTfsuBtW0j1cJcCd6SQ+58EO2MIGTTDBEN6
sWmtlYtXtDUYwDKC8Tpf6dgC/7qz+OEaQBDBMLMRoVAFT52es9HMRN+N5AoKjPgChcjHmJTCn7NT
qcqOlq+Vt23gpBrAfGRUWtVDqgzl5pR8Y2t4f66f+AH7dPmDt3z6KI4uIPrwQc4YqCP3Dpl8Uma1
DfJ7A8w0BPT4wBCDKSyT4tWmhbGRc5joKtPT1rNCOELiBdngRUKumZr9ZliZn+ChWqgOlGALN5c/
z0W5AZXFakphIwHoATYmHr+k7RdvgconQufWcnFVmPwCb7bxhTZS1DJqehyA2wdTue5kM3zP4+op
rKw9We4cb6mmdNgpJrB2WU7Wc3+1MVTv98lFY58bbPmOa+Kn6Cj88UkIFRCD7vJ07V84es/xSZYJ
C53C2r7/FIktRo3NKBgmX4ly9pgqaS/kcKVnGDyirmsbe0dYnDrHZ1tRYKpxibQxKAh2H1+cK8G6
UkSynWVHXnpCrijrXfgS2L4KeGaIdqQUKem0UUvgmqtSgvFmU1Aqy0JjkIALhkJuI/tNJK83QB3v
xNcTlQ/460Lnrw9bJHYXeJWn7tO9tvr2msn6hWnPgL+ipHmfhsRSHQjAVBmuso6IwyRXVs16Uaja
3SctaeqnKgExIXRh35me3MVzwKzDUaa2yqOT/VJWQEVmxDnWMOw4B/CWnJf/8eJ4DH4u7kA42ODR
4A+ryUFicx/Ag+i/KtG3/X1ZKBawNKN4KD673cZ/9ku+yZTJIqJPNioyJmtmgbRBf+7hSoe9FImL
QLWn0Agdbhh2N5XNw46KmzaRMQlA/b3995QXEYqv8y4lFdOoLQ+9fjPbOqt4O8AULQJkiPnDN24c
sRiwW29JkRW2tbLR04+p48XAvBRNLy7fPALdtXFlIht95iQFUaG+pnOtHrjI2Cxvt3TXimOOhSi+
3aaXcq4XMpNXGtUVNgq4LPfCW5HOzdvU7yzzEkrg+8PnN5vhZmlo6CRN177f3dn79blaR0wJGYC8
jp9c3/3lSJ5HO3XiT43ho6iQSU/8WyrOrYSKzYie9zNlvBNxwRRzl0tRg6GKOeXd7wxeOR0KFXC+
hpK3R5G6PTwsm00vne47BRJSr7Cdu+uG2wFWDfqPyC8A4dTTcP6f/7TQFj6RKSjuHVo1nSH/F6qb
0ycAYmKb0IB2fNLIRLptwcItFwr4fviL9BBhhB2cc7KkxjHcs5cu1r3a9U76OZtxCFcDmeaytpdK
GELm3B3XQMowCBoSfdKXkx9mGAvNhmOcPFLozcEIw0tELPWRX0Z25sjrVbISdMvHmeHRO/GsMwZh
Ki8ySjynPXg4tl6vZu1PcA0fDl5y7C4lhqquOPgVFbu1B6lnOeNKkyviSwOSWDSpO8ap4yxlDq6b
Qhasc7u8fpLmel9h/nXzpDcEYVW/8Irfd502GHixd4/7i414Mcq1xewBgsd0sRoCXN/idUD110Bl
8sLS2zoIh2YM9zkf5HhjcHfsQTlgGjoDjwDQisqZvPJ5cyvuCcgD/q43h8jHbFrr6xCkP3XvoN45
HADKFmvtO/XnSZ7hRCcROfudltze96NRUmSwzNl6WM93oPiOZbgl9u/PTDOinmZZwodpFi9SUVmj
+ap3NG0XALN/QgMtz4MjnjBYxq1FWcy6oHa6npt8xOHQ81ZwTtWrxDWPrFQ57S78P6aIa+nm44eQ
awTm/B+hN5tIoe6M8aWpoCOhRFI16O1FFWnaxjbMaN1gVFgWSZ1lQGUo4F6tliLW9CauErP4YwAE
6PPX9rhU9gQZqqByyrK32ffK+20Gt5MRRhHUdoBr5eorjeZ91B8I9ChY9yBRgSmm0TqlEo3uHOy5
KxxzfENgHcDFpHvFhGdBSbQwjaWJ/OLaIkhOtvyiLgJxyLQUco9hxuI1ChaQGD17Nl9SpCLbmZ6c
pOlC8QMB8+5TF06FS10+zIvXFjKwr+puZw+PFaDGrMk9YEfbqnD8Swd3MLPjjoVFw3mR8HVL3UOD
mLglqdt/NAL5x40/1gbObcgQU5USAMhnNTXK3QEfVF8oaNcu1MM3eZuhO565hG/wVG25QaWG4v9M
1gAc5nGECVYVmwg2DGRfIoyEojBP+TT/NqFJKd2+mNSefX2XIjpJaxd4+gFsfsn0BrA3cb6BPLKD
Cshmpzyt8Z+u7iuzcpTnagKTHMT84NLGSvvW6UQdLZSaYUoWrjWon4oZsoDl6mCXSNO5nD+V6aOY
u/dk7PWk0YF7mcHPTr3YTUd3MiXrJgAh19A2G/i+NItwvBrWN7Yq84CehisMkqLA7dvrqQ+RxPB8
tlXuZk4qZd/JHiZR+LGHQ5S6X9bsHA60bCXRYYkESwOJJwS2wCBXhAv5UQs9zaV5XhWIra6HJ+JZ
spIBKi/OCitLN9hjYvOvUORPEgWwSvlFPAN2f1TuWzJwf8lGEQI7tqrr6N3T10sAKbKM4O5kZ2ZE
zvXffqGQ80RSH5UcIqdZHT9VpwpoShMP1rQxmqv/tkkvDsC2sb2Nud/wQJ2zoQyBpVhVhD4XOmYp
kzGNFa/8zvqNb8AIhvyumEmQaJFyUQcVx+EWZ0RuAeCb53EG1bJUpidy4TizkV8Fx2JGVTcHBuGZ
lvILQsd4ORp94aj97obS9Xl7n10iJASQcGf4NZzfaENdFD//aCj6fSFqIAfKTh14vBFFY/P4MjVC
RQfFleNIu0O5hfqPCJX1BSkgLUwRxIt71MnTrzeNROSaURzgi9Ni96Ac+ozM5FRrQIPF+GIOKUAt
ld8AkGQHuZp9kL4nlVX6I8o83r48MyPcBsJ9una/de8VwuNFgw62j5PinPwy5VwyRY30obonCCJ9
Lk+ITvoorOR6S7F8eeur0ZCXQDurNLxUdTQoxo4SvKCOQG335vVHThKpbphdXutDKY2J4fPxvHdu
OjcAUjyYXnH4cFx4McJvDa/3BVfdTeqde3NDrouS0zY4YXph5+KFMt4R+zWHRg23vsEaaNCIu+fa
6zHeidgYWqjlH94IpbJfOXXe8S6dOzM5nHexK3ukW4RNDuVcIkxSBvn7FgfIvtMH5OQ9apipWigE
wdilP1u5XSYTY6tIUTc643EkG97XRGqN/GrKElJBbuvM8xSCy/PoJ/XMPDLDpT+PQ3infXhUTnSz
gF6c7v56FWa6UEJbqZnHrgshlc7L88lD6LBahTMC8LYQfZhoI0CiKDF7glrS8pB9b8tbIvNKGV0l
hg+r9NMMgBA8XeiKx/N++XHMvvocHivxHvuCkX+z/yeuN3vvCDjFhB5brsXpKqKmuDmiwW5uSkG+
mxJM701pqephK5izbYmPrUpEZoIx3AIHSx9sC0K4/uQDmuJuVU2uKY+dYXedYPgWSjjlfe1LOb7c
+n4d+c8TWn210+KrP9zdyxjVlFcGWX0CIKg//L4GqnDaCTXHcLVEkrWOfqbSjaLKiQ1eMCBgG76m
/b9mMliATUr7ktAkFJqRPy9sSdz1OKszwbTVARPHxk2M+I8Ac2BgRkbxf5MGQNqgg7zxJXYfoxP4
nvL08vZ4Jk4NmxRZnfWx8L74bnNfcYtM69NrCjveqwvjjHvyL8L8KRpwAHmLOyZuxu+OFQTnVJgg
4W1R2RTJopXHV07Icf6DlgjyjV0IHYZ//mtjc3IedFn9u+B3hU1nmmgF+uKiTog4BTogYdE8uouY
/qCoF4bSp+H3eFGQJfzlb7sOI3INKBPd5rGttMlJrnrKLX32Hj95weIc3MBVxU2rfJnMu8NRoVBk
7/+9gRtBO2SDLACJN+S66yKkyraYsrDARq/GkbBVKocrWQJ3ecRIg/t7DC2ZebADlXyhRapa2oPO
ZA7fEzMDD5mff3soGF0hFnskKFJvtgxQ6YI6AKTlTOkd4lUaeRyCRmQJYUDMH9RgGcy0zA1iYSPG
v086j51364XgCGQe55GdakMNfcyGnJuXqywdCBMEiIXZDkOJTkk0PPibzmMJYwHLs0XoyRANWyGc
6CMJuPpKScmEedWXvT/a5YzaPQqJ/8U6anRkmPSTm9D+hXYnHnwXN7JzxqduceYZ1kY3M4LJOPzQ
ZU7F+e5UxIQOwnsIwkA2Nl8ZMKJjZ9+T/ndXJIsOo/4NQarioG4n7mSiVVJ+GkiabFUw1QbzFuBJ
b+j6A5H3PhlBYi3RFV9fWC+1Y9C2dNYiZGOHAnFX1z2rlsWItH8hvVgak2ovTaQTq15EulTD70rW
BJFw0ySe5LB89zzS8Oi1hB08tDH1ii0DSwcy5MS0Zw4VoV5+syBbBxrHQ/SZeHjvmroudGg9hLYR
Z2mjlw+QAvl90kXHej0+9IqzGSBLkAkypbboRcXteHytgLGmonf8hBbqwPxlBdMnh34u+DVWZXvs
ZxvOuiV8ViT+/BESXrsYwD6yMbH4v3BBzPOnT6ClQwP1b9UNJ2Al2yg6+2mN1kqRTMTiXmoFgi8X
SWFmxdkFczQ8UnqjRyyPmvDszbt57p5Udz653Dzd4et/fSKRKH5QrSpZXPHctpKXjP3K4XTYuQeZ
rtPoIARCPurTpwX+MUrRqAN0zxzH4VluhUNTUn56Gly8bQS+3v+kTMYzIeDShPC4MIqPcBVTgF43
g98aC7XjNdqc+J61SwIyKUF4mq0X0IZf7VMHfrWzRDuM2VEXjANfhY4G8yJF3wFsUv++D5qnOvqN
RU24lCR2g9CLTVfka9AQZJmDArOb88Dmej2/WRN7UPmNMUJtBIWHItlXcF17nRgT3XpG1tZOhp/0
dqmaRmQKlWYJ0NXRuYfDTydTthJ0BM0KMVuGH+QOh9bQZGZ89lADZBRaycaUXmeaWnmcMvKyNpCI
Myv4pJsB1AgySVrMvB9AoOcixyRQssA/cAcLh0cZhewlRRRt5kj9iIjmcCDSiHpWNUAeHjGtALOG
pz1e6BcdUeFEyvoLUFJHYQjdOqBxTZUazN8Z+3aFT/MvmPwyhsqHO79PTY2RnmHBd2VqJfYFHWXR
fHAOWikOsXFd94OazJCrBUkdJeACJUoLcJuMmPBUmeAqDOu+oUvmZsEugeigSW5caqPYnhMC+FYS
3+f9v7r0qKVuebpM7O2qDPe7FC1SkeLLSUXJMd8Ld2M6b/m+3zynfMTxarl5E3wUuBhDE5VR8nZO
JEctReKfzZp3yEOCBoA4tB7WGLjoraOJWkkp3v69S/qdhx2hIwRSa4rSZF4YzOoNNv2HxNIEvpBt
7hCtxQHhOvKwnQ/YcAWe0MApT0LCziH/C2h71umrveHnrXNz4hGDYNw/UfiF0pSIQo7CsI3bs2jJ
8jLqVDcRGqcvPymcIeP7Q9T8IustR2G2agYAvXgULTZvSBBvEDUZrTEjlo9XDRoMdQ5vBNVBCcfA
l43BCXwJC7vf24bEz4HnhZ+ApRodQg/7pSUgCC74mxxu/5hKwr2a7UtJAijZV8dTNJryaDF/fjBJ
YPqUZfiO4nA/luWwC+1u+vuX+ZALVJgF6U1DJaBRmW2zwDYIA4HDH7XbJEMixwEG8/p5lVOTqGa/
vrjOUVHeGBOUNg5M+kae4QhS7TEtMN2rC4I3kFt/8Hxh4s3XzKsIybmOcWnL6nJaheyaop3Z/te1
P8hwvpZqDRWXULK7XJ/X9BlfQc0CFeUTHi6tXydA+29HnpmcBhGD9TheyTshe3cn+W6MSfhLzZmR
yiY9bQbsTLb4mP+VRePtrZXwM/kIF3OugVq8gp+AywM5dQ+gxZf0mXjDQtmxpfWNz0U2d1P8uVas
Mbcty3RUOLjU+SutAQ2ECnayq36uV6PuNdTfmVIGDrvAB3r9lnRR0n2TPE+bul7XadPv5MPUpQFx
yQUxSMkUS5d/9qoyITfGHzsWjKXBg5ywLidi0SfYp6mjySyoNzuBYmysz2fK7RLgtfarmjiLYayO
i2q76dFHq1ZV4xhsTCuy0J0rugmq+8PJhDZAdpID2kv6mpWQJrJEuWXuFntUTPxa9lYKLWp9iCZN
0rJiXcIsglsIWHoY7fVCO2gYtRKnWDZTUbtQDrQU/5ZFPTmFN3/Mrx7ilPxYGqdYeXGgskTqXNYb
GAZvr3qytMlKLKsQP/w/S7X8O3u8N9zbVmdblgFR1Dj17egh9LFpxPaQTYzwsYo8U5LRxfpXprRO
rZKfdRQCd2lJ545Kr9qHH/iwptsgZO/F4kj/nOoqEsnZ12zbP/uJh/AhezIEtXu0TgCU6AOePCAO
7NqaifpARE9h+02Mz4JRWb0ZOqLjJf3YZb/HwiqMT26iwSuhRxYSdWjz/dFtugLdL/4XN3A0ypuy
E2i+z5iMJdX+FN9JDL3EOrHMo1Tj0aqwij7j6ElgG4+zivwJ/dOTKHQqWODikR+yyFyh/uF6kmWr
bQ7xcVuAP5qZ4xjMBIldVQpF7f/343GDOmc5kQTV1HYhuiTNdx0H6QJZYO+F1gPg2+Sovs8Kr0/B
8f1kVP9gkKna1BW2r0vbUWmRiMM2XBcb685yDHjwQS1FTc4AHvydg26MhdL6OjkZytHkLJqSBw8E
jmGT+COuznfdKfp0UWsIFHT7GIuLN0Xk0bJpm3eHBcODjrPyW1lXsEpWhS6yE2fveSUBxX3yeN/E
7ETvq5Hs2YHG2FgullgbX5fcMY1Zth71eJaywfnx/y8YgmAHcSyAK7vguv3G1wLSg80uvzqyCl3T
flmERxZtttIsSVFxP9Hcvs74kZ3xWRYYlj5bboj8yWtXTMdokBQP5yTmHzwDcUTYCZxpkCWVkUKM
WDUn8YGNBdlnU9FMbP0GWew/QzAy41/kIUJ4FgjnCqdhRueyqUfhOepe77DwEk/xSCDaFRfn2VOK
nrXnNOZcdhg/lr2gx/RlDizPr6kUK9iDxO/AGG2KmOp13OCBjkP+ewNc9tL/stv/pb9ghuST0hsj
2RByYobddNhlJ5iQGXLa6+1CQi23ixskwo3Eg2vyOInX70EYkjD4KX0GBO5ntX8UNEjbmjgvYcLB
HcdMkJzfMv83p+xhiPmEe4V/eUwfQn59WXko9bj/l1OhY9SHzHwINBZfILogGBFMbaXkNrCLoOuk
10tbSJ6/kR20PLZAeip1Y6EXv87EeGRbo9qClmtnHLBak3XQD+t6hLIip/IZqMm9coypTB1f4WoZ
AAPBzYaUUKOkMZTENO7I+25swO64hDzmp44+zBJCzjbB5DQx5SWl/GIRMrdugm3ErXZDvWiOVdrJ
x3AuJREoq27CGUunvcM6h8tsV/QH58TA7ajp3Y3xRcNc2MfULKeDMe0EHrgRVOGrOb4+mD4CFngM
XmU/8Zgnwae9ulp0J4DygxKzxtfEfx6qMcnD0mICQK7iUSh1LWpBqWQFyApguGbqaYYf6/+WEDxd
B6Q+0xEvTD1yk5dKz9T5CvihnEt6JbbyfXfub5n/uf11lEY2/q/4JgswqhatDBgpObfqTL+cH/pW
hZXpF3BnFXGIWOt7PGSNNrMSIPLlg0dQNCdOOBYmHsk7iDngcqtkoVSSeNfXmmfXkw2p7vgI8m9Q
YCbT0BRYBGjw7lu5ujwzGmDaaati4fMo/WAIqRmE2yjHFpfxMOpNe7qnRNsTAyZPQdbCBaTjmuGU
68AVfjrn9sxzVwTcMvZ2rXpWbfLAn4Am7a7U1kNk/PqcxX32Q0bUq0R3gjZ+yUPzDgli7AsWHPWE
wo48wJZgG/TY08NmvgTwWLmjTWPnv6Cs6Xv7P9hAGYRJJFM4O1X+0549wdzVUiUpMWGWcxWSV3Wr
LBuifD2LULxGobuDD+FMF75qyt0SeLv5icOg1MQg/nClaigTOyXphwxlLi+RoMOudyaA8mEUkqym
g6uhDYmQZfJc3br75FuYssxp/0juuBAVhX030mvPN0qxUg50tPcwpjf6iTd8cqYlbJ9f0pwyvOQq
9/iyT+Zz8VRyb+t8pIDs13I9z3ASt5dEzst8Rwh163iOx04TkQAdg9Dn+5JQZ6uEe7f3BRrK4n3e
4W7YVpug4SVGIks53M5EA42fBL67uvAhzPnOKWcziLuFmhpi5SeAnP2gqMHarF5fnguiGUVEkx22
4lZxYIwLyXdWfWGAdy+fb1gbeN6z1Cy1aXFcEBaxfnwLp+zJl8y+D5o+qhBhoJbx2v0IZhhSuGW5
6g5h81e5SoiDrVNopXQvXC2TEzYRrmz5uQ3f+kxfi5Sf07qW0uKBkxeS64EwTxZJrFn72EFi8QJd
K37MEFZ//4KoENQyUMSl/Ekuge+YH02cwuxRj94pW1+ZMOsVwlAaTwER6HwJ5mBUdC+3LZZy8FNE
Wbqxt+REgy/mN/gSdeEFgdmEvmEN9DLfoyIIQmB4gXpZnIsEq+gZjqAi6gH9dmHG4GrNG5v9s02M
iMdmimd9AqiTfKryyp2W2OlxSkwYKTTRxXbA0TqIGpGI/KsBsZy7gJoZxaeZnzmbadvXw6En/92a
FGNvevjS2UhPJxBcgQwE9LpqQbStmKDAStIDESjF3NyL12Q+wijy9zDOX3KIdi3oZtYGGDfiDadM
BsNuiiPFD5QtTCIVrQezEFUvuje+pfxWSScTr5HiktZGnm+27oRa/uWqx8LA9J+2+b+u6SVrPrk/
peKVF400VpMISpIPWO1doaH1NKXmPkJJl6eq073/wCx+zA9Z/nF16LqOyWLql7rGBUJuUCNUQnye
Cqt1yDy4J3UWLSrktmI928w4PBRti9MzIuLOqsjTnZJhyK4lSBNFrFVjH1LTBXR8euPYw+i8gAQe
VyDfiqgaLk6kSJjbq6t3EIhySqnTP1V87T1pCsd9yEuk5eP3Y6li746snZuPtyRbdOVOwWvO2AhC
+JQ115ddixOzk00wFiqS1bXPXVLD8vLlJiT3pvYF8nKYbSokrhZsCWaccGIZYQSE016RaAEcHK90
Ys3Bfk00BFxVO0BZMMdt06bmjZ3TGtgA0ZAUenbDFO4NxzaOxUtL4GJP6+fiheoc2yRpwry1KS/J
pf/zLT9QmivSnlJpxUyiABj5xjK8hAU82cuB7aAU4nydy64md98oHSjenKQSR++Ota6VufXEMVGt
fKsvuQQBY1d7Z5JHkc77b22ARhX3hAksYIvFzyitiBq0IEhlOzHhAE5UOfJvqLWHWmou0NwGbXmF
LtdE3W+T4Pu7t0//+49DLZI48ymxvb7J2L2wTboM/WOzNHgLmz+A9y0mU6tA4DIPGZ7fD/LmeriT
Sr14KPB9lkyIyow7WNnoaZ/L8R0qrew69fkJ5VgkwrLBeMQEL/0MSOzXL221VAu3GTc/X5OJg7Hj
tlcKADS3vnguuL6OitgyzIKOftiR7fYErpb6W0XeQ2NsAdcja7jAmAIL7+qexdcHWt6zMdiv/u6R
EnzPiqla9ma41qMVKCRXqS7xRfBTuIQgPvDtSpq8Q9J2JyCZCb/qDtJ3QOI8vpHqJcoFgu2R7Uzo
/wWNTyUd0ARbPhepL1R9BhPm7pnfJSabHRI9rCOLpUe+zN+I0c/mu8aYk+YC5UW+1tw2toe4Vej1
4pnWkWpF6jrLB4sz4FU6JgDJGrEmAwPKH39zrtCi0klXgsRk2rJrDZgD1pKbGTvd2z4H+PmRLLuc
yUEDEphPxUTKdW4aEByxPvyuDC/Ug03ebW8UwyYR/aq7+p749arc8UZdTZpFWPkZ/dbl7pTiMVAT
HTLT5gxXMQa/3Ru0pXS8OFfnQeFKNFsfzLn/HtUIX45ayKdlvFlLjc9LBRCEqS2qBIbfD+qVd4zK
dm87mlq4ylh0pvn8GUSdZtR+Ir94N6tMRCBqXsb54G+ZY5BJFT1b74S7TF+jQnfy9HTfwoCVBCAE
eSlnlduinCiBL6xv8r9tmPkvb5Hpv8Z2BiIG4YF/Lh2FHv6Sl4xPphLKJI/eclih9FxHRImSoo/C
Cd/9bklqd7+8exfUpDylNK8LWLlJv6tkpgidwTS4sA4hRNp/FGzxOGoi8RLJc4mi2bLD2pGZIg+P
ADpca35kvQNELSQmgh/jXPQzBnervJnbLw8srAn/CitkaaWY3uyFZJutK/n4Zj3NITysqyLJKTA0
h9Bi4VO1pS1M56tqFhOyVvY60CekBJBE9BOKOFg3zAVGDyGzXlgVjM0O+d8z5BinWGQdTj2C8EUL
3jmYfJ5MMlbl1GQ0IRiabhMAvUguadNyKQEvMduRp1ybUy/ayRa0VARfS8vsQZ2TXR8uWC3Z5uWg
waJ8Y29yG9sxPgye+rUqV7Sm3uQdRmuZNv1kJ41vUZIkSmn0vlhCzaFxo6P3YePX5iFnX+aoyEuU
wYnK0Lp5g3Mel9FPC1UIjdvNRL69Reieqfcp/RR0tbQ2x8P8F2CdyY4Q6D2+vB7IVLkwqICh1NsY
u7FCa5XUGoOw9d7vRg6kiQAelr9snbYRg/bFM/I/qF2caMhulywHhDI31Jjhfcoj2ksaGlcwmXe4
e+vPinlePXYNjaKebnGqivIJc00NfjRkr+XTMa/a/syIXpyZc4Zp61c6N4EtLbgNj9D2622nI8g8
roUR0f4BJ9P5RVjMxfg14aCBgxgaVluTU2LCzexQy4aqE9xfyyFSlgX0fklj62xO4EiBDiBWEZXY
5F4KJaoeK17PurqkeVJ/+tFfkOClSzglTfPQJdYEJLh4V75v2DAQbIciSuNVm86t+kc29s54pIcb
y/Pttw9cQDFZYn8S1tphLbV4Cn6quWaE/oNU+5IvuS1YMvypPlRSAiZy07k/PPlRajxN9ajYxvDo
ofZCUNdmIN+kDHRSsSDX8tlBedlxlYGZos98PntrwY732N8Vv+woo+n/cZAUQbNkIP4RB4v4CLf7
XywV8yjiWKHk+8eHCUghRgWhzkC9CFDrrHFl+KUOxyePc3MO7wTXHuZUbrXKS9dCmhOIXDGHASJU
aS3BzKPrB3E6T+eHymnPqvVddniBepiZ5BS04gZ8OXR2pHL4FOoA3DxcdhfRVq3awybG4pi8go41
cS8+axno/BhQJ+OvjPU/aFhQ70+cDBfLVyZaHmFbaJnOT/or3kwc2/VMgqbpE6JtsFbfW03sps46
Pe/4tPdtoOA1WqDz1nJMagVmuyjfcVap/drqe+mXJN7gBJ00jRE3iV0YqAf8yCcs6mi47sMVDza1
j1y0WLi3joFsE1xI5ZWs4Wt5K41GxdSVdRChwYpziEHOcWMO4k670tzA/n2wOLvC6PxqskkXyHMS
NbjicoaCzQEvF7JaU/Rb8uleCSjMWnJ0/xZ8pwuwLHaqkW2B6OX0/K7xy8A0Ft+XUvcSTcOiCI5j
zdXozF481Ak3xfCKXmxGxl6Ms7A8FAO/Y/l7lJVHbD4vyUxSwkQ1wtSYdw+J+LhhAok3mfNDDGNS
MjbmJHtHOLWhLUaaMNMTrbnv1Hn2Cnf9fyt3N428umBfhXeWgXtsfL+z7G5DDQ2fT+F7DHaa+TEv
W0kZxPfmOFIbEWeqd/mFTBrtrdkUhVlAA8mPrmiVdjW7SNCX0/qLFzcYU5oSJvm6e2hsOs2blMsH
CZ+hmufK0IAD24ltFb5nvxzv9SpkzXgav3+9g988t/t7I+9RW2APutAr0UFEJvUXoYdes2t0P2Q0
EZ0sYsWXSAYIRazhWECHu3d+2729U+RAP1YDIxRW01Hm0mIh8c8roGjxz+AAIIar2Guz6SBpIaKz
ER+h0yigaBZI0IxDr7UGFl0rIT4K0JRmKfGHcUAtRu3irzkVSvwaULnScL39rE/vNrUpnJwP5m3o
vmBjeUgm3LuVuC6g1owayNNnQauSmT+8vLgKqEsEw8ZPymPisrqErhh32YguPEf44HdAEOAC7Yrp
lr7BcU53neek3dxXmilddHub1entCzojnthCxwWHeWwZeyvjSZu+JcaC0iMqu5H/QbWdD391sNFO
IGAmQ+bIozagBGCNX6RnT2ecuPhJdq37yVFZ1y1cZjHrGImI1QqRY8QF0CnX2yoRfARfVvlMDWOL
JJxTvKLbOOZDb35UzUWbAfA81ZLJsizM+conE5HsOS88eRpmJS4A9FWaoptqik5N3GyBFjZh27Pn
XJXPXXnpkzWgvslahDm9WsgvzmvYubz8dYWAOnjKHTQUCjO0tgt+/q7X9jTNFZOZ8GrkG80VfJeK
2WaGCWAg7t06y0DojhAI2E/Bb8a2pEddR1Ck0KsBMhgLl/HErEJY0+rxkGUOEFZlzRvjbOv1V5k4
LB4+KN36GNRFgyo6lAlEb57yuUup21jQggfCda1N4mGsSePi8ZKPS3EnhWKrOy+Qx9KchWILLrDl
DWhyjkk+kVAnnGqXLBJANraZAJ7eKjn6CqwFLHw0oZNwNm+9GXxVsNW1+nztQBic8lyI7lp3NaVu
VFItdNIi7/nbowGBRug++RNnDE32jLoFdhfSujulVrPV0qHgh0UWowgVcabOIBtKr4iF0EpH3Psy
zKwOdOWeZDZk2/EqNNWZbvgHZ0yDfCIdRDVIi9E8Oxf2UTy6EK9h1y4XVX0EMrYWvdQmDGKC2tZW
maIOJUAjdEnBciZ5AteuzTZAZuh47UkY48BoYE+5GenYzY4YmZqiWKVai/ZY2zx6CAhbvHVanLDm
xcLY3949roZeyT0vpXgkVIwmhw05+6Al3rbxuAG7DtaBQd8h7OG+EUJEdpNLr2+/0hstYZZSxQMR
3/wMDuf22v6NqYKA3ZdvcheBTvptRnZMgVc28/biJkxDHgLq1DuLmSv5NZzuXVt9A5vy0BVeGwf2
XwjfPAGLJx60C6eZTHKgwLMU3vFT9r2y0yi5svK+kkPtdreJ9VRsAfRmYwGl9brvplOGEsg2snAe
3NBc/NTLGd3xkkzAdUU2f5NNz6FnQsLf/DDc0oThs0W/iOS/1sKOe6Be1ks3qIKmYQQVaxT0Ia0X
TUjzlT+Q7TJiv5K9pGMcEHEOrqmoyEB5+KRZIymVLlPM+csda9WU7uFIlORlVSeeTuZUXI/jqWFo
VyND5U1TN6YcdirJIx3iCYqy05HmLaUJ6uBPdVYqxh0lUZvvInUlB7sTZaRNYVQ+4MCQ2yqmeUVB
oiBXAq9u9hT7trPh0gABiT9eyg8kI1zbjhgN2N0Mk2arHq5XpoC21PtCFn0JfLsS5FTWkzc8cHE+
teR7DaqnSoPlZonzXXJpSe4G1yI2t1rFo1GYUR0HSuGHETZ2x4FyfKFg5Duc3TKs7b+y0Bw+Mw2p
M5brHpUuoBxtBr45pf8BQoKrMVLm57xvpmuswZmZEp2kS2Nw1E6/48JZeOaKtGf0W4he3/u1zeU5
Cz/CMHHQlg/Y/h9i9vF51/F9lkVPmROINCFy8aq/26UaFvkSFA01Vqtl/0n+RW2IPNME8nyqnYh7
eJu2ZC7ENSxfa52ivHOAoJbN+WRSBX1cui2FAArj0hJgl9XXz7jj0lQZR1uYD8W44CQX/PxpD56V
InLKZvYwN/T7tJZu/jGYqwS3blSbPVUo+LAI6vIa+Ob9Eo7JGD0iwWi0E/DSacyFoJGTLVvDv4zU
zys1fPNC55utzuNOS/2pGI+m/D3L5bRt8UInmUKGjgerkUwHts0FS2OhvhMMAG9jJ2Vr3NUBrVPt
/ReMdADb3ojSByg+6Udh3TjQZ1lUFoFbCnpYk5s+MoXw9hIJRnxXgvF7ADQqGBr5D67L4z8tc88u
flbUCLwHAL2islEQeo4qh7tQDAIeqz9NecSnejhB1RuHyCEwYjfjVhMlMbxPCwkSaRLea4npJi8x
nQCTdqiscS8RF6T9jRbdFTOkDXOqPmWjH+EmUh/FBqaplxTGKv57aipaloAWhcJ3x3SoOl2X0T7P
HoVEdyB/rl2iqTzN75edOwvXfvBU+telfG2EtdrOPq6dzOtIIpo+g22hbBWILtcIcCaMMGwjiHjx
4YXTzt7DsU0Xb4O/5l5nOcRay6/Ac+5HO3gc4kmnXcdIGpSUnLeNhWdDhDZoYFuuw9eG79d/wofN
4m7raGHdms8Q/PtCvirIcJ7sNr4c8RGvq1tS97T3YdOJoteYkBGacx/mQVR213qQO5kV5LbSKySh
4NfcaO4y5o31csr2UpKSvrVZOXkkifB7+vGMzIPLe+k6Og+dLnyaIqDgmc1srer58xLV/EVz99ll
gKoHEI9HkS1AIgtdxLNpww5b59yNmTE9+dqZGSbKFp/2gJf+u+FMhJaUMEEk/J1ZbtX3MB9BU2kP
FXNuqPLU40By6rGHkQhrSR/VliEP6AuvyCoG3tzmlSNxCMzGyz8JcbTomNqqGgWnKpH1vUJT5Dot
2tDizNFDafWZOAG0aILs+1jwl5p3t3yXFrpeIk/xLZpk5ngktzH7p70ARkrEnnD83IGKcAqRk6+y
Um9gO58+Xc3X2g+VPHiG19bWR5A6LN8UGYdlL1C8x6dKwWPYHnb5Vm1IDXRj2PnVWZW3v0TbBzxf
Srai3bhjnaQmi4NCvldftWb6qSUCThRkM+SzDPpVSLwg82L+Lo+I2psptVW6p1e7U+J+nYFeovMM
KY2zea8lE69voK3Jy6lxuFNWCUWj6fjndjTodnptrkbI2I471LKcAb6UFvtYf2S0umClG7N24SF7
4b3aQNTCokzWxrWy3y67sBMW9ACjaQwjXNXSt4mSdXzo7V9b15/LqeH16TKmYHb8AVqReqITbzXW
PGNMtNRB9cbprRolm7pWK9Nuex0vrLw0Q0z3YloHzimjmrtOGGIYUAXaweo/iwFryXw2txEWwKeg
pb5Zqbs2YNWPwgLMJyz0jVnZSb+3fMDU6B5rcBC9VTp1fpfFR4UgLb2AMTQl31nnrMH13uOBKKL6
b4gX1hWaPWhPftHFC5MYk87Ewf0wZv14d3weajVe394yDPRilPrNYLy8o9q4bn7F5NZ7vboX9c7M
QbJCo0ce+S6ei8sZ5VeLZzqlmOK+r1aMhzlDEj2F3xNWHNCBMGNvtNiatvidtLG6zoOxJObd2VXu
NhMuH5nGTFyhYGL4GYhyTv59eIpZ0wVCA85ewUR49CQUJUOYmdBLFYsXXCDTq5HwO9nnO3WRqrwM
+RHF1YRBJPR0ypDse9bNZZVEC1+ryedPNVmot30HTS7OgaSVWtu1srCJvAHnOhK1SJXjX7N2Y0HT
S/lIFkoZu0iSJ+kcauLq2HjZdhJR4O3yyVdozv6UoN8PffqQcu341CqtpdUd2iR24l5IIb2QsTL/
jYVLv7wJybaod4zsiGzW1E06kIH7rxflQNTBGPeEkucR86LnJJiG68Qpqq3P2xWSc5YUEU4twBwT
xtzeTGLy1+YIVr0xbD/98sfy1LgcsImljEBz24SXZAQtcLFQ2muTuqHsCW88+pAIQbZ0+6OxOjbl
SKk77Mav1pp227NP0zdiY+QYWmGddE7xulYap10uOmNvz0+9NkmTo4eCR4+ZyZKRnO+dB36vSe2Q
RRi8k+Mk48my1VW1FheW/DjcF0BUVhaAwFzwtgEFWy9Lf9/fkJzOxDDmJPZR/DbVFFmzt+UK9z/t
etBHRf+dCrsqYAUPMrfQrw9ZFRSMzoHZT6CyFF5urRfyg8e/vU6n9LmdlPbDNBfFOKgHIkftDLtZ
TjWZhgF0v3vTinf2AgAeu2eF22k6XzMoRK0XK1V/p7KFAmnOMlNyZaDIakB6zL/yARUgNkeaQcXm
n8X03sNYR3u0GaSvyAmeEBz6BQFgJfxzecPXmAQnAq5Y0vRB9adN7JpRjmtAjaZ8YWNv1QGFg4Nf
CQcRHuH9KbWHw8kFdECh0QBkLidfZGWpJzeW8O18wvsgg5jnHlYD8Kl+uRsvCJy2DIOUQro/lPML
GyachfygnXVqBaw3lYQCUT7IEp8CL5DwNWMGqMEw7ePsftZrYhBvGISw/uA91FPUil0oD6a91LI5
2tVLlwXqukffsGTvVvgqnKqlG9yRrRiLcxTMN5sgbLdS+i9ZEHS0Arw5cRo+QyjMyPA27TxNOgVE
LZShKPwa778jizwbrGnshJlaGWYC3p/t5548j52CCGVUsz99bM1FUIlQUtySEjZgZGunPKCSlulb
6McSgZxv7jy1jwohRsRfuBalbLuiqja6m+gx3+2MFD7VX36Wwkr62X4M6OMb1jY6C/h13jVtVj1Q
2fQT8iC80HXK7t7QmkqjaFP4NRfmKkZA+c4okhU31WL8t6KO8ma/NSjHfUrxCuOkviKLPHPGFZo6
1HSNJqdgVJ1D74FJh33BZzdrKND+enEP/SS3fr9BYmC3zBCJGOnq0jc1y9Ey1qbFN2r8g4o1saOf
zXNhLsB0RxIXfYjrPpc8ywP/a6x/pApaBaISlZUsX2EcyN1Bt0gSQcW1DTZD6ANfPHNFEGQ/QnkW
MmBz5HW5BCZzzGWQAHEPzAqGxrIZpw1F43Hs4SGc0N7D60NGjF7bRpNSVR+MD67IIwkWCi4BCC3U
VcUHlV3O7e8tqEpD/fTzWu0JotYj6jcpHDRtyDtb5wqjMmwM28VGEzhdIF3ZVCrKGZWZ97mkKxfv
pNMQNGw4bPWaMr93nhyDnGnyLwai5XGzGUtyfCsldGpdjLrhFGC9o+w0cPBhzQL9oe7tkPTutfaA
7LVwYckgZLruWkjgMxAAd2BRRDu6eENi/8vEI+lD+dS4de4yYqICWb56q5O8t1A4jj5TK5nTW0aw
O69fMmCnBggkPVxwJtPqPDz+9OiL0woRP01L0UnRoPmIVV2xk/34+FEajAT4B4irTYWI+bLkWz84
N58jcp5g3upy8QLATmHwaa8fDxq4R/9COlLv2yA3RkSrjCK/29cNbsF0+nsLy1dA9XJWh7xf3rXY
dF+2cMtjTGLpTFhw4MEB3iZNxGO8F2z1oDm9Cb0sjHkbyiDP/GufSJPwudJg6eNMAgbHNymEoRiV
rCvuBX53PUS0qRIx5CREqO0DadDrI7X0A6jbx2R+OoEXSTkPMQ5hcTs7r1ODtftVQ6l5SoQVfGIC
PkvaazQGLWNVatm852X0YJcNvYgnQ3zfgnWR0JmFESOPaLhGl/vxOLBFngtOIAZKAhhUd4cNE6gi
GwMTIMNxKpnJCPFP2wrdfNWjbX86T5iCXSI1MJLteOZ+vn/lyw3CO9Fu9r8UuFHw6zMq10leHl2g
vHM87Y6P1g/o89kb1DO4yf/E/mlFs9xLsCJCqRT5K1h/0LoYluutrVaMUdon6yfZymJUXTsYR0Ti
aN76jzgKIYrZak5QHAcRKbVLtcR+32ZSaeW8vGiiaJKIpkCpX8m138jVIf6cd8Vy6vUstrURuHXN
JtNQtZEDaXXd+Q8TAqP84MQvB50sMUnnxaDp+SHxKSfnY5KA6iK69hCaPggNcSgj5pdnF/MBq7XO
hHexe1Zf7IphZWYgW8RbG9Zupbh6AKSUzUZi7Rm8tq6/IWpO6x+8E5j9JfDlylwI+gGEVlBn+QnY
fyCQt1yPlI+BCuQVqnLKUK0MwPVEhHCyP/jonzQ1ZwvcGPb/tImhdYvt9kdjZf1x6lvmfTCztcFQ
TwGTmgr53g8K6KlDZIDQzi2FZqP4UfRJqdUPd9irKZ2nB1GoG43WBdU+pEXdw1LE4BRpcuKZoKVe
LhyxAgVh/D8Ave6nZu8Z8vLc7YHJ89G0OAiG/hBGUFr/jSWx9fIX/ing4UzUIM8oDIQ16xdfiCdf
SS1pGuARvWPhgroFre6qUBzWDjk1OfY9OQqkvm37ELTLl4G4wBGO59q1wjjMVoLRbkXTxIn1K4ev
+5MXGfVwxzbkYRxxyNRPNm2tfBYiJDENpmAt/t5nG4IVHDQY2SBzroKtMfF4EjFMYFArYyl2gcLB
Co0i5JVNV1yewxzm8Utk8ysdaGE3odcQW4mCmxhjK0+k7tc1mkHQFANO9MqNV6pWlTbXsV/++nog
OR0k1MetAroAZMf7cbwSs6Tya3woX9EvzeAqt1mN88sPUf7TuACE7okD2W3g7sNXWlldLS+SSrqo
ixiT/hCdXZtTXuGfG/MZkSV6mXCA8bwu9awdj4ER5a7vqBXTgD4PtqYTHEUWd5HURGphlVmc6+cl
wy+b7r1xGaIsYSIvKIc6hUaQJwk7Tn++DZR5M87stJIMvEiUe85vAd9xOJ0GREPWlJhQWOemAYpH
tMzBxlwOhqhThpyx41X3qJ1/MWfYtj90wBGo34JXTbV7qTiIiMgTH+w5esWj3yxgyg1q6P8q7Tdx
vXwIZkhSWuOiAiDadl9a/Uh5x9Bz7nX2wNIr+zD+0OnypBvcAaAUNdxZk5j3PrnkmMpQejIUQVQ9
64uJI0wMxyOX9nnV01U8RPEREP+UDX7XPKM4xcjjnWC8i38GJRwlrTMkAvqNVcqtK3Yb9Mc5x3Rl
BOw3m/4A+JkkRIRu2kXYy2Si/vFCdev+QC9zPulgTqVw0h0efEZvSmMkmiUJQaY4wMOUDdtYnwLM
u3bV+WI4UJbgoiN+ByWZ07MeiGcF6crDUDurvIDrp+AbqtnP19GLgPciBMkMaLQP+D5BkQRlW+Un
mZRq0iZ3//r4zPmbYBf3b3UOaSugyAJZ/4utfkbN5/gse6PiDpYjsZx5fKFYzZZ6UBFY+4dPyGN5
DRixJkOofyF4JvjRRoc+Rdrhv+UI/lmWzVPd0fa4hBOv5pwNk3pGnC6Ic68DlVsoRsyOxwQOxtsb
Ui/SZG91i6O+qckoQ3mGJ19LcX6NYZOPauiC865OVY/y5T71FT42vqd7Xy0CT0VI62+m9e853xMd
RHr5ESzU37n6P+467vvNQUNoMwao3+lOsndW2xAkcSYPJa6VPLAEHhpljIwSPKwt0DSHz2ROmWIH
a0zMzC5GMpqvu+pPwuaRQjjXMjE/5lsl9ZRCHrfxdPv+xOhaJjCXjNSUeZ/vjwqVNnhx1fbMkVPT
xYyzIXAYzwQUeNvhAqLxxNcR8RtOfF2WnX3Ehwy2G3GQ06p1jDbOkLPKwCl7zhXseKxZefQGBD4G
lG8ea9ddHPqsimXb+LJSNnZMgnEAkKji+1IXY+oD4TIyfjzDknNUx/atOBnHjyznar4i4K3Bi8Hf
/KWoMkf2eiD8k2My+61I2H68je7YazV3fMgDXMtbAyFUfTaD9Y8Fsrd9uzlkd95udaQNVf7L67Ez
W0NKG3M2/S4sBZTTnouA0+c94lkMr+w3p2OAhONsMQSN7FZCyc28DWOSIISTB+osxHEsvN22rQxf
lm2L3M6F88Ybk4OP/39aq/2+nI/O6ld+6WPgtghEQuW944l5I3//Pb11mCcxOFbWdny7oDF7pWkI
dvg9fxGVqlICzXyHs7XzkA2ZuDr1leZQGiROwTLh47hQSDK4E5X5lYImZSzyOgVBB596fgjYKDPL
hFo17wB7hfdK7GTEVV6lNTw8bgJekSAfihay/2U/gItGeM2+mjlvB1p6EkD6LoyTeMwlFUN7WSaI
RJYMqION4Yf9yjJHteUyL6azxa795PB3mrV6FfHBokHi08bGj9ofaoWU3sGwuCGTjX1tT35PKHOf
20xWupXnxD08U5thYiHAU1bplI/aULZOpseamgCRp+JgJqy6GZJfL5Crib38GpqBpKk7Ke9r0YLq
VGEW4zrsQxOifwJHQfTSKEUa+LKEXWToE+mUZ0OK76wWF6rU6mbkZK5Cajeyx8NPnQ6rkLW4m3vQ
q2w88T90/xl3KM2PYO7Tu5fVZlpgMuQdSaguLD9rY9Nkax4BUh9zcj474B6aALzROs9v8WVOXShx
qmNpoxjG8UjN3VUa1t2Asnl94pGGAWK6H4DjXikoQLRW6txsQnxq5eMMQ0DkWNpbUmWdTSzWM7HT
M/da+aolZx3TeeX/ORIlFSTEDNFcmtMyYIa+XTwWTC9lo/6GjHGMP/NiCrVvbgstkBLEstHybJ7u
qTYg1Bjizh8tSGzd9VDq+vcPeLCIP5Fpbu9VW7fkeqdpFk39dm+VewEGQHZBMhERiD+bIcwxeEkS
HQXssAjO9KZHjUlnDL1KjTOoIakPqhRzF5nYYkJpS3/o24IwRXasYOzGLxU/K16HRsOHJ/K37msq
xEOqIHTSRM18IxOUXD+8JEudKzGXuDDSn3XSrrK04c/y8xXrEoHvD7kNdLz+jSyOFlZY1aqSw06R
Dd8Kr+ZLbQ9vnifeVGQixFAUKuvZdcMXIkLwCn8ZLHkx4GJQEWyXlm3nmKg2OUBj9yERDi+t/+Jo
X1aMHvuSje4B+HDqlJc87Kcv2khS3BOuZOEYXcYPHaY5ZWWx8hu1MWJ9UBgnJm0UHtKu9CxdFfLh
Xp1feoEhW2KrN4NvG8h4lXU802VyYDGdYCMiGPXAXQv43UbxRpBaXbBNKcJw3oMHMhcJg3+jYvIW
y2BQGBlMQT9xtyirupvPb3BXLEjT1Oyx+g17PrOf8Q6nigrZEH0iCvlFeuTOLgD2NN5rDNpD+Afs
Soc5PM4k1cI+4aWZYSsmcWEDZmRagAJ79g+wLzTklYkgMIf1rnvFRnVEAtNITFPzLLL2YDSkPhQR
HeInPnq7xnLw7N96H8oLCH2kRf/zwYGKHrNZOPwhhatGobozA+Fi6Dm64ZddtX1kbOPl1HSS5K95
BuLp5zk3QmL+zwVsYhbJnhN8kiMvwibeGqSkJv+QFlLfTAqjPYaUmIjApPhDKnGPh1D9z5c/4ad5
cnT0bk36JjvlPt/D35xWAsP23Ui7UUdcaDeB3jNUWkWGfpIl6u0nnXMTaOmRa075rDif7DJBHlnz
z80+bDDgU/aemdjtYXO1qR6YYCyOyvOhvGUPZZEypfqafZbH/t4ebix/V+26sQn/2Zh9zhGYRpsZ
/EobJiVRHkBDMoRgqOnwpOWGe4pG9QUPTDtjfmV2VtsAyFQBc1w1XmUdYehrXe9AcEXXRi/BX+2Z
NZJDoV6vZ1XwPnUtxXLV34FEY/1AbSp7cOLIqUwbXkRJJ4lXMDvshp/HnIPoN4b6Jlx6Kj6xDaXC
BUcfAdwdBnn1nfdD4cJzHZZ+cFXdRQn6yPh489CRsYpJjf1pPW/EBL/o6S6deQ/SExbzYfVDzx4/
ulQBGhWqZ5H8qZYSyfPC37beVCgWwCP1XYjruxZ9jQAQ6w/EZTzwaI80qmF+OevCX7/qMD3to7yf
6CfbByuTlpmf6btPK/mCfEOJ8KaBJz5Sn6dmyek/SWXACnadSgggNm6HLLKIArQejJpj7Wri/AMH
HRzBwYUvFSOw00enZmMNv14Z5nu3GblSx/8KLXR7uMFWavSbMghpJ9CbTbg70Aeov/HfaYYaxuOI
bPbZYfCyrV902h/7tNKMgFslHyAGV/bP9PHkSwFju6wLl9sbV1wSyHVeknKjOVkVIJu2WhupMm/n
LV9K4SWIKLRz1b1QWpJ6UInyxFmhhTIRN/I1qPfAd24kLmwzqe4EzNhQQGAh3st+soiVWoBHzf5S
4w1J9D1kua1SEj6DnPto53eziaN9P/+XYMzACDO7JXLQpf+2UaYZDKgxqbsT+wf8hQ2wbXtF6aWr
9wLQdu+TY/rL4A1zvLEcGIyO7axyhkihpQC9KQOGbyZdReLkRuF4rt1GXUikXKlFQFWZQXXimC+B
VpZ6pxtRK1PcH+QLNXpnuc6tuB5BziX1GPK4UY+gQcCejiRO8rSfp3d43Ua/1itsh9TzvOQOtGRU
lyGePg4Tu4O3Uz/J12GGwl/IuG/vvPgpbC/5CyBphvOeC7jOvQSP6ZBXEbJ7Utq6GazNOYUcDhPu
7xNfPGXyjrn2+DZpqcp/vhFLRreu7sr+u/wfqxp1fof3ZBSHcHG78qSuu2EhnrzGon0NshfrUV7G
OVm4Xot4F00JNHKJFC/lUHgy1sB9Pwb70hWsvM/ldKK1lq9XWGsl7vLdNNvUiPbCRooQQHrZ3aWT
xYclMkKW1Y7hOGQ5EPeLeJ5hJXTlwYD9mfiMwPJVF9fqdvCrpnS5m+kMiT7I0ce3/y9cTv4dwi8r
xJXz+V9Cq2Si3ggmtMoIpkFyVj6qE15ji+BWVTUpeI/6Hof8iV349sGMWelS7d+pTzmQqVNznIzo
1sJlz34aEbwv4ePRa1zHMrVaBUMqhUj0oApAnze69vuE4z/WDgg8pOmV3XvBZ3eZZRXmmXLQUkVg
FgaAjXhiJD3fK5zuoYVzrUMjcrMiOJgmyQWoAEEhhHVSL46qYnpdzs4lPtJF0g7j23aIH4YWIW8Z
uoEiTMZK1d9hDwhaljqpjPFHyZcKFzEObCcL7pKVcl3GpF6KiYWc3Wrm7dBiIF+URnCQs2wpz9bp
ad96RZgLlRLEisFyXOQOlWEgRh5LUliTmd3xoEPlePysQQWE4ewP6w5ltA/KBQEcWgkzH9ikS3Xi
xN0NpBu9Wcx+g9daPKnjYaTBaZKO6CS23epzt05RFYfH946IcPIKOj3Pjhw5r41kbZOUC5I4WTux
k7LJqltio6q6hrkSR4YKt8F6ukPyBpeiYvNlqp7Dhzn1NBzXFeSplR8YvKdx/hJDKixPN0zT5rSX
JgRqEorTcibywNwjp2gUdqS9LifL4D2sZLSAsmjbTNC9ZavbZO3XxWy/mc8eNL1R3Se1G9+MNd8Q
ecIHG8mpqiqHGypPH+WTovj0TeNIuT6c14iC8sg5Q5gD9AthRCFBZ9dy9UoLwxofZuH1DaDOhEyi
iPMHdhIhmOGM+gvjWeNPslWNYwIvkhHYu7TQh6Sym9ZKa6IjBb6wC5huzLbzzFLrV+RMF9AXiefx
nNHy9PXzNIsQW54+MCC2i/Y332M7EXoJncErdSMYZt6lo1d3wM5uGzar12TyYpRw0qeIWacpDOsO
erPpbwAplTTPB11u2IB2waWYCDdbPGju7YlyksGHjCVXNGQNZrkXXElA0kfxHcYK1ChfDS+Bc2WH
BeURsVkbSir8uv1x8Q3RaFyISxn4XiO6Ul7GnDlSHarjkZaL5V5IjmE9HjcCMGxuSKOGu8npeP+6
h2nXmab5QSF03tSfANtd16H2zzhLxRDlksdhIMWBkR6eEErHgRwc1NgdmOJ/qY3CtPrGL8sBtXh1
bi9DpurIPhFg1dVoBGIw/+BJUZWTtgeJkGU8pf9onobuSHosbXq9sTSgqkwfCxA9yqzSYuU5ADO8
qJrIgzYPoB3sKTm3fCOxMem7BMm2CHYxUioXLlkxI5OmuwIwly4CetNMLem75c3cNsRlm8YBRqmh
hBCAQTTqBKg0Nom4Nq/zl884FfaWpwCTn9FrQzCGQYK4ebWlSNuxRK2e6bLj7MhE68TwoQyyfoZq
jhyWjDk7vG6u4Qsg7RW79Rh4XR/fs4t/CtEQX+CGySw2UoZLlcS7gyw34LGzsfTjTKBpjbDGZqr8
38vZBWUJACKn4w6UT8mFLVRxBBV8DJ5QxPymhVreDIcsCakd/ZyeptSdjq+qnonmU394TiVuE7Hk
ope6jUCL5jfpbdxwX99t4VDLkV+uJockbk4WBgPm6RT/+sD97TlW+jYVIpjtpKtO/B+zyUUqHijq
IExgN0gn4HLxU9dsHU9jgwq2BHad3bvlNOAQmDjBydYnsP53sOSb4AeOvXgVx4krCEnCIVtiOut+
z0fEjkY4FSUj5x9FEAWiFhOI85UW6z50X3ZyYDay3NtbqMFpfb3rzO+i8zVGqPhCpnKdjOTKIwiK
Q36SqsySX5ZMwLqaKt4muvSrTOG8y5vkrsoE3v15TQuo7oWkfoKdRWXyRrxW1cJawg7fJSxaOO9g
OcTG8lZ/axJ6r7TJJ7MojWajnVOhyWZ5+/nWnJRQweE3bShjsj4SmT2YPHgkB8+MFTut3Q9jN8Jh
V6jUOMKZwVbYepTsJVKITj1xaW895Rv/1e+sProsIXHkptJKr2oyapaQKfJn1FUqZ1yfTPbhAqHx
/j1XTl3YyH/X+rEDRBkW9etpdsbafp3P4m2leQvE8XsvSbJkbE00SelqJwMJUmt7415tXQNNf4nR
gHY0v4G1AEhyqwhf1LRa7BGJr9Unj6zcZ5rQytlSDe7zOMZSiw2P7ohQjzrtg1G30YzpIxpS+wSd
2FAQCZnw0SqE841iXmNbwRCHRwDbIMk7iWiE2nr4RsFQIgp4jNAaqJYDFp3w2FTF/vhxbbIR+6rJ
2Wl4xM05sCeNXzY6AP+ll4ktTM1XunTkjPT2cXfnBmYRvJMGtH9ucYxjiMnvo783zuVY/6mY5w5V
DClEkWs8OuFDWg1MYH1onSgPoh2NK/Tuu649hKyqJHanVoR3TqWfnhjk5gOMRBzROGgdnoz/uA1F
z79d9/EzX8Xb0pH0l79jluH0I/u4+zsDYP8wRv39n34HwES4eaj4KBITJsBFRD67JN07BnZ8K6Ak
BarzlXNI3V3v6EorZoqAy4vLui2TPEG4337+xmXKcPFPUAx5/AIz8t5Xfmu2lM8Mvnud2a91lB/L
mEMs3RJcOL2LQXiFYSWEEP0uGua3dW7u8RlAqxW86y+V0v+YquBeGVbM0K75T98nVKPASRGfncBF
eqd/7oEhAem+ebi36Y0zAnQvoKZC1LGqegcL2kVworcLNo1wvCG2DvjNoGb0YWT1zyqyGlE6d/tB
belA57KraupBgBVVtX5vOh5jmgfZWr3YtPCJAnsXGqsL1sJH6Bj92AWc6Kbe29pzDoIWXk53Rm8o
KwWZJC3kLQS3D62+YODDG1zzet/3GgnQU6WlmmRCPsTeThwnGts97/C6gEGWCVKPDATh20EkrkEW
icaEG/7R51kl4KhRTG69nAbl8ELFLpTsUubsaZxpwI6Jp/FY82BoicbvAh5aV30eLRVOgzkF8lQ/
DFzp3QPf2m4bdtWgRh1xt0MIDakzmKAk2yxZlGqrg0q+e4vg2f9yU8EzKLl1et6/VW5aNnuIYSx6
noSsoHUIzmY2WHmILKeFtxY8nr7QarnAUe8RxXSqeq4LGZExd62FDTFuUdv6h8LlwL8L3HGaJstU
DUwv8CDjjf2rkfOlPh7xQh3qJmH/l1WKQmpQKwQxj42qZJl7ZrAsko8pVUzHlOFRyVPtB/iegMyP
0hqF0z1chsPI7DOyvIlx6mSl3s91/TE3X1bqRIlRrj9UTTOWz9mLkIDoG/KW1H+21+3tuvr7Uojq
P1ZnrZoKN7Q39IQyJ/SypEjbvbMU1LOOK1xSo/vOmUJ94Gysn14Ehy2vD3r+LpprcEAmkBl//LGJ
lkh3TyioZ5vBJDBKqA3XiW9PARMer4v5f5ZSNCsUHC9YOHc33TAsyY2i+pU2xZUpLFysPolwiBZK
+bkZrllZt6bBhwkTHTPLUn5gDXXnNPLK4QKO6jEVjpCiKBl8R1XRlKqk6VK8kEsvJWSsBNPb4zno
lLZccrL0jMFS2l7HkXDZtR8aPDtXTde3aOTXKMRvy3m28jj22nac+W7LzM+D+lbyAfkHuBgAHios
97P1ScisC40xfYbDbwPIXb7sijC0imhfV6NrEjld7/AlBLu2Iy+RG4xHgcCSJHdAaHbiFNj8baSv
M2lwlW5lXEkCuBgBRvipBK5XXrmh5sGOksuxsPUA27/Wy0yu2hhw9/NQSWUM7oSBEo77jNOgV5Pw
TjL7JH+N8vWfDA03ByM3NBYixGmiRxnqmW3DVvUCkf2mYBGQq8tNSLNepbu1aCkuGfuSMD6As+7J
M3PFR2lIget3SIBxb9LPRsNerxXhDmaNDNlxtTXtW/9P768oh/nBNUVX9ZZ6bx5Lv6ek20GvkLHF
550Gq6/kGGufVpFGAZ4P4x5cx0TR89ksCv8MEUo/gnTSk0eDtvXZZnmRdjth/Mvr+aOEc5jFxBmm
rZk1gwaJgeaveeym+XZSMEBLwLWzQ2QTbqEun5jpb9RgO2G0rhO7kChefwpc/8tiHmCrYl6X0v7U
om9yAWHa/uRZzUlsHT64wER7+JP19Lu/tJBAVOC6pH/b0Z7lGIgNGglZ6VZuzIHZzdh18VipASK/
k9Crlktugbhhm2NOIdTtZVqbKUn37ZVOP6mf+2HxJdp8uhoGmhrXOBIAVPXPDlBkEQZt94iZ0ZkO
Kv3ztjvCxvumAS0KlGVc4tmbD01nsdjYx8RtcMcv+7zbef/owmVjyUMDY4Mer6doDV7pQcoxNe4M
AkH7eJQNitT+FEhZJHlp7c5px+z22KqnkhSnX0CrAAi2dY8zy3vZK+ZhLgj7/M2sG9REBCudUy0q
mia17kudAK3K610ZalUZWqxhwcAYgH09z0L142BHzxqV/v9E+XfjawLp+xadBTAvXnUfmvoMrbze
06Ia4pOTZ/e9RLNJaWlibyy78yLeHxGWpTd11+zlrWxrPqrbd2Tms2CqUKw6R/yTd+U1/hfj0ICG
u4e/91xDSKeyzOmWCZitZapyiE3QFFR4bhUM5D6Cwi1o4iSGCc2IHUvJ3bK5n9/4Uw31eDVRTkcB
snLC1igh94aTW8lmWWPw5l2KPsHjVZ0j/iLdCRI8PjkiLM19ovTjWKZu4qLkMlslLEktu52CoXth
18mMA5pbLah9+beFG78Wk1ng6VMD8bj6o1Z1QJOkUnLOrNxJWU5N0821bjbtcK0wCMCdTWRQp2sF
wqjq57iXeMuFeK5p48Ta5eMX6e9bsXb4Vx7ONt9Kye/7omwvdpB9ws9TQ19Gq0l774FYnGDmeBnm
gEf1KJBI8WiIuafuTub+Q94diSYL7h1MA2yvqdk5j6VvykFhsh1GBsmqCEQ/7ec/ywcVMrkJm4Tp
TwTid5lmEP+C6XsHJ/3kfbI6OfdKWdXvAwKvS1vYxfnVMStELvxwqunRVolCCARaxt+L4ZfXem0t
VpUml6NS6jQ+OX4ouQ2sidqWGsB1t198Yf5zXME8Hu9sW57lSDUUl9mfWaVv/wO3pSOoAw9VdJVf
VsvnigDW2xBwj0HcETxEsT3T8otLvHWoOkYOkE5o5zzUk/n5YEw7tAHoDvli67uSDCEWj/jDQyjg
ggvuS4pue7oSXjdbw/XFDhRDQlCJj13Guzwa4tuoEp408brCBxRJZKEfDAMp8oQMNqI3uKdfB5mr
JcYbCo6G4tQnk8jvaUzeRLcM4eZYEJKlrZx3Wkpcu7+Dcpxpr/Oh93teN1l5jd1hQoI19yY5dUxw
ax2YXq1D/qEk6PxfwMW+PnDDSmOR1QWUrN9uGrhJwhXvvfKgSOvbGk5kj1qE2D0TsX8AdsDp1M9G
8X7/TBa4CSn9tGlXLfV5qiTueRajVtEcoHJN8c8UN/GxAf9plM91lVtDyXUdYVU/hMTRb3AGUCI4
ZKwuQc6zosrtQhIdzzK7mypmKGfuZIsiuu5l9nEsYX4GEqGS4dydDko8NS1pbqQNB0yIFKJJtqwt
zQomZXpYXMiBoj+1tgq/2p11dmdV6AjNjITiOttvLeUkpwdjOoNTVlFcBaireYJmBDKS4UXhK8Vh
cAkp+acRjKKh7M/wdaUyLtzFDThlQ6znS21f/ym7JAt9W/r10p7ZA/eatnUPadWYvegVzBUPQTk9
9s5fPIfFnJrLP2ISInoVc7qx9NVXiONR/bPiSaY7NO5p980+dyn9sk1HS07CdcgPqitrohVGhcvm
jLM3lHXqb953Ihgws4kXM91A04LIoh5KViu1A/06jhhti396lDbqS9mB+fMm9K4ArzuSlbD9esNN
qCRaG0psrEMYps5nBvYu6Jv6LRBgu4ZdNH8hnqNhb1w7QA5QO1aVB2/nsqDHU/qNW8TYuJ4CXrOT
4ZCM256+8RHFVc8xl1uKQxfPCxKZ2N1SgWkeGxT+HC7feivXWtLaaaU81Gj6n4NDqI44HVXJVhE+
XrnqUISTGLD26NedNqMuv2RmkgRCaiXXPP9sOVGULDtjdmP+C54gKB14631u++vBoc6vh6Rgdtd4
TXUdwlDzWlNFUE0yOBF8WBqx7uM/aUdxeREX8zAEIrnnSfGODpol/BXyzhI2zH2Bv1Og35u+A/oV
vCIeJ+ca6zawGC6C1EYR+LeNaNbNzQ8wymg4/FiN8OmUNKaICxrQ9BAVEgu5XQ06Q89MphYle+0p
HZv+IckJ5jrAhodG+BSdz8KUzyHYrnqPbVyzt2vBRmzqzTWTgNk1m8meuij8dktsgMAccqapNfS8
tnmzDs/zSpEeIBbHdi2lFMWby5I0gSkxkqVWhy/vc83T809//0brYyxp/DijYDGxTF5aCrxb8xoJ
Fggsv+GBOjeXZUlRUFUANBTFYPm+eQzZJr6srUWuxb7rUHF1q7I/zaNJHyrGZxqOC2w/IQfqhEA5
95AhJ8ZiBGA7Y+WoDhnSoDxy0yN9oAroHrkpT/yzCpp+ottmMXe+1VpQBoqS78hQuWGKvoOmDCrx
GIaojUkVyJgHOIvxlia3RBkcD69EM+17GtdnlQYUZs356uWeSYCaV7YXfA39uMhhsYwsS3KtubhP
Cwb823LH2YxxiI2sgxwWIB6MQ+uJTItwnmajCxRIVZ3TNY2/xWhhP5XfjfFjX9Jc4+b0AJiPrvZ4
S1yLUITsWrgSh9u6CpdrWJtMlhLf0ainWvhhHTm5hFuQsKy+WsZoOxk5irBHoFRmcLSchle/CriS
mmYzUdTcPnuYeOynXyC5LcYQivaRKY7km0i/KPCdoZ+Zc3p179+uAtxMQoLe54BMR0iYTz8oLr8h
2SMR3ll8T7FnE8YSg5jYrHWt3eUOINkEU4CFmFiTDEpERJU12rqOlqsxNwC/0O71sGbp0iui+Q2v
iDP9X1mUkMzlR9wAl/3omKYHZkpYUz4gqlzzTX/Mlrtf2y3+IMrkjT03PHjSW+Mp6Bkp9hKBQQr+
i3BOJJlTp+hLkJI8uLiwXieHlVPJQ5+ivywYnPE/sfDaZJ822Bamjz+9/hncP2PziMUuck8TfOdD
MIMsaDsDQEqKVgkRlDbcelA9JTalQRSMTeQvY2jZTebsFAAWF1a6dL1Gp9toD/KoTMvFGiWUT5PK
f8RtIUmk/wInVGsS/jXZl3+HNp4jGNDLPH0UkAhWsZM0HbA7HkOeEe2s/4fejctCd0Iwzn0eMwdY
PYPqMy+Cm3yTshLNno/+WddMcowVoWduBVu3Gdj4/4FJJ2BCMW2hB6IEX+CHSI6wwgboBgN8uiFZ
pj7Es8laiBY0RiNrIEFSBXUVj70Oj6KmFa80oH5zsq2uMc3M4RIkmQkgunAQIe5qa0t6f8IFDOoG
OJ7KAgWos3WPbklaGryhQRQR3ZcCfupt83glNEIMC/tHgTv5C95ezCIp9AC0szSpOwsDWMJB+yjE
znqpaTGsRuetQ1XXtzdDq26O1ZcTNJSD2HECusnVjnYGv1rDVpFNOL/8kOyFYB9Y8XGu/HMm4Zby
tXhFsMjQNhU+nh72Qm4ch3HpCxhcV/EWweaVj/rh3BvszAw9G/k+e4WYITrR4A4HbpjRnMDcymu6
34VTLEu9vZ62yg410mpoRQL3Ihuk5ctX32uAdXTLBXs/MxlQv/VCVziX3LKVssZL4JFOAVIZEKNK
RbwGZjg5ubc2pBrc4VZwM2CobDIv1wM4y8EeXncHETBXMA7si07gUZT5BgdbbHjlI7BowP1L+eum
//j9pnfQ8BP+Q/kW17o+54xNHzyOOqYnRVu3dB16sd1zORbDzuUct4/q3OEYVU92C0MEHrocTGA1
YmCMoD60EdDApz8iT8HeRbHucjW9kCfXm9VJToCmxcgmRIOuW6gpf+jvldGS3tH03f7flSpt/mA8
iN3MJkkrrmWeY42GMpx0APK2VnkhhA5mJkGY4vrgFJbdCr8KpOYBIMjbMpsXb9UQ0g9k3gha50t9
EVCyczbOUYn2NOLzkX33R1YgTv2hHECX90UfX1HJHu8ZqcIQfOndx6QR3I/aZD5Fmnk0YfW/hVe0
R+Bkmb+YdJX66QgHec48SKrHR1GTf2+xno/p3QmFEmJvOzJ7HctPjG5rcYX1aRtrrcejJhnjAgI8
L+u6VjN+YXVyzRRTAAtQk/giFq/n23REDG58WQZk+CRKMsRQEjmMzq57/rdcO9VIuENNf17YqBbp
7Cn+XaRRy/+JCyhUhe0NSzvv7qL454v84uylA54dDxPpt4LIMAwcpK1aWXoVU9fuxeVyQne5SQ0K
fkLiCiFq3Zvbp/yzuodCPghLhaRCoozBPUHXnNOtj3YcsVWpeS1FIlfvufd2u/SSbpW4fI+rMnPR
xSUEN1d4WiraP7hOUmPbVr7ozAdYxryc72X94RyKxHuvVbl3dOpYZ0j7Bu6+BoqQNlul9ljwNlWH
XXjBAmNh4h82TqHqloZsvV9Y3+Lykqmq+c2t3GFJK20OdF4jKrbl3ayl97F5fyM8gVX6SuYHuZIX
nXxYcylGQWOsoZuZqjzZH3SZH3Oy4Vzkukwy8PIozYJ6/Q0tB8D2F043T70qrRD4oWVV+osuAC1m
vjPX2pDs2A9hqDYvNYA15mHxrWEha0MFcZcYPgfEr4OmvVvZ1b8JmemIzTnBVfsNazldzERyiZdX
Zcdp7/+Z3/oJLBdZAYXggqXB0dmW0M5WJFM0rR5T44cQWP7WAhMxFlWMKK9aiIfmh+E3E+CmrvZa
9pQEDaTZiMcIOoxVAF0teSrYV40qObu5laRzf0+CIcjR0Mfg/nGeD3OXD+ck2cBmT+LsDSDnHm8v
MH2nH8g14hWiqC2Qs8LieNob99eMLgf0TUfjeul1ao5gJctVdHc36d+dffb24AtWqUgeljCLDoNh
Ij5dTMW9K0KMOrusNR6TlvOOp9AvoiOCgzW2uOE3zeKLXkWuPj3dc2KCwtJuK66KirxzXZO0xScc
b08nZmumLh3gPilp48RbnHFNn8s7jU3JFLihJhhTxpC1d2wmXCVjRvUDnFK96E/25Hsy2wH150Gd
i3WZLUxgRUOdk8rHxwDjrLEFnBewxQTED5Zk/BZnZM6JChzyLHTeVhe8cV8issEUGvQ/oy7PVBt2
EL5RK7mPYu6TjIGIekV1vxJuD7ITETn412OQL9MztsMwdnIpt29O67FVoPdvlwyyiI745kmp0Ssx
kgSyVwHGWmtcqOhBvt1zHmP6usgUFDk2tR7m/GBNrqaUAKsg4Nc3Lw1KyOOSpK3g9npsZJ+ToQdR
j3v+pQlkQOa/IKmk0em5iQygvKact0nEw642sKshhQ8pXsjpKtj71EFt8Sz3m3DkCVIfo1XGPWtS
F3CNmCitqlQG37nLQEgOQ2C+vIgKTgYXWp+Nss7hVdHjA6tg3p22OM/en33iy+ozPOulc2xePTvk
sR/knWdzvKR8iQhQazF1nApSjtsoi/tW3K/3Taqg8EH2nFj68TeauJeBHKJRrMiLLka+904/Mjgn
LooO73x4CBGEeO8oX2kZ1pGG0kZFAX+3uX9XqXvhjBGumKQfzGzwkBfWxAYQi0tP7HKocANMnNyP
5DjTIgoZOqH+tkPEwluXEj9/+Zew3xqtHshXOylO/SpdCq7VkreQ5lOkclocg54rzsDbnNZvW6+l
pih7ZapmegDtrbyf3QURQJUgCtMKKUF/pHFGRatk7qTfOrVTnyilZT8Vldkx78AKM6c3uls3UCM2
uqQseU+dF3PTefoH4QkDnHDtq2xl+XvpmTgEQXj6prfDtsOE+XTyQj4lm/5HNRqhtmrSXzpcwaQE
uhz62FJdH9WXabXQQXXoVj3DH5Womc60tv34UwuR1l67q2IvK3d314dD/mK6GTnO8Z2xwLcyVE5g
qnku0G+0mZtSJAwPs2YtGB2IwCrJc44aRgc9B9E72AkY4whnCgnR/+6R8j0hsxcm2gbq4bPMSxlU
T7yZ2CmY08qMawAZlUf4d+vH2nvbaKebNMKH74JDX1tsqq5skq5DKT2gBdDxdw0PtAH+XeudShOC
0kieruwBKdH++zUDX1YrqcWWWeRGdzyp55j406xoK8Z887NGpKL9226IcD7Jd2hA9Kr4LS511c9j
D7sWs4IETXstHX16t9iM1yNOT82k0cOHbs1xubJ+r/hKTPOfFJBfwMqCsMhVTxgfL37mZnVCZN/p
ypXwn38RfgvjTytS0ISBt6DBiqwQxFIhehDeSWE0OdKjdGa6C3wagpsq4Jmafs6R1zqJCjFmEHLV
REsVT5gkSlV9RPigoYUuZR8apLJkNLF6YBnZ1ARgkqSzK7uExfzZhTluB9ie2Lv+VtzukNSs8BL6
f4C14tUfh+Z+cneb7mUegDCHTr98jl/Xtn9PV0nUrawzUSX30QfN1f7fvc+5ANxq+ywpTQHJf0Rx
PjXsZ7nW7fd0+gW9LWHqDsuIBjmpFZfHCeqJM4C521jfBIyZb9HqEi+f7m2blVMqjvY23KWbv3hE
4qDlrXPhA/Uw00kMJ8Or5p1ntaWnXXE8j5jjPa+tsbSYPmbd+Jz5nxX05pu0QUu3Fgtf4F/uM+AB
nBQ/oTRo5p2b5X/uNHHSCHuds6cAVgdyJIoRLgq9Bli6L0IIJPeq2rijfWXi0njUzDWooy2KO1jB
TrAX3xg1Z9tUZpiHu6jVzDduQzpFmg/m7/c/9IvGnqMFDXEb97vvw8u2FtNKWhCsTagYKWl3UJMF
ZNlyAWjDHOU4hFgwS8tb2y0coe44MtKglU+/kngpO/s4x88yYufocovd9FD4TxFBZ96ACPeeCxWI
vp/MQSv9Bmmj9gJBdVq7OvApOHxDBas/mo3Uk8rkdZY+L+k1WzLLaknh3YQOUrAiOui0gkenB7xe
0u1eAQPYjau+g5vQ368qNJaitaEbFqfTIyk4mvd51oNnsA24RSCqGhPxSnnROEoFpZpcshX0NPNj
57IXMYZJXuj4ByxeeR20n5XyoUeVPDJFowIOB8UxAYwDii40n4LVxTgWxqNXkko3UjXQ7k1ojLr4
IfkIizTM6Mboiv2biMr5rCtxWxjmzwt1NTY5hjqafrDSV9jslSWRPk5aXYzMX4BA08iXLnw64IuC
7ru8ymxwWWQnTHxr7iQLDsHWACW+MOrJzY1/0Lrlovh+dhZSJd3JjKgSQ96t2Ujp+5HIZYBYaQf0
ZBmqd3y20TCSSkoN4UjbSzDeu6GtSj1J4OnLJc+IspOy9hjosMavM38rk43tvA1hXG32VumxHUVh
Qgm0bQfFfA9RU6tuDEL7OreNsoTKO4iUrFenpuYUxNHCudoI6NBshex2XWTfvnLzELHKcjNguEB8
nyvNUnfTUKW+thYoAhXHfB7vcqdDFl90EjV/tHA2pMrx8b1M9N3fPGoQTnVwJOf9zGqYkZQYxjEZ
el3A1wleINmQ2eF7y/s/jhHSWdH9G6kFXiQrlIr39pwKa1suBmcZEYvSsmM3UBSH/r0J6GyMd6wy
NWBng81WEB7sHpquaLuBTbisSlgGOnuklKzCtf/tconkeyzs5I0ptw6PTfJblE9QTwkFDhIqVcvj
DXX+b1E76+ONDVaKQjzggv+rP5pjSQ9gfnG1jQxRZRQ6GEm8AnpbyMn76af2mYzwL+wKKnPue//g
BC8WFI/NO0qYLY+fGJ2Mr46//uRsxBwsFhJCxwCcjeCMx1qM99dt13qGt7lZLsJn1B3di8FFaUS/
k9ze5TtpxkTza/1RK1lNZoAv55c5EIF7ieG/w3JBaBd2d2J+GkEoOo4Mgrf5w11yDrkae+PMbkvU
8w5cIrm3hsNxieq0SHW5SD0/qU/heThU819acjqSXCWipoYAc41AHZ/TM2TBVXYsSTOOt9ss/k/9
fLRv+p6jdzXi51FMOLLbi98NA5y5wEVFve8imunDVjntHWtqi+PdsYPctRBn98GvWP/fHVdMQbMj
AVF4dyVwMSo8i1bEp27F+OxDa30xBegNmxIELnf/6ZeFac0Tb9urdvvMbjQ/c03kJ+2OFSOLXmoe
m712da+dFTOG/XteOQZsnmxHvvjGa9cj8j8RRQ+gf9dIkRu/5ljYRzz5f8OKPbdDdlKhHAUmEfRq
7O19CnPEQzm/N0nx2dXnYHUENWqv7CAFszj/R6zQaOu6Juwd/IwrnTHkgG87f/KeaDPNagkV7XoC
OsRLJihcjfcfHbUqWAyzB1C72XkYK4vRB3YfMGFLU3vPQingdqjTH6s4Sk8yzd59s6IuJYwQLOUW
hSFyAG/iUbVbUvYMl5iP9fHwoizYcgcZqx73UGI9GWZYSGoPGPh3hFUh01QJdF2vF5Pe/yzP1Whv
ibuQ44m/ljxSmF40N++RIadt3yUv6Ph/fGZSoHn+7J8QFlFNXi/4OFEcWFPbkbCP4obcQWKeeexe
XvxAb9HRWJudpq80Htx0KlpfBEHR97lRKwC3sZqmT1zeDIOwMNfUsqnJn4kndf8LSr28PtqjsYc1
tSqH7k6jw+s+fGCuzuCeKEt4gIgoHaULDSHgWs87YazWOnECAVk5AzS9BeVuApZ7iJFNt4X2kZDm
oecY82TWcj0N9B+0iVjpmOXDY2PdwHMW8QmHjWgTtI2K6qnDi7MLLkMeG6ohKqqJo8mH3C5EhR2R
ieBbwrVXq+ikfbD1FKFKlj/KXfiwUMzUe3h0J7cdfWxXLpskqkCkctOHs7bjfmTmpm5hQzIthSas
Hh2tp898y0BUsCypnszP4ehaF3RoXLtVCvoLX61IlMP6yVyEhTMxEImTwkJCfbSOyjrEwsv3sjNF
S0QoFfJxS5YKctj9YRA3wi6BrJyR7/Mb05gIPPFeN2WdV3ABtmGyekjCscpKdPuhUGcO4746ojih
Rp1LslSIBKV7oaKrfeGIMNuVl/Z4DvZf98hoQgeXmUQJ77fpV33vOvywlsmzT8MxSS4UJjPLqqHl
GgNhkL1UCiGbg2CBbCWw6dwi3josYfuzAVcRn8peml11QMGuiwiLsFJzPYdt02WpTqSIKMl7BZAR
/rRUW0Y/WVRXlFeq1IYChwJMexX2FP4L7JP+8mT9z4VdAxDLWFwSfXBSKireYoFLTjhuEOO791Jp
BpjK0ztw+7Xl1SjIrDK1sMDLwUk8iTvxo7VhoKv1lQB7Mp16JERlbX38iRluekgVz4mHCleYBW9W
/XDWjpGpUgWNOj04T5u3lrXPbjPUus/1C2JRcDTqzNLWkSzNPCto0+HwB2scldvqurUGAFYHJlow
R2fQavVNqV8a6MGHTsCsFoORJTQU7sOHHFP1R91KpTUdhqDuvu++rGZ4eolysFJVh3bzEtSSvu3v
E6bz7hiJsDLaF/n79b1elp7kiOa7eVWLK4i8Bdgc3ZawGZ954iJPV+eWZiOCjl5tYL60+It/46fQ
X0LiMulaLggzav7u6hRGs/Tf16gtKlt1xBGw4BmFUUe3Tk4eaV7SWUIu1BksS+8JqNvDp7umB6kH
jFh2b300t269aAVLz/ze0jF6bnhStDq6o2CKcHhhBwcBmUgDWaO3BV6FQS9wEdXdtkBW+BqCe0ZR
tfemEYFe3ddljlzz7aqBDutrJce3d3/BTTxabZmGVh/PDsZQimjj0tRLAQFKz3/gpJAPn+ijXF4X
i6dpvsU8hjoHb3z2qCnAurANPY+8kcMAgXTMY+q5jtgJrJmN+jOSeW1/MIDfXNyboErhTxqFlYEb
4pcOkcUOGA/fmYSgJi5YWnrFEMs9ZsvwecWQLgGIZYQ9SBMWmdYg+IYcrhf66kYGrouIN/Fw8qaO
PqqH7LHoOaMBcwoen4B4IcIkKRfB3A+FZ0VYNoxqf3o8kWHcZzoftv8uI6Y9DEAEQXVxId18OWOL
lA3iomXWUROgP9DeJp56I+DHd36U17QlU+9zS8kPs6clxdEG2qEnAij1m5wnY3rGX2gY1Fs9WGrT
Ti0nO3obVCqyg6PE/UjsstpSulWFBqFDHHIH5QlZM4EHZO7iJUEk9y1K+OV3moCnqeApCLVP4esk
s/iEVKL+sx9/limB4SFckt5HF0OuJsnmDnZQwjwDG0myo1bYGu6GcN7iQCI1+s3fJfhUongF2Yoa
K35CR0Rgzolx+OL1KoFU6EPGXZ1RfRrEWtH/uZjFmuYq4QhMY2bful1E9aJZVZQY2aXExywYvo+s
ngtHjWmOu0OgUZKjuIclT9ReXPKILExS5pJCmPmSJ8bneI+gRLoj6aN6spWSNE3/0xRcjmsndThQ
qInAw8sFANBHWibbLHzi9BUql8bTRpt1K4wBbPVqIOXsEU6SLyMlSDAmqFr0i1K3MK/7HkTglcNO
AV5v05ejQsffw3QNLgeVPaqWdQf0PvKa0dvQ9IR7vHbzdXOIDUAN8Y8Ghf8bmGzAy8x/k8j5Ufm5
wz3PDtW+Vr9+S4Wv4exdLBdp5hbmDbeM8YUspzBs+nrV1BEoYnt+q3CX/A7q4Ixb7mIT+SUydJ5a
eRLbSrJ6dcBmkInod9Tu1g7ConvRRRv4rLDJgUFvrg+HdVz94c/ptyBvOBtbTwhiJ4epIjWGIDlq
8F2e8zLw9VEqbgvg8wWHOGwh3xl7MtuFzzda84P9qzQhz2wAedCtJBfXerlGF7xME4VscOXIU2zu
4CssMlbkFP4sbApoQzA+gjOHW/NJTKV4xai1+/p+Vf89MEDj5Fnasx3ySgqqWc4Gtr7hi7KMis6x
GLffClZ3bNFqdMkogp39yrQ72qDQRUNj1OICCged1vuFZY4cBLsIxXiSKgb3VScFFMHFw7vVPyEX
0EOvz1CkK46n0bsxyQdvT3nm8NgMIv1yJMRhaIr7VcH6yAenBcOcceOL7rYflLev3uifLtuEpuET
h8KK3CNnMIDJ+tghjabV4rspZD2bz3t67sNE8lzRgrUSLbHI2NU/NuBlputkHtI0rE+6CIbF3fuG
0UEv8nZHwahsk3kGJafslioVUDrrO5k9kijKJILQk8+t3S9oZf4Cw0zmIqlgquCfOCSLuiX8VqVh
clX4d1yDXGPJU1tAymVFL7abFTDXgtjKS1YEhWa79nAj+s7IiXVV70O9jPPza4iCxDmDo3bGddKf
aIH8fbL4h0YhNm5wpJz0M941Ru4XpKKPLo/zyvbWAiIMbmv7fRYk0WNCETx6/9E0izeViO7TqRSa
2rqAi3ikervlFu99j3s591cChU3Ud4/o+VSUlAT0Gx0eTQTFcP0v/dO0VIHvPIhdlNzoE/QOQyTy
sfblI+LC+egwIw2yXxUNjfBAEcesEx31kDqM0Wwax3PkcTs2/tb9Fr/pve1UZEqO/2L0DmRACLvx
eRvPmcukLfB8+xuTMC3T6wU1B7AmUZjlwjr3vsJ7naI2xcakkG3KahlNhJ60etyY6xgF2JPqwLe4
5AA1BU3KjjSjfEoejOnM/l0uuE2sPoGzNoomqedIv4/WqvMx+SdQxpZOc3Jl/6DbUGOF+ZHvPpHl
XmGH5hMYssEOUP6TBHyn0ZY2zp2qQ2un2TNiLmMFm85oYhYe6BQfOcT0rrpm2z+iukQmnr+Ds1/c
FTf9RXy4AA1REFyDBLvXZkIz2c9B15IlkFilXAMR07Uvaoh/fKpaXXKnnsJOcN16l91h8BVbbD7W
P4tx5NjLKTgYrKzOOij6eRRDoJgdvcA6XkROS9Se4GgnW3iit6JNKKaRVpAkoB+TbFM5WBfWUpB6
EzGfoTv13W314qHgVT2QnpAm0Yw/+FBU67opm8KGW8OY3BqUWuE8LiLcP7jqFDsztktIdABB0jTP
i9hT/nR2K9Sh9D6VHxhRtlVX/2MV/a845PVzu0wcvS0++QEiR1a6AvjZNFPOlO0EftElryKGx03c
LbHkeK/l9GrVc0yorIVVbMDOWwHwUz4QlBedLQiQ/4zqQSMaLIuBn6b0qmHuQmLaXR+JqAXUgYgt
7vjdudQ74CWFfV19lqk87tdeKgVP7AZSubJV/DqAjk4qMFUaJ9K/nL4piK6fvr9vP7BRiXpboC8Z
Kal2Ku32fT1Lp7I+UC5g42hqEBTw3WbtPggNr/39PsLPHivtbmAQcYtObbfKAyXm8j/izlN2PG0s
S9gnF+CQTBdtgiVeGCY5VybLqZx2otaSJTNB57btUabHlpVSDQTmDP7OQQiKMiZIhaDnx+YTZKv0
ay6sp0tnvsDqkd6RPsl5CZAwS3Vt9n6PeFmW7uMxEY8C+MFBg3GRzqj8EPNwvjRcEGm4W7gQYzZV
Kk2nUQ4cZfgQDHASlSgZlP8FnmRlG/ZRTnficytPCqAb1CzuzgymQKL0H5+XR/NKCIXynrmrU+DR
Uc/sOWvHaMinM2z6mKccXgrBwaAhbplVysiS1tjKeWsXSfFSkduF91Eua+/iEIyMmW9geo5yUE5E
uBqXQWcpNlfsieJuToPhTejG/3EcCrNNV2qQj6zPN4JG1YqEgQRFjt5oT5D3EyB+giEXm7NwVBhm
qnHzflU0l98VLzR81MJVLtLXddttGP2LKcDi+8lJ/JzYRQGeNY0p5HvwVxn8GDekVAYUxbD909W/
tGRLfs+yxC+ijWKmZH/MMBYw7ex8bfYm/WQLonyg4OV9EkmH6KhrXIup/5WVSQZBgZOfwtbbWSGz
8pcJuKKQijpa7bjIVhIsd3c+nQeiUSLS++dS+lSp14ucY6lGL+ZdXMJ5fJdl3DUNYDGRxnGet1Sd
1bQ7PDtYpwmjHGHVTJguFd1RUVwP6O49KbDVh2iGknK942M/AGUVuuzF7qWcz6pBIHPGMs8F/sYh
ryv4SQE+sc50auluubz/PSwTC5SO/px8NSnggNE7gkFx7alCTww+PbWpmsrdJMblNb0+5C9ABjQ8
8nDXO7YvWSAqARoopw6o/XgwrvQGbKpUR3+QhQUHXylSsYQUAUExUlyUUR+aRFUVtrc0gVko36y7
VxvrDXLD3n5BGw6/EMCLXQlu1P+aoyEfez8XXaEwbH/QagqzDTihiRRVGzIbuyu8DV4fSWDAzWAn
T31M6L5uqKft/YWK50UU4QhbWhotYoA0a6OZFFUO+impJJCiG9i47/PTOcutkgRVDaF6ZE3ntjIP
4QDMLXxgVnxnAJAO8Uoi6J68i+YVN+Eo2x1e3NxLZ0Ct+QckP+ZUrrbtVNQDCanxmJLbdD0d+YF0
0USPlpJEdSRZFA1iY66nB/54NSDAJCBIq6Rz8Mko/tl1+nLlesRJy73lbnfl363zUrYjI5sarvOG
N11T5kYbS1JiH17jXCRuXArYcmb9jhprOJTqPtud2UOHWkObecnb12bbsv1erqkyxd3SqtqVfmIE
mPzwu5AJBHc0pTdowfyaDqsAh4vaZ9dNAc+38VeP71+WSRsxYM77ycbnA/sExZr+9d+ov9fpcCOs
4Fnk6agZjbYziMxSbDXYAYqCvM/eHktbGXEUhGkUh/mScuT260wUSRDon++mT8cHRkBmIgqnToGt
xPgAZj0P6oetoFN+fluABaZx9SXesa4YDb7Bg49GhaSr80gWD9+i/EDT5Tuf5Azqr3qWT5WHh3oG
juob908brLIr1wFj7XbttPm03sjerRtJBnYun2b5jaMvtqABfct/MQpmWIVkN5wrj8HpMOznA8Pa
j9IqcrlzqTxEA5niLwluiJa4Unx3B3AkUKfoxTsmtPmxH4w5HX2anLtlpaFL2wh67vqL2gOMD6C6
cH/L1jT/3Lx5CTxSQpp5Psfz1aNX0FyAtU5FNj657uTYUCbq8zOVj79b3qfYsJvqEioHI2jVvTj9
rmUWvb1GQ4nXE89SH+CzKXRwqYiaswQrQQLuWRLUTCg8fdg2ImL2Xow/+9JOCKyJZwCvvDFi7SIA
FmFEBX0czKf8lQoUVSgqNdawmi3FpyoDaLFFiCJAfvU5gR7RxAEj2fQQct3Ir/GaOLWWrMOkIzLI
HB9VoiL/TlPfVlRZqJLPN9PBa+B+8TUo1AHCcRKpgZaG/vNh66oDAdrOnydJ7/v/+shPM27Irf9V
XpV0caC4uXuQmAKqG4RDy4+mZ9SULhgpR+T47Mqxx1C2srj+BMZACM/AabvSBj5u9FBQl4TrgutT
UDqLAPpCMSQAsmUaMaDZXWBXapToj+rWyHFVLxfPFQHfyIscWmAGJjfszoQY9WqSv+rj9YUz36SK
ptkdbcq35lU5rMj4eUWVYmjoMk2NVY1wY4lJcVQhfQTgNtMC/GOOv8sPa5x9JkFy26tAhSuOJgBc
nuEJNDP2VWcKv4CP2TP2nYfXdSw3UPWm95NYTHAJ4+fhcfUaSpAUvuXMjDXkmmKWKDtcoA2tnF53
Yg+w6JrWupQr2taryG3Y3rK4nd4EjQkHRKf52SHddhEfnnY3X/x9bpSro/PcbyD3mteQucltvdpF
GP3MIra0tnA23cqy6GgpoDZLLF6Hw62wYrqIdmbcHU3XQLHUtwgFIQamxrXcUBncgotnw7nYXrL7
uQhfoTOA+nR1OS3ljui8dqiqCzZJtl1H+HudUmgd6mQ/BP78pcn/pGigyWl/JmC3Px3+IVCYxKXe
UbFEtwJCM8mWsYC0YtXLiWA+oQyZyfFb3t0kUA+LIc3rYPpYjMsGoV3ndEkTmYm8kTyyC/MeYF3m
tU7RN5qvUExthY31NcqWXp/0TwZ6s6sQKkXswR5GGBT7QvuPMYFB+19sWH0qEb8D4sDP7SXzVvwo
flBDTFBPZKMcac+VM4RKJ7Eg4jHfLFAuHbWtNukFIwh4H3YONWYK3+w2GssrjZkSu/3HbgNmncP9
gxw74ynM7K7ijKEpuPXzKV+fCn16z1/O9M+cG3C/lNEdjXvn+EjpGn1UV9JLmN6cux095L3WZUgW
FV6m/HJ5LdI3afXGOcM7HuKXmw4arJyxJQ2zp4ZBS3/5o/899RTRmvAxl1GBTql/kKhswotg0dJt
Yx+XNKXEzn26bIEX2Coehj4wSWCfeafsqE0ml4nA8SqwA389aHBXENZA8MfuYc+eM8cb906TdjE9
O/4MoD2BidP0m5t+LP67krAACC/UOKUI4UIM0N7ZKyFUhSf8WX/soPagr0d/2wmnTRFcz4YXtMyP
6uM0T2HYV1IYqnAsHYDK9Ebr69g0pHp4tOPGoJtAkIOga4l2suYP2HY9k35YKt49z8Iz2NUqjpQ9
GHlnMnSeDc57JVc/zXkROwvYtQSmtcJvBx3TuSjch9h4hpwt/RL0NiXYlSC1+TTyYliUWEOwwNdO
HycO2bykbsLLWqfcytwKwsWpPgXR/li69HAHLhTtoKcJFJ978Tz/SPt2BlpQ8tLXUgnc9GSyopi8
Ic4nDIhkT/+nR9A4bCNPDinvODR5FYrzE09xq28Ytr3PWH4xToWktzVR3wQ6iSWt9QvN0dwYtU9O
OuvhxHZwrwcWo5gRinBVBQ2V8xQkx70nCIFG4LsGW4+CCk8krhPWTBRx+pUV9w+NfeQ2KMGz01pc
nTH7zANEEsN6Acc0/ucBMjjpfrVknbZj5jSr04mQO03lYU08mJ/TW6ZO3L8RaekVW3PXhD78XhJb
vmAWmU411iHUymx6tq/x37IoZTmimapqs4/4YIgSjYxZmbA9NBZGVAfWXNcQfAaq91bLklaNlUIl
julDCWRWEmdHtUjemrsgK8ffaXH6F17z5pH9UQiH7G2iEuHNYiV+dA7xE8lp1hur5Dtq0KtoWtNM
iecuLXrbU5rJVYxOQw3j4MKyBgpmmp6QXlbWCZyzEE49oBgQsUS1yNKUwYy6UPLhXk9QzYL8wSwL
JHoNLpe2/B4lez29900N0eP6uRgUKBov8+JtylSG005eucxokWvHwuMwfupN1h1iq9T9MM4JquX9
Ioovb2UxQwKDzSnkjXkceyWeqNYOW9KEGvql5mYlvUAX6HfscxY632Ix22INRWevcsxrQv2oKrB1
PpswCd9r2hLvV6q2kSR6eUaio8DwLpZrVbeZuFfS4KXuVzXE1QlcrHCHgB1hTRJ021lCGKRgh1k9
AyIRpFddBfEXhBw8Y0tPe1V6X1HukTPgHY2BeEC2xOrc53OB0bfuF0LGhT9y/wIbJ4a3YRaoZKJq
YpG2zqz7YdJ32t5v8APnUs9r0mQUDJ+wB+eA0AqGkf0kvB6l1AAJ6Rdg8JF7Cece7k+zpT/fqV0K
KKK3gPWjAz2PHXA3C/VTZz2ZiPyRSEiCUlUPS0+Kns7kk/5Lh4WKhmHWGo2OQhdYrHq6z9/x8HBr
tY77RDduWdkPD7GvaATmXuo8VidlK8NMJolENYUZ1zVwem5Tneh7W8KjoRiLD2ompDAmCSUvrLG5
Lr7OuhF2N5hui/0iAMbsQk8h6j0Gyx92U/MbVJziux8Fjz2KmvuS2ud9Fclk8KPq/+sCADWlvf6L
TilFa/br4nlvYhezZROJpaHqvFihYjx4Gg8mpxvyXyZqWBKlJhG5RLruA+rOdbeQLlyuh6dqRgsW
2SHWh2Pv2SDX1uZTqg58/avIdsJbq4s2k39uMlWlfQFFg893NsXdk2iAyvxx5JbunFKQMMUzfTDX
9eVriUVL37XLyvKKsIrZfo5wJL0DKEsQhxLIgU+6m6sMwk5BFt8fXkDlR5eukVEGAOw4aLFCYdDE
QrUSSedpxSJQcU7700BFxMK/rMU+3Vs/cuMAhbJl1m3UD96Gi8pjH3lfda+HHYgvtiyHaq1ydYCQ
AYnRo7cQ0/qSPuWBCp7IHrkJG8dmZX2ftvFNP6hX2De0fUbyWvhFhx9LNZrEwjwFbdK4+P54VaI3
lv/U66/lADp8W5UiouEfofUOwnUUfbwIoXTEI2E9gvayOGRRX+kkFkmfaBWhsEFpfHQu9kYdy++7
8aIEPySMIDACFYSaI9AUKpQPyHR39XkQ2S0MVB1i2yRzmh/k04MMSz0rG4DHh74iqFQRHdQ7R+oN
Eq1cYclIYHyxARnMJ9hCwZIkvZHiIGuNpQbnOwJIMTBLO+fJuha6zeoiQ1nPT1EuPtU3HY2ezjlJ
I/yOO2lf6zxDh44MXlR16u/aQcArk0MJa662jvxbHc6hfC1McLyAkIBCDhinGtRC2gfYyKOrepDi
59AHppFSomSRb3UXPvOTsn6OlinfDc9JvoTTsmqByQVbw5PaYtOX95V02D9Ql77/kclSVk3tAS4i
Fmy5fK455lpIyjA0Ta6lM/rR4H1n8h/+R0UEGDoXKITSUXJFUVhmqtCJR3kXr62Y26UUi42r+fqm
ensX0PVF1SgIWgE5RxMDc0uPtrqZbXQwFdTh45Gws/ZD5E05fOtXTApGWNBeE3lftIP1I+XaBgMo
6M7hLBLjJzYapzGhg6sGDOC+6csYxVHMWDEWql9MQOTUu8/x7vB4El8mS/IcK238DAiiNluAP5w2
ui2gNe4/FaoiWMvbPknEVEtYYgcRUAu3CBpr6pcYw8CXtgg2CdP2au/NcCMjX1AWqAr6Y4UC9hxg
0E6yXPFSiLIPgb9pciL1XAWS0pJlGTpz7q+xzp9D5IjUErB5B4yQfc+EDr4oRD3UHKKmm0yCbc87
pcnAjEt8QC/5wQ7J5rMZNJG8dSed+gvxvny77TkdtqkQ6QpQiS/BOns6oIbhEgz/WFXJvoQ6Csfw
9TTwSOp3BwnGAZwnkHcr2OH7FNaJU7gDJIxdx+/XPVt31Fm9PWYluI2UHqO6RqpGWXTtIzVfgV3G
w0Pu+Ytn2JS7Rvza02JZ8wrP0F5/6CRaLahcoJoowOTlbf+6p9BF1al2gtlEcG2bjdbgvbl0/2QM
X7Q+44VS/n1N64MVBib8Gb7Y+N6cglcD46TFT++3gsUO3G4Xg6e3gv5R/Y81CySfcIxOCGUJTbFH
lNeIYP1PGDWdgXULAZ819ML2i642xlqy6JW3BLeKFDALfwdQvW+Exj8DvmkllMSLPOLGZgH/uauD
+JDuyUI3YQHWokrId4H96bMMuoidQhc06fRtB5Aq5p/vXIiEuDTu4zMXrj0AHc9XzmbvSj/QoTim
t1ZVmHbUq3QRbxLzt6f0Jhw4UIdDZRn1VW5lbKWXdKZehhXt80U2+2HPk4w0K5Y2jkaTXTmwyYmJ
v8UD2bhqBTuNjBhXhkZrmv4+Mv0ekR+/dIYKle/v48vr0IyW1vgRj+WtsMv81KcC4FOqaNUjnYcz
0g6k6hLzk8limytcYOHCwOKVFj0oJ4Yq/WqZ/TIt8XUpZR94M+QL4VgkVVvhwbSAOB3lL1yHl/xs
UIT/IUYN3Av5DiT8E6ou5e+YbWf7Ge5kSPzQ1eh4rTffhYcqJzabOP3dJ+tBovsuKdacYWDxkKwU
6i7gwEX3TeE6TK1jV4cbCKyH6AKyL/jJi0lfY+KZCpG5vSckz8PipKCG1sk2R4PcJGNk6P4YZCX7
XHfDe5SqrKPPpi9EhbQF114QcULsJzjolJw3yDB/TqrM3II/waAJ75ea6w+OwOHGxsd5EDNTHd70
zdUV9FFdTD+a1NNkNlu1ZnT8rGklTgeOxkxfU+LtuA1Owz9pwi8UDNWyfP7olbGFgFzal6m+jFhB
5lubv3Wu70p0e53ETcQI4Nx0nv4mM7V3OdQGPscPNvUOlz4EODSPLtlpy0NdxH6ks7vySYB97BdY
MEqoHSdpJZgBlbbGI6zhXz6iYiu1LZkCfhcEGPA2dUCawziasLEw0u+XdUPTOZEx2s4VAW5RcD9l
T5rT76gZ0puHH0biFG92G1BMT5MUisiWuj0vgK9NH4yDHnv9vX7i9i86vvMVJ9qjlHKXnDwdmY6u
AWw/r0LXn+Ex1E4wpsjjnYc+KOuPZKu0HHpX4F0Xpi/ZwJO6wOwU9hOgrnW9o/8hu+EYeHeS1dfH
qHpvJOB4fc2EtGIZSPID/o+7op3P3rpWr92XOGVNG27IUXSv+GnIqv9O095XLkMGEsbih9hF1hzU
dD4kwy637QCVrXH1YlJSpxFjurH6aHSNzB0bXrhxJbgPPDJc/QLo1iAcnpWj/X82A3XoOoiuE1/P
ckj6oqeT5yaf7QwO8SGsDUub3oUFsig8nqw9deCxp0IR8xc5RqBnnU8YettJbaiWQ1eO50nblDNs
scHk6rKrO4s9uzqHc/xpU/ddAW4Oq2xCuAfgrqzer2bhPHzIib2wOUPVSWgSWct5aXCfJ0R0puee
lqRnw9AGXpnha0bD9njFiCFO5kGQN/Aw9NfUJCV+mHyoByWwa7sQACJQogcQ8HiDrun+l9X6wKou
yQa9bQPn83dQU4Ha1lf29nQMtWhkwD+MBfL1J08GPWlSutBPkjPqymvVK1FH4ZlQfcGz4IcH6ZOx
WrstPRoTUGnjGaIALeJ21hF4YxidITJOOFANlE0+NnEeZYI8ua6F6Hgd5uJesCtSFLb5PGernLgY
UoeENjhX5WNHGs0sybJf113esKm3NHVzutX2mg4zU7Y8hJlatSAQBHD1Ora0Au2fPk19IXP33KVL
qw+TSV0fzgHdGT1lQd+Yek2T2jiKdSBFcKLzl+P2mfoRmyyBSc4AuNS1zJ+bwMticQ+OX/fXkCAS
msKarjOl0xu8nPQbYa8SMO0Q3wdS1eWCx21CzLP9luZPChpiULLKf7yKDGWwUE9OxEP1tJXi7HSi
GMq7NliKbufxXUn77eQB4aHADZWJpM8YH0H9t4MH5zr9UUCpX90yZdY726WCnsKURLNPkfvKHeFj
tB70HiqT2ETH7gntrgeW+h129K8F0H+6DDiWMNRdmyRyu81HloGxFv2JnAAWMJdwW6Dn+8Mp+zk2
fk+Lo/rSZguU8gqc2VVGORxCog9nU+l0bijXRI6kTCGnQxmlhLgKKzNcaDRYqtldht4B2zF8c78O
woQWtUqJs7EnovXxpgSUksHXJOXRZrEboNKGF9ajGOSD+v6DoVCws1/66ykSfS9WOswkS6VxALnu
IRtEdvOTO628fJOcoHkpo+YdUZC8d/J4kl1nh9+Kb+WucT5Z4goJK1FnE8GclZHZhQoOQtQ2rIu1
Ot8W2EdU+L1wsd8iAd2d1O0wk1gPQlMp1lGzZfW+qNE3mj8un8nC99cv5VayRZ72/qV4HwFb+psQ
V4eJgisRCB0bxaplJncaxBYWeg3HyMhsh52gkYJlbcv+wD8nDCBbEhoeFv2a7oCQ54DRZrUdTmZp
wT4rwR8Krkd6CD8e9bNVFWlGunQz8UxtpVBYfHLvm69a/yluGdbTO70kFFuz/Si/ioAI7uI/xHjy
zAuL2+eJ6MRBIQnorWTNxHJhRnWKpseZZIp4ILR3H8mDM8lNOHUTTuR0Z1ZrwkHXy3+u/VCuG22u
t3FeUGEXDC8uUW3EP6KgL6qyiy6cCel2dA4JSqOvZsWfZwWRbj1xgjD7mQfzkUo89PiApl4jKedP
bS4AqV0Dl3i/nMS3hcGT/gF/Tc2iHIOTLonGfOye8mNWPvvKMgozHK5PlqxOk/IKQNm59B0RfBV1
f7B/iUt/wabtYa+GGzdVYlrjw3wiDphRnmkyQQNSANk6ZjAm+l6k2UTPL/1zyodYQUKn41nysyD6
+N0Fcw1a+SRBtyHPgK0MK4NVn64e7KgbEdSg5SYWW7KrdBUgdJ48xq7ADLHwq6ljvD5eWCy1xFDb
/Vgbwh6nsrrBy9qyJNF4pvUFFrxk9xu0LUeI86N5faaJTsOhtabLMI60p1XeTvYBMEz+w/qDgm42
H9B7GINfbzwEuE+c3vzO2cKtTFV3LKhLBqf0brh/D/7wHeYxms8bnxn29xjFGRzynlp6vHWz4/QC
NM0K9f20dtKDa47+WX+yq2dkr914U7cuSwWDRZShUVofDt+oNMjSxQmSNVCnFzThurmRY+G3Xrji
C/QPbIwlIjpFIzWWmT5XDqd0gRGWthjIwliBtUzFUpEm4Xx9XXvRGL6SKyIiDNhON25vongImqPk
9j2+ItMDo9UzBjmpET8TEU7pz79qemI7eDEeok8UC4o7TTmLM6ft5I5dFPEPJ+RnK/8Xo3lx6LsA
mjZTW8609RbD2Dol6jXKaWrtdDJo3ynvxTd2qzpal8hj8Iq1mTMZlNW5xJJkLZKLxdO2lRmg4oqw
+A5o3f15ExQW4VRjaSji8QaIfe9USfrwmL8jHkiLSxuvdGcReIw3vQjEAKxpCUybHU0tXkDFk3oh
lvRzrHIz29a0w6qBQbMtXMJFXHstdkQ0szZKCWHbUSg/sqUBCXYleBM3SC6k3+VlUTLqHq7zBftA
+3EHwLgg+8b1qzAqwdYQuuKUwCxlniNrSBB67lIp7iKtBnAFeIXE+GRXzSingydbbgIuKh30MEJz
+mWKrH54ywF9JkWr54/Bw6eTWGtWrYj0VcfBh/h7CtskuG4uaa4YNDjbBx4YCOZYjJdrZtTg37f2
Ge/WNmuDdtV96JOLGqjFDdmET7w9CJ+++mM150cKo3eWR3LYZm0fT+/xsPj1QYw8idGJPIXx3Zl8
uCc3ZdW12bFG8or71nSeVCHyFn9VusXoEqEJpiNF6pfgTdHBbytI5K8mSb+SnmA5qfH8ShszkTGP
RlTcFVzF8pwl1HpSanYQilS9UICWSOKAAk4Af9qxN3lYkmg58fQF3Wo2hohSrM7zJ8O1uqis4Jdv
nz97hWY+2ibceAdaoyX9K6AuEc6NEbi1320NNNQGE8MckPRLJ1geKw1knN/AQ0JhZMk0DyJAJFmC
ypcCY6B+l6njKMQUHHOL+wL/WvawnkeSJMtmkr/L8D2P2u8h2gztoS84gPmuJEsaeCNkED4h1LTF
/n4tCxoCSJNomC0qMmI/Mx/liIBMrmJMPfMuVMhOVXvuNGlZEzFxcNvP5TSEpg84raVdKgE4DJvT
UQdYxhb6MtP5O1vsMBWk6fd0Zs43ISbF5fKVW8r/StkKwQTVIy/lLNDxl8rBl5bsPZVr2JwYvg1L
gtolpK6r3yaql0ObKOcASFoUVA3zJ7g6qRjZDk2qZclBsk+1rQE2+Y0gHERADBhBQ2tzffmBm6m1
RGi56Y8xQvzSZIz8kRCe8xlKXlaW884XqYExvkJh2ZVsm9cdQdJp388pmQ6Np6kphS3neJ9NvRoO
0CIwyb3n2QMBCHNnIcruLHAN1oNr2FOEMy1mPtAKylpo2eblf5GfiykGmt6XhiX/hKjjWpOddQht
H0/qBN+qtX3dqV96Y2yUbhszYG805BjY/JsV5I+/5GgF+QdO0tqsqbgnUTe3x5nWyfBxNLYDO9EU
dtsIcd5iYExTP2ZEEX95WFZtrWpqtLv5iI6tpq98A3ucL5n9VCuRYt1Whq3slKRTbOKZw2luHNp7
NgnH+nx54skF+tSEQRUfaNJz4Jf/LnhSkcSrm/MBJcb7BJtNayCtFy/zS/8F+YEiUcoWyCE4yv3z
YfEYUbcNMxABW4Kl6aA1Hx67AbJQmHJWzF+k50+hFD7zxUknwtft5ZEAfN2MrtcPgliTBZsmYcQi
sophopmRG9oUd5Oj/JUMNBYCVTPike65UGZ/ToJYQ4XtoUEFNCZyBLjsVDm4RfWnRkj46Qhygst+
mGi+GiBJaFO+jAyUZFOg725C23DzH+Jk1HaEhC3Xe1tHF7KjERM12uYp2ltutMeJOqMtAxmAuBdl
jc4RIr7xc4Hq86f4wBRW3EGEPSE4ixXeHPmV2s1kegtWaEnp5V0rYerxAnRIvDfmipx8vSj6bXUW
feu3d17VsiJAWYFR7+3XwcVL+z/SOsm6g2GMFdvkp/rLRMBLvNyVBehWmALQ7DeU9pisDSmxXUun
vK/EmctH+6ZyNTX5DGr9Jw660llh+fD+jIt0dyJkhMeakJcp1m4dx9VOiNfH+9IYdMsYUfj2qPv0
jqESplxrxn7yKRrO7LIR2/m9F3gWVI3Wywe+wc/tsM0xDPidQDdBe23nhSlvV7p6+Or95gIg1sUp
O5As/Kl3UIc95e44Jg20u0sQbbs/qS+TvlyTUfX3SK/tqAPJyo8E35HXYpkGhI7CpLs7Rh23z7e6
wBqz0aILw6I1iIvzyH96FMZfzIst+Kxp0EFsPOG1oUnjMbKJCtaRUWhthg0zsZ7Wz8lbCvkjQFoN
2rk8n9UId9WbT7HYzlkv9lV/7/IPVJFuUr92DHgPdoE4iDneGJNxDhZ96q47qwYiKgpMRsEPtpLi
H+y9pzpjyKrtmiAoBvcNAgEkE4r79qtKtKBi56CCVZSEO3yqPUqmm0yBXA6osRO/HO8gIR5vXudS
LdBxLN/XMI5+QljUG0HKxMuQrKUa2VtfCm7EcQxHt1C259ZxpflrD4cWjBGlZBjFMw3x45LtHV2w
oO1ZP1G6CbCMA1l3t/sYhK8T9KX902Fvou6NEhHPrK7CHzaUqouwNUZRNqslJcfIFVINcdqUcoiF
6BBGHMsCQU11GmUJsvqQU6U8YToTimcsOja9hhynOiel9H8t4WIdfl53CuixU73UFMmll/Tj3eaT
pkFPWqhjstkdYPzNsyjW4+dr9zcyB0DTybtitHFziRKgH3HMnLLdbWdCl2tx+qY5rHpyDi5T74Mk
vpI4hXGxoqYyZ3lxpg5QNLwvoOmTRwZOFyz7AAflEd7+nINrky+7611uUAoUs7uZEu5JaVuGYJqV
E49rRNdm6qYpAqmlBtQYAkMrkwLhbXyZS+LZxbSM4uG6SEYuxk01SPW0oWNAVrPfwyjMRdHG+UR6
XFXorSmba9aDyFxvubl0zVh3tMFHxKZqHBnB74W68b7+VrlBw1MfF4D2/XMJhAyKVTqnHeAAXTYb
dqXv2z4Od9xKsyJmcrqasRpCvqnXFTLiRMH7KhLzhBFz08I26XIhN5fb6fevC/8145DAv0x4hEzJ
EKsKFr3dvBSAQXnW4KkxyfddlMZmsquf20d7ZF88RLts6QMmoxfnruZEV5TOTe7gtRM99MHUyV2i
DfuljsQDyGtne1xW83pwaYbWrd/Hx/O+SOQy488Og2UnpOCWpOBSzSIrT1KTmt8zjdmPqSmgOFBF
MNfZBsMTUgoHKQnTkL4r0TOXWC3cSGPmJuLb3N9rNa81xFlk9MoNxoMT23m5wUvWXRDslDXmcCBS
r8zurYZcEpwxHBfyRDy2fAvVBYnr5q2AhPg1e+OasC0okXv0pYNuxFxo7AkjRCvKvhOG6PMnqGg0
5ZIvFoigR0zbIJXEFi2FuCMko5TAOfQ7E0Ift1Yvva4qoTVxGa8jYwIrQnGQJs4d/2F4MD4ptaT/
Y5DtnfNEk3SAGjn22VKfX/DBhI0Oe+FOfjjPs/qiMJVNWXGKVgCEHGPajT3SLq85jARBiEaGWRG2
ZZgXBR03u9dLQMpDmQ1XlKXHOmlYRDTWbBKLuZBR0iosqOA/6icrDuGo+bEL570IN5PbTLTdOC7e
fln6YCbs1qOMV3r2nBXtSsOYzKyipp2D2dujelrV9YXbnFb4vJKFrAyHg/jdug0C1KkTKsQo51QJ
2DIJ0NSlgi5n+3BA3Dlq5uv3JINVIUPzk5wM4YXxNhxRqlx7EmTFNO0w3edHjzU87YKMTJqXsZtA
z0gxtc8s0iNHtfL+Zs397nxgulJsOLemMTOinQQzwsu+oz86iZbKsZkJRJnyYfiLGQTa92leITy4
fjTjV7SXGeNRrJCbbHB7pOIwLl2ULshYtXePDYNzYa34bCQAYgnkk0VfmKoZl4NMZgqAbEeZOO7U
7dVWQrpALxniJAb4nrqLmrNCRCWNi/4tnBnJeDzMlomWBJidJr84arcaw56ngm5f6nm6GNXwL90V
e09aDgWjhQpNJ99vDXNdjk3IFdgbdtJfKCEEC015CCD9mOCXCaARGvsuNWarRDGdJ3Mw4azaHyUT
YelyBMMIQZGtdpweUmZYNKd8YouglqT7F4LqJk5FJZ3HZIHTh/MVeJKMt6vco0LLZhBIGZhC9XH3
BNhq+K1oFeBZXB0mBgNT5Zi3c4VoZnIhFjeqlNiLOslunMzPZN/zhpngy7In/hoeUBlsTJZW293a
pR0o+r4fNmljmxqkBLK43lhkuTtjBAVT4qIpa7dE+BjbNhnktncdDziMw17Ekb6EteMqiHh2sLwK
gnnhed0PhD4RYpjpMvngaAdbhZlkyOQI6ORby63Yuy5t9lbSTUxEfBsZ7dXLvxV5FuBA6+sLjsEr
PMy6GCWO/sgangQoIwVHR2VwsGPO8mXliOX/r2fUhmta2scB0YGogWM40Q1SxoN4BqmjcsnMhEbL
oSTLaKsbpEGtv2VkMiXkfdJOSb3Kh1JR+pDPPq/JpuX967F2NR+VbUSstYqzO9ieW/Lgg0xg5H9P
ziXvk5vErl2Vj3PzzAeknfbEqDwknTdRwmgwGEQKhrMqo6vdRKx6xUERbCfc8oxqm8YkMEtdX+o7
oefRlJ6HGv4XmKtoDHRghX/R1lS+vZ8AkU4NJMbbHznetM0esBZF6GcD+JYvpqxR8AN1Lf6AVufb
h2IqFUF/E/lbCkhS2Yv/E0MKy9qJ0zmtktCE005dJ8WcTjx4jLYELQ7p/WFakixTfwAawtH+7tCN
xTWCMR5kGtLC0szshWzMdXzgvvupVn+C4E5i77dedrI2Tp4zDZgUJml1CXW7aAAX9027FbTuJJla
RHXBtRUNVWDcZO5VIF6Ry+DL4q0oRNnc0DdYT42fOjNp4vbXQcq1HBQoAYfy7v0m5SiuUVINRWT8
UrYopqvtifIg3Zf8hJgFO9rGiQNcMi+6bptZfhZHXaVrI+SuSFMSN2U01BEnJ+isGj+ljZb6cIiI
VcN75d2PZ/81jSN4ek9M238oxhMn0tKoRKR0dbCyYnryVsCXFZDH0KIBtKchU8CYQqoOViMt9GoB
oj1j9VgLVfZTrFJiJmvi9bMX6nFIdMVqCqEge8N1XuCjYzqYgD+/WUX3qQsK3xXFkyxRLftC7ADo
TgateIa8SVgpi7BaYmlub/K7f+hyUkV5EHVYxYf8qu2HsAc+C7nDlG8BQIVMFgLIbMqfabqxlENb
k+GcJ5p/wZqw16/WzWNA11XTZYeIVAMHy4Dz10V7mjqCZ884ycaf10P9Bjuy2qkBF7HUxaqtdtb1
4ApWp09RUN9+i+ghqwd1I7q9uBBGCx476VzLipv/n2SF9j3JJC1eeteO5jdPcFy/2HqStkBMGeql
d8QOt7L4tLt5jvcnjoYU6ecQhnAuAIp+vhxvVkJrZYWGCZVsjHxWaqP2Jeap3rHZJQwv+jUKbk+n
H8CTn6IXgrSt6DgVG93pGySaP4bB1rU00C7KY92meNIx9+0xJY4aNmmZz6po2ddl4O9abLBzkmjh
puEdv+YJYjA7cf197ULfqo2iDGNjz2FWh2YRzIvKoz5dEIMPJ62dKa20T55gSsxlS+Kc0w60vn3G
vpm4TtBoYzFh/aTvmJmNXpFUnLThJ86RdiVzyipgumgnzrDphvpTVdUrKxGAPM3w2qIwTlrg454x
uA5GiRqzvHE7nrJwKEC0/ttpn+I7hCHbJ9M4Shq9bnP6EK1l7wmZZIL6rp6gorwuRLlBzCcaz5x+
FBeqYH2pzj0JE9oIch8p0lJiM7UUsirTHWCmC+lDIXlfau33OlYiwsPcskLUAtR2opgkWySc6zeK
oZ6TIuC/1H0tP4VGOf02XiZHWAhhRwu3RiDl5XB0Kub6xuvElIqv810a8e6ZtuUtRTd+/vowuJGc
7kIvPR10zps7to5OTnk9j5aeWZE0Y7ZIyN8t2KmwZAO+negSXYP+Fl3KsqwKG99ToJaoDmp37TVf
2M4mU9Q2dt7efYQH/FqsC3gQG5OVYCUyCL6yBDYnlh8L5qST36cNjhuZttazXSSSfk3s/JVWH251
xPCedbSFmhPty+zznnYCrwmPwXBDoGpQYXyqbmVvzIDy1QtD+Y8pq5g6BaCaY54oHJHZor6SZwgE
T1c9lWw9cKoZvxzAFlq8Y1IGfap/v7LLn3KdA/apZU7WXbQZ9Xk7RqskdwUo2Frjk0DQ0o/8YvHg
jWMX5gt/jgk7swMVFfYqz0P2mFdzdPO8ar0JteNqRAE2j8/zoiVhjg8To/nolYaNws7kqwTedd8o
vfl8ZFA1sRiYYbVarn/Gf1vVP3GBSgTQJc1ghsFNBr0u8Mh9FS8P5075owz6XbIRBOPukqwxd09B
DEsnZkEd7qeqxZobh6aIuOwcYexEdikiyuyFULHihUcnnvWPFh7tTCQ0Gt9J8J/kjHZXOSXpSm1j
E4xRWhtMFU2cUFfAh+9tdBLCm8Ko55jL0og9O+MTQvlx4nPcC05rE1RJneUIrT3TL5qxTz6RiMQq
H6Rnerlf4W52yrJMXyu+Li6UUsJJu12JYboD8iriRhauu/jn8eyodZZYA6mWQFUt+p42QkJodkoK
ML/3y3bkP03ZO8w9DWaxDseZCGn+n9m7jDDC3iDiI1Fr9Kj/05x3DQA8WL4KzVeDT4ZRW7oW1b1P
DYY48wa3eAhl8BLZgphNPSmDMqQ5RAq7AqkuiKXbdCJg+kDrES1dquoMh2Kh4BZHNs4niKm66MY1
LcnS7gYEXLYtAY6iGWYUFz34te9qWRe/sy2IOJz7Kh+xWDJa184CBFRI36pcv+f9Q5RBbjVlrf9t
I33G5pwHMbWyDGG18V/Pvx7ilLANVxuardsn5922yVzHPbAZbhKeQ8M7OxZTOrm1m1tdo2Rwv1qG
php9CSHxMEqUrLnXTLkRYBOg8Jxn11770eP0031xBiXk5fLTyxgVvWNaTM51+YzlLf5hqKewn4P6
1EPm0fJoqgEXSkK0zzKsm4Ahkyw21rlsE6D5fUyjedZ9S3UWMc2OIMfWidREZI/UHSJkmEctPyl/
uxQQ+U76GQNDXaMRd1GSRp+HLniqV8kEbs9QjgvcJwR+P8Ncm6e6LiWzENJwBJUASL1V63tNp3uZ
lSlADabq+3/+4yl06O5nqt2nNfEOUAxDYOdMYM9MyHvWSiXMMCaaOQBHzYeVCZTMYwvdlINquEsq
eEmVp3XtDCcVbJ3dUn+KTVjicefdme67Pn1fxnUiPWLkZWdET56GvNNzRzD/jDKG0JgyLFewMujx
GUTsXjUCg0H/AD9svhDJO9WHUHxJyLAHfAe4SlzOX7WUrXWJomXiVXUl3EqXr3o6vKW3zegWqBVj
VVaasx/V+dvjAhlzJ9XKht30G6FeBakD7UXtE1h/HKYeh7Evrzk32OEe7ZcTpS4CqSnoZk+/Z56w
cM0Q16MogBFI3kmv/OJIVyYonCpbOjN3k6gZgwMIyCOetSHlHfIElWI/Rjf7jJUwxtSQQaDKo3US
vXxGhv5LtLQRB1P+Yy5RIEp1Twm+PTrXmLF5gwKLNcY9tXIS8eJkyeXOqV1S5eeIbmuE3CdjPC8I
HDdAYMVnZpQRStsO0Vl5rxcut+cCAyoGkVNVsc5HBTgdaDjo+l+Zy8WiHSU5nVahGP5hbAostiBn
xijUwzS+dBaKB2FtmJoyOc9TL7h4pyxmlMaG3v1LiCkNT493PKykV2ZXL0MxBxuTMp8ofq13/QCX
O44DIYoCNsKwHyLeYKeH82tucIf/da/ewQSrjBIqnboObxC55GWbHq5F8qyD0geKxkX1tIh0o0/9
W2/0PmeYAX1kh68xPUdlfgoqo+nnOyYSFxfbp5Fsi1luqGLkSpYCnbjC8ZROBeHObRPYmz3N0QPM
wVYpL2GxJ1buLP4rFD6OUyRoMjJPHebwCEbtsMv/A/Kl0naFMkTRTGPNFsQQwwj/kSoViPmlt8ab
e+0tXrTRFICHc8dI6p2ta5O+5QGiRzbQ9IKCOXKbGQxj0vYPNgueE8dxL+D7eK5MNZJ8QDWRImtL
BqSoOVW5QsE9n2Jc2iCPdkiduO+2G968fzpa1Yu/nT6LZjPFyMNpNYVMeA1OF0upVTbIti/NO7gk
C1DXHstoFOkAsYP/ZjVA/GbZ/Xue6G4QjvhQhO679CCeNOEO4BaazaAcbLE0mLVEkO1WmZ8+4DTl
Mx5P9+ccpOhVjr1C1Z9WMisj2pxyeEUNg01vvQFZsJ7WUbQ9PysvQ941nRwQsAsIAr/UBopUJ3ZN
S/UfIBP1Z2O/tfOFi22qQu2oor2nKkok4bETBCpoj3ilr/8Aowaf6YQxipEflDc1pUGF9AUsulze
aOgDn4/pGRjnMsdDbq1od2CWGa7h1HwLKO1HeVbcUSrffz9NniYTHPdxdIdrG3yd6Z2u71ZgCwZm
3SeNdUZXYAB/MmDzaPCNCYdEXBi+FRNU+dH677v1r40hDjWs22liVE/KlKaVKcgC/RRvfX81QbA5
8GpuSiF2HXjEmas4VdJ768SieetG+1wG91sr7OgirOc8NrwZfvLMNaNRKgyca5teGoSeOzyiS79U
3bkxYlFCrRmFRIPJ3JHVYMLtbaF5hCNK4zwfQlLFKWMOIqEQeKCDwQ8s58yrxaJCYtAbv8A5sF0j
ivDXvan1GzGKQaPRvmqnzOa3Y/FJRp5bT/N/kjKYhTHk8duUEEJ5tmTwOQywROSptC9UYBj5DL7P
HWCTVUoddBiz0diyxozrDCsGO/2d0Lk1UxySf041yrUEVcBQpEtCnemSViHFGLMcXY166YnHpb7K
vgse/xhYmXUOUWsDXnMWncxRXFL0FAugtB6IZYgbErw1/0z0nZzszCGWCJkDpazQusayPgZ9FEmR
rZ514hM0+bP+DUtfQ6ncwmn9nI01wj4Q6qPFFFoaMYsGGf1aZ4Fu7+CPgbjvshWszYBqNhgKfg9a
tGvQ01bHPCwDsIi1ns5A4X+r279vh0oKR9cnx7BtuJRq5HjVF/NI4c9J0qv9aNc69tWBhCsdqKSb
cJeprohE1374cV6j2LjkrawYu4A6NfyRcpSYHbgxlfg6IDKR8FC5wKnP6j5lJ7H62rTstDXgWZIv
TGUOsoKLyw0/YYEUtG3QpvZGPgw0f4/oT+eOnML+EVZWyq13px+MK3csVzDMsyS+bTM375pCm/G2
z3GYOHGWTY6sfstzRCf8BiPBYUjeJU5+ND2yE70u+11j9gv5+4BtTIwRUrlm/kHKbIq4qa3qrPxL
6jiahPDr2eET4CK5aZrFWYunGYSxlFVlDbNqS+4rycKeaJe9QkS8yymrr1Hiauxm21jeEyZQfglF
UJG7FY6eGEHyLvfvaWbKPf9FNHYY0YdmnVfIeNxrU2AMo2daCVQWyrh4x/hWn97UYhKApdM/BQdI
FRPM+WhyzfrP2Pl7HLaCNjX5dKTkFFW4M7LGH1x8ZnOCx+zVnDZiSqTCoQa9NfiTwygY2iHv2xeS
JaJdNMyY4IST+lP/Da3fGBJyVEC3lUCjRmOBrguWTfsHRUDgSRJeSNCEStpo9U+m7Hc3R51E9BFE
d0PZ8IIjiaqPrGS3Jm01dse/v8CbFYk1ooT5f9UfD0hn6s90iKL3R0wiTndkiIjIacZJvQJPlL6I
3tgXXrr49SOAKrfPQ5m1pBA/K1yeEtXTFxlZ8Uv73rWk3EsiYCYEcW7vPv+aAsOR9frloaD1Y6gX
lToilUmOuStwSPqSFKaPW6QFIshNyFP7K6TrODN4pOTQxXXeQcUYsGm02iWP0CbeKhQtoBl+EhyA
smFNDv02Gd0dWoysRDTNwNPbfCsUWui5z7dR2N/1egZfqz38JWglh/kCYssjC7/03iLEmwV8mcBL
wkgPFaFeAnvfpQU11HawkVdRxDcrPqcAcbViRk0myNTzYAAtARroowvwkhBOmDGqp3vyLgNPY+Vy
CVm+g+OZX8wyb9bk+THaHI9ePvaQqsEk7yFPzne+Ou/dkBn5IhQZGAHRALYqEOscPznoMH7wYQoK
O+2/tDM46hugD2lMYt941QZQL/HbYI54U/n2h/dvwGT1QKS3fXQEOynvd66ibvQNO82jyWWzlG3n
6f0XYknuwpDE3qlQVwrXJtNirJAtdyCBRXXRLhfXUFtBd85lG11EdkZU7ZgyBEoPyh8KQhYNVtaT
HyRbXT6SuTqa3I7TQg0YfSFMX5RaHWwJVCVdyQsvuqR8rwIFN6vUx3+SGK0UfLoBGiaoSR6NTwxZ
eCqr2+GediwZROYL5BsnRzI5n++DEJ8iklEQgE/ztFkI7yFPWbgtF8hIagAOxp8VeI5tqSW0so04
jaEZBq4gbvQFkm0BuPtY1dYtkOIVtB8eSNg8ImYrugJeugntcA4iR436BBtsmbIf3RXZFNQsPed4
9xkTz2wK4CUa1SBkRlY1IvSYyKj5GBYr7mzZjEe8fg4KruL1YWElK+uU3q31g7HJWRu6F2DZ97Q+
i5urSvRQyOIvsVgjuKdH+HTQntYV6/ChuLa6Ydm8a/hQzGesTBhZ2EGgwlQJp9gldORrY+oBmoB1
c//piMkRn76gpBXWIoipD5ugJ059hZx567ICjOIKgyXgcCXKIvcmjTinW/9q0BwSRDvUQVuTfGwb
7zqRWZaeiHN8D/QiwWxWw2DICTCCZ0eNdtLBRY+JMZDvlxnX7jdfhf6mW93hvhg84aInMfjcJMP8
/zW06tRyvLgyLP0MeXn/Rp/HQ/XwKEFyQeSY6xHy4+EBa2dOwePSA9iNR70sgRlTn0u7nPFx++iA
M7XF4PZ9ZPx00AHDeHO3xPYUK6rKg4oITHhX0R+Y46tZl9Tbx/TSxxv+r3jRyVic036A2PDnL1jO
5i88mCoK2nP1LUiYQBcKN/MXbaDQMC+4LFcipoFz40tHh0mC0ByUytu9DHcx0ku4VOBxutFdAgwc
C0SSQTn3cjxfZU4N8/tygJXq7WF6bbF1t6u2q8ZNxdORxtnIz1z1Wh9UpEg+K5XRhvFCzlP18IVy
b5s8GwIhkPBlYV94fw53YB9m8r0YVIF4oforaCVoBjLvCWkWK2D3AvIDMDuYSsjTX8lN7Jjsvjjo
H7D8ZzzfTzYaKkMzIko1yuSZZg/b3humq/8b6quKeHuqbfZndCv1t/gIdruOFdkqHGmuDuOUodYg
N61Asn30bsxiDcPySTowET0MvdekMfxC/0NIUjfvLbwVQ0U2fCe3rCCz2yRUHneJB70fkSn6JG1E
tiePGXRylUMbPVtCpm42v/77uXXmpSzVwRFcFYgp0odf7gST8in43XzykSm2iPVwjV5ekS+9mscp
5G5LRVM0Knz8DurbTMNZzqiZeuOjudn6nO4OgiNq8qAEQ0kqmXCCtL3jeNgBGPngGgrcM9ZxpDrn
6Y2YEFcy36FynUQ3BJetbME74XnNrvc6TPgI2DN9Hhw0uvaE2JJP9szl7EHEtP5vL73PmswxyhDz
MGUT0+MLpuzX55BCL+HMD9YwGf4dk4sdfL58AQVIYnoAl6bhgNnYOrFi3psxGL2+N8vWlU3B61a/
v/D6jroH/IKUj/uR0SH6O6tttboUqjdRYw2mDAeICmOmDSV15/3D4j7Qz2ia/nY1uz4eJbFZBtE9
sUxNm6iTBb7h7xnTNsVRJCBqcKvXNvw+KInErAbLAMJe0dAbJRP8b8X+FxqsCVD6/p4DboF4AyeV
j3Aa42NISTLwdrCZP5J9BH//A08O/5ze0v6B6nYx2HgqD60AST/yXdo5i/F7C3rKB1Rl+F9bo9eU
MkddQdlVlv5Xl0GFj/mm4HBad/KDoVbfHyfKsV5L5LgLMW6E0GMstxijCxVvHdPEcFirdQZruVSC
OEH4znfKspyggqFX6Sa4qRiRrcrvWG3WDimSGbVMTpYVQwAvpyfIGEGIKvikptw43H7uZOX9QrVu
hjRtfKExe8pKogmoki553EIHEX0JjJXTi9L3A8FfqiIBTe8tON8n+zHt8+r9PeTqh5eJlBxA+fIZ
r4hMlkgKyp0cf49h692W1Xc9nTw6l7GeRZzaba1sxx99ljwCofD1ql+vu+o6GAtooxJDyKI/Oh3r
LutfMYGmtBUzY8zBvpy5FmTXutN+NKJ4qscWgLNxLJ7I7qlzYjow3VcPVhmzT7/cycfOJLiZEvxj
ymG0mAYRxiVvJHbbF/m5tyiXdnUAQWLasQ4Sxf9pzqhEGXOLlpxfyg1tJPjjegmb6riRQnuWRH10
pyv97vXqiri13NoCbx6ejeJMR02ebB00VYEF/y05mta5P6fuyKGCcYSkuXk3zhEbc5FqAwBKw/YR
S0W9Q3WfwUB8P/qIrLjvijLSrJoFViipblaC52x3V86H2yGpeDBnLz58gd04TN5rYW4vE/Wc2uoo
vYXcAhvW3FyLSpL/1DTSRwG6ZieeTo9iQiXm4STo7ig7azRA4M7CnsYVh3ESoNp+vEmsfaf+8MnX
itCFfey1rApXhJSBkDpFXlF/UZYxc1tnQ6v+eVJAVlzHERdiSpX462OrtwxGMEEvK2SAHWOU9X5i
WyexIQL91P5e/tvFVGAYemjVFxCA1t/XlWVMdcUGFoFNTKWvSGKX8DuBgJ4YGUzUXebWk+ioPCMQ
cSVYTEfd7XjOqhV3vm85RAs3qMbFcvPDt4iFmgXdBdwG7d+p6tiS/wuhxLTVAKdEVeLn2vdrA2W+
rJc/UsK05+HrqM4szxF/zHm316eRa4NlIYOjhDOafULGm7cK71zBY2CpTAd7d/8EtDw2VVUjuIl8
5QA1j/R/MYVjUJ1wPw265uxiAMy2mZrDn/tkSzDPsJhTu/pXYxFeBfLDds2scGE6QRsKcJzhHrTq
/cJqpf6wyY3CaDZiEhqaQih0M72UnWIzas5lV0BhNdRZMsZ9MHMGE21y03sxXZ9XpKNHAUBFOcNg
VAfri0z3ae0ey8rt4AXrYwRchQ7rORF4S7p3dRe8P2hb+utlsf/QQNEMyffdC2JfuD9smALTwkjc
aBLGr6YPuoELpXu9XQUxoyBKlR8kmkO+Stnz+9DC5qHNE8YKU5OQSpYYQJJng0MHUe5KipWn+K2Q
MSoAAFL/RON6NuclAa5+NZ4/KZ+kDaV2btk7FLG1vZGFBnLZdwbV2AnUcTtDYclLdxKiuHXEi9OD
D3oueiILG0mahcZ4ITBnkoj2KjEAZCU6jlTxBG6VbJr2uHiGKNFAFQVdM0Dbikz7C2iWOEehe/ZY
Tccon7VsgqO1iNqW/flDwJS7eOphzOS2kJh0RwUbuXlrHR+P+rXiDoCviHwbCbvtlCy/5V7a00Gb
d4u/Ys+C0nsSs9lk6YQw4YX1lLSPvYUy19uCAi6/2ob0UxbQ2s4jcDzfqMr7nFxun3tsxRrR6wiM
bOZAShUa+MGeR6aaC595W958uJtDnV3ZcQOE7hfjzeVFzub6kju2fIKoxih1x5DAxZnSU4YYSLk6
fjCClbebTSkgVV7r74s7L+GPY7H+bJQNDWY0K7+hE8dmcNrw+HqGipstL5Nl0kGLEA4m/O/Oquzn
xBNZimtlNxUUFafHjJAw83nAK5bq9sXfevJPyDFSzD/5l+pGu0mpwPZ7ePAuA9b8yFMIYLybiQDu
PetO1L9dtXG+aZrpgqIynX0sMgidM+jwoGbFs4DywYidsHcwGCEpvHArvoBypyqLuM6p22t6DBkg
a9dSpej1kp2JhNsWeM9GYksugE6DaEMkaClXSZ0NvpkEEdrLpUjKikNEvGS5zB4dEDpaNWBRGEkv
V5fSI09V99nhhKVmM8dV4dZDvHam1Iwi4LCWBvT5pDEwx4EAsK5M/411NwbDA6EdhZkzrb7Zq+8y
ElsZYUat5ihdFycu+9T++AxDWdTAMIKRqYL+k2m5+5f+dw4wu8lZtmoMEIxG6mfCOdYqYXlfXcpS
7u8BdM7qlPlvoN0tF2J8jehGGSL7+vqMEU9WpB047JlFb5AgAqabuxsKjVoISEFHxMfBAceJuwMx
2F/yJBB0Uh/ELt+t7R/Xn38pUwHqoK9RJ/e3b87fsYAT1z+XLKGD7J32cWUu42xseilPOrOxHT5Z
dVzXDDfJmuIdAv5tPYirV/9EM+sbj2K80pOZ0h2e5w9aWZm0VMlWrvqeatxpO8bo+n5MKLRp/Hnp
iNOO6IOT7V1fLcWKUxJteB3WrCNUNoJGXiotLjOWTDxjdMFV9DzhFqHwO/y0YF7NM7lvjfMdG40R
1rtCff9gWhwAlQWsS8APAtx64es4tyVB0ztBs8O8kNsPSWsvBFDhMIf55lp2vkLcT7VNUk4v6c3K
dntp+lSA8+m2R8bkZsRh/XwDkTGh1m3qjnv1OoIpARg2i68+//Nly+nfDUb25J1bWBaGJcffg8Ze
kbYBy3eoV1TRyRimiLYv9AInhINkn2EsaU7uZvmXPSRujendzKLG19Zm1bgmlPZXxzBhbhdDUxfs
ANuzys8L0IdKvSTNncj24/q1hWYKnbhGnXJxKZDXhawfHRg+bjaI05MtF46CvV5IR3mukYiBtNNY
3Q5vBhGB/qZ79w08iZQAenXGJq+aQ4Aoy4mXbHnT4S2Msvjw/fXI4ii3ormNy/0KGQCvfBZXo8Ug
ffwc9YInS/mFDpb3X5K+mLMYVSHIvn8WX2Srp93bwOlx4wdsaey7yZs/o7npnwnpyrBjUAPEBoBX
X333wpUmGvp4jRqr5epH0GGvuIwcMYnxb6qR1plwdMpeTk+wFwhOIG31OkfBArLkhfBMSG+vAnL9
/dk+L0HCEffqrx7Vg37NHqDoD0m4nqmxUOJOFFLmls2VZ00aVqgzbxmUuOo/i88mcxb5/zfBBs6/
CMnuYCib3cw9lG9zW8omEY9vl4dtNC+T6dJ4XIZxsWfCnK37NSB7rySu374TM6/2CLbAClDHmTWt
yeE8T+LeQ+WW5OIOorROVQGHhWBm5cOf0NpdFRIzoipp7DUdZOlidtnMUWQ1KmBGa17rfstBP0y+
I4gasRLQIlPhFwJn19PfAX01aIvmv0GIn8vJASSk0WKxbQWX+SFC4kXex63o3rUil0K+pUFodaBw
oZ03cz+wyhXqXgzLFxp9xCjQS+zd7D49Gq0J5ZGZRxl/AnjfwzhESLhyDZOysMUQXX+II6/2a/UM
NW7OYOYfLNJqUl512XcjvxUhCdZvRRzPT2OFuXzOO2Hk20VQSOqDQHm8TM0gyIdC9wG851GkS8Ee
7evqIXidVB+PkG6FgmX7zSowPA31cLKcWrcvrBpnZFls+cFE5He4eUNxLaJ1FsojxImJKVWTpDmV
gKO67Q/qpDdDI+Nl8MLQtIiHCT9h7xpUwYnAQWHWuMK0Mxdoo3aknbzm1gaimFTyP2BP2SQGH7gx
9Kr02jeMHk4/o9wvfscU5VOi6+49gbB5S5xDXA17ZAYQwvxx4iZt9tbj2s/tz7fNL0+E29RoVQCQ
C3+o2JxgBg60BwH/FncvWNDkrS5uPkkBetFQCcD6VGHeKWovzXhj8AJmVDBy6L0R0NdmdszP1LY+
tAZwzNHmjw4rb0UV6OfNgw5EpK8nHae9pNZ3GqZ9keKnYMLR8k/6CVciBgHrELEj75tjMX05FtSP
D/fQbXtvARyegCmwLQS0K8YYBsV3Ak24bOsG8loTkZqRdhgiFiYpRKUtAeikGO5zeAp1pPNrFFd5
442wo0Fr+w16fmsWpepDyqJIDuHQE4HmjWybhnupE+TcwQtUE0e9dGmmlF46AFo04+UkkhZjejBv
QtCt6zbEJTChyYzodG7y/2gDsD9XU+sYftP0M2FZlW+1fNXUMvWCAgPXYif3SqX6PP8c3p0YMqEj
CMVma3fsrh2u7NFVc/FxxibkTGBuyDcOZw6ghtOOvc7ni54tUs5ntcPsMun72AUCRr46Sn8zd5sa
cEeeGcOJKcHP2uFOI5Zx6uHG49gc4PoqHPsZ7+Px7wIk8eqOxGPJv3g+EgYP/xDH3WxD+Y/zMOhH
LXkn62hBjhyfZ00AE63exZfqa9OBTXmKa3SOL0Xo8XaUssWVglz896KC/Ut84PBVmSao9PDB4At/
adkadbaN/Wrd2nDJOonQcGy9Wt0C92vK3NkItD2SIZM6oOIR5fFUil6vtcjHl1+Y/Kf4NmSSagAa
hP6z2KGsSDus6ORP7jVazh50vg3X+kCdLBBfW95rbYVDDX4xZhM9BWHqJpSCoN5N6C/gJ6FM1H5z
28TCoatLhqomJofyLsOa+VMkPGoihZj28vEtkYYYDp7E8GxPsxghaO8SHa6FsV4CgakljSY/4cWp
RR8JLmQ3wloNVmih3iiSw2viZo4jtr/Tl8QxAOcy+J6aYOXfStaVAJIILEb/NRfoStFHPJTbaYBL
aP58ioZg1px7rSefgBuJ9jkHLEYBJARxSenHw6KkoCPeDP15JoEaRnWnjv/BR0tTJ4cPGNGd2zaA
w9r45qJA6MPSrLJuPE77O+KcsQgechL1Baq59thcw3CEZFmPMnz88WdtVMrsfiG8sMvwWrZVt+C4
nVuUaP1zWbO4QjYZArH+tQLgNYKdQKgN5OavXl7+Nx/hFMGXN9aqJwLduPTWGJivyXNrSBghlKJW
Dm5FH9QfQZvFvJn1c7S0oKYDn1p3RwrM2RAfGqT0FPrvcC9feFU6tm3CjVdOJXdb3QOTHZid/Xyb
ji9GK+ibQf7oxM1jfdBFeJierNDgFOiA8E70JhwdSyCPkj1oTFdaS6PIrMCO0i1vBV0IW6WDUBtl
kH0WBOmFXNY8kI1UtqemBtEVo02x5VobRzt0RwrOVgq2V727msqulNv/raku79/3QHYcBqw7MVQ+
HGKWVFPFrpPTa+z5IkolP+35sOM9Z8SvWqMwWwCSUvDoXepAeub+1mmMRx7Qzj1HdisIqJgLRk0h
dgDkdXl6QVtuc75kFCNWPKzA2O6gqEoStaWKXru6Lnd5eKQxmfBi5ouN/eJeJ7So5t9VsgS0haLj
CXX6DUNouOd+WJTgHZRK38tVxw6X8BYpJAe2tkekeDD/Tf1Cbct56YmFuezZDTczzPfroKWhi5RP
UCeNEDfesETR9JVVbbudrqoJpLH2/pcuU5cTnRVe5REHAcYIEymkTxQ4FrO0B7r3OXw4/jysWF5q
xcmYbgs+B5Xjmec2wlLpCFIDOoeUae6AuwLXtomQ4LZ5TRpFG57Kiv7cE6uOYmfHMp5P4ZL5hBLu
R087Fc5l1Tw/K4sO9uMTPjm478fC7D6aAcuEjQYqqoozajqi7rWYGy9Kv0yZ/qBNvpNeC3DlK82/
oKm9Ze0WLgRiYAuoVITMLOkCr8I53lz4Mp21WHzXReHRukaT0pjK7T/C+1szFl+JXCCzDTLVHwxf
MjrQpHxHE31HZg2BNL7tRRpCDfmLPrffAmIHeZ4oGlGiVz1vGOGGgnKV9Puu295y6LK/kVIHrjsm
9DVWMBUqukViddByrPheqJgk8+yFsb5ySgwkkllbnb5YQJfX7KJSt7ggTUHt6WgBKOHltCx6ZBNA
ASHhR1evSfSR+Vm5Fdd/YGv+YiOfMOpLaIldf+k9GDfutoDELprhX7Enr4g5IMXCmfgySzkMvhpJ
UToxnma9ERy9TC15Rmv6kNxuA/QFunaw+DARfFSLa39wmq7WYJMJLDaO59xokvcg9pXALrDnhKKC
4kowo8fbjj6MY7IIEgZWHNtiD/CkT+bLmeeeytFapywY6LQkB21SEEasN9oJJRiPZVzfSPTO0pD1
itORsZNnCVx5M2xz1U5OZ+iqg6MBzYcQN/K5qoTasD709t0lkyeGH0RzzVpW5xz3z6cm3So+O2LS
Q+aYSZsqs3hEowPOtBSoAKH4DyKa06j+usHeRl2yeqxIuJjoGIB4+v4ckVxVq/YtPXPX0ZHIMuBY
FW9q+HrcbH0Nt3v4jxXEDxDoMI8s9Uj/QvO+AjpNgMkIdtHUOqFpF27thYm0TyfmF7Xypm0jw6Gh
4MqV2icU6AqUcSPDDcWZkUtJ9NUlEVp7D3dcaA7jQ+g39Cj7ZIp10ZgTkoa3CrrCrv2DZDsvXjc7
zVZTCzu+VGaFm+Pi5nrs+Y5Byx7K85XiNbJQV+OaqhBZw2tnea5mSGuEHxj2mLvgKGX2KlCSETuR
5Iu+X1cBVoRSwauSl3OCNGXS4IYV0Fd9bKl1dHCcA9L+xZ4ru9sJ9QaIJW7sZsYwwrdYMUcHMbXl
9JVUnKgvMkkqdYOg6YswDeWKddFWKKojp3kMGWnyCzWYg2UPoFcGNqv6+NU3ynmV5ZPKMMnvKKfH
njAOFg/jJ2Tv+IylAtcAZ6MRUbYTxuSQ5Cfvd/e3apkZr7ipWJLKg73kIbwQip1BwPiSQ59uCYUx
2XutLMvHZn2RifF8bOjPoEEkOjbnbTUIXgnHeSFilhOn7d7GRvqQl/z9Cxt46fCsicICQHsqcq++
mKLZzkJUS8QKvqX81YTrK1AM3ltzKJTOakCOL3Hw85GPex5lcPxxJf4wKVvKXRt3ySCPZbSbj0vt
EFvcHbwocbAaMOs+t9GsxwqNpqfLpxDou9nFQFPwS2RxlhBglGffArLW3Tx5QzwH1eu4Csjv6vPY
g1pP1/wtNj1i4DZi9lYFySv4UULwmGY30IIOW3rA3lxXUrFd7pyNgAZggjM3RlLO08GBSE5VH+KK
0vLs3GjOpoE9Rt0bkIFZ7tCgfUUZcJZXqElYZVlsi3U0SV9/36y+uV6EhUrcty+5N2KLcV0aiduW
v2x59O7NYlTZZFQ3CLzQCdAd8ZGElA+tgblv+WwXWRHfkvijF/Mr4tZQDWURPvcaaKVAqBhMCkQI
GXBvXG6lIK5Au4rNvitCFuvBUFbCH53rsnY3kmUKkh77IVqkY4s6HI7lj3O7reRtKZZ37QIzbjHo
5U2kfxX/8jgyqo8Vn82a/RV/d4rj2WZ7CsvsTh/TcHDr3oXjq+bXa/bfNAVX2el2EWKp6rYuYzJN
cZjZ8uqLqGgpuPa3PFTgwlgIbIaFXJsDgTeuam6h4ItdFLBjN9TAoP6sif/xWEhtC/BBlKTMSYON
VijCcNuBEu2cPlYCw3JPqM9tVrX8s+vMkZR9baoP2J06zHvvkDDGdhOXphCsRfpz29fH5FylLGTN
1JTBkSjf9s8HPwnsgKC0Kfp7haMWpLgwHEbF9R+hX/gv+ZXWfmRUYQAOA36FPNc9fUtGsIbziZaA
X3043WpNfYqPZOcDX7ynvo5ruYeLTEt0htYgUlehWvrM798xSbbmFmxsGV2v9phgy/lPcrwEYZnl
TRPxGm7FzWdZtEVjug13N5PAFSh/7yekpUti3a/x27O1bEmQvw4i5dkC55uL2ZaWUKaoqTP954pD
AsLi3nAgnH3GeXaGnuEgIve4RZsB/CXT5HyAuzfp7yTniT9j+2aoVrBxHUtnsAZULi/LEnbyoUE2
Fmw/rthWIXDX9vMUf7hEKaLzsiwpyaRLxu8zsGmYccO/rX1KCEtCJMKzY3MpSOmfQEoeJ2dKeAiS
4Y7qP5Z2Z8bb+ell1+jV0I4Dw+DG0JfQn6ITY15EnEyyzUw/1kwvf0+fSqB466NeO2K0NtfbTgW8
/jJlz8S90yb8A3w3Z76GoZwfqq2P5b3Q0MeaUS7FSjDw0+COjSu/iQN6/VyIll0PP8zjXfI2wvXo
pMCOYCcq3jHx0uR1Jxgm08OOTK67wRNj+I5do0zMoU43yQL69+VO4hTr8SDxKvB4bn8hdbsod4yA
7+dyFCjZlguXvjqTtrIdbB0sRfsc2wN47n2d1YzSD3oTQVem0Ct8CbgbemKL5dKZuy9lhu5R+nyV
C1C9Dd9nXSmvDklvlVQK1ltqA0FxD2xDXlZwFLlwxPXc3ahmmzVG9QGrCzzU37qtIxbnq3KwJBcy
8o1ZabVfr35Nv1QnReWdzReVoARftuMnn5iEemlkS7jxZQ/ZXPPG556uoInFRTjXhCbJcAdYnAio
/6fb8Qf6+tR4K3Ew+JwKzlnbuctMEsfdQ2bHKrpGwrojJ+YR96Q+4HouL591m4PmHo0yazvJsec9
QRAwynhgHL/YPfdEhfMhgSwJsQCZjObfkxCYVSkOQyRpdSy1ft1TNpq1Oy1Q+XKJXfjJMctChQBA
f4tEpQhhagJkCcHDGFSLu91kFFWJOwiphHdjhlsK/zYCsZQkxLb3YTCdmvXA9PW1HrCOdBiPWs6L
0Rn/9/oWjhgt1uXuZo900H3HEDB2ZessMgWBAgO0B8tq/Pe3iq+SmAVN1LS5w+IxLDHohceEd294
0MAPZfcC9grOZKU8H+oKHKqutcSffXuVQHOtfg91bzpgLyVmqnzFUcUVoS10afllguonrCT/cA/l
+LGsVzUZfpeP7WsHjctqvou/kqZQ2U/jHiSerWIURYtQmVoW105DElJZkh1QJtBaTy5I88kMUK8T
6nGVDSH6CjZyl2v4xa0XVREi/pVk/9zV5/KutDbdKmqvIXJXuuHNvt1hgba2PAXHr453nHWg6c0/
RrwdUmwM4dYwOCZEFPOt2d40l5Fu1UREidFoXf8MVMpC4V4QaM1/TjqNb2q+sHqnl6lAqGU98qQT
tgFZZExIPwRlbE5OBVr+0to5Rt0/Dd4f2yYWTPKG7CsRbXoFwMMru9yfHDkt/PThI/b/b4hl7Ldo
6q3fPN1sqspcKBO611Goa/YCC8rFnAYCA5FWLMp3PdlA5G6yDV10qFaoX/Qc+4eoYQL7Qy+NRkTY
O+YxRjAWKgx+R8fg/GQEX5HyhxBdOGhq9bMXq5R8xdlVLcwXHe6XtvVoah4U2a6bSiUbGpKgyHl6
gGxv4K7c5Vd7/eo3wJhae8/i0MESjjAk1fXRSefzfPKk8yLAEoy/ahmV0Kcg9kP90QsWHWSFza72
ZAXVvRG8DifcbyUdtC8S/T9WSjT+zftV3pmR1MmnhB/30sqDSbiWAYlBnKLhq7IfSB+SAucSbqwX
sG+ULzSpQMAiVFBSf0xvGMe5RIlgQtG0Z8T+HQqvnJ9iqcG1nWvFy64OjcoJVnN2A6AIkyaodlSB
pTuVMZkeBSKEsmbE/Xxal8FE/ch5jMKoCoof5/aSZd/z9B/SNwl2CIiwGZTBk40UQ/Ep0K8zeo5P
Msu4N0Vx8rZCcvZ8hOmOvjVJ1WPW7utQZXYsppyp4q8cKAWxYyPFcvNVe2rkpnz4kj/D6TnGPy3H
VHYkYmUPhyw7+vN2vokA89y/ARgGZmC0NvISWuofnXHEK6gyIvZ8GCREQKRsXdQUNm7d9mmGgrfq
eahisYRgQhFCsNagc0G47JAzkzBVhk+Z2WoYxpPfYO52I6Yc/TUKdWYAdpTuk+Omyood9BoZmXmL
jdN3OWhb+p5hzWzZ+H8+ge4+e+WRj0T0/lZV2K8npAgW5tW03Appx5uDZ/YlkOA3yvo+qJcmAwUI
wM8vNDFNjeJB7yh5n3KmpEm9CvZrGyc85MU4gWimG4feZJqlGydMtWFt/TcXnSy0jaOVGZ2K8CRn
TU9od+NMFbMVYc314YZNv13PBayuPGc4Lbe2nJLDwUbLxi0RwjR1l/tTizsqs678ovUsKlYUF/I9
QkuxepkG5Ypw0sIUQg/cJejBghpFZwTD4T2MifnHfqVD7wdg9bAV1l1vad9evLLklM4hnBd7NPTi
YaJmCqbMLXRGP+7ZlyGupl4Mg2vcKUNKYBoy+KlOUKUN3ax9+63g5rXCrxoAX4B6A1qGJJeTl+S4
87pmzGyjs1LE6YpVCQpwJ9K9XSYva2SHgJmPM600SkLPNTHbBsA0SPnyK5MfWzA0wggpVONYr9AQ
+s7JgWZFBSnMBTTQm8lX//IgVtq4Qzi+Be2S5mKmyPZbEe7vrmFgnugsk8dd18w6V1M8BUhU6Ytk
eNEHubxPzRV+Q/M5T9kgpaTSvVMDknGWdrXTjJV3dBIGyOLvJwvTSBqfYqLEMlRXHOS9r+tEtszo
UPnKWbiGXeThHM7YKCzjST32LlaZ+0rzQ3/Wrb52PisvLRhOIvygjSXhDuFvaJfB19/sSaCCxteF
KCSBtAAM8NcjVllX87LjXJPYjFS8IzzYgkx8VgvCgrLQ/eKIggbtMruNRbN+NQK92qqYxaTdpHF2
5+KGWdU87MPeXH+pzghXSV5zTIpU4qd0mEQRVAidjeZP/vyk3Lcd7S/Nt56rSOQGBi813lKjse62
bfyRWKmQw0juEbqa3hrWPMuiogLYJp1M+OgfdMllJWaHAe+C4zaArsuWjld+Hy9a9vO9xA7veLih
nZkammtZ7l8BOyhmcHAak9diqj/g6svccsd17Xn4W1iCXyi+SHuBhQOr2uZ36XnALFRVarUeC/GP
6SqhMYK9klkihvcXcEZ0c/fvMTefCMs1HR4hHXZsxdvj7nN0XUsXSA/6RXOU4cDfNkHhaietWpKP
IVFrxDoFk/WBJEpi8VRwkbV84a1XlJsn1772EvNSsLyUO28/HVJ4CMeOcxSkGQYBNOBz2umSkgQ5
46JuSI8I3sUKKx7LMoVDx8H24M7qneT5mhOQpccaRzL7Bk8HbkSE5xt5Iqzp9v9ZAEMh7L2IjNJh
toERAokLfCXars3rYaAYDbPCjmEmuPjDtC7vRxlJpkwMO/xgd3Wm19wvPdMvzWH2S52icaQlDAsU
JDfiIKJA1nRdKthSOQsKxA7wOS/UcxFs5oPwLw+O3TIm/u4E/G+brLMgpCbBLQH+t+YxbUHJmgWi
g6U7fqjZ4WJqF/M3q1MY5XYuS429neOkG+ZuUEGjO2Zr3+XXqQMl6X9FfLj/t3tuWGE/J8vDCnJ4
74tVR30NqGdbAyZGtxCp5knQGjDs1HHRakcq6EpyohmyY4cjiLg4yXs6QM2g93Ac4ldL2wyxkT46
370OW9onunw3a/wOTBrPS/ZkyUKlB5mcuVOy/GlMM8IW/e/IjPummacc23gfEfYJWHuCPZ/gFlcL
cll27H3zhbt+97VjOjcQy2gdeUFIFO39rl9TspzKwDxRpqxyLtsoY7FIo6I+ZeMbTT1PHQMpahGF
81xQKkX/QlQA4OmA74zl0VZFRHp1vhoi5IpzrMOtr3jjUohglz5kQKrzGs5dtZGInnhr2dU3QNqO
LXN/agJ0TugcwgvANpxPSTrUgfEheVHNiVaP8/1jKMoLjkVZKh6aJHYaaeqt9PbgMWEahJUnX2l4
W6wof/U0cwVesndcGv4Y01O5APXbTartTYEcKeyEVhuGj7o/lJHJzxqSV6LehO1UPUOGh1vecMXM
k7O//2DhZUYCYJ+dNPrQx9OTOUqhVZ4W5FuBOBscY+oHWGU8XyPFQRUbwq4lc5GlygIOTm58Qfcb
DjhDj+tnSNyh7yUBff9bOLoUpWAtrIepAsMGG1zOlCmxjyOwBnmM9vvMK06KVvqi0WsBW1hegvu1
NBYounbfhDBCg4KrUIsebSdQRFVx3fLKi+3ny9ggix6Ya24EY94vruI+7+Dhkgpts4ZmKrOoPBIx
Db+ORGaiVZeME9u2K8crZL7ekNriue4cW3N0iX1AHbbEBCVT4ztgbWtIQafLsK1nO7FOLO2STOct
GgpP6yx43y0jy2X2cAwKDsTIIdI/UZJ6F/7SrNhmZr0iF9Suw4XJFo6ZouhcTs+hJjjkVzKvn+gs
qYjY9MurSvqmk2MsH4OVPL/Fpaj86rV39Hq8RKaKD9TT2sDiLLyc2ILJG7a+5hscgfgnvZbWckWf
FfDgmyF+1WkY/mDznUcZNVBGoBgN3NKu+e231nETaVRRbENee2z+7r+OIUFOtWUxQwwGDwEnISU5
oXZOOfEcgrmdhyxrCzwyZ8wsa3Bx9JNkrOP7/kNw2CVKkfnZGoVSkBKJdCxQefvD89Oy/HtjDOyM
QAyK5kwExmG/hg1h542enjar1DVJ825HGnSHrYXHeQ+7BfM0ulDuUcf/kApTGuQHXiAop4FHGl4W
07Evq1AzhKkPuPpNFlFUC2WAmiRCjPUCkOnWF9Bt80oijQhbPgJBUUe0UeIC+WVCnqpGxXR3OHfK
Jrm7EH96qDdFigb4fT0ZZ8IythvUP1ZMdSeP8PGrOEDyg3Q2/MwPWE6te5BPaZjtR2YuQJEKDoDV
a+9ASlHYTAut96vq0uQUPvsQpvhKLv4DBf58vGhHFBcf1itOSDe1Dtg4UhYUuJKcHRiHA0DSv+A3
j5Z4xgcvAFJ+FnVFXOMi4fMe52tV0eLAK0f068hTQp5p9T0LWKyGGUA49JSmSNiy6PRL2Ks5BgOZ
tJVx+QSI+qKpUKVBr7D7vDW+1BjaBDfMzO/l0Xxg+2qqBvftqkE1mWOqenAdJ6eA2Ql00rk9prJK
HZiu5glTUar6gJ+oNhwnzcq0oJLNZho14z5Q5WWJmTJh2/ekWSzRSpE/Y5arRByLWnjZcARq63gA
blsgOcXKhgZgKN/XXwKhMV7ZtPIP9n6ngECDyH8xZKkW4lmGnpySTPX92rIiGQNkCdMMNDl5ZqbC
gtAt4pJBHLnlVGN7TlYtwtA6Rrlv7uGS6tjLbkEp66DQIXBNlB4EtLgL26HXaVyOAtLrlTav061/
VncwBWuThLs+Z96HIOTb3yNqg7KNq8TJCWyQGhc9D7REHzJuZNAqEFv+8/O9a5e1XXThLdb9pFh2
OsKosxNn5EOCNkykF3gO/XgeRxwazs9sI/rh0ZDTbUIN/6EwxCjpVw3ehH5Ve7AOXxex/97jX8A5
mYYZj/HFkgpUHVAlwaYP755dTTI+BNLaDLCNXR6C00HsRIgBAlFxH9DXP9XTaml5KP7+96URmfls
UBr+M0/rxcweOYrb3z183kBPFm1amdcQ4Qg6W36cCpdyyjZ7qGiGGzBHgoXf4xR2QjY7Xusll7It
YAA3oupS3aM13OiAC4JAFQk5g34U3BEJOlPUt0+KsGfXP4BBy2rKoD/+LZwhUUcam70lnL2DDpTQ
5BxtSDVlb3TtsBSX9BjJmaKUCcSpTMVKZpudt4hetflw9eKRrvDX/RAD9DYcRSi0T62WmCWmXgAS
mj0UNOX/dH8kk1By2PEGjUoHltqtmIOy5qKSmAUWEtypJ4aK61RqqJkbHdnzVeOfyV6GbFOF19eV
jNGDm7dAZlrQ96EvlPrDDD4eLmb+idZ+n5E0v4ebPU9AeBeHm2e7aBmAO5xDH0iCLwZlQBKV/WUY
FFHH6iZMq48+txoG+c/qKeXaAkpQ355XD6vfYjmObYroVdRhUZkp9dPa+gFNBY2Z62MgF2E9AHuQ
pmBEbmKxuWsGUrrDi2FrXJJ5l8kSUIvG209pGlckeVjYJo+QLQZSMpsD09cdzOzfhFXMNF4DuM2j
zlYmrvgyBzPnQDvC9KaktkFQ5vlDXYAEBFWvpWu7YOCmXai0WO7TY9q+u7lPOVGC/Km3w+4GUI5Z
WsGv/mFsPjGEtyyRFjI7RftdZMWucWg+BYTJz0gZCHMZM0Bm2MWnImjBvAAHaSydjt7fEgJBN7i9
WuCQt9Mut0RR6al7wdXpBTUMAbh3TJy8kNpktNrz6xY2gIcxqcp6ksu9HZfIrZyQD1bUrhN4ZR2b
AO+nCYCdKA1Tp/zhw+5M8osuPo9toBOSTtwArlWRNpuWvVgVSCZWTy1Mqnhqc+ldOLdvmrx/pIeW
bSuCXS/o1TTRkmmzxzHF/k0OQ6z3U/0ylM+Y7V2Vi3WyErmbobEKMqgj1hkXp3C/+GPdciwr7ngm
TIopT3YbUhwhEE0o31w3sEA/mqeGQf75IFmyH51pFFizStYs0JJ201aOzZv+pX4zwNfY4V51VdPP
XHZdQ95H6qmX6+3hBqaQGpC8kt4oZi635cXP3JlYcKdJlCvpVseCDUQMItuTdq/YrCpWofpNPv+t
tX0U4pnAucjqOg5wMUJ/0zWF9lYGW2/IApCviv2Chr6FfpH4IHEfejxdI6SXem5ScA6cJWcsZiG0
YAwzP+7TAEvU4GjyebOW6xX6ZEYwXxNoTqmzIcYQIZMDi951jQO6jn6zAY3wFJ/melOGl3rCf/up
3Ffs4MbG5473evQNdIrNWyWGz8n+ZK/PHDtCWmHsLnhcpnsgly7Mzl9Por2SQdxgzYHeqT4X1rP/
+SbPzpz2+gSf9SKYOR6G7Jsp+WPNGRZYvIayLauNAeqMfe/tVon7+mkwXEVjS7vYGQ2JPaw/O2w1
7nRzMA1ESnzyAgV+7vs0rIaRIJcmRN+K/+WouXbXMMwI7KjzgjyvBSZj2vQ1UvYyWy479ia74smk
V4j9gFn8tF945bFuCt9cEMrFFDeAhhc1YHISm1KbI6qt0rZXAUTJw9TRRVlgVyn/o0kQmG5Ti2R2
FP82ayPbRGczRdhHXtOs9pdhYq7MtouvPQGcPo0dzlr7PoSILIT5Pxh0jNAbKIFGHBR4xmgAkIjr
Ah3Cpfx1lMtKQ4igXV1GQRnGrOSFDF8CNeB/lTFRJieJCK2XuHIwWquJrWEjuQQz2CjKO0/fgNHq
gTP29TtvU14sLhR+hTMLT1O/dEXmWaMKRNauPHJOZy7gNcWV6QM/Xbe70aFTWlsg/k4psAzQwua9
0/r+vclsNeHZIItCwVLblJRbRh6mM2fHsRlQV05T5Zo+k/G8FbHkqCBKKg8PjmYUkTEIb0xa8lxO
1dXgfY8BniwdmE+p+Md5pUqhfJHxkG5aZkCD+rTTKSDsJXMEVYX49NkUdLKTd5meUYQztt/bv8Vl
o1ldGIDPsqkjx+BGuEO57do50KEADrzVkbqw7mcQfZJmfcOQzfpd5uzAC9gpOdk864SCnEAW/A83
EPYObvIVV8M02FbXsR2U3Zvpb2C+RhHxb/29fiqcgXcGp7d40shsSThC/ivcN6yElUEOQZgDOsx3
6iJp4+Oal8ljcKoTSN685GXfu+Pk8CfKp+2WpnhwTO5XgvKq5z8YOc39Gggqyi8M2LByKwFAPcEG
YLy9yDPu7enWTdN/qOAGneusg+cZUJo11G6eSSyOa5Wg0B993Y3BsvVek0sZGmBMGpmexS1TJzTl
u+x1R17rbN4Oca2uLgmzxzytA+j6228NqGxDEkljg332bVfiTS0fJUyrwydU+p/0W3UM8rIrkYHs
9lgwauzjkEVBCURZAZZUcu50xRu9owdDMQUTANA6Qpsg4MsB7WPelTNME+a5JqBdGgQbguVUkM4c
KP1aylDrw/gCXgnsJckwlsB6aK+O+LWAls2DSYVdoIvFLrZtNcCqnW5lTJ0vpsPpWzq5zCjzZeVy
Un8EJFDF2l/FYMJV8CyeDR0u7s21pEGKr+pBGVl734Cr5a8wemeS2GVIDymEFlVjY5i+Z5h0/aD/
LaKLX0JM7bZrb7rim0/Hify0gOOcQB/3d1+GNSWyCRplQekgixcOv1WEAo402DVjEsOgHqRwUyLs
qUrTmeDLYzhPmGwSM+zSW7UJgswjDCyTGUOgIamJCJ5Va1g9Kyqw58qW7epOPnnUZc3MFMQQeczY
YbUPr4UL7NYIWCFq4hQG+lqE0YWyIXJvLlwT5ucDidb42PwqBgeLskXHMLX6EScZXn6L91zvglND
BYHPBxS/f5jAUNiKtI6B3wagXJ4070xqs7w62cl+8NIjc+X/pUF28cAgxxB5nn9ZPcV9NBp82EQT
68Nxaep+tla3IPiLEgBGDFEWv7BQikPvo3ZMASZR4qXobZ+PKeVblKqXISwcHXp7OKH3bUAbo5Yp
EKPQosl1oxgexWuTcgn/kBZD3OiqKDaFejp8q89DKiKBD9gZKMDq9MNnqwIdl5JUz7r3ME8uJFES
iLuFy3b8nYO/PNvMcfxGIqm3HOIVvkCJ+4J23hcg6RW9nbL+mRjHvMI3zudFjGlXUFKzda3vrZIv
+kBwOE0oet2xNiq6jJFbXC/wbSz5+PhjhUpZHOW4ra+IsrVcdIGPMdTixY2hpwkQ8kB8UfzI5Jpg
LCc0OBD8O1YzKbeKyFVjs9c2KBB6vVV7bxZEz2RitAx+a+G3WBrj2Vi/8gD+5YNE4f4dIEmmxQzd
jQIBafBbb78WxwDgYlS9FcExQM+ENtlNWhrud1pfJRITBX5t04stoCh3f83Hh9xVJE4//UuMcRLs
/RMpfk/9Yn8LSJ3nggipGXUwDPwNbkPcw2Uj6cjTYt5bT8KhJHrG3jPwOrW79QvD7Q6kip+xwJ51
wgiCg3Pzqi87Ncu2XxY8JIawo6fVOW2QzOiYETiQXM37YxuJzSs/ZnMi2K2Db0svy9xRrZLw3dI0
7gMnPSD4x0NA/Q3Dk63OI0DaAtBT5WR4kKJLy/Rqf8SB2qVSOOMUwJgA7xRCbwKvpPX1wsU6VCeg
x4WfrgUX5q1OiARM2/waocaUJnd/cJcGUpm0dcKBJzVku63XbmtkPCSOZyaU8iOyn43n2ZE87UL1
SHIO/ZkxeXr8WPuZIgUKVLExo3iUESEvB7guzhe8dUfpCpOZRJOqfOsXsM4DPe3EwkiuKOThHSt3
rhuFHMcIwPOWRQGiO7crE1mKq61XpUskg8FoVaJcTXHzB+va7poSgr+yglTpK7PPRuva73PIB3IW
k8j5lhwgns3Hv+RQeus1bFnpDl1XKJc3i1fDa0xWmk32gKTNP3ORyOk0+KRAXXXjJR9X1aVliID7
0WymsiQoD8uUzHJ/+LCRyr8dE7Oh2o+zvgMMuHQQixfy6zc7w20PiQOB5yhQ2hNTDx2dFXqaKAhn
+Nmv/+UZGDl5bafApekeH7G2ygI4TP/9DOA7xegGwv+1M/TAwgQK1HK6ADAI1Gl8WqAnbvXdb0j7
LEEhM7bksxrKQ7ZnQ+TjgeELCPic5CRDBiwHP3rd6iTBIw7oD6PrWJuAVTuqOQsgn3HQXboiEYOO
71YeqbkcLt0b846uhTkkINV6/iDLMyQ/qZSlenqPCs75wvGvk/zNNOCS9dWJnjpko7NEZXYmC0yn
8/dwU6G49ILar0R1YEJCAuzFaERLos36YX3N93+tPJYsZ1kUHD2Myfzatam1Swfew2GThaXqXlWC
dcFpuSD8yTxW3Me2DQbgnAu6bU7HKl5huBY2uqZI3BcKXS/K0rMkVDNVumC3oY+lcjtxxvPuIXyA
0MRxei6l61nL0ZdQpiM5Dl1PKLtFWEATnNSrMxTq5EGLzOqaIumkBeIP6nZ1mR9jfV+YGQHzODId
QDJZiAeuI4XioiI+i2zDcPjSeAfVCqtCv6izDdUfNQI2hCftSlJU827/Ey3qUy23s/U/TQRew6yG
XDBfXfMECvJCjL5AyU05GGLfvVriFjTCxto2AppHFzX9JPQf92liz70XrZBCeVXfHfEiZMfiS8Ju
XeoA8N392moj8mA1r2QHXZBo5z04JP4LRArrf4DCdG8RYRZPZjVSeq2Kyxngm9vgSHZdQEGJe//g
5Gk917kvdosfAxEAIUlnqAyDOfcmS1YeXFLYB44idBolqczRlO7AlfrHudUPGlNVpgFnQQEMgNyM
YKP4RQj0NMt/7rpZS9iLRMSXl8Ls3m5FY2TdUxpK3Hi5UIYNzubSeXd6KSikW9O1kCLGxDuH269g
NcjvRhuR+q+ToEtlHxoMudJ6X53yveU80YqzZAPz4/LqgpQSoDJtgjVfjr4YlWErvyRX/7P0W10q
wFyAxC4ZuA0L4S6P1ah7ZhBgVunw1bsK5N9Y3GL0gUbm+3L4nkPFwvXPjOjxaqbbb3vrMnQCHnts
9HWVkyGJummCTM51g110AekKtbz+rsEF+041ra54gnYy+Q1FqCUDlTyMirvl8mS4D52UoPyMl41+
AD8cTL5aKSldkbBaMspkzeE2ZErSqOvDVoNN5T3Y2a/TIlyM6sAh3G3PV7Eff/uryNrMjdbmRyzL
z6dLeshRjkC016tjd6NIJ+6+4J3IarB99gSotYtLP1nqC9gKGUetKecXG64cLGmZLwPJezni5kvj
zv6d8xxTm7gSrCNbAbrZZ51aVyI5bxPaC4X8zpctvwkdPdBF1q9E2g+yc1GgaLVreJYbIoD5Ks7U
P5sztv1INcdhbeCX/M+NWCrL6jheY6wXDDCLDCKcpP4M2FcLd8GlvppcX2L84ZrpaeCt0H//EN7l
morAj371Mgwp0QOpLyZdA5ob4M5i8KR4MV1ndhJX3TTxo8w/agoTEyejnkBbQ5VTKBfrKfrudGEY
j4te4wfr/4ifNbVJtl5EKciXHWw+Wncz/TOKxQG/ixGVSS2kFshKhYcyLJ+FNNT0xkoMsFjSCCxq
fsZj6GPR6yVN/UBnicH2fLB2hGs3HFiV5/rYK3VDCXtRG2Ovo/+jEjA+swZSC1LnaGxx2G3BmV2t
59M/ahPbI4u6lC3kFBjb0g/EF9bL66+X5edjOp9dRUMayLWmpjiWPXoXdSkkehzdXSiB3I2JDWNj
yBC/uFgo/imLY2aUHP8PoMPzXgnFU7NvVJDTP8LXaAb0cOd83Uc71kssNte/orm7PmTo0aub2rQt
8BE1kCdHmVLwQJ8hqlXRMBaFFCyWkDq3rHF1s3i/XUuNejfWn+CBeTmPT1F2238Xwau/ZCvZTDJc
iF4+pinMMn/Epae33fP0mtIGzGi7zlZnxaXRdFN4G+jPoM8wtO+6v/sn6vhjJzEJv5m63wTXfhOr
OWnzEGJaNHWstqIF3BZxHP4XQHBcgmh0ESyim0zYxgwZxvv4k4O6/lvLr1IET02Rfb9BI4IYhvpA
BfZ7V5QePBkJbvGrNNV9VXydqZmiZ+Vc+Xk6mqlXNa93zRQP8VXEmBoW0hsIN8MIYa+OWGMiWnz0
mWly4ymnky5NuoBH3xohZdbv80qCWRnYd2dhzv17SNRNNOjRCtlwPdJ3vvb4QAWhaQhmUohTHU+d
eS0nMYKjlZo9GFUCev2UqXDmaMxmwJKNFjAAD/5Wwrp7jsO5OrrDzOIPkJkOrYjtDpFePEz/vPou
p6T9qQI5nGW5zEYP3l3vyQfgVOldKf0xLiRFuY2Yx6yYVOhW/KRVTn+xiLlwVSA3ncA4TCFPr+Fy
gdGXHNgZiDqZOo2pDKdwCCfHeg9rb5wc5YNvmPoVzQSUiJc67EOS+6+AjAk+/naJBS48SIrykq1/
Qy40ByuGSCr3TCSuzV4cDdCPR4P3LvOg7fM23YclJC354es1ptEVVH6bLk1fbJQ8lMhaKwhFU+kW
dVC/s/e8y5HwNBWBfta4nOdPLxWoxmikSRgq8aeQK8nYUzC3VTrIHi+W3z2olj1RHMNCBMh7ZkZ/
W/hbkyTednznMRxjseRvl/afsjOqi+NltavoGYEZBera9a+XJduMFc3TiCuNdImLxBSCC0zz0lnx
Jh1jIJ9wggisqWrf0bVjcbPv/qHPqe7KnihUae7WZA3SE7aSMVLjzqpClap8OGeBlIv84BQIQ3OS
67zDTMSiXIAq+7Veq3KwiWvxwwdBe/v691YyY+9sWx67+CxNRmx6OFh1RICZ8EBOW4X3I3Oj0s+C
qSBAmZCyOyhewSTSr4kPvGkyOzYgdEX9ZS1mpF+YEdPzG5WskIByRKZDZ3uCsIP0nKKLIqvVAwan
4rSinj6yNQeqAfh6d72Q2s6t8lW2Qhj2YFk5oapZQF16jMpQtNxyAx0Ux0wP3bG65JekvUYdYZUi
DZN/ppBqVQZe13Fjshpvm6pnGt6E9XI9tYjiiKbKp0uIH+d9QaC7v8zpOCaX+t0FI+3vDCZA+CVR
CEPSsvD37Y3upXDbEb/K5yHN6uodxtKwPLWhwH0j34XK5M2epwGb+xWLsuLHydfslkfO09DtJraa
vdDRgsbIhjmqai3iieFJfbypWigjPBtjQTAQ3J6OFS/VWwPZZxtd48yXvs2Au3B32GTAdetPcc4C
2ZOqsF5WMTo4yClhtg5z0I6uqZML8/zGvrAiXktdvTExQWydswk6Ol30OC3NyjISz/9GAjEbVxNc
RnsL+6o44/i/bwNuRb3ak9CuG3uVn8XDkSo/CBYGamaYCTceZZgnyTxqpEG8UQfW+8CW+fnP66XQ
MODBHqSVV5IUUVua0N8jbT7ku2xg6n66VNGSAeeizz+DrC44n6oqsDqE1yphTwhwPWKu+8qe/ogA
d/gWQy2QENjtSwxqDjEdovoqwtAHXYgmgdcZC/i7iRtWDmdbBzm+HdqYRweHvQK46Lgfod3bVG5S
wBz84CzT69UIQpp8NQzj/YlWdkZ2EecUVp1rZPbGtUqhijvr2ILDAjR7lNpVQJz1MVfHbQ2oAOc/
sAg+H3BChoyEtbzhGHn06uQxwLF8pWHLYoYljb8X2cz0Tva6/kBDIlfDOOu6nrxANKw0/47hC+cC
ekr6wmdv2cczPglztfHoBsEtbFkAH8Sk52zLLGWooPJXHqYeo2Wpclo5Znhhdlrqal7+LM0bwC8r
aP9YItVnpK2zF6w7OXHlz/aG6ViMPizPezC83jDa8TvNTchhaQ84p3PXimIbwZuZ6/QetR/cV2kg
kKn7uODPa2O58/5djCSqo45q5r7Wlb/jcS4k1dWNFo9skkgY8wbTC9NK01H3gs/y9FLjf/aTkmor
buHQloZZpWKga4iPbSyiKXg+AjtGOLUNlPMUwayQXIc3gU9+U/CT4LbFEBPy7lJyzJXPCf3rfgya
eRFutYGyyWvfja20BANmaL/ngluneOGEpbwYy5RoQwJaKHV946LCXnXQeypHnQmn8CM0i+QSZSUL
ppzCDEkOvzhzhoqTDyvC3N3kcKAa4kXZ3AdGFn5NUzYO4eilxp6s3pwQwR5RZ1akw7EtnFqiW+zB
pgg4va1prxxsZfBN+IkkagUFhEKVcsUpHD2maohUOGFtscym2OXTl5EDEDcKkT33PrTx7xri0s2T
IObQT7HaggHDxnJ31iHLqNIkHNzro4c4vekXb6ReRoow9CM9FxSR/GAn3mRZhYFb0KE0G0DkQ4pz
2hGBsrpaX63HuNuy6Oc7XnT3WE/2BTD2r580oraxAQJysVxuTvvsRtgLCayGuFKJz33mHPwybvKX
s3hSmqR+6Bf0+P1SfRSXwPzLkG9b8qrVLsbbxcz6KjdjHhqdNwrjgAV0IjpwQpVPwG0JBfYsqwWk
JaxV2K3tfo4hF9DggKLDTdPNnKEYRsYXJY3CukuLzX6ij1Oa3b8/hXea1RtAM8vZAE/OQQSgxA2u
WH3pDX4YgHeLUsWWitbG2keMyPQsXp/CS1y7PqQcxF74MG6+jv8B0YqXnIxfsBuu7UTh/SNPTYTl
ds4n0rf+6x+x40Xf0XFOwiffUrcwL0x/lpTI6gY+vdK8POVdjw47mx/mFu2x+BAxEXeGh9Mm0TdN
UVo6QifNn7JaCKgDh71bJZjBKHmYORlnf9iN61eKgsr02tJyPn2Gx9JpJmI89eox6Z1A5cvLgOIt
U0zJExitK2hCHlN/1eYpUYCvc/8hg2EVTi+rGvQugoF6w5ryiTgfHiCJSPpk3202pI3WYAAmbHjY
BKAxLwOupI8xgci+5RQF3jnTguebZTvdls2IoOGxNv2ipoCLSY1g9s8/04xd6CeQ4iCN/pFq8xfG
LHxhcaR2RD8xQ59725XjUJGgy2nsgKOvpEHj0fqX2bbBVlAcqeuuPyiaqSKQo3UG6sTPuIACb96r
kN4qUbpV2+mqRwvqdggh1NaPJ6PjY3KP3G8WA9TGSJr9k7Mzc1wiUFQBjr61ZDBA1C2UiWX+C8Ct
qdHbqnAnJwQordbT0zWy8hWciJaNOFBwtjM3Yp9FadzMNfExampw892ZzspcP/FVVlEUAtKs0U8n
YesvK8xnLdxBPMMpMawUnoQape9Ll224e+aoE1PioKsh7wE1HNjKTULmjrvn18kfFS7a9ZCI/mBu
aQydnuT4oDtn3fGqqJXe2g5ugsCkjDfE8ztJFWujy8ZHsU0ZjOREd2t645KQuxH9ThTYhh8wOnxA
DpwXlCy5FcLzchvikz4fJuTe1RQzHlR2DNg6Ox9MzF5Fgc2nT9XWDtG+y5bfm75gkXzCJQbvp3f9
gomdCgGzZ0DIPF/TwsMn5xk333RLp3WS5xe+LqIZfAv31z4iJhJdLKoRbFkNxsksQEAQ29BPGpMk
xavAiFRHWe3yHINCSYCECGH92rkY0TsMA1uTgCRnLiOp3qMu16B45K7HYvKq0egWLOwOSt1EDnGl
Ny5Sic1zqD8pihqfiYxwngCAPyFxiYdyogFH18iQmFSFMNDCr2Tx47wGRnTKYN7k4kDB3tcrmwhq
y/IoOAy+EuFSIkx5kF4y2ROB+YRhk69LfRFs6bHTVD8QMVs1KApUAf+tyHWHvRMBm0iy6afW4oiI
dGkPRUYr8XiZ1jb2mn3+un9Y6cakWnkCnShjesI+i4xeG51cAig1++jqQDScqDPrOFzcysb+9BIp
rYbRelyhv+JAREvGG39hlQ61t7//lZAHOO1BQnk4QxnkJo1DHYzzRZTf2H+5rL4XKpPgDROmPuXX
R0R7O5KRJe0Y7ymFx4LLtujrzIadZXq5vBORX8tTPYQrAMT7pSVwvVCuG2+vTipINXF4FQi0zOqK
y3XOod7DVWgaxukXygWCAE5c4XYMccRiGJXn29HPYUTpcucinVVYnpU4phCDCniiFFTLJN8VBlWY
X+kP63eWRZ6Ppm8cuHVVnIgLOJpMV4etyTpdJlOgq1TGbkP4iXSykoMYdSUvZ0MxbcdHE4EuYLet
sNIqmT94D2A7OjU9ERClLmeuPyhewTPAd9lgr+wfRrBlz2mclYn9arwFhrZF3XTGiNVFC4yT57Em
80+gciAjkQdPl9RNX4/O41DgBwG80uUn1qEnV6ipKJQg+8j8RYt03P4mlE4IyqJ/lcVBautcE3vr
stAurQMzicJgMTGUl2VJrD18sCeSPDN7D1AijkoEXpTgFdh3ByjTsLVlpCkFpYt8JdrJym2YC0xy
1lIajsHwOoYXrr7MCXz57bHeIujRX2cgp1rKPWlpwAa8DTRiJfGKemsadgdZs5eaIzDHxyBuL8c7
MoeuGYqiieDTMoJyw2ocdWwwNY23kP+pPknvAMyAsrcfogKsfe2cO5Al3mL4inwR6ryU68X5ZGHs
N6PCWvSvQfj/DcDo3tkcZXvPU82dH3OI9pKcUGBAOLbELvHRRWpMVMBUbNw59OsAZoQEyouv53xn
TvXal9LbO9tU82bjglew1QG54yDB/7qidtJogp7QTwjRsJOcZC1hDQHCToOgBDAlhe10bUXs+tBx
yW74BVHc4YipEVvmaUhD4+Y9DhNGhLpmdF68NfPl9222T7TyxIzYEWDd0PrXKfEFDdubkWOHth8L
StkE2a/RDZZ2U/W0WnIR/EWwwtgeN1iSK96mRBMlu5B2zPxK6GVubsAqur6VokGQ4kT/2do+zlG+
ArMhaJW2nUDjUjtuf6nYjCeYPoNDzB31v6U7AxPuuAXM8b5nq1RdQngHd329Dg7L7ee+UcOfviXe
FGb8N2wiJvlTnNDwooxVWdjhmYKp0VXjg+42Bz1ErzKnAQUXhu5ZDBwON9F/GG5vEHnWnvwghiBN
QaU6zAaW4GSl19jcqPvVqoBpSOpVbBS7AD7910NBc/tEe11bKnwU2ZCys87bH3f54rt0HJuDgvjI
nZY8iJviBfa+Et52uzetcTBmHzKvzaN1ipg5/sROgPgM6t+iclFNi/rqJRrJNn2Vwm+LAHkOEeQA
6gUSVWdTDWUNnLFspkNOmkcPdr6DMCWAktL4xfP1QVE5nXcSipitzcZIbHnaGC4ArcjdR75cYmG2
Qz1wqq/7NtMO/xD7RHYSIcBN7zocNPLKGW3DVzY3IOtn5ZwBmOIV9nbIapuLGyueBehm8+FqAzUZ
XqZ8JzlV46tIoSEd0HQzs4iM6eXX6SrjUchsqVEHca306V6x5E00k3CTtJpDeI6dmB/Jv4EBb/sC
8SF1gVE4jb6XPPpNdYoG8WE6R/lVf47bsrxiFyDUnOIzeJrKFmTRp+37/JBJ4PpSnNTgsileGFTm
lnCzH/W4WSyj9h4BLUDZO+YYJx9hwYwfT3q4V/mT9QE7TfQf7/1COglKMJKIlTM8arzquvnmIZPM
gjL0ynRCyS8moAlQsds7XSH0mjJ8JNu84etlq5ERdMftrf1U9APte4lF4192va+gZTrJFxqZgoCH
nSQPUUoeO7G/pvjmk0/fwzUYOK5zVYKV0xeWaZAwijHUoodr1D/xNvFVYVAn4ieCy6+CBo+F0gaR
tX5fm4GdToyRgFIQM9+DLzvrbRy8C940r4/3GplZYwRz+esJ+4bhInWYoJbCmE2Vb1/8qLFUfSil
gH5CBC0Y9wN9+ClLmloua/BKxubdlAj7I2t6Xu0tBh35IX0stM7d/EWtpHpvj7RkOJM+tzedBBRJ
q9ECQku3eyWF7SGFJILzgNiPX7bSdkw2BXZLIPEnOzBUYPLkm5EiNjrscpFBBmQ5RczZ2VxS0K7H
HTGUIKzNu7RybidKbqI5dKX814UXwnfz3KFohDxUxlOLB07wNvV7e2AWpNH7C3c1H4EkEfKZJqM2
I+kq+KydnJ9ijm9gDFqYKO5lWMq4LUFuYoc97rWBdxZ0/Nr2sm2YOd/X//dHQG0VvBSumWZ9l3sm
/YXBi4uTPumEwxZ6H/5844cYK2oVsolvVy/zQwWFoW71Dpjlc1jy2/zb+HxYUeMQxhxKp6HCQ6e7
YBgSQNqc7Yaypb9cNWL12hduOfX/xMKKPt+aXJ8p7bHG2q+1DCp8AEL+ICNnYua3YXwsK9jNrYTr
ofyUMsLCyB8wBMKPd7uYiBAD2sKUkf/LmcSQOZKcg83qhfOJhCLQ+2UCt0MuZdrGErPRSzZwk2KQ
Xl+MIJsdsjn+zQKsSeasatVdfn413v83LJ/rTdowgQVeTskjSnHHoXK9Fo7VPUkWDyQ4gkH4cOzA
3wDD407D0zua0Qxe/XNy/ouO6SI5hVxg2pE7+P5wU89mqmst1Cgfc9x5G7+sGrZdIMZVkE0UQ2yc
5dYIpY7Yo7PIU2dha+3kk7PkdGwFfNsqsbQNR90Va504GmXbwmGH19o9cmQhqwkarZpkz9vy7hNQ
dKPHU/IPpsfFhIVn1rAyGZ6P7Zssm4nOrANACN2f5crT82oqJQ+gVGoVeMh9tdRutRLMjL+KBnNm
kWOj9bEl+1IVhY3x6jDw8zcSaJ6nmjIEGNSyN/vHkWRb9CRJ8nyw+mDV1l+x8f2qCOqYNqgLw+N4
w9Q+6ts4C8DsVqA5PYK2n9t4oHaOuSCk0lhbxDYSrC39nGe8GIW4AQquc/oc5YhnGrgDnnTreMqw
pejwDs7lmGGBwziSnEt1EikY2KGIEdd4YLzKs4UkQCY1qTghjHFXolJQTTStnv2WpxAgK9XdXBim
wbX1k2fLMGFaRGHQJanOen/Ex2XIapgnUorVvlzZRpUz/Lr5U0Ehqp8VwhMWygDwe/1saqRTy7h3
fS5ANKiO//MVlUHafgp7EBqqGoL9tqdIQFhdUAPvhVOhKjciHCTNHgz+Evb6tVlVr4l3Vxt739Xc
g4K9JP88VpHI6vdu38FU5Z6RknvspWZ7TVw9Eo6bDHyreyRvODBPlyOF8Ko4O6CQyAOfVzVdPWPr
ATDpKf5r/o14dgBJtmUW8WB2BW5fy00VvSRe90NrkRJKA4WVyLr6AYGDOX/UOyIVqXbbcEivDPtz
joJQxhTfGgA3aX3Xvx+wEsYCOf88dvB9CCDFeUp/LV5C4g7h/vx7GKUJNq/8Lr8nWsQV33ocTfGk
lYup2/tRX5e+lkJ20iNJPpOfRE9bJ0G7ZpXtBBnUo9v2qSJqvmG/B6xPmu9Xxb3AVM518DPUm5Cv
yap2264c0y2HpjL0WEsIDPuzgcMY0c/tn5RnmDHyklSHFIdbe2RfzCUFyRkZTJVBgdh1ElGfbfVb
zsqDYOXbLGVP6L0WAu/ZWPScul3vlaBPpFsRPa00H8MBl/qgkeAYdELiPOROfz0gYjeSPy6ZZi95
L2npvqNG8LPfUYuHSbrPC1Bm4dw5ukkZCOAOvFPYOG0JpRbEYO7yNdeQeOycmJbyhq4nmC6PTj+U
CiggGjZAztC6aN70yve87ifbINVwxlyUb0El0b5tGnr47Rc6577zUKQvMGl3sWBIuNnamWNCD/xp
ndeGxKk+GDba9+NSvrff19+L0zzBlRKv4iQG7aBQKFwoezk50Io5K0DXS/gHk7tN2vyKSSvccl4V
oif9mhsIjQLQiwBOTmjPJrldNWlWiKw3HjcU0KPBoij6SrP2kAngDZLF0J8QUA7vAJVNhyXvPA4J
xH6U/0k78PZGHs5YEkJHQ8e4j8tAmae9RfGh8SPzFPlYpDSmRKGn3alH+PMlsN5I+9+7UzehnivS
ahyEzsSOniyqEJkkA/8l2rHnifJz9ZOuJbRHcK5tp5PqvbE0avAO1682KIDZui8Jaiz+4nn1b6x4
70csF7EraDURI+BPC6EToWrbzg1h3q6EpWkSgflaKoENKTS2FnVBaPFgtmZ9205ztDTsmTEB0WaL
S7L1bub53h/O21+bT7G0crzbWUc60hVIgsY42eSAdLEtVrqwXnwX0dv+kLmUfb6FciMBMAU1EpLo
WI9+nKCo7+zksuR6L/u4ISBgjCHfLDttAY+zZaQth85xCbQH3zJqCbaz7esQUCQNKnOedm36qhq0
OszLFKSW3vp8IfbQ8rSHD7UOAYDUF/uOskutiyFahyM1d1Ll4rKhrC23Eybd/wR7+fBMISw5i4kN
vJZ7IGig57U30P3vAm4OUfwFDA8qz3QqZH4ioq1ZoRJBrOj7NahEdJlZHerZwfaWnqhpHJUCI9Oi
OuMww85H+SiD3CFS/9LLF2uLeXM3/1hSS8the7SILlPNBUdaTnSxzTRYVNmzMQZLWsE1yjb1wz8P
MD/6+Z0aKforjj0OSfP/f+m8fncKcsViakH9PnQaKXKX4qF9tIibMEgSf6rxTeI+lcoJ8KIxoJBn
i8W1w5lGotl4e+Ad4GTDPwsD2MZg7zINDgZpPyDqub88fcUmVenFpN8rkpP7jZjD5Rl74JIY6ckR
FP7DjsYOhAuSfZaHCCLVOl8t0ICO+OHSkINLnmMgMtd5Ws+LWQFVV2WbHeduiC/UT3S7Dm+4G1Ec
A3AwPe9KTJGRrlQcf+KfG7bSwtzUUglzyUjCZXeVfFj95WOEaf8AM5dKq42SAqiyPM9wtJOoLT/T
apEntWWdoYavxh+Jt3G0JRzc5NWBNqjB3ustbBTF8hMV29i/XzwXZpI8k58WxR6Zeo4hl2Jz+HgH
kcqLkmrr2YEgmq9MwN88gqf6XrLF+3FPZgx4tfSGdSXLJi+ZZK2iYhAPBTpI8FmxG5wJm9gZWjRB
Cj0XOAkPvw3+Q6fy++3CpFym2aYaMKCq0Z8OV7n4yW3pMUdlUC7L9xDJzBieoQW9E+/uoG7ahHHX
Hf0dordHzDIy2lCB3t6LBm2puaQ2kKfLyVVeV9L3zoPjz/mVuEpz2aG6WqcCVF+1Ly1kM2cngICf
uHnIMp8KXcajHlaeZjNRbCDr8ix4vmsTyoScqCcAFKDb7RH3EB6njvX640kSqP3++a6JwbvfDx0w
qN6Z2IYzRpc920/CWnPo9PwI9pM8CuFBEE0bEX0DuQtyb38XI80/ONMzliV3CoHm9y0M37xA0Epo
kGhpF16ny598h0V8sEM3pZx2IKw9/FDrs15VZDxevaPqOfSIMElGlTgHdw1lTDVN6iy9aSviid+v
HvcRpG6PvBeAp9mwbzTgQQm3Ghparo0bQXEN7/s1+8tVacD2zUBNNtgV8O1sTvMVWG/fsHk+cDYQ
ejprIwjEkz5QWby1G9XyzCw28cd5ivor0YgFRibmWBxOREjA/Caft4Ed/C7lj2KE8g10yi9N6I6y
Khcy07wchht4YH3xY8R3Jd8z6BRYdL4yxqJAmRtaEB0NEOujitzMXertWesGYp3OvNgwgdnwiS4o
592emOQo8bNnmpNZ4Yg0XpbnNltnBEG0OZC2gTePkbnv6ZvCt0CkT7NdWIuAIcmVhVTEGAaK9xDa
aQRwa0rIughfM13e+uLlYYTZbRxBolOm4OAjCdsrJ9ncx0J3aDtdbCIuATBp/Scc8fnWgJ+qEBu6
v0JG+iRsTpUtuUVhqAyNEM3W41vto+WihDzyEhek1mSnovgRc58pcAs6T84uB0qXz36X2YPR3idp
zZipSKmUSgSf130PthTH24cHNuXPSkHpKDsRuCpix2vKmbhXqIle9OqPIDyPfOupxj5KMz0MvugK
+JcH6wz8ZhXt6Z7S8FK2RFdrE0AXFtS1cb6H9z2YnKu3gXgZQ6pY1eBam1zwc2QWJ/Won/oH2PI1
2y0Xf3I26zuby3hkE6s4JXHE1MTNzc9Dqcl0WWfhaXmw4fvyi5dFPzc4Rs4/lohxNqlRMYvgFyWK
3UHb03ulTvsG9lIpOEYV9+OwfGGCwya+fzQJ+GQLS0875XmwDtn10gVb4YlkKJmvSuraEh3wK0wv
LV76hQu9bg0sI6eqSB1/O7XAfkRnBwimfaRwUXMGpDdY7uKxFiOkYVBZTdoS+yey76mWxfTdLgCq
4maNrLfSUNoDFKx9WXLthVdBazB5J2JsmEG2Jw1lz9k2OX/D9xt9AOgxWpTIdYn6N/UeWIBH3+kJ
wYn3h3VNN7ig9CgmLk88wx0GGsOQ+v2hRRTTDekgtMmWABQXXJUxUuuwtL2wh79gnaYQkLi5bumH
sFSyknuvAYEUMhc/gYL4/f84PtSkB8c1D1V5FKF6VZfc8LCRCABfzyWuHzNXFkCbsi7vEvX0aNvd
r4ml8Bc50R6LbyPwUq76+sNJXRHKYoEy8jnhNoYmM4VhU7Z99K6yrbmfiU6CTk5C0WJU5pPTiqki
zHDJuwFTwerUKqDdHBPNgzXDpWLb3yd2m7t1yPzXmTrakXI0JMZXiUc2HO+A7Iwp32ZIKkFnE+nK
LMfE4i/N+TRxSddbW8WTMGvhZ0Tfx1k6uSCVErjAavmbqlALvTR+4Z+x1tMKZgqKve6xqPnrJZ7b
Fevzs6RzCtJ5s3UsbGKQLHl0tA1MYhNj4LLophhTHDOZ2yDB7JJSvtmvjnhVVhoeBnEYXFR5GMx9
g10J5ERkNk6a3i99FTnxZh+qoaeeMj1wAuxBFF02r2QoVZ2roSn8IOWh+5I9CZ2nzvrwrg8I
`protect end_protected
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_fd73_pcs_pma_0_clk_gen is
  port (
    sgmii_clk_r : out STD_LOGIC;
    sgmii_clk_en_reg_0 : out STD_LOGIC;
    sgmii_clk_f : out STD_LOGIC;
    CLK : in STD_LOGIC;
    reset_out : in STD_LOGIC;
    data_out : in STD_LOGIC;
    speed_is_10_100_fall_reg_0 : in STD_LOGIC
  );
end bd_fd73_pcs_pma_0_clk_gen;

architecture STRUCTURE of bd_fd73_pcs_pma_0_clk_gen is
  signal clk12_5 : STD_LOGIC;
  signal clk12_5_reg : STD_LOGIC;
  signal clk1_25 : STD_LOGIC;
  signal clk1_25_reg : STD_LOGIC;
  signal clk_div_stage1_n_3 : STD_LOGIC;
  signal clk_en : STD_LOGIC;
  signal clk_en0 : STD_LOGIC;
  signal clk_en_12_5_fall : STD_LOGIC;
  signal clk_en_12_5_fall0 : STD_LOGIC;
  signal clk_en_1_25_fall : STD_LOGIC;
  signal clk_en_1_25_fall0 : STD_LOGIC;
  signal reset_fall : STD_LOGIC;
  signal sgmii_clk_en_i_1_n_0 : STD_LOGIC;
  signal sgmii_clk_r0_out : STD_LOGIC;
  signal speed_is_100_fall : STD_LOGIC;
  signal speed_is_10_100_fall : STD_LOGIC;
begin
clk12_5_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => clk12_5,
      Q => clk12_5_reg,
      R => reset_out
    );
clk1_25_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => clk1_25,
      Q => clk1_25_reg,
      R => reset_out
    );
clk_div_stage1: entity work.bd_fd73_pcs_pma_0_johnson_cntr
     port map (
      CLK => CLK,
      clk12_5 => clk12_5,
      clk12_5_reg => clk12_5_reg,
      clk1_25 => clk1_25,
      clk_en0 => clk_en0,
      clk_en_12_5_fall0 => clk_en_12_5_fall0,
      reset_fall => reset_fall,
      reset_out => reset_out,
      speed_is_100_fall => speed_is_100_fall,
      speed_is_10_100_fall => speed_is_10_100_fall,
      speed_is_10_100_fall_reg => clk_div_stage1_n_3
    );
clk_div_stage2: entity work.bd_fd73_pcs_pma_0_johnson_cntr_48
     port map (
      CLK => CLK,
      clk12_5 => clk12_5,
      clk1_25 => clk1_25,
      clk1_25_reg => clk1_25_reg,
      clk_en => clk_en,
      clk_en_1_25_fall0 => clk_en_1_25_fall0,
      data_out => data_out,
      reset_out => reset_out,
      sgmii_clk_r0_out => sgmii_clk_r0_out,
      sgmii_clk_r_reg => speed_is_10_100_fall_reg_0
    );
clk_en_12_5_fall_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => clk_en_12_5_fall0,
      Q => clk_en_12_5_fall,
      R => reset_out
    );
clk_en_12_5_rise_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => clk_en0,
      Q => clk_en,
      R => reset_out
    );
clk_en_1_25_fall_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => clk_en_1_25_fall0,
      Q => clk_en_1_25_fall,
      R => reset_out
    );
reset_fall_reg: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => reset_out,
      Q => reset_fall,
      R => '0'
    );
sgmii_clk_en_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"E2FF"
    )
        port map (
      I0 => clk_en_1_25_fall,
      I1 => data_out,
      I2 => clk_en_12_5_fall,
      I3 => speed_is_10_100_fall_reg_0,
      O => sgmii_clk_en_i_1_n_0
    );
sgmii_clk_en_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => sgmii_clk_en_i_1_n_0,
      Q => sgmii_clk_en_reg_0,
      R => reset_out
    );
sgmii_clk_f_reg: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => clk_div_stage1_n_3,
      Q => sgmii_clk_f,
      R => '0'
    );
sgmii_clk_r_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => sgmii_clk_r0_out,
      Q => sgmii_clk_r,
      R => reset_out
    );
speed_is_100_fall_reg: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => data_out,
      Q => speed_is_100_fall,
      R => '0'
    );
speed_is_10_100_fall_reg: unisim.vcomponents.FDRE
    generic map(
      IS_C_INVERTED => '1'
    )
        port map (
      C => CLK,
      CE => '1',
      D => speed_is_10_100_fall_reg_0,
      Q => speed_is_10_100_fall,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_fd73_pcs_pma_0_gt_gthe4_channel_wrapper is
  port (
    in0 : out STD_LOGIC;
    \gen_gtwizard_gthe4.drprdy_int\ : out STD_LOGIC;
    gthtxn_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gthtxp_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_gtwizard_gthe4.gtpowergood_int\ : out STD_LOGIC;
    rxcdrlock_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxoutclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxoutclkpcs_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxphaligndone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userclk_rx_active_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxresetdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxsyncdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txoutclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST\ : out STD_LOGIC;
    txresetdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userdata_rx_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    D : out STD_LOGIC_VECTOR ( 15 downto 0 );
    rxctrl0_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    rxctrl1_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    txbufstatus_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxctrl2_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    rxctrl3_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_0\ : out STD_LOGIC;
    \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_1\ : in STD_LOGIC;
    \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_2\ : in STD_LOGIC;
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    DEN_O : in STD_LOGIC;
    DWE_O : in STD_LOGIC;
    gthrxn_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gthrxp_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtrefclk0_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_gtwizard_gthe4.delay_pwrgood_gtrxreset_int\ : in STD_LOGIC;
    \gen_gtwizard_gthe4.gttxreset_int\ : in STD_LOGIC;
    \gen_gtwizard_gthe4.rxdlysreset_int\ : in STD_LOGIC;
    rxmcommaalignen_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_gtwizard_gthe4.rxprogdivreset_int\ : in STD_LOGIC;
    RXRATE : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_gtwizard_gthe4.rxuserrdy_int\ : in STD_LOGIC;
    rxusrclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txelecidle_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_gtwizard_gthe4.txprogdivreset_ch_int\ : in STD_LOGIC;
    \gen_gtwizard_gthe4.txuserrdy_int\ : in STD_LOGIC;
    txusrclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userdata_tx_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    txctrl0_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    txctrl1_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    RXPD : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_3\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    txctrl2_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_4\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    lopt : in STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : out STD_LOGIC;
    lopt_3 : out STD_LOGIC;
    lopt_4 : out STD_LOGIC;
    lopt_5 : out STD_LOGIC
  );
end bd_fd73_pcs_pma_0_gt_gthe4_channel_wrapper;

architecture STRUCTURE of bd_fd73_pcs_pma_0_gt_gthe4_channel_wrapper is
begin
channel_inst: entity work.bd_fd73_pcs_pma_0_gtwizard_ultrascale_v1_7_17_gthe4_channel
     port map (
      D(15 downto 0) => D(15 downto 0),
      DEN_O => DEN_O,
      DWE_O => DWE_O,
      Q(15 downto 0) => Q(15 downto 0),
      RXPD(0) => RXPD(0),
      RXRATE(0) => RXRATE(0),
      drpclk_in(0) => drpclk_in(0),
      \gen_gtwizard_gthe4.delay_pwrgood_gtrxreset_int\ => \gen_gtwizard_gthe4.delay_pwrgood_gtrxreset_int\,
      \gen_gtwizard_gthe4.drprdy_int\ => \gen_gtwizard_gthe4.drprdy_int\,
      \gen_gtwizard_gthe4.gtpowergood_int\ => \gen_gtwizard_gthe4.gtpowergood_int\,
      \gen_gtwizard_gthe4.gttxreset_int\ => \gen_gtwizard_gthe4.gttxreset_int\,
      \gen_gtwizard_gthe4.rxdlysreset_int\ => \gen_gtwizard_gthe4.rxdlysreset_int\,
      \gen_gtwizard_gthe4.rxprogdivreset_int\ => \gen_gtwizard_gthe4.rxprogdivreset_int\,
      \gen_gtwizard_gthe4.rxuserrdy_int\ => \gen_gtwizard_gthe4.rxuserrdy_int\,
      \gen_gtwizard_gthe4.txprogdivreset_ch_int\ => \gen_gtwizard_gthe4.txprogdivreset_ch_int\,
      \gen_gtwizard_gthe4.txuserrdy_int\ => \gen_gtwizard_gthe4.txuserrdy_int\,
      \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_0\ => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST\,
      \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_1\ => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_0\,
      \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_2\ => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_1\,
      \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_3\ => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_2\,
      \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_4\(2 downto 0) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_3\(2 downto 0),
      \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_5\(6 downto 0) => \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_4\(6 downto 0),
      gthrxn_in(0) => gthrxn_in(0),
      gthrxp_in(0) => gthrxp_in(0),
      gthtxn_out(0) => gthtxn_out(0),
      gthtxp_out(0) => gthtxp_out(0),
      gtrefclk0_in(0) => gtrefclk0_in(0),
      gtwiz_userclk_rx_active_out(0) => gtwiz_userclk_rx_active_out(0),
      gtwiz_userdata_rx_out(15 downto 0) => gtwiz_userdata_rx_out(15 downto 0),
      gtwiz_userdata_tx_in(15 downto 0) => gtwiz_userdata_tx_in(15 downto 0),
      in0 => in0,
      lopt => lopt,
      lopt_1 => lopt_1,
      lopt_2 => lopt_2,
      lopt_3 => lopt_3,
      lopt_4 => lopt_4,
      lopt_5 => lopt_5,
      rxcdrlock_out(0) => rxcdrlock_out(0),
      rxctrl0_out(1 downto 0) => rxctrl0_out(1 downto 0),
      rxctrl1_out(1 downto 0) => rxctrl1_out(1 downto 0),
      rxctrl2_out(1 downto 0) => rxctrl2_out(1 downto 0),
      rxctrl3_out(1 downto 0) => rxctrl3_out(1 downto 0),
      rxmcommaalignen_in(0) => rxmcommaalignen_in(0),
      rxoutclk_out(0) => rxoutclk_out(0),
      rxoutclkpcs_out(0) => rxoutclkpcs_out(0),
      rxphaligndone_out(0) => rxphaligndone_out(0),
      rxresetdone_out(0) => rxresetdone_out(0),
      rxsyncdone_out(0) => rxsyncdone_out(0),
      rxusrclk_in(0) => rxusrclk_in(0),
      txbufstatus_out(0) => txbufstatus_out(0),
      txctrl0_in(1 downto 0) => txctrl0_in(1 downto 0),
      txctrl1_in(1 downto 0) => txctrl1_in(1 downto 0),
      txctrl2_in(1 downto 0) => txctrl2_in(1 downto 0),
      txelecidle_in(0) => txelecidle_in(0),
      txoutclk_out(0) => txoutclk_out(0),
      txresetdone_out(0) => txresetdone_out(0),
      txusrclk_in(0) => txusrclk_in(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_fd73_pcs_pma_0_gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_freq_counter is
  port (
    done_o_reg_0 : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 16 downto 0 );
    rst_in_out_reg : out STD_LOGIC;
    rst_in_out_reg_0 : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    done_o_reg_1 : out STD_LOGIC_VECTOR ( 1 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 5 downto 0 );
    \freq_cnt_o_reg[16]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \freq_cnt_o_reg[15]_0\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \freq_cnt_o_reg[14]_0\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \freq_cnt_o_reg[0]_0\ : out STD_LOGIC;
    \freq_cnt_o_reg[17]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \freq_cnt_o_reg[16]_1\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    \state_reg[1]_0\ : in STD_LOGIC;
    txoutclkmon : in STD_LOGIC;
    O : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \testclk_cnt_reg[15]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \testclk_cnt_reg[17]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    cal_on_tx_reset_in_sync : in STD_LOGIC;
    \repeat_ctr_reg[3]\ : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \repeat_ctr_reg[3]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    Q : in STD_LOGIC_VECTOR ( 5 downto 0 );
    cal_fail_store_reg : in STD_LOGIC;
    \cal_fail_store__0\ : in STD_LOGIC;
    \cpll_cal_state_reg[21]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    cal_fail_store_reg_0 : in STD_LOGIC;
    cal_fail_store_reg_1 : in STD_LOGIC;
    \cpll_cal_state_reg[13]\ : in STD_LOGIC;
    \cpll_cal_state_reg[13]_0\ : in STD_LOGIC;
    \cpll_cal_state_reg[13]_1\ : in STD_LOGIC;
    \cpll_cal_state_reg[13]_2\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_fd73_pcs_pma_0_gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_freq_counter : entity is "gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_freq_counter";
end bd_fd73_pcs_pma_0_gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_freq_counter;

architecture STRUCTURE of bd_fd73_pcs_pma_0_gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_freq_counter is
  signal \^d\ : STD_LOGIC_VECTOR ( 16 downto 0 );
  signal cal_fail_store_i_2_n_0 : STD_LOGIC;
  signal cal_fail_store_i_3_n_0 : STD_LOGIC;
  signal clear : STD_LOGIC;
  signal \cpll_cal_state[21]_i_2_n_0\ : STD_LOGIC;
  signal \^done_o_reg_0\ : STD_LOGIC;
  signal \freq_cnt_o[17]_i_1_n_0\ : STD_LOGIC;
  signal \^freq_cnt_o_reg[15]_0\ : STD_LOGIC_VECTOR ( 6 downto 0 );
  signal \freq_cnt_o_reg_n_0_[0]\ : STD_LOGIC;
  signal \freq_cnt_o_reg_n_0_[10]\ : STD_LOGIC;
  signal \freq_cnt_o_reg_n_0_[12]\ : STD_LOGIC;
  signal \freq_cnt_o_reg_n_0_[13]\ : STD_LOGIC;
  signal \freq_cnt_o_reg_n_0_[14]\ : STD_LOGIC;
  signal \freq_cnt_o_reg_n_0_[15]\ : STD_LOGIC;
  signal \freq_cnt_o_reg_n_0_[16]\ : STD_LOGIC;
  signal \freq_cnt_o_reg_n_0_[17]\ : STD_LOGIC;
  signal \freq_cnt_o_reg_n_0_[1]\ : STD_LOGIC;
  signal \freq_cnt_o_reg_n_0_[2]\ : STD_LOGIC;
  signal \freq_cnt_o_reg_n_0_[3]\ : STD_LOGIC;
  signal \freq_cnt_o_reg_n_0_[4]\ : STD_LOGIC;
  signal \freq_cnt_o_reg_n_0_[5]\ : STD_LOGIC;
  signal \freq_cnt_o_reg_n_0_[6]\ : STD_LOGIC;
  signal \freq_cnt_o_reg_n_0_[7]\ : STD_LOGIC;
  signal \freq_cnt_o_reg_n_0_[8]\ : STD_LOGIC;
  signal \freq_cnt_o_reg_n_0_[9]\ : STD_LOGIC;
  signal \hold_clk[2]_i_1_n_0\ : STD_LOGIC;
  signal \hold_clk[5]_i_1_n_0\ : STD_LOGIC;
  signal hold_clk_reg : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \p_0_in__1\ : STD_LOGIC_VECTOR ( 15 downto 1 );
  signal p_1_in : STD_LOGIC;
  signal \refclk_cnt0_carry__0_n_2\ : STD_LOGIC;
  signal \refclk_cnt0_carry__0_n_3\ : STD_LOGIC;
  signal \refclk_cnt0_carry__0_n_4\ : STD_LOGIC;
  signal \refclk_cnt0_carry__0_n_5\ : STD_LOGIC;
  signal \refclk_cnt0_carry__0_n_6\ : STD_LOGIC;
  signal \refclk_cnt0_carry__0_n_7\ : STD_LOGIC;
  signal refclk_cnt0_carry_n_0 : STD_LOGIC;
  signal refclk_cnt0_carry_n_1 : STD_LOGIC;
  signal refclk_cnt0_carry_n_2 : STD_LOGIC;
  signal refclk_cnt0_carry_n_3 : STD_LOGIC;
  signal refclk_cnt0_carry_n_4 : STD_LOGIC;
  signal refclk_cnt0_carry_n_5 : STD_LOGIC;
  signal refclk_cnt0_carry_n_6 : STD_LOGIC;
  signal refclk_cnt0_carry_n_7 : STD_LOGIC;
  signal \refclk_cnt[0]_i_1_n_0\ : STD_LOGIC;
  signal refclk_cnt_reg : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \repeat_ctr[3]_i_4_n_0\ : STD_LOGIC;
  signal rst_in_out : STD_LOGIC;
  signal \state[0]_i_1_n_0\ : STD_LOGIC;
  signal \state[1]_i_1_n_0\ : STD_LOGIC;
  signal \state[1]_i_2_n_0\ : STD_LOGIC;
  signal \state[2]_i_1_n_0\ : STD_LOGIC;
  signal \state[2]_i_2_n_0\ : STD_LOGIC;
  signal \state[2]_i_3_n_0\ : STD_LOGIC;
  signal \state[2]_i_4_n_0\ : STD_LOGIC;
  signal \state[2]_i_5_n_0\ : STD_LOGIC;
  signal \state[3]_i_1_n_0\ : STD_LOGIC;
  signal \state[3]_i_2_n_0\ : STD_LOGIC;
  signal \state[4]_i_1_n_0\ : STD_LOGIC;
  signal \state_reg_n_0_[2]\ : STD_LOGIC;
  signal \state_reg_n_0_[4]\ : STD_LOGIC;
  signal testclk_cnt0_n_0 : STD_LOGIC;
  signal testclk_cnt_reg : STD_LOGIC_VECTOR ( 0 to 0 );
  signal testclk_div4 : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal testclk_en : STD_LOGIC;
  signal testclk_en_dly1 : STD_LOGIC;
  attribute async_reg : string;
  attribute async_reg of testclk_en_dly1 : signal is "true";
  signal testclk_en_dly2 : STD_LOGIC;
  attribute async_reg of testclk_en_dly2 : signal is "true";
  signal testclk_rst : STD_LOGIC;
  signal tstclk_rst_dly1 : STD_LOGIC;
  attribute async_reg of tstclk_rst_dly1 : signal is "true";
  signal tstclk_rst_dly2 : STD_LOGIC;
  attribute async_reg of tstclk_rst_dly2 : signal is "true";
  signal \NLW_refclk_cnt0_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal \NLW_refclk_cnt0_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \cpll_cal_state[21]_i_1\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \hold_clk[0]_i_1\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \hold_clk[1]_i_1\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \hold_clk[2]_i_1\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \hold_clk[3]_i_1\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \hold_clk[4]_i_1\ : label is "soft_lutpair111";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of refclk_cnt0_carry : label is 35;
  attribute ADDER_THRESHOLD of \refclk_cnt0_carry__0\ : label is 35;
  attribute SOFT_HLUTNM of \repeat_ctr[3]_i_4\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \state[3]_i_2\ : label is "soft_lutpair112";
  attribute ASYNC_REG_boolean : boolean;
  attribute ASYNC_REG_boolean of testclk_en_dly1_reg : label is std.standard.true;
  attribute KEEP : string;
  attribute KEEP of testclk_en_dly1_reg : label is "yes";
  attribute ASYNC_REG_boolean of testclk_en_dly2_reg : label is std.standard.true;
  attribute KEEP of testclk_en_dly2_reg : label is "yes";
  attribute ASYNC_REG_boolean of tstclk_rst_dly1_reg : label is std.standard.true;
  attribute KEEP of tstclk_rst_dly1_reg : label is "yes";
  attribute ASYNC_REG_boolean of tstclk_rst_dly2_reg : label is std.standard.true;
  attribute KEEP of tstclk_rst_dly2_reg : label is "yes";
begin
  D(16 downto 0) <= \^d\(16 downto 0);
  done_o_reg_0 <= \^done_o_reg_0\;
  \freq_cnt_o_reg[15]_0\(6 downto 0) <= \^freq_cnt_o_reg[15]_0\(6 downto 0);
cal_fail_store_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFDFDF30331010"
    )
        port map (
      I0 => cal_fail_store_i_2_n_0,
      I1 => cal_on_tx_reset_in_sync,
      I2 => cal_fail_store_i_3_n_0,
      I3 => cal_fail_store_reg,
      I4 => Q(5),
      I5 => \cal_fail_store__0\,
      O => rst_in_out_reg_0
    );
cal_fail_store_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => CO(0),
      I1 => \repeat_ctr_reg[3]_0\(0),
      O => cal_fail_store_i_2_n_0
    );
cal_fail_store_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F222000000000000"
    )
        port map (
      I0 => cal_fail_store_reg_0,
      I1 => cal_fail_store_reg_1,
      I2 => CO(0),
      I3 => \repeat_ctr_reg[3]_0\(0),
      I4 => Q(3),
      I5 => \^done_o_reg_0\,
      O => cal_fail_store_i_3_n_0
    );
cpll_cal_state2_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \freq_cnt_o_reg_n_0_[0]\,
      I1 => \freq_cnt_o_reg_n_0_[1]\,
      O => \freq_cnt_o_reg[0]_0\
    );
cpll_cal_state2_carry_i_10: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \freq_cnt_o_reg_n_0_[13]\,
      I1 => \freq_cnt_o_reg_n_0_[12]\,
      O => \freq_cnt_o_reg[16]_0\(5)
    );
cpll_cal_state2_carry_i_11: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \freq_cnt_o_reg_n_0_[10]\,
      I1 => \^freq_cnt_o_reg[15]_0\(4),
      O => \freq_cnt_o_reg[16]_0\(4)
    );
cpll_cal_state2_carry_i_12: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \freq_cnt_o_reg_n_0_[9]\,
      I1 => \freq_cnt_o_reg_n_0_[8]\,
      O => \freq_cnt_o_reg[16]_0\(3)
    );
cpll_cal_state2_carry_i_13: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \freq_cnt_o_reg_n_0_[6]\,
      I1 => \freq_cnt_o_reg_n_0_[7]\,
      O => \freq_cnt_o_reg[16]_0\(2)
    );
cpll_cal_state2_carry_i_14: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \freq_cnt_o_reg_n_0_[5]\,
      I1 => \freq_cnt_o_reg_n_0_[4]\,
      O => \freq_cnt_o_reg[16]_0\(1)
    );
cpll_cal_state2_carry_i_15: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \freq_cnt_o_reg_n_0_[2]\,
      I1 => \freq_cnt_o_reg_n_0_[3]\,
      O => \freq_cnt_o_reg[16]_0\(0)
    );
cpll_cal_state2_carry_i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \freq_cnt_o_reg_n_0_[13]\,
      O => DI(5)
    );
cpll_cal_state2_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \freq_cnt_o_reg_n_0_[10]\,
      I1 => \^freq_cnt_o_reg[15]_0\(4),
      O => DI(4)
    );
cpll_cal_state2_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \freq_cnt_o_reg_n_0_[8]\,
      I1 => \freq_cnt_o_reg_n_0_[9]\,
      O => DI(3)
    );
cpll_cal_state2_carry_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \freq_cnt_o_reg_n_0_[6]\,
      I1 => \freq_cnt_o_reg_n_0_[7]\,
      O => DI(2)
    );
cpll_cal_state2_carry_i_6: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \freq_cnt_o_reg_n_0_[4]\,
      I1 => \freq_cnt_o_reg_n_0_[5]\,
      O => DI(1)
    );
cpll_cal_state2_carry_i_7: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \freq_cnt_o_reg_n_0_[2]\,
      I1 => \freq_cnt_o_reg_n_0_[3]\,
      O => DI(0)
    );
cpll_cal_state2_carry_i_8: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \freq_cnt_o_reg_n_0_[16]\,
      I1 => \freq_cnt_o_reg_n_0_[17]\,
      O => \freq_cnt_o_reg[16]_0\(7)
    );
cpll_cal_state2_carry_i_9: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \freq_cnt_o_reg_n_0_[14]\,
      I1 => \freq_cnt_o_reg_n_0_[15]\,
      O => \freq_cnt_o_reg[16]_0\(6)
    );
\cpll_cal_state[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF8F888888"
    )
        port map (
      I0 => \cpll_cal_state_reg[13]\,
      I1 => Q(2),
      I2 => \cpll_cal_state[21]_i_2_n_0\,
      I3 => Q(3),
      I4 => \^done_o_reg_0\,
      I5 => Q(1),
      O => done_o_reg_1(0)
    );
\cpll_cal_state[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80FF8080"
    )
        port map (
      I0 => \^done_o_reg_0\,
      I1 => Q(3),
      I2 => \cpll_cal_state[21]_i_2_n_0\,
      I3 => \cpll_cal_state_reg[21]\(0),
      I4 => Q(4),
      O => done_o_reg_1(1)
    );
\cpll_cal_state[21]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F888888888888888"
    )
        port map (
      I0 => \repeat_ctr_reg[3]_0\(0),
      I1 => CO(0),
      I2 => \cpll_cal_state_reg[13]_0\,
      I3 => \cpll_cal_state_reg[13]_1\,
      I4 => \cpll_cal_state_reg[13]_2\,
      I5 => cal_fail_store_reg_0,
      O => \cpll_cal_state[21]_i_2_n_0\
    );
done_o_reg: unisim.vcomponents.FDCE
     port map (
      C => drpclk_in(0),
      CE => '1',
      CLR => \state_reg[1]_0\,
      D => \state_reg_n_0_[4]\,
      Q => \^done_o_reg_0\
    );
\freq_cnt_o[17]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_1_in,
      I1 => \state_reg[1]_0\,
      O => \freq_cnt_o[17]_i_1_n_0\
    );
\freq_cnt_o_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \freq_cnt_o[17]_i_1_n_0\,
      D => testclk_cnt_reg(0),
      Q => \freq_cnt_o_reg_n_0_[0]\,
      R => '0'
    );
\freq_cnt_o_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \freq_cnt_o[17]_i_1_n_0\,
      D => \^d\(9),
      Q => \freq_cnt_o_reg_n_0_[10]\,
      R => '0'
    );
\freq_cnt_o_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \freq_cnt_o[17]_i_1_n_0\,
      D => \^d\(10),
      Q => \^freq_cnt_o_reg[15]_0\(4),
      R => '0'
    );
\freq_cnt_o_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \freq_cnt_o[17]_i_1_n_0\,
      D => \^d\(11),
      Q => \freq_cnt_o_reg_n_0_[12]\,
      R => '0'
    );
\freq_cnt_o_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \freq_cnt_o[17]_i_1_n_0\,
      D => \^d\(12),
      Q => \freq_cnt_o_reg_n_0_[13]\,
      R => '0'
    );
\freq_cnt_o_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \freq_cnt_o[17]_i_1_n_0\,
      D => \^d\(13),
      Q => \freq_cnt_o_reg_n_0_[14]\,
      R => '0'
    );
\freq_cnt_o_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \freq_cnt_o[17]_i_1_n_0\,
      D => \^d\(14),
      Q => \freq_cnt_o_reg_n_0_[15]\,
      R => '0'
    );
\freq_cnt_o_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \freq_cnt_o[17]_i_1_n_0\,
      D => \^d\(15),
      Q => \freq_cnt_o_reg_n_0_[16]\,
      R => '0'
    );
\freq_cnt_o_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \freq_cnt_o[17]_i_1_n_0\,
      D => \^d\(16),
      Q => \freq_cnt_o_reg_n_0_[17]\,
      R => '0'
    );
\freq_cnt_o_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \freq_cnt_o[17]_i_1_n_0\,
      D => \^d\(0),
      Q => \freq_cnt_o_reg_n_0_[1]\,
      R => '0'
    );
\freq_cnt_o_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \freq_cnt_o[17]_i_1_n_0\,
      D => \^d\(1),
      Q => \freq_cnt_o_reg_n_0_[2]\,
      R => '0'
    );
\freq_cnt_o_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \freq_cnt_o[17]_i_1_n_0\,
      D => \^d\(2),
      Q => \freq_cnt_o_reg_n_0_[3]\,
      R => '0'
    );
\freq_cnt_o_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \freq_cnt_o[17]_i_1_n_0\,
      D => \^d\(3),
      Q => \freq_cnt_o_reg_n_0_[4]\,
      R => '0'
    );
\freq_cnt_o_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \freq_cnt_o[17]_i_1_n_0\,
      D => \^d\(4),
      Q => \freq_cnt_o_reg_n_0_[5]\,
      R => '0'
    );
\freq_cnt_o_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \freq_cnt_o[17]_i_1_n_0\,
      D => \^d\(5),
      Q => \freq_cnt_o_reg_n_0_[6]\,
      R => '0'
    );
\freq_cnt_o_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \freq_cnt_o[17]_i_1_n_0\,
      D => \^d\(6),
      Q => \freq_cnt_o_reg_n_0_[7]\,
      R => '0'
    );
\freq_cnt_o_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \freq_cnt_o[17]_i_1_n_0\,
      D => \^d\(7),
      Q => \freq_cnt_o_reg_n_0_[8]\,
      R => '0'
    );
\freq_cnt_o_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \freq_cnt_o[17]_i_1_n_0\,
      D => \^d\(8),
      Q => \freq_cnt_o_reg_n_0_[9]\,
      R => '0'
    );
\hold_clk[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => hold_clk_reg(0),
      O => \p_0_in__0\(0)
    );
\hold_clk[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => hold_clk_reg(0),
      I1 => hold_clk_reg(1),
      O => \p_0_in__0\(1)
    );
\hold_clk[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => hold_clk_reg(0),
      I1 => hold_clk_reg(1),
      I2 => hold_clk_reg(2),
      O => \hold_clk[2]_i_1_n_0\
    );
\hold_clk[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => hold_clk_reg(1),
      I1 => hold_clk_reg(0),
      I2 => hold_clk_reg(2),
      I3 => hold_clk_reg(3),
      O => \p_0_in__0\(3)
    );
\hold_clk[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => hold_clk_reg(2),
      I1 => hold_clk_reg(0),
      I2 => hold_clk_reg(1),
      I3 => hold_clk_reg(3),
      I4 => hold_clk_reg(4),
      O => \p_0_in__0\(4)
    );
\hold_clk[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => testclk_rst,
      I1 => \state_reg_n_0_[2]\,
      O => \hold_clk[5]_i_1_n_0\
    );
\hold_clk[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => hold_clk_reg(3),
      I1 => hold_clk_reg(1),
      I2 => hold_clk_reg(0),
      I3 => hold_clk_reg(2),
      I4 => hold_clk_reg(4),
      I5 => hold_clk_reg(5),
      O => \p_0_in__0\(5)
    );
\hold_clk_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => \p_0_in__0\(0),
      Q => hold_clk_reg(0),
      R => \hold_clk[5]_i_1_n_0\
    );
\hold_clk_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => \p_0_in__0\(1),
      Q => hold_clk_reg(1),
      R => \hold_clk[5]_i_1_n_0\
    );
\hold_clk_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => \hold_clk[2]_i_1_n_0\,
      Q => hold_clk_reg(2),
      R => \hold_clk[5]_i_1_n_0\
    );
\hold_clk_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => \p_0_in__0\(3),
      Q => hold_clk_reg(3),
      R => \hold_clk[5]_i_1_n_0\
    );
\hold_clk_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => \p_0_in__0\(4),
      Q => hold_clk_reg(4),
      R => \hold_clk[5]_i_1_n_0\
    );
\hold_clk_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => \p_0_in__0\(5),
      Q => hold_clk_reg(5),
      R => \hold_clk[5]_i_1_n_0\
    );
\i__carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \freq_cnt_o_reg_n_0_[17]\,
      I1 => \freq_cnt_o_reg_n_0_[16]\,
      O => \freq_cnt_o_reg[17]_0\(0)
    );
\i__carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \freq_cnt_o_reg_n_0_[16]\,
      I1 => \freq_cnt_o_reg_n_0_[17]\,
      O => \freq_cnt_o_reg[16]_1\(0)
    );
\i__carry_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => testclk_cnt_reg(0),
      O => S(0)
    );
\i__carry_i_10\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \freq_cnt_o_reg_n_0_[9]\,
      I1 => \freq_cnt_o_reg_n_0_[8]\,
      O => \freq_cnt_o_reg[14]_0\(4)
    );
\i__carry_i_11\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \freq_cnt_o_reg_n_0_[7]\,
      I1 => \freq_cnt_o_reg_n_0_[6]\,
      O => \freq_cnt_o_reg[14]_0\(3)
    );
\i__carry_i_12\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \freq_cnt_o_reg_n_0_[5]\,
      I1 => \freq_cnt_o_reg_n_0_[4]\,
      O => \freq_cnt_o_reg[14]_0\(2)
    );
\i__carry_i_13\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \freq_cnt_o_reg_n_0_[2]\,
      I1 => \freq_cnt_o_reg_n_0_[3]\,
      O => \freq_cnt_o_reg[14]_0\(1)
    );
\i__carry_i_14\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \freq_cnt_o_reg_n_0_[0]\,
      I1 => \freq_cnt_o_reg_n_0_[1]\,
      O => \freq_cnt_o_reg[14]_0\(0)
    );
\i__carry_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \freq_cnt_o_reg_n_0_[15]\,
      I1 => \freq_cnt_o_reg_n_0_[14]\,
      O => \^freq_cnt_o_reg[15]_0\(6)
    );
\i__carry_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \freq_cnt_o_reg_n_0_[13]\,
      I1 => \freq_cnt_o_reg_n_0_[12]\,
      O => \^freq_cnt_o_reg[15]_0\(5)
    );
\i__carry_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \freq_cnt_o_reg_n_0_[9]\,
      I1 => \freq_cnt_o_reg_n_0_[8]\,
      O => \^freq_cnt_o_reg[15]_0\(3)
    );
\i__carry_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \freq_cnt_o_reg_n_0_[6]\,
      I1 => \freq_cnt_o_reg_n_0_[7]\,
      O => \^freq_cnt_o_reg[15]_0\(2)
    );
\i__carry_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \freq_cnt_o_reg_n_0_[5]\,
      I1 => \freq_cnt_o_reg_n_0_[4]\,
      O => \^freq_cnt_o_reg[15]_0\(1)
    );
\i__carry_i_6\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \freq_cnt_o_reg_n_0_[1]\,
      I1 => \freq_cnt_o_reg_n_0_[0]\,
      O => \^freq_cnt_o_reg[15]_0\(0)
    );
\i__carry_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \freq_cnt_o_reg_n_0_[14]\,
      I1 => \freq_cnt_o_reg_n_0_[15]\,
      O => \freq_cnt_o_reg[14]_0\(7)
    );
\i__carry_i_8\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \freq_cnt_o_reg_n_0_[13]\,
      I1 => \freq_cnt_o_reg_n_0_[12]\,
      O => \freq_cnt_o_reg[14]_0\(6)
    );
\i__carry_i_9\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \freq_cnt_o_reg_n_0_[10]\,
      I1 => \^freq_cnt_o_reg[15]_0\(4),
      O => \freq_cnt_o_reg[14]_0\(5)
    );
refclk_cnt0_carry: unisim.vcomponents.CARRY8
     port map (
      CI => refclk_cnt_reg(0),
      CI_TOP => '0',
      CO(7) => refclk_cnt0_carry_n_0,
      CO(6) => refclk_cnt0_carry_n_1,
      CO(5) => refclk_cnt0_carry_n_2,
      CO(4) => refclk_cnt0_carry_n_3,
      CO(3) => refclk_cnt0_carry_n_4,
      CO(2) => refclk_cnt0_carry_n_5,
      CO(1) => refclk_cnt0_carry_n_6,
      CO(0) => refclk_cnt0_carry_n_7,
      DI(7 downto 0) => B"00000000",
      O(7 downto 0) => \p_0_in__1\(8 downto 1),
      S(7 downto 0) => refclk_cnt_reg(8 downto 1)
    );
\refclk_cnt0_carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => refclk_cnt0_carry_n_0,
      CI_TOP => '0',
      CO(7 downto 6) => \NLW_refclk_cnt0_carry__0_CO_UNCONNECTED\(7 downto 6),
      CO(5) => \refclk_cnt0_carry__0_n_2\,
      CO(4) => \refclk_cnt0_carry__0_n_3\,
      CO(3) => \refclk_cnt0_carry__0_n_4\,
      CO(2) => \refclk_cnt0_carry__0_n_5\,
      CO(1) => \refclk_cnt0_carry__0_n_6\,
      CO(0) => \refclk_cnt0_carry__0_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \NLW_refclk_cnt0_carry__0_O_UNCONNECTED\(7),
      O(6 downto 0) => \p_0_in__1\(15 downto 9),
      S(7) => '0',
      S(6 downto 0) => refclk_cnt_reg(15 downto 9)
    );
\refclk_cnt[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => refclk_cnt_reg(0),
      O => \refclk_cnt[0]_i_1_n_0\
    );
\refclk_cnt[15]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => testclk_en,
      O => clear
    );
\refclk_cnt_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => \refclk_cnt[0]_i_1_n_0\,
      Q => refclk_cnt_reg(0),
      R => clear
    );
\refclk_cnt_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => \p_0_in__1\(10),
      Q => refclk_cnt_reg(10),
      R => clear
    );
\refclk_cnt_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => \p_0_in__1\(11),
      Q => refclk_cnt_reg(11),
      R => clear
    );
\refclk_cnt_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => \p_0_in__1\(12),
      Q => refclk_cnt_reg(12),
      R => clear
    );
\refclk_cnt_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => \p_0_in__1\(13),
      Q => refclk_cnt_reg(13),
      R => clear
    );
\refclk_cnt_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => \p_0_in__1\(14),
      Q => refclk_cnt_reg(14),
      R => clear
    );
\refclk_cnt_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => \p_0_in__1\(15),
      Q => refclk_cnt_reg(15),
      R => clear
    );
\refclk_cnt_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => \p_0_in__1\(1),
      Q => refclk_cnt_reg(1),
      R => clear
    );
\refclk_cnt_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => \p_0_in__1\(2),
      Q => refclk_cnt_reg(2),
      R => clear
    );
\refclk_cnt_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => \p_0_in__1\(3),
      Q => refclk_cnt_reg(3),
      R => clear
    );
\refclk_cnt_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => \p_0_in__1\(4),
      Q => refclk_cnt_reg(4),
      R => clear
    );
\refclk_cnt_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => \p_0_in__1\(5),
      Q => refclk_cnt_reg(5),
      R => clear
    );
\refclk_cnt_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => \p_0_in__1\(6),
      Q => refclk_cnt_reg(6),
      R => clear
    );
\refclk_cnt_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => \p_0_in__1\(7),
      Q => refclk_cnt_reg(7),
      R => clear
    );
\refclk_cnt_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => \p_0_in__1\(8),
      Q => refclk_cnt_reg(8),
      R => clear
    );
\refclk_cnt_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => \p_0_in__1\(9),
      Q => refclk_cnt_reg(9),
      R => clear
    );
\repeat_ctr[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555500000111"
    )
        port map (
      I0 => cal_on_tx_reset_in_sync,
      I1 => \repeat_ctr_reg[3]\,
      I2 => CO(0),
      I3 => \repeat_ctr_reg[3]_0\(0),
      I4 => \repeat_ctr[3]_i_4_n_0\,
      I5 => Q(0),
      O => rst_in_out_reg
    );
\repeat_ctr[3]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => \^done_o_reg_0\,
      I1 => Q(3),
      O => \repeat_ctr[3]_i_4_n_0\
    );
reset_synchronizer_testclk_rst_inst: entity work.bd_fd73_pcs_pma_0_gtwizard_ultrascale_v1_7_17_reset_synchronizer_44
     port map (
      \out\ => testclk_rst,
      rst_in_out => rst_in_out,
      txoutclkmon => txoutclkmon
    );
\state[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AA2AAAAAAAAAAAAA"
    )
        port map (
      I0 => testclk_rst,
      I1 => hold_clk_reg(2),
      I2 => hold_clk_reg(3),
      I3 => \state[3]_i_2_n_0\,
      I4 => hold_clk_reg(4),
      I5 => hold_clk_reg(5),
      O => \state[0]_i_1_n_0\
    );
\state[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => \state[1]_i_2_n_0\,
      I1 => testclk_rst,
      I2 => \state[2]_i_2_n_0\,
      I3 => testclk_en,
      O => \state[1]_i_1_n_0\
    );
\state[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => hold_clk_reg(5),
      I1 => hold_clk_reg(4),
      I2 => hold_clk_reg(1),
      I3 => hold_clk_reg(0),
      I4 => hold_clk_reg(3),
      I5 => hold_clk_reg(2),
      O => \state[1]_i_2_n_0\
    );
\state[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F888"
    )
        port map (
      I0 => \state[2]_i_2_n_0\,
      I1 => testclk_en,
      I2 => \state[2]_i_3_n_0\,
      I3 => \state_reg_n_0_[2]\,
      O => \state[2]_i_1_n_0\
    );
\state[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => refclk_cnt_reg(13),
      I1 => refclk_cnt_reg(14),
      I2 => refclk_cnt_reg(12),
      I3 => refclk_cnt_reg(15),
      I4 => \state[2]_i_4_n_0\,
      I5 => \state[2]_i_5_n_0\,
      O => \state[2]_i_2_n_0\
    );
\state[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFF7FFFFFFFFFFFF"
    )
        port map (
      I0 => hold_clk_reg(0),
      I1 => hold_clk_reg(1),
      I2 => hold_clk_reg(4),
      I3 => hold_clk_reg(5),
      I4 => hold_clk_reg(3),
      I5 => hold_clk_reg(2),
      O => \state[2]_i_3_n_0\
    );
\state[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => refclk_cnt_reg(0),
      I1 => refclk_cnt_reg(1),
      I2 => refclk_cnt_reg(2),
      I3 => refclk_cnt_reg(3),
      I4 => refclk_cnt_reg(4),
      I5 => refclk_cnt_reg(5),
      O => \state[2]_i_4_n_0\
    );
\state[2]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBFFFFFFFFFFFFFF"
    )
        port map (
      I0 => refclk_cnt_reg(6),
      I1 => refclk_cnt_reg(7),
      I2 => refclk_cnt_reg(8),
      I3 => refclk_cnt_reg(10),
      I4 => refclk_cnt_reg(11),
      I5 => refclk_cnt_reg(9),
      O => \state[2]_i_5_n_0\
    );
\state[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \state_reg_n_0_[2]\,
      I1 => hold_clk_reg(2),
      I2 => hold_clk_reg(3),
      I3 => \state[3]_i_2_n_0\,
      I4 => hold_clk_reg(4),
      I5 => hold_clk_reg(5),
      O => \state[3]_i_1_n_0\
    );
\state[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => hold_clk_reg(1),
      I1 => hold_clk_reg(0),
      O => \state[3]_i_2_n_0\
    );
\state[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_1_in,
      I1 => \state_reg_n_0_[4]\,
      O => \state[4]_i_1_n_0\
    );
\state_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => \state[0]_i_1_n_0\,
      PRE => \state_reg[1]_0\,
      Q => testclk_rst
    );
\state_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      CLR => \state_reg[1]_0\,
      D => \state[1]_i_1_n_0\,
      Q => testclk_en
    );
\state_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      CLR => \state_reg[1]_0\,
      D => \state[2]_i_1_n_0\,
      Q => \state_reg_n_0_[2]\
    );
\state_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      CLR => \state_reg[1]_0\,
      D => \state[3]_i_1_n_0\,
      Q => p_1_in
    );
\state_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      CLR => \state_reg[1]_0\,
      D => \state[4]_i_1_n_0\,
      Q => \state_reg_n_0_[4]\
    );
testclk_cnt0: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000020"
    )
        port map (
      I0 => testclk_en_dly2,
      I1 => testclk_div4(1),
      I2 => testclk_div4(3),
      I3 => testclk_div4(2),
      I4 => testclk_div4(0),
      O => testclk_cnt0_n_0
    );
\testclk_cnt_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => txoutclkmon,
      CE => testclk_cnt0_n_0,
      CLR => rst_in_out,
      D => O(0),
      Q => testclk_cnt_reg(0)
    );
\testclk_cnt_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => txoutclkmon,
      CE => testclk_cnt0_n_0,
      CLR => rst_in_out,
      D => \testclk_cnt_reg[15]_0\(2),
      Q => \^d\(9)
    );
\testclk_cnt_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => txoutclkmon,
      CE => testclk_cnt0_n_0,
      CLR => rst_in_out,
      D => \testclk_cnt_reg[15]_0\(3),
      Q => \^d\(10)
    );
\testclk_cnt_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => txoutclkmon,
      CE => testclk_cnt0_n_0,
      CLR => rst_in_out,
      D => \testclk_cnt_reg[15]_0\(4),
      Q => \^d\(11)
    );
\testclk_cnt_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => txoutclkmon,
      CE => testclk_cnt0_n_0,
      CLR => rst_in_out,
      D => \testclk_cnt_reg[15]_0\(5),
      Q => \^d\(12)
    );
\testclk_cnt_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => txoutclkmon,
      CE => testclk_cnt0_n_0,
      CLR => rst_in_out,
      D => \testclk_cnt_reg[15]_0\(6),
      Q => \^d\(13)
    );
\testclk_cnt_reg[15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => txoutclkmon,
      CE => testclk_cnt0_n_0,
      CLR => rst_in_out,
      D => \testclk_cnt_reg[15]_0\(7),
      Q => \^d\(14)
    );
\testclk_cnt_reg[16]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => txoutclkmon,
      CE => testclk_cnt0_n_0,
      CLR => rst_in_out,
      D => \testclk_cnt_reg[17]_0\(0),
      Q => \^d\(15)
    );
\testclk_cnt_reg[17]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => txoutclkmon,
      CE => testclk_cnt0_n_0,
      CLR => rst_in_out,
      D => \testclk_cnt_reg[17]_0\(1),
      Q => \^d\(16)
    );
\testclk_cnt_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => txoutclkmon,
      CE => testclk_cnt0_n_0,
      CLR => rst_in_out,
      D => O(1),
      Q => \^d\(0)
    );
\testclk_cnt_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => txoutclkmon,
      CE => testclk_cnt0_n_0,
      CLR => rst_in_out,
      D => O(2),
      Q => \^d\(1)
    );
\testclk_cnt_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => txoutclkmon,
      CE => testclk_cnt0_n_0,
      CLR => rst_in_out,
      D => O(3),
      Q => \^d\(2)
    );
\testclk_cnt_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => txoutclkmon,
      CE => testclk_cnt0_n_0,
      CLR => rst_in_out,
      D => O(4),
      Q => \^d\(3)
    );
\testclk_cnt_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => txoutclkmon,
      CE => testclk_cnt0_n_0,
      CLR => rst_in_out,
      D => O(5),
      Q => \^d\(4)
    );
\testclk_cnt_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => txoutclkmon,
      CE => testclk_cnt0_n_0,
      CLR => rst_in_out,
      D => O(6),
      Q => \^d\(5)
    );
\testclk_cnt_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => txoutclkmon,
      CE => testclk_cnt0_n_0,
      CLR => rst_in_out,
      D => O(7),
      Q => \^d\(6)
    );
\testclk_cnt_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => txoutclkmon,
      CE => testclk_cnt0_n_0,
      CLR => rst_in_out,
      D => \testclk_cnt_reg[15]_0\(0),
      Q => \^d\(7)
    );
\testclk_cnt_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => txoutclkmon,
      CE => testclk_cnt0_n_0,
      CLR => rst_in_out,
      D => \testclk_cnt_reg[15]_0\(1),
      Q => \^d\(8)
    );
\testclk_div4_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => txoutclkmon,
      CE => '1',
      D => testclk_div4(3),
      Q => testclk_div4(0),
      S => tstclk_rst_dly2
    );
\testclk_div4_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => txoutclkmon,
      CE => '1',
      D => testclk_div4(0),
      Q => testclk_div4(1),
      R => tstclk_rst_dly2
    );
\testclk_div4_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => txoutclkmon,
      CE => '1',
      D => testclk_div4(1),
      Q => testclk_div4(2),
      R => tstclk_rst_dly2
    );
\testclk_div4_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => txoutclkmon,
      CE => '1',
      D => testclk_div4(2),
      Q => testclk_div4(3),
      R => tstclk_rst_dly2
    );
testclk_en_dly1_reg: unisim.vcomponents.FDRE
     port map (
      C => txoutclkmon,
      CE => '1',
      D => testclk_en,
      Q => testclk_en_dly1,
      R => '0'
    );
testclk_en_dly2_reg: unisim.vcomponents.FDRE
     port map (
      C => txoutclkmon,
      CE => '1',
      D => testclk_en_dly1,
      Q => testclk_en_dly2,
      R => '0'
    );
tstclk_rst_dly1_reg: unisim.vcomponents.FDRE
     port map (
      C => txoutclkmon,
      CE => '1',
      D => testclk_rst,
      Q => tstclk_rst_dly1,
      R => '0'
    );
tstclk_rst_dly2_reg: unisim.vcomponents.FDRE
     port map (
      C => txoutclkmon,
      CE => '1',
      D => tstclk_rst_dly1,
      Q => tstclk_rst_dly2,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_fd73_pcs_pma_0_gtwizard_ultrascale_v1_7_17_gtwiz_buffbypass_rx is
  port (
    gtwiz_buffbypass_rx_done_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_gtwizard_gthe4.rxdlysreset_int\ : out STD_LOGIC;
    rxsyncdone_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxphaligndone_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxusrclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rst_in_sync2_reg : in STD_LOGIC;
    gtwiz_buffbypass_rx_reset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_buffbypass_rx_start_user_in : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_fd73_pcs_pma_0_gtwizard_ultrascale_v1_7_17_gtwiz_buffbypass_rx : entity is "gtwizard_ultrascale_v1_7_17_gtwiz_buffbypass_rx";
end bd_fd73_pcs_pma_0_gtwizard_ultrascale_v1_7_17_gtwiz_buffbypass_rx;

architecture STRUCTURE of bd_fd73_pcs_pma_0_gtwizard_ultrascale_v1_7_17_gtwiz_buffbypass_rx is
  signal \FSM_sequential_gen_gtwiz_buffbypass_rx_main.gen_auto_mode.sm_buffbypass_rx_reg_n_0_[1]\ : STD_LOGIC;
  signal \gen_gtwiz_buffbypass_rx_main.gen_auto_mode.gtwiz_buffbypass_rx_master_syncdone_sync_int\ : STD_LOGIC;
  signal \gen_gtwiz_buffbypass_rx_main.gen_auto_mode.gtwiz_buffbypass_rx_master_syncdone_sync_reg\ : STD_LOGIC;
  signal \gen_gtwiz_buffbypass_rx_main.gen_auto_mode.gtwiz_buffbypass_rx_resetdone_reg\ : STD_LOGIC;
  signal \gen_gtwiz_buffbypass_rx_main.gen_auto_mode.gtwiz_buffbypass_rx_resetdone_sync_int\ : STD_LOGIC;
  signal \gen_gtwiz_buffbypass_rx_main.gen_auto_mode.reset_synchronizer_resetdone_inst_n_1\ : STD_LOGIC;
  signal \gen_gtwiz_buffbypass_rx_main.gen_auto_mode.reset_synchronizer_resetdone_inst_n_2\ : STD_LOGIC;
  signal \gen_gtwiz_buffbypass_rx_main.gen_auto_mode.reset_synchronizer_resetdone_inst_n_3\ : STD_LOGIC;
  signal \gen_gtwiz_buffbypass_rx_main.gen_auto_mode.sm_buffbypass_rx\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \gen_gtwiz_buffbypass_rx_main.gen_auto_mode.sm_buffbypass_rx__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^gen_gtwizard_gthe4.rxdlysreset_int\ : STD_LOGIC;
  signal \^gtwiz_buffbypass_rx_done_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_gen_gtwiz_buffbypass_rx_main.gen_auto_mode.sm_buffbypass_rx_reg[0]\ : label is "ST_BUFFBYPASS_RX_DEASSERT_RXDLYSRESET:01,ST_BUFFBYPASS_RX_WAIT_RXSYNCDONE:10,iSTATE:00,ST_BUFFBYPASS_RX_DONE:11";
  attribute FSM_ENCODED_STATES of \FSM_sequential_gen_gtwiz_buffbypass_rx_main.gen_auto_mode.sm_buffbypass_rx_reg[1]\ : label is "ST_BUFFBYPASS_RX_DEASSERT_RXDLYSRESET:01,ST_BUFFBYPASS_RX_WAIT_RXSYNCDONE:10,iSTATE:00,ST_BUFFBYPASS_RX_DONE:11";
begin
  \gen_gtwizard_gthe4.rxdlysreset_int\ <= \^gen_gtwizard_gthe4.rxdlysreset_int\;
  gtwiz_buffbypass_rx_done_out(0) <= \^gtwiz_buffbypass_rx_done_out\(0);
\FSM_sequential_gen_gtwiz_buffbypass_rx_main.gen_auto_mode.sm_buffbypass_rx_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk_in(0),
      CE => \gen_gtwiz_buffbypass_rx_main.gen_auto_mode.reset_synchronizer_resetdone_inst_n_3\,
      D => \gen_gtwiz_buffbypass_rx_main.gen_auto_mode.sm_buffbypass_rx__0\(0),
      Q => \gen_gtwiz_buffbypass_rx_main.gen_auto_mode.sm_buffbypass_rx\(0),
      R => gtwiz_buffbypass_rx_reset_in(0)
    );
\FSM_sequential_gen_gtwiz_buffbypass_rx_main.gen_auto_mode.sm_buffbypass_rx_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk_in(0),
      CE => \gen_gtwiz_buffbypass_rx_main.gen_auto_mode.reset_synchronizer_resetdone_inst_n_3\,
      D => \gen_gtwiz_buffbypass_rx_main.gen_auto_mode.sm_buffbypass_rx__0\(1),
      Q => \FSM_sequential_gen_gtwiz_buffbypass_rx_main.gen_auto_mode.sm_buffbypass_rx_reg_n_0_[1]\,
      R => gtwiz_buffbypass_rx_reset_in(0)
    );
\gen_gtwiz_buffbypass_rx_main.gen_auto_mode.bit_synchronizer_masterphaligndone_inst\: entity work.bd_fd73_pcs_pma_0_gtwizard_ultrascale_v1_7_17_bit_synchronizer_14
     port map (
      rxphaligndone_out(0) => rxphaligndone_out(0),
      rxusrclk_in(0) => rxusrclk_in(0)
    );
\gen_gtwiz_buffbypass_rx_main.gen_auto_mode.bit_synchronizer_mastersyncdone_inst\: entity work.bd_fd73_pcs_pma_0_gtwizard_ultrascale_v1_7_17_bit_synchronizer_15
     port map (
      D(1 downto 0) => \gen_gtwiz_buffbypass_rx_main.gen_auto_mode.sm_buffbypass_rx__0\(1 downto 0),
      Q(1) => \FSM_sequential_gen_gtwiz_buffbypass_rx_main.gen_auto_mode.sm_buffbypass_rx_reg_n_0_[1]\,
      Q(0) => \gen_gtwiz_buffbypass_rx_main.gen_auto_mode.sm_buffbypass_rx\(0),
      \gen_gtwiz_buffbypass_rx_main.gen_auto_mode.gtwiz_buffbypass_rx_master_syncdone_sync_int\ => \gen_gtwiz_buffbypass_rx_main.gen_auto_mode.gtwiz_buffbypass_rx_master_syncdone_sync_int\,
      \gen_gtwiz_buffbypass_rx_main.gen_auto_mode.gtwiz_buffbypass_rx_master_syncdone_sync_reg\ => \gen_gtwiz_buffbypass_rx_main.gen_auto_mode.gtwiz_buffbypass_rx_master_syncdone_sync_reg\,
      rxsyncdone_out(0) => rxsyncdone_out(0),
      rxusrclk_in(0) => rxusrclk_in(0)
    );
\gen_gtwiz_buffbypass_rx_main.gen_auto_mode.gtwiz_buffbypass_rx_done_out_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk_in(0),
      CE => '1',
      D => \gen_gtwiz_buffbypass_rx_main.gen_auto_mode.reset_synchronizer_resetdone_inst_n_1\,
      Q => \^gtwiz_buffbypass_rx_done_out\(0),
      R => gtwiz_buffbypass_rx_reset_in(0)
    );
\gen_gtwiz_buffbypass_rx_main.gen_auto_mode.gtwiz_buffbypass_rx_master_syncdone_sync_reg_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk_in(0),
      CE => '1',
      D => \gen_gtwiz_buffbypass_rx_main.gen_auto_mode.gtwiz_buffbypass_rx_master_syncdone_sync_int\,
      Q => \gen_gtwiz_buffbypass_rx_main.gen_auto_mode.gtwiz_buffbypass_rx_master_syncdone_sync_reg\,
      R => '0'
    );
\gen_gtwiz_buffbypass_rx_main.gen_auto_mode.gtwiz_buffbypass_rx_resetdone_reg_reg\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk_in(0),
      CE => '1',
      D => \gen_gtwiz_buffbypass_rx_main.gen_auto_mode.gtwiz_buffbypass_rx_resetdone_sync_int\,
      Q => \gen_gtwiz_buffbypass_rx_main.gen_auto_mode.gtwiz_buffbypass_rx_resetdone_reg\,
      R => gtwiz_buffbypass_rx_reset_in(0)
    );
\gen_gtwiz_buffbypass_rx_main.gen_auto_mode.reset_synchronizer_resetdone_inst\: entity work.bd_fd73_pcs_pma_0_gtwizard_ultrascale_v1_7_17_reset_inv_synchronizer
     port map (
      E(0) => \gen_gtwiz_buffbypass_rx_main.gen_auto_mode.reset_synchronizer_resetdone_inst_n_3\,
      \FSM_sequential_gen_gtwiz_buffbypass_rx_main.gen_auto_mode.sm_buffbypass_rx_reg[0]\ => \gen_gtwiz_buffbypass_rx_main.gen_auto_mode.reset_synchronizer_resetdone_inst_n_1\,
      \FSM_sequential_gen_gtwiz_buffbypass_rx_main.gen_auto_mode.sm_buffbypass_rx_reg[1]\ => \gen_gtwiz_buffbypass_rx_main.gen_auto_mode.reset_synchronizer_resetdone_inst_n_2\,
      Q(1) => \FSM_sequential_gen_gtwiz_buffbypass_rx_main.gen_auto_mode.sm_buffbypass_rx_reg_n_0_[1]\,
      Q(0) => \gen_gtwiz_buffbypass_rx_main.gen_auto_mode.sm_buffbypass_rx\(0),
      \gen_gtwiz_buffbypass_rx_main.gen_auto_mode.gtwiz_buffbypass_rx_master_syncdone_sync_int\ => \gen_gtwiz_buffbypass_rx_main.gen_auto_mode.gtwiz_buffbypass_rx_master_syncdone_sync_int\,
      \gen_gtwiz_buffbypass_rx_main.gen_auto_mode.gtwiz_buffbypass_rx_master_syncdone_sync_reg\ => \gen_gtwiz_buffbypass_rx_main.gen_auto_mode.gtwiz_buffbypass_rx_master_syncdone_sync_reg\,
      \gen_gtwiz_buffbypass_rx_main.gen_auto_mode.gtwiz_buffbypass_rx_resetdone_reg\ => \gen_gtwiz_buffbypass_rx_main.gen_auto_mode.gtwiz_buffbypass_rx_resetdone_reg\,
      \gen_gtwiz_buffbypass_rx_main.gen_auto_mode.gtwiz_buffbypass_rx_resetdone_sync_int\ => \gen_gtwiz_buffbypass_rx_main.gen_auto_mode.gtwiz_buffbypass_rx_resetdone_sync_int\,
      \gen_gtwizard_gthe4.rxdlysreset_int\ => \^gen_gtwizard_gthe4.rxdlysreset_int\,
      gtwiz_buffbypass_rx_done_out(0) => \^gtwiz_buffbypass_rx_done_out\(0),
      gtwiz_buffbypass_rx_start_user_in(0) => gtwiz_buffbypass_rx_start_user_in(0),
      rst_in_sync2_reg_0 => rst_in_sync2_reg,
      rxusrclk_in(0) => rxusrclk_in(0)
    );
\gen_gtwiz_buffbypass_rx_main.gen_auto_mode.rxdlysreset_out_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => rxusrclk_in(0),
      CE => '1',
      D => \gen_gtwiz_buffbypass_rx_main.gen_auto_mode.reset_synchronizer_resetdone_inst_n_2\,
      Q => \^gen_gtwizard_gthe4.rxdlysreset_int\,
      R => gtwiz_buffbypass_rx_reset_in(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_fd73_pcs_pma_0_gtwizard_ultrascale_v1_7_17_gtwiz_reset is
  port (
    gtwiz_reset_rx_done_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rst_in_out_reg : out STD_LOGIC;
    gtwiz_reset_tx_done_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_gtwizard_gthe4.gttxreset_int\ : out STD_LOGIC;
    \gen_gtwizard_gthe4.txuserrdy_int\ : out STD_LOGIC;
    \gen_gtwizard_gthe4.rxprogdivreset_int\ : out STD_LOGIC;
    \gen_gtwizard_gthe4.rxuserrdy_int\ : out STD_LOGIC;
    \gen_gtwizard_gthe4.delay_pwrgood_gtrxreset_int\ : out STD_LOGIC;
    RESET_IN : out STD_LOGIC;
    rst_in_out_reg_0 : out STD_LOGIC;
    gtpowergood_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    i_in_meta_reg : in STD_LOGIC;
    gtwiz_userclk_rx_active_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxcdrlock_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxusrclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_all_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_tx_datapath_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rst_in0 : in STD_LOGIC;
    txusrclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync\ : in STD_LOGIC;
    \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync\ : in STD_LOGIC;
    \gen_gtwizard_gthe4.gtpowergood_int\ : in STD_LOGIC;
    gtwiz_reset_rx_datapath_in : in STD_LOGIC_VECTOR ( 0 to 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_fd73_pcs_pma_0_gtwizard_ultrascale_v1_7_17_gtwiz_reset : entity is "gtwizard_ultrascale_v1_7_17_gtwiz_reset";
end bd_fd73_pcs_pma_0_gtwizard_ultrascale_v1_7_17_gtwiz_reset;

architecture STRUCTURE of bd_fd73_pcs_pma_0_gtwizard_ultrascale_v1_7_17_gtwiz_reset is
  signal \FSM_sequential_sm_reset_all[2]_i_3_n_0\ : STD_LOGIC;
  signal \FSM_sequential_sm_reset_all[2]_i_4_n_0\ : STD_LOGIC;
  signal \FSM_sequential_sm_reset_rx[2]_i_2_n_0\ : STD_LOGIC;
  signal bit_synchronizer_gtpowergood_inst_n_0 : STD_LOGIC;
  signal bit_synchronizer_gtwiz_reset_rx_pll_and_datapath_dly_inst_n_2 : STD_LOGIC;
  signal bit_synchronizer_gtwiz_reset_tx_pll_and_datapath_dly_inst_n_0 : STD_LOGIC;
  signal bit_synchronizer_gtwiz_reset_userclk_rx_active_inst_n_0 : STD_LOGIC;
  signal bit_synchronizer_gtwiz_reset_userclk_rx_active_inst_n_1 : STD_LOGIC;
  signal bit_synchronizer_gtwiz_reset_userclk_rx_active_inst_n_2 : STD_LOGIC;
  signal bit_synchronizer_gtwiz_reset_userclk_tx_active_inst_n_1 : STD_LOGIC;
  signal bit_synchronizer_gtwiz_reset_userclk_tx_active_inst_n_2 : STD_LOGIC;
  signal bit_synchronizer_plllock_rx_inst_n_0 : STD_LOGIC;
  signal bit_synchronizer_plllock_rx_inst_n_1 : STD_LOGIC;
  signal bit_synchronizer_plllock_rx_inst_n_2 : STD_LOGIC;
  signal bit_synchronizer_plllock_rx_inst_n_3 : STD_LOGIC;
  signal bit_synchronizer_plllock_rx_inst_n_4 : STD_LOGIC;
  signal bit_synchronizer_plllock_tx_inst_n_0 : STD_LOGIC;
  signal bit_synchronizer_plllock_tx_inst_n_1 : STD_LOGIC;
  signal bit_synchronizer_plllock_tx_inst_n_2 : STD_LOGIC;
  signal bit_synchronizer_plllock_tx_inst_n_3 : STD_LOGIC;
  signal bit_synchronizer_rxcdrlock_inst_n_0 : STD_LOGIC;
  signal bit_synchronizer_rxcdrlock_inst_n_1 : STD_LOGIC;
  signal bit_synchronizer_rxcdrlock_inst_n_2 : STD_LOGIC;
  signal \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_rx_int\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_tx_int\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.gtrxreset_int\ : STD_LOGIC;
  signal \^gen_gtwizard_gthe4.gttxreset_int\ : STD_LOGIC;
  signal \^gen_gtwizard_gthe4.rxprogdivreset_int\ : STD_LOGIC;
  signal \^gen_gtwizard_gthe4.rxuserrdy_int\ : STD_LOGIC;
  signal \^gen_gtwizard_gthe4.txuserrdy_int\ : STD_LOGIC;
  signal gtwiz_reset_all_sync : STD_LOGIC;
  signal gtwiz_reset_rx_any_sync : STD_LOGIC;
  signal gtwiz_reset_rx_datapath_dly : STD_LOGIC;
  signal gtwiz_reset_rx_datapath_int_i_1_n_0 : STD_LOGIC;
  signal gtwiz_reset_rx_datapath_int_reg_n_0 : STD_LOGIC;
  signal gtwiz_reset_rx_datapath_sync : STD_LOGIC;
  signal gtwiz_reset_rx_done_int_reg_n_0 : STD_LOGIC;
  signal gtwiz_reset_rx_pll_and_datapath_int_i_1_n_0 : STD_LOGIC;
  signal gtwiz_reset_rx_pll_and_datapath_int_reg_n_0 : STD_LOGIC;
  signal gtwiz_reset_rx_pll_and_datapath_sync : STD_LOGIC;
  signal gtwiz_reset_tx_any_sync : STD_LOGIC;
  signal gtwiz_reset_tx_datapath_dly : STD_LOGIC;
  signal gtwiz_reset_tx_datapath_sync : STD_LOGIC;
  signal \gtwiz_reset_tx_done_int0__0\ : STD_LOGIC;
  signal gtwiz_reset_tx_done_int_reg_n_0 : STD_LOGIC;
  signal gtwiz_reset_tx_pll_and_datapath_int_i_1_n_0 : STD_LOGIC;
  signal gtwiz_reset_tx_pll_and_datapath_int_reg_n_0 : STD_LOGIC;
  signal gtwiz_reset_tx_pll_and_datapath_sync : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal \p_0_in11_out__0\ : STD_LOGIC;
  signal \p_0_in__2\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal \p_0_in__3\ : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal reset_synchronizer_gtwiz_reset_rx_any_inst_n_1 : STD_LOGIC;
  signal reset_synchronizer_gtwiz_reset_tx_any_inst_n_1 : STD_LOGIC;
  signal sel : STD_LOGIC;
  signal sm_reset_all : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \sm_reset_all__0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal sm_reset_all_timer_clr_i_1_n_0 : STD_LOGIC;
  signal sm_reset_all_timer_clr_i_2_n_0 : STD_LOGIC;
  signal sm_reset_all_timer_clr_reg_n_0 : STD_LOGIC;
  signal sm_reset_all_timer_ctr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \sm_reset_all_timer_ctr0_inferred__0/i__n_0\ : STD_LOGIC;
  signal \sm_reset_all_timer_ctr[0]_i_1_n_0\ : STD_LOGIC;
  signal \sm_reset_all_timer_ctr[1]_i_1_n_0\ : STD_LOGIC;
  signal \sm_reset_all_timer_ctr[2]_i_1_n_0\ : STD_LOGIC;
  signal sm_reset_all_timer_sat : STD_LOGIC;
  signal sm_reset_all_timer_sat_i_1_n_0 : STD_LOGIC;
  signal sm_reset_rx : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \sm_reset_rx__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal sm_reset_rx_cdr_to_clr : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr[0]_i_3_n_0\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr[0]_i_4_n_0\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr[0]_i_5_n_0\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr[0]_i_6_n_0\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr[0]_i_7_n_0\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr[0]_i_8_n_0\ : STD_LOGIC;
  signal sm_reset_rx_cdr_to_ctr_reg : STD_LOGIC_VECTOR ( 25 downto 0 );
  signal \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_10\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_11\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_12\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_13\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_14\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_15\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_8\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_9\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_10\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_11\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_12\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_13\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_14\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_15\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_8\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_9\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[24]_i_1_n_14\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[24]_i_1_n_15\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[24]_i_1_n_7\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_10\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_11\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_12\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_13\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_14\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_15\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_8\ : STD_LOGIC;
  signal \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_9\ : STD_LOGIC;
  signal sm_reset_rx_cdr_to_sat : STD_LOGIC;
  signal sm_reset_rx_cdr_to_sat_i_1_n_0 : STD_LOGIC;
  signal sm_reset_rx_pll_timer_clr_i_1_n_0 : STD_LOGIC;
  signal sm_reset_rx_pll_timer_clr_reg_n_0 : STD_LOGIC;
  signal \sm_reset_rx_pll_timer_ctr[9]_i_1_n_0\ : STD_LOGIC;
  signal \sm_reset_rx_pll_timer_ctr[9]_i_3_n_0\ : STD_LOGIC;
  signal \sm_reset_rx_pll_timer_ctr[9]_i_4_n_0\ : STD_LOGIC;
  signal sm_reset_rx_pll_timer_ctr_reg : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal sm_reset_rx_pll_timer_sat : STD_LOGIC;
  signal sm_reset_rx_pll_timer_sat_i_1_n_0 : STD_LOGIC;
  signal sm_reset_rx_timer_clr_reg_n_0 : STD_LOGIC;
  signal sm_reset_rx_timer_ctr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \sm_reset_rx_timer_ctr0_inferred__0/i__n_0\ : STD_LOGIC;
  signal \sm_reset_rx_timer_ctr[0]_i_1_n_0\ : STD_LOGIC;
  signal \sm_reset_rx_timer_ctr[1]_i_1_n_0\ : STD_LOGIC;
  signal \sm_reset_rx_timer_ctr[2]_i_1_n_0\ : STD_LOGIC;
  signal sm_reset_rx_timer_sat : STD_LOGIC;
  signal sm_reset_rx_timer_sat_i_1_n_0 : STD_LOGIC;
  signal sm_reset_tx : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \sm_reset_tx__0\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal sm_reset_tx_pll_timer_clr_i_1_n_0 : STD_LOGIC;
  signal sm_reset_tx_pll_timer_clr_reg_n_0 : STD_LOGIC;
  signal \sm_reset_tx_pll_timer_ctr[9]_i_3_n_0\ : STD_LOGIC;
  signal \sm_reset_tx_pll_timer_ctr[9]_i_4_n_0\ : STD_LOGIC;
  signal sm_reset_tx_pll_timer_ctr_reg : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal sm_reset_tx_pll_timer_sat : STD_LOGIC;
  signal sm_reset_tx_pll_timer_sat_i_1_n_0 : STD_LOGIC;
  signal \sm_reset_tx_timer_clr013_out__0\ : STD_LOGIC;
  signal \sm_reset_tx_timer_clr0__0\ : STD_LOGIC;
  signal sm_reset_tx_timer_clr_reg_n_0 : STD_LOGIC;
  signal sm_reset_tx_timer_ctr : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \sm_reset_tx_timer_ctr[0]_i_1_n_0\ : STD_LOGIC;
  signal \sm_reset_tx_timer_ctr[1]_i_1_n_0\ : STD_LOGIC;
  signal \sm_reset_tx_timer_ctr[2]_i_1_n_0\ : STD_LOGIC;
  signal sm_reset_tx_timer_sat : STD_LOGIC;
  signal sm_reset_tx_timer_sat_i_1_n_0 : STD_LOGIC;
  signal \NLW_sm_reset_rx_cdr_to_ctr_reg[24]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_sm_reset_rx_cdr_to_ctr_reg[24]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_sequential_sm_reset_all[1]_i_1\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \FSM_sequential_sm_reset_all[2]_i_2\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \FSM_sequential_sm_reset_all[2]_i_3\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \FSM_sequential_sm_reset_all[2]_i_4\ : label is "soft_lutpair149";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_sm_reset_all_reg[0]\ : label is "ST_RESET_ALL_BRANCH:000,ST_RESET_ALL_TX_PLL_WAIT:010,ST_RESET_ALL_RX_WAIT:101,ST_RESET_ALL_TX_PLL:001,ST_RESET_ALL_RX_PLL:100,ST_RESET_ALL_RX_DP:011,ST_RESET_ALL_INIT:111,iSTATE:110";
  attribute FSM_ENCODED_STATES of \FSM_sequential_sm_reset_all_reg[1]\ : label is "ST_RESET_ALL_BRANCH:000,ST_RESET_ALL_TX_PLL_WAIT:010,ST_RESET_ALL_RX_WAIT:101,ST_RESET_ALL_TX_PLL:001,ST_RESET_ALL_RX_PLL:100,ST_RESET_ALL_RX_DP:011,ST_RESET_ALL_INIT:111,iSTATE:110";
  attribute FSM_ENCODED_STATES of \FSM_sequential_sm_reset_all_reg[2]\ : label is "ST_RESET_ALL_BRANCH:000,ST_RESET_ALL_TX_PLL_WAIT:010,ST_RESET_ALL_RX_WAIT:101,ST_RESET_ALL_TX_PLL:001,ST_RESET_ALL_RX_PLL:100,ST_RESET_ALL_RX_DP:011,ST_RESET_ALL_INIT:111,iSTATE:110";
  attribute FSM_ENCODED_STATES of \FSM_sequential_sm_reset_rx_reg[0]\ : label is "ST_RESET_RX_WAIT_LOCK:011,ST_RESET_RX_WAIT_CDR:100,ST_RESET_RX_WAIT_USERRDY:101,ST_RESET_RX_WAIT_RESETDONE:110,ST_RESET_RX_DATAPATH:010,ST_RESET_RX_PLL:001,ST_RESET_RX_BRANCH:000,ST_RESET_RX_IDLE:111";
  attribute FSM_ENCODED_STATES of \FSM_sequential_sm_reset_rx_reg[1]\ : label is "ST_RESET_RX_WAIT_LOCK:011,ST_RESET_RX_WAIT_CDR:100,ST_RESET_RX_WAIT_USERRDY:101,ST_RESET_RX_WAIT_RESETDONE:110,ST_RESET_RX_DATAPATH:010,ST_RESET_RX_PLL:001,ST_RESET_RX_BRANCH:000,ST_RESET_RX_IDLE:111";
  attribute FSM_ENCODED_STATES of \FSM_sequential_sm_reset_rx_reg[2]\ : label is "ST_RESET_RX_WAIT_LOCK:011,ST_RESET_RX_WAIT_CDR:100,ST_RESET_RX_WAIT_USERRDY:101,ST_RESET_RX_WAIT_RESETDONE:110,ST_RESET_RX_DATAPATH:010,ST_RESET_RX_PLL:001,ST_RESET_RX_BRANCH:000,ST_RESET_RX_IDLE:111";
  attribute FSM_ENCODED_STATES of \FSM_sequential_sm_reset_tx_reg[0]\ : label is "ST_RESET_TX_BRANCH:000,ST_RESET_TX_WAIT_LOCK:011,ST_RESET_TX_WAIT_USERRDY:100,ST_RESET_TX_WAIT_RESETDONE:101,ST_RESET_TX_IDLE:110,ST_RESET_TX_DATAPATH:010,ST_RESET_TX_PLL:001";
  attribute FSM_ENCODED_STATES of \FSM_sequential_sm_reset_tx_reg[1]\ : label is "ST_RESET_TX_BRANCH:000,ST_RESET_TX_WAIT_LOCK:011,ST_RESET_TX_WAIT_USERRDY:100,ST_RESET_TX_WAIT_RESETDONE:101,ST_RESET_TX_IDLE:110,ST_RESET_TX_DATAPATH:010,ST_RESET_TX_PLL:001";
  attribute FSM_ENCODED_STATES of \FSM_sequential_sm_reset_tx_reg[2]\ : label is "ST_RESET_TX_BRANCH:000,ST_RESET_TX_WAIT_LOCK:011,ST_RESET_TX_WAIT_USERRDY:100,ST_RESET_TX_WAIT_RESETDONE:101,ST_RESET_TX_IDLE:110,ST_RESET_TX_DATAPATH:010,ST_RESET_TX_PLL:001";
  attribute SOFT_HLUTNM of gtwiz_reset_rx_datapath_int_i_1 : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of gtwiz_reset_tx_pll_and_datapath_int_i_1 : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \sm_reset_all_timer_ctr[1]_i_1\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \sm_reset_all_timer_ctr[2]_i_1\ : label is "soft_lutpair157";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \sm_reset_rx_cdr_to_ctr_reg[0]_i_2\ : label is 16;
  attribute ADDER_THRESHOLD of \sm_reset_rx_cdr_to_ctr_reg[16]_i_1\ : label is 16;
  attribute ADDER_THRESHOLD of \sm_reset_rx_cdr_to_ctr_reg[24]_i_1\ : label is 16;
  attribute ADDER_THRESHOLD of \sm_reset_rx_cdr_to_ctr_reg[8]_i_1\ : label is 16;
  attribute SOFT_HLUTNM of \sm_reset_rx_pll_timer_ctr[1]_i_1\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \sm_reset_rx_pll_timer_ctr[2]_i_1\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \sm_reset_rx_pll_timer_ctr[3]_i_1\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \sm_reset_rx_pll_timer_ctr[4]_i_1\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \sm_reset_rx_pll_timer_ctr[6]_i_1\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \sm_reset_rx_pll_timer_ctr[7]_i_1\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \sm_reset_rx_pll_timer_ctr[8]_i_1\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \sm_reset_rx_pll_timer_ctr[9]_i_2\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \sm_reset_rx_timer_ctr[1]_i_1\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \sm_reset_rx_timer_ctr[2]_i_1\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \sm_reset_tx_pll_timer_ctr[1]_i_1\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \sm_reset_tx_pll_timer_ctr[2]_i_1\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \sm_reset_tx_pll_timer_ctr[3]_i_1\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \sm_reset_tx_pll_timer_ctr[4]_i_1\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \sm_reset_tx_pll_timer_ctr[6]_i_1\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \sm_reset_tx_pll_timer_ctr[7]_i_1\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \sm_reset_tx_pll_timer_ctr[8]_i_1\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \sm_reset_tx_pll_timer_ctr[9]_i_2\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of sm_reset_tx_timer_clr_i_4 : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \sm_reset_tx_timer_ctr[1]_i_1\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \sm_reset_tx_timer_ctr[2]_i_1\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of sm_reset_tx_timer_sat_i_1 : label is "soft_lutpair147";
begin
  \gen_gtwizard_gthe4.gttxreset_int\ <= \^gen_gtwizard_gthe4.gttxreset_int\;
  \gen_gtwizard_gthe4.rxprogdivreset_int\ <= \^gen_gtwizard_gthe4.rxprogdivreset_int\;
  \gen_gtwizard_gthe4.rxuserrdy_int\ <= \^gen_gtwizard_gthe4.rxuserrdy_int\;
  \gen_gtwizard_gthe4.txuserrdy_int\ <= \^gen_gtwizard_gthe4.txuserrdy_int\;
\FSM_sequential_sm_reset_all[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00FFF70000FFFFFF"
    )
        port map (
      I0 => gtwiz_reset_rx_done_int_reg_n_0,
      I1 => sm_reset_all_timer_sat,
      I2 => sm_reset_all_timer_clr_reg_n_0,
      I3 => sm_reset_all(2),
      I4 => sm_reset_all(1),
      I5 => sm_reset_all(0),
      O => \sm_reset_all__0\(0)
    );
\FSM_sequential_sm_reset_all[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"34"
    )
        port map (
      I0 => sm_reset_all(2),
      I1 => sm_reset_all(1),
      I2 => sm_reset_all(0),
      O => \sm_reset_all__0\(1)
    );
\FSM_sequential_sm_reset_all[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4A"
    )
        port map (
      I0 => sm_reset_all(2),
      I1 => sm_reset_all(0),
      I2 => sm_reset_all(1),
      O => \sm_reset_all__0\(2)
    );
\FSM_sequential_sm_reset_all[2]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => sm_reset_all_timer_sat,
      I1 => gtwiz_reset_rx_done_int_reg_n_0,
      I2 => sm_reset_all_timer_clr_reg_n_0,
      O => \FSM_sequential_sm_reset_all[2]_i_3_n_0\
    );
\FSM_sequential_sm_reset_all[2]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => sm_reset_all_timer_clr_reg_n_0,
      I1 => sm_reset_all_timer_sat,
      I2 => gtwiz_reset_tx_done_int_reg_n_0,
      O => \FSM_sequential_sm_reset_all[2]_i_4_n_0\
    );
\FSM_sequential_sm_reset_all_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => drpclk_in(0),
      CE => bit_synchronizer_gtpowergood_inst_n_0,
      D => \sm_reset_all__0\(0),
      Q => sm_reset_all(0),
      R => gtwiz_reset_all_sync
    );
\FSM_sequential_sm_reset_all_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => drpclk_in(0),
      CE => bit_synchronizer_gtpowergood_inst_n_0,
      D => \sm_reset_all__0\(1),
      Q => sm_reset_all(1),
      R => gtwiz_reset_all_sync
    );
\FSM_sequential_sm_reset_all_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => drpclk_in(0),
      CE => bit_synchronizer_gtpowergood_inst_n_0,
      D => \sm_reset_all__0\(2),
      Q => sm_reset_all(2),
      R => gtwiz_reset_all_sync
    );
\FSM_sequential_sm_reset_rx[1]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => sm_reset_rx_timer_clr_reg_n_0,
      I1 => sm_reset_rx_timer_sat,
      I2 => \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync\,
      O => \p_0_in11_out__0\
    );
\FSM_sequential_sm_reset_rx[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFF000800FF00"
    )
        port map (
      I0 => \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync\,
      I1 => sm_reset_rx_timer_sat,
      I2 => sm_reset_rx_timer_clr_reg_n_0,
      I3 => sm_reset_rx(2),
      I4 => sm_reset_rx(1),
      I5 => sm_reset_rx(0),
      O => \FSM_sequential_sm_reset_rx[2]_i_2_n_0\
    );
\FSM_sequential_sm_reset_rx_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => bit_synchronizer_plllock_rx_inst_n_0,
      D => \sm_reset_rx__0\(0),
      Q => sm_reset_rx(0),
      R => gtwiz_reset_rx_any_sync
    );
\FSM_sequential_sm_reset_rx_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => bit_synchronizer_plllock_rx_inst_n_0,
      D => \sm_reset_rx__0\(1),
      Q => sm_reset_rx(1),
      R => gtwiz_reset_rx_any_sync
    );
\FSM_sequential_sm_reset_rx_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => bit_synchronizer_plllock_rx_inst_n_0,
      D => \FSM_sequential_sm_reset_rx[2]_i_2_n_0\,
      Q => sm_reset_rx(2),
      R => gtwiz_reset_rx_any_sync
    );
\FSM_sequential_sm_reset_tx[2]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"38"
    )
        port map (
      I0 => sm_reset_tx(0),
      I1 => sm_reset_tx(1),
      I2 => sm_reset_tx(2),
      O => \sm_reset_tx__0\(2)
    );
\FSM_sequential_sm_reset_tx[2]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => sm_reset_tx_timer_clr_reg_n_0,
      I1 => sm_reset_tx_timer_sat,
      I2 => \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync\,
      O => \gtwiz_reset_tx_done_int0__0\
    );
\FSM_sequential_sm_reset_tx_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => bit_synchronizer_plllock_tx_inst_n_0,
      D => \sm_reset_tx__0\(0),
      Q => sm_reset_tx(0),
      R => gtwiz_reset_tx_any_sync
    );
\FSM_sequential_sm_reset_tx_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => bit_synchronizer_plllock_tx_inst_n_0,
      D => \sm_reset_tx__0\(1),
      Q => sm_reset_tx(1),
      R => gtwiz_reset_tx_any_sync
    );
\FSM_sequential_sm_reset_tx_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => bit_synchronizer_plllock_tx_inst_n_0,
      D => \sm_reset_tx__0\(2),
      Q => sm_reset_tx(2),
      R => gtwiz_reset_tx_any_sync
    );
bit_synchronizer_gtpowergood_inst: entity work.bd_fd73_pcs_pma_0_gtwizard_ultrascale_v1_7_17_bit_synchronizer_16
     port map (
      E(0) => bit_synchronizer_gtpowergood_inst_n_0,
      \FSM_sequential_sm_reset_all_reg[0]\ => \FSM_sequential_sm_reset_all[2]_i_3_n_0\,
      \FSM_sequential_sm_reset_all_reg[0]_0\ => \FSM_sequential_sm_reset_all[2]_i_4_n_0\,
      Q(2 downto 0) => sm_reset_all(2 downto 0),
      drpclk_in(0) => drpclk_in(0),
      gtpowergood_out(0) => gtpowergood_out(0)
    );
bit_synchronizer_gtwiz_reset_rx_datapath_dly_inst: entity work.bd_fd73_pcs_pma_0_gtwizard_ultrascale_v1_7_17_bit_synchronizer_17
     port map (
      drpclk_in(0) => drpclk_in(0),
      gtwiz_reset_rx_datapath_dly => gtwiz_reset_rx_datapath_dly,
      in0 => gtwiz_reset_rx_datapath_sync
    );
bit_synchronizer_gtwiz_reset_rx_pll_and_datapath_dly_inst: entity work.bd_fd73_pcs_pma_0_gtwizard_ultrascale_v1_7_17_bit_synchronizer_18
     port map (
      D(1 downto 0) => \sm_reset_rx__0\(1 downto 0),
      \FSM_sequential_sm_reset_rx[2]_i_3\ => sm_reset_rx_pll_timer_clr_reg_n_0,
      Q(2 downto 0) => sm_reset_rx(2 downto 0),
      drpclk_in(0) => drpclk_in(0),
      gtwiz_reset_rx_datapath_dly => gtwiz_reset_rx_datapath_dly,
      in0 => gtwiz_reset_rx_pll_and_datapath_sync,
      \p_0_in11_out__0\ => \p_0_in11_out__0\,
      sm_reset_rx_pll_timer_sat => sm_reset_rx_pll_timer_sat,
      sm_reset_rx_pll_timer_sat_reg => bit_synchronizer_gtwiz_reset_rx_pll_and_datapath_dly_inst_n_2
    );
bit_synchronizer_gtwiz_reset_tx_datapath_dly_inst: entity work.bd_fd73_pcs_pma_0_gtwizard_ultrascale_v1_7_17_bit_synchronizer_19
     port map (
      drpclk_in(0) => drpclk_in(0),
      gtwiz_reset_tx_datapath_dly => gtwiz_reset_tx_datapath_dly,
      in0 => gtwiz_reset_tx_datapath_sync
    );
bit_synchronizer_gtwiz_reset_tx_pll_and_datapath_dly_inst: entity work.bd_fd73_pcs_pma_0_gtwizard_ultrascale_v1_7_17_bit_synchronizer_20
     port map (
      D(1 downto 0) => \sm_reset_tx__0\(1 downto 0),
      \FSM_sequential_sm_reset_tx[2]_i_3\ => sm_reset_tx_pll_timer_clr_reg_n_0,
      Q(2 downto 0) => sm_reset_tx(2 downto 0),
      drpclk_in(0) => drpclk_in(0),
      gtwiz_reset_tx_datapath_dly => gtwiz_reset_tx_datapath_dly,
      in0 => gtwiz_reset_tx_pll_and_datapath_sync,
      sm_reset_tx_pll_timer_sat => sm_reset_tx_pll_timer_sat,
      sm_reset_tx_pll_timer_sat_reg => bit_synchronizer_gtwiz_reset_tx_pll_and_datapath_dly_inst_n_0
    );
bit_synchronizer_gtwiz_reset_userclk_rx_active_inst: entity work.bd_fd73_pcs_pma_0_gtwizard_ultrascale_v1_7_17_bit_synchronizer_21
     port map (
      \FSM_sequential_sm_reset_rx_reg[0]\ => bit_synchronizer_gtwiz_reset_userclk_rx_active_inst_n_1,
      \FSM_sequential_sm_reset_rx_reg[0]_0\ => bit_synchronizer_gtwiz_reset_userclk_rx_active_inst_n_2,
      \FSM_sequential_sm_reset_rx_reg[0]_1\ => bit_synchronizer_rxcdrlock_inst_n_0,
      \FSM_sequential_sm_reset_rx_reg[1]\ => bit_synchronizer_gtwiz_reset_userclk_rx_active_inst_n_0,
      Q(2 downto 0) => sm_reset_rx(2 downto 0),
      drpclk_in(0) => drpclk_in(0),
      \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync\ => \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync\,
      \gen_gtwizard_gthe4.rxuserrdy_int\ => \^gen_gtwizard_gthe4.rxuserrdy_int\,
      gtwiz_reset_rx_any_sync => gtwiz_reset_rx_any_sync,
      gtwiz_userclk_rx_active_out(0) => gtwiz_userclk_rx_active_out(0),
      \p_0_in11_out__0\ => \p_0_in11_out__0\,
      sm_reset_rx_cdr_to_sat => sm_reset_rx_cdr_to_sat,
      sm_reset_rx_timer_clr_reg => sm_reset_rx_timer_clr_reg_n_0,
      sm_reset_rx_timer_clr_reg_0 => bit_synchronizer_plllock_rx_inst_n_1,
      sm_reset_rx_timer_sat => sm_reset_rx_timer_sat
    );
bit_synchronizer_gtwiz_reset_userclk_tx_active_inst: entity work.bd_fd73_pcs_pma_0_gtwizard_ultrascale_v1_7_17_bit_synchronizer_22
     port map (
      \FSM_sequential_sm_reset_tx_reg[1]\ => bit_synchronizer_gtwiz_reset_userclk_tx_active_inst_n_1,
      \FSM_sequential_sm_reset_tx_reg[2]\ => bit_synchronizer_gtwiz_reset_userclk_tx_active_inst_n_2,
      Q(2 downto 0) => sm_reset_tx(2 downto 0),
      drpclk_in(0) => drpclk_in(0),
      \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync\ => \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync\,
      \gen_gtwizard_gthe4.txuserrdy_int\ => \^gen_gtwizard_gthe4.txuserrdy_int\,
      gtwiz_reset_tx_any_sync => gtwiz_reset_tx_any_sync,
      \sm_reset_tx_timer_clr013_out__0\ => \sm_reset_tx_timer_clr013_out__0\,
      \sm_reset_tx_timer_clr0__0\ => \sm_reset_tx_timer_clr0__0\,
      sm_reset_tx_timer_clr_reg => sm_reset_tx_timer_clr_reg_n_0,
      sm_reset_tx_timer_clr_reg_0 => bit_synchronizer_plllock_tx_inst_n_1,
      sm_reset_tx_timer_sat => sm_reset_tx_timer_sat
    );
bit_synchronizer_plllock_rx_inst: entity work.bd_fd73_pcs_pma_0_gtwizard_ultrascale_v1_7_17_bit_synchronizer_23
     port map (
      E(0) => bit_synchronizer_plllock_rx_inst_n_0,
      \FSM_sequential_sm_reset_rx_reg[0]\ => bit_synchronizer_gtwiz_reset_userclk_rx_active_inst_n_0,
      \FSM_sequential_sm_reset_rx_reg[0]_0\ => sm_reset_rx_timer_clr_reg_n_0,
      \FSM_sequential_sm_reset_rx_reg[0]_1\ => bit_synchronizer_gtwiz_reset_rx_pll_and_datapath_dly_inst_n_2,
      \FSM_sequential_sm_reset_rx_reg[1]\ => bit_synchronizer_plllock_rx_inst_n_2,
      \FSM_sequential_sm_reset_rx_reg[1]_0\ => bit_synchronizer_plllock_rx_inst_n_4,
      \FSM_sequential_sm_reset_rx_reg[2]\ => bit_synchronizer_plllock_rx_inst_n_3,
      Q(2 downto 0) => sm_reset_rx(2 downto 0),
      drpclk_in(0) => drpclk_in(0),
      \gen_gtwizard_gthe4.gtrxreset_int\ => \gen_gtwizard_gthe4.gtrxreset_int\,
      gtwiz_reset_rx_any_sync => gtwiz_reset_rx_any_sync,
      gtwiz_reset_rx_done_int_reg => gtwiz_reset_rx_done_int_reg_n_0,
      i_in_meta_reg_0 => i_in_meta_reg,
      i_in_out_reg_0 => bit_synchronizer_plllock_rx_inst_n_1,
      \p_0_in11_out__0\ => \p_0_in11_out__0\,
      sm_reset_rx_timer_sat => sm_reset_rx_timer_sat
    );
bit_synchronizer_plllock_tx_inst: entity work.bd_fd73_pcs_pma_0_gtwizard_ultrascale_v1_7_17_bit_synchronizer_24
     port map (
      E(0) => bit_synchronizer_plllock_tx_inst_n_0,
      \FSM_sequential_sm_reset_tx_reg[0]\ => bit_synchronizer_plllock_tx_inst_n_2,
      \FSM_sequential_sm_reset_tx_reg[0]_0\ => sm_reset_tx_timer_clr_reg_n_0,
      \FSM_sequential_sm_reset_tx_reg[0]_1\ => bit_synchronizer_gtwiz_reset_tx_pll_and_datapath_dly_inst_n_0,
      \FSM_sequential_sm_reset_tx_reg[1]\ => bit_synchronizer_plllock_tx_inst_n_3,
      Q(2 downto 0) => sm_reset_tx(2 downto 0),
      drpclk_in(0) => drpclk_in(0),
      \gen_gtwizard_gthe4.gttxreset_int\ => \^gen_gtwizard_gthe4.gttxreset_int\,
      gtwiz_reset_tx_any_sync => gtwiz_reset_tx_any_sync,
      \gtwiz_reset_tx_done_int0__0\ => \gtwiz_reset_tx_done_int0__0\,
      gtwiz_reset_tx_done_int_reg => gtwiz_reset_tx_done_int_reg_n_0,
      i_in_meta_reg_0 => i_in_meta_reg,
      i_in_out_reg_0 => bit_synchronizer_plllock_tx_inst_n_1,
      \sm_reset_tx_timer_clr0__0\ => \sm_reset_tx_timer_clr0__0\,
      sm_reset_tx_timer_sat => sm_reset_tx_timer_sat
    );
bit_synchronizer_rxcdrlock_inst: entity work.bd_fd73_pcs_pma_0_gtwizard_ultrascale_v1_7_17_bit_synchronizer_25
     port map (
      \FSM_sequential_sm_reset_rx_reg[1]\ => bit_synchronizer_rxcdrlock_inst_n_1,
      \FSM_sequential_sm_reset_rx_reg[2]\ => bit_synchronizer_rxcdrlock_inst_n_2,
      Q(2 downto 0) => sm_reset_rx(2 downto 0),
      drpclk_in(0) => drpclk_in(0),
      \gen_gtwizard_gthe4.rxprogdivreset_int\ => \^gen_gtwizard_gthe4.rxprogdivreset_int\,
      gtwiz_reset_rx_any_sync => gtwiz_reset_rx_any_sync,
      i_in_out_reg_0 => bit_synchronizer_rxcdrlock_inst_n_0,
      rxcdrlock_out(0) => rxcdrlock_out(0),
      sm_reset_rx_cdr_to_clr => sm_reset_rx_cdr_to_clr,
      sm_reset_rx_cdr_to_clr_reg => bit_synchronizer_plllock_rx_inst_n_2,
      sm_reset_rx_cdr_to_sat => sm_reset_rx_cdr_to_sat
    );
\gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
        port map (
      I0 => \gen_gtwizard_gthe4.gtrxreset_int\,
      I1 => gtpowergood_out(0),
      I2 => \gen_gtwizard_gthe4.gtpowergood_int\,
      O => \gen_gtwizard_gthe4.delay_pwrgood_gtrxreset_int\
    );
gtrxreset_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => bit_synchronizer_plllock_rx_inst_n_4,
      Q => \gen_gtwizard_gthe4.gtrxreset_int\,
      R => '0'
    );
gttxreset_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => bit_synchronizer_plllock_tx_inst_n_3,
      Q => \^gen_gtwizard_gthe4.gttxreset_int\,
      R => '0'
    );
gtwiz_reset_rx_datapath_int_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F740"
    )
        port map (
      I0 => sm_reset_all(2),
      I1 => sm_reset_all(0),
      I2 => sm_reset_all(1),
      I3 => gtwiz_reset_rx_datapath_int_reg_n_0,
      O => gtwiz_reset_rx_datapath_int_i_1_n_0
    );
gtwiz_reset_rx_datapath_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => gtwiz_reset_rx_datapath_int_i_1_n_0,
      Q => gtwiz_reset_rx_datapath_int_reg_n_0,
      R => gtwiz_reset_all_sync
    );
gtwiz_reset_rx_done_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => bit_synchronizer_plllock_rx_inst_n_3,
      Q => gtwiz_reset_rx_done_int_reg_n_0,
      R => gtwiz_reset_rx_any_sync
    );
gtwiz_reset_rx_pll_and_datapath_int_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F704"
    )
        port map (
      I0 => sm_reset_all(0),
      I1 => sm_reset_all(2),
      I2 => sm_reset_all(1),
      I3 => gtwiz_reset_rx_pll_and_datapath_int_reg_n_0,
      O => gtwiz_reset_rx_pll_and_datapath_int_i_1_n_0
    );
gtwiz_reset_rx_pll_and_datapath_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => gtwiz_reset_rx_pll_and_datapath_int_i_1_n_0,
      Q => gtwiz_reset_rx_pll_and_datapath_int_reg_n_0,
      R => gtwiz_reset_all_sync
    );
gtwiz_reset_tx_done_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => bit_synchronizer_plllock_tx_inst_n_2,
      Q => gtwiz_reset_tx_done_int_reg_n_0,
      R => gtwiz_reset_tx_any_sync
    );
gtwiz_reset_tx_pll_and_datapath_int_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB02"
    )
        port map (
      I0 => sm_reset_all(0),
      I1 => sm_reset_all(1),
      I2 => sm_reset_all(2),
      I3 => gtwiz_reset_tx_pll_and_datapath_int_reg_n_0,
      O => gtwiz_reset_tx_pll_and_datapath_int_i_1_n_0
    );
gtwiz_reset_tx_pll_and_datapath_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => gtwiz_reset_tx_pll_and_datapath_int_i_1_n_0,
      Q => gtwiz_reset_tx_pll_and_datapath_int_reg_n_0,
      R => gtwiz_reset_all_sync
    );
pllreset_rx_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => reset_synchronizer_gtwiz_reset_rx_any_inst_n_1,
      Q => \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_rx_int\,
      R => '0'
    );
pllreset_tx_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => reset_synchronizer_gtwiz_reset_tx_any_inst_n_1,
      Q => \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_tx_int\,
      R => '0'
    );
reset_synchronizer_gtwiz_reset_all_inst: entity work.bd_fd73_pcs_pma_0_gtwizard_ultrascale_v1_7_17_reset_synchronizer
     port map (
      drpclk_in(0) => drpclk_in(0),
      gtwiz_reset_all_in(0) => gtwiz_reset_all_in(0),
      gtwiz_reset_all_sync => gtwiz_reset_all_sync
    );
reset_synchronizer_gtwiz_reset_rx_any_inst: entity work.bd_fd73_pcs_pma_0_gtwizard_ultrascale_v1_7_17_reset_synchronizer_26
     port map (
      \FSM_sequential_sm_reset_rx_reg[1]\ => reset_synchronizer_gtwiz_reset_rx_any_inst_n_1,
      Q(2 downto 0) => sm_reset_rx(2 downto 0),
      drpclk_in(0) => drpclk_in(0),
      \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_rx_int\ => \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_rx_int\,
      gtwiz_reset_rx_any_sync => gtwiz_reset_rx_any_sync,
      gtwiz_reset_rx_datapath_in(0) => gtwiz_reset_rx_datapath_in(0),
      rst_in_sync3_reg_0 => gtwiz_reset_rx_datapath_int_reg_n_0,
      rst_in_sync3_reg_1 => gtwiz_reset_rx_pll_and_datapath_int_reg_n_0
    );
reset_synchronizer_gtwiz_reset_rx_datapath_inst: entity work.bd_fd73_pcs_pma_0_gtwizard_ultrascale_v1_7_17_reset_synchronizer_27
     port map (
      drpclk_in(0) => drpclk_in(0),
      gtwiz_reset_rx_datapath_in(0) => gtwiz_reset_rx_datapath_in(0),
      in0 => gtwiz_reset_rx_datapath_sync,
      rst_in_out_reg_0 => gtwiz_reset_rx_datapath_int_reg_n_0
    );
reset_synchronizer_gtwiz_reset_rx_pll_and_datapath_inst: entity work.bd_fd73_pcs_pma_0_gtwizard_ultrascale_v1_7_17_reset_synchronizer_28
     port map (
      drpclk_in(0) => drpclk_in(0),
      in0 => gtwiz_reset_rx_pll_and_datapath_sync,
      rst_in_meta_reg_0 => gtwiz_reset_rx_pll_and_datapath_int_reg_n_0
    );
reset_synchronizer_gtwiz_reset_tx_any_inst: entity work.bd_fd73_pcs_pma_0_gtwizard_ultrascale_v1_7_17_reset_synchronizer_29
     port map (
      \FSM_sequential_sm_reset_tx_reg[1]\ => reset_synchronizer_gtwiz_reset_tx_any_inst_n_1,
      Q(2 downto 0) => sm_reset_tx(2 downto 0),
      drpclk_in(0) => drpclk_in(0),
      \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_tx_int\ => \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_tx_int\,
      gtwiz_reset_tx_any_sync => gtwiz_reset_tx_any_sync,
      gtwiz_reset_tx_datapath_in(0) => gtwiz_reset_tx_datapath_in(0),
      rst_in_out_reg_0 => gtwiz_reset_tx_pll_and_datapath_int_reg_n_0
    );
reset_synchronizer_gtwiz_reset_tx_datapath_inst: entity work.bd_fd73_pcs_pma_0_gtwizard_ultrascale_v1_7_17_reset_synchronizer_30
     port map (
      drpclk_in(0) => drpclk_in(0),
      gtwiz_reset_tx_datapath_in(0) => gtwiz_reset_tx_datapath_in(0),
      in0 => gtwiz_reset_tx_datapath_sync
    );
reset_synchronizer_gtwiz_reset_tx_pll_and_datapath_inst: entity work.bd_fd73_pcs_pma_0_gtwizard_ultrascale_v1_7_17_reset_synchronizer_31
     port map (
      drpclk_in(0) => drpclk_in(0),
      in0 => gtwiz_reset_tx_pll_and_datapath_sync,
      rst_in_meta_reg_0 => gtwiz_reset_tx_pll_and_datapath_int_reg_n_0
    );
reset_synchronizer_rx_done_inst: entity work.bd_fd73_pcs_pma_0_gtwizard_ultrascale_v1_7_17_reset_inv_synchronizer_32
     port map (
      gtwiz_reset_rx_done_out(0) => gtwiz_reset_rx_done_out(0),
      rst_in_out_reg_0 => rst_in_out_reg_0,
      rst_in_sync3_reg_0 => gtwiz_reset_rx_done_int_reg_n_0,
      rxusrclk_in(0) => rxusrclk_in(0)
    );
reset_synchronizer_tx_done_inst: entity work.bd_fd73_pcs_pma_0_gtwizard_ultrascale_v1_7_17_reset_inv_synchronizer_33
     port map (
      gtwiz_reset_tx_done_out(0) => gtwiz_reset_tx_done_out(0),
      rst_in_sync2_reg_0 => gtwiz_reset_tx_done_int_reg_n_0,
      txusrclk_in(0) => txusrclk_in(0)
    );
reset_synchronizer_txprogdivreset_inst: entity work.bd_fd73_pcs_pma_0_gtwizard_ultrascale_v1_7_17_reset_synchronizer_34
     port map (
      drpclk_in(0) => drpclk_in(0),
      rst_in0 => rst_in0,
      rst_in_out_reg_0 => rst_in_out_reg
    );
\rst_in_meta_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_tx_int\,
      I1 => \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_pllreset_rx_int\,
      O => RESET_IN
    );
rxprogdivreset_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => bit_synchronizer_rxcdrlock_inst_n_2,
      Q => \^gen_gtwizard_gthe4.rxprogdivreset_int\,
      R => '0'
    );
rxuserrdy_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => bit_synchronizer_gtwiz_reset_userclk_rx_active_inst_n_2,
      Q => \^gen_gtwizard_gthe4.rxuserrdy_int\,
      R => '0'
    );
sm_reset_all_timer_clr_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EFFA200A"
    )
        port map (
      I0 => sm_reset_all_timer_clr_i_2_n_0,
      I1 => sm_reset_all(1),
      I2 => sm_reset_all(2),
      I3 => sm_reset_all(0),
      I4 => sm_reset_all_timer_clr_reg_n_0,
      O => sm_reset_all_timer_clr_i_1_n_0
    );
sm_reset_all_timer_clr_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000B0003333BB33"
    )
        port map (
      I0 => gtwiz_reset_rx_done_int_reg_n_0,
      I1 => sm_reset_all(2),
      I2 => gtwiz_reset_tx_done_int_reg_n_0,
      I3 => sm_reset_all_timer_sat,
      I4 => sm_reset_all_timer_clr_reg_n_0,
      I5 => sm_reset_all(1),
      O => sm_reset_all_timer_clr_i_2_n_0
    );
sm_reset_all_timer_clr_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => sm_reset_all_timer_clr_i_1_n_0,
      Q => sm_reset_all_timer_clr_reg_n_0,
      S => gtwiz_reset_all_sync
    );
\sm_reset_all_timer_ctr0_inferred__0/i_\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => sm_reset_all_timer_ctr(2),
      I1 => sm_reset_all_timer_ctr(0),
      I2 => sm_reset_all_timer_ctr(1),
      O => \sm_reset_all_timer_ctr0_inferred__0/i__n_0\
    );
\sm_reset_all_timer_ctr[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sm_reset_all_timer_ctr(0),
      O => \sm_reset_all_timer_ctr[0]_i_1_n_0\
    );
\sm_reset_all_timer_ctr[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sm_reset_all_timer_ctr(0),
      I1 => sm_reset_all_timer_ctr(1),
      O => \sm_reset_all_timer_ctr[1]_i_1_n_0\
    );
\sm_reset_all_timer_ctr[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => sm_reset_all_timer_ctr(0),
      I1 => sm_reset_all_timer_ctr(1),
      I2 => sm_reset_all_timer_ctr(2),
      O => \sm_reset_all_timer_ctr[2]_i_1_n_0\
    );
\sm_reset_all_timer_ctr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_all_timer_ctr0_inferred__0/i__n_0\,
      D => \sm_reset_all_timer_ctr[0]_i_1_n_0\,
      Q => sm_reset_all_timer_ctr(0),
      R => sm_reset_all_timer_clr_reg_n_0
    );
\sm_reset_all_timer_ctr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_all_timer_ctr0_inferred__0/i__n_0\,
      D => \sm_reset_all_timer_ctr[1]_i_1_n_0\,
      Q => sm_reset_all_timer_ctr(1),
      R => sm_reset_all_timer_clr_reg_n_0
    );
\sm_reset_all_timer_ctr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_all_timer_ctr0_inferred__0/i__n_0\,
      D => \sm_reset_all_timer_ctr[2]_i_1_n_0\,
      Q => sm_reset_all_timer_ctr(2),
      R => sm_reset_all_timer_clr_reg_n_0
    );
sm_reset_all_timer_sat_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FF80"
    )
        port map (
      I0 => sm_reset_all_timer_ctr(2),
      I1 => sm_reset_all_timer_ctr(0),
      I2 => sm_reset_all_timer_ctr(1),
      I3 => sm_reset_all_timer_sat,
      I4 => sm_reset_all_timer_clr_reg_n_0,
      O => sm_reset_all_timer_sat_i_1_n_0
    );
sm_reset_all_timer_sat_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => sm_reset_all_timer_sat_i_1_n_0,
      Q => sm_reset_all_timer_sat,
      R => '0'
    );
sm_reset_rx_cdr_to_clr_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => bit_synchronizer_rxcdrlock_inst_n_1,
      Q => sm_reset_rx_cdr_to_clr,
      S => gtwiz_reset_rx_any_sync
    );
\sm_reset_rx_cdr_to_ctr[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => \sm_reset_rx_cdr_to_ctr[0]_i_3_n_0\,
      I1 => sm_reset_rx_cdr_to_ctr_reg(15),
      I2 => sm_reset_rx_cdr_to_ctr_reg(17),
      I3 => sm_reset_rx_cdr_to_ctr_reg(18),
      I4 => \sm_reset_rx_cdr_to_ctr[0]_i_4_n_0\,
      I5 => \sm_reset_rx_cdr_to_ctr[0]_i_5_n_0\,
      O => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\
    );
\sm_reset_rx_cdr_to_ctr[0]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => sm_reset_rx_cdr_to_ctr_reg(8),
      I1 => sm_reset_rx_cdr_to_ctr_reg(6),
      I2 => sm_reset_rx_cdr_to_ctr_reg(12),
      I3 => sm_reset_rx_cdr_to_ctr_reg(10),
      O => \sm_reset_rx_cdr_to_ctr[0]_i_3_n_0\
    );
\sm_reset_rx_cdr_to_ctr[0]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000100"
    )
        port map (
      I0 => sm_reset_rx_cdr_to_ctr_reg(4),
      I1 => sm_reset_rx_cdr_to_ctr_reg(2),
      I2 => sm_reset_rx_cdr_to_ctr_reg(3),
      I3 => sm_reset_rx_cdr_to_ctr_reg(20),
      I4 => sm_reset_rx_cdr_to_ctr_reg(0),
      I5 => sm_reset_rx_cdr_to_ctr_reg(1),
      O => \sm_reset_rx_cdr_to_ctr[0]_i_4_n_0\
    );
\sm_reset_rx_cdr_to_ctr[0]_i_5\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00020000"
    )
        port map (
      I0 => \sm_reset_rx_cdr_to_ctr[0]_i_7_n_0\,
      I1 => sm_reset_rx_cdr_to_ctr_reg(14),
      I2 => sm_reset_rx_cdr_to_ctr_reg(13),
      I3 => sm_reset_rx_cdr_to_ctr_reg(16),
      I4 => \sm_reset_rx_cdr_to_ctr[0]_i_8_n_0\,
      O => \sm_reset_rx_cdr_to_ctr[0]_i_5_n_0\
    );
\sm_reset_rx_cdr_to_ctr[0]_i_6\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sm_reset_rx_cdr_to_ctr_reg(0),
      O => \sm_reset_rx_cdr_to_ctr[0]_i_6_n_0\
    );
\sm_reset_rx_cdr_to_ctr[0]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => sm_reset_rx_cdr_to_ctr_reg(24),
      I1 => sm_reset_rx_cdr_to_ctr_reg(23),
      I2 => sm_reset_rx_cdr_to_ctr_reg(25),
      I3 => sm_reset_rx_cdr_to_ctr_reg(19),
      I4 => sm_reset_rx_cdr_to_ctr_reg(21),
      I5 => sm_reset_rx_cdr_to_ctr_reg(22),
      O => \sm_reset_rx_cdr_to_ctr[0]_i_7_n_0\
    );
\sm_reset_rx_cdr_to_ctr[0]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => sm_reset_rx_cdr_to_ctr_reg(11),
      I1 => sm_reset_rx_cdr_to_ctr_reg(9),
      I2 => sm_reset_rx_cdr_to_ctr_reg(7),
      I3 => sm_reset_rx_cdr_to_ctr_reg(5),
      O => \sm_reset_rx_cdr_to_ctr[0]_i_8_n_0\
    );
\sm_reset_rx_cdr_to_ctr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_15\,
      Q => sm_reset_rx_cdr_to_ctr_reg(0),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[0]_i_2\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_0\,
      CO(6) => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_1\,
      CO(5) => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_2\,
      CO(4) => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_3\,
      CO(3) => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_4\,
      CO(2) => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_5\,
      CO(1) => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_6\,
      CO(0) => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_7\,
      DI(7 downto 0) => B"00000001",
      O(7) => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_8\,
      O(6) => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_9\,
      O(5) => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_10\,
      O(4) => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_11\,
      O(3) => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_12\,
      O(2) => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_13\,
      O(1) => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_14\,
      O(0) => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_15\,
      S(7 downto 1) => sm_reset_rx_cdr_to_ctr_reg(7 downto 1),
      S(0) => \sm_reset_rx_cdr_to_ctr[0]_i_6_n_0\
    );
\sm_reset_rx_cdr_to_ctr_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_13\,
      Q => sm_reset_rx_cdr_to_ctr_reg(10),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_12\,
      Q => sm_reset_rx_cdr_to_ctr_reg(11),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_11\,
      Q => sm_reset_rx_cdr_to_ctr_reg(12),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_10\,
      Q => sm_reset_rx_cdr_to_ctr_reg(13),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_9\,
      Q => sm_reset_rx_cdr_to_ctr_reg(14),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_8\,
      Q => sm_reset_rx_cdr_to_ctr_reg(15),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_15\,
      Q => sm_reset_rx_cdr_to_ctr_reg(16),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[16]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_0\,
      CI_TOP => '0',
      CO(7) => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_0\,
      CO(6) => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_1\,
      CO(5) => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_2\,
      CO(4) => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_3\,
      CO(3) => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_4\,
      CO(2) => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_5\,
      CO(1) => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_6\,
      CO(0) => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_8\,
      O(6) => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_9\,
      O(5) => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_10\,
      O(4) => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_11\,
      O(3) => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_12\,
      O(2) => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_13\,
      O(1) => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_14\,
      O(0) => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_15\,
      S(7 downto 0) => sm_reset_rx_cdr_to_ctr_reg(23 downto 16)
    );
\sm_reset_rx_cdr_to_ctr_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_14\,
      Q => sm_reset_rx_cdr_to_ctr_reg(17),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_13\,
      Q => sm_reset_rx_cdr_to_ctr_reg(18),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_12\,
      Q => sm_reset_rx_cdr_to_ctr_reg(19),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_14\,
      Q => sm_reset_rx_cdr_to_ctr_reg(1),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_11\,
      Q => sm_reset_rx_cdr_to_ctr_reg(20),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_10\,
      Q => sm_reset_rx_cdr_to_ctr_reg(21),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_9\,
      Q => sm_reset_rx_cdr_to_ctr_reg(22),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_8\,
      Q => sm_reset_rx_cdr_to_ctr_reg(23),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[24]_i_1_n_15\,
      Q => sm_reset_rx_cdr_to_ctr_reg(24),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[24]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \sm_reset_rx_cdr_to_ctr_reg[16]_i_1_n_0\,
      CI_TOP => '0',
      CO(7 downto 1) => \NLW_sm_reset_rx_cdr_to_ctr_reg[24]_i_1_CO_UNCONNECTED\(7 downto 1),
      CO(0) => \sm_reset_rx_cdr_to_ctr_reg[24]_i_1_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 2) => \NLW_sm_reset_rx_cdr_to_ctr_reg[24]_i_1_O_UNCONNECTED\(7 downto 2),
      O(1) => \sm_reset_rx_cdr_to_ctr_reg[24]_i_1_n_14\,
      O(0) => \sm_reset_rx_cdr_to_ctr_reg[24]_i_1_n_15\,
      S(7 downto 2) => B"000000",
      S(1 downto 0) => sm_reset_rx_cdr_to_ctr_reg(25 downto 24)
    );
\sm_reset_rx_cdr_to_ctr_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[24]_i_1_n_14\,
      Q => sm_reset_rx_cdr_to_ctr_reg(25),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_13\,
      Q => sm_reset_rx_cdr_to_ctr_reg(2),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_12\,
      Q => sm_reset_rx_cdr_to_ctr_reg(3),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_11\,
      Q => sm_reset_rx_cdr_to_ctr_reg(4),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_10\,
      Q => sm_reset_rx_cdr_to_ctr_reg(5),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_9\,
      Q => sm_reset_rx_cdr_to_ctr_reg(6),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_8\,
      Q => sm_reset_rx_cdr_to_ctr_reg(7),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_15\,
      Q => sm_reset_rx_cdr_to_ctr_reg(8),
      R => sm_reset_rx_cdr_to_clr
    );
\sm_reset_rx_cdr_to_ctr_reg[8]_i_1\: unisim.vcomponents.CARRY8
     port map (
      CI => \sm_reset_rx_cdr_to_ctr_reg[0]_i_2_n_0\,
      CI_TOP => '0',
      CO(7) => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_0\,
      CO(6) => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_1\,
      CO(5) => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_2\,
      CO(4) => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_3\,
      CO(3) => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_4\,
      CO(2) => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_5\,
      CO(1) => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_6\,
      CO(0) => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_8\,
      O(6) => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_9\,
      O(5) => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_10\,
      O(4) => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_11\,
      O(3) => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_12\,
      O(2) => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_13\,
      O(1) => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_14\,
      O(0) => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_15\,
      S(7 downto 0) => sm_reset_rx_cdr_to_ctr_reg(15 downto 8)
    );
\sm_reset_rx_cdr_to_ctr_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      D => \sm_reset_rx_cdr_to_ctr_reg[8]_i_1_n_14\,
      Q => sm_reset_rx_cdr_to_ctr_reg(9),
      R => sm_reset_rx_cdr_to_clr
    );
sm_reset_rx_cdr_to_sat_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0D"
    )
        port map (
      I0 => \sm_reset_rx_cdr_to_ctr[0]_i_1_n_0\,
      I1 => sm_reset_rx_cdr_to_sat,
      I2 => sm_reset_rx_cdr_to_clr,
      O => sm_reset_rx_cdr_to_sat_i_1_n_0
    );
sm_reset_rx_cdr_to_sat_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => sm_reset_rx_cdr_to_sat_i_1_n_0,
      Q => sm_reset_rx_cdr_to_sat,
      R => '0'
    );
sm_reset_rx_pll_timer_clr_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF3000B"
    )
        port map (
      I0 => sm_reset_rx_pll_timer_sat,
      I1 => sm_reset_rx(0),
      I2 => sm_reset_rx(1),
      I3 => sm_reset_rx(2),
      I4 => sm_reset_rx_pll_timer_clr_reg_n_0,
      O => sm_reset_rx_pll_timer_clr_i_1_n_0
    );
sm_reset_rx_pll_timer_clr_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => sm_reset_rx_pll_timer_clr_i_1_n_0,
      Q => sm_reset_rx_pll_timer_clr_reg_n_0,
      S => gtwiz_reset_rx_any_sync
    );
\sm_reset_rx_pll_timer_ctr[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sm_reset_rx_pll_timer_ctr_reg(0),
      O => \p_0_in__3\(0)
    );
\sm_reset_rx_pll_timer_ctr[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sm_reset_rx_pll_timer_ctr_reg(0),
      I1 => sm_reset_rx_pll_timer_ctr_reg(1),
      O => \p_0_in__3\(1)
    );
\sm_reset_rx_pll_timer_ctr[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => sm_reset_rx_pll_timer_ctr_reg(0),
      I1 => sm_reset_rx_pll_timer_ctr_reg(1),
      I2 => sm_reset_rx_pll_timer_ctr_reg(2),
      O => \p_0_in__3\(2)
    );
\sm_reset_rx_pll_timer_ctr[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => sm_reset_rx_pll_timer_ctr_reg(1),
      I1 => sm_reset_rx_pll_timer_ctr_reg(0),
      I2 => sm_reset_rx_pll_timer_ctr_reg(2),
      I3 => sm_reset_rx_pll_timer_ctr_reg(3),
      O => \p_0_in__3\(3)
    );
\sm_reset_rx_pll_timer_ctr[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => sm_reset_rx_pll_timer_ctr_reg(2),
      I1 => sm_reset_rx_pll_timer_ctr_reg(0),
      I2 => sm_reset_rx_pll_timer_ctr_reg(1),
      I3 => sm_reset_rx_pll_timer_ctr_reg(3),
      I4 => sm_reset_rx_pll_timer_ctr_reg(4),
      O => \p_0_in__3\(4)
    );
\sm_reset_rx_pll_timer_ctr[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => sm_reset_rx_pll_timer_ctr_reg(3),
      I1 => sm_reset_rx_pll_timer_ctr_reg(1),
      I2 => sm_reset_rx_pll_timer_ctr_reg(0),
      I3 => sm_reset_rx_pll_timer_ctr_reg(2),
      I4 => sm_reset_rx_pll_timer_ctr_reg(4),
      I5 => sm_reset_rx_pll_timer_ctr_reg(5),
      O => \p_0_in__3\(5)
    );
\sm_reset_rx_pll_timer_ctr[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sm_reset_rx_pll_timer_ctr[9]_i_4_n_0\,
      I1 => sm_reset_rx_pll_timer_ctr_reg(6),
      O => \p_0_in__3\(6)
    );
\sm_reset_rx_pll_timer_ctr[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \sm_reset_rx_pll_timer_ctr[9]_i_4_n_0\,
      I1 => sm_reset_rx_pll_timer_ctr_reg(6),
      I2 => sm_reset_rx_pll_timer_ctr_reg(7),
      O => \p_0_in__3\(7)
    );
\sm_reset_rx_pll_timer_ctr[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => sm_reset_rx_pll_timer_ctr_reg(6),
      I1 => \sm_reset_rx_pll_timer_ctr[9]_i_4_n_0\,
      I2 => sm_reset_rx_pll_timer_ctr_reg(7),
      I3 => sm_reset_rx_pll_timer_ctr_reg(8),
      O => \p_0_in__3\(8)
    );
\sm_reset_rx_pll_timer_ctr[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF7FFFFFFFFFFF"
    )
        port map (
      I0 => sm_reset_rx_pll_timer_ctr_reg(2),
      I1 => sm_reset_rx_pll_timer_ctr_reg(1),
      I2 => sm_reset_rx_pll_timer_ctr_reg(5),
      I3 => sm_reset_rx_pll_timer_ctr_reg(6),
      I4 => sm_reset_rx_pll_timer_ctr_reg(0),
      I5 => \sm_reset_rx_pll_timer_ctr[9]_i_3_n_0\,
      O => \sm_reset_rx_pll_timer_ctr[9]_i_1_n_0\
    );
\sm_reset_rx_pll_timer_ctr[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => sm_reset_rx_pll_timer_ctr_reg(7),
      I1 => \sm_reset_rx_pll_timer_ctr[9]_i_4_n_0\,
      I2 => sm_reset_rx_pll_timer_ctr_reg(6),
      I3 => sm_reset_rx_pll_timer_ctr_reg(8),
      I4 => sm_reset_rx_pll_timer_ctr_reg(9),
      O => \p_0_in__3\(9)
    );
\sm_reset_rx_pll_timer_ctr[9]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => sm_reset_rx_pll_timer_ctr_reg(8),
      I1 => sm_reset_rx_pll_timer_ctr_reg(9),
      I2 => sm_reset_rx_pll_timer_ctr_reg(3),
      I3 => sm_reset_rx_pll_timer_ctr_reg(4),
      I4 => sm_reset_rx_pll_timer_ctr_reg(7),
      O => \sm_reset_rx_pll_timer_ctr[9]_i_3_n_0\
    );
\sm_reset_rx_pll_timer_ctr[9]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => sm_reset_rx_pll_timer_ctr_reg(5),
      I1 => sm_reset_rx_pll_timer_ctr_reg(3),
      I2 => sm_reset_rx_pll_timer_ctr_reg(1),
      I3 => sm_reset_rx_pll_timer_ctr_reg(0),
      I4 => sm_reset_rx_pll_timer_ctr_reg(2),
      I5 => sm_reset_rx_pll_timer_ctr_reg(4),
      O => \sm_reset_rx_pll_timer_ctr[9]_i_4_n_0\
    );
\sm_reset_rx_pll_timer_ctr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_pll_timer_ctr[9]_i_1_n_0\,
      D => \p_0_in__3\(0),
      Q => sm_reset_rx_pll_timer_ctr_reg(0),
      R => sm_reset_rx_pll_timer_clr_reg_n_0
    );
\sm_reset_rx_pll_timer_ctr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_pll_timer_ctr[9]_i_1_n_0\,
      D => \p_0_in__3\(1),
      Q => sm_reset_rx_pll_timer_ctr_reg(1),
      R => sm_reset_rx_pll_timer_clr_reg_n_0
    );
\sm_reset_rx_pll_timer_ctr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_pll_timer_ctr[9]_i_1_n_0\,
      D => \p_0_in__3\(2),
      Q => sm_reset_rx_pll_timer_ctr_reg(2),
      R => sm_reset_rx_pll_timer_clr_reg_n_0
    );
\sm_reset_rx_pll_timer_ctr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_pll_timer_ctr[9]_i_1_n_0\,
      D => \p_0_in__3\(3),
      Q => sm_reset_rx_pll_timer_ctr_reg(3),
      R => sm_reset_rx_pll_timer_clr_reg_n_0
    );
\sm_reset_rx_pll_timer_ctr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_pll_timer_ctr[9]_i_1_n_0\,
      D => \p_0_in__3\(4),
      Q => sm_reset_rx_pll_timer_ctr_reg(4),
      R => sm_reset_rx_pll_timer_clr_reg_n_0
    );
\sm_reset_rx_pll_timer_ctr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_pll_timer_ctr[9]_i_1_n_0\,
      D => \p_0_in__3\(5),
      Q => sm_reset_rx_pll_timer_ctr_reg(5),
      R => sm_reset_rx_pll_timer_clr_reg_n_0
    );
\sm_reset_rx_pll_timer_ctr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_pll_timer_ctr[9]_i_1_n_0\,
      D => \p_0_in__3\(6),
      Q => sm_reset_rx_pll_timer_ctr_reg(6),
      R => sm_reset_rx_pll_timer_clr_reg_n_0
    );
\sm_reset_rx_pll_timer_ctr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_pll_timer_ctr[9]_i_1_n_0\,
      D => \p_0_in__3\(7),
      Q => sm_reset_rx_pll_timer_ctr_reg(7),
      R => sm_reset_rx_pll_timer_clr_reg_n_0
    );
\sm_reset_rx_pll_timer_ctr_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_pll_timer_ctr[9]_i_1_n_0\,
      D => \p_0_in__3\(8),
      Q => sm_reset_rx_pll_timer_ctr_reg(8),
      R => sm_reset_rx_pll_timer_clr_reg_n_0
    );
\sm_reset_rx_pll_timer_ctr_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_pll_timer_ctr[9]_i_1_n_0\,
      D => \p_0_in__3\(9),
      Q => sm_reset_rx_pll_timer_ctr_reg(9),
      R => sm_reset_rx_pll_timer_clr_reg_n_0
    );
sm_reset_rx_pll_timer_sat_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0D"
    )
        port map (
      I0 => \sm_reset_rx_pll_timer_ctr[9]_i_1_n_0\,
      I1 => sm_reset_rx_pll_timer_sat,
      I2 => sm_reset_rx_pll_timer_clr_reg_n_0,
      O => sm_reset_rx_pll_timer_sat_i_1_n_0
    );
sm_reset_rx_pll_timer_sat_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => sm_reset_rx_pll_timer_sat_i_1_n_0,
      Q => sm_reset_rx_pll_timer_sat,
      R => '0'
    );
sm_reset_rx_timer_clr_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => bit_synchronizer_gtwiz_reset_userclk_rx_active_inst_n_1,
      Q => sm_reset_rx_timer_clr_reg_n_0,
      S => gtwiz_reset_rx_any_sync
    );
\sm_reset_rx_timer_ctr0_inferred__0/i_\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => sm_reset_rx_timer_ctr(2),
      I1 => sm_reset_rx_timer_ctr(0),
      I2 => sm_reset_rx_timer_ctr(1),
      O => \sm_reset_rx_timer_ctr0_inferred__0/i__n_0\
    );
\sm_reset_rx_timer_ctr[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sm_reset_rx_timer_ctr(0),
      O => \sm_reset_rx_timer_ctr[0]_i_1_n_0\
    );
\sm_reset_rx_timer_ctr[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sm_reset_rx_timer_ctr(0),
      I1 => sm_reset_rx_timer_ctr(1),
      O => \sm_reset_rx_timer_ctr[1]_i_1_n_0\
    );
\sm_reset_rx_timer_ctr[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => sm_reset_rx_timer_ctr(0),
      I1 => sm_reset_rx_timer_ctr(1),
      I2 => sm_reset_rx_timer_ctr(2),
      O => \sm_reset_rx_timer_ctr[2]_i_1_n_0\
    );
\sm_reset_rx_timer_ctr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_timer_ctr0_inferred__0/i__n_0\,
      D => \sm_reset_rx_timer_ctr[0]_i_1_n_0\,
      Q => sm_reset_rx_timer_ctr(0),
      R => sm_reset_rx_timer_clr_reg_n_0
    );
\sm_reset_rx_timer_ctr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_timer_ctr0_inferred__0/i__n_0\,
      D => \sm_reset_rx_timer_ctr[1]_i_1_n_0\,
      Q => sm_reset_rx_timer_ctr(1),
      R => sm_reset_rx_timer_clr_reg_n_0
    );
\sm_reset_rx_timer_ctr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \sm_reset_rx_timer_ctr0_inferred__0/i__n_0\,
      D => \sm_reset_rx_timer_ctr[2]_i_1_n_0\,
      Q => sm_reset_rx_timer_ctr(2),
      R => sm_reset_rx_timer_clr_reg_n_0
    );
sm_reset_rx_timer_sat_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FF80"
    )
        port map (
      I0 => sm_reset_rx_timer_ctr(2),
      I1 => sm_reset_rx_timer_ctr(0),
      I2 => sm_reset_rx_timer_ctr(1),
      I3 => sm_reset_rx_timer_sat,
      I4 => sm_reset_rx_timer_clr_reg_n_0,
      O => sm_reset_rx_timer_sat_i_1_n_0
    );
sm_reset_rx_timer_sat_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => sm_reset_rx_timer_sat_i_1_n_0,
      Q => sm_reset_rx_timer_sat,
      R => '0'
    );
sm_reset_tx_pll_timer_clr_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFF3000B"
    )
        port map (
      I0 => sm_reset_tx_pll_timer_sat,
      I1 => sm_reset_tx(0),
      I2 => sm_reset_tx(1),
      I3 => sm_reset_tx(2),
      I4 => sm_reset_tx_pll_timer_clr_reg_n_0,
      O => sm_reset_tx_pll_timer_clr_i_1_n_0
    );
sm_reset_tx_pll_timer_clr_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => sm_reset_tx_pll_timer_clr_i_1_n_0,
      Q => sm_reset_tx_pll_timer_clr_reg_n_0,
      S => gtwiz_reset_tx_any_sync
    );
\sm_reset_tx_pll_timer_ctr[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sm_reset_tx_pll_timer_ctr_reg(0),
      O => \p_0_in__2\(0)
    );
\sm_reset_tx_pll_timer_ctr[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sm_reset_tx_pll_timer_ctr_reg(0),
      I1 => sm_reset_tx_pll_timer_ctr_reg(1),
      O => \p_0_in__2\(1)
    );
\sm_reset_tx_pll_timer_ctr[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => sm_reset_tx_pll_timer_ctr_reg(0),
      I1 => sm_reset_tx_pll_timer_ctr_reg(1),
      I2 => sm_reset_tx_pll_timer_ctr_reg(2),
      O => \p_0_in__2\(2)
    );
\sm_reset_tx_pll_timer_ctr[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => sm_reset_tx_pll_timer_ctr_reg(1),
      I1 => sm_reset_tx_pll_timer_ctr_reg(0),
      I2 => sm_reset_tx_pll_timer_ctr_reg(2),
      I3 => sm_reset_tx_pll_timer_ctr_reg(3),
      O => \p_0_in__2\(3)
    );
\sm_reset_tx_pll_timer_ctr[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => sm_reset_tx_pll_timer_ctr_reg(2),
      I1 => sm_reset_tx_pll_timer_ctr_reg(0),
      I2 => sm_reset_tx_pll_timer_ctr_reg(1),
      I3 => sm_reset_tx_pll_timer_ctr_reg(3),
      I4 => sm_reset_tx_pll_timer_ctr_reg(4),
      O => \p_0_in__2\(4)
    );
\sm_reset_tx_pll_timer_ctr[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => sm_reset_tx_pll_timer_ctr_reg(3),
      I1 => sm_reset_tx_pll_timer_ctr_reg(1),
      I2 => sm_reset_tx_pll_timer_ctr_reg(0),
      I3 => sm_reset_tx_pll_timer_ctr_reg(2),
      I4 => sm_reset_tx_pll_timer_ctr_reg(4),
      I5 => sm_reset_tx_pll_timer_ctr_reg(5),
      O => \p_0_in__2\(5)
    );
\sm_reset_tx_pll_timer_ctr[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \sm_reset_tx_pll_timer_ctr[9]_i_4_n_0\,
      I1 => sm_reset_tx_pll_timer_ctr_reg(6),
      O => \p_0_in__2\(6)
    );
\sm_reset_tx_pll_timer_ctr[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \sm_reset_tx_pll_timer_ctr[9]_i_4_n_0\,
      I1 => sm_reset_tx_pll_timer_ctr_reg(6),
      I2 => sm_reset_tx_pll_timer_ctr_reg(7),
      O => \p_0_in__2\(7)
    );
\sm_reset_tx_pll_timer_ctr[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => sm_reset_tx_pll_timer_ctr_reg(6),
      I1 => \sm_reset_tx_pll_timer_ctr[9]_i_4_n_0\,
      I2 => sm_reset_tx_pll_timer_ctr_reg(7),
      I3 => sm_reset_tx_pll_timer_ctr_reg(8),
      O => \p_0_in__2\(8)
    );
\sm_reset_tx_pll_timer_ctr[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF7FFFFFFFFFFF"
    )
        port map (
      I0 => sm_reset_tx_pll_timer_ctr_reg(2),
      I1 => sm_reset_tx_pll_timer_ctr_reg(1),
      I2 => sm_reset_tx_pll_timer_ctr_reg(5),
      I3 => sm_reset_tx_pll_timer_ctr_reg(6),
      I4 => sm_reset_tx_pll_timer_ctr_reg(0),
      I5 => \sm_reset_tx_pll_timer_ctr[9]_i_3_n_0\,
      O => sel
    );
\sm_reset_tx_pll_timer_ctr[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => sm_reset_tx_pll_timer_ctr_reg(7),
      I1 => \sm_reset_tx_pll_timer_ctr[9]_i_4_n_0\,
      I2 => sm_reset_tx_pll_timer_ctr_reg(6),
      I3 => sm_reset_tx_pll_timer_ctr_reg(8),
      I4 => sm_reset_tx_pll_timer_ctr_reg(9),
      O => \p_0_in__2\(9)
    );
\sm_reset_tx_pll_timer_ctr[9]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => sm_reset_tx_pll_timer_ctr_reg(8),
      I1 => sm_reset_tx_pll_timer_ctr_reg(9),
      I2 => sm_reset_tx_pll_timer_ctr_reg(3),
      I3 => sm_reset_tx_pll_timer_ctr_reg(4),
      I4 => sm_reset_tx_pll_timer_ctr_reg(7),
      O => \sm_reset_tx_pll_timer_ctr[9]_i_3_n_0\
    );
\sm_reset_tx_pll_timer_ctr[9]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => sm_reset_tx_pll_timer_ctr_reg(5),
      I1 => sm_reset_tx_pll_timer_ctr_reg(3),
      I2 => sm_reset_tx_pll_timer_ctr_reg(1),
      I3 => sm_reset_tx_pll_timer_ctr_reg(0),
      I4 => sm_reset_tx_pll_timer_ctr_reg(2),
      I5 => sm_reset_tx_pll_timer_ctr_reg(4),
      O => \sm_reset_tx_pll_timer_ctr[9]_i_4_n_0\
    );
\sm_reset_tx_pll_timer_ctr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => sel,
      D => \p_0_in__2\(0),
      Q => sm_reset_tx_pll_timer_ctr_reg(0),
      R => sm_reset_tx_pll_timer_clr_reg_n_0
    );
\sm_reset_tx_pll_timer_ctr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => sel,
      D => \p_0_in__2\(1),
      Q => sm_reset_tx_pll_timer_ctr_reg(1),
      R => sm_reset_tx_pll_timer_clr_reg_n_0
    );
\sm_reset_tx_pll_timer_ctr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => sel,
      D => \p_0_in__2\(2),
      Q => sm_reset_tx_pll_timer_ctr_reg(2),
      R => sm_reset_tx_pll_timer_clr_reg_n_0
    );
\sm_reset_tx_pll_timer_ctr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => sel,
      D => \p_0_in__2\(3),
      Q => sm_reset_tx_pll_timer_ctr_reg(3),
      R => sm_reset_tx_pll_timer_clr_reg_n_0
    );
\sm_reset_tx_pll_timer_ctr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => sel,
      D => \p_0_in__2\(4),
      Q => sm_reset_tx_pll_timer_ctr_reg(4),
      R => sm_reset_tx_pll_timer_clr_reg_n_0
    );
\sm_reset_tx_pll_timer_ctr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => sel,
      D => \p_0_in__2\(5),
      Q => sm_reset_tx_pll_timer_ctr_reg(5),
      R => sm_reset_tx_pll_timer_clr_reg_n_0
    );
\sm_reset_tx_pll_timer_ctr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => sel,
      D => \p_0_in__2\(6),
      Q => sm_reset_tx_pll_timer_ctr_reg(6),
      R => sm_reset_tx_pll_timer_clr_reg_n_0
    );
\sm_reset_tx_pll_timer_ctr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => sel,
      D => \p_0_in__2\(7),
      Q => sm_reset_tx_pll_timer_ctr_reg(7),
      R => sm_reset_tx_pll_timer_clr_reg_n_0
    );
\sm_reset_tx_pll_timer_ctr_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => sel,
      D => \p_0_in__2\(8),
      Q => sm_reset_tx_pll_timer_ctr_reg(8),
      R => sm_reset_tx_pll_timer_clr_reg_n_0
    );
\sm_reset_tx_pll_timer_ctr_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => sel,
      D => \p_0_in__2\(9),
      Q => sm_reset_tx_pll_timer_ctr_reg(9),
      R => sm_reset_tx_pll_timer_clr_reg_n_0
    );
sm_reset_tx_pll_timer_sat_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0D"
    )
        port map (
      I0 => sel,
      I1 => sm_reset_tx_pll_timer_sat,
      I2 => sm_reset_tx_pll_timer_clr_reg_n_0,
      O => sm_reset_tx_pll_timer_sat_i_1_n_0
    );
sm_reset_tx_pll_timer_sat_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => sm_reset_tx_pll_timer_sat_i_1_n_0,
      Q => sm_reset_tx_pll_timer_sat,
      R => '0'
    );
sm_reset_tx_timer_clr_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => sm_reset_tx_timer_sat,
      I1 => sm_reset_tx_timer_clr_reg_n_0,
      O => \sm_reset_tx_timer_clr013_out__0\
    );
sm_reset_tx_timer_clr_reg: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => bit_synchronizer_gtwiz_reset_userclk_tx_active_inst_n_1,
      Q => sm_reset_tx_timer_clr_reg_n_0,
      S => gtwiz_reset_tx_any_sync
    );
\sm_reset_tx_timer_ctr0_inferred__0/i_\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => sm_reset_tx_timer_ctr(2),
      I1 => sm_reset_tx_timer_ctr(0),
      I2 => sm_reset_tx_timer_ctr(1),
      O => p_0_in
    );
\sm_reset_tx_timer_ctr[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => sm_reset_tx_timer_ctr(0),
      O => \sm_reset_tx_timer_ctr[0]_i_1_n_0\
    );
\sm_reset_tx_timer_ctr[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => sm_reset_tx_timer_ctr(0),
      I1 => sm_reset_tx_timer_ctr(1),
      O => \sm_reset_tx_timer_ctr[1]_i_1_n_0\
    );
\sm_reset_tx_timer_ctr[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => sm_reset_tx_timer_ctr(0),
      I1 => sm_reset_tx_timer_ctr(1),
      I2 => sm_reset_tx_timer_ctr(2),
      O => \sm_reset_tx_timer_ctr[2]_i_1_n_0\
    );
\sm_reset_tx_timer_ctr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => p_0_in,
      D => \sm_reset_tx_timer_ctr[0]_i_1_n_0\,
      Q => sm_reset_tx_timer_ctr(0),
      R => sm_reset_tx_timer_clr_reg_n_0
    );
\sm_reset_tx_timer_ctr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => p_0_in,
      D => \sm_reset_tx_timer_ctr[1]_i_1_n_0\,
      Q => sm_reset_tx_timer_ctr(1),
      R => sm_reset_tx_timer_clr_reg_n_0
    );
\sm_reset_tx_timer_ctr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => p_0_in,
      D => \sm_reset_tx_timer_ctr[2]_i_1_n_0\,
      Q => sm_reset_tx_timer_ctr(2),
      R => sm_reset_tx_timer_clr_reg_n_0
    );
sm_reset_tx_timer_sat_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000FF80"
    )
        port map (
      I0 => sm_reset_tx_timer_ctr(2),
      I1 => sm_reset_tx_timer_ctr(0),
      I2 => sm_reset_tx_timer_ctr(1),
      I3 => sm_reset_tx_timer_sat,
      I4 => sm_reset_tx_timer_clr_reg_n_0,
      O => sm_reset_tx_timer_sat_i_1_n_0
    );
sm_reset_tx_timer_sat_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => sm_reset_tx_timer_sat_i_1_n_0,
      Q => sm_reset_tx_timer_sat,
      R => '0'
    );
txuserrdy_out_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => bit_synchronizer_gtwiz_reset_userclk_tx_active_inst_n_2,
      Q => \^gen_gtwizard_gthe4.txuserrdy_int\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_fd73_pcs_pma_0_rx_elastic_buffer is
  port (
    initialize_ram_complete : out STD_LOGIC;
    initialize_ram_complete_pulse : out STD_LOGIC;
    rxchariscomma : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxcharisk : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxdisperr : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxnotintable : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxclkcorcnt : out STD_LOGIC_VECTOR ( 1 downto 0 );
    rxbufstatus : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    CLK : in STD_LOGIC;
    rxuserclk2 : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 1 downto 0 );
    reset_in : in STD_LOGIC;
    \wr_data_reg_reg[0]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    D : in STD_LOGIC_VECTOR ( 23 downto 0 )
  );
end bd_fd73_pcs_pma_0_rx_elastic_buffer;

architecture STRUCTURE of bd_fd73_pcs_pma_0_rx_elastic_buffer is
  signal bin_to_gray : STD_LOGIC_VECTOR ( 4 downto 1 );
  signal d16p2_wr_reg : STD_LOGIC;
  signal d21p5_wr_reg : STD_LOGIC;
  signal d21p5_wr_reg2 : STD_LOGIC;
  signal d21p5_wr_reg_i_2_n_0 : STD_LOGIC;
  signal d2p2_wr_reg : STD_LOGIC;
  signal d2p2_wr_reg2 : STD_LOGIC;
  signal d2p2_wr_reg_i_2_n_0 : STD_LOGIC;
  signal data_in : STD_LOGIC;
  signal data_out : STD_LOGIC;
  signal dpo : STD_LOGIC_VECTOR ( 28 downto 0 );
  signal even : STD_LOGIC;
  signal even_i_1_n_0 : STD_LOGIC;
  signal gray_to_bin : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal initialize_counter0 : STD_LOGIC;
  signal initialize_counter_reg : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal initialize_ram : STD_LOGIC;
  signal initialize_ram0 : STD_LOGIC;
  signal \^initialize_ram_complete\ : STD_LOGIC;
  signal initialize_ram_complete_i_2_n_0 : STD_LOGIC;
  signal \^initialize_ram_complete_pulse\ : STD_LOGIC;
  signal initialize_ram_complete_pulse0 : STD_LOGIC;
  signal \initialize_ram_complete_reg__0\ : STD_LOGIC;
  signal initialize_ram_complete_sync : STD_LOGIC;
  signal initialize_ram_complete_sync_reg1 : STD_LOGIC;
  signal initialize_ram_complete_sync_ris_edg : STD_LOGIC;
  signal initialize_ram_complete_sync_ris_edg0 : STD_LOGIC;
  signal initialize_ram_i_1_n_0 : STD_LOGIC;
  signal insert_idle : STD_LOGIC;
  signal insert_idle_i_1_n_0 : STD_LOGIC;
  signal \insert_idle_reg__0\ : STD_LOGIC;
  signal k28p5_wr_reg : STD_LOGIC;
  signal k28p5_wr_reg2 : STD_LOGIC;
  signal k28p5_wr_reg_i_2_n_0 : STD_LOGIC;
  signal p_10_in : STD_LOGIC;
  signal p_13_in : STD_LOGIC;
  signal p_14_in : STD_LOGIC;
  signal p_17_in : STD_LOGIC;
  signal p_18_in : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal p_1_in15_in : STD_LOGIC;
  signal p_1_in30_in : STD_LOGIC;
  signal p_1_in4_in : STD_LOGIC;
  signal p_25_in : STD_LOGIC;
  signal p_2_in : STD_LOGIC;
  signal p_2_in18_in : STD_LOGIC;
  signal p_2_in33_in : STD_LOGIC;
  signal p_2_in6_in : STD_LOGIC;
  signal p_3_in : STD_LOGIC;
  signal p_3_in21_in : STD_LOGIC;
  signal p_3_in36_in : STD_LOGIC;
  signal p_3_in8_in : STD_LOGIC;
  signal p_4_in : STD_LOGIC;
  signal p_4_in10_in : STD_LOGIC;
  signal p_4_in_0 : STD_LOGIC;
  signal plusOp : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal \plusOp__0\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \plusOp__1\ : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal rd_addr : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal rd_addr_gray : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \rd_addr_gray[0]_i_1_n_0\ : STD_LOGIC;
  signal \rd_addr_gray[1]_i_1_n_0\ : STD_LOGIC;
  signal \rd_addr_gray[2]_i_1_n_0\ : STD_LOGIC;
  signal \rd_addr_gray[3]_i_1_n_0\ : STD_LOGIC;
  signal \rd_addr_gray[4]_i_1_n_0\ : STD_LOGIC;
  signal rd_addr_plus1 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \rd_addr_plus2_reg_n_0_[0]\ : STD_LOGIC;
  signal \rd_addr_plus2_reg_n_0_[5]\ : STD_LOGIC;
  signal rd_data : STD_LOGIC_VECTOR ( 27 downto 0 );
  signal rd_data_reg : STD_LOGIC_VECTOR ( 28 downto 0 );
  signal \rd_data_reg_n_0_[28]\ : STD_LOGIC;
  signal rd_enable : STD_LOGIC;
  signal rd_enable_i_10_n_0 : STD_LOGIC;
  signal rd_enable_i_11_n_0 : STD_LOGIC;
  signal rd_enable_i_12_n_0 : STD_LOGIC;
  signal rd_enable_i_1_n_0 : STD_LOGIC;
  signal rd_enable_i_2_n_0 : STD_LOGIC;
  signal rd_enable_i_4_n_0 : STD_LOGIC;
  signal rd_enable_i_5_n_0 : STD_LOGIC;
  signal rd_enable_i_6_n_0 : STD_LOGIC;
  signal rd_enable_i_7_n_0 : STD_LOGIC;
  signal rd_enable_i_8_n_0 : STD_LOGIC;
  signal rd_enable_i_9_n_0 : STD_LOGIC;
  signal rd_occupancy : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal rd_occupancy01_out : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal rd_occupancy0_carry_n_3 : STD_LOGIC;
  signal rd_occupancy0_carry_n_4 : STD_LOGIC;
  signal rd_occupancy0_carry_n_5 : STD_LOGIC;
  signal rd_occupancy0_carry_n_6 : STD_LOGIC;
  signal rd_occupancy0_carry_n_7 : STD_LOGIC;
  signal \reclock_rd_addrgray[0].sync_rd_addrgray_n_0\ : STD_LOGIC;
  signal \reclock_rd_addrgray[1].sync_rd_addrgray_n_0\ : STD_LOGIC;
  signal \reclock_rd_addrgray[2].sync_rd_addrgray_n_0\ : STD_LOGIC;
  signal \reclock_rd_addrgray[3].sync_rd_addrgray_n_0\ : STD_LOGIC;
  signal \reclock_rd_addrgray[4].sync_rd_addrgray_n_0\ : STD_LOGIC;
  signal \reclock_rd_addrgray[4].sync_rd_addrgray_n_1\ : STD_LOGIC;
  signal \reclock_rd_addrgray[5].sync_rd_addrgray_n_0\ : STD_LOGIC;
  signal \reclock_rd_addrgray[5].sync_rd_addrgray_n_1\ : STD_LOGIC;
  signal \reclock_wr_addrgray[0].sync_wr_addrgray_n_0\ : STD_LOGIC;
  signal \reclock_wr_addrgray[1].sync_wr_addrgray_n_0\ : STD_LOGIC;
  signal \reclock_wr_addrgray[2].sync_wr_addrgray_n_0\ : STD_LOGIC;
  signal \reclock_wr_addrgray[3].sync_wr_addrgray_n_0\ : STD_LOGIC;
  signal \reclock_wr_addrgray[4].sync_wr_addrgray_n_0\ : STD_LOGIC;
  signal \reclock_wr_addrgray[4].sync_wr_addrgray_n_1\ : STD_LOGIC;
  signal \reclock_wr_addrgray[5].sync_wr_addrgray_n_0\ : STD_LOGIC;
  signal \reclock_wr_addrgray[5].sync_wr_addrgray_n_1\ : STD_LOGIC;
  signal remove_idle : STD_LOGIC;
  signal remove_idle_i_1_n_0 : STD_LOGIC;
  signal remove_idle_i_2_n_0 : STD_LOGIC;
  signal remove_idle_i_3_n_0 : STD_LOGIC;
  signal remove_idle_i_4_n_0 : STD_LOGIC;
  signal remove_idle_reg1 : STD_LOGIC;
  signal remove_idle_reg2 : STD_LOGIC;
  signal reset_modified : STD_LOGIC;
  signal reset_modified_i_1_n_0 : STD_LOGIC;
  signal rxbuferr0 : STD_LOGIC;
  signal rxbuferr_i_1_n_0 : STD_LOGIC;
  signal \^rxbufstatus\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal rxchariscomma_usr_i_1_n_0 : STD_LOGIC;
  signal rxcharisk_usr_i_1_n_0 : STD_LOGIC;
  signal \^rxclkcorcnt\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \rxclkcorcnt[0]_i_1_n_0\ : STD_LOGIC;
  signal \rxclkcorcnt[2]_i_1_n_0\ : STD_LOGIC;
  signal \rxdata_usr[0]_i_1_n_0\ : STD_LOGIC;
  signal \rxdata_usr[1]_i_1_n_0\ : STD_LOGIC;
  signal \rxdata_usr[2]_i_1_n_0\ : STD_LOGIC;
  signal \rxdata_usr[3]_i_1_n_0\ : STD_LOGIC;
  signal \rxdata_usr[4]_i_1_n_0\ : STD_LOGIC;
  signal \rxdata_usr[5]_i_1_n_0\ : STD_LOGIC;
  signal \rxdata_usr[6]_i_1_n_0\ : STD_LOGIC;
  signal \rxdata_usr[7]_i_1_n_0\ : STD_LOGIC;
  signal rxdisperr_usr_i_1_n_0 : STD_LOGIC;
  signal rxnotintable_usr_i_1_n_0 : STD_LOGIC;
  signal start : STD_LOGIC;
  signal wr_addr : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \wr_addr[5]_i_1_n_0\ : STD_LOGIC;
  signal \wr_addr[5]_i_2_n_0\ : STD_LOGIC;
  signal \wr_addr_gray_reg_n_0_[0]\ : STD_LOGIC;
  signal \wr_addr_gray_reg_n_0_[1]\ : STD_LOGIC;
  signal \wr_addr_gray_reg_n_0_[2]\ : STD_LOGIC;
  signal \wr_addr_gray_reg_n_0_[3]\ : STD_LOGIC;
  signal \wr_addr_gray_reg_n_0_[4]\ : STD_LOGIC;
  signal wr_addr_plus1 : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \wr_addr_plus1[5]_i_1_n_0\ : STD_LOGIC;
  signal \wr_addr_plus2[5]_i_1_n_0\ : STD_LOGIC;
  signal \wr_addr_plus2[5]_i_2_n_0\ : STD_LOGIC;
  signal \wr_addr_plus2_reg_n_0_[0]\ : STD_LOGIC;
  signal \wr_addr_plus2_reg_n_0_[5]\ : STD_LOGIC;
  signal wr_data : STD_LOGIC_VECTOR ( 28 downto 0 );
  signal wr_data_reg : STD_LOGIC_VECTOR ( 28 downto 0 );
  signal wr_enable : STD_LOGIC;
  signal wr_enable_i_1_n_0 : STD_LOGIC;
  signal wr_enable_i_2_n_0 : STD_LOGIC;
  signal wr_enable_i_3_n_0 : STD_LOGIC;
  signal wr_enable_i_4_n_0 : STD_LOGIC;
  signal wr_enable_i_5_n_0 : STD_LOGIC;
  signal wr_enable_i_6_n_0 : STD_LOGIC;
  signal wr_enable_i_7_n_0 : STD_LOGIC;
  signal wr_enable_i_8_n_0 : STD_LOGIC;
  signal wr_occupancy : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal wr_occupancy00_out : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal wr_occupancy0_carry_n_3 : STD_LOGIC;
  signal wr_occupancy0_carry_n_4 : STD_LOGIC;
  signal wr_occupancy0_carry_n_5 : STD_LOGIC;
  signal wr_occupancy0_carry_n_6 : STD_LOGIC;
  signal wr_occupancy0_carry_n_7 : STD_LOGIC;
  signal NLW_ram_reg_0_63_0_6_DOH_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_63_14_20_DOF_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_63_14_20_DOG_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_63_14_20_DOH_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_63_28_34_DOH_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_63_7_13_DOG_UNCONNECTED : STD_LOGIC;
  signal NLW_ram_reg_0_63_7_13_DOH_UNCONNECTED : STD_LOGIC;
  signal NLW_rd_occupancy0_carry_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 5 );
  signal NLW_rd_occupancy0_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal NLW_wr_occupancy0_carry_CO_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 5 );
  signal NLW_wr_occupancy0_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 6 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \initialize_counter[1]_i_1\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \initialize_counter[2]_i_1\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \initialize_counter[3]_i_1\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \initialize_counter[4]_i_2\ : label is "soft_lutpair162";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_63_0_6 : label is "";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of ram_reg_0_63_0_6 : label is 2304;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of ram_reg_0_63_0_6 : label is "pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/ram_reg_0_63_0_6";
  attribute RTL_RAM_TYPE : string;
  attribute RTL_RAM_TYPE of ram_reg_0_63_0_6 : label is "RAM_SDP";
  attribute ram_addr_begin : integer;
  attribute ram_addr_begin of ram_reg_0_63_0_6 : label is 0;
  attribute ram_addr_end : integer;
  attribute ram_addr_end of ram_reg_0_63_0_6 : label is 63;
  attribute ram_offset : integer;
  attribute ram_offset of ram_reg_0_63_0_6 : label is 0;
  attribute ram_slice_begin : integer;
  attribute ram_slice_begin of ram_reg_0_63_0_6 : label is 0;
  attribute ram_slice_end : integer;
  attribute ram_slice_end of ram_reg_0_63_0_6 : label is 6;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_63_14_20 : label is "";
  attribute RTL_RAM_BITS of ram_reg_0_63_14_20 : label is 2304;
  attribute RTL_RAM_NAME of ram_reg_0_63_14_20 : label is "pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/ram_reg_0_63_14_20";
  attribute RTL_RAM_TYPE of ram_reg_0_63_14_20 : label is "RAM_SDP";
  attribute ram_addr_begin of ram_reg_0_63_14_20 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_14_20 : label is 63;
  attribute ram_offset of ram_reg_0_63_14_20 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_14_20 : label is 14;
  attribute ram_slice_end of ram_reg_0_63_14_20 : label is 20;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_63_28_34 : label is "";
  attribute RTL_RAM_BITS of ram_reg_0_63_28_34 : label is 2304;
  attribute RTL_RAM_NAME of ram_reg_0_63_28_34 : label is "pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/ram_reg_0_63_28_34";
  attribute RTL_RAM_TYPE of ram_reg_0_63_28_34 : label is "RAM_SDP";
  attribute ram_addr_begin of ram_reg_0_63_28_34 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_28_34 : label is 63;
  attribute ram_offset of ram_reg_0_63_28_34 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_28_34 : label is 28;
  attribute ram_slice_end of ram_reg_0_63_28_34 : label is 34;
  attribute METHODOLOGY_DRC_VIOS of ram_reg_0_63_7_13 : label is "";
  attribute RTL_RAM_BITS of ram_reg_0_63_7_13 : label is 2304;
  attribute RTL_RAM_NAME of ram_reg_0_63_7_13 : label is "pcs_pma_block_i/transceiver_inst/rx_elastic_buffer_inst/ram_reg_0_63_7_13";
  attribute RTL_RAM_TYPE of ram_reg_0_63_7_13 : label is "RAM_SDP";
  attribute ram_addr_begin of ram_reg_0_63_7_13 : label is 0;
  attribute ram_addr_end of ram_reg_0_63_7_13 : label is 63;
  attribute ram_offset of ram_reg_0_63_7_13 : label is 0;
  attribute ram_slice_begin of ram_reg_0_63_7_13 : label is 7;
  attribute ram_slice_end of ram_reg_0_63_7_13 : label is 13;
  attribute SOFT_HLUTNM of \rd_addr_gray[0]_i_1\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \rd_addr_gray[1]_i_1\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \rd_addr_gray[2]_i_1\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \rd_addr_gray[3]_i_1\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \rd_addr_gray[4]_i_1\ : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of \rd_addr_plus2[2]_i_1\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \rd_addr_plus2[3]_i_1\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \rd_addr_plus2[4]_i_1\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of rd_enable_i_10 : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of rd_enable_i_11 : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of rd_enable_i_12 : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of rd_enable_i_7 : label is "soft_lutpair163";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of rd_occupancy0_carry : label is 35;
  attribute SOFT_HLUTNM of remove_idle_i_3 : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of rxchariscomma_usr_i_1 : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of rxcharisk_usr_i_1 : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \rxdata_usr[0]_i_1\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \rxdata_usr[1]_i_1\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \rxdata_usr[2]_i_1\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \rxdata_usr[3]_i_1\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \rxdata_usr[4]_i_1\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \rxdata_usr[5]_i_1\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \rxdata_usr[6]_i_1\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \rxdata_usr[7]_i_1\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of rxdisperr_usr_i_1 : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of rxnotintable_usr_i_1 : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \wr_addr_gray[1]_i_1\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \wr_addr_gray[2]_i_1\ : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \wr_addr_plus1[5]_i_1\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \wr_addr_plus2[0]_i_1\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \wr_addr_plus2[1]_i_1\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \wr_addr_plus2[2]_i_1\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \wr_addr_plus2[3]_i_1\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \wr_addr_plus2[4]_i_1\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \wr_addr_plus2[5]_i_1\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \wr_addr_plus2[5]_i_2\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of wr_enable_i_7 : label is "soft_lutpair160";
  attribute ADDER_THRESHOLD of wr_occupancy0_carry : label is 35;
begin
  initialize_ram_complete <= \^initialize_ram_complete\;
  initialize_ram_complete_pulse <= \^initialize_ram_complete_pulse\;
  rxbufstatus(0) <= \^rxbufstatus\(0);
  rxclkcorcnt(1 downto 0) <= \^rxclkcorcnt\(1 downto 0);
\/i_\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => p_3_in21_in,
      I1 => p_1_in15_in,
      I2 => p_14_in,
      I3 => \reclock_rd_addrgray[4].sync_rd_addrgray_n_1\,
      I4 => p_2_in18_in,
      O => p_25_in
    );
d16p2_wr_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000200000000"
    )
        port map (
      I0 => d2p2_wr_reg_i_2_n_0,
      I1 => wr_data(1),
      I2 => wr_data(0),
      I3 => wr_data(2),
      I4 => wr_data(3),
      I5 => wr_data(4),
      O => p_17_in
    );
d16p2_wr_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => p_17_in,
      Q => d16p2_wr_reg,
      R => SR(1)
    );
d21p5_wr_reg2_reg: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => d21p5_wr_reg,
      Q => d21p5_wr_reg2,
      R => SR(1)
    );
d21p5_wr_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => wr_data(11),
      I1 => wr_data(2),
      I2 => wr_data(6),
      I3 => d21p5_wr_reg_i_2_n_0,
      O => p_13_in
    );
d21p5_wr_reg_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFDFFFFFFFFFFF"
    )
        port map (
      I0 => wr_data(4),
      I1 => wr_data(3),
      I2 => wr_data(0),
      I3 => wr_data(7),
      I4 => wr_data(1),
      I5 => wr_data(5),
      O => d21p5_wr_reg_i_2_n_0
    );
d21p5_wr_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => p_13_in,
      Q => d21p5_wr_reg,
      R => SR(1)
    );
d2p2_wr_reg2_reg: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => d2p2_wr_reg,
      Q => d2p2_wr_reg2,
      R => SR(1)
    );
d2p2_wr_reg_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000008"
    )
        port map (
      I0 => d2p2_wr_reg_i_2_n_0,
      I1 => wr_data(1),
      I2 => wr_data(4),
      I3 => wr_data(3),
      I4 => wr_data(2),
      I5 => wr_data(0),
      O => p_10_in
    );
d2p2_wr_reg_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0010"
    )
        port map (
      I0 => wr_data(7),
      I1 => wr_data(11),
      I2 => wr_data(6),
      I3 => wr_data(5),
      O => d2p2_wr_reg_i_2_n_0
    );
d2p2_wr_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => p_10_in,
      Q => d2p2_wr_reg,
      R => SR(1)
    );
even_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => even,
      O => even_i_1_n_0
    );
even_reg: unisim.vcomponents.FDSE
     port map (
      C => CLK,
      CE => '1',
      D => even_i_1_n_0,
      Q => even,
      S => reset_modified
    );
\initialize_counter[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => initialize_counter_reg(0),
      O => \plusOp__1\(0)
    );
\initialize_counter[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => initialize_counter_reg(0),
      I1 => initialize_counter_reg(1),
      O => \plusOp__1\(1)
    );
\initialize_counter[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => initialize_counter_reg(2),
      I1 => initialize_counter_reg(0),
      I2 => initialize_counter_reg(1),
      O => \plusOp__1\(2)
    );
\initialize_counter[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => initialize_counter_reg(1),
      I1 => initialize_counter_reg(0),
      I2 => initialize_counter_reg(2),
      I3 => initialize_counter_reg(3),
      O => \plusOp__1\(3)
    );
\initialize_counter[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => initialize_ram,
      I1 => initialize_counter_reg(3),
      I2 => initialize_counter_reg(2),
      I3 => initialize_counter_reg(0),
      I4 => initialize_counter_reg(1),
      I5 => initialize_counter_reg(4),
      O => initialize_counter0
    );
\initialize_counter[4]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => initialize_counter_reg(4),
      I1 => initialize_counter_reg(1),
      I2 => initialize_counter_reg(0),
      I3 => initialize_counter_reg(2),
      I4 => initialize_counter_reg(3),
      O => \plusOp__1\(4)
    );
\initialize_counter_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => initialize_counter0,
      D => \plusOp__1\(0),
      Q => initialize_counter_reg(0),
      R => initialize_ram0
    );
\initialize_counter_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => initialize_counter0,
      D => \plusOp__1\(1),
      Q => initialize_counter_reg(1),
      R => initialize_ram0
    );
\initialize_counter_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => initialize_counter0,
      D => \plusOp__1\(2),
      Q => initialize_counter_reg(2),
      R => initialize_ram0
    );
\initialize_counter_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => initialize_counter0,
      D => \plusOp__1\(3),
      Q => initialize_counter_reg(3),
      R => initialize_ram0
    );
\initialize_counter_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => initialize_counter0,
      D => \plusOp__1\(4),
      Q => initialize_counter_reg(4),
      R => initialize_ram0
    );
initialize_ram_complete_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => start,
      I1 => SR(1),
      O => initialize_ram0
    );
initialize_ram_complete_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF80000000"
    )
        port map (
      I0 => initialize_counter_reg(3),
      I1 => initialize_counter_reg(2),
      I2 => initialize_counter_reg(0),
      I3 => initialize_counter_reg(1),
      I4 => initialize_counter_reg(4),
      I5 => \^initialize_ram_complete\,
      O => initialize_ram_complete_i_2_n_0
    );
initialize_ram_complete_pulse_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^initialize_ram_complete\,
      I1 => \initialize_ram_complete_reg__0\,
      O => initialize_ram_complete_pulse0
    );
initialize_ram_complete_pulse_reg: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => initialize_ram_complete_pulse0,
      Q => \^initialize_ram_complete_pulse\,
      R => initialize_ram0
    );
initialize_ram_complete_reg: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => initialize_ram_complete_i_2_n_0,
      Q => \^initialize_ram_complete\,
      R => initialize_ram0
    );
initialize_ram_complete_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => \^initialize_ram_complete\,
      Q => \initialize_ram_complete_reg__0\,
      R => initialize_ram0
    );
initialize_ram_complete_sync_reg1_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => initialize_ram_complete_sync,
      Q => initialize_ram_complete_sync_reg1,
      R => '0'
    );
initialize_ram_complete_sync_ris_edg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => initialize_ram_complete_sync_ris_edg0,
      Q => initialize_ram_complete_sync_ris_edg,
      R => '0'
    );
initialize_ram_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"4"
    )
        port map (
      I0 => \^initialize_ram_complete\,
      I1 => initialize_ram,
      O => initialize_ram_i_1_n_0
    );
initialize_ram_reg: unisim.vcomponents.FDSE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => initialize_ram_i_1_n_0,
      Q => initialize_ram,
      S => initialize_ram0
    );
insert_idle_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4400400040004000"
    )
        port map (
      I0 => reset_modified,
      I1 => even,
      I2 => rd_enable_i_2_n_0,
      I3 => p_4_in,
      I4 => rd_enable_i_4_n_0,
      I5 => rd_enable_i_5_n_0,
      O => insert_idle_i_1_n_0
    );
insert_idle_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => insert_idle_i_1_n_0,
      Q => insert_idle,
      R => '0'
    );
insert_idle_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => insert_idle,
      Q => \insert_idle_reg__0\,
      R => reset_modified
    );
k28p5_wr_reg2_reg: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => k28p5_wr_reg,
      Q => k28p5_wr_reg2,
      R => SR(1)
    );
k28p5_wr_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0040"
    )
        port map (
      I0 => wr_data(16),
      I1 => wr_data(19),
      I2 => wr_data(23),
      I3 => k28p5_wr_reg_i_2_n_0,
      O => p_18_in
    );
k28p5_wr_reg_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF7FFF"
    )
        port map (
      I0 => wr_data(21),
      I1 => wr_data(27),
      I2 => wr_data(18),
      I3 => wr_data(20),
      I4 => wr_data(17),
      I5 => wr_data(22),
      O => k28p5_wr_reg_i_2_n_0
    );
k28p5_wr_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => p_18_in,
      Q => k28p5_wr_reg,
      R => SR(1)
    );
ram_reg_0_63_0_6: unisim.vcomponents.RAM64M8
     port map (
      ADDRA(5 downto 0) => rd_addr(5 downto 0),
      ADDRB(5 downto 0) => rd_addr(5 downto 0),
      ADDRC(5 downto 0) => rd_addr(5 downto 0),
      ADDRD(5 downto 0) => rd_addr(5 downto 0),
      ADDRE(5 downto 0) => rd_addr(5 downto 0),
      ADDRF(5 downto 0) => rd_addr(5 downto 0),
      ADDRG(5 downto 0) => rd_addr(5 downto 0),
      ADDRH(5 downto 0) => wr_addr(5 downto 0),
      DIA => wr_data_reg(0),
      DIB => wr_data_reg(1),
      DIC => wr_data_reg(2),
      DID => wr_data_reg(3),
      DIE => wr_data_reg(4),
      DIF => wr_data_reg(5),
      DIG => wr_data_reg(6),
      DIH => '0',
      DOA => dpo(0),
      DOB => dpo(1),
      DOC => dpo(2),
      DOD => dpo(3),
      DOE => dpo(4),
      DOF => dpo(5),
      DOG => dpo(6),
      DOH => NLW_ram_reg_0_63_0_6_DOH_UNCONNECTED,
      WCLK => rxuserclk2,
      WE => wr_enable
    );
ram_reg_0_63_14_20: unisim.vcomponents.RAM64M8
     port map (
      ADDRA(5 downto 0) => rd_addr(5 downto 0),
      ADDRB(5 downto 0) => rd_addr(5 downto 0),
      ADDRC(5 downto 0) => rd_addr(5 downto 0),
      ADDRD(5 downto 0) => rd_addr(5 downto 0),
      ADDRE(5 downto 0) => rd_addr(5 downto 0),
      ADDRF(5 downto 0) => rd_addr(5 downto 0),
      ADDRG(5 downto 0) => rd_addr(5 downto 0),
      ADDRH(5 downto 0) => wr_addr(5 downto 0),
      DIA => wr_data_reg(16),
      DIB => wr_data_reg(17),
      DIC => wr_data_reg(18),
      DID => wr_data_reg(19),
      DIE => wr_data_reg(20),
      DIF => '0',
      DIG => '0',
      DIH => '0',
      DOA => dpo(16),
      DOB => dpo(17),
      DOC => dpo(18),
      DOD => dpo(19),
      DOE => dpo(20),
      DOF => NLW_ram_reg_0_63_14_20_DOF_UNCONNECTED,
      DOG => NLW_ram_reg_0_63_14_20_DOG_UNCONNECTED,
      DOH => NLW_ram_reg_0_63_14_20_DOH_UNCONNECTED,
      WCLK => rxuserclk2,
      WE => wr_enable
    );
ram_reg_0_63_28_34: unisim.vcomponents.RAM64M8
     port map (
      ADDRA(5 downto 0) => rd_addr(5 downto 0),
      ADDRB(5 downto 0) => rd_addr(5 downto 0),
      ADDRC(5 downto 0) => rd_addr(5 downto 0),
      ADDRD(5 downto 0) => rd_addr(5 downto 0),
      ADDRE(5 downto 0) => rd_addr(5 downto 0),
      ADDRF(5 downto 0) => rd_addr(5 downto 0),
      ADDRG(5 downto 0) => rd_addr(5 downto 0),
      ADDRH(5 downto 0) => wr_addr(5 downto 0),
      DIA => wr_data_reg(28),
      DIB => wr_data_reg(21),
      DIC => wr_data_reg(22),
      DID => wr_data_reg(23),
      DIE => wr_data_reg(25),
      DIF => wr_data_reg(26),
      DIG => wr_data_reg(27),
      DIH => '0',
      DOA => dpo(28),
      DOB => dpo(21),
      DOC => dpo(22),
      DOD => dpo(23),
      DOE => dpo(25),
      DOF => dpo(26),
      DOG => dpo(27),
      DOH => NLW_ram_reg_0_63_28_34_DOH_UNCONNECTED,
      WCLK => rxuserclk2,
      WE => wr_enable
    );
ram_reg_0_63_7_13: unisim.vcomponents.RAM64M8
     port map (
      ADDRA(5 downto 0) => rd_addr(5 downto 0),
      ADDRB(5 downto 0) => rd_addr(5 downto 0),
      ADDRC(5 downto 0) => rd_addr(5 downto 0),
      ADDRD(5 downto 0) => rd_addr(5 downto 0),
      ADDRE(5 downto 0) => rd_addr(5 downto 0),
      ADDRF(5 downto 0) => rd_addr(5 downto 0),
      ADDRG(5 downto 0) => rd_addr(5 downto 0),
      ADDRH(5 downto 0) => wr_addr(5 downto 0),
      DIA => wr_data_reg(7),
      DIB => wr_data_reg(9),
      DIC => wr_data_reg(10),
      DID => wr_data_reg(11),
      DIE => wr_data_reg(12),
      DIF => wr_data_reg(13),
      DIG => '0',
      DIH => '0',
      DOA => dpo(7),
      DOB => dpo(9),
      DOC => dpo(10),
      DOD => dpo(11),
      DOE => dpo(12),
      DOF => dpo(13),
      DOG => NLW_ram_reg_0_63_7_13_DOG_UNCONNECTED,
      DOH => NLW_ram_reg_0_63_7_13_DOH_UNCONNECTED,
      WCLK => rxuserclk2,
      WE => wr_enable
    );
\rd_addr_gray[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \rd_addr_plus2_reg_n_0_[0]\,
      I1 => p_1_in,
      O => \rd_addr_gray[0]_i_1_n_0\
    );
\rd_addr_gray[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in,
      I1 => p_2_in,
      O => \rd_addr_gray[1]_i_1_n_0\
    );
\rd_addr_gray[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_2_in,
      I1 => p_3_in,
      O => \rd_addr_gray[2]_i_1_n_0\
    );
\rd_addr_gray[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_3_in,
      I1 => p_4_in_0,
      O => \rd_addr_gray[3]_i_1_n_0\
    );
\rd_addr_gray[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_4_in_0,
      I1 => \rd_addr_plus2_reg_n_0_[5]\,
      O => \rd_addr_gray[4]_i_1_n_0\
    );
\rd_addr_gray_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \rd_addr_gray[0]_i_1_n_0\,
      Q => rd_addr_gray(0),
      R => reset_modified
    );
\rd_addr_gray_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \rd_addr_gray[1]_i_1_n_0\,
      Q => rd_addr_gray(1),
      R => reset_modified
    );
\rd_addr_gray_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \rd_addr_gray[2]_i_1_n_0\,
      Q => rd_addr_gray(2),
      R => reset_modified
    );
\rd_addr_gray_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \rd_addr_gray[3]_i_1_n_0\,
      Q => rd_addr_gray(3),
      R => reset_modified
    );
\rd_addr_gray_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \rd_addr_gray[4]_i_1_n_0\,
      Q => rd_addr_gray(4),
      R => reset_modified
    );
\rd_addr_gray_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \rd_addr_plus2_reg_n_0_[5]\,
      Q => rd_addr_gray(5),
      R => reset_modified
    );
\rd_addr_plus1_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => CLK,
      CE => rd_enable,
      D => \rd_addr_plus2_reg_n_0_[0]\,
      Q => rd_addr_plus1(0),
      S => reset_modified
    );
\rd_addr_plus1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => rd_enable,
      D => p_1_in,
      Q => rd_addr_plus1(1),
      R => reset_modified
    );
\rd_addr_plus1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => rd_enable,
      D => p_2_in,
      Q => rd_addr_plus1(2),
      R => reset_modified
    );
\rd_addr_plus1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => rd_enable,
      D => p_3_in,
      Q => rd_addr_plus1(3),
      R => reset_modified
    );
\rd_addr_plus1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => rd_enable,
      D => p_4_in_0,
      Q => rd_addr_plus1(4),
      R => reset_modified
    );
\rd_addr_plus1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => rd_enable,
      D => \rd_addr_plus2_reg_n_0_[5]\,
      Q => rd_addr_plus1(5),
      R => reset_modified
    );
\rd_addr_plus2[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \rd_addr_plus2_reg_n_0_[0]\,
      O => \plusOp__0\(0)
    );
\rd_addr_plus2[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \rd_addr_plus2_reg_n_0_[0]\,
      I1 => p_1_in,
      I2 => p_2_in,
      O => \plusOp__0\(2)
    );
\rd_addr_plus2[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => p_1_in,
      I1 => \rd_addr_plus2_reg_n_0_[0]\,
      I2 => p_2_in,
      I3 => p_3_in,
      O => \plusOp__0\(3)
    );
\rd_addr_plus2[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => p_2_in,
      I1 => \rd_addr_plus2_reg_n_0_[0]\,
      I2 => p_1_in,
      I3 => p_3_in,
      I4 => p_4_in_0,
      O => \plusOp__0\(4)
    );
\rd_addr_plus2[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => p_4_in_0,
      I1 => p_3_in,
      I2 => p_1_in,
      I3 => \rd_addr_plus2_reg_n_0_[0]\,
      I4 => p_2_in,
      I5 => \rd_addr_plus2_reg_n_0_[5]\,
      O => \plusOp__0\(5)
    );
\rd_addr_plus2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => rd_enable,
      D => \plusOp__0\(0),
      Q => \rd_addr_plus2_reg_n_0_[0]\,
      R => reset_modified
    );
\rd_addr_plus2_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => CLK,
      CE => rd_enable,
      D => \rd_addr_gray[0]_i_1_n_0\,
      Q => p_1_in,
      S => reset_modified
    );
\rd_addr_plus2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => rd_enable,
      D => \plusOp__0\(2),
      Q => p_2_in,
      R => reset_modified
    );
\rd_addr_plus2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => rd_enable,
      D => \plusOp__0\(3),
      Q => p_3_in,
      R => reset_modified
    );
\rd_addr_plus2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => rd_enable,
      D => \plusOp__0\(4),
      Q => p_4_in_0,
      R => reset_modified
    );
\rd_addr_plus2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => rd_enable,
      D => \plusOp__0\(5),
      Q => \rd_addr_plus2_reg_n_0_[5]\,
      R => reset_modified
    );
\rd_addr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => rd_enable,
      D => rd_addr_plus1(0),
      Q => rd_addr(0),
      R => reset_modified
    );
\rd_addr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => rd_enable,
      D => rd_addr_plus1(1),
      Q => rd_addr(1),
      R => reset_modified
    );
\rd_addr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => rd_enable,
      D => rd_addr_plus1(2),
      Q => rd_addr(2),
      R => reset_modified
    );
\rd_addr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => rd_enable,
      D => rd_addr_plus1(3),
      Q => rd_addr(3),
      R => reset_modified
    );
\rd_addr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => rd_enable,
      D => rd_addr_plus1(4),
      Q => rd_addr(4),
      R => reset_modified
    );
\rd_addr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => rd_enable,
      D => rd_addr_plus1(5),
      Q => rd_addr(5),
      R => reset_modified
    );
\rd_data_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => dpo(0),
      Q => rd_data(0),
      R => reset_modified
    );
\rd_data_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => dpo(10),
      Q => rd_data(10),
      R => reset_modified
    );
\rd_data_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => dpo(11),
      Q => rd_data(11),
      R => reset_modified
    );
\rd_data_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => dpo(12),
      Q => rd_data(12),
      R => reset_modified
    );
\rd_data_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => dpo(13),
      Q => rd_data(13),
      R => reset_modified
    );
\rd_data_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => dpo(16),
      Q => rd_data(16),
      R => reset_modified
    );
\rd_data_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => dpo(17),
      Q => rd_data(17),
      R => reset_modified
    );
\rd_data_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => dpo(18),
      Q => rd_data(18),
      R => reset_modified
    );
\rd_data_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => dpo(19),
      Q => rd_data(19),
      R => reset_modified
    );
\rd_data_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => dpo(1),
      Q => rd_data(1),
      R => reset_modified
    );
\rd_data_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => dpo(20),
      Q => rd_data(20),
      R => reset_modified
    );
\rd_data_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => dpo(21),
      Q => rd_data(21),
      R => reset_modified
    );
\rd_data_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => dpo(22),
      Q => rd_data(22),
      R => reset_modified
    );
\rd_data_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => dpo(23),
      Q => rd_data(23),
      R => reset_modified
    );
\rd_data_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => dpo(25),
      Q => rd_data(25),
      R => reset_modified
    );
\rd_data_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => dpo(26),
      Q => rd_data(26),
      R => reset_modified
    );
\rd_data_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => dpo(27),
      Q => rd_data(27),
      R => reset_modified
    );
\rd_data_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => dpo(28),
      Q => \rd_data_reg_n_0_[28]\,
      R => reset_modified
    );
\rd_data_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => dpo(2),
      Q => rd_data(2),
      R => reset_modified
    );
\rd_data_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => dpo(3),
      Q => rd_data(3),
      R => reset_modified
    );
\rd_data_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => dpo(4),
      Q => rd_data(4),
      R => reset_modified
    );
\rd_data_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => dpo(5),
      Q => rd_data(5),
      R => reset_modified
    );
\rd_data_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => dpo(6),
      Q => rd_data(6),
      R => reset_modified
    );
\rd_data_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => dpo(7),
      Q => rd_data(7),
      R => reset_modified
    );
\rd_data_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => dpo(9),
      Q => rd_data(9),
      R => reset_modified
    );
\rd_data_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => rd_enable,
      D => rd_data(0),
      Q => rd_data_reg(0),
      R => reset_modified
    );
\rd_data_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => rd_enable,
      D => rd_data(10),
      Q => rd_data_reg(10),
      R => reset_modified
    );
\rd_data_reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => rd_enable,
      D => rd_data(11),
      Q => rd_data_reg(11),
      R => reset_modified
    );
\rd_data_reg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => rd_enable,
      D => rd_data(12),
      Q => rd_data_reg(12),
      R => reset_modified
    );
\rd_data_reg_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => rd_enable,
      D => rd_data(13),
      Q => rd_data_reg(13),
      R => reset_modified
    );
\rd_data_reg_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => rd_enable,
      D => rd_data(16),
      Q => rd_data_reg(16),
      R => reset_modified
    );
\rd_data_reg_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => rd_enable,
      D => rd_data(17),
      Q => rd_data_reg(17),
      R => reset_modified
    );
\rd_data_reg_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => rd_enable,
      D => rd_data(18),
      Q => rd_data_reg(18),
      R => reset_modified
    );
\rd_data_reg_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => rd_enable,
      D => rd_data(19),
      Q => rd_data_reg(19),
      R => reset_modified
    );
\rd_data_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => rd_enable,
      D => rd_data(1),
      Q => rd_data_reg(1),
      R => reset_modified
    );
\rd_data_reg_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => rd_enable,
      D => rd_data(20),
      Q => rd_data_reg(20),
      R => reset_modified
    );
\rd_data_reg_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => rd_enable,
      D => rd_data(21),
      Q => rd_data_reg(21),
      R => reset_modified
    );
\rd_data_reg_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => rd_enable,
      D => rd_data(22),
      Q => rd_data_reg(22),
      R => reset_modified
    );
\rd_data_reg_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => rd_enable,
      D => rd_data(23),
      Q => rd_data_reg(23),
      R => reset_modified
    );
\rd_data_reg_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => rd_enable,
      D => rd_data(25),
      Q => rd_data_reg(25),
      R => reset_modified
    );
\rd_data_reg_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => rd_enable,
      D => rd_data(26),
      Q => rd_data_reg(26),
      R => reset_modified
    );
\rd_data_reg_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => rd_enable,
      D => rd_data(27),
      Q => rd_data_reg(27),
      R => reset_modified
    );
\rd_data_reg_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => rd_enable,
      D => \rd_data_reg_n_0_[28]\,
      Q => rd_data_reg(28),
      R => reset_modified
    );
\rd_data_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => rd_enable,
      D => rd_data(2),
      Q => rd_data_reg(2),
      R => reset_modified
    );
\rd_data_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => rd_enable,
      D => rd_data(3),
      Q => rd_data_reg(3),
      R => reset_modified
    );
\rd_data_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => rd_enable,
      D => rd_data(4),
      Q => rd_data_reg(4),
      R => reset_modified
    );
\rd_data_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => rd_enable,
      D => rd_data(5),
      Q => rd_data_reg(5),
      R => reset_modified
    );
\rd_data_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => rd_enable,
      D => rd_data(6),
      Q => rd_data_reg(6),
      R => reset_modified
    );
\rd_data_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => rd_enable,
      D => rd_data(7),
      Q => rd_data_reg(7),
      R => reset_modified
    );
\rd_data_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => rd_enable,
      D => rd_data(9),
      Q => rd_data_reg(9),
      R => reset_modified
    );
rd_enable_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0044044404440444"
    )
        port map (
      I0 => reset_modified,
      I1 => even,
      I2 => rd_enable_i_2_n_0,
      I3 => p_4_in,
      I4 => rd_enable_i_4_n_0,
      I5 => rd_enable_i_5_n_0,
      O => rd_enable_i_1_n_0
    );
rd_enable_i_10: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => rd_occupancy(2),
      I1 => rd_occupancy(3),
      O => rd_enable_i_10_n_0
    );
rd_enable_i_11: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => rd_data(6),
      I1 => rd_data(7),
      I2 => rd_data(5),
      I3 => rd_data(4),
      O => rd_enable_i_11_n_0
    );
rd_enable_i_12: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0004"
    )
        port map (
      I0 => rd_data(7),
      I1 => rd_data(6),
      I2 => rd_data(5),
      I3 => rd_data(4),
      O => rd_enable_i_12_n_0
    );
rd_enable_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => rd_data(1),
      I1 => rd_data(0),
      I2 => rd_data(3),
      I3 => rd_data(2),
      I4 => rd_enable_i_6_n_0,
      I5 => rd_enable_i_7_n_0,
      O => rd_enable_i_2_n_0
    );
rd_enable_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0020"
    )
        port map (
      I0 => rd_enable_i_8_n_0,
      I1 => rd_data(16),
      I2 => rd_data(18),
      I3 => rd_data(17),
      O => p_4_in
    );
rd_enable_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000100010000"
    )
        port map (
      I0 => rd_occupancy(4),
      I1 => rd_occupancy(5),
      I2 => rd_data(3),
      I3 => rd_data(11),
      I4 => rd_enable_i_9_n_0,
      I5 => rd_enable_i_10_n_0,
      O => rd_enable_i_4_n_0
    );
rd_enable_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"08300800"
    )
        port map (
      I0 => rd_enable_i_11_n_0,
      I1 => rd_data(2),
      I2 => rd_data(1),
      I3 => rd_data(0),
      I4 => rd_enable_i_12_n_0,
      O => rd_enable_i_5_n_0
    );
rd_enable_i_6: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000020"
    )
        port map (
      I0 => rd_data(4),
      I1 => rd_data(5),
      I2 => rd_data(6),
      I3 => rd_data(7),
      I4 => rd_occupancy(5),
      I5 => rd_data(11),
      O => rd_enable_i_6_n_0
    );
rd_enable_i_7: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => rd_occupancy(2),
      I1 => rd_occupancy(3),
      I2 => rd_occupancy(0),
      I3 => rd_occupancy(1),
      I4 => rd_occupancy(4),
      O => rd_enable_i_7_n_0
    );
rd_enable_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080000000000000"
    )
        port map (
      I0 => rd_data(19),
      I1 => rd_data(20),
      I2 => rd_data(21),
      I3 => rd_data(22),
      I4 => rd_data(27),
      I5 => rd_data(23),
      O => rd_enable_i_8_n_0
    );
rd_enable_i_9: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => rd_occupancy(0),
      I1 => rd_occupancy(1),
      O => rd_enable_i_9_n_0
    );
rd_enable_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rd_enable_i_1_n_0,
      Q => rd_enable,
      R => '0'
    );
rd_occupancy0_carry: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7 downto 5) => NLW_rd_occupancy0_carry_CO_UNCONNECTED(7 downto 5),
      CO(4) => rd_occupancy0_carry_n_3,
      CO(3) => rd_occupancy0_carry_n_4,
      CO(2) => rd_occupancy0_carry_n_5,
      CO(1) => rd_occupancy0_carry_n_6,
      CO(0) => rd_occupancy0_carry_n_7,
      DI(7 downto 5) => B"000",
      DI(4 downto 0) => gray_to_bin(4 downto 0),
      O(7 downto 6) => NLW_rd_occupancy0_carry_O_UNCONNECTED(7 downto 6),
      O(5 downto 0) => rd_occupancy01_out(5 downto 0),
      S(7 downto 6) => B"00",
      S(5) => \reclock_wr_addrgray[5].sync_wr_addrgray_n_0\,
      S(4) => \reclock_wr_addrgray[5].sync_wr_addrgray_n_1\,
      S(3) => \reclock_wr_addrgray[4].sync_wr_addrgray_n_0\,
      S(2) => \reclock_wr_addrgray[3].sync_wr_addrgray_n_0\,
      S(1) => \reclock_wr_addrgray[2].sync_wr_addrgray_n_0\,
      S(0) => \reclock_wr_addrgray[1].sync_wr_addrgray_n_0\
    );
rd_occupancy0_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \reclock_wr_addrgray[4].sync_wr_addrgray_n_1\,
      I1 => data_out,
      O => gray_to_bin(4)
    );
rd_occupancy0_carry_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => p_1_in30_in,
      I1 => data_out,
      I2 => \reclock_wr_addrgray[4].sync_wr_addrgray_n_1\,
      O => gray_to_bin(3)
    );
rd_occupancy0_carry_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6996"
    )
        port map (
      I0 => p_2_in33_in,
      I1 => \reclock_wr_addrgray[4].sync_wr_addrgray_n_1\,
      I2 => data_out,
      I3 => p_1_in30_in,
      O => gray_to_bin(2)
    );
rd_occupancy0_carry_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"96696996"
    )
        port map (
      I0 => p_3_in36_in,
      I1 => p_1_in30_in,
      I2 => data_out,
      I3 => \reclock_wr_addrgray[4].sync_wr_addrgray_n_1\,
      I4 => p_2_in33_in,
      O => gray_to_bin(1)
    );
rd_occupancy0_carry_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6996966996696996"
    )
        port map (
      I0 => \reclock_wr_addrgray[0].sync_wr_addrgray_n_0\,
      I1 => p_2_in33_in,
      I2 => \reclock_wr_addrgray[4].sync_wr_addrgray_n_1\,
      I3 => data_out,
      I4 => p_1_in30_in,
      I5 => p_3_in36_in,
      O => gray_to_bin(0)
    );
\rd_occupancy_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rd_occupancy01_out(0),
      Q => rd_occupancy(0),
      R => reset_modified
    );
\rd_occupancy_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rd_occupancy01_out(1),
      Q => rd_occupancy(1),
      R => reset_modified
    );
\rd_occupancy_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rd_occupancy01_out(2),
      Q => rd_occupancy(2),
      R => reset_modified
    );
\rd_occupancy_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rd_occupancy01_out(3),
      Q => rd_occupancy(3),
      R => reset_modified
    );
\rd_occupancy_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rd_occupancy01_out(4),
      Q => rd_occupancy(4),
      R => reset_modified
    );
\rd_occupancy_reg[5]\: unisim.vcomponents.FDSE
     port map (
      C => CLK,
      CE => '1',
      D => rd_occupancy01_out(5),
      Q => rd_occupancy(5),
      S => reset_modified
    );
\reclock_rd_addrgray[0].sync_rd_addrgray\: entity work.bd_fd73_pcs_pma_0_sync_block
     port map (
      Q(0) => rd_addr_gray(0),
      data_out => \reclock_rd_addrgray[0].sync_rd_addrgray_n_0\,
      rxuserclk2 => rxuserclk2
    );
\reclock_rd_addrgray[1].sync_rd_addrgray\: entity work.bd_fd73_pcs_pma_0_sync_block_1
     port map (
      Q(0) => wr_addr(0),
      S(0) => \reclock_rd_addrgray[1].sync_rd_addrgray_n_0\,
      data_out => \reclock_rd_addrgray[0].sync_rd_addrgray_n_0\,
      data_sync_reg1_0(0) => rd_addr_gray(1),
      data_sync_reg6_0 => p_3_in21_in,
      p_25_in => p_25_in,
      rxuserclk2 => rxuserclk2
    );
\reclock_rd_addrgray[2].sync_rd_addrgray\: entity work.bd_fd73_pcs_pma_0_sync_block_2
     port map (
      Q(0) => wr_addr(1),
      S(0) => \reclock_rd_addrgray[2].sync_rd_addrgray_n_0\,
      data_out => p_2_in18_in,
      data_sync_reg1_0(0) => rd_addr_gray(2),
      rxuserclk2 => rxuserclk2,
      \wr_occupancy_reg[5]\ => \reclock_rd_addrgray[4].sync_rd_addrgray_n_1\,
      \wr_occupancy_reg[5]_0\ => p_14_in,
      \wr_occupancy_reg[5]_1\ => p_1_in15_in,
      \wr_occupancy_reg[5]_2\ => p_3_in21_in
    );
\reclock_rd_addrgray[3].sync_rd_addrgray\: entity work.bd_fd73_pcs_pma_0_sync_block_3
     port map (
      Q(0) => wr_addr(2),
      S(0) => \reclock_rd_addrgray[3].sync_rd_addrgray_n_0\,
      data_out => p_1_in15_in,
      data_sync_reg1_0(0) => rd_addr_gray(3),
      rxuserclk2 => rxuserclk2,
      \wr_occupancy_reg[5]\ => p_14_in,
      \wr_occupancy_reg[5]_0\ => \reclock_rd_addrgray[4].sync_rd_addrgray_n_1\,
      \wr_occupancy_reg[5]_1\ => p_2_in18_in
    );
\reclock_rd_addrgray[4].sync_rd_addrgray\: entity work.bd_fd73_pcs_pma_0_sync_block_4
     port map (
      Q(0) => wr_addr(3),
      S(0) => \reclock_rd_addrgray[4].sync_rd_addrgray_n_0\,
      data_out => \reclock_rd_addrgray[4].sync_rd_addrgray_n_1\,
      data_sync_reg1_0(0) => rd_addr_gray(4),
      rxuserclk2 => rxuserclk2,
      \wr_occupancy_reg[5]\ => p_14_in,
      \wr_occupancy_reg[5]_0\ => p_1_in15_in
    );
\reclock_rd_addrgray[5].sync_rd_addrgray\: entity work.bd_fd73_pcs_pma_0_sync_block_5
     port map (
      Q(1 downto 0) => wr_addr(5 downto 4),
      S(1) => \reclock_rd_addrgray[5].sync_rd_addrgray_n_0\,
      S(0) => \reclock_rd_addrgray[5].sync_rd_addrgray_n_1\,
      data_out => p_14_in,
      data_sync_reg1_0(0) => rd_addr_gray(5),
      rxuserclk2 => rxuserclk2,
      \wr_occupancy_reg[5]\ => \reclock_rd_addrgray[4].sync_rd_addrgray_n_1\
    );
\reclock_wr_addrgray[0].sync_wr_addrgray\: entity work.bd_fd73_pcs_pma_0_sync_block_6
     port map (
      CLK => CLK,
      Q(0) => \wr_addr_gray_reg_n_0_[0]\,
      data_out => \reclock_wr_addrgray[0].sync_wr_addrgray_n_0\
    );
\reclock_wr_addrgray[1].sync_wr_addrgray\: entity work.bd_fd73_pcs_pma_0_sync_block_7
     port map (
      CLK => CLK,
      DI(0) => gray_to_bin(1),
      Q(0) => rd_addr(0),
      S(0) => \reclock_wr_addrgray[1].sync_wr_addrgray_n_0\,
      data_out => \reclock_wr_addrgray[0].sync_wr_addrgray_n_0\,
      data_sync_reg1_0(0) => \wr_addr_gray_reg_n_0_[1]\,
      data_sync_reg6_0 => p_3_in36_in
    );
\reclock_wr_addrgray[2].sync_wr_addrgray\: entity work.bd_fd73_pcs_pma_0_sync_block_8
     port map (
      CLK => CLK,
      Q(0) => rd_addr(1),
      S(0) => \reclock_wr_addrgray[2].sync_wr_addrgray_n_0\,
      data_out => p_2_in33_in,
      data_sync_reg1_0(0) => \wr_addr_gray_reg_n_0_[2]\,
      \rd_occupancy_reg[5]\ => \reclock_wr_addrgray[4].sync_wr_addrgray_n_1\,
      \rd_occupancy_reg[5]_0\ => data_out,
      \rd_occupancy_reg[5]_1\ => p_1_in30_in,
      \rd_occupancy_reg[5]_2\ => p_3_in36_in
    );
\reclock_wr_addrgray[3].sync_wr_addrgray\: entity work.bd_fd73_pcs_pma_0_sync_block_9
     port map (
      CLK => CLK,
      Q(0) => rd_addr(2),
      S(0) => \reclock_wr_addrgray[3].sync_wr_addrgray_n_0\,
      data_out => p_1_in30_in,
      data_sync_reg1_0(0) => \wr_addr_gray_reg_n_0_[3]\,
      \rd_occupancy_reg[5]\ => data_out,
      \rd_occupancy_reg[5]_0\ => \reclock_wr_addrgray[4].sync_wr_addrgray_n_1\,
      \rd_occupancy_reg[5]_1\ => p_2_in33_in
    );
\reclock_wr_addrgray[4].sync_wr_addrgray\: entity work.bd_fd73_pcs_pma_0_sync_block_10
     port map (
      CLK => CLK,
      Q(0) => rd_addr(3),
      S(0) => \reclock_wr_addrgray[4].sync_wr_addrgray_n_0\,
      data_out => \reclock_wr_addrgray[4].sync_wr_addrgray_n_1\,
      data_sync_reg1_0(0) => \wr_addr_gray_reg_n_0_[4]\,
      \rd_occupancy_reg[5]\ => data_out,
      \rd_occupancy_reg[5]_0\ => p_1_in30_in
    );
\reclock_wr_addrgray[5].sync_wr_addrgray\: entity work.bd_fd73_pcs_pma_0_sync_block_11
     port map (
      CLK => CLK,
      Q(1 downto 0) => rd_addr(5 downto 4),
      S(1) => \reclock_wr_addrgray[5].sync_wr_addrgray_n_0\,
      S(0) => \reclock_wr_addrgray[5].sync_wr_addrgray_n_1\,
      data_out => data_out,
      data_sync_reg1_0(0) => data_in,
      \rd_occupancy_reg[5]\ => \reclock_wr_addrgray[4].sync_wr_addrgray_n_1\
    );
remove_idle_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5D00FFFF5D000000"
    )
        port map (
      I0 => remove_idle_i_2_n_0,
      I1 => wr_enable_i_3_n_0,
      I2 => wr_enable_i_2_n_0,
      I3 => p_18_in,
      I4 => \^initialize_ram_complete\,
      I5 => remove_idle,
      O => remove_idle_i_1_n_0
    );
remove_idle_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FBFBFBFF"
    )
        port map (
      I0 => remove_idle_i_3_n_0,
      I1 => d2p2_wr_reg_i_2_n_0,
      I2 => remove_idle_i_4_n_0,
      I3 => wr_occupancy(4),
      I4 => wr_enable_i_8_n_0,
      O => remove_idle_i_2_n_0
    );
remove_idle_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFD"
    )
        port map (
      I0 => wr_data(4),
      I1 => wr_data(3),
      I2 => wr_data(2),
      I3 => wr_data(0),
      I4 => wr_data(1),
      O => remove_idle_i_3_n_0
    );
remove_idle_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"DFFF"
    )
        port map (
      I0 => k28p5_wr_reg,
      I1 => remove_idle,
      I2 => d16p2_wr_reg,
      I3 => wr_occupancy(5),
      O => remove_idle_i_4_n_0
    );
remove_idle_reg: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => remove_idle_i_1_n_0,
      Q => remove_idle,
      R => SR(1)
    );
remove_idle_reg1_reg: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => remove_idle,
      Q => remove_idle_reg1,
      R => SR(1)
    );
remove_idle_reg2_reg: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => remove_idle_reg1,
      Q => remove_idle_reg2,
      R => SR(1)
    );
reset_modified_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"3A"
    )
        port map (
      I0 => reset_in,
      I1 => initialize_ram_complete_sync_ris_edg,
      I2 => reset_modified,
      O => reset_modified_i_1_n_0
    );
reset_modified_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => reset_modified_i_1_n_0,
      Q => reset_modified,
      R => '0'
    );
rxbuferr_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => rxbuferr0,
      I1 => \^rxbufstatus\(0),
      O => rxbuferr_i_1_n_0
    );
rxbuferr_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"E000000000000007"
    )
        port map (
      I0 => rd_occupancy(0),
      I1 => rd_occupancy(1),
      I2 => rd_occupancy(5),
      I3 => rd_occupancy(4),
      I4 => rd_occupancy(3),
      I5 => rd_occupancy(2),
      O => rxbuferr0
    );
rxbuferr_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rxbuferr_i_1_n_0,
      Q => \^rxbufstatus\(0),
      R => reset_modified
    );
rxchariscomma_usr_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rd_data_reg(28),
      I1 => even,
      I2 => rd_data_reg(12),
      O => rxchariscomma_usr_i_1_n_0
    );
rxchariscomma_usr_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rxchariscomma_usr_i_1_n_0,
      Q => rxchariscomma(0),
      R => reset_modified
    );
rxcharisk_usr_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rd_data_reg(27),
      I1 => even,
      I2 => rd_data_reg(11),
      O => rxcharisk_usr_i_1_n_0
    );
rxcharisk_usr_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rxcharisk_usr_i_1_n_0,
      Q => rxcharisk(0),
      R => reset_modified
    );
\rxclkcorcnt[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AE"
    )
        port map (
      I0 => \insert_idle_reg__0\,
      I1 => rd_data_reg(13),
      I2 => \^rxclkcorcnt\(0),
      O => \rxclkcorcnt[0]_i_1_n_0\
    );
\rxclkcorcnt[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4404"
    )
        port map (
      I0 => reset_modified,
      I1 => \insert_idle_reg__0\,
      I2 => rd_data_reg(13),
      I3 => \^rxclkcorcnt\(0),
      O => \rxclkcorcnt[2]_i_1_n_0\
    );
\rxclkcorcnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \rxclkcorcnt[0]_i_1_n_0\,
      Q => \^rxclkcorcnt\(0),
      R => reset_modified
    );
\rxclkcorcnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \rxclkcorcnt[2]_i_1_n_0\,
      Q => \^rxclkcorcnt\(1),
      R => '0'
    );
\rxdata_usr[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rd_data_reg(16),
      I1 => even,
      I2 => rd_data_reg(0),
      O => \rxdata_usr[0]_i_1_n_0\
    );
\rxdata_usr[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rd_data_reg(17),
      I1 => even,
      I2 => rd_data_reg(1),
      O => \rxdata_usr[1]_i_1_n_0\
    );
\rxdata_usr[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rd_data_reg(18),
      I1 => even,
      I2 => rd_data_reg(2),
      O => \rxdata_usr[2]_i_1_n_0\
    );
\rxdata_usr[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rd_data_reg(19),
      I1 => even,
      I2 => rd_data_reg(3),
      O => \rxdata_usr[3]_i_1_n_0\
    );
\rxdata_usr[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rd_data_reg(20),
      I1 => even,
      I2 => rd_data_reg(4),
      O => \rxdata_usr[4]_i_1_n_0\
    );
\rxdata_usr[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rd_data_reg(21),
      I1 => even,
      I2 => rd_data_reg(5),
      O => \rxdata_usr[5]_i_1_n_0\
    );
\rxdata_usr[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rd_data_reg(22),
      I1 => even,
      I2 => rd_data_reg(6),
      O => \rxdata_usr[6]_i_1_n_0\
    );
\rxdata_usr[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rd_data_reg(23),
      I1 => even,
      I2 => rd_data_reg(7),
      O => \rxdata_usr[7]_i_1_n_0\
    );
\rxdata_usr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \rxdata_usr[0]_i_1_n_0\,
      Q => Q(0),
      R => reset_modified
    );
\rxdata_usr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \rxdata_usr[1]_i_1_n_0\,
      Q => Q(1),
      R => reset_modified
    );
\rxdata_usr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \rxdata_usr[2]_i_1_n_0\,
      Q => Q(2),
      R => reset_modified
    );
\rxdata_usr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \rxdata_usr[3]_i_1_n_0\,
      Q => Q(3),
      R => reset_modified
    );
\rxdata_usr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \rxdata_usr[4]_i_1_n_0\,
      Q => Q(4),
      R => reset_modified
    );
\rxdata_usr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \rxdata_usr[5]_i_1_n_0\,
      Q => Q(5),
      R => reset_modified
    );
\rxdata_usr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \rxdata_usr[6]_i_1_n_0\,
      Q => Q(6),
      R => reset_modified
    );
\rxdata_usr_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \rxdata_usr[7]_i_1_n_0\,
      Q => Q(7),
      R => reset_modified
    );
rxdisperr_usr_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rd_data_reg(26),
      I1 => even,
      I2 => rd_data_reg(10),
      O => rxdisperr_usr_i_1_n_0
    );
rxdisperr_usr_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rxdisperr_usr_i_1_n_0,
      Q => rxdisperr(0),
      R => reset_modified
    );
rxnotintable_usr_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => rd_data_reg(25),
      I1 => even,
      I2 => rd_data_reg(9),
      O => rxnotintable_usr_i_1_n_0
    );
rxnotintable_usr_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => rxnotintable_usr_i_1_n_0,
      Q => rxnotintable(0),
      R => reset_modified
    );
start_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => rxuserclk2,
      CE => '1',
      D => '0',
      Q => start,
      R => '0'
    );
sync_initialize_ram_comp: entity work.bd_fd73_pcs_pma_0_sync_block_12
     port map (
      CLK => CLK,
      data_in => \^initialize_ram_complete\,
      data_out => initialize_ram_complete_sync,
      initialize_ram_complete_sync_reg1 => initialize_ram_complete_sync_reg1,
      initialize_ram_complete_sync_ris_edg0 => initialize_ram_complete_sync_ris_edg0
    );
\wr_addr[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => wr_enable,
      I1 => \^initialize_ram_complete_pulse\,
      O => \wr_addr[5]_i_1_n_0\
    );
\wr_addr[5]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => wr_addr_plus1(5),
      I1 => \^initialize_ram_complete_pulse\,
      O => \wr_addr[5]_i_2_n_0\
    );
\wr_addr_gray[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_1_in4_in,
      I1 => p_2_in6_in,
      O => bin_to_gray(1)
    );
\wr_addr_gray[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_2_in6_in,
      I1 => p_3_in8_in,
      O => bin_to_gray(2)
    );
\wr_addr_gray[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_3_in8_in,
      I1 => p_4_in10_in,
      O => bin_to_gray(3)
    );
\wr_addr_gray[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => p_4_in10_in,
      I1 => \wr_addr_plus2_reg_n_0_[5]\,
      O => bin_to_gray(4)
    );
\wr_addr_gray_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => plusOp(1),
      Q => \wr_addr_gray_reg_n_0_[0]\,
      S => SR(1)
    );
\wr_addr_gray_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => bin_to_gray(1),
      Q => \wr_addr_gray_reg_n_0_[1]\,
      R => SR(1)
    );
\wr_addr_gray_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => bin_to_gray(2),
      Q => \wr_addr_gray_reg_n_0_[2]\,
      R => SR(1)
    );
\wr_addr_gray_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => bin_to_gray(3),
      Q => \wr_addr_gray_reg_n_0_[3]\,
      R => SR(1)
    );
\wr_addr_gray_reg[4]\: unisim.vcomponents.FDSE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => bin_to_gray(4),
      Q => \wr_addr_gray_reg_n_0_[4]\,
      S => SR(1)
    );
\wr_addr_gray_reg[5]\: unisim.vcomponents.FDSE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => \wr_addr_plus2_reg_n_0_[5]\,
      Q => data_in,
      S => SR(1)
    );
\wr_addr_plus1[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \wr_addr_plus2_reg_n_0_[5]\,
      I1 => \^initialize_ram_complete_pulse\,
      O => \wr_addr_plus1[5]_i_1_n_0\
    );
\wr_addr_plus1_reg[0]\: unisim.vcomponents.FDSE
     port map (
      C => rxuserclk2,
      CE => wr_enable,
      D => \wr_addr_plus2_reg_n_0_[0]\,
      Q => wr_addr_plus1(0),
      S => SR(0)
    );
\wr_addr_plus1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => wr_enable,
      D => p_1_in4_in,
      Q => wr_addr_plus1(1),
      R => SR(0)
    );
\wr_addr_plus1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => wr_enable,
      D => p_2_in6_in,
      Q => wr_addr_plus1(2),
      R => SR(0)
    );
\wr_addr_plus1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => wr_enable,
      D => p_3_in8_in,
      Q => wr_addr_plus1(3),
      R => SR(0)
    );
\wr_addr_plus1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => wr_enable,
      D => p_4_in10_in,
      Q => wr_addr_plus1(4),
      R => SR(0)
    );
\wr_addr_plus1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => \wr_addr[5]_i_1_n_0\,
      D => \wr_addr_plus1[5]_i_1_n_0\,
      Q => wr_addr_plus1(5),
      R => SR(1)
    );
\wr_addr_plus2[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \wr_addr_plus2_reg_n_0_[0]\,
      O => plusOp(0)
    );
\wr_addr_plus2[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \wr_addr_plus2_reg_n_0_[0]\,
      I1 => p_1_in4_in,
      O => plusOp(1)
    );
\wr_addr_plus2[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \wr_addr_plus2_reg_n_0_[0]\,
      I1 => p_1_in4_in,
      I2 => p_2_in6_in,
      O => plusOp(2)
    );
\wr_addr_plus2[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7F80"
    )
        port map (
      I0 => p_1_in4_in,
      I1 => \wr_addr_plus2_reg_n_0_[0]\,
      I2 => p_2_in6_in,
      I3 => p_3_in8_in,
      O => plusOp(3)
    );
\wr_addr_plus2[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => p_2_in6_in,
      I1 => \wr_addr_plus2_reg_n_0_[0]\,
      I2 => p_1_in4_in,
      I3 => p_3_in8_in,
      I4 => p_4_in10_in,
      O => plusOp(4)
    );
\wr_addr_plus2[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF6A"
    )
        port map (
      I0 => \wr_addr_plus2_reg_n_0_[5]\,
      I1 => p_4_in10_in,
      I2 => \wr_addr_plus2[5]_i_2_n_0\,
      I3 => \^initialize_ram_complete_pulse\,
      O => \wr_addr_plus2[5]_i_1_n_0\
    );
\wr_addr_plus2[5]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => p_3_in8_in,
      I1 => p_1_in4_in,
      I2 => \wr_addr_plus2_reg_n_0_[0]\,
      I3 => p_2_in6_in,
      O => \wr_addr_plus2[5]_i_2_n_0\
    );
\wr_addr_plus2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => wr_enable,
      D => plusOp(0),
      Q => \wr_addr_plus2_reg_n_0_[0]\,
      R => SR(0)
    );
\wr_addr_plus2_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => rxuserclk2,
      CE => wr_enable,
      D => plusOp(1),
      Q => p_1_in4_in,
      S => SR(0)
    );
\wr_addr_plus2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => wr_enable,
      D => plusOp(2),
      Q => p_2_in6_in,
      R => SR(0)
    );
\wr_addr_plus2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => wr_enable,
      D => plusOp(3),
      Q => p_3_in8_in,
      R => SR(0)
    );
\wr_addr_plus2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => wr_enable,
      D => plusOp(4),
      Q => p_4_in10_in,
      R => SR(0)
    );
\wr_addr_plus2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => \wr_addr[5]_i_1_n_0\,
      D => \wr_addr_plus2[5]_i_1_n_0\,
      Q => \wr_addr_plus2_reg_n_0_[5]\,
      R => SR(1)
    );
\wr_addr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => wr_enable,
      D => wr_addr_plus1(0),
      Q => wr_addr(0),
      R => SR(0)
    );
\wr_addr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => wr_enable,
      D => wr_addr_plus1(1),
      Q => wr_addr(1),
      R => SR(0)
    );
\wr_addr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => wr_enable,
      D => wr_addr_plus1(2),
      Q => wr_addr(2),
      R => SR(0)
    );
\wr_addr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => wr_enable,
      D => wr_addr_plus1(3),
      Q => wr_addr(3),
      R => SR(0)
    );
\wr_addr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => wr_enable,
      D => wr_addr_plus1(4),
      Q => wr_addr(4),
      R => SR(0)
    );
\wr_addr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => \wr_addr[5]_i_1_n_0\,
      D => \wr_addr[5]_i_2_n_0\,
      Q => wr_addr(5),
      R => SR(1)
    );
\wr_data_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => D(0),
      Q => wr_data(0),
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_data_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => D(9),
      Q => wr_data(10),
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_data_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => D(10),
      Q => wr_data(11),
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_data_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => D(11),
      Q => wr_data(12),
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_data_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => D(12),
      Q => wr_data(16),
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_data_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => D(13),
      Q => wr_data(17),
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_data_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => D(14),
      Q => wr_data(18),
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_data_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => D(15),
      Q => wr_data(19),
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_data_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => D(1),
      Q => wr_data(1),
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_data_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => D(16),
      Q => wr_data(20),
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_data_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => D(17),
      Q => wr_data(21),
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_data_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => D(18),
      Q => wr_data(22),
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_data_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => D(19),
      Q => wr_data(23),
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_data_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => D(20),
      Q => wr_data(25),
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_data_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => D(21),
      Q => wr_data(26),
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_data_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => D(22),
      Q => wr_data(27),
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_data_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => D(23),
      Q => wr_data(28),
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_data_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => D(2),
      Q => wr_data(2),
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_data_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => D(3),
      Q => wr_data(3),
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_data_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => D(4),
      Q => wr_data(4),
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_data_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => D(5),
      Q => wr_data(5),
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_data_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => D(6),
      Q => wr_data(6),
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_data_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => D(7),
      Q => wr_data(7),
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_data_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => D(8),
      Q => wr_data(9),
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_data_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => wr_data(0),
      Q => wr_data_reg(0),
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_data_reg_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => wr_data(10),
      Q => wr_data_reg(10),
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_data_reg_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => wr_data(11),
      Q => wr_data_reg(11),
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_data_reg_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => wr_data(12),
      Q => wr_data_reg(12),
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_data_reg_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => remove_idle,
      Q => wr_data_reg(13),
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_data_reg_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => wr_data(16),
      Q => wr_data_reg(16),
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_data_reg_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => wr_data(17),
      Q => wr_data_reg(17),
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_data_reg_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => wr_data(18),
      Q => wr_data_reg(18),
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_data_reg_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => wr_data(19),
      Q => wr_data_reg(19),
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_data_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => wr_data(1),
      Q => wr_data_reg(1),
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_data_reg_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => wr_data(20),
      Q => wr_data_reg(20),
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_data_reg_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => wr_data(21),
      Q => wr_data_reg(21),
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_data_reg_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => wr_data(22),
      Q => wr_data_reg(22),
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_data_reg_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => wr_data(23),
      Q => wr_data_reg(23),
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_data_reg_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => wr_data(25),
      Q => wr_data_reg(25),
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_data_reg_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => wr_data(26),
      Q => wr_data_reg(26),
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_data_reg_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => wr_data(27),
      Q => wr_data_reg(27),
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_data_reg_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => wr_data(28),
      Q => wr_data_reg(28),
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_data_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => wr_data(2),
      Q => wr_data_reg(2),
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_data_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => wr_data(3),
      Q => wr_data_reg(3),
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_data_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => wr_data(4),
      Q => wr_data_reg(4),
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_data_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => wr_data(5),
      Q => wr_data_reg(5),
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_data_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => wr_data(6),
      Q => wr_data_reg(6),
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_data_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => wr_data(7),
      Q => wr_data_reg(7),
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_data_reg_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => wr_data(9),
      Q => wr_data_reg(9),
      R => \wr_data_reg_reg[0]_0\(0)
    );
wr_enable_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7777F7FFF7FFF7FF"
    )
        port map (
      I0 => \^initialize_ram_complete\,
      I1 => p_18_in,
      I2 => wr_enable_i_2_n_0,
      I3 => wr_enable_i_3_n_0,
      I4 => wr_enable_i_4_n_0,
      I5 => p_17_in,
      O => wr_enable_i_1_n_0
    );
wr_enable_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF0001"
    )
        port map (
      I0 => wr_occupancy(1),
      I1 => wr_occupancy(3),
      I2 => wr_occupancy(2),
      I3 => wr_occupancy(0),
      I4 => wr_enable_i_5_n_0,
      I5 => wr_enable_i_6_n_0,
      O => wr_enable_i_2_n_0
    );
wr_enable_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"44444444444F4444"
    )
        port map (
      I0 => wr_enable_i_7_n_0,
      I1 => d2p2_wr_reg_i_2_n_0,
      I2 => d21p5_wr_reg_i_2_n_0,
      I3 => wr_data(6),
      I4 => wr_data(2),
      I5 => wr_data(11),
      O => wr_enable_i_3_n_0
    );
wr_enable_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000E00000000000"
    )
        port map (
      I0 => wr_enable_i_8_n_0,
      I1 => wr_occupancy(4),
      I2 => wr_occupancy(5),
      I3 => d16p2_wr_reg,
      I4 => remove_idle,
      I5 => k28p5_wr_reg,
      O => wr_enable_i_4_n_0
    );
wr_enable_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF1F"
    )
        port map (
      I0 => d21p5_wr_reg2,
      I1 => d2p2_wr_reg2,
      I2 => wr_occupancy(5),
      I3 => remove_idle_reg1,
      O => wr_enable_i_5_n_0
    );
wr_enable_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF7"
    )
        port map (
      I0 => wr_occupancy(4),
      I1 => k28p5_wr_reg2,
      I2 => remove_idle_reg2,
      I3 => remove_idle,
      O => wr_enable_i_6_n_0
    );
wr_enable_i_7: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEFFFF"
    )
        port map (
      I0 => wr_data(0),
      I1 => wr_data(2),
      I2 => wr_data(3),
      I3 => wr_data(4),
      I4 => wr_data(1),
      O => wr_enable_i_7_n_0
    );
wr_enable_i_8: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => wr_occupancy(1),
      I1 => wr_occupancy(3),
      I2 => wr_occupancy(2),
      O => wr_enable_i_8_n_0
    );
wr_enable_reg: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => wr_enable_i_1_n_0,
      Q => wr_enable,
      R => SR(1)
    );
wr_occupancy0_carry: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7 downto 5) => NLW_wr_occupancy0_carry_CO_UNCONNECTED(7 downto 5),
      CO(4) => wr_occupancy0_carry_n_3,
      CO(3) => wr_occupancy0_carry_n_4,
      CO(2) => wr_occupancy0_carry_n_5,
      CO(1) => wr_occupancy0_carry_n_6,
      CO(0) => wr_occupancy0_carry_n_7,
      DI(7 downto 5) => B"000",
      DI(4 downto 0) => wr_addr(4 downto 0),
      O(7 downto 6) => NLW_wr_occupancy0_carry_O_UNCONNECTED(7 downto 6),
      O(5 downto 0) => wr_occupancy00_out(5 downto 0),
      S(7 downto 6) => B"00",
      S(5) => \reclock_rd_addrgray[5].sync_rd_addrgray_n_0\,
      S(4) => \reclock_rd_addrgray[5].sync_rd_addrgray_n_1\,
      S(3) => \reclock_rd_addrgray[4].sync_rd_addrgray_n_0\,
      S(2) => \reclock_rd_addrgray[3].sync_rd_addrgray_n_0\,
      S(1) => \reclock_rd_addrgray[2].sync_rd_addrgray_n_0\,
      S(0) => \reclock_rd_addrgray[1].sync_rd_addrgray_n_0\
    );
\wr_occupancy_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => wr_occupancy00_out(0),
      Q => wr_occupancy(0),
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_occupancy_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => wr_occupancy00_out(1),
      Q => wr_occupancy(1),
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_occupancy_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => wr_occupancy00_out(2),
      Q => wr_occupancy(2),
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_occupancy_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => wr_occupancy00_out(3),
      Q => wr_occupancy(3),
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_occupancy_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => wr_occupancy00_out(4),
      Q => wr_occupancy(4),
      R => \wr_data_reg_reg[0]_0\(0)
    );
\wr_occupancy_reg[5]\: unisim.vcomponents.FDSE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => wr_occupancy00_out(5),
      Q => wr_occupancy(5),
      S => \wr_data_reg_reg[0]_0\(0)
    );
end STRUCTURE;
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2023.2"
`protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
TCSZ2Ye5IRfHavlF8Mno1PI9xixWuSiNh3ssU1FQtkjW1fmNtc2c3x12slL242UQayI0rzZTqe6S
edtecLHTOnzxXpCZjjU8NFmgLPerTSDZ1W5YhyIi9j0Ap4YBpvaA1ojM0+r0Cx+dMOXohQGeyljq
+fnTaFTUe2678DxpqHk=

`protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
NIzZVKMB1/8UX2qb4BB+VXCafEKXsrn7axB1cJDPqDCzSyt/2KG1NEEZTDHZVzIr8Bf9501PyXmL
VowTAAXX/RopKyKOM1xJN/qLtqXxegH2a4dIkUxDIIclIcbv/smna9VCwI7m6JhrnKsNciTTilgR
27S/h6JPpZsZAEmsNxxTC70WQhQSM8TlHJjZg3KDc5KTnvC/mVTk6I05U6x0Bdd1YR9GBvhwRqhP
B1ukL/1JVOwR9Ce9p+EHFE/xyApypCjQPGwq+8IFQgS8wltVZHX6eSMw17Q0wGCY+LHduRTA+abV
LvAR0NPf7PKQUSCECe2mBbLPO7wD4BO5RAkJeA==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
udw4XxxzcaDNM1qWnRgZ2JEM1MMqnKwKVqha/krU9EyUAsyATjQEMBqjlOHw5QXMU2jjizlL20Nl
h2pF7iKo1S+7TS54Y/UIJANp+Dl46V/qfy6/yBnE4YclHON1k0jRao4C6T951tgXuCAIQEmXbr87
aJfL2dNqORH+TDKUBdc=

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
JFe89rPDaiIUicPDNoXCg8pJUoYRyVDoW/5yE4T0Cp9xDHtuIyKQVbC7jVb92OsgJ5GHDm7DH2D2
rYZKrdCIqPt2jo7DG6bcJuDFcisZb11HLlYWNsK2Vqs9DdsTPViykeE05CD5AgfDxb983x8F1meK
w8zjeGoD44djsaRA+lvP1zLhl24q5LWFJdPSyIT7uWZwhxHqlyJu85ToXLuwZQZO76Mp+1mitxDy
vleizC5rnk/4hqxfEFS21Qi1TwCz5hdU+H3nA3dTe1KRY+obbFP7sRWKfmr9Rcf9enRvbaEbLoJA
9ADkl72jc1Aqlnd+YCGq4EmbElbWLxblpamncA==

`protect key_keyowner="Real Intent", key_keyname="RI-RSA-KEY-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
IV5qOrW4jXfiGt6hz/YcNm+/H3ij0v503CF3Kvut91tUWldzNzyLt4pIZEWEzSmn6RcpcLNN88po
1kt45UdSBz+mL5HDQaw4J+VGD/cCBmW1jnOclCf82kwju1MIDfa2EKicjqaykCUROxV7cwg07FFp
clLfIwd4kxgSWnGzeZi1IGezx7OpBsAkBTz9ha4WttEm0+D29DF9O4GaQl6q8IBeA0QIrO10EESt
slfRi2evxdOeTZBVFoXU91OszneH/prZqyCsHeyvTa8PABTZ+Y4CH6ICZCXRn7QTNJgoYSGABuPs
87saNJgzomjyaO6IzGl1fBgMIsIurKw90DE8Jw==

`protect key_keyowner="Xilinx", key_keyname="xilinxt_2022_10", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
Eek/EeBa5kEiakvxzHC3fZ0NXCsvWnLN8FYKLyImepfBUv2jdVDY2j6Qs928DJaMO8pBuO9SGcu3
47rhcN1DAjZza5Ac83W24fngY1+YWblivVc8AoggXS1t2Y7Dy1vf9+ZxUdOvq63sje+fDJxapZwK
3HQGdtBX86RTaUS5K+HyI1FTmcIhUYmJWmxQjIxLla7FF1QZ4XpTCfqAG5i7ZKlYSoDFb8sjCRG4
XWFuk1dbL2UfZPxXZ7XHIm+03Ck/JsHtsjLCc8oTB/9MLom2HX9SjX8H6tFbEXR1NatCFWQ04JKL
kHSYD/xDlwjhN9CRvowRhNJaYSmKQT646hlNoA==

`protect key_keyowner="Metrics Technologies Inc.", key_keyname="DSim", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
gaID+cgqOdyoJPDKM9JAyimEjoxNakxuNjYf52N14HEyn4NQksF7thq/bXWc82vmfdc8aodx1+ky
i8uuKszW1WwV+apGSqk7YXBCxx3ACfMsPzNzeDQ2HVzGfznpQD80Eu7I7iwtz3k5Mr31iaeM1kQa
oddk6CkVESI8CD21PQHMVeu0LKLZJp8k8NHf3i0UOXsP5o768iecieYQh2VYXZ6HORDDyd+IpDB1
CAFBZctXco8C1w74wCB0LXUSYInc5ythxBURkPPTJ1GBuXpoQGZD2sNiI2Htl0y1toEdfgExWZ+0
+4Docnd9TgOGhAhZzUcj3c+6cQNbgCB847/G6w==

`protect key_keyowner="Atrenta", key_keyname="ATR-SG-RSA-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=384)
`protect key_block
tEBTlBoXowC0cOrrCu9pEZ6t9FjMS6GWThbzsXMvR2xb9HBcccdvXT7EfASM09KkNzvlYoyNBWct
0TRl1BNzzlomu3G857U6kezS+CCRF/K2qOhhxHFxEfuM0qblRVdNHoCGGMM4PkE/rt9M7IqYoXQg
WOHI1ydpZZn08aVL9QYJgz6ZuVHNLwSpL6rjFFDXV1cB82gVFBkRP/0NxpGW2WH6YA/MJ0czV0ji
o0umOWluEwUObdytKX1lfuNYimI0ziWrovqq2osL8J7NBKDUl2R6gJ51DObsTBgC8uyUHVibyNHy
nhzTpwcBeeXdtAueCg1BlHDIwglcMUdy0sBZEyHM/CLzpxgr1A+uUcmzlWx1drrc8lRNwGMFDDJQ
9OzoHBABtNt8N3bbO8A+rE9HtsjMVr1TxHhUTxBhWcypwra+xzsGykln/IP3JBwwQR0+d+V8/Vec
5Bh03crJTvJZUbYidozNoaPOfnHi0NxFDNdL7L1i75T+H6bqeE1ADR/4

`protect key_keyowner="Cadence Design Systems.", key_keyname="CDS_RSA_KEY_VER_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
GM0AtcDH85MjCjnA/pijf0ZCJap8X+OYUX7W1StOwznqG2XPd9DhtvTyqD0c8/7BTdeCzGUK5iqe
QiGwEcy1dCrSVZW0KtjFXllkYV2ai3/Qn7Bgg1YuzxifEFKe6ClTsByfgjqRdyZeNSAldwvx9ZtT
0ZhijV96K37zXwfXFeKDmxOZOV553ovWfXGekaS1EPmSluoDYBMQKc2XV+ZUXR7n5NI/6E3QdK7K
utsZyrFYyJdYW8Po28hQf1nWeQP6+PxQB6wi/P6sUzudntNcQ7uLRr4PTz6twPPqYwUF+7YW8baL
p/2EFPf8y6fBb+DOBCnzmGZvmq+M2qQot14r+g==

`protect key_keyowner="Synplicity", key_keyname="SYNP15_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
Ot2lizvbpt8emXxoZl10oi4H/aTQTzrHDg0mf7DDs3BS7iyFsRmaQCG/BRF/mwjlw+EbST4/x/DJ
d6Hf6LIa6mllnMD6G+uVHQ1z31eASHPw3m+WnPMr/zCNuebPcDitgiXWmq3SAS9byYvxiwcDvjn6
CMh89pvlx8xLiFUoo5j/lAPe4cPBJwSMleQLLB989s6rByi0lVW0QiLTzakaB8DHBMvhIYEfi74m
Lxby6+nYRGrAUKPOemP0Ag/LW83Eup/Wa0jVOtxzlj3foiYhg2mWCt2zyFhgQsDA+oEsDa/KZc0F
OUzOI8vFDrwPmYRwd2ejFI9Nz3/1mb05VQmDRA==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-PREC-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
OamBwohUIPOIa5bsJvu3upqnGl4f3jNYS35bg4S059C9qVDgQJcw/it81deNA5zFvzX3Cq9CiO9K
zl02VsdpFgNPjSwEO8F47LJZ4fHx99EmESBogsNwUNitzkuYTLCb7F7ZF2WSJExQ0KsYt+TRp2UH
yQEvpM1lHQYUXxzjw08qUI5ssSnOsQFydvP8BwA/6aGrVJ+LuEgPVdMqLBn0EeAmRsynxJ7OhPGV
DlvHQwtVuBrkvjQHED/Ye43ZIeWPm/xOcjNfZjYeOvdEJqTbaviR0Fo1LFx8EX80uvdFeK55ywDN
wzoZ4cVH87f6VwR1xHdo0JpVxrajZpSZ0jPudw==

`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 31776)
`protect data_block
xvkxl59mt18NBotmGuHJ9q5Hmz19xKeWDLFgWDwdRsQ42eVdNMdYEP59/HW9NveoZ+1Km4pmjEMH
lNutCXwTsGeJKUp0gLmR13Uac4ZX2HbnDWMr3QAdiVOwyzYCKmmwDMq3CnGXy9QBcHnOBIlgB3Vy
lkq4mBqtXkeYDCB3cLsz9U2UDQfVOdKzsyZA538fGKMYJoNkMu2/fBEIS3XTOmGXaei+rsG63R2G
cE7npYvN8OpvC4EtBQr+zpalBJlX4/KeFHnKjmCCNK8egdH/Iu03EPmmZFTXvQ3walBDGR0JbYc0
a+fQt6rp4KtTpmlUmgqHjBYO6O9l50d5Cq2+5zZFAlDuudMrFpGeIk0WKokX16U878xCa2QVEhsE
42NHekRUbAmc6c/nVe/95Vvh7qLlY1Wh5IfgFxqg2g37HgJ/LJxsJyuFv/Ht+wJgbB7GON79Eomp
xHbg5ajP5cEI2b6hnLyiKCNkcUIfHPuvGCpdvmLFM1IA1oDvBeV8uyq4eHi4Iac4w2wbcmMug+Sa
NA6mZ5mGIWHJ2th9wkQTm2zpbckfR/oD2wlRiiCS4//snMhl+07scIcQJucjLY82FhpaIycm9SMz
hkGDmAZXMxLpSCU4QelMeS6+506PvQoo2//EYwSsLmB7aQykbbvxss+LzW7WzUPKVoUybTRI9PVF
6zNK7NvV1QFcybadpQtQNmK014Tsqw2oN2K2rmreYVWKDRtwnQq5cL9frGqk8K8lcnMqXGvmiSP/
5cBHR/U1nXsEHsrIcxNceuCJkZJoUqWwq+31AH1SWW8YxDVnFy/5IH20ObO8z0lj9Rv5U99bWdjo
Ycx+4ZqqOs1b9kmiyZtNmYbA7Kc4LKXoxN41usR4wc7dk/eLuzFZFU5zli0LmsVrgVmDQmX8Zq+m
xTQ+ygywzX3oCphcTBatk96f/v8CIVjTcan6fbSE5w1M68nb1u2kOicqDvhQ7pRWeqc25YFMAq05
dkmQb2lz8zV7eeMloV3EXRs3mdLdCfNdcKPpUwhXEOSwzFTlxHhqBMV2AUusV8mRpjemm4MjTQad
PSkMYjiWwkl9MwivmCs09Ui8Y7sWcJi0U+68MPVQbE8U9YwNssG4Nd54OLhVYgInBB1w3xre0YSF
VpfqOteaMhp+ZwbFKZPF1dwsoJAHK90Qi9DYHZejcy9pn6Q/yqjg6djD+31gxFqjOURe85GzwXbt
DF4Xc2H7ju2YhC2DSJQhR21u/YwJXI3wnSCTVUVfe3dZkuqmVCS850jUKAbtBZOOPqEbiI39OFfd
l1IoIotUXA1ADICXRtXEyPiurvnz2vlKgHbHmp9ZZCzOvGn2ycoFYZwJ+ofZtxXDqUmXCvf1+7Re
8C0SzeyUkNzrTv1J3d7RxspkUGusU2Y4s06sp98O/lRZAnbh8CbsHIrrB8tsOJYAk8W1JTePWooK
udYpowtJrpKjjIr3OBAKz7Cmk5pdj2XGIHkDq8Y7Q8bxsU7Lvjz5hlHC4Srnums2D8FbMe+bniBQ
gn0NjIbnG1pmFO/ifhi9AEizoND/vicWWd/6KBh3O8hrA1HkGgE2wf6JIxu2bKYu0/niCwoc0opI
3FQe/DXV8fpjsnC4diFY5u3JusNvfKsslD2blG0R28r42RgPfxd9iu4IQsvjizEVKqXDiULS6unp
vw4QSyKcWkU9L0BKLBkGhuKkuj/3iA/taP6rvPZJ0cfBiZyWtfvRQGbHWIWZVxPvyJc7kDQI/oNT
gyTIFeuFkbLXP/GAnATddbtZZp2CVvSHIsq1MVyqCWkSp3j0IlvCxs6p9OQUeAlInj3oc0blKyIs
WyrROucx1s7GOthsxgEG8auCaYem7AdtWSzUYF94p2AhJ0DqAy7K7S9u52pKDPs4xY8ARCUqQVU9
+cvQIb6Puk1aXHqwrEOClurAvNGTXu6TEwSS5XYmCMD0NK1j+r9X3U3fYz48JZwjSnE9dzsmcf40
yJZwJ5Czfdb6ispVK/ucMGf0IzmvhLqKvoxZj1AyKhV2My77zB336vxsLy5+GsxC+RUx7IvNLkMm
Srgezod3kDYOUHT+Vgs6y3/0V3RHPdGPZBRHR7JL302Tj7N5biPRXX0+aBVhwbJPwjM4WYFmN6Wf
7lw7ngsAR2QETy9QaktRU2BLP7g8imu1cBVBjYG1N9GWR/8RmTFQO90xGvR1jtQZQEf9qgPYaBty
uwrpJ6suG+E7gOfhiV2MpCdpMnIZtAfGK0DtenEKeiYR97rVWUwa10UOKq99ph0M5ERYPed1737G
L1Esf2usN47N4ArcwazW7Hbd/XeI+16Lni4fATE4OULpK0tmkAyV3exl/JJ8kQ84qcbFJFZnGTaJ
HhvlQIcwhQy3JL9gpGqu4C6VFlJ1B1pSZG83vEpOsJWSXXWZplABQml9kaxzqAxMZubj2bFor0J9
o8lH76/pp7JQohPfUGo9rkfHZkLGpCbiff682z0SQ870LcBhfb91gWeReo/IqMVxz2PLcpnhj9Fz
m3Ch4CxkKL7Uh+7eRjfPrclgOex2OjXEhrOkI7isK08fPjWvmh0XcbrEFgvD1kiwtm4UtmK608hd
x4f/oDORf2Yp1acfaIRsst28GsnDHD/jjViPvuuNJtAsJJNo097+5REPUW8qck+ooAPqxWmJ1J1X
OLENAMk/hNcTe0ypFEub6zJSuGQqZHX07iQDOBqk+3Vdss0Pjmcp2nLf1v/Rkh74PVt5bv1mpDQ/
N0bb6zDlHkfZgnTSwZi2+BNQF024FTrQDTb/42vPX4dhLh/6b24BABHfsrrzO0htMZJbsTxvC6dn
qnge+SuAwgl6ZEMBMXu2BtfI/qbsGj/7nvA8V6bwCebe0ttPnnYZRyMEA/D3u8JvJNyIjWCwU8D2
+bkYIgI9QXdxnKk6wlFehmJWbMLibS01Yi7jMVhSCfQAJurgnrtJINJDQspqDekSGGjBVdV5L92V
SxsigjOaQya5XOH/oxwqas1uky3oZn/9SOlwbtiLE1qJEytF+QKJQG1n/Ab13ZZ400CSbEfOxdix
+49AmpVswxRV1+rcAf5ot1E1xaJR0XO5SmDABgRdD3r3ux3txexSPNcMRgnVu49LaGRjNyZRY7/g
vyEUIQ7iZW+N+IikpX5ljV9MZpBE3sh3FevIjrneABSZgTila0B1VMrod4bKQsMXKtBShc0yWq1v
wlaa7x8ZYOUcE9Lc4fgzk6WvcHJBGbEdAt2KHA9RRwcpcbkKlwQpCDtBQNixFVHHJjE7INZicIg5
K5YI1yeJl49eLWD9+tyslb5V04TBhdef7sh9Nr49EcfZjiHHOphw7zaXS5D1uQxYKzPtdub1ZL6O
4rGmZCHTvfpECNVHYfzC4YlXysrSvWAvL5j87lgQtaw35XQpXOl7oXj+3m5a/k7GwD9gZQiglRCk
PifdKH0N6EFF3R3axkMifX2aRW3rTXob4C/fGwyV33hGtu7UAUUTdIVyCsayX53ICYwsEfmxZyuz
Y3tNjBN/+RWajMmha6b2SorPujvZsYha+h7UBSMdPr2FDZDGKRF//17Rss2pbDyZL0WxbJN1hrmb
Vpt1au5SZbbQ/5pYTtaldnqR0u0+ecdO09ZNUv/b1kFRPe1dU1EizJr3gJZiAJqWS0r3CFv9V4la
Uzl2cOw3j8NK3tC/NJwcQGnpfDDFXVLQYo92iH2hwSNEbJwFbC4v92W+TxVgnph4fpT14dzG8dfV
6yYZcUBpu94TgJdym8TJyFFkCoucKaxwmQHqRhPfO4WZGeriYerXm92nIhgTz6ntxXeUkSYxnFIw
TqZEDfmGG2haF3xr7ftntLgJhaccDprVVvHDmQ2W0s1C/rBuH6ksHInNTcKbkh5h2eAMoTX/OKLy
vKVKbkpUzWoza2ZkdjoK9PTGy7ZC7BGqTogbj3BSeqKJEhbTnKnRmB7oC0c1aOAghl4LeVeX6/iN
k1SzSc2K3mCwAI3kAW1+SKwA4bwpsXwwJWJDLYteTAQrHZ442B/IdUIAsckcl0jvSLrKkqy/5Ars
QQBovKC69J8arF7zKEk+vYCjaFiQI1HDdJe3ODyusDx44IonVQMGfo1IVTX0Uj2AljzLby1uZlWl
FHw0HKqqjF+uqxMvkjv2r6x1eFuBqRJpKZopzOytcKftaoPthdERoxuxPXKgJV2DVEycZEQCvDZm
h2kkvXwyssyVRjN28k5iNBtVQI1YZBSzt9OvKABv6sCJckGupb0j+kDpVXcv41KL8bZxYDu10ZgR
RFYrHshRAG0fIkFMwbSATSQqjRfGnPbEYIbBXzcB4aM/cGYugmTSW5ytN1g0r6hR/aNfmRlgihBK
/AVeobmJiTZHZKjx1hcWZFlNQ+BVJAdstS+cuflDXmGGJADcaDCwo2HzYxtaQ1PvPpVCzJ/Tf0ZA
1TNbPrnlBtGB5DyC2x/6BisOWibp3yDCH2KeIPWYHTjLj34ojjq4ZEIWd47+2VjH/O5Czhpeq2Hq
Vs5Z9SZj7ddpng3/oLethY1b0AW3IlWIn6JLQAi3eD4mxLCosjxfX+kujr862Dp7YRNiSTR61vJu
A6l8EymTcS0+enY6Tv1S4yZxQ4ICWWsFBTb90H0ri5Lnd8c+Xbc6Xd/iOv8bLaiLBj9t8Mf5Gkh5
HB448ZTGbwiH7wMH7vp5TAHoenDgo7I/m2TxJ7FoP69pKx2UVCv4c1SI7MqAMHmQMXUIsAf8mMRy
2ABNfjtHmI+W8iGjPT2oTV8IYvJqzjsLnvrUFq8XHEyz2oDk5+ryPZi4eOPS+2sfcYcUmOYyxV7d
22WcH+F9CNb0IEFvia2e1USyQfFEodgsMTbia8UcVOL7Mt9uxfwk715tmC50qUhAUKIMaNHrdOC+
X0ZKZJ4ELJKBVRgPZOvhMuSsBmT2ymcNdA7xNONdRP4Qlv4GMdq2V9l6iWiSpd7PgYO3dViMVF3n
vaHCNQsNu6EYPkh9ACJX4RgK4vDjs7QA1pNqhARWA6Q6xwcc6v1FhvU2WQcFhygedManYI96Ia8z
bt0mUlzRsoPZk8x4fgXt51T9UI5icN55dkHjloWfh+Eif/y42akb0XGA56LlYW2O9I/9di6f0CMK
EQ3fz38ZsPYx5J2G7naFTlzL4K+e6fRxhB/5C+Fxj6DIRYhwWhkEyj95NqqkfgBsFymQbB+SS4BY
0Jo0KSX9sOz5qdC1fw8KdcGMLuIpSzKgdSvv/KwbSoGZfzZ1l+QvqwFifFbejnB6AuKzWbldGufp
1yKfzKVsqgl5fUe/3CakSAIV8Xdbqv/ssEuFTG8SyIQY77D7wDHtSBhxQET+ulrX+WdQR/j6F0WE
yXVuibdHsWwLkOJQGRgQAEQM3Bz+lFTovEEMJiDtcaULqQkdvce1WqWMjxWrppPykPph0YGNZV+g
fs3BnHoQyIZDu/qwZ03LIdnkwQ7w09AlgfbEef67tp/TR9Qd/KfJr1Fh4Vm/WVRHqVaq4GvyjXFL
Y+kJIwxgL5w0qh7rjqfI+///clxSD6Hbei23eF7X2f69SWHSnN2vfajodcOiErUdqSBPTkYyBr4R
8deOqHaj7peDIPjeBLsnFeEJUNS6MqPsSTn9D2huNnmUx5yevqnyqC0c9kRp5aLEIVfwJGE+t5bk
Tyb5xCJjwhbJINyITEMQu3Ni0edpGz/jDZUysFOl9z9kzmYnravSWSLw6bGSQFEC7RJNep5K9uRx
IRjEuV2SO+w1fLka8C6EuH16f5dOIOxvx31Qzo3wkvs4GCqW8PK2jEPya7tPzmk18maSIdo7WFiQ
58QpUaIxw6SAeYyjEn4mIQnNKcqYJwi6BTp9bNQdUmNIJLXWOYxaBW4yLw3/RkuE12yr9YQ8AbYV
hyQSlAl+MYgQSrGPDFNtHvZ1z0Bh9ECn2I+FRkTY0xgJfT8eUz7CUGYjip1LNdCL79xlLSYg7NR7
ORNwJrSi7+QMg5iHRDvW+rkWidM1N0BKeX46iAG5PAat+IQT2t1Omm8e91EpMbr84P1QyCLFxjwC
wBzg5s5TtF4W75mRPeU4BxjI5OrstRIlEb3tqy1+0qgZAauZpBcksEpxF+piji61setxYQI1zoG6
Vo+AhXtKGqrgbv8GfxnujQloyq7DCCWCywP6QQbbXCYcRNmxIZaSVFliA86vBQbAK9NFOeZn9gV2
cdKfhmMK3YEEr9s/LMKgoGy+wkgliYSClwBQyeEA63brKwdcEjwmuTLGUIQWzi1e/igWdoExlDkO
l/2286aeTLYCF8KmmVfYv4cxq3Rr83omsjW+vUE9WAHFNA+7/Y3BB3PI2Ienp5pI4vFnZjSMzXlU
RSPjqz7c5LtQoGkEkhms/EOpEigA0djwgLjJLFR9H7xBb8kk1HJUqOsOO0YAPYsWFzCqTdtjGgVU
JtxXdg8k2T4JdfKkZmOHXDZkJQQZqSKb+AtMpiL554K1haHtwrwv/+DNEtRqP0eOoV7H00Yrsg4z
tCXZYoV2WzQd8oAiJr4tpep3OIGObtubvMd/ZgaNI4OcODtGNgv4I5S3iKSQzpauAnhptRBygXA5
fB3oI7UbtvQ10A6nvoRR56eXetuHs8IwzMAGdxGgo0Ej50Zp4xJ+1XaLWJkH1gTFjEG3Krm0tiR2
jLIwjVoRvxwUHWZhOTOwmi29zL2dFUhguaDRvam1CzBOTvVTnl4YQWgvdTzWz07FEDCTVHNpJaOm
chhwee6Cgwwl5pp0iNzfPwcWtpVJM7Th8i8pWxchv4dMnEynSV3GGfA2hZ36ZFLlmd1dzwLiYNGA
Zbpw4TSSFSB2XK2Ztw581j9FnQ9Y2Q6/lXcXayhMAavo2LC0ENKlZ8oo0sPXkDgchrrvC7gXAjuc
xncJfN0O/XXgSRbwk4AObOje62b36i35OSjnsMomM+umvosjTTmiTP5LexmPX6wNDhWq5L9iFJvG
Zvsg7JKjtHP7zHMsX4nx1iQYkGBfoCANcV+Nvmdbu1+kKD0bYXc11XhkopFxlXMzWqNIZbHNhTt7
YFJ3ElERoImB4/o8GFzEyh8eibOfm2BwMRoHQO0rtHJsWyj0RgHOCXMOI4kKNSw7Ier5rLPDPyUh
zZoHKQTw348GoZp0Jm3ixQBqZu4v7McIRUSoVC0aA7C5Y/wf2hyx3XwibK+tRuVKOfW9dESkMKK4
7CxuWYGsTWJdopPqMIGnz5gOiulgiZ1qaP7QhDWHb5qcQuhEETS7xLf9gesf+pHRPNerarDeoAGN
xnL4MVWe8D9G0vwNgXvLWOekRqQF1g1M8iFXbqYzKPPcgQomCjecFq2NbccdLvYEtUG0oh4lgEMF
abJZM5lq/5/L2383sGeDMzCjtGygQJlXk/g9hq90/T0NlzG3eMq1UjvRtc5oyIw9XWbhFmhB0HLJ
loYEd8XOLwSofOIhAyehWMcWMlpUe0dW4t4d346p5jiZc0tcM4470EDVQlfo+vM5u/6QeQw/cRBy
2eU8nEBDPcTHtt8fKLZQgsjOnAd9V0ay9vVhmXa4iPENLm3UvA67gNnGFNjG1fn2iuW3/qCg8fH+
QXs5FFgilfPpRAQuVC0KHDSTmRk4gSzi33Ot0JM6Dg7zW1fxL5S/8HizWSD6IjvUwmwih5yxkMvn
O5yTM0rBPhRehkxBKnQgETq067ruNcFBI9UCxg2KVO83ryq4yn4plf8nda1o/PsRM2RYUaYkOuw8
lYoUDmA9Fqkb1P6mb79klWMi9vHgCsFmEwO4um+f6wxwTnR7pD941jHIchVXJd+C66kg97Tp68tC
P43bzmDR7S3uzyHahYcgg+Dvb4eKycB5Dl7b9+yGq3UdCsgunJakau1HGwKFI4lUY+NaLJadDsYH
e3m+chFe1EF3fvvTo02uVeVZRnfJv50lnmv9yWPqgzO2ScEDfJCnlEKxcISy6tOL8UFoUJd4JKKS
CZfqNKZ/94ugMe+DzNSccEvk45d0Dzo7/9VGTUx9wc+1NTCXG6KIsE7oB95N6nEioQfVlpYjWqVT
2WAEKqxnR4wuGpZl2/9yYAlGIbVYLZohwVyebQdmyxbUbp/5WzTywNqh7eCaRU1dO7RU4u+J24R/
wv8p+p+f7OEqi2aankn388ivqU6sE6BRbK/8VEXvMnFjm+hTQGjobRWinoFpoXCWtrwpqCIM385N
lM7UoxcLaa5GgfoU7dts6DmISjVScZVmJrIM2C8t8h80qg+KaIR0K/PB/9oLcEJLrUOzTeiUNA12
Q4rPiWijgxIIoyTp8BEpfv+uKUuBThPgws8w3b6Bim8ajjBOIVyq4s0Jitr8MoVvkSh4IWrHDFmm
V4uw5mSKWXk/1FmFeokV4Wdaz9F9jXOTKYAcWsiyJh9vSkFo6Kw1caNfuzp5mmtLphkcZ7RVQPF+
+sQ1RzLiIat341VFsQYsXjK0BpjNLZVaDkISrNxSPkVjxpi4dyeoMhnwYI/dezPcHxQRV1paZk44
A/WVYDR2yX7z+D9rnUz57Nb+4bWZu8XUlCERHieuJP0g8hLnWiKDQ8ycNPA+dG6z62pP0s/ciSaR
J+Ltn3i2P8B1by6u7D0vE7rUQdRSU6fKtslO/wj0QqIgNNbZtZxIG+4mBAcfF5DdkKDKbhQDmYtX
qhiOXOakO1tdgyubNhXhdz+cdBGuwyojhPEGDtpGYpQxEJjPD4By2wVsj3ZqDTpgPq3ASGKh/OR3
eSv+6Vq6A4icC8UHUPxWG5I0zDrd0Tm3bAysyiEjAiQP5hhX+UGPEXb9vJJbLN8vSCUsC2JSkDQH
OEXcLSg29XMmleOkHIGEl+SmbmC+xDE5mlfEFJoWuZ/9JhXm8R9kJ3fU5mKVDcuvTbIBa4JMFHwA
f9p5rCV3Lb+hZVLFoeDLqmpgZfPyxStrXcEpYw7ipr2nSi1Xn15OYiisNm+U4ccJFfdijG5OvabP
4OIjPLJn1sUlK5Bia5UAi5Unqtr5uzNDBRhRFdpmy+9DH5w5W9DgB2UfEff/AbT+LT/0djVaf7Q6
Nm/3Z3Ohl8kOfYu/EVhKDaieeew5Ox6cSjykaxhOEq4rfbiJqDXudmJt3Ae7wTrT1fU9aooczwL+
TPjU7aMaFICZZGq8hK738hN8WoaRbm4XCIYo9/vrmojsuL0udbw1DDnGjHAtlWk0NvvRvJBNc1cO
ccQvSk0Pz6lvrbGCoJFY8lMqYQ2kMHQSbAZff2GmvfaADD34CCaSoxtu+g62t5Ch6LeQWQ87im2X
f45lYPQz3STcwzlKchmOhk6y9CmF4U73EYqONEC0G3AIF+kyI3gTyyA3BDlbnsQrBzJM1UHoY3/M
ilM+zFJrXKha4ohzBNqBl/9eW/WeG96y24aFIXqPk0Z9G6HOz+g9j22ukM9/Dqu4K/qZyw4RSbZt
4XB3uE17toOREok9NzZWz3+TCZlNtio0Fq/UMdsgu8OHKxmZyOR42NoVw6+B6MHgHiPTWFyh7EZg
YQj5meY+RG9Vlu1lP9uXb461PYVGwgXzqPN8fxg7qU6liIOiyYcanwrpLLyLCDBbSSqcXN9frYTD
exHQsuay66uZxI7x7wrQ8PQgJP/UoFJSENzgLHqRfalPU1osEW6EO8AeA5wtBxzVGR5+lviMBulU
28AP9obu3Bt+Ej1qNon5+sNbD2ldJZXoddU3DW2L0PRkzXe1FURHW1tOk/tzS68PfTWEpSzDLmgM
zxHCU/ujS9omCcbSTrg59Y4DHDUNcqOTzqdc13lEmizLWo8fleJVqntrbvTX0+mgcAUbxky19mFo
62h2gl88jS5AhXj9laC4jTYu9X8wLvkZKMMqlXYN68ILPGT2DczMisTY2DPg7DzSR93gFh77C6mD
Hv6zbW6lGi/qYCGivsmzcJKaDRSepC2SoN46PbourlinBE+KxIWz6saXeeYRmXxmv/Um2FdwbLOT
wFIzVoXl16jQwbYLZ7cmr+9m5lB/2xCRxXjcXqCFlrgKJA1MmY7vKOlm7LinAZ0C2/LqrbYSmJz5
/yBoc1Crs4g1uKXX/lYb+MEUqNdC595LCpfyU4h2TXExtnnJnaxXBtzMJBkz8D/2dH9iVC5v6VIp
mHw84qwHaSVXXZBDklnvmyGW15bQt1JE5slVuGFxzPunXFFkv5G4ChK68Hifie80901ndcIhrvbE
B+MSSDtpGaMvtI2YbzXj3lk8fFirR8Wc1koFYLooTXPZygrgzsVmqMnohUMcFgFMdFwsVf7oC5Y7
4VK2KUdy8isLbgxH7tt0bK567fkgkfDuZTXV0XrJ8V6oSLxmIms6TMRPIQw5rdkmo0KVaSC8rUDw
Wp77LTE/rBFL+AoBSDMIGW9v1dtwyBk95vINyOAVdgH7ctatM4YaqjiLxBuTGDjWN2ji/LGVU8p5
LERfQ4h5FUrx43l7N1urLizyRU378croirxJNcYcVCnwc3q1oZSkiLapSjKImrqHatINeoRi76+I
pKY+CFZq1Mkk5lcQGuRdBblOFbUkaGU/UkPFh9K+7iGWpc0bZOFJEzMyDH46KHSSrqJggLENysl6
A6lTfDqlaGuqXxTyot04MqYS+xH7MhEIqXoqL/uFxrzsIgy65guPhniNfC6+CiFCzD1qLuCgelkS
e5KXie0sH4IhFnY2603TDgdAyh5EI2N2BzCbs0J5K3oUW2NQkpwug09Ek8gpsvL34/DS1TeGnC4d
sn5yQy1VbdlXHqozc9nv1zSVYyn4hXbJzEPYLQ3iZ/3GMXmAvizo4lTBu4V10eucXeTDeNsHdTXx
JkqPyCtJ/YriAwGEeIPJcI8n4HLZrca8zG7Z9I2qXbdgnyI6075wMGVIB25oMdW9JD+TdOcqYgio
VbF/yWSST5mhWmMlpwrJhnZW8nWKSMCtbOLxXUBE43Hqbj2f3uuDBy78LI7IiVb1K47+P8HXZAji
MZ6KCkEHMn37aSevV5ZxeNqoVtpRU5yRLpjPdlXctJgQLRx7Isj6fbNtj6a2dG3QaX+PKECrDK8g
Yu9jCSfBF6xEj7BzJYj/qwyxxYSXNZiR4rXPPggZHna0sfloi7yuo1zbU4n0+v+u3i0fBQaQyNA9
iosvApp1O2pRC/XM7QT6PVQpJVwlFPcpFYs0Pq7Y8lPNu97BNTSi7VIOVtQWkxWABCNXkzigZR20
cf6pHmYGizG6psWDoZEuRl/fFr3fiuNvLjxU8KV41FJwPs5pRHY0WjLjjNqmkniOEfz8TkgYglHv
frpNIxV81RiNXQEsifd8YXjzhDgDcoIaBxbAcXIfx5fNbhM34oDOIAZwEWVDWwYdHWFd09lWf10p
yJwlyx2O9P1bxvfYkiJ6OXJ3NrvaM2cz4oeONcisSGRaWE4vPbl5AARNZy2zFa8nROgK66sfbrGY
jd04lbE9/2rGN9XDvDhet6NqP/AJRS0OwZAXe2Ai92kqH6qA1x4+clTzeEWPrLUlgIwxVWxz+0n+
Y/4akWzstwfCQtUTsoCLA7fwUZabB96X9+J/cPlRVJ2vUp3eC+Ka9NyKaX+Y7YOteEJf0+jUE6CL
4IUfsu3tVrPjRjHlu7YO8LbLiO14BU7PTxQQ5nXknbJzjXZVFvJhY8uBI3MknwFYiMvDqAK/nmTQ
KUx73rQ0rXpUmQMm3BfAyIljczqZ8tFWVLlBN9eoF4LZCmOrglP1K4uR9GDg7haR8HdUlMJryaS5
hwL2y6ohc3T9KF59HvMVGsPbvuijGMkSAGloAN0IdjAJwluISQD7IEP03mM+4Iby9RfazuOLwaaK
qytBE1EnhqKHpiHgTGc9eowcjKC8cOW174PAKutba96iMu1LNisw6yxvtdrfPtIAV5xrENn6lH6d
XT/e+wo1sbsPESx4DpFCxuOEKT+bWN8mWJaeT0YMSmYB1PICFwasOTIWzR96g5gmHdFoFKvDMI8E
M45eZIwZXYkayPAXd9qGNodboaSzIilKi4cxKKTDcP9Qc+Dy04cPjrTeqcvp1rp2DPVFYzs/kIzS
qMZD4jlf/AoF5oTmm8J8gsT6gGuJktJ+qVaYDl1+iQxKwfqcFEKig9ADRBXrGdzo/WP6mQpIg7US
tJU64HdH7YJSAiqHvSxBmQ5MfBBP3IIrrOY5aQrk8tyOwmGhUgKZtBZzD4Iz3TvUL3qRHhJOHWOl
pEU2rLDif5QaEWFGwoQ4u2kSNQ4MUti3r1noNXx+/VJRQSv/y4XEpchxo09CuskH34qHy7xCDK3M
rryCHRE9F9UtlR01fZJQtY22sutFYR4ODZWwi7WzDl8Yg7sFy6SDRrQnzNpQc0qJfuu2wIAaOyUn
2oGFTq+KiYvyq+WrNjUSYaHUAguYU81VzOUFriXD0rcJzYzeDOTXsEK440jCATM0wudpR4BSrA3J
N4EVQUHHXgKkalQOgh5Jg/EnHGBogRd0Woz7/ZSvuHKv+p23qp7MJAVGIKQlPP+y4CQ+Zt7onZJN
UBYKeq+KbfWT7gFlLRFU1Ntc3xUwaPiBNMkS6CPBpeEFb/J/E0xDmRPQgMYG21PFM2wwi/bGA2om
UkptL6uXe82ugbOlpcEfV4nI9JBYSfHvJQdCtM6zv4yc5nzB04nCxTBXVV3/qp13yZMuV229hidR
4s1hXfSc1WUWiWSODjjBI7Xj+59jh2zXymxrtDl5ppUcUTMppWRe/RlopXGNcxtyueNW3PtjG3qV
sFvZmdcYjeKe1VrTPxCjyzTbYNqdbsuC1F0Nc9P7az+eTkxf6Kw4GpOVe2+bgUgLMzsEH6Cu07Sa
TLUQvzzzSUdvhLRp2hOuUWJ3zwtvHoaqOYOsEHhTrrxiH0qtENS7PJsqjNrbFMsHE+9w0Je6gna9
JXFjbkCwnlAwzvZec7yHuA3NzNFWRKNx/2jwGm0f8XHyxGVbRcrhvkDAZlEO5x/8cahbeb4cX8hK
YtcgAwaJsYrWEuXxlNTQpcMxW+m9dja4iYHjgmBc21dG7rMnf54SFqIomtKeOAi9+N5b18DIYXf6
pgdp6QL1vJZp9EjA8mtU3O5P2oPm2VI3Ek6Ajlt4EKantgaIc7qgZiUqEgXVfB231KmRxbQXKfTc
1r8RlvdIK1m0SNO5FvHPx/CvJDC0TnCHGm61GYd6ZFlaOERENjldyCoaS+5CjwK4t8UrR4ucdQPM
osnnFbP92yb9SBempPUUrl1TM7w05Zy911kAz3nqaCmXYYAv6R0ZUCO7tU8svMZoeGsKeJHIY0Au
twaGRlky1EOPAIHUZaXSjRZuMZ98wms4lCojoaNDx3lahUac7bLKQR9v4PFW3LPNsvk9xQYgb/3x
eBpkderAppwgJwLjJUgsSKmEHkKrSAfhhTFsQM1PC5grOJJb4O8TZwFSoZZwJnrHJFwk2oOkCAFp
g+ABgTFV32L8eA/MYtLxiFjEWbarsEehQqHgmO0/RrhFdhA9R2U6BwP5xGrcuCQOqKlm+DjusB9z
Z3K6w/Oic0RukIm6DCNNBk1jVw9IGyTDWEdg/aSEG4WvXDuiPAyhWoT4Jb0OlBRXUwLnXrkaMFn3
ms21crPZLFQ+qstZEnhUBEbpizggfpjkE0xEZKmQvKIi5XSF3x8Ad92TYCudER6LuW0iW3L6josM
LdJeKVfvEoubXCwHUEFdIEiYyBlyaj3OZNdigmzOqxf3OrbZWDXoD0XMjVXHLGFjHGUV24J1DiGC
DF/NPMrP1gybTmt28sMcLOasgN1nzCujCrKvL96i5LQQrCEGNMAqwqkOsJsFC8RfZyXIfHOEl9L7
a6vvyTn8yhl0fdCilgqi/BVYndMyn494RGQ1FQMniUfz/G3x6WrT1mrGo9YA5NH/THp4ErLqf9SU
kEZz1OdBStmwzZYNKAvyOBz7kFHaz+XBx7yg8FcuUFh8QfPH6ouDgE9wwEdJ/N2IQ2kousXIFWgA
okGif4Q0gI8fPtn87VjsduxzO11YWpf8xAiho/7WSF1YK+W4sr3mClM+4UF5LAlkqM1t1YOVy8i2
FNZ/YNltGUjcIJe7V6vd/OWAeC6aNsiXC/W5Rkh+OxHssnFMc9wt+eQ9z+6Prnaw56ZLYdKmKSUn
o6EsTdbKu7DYceH7pYlyjVBDRtRTmpjc8cQSAeBSMTgOPfFEulXvH1Sk0mljaNz7HGp04YgoJnK4
lnC8OqjjLPwQmRC0/ptERLUxLWiNWYzka0O2HGa+fJyhQYiQBoRox5YKVmR2XFtRJnbcbRPfEurW
/sCvXeGyvKMbpk8J7xvYn/8hiA4yTK6f0CsyrixmnK6OQEPfr0m3D++/Gm152cSsl4szE7ibcnAt
u7KshZ/vNvSQw/vBLcnym0FDTlSPJSmv+r8oJ71rSSdmYLra/bBlX1Ao8kwLD6uE9kbAXtqsHWB1
Lz3R76363Sp3o4mogn7h1PhZWcouuMuaLQy+K7Lu3zbmcMTx7+jQUfXu/1/85xfzRMgTb7T1krEn
JP5SjNzFHy+a9ZG0NtQTGsrIfAA/D2u3u3d4Zq1PebgKR4GrgHc9s1fL7T9+fGqtmk6Jtx5giqU3
YHLFvzWGxdoniMYMv/HW7MU16DQePjC/JMelHnmQYa+zWgRCTVKsh+9mVJE3iGhemyMEo4UwD1JK
+gt1RcJXxP/eITmAElsLooWpe7usYJTbr5BlgZaveRRCjQYWQeJrcp2K4s3Ak6vu+abj2ielGd5Y
8DnyAKXSeUHpqJe1ridSSfDYWvdlmsKmIcr00m2Y19TQ48PokKALa6t0t2gg3f/EzkrG78Xvjet5
VhcFgMJotZL8UJMKNHHTItXJjT2n4PYgGHaDJU3uhSxgaFbFyiyoFPhV/fM3z/IRdZaPi9ZupHeD
kGKytf7mm8dp39h8eQwNAaTFAYgja69KEF8rZC4hs8XgI2e+TgONcQu/jhxtAce4EFtjlMW1PNYK
GTdbI0wg4gYIR4mOCT4PwDCAYiDD2zhd8NYhX6H6833XesRL+TTLWth5HgfkTuxRCQt/EeqTrJks
JyEmPf2Rbz1bAznD+vjEvXeIVnzN1tkBDjY4CDvgCmTQhOMKbHNzmNmbqL6grpdk2YxtTdHWHBBF
61bd505X1cVWJssDzOV5QY4DyPCHJDoRpqXFFFck7/d+5JtVIKksVV3ZM6AgEquJRNO1UTXkPzle
l4WcPMIPTgQt8uL+2cklvM8heXYW9VHXp/CKdW7wZUxZGNXSbEi4roji6L0STkFEo1DWZLf9kV/R
abMu6Hi4QWKQTrthyXM5vEKtTn6+LeG5H31aIzIRfkuKtZty6MZH80anks52JF+UzDwl2WiWie9U
u4f3CDSK6OqKH8gMg0ZRdjLFSI8jrddeQ0bOfrWfAcAuCN8p7TvTsS5/oI1E+bmXVDkTDVSq6uMg
X4MPpDPnlNcRG+uHDUxw8wy3prNFDHK33OgsQpSGuGQ/knZyx54Bwbkz+H24NLzg1pHfx+un8YSr
/S9c8uEpVjxm2wzTK6GodsfEk6J4R9MGiWdJrVyTtdsOwydD4lcFdZGVELm1eFvjT9fUEWuEbapn
g3e73nqRWkqUET4XlK3RYJy7b8tGCIm/+rBp7vjEmmnVUDcRKCAE1k1ND0pVvti9D5v5DFudGK9I
7ETCIdh78vGoawvwCOiybZQYZvzwpyUHyPwHkxr2qxejPam9PkpFHVlvkqW54nlxgD22X/KRiM6L
R69WjhvXH169BW4EApJPaDysYoQ5AQpoK0e/dtcvrV/JWp12bAUXYp1hViu0Ev/Zu1pfcPhIqko0
Xh9kwoV3dnGpWypD0r+Z6Jg0MgOn35euxyEK6V2jq143wLC6WriZBmzjIuo9l9jhUN4mmNCyjfdc
H5btduSCh4DLVbVAxR92DndllGmv9xaqHFgPiAcPuvZMrOdsD3zK+q1lpYUKLtfEG4CqvFYGlxoi
QurlT//tMfC0Du9SzLecgbPfBNIXcdWZRXTcDRruH/RenGxk+ZC/n79ZXdaR0XE2IUfPcg+OrP3r
wY3VEaqBQg8QXla9eZLqgBJaXkZqsTsDB/9tiGc9jGWUu5RUzEEtbREuN5rXpJ5HcfKHL3gZiCcB
fsYX+kpHYOHp9vQrx72KOTVt1fmzIAY1sQWOsSFGiG32ufWaG1dKDOk40b8MgGaYcCgBmyDr4frr
y7utoG1X9oxp0ARnK/grQMRCjxTUeAV3AUGp6Kp8KH7+D73S1xJboFLm3sPnHHQdMeE/SRCx1mJT
ZPtkce6qQAB6Rv1hgLyrG1emVBGWEBj20ubzYLIkeILHvX3V2kkMptaonJ9U/sdKfhyocte34Uus
/sEV4HfOt3IGLHxUHiIsNY5E9a4LdLaW7p5Q0+YlHp/Xq89Vs9DOoO2AtQfE+aOHb5QVHfXRSmon
IKaaOJ0XQUjPo5F+hDQ8yD0L1ISlb06xeXPgjUs5sc3T55pHvb98g9NljHY6xIHB+1XVZqiKB83n
59wwRHdX6ciMfafuHeorCoanJPZWx3ROXb8NwmY/QC6+6wniPAMhhCVjo4F+hHKIaTpCns10G7fy
W1IOuF16ujkbV0HhIKJEyYnHUKUS9V7N3LTO2OaIYBR/4jff89aZYPMwiEiVEopxsnn0B3fnlm1z
Rvfk5BYEM80WND9sV/G1m0gURl3uJajwVC1lvGySpCYHZ+pFPcJKcNNPrhTEX9OhmEz1KO8Xbu7u
RARtgMYocsTmFkZSkCmWncRN/MpyPJkZf/XKGSLcBXH7+LuJ/qZMr8UXAnhS+v8n+9la7sHMbt6k
mUcKMzaIf1UwLm9G2e5OZPYLDSzfFchNdyc5gBpT3in+9aplxMmOZyd0KaC3wM+OcTakv9GUz2Dm
C4xx6NHDAzdApNSRnsnk+1pqi1vZx4a0O595d7+Ag3Fy/dxruUv7YlgllXhfEbKO39OmGq/yXCLE
uHUXLhW4De4oQQaeAhPz6iCxJTABqUyMisBozLWSNDikee5TyBVNGdMyS1NTEz9yUpYigDCgebQx
A7aemG4nk2g9sTjDmkPJRxEYZq/9rFRjx4PAxXGb3TEAVCrLRl4xJc1rpxu+pk0GZVn72zO1JJBx
qX/VJSvkS9gJFGMjDhT48yPl5Agh0IpeEPNkTZTPxHHhdbFpx5eAZMa56MpZgWL4k42z2TiW1YU2
F/Cg5kZVC80pwCZwgEp20x4RioLIWc1I+5kOe8DwypZa8Mxd7Nbp2tGM9Lh1vt5IJMD3vCN25qW6
FoXVrcTUP4egCJCjYZ8+VDPnmTl/ZR5ZEUEtM5Qz46bkFwSahE6vOcYv7xzR1JoBLdLXRJQN3Vxw
y7G9sPLnVQRHLmYeAyJPGNvlrjYpuMwjP0YHySAklftQMybzeuVu1s59B/fqrULcifFt0Wr1Y0IQ
cGTcJJa177uJ2NDE/q3r3GovV42OIw3jYO0HwMTGSZdXYs5dxVo0apusN361uxscAEURvFBLEGRF
tFFfA/nlA+PkWTPa9QHwpRjbJYdiVlH9M/txkLkIio6Vv3hT82aQiiKCHcZrRn/fR4Gs/w9zbtSC
yACUDh+rKebUDr8LGwBRhg2UWnm7wdjbnmP8ODvRbQIo89ik5jUNaD0/UHt7J29hVWnLhoY/SA0d
rG5yn/RjuGoJZ2fdNYE4N6Vw4TZrgIiGBvixHaQjjbAcLMu9HDkMMpUZbFyrSBSZjpG95gFv2cRW
HSv5csi5th57Bw4GYtXbDFjQVF7aWfTIurzSqMCsQSnSbtlPb89qmTeMLCuSvb9LOm2ZFdnVRbWR
AvSsF3ppvW2/wGm8WRqYxK+9+p+Ms8rfh89osVL1oMt77uxI0HgB0OhW5DGNRMGRm47iseh2diVf
DVCs2R7adYEkOBuUqW0zK4Wo+hMYIyUp3WDzhkyG45JAEhzs9qD/5RBeGfuY78FFBCoNv5REOsd6
8gw2205JUkS13GX4khWnjdKD7hRMnQBOWW+5iB9IJzv/Ks0OPUMxRh6Zyn6BS4uaLhvZONtnkVIk
9qxnnMm/rs9THYxr4GvmCx2t9qaJMEbD2+Nu3IkRhZLN5oWvBIovNiiZYm9H84uPTdeMuHk6WIcB
NaK5B9rodzwbg1TOPsP9qSGvIX15LIhbD9Z/qejj5K63rxUobLWUI404Ieaz2kmE1WcDeIOHr5ab
FqbgiKqUIAetTbvGJyd5ZK0rBbNYg69WGQD/pGbRZBDyuBiZopYYcEGG+HuJIRtPdf9KBlg0BMp6
qPScf0TRCvLrWU1EeDekXrQlknOiNmcjnlzrwVKLvbXoA3nMNxg1e1clcTUNsU7xMoyqIC2SFYjS
J3WyCaPYNk0i/Q7kznE2F6jxXIKdYHyINYNiUJOp9hdD9HX8C8VtBhxVG1FHgn3npOzS+GampgNm
c9qFylre2hopjsepLSOv/qmJKCJBkRHLVWXgB0ee5bl78CAcDXCNSuF9jxHVddGSU73r7WHpcX2w
GgGZneYaL4NcYtLcU9mSJJscKjAPban0CWsIjs8AF3XzCpTL5x5SErfVZes+mpKbYlRZ+sxx5Lk9
6E7R42OMb7XlUdnIkHDrPuwJnR21GYDH6rkA4PJ/SCApGKiNJLVLWcQyTC7IMPDDOZqFbNz3ZuX8
0+ZrPlNXBnTS3f0xkJEICqKaXDDCBEwtXFV+2rAG7VWnWhZeh8cZWRia66Nt2o7I8yjjtREXfIzq
6Cy1m066PyIcd+q5OxfmzMzfBN/bjCZio0Cfc6lMezZqePOANyMIFjk4rAGEPxkymx4gYVGJc1Vx
spWPzhYDiyzI0jN4VlME0W7YZTNdVrpMOvAjSPRioBGo4j2bUV47p9bQP/D0ek1nKBm8QiNuHvs2
y7GGcvv++30hBVT5PwvjMWTm6bvzfma+G40VdgBmJQRQJUb6897ZgKOogsSJyM8KLK9YLaTrbUTT
7BiTD+7uDHIta1w7EoYpD1XuVO0hHyzNxIrUCjYxB7ue0pwvjkobcTqMIXCqlxLAVsrltcUBiiuX
YLPtDZxQIGfNi5H1/YG99CTT7bMLfprL5/7WDPlVmc7s4HfploNgetAJNurokXt/PvyN5a15cUtO
ZqNROr9Hgu3/W/nzBInUzi86gItmLHJWMEbP8ATxni+OS60IWLQh+KOo58TGtiWFeXzmHrFwZJd0
9lWOcx1nPMlay0frGiX4FcTP7uYYnwKGUdXb1hlcq8vLhKZDus9nJ+ZfhhThZWf9Z4z+sodlKUVJ
CUwgv13b8/83uCf5Ohg3aXHMAfS5/elezAHtUB4Ez89yA16BZMqSO5h/w41M1cGMDVuN5Bqys5xA
7b0Sw6cWGds+jOSZv6Ur5beRFjjyoXFOYmXJHq5rVy8ftM6UFNnZGEjhzs18H6L0H2IL/p4Xww8Z
+bi7CU/VBI8MbpQwsKVBzekmwwZvvSqKnT1iRtjIcrjifTFge2yFNH4STyuW2/5l7K4hlqwpohr+
HK1hdrwpzJ1d6Bo0iX+7rEuYII55JppBy0iRiqWHNIca6JT4oJ/3a1/Kc4ODzLAuYv42dT1fg23d
8M5MPsRbfMabDk4MxrS3oUcRX6bLrHg/YBOrRd73yVxMebWGQysaW/0ZHoU1ooTyO8UVbnJglY9/
6zGH4Qi8qiSEM63yZ23cqdn2v/Nvz4rLbZk8I6ht+dvEv9udVShxWZrLuF1/IgPDKNTRsq5LQVQo
eg6flE8TeDoifXvaaeGZR0e2rUY/Qk0TsMSdlX42PLaO+GRVYiMLsqfs8EmeJ/Kc84Gw2ewe5M/x
5nR8NcsCHrUQNdfxKTGsc2Pg6ukb/K4i8hifLso1+kSkQMnNnw/QlPLbmlupkSlNu+nEYIqe3lLQ
WyDIXIdEh/vaIZFL90tj9ULvPxQhqJqk1TnhPWmb4k2pvo8qS3uFV9qyFgCcaS44gwIo7qO7l3M2
vUUjisZUMVJYl1cej9XYVQX2G0oop+nJaTscweGVxYNcYR0M9bWW9hMGUVD/SojbLPTlT6PpOtWt
WAiEaJne0SMIReUnG/WDR6BVgLF7QnBlJViW+xhOzKvnSepODrFvP2BpIrwGbMLrzVIx/yyMLaku
8x8B+tULD8AIBYdMsSO9P6VAoEutq4bEwJw2etpU+1VIqEwKH4fNyixvJWhrpAG4bYt37Q4EOK8h
juNbiM225WL2kfDVjg2//xc0xLvsgtvC9usZdGOjqnHnE8hetnwIjBzOhQSvrVo1/0/34gzp41HP
ktNQ5lk1HfSLjSq1rOXAQOPVSD9R75dP1SQoagHBqAcLhRLB8u4D7EbfwB3dj/j97A5ZWDzJQWsN
7s2J2Fl0oHlTvh6J1M4CTsrNLhbf4hoU8BI3YWSkwrzhpR1wpFlnn8CZrspEZ0lFRa5Rf1cMlTUY
flSEOXrncaGq5yeDPzhFKuy93wZMRwwEHj9TbY2BXeYYpJ63INQ57Yx/z5ajR2G7DTo72hjxHuMJ
xw0H202uutoXvRzguix5PQZ0onnMFgYhX1IXHjuWbvLmad0tNgQbyCqHaZ7KpzYFegG0rqKnQN2K
2vLA8ZUequ0364q+f+gLdvRIXnxLVWyOZv/p0jeM7fMUTJJuK3N9/YTw1ML1asAd9vk2URQgO7KM
hcedtz5mBSJaYdfpl3+IjJlO7mRnZ86vtAhQVZUQtaYsLq2FkCut/st3glZB4lSGS/1TeHD4lrpO
N5bEeC1xBoVv6xkupn8NcKM6KZsMVmwXVQEyW5XHr9nYenynRsCaaVr7U3VZc7TBxvvITzT2tssM
VNZL1QWXWk77GE4KF2jzh07G6MVeGZq9gk33vqYGtpfjDSqVrfLBW9MnhwrCBudos8w0EzfVrZJh
vbM1r72PbVrPJdP+i75mvn2yDuMpj1XMCOqiiwXolf6we32Wdz6vDn0nhcyDStnRetPbJuH20cty
gW0XOw4eSJ2zjpuAgBu1pxyIk8WW3rsCvmi0QiNcnBtDKPJq7P3MX6wipnx6pwtkRs4MUc5tcTlk
j3Y4ebRWUoQq0kucMxSKsnyn5fa2uaMxHT8WcdZ+tzsKESQN+rdhEvrzpLtLx9nHYNRG5ValjcXD
aiXjbnV/qHuJYM1x7+otAsSZlWCQD5zwC3BtAFtau0GVvVadKlm/Xax0trdUVPwXSyNx3dCrxU1b
ZHylx+1Ii1468Up9vMydye56Fno0tS2lMuBxVuXt+4aTaMrjn2WRBDlxvwAatrIy7KdyltuoKwJ8
4QNLDBXplzFgmWWeBcBlVb05xwXIuRXLEXCOoXgsEPc53Ynp/Mi1U6RE+x61msKPWDjdxAOZTTsC
0P6B+Ktx8HC98N6aPdt1uSeXRywiG9xhGTBWcOLsjgEF1xgTQhHso+QjbsrYjPkF4EaQmbGlQ8DF
ABd56q0G3CO4YwWOt+XhbbQBdua4iPk/LKCZfWFddTk8Q3OjO9qh8VbuK4eqDLBz9tMxwaQspaW8
ndPRETOYJqZrDB6mVYJdAS1QbuvxURzO0QddnkSwraAHOr6hQQ/1xnEShCzbPcNjyrIKkGyoL2PJ
kDo40CvJeeSpPSUx1TvgJ97a3iO5rTKn4/hXC9KJuRSztj8RfnoLn6EgjeR+WKsNPn92svQO9Ewg
Xm3/wWfiFq5J02V1+s5CLQTBdO/rMhUKAxMbwxm5qpkSM/mIDkWXp4TWScomV9173Mfp7VgtD1Xb
J6LgBdda3zVWcS3rCA2+C51wXbQoxiA1AtGoJb76vUf/XuBksYgJNXpd16JSDsRuPhvKv3z8pHnP
bqV3VByq/TFXqSP7U6mKruFr6gMGmzfcPadQKO0RGP0D/CjUC9QXIHh5MjjYcw5q2W/80lSoUixA
6BCZVTHB1jlxUn7ibbAqPGPmWFKH5uhbdE9RExq/mL+eYo9Erd8X5sH+GDDjtIafJ3bY202Hdbku
3WC7VsI448eUxl2xciOfkHNl31UgnsvPNF/NbQw4WZCJg8NllFQeh1qkQW1k2etHXnFpUdE+cnTw
b6Ibu4YF+8YvYcyBZfgkcuspdl7BiFzAdf5YDDFzm4mDYMatQWG+iyJOgWzkcK9JIusJ62Nr4RnB
N0Q+rttn4XIkwk//6slcJ1JK8FNGlIMIcdDOS2rLN9dkBc1Y5vIwnIHMXL1J4XX1L0EDxdI2pGLI
suurJ5TwifsiX1uz/rL7Bn5LQDJxyWgQps0gC/hueX7jfs0DY1ewXubuUIDUa2EnkdPxOQwANjUQ
squVXhW4AeXakpzJzLkoskkOcfttkFttj1sDKSPP6qrdqdB76MMNkjlnVmd57oq9sPE0WzvfcgDF
V8X+qtwz1c9XJ91sAbc29O3MzA7gt1yxy5/gBui7aXzSLnhjkWL/pyGh1eK0lC0ieIW88fw5PXdE
9PnD4tULf/Nltj9+IuJu88wXWFYxyRwlQr0+17lM2c5hV60DdHxKma7ZD/4+a9/iqZa2vVQPAzIV
GTZum3aJwE6GIA39QdZcF+ElBhhXqQEvZt9N0J7WaWKIA2vG0ags0Mzi7GBbO3La7gCcTimMf7UZ
UvUpC2fv+MHG+5kufS17z42W6CnmqGQ4KibUbfgyxBYBNbbhFzy6i3x/SffRAyiq8xWPUjU6o9sr
hq9cOeeafBT5GY1aN2KMeM/IGVM7MlGWx0yC33l9O4djCos2VC75pajx2gCQxQ82TstlLU2tKd6W
+J5RFe0O8dMbxerSbr9/8Z0C+FFFwoczBjnjpr9j0kxaSFzm/wE93l/d3Vb22+XYJfGebMMqztp2
OPIaDA1kHo+FD8rBtm3pvp9Ml2u1t3z7eZupMnMpXWF330wlbv9CnCf9rFYwctCnrzAbleQqir8F
9rU0Srbk/Zf2fs4nSTNa8AZBKMOtDcQ/GhaPCf4Z8ZIvjBt5Vzrwep58g+eOTyaFQRW2f8uT6Lg3
hWGZzrvf3Ox/IPAbpmdnBS73EJCmTfnU6vcUqpeByofyeXXFsEJKn0uCx2aA7FKQYyhfMm5c0PCr
hdoI3txGbb3aKEQA9JEiGdqoLa+yQTZeA3xsAwCc85E9yy3P77+uh2ulMltOWHjR8lH7Z+m4eb36
/WmYoo2DGMBBr+4BJ55NFhnZCCzV5C9db3bHLFqecFvYL/JcfORsLbIlkf6ywg+6FHkHqypX277W
ig1qQUF4naSiN0Lj9A8OCYDcFcag7GHOKBv2jYt16ThyQkKKYnbbe/O6eDZZPIy+WReii/H7qsXD
BrG85UXcu7rMp7v5+L9BoIPTSP0L2VLM1yDw5ggmre6y7O82divB1tmmBT0mtGDKun5E9LaBsmL1
IYXf4eSJCoHBEKX4NfHjXSi1H81MYn36m2wP3ItXHvkPUFyHpZBRCQKtDyAer9g6WI1McFi5IsxI
wfMf2b2hwiUJNETMFDhneW3CF7/2S4kNTXiDwQLhBBVsroHNtl9rD9KF2kfPC61ZrhOxYl0jsbNp
UeQG0iBsrqXJx6afoivvfPBire+6vGhTKpgkQsy4ris0mV3MufZV0hOOqPAxZKG4epsy3/TUncJ4
1o+qUqWHBXBuEVLaw8dBZO7EneaTLBoAGFOLowX/nnj582pLdJCoe0mdWSJm7iMj032U/xtxcwkB
5kJQOnPG2IF/Rp6hq8B7HDf5VDtS/GQxTfQ5i7wSmg5jSLcJ7YSIRR5GouFebVj9pATuEJrdiRqw
y65tVMU2GnkICKM0/eobdANc7eSQnv6lPDp8M1VkX/ZpvXgurBJK6pa1sqZc+BrtoaQxtXTB8hkp
ZBAltK1ZSFU6TG0IJOJptnrm9FMLfyGSQ4gIw81Wbf6o6hOqs0mgZUBJniK2cHwILC4IF2JtDbyI
Sz6MHmk8l3jmUhZ5wwNMcAcrGoC+cASyEIRyNn7mZaENlp0KJmIdLvDfPkIEZWm1C0vkisX/4/dW
j0n4QPZKDZtpyweiIsSlQmDEB4W49xvotnApeKA1fRVBkkjn5E94kM1UJhiRwsqBZG802GYIS5iv
57Og3T2blcUwkk6QuufPayrPQM5sg/vGYx3yQFvew+eWLvx4qOgeDq3tsnl8vs/e+HkVKwCHsngr
XSA5NNiy2g+a2AJuItjqJSdjC0J7pPlyhHtU9pC7yrjTwyUOs5KmhRWOwB1H5qN//XA5SNzt5Hom
Olg4+3Ne/gFSXPJhDhCc0GmCuX6oXd57P+ybwaFv6Z877I0fhsksHAcu9Gbc8fCTIYdCrI961vpW
EA0eH4MxmMv14sgK8TTRxJGGmYADZYsur39W/yZfPDWoxXQWG+WFMWNjvhNc+89oiJCYEImaGLpJ
KoWKAFq5qjRUN9obPbh9z4DhjpFsWzrbCSGgnQsNbnFN4bk02f0vHU+5T7mkXPKtYNZQx7a7u3tQ
YSlXYfcd2aBX2jQuztKllD0sFBfimgogepMhvu2y61/0GnTCVvIyULgreG9v+W5ntZosKQAN7kkv
3N7/LkEEzDFWfqFshwyZ7SxB+qxruCrV/gpSKsbbTufoO1LVp3jDQkLFmodwGtbu1K7hYgNpy/5O
5u0ADu3DUS8w89mPwnweQCh/8hrNcIfQSOqXb/wOxUnHGFwz2hvyZh36C9xAYQSS7+mRNqPFrUYC
ndPPMN8ujreZnQe5YG1imkOxhuHd+VHBLLTOuv7l1zx1+nrvuQUoVcMuIfAG8gaf1RmJh3qDU7e4
U7sdkOyKhiw328L8Rp0rXxKjS+OmIJLh2Hw6YRlZ8gegFXjzLpW3p50xhE48aSjiUKTSss9atq8s
4jZTEZzsQbm5zpD9ULWqck2ifoy3RW1IWHptLi/yRgPqDpZ6Df4KRJAqSpWejXbqPDVP40S8z2+a
KOrzqC8ABD043ueB7ceSzg+yKqeWouecifNT32Aky/BCk6/LeiuHmhZ+IPznlgnvCosfHjHshWA7
tv2YuSP0XchOr9JwbRGftUKqMvlzD03gu2wqm5js3zLM/P47g3w2f3Ds5EH8P3JTO9cq0TrsPXJk
uPXxXkFX84QmsOROYFVf6dLoQrGRLLCcxDTxrMGFjZLN+XjOy7S+7oZEndQvdj2CbN9nX+GbNCt5
+Na85B4dPHlFENV54YnjSyUurTSf4CIP4VXSX1ia7CLnFvlfRqkNVZOBdFRiAcJFmA/9IZngb5j2
FhvcpsBp/fcmVbKbEuWKe+1pTvKf3GWDCnhO8SN9cC7765BkZI0LG2mdczfLPTQvjhPVqaX4Au9L
1cOiaUaPqlWUr84QbQCWQ4j58vrYeixHuAmN2J4SLC8PjZZK4JpDVvzz6n0yruS50tIPZUAhgKKI
OG8YkYkhQ5KXKP/sYORoV4jYS59bRffOVXq/du3PIObQ+mHu7CXYXARVDcF6pgVkqOnwvvomRKBs
bWevLvgO1I48ukJfF0JE+RnNeUklJzM/DQeIkxiBOtofhy2DgI4/rzqwVoqmbDz6AhytYtZiFrYw
tZPanan85ZXaXm/x5jbeq97WGK69E7IFNCdxO2aDmaWfUjI68f8ixuJ0hhlN93mhiRPVz2KyqKru
u9v+CRJSfmvKsS7oQzdcLUnJ8mBRO9fMjmooATmeoDOkXHM3b8z9qFwJ4FRk/Rx6Jb3iQRtG8Tqg
iKYFywBdM+FOgQXaqeed86D3AbFr68y8EAylY9+dU2WmUDTO8x5VUq2M4G6VXSI+RzxQJq6Aj2U5
Mbo3HZf00As2cboH4uNTXtJJwB6McugZBepOekJSmHe+8f3A+yd3uPyx3HU4ow8xyk26xgrNv8E5
j00FhbgvZPt9NlW/gWE97ZJ8XL4HxF+T9+T/dEvnCzJPWauiw3YeLTo4Nv7362lv9hiepplRTeLx
0sVna+/GPp1x5idMsX5mkhMw4wSt3B7AbtXAGY84oD1VfYaTTesJX0+8jxietUl8/vpNDpn0N7GM
tMnD2RhMYtEIbKphyN2hoq2mEtJztaYCeIm0jojYOwS3HBwKzDs3Z3gtDNIrNF97cR4wD5gk7WSG
OZezN3e/m/wGVtuwpvie3bIFt9Kh44am8kXzGIS8wV1Fgw1BVZnr8rLfwOToKko5zlw1p/Rewgtt
Gp1ad0Jylz2ngASRiXI1u4LMetgtIwFRK3e9xcf5OuTsR4ZlIw8oOYWfEYQzHPHVm9xjWAKJmxvi
wkzpsF105qwoq8YIRpssVQvbPUfpph77NtEJslF3+N7LP9f1wOqYDVlM08WJch9jle0Aq+OpO18H
1AfNVnGUY/iK6zLA9kI+gHrf4RlK+onPozzLwiBfSa4z7u0x3wExeJG1y+pC9Ar21imB5dwDyGyz
LIqa8HpfGcAqSVv2iy9UHW7RjUbKqsBpNNVpUSfGiQTV8ra+lRM1Aq0A1hQSa368M9Q6aW10VnSU
7dmbJrbTM0ycoCNHeKPaFxH1+tgxxQ5u1AZ/b6B6iA0g6YowSRAZn2RVvLFARyEo0sNoEjz3MimA
rl0Ir56+D5qBRt5RatTvkN1k93ghb/DOndcPcyIYt5IBXW2Z3uvsyPVgTSa6j34XVl4XRJBLOKeQ
s4HnB9nbnvRr9jsIgCzXeGCIvhHkRY961QMl9WKL0dq5Ea+dSO3F3sOl5MHEOLRk5wuaX8dMspM2
Y5bw4MSTRsfAQEnY6LvQ6wLgPoY0EhhFc9UPXGwgLu9oOEFh9XtBGXZTUAzWg2UwgmhTqmL0gi59
lmnE5cxAIqRikx0vtH/EB0P/oq1mYjxDX5pKC/a97YmyjHoKS4ziJ7pT9/fNj6IBJG71Pl9+loCy
7zOhYqk4GI3GMYZ4asU3df4EUIQhbKjKCrijV7Y+UN1oj1u+Gpc4qi8GtSK2/Lb2yjI81wjPyo6K
DlbnrXWMuAVs1FrCJ8vM245l/XIeChS+nDfqAoZfVi/VG1a6bkE0X/1YPoG9Ppm7nurqQC8HgHrP
WB7yUHvFcCAaKw5BfSpmgFKVmikW98ToNeu9r9t3S5Z9Eh+ZSwgbGK2uIaDNaoY5C7dJhSryrzhP
5Gg79yRXT68dzts4We/F/JMZodBbDaNyHznzTGu8vP4WPbwuUiiJO1mDvAkg+BMLvW6DpW0krgYU
OHWV7/t0aa3mO7aulEMYfm+fGATeGXwZ1tUK4Yop1jDx0VBKUU0qGdehjtcKK2mu+pGKytRcFwdX
AHR/kIzTDE3QZfQTQ+hNsxbbyjduC6PiLBceX/tX2OdRJvwuh8nctjYZgD33hBOOM4W7GUd2enrd
LQ/xPWbIlxONF3Svo1eLbVa6eBagjMppM7Jgy/yVXw1I49SfuUvJtZYdMH/AhaghSS9Q92WP3keE
pZYglxvku6cJfaMTpZ7AOXOajdom1G7J7WSpfKbSsKgK+5pHtKet43GsMfTiLnDdtFfscL3eGuyH
y5FOnIjOHn8LjNRtr8v49JIueVAB0YxcIVy4vm69tDwMawWYtbnp1OOKDGsJIw18VTUYi8+XDj5x
njOPLYKmMH7HEB5SGzbnjk5EbrKRzKH5e6e1S8KUXQtX7mn7IVJbjy3dAnnsdBTAK0EEalJTFIHV
V8LsCaQHv6HGz+hHo1WklJrZxd+lprlvlwoAf0PHAxkndJ4tT7Q/lv/fN13aHP1AsmGqSLpSr6+4
M4sYDEM1InodLEhj7eyTJD5Zi8Ov2TtvD3uZmkQtRnnRCd4jF5tms6n9W+01zqSXoiSTA3Hf4LDc
PhIwYlZIcHcKmsc5mf3aH4hr6wg3kjFGAfC5u+lnxmaNsyz08ChKpFH9PgM6xpp39ViMEM1ihnuv
f4Ku8oc+Afj1Z6VYjLO0vHqs3CQUFBaCoX/4NX5qOIB78msac5XdlgApUJXwByaf4/xH6gBQC91v
H0+eMjYuf3mqqQ7OJFSmAr83Lc5h2gRhIplmYwHoKCAOrW3gnOp37CMXvFfEVI/GPUOZbF/4DKHe
lmWkGNNabKMZvPxzEn01p+JBX8F1Rwl+aeCfhM9sYNNE45rj9+530N5K59miVzzCaRhPmFQbxKYD
+jOF18zoRyffQed4/HWTdgQlGX6gmXfgVObq5IxhPIWSJtoI0XxFSh7pLO8RDvjHRsEBUOSYFgYe
4c2iSMtM+fdw6DLT/En8GmybrQmzztsCyY9X4UvAq02hz7IEbstKjmv0h37uTn4YZkDEpSkuQC7W
6D1H23PY3ad6ohnHdnmsgO67bCH6ymbq+8HcBRj3q2/ol+W7/2XRotvtKRPF/zcC65uK6QHJ4zAg
S+q1/qJI7BhlklHoWvTDjqBG842HSmR7rM5PahzamYOjyaGPxYPZygKmv3flI8KcyntdKvtliDzl
PmUt+a1e9HUvBDDlaNSfS+/2Y1L9Om71dUWf8szwtE73QYVIYaswxS+sKmBu9O6CIFxeur2UQehL
UBUeBx8sTcLXfrGt5Aulw5carXosQyDhywWJ6ViG1G5+YL8wDO4MFx2Bc4lOxa2uJEX1ePwwr4MF
RIUAYdL4iqjibaxcqhncSs5kYAJ2XITU6a8Vyp4DOukuhkM+LhZdjo2Kr9NTrJcepfTZ08F3rOw3
3utbZ4fkRYZFhbYMh1uXpd43V7y2DWfpTQxLd38iZTiUTvO1uymnyfT1kTLFvNaWDJDqoK4mq8M1
NvEbYqWKaPliAz1iigJfgVzh1ljG0OSAC72bMnHz9NehgsnghRvo24h4dwYdDKpPtqRevrqk9lW2
5bDX4KcW8m96eZpWhPxl8zVuxesWk/TrBQLLtkJ2rRK+Xr8XMhj2bMHqrPgTEC2Z1S48LYf8/j6o
f/YRxdlNrSaVcxqcrTTKXi3rttVYo48Sq7m8GNZ/ulyyRxjXlP3T1bPkdrPdO01aHywlcSprBOGu
wVQKRr7nYorM2nX9hT2aAGoA+rQSgLaF/GMygKRMjSoZaTMwuB9kze8gTS1scG0DnbrwcmnWi4V7
l4cD3hgHuDtU4TuoKNmwb9MIO7twQ1FB7+qUmjnEfTVh5I1oii52EYpV98hXSRcCvmOuja7Ukf1o
2RfEnbcdeLYvFwTVkYSUY2Qvk0Hb76G7kV6ZF5m0cuwQfnXXecb+X9PoS3uAqPzAniJXG7Q3+fmZ
ikKYkHU0WdBtDpI5F6VyQNl2JD4eTHLWhTSPjrF6deQqAB0OGu9deP6Nmt1qMyHFLzPOrnbJND+D
OuMn/LO+qwdJ1Pdp9PeQzBNfy/kj3kFtjxoJaF0q/lU4MsG+K8VYHx43Sm3mjUIxsAm92bx7BNOX
znRw1u/b7kNnDg6Yssonn73xys4rToZomMrVdvJkUHd73PSS0JuANezLeon0rRI0uPkmv2+Rbp3f
qvFvNfy1dE2ioIhpAOWRpk9xz1D6+c/RxL1U6DZjJH3MgZYpqVBBeIWDxMRnCICRNsM7WdCghXEj
JnyvHUV7W4qiXMDghxiQUuiI0JBUqtUxrHQwU/lDR5bsqBhbpcRXl58KYYGCVT7H/Lk0jOrICK0E
FsdwyXUbhcNRlR7ipruumZ5kDW2q1ddC8XFoDl2bEr7c5c23LR9i8TEPYavFqxdVSIzSrynvZSwu
4c0APAVix1U1q480xHmUIl6bJbJQ35VhkRJAn2BM/Aak55oCgQQr3KbhetY2yfMjFXafgvhbSgA/
Ycj99O5CiMD1AdUEYMOiwAOfEbIT7XPFoiYXqFk3rKecxxn2Jg+vyxmYfIytofn5wsRX1hQuJijg
DpSKxh0936sCH+I8zQNlywdnPHlWQoOKFDz7VCJdpSAfTQaL6aK54mmUOow7NqHCNQUC5qakfva5
e9q45wkiYNfPkr2Y1sQJSnMhPz4h97GKw8Y7Y2BLFC+bneBNM8hfpyGkUoQV7Er+ug9MIaHK+98g
swy0H7G1Sfgsu4FYjvKpWQWJSnLykt0hDVYUJ18oTFuMxS/e0AYSrL1j5WhwCLC7X6OsR1uhNh3Z
Kc4jLL1ESFC+i+3djEfZVkJrLbnwizGR03WaptWA2Tedycnd9P2KpGuNnNp2DxENsrYl8KbqDCiX
fCzSgo0sFzGvpKSuEB4AnBzeSGUiXSqRM7D7rYHcH6pYNBcyydD16mPHHLRAIWCXAg/RoQLPdQIS
8ZJLOsVuY3vUP3skQZimUlArJ7c1sv0ZaCyzzA9VlOXiqb4Hn1yvfT6Z06t00eNSVWjRUjkhtNL+
OfyoOK9O1h+6NkIhIcZlgG9vAQ5uSUaYmhOGg+9iEx+FUsYbH6F8ZGm/5zg980hlk3MP3hEQ8dmP
iVlumBlTRTYx/6gpbh/aMdHbDkMiGMc1kZkw5dhvsBRhx/sOoXWn7XnDm6+aAvpE2011hGfni9xc
76ay0LebwnPaHmHO2qVo/ZPtRBKTwkuNRjv28BQ6pPbxFnaw/CSVuXNd/Y/zWQldigwRVoGrrmWU
TOXWg6n5DkBS6TXF9hQ2h3/P0ThwJ7tBTNPvO8ycNSE7iminQ7c/tcA1qpMJocm0BFN9RCVqMjvT
cR7RRnD7K2rWUVsSznbZ+uhDYn/Gm3tmgBPpJ6dNzMrC5AUjIuNXYEs2DI25J2Lck7V0n/9exnaW
qED6sgyPInXyXaSIWJzeXzpyvmfFbCE5ZgkXsvwWPvtnyvW2dz2/7Kj0cta1n1o997vuSiYBpZjX
EsxLCgJ1buYD93wsyvadgVWkKoKC0DL4g/PkrEv2LNbcQXOxBi9XWiq88L+9Ql21r4T7X37cPMiP
RV2ZmF+XZpEdgLwUxrx3W+F9aFlEhp8nRx/kUb/NpyQdiN1xI23AGSrtAc5LUVbksNnM2Mb+OaD6
7mJ9dT8HWhoysg2OB47PxkPn/Qh9RhV2mgaICTl8AWS0FQyOp8sVSc7oUfXXONsXx7XytRbUasIC
Wh49QkzH9ZOpZ0pNs65EU7yMg23u6LxkPbF0jEmjIp2BOc+rnT2GsuvPkIXRox2Kck9B93jeKQSV
S6+OaUASJo9jOAXuWUdssldvjcqDYavbgcJqmB/ItpyY4IzWdZ0sE63GX3awOjAk8y8Gh+J1raE0
Xg7O9SmLPIZ3wN97htn/O28xqz52aeMYYE4ZORm2HecQc0DDPpmB8CWrARPrQtVzTHNF/3mwGN12
sqqMvyktnzboUOZrgLBKHuJGt/u1NX+bFM3z/+LBLEWYtaE8x4C8+PZxHNWtkWFw/XmFQsvgGE6k
qhHTDXFW6VidIc2x5UIv2l/nlGjxoXOcA2sP0bSq8lX0z/9474Mu1pEOdSTdGZZAiW78gc2ZYT96
JhK2gQRHdnvBaxDeP+MDgmqFt6+aIlruCWd6olKYkjPEdwblnDSfPnRMwhe/NyUFpu8laJNuypY4
J2nNWGBAPR3+OObMRGaERzpGUEyttPidR0SwVhGBV42YBhRhiLdbRdvCCJqMRvRddRoqb3rXKVfW
XBf5GwO6N6069V0bMkhQF0inkJ27VIp9yeXsgC43D+owEPg/7pCZHBHJdy09C7kcfxQlZdURK8fD
JHW0Faf8JjAkOtsCznA30kH7d0Y8le/eVanvf+dYeUSiR6eQKkOUBvUNbQVuHUwwlX/34WNmyo34
caH/vGb4Tgpqcsb9e9yihAX6cLzOHgCOKrcIpoCu4Cd+jTP5hVQtU3xmqbGA1fRM6B5KiMo+E93A
FzIuQnlma1qoskX63Na7AolNTzkf1WYdBr623Duf4boueBZRo/rC74mKP5wK3Y9Ar+N2RXpM91Hb
QCXDf4F6Umgx40Sk7ttMiVITLTQlwTRYtj88sLltn6h/JGrNQFKjSW+oiQgM0/fTL3GY1QCo6VrZ
NL/OcGZigUWI3Q2R8YBrvDbitrjBhDz6uflKywbDAj7VHb+WhjhfOt+3UjOMmkglh0UpuEulpZPT
tiU9ZE1wVN4DAIdrXf3gYtRpivex8Hbzqfmhp5ozzlptqw/SUlW6bzDUCZ5U/iuUTa57+lG2AXtu
u5vuWLNstbAbzirbxH2weJLDN68Wl5ACx5ZP4EPw21kytUDCpZ9GMeZ22a5G8PD0cgOpCa3f5/le
0fcSUO7PbEf8pJTFSPWwO1oFjLpuRODbw7kAue0oM96jvDLQZFqlnTsITnas4jRyagbBL1pRbPnR
kAskLFlSmtL7jg5MmHZbUxT4+pqg0qBpY8jS3EIIV1Lx48Yo26TxF8hLrsH2g6HsN1kaftPfuZEp
qar6om+RNYWXuTzb80/l6SykiW5lWevdrnqpITaiYl3qSdodggzaMTkOjNqyypIferG/ZGFeJbSW
4o8Icuiy8a8T6gMMwhT8ghYF3R9ZUs5qYHU9B+8PO+Fx/RjrDkj14NqtXJLzCvHDrwlZtpuGmUGm
72Ho4uUfSGVsG7lhnBipBE5Cqh5xwaUgIe7Ngx0TSNrJoS1gJi6MVjMEJ54KNzZ5QMZwpSz/CXAg
jUlnPQr4NwRHhoF4z38o2jr2fP+uLDpYj0vV5tf4Y1MwKfMqeAnm0I3UIrxxcfDaMziYvEIV7xLt
Ivt/osDQpQyVFe1XDL9mPe9JjzneNl2DW2ETNKvGh5+JWkb+VT+YOVyj4yCIIJqgGsRWQYD0pWaL
xf/JCZ6N58pRoBgxIX8JDFvYL5UjdGytHUQsS4w4L7+P3CEyHlLVRQ+S8niduYzIVufbCumGhDFf
F8jGXoDMtO4D65UFBlp8u6oxjUadfMbfr4lcNKt4Mp2iMQp8bm8wa/p29QbzbYIUyrZeL4wr8ugr
cPqLxI+yy3nTFGI4KeNuQqydFksLnVhWO57FVLDARu/9uRdc1STjhSiLZhqUDDlqUCB7BYg2aQrS
uCiWteOH0DOUPpVe8e6Puw8rOXER3Ffw8AMnKLH1pDqb5qY6tXVbV17tzo/PbRNtWBDmSUEM+4Qz
YUn2SA2KiC8Adn54su5fwOEPBsI4KfpbuUMYrTzTT4s0chNEjZQU/hzLilL0ELw4wmiuwhBLb4iY
dQtqhxAAUCtoNUZs0t+Ugilf1jrf1fky1sLfDCkAI6bFjSCysKsxFfN5B7TERI5Rj6oIqlrLPaUd
yZ9KH2dCAvU0pKL5PpcXpk4RejKBXucVCHCAfWsGX4KIhtL/E/0c3gEMPqQMoGDsRz06Y3NH4xDd
vVFhar6PiX2BS/JAyLolD15jblykTVADWh8SIKfMcfWJ4cWgumIspAPP3Lbs7YPmITWWBlY1eBUK
uJbiTy4KxlxxbFssRUG83B4H0hKtMuIIq69OAK9ojbg1OpKzJmRI5ioItoziTDiZVu6chpgXswxz
8iOnw+pO/zQDdOr1W6yELu4lAyEwMx1sujlv3UMZhheobttmUQ13jFK7e6Fa92mumPOUp3QRZSYk
IJ/J7jQyZThcT29AdDiHuqIAlMeNM3pLX2oIK1beqsDRY8YU1rCHGZ0P8OOAAupRPb64Z8psGN2B
7xBt2RAp3I97YXsYRm0SztRv89wNMxpWQCGXL7ObcEMXNjZHrvZEf/iqbPwriNJsZWAWuhHNLULb
rdQAOTQS19hy7Yk9kJEuYQCmrO5OwWK2UnAnXahnaA2+xqLVCGbIrzebd5mZj3KHAGDiapL8urhj
jkMrh2+6DDN+GU+/fpbaCseX2u09BFKfnZXrtRD1Uv3cWcgSxUJ30JEYQ8Af0sYyJQycHsh37WGE
pmU1DSUCNRBG/V3YE/skS01JOowDX1Kop90tYfSjAj9oZ8sKFHwXzf6mJkZ9zufqRhaHcSfvXeOz
0nAx80YsDjpWsfe/6bOk1ZYZNYhUz5XgiaOM+05xkhIWINqvp4wiZVFRJCforC77icd5ohIQKHQg
AWjfcRh0In+N5VJs2qXVnQsci51wfOIofi66VfLDT0XugTgeOfH8cZxjSSCnCro6PJaWostggDnl
niQzZs/AwZN4YURa9RmKtp+IrrJdAlvTAhykjY5zbCqoDB8GuClkW9xiacIAnpEiatqwgZlgjDtB
j2oN7bVEOFCqF+URNHvyNHr2u3x2c6TNaN5TPyBS1pLcwju7car7dxj0uTZyXePG2K/rGw73904n
C11ZgCXH/U4m5OztiB001U87XVfVU/T4m1dRqg5Zz49b5fFpV0DGsLtP9VMlqcObit9WfzuTqolB
tdSMvERs1PlZjMZALqyDTnPeju2lj6ohpUUr/xlUAfWAcLI3Sn8CxQSHsNB2MGzaudThXFPJKCWv
ZiSeEFFJOWyFisrKhFt5COC4hXom89KBNzc16eDFRAH7EhSYkTZRq8ohXpTztE4DHc9xy+23JmmZ
FNITb/O02DG6WmB90uM98UMqcf47jJFm6j79k8L8Lm1JKEMuEyvR0AlDgudfecFLOObhEId+YlMl
70+x6xG2Cc3q6zbPSSFulaQmcov2IdVBDkFcJTeLIvmkIoPLNFopms6ZPEDvu4yHCgxHWpgQsP9r
0vNGF4AVKOeaAVc0dBZq8NsLbtcZakWrHX07kTZuugS6oowUIZPFtkQOK1jEhpixP9sOgxgMSTg+
0VgtGKxre37qTH76WR5b7+fsAcvMxFnnRrQ3/VVAJM9cNzJ/1Ywcz24y4680+IyBenaRw5zQkJ+e
ACCUUvddmoH185dgd4nWSkSceycEPGM1sSN5zes2i8pZ4+BL44afrEAP3U4KGGEL4Mrm+5rR77dh
tqSmaZ7qrhIzRgxXRkxSE6HcbzxRY+72H/FKDkhrwve2cSLFmGl6mMkbhnWMK2wmV1ecuFYJlYPE
6OxcB2IUqERVHFm89sMiID84bIkboAwFtOyLmldNDN9vCTD9wdi+q2PmQ3q/u4XPDNqLUX9Xw5WS
YDECOGMmstFVeQUDhIB7NSeP6vkUpPy9EL/G1qptNmpCc2Mg97qLP3lE0AmWtMWa/ZA+FXR8rVNe
eKqSLvl77zAjFzxcAJIGc6+Ko4jEl4FZn9AHv9NhOoldt7tFGJ95iV1cSzr5HC2ecVLn3SOJ23Xp
ZT++EZ7b+IFfnl1bvkYO60W8GzYmsBHdkfVvp83vNGoQi1fawOGpzauyMpRua3JRpsFswAR/97fd
4HKX1nZ7qCzSy+hqWbTNuuT390MiiNKJgTOD6lYKVc8fBHxDlmSbf/VaiR5KYO8BvcZk8i20i8Co
PlnU73C8kAdp4C2NDqkCPXnupS1GoiwblpkPorlRbzMdvNm+UC4xuo+qvRfT0d0ETzQy3/TKLjtP
CJIAEL1HhFgfsXz9pF+Vn0/49eBzthwA/Q6Sf5ebzhhBeYqEDZxQ0w+VVDjx+Yjx7wyuaVjsktdc
zLEJJWLCyeU2RglYrt/rvJtcC3DSgpwkaYXwgwY4bC7blYv9ThFwlnl+V6LEn3QuWa2L67/I0nUW
iQTCfz4BhJlQXpuFVdYD3ABlmXDZNRZiQyzw8f50HFLxWlZ7NPlE9Aoe2Zl5BBBopRKTaGcDqGbC
SbnpF5gveLoXsDsRTeL6sVvIOe1yYtztm0+Tt9GJuk6n38Azz+6ddi+uHQc8IS5Abk1Tq9kUZ3iC
R+eTlOoYc4YWARbi6k8SFPELymjVoqXNoWxOqeHGvnmkvF10wlWrOziul74UL4E2Rwa25EVLjFEB
1uLbaTm2pBuorsvJitJZWUZj1Brf75qaN4eFtz00x4E/I7pCrg1FcbQFfU/DosbirA5kFAzBDL65
E6eVKolO/qEu4fZN9opymFI6vxWTBLSZDrYsuRR2myWMDjqD1SSu36Xk43EWeRVtX6qY7DTLP+Qi
KFqdLh72LlRTU1QHH9ZE7azr9D/8caq9PpNxzzxJYWSnn6FYdGyVZbObBMjUkD9CIRarc0QVYEhK
AkpAOOX86Tl12kZ79i/2xX5pKgvSFWgU54PNs+oorGLtguXIuFr3lqTcyjJHE6BBhO05mFb95hGw
IEQlU03kdTNnWbDH7pPnDyUinxxUvyvuW5LioZ+ABrTQwFkV8En7Aa5oIDY6n88vxmQmmZTj2zp9
dBHy9PaSWrMmS11Zzb+mmdfvSX3GvdCyTKuvEtAGbbBtxNKVeSuJhVC7pbmbHw6m02VaDlv80XDI
MroEUeTxDtW6WnfmDq9KD4NUWRvhCkl3NjRhrjQmb4bTKO8e0EKdwC00giQjPgtpxGl3lU09btXl
PpvUaiHXTQEfPZQbkTrGdu3B7ZGDw/EGJliZ223Z8F9FuoS8wqPxDqhAqvgjjLMTr/uVBporu9fB
wkyuCuZQTKMj0tPkDjOfBpJdI5HPuzzo6v2CaEvUKLmTQXC61WWpVdIJt7JYD2bxEIG1WsmYe1oJ
fbXmqa6VvKLckCxlBPwdEvKB6u5aGR+5qIqEPJ8ao9RSyO/4OLrs2bdXPRf7ncBaFjps1E7Sr3b7
bd1mbN05oLF81cge/ZA4aoD0SnhHdCk8n4QENXC6A4Ljv/4XnqAzi/Nu0PbJmhtOQZCbe9dwfjdL
+1IVSqYYuNQyXx/IY9muLPSgPjYd6tQsjNGvjdxvVAlZ99Fw8xiQ6/yzybtL+5ZYo4nG2YGPeF3v
s+XrgJEsLj4OcFdbQibmwCWoE9I15IncuH/XSo30IaojPQv0rc0CiH8HfqpQT2AzcNGU9K9K4HJB
yTajAnIRGvdwMbfDR8zsaun998PsD/68ZOXybehWYBpQl/Q4myZk/sS/M3XS5/pk7keTG6CfE7XK
ZZ/vfP/RE0EatC6IyzpNdlOrYaM3GSdQ0K9mLhhSWYnQQUbXR/NYCxDPOAVjTh+BZ50aczWPuiKP
brvRmpbk6U5PhLZ1IaNvhfi90PnCYv88vuHPDsMOAPR9HOLyPvGzUEQGOM2XhjOmATgRn2xiFMWb
+Qhk1eULpWI8Y2Wfg+0KVMjkNAm3WU44WCdFgBUzOfwX5+KCipyvGANHK+MnLAysdeZuT+nysqec
xNauhLVCP7s/KrEDONy9ZrtfE+PefMp0HGucMB25LrJyv1tnbIFxq0PCZN5w+rAsXHIhRjdKoyl4
OjDHulirUk+ZbbTJ9gGEuPrRHUPbFvAg+VQWxo+OiEQnHi2xwNB4R+AW7WO5ROHWCfB0gwdOhVxL
EmSKberTiB9/ShgCuLiHDd2IkVtg7cd+VDWaqkOeDOsDcz3pn+AxUFOVX/5i/4GugbBcu8ohsMH/
DHkqXEEPkPS/Wv11rXjVcf4Om2qSD8bmy7IUFgymuEIsnkJyV3VYapcR3VWrolPKUJvHHzJMh11a
CfrHPMjUU707MEskOrtkzym8Cm2TQoVc5N+BQwp8pUdU7/hCxpFw1rE3NeM1UMbavS0lenaU7qmX
k4+lYHmD/L5tjjg47EUngEki5PDdMatCRgv9gpMghkjnz8Jr+fkf7mnGMr3CEe6CUfu/z3UQk4m8
nROfZBBwo0bJ3j9SXCv8V1RIsJ339Hb51rFjMlzMD+OewrdDEZ+tJ87RMKqAzWB4BjuaFc6FQn2f
MJ2kiqCBUwgkFdkv6MTIYT1ygEtX/ql7nBGg0hsig1mbGOsKozXqmmSSHegjeGK6xNSIK/WTvKae
tsL0Hk9TUX/CJBIahDSb4/WBHKcFUJwcN/MT3xUrA3W/AiPaRLAOz6sLFYmPrDIpC/d1hS1zKoPu
USCT3tZGbgj2bMk4ShDSCB6ferWsL0avTN3Kfqft6yegxANYgRc+T7knEpfCu9JmcwKK0NrOLHUG
+klKn1SayMDHYHaWj+/izruhZeYI1UANYBZu6E8mYY9cJtAym4ilVcFUKipPVx++zHGP8dKW7CuG
IydwtQ4IBICrgV8hNLo/xK6yt9n/xdI9mdmj+/4IORsg/O0PAPoLLANdtrFYVsY9i6oVavWmNwQr
glOREBRxNmXio4ALKU5VkqypCXNuKr2qNjAfgUTg0wuq1x9LMOWvP+N+rVew+vj8qQGxBdaiKi2i
lpGO1TcG0Pv4sJPJN2G3CL4GUHPNv9ZIPrNGeECDjFN49c6SCjugT7Uru5acA+V2oPbRG5TShNxE
WM4fph3ro3DuCJsKOev+RrHCcRshwCk7tj/J0WA79erlFldOjmWZuvJbD97RBZkphOR0f7GQY//L
04d1YYYMPFYsp7yXZw5SRKy8wMTE/1NK93cg8GkBgcGPptYv9wfUJmstdvmwn6C/wiqBfwEFHlT7
DcEd7orxwNA82nKDdlBkIWVrDeHjwobCbpQeUiqSqGEQD8R0kYkVKikihZ0c3hpC4u4drTPJg407
s9dEy1xoz0SZ/sCL7f3K2MPkCcQT3Y6FsZ1u79vP4YHMSHJeU+0pPORZT3vemE3LC81A+2lLU8/0
ciL9ntOWLPu3PdrJ3XYu/4zaUJPpj6i/bHsXI51KsFuqX+3ay37aO8Rx2mQxIfsxZyIpBJ6xxyo6
dW41YIIlXCKVU4stiGC8udY25VgRBuwfBaikO9LdADz6sMgpJJreUH8A4si+fzGY+tXzYnnDI4Pq
Y6cPvDh7OsMQvpV84DLSzNHhPPcHk0B+4Nee9AI2n+AqadqlJgBJnsx39lzisxgSCq0CXe/qwSIE
1qVvjFkhWJG1pWL39NfiLXPPsLrHDb3d15KAUyYHNa69JhTwhpVniHkMXWNKYsTlSca2lj6xv1Tz
pfdWwoKHPFkvVa0UPnztzqGIWJxrirErYtWjLk1Gn6E6Wc0x4JIjptW0FKqobCxMAGs6kSW/olft
/+tU7aXhQBySTj5gPctybhmG1elbTNIkTRHI6ZMlowTGgTS7vTHD2co9G/IASyYh4Wx01VYphXju
+Yt4FjjNmdiDjhsVHxRTOpashy03uJO5wvhh6YlvylY9iTP5yIyDL1iJy77pybysk0wdq39sPPVC
RLwrMBHrceO/PKI0HSWxvRx70K2ITJRv6ejDKIol8tmV8eA3+S+PKa0tCXAHwtrY+7G2k1gX8DXk
PtiLDdn/7EzsJdTDL+A74jSjjoSX/uOi0pAFcDuTEke7M/+MKY9F6HfXV/EMU5qdg5uTPz8pOjEH
Wlg3Bv9SiPRbQkiksSsFxBstVuFfesJ+pQAg9I8UxSP6XT1B5dxt4HMTe/PK1A9EgD7xOdgAp776
2HNpdXKZHXE19IAQsSK4DyKg2I2ucLBthXDFPrFFaE1GCqfZ4Pzn8tYr2Htiksr1rGCzKlmzngf7
E/J7Aa0XZFYtxoFdf15srn3HAt5Z7w1cQuaP3Wxyy6QDk2Qr5olt2TcbSnZoKssQ9GWPq9TfAMAW
RwHaS6CX0A3JLgGra7bUVOZJYpRtD0I1oObuHtFBImQwX32srdHzFVtZDxLegrIDhcuE8DM60C+C
lxT7+G84H48uzE+J/giegH6YiiHOgHhaNE8PdhbOfcwSo2iqiOhe+s5v5aiYUUMFIPPejbIgYFnU
3hgM1JkA5lEvjMZUxPxta0dchyN9iEQ/uHY98yOpcMa6nDkdw52bwmcI2Wv0B17aKo7DpAeE6flM
qCPR1U9omSinvv4SoGtY/TKElVnM7uYnZHzKd4nRV+TPx4BkfgAQebWxDsq1BA9skZS4Jowb1dk0
36FumJVhqEY8p4jpEf9/AFyUnxxt6X5DuZ+0XlKA8qNZDsm1qr0+xNovOoZiEOhiolFIPbmeXHzd
vtng0cCXmeqYNTHA/qNes0zWdeJY7vdCeHN/BKvPDtCA5OagOgjHT3Rb+LWwciB8kP6HJdBMEkCE
lHVaxID9u0rtI8OxrqX9FV/tUg1ogVryH+6wKvUN/HswPpl97aTS6g4O+OIO6dvPrBjm5ZzA/3+U
xfzsY+6WX3ThbjvU4KoOUvdqFQA4/ZrsdLRERZe8ofVTwLyxYr5h+dw5Zmux+tpEJ2HSWtKdvavT
WoQvfBmjr3OWgUnKtFPr2JckMWbyxXHnOCrNnafPOy6/qki1+3veXNzp9pNFAfLf/9tvVZG8VAWG
vaJPiEounmAIBVGfAs9M3l37XcpIxA78vGpG1kqtl3bo/7YqJNfYSJad//itM7ihnCldxNlbslx7
VG2339fWv307eTwHEUydp24hrmVZpUg0yqqugXq7CZf9jbqheCuXc1Vx+V6VZe8XNxYc/nR+Q9x2
MzpNYcEt0IwK/zJI6dsn8O60ORi6p3Vh4w7yi8g2jrJDY5fd1kZPAtnceFWOX8MlsGL9QoF11GMm
S6rpcpqQ0d5KL87vFdz0mRYPIaxPbCAPuzdxALShY00z+7sAw9WzXUoofwkXHWNB1y+rviFQYGev
FSm7JWQsDKul1RytHa+0dRK1k23j3skc1+OaHxgRkwjx9Lu1P7kWmPBuvaz8Fi7f+ozQzVXrzyZQ
WXif5w3N7T8goNw0IJzV7D55wRB4nfwdaMp4e5YX5nfRyW3YgdjK61ss5SODobDpl8eOA6dBER2C
p3zhyDeTDbGOL+2KQldAwjp1pe+BaSuKrFxuS+F5+QHwik6gxNju8+JRjs6fq4xEegzWasihds4e
+hJEnHB7ZIK6RiRRWfFxBafWRmkNM/S6WKr+tPfzSWTK9jDLxpStEzEMEaTxEOK6hvtu6gHjjLG/
atsVSoLNZInevPO05RtVx7VZCzFBjX6pj3bwU2cDIfcGLeziDVtUfmQju5xR9swFjTzhorg0AIzO
4WCmLSdkjH3Cxut/VaYaQQQGPQxFSXW8/0CCn2KJbjjMEBweURsY7m5y7MaWZ5UI/4RTm7eljNtd
CHxumyHTnGUAa9nxT62b+RvpF7PfBLVc9xp+1KxR+b5cXjTHZJEZq34brDBu7wLU+iFodk75XZJi
KMEbC5qsB8Ps6BJxqNYtzVlP1jk5X50zdvuEMAZF/11vcAOSZRNkpdTofZU5iZi63ua+SHgknBKs
+Vc9mOwfZc8wj3SnyxCG7bybibs1e68rwqdzhQpNEi50L2gBdyqJz0h3ykU/L4EqUNMxOUdjzOrU
ldyN9EStK7uCHkuw1W9Iax6NNRecIuEOy/vSCccgxRX1ffiZii+wztLdEm3tfFJvTJe5Uq36iijM
aCzL7LXK9v9aivD3PNND/gXVjSq/fA+FxhKRAK9M9947ZvDMiSkM3FGepMX2s08h62h/LD/Vrmu4
BeqO9FYMzT9LE6pTOte2MmcawOhc8SUThVGUyOeQpUTG0tRFjzxapk0rgwkk0w8QOr1KLil2Rs8h
l8/kBo+HRYotttNaXRGNKo4GXgqqAlaD/mojbVz5MulXO9KbaMM566JLz6iKXyAbcOAiwlWnXw9l
AFUUffkq7B2Hn7bmBZZSLdB5WlpAM4i8h4T01WNvpdVfZhLvMP69O9l0uGRr8DcgUrYj04UaGXsU
xWPX7kykkV0et/8m1BjfcnxPgiowp71a80t9i2oloZ5kuAekCJaTkGa+dfo2BzkJHdOt0Ah/ZKwZ
vrSclIuffMX34PkdOGMnyUDJta3W1t0u8kWllkmo/O58G7yZ3PMk3s4+hF4zeAPKUcY/r8CgJ7gG
Gz40vJ+JjrPsaAbwqZDU4QpTRXCkLLMZEyVnC6OLjcMIkyuNdSsgUSFRCSo69T7G8wlKM0VBMW1j
3lMBAVBRsuzbbBESUka8Stz0WWBZVE/501WZOugqi61104bKvZkKE3L5ttcvcDVZAnUVO7YlhAgG
l7D8ZU62Bx6NZeM0MG4cMq49gKMlc8WaqaEYVgFhpYMCIY40nEorW+sKUorwY8PgqgpCRQ3rij54
hKd38qw6wjZmn+tv1OtCS5KgnCbq2KI7u/ODLxXsJnSGTa+ZogE1EJqpuoEuxo7ulaWwwcNZ8ZAR
Xbacj3sBt3KdJ4MFvlfpjgjwOLsFW/s+K0caO3eeyAMV6Ixqu96AGjuvXxZnH4CvS6g95VXzERQC
BzUZVqUvuqSrM5dfUpLDxLphgqctjSNw02tXHGQ1EEw1TYvycm6ngPBpsPOSxRBGfPfKY+8JjAAx
IcNafGD9omgL+6Fp9Tk/WpwbiLZRW2BYXuQyKskIXYmdcFw0G4/wMlaMqenl2ufcaRRISPgJyliu
6Kw8oebdVpAKrnyNF5dxlDaLhEDUuoxrBxELZKc6hwSFXAZqDqhRVi3uR0xtjaJpI8I1bq6hZ8hL
E9+ptRVJ0RbmQuNf92WJS79Et0Ood92AVzODOV9Z1Fhd6eYtSe8nnICJLhj6zDkdNKC7qy50/6Ty
+emVoxUk78yUt23ugwqBMBJu5CSA6dtCF8e/RxHoSeX5gxMBQ6v7+ucmO29WMFIW4WG7qi6Bg8TZ
Q+hxdTNB4lmQ5AnQEQ67hfTJphse8Po841O4jmJMim0H05HYwsLVza6J07HEVvvu2iZd+ItTPRfd
3Hsx9mB/zGC0ErBLn/C0xHEJFYHyz3k8Fw1YgLwl4m5+EHVOuEei/jRIDXludHxzDLd0QTqhGOyw
9hRwU6F/fGa6TqCi7oAh9ILrqm8rxFc3ji9wXEzlR1sioLI04aPYhpSW5S9d1XXxC2xtyoeVyLAp
NstDjMoHtupmUp8iJ9aGJkpO0g7KI++uubmjNLiUFuwwOsXUqcDkOe/V4lE8R/Yn03D/4VWM0PLy
X6MNK/DcY6De2Q6o5U4Yx6J4V5p6VVZcd77YJTWnHEhyyxP8W4evEpFrtD69+umkPL14gmZPSP4m
DDUSn2Mbk1YTyg5goszAKPxn+zKsKEfdlkUR59Xa2f2LNtQYzF1YkcywdiRE0apfEEDIg2QGx2Vt
BHTbVNdaTh7ndem5QYgzVwq8WMCnI7ynoA+Ul/fSuHReOc6F2WddA9kyQ4HzAOFp9x4D3UU8x90r
vMYTk2aglMWAdH1Rz4+svODrKJI2TeTGFDb2llUeirZHrQf/MLjr73BObhVBfXQs4EZoaHPLU9So
pCX/ehIC5En9p6SGibezkQHlODy5tqjg1sgB
`protect end_protected
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_fd73_pcs_pma_0_gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx is
  port (
    \gen_gtwizard_gthe4.txprogdivreset_ch_int\ : out STD_LOGIC;
    cpllpd_int_reg_0 : out STD_LOGIC;
    cpllreset_int_reg_0 : out STD_LOGIC;
    USER_CPLLLOCK_OUT_reg_0 : out STD_LOGIC;
    cal_on_tx_drpen_out : out STD_LOGIC;
    cal_on_tx_drpwe_out : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 16 downto 0 );
    rst_in0 : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 0 to 0 );
    \non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[2]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \daddr_reg[7]_0\ : out STD_LOGIC_VECTOR ( 6 downto 0 );
    \di_reg[15]_0\ : out STD_LOGIC_VECTOR ( 15 downto 0 );
    in0 : in STD_LOGIC;
    i_in_meta_reg : in STD_LOGIC;
    i_in_meta_reg_0 : in STD_LOGIC;
    txoutclk_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    cal_on_tx_reset_in_sync : in STD_LOGIC;
    O : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \testclk_cnt_reg[15]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \testclk_cnt_reg[17]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 15 downto 0 );
    cal_on_tx_drdy : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_fd73_pcs_pma_0_gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx : entity is "gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx";
end bd_fd73_pcs_pma_0_gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx;

architecture STRUCTURE of bd_fd73_pcs_pma_0_gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx is
  signal \^user_cplllock_out_reg_0\ : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_0 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_18 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_19 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_23 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_24 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_25 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_26 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_27 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_28 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_29 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_30 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_31 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_32 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_33 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_34 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_35 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_36 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_37 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_38 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_39 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_40 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_41 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_42 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_43 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_44 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_45 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_46 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_47 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_48 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_49 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_50 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_51 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_52 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_53 : STD_LOGIC;
  signal U_TXOUTCLK_FREQ_COUNTER_n_54 : STD_LOGIC;
  signal bit_synchronizer_cplllock_inst_n_0 : STD_LOGIC;
  signal bit_synchronizer_cplllock_inst_n_1 : STD_LOGIC;
  signal bit_synchronizer_txoutclksel_inst0_n_0 : STD_LOGIC;
  signal bit_synchronizer_txoutclksel_inst1_n_0 : STD_LOGIC;
  signal bit_synchronizer_txoutclksel_inst2_n_0 : STD_LOGIC;
  signal bit_synchronizer_txprgdivresetdone_inst_n_0 : STD_LOGIC;
  signal bit_synchronizer_txprogdivreset_inst_n_0 : STD_LOGIC;
  signal \cal_fail_store__0\ : STD_LOGIC;
  signal cal_fail_store_i_4_n_0 : STD_LOGIC;
  signal \^cal_on_tx_drpen_out\ : STD_LOGIC;
  signal \^cal_on_tx_drpwe_out\ : STD_LOGIC;
  signal cpll_cal_state2 : STD_LOGIC;
  signal cpll_cal_state26_in : STD_LOGIC;
  signal cpll_cal_state2_carry_n_1 : STD_LOGIC;
  signal cpll_cal_state2_carry_n_2 : STD_LOGIC;
  signal cpll_cal_state2_carry_n_3 : STD_LOGIC;
  signal cpll_cal_state2_carry_n_4 : STD_LOGIC;
  signal cpll_cal_state2_carry_n_5 : STD_LOGIC;
  signal cpll_cal_state2_carry_n_6 : STD_LOGIC;
  signal cpll_cal_state2_carry_n_7 : STD_LOGIC;
  signal \cpll_cal_state2_inferred__0/i__carry_n_0\ : STD_LOGIC;
  signal \cpll_cal_state2_inferred__0/i__carry_n_1\ : STD_LOGIC;
  signal \cpll_cal_state2_inferred__0/i__carry_n_2\ : STD_LOGIC;
  signal \cpll_cal_state2_inferred__0/i__carry_n_3\ : STD_LOGIC;
  signal \cpll_cal_state2_inferred__0/i__carry_n_4\ : STD_LOGIC;
  signal \cpll_cal_state2_inferred__0/i__carry_n_5\ : STD_LOGIC;
  signal \cpll_cal_state2_inferred__0/i__carry_n_6\ : STD_LOGIC;
  signal \cpll_cal_state2_inferred__0/i__carry_n_7\ : STD_LOGIC;
  signal cpll_cal_state7_out : STD_LOGIC_VECTOR ( 31 downto 1 );
  signal \cpll_cal_state_reg_n_0_[0]\ : STD_LOGIC;
  signal \cpll_cal_state_reg_n_0_[12]\ : STD_LOGIC;
  signal \cpll_cal_state_reg_n_0_[27]\ : STD_LOGIC;
  signal \cpll_cal_state_reg_n_0_[28]\ : STD_LOGIC;
  signal \cpll_cal_state_reg_n_0_[29]\ : STD_LOGIC;
  signal \cpll_cal_state_reg_n_0_[30]\ : STD_LOGIC;
  signal \cpll_cal_state_reg_n_0_[31]\ : STD_LOGIC;
  signal cpllpd_int_i_1_n_0 : STD_LOGIC;
  signal \^cpllpd_int_reg_0\ : STD_LOGIC;
  signal cpllreset_int_i_1_n_0 : STD_LOGIC;
  signal \^cpllreset_int_reg_0\ : STD_LOGIC;
  signal daddr0_in : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \daddr[4]_i_2_n_0\ : STD_LOGIC;
  signal \daddr[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \daddr[5]_i_2_n_0\ : STD_LOGIC;
  signal \daddr[6]_i_1__0_n_0\ : STD_LOGIC;
  signal \daddr[6]_i_2_n_0\ : STD_LOGIC;
  signal \daddr[7]_i_1__0_n_0\ : STD_LOGIC;
  signal \daddr[7]_i_3_n_0\ : STD_LOGIC;
  signal den_i_1_n_0 : STD_LOGIC;
  signal \di_msk[0]_i_1_n_0\ : STD_LOGIC;
  signal \di_msk[10]_i_1_n_0\ : STD_LOGIC;
  signal \di_msk[11]_i_1_n_0\ : STD_LOGIC;
  signal \di_msk[12]_i_1_n_0\ : STD_LOGIC;
  signal \di_msk[12]_i_2_n_0\ : STD_LOGIC;
  signal \di_msk[12]_i_3_n_0\ : STD_LOGIC;
  signal \di_msk[13]_i_1_n_0\ : STD_LOGIC;
  signal \di_msk[13]_i_2_n_0\ : STD_LOGIC;
  signal \di_msk[14]_i_1_n_0\ : STD_LOGIC;
  signal \di_msk[14]_i_2_n_0\ : STD_LOGIC;
  signal \di_msk[15]_i_1_n_0\ : STD_LOGIC;
  signal \di_msk[15]_i_2_n_0\ : STD_LOGIC;
  signal \di_msk[15]_i_3_n_0\ : STD_LOGIC;
  signal \di_msk[15]_i_4_n_0\ : STD_LOGIC;
  signal \di_msk[1]_i_1_n_0\ : STD_LOGIC;
  signal \di_msk[1]_i_2_n_0\ : STD_LOGIC;
  signal \di_msk[2]_i_1_n_0\ : STD_LOGIC;
  signal \di_msk[3]_i_1_n_0\ : STD_LOGIC;
  signal \di_msk[4]_i_1_n_0\ : STD_LOGIC;
  signal \di_msk[5]_i_1_n_0\ : STD_LOGIC;
  signal \di_msk[5]_i_2_n_0\ : STD_LOGIC;
  signal \di_msk[6]_i_1_n_0\ : STD_LOGIC;
  signal \di_msk[6]_i_2_n_0\ : STD_LOGIC;
  signal \di_msk[7]_i_1_n_0\ : STD_LOGIC;
  signal \di_msk[8]_i_1_n_0\ : STD_LOGIC;
  signal \di_msk[9]_i_1_n_0\ : STD_LOGIC;
  signal \di_msk_reg_n_0_[0]\ : STD_LOGIC;
  signal \di_msk_reg_n_0_[10]\ : STD_LOGIC;
  signal \di_msk_reg_n_0_[11]\ : STD_LOGIC;
  signal \di_msk_reg_n_0_[12]\ : STD_LOGIC;
  signal \di_msk_reg_n_0_[13]\ : STD_LOGIC;
  signal \di_msk_reg_n_0_[14]\ : STD_LOGIC;
  signal \di_msk_reg_n_0_[15]\ : STD_LOGIC;
  signal \di_msk_reg_n_0_[1]\ : STD_LOGIC;
  signal \di_msk_reg_n_0_[2]\ : STD_LOGIC;
  signal \di_msk_reg_n_0_[3]\ : STD_LOGIC;
  signal \di_msk_reg_n_0_[4]\ : STD_LOGIC;
  signal \di_msk_reg_n_0_[5]\ : STD_LOGIC;
  signal \di_msk_reg_n_0_[6]\ : STD_LOGIC;
  signal \di_msk_reg_n_0_[7]\ : STD_LOGIC;
  signal \di_msk_reg_n_0_[8]\ : STD_LOGIC;
  signal \di_msk_reg_n_0_[9]\ : STD_LOGIC;
  signal drp_done : STD_LOGIC;
  signal \drp_state[0]_i_1__0_n_0\ : STD_LOGIC;
  signal \drp_state[1]_i_1__0_n_0\ : STD_LOGIC;
  signal \drp_state[2]_i_1__0_n_0\ : STD_LOGIC;
  signal \drp_state[3]_i_1_n_0\ : STD_LOGIC;
  signal \drp_state[4]_i_1__0_n_0\ : STD_LOGIC;
  signal \drp_state[5]_i_1__0_n_0\ : STD_LOGIC;
  signal \drp_state[6]_i_1__0_n_0\ : STD_LOGIC;
  signal \drp_state_reg_n_0_[0]\ : STD_LOGIC;
  signal \drp_state_reg_n_0_[1]\ : STD_LOGIC;
  signal \drp_state_reg_n_0_[2]\ : STD_LOGIC;
  signal \drp_state_reg_n_0_[3]\ : STD_LOGIC;
  signal \drp_state_reg_n_0_[4]\ : STD_LOGIC;
  signal \drp_state_reg_n_0_[5]\ : STD_LOGIC;
  signal dwe_i_1_n_0 : STD_LOGIC;
  signal freq_counter_rst_reg_n_0 : STD_LOGIC;
  signal mask_user_in_i_1_n_0 : STD_LOGIC;
  signal mask_user_in_reg_n_0 : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal p_0_in0_in : STD_LOGIC;
  signal p_0_in3_in : STD_LOGIC;
  signal p_0_in7_in : STD_LOGIC;
  signal p_11_in : STD_LOGIC;
  signal p_12_in : STD_LOGIC;
  signal p_13_in : STD_LOGIC;
  signal p_14_in : STD_LOGIC;
  signal p_15_in : STD_LOGIC;
  signal p_16_in : STD_LOGIC;
  signal p_17_in : STD_LOGIC;
  signal p_18_in : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal p_1_in10_in : STD_LOGIC;
  signal p_1_in2_in : STD_LOGIC;
  signal p_1_in5_in : STD_LOGIC;
  signal p_25_in : STD_LOGIC;
  signal p_29_in : STD_LOGIC;
  signal p_2_in : STD_LOGIC;
  signal p_2_in1_in : STD_LOGIC;
  signal p_2_in4_in : STD_LOGIC;
  signal p_2_in8_in : STD_LOGIC;
  signal p_3_in : STD_LOGIC;
  signal p_3_in9_in : STD_LOGIC;
  signal p_4_in : STD_LOGIC;
  signal progclk_sel_store : STD_LOGIC;
  signal \progclk_sel_store_reg_n_0_[0]\ : STD_LOGIC;
  signal \progclk_sel_store_reg_n_0_[10]\ : STD_LOGIC;
  signal \progclk_sel_store_reg_n_0_[11]\ : STD_LOGIC;
  signal \progclk_sel_store_reg_n_0_[12]\ : STD_LOGIC;
  signal \progclk_sel_store_reg_n_0_[13]\ : STD_LOGIC;
  signal \progclk_sel_store_reg_n_0_[14]\ : STD_LOGIC;
  signal \progclk_sel_store_reg_n_0_[1]\ : STD_LOGIC;
  signal \progclk_sel_store_reg_n_0_[2]\ : STD_LOGIC;
  signal \progclk_sel_store_reg_n_0_[3]\ : STD_LOGIC;
  signal \progclk_sel_store_reg_n_0_[4]\ : STD_LOGIC;
  signal \progclk_sel_store_reg_n_0_[5]\ : STD_LOGIC;
  signal \progclk_sel_store_reg_n_0_[6]\ : STD_LOGIC;
  signal \progclk_sel_store_reg_n_0_[7]\ : STD_LOGIC;
  signal \progclk_sel_store_reg_n_0_[8]\ : STD_LOGIC;
  signal \progclk_sel_store_reg_n_0_[9]\ : STD_LOGIC;
  signal progdiv_cfg_store : STD_LOGIC;
  signal \progdiv_cfg_store[15]_i_1_n_0\ : STD_LOGIC;
  signal \progdiv_cfg_store_reg_n_0_[0]\ : STD_LOGIC;
  signal \progdiv_cfg_store_reg_n_0_[10]\ : STD_LOGIC;
  signal \progdiv_cfg_store_reg_n_0_[11]\ : STD_LOGIC;
  signal \progdiv_cfg_store_reg_n_0_[12]\ : STD_LOGIC;
  signal \progdiv_cfg_store_reg_n_0_[13]\ : STD_LOGIC;
  signal \progdiv_cfg_store_reg_n_0_[14]\ : STD_LOGIC;
  signal \progdiv_cfg_store_reg_n_0_[15]\ : STD_LOGIC;
  signal \progdiv_cfg_store_reg_n_0_[1]\ : STD_LOGIC;
  signal \progdiv_cfg_store_reg_n_0_[2]\ : STD_LOGIC;
  signal \progdiv_cfg_store_reg_n_0_[3]\ : STD_LOGIC;
  signal \progdiv_cfg_store_reg_n_0_[4]\ : STD_LOGIC;
  signal \progdiv_cfg_store_reg_n_0_[5]\ : STD_LOGIC;
  signal \progdiv_cfg_store_reg_n_0_[6]\ : STD_LOGIC;
  signal \progdiv_cfg_store_reg_n_0_[7]\ : STD_LOGIC;
  signal \progdiv_cfg_store_reg_n_0_[8]\ : STD_LOGIC;
  signal \progdiv_cfg_store_reg_n_0_[9]\ : STD_LOGIC;
  signal rd : STD_LOGIC;
  signal \rd_i_1__0_n_0\ : STD_LOGIC;
  signal rd_i_2_n_0 : STD_LOGIC;
  signal \repeat_ctr[0]_i_1_n_0\ : STD_LOGIC;
  signal \repeat_ctr[1]_i_1_n_0\ : STD_LOGIC;
  signal \repeat_ctr[2]_i_1_n_0\ : STD_LOGIC;
  signal \repeat_ctr[3]_i_2_n_0\ : STD_LOGIC;
  signal \repeat_ctr[3]_i_3_n_0\ : STD_LOGIC;
  signal \repeat_ctr_reg_n_0_[0]\ : STD_LOGIC;
  signal \repeat_ctr_reg_n_0_[1]\ : STD_LOGIC;
  signal \repeat_ctr_reg_n_0_[2]\ : STD_LOGIC;
  signal \repeat_ctr_reg_n_0_[3]\ : STD_LOGIC;
  signal \status_store__0\ : STD_LOGIC;
  signal status_store_i_1_n_0 : STD_LOGIC;
  signal txoutclkmon : STD_LOGIC;
  signal txoutclksel_int : STD_LOGIC_VECTOR ( 2 to 2 );
  signal \txoutclksel_int[2]_i_1_n_0\ : STD_LOGIC;
  signal txprogdivreset_int : STD_LOGIC;
  signal txprogdivreset_int_i_1_n_0 : STD_LOGIC;
  signal \wait_ctr0_carry__0_n_0\ : STD_LOGIC;
  signal \wait_ctr0_carry__0_n_1\ : STD_LOGIC;
  signal \wait_ctr0_carry__0_n_10\ : STD_LOGIC;
  signal \wait_ctr0_carry__0_n_11\ : STD_LOGIC;
  signal \wait_ctr0_carry__0_n_12\ : STD_LOGIC;
  signal \wait_ctr0_carry__0_n_13\ : STD_LOGIC;
  signal \wait_ctr0_carry__0_n_14\ : STD_LOGIC;
  signal \wait_ctr0_carry__0_n_15\ : STD_LOGIC;
  signal \wait_ctr0_carry__0_n_2\ : STD_LOGIC;
  signal \wait_ctr0_carry__0_n_3\ : STD_LOGIC;
  signal \wait_ctr0_carry__0_n_4\ : STD_LOGIC;
  signal \wait_ctr0_carry__0_n_5\ : STD_LOGIC;
  signal \wait_ctr0_carry__0_n_6\ : STD_LOGIC;
  signal \wait_ctr0_carry__0_n_7\ : STD_LOGIC;
  signal \wait_ctr0_carry__0_n_8\ : STD_LOGIC;
  signal \wait_ctr0_carry__0_n_9\ : STD_LOGIC;
  signal \wait_ctr0_carry__1_n_1\ : STD_LOGIC;
  signal \wait_ctr0_carry__1_n_10\ : STD_LOGIC;
  signal \wait_ctr0_carry__1_n_11\ : STD_LOGIC;
  signal \wait_ctr0_carry__1_n_12\ : STD_LOGIC;
  signal \wait_ctr0_carry__1_n_13\ : STD_LOGIC;
  signal \wait_ctr0_carry__1_n_14\ : STD_LOGIC;
  signal \wait_ctr0_carry__1_n_15\ : STD_LOGIC;
  signal \wait_ctr0_carry__1_n_2\ : STD_LOGIC;
  signal \wait_ctr0_carry__1_n_3\ : STD_LOGIC;
  signal \wait_ctr0_carry__1_n_4\ : STD_LOGIC;
  signal \wait_ctr0_carry__1_n_5\ : STD_LOGIC;
  signal \wait_ctr0_carry__1_n_6\ : STD_LOGIC;
  signal \wait_ctr0_carry__1_n_7\ : STD_LOGIC;
  signal \wait_ctr0_carry__1_n_8\ : STD_LOGIC;
  signal \wait_ctr0_carry__1_n_9\ : STD_LOGIC;
  signal wait_ctr0_carry_n_0 : STD_LOGIC;
  signal wait_ctr0_carry_n_1 : STD_LOGIC;
  signal wait_ctr0_carry_n_10 : STD_LOGIC;
  signal wait_ctr0_carry_n_11 : STD_LOGIC;
  signal wait_ctr0_carry_n_12 : STD_LOGIC;
  signal wait_ctr0_carry_n_13 : STD_LOGIC;
  signal wait_ctr0_carry_n_14 : STD_LOGIC;
  signal wait_ctr0_carry_n_15 : STD_LOGIC;
  signal wait_ctr0_carry_n_2 : STD_LOGIC;
  signal wait_ctr0_carry_n_3 : STD_LOGIC;
  signal wait_ctr0_carry_n_4 : STD_LOGIC;
  signal wait_ctr0_carry_n_5 : STD_LOGIC;
  signal wait_ctr0_carry_n_6 : STD_LOGIC;
  signal wait_ctr0_carry_n_7 : STD_LOGIC;
  signal wait_ctr0_carry_n_8 : STD_LOGIC;
  signal wait_ctr0_carry_n_9 : STD_LOGIC;
  signal \wait_ctr[0]_i_1_n_0\ : STD_LOGIC;
  signal \wait_ctr[10]_i_1_n_0\ : STD_LOGIC;
  signal \wait_ctr[11]_i_1_n_0\ : STD_LOGIC;
  signal \wait_ctr[12]_i_1_n_0\ : STD_LOGIC;
  signal \wait_ctr[13]_i_1_n_0\ : STD_LOGIC;
  signal \wait_ctr[14]_i_1_n_0\ : STD_LOGIC;
  signal \wait_ctr[15]_i_1_n_0\ : STD_LOGIC;
  signal \wait_ctr[16]_i_1_n_0\ : STD_LOGIC;
  signal \wait_ctr[17]_i_1_n_0\ : STD_LOGIC;
  signal \wait_ctr[18]_i_1_n_0\ : STD_LOGIC;
  signal \wait_ctr[19]_i_1_n_0\ : STD_LOGIC;
  signal \wait_ctr[1]_i_1_n_0\ : STD_LOGIC;
  signal \wait_ctr[20]_i_1_n_0\ : STD_LOGIC;
  signal \wait_ctr[21]_i_1_n_0\ : STD_LOGIC;
  signal \wait_ctr[22]_i_1_n_0\ : STD_LOGIC;
  signal \wait_ctr[23]_i_1_n_0\ : STD_LOGIC;
  signal \wait_ctr[24]_i_10_n_0\ : STD_LOGIC;
  signal \wait_ctr[24]_i_11_n_0\ : STD_LOGIC;
  signal \wait_ctr[24]_i_12_n_0\ : STD_LOGIC;
  signal \wait_ctr[24]_i_13_n_0\ : STD_LOGIC;
  signal \wait_ctr[24]_i_14_n_0\ : STD_LOGIC;
  signal \wait_ctr[24]_i_15_n_0\ : STD_LOGIC;
  signal \wait_ctr[24]_i_16_n_0\ : STD_LOGIC;
  signal \wait_ctr[24]_i_17_n_0\ : STD_LOGIC;
  signal \wait_ctr[24]_i_18_n_0\ : STD_LOGIC;
  signal \wait_ctr[24]_i_19_n_0\ : STD_LOGIC;
  signal \wait_ctr[24]_i_1_n_0\ : STD_LOGIC;
  signal \wait_ctr[24]_i_20_n_0\ : STD_LOGIC;
  signal \wait_ctr[24]_i_2_n_0\ : STD_LOGIC;
  signal \wait_ctr[24]_i_3_n_0\ : STD_LOGIC;
  signal \wait_ctr[24]_i_4_n_0\ : STD_LOGIC;
  signal \wait_ctr[24]_i_5_n_0\ : STD_LOGIC;
  signal \wait_ctr[24]_i_6_n_0\ : STD_LOGIC;
  signal \wait_ctr[24]_i_7_n_0\ : STD_LOGIC;
  signal \wait_ctr[24]_i_8_n_0\ : STD_LOGIC;
  signal \wait_ctr[24]_i_9_n_0\ : STD_LOGIC;
  signal \wait_ctr[2]_i_1_n_0\ : STD_LOGIC;
  signal \wait_ctr[3]_i_1_n_0\ : STD_LOGIC;
  signal \wait_ctr[4]_i_1_n_0\ : STD_LOGIC;
  signal \wait_ctr[5]_i_1_n_0\ : STD_LOGIC;
  signal \wait_ctr[6]_i_1_n_0\ : STD_LOGIC;
  signal \wait_ctr[7]_i_1_n_0\ : STD_LOGIC;
  signal \wait_ctr[8]_i_1_n_0\ : STD_LOGIC;
  signal \wait_ctr[9]_i_1_n_0\ : STD_LOGIC;
  signal \wait_ctr_reg_n_0_[0]\ : STD_LOGIC;
  signal \wait_ctr_reg_n_0_[10]\ : STD_LOGIC;
  signal \wait_ctr_reg_n_0_[11]\ : STD_LOGIC;
  signal \wait_ctr_reg_n_0_[12]\ : STD_LOGIC;
  signal \wait_ctr_reg_n_0_[13]\ : STD_LOGIC;
  signal \wait_ctr_reg_n_0_[14]\ : STD_LOGIC;
  signal \wait_ctr_reg_n_0_[15]\ : STD_LOGIC;
  signal \wait_ctr_reg_n_0_[16]\ : STD_LOGIC;
  signal \wait_ctr_reg_n_0_[17]\ : STD_LOGIC;
  signal \wait_ctr_reg_n_0_[18]\ : STD_LOGIC;
  signal \wait_ctr_reg_n_0_[19]\ : STD_LOGIC;
  signal \wait_ctr_reg_n_0_[1]\ : STD_LOGIC;
  signal \wait_ctr_reg_n_0_[20]\ : STD_LOGIC;
  signal \wait_ctr_reg_n_0_[21]\ : STD_LOGIC;
  signal \wait_ctr_reg_n_0_[22]\ : STD_LOGIC;
  signal \wait_ctr_reg_n_0_[23]\ : STD_LOGIC;
  signal \wait_ctr_reg_n_0_[24]\ : STD_LOGIC;
  signal \wait_ctr_reg_n_0_[2]\ : STD_LOGIC;
  signal \wait_ctr_reg_n_0_[3]\ : STD_LOGIC;
  signal \wait_ctr_reg_n_0_[4]\ : STD_LOGIC;
  signal \wait_ctr_reg_n_0_[5]\ : STD_LOGIC;
  signal \wait_ctr_reg_n_0_[6]\ : STD_LOGIC;
  signal \wait_ctr_reg_n_0_[7]\ : STD_LOGIC;
  signal \wait_ctr_reg_n_0_[8]\ : STD_LOGIC;
  signal \wait_ctr_reg_n_0_[9]\ : STD_LOGIC;
  signal wr : STD_LOGIC;
  signal \wr_i_1__0_n_0\ : STD_LOGIC;
  signal \x0e1_store[14]_i_1_n_0\ : STD_LOGIC;
  signal \x0e1_store_reg_n_0_[0]\ : STD_LOGIC;
  signal \x0e1_store_reg_n_0_[12]\ : STD_LOGIC;
  signal \x0e1_store_reg_n_0_[13]\ : STD_LOGIC;
  signal \x0e1_store_reg_n_0_[14]\ : STD_LOGIC;
  signal \x0e1_store_reg_n_0_[1]\ : STD_LOGIC;
  signal \x0e1_store_reg_n_0_[2]\ : STD_LOGIC;
  signal \x0e1_store_reg_n_0_[3]\ : STD_LOGIC;
  signal \x0e1_store_reg_n_0_[4]\ : STD_LOGIC;
  signal \x0e1_store_reg_n_0_[5]\ : STD_LOGIC;
  signal \x0e1_store_reg_n_0_[6]\ : STD_LOGIC;
  signal \x0e1_store_reg_n_0_[7]\ : STD_LOGIC;
  signal \x0e1_store_reg_n_0_[8]\ : STD_LOGIC;
  signal \x0e1_store_reg_n_0_[9]\ : STD_LOGIC;
  signal NLW_cpll_cal_state2_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_cpll_cal_state2_inferred__0/i__carry_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_cpll_cal_state2_inferred__0/i__carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_cpll_cal_state2_inferred__0/i__carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \NLW_wait_ctr0_carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 to 7 );
  attribute OPT_MODIFIED : string;
  attribute OPT_MODIFIED of bufg_gt_txoutclkmon_inst : label is "MLO";
  attribute box_type : string;
  attribute box_type of bufg_gt_txoutclkmon_inst : label is "PRIMITIVE";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of cal_fail_store_i_4 : label is "soft_lutpair132";
  attribute COMPARATOR_THRESHOLD : integer;
  attribute COMPARATOR_THRESHOLD of cpll_cal_state2_carry : label is 11;
  attribute COMPARATOR_THRESHOLD of \cpll_cal_state2_inferred__0/i__carry\ : label is 11;
  attribute COMPARATOR_THRESHOLD of \cpll_cal_state2_inferred__0/i__carry__0\ : label is 11;
  attribute SOFT_HLUTNM of \cpll_cal_state[12]_i_1\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \cpll_cal_state[14]_i_1\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \cpll_cal_state[16]_i_1\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \cpll_cal_state[1]_i_1\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \cpll_cal_state[27]_i_1\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \cpll_cal_state[28]_i_1\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \cpll_cal_state[2]_i_1\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \cpll_cal_state[3]_i_1\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \cpll_cal_state[5]_i_1\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \cpll_cal_state[6]_i_1\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \cpll_cal_state[7]_i_1\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of cpllpd_int_i_1 : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of cpllreset_int_i_1 : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \daddr[2]_i_1__0\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \daddr[4]_i_1__0\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \daddr[5]_i_2\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \daddr[7]_i_3\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \di_msk[12]_i_2\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \di_msk[12]_i_3\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \di_msk[15]_i_2\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \di_msk[15]_i_4\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \di_msk[1]_i_1\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \di_msk[5]_i_1\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \drp_state[1]_i_1__0\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \drp_state[3]_i_1\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \drp_state[4]_i_1__0\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \drp_state[5]_i_1__0\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \drp_state[6]_i_1__0\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of dwe_i_1 : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of rd_i_2 : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \repeat_ctr[0]_i_1\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \repeat_ctr[1]_i_1\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \repeat_ctr[2]_i_1\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \repeat_ctr[3]_i_2\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \repeat_ctr[3]_i_3\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of txprogdivreset_int_i_1 : label is "soft_lutpair126";
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of wait_ctr0_carry : label is 35;
  attribute ADDER_THRESHOLD of \wait_ctr0_carry__0\ : label is 35;
  attribute ADDER_THRESHOLD of \wait_ctr0_carry__1\ : label is 35;
  attribute SOFT_HLUTNM of \wait_ctr[23]_i_1\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \wait_ctr[24]_i_10\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \wait_ctr[24]_i_11\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \wait_ctr[24]_i_15\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \wait_ctr[24]_i_18\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \wait_ctr[24]_i_3\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \wait_ctr[24]_i_4\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \wait_ctr[24]_i_7\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \wr_i_1__0\ : label is "soft_lutpair135";
begin
  USER_CPLLLOCK_OUT_reg_0 <= \^user_cplllock_out_reg_0\;
  cal_on_tx_drpen_out <= \^cal_on_tx_drpen_out\;
  cal_on_tx_drpwe_out <= \^cal_on_tx_drpwe_out\;
  cpllpd_int_reg_0 <= \^cpllpd_int_reg_0\;
  cpllreset_int_reg_0 <= \^cpllreset_int_reg_0\;
USER_CPLLLOCK_OUT_reg: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => '1',
      D => bit_synchronizer_cplllock_inst_n_1,
      Q => \^user_cplllock_out_reg_0\,
      R => '0'
    );
U_TXOUTCLK_FREQ_COUNTER: entity work.bd_fd73_pcs_pma_0_gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_freq_counter
     port map (
      CO(0) => cpll_cal_state2,
      D(16 downto 0) => D(16 downto 0),
      DI(5) => U_TXOUTCLK_FREQ_COUNTER_n_23,
      DI(4) => U_TXOUTCLK_FREQ_COUNTER_n_24,
      DI(3) => U_TXOUTCLK_FREQ_COUNTER_n_25,
      DI(2) => U_TXOUTCLK_FREQ_COUNTER_n_26,
      DI(1) => U_TXOUTCLK_FREQ_COUNTER_n_27,
      DI(0) => U_TXOUTCLK_FREQ_COUNTER_n_28,
      O(7 downto 0) => O(7 downto 0),
      Q(5) => \cpll_cal_state_reg_n_0_[27]\,
      Q(4) => p_2_in8_in,
      Q(3) => p_11_in,
      Q(2) => p_18_in,
      Q(1) => \cpll_cal_state_reg_n_0_[12]\,
      Q(0) => \cpll_cal_state_reg_n_0_[0]\,
      S(0) => S(0),
      \cal_fail_store__0\ => \cal_fail_store__0\,
      cal_fail_store_reg => bit_synchronizer_cplllock_inst_n_0,
      cal_fail_store_reg_0 => \repeat_ctr_reg_n_0_[3]\,
      cal_fail_store_reg_1 => cal_fail_store_i_4_n_0,
      cal_on_tx_reset_in_sync => cal_on_tx_reset_in_sync,
      \cpll_cal_state_reg[13]\ => \wait_ctr[24]_i_6_n_0\,
      \cpll_cal_state_reg[13]_0\ => \repeat_ctr_reg_n_0_[1]\,
      \cpll_cal_state_reg[13]_1\ => \repeat_ctr_reg_n_0_[0]\,
      \cpll_cal_state_reg[13]_2\ => \repeat_ctr_reg_n_0_[2]\,
      \cpll_cal_state_reg[21]\(0) => drp_done,
      done_o_reg_0 => U_TXOUTCLK_FREQ_COUNTER_n_0,
      done_o_reg_1(1) => cpll_cal_state7_out(21),
      done_o_reg_1(0) => cpll_cal_state7_out(13),
      drpclk_in(0) => drpclk_in(0),
      \freq_cnt_o_reg[0]_0\ => U_TXOUTCLK_FREQ_COUNTER_n_52,
      \freq_cnt_o_reg[14]_0\(7) => U_TXOUTCLK_FREQ_COUNTER_n_44,
      \freq_cnt_o_reg[14]_0\(6) => U_TXOUTCLK_FREQ_COUNTER_n_45,
      \freq_cnt_o_reg[14]_0\(5) => U_TXOUTCLK_FREQ_COUNTER_n_46,
      \freq_cnt_o_reg[14]_0\(4) => U_TXOUTCLK_FREQ_COUNTER_n_47,
      \freq_cnt_o_reg[14]_0\(3) => U_TXOUTCLK_FREQ_COUNTER_n_48,
      \freq_cnt_o_reg[14]_0\(2) => U_TXOUTCLK_FREQ_COUNTER_n_49,
      \freq_cnt_o_reg[14]_0\(1) => U_TXOUTCLK_FREQ_COUNTER_n_50,
      \freq_cnt_o_reg[14]_0\(0) => U_TXOUTCLK_FREQ_COUNTER_n_51,
      \freq_cnt_o_reg[15]_0\(6) => U_TXOUTCLK_FREQ_COUNTER_n_37,
      \freq_cnt_o_reg[15]_0\(5) => U_TXOUTCLK_FREQ_COUNTER_n_38,
      \freq_cnt_o_reg[15]_0\(4) => U_TXOUTCLK_FREQ_COUNTER_n_39,
      \freq_cnt_o_reg[15]_0\(3) => U_TXOUTCLK_FREQ_COUNTER_n_40,
      \freq_cnt_o_reg[15]_0\(2) => U_TXOUTCLK_FREQ_COUNTER_n_41,
      \freq_cnt_o_reg[15]_0\(1) => U_TXOUTCLK_FREQ_COUNTER_n_42,
      \freq_cnt_o_reg[15]_0\(0) => U_TXOUTCLK_FREQ_COUNTER_n_43,
      \freq_cnt_o_reg[16]_0\(7) => U_TXOUTCLK_FREQ_COUNTER_n_29,
      \freq_cnt_o_reg[16]_0\(6) => U_TXOUTCLK_FREQ_COUNTER_n_30,
      \freq_cnt_o_reg[16]_0\(5) => U_TXOUTCLK_FREQ_COUNTER_n_31,
      \freq_cnt_o_reg[16]_0\(4) => U_TXOUTCLK_FREQ_COUNTER_n_32,
      \freq_cnt_o_reg[16]_0\(3) => U_TXOUTCLK_FREQ_COUNTER_n_33,
      \freq_cnt_o_reg[16]_0\(2) => U_TXOUTCLK_FREQ_COUNTER_n_34,
      \freq_cnt_o_reg[16]_0\(1) => U_TXOUTCLK_FREQ_COUNTER_n_35,
      \freq_cnt_o_reg[16]_0\(0) => U_TXOUTCLK_FREQ_COUNTER_n_36,
      \freq_cnt_o_reg[16]_1\(0) => U_TXOUTCLK_FREQ_COUNTER_n_54,
      \freq_cnt_o_reg[17]_0\(0) => U_TXOUTCLK_FREQ_COUNTER_n_53,
      \repeat_ctr_reg[3]\ => \repeat_ctr[3]_i_3_n_0\,
      \repeat_ctr_reg[3]_0\(0) => cpll_cal_state26_in,
      rst_in_out_reg => U_TXOUTCLK_FREQ_COUNTER_n_18,
      rst_in_out_reg_0 => U_TXOUTCLK_FREQ_COUNTER_n_19,
      \state_reg[1]_0\ => freq_counter_rst_reg_n_0,
      \testclk_cnt_reg[15]_0\(7 downto 0) => \testclk_cnt_reg[15]\(7 downto 0),
      \testclk_cnt_reg[17]_0\(1 downto 0) => \testclk_cnt_reg[17]\(1 downto 0),
      txoutclkmon => txoutclkmon
    );
bit_synchronizer_cplllock_inst: entity work.bd_fd73_pcs_pma_0_gtwizard_ultrascale_v1_7_17_bit_synchronizer_38
     port map (
      Q(1) => \cpll_cal_state_reg_n_0_[30]\,
      Q(0) => \cpll_cal_state_reg_n_0_[0]\,
      USER_CPLLLOCK_OUT_reg => mask_user_in_reg_n_0,
      cal_on_tx_reset_in_sync => cal_on_tx_reset_in_sync,
      \cpll_cal_state_reg[0]\ => bit_synchronizer_cplllock_inst_n_1,
      drpclk_in(0) => drpclk_in(0),
      i_in_out_reg_0 => bit_synchronizer_cplllock_inst_n_0,
      in0 => in0
    );
bit_synchronizer_txoutclksel_inst0: entity work.bd_fd73_pcs_pma_0_gtwizard_ultrascale_v1_7_17_bit_synchronizer_39
     port map (
      D(0) => bit_synchronizer_txoutclksel_inst0_n_0,
      drpclk_in(0) => drpclk_in(0),
      \non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[0]\ => mask_user_in_reg_n_0,
      txoutclksel_int(0) => txoutclksel_int(2)
    );
bit_synchronizer_txoutclksel_inst1: entity work.bd_fd73_pcs_pma_0_gtwizard_ultrascale_v1_7_17_bit_synchronizer_40
     port map (
      D(0) => bit_synchronizer_txoutclksel_inst1_n_0,
      drpclk_in(0) => drpclk_in(0),
      \non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[1]\ => mask_user_in_reg_n_0
    );
bit_synchronizer_txoutclksel_inst2: entity work.bd_fd73_pcs_pma_0_gtwizard_ultrascale_v1_7_17_bit_synchronizer_41
     port map (
      D(0) => bit_synchronizer_txoutclksel_inst2_n_0,
      drpclk_in(0) => drpclk_in(0),
      \non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[2]\ => mask_user_in_reg_n_0,
      txoutclksel_int(0) => txoutclksel_int(2)
    );
bit_synchronizer_txprgdivresetdone_inst: entity work.bd_fd73_pcs_pma_0_gtwizard_ultrascale_v1_7_17_bit_synchronizer_42
     port map (
      D(4 downto 2) => cpll_cal_state7_out(31 downto 29),
      D(1 downto 0) => cpll_cal_state7_out(20 downto 19),
      Q(8) => \cpll_cal_state_reg_n_0_[31]\,
      Q(7) => \cpll_cal_state_reg_n_0_[30]\,
      Q(6) => \cpll_cal_state_reg_n_0_[29]\,
      Q(5) => \cpll_cal_state_reg_n_0_[28]\,
      Q(4) => p_11_in,
      Q(3) => p_12_in,
      Q(2) => p_13_in,
      Q(1) => p_16_in,
      Q(0) => p_17_in,
      \cal_fail_store__0\ => \cal_fail_store__0\,
      cal_on_tx_reset_in_sync => cal_on_tx_reset_in_sync,
      \cpll_cal_state_reg[14]\ => bit_synchronizer_txprgdivresetdone_inst_n_0,
      \cpll_cal_state_reg[20]\ => U_TXOUTCLK_FREQ_COUNTER_n_0,
      \cpll_cal_state_reg[29]\ => \wait_ctr[24]_i_6_n_0\,
      drpclk_in(0) => drpclk_in(0),
      freq_counter_rst_reg => \wait_ctr[24]_i_5_n_0\,
      freq_counter_rst_reg_0 => freq_counter_rst_reg_n_0,
      freq_counter_rst_reg_1 => \wait_ctr[24]_i_9_n_0\,
      i_in_meta_reg_0 => i_in_meta_reg_0
    );
bit_synchronizer_txprogdivreset_inst: entity work.bd_fd73_pcs_pma_0_gtwizard_ultrascale_v1_7_17_bit_synchronizer_43
     port map (
      drpclk_in(0) => drpclk_in(0),
      i_in_meta_reg_0 => i_in_meta_reg,
      \non_pcie_txoutclksel.GTHE4_TXPROGDIVRESET_OUT_reg\ => mask_user_in_reg_n_0,
      txprogdivreset_int => txprogdivreset_int,
      txprogdivreset_int_reg => bit_synchronizer_txprogdivreset_inst_n_0
    );
bufg_gt_txoutclkmon_inst: unisim.vcomponents.BUFG_GT
    generic map(
      SIM_DEVICE => "ULTRASCALE",
      STARTUP_SYNC => "FALSE"
    )
        port map (
      CE => lopt,
      CEMASK => '1',
      CLR => lopt_1,
      CLRMASK => '1',
      DIV(2 downto 0) => B"000",
      I => txoutclk_out(0),
      O => txoutclkmon
    );
cal_fail_store_i_4: unisim.vcomponents.LUT3
    generic map(
      INIT => X"7F"
    )
        port map (
      I0 => \repeat_ctr_reg_n_0_[1]\,
      I1 => \repeat_ctr_reg_n_0_[0]\,
      I2 => \repeat_ctr_reg_n_0_[2]\,
      O => cal_fail_store_i_4_n_0
    );
cal_fail_store_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => U_TXOUTCLK_FREQ_COUNTER_n_19,
      Q => \cal_fail_store__0\,
      R => '0'
    );
cpll_cal_state2_carry: unisim.vcomponents.CARRY8
     port map (
      CI => U_TXOUTCLK_FREQ_COUNTER_n_52,
      CI_TOP => '0',
      CO(7) => cpll_cal_state2,
      CO(6) => cpll_cal_state2_carry_n_1,
      CO(5) => cpll_cal_state2_carry_n_2,
      CO(4) => cpll_cal_state2_carry_n_3,
      CO(3) => cpll_cal_state2_carry_n_4,
      CO(2) => cpll_cal_state2_carry_n_5,
      CO(1) => cpll_cal_state2_carry_n_6,
      CO(0) => cpll_cal_state2_carry_n_7,
      DI(7 downto 6) => B"00",
      DI(5) => U_TXOUTCLK_FREQ_COUNTER_n_23,
      DI(4) => U_TXOUTCLK_FREQ_COUNTER_n_24,
      DI(3) => U_TXOUTCLK_FREQ_COUNTER_n_25,
      DI(2) => U_TXOUTCLK_FREQ_COUNTER_n_26,
      DI(1) => U_TXOUTCLK_FREQ_COUNTER_n_27,
      DI(0) => U_TXOUTCLK_FREQ_COUNTER_n_28,
      O(7 downto 0) => NLW_cpll_cal_state2_carry_O_UNCONNECTED(7 downto 0),
      S(7) => U_TXOUTCLK_FREQ_COUNTER_n_29,
      S(6) => U_TXOUTCLK_FREQ_COUNTER_n_30,
      S(5) => U_TXOUTCLK_FREQ_COUNTER_n_31,
      S(4) => U_TXOUTCLK_FREQ_COUNTER_n_32,
      S(3) => U_TXOUTCLK_FREQ_COUNTER_n_33,
      S(2) => U_TXOUTCLK_FREQ_COUNTER_n_34,
      S(1) => U_TXOUTCLK_FREQ_COUNTER_n_35,
      S(0) => U_TXOUTCLK_FREQ_COUNTER_n_36
    );
\cpll_cal_state2_inferred__0/i__carry\: unisim.vcomponents.CARRY8
     port map (
      CI => '1',
      CI_TOP => '0',
      CO(7) => \cpll_cal_state2_inferred__0/i__carry_n_0\,
      CO(6) => \cpll_cal_state2_inferred__0/i__carry_n_1\,
      CO(5) => \cpll_cal_state2_inferred__0/i__carry_n_2\,
      CO(4) => \cpll_cal_state2_inferred__0/i__carry_n_3\,
      CO(3) => \cpll_cal_state2_inferred__0/i__carry_n_4\,
      CO(2) => \cpll_cal_state2_inferred__0/i__carry_n_5\,
      CO(1) => \cpll_cal_state2_inferred__0/i__carry_n_6\,
      CO(0) => \cpll_cal_state2_inferred__0/i__carry_n_7\,
      DI(7) => U_TXOUTCLK_FREQ_COUNTER_n_37,
      DI(6) => U_TXOUTCLK_FREQ_COUNTER_n_38,
      DI(5) => U_TXOUTCLK_FREQ_COUNTER_n_39,
      DI(4) => U_TXOUTCLK_FREQ_COUNTER_n_40,
      DI(3) => U_TXOUTCLK_FREQ_COUNTER_n_41,
      DI(2) => U_TXOUTCLK_FREQ_COUNTER_n_42,
      DI(1) => '0',
      DI(0) => U_TXOUTCLK_FREQ_COUNTER_n_43,
      O(7 downto 0) => \NLW_cpll_cal_state2_inferred__0/i__carry_O_UNCONNECTED\(7 downto 0),
      S(7) => U_TXOUTCLK_FREQ_COUNTER_n_44,
      S(6) => U_TXOUTCLK_FREQ_COUNTER_n_45,
      S(5) => U_TXOUTCLK_FREQ_COUNTER_n_46,
      S(4) => U_TXOUTCLK_FREQ_COUNTER_n_47,
      S(3) => U_TXOUTCLK_FREQ_COUNTER_n_48,
      S(2) => U_TXOUTCLK_FREQ_COUNTER_n_49,
      S(1) => U_TXOUTCLK_FREQ_COUNTER_n_50,
      S(0) => U_TXOUTCLK_FREQ_COUNTER_n_51
    );
\cpll_cal_state2_inferred__0/i__carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => \cpll_cal_state2_inferred__0/i__carry_n_0\,
      CI_TOP => '0',
      CO(7 downto 1) => \NLW_cpll_cal_state2_inferred__0/i__carry__0_CO_UNCONNECTED\(7 downto 1),
      CO(0) => cpll_cal_state26_in,
      DI(7 downto 1) => B"0000000",
      DI(0) => U_TXOUTCLK_FREQ_COUNTER_n_53,
      O(7 downto 0) => \NLW_cpll_cal_state2_inferred__0/i__carry__0_O_UNCONNECTED\(7 downto 0),
      S(7 downto 1) => B"0000000",
      S(0) => U_TXOUTCLK_FREQ_COUNTER_n_54
    );
\cpll_cal_state[12]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => drp_done,
      I1 => p_0_in,
      O => cpll_cal_state7_out(12)
    );
\cpll_cal_state[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA30"
    )
        port map (
      I0 => \wait_ctr[24]_i_9_n_0\,
      I1 => \wait_ctr[24]_i_6_n_0\,
      I2 => p_18_in,
      I3 => p_17_in,
      O => cpll_cal_state7_out(14)
    );
\cpll_cal_state[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F222"
    )
        port map (
      I0 => p_17_in,
      I1 => \wait_ctr[24]_i_9_n_0\,
      I2 => \wait_ctr[24]_i_5_n_0\,
      I3 => p_16_in,
      O => cpll_cal_state7_out(15)
    );
\cpll_cal_state[16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA30"
    )
        port map (
      I0 => \wait_ctr[24]_i_9_n_0\,
      I1 => \wait_ctr[24]_i_5_n_0\,
      I2 => p_16_in,
      I3 => p_15_in,
      O => cpll_cal_state7_out(16)
    );
\cpll_cal_state[17]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F222"
    )
        port map (
      I0 => p_15_in,
      I1 => \wait_ctr[24]_i_9_n_0\,
      I2 => \wait_ctr[24]_i_5_n_0\,
      I3 => p_14_in,
      O => cpll_cal_state7_out(17)
    );
\cpll_cal_state[18]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => \wait_ctr[24]_i_6_n_0\,
      I1 => p_13_in,
      I2 => \wait_ctr[24]_i_5_n_0\,
      I3 => p_14_in,
      O => cpll_cal_state7_out(18)
    );
\cpll_cal_state[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \cpll_cal_state_reg_n_0_[0]\,
      I1 => drp_done,
      I2 => p_1_in10_in,
      O => cpll_cal_state7_out(1)
    );
\cpll_cal_state[27]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => drp_done,
      I1 => p_3_in,
      O => cpll_cal_state7_out(27)
    );
\cpll_cal_state[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EA"
    )
        port map (
      I0 => \cpll_cal_state_reg_n_0_[27]\,
      I1 => \wait_ctr[24]_i_6_n_0\,
      I2 => \cpll_cal_state_reg_n_0_[28]\,
      O => cpll_cal_state7_out(28)
    );
\cpll_cal_state[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => p_1_in10_in,
      I1 => drp_done,
      O => cpll_cal_state7_out(2)
    );
\cpll_cal_state[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => drp_done,
      I1 => p_1_in2_in,
      I2 => \status_store__0\,
      I3 => p_29_in,
      O => cpll_cal_state7_out(3)
    );
\cpll_cal_state[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE2E2E2"
    )
        port map (
      I0 => p_1_in5_in,
      I1 => drp_done,
      I2 => p_0_in7_in,
      I3 => \status_store__0\,
      I4 => p_29_in,
      O => cpll_cal_state7_out(5)
    );
\cpll_cal_state[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => drp_done,
      I1 => p_1_in5_in,
      O => cpll_cal_state7_out(6)
    );
\cpll_cal_state[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4F44"
    )
        port map (
      I0 => drp_done,
      I1 => p_1_in,
      I2 => \status_store__0\,
      I3 => p_25_in,
      O => cpll_cal_state7_out(7)
    );
\cpll_cal_state[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE2E2E2"
    )
        port map (
      I0 => p_4_in,
      I1 => drp_done,
      I2 => p_0_in3_in,
      I3 => \status_store__0\,
      I4 => p_25_in,
      O => cpll_cal_state7_out(9)
    );
\cpll_cal_state_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => '0',
      Q => \cpll_cal_state_reg_n_0_[0]\,
      S => cal_on_tx_reset_in_sync
    );
\cpll_cal_state_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => drp_done,
      D => p_4_in,
      Q => p_0_in0_in,
      R => cal_on_tx_reset_in_sync
    );
\cpll_cal_state_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => drp_done,
      D => p_0_in0_in,
      Q => p_0_in,
      R => cal_on_tx_reset_in_sync
    );
\cpll_cal_state_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => cpll_cal_state7_out(12),
      Q => \cpll_cal_state_reg_n_0_[12]\,
      R => cal_on_tx_reset_in_sync
    );
\cpll_cal_state_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => cpll_cal_state7_out(13),
      Q => p_18_in,
      R => cal_on_tx_reset_in_sync
    );
\cpll_cal_state_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => cpll_cal_state7_out(14),
      Q => p_17_in,
      R => cal_on_tx_reset_in_sync
    );
\cpll_cal_state_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => cpll_cal_state7_out(15),
      Q => p_16_in,
      R => cal_on_tx_reset_in_sync
    );
\cpll_cal_state_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => cpll_cal_state7_out(16),
      Q => p_15_in,
      R => cal_on_tx_reset_in_sync
    );
\cpll_cal_state_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => cpll_cal_state7_out(17),
      Q => p_14_in,
      R => cal_on_tx_reset_in_sync
    );
\cpll_cal_state_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => cpll_cal_state7_out(18),
      Q => p_13_in,
      R => cal_on_tx_reset_in_sync
    );
\cpll_cal_state_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => cpll_cal_state7_out(19),
      Q => p_12_in,
      R => cal_on_tx_reset_in_sync
    );
\cpll_cal_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => cpll_cal_state7_out(1),
      Q => p_1_in10_in,
      R => cal_on_tx_reset_in_sync
    );
\cpll_cal_state_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => cpll_cal_state7_out(20),
      Q => p_11_in,
      R => cal_on_tx_reset_in_sync
    );
\cpll_cal_state_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => cpll_cal_state7_out(21),
      Q => p_2_in8_in,
      R => cal_on_tx_reset_in_sync
    );
\cpll_cal_state_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => drp_done,
      D => p_2_in8_in,
      Q => p_2_in4_in,
      R => cal_on_tx_reset_in_sync
    );
\cpll_cal_state_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => drp_done,
      D => p_2_in4_in,
      Q => p_2_in,
      R => cal_on_tx_reset_in_sync
    );
\cpll_cal_state_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => drp_done,
      D => p_2_in,
      Q => p_2_in1_in,
      R => cal_on_tx_reset_in_sync
    );
\cpll_cal_state_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => drp_done,
      D => p_2_in1_in,
      Q => p_3_in9_in,
      R => cal_on_tx_reset_in_sync
    );
\cpll_cal_state_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => drp_done,
      D => p_3_in9_in,
      Q => p_3_in,
      R => cal_on_tx_reset_in_sync
    );
\cpll_cal_state_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => cpll_cal_state7_out(27),
      Q => \cpll_cal_state_reg_n_0_[27]\,
      R => cal_on_tx_reset_in_sync
    );
\cpll_cal_state_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => cpll_cal_state7_out(28),
      Q => \cpll_cal_state_reg_n_0_[28]\,
      R => cal_on_tx_reset_in_sync
    );
\cpll_cal_state_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => cpll_cal_state7_out(29),
      Q => \cpll_cal_state_reg_n_0_[29]\,
      R => cal_on_tx_reset_in_sync
    );
\cpll_cal_state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => cpll_cal_state7_out(2),
      Q => p_29_in,
      R => cal_on_tx_reset_in_sync
    );
\cpll_cal_state_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => cpll_cal_state7_out(30),
      Q => \cpll_cal_state_reg_n_0_[30]\,
      R => cal_on_tx_reset_in_sync
    );
\cpll_cal_state_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => cpll_cal_state7_out(31),
      Q => \cpll_cal_state_reg_n_0_[31]\,
      R => cal_on_tx_reset_in_sync
    );
\cpll_cal_state_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => cpll_cal_state7_out(3),
      Q => p_1_in2_in,
      R => cal_on_tx_reset_in_sync
    );
\cpll_cal_state_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => drp_done,
      D => p_1_in2_in,
      Q => p_0_in7_in,
      R => cal_on_tx_reset_in_sync
    );
\cpll_cal_state_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => cpll_cal_state7_out(5),
      Q => p_1_in5_in,
      R => cal_on_tx_reset_in_sync
    );
\cpll_cal_state_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => cpll_cal_state7_out(6),
      Q => p_25_in,
      R => cal_on_tx_reset_in_sync
    );
\cpll_cal_state_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => cpll_cal_state7_out(7),
      Q => p_1_in,
      R => cal_on_tx_reset_in_sync
    );
\cpll_cal_state_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => drp_done,
      D => p_1_in,
      Q => p_0_in3_in,
      R => cal_on_tx_reset_in_sync
    );
\cpll_cal_state_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => cpll_cal_state7_out(9),
      Q => p_4_in,
      R => cal_on_tx_reset_in_sync
    );
cpllpd_int_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDD2F00"
    )
        port map (
      I0 => p_17_in,
      I1 => \wait_ctr[24]_i_9_n_0\,
      I2 => \wait_ctr[24]_i_6_n_0\,
      I3 => p_18_in,
      I4 => \^cpllpd_int_reg_0\,
      O => cpllpd_int_i_1_n_0
    );
cpllpd_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => cpllpd_int_i_1_n_0,
      Q => \^cpllpd_int_reg_0\,
      R => cal_on_tx_reset_in_sync
    );
cpllreset_int_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDD2F00"
    )
        port map (
      I0 => p_15_in,
      I1 => \wait_ctr[24]_i_9_n_0\,
      I2 => \wait_ctr[24]_i_5_n_0\,
      I3 => p_16_in,
      I4 => \^cpllreset_int_reg_0\,
      O => cpllreset_int_i_1_n_0
    );
cpllreset_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => cpllreset_int_i_1_n_0,
      Q => \^cpllreset_int_reg_0\,
      R => cal_on_tx_reset_in_sync
    );
\daddr[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000100"
    )
        port map (
      I0 => p_0_in0_in,
      I1 => p_2_in1_in,
      I2 => p_1_in2_in,
      I3 => \daddr[5]_i_2_n_0\,
      I4 => \daddr[4]_i_2_n_0\,
      O => daddr0_in(1)
    );
\daddr[2]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => p_1_in5_in,
      I1 => p_2_in4_in,
      I2 => p_0_in3_in,
      I3 => p_3_in,
      I4 => \daddr[4]_i_2_n_0\,
      O => daddr0_in(2)
    );
\daddr[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => p_3_in9_in,
      I1 => p_2_in8_in,
      I2 => p_4_in,
      I3 => p_0_in7_in,
      I4 => p_1_in10_in,
      I5 => \cpll_cal_state_reg_n_0_[0]\,
      O => daddr0_in(3)
    );
\daddr[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00015555"
    )
        port map (
      I0 => \daddr[4]_i_2_n_0\,
      I1 => p_1_in2_in,
      I2 => p_2_in1_in,
      I3 => p_0_in0_in,
      I4 => \daddr[5]_i_2_n_0\,
      O => daddr0_in(4)
    );
\daddr[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \cpll_cal_state_reg_n_0_[0]\,
      I1 => p_1_in10_in,
      I2 => p_0_in7_in,
      I3 => p_4_in,
      I4 => p_2_in8_in,
      I5 => p_3_in9_in,
      O => \daddr[4]_i_2_n_0\
    );
\daddr[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4545454545454555"
    )
        port map (
      I0 => \cpll_cal_state_reg_n_0_[0]\,
      I1 => \daddr[6]_i_2_n_0\,
      I2 => \daddr[5]_i_2_n_0\,
      I3 => p_0_in0_in,
      I4 => p_2_in1_in,
      I5 => p_1_in2_in,
      O => \daddr[5]_i_1__0_n_0\
    );
\daddr[5]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => p_3_in,
      I1 => p_0_in3_in,
      I2 => p_2_in4_in,
      I3 => p_1_in5_in,
      O => \daddr[5]_i_2_n_0\
    );
\daddr[6]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555555555554"
    )
        port map (
      I0 => \cpll_cal_state_reg_n_0_[0]\,
      I1 => \daddr[6]_i_2_n_0\,
      I2 => p_3_in,
      I3 => p_0_in3_in,
      I4 => p_2_in4_in,
      I5 => p_1_in5_in,
      O => \daddr[6]_i_1__0_n_0\
    );
\daddr[6]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => p_3_in9_in,
      I1 => p_2_in8_in,
      I2 => p_4_in,
      I3 => p_0_in7_in,
      I4 => p_1_in10_in,
      O => \daddr[6]_i_2_n_0\
    );
\daddr[7]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => p_0_in,
      I1 => p_2_in,
      I2 => p_1_in,
      I3 => \daddr[7]_i_3_n_0\,
      O => \daddr[7]_i_1__0_n_0\
    );
\daddr[7]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000FFFFFFFE"
    )
        port map (
      I0 => p_1_in10_in,
      I1 => p_0_in7_in,
      I2 => p_4_in,
      I3 => p_2_in8_in,
      I4 => p_3_in9_in,
      I5 => \cpll_cal_state_reg_n_0_[0]\,
      O => daddr0_in(7)
    );
\daddr[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFB"
    )
        port map (
      I0 => \daddr[4]_i_2_n_0\,
      I1 => \daddr[5]_i_2_n_0\,
      I2 => p_1_in2_in,
      I3 => p_2_in1_in,
      I4 => p_0_in0_in,
      O => \daddr[7]_i_3_n_0\
    );
\daddr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \daddr[7]_i_1__0_n_0\,
      D => daddr0_in(1),
      Q => \daddr_reg[7]_0\(0),
      R => '0'
    );
\daddr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \daddr[7]_i_1__0_n_0\,
      D => daddr0_in(2),
      Q => \daddr_reg[7]_0\(1),
      R => '0'
    );
\daddr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \daddr[7]_i_1__0_n_0\,
      D => daddr0_in(3),
      Q => \daddr_reg[7]_0\(2),
      R => '0'
    );
\daddr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \daddr[7]_i_1__0_n_0\,
      D => daddr0_in(4),
      Q => \daddr_reg[7]_0\(3),
      R => '0'
    );
\daddr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \daddr[7]_i_1__0_n_0\,
      D => \daddr[5]_i_1__0_n_0\,
      Q => \daddr_reg[7]_0\(4),
      R => '0'
    );
\daddr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \daddr[7]_i_1__0_n_0\,
      D => \daddr[6]_i_1__0_n_0\,
      Q => \daddr_reg[7]_0\(5),
      R => '0'
    );
\daddr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \daddr[7]_i_1__0_n_0\,
      D => daddr0_in(7),
      Q => \daddr_reg[7]_0\(6),
      R => '0'
    );
den_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFCDFFCC"
    )
        port map (
      I0 => \drp_state_reg_n_0_[5]\,
      I1 => \drp_state_reg_n_0_[4]\,
      I2 => \drp_state_reg_n_0_[2]\,
      I3 => \drp_state_reg_n_0_[1]\,
      I4 => \^cal_on_tx_drpen_out\,
      O => den_i_1_n_0
    );
den_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      CLR => cal_on_tx_reset_in_sync,
      D => den_i_1_n_0,
      Q => \^cal_on_tx_drpen_out\
    );
\di_msk[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF44F444F444F4"
    )
        port map (
      I0 => \di_msk[12]_i_2_n_0\,
      I1 => \progclk_sel_store_reg_n_0_[0]\,
      I2 => \progdiv_cfg_store_reg_n_0_[0]\,
      I3 => \di_msk[12]_i_3_n_0\,
      I4 => p_0_in0_in,
      I5 => \x0e1_store_reg_n_0_[0]\,
      O => \di_msk[0]_i_1_n_0\
    );
\di_msk[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFE0E0E0E0E0"
    )
        port map (
      I0 => p_2_in,
      I1 => p_0_in3_in,
      I2 => \progdiv_cfg_store_reg_n_0_[10]\,
      I3 => p_0_in7_in,
      I4 => p_2_in1_in,
      I5 => \progclk_sel_store_reg_n_0_[10]\,
      O => \di_msk[10]_i_1_n_0\
    );
\di_msk[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFE0E0FFE0"
    )
        port map (
      I0 => p_2_in,
      I1 => p_0_in3_in,
      I2 => \progdiv_cfg_store_reg_n_0_[11]\,
      I3 => \progclk_sel_store_reg_n_0_[11]\,
      I4 => \di_msk[12]_i_2_n_0\,
      I5 => p_0_in0_in,
      O => \di_msk[11]_i_1_n_0\
    );
\di_msk[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF44F444F444F4"
    )
        port map (
      I0 => \di_msk[12]_i_2_n_0\,
      I1 => \progclk_sel_store_reg_n_0_[12]\,
      I2 => \progdiv_cfg_store_reg_n_0_[12]\,
      I3 => \di_msk[12]_i_3_n_0\,
      I4 => p_0_in0_in,
      I5 => \x0e1_store_reg_n_0_[12]\,
      O => \di_msk[12]_i_1_n_0\
    );
\di_msk[12]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_0_in7_in,
      I1 => p_2_in1_in,
      O => \di_msk[12]_i_2_n_0\
    );
\di_msk[12]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => p_2_in,
      I1 => p_0_in3_in,
      O => \di_msk[12]_i_3_n_0\
    );
\di_msk[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFE0"
    )
        port map (
      I0 => p_2_in,
      I1 => p_0_in3_in,
      I2 => \progdiv_cfg_store_reg_n_0_[13]\,
      I3 => \di_msk[13]_i_2_n_0\,
      O => \di_msk[13]_i_1_n_0\
    );
\di_msk[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFE0E0E0"
    )
        port map (
      I0 => p_0_in7_in,
      I1 => p_2_in1_in,
      I2 => \progclk_sel_store_reg_n_0_[13]\,
      I3 => p_0_in0_in,
      I4 => \x0e1_store_reg_n_0_[13]\,
      I5 => p_0_in,
      O => \di_msk[13]_i_2_n_0\
    );
\di_msk[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFE0"
    )
        port map (
      I0 => p_2_in,
      I1 => p_0_in3_in,
      I2 => \progdiv_cfg_store_reg_n_0_[14]\,
      I3 => \di_msk[14]_i_2_n_0\,
      O => \di_msk[14]_i_1_n_0\
    );
\di_msk[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFE0E0E0"
    )
        port map (
      I0 => p_0_in7_in,
      I1 => p_2_in1_in,
      I2 => \progclk_sel_store_reg_n_0_[14]\,
      I3 => p_0_in0_in,
      I4 => \x0e1_store_reg_n_0_[14]\,
      I5 => p_0_in,
      O => \di_msk[14]_i_2_n_0\
    );
\di_msk[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"54"
    )
        port map (
      I0 => cal_on_tx_reset_in_sync,
      I1 => \di_msk[15]_i_3_n_0\,
      I2 => \cpll_cal_state_reg_n_0_[0]\,
      O => \di_msk[15]_i_1_n_0\
    );
\di_msk[15]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFE0"
    )
        port map (
      I0 => p_2_in,
      I1 => p_0_in3_in,
      I2 => \progdiv_cfg_store_reg_n_0_[15]\,
      I3 => p_0_in7_in,
      I4 => p_0_in,
      O => \di_msk[15]_i_2_n_0\
    );
\di_msk[15]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFEFFFF"
    )
        port map (
      I0 => p_0_in0_in,
      I1 => p_3_in9_in,
      I2 => p_0_in3_in,
      I3 => p_3_in,
      I4 => \di_msk[12]_i_2_n_0\,
      I5 => \di_msk[15]_i_4_n_0\,
      O => \di_msk[15]_i_3_n_0\
    );
\di_msk[15]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_0_in,
      I1 => p_2_in,
      O => \di_msk[15]_i_4_n_0\
    );
\di_msk[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFE0"
    )
        port map (
      I0 => p_0_in7_in,
      I1 => p_2_in1_in,
      I2 => \progclk_sel_store_reg_n_0_[1]\,
      I3 => \di_msk[1]_i_2_n_0\,
      O => \di_msk[1]_i_1_n_0\
    );
\di_msk[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFE0E0E0"
    )
        port map (
      I0 => p_2_in,
      I1 => p_0_in3_in,
      I2 => \progdiv_cfg_store_reg_n_0_[1]\,
      I3 => p_0_in0_in,
      I4 => \x0e1_store_reg_n_0_[1]\,
      I5 => p_0_in,
      O => \di_msk[1]_i_2_n_0\
    );
\di_msk[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F444F444FFFFF444"
    )
        port map (
      I0 => \di_msk[12]_i_3_n_0\,
      I1 => \progdiv_cfg_store_reg_n_0_[2]\,
      I2 => p_0_in0_in,
      I3 => \x0e1_store_reg_n_0_[2]\,
      I4 => \progclk_sel_store_reg_n_0_[2]\,
      I5 => \di_msk[12]_i_2_n_0\,
      O => \di_msk[2]_i_1_n_0\
    );
\di_msk[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F444F444FFFFF444"
    )
        port map (
      I0 => \di_msk[12]_i_3_n_0\,
      I1 => \progdiv_cfg_store_reg_n_0_[3]\,
      I2 => p_0_in0_in,
      I3 => \x0e1_store_reg_n_0_[3]\,
      I4 => \progclk_sel_store_reg_n_0_[3]\,
      I5 => \di_msk[12]_i_2_n_0\,
      O => \di_msk[3]_i_1_n_0\
    );
\di_msk[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF44F444F444F4"
    )
        port map (
      I0 => \di_msk[12]_i_2_n_0\,
      I1 => \progclk_sel_store_reg_n_0_[4]\,
      I2 => \progdiv_cfg_store_reg_n_0_[4]\,
      I3 => \di_msk[12]_i_3_n_0\,
      I4 => p_0_in0_in,
      I5 => \x0e1_store_reg_n_0_[4]\,
      O => \di_msk[4]_i_1_n_0\
    );
\di_msk[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFE0"
    )
        port map (
      I0 => p_2_in,
      I1 => p_0_in3_in,
      I2 => \progdiv_cfg_store_reg_n_0_[5]\,
      I3 => \di_msk[5]_i_2_n_0\,
      O => \di_msk[5]_i_1_n_0\
    );
\di_msk[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFE0E0E0"
    )
        port map (
      I0 => p_0_in7_in,
      I1 => p_2_in1_in,
      I2 => \progclk_sel_store_reg_n_0_[5]\,
      I3 => p_0_in0_in,
      I4 => \x0e1_store_reg_n_0_[5]\,
      I5 => p_0_in,
      O => \di_msk[5]_i_2_n_0\
    );
\di_msk[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFE0"
    )
        port map (
      I0 => p_2_in,
      I1 => p_0_in3_in,
      I2 => \progdiv_cfg_store_reg_n_0_[6]\,
      I3 => \di_msk[6]_i_2_n_0\,
      O => \di_msk[6]_i_1_n_0\
    );
\di_msk[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFE0E0E0"
    )
        port map (
      I0 => p_0_in7_in,
      I1 => p_2_in1_in,
      I2 => \progclk_sel_store_reg_n_0_[6]\,
      I3 => p_0_in0_in,
      I4 => \x0e1_store_reg_n_0_[6]\,
      I5 => p_0_in,
      O => \di_msk[6]_i_2_n_0\
    );
\di_msk[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F444F444FFFFF444"
    )
        port map (
      I0 => \di_msk[12]_i_3_n_0\,
      I1 => \progdiv_cfg_store_reg_n_0_[7]\,
      I2 => p_0_in0_in,
      I3 => \x0e1_store_reg_n_0_[7]\,
      I4 => \progclk_sel_store_reg_n_0_[7]\,
      I5 => \di_msk[12]_i_2_n_0\,
      O => \di_msk[7]_i_1_n_0\
    );
\di_msk[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF44F444F444F4"
    )
        port map (
      I0 => \di_msk[12]_i_2_n_0\,
      I1 => \progclk_sel_store_reg_n_0_[8]\,
      I2 => \progdiv_cfg_store_reg_n_0_[8]\,
      I3 => \di_msk[12]_i_3_n_0\,
      I4 => p_0_in0_in,
      I5 => \x0e1_store_reg_n_0_[8]\,
      O => \di_msk[8]_i_1_n_0\
    );
\di_msk[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFF44F444F444F4"
    )
        port map (
      I0 => \di_msk[12]_i_2_n_0\,
      I1 => \progclk_sel_store_reg_n_0_[9]\,
      I2 => \progdiv_cfg_store_reg_n_0_[9]\,
      I3 => \di_msk[12]_i_3_n_0\,
      I4 => p_0_in0_in,
      I5 => \x0e1_store_reg_n_0_[9]\,
      O => \di_msk[9]_i_1_n_0\
    );
\di_msk_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \di_msk[15]_i_1_n_0\,
      D => \di_msk[0]_i_1_n_0\,
      Q => \di_msk_reg_n_0_[0]\,
      R => '0'
    );
\di_msk_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \di_msk[15]_i_1_n_0\,
      D => \di_msk[10]_i_1_n_0\,
      Q => \di_msk_reg_n_0_[10]\,
      R => '0'
    );
\di_msk_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \di_msk[15]_i_1_n_0\,
      D => \di_msk[11]_i_1_n_0\,
      Q => \di_msk_reg_n_0_[11]\,
      R => '0'
    );
\di_msk_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \di_msk[15]_i_1_n_0\,
      D => \di_msk[12]_i_1_n_0\,
      Q => \di_msk_reg_n_0_[12]\,
      R => '0'
    );
\di_msk_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \di_msk[15]_i_1_n_0\,
      D => \di_msk[13]_i_1_n_0\,
      Q => \di_msk_reg_n_0_[13]\,
      R => '0'
    );
\di_msk_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \di_msk[15]_i_1_n_0\,
      D => \di_msk[14]_i_1_n_0\,
      Q => \di_msk_reg_n_0_[14]\,
      R => '0'
    );
\di_msk_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \di_msk[15]_i_1_n_0\,
      D => \di_msk[15]_i_2_n_0\,
      Q => \di_msk_reg_n_0_[15]\,
      R => '0'
    );
\di_msk_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \di_msk[15]_i_1_n_0\,
      D => \di_msk[1]_i_1_n_0\,
      Q => \di_msk_reg_n_0_[1]\,
      R => '0'
    );
\di_msk_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \di_msk[15]_i_1_n_0\,
      D => \di_msk[2]_i_1_n_0\,
      Q => \di_msk_reg_n_0_[2]\,
      R => '0'
    );
\di_msk_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \di_msk[15]_i_1_n_0\,
      D => \di_msk[3]_i_1_n_0\,
      Q => \di_msk_reg_n_0_[3]\,
      R => '0'
    );
\di_msk_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \di_msk[15]_i_1_n_0\,
      D => \di_msk[4]_i_1_n_0\,
      Q => \di_msk_reg_n_0_[4]\,
      R => '0'
    );
\di_msk_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \di_msk[15]_i_1_n_0\,
      D => \di_msk[5]_i_1_n_0\,
      Q => \di_msk_reg_n_0_[5]\,
      R => '0'
    );
\di_msk_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \di_msk[15]_i_1_n_0\,
      D => \di_msk[6]_i_1_n_0\,
      Q => \di_msk_reg_n_0_[6]\,
      R => '0'
    );
\di_msk_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \di_msk[15]_i_1_n_0\,
      D => \di_msk[7]_i_1_n_0\,
      Q => \di_msk_reg_n_0_[7]\,
      R => '0'
    );
\di_msk_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \di_msk[15]_i_1_n_0\,
      D => \di_msk[8]_i_1_n_0\,
      Q => \di_msk_reg_n_0_[8]\,
      R => '0'
    );
\di_msk_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \di_msk[15]_i_1_n_0\,
      D => \di_msk[9]_i_1_n_0\,
      Q => \di_msk_reg_n_0_[9]\,
      R => '0'
    );
\di_reg[0]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \drp_state_reg_n_0_[4]\,
      CLR => cal_on_tx_reset_in_sync,
      D => \di_msk_reg_n_0_[0]\,
      Q => \di_reg[15]_0\(0)
    );
\di_reg[10]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \drp_state_reg_n_0_[4]\,
      CLR => cal_on_tx_reset_in_sync,
      D => \di_msk_reg_n_0_[10]\,
      Q => \di_reg[15]_0\(10)
    );
\di_reg[11]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \drp_state_reg_n_0_[4]\,
      CLR => cal_on_tx_reset_in_sync,
      D => \di_msk_reg_n_0_[11]\,
      Q => \di_reg[15]_0\(11)
    );
\di_reg[12]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \drp_state_reg_n_0_[4]\,
      CLR => cal_on_tx_reset_in_sync,
      D => \di_msk_reg_n_0_[12]\,
      Q => \di_reg[15]_0\(12)
    );
\di_reg[13]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \drp_state_reg_n_0_[4]\,
      CLR => cal_on_tx_reset_in_sync,
      D => \di_msk_reg_n_0_[13]\,
      Q => \di_reg[15]_0\(13)
    );
\di_reg[14]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \drp_state_reg_n_0_[4]\,
      CLR => cal_on_tx_reset_in_sync,
      D => \di_msk_reg_n_0_[14]\,
      Q => \di_reg[15]_0\(14)
    );
\di_reg[15]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \drp_state_reg_n_0_[4]\,
      CLR => cal_on_tx_reset_in_sync,
      D => \di_msk_reg_n_0_[15]\,
      Q => \di_reg[15]_0\(15)
    );
\di_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \drp_state_reg_n_0_[4]\,
      CLR => cal_on_tx_reset_in_sync,
      D => \di_msk_reg_n_0_[1]\,
      Q => \di_reg[15]_0\(1)
    );
\di_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \drp_state_reg_n_0_[4]\,
      CLR => cal_on_tx_reset_in_sync,
      D => \di_msk_reg_n_0_[2]\,
      Q => \di_reg[15]_0\(2)
    );
\di_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \drp_state_reg_n_0_[4]\,
      CLR => cal_on_tx_reset_in_sync,
      D => \di_msk_reg_n_0_[3]\,
      Q => \di_reg[15]_0\(3)
    );
\di_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \drp_state_reg_n_0_[4]\,
      CLR => cal_on_tx_reset_in_sync,
      D => \di_msk_reg_n_0_[4]\,
      Q => \di_reg[15]_0\(4)
    );
\di_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \drp_state_reg_n_0_[4]\,
      CLR => cal_on_tx_reset_in_sync,
      D => \di_msk_reg_n_0_[5]\,
      Q => \di_reg[15]_0\(5)
    );
\di_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \drp_state_reg_n_0_[4]\,
      CLR => cal_on_tx_reset_in_sync,
      D => \di_msk_reg_n_0_[6]\,
      Q => \di_reg[15]_0\(6)
    );
\di_reg[7]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \drp_state_reg_n_0_[4]\,
      CLR => cal_on_tx_reset_in_sync,
      D => \di_msk_reg_n_0_[7]\,
      Q => \di_reg[15]_0\(7)
    );
\di_reg[8]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \drp_state_reg_n_0_[4]\,
      CLR => cal_on_tx_reset_in_sync,
      D => \di_msk_reg_n_0_[8]\,
      Q => \di_reg[15]_0\(8)
    );
\di_reg[9]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \drp_state_reg_n_0_[4]\,
      CLR => cal_on_tx_reset_in_sync,
      D => \di_msk_reg_n_0_[9]\,
      Q => \di_reg[15]_0\(9)
    );
\drp_state[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AABA"
    )
        port map (
      I0 => drp_done,
      I1 => rd,
      I2 => \drp_state_reg_n_0_[0]\,
      I3 => wr,
      O => \drp_state[0]_i_1__0_n_0\
    );
\drp_state[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => rd,
      I1 => \drp_state_reg_n_0_[0]\,
      O => \drp_state[1]_i_1__0_n_0\
    );
\drp_state[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \drp_state_reg_n_0_[1]\,
      I1 => cal_on_tx_drdy,
      I2 => \drp_state_reg_n_0_[2]\,
      O => \drp_state[2]_i_1__0_n_0\
    );
\drp_state[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \drp_state_reg_n_0_[2]\,
      I1 => cal_on_tx_drdy,
      I2 => rd,
      O => \drp_state[3]_i_1_n_0\
    );
\drp_state[4]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BAAA"
    )
        port map (
      I0 => \drp_state_reg_n_0_[3]\,
      I1 => rd,
      I2 => \drp_state_reg_n_0_[0]\,
      I3 => wr,
      O => \drp_state[4]_i_1__0_n_0\
    );
\drp_state[5]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \drp_state_reg_n_0_[4]\,
      I1 => cal_on_tx_drdy,
      I2 => \drp_state_reg_n_0_[5]\,
      O => \drp_state[5]_i_1__0_n_0\
    );
\drp_state[6]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A888"
    )
        port map (
      I0 => cal_on_tx_drdy,
      I1 => \drp_state_reg_n_0_[5]\,
      I2 => rd,
      I3 => \drp_state_reg_n_0_[2]\,
      O => \drp_state[6]_i_1__0_n_0\
    );
\drp_state_reg[0]\: unisim.vcomponents.FDPE
    generic map(
      INIT => '1'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => \drp_state[0]_i_1__0_n_0\,
      PRE => cal_on_tx_reset_in_sync,
      Q => \drp_state_reg_n_0_[0]\
    );
\drp_state_reg[1]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      CLR => cal_on_tx_reset_in_sync,
      D => \drp_state[1]_i_1__0_n_0\,
      Q => \drp_state_reg_n_0_[1]\
    );
\drp_state_reg[2]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      CLR => cal_on_tx_reset_in_sync,
      D => \drp_state[2]_i_1__0_n_0\,
      Q => \drp_state_reg_n_0_[2]\
    );
\drp_state_reg[3]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      CLR => cal_on_tx_reset_in_sync,
      D => \drp_state[3]_i_1_n_0\,
      Q => \drp_state_reg_n_0_[3]\
    );
\drp_state_reg[4]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      CLR => cal_on_tx_reset_in_sync,
      D => \drp_state[4]_i_1__0_n_0\,
      Q => \drp_state_reg_n_0_[4]\
    );
\drp_state_reg[5]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      CLR => cal_on_tx_reset_in_sync,
      D => \drp_state[5]_i_1__0_n_0\,
      Q => \drp_state_reg_n_0_[5]\
    );
\drp_state_reg[6]\: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      CLR => cal_on_tx_reset_in_sync,
      D => \drp_state[6]_i_1__0_n_0\,
      Q => drp_done
    );
dwe_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \drp_state_reg_n_0_[4]\,
      I1 => \drp_state_reg_n_0_[5]\,
      I2 => \^cal_on_tx_drpwe_out\,
      O => dwe_i_1_n_0
    );
dwe_reg: unisim.vcomponents.FDCE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      CLR => cal_on_tx_reset_in_sync,
      D => dwe_i_1_n_0,
      Q => \^cal_on_tx_drpwe_out\
    );
freq_counter_rst_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => bit_synchronizer_txprgdivresetdone_inst_n_0,
      Q => freq_counter_rst_reg_n_0,
      R => '0'
    );
mask_user_in_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEEFEEEE"
    )
        port map (
      I0 => \cpll_cal_state_reg_n_0_[0]\,
      I1 => p_1_in10_in,
      I2 => \cpll_cal_state_reg_n_0_[30]\,
      I3 => \cpll_cal_state_reg_n_0_[31]\,
      I4 => mask_user_in_reg_n_0,
      O => mask_user_in_i_1_n_0
    );
mask_user_in_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => mask_user_in_i_1_n_0,
      Q => mask_user_in_reg_n_0,
      R => cal_on_tx_reset_in_sync
    );
\non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => '1',
      D => bit_synchronizer_txoutclksel_inst0_n_0,
      Q => \non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[2]_0\(0),
      R => '0'
    );
\non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => '1',
      D => bit_synchronizer_txoutclksel_inst1_n_0,
      Q => \non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[2]_0\(1),
      R => '0'
    );
\non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => '1',
      D => bit_synchronizer_txoutclksel_inst2_n_0,
      Q => \non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[2]_0\(2),
      R => '0'
    );
\non_pcie_txoutclksel.GTHE4_TXPROGDIVRESET_OUT_reg\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => '1',
      D => bit_synchronizer_txprogdivreset_inst_n_0,
      Q => \gen_gtwizard_gthe4.txprogdivreset_ch_int\,
      R => '0'
    );
\progclk_sel_store[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4440"
    )
        port map (
      I0 => cal_on_tx_reset_in_sync,
      I1 => drp_done,
      I2 => p_2_in8_in,
      I3 => p_1_in2_in,
      O => progclk_sel_store
    );
\progclk_sel_store_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => progclk_sel_store,
      D => Q(0),
      Q => \progclk_sel_store_reg_n_0_[0]\,
      R => '0'
    );
\progclk_sel_store_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => progclk_sel_store,
      D => Q(10),
      Q => \progclk_sel_store_reg_n_0_[10]\,
      R => '0'
    );
\progclk_sel_store_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => progclk_sel_store,
      D => Q(11),
      Q => \progclk_sel_store_reg_n_0_[11]\,
      R => '0'
    );
\progclk_sel_store_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => progclk_sel_store,
      D => Q(12),
      Q => \progclk_sel_store_reg_n_0_[12]\,
      R => '0'
    );
\progclk_sel_store_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => progclk_sel_store,
      D => Q(13),
      Q => \progclk_sel_store_reg_n_0_[13]\,
      R => '0'
    );
\progclk_sel_store_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => progclk_sel_store,
      D => Q(14),
      Q => \progclk_sel_store_reg_n_0_[14]\,
      R => '0'
    );
\progclk_sel_store_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => progclk_sel_store,
      D => Q(1),
      Q => \progclk_sel_store_reg_n_0_[1]\,
      R => '0'
    );
\progclk_sel_store_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => progclk_sel_store,
      D => Q(2),
      Q => \progclk_sel_store_reg_n_0_[2]\,
      R => '0'
    );
\progclk_sel_store_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => progclk_sel_store,
      D => Q(3),
      Q => \progclk_sel_store_reg_n_0_[3]\,
      R => '0'
    );
\progclk_sel_store_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => progclk_sel_store,
      D => Q(4),
      Q => \progclk_sel_store_reg_n_0_[4]\,
      R => '0'
    );
\progclk_sel_store_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => progclk_sel_store,
      D => Q(5),
      Q => \progclk_sel_store_reg_n_0_[5]\,
      R => '0'
    );
\progclk_sel_store_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => progclk_sel_store,
      D => Q(6),
      Q => \progclk_sel_store_reg_n_0_[6]\,
      R => '0'
    );
\progclk_sel_store_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => progclk_sel_store,
      D => Q(7),
      Q => \progclk_sel_store_reg_n_0_[7]\,
      R => '0'
    );
\progclk_sel_store_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => progclk_sel_store,
      D => Q(8),
      Q => \progclk_sel_store_reg_n_0_[8]\,
      R => '0'
    );
\progclk_sel_store_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => progclk_sel_store,
      D => Q(9),
      Q => \progclk_sel_store_reg_n_0_[9]\,
      R => '0'
    );
\progdiv_cfg_store[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4440"
    )
        port map (
      I0 => cal_on_tx_reset_in_sync,
      I1 => drp_done,
      I2 => p_2_in4_in,
      I3 => p_1_in,
      O => progdiv_cfg_store
    );
\progdiv_cfg_store[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFF30302000"
    )
        port map (
      I0 => Q(15),
      I1 => cal_on_tx_reset_in_sync,
      I2 => drp_done,
      I3 => p_2_in4_in,
      I4 => p_1_in,
      I5 => \progdiv_cfg_store_reg_n_0_[15]\,
      O => \progdiv_cfg_store[15]_i_1_n_0\
    );
\progdiv_cfg_store_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => progdiv_cfg_store,
      D => Q(0),
      Q => \progdiv_cfg_store_reg_n_0_[0]\,
      R => '0'
    );
\progdiv_cfg_store_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => progdiv_cfg_store,
      D => Q(10),
      Q => \progdiv_cfg_store_reg_n_0_[10]\,
      R => '0'
    );
\progdiv_cfg_store_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => progdiv_cfg_store,
      D => Q(11),
      Q => \progdiv_cfg_store_reg_n_0_[11]\,
      R => '0'
    );
\progdiv_cfg_store_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => progdiv_cfg_store,
      D => Q(12),
      Q => \progdiv_cfg_store_reg_n_0_[12]\,
      R => '0'
    );
\progdiv_cfg_store_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => progdiv_cfg_store,
      D => Q(13),
      Q => \progdiv_cfg_store_reg_n_0_[13]\,
      R => '0'
    );
\progdiv_cfg_store_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => progdiv_cfg_store,
      D => Q(14),
      Q => \progdiv_cfg_store_reg_n_0_[14]\,
      R => '0'
    );
\progdiv_cfg_store_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => \progdiv_cfg_store[15]_i_1_n_0\,
      Q => \progdiv_cfg_store_reg_n_0_[15]\,
      R => '0'
    );
\progdiv_cfg_store_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => progdiv_cfg_store,
      D => Q(1),
      Q => \progdiv_cfg_store_reg_n_0_[1]\,
      R => '0'
    );
\progdiv_cfg_store_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => progdiv_cfg_store,
      D => Q(2),
      Q => \progdiv_cfg_store_reg_n_0_[2]\,
      R => '0'
    );
\progdiv_cfg_store_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => progdiv_cfg_store,
      D => Q(3),
      Q => \progdiv_cfg_store_reg_n_0_[3]\,
      R => '0'
    );
\progdiv_cfg_store_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => progdiv_cfg_store,
      D => Q(4),
      Q => \progdiv_cfg_store_reg_n_0_[4]\,
      R => '0'
    );
\progdiv_cfg_store_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => progdiv_cfg_store,
      D => Q(5),
      Q => \progdiv_cfg_store_reg_n_0_[5]\,
      R => '0'
    );
\progdiv_cfg_store_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => progdiv_cfg_store,
      D => Q(6),
      Q => \progdiv_cfg_store_reg_n_0_[6]\,
      R => '0'
    );
\progdiv_cfg_store_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => progdiv_cfg_store,
      D => Q(7),
      Q => \progdiv_cfg_store_reg_n_0_[7]\,
      R => '0'
    );
\progdiv_cfg_store_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => progdiv_cfg_store,
      D => Q(8),
      Q => \progdiv_cfg_store_reg_n_0_[8]\,
      R => '0'
    );
\progdiv_cfg_store_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => progdiv_cfg_store,
      D => Q(9),
      Q => \progdiv_cfg_store_reg_n_0_[9]\,
      R => '0'
    );
\rd_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555755555554"
    )
        port map (
      I0 => drp_done,
      I1 => p_1_in,
      I2 => p_2_in4_in,
      I3 => p_4_in,
      I4 => rd_i_2_n_0,
      I5 => rd,
      O => \rd_i_1__0_n_0\
    );
rd_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => p_1_in5_in,
      I1 => p_1_in10_in,
      I2 => p_2_in8_in,
      I3 => p_1_in2_in,
      O => rd_i_2_n_0
    );
rd_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => \rd_i_1__0_n_0\,
      Q => rd,
      R => cal_on_tx_reset_in_sync
    );
\repeat_ctr[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => p_11_in,
      I1 => \repeat_ctr_reg_n_0_[0]\,
      O => \repeat_ctr[0]_i_1_n_0\
    );
\repeat_ctr[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"28"
    )
        port map (
      I0 => p_11_in,
      I1 => \repeat_ctr_reg_n_0_[0]\,
      I2 => \repeat_ctr_reg_n_0_[1]\,
      O => \repeat_ctr[1]_i_1_n_0\
    );
\repeat_ctr[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2888"
    )
        port map (
      I0 => p_11_in,
      I1 => \repeat_ctr_reg_n_0_[2]\,
      I2 => \repeat_ctr_reg_n_0_[1]\,
      I3 => \repeat_ctr_reg_n_0_[0]\,
      O => \repeat_ctr[2]_i_1_n_0\
    );
\repeat_ctr[3]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"28888888"
    )
        port map (
      I0 => p_11_in,
      I1 => \repeat_ctr_reg_n_0_[3]\,
      I2 => \repeat_ctr_reg_n_0_[2]\,
      I3 => \repeat_ctr_reg_n_0_[0]\,
      I4 => \repeat_ctr_reg_n_0_[1]\,
      O => \repeat_ctr[3]_i_2_n_0\
    );
\repeat_ctr[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8000"
    )
        port map (
      I0 => \repeat_ctr_reg_n_0_[3]\,
      I1 => \repeat_ctr_reg_n_0_[2]\,
      I2 => \repeat_ctr_reg_n_0_[0]\,
      I3 => \repeat_ctr_reg_n_0_[1]\,
      O => \repeat_ctr[3]_i_3_n_0\
    );
\repeat_ctr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => U_TXOUTCLK_FREQ_COUNTER_n_18,
      D => \repeat_ctr[0]_i_1_n_0\,
      Q => \repeat_ctr_reg_n_0_[0]\,
      R => '0'
    );
\repeat_ctr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => U_TXOUTCLK_FREQ_COUNTER_n_18,
      D => \repeat_ctr[1]_i_1_n_0\,
      Q => \repeat_ctr_reg_n_0_[1]\,
      R => '0'
    );
\repeat_ctr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => U_TXOUTCLK_FREQ_COUNTER_n_18,
      D => \repeat_ctr[2]_i_1_n_0\,
      Q => \repeat_ctr_reg_n_0_[2]\,
      R => '0'
    );
\repeat_ctr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => U_TXOUTCLK_FREQ_COUNTER_n_18,
      D => \repeat_ctr[3]_i_2_n_0\,
      Q => \repeat_ctr_reg_n_0_[3]\,
      R => '0'
    );
\rst_in_meta_i_1__2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^user_cplllock_out_reg_0\,
      O => rst_in0
    );
status_store_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFABFFFF00A80000"
    )
        port map (
      I0 => Q(15),
      I1 => p_1_in5_in,
      I2 => p_1_in10_in,
      I3 => cal_on_tx_reset_in_sync,
      I4 => drp_done,
      I5 => \status_store__0\,
      O => status_store_i_1_n_0
    );
status_store_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => status_store_i_1_n_0,
      Q => \status_store__0\,
      R => '0'
    );
\txoutclksel_int[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0E"
    )
        port map (
      I0 => txoutclksel_int(2),
      I1 => \cpll_cal_state_reg_n_0_[12]\,
      I2 => \cpll_cal_state_reg_n_0_[0]\,
      O => \txoutclksel_int[2]_i_1_n_0\
    );
\txoutclksel_int_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => \txoutclksel_int[2]_i_1_n_0\,
      Q => txoutclksel_int(2),
      R => '0'
    );
txprogdivreset_int_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"ABA8"
    )
        port map (
      I0 => \wait_ctr[24]_i_6_n_0\,
      I1 => \cpll_cal_state_reg_n_0_[28]\,
      I2 => p_13_in,
      I3 => txprogdivreset_int,
      O => txprogdivreset_int_i_1_n_0
    );
txprogdivreset_int_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => txprogdivreset_int_i_1_n_0,
      Q => txprogdivreset_int,
      R => cal_on_tx_reset_in_sync
    );
wait_ctr0_carry: unisim.vcomponents.CARRY8
     port map (
      CI => \wait_ctr_reg_n_0_[0]\,
      CI_TOP => '0',
      CO(7) => wait_ctr0_carry_n_0,
      CO(6) => wait_ctr0_carry_n_1,
      CO(5) => wait_ctr0_carry_n_2,
      CO(4) => wait_ctr0_carry_n_3,
      CO(3) => wait_ctr0_carry_n_4,
      CO(2) => wait_ctr0_carry_n_5,
      CO(1) => wait_ctr0_carry_n_6,
      CO(0) => wait_ctr0_carry_n_7,
      DI(7 downto 0) => B"00000000",
      O(7) => wait_ctr0_carry_n_8,
      O(6) => wait_ctr0_carry_n_9,
      O(5) => wait_ctr0_carry_n_10,
      O(4) => wait_ctr0_carry_n_11,
      O(3) => wait_ctr0_carry_n_12,
      O(2) => wait_ctr0_carry_n_13,
      O(1) => wait_ctr0_carry_n_14,
      O(0) => wait_ctr0_carry_n_15,
      S(7) => \wait_ctr_reg_n_0_[8]\,
      S(6) => \wait_ctr_reg_n_0_[7]\,
      S(5) => \wait_ctr_reg_n_0_[6]\,
      S(4) => \wait_ctr_reg_n_0_[5]\,
      S(3) => \wait_ctr_reg_n_0_[4]\,
      S(2) => \wait_ctr_reg_n_0_[3]\,
      S(1) => \wait_ctr_reg_n_0_[2]\,
      S(0) => \wait_ctr_reg_n_0_[1]\
    );
\wait_ctr0_carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => wait_ctr0_carry_n_0,
      CI_TOP => '0',
      CO(7) => \wait_ctr0_carry__0_n_0\,
      CO(6) => \wait_ctr0_carry__0_n_1\,
      CO(5) => \wait_ctr0_carry__0_n_2\,
      CO(4) => \wait_ctr0_carry__0_n_3\,
      CO(3) => \wait_ctr0_carry__0_n_4\,
      CO(2) => \wait_ctr0_carry__0_n_5\,
      CO(1) => \wait_ctr0_carry__0_n_6\,
      CO(0) => \wait_ctr0_carry__0_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \wait_ctr0_carry__0_n_8\,
      O(6) => \wait_ctr0_carry__0_n_9\,
      O(5) => \wait_ctr0_carry__0_n_10\,
      O(4) => \wait_ctr0_carry__0_n_11\,
      O(3) => \wait_ctr0_carry__0_n_12\,
      O(2) => \wait_ctr0_carry__0_n_13\,
      O(1) => \wait_ctr0_carry__0_n_14\,
      O(0) => \wait_ctr0_carry__0_n_15\,
      S(7) => \wait_ctr_reg_n_0_[16]\,
      S(6) => \wait_ctr_reg_n_0_[15]\,
      S(5) => \wait_ctr_reg_n_0_[14]\,
      S(4) => \wait_ctr_reg_n_0_[13]\,
      S(3) => \wait_ctr_reg_n_0_[12]\,
      S(2) => \wait_ctr_reg_n_0_[11]\,
      S(1) => \wait_ctr_reg_n_0_[10]\,
      S(0) => \wait_ctr_reg_n_0_[9]\
    );
\wait_ctr0_carry__1\: unisim.vcomponents.CARRY8
     port map (
      CI => \wait_ctr0_carry__0_n_0\,
      CI_TOP => '0',
      CO(7) => \NLW_wait_ctr0_carry__1_CO_UNCONNECTED\(7),
      CO(6) => \wait_ctr0_carry__1_n_1\,
      CO(5) => \wait_ctr0_carry__1_n_2\,
      CO(4) => \wait_ctr0_carry__1_n_3\,
      CO(3) => \wait_ctr0_carry__1_n_4\,
      CO(2) => \wait_ctr0_carry__1_n_5\,
      CO(1) => \wait_ctr0_carry__1_n_6\,
      CO(0) => \wait_ctr0_carry__1_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \wait_ctr0_carry__1_n_8\,
      O(6) => \wait_ctr0_carry__1_n_9\,
      O(5) => \wait_ctr0_carry__1_n_10\,
      O(4) => \wait_ctr0_carry__1_n_11\,
      O(3) => \wait_ctr0_carry__1_n_12\,
      O(2) => \wait_ctr0_carry__1_n_13\,
      O(1) => \wait_ctr0_carry__1_n_14\,
      O(0) => \wait_ctr0_carry__1_n_15\,
      S(7) => \wait_ctr_reg_n_0_[24]\,
      S(6) => \wait_ctr_reg_n_0_[23]\,
      S(5) => \wait_ctr_reg_n_0_[22]\,
      S(4) => \wait_ctr_reg_n_0_[21]\,
      S(3) => \wait_ctr_reg_n_0_[20]\,
      S(2) => \wait_ctr_reg_n_0_[19]\,
      S(1) => \wait_ctr_reg_n_0_[18]\,
      S(0) => \wait_ctr_reg_n_0_[17]\
    );
\wait_ctr[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"22203333"
    )
        port map (
      I0 => \wait_ctr[24]_i_9_n_0\,
      I1 => \wait_ctr_reg_n_0_[0]\,
      I2 => p_15_in,
      I3 => p_17_in,
      I4 => \wait_ctr[24]_i_8_n_0\,
      O => \wait_ctr[0]_i_1_n_0\
    );
\wait_ctr[10]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8880CCCC"
    )
        port map (
      I0 => \wait_ctr[24]_i_9_n_0\,
      I1 => \wait_ctr0_carry__0_n_14\,
      I2 => p_15_in,
      I3 => p_17_in,
      I4 => \wait_ctr[24]_i_8_n_0\,
      O => \wait_ctr[10]_i_1_n_0\
    );
\wait_ctr[11]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8880CCCC"
    )
        port map (
      I0 => \wait_ctr[24]_i_9_n_0\,
      I1 => \wait_ctr0_carry__0_n_13\,
      I2 => p_15_in,
      I3 => p_17_in,
      I4 => \wait_ctr[24]_i_8_n_0\,
      O => \wait_ctr[11]_i_1_n_0\
    );
\wait_ctr[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8880CCCC"
    )
        port map (
      I0 => \wait_ctr[24]_i_9_n_0\,
      I1 => \wait_ctr0_carry__0_n_12\,
      I2 => p_15_in,
      I3 => p_17_in,
      I4 => \wait_ctr[24]_i_8_n_0\,
      O => \wait_ctr[12]_i_1_n_0\
    );
\wait_ctr[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8880CCCC"
    )
        port map (
      I0 => \wait_ctr[24]_i_9_n_0\,
      I1 => \wait_ctr0_carry__0_n_11\,
      I2 => p_15_in,
      I3 => p_17_in,
      I4 => \wait_ctr[24]_i_8_n_0\,
      O => \wait_ctr[13]_i_1_n_0\
    );
\wait_ctr[14]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8880CCCC"
    )
        port map (
      I0 => \wait_ctr[24]_i_9_n_0\,
      I1 => \wait_ctr0_carry__0_n_10\,
      I2 => p_15_in,
      I3 => p_17_in,
      I4 => \wait_ctr[24]_i_8_n_0\,
      O => \wait_ctr[14]_i_1_n_0\
    );
\wait_ctr[15]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8880CCCC"
    )
        port map (
      I0 => \wait_ctr[24]_i_9_n_0\,
      I1 => \wait_ctr0_carry__0_n_9\,
      I2 => p_15_in,
      I3 => p_17_in,
      I4 => \wait_ctr[24]_i_8_n_0\,
      O => \wait_ctr[15]_i_1_n_0\
    );
\wait_ctr[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8880CCCC"
    )
        port map (
      I0 => \wait_ctr[24]_i_9_n_0\,
      I1 => \wait_ctr0_carry__0_n_8\,
      I2 => p_15_in,
      I3 => p_17_in,
      I4 => \wait_ctr[24]_i_8_n_0\,
      O => \wait_ctr[16]_i_1_n_0\
    );
\wait_ctr[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8880CCCC"
    )
        port map (
      I0 => \wait_ctr[24]_i_9_n_0\,
      I1 => \wait_ctr0_carry__1_n_15\,
      I2 => p_15_in,
      I3 => p_17_in,
      I4 => \wait_ctr[24]_i_8_n_0\,
      O => \wait_ctr[17]_i_1_n_0\
    );
\wait_ctr[18]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8880CCCC"
    )
        port map (
      I0 => \wait_ctr[24]_i_9_n_0\,
      I1 => \wait_ctr0_carry__1_n_14\,
      I2 => p_15_in,
      I3 => p_17_in,
      I4 => \wait_ctr[24]_i_8_n_0\,
      O => \wait_ctr[18]_i_1_n_0\
    );
\wait_ctr[19]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8880CCCC"
    )
        port map (
      I0 => \wait_ctr[24]_i_9_n_0\,
      I1 => \wait_ctr0_carry__1_n_13\,
      I2 => p_15_in,
      I3 => p_17_in,
      I4 => \wait_ctr[24]_i_8_n_0\,
      O => \wait_ctr[19]_i_1_n_0\
    );
\wait_ctr[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8880CCCC"
    )
        port map (
      I0 => \wait_ctr[24]_i_9_n_0\,
      I1 => wait_ctr0_carry_n_15,
      I2 => p_15_in,
      I3 => p_17_in,
      I4 => \wait_ctr[24]_i_8_n_0\,
      O => \wait_ctr[1]_i_1_n_0\
    );
\wait_ctr[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8880CCCC"
    )
        port map (
      I0 => \wait_ctr[24]_i_9_n_0\,
      I1 => \wait_ctr0_carry__1_n_12\,
      I2 => p_15_in,
      I3 => p_17_in,
      I4 => \wait_ctr[24]_i_8_n_0\,
      O => \wait_ctr[20]_i_1_n_0\
    );
\wait_ctr[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8880CCCC"
    )
        port map (
      I0 => \wait_ctr[24]_i_9_n_0\,
      I1 => \wait_ctr0_carry__1_n_11\,
      I2 => p_15_in,
      I3 => p_17_in,
      I4 => \wait_ctr[24]_i_8_n_0\,
      O => \wait_ctr[21]_i_1_n_0\
    );
\wait_ctr[22]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8880CCCC"
    )
        port map (
      I0 => \wait_ctr[24]_i_9_n_0\,
      I1 => \wait_ctr0_carry__1_n_10\,
      I2 => p_15_in,
      I3 => p_17_in,
      I4 => \wait_ctr[24]_i_8_n_0\,
      O => \wait_ctr[22]_i_1_n_0\
    );
\wait_ctr[23]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8880CCCC"
    )
        port map (
      I0 => \wait_ctr[24]_i_9_n_0\,
      I1 => \wait_ctr0_carry__1_n_9\,
      I2 => p_15_in,
      I3 => p_17_in,
      I4 => \wait_ctr[24]_i_8_n_0\,
      O => \wait_ctr[23]_i_1_n_0\
    );
\wait_ctr[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0202020202020222"
    )
        port map (
      I0 => \wait_ctr[24]_i_2_n_0\,
      I1 => \wait_ctr[24]_i_4_n_0\,
      I2 => \wait_ctr[24]_i_5_n_0\,
      I3 => \wait_ctr[24]_i_6_n_0\,
      I4 => p_16_in,
      I5 => p_14_in,
      O => \wait_ctr[24]_i_1_n_0\
    );
\wait_ctr[24]_i_10\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \wait_ctr_reg_n_0_[22]\,
      I1 => \wait_ctr_reg_n_0_[21]\,
      I2 => \wait_ctr_reg_n_0_[24]\,
      I3 => \wait_ctr_reg_n_0_[23]\,
      I4 => \wait_ctr[24]_i_16_n_0\,
      O => \wait_ctr[24]_i_10_n_0\
    );
\wait_ctr[24]_i_11\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFF80"
    )
        port map (
      I0 => \wait_ctr_reg_n_0_[9]\,
      I1 => \wait_ctr_reg_n_0_[8]\,
      I2 => \wait_ctr_reg_n_0_[7]\,
      I3 => \wait_ctr_reg_n_0_[10]\,
      I4 => \wait_ctr_reg_n_0_[11]\,
      O => \wait_ctr[24]_i_11_n_0\
    );
\wait_ctr[24]_i_12\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFA800"
    )
        port map (
      I0 => \wait_ctr_reg_n_0_[6]\,
      I1 => \wait_ctr_reg_n_0_[4]\,
      I2 => \wait_ctr_reg_n_0_[5]\,
      I3 => \wait_ctr[24]_i_18_n_0\,
      I4 => \wait_ctr_reg_n_0_[12]\,
      I5 => \wait_ctr_reg_n_0_[13]\,
      O => \wait_ctr[24]_i_12_n_0\
    );
\wait_ctr[24]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \wait_ctr[24]_i_19_n_0\,
      I1 => \wait_ctr_reg_n_0_[7]\,
      I2 => \wait_ctr_reg_n_0_[9]\,
      I3 => \wait_ctr_reg_n_0_[12]\,
      I4 => \wait_ctr_reg_n_0_[8]\,
      I5 => \wait_ctr[24]_i_20_n_0\,
      O => \wait_ctr[24]_i_13_n_0\
    );
\wait_ctr[24]_i_14\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \wait_ctr_reg_n_0_[13]\,
      I1 => \wait_ctr_reg_n_0_[14]\,
      I2 => \wait_ctr_reg_n_0_[15]\,
      I3 => \wait_ctr_reg_n_0_[16]\,
      O => \wait_ctr[24]_i_14_n_0\
    );
\wait_ctr[24]_i_15\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \wait_ctr_reg_n_0_[23]\,
      I1 => \wait_ctr_reg_n_0_[24]\,
      I2 => \wait_ctr_reg_n_0_[21]\,
      I3 => \wait_ctr_reg_n_0_[22]\,
      O => \wait_ctr[24]_i_15_n_0\
    );
\wait_ctr[24]_i_16\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \wait_ctr_reg_n_0_[17]\,
      I1 => \wait_ctr_reg_n_0_[18]\,
      I2 => \wait_ctr_reg_n_0_[19]\,
      I3 => \wait_ctr_reg_n_0_[20]\,
      O => \wait_ctr[24]_i_16_n_0\
    );
\wait_ctr[24]_i_17\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \wait_ctr_reg_n_0_[6]\,
      I1 => \wait_ctr_reg_n_0_[5]\,
      I2 => \wait_ctr_reg_n_0_[11]\,
      I3 => \wait_ctr_reg_n_0_[10]\,
      I4 => \wait_ctr_reg_n_0_[3]\,
      I5 => \wait_ctr_reg_n_0_[4]\,
      O => \wait_ctr[24]_i_17_n_0\
    );
\wait_ctr[24]_i_18\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \wait_ctr_reg_n_0_[9]\,
      I1 => \wait_ctr_reg_n_0_[8]\,
      O => \wait_ctr[24]_i_18_n_0\
    );
\wait_ctr[24]_i_19\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FE000000"
    )
        port map (
      I0 => \wait_ctr_reg_n_0_[2]\,
      I1 => \wait_ctr_reg_n_0_[1]\,
      I2 => \wait_ctr_reg_n_0_[0]\,
      I3 => \wait_ctr_reg_n_0_[3]\,
      I4 => \wait_ctr_reg_n_0_[4]\,
      O => \wait_ctr[24]_i_19_n_0\
    );
\wait_ctr[24]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555550455555555"
    )
        port map (
      I0 => cal_on_tx_reset_in_sync,
      I1 => p_0_in,
      I2 => drp_done,
      I3 => \cpll_cal_state_reg_n_0_[0]\,
      I4 => \wait_ctr[24]_i_7_n_0\,
      I5 => \wait_ctr[24]_i_8_n_0\,
      O => \wait_ctr[24]_i_2_n_0\
    );
\wait_ctr[24]_i_20\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \wait_ctr_reg_n_0_[10]\,
      I1 => \wait_ctr_reg_n_0_[11]\,
      I2 => \wait_ctr_reg_n_0_[5]\,
      I3 => \wait_ctr_reg_n_0_[6]\,
      O => \wait_ctr[24]_i_20_n_0\
    );
\wait_ctr[24]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8880CCCC"
    )
        port map (
      I0 => \wait_ctr[24]_i_9_n_0\,
      I1 => \wait_ctr0_carry__1_n_8\,
      I2 => p_15_in,
      I3 => p_17_in,
      I4 => \wait_ctr[24]_i_8_n_0\,
      O => \wait_ctr[24]_i_3_n_0\
    );
\wait_ctr[24]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"E0"
    )
        port map (
      I0 => p_15_in,
      I1 => p_17_in,
      I2 => \wait_ctr[24]_i_9_n_0\,
      O => \wait_ctr[24]_i_4_n_0\
    );
\wait_ctr[24]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0111011101111111"
    )
        port map (
      I0 => \wait_ctr[24]_i_10_n_0\,
      I1 => \wait_ctr_reg_n_0_[16]\,
      I2 => \wait_ctr_reg_n_0_[15]\,
      I3 => \wait_ctr_reg_n_0_[14]\,
      I4 => \wait_ctr[24]_i_11_n_0\,
      I5 => \wait_ctr[24]_i_12_n_0\,
      O => \wait_ctr[24]_i_5_n_0\
    );
\wait_ctr[24]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \wait_ctr_reg_n_0_[13]\,
      I1 => \wait_ctr_reg_n_0_[14]\,
      I2 => \wait_ctr_reg_n_0_[15]\,
      I3 => \wait_ctr_reg_n_0_[16]\,
      I4 => \wait_ctr[24]_i_10_n_0\,
      I5 => \wait_ctr[24]_i_13_n_0\,
      O => \wait_ctr[24]_i_6_n_0\
    );
\wait_ctr[24]_i_7\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => p_17_in,
      I1 => p_15_in,
      O => \wait_ctr[24]_i_7_n_0\
    );
\wait_ctr[24]_i_8\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => p_14_in,
      I1 => p_16_in,
      I2 => \cpll_cal_state_reg_n_0_[28]\,
      I3 => p_13_in,
      I4 => p_18_in,
      O => \wait_ctr[24]_i_8_n_0\
    );
\wait_ctr[24]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001010101010101"
    )
        port map (
      I0 => \wait_ctr[24]_i_14_n_0\,
      I1 => \wait_ctr[24]_i_15_n_0\,
      I2 => \wait_ctr[24]_i_16_n_0\,
      I3 => \wait_ctr_reg_n_0_[12]\,
      I4 => \wait_ctr[24]_i_17_n_0\,
      I5 => \wait_ctr[24]_i_11_n_0\,
      O => \wait_ctr[24]_i_9_n_0\
    );
\wait_ctr[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8880CCCC"
    )
        port map (
      I0 => \wait_ctr[24]_i_9_n_0\,
      I1 => wait_ctr0_carry_n_14,
      I2 => p_15_in,
      I3 => p_17_in,
      I4 => \wait_ctr[24]_i_8_n_0\,
      O => \wait_ctr[2]_i_1_n_0\
    );
\wait_ctr[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8880CCCC"
    )
        port map (
      I0 => \wait_ctr[24]_i_9_n_0\,
      I1 => wait_ctr0_carry_n_13,
      I2 => p_15_in,
      I3 => p_17_in,
      I4 => \wait_ctr[24]_i_8_n_0\,
      O => \wait_ctr[3]_i_1_n_0\
    );
\wait_ctr[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8880CCCC"
    )
        port map (
      I0 => \wait_ctr[24]_i_9_n_0\,
      I1 => wait_ctr0_carry_n_12,
      I2 => p_15_in,
      I3 => p_17_in,
      I4 => \wait_ctr[24]_i_8_n_0\,
      O => \wait_ctr[4]_i_1_n_0\
    );
\wait_ctr[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8880CCCC"
    )
        port map (
      I0 => \wait_ctr[24]_i_9_n_0\,
      I1 => wait_ctr0_carry_n_11,
      I2 => p_15_in,
      I3 => p_17_in,
      I4 => \wait_ctr[24]_i_8_n_0\,
      O => \wait_ctr[5]_i_1_n_0\
    );
\wait_ctr[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8880CCCC"
    )
        port map (
      I0 => \wait_ctr[24]_i_9_n_0\,
      I1 => wait_ctr0_carry_n_10,
      I2 => p_15_in,
      I3 => p_17_in,
      I4 => \wait_ctr[24]_i_8_n_0\,
      O => \wait_ctr[6]_i_1_n_0\
    );
\wait_ctr[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8880CCCC"
    )
        port map (
      I0 => \wait_ctr[24]_i_9_n_0\,
      I1 => wait_ctr0_carry_n_9,
      I2 => p_15_in,
      I3 => p_17_in,
      I4 => \wait_ctr[24]_i_8_n_0\,
      O => \wait_ctr[7]_i_1_n_0\
    );
\wait_ctr[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8880CCCC"
    )
        port map (
      I0 => \wait_ctr[24]_i_9_n_0\,
      I1 => wait_ctr0_carry_n_8,
      I2 => p_15_in,
      I3 => p_17_in,
      I4 => \wait_ctr[24]_i_8_n_0\,
      O => \wait_ctr[8]_i_1_n_0\
    );
\wait_ctr[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8880CCCC"
    )
        port map (
      I0 => \wait_ctr[24]_i_9_n_0\,
      I1 => \wait_ctr0_carry__0_n_15\,
      I2 => p_15_in,
      I3 => p_17_in,
      I4 => \wait_ctr[24]_i_8_n_0\,
      O => \wait_ctr[9]_i_1_n_0\
    );
\wait_ctr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \wait_ctr[24]_i_2_n_0\,
      D => \wait_ctr[0]_i_1_n_0\,
      Q => \wait_ctr_reg_n_0_[0]\,
      R => \wait_ctr[24]_i_1_n_0\
    );
\wait_ctr_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \wait_ctr[24]_i_2_n_0\,
      D => \wait_ctr[10]_i_1_n_0\,
      Q => \wait_ctr_reg_n_0_[10]\,
      R => \wait_ctr[24]_i_1_n_0\
    );
\wait_ctr_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \wait_ctr[24]_i_2_n_0\,
      D => \wait_ctr[11]_i_1_n_0\,
      Q => \wait_ctr_reg_n_0_[11]\,
      R => \wait_ctr[24]_i_1_n_0\
    );
\wait_ctr_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \wait_ctr[24]_i_2_n_0\,
      D => \wait_ctr[12]_i_1_n_0\,
      Q => \wait_ctr_reg_n_0_[12]\,
      R => \wait_ctr[24]_i_1_n_0\
    );
\wait_ctr_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \wait_ctr[24]_i_2_n_0\,
      D => \wait_ctr[13]_i_1_n_0\,
      Q => \wait_ctr_reg_n_0_[13]\,
      R => \wait_ctr[24]_i_1_n_0\
    );
\wait_ctr_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \wait_ctr[24]_i_2_n_0\,
      D => \wait_ctr[14]_i_1_n_0\,
      Q => \wait_ctr_reg_n_0_[14]\,
      R => \wait_ctr[24]_i_1_n_0\
    );
\wait_ctr_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \wait_ctr[24]_i_2_n_0\,
      D => \wait_ctr[15]_i_1_n_0\,
      Q => \wait_ctr_reg_n_0_[15]\,
      R => \wait_ctr[24]_i_1_n_0\
    );
\wait_ctr_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \wait_ctr[24]_i_2_n_0\,
      D => \wait_ctr[16]_i_1_n_0\,
      Q => \wait_ctr_reg_n_0_[16]\,
      R => \wait_ctr[24]_i_1_n_0\
    );
\wait_ctr_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \wait_ctr[24]_i_2_n_0\,
      D => \wait_ctr[17]_i_1_n_0\,
      Q => \wait_ctr_reg_n_0_[17]\,
      R => \wait_ctr[24]_i_1_n_0\
    );
\wait_ctr_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \wait_ctr[24]_i_2_n_0\,
      D => \wait_ctr[18]_i_1_n_0\,
      Q => \wait_ctr_reg_n_0_[18]\,
      R => \wait_ctr[24]_i_1_n_0\
    );
\wait_ctr_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \wait_ctr[24]_i_2_n_0\,
      D => \wait_ctr[19]_i_1_n_0\,
      Q => \wait_ctr_reg_n_0_[19]\,
      R => \wait_ctr[24]_i_1_n_0\
    );
\wait_ctr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \wait_ctr[24]_i_2_n_0\,
      D => \wait_ctr[1]_i_1_n_0\,
      Q => \wait_ctr_reg_n_0_[1]\,
      R => \wait_ctr[24]_i_1_n_0\
    );
\wait_ctr_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \wait_ctr[24]_i_2_n_0\,
      D => \wait_ctr[20]_i_1_n_0\,
      Q => \wait_ctr_reg_n_0_[20]\,
      R => \wait_ctr[24]_i_1_n_0\
    );
\wait_ctr_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \wait_ctr[24]_i_2_n_0\,
      D => \wait_ctr[21]_i_1_n_0\,
      Q => \wait_ctr_reg_n_0_[21]\,
      R => \wait_ctr[24]_i_1_n_0\
    );
\wait_ctr_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \wait_ctr[24]_i_2_n_0\,
      D => \wait_ctr[22]_i_1_n_0\,
      Q => \wait_ctr_reg_n_0_[22]\,
      R => \wait_ctr[24]_i_1_n_0\
    );
\wait_ctr_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \wait_ctr[24]_i_2_n_0\,
      D => \wait_ctr[23]_i_1_n_0\,
      Q => \wait_ctr_reg_n_0_[23]\,
      R => \wait_ctr[24]_i_1_n_0\
    );
\wait_ctr_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \wait_ctr[24]_i_2_n_0\,
      D => \wait_ctr[24]_i_3_n_0\,
      Q => \wait_ctr_reg_n_0_[24]\,
      R => \wait_ctr[24]_i_1_n_0\
    );
\wait_ctr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \wait_ctr[24]_i_2_n_0\,
      D => \wait_ctr[2]_i_1_n_0\,
      Q => \wait_ctr_reg_n_0_[2]\,
      R => \wait_ctr[24]_i_1_n_0\
    );
\wait_ctr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \wait_ctr[24]_i_2_n_0\,
      D => \wait_ctr[3]_i_1_n_0\,
      Q => \wait_ctr_reg_n_0_[3]\,
      R => \wait_ctr[24]_i_1_n_0\
    );
\wait_ctr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \wait_ctr[24]_i_2_n_0\,
      D => \wait_ctr[4]_i_1_n_0\,
      Q => \wait_ctr_reg_n_0_[4]\,
      R => \wait_ctr[24]_i_1_n_0\
    );
\wait_ctr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \wait_ctr[24]_i_2_n_0\,
      D => \wait_ctr[5]_i_1_n_0\,
      Q => \wait_ctr_reg_n_0_[5]\,
      R => \wait_ctr[24]_i_1_n_0\
    );
\wait_ctr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \wait_ctr[24]_i_2_n_0\,
      D => \wait_ctr[6]_i_1_n_0\,
      Q => \wait_ctr_reg_n_0_[6]\,
      R => \wait_ctr[24]_i_1_n_0\
    );
\wait_ctr_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \wait_ctr[24]_i_2_n_0\,
      D => \wait_ctr[7]_i_1_n_0\,
      Q => \wait_ctr_reg_n_0_[7]\,
      R => \wait_ctr[24]_i_1_n_0\
    );
\wait_ctr_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \wait_ctr[24]_i_2_n_0\,
      D => \wait_ctr[8]_i_1_n_0\,
      Q => \wait_ctr_reg_n_0_[8]\,
      R => \wait_ctr[24]_i_1_n_0\
    );
\wait_ctr_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => drpclk_in(0),
      CE => \wait_ctr[24]_i_2_n_0\,
      D => \wait_ctr[9]_i_1_n_0\,
      Q => \wait_ctr_reg_n_0_[9]\,
      R => \wait_ctr[24]_i_1_n_0\
    );
\wr_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"74"
    )
        port map (
      I0 => drp_done,
      I1 => \di_msk[15]_i_3_n_0\,
      I2 => wr,
      O => \wr_i_1__0_n_0\
    );
wr_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => '1',
      D => \wr_i_1__0_n_0\,
      Q => wr,
      R => cal_on_tx_reset_in_sync
    );
\x0e1_store[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => cal_on_tx_reset_in_sync,
      I1 => p_4_in,
      I2 => drp_done,
      O => \x0e1_store[14]_i_1_n_0\
    );
\x0e1_store_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \x0e1_store[14]_i_1_n_0\,
      D => Q(0),
      Q => \x0e1_store_reg_n_0_[0]\,
      R => '0'
    );
\x0e1_store_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \x0e1_store[14]_i_1_n_0\,
      D => Q(12),
      Q => \x0e1_store_reg_n_0_[12]\,
      R => '0'
    );
\x0e1_store_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \x0e1_store[14]_i_1_n_0\,
      D => Q(13),
      Q => \x0e1_store_reg_n_0_[13]\,
      R => '0'
    );
\x0e1_store_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \x0e1_store[14]_i_1_n_0\,
      D => Q(14),
      Q => \x0e1_store_reg_n_0_[14]\,
      R => '0'
    );
\x0e1_store_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \x0e1_store[14]_i_1_n_0\,
      D => Q(1),
      Q => \x0e1_store_reg_n_0_[1]\,
      R => '0'
    );
\x0e1_store_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \x0e1_store[14]_i_1_n_0\,
      D => Q(2),
      Q => \x0e1_store_reg_n_0_[2]\,
      R => '0'
    );
\x0e1_store_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \x0e1_store[14]_i_1_n_0\,
      D => Q(3),
      Q => \x0e1_store_reg_n_0_[3]\,
      R => '0'
    );
\x0e1_store_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \x0e1_store[14]_i_1_n_0\,
      D => Q(4),
      Q => \x0e1_store_reg_n_0_[4]\,
      R => '0'
    );
\x0e1_store_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \x0e1_store[14]_i_1_n_0\,
      D => Q(5),
      Q => \x0e1_store_reg_n_0_[5]\,
      R => '0'
    );
\x0e1_store_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \x0e1_store[14]_i_1_n_0\,
      D => Q(6),
      Q => \x0e1_store_reg_n_0_[6]\,
      R => '0'
    );
\x0e1_store_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \x0e1_store[14]_i_1_n_0\,
      D => Q(7),
      Q => \x0e1_store_reg_n_0_[7]\,
      R => '0'
    );
\x0e1_store_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \x0e1_store[14]_i_1_n_0\,
      D => Q(8),
      Q => \x0e1_store_reg_n_0_[8]\,
      R => '0'
    );
\x0e1_store_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => drpclk_in(0),
      CE => \x0e1_store[14]_i_1_n_0\,
      D => Q(9),
      Q => \x0e1_store_reg_n_0_[9]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_fd73_pcs_pma_0_sgmii_adapt is
  port (
    sgmii_clk_r : out STD_LOGIC;
    sgmii_clk_en_reg : out STD_LOGIC;
    gmii_rx_dv_out_reg : out STD_LOGIC;
    gmii_rx_er_out_reg : out STD_LOGIC;
    gmii_tx_en : out STD_LOGIC;
    gmii_tx_er : out STD_LOGIC;
    sgmii_clk_f : out STD_LOGIC;
    gmii_rxd : out STD_LOGIC_VECTOR ( 7 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    CLK : in STD_LOGIC;
    gmii_rx_dv : in STD_LOGIC;
    gmii_rx_er : in STD_LOGIC;
    gmii_tx_en_out_reg : in STD_LOGIC;
    gmii_tx_er_out_reg : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    speed_is_10_100 : in STD_LOGIC;
    speed_is_100 : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 7 downto 0 );
    gmii_txd : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
end bd_fd73_pcs_pma_0_sgmii_adapt;

architecture STRUCTURE of bd_fd73_pcs_pma_0_sgmii_adapt is
  signal \^sgmii_clk_en_reg\ : STD_LOGIC;
  signal speed_is_100_resync : STD_LOGIC;
  signal speed_is_10_100_resync : STD_LOGIC;
  signal sync_reset : STD_LOGIC;
begin
  sgmii_clk_en_reg <= \^sgmii_clk_en_reg\;
clock_generation: entity work.bd_fd73_pcs_pma_0_clk_gen
     port map (
      CLK => CLK,
      data_out => speed_is_100_resync,
      reset_out => sync_reset,
      sgmii_clk_en_reg_0 => \^sgmii_clk_en_reg\,
      sgmii_clk_f => sgmii_clk_f,
      sgmii_clk_r => sgmii_clk_r,
      speed_is_10_100_fall_reg_0 => speed_is_10_100_resync
    );
gen_sync_reset: entity work.bd_fd73_pcs_pma_0_reset_sync_45
     port map (
      CLK => CLK,
      SR(0) => SR(0),
      reset_out => sync_reset
    );
receiver: entity work.bd_fd73_pcs_pma_0_rx_rate_adapt
     port map (
      CLK => CLK,
      D(7 downto 0) => D(7 downto 0),
      gmii_rx_dv => gmii_rx_dv,
      gmii_rx_dv_out_reg_0 => gmii_rx_dv_out_reg,
      gmii_rx_er => gmii_rx_er,
      gmii_rx_er_out_reg_0 => gmii_rx_er_out_reg,
      gmii_rx_er_out_reg_1 => \^sgmii_clk_en_reg\,
      gmii_rxd(7 downto 0) => gmii_rxd(7 downto 0),
      reset_out => sync_reset
    );
resync_speed_100: entity work.bd_fd73_pcs_pma_0_sync_block_46
     port map (
      CLK => CLK,
      data_out => speed_is_100_resync,
      speed_is_100 => speed_is_100
    );
resync_speed_10_100: entity work.bd_fd73_pcs_pma_0_sync_block_47
     port map (
      CLK => CLK,
      data_out => speed_is_10_100_resync,
      speed_is_10_100 => speed_is_10_100
    );
transmitter: entity work.bd_fd73_pcs_pma_0_tx_rate_adapt
     port map (
      CLK => CLK,
      E(0) => \^sgmii_clk_en_reg\,
      Q(7 downto 0) => Q(7 downto 0),
      gmii_tx_en => gmii_tx_en,
      gmii_tx_en_out_reg_0 => gmii_tx_en_out_reg,
      gmii_tx_er => gmii_tx_er,
      gmii_tx_er_out_reg_0 => gmii_tx_er_out_reg,
      gmii_txd(7 downto 0) => gmii_txd(7 downto 0),
      reset_out => sync_reset
    );
end STRUCTURE;
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2023.2"
`protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
TCSZ2Ye5IRfHavlF8Mno1PI9xixWuSiNh3ssU1FQtkjW1fmNtc2c3x12slL242UQayI0rzZTqe6S
edtecLHTOnzxXpCZjjU8NFmgLPerTSDZ1W5YhyIi9j0Ap4YBpvaA1ojM0+r0Cx+dMOXohQGeyljq
+fnTaFTUe2678DxpqHk=

`protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
NIzZVKMB1/8UX2qb4BB+VXCafEKXsrn7axB1cJDPqDCzSyt/2KG1NEEZTDHZVzIr8Bf9501PyXmL
VowTAAXX/RopKyKOM1xJN/qLtqXxegH2a4dIkUxDIIclIcbv/smna9VCwI7m6JhrnKsNciTTilgR
27S/h6JPpZsZAEmsNxxTC70WQhQSM8TlHJjZg3KDc5KTnvC/mVTk6I05U6x0Bdd1YR9GBvhwRqhP
B1ukL/1JVOwR9Ce9p+EHFE/xyApypCjQPGwq+8IFQgS8wltVZHX6eSMw17Q0wGCY+LHduRTA+abV
LvAR0NPf7PKQUSCECe2mBbLPO7wD4BO5RAkJeA==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
udw4XxxzcaDNM1qWnRgZ2JEM1MMqnKwKVqha/krU9EyUAsyATjQEMBqjlOHw5QXMU2jjizlL20Nl
h2pF7iKo1S+7TS54Y/UIJANp+Dl46V/qfy6/yBnE4YclHON1k0jRao4C6T951tgXuCAIQEmXbr87
aJfL2dNqORH+TDKUBdc=

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
JFe89rPDaiIUicPDNoXCg8pJUoYRyVDoW/5yE4T0Cp9xDHtuIyKQVbC7jVb92OsgJ5GHDm7DH2D2
rYZKrdCIqPt2jo7DG6bcJuDFcisZb11HLlYWNsK2Vqs9DdsTPViykeE05CD5AgfDxb983x8F1meK
w8zjeGoD44djsaRA+lvP1zLhl24q5LWFJdPSyIT7uWZwhxHqlyJu85ToXLuwZQZO76Mp+1mitxDy
vleizC5rnk/4hqxfEFS21Qi1TwCz5hdU+H3nA3dTe1KRY+obbFP7sRWKfmr9Rcf9enRvbaEbLoJA
9ADkl72jc1Aqlnd+YCGq4EmbElbWLxblpamncA==

`protect key_keyowner="Real Intent", key_keyname="RI-RSA-KEY-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
IV5qOrW4jXfiGt6hz/YcNm+/H3ij0v503CF3Kvut91tUWldzNzyLt4pIZEWEzSmn6RcpcLNN88po
1kt45UdSBz+mL5HDQaw4J+VGD/cCBmW1jnOclCf82kwju1MIDfa2EKicjqaykCUROxV7cwg07FFp
clLfIwd4kxgSWnGzeZi1IGezx7OpBsAkBTz9ha4WttEm0+D29DF9O4GaQl6q8IBeA0QIrO10EESt
slfRi2evxdOeTZBVFoXU91OszneH/prZqyCsHeyvTa8PABTZ+Y4CH6ICZCXRn7QTNJgoYSGABuPs
87saNJgzomjyaO6IzGl1fBgMIsIurKw90DE8Jw==

`protect key_keyowner="Xilinx", key_keyname="xilinxt_2022_10", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
Eek/EeBa5kEiakvxzHC3fZ0NXCsvWnLN8FYKLyImepfBUv2jdVDY2j6Qs928DJaMO8pBuO9SGcu3
47rhcN1DAjZza5Ac83W24fngY1+YWblivVc8AoggXS1t2Y7Dy1vf9+ZxUdOvq63sje+fDJxapZwK
3HQGdtBX86RTaUS5K+HyI1FTmcIhUYmJWmxQjIxLla7FF1QZ4XpTCfqAG5i7ZKlYSoDFb8sjCRG4
XWFuk1dbL2UfZPxXZ7XHIm+03Ck/JsHtsjLCc8oTB/9MLom2HX9SjX8H6tFbEXR1NatCFWQ04JKL
kHSYD/xDlwjhN9CRvowRhNJaYSmKQT646hlNoA==

`protect key_keyowner="Metrics Technologies Inc.", key_keyname="DSim", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
gaID+cgqOdyoJPDKM9JAyimEjoxNakxuNjYf52N14HEyn4NQksF7thq/bXWc82vmfdc8aodx1+ky
i8uuKszW1WwV+apGSqk7YXBCxx3ACfMsPzNzeDQ2HVzGfznpQD80Eu7I7iwtz3k5Mr31iaeM1kQa
oddk6CkVESI8CD21PQHMVeu0LKLZJp8k8NHf3i0UOXsP5o768iecieYQh2VYXZ6HORDDyd+IpDB1
CAFBZctXco8C1w74wCB0LXUSYInc5ythxBURkPPTJ1GBuXpoQGZD2sNiI2Htl0y1toEdfgExWZ+0
+4Docnd9TgOGhAhZzUcj3c+6cQNbgCB847/G6w==

`protect key_keyowner="Atrenta", key_keyname="ATR-SG-RSA-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=384)
`protect key_block
tEBTlBoXowC0cOrrCu9pEZ6t9FjMS6GWThbzsXMvR2xb9HBcccdvXT7EfASM09KkNzvlYoyNBWct
0TRl1BNzzlomu3G857U6kezS+CCRF/K2qOhhxHFxEfuM0qblRVdNHoCGGMM4PkE/rt9M7IqYoXQg
WOHI1ydpZZn08aVL9QYJgz6ZuVHNLwSpL6rjFFDXV1cB82gVFBkRP/0NxpGW2WH6YA/MJ0czV0ji
o0umOWluEwUObdytKX1lfuNYimI0ziWrovqq2osL8J7NBKDUl2R6gJ51DObsTBgC8uyUHVibyNHy
nhzTpwcBeeXdtAueCg1BlHDIwglcMUdy0sBZEyHM/CLzpxgr1A+uUcmzlWx1drrc8lRNwGMFDDJQ
9OzoHBABtNt8N3bbO8A+rE9HtsjMVr1TxHhUTxBhWcypwra+xzsGykln/IP3JBwwQR0+d+V8/Vec
5Bh03crJTvJZUbYidozNoaPOfnHi0NxFDNdL7L1i75T+H6bqeE1ADR/4

`protect key_keyowner="Cadence Design Systems.", key_keyname="CDS_RSA_KEY_VER_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
GM0AtcDH85MjCjnA/pijf0ZCJap8X+OYUX7W1StOwznqG2XPd9DhtvTyqD0c8/7BTdeCzGUK5iqe
QiGwEcy1dCrSVZW0KtjFXllkYV2ai3/Qn7Bgg1YuzxifEFKe6ClTsByfgjqRdyZeNSAldwvx9ZtT
0ZhijV96K37zXwfXFeKDmxOZOV553ovWfXGekaS1EPmSluoDYBMQKc2XV+ZUXR7n5NI/6E3QdK7K
utsZyrFYyJdYW8Po28hQf1nWeQP6+PxQB6wi/P6sUzudntNcQ7uLRr4PTz6twPPqYwUF+7YW8baL
p/2EFPf8y6fBb+DOBCnzmGZvmq+M2qQot14r+g==

`protect key_keyowner="Synplicity", key_keyname="SYNP15_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
Ot2lizvbpt8emXxoZl10oi4H/aTQTzrHDg0mf7DDs3BS7iyFsRmaQCG/BRF/mwjlw+EbST4/x/DJ
d6Hf6LIa6mllnMD6G+uVHQ1z31eASHPw3m+WnPMr/zCNuebPcDitgiXWmq3SAS9byYvxiwcDvjn6
CMh89pvlx8xLiFUoo5j/lAPe4cPBJwSMleQLLB989s6rByi0lVW0QiLTzakaB8DHBMvhIYEfi74m
Lxby6+nYRGrAUKPOemP0Ag/LW83Eup/Wa0jVOtxzlj3foiYhg2mWCt2zyFhgQsDA+oEsDa/KZc0F
OUzOI8vFDrwPmYRwd2ejFI9Nz3/1mb05VQmDRA==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-PREC-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
OamBwohUIPOIa5bsJvu3upqnGl4f3jNYS35bg4S059C9qVDgQJcw/it81deNA5zFvzX3Cq9CiO9K
zl02VsdpFgNPjSwEO8F47LJZ4fHx99EmESBogsNwUNitzkuYTLCb7F7ZF2WSJExQ0KsYt+TRp2UH
yQEvpM1lHQYUXxzjw08qUI5ssSnOsQFydvP8BwA/6aGrVJ+LuEgPVdMqLBn0EeAmRsynxJ7OhPGV
DlvHQwtVuBrkvjQHED/Ye43ZIeWPm/xOcjNfZjYeOvdEJqTbaviR0Fo1LFx8EX80uvdFeK55ywDN
wzoZ4cVH87f6VwR1xHdo0JpVxrajZpSZ0jPudw==

`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 69456)
`protect data_block
xvkxl59mt18NBotmGuHJ9q5Hmz19xKeWDLFgWDwdRsQ42eVdNMdYEP59/HW9NveoZ+1Km4pmjEMH
lNutCXwTsGeJKUp0gLmR13Uac4ZX2HbnDWMr3QAdiVOwyzYCKmmwDMq3CnGXy9QBcHnOBIlgB3Vy
lkq4mBqtXkeYDCB3cLuplOGVCpNbyrEM8i4o2CSpPYiBeiW36EBHm7s+AfsupkOUhZxWYeRh8XbK
/H4Pc5YsljCsXwpfNTK8YpIf97Wjtqo52gLSjEIrgwJdBL9rJ33w6w/v6XBqKm5hv0PC9yME1PTQ
R3NbYfQiPzBNo6CAaYI9v2rxi4FVLanUy1jZi9QtyPu8mkw2AfLv0fygm1q1Oq8SbWHhsdPZpogC
QGx2D7T0hQPbcUFJAgbPms7hBa3ZbRPxt5HTHpP/KL+SAi/LKYzaDK4gPYjT7d3CzkK8BPH8eQHm
wjkBDL8nAMSJbDGAWTvpe7+7yFtW3g0CKiKbJ9tdXLyodYyu6aRSVlU/aqlHJ+eunLAeqbvdWTc0
ufQrF8zaYf8CyAMauSXBsijFVkoztb5yuB7jEJspB0OVRbVpKbH7q2XC+ERwM4WIAGPUalRJ1wsR
iH/jY/KTdx5WH/3QtVAHXT3cykhOvvsmNDTaP1i3zqbO2C1gEqkC0Zjc+hU8gZUyrKWQSdorohbY
Jnv9IJ94AhFbtE/5uHDKGuXgItpuWVq1lXiU86xScf28IiBcNCKvelx/QMINvxC/RdgJtwUZgs8G
ogvk9ordIg65WEqq0vv/ogx9APhfXXj/rGa9shTE+qNIjQ1pqeuPKvet1fYKm4WfdVSOITeXRoYv
Fw8V4DLr5fJuQj8K1YREZlLZTbsXkgn0XpENsSJJF55cPstF2TVdqLLYY+8+C2hrvRDjkCL+KcjR
RdMsT/am2+ApzELU5YHjQGTLzhFaeEzQjB2V8df6Pbpl45AeqJdDEUy8/9Cms+Ks55s2le+U9gqd
uM6jnbJ/NapCj7f6hp68xA7YY6GzmqRMGWCu9mUgTfqxEr9e0I8HXf6XyDjRLQeVGMMaXJmbEvlc
fENjTRWGWsDRXqIKsfhqK7RLO/kNYDf145yDQadmbJQ23z7ggeK+Wb9sZxIhefdX37nOT3JacEPB
vgGu/IiNRL+hp63fhOo9Vdb+i5yWBJOUf5VUz3Tu8uvQnXwVTO8KvS85nlVfS7IZ6BCWL+M5JOB6
RIjXsj/K8V7R1GaOo2hXTPOYNmQJVHELB1NMFE7CB5PasAMhBnELDxHpxYS3ok9cIf7u6fU6KxUe
FAFIKFvWHpxB3o8qmByK3VSeSbjhn9CPv58LcPeE+iwxiWuQr95lw4ayVA3xbsiOz09rezaFB5ux
L557NuwexTOmHDyNMKDgT6R9klJiueID5kFnkYjzzDph0abfL/tyYb8kHFFXwgLvWqGYbSTmjN1h
UHB4e+DLm+fl2pUrcQrtlK5Mj5t+pNr87Rw2TLwkPWD/o0L+kTwWGdzJlIaTB8UKfYV2ZwZkgnA/
4SdRJqKG8UxUKBAuwIyBjZDlLSoPTxay/E+RUh86UALhHDEMVxblfSbKPKKki1O4EfUv4uhcSJ0t
HPvQyTAfpfltocfQNVq7dJ8zLWKsZ5jqaOKx9oQh9uN9pFjhAqO0gjn19iibpQRAm+1FzFYIGfKZ
xV8P25G7nCq5GNO8xtNM3uQf8yIcVBdFGWTfsEY2TFjgd/OcBCsjojNBhQVv2j6wyJbooKkP/Gfa
7nBx4TUMANIhrO+lNRJB3/PGQisD+/GTX/5jrj958X0eth8lrttaAl/uxJElc+U9UykyH6R4Xf8e
6akeIjmBQIZ+AsTjZJiX8qlRZFSLXDWjhujJoxdq27IXYpvfqgc7SbXMvz9rB7Mn/EtU3zY6JCcV
WKKFt/mvFH97kThRYe3AQPvc0C9888Av/ALBz8lx2fgXRYg4UeIv8LafTVY+d1Oyi4lyqgX4Nn1J
GDejI9tRXERMgsswfFztLwegjnJL+Q+IK2XMUpkxPKy8mzHN+vM/hOSay9J1T0OLAeB0f9zq9O4R
DNHmooGUUipQ/0/z57fLvMe8K2vMMk+JNnc4qBuXRbWvNR6a94ZnZhUxpnzytqovvoyJy/vh4Suv
A+XglDPbh4a7hUEP0K84RTQwXTj5dXyvAwOk0A8lE/wq7qM1MLIPKpJ4go+VAhMpR6Y+lJnWGNCZ
zzAirmm6Z/k7dcZyc5HIApqgqkUgUydle/EqY55Rn5X71FpNqRefqG2CqD6W7roaTuk7xw3Tgst8
vby08eOx6zziC3tae7oiGyvgB2vJa+40EikVxXSxYrllfI0tUZ3W7fnHtMfx38vXzrTY0CLP3U3k
m61WGyHqw8jJ0YbjE7Wmbk4MZgG9+B+o2Mgx5MU/Hue/7XjvHhGbCKQ8n3Hu6vaiqJEp1HPzCLJO
HyCvhjCJTHBGjUOQs1kW7UyMluBIiD6aBsWqfgpdvcAIrRbAvU8Ob3eLF+2MMzsvrgWow/3zyNqr
5lWHwjdtQw6zSOLcy6CYmBjUget1thQ1EwztY/QYUBFKPi0MCZpDdQ3+9mIJP46AmIs5+IjAQheZ
VRk844LmpOqVqJ+MLlla9tw40KE27JcZq/PEgzFqi5qMOb9hin/olu2Kh9rW/sNlliYWrXc91VA3
Yccy1HC2n4a+VKoFh8H3KoXOccY4YYCGeRGwDlIDz1lM50Fcq60JAHsQZS/qng1Qn4CQxPHxQJK+
m4CT/VaUsD6N7u1Gq+0gAhAtzPifF/2/HgQQtk8TGPRC8SlBR07UTaSjnstcobknQeXx7VoJ9ppb
QcSKaAGtoL5foPYKrKyuTG+zOuCrVnUJ4tzLV5YDBFPzWuP7MfL9IJaPM73P6vu/KBSAkWKWCXSL
saj86IomduvpKeaepZuDiERSFFYzYxk4yhm+LUyDV9wxKy3156yA03Gi7OF1CFeUFciEXpUvx/1B
Ct9cB4A6uMmYA/fgawhlMwu28/TcDh4W64P5YMO48QrAGyvTG2uxEBAFTFxZhM2d0wzqTmZCG8n9
hxdtCwX7YqiWjYn8zX05+pJQBr92zj93gTf5bxURUpWOEP5iXn1Gs6HvzxItN7UFbd+D1MmH5PfU
b84sXrFmPMQQko28vzLA13j/V3FfhpwdRSdMovX3wPMxvB2urUViJZDtLR4NC0GcsIxE20zphPfi
hRSRx1ujeMU5hcNwTBz5xZXtVSKjzNKo6HMwT3onxzBJfeznVNysxqnH0KwVc7gpyTlhiVUOjZmH
v4qNPQBEOuvV35xuI6ZwshgWStCHo5DK0bgPyixCJ5ymj4kcSWON7PQV9918Mwz6iHBjQYKuK5FJ
Kh53a8ESCxizFMeeHEofrnZ4/HMEXxgc210C5ePBjXbBZepmrsgzoulG5zgR8xgHVeUqq6SOVzDu
njudrUYJ5CJfJSx3jQN5S71NTeCsJz3QZBONSMObHfmLIrxPWXr2VFy9AKi1LvXuWy0euGv6Eg4t
jTimfdHvPK154cLRKWkGO5pMAFZYkVimnJR5xAsGhSQwiIWr0bdKqz+iiqkl32ffTHTBVJKbd7uz
eEn/sMivbIORrgI2CaQk4hl0wsKt6QjMNUxJwIP1fwksN/XxXtPtC5/9TFRgJ0R3v6RUtYe392Rn
nUpeSC/asdoAu/iwSWcXe6kxoe57VQ2MJYFWe4W4jQ034CPM51xJA2UU1aR+GNRSjGZWsiJOTyh4
LNUCrItC/bAhYTRaWXYYO0peAsXpbO0oHLoAF10XzWNl0nHx1hRNeD8fjxOTCg6OmnwkbKorbgRc
fXTMiEuMjiSkYsloxkGSZVYvuNlnWDmbsp6UiPqqZt+PQ8IzKHgUDjCS3BpLEIy/s6tJyLh00a4U
pOxncvauPp00Z8ROh1BHQy1oLrYZ5t7OflHzRwFmZRs0t9WnXMDrcnAOO3XBfZs2eaQ7M2DzQMcJ
JK8OPSfV0QjW++acvMXBigZ/OSBV7v0bvWP686OHbsMdKSXO5N63AUbCa0f32eYWO9qaKaPzKX3E
6cWLo9LGcVTF5grD+5r5jj1ANdin7nOs7TOEbEhqhGyAL/kaO+mLiPmO8w/dWjGuS75/JZNlrzsx
Lz65pzMN0C4F4SEcFGW4cTK2N/MbMXgVg5Hr2D98be2oPiNaVBnFixI48saz5FbPta+XdJ9VPkCJ
iSpP5w718C/F4tYaq9oMnNdkSzBtzih9GFjHAYH9QNTMQDTzH+SxMwo372e3gwAB7QyPc+42qgBj
f4wxmM4d7RBRRj6e7oE/rga6t4oKDmHR7p/b5O508wwvW2Zo45Fs4Wyghoio+Tg7PaT2ms5KJqWw
uiurma322LZIYCtAxUjHOaET6uwaGJcw4MYSZ7bJ8/SsXH9ujt44yQveU4oiphrSaq3VN3TiBGUc
5C3wtuzk1jAN93VP4V4nDegYx2alFMgoVDRefmcblTn4Lvr9EacEV4WWB7YqNJiiFoIZ8qWlszdB
kREoW3JTme4JdWdkkfOsGhvMhOX8VifLBR2VlAa4qK8Zepc9bzdUOkki35rt0pLFEsoZ/ZQT/Ig0
HwSGLCWt5G9b+w7e8tTI0l0+3FW5T+jEfUdmdRb4kKOk1js2Cq0xZnCSrkjn3TH2h4OPtdOujNiI
uHSOSGd+9IA4GnskJ8jPzagxxOH0U1lNCncp2ryTl1HTXgY1K23ePUQ7MaUbIJhes6BC873oYFnK
Nxfs/7EdaDVdZ+i1sIXQYjGaveZnpx0PWheiyutb04umiEUcsIirfTFgYPGPtCsIku6bBi/uswiT
dx9DgikPHewsGNlWRn5CQA0VoR6Syx7jMn04l/GbtrCuA2bwI/dJiO9cQxD08humgApuKs9YP/KP
2oeNt+J24Iodtqd7Cj/Lz6tsiCtCgj6b6GtS7YLp+gezCFV5O7uuprltMQvfbxEWDCNy4xI0UJqO
7s9zqph815Nm0240ubTtkMpehiSK4H4og99k0jz1tJoEUctW2lX6iEAYy8LXbJyTmnhOnFLh6dFv
dmpUrD2vq9QjaMHaSR6jJ4cYUlym/WGUyRG1MfgfCf4Pc4uIu3/UhDbV7uqKXgT8ES4nIloPG+1P
Zy0fPoJl2makPLz/xXkR60IP0Ef258ZX4cSxFIxCS1Ov3lF15whGxflYOpfyWvgv+xyzASvv1lPq
SRLMwoFUlhdOZ9I7YXRO8LHy/X7zQblq/bgmoUOXfiQhHBsIpVffQ1INYIdmC9Wj6VgzJgeN45dP
WWm1DOQUln+0sXgCl2yukbsYAyRcwHfGBfmd1WwGmPrfHioPY4vNB5aF1O3gVRrJzFxRZq0uc5gJ
ycOl8RdlSqlrgXGn8FwnaL5IvDsOdp3mGnHHq7AUuEPle/41xAwGjxVcamc8IADx9MCCx0fPFUAv
sOYmp7LiD3HHeSK1gnJt5mbHorms8Z4xEimWevQQrbHsnwd8k7dz3RlCxmkVtkiCIBXU8x6uLXid
KP7zKBNQji6UReBJRcIAqb0lHE7wuVycpX0/QT6zNXBoEEE0+m7viBd6rKgV3Y75H6FqpqgrDr0m
9TuEnQF8qkY8ZspH/RODzJZRdvAq0RemubDqiW2TB+xmwcSgrlXatrJUC9kfa+TnhAQkyK2JDj5Q
5RnNF0pJF2Oh06MB0pzVq/U0hVUNgnPHPRRLXThASD/R7T+MipQDsj9Vk+34dj3IiQT2QX1YbH+1
3SXJrUWtFsFfRsMjm4qLLL2wwXxxEQRTda99w242KjFjxI8ZfEs6ce5wNSYEj41ZF7IMLIwIGEV8
unPRkcCvO4xEj6skmPHDglLfkOlcjStTm3MXhmHxD0jNGZMEaAnfeOt0EMl2i1GJ08V1a5fw2o08
U1YflHtCmsToeZiwIUaEeTP2P/Yru+FBp761DRY9QNg+bPlA4qYUlmEsaVH3GnEUu73ErUc+VkdT
TWX4YVGE67pneV3XSav0ADd79qx9HbqxW/NKI1tYRQP22cx+ZOTuoaypVYGG1z0ZvxiFi4Ihu8GU
IckKAgeD+WiNIVqMc3Gm91/FEVRZ8DdjdNSl3cK9a2/DbNGkoDTc6uL3JS5bHztArzKhtMUt2TiS
1pwav65CIhGVpnAwGJ9RH2aYGY91kDNJb9NIbyCr393+jGPwijJELf+Mdq19gbhXeHTOyuhylD/8
0kH0AWu5dFO5fbNBMhQkrQAxYx3iDf3ovkj71ytyKPdmBaYeEjZjUAc8HI+SJH1hDJN+Nlf4xV68
mIBmWGoOSfsXqMHBnsucwpBulws3PsL7eCLIapnMNfytBsG4XPuVYz4APNbpL+vD1oMgP4K8zWav
F0cvTcWW+AhnCK3wdkxeJhq8IWjGDs/ObU898gpY7oC2wnpVwLfX2l/PAapaffFp9bJG5IX8GDBq
ZApzhkuMEc0Iqfmcarj6FhU+NoERIrEV2LGM0BcCWbQJGHIiH3GZDkoQ2Yzx0OCH4VwhFf15cFsx
ukzhy917+R+ZK3QS+STWudikCn3mzCjHUM4tz+n7bYNGYbl94f6D2g10Ias9sAUqAZBQQxcAUBgs
Ee6exO6l34HLQ1UUuN9pl4oqRp3rJznsdWMncYUCZDlVVwdmtzQk/KeeuxEZAKeiJEs7wDoTuwyb
H9MSM/L2Fwa/6/V6Nx3fvt1XJekD86thoBevgfWmVPWDvo7pYcR85cHQSYHPuiB56PtxhHBiV1dZ
xWBdKK3DB+hWqVEO6YC6Z9lJAUFHjyOEZSoy735ZQGhOlLE96iFGTl0Uxd5TAJOM2cgHzcf4osuF
i/u2DYyE7x98Eq2ckrJ635h0yxpKgXx+jLGoeMZqytz0VP3b+Et/x2ZpBHg23CnAAYSfqlFNmWu6
GgKQKMDvbVfPzMBgoZWyEBBjg+2fi4PM/tQWsI/Ya/2zOOKeKbs7/4k9/twbqs5GX3lHT8RnegiF
L1NqXTML0X0ea2HrHnAFvIsvdoVt/GiktN9HIWcY4611DCI1+xrqQXwQl23aXG6GV8epOeKdhC7e
ozV1nu/Gd+el4Tb/GKj6kMNY1lGXGsHJBmRxz2ziVi2hkJl0JxWeGmcG26KkX9g97AabGJmfUjiF
pQSyoc3il9005j+jeC1OdsLnJ0+iJsAn1Lj4V5zuSv8nSPQrA0i5CUoylAuECPVv1NGNO1Zm5SZ8
a1fuh699hwEUbf3FIlc3NdudWjb9iRvoyxCyfWdaE+PSKZHo9yIA2O10nzK1ZA1zsRmQ1gSIFsMO
t0WD3MTSWHtjQtnGS+JcVBgKREVjZE38o/fyW+Lweev2WrSqSY0Ii4uVfTcUYBEcfBDl5wPDuXu2
4/fp+aurMD5ffJ9z5ZQTCJZblNaHb4WKAduCtQwtd72jTaGLFpHxJyXX1ZBUr9rizB7Kajugfebu
osJyRgrkN0+e8u9033SWwhbX6pV2MFLZ/vbaIvPteUQvA4qmnSTuvQ4wZN1mX/hOCjiomLpxRTnw
AqPbn126BcqolJmtl4iHOKRBTUH+IRDwHPHTQ5QXxUymaWS80KmFYuMDcmFX3JMKrLCbOurVtPn0
CXeoa2VzWkRj/U7fXp6v86L2Mmklf6UmV1uMlAbwMoW9PCm6KvH9QxSbqDTA449gw3H7KsZ0SQ7R
s2RKRlJUxz3WnK362rS889GTtLFO6sI1KfZtC7NKvzWJKSkfLqrXCBqPK4e/9JOE/uv2RsUzkml3
fpvLhr/AtpqVEtW93B85vgI8dm9lT3m2uyOUueYkNin0bQlPT7ptDu4STWYCcnZzBhgmyd1cDn/k
D2JVMy7OaLJiPfdDrqEcm+4PPf5MP9KXmzxIahSbAWmA+08DMhIhT9dAp7NR4ryuh4+JVe54VpTm
8z9tCpOS3d5um6Ox/Xhkq8svoZQjVCU0dm9WzzfqoRmDOJLIFzijG509id2UprOehsKWb0k1YF9C
Z3R1CDMuZjv0k6mcvpJsOjQzVHplMRAPVYeZOLMfmRChSph7EvsUp8NbMzXULrdkZCqRwof666rh
MjPByDi0tbVyY/rMUz3hsrOcmE6obm3OpFOk+KlcpeCJHIpOtVL24STrlNLyfdEoDJ+6cdAdFcRS
Ros1C/QjZyfBBe/42aFqcrc1GtCI6LDPPHZ+cos45n+MzgsaWrtXZTR+o9oe7X5YPVnCDzbERQ1N
zh6Ug/zlu//54FoIszJJsH+2dCzn3PQgx0Tqu89q60rtI6mpfCPBafPWoH4MQppHXPrUnws+3Qiw
+b2HXpJOyU8mDgK2yGPm0Uvnyi2oWgk9sMtiJ6R6RoJDdm1bWa/G7Ipjll4MUwUg2/OOSB8Ed0UO
YPaXh6n5GOnl9zMRS7OesObhlepv0vTCixBYsiKw2sMLxtDs2E/7R14CkgRe2oD0FZcW6Ayc3WDt
cUQ423C6RUASVaxznY1siXHDIeGmmzF/32CbRrmr8Rtm3nVfwuu5LqBX5eZl+4TSEXMIrRKtgIqH
aKXWRNthOPk/95EHoLIbkLnH9mmtm5yzcCqR38a4f5PCRHF2Y1uhbTtFkxOYgnDgGQbZTXD7vfMU
gJJ4Ujt6oCgBCBdYh32MMmr8pLYNQJC6GqMVYkYCwOe+G4EqWuLSE3MIeE11vLXNbROtIk3/1Yw3
/adIR53E4cn8QBZkREqcL3+fnNjiJobK9auX8hPH4nbl1gKOuAwpPtr7S/O6kD+XI/gXRnaeuohT
ttik2+jWJEZYY6sdzAs0lvv9RFDQigHi0SUHyJ5z8h7dIaEvzCihhkMHfaLjqrlUDOLUu9KvXphG
K2Ee4UuYl+rgArQQRe28luAA+uB4WoMeQrz4Q3Gp86SG9YIQsKlT4LlfY1lqCSZuTQEsYSs77y6O
OasuymSKb164aHj7zPGEb8CMXJgO2Z2oX+aOWiNNP1EbU3FYvZqW4lcKm85bLnLd1wJ/N93+g84w
7GkXCN6YTjXRY8QHCdbXzN4WLRVrb5CAVGgGRL7NEfTVxnKHKTILWAwFlZJ8wKAOHBUgN+U7e7rZ
NE6EvszOD1AAckFBzeb5mzqup6U76b5o3rBK8sv6T+snPnUXyapo2e68OpyGNdxOV73fcLZoCQcb
NcEJRssGBr4ZZlTZ+Wo+LjNJbJvhEfS6NUD8AKXg/y6thUjq0VT34xW4WFxiBI1/abDPUR8bgut0
9jYTbZ5vOH8MpvdMQlZaMfL1GeteLAS92ekWU2ckkZCxAtCax18aiZS3uw/NWyFy9pNhwUbjgL8E
uw23JbB3ji2CjR6rUnLvtkTXr9EyNFJLh94WnIga2YclFEANXii5ty93OQ0mChxJ7npygmiVWpNg
9v9ItCvMK5OuW+4CcBIBXNUKhr0XaJUGtoQ3ZngJNrwJo0bpvdLlfKg8GX4cV6GWl9UyKT5iaHi0
jzikU4BSlDEHHxQy1cs6g1S6avWTCp97zkhJqMR+V36BTMsbhgvEVXAMDAdlhzDiKTSq+meQqbF1
qLobBZdE3aTihrCwFzdFwZ7ueL9c9UBGFrZ4awgMDV99ADpuiAkdy9Z5AFcODK5P3sx+VwloK4LF
VHBgeQwEmW2ebbgCkL6jNaoammFt+FxL0RHxMT21owulxe04v7JlQXAIwuLalwEB8+4aCl5bU92K
7Ri+vMNPr5hA/znMRB5OKi1TU/d350HB1h/MQr+FaLBSivXQR8C4cMTy5Ks90Hx14Q9OyOdL+bgO
h0vmx826tpUKUbI0x5XM1xSDLvxVhAwAZ0IvTX6DuevnPAdzgoaMtIqT88YXdbc1Io1IUT1TcIZW
9F/H8bBKQWuESzorc6J56vHkUEYhvVMeewtFH06IwJZvhoX4EwbuqTlPp7wV69E9+qIwKkRezpiE
SaCXPkahUsq6KPq3Xqvwe0YWB/Wgc8Hb9WIGzaGyrazWBdlyAAHs4vhrGyM5yTJoYPf44B8GQSOM
uqX/i3h3HjCyZr/SY0KFxRWffz44s8VLVk7Nkj1SlRm8RsF6yGJPQGcGk5XNNwWbKzw8Y2wmgwgO
58flwH+PxPwpnbqbjJNDgU8brLa9s7gxkxwLyxW4vAY37mkQ+5HEy/MD7lmdvrqvv5dot66xzLFP
8jhDJFgwOMh3iBuJjXfN3Twj3QsQfwqRCM6F+lyuRrS7XRIqcMj0/w5HpALdIKmyNUVfileIXz9/
eJ2PnQ9L7Tk/aAHyd+8LeptCLx6UkKqOTZfSQDaZVtzc7ERBUi9uhjP19n9R69crjT62dtVn/5dO
yGEcqDnPoaBsh1mH3ukJcSkl9csOcAAcrsKyiXVERWfGKkwXBvyLJFxeYtG28MfGYMfJLGGDDlQ3
H9bf9nPRHgJICWEcNbd5Padw+eKeVpAnsCYi8ZUUVsSORu6/tCyZ03dpx3dy22iBZdV+SDndOeqZ
j4WmhVL/RPfRMKpqNn8YwkUaGfhSIImvcFC2aI26ONRhWQu854AicAokRT7EaeMqcIcVjNYnCCnu
6KUlUxGvTBUwWEfCEDMY9lkILCa7pBizJvBrNHW+IU8M2P0FuxnFFBO5dziTtCBD/6oytw7iv4DM
6DkVKyHEt1wBb2Dk7RjHIOxFbOjWIRabqyc9ojVpDm17qrzCbOOM0jlVbPtt7HNWbJ8+wknxLMUG
KBqs7fBF9UY16UkhW9Kein7Leleo0PgbuywC3kdDNIcOJX1RpcROVirUaMh2o6nwPIH6eYowTS7F
qx0vMaqjZoG54fGgSFg2gx+h25PVjEhd22flW4om/rEByDqwCRkF6ExiyOTIhwQLdIJdRvQVNkqD
LPOYxH/qRREWmpWPD5xUxdhzqvBmGlNAc2petCEBv1fOyj1mHVePp0Vat0ERqpwCrlq54mt05Vmi
2YgHtoKI21gbJthxjwdq/2YHcN0lfl400twA1KAK9kNwUcwDx2n5kOP0bn7TIN4uVCE2EZluXBYt
mzxIeDTHwxuaw6xxGo2/FpWCbPbLr/vworASB/cQBgvcDhIHVvauYyAxVZQzeoE3JGPI52cT3aMl
QMvWIdU8+LyoiRvyop/8/a/scBf66K98r0RHQWjQxpHD2z3SpM5yRqVrPVSo5INoTFAH/OSDneOI
zD5ggQtgdqfkTWS5wST1Y1D1ePkldUsYwauPGMxe1or6rMomxJm6ipish/O4I1BG6jlYgIQlUI7H
twHwpqVi5bEdBcwHJbzHPRay7nGum7tpcyPafqfOL/NzrfsY5B96yV7UuHbTkLzU8ifVfpivW1qT
09uCN/nNiFRRPNDiT6QRSsZ4O/5JHI/bUohQZEkQUjkd6g4PldxH0njnKi8Xh/yfYdk+sZ7V8HmD
aW4KqLwCvVKwG1apiyegmKa9J2ANR+fGr72NQ7sWgjONqJFOxdfaKPmAuD8TIm1Ik5YT+IUw2TSN
+sqFX6ogXzLndWDNfm58lMm+gwN1AjbhgNCoqQ+tFQ5475PCodTKLUyntlaetkUq7w/XQ12G5YMZ
c7/7KXTVJmaCyDKE5g0zkQm+N3T+53/YiNl8HQa0wJlssaFAI3joeqyCRaA63b5/zQyHRYA1iUZC
cV3saISG3Jx+4mG+Z3/B6iN56LxrbQ0CA2MsSBXZwt6SS5A6FuJucPxoW9bEgsZgSbAUhtsAuKxN
UhgIh0RNA5Rs0i0qVPeHJsF2s04MaROXerO5b+yjjTimam+68Fy+9U6OR6JOf9d9CIK+QBYUhBZ4
VBYgghlNGnf7R/P2rralQntwM3MjJNgSe2PalC52n9pnKkqE/mmfhjsHuDB6ctVlD1tIEoN3zbBO
8LM6kbUJFcDDkW2tDA2Zn+YaKJKAZ4ifA8fQBIsPM3OXMRp19KiKcM2QYdRpj2xLBdUl7NuFRtEx
JB3/WHuocte1rS2RnFxJvyzmIzxD0qdtGXbYU6cJoKQjC3NiY9wZlf57UXoBN+S6I6lyK6sJW4HW
KcDo8UlF+3bMXcI01bHKyxToK9OD9mshitZDF/YXuj0ustKBijCX9lDcguG2Qbhri+V6HMjW3MHB
9s6IR+6BryF1YCAmPBLhEgXLbF/a/cRXVZ+QtnSHVT9MNOXkbrpH6+NrW20an0cvNiNhh5DyPlMC
L1zhn/+bFPPxAYYffhJP643cuXJi4yqwNTBW3IRXqrJihblj9Y61n7EH62Ebsy4tnOGPd1chl60K
9MBL1Clq1omG9EWxSFT7QBbXLYh9WEB9dyAcVgohhxtg92c8SEvC5m+vHOKoE4OZo2fp4GqUtJgv
bx1qRDEtxMDKUmc6h8Z06PWIcAR63zamPpV4V2HiSIDg2FfwX7UmjlP0DsD5NBMOiG4FzFZn5oi8
MBGVH6NrAAPoBlevSdSRI5dLeeLqjk0H8LJUjOXbg0t6e3iuHuKBc0F65W4m5adbmov/8n7tZO/9
vfKHvBrJ+n2iNttflZNssBz97iQ1H0cgoXsdmq4zr9jrel1tSf4DXKtz6MJndPDC7DioMBEUo+2N
+TeEDTckbIx7etUBEH4J0Jcruc7ktkdWYkOe1lrK/ssIOl6cboL5VShHQadsM3jyK+a6ArjOoPcT
KtvSEvuFfh3KvYw4lFZtO0zsUeJGHt0Sp3ODtmc6T054WkZ1/CNRbk6vCoW+x95+7ZhCGn5PN4p0
1Jlkw55V6ykJIxjFDdGfTlRfml1AuBfBqEnPLlcmFHZqOegxCuFWK+nMPxTpHcDJ/eIfcdP29Qdl
/rWdnOTXO8nZG10VzcFQtfMrrRdVeK2acvJvHn4hM7PNe4oBmX0mWuUg/b5wjvLSJoF56iSW5V/g
Hhv+4+kHWr9YsRdiO5cz0zyf829DR84GRtjXdStKIqwfO7wt54cq5eX+eiIrgEjY5aE0luAUO8hN
AywmfKgVftJLJ1O04Y/2gC3LBg8JKACF2vo3fsyrjNds16vgz8RXZ0ZtiAFWnwlgGa/3OIgOgflu
usni24BvX4YpCrbdMkntKT8PxLAztYs42YPAbIPNqldE8eJpPmYOTk5wAKZKExSKET62O+Hj+sWe
dusMUFE/a6dOyOBKxHqM8xjDbXF4WgWwtRpQbWAhCkNmMK4yCrK1AHL1QUHJPKdF1OpIVnQu7+MQ
nTcH6v2nrEWAWPC+kHz7NhyScuSH73g8yUJzQYg7D5ydr02q27/ZxZsGM7huhJMXh4y6YLHZxaiF
eO0s04jV+o3tlXH3YDzTJYR9KeC22EYRxbeAtDkSz/HWAaK5WU4YH18tQh7PqeCYk1hVEuY1HXdM
ssCq++qlQZ71EZbKBocK6EOhRJHracxrhBqXRxEFgzwr6SgOSRMZYu42HfJLAxbp9qJhBW5G2t7b
x1qFrR76aIpGWyKMJypr/H/3DO83PCK1+6l1Z0e9v+kkfPn7M6/t6/l9rm3YkP9y4B2hhFBuw+tq
fBDtiW/B4KJvWYiqyewPBx3jqLmTdKJHzK8XzHdUjOXBDZ2mfTB1cwM93EBJfGtvU2iRcqC81KaK
IcUyBOjV8kDqrleoqsCyxoaJOaNMKFjC5rglyup6YgwKD2ZQATHxK7MgFIgwZKHQsAGQG3X8zEY0
CXEf0CKxRijfXa4k1fWupm3j3vuKsVcsfUMvvJ4cRc1lINLgY4TqogcuOkUgqgJxDrYSDA9Xu+/e
FXPVwKUo5yESrgnmMrgL5aKGWXuIpNEvPGcrxAH6BhDCib/g7ER9li5B6xcWzOCxGEvmTFMlX1da
1y0s4tWpmBUTpmxA8IqxsRbCNGyLqtaywP+bTa6jM3blhsdVCQn2Neh6S8SVlt81cxGhRTiO6MAN
z20hqhRWlybfwTudM3Vz+gZ9W8lDq6kKtOUKHgi81mr1YDqCRtdIMc8aWSfvODoaVn1Rtn7AW6af
AQa7WGPBPUWipJu3wzji1Vxly3Dx5whwM3oq2CwhgMPBy5OJ4nRvJjMd4UqH8QSXdV31JS+rYu+I
eQ26PK6P2teRXwaFY/OXAYajpm9TxUkr3k6uJLY0Kti+Fvwde2uon4pP4MBxsRQAx9wjeyiWRwbx
rKiGJvdI4WCjavjzQtQ3EGeqASft9ehxq6UWhAmTEFsBWSoh4KFWHB1EHD3MYM/kc48L/nHNsnT4
VdKgOZ/FNQzWyTui6Yk9WCDYRMtPMsEt0SVA4IXmIDmpV7X7SxJeWc0ukS7842K0N0TvDoi6noQB
ZYwtFFUZ8F/daZ2tli2VzmttG4oyr/4L1iq/cK0RVCSeYrtMEe+liseqdkKE5ZaXtcNz9fQuKK1c
SwV5IlRNmfCQ/tZc5kU0RKt9bYEB52daS6qEvxhhW0KZbGtdRLou9BW2zTFGURZugOjvgD/NKtMN
ReicC5HKnFc8aYc8y6a3GU3YJ8+/5sNJ+XhZRX5KHasa5ogRfb3y0K47P75VlsUSSf4iINYEt2ck
rF5U2XCRM9w/ifOAkEgMaFmGaqo3CLftJ87/dwHiHOruLsLN0teKtIyNKe//0o0wxyS/2bGpe7HK
tdTXPj2aBWA57YKeSlq6KxMBhJoZjqxxQdnxmK0A7WpX0KYefBgOYwUle6M5F59cE5xH7wtf5gui
e+DzKXVp6YHUVhYwK1bSk+3dQptvL/QTs4uiaomjeqNqRY93uQEjetgbWWjVTeyrBuicrPmEDbU8
4bop/M/pakHMTWQbWrgnQkfJvcPjYl4IyMv2fz58kcSDB84C5tb0V5M8y3F6CPw8hpaYYPzgNK94
NjAKWMpLYwTU+aXOA7LRc9btfjEkqdGE6lhXEQ4YT8pFlYwf1HKlKB+wHafeoa3jKGPUhQrB0gBe
TCRMP24lz9sioVtlC3wNKFSBVKS6RmQeeUdGZIBqX6TEr+GkLk3MVeUDrsOqxdRApiakZ1k9jPwj
SkdywkPArswM/5ex0mvW4RDABPdogQUFNmXJl4+ggKzujpJv0YI5EEhDASqU4HCZWps+ZI2946oQ
XRU4hhhMhvGG6w6krgi9bBiE++vfwybzs1S3808wMPMupMNA9W1EEDZ95N4Z9BNV6VBp802nnsJt
d25lXEzrZCJbICHWT9ibBk4WxZEg3bHLyYbyEvVRif0Mo6sxr/Cetf84EAjsqSQtgJTtLb0APQ87
rU7H60CaErDgiijmev9h7bslmMqPLU0dkvHVJkj4wDv+3cYcITIg2sngXbcODQedMiXcigYUa+o5
75kasNPSBBM5mQzJ/ho22o7rOZnxQwZdk9Jo1oZ2S/hDJDuUPx3UwGYXw4YqiVgGMpThhnJWHaFa
qsz2xZun1Dgqy4g1ybcaZstqH/ChoQjT4GAcDB4rDo4s+4054SyXxs0EvYpcgAgKedLWZ0M28bkq
97/1LZXNl8jzLIixlaW5WOl8nIbAC4BEW7GaLCo29guT/i70tQKCj7XizVm1UUzok9p3e66c8UGX
85nt5LFtz3S8Vy1sTu7EWfLwQoQ5qkVVYDPifyM15LBM3F9/Py0HcaIa4OlZcYRc3tDGJiQPz9J1
7OvyFOa6qWrGf3L4BMFAJ7GDo3iHXkRYdI5C159YMM4ild9WuHYPTt+0lYoM+eMpClU9B7lcDPXC
nvPr43Zk/kRAsUnao+OA2ey3cDeM7NlWXsf/5kiiNxVq4QmUqCxmhMXhZUZR9qA7IRAZvfYQyPxs
v/BBhoJsTsAEzv6S+YpS+mVm6zLItoXbop2Ja0Nngq9MGmj/TSF7SyNrq8HHQpHPLYfgzSyKpyWD
DxU/4y8y0a+Wh9HoH8t5DbSMzk9gWD6HfbKN/XD26+S1QdQoHOpunsZ6X+NhFIJLrc0kVcE0Isxy
NYJTq17dE8AEZLqMHDzlZE+ZGREcwHRkyw72NE6zZ7Ja9Cg3DrYV86FnCE/8OcgtB/bpaVJRfLmt
qhoeH/i93T2AUML4U8D9uubsytPGH2RiE4JmGiwRZ02FnOLjVQPKSgXgg2jfLmJGVLHmVoY54gv0
pqUXh7ZfudXL0G/1l2QOE64oPGfmUa4fYLRYAFujY9/j4OQvnQoRo3gygMoITdeU7Z74gf4FFeKE
4+xwAmqwXKZ2ZqaIdGOtMA898t6Bpx25GUu3WYe6bhf09V/N/kxyNkruLSJHYUhuJdN40JicbOIm
6TQvv/2mba/sGDIFsUJVh9V3YKogt7/wo4Qv9Oe86ClZYzTy/hB0ue49nKQ4QInXl1NQxRu7T8Sg
nG9BsVlnObh5l1EEXehp11+hMzTPBH9+M2DYydMi1/4/rF/dJ5tb/6c7MufcknWefZ0+Pl/8Woox
Jt8zJtbls2wS+CIDSnOqR1Urei8mq5Qyv7v8P71BhgpoUaX/sSTaszwMtitTxxLvSGp2ixOg9PC5
ziBsN0CUo7jIuoJwfp2MwwqY7Kbbv0vExmng5GVjgMIkFvivsACr9FgyFQDFREmCyFh5C1IzhUxi
LrYz/xEkUl5ml8EUsWg8Kp3RV24y8SetpfPeNpE9eq0u5SrnaB+B4XIBw+OCk4/l/7giB4gntfrx
SKRHuWmv3NgcyW6Lm/R5Ijgdwph9VNzlwCDZj3vSTt0DqOInuqJ3yJKhzfIlrMQGy67OSUR3O2aH
1lrldE4H3ENxXIWqMyrB14QbAftFPGZXKm6tJkAn/dwycCHPT1D45yeZosQdHMNK6/ZLDqkC2y/l
0pJoIEDa5ndq/WYG20h6SJTJw51u56/bi6nAWqHWZD5NsRVfyLIZ7vjSk8sZ129YRMAPWgs/0gP/
cgzr6AD4fXEuLA/2fu5ixzyGvR00jJA6fqt+s7SBBaMSG+DgakNC2rwS8rmu6DaoEwftnyJEVnbw
l1QNyML0WMUGNoT9HCsrM9y+8aqQYIvhjR3HL4H2/U9x98CM/5zLtFaIBRoYHaPqCvpJDBuOGHn7
7MXiaigcaoBk3eJA7gnvB1RN0beztgE2bbhuys3cqtYSTtlx01EWz970qJfyVkoFfsY10DZFSzUT
du5/DeCLFxJaLsZXfYfnn7nrHqqkWHZs/mZApQjWfbu0Hj5RWYmfSJb0YQPSRkn7mi210Nsi0bH/
0uVX8JWno0irotTMHIHp+35hr2qExhXcRJiMP8PgXSekfX5poxID7lfyZtokzHvuNtQfhtatQY48
IRAa1VsUh0All5viBJe3C60z8TxLbHxqhd0OabmnmNd1SK4UbtF1EMV0sK6cstGuTvA94/1/Ml2j
V+VUgOw51+LnNJvY+9L8UVqOsBgNrSnjQ4Cj1zGrEghCTEZzuFppAy3xfaHcZtk+y0HLxmRfqUxL
yHb7JVZvFI9sTfBL/18haB/GjIsB+TydTw33IVsDMvSDxscHizJOMJYHmEn+07l8GFKE42GS4KKA
x94aWdFK2hsEWaWXCbOeKEz07tis6ybqw1NkxZtVZfxc2IyvuN2IgRq2NJXsNDG9XBN4MrthqoYd
p7KgqpekSGyvFx5ZNx/MEnd71ADISATzRV3iJSgX2CdLaJV/pU1Y1+FJJf+trkxLj7FhOsVHM0no
mrIof+lwJ+OaVPA6YY4RwTZMRe1nepwjCScFoQaj3yIv/y5GlqX7/mZGktc0lWAsYKWF8kp24H3d
WVhDxQQwhU5L5dlIJJtPUS2qIxOI8rifFyfIHAAXQV27DKNIFoVcYu2mMQALpSMN/1HAzKHoGoQn
LbuTUEd5G6ksHcv+IKff1hcoOjePM2yFqxVFCahZBmtXukVIl/3K3eYy2dpr+k3qaubDRAODVMZ8
XdE3CrB2CaMuFRP/AdLGqXmsZyOZM1bZg4I3+/sMJWmNBoTqN9JuE+mnBwRjgC/W9opnU7LjKx2G
/t3WH8GTBjMcFPVmNuJ9g667tAtMAVTtsxUN6b/jOs9x+9sSX5gKoFx813w1N6VTUwtOhlIFjNv5
8G80495NJKQUDAsFzHObbaxl5y3ifC0Hr+VVOS7+4tzRbEtrQlfpH3ibnklJXUFeHCraxGgVedYc
BbCGncUfZKj/pUifIeYaogIer9ubBU6Q4YQmJV1fHiJCpuuqj/VmQfZ7vXfCj0DWgnz3suWo1inO
cYCIIbzM7QOoy5Ro1Z8kgClLPJBOS+oN3YbBsOaF+2sPDV1anljqah2ZjnbbRYBSyh2d+ue8tAL9
P2dclstJQqY8tr7Baqlwv/ezBNN26oGJ/TRlaT2n6st5Sp+CQdEvZK//w5onCX2GA4ZgzdtL9htg
u4CYerFgjTey19YHfxVprTB2Wn4W5uHYHDGwomELJBpLciSX2b3cPA7YrkLUARP3pVk5e5ETjF9r
DuhbV41pNrzlTHhoMEqljmiIco7UieOq7JIc4cstgAhKjsBRK1G9BxpUJyMiXlNRKwL9ySDjFJg3
fJq+c4CWQOcxhEsJAEhYGh4RsqjYAKGqXNNa/Eht2K1WTfvDJ3tCY/MphSzo96i6gipJdUx/RYgq
fb3RV+mtmz9TluZnfh8KWB5EWhZk4XnGRMQxowqUQfs1vvmNcyGDrxL8kT7CfqbTwCdM955FmJ9U
3yHMtfRYABaF8RpCPqw0xPuMypx990BQK4neS1nfPZUMSelIjAlb5z1WAK3S1szumQ8c0Esuh8fM
PkKR+1uz0t4jXlrkpVEmHGyY4mzRnnO2mURr4tGlrIwxT33N/USjXJcK3iKBBoiIsVDVcVJQUAZQ
OFct+iRvLETlpyTm0T0u0aaTeMg6b7bQwVbi1ZfYehpw+AgX+HefhmzqiaDv+HKgodinUqzYBD8W
/UWyw9fe2j95FhZeRstBvPMRfXfKPG1R02rMLeJeYeW3vOlyd+YGqH+tX8Kn/8QKhKv5V7lso75V
g5Xx5PYKHoel2OsjMhKH87hRdwmkXLykcd0d128I6FjOW5+Ohruu4qyRa84Bx3K5vCQtPnQPsCjn
HhOhapNSWNjhjsvHgZeifYbmbCB1dJvcvl4DnjaCRqVIEjDubXpgjF59zmoxttSeSSsD6YzLw0vr
amvzJwYsWsDC9i6Lhp1z7Om3f0LpcR9MheeooagrPhXzOlHkuxt7Md3oWxpi7inFv2xmDn7O/9am
2hU3YTFNQyb7AezCTbw65Yq/5soWvUvg2r2dBuHrwZ9g9+Wg5bB5uR9fDBglkzA/fnI2fVl+XjFg
OOB65xvAJtdIvvY/0xJtLuFDjXaPWd5QWj4YctiBPYRajofSekn+O7cRZojHCFpXcyZ7EeM/bkpf
yUMynbsIAs2Wbnvk3EUJuII2Ej1zCWHqU4msaPYQE5OES7UgD5k62qEwCXTXTi+9y6JrBh7sSb/O
XUZ991KzUV9Ji+sMAqmoKHrOh0mpqxAScZD4a6isrha++kste3Xdec4sNN4m8zlLKWvziC0+Hh2e
WERxwwjDogUxoX/yalXq5OqUPQMfokJ2ak6HlIwqPgOSMJuj+8mrloJD21rrQuSN0M5MkQaQfRHf
UYB2Dii3lOACMO7/G0QT4OdlyK2qsVwQ5YALALdFHX/CtVXIu9y41qo+Jg3E61V+sIY4WxQKQfEJ
/LV08OmLGXqev3OdOAbN5y/KD0bVsOP3tKTXOQcZvOvuAyXAM6mnoyKVYjoMkgp6i035Wlfh2b7R
tjRjbB5cuazmi4KIR2IVmEl9KUAsXwGN6OpQRMw8N6s0HzuW1dLkHD860O1CydcNSVj0wrDzh9aI
SMtFodr65+R3ca0P8ystasxSyilrhWAviaAJZcvTzmtkzq7ien2WiGRIpUpGinYFl3WAmDHmDd/A
1QR6Pn/3DKxcZzawZntdghS8oNCIcQNogg742QewgL/xcyf2EL2MShLEPtQixcsmVa6wHzzv+w0C
DlS2UTcpvXnICKc/KUmuGLrCbTmK6AIB9+xn696dBxssaOYGw7jtNITr+uvdUiuZRKYltVuS56RA
8idSYZ3W7JD4GLbJCgNF9zcy7HiypnecVfzQjETEnoJTcr7On4RVyn2NaNioDXD4670erI0eCqrP
EIb72zdtiR0fTQyd9Q25ErwGXL5+mo6F8SekFM+rNhDz/cHHl9rMKGsI4qp/7WL0sF/p9U1PfrBU
lRGpawZzAbuyVHytwaarp/wYO+n7nDUCzpkv9ejXIW2Ob+M9ZVdsvu87OR0pH016VZnWo/HbTCy6
AOBTtzD0X5gdCtpb708NK1tzk37M/+gby7BH/l770ZPf46pz9h4og5kwP+o8B1hoLUWH7yFotEDf
5+be0B1VnkL8bV6VwkCvx1HFbns2HkZ3NigC3s3emu+8wwRz2727sgL3xYm7INmDfabplwozYhuq
3IVXrLnM93mj/AdWV6FYJHqZKP+UM744VwxUPngDXfvQXntYrtM04CVsf0GtFVqTzecEbhY3jFSC
iK6WbJrO6NvlCQFhHttqTaU9vfLs+UiGckC/G8aiXo/dVDxPrE3VRjaBuv5U9F/6TSa8UdlFuYrj
++ixJTVky/+tHX6tX4kTRx1JJh+D/9gH1VJwu1cY5sam+HIy9jXKZY8MbCGFmo97eLLbP0W7H+mG
Lgr19q7tn8Z2TsOgWwXHJvQfvtNJ+WtzKhRqF96uKPb3Sv39LadNunWXhmMtgJPaZ1P6FqaEYlM7
O2Aj2e9uEQgPJC6C9wuGl2Fi+8uXOn6X4l8UA2Yyu262A50iHHmxvGZzMUGSUfkmklU767tMRll2
3pWm3gRnh1Eogakdig04QvSbr1x4uJ5eP0QAyMYZbFv4aDIi7JBouTf6BV6B9FRF3XehiktEG4Mh
+6r/gkXWeRGGRzUbGgHaFD23zTGNYk3L4Y1ihR10KV+xcmvgMufzDCUMPc/2mw9axXp2ajGIo35K
iEM9n1D6KJ7+VSwv+pubcXxOQf9pcxQqRBzNQZgowZeSJGA83bI0MRh0b2XJgSmD+TuJlDge0FmW
DR34w9U2UuQS7GUW/Lj4klfR9LyjX3tYS2ygStq47mJgfHTQf8C1fmySChXFjLGLIz6iIzPHE5/G
wem/M+NPn2iFrSKBB/Grc1TWWr1ElwqJst7CQHnES+VyfMTYjL5e6CC/V2KQBtzChSjDJ910Pe/c
Umgt16XMtDwvrMIvAMr8yUMPvMzvBhYbMJ2B+CVHg8h0/GaoZtSGIXEYbUy8XWja4Z5SaDkj1J/9
mMd6iyvZqawe3gqFTmPNc6oFd0EprSkuCMOpeJFxoAuZN9uG1+4LJ45RE5ESUoDfaZnxnKA1fP9P
DLtUp0ypAukrYA4akeM1KDT17ADLWFFszy+S061uY2gv0WfrnCcrybZERNyXXnsLJ3kT1hdKfFgk
b6GzaH5hr9MEzU7GF251HWuuSMKNj/TDw7i3xxjY7MoUJCnBWjfoNrK0Ly/TsFNKI08Z/sTZ/CjY
hqxBWfdqg0z9BYOqjsaQMIl1jVCztUQgdsGFVv2gEaGarVt3+FPL7q6h+tKo85wmToarvYSsyKy5
r/sW0UsCGNdSQVED2KLxRqFn8h48boQ3enXqocZgqR0aAFY23dUcmVa7y+hkU4XdYtTYt78AnvNq
OSld97dio3ms7hg+DTWfBi0XoEt63sJ75+V1XMVVg1BgSQQbzE88Zv/w85Ipm7DOrthb7sF//Vs/
LTrtIa5Dkuv98vS3tuPRBqfo/6+Ig2hPYbaWDwk9KA0iL3PsjUQZlo9DUeTi88MhiXYFU0VtXZmi
XVcBKPDJxerEsuVCnUglz5F9+Vk/s80E29f7tNqEQ0BH9AgMhirND2rhmjw92G4ompdQyO/zwZMV
Ew2pnjtejdVc7AF0ks2DtsthfGKReIhHddIYjTq8bI603zGenKtLxwwMvnV85TC+hRpJhLRBFC3D
JcRnLS6h/Fcu4hjWaykuJJr3yqMqq9NsQtSs/VvghEnwK7gwOBe4PP5EkSa8tDfEAsK8EurNQq/t
YnZGB9heD3d8D0cwKmdoklJgNHxBapiN/mSE/n8sbHV450Hrfy+TG9Ku4lNOgJ6ASAiwzTkXiS55
US+hz3el4/x53i9RJ6wmy8VFOFeOuOACEEUoGBRvfADa9tfuNEkfmNxmhH7NjqK7Gb68JoXfwzjl
O6+wFMOO26ElrBrZfLOt2Ypf+oO9Mbv6TGdGhgTN9S7nzZjJ9SjWOPp4sMU/XJ/KW2gwof2NkVan
1GRgr8yfgkdtxS3vXNFTDUOlQoTXd8Hipku5KHgK/Edz14YFseZCuzIDbYGvYC5l5XSxf4IMREQF
OiKcYOcyZCXGub0bmBX/KCNsWJXfWPjJNkQRWiuzXRqmOsemfWOW3+wi/qr8ZzVJfNgPCoj+ZnAr
6/UBgi1nzCbzuJoi9e4++HQ6Cxq3+4h7rSQUzF8B8h7/AmmeeYTJUwzocaO/+epW5H60prICFAxa
hpmGOcIPChBzolrW0HahQ/ATS+zS6jxhpbLYIGEr8UCEF+CMeEkH08TMes28vxN340Web0qhx0ty
6tXY3cmyjFthZr1OUYOsvrvKHKBfTKkQfAF1vWfrqUFphj019+oTMmTOnq+XHe/R1GHjvoOItha7
gDAAGC4CGEjOd6o8TMpi6hWY+9Nodf6XwCF0aSApcEvezGlp0ZyzNU2AkQacEDim2LZidB8/SmhO
Nm0Q3glpk3JgG0ZXALloFm3PXICcne8XawlrpDLrDRUIPPUwm/mzfs4DmtGDXsS6wCNWXlzy2UOT
SEhNBaGsO/jmh8E8I8P9k62xI68fVJcMwFFhPL3vAgaBj35INgRW6FIEKUf+Jok+5/QCXU12U4e0
2f6NCE5sYlmnEQ7Q6dsVHN79uZp+7jqfh0Rvoz2hwBmbaAV8+7WtsIulHZ2GU0q5qGGRX5N80yzy
bi0sg3OzyMgFG4FPdgD6Rpzynl4JspMLsykMdNM6TSqCAZZ0XqNSxeucW+fMm8hX/pAdNx98Olv0
aghCbTocff4TUYC39itqfK2pEJKewurkU0Sy85UxE8NmB9YstevpDRpkoz7p2cMtFJDwK+wqev87
I81igRfrF6UExQL9tsOPapxP2IA921Tv1tG0x/cuCKk7a5GemD6hj2WgQmS3GRIV6VnAMSx0SIX5
4dA2Mc5SOcdHiPKsNnBVUTv4uALVKChZhQWrSC0n+c50TzAs2sb60R9+h/8Uj8djbNxsys4tPq82
tgcdOXCGa8zJ3si010m9OU+HQC9XV5Pt+OvgQOWQHQB4E55fjnocjYCqavn4DGrYV9mji5mKd63U
wal9/H86c3y80bU3SFsJfZ0EW5P1zjfTGwW6IC58rieBy8mVxoA0HiP1caAmpXUk9C7Pc7mXDWT9
RBvo5yxsrNuBnEUAL1guiHmWgSyrIJi8dhs/K2mi2mDppQHBN9N491tGTjHBg+hqElTFzoBmKj3x
DdH66Pi4fgR49Uqjx092zsTBJAqBjHgFlaOeth+tRjwWuQZKycwj2FmWGFlAlBKkW85E1eqbxkLk
fua/T+XccRXk/zAUj8Vi8oaPXK34ojLBCMpEur9Nv9OxYNT/Br2p8fgXdR7MiG5Awaa1QT9ym1hj
zS02QIkil4/fRF9qoDVzeezGuqdY82km5cLkOM2vn78oW1N+RlU46iQNHkIVV93p1l0bx4O3J+SJ
h5tjkpvN+yAV1reoDmoJi12WgxNc7wx86nHGDHG56LMVaSoPpjjTU1AXqq3kP0VrUBWZU0I/8EM5
cWKjCAxCMvYiM6BTo+8sIRfBsKGaKpxnNAV4kBElGJJFRakR6lQ8HEtWas7ZJis0vYc0nXNxMsFb
sMfhEBSlYi7Rekh6BdNhfYzRvRy+kFqG/FZPC4A9/TKJFFkLndKmyaJQtbHvRbTR2H2RV0JMW7iG
RCAxq74nqJdSkPpJHTJ70DuCi3YmG7d9QJ9WdsC5vyXOTHxrwTRHbf0Hy1P5dHjckjJPV30hmRWM
eeT+KkCnA4w8fcVD2kd1M3Adm6MRHGLbL0e5ta0IQ72KsWH88cOCzGf41xk5gyjeafUSPb8E9QVZ
r5hALn7p1OF8PxzI25KyZOKSGxSWEezoEHCA2CAHd33mUjkMvbcTFBsgJFWqVGwkB4804qGHcAq/
qHhQRWVsf/b0JhMHMfvZK9NQerhOu5SNRcH5BPLIhXJU4tLCVWBudNydTY3aPL5DDv2D+y+oVs7i
nmPsJgVPREj0KOPJapRFlTdmzJ0/lsnZnQbi0C4dvWi1MfyrP4l+WX2aJwBBPsd6LL3M/eFMXmrH
TvhU6886EIpSapugYMtAh2uT8MPzi5gmQmu+5O/pwtRUWfcyopHVMo6nOKLSwdOyRCWUxDlCUQyX
qItWjrw+Br8LWW0Vn/GoQvLcmRNd+/FsDm2o1b+qmzNyrozEcjrJkfPI+59ZdQwZffA1fZ1cnUVq
PlH1G1l+QnGw4Zyyw3dX9Y9wVf9WKeToBbzi2w0YiUAX4DTOAjknTnAxD93Awdg5JiO0ppCcbYf3
2DfK+WRyhKzsrtabcky59SSK9yCnnGTQ/MvTALo5VbBp4Izf89c6ujOmg8QbhRxtWiYiI4HJlqff
Cmz2wLshyyuiN+tCVN3VNlQVcvbxjWVNhm7SVt0RdgosIqoLimnmseO/iWmECt7xTDwQz93uSHqa
IWbs8QG+pvjxTbYUXNjWNbHaeeXg5uANjk1mbQJBwLJ+MKSr0rvlJ4K3eEj568zfsU5djjo6KLkN
acQMSgzDxdpUZyF4X7HW5hFmTHFHeob2PwNeuqa4sgtaWma+Gl4nYNQfsExQi4UBK9yo2LxGc5Y0
DidLvOgcY0znQyhrtt+VtI1UpSRGDmTYUDMomWbIXIKzse36vmmy5ro0Q9f1FCiybGt1c4YxXmsK
hkxRKCATCR9pq15SsmlMR/zsbdvUmBMcUkRcWje7gQB9yUgN4tW5yxxB5I+yf0Y1gIFfo7Td8VQp
pb8QPeD2jJ9bXI+TB/3wGYrvIvBipNUxR50t8QTSD7hrQrQbT/oG+7tLKd0o6tk50Vtryhta3J3p
qfzrdKi04K6iOj5+lm6IIWn5C3MHgYe1PG/nLl2mauS8JzkxupmrP7GyqNMlnGSzihLxeG3Wortw
+2eXQe7fqs0cFobX+vdmK7TGzjMiSWRLFqos31a3gN/427azBrqb3+fQOz1fCu+FmBcZBWC6CMoa
Np9QVlWBrSKhuGHy71VUkTEl1Ycl9mFd7ZI2us2ets/LRI6DLI/uVCwwjh20yW271bY/3qg3RHa6
5G3Tg7dUzLaQUBP5Cg+TB69TdeFfSihSS4OVF0Q9CNe8iCNU2V9O11Dg2Oi/r1hb2gtFI4ret2OK
BHl8dVipWd1EbckVWTCtkXGXpeZwTpSBhU4HJ2fEpDnlJ8bwCkMoKNseRBERSvSDDrRxPo7Pe/wj
PNoQUSz9BlZml9AlOxLkyKTTGfv87LYV2XIzXv3YYmrC1LJqWu6Rbs2xoaCdfHKq9N69vuhZpqT3
YLC7vYRjYkYRvBdWJrA449Xf9Uzsc0ACFopkunq5rYOcZrLJduLcCTIRZYNHn+RWnQNAfxhJjjik
/IGfIQXX2Ogf7rxKTuN10PTZlij9dtCwyz+ckxTUVM+MmduKV/mn0vshg8e7xB2JMVWU978gljai
fVsEBVPk0Beb4mKl45VmJb/t9+udv23uee/gEgTs4Dj1hA0QRav+C6xATQ4HZR5zbfMkRBcQDcxp
kqO8JLSQc3JwDC6Xzb/KQhW3HHgZPbUVXFI+s4LgUuz6G46LYwMjgELRUKIjFy9tdNRC9bQRCaG4
fl7Bz1XyZB/Sv8bpQiYCHz3ko5WzqMJkuJrbEIM8KsN2/ERxtoTAIJitXXBBV6HmwGMBTYZ2USgl
ssSa8VVpW9kTrRDZ7xcyjpwk4I/bd/W6bPRprb9UuSD7y0eli+ewpmG4+ltEQzMxP7hNBPCK0z+s
oZQRjme9kJAoY9USv16il151/uyKngSSFJFiVOqsVHxgebE1Ja71eO+dfYrENIoUKds6g28E/Oyg
+G8QJc1/h1XKjgKNIFmzAEld5IuQckManCdZqWy7IzQBulUqwq4mBxh0ZOeAuO2SeAs40E/6+y51
0/euKltJTpPcB1O/keVMasAgqIZ7w7vk0FigZMSShex38Z6GbYTFwTvzDl9YV8r5mfA0a68UTR6o
r5YvlL5g3CTHqzzgh2odC4b+tjTFR3ZfoSAr9gRxFt8JZUVQ3u4PM/z/rhgSWzBW32gXvRmYKBVi
401XWzuDA4Kb59OoMXZjC+TgkQGK+ukZpAotBXyqak1NSwBbYXWv5d+i6m4/5I+OxoWNcvuX5r34
er62tVEu6hXl8a6nFNnhbUOk2nDIFjobkzEd68ppQ5tlIWpqlQl4xTPJKd5vDf0sHSxFH4k5JNqm
Q1yr9gHCJZ/77gRn8AZQH3C7YLOF8RTl3aRxxpXis8bBiz9kdNtB0MQYt/0gpEfwU40/WDfKKnPD
KcW71syhZXMjSv5FHU6m8xBN8F/JJK7kh8bQ90JwQBeZTc67bdOTIyLbfnfZEFuSmLkV9dx/zFRX
x5ApvebGGNwI20AQnGqCmijIKlSYhZCXAFMH16QXu0PVF4AKUVXA2zkjPT8XJ+FNXnhDWKYgy2ik
jpZxMuJWsmnzc37xeXuB7IkDcoLFK5YsVhmg5CFo8Hwq745oI2Ip5enKCRA8LtMTQdNf7slxMYcK
j1GC0EFW0a7rpgQHBOee6+B9DG8RmYeAELfLbh+n9xaIUyp6p+oy+ASU7q94dP5KzisKL/DWlYhO
WqHSJ8GCSSJlFAhXkUPuONumVhTWNhT2fDmJ3cbuT8s+9mwleMCVYhONdpxjvX/zZN4gOLyVYU99
xODMYwqOKKr8vKgE7LSWwCULtmb944demAikaSTe8jDnUarP/RXaq4eD2xnoOefCM2Ii03WIINUq
aR7mJYaPfkQgQB/oqnHfR4oDxrh4ZWaxN5RyH6GxDI3YISDasb65LwyxHw+FlC5z1AxAir80gock
XHidwFb9LxwK4GE6QGmPuCiaZQikZ63d0PqMiAOAFHEIA4QOZ3D9OP+h4MB1JWGDKlRDPE+sEQq4
0jzzNuFPnbRFW46J041X3v70kw55siyHlsFAahFOwRGaEimlySjnUmBALoPUqrCa5t6jiINHrGiN
hF5hIoaXJAX2S4cnNx/f5d4tc/Wxdk32t+GXOE2FTRL14cfIwiMLdYBzfWMLup0l4IN6egkDHcFl
q2RQX1T02onuliF4b6ONfCcVRdU9+GazQsdxX3YcCn1MVe1Nlb6hXeY+lDd62ZZ/TvOunB43+Kgx
JLniz1oDyAn39cz2btgnXEKRvKwv+aBFR/PT1cyls+5OsXUpJpwaMUZ6cQQa24Qq3gBM5iIjlESo
vt1YUCdDzghEWxjjHfxULwGqO830rYhHtgWGAKS7Iy3LzCg3+9Nb/U2aDgY1Jwc4wLMv4+d7sywo
2cAqsrJibi116sHqfyghJ9Ix+hu4AZ2ocQ3zcV2walUXmgi5S4u620IbobgBHOXCkvncWWPeCBHq
i/4f0sAzilnPcOcULD6V1x3DUOjh7FFeR9uTpVzFDEh6piybbrcYyJvpS9IUucIDnx0vd36sZXkH
JQ/avcGV/Yf0va8Z+642JAJCuL2Q6uYT7rZ/CfnaF+t4uiF6tSSrh3HhyULfdNindgnrGWl+U1nJ
HTvgY1VsRaRcV0JM7U20UvX5YEuW4i8OPAwl7PlIwgeysqF3VIfAM7p+YddqCqYn+IN0c99/RCKD
t/VRWUEU9Mt80B0W43Oq7KzWAF9OIybseo8Lz69Q4FDlA8CMYy8zPuGPAO4EhxUXckuF4DlK0zUw
6f/chYwrRPSlKSW0gRSnoGtAGNu5Gu6cIjZ+QHEhXONr/yaUoljkXFM/WUvXMVYHSM4R5OgJO6o+
o8J0ZpkrojXCzeL9J8xH5JHuweW9gtxl+VHBWNEY3W/GKn2zSHkxetnQ7+H+/ZjlCv9Okpk+UE+K
8kocZoA5WNO5Hv1YOnYQ2EwpFeeJjYDWNzKdWb8axoR5nBLlBd9ZrE1UAbDoopIH0WBNkCEO4nWY
VVvTG+/uBQjILP43clQA03YusJwE69Gt1GQ8xTEe9QLBMA5sjU/EPejL/wEMUlydc56EHMYYBxE0
YuiVAP6JWjRllsDXZPovTDpkohG1xcviWRZHk8kG2uf6O9PYJetwLWu4FdAiHkcScGm/Up55ynM9
St/LhImPd3rY4b7lgpIWFC0Oi4xfX6BuBvpzMQ7Z2lhSGA0eEDvmFPmYZNf/P2st3yr0yvR9xtHS
ZpiYVxkoA9IfSRNd9aBj9vkO8DpFE66dZpaGXKHJ7y8frfm8yKqRYrwKHLjWGjyt831F50D3/PF5
l016hxlY1MlOHCTSk4wBACHKvrpcuaNckFJONPe2MXjG/ExObD0bJjR8z5nXERUdLSvNSTiXPBKQ
ydL7VEh8YNkEDBv1jdiq80qfrFCDxnflpZ3Dv9XbkguvBQlS/exas8N9lJonhJBmhpsVr9kKu6W2
VzeEuDbqJRrav1OuROYG+1lPYXKB/7d4JwKL8YLlqKavMb/Z2ITkq6EWcr4l0luLdW1UqhEbr384
h3RBXMTV0xfyVvTkr8ehpbWs3voNcXi5XpnhLcS0R2f1Y02OjZhCuqV0a0Jj+v24FCZ7BHDvmeuO
7vZtGTHqJfn/VLgcCRiyzg9+8sZo2vjQwZ2oCBjcgs1Y8/ekVHT/byYlNg1ZiRzmBoeoycmmkDH+
uUo7zeaiFDIXDs6abj+JG5Nr/gU/VYThsmhl9nL1IO8tPU5joa4Oe1ggsRJdIiNR7OHjhDKzAzjC
tydXz2tJlMPyNj+yB0dG3yXNcm/nSejcns+e+cKkFsaEsOJwelhlmk9ZYN1sMnYp70KrtA3giZ6x
rN34o7fDcjDrhdowmsKcXMCIJ9b+f97id2Rx6V2eUrL0UkgakFjeFfoDVffyCzikYkD592bWLGiS
N04siK2ZOn1f0RIVtN5Ek/qWQNGRrT0ispNay1cPmvWq35yN4twcEl2+uAZAE69YbvZYW4CQmzBd
PmrhYvVsP2yG/kLy1xl7bGaAePR9fWrnphPCzTTwOsSw0yxqIjd4sTVFHEQ6YPxkWYp2NU93yUmo
PZ+GWlxpsDP/0ahM5oV1B2Z7b7ShTyVmb63B1IuifkZq11Nsllv2IO39N4z3LlM9YN203hM0WE9/
1BRBntNPY3ONRNEhx4wvb1+0uQZrgUgmLkY1mPy7/ZAhOwA38aTOqFLgmRjX5VyDmmPoZJWNfWSX
XgchJRHq++VNSpMbTpyZKrI7TZ2mS99lgx19AVeFq20sFk4vdowHqaqrByyVHhf839SJ8APngAQl
nArp7+38nL3R9mihzHl8X4THPEUv2ZejFt2e039gpSpe1LduIzIGXksfGR2oET2bUnK5IrSKz8dH
kCO0/3QBHwDcGkB2tnudDdFlbghUbSkZKd3fHWCORRqgz5DZ6KERVT9TMjZL/sKx9/1UxCzjGU+M
TnUaJplap+9WTWzfSfPUItm5YEuozYm6PRXFUUp/Gmp16Js68Dh0oN8U9ytNBZ91HQ6hxKioOcVi
mND+1g9kjcHMiQ59z3C2zsnN15iNnMqQ4SGhyuPQ0sxEKMfMKNyMAMLVOU97DuVEMDRdEuodLSGf
n6ivKw48f0jN10COiPuOvQuBlL38Rbf9JnGyPCrBf9gt9jMQzF06r83qHcfkE14JjjIBDXNJKe+E
QehhR9Xv/5CC3HvC3oPfZdFuBKQZ4SwdMdPDREfGCON7ETdLGWmo0uKK1k34BG3e1ARPSDewPDZV
sAK8utm/Pu/9f8G78Qn/fQltz5Erp9iKLB02z7nwzyRPQPlzHvL0Bw15qE6NyMFDwJinYNZIMLEr
FM7Y2V8K91YT9Jbb2pl/xgRKLtTXkflYQPES/QAjC9jL7VmAHaSvNtIhTXJZamgknbKDl0rc8PFn
8be4wgTZ5nms3C05Q86XwKQRuncywglUbQ4ivH3XTrj0nwLT4w7gjnPIhTepgLMFMrjj3OqwiO2d
EFGJs0p66v1uiP+TZ5pfwpxiw4WBljG72w944CQk1+cNyTYszH3HsEBCvOyopsifXMPkqJlVuiAn
51uv0po/82fO9RJ4Bxd/Phdg6HoSZLKMGxOoKpQzC/J0qvRFjMajzBUlUwqdwwIQMy/4IcCdznKj
8XryWY8gZc906jAcYn9IOLuUIq+wH+IEfsvbCK+6Wyo71Z1YC6OBy+zZO464L6mrWtCYCEUrv9ro
tm+stK1ZP93BR0U3PJziime65V1GyWy+0UFbfiD1Ap6bYyXWj3pFNJz03og8H+fDwLDeto6GDVfR
P76L2AaskJ6Y14vdZQIGkd/TZCAzQOmZwdM4rYtywe70YRaNxydo5mXBAqQJtFLxQxs3GBT43ID8
iPapHq+Lz3rEC7vArkPXvv/s+vW5gnvavrnwO+YZofUaliAYpooMNf0EDQl5ifLx6Zvst4lCxr52
wuM4/MgKKOocZty3AMVN2p807GWsSZ65061k8TVzR3WSFzD6NPJH9+FgmpI5WeNxlB+x/NbAybrn
MzGN3Tb7wS1DrntMI6N/ir1vIAbrPu1vT85FJV7YOBYe7vHYJ9bBkO2Gnv344mFS0I50nVfDNEI8
Aps6QqjwtWEZYvcuCGbs+aRgE0aE4xk65ZbaI0ZaGfMsitGkU6M3BsNr4WOWgIvYqhZ3gn62egn7
hMdtu4bY4g8cjzbRa5kipXI5mgcuE+yYzK+6U292jzR4JxGcEZEQdOpbtBS7wAquqEdqvjh3vNGn
iyWKG2cAJUnBrOW7GXAMvYYuKYmsBsy5MZ7c9exrUphYHQY+CoaqFdrSq/bq4BJtobYgQ3Tic1WP
DzqpkR3aCZ+AcQY7Gyzno/e5g6m5geQK0GUuaQZqvRuaC18lmqj1hoyG7Ch5V2BWwqMN20cjdG1d
fLWurlTGkXlLxjrP2vj6ghwKO3u43XgFS7sdiSxsVOE2CvX+mmABejYDEQwlPKL00t6gC0V/ZjU6
ziRn7H3RbHq2Wfx3Zwd0AQ2Wtj2gK4FizxwJ2lOXq0bBUxbjFcBipfDcUfTpPj+Q3Q4A3diyMaM0
YPRLNl1PY43CdzWlajvbM6r51OFRVpgZfpbyejI0oATa8ABocL1ClBVwNO8sQYuBIOMNCXeiagio
/xdFc54IeXmXTPJ5FMxYstNinXeldoSihue/mLzWeeC7xXvz7eioRTZZxvyy0eI1gdEkUyG4xrly
kkbGdSWZScG/czoFULX5zervr6par95NEBqulR7uJ4xBwezeuSJVMk5nn9NYMml5mj9DrbcHEIcj
ACYJYUxIHNpU0Z0ZqdX2rL8czUVVjCoQOJ3CG7WM5aYjF3p5OVfY59S7W1wWYmgpBcN6+67lOzg6
SdZFyelGCWgrAbnccehypaSKYZtKCBYyCR5MhaxoRlr4hf3v9o5XvZcYF17UbalRy2EZKZwLsLlX
FqoY43oUq4It3vM9NC/DaioZ3e8ppLt+7fl13Na+NVa2w0++SkE2bxSMSPO1ISbzOKWPdZFwgFMi
Jk8nIaXwTxkJzX+9IZLmtNCvwUSrMsoUH3XlYW2dBQnuuG3nO0rp4BZSv8xyQZDBVKU5VB8mUifw
oSdaa0rJ7DZeyElh1muFHu7qomy4l76zG/+CN1XAXYu9SlYNcnCleAkhD57O82w8nGbvGIzmem1B
X1nVL9Vbr9kS2I+DwHinI2hRsV4hbRD8FrcM0zOIChJIWWqZQQfPOyr6vf47tnAGit/EOJvpOZvB
O8sQj/CmC9pjWohLP6+iLlB01FAKJtDFyFNw7kkb67A0bVIdu1DTzM7/XSB5cEUgOm535SVwuG+h
4X4eqZLEKOhw9RPN3/DNOdvm7F4sObIWOVyGDkaRiBj1Fw+dbx6Lj35vPEUUWzG4qPwvQDhc+dTL
4lPg95eGSQr2zmkCTtGHf87Y03Ls8Ocfj/JVm4S5Wfa6DxJK+ynlDg3nBtslX28WXVNVW7q2EWs4
GX7MFpeOa7yFrNtk8Ldzjq8qF4WPiO3ZmOn4ql5yE9kfI9l7cjVZ5NoIFs4AEd4dSvwb9jWEbKnf
RXhXOtHhkcppGcVsmH2QDGvYqpNs6A81Hry/YH+i2xGCWu+XenqBd3oFi58I+LtQP1X8DflzbzFy
t9lwLse2UI6GrMeAhNuOpVJIXhF93xglvtCJ/BYRBSFtWh99QhhP8fRmRN2Nlmgbj8yP+3L1PI+v
8lABG+7AvY0dv1FDZPUjAoCc6htqWSzX+Sc/3Wi+eZJ8m+DFWp2Gd0GbyZ1QhMqc+os2cDt3GlMw
SOYXnGGe6kmW1PxHR5o9RlJncEz1VTmWGAEKasx3uogQwURMbiz+tzV20r15flG6QTcuiukolcFS
uiOMXDJcKz7RiUph31SCSthWgxVfLr9zE98mPZmwUXB4vzuySAhzH6pOhFbP3xyOnu0l5XFWSfsO
DAxm9xWtiQUk8bDjdQQy/jEXROX8zkRDLtf4HhRfcpxIufZM8aNFIJMj+EUjuCHviulascICyJvL
I2h3V1z1MPBPA4v6CAmDlZhFYYOjqN4Tvt6dBiI8uPKk//ixy4+Ik9xcsyBPN20w8Hh1ykFYjgkX
s4mJlu+bFx8GFDrbx/3qrOxMNsip3rbtGLwbiu4hRmVFNHVGn5xakq1UliiCa4kbDO1eddJnxEw6
8s/+eU/45MhH50jA9OrgLTITx/cYFgdBmJ4n/CPdyD5/FCcsrsTzb5PW4sDQnG05hSkShCPdc8sw
YHTgsD10jW4l1ozbemRD5gd4k68nZK2gPOYFnIOuL8NqyWEUYOcR502687fWkco4FXlAUV2EjrlI
oTlYhphLYmcCaPQI+YB6QQqM9IBq6lNAWOqiYVNVKHdCv05AgZg0PhJuZWNb4jb2yHb1IhzXrbnt
P+CQwXTnSRbQ68pkHyoymS0bvp7yU0t5Nxos8MCP1ycPkudIqimWVvnrRGwRpz8rjqWK5nNqRjdc
D/xZEkYlFrQ52csztItVUd9LVl82hP+1IfX1/ju3up+prfwMEXI86htuYxGj0LGLp6sdPdW8fzi9
dwjihCh4t+Rl+QUBmFZP5wpW4p2eOyFxSeowPdNl+LPC5DzB/7FQhQ+dF/qDAB171iRU/uWjMqE8
efJZwYcV6CSp+j5UQBQihkhMZbzlXmlZCeji6Rx47pSiN+C4MdQAhIOhoZesqVmBywZWtxF3XYxK
RJHknx6yZ1BEDOhmOFXVmdOH8gZai2qeqTXD5KDgqlFcNHzNtElEB/AeHMD6rupE3mLChL0PdoTo
1wQu5H/MLkk2KuZOWZ+2UrSIZIGVgBMYxGTFaqpJu3HpUiaie+mJp5K8bAee8dpe10UMTdKs/oSn
9QQq6DV1UveOZYHKpN/wp3+k9jGtqXUspk+zP5dr4QSLwmB3iSkX1GiIX0UR0o0p9IMp+0R8o4rq
zjcEhV583MCuum/ikVilhC+W07QOxNzeL1I2e663Pbx4W/Ug9fT5ywVzcs2dm191vRIHtYk2i42o
FIgZxPddDm4lkdz7tpYDdXNq9YC3O3H7BB8t8XkSWpT7qslm4wWRGxps3nE5Ohzzw4mRVMF+eUAg
zlRLCD8ZZDoeaXCjechTgubC5yc2Wn33P3HKjM/QE7eZqgcjnvo6qeGIEx327tROsQ1eG0hCXBXt
Ke377Bu8uVEnNGE5IivSZOCmD/j/jWjdKaJ0joRktkvpuA6fzdJV/5vikgJyA8fxpdTbi0Kyrg7L
8I0V0e9ynVjxCSWHy70w/03oeaN9qGKxtV7zUTu9isdzsEpRtB7mv8PgAWIqXENe3vCLKzt4Yoly
va/e3Tl36ejdC37g3C+Br2B3VeCvEKaEX2Qy8Yxs3deSRblPbxk3ZM46K+YtUfV0nrLmsHvE8uCp
I5RhWNHAgc0nCA///t1E3pGb/GdAoSJVBPznXxjn6MJEV8mw6IjG0R6NzwlCQPWxnQEfsKA1fJb4
/rJnYH84MVTVYIE0Eptzy/8otKjJQFOSwGQvfFGng2qfDipaLUCIo+pqJdIqQwVe+4Yn45O2aLwv
BHH+5Cm5kJSjHmJRtuQALPP15FJMpoiKxiDhF1L3s3mBQ1T5bpD6b5fTfma5TeTK94dwsoOdi95A
yyjzl7lbaALzOh3lFK92gwWA4qXa3sLOzHT/h9M5fPEYMr/vARBi9RaT9xiHCQvx+d5AlIWirlvS
HZSNrVs1atB6JfNUgAsKF5TrDuFgoI8rY0KivK/JrxbMh60xajJ0cCRR61rE42Ck/I5KlkllTGxT
a1VM/zSwpGzCAyRTC25m1igCzW8snzb4Zjq/JXaf92Gn+VTrkpf32i4BBbHE8kPAPHLxoveEcv4y
eaWyFOpuhWMP17saP/JTPDtIFKpW8zH+xuPjH3hHrSnW4mwd8AoGBD6maK8qlsobsw6v26Y5C2Pr
fI8NFS3kpfIrUlSYlsjkOOnm1TPCT6suraHFmF8nUvWr1V8Ik1nJiNTlYCpFHAbLXW+SW9gIxulw
ZQOmJYtRKkhBzmZyOFFcXut5Xgz868I6zWYXkaws62RJJspf/FkLgtdzJ4kRKRzEPWgNZ5Vx6Fx8
xZ1QKar1+EjTm/GNr7/T/3NZCUpm5UJJHCRlQ9QGtrTiDERLM8vF4gy/35BrBUVsTu2A8VmCwfeY
jo1GSSFi5sAEl7sqDPlrs4K4pMWJ/BW0ao5Ki6CdZXiZgto+oB8BQZi9DBLEsGVYfG2HdH90tOra
ozuuSNQOeXzZsjfOGqsD6VprKFdC3/3P7FNfdpWjIhhICx2cI3IYppdvmz2CmfxWZVWmBD/QwJf6
ePAASaUQ6azQNQnw01Mw6MQG6kB3/es55UElRuOVKuzKsh8tqko15R/cvedX3ue7tb6yJVevg1TP
r5LZP4TSC1giEl5WbLyhaLkim7bpspDeCSDMz+DONgXR8m28eBgJPLRt+G4UjfFZyIIjiAtjYKPP
xwruUqf4AG5jZh+4rwRgzpFh9YAVK+JLp2Vef9aiCJFn9jhhqxCoM5N6RrdhR/SuZgPp4wh64q73
BkiQX1/fKLWG2V70bbWIMckakilsXF0vojr7NkRzDKa1AP1pC2F7OIqwarXMxOtJjPSv/BpzQM9v
7mpk6UcTyvHpVM+wg0XPX8bKUUIrE+Jo5rXrXgL46gXvX3zGcQF1c5ah17dSLEDILl/BHsB/ubJF
vbCou/l1sNwaE2NRMhJh7RE9I+vrDQDx3g1HI/S13v0tbgf3d9fxdNUo5bxK2SYc27giyjFHeZRW
CPZ7goWnKMHBMSkPPwcMnIT+qkkhG16uFzOFgHs4wFhiuvLc14hBW9bkaDktoHYyCXyxQJ/+H34j
x49OspKo9Nu3AVqD7Ypy7li2HXbPTdXrnpdRwzTlUBD0CmafOTwUUpj3ZKz7LznKTqi4ti5Bfgs3
3aeeH2FKiofekfMXT1PQ/2Si89g5RHJRQgAbmgEtEZEepi/PKfFsyngeW8EdiYlzM6G2FZZF3EVv
+Afyr+9xQciTj/nV6Vibc6dtirSQMG34Db0UpTH1dgxLhCRUvTtTyFz64MGzFsFSN4oEa+rK9/lI
wgHpZDEvYRjgybpZFmnkmYHXqUWAmNuejI5IVG8z6kgMI/rmATb7ctX6YsVna9coGh0JaCWS0/ec
lJ/JptYxMwyeMvCpGEnULWqE6J3tECcHKgV3a76cEpxPcxJ/RPHwVAKO1lVG2/CLYrYBYAFmDLLU
lxQ4JSOz56w327i5H1HyfCEsK6b+Zf3JiJ+uWCB3/g2mPv9RSkrpPAOGwbTQhBTOzgCbp4AHCfcY
tqsxyj25UDxiJ5o0usC0/roJ7fbUJmMmtyCg9Agw1/izt1cS4Vm7qO91Rr0impSYXWrehKuq4DDU
d/+a+3FjkOXpXlVcKfkAsQA2eu6cjfaiElh6Iy0FsN2QmqKx+CyrDmh+Q6Zd3FHK+BDqjZPdTVCg
3s6TI+ZEsMJJkA8tOJT07NFvM5d2H9BKuwjtIi3CJnMX8cTZou8T8wQF7NLQe2lkRhG+VGNvqH8H
SRpW6yGFKIUyZBfFdbUfp/w4Wtaqfy3iqyRPnqhaAvrKGxJEzWBCzsiynUcwNVy/rdsJnAFSj8yq
YLEUUdIHHX5hKrj01QV39MqYU5kTcGEYypUTr57R8QEbFa0cuVFsqdWGkFqsoTLkaF7O8A0F66GB
vmnzC3A7Bt9HYuBAWYFtEHJB4NMHSkPvobpkMMtxbzjslfOwcCAjfCc9IpT/aL1umbn7HwHHaU6C
/iB2nNWpiT4zCDIsf92HznWD8xcozvFEeeXlRI7h7h3jeherFmWCZ4mTc4/opHJRpfIIGalKKCWX
1EIYgZSRzuwkOHoNx5iyGdyZKcCpb13UbFMhORfrFrCMKR2bnIBNd5/Pk4EgUh1DaUCrJMkCHi+w
/aSsRJjjeUByrlxhzfPi/yheufn3pjGJSK9OHH7hqqjDJmUK1ex7BZ+YwlDC7nHnCa9155BNJezU
PBbsFQf8F3HdXWUS0rAUczdXr8r9CHMHePrqzatLqNrC8SVzkfn1pUP4rxUiOoiABKpSUk7HVQnB
tgwb2UggX/eQb7+kL8N9m7j3TmKaf5SNE06y+mChl9P8D1qedu8xjqlx/u+ww8FVu7WCkjFmHiod
PaK/bE4yNvLtK9foZWrhm4y1H+VwTdO7wqsvpPkQiBveFE/zQcUj3D2cy7a6WtyF0xJLVc9ZT/Zj
9r4qaCfc+3P2TyICHymwGiAZD82Y/8nYYhpte4i+cLAdQIk3wWIC5u1TXipVJurcqHGrb3sijJZC
DhwLU2B8CNn8YBhHI5lnxX40J5zysgHt7giIsJkCgRR4q7xDR8L73pGrIKEHvsMY0Oy9HGpLpLt1
TZ2ZJAHgEHbUb8dpCIlIOcRoDX6eivZOoadYjj8GT++ixX2RQs6SlEEgpJxvJ/rXo/fsUOVYfqdG
dIY/ZsdiUkS/cqexKRbp3LoCXfvCnrrqtkJGRgT8wWEqJgrAsNfVli7LApgoCTTIeOHKWa8ioSfu
U3gf5hmmN0lDzarJcduJ4Y06dKFVZxBCV/MM9WdikZlGCkEAzcdGOLcqTSoUxUq+Hag9VF309pTQ
l/Qw3PxVkjIeZGRJk9+15Cgt5iW2XCUROeJWEiGPQ8KCbATP/Bobn4YG5LL0yoSetKKiDqr6kN7Z
X23yJPweWKXqXt0PJuzGa/LTO6r6tULGTACop1v+Y/0hILbIVzdnP/2KfcLovfRjDCTNK+ziSav8
Jm1AA+wzOtYZ7IEtMgQwTnKzClkfibT9cYSmYeBFfl9iLqt6ubRVzMP6YmP8pfPO+b307Oj7Uzi5
n1/ps879g6X4JTyrulz2tZ4w+wm6t+iiqBzLeIJokvR2qFYZAyQUGu4P422YKDJ0kkoYlzQkBpCP
4FeDvD5R5mS3JOo3ZXGhkiKlbpUzOpK+qojUmtuKm4fP2OfUfhDlQQgxNP8nt00PjlubcojP5LqA
C1s/U9n0gZ+nofHqyTVS0MKSKePxG20dc+uEHrKvBYipB5hQByxcU/cnNhUt2RUTEOOh4XoknRCz
zUw+0hiuKAhZkhy8Fsuxnn458o07oVuLtf5vX4BTOWvP+B/GGZCLsJCD1shVMD14YED+f9pO7vdg
/go4CFVsINnJ6nbBSqo+c/MlSTQFZaO4K4ue0zbWl9LckIRb8r2N7XcPN+nI9elTzz+Ma4BOhKfX
uoh86cKOw5uGJD5jpcXmXHylG3FsxO3PQ6yxr21el/ZpP+jGf+WnYmfHU3LfyPHd+/+mwA0d3epE
l2gC52D6ClAJZbzVi4IU6p6xkyIajnnrMrfb9nCZ9zLupafpWgJ5UOQJ0aGWz/1/l/3I5PiVgFl9
3qkDVD8y6UuAgyQlXQ00jsOWYVkgKcbrlLr7uOpcoWWqytNOwdO7WPv2EwvvmyUOE9VdWkLPiJF6
ayObilzE3dpuzJCWsZe3S0BFurRnU6WIjjFK3acC/akQRTNfP2et8J4AXesJ1Ys5C5dbKU0rBh1l
Xme+B1TQxmqzhJbuwUAcF5dMNkZYqoZPFsgxoBT/2eGPo3lttGtSdSuA0gziMz/QYNhwddCbECWg
NRVSSlO0xkKE9fJb3UXMELx7/b4nDfsMyAQzDcgxFIR2t8Z9cAYBm9FWbhBlT/ANzWKku0VNGMNs
wBwNYjknAzW4eE2MHzlmXeBKdl4kU2Ieq5uvU0y1XWTKtTKnuWyevkoCdQkbcXUOWfEYfQlTvzUu
88uqiPwDLqKMOWgHl7keqzq3o33p9/Gb+Y97NR4EadLKb5TqMG7plJDM2uUAPMH1N7wZk8kH8SG2
l+42AsF1vimGh2DgjwzpN4fx+UMofnAMm0Psq3gT8lmIgR5LsylfXkGD7D1a3uc/+kRZRlgAOYFX
QjhQ5dfKHbqaZ6RtgO5jqff2DsZNn6KVx7WFzFGgNY3rpAUwf5ODs0UyRLzn5AuESBaK2dc1gIkM
CjUogVxeMfr/uJ8+nnRdO7GJzHsBAjsppzLh8ieVRdfsBG/cC59JXKd3qTG1Sa4a26M3gJrsnx2u
76+a/NHe8CrbAnyTS011Qj4ReCSlG9UfZ++Jms+sur9soq8TuVDFKXnk5laug6Sojade8gMDyItu
d5i4FE78G3BgJS4RbchGHzjVTqdkNhgRmQVfHJR9ymLkBzHBITs/L+wV4JASTBN3Nuqg7G/f70+W
dYGb4rcZQjHJv8pzdNWiDf4rlSpjhTBp/Dvq8pGESwpgK6tsVfxP/7y4Tz8ABnThSvBAKAgcfEhy
V0nIakAMLfr7rJY4MsyJ5Mi4gM+n+dLDaRUF4tFR0wL4gW3HCNKL60hZ/fUEWmyNO5LAXpguleKs
qv/KVc4pniONDv7fT8ZD6OsLymJmQCmKjRJghJxe38ejT5xqxZGApvcA9YdlkxcxOGaqPZfSJj99
TDRsfhciECOiKfp8V36CALiKtiZcuTW04L4KVzc31C0QcRwDto4u5m5P3ACMJi2M6pgyS9qXIGqI
vcIBWd9d5lHUiyUQj3NTmDvM9EX62M3d1Ns9cxY7Chbd6SlJOwN+iWnHBcrOtbGr192D0CucAgxU
FUMr5y5NF/0Xk7EqgMta/gmwZg7r8E/DWLkVeDwor+t0oJMqj/PWoWn2kavSf34ki+hvZ38HMFkY
gBdFV7+3phq2hQYMxyi+gHwMMo9UETIV0ya7CUmqVUhbz9LQInMk4NpmH5qPkra/xA8SAuhaPpis
Sx/DQ2988PJiGa0/sOGz8np8s/z4vu/GTFuc0FtpbuAvZsrvOr41PjZADR0qVsfc69S6xUzl691M
BiffS+4tM5qB62PEC19am7BWqOaa3eOphNG6CEuZ2sstFckkTbic/6EffOQwnyrASsAcP/XgTiHg
L0cxWKmnzjN4FzFzxlRqdwKKeM0+VXYRGxqMTHukmAZVS0cnBzRfZUuFw4s44gAPFVRi6pYniSrX
Obo3+sLyLPEBfyWgNFTRvxBMRCgvcAAoZsiRfLw1lST49N7nzneLoK7L9CsfAsI0bno6Fi8O/BKb
HmnILJY8tl8hKswDWJ2fpKt/UgvJRRA6ObrZuIs26VB08OrZ2/cEk2zNvGy4BbeUHOIpr56jkb7t
N1DnBNIjSWLmH6qEpf+ze+zZLn4XkpjaFaQ0MWvVBSgMcoV4wjdGvTJ58P4zkIH0ud3XF47hD+Fo
Jx+ARQufOu7zOnXZgJyeCRiYJLrOTlHVv9gUssWZezt/I08fcGTgF5RsY8xnz+lHKQtolzMK/hoW
bbvmH4SIQGzvzxPd7nyak7zi67//wWRYuf0IQKQmxLkboNzlwjJE8c7xsGMnGIEQ66wB/zJoyY0c
nWq57yViefEltLRR/ckgMesyNLe5Bja4m+DfLwCKH1Qg405AqgDyoV2im1Pwv/20slsZxXjYzRib
RwASLymgGQv7tg8eynfm1KxpvcY2aeD2cTKJ8cwc6ERZKDnvuPcbC7S378wbkEvLwcCfYNNVCzgX
rEjTIbCNzW4UC5m057zNxLBPBAxKq8l++UWzGU0gDHe9kmnK2ppiqIQeenS8xlwmj8OW7V+I8Yw0
7gvRkujwfz9rgoMmOdq6nQ9jJ6nE/us9B+4ZTT3QlllGXrvLM7mlkXrbbuc8y7snFrDnWun7j4xq
2gd/MyYIg9Qfxt9hYwucLaX7LYcWY7xiYwn/qHx4BGLEhj0Oytf6aVMDHsCOyzgwK4xLaAhRhFm+
3nA2tuZ7CNPIDaQtZp5XyQdfsqbZldmC/zyDCMbQj5tdjZfxnHkdMnP6iVMrOql2SLvQ26EqJ+mb
uW0fGJ4BAA/mjC4LGg97opzEyKFD/efu/FYi/NmjMyynCmOdbdJS04W0Ffn933J3cSRUzWvbpDoz
etNAq+db/8nG16IklqOgvgbNhLrjX+1mqtAZzcIOI0kiTj4fw9w2lvwMCnxWmONh/aL0mFsM0XbW
haii1b47an9UoOaHyyhe35VOnPUU7bw4vkjKchegaVHeEbmslvLMMqIGyCcGcLY3r7iCaw7/s4wN
ivHZ2zpk5G/QZWSQ3QjSw9ZMGk+94um84KlWi93JhKPdjYp0cpnCznPWiIaTGkd/k7eR9Uot51ir
4wY/X4swmsYaLXaR7Yt5oE+eQTsA+jHUr4Q33n1uWfSVzwkJYc+dCrU9YbKYhPYnNXUEHIpPkRmx
NZBBdDj1KguORexyq9OH9VrUqaKhTVcVFisD24BUz4wfpbPw+747E+vZoAGouXszoh0CsSLP7zV7
dfHV/MqhRpC5iXBZppzD3nrWK+0JQOcD+AaXYq6wsvPCXtidzMGsqpjAW4lONmr5Eus1KSavFz4w
VeE+dyIqpSdpTegRJ0dieeurDmTI0Sk6SwlMEMkn2Jmyb+bio0nGHNT53zV7OIQkwgVHf/4iyq4Q
cZcvk/DqVozsLwhBAHDELbuusxjZTsE+9zW8dX7ACtR18qMwzEY7hvQrsKrFbz/OoqafyeYXM0I/
4Hn9x/c48u/kBmnfldZxTD12rvIce7u4EA6XXBT5yQH4rapf+rROJ9XQ0KuBsBemzuVGAXB2zFOA
KgC5zK214cvhL5QNsOW48lAup8dOwlIe32kOrcXlFOZX/swxN8XCtvd26bc4Qycwryz3O4EllyqI
3ct4GAC7+o+7hbllXhY/aa/TFalfUoCmFUhM58wiI2WmVB30+IvXwugZtlds+Q0w8mQlI2H5AAUH
SkBrAVd/BqKQrTEojMCpIgxUQ6Et0eP3tZfNVO9EubDeUit8YvKyXeWzLbNv+TApUwHVLYlbNsRP
D7u55tSwN+zWAmG3I0rZLBHgUXbbZ7Doc8ZaJfCXkQl6jU16On7JihKXNPV6wQIA6uSS5QFrklbv
iK2D4OpKQuJyZmrmawfqyFU3bFp1FEg6KS8z0KlO0NMlTq1IZBeFFPH56oMAOp7L/RQaWKYZjyr3
uICjbSIMSP8cUUGBF/YX6sEHFjHrkWB2ryfvbDUadqrze2LKWxRpvUOIn4okaE7U5Gmnyrk9ZLeT
25I9Vz2STc+yXXqwl93fFlWs//p/68TU35rC2YkJgPwJzjN5Cbxm8lxCgm9mf/iqMJy2KUKpLHV9
Ay1WknCJ+YEJAnHBj6YwJ03Vzc1SMrUyzyZtwCpk+LgeWYzh+RzRkJJ7FTGqRBEiICIOT1SC9icb
LvXMwGpejSVCSdiSLplg4BgMEj6NzjBSmy7VHQ92Pgb/oCqOO9tB+BwWgwcMsgM9cLIn2C8Kludr
t2HwJV2bu5oCF6Lof4uVBD8nWlQr+YhjmHw4yBl6JZkYrfVCSSwgySBeNJvvPrr46DxdJ7VyfOcv
fmv1zR4syXnFAJx6u8Of9Q0u5qLMt0HaENy6f7qbnvhauNF7bEyodL7UmLjUkdDeq9MKIK2Q9Oxb
R+i9YMaVzHZdjtNX5KH0kiHMWr6zFVpDfYV8Kgre/Kr51di1bHshe0/4FgjGNDpjLG2/CfQ/6stN
L0QqVn/qOA4tHD0qQ9fq7Huh6G0E7VKDO5DeIT80lmb80GhWE1dC/zQZT2ykKIZhnl/XXqaX2rLK
AxFE96e2YPix73GjoZzLnInaXvhVjGfrlqKmnO292meLtkPUga3LK8spu4a233/99TQXH8gbRo4X
TYemYqWoXE5tIy1CwdF2fcf0cteSOML99w7lzCPuC3ept2wIzvxSUuFC8bM6TIPXgYdnWmu59pfp
szc9lQlZx1TwzjDQHWe8Le2Fl35W6Yho7Ywp/jyav24pdW0sMMQ9zuoHNSHMk5PDOiuUYK4Ux/zu
UA+gmiLQLdl4LS9Shqs5o95V62iaU3wkgWsJlesEGfPq2D6tVyEJ7yuyriPukJ54M8xAj948heVL
9omX3GSwqSJVqUKLjxizagrhh0qIY6h9NgQN5axTMPTsFe7rY15l5g66/01HZ7endjMfuEX0QKj+
nLOGLHOECadivGzrf7ccjKo5jZN30yF7KCydG249Xs1r/uQ9bqC6uRR1QYzyr6wJC8k16cz6B/Rb
NpbHi9a1hrs2YSyMyeT5a8IWqjTEdbDEsSqRnpJSRWSbPNTRROhAxvnPzGRHfSjaaN9QFekbaA2j
MJGc0xyiwxSbAodcnW5mlCyrAEka9HHmVwTkqCRSBof0/64DLsm8dQN2LBQATbhZivHZn9i3pJTp
q/K3qk0vme8zDCtU6JY0PKvRZG5ZR3qufuVLAGUwAaUmD3WYfEYZwF4z9ldrmaAOzosvpFMM8hhc
VZ0oK8mp/Y+Tl++AfAUWh6qx5sCKgFhrKf7U04Ge7UKvdajc14YN0c3uSGfNOYNd7wfS9pT7EsUy
UW7AS+dY9M3d2b+WG11R5+eWZnBvi72XmRliv444m80lIswEwc6CDZQEYdnHdYxOSbfsBgOq48TZ
h3pu3kOp4Oi0vnI/u+rbn6OnSGasrMPnP/9/sgf9J3+Hhdg0ym4PnLJytTRsgxhz/0ZKaSVkf17Z
QG7ImBAQlkga2IUtIwyF+ytnZgNj/hgTFOlEVdn7W7ztTA4NlvYJrTlZoP+7uOd/n7JlRdn+U8Kl
D35gM9izHO19h9ozxoIAlFWr0DQ/lDDaUgarmNtF2w85ckbU+qHGCdnQ9vVLRUAd4X7BrA3/QALw
UWAPCBaBQ05f0zx8aEYeUvwdLzhuiyvIUGCk0HnDLWunIVPZO3aGEOMMPX5oO+7aEeGVDz4iVpIr
LAQPoH1sd/F3PeFjHBnVCtNRZjq70CQbYKedU9w6BjSTvUAZM7inOwrCbkMoTdO0uak8QXEl8Jts
m04bs1b9wO3BENQrBQhkM8hdzhnCmOtg6wrEhM7bSnmhiY1Q1VS7ydX7HOz0VHWtQPEVer5u5Hgh
BReiSUrFuO045inD4bZIlAMiJWX8mLZatfpxuiPoWpiV74xx8QswhUEhDCVKRHbUv8T5PpsrgGjY
+E6fmQ+cGsUgZyTpf01WtfHizzj1WVEriVKgWiRXiiZtdhwEcbtoM2oZEcI/m8DoNvETPQJ/KGhR
ov19D2QzM4Jlm4I4FqfXKl6Yn/zG516bSmsrRmWOiQD1eX7kHjeZ4pzyLoOxS5sBXpKHrM0+tyQo
cAZM9AiByoTXRTxKmvf7TgTx47m2DfCvGuVWYYwOT+UAXdu4edjAJJdMlSgL/oPI5OZffcbdp6jh
20hGC1+CsJjDFjjH9cc5JAetdD01r2gGYYs3QSaeP/EY5jXReHvHWvj6Hg/ssavbg0X2zh1nT8UM
o+ryvDRgnSZ9UFupC/apK3v69zs2rXPj1akddL5bx3JqWj3XEY9UoHooZ4CdF98nNagmEzZ68ytK
ZlRbR378YwW/vF0/NVLj9hTgJW16A2yRHzf4B1MMYJ8Z6a5GvlPgjiGk+kMoLnKriAmR6/CED1eS
Ypwda5Tquc3oIWiKPAh9wf9IBRW+sRISfNlz63z29k4gvzlPzj2sf99LPktO2cEVNbddU04AdCAJ
j8XkPsC9D5gzB+nPKU8KOty1ljL55QyDja6HKU19WnMW+tN7YaUabWdanVPlfRLHVGBEibE5JDZ2
Ltb2YlxDbpxCACcgRrl/XaJSjWiDrjtrw3k++0FHhkir8UmwIWAHII7x0Sa6vhV0iruAq0eTc6pi
lGLpt9KgdpH3iW9fSPrPRYf6HGwn8/w0o0ah9IYmIXJmJNlWpHc9YABr/ReHBwx0dJAZ4H43Xogg
S64Bjq1VIPqdkNPm1djDXdYF/6EiQIxYpzH70JCAbxyrXOTj7oKyBw1fo4jPoKC73YZ9hkbvn8wu
33O8n8uAuIxFZqt3FSLwtEq/mo2JJX93s2MdHOdWh8+YGkfFe3RmQ2/HFfWIPbAZLrR0rHE7SqEg
IHduZwvpMyxSKhwziDcy5l6avcuPApen134hUyjT2hYwxqxzZqSqyhChyDP02zIS/ooAWVMsZge6
l8hHKTk9eWJuepRr/s7jCJElH3st0jSFakgewR5RAm/yvGXEJZxbhaO11AmKTQ4P1N7T6CMNOd1m
82rKvMs5XVjH65k8nf579VkoEYh36aeUvWUIAFxuKsRs181S07rjo6tDk/4y7CfCTmLsai54yot/
bri1d9HS+cENbO3ISsBuy11cfGVRAozhheDKH8Epob/JLvisddwEHoaTf3WJJyyfCLnHKzaayh59
Ly4yr0alJvntMHzhfo4ni3XRXFMe2XEvnv78B2t4vVMqWGmYgYwWMhpujCzY5Bp1Wc61HYZa2bQ4
eHTpK/upHNedbq1cSbBdO33GWFjYsFjKHdOjsbtVUmKyqPYVLcpHXF5wQaaEsZexZ8tIkzz9F/rQ
zzMxaJY9pv3X/ufwNcaKhlO04009rodUzZnWhXOhbff5yCd5TZ+U55BBk58PERG3QZWJLMLV/rJO
+XsWOl2cAO1kzkk7tGjqk+cS524U5Ltx/I4B81Bi/RaOUk+Vc3X+yDwSxrsrnXpfTb+MXJuKx/f/
eqr4gYUpDpbf+8hEqidAxb3PIHGRslvqRgiA88fYiNdRrCNNWUsY9rqbzoahAUdQTr1v87wIS2Rq
YVvLFTOt4QUytMnKZAVxJGT8lrjt+hGWvzY+kfW8XlmWxMT15T/Ol+rgSRGnKYEqw0XGnFnllelp
0KRvPHoPQ/wk1t4Lg8gt0bG3VEOjRr3LbH7PaQdVh3CTKt49Ixdw+f0z1G5ZYub7FYsPWbPXG1+7
ti3NtTwveuwm6msE+AiNCZFSWVRb8rSCuZo19wk0By8fNcjxIKgRT0ty41h521N2wH7v1xra8fA4
3fjql0i5k924CNLIhoTFLavPQb0Fmhkl2Cnngq1fk58VKb4IjJS/I71y4KZFlOJU+tg1zNXljTdH
6wovgC9QV2V8quF9oCtP990xobDUzx5lCD5v4UT1z/lX1qn4OLd5VKp9YgKPhdBj4DLLx4E06p1/
c2X2zfVG5b5YVmPoG0UM7poVfDRxH59PF/dnYE0Dd7GqCiwqYHJV/s+EyxY1+vKOwiDDq2o4FVru
T5TdOIimjXZGllsXF837x2grj6mcTLnTGyUJ4ydiKYBPonSctBxDolZP/otsHAjZmbABhOhIBcIP
3Q+afAKYP4Ua1VfBQVkJJrMPeiEXNuEDwFCIXBwwmV+ixyKtbBXmh6pXiBXi/TgJB2y/plnFsCoF
164HFJgrGJlVH/LTxks4TyZfhgMpBMG/VEs6nHdt6yuSjWeI8NWvFx41PpQM7EcNOj3U77opyr0m
61cmgFSdkerxJQBAWgEEnKVihRN9K40we4m3vaLs2KywxtTk3YAamV6YHAAzC0MumXjFZPdYlemL
sBAVJwYdoAT84/AmN8T/4aKCMHiySxCPGm02D3DkebjT+D7rTgfKmkhaIXUX9IgTGBuQzI2QiopQ
3hMOX/docwMU3CzkEeEgaRHEX9860PJ7mFTpcRo3C8gHlg/Tml9IGw5MSgFmn7u34KBledM83Xwx
/RlK0Ylvl0rYOEE80iD9+54+yq6qmlwLfvHP0CxdcRGjVkiCaRbT1C/GmKB3lXidYLjD/9Q9NpSy
xBSnyXvXX3uYMfvqV/TKer6Ko0zLh0yXYv2EM0fayU50+B0T+UO9NI5Fg2wSbfogHzcgl86gwTom
hQVszSGnzHQb9X+xIOLeS2V/voR5qokyNxiTD/yyhDzUI6PEegpyxeVqxKaYlgUkgOKA6Bb1u5m/
qUDRmadYpbtFPRuX1demOH5lOWDIh5M4mk2fqdoZSCLfesdnzRiKlXN2PYj5ycTkcbYQR0aru+EI
2x53+cGu+/aUX+ceM7bk0qGSU8EV67xLlparSUmBPGBpx/f8Zv0p4nTjP2KpCybz7EQI/8Mwzyya
+BbfH6bAzKV8mY6/hCqzqKdEbbaSab9vx9WjTglBPGXeuvp14KuApFiEBHLMFZycHw2FKagcY7xg
aF8hy6VAGCcrUkTHlAAxXhU/KJWOCyIpg6/hAwbjL43rTJ5Inf3B3ajBTJEW7BtCY3U68EGbGSXh
R7GuDEAf6IQb5vwOJDBlBOPtUGEN0XfztzTEXMV+ejYYhPKRFIX8FBllu+jIohz02WyKvbAwrLzr
psQDQTbaR8fwfx9BYr2X2LQeluKn0t6Tc1kltZPeLHF229VCF8VWBhiWT13f+K5r8fmr9eNu5uCZ
fH3GTB6hn1oT5+IQHZQ832Hkkrh5EoctLS9q+EHZ43nLsg2AHPi/2tX5CaCmtwsB2RaDdLGd469m
tIlspBZ2fx13HCnBNPQiC2rNYuhxOe4fT//AGV1pJPGXk5fa0YyB3twZaG7U2Xck8RgdkSde6ivL
c4zeyX6XcOuxNLP/T1cAYFBw+nIROTioh5hY3srdG8sifJ8TWn1gCn/oDcxeUI3hPY3dc5pUMYtd
cpfZbaUUO3ImvaOlhtOQNdFXBIO/DKpMRTNxgQkyKmrduUVfvHjMhXhdoewp/G5ggCgA1TgdsbVd
2+oxLh9hnRErTU4XCCAHsbckDeOfl3ixNZ1K7NCr3PC2q6WjPxvTtmUSFFNjLYXULborizIqNB67
5EG+CuIZ1J+kKo4oJ4omanjP+mc3AmT0XBFlUUyWEZemBklC0nKLPelcNHtFDlf6xsVRDF6+0dnB
inh1pVaTGkN/8DnOoWPMyB1Z1oRIyTFDTTSIkoLV9dkvvgdmIjdxolQbqIeBDUeZpxXG8cyw+QrC
Ldebw6afp8OAH+g6OfseLhdbmSEj9JB8r5eJgOV9oLBzAmJTSiHVo8ngWHHvs1ALqOIAYNTv6l9E
jBHYSNP9nBfXS2a7N+OVui0vpgyK1WD6vet4aVp5ZoWJNZtuY3DfAzMVA7UWRjiR4DuYb9GRWm9/
tRmxGfoaFPx0ApAgd3J44653vbzhUechus5SDn+248qFfYWtbydnS/R3nhHyvyApqdw7cNeikC9R
W9gvzAbvSLuFEFZGB98bv33xarg8GJ6PYlQkZ4V3BdM8bj6QU9FpMYxr26CzxjdNHej2YeXa7w+p
AxMlDlozckEnss0bMx3Y9yvJ2Py9aajZlmoMMSkK8o+3HTk8T45ryCH2FsPDhZjmR6HmbtK2/wmN
HDKyb+UpqwPIAeX0EzqcpIm3e7mk7eyKbhZ1Y6FvO1w86oEdjDv7OlppG7YurFHkeV7HnLx+9vqG
swV1OCnCXdac9aNQ4HoOKFRviRUrEL6BA9UK9CBzI7g9JUS8C2/tMBW2tDUeefyvhibLGwXnR8Zk
TTHH/6lCCEvzAJGsbBlKWbnEVULcp7Q7p8GcBa0R9Fk21i0+Rd4/ol5x5Im5bOeAFoQ68WrhvDjL
ZPtDpbZ26eloOY8/6sYflH/nuASlKK3xqhqVEhxLMxU3/2gV7gVuFx86HzHmVetI7oRJoa3Dk9He
lkpziLFIshXISZOQjUysds7TTUeCs5Gp1YmutdorontueDSEbJAljVk7+wK977Li4ZbKD07GMfII
O+H42r8IBlhNreXYaruQ/piLXVsHSGBiHvEk7saP9xhQsOEi7GQNB9EeNmTfB0KzSi8McN5LjxVa
QknqbgKa7aQRUZb53bZCUOuF6PzrGzkrTCoktk9b1WF9X04Y3yjt+klj/j3UjRMjxhuMXxjx1/i2
JVy1l7wZXBDIruhtKLTGqxdYDPfbCI5AoisHTeY4XeVOVECvinxcmyrUljjRT4nxTVz9wmwq/ec8
oQOZSpTaZmOQcBl0B6b/qwv5MlF5DkRnhqOhi0Mu4848+ouWSEr4luI9hLQe15G02HcgIjdPnYSe
Z7UhB2nHyYSASbI/RJ00nAMh44YqPaJMlWfgQWlCv2Cs85qORQEabk4id0J1hbNzI/SAJ84PQeFE
PMgaPH/PQpyMAGFWYsYd+JJyUXFpE319UNW6nffUfTt5mKssKjR+W5xETQTAxZkan6xsAugVuyg2
YBkNvidDuvq5e9MyC2X+O0yPHCGwO2d93NyhAyOA1v80lk94JaacHOHyLAqefyWC31VLMlmB3WjJ
O4uPAEY+jaesv0XdEQNb5JrOO2IBC4H5D+WzK+CV8Ccv8nS5pUFMUyeeOe7k/F8DOFS/tG7aLC+O
KGDH3tU2+rhAg4fkwB1y6diGoBBOVuYd/Joy1SE2cjF2co0FNQ6+qFzWj2k9M//oFrcSTx+Iwgj/
0yuN3VvQ5aVqBNo8qpEWcVlhDCE1CA9xbGdteLJuCT70pOaEd01HP9q2LMRIRQ6apEiIE7SXOwNR
/8pmwe6utJeBcMEKjSW/HvforAtXc8qFXgMA42CMCqaG23m6PVFC34qQlxP0hJAQeLKq5dykF1uK
O0XmuF9KCgQrd+gU6qe7YYpWJlu+ypmA4IrM1B6DH9nuLTzMoyU7O2F5kp0KMg0c9iPeRca4wJj9
gqOfXSgTG5BySgKmHjO1V+KU5hnh74YwXPGSlq0R6/zfVLbgEkdg0JfJ4PkrYUEuRKxv4XC0D+LZ
b0HSpcDIZpzf015m0IfjH5aNhK48w1+lXSbBvV1KpRXi+Q7KmM/81hBJk2Yz0WVDCEm4EbubiQuY
wbULvQATx3FU1nId3tzFOWMcoMdfq8xeJ9vOyjzpyOPoOCj2VFxHmp1clZy9AsLJy1mbo3KXWki/
MFtbkUeuVdjjsZ/aESEdLiTUQVJqJkBW5RSzSjEnpDpt7gmmX9+Xk1HmVkAxJ/daW1M3W5DKZdUQ
Oo9GQt5DFi75SI2W40ILbxT9ovKt6oQQ/IZuB/9IMMcalp4zrtJ8rNXFHDbXiAodL5Efe8HEgxpB
pTr3XFlq6rPjeGb6dW7YZZtds81rq6dv+DOVv7hs43wjIA25KtWXnVYmh16uBqzPUuP0q3pHimHr
z/9zg8LCYnM+b/l3/gcj7MJqF7tebGLkm+ujj9TixQiCOmvV/6sS8VFqXpBdNm7JvV3kKtK5YG6z
8avao/nop5GuaOnGUi90RkiW/Sl/mQxCZO13PqtxCveLXgqxaprRrUGt7rL861sWHV1qOPtYk6F4
duzlO7oLLxVFBY82EjFi4q37TX1nekbITomTqsMOGPeR6btPvGUYmugG058IGqWvP54WrczPWc85
xQ6scVfBmTcEw33FKpInv4kbio0vFpn0VwcxPpMHGZbPw05jPqQvYlh8f9Q4KKe02PiW3FXeVd5U
RVkGDXC70EzzHETmiSaymMSkIZ+CDqQK0efks/SIhAkwSH4Ho+LK2zpQ9MqUvN1x+KPLGLMdJJ5z
pTj3c7fMmjXTmlb2X+Ck7Rptni4pG0ai6KB2lg+KUarFmBaj7eI/2QR1QXOqUna7mtU+R5nPBG5H
aileulu+wK9yv64B+Ic/3+itT1NdQZtuaxJlSM2/XBXvub/hyCd/J5i+tOw+pY9wz1gmICCKeoel
6JiKuswH5srH4ye3RwQOIH7wQ0mcaO8kubv82b0xE9YjscKXnOB5kNFNBwiOt8CRfJ2PM6Qu6R1y
H3HAf+r9TtTRhJUxrLcidI8kpNTviTLVhNFAIlmlJgPvSFw+xx2/fpeDwqE2TsH6vbxtZPbWKc8G
xMtxAv7qdkYNhfFUJCRc2vdz5WCOD0ItzVBauN1xKUM7VqaXhAZfGLymTdmt+zoA+LcN6xsr0Ng9
EH3sVSGScouXHQ2Lm2Exg6efaBjYeK+8B/okekzKG0+ItG/+g//3/gKJOy/kb6vX2kZAxha430hr
9ky0Xm4+Cq4cvDmyTSsCTi7IgqluD8phJvbdPOn7xie0AvqFhkSwqpyyZcJ+vC0Y0r0HwcgX/Jti
zvHyXTcrzzd5cSGOzOGs+eb+wDE1R6Sn5H/YQmhf4kReamSPRCnzLTWRjKGKwi4kWdAI0Kr3wy5e
zNx6CVU22SCbx+vrUhylyCRwKTbSKKBQQzAPY4xrfxqWVN6YZDhotpr7lJxEg//9a5UzMFoJUopR
u7wiQYP2NzqgPE7qjM7msr3CchTE71dukVc2LBveAzwmhbj+z9Z2+n0Y3nLmQGX4s0DS1kYfHvzO
8ABCpj9qcvf28HlPvuQ2j+0OWd4P32lQ0seoNV00DX1FDiVd9n8IcdogBMl3ZRGeO9zUcS+xa5yU
4gn20JuP+x6LHnEJV7koSlnckJF6FmydxR1uc1443/YiN1uWjuNyrkcjF4ZBZfVXa3qBGEyXcu9o
6VaEOp6IpnDV/b5/S+eI7ENBaRcb+35AmeBqnUcK5d8B71y1/y4lFvjxpXH6yoZoJAZ7Y0D9dVNm
R8elhTII4KzW/slDkAKR0P+372YXLjYicOq9EB27GJixZ1JpP6g9MgoiSgA6ZHIgdp0zIzpg9HHn
/tYzpc+mZdZDov4seZUne0HwnTaeWPmE81nVapOHWwZqG4+n3d1eOjvZrptj1QFqH27Z42I1q4Rq
WE81cAgTFwU4VC2W0+vMgYcgKAVqJfQ9kDLYToFZH6RWWiTifaQlePpfzSRpPg3UydkB6q1aAzRq
k1bElKnyNAde4ic/1CeC5S14coRX1rRiiB90zIC+hz2L/MHw06F4q1umW2MRyNuR1Nd4uNM7yF9g
tjVa3CKR0LByxP4dKzMpG3GgNW9O7GzRmVXTjJReBPjFsMykbG91hYbTYzpQwbdq7B/wMOyiCQdC
xHZ1gntE9Lt8zOlktBaAxjMJkzZySVG3LmCaALSpT+ZX0HQstHxxmmCPEeU086TcKLPXfVV+veo4
MdIw5UyNvp+lcCb2WpBvbvu5pIPL707aFo6XU9qru/dMjonHaVtPUrKy6GB3ZyEui7uVJE4mnFzu
KXvwFfNxp7gXnCx5ZSjEyfba8rU43yoxNA7chnddPPTTYgEFowrJzX3z4eHRo1/FwOLYSoiH1Fss
JEns9SIorFUSPxY9H8Hl0Yq7JFgUfaEmkY1531o9AUlQ3MBDwF1VnCl1Zgn1tR8/KH8ZkWZcaD5Q
mRqoXIg61aAynywbY4hhfpwvnjdeFMDULufvkYMHnyjCGQGGBa+LLZsY8J2X8JViKSdlwIkXzvCj
X8bnwo1HsvlBg2EtlFI/TU7k1TpczA7Q9xWVCADjxRaJ7SLUr33YOhZEqlzwJgAHqYlPrXQ/Vt5M
ZvU/L28dLpNSLudU+SN2xGufo23hFe5llrx+g6RtHNw/7WUxxDkbtcjBr+H6YuQMB7qUlH7/s+od
ICKtWkubOKkaZafxONxMZB//A9T7fSzfYpjYu7cX6OUH1A18xY9A/vPzNgNdhCswofMq+Sq3FKw+
HOptcgrPPlAC5Kyc/LXhjB0rNfFy6/nc7y/vCIhrF03pVio9aqqMdFbaNJRmevLDzS6az81DGcKO
qvp40m1Eo0mR6QZQdRG4nySq1yQbIVXZUVykzCq3buDfQls2BmDGgs8106o1N4eOEd+57ol3ffLJ
SxszCN0B3qofIrWPPgpwvZ9QK1Lw3uXXqNlW/lb94/VXBFNcoPyyyJdyMDmoQDws7kvkexUJwqe6
hEKwwHY9PStVYp8CL9LVRyQjnd7X+EbXTQm6fhCVkvnalIgsgNZLR7af3/7tJ1tMwU4mrxdS2HPi
Sw/6iJfZt27FmMmhMaXQAlQU0A1JzGKayO/puIdh2d+p3II77aaA+sFVW+4hDCMkiQNZKmX4ehqt
uuzmtUWlDy0tXCC7hkd/wIYG9zRXGv+5+Cdwwr32lZDRqUj2mAqdH6MLnhc2DRaL+B7PY814fPNu
hejdB1knKe7/ELjMlthr2XErqKCcAxJUEN0u2pYqAtjH6qHLb2Sn45rvLmAiGJeWYifm2ubc468E
mGeB/G2aWuxw2ahjkvX3VQKR36oDb0kvgXtW8N+YsayHgDlb9161uF+ogpE0ICikYUqk1btzAxo6
5khVjacob4iPrt881wvibaFtKf/awuJFqgaQehuCkoVpB3GehPmAas/D1+UY6OFsHkjweuMhl5t7
xJLJ/G8V3tay10hocFta0fF9UZ8SRSu2L7QdEewdJx1gg/fmuN1eYUqor3Shq/y+IEbCm+s7ew1N
IohEVKxGIBgnRDoTp3cqb3nH99uoE44cDPxvVBRyTLupz99wTgmQJtp9U3nhr8q6znrbIIo+Gvk4
QT+5K6jYmmATSznucOzEQNsZYqpBOoW8cZDjORHFDK5VT/EWu9/nyV0AgWZmqGTYSkoLjQkW/wvs
iohtujE4wFUTCKOkxnD4QrxNNgidVwZngHI4DvEw6DpKUxmIj2hLmMxJGHCIHfkZ7G245XJ+Cyyu
GrR5z+sj+7VlwC1ddMs6d9PZa7RcO02zt7btLXOdxySMMbwk/lRy2FQ9iDHNqxgHVnvzLA2q2CEr
ZGesZ/TMB/AvMGjHVnJTVLdVqXDJLOnRDufyyTdSwTVYzrZH+5ug3GNcYlFVwmQIazuVhsRQv4o5
l5yTDsJQv/CWwry33tO09VRNz+27+aqS2o8aN3W+Fs5QSNHtdVMLA2nXfOOYARjdPwSTMD0CroAo
jQHMPU5PiaEeLMlXQcmrzgYJkAWXHUqh/dwpG7DHw+WuOkujUq2MUcWFkl5q8X9dCuL9QxtJ+lQg
1ZvXCFI+AqUaj8v7MB84eIu7cgBPLwoB0VGsq6EksLbPrDBbuz/rgfk5yZjO1uuYTNaNbwuE8xR/
WF7Fjg3GCrSwEWlowje/3xsAVTaKqn2MK0pQM5ypDJMu5+TM501YFtF5Kx3MIBbALjebex6Y9AE7
PDyy1foZ/QrRVZvduuaqhXtrmWjkZ6l1uXJhAMZyE7X2VzQ0C0O2RcUx+209Lc9kaTx+DQDunMk2
ch3Y8XjNa2aBC+86mHpdn2+puHUO+nxeKm6kRS03O4ykaUMh7hN6cQ/8pJ9dVvVwZrvkza1nwtPR
oeJnB7hEOc01F7BnZ93Xq2xKTEPHRqtQQq2b3suecaQ4hIA+316uxpG65au+S9yZS2xboZ8uA/tm
8ItZF0NsLkoUIs7RjRfIjd5nL5L9mTAGJLd8gNll+S6DDkmp1Di/6NdPF5vhaV0yoRv/fQ1pSiWh
2sok6K1vRYyIwMrofjDbgDOMZhnd1sgzRhX/5p/X5qD9ehBAA+rZs6xLM/O66WQfuGlitC8htbPm
r1JB42HXsvNrfS5BdkXS3R6+WtY/8iAyWS7CY9zHJhI9lCo+7m0CFQxg7IbbK+l2ecwnFiPS/ATe
H1p4KhMiLheM27joaj6bUVGS+4Gt+Nhv9RAlA+ld57lQl6wjzcEg6YtnVzOwejhRJwKFz/pMvMLQ
VNEsM2gzFRilmwVt1z9ZlzMS6tHZMlj7AhrKJiutZurIFTa0mBnpRaEmzrWE3Gi6UHDALIsHXlAE
fGmIKB14D5niGiFdRIg4lig8r6LAOooHgK9c3EmnmSKsvVbKTN5mOD/AKpXT+aV312aiqhkERLJ2
aySYjV1ObuvLO5uAVL/q//hsz+zl6svWeebIJh02Lqblp9bof1BMH2KcHZjbbbKdyhQC5KmoDjp/
H60lAI/MGiQ+C1BwBHDm0+AmAECyV5azQBNRTAIyf7dmTntafq7qLsEVD6v+PvzWXWmgbnn/N+6S
lPaQyfkyUV3RAUbU1oVaUojzqRze/6QdLwMK1SCHHvchTZ4TZdHkJPZc955iRBpSpatNaUGxPth0
6/f/gAulPzJzPxjk0k5okVKCUbMGyn/7mNIj7slAne931YbumwZokxCeY+qRxVoY+bKhODU6ig8k
560CAjk/raMoWxwku5wfDz5djthnKFQA5X4fyUSTf1Eo34qmc7j5bWBpiqhKJEIu20GlGICyXI7D
nVYgUxKkZk2cWoNpxVsetcQ7eDjsPdRqvnAIzzxqVvdpcs1lx4FTBS/MImEpWaHH7+WXo+DGwhHX
ZAw86lCL6pwJ6qprTv2RHZAODUmPmA8cBgD7BJRMHCozE6JOovCSb0XOGBkEVaZ9BUQCSfJRCGYa
/eEkt5LDz39RgH4bx5V0vdPH55THuSgsTSqZO2e+sBalH4XhoE2PaIU2+z7xzbnjRUuVrllQkzTK
mrqopoWUpjQVl245jJ36DQxMkheCqM4BHR4xV+58+549q1Wh66PX0m6n3rWRiftVnYQ+ZB5tG9n7
i/yGbNHhfEGH0EigQLlgDC+ZyinMtItoSnMTtqyWuSNUm5jWUCvLVTuAadrkWBdNx0mALnTeIGVQ
WTgOLQHtFmSdY4F69ScQ9WKGoPok2txZZqMWhZOMNsmO7kHt9c648kvw/0f1HJWINqzderh9Fc79
TfOSo6+May/RHn3vysoiArrA5N/i6/03mf8xN6xOmg35LJMyboeuYDoDXYWHr0vD8ArGSM9GnMsA
vm7bG1M2ysFs6p5Vun0ORMuzi2UuD8Nj3qOtYgf4hDByoMZs99T5Nvytp6wHK0sOdkumpqNaONWv
femnaMSa4SC0SZOZoAiyM17G/iZALI5TDVQOCqRYtI7qEBi8Ll1m+DPUQ19jOCWEU1pVd6sKEKpw
wpO9WiD5MeKvdnQm4RQrGO6KcN4GJTYt/nd8FtiUXOBWRNAG79bOOqlEFJnSTOg2tcHvxNvsJjcO
6d3YjtQbJ/gH+zmlxUTZhjBL+21SB3idoDjVbOtjSZNjR2cY22xZ4qzx32EhmaydM76Le548Y4eW
cUI8iojj76eiJismsfzoBUnGOT5ZXfD1OgJorslsse03AhCNhICgnQ87PYeWb9AZrw9KC2Ocg3G1
ZLYi5J6IHclDjbKS5D5xh0/r4v1v6mu17VhXaE9i3YcHuQIFEaaOl+xKLjwn22FRaCGZOXL3YU/B
cA9mBAyM85mIUe685j5+I1zl6grHtabVQyANhFtXVHTKSyHXyGVdSiXjx1fsKGsD8dgp0BJ757Bp
4o0Z7urOl3GsDofViBCOX2pFuDTTq7XdCtVX+VEswsyGVGBM7WErgksGPUyPTcMgF/xaVm3QWgfR
SdulZ51jY6XTt/PbWIPt7R7Hy2eiADRA6h24EflBZJYhx1oz9RWPaSr582kTpVnd/d418HrOSJG6
ZnWbBy8iEzR3zfanXF3l10rtgQE3YymUjHNRAm23UjQh43zNZxj9CI9471k334hC0YPYvS3shz8z
s6CJKNkPtTB5wahuiILNg3g/D+QwCSWbiTHiTR5D86oRmuAJD29nYJBDY71/StQa6WyjsbdUE67y
yJXKMOD18bpS3px/6ynRUdzATMtcDHNbq0So4x1/9fVPEdD4RtQZinVgJ3CpM1gs9EJjBsh+1EYm
s57ac2APgAAqvQ2vtb8dFzaoLmkSS0KOS5hTeszmxVNzu9rcOAlwqBP82bm4unPsCEJWqsGAsUl2
bAH+2YMf0PMj6Yl6gT97METXgqPJ7dRa3qu78nx/Xry5B5o4grlIVsVbShPO0ZuqezzBW5+WRFOZ
BLRLH4p9WXe4g2AwhZph15YKvtylyLldLT8Youm1au84o9j8xfAvUZaKRE2WyoUz4a72zGPxB24P
Had3bNTHjElvBqxW1atNrcRZ1TugFLB76lxgjryWy3BbqJU0B08BRXsSWDtt1fZImLqUf/6Ft1Ms
2e5kPuTGpkaUw3yZRSHqSkl0NJpn1TtZZZOkMpwsaYRDEi9QVvTTPSDABkKULxQjdbUpzb/OB1Cu
yoi0BRhnZqbfpKdkZeqwR50OnHwDT48LVlcbXkXec0jmETLwUjvID3RRr8BsnfuZXzDImeIUINeP
lZkbovMgsELKdJh2fCWlKvBd2dv2KFCQSk7XAg8GCXvq1tIrZc02fYTCzBm4IL1iV/r5GllwIY0K
thd9q1r7sfTjkNK2S+ul/oMB+WLAKixCz9Jr8X/bcG9kXtjM7l3qMSvRe4Zw0uZ3odI9xGQjp2aQ
calxgsqhJ5Zuds+MwPf7HBHx2XPp95EBtgHOHqqwjGFuveDes0TrWwYXLPWKrYgIw9mBOj7LO714
o0spmZECM4vz0GAUbDG3gRfqnxbQXrAAa1seNCSbLm3PNWQk9/GFfxU6LNhGFIh2dyc5GaPQmM2/
6ATu4Mm/O98T0a4w00NfZXrKjWEIdA+gsmP6dnmoepsXKeBoG4W/pU/KlX6O1fl2m1p/+ahCBEP5
3QfLDQF3VbXwN8b1PyUCJCuHNQPNXBfEoG+C88JUhsSYUDxKHu20tNYin44knOlSJbeG5jU6Hysw
DOSCMor2DytPGc0cqDAulgBAstaGwtdPg8CiMWMU2dVK0xw827OMKk8p8k+ZmbjJ2ms2nD2g38Z2
Ukv4ft6lII3UYmKRldvnF4arczJS50aOvpKFEsE7WmZBUx4pOMdIFls0bRDn5eLKIYBf/YvHr8vz
81ZYQw/BOx/az8zjZrjHdayqewoObqNvLk7nwVB43Z731e8Gw4zQtRC94FbPuPOv53YV0zJc1S23
AbMgXKpxjVocyccyIvtHa+BioYuNapQjFIH8EcBJqkZ8uCD8Hi1m4crIfeYT0q9CbUedDNaetcsc
ZhzNjhpyNPwX8uFNZBMUucoXDgR9CsNOCcPwpKOmb1kFC/G7q7qjM5CRr+dza1FjLkwdwgLEfDRv
uLR9NQjuO7p1+A+/nQp38YjKrCANXr/ULLBSA752WeDMBAYqandgHo/9JEMVt6qzrX6TYa5NrvzE
p3BG8ZdkUOFKnQgbtOLvMbBz6XKi6arMg7FlcUbJ2bMnQPo+76KbuelJfgetb35qnxENpqkS3K7h
CQ4Oh3sbnxevr7htjlCv6i5xqwwykGaGXsgDoMMEmnmfxUM9Y3sc3Kee9++ONW9dQI6whWz6scF5
i4X5MRteYz9uf2lW4Ds1rIjI+fO/GWxFOQ4E7AUPH0+jfQ1DEgewbAbi0OOcYMSDTMDE258dztP4
5umFfJp1VMNRsxgQWgTRhxTvbw+WF9RGVPVLF5Kx/PJe+iGX8oaiE8aorRXYuuAOgSZaj+ZwsJ2s
nR0tIk9UJZDHu3GvZYHLl+CjPAfIuKYwnJGYa5DsWdKVrUXbMA/TJVLIIMwuomp6nwlHZtOVvEvi
JsMURp4lTttBx1+dUfGJVYcY5wqzWGumx+dIRotSPZAYrMjZW3UgiN4FDJzIIMVnwR9oWFxU6AR3
pBiOU3oRm0RqpuKwW28YwK5hb18Siy95JXRt7BXhJ5YBfTr925PI0PiKrSej2+NdJOq3yxcpWMZO
OBxtmdgn9vUOJr4wzilrozMGvQOJzYPMC57j/iz8ACx9IQf7e8U+B3tu6DrZRKm15GvRO+TspoWh
L/zUIdNdgUo3T6eydYtlmKQ0GrMJpV+5k0Z/JPcTorsOkAVIHjo5p5NxKwi+N2fERjFY6evUG3pa
JbS1uFH70iYhKSNK7P63bzON9B3aYbfRsyvf7FZvDF+1nAEV09fqi0cIdLpv4UGIT3KdcS1268to
Ll9FmmAnghB1QjmYUIICkUnrJk4vhiJGtkTyuNSnXuCKiihTgbS9CnulEzAcKNPkD0BHewtieIm6
is/gkRxFr8f23q6HRThwW0X8vYLMiMS1dr9EaqtPRoprDHoK8KNAtiGljp14jvp3WjAsy8c+hWox
pEWLI+38NDY6lwKInu1wuBdfAUYCvgr6jseBtXO3Y9rtkzuDtibgM9JknsgrO0Ufkv5H3tWA+Ao/
uHj1OexSRGT6cKZwYhW/cvdLjZ8OJlk9MtK2uxFBW/+99Krv3YCHF01OWbLbTGjoMV1mFC/s4LKG
yetFPeu81EAP01UVtZfMNg+t/Vtw9wvHISJ22Ram+uFjH/RbZL/By0hFCUiSangkKxHl1yMnWr4v
rFcJ4lmAvypWGO1Ag00PIabYRKlNZXN/SsC+rHXjWNEAfo9xy6eMemLbQnVbVtxbj59ACZMXFXDf
C/TQOWjTeDf3ML4dqhosjgRjXB2R/qpx7hi/b2umFQK/9CYoSAdFAbSAWKv1dqYVewXVt7Wx3r6R
DXf/N8bTIgF8A4M/JyFJ0RXAV2D1P/2p2yV8SB0CL1TwC97rzpgkas7z8ut5XF0XoF3B5oiNfcjk
db0F7Mte2CXJIlB8aYOCttqIEQakNeFIyAh9Qwz5sy4a5vMJYpfvLzeFyBa6VqY1Wg4+bC/hrh0v
/PIQsFB0UVC1Sv3zA3RobrMrTAihSL2khTYPZQFE4ovkbvkZyIbPM64RnXSo0mBsTylLzN5ucIY/
jGbANXORjhTVw9L0Ihw4jA/j7hoNbvX9uH/uqs4QRF3/FGU0cSnXE50Lu2Dnn6CgAVnCGz6vNwbX
DkO3e6QRj9L5l+TCO7T0BaL5VUnwDZ2yMhKAtBVGJKBMlLwXETIYexBJungTrstJJMg5NpeYe7k8
yoMCSIoSM0PEra81AclgdRqEiVq4gqfW/x35XS77G5GAFrmYn/IgHmVTC6R7/u9wFzz1aOGRmOSB
7EAtZVhlGeK3LJgADJmELxdJWhnXgTz1ejZbKExevhKltbMUHT/p+WzeeSKPplkCmyFhgCIVjec6
fgrIaPGRHPVjQDurTYPEGB/Q73ghtT0n8VKfVehZ4N0QZYFnuvnx4rg106/WizAPb0tySrJmcenf
dufGnsG0ZAVcrVexwx+qwTrR91clEv3l/uNvHitTPfvwvLuplrmx+2wBpeXlKe9ovkZwNu9QJNxK
9ViGrkFK4MmMw1ihnXbeuT6OWrtdGOwGlc+cjpn5ge3HzBrpFRioePVWXxrO6msEY/JlMYb1PUdH
gUiVKB78H1zUQa9EABXNkhWHSpyqJU6jFaqX8p0U9W6wByoUGrxeVaaQfkd0nHwgAVzQ12spOkIM
Pj8rI0ElvH4eOm7e6iVGEQQLfrmH+xAoiiFBF6bTXoC4g8uqgwKFu3/oszYXIphm1Cll4U9wNbk5
BfT2MRJI0jZn8NjEIX8/zqUg5WIPClHqh9sZOmqBhbRm6V9Vwh4mrlDwzUwrf27s3BUZTAulbIX9
c0lXNbesAnDTWyy+uZ96iSS/fHypwp2jupQRO7GWK3j3bhQR5qA46gQWNvUT2CNsoT4qyKF5KLgY
aJT0QalaW2bSz5S0pAZjVWRrLB4sha3DEKt/xJLQrkqbIItX8kTNbt1p3VTbVohULiD63z6jHGmE
Zyfe1MEZjLoQ6Xmj/WWLAhvSM5Fc9WPRtEm4SPHmJDtzpvGmJaTNZfoBpyvx9bbhObR7+0uCjd0i
lmPhgv1Rr4PO/dDSeiEb0eda7zWV/s17dNZ1JzogaJKX5nDq1QiQwbQgs5IgUeuAM56VzVkiosFO
Hcks0KrA9I45uFccVc51YTVe/79rJ9o+nDJULaUCPOBsawrFDvFbHBIEgxpe7mWG9nZsgbsBJVwI
CPPXCzUPEHE6Ufc/fKa2gJaWR+OQz6WeU+TVE+jvcuAOi8zBSd4GoeO3KRLuyNK4/BQeip+ZLOzG
8Qni9ET5OJ43LfSA6EDyqDZg4KO9H7N5ESZLKvBGjs/3GT08bYWZnA7FMt3v9fyWuaQ9lpNrVNq+
gHz4OglLX4u4OdpYCSbIGB5McvfjlSJszKzdqlRbfS3DJJyYPnsfygvS2MSo5vdku4rs+Sc8KiWE
+DAq8CzpZsk/VYpsUKs/dUFNDshdQAUAhQCEzA0FOOYHULeIeThdWB8FjiE43PB5B9xi2EVPtsJX
do6ESpy5T1WObkTTN6sdhWvjYyWUx+ffd0godeLB0SYBEK4GzMPNFe57hia6PdFYABViSKmFQIkg
lQjOw1iNhM3JoTvsr4iHl7BihIzsnlREcj533oWTbmKrtS5jZiajfGlF3SsUWaCcz99VZvScIsHl
Ybr361vtgRXS/X4VBFus/tt/wK4HYQqWH/zz96cmjn78oJTQaat9nx7gn+TFKbmRFSahFwFklxma
9QlavNgpnQV2m0/94b9FuDJd57NuC0VkBZbNlSCLqQvT1MhaZ66uX0FCbMd6y/2c7xUT9jqnxBhD
9GlFQFaQjUBFQ2Kh0MfJT2KGvjRpVhE8CgkAppFV+RL/JYniuE3P/R0lPuy0F+YJ9dIrkCMo73AC
sGlpEBU8ZRy95oPqEKL1fek1HQp8w9msGBpCok5Xbo/ymPDhgpa/TnDdPH+09unjqS2xFSVu4a9H
LZfcTCgZfTB4nZXBgguJzbpLmH3A6t6p06jtIdulwCv4y5TeLIYGZwUGOidlAtNRxCfoR/r4Gtvz
swlL3FwELrHm8Ftnc0i9xz8Yygr38kK7CrvvKAUhesQBD9XLTeWywVQliaijqOHotejFc3OopcoW
g5xRnD2uSIUsvxzyUBAwJeCF/HS4Uc6COBL3XJu9ZKL059Un0bHiIUyoZNvwoePQPmppvnkkhJpa
KitGkBX4lUB2mRRY3ZOxXkRS6pK+iOUtwgNSzsf1ypL4VE39QGeylyI5UVntBXaSQpG1a1SEw9fT
zT6e4H9faYIBCinipIeDaKbgzhOPTkCPVRxvGUAMlUltCjEyyVzZDc7C8kq6jeKnI/oDkyRuSQUE
GeHbvy4fDftuQJvu/G4vlLdpcABJY8oZNUJwUfrSHj+HG4SvpnuBbTE3+52sLEhceMAUBEnm5MvJ
OCIZFcVwCTtzmq7HZqjUd1sRajpYh9u6pTlDL+NJBPO8Rtlbixza4ovOiFzte5Rc2RJRcQjbvxmn
cyd7VdH4AFJHVxBhGK0NSquICfEhE+CCJAPWopJsFfmAPfdNv9gNDbKlWDw3DfnlUPMnBI3xGoZA
LCRzvlINRMZH1KkIG2D7aCZbdIvxHJuJDD34KlKzZYmaCEDrRCGa4O8oDF9uDdp3zl4jyHObluOQ
NvgClAZaCBv8yIUVQBWIwDSGdo6ET99FMNeEMzoD/mbE3LTZz2DIpHcJazMUI9j+ZeT+SaYH+Zk6
KdyxuSJo9jOv2gjABoQbHVNuHUZljaGuX39do550zWUW6PK8UeR/1JCokYpb/uWkTZipbu6Hvntl
peEz0TKB2RXQSB9VUI4oCQJ+pnWQKtimEhT04LfljbAzmKEwu2vTmHqdJh2KhB4mXFmwkQ/jK/Qt
QMlCMNXe7FLFq0wzlgrNggnUu1yr/EKJlXTZzkqBMe8asHLrw9g2teYqAII7ZAEdXBs8YQC5w9xN
+q41zz54nY685w+/pFroW8dIgpiB6JyyvCaTWRxZub9I2iL8+f+fda2SX226ZzllGfw6JFh4E4DL
cwM5lWcwfmoEBpHv/oYPmRWxcD8wYrkuEIjeVmt7QOOydPQmTnb5u4iQ34o7s/Y1YRPsoOMjcVgD
qRUHRD0sWalSFEpxENCrPZXuxm1vUlJpq7Eh2xeApsE5eNyC+PWg+ur1R7rOzeG71jiSSgRxXuNW
/Ihh/hlY8XWAarTFQ5XEGpqH3p4emdHiv/amh9nwC7wtej+sasLmlDvclKuBs4IEv5ZlXfOb0mih
hP4g1Uo0lK6jVg0NG0HIJOfxvPMAjjtwB2vy1MKFec1n9x2mIrpGSIRCIwMk7gCh8wG8bFlNHsF4
aIY+KTi9UO47aH0/FXSAQz+bnOeE+Ium519LuDgBfKQyQkXmaf+SK5pR935UAF5SiHupnMiV/UQY
yomLFK2iB9q89M8T+EOD9GcmPPCIh99xDNGboX75d+tcJ8tkY0Jd3z8RwZBAyuT3EdoiAy6L2tRu
uZETpshde13HEktaeTCO3Nww6pMfdth4sudokx+ur+vTPuofox2L+jfRsdfde8bQUx7JokVVFqYJ
ozx1Y8NGQXDu5Ofa+HEW5Wc3BdnWi7KSCrrGiRhyZjwtA9OkP+ogxAHR+cUCXYow8sWOZliiOvbW
mA77N+15EWYLofyu2TYg5WYp3dJyT5TXsES/m20zqwzFeVOf19LE1eiIr8xAs5DoUlDR0+KLWh+Z
zEDboqlfKBt+/r3CtGLRxGZLu3Gsr06M/614HsJ1rL1BHcRxRl/hqaA8+vnnoH+evumnTE6FjJDp
4lNfvoQLOZYv8YfFI9yi5lo3cex+FO8NAiMcjgG+TVSYZYGDio98EdyL7fQuH59YXDK3s5nZ4e1b
ZiM9MYmO+igyRQzGCDOA1a731+V5KQE3pM/fQ1Xh/VBBifJ5fTLXUbyDdyj4QYwlJpbbxUjMfCSg
f/70O6qIDn8Q9c0rFddTRBMOeWpnSLoPT0AisQce5vzD9/+P4hYTfQ64ny0sxyHrA3p2wkL0Mb5v
JhOMgyGthYBA93YszvCihjAHRu9TndhUjgn5Ak7rJOAILNSROeGzPCFSz0qlsazO8kZzsnNIRHa5
s6+QxZLN3m/S0dcGtjJReZgkaM6EUqmN3EDWQp+rtlGVo0snxpLgC2CNpQL/i0bYTai2CovizHCF
mEy50GxVGVL9ExjGiqUhdkY5e66/W0jw9oY4vsnkmC9ZcaHd+OTcThj1tF87J0mT6v2G+KZPiVgq
TOva2NQK81fL/mTq0+kddabLYIjLVpTgMeJjRF9pKk+IZtKzXxsEYpzASq6CEFqo8K3+OYPqTITJ
JMpEq2NHPRVNsSJzLECiWYC0zNDEyXFMlkrC7gwbHSB6+epYYI4CtsdiO+vlEqAsMxyTVZ28xcwu
aN/K8LEyM74SKpvuB4VLk+42B33psjBe4oPXTYrrV8KfzJ0GPgCJXGF9e9JmTBLuki6Linim/abx
gFOx7sIfl4DYRgJ2ahtM+TxkHxyVLjubhYDDdJsj0WSHv4S0bh6rTni0NuGU0UQd6kK4IKoLbOTD
SJ+INW5yToXZ3g1m9zHElOZnIWuCf+kPjgZnzEWavoveghvOOpXLm3+Med+xt/3XkrsWU2LLhYBC
6qR2dtUwKxgDTbtTrPT7FZq08erRCL1aF7TLePZHCt5y0YcokJNBhBZj6MVpf6GHn7amh33veqLI
GtBHFUZ0VMNUsjUdFBc2OXrV6satrRiuR61HEnsts0bqrdcTYCFDbJoA1/Z6WstZurPSMpr1Rtyp
aP0sniGpRTvL04qH2vrKOkkuFvYOs/NVhBXMc2quATHoM12C8/p56ASLNohZjXqfNQ0LwBBdSeAI
hdWjGBQeDp7IiC8PSN1/bXSoQNeMdtjRBympdPXXJug5WKjPg8SydNRdntdbud6QWRa34GKxYwmD
EqIwXqpYLVeW96Q3NqGQyOmVYkrUGqkekmUVGFdsJx9U1A85K/FmzDtVOl8FuCddAV6tkUa1DXS2
bbV37IqpRUOAeIKN3XaOqjbuxNl3sxRCfzgZKuvf13QJM/s5ds4Zjj1QaTUAFjKSloPd64/br0i8
wOSg0trB/QD94r2+uh1Hoj7zqeRSp0shpQEfUgH0Mq9dnOVXdxpGFdcJXqsMDjuOkwvY1oYyPjNj
XXFV5hm9CoaFe3ZCgUjvUHnvWclzkUpTeyXbF84auTWcyDErIHrTJpH7HkglT8U46ZZHPyK2VpvD
WM9vBD9PZTqrOFQRCeNS5RkHgB91f45oTeGIxInTCXq4Wd9vHxEqm4g5HG0lsXXlypE6tZnrNdQm
cEWauPVfJep/KIaCWlH4rolcMeUdahHqiF7bQFUoLVXBB2LrWkkdNjiDbLw6+LQCZFd1A5NPECaf
/GPiimR+DCimaZwTKehrBOQa3umTAFDFqC5jbVR9X0j//DFASeMjFvek3uphTEuv3lVVCd0LxI7h
ujZcxx92Djso8PMMUikdsDAENMWtvVU+/mKrZIqp7uty8cq5olsjJKq3wkmDUXT45yvf0wLtPRyY
WKAlzAlE9njkp6EQZiO2RlQAOxJJ2tjOgPqGrB8sbiEHtY+B6yPo6CFp0NAz9krzsQv1jwL84Elk
KEzhhxX+VJDByTkipEXJ6DLZkxSmhwuk/gcRtOJm7Yu4JMZVjJpq5hf+BLGdlupIcdz4U7D8eIdq
8U7OqZ1fwUuqSHv+hPc7vx8kOLntpgxAhkH01oJ3JEhG6GX30baLZg5J34vULEGoAmK14PbnMgt0
l9vpU+oul/c69Z1zp3J+zGXOHxBwLexiHjURKhSJ+haa1M9gDpzdDCANdopTHrYQbOrqEdRSXt0x
s+Co/1DSko+6kb7Hb9oxoCKhwrfuseBhRUqchS2yeGXsRxebGzvhNBleYVPWe5p1KCGriLIu4grr
XN6stnoSc+pCC7zS0N+P4jiJAmvSoZExLUHmMdzX+xb0AygJdB3wH0JjBGdJ7nDZmzQdlK1s0cq9
X6FUKvlTQmcPX1I1JHuzoINenWSUwgwKAgAjb7KyWT9RWR3GxeLtgMgQccE3WSt8aPnp/OLxCPkU
diQz7812GZKq2o1jQR3PqcW90Vez+vPksMXukYF97efUk8rc8dFJObrJBaWaWtRytTFNqCEXVQyC
1BuJxLgQaJfCyCwcrG/LRMrbpSXZpJ04xm9/q/M96XIHeR+zheaNgdPND5z2xjgWPW3FvwO4Mb0b
SUE3tNkKfeP9InZw9ara4wSl9K+iHbNRUCNddXyY6WPfiZ/yCoMC+jUK+dsFLNsBX1C9dB4TDBY6
pELV+d3FRZfMz5eZ1zvM2hwSOzWe+q87yW/s4Tq79Vr7McMIRT65+qsSBXgLl/GvdXZqHbx8X+Xl
iWW13mlsVlJqQZD2mT5oNWeyXSP1XWrQ0RviysOa7Wn6UcEcKsDwXE5ceQnD26VOjYdN/mJLsLAq
B3hVJ4amPfPSNUQFSM5ukVKG6KFohBpTdjNjFJ9IA0p3DIBL+TSj6jlCOk537iRyvAP1Ji0mBTKQ
kkxDPQgXsUf/m62WbK0w9yzlJsY+l0CpPBrCseKabEGW4kVskNqp8D3npuW1aOUUhgjTU/ICYiFq
kA/BmUcBFUPZE0BuHvXgu5nBSwlhVe81ys4uFemYt1/6h7ppTeZmpkJ0sE6DoiuYocSlynEqXBAu
hTXayG+L1KzxySyLrwgpSeQZ0lErMPjD3d+N3D+Kjl5uSD91DCMjb5QKCWNw1KubqMIjvP5vgWW0
orITrTxraXaeSpLykBEjYb3GVUAd7A/nYQ6mRz3t/CDt00tSyp6GucYcqOOf+pizNGfb9KanPaQc
Ws0qI03RdprhZWLzdvvQfIjHlMOiwU5smaBQlcZ7Sl4IzjAmXSNBU7tUDAjFVl30LsBMDwXkrke8
dsfVhCcPr0rnjZvcalKTSfP4cktkP+fQ8t/eugZRLMLyckILjA6a8Gn0jO408ptZOAECoAsYlqiy
B2Fp7efWLgejo7R1XRr5fqF0zpMeEltrQR/bcHi40aiuVFyDsVa2nGmQXN+gqbkOq32VYmqr3afV
giOg/U9k83dNaC9qbyuz0PPraT/6fl3kq2OwwTlDUqNJj5rzLZAzRLEDLB9IdD7l72WiXk1UXaKg
3+WWz7EjXOQOij/QtRhyBWnd0UJcLl37zR3XfIdrJm8GHdHZFxRHqom7slZU5llBOoHAMkFButSH
fBaUVeWqeMzGeT5rjuG7B+dpaIryynMvgLPl8dfWBsHI6G6fk1NweXw+NAO3uTfDmA9elHk0CdUT
56Q9S58+sPqYAWdOMYJ38lD+VGL7frx8QHOZ7A1mDXUnHeXGZ0Ptl4jIl+8MyjjBwC2bcN3R5UgR
8sA9Lz4+zeEtTcl9BN9hy7qP08ZQErdZsUFtRg3x1WT2Ia1LsXA6rzBKPNlyGptPWIli30hWVmiS
M7FnGDhJCtn9AXX/F3jFY8UCmpIINWcov28uD6EV9nfrj517jwjn6fW8gs4Q6Fsii+YTPQD4fzJJ
PifscLi7GErBIhsX+V2JBTGiSUXToprukxiYNOVBqKKgjg4cy2LXSUiW97ICjTBWW6j+HTAbbnMG
bc28G6qm1+su/NHCDsKLT7FuH2arXZfIXWIs1TJQvAdI/9ULeS7vhrDk5GSCKOZ3IvRwrgU2OnNF
eXIYbiHsuj1WX0jzZ+g4upJK4Z8sHSojSm4cR+4T/DA/Djq6dbnz6Z5PMguzdRv0n8kM1G2b2DQ9
HAJfInoUzXzql52Yjj0mZkk/DCeZOWEwtxrnQzUNOBFNNLr5zKN+ZWvf0ZP7fF2/v0Tgc+ffXDUl
S+WsSlQYGcZ+X5J5XGjmp67QEmqI3uOOjghPGGmMooS2mSQBFn0JsCorbrTjZNhC6hX4uNUxE3du
iu7xRcC0MjJv0Y3LDY5F5aGvlSbpxvVc4+UuhQuV19noFLGVDzTkUCjvUlFYde5z938WZt9QJ3Zk
RD7cSlK7XL7CSprkCeJ/eUu4gsashbOsEZVSsBiG3eYGl8zE0R1J7zWWZJIF00dXbdL8sAwLtARk
U4TjAUe0rnTgK5+zpDjHPNBf+5sVSeRdPkjoPVvtc2pyPgy7tX4en7jtti49WbrG2DdSeNjBddza
SKn4JfblGkCf87/BEh8yv4PrZ8LG5GEA/gOb+7jxwep2Ma6HEzL/WXtDi46IR2AlsGlqB3w28txv
J3dtD0QFUYK9DXqgTIIRomA+aQb4BDYSt4Ljzv3xAajx8oT69Cz1kRY7c+ccKzNmiA8x8rSBzZWM
p5QJtxzKyGVPZiELHFkulc3ORQwFd75qHXAw2/66lVu4rsadDV/idvefR13eEauY/BcnO+1aHVmI
hrOiLokr9Qpzc6G/UlLawW8m0twwbknuJ0Y03dPPRAF2qOOQ+8A5Ze+aTFoAERa1Fq440QAoH3wE
VVt3ZOXIl8IvGc1w9+1MJdPYF+uoFKa9kAevyc2Gll9bhpeFUjvGujFqVCEXqaddMStcQuyBsO9G
a7oIw28bhJERN9B+AjJumfox7DXafli+ndJ60u7g1tWhtmAeNiE3PDJLfhBW3DUuKFQHXzn/7tDI
NgK1ukBIXivJBPHwEtC5jvfSEHCNJ8nVOk7+I4UqhE4jMWQisLsF1lwN1T7xr/yd6NuUTb6t3ccz
sWpsFESUORmz36TOAMKxL1o074zB9Nw7TbnNjaZBFUiBP/Z0DptPGSEgIwlYiERBScjBhrG4wMhM
xoYLNwbTj9p2jc9EfXv2SPkqu48rAW2lgqoBUoByenRXiFHxtkSMDnipunBCMLGlbaDIcg46DeYi
OfZkCHuSfShzsoU7N0jXojVpGJSyYjiuVu1GvMUHWx2O5fhnBTpYHrqRgKYFWP9BMEUJWVFc8kdG
lywuZup0/2oExECql0X9zrY9cex91dxAq7RmPgvuksRdBZJbpGmXvxjMv4keTCpRne6vfJFW8B3i
kIEiETbebzgUelRBHpmHZsJS2lQa75ZcWWBo7ZhbjdZfFC+b4kCAEQO/IcWzjLO3okTllf6JJ8Lm
njvp5SrhCzdPeMqz5Iu3qZX+VR3szASNfwD0WsaR+TaocjGtn5nTTuwj9XCmh8dwGH5AQiRFkTVo
0noQGoq+07mjhQnwfzu7HELrrwd+ABKcBZiKhElCsalTWQiUlBbUV4oynG6d+k0+Sktrcvk7VA/A
Xbya51hyHDSioezlTAxBva8R78DxkiAnZJkUzGqszQm4pOot6wHI2NJa7FXpvIjen3WlRsibysJQ
HXJuot06xKALUDefw24TuaoFk1Lm2SVFsDuEmNWdYWCr9IMvE69c5my3esKARLlWTZ7u4vZ0RnSo
n3JR8mik1AQJEki8rRpldnzRNdoW7mkJvwowTA3C8pbX8Ky8croagZ3tFm0SDDIlo6R4Dox4Jmmy
Saq35c+Kaeh/PogftJKi41EVRKyygk21FzWY2oWE/pQPWnDkZOxUrRtIwDznORLE94BfrC53lP5P
m49O1HHklXaQCsc9FBJ8yueBe5p0AvsZ+lRV+0eVI++1nBZ+2KLddtp06P0mN/H5DdRDVRry8gib
ODOO7h/mlpdgaduVYvH54KcwNPJz8mdGTpRAQSwiy97TvTizgSldFA5XcZ8PDhcZp5J6yTDpd6ZC
GTFWD/PXF3ZUQz247L5HfaK6h8wvjLUFVl0NFJGCQ9tPAY3VZQYHb3M8i/9/ivIvyzrpKMjdHl59
ZQZSbqHLeqRmgNfkPqRXv9nqKRTRS3OAccvAHcljaTW9CHL9QIrsmEquMrK6hO6G8IHgEo1yO1xI
t7W/Enp6XNa6PSbQxlaiHOI5Li7pVd8As6VC7wrJYZZ4U3LRv3SgYih5hBHUKgOqCT+AUQNdLKII
1ONQQ8/6lqLkeOdeZuxBf/s51LcX/unZ3+k8frpKGzcrEQ+BDWRtEUbjJTC4CZ7aZlkevX2GuuV7
9okB42Scq9Z/GPulqKMHmF0NK9PYuA4KdBBGd0ZW61UyyqO4GXRV+vZFCQ/zzskPsiXI2f6wD6it
deW5ifZQsaXBv7qlChYFSMepwVq2Bdh1xQHrdmxmhZpA1SnmS2OASZ3rf7XqKpM6WfE0V7zzMDjM
2QObQB5AkdNoA3E0IT9PCfAUa9Tc1Tv9f5EAOx9IInquCA+CKouJCzLzgDwiTpJWmEziyI/GVQ+k
R/DkGPZEdjXAWJX0uj/IT9NHQ4T5fiKph3z5SrEawJYgj2aa7jSS7+1VEfErhJcMyqPBKLEkku8A
epfEdqBSLY9PNjYy2OiRvG3dmtIs38O2Mf9nHyaKNpok9wCLq21BqK/D4NaYuBiBSv8w9JoTe8l1
b/13hXXnXphrT//4g9TKNuRA3Lnco2cNHzEIfIHuOb39jAHo/Fwk+Kpn0AoN+jFjuscxUBl/lXiv
ABhobJjClPcNUlisB+zJ/kgXUgFlvcfHk/R/4Ty0eBWQF7LrRVhJXPHpuMHG7a/sM5oPurvNWwlC
xWkGL9t7JBexrp162mNlpwFTk9Y0UPDHlo8xUrPdVVGz1hQ47lzE0yyHhTLkMNUc8Xv1HH+BosS7
/qzaHV2Mjtyq1MI2xuitH7/Ah2yUNGJKH2xhSMYfeFEheq+oZ2xy56jDOkCgF8xMGealRFq6JCmK
OJxUPo3unoXz6COubtx9EUe/ntxl6h1JgTFHN3yREazGYqWbV+RBk//GADnJOYFBrxTDvdRB0IZd
gqeCNsr1eNImgIs4pgADQedtHo4vqTolSygNSedPX2uoQh8uRBteBBRlkkO4C2ZSjrNo4L5B7J1T
iTsvTcJPOoqBKgPk9fSD9x1wiAV7fcAb9hRqyapj9XiABUeWOMndabBXlUUrz0MFL4/VIVlMI+BT
kZBtSlwhFkMpmkl13XqaOaPU/XeW6YZeS/gqR0hJKR1z4q6K8l9BmELfkqccndPg+ElbWqTw8HsT
Wkp0hh+4RdLWjQ2XOfqg7aYIGdS/Kf2vwNNAqEwKdeSGqL7Yn1KM8um+H2YYH1acJdTuyitkX/Hs
K2HfJ4+RIKXf/nAz3KlMOrt7UEFmjQziyRNMEenR+SWrPKqNrq81V2Ie8y0A6Qwn07uzMSTv+kOg
cV07Yg8hm4BMx1/l3onvXAuClqgOD7hwQMNtnI+dMyV75uVrjFIagd9QfRkTaH0KSbKRy2yV5D2F
pcww3FI6zosXURu5BvlkbQc+Dngtn+BjhlBvDaZAeR2MJSwyNLv00twjRjsao4vCdG/mh1L+zkbf
aj5kjFvJCySolJrRtaLugVKql/GwMBAOA+1pppSJiwcG+GpI8iPc0jaUcW1OEOJVqhcv1tSLLvLh
c4MEW6wULRDvr1MCiqUfsKcoiDpC6VTbwr5VJAEjgG3S82ttsxd9sBx2KAWVZK9mRBYf0J8FxRUI
zUN/LCx7icliREVkJORJPD/jyuq3W2UIHFU/58/mFWQnQ9YycXFC6epsE5fHdDh8DyBjgQSf9zea
ZBgwqWfR9oOQpG+1SCXBnSSX5GvC1PNJBWJWo1LUD0d8QFZFOqbkWSkcJFM6LsS/lWA/AP1qJut8
plIdRzDZ4mzYAQU8hlCsMdtfLgVBQDPG6arEWV2LlQSqHYpzVbrzNWPCCFSg9RNWZ0Ue96U6kQDK
22WXH65SDfEw7YbUmcIhjUGU/mlC/9wALjKibQCYaOaNYEBYG8uwEeaM2T4yYTpSqjUIx+QZnwZ+
IXaop1TJWlPvG8HdboydHlnuWBYF7NQegk9aO8+yGO/Lxxkl/VFQWmyT2lB6TRzXncFCwun0xTmG
AX6PxdW7Z0ilSisxuDYh5JlA9t1LCxUxx1VD/KrhnDg325ds5eV1Rm73FQmxHk4TLXnlAKIhWZkk
Oqu/9ONFY3LwCVvu752DCeRz8nHYe6fT9hyE44zY1dpTcU3WcFwA7EUCb52l7ga9mHlvpzhWV1gx
A2BGfKbhmowiM8Y6cwe/uRh6/N4Dgzi2q/LbLv8M6VFkTiSyLMTydpeSsr0gAz1TwILFDa5gqF26
t/NwjrdwyBR1BN11xKyJty5O3qWJC+OdPf7PgHxm+plB3r5fFR2LKZT/VIjR7qsAFXAVaN56aIUq
6o71QwO1BAEaIxKA8Lyp5s6F4kDm17HRPcuR5rsVLL60PV3le/biX0JleZyDhKZZoioF+nfm5lBL
68qQyzsKatmLjb5X19RcY9hDVeCC1L+Qgf047IB4yRu0W9YBhFymbb8ipoJGcRDr+zHa/P9+n2hV
hGwDbbSIeLFUN4pJsqGM0IMEMzQRhG2YRNbxst3FhfJQdSMEbhBRoedJZCwU/0NsOuGcVeM3hLaK
A2PTtO0TBnuCjv3kOYzmFYvUJTgz9uFb0qcnQdpTs9qvKLMjoPc9vh1+z2uNJXtICFzbmLJvNIQl
t/g0M0070yF8HRPmczl7PpuvQ+igFxgksTxjL3rfUHkKZH6izF6U4I0djyuZmZN59is4iAwljyQf
ZuPpzSad3f8kF2Tmn5UO+8gFV5nrak1R9MsfkP/Y7PtLUfo0VaCPcYQvChcJsW08QqPh75I5qURf
tPltpzzJZNHlaZ5lcq6RkN5t3OWb/oitU0gnPVYvXy6bRIM+oMxBVTmqz+1EOlYU2XY2PV24jK8e
8o6Kr/tVcTYgcevbSiMex4t0vWJ+kqg0mYX6GKVFYRLlHXmiaeFLhvxJ/E7b6vA5yQwxA9aVfE3p
MaBAWp1/almNrITmUEeAVFRz/eX5DU3XUEKunCKl06bOICUZ9cxN6GjJV8Yyn677WKXTCzZ3LMJ/
GItdbQk43q/2/J1tHOoWZxRzeTru0yKXAb6O27khH4gAX6YnWMfP6zWQRPKf2E3Y5xe7LA7Ndw9A
Tk32UrV45arUgS0Jb0i1saY3yk5sMG93EDS6IxWYZrG8fLWvQ2tXh2TTofc6kk71NXBRB81FeY+b
evusDfPca6aNS5fj27LioFoRXdsEleZ8A0Z9D0L7jRpZMvrddmDzLIbxTzPQQE5d51aE4x7b6nrr
KHBXZi7b40sJkQqqAa7t5J7Vvw55oB7IAWuGJo/mYyX0E5xTdjM0kqJYq7NYYBxkObq4LAmjWUqn
9oOGCwhs1d/LaKYZ1xIndTbIFe4mTBdA8ZKfMK+etxq94ADvENf+avRHUE/pm2SgnZ0aqiUJL5iH
m8+87JuDK6ah8ZF7Mx+egLm5kgAszBuBB9r++jksH+jWxvJGaeN+S8FZIeEroMS3uQJegXnQAFJc
yp2JtMLD3DByGbtBp0kFjFU0xg9noRw0nwdNFBRANJT3WVMW61bCxa7QVIDgOVO4mj0t41YP0ntG
Zjq6GQf0yIXEaHwXp4qCTcbvAzGui2QLNhmXBXSUyLey4f8DpImsa6GuYBFKquYiJVdGz9D36nQl
Jr3HvpiW9YCfmlWDuEepscR+as8NLealI2Mi0dElqJFdubntfwnFqPkoWPAy+UewaVH5k358oqTw
8tqD/36vUByErypWumlDpMUsBEpvOguUJbPLIDgiQzxe1BbSOe8UwgliFkIHJDyGl15H2dAhMr41
iA9MldF6kx4iPQMO9AXxVJSurBaSDuEiyg1Mu6o0RzMG8QfuW/a4Xkhy9EMJvhg5oAGDmiTW9oLw
nKUAj4MtlmKhRQAllkx+pbf9RiLyhv9D55fFFrnvZa2/w6mNqaWDLoRPb9tIybHeSmDGcEJg7Jrq
7ZFM7zHgcbAP0Cu2sVnbiJCJ4GcgHzjvLfo1KpABMIYx+b0ABrKM/0TOMvjDKM3uHQoXfSeepFvb
bQw1MG2ITq9SvWvJh03z7OIW7pt5onlUddiZDExvmLRRFdcEIGlsiSL1gXttKbed0tehPR16XQAJ
8/9f3Y4mREHksM9evcwN3Ail4Bs9zAsUznd2hqEWKYj3lbfnTU1pCv8hw7bULqLE+7Gp9tIoxzWx
g0Z9jiKcEW5F4NlD9Uj9qH+NvFZF0DpilVX2MClpIn5iEhGrfkFcFK4U3iogt+ZXZRorvF0ENMUR
9HElpRc9o5zDfXn7NFSrpc3/VXaXnWI7Ar2l2tJCvmHznOhv2OuN/B/AUeut6ng9vnU34Zxrlo2e
oNbVTYc/3X4VS3TiYW6wkAY+f4uOkUzHD5KPnnFjW7cAMBIiyq98Nqo0JGrcq+E1VCKzCPGMd1Aq
Blvsm5dr7ofVgOgiZZ4iT6My0v86xkJf/R84FsQbzV0uUB9Q4W5VTfjbCwWU/YFGNGaR3Jt+k66A
vvdq3E/hVjdWbfwwRewDR304El1NVRmi4Tz61xMkfiGi0DD3zBxrhX80W13sc2lkX0bbIbiQFPKC
hDHNw20T9ziaqGYzvEfXZGiHQmtl5Ds+uE6Fvg6U5Kk7nz2tQPL46n7nJd/WRTaNUf9UcB9LdSlO
8h9aiwW2sEVAzT2SrL7Yug+oAfKHwYK1myUFm6Zw366UfTgSWKh6N0ZURP+hm4nVHbe8TVg37tjz
KYMqoZzfhvN0ThuaNRE08VAUU3+9jXSiyDbPLcuxW0dVA2Be/sh1knDejK4vVH2pjhF6MrMQJ04j
hTNYM+LegfLgukHEXsGHvH2IMfIksz/mpwwWKhTZk1F+3rwk/3NhRcb9coIjAgmDdJCJueImrjIf
ZQmRFOheubQuOaeWpEb4bk7Q6lqipg5ALWVvCVBrJcdfKLuA0aLGwQ+5lijg24ACNeHg54Wz19ld
PFKtVPkKqLt4w6Tm1jCstbhCg4ynhUKv/ExrqH3rIne8Q0QAE7K34Xgpzn74ogc5ItAc1ISBuGrp
yCK2uy7xEKIr6No6i2zjC4Wl/wAVCTI3Ms8wKhFkKWKqJ5gaV1lRdPWDbirrm00MNTCwQa3ycBQy
kmzbTHX8nEHH48Y4LNXV1WL+PG9WfeLOgQh1l0ykLLimJ9qWIgIfHvBEpU1sWPFCNYHOm1Fx/g9b
a/nxOlGPuBypa0VfZaY4Rkn9akdhvCo8gDBVebnwYa1f8FX1xkH6G6kC9d8v5yHwoFJLA1Q9dvzB
YMcJASSRAE5IZuk5E3VjzSkprRx6SDDswW4Mh7tWeHBHsjLWp7wQKbOVvs94zmE1yNz20+7uwlnf
r6n3BFa8FSUzC6dkD+OSa0Ic8jD1eU8tFmfN3nPi5Kg4pSmqLAN86A8MYiagIFrbx0xrF3i3T25p
/I4gIOtLzOlcJAMicdSxIL7Z7s9oqrzWYKvlb4yJOkHaIDLHPgt613NxF26knQWovwv2nygqNC25
e+6apMf2MyFax5G6jmLokzKSuE9TaHKd5VFWXuHX28z7HUlPxoG0jTV9NfkJVQIpxbBdI3zLOJ9W
rwmyup/cZMISKu5lzqzPe90IHQteO3ANMC80n019pJIotVDtjAj0AVJ1o4YQ3cMkQEujqjhLtTFD
JT6ldykMSnAMhZnoeUkxqu0JEN2PgJeaKjY+/6WVcHHc0oc93q2iqMO7pWe9BV+9eZ1/++A0gPek
ZvcSW4x6leHT0QYbC7Zb0JVUtJ5emCVIZgMDYte28ptuHWDCoWvEvZGqA8misSBtRLCLcQ18T00z
EMLsUWHgy/e8QNtLEY/z+j5wsiQ5M8m6nwoUYs9TBBRqTrLlUidsuN2PHaRlojbc1khX9NyA1X9g
Li+sBGx3pYC8LMNVV/Ahr+gTbziZJUGObuyymTIakSNpJk/1f2jTUtietOmx2pTj+LhiSjxo6gf4
eOxtsWdhtko/+hdTdFkhCPf5cZb6uVdjeBl5f+AxoyBj+cm9jArCYa/ElE3jDKqTbqhVc+mJRI6B
h30Dl9tV8aNkTMesfZPkPwGXo699odDZEp63M8TXVWmF6s5cqSWuXgFb7wdo7gvb+6OVvYmFh1Sx
av+CVjmPSzF/7QjPC0qlvjFJE7SQEX+PlawInMZpBxKzEhqLiWiq8/NFC0FVCk+Jqn/JH83115wh
JAt/c9j6frMV5KFxcbhHZYBeuS/BPgpk/5ILeK55rPqF3S7Liq1oIivQpxU8jnofFeCYgB8qGhYw
iB1hdU0CiDqcIFxOGO2BUdXk0fZntiEP2HpKcPcywcIsYkaWAScN1KZGax/txoGUxz1QvEWtY5XN
Tp+5Bw5P6wDYQDVRNU7+P+7cdkalC0YX9obCkXOvIyWokYrpPAfA1sjexDgJvNepSiRvtGefSqjw
fDWENsNwrgZnTWUktebM/8wrJtuDg/0MHFHgLcDAIQ7n4jFg4ug7+kvYxPMbEqUKnLeZVNE6P6e7
LPjOm2OaI8xJ1q08nYL6pRshF7wCZKpSAkslgLQjavFK61EzXjr9c9z979SsyVXnXzLSQIey3nXa
+alXfhb4rVagw8TUM1qjLQRswmjW5ZCLH7UQr2kTAARFv80BmbRXLRNVH3c++fHPxLUg4rHAcBs1
gu3/dsEs8A6ZMu2Q1tFj+h62daUaeB/jDxxOv/p1LSU1u99P7J/1XeMjZpnq3OLoAXNQtunwtUQp
P61ITnJN47hCsvkLzTBrP02ac3i7utoZLpXVYUvDsDs0QXfYtJDzjXJyVfzx6i2w/5HMRLQLEy8f
BvDbMfZPA9ZXli6JfACn2XYCgIHKr/0rGQFRXOgkJOoYblYwUU9EKm4ZV12Ow53HJ9YFLqZSm6JJ
ukfzWk1qHjU/bq4op/5zrkn/ev+KR9rCMuFObdO9B7K2WnwQKYff9qVAMLmkC42DGRMaZzO+n/f4
9xguKiWrePwCp+wE7KXn8T1xtUlQh/043+ALdfzcxhntr6WJXZUOkP4nWdNyUUj4JsmwWV287q44
V/AD1NNbSyM7CH+g4BqfA9nkeG39xxTk+CtHuajxK9qwN9OIaSbDepSM9KoRjoZF0tsqhshT3B9q
nA/HQlC4Ky1elS0wEJOBIPyCkIuN4JKKJIWmkx2kTX7NjskGCVm7c3kftWjwJuZ80kK0rLTii/y6
tqqHe6aPXuH0oDNDeiMkb0dbM99PuFrmCA4cEXQaMJ/kteqSUMkFbJ4MILw87tyY0b84GoZ8/K8C
Tcpn8GMjzRszwM3XD1uqCO9N6CVz6e3cuZ8Pdii07v3yE7MiKe3wsY14qJoajdY3loXGialWLsni
6DjLU/VWQJjLKTqyhmQ18E2bUgNRMnVQmZ3/4lbPzM79GyKzYiXbW6wFMKbNYP3Lpis+1it1T+BN
/f0oOu65Ln2w9JiCEyQckwqG4A8AzDG2rpWTgjJVIn2dZpL6hkMEXWTiUqxWH/+kycCZNdqOQMhe
FhTQzfwf31M3g6l04FBTrjDFsVUZb42HrxJGQYggCdFvkEjwQZe1Fo6T9jepatd4RVkNCc+I96KZ
zAlZDejg7iFdin8QaXWJYOQ0Zb6lkOqrE1O0+kGPKvbi3eumoPhALvb+qyGlhHbdGLHgIQMrPa2+
ijkACySzgO8vnCB8SmnPYdetxFyLx+kzEvHuVarOg43St+g/wCGk37m65CrV6Ev25SCNnWUZUNK4
SXgb/4tb5CtjUESjqE6S7zTn6CWDs6O15kgFCWbyf4Sl4FJdVg/Y1MLv93SuPbmAZkcnaLPzAZTZ
O/9Dq2nZTDzHUfCRScUuZZ+LTJP20r/moZDQ7LHscIrVWTnRnN/t/Av+NrChpjstPxrK8uT37aGW
mx7gESPse1MAv7GFpWDZm27RZbLpxd2DbX93AdWQodI+ooHSrn6mhebNF1B+ABvBEF5zpMna8MCj
Ma+k/uZ6HfxKPpcEPv2PtbrIh0MvPreqBTZe6kE7Zf19545YBkjNCxi5CvqyiZ5gz6cYfk1rvdlL
R+jgyplhwcTrdsGEwewGf+Ml0HEZ85NrbrCMYM2RQ5W1BtADk3kZVSR2wn3mMY9l/LmFaypfeBhV
C7nerxJPn2J++WkbY4BI5fQTKQzpqKG/Y230kokH4k1t43rIdEex+JD2/GW2zlHN3pmYcHqslveZ
lXfBjzyeQgq7xEB5pF16EfDYctZq9Nim1y2JJpgbRXm8HInYGnwmxAzcwwwGLy0Il/TBfilPcqwa
5gdE10jRGnSMfMwlCm7Yu4lUNVJumjEzE01AetNJYPTJerUVCsO2exNsw/PZloIgnyqr3HSIUyYj
FbisnCi8vHFihsIh+SYtDC6Io3v5ctqKe5fZBITPL+dax3Pjg6kn/oHkRRMevFJftkTl+B2okxK7
9wvSI8fXjhRshQ4hULfo3AdA3047xyqdH+83K3YnXJ95tRWh4HVtgD4tSJEylkoX7AoYD2heaZ79
q14KXUwb/rR/7KHv4a2n4bZqK7GWJ0d3cvPqCtr34ss0K5onYuOOuVJbBb5K96TKq+JPI1Q02Ryk
DGuJxEAoYY3JRH7bAJAgOphiPT4L0v/fDbqhwG6aWh4ZmJmGNgt/shGbJ5sW9yhqFGPsqU7ye6sS
9ygp0nZrhaA0MDG/rLZxD2ipacKvM4hDCXdQSEK0RIkjxSLG1JEr/VrG2qVnPCwOnZikl6eZLB2A
vurIXB8uOfRpCq3BIr93Jk7aXsVfM2w3eRLrqFHuDObAPNC8688IljHcqJ4IxpBbHl9AJxqTn9RJ
YgR+R5JxtZT3GIfjIIVqH7JtPP+NnPwVvxv03f0NfXo1tI3YERHOMQARB81ODwoN/+KePUJeMqkN
JQDjrZXcYaPMH8OTJob7jLcIjNgWtaVb1LGebpOptx++bGMtK7tE/tICBBfVfYD3xge0fSRra1O2
FEjmS0pMHFJ7jzBve7zBY5KXllints0p1k+K5crzZexUbZDk5hWL8AtoksxU1Ka6bo3JHnpYbjIB
/HEOmFxedmmaDcCHhGwJKACdwi9eUAeXJIaeyRV0EoqvThtzSjmOaLarWOqiyFqSjFVkEqPCAMck
Xk7USXRNZH7o79AdFPa5Gb2bjxOGB20G9sLU1YstY4lT1M7ViHQXHUEsv3Dj0sj4pecf+oBsfhmw
SfZ6/bdCgcQQyibR2sLXVfogQuF2TN1RfapF80Ch4dKPxVMQOKPBz5aiNAtpeGyLkZNz29Z+fdxg
a80kCfKax6pL+khDgNXUfnJrlTYtqyCpJNm4h94QWq22xycShrWrTvGkxQFwziAMHW5KxnGn/L3E
pc3aYvpY2dHxxaqVymojqUNnAaGJZrBO7gPH48ffYRHJSLgxFZOPbZe3qozuw4gK4LXerjHNCgkY
ievw0tFguLTsn8t5aVCq+KDpuXxEeJhG3Gi4GLuHXEcgk0THZaUrTT06HkhCV7ae4lWa+fuuceO9
NRZjh+qC+yw/UckrrkihaGKV5X8+gU3xa8PHRcyBfauzKHL4kQF7foJNB+S47xsI1qGw2u/ovSXW
iZb7Mi21MJvWYDTSXo1S60dkzaaTsKN/e/RlzcYpK8sxElXnTwXQZC3mQyJJhCR1oc5kll5j2jBw
vANQIG7AuYE3nfP3gcT3+7HoUKf14V5JLocD0OMdXqv0PFXamRdNIdIqqKDJCLqYgQp7lxnckSNf
m8y6I529bIPgmVA1JRAGT80YmknoWImHwUeUEC52bc1kvE2A5yL3U/gdRurKyyeKwPgBY7gDr/YX
EHekaUyF4gy/kUyBCJQUMsmAD52Fufj42hdLsPRnoBciMU1BIhtqn5lJFkcEhWYz6fPmsIuNm2Ha
QX05bL0XZf4Ov6e/vSXH9gHwPxPW8Vj1c40Dtw4SNU2EnsdsVuNZ7OulKHKW+1kkCxXcMu6vnd27
XlLiP2x801wuOeuefaFFtL9bRLzDyeNI8M9LL3V8iSoUzPPUwRQmGNQV24GjrDzWRbrPYF/7skxp
AsBetWOH9ku6DuFZCQ7NBdTheeFBprOdRWXLD/y14Avc1QFcEKX9TSuGoBYR1f/WUdYAWcndRaJr
hIALG8t85E4mdeoCmQ1a2OI9lhX+rDuO+DhpoJ1Ko2riDEJ3mpe1woDP8W/GK9gOLyiH+bn6KwRq
viExCr3SUbWCEazrsmDL00zadZq37cmBDkHTS2g2cuKgbEnC5OA4bpE1JmquvtHWzSiFm7E7e41P
6E+knoTYWJH8TOG3YJ+kjfcJPp02XhAcyk4DKc2i21L4IFQEsdwoUWTIBPQx9EuH/UdZXiY1ouUA
ISvPvXdolV6U4usLL4L8mGb9Sfo4S0BIgiFNzR205o/gHFwBW2Nruk8BXETmbmpSzQ4Yywtzwf7R
vvFSaom9Tt2LVnTFVWohSK6X3z5/Bw6J5C/ljtAeT3005nHrWgIW7E6xHS5nkLziwFWLlTsL1vRi
UsG5iHyvH4H3ApowEqBHnuKL3TCLPganiqSmUQ/11X0mb5/ntBiw/GGr1iAfRSndor0NMjsmCIdb
4ZGHF/UvRl9oTi9KEi6yakvvlR5KGzm8dvrquYqJsdJFp4zTfaeSSCE5ErUabcOerdQs2UlF4uNi
0tkswV88Sjq628hUlpWPvSEGAnXpGZqxSoVHlKgN/OgGB5MPfjeIKNJD7J0ZQZEO+j/UXOD3ab1f
SmFcgFK/I5jqSB4HmircHTY+CHBWBlPm38ebYMqboRyGlNiliBF0I/dcvFizD/ZGTIQ0OaYNTmKu
HI3XOrE4KJNa8g8Se3w9d+oewGXelXC8f6jEigotAzCcwxMAMnqlowcV2sXM6LPL3J3+D3Vrgk04
DBHR3CbFJ+QhgGlLGcHO6Fcb4jHbUkYYN4NkgHuPoBT1KcoZVfTIwncN6kvxfXJ6XkO/CU77SKlq
mwPVpC7EcVaxDaFM95morc793Hr09XuOE1DGw/Xi526pst1uwZKkhpNvANDNFb8iBZyT9CnDrvbu
n2dLV1hzKEUx4EFYpHLTaZATMRUqGLcoOdu5sIWF4JO1TPWpFr38/q3JfLvT5gbwfYvrSofKg2eu
fklGdMK4H5CUv1njAyWAt8Uf+S+rqYsslreCpFjdHHOGziGVVipWQNVg8ns48+XcPdmdOGWd3NUg
v2vTG+zf32hq6rihMybyphYQBJJQKWfNwIWFAuGPGXISZm9EaguAymAfP2OUxwZmCdphPdSHCYE4
ey097tPcXW1gEo6Kjd01HO3Ef6vD0ISDkx/Fm+jwLoeDekmQSJqcQgjQ0Z0FK05SLcjEdKKivSlo
ajEyveX9VVJkkjLD7Mt0g/h4LNXvHS1dR7zjyh0KTPsLtD6vTNn+jmPBUs88DcTfDA9YHFM8WSMS
oPCj+2Ep+U6WkoJDLDVM106atYoHa5zBKqnB1xGx9vs5q46yAcVp+xN9LEy8JSzntqToV7AvrlJR
EafOFm5iJmimWP1mKVW83P6pbkZsNqaEI8mFNbIL7OjtnJJ5WiFqgZJ9/3odT9eDOqFODHAR8KUW
CeSRqyVGUHwG/9BpYjUrehAo255HDAfFZc4+I1aH41OyZQqC0PZVCVBpjEKGIyvZy7EQzr6cVzh9
laY/TfdSfLaUjzlR2dc6vZ50dkpNbeB/5HUjhLpjCY8INLDd4rhxoixt+eIIchVNjFhQzpSbWcM0
or6nMlIg/8IQ6vUfpr0+KgiIANwdFbg271TPFwkdG8SyYtIBNGzg7R/Y3A0A9SZC9sw5RlF+Z4Ac
ZNBCM2Vg8SQjUJC7pJskzHE/DzwztpBLDOJTHwSPhsFhsyS2WoUq6K6ZE4yRLLIrKQcv/Hv9V6tq
aQKwrul+WNj0IQ91ytnvTHaSO0WtS/wi803x/3Ogw+nnrnuOs+BxfrZCEDR0A0KDWTNp/WG3hGDj
1v1LYSOfo5iD0Lgo+SFXA0ATsY8QtoejMeZrKvN0IBmdufqrUwL+OMCcMHYeupHpif2F0r3UfX8p
LkoMbL8Vk055P9XdSjU2uMRdOvXSIEk9DXrfRxQJWl+sG9t1ZSecx6HyJ6wW5YpXmDqfI1tZJOWs
gLISCtvHKB3BJaYT6tYK0VDjl6jjrxDcy3eh0YnKaGw2Y/ga1fynYiVWoPxbwY17O3qzfFy+dBct
3g1ole9WT/O4h9JaeJshlIgnei35t/nK3NmTTsnH6fqyNB/A+oBUGzOo7pSFIhiZi2TW+BcoBQOg
M5MqdyovatfORzzIkW1SxNzwi5aEMKQUxbXML/ce++GD96onGqVhE6iioOZDwDbOghPgOqFtYJvN
J39wwvzgek4mEtEx9a0Uwo19J88Rh8jzMamboXjPKYveROEY9hmmF+YEiKli09VqGnAZDpzxygIL
D2XfSP3RkOuv5YCTV+5PglwolFWxP59CXGEX/iUdvrWRAjDiP8NnNhxi6YiJUbCenXIvJoHPzN8p
1LgPjrQ7oewqZ62OrU06LL9Xh2tSrP93vJKzZk/yLAg1Hx2jG3ILk3wWDQ9C7wrLgr9IuVsIHEux
D92P9Bqe7OH6HJcgvNYRUkyTqnFZjzc12YiJ5QAoSEdv/Pgmy6ox+MCHeoaKtz6TdJl9OWbhX94D
f4pfY10fH7nsQDqBUAn5P0HqavazVv7zVk+0dCwk2cmEtdteZXcR+fylDw9vlUMf8xwnqFes/k+6
6++tvRAu6D5omurV8LW71Me7irhHvX+JeofuBWtbaRyVL6iTY4FOXP1VKYOm1QgURJTAUXDvUFaA
do2gtwprtjC0Ub4K36luFj27m/tl/32WUt2hdiqcN2M386NKsPzioqcFs0/JAK7g4TV03sfvL0lR
QZ9c7POcOXhtn5NhS4K8XipmkxfzO0shk1oQcTJSgyczfALkBmna3CoKgk7VUrmgc9Ja4jhkZciC
7VLNFglNV6kpQTkmCC4nGoUJvfRZ1+LImiYrJbN3CK1uJ2YohDePDzGRKAYa/xBLDRwRGeqzVV4O
cACXvSoLWaroG3F2MWWjivq7XvsXpCiocvsy1OlxkNc09Ni4Y2v/MUpKcVoZDrbOFxErlEQea+WT
zdlAzwo5xmjoxFCWLaRwPgefhPzMOiClZsgpLnIC+egXypCH2c9ivZfOAZVtkmQy7zbq2ZBDtaxc
RveKmUJSuuU0YHgSQsBtssIDgXwloJeg6c4tvUb75Iq9gTKWPkYIadLRalskj0JN/Fg+tXVwn1tm
n2//TZvkj3a+bszkaBSJvR8C4B2XjaymupN23dlbhmAMswcq/MHXTyMdkNZJLNzAc4QZD6ef7D0k
hAPedrX/WZpfkw/dX3JQp7FAe2KDNJd+nMoAE9gg/MtUdR4g7b1OVYMuevNHnrkUMSLOdYUc1yLj
ixodG9Nn/sWZiTAbYm2EkMOTXyhAebMAs9LFUTaCzjQdQ0iyDL0im5yKNw5sP0EM9JbJHenTfgPh
yh6Sg5t854f+Wh1BrlX3X1qGv4PQZrMwVcebTRyrTKRCJy2j7FLcXt/ynSDXJ6q1vxNsjfKsFI7N
Wj0/XCzXMn1RfP3CnOMDM+3bcl5j65T0vCWhNJDCIJQ2+oSb5RFckqrAZ9RbGWATjZC/PLf4zseO
ivjg+gIq4+AmLpmvakvXURTk0GKvSSuIFwHIQYi4ikkaD74rs7l69orX5ngdiYVvUWYHsHpPiePe
6KSbosEhCLnIUPTrfHPLzjEvKTocegh8e3PcZgu5slIJCpOOCrH5dYLfAIUV+8CmqC2m5Kw/cAAg
NDjNHMHCXEsAlVVKaGvMVZSOr6LxCShQdWEsLjI0M+AK4r9Z8HUyJpVlo/z+xfjBB3w+4JEp7cS5
ygb5/wRHpkWjArumiCCMc7nAS8fWvjOT3+Pt47Q2XEFe0Gm1jwtAbZmCAGa96dhStdtM6aS1E2hB
BBz0D1EmPnsN9NXBv8VcLQO2mokYaD6JfYcnpCIud33KyzAPYC0gS9zc1VkldQrsaRNl9/QqHwu1
rfz988DiMn4PfZEA6BDi785vIIR1H6KMzIc2B7aeq3cD0F7WBDo6qZV7Ir4CrHgtkc0kVmaJZH/l
1/SrRA+/w0ulX5ialAv3lI2eewVo0+wwyTJp+Xh3NfA7SpOXLH0WYfcMIRrVQiVV00BjwZ5Z1QQG
bqOototPBJQI8OgbO+Zm4wfjoujKueBiK0nz8c5d3ZRB9z0bl8JoTUQok8hHENhik0x1Gwv8agul
xSX/kQHrcBO9cwZklOpGhGVAOiKGeT1rgQeT/l9tSpuri/ps+sF3GjBQShAtzlsetAE1ECRiwNn9
vQ9hPgyN1qJyJan1QtjNT/R2Po9FKfawGpsASD+ccTqJQZeQJ/UKbITwvk6QOmQiZ7h1kGXofCx2
s1FDwJDMoEZ/aw2du8WRal0XJ+pH4qBVMouSIq7SHeCiSMWgs/x7jt1Jeq3r06zteJFUg0pW7mwM
5o45ykqMwdgs9BlLXvZFj8AkMURVyja697YRM9wb63amCj5tIndcgWHTxtv+lgRF+fsm3RbL7RM1
PnD/0TpiSsOBY2ZRQ8F7RqZzkOJE1eVXZ2q+WHZ6xxtAmXM8gGIqM7xPIJYcOWbIYHfDyZ7kRZev
J+lIBvCzN3nXFJg8iBI6GHUcyYsB0V+sB1aPOTzXoGKE1U+PTDiPKdi0UKkPRrZx9F3/YnJ27yBv
/qqeCojHLAeh2k5glXpyrJCriRtkTROlq3anPVNScp7nPD0B50SXdq/Qo3lL0Hnhl9JJS/uP2eZq
ApX/3qAFUgS41Rv506EAu+BA6hgpqX3I20f4xIWgmUqPUmb1J+RP6vBZyBeUQPT29m7RFAatPN6v
n61RxDxHtY9F2pyvvaff6rCC/2tQSwBWkEwFOwz3v0Yg88C2xkqDPJkMm913vAxXvfqXFsglt7JO
75GSjf3fz8J+kMsR5eK56/l6dNdyuE5bhjwaobpDFxGm20in/exDNftP17bvnyAMHiAWk9FAPzic
LeS8C0DTACp7iJ0ya7r8nLkDCulLUeAoqFfsz/9RebFYN95OdK68+76Tcgnrhq+oELrIhmgWMTo3
XEOLjUBdmvec/DzVU7oIjG8mdsw+FaEv96FuLPfNpd4tykfoAJm1OdDscBHMEImguXvnYdmcG1G8
xAYW4gkBqax30DKcv2jtM89SVJn8RmKXynxS2aLobsYlvkWpe4Hh493/t1ExTBq97mR0BYYHbmMW
1XwB5/U+yDF722D7IJwevMHRtGz8caVxN/dT2quguCMxHsCuBm2FzsBNXc7CBCUTYGHpejpFu4oF
dOlpXhiSKn8ncIn4e6RrylLprIt4SoRAoe12zaxfR4TncgK4CTHMU2m/NwWFFtqI3zMPAyTIpuzI
7HPm9q7mG1bIxETxDtswl3x97GD5HV0MTXltZA+5F2Euvuu99v3UvqIIMgpxX8hbcWWmunGArKzm
4amF7836ABujEbVciFuT6/nHo/Luq677IQXRq61E82TXJIL6QbbIOfm1fMyK3cj/cis6VAVODXBp
nNUTpT2l6dfFUE2593sUGKexqmo7xSZ4CjLDWcJbCziK1JMBAc12gzEvLuolPIhg4h4Z9R9tG4z/
iR6Z5iwoTCIOwyxXgdYCyLkbm2bKjaIH5k2jDp1pWo8Dx7voti5mUVvJMBpNX2ZWNUzccixr/ZHM
b95whXHGPRIjrdGoADJcA3mwE9PBU8b6pu+WjB9o7dhjzd0bJpCjmX1DWHOqHWnpH+uMYVsyNMe0
+zoidFDPiyg1G6crZ5Qw30PLDVaTuYmINsTC8m5pUCY+LnvqKYbO0TbrePKIkHe2L0boTBSxuwkC
1MXC6ESIzi792RSzUfVGOKwj2AIh0i2PBvgWk3dkBs+FRMd6mIVJXYnVszLhquaPh2rhqASBusY1
eQD4bARvEmBReHk3UPTeTp+I+tp3WYblBg+L7pskqQ9dPiXzA9+Un/UVWKNBsnh8Snbrst8JPcEy
nSqx2hWR3PzR1Z0+wrVo987xI1i8A2KrWjCGoGwzQImccEk8WnNwDMdeZRKugfidZ0sf1E1b4J91
RqoRaM1T9QFwAyOEpLkqE9kJVbS9scaL8cwRr4f1N6JUTLgPZl0Lt1D6K3KYMlHnqrueWNDWb2z8
yWrd1lS2+bjApMuZPq7zMKkoMKN8g3vT6dEvN/WjLZL/02Ry0qDjtA0oh+ir33GwGXb8fglKJaR1
o9CTvaU8Z6qPcdB6mbO1/ZyfumyLfIK/i2R6NTzGvWa8jUu/dcU5i34CxmQNeKROKALXpjzO6Ced
eiUC7m24V65QXbrWtAZ9gapVsrrPo0Vut6oXNqo8j6HqsaW3KT6BiGq8Znvn7njSGFcE6PQZjIWJ
lmxkMHd7BM63URL4SRxpIt94KWG4OWxUi22Xh2gmZ8mlVTu/eCOOsPs4Gm/2L7cN+4zdPrId6NuN
CzN7O/PWQVltPBYMbzJyKZVt2+ogA+HDeAGvK0OATbKkksmS7+r0LfGo3P62aSUUdvQkS2TC9fls
maucp8XNm2hMNCe+PnZlMcFy//CN6y2xDG5JqTDGavkNrEhcnKsmPZwXQUOM3NkPdLeI1z/20PSA
CJWKSR+DbJVg8iqvlp+uIaZD/LY1oeJkDFY9iJTYlVQMb2xLpw7pswcAu+2W5WgOPDVmABJJORA6
t3AQrIGJNJPYfhHG9+r6GJO50IG6OSmZZ/wskdAxV05EhDjz9q+++dbzR255eh85fJkKig62Vne8
DT4DJc19b9dyQMh28UyFh+FaUsGYKzxCl3o7h41rJHUnFM/zZeB7VieUij/dNdSyl6paBZ2kxRec
+/ebHpq1VqQFTGDn1l7AkCRIzalFS0cd5a6OBivoSG6zcrfxGIk4EClHS/8bMIlGZ1/kFOIfHDom
WJyN6k+RjUVu8KEldY6TVbNcqJD2xPN/7gXgvB6s3WtySbD2ErxRbFl4Tl4Rz4tFLNRO2GJ5mDms
DUJepBzY9Knav2p6+z6ZnzpZmMw5xehLsvHfr0d09DS5Yhnhz22Cy0l2RjWnkT34QwAMldGodb2S
K7nR/WCvz0UQumyKZG9qlcUO6ZXg0SeAqs4/boRW8HAZ2ViCLKcix4L5hWaCN5W+x0So1/Wplz+s
pxktTcSfikPKygstlAvC4AQiS8l5k03lvvz87EUeQzOHTxwY1JNvEJAp+X5rK1XPezifwO7GK6hb
1m1688XbezqpaSIF4jFq6qXG8wfjSMJnW+ITZtdhPZYUzhCY5So+pFQ6X5mCd81ghp2n5E7/xT1x
yAih50QgVLQzCzyACKxucVbnJ0v+8u8rYCXkqHbQDtF8y1u8DSDirtWyGFl4FMgFRFm/wk8NETUn
j8XWMQQhMAYUSNU88ezaSVyU+nsmQqVodYLOWXoJSY4JTYbd3AuBleTy/t0sNz+L73bwCppRDNgb
9qkr2mHi+8k9dXxs3tq80d94N6/9b9UAkLN+pnbk0jPMpIUkjf0Mu2yH8K5u9YIklYBKsquIuvy0
TC4X9mN/FZf+kTD8SmSvsxG35NhLNMC5sofUBe94hSoL9b9WqZMkSAipvgrzeVO8DRect/nn0WGs
eBmPQ5KStFb8dM92I9iCNx4QJxwaWwZDYK4ALlsjon19B9IfXnFw+UKB9UoZZ3n2Q/CILSrLvdfh
ZdVtj9GDkWsvo+0A4a2bMySWA+sWueluPx8eJLLK5fNvNfBETDLGS/gss+UGXUHSgceoMWHV1FzQ
9sgKjwIeHV/PSJeHia8hMGTkccp3omDCMyFceD3O7tSmi+RZNhWwpEs35EdYBBRyom1++CKZ7/rS
UPpQF999JINOjU3dJ+BF/4LdjjfY+QcEVe6lKFUlA+HrTM9sJ+/YXsQT3QPHHAMM7yRdb7WVzGyT
zz68QyOI7HknPSHVko7sLjjuBP4vSUBV7OIYp62IrA6H08p9fXFzv+hgU3mReFutjO9LHjPi91Xb
HYVWkmiycTChe6vpRxf0I/WYxNE0jkoylKrNRMv7Cww9T4AQSC/pHSHELmLbZHq/8qw629lGetHY
y9c31k1T6DVk0VLnM+FMJ5FN+daiycGWFT8S0jEqmDGAAWa9VtEOI/t3JAdVHS0k+K1iX+Deac2k
jCYzY4t4NlgcSrxsRDEu30fEHYog1Lx066rJGKCy9Z7xp0CdAO7x3+gOi8uIHB1W1rgBlnlASedk
FXHs/kgBUbpK4BH853hAhu9Pcchgxaf8Vd6mOv89EOAlvJhUCTXFGHg6nOR2GXbA1TopFj+rmDjs
/evniA6o+Mo7svb8U6wTQIq5wITMrLY3ZLnpjZEu8G7npDmfbSvVw08j7e4y7k5RfstBnUTKTY0d
Ce7fL5oazbTeQHgcwb8MjNdu0+jn05n2Qp7jrhbC0Qj/G5woHdtVpkh+J9NgmBc6+ae7oail0IyY
1FxSqTK9wN5EhR4U6hJA7M2yZ8pG+3rz+PtkYnlpkcEhKn79LB6nxY90P+jVOfQIlRFAEIpv25dT
zBrlmRfjB9zdH+iMPEBsjXBBZW1639NSOBFmWaY+/K1irwtCwvWSgjRQ0MWaflASXpp9GO65XyVN
GpZRdfqUwyNEb79q2MZ9XnjLAn4Wkctg79lxUUpEeF4XIXEwSEQykoyJJmwS1EwIt/FJaPbNI72o
nkmUj7gfdN8evNhmhniNlTmiMCk//4oqhppxbEnJpdF1pPHsp39J2Qn/+7RcQhowwHTGUSE3L0p9
k7nzNkuPxd0e71GGUA2sHTefQzIopxuQdnhN/OETGZMrnfjVaHpuMns0YTqP3WpgSTaoPoUthDb0
i+zOhC96tp7gtOHXj5xrOrxzrhfucy4mFIZeFa2MNQOXmxzy2N/3M9Es8ZeEDqARuokUR9TZqsBJ
gmkHYzdaycEIu1+dpUkvYPeOMTUo6wTdq3AJlk++7awIixnkd+zFufnJrYBIxZ2YhYm3kkuJWCYF
qTdWmeJASkHJvEXhL4Rnl2r3GDDZ6hD3VHPzgB4zsMFrSjwpvyZMxbLeWRUFmVmpN9c23JYiJiBW
P0dduXn3wE52hBh1hWTDiX8zS8tM2mcYopSK1QHEjG2VQRBymq2FHP2legkjhfneTs06wi9hQtNb
0vyDU7PT0x2cIInS9nj+TyNTYqZASHmAplzB8PPKgBIIj1c4sWr3bXaZmJRNGChyzv1Qdq9RJMRY
KDNcCsM3neMNW4FqKJb38Sj8avlIR0OZwKG1sKQ9xsYetI23zLoRc65ikogNf4mVhE9Hi5xpAsz0
RsfSFk1R4pT+mTJrxsli3Js+mk0HZ2NltPS4Go2YiR/MZcMmav42WynQ5aF9E+EtNKDqQ6NT3X3/
DK9at/w1mmta9+rBS9b3YYA2iyAckuXry2gGa/836mxuXr+yYGgz885MogXD99cM1qV1/mRgnbk/
h1Ll1fJHzWahS2qH0FBmHXAfpGGUKSQTBadYXrLj65xkunrnw2isQkYm5hTElZzvEKO1724yh7pS
DSKd8uuPNXHNLm7AfzKhsKuLWOdA43opJM51/RG8DbEnMrH1xNy+/AjSsY1hiTOWESd+B35+0AQa
XfnmJ0+79Ocz2Tr4s6yr2gGVIBJd6/nZAfCRVsrsyBl3Wb8a1l6KSNNqbYnNwvTAI/+94dmf5Rta
+QL7udXLQjgO+mGkkkan7wVaPMmgr7hGhzYP5bv8eluDDu7vOY4WjtNxyGFv23U0/VYnaWZKiz5x
Yi5XP9QGaIdNzwKVcO/tmt86tFDV9RSpdyfIrPAv+p1ZYWGNxGMg8xuy/lEQEqcmzT6ewr/8v87G
WX0iVb/g1Z1lVEINBf27gzF2RUyM3E80eJgNW1ZDq3DbdJjrJNuRhTH0U/Hy+2c5hZbsNrUl9YJ9
CYif8TjTYI2DaMwW8yGQ0xNCHdcJ9RsE9Om3HExsuYqlif+R3BnyMKWXJI0cPDAHU6Y2UHqFlqHX
rVRBSBJnwujvmEBhFG3PF/6V7M7IUd7h7FhxmzhKoDmg4TSk908VxYHFIZ6yZbJ65TZtN10eUnl9
+N5mH5FAKxQoksCghFv5fbJ2I9eyUP4SPSCeUvG0P20VDKuFtOHXwkA/BZ7UhmqXYkw7qNruQYOM
IMtaRrGmzMwurYhR1PsM9hYPreRUqzrnnp2/w35eQYSa1pYkFk4Pa0tzonAeWWrwgCVz6a5CUrH/
yT8ZOEHQIVaRcmRrrPx1NQLLS5wh865ClAfzaCuy5klEducW2sGngmqvikymqQZOS2JQSaWUC9Pg
wv/0pU0I+gGk+MGHiONjZQpOozMNDX7R7fLsyXYz9h4cyEPEThkwDZQR+lY5yDLNPL3MikS5jcP9
h09Ivh6FgUwLowqryzpfhl7FPLxyjN3Q23BnMaWArByvhnudDFPes7OQygfXoLrA/xtyNaIJt1Yc
5+7IUNEBrbeM4yMStfsalXs0aTw3TcefptS3fyGwF0MuJmIlG17Is7laxyZJCyUYti4zg3FGI9hz
3oQVl8+w1x4s7m47eV8UUBhFh4aKzVbSfSfFey8DbjxxuAGKFtHY6H7IqqhotraQnfEBk7wpqS/S
vsnVWAg30nq1WIMazDWzwYe7zUq2XjBATzxw6gq/oetr/d6JEIcaACpr+uba6Qq0/dHa4C7tpwlF
YTMTOiNnt44H+IWKsAB0f6tJ2fxCIawRosYUFrVmmB9fsy/kNXKhuPWLaZNIvuDXsDFArFZ9nLMn
3xkiIphpRNm/b1zMOcdT0WoLU1JwlVIejbIyEeSYJ8GGTWFbcfIuY2jhI942GvpwbCok2IkYn7V8
5OlrFr1GrBRWZE5q8x8bxCH802WFdxsrpXAgm2ffaGpJp7v9o7pxoYlPZLnCMpwmqLYyOWxKlisO
NFlbjLMA0LZKb2MVtoLk/o54+glHBVth3I59tFD7xZmZ3gGTSlFd8pGyoqjJeDKBwj2AO6OHGxvg
wGsHoELI22q86/GgqYhb57pAHfc3a83A+vdibV/0fjeFLzB23YJHM0mntqRciws7wz9k7PTowvzi
1a6SlxPdrv7p+vI2bMsIeIK/bJzX1joKV1d6s54oWgvdf2WvOX4SA0S2whLPmnhz8QbJARleQdgc
TY8MfVWfwBRUUfelxftH6kyOHd0B7iT7osijsiZCDglj+mnODoUglgTq466WeF4zfsqxazBikv0y
OsziNgk4Hw7LdOf48xvfEJic4iVXjJqgHYtUTfS4XUI2FeaN5QAjy9CWB8VrZkQ9R5B0KvUQe//J
Udvj3e0NxcZWTUiBF/seHzgkI9O5ApoM5apUpMKTjpL52x3CQrqpcJRFG5PzsKhdYu/ntoLler5N
bVVd5UIEn+sIcLE2L+DeYMrSC17EsqhFOWKasGCbHiMZowtL8FCl5qPsF8gFBPOt4hyFnvKJhoFu
Q0gji+VieP73cBNDib0miszg1tFBv/1iOG8U5AhLVG9pHuXbLNkrvEjYCTnqwnjYEneo16Zc1FP7
gBh2bI0oU4ZeICZgYY10tAexiFxlrbJO7hkO8K8SGplvQ4RlAPR5smXsgLPJKcXDj3M9AQuaQhJb
5hQRdh/GnmkecmVhxxEG4TEZhsEECGCQfnnHWGVpJxLDHniLdKufqVEy/Lzps3db4OkGUx82jdl8
kyCMj3TvhayI2YWxQCym44Uoj9kpiHr/WCtPvZwRRmVLfc2L4lJ/TldVy7YU5IB3v47oW0IKyYAf
nDu2Kf5EVV9suU8iR20ixR5OAAdjhf+30oYj7Huju/vWW65jaqt8KPbSyyahcm7K0LhmyG+33U6r
breFh9zQNo+6KlXTyBcLKpDtdPbpWepKXZv0R3Zb+FeFzFg1tb+sTKYSupHR2SaG6McRYUKYYX9k
ys3uEnx3jHWq1+14obJar03ggmr4C4tckA+OPjtuP9WeAvDdfN6CXw8xUSKVE1r46lzu1/05BXe/
7k+aJbJiptMnyr0h/nOyz0RfEwq960iXeCDYLHq7TeGkyQc3J2nMomz5ngsJiDPXMIh/jcgfW7pq
0ueyN388Qc6nsKEsfkxT8CSi5oib8ZnEUi8qLOWcPirKZRbORlOaDVl7ZWqTTIOKX02ZLdyVoUSV
cmbmBureAgRZpcdMmAxoGVbRJReT3Lumviz6rF3U6Cs1LVbZzSi7W3oR1Pm4CXahfEpne0Gs48gn
lDfI8dwTtlDVerGoqqtJuRVG/nOSUVj3EzKY3CI7tNGpUL0yFoCCNTRzM9hAbqxM4F5o08o2arHa
YeF9zvmZqB/uhheFu8QF2foELJbQ9x3R3HjwOMifXXs7zzXrdfq4NIM6m9ZIC1asclF7vSVY5lMv
Vsh/A5/0zY83G9ow98OFbQFTzpONxja2jpcjPHxfvwC2mieYQqqBz5OS28bYdID2QitUFtbkajqC
du90Ru5mopIqgKsoNoTBDJNLSVBMxbQaQrxP9/RMtRKwc2tw7qxPABorJHwRHdfKRmqpZdXcQiFq
IuT3GOJEBrYXAI9bxIjU2kjWl3UUXRPivmSvl2ZojlqTfM50/r9B8pDTIj+BB2/UbKE/fZYiYQuB
hQZpX+OXeO7WrdvVP3FvzxEV7OFFnulyVodg+WxbslS0gPl6oarzk8EdIdMnYlVOJ4kB9wqmhPXO
KIST8uWnwXGUNFJvpKMRrRaUuYeFrOqYM8TxjdJvvvQkfHpXpboysif01ipVahyZTR31uulUj+mh
zUsynwJKCxsr4HyIXIaDqTXq8cE8EOLp42Wnq9Xm6P5pF8XWBDZzx0mgyWAlDjSTHZ2ZAKlG8Q6a
sFzaWrLtEUvfv7EC1DMBKLJGznD6POaFzcFBRBjwZNVsqXizRSDDyhvEa15uBTarRajMkmAD8aK6
0YzBsw6a3/ntVunyGg7Ob4DIx4PeRrTotGYRd7uwQqTa+Sr95DLCjcdo9Ouw68dyoxhPu8D8A0fX
D+wa7zURQcxZmZyXx0azW+cQSa6BMS9gk6R1maYrofoFTD6RnGsa3S5GTawmnGePbtu75sVwU2VB
7Wa8gZqUYTxW5S7iw05eVvu+HrQb0PNOqLRrtu8HKaskf4w5VSsUjuIGHZ5vKhuRHH8d0LIAV0Zh
w7pbBdvPPKKDjK0TsI8dkIqlshGkLu+4smiNtxAdl5JEXZSNbzNpp2cLDYBKtmb/ilZYiHiPyydi
0GL7lz+5VuI2+TcJDYmYf/V/lsr5Q7ESyhQCR0VJ7tPeQHQrry5E+b3I8dcfwbsUexoqFjTwWQ5e
A6Xa6Amb0wBq45Yjx+1EGqVkfH0oje3yexuCI1tixjVqb9kAFqX0fItGDKUkAj8DehE0MCQAgHVv
cUhe0GtgsZqYvBXwyPCyxhL4V6Zgco45GfwXDdfq84x0e/LdvR8OEV9ZQ3RRAQrhONFrxWTvRhIt
1tSGY9DnhU+3rA1cN6AcoH3zJ4JgCpxr/Acr82NKtyvkXBRmXEPbU07mAd9PLKvF8g/ssfuKpBDj
B2PMgNTt9gY02RWOpPTsf/81loTRzPN9NYk0X5RT0zHngyzYgEWSi1+016hYWfcDopNT2E0HJcqN
3FAu7QufAHG5vwI8/c+p6McI6KIIfWRpMxmexPH+hAGZlVVHsX7DUoOi+idPyjwVVYvQoICNkiZT
ch5lIMk3hhBEiF+INfBu9R+DbB7XN/JP/8pHOUCmPM5SJ9ZtteaPGyE5up0qwMt1HDqnpM1h9n8c
5ZKbkQymf4I49vb73waC37Wf+bbmPh3q0DGicwAwponPHQSM3iNj1yWfvi2eQ9UbkacmaIoFnrah
BM01F3lwcwqLnwKfxrIGIHIYIbb6yxaA2IqzztVFRx2Dn/AJwzhggQBEaCMpSD2Od+BCZ0YuVD4I
MoUiL5HcFijEnDzWDiN+8IS3kGHjNHTFckJ5RCnNwpVvGvzmPmHHPMt7mPvmYHahnLmq2/4X7Ljp
rBqpsU0njbijwF6lKmSjGOJMiRLBO7BPIZSZ+5WAVopBed8IqhB+a5/RHZtuX5KBMfTioQqO948R
oo1Gnj+f+B0yc+d8VMr5cWPTz+YHaD1ppyXonreUI7Kxfsz4zTwGfbXjmM+tsETW5c5J/oK1ilj8
5XYj+Pt2+yiqR7mng3IRzDlnaVz503JaMOIxBfHDeoDtQPEmvz3KY8qWFDZgN6OG8+p3JDx7oChW
2y4hKQUSA/QW9mMeuaz7CPKUOgKlRE3Y4hkzImo5Ufq6wmdqy+dxyBvkJGEJUdJvIZkQg92UwWCU
l0Ar3xFeXecNrReilVoVyIdzlilVqDXzi1rAqImBrI0GbqTF2Nrjb4NnbDsq54KIXsSoFw9CQ64i
h8Vs3OR+A7Fn0rGgfDvL0Gc/l61yy4VtgqVfB2U5s1YNwMT9sHD8O9wDd/VBeboB6tsGIn9b3Dqo
hoL4XDKDVATvurJXEIAQrl1h2gbkbnsyDFKHhgflKh3Aj1xGifp/g2c2WSo2I70wfSKix0nS80mY
EM4Eta8FCWHX6lF7cryZwrG1cRRFIWB1UmmfHqA1W+0rLk9492sNlB3RezycWw5lQbXI3DsXM2q/
o8DqtvCQcqX6nPaH+FrQeOuFu22m+1Dwqw6E8jNfAGHAEsfbR75008HOVuktbPGtwlqRVbk2L7fP
4KttK78EbyP1RdjNovc6rm1KNG529zDgYh1rcN+h7zfR707PdlyQfd8ovfLb7hezxRsSMo/G9vY7
Rt2O5wpyduCNxTR55Sz6rXKTr/ycJiiohkZOfMRGvcQPqCHyqbqgB4bC7QE/+7Qeigtpe8zrjkfG
ISXPRWL0nGtXP5D7RcSRGmB0wtW8M1g3ahcDV/wqY2gIV4LWLy92FTOYexABvU0L6FewyZwicPij
ivOiMyJsbmR6PqMh4Qt54GlCTufgY1/gWbp70xgP+43AMomLeLxkqXLImiwe3FQq0G3uX8lgqOge
oNsU7f2Q8iQt4T9c+k7lIUBX19p8FcUJoIsB8QUY
`protect end_protected
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_fd73_pcs_pma_0_gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal is
  port (
    \gen_gtwizard_gthe4.txprogdivreset_ch_int\ : out STD_LOGIC;
    cpllpd_int_reg : out STD_LOGIC;
    cpllreset_int_reg : out STD_LOGIC;
    USER_CPLLLOCK_OUT_reg : out STD_LOGIC;
    rst_in0 : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 2 downto 0 );
    DEN_O : out STD_LOGIC;
    DWE_O : out STD_LOGIC;
    DADDR_O : out STD_LOGIC_VECTOR ( 6 downto 0 );
    DI_O : out STD_LOGIC_VECTOR ( 15 downto 0 );
    in0 : in STD_LOGIC;
    i_in_meta_reg : in STD_LOGIC;
    i_in_meta_reg_0 : in STD_LOGIC;
    txoutclk_out : in STD_LOGIC_VECTOR ( 0 to 0 );
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    RESET_IN : in STD_LOGIC;
    DO_I : in STD_LOGIC_VECTOR ( 15 downto 0 );
    \gen_gtwizard_gthe4.drprdy_int\ : in STD_LOGIC;
    lopt : in STD_LOGIC;
    lopt_1 : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of bd_fd73_pcs_pma_0_gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal : entity is "gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal";
end bd_fd73_pcs_pma_0_gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal;

architecture STRUCTURE of bd_fd73_pcs_pma_0_gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal is
  signal \U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg\ : STD_LOGIC_VECTOR ( 17 downto 1 );
  signal cal_on_tx_dout : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal cal_on_tx_drdy : STD_LOGIC;
  signal cal_on_tx_drpaddr_out : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal cal_on_tx_drpdi_out : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal cal_on_tx_drpen_out : STD_LOGIC;
  signal cal_on_tx_drpwe_out : STD_LOGIC;
  signal cal_on_tx_reset_in_sync : STD_LOGIC;
  signal drprst_in_sync : STD_LOGIC;
  signal gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i_n_24 : STD_LOGIC;
  signal \i_/i_/i__carry__0_n_0\ : STD_LOGIC;
  signal \i_/i_/i__carry__0_n_1\ : STD_LOGIC;
  signal \i_/i_/i__carry__0_n_10\ : STD_LOGIC;
  signal \i_/i_/i__carry__0_n_11\ : STD_LOGIC;
  signal \i_/i_/i__carry__0_n_12\ : STD_LOGIC;
  signal \i_/i_/i__carry__0_n_13\ : STD_LOGIC;
  signal \i_/i_/i__carry__0_n_14\ : STD_LOGIC;
  signal \i_/i_/i__carry__0_n_15\ : STD_LOGIC;
  signal \i_/i_/i__carry__0_n_2\ : STD_LOGIC;
  signal \i_/i_/i__carry__0_n_3\ : STD_LOGIC;
  signal \i_/i_/i__carry__0_n_4\ : STD_LOGIC;
  signal \i_/i_/i__carry__0_n_5\ : STD_LOGIC;
  signal \i_/i_/i__carry__0_n_6\ : STD_LOGIC;
  signal \i_/i_/i__carry__0_n_7\ : STD_LOGIC;
  signal \i_/i_/i__carry__0_n_8\ : STD_LOGIC;
  signal \i_/i_/i__carry__0_n_9\ : STD_LOGIC;
  signal \i_/i_/i__carry__1_n_14\ : STD_LOGIC;
  signal \i_/i_/i__carry__1_n_15\ : STD_LOGIC;
  signal \i_/i_/i__carry__1_n_7\ : STD_LOGIC;
  signal \i_/i_/i__carry_n_0\ : STD_LOGIC;
  signal \i_/i_/i__carry_n_1\ : STD_LOGIC;
  signal \i_/i_/i__carry_n_10\ : STD_LOGIC;
  signal \i_/i_/i__carry_n_11\ : STD_LOGIC;
  signal \i_/i_/i__carry_n_12\ : STD_LOGIC;
  signal \i_/i_/i__carry_n_13\ : STD_LOGIC;
  signal \i_/i_/i__carry_n_14\ : STD_LOGIC;
  signal \i_/i_/i__carry_n_15\ : STD_LOGIC;
  signal \i_/i_/i__carry_n_2\ : STD_LOGIC;
  signal \i_/i_/i__carry_n_3\ : STD_LOGIC;
  signal \i_/i_/i__carry_n_4\ : STD_LOGIC;
  signal \i_/i_/i__carry_n_5\ : STD_LOGIC;
  signal \i_/i_/i__carry_n_6\ : STD_LOGIC;
  signal \i_/i_/i__carry_n_7\ : STD_LOGIC;
  signal \i_/i_/i__carry_n_8\ : STD_LOGIC;
  signal \i_/i_/i__carry_n_9\ : STD_LOGIC;
  signal \NLW_i_/i_/i__carry__1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \NLW_i_/i_/i__carry__1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 7 downto 2 );
  attribute ADDER_THRESHOLD : integer;
  attribute ADDER_THRESHOLD of \i_/i_/i__carry\ : label is 16;
  attribute ADDER_THRESHOLD of \i_/i_/i__carry__0\ : label is 16;
  attribute ADDER_THRESHOLD of \i_/i_/i__carry__1\ : label is 16;
begin
bit_synchronizer_drprst_inst: entity work.bd_fd73_pcs_pma_0_gtwizard_ultrascale_v1_7_17_bit_synchronizer_35
     port map (
      drpclk_in(0) => drpclk_in(0),
      drprst_in_sync => drprst_in_sync
    );
gtwizard_ultrascale_v1_7_17_gte4_drp_arb_i: entity work.bd_fd73_pcs_pma_0_gtwizard_ultrascale_v1_7_17_gte4_drp_arb
     port map (
      DADDR_O(6 downto 0) => DADDR_O(6 downto 0),
      DEN_O => DEN_O,
      DI_O(15 downto 0) => DI_O(15 downto 0),
      DO_I(15 downto 0) => DO_I(15 downto 0),
      DWE_O => DWE_O,
      Q(15 downto 0) => cal_on_tx_dout(15 downto 0),
      \addr_i_reg[27]_0\(6 downto 0) => cal_on_tx_drpaddr_out(7 downto 1),
      cal_on_tx_drdy => cal_on_tx_drdy,
      cal_on_tx_drpen_out => cal_on_tx_drpen_out,
      cal_on_tx_drpwe_out => cal_on_tx_drpwe_out,
      \data_i_reg[47]_0\(15 downto 0) => cal_on_tx_drpdi_out(15 downto 0),
      drpclk_in(0) => drpclk_in(0),
      drprst_in_sync => drprst_in_sync,
      \gen_gtwizard_gthe4.drprdy_int\ => \gen_gtwizard_gthe4.drprdy_int\
    );
gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i: entity work.bd_fd73_pcs_pma_0_gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx
     port map (
      D(16 downto 0) => \U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg\(17 downto 1),
      O(7) => \i_/i_/i__carry_n_8\,
      O(6) => \i_/i_/i__carry_n_9\,
      O(5) => \i_/i_/i__carry_n_10\,
      O(4) => \i_/i_/i__carry_n_11\,
      O(3) => \i_/i_/i__carry_n_12\,
      O(2) => \i_/i_/i__carry_n_13\,
      O(1) => \i_/i_/i__carry_n_14\,
      O(0) => \i_/i_/i__carry_n_15\,
      Q(15 downto 0) => cal_on_tx_dout(15 downto 0),
      S(0) => gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i_n_24,
      USER_CPLLLOCK_OUT_reg_0 => USER_CPLLLOCK_OUT_reg,
      cal_on_tx_drdy => cal_on_tx_drdy,
      cal_on_tx_drpen_out => cal_on_tx_drpen_out,
      cal_on_tx_drpwe_out => cal_on_tx_drpwe_out,
      cal_on_tx_reset_in_sync => cal_on_tx_reset_in_sync,
      cpllpd_int_reg_0 => cpllpd_int_reg,
      cpllreset_int_reg_0 => cpllreset_int_reg,
      \daddr_reg[7]_0\(6 downto 0) => cal_on_tx_drpaddr_out(7 downto 1),
      \di_reg[15]_0\(15 downto 0) => cal_on_tx_drpdi_out(15 downto 0),
      drpclk_in(0) => drpclk_in(0),
      \gen_gtwizard_gthe4.txprogdivreset_ch_int\ => \gen_gtwizard_gthe4.txprogdivreset_ch_int\,
      i_in_meta_reg => i_in_meta_reg,
      i_in_meta_reg_0 => i_in_meta_reg_0,
      in0 => in0,
      lopt => lopt,
      lopt_1 => lopt_1,
      \non_pcie_txoutclksel.GTHE4_TXOUTCLKSEL_OUT_reg[2]_0\(2 downto 0) => Q(2 downto 0),
      rst_in0 => rst_in0,
      \testclk_cnt_reg[15]\(7) => \i_/i_/i__carry__0_n_8\,
      \testclk_cnt_reg[15]\(6) => \i_/i_/i__carry__0_n_9\,
      \testclk_cnt_reg[15]\(5) => \i_/i_/i__carry__0_n_10\,
      \testclk_cnt_reg[15]\(4) => \i_/i_/i__carry__0_n_11\,
      \testclk_cnt_reg[15]\(3) => \i_/i_/i__carry__0_n_12\,
      \testclk_cnt_reg[15]\(2) => \i_/i_/i__carry__0_n_13\,
      \testclk_cnt_reg[15]\(1) => \i_/i_/i__carry__0_n_14\,
      \testclk_cnt_reg[15]\(0) => \i_/i_/i__carry__0_n_15\,
      \testclk_cnt_reg[17]\(1) => \i_/i_/i__carry__1_n_14\,
      \testclk_cnt_reg[17]\(0) => \i_/i_/i__carry__1_n_15\,
      txoutclk_out(0) => txoutclk_out(0)
    );
\i_/i_/i__carry\: unisim.vcomponents.CARRY8
     port map (
      CI => '0',
      CI_TOP => '0',
      CO(7) => \i_/i_/i__carry_n_0\,
      CO(6) => \i_/i_/i__carry_n_1\,
      CO(5) => \i_/i_/i__carry_n_2\,
      CO(4) => \i_/i_/i__carry_n_3\,
      CO(3) => \i_/i_/i__carry_n_4\,
      CO(2) => \i_/i_/i__carry_n_5\,
      CO(1) => \i_/i_/i__carry_n_6\,
      CO(0) => \i_/i_/i__carry_n_7\,
      DI(7 downto 0) => B"00000001",
      O(7) => \i_/i_/i__carry_n_8\,
      O(6) => \i_/i_/i__carry_n_9\,
      O(5) => \i_/i_/i__carry_n_10\,
      O(4) => \i_/i_/i__carry_n_11\,
      O(3) => \i_/i_/i__carry_n_12\,
      O(2) => \i_/i_/i__carry_n_13\,
      O(1) => \i_/i_/i__carry_n_14\,
      O(0) => \i_/i_/i__carry_n_15\,
      S(7 downto 1) => \U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg\(7 downto 1),
      S(0) => gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_tx_i_n_24
    );
\i_/i_/i__carry__0\: unisim.vcomponents.CARRY8
     port map (
      CI => \i_/i_/i__carry_n_0\,
      CI_TOP => '0',
      CO(7) => \i_/i_/i__carry__0_n_0\,
      CO(6) => \i_/i_/i__carry__0_n_1\,
      CO(5) => \i_/i_/i__carry__0_n_2\,
      CO(4) => \i_/i_/i__carry__0_n_3\,
      CO(3) => \i_/i_/i__carry__0_n_4\,
      CO(2) => \i_/i_/i__carry__0_n_5\,
      CO(1) => \i_/i_/i__carry__0_n_6\,
      CO(0) => \i_/i_/i__carry__0_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7) => \i_/i_/i__carry__0_n_8\,
      O(6) => \i_/i_/i__carry__0_n_9\,
      O(5) => \i_/i_/i__carry__0_n_10\,
      O(4) => \i_/i_/i__carry__0_n_11\,
      O(3) => \i_/i_/i__carry__0_n_12\,
      O(2) => \i_/i_/i__carry__0_n_13\,
      O(1) => \i_/i_/i__carry__0_n_14\,
      O(0) => \i_/i_/i__carry__0_n_15\,
      S(7 downto 0) => \U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg\(15 downto 8)
    );
\i_/i_/i__carry__1\: unisim.vcomponents.CARRY8
     port map (
      CI => \i_/i_/i__carry__0_n_0\,
      CI_TOP => '0',
      CO(7 downto 1) => \NLW_i_/i_/i__carry__1_CO_UNCONNECTED\(7 downto 1),
      CO(0) => \i_/i_/i__carry__1_n_7\,
      DI(7 downto 0) => B"00000000",
      O(7 downto 2) => \NLW_i_/i_/i__carry__1_O_UNCONNECTED\(7 downto 2),
      O(1) => \i_/i_/i__carry__1_n_14\,
      O(0) => \i_/i_/i__carry__1_n_15\,
      S(7 downto 2) => B"000000",
      S(1 downto 0) => \U_TXOUTCLK_FREQ_COUNTER/testclk_cnt_reg\(17 downto 16)
    );
reset_synchronizer_resetin_rx_inst: entity work.bd_fd73_pcs_pma_0_gtwizard_ultrascale_v1_7_17_reset_synchronizer_36
     port map (
      drpclk_in(0) => drpclk_in(0)
    );
reset_synchronizer_resetin_tx_inst: entity work.bd_fd73_pcs_pma_0_gtwizard_ultrascale_v1_7_17_reset_synchronizer_37
     port map (
      RESET_IN => RESET_IN,
      cal_on_tx_reset_in_sync => cal_on_tx_reset_in_sync,
      drpclk_in(0) => drpclk_in(0)
    );
end STRUCTURE;
`protect begin_protected
`protect version = 1
`protect encrypt_agent = "XILINX"
`protect encrypt_agent_info = "Xilinx Encryption Tool 2023.2"
`protect key_keyowner="Synopsys", key_keyname="SNPS-VCS-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
TCSZ2Ye5IRfHavlF8Mno1PI9xixWuSiNh3ssU1FQtkjW1fmNtc2c3x12slL242UQayI0rzZTqe6S
edtecLHTOnzxXpCZjjU8NFmgLPerTSDZ1W5YhyIi9j0Ap4YBpvaA1ojM0+r0Cx+dMOXohQGeyljq
+fnTaFTUe2678DxpqHk=

`protect key_keyowner="Aldec", key_keyname="ALDEC15_001", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
NIzZVKMB1/8UX2qb4BB+VXCafEKXsrn7axB1cJDPqDCzSyt/2KG1NEEZTDHZVzIr8Bf9501PyXmL
VowTAAXX/RopKyKOM1xJN/qLtqXxegH2a4dIkUxDIIclIcbv/smna9VCwI7m6JhrnKsNciTTilgR
27S/h6JPpZsZAEmsNxxTC70WQhQSM8TlHJjZg3KDc5KTnvC/mVTk6I05U6x0Bdd1YR9GBvhwRqhP
B1ukL/1JVOwR9Ce9p+EHFE/xyApypCjQPGwq+8IFQgS8wltVZHX6eSMw17Q0wGCY+LHduRTA+abV
LvAR0NPf7PKQUSCECe2mBbLPO7wD4BO5RAkJeA==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VELOCE-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=128)
`protect key_block
udw4XxxzcaDNM1qWnRgZ2JEM1MMqnKwKVqha/krU9EyUAsyATjQEMBqjlOHw5QXMU2jjizlL20Nl
h2pF7iKo1S+7TS54Y/UIJANp+Dl46V/qfy6/yBnE4YclHON1k0jRao4C6T951tgXuCAIQEmXbr87
aJfL2dNqORH+TDKUBdc=

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
JFe89rPDaiIUicPDNoXCg8pJUoYRyVDoW/5yE4T0Cp9xDHtuIyKQVbC7jVb92OsgJ5GHDm7DH2D2
rYZKrdCIqPt2jo7DG6bcJuDFcisZb11HLlYWNsK2Vqs9DdsTPViykeE05CD5AgfDxb983x8F1meK
w8zjeGoD44djsaRA+lvP1zLhl24q5LWFJdPSyIT7uWZwhxHqlyJu85ToXLuwZQZO76Mp+1mitxDy
vleizC5rnk/4hqxfEFS21Qi1TwCz5hdU+H3nA3dTe1KRY+obbFP7sRWKfmr9Rcf9enRvbaEbLoJA
9ADkl72jc1Aqlnd+YCGq4EmbElbWLxblpamncA==

`protect key_keyowner="Real Intent", key_keyname="RI-RSA-KEY-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
IV5qOrW4jXfiGt6hz/YcNm+/H3ij0v503CF3Kvut91tUWldzNzyLt4pIZEWEzSmn6RcpcLNN88po
1kt45UdSBz+mL5HDQaw4J+VGD/cCBmW1jnOclCf82kwju1MIDfa2EKicjqaykCUROxV7cwg07FFp
clLfIwd4kxgSWnGzeZi1IGezx7OpBsAkBTz9ha4WttEm0+D29DF9O4GaQl6q8IBeA0QIrO10EESt
slfRi2evxdOeTZBVFoXU91OszneH/prZqyCsHeyvTa8PABTZ+Y4CH6ICZCXRn7QTNJgoYSGABuPs
87saNJgzomjyaO6IzGl1fBgMIsIurKw90DE8Jw==

`protect key_keyowner="Xilinx", key_keyname="xilinxt_2022_10", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
Eek/EeBa5kEiakvxzHC3fZ0NXCsvWnLN8FYKLyImepfBUv2jdVDY2j6Qs928DJaMO8pBuO9SGcu3
47rhcN1DAjZza5Ac83W24fngY1+YWblivVc8AoggXS1t2Y7Dy1vf9+ZxUdOvq63sje+fDJxapZwK
3HQGdtBX86RTaUS5K+HyI1FTmcIhUYmJWmxQjIxLla7FF1QZ4XpTCfqAG5i7ZKlYSoDFb8sjCRG4
XWFuk1dbL2UfZPxXZ7XHIm+03Ck/JsHtsjLCc8oTB/9MLom2HX9SjX8H6tFbEXR1NatCFWQ04JKL
kHSYD/xDlwjhN9CRvowRhNJaYSmKQT646hlNoA==

`protect key_keyowner="Metrics Technologies Inc.", key_keyname="DSim", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
gaID+cgqOdyoJPDKM9JAyimEjoxNakxuNjYf52N14HEyn4NQksF7thq/bXWc82vmfdc8aodx1+ky
i8uuKszW1WwV+apGSqk7YXBCxx3ACfMsPzNzeDQ2HVzGfznpQD80Eu7I7iwtz3k5Mr31iaeM1kQa
oddk6CkVESI8CD21PQHMVeu0LKLZJp8k8NHf3i0UOXsP5o768iecieYQh2VYXZ6HORDDyd+IpDB1
CAFBZctXco8C1w74wCB0LXUSYInc5ythxBURkPPTJ1GBuXpoQGZD2sNiI2Htl0y1toEdfgExWZ+0
+4Docnd9TgOGhAhZzUcj3c+6cQNbgCB847/G6w==

`protect key_keyowner="Atrenta", key_keyname="ATR-SG-RSA-1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=384)
`protect key_block
tEBTlBoXowC0cOrrCu9pEZ6t9FjMS6GWThbzsXMvR2xb9HBcccdvXT7EfASM09KkNzvlYoyNBWct
0TRl1BNzzlomu3G857U6kezS+CCRF/K2qOhhxHFxEfuM0qblRVdNHoCGGMM4PkE/rt9M7IqYoXQg
WOHI1ydpZZn08aVL9QYJgz6ZuVHNLwSpL6rjFFDXV1cB82gVFBkRP/0NxpGW2WH6YA/MJ0czV0ji
o0umOWluEwUObdytKX1lfuNYimI0ziWrovqq2osL8J7NBKDUl2R6gJ51DObsTBgC8uyUHVibyNHy
nhzTpwcBeeXdtAueCg1BlHDIwglcMUdy0sBZEyHM/CLzpxgr1A+uUcmzlWx1drrc8lRNwGMFDDJQ
9OzoHBABtNt8N3bbO8A+rE9HtsjMVr1TxHhUTxBhWcypwra+xzsGykln/IP3JBwwQR0+d+V8/Vec
5Bh03crJTvJZUbYidozNoaPOfnHi0NxFDNdL7L1i75T+H6bqeE1ADR/4

`protect key_keyowner="Cadence Design Systems.", key_keyname="CDS_RSA_KEY_VER_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
GM0AtcDH85MjCjnA/pijf0ZCJap8X+OYUX7W1StOwznqG2XPd9DhtvTyqD0c8/7BTdeCzGUK5iqe
QiGwEcy1dCrSVZW0KtjFXllkYV2ai3/Qn7Bgg1YuzxifEFKe6ClTsByfgjqRdyZeNSAldwvx9ZtT
0ZhijV96K37zXwfXFeKDmxOZOV553ovWfXGekaS1EPmSluoDYBMQKc2XV+ZUXR7n5NI/6E3QdK7K
utsZyrFYyJdYW8Po28hQf1nWeQP6+PxQB6wi/P6sUzudntNcQ7uLRr4PTz6twPPqYwUF+7YW8baL
p/2EFPf8y6fBb+DOBCnzmGZvmq+M2qQot14r+g==

`protect key_keyowner="Synplicity", key_keyname="SYNP15_1", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
Ot2lizvbpt8emXxoZl10oi4H/aTQTzrHDg0mf7DDs3BS7iyFsRmaQCG/BRF/mwjlw+EbST4/x/DJ
d6Hf6LIa6mllnMD6G+uVHQ1z31eASHPw3m+WnPMr/zCNuebPcDitgiXWmq3SAS9byYvxiwcDvjn6
CMh89pvlx8xLiFUoo5j/lAPe4cPBJwSMleQLLB989s6rByi0lVW0QiLTzakaB8DHBMvhIYEfi74m
Lxby6+nYRGrAUKPOemP0Ag/LW83Eup/Wa0jVOtxzlj3foiYhg2mWCt2zyFhgQsDA+oEsDa/KZc0F
OUzOI8vFDrwPmYRwd2ejFI9Nz3/1mb05VQmDRA==

`protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-PREC-RSA", key_method="rsa"
`protect encoding = (enctype="BASE64", line_length=76, bytes=256)
`protect key_block
OamBwohUIPOIa5bsJvu3upqnGl4f3jNYS35bg4S059C9qVDgQJcw/it81deNA5zFvzX3Cq9CiO9K
zl02VsdpFgNPjSwEO8F47LJZ4fHx99EmESBogsNwUNitzkuYTLCb7F7ZF2WSJExQ0KsYt+TRp2UH
yQEvpM1lHQYUXxzjw08qUI5ssSnOsQFydvP8BwA/6aGrVJ+LuEgPVdMqLBn0EeAmRsynxJ7OhPGV
DlvHQwtVuBrkvjQHED/Ye43ZIeWPm/xOcjNfZjYeOvdEJqTbaviR0Fo1LFx8EX80uvdFeK55ywDN
wzoZ4cVH87f6VwR1xHdo0JpVxrajZpSZ0jPudw==

`protect data_method = "AES128-CBC"
`protect encoding = (enctype = "BASE64", line_length = 76, bytes = 17696)
`protect data_block
xvkxl59mt18NBotmGuHJ9q5Hmz19xKeWDLFgWDwdRsQ42eVdNMdYEP59/HW9NveoZ+1Km4pmjEMH
lNutCXwTsGeJKUp0gLmR13Uac4ZX2HbnDWMr3QAdiVOwyzYCKmmwDMq3CnGXy9QBcHnOBIlgB3Vy
lkq4mBqtXkeYDCB3cLvLqajTvjlTFZV8Um/YhHBcrJs7jgSinK9SbsE/9o/nrzeOfhUz2aDifjJ0
HR1QA5W21MX4EgMWUcI5R7fAPHHwuUdhhf2u8ht+Ktb7SPkE9UObuKwHOURe2MvHcn/q1AaBi6Bu
V4/iBJmdVPxo8mE1SCFPiczPePz3/Gvv7JxlOpA/D7/OSLXLj3I7oovK+Wxz6MuzPciMqK1hzEU6
Jdmn+JLysDFOxD2QSZh976JqgNHqZ1v5iHm5ogBfwfAtF7GhHMgcBtzvLkBJc/X8eHlaeVSyIhJp
OmXZ2zrnpTkoHvwJFoZQKz04X/GvuqgkszVGAHetjTZgx8u/97C1wgoFnIFp7V0mDL4xT/52qBC+
MNLSiPc+At0/snH+RnDs/HHTN5eN/sZGOWBtUmbSr2GkY7U+WVnjWB/n6LNZc3K39v/C4UUNUUu3
iTUo88Whb2hlIv1TZmKk//z7HXdp1UiQHE/PpQw+1g5uuvhGgzhrsvewz+w7rpW9K2ggmeDZqxXB
PHpmiRC8Ma6u3BDANaetmUQf8CrHj57vfYF5G4covdy2A9J7kcpzPUDNtW3U/nE/h6sy2FomVRhF
ney6D1rAvI/kMSDGh3s9ZmzGHTcUF1oXsFm/pAdLFKo4zk1lB6UhA631/YAbNoQeqGHB+tGPTeCs
j7GFNIRYdCYPuaIdmfMS1m/Wwpcv+cTI5XYKAogeCNYz1n2dQTzATlMjn5Mu/bX34HOOIOchdybk
lkuauasynhZJ0GjwRtIIAsGURFMPqRqH7v1t3nC9XfRHPLO5FSdaTiODnbQ/bCFNDKp9LeAMVz+o
hcc16CIqyxa76uNTj/Y9eNzPXKMb7jx9HqpFhn4f2ZKL41tNG2R0OoL30QF1KAkyUX/vtPemSE6E
DsstNCgYwHoEa4U8Uq7r1nZX0KWEOP5B/Js5pl9zMbAmOQg4J0oj06D6n2SrEd/42vGybuNoiW9v
3975F/TrYr/8p2a4H8L50erS7CRlfANMPmhDffPu2fvbctOx9mbPWriNwHsLXGiqId0fzex9oLki
qIC/XPX+gzdhjohUY80KHgjG6xMtWbS30nnwzbtfvEX1VT5/Lwo3iEkuIeljCu3MzoTgWNPzCqeU
M20hugGgx+MwmZmeJ8rAgukkT1SVd33NpWy9ZNiHscFH3dGltVaIpz8Cqj6bKOcNEea9CX2srqqD
/V6PCy2ZuXa2axDgp7NgkL0XLJEg6kmhUPYFQkwVxBME/CHhB3+z8B9GWofpRoO2IIzh4vZKH5c5
JyeyATs1lnOrDjrZF+ovPaQdrqYLSWGei3mchzKH73OSt7TGNjaZNXL8NdocDGKquWQdhy1YEzuv
0yJqoE6NwsuTJou6GMPlTU4DFU6tos30JUz66+Kq3u/hA1bvH0B5FWjT7c7y+hOHyZGkYmfDnW5t
hwOI8TwgwVSiGU/DKSuAblJcuXlWb4VCMZ2vGyTSC4NKIVK9w0u3RhfjoqcJtM4rmMsUizLEou1u
/ejH7/ubkO6HkZ7msWC3RAiEFsBGXaeuOH9Keee66z1BIvT89kpUhc4U/b/wSqeJQ+rlEjJz0bqn
VIFs8hOLbIOeKBBbatul+Pp7VQeRDxaScQIRlm+vjRsW4TKZhL0ZoNqrHHa72jvzL3xlQG6MbYiu
ZRsozVEaIwvdob3JJd/6CGvggh/0I+T43L3R9sLasvAp0v5g5UPIA4VX1NDarbX+eNKZuVh2tuCY
Im2TaVMtapKn+bajCmi4pvmgiXI/jq5YDhx8qKMKF3tb6ZCxIgC2pG3onivvFP+CFjytOf32AaF/
osUarMLBxS2G8HcC9qTFfBMg65mzAU8PzG1ml0VPP3AqFtrTG8YDaAt+fC/i+9Wg0fLvgnct7w2v
MpM7+2AWYl9PriRY1CABwdO8pT7O63tKKA6thzPxMqWyK5na5eklWGf22i82IqEgkS574P6Rw4gO
+K+q1qaaajZTvCt4kLxqMbqJyr+fv9abFCwGOw4mhuEFcyxxjN3G1vpb6oAljyEZkSc0M6/ll2Qy
hKei95GYqVZSqriyEjXAclpdVTIkIJ0jqlT4Da1nih3czIK8lBIKzcCu4JVzP4iQMHTkpjkVpWiA
84zI1Ojc24JbS5Fe1LT/qmLiWJ2JNUpDviFFRlC8C5eBoPxgulhsv9obxXRHlQsiGf9Cf/JUFKgA
03ygRb6reorFOw+rF8fUut0nf0RovLZ1dPEmuBb7+N+sC8sv2ncIoaI9IgjLnIoixbJGEEFMr7FH
gz0Xvh+2A20rw7XBJbaXNMiyanmTdCbF1lQguUXm1TX6/u6wWCNLKUamUlbjSRWAuETW3Tpb5OgH
bQOV47yOpk0spThtzuTinlpoeOX+ZxZKOqlR2CuHwqt1EGromH7CB2HDHCd8Y6HWkxE2wOA/PLGm
FJAjPU9E9VwY+EUvlNOXAo0Gbyfh3b3jHI1KIkaBkZ67sutjmh4aBlrk+nUGOrnHvbgk1FvuBBpU
LUltYXyNKxjoTrJpEyqNm2AXegYmd9JGzmU+oaySTaH3oliT6q6akg1BePzvYrk0W8VxGcYbxFZf
mAF5DnwR1k+OVu3Kuq/2HnGtyvxvmyPavxF0/0R9gVn8oPRqDMXtZpO6Gt0JJw2iWuHPqlOI8Y+Y
ll/CxzfhfvJXT1lXyM3hwx+8woh9RjlKPWSo9XQtpUGBLm14YElqwLwL8GLdK9EPu6RnIw2WfpZK
MACeSyX0Icti8KEEnBg6xNLtoL9k9f8Jdna2swWiKof7hu7CdxeqYYWmO0g973awJddYEHNw62ky
0F9pIiSIFDSkQ2SlBGIGfgssDAV351qsba4xVU+Trh6B0nuxzQiY3wm/k+aSYEF4Ch3Y0U4Z3Zo8
vsht+kGlx/l+Gzadt5WGSgSiDcCipzSKLuSIRcARruQt+lrXl7KzLO9e2YSoAmdqPPd+0gZFN7WJ
h3BNBQBEeihKez8Kx4sEVV49kuwjx4zVogF6yLV8GiXL+QKpRvfXZrdEf2HrEQMwK6cFUrF11KR7
MSDAJ3jefLpx3Vrj+sxgv3AXYfofr3gq/t9+UjUNX+hSsditQykMg5KkK6AeV0e+CVwtKt0L328M
3ouBM7JOzdaT/sVFHC/UYgyedVdxYWoNnldSGuyIeBIfyRX828MJI4wv7XyqaVbG8Oqh9Ld58OGE
VF2P0rKGYvkIJCnvOGwg8BlXiqdIEwPTiIVjhvM3tVsfS/1CmLm/2nfU/gEUpDqin3c2PBOdNPGl
9hUiAV90aZ9cY4HS6mVXG6qCTy/3XXYlN3Q5nTuZTXYZZC3JI8JzSZ8B0yVy+3weCnaW3Se1SRg/
RJvVOebcIG50ArdyRkhmhFRe1mDRIZW0O7OatNn1q+rzE5pt3/C7rpeEiG22w7XHya9ZEgsAU3q6
5D2VJ9/oPPHYpB9KTxHM2jldwD85jFZkzXORT9IyDXt0j02oZmJ8bJVXqEu5PxNo0Wqhsrb9cYpK
jEOaCCN4YXwaVot/Dj2+q6ABqmgtkQBjpW/l23EadXKjHL1PpmJnLrvBWqfR0iXA8IOMaGaQ0B5r
n3Q2WfHU26TTju/FDyNsZff4qwNstylV+jiAjPb3R3a/pHMFK89XwlPvKHg+lcV8tbj6ta56OXa1
nb/eq9V0rDwpMjxBKX8OJFFC3qwi5cdYf3AOiUYDNH/lvbp8IibozR1Z2HkosIBekaa2YyxTuEHo
ZjoCDBqvKe9RqKhCmkxzZxF/Gj3/sZydih++IbObj5OH5LHA5VtgKyGfelO0QFIZphy+hMnmgGkj
E/kvaAuvsg9fUx6SLvXkQwwBMZJ2uZKW/IjCg+XcSqOdo3Y2QYMLvkL3Jf/Nj9gHoN0YgqPlttTN
mEE2zvHdYPHSDjG2oBjlnLL5HI4juMU3F8LMluwk1oek/wUqFs7Kryk9HUP11aF3M6ISNT8XUToq
Ch4ygSyxiMysnFidIijl7PtvMVYIKqgHGpDjbButcvTfTEHfy8DAfdLu9HLqbiz9cOGqiCUBTL53
MWKpIr4GLhp9kaeIx8gAXnr6UTNk1NNKuyte9W0bs8xa2IPRYMZOWTKMm3CsmrFu0xxGZXB/YwUF
BDbvbvOerW2b/RCnanb9ltFN3eVfNFKVOABPF1JhEuG9/v21FlXeg9TMSZAsuvfF0GmImH/OhQe1
gr9V9Z/29fvpBdjJkxkJa53VyTWfWU4ExbWh8hndPu3n9k03RpCJlUWYMC3O+TkCV06cg2Jdgmn0
EEdPXrWMoY7vttnb41/KOGeGJfrSoxj7meplcPZyymkuzcWp5zPJzsNEMBl1HtKemWkdEm6rYriH
lifFqtgbH/Ecmq5jqPno0I9zPq3cWGRqQd0Szlil2teYblazrm0/ruDw0RveB6q9l3sXehpPEBpm
0IWUA0acWy3qi7mr2qREf6HWgd7EThD9ugJyyUbkn82K6u7fvcRYpKjKipCuBqxMfQa0KVVn3e3+
pGSqMOaRVbyVOz8LcBE7vPphxk6/I9655104GUcxO1L9lJAcxpGjbZQCkXFho2VfoJLAJQ9wbZ9i
KxTdVkORibga7xbBHRfQ+aFfN+QB92E0nP/n+egzhcuoKUwRlF4ejr8VjKtmH+TqyHhx0hmDSTA4
Y9CF9S1Rg92aLnpN8zGIC+Kj5ZkE/2ohNAP1NK7wXJr50d8CoeROA/G8BzfQ/Ji/eGa9/Z5/qVs7
AT7LpqkTaFnSJuKiqOSkQhyTFf/AkcXkmKeieQW4UR0n/YUsR9RzEzTmKWKwJzGyDLWzrjTvFKgN
c7JT3K/EU1z7p95S2H9Q8jzYa/vWJsCA9E/PlZI5f1HLwGqd8v8K4SSnM8lCMTAmpea2tAXRpgFZ
HIw/y+LgoUjvs9Js5aXsAzrZUUzWVT1/Tj7X5tPwx4KlBnfNaH2HsiL2YkbAHcWKY3ixEQzEfVTZ
ySx4NckyvrkyoINrpODyh4eIBdH/b3ljPLSKZpM69ew7T8lzaj2l9t8nr+2IFYNN8PLtMbvywAq7
frhqpcJ5os72+vAlaDQR9iuHqrGsAbhxHJlBzb0CHJ88KnZVI3Ims0lhrmWdCz8zFwT5Z4KD4WGk
GeXsmxfYvDocL6p0O++5d7CqDuQRyxvQzP7tBsJCNefY8WMXfa2bKyBIcXa9ZZ8ONI309K9ub9B/
no4IbXhdEndgMsgnwAo4YFiTMpyTxenjNBAydYF1dUTyGNb5l65ub2CueiQqEvjVVQPrUEDiAC1R
xoG7xK8xZKwpCe2ctC5K4y4b3WPj1xyGsOE+6OAV5dN+EjauS7yfoGadj1dFY/X+6fPzWOo2x5O7
JIk8C3oad4OkdyN1Ufqno70QwrhV3jBWH4Ka9/cjy53M1Gu72XDqYgDDjplfvTSvm3eeNEdaNi5v
ZIc6+XzO3+aUvhlysRc9ITHJqAN3zlTtPyQtegCNe8ArCIzijHjQDP1a9epofwPrrZpu0akyiblJ
bBbHswwFEQdQItCQBf5PIS/MDACEbOJfbXzQ0MqjF/himJ3P7eb6H15FcHOeyA1Ef5QB5V0CrqDG
DyaCqd1ed0ZV4PTF2IinD/TA+i6eotVPBL0AcG38gKeUSILr4ju1GiH1Q3edGite9TCI4LIFpcVa
fR/GeQdlq5Wn5AcSDCYo5IqsoESFNP0ZUAfUSpYoOmxCW9TK7M0aWruehvQJ1y928NbGIPpL5EZ9
0VCM7UUxKehlqrIyXoFCF6fG71aMx9vDlf62rSHJDIOns5zDiG6ympoDBIqVRxij2NGCHpvsoCTX
Mg999CSyPyl3Lll1JosxSVZkcU/7Z2cHedQGpqfV8aav7nE1+mXMZeywKuerWVmwh72xYzgOhtEB
tKvqjUcghS5BKgT1/oR10IowVdAfsQOEQgTwM7SZRLU+SL+Dglz6azB0bXVFzJtW3LdJyEffOH4Y
M6lBydec+xAs9hNmV9dB36nWH9Gdi5qMuXfOWxt1rGcEICjYXQ5XeVncfFq2uoao4v0btzsEveqB
9KLU44f/KPWc7vj9znTKMCZApKSBJhPf+DlsiVhijKPZporJucsDoDZJaJElkwMbizdZi7zoBk+j
IWvHzy1TEee/NJFe2XqOO4U9vkil0jFHKG/23m66N1DR8H2LgsQcQWojFqcYNIK/wxF2+QYZYAoo
VEqUnv+tegMTs8HdUPjST5BbjwHhIzOqm7mkeZAd2AJa16g/x5FktcMQj8zGholwZ80H3dGeHPZS
Gjld+h2+QO3ggOG2GueCw9BRWZVVC4V+PGWHhZkPrxhZG5X+rGuqHZPsi84G8cxqSG3Az3GiEIde
gQYGIDP+nnqiqs9WmGe1ACsocyqv6PgtPg7Uo4JE+DVvzRIEGf5qTsYj35X9LSqW6Y2c1eNSvmkk
TBYCmWvjRoYmVQNP8iybGFXmat2PieVF+nrjYMre+6vCxmICtgUhnh3iJVWQA22OGHAt10SP3vqZ
yv9G9WJX/EKif2GP0ZZsZuv6xkPWjPEyOYS2X+2PtD3kdWhI8hikl331AeGKYez7mwOmNZdwwNLu
Q2gMMqNsbAI9iccIX0LHzfrpBcHfYgHDjOK2JxRktw8Hl5ZEyxV3kNg7ojfawH14/N2rs56EnQkB
dr41YlolqRNgCM9vXD1XW1nQ67oxfBgkp6sv0kxpRVJ26ddKmWFPGMEn32F1BnoepvWnYQPWV3mZ
xd9/fzqaAxsO9vX0YtToukFAEi8Ghvmxd41grl06aaowiSGCDzv3MDs14xlS1gsllpskVU/d6iLQ
AntIg47XetRehFNXtukUeEZjYgIMemNEzU+8UQQIJrRpVqCCu2OC27Yu+4VWt7YG9AASi2kqYjQl
EmZHqg+Jex8XXZsvDzNQVfkeLRFnoF4AHuEMyQ5+yCGwdKukSmF2AdiMJ27+SHxo3vnG5dL5b6u3
LCQT9N0Wo18NnG8NRUkmtmRuengYcoewGH5rj64d0ZExHs8B0rR1NB2ecMr8cAwn15OaCiXUrdpg
t5FWXb6MHE1Is97UklIiT6j8dkWz9cVUTtvNdk+24ZT1QV2s6IfPf826MCQapa6b6M8bYfDwpJIC
itr6qlDY6+CSQDIDvDxE8UHIEbjfoVjfBGop+ZqWkvdPfMwTGO21TkFj0LibqWaezCjyn7AVo8nW
fX6xFBWws5K1arEQEg3J12DnjoshLMLSp+fmfqHmyStw0hHBjAcK1TBBSI/JKlIR8OxRyQKPkot1
DB5LMDEbKETF5aemPHjwHnp7YHS2HihYFL1d0Wk8L29uJDE8jMVU4lyUgrknGAEmp1yJI8H1qt8O
a95PdLs1f8e8vBKbW6Zt8xZms7L/GOb5IdBzDtl2ajNHOOR6IOL9yhWBc7o384WxUSm6Fk8Z1NXv
+PU6tKGsYPXazhOdfjbFYsUOVWmWrAtigqDCkdPcO6FrODDizcJcgybhj2KlpjX3fevfvCTOwbpW
R9OKd2jwWBeFChzLYITEaXoIEzq2iGAgeffnOr7Cf6PNRYBSciXAzr3XmsMDQggWIdib7kM/oUXf
ivap1c7ALyXaNRJ++LRAQ41N/HyIKwM0XasrkUzdEvWDLs1k4EE4QlpbWzgtJCiFgoUVOQQGReid
l7sTy/DpfL3HkWo81cnaJxyBzC1L4PprNuXjIFddfi5bkA6qYqJnyxBPSnWRH/tenLj0NFh0FiNS
dcPKEmnIIWUPcBvooAFSpe8J2qf/aoZTnR4A3pi9ik/g5n2V8sQ2PgotH4VMs1I0fOC/LNbckYZ6
gAegpB3RX+p9Aq8OLoyuYJDdSuTYEJwqXht7JzMm4dX0ri3T/L3MAa7OTkdj0ViZODVtXPGRjUoD
vLp8vkvhuurKxiytKNwjzU8Qv/6ig6SVnFJkCCP1X2MA90YLr1fHb6bxcRoh5QEU+/gV4k2hpEcA
1HHlYOfP5Q7EB7NeNYzXWu879hyyZJw9/9J7UhEbw5NRF30bjMnk8pseLk5YyGQYzw/Sec5ZvHCe
pnKSxY1tGV97emUygAM38zzGTgcc6HRnb7kgRhon8LPcsvkzkq//QF88p8OwVhp+TcfnM4hEa83T
WCwsxh799lcYgYs/rYQZbsLHRm0uM3ckT7l9jRDsr2N1B4Bm37/Jbdx0MYdL2BaWKQVzrzL5Vj0Y
oTZcRVlzHX1WPZrWqSCF0X3Ayj4IDyl0hsnQ5ShQ7zlQUk4wA/I7IwlBtK3OAbCwt3VBzAv6Du37
kHJ9d7STHZReGmMVjmYyW+o+v5hbhMT6hP2K8bXBu3EH3hYFVT2etMFOLFl/fTVX5k4VyT18AF9+
vvbN+oLDgZL4PJMlx0wCyqGUpyZlxWNCAjSj/2mbFp9hLKJqg90Ei7jaexFNxanj/4FUywHYTFLC
Q4MfP8y6JUHM97+QEMRZgiyfqm3YrtcXrIGXkgzkkxFcQ3Af7nB4y0UQ6ml0k83I4KyokeygWub9
kU1pz1uWuSmqACa5K/FxfzbmiEDI3iaOGrPoETWhxsqGgy0nmth5IRueYBrN66hyln/rU1aBdzHV
EFCFy72XPHYJ5LllL5j19b6CdRv1g7fBvGAwHj3D16m8/KvcvqX5Qx5vE4Ubt/g1CTOFPu9gydt1
1BOxY06Nrp0ZDC+yxAHsmnjOgwPPPTkxoCB/WC/9OdEkvDTJUDW+c1iP7eZvFuuRQ4JBiJ+tP04/
fLyIJMizX06m+Tah4oqkDpFEsyT7B3JYb5ZHXGe1RR0w2jN77ZShoUShzXYEBxfWG6KIx4n1Wiq7
AXPSCTCIM7l0YBPGSH507GSLk5tx+Se9DbvZ5CdUePE06LSCXmtE7Tx4m9yAIPFQALknoIlrYMwD
faBNKECrLBN8RrNPe3flqdvRkrQz0mS/GuoQuhEsFV6ngjXTwTG7Gw/J4zQx76YewUnjy9QA1n5P
gksgZDlx29PpCFmlMb56VUee6irzM6lcnZ7DyFuTxiH36xFaGXD8vHFQVTtXoNwnh/ooGhNv39nL
64hbX5kSsl99qIrKKL2GspIpr8efx/ZiSjmWDxDqC8uibNc27juz0aJ0PWKEaSc0Aa6D/69i/pF/
3ME0z1iRYXQdFE0FG3PbVG1hWxBKfzfjPxAGTu9Ak3GTEONMUV7UjAIjSfN1MFSoB+JNncHdCkWz
EONcYpFxdeIe/RYWPmLFLMhYQUnAHNGCPger1bHcaHD7bKRm9ylr+iZ4P1MsoEFedsFRRCKazBYT
60GRwAXXpZnhJfe+U+YsOYskMvIeCoL+UxT+riFC9HL6SQpcvw3hIJC/Skd3DgOK7m1JFbTZR+uJ
UEBoAEDHMq53RDDcann1gyRNzGvD7ZU7mvx9cvN0Zc67arPSFUipTaeu0FcYOpO1YnmbSruSFRJW
Wm+2SIeUyXrj+zxhFr04oVqSjnvvUPOVfIzHqB1oTmj7rI6Z1tmZ3cFjM5K/V5wTMBUh+hv/o5rA
BqGFR0LPkuuJyH+chvUho0MRLGbt9dbYL5SlqRKt8LZS/RZxD3BWQsEl6BTykmcRo7EFwWzbk9QC
HMWfxeZpyAe+0kd0DkRkjYqWbaD6zhf1ghNUeXDUe2vZNn5nD4e8ncs5nlTbcUYhnor2Kd1dVKEA
EXlXOUuIeL2zht/J4LX+Si64NAwBKRinTMicu1hdd8DAW7svJSo+gkH4tjtWbpODmIrw6C4C6JCf
fchRYWIrCCewbpgk5JFcfkbkHSt3sLwFcHav5/DgyGXd5/AkySEp1O5ifMAN4pg9C/+P9y0H6tC5
gqhJ6nq3+3fkRQoB64aZqwF+t8byM8D6NVXe6K7w3FXdffpuNiqQvEoN11BR9tg88RJ0QFDTsL1l
nC+ai6JA9lc1Bmb+8gSGmG/mPOmSyLlPiBJ5z/3ZNK3n7jWXOUI0g+/m1xkgkXIwGSHrTc2YAlSm
eoQG3dZSQgXkaPsNj8BbNxLIhsljGTJ1nWFJfzQ+BlIbwumkTNSZPrNWFoNY+xGzQMBL+9Ed1UjJ
VmszqIMkgR/7Rns66uY2PScgZCkm/q4m7HF88kkfOlRHfyVZASJ3C+JzWnJAp0GxHJnOW3v+nrMq
uW1lSQ/aZMNKahHtlU1x/Uv7sXwdy0WjuhI7zRv5FWOd4DJHd1iaWKpSc6WuciK212DxfnLEcbs/
fnwAb1Itrcd3wDDW5PrxShWtdUt2KE3CHGtbkftXXTKyA09kvvEZLT8Wq7RCOQpOeLXSI+FLiO8J
zb+VZO9fjloppR6wJrlr2jYSNA8PUTVsJmTErKVNBmiR4Z4KgIg2YwfqMSxLoQQhiRlN5yhH0yCO
lQrTzp6NdB9tGA4WIVgIFddB0O/qdjoihjlQZak3q0yzhOg9756v/nToO/ii1+9XFaGwuO/F9MOP
zSUK7l6CDQS/x71yK03KMViS8qX8w1NYCdPHaDPj7wdzNb3Ltm5azs+FS5kG04UkVwsBvwCMeqxG
E/3Fxa116Z3kVVFjKIhaj/iDzSjr3fBl/y4ovKG1cuDH3WW7SuL9+mLaaUNA5E/dRmca8M1E2jQH
/bpcw9Fo7HY5OOmeA/DeHeBw6QDeIJSKkUvFH0mOyJnXCzSsFMlCJk43NmUg1VbeYSP8Cm8So5JL
i/7vZw74bPnKCaLXumoqhcewOF4vTHaenMLyLgB9p0sGYEiKNBL8K3Uf8kAHnJHcT/6i+CoHpjMl
+VOU+NJWOQbPlIBBS+03Auw88l/psYF/xYvCJppuGy1EJuEO6+m5D8924pRGL51HAMvFgcKxx4vL
ke1p/b5GhFNA6LD+IS87mSv7TevyHUHnuogZO8lMNlygvHIzXC1xkjmMGt+OsFI08X/JjE1WQvDT
TLpcHCmojbYgMdFJryY+0OP0fmE8Hku3t1Ka7+bWGlKdh9cbNJU4rpa3+5oh4eSiqASAedUT0bX7
MY0xK1V/gj87xheUUJdIDVdAYRpfe+ulBAwG1NQy9gU6iW1YExqULCNrz3xQ9Um9QPp4QXzkPisj
5yySzexNY9KT63IjIagOF2pUNYviAArSVnEcxesvf48CceAGhvv/fSCe0iEbY1omU2iIPE1IZWon
R1f7qGz8WUMmdceBBhehzyTPK9zLITD4PBhFs7k822ZUvDyy1S6N+zIWZgr9esBJsAi3sT6Tfmay
02i6q6ZSKFGoyMZFuSnZrGP1GJsChGl6gKM20GcNitTgoBiNXFL0SjY5P3VNh6M2oKiNOXANd6XJ
rYVN1KHt6/ssewNWCRaZHcTc8DVn0Uq9iEPxL9PsesVAKhqh6IJx++1f4eMcZ5ZwGnuqONxZyMUP
IA5C4JNXKcyeQx68Mu1bdqJFauWZVjWVLW+fhYskXx1wCNIS3ftQ1/GyPnCfbIuv+dX5L3W3Hz+P
ZHAMqk3X4WtLsYLisAomDN1xrEf0IFo5gwzXrkwvR7DfNmrAQigK+32p0Gl5QfDQwOjSK9TgBcZ/
Q+7r1hvtTlWyY3XhXAs7e1xJ9gmvK06/RWXr6ciD32tAB05LmRUe24FE/E1jJWVDjtCpZWsSRtXp
MG//DRLVEnu9vd9UYM/Zsou3ynCzLUTtrtdS2TX4YgHhyldruftsgfC5sIa8aFeYslWWe3bBRt6r
7wNZElc2g3WJfifwA/9/WRkKqkfk+DfU58Bnz29Y/Bxt5+j3PObVYKREowkEJShNJ3RT5ByYiVhr
sTthljSMXIFRgst4YeMvUxToy3vCf9c4NdP7u4u/stRBLsX5J5CbmrGlv0Q/OpwPXj2rkQngEVdk
68V3BfOzWyLeW3SE0hJ+X8OgwJNzPafgAjPSx2ZDlYcngp2AqA2ZOKMcUtVI53gSdTrtL0npLYdd
UJaVWMwhomZ+hfRLGElEWSozIUE2Yys6gvgSN0jejgPJzoIZuwdE/vERPOPSBtD84EA4XSt5V4DE
zQd36ldXmEhmZy+BFd2OJUp1OdXIGVGY82VAjWDsFkfY10ConYcgG88QYUfgIq+oWtzW4VWnm84U
lGzAXGjjAv57st5qeVA/gta6tAcNpL5/WnEcVDXrTyoBaQrQPdo6m7eUb4O8SkfvsRa8cQxtVs8s
MyKvQQ0C6B8ghrE6VmyPnGyCOyej8I5bVM6wpG7b2eI0MEatCACWZ+D+0WmjWtPrKr+XexfhHK4d
HJV5FMjIe91awcDwP8QZB3h5+oh00QGApJTu/VWAaHBEdOOBVWzJZSlXGiGoC/QMQ1fs1ikuRkWF
7k4osHV2K5wGtZbFaRtnGPFgjWvVtW87DVlgdAnNGtnkRcld8IfUDiWiaJ0hI56bcrqLhme5DKh2
9S9d3QR1WRIIMdzzgl79YagNvVbmBsrNp01OE3ULzAknG3CdLI3X3JCLhd1qzTXKFpLD8sFyHWzK
GaVLB3vEqwiJVw03+p2RY7ydRwBA9El2QjSyORAg3CxUBMJoZTMSt6cmjf4qoY8WB8D4A/djmjmG
c4O43cT3/ysznpoWgFggpBds7U4yVsiOM+ycY0S2Pb9oDA6Xg+nCCyusHuWA+21J6DDpCKFLa+G8
DipA0OfDohWKHwQmVEsajEHDnaDjrlx9h12/Wl7kwHKfgt2Q+OA1i+D3mFDbRZfCpNLBkzhoXNF2
QQb/1CKjBpBPfxTe8EJXlfW/llkJgw+iK5uAYl0EonGpBvqaYe13HMbqlnXtDvPHEtv7ZQOCcdB1
RYu2PlKZ8JkJTRCARErAI16oJNWjMQ7nYwD0Bht/iILWYlgJGKKu6ceH1PTbPouVcUq5Ogkpk32z
J1sZN/dMcw10FvCxRCtXb7nah3bXpQ4ryuPFaQIwXqllTuXBwMvkZJmksWQln+jknSF1KbkiPMyx
VEaAECOUsjJsBSjOXGUreLORXLNdyuHY9OrVvDBxnmx8sc7/OxHT1e2ZSvJlC5p549UTC2BN65Rv
/1G8Itj/dnSyx+wnSuX0rDXsQn4WcjWgw4dP1WICKcEX+W3ZxbEAVo3WIMlL2s5sRMFqG6jw0Qep
UW+SQet6ZaCh8bQaOF1p4noyOSh9PXNP71q7U/UEJpmN0qZZkV9qOeuUiqw24u8Db72ZDjhgIr9y
SfMaqyE0ReMhk9rrJkcKfm5ZEKaPmvb6VMgMAPpCVrnNEmGfGhCsjhrwH3pLqVInAo0Jtc9/Sgyw
3lNuRFFHGW4crHN8QKS94E2gLOBQLddM2lo7qmZISnFHEW6o9IF3fvbcKCrDF17uDPZVB/a+aqGP
03La3JLgkwCVWETLWZVXPkDAcbekTr/yy/u9kY/G3UZkjkttPlKTdW2GvoRkHa5yho7SyJETS9K+
U/AE6Xcamxh7Dgn/BND+hipRNy+68ve10J8ram6K9ahyPUDi45soBbFvTYq30uCIkHL0yLlRpJ4w
+XteHWNG0hfNPDnDN1geDccewWMmigWNfEvdSahFrgKuwTiitgcq1A2FVl2pPpZ/kjFjFelT1V2p
3WtjZJhi3sgaSCLnjBcIZnP7O3ECXnwN6l0idT+cVJqgtM3H5Ooyjaqguv8Oq4XMJ0IXC+K67Nwq
tl21SxSKCfyeT0Ss3se7MrCp2+5nyq1vavqUY6Eh4TgIZcNGaZ2iiNRin5CAd2Dju0GfzOMhac71
GRznZ4SbpYgOX4S+OFOmirCN3ySodninJkdA13awYnnDq2oVPcefkanic7h8sz8qOq3aDZcvRQrO
rGF/5ISgrKgIbbq6xx4EUnzcS6bs5d5upOPpiCX3Je9HioDaSOFbf1hco2DDYXWVeAYYQZKCVYXU
74yl4vOviTncvn8ff2UUladPSX2O/pEzgY37/EFRmyZ54t92hS1RkmBDjLp0z2SYyxHjsHfSFm4Q
6na+CT3vc0/IulBcZ3pNltU3zPN3Bf1JaQjdCgBRM+ljg1AGp+YrHG7uvoajhQ2uKxBZVeWLMTy+
LTKVQWyDO0Yv5Rdpu2+SY73gLqMdG1+HKEs6I1S7obW1MTNyhHgz7p7Tvp7w13VUqw2kq2zKnVbp
gmzTrq6QxFEgMgjgRplX1dAwUSzJMyKdSWfv+MF0w6uATRF/5PIs13dMmU7PbrZChTM76Gio/sQy
aZHQebZUxn9s8Ym14vTuDu23W5Voz0bt8Bkewp87igzwNksuoLJIE6MOlcG6JgsEHDK0sPJ4hrQL
CllWFFxvyV/2GmumUXsW70WYyqrW+ZgzgwaE1Yny92sNECWvpIRUCGY0X3AT/aWQtmhHzwt5Pxs2
CbUd76tnGO8oQ5iNG0K0hzVOKgo4e96ZL1c+3yVtIIKos/h6Gq/ETkzFl3nWHfzDgYWVrqU+p63u
6N7fSpFYHUNmNLY1vAoVYOndiIDNIvEVcZ8Zjme6O8ect7iMduJaBW2/QBJ6K1jWtJDJhUyZcwOr
4k/trG1W1W4Z6UxIiYkdb8IYL+5nROz1B275WBylu4i2PFtHrsdfn9zbCvteEVHcGDPoq84T7xhM
b0YHtS5ZCuWclibdyXkdLwtbUww/MsjL7wo4dAfeLcMzk3QjN5MY29byfiuNqwvz57mLz6zbkm/7
OSxw3QFBiYlTzBhvGrq/YTe1JRgb5UZJGdV7+sZ16eCchCWa+JPGu6lR1CzJ9j8NsZxzgSEIfAd0
ZwuM4mJIuS05Xxj0N/idv1Qx1gv87w9RlPa8KgNIu1RTspGafU0Dz84SkTVmOddU12yptBR1jbn0
C3Oq5/Qr2WbKf7QKPJOV6CitaYOJB37OheCqFFiZHOYmcbAyYNjM4udVTUwhO8CLlq0jkUG5zQ/t
UME7bgQ7Fk6+rm+qh5wqHcvEXhX7PGdKst2fpeKoLwZXeZjFgYertalj1+Yx/Xk2+/8Q1N3Ufioa
WPW2V5MCS1Ccpmaiugg0Hj/luPMdX2iUgrSlyJpmJ8syNuYBJWy9/78f2FXbVFerEIB8VN2s2Uro
QNkbA6f+Qw0Lx4CVIPl1b1eedxS5Yd+b22l2E5qr4Tpmfl7DXH8f7uc2Cgk4KdLBmotZ9pEju0fK
ezoRRXl19nnEzltuxX+0O9U5sWSdjY8vJfyzGsWV9U6QuSLxTizt6dPMnGl/gU94/7Kb43YWRXyT
V2Ge4euIlbdjJb7wsfGTmAXYALoVIqh5qJD3SvHJYHPyplJxDZw5jbaX0h0rKbHDympuJX/Lh63B
RmxNXgxL1I2yX+QPpjPffSV7E01eMM03BqUGreRwBMr6XDIC/ly6EhvOO/MVevICL25cmDC0F5I1
xt8Hgmd0PNdZZ8VsByBugOKEmicsoETw/hs6Ugz0WQPrmTHpRXT2ZTBC1krOn/U4+o0NuKqaxwg7
oKEx876uYJGX5ciX1oTnUqIloazB1hyqZziQ3rOO5YAYaj0yeBHovTZaXAgdIGvx2rOcBmGakbR0
Q4FQ25xpTB8GQke5vTCTHikAmPOmNAQ/YvjfDDi9zzYvkkimEB1GVhICzM/mhVpz7C4maD35qftp
yYiJrX3gtoXFzxa8AW1XxWHBeSDBDCK1Gs7NGnCgO/lThE1ECBfiV8zRvRLsUcy4i5eCrNqfjuLO
HIlufCbQV5my70RUWtvn08YjfXx1NPnOMxD3Qbb9OPpkv6r1/lDngNyamJPmdcFXKMGwQ3nNi77B
LDUunJxSx3gcgpidmcLFVBFg/8NE7bhWoY8rcyf1+OBKY7h/W6itcn/pF7ZCg+u/EkjKbKVCcq2f
Wx7kEXzJF5bZ/pfXX/PLF/R9sPZka1IdJSfQQgPMcOgo8KZ4KzE+ZI5eEJByWvG87qVOBfaqXdEc
mtAEbjKFPpNSyouCssQzmd6hLqbHqJj5jlG0zlBhVaD9SUCXZJ5Nc/ocxC4pbtjlCrdPnxyj+pPQ
Hhs2zRzltB7bq30qSDRcHzu4f2tpmpmca2aBLNEldTg10gDgpfyqFzSULflzkt/zwEuywj6jniP6
craBBpApez6+QQw4fWv61rTp024J5MDZ/szpgUM5z70GG04YYukypThp4yXxb0eBSxujYmRXuEat
T6PV9KBbPAaERUBNB8uRNCdn+oURaS1zEh0WHpTKLG1AVvd8M1uzSqdi9vntkc16SSKRgTaC8mkB
K9+XZ7LsoH35Eoz0hu8zqENG8ogYZ4JqIjFiWFfrXkBG6WpCXzDVMbufH3iOGt957mG9AxE56Fwr
5k7nULCM4STga9iBjWTliRupYM0+Gmn8oSLjOIHQeDlnh2kcuYqpyZOVzLlCGXw1qL+zgqZWsggn
7J+VjWTiOI0cqSPkAqzXBfTFR6U2vLxp0JLLCaBW/GRuDlLlhQElHvRiFysq+YD3EXsKXCibn7Kg
9NEUxJWTuzQYudU7b4VSuQnGQKMd1ah9Qit/cstCpt+B6XLmBvQj1C4kR6zMTyYCsVMi1qtGXpah
PM5bXbkmruQ0UGNAmCcU8M+DSu3wswSFwuDNG4k46ENm/Dp8n8ViPv+jVOjmI6bLp1AQIOYP+Som
bqW6yxUqSr71cHVTIKmllevflnxR/q8qNbkX92L0r4fs2ejrYMV0VTk34LI9hO6dxHVuK4heawWZ
19H/hhTxLqvjBQMhhyuD/soVrkmxdGUEO3L5+xakiq/BK1cJycIDOzksFs167osW7sEs5AhCH92M
oOP2FsdShYG6MCzymwb4uwFfosKiZHqYfvnAeilebY+2MSvrnRMmcB7sKcbW7HLT697vZdn0Z9Zn
bLrpz/N0O8hcJrMmXjSLwqCfW5wIyYOBtIm70zJahKfaxMThYjMcDrgeRGOK+vr4fQrxM4kZqBge
ThtesS6m4+NP9eUjXv+udgez00YhCYy3cOyokvGhaAGnV3+G+5lPpepMmgPYHFmIBfcQ8u5YO7Zp
hm/BQxPFBno/n/WoDBjYVorC7G2iV9R5ucgPCLbbju4iUV1xe6//jgiY/LOicH27ifAjN22DzVqH
AdOyX0MjA4Ue/jcvjym5ZqxWfTMV5/gL96x+L4XC7hFGTRXZvf4VoAnozGTRz6K6C+YgdmJ8D7b7
baH58AKztfQJNovRzMeOy4iSDxYyJJtPUrHkJ67Zf4vy7VgcK2iN+MFb5muJWg5Xf6lKQq0JuN2Y
S7HyEMJdFCDkeU7zzBWBXRC6dXAeeYxDNbDCo/RuN+kkVFpxHtKM6Z78KY09vmbGtdZGdqcaAk2x
24pXAiqZL8oC5d+4YP6PTAST8/EklnUFGagyczmFoN06D9ib7styljoBSx6ZLIAOL4QUI9h9vRly
aIicgxF8r+H2trUpbBV0fceggAmqMgA6o1IQOOnl9CJsTg8ch7/7Fde2Fr4EjzKTZltyLyeoizqL
8Q6+y4vL4oy1H5L9yHRRzs5yAceWtJkQBxDNes9Xn+B4LhWivzOuQ8llnyNVfpLqnm1p8LxiKr1t
Qzx9j/42dp3ll6M/dOAl4kunLF+jcp/8US0AGamWcyC10F/K0aAPZy3i1Hz7dP6KoZgHdX6aVmHg
audXE/U3DqzIXsDxGHvvHMyfYDT1xCSyUv2fbHoKIcH58gE5RH/9E/G14MwZDJqa/hm/XdE0zrGh
s4tsWUQ0lhT/+0AYP6GgbHuuMBsqTfJI5P2nPbqz4c7HgAl9eQO2XOADLvjFRIr7JwQD2owBcdM0
3NOU6xN9qdIiXYp7MCubqqpvtmYkJGOJNFxV/RD0BVNVKfpa34rQ9zceRmroS6mWi4UBCjGRfuWj
nLUa+q/cc6vfXLpW0IW4betGp71KBSJyF0jk39IndD43yS96C7FD/NrwRdR6z4iCQ7T5+sjPdNY+
isnER6MfRrLZipyftn0rW2CDifr24iyhSSdzAO+5ZnnN9zIdbQyO98JoAIyXSLPqSF2l5ifvLzeU
Qz4WfjVlOqltFKMb6TJw22g9rPsFgjw8bvdjRl4tM+/+1BPGBTkUeFxRSoDb/HfVmqG+WHMeTXA+
UgdfPG8SFsBKcJ1KNWkZClFyky0RnvP3JRG3jAQlFnzQgh07jh8O152z+DXNzPJROnbhbNR5WEdJ
q+0XqxPLF3gS4mr8oRwc8iuxn4SK8zLoFxj5LmFxmvaFyCM4GVPNTV5eudpydfUWfrtPbNTqz9jV
E+wXd+41UwVpqv9wqIwxjoor+vDHZwhzH0pNY7BAe4NJnamR+Pzk3BawzYrETiblGaPI4ylNqElZ
DFfBaGDNArz9jYATw7nr7zxrIIvfXsChhI+dx60L9jQYugxZlozvAQbUWyVyDZKwUW7QYz5X+xbZ
jjrnGsetyG8muBn9KbCuPSIWuMgZlVD+1kaFMVnpeUSPdIQ4xvP7/LFLgsta/7MwIwXZMRL/1Ds5
YdXEHIUeVuTxsPjZmwHhYjr5nTSjckeLrOexOEnFBxFQHG3Vb4z86kdG/d3R1qRP500znE+JbgRV
Nb1UFH1p3YsnqvtJdlAGZMXaQXCPNgrg5sXUdt0c4tVizVWEIKPpfW6BV9pIYvI/gxZcSc2qgqpL
3KqmrDbE3IfMp06janTRY44cSiVgOAsDXJx4QbGl9GbXEqFOPT0SHmg1b3rX2BHtl05jg2tmU4SL
SmKzwh+4i8g5BvSBGcM6fkkGoszyBupvLqlISVNwlFcW4X/dH5DyzustOOjOaVXQP29xSKdDvuJB
sz9HrZyC9Rg0eKE10uhyq1lcVjAxlp0jXVYto2NbNSirKSSzzImGdeJXViaxd6dyefBqz7alkaG1
7Eu0Fh07zq5izc05acOvBO31nBSVu7fuf4l1u+jnF8ehs2qC9przcKZC+uhRtJI5MXEWYAu3w6c/
DcLjdqUwpkRA+pU26+iVJVWOLCAQFuLOThLBdSeggWZcdut+z49M9R1fkGUXKN2Yu5QI6imxMez3
MyY230aOOlG4GOVnYmJ5/LhKV6GLYNsxvU5vrMu8Zf2hMNI8Wjsf91NJQmYyhaZYR53+Qo4FpAZY
asUi+9Dt55PzymgiELiG+7Tmgu0Sogr16DTiKvEL6gcJYItwOWKWlrJXcIllpQqpkWUe+BveOJmg
X21QR6iIaI5sWkgLMSqWwm7XcwQlBtIBJFOvNvg6r8Zzq7IKGRN9Q1W0PxL3DqYhMuA/+1kxbfP5
zXuQ4Xxj9s+7nvlrbVyw0j1+IcBkWsmZZef8nc38ByqCTXiHXbO0/tEPLuwDIeIGXxgi/A/+Kgjh
7nlhm/ut7G7sdWnnstdOqGqY6rBo782K8yp6UQsuA9ZcZg7ficgbFGJc0XkU6+v6OyM3OjlQcF+V
UpTEWHO3RCdUwlv8xELlq7eUMiCIT+YpgHRxCRr9QFQXLvSU/pH6WtCUEmv57AEqMV+r0pn9LyW1
GLSdvu2gZ0aOCfOMZdFTNQ16RHK6nTcrGz173VUgQb4Hck209Y2P1lEzVkH9vXyfcrrjP5L/Yoo6
PfTQyU4d/EFMpck15EDRkX3xhOvyIq2FThMH+/nk+Mw0Qz1Qw5aHYociXCuimNyVyWZILx1Yy9Hf
JPzuD972i1AlSQmslHHFXVabsygC1lO/asCEoe1z7dUOoQQ7FgSRhwerqunj5kvJRXOfuCuhkwqn
JIsQ9GxWYLRVIqnzEIzC2NwLk5zxPvNiIk84NsRMF+MTMwU9oJ5+/h4kUOMxu9cVQY0llZbkzMAL
+Qu039ALNyXVKtzfLAf2a7gzDY9KOAugZ5a6iuyog7pAwL8ErmpKTsfoMoLborYsvqVsJ9y1Y+Fl
EGfyWr+YYeUFoxupsLeSVsYsNiCkfwlAH8G9GvvWwDLBBba4IZ+Uv6szgwzDtqagnR2TgSaWmvdc
p6ZkmYZE0BhyG+E7CVP0wghbk7wI9hVxwFSxRWyFpWMa3CjYR3eVCjPjb29w9smmShl7tiDlD6dl
AX5XNmtLN4E2CMBEb9Ejj/hRgeTTMJLg451lA/QFa7AdIQYkKFMT97kXW6cRpo+QYmrv1t9PY+7/
5tEfrjgb4L7FoERskJ08vX7H6IdyOVzMQpNpLFCHwpbL0Db2WO06f61NSI0FRcp3zecH17wP9q8S
sj7Qxx4USw3Qo9X4gEwqlMK6BrgFLdY4+p0pcSei0acSm8JMb0jHkDETlE2uUw0606v0ZPIXVPs4
o+HG9biLlqpdSc58wCq0pWVqwckHIbXIlUk8DtxLqsvHCDcoAVao7c7E5JuJSIToFHO3dz3DLL1P
EoKSd4IbdZU0p/68W//AeGLRaxtHxZGViisaLOAA9atULlFcN1AcM+TEuVSQH5pDKfde7Z+qojLf
RH6sbMmbDUGcq4DVW/LAi8oqkiLxeVSuoGM6KzCdUuMAKjzPb3vVHLWD2ACMU6eVa2aaKBkRViFn
PU3dM9R/CP2B4z1oQCvJc084xTY5hDq+7W/+gajz7nuPGFEWY254YnZ5uVYKISW9l9yx5dlEpxpP
c3RVx1TnwZgKHBQlRSJ3MxFa5AyRcvW2uqz9Wj7ZA8fQ6NGJqRVHNzDpkyJJ7pMcirRBmzowkEOk
tROrwLyQrwtmTHIWKuRoeATu0cyeb8GYa3G3Vqo/R3RVjfbOjOX33YuuLeLScDzXTfOcyEWhi8SX
cxvg0pfREIETXu77Fh2YcvvxeEtUAS2inROOLbuupcDpC+KuyomIxcajmwj+S+gRFm8pj7NQgl4N
cNSYJmBS/Ww5wCvAZkkYtSyViPIVmRr8gqn9a/q6ku3Xp2ZJSwkgqkPMVUfR58cOaxeRZoU+Q32W
H2jhA/+P4ZsYEUcw963EjhlclzmFITDAgzvyXz19T5RqsGzOgX0KkMXBxm/yen5KDz3Aw0xbQWVc
pU7HaWMbu2524CMScd27JO0InJPHK9Oxp19oB/Q6PKn8Xe9gtOfFULVKf/nUJtcd30J/S/sHUIoZ
Kc2nF9Eo7qQbyAq+k7SbxTuMJvIPCqLBZb6QwDKj8GXJMXs/dBYO+PMY1g9c6LCwA/aF/Gx/L/Cu
HgkLI9n7DueVvub28G3n9calq2cQKB3KKPV90ViBx014pyQgfimP/40GYDW6hsKQ8j79Sl8SnVSP
7nLGBzYrg3EcosdQ4PlzSVBPW+6VPfxWDj0p53Bj4PLxps0v/QvaEdHPrLwCfYIH9RT8abBPe8Bw
/kSvaKiJz4bp6brFq2BM5PkvIP6tThXc0pUY68iP5o9Aw0iEAU5e1bfFqkZXzsRjqIdBXs1zppML
OdFL1dfZkzaI7O7sYz2s5OonQgkot8RxMHM1t7AsyWCRb3kHdWR6iVXYJscZ+BgVGyZF7OUKb9hx
/sfB+zGG82fagPvt7K+pwGL57ajvgns7RoVNEwuE/JO0so2Lk3IOcbNFrUKqulD1rjj+xRjIbOx+
Hic2PsNr2R0fnn4mP4EVcw0qv04sQvi5sFwFHU78qya+dY6CE2LWQ2ky3pcInEafkLNh15H8TZDE
EdcPNfZS6LkHvKu4bcJo/oebo4D5Wez+ERo5k15XCituYBlt5N4YC+IPN12jYiE4XIzZbDtCTl0I
V5K7iV5FaHJxpHp3+G6xLW+VCpmynJsq7YAO1ybyJHwYYOQDB4fGwtMw7WjR1kVNMIqOvQ9O2mK8
+sHFabgBDIYoUIe7KWe+SWlEVboQjmvrGixytA69hYDRaQtmLlhHnri0JIoshvxJbPx+Y9BrHQrk
Q5C4M1p1WCk5E5fLxFF6LXyS/l8Q6aM/fPOGZav/rpIvdX+RB4Rh+VeJwngleDePscxjgwS26m+M
oPT26I6yfT2Jp/IDHXfKISApDOpdo1jAR8xj8mEEsBxd3pDTHNN2chjwhqDl6mWez0b5g7z+13B1
Fe7x4VSmWfRBQPBWye42uCBXdTBzF8PIzpMn7kIrE2CTRE3vBjlZ8CxcFgNSwvlkvx4ea82C7moD
/A1VNrCNCZklhtNcjflmVDbv0KZZhBJ/NpKmYcmytKe4+X7jvUVAKSfBXqtjC6kWCX7jJFAH+WLm
/rc6vRxeOLh9QHcaXDBopvnNDrBCCuoyueVsyMXcLZG0GEHnAorCoUOTcRRl55NXTbnApqJwTQYZ
MmNtH7m7ayn6Ln+Z4vr53UyB8flRr05YDWx8c0oLcL+yEuPOhR1YyX44gHIClaOGFDgGzXboRcdo
9Evoyna4R9sLOqpJVmiRuEUmCZ5f7GyCajjWr/b6LcJ4TlfTkaOqorG/G387SeqQSJAyfMBnT4HD
n+yKRS2DvR05mqZ7fF5ooINARYEuGmACrEMl44uvDBnln/3W8WA1NB4ZxsnsJxspZvtmDfjSvL7D
q6tzi29i9NHRgF0zfBg4yHPiBUrzwWkIzPFuwVI+dWhGaU8ppVRpstdiAJlo3kcyRfnzGnDFonC0
qmJOiLn+zGbI8aalG78Fjn4ja8hzKhWQFy4SvMTvE/s6MsaOYvMqlciWB7s8D1aVhfcAGMlO5LVb
s3rBMD5cPswuUHHHckviZeYih4NXl6akH4xz9UJEYTrlgR3PXz4Ev++EsuashyDn3XghJpPaHNqJ
AcFjV9MoWbZY/mNcmuYNkKd+0Y2d/Tg+nhUK9ojC+EkOSpL/qxp0uCVTVoQHlGYlM+k/nXL+CqZV
DnqVMDHutejfQVJhEFAaTfTr4pUjJlL0d+xozp9eueTs0IovDkc+PUYuIZvQVwURKXCMm9Wm/TbA
12mmNffgjVIAPCVrdysA7ry8Ibh1ICD3hDXKCIH1TgAJo/Ndkkz0Jr8ftNOOx0D/su0gW3CF4uPm
A3e0Y+z8I7vTnlpJMpmWck22+/qu0kYqdOYNMsEOL+ZcQODlVoPbKujsyTYB1FOyUO53EfZsge9x
ofGQClOpSBpYgKXF0cQcHcJJCZ5EGkQGmGKBC+futdx8wiMDsIZBS08Qv3pKFjonyaRHul2CzAPu
IWeDIzgIzFzhwpeeb0Gqb7n17TnQutGtXnuHRwkHTRE24MPNb5GYyY9ur1N4JA6Z/ceiAXY5PwX+
0SiNZH4/MiqK21XZS5hbxCh3KLw73+52EmFzgC3xXbF+Mk5KSDwNhMQwwc9uZt2Ir6Pmba8KPnvJ
M6JpGtUkVbuPJBUBC5RGDqZPLIXAQuaNzosUVRJVCj+znjojeXnI+uWtuo9LwXCduHN/GYbESOwF
2zq8WbmH0887MXw59Yl2XDXD7eZxb/Tm/enEOTjeRRm3HZ6W7VEVp302yTAHLD3fR3p08ZiEHwt5
8Z2uc0EtztWKNMVi+RdsTZ+DYWNlZ4KnzQDZjw10iFjTmjnTVsVn0uSWwzZX+Rw9RCOMrKnt5dnR
fhqm5loOXijObnZZ8WKnEI2GloylhIQ3Ybg3jOq+dpbbqZtoO8MY5cekpskCU/5vp2A4MYYttH6D
i4Mf5rS09ydFzbzxqfDXKkArxygwmuxP/d2MhrmLJ0B/zqPv+8+j/yW/VViiGwiuKB+CyLcNRnxz
LgKSvFFAJ925wN6rEiVb9baJUF4SeaDp12UD330HLDxANfnvckCKSFlmjeFcVWxSToGUv8iJzn5u
XEbNRoCj0f40l6GGE9MfMb1KeDm64tYLkS4ds3AGAJZ1Z124e/go36Q33jPI+9xhKLkB57CkhvRY
5ZfyCegFFC+Ozhijo3Ig5vZmRUFKR5BDAIKIjXiH6OJbTKMKGgy1geOufBdBzKRJrd1cdmE2TYRc
r7ku/JHIfeim63Ewt2yHI51PinMGyrC1y+k=
`protect end_protected
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_fd73_pcs_pma_0_gt_gtwizard_gthe4 is
  port (
    gtpowergood_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gthtxn_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gthtxp_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxoutclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxresetdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txoutclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userdata_rx_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    rxctrl0_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    rxctrl1_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    txbufstatus_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxctrl2_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    rxctrl3_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    gtwiz_reset_rx_done_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_tx_done_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_buffbypass_rx_done_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxpd_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gthrxn_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gthrxp_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtrefclk0_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxmcommaalignen_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxusrclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txelecidle_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txusrclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userdata_tx_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    txctrl0_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    txctrl1_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    txctrl2_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    gtwiz_buffbypass_rx_reset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_all_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_tx_datapath_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_buffbypass_rx_start_user_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_rx_datapath_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    lopt : in STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : out STD_LOGIC;
    lopt_3 : out STD_LOGIC;
    lopt_4 : out STD_LOGIC;
    lopt_5 : out STD_LOGIC
  );
end bd_fd73_pcs_pma_0_gt_gtwizard_gthe4;

architecture STRUCTURE of bd_fd73_pcs_pma_0_gt_gtwizard_gthe4 is
  signal \gen_gtwizard_gthe4.cplllock_ch_int\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.delay_pwrgood_gtrxreset_int\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.drpdo_int\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \gen_gtwizard_gthe4.drpen_ch_int\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.drprdy_int\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.drpwe_ch_int\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst_n_11\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst_n_14\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst_n_5\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst_n_56\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst_n_7\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst_n_8\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst_n_9\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.cpll_cal_reset_int\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.drpaddr_cpll_cal_int\ : STD_LOGIC_VECTOR ( 7 downto 1 );
  signal \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.drpdi_cpll_cal_int\ : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst_n_1\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst_n_2\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst_n_3\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.txoutclksel_cpll_cal_int\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst_n_1\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst_n_9\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.gtpowergood_int\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.gttxreset_int\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.rxdlysreset_int\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.rxprogdivreset_int\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.rxratemode_ch_int\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.rxuserrdy_int\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.txprgdivresetdone_int\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.txprogdivreset_ch_int\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.txprogdivreset_int\ : STD_LOGIC;
  signal \gen_gtwizard_gthe4.txuserrdy_int\ : STD_LOGIC;
  signal \^gtpowergood_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^lopt_4\ : STD_LOGIC;
  signal \^lopt_5\ : STD_LOGIC;
  signal rst_in0 : STD_LOGIC;
  signal \^rxresetdone_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^txoutclk_out\ : STD_LOGIC_VECTOR ( 0 to 0 );
begin
  gtpowergood_out(0) <= \^gtpowergood_out\(0);
  lopt_4 <= \^lopt_4\;
  lopt_5 <= \^lopt_5\;
  rxresetdone_out(0) <= \^rxresetdone_out\(0);
  txoutclk_out(0) <= \^txoutclk_out\(0);
\gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst\: entity work.bd_fd73_pcs_pma_0_gt_gthe4_channel_wrapper
     port map (
      D(15 downto 0) => \gen_gtwizard_gthe4.drpdo_int\(15 downto 0),
      DEN_O => \gen_gtwizard_gthe4.drpen_ch_int\,
      DWE_O => \gen_gtwizard_gthe4.drpwe_ch_int\,
      Q(15 downto 0) => \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.drpdi_cpll_cal_int\(15 downto 0),
      RXPD(0) => \gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst_n_1\,
      RXRATE(0) => \gen_gtwizard_gthe4.rxratemode_ch_int\,
      drpclk_in(0) => drpclk_in(0),
      \gen_gtwizard_gthe4.delay_pwrgood_gtrxreset_int\ => \gen_gtwizard_gthe4.delay_pwrgood_gtrxreset_int\,
      \gen_gtwizard_gthe4.drprdy_int\ => \gen_gtwizard_gthe4.drprdy_int\,
      \gen_gtwizard_gthe4.gtpowergood_int\ => \gen_gtwizard_gthe4.gtpowergood_int\,
      \gen_gtwizard_gthe4.gttxreset_int\ => \gen_gtwizard_gthe4.gttxreset_int\,
      \gen_gtwizard_gthe4.rxdlysreset_int\ => \gen_gtwizard_gthe4.rxdlysreset_int\,
      \gen_gtwizard_gthe4.rxprogdivreset_int\ => \gen_gtwizard_gthe4.rxprogdivreset_int\,
      \gen_gtwizard_gthe4.rxuserrdy_int\ => \gen_gtwizard_gthe4.rxuserrdy_int\,
      \gen_gtwizard_gthe4.txprogdivreset_ch_int\ => \gen_gtwizard_gthe4.txprogdivreset_ch_int\,
      \gen_gtwizard_gthe4.txuserrdy_int\ => \gen_gtwizard_gthe4.txuserrdy_int\,
      \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST\ => \gen_gtwizard_gthe4.txprgdivresetdone_int\,
      \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_0\ => \gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst_n_56\,
      \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_1\ => \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst_n_1\,
      \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_2\ => \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst_n_2\,
      \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_3\(2 downto 0) => \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.txoutclksel_cpll_cal_int\(2 downto 0),
      \gthe4_channel_gen.gen_gthe4_channel_inst[0].GTHE4_CHANNEL_PRIM_INST_4\(6 downto 0) => \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.drpaddr_cpll_cal_int\(7 downto 1),
      gthrxn_in(0) => gthrxn_in(0),
      gthrxp_in(0) => gthrxp_in(0),
      gthtxn_out(0) => gthtxn_out(0),
      gthtxp_out(0) => gthtxp_out(0),
      gtrefclk0_in(0) => gtrefclk0_in(0),
      gtwiz_userclk_rx_active_out(0) => \gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst_n_9\,
      gtwiz_userdata_rx_out(15 downto 0) => gtwiz_userdata_rx_out(15 downto 0),
      gtwiz_userdata_tx_in(15 downto 0) => gtwiz_userdata_tx_in(15 downto 0),
      in0 => \gen_gtwizard_gthe4.cplllock_ch_int\,
      lopt => lopt,
      lopt_1 => lopt_1,
      lopt_2 => lopt_2,
      lopt_3 => lopt_3,
      lopt_4 => \^lopt_4\,
      lopt_5 => \^lopt_5\,
      rxcdrlock_out(0) => \gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst_n_5\,
      rxctrl0_out(1 downto 0) => rxctrl0_out(1 downto 0),
      rxctrl1_out(1 downto 0) => rxctrl1_out(1 downto 0),
      rxctrl2_out(1 downto 0) => rxctrl2_out(1 downto 0),
      rxctrl3_out(1 downto 0) => rxctrl3_out(1 downto 0),
      rxmcommaalignen_in(0) => rxmcommaalignen_in(0),
      rxoutclk_out(0) => rxoutclk_out(0),
      rxoutclkpcs_out(0) => \gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst_n_7\,
      rxphaligndone_out(0) => \gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst_n_8\,
      rxresetdone_out(0) => \^rxresetdone_out\(0),
      rxsyncdone_out(0) => \gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst_n_11\,
      rxusrclk_in(0) => rxusrclk_in(0),
      txbufstatus_out(0) => txbufstatus_out(0),
      txctrl0_in(1 downto 0) => txctrl0_in(1 downto 0),
      txctrl1_in(1 downto 0) => txctrl1_in(1 downto 0),
      txctrl2_in(1 downto 0) => txctrl2_in(1 downto 0),
      txelecidle_in(0) => txelecidle_in(0),
      txoutclk_out(0) => \^txoutclk_out\(0),
      txresetdone_out(0) => \gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst_n_14\,
      txusrclk_in(0) => txusrclk_in(0)
    );
\gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst\: entity work.bd_fd73_pcs_pma_0_gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal
     port map (
      DADDR_O(6 downto 0) => \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.drpaddr_cpll_cal_int\(7 downto 1),
      DEN_O => \gen_gtwizard_gthe4.drpen_ch_int\,
      DI_O(15 downto 0) => \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.drpdi_cpll_cal_int\(15 downto 0),
      DO_I(15 downto 0) => \gen_gtwizard_gthe4.drpdo_int\(15 downto 0),
      DWE_O => \gen_gtwizard_gthe4.drpwe_ch_int\,
      Q(2 downto 0) => \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.txoutclksel_cpll_cal_int\(2 downto 0),
      RESET_IN => \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.cpll_cal_reset_int\,
      USER_CPLLLOCK_OUT_reg => \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst_n_3\,
      cpllpd_int_reg => \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst_n_1\,
      cpllreset_int_reg => \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst_n_2\,
      drpclk_in(0) => drpclk_in(0),
      \gen_gtwizard_gthe4.drprdy_int\ => \gen_gtwizard_gthe4.drprdy_int\,
      \gen_gtwizard_gthe4.txprogdivreset_ch_int\ => \gen_gtwizard_gthe4.txprogdivreset_ch_int\,
      i_in_meta_reg => \gen_gtwizard_gthe4.txprogdivreset_int\,
      i_in_meta_reg_0 => \gen_gtwizard_gthe4.txprgdivresetdone_int\,
      in0 => \gen_gtwizard_gthe4.cplllock_ch_int\,
      lopt => \^lopt_4\,
      lopt_1 => \^lopt_5\,
      rst_in0 => rst_in0,
      txoutclk_out(0) => \^txoutclk_out\(0)
    );
\gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst\: entity work.bd_fd73_pcs_pma_0_gtwizard_ultrascale_v1_7_17_gthe4_delay_powergood
     port map (
      RXPD(0) => \gen_gtwizard_gthe4.gen_pwrgood_delay_inst[0].delay_powergood_inst_n_1\,
      RXRATE(0) => \gen_gtwizard_gthe4.rxratemode_ch_int\,
      \gen_powergood_delay.intclk_rrst_n_r_reg[4]_0\ => \gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst_n_56\,
      \out\ => \^gtpowergood_out\(0),
      rxoutclkpcs_out(0) => \gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst_n_7\,
      rxpd_in(0) => rxpd_in(0)
    );
\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_rxresetdone_inst\: entity work.bd_fd73_pcs_pma_0_gtwizard_ultrascale_v1_7_17_bit_synchronizer
     port map (
      drpclk_in(0) => drpclk_in(0),
      \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync\ => \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync\,
      rxresetdone_out(0) => \^rxresetdone_out\(0)
    );
\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gen_ch_xrd[0].bit_synchronizer_txresetdone_inst\: entity work.bd_fd73_pcs_pma_0_gtwizard_ultrascale_v1_7_17_bit_synchronizer_13
     port map (
      drpclk_in(0) => drpclk_in(0),
      \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync\ => \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync\,
      txresetdone_out(0) => \gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst_n_14\
    );
\gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst\: entity work.bd_fd73_pcs_pma_0_gtwizard_ultrascale_v1_7_17_gtwiz_reset
     port map (
      RESET_IN => \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.cpll_cal_reset_int\,
      drpclk_in(0) => drpclk_in(0),
      \gen_gtwizard_gthe4.delay_pwrgood_gtrxreset_int\ => \gen_gtwizard_gthe4.delay_pwrgood_gtrxreset_int\,
      \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync\ => \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.rxresetdone_sync\,
      \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync\ => \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.txresetdone_sync\,
      \gen_gtwizard_gthe4.gtpowergood_int\ => \gen_gtwizard_gthe4.gtpowergood_int\,
      \gen_gtwizard_gthe4.gttxreset_int\ => \gen_gtwizard_gthe4.gttxreset_int\,
      \gen_gtwizard_gthe4.rxprogdivreset_int\ => \gen_gtwizard_gthe4.rxprogdivreset_int\,
      \gen_gtwizard_gthe4.rxuserrdy_int\ => \gen_gtwizard_gthe4.rxuserrdy_int\,
      \gen_gtwizard_gthe4.txuserrdy_int\ => \gen_gtwizard_gthe4.txuserrdy_int\,
      gtpowergood_out(0) => \^gtpowergood_out\(0),
      gtwiz_reset_all_in(0) => gtwiz_reset_all_in(0),
      gtwiz_reset_rx_datapath_in(0) => gtwiz_reset_rx_datapath_in(0),
      gtwiz_reset_rx_done_out(0) => gtwiz_reset_rx_done_out(0),
      gtwiz_reset_tx_datapath_in(0) => gtwiz_reset_tx_datapath_in(0),
      gtwiz_reset_tx_done_out(0) => gtwiz_reset_tx_done_out(0),
      gtwiz_userclk_rx_active_out(0) => \gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst_n_9\,
      i_in_meta_reg => \gen_gtwizard_gthe4.gen_cpll_cal_gthe4.gen_cpll_cal_inst[0].gen_inst_cpll_cal.gtwizard_ultrascale_v1_7_17_gthe4_cpll_cal_inst_n_3\,
      rst_in0 => rst_in0,
      rst_in_out_reg => \gen_gtwizard_gthe4.txprogdivreset_int\,
      rst_in_out_reg_0 => \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst_n_9\,
      rxcdrlock_out(0) => \gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst_n_5\,
      rxusrclk_in(0) => rxusrclk_in(0),
      txusrclk_in(0) => txusrclk_in(0)
    );
\gen_gtwizard_gthe4.gen_rx_buffer_bypass_internal.gen_single_instance.gtwiz_buffbypass_rx_inst\: entity work.bd_fd73_pcs_pma_0_gtwizard_ultrascale_v1_7_17_gtwiz_buffbypass_rx
     port map (
      \gen_gtwizard_gthe4.rxdlysreset_int\ => \gen_gtwizard_gthe4.rxdlysreset_int\,
      gtwiz_buffbypass_rx_done_out(0) => gtwiz_buffbypass_rx_done_out(0),
      gtwiz_buffbypass_rx_reset_in(0) => gtwiz_buffbypass_rx_reset_in(0),
      gtwiz_buffbypass_rx_start_user_in(0) => gtwiz_buffbypass_rx_start_user_in(0),
      rst_in_sync2_reg => \gen_gtwizard_gthe4.gen_reset_controller_internal.gen_single_instance.gtwiz_reset_inst_n_9\,
      rxphaligndone_out(0) => \gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst_n_8\,
      rxsyncdone_out(0) => \gen_gtwizard_gthe4.gen_channel_container[27].gen_enabled_channel.gthe4_channel_wrapper_inst_n_11\,
      rxusrclk_in(0) => rxusrclk_in(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_fd73_pcs_pma_0_gt_gtwizard_top is
  port (
    gtwiz_userclk_tx_reset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userclk_tx_active_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userclk_tx_srcclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userclk_tx_usrclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userclk_tx_usrclk2_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userclk_tx_active_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userclk_rx_reset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userclk_rx_active_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userclk_rx_srcclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userclk_rx_usrclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userclk_rx_usrclk2_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userclk_rx_active_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_buffbypass_tx_reset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_buffbypass_tx_start_user_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_buffbypass_tx_done_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_buffbypass_tx_error_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_buffbypass_rx_reset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_buffbypass_rx_start_user_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_buffbypass_rx_done_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_buffbypass_rx_error_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_clk_freerun_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_all_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_tx_pll_and_datapath_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_tx_datapath_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_rx_pll_and_datapath_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_rx_datapath_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_tx_done_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_rx_done_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_qpll0lock_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_qpll1lock_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_rx_cdr_stable_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_tx_done_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_rx_done_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_qpll0reset_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_qpll1reset_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_gthe3_cpll_cal_txoutclk_period_in : in STD_LOGIC_VECTOR ( 17 downto 0 );
    gtwiz_gthe3_cpll_cal_cnt_tol_in : in STD_LOGIC_VECTOR ( 17 downto 0 );
    gtwiz_gthe3_cpll_cal_bufg_ce_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_gthe4_cpll_cal_txoutclk_period_in : in STD_LOGIC_VECTOR ( 17 downto 0 );
    gtwiz_gthe4_cpll_cal_cnt_tol_in : in STD_LOGIC_VECTOR ( 17 downto 0 );
    gtwiz_gthe4_cpll_cal_bufg_ce_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_gtye4_cpll_cal_txoutclk_period_in : in STD_LOGIC_VECTOR ( 17 downto 0 );
    gtwiz_gtye4_cpll_cal_cnt_tol_in : in STD_LOGIC_VECTOR ( 17 downto 0 );
    gtwiz_gtye4_cpll_cal_bufg_ce_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userdata_tx_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    gtwiz_userdata_rx_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    bgbypassb_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    bgmonitorenb_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    bgpdb_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    bgrcalovrd_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    bgrcalovrdenb_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    drpaddr_common_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    drpclk_common_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    drpdi_common_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    drpen_common_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    drpwe_common_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtgrefclk0_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtgrefclk1_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtnorthrefclk00_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtnorthrefclk01_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtnorthrefclk10_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtnorthrefclk11_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtrefclk00_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtrefclk01_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtrefclk10_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtrefclk11_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtsouthrefclk00_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtsouthrefclk01_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtsouthrefclk10_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtsouthrefclk11_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    pcierateqpll0_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    pcierateqpll1_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    pmarsvd0_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    pmarsvd1_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    qpll0clkrsvd0_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll0clkrsvd1_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll0fbdiv_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    qpll0lockdetclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll0locken_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll0pd_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll0refclksel_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    qpll0reset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll1clkrsvd0_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll1clkrsvd1_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll1fbdiv_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    qpll1lockdetclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll1locken_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll1pd_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll1refclksel_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    qpll1reset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpllrsvd1_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    qpllrsvd2_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    qpllrsvd3_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    qpllrsvd4_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    rcalenb_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    sdm0data_in : in STD_LOGIC_VECTOR ( 24 downto 0 );
    sdm0reset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    sdm0toggle_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    sdm0width_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    sdm1data_in : in STD_LOGIC_VECTOR ( 24 downto 0 );
    sdm1reset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    sdm1toggle_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    sdm1width_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    tcongpi_in : in STD_LOGIC_VECTOR ( 9 downto 0 );
    tconpowerup_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    tconreset_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    tconrsvdin1_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ubcfgstreamen_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    ubdo_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    ubdrdy_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    ubenable_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    ubgpi_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    ubintr_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    ubiolmbrst_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    ubmbrst_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    ubmdmcapture_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    ubmdmdbgrst_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    ubmdmdbgupdate_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    ubmdmregen_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    ubmdmshift_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    ubmdmsysrst_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    ubmdmtck_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    ubmdmtdi_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    drpdo_common_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    drprdy_common_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    pmarsvdout0_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    pmarsvdout1_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    qpll0fbclklost_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    qpll0lock_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    qpll0outclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    qpll0outrefclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    qpll0refclklost_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    qpll1fbclklost_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    qpll1lock_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    qpll1outclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    qpll1outrefclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    qpll1refclklost_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    qplldmonitor0_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    qplldmonitor1_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    refclkoutmonitor0_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    refclkoutmonitor1_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxrecclk0_sel_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxrecclk1_sel_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxrecclk0sel_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    rxrecclk1sel_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    sdm0finalout_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    sdm0testdata_out : out STD_LOGIC_VECTOR ( 14 downto 0 );
    sdm1finalout_out : out STD_LOGIC_VECTOR ( 3 downto 0 );
    sdm1testdata_out : out STD_LOGIC_VECTOR ( 14 downto 0 );
    tcongpo_out : out STD_LOGIC_VECTOR ( 9 downto 0 );
    tconrsvdout0_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    ubdaddr_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    ubden_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    ubdi_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    ubdwe_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    ubmdmtdo_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    ubrsvdout_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    ubtxuart_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    cdrstepdir_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    cdrstepsq_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    cdrstepsx_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    cfgreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    clkrsvd0_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    clkrsvd1_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    cpllfreqlock_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    cplllockdetclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    cplllocken_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    cpllpd_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    cpllrefclksel_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    cpllreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    dmonfiforeset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    dmonitorclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    drpaddr_in : in STD_LOGIC_VECTOR ( 9 downto 0 );
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    drpdi_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    drpen_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    drprst_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    drpwe_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    elpcaldvorwren_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    elpcalpaorwren_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    evoddphicaldone_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    evoddphicalstart_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    evoddphidrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    evoddphidwren_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    evoddphixrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    evoddphixwren_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    eyescanmode_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    eyescanreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    eyescantrigger_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    freqos_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtgrefclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gthrxn_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gthrxp_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtnorthrefclk0_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtnorthrefclk1_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtrefclk0_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtrefclk1_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtresetsel_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtrsvd_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    gtrxreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtrxresetsel_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtsouthrefclk0_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtsouthrefclk1_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gttxreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gttxresetsel_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    incpctrl_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtyrxn_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtyrxp_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    loopback_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    looprsvd_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    lpbkrxtxseren_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    lpbktxrxseren_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    pcieeqrxeqadaptdone_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    pcierstidle_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    pciersttxsyncstart_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    pcieuserratedone_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    pcsrsvdin_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    pcsrsvdin2_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    pmarsvdin_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll0clk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll0freqlock_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll0refclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll1clk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll1freqlock_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    qpll1refclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    resetovrd_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rstclkentx_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rx8b10ben_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxafecfoken_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxbufreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxcdrfreqreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxcdrhold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxcdrovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxcdrreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxcdrresetrsv_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxchbonden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxchbondi_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    rxchbondlevel_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxchbondmaster_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxchbondslave_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxckcalreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxckcalstart_in : in STD_LOGIC_VECTOR ( 6 downto 0 );
    rxcommadeten_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfeagcctrl_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rxdccforcestart_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfeagchold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfeagcovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfecfokfcnum_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxdfecfokfen_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfecfokfpulse_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfecfokhold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfecfokovren_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfekhhold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfekhovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfelfhold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfelfovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfelpmreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap10hold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap10ovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap11hold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap11ovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap12hold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap12ovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap13hold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap13ovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap14hold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap14ovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap15hold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap15ovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap2hold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap2ovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap3hold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap3ovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap4hold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap4ovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap5hold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap5ovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap6hold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap6ovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap7hold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap7ovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap8hold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap8ovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap9hold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfetap9ovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfeuthold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfeutovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfevphold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfevpovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfevsen_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfexyden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdlybypass_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdlyen_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdlyovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdlysreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxelecidlemode_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rxeqtraining_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxgearboxslip_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxlatclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxlpmen_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxlpmgchold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxlpmgcovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxlpmhfhold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxlpmhfovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxlpmlfhold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxlpmlfklovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxlpmoshold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxlpmosovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxmcommaalignen_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxmonitorsel_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rxoobreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxoscalreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxoshold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxosintcfg_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxosinten_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxosinthold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxosintovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxosintstrobe_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxosinttestovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxosovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxoutclksel_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxpcommaalignen_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxpcsreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxpd_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rxphalign_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxphalignen_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxphdlypd_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxphdlyreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxphovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxpllclksel_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rxpmareset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxpolarity_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxprbscntreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxprbssel_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxprogdivreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxqpien_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxrate_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxratemode_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxslide_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxslipoutclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxslippma_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxsyncallin_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxsyncin_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxsyncmode_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxsysclksel_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rxtermination_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxuserrdy_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxusrclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxusrclk2_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    sigvalidclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    tstin_in : in STD_LOGIC_VECTOR ( 19 downto 0 );
    tx8b10bbypass_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    tx8b10ben_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txbufdiffctrl_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txcominit_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txcomsas_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txcomwake_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txctrl0_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    txctrl1_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    txctrl2_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    txdata_in : in STD_LOGIC_VECTOR ( 127 downto 0 );
    txdataextendrsvd_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    txdccforcestart_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txdccreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txdeemph_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    txdetectrx_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txdiffctrl_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    txdiffpd_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txdlybypass_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txdlyen_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txdlyhold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txdlyovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txdlysreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txdlyupdown_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txelecidle_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txelforcestart_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txheader_in : in STD_LOGIC_VECTOR ( 5 downto 0 );
    txinhibit_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txlatclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txlfpstreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txlfpsu2lpexit_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txlfpsu3wake_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txmaincursor_in : in STD_LOGIC_VECTOR ( 6 downto 0 );
    txmargin_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    txmuxdcdexhold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txmuxdcdorwren_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txoneszeros_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txoutclksel_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    txpcsreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txpd_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    txpdelecidlemode_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txphalign_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txphalignen_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txphdlypd_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txphdlyreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txphdlytstclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txphinit_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txphovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txpippmen_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txpippmovrden_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txpippmpd_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txpippmsel_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txpippmstepsize_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    txpisopd_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txpllclksel_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    txpmareset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txpolarity_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txpostcursor_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    txpostcursorinv_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txprbsforceerr_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txprbssel_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txprecursor_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    txprecursorinv_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txprogdivreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txqpibiasen_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txqpistrongpdown_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txqpiweakpup_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txrate_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    txratemode_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txsequence_in : in STD_LOGIC_VECTOR ( 6 downto 0 );
    txswing_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txsyncallin_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txsyncin_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txsyncmode_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txsysclksel_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    txuserrdy_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txusrclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txusrclk2_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    bufgtce_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    bufgtcemask_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    bufgtdiv_out : out STD_LOGIC_VECTOR ( 8 downto 0 );
    bufgtreset_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    bufgtrstmask_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    cpllfbclklost_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    cplllock_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    cpllrefclklost_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    dmonitorout_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    dmonitoroutclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    drpdo_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    drprdy_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    eyescandataerror_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gthtxn_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gthtxp_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtpowergood_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtrefclkmonitor_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtytxn_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtytxp_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    pcierategen3_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    pcierateidle_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    pcierateqpllpd_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    pcierateqpllreset_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    pciesynctxsyncdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    pcieusergen3rdy_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    pcieuserphystatusrst_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    pcieuserratestart_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    pcsrsvdout_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    phystatus_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    pinrsrvdas_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    powerpresent_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    resetexception_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxbufstatus_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    rxbyteisaligned_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxbyterealign_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxcdrlock_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxcdrphdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxchanbondseq_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxchanisaligned_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxchanrealign_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxchbondo_out : out STD_LOGIC_VECTOR ( 4 downto 0 );
    rxckcaldone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxclkcorcnt_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    rxcominitdet_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxcommadet_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxcomsasdet_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxcomwakedet_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxctrl0_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    rxctrl1_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    rxctrl2_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    rxctrl3_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    rxdata_out : out STD_LOGIC_VECTOR ( 127 downto 0 );
    rxdataextendrsvd_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    rxdatavalid_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    rxdlysresetdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxelecidle_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxheader_out : out STD_LOGIC_VECTOR ( 5 downto 0 );
    rxheadervalid_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    rxlfpstresetdet_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxlfpsu2lpexitdet_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxlfpsu3wakedet_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxmonitorout_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    rxosintdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxosintstarted_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxosintstrobedone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxosintstrobestarted_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxoutclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxoutclkfabric_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxoutclkpcs_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxphaligndone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxphalignerr_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxpmaresetdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxprbserr_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxprbslocked_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxprgdivresetdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxqpisenn_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxqpisenp_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxratedone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxrecclkout_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxresetdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxsliderdy_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxslipdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxslipoutclkrdy_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxslippmardy_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxstartofseq_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    rxstatus_out : out STD_LOGIC_VECTOR ( 2 downto 0 );
    rxsyncdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxsyncout_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxvalid_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txbufstatus_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    txcomfinish_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txdccdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txdlysresetdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txoutclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txoutclkfabric_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txoutclkpcs_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txphaligndone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txphinitdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txpmaresetdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txprgdivresetdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txqpisenn_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txqpisenp_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txratedone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txresetdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txsyncdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txsyncout_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    lopt : in STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : out STD_LOGIC;
    lopt_3 : out STD_LOGIC;
    lopt_4 : out STD_LOGIC;
    lopt_5 : out STD_LOGIC
  );
  attribute C_CHANNEL_ENABLE : string;
  attribute C_CHANNEL_ENABLE of bd_fd73_pcs_pma_0_gt_gtwizard_top : entity is "192'b000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute C_COMMON_SCALING_FACTOR : integer;
  attribute C_COMMON_SCALING_FACTOR of bd_fd73_pcs_pma_0_gt_gtwizard_top : entity is 1;
  attribute C_CPLL_VCO_FREQUENCY : string;
  attribute C_CPLL_VCO_FREQUENCY of bd_fd73_pcs_pma_0_gt_gtwizard_top : entity is "2500.000000";
  attribute C_ENABLE_COMMON_USRCLK : integer;
  attribute C_ENABLE_COMMON_USRCLK of bd_fd73_pcs_pma_0_gt_gtwizard_top : entity is 0;
  attribute C_FORCE_COMMONS : integer;
  attribute C_FORCE_COMMONS of bd_fd73_pcs_pma_0_gt_gtwizard_top : entity is 0;
  attribute C_FREERUN_FREQUENCY : string;
  attribute C_FREERUN_FREQUENCY of bd_fd73_pcs_pma_0_gt_gtwizard_top : entity is "50.000000";
  attribute C_GT_REV : integer;
  attribute C_GT_REV of bd_fd73_pcs_pma_0_gt_gtwizard_top : entity is 57;
  attribute C_GT_TYPE : integer;
  attribute C_GT_TYPE of bd_fd73_pcs_pma_0_gt_gtwizard_top : entity is 2;
  attribute C_INCLUDE_CPLL_CAL : integer;
  attribute C_INCLUDE_CPLL_CAL of bd_fd73_pcs_pma_0_gt_gtwizard_top : entity is 2;
  attribute C_LOCATE_COMMON : integer;
  attribute C_LOCATE_COMMON of bd_fd73_pcs_pma_0_gt_gtwizard_top : entity is 0;
  attribute C_LOCATE_IN_SYSTEM_IBERT_CORE : integer;
  attribute C_LOCATE_IN_SYSTEM_IBERT_CORE of bd_fd73_pcs_pma_0_gt_gtwizard_top : entity is 2;
  attribute C_LOCATE_RESET_CONTROLLER : integer;
  attribute C_LOCATE_RESET_CONTROLLER of bd_fd73_pcs_pma_0_gt_gtwizard_top : entity is 0;
  attribute C_LOCATE_RX_BUFFER_BYPASS_CONTROLLER : integer;
  attribute C_LOCATE_RX_BUFFER_BYPASS_CONTROLLER of bd_fd73_pcs_pma_0_gt_gtwizard_top : entity is 0;
  attribute C_LOCATE_RX_USER_CLOCKING : integer;
  attribute C_LOCATE_RX_USER_CLOCKING of bd_fd73_pcs_pma_0_gt_gtwizard_top : entity is 1;
  attribute C_LOCATE_TX_BUFFER_BYPASS_CONTROLLER : integer;
  attribute C_LOCATE_TX_BUFFER_BYPASS_CONTROLLER of bd_fd73_pcs_pma_0_gt_gtwizard_top : entity is 0;
  attribute C_LOCATE_TX_USER_CLOCKING : integer;
  attribute C_LOCATE_TX_USER_CLOCKING of bd_fd73_pcs_pma_0_gt_gtwizard_top : entity is 1;
  attribute C_LOCATE_USER_DATA_WIDTH_SIZING : integer;
  attribute C_LOCATE_USER_DATA_WIDTH_SIZING of bd_fd73_pcs_pma_0_gt_gtwizard_top : entity is 0;
  attribute C_PCIE_CORECLK_FREQ : integer;
  attribute C_PCIE_CORECLK_FREQ of bd_fd73_pcs_pma_0_gt_gtwizard_top : entity is 250;
  attribute C_PCIE_ENABLE : integer;
  attribute C_PCIE_ENABLE of bd_fd73_pcs_pma_0_gt_gtwizard_top : entity is 0;
  attribute C_RESET_CONTROLLER_INSTANCE_CTRL : integer;
  attribute C_RESET_CONTROLLER_INSTANCE_CTRL of bd_fd73_pcs_pma_0_gt_gtwizard_top : entity is 0;
  attribute C_RESET_SEQUENCE_INTERVAL : integer;
  attribute C_RESET_SEQUENCE_INTERVAL of bd_fd73_pcs_pma_0_gt_gtwizard_top : entity is 0;
  attribute C_RX_BUFFBYPASS_MODE : integer;
  attribute C_RX_BUFFBYPASS_MODE of bd_fd73_pcs_pma_0_gt_gtwizard_top : entity is 0;
  attribute C_RX_BUFFER_BYPASS_INSTANCE_CTRL : integer;
  attribute C_RX_BUFFER_BYPASS_INSTANCE_CTRL of bd_fd73_pcs_pma_0_gt_gtwizard_top : entity is 0;
  attribute C_RX_BUFFER_MODE : integer;
  attribute C_RX_BUFFER_MODE of bd_fd73_pcs_pma_0_gt_gtwizard_top : entity is 0;
  attribute C_RX_CB_DISP : string;
  attribute C_RX_CB_DISP of bd_fd73_pcs_pma_0_gt_gtwizard_top : entity is "8'b00000000";
  attribute C_RX_CB_K : string;
  attribute C_RX_CB_K of bd_fd73_pcs_pma_0_gt_gtwizard_top : entity is "8'b00000000";
  attribute C_RX_CB_LEN_SEQ : integer;
  attribute C_RX_CB_LEN_SEQ of bd_fd73_pcs_pma_0_gt_gtwizard_top : entity is 1;
  attribute C_RX_CB_MAX_LEVEL : integer;
  attribute C_RX_CB_MAX_LEVEL of bd_fd73_pcs_pma_0_gt_gtwizard_top : entity is 1;
  attribute C_RX_CB_NUM_SEQ : integer;
  attribute C_RX_CB_NUM_SEQ of bd_fd73_pcs_pma_0_gt_gtwizard_top : entity is 0;
  attribute C_RX_CB_VAL : string;
  attribute C_RX_CB_VAL of bd_fd73_pcs_pma_0_gt_gtwizard_top : entity is "80'b00000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute C_RX_CC_DISP : string;
  attribute C_RX_CC_DISP of bd_fd73_pcs_pma_0_gt_gtwizard_top : entity is "8'b00000000";
  attribute C_RX_CC_ENABLE : integer;
  attribute C_RX_CC_ENABLE of bd_fd73_pcs_pma_0_gt_gtwizard_top : entity is 0;
  attribute C_RX_CC_K : string;
  attribute C_RX_CC_K of bd_fd73_pcs_pma_0_gt_gtwizard_top : entity is "8'b00000000";
  attribute C_RX_CC_LEN_SEQ : integer;
  attribute C_RX_CC_LEN_SEQ of bd_fd73_pcs_pma_0_gt_gtwizard_top : entity is 1;
  attribute C_RX_CC_NUM_SEQ : integer;
  attribute C_RX_CC_NUM_SEQ of bd_fd73_pcs_pma_0_gt_gtwizard_top : entity is 0;
  attribute C_RX_CC_PERIODICITY : integer;
  attribute C_RX_CC_PERIODICITY of bd_fd73_pcs_pma_0_gt_gtwizard_top : entity is 5000;
  attribute C_RX_CC_VAL : string;
  attribute C_RX_CC_VAL of bd_fd73_pcs_pma_0_gt_gtwizard_top : entity is "80'b00000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute C_RX_COMMA_M_ENABLE : integer;
  attribute C_RX_COMMA_M_ENABLE of bd_fd73_pcs_pma_0_gt_gtwizard_top : entity is 1;
  attribute C_RX_COMMA_M_VAL : string;
  attribute C_RX_COMMA_M_VAL of bd_fd73_pcs_pma_0_gt_gtwizard_top : entity is "10'b1010000011";
  attribute C_RX_COMMA_P_ENABLE : integer;
  attribute C_RX_COMMA_P_ENABLE of bd_fd73_pcs_pma_0_gt_gtwizard_top : entity is 1;
  attribute C_RX_COMMA_P_VAL : string;
  attribute C_RX_COMMA_P_VAL of bd_fd73_pcs_pma_0_gt_gtwizard_top : entity is "10'b0101111100";
  attribute C_RX_DATA_DECODING : integer;
  attribute C_RX_DATA_DECODING of bd_fd73_pcs_pma_0_gt_gtwizard_top : entity is 1;
  attribute C_RX_ENABLE : integer;
  attribute C_RX_ENABLE of bd_fd73_pcs_pma_0_gt_gtwizard_top : entity is 1;
  attribute C_RX_INT_DATA_WIDTH : integer;
  attribute C_RX_INT_DATA_WIDTH of bd_fd73_pcs_pma_0_gt_gtwizard_top : entity is 20;
  attribute C_RX_LINE_RATE : string;
  attribute C_RX_LINE_RATE of bd_fd73_pcs_pma_0_gt_gtwizard_top : entity is "1.250000";
  attribute C_RX_MASTER_CHANNEL_IDX : integer;
  attribute C_RX_MASTER_CHANNEL_IDX of bd_fd73_pcs_pma_0_gt_gtwizard_top : entity is 109;
  attribute C_RX_OUTCLK_BUFG_GT_DIV : integer;
  attribute C_RX_OUTCLK_BUFG_GT_DIV of bd_fd73_pcs_pma_0_gt_gtwizard_top : entity is 1;
  attribute C_RX_OUTCLK_FREQUENCY : string;
  attribute C_RX_OUTCLK_FREQUENCY of bd_fd73_pcs_pma_0_gt_gtwizard_top : entity is "62.500000";
  attribute C_RX_OUTCLK_SOURCE : integer;
  attribute C_RX_OUTCLK_SOURCE of bd_fd73_pcs_pma_0_gt_gtwizard_top : entity is 1;
  attribute C_RX_PLL_TYPE : integer;
  attribute C_RX_PLL_TYPE of bd_fd73_pcs_pma_0_gt_gtwizard_top : entity is 2;
  attribute C_RX_RECCLK_OUTPUT : string;
  attribute C_RX_RECCLK_OUTPUT of bd_fd73_pcs_pma_0_gt_gtwizard_top : entity is "192'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute C_RX_REFCLK_FREQUENCY : string;
  attribute C_RX_REFCLK_FREQUENCY of bd_fd73_pcs_pma_0_gt_gtwizard_top : entity is "156.250000";
  attribute C_RX_SLIDE_MODE : integer;
  attribute C_RX_SLIDE_MODE of bd_fd73_pcs_pma_0_gt_gtwizard_top : entity is 0;
  attribute C_RX_USER_CLOCKING_CONTENTS : integer;
  attribute C_RX_USER_CLOCKING_CONTENTS of bd_fd73_pcs_pma_0_gt_gtwizard_top : entity is 0;
  attribute C_RX_USER_CLOCKING_INSTANCE_CTRL : integer;
  attribute C_RX_USER_CLOCKING_INSTANCE_CTRL of bd_fd73_pcs_pma_0_gt_gtwizard_top : entity is 0;
  attribute C_RX_USER_CLOCKING_RATIO_FSRC_FUSRCLK : integer;
  attribute C_RX_USER_CLOCKING_RATIO_FSRC_FUSRCLK of bd_fd73_pcs_pma_0_gt_gtwizard_top : entity is 1;
  attribute C_RX_USER_CLOCKING_RATIO_FUSRCLK_FUSRCLK2 : integer;
  attribute C_RX_USER_CLOCKING_RATIO_FUSRCLK_FUSRCLK2 of bd_fd73_pcs_pma_0_gt_gtwizard_top : entity is 1;
  attribute C_RX_USER_CLOCKING_SOURCE : integer;
  attribute C_RX_USER_CLOCKING_SOURCE of bd_fd73_pcs_pma_0_gt_gtwizard_top : entity is 0;
  attribute C_RX_USER_DATA_WIDTH : integer;
  attribute C_RX_USER_DATA_WIDTH of bd_fd73_pcs_pma_0_gt_gtwizard_top : entity is 16;
  attribute C_RX_USRCLK2_FREQUENCY : string;
  attribute C_RX_USRCLK2_FREQUENCY of bd_fd73_pcs_pma_0_gt_gtwizard_top : entity is "62.500000";
  attribute C_RX_USRCLK_FREQUENCY : string;
  attribute C_RX_USRCLK_FREQUENCY of bd_fd73_pcs_pma_0_gt_gtwizard_top : entity is "62.500000";
  attribute C_SECONDARY_QPLL_ENABLE : integer;
  attribute C_SECONDARY_QPLL_ENABLE of bd_fd73_pcs_pma_0_gt_gtwizard_top : entity is 0;
  attribute C_SECONDARY_QPLL_REFCLK_FREQUENCY : string;
  attribute C_SECONDARY_QPLL_REFCLK_FREQUENCY of bd_fd73_pcs_pma_0_gt_gtwizard_top : entity is "257.812500";
  attribute C_SIM_CPLL_CAL_BYPASS : integer;
  attribute C_SIM_CPLL_CAL_BYPASS of bd_fd73_pcs_pma_0_gt_gtwizard_top : entity is 1;
  attribute C_TOTAL_NUM_CHANNELS : integer;
  attribute C_TOTAL_NUM_CHANNELS of bd_fd73_pcs_pma_0_gt_gtwizard_top : entity is 1;
  attribute C_TOTAL_NUM_COMMONS : integer;
  attribute C_TOTAL_NUM_COMMONS of bd_fd73_pcs_pma_0_gt_gtwizard_top : entity is 0;
  attribute C_TOTAL_NUM_COMMONS_EXAMPLE : integer;
  attribute C_TOTAL_NUM_COMMONS_EXAMPLE of bd_fd73_pcs_pma_0_gt_gtwizard_top : entity is 0;
  attribute C_TXPROGDIV_FREQ_ENABLE : integer;
  attribute C_TXPROGDIV_FREQ_ENABLE of bd_fd73_pcs_pma_0_gt_gtwizard_top : entity is 1;
  attribute C_TXPROGDIV_FREQ_SOURCE : integer;
  attribute C_TXPROGDIV_FREQ_SOURCE of bd_fd73_pcs_pma_0_gt_gtwizard_top : entity is 2;
  attribute C_TXPROGDIV_FREQ_VAL : string;
  attribute C_TXPROGDIV_FREQ_VAL of bd_fd73_pcs_pma_0_gt_gtwizard_top : entity is "125.000000";
  attribute C_TX_BUFFBYPASS_MODE : integer;
  attribute C_TX_BUFFBYPASS_MODE of bd_fd73_pcs_pma_0_gt_gtwizard_top : entity is 0;
  attribute C_TX_BUFFER_BYPASS_INSTANCE_CTRL : integer;
  attribute C_TX_BUFFER_BYPASS_INSTANCE_CTRL of bd_fd73_pcs_pma_0_gt_gtwizard_top : entity is 0;
  attribute C_TX_BUFFER_MODE : integer;
  attribute C_TX_BUFFER_MODE of bd_fd73_pcs_pma_0_gt_gtwizard_top : entity is 1;
  attribute C_TX_DATA_ENCODING : integer;
  attribute C_TX_DATA_ENCODING of bd_fd73_pcs_pma_0_gt_gtwizard_top : entity is 1;
  attribute C_TX_ENABLE : integer;
  attribute C_TX_ENABLE of bd_fd73_pcs_pma_0_gt_gtwizard_top : entity is 1;
  attribute C_TX_INT_DATA_WIDTH : integer;
  attribute C_TX_INT_DATA_WIDTH of bd_fd73_pcs_pma_0_gt_gtwizard_top : entity is 20;
  attribute C_TX_LINE_RATE : string;
  attribute C_TX_LINE_RATE of bd_fd73_pcs_pma_0_gt_gtwizard_top : entity is "1.250000";
  attribute C_TX_MASTER_CHANNEL_IDX : integer;
  attribute C_TX_MASTER_CHANNEL_IDX of bd_fd73_pcs_pma_0_gt_gtwizard_top : entity is 109;
  attribute C_TX_OUTCLK_BUFG_GT_DIV : integer;
  attribute C_TX_OUTCLK_BUFG_GT_DIV of bd_fd73_pcs_pma_0_gt_gtwizard_top : entity is 2;
  attribute C_TX_OUTCLK_FREQUENCY : string;
  attribute C_TX_OUTCLK_FREQUENCY of bd_fd73_pcs_pma_0_gt_gtwizard_top : entity is "62.500000";
  attribute C_TX_OUTCLK_SOURCE : integer;
  attribute C_TX_OUTCLK_SOURCE of bd_fd73_pcs_pma_0_gt_gtwizard_top : entity is 4;
  attribute C_TX_PLL_TYPE : integer;
  attribute C_TX_PLL_TYPE of bd_fd73_pcs_pma_0_gt_gtwizard_top : entity is 2;
  attribute C_TX_REFCLK_FREQUENCY : string;
  attribute C_TX_REFCLK_FREQUENCY of bd_fd73_pcs_pma_0_gt_gtwizard_top : entity is "156.250000";
  attribute C_TX_USER_CLOCKING_CONTENTS : integer;
  attribute C_TX_USER_CLOCKING_CONTENTS of bd_fd73_pcs_pma_0_gt_gtwizard_top : entity is 0;
  attribute C_TX_USER_CLOCKING_INSTANCE_CTRL : integer;
  attribute C_TX_USER_CLOCKING_INSTANCE_CTRL of bd_fd73_pcs_pma_0_gt_gtwizard_top : entity is 0;
  attribute C_TX_USER_CLOCKING_RATIO_FSRC_FUSRCLK : integer;
  attribute C_TX_USER_CLOCKING_RATIO_FSRC_FUSRCLK of bd_fd73_pcs_pma_0_gt_gtwizard_top : entity is 1;
  attribute C_TX_USER_CLOCKING_RATIO_FUSRCLK_FUSRCLK2 : integer;
  attribute C_TX_USER_CLOCKING_RATIO_FUSRCLK_FUSRCLK2 of bd_fd73_pcs_pma_0_gt_gtwizard_top : entity is 1;
  attribute C_TX_USER_CLOCKING_SOURCE : integer;
  attribute C_TX_USER_CLOCKING_SOURCE of bd_fd73_pcs_pma_0_gt_gtwizard_top : entity is 0;
  attribute C_TX_USER_DATA_WIDTH : integer;
  attribute C_TX_USER_DATA_WIDTH of bd_fd73_pcs_pma_0_gt_gtwizard_top : entity is 16;
  attribute C_TX_USRCLK2_FREQUENCY : string;
  attribute C_TX_USRCLK2_FREQUENCY of bd_fd73_pcs_pma_0_gt_gtwizard_top : entity is "62.500000";
  attribute C_TX_USRCLK_FREQUENCY : string;
  attribute C_TX_USRCLK_FREQUENCY of bd_fd73_pcs_pma_0_gt_gtwizard_top : entity is "62.500000";
  attribute C_USER_GTPOWERGOOD_DELAY_EN : integer;
  attribute C_USER_GTPOWERGOOD_DELAY_EN of bd_fd73_pcs_pma_0_gt_gtwizard_top : entity is 1;
end bd_fd73_pcs_pma_0_gt_gtwizard_top;

architecture STRUCTURE of bd_fd73_pcs_pma_0_gt_gtwizard_top is
  signal \<const0>\ : STD_LOGIC;
  signal \^rxctrl0_out\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^rxctrl1_out\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^rxctrl2_out\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^rxctrl3_out\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^txbufstatus_out\ : STD_LOGIC_VECTOR ( 1 to 1 );
begin
  bufgtce_out(0) <= \<const0>\;
  bufgtcemask_out(2) <= \<const0>\;
  bufgtcemask_out(1) <= \<const0>\;
  bufgtcemask_out(0) <= \<const0>\;
  bufgtdiv_out(8) <= \<const0>\;
  bufgtdiv_out(7) <= \<const0>\;
  bufgtdiv_out(6) <= \<const0>\;
  bufgtdiv_out(5) <= \<const0>\;
  bufgtdiv_out(4) <= \<const0>\;
  bufgtdiv_out(3) <= \<const0>\;
  bufgtdiv_out(2) <= \<const0>\;
  bufgtdiv_out(1) <= \<const0>\;
  bufgtdiv_out(0) <= \<const0>\;
  bufgtreset_out(0) <= \<const0>\;
  bufgtrstmask_out(2) <= \<const0>\;
  bufgtrstmask_out(1) <= \<const0>\;
  bufgtrstmask_out(0) <= \<const0>\;
  cpllfbclklost_out(0) <= \<const0>\;
  cplllock_out(0) <= \<const0>\;
  cpllrefclklost_out(0) <= \<const0>\;
  dmonitorout_out(15) <= \<const0>\;
  dmonitorout_out(14) <= \<const0>\;
  dmonitorout_out(13) <= \<const0>\;
  dmonitorout_out(12) <= \<const0>\;
  dmonitorout_out(11) <= \<const0>\;
  dmonitorout_out(10) <= \<const0>\;
  dmonitorout_out(9) <= \<const0>\;
  dmonitorout_out(8) <= \<const0>\;
  dmonitorout_out(7) <= \<const0>\;
  dmonitorout_out(6) <= \<const0>\;
  dmonitorout_out(5) <= \<const0>\;
  dmonitorout_out(4) <= \<const0>\;
  dmonitorout_out(3) <= \<const0>\;
  dmonitorout_out(2) <= \<const0>\;
  dmonitorout_out(1) <= \<const0>\;
  dmonitorout_out(0) <= \<const0>\;
  dmonitoroutclk_out(0) <= \<const0>\;
  drpdo_common_out(15) <= \<const0>\;
  drpdo_common_out(14) <= \<const0>\;
  drpdo_common_out(13) <= \<const0>\;
  drpdo_common_out(12) <= \<const0>\;
  drpdo_common_out(11) <= \<const0>\;
  drpdo_common_out(10) <= \<const0>\;
  drpdo_common_out(9) <= \<const0>\;
  drpdo_common_out(8) <= \<const0>\;
  drpdo_common_out(7) <= \<const0>\;
  drpdo_common_out(6) <= \<const0>\;
  drpdo_common_out(5) <= \<const0>\;
  drpdo_common_out(4) <= \<const0>\;
  drpdo_common_out(3) <= \<const0>\;
  drpdo_common_out(2) <= \<const0>\;
  drpdo_common_out(1) <= \<const0>\;
  drpdo_common_out(0) <= \<const0>\;
  drpdo_out(15) <= \<const0>\;
  drpdo_out(14) <= \<const0>\;
  drpdo_out(13) <= \<const0>\;
  drpdo_out(12) <= \<const0>\;
  drpdo_out(11) <= \<const0>\;
  drpdo_out(10) <= \<const0>\;
  drpdo_out(9) <= \<const0>\;
  drpdo_out(8) <= \<const0>\;
  drpdo_out(7) <= \<const0>\;
  drpdo_out(6) <= \<const0>\;
  drpdo_out(5) <= \<const0>\;
  drpdo_out(4) <= \<const0>\;
  drpdo_out(3) <= \<const0>\;
  drpdo_out(2) <= \<const0>\;
  drpdo_out(1) <= \<const0>\;
  drpdo_out(0) <= \<const0>\;
  drprdy_common_out(0) <= \<const0>\;
  drprdy_out(0) <= \<const0>\;
  eyescandataerror_out(0) <= \<const0>\;
  gtrefclkmonitor_out(0) <= \<const0>\;
  gtwiz_buffbypass_rx_error_out(0) <= \<const0>\;
  gtwiz_buffbypass_tx_done_out(0) <= \<const0>\;
  gtwiz_buffbypass_tx_error_out(0) <= \<const0>\;
  gtwiz_reset_qpll0reset_out(0) <= \<const0>\;
  gtwiz_reset_qpll1reset_out(0) <= \<const0>\;
  gtwiz_reset_rx_cdr_stable_out(0) <= \<const0>\;
  gtwiz_userclk_rx_active_out(0) <= \<const0>\;
  gtwiz_userclk_rx_srcclk_out(0) <= \<const0>\;
  gtwiz_userclk_rx_usrclk2_out(0) <= \<const0>\;
  gtwiz_userclk_rx_usrclk_out(0) <= \<const0>\;
  gtwiz_userclk_tx_active_out(0) <= \<const0>\;
  gtwiz_userclk_tx_srcclk_out(0) <= \<const0>\;
  gtwiz_userclk_tx_usrclk2_out(0) <= \<const0>\;
  gtwiz_userclk_tx_usrclk_out(0) <= \<const0>\;
  gtytxn_out(0) <= \<const0>\;
  gtytxp_out(0) <= \<const0>\;
  pcierategen3_out(0) <= \<const0>\;
  pcierateidle_out(0) <= \<const0>\;
  pcierateqpllpd_out(1) <= \<const0>\;
  pcierateqpllpd_out(0) <= \<const0>\;
  pcierateqpllreset_out(1) <= \<const0>\;
  pcierateqpllreset_out(0) <= \<const0>\;
  pciesynctxsyncdone_out(0) <= \<const0>\;
  pcieusergen3rdy_out(0) <= \<const0>\;
  pcieuserphystatusrst_out(0) <= \<const0>\;
  pcieuserratestart_out(0) <= \<const0>\;
  pcsrsvdout_out(15) <= \<const0>\;
  pcsrsvdout_out(14) <= \<const0>\;
  pcsrsvdout_out(13) <= \<const0>\;
  pcsrsvdout_out(12) <= \<const0>\;
  pcsrsvdout_out(11) <= \<const0>\;
  pcsrsvdout_out(10) <= \<const0>\;
  pcsrsvdout_out(9) <= \<const0>\;
  pcsrsvdout_out(8) <= \<const0>\;
  pcsrsvdout_out(7) <= \<const0>\;
  pcsrsvdout_out(6) <= \<const0>\;
  pcsrsvdout_out(5) <= \<const0>\;
  pcsrsvdout_out(4) <= \<const0>\;
  pcsrsvdout_out(3) <= \<const0>\;
  pcsrsvdout_out(2) <= \<const0>\;
  pcsrsvdout_out(1) <= \<const0>\;
  pcsrsvdout_out(0) <= \<const0>\;
  phystatus_out(0) <= \<const0>\;
  pinrsrvdas_out(15) <= \<const0>\;
  pinrsrvdas_out(14) <= \<const0>\;
  pinrsrvdas_out(13) <= \<const0>\;
  pinrsrvdas_out(12) <= \<const0>\;
  pinrsrvdas_out(11) <= \<const0>\;
  pinrsrvdas_out(10) <= \<const0>\;
  pinrsrvdas_out(9) <= \<const0>\;
  pinrsrvdas_out(8) <= \<const0>\;
  pinrsrvdas_out(7) <= \<const0>\;
  pinrsrvdas_out(6) <= \<const0>\;
  pinrsrvdas_out(5) <= \<const0>\;
  pinrsrvdas_out(4) <= \<const0>\;
  pinrsrvdas_out(3) <= \<const0>\;
  pinrsrvdas_out(2) <= \<const0>\;
  pinrsrvdas_out(1) <= \<const0>\;
  pinrsrvdas_out(0) <= \<const0>\;
  pmarsvdout0_out(7) <= \<const0>\;
  pmarsvdout0_out(6) <= \<const0>\;
  pmarsvdout0_out(5) <= \<const0>\;
  pmarsvdout0_out(4) <= \<const0>\;
  pmarsvdout0_out(3) <= \<const0>\;
  pmarsvdout0_out(2) <= \<const0>\;
  pmarsvdout0_out(1) <= \<const0>\;
  pmarsvdout0_out(0) <= \<const0>\;
  pmarsvdout1_out(7) <= \<const0>\;
  pmarsvdout1_out(6) <= \<const0>\;
  pmarsvdout1_out(5) <= \<const0>\;
  pmarsvdout1_out(4) <= \<const0>\;
  pmarsvdout1_out(3) <= \<const0>\;
  pmarsvdout1_out(2) <= \<const0>\;
  pmarsvdout1_out(1) <= \<const0>\;
  pmarsvdout1_out(0) <= \<const0>\;
  powerpresent_out(0) <= \<const0>\;
  qpll0fbclklost_out(0) <= \<const0>\;
  qpll0lock_out(0) <= \<const0>\;
  qpll0outclk_out(0) <= \<const0>\;
  qpll0outrefclk_out(0) <= \<const0>\;
  qpll0refclklost_out(0) <= \<const0>\;
  qpll1fbclklost_out(0) <= \<const0>\;
  qpll1lock_out(0) <= \<const0>\;
  qpll1outclk_out(0) <= \<const0>\;
  qpll1outrefclk_out(0) <= \<const0>\;
  qpll1refclklost_out(0) <= \<const0>\;
  qplldmonitor0_out(7) <= \<const0>\;
  qplldmonitor0_out(6) <= \<const0>\;
  qplldmonitor0_out(5) <= \<const0>\;
  qplldmonitor0_out(4) <= \<const0>\;
  qplldmonitor0_out(3) <= \<const0>\;
  qplldmonitor0_out(2) <= \<const0>\;
  qplldmonitor0_out(1) <= \<const0>\;
  qplldmonitor0_out(0) <= \<const0>\;
  qplldmonitor1_out(7) <= \<const0>\;
  qplldmonitor1_out(6) <= \<const0>\;
  qplldmonitor1_out(5) <= \<const0>\;
  qplldmonitor1_out(4) <= \<const0>\;
  qplldmonitor1_out(3) <= \<const0>\;
  qplldmonitor1_out(2) <= \<const0>\;
  qplldmonitor1_out(1) <= \<const0>\;
  qplldmonitor1_out(0) <= \<const0>\;
  refclkoutmonitor0_out(0) <= \<const0>\;
  refclkoutmonitor1_out(0) <= \<const0>\;
  resetexception_out(0) <= \<const0>\;
  rxbufstatus_out(2) <= \<const0>\;
  rxbufstatus_out(1) <= \<const0>\;
  rxbufstatus_out(0) <= \<const0>\;
  rxbyteisaligned_out(0) <= \<const0>\;
  rxbyterealign_out(0) <= \<const0>\;
  rxcdrlock_out(0) <= \<const0>\;
  rxcdrphdone_out(0) <= \<const0>\;
  rxchanbondseq_out(0) <= \<const0>\;
  rxchanisaligned_out(0) <= \<const0>\;
  rxchanrealign_out(0) <= \<const0>\;
  rxchbondo_out(4) <= \<const0>\;
  rxchbondo_out(3) <= \<const0>\;
  rxchbondo_out(2) <= \<const0>\;
  rxchbondo_out(1) <= \<const0>\;
  rxchbondo_out(0) <= \<const0>\;
  rxckcaldone_out(0) <= \<const0>\;
  rxclkcorcnt_out(1) <= \<const0>\;
  rxclkcorcnt_out(0) <= \<const0>\;
  rxcominitdet_out(0) <= \<const0>\;
  rxcommadet_out(0) <= \<const0>\;
  rxcomsasdet_out(0) <= \<const0>\;
  rxcomwakedet_out(0) <= \<const0>\;
  rxctrl0_out(15) <= \<const0>\;
  rxctrl0_out(14) <= \<const0>\;
  rxctrl0_out(13) <= \<const0>\;
  rxctrl0_out(12) <= \<const0>\;
  rxctrl0_out(11) <= \<const0>\;
  rxctrl0_out(10) <= \<const0>\;
  rxctrl0_out(9) <= \<const0>\;
  rxctrl0_out(8) <= \<const0>\;
  rxctrl0_out(7) <= \<const0>\;
  rxctrl0_out(6) <= \<const0>\;
  rxctrl0_out(5) <= \<const0>\;
  rxctrl0_out(4) <= \<const0>\;
  rxctrl0_out(3) <= \<const0>\;
  rxctrl0_out(2) <= \<const0>\;
  rxctrl0_out(1 downto 0) <= \^rxctrl0_out\(1 downto 0);
  rxctrl1_out(15) <= \<const0>\;
  rxctrl1_out(14) <= \<const0>\;
  rxctrl1_out(13) <= \<const0>\;
  rxctrl1_out(12) <= \<const0>\;
  rxctrl1_out(11) <= \<const0>\;
  rxctrl1_out(10) <= \<const0>\;
  rxctrl1_out(9) <= \<const0>\;
  rxctrl1_out(8) <= \<const0>\;
  rxctrl1_out(7) <= \<const0>\;
  rxctrl1_out(6) <= \<const0>\;
  rxctrl1_out(5) <= \<const0>\;
  rxctrl1_out(4) <= \<const0>\;
  rxctrl1_out(3) <= \<const0>\;
  rxctrl1_out(2) <= \<const0>\;
  rxctrl1_out(1 downto 0) <= \^rxctrl1_out\(1 downto 0);
  rxctrl2_out(7) <= \<const0>\;
  rxctrl2_out(6) <= \<const0>\;
  rxctrl2_out(5) <= \<const0>\;
  rxctrl2_out(4) <= \<const0>\;
  rxctrl2_out(3) <= \<const0>\;
  rxctrl2_out(2) <= \<const0>\;
  rxctrl2_out(1 downto 0) <= \^rxctrl2_out\(1 downto 0);
  rxctrl3_out(7) <= \<const0>\;
  rxctrl3_out(6) <= \<const0>\;
  rxctrl3_out(5) <= \<const0>\;
  rxctrl3_out(4) <= \<const0>\;
  rxctrl3_out(3) <= \<const0>\;
  rxctrl3_out(2) <= \<const0>\;
  rxctrl3_out(1 downto 0) <= \^rxctrl3_out\(1 downto 0);
  rxdata_out(127) <= \<const0>\;
  rxdata_out(126) <= \<const0>\;
  rxdata_out(125) <= \<const0>\;
  rxdata_out(124) <= \<const0>\;
  rxdata_out(123) <= \<const0>\;
  rxdata_out(122) <= \<const0>\;
  rxdata_out(121) <= \<const0>\;
  rxdata_out(120) <= \<const0>\;
  rxdata_out(119) <= \<const0>\;
  rxdata_out(118) <= \<const0>\;
  rxdata_out(117) <= \<const0>\;
  rxdata_out(116) <= \<const0>\;
  rxdata_out(115) <= \<const0>\;
  rxdata_out(114) <= \<const0>\;
  rxdata_out(113) <= \<const0>\;
  rxdata_out(112) <= \<const0>\;
  rxdata_out(111) <= \<const0>\;
  rxdata_out(110) <= \<const0>\;
  rxdata_out(109) <= \<const0>\;
  rxdata_out(108) <= \<const0>\;
  rxdata_out(107) <= \<const0>\;
  rxdata_out(106) <= \<const0>\;
  rxdata_out(105) <= \<const0>\;
  rxdata_out(104) <= \<const0>\;
  rxdata_out(103) <= \<const0>\;
  rxdata_out(102) <= \<const0>\;
  rxdata_out(101) <= \<const0>\;
  rxdata_out(100) <= \<const0>\;
  rxdata_out(99) <= \<const0>\;
  rxdata_out(98) <= \<const0>\;
  rxdata_out(97) <= \<const0>\;
  rxdata_out(96) <= \<const0>\;
  rxdata_out(95) <= \<const0>\;
  rxdata_out(94) <= \<const0>\;
  rxdata_out(93) <= \<const0>\;
  rxdata_out(92) <= \<const0>\;
  rxdata_out(91) <= \<const0>\;
  rxdata_out(90) <= \<const0>\;
  rxdata_out(89) <= \<const0>\;
  rxdata_out(88) <= \<const0>\;
  rxdata_out(87) <= \<const0>\;
  rxdata_out(86) <= \<const0>\;
  rxdata_out(85) <= \<const0>\;
  rxdata_out(84) <= \<const0>\;
  rxdata_out(83) <= \<const0>\;
  rxdata_out(82) <= \<const0>\;
  rxdata_out(81) <= \<const0>\;
  rxdata_out(80) <= \<const0>\;
  rxdata_out(79) <= \<const0>\;
  rxdata_out(78) <= \<const0>\;
  rxdata_out(77) <= \<const0>\;
  rxdata_out(76) <= \<const0>\;
  rxdata_out(75) <= \<const0>\;
  rxdata_out(74) <= \<const0>\;
  rxdata_out(73) <= \<const0>\;
  rxdata_out(72) <= \<const0>\;
  rxdata_out(71) <= \<const0>\;
  rxdata_out(70) <= \<const0>\;
  rxdata_out(69) <= \<const0>\;
  rxdata_out(68) <= \<const0>\;
  rxdata_out(67) <= \<const0>\;
  rxdata_out(66) <= \<const0>\;
  rxdata_out(65) <= \<const0>\;
  rxdata_out(64) <= \<const0>\;
  rxdata_out(63) <= \<const0>\;
  rxdata_out(62) <= \<const0>\;
  rxdata_out(61) <= \<const0>\;
  rxdata_out(60) <= \<const0>\;
  rxdata_out(59) <= \<const0>\;
  rxdata_out(58) <= \<const0>\;
  rxdata_out(57) <= \<const0>\;
  rxdata_out(56) <= \<const0>\;
  rxdata_out(55) <= \<const0>\;
  rxdata_out(54) <= \<const0>\;
  rxdata_out(53) <= \<const0>\;
  rxdata_out(52) <= \<const0>\;
  rxdata_out(51) <= \<const0>\;
  rxdata_out(50) <= \<const0>\;
  rxdata_out(49) <= \<const0>\;
  rxdata_out(48) <= \<const0>\;
  rxdata_out(47) <= \<const0>\;
  rxdata_out(46) <= \<const0>\;
  rxdata_out(45) <= \<const0>\;
  rxdata_out(44) <= \<const0>\;
  rxdata_out(43) <= \<const0>\;
  rxdata_out(42) <= \<const0>\;
  rxdata_out(41) <= \<const0>\;
  rxdata_out(40) <= \<const0>\;
  rxdata_out(39) <= \<const0>\;
  rxdata_out(38) <= \<const0>\;
  rxdata_out(37) <= \<const0>\;
  rxdata_out(36) <= \<const0>\;
  rxdata_out(35) <= \<const0>\;
  rxdata_out(34) <= \<const0>\;
  rxdata_out(33) <= \<const0>\;
  rxdata_out(32) <= \<const0>\;
  rxdata_out(31) <= \<const0>\;
  rxdata_out(30) <= \<const0>\;
  rxdata_out(29) <= \<const0>\;
  rxdata_out(28) <= \<const0>\;
  rxdata_out(27) <= \<const0>\;
  rxdata_out(26) <= \<const0>\;
  rxdata_out(25) <= \<const0>\;
  rxdata_out(24) <= \<const0>\;
  rxdata_out(23) <= \<const0>\;
  rxdata_out(22) <= \<const0>\;
  rxdata_out(21) <= \<const0>\;
  rxdata_out(20) <= \<const0>\;
  rxdata_out(19) <= \<const0>\;
  rxdata_out(18) <= \<const0>\;
  rxdata_out(17) <= \<const0>\;
  rxdata_out(16) <= \<const0>\;
  rxdata_out(15) <= \<const0>\;
  rxdata_out(14) <= \<const0>\;
  rxdata_out(13) <= \<const0>\;
  rxdata_out(12) <= \<const0>\;
  rxdata_out(11) <= \<const0>\;
  rxdata_out(10) <= \<const0>\;
  rxdata_out(9) <= \<const0>\;
  rxdata_out(8) <= \<const0>\;
  rxdata_out(7) <= \<const0>\;
  rxdata_out(6) <= \<const0>\;
  rxdata_out(5) <= \<const0>\;
  rxdata_out(4) <= \<const0>\;
  rxdata_out(3) <= \<const0>\;
  rxdata_out(2) <= \<const0>\;
  rxdata_out(1) <= \<const0>\;
  rxdata_out(0) <= \<const0>\;
  rxdataextendrsvd_out(7) <= \<const0>\;
  rxdataextendrsvd_out(6) <= \<const0>\;
  rxdataextendrsvd_out(5) <= \<const0>\;
  rxdataextendrsvd_out(4) <= \<const0>\;
  rxdataextendrsvd_out(3) <= \<const0>\;
  rxdataextendrsvd_out(2) <= \<const0>\;
  rxdataextendrsvd_out(1) <= \<const0>\;
  rxdataextendrsvd_out(0) <= \<const0>\;
  rxdatavalid_out(1) <= \<const0>\;
  rxdatavalid_out(0) <= \<const0>\;
  rxdlysresetdone_out(0) <= \<const0>\;
  rxelecidle_out(0) <= \<const0>\;
  rxheader_out(5) <= \<const0>\;
  rxheader_out(4) <= \<const0>\;
  rxheader_out(3) <= \<const0>\;
  rxheader_out(2) <= \<const0>\;
  rxheader_out(1) <= \<const0>\;
  rxheader_out(0) <= \<const0>\;
  rxheadervalid_out(1) <= \<const0>\;
  rxheadervalid_out(0) <= \<const0>\;
  rxlfpstresetdet_out(0) <= \<const0>\;
  rxlfpsu2lpexitdet_out(0) <= \<const0>\;
  rxlfpsu3wakedet_out(0) <= \<const0>\;
  rxmonitorout_out(7) <= \<const0>\;
  rxmonitorout_out(6) <= \<const0>\;
  rxmonitorout_out(5) <= \<const0>\;
  rxmonitorout_out(4) <= \<const0>\;
  rxmonitorout_out(3) <= \<const0>\;
  rxmonitorout_out(2) <= \<const0>\;
  rxmonitorout_out(1) <= \<const0>\;
  rxmonitorout_out(0) <= \<const0>\;
  rxosintdone_out(0) <= \<const0>\;
  rxosintstarted_out(0) <= \<const0>\;
  rxosintstrobedone_out(0) <= \<const0>\;
  rxosintstrobestarted_out(0) <= \<const0>\;
  rxoutclkfabric_out(0) <= \<const0>\;
  rxoutclkpcs_out(0) <= \<const0>\;
  rxphaligndone_out(0) <= \<const0>\;
  rxphalignerr_out(0) <= \<const0>\;
  rxpmaresetdone_out(0) <= \<const0>\;
  rxprbserr_out(0) <= \<const0>\;
  rxprbslocked_out(0) <= \<const0>\;
  rxprgdivresetdone_out(0) <= \<const0>\;
  rxqpisenn_out(0) <= \<const0>\;
  rxqpisenp_out(0) <= \<const0>\;
  rxratedone_out(0) <= \<const0>\;
  rxrecclk0_sel_out(0) <= \<const0>\;
  rxrecclk0sel_out(1) <= \<const0>\;
  rxrecclk0sel_out(0) <= \<const0>\;
  rxrecclk1_sel_out(0) <= \<const0>\;
  rxrecclk1sel_out(1) <= \<const0>\;
  rxrecclk1sel_out(0) <= \<const0>\;
  rxrecclkout_out(0) <= \<const0>\;
  rxsliderdy_out(0) <= \<const0>\;
  rxslipdone_out(0) <= \<const0>\;
  rxslipoutclkrdy_out(0) <= \<const0>\;
  rxslippmardy_out(0) <= \<const0>\;
  rxstartofseq_out(1) <= \<const0>\;
  rxstartofseq_out(0) <= \<const0>\;
  rxstatus_out(2) <= \<const0>\;
  rxstatus_out(1) <= \<const0>\;
  rxstatus_out(0) <= \<const0>\;
  rxsyncdone_out(0) <= \<const0>\;
  rxsyncout_out(0) <= \<const0>\;
  rxvalid_out(0) <= \<const0>\;
  sdm0finalout_out(3) <= \<const0>\;
  sdm0finalout_out(2) <= \<const0>\;
  sdm0finalout_out(1) <= \<const0>\;
  sdm0finalout_out(0) <= \<const0>\;
  sdm0testdata_out(14) <= \<const0>\;
  sdm0testdata_out(13) <= \<const0>\;
  sdm0testdata_out(12) <= \<const0>\;
  sdm0testdata_out(11) <= \<const0>\;
  sdm0testdata_out(10) <= \<const0>\;
  sdm0testdata_out(9) <= \<const0>\;
  sdm0testdata_out(8) <= \<const0>\;
  sdm0testdata_out(7) <= \<const0>\;
  sdm0testdata_out(6) <= \<const0>\;
  sdm0testdata_out(5) <= \<const0>\;
  sdm0testdata_out(4) <= \<const0>\;
  sdm0testdata_out(3) <= \<const0>\;
  sdm0testdata_out(2) <= \<const0>\;
  sdm0testdata_out(1) <= \<const0>\;
  sdm0testdata_out(0) <= \<const0>\;
  sdm1finalout_out(3) <= \<const0>\;
  sdm1finalout_out(2) <= \<const0>\;
  sdm1finalout_out(1) <= \<const0>\;
  sdm1finalout_out(0) <= \<const0>\;
  sdm1testdata_out(14) <= \<const0>\;
  sdm1testdata_out(13) <= \<const0>\;
  sdm1testdata_out(12) <= \<const0>\;
  sdm1testdata_out(11) <= \<const0>\;
  sdm1testdata_out(10) <= \<const0>\;
  sdm1testdata_out(9) <= \<const0>\;
  sdm1testdata_out(8) <= \<const0>\;
  sdm1testdata_out(7) <= \<const0>\;
  sdm1testdata_out(6) <= \<const0>\;
  sdm1testdata_out(5) <= \<const0>\;
  sdm1testdata_out(4) <= \<const0>\;
  sdm1testdata_out(3) <= \<const0>\;
  sdm1testdata_out(2) <= \<const0>\;
  sdm1testdata_out(1) <= \<const0>\;
  sdm1testdata_out(0) <= \<const0>\;
  tcongpo_out(9) <= \<const0>\;
  tcongpo_out(8) <= \<const0>\;
  tcongpo_out(7) <= \<const0>\;
  tcongpo_out(6) <= \<const0>\;
  tcongpo_out(5) <= \<const0>\;
  tcongpo_out(4) <= \<const0>\;
  tcongpo_out(3) <= \<const0>\;
  tcongpo_out(2) <= \<const0>\;
  tcongpo_out(1) <= \<const0>\;
  tcongpo_out(0) <= \<const0>\;
  tconrsvdout0_out(0) <= \<const0>\;
  txbufstatus_out(1) <= \^txbufstatus_out\(1);
  txbufstatus_out(0) <= \<const0>\;
  txcomfinish_out(0) <= \<const0>\;
  txdccdone_out(0) <= \<const0>\;
  txdlysresetdone_out(0) <= \<const0>\;
  txoutclkfabric_out(0) <= \<const0>\;
  txoutclkpcs_out(0) <= \<const0>\;
  txphaligndone_out(0) <= \<const0>\;
  txphinitdone_out(0) <= \<const0>\;
  txpmaresetdone_out(0) <= \<const0>\;
  txprgdivresetdone_out(0) <= \<const0>\;
  txqpisenn_out(0) <= \<const0>\;
  txqpisenp_out(0) <= \<const0>\;
  txratedone_out(0) <= \<const0>\;
  txresetdone_out(0) <= \<const0>\;
  txsyncdone_out(0) <= \<const0>\;
  txsyncout_out(0) <= \<const0>\;
  ubdaddr_out(0) <= \<const0>\;
  ubden_out(0) <= \<const0>\;
  ubdi_out(0) <= \<const0>\;
  ubdwe_out(0) <= \<const0>\;
  ubmdmtdo_out(0) <= \<const0>\;
  ubrsvdout_out(0) <= \<const0>\;
  ubtxuart_out(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
\gen_gtwizard_gthe4_top.bd_fd73_pcs_pma_0_gt_gtwizard_gthe4_inst\: entity work.bd_fd73_pcs_pma_0_gt_gtwizard_gthe4
     port map (
      drpclk_in(0) => drpclk_in(0),
      gthrxn_in(0) => gthrxn_in(0),
      gthrxp_in(0) => gthrxp_in(0),
      gthtxn_out(0) => gthtxn_out(0),
      gthtxp_out(0) => gthtxp_out(0),
      gtpowergood_out(0) => gtpowergood_out(0),
      gtrefclk0_in(0) => gtrefclk0_in(0),
      gtwiz_buffbypass_rx_done_out(0) => gtwiz_buffbypass_rx_done_out(0),
      gtwiz_buffbypass_rx_reset_in(0) => gtwiz_buffbypass_rx_reset_in(0),
      gtwiz_buffbypass_rx_start_user_in(0) => gtwiz_buffbypass_rx_start_user_in(0),
      gtwiz_reset_all_in(0) => gtwiz_reset_all_in(0),
      gtwiz_reset_rx_datapath_in(0) => gtwiz_reset_rx_datapath_in(0),
      gtwiz_reset_rx_done_out(0) => gtwiz_reset_rx_done_out(0),
      gtwiz_reset_tx_datapath_in(0) => gtwiz_reset_tx_datapath_in(0),
      gtwiz_reset_tx_done_out(0) => gtwiz_reset_tx_done_out(0),
      gtwiz_userdata_rx_out(15 downto 0) => gtwiz_userdata_rx_out(15 downto 0),
      gtwiz_userdata_tx_in(15 downto 0) => gtwiz_userdata_tx_in(15 downto 0),
      lopt => lopt,
      lopt_1 => lopt_1,
      lopt_2 => lopt_2,
      lopt_3 => lopt_3,
      lopt_4 => lopt_4,
      lopt_5 => lopt_5,
      rxctrl0_out(1 downto 0) => \^rxctrl0_out\(1 downto 0),
      rxctrl1_out(1 downto 0) => \^rxctrl1_out\(1 downto 0),
      rxctrl2_out(1 downto 0) => \^rxctrl2_out\(1 downto 0),
      rxctrl3_out(1 downto 0) => \^rxctrl3_out\(1 downto 0),
      rxmcommaalignen_in(0) => rxmcommaalignen_in(0),
      rxoutclk_out(0) => rxoutclk_out(0),
      rxpd_in(0) => rxpd_in(1),
      rxresetdone_out(0) => rxresetdone_out(0),
      rxusrclk_in(0) => rxusrclk_in(0),
      txbufstatus_out(0) => \^txbufstatus_out\(1),
      txctrl0_in(1 downto 0) => txctrl0_in(1 downto 0),
      txctrl1_in(1 downto 0) => txctrl1_in(1 downto 0),
      txctrl2_in(1 downto 0) => txctrl2_in(1 downto 0),
      txelecidle_in(0) => txelecidle_in(0),
      txoutclk_out(0) => txoutclk_out(0),
      txusrclk_in(0) => txusrclk_in(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_fd73_pcs_pma_0_gt is
  port (
    gtwiz_userclk_tx_reset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userclk_tx_active_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userclk_rx_active_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_buffbypass_rx_reset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_buffbypass_rx_start_user_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_buffbypass_rx_done_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_buffbypass_rx_error_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_clk_freerun_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_all_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_tx_pll_and_datapath_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_tx_datapath_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_rx_pll_and_datapath_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_rx_datapath_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_rx_cdr_stable_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_tx_done_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_reset_rx_done_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtwiz_userdata_tx_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    gtwiz_userdata_rx_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    cpllrefclksel_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    drpaddr_in : in STD_LOGIC_VECTOR ( 9 downto 0 );
    drpclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    drpdi_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    drpen_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    drpwe_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    eyescanreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    eyescantrigger_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gthrxn_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gthrxp_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtrefclk0_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    gtrefclk1_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    loopback_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    pcsrsvdin_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    rx8b10ben_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxcdrhold_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxcommadeten_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxdfelpmreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxlpmen_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxmcommaalignen_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxpcommaalignen_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxpcsreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxpd_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rxpmareset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxpolarity_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxprbscntreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxprbssel_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    rxrate_in : in STD_LOGIC_VECTOR ( 2 downto 0 );
    rxusrclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    rxusrclk2_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    tx8b10ben_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txctrl0_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    txctrl1_in : in STD_LOGIC_VECTOR ( 15 downto 0 );
    txctrl2_in : in STD_LOGIC_VECTOR ( 7 downto 0 );
    txdiffctrl_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    txelecidle_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txinhibit_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txpcsreset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txpd_in : in STD_LOGIC_VECTOR ( 1 downto 0 );
    txpmareset_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txpolarity_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txpostcursor_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    txprbsforceerr_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txprbssel_in : in STD_LOGIC_VECTOR ( 3 downto 0 );
    txprecursor_in : in STD_LOGIC_VECTOR ( 4 downto 0 );
    txusrclk_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    txusrclk2_in : in STD_LOGIC_VECTOR ( 0 to 0 );
    cplllock_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    dmonitorout_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    drpdo_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    drprdy_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    eyescandataerror_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gthtxn_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gthtxp_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    gtpowergood_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxbyteisaligned_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxbyterealign_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxcommadet_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxctrl0_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    rxctrl1_out : out STD_LOGIC_VECTOR ( 15 downto 0 );
    rxctrl2_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    rxctrl3_out : out STD_LOGIC_VECTOR ( 7 downto 0 );
    rxoutclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxpmaresetdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxprbserr_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxresetdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txbufstatus_out : out STD_LOGIC_VECTOR ( 1 downto 0 );
    txoutclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txpmaresetdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txprgdivresetdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txresetdone_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    lopt : in STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : out STD_LOGIC;
    lopt_3 : out STD_LOGIC;
    lopt_4 : out STD_LOGIC;
    lopt_5 : out STD_LOGIC
  );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of bd_fd73_pcs_pma_0_gt : entity is "bd_fd73_pcs_pma_0_gt,bd_fd73_pcs_pma_0_gt_gtwizard_top,{}";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of bd_fd73_pcs_pma_0_gt : entity is "yes";
  attribute x_core_info : string;
  attribute x_core_info of bd_fd73_pcs_pma_0_gt : entity is "bd_fd73_pcs_pma_0_gt_gtwizard_top,Vivado 2023.2";
end bd_fd73_pcs_pma_0_gt;

architecture STRUCTURE of bd_fd73_pcs_pma_0_gt is
  signal \<const0>\ : STD_LOGIC;
  signal \^rxctrl0_out\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^rxctrl1_out\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^rxctrl2_out\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^rxctrl3_out\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^txbufstatus_out\ : STD_LOGIC_VECTOR ( 1 to 1 );
  signal NLW_inst_bufgtce_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_bufgtcemask_out_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_inst_bufgtdiv_out_UNCONNECTED : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal NLW_inst_bufgtreset_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_bufgtrstmask_out_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_inst_cpllfbclklost_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_cplllock_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_cpllrefclklost_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_dmonitorout_out_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_inst_dmonitoroutclk_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_drpdo_common_out_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_inst_drpdo_out_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_inst_drprdy_common_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_drprdy_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_eyescandataerror_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_gtrefclkmonitor_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_gtwiz_buffbypass_rx_error_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_gtwiz_buffbypass_tx_done_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_gtwiz_buffbypass_tx_error_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_gtwiz_reset_qpll0reset_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_gtwiz_reset_qpll1reset_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_gtwiz_reset_rx_cdr_stable_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_gtwiz_userclk_rx_active_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_gtwiz_userclk_rx_srcclk_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_gtwiz_userclk_rx_usrclk2_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_gtwiz_userclk_rx_usrclk_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_gtwiz_userclk_tx_active_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_gtwiz_userclk_tx_srcclk_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_gtwiz_userclk_tx_usrclk2_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_gtwiz_userclk_tx_usrclk_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_gtytxn_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_gtytxp_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_pcierategen3_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_pcierateidle_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_pcierateqpllpd_out_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_pcierateqpllreset_out_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_pciesynctxsyncdone_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_pcieusergen3rdy_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_pcieuserphystatusrst_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_pcieuserratestart_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_pcsrsvdout_out_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_inst_phystatus_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_pinrsrvdas_out_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_inst_pmarsvdout0_out_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_inst_pmarsvdout1_out_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_inst_powerpresent_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_qpll0fbclklost_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_qpll0lock_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_qpll0outclk_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_qpll0outrefclk_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_qpll0refclklost_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_qpll1fbclklost_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_qpll1lock_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_qpll1outclk_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_qpll1outrefclk_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_qpll1refclklost_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_qplldmonitor0_out_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_inst_qplldmonitor1_out_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_inst_refclkoutmonitor0_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_refclkoutmonitor1_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_resetexception_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxbufstatus_out_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_inst_rxbyteisaligned_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxbyterealign_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxcdrlock_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxcdrphdone_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxchanbondseq_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxchanisaligned_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxchanrealign_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxchbondo_out_UNCONNECTED : STD_LOGIC_VECTOR ( 4 downto 0 );
  signal NLW_inst_rxckcaldone_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxclkcorcnt_out_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_rxcominitdet_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxcommadet_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxcomsasdet_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxcomwakedet_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxctrl0_out_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 2 );
  signal NLW_inst_rxctrl1_out_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 2 );
  signal NLW_inst_rxctrl2_out_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal NLW_inst_rxctrl3_out_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal NLW_inst_rxdata_out_UNCONNECTED : STD_LOGIC_VECTOR ( 127 downto 0 );
  signal NLW_inst_rxdataextendrsvd_out_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_inst_rxdatavalid_out_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_rxdlysresetdone_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxelecidle_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxheader_out_UNCONNECTED : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal NLW_inst_rxheadervalid_out_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_rxlfpstresetdet_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxlfpsu2lpexitdet_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxlfpsu3wakedet_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxmonitorout_out_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_inst_rxosintdone_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxosintstarted_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxosintstrobedone_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxosintstrobestarted_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxoutclkfabric_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxoutclkpcs_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxphaligndone_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxphalignerr_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxpmaresetdone_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxprbserr_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxprbslocked_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxprgdivresetdone_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxqpisenn_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxqpisenp_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxratedone_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxrecclk0_sel_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxrecclk0sel_out_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_rxrecclk1_sel_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxrecclk1sel_out_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_rxrecclkout_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxsliderdy_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxslipdone_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxslipoutclkrdy_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxslippmardy_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxstartofseq_out_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_inst_rxstatus_out_UNCONNECTED : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal NLW_inst_rxsyncdone_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxsyncout_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_rxvalid_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_sdm0finalout_out_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_sdm0testdata_out_UNCONNECTED : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal NLW_inst_sdm1finalout_out_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_inst_sdm1testdata_out_UNCONNECTED : STD_LOGIC_VECTOR ( 14 downto 0 );
  signal NLW_inst_tcongpo_out_UNCONNECTED : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal NLW_inst_tconrsvdout0_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_txbufstatus_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_txcomfinish_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_txdccdone_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_txdlysresetdone_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_txoutclkfabric_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_txoutclkpcs_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_txphaligndone_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_txphinitdone_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_txpmaresetdone_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_txprgdivresetdone_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_txqpisenn_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_txqpisenp_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_txratedone_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_txresetdone_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_txsyncdone_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_txsyncout_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_ubdaddr_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_ubden_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_ubdi_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_ubdwe_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_ubmdmtdo_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_ubrsvdout_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_ubtxuart_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute C_CHANNEL_ENABLE : string;
  attribute C_CHANNEL_ENABLE of inst : label is "192'b000000000000000000000000000000000000000000000000000000000000000000000000000000000010000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute C_COMMON_SCALING_FACTOR : integer;
  attribute C_COMMON_SCALING_FACTOR of inst : label is 1;
  attribute C_CPLL_VCO_FREQUENCY : string;
  attribute C_CPLL_VCO_FREQUENCY of inst : label is "2500.000000";
  attribute C_ENABLE_COMMON_USRCLK : integer;
  attribute C_ENABLE_COMMON_USRCLK of inst : label is 0;
  attribute C_FORCE_COMMONS : integer;
  attribute C_FORCE_COMMONS of inst : label is 0;
  attribute C_FREERUN_FREQUENCY : string;
  attribute C_FREERUN_FREQUENCY of inst : label is "50.000000";
  attribute C_GT_REV : integer;
  attribute C_GT_REV of inst : label is 57;
  attribute C_GT_TYPE : integer;
  attribute C_GT_TYPE of inst : label is 2;
  attribute C_INCLUDE_CPLL_CAL : integer;
  attribute C_INCLUDE_CPLL_CAL of inst : label is 2;
  attribute C_LOCATE_COMMON : integer;
  attribute C_LOCATE_COMMON of inst : label is 0;
  attribute C_LOCATE_IN_SYSTEM_IBERT_CORE : integer;
  attribute C_LOCATE_IN_SYSTEM_IBERT_CORE of inst : label is 2;
  attribute C_LOCATE_RESET_CONTROLLER : integer;
  attribute C_LOCATE_RESET_CONTROLLER of inst : label is 0;
  attribute C_LOCATE_RX_BUFFER_BYPASS_CONTROLLER : integer;
  attribute C_LOCATE_RX_BUFFER_BYPASS_CONTROLLER of inst : label is 0;
  attribute C_LOCATE_RX_USER_CLOCKING : integer;
  attribute C_LOCATE_RX_USER_CLOCKING of inst : label is 1;
  attribute C_LOCATE_TX_BUFFER_BYPASS_CONTROLLER : integer;
  attribute C_LOCATE_TX_BUFFER_BYPASS_CONTROLLER of inst : label is 0;
  attribute C_LOCATE_TX_USER_CLOCKING : integer;
  attribute C_LOCATE_TX_USER_CLOCKING of inst : label is 1;
  attribute C_LOCATE_USER_DATA_WIDTH_SIZING : integer;
  attribute C_LOCATE_USER_DATA_WIDTH_SIZING of inst : label is 0;
  attribute C_PCIE_CORECLK_FREQ : integer;
  attribute C_PCIE_CORECLK_FREQ of inst : label is 250;
  attribute C_PCIE_ENABLE : integer;
  attribute C_PCIE_ENABLE of inst : label is 0;
  attribute C_RESET_CONTROLLER_INSTANCE_CTRL : integer;
  attribute C_RESET_CONTROLLER_INSTANCE_CTRL of inst : label is 0;
  attribute C_RESET_SEQUENCE_INTERVAL : integer;
  attribute C_RESET_SEQUENCE_INTERVAL of inst : label is 0;
  attribute C_RX_BUFFBYPASS_MODE : integer;
  attribute C_RX_BUFFBYPASS_MODE of inst : label is 0;
  attribute C_RX_BUFFER_BYPASS_INSTANCE_CTRL : integer;
  attribute C_RX_BUFFER_BYPASS_INSTANCE_CTRL of inst : label is 0;
  attribute C_RX_BUFFER_MODE : integer;
  attribute C_RX_BUFFER_MODE of inst : label is 0;
  attribute C_RX_CB_DISP : string;
  attribute C_RX_CB_DISP of inst : label is "8'b00000000";
  attribute C_RX_CB_K : string;
  attribute C_RX_CB_K of inst : label is "8'b00000000";
  attribute C_RX_CB_LEN_SEQ : integer;
  attribute C_RX_CB_LEN_SEQ of inst : label is 1;
  attribute C_RX_CB_MAX_LEVEL : integer;
  attribute C_RX_CB_MAX_LEVEL of inst : label is 1;
  attribute C_RX_CB_NUM_SEQ : integer;
  attribute C_RX_CB_NUM_SEQ of inst : label is 0;
  attribute C_RX_CB_VAL : string;
  attribute C_RX_CB_VAL of inst : label is "80'b00000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute C_RX_CC_DISP : string;
  attribute C_RX_CC_DISP of inst : label is "8'b00000000";
  attribute C_RX_CC_ENABLE : integer;
  attribute C_RX_CC_ENABLE of inst : label is 0;
  attribute C_RX_CC_K : string;
  attribute C_RX_CC_K of inst : label is "8'b00000000";
  attribute C_RX_CC_LEN_SEQ : integer;
  attribute C_RX_CC_LEN_SEQ of inst : label is 1;
  attribute C_RX_CC_NUM_SEQ : integer;
  attribute C_RX_CC_NUM_SEQ of inst : label is 0;
  attribute C_RX_CC_PERIODICITY : integer;
  attribute C_RX_CC_PERIODICITY of inst : label is 5000;
  attribute C_RX_CC_VAL : string;
  attribute C_RX_CC_VAL of inst : label is "80'b00000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute C_RX_COMMA_M_ENABLE : integer;
  attribute C_RX_COMMA_M_ENABLE of inst : label is 1;
  attribute C_RX_COMMA_M_VAL : string;
  attribute C_RX_COMMA_M_VAL of inst : label is "10'b1010000011";
  attribute C_RX_COMMA_P_ENABLE : integer;
  attribute C_RX_COMMA_P_ENABLE of inst : label is 1;
  attribute C_RX_COMMA_P_VAL : string;
  attribute C_RX_COMMA_P_VAL of inst : label is "10'b0101111100";
  attribute C_RX_DATA_DECODING : integer;
  attribute C_RX_DATA_DECODING of inst : label is 1;
  attribute C_RX_ENABLE : integer;
  attribute C_RX_ENABLE of inst : label is 1;
  attribute C_RX_INT_DATA_WIDTH : integer;
  attribute C_RX_INT_DATA_WIDTH of inst : label is 20;
  attribute C_RX_LINE_RATE : string;
  attribute C_RX_LINE_RATE of inst : label is "1.250000";
  attribute C_RX_MASTER_CHANNEL_IDX : integer;
  attribute C_RX_MASTER_CHANNEL_IDX of inst : label is 109;
  attribute C_RX_OUTCLK_BUFG_GT_DIV : integer;
  attribute C_RX_OUTCLK_BUFG_GT_DIV of inst : label is 1;
  attribute C_RX_OUTCLK_FREQUENCY : string;
  attribute C_RX_OUTCLK_FREQUENCY of inst : label is "62.500000";
  attribute C_RX_OUTCLK_SOURCE : integer;
  attribute C_RX_OUTCLK_SOURCE of inst : label is 1;
  attribute C_RX_PLL_TYPE : integer;
  attribute C_RX_PLL_TYPE of inst : label is 2;
  attribute C_RX_RECCLK_OUTPUT : string;
  attribute C_RX_RECCLK_OUTPUT of inst : label is "192'b000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
  attribute C_RX_REFCLK_FREQUENCY : string;
  attribute C_RX_REFCLK_FREQUENCY of inst : label is "156.250000";
  attribute C_RX_SLIDE_MODE : integer;
  attribute C_RX_SLIDE_MODE of inst : label is 0;
  attribute C_RX_USER_CLOCKING_CONTENTS : integer;
  attribute C_RX_USER_CLOCKING_CONTENTS of inst : label is 0;
  attribute C_RX_USER_CLOCKING_INSTANCE_CTRL : integer;
  attribute C_RX_USER_CLOCKING_INSTANCE_CTRL of inst : label is 0;
  attribute C_RX_USER_CLOCKING_RATIO_FSRC_FUSRCLK : integer;
  attribute C_RX_USER_CLOCKING_RATIO_FSRC_FUSRCLK of inst : label is 1;
  attribute C_RX_USER_CLOCKING_RATIO_FUSRCLK_FUSRCLK2 : integer;
  attribute C_RX_USER_CLOCKING_RATIO_FUSRCLK_FUSRCLK2 of inst : label is 1;
  attribute C_RX_USER_CLOCKING_SOURCE : integer;
  attribute C_RX_USER_CLOCKING_SOURCE of inst : label is 0;
  attribute C_RX_USER_DATA_WIDTH : integer;
  attribute C_RX_USER_DATA_WIDTH of inst : label is 16;
  attribute C_RX_USRCLK2_FREQUENCY : string;
  attribute C_RX_USRCLK2_FREQUENCY of inst : label is "62.500000";
  attribute C_RX_USRCLK_FREQUENCY : string;
  attribute C_RX_USRCLK_FREQUENCY of inst : label is "62.500000";
  attribute C_SECONDARY_QPLL_ENABLE : integer;
  attribute C_SECONDARY_QPLL_ENABLE of inst : label is 0;
  attribute C_SECONDARY_QPLL_REFCLK_FREQUENCY : string;
  attribute C_SECONDARY_QPLL_REFCLK_FREQUENCY of inst : label is "257.812500";
  attribute C_SIM_CPLL_CAL_BYPASS : integer;
  attribute C_SIM_CPLL_CAL_BYPASS of inst : label is 1;
  attribute C_TOTAL_NUM_CHANNELS : integer;
  attribute C_TOTAL_NUM_CHANNELS of inst : label is 1;
  attribute C_TOTAL_NUM_COMMONS : integer;
  attribute C_TOTAL_NUM_COMMONS of inst : label is 0;
  attribute C_TOTAL_NUM_COMMONS_EXAMPLE : integer;
  attribute C_TOTAL_NUM_COMMONS_EXAMPLE of inst : label is 0;
  attribute C_TXPROGDIV_FREQ_ENABLE : integer;
  attribute C_TXPROGDIV_FREQ_ENABLE of inst : label is 1;
  attribute C_TXPROGDIV_FREQ_SOURCE : integer;
  attribute C_TXPROGDIV_FREQ_SOURCE of inst : label is 2;
  attribute C_TXPROGDIV_FREQ_VAL : string;
  attribute C_TXPROGDIV_FREQ_VAL of inst : label is "125.000000";
  attribute C_TX_BUFFBYPASS_MODE : integer;
  attribute C_TX_BUFFBYPASS_MODE of inst : label is 0;
  attribute C_TX_BUFFER_BYPASS_INSTANCE_CTRL : integer;
  attribute C_TX_BUFFER_BYPASS_INSTANCE_CTRL of inst : label is 0;
  attribute C_TX_BUFFER_MODE : integer;
  attribute C_TX_BUFFER_MODE of inst : label is 1;
  attribute C_TX_DATA_ENCODING : integer;
  attribute C_TX_DATA_ENCODING of inst : label is 1;
  attribute C_TX_ENABLE : integer;
  attribute C_TX_ENABLE of inst : label is 1;
  attribute C_TX_INT_DATA_WIDTH : integer;
  attribute C_TX_INT_DATA_WIDTH of inst : label is 20;
  attribute C_TX_LINE_RATE : string;
  attribute C_TX_LINE_RATE of inst : label is "1.250000";
  attribute C_TX_MASTER_CHANNEL_IDX : integer;
  attribute C_TX_MASTER_CHANNEL_IDX of inst : label is 109;
  attribute C_TX_OUTCLK_BUFG_GT_DIV : integer;
  attribute C_TX_OUTCLK_BUFG_GT_DIV of inst : label is 2;
  attribute C_TX_OUTCLK_FREQUENCY : string;
  attribute C_TX_OUTCLK_FREQUENCY of inst : label is "62.500000";
  attribute C_TX_OUTCLK_SOURCE : integer;
  attribute C_TX_OUTCLK_SOURCE of inst : label is 4;
  attribute C_TX_PLL_TYPE : integer;
  attribute C_TX_PLL_TYPE of inst : label is 2;
  attribute C_TX_REFCLK_FREQUENCY : string;
  attribute C_TX_REFCLK_FREQUENCY of inst : label is "156.250000";
  attribute C_TX_USER_CLOCKING_CONTENTS : integer;
  attribute C_TX_USER_CLOCKING_CONTENTS of inst : label is 0;
  attribute C_TX_USER_CLOCKING_INSTANCE_CTRL : integer;
  attribute C_TX_USER_CLOCKING_INSTANCE_CTRL of inst : label is 0;
  attribute C_TX_USER_CLOCKING_RATIO_FSRC_FUSRCLK : integer;
  attribute C_TX_USER_CLOCKING_RATIO_FSRC_FUSRCLK of inst : label is 1;
  attribute C_TX_USER_CLOCKING_RATIO_FUSRCLK_FUSRCLK2 : integer;
  attribute C_TX_USER_CLOCKING_RATIO_FUSRCLK_FUSRCLK2 of inst : label is 1;
  attribute C_TX_USER_CLOCKING_SOURCE : integer;
  attribute C_TX_USER_CLOCKING_SOURCE of inst : label is 0;
  attribute C_TX_USER_DATA_WIDTH : integer;
  attribute C_TX_USER_DATA_WIDTH of inst : label is 16;
  attribute C_TX_USRCLK2_FREQUENCY : string;
  attribute C_TX_USRCLK2_FREQUENCY of inst : label is "62.500000";
  attribute C_TX_USRCLK_FREQUENCY : string;
  attribute C_TX_USRCLK_FREQUENCY of inst : label is "62.500000";
  attribute C_USER_GTPOWERGOOD_DELAY_EN : integer;
  attribute C_USER_GTPOWERGOOD_DELAY_EN of inst : label is 1;
begin
  cplllock_out(0) <= \<const0>\;
  dmonitorout_out(15) <= \<const0>\;
  dmonitorout_out(14) <= \<const0>\;
  dmonitorout_out(13) <= \<const0>\;
  dmonitorout_out(12) <= \<const0>\;
  dmonitorout_out(11) <= \<const0>\;
  dmonitorout_out(10) <= \<const0>\;
  dmonitorout_out(9) <= \<const0>\;
  dmonitorout_out(8) <= \<const0>\;
  dmonitorout_out(7) <= \<const0>\;
  dmonitorout_out(6) <= \<const0>\;
  dmonitorout_out(5) <= \<const0>\;
  dmonitorout_out(4) <= \<const0>\;
  dmonitorout_out(3) <= \<const0>\;
  dmonitorout_out(2) <= \<const0>\;
  dmonitorout_out(1) <= \<const0>\;
  dmonitorout_out(0) <= \<const0>\;
  drpdo_out(15) <= \<const0>\;
  drpdo_out(14) <= \<const0>\;
  drpdo_out(13) <= \<const0>\;
  drpdo_out(12) <= \<const0>\;
  drpdo_out(11) <= \<const0>\;
  drpdo_out(10) <= \<const0>\;
  drpdo_out(9) <= \<const0>\;
  drpdo_out(8) <= \<const0>\;
  drpdo_out(7) <= \<const0>\;
  drpdo_out(6) <= \<const0>\;
  drpdo_out(5) <= \<const0>\;
  drpdo_out(4) <= \<const0>\;
  drpdo_out(3) <= \<const0>\;
  drpdo_out(2) <= \<const0>\;
  drpdo_out(1) <= \<const0>\;
  drpdo_out(0) <= \<const0>\;
  drprdy_out(0) <= \<const0>\;
  eyescandataerror_out(0) <= \<const0>\;
  gtwiz_buffbypass_rx_error_out(0) <= \<const0>\;
  gtwiz_reset_rx_cdr_stable_out(0) <= \<const0>\;
  rxbyteisaligned_out(0) <= \<const0>\;
  rxbyterealign_out(0) <= \<const0>\;
  rxcommadet_out(0) <= \<const0>\;
  rxctrl0_out(15) <= \<const0>\;
  rxctrl0_out(14) <= \<const0>\;
  rxctrl0_out(13) <= \<const0>\;
  rxctrl0_out(12) <= \<const0>\;
  rxctrl0_out(11) <= \<const0>\;
  rxctrl0_out(10) <= \<const0>\;
  rxctrl0_out(9) <= \<const0>\;
  rxctrl0_out(8) <= \<const0>\;
  rxctrl0_out(7) <= \<const0>\;
  rxctrl0_out(6) <= \<const0>\;
  rxctrl0_out(5) <= \<const0>\;
  rxctrl0_out(4) <= \<const0>\;
  rxctrl0_out(3) <= \<const0>\;
  rxctrl0_out(2) <= \<const0>\;
  rxctrl0_out(1 downto 0) <= \^rxctrl0_out\(1 downto 0);
  rxctrl1_out(15) <= \<const0>\;
  rxctrl1_out(14) <= \<const0>\;
  rxctrl1_out(13) <= \<const0>\;
  rxctrl1_out(12) <= \<const0>\;
  rxctrl1_out(11) <= \<const0>\;
  rxctrl1_out(10) <= \<const0>\;
  rxctrl1_out(9) <= \<const0>\;
  rxctrl1_out(8) <= \<const0>\;
  rxctrl1_out(7) <= \<const0>\;
  rxctrl1_out(6) <= \<const0>\;
  rxctrl1_out(5) <= \<const0>\;
  rxctrl1_out(4) <= \<const0>\;
  rxctrl1_out(3) <= \<const0>\;
  rxctrl1_out(2) <= \<const0>\;
  rxctrl1_out(1 downto 0) <= \^rxctrl1_out\(1 downto 0);
  rxctrl2_out(7) <= \<const0>\;
  rxctrl2_out(6) <= \<const0>\;
  rxctrl2_out(5) <= \<const0>\;
  rxctrl2_out(4) <= \<const0>\;
  rxctrl2_out(3) <= \<const0>\;
  rxctrl2_out(2) <= \<const0>\;
  rxctrl2_out(1 downto 0) <= \^rxctrl2_out\(1 downto 0);
  rxctrl3_out(7) <= \<const0>\;
  rxctrl3_out(6) <= \<const0>\;
  rxctrl3_out(5) <= \<const0>\;
  rxctrl3_out(4) <= \<const0>\;
  rxctrl3_out(3) <= \<const0>\;
  rxctrl3_out(2) <= \<const0>\;
  rxctrl3_out(1 downto 0) <= \^rxctrl3_out\(1 downto 0);
  rxpmaresetdone_out(0) <= \<const0>\;
  rxprbserr_out(0) <= \<const0>\;
  txbufstatus_out(1) <= \^txbufstatus_out\(1);
  txbufstatus_out(0) <= \<const0>\;
  txpmaresetdone_out(0) <= \<const0>\;
  txprgdivresetdone_out(0) <= \<const0>\;
  txresetdone_out(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
inst: entity work.bd_fd73_pcs_pma_0_gt_gtwizard_top
     port map (
      bgbypassb_in(0) => '1',
      bgmonitorenb_in(0) => '1',
      bgpdb_in(0) => '1',
      bgrcalovrd_in(4 downto 0) => B"11111",
      bgrcalovrdenb_in(0) => '1',
      bufgtce_out(0) => NLW_inst_bufgtce_out_UNCONNECTED(0),
      bufgtcemask_out(2 downto 0) => NLW_inst_bufgtcemask_out_UNCONNECTED(2 downto 0),
      bufgtdiv_out(8 downto 0) => NLW_inst_bufgtdiv_out_UNCONNECTED(8 downto 0),
      bufgtreset_out(0) => NLW_inst_bufgtreset_out_UNCONNECTED(0),
      bufgtrstmask_out(2 downto 0) => NLW_inst_bufgtrstmask_out_UNCONNECTED(2 downto 0),
      cdrstepdir_in(0) => '0',
      cdrstepsq_in(0) => '0',
      cdrstepsx_in(0) => '0',
      cfgreset_in(0) => '0',
      clkrsvd0_in(0) => '0',
      clkrsvd1_in(0) => '0',
      cpllfbclklost_out(0) => NLW_inst_cpllfbclklost_out_UNCONNECTED(0),
      cpllfreqlock_in(0) => '0',
      cplllock_out(0) => NLW_inst_cplllock_out_UNCONNECTED(0),
      cplllockdetclk_in(0) => '0',
      cplllocken_in(0) => '1',
      cpllpd_in(0) => '0',
      cpllrefclklost_out(0) => NLW_inst_cpllrefclklost_out_UNCONNECTED(0),
      cpllrefclksel_in(2 downto 0) => B"001",
      cpllreset_in(0) => '0',
      dmonfiforeset_in(0) => '0',
      dmonitorclk_in(0) => '0',
      dmonitorout_out(15 downto 0) => NLW_inst_dmonitorout_out_UNCONNECTED(15 downto 0),
      dmonitoroutclk_out(0) => NLW_inst_dmonitoroutclk_out_UNCONNECTED(0),
      drpaddr_common_in(15 downto 0) => B"0000000000000000",
      drpaddr_in(9 downto 0) => B"0000000000",
      drpclk_common_in(0) => '0',
      drpclk_in(0) => drpclk_in(0),
      drpdi_common_in(15 downto 0) => B"0000000000000000",
      drpdi_in(15 downto 0) => B"0000000000000000",
      drpdo_common_out(15 downto 0) => NLW_inst_drpdo_common_out_UNCONNECTED(15 downto 0),
      drpdo_out(15 downto 0) => NLW_inst_drpdo_out_UNCONNECTED(15 downto 0),
      drpen_common_in(0) => '0',
      drpen_in(0) => '0',
      drprdy_common_out(0) => NLW_inst_drprdy_common_out_UNCONNECTED(0),
      drprdy_out(0) => NLW_inst_drprdy_out_UNCONNECTED(0),
      drprst_in(0) => '0',
      drpwe_common_in(0) => '0',
      drpwe_in(0) => '0',
      elpcaldvorwren_in(0) => '0',
      elpcalpaorwren_in(0) => '0',
      evoddphicaldone_in(0) => '0',
      evoddphicalstart_in(0) => '0',
      evoddphidrden_in(0) => '0',
      evoddphidwren_in(0) => '0',
      evoddphixrden_in(0) => '0',
      evoddphixwren_in(0) => '0',
      eyescandataerror_out(0) => NLW_inst_eyescandataerror_out_UNCONNECTED(0),
      eyescanmode_in(0) => '0',
      eyescanreset_in(0) => '0',
      eyescantrigger_in(0) => '0',
      freqos_in(0) => '0',
      gtgrefclk0_in(0) => '0',
      gtgrefclk1_in(0) => '0',
      gtgrefclk_in(0) => '0',
      gthrxn_in(0) => gthrxn_in(0),
      gthrxp_in(0) => gthrxp_in(0),
      gthtxn_out(0) => gthtxn_out(0),
      gthtxp_out(0) => gthtxp_out(0),
      gtnorthrefclk00_in(0) => '0',
      gtnorthrefclk01_in(0) => '0',
      gtnorthrefclk0_in(0) => '0',
      gtnorthrefclk10_in(0) => '0',
      gtnorthrefclk11_in(0) => '0',
      gtnorthrefclk1_in(0) => '0',
      gtpowergood_out(0) => gtpowergood_out(0),
      gtrefclk00_in(0) => '0',
      gtrefclk01_in(0) => '0',
      gtrefclk0_in(0) => gtrefclk0_in(0),
      gtrefclk10_in(0) => '0',
      gtrefclk11_in(0) => '0',
      gtrefclk1_in(0) => '0',
      gtrefclkmonitor_out(0) => NLW_inst_gtrefclkmonitor_out_UNCONNECTED(0),
      gtresetsel_in(0) => '0',
      gtrsvd_in(15 downto 0) => B"0000000000000000",
      gtrxreset_in(0) => '0',
      gtrxresetsel_in(0) => '0',
      gtsouthrefclk00_in(0) => '0',
      gtsouthrefclk01_in(0) => '0',
      gtsouthrefclk0_in(0) => '0',
      gtsouthrefclk10_in(0) => '0',
      gtsouthrefclk11_in(0) => '0',
      gtsouthrefclk1_in(0) => '0',
      gttxreset_in(0) => '0',
      gttxresetsel_in(0) => '0',
      gtwiz_buffbypass_rx_done_out(0) => gtwiz_buffbypass_rx_done_out(0),
      gtwiz_buffbypass_rx_error_out(0) => NLW_inst_gtwiz_buffbypass_rx_error_out_UNCONNECTED(0),
      gtwiz_buffbypass_rx_reset_in(0) => gtwiz_buffbypass_rx_reset_in(0),
      gtwiz_buffbypass_rx_start_user_in(0) => gtwiz_buffbypass_rx_start_user_in(0),
      gtwiz_buffbypass_tx_done_out(0) => NLW_inst_gtwiz_buffbypass_tx_done_out_UNCONNECTED(0),
      gtwiz_buffbypass_tx_error_out(0) => NLW_inst_gtwiz_buffbypass_tx_error_out_UNCONNECTED(0),
      gtwiz_buffbypass_tx_reset_in(0) => '0',
      gtwiz_buffbypass_tx_start_user_in(0) => '0',
      gtwiz_gthe3_cpll_cal_bufg_ce_in(0) => '0',
      gtwiz_gthe3_cpll_cal_cnt_tol_in(17 downto 0) => B"000000000000000000",
      gtwiz_gthe3_cpll_cal_txoutclk_period_in(17 downto 0) => B"000000000000000000",
      gtwiz_gthe4_cpll_cal_bufg_ce_in(0) => '0',
      gtwiz_gthe4_cpll_cal_cnt_tol_in(17 downto 0) => B"000000000000000000",
      gtwiz_gthe4_cpll_cal_txoutclk_period_in(17 downto 0) => B"000000000000000000",
      gtwiz_gtye4_cpll_cal_bufg_ce_in(0) => '0',
      gtwiz_gtye4_cpll_cal_cnt_tol_in(17 downto 0) => B"000000000000000000",
      gtwiz_gtye4_cpll_cal_txoutclk_period_in(17 downto 0) => B"000000000000000000",
      gtwiz_reset_all_in(0) => gtwiz_reset_all_in(0),
      gtwiz_reset_clk_freerun_in(0) => '0',
      gtwiz_reset_qpll0lock_in(0) => '0',
      gtwiz_reset_qpll0reset_out(0) => NLW_inst_gtwiz_reset_qpll0reset_out_UNCONNECTED(0),
      gtwiz_reset_qpll1lock_in(0) => '0',
      gtwiz_reset_qpll1reset_out(0) => NLW_inst_gtwiz_reset_qpll1reset_out_UNCONNECTED(0),
      gtwiz_reset_rx_cdr_stable_out(0) => NLW_inst_gtwiz_reset_rx_cdr_stable_out_UNCONNECTED(0),
      gtwiz_reset_rx_datapath_in(0) => gtwiz_reset_rx_datapath_in(0),
      gtwiz_reset_rx_done_in(0) => '0',
      gtwiz_reset_rx_done_out(0) => gtwiz_reset_rx_done_out(0),
      gtwiz_reset_rx_pll_and_datapath_in(0) => '0',
      gtwiz_reset_tx_datapath_in(0) => gtwiz_reset_tx_datapath_in(0),
      gtwiz_reset_tx_done_in(0) => '0',
      gtwiz_reset_tx_done_out(0) => gtwiz_reset_tx_done_out(0),
      gtwiz_reset_tx_pll_and_datapath_in(0) => '0',
      gtwiz_userclk_rx_active_in(0) => '0',
      gtwiz_userclk_rx_active_out(0) => NLW_inst_gtwiz_userclk_rx_active_out_UNCONNECTED(0),
      gtwiz_userclk_rx_reset_in(0) => '0',
      gtwiz_userclk_rx_srcclk_out(0) => NLW_inst_gtwiz_userclk_rx_srcclk_out_UNCONNECTED(0),
      gtwiz_userclk_rx_usrclk2_out(0) => NLW_inst_gtwiz_userclk_rx_usrclk2_out_UNCONNECTED(0),
      gtwiz_userclk_rx_usrclk_out(0) => NLW_inst_gtwiz_userclk_rx_usrclk_out_UNCONNECTED(0),
      gtwiz_userclk_tx_active_in(0) => '1',
      gtwiz_userclk_tx_active_out(0) => NLW_inst_gtwiz_userclk_tx_active_out_UNCONNECTED(0),
      gtwiz_userclk_tx_reset_in(0) => '0',
      gtwiz_userclk_tx_srcclk_out(0) => NLW_inst_gtwiz_userclk_tx_srcclk_out_UNCONNECTED(0),
      gtwiz_userclk_tx_usrclk2_out(0) => NLW_inst_gtwiz_userclk_tx_usrclk2_out_UNCONNECTED(0),
      gtwiz_userclk_tx_usrclk_out(0) => NLW_inst_gtwiz_userclk_tx_usrclk_out_UNCONNECTED(0),
      gtwiz_userdata_rx_out(15 downto 0) => gtwiz_userdata_rx_out(15 downto 0),
      gtwiz_userdata_tx_in(15 downto 0) => gtwiz_userdata_tx_in(15 downto 0),
      gtyrxn_in(0) => '0',
      gtyrxp_in(0) => '0',
      gtytxn_out(0) => NLW_inst_gtytxn_out_UNCONNECTED(0),
      gtytxp_out(0) => NLW_inst_gtytxp_out_UNCONNECTED(0),
      incpctrl_in(0) => '0',
      loopback_in(2 downto 0) => B"000",
      looprsvd_in(0) => '0',
      lopt => lopt,
      lopt_1 => lopt_1,
      lopt_2 => lopt_2,
      lopt_3 => lopt_3,
      lopt_4 => lopt_4,
      lopt_5 => lopt_5,
      lpbkrxtxseren_in(0) => '0',
      lpbktxrxseren_in(0) => '0',
      pcieeqrxeqadaptdone_in(0) => '0',
      pcierategen3_out(0) => NLW_inst_pcierategen3_out_UNCONNECTED(0),
      pcierateidle_out(0) => NLW_inst_pcierateidle_out_UNCONNECTED(0),
      pcierateqpll0_in(2 downto 0) => B"000",
      pcierateqpll1_in(2 downto 0) => B"000",
      pcierateqpllpd_out(1 downto 0) => NLW_inst_pcierateqpllpd_out_UNCONNECTED(1 downto 0),
      pcierateqpllreset_out(1 downto 0) => NLW_inst_pcierateqpllreset_out_UNCONNECTED(1 downto 0),
      pcierstidle_in(0) => '0',
      pciersttxsyncstart_in(0) => '0',
      pciesynctxsyncdone_out(0) => NLW_inst_pciesynctxsyncdone_out_UNCONNECTED(0),
      pcieusergen3rdy_out(0) => NLW_inst_pcieusergen3rdy_out_UNCONNECTED(0),
      pcieuserphystatusrst_out(0) => NLW_inst_pcieuserphystatusrst_out_UNCONNECTED(0),
      pcieuserratedone_in(0) => '0',
      pcieuserratestart_out(0) => NLW_inst_pcieuserratestart_out_UNCONNECTED(0),
      pcsrsvdin2_in(0) => '0',
      pcsrsvdin_in(15 downto 0) => B"0000000000000000",
      pcsrsvdout_out(15 downto 0) => NLW_inst_pcsrsvdout_out_UNCONNECTED(15 downto 0),
      phystatus_out(0) => NLW_inst_phystatus_out_UNCONNECTED(0),
      pinrsrvdas_out(15 downto 0) => NLW_inst_pinrsrvdas_out_UNCONNECTED(15 downto 0),
      pmarsvd0_in(7 downto 0) => B"00000000",
      pmarsvd1_in(7 downto 0) => B"00000000",
      pmarsvdin_in(0) => '0',
      pmarsvdout0_out(7 downto 0) => NLW_inst_pmarsvdout0_out_UNCONNECTED(7 downto 0),
      pmarsvdout1_out(7 downto 0) => NLW_inst_pmarsvdout1_out_UNCONNECTED(7 downto 0),
      powerpresent_out(0) => NLW_inst_powerpresent_out_UNCONNECTED(0),
      qpll0clk_in(0) => '0',
      qpll0clkrsvd0_in(0) => '0',
      qpll0clkrsvd1_in(0) => '0',
      qpll0fbclklost_out(0) => NLW_inst_qpll0fbclklost_out_UNCONNECTED(0),
      qpll0fbdiv_in(7 downto 0) => B"00000000",
      qpll0freqlock_in(0) => '0',
      qpll0lock_out(0) => NLW_inst_qpll0lock_out_UNCONNECTED(0),
      qpll0lockdetclk_in(0) => '0',
      qpll0locken_in(0) => '0',
      qpll0outclk_out(0) => NLW_inst_qpll0outclk_out_UNCONNECTED(0),
      qpll0outrefclk_out(0) => NLW_inst_qpll0outrefclk_out_UNCONNECTED(0),
      qpll0pd_in(0) => '1',
      qpll0refclk_in(0) => '0',
      qpll0refclklost_out(0) => NLW_inst_qpll0refclklost_out_UNCONNECTED(0),
      qpll0refclksel_in(2 downto 0) => B"001",
      qpll0reset_in(0) => '1',
      qpll1clk_in(0) => '0',
      qpll1clkrsvd0_in(0) => '0',
      qpll1clkrsvd1_in(0) => '0',
      qpll1fbclklost_out(0) => NLW_inst_qpll1fbclklost_out_UNCONNECTED(0),
      qpll1fbdiv_in(7 downto 0) => B"00000000",
      qpll1freqlock_in(0) => '0',
      qpll1lock_out(0) => NLW_inst_qpll1lock_out_UNCONNECTED(0),
      qpll1lockdetclk_in(0) => '0',
      qpll1locken_in(0) => '0',
      qpll1outclk_out(0) => NLW_inst_qpll1outclk_out_UNCONNECTED(0),
      qpll1outrefclk_out(0) => NLW_inst_qpll1outrefclk_out_UNCONNECTED(0),
      qpll1pd_in(0) => '1',
      qpll1refclk_in(0) => '0',
      qpll1refclklost_out(0) => NLW_inst_qpll1refclklost_out_UNCONNECTED(0),
      qpll1refclksel_in(2 downto 0) => B"001",
      qpll1reset_in(0) => '1',
      qplldmonitor0_out(7 downto 0) => NLW_inst_qplldmonitor0_out_UNCONNECTED(7 downto 0),
      qplldmonitor1_out(7 downto 0) => NLW_inst_qplldmonitor1_out_UNCONNECTED(7 downto 0),
      qpllrsvd1_in(7 downto 0) => B"00000000",
      qpllrsvd2_in(4 downto 0) => B"00000",
      qpllrsvd3_in(4 downto 0) => B"00000",
      qpllrsvd4_in(7 downto 0) => B"00000000",
      rcalenb_in(0) => '1',
      refclkoutmonitor0_out(0) => NLW_inst_refclkoutmonitor0_out_UNCONNECTED(0),
      refclkoutmonitor1_out(0) => NLW_inst_refclkoutmonitor1_out_UNCONNECTED(0),
      resetexception_out(0) => NLW_inst_resetexception_out_UNCONNECTED(0),
      resetovrd_in(0) => '0',
      rstclkentx_in(0) => '0',
      rx8b10ben_in(0) => '1',
      rxafecfoken_in(0) => '1',
      rxbufreset_in(0) => '0',
      rxbufstatus_out(2 downto 0) => NLW_inst_rxbufstatus_out_UNCONNECTED(2 downto 0),
      rxbyteisaligned_out(0) => NLW_inst_rxbyteisaligned_out_UNCONNECTED(0),
      rxbyterealign_out(0) => NLW_inst_rxbyterealign_out_UNCONNECTED(0),
      rxcdrfreqreset_in(0) => '0',
      rxcdrhold_in(0) => '0',
      rxcdrlock_out(0) => NLW_inst_rxcdrlock_out_UNCONNECTED(0),
      rxcdrovrden_in(0) => '0',
      rxcdrphdone_out(0) => NLW_inst_rxcdrphdone_out_UNCONNECTED(0),
      rxcdrreset_in(0) => '0',
      rxcdrresetrsv_in(0) => '0',
      rxchanbondseq_out(0) => NLW_inst_rxchanbondseq_out_UNCONNECTED(0),
      rxchanisaligned_out(0) => NLW_inst_rxchanisaligned_out_UNCONNECTED(0),
      rxchanrealign_out(0) => NLW_inst_rxchanrealign_out_UNCONNECTED(0),
      rxchbonden_in(0) => '0',
      rxchbondi_in(4 downto 0) => B"00000",
      rxchbondlevel_in(2 downto 0) => B"000",
      rxchbondmaster_in(0) => '0',
      rxchbondo_out(4 downto 0) => NLW_inst_rxchbondo_out_UNCONNECTED(4 downto 0),
      rxchbondslave_in(0) => '0',
      rxckcaldone_out(0) => NLW_inst_rxckcaldone_out_UNCONNECTED(0),
      rxckcalreset_in(0) => '0',
      rxckcalstart_in(6 downto 0) => B"0000000",
      rxclkcorcnt_out(1 downto 0) => NLW_inst_rxclkcorcnt_out_UNCONNECTED(1 downto 0),
      rxcominitdet_out(0) => NLW_inst_rxcominitdet_out_UNCONNECTED(0),
      rxcommadet_out(0) => NLW_inst_rxcommadet_out_UNCONNECTED(0),
      rxcommadeten_in(0) => '1',
      rxcomsasdet_out(0) => NLW_inst_rxcomsasdet_out_UNCONNECTED(0),
      rxcomwakedet_out(0) => NLW_inst_rxcomwakedet_out_UNCONNECTED(0),
      rxctrl0_out(15 downto 2) => NLW_inst_rxctrl0_out_UNCONNECTED(15 downto 2),
      rxctrl0_out(1 downto 0) => \^rxctrl0_out\(1 downto 0),
      rxctrl1_out(15 downto 2) => NLW_inst_rxctrl1_out_UNCONNECTED(15 downto 2),
      rxctrl1_out(1 downto 0) => \^rxctrl1_out\(1 downto 0),
      rxctrl2_out(7 downto 2) => NLW_inst_rxctrl2_out_UNCONNECTED(7 downto 2),
      rxctrl2_out(1 downto 0) => \^rxctrl2_out\(1 downto 0),
      rxctrl3_out(7 downto 2) => NLW_inst_rxctrl3_out_UNCONNECTED(7 downto 2),
      rxctrl3_out(1 downto 0) => \^rxctrl3_out\(1 downto 0),
      rxdata_out(127 downto 0) => NLW_inst_rxdata_out_UNCONNECTED(127 downto 0),
      rxdataextendrsvd_out(7 downto 0) => NLW_inst_rxdataextendrsvd_out_UNCONNECTED(7 downto 0),
      rxdatavalid_out(1 downto 0) => NLW_inst_rxdatavalid_out_UNCONNECTED(1 downto 0),
      rxdccforcestart_in(0) => '0',
      rxdfeagcctrl_in(1 downto 0) => B"01",
      rxdfeagchold_in(0) => '0',
      rxdfeagcovrden_in(0) => '0',
      rxdfecfokfcnum_in(3 downto 0) => B"1101",
      rxdfecfokfen_in(0) => '0',
      rxdfecfokfpulse_in(0) => '0',
      rxdfecfokhold_in(0) => '0',
      rxdfecfokovren_in(0) => '0',
      rxdfekhhold_in(0) => '0',
      rxdfekhovrden_in(0) => '0',
      rxdfelfhold_in(0) => '0',
      rxdfelfovrden_in(0) => '0',
      rxdfelpmreset_in(0) => '0',
      rxdfetap10hold_in(0) => '0',
      rxdfetap10ovrden_in(0) => '0',
      rxdfetap11hold_in(0) => '0',
      rxdfetap11ovrden_in(0) => '0',
      rxdfetap12hold_in(0) => '0',
      rxdfetap12ovrden_in(0) => '0',
      rxdfetap13hold_in(0) => '0',
      rxdfetap13ovrden_in(0) => '0',
      rxdfetap14hold_in(0) => '0',
      rxdfetap14ovrden_in(0) => '0',
      rxdfetap15hold_in(0) => '0',
      rxdfetap15ovrden_in(0) => '0',
      rxdfetap2hold_in(0) => '0',
      rxdfetap2ovrden_in(0) => '0',
      rxdfetap3hold_in(0) => '0',
      rxdfetap3ovrden_in(0) => '0',
      rxdfetap4hold_in(0) => '0',
      rxdfetap4ovrden_in(0) => '0',
      rxdfetap5hold_in(0) => '0',
      rxdfetap5ovrden_in(0) => '0',
      rxdfetap6hold_in(0) => '0',
      rxdfetap6ovrden_in(0) => '0',
      rxdfetap7hold_in(0) => '0',
      rxdfetap7ovrden_in(0) => '0',
      rxdfetap8hold_in(0) => '0',
      rxdfetap8ovrden_in(0) => '0',
      rxdfetap9hold_in(0) => '0',
      rxdfetap9ovrden_in(0) => '0',
      rxdfeuthold_in(0) => '0',
      rxdfeutovrden_in(0) => '0',
      rxdfevphold_in(0) => '0',
      rxdfevpovrden_in(0) => '0',
      rxdfevsen_in(0) => '0',
      rxdfexyden_in(0) => '1',
      rxdlybypass_in(0) => '0',
      rxdlyen_in(0) => '0',
      rxdlyovrden_in(0) => '0',
      rxdlysreset_in(0) => '0',
      rxdlysresetdone_out(0) => NLW_inst_rxdlysresetdone_out_UNCONNECTED(0),
      rxelecidle_out(0) => NLW_inst_rxelecidle_out_UNCONNECTED(0),
      rxelecidlemode_in(1 downto 0) => B"11",
      rxeqtraining_in(0) => '0',
      rxgearboxslip_in(0) => '0',
      rxheader_out(5 downto 0) => NLW_inst_rxheader_out_UNCONNECTED(5 downto 0),
      rxheadervalid_out(1 downto 0) => NLW_inst_rxheadervalid_out_UNCONNECTED(1 downto 0),
      rxlatclk_in(0) => '0',
      rxlfpstresetdet_out(0) => NLW_inst_rxlfpstresetdet_out_UNCONNECTED(0),
      rxlfpsu2lpexitdet_out(0) => NLW_inst_rxlfpsu2lpexitdet_out_UNCONNECTED(0),
      rxlfpsu3wakedet_out(0) => NLW_inst_rxlfpsu3wakedet_out_UNCONNECTED(0),
      rxlpmen_in(0) => '1',
      rxlpmgchold_in(0) => '0',
      rxlpmgcovrden_in(0) => '0',
      rxlpmhfhold_in(0) => '0',
      rxlpmhfovrden_in(0) => '0',
      rxlpmlfhold_in(0) => '0',
      rxlpmlfklovrden_in(0) => '0',
      rxlpmoshold_in(0) => '0',
      rxlpmosovrden_in(0) => '0',
      rxmcommaalignen_in(0) => rxmcommaalignen_in(0),
      rxmonitorout_out(7 downto 0) => NLW_inst_rxmonitorout_out_UNCONNECTED(7 downto 0),
      rxmonitorsel_in(1 downto 0) => B"00",
      rxoobreset_in(0) => '0',
      rxoscalreset_in(0) => '0',
      rxoshold_in(0) => '0',
      rxosintcfg_in(0) => '0',
      rxosintdone_out(0) => NLW_inst_rxosintdone_out_UNCONNECTED(0),
      rxosinten_in(0) => '0',
      rxosinthold_in(0) => '0',
      rxosintovrden_in(0) => '0',
      rxosintstarted_out(0) => NLW_inst_rxosintstarted_out_UNCONNECTED(0),
      rxosintstrobe_in(0) => '0',
      rxosintstrobedone_out(0) => NLW_inst_rxosintstrobedone_out_UNCONNECTED(0),
      rxosintstrobestarted_out(0) => NLW_inst_rxosintstrobestarted_out_UNCONNECTED(0),
      rxosinttestovrden_in(0) => '0',
      rxosovrden_in(0) => '0',
      rxoutclk_out(0) => rxoutclk_out(0),
      rxoutclkfabric_out(0) => NLW_inst_rxoutclkfabric_out_UNCONNECTED(0),
      rxoutclkpcs_out(0) => NLW_inst_rxoutclkpcs_out_UNCONNECTED(0),
      rxoutclksel_in(2 downto 0) => B"010",
      rxpcommaalignen_in(0) => '0',
      rxpcsreset_in(0) => '0',
      rxpd_in(1) => rxpd_in(1),
      rxpd_in(0) => '0',
      rxphalign_in(0) => '0',
      rxphaligndone_out(0) => NLW_inst_rxphaligndone_out_UNCONNECTED(0),
      rxphalignen_in(0) => '0',
      rxphalignerr_out(0) => NLW_inst_rxphalignerr_out_UNCONNECTED(0),
      rxphdlypd_in(0) => '0',
      rxphdlyreset_in(0) => '0',
      rxphovrden_in(0) => '0',
      rxpllclksel_in(1 downto 0) => B"00",
      rxpmareset_in(0) => '0',
      rxpmaresetdone_out(0) => NLW_inst_rxpmaresetdone_out_UNCONNECTED(0),
      rxpolarity_in(0) => '0',
      rxprbscntreset_in(0) => '0',
      rxprbserr_out(0) => NLW_inst_rxprbserr_out_UNCONNECTED(0),
      rxprbslocked_out(0) => NLW_inst_rxprbslocked_out_UNCONNECTED(0),
      rxprbssel_in(3 downto 0) => B"0000",
      rxprgdivresetdone_out(0) => NLW_inst_rxprgdivresetdone_out_UNCONNECTED(0),
      rxprogdivreset_in(0) => '0',
      rxqpien_in(0) => '0',
      rxqpisenn_out(0) => NLW_inst_rxqpisenn_out_UNCONNECTED(0),
      rxqpisenp_out(0) => NLW_inst_rxqpisenp_out_UNCONNECTED(0),
      rxrate_in(2 downto 0) => B"000",
      rxratedone_out(0) => NLW_inst_rxratedone_out_UNCONNECTED(0),
      rxratemode_in(0) => '0',
      rxrecclk0_sel_out(0) => NLW_inst_rxrecclk0_sel_out_UNCONNECTED(0),
      rxrecclk0sel_out(1 downto 0) => NLW_inst_rxrecclk0sel_out_UNCONNECTED(1 downto 0),
      rxrecclk1_sel_out(0) => NLW_inst_rxrecclk1_sel_out_UNCONNECTED(0),
      rxrecclk1sel_out(1 downto 0) => NLW_inst_rxrecclk1sel_out_UNCONNECTED(1 downto 0),
      rxrecclkout_out(0) => NLW_inst_rxrecclkout_out_UNCONNECTED(0),
      rxresetdone_out(0) => rxresetdone_out(0),
      rxslide_in(0) => '0',
      rxsliderdy_out(0) => NLW_inst_rxsliderdy_out_UNCONNECTED(0),
      rxslipdone_out(0) => NLW_inst_rxslipdone_out_UNCONNECTED(0),
      rxslipoutclk_in(0) => '0',
      rxslipoutclkrdy_out(0) => NLW_inst_rxslipoutclkrdy_out_UNCONNECTED(0),
      rxslippma_in(0) => '0',
      rxslippmardy_out(0) => NLW_inst_rxslippmardy_out_UNCONNECTED(0),
      rxstartofseq_out(1 downto 0) => NLW_inst_rxstartofseq_out_UNCONNECTED(1 downto 0),
      rxstatus_out(2 downto 0) => NLW_inst_rxstatus_out_UNCONNECTED(2 downto 0),
      rxsyncallin_in(0) => '0',
      rxsyncdone_out(0) => NLW_inst_rxsyncdone_out_UNCONNECTED(0),
      rxsyncin_in(0) => '0',
      rxsyncmode_in(0) => '0',
      rxsyncout_out(0) => NLW_inst_rxsyncout_out_UNCONNECTED(0),
      rxsysclksel_in(1 downto 0) => B"00",
      rxtermination_in(0) => '0',
      rxuserrdy_in(0) => '1',
      rxusrclk2_in(0) => '0',
      rxusrclk_in(0) => rxusrclk_in(0),
      rxvalid_out(0) => NLW_inst_rxvalid_out_UNCONNECTED(0),
      sdm0data_in(24 downto 0) => B"0000000000000000000000000",
      sdm0finalout_out(3 downto 0) => NLW_inst_sdm0finalout_out_UNCONNECTED(3 downto 0),
      sdm0reset_in(0) => '0',
      sdm0testdata_out(14 downto 0) => NLW_inst_sdm0testdata_out_UNCONNECTED(14 downto 0),
      sdm0toggle_in(0) => '0',
      sdm0width_in(1 downto 0) => B"00",
      sdm1data_in(24 downto 0) => B"0000000000000000000000000",
      sdm1finalout_out(3 downto 0) => NLW_inst_sdm1finalout_out_UNCONNECTED(3 downto 0),
      sdm1reset_in(0) => '0',
      sdm1testdata_out(14 downto 0) => NLW_inst_sdm1testdata_out_UNCONNECTED(14 downto 0),
      sdm1toggle_in(0) => '0',
      sdm1width_in(1 downto 0) => B"00",
      sigvalidclk_in(0) => '0',
      tcongpi_in(9 downto 0) => B"0000000000",
      tcongpo_out(9 downto 0) => NLW_inst_tcongpo_out_UNCONNECTED(9 downto 0),
      tconpowerup_in(0) => '0',
      tconreset_in(1 downto 0) => B"00",
      tconrsvdin1_in(1 downto 0) => B"00",
      tconrsvdout0_out(0) => NLW_inst_tconrsvdout0_out_UNCONNECTED(0),
      tstin_in(19 downto 0) => B"00000000000000000000",
      tx8b10bbypass_in(7 downto 0) => B"00000000",
      tx8b10ben_in(0) => '1',
      txbufdiffctrl_in(0) => '0',
      txbufstatus_out(1) => \^txbufstatus_out\(1),
      txbufstatus_out(0) => NLW_inst_txbufstatus_out_UNCONNECTED(0),
      txcomfinish_out(0) => NLW_inst_txcomfinish_out_UNCONNECTED(0),
      txcominit_in(0) => '0',
      txcomsas_in(0) => '0',
      txcomwake_in(0) => '0',
      txctrl0_in(15 downto 2) => B"00000000000000",
      txctrl0_in(1 downto 0) => txctrl0_in(1 downto 0),
      txctrl1_in(15 downto 2) => B"00000000000000",
      txctrl1_in(1 downto 0) => txctrl1_in(1 downto 0),
      txctrl2_in(7 downto 2) => B"000000",
      txctrl2_in(1 downto 0) => txctrl2_in(1 downto 0),
      txdata_in(127 downto 0) => B"00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
      txdataextendrsvd_in(7 downto 0) => B"00000000",
      txdccdone_out(0) => NLW_inst_txdccdone_out_UNCONNECTED(0),
      txdccforcestart_in(0) => '0',
      txdccreset_in(0) => '0',
      txdeemph_in(1 downto 0) => B"00",
      txdetectrx_in(0) => '0',
      txdiffctrl_in(4 downto 0) => B"11000",
      txdiffpd_in(0) => '0',
      txdlybypass_in(0) => '1',
      txdlyen_in(0) => '0',
      txdlyhold_in(0) => '0',
      txdlyovrden_in(0) => '0',
      txdlysreset_in(0) => '0',
      txdlysresetdone_out(0) => NLW_inst_txdlysresetdone_out_UNCONNECTED(0),
      txdlyupdown_in(0) => '0',
      txelecidle_in(0) => txelecidle_in(0),
      txelforcestart_in(0) => '0',
      txheader_in(5 downto 0) => B"000000",
      txinhibit_in(0) => '0',
      txlatclk_in(0) => '0',
      txlfpstreset_in(0) => '0',
      txlfpsu2lpexit_in(0) => '0',
      txlfpsu3wake_in(0) => '0',
      txmaincursor_in(6 downto 0) => B"0000000",
      txmargin_in(2 downto 0) => B"000",
      txmuxdcdexhold_in(0) => '0',
      txmuxdcdorwren_in(0) => '0',
      txoneszeros_in(0) => '0',
      txoutclk_out(0) => txoutclk_out(0),
      txoutclkfabric_out(0) => NLW_inst_txoutclkfabric_out_UNCONNECTED(0),
      txoutclkpcs_out(0) => NLW_inst_txoutclkpcs_out_UNCONNECTED(0),
      txoutclksel_in(2 downto 0) => B"101",
      txpcsreset_in(0) => '0',
      txpd_in(1 downto 0) => B"00",
      txpdelecidlemode_in(0) => '0',
      txphalign_in(0) => '0',
      txphaligndone_out(0) => NLW_inst_txphaligndone_out_UNCONNECTED(0),
      txphalignen_in(0) => '0',
      txphdlypd_in(0) => '1',
      txphdlyreset_in(0) => '0',
      txphdlytstclk_in(0) => '0',
      txphinit_in(0) => '0',
      txphinitdone_out(0) => NLW_inst_txphinitdone_out_UNCONNECTED(0),
      txphovrden_in(0) => '0',
      txpippmen_in(0) => '0',
      txpippmovrden_in(0) => '0',
      txpippmpd_in(0) => '0',
      txpippmsel_in(0) => '0',
      txpippmstepsize_in(4 downto 0) => B"00000",
      txpisopd_in(0) => '0',
      txpllclksel_in(1 downto 0) => B"00",
      txpmareset_in(0) => '0',
      txpmaresetdone_out(0) => NLW_inst_txpmaresetdone_out_UNCONNECTED(0),
      txpolarity_in(0) => '0',
      txpostcursor_in(4 downto 0) => B"00000",
      txpostcursorinv_in(0) => '0',
      txprbsforceerr_in(0) => '0',
      txprbssel_in(3 downto 0) => B"0000",
      txprecursor_in(4 downto 0) => B"00000",
      txprecursorinv_in(0) => '0',
      txprgdivresetdone_out(0) => NLW_inst_txprgdivresetdone_out_UNCONNECTED(0),
      txprogdivreset_in(0) => '0',
      txqpibiasen_in(0) => '0',
      txqpisenn_out(0) => NLW_inst_txqpisenn_out_UNCONNECTED(0),
      txqpisenp_out(0) => NLW_inst_txqpisenp_out_UNCONNECTED(0),
      txqpistrongpdown_in(0) => '0',
      txqpiweakpup_in(0) => '0',
      txrate_in(2 downto 0) => B"000",
      txratedone_out(0) => NLW_inst_txratedone_out_UNCONNECTED(0),
      txratemode_in(0) => '0',
      txresetdone_out(0) => NLW_inst_txresetdone_out_UNCONNECTED(0),
      txsequence_in(6 downto 0) => B"0000000",
      txswing_in(0) => '0',
      txsyncallin_in(0) => '0',
      txsyncdone_out(0) => NLW_inst_txsyncdone_out_UNCONNECTED(0),
      txsyncin_in(0) => '0',
      txsyncmode_in(0) => '0',
      txsyncout_out(0) => NLW_inst_txsyncout_out_UNCONNECTED(0),
      txsysclksel_in(1 downto 0) => B"00",
      txuserrdy_in(0) => '1',
      txusrclk2_in(0) => '0',
      txusrclk_in(0) => txusrclk_in(0),
      ubcfgstreamen_in(0) => '0',
      ubdaddr_out(0) => NLW_inst_ubdaddr_out_UNCONNECTED(0),
      ubden_out(0) => NLW_inst_ubden_out_UNCONNECTED(0),
      ubdi_out(0) => NLW_inst_ubdi_out_UNCONNECTED(0),
      ubdo_in(0) => '0',
      ubdrdy_in(0) => '0',
      ubdwe_out(0) => NLW_inst_ubdwe_out_UNCONNECTED(0),
      ubenable_in(0) => '0',
      ubgpi_in(0) => '0',
      ubintr_in(0) => '0',
      ubiolmbrst_in(0) => '0',
      ubmbrst_in(0) => '0',
      ubmdmcapture_in(0) => '0',
      ubmdmdbgrst_in(0) => '0',
      ubmdmdbgupdate_in(0) => '0',
      ubmdmregen_in(0) => '0',
      ubmdmshift_in(0) => '0',
      ubmdmsysrst_in(0) => '0',
      ubmdmtck_in(0) => '0',
      ubmdmtdi_in(0) => '0',
      ubmdmtdo_out(0) => NLW_inst_ubmdmtdo_out_UNCONNECTED(0),
      ubrsvdout_out(0) => NLW_inst_ubrsvdout_out_UNCONNECTED(0),
      ubtxuart_out(0) => NLW_inst_ubtxuart_out_UNCONNECTED(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_fd73_pcs_pma_0_transceiver is
  port (
    txn : out STD_LOGIC;
    txp : out STD_LOGIC;
    gtpowergood : out STD_LOGIC;
    rxoutclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txoutclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxchariscomma : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxcharisk : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxdisperr : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxnotintable : out STD_LOGIC_VECTOR ( 0 to 0 );
    rxclkcorcnt : out STD_LOGIC_VECTOR ( 1 downto 0 );
    txbuferr : out STD_LOGIC;
    rxbufstatus : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 7 downto 0 );
    data_in : out STD_LOGIC;
    pma_reset_out : in STD_LOGIC;
    independent_clock_bufg : in STD_LOGIC;
    rxn : in STD_LOGIC;
    rxp : in STD_LOGIC;
    gtrefclk_out : in STD_LOGIC;
    rxuserclk2 : in STD_LOGIC;
    \txcharisk_int_reg[1]_0\ : in STD_LOGIC;
    CLK : in STD_LOGIC;
    mgt_tx_reset : in STD_LOGIC;
    powerdown : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 0 to 0 );
    txchardispmode_reg_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    txcharisk_reg_reg_0 : in STD_LOGIC_VECTOR ( 0 to 0 );
    enablealign : in STD_LOGIC;
    reset_in : in STD_LOGIC;
    \txdata_reg_reg[7]_0\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    lopt : in STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : out STD_LOGIC;
    lopt_3 : out STD_LOGIC;
    lopt_4 : out STD_LOGIC;
    lopt_5 : out STD_LOGIC
  );
end bd_fd73_pcs_pma_0_transceiver;

architecture STRUCTURE of bd_fd73_pcs_pma_0_transceiver is
  signal bd_fd73_pcs_pma_0_gt_i_n_113 : STD_LOGIC;
  signal bd_fd73_pcs_pma_0_gt_i_n_114 : STD_LOGIC;
  signal encommaalign_rec : STD_LOGIC;
  signal gtwiz_buffbypass_rx_done_out : STD_LOGIC;
  signal gtwiz_buffbypass_rx_reset_in : STD_LOGIC;
  signal gtwiz_buffbypass_rx_start_user_in : STD_LOGIC;
  signal gtwiz_buffbypass_rx_start_user_in_d5_reg_srl5_i_1_n_0 : STD_LOGIC;
  signal gtwiz_buffbypass_rx_start_user_in_d5_reg_srl5_n_0 : STD_LOGIC;
  signal gtwiz_reset_rx_datapath_in : STD_LOGIC;
  signal gtwiz_reset_rx_done_out_int : STD_LOGIC;
  signal gtwiz_reset_tx_datapath_in : STD_LOGIC;
  signal gtwiz_reset_tx_done_out_int : STD_LOGIC;
  signal initialize_ram_complete : STD_LOGIC;
  signal initialize_ram_complete_pulse : STD_LOGIC;
  signal reclock_rxreset_n_2 : STD_LOGIC;
  signal rxctrl0_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal rxctrl1_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal rxctrl2_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal rxctrl3_out : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal rxdata_rec : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal rxreset_rec : STD_LOGIC;
  signal rxresetdone_out_d1 : STD_LOGIC;
  signal toggle : STD_LOGIC;
  signal toggle_i_1_n_0 : STD_LOGIC;
  signal txbufstatus_reg : STD_LOGIC_VECTOR ( 1 to 1 );
  signal txchardispmode_double : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal txchardispmode_int : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal txchardispmode_reg : STD_LOGIC;
  signal txchardispval_double : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal txchardispval_int : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal txchardispval_reg : STD_LOGIC;
  signal txcharisk_double : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal txcharisk_int : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal txcharisk_reg : STD_LOGIC;
  signal txdata_double : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal txdata_int : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal txdata_reg : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal txpowerdown : STD_LOGIC;
  signal txpowerdown_double : STD_LOGIC;
  signal \txpowerdown_reg__0\ : STD_LOGIC;
  signal wr_data1 : STD_LOGIC;
  signal NLW_bd_fd73_pcs_pma_0_gt_i_cplllock_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_bd_fd73_pcs_pma_0_gt_i_dmonitorout_out_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_bd_fd73_pcs_pma_0_gt_i_drpdo_out_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_bd_fd73_pcs_pma_0_gt_i_drprdy_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_bd_fd73_pcs_pma_0_gt_i_eyescandataerror_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_bd_fd73_pcs_pma_0_gt_i_gtwiz_buffbypass_rx_error_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_bd_fd73_pcs_pma_0_gt_i_gtwiz_reset_rx_cdr_stable_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_bd_fd73_pcs_pma_0_gt_i_rxbyteisaligned_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_bd_fd73_pcs_pma_0_gt_i_rxbyterealign_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_bd_fd73_pcs_pma_0_gt_i_rxcommadet_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_bd_fd73_pcs_pma_0_gt_i_rxctrl0_out_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 2 );
  signal NLW_bd_fd73_pcs_pma_0_gt_i_rxctrl1_out_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 2 );
  signal NLW_bd_fd73_pcs_pma_0_gt_i_rxctrl2_out_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal NLW_bd_fd73_pcs_pma_0_gt_i_rxctrl3_out_UNCONNECTED : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal NLW_bd_fd73_pcs_pma_0_gt_i_rxpmaresetdone_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_bd_fd73_pcs_pma_0_gt_i_rxprbserr_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_bd_fd73_pcs_pma_0_gt_i_txbufstatus_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_bd_fd73_pcs_pma_0_gt_i_txpmaresetdone_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_bd_fd73_pcs_pma_0_gt_i_txprgdivresetdone_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_bd_fd73_pcs_pma_0_gt_i_txresetdone_out_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of bd_fd73_pcs_pma_0_gt_i : label is "bd_fd73_pcs_pma_0_gt,bd_fd73_pcs_pma_0_gt_gtwizard_top,{}";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of bd_fd73_pcs_pma_0_gt_i : label is "bd_fd73_pcs_pma_0_gt_gtwizard_top,Vivado 2023.2";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of bd_fd73_pcs_pma_0_gt_i : label is "yes";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of bd_fd73_pcs_pma_0_gt_i_i_1 : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of bd_fd73_pcs_pma_0_gt_i_i_2 : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of data_sync1_i_1 : label is "soft_lutpair180";
  attribute srl_name : string;
  attribute srl_name of gtwiz_buffbypass_rx_start_user_in_d5_reg_srl5 : label is "U0/\pcs_pma_block_i/transceiver_inst/gtwiz_buffbypass_rx_start_user_in_d5_reg_srl5 ";
  attribute SOFT_HLUTNM of gtwiz_buffbypass_rx_start_user_in_d5_reg_srl5_i_1 : label is "soft_lutpair181";
begin
bd_fd73_pcs_pma_0_gt_i: entity work.bd_fd73_pcs_pma_0_gt
     port map (
      cplllock_out(0) => NLW_bd_fd73_pcs_pma_0_gt_i_cplllock_out_UNCONNECTED(0),
      cpllrefclksel_in(2 downto 0) => B"001",
      dmonitorout_out(15 downto 0) => NLW_bd_fd73_pcs_pma_0_gt_i_dmonitorout_out_UNCONNECTED(15 downto 0),
      drpaddr_in(9 downto 0) => B"0000000000",
      drpclk_in(0) => independent_clock_bufg,
      drpdi_in(15 downto 0) => B"0000000000000000",
      drpdo_out(15 downto 0) => NLW_bd_fd73_pcs_pma_0_gt_i_drpdo_out_UNCONNECTED(15 downto 0),
      drpen_in(0) => '0',
      drprdy_out(0) => NLW_bd_fd73_pcs_pma_0_gt_i_drprdy_out_UNCONNECTED(0),
      drpwe_in(0) => '0',
      eyescandataerror_out(0) => NLW_bd_fd73_pcs_pma_0_gt_i_eyescandataerror_out_UNCONNECTED(0),
      eyescanreset_in(0) => '0',
      eyescantrigger_in(0) => '0',
      gthrxn_in(0) => rxn,
      gthrxp_in(0) => rxp,
      gthtxn_out(0) => txn,
      gthtxp_out(0) => txp,
      gtpowergood_out(0) => gtpowergood,
      gtrefclk0_in(0) => gtrefclk_out,
      gtrefclk1_in(0) => '0',
      gtwiz_buffbypass_rx_done_out(0) => gtwiz_buffbypass_rx_done_out,
      gtwiz_buffbypass_rx_error_out(0) => NLW_bd_fd73_pcs_pma_0_gt_i_gtwiz_buffbypass_rx_error_out_UNCONNECTED(0),
      gtwiz_buffbypass_rx_reset_in(0) => gtwiz_buffbypass_rx_reset_in,
      gtwiz_buffbypass_rx_start_user_in(0) => gtwiz_buffbypass_rx_start_user_in,
      gtwiz_reset_all_in(0) => pma_reset_out,
      gtwiz_reset_clk_freerun_in(0) => '0',
      gtwiz_reset_rx_cdr_stable_out(0) => NLW_bd_fd73_pcs_pma_0_gt_i_gtwiz_reset_rx_cdr_stable_out_UNCONNECTED(0),
      gtwiz_reset_rx_datapath_in(0) => gtwiz_reset_rx_datapath_in,
      gtwiz_reset_rx_done_out(0) => gtwiz_reset_rx_done_out_int,
      gtwiz_reset_rx_pll_and_datapath_in(0) => '0',
      gtwiz_reset_tx_datapath_in(0) => gtwiz_reset_tx_datapath_in,
      gtwiz_reset_tx_done_out(0) => gtwiz_reset_tx_done_out_int,
      gtwiz_reset_tx_pll_and_datapath_in(0) => '0',
      gtwiz_userclk_rx_active_in(0) => '0',
      gtwiz_userclk_tx_active_in(0) => '1',
      gtwiz_userclk_tx_reset_in(0) => '0',
      gtwiz_userdata_rx_out(15 downto 0) => rxdata_rec(15 downto 0),
      gtwiz_userdata_tx_in(15 downto 0) => txdata_int(15 downto 0),
      loopback_in(2 downto 0) => B"000",
      lopt => lopt,
      lopt_1 => lopt_1,
      lopt_2 => lopt_2,
      lopt_3 => lopt_3,
      lopt_4 => lopt_4,
      lopt_5 => lopt_5,
      pcsrsvdin_in(15 downto 0) => B"0000000000000000",
      rx8b10ben_in(0) => '1',
      rxbyteisaligned_out(0) => NLW_bd_fd73_pcs_pma_0_gt_i_rxbyteisaligned_out_UNCONNECTED(0),
      rxbyterealign_out(0) => NLW_bd_fd73_pcs_pma_0_gt_i_rxbyterealign_out_UNCONNECTED(0),
      rxcdrhold_in(0) => '0',
      rxcommadet_out(0) => NLW_bd_fd73_pcs_pma_0_gt_i_rxcommadet_out_UNCONNECTED(0),
      rxcommadeten_in(0) => '1',
      rxctrl0_out(15 downto 2) => NLW_bd_fd73_pcs_pma_0_gt_i_rxctrl0_out_UNCONNECTED(15 downto 2),
      rxctrl0_out(1 downto 0) => rxctrl0_out(1 downto 0),
      rxctrl1_out(15 downto 2) => NLW_bd_fd73_pcs_pma_0_gt_i_rxctrl1_out_UNCONNECTED(15 downto 2),
      rxctrl1_out(1 downto 0) => rxctrl1_out(1 downto 0),
      rxctrl2_out(7 downto 2) => NLW_bd_fd73_pcs_pma_0_gt_i_rxctrl2_out_UNCONNECTED(7 downto 2),
      rxctrl2_out(1 downto 0) => rxctrl2_out(1 downto 0),
      rxctrl3_out(7 downto 2) => NLW_bd_fd73_pcs_pma_0_gt_i_rxctrl3_out_UNCONNECTED(7 downto 2),
      rxctrl3_out(1 downto 0) => rxctrl3_out(1 downto 0),
      rxdfelpmreset_in(0) => '0',
      rxlpmen_in(0) => '1',
      rxmcommaalignen_in(0) => encommaalign_rec,
      rxoutclk_out(0) => rxoutclk_out(0),
      rxpcommaalignen_in(0) => '0',
      rxpcsreset_in(0) => '0',
      rxpd_in(1) => \txpowerdown_reg__0\,
      rxpd_in(0) => '0',
      rxpmareset_in(0) => '0',
      rxpmaresetdone_out(0) => NLW_bd_fd73_pcs_pma_0_gt_i_rxpmaresetdone_out_UNCONNECTED(0),
      rxpolarity_in(0) => '0',
      rxprbscntreset_in(0) => '0',
      rxprbserr_out(0) => NLW_bd_fd73_pcs_pma_0_gt_i_rxprbserr_out_UNCONNECTED(0),
      rxprbssel_in(3 downto 0) => B"0000",
      rxrate_in(2 downto 0) => B"000",
      rxresetdone_out(0) => bd_fd73_pcs_pma_0_gt_i_n_113,
      rxusrclk2_in(0) => '0',
      rxusrclk_in(0) => rxuserclk2,
      tx8b10ben_in(0) => '1',
      txbufstatus_out(1) => bd_fd73_pcs_pma_0_gt_i_n_114,
      txbufstatus_out(0) => NLW_bd_fd73_pcs_pma_0_gt_i_txbufstatus_out_UNCONNECTED(0),
      txctrl0_in(15 downto 2) => B"00000000000000",
      txctrl0_in(1 downto 0) => txchardispval_int(1 downto 0),
      txctrl1_in(15 downto 2) => B"00000000000000",
      txctrl1_in(1 downto 0) => txchardispmode_int(1 downto 0),
      txctrl2_in(7 downto 2) => B"000000",
      txctrl2_in(1 downto 0) => txcharisk_int(1 downto 0),
      txdiffctrl_in(4 downto 0) => B"11000",
      txelecidle_in(0) => txpowerdown,
      txinhibit_in(0) => '0',
      txoutclk_out(0) => txoutclk_out(0),
      txpcsreset_in(0) => '0',
      txpd_in(1 downto 0) => B"00",
      txpmareset_in(0) => '0',
      txpmaresetdone_out(0) => NLW_bd_fd73_pcs_pma_0_gt_i_txpmaresetdone_out_UNCONNECTED(0),
      txpolarity_in(0) => '0',
      txpostcursor_in(4 downto 0) => B"00000",
      txprbsforceerr_in(0) => '0',
      txprbssel_in(3 downto 0) => B"0000",
      txprecursor_in(4 downto 0) => B"00000",
      txprgdivresetdone_out(0) => NLW_bd_fd73_pcs_pma_0_gt_i_txprgdivresetdone_out_UNCONNECTED(0),
      txresetdone_out(0) => NLW_bd_fd73_pcs_pma_0_gt_i_txresetdone_out_UNCONNECTED(0),
      txusrclk2_in(0) => '0',
      txusrclk_in(0) => \txcharisk_int_reg[1]_0\
    );
bd_fd73_pcs_pma_0_gt_i_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => rxresetdone_out_d1,
      O => gtwiz_buffbypass_rx_reset_in
    );
bd_fd73_pcs_pma_0_gt_i_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => mgt_tx_reset,
      I1 => gtwiz_reset_tx_done_out_int,
      O => gtwiz_reset_tx_datapath_in
    );
bd_fd73_pcs_pma_0_gt_i_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => reset_in,
      I1 => gtwiz_reset_rx_done_out_int,
      O => gtwiz_reset_rx_datapath_in
    );
data_sync1_i_1: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => gtwiz_reset_tx_done_out_int,
      I1 => gtwiz_reset_rx_done_out_int,
      I2 => gtwiz_buffbypass_rx_done_out,
      O => data_in
    );
gtwiz_buffbypass_rx_start_user_in_d5_reg_srl5: unisim.vcomponents.SRL16E
     port map (
      A0 => '0',
      A1 => '0',
      A2 => '1',
      A3 => '0',
      CE => '1',
      CLK => rxuserclk2,
      D => gtwiz_buffbypass_rx_start_user_in_d5_reg_srl5_i_1_n_0,
      Q => gtwiz_buffbypass_rx_start_user_in_d5_reg_srl5_n_0
    );
gtwiz_buffbypass_rx_start_user_in_d5_reg_srl5_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => bd_fd73_pcs_pma_0_gt_i_n_113,
      I1 => rxresetdone_out_d1,
      O => gtwiz_buffbypass_rx_start_user_in_d5_reg_srl5_i_1_n_0
    );
gtwiz_buffbypass_rx_start_user_in_d6_reg: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => gtwiz_buffbypass_rx_start_user_in_d5_reg_srl5_n_0,
      Q => gtwiz_buffbypass_rx_start_user_in,
      R => '0'
    );
reclock_encommaalign: entity work.bd_fd73_pcs_pma_0_reset_sync
     port map (
      enablealign => enablealign,
      reset_out => encommaalign_rec,
      rxuserclk2 => rxuserclk2
    );
reclock_rxreset: entity work.bd_fd73_pcs_pma_0_reset_sync_0
     port map (
      SR(0) => wr_data1,
      initialize_ram_complete => initialize_ram_complete,
      initialize_ram_complete_pulse => initialize_ram_complete_pulse,
      reset_in => reset_in,
      reset_out => rxreset_rec,
      reset_sync6_0(0) => reclock_rxreset_n_2,
      rxuserclk2 => rxuserclk2
    );
rx_elastic_buffer_inst: entity work.bd_fd73_pcs_pma_0_rx_elastic_buffer
     port map (
      CLK => CLK,
      D(23) => rxctrl2_out(0),
      D(22) => rxctrl0_out(0),
      D(21) => rxctrl1_out(0),
      D(20) => rxctrl3_out(0),
      D(19 downto 12) => rxdata_rec(7 downto 0),
      D(11) => rxctrl2_out(1),
      D(10) => rxctrl0_out(1),
      D(9) => rxctrl1_out(1),
      D(8) => rxctrl3_out(1),
      D(7 downto 0) => rxdata_rec(15 downto 8),
      Q(7 downto 0) => Q(7 downto 0),
      SR(1) => rxreset_rec,
      SR(0) => reclock_rxreset_n_2,
      initialize_ram_complete => initialize_ram_complete,
      initialize_ram_complete_pulse => initialize_ram_complete_pulse,
      reset_in => reset_in,
      rxbufstatus(0) => rxbufstatus(0),
      rxchariscomma(0) => rxchariscomma(0),
      rxcharisk(0) => rxcharisk(0),
      rxclkcorcnt(1 downto 0) => rxclkcorcnt(1 downto 0),
      rxdisperr(0) => rxdisperr(0),
      rxnotintable(0) => rxnotintable(0),
      rxuserclk2 => rxuserclk2,
      \wr_data_reg_reg[0]_0\(0) => wr_data1
    );
rxresetdone_out_d1_reg: unisim.vcomponents.FDRE
     port map (
      C => rxuserclk2,
      CE => '1',
      D => bd_fd73_pcs_pma_0_gt_i_n_113,
      Q => rxresetdone_out_d1,
      R => '0'
    );
toggle_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => toggle,
      O => toggle_i_1_n_0
    );
toggle_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => toggle_i_1_n_0,
      Q => toggle,
      R => '0'
    );
txbuferr_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => txbufstatus_reg(1),
      Q => txbuferr,
      R => '0'
    );
\txbufstatus_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \txcharisk_int_reg[1]_0\,
      CE => '1',
      D => bd_fd73_pcs_pma_0_gt_i_n_114,
      Q => txbufstatus_reg(1),
      R => '0'
    );
\txchardispmode_double_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => toggle_i_1_n_0,
      D => txchardispmode_reg,
      Q => txchardispmode_double(0),
      R => mgt_tx_reset
    );
\txchardispmode_double_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => toggle_i_1_n_0,
      D => txchardispmode_reg_reg_0(0),
      Q => txchardispmode_double(1),
      R => mgt_tx_reset
    );
\txchardispmode_int_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \txcharisk_int_reg[1]_0\,
      CE => '1',
      D => txchardispmode_double(0),
      Q => txchardispmode_int(0),
      R => '0'
    );
\txchardispmode_int_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \txcharisk_int_reg[1]_0\,
      CE => '1',
      D => txchardispmode_double(1),
      Q => txchardispmode_int(1),
      R => '0'
    );
txchardispmode_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => txchardispmode_reg_reg_0(0),
      Q => txchardispmode_reg,
      R => mgt_tx_reset
    );
\txchardispval_double_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => toggle_i_1_n_0,
      D => txchardispval_reg,
      Q => txchardispval_double(0),
      R => mgt_tx_reset
    );
\txchardispval_double_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => toggle_i_1_n_0,
      D => D(0),
      Q => txchardispval_double(1),
      R => mgt_tx_reset
    );
\txchardispval_int_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \txcharisk_int_reg[1]_0\,
      CE => '1',
      D => txchardispval_double(0),
      Q => txchardispval_int(0),
      R => '0'
    );
\txchardispval_int_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \txcharisk_int_reg[1]_0\,
      CE => '1',
      D => txchardispval_double(1),
      Q => txchardispval_int(1),
      R => '0'
    );
txchardispval_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => D(0),
      Q => txchardispval_reg,
      R => mgt_tx_reset
    );
\txcharisk_double_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => toggle_i_1_n_0,
      D => txcharisk_reg,
      Q => txcharisk_double(0),
      R => mgt_tx_reset
    );
\txcharisk_double_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => toggle_i_1_n_0,
      D => txcharisk_reg_reg_0(0),
      Q => txcharisk_double(1),
      R => mgt_tx_reset
    );
\txcharisk_int_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \txcharisk_int_reg[1]_0\,
      CE => '1',
      D => txcharisk_double(0),
      Q => txcharisk_int(0),
      R => '0'
    );
\txcharisk_int_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \txcharisk_int_reg[1]_0\,
      CE => '1',
      D => txcharisk_double(1),
      Q => txcharisk_int(1),
      R => '0'
    );
txcharisk_reg_reg: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => txcharisk_reg_reg_0(0),
      Q => txcharisk_reg,
      R => mgt_tx_reset
    );
\txdata_double_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => toggle_i_1_n_0,
      D => txdata_reg(0),
      Q => txdata_double(0),
      R => mgt_tx_reset
    );
\txdata_double_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => toggle_i_1_n_0,
      D => \txdata_reg_reg[7]_0\(2),
      Q => txdata_double(10),
      R => mgt_tx_reset
    );
\txdata_double_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => toggle_i_1_n_0,
      D => \txdata_reg_reg[7]_0\(3),
      Q => txdata_double(11),
      R => mgt_tx_reset
    );
\txdata_double_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => toggle_i_1_n_0,
      D => \txdata_reg_reg[7]_0\(4),
      Q => txdata_double(12),
      R => mgt_tx_reset
    );
\txdata_double_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => toggle_i_1_n_0,
      D => \txdata_reg_reg[7]_0\(5),
      Q => txdata_double(13),
      R => mgt_tx_reset
    );
\txdata_double_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => toggle_i_1_n_0,
      D => \txdata_reg_reg[7]_0\(6),
      Q => txdata_double(14),
      R => mgt_tx_reset
    );
\txdata_double_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => toggle_i_1_n_0,
      D => \txdata_reg_reg[7]_0\(7),
      Q => txdata_double(15),
      R => mgt_tx_reset
    );
\txdata_double_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => toggle_i_1_n_0,
      D => txdata_reg(1),
      Q => txdata_double(1),
      R => mgt_tx_reset
    );
\txdata_double_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => toggle_i_1_n_0,
      D => txdata_reg(2),
      Q => txdata_double(2),
      R => mgt_tx_reset
    );
\txdata_double_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => toggle_i_1_n_0,
      D => txdata_reg(3),
      Q => txdata_double(3),
      R => mgt_tx_reset
    );
\txdata_double_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => toggle_i_1_n_0,
      D => txdata_reg(4),
      Q => txdata_double(4),
      R => mgt_tx_reset
    );
\txdata_double_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => toggle_i_1_n_0,
      D => txdata_reg(5),
      Q => txdata_double(5),
      R => mgt_tx_reset
    );
\txdata_double_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => toggle_i_1_n_0,
      D => txdata_reg(6),
      Q => txdata_double(6),
      R => mgt_tx_reset
    );
\txdata_double_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => toggle_i_1_n_0,
      D => txdata_reg(7),
      Q => txdata_double(7),
      R => mgt_tx_reset
    );
\txdata_double_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => toggle_i_1_n_0,
      D => \txdata_reg_reg[7]_0\(0),
      Q => txdata_double(8),
      R => mgt_tx_reset
    );
\txdata_double_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => toggle_i_1_n_0,
      D => \txdata_reg_reg[7]_0\(1),
      Q => txdata_double(9),
      R => mgt_tx_reset
    );
\txdata_int_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => \txcharisk_int_reg[1]_0\,
      CE => '1',
      D => txdata_double(0),
      Q => txdata_int(0),
      R => '0'
    );
\txdata_int_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => \txcharisk_int_reg[1]_0\,
      CE => '1',
      D => txdata_double(10),
      Q => txdata_int(10),
      R => '0'
    );
\txdata_int_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => \txcharisk_int_reg[1]_0\,
      CE => '1',
      D => txdata_double(11),
      Q => txdata_int(11),
      R => '0'
    );
\txdata_int_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => \txcharisk_int_reg[1]_0\,
      CE => '1',
      D => txdata_double(12),
      Q => txdata_int(12),
      R => '0'
    );
\txdata_int_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => \txcharisk_int_reg[1]_0\,
      CE => '1',
      D => txdata_double(13),
      Q => txdata_int(13),
      R => '0'
    );
\txdata_int_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => \txcharisk_int_reg[1]_0\,
      CE => '1',
      D => txdata_double(14),
      Q => txdata_int(14),
      R => '0'
    );
\txdata_int_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => \txcharisk_int_reg[1]_0\,
      CE => '1',
      D => txdata_double(15),
      Q => txdata_int(15),
      R => '0'
    );
\txdata_int_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => \txcharisk_int_reg[1]_0\,
      CE => '1',
      D => txdata_double(1),
      Q => txdata_int(1),
      R => '0'
    );
\txdata_int_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => \txcharisk_int_reg[1]_0\,
      CE => '1',
      D => txdata_double(2),
      Q => txdata_int(2),
      R => '0'
    );
\txdata_int_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => \txcharisk_int_reg[1]_0\,
      CE => '1',
      D => txdata_double(3),
      Q => txdata_int(3),
      R => '0'
    );
\txdata_int_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => \txcharisk_int_reg[1]_0\,
      CE => '1',
      D => txdata_double(4),
      Q => txdata_int(4),
      R => '0'
    );
\txdata_int_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => \txcharisk_int_reg[1]_0\,
      CE => '1',
      D => txdata_double(5),
      Q => txdata_int(5),
      R => '0'
    );
\txdata_int_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => \txcharisk_int_reg[1]_0\,
      CE => '1',
      D => txdata_double(6),
      Q => txdata_int(6),
      R => '0'
    );
\txdata_int_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => \txcharisk_int_reg[1]_0\,
      CE => '1',
      D => txdata_double(7),
      Q => txdata_int(7),
      R => '0'
    );
\txdata_int_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => \txcharisk_int_reg[1]_0\,
      CE => '1',
      D => txdata_double(8),
      Q => txdata_int(8),
      R => '0'
    );
\txdata_int_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => \txcharisk_int_reg[1]_0\,
      CE => '1',
      D => txdata_double(9),
      Q => txdata_int(9),
      R => '0'
    );
\txdata_reg_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \txdata_reg_reg[7]_0\(0),
      Q => txdata_reg(0),
      R => mgt_tx_reset
    );
\txdata_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \txdata_reg_reg[7]_0\(1),
      Q => txdata_reg(1),
      R => mgt_tx_reset
    );
\txdata_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \txdata_reg_reg[7]_0\(2),
      Q => txdata_reg(2),
      R => mgt_tx_reset
    );
\txdata_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \txdata_reg_reg[7]_0\(3),
      Q => txdata_reg(3),
      R => mgt_tx_reset
    );
\txdata_reg_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \txdata_reg_reg[7]_0\(4),
      Q => txdata_reg(4),
      R => mgt_tx_reset
    );
\txdata_reg_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \txdata_reg_reg[7]_0\(5),
      Q => txdata_reg(5),
      R => mgt_tx_reset
    );
\txdata_reg_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \txdata_reg_reg[7]_0\(6),
      Q => txdata_reg(6),
      R => mgt_tx_reset
    );
\txdata_reg_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => CLK,
      CE => '1',
      D => \txdata_reg_reg[7]_0\(7),
      Q => txdata_reg(7),
      R => mgt_tx_reset
    );
txpowerdown_double_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => \txpowerdown_reg__0\,
      Q => txpowerdown_double,
      R => mgt_tx_reset
    );
txpowerdown_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => \txcharisk_int_reg[1]_0\,
      CE => '1',
      D => txpowerdown_double,
      Q => txpowerdown,
      R => '0'
    );
txpowerdown_reg_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => CLK,
      CE => '1',
      D => powerdown,
      Q => \txpowerdown_reg__0\,
      R => mgt_tx_reset
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_fd73_pcs_pma_0_block is
  port (
    gmii_isolate : out STD_LOGIC;
    an_interrupt : out STD_LOGIC;
    mdio_t : out STD_LOGIC;
    status_vector : out STD_LOGIC_VECTOR ( 12 downto 0 );
    resetdone : out STD_LOGIC;
    txn : out STD_LOGIC;
    txp : out STD_LOGIC;
    gtpowergood : out STD_LOGIC;
    rxoutclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    txoutclk_out : out STD_LOGIC_VECTOR ( 0 to 0 );
    sgmii_clk_r : out STD_LOGIC;
    sgmii_clk_en_reg : out STD_LOGIC;
    gmii_rx_dv : out STD_LOGIC;
    gmii_rx_er : out STD_LOGIC;
    sgmii_clk_f : out STD_LOGIC;
    mdio_o : out STD_LOGIC;
    gmii_rxd : out STD_LOGIC_VECTOR ( 7 downto 0 );
    pma_reset_out : in STD_LOGIC;
    signal_detect : in STD_LOGIC;
    CLK : in STD_LOGIC;
    phyaddr : in STD_LOGIC_VECTOR ( 4 downto 0 );
    mdc : in STD_LOGIC;
    mdio_i : in STD_LOGIC;
    an_restart_config : in STD_LOGIC;
    configuration_vector : in STD_LOGIC_VECTOR ( 4 downto 0 );
    configuration_valid : in STD_LOGIC;
    independent_clock_bufg : in STD_LOGIC;
    rxn : in STD_LOGIC;
    rxp : in STD_LOGIC;
    gtrefclk_out : in STD_LOGIC;
    rxuserclk2 : in STD_LOGIC;
    \txcharisk_int_reg[1]\ : in STD_LOGIC;
    gmii_tx_en : in STD_LOGIC;
    gmii_tx_er : in STD_LOGIC;
    ext_mdio_i : in STD_LOGIC;
    speed_is_10_100 : in STD_LOGIC;
    speed_is_100 : in STD_LOGIC;
    gmii_txd : in STD_LOGIC_VECTOR ( 7 downto 0 );
    lopt : in STD_LOGIC;
    lopt_1 : in STD_LOGIC;
    lopt_2 : out STD_LOGIC;
    lopt_3 : out STD_LOGIC;
    lopt_4 : out STD_LOGIC;
    lopt_5 : out STD_LOGIC
  );
end bd_fd73_pcs_pma_0_block;

architecture STRUCTURE of bd_fd73_pcs_pma_0_block is
  signal enablealign : STD_LOGIC;
  signal gmii_rx_dv_int : STD_LOGIC;
  signal gmii_rx_er_int : STD_LOGIC;
  signal gmii_rxd_int : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal gmii_tx_en_int : STD_LOGIC;
  signal gmii_tx_er_int : STD_LOGIC;
  signal gmii_txd_int : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal mdio_out : STD_LOGIC;
  signal \^mdio_t\ : STD_LOGIC;
  signal mgt_rx_reset : STD_LOGIC;
  signal mgt_tx_reset : STD_LOGIC;
  signal powerdown : STD_LOGIC;
  signal \^resetdone\ : STD_LOGIC;
  signal resetdone_i : STD_LOGIC;
  signal rxbuferr : STD_LOGIC;
  signal rxchariscomma : STD_LOGIC;
  signal rxcharisk : STD_LOGIC;
  signal rxclkcorcnt : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal rxdata : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal rxdisperr : STD_LOGIC;
  signal rxnotintable : STD_LOGIC;
  signal txbuferr : STD_LOGIC;
  signal txchardispmode : STD_LOGIC;
  signal txchardispval : STD_LOGIC;
  signal txcharisk : STD_LOGIC;
  signal txdata : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal NLW_bd_fd73_pcs_pma_0_core_an_enable_UNCONNECTED : STD_LOGIC;
  signal NLW_bd_fd73_pcs_pma_0_core_drp_den_UNCONNECTED : STD_LOGIC;
  signal NLW_bd_fd73_pcs_pma_0_core_drp_dwe_UNCONNECTED : STD_LOGIC;
  signal NLW_bd_fd73_pcs_pma_0_core_drp_req_UNCONNECTED : STD_LOGIC;
  signal NLW_bd_fd73_pcs_pma_0_core_en_cdet_UNCONNECTED : STD_LOGIC;
  signal NLW_bd_fd73_pcs_pma_0_core_ewrap_UNCONNECTED : STD_LOGIC;
  signal NLW_bd_fd73_pcs_pma_0_core_loc_ref_UNCONNECTED : STD_LOGIC;
  signal NLW_bd_fd73_pcs_pma_0_core_s_axi_arready_UNCONNECTED : STD_LOGIC;
  signal NLW_bd_fd73_pcs_pma_0_core_s_axi_awready_UNCONNECTED : STD_LOGIC;
  signal NLW_bd_fd73_pcs_pma_0_core_s_axi_bvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_bd_fd73_pcs_pma_0_core_s_axi_rvalid_UNCONNECTED : STD_LOGIC;
  signal NLW_bd_fd73_pcs_pma_0_core_s_axi_wready_UNCONNECTED : STD_LOGIC;
  signal NLW_bd_fd73_pcs_pma_0_core_drp_daddr_UNCONNECTED : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal NLW_bd_fd73_pcs_pma_0_core_drp_di_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_bd_fd73_pcs_pma_0_core_rxphy_correction_timer_UNCONNECTED : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal NLW_bd_fd73_pcs_pma_0_core_rxphy_ns_field_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_bd_fd73_pcs_pma_0_core_rxphy_s_field_UNCONNECTED : STD_LOGIC_VECTOR ( 47 downto 0 );
  signal NLW_bd_fd73_pcs_pma_0_core_s_axi_bresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_bd_fd73_pcs_pma_0_core_s_axi_rdata_UNCONNECTED : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal NLW_bd_fd73_pcs_pma_0_core_s_axi_rresp_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_bd_fd73_pcs_pma_0_core_speed_selection_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_bd_fd73_pcs_pma_0_core_status_vector_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  signal NLW_bd_fd73_pcs_pma_0_core_tx_code_group_UNCONNECTED : STD_LOGIC_VECTOR ( 9 downto 0 );
  attribute B_SHIFTER_ADDR : string;
  attribute B_SHIFTER_ADDR of bd_fd73_pcs_pma_0_core : label is "10'b1001010000";
  attribute C_1588 : integer;
  attribute C_1588 of bd_fd73_pcs_pma_0_core : label is 0;
  attribute C_2_5G : string;
  attribute C_2_5G of bd_fd73_pcs_pma_0_core : label is "FALSE";
  attribute C_COMPONENT_NAME : string;
  attribute C_COMPONENT_NAME of bd_fd73_pcs_pma_0_core : label is "bd_fd73_pcs_pma_0";
  attribute C_DYNAMIC_SWITCHING : string;
  attribute C_DYNAMIC_SWITCHING of bd_fd73_pcs_pma_0_core : label is "FALSE";
  attribute C_ELABORATION_TRANSIENT_DIR : string;
  attribute C_ELABORATION_TRANSIENT_DIR of bd_fd73_pcs_pma_0_core : label is "BlankString";
  attribute C_FAMILY : string;
  attribute C_FAMILY of bd_fd73_pcs_pma_0_core : label is "zynquplus";
  attribute C_HAS_AN : string;
  attribute C_HAS_AN of bd_fd73_pcs_pma_0_core : label is "TRUE";
  attribute C_HAS_AXIL : string;
  attribute C_HAS_AXIL of bd_fd73_pcs_pma_0_core : label is "FALSE";
  attribute C_HAS_MDIO : string;
  attribute C_HAS_MDIO of bd_fd73_pcs_pma_0_core : label is "TRUE";
  attribute C_HAS_TEMAC : string;
  attribute C_HAS_TEMAC of bd_fd73_pcs_pma_0_core : label is "TRUE";
  attribute C_IS_SGMII : string;
  attribute C_IS_SGMII of bd_fd73_pcs_pma_0_core : label is "TRUE";
  attribute C_RX_GMII_CLK : string;
  attribute C_RX_GMII_CLK of bd_fd73_pcs_pma_0_core : label is "TXOUTCLK";
  attribute C_SGMII_FABRIC_BUFFER : string;
  attribute C_SGMII_FABRIC_BUFFER of bd_fd73_pcs_pma_0_core : label is "TRUE";
  attribute C_SGMII_PHY_MODE : string;
  attribute C_SGMII_PHY_MODE of bd_fd73_pcs_pma_0_core : label is "FALSE";
  attribute C_USE_LVDS : string;
  attribute C_USE_LVDS of bd_fd73_pcs_pma_0_core : label is "FALSE";
  attribute C_USE_TBI : string;
  attribute C_USE_TBI of bd_fd73_pcs_pma_0_core : label is "FALSE";
  attribute C_USE_TRANSCEIVER : string;
  attribute C_USE_TRANSCEIVER of bd_fd73_pcs_pma_0_core : label is "TRUE";
  attribute GT_RX_BYTE_WIDTH : integer;
  attribute GT_RX_BYTE_WIDTH of bd_fd73_pcs_pma_0_core : label is 1;
  attribute KEEP_HIERARCHY : string;
  attribute KEEP_HIERARCHY of bd_fd73_pcs_pma_0_core : label is "soft";
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of bd_fd73_pcs_pma_0_core : label is "yes";
  attribute is_du_within_envelope : string;
  attribute is_du_within_envelope of bd_fd73_pcs_pma_0_core : label is "true";
begin
  mdio_t <= \^mdio_t\;
  resetdone <= \^resetdone\;
bd_fd73_pcs_pma_0_core: entity work.bd_fd73_pcs_pma_0_gig_ethernet_pcs_pma_v16_2_15
     port map (
      an_adv_config_val => '0',
      an_adv_config_vector(15 downto 0) => B"0000000000000000",
      an_enable => NLW_bd_fd73_pcs_pma_0_core_an_enable_UNCONNECTED,
      an_interrupt => an_interrupt,
      an_restart_config => an_restart_config,
      basex_or_sgmii => '0',
      configuration_valid => configuration_valid,
      configuration_vector(4 downto 0) => configuration_vector(4 downto 0),
      correction_timer(63 downto 0) => B"0000000000000000000000000000000000000000000000000000000000000000",
      dcm_locked => '1',
      drp_daddr(9 downto 0) => NLW_bd_fd73_pcs_pma_0_core_drp_daddr_UNCONNECTED(9 downto 0),
      drp_dclk => '0',
      drp_den => NLW_bd_fd73_pcs_pma_0_core_drp_den_UNCONNECTED,
      drp_di(15 downto 0) => NLW_bd_fd73_pcs_pma_0_core_drp_di_UNCONNECTED(15 downto 0),
      drp_do(15 downto 0) => B"0000000000000000",
      drp_drdy => '0',
      drp_dwe => NLW_bd_fd73_pcs_pma_0_core_drp_dwe_UNCONNECTED,
      drp_gnt => '0',
      drp_req => NLW_bd_fd73_pcs_pma_0_core_drp_req_UNCONNECTED,
      en_cdet => NLW_bd_fd73_pcs_pma_0_core_en_cdet_UNCONNECTED,
      enablealign => enablealign,
      ewrap => NLW_bd_fd73_pcs_pma_0_core_ewrap_UNCONNECTED,
      gmii_isolate => gmii_isolate,
      gmii_rx_dv => gmii_rx_dv_int,
      gmii_rx_er => gmii_rx_er_int,
      gmii_rxd(7 downto 0) => gmii_rxd_int(7 downto 0),
      gmii_tx_en => gmii_tx_en_int,
      gmii_tx_er => gmii_tx_er_int,
      gmii_txd(7 downto 0) => gmii_txd_int(7 downto 0),
      gtx_clk => '0',
      link_timer_basex(9 downto 0) => B"0000000000",
      link_timer_sgmii(9 downto 0) => B"0000000000",
      link_timer_value(9 downto 0) => B"0000110010",
      loc_ref => NLW_bd_fd73_pcs_pma_0_core_loc_ref_UNCONNECTED,
      mdc => mdc,
      mdio_in => mdio_i,
      mdio_out => mdio_out,
      mdio_tri => \^mdio_t\,
      mgt_rx_reset => mgt_rx_reset,
      mgt_tx_reset => mgt_tx_reset,
      phyad(4 downto 0) => phyaddr(4 downto 0),
      pma_rx_clk0 => '0',
      pma_rx_clk1 => '0',
      powerdown => powerdown,
      reset => pma_reset_out,
      reset_done => \^resetdone\,
      rx_code_group0(9 downto 0) => B"0000000000",
      rx_code_group1(9 downto 0) => B"0000000000",
      rx_gt_nominal_latency(15 downto 0) => B"0000000011111000",
      rxbufstatus(1) => rxbuferr,
      rxbufstatus(0) => '0',
      rxchariscomma(0) => rxchariscomma,
      rxcharisk(0) => rxcharisk,
      rxclkcorcnt(2) => rxclkcorcnt(2),
      rxclkcorcnt(1) => '0',
      rxclkcorcnt(0) => rxclkcorcnt(0),
      rxdata(7 downto 0) => rxdata(7 downto 0),
      rxdisperr(0) => rxdisperr,
      rxnotintable(0) => rxnotintable,
      rxphy_correction_timer(63 downto 0) => NLW_bd_fd73_pcs_pma_0_core_rxphy_correction_timer_UNCONNECTED(63 downto 0),
      rxphy_ns_field(31 downto 0) => NLW_bd_fd73_pcs_pma_0_core_rxphy_ns_field_UNCONNECTED(31 downto 0),
      rxphy_s_field(47 downto 0) => NLW_bd_fd73_pcs_pma_0_core_rxphy_s_field_UNCONNECTED(47 downto 0),
      rxrecclk => '0',
      rxrundisp(0) => '0',
      s_axi_aclk => '0',
      s_axi_araddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_arready => NLW_bd_fd73_pcs_pma_0_core_s_axi_arready_UNCONNECTED,
      s_axi_arvalid => '0',
      s_axi_awaddr(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_awready => NLW_bd_fd73_pcs_pma_0_core_s_axi_awready_UNCONNECTED,
      s_axi_awvalid => '0',
      s_axi_bready => '0',
      s_axi_bresp(1 downto 0) => NLW_bd_fd73_pcs_pma_0_core_s_axi_bresp_UNCONNECTED(1 downto 0),
      s_axi_bvalid => NLW_bd_fd73_pcs_pma_0_core_s_axi_bvalid_UNCONNECTED,
      s_axi_rdata(31 downto 0) => NLW_bd_fd73_pcs_pma_0_core_s_axi_rdata_UNCONNECTED(31 downto 0),
      s_axi_resetn => '0',
      s_axi_rready => '0',
      s_axi_rresp(1 downto 0) => NLW_bd_fd73_pcs_pma_0_core_s_axi_rresp_UNCONNECTED(1 downto 0),
      s_axi_rvalid => NLW_bd_fd73_pcs_pma_0_core_s_axi_rvalid_UNCONNECTED,
      s_axi_wdata(31 downto 0) => B"00000000000000000000000000000000",
      s_axi_wready => NLW_bd_fd73_pcs_pma_0_core_s_axi_wready_UNCONNECTED,
      s_axi_wvalid => '0',
      signal_detect => signal_detect,
      speed_is_100 => '0',
      speed_is_10_100 => '0',
      speed_selection(1 downto 0) => NLW_bd_fd73_pcs_pma_0_core_speed_selection_UNCONNECTED(1 downto 0),
      status_vector(15 downto 14) => NLW_bd_fd73_pcs_pma_0_core_status_vector_UNCONNECTED(15 downto 14),
      status_vector(13 downto 9) => status_vector(12 downto 8),
      status_vector(8) => NLW_bd_fd73_pcs_pma_0_core_status_vector_UNCONNECTED(8),
      status_vector(7 downto 0) => status_vector(7 downto 0),
      systemtimer_ns_field(31 downto 0) => B"00000000000000000000000000000000",
      systemtimer_s_field(47 downto 0) => B"000000000000000000000000000000000000000000000000",
      tx_code_group(9 downto 0) => NLW_bd_fd73_pcs_pma_0_core_tx_code_group_UNCONNECTED(9 downto 0),
      txbuferr => txbuferr,
      txchardispmode => txchardispmode,
      txchardispval => txchardispval,
      txcharisk => txcharisk,
      txdata(7 downto 0) => txdata(7 downto 0),
      userclk => '0',
      userclk2 => CLK
    );
mdio_o_INST_0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => ext_mdio_i,
      I1 => \^mdio_t\,
      I2 => mdio_out,
      O => mdio_o
    );
sgmii_logic: entity work.bd_fd73_pcs_pma_0_sgmii_adapt
     port map (
      CLK => CLK,
      D(7 downto 0) => gmii_rxd_int(7 downto 0),
      Q(7 downto 0) => gmii_txd_int(7 downto 0),
      SR(0) => mgt_tx_reset,
      gmii_rx_dv => gmii_rx_dv_int,
      gmii_rx_dv_out_reg => gmii_rx_dv,
      gmii_rx_er => gmii_rx_er_int,
      gmii_rx_er_out_reg => gmii_rx_er,
      gmii_rxd(7 downto 0) => gmii_rxd(7 downto 0),
      gmii_tx_en => gmii_tx_en_int,
      gmii_tx_en_out_reg => gmii_tx_en,
      gmii_tx_er => gmii_tx_er_int,
      gmii_tx_er_out_reg => gmii_tx_er,
      gmii_txd(7 downto 0) => gmii_txd(7 downto 0),
      sgmii_clk_en_reg => sgmii_clk_en_reg,
      sgmii_clk_f => sgmii_clk_f,
      sgmii_clk_r => sgmii_clk_r,
      speed_is_100 => speed_is_100,
      speed_is_10_100 => speed_is_10_100
    );
sync_block_reset_done: entity work.\bd_fd73_pcs_pma_0_sync_block__parameterized1\
     port map (
      CLK => CLK,
      data_in => resetdone_i,
      resetdone => \^resetdone\
    );
transceiver_inst: entity work.bd_fd73_pcs_pma_0_transceiver
     port map (
      CLK => CLK,
      D(0) => txchardispval,
      Q(7 downto 0) => rxdata(7 downto 0),
      data_in => resetdone_i,
      enablealign => enablealign,
      gtpowergood => gtpowergood,
      gtrefclk_out => gtrefclk_out,
      independent_clock_bufg => independent_clock_bufg,
      lopt => lopt,
      lopt_1 => lopt_1,
      lopt_2 => lopt_2,
      lopt_3 => lopt_3,
      lopt_4 => lopt_4,
      lopt_5 => lopt_5,
      mgt_tx_reset => mgt_tx_reset,
      pma_reset_out => pma_reset_out,
      powerdown => powerdown,
      reset_in => mgt_rx_reset,
      rxbufstatus(0) => rxbuferr,
      rxchariscomma(0) => rxchariscomma,
      rxcharisk(0) => rxcharisk,
      rxclkcorcnt(1) => rxclkcorcnt(2),
      rxclkcorcnt(0) => rxclkcorcnt(0),
      rxdisperr(0) => rxdisperr,
      rxn => rxn,
      rxnotintable(0) => rxnotintable,
      rxoutclk_out(0) => rxoutclk_out(0),
      rxp => rxp,
      rxuserclk2 => rxuserclk2,
      txbuferr => txbuferr,
      txchardispmode_reg_reg_0(0) => txchardispmode,
      \txcharisk_int_reg[1]_0\ => \txcharisk_int_reg[1]\,
      txcharisk_reg_reg_0(0) => txcharisk,
      \txdata_reg_reg[7]_0\(7 downto 0) => txdata(7 downto 0),
      txn => txn,
      txoutclk_out(0) => txoutclk_out(0),
      txp => txp
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_fd73_pcs_pma_0_support is
  port (
    gtrefclk_p : in STD_LOGIC;
    gtrefclk_n : in STD_LOGIC;
    gtrefclk_out : out STD_LOGIC;
    txp : out STD_LOGIC;
    txn : out STD_LOGIC;
    rxp : in STD_LOGIC;
    rxn : in STD_LOGIC;
    userclk_out : out STD_LOGIC;
    userclk2_out : out STD_LOGIC;
    rxuserclk_out : out STD_LOGIC;
    rxuserclk2_out : out STD_LOGIC;
    pma_reset_out : out STD_LOGIC;
    mmcm_locked_out : out STD_LOGIC;
    resetdone : out STD_LOGIC;
    independent_clock_bufg : in STD_LOGIC;
    sgmii_clk_r : out STD_LOGIC;
    sgmii_clk_f : out STD_LOGIC;
    sgmii_clk_en : out STD_LOGIC;
    gmii_txd : in STD_LOGIC_VECTOR ( 7 downto 0 );
    gmii_tx_en : in STD_LOGIC;
    gmii_tx_er : in STD_LOGIC;
    gmii_rxd : out STD_LOGIC_VECTOR ( 7 downto 0 );
    gmii_rx_dv : out STD_LOGIC;
    gmii_rx_er : out STD_LOGIC;
    gmii_isolate : out STD_LOGIC;
    ext_mdc : out STD_LOGIC;
    ext_mdio_i : in STD_LOGIC;
    ext_mdio_o : out STD_LOGIC;
    ext_mdio_t : out STD_LOGIC;
    mdio_t_in : in STD_LOGIC;
    mdc : in STD_LOGIC;
    mdio_i : in STD_LOGIC;
    mdio_o : out STD_LOGIC;
    mdio_t : out STD_LOGIC;
    phyaddr : in STD_LOGIC_VECTOR ( 4 downto 0 );
    configuration_vector : in STD_LOGIC_VECTOR ( 4 downto 0 );
    configuration_valid : in STD_LOGIC;
    an_interrupt : out STD_LOGIC;
    an_adv_config_vector : in STD_LOGIC_VECTOR ( 15 downto 0 );
    an_adv_config_val : in STD_LOGIC;
    an_restart_config : in STD_LOGIC;
    speed_is_10_100 : in STD_LOGIC;
    speed_is_100 : in STD_LOGIC;
    status_vector : out STD_LOGIC_VECTOR ( 15 downto 0 );
    reset : in STD_LOGIC;
    gtpowergood : out STD_LOGIC;
    signal_detect : in STD_LOGIC
  );
  attribute EXAMPLE_SIMULATION : integer;
  attribute EXAMPLE_SIMULATION of bd_fd73_pcs_pma_0_support : entity is 0;
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of bd_fd73_pcs_pma_0_support : entity is "yes";
end bd_fd73_pcs_pma_0_support;

architecture STRUCTURE of bd_fd73_pcs_pma_0_support is
  signal \<const0>\ : STD_LOGIC;
  signal \^gtrefclk_out\ : STD_LOGIC;
  signal lopt : STD_LOGIC;
  signal lopt_1 : STD_LOGIC;
  signal lopt_2 : STD_LOGIC;
  signal lopt_3 : STD_LOGIC;
  signal lopt_4 : STD_LOGIC;
  signal lopt_5 : STD_LOGIC;
  signal \^mdc\ : STD_LOGIC;
  signal \^mdio_i\ : STD_LOGIC;
  signal \^mdio_t_in\ : STD_LOGIC;
  signal \^pma_reset_out\ : STD_LOGIC;
  signal rxoutclk : STD_LOGIC;
  signal \^rxuserclk2_out\ : STD_LOGIC;
  signal \^status_vector\ : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal txoutclk : STD_LOGIC;
  signal \^userclk2_out\ : STD_LOGIC;
  signal \^userclk_out\ : STD_LOGIC;
begin
  \^mdc\ <= mdc;
  \^mdio_i\ <= mdio_i;
  \^mdio_t_in\ <= mdio_t_in;
  ext_mdc <= \^mdc\;
  ext_mdio_o <= \^mdio_i\;
  ext_mdio_t <= \^mdio_t_in\;
  gtrefclk_out <= \^gtrefclk_out\;
  mmcm_locked_out <= \<const0>\;
  pma_reset_out <= \^pma_reset_out\;
  rxuserclk2_out <= \^rxuserclk2_out\;
  rxuserclk_out <= \^rxuserclk2_out\;
  status_vector(15) <= \<const0>\;
  status_vector(14) <= \<const0>\;
  status_vector(13 downto 9) <= \^status_vector\(13 downto 9);
  status_vector(8) <= \<const0>\;
  status_vector(7 downto 0) <= \^status_vector\(7 downto 0);
  userclk2_out <= \^userclk2_out\;
  userclk_out <= \^userclk_out\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
core_clocking_i: entity work.bd_fd73_pcs_pma_0_clocking
     port map (
      gtrefclk_n => gtrefclk_n,
      gtrefclk_out => \^gtrefclk_out\,
      gtrefclk_p => gtrefclk_p,
      lopt => lopt,
      lopt_1 => lopt_1,
      lopt_2 => lopt_2,
      lopt_3 => lopt_3,
      lopt_4 => lopt_4,
      lopt_5 => lopt_5,
      rxoutclk => rxoutclk,
      rxuserclk2 => \^rxuserclk2_out\,
      txoutclk => txoutclk,
      userclk => \^userclk_out\,
      userclk2 => \^userclk2_out\
    );
core_resets_i: entity work.bd_fd73_pcs_pma_0_resets
     port map (
      independent_clock_bufg => independent_clock_bufg,
      pma_reset_out => \^pma_reset_out\,
      reset => reset
    );
pcs_pma_block_i: entity work.bd_fd73_pcs_pma_0_block
     port map (
      CLK => \^userclk2_out\,
      an_interrupt => an_interrupt,
      an_restart_config => an_restart_config,
      configuration_valid => configuration_valid,
      configuration_vector(4 downto 0) => configuration_vector(4 downto 0),
      ext_mdio_i => ext_mdio_i,
      gmii_isolate => gmii_isolate,
      gmii_rx_dv => gmii_rx_dv,
      gmii_rx_er => gmii_rx_er,
      gmii_rxd(7 downto 0) => gmii_rxd(7 downto 0),
      gmii_tx_en => gmii_tx_en,
      gmii_tx_er => gmii_tx_er,
      gmii_txd(7 downto 0) => gmii_txd(7 downto 0),
      gtpowergood => gtpowergood,
      gtrefclk_out => \^gtrefclk_out\,
      independent_clock_bufg => independent_clock_bufg,
      lopt => lopt,
      lopt_1 => lopt_1,
      lopt_2 => lopt_2,
      lopt_3 => lopt_3,
      lopt_4 => lopt_4,
      lopt_5 => lopt_5,
      mdc => \^mdc\,
      mdio_i => \^mdio_i\,
      mdio_o => mdio_o,
      mdio_t => mdio_t,
      phyaddr(4 downto 0) => phyaddr(4 downto 0),
      pma_reset_out => \^pma_reset_out\,
      resetdone => resetdone,
      rxn => rxn,
      rxoutclk_out(0) => rxoutclk,
      rxp => rxp,
      rxuserclk2 => \^rxuserclk2_out\,
      sgmii_clk_en_reg => sgmii_clk_en,
      sgmii_clk_f => sgmii_clk_f,
      sgmii_clk_r => sgmii_clk_r,
      signal_detect => signal_detect,
      speed_is_100 => speed_is_100,
      speed_is_10_100 => speed_is_10_100,
      status_vector(12 downto 8) => \^status_vector\(13 downto 9),
      status_vector(7 downto 0) => \^status_vector\(7 downto 0),
      \txcharisk_int_reg[1]\ => \^userclk_out\,
      txn => txn,
      txoutclk_out(0) => txoutclk,
      txp => txp
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity bd_fd73_pcs_pma_0 is
  port (
    gtrefclk_p : in STD_LOGIC;
    gtrefclk_n : in STD_LOGIC;
    gtrefclk_out : out STD_LOGIC;
    txp : out STD_LOGIC;
    txn : out STD_LOGIC;
    rxp : in STD_LOGIC;
    rxn : in STD_LOGIC;
    resetdone : out STD_LOGIC;
    userclk_out : out STD_LOGIC;
    userclk2_out : out STD_LOGIC;
    rxuserclk_out : out STD_LOGIC;
    rxuserclk2_out : out STD_LOGIC;
    pma_reset_out : out STD_LOGIC;
    mmcm_locked_out : out STD_LOGIC;
    independent_clock_bufg : in STD_LOGIC;
    sgmii_clk_r : out STD_LOGIC;
    sgmii_clk_f : out STD_LOGIC;
    sgmii_clk_en : out STD_LOGIC;
    gmii_txd : in STD_LOGIC_VECTOR ( 7 downto 0 );
    gmii_tx_en : in STD_LOGIC;
    gmii_tx_er : in STD_LOGIC;
    gmii_rxd : out STD_LOGIC_VECTOR ( 7 downto 0 );
    gmii_rx_dv : out STD_LOGIC;
    gmii_rx_er : out STD_LOGIC;
    gmii_isolate : out STD_LOGIC;
    ext_mdc : out STD_LOGIC;
    ext_mdio_i : in STD_LOGIC;
    ext_mdio_o : out STD_LOGIC;
    ext_mdio_t : out STD_LOGIC;
    mdio_t_in : in STD_LOGIC;
    mdc : in STD_LOGIC;
    mdio_i : in STD_LOGIC;
    mdio_o : out STD_LOGIC;
    mdio_t : out STD_LOGIC;
    phyaddr : in STD_LOGIC_VECTOR ( 4 downto 0 );
    configuration_vector : in STD_LOGIC_VECTOR ( 4 downto 0 );
    configuration_valid : in STD_LOGIC;
    an_interrupt : out STD_LOGIC;
    an_adv_config_vector : in STD_LOGIC_VECTOR ( 15 downto 0 );
    an_adv_config_val : in STD_LOGIC;
    an_restart_config : in STD_LOGIC;
    speed_is_10_100 : in STD_LOGIC;
    speed_is_100 : in STD_LOGIC;
    status_vector : out STD_LOGIC_VECTOR ( 15 downto 0 );
    reset : in STD_LOGIC;
    gtpowergood : out STD_LOGIC;
    signal_detect : in STD_LOGIC
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of bd_fd73_pcs_pma_0 : entity is true;
  attribute EXAMPLE_SIMULATION : integer;
  attribute EXAMPLE_SIMULATION of bd_fd73_pcs_pma_0 : entity is 0;
  attribute downgradeipidentifiedwarnings : string;
  attribute downgradeipidentifiedwarnings of bd_fd73_pcs_pma_0 : entity is "yes";
  attribute x_core_info : string;
  attribute x_core_info of bd_fd73_pcs_pma_0 : entity is "gig_ethernet_pcs_pma_v16_2_15,Vivado 2023.2";
end bd_fd73_pcs_pma_0;

architecture STRUCTURE of bd_fd73_pcs_pma_0 is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \^status_vector\ : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal NLW_U0_mmcm_locked_out_UNCONNECTED : STD_LOGIC;
  signal NLW_U0_status_vector_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 8 );
  attribute EXAMPLE_SIMULATION of U0 : label is 0;
  attribute downgradeipidentifiedwarnings of U0 : label is "yes";
begin
  mmcm_locked_out <= \<const1>\;
  status_vector(15) <= \<const0>\;
  status_vector(14) <= \<const0>\;
  status_vector(13 downto 9) <= \^status_vector\(13 downto 9);
  status_vector(8) <= \<const0>\;
  status_vector(7 downto 0) <= \^status_vector\(7 downto 0);
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
U0: entity work.bd_fd73_pcs_pma_0_support
     port map (
      an_adv_config_val => '0',
      an_adv_config_vector(15 downto 0) => B"0000000000000000",
      an_interrupt => an_interrupt,
      an_restart_config => an_restart_config,
      configuration_valid => configuration_valid,
      configuration_vector(4 downto 0) => configuration_vector(4 downto 0),
      ext_mdc => ext_mdc,
      ext_mdio_i => ext_mdio_i,
      ext_mdio_o => ext_mdio_o,
      ext_mdio_t => ext_mdio_t,
      gmii_isolate => gmii_isolate,
      gmii_rx_dv => gmii_rx_dv,
      gmii_rx_er => gmii_rx_er,
      gmii_rxd(7 downto 0) => gmii_rxd(7 downto 0),
      gmii_tx_en => gmii_tx_en,
      gmii_tx_er => gmii_tx_er,
      gmii_txd(7 downto 0) => gmii_txd(7 downto 0),
      gtpowergood => gtpowergood,
      gtrefclk_n => gtrefclk_n,
      gtrefclk_out => gtrefclk_out,
      gtrefclk_p => gtrefclk_p,
      independent_clock_bufg => independent_clock_bufg,
      mdc => mdc,
      mdio_i => mdio_i,
      mdio_o => mdio_o,
      mdio_t => mdio_t,
      mdio_t_in => mdio_t_in,
      mmcm_locked_out => NLW_U0_mmcm_locked_out_UNCONNECTED,
      phyaddr(4 downto 0) => phyaddr(4 downto 0),
      pma_reset_out => pma_reset_out,
      reset => reset,
      resetdone => resetdone,
      rxn => rxn,
      rxp => rxp,
      rxuserclk2_out => rxuserclk2_out,
      rxuserclk_out => rxuserclk_out,
      sgmii_clk_en => sgmii_clk_en,
      sgmii_clk_f => sgmii_clk_f,
      sgmii_clk_r => sgmii_clk_r,
      signal_detect => signal_detect,
      speed_is_100 => speed_is_100,
      speed_is_10_100 => speed_is_10_100,
      status_vector(15 downto 14) => NLW_U0_status_vector_UNCONNECTED(15 downto 14),
      status_vector(13 downto 9) => \^status_vector\(13 downto 9),
      status_vector(8) => NLW_U0_status_vector_UNCONNECTED(8),
      status_vector(7 downto 0) => \^status_vector\(7 downto 0),
      txn => txn,
      txp => txp,
      userclk2_out => userclk2_out,
      userclk_out => userclk_out
    );
VCC: unisim.vcomponents.VCC
     port map (
      P => \<const1>\
    );
end STRUCTURE;
