{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Info: Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 11.1 Build 173 11/01/2011 SJ Web Edition " "Info: Version 11.1 Build 173 11/01/2011 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 02 22:46:35 2012 " "Info: Processing started: Sun Dec 02 22:46:35 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off rubic -c rubic " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off rubic -c rubic" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Warning (20028): Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"module\";  expecting \".\", or an identifier (\"module\" is a reserved keyword ) rubic.v(4) " "Error (10170): Verilog HDL syntax error at rubic.v(4) near text \"module\";  expecting \".\", or an identifier (\"module\" is a reserved keyword )" {  } { { "rubic.v" "" { Text "C:/Users/Kim/Documents/UofT/2nd Year \[1T2 - 1T3\]/1st Semester/ECE241/DesignProject/Design Project - FINALPresentation - nobugs/rubic.v" 4 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\")\";  expecting \";\" rubic.v(18) " "Error (10170): Verilog HDL syntax error at rubic.v(18) near text \")\";  expecting \";\"" {  } { { "rubic.v" "" { Text "C:/Users/Kim/Documents/UofT/2nd Year \[1T2 - 1T3\]/1st Semester/ECE241/DesignProject/Design Project - FINALPresentation - nobugs/rubic.v" 18 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_FEATURE_REQUIRES_SV" "declaring global objects rubic.v(4) " "Error (10839): Verilog HDL error at rubic.v(4): declaring global objects is a SystemVerilog feature" {  } { { "rubic.v" "" { Text "C:/Users/Kim/Documents/UofT/2nd Year \[1T2 - 1T3\]/1st Semester/ECE241/DesignProject/Design Project - FINALPresentation - nobugs/rubic.v" 4 0 0 } }  } 0 10839 "Verilog HDL error at %2!s!: %1!s! is a SystemVerilog feature" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rubic.v 0 0 " "Info (12021): Found 0 design units, including 0 entities, in source file rubic.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 3 s 1  Quartus II 32-bit " "Error: Quartus II 32-bit Analysis & Synthesis was unsuccessful. 3 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "291 " "Error: Peak virtual memory: 291 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Error" "EQEXE_END_BANNER_TIME" "Sun Dec 02 22:46:36 2012 " "Error: Processing ended: Sun Dec 02 22:46:36 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Error: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Error: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 5 s 1  " "Error (293001): Quartus II Full Compilation was unsuccessful. 5 errors, 1 warning" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
