// Seed: 331357636
module module_0 (
    input tri0 id_0,
    input uwire id_1,
    output supply1 id_2,
    input wor id_3,
    input tri1 id_4,
    input tri0 id_5,
    output wire id_6,
    output tri0 id_7,
    input tri id_8,
    input tri0 id_9,
    input tri id_10,
    input wor id_11,
    input tri0 id_12,
    output tri0 id_13,
    input tri0 id_14,
    input wand id_15,
    input tri1 id_16,
    input wire id_17,
    input wor id_18,
    output wire id_19,
    input tri1 id_20,
    input supply0 id_21,
    input wand id_22
);
  assign id_6  = id_10;
  assign id_13 = &id_17 ? 1 : 1;
endmodule
module module_0 (
    input wand id_0,
    input uwire id_1,
    inout tri id_2,
    output uwire id_3,
    input wand id_4,
    input tri1 id_5,
    input tri0 id_6,
    input supply1 module_1,
    input tri1 id_8,
    input wand id_9,
    input supply1 id_10,
    inout tri0 id_11,
    output tri1 id_12,
    output wor id_13,
    output wor id_14,
    output wire id_15,
    input tri0 id_16,
    input tri id_17
    , id_37,
    input tri id_18,
    input uwire id_19,
    input tri0 id_20,
    input supply0 id_21,
    output wand id_22,
    input wire id_23,
    output supply0 id_24,
    input uwire id_25,
    input wire id_26,
    input wor id_27,
    input uwire id_28,
    output supply1 id_29,
    input wand id_30,
    input wor id_31,
    input supply0 id_32,
    input uwire id_33,
    output supply0 id_34,
    input tri id_35
);
  assign id_24 = id_0;
  module_0 modCall_1 (
      id_8,
      id_4,
      id_13,
      id_25,
      id_20,
      id_19,
      id_12,
      id_22,
      id_11,
      id_21,
      id_16,
      id_0,
      id_1,
      id_12,
      id_21,
      id_30,
      id_10,
      id_5,
      id_23,
      id_15,
      id_33,
      id_5,
      id_9
  );
  assign modCall_1.id_21 = 0;
  wire id_38;
endmodule
