{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1376344712908 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition " "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1376344712908 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Aug 12 14:58:32 2013 " "Processing started: Mon Aug 12 14:58:32 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1376344712908 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1376344712908 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ModExp -c ModExp " "Command: quartus_map --read_settings_files=on --write_settings_files=off ModExp -c ModExp" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1376344712908 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1376344713381 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mul_add.v 1 1 " "Found 1 design units, including 1 entities, in source file mul_add.v" { { "Info" "ISGN_ENTITY_NAME" "1 mul_add " "Found entity 1: mul_add" {  } { { "mul_add.v" "" { Text "K:/altera/12.1sp1/ModExp 2.0 - copied/mul_add.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1376344713432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1376344713432 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "ModExp.v(82) " "Verilog HDL information at ModExp.v(82): always construct contains both blocking and non-blocking assignments" {  } { { "ModExp.v" "" { Text "K:/altera/12.1sp1/ModExp 2.0 - copied/ModExp.v" 82 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1 1376344713435 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "S0 s0 ModExp.v(37) " "Verilog HDL Declaration information at ModExp.v(37): object \"S0\" differs only in case from object \"s0\" in the same scope" {  } { { "ModExp.v" "" { Text "K:/altera/12.1sp1/ModExp 2.0 - copied/ModExp.v" 37 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "" 0 -1 1376344713436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "modexp.v 1 1 " "Found 1 design units, including 1 entities, in source file modexp.v" { { "Info" "ISGN_ENTITY_NAME" "1 ModExp " "Found entity 1: ModExp" {  } { { "ModExp.v" "" { Text "K:/altera/12.1sp1/ModExp 2.0 - copied/ModExp.v" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1376344713436 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1376344713436 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_parameter.v 0 0 " "Found 0 design units, including 0 entities, in source file _parameter.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1376344713437 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ModExp " "Elaborating entity \"ModExp\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1376344713555 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ModExp.v(76) " "Verilog HDL assignment warning at ModExp.v(76): truncated value with size 32 to match size of target (4)" {  } { { "ModExp.v" "" { Text "K:/altera/12.1sp1/ModExp 2.0 - copied/ModExp.v" 76 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1376344713583 "|ModExp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 ModExp.v(77) " "Verilog HDL assignment warning at ModExp.v(77): truncated value with size 32 to match size of target (5)" {  } { { "ModExp.v" "" { Text "K:/altera/12.1sp1/ModExp 2.0 - copied/ModExp.v" 77 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1376344713583 "|ModExp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ModExp.v(102) " "Verilog HDL assignment warning at ModExp.v(102): truncated value with size 32 to match size of target (4)" {  } { { "ModExp.v" "" { Text "K:/altera/12.1sp1/ModExp 2.0 - copied/ModExp.v" 102 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1376344713588 "|ModExp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 ModExp.v(103) " "Verilog HDL assignment warning at ModExp.v(103): truncated value with size 32 to match size of target (5)" {  } { { "ModExp.v" "" { Text "K:/altera/12.1sp1/ModExp 2.0 - copied/ModExp.v" 103 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1376344713588 "|ModExp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 ModExp.v(112) " "Verilog HDL assignment warning at ModExp.v(112): truncated value with size 32 to match size of target (5)" {  } { { "ModExp.v" "" { Text "K:/altera/12.1sp1/ModExp 2.0 - copied/ModExp.v" 112 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1376344713588 "|ModExp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 ModExp.v(159) " "Verilog HDL assignment warning at ModExp.v(159): truncated value with size 32 to match size of target (5)" {  } { { "ModExp.v" "" { Text "K:/altera/12.1sp1/ModExp 2.0 - copied/ModExp.v" 159 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1376344713691 "|ModExp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 ModExp.v(166) " "Verilog HDL assignment warning at ModExp.v(166): truncated value with size 32 to match size of target (5)" {  } { { "ModExp.v" "" { Text "K:/altera/12.1sp1/ModExp 2.0 - copied/ModExp.v" 166 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1376344713717 "|ModExp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ModExp.v(190) " "Verilog HDL assignment warning at ModExp.v(190): truncated value with size 32 to match size of target (4)" {  } { { "ModExp.v" "" { Text "K:/altera/12.1sp1/ModExp 2.0 - copied/ModExp.v" 190 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1376344713725 "|ModExp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ModExp.v(208) " "Verilog HDL assignment warning at ModExp.v(208): truncated value with size 32 to match size of target (4)" {  } { { "ModExp.v" "" { Text "K:/altera/12.1sp1/ModExp 2.0 - copied/ModExp.v" 208 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1376344713742 "|ModExp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ModExp.v(224) " "Verilog HDL assignment warning at ModExp.v(224): truncated value with size 32 to match size of target (4)" {  } { { "ModExp.v" "" { Text "K:/altera/12.1sp1/ModExp 2.0 - copied/ModExp.v" 224 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1376344713743 "|ModExp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ModExp.v(260) " "Verilog HDL assignment warning at ModExp.v(260): truncated value with size 32 to match size of target (4)" {  } { { "ModExp.v" "" { Text "K:/altera/12.1sp1/ModExp 2.0 - copied/ModExp.v" 260 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1376344713757 "|ModExp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ModExp.v(279) " "Verilog HDL assignment warning at ModExp.v(279): truncated value with size 32 to match size of target (4)" {  } { { "ModExp.v" "" { Text "K:/altera/12.1sp1/ModExp 2.0 - copied/ModExp.v" 279 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1376344713783 "|ModExp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ModExp.v(296) " "Verilog HDL assignment warning at ModExp.v(296): truncated value with size 32 to match size of target (4)" {  } { { "ModExp.v" "" { Text "K:/altera/12.1sp1/ModExp 2.0 - copied/ModExp.v" 296 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1376344713784 "|ModExp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ModExp.v(298) " "Verilog HDL assignment warning at ModExp.v(298): truncated value with size 32 to match size of target (4)" {  } { { "ModExp.v" "" { Text "K:/altera/12.1sp1/ModExp 2.0 - copied/ModExp.v" 298 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1376344713785 "|ModExp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ModExp.v(323) " "Verilog HDL assignment warning at ModExp.v(323): truncated value with size 32 to match size of target (4)" {  } { { "ModExp.v" "" { Text "K:/altera/12.1sp1/ModExp 2.0 - copied/ModExp.v" 323 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1376344713799 "|ModExp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 ModExp.v(328) " "Verilog HDL assignment warning at ModExp.v(328): truncated value with size 32 to match size of target (5)" {  } { { "ModExp.v" "" { Text "K:/altera/12.1sp1/ModExp 2.0 - copied/ModExp.v" 328 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1376344713800 "|ModExp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ModExp.v(329) " "Verilog HDL assignment warning at ModExp.v(329): truncated value with size 32 to match size of target (4)" {  } { { "ModExp.v" "" { Text "K:/altera/12.1sp1/ModExp 2.0 - copied/ModExp.v" 329 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1376344713800 "|ModExp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 ModExp.v(338) " "Verilog HDL assignment warning at ModExp.v(338): truncated value with size 32 to match size of target (5)" {  } { { "ModExp.v" "" { Text "K:/altera/12.1sp1/ModExp 2.0 - copied/ModExp.v" 338 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1376344713870 "|ModExp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ModExp.v(371) " "Verilog HDL assignment warning at ModExp.v(371): truncated value with size 32 to match size of target (4)" {  } { { "ModExp.v" "" { Text "K:/altera/12.1sp1/ModExp 2.0 - copied/ModExp.v" 371 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1376344713882 "|ModExp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ModExp.v(389) " "Verilog HDL assignment warning at ModExp.v(389): truncated value with size 32 to match size of target (4)" {  } { { "ModExp.v" "" { Text "K:/altera/12.1sp1/ModExp 2.0 - copied/ModExp.v" 389 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1376344713898 "|ModExp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ModExp.v(405) " "Verilog HDL assignment warning at ModExp.v(405): truncated value with size 32 to match size of target (4)" {  } { { "ModExp.v" "" { Text "K:/altera/12.1sp1/ModExp 2.0 - copied/ModExp.v" 405 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1376344713899 "|ModExp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ModExp.v(441) " "Verilog HDL assignment warning at ModExp.v(441): truncated value with size 32 to match size of target (4)" {  } { { "ModExp.v" "" { Text "K:/altera/12.1sp1/ModExp 2.0 - copied/ModExp.v" 441 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1376344713914 "|ModExp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ModExp.v(460) " "Verilog HDL assignment warning at ModExp.v(460): truncated value with size 32 to match size of target (4)" {  } { { "ModExp.v" "" { Text "K:/altera/12.1sp1/ModExp 2.0 - copied/ModExp.v" 460 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1376344713936 "|ModExp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ModExp.v(477) " "Verilog HDL assignment warning at ModExp.v(477): truncated value with size 32 to match size of target (4)" {  } { { "ModExp.v" "" { Text "K:/altera/12.1sp1/ModExp 2.0 - copied/ModExp.v" 477 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1376344713937 "|ModExp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ModExp.v(479) " "Verilog HDL assignment warning at ModExp.v(479): truncated value with size 32 to match size of target (4)" {  } { { "ModExp.v" "" { Text "K:/altera/12.1sp1/ModExp 2.0 - copied/ModExp.v" 479 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1376344713937 "|ModExp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ModExp.v(501) " "Verilog HDL assignment warning at ModExp.v(501): truncated value with size 32 to match size of target (4)" {  } { { "ModExp.v" "" { Text "K:/altera/12.1sp1/ModExp 2.0 - copied/ModExp.v" 501 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1376344713948 "|ModExp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 ModExp.v(508) " "Verilog HDL assignment warning at ModExp.v(508): truncated value with size 32 to match size of target (5)" {  } { { "ModExp.v" "" { Text "K:/altera/12.1sp1/ModExp 2.0 - copied/ModExp.v" 508 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1376344713951 "|ModExp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 ModExp.v(512) " "Verilog HDL assignment warning at ModExp.v(512): truncated value with size 32 to match size of target (5)" {  } { { "ModExp.v" "" { Text "K:/altera/12.1sp1/ModExp 2.0 - copied/ModExp.v" 512 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1376344713951 "|ModExp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ModExp.v(519) " "Verilog HDL assignment warning at ModExp.v(519): truncated value with size 32 to match size of target (4)" {  } { { "ModExp.v" "" { Text "K:/altera/12.1sp1/ModExp 2.0 - copied/ModExp.v" 519 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1376344713952 "|ModExp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ModExp.v(562) " "Verilog HDL assignment warning at ModExp.v(562): truncated value with size 32 to match size of target (4)" {  } { { "ModExp.v" "" { Text "K:/altera/12.1sp1/ModExp 2.0 - copied/ModExp.v" 562 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1376344714032 "|ModExp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ModExp.v(578) " "Verilog HDL assignment warning at ModExp.v(578): truncated value with size 32 to match size of target (4)" {  } { { "ModExp.v" "" { Text "K:/altera/12.1sp1/ModExp 2.0 - copied/ModExp.v" 578 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1376344714034 "|ModExp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ModExp.v(614) " "Verilog HDL assignment warning at ModExp.v(614): truncated value with size 32 to match size of target (4)" {  } { { "ModExp.v" "" { Text "K:/altera/12.1sp1/ModExp 2.0 - copied/ModExp.v" 614 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1376344714045 "|ModExp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ModExp.v(633) " "Verilog HDL assignment warning at ModExp.v(633): truncated value with size 32 to match size of target (4)" {  } { { "ModExp.v" "" { Text "K:/altera/12.1sp1/ModExp 2.0 - copied/ModExp.v" 633 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1376344714075 "|ModExp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ModExp.v(650) " "Verilog HDL assignment warning at ModExp.v(650): truncated value with size 32 to match size of target (4)" {  } { { "ModExp.v" "" { Text "K:/altera/12.1sp1/ModExp 2.0 - copied/ModExp.v" 650 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1376344714077 "|ModExp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ModExp.v(652) " "Verilog HDL assignment warning at ModExp.v(652): truncated value with size 32 to match size of target (4)" {  } { { "ModExp.v" "" { Text "K:/altera/12.1sp1/ModExp 2.0 - copied/ModExp.v" 652 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1376344714077 "|ModExp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ModExp.v(674) " "Verilog HDL assignment warning at ModExp.v(674): truncated value with size 32 to match size of target (4)" {  } { { "ModExp.v" "" { Text "K:/altera/12.1sp1/ModExp 2.0 - copied/ModExp.v" 674 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1376344714087 "|ModExp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 ModExp.v(680) " "Verilog HDL assignment warning at ModExp.v(680): truncated value with size 32 to match size of target (5)" {  } { { "ModExp.v" "" { Text "K:/altera/12.1sp1/ModExp 2.0 - copied/ModExp.v" 680 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1376344714087 "|ModExp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ModExp.v(681) " "Verilog HDL assignment warning at ModExp.v(681): truncated value with size 32 to match size of target (4)" {  } { { "ModExp.v" "" { Text "K:/altera/12.1sp1/ModExp 2.0 - copied/ModExp.v" 681 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1376344714087 "|ModExp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 ModExp.v(689) " "Verilog HDL assignment warning at ModExp.v(689): truncated value with size 32 to match size of target (5)" {  } { { "ModExp.v" "" { Text "K:/altera/12.1sp1/ModExp 2.0 - copied/ModExp.v" 689 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1376344714088 "|ModExp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ModExp.v(690) " "Verilog HDL assignment warning at ModExp.v(690): truncated value with size 32 to match size of target (4)" {  } { { "ModExp.v" "" { Text "K:/altera/12.1sp1/ModExp 2.0 - copied/ModExp.v" 690 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1376344714088 "|ModExp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ModExp.v(717) " "Verilog HDL assignment warning at ModExp.v(717): truncated value with size 32 to match size of target (4)" {  } { { "ModExp.v" "" { Text "K:/altera/12.1sp1/ModExp 2.0 - copied/ModExp.v" 717 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1376344714144 "|ModExp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ModExp.v(738) " "Verilog HDL assignment warning at ModExp.v(738): truncated value with size 32 to match size of target (4)" {  } { { "ModExp.v" "" { Text "K:/altera/12.1sp1/ModExp 2.0 - copied/ModExp.v" 738 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1376344714169 "|ModExp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ModExp.v(757) " "Verilog HDL assignment warning at ModExp.v(757): truncated value with size 32 to match size of target (4)" {  } { { "ModExp.v" "" { Text "K:/altera/12.1sp1/ModExp 2.0 - copied/ModExp.v" 757 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1376344714191 "|ModExp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ModExp.v(773) " "Verilog HDL assignment warning at ModExp.v(773): truncated value with size 32 to match size of target (4)" {  } { { "ModExp.v" "" { Text "K:/altera/12.1sp1/ModExp 2.0 - copied/ModExp.v" 773 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1376344714193 "|ModExp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ModExp.v(809) " "Verilog HDL assignment warning at ModExp.v(809): truncated value with size 32 to match size of target (4)" {  } { { "ModExp.v" "" { Text "K:/altera/12.1sp1/ModExp 2.0 - copied/ModExp.v" 809 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1376344714204 "|ModExp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ModExp.v(828) " "Verilog HDL assignment warning at ModExp.v(828): truncated value with size 32 to match size of target (4)" {  } { { "ModExp.v" "" { Text "K:/altera/12.1sp1/ModExp 2.0 - copied/ModExp.v" 828 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1376344714232 "|ModExp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ModExp.v(845) " "Verilog HDL assignment warning at ModExp.v(845): truncated value with size 32 to match size of target (4)" {  } { { "ModExp.v" "" { Text "K:/altera/12.1sp1/ModExp 2.0 - copied/ModExp.v" 845 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1376344714234 "|ModExp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ModExp.v(847) " "Verilog HDL assignment warning at ModExp.v(847): truncated value with size 32 to match size of target (4)" {  } { { "ModExp.v" "" { Text "K:/altera/12.1sp1/ModExp 2.0 - copied/ModExp.v" 847 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1376344714234 "|ModExp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ModExp.v(869) " "Verilog HDL assignment warning at ModExp.v(869): truncated value with size 32 to match size of target (4)" {  } { { "ModExp.v" "" { Text "K:/altera/12.1sp1/ModExp 2.0 - copied/ModExp.v" 869 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1376344714245 "|ModExp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 ModExp.v(874) " "Verilog HDL assignment warning at ModExp.v(874): truncated value with size 32 to match size of target (5)" {  } { { "ModExp.v" "" { Text "K:/altera/12.1sp1/ModExp 2.0 - copied/ModExp.v" 874 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1376344714245 "|ModExp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 ModExp.v(875) " "Verilog HDL assignment warning at ModExp.v(875): truncated value with size 32 to match size of target (4)" {  } { { "ModExp.v" "" { Text "K:/altera/12.1sp1/ModExp 2.0 - copied/ModExp.v" 875 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1376344714245 "|ModExp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 ModExp.v(883) " "Verilog HDL assignment warning at ModExp.v(883): truncated value with size 32 to match size of target (5)" {  } { { "ModExp.v" "" { Text "K:/altera/12.1sp1/ModExp 2.0 - copied/ModExp.v" 883 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1376344714290 "|ModExp"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 ModExp.v(902) " "Verilog HDL assignment warning at ModExp.v(902): truncated value with size 32 to match size of target (5)" {  } { { "ModExp.v" "" { Text "K:/altera/12.1sp1/ModExp 2.0 - copied/ModExp.v" 902 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "" 0 -1 1376344714293 "|ModExp"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mul_add mul_add:mul_add0 " "Elaborating entity \"mul_add\" for hierarchy \"mul_add:mul_add0\"" {  } { { "ModExp.v" "mul_add0" { Text "K:/altera/12.1sp1/ModExp 2.0 - copied/ModExp.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1 1376344739585 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "m_in_rtl_0 " "Inferred RAM node \"m_in_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "" 0 -1 1376344765093 ""}
{ "Warning" "WINFER_RAM_PASS_THROUGH_LOGIC_INSERTED_ALTSYNCRAM" "t_in_rtl_0 " "Inferred RAM node \"t_in_rtl_0\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." {  } {  } 0 276020 "Inferred RAM node \"%1!s!\" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design." 0 0 "" 0 -1 1376344765098 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "n_in " "RAM logic \"n_in\" is uninferred due to asynchronous read logic" {  } { { "ModExp.v" "n_in" { Text "K:/altera/12.1sp1/ModExp 2.0 - copied/ModExp.v" 28 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "" 0 -1 1376344765103 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "" 0 -1 1376344765103 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "" 0 -1 1376344807022 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "m_in_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"m_in_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1376344973891 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 64 " "Parameter WIDTH_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1376344973891 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 6 " "Parameter WIDTHAD_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1376344973891 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 64 " "Parameter NUMWORDS_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1376344973891 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 64 " "Parameter WIDTH_B set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1376344973891 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 6 " "Parameter WIDTHAD_B set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1376344973891 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 64 " "Parameter NUMWORDS_B set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1376344973891 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_BYTEENA_A 64 " "Parameter WIDTH_BYTEENA_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1376344973891 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1376344973891 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1376344973891 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1376344973891 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1376344973891 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1376344973891 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1376344973891 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1376344973891 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1376344973891 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "" 0 -1 1376344973891 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "t_in_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"t_in_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE DUAL_PORT " "Parameter OPERATION_MODE set to DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1376344973891 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 64 " "Parameter WIDTH_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1376344973891 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 6 " "Parameter WIDTHAD_A set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1376344973891 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 64 " "Parameter NUMWORDS_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1376344973891 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 64 " "Parameter WIDTH_B set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1376344973891 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 6 " "Parameter WIDTHAD_B set to 6" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1376344973891 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 64 " "Parameter NUMWORDS_B set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1376344973891 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_BYTEENA_A 64 " "Parameter WIDTH_BYTEENA_A set to 64" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1376344973891 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1376344973891 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1376344973891 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1376344973891 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1376344973891 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1376344973891 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1376344973891 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1376344973891 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "" 0 -1 1376344973891 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "" 0 -1 1376344973891 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "" 0 -1 1376344973891 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "1 " "Inferred 1 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "mul_add:mul_add0\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"mul_add:mul_add0\|Mult0\"" {  } { { "mul_add.v" "Mult0" { Text "K:/altera/12.1sp1/ModExp 2.0 - copied/mul_add.v" 17 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "" 0 -1 1376344973931 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "" 0 -1 1376344973931 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "altsyncram:m_in_rtl_0 " "Elaborated megafunction instantiation \"altsyncram:m_in_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1376344976317 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "altsyncram:m_in_rtl_0 " "Instantiated megafunction \"altsyncram:m_in_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1376344976339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 64 " "Parameter \"WIDTH_A\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1376344976339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 6 " "Parameter \"WIDTHAD_A\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1376344976339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 64 " "Parameter \"NUMWORDS_A\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1376344976339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 64 " "Parameter \"WIDTH_B\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1376344976339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 6 " "Parameter \"WIDTHAD_B\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1376344976339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 64 " "Parameter \"NUMWORDS_B\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1376344976339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_BYTEENA_A 64 " "Parameter \"WIDTH_BYTEENA_A\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1376344976339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1376344976339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1376344976339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1376344976339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1376344976339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1376344976339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1376344976339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1376344976339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1376344976339 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1376344976339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8ej1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_8ej1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8ej1 " "Found entity 1: altsyncram_8ej1" {  } { { "db/altsyncram_8ej1.tdf" "" { Text "K:/altera/12.1sp1/ModExp 2.0 - copied/db/altsyncram_8ej1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1376344976893 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1376344976893 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mul_add:mul_add0\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"mul_add:mul_add0\|lpm_mult:Mult0\"" {  } { { "mul_add.v" "" { Text "K:/altera/12.1sp1/ModExp 2.0 - copied/mul_add.v" 17 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1 1376344977417 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mul_add:mul_add0\|lpm_mult:Mult0 " "Instantiated megafunction \"mul_add:mul_add0\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 64 " "Parameter \"LPM_WIDTHA\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1376344977417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 64 " "Parameter \"LPM_WIDTHB\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1376344977417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 128 " "Parameter \"LPM_WIDTHP\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1376344977417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 128 " "Parameter \"LPM_WIDTHR\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1376344977417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1376344977417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1376344977417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1376344977417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1376344977417 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1 1376344977417 ""}  } { { "mul_add.v" "" { Text "K:/altera/12.1sp1/ModExp 2.0 - copied/mul_add.v" 17 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1 1376344977417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_gat.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_gat.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_gat " "Found entity 1: mult_gat" {  } { { "db/mult_gat.tdf" "" { Text "K:/altera/12.1sp1/ModExp 2.0 - copied/db/mult_gat.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1376344977482 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1376344977482 ""}
{ "Info" "ISCL_SCL_WYSIWYG_RESYNTHESIS" "0 speed 0 " "Resynthesizing 0 WYSIWYG logic cells and I/Os using \"speed\" technology mapper which leaves 0 WYSIWYG logic cells and I/Os untouched" {  } {  } 0 17026 "Resynthesizing %1!d! WYSIWYG logic cells and I/Os using \"%2!s!\" technology mapper which leaves %3!d! WYSIWYG logic cells and I/Os untouched" 0 0 "" 0 -1 1376344987889 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "1258 " "Ignored 1258 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "1258 " "Ignored 1258 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "" 0 -1 1376344988339 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "" 0 -1 1376344988339 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "ModExp.v" "" { Text "K:/altera/12.1sp1/ModExp 2.0 - copied/ModExp.v" 108 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "" 0 -1 1376344992634 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "" 0 -1 1376344992635 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "state\[3\] GND " "Pin \"state\[3\]\" is stuck at GND" {  } { { "ModExp.v" "" { Text "K:/altera/12.1sp1/ModExp 2.0 - copied/ModExp.v" 108 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1376345040499 "|ModExp|state[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "exp_state\[4\] GND " "Pin \"exp_state\[4\]\" is stuck at GND" {  } { { "ModExp.v" "" { Text "K:/altera/12.1sp1/ModExp 2.0 - copied/ModExp.v" 108 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1376345040499 "|ModExp|exp_state[4]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1 1376345040499 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "K:/altera/12.1sp1/ModExp 2.0 - copied/output_files/ModExp.map.smsg " "Generated suppressed messages file K:/altera/12.1sp1/ModExp 2.0 - copied/output_files/ModExp.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1 1376345095466 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1376345098376 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1376345098376 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "51976 " "Implemented 51976 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "101 " "Implemented 101 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1376345102034 ""} { "Info" "ICUT_CUT_TM_OPINS" "25 " "Implemented 25 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1376345102034 ""} { "Info" "ICUT_CUT_TM_LCELLS" "51690 " "Implemented 51690 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1376345102034 ""} { "Info" "ICUT_CUT_TM_RAMS" "128 " "Implemented 128 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "" 0 -1 1376345102034 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "32 " "Implemented 32 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "" 0 -1 1376345102034 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1376345102034 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 59 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 59 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1202 " "Peak virtual memory: 1202 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1376345102143 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Aug 12 15:05:02 2013 " "Processing ended: Mon Aug 12 15:05:02 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1376345102143 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:06:30 " "Elapsed time: 00:06:30" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1376345102143 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:06:23 " "Total CPU time (on all processors): 00:06:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1376345102143 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1376345102143 ""}
