

================================================================
== Vitis HLS Report for 'MADCpt_2048_3_double_Pipeline_VITIS_LOOP_84_1'
================================================================
* Date:           Wed Jul  5 23:25:35 2023

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        top_graph_top_rfi_C
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.761 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     2050|     2050|  20.500 us|  20.500 us|  2050|  2050|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_84_1  |     2048|     2048|         2|          1|          1|  2048|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     30|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     54|    -|
|Register         |        -|    -|      27|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      27|     84|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln84_fu_98_p2                 |         +|   0|  0|  12|          12|           1|
    |ap_block_pp0_stage0_11001         |       and|   0|  0|   2|           1|           1|
    |icmp_ln84_fu_92_p2                |      icmp|   0|  0|  12|          12|          13|
    |ap_block_state2_pp0_stage0_iter1  |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  30|          27|          18|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------------------------------------------+----+-----------+-----+-----------+
    |                               Name                              | LUT| Input Size| Bits| Total Bits|
    +-----------------------------------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                                                      |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                                          |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_12                                            |   9|          2|   12|         24|
    |i_fu_42                                                          |   9|          2|   12|         24|
    |stream_Brd_Acq_Im_out_0_MAD_Computation_raw_data_im_i_blk_n      |   9|          2|    1|          2|
    |stream_Brd_Acq_Real_out_1_MAD_Computation_raw_data_real_i_blk_n  |   9|          2|    1|          2|
    +-----------------------------------------------------------------+----+-----------+-----+-----------+
    |Total                                                            |  54|         12|   28|         56|
    +-----------------------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |i_12_reg_131             |  12|   0|   12|          0|
    |i_fu_42                  |  12|   0|   12|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  27|   0|   27|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------------------------------------------+-----+-----+------------+-----------------------------------------------------------+--------------+
|                             RTL Ports                             | Dir | Bits|  Protocol  |                       Source Object                       |    C Type    |
+-------------------------------------------------------------------+-----+-----+------------+-----------------------------------------------------------+--------------+
|ap_clk                                                             |   in|    1|  ap_ctrl_hs|           MADCpt<2048, 3, double>_Pipeline_VITIS_LOOP_84_1|  return value|
|ap_rst                                                             |   in|    1|  ap_ctrl_hs|           MADCpt<2048, 3, double>_Pipeline_VITIS_LOOP_84_1|  return value|
|ap_start                                                           |   in|    1|  ap_ctrl_hs|           MADCpt<2048, 3, double>_Pipeline_VITIS_LOOP_84_1|  return value|
|ap_done                                                            |  out|    1|  ap_ctrl_hs|           MADCpt<2048, 3, double>_Pipeline_VITIS_LOOP_84_1|  return value|
|ap_idle                                                            |  out|    1|  ap_ctrl_hs|           MADCpt<2048, 3, double>_Pipeline_VITIS_LOOP_84_1|  return value|
|ap_ready                                                           |  out|    1|  ap_ctrl_hs|           MADCpt<2048, 3, double>_Pipeline_VITIS_LOOP_84_1|  return value|
|stream_Brd_Acq_Real_out_1_MAD_Computation_raw_data_real_i_dout     |   in|   64|     ap_fifo|  stream_Brd_Acq_Real_out_1_MAD_Computation_raw_data_real_i|       pointer|
|stream_Brd_Acq_Real_out_1_MAD_Computation_raw_data_real_i_empty_n  |   in|    1|     ap_fifo|  stream_Brd_Acq_Real_out_1_MAD_Computation_raw_data_real_i|       pointer|
|stream_Brd_Acq_Real_out_1_MAD_Computation_raw_data_real_i_read     |  out|    1|     ap_fifo|  stream_Brd_Acq_Real_out_1_MAD_Computation_raw_data_real_i|       pointer|
|stream_Brd_Acq_Im_out_0_MAD_Computation_raw_data_im_i_dout         |   in|   64|     ap_fifo|      stream_Brd_Acq_Im_out_0_MAD_Computation_raw_data_im_i|       pointer|
|stream_Brd_Acq_Im_out_0_MAD_Computation_raw_data_im_i_empty_n      |   in|    1|     ap_fifo|      stream_Brd_Acq_Im_out_0_MAD_Computation_raw_data_im_i|       pointer|
|stream_Brd_Acq_Im_out_0_MAD_Computation_raw_data_im_i_read         |  out|    1|     ap_fifo|      stream_Brd_Acq_Im_out_0_MAD_Computation_raw_data_im_i|       pointer|
|RDRi_address0                                                      |  out|   11|   ap_memory|                                                       RDRi|         array|
|RDRi_ce0                                                           |  out|    1|   ap_memory|                                                       RDRi|         array|
|RDRi_we0                                                           |  out|    1|   ap_memory|                                                       RDRi|         array|
|RDRi_d0                                                            |  out|   64|   ap_memory|                                                       RDRi|         array|
|RDIi_address0                                                      |  out|   11|   ap_memory|                                                       RDIi|         array|
|RDIi_ce0                                                           |  out|    1|   ap_memory|                                                       RDIi|         array|
|RDIi_we0                                                           |  out|    1|   ap_memory|                                                       RDIi|         array|
|RDIi_d0                                                            |  out|   64|   ap_memory|                                                       RDIi|         array|
+-------------------------------------------------------------------+-----+-----+------------+-----------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.57>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 5 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %stream_Brd_Acq_Real_out_1_MAD_Computation_raw_data_real_i, void @empty_4, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %stream_Brd_Acq_Im_out_0_MAD_Computation_raw_data_im_i, void @empty_4, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3"   --->   Operation 7 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (1.58ns)   --->   "%store_ln0 = store i12 0, i12 %i"   --->   Operation 8 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 9 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%i_12 = load i12 %i" [../include/madCpt.hpp:84]   --->   Operation 10 'load' 'i_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 11 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (1.99ns)   --->   "%icmp_ln84 = icmp_eq  i12 %i_12, i12 2048" [../include/madCpt.hpp:84]   --->   Operation 12 'icmp' 'icmp_ln84' <Predicate = true> <Delay = 1.99> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.09> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 2048, i64 2048, i64 2048"   --->   Operation 13 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (1.54ns)   --->   "%add_ln84 = add i12 %i_12, i12 1" [../include/madCpt.hpp:84]   --->   Operation 14 'add' 'add_ln84' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%br_ln84 = br i1 %icmp_ln84, void %.split22.i, void %.exitStub" [../include/madCpt.hpp:84]   --->   Operation 15 'br' 'br_ln84' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (1.58ns)   --->   "%store_ln84 = store i12 %add_ln84, i12 %i" [../include/madCpt.hpp:84]   --->   Operation 16 'store' 'store_ln84' <Predicate = (!icmp_ln84)> <Delay = 1.58>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 28 'ret' 'ret_ln0' <Predicate = (icmp_ln84)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 6.76>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%i_cast_i = zext i12 %i_12" [../include/madCpt.hpp:84]   --->   Operation 17 'zext' 'i_cast_i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @empty_19" [/home/orenaud/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:0]   --->   Operation 18 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (3.50ns)   --->   "%stream_Brd_Acq_Real_out_1_MAD_Computation_raw_data_real_i_read = read i64 @_ssdm_op_Read.ap_fifo.volatile.i64P0A, i64 %stream_Brd_Acq_Real_out_1_MAD_Computation_raw_data_real_i" [/home/orenaud/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 19 'read' 'stream_Brd_Acq_Real_out_1_MAD_Computation_raw_data_real_i_read' <Predicate = true> <Delay = 3.50> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.50> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 4078> <FIFO>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%tmp = bitcast i64 %stream_Brd_Acq_Real_out_1_MAD_Computation_raw_data_real_i_read" [/home/orenaud/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 20 'bitcast' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%RDRi_addr = getelementptr i64 %RDRi, i64 0, i64 %i_cast_i" [../include/madCpt.hpp:85]   --->   Operation 21 'getelementptr' 'RDRi_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (3.25ns)   --->   "%store_ln85 = store i64 %tmp, i11 %RDRi_addr" [../include/madCpt.hpp:85]   --->   Operation 22 'store' 'store_ln85' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 2048> <RAM>
ST_2 : Operation 23 [1/1] (3.50ns)   --->   "%stream_Brd_Acq_Im_out_0_MAD_Computation_raw_data_im_i_read = read i64 @_ssdm_op_Read.ap_fifo.volatile.i64P0A, i64 %stream_Brd_Acq_Im_out_0_MAD_Computation_raw_data_im_i" [/home/orenaud/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 23 'read' 'stream_Brd_Acq_Im_out_0_MAD_Computation_raw_data_im_i_read' <Predicate = true> <Delay = 3.50> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 3.50> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 64> <Depth = 4078> <FIFO>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%tmp_29 = bitcast i64 %stream_Brd_Acq_Im_out_0_MAD_Computation_raw_data_im_i_read" [/home/orenaud/Xilinx/Vitis_HLS/2021.2/common/technology/autopilot/hls_stream_39.h:144]   --->   Operation 24 'bitcast' 'tmp_29' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%RDIi_addr = getelementptr i64 %RDIi, i64 0, i64 %i_cast_i" [../include/madCpt.hpp:86]   --->   Operation 25 'getelementptr' 'RDIi_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (3.25ns)   --->   "%store_ln86 = store i64 %tmp_29, i11 %RDIi_addr" [../include/madCpt.hpp:86]   --->   Operation 26 'store' 'store_ln86' <Predicate = true> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 2048> <RAM>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 27 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ RDRi]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ RDIi]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ stream_Brd_Acq_Real_out_1_MAD_Computation_raw_data_real_i]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ stream_Brd_Acq_Im_out_0_MAD_Computation_raw_data_im_i]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                                                              (alloca           ) [ 010]
specinterface_ln0                                              (specinterface    ) [ 000]
specinterface_ln0                                              (specinterface    ) [ 000]
store_ln0                                                      (store            ) [ 000]
br_ln0                                                         (br               ) [ 000]
i_12                                                           (load             ) [ 011]
specpipeline_ln0                                               (specpipeline     ) [ 000]
icmp_ln84                                                      (icmp             ) [ 010]
empty                                                          (speclooptripcount) [ 000]
add_ln84                                                       (add              ) [ 000]
br_ln84                                                        (br               ) [ 000]
store_ln84                                                     (store            ) [ 000]
i_cast_i                                                       (zext             ) [ 000]
specloopname_ln0                                               (specloopname     ) [ 000]
stream_Brd_Acq_Real_out_1_MAD_Computation_raw_data_real_i_read (read             ) [ 000]
tmp                                                            (bitcast          ) [ 000]
RDRi_addr                                                      (getelementptr    ) [ 000]
store_ln85                                                     (store            ) [ 000]
stream_Brd_Acq_Im_out_0_MAD_Computation_raw_data_im_i_read     (read             ) [ 000]
tmp_29                                                         (bitcast          ) [ 000]
RDIi_addr                                                      (getelementptr    ) [ 000]
store_ln86                                                     (store            ) [ 000]
br_ln0                                                         (br               ) [ 000]
ret_ln0                                                        (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="RDRi">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="RDRi"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="RDIi">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="RDIi"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="stream_Brd_Acq_Real_out_1_MAD_Computation_raw_data_real_i">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_Brd_Acq_Real_out_1_MAD_Computation_raw_data_real_i"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="stream_Brd_Acq_Im_out_0_MAD_Computation_raw_data_im_i">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="stream_Brd_Acq_Im_out_0_MAD_Computation_raw_data_im_i"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_19"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i64P0A"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1004" name="i_fu_42">
<pin_list>
<pin id="43" dir="0" index="0" bw="1" slack="0"/>
<pin id="44" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="46" class="1004" name="stream_Brd_Acq_Real_out_1_MAD_Computation_raw_data_real_i_read_read_fu_46">
<pin_list>
<pin id="47" dir="0" index="0" bw="64" slack="0"/>
<pin id="48" dir="0" index="1" bw="64" slack="0"/>
<pin id="49" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="stream_Brd_Acq_Real_out_1_MAD_Computation_raw_data_real_i_read/2 "/>
</bind>
</comp>

<comp id="52" class="1004" name="stream_Brd_Acq_Im_out_0_MAD_Computation_raw_data_im_i_read_read_fu_52">
<pin_list>
<pin id="53" dir="0" index="0" bw="64" slack="0"/>
<pin id="54" dir="0" index="1" bw="64" slack="0"/>
<pin id="55" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="stream_Brd_Acq_Im_out_0_MAD_Computation_raw_data_im_i_read/2 "/>
</bind>
</comp>

<comp id="58" class="1004" name="RDRi_addr_gep_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="64" slack="0"/>
<pin id="60" dir="0" index="1" bw="1" slack="0"/>
<pin id="61" dir="0" index="2" bw="12" slack="0"/>
<pin id="62" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="RDRi_addr/2 "/>
</bind>
</comp>

<comp id="65" class="1004" name="store_ln85_access_fu_65">
<pin_list>
<pin id="66" dir="0" index="0" bw="11" slack="0"/>
<pin id="67" dir="0" index="1" bw="64" slack="0"/>
<pin id="68" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="69" dir="1" index="3" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln85/2 "/>
</bind>
</comp>

<comp id="71" class="1004" name="RDIi_addr_gep_fu_71">
<pin_list>
<pin id="72" dir="0" index="0" bw="64" slack="0"/>
<pin id="73" dir="0" index="1" bw="1" slack="0"/>
<pin id="74" dir="0" index="2" bw="12" slack="0"/>
<pin id="75" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="RDIi_addr/2 "/>
</bind>
</comp>

<comp id="78" class="1004" name="store_ln86_access_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="11" slack="0"/>
<pin id="80" dir="0" index="1" bw="64" slack="0"/>
<pin id="81" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="82" dir="1" index="3" bw="64" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln86/2 "/>
</bind>
</comp>

<comp id="84" class="1004" name="store_ln0_store_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="0" index="1" bw="12" slack="0"/>
<pin id="87" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="89" class="1004" name="i_12_load_fu_89">
<pin_list>
<pin id="90" dir="0" index="0" bw="12" slack="0"/>
<pin id="91" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_12/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="icmp_ln84_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="12" slack="0"/>
<pin id="94" dir="0" index="1" bw="12" slack="0"/>
<pin id="95" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln84/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="add_ln84_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="12" slack="0"/>
<pin id="100" dir="0" index="1" bw="1" slack="0"/>
<pin id="101" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln84/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="store_ln84_store_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="12" slack="0"/>
<pin id="106" dir="0" index="1" bw="12" slack="0"/>
<pin id="107" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln84/1 "/>
</bind>
</comp>

<comp id="109" class="1004" name="i_cast_i_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="12" slack="1"/>
<pin id="111" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_cast_i/2 "/>
</bind>
</comp>

<comp id="114" class="1004" name="tmp_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="64" slack="0"/>
<pin id="116" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="119" class="1004" name="tmp_29_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="64" slack="0"/>
<pin id="121" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="tmp_29/2 "/>
</bind>
</comp>

<comp id="124" class="1005" name="i_reg_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="12" slack="0"/>
<pin id="126" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="131" class="1005" name="i_12_reg_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="12" slack="1"/>
<pin id="133" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="i_12 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="45"><net_src comp="8" pin="0"/><net_sink comp="42" pin=0"/></net>

<net id="50"><net_src comp="38" pin="0"/><net_sink comp="46" pin=0"/></net>

<net id="51"><net_src comp="4" pin="0"/><net_sink comp="46" pin=1"/></net>

<net id="56"><net_src comp="38" pin="0"/><net_sink comp="52" pin=0"/></net>

<net id="57"><net_src comp="6" pin="0"/><net_sink comp="52" pin=1"/></net>

<net id="63"><net_src comp="0" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="64"><net_src comp="40" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="70"><net_src comp="58" pin="3"/><net_sink comp="65" pin=0"/></net>

<net id="76"><net_src comp="2" pin="0"/><net_sink comp="71" pin=0"/></net>

<net id="77"><net_src comp="40" pin="0"/><net_sink comp="71" pin=1"/></net>

<net id="83"><net_src comp="71" pin="3"/><net_sink comp="78" pin=0"/></net>

<net id="88"><net_src comp="18" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="96"><net_src comp="89" pin="1"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="26" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="102"><net_src comp="89" pin="1"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="32" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="108"><net_src comp="98" pin="2"/><net_sink comp="104" pin=0"/></net>

<net id="112"><net_src comp="109" pin="1"/><net_sink comp="58" pin=2"/></net>

<net id="113"><net_src comp="109" pin="1"/><net_sink comp="71" pin=2"/></net>

<net id="117"><net_src comp="46" pin="2"/><net_sink comp="114" pin=0"/></net>

<net id="118"><net_src comp="114" pin="1"/><net_sink comp="65" pin=1"/></net>

<net id="122"><net_src comp="52" pin="2"/><net_sink comp="119" pin=0"/></net>

<net id="123"><net_src comp="119" pin="1"/><net_sink comp="78" pin=1"/></net>

<net id="127"><net_src comp="42" pin="1"/><net_sink comp="124" pin=0"/></net>

<net id="128"><net_src comp="124" pin="1"/><net_sink comp="84" pin=1"/></net>

<net id="129"><net_src comp="124" pin="1"/><net_sink comp="89" pin=0"/></net>

<net id="130"><net_src comp="124" pin="1"/><net_sink comp="104" pin=1"/></net>

<net id="134"><net_src comp="89" pin="1"/><net_sink comp="131" pin=0"/></net>

<net id="135"><net_src comp="131" pin="1"/><net_sink comp="109" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: RDRi | {2 }
	Port: RDIi | {2 }
	Port: stream_Brd_Acq_Real_out_1_MAD_Computation_raw_data_real_i | {}
	Port: stream_Brd_Acq_Im_out_0_MAD_Computation_raw_data_im_i | {}
 - Input state : 
	Port: MADCpt<2048, 3, double>_Pipeline_VITIS_LOOP_84_1 : stream_Brd_Acq_Real_out_1_MAD_Computation_raw_data_real_i | {2 }
	Port: MADCpt<2048, 3, double>_Pipeline_VITIS_LOOP_84_1 : stream_Brd_Acq_Im_out_0_MAD_Computation_raw_data_im_i | {2 }
  - Chain level:
	State 1
		store_ln0 : 1
		i_12 : 1
		icmp_ln84 : 2
		add_ln84 : 2
		br_ln84 : 3
		store_ln84 : 3
	State 2
		RDRi_addr : 1
		store_ln85 : 1
		RDIi_addr : 1
		store_ln86 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------------------------------------------------|---------|---------|
| Operation|                              Functional Unit                              |    FF   |   LUT   |
|----------|---------------------------------------------------------------------------|---------|---------|
|   icmp   |                              icmp_ln84_fu_92                              |    0    |    12   |
|----------|---------------------------------------------------------------------------|---------|---------|
|    add   |                               add_ln84_fu_98                              |    0    |    12   |
|----------|---------------------------------------------------------------------------|---------|---------|
|   read   | stream_Brd_Acq_Real_out_1_MAD_Computation_raw_data_real_i_read_read_fu_46 |    0    |    0    |
|          |   stream_Brd_Acq_Im_out_0_MAD_Computation_raw_data_im_i_read_read_fu_52   |    0    |    0    |
|----------|---------------------------------------------------------------------------|---------|---------|
|   zext   |                              i_cast_i_fu_109                              |    0    |    0    |
|----------|---------------------------------------------------------------------------|---------|---------|
|   Total  |                                                                           |    0    |    24   |
|----------|---------------------------------------------------------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------+--------+
|            |   FF   |
+------------+--------+
|i_12_reg_131|   12   |
|  i_reg_124 |   12   |
+------------+--------+
|    Total   |   24   |
+------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+
|           |   FF   |   LUT  |
+-----------+--------+--------+
|  Function |    0   |   24   |
|   Memory  |    -   |    -   |
|Multiplexer|    -   |    -   |
|  Register |   24   |    -   |
+-----------+--------+--------+
|   Total   |   24   |   24   |
+-----------+--------+--------+
