module tb_bcd_fnd_dec(

    );
    
    reg [3:0] bcd_in;
    wire [7:0] fnd_data;
    
    bcd_fnd_dec U0 (bcd_in, fnd_data);
    
    initial begin
    bcd_in=4'b0000;
    #100 $finish;
    end
    
    always
    #10 bcd_in=bcd_in+1;
    
endmodule
