{"position": "Staff Design Automation Engineer", "company": "Intel Corporation", "profiles": ["Experience Staff Design Automation Engineer Intel Corporation December 2010  \u2013 Present (4 years 9 months) Principal PV Engineer Cadence Design Systems June 2008  \u2013  December 2010  (2 years 7 months) Lead PV Engineer Cadence Design Systems October 2004  \u2013  June 2008  (3 years 9 months) Sr PV Engineer Cadence Design Systems April 2003  \u2013  October 2004  (1 year 7 months) PV Engineer Cadence Design Systems June 2001  \u2013  March 2003  (1 year 10 months) Staff Design Automation Engineer Intel Corporation December 2010  \u2013 Present (4 years 9 months) Staff Design Automation Engineer Intel Corporation December 2010  \u2013 Present (4 years 9 months) Principal PV Engineer Cadence Design Systems June 2008  \u2013  December 2010  (2 years 7 months) Principal PV Engineer Cadence Design Systems June 2008  \u2013  December 2010  (2 years 7 months) Lead PV Engineer Cadence Design Systems October 2004  \u2013  June 2008  (3 years 9 months) Lead PV Engineer Cadence Design Systems October 2004  \u2013  June 2008  (3 years 9 months) Sr PV Engineer Cadence Design Systems April 2003  \u2013  October 2004  (1 year 7 months) Sr PV Engineer Cadence Design Systems April 2003  \u2013  October 2004  (1 year 7 months) PV Engineer Cadence Design Systems June 2001  \u2013  March 2003  (1 year 10 months) PV Engineer Cadence Design Systems June 2001  \u2013  March 2003  (1 year 10 months) Skills EDA ASIC SoC TCL Debugging Semiconductors Verilog Perl IC Software Engineering Skills  EDA ASIC SoC TCL Debugging Semiconductors Verilog Perl IC Software Engineering EDA ASIC SoC TCL Debugging Semiconductors Verilog Perl IC Software Engineering EDA ASIC SoC TCL Debugging Semiconductors Verilog Perl IC Software Engineering Education University of Southern California MS,  Electrical Engineering 1999  \u2013 2001 University of Engineering and Technology, Lahore B.S,  Electrical Engineering 1992  \u2013 1998 University of Southern California MS,  Electrical Engineering 1999  \u2013 2001 University of Southern California MS,  Electrical Engineering 1999  \u2013 2001 University of Southern California MS,  Electrical Engineering 1999  \u2013 2001 University of Engineering and Technology, Lahore B.S,  Electrical Engineering 1992  \u2013 1998 University of Engineering and Technology, Lahore B.S,  Electrical Engineering 1992  \u2013 1998 University of Engineering and Technology, Lahore B.S,  Electrical Engineering 1992  \u2013 1998 ", "Experience Staff Design Automation Engineer Intel Corporation April 2014  \u2013 Present (1 year 5 months) Hillsboro, OR - Staff software engineer in the Performance Verification (PV) team. \n- Responsible for the development and support of design automation in the field of Static Timing Analysis (STA).  \n- Owner of Intel's timing budgeting tool Research Assistant / Teaching Assistant Texas A&M University January 2011  \u2013  April 2014  (3 years 4 months) \u2022 Research on high-performance organic thin-film transistor and nanoimprint lithography for sub-10 nm patterning \n\u2022 Devised a new concept of lithography (dual-layer thermal nanoimprint) for sub-micron organic semiconductor patterning \n\u2022 Implement self-aligned OTFTs and organic MESFETs in sub-micron scale Senior Field Application Engineer Samsung Electronics August 2003  \u2013  July 2009  (6 years) Gyeonggi-do, Korea Senior Engineer, ASIC Design Team  \n \n\u2022\tWorked as a field application engineer \n\u2022\tGuided customers to design their products at RTL level so that the designs could be optimally compatible with Samsung\u2019s design methodology and fabrication capability  \n\u2022\tManaged design, fabrication, and test steps so that customer\u2019s initial nestlist became a real chip \n\u2022\tPerformed timing closure, implemented low power circuits, and implemented design for test (DFT)  \n\uf0a7\tDesigned devices in sub-micron processes (180 nm, 130 nm, 90 nm, 65 nm, and 45 nm) \n\uf0a7\tDesigned variety of applications \n-\tMobile devices: MAP processor, DVB-H media access engine, MP3 decoder \n-\tNon-mobile devices: VOIP processor, 3D accelerator, and blue ray disk decoder \n\uf0a7\tDesigned devices considering temperature inversion corner, static IR drop, on-chip variation, simultaneous signal noise, and signal & power electro migration \n\uf0a7\tLow power implementation: clock gating, multi-VDD, multi-Vth, power gating, and power wakeup noise \n\u2022\tGenerated test vectors and performed test debugging \n\u2022\tCollaborated with test engineers, process engineers, and analysis engineers to ensure high yield and high reliability for mass products  \n\u2022\tAnalyzed effects of fabrication skew in multi-threshold voltage design Research Assitant University of Michigan September 2002  \u2013  May 2003  (9 months) \u2022 Researched on standard-cell based design methodology and its limitations. \n\u2022 Proposed the used of a fluid cell library that provides customized drive strength of each cell for a fine circuit tuning as one of ways to go beyond the limit of a fixed cell library \n\u2022 Adopted an automated flow in whole cell generation steps such as cell design, cell characterization, layout generation, and physical abstraction in order to effectively generate the fluid cell library Hardware Design Engineer Hanwha Group July 2000  \u2013  June 2001  (1 year) Seoul, Korea \u2022\tWorked as a hardware design engineer \n\u2022\tDeveloped hardware for mobile phones and tested their performance Staff Design Automation Engineer Intel Corporation April 2014  \u2013 Present (1 year 5 months) Hillsboro, OR - Staff software engineer in the Performance Verification (PV) team. \n- Responsible for the development and support of design automation in the field of Static Timing Analysis (STA).  \n- Owner of Intel's timing budgeting tool Staff Design Automation Engineer Intel Corporation April 2014  \u2013 Present (1 year 5 months) Hillsboro, OR - Staff software engineer in the Performance Verification (PV) team. \n- Responsible for the development and support of design automation in the field of Static Timing Analysis (STA).  \n- Owner of Intel's timing budgeting tool Research Assistant / Teaching Assistant Texas A&M University January 2011  \u2013  April 2014  (3 years 4 months) \u2022 Research on high-performance organic thin-film transistor and nanoimprint lithography for sub-10 nm patterning \n\u2022 Devised a new concept of lithography (dual-layer thermal nanoimprint) for sub-micron organic semiconductor patterning \n\u2022 Implement self-aligned OTFTs and organic MESFETs in sub-micron scale Research Assistant / Teaching Assistant Texas A&M University January 2011  \u2013  April 2014  (3 years 4 months) \u2022 Research on high-performance organic thin-film transistor and nanoimprint lithography for sub-10 nm patterning \n\u2022 Devised a new concept of lithography (dual-layer thermal nanoimprint) for sub-micron organic semiconductor patterning \n\u2022 Implement self-aligned OTFTs and organic MESFETs in sub-micron scale Senior Field Application Engineer Samsung Electronics August 2003  \u2013  July 2009  (6 years) Gyeonggi-do, Korea Senior Engineer, ASIC Design Team  \n \n\u2022\tWorked as a field application engineer \n\u2022\tGuided customers to design their products at RTL level so that the designs could be optimally compatible with Samsung\u2019s design methodology and fabrication capability  \n\u2022\tManaged design, fabrication, and test steps so that customer\u2019s initial nestlist became a real chip \n\u2022\tPerformed timing closure, implemented low power circuits, and implemented design for test (DFT)  \n\uf0a7\tDesigned devices in sub-micron processes (180 nm, 130 nm, 90 nm, 65 nm, and 45 nm) \n\uf0a7\tDesigned variety of applications \n-\tMobile devices: MAP processor, DVB-H media access engine, MP3 decoder \n-\tNon-mobile devices: VOIP processor, 3D accelerator, and blue ray disk decoder \n\uf0a7\tDesigned devices considering temperature inversion corner, static IR drop, on-chip variation, simultaneous signal noise, and signal & power electro migration \n\uf0a7\tLow power implementation: clock gating, multi-VDD, multi-Vth, power gating, and power wakeup noise \n\u2022\tGenerated test vectors and performed test debugging \n\u2022\tCollaborated with test engineers, process engineers, and analysis engineers to ensure high yield and high reliability for mass products  \n\u2022\tAnalyzed effects of fabrication skew in multi-threshold voltage design Senior Field Application Engineer Samsung Electronics August 2003  \u2013  July 2009  (6 years) Gyeonggi-do, Korea Senior Engineer, ASIC Design Team  \n \n\u2022\tWorked as a field application engineer \n\u2022\tGuided customers to design their products at RTL level so that the designs could be optimally compatible with Samsung\u2019s design methodology and fabrication capability  \n\u2022\tManaged design, fabrication, and test steps so that customer\u2019s initial nestlist became a real chip \n\u2022\tPerformed timing closure, implemented low power circuits, and implemented design for test (DFT)  \n\uf0a7\tDesigned devices in sub-micron processes (180 nm, 130 nm, 90 nm, 65 nm, and 45 nm) \n\uf0a7\tDesigned variety of applications \n-\tMobile devices: MAP processor, DVB-H media access engine, MP3 decoder \n-\tNon-mobile devices: VOIP processor, 3D accelerator, and blue ray disk decoder \n\uf0a7\tDesigned devices considering temperature inversion corner, static IR drop, on-chip variation, simultaneous signal noise, and signal & power electro migration \n\uf0a7\tLow power implementation: clock gating, multi-VDD, multi-Vth, power gating, and power wakeup noise \n\u2022\tGenerated test vectors and performed test debugging \n\u2022\tCollaborated with test engineers, process engineers, and analysis engineers to ensure high yield and high reliability for mass products  \n\u2022\tAnalyzed effects of fabrication skew in multi-threshold voltage design Research Assitant University of Michigan September 2002  \u2013  May 2003  (9 months) \u2022 Researched on standard-cell based design methodology and its limitations. \n\u2022 Proposed the used of a fluid cell library that provides customized drive strength of each cell for a fine circuit tuning as one of ways to go beyond the limit of a fixed cell library \n\u2022 Adopted an automated flow in whole cell generation steps such as cell design, cell characterization, layout generation, and physical abstraction in order to effectively generate the fluid cell library Research Assitant University of Michigan September 2002  \u2013  May 2003  (9 months) \u2022 Researched on standard-cell based design methodology and its limitations. \n\u2022 Proposed the used of a fluid cell library that provides customized drive strength of each cell for a fine circuit tuning as one of ways to go beyond the limit of a fixed cell library \n\u2022 Adopted an automated flow in whole cell generation steps such as cell design, cell characterization, layout generation, and physical abstraction in order to effectively generate the fluid cell library Hardware Design Engineer Hanwha Group July 2000  \u2013  June 2001  (1 year) Seoul, Korea \u2022\tWorked as a hardware design engineer \n\u2022\tDeveloped hardware for mobile phones and tested their performance Hardware Design Engineer Hanwha Group July 2000  \u2013  June 2001  (1 year) Seoul, Korea \u2022\tWorked as a hardware design engineer \n\u2022\tDeveloped hardware for mobile phones and tested their performance Skills ASIC Integrated Circuit... Timing Closure Low-power Design DFT Debugging Testing Process Engineering Organic Semiconductor Nanoimprint Lithography Nanotechnology Verilog Design-Compiler PrimeTime Tetramax SpyGlass_DFT Samsung In-House Tools RIE PECVD SEM Metal Evaporator Mask Aligner Program & Script... See 8+ \u00a0 \u00a0 See less Skills  ASIC Integrated Circuit... Timing Closure Low-power Design DFT Debugging Testing Process Engineering Organic Semiconductor Nanoimprint Lithography Nanotechnology Verilog Design-Compiler PrimeTime Tetramax SpyGlass_DFT Samsung In-House Tools RIE PECVD SEM Metal Evaporator Mask Aligner Program & Script... See 8+ \u00a0 \u00a0 See less ASIC Integrated Circuit... Timing Closure Low-power Design DFT Debugging Testing Process Engineering Organic Semiconductor Nanoimprint Lithography Nanotechnology Verilog Design-Compiler PrimeTime Tetramax SpyGlass_DFT Samsung In-House Tools RIE PECVD SEM Metal Evaporator Mask Aligner Program & Script... See 8+ \u00a0 \u00a0 See less ASIC Integrated Circuit... Timing Closure Low-power Design DFT Debugging Testing Process Engineering Organic Semiconductor Nanoimprint Lithography Nanotechnology Verilog Design-Compiler PrimeTime Tetramax SpyGlass_DFT Samsung In-House Tools RIE PECVD SEM Metal Evaporator Mask Aligner Program & Script... See 8+ \u00a0 \u00a0 See less Education Texas A&M University Doctor of Philosophy (Ph.D.),  Electrical Engineering 2009  \u2013 2013 University of Michigan Master's degree,  Computer Science Engineering 2001  \u2013 2003 Korea University Bachelor's degree,  Electronic Engineering 1993  \u2013 1999 Texas A&M University Doctor of Philosophy (Ph.D.),  Electrical Engineering 2009  \u2013 2013 Texas A&M University Doctor of Philosophy (Ph.D.),  Electrical Engineering 2009  \u2013 2013 Texas A&M University Doctor of Philosophy (Ph.D.),  Electrical Engineering 2009  \u2013 2013 University of Michigan Master's degree,  Computer Science Engineering 2001  \u2013 2003 University of Michigan Master's degree,  Computer Science Engineering 2001  \u2013 2003 University of Michigan Master's degree,  Computer Science Engineering 2001  \u2013 2003 Korea University Bachelor's degree,  Electronic Engineering 1993  \u2013 1999 Korea University Bachelor's degree,  Electronic Engineering 1993  \u2013 1999 Korea University Bachelor's degree,  Electronic Engineering 1993  \u2013 1999 ", "Skills Physical Design Static Timing Analysis ASIC VLSI SoC EDA Primetime Microprocessors SystemVerilog CMOS RTL design TCL IC Semiconductors Silicon Skills  Physical Design Static Timing Analysis ASIC VLSI SoC EDA Primetime Microprocessors SystemVerilog CMOS RTL design TCL IC Semiconductors Silicon Physical Design Static Timing Analysis ASIC VLSI SoC EDA Primetime Microprocessors SystemVerilog CMOS RTL design TCL IC Semiconductors Silicon Physical Design Static Timing Analysis ASIC VLSI SoC EDA Primetime Microprocessors SystemVerilog CMOS RTL design TCL IC Semiconductors Silicon ", "Summary 14 years experiences in IC design automation. Developed/delivered/supported various custom design flows/solutions including RC extraction, analog-simulation, sram-compiler and high-voltage EOS/DRC. Individual contributor with in-depth technical knowledge as well as excellent in coordinating/prioritizing projects requirements with existing resources (was a technical leader/coach of 4 individuals from multiple organization across 3 different time zones). \n\u2022\tIn depth knowledge in custom design LVS, Parasitic Extraction, Circuit Simulation/Characterization, SRAM design automation and High-Voltage compliance checking solution. \n\u2022\tOwned and developed from scratch the full flow of High-Voltage solution to support 10nm, 14nm design activities (for all Intel products except 14nm wireless) including simulation, LVS, error checking and waiving condition/mechanism. (Involved tools: Calibre-PERC/LDL, ICV, ADE/intel-simulator) \n\u2022\tDeveloped and supported transistor level parasitic extraction flow for Intel chip design team. (Hercules/ICV/Calibre-StarRCXT/QRC/Intel Internal Parasitic Extraction Solution) \n\u2022\tDeveloped the 32nm/22nm memory compiler from scratch. \n\u2022\tIn depth understanding in Cadence Front-end and Back-End tool (DFII, netlisters, simulation, virtuoso layout editor). \n\u2022\tExcellent in programming and flow writing (PERL, SKILL, TCL, C-Shell, C++, QT) and tools integration. \n\u2022\tIntel DTTC reviewer for year 2014 (abstract only) and 2015 \n Summary 14 years experiences in IC design automation. Developed/delivered/supported various custom design flows/solutions including RC extraction, analog-simulation, sram-compiler and high-voltage EOS/DRC. Individual contributor with in-depth technical knowledge as well as excellent in coordinating/prioritizing projects requirements with existing resources (was a technical leader/coach of 4 individuals from multiple organization across 3 different time zones). \n\u2022\tIn depth knowledge in custom design LVS, Parasitic Extraction, Circuit Simulation/Characterization, SRAM design automation and High-Voltage compliance checking solution. \n\u2022\tOwned and developed from scratch the full flow of High-Voltage solution to support 10nm, 14nm design activities (for all Intel products except 14nm wireless) including simulation, LVS, error checking and waiving condition/mechanism. (Involved tools: Calibre-PERC/LDL, ICV, ADE/intel-simulator) \n\u2022\tDeveloped and supported transistor level parasitic extraction flow for Intel chip design team. (Hercules/ICV/Calibre-StarRCXT/QRC/Intel Internal Parasitic Extraction Solution) \n\u2022\tDeveloped the 32nm/22nm memory compiler from scratch. \n\u2022\tIn depth understanding in Cadence Front-end and Back-End tool (DFII, netlisters, simulation, virtuoso layout editor). \n\u2022\tExcellent in programming and flow writing (PERL, SKILL, TCL, C-Shell, C++, QT) and tools integration. \n\u2022\tIntel DTTC reviewer for year 2014 (abstract only) and 2015 \n 14 years experiences in IC design automation. Developed/delivered/supported various custom design flows/solutions including RC extraction, analog-simulation, sram-compiler and high-voltage EOS/DRC. Individual contributor with in-depth technical knowledge as well as excellent in coordinating/prioritizing projects requirements with existing resources (was a technical leader/coach of 4 individuals from multiple organization across 3 different time zones). \n\u2022\tIn depth knowledge in custom design LVS, Parasitic Extraction, Circuit Simulation/Characterization, SRAM design automation and High-Voltage compliance checking solution. \n\u2022\tOwned and developed from scratch the full flow of High-Voltage solution to support 10nm, 14nm design activities (for all Intel products except 14nm wireless) including simulation, LVS, error checking and waiving condition/mechanism. (Involved tools: Calibre-PERC/LDL, ICV, ADE/intel-simulator) \n\u2022\tDeveloped and supported transistor level parasitic extraction flow for Intel chip design team. (Hercules/ICV/Calibre-StarRCXT/QRC/Intel Internal Parasitic Extraction Solution) \n\u2022\tDeveloped the 32nm/22nm memory compiler from scratch. \n\u2022\tIn depth understanding in Cadence Front-end and Back-End tool (DFII, netlisters, simulation, virtuoso layout editor). \n\u2022\tExcellent in programming and flow writing (PERL, SKILL, TCL, C-Shell, C++, QT) and tools integration. \n\u2022\tIntel DTTC reviewer for year 2014 (abstract only) and 2015 \n 14 years experiences in IC design automation. Developed/delivered/supported various custom design flows/solutions including RC extraction, analog-simulation, sram-compiler and high-voltage EOS/DRC. Individual contributor with in-depth technical knowledge as well as excellent in coordinating/prioritizing projects requirements with existing resources (was a technical leader/coach of 4 individuals from multiple organization across 3 different time zones). \n\u2022\tIn depth knowledge in custom design LVS, Parasitic Extraction, Circuit Simulation/Characterization, SRAM design automation and High-Voltage compliance checking solution. \n\u2022\tOwned and developed from scratch the full flow of High-Voltage solution to support 10nm, 14nm design activities (for all Intel products except 14nm wireless) including simulation, LVS, error checking and waiving condition/mechanism. (Involved tools: Calibre-PERC/LDL, ICV, ADE/intel-simulator) \n\u2022\tDeveloped and supported transistor level parasitic extraction flow for Intel chip design team. (Hercules/ICV/Calibre-StarRCXT/QRC/Intel Internal Parasitic Extraction Solution) \n\u2022\tDeveloped the 32nm/22nm memory compiler from scratch. \n\u2022\tIn depth understanding in Cadence Front-end and Back-End tool (DFII, netlisters, simulation, virtuoso layout editor). \n\u2022\tExcellent in programming and flow writing (PERL, SKILL, TCL, C-Shell, C++, QT) and tools integration. \n\u2022\tIntel DTTC reviewer for year 2014 (abstract only) and 2015 \n Experience Application and Solution Consultant Intel Corporation July 2015  \u2013 Present (2 months) Sr Staff Corporate Design Solutions Engineer Intel Corporation November 2013  \u2013  June 2015  (1 year 8 months) Penang, Malaysia High-Voltage solution owner/developer in CDS.  \n\u2022\tTook over new charter in establishing new high-voltage solution framework and solution for Intel new processes partnered with Intel QRE and MIG team. Drove and Developed single push button solution and algorithm for HV compliance checking solution. Sr. Staff Corporate Design Solutions Engineer Intel Corporation October 2011  \u2013  November 2013  (2 years 2 months) Penang, Malaysia Senior technical leader champions RC extraction solution from definition and methodology to development and deployment for DTS-CDS (Design Technology Services \u2013 Corporate Design Solutions) worldwide customers.  Sr. Staff Design Automation Engineer Intel Corporation October 2010  \u2013  October 2011  (1 year 1 month) Penang, Malaysia Hard IP (HIP) Parasitic Extraction owner for all 14nm/22nm/32nm/45nm process nodes. Partnered with DTS to enabled 14nm parasitic extraction flow and deployed to HIP 14nm and 22nm process nodes. Staff Design Automation Engineer Intel Corporation May 2008  \u2013  August 2010  (2 years 4 months) Penang, Malaysia Division Memory Compiler Owner. Developed from scratch the 32nm/22nm memory compiler and supported ASDG, DHG memory design activities. Helped in GPIO IO compiler initiative. Sr. Design Automation Engineer Intel Corporation May 2004  \u2013  May 2008  (4 years 1 month) penang, malaysia Division transistor level Parasitic Extraction owner. Responsible for IO and EBB RC extraction and post-layout simulation flow for all chipset projects across different processes (0.13u, 90n, 65n) Design Automation Engineer Intel Corporation May 2003  \u2013  May 2004  (1 year 1 month) penang, malaysia Flow developer for custom design entry. Responsible for new tools integration into home-developed cross site custom design flow as well as provided consultation to Project Design Automation Engineers. Developed/Suported tools covered ESD verification flow, Circuit Rule Checking. \n Project Design Automation Engineer Intel Corporation August 2001  \u2013  May 2003  (1 year 10 months) Penang, Malaysia Developed and supported tools for full custom IO/EBB circuit design in layout, schematic entry, and physical verification. Evaluated and integrated new design tools into design automation flow. \n\u2022\tSingle contact for all custom design flow issues for single project. \n\u2022\tSupported and provided enhancements to home developed data-management system. \n Application and Solution Consultant Intel Corporation July 2015  \u2013 Present (2 months) Application and Solution Consultant Intel Corporation July 2015  \u2013 Present (2 months) Sr Staff Corporate Design Solutions Engineer Intel Corporation November 2013  \u2013  June 2015  (1 year 8 months) Penang, Malaysia High-Voltage solution owner/developer in CDS.  \n\u2022\tTook over new charter in establishing new high-voltage solution framework and solution for Intel new processes partnered with Intel QRE and MIG team. Drove and Developed single push button solution and algorithm for HV compliance checking solution. Sr Staff Corporate Design Solutions Engineer Intel Corporation November 2013  \u2013  June 2015  (1 year 8 months) Penang, Malaysia High-Voltage solution owner/developer in CDS.  \n\u2022\tTook over new charter in establishing new high-voltage solution framework and solution for Intel new processes partnered with Intel QRE and MIG team. Drove and Developed single push button solution and algorithm for HV compliance checking solution. Sr. Staff Corporate Design Solutions Engineer Intel Corporation October 2011  \u2013  November 2013  (2 years 2 months) Penang, Malaysia Senior technical leader champions RC extraction solution from definition and methodology to development and deployment for DTS-CDS (Design Technology Services \u2013 Corporate Design Solutions) worldwide customers.  Sr. Staff Corporate Design Solutions Engineer Intel Corporation October 2011  \u2013  November 2013  (2 years 2 months) Penang, Malaysia Senior technical leader champions RC extraction solution from definition and methodology to development and deployment for DTS-CDS (Design Technology Services \u2013 Corporate Design Solutions) worldwide customers.  Sr. Staff Design Automation Engineer Intel Corporation October 2010  \u2013  October 2011  (1 year 1 month) Penang, Malaysia Hard IP (HIP) Parasitic Extraction owner for all 14nm/22nm/32nm/45nm process nodes. Partnered with DTS to enabled 14nm parasitic extraction flow and deployed to HIP 14nm and 22nm process nodes. Sr. Staff Design Automation Engineer Intel Corporation October 2010  \u2013  October 2011  (1 year 1 month) Penang, Malaysia Hard IP (HIP) Parasitic Extraction owner for all 14nm/22nm/32nm/45nm process nodes. Partnered with DTS to enabled 14nm parasitic extraction flow and deployed to HIP 14nm and 22nm process nodes. Staff Design Automation Engineer Intel Corporation May 2008  \u2013  August 2010  (2 years 4 months) Penang, Malaysia Division Memory Compiler Owner. Developed from scratch the 32nm/22nm memory compiler and supported ASDG, DHG memory design activities. Helped in GPIO IO compiler initiative. Staff Design Automation Engineer Intel Corporation May 2008  \u2013  August 2010  (2 years 4 months) Penang, Malaysia Division Memory Compiler Owner. Developed from scratch the 32nm/22nm memory compiler and supported ASDG, DHG memory design activities. Helped in GPIO IO compiler initiative. Sr. Design Automation Engineer Intel Corporation May 2004  \u2013  May 2008  (4 years 1 month) penang, malaysia Division transistor level Parasitic Extraction owner. Responsible for IO and EBB RC extraction and post-layout simulation flow for all chipset projects across different processes (0.13u, 90n, 65n) Sr. Design Automation Engineer Intel Corporation May 2004  \u2013  May 2008  (4 years 1 month) penang, malaysia Division transistor level Parasitic Extraction owner. Responsible for IO and EBB RC extraction and post-layout simulation flow for all chipset projects across different processes (0.13u, 90n, 65n) Design Automation Engineer Intel Corporation May 2003  \u2013  May 2004  (1 year 1 month) penang, malaysia Flow developer for custom design entry. Responsible for new tools integration into home-developed cross site custom design flow as well as provided consultation to Project Design Automation Engineers. Developed/Suported tools covered ESD verification flow, Circuit Rule Checking. \n Design Automation Engineer Intel Corporation May 2003  \u2013  May 2004  (1 year 1 month) penang, malaysia Flow developer for custom design entry. Responsible for new tools integration into home-developed cross site custom design flow as well as provided consultation to Project Design Automation Engineers. Developed/Suported tools covered ESD verification flow, Circuit Rule Checking. \n Project Design Automation Engineer Intel Corporation August 2001  \u2013  May 2003  (1 year 10 months) Penang, Malaysia Developed and supported tools for full custom IO/EBB circuit design in layout, schematic entry, and physical verification. Evaluated and integrated new design tools into design automation flow. \n\u2022\tSingle contact for all custom design flow issues for single project. \n\u2022\tSupported and provided enhancements to home developed data-management system. \n Project Design Automation Engineer Intel Corporation August 2001  \u2013  May 2003  (1 year 10 months) Penang, Malaysia Developed and supported tools for full custom IO/EBB circuit design in layout, schematic entry, and physical verification. Evaluated and integrated new design tools into design automation flow. \n\u2022\tSingle contact for all custom design flow issues for single project. \n\u2022\tSupported and provided enhancements to home developed data-management system. \n Languages English Professional working proficiency Chinese Native or bilingual proficiency Malay Professional working proficiency Hokkien (Fujian) Native or bilingual proficiency English Professional working proficiency Chinese Native or bilingual proficiency Malay Professional working proficiency Hokkien (Fujian) Native or bilingual proficiency English Professional working proficiency Chinese Native or bilingual proficiency Malay Professional working proficiency Hokkien (Fujian) Native or bilingual proficiency Professional working proficiency Native or bilingual proficiency Professional working proficiency Native or bilingual proficiency Skills VLSI ASIC SoC Parasitic Extraction StarRC EDA TCL C++ Verilog Debugging PERL IC CMOS Semiconductors Hercules Calibre-LVS Unix Programming Layout QRC IC Validator Cadence Analog Artist Cadence Virtuoso Cadence schematic... Post-Layout Simulation... Memory Compiler SRAM design and... Cadence Skill QT Calibre-PERC C Integrated Circuit... See 17+ \u00a0 \u00a0 See less Skills  VLSI ASIC SoC Parasitic Extraction StarRC EDA TCL C++ Verilog Debugging PERL IC CMOS Semiconductors Hercules Calibre-LVS Unix Programming Layout QRC IC Validator Cadence Analog Artist Cadence Virtuoso Cadence schematic... Post-Layout Simulation... Memory Compiler SRAM design and... Cadence Skill QT Calibre-PERC C Integrated Circuit... See 17+ \u00a0 \u00a0 See less VLSI ASIC SoC Parasitic Extraction StarRC EDA TCL C++ Verilog Debugging PERL IC CMOS Semiconductors Hercules Calibre-LVS Unix Programming Layout QRC IC Validator Cadence Analog Artist Cadence Virtuoso Cadence schematic... Post-Layout Simulation... Memory Compiler SRAM design and... Cadence Skill QT Calibre-PERC C Integrated Circuit... See 17+ \u00a0 \u00a0 See less VLSI ASIC SoC Parasitic Extraction StarRC EDA TCL C++ Verilog Debugging PERL IC CMOS Semiconductors Hercules Calibre-LVS Unix Programming Layout QRC IC Validator Cadence Analog Artist Cadence Virtuoso Cadence schematic... Post-Layout Simulation... Memory Compiler SRAM design and... Cadence Skill QT Calibre-PERC C Integrated Circuit... See 17+ \u00a0 \u00a0 See less Education University Technology of Malaysia Bachelor of Computer Engineering,  Electrical and Computer Engineering 1997  \u2013 2001 University Technology of Malaysia Bachelor of Computer Engineering,  Electrical and Computer Engineering 1997  \u2013 2001 University Technology of Malaysia Bachelor of Computer Engineering,  Electrical and Computer Engineering 1997  \u2013 2001 University Technology of Malaysia Bachelor of Computer Engineering,  Electrical and Computer Engineering 1997  \u2013 2001 "]}