

================================================================
== Vitis HLS Report for 'dense_latency_ap_fixed_16_6_5_3_0_ap_fixed_16_6_5_3_0_config10_s'
================================================================
* Date:           Wed Jul 10 16:50:40 2024

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu13p-flga2577-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  25.00 ns|  4.801 ns|     3.12 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|      0 ns|      0 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|      488|     -|
|FIFO                 |        -|      -|        -|        -|     -|
|Instance             |        -|     28|        0|      140|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        -|        -|     -|
|Register             |        -|      -|        -|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |        0|     28|        0|      628|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |        0|     ~0|        0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        0|     ~0|        0|       ~0|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    +---------------------------+---------------------+---------+----+---+----+-----+
    |          Instance         |        Module       | BRAM_18K| DSP| FF| LUT| URAM|
    +---------------------------+---------------------+---------+----+---+----+-----+
    |mul_16s_10ns_24_1_1_U2081  |mul_16s_10ns_24_1_1  |        0|   1|  0|   5|    0|
    |mul_16s_10ns_24_1_1_U2084  |mul_16s_10ns_24_1_1  |        0|   1|  0|   5|    0|
    |mul_16s_10ns_24_1_1_U2085  |mul_16s_10ns_24_1_1  |        0|   1|  0|   5|    0|
    |mul_16s_10ns_24_1_1_U2088  |mul_16s_10ns_24_1_1  |        0|   1|  0|   5|    0|
    |mul_16s_10ns_24_1_1_U2095  |mul_16s_10ns_24_1_1  |        0|   1|  0|   5|    0|
    |mul_16s_10ns_24_1_1_U2100  |mul_16s_10ns_24_1_1  |        0|   1|  0|   5|    0|
    |mul_16s_10ns_24_1_1_U2103  |mul_16s_10ns_24_1_1  |        0|   1|  0|   5|    0|
    |mul_16s_10ns_24_1_1_U2104  |mul_16s_10ns_24_1_1  |        0|   1|  0|   5|    0|
    |mul_16s_10s_24_1_1_U2080   |mul_16s_10s_24_1_1   |        0|   1|  0|   5|    0|
    |mul_16s_10s_24_1_1_U2082   |mul_16s_10s_24_1_1   |        0|   1|  0|   5|    0|
    |mul_16s_10s_24_1_1_U2086   |mul_16s_10s_24_1_1   |        0|   1|  0|   5|    0|
    |mul_16s_10s_24_1_1_U2087   |mul_16s_10s_24_1_1   |        0|   1|  0|   5|    0|
    |mul_16s_10s_24_1_1_U2089   |mul_16s_10s_24_1_1   |        0|   1|  0|   5|    0|
    |mul_16s_10s_24_1_1_U2092   |mul_16s_10s_24_1_1   |        0|   1|  0|   5|    0|
    |mul_16s_10s_24_1_1_U2094   |mul_16s_10s_24_1_1   |        0|   1|  0|   5|    0|
    |mul_16s_10s_24_1_1_U2096   |mul_16s_10s_24_1_1   |        0|   1|  0|   5|    0|
    |mul_16s_10s_24_1_1_U2099   |mul_16s_10s_24_1_1   |        0|   1|  0|   5|    0|
    |mul_16s_10s_24_1_1_U2101   |mul_16s_10s_24_1_1   |        0|   1|  0|   5|    0|
    |mul_16s_10s_24_1_1_U2102   |mul_16s_10s_24_1_1   |        0|   1|  0|   5|    0|
    |mul_16s_8s_24_1_1_U2079    |mul_16s_8s_24_1_1    |        0|   1|  0|   5|    0|
    |mul_16s_8s_24_1_1_U2093    |mul_16s_8s_24_1_1    |        0|   1|  0|   5|    0|
    |mul_16s_9ns_24_1_1_U2097   |mul_16s_9ns_24_1_1   |        0|   1|  0|   5|    0|
    |mul_16s_9ns_24_1_1_U2098   |mul_16s_9ns_24_1_1   |        0|   1|  0|   5|    0|
    |mul_16s_9ns_24_1_1_U2106   |mul_16s_9ns_24_1_1   |        0|   1|  0|   5|    0|
    |mul_16s_9s_24_1_1_U2083    |mul_16s_9s_24_1_1    |        0|   1|  0|   5|    0|
    |mul_16s_9s_24_1_1_U2090    |mul_16s_9s_24_1_1    |        0|   1|  0|   5|    0|
    |mul_16s_9s_24_1_1_U2091    |mul_16s_9s_24_1_1    |        0|   1|  0|   5|    0|
    |mul_16s_9s_24_1_1_U2105    |mul_16s_9s_24_1_1    |        0|   1|  0|   5|    0|
    +---------------------------+---------------------+---------+----+---+----+-----+
    |Total                      |                     |        0|  28|  0| 140|    0|
    +---------------------------+---------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+----+------------+------------+
    |add_ln58_2271_fu_4112_p2  |         +|   0|  0|  16|          15|          15|
    |add_ln58_2272_fu_4118_p2  |         +|   0|  0|  16|          15|          15|
    |add_ln58_2273_fu_4124_p2  |         +|   0|  0|  16|          15|          15|
    |add_ln58_2274_fu_4130_p2  |         +|   0|  0|  22|          15|          15|
    |add_ln58_2275_fu_4136_p2  |         +|   0|  0|  16|          15|          15|
    |add_ln58_2276_fu_4142_p2  |         +|   0|  0|  16|          15|          15|
    |add_ln58_2277_fu_4148_p2  |         +|   0|  0|  16|          15|          15|
    |add_ln58_2278_fu_4154_p2  |         +|   0|  0|  16|          15|          15|
    |add_ln58_2280_fu_4166_p2  |         +|   0|  0|  16|          15|          15|
    |add_ln58_2281_fu_4172_p2  |         +|   0|  0|  16|          15|          15|
    |add_ln58_2282_fu_4178_p2  |         +|   0|  0|  16|          15|          15|
    |add_ln58_2284_fu_4190_p2  |         +|   0|  0|  16|          15|          15|
    |add_ln58_2285_fu_4196_p2  |         +|   0|  0|  16|          15|          15|
    |add_ln58_2286_fu_4202_p2  |         +|   0|  0|  16|          15|          15|
    |add_ln58_2287_fu_4208_p2  |         +|   0|  0|  16|          15|          15|
    |add_ln58_2288_fu_4214_p2  |         +|   0|  0|  16|          15|          15|
    |add_ln58_2289_fu_4220_p2  |         +|   0|  0|  22|          15|          15|
    |add_ln58_2290_fu_4226_p2  |         +|   0|  0|  16|          15|          15|
    |add_ln58_2291_fu_4232_p2  |         +|   0|  0|  16|          15|          15|
    |add_ln58_2292_fu_4238_p2  |         +|   0|  0|  22|          15|          15|
    |add_ln58_2293_fu_4244_p2  |         +|   0|  0|  16|          15|          15|
    |add_ln58_2294_fu_4250_p2  |         +|   0|  0|  16|          15|          15|
    |add_ln58_fu_4106_p2       |         +|   0|  0|  22|          15|          15|
    |x_47_fu_4256_p2           |         +|   0|  0|  16|          15|          15|
    |x_48_fu_4160_p2           |         +|   0|  0|  16|          15|          15|
    |x_fu_4184_p2              |         +|   0|  0|  16|          15|          15|
    |sub_ln73_390_fu_4038_p2   |         -|   0|  0|  24|          24|          24|
    |sub_ln73_fu_4020_p2       |         -|   0|  0|  24|           1|          24|
    +--------------------------+----------+----+---+----+------------+------------+
    |Total                     |          |   0|  0| 488|         415|         438|
    +--------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+-------------+-----+-----+------------+-----------------------------------------------------------------------------+--------------+
|  RTL Ports  | Dir | Bits|  Protocol  |                                Source Object                                |    C Type    |
+-------------+-----+-----+------------+-----------------------------------------------------------------------------+--------------+
|ap_ready     |  out|    1|  ap_ctrl_hs|  dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config10>|  return value|
|ap_return_0  |  out|   16|  ap_ctrl_hs|  dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config10>|  return value|
|ap_return_1  |  out|   16|  ap_ctrl_hs|  dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config10>|  return value|
|ap_return_2  |  out|   16|  ap_ctrl_hs|  dense_latency<ap_fixed<16, 6, 5, 3, 0>, ap_fixed<16, 6, 5, 3, 0>, config10>|  return value|
|data_0_val   |   in|   16|     ap_none|                                                                   data_0_val|        scalar|
|data_1_val   |   in|   16|     ap_none|                                                                   data_1_val|        scalar|
|data_2_val   |   in|   16|     ap_none|                                                                   data_2_val|        scalar|
|data_3_val   |   in|   16|     ap_none|                                                                   data_3_val|        scalar|
|data_4_val   |   in|   16|     ap_none|                                                                   data_4_val|        scalar|
|data_5_val   |   in|   16|     ap_none|                                                                   data_5_val|        scalar|
|data_6_val   |   in|   16|     ap_none|                                                                   data_6_val|        scalar|
|data_7_val   |   in|   16|     ap_none|                                                                   data_7_val|        scalar|
|data_8_val   |   in|   16|     ap_none|                                                                   data_8_val|        scalar|
|data_9_val   |   in|   16|     ap_none|                                                                   data_9_val|        scalar|
|data_10_val  |   in|   16|     ap_none|                                                                  data_10_val|        scalar|
|data_11_val  |   in|   16|     ap_none|                                                                  data_11_val|        scalar|
|data_12_val  |   in|   16|     ap_none|                                                                  data_12_val|        scalar|
|data_13_val  |   in|   16|     ap_none|                                                                  data_13_val|        scalar|
|data_14_val  |   in|   16|     ap_none|                                                                  data_14_val|        scalar|
|data_15_val  |   in|   16|     ap_none|                                                                  data_15_val|        scalar|
+-------------+-----+-----+------------+-----------------------------------------------------------------------------+--------------+

