{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1508421011848 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.2 Build 602 07/19/2017 SJ Lite Edition " "Version 17.0.2 Build 602 07/19/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1508421011855 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Oct 19 15:50:11 2017 " "Processing started: Thu Oct 19 15:50:11 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1508421011855 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508421011855 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ECA1_Assignment1 -c ECA1_Assignment1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off ECA1_Assignment1 -c ECA1_Assignment1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508421011855 ""}
{ "Info" "IQCU_OPT_MODE_DESCRIPTION" "High Performance Effort timing performance increased compilation time " "High Performance Effort optimization mode selected -- timing performance will be prioritized at the potential cost of increased compilation time" {  } {  } 0 16303 "%1!s! optimization mode selected -- %2!s! will be prioritized at the potential cost of %3!s!" 0 0 "Analysis & Synthesis" 0 -1 1508421013301 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1508421013446 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "eca1_assignment1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file eca1_assignment1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ECA1_Assignment1-Behavioral " "Found design unit 1: ECA1_Assignment1-Behavioral" {  } { { "ECA1_Assignment1.vhd" "" { Text "C:/Users/Matthijs/Documents/UTwente/Quater_2(2017-1A)/Embedded_Computer_Architecture/Embedded_Computer_Architecture_Ex2_GIT/ECA1_Assignment1.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508421038092 ""} { "Info" "ISGN_ENTITY_NAME" "1 ECA1_Assignment1 " "Found entity 1: ECA1_Assignment1" {  } { { "ECA1_Assignment1.vhd" "" { Text "C:/Users/Matthijs/Documents/UTwente/Quater_2(2017-1A)/Embedded_Computer_Architecture/Embedded_Computer_Architecture_Ex2_GIT/ECA1_Assignment1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508421038092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508421038092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/uart.vhd 2 1 " "Found 2 design units, including 1 entities, in source file uart/synthesis/uart.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 uart-rtl " "Found design unit 1: uart-rtl" {  } { { "uart/synthesis/uart.vhd" "" { Text "C:/Users/Matthijs/Documents/UTwente/Quater_2(2017-1A)/Embedded_Computer_Architecture/Embedded_Computer_Architecture_Ex2_GIT/uart/synthesis/uart.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508421038100 ""} { "Info" "ISGN_ENTITY_NAME" "1 uart " "Found entity 1: uart" {  } { { "uart/synthesis/uart.vhd" "" { Text "C:/Users/Matthijs/Documents/UTwente/Quater_2(2017-1A)/Embedded_Computer_Architecture/Embedded_Computer_Architecture_Ex2_GIT/uart/synthesis/uart.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508421038100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508421038100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file uart/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "uart/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/Matthijs/Documents/UTwente/Quater_2(2017-1A)/Embedded_Computer_Architecture/Embedded_Computer_Architecture_Ex2_GIT/uart/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508421038108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508421038108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file uart/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "uart/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/Matthijs/Documents/UTwente/Quater_2(2017-1A)/Embedded_Computer_Architecture/Embedded_Computer_Architecture_Ex2_GIT/uart/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508421038114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508421038114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/uart_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart/synthesis/submodules/uart_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_irq_mapper " "Found entity 1: uart_irq_mapper" {  } { { "uart/synthesis/submodules/uart_irq_mapper.sv" "" { Text "C:/Users/Matthijs/Documents/UTwente/Quater_2(2017-1A)/Embedded_Computer_Architecture/Embedded_Computer_Architecture_Ex2_GIT/uart/synthesis/submodules/uart_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508421038119 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508421038119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/uart_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file uart/synthesis/submodules/uart_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_mm_interconnect_0 " "Found entity 1: uart_mm_interconnect_0" {  } { { "uart/synthesis/submodules/uart_mm_interconnect_0.v" "" { Text "C:/Users/Matthijs/Documents/UTwente/Quater_2(2017-1A)/Embedded_Computer_Architecture/Embedded_Computer_Architecture_Ex2_GIT/uart/synthesis/submodules/uart_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508421038134 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508421038134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/uart_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file uart/synthesis/submodules/uart_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_mm_interconnect_0_avalon_st_adapter " "Found entity 1: uart_mm_interconnect_0_avalon_st_adapter" {  } { { "uart/synthesis/submodules/uart_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/Matthijs/Documents/UTwente/Quater_2(2017-1A)/Embedded_Computer_Architecture/Embedded_Computer_Architecture_Ex2_GIT/uart/synthesis/submodules/uart_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508421038140 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508421038140 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/uart_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart/synthesis/submodules/uart_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: uart_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "uart/synthesis/submodules/uart_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/Matthijs/Documents/UTwente/Quater_2(2017-1A)/Embedded_Computer_Architecture/Embedded_Computer_Architecture_Ex2_GIT/uart/synthesis/submodules/uart_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508421038146 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508421038146 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/uart_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart/synthesis/submodules/uart_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_mm_interconnect_0_rsp_mux_001 " "Found entity 1: uart_mm_interconnect_0_rsp_mux_001" {  } { { "uart/synthesis/submodules/uart_mm_interconnect_0_rsp_mux_001.sv" "" { Text "C:/Users/Matthijs/Documents/UTwente/Quater_2(2017-1A)/Embedded_Computer_Architecture/Embedded_Computer_Architecture_Ex2_GIT/uart/synthesis/submodules/uart_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508421038152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508421038152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file uart/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "uart/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Matthijs/Documents/UTwente/Quater_2(2017-1A)/Embedded_Computer_Architecture/Embedded_Computer_Architecture_Ex2_GIT/uart/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508421038158 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "uart/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/Matthijs/Documents/UTwente/Quater_2(2017-1A)/Embedded_Computer_Architecture/Embedded_Computer_Architecture_Ex2_GIT/uart/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508421038158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508421038158 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/uart_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart/synthesis/submodules/uart_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_mm_interconnect_0_rsp_mux " "Found entity 1: uart_mm_interconnect_0_rsp_mux" {  } { { "uart/synthesis/submodules/uart_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/Matthijs/Documents/UTwente/Quater_2(2017-1A)/Embedded_Computer_Architecture/Embedded_Computer_Architecture_Ex2_GIT/uart/synthesis/submodules/uart_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508421038165 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508421038165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/uart_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart/synthesis/submodules/uart_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_mm_interconnect_0_rsp_demux " "Found entity 1: uart_mm_interconnect_0_rsp_demux" {  } { { "uart/synthesis/submodules/uart_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/Matthijs/Documents/UTwente/Quater_2(2017-1A)/Embedded_Computer_Architecture/Embedded_Computer_Architecture_Ex2_GIT/uart/synthesis/submodules/uart_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508421038170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508421038170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/uart_mm_interconnect_0_cmd_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart/synthesis/submodules/uart_mm_interconnect_0_cmd_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_mm_interconnect_0_cmd_mux_001 " "Found entity 1: uart_mm_interconnect_0_cmd_mux_001" {  } { { "uart/synthesis/submodules/uart_mm_interconnect_0_cmd_mux_001.sv" "" { Text "C:/Users/Matthijs/Documents/UTwente/Quater_2(2017-1A)/Embedded_Computer_Architecture/Embedded_Computer_Architecture_Ex2_GIT/uart/synthesis/submodules/uart_mm_interconnect_0_cmd_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508421038177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508421038177 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/uart_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart/synthesis/submodules/uart_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_mm_interconnect_0_cmd_mux " "Found entity 1: uart_mm_interconnect_0_cmd_mux" {  } { { "uart/synthesis/submodules/uart_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/Matthijs/Documents/UTwente/Quater_2(2017-1A)/Embedded_Computer_Architecture/Embedded_Computer_Architecture_Ex2_GIT/uart/synthesis/submodules/uart_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508421038182 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508421038182 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/uart_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart/synthesis/submodules/uart_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_mm_interconnect_0_cmd_demux_001 " "Found entity 1: uart_mm_interconnect_0_cmd_demux_001" {  } { { "uart/synthesis/submodules/uart_mm_interconnect_0_cmd_demux_001.sv" "" { Text "C:/Users/Matthijs/Documents/UTwente/Quater_2(2017-1A)/Embedded_Computer_Architecture/Embedded_Computer_Architecture_Ex2_GIT/uart/synthesis/submodules/uart_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508421038188 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508421038188 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/uart_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart/synthesis/submodules/uart_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_mm_interconnect_0_cmd_demux " "Found entity 1: uart_mm_interconnect_0_cmd_demux" {  } { { "uart/synthesis/submodules/uart_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/Matthijs/Documents/UTwente/Quater_2(2017-1A)/Embedded_Computer_Architecture/Embedded_Computer_Architecture_Ex2_GIT/uart/synthesis/submodules/uart_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508421038193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508421038193 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel uart_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at uart_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "uart/synthesis/submodules/uart_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/Matthijs/Documents/UTwente/Quater_2(2017-1A)/Embedded_Computer_Architecture/Embedded_Computer_Architecture_Ex2_GIT/uart/synthesis/submodules/uart_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1508421038198 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel uart_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at uart_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "uart/synthesis/submodules/uart_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/Matthijs/Documents/UTwente/Quater_2(2017-1A)/Embedded_Computer_Architecture/Embedded_Computer_Architecture_Ex2_GIT/uart/synthesis/submodules/uart_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1508421038199 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/uart_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file uart/synthesis/submodules/uart_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_mm_interconnect_0_router_003_default_decode " "Found entity 1: uart_mm_interconnect_0_router_003_default_decode" {  } { { "uart/synthesis/submodules/uart_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/Matthijs/Documents/UTwente/Quater_2(2017-1A)/Embedded_Computer_Architecture/Embedded_Computer_Architecture_Ex2_GIT/uart/synthesis/submodules/uart_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508421038201 ""} { "Info" "ISGN_ENTITY_NAME" "2 uart_mm_interconnect_0_router_003 " "Found entity 2: uart_mm_interconnect_0_router_003" {  } { { "uart/synthesis/submodules/uart_mm_interconnect_0_router_003.sv" "" { Text "C:/Users/Matthijs/Documents/UTwente/Quater_2(2017-1A)/Embedded_Computer_Architecture/Embedded_Computer_Architecture_Ex2_GIT/uart/synthesis/submodules/uart_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508421038201 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508421038201 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel uart_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at uart_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "uart/synthesis/submodules/uart_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Matthijs/Documents/UTwente/Quater_2(2017-1A)/Embedded_Computer_Architecture/Embedded_Computer_Architecture_Ex2_GIT/uart/synthesis/submodules/uart_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1508421038205 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel uart_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at uart_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "uart/synthesis/submodules/uart_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Matthijs/Documents/UTwente/Quater_2(2017-1A)/Embedded_Computer_Architecture/Embedded_Computer_Architecture_Ex2_GIT/uart/synthesis/submodules/uart_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1508421038206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/uart_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file uart/synthesis/submodules/uart_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_mm_interconnect_0_router_002_default_decode " "Found entity 1: uart_mm_interconnect_0_router_002_default_decode" {  } { { "uart/synthesis/submodules/uart_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Matthijs/Documents/UTwente/Quater_2(2017-1A)/Embedded_Computer_Architecture/Embedded_Computer_Architecture_Ex2_GIT/uart/synthesis/submodules/uart_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508421038208 ""} { "Info" "ISGN_ENTITY_NAME" "2 uart_mm_interconnect_0_router_002 " "Found entity 2: uart_mm_interconnect_0_router_002" {  } { { "uart/synthesis/submodules/uart_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/Matthijs/Documents/UTwente/Quater_2(2017-1A)/Embedded_Computer_Architecture/Embedded_Computer_Architecture_Ex2_GIT/uart/synthesis/submodules/uart_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508421038208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508421038208 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel uart_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at uart_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "uart/synthesis/submodules/uart_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/Matthijs/Documents/UTwente/Quater_2(2017-1A)/Embedded_Computer_Architecture/Embedded_Computer_Architecture_Ex2_GIT/uart/synthesis/submodules/uart_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1508421038213 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel uart_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at uart_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "uart/synthesis/submodules/uart_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/Matthijs/Documents/UTwente/Quater_2(2017-1A)/Embedded_Computer_Architecture/Embedded_Computer_Architecture_Ex2_GIT/uart/synthesis/submodules/uart_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1508421038213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/uart_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file uart/synthesis/submodules/uart_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_mm_interconnect_0_router_001_default_decode " "Found entity 1: uart_mm_interconnect_0_router_001_default_decode" {  } { { "uart/synthesis/submodules/uart_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/Matthijs/Documents/UTwente/Quater_2(2017-1A)/Embedded_Computer_Architecture/Embedded_Computer_Architecture_Ex2_GIT/uart/synthesis/submodules/uart_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508421038215 ""} { "Info" "ISGN_ENTITY_NAME" "2 uart_mm_interconnect_0_router_001 " "Found entity 2: uart_mm_interconnect_0_router_001" {  } { { "uart/synthesis/submodules/uart_mm_interconnect_0_router_001.sv" "" { Text "C:/Users/Matthijs/Documents/UTwente/Quater_2(2017-1A)/Embedded_Computer_Architecture/Embedded_Computer_Architecture_Ex2_GIT/uart/synthesis/submodules/uart_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508421038215 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508421038215 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel uart_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at uart_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "uart/synthesis/submodules/uart_mm_interconnect_0_router.sv" "" { Text "C:/Users/Matthijs/Documents/UTwente/Quater_2(2017-1A)/Embedded_Computer_Architecture/Embedded_Computer_Architecture_Ex2_GIT/uart/synthesis/submodules/uart_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1508421038219 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel uart_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at uart_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "uart/synthesis/submodules/uart_mm_interconnect_0_router.sv" "" { Text "C:/Users/Matthijs/Documents/UTwente/Quater_2(2017-1A)/Embedded_Computer_Architecture/Embedded_Computer_Architecture_Ex2_GIT/uart/synthesis/submodules/uart_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1508421038220 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/uart_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file uart/synthesis/submodules/uart_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 uart_mm_interconnect_0_router_default_decode " "Found entity 1: uart_mm_interconnect_0_router_default_decode" {  } { { "uart/synthesis/submodules/uart_mm_interconnect_0_router.sv" "" { Text "C:/Users/Matthijs/Documents/UTwente/Quater_2(2017-1A)/Embedded_Computer_Architecture/Embedded_Computer_Architecture_Ex2_GIT/uart/synthesis/submodules/uart_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508421038222 ""} { "Info" "ISGN_ENTITY_NAME" "2 uart_mm_interconnect_0_router " "Found entity 2: uart_mm_interconnect_0_router" {  } { { "uart/synthesis/submodules/uart_mm_interconnect_0_router.sv" "" { Text "C:/Users/Matthijs/Documents/UTwente/Quater_2(2017-1A)/Embedded_Computer_Architecture/Embedded_Computer_Architecture_Ex2_GIT/uart/synthesis/submodules/uart_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508421038222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508421038222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file uart/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "uart/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/Matthijs/Documents/UTwente/Quater_2(2017-1A)/Embedded_Computer_Architecture/Embedded_Computer_Architecture_Ex2_GIT/uart/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508421038231 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508421038231 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "uart/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/Matthijs/Documents/UTwente/Quater_2(2017-1A)/Embedded_Computer_Architecture/Embedded_Computer_Architecture_Ex2_GIT/uart/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508421038240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508421038240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "uart/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/Matthijs/Documents/UTwente/Quater_2(2017-1A)/Embedded_Computer_Architecture/Embedded_Computer_Architecture_Ex2_GIT/uart/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508421038246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508421038246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "uart/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "C:/Users/Matthijs/Documents/UTwente/Quater_2(2017-1A)/Embedded_Computer_Architecture/Embedded_Computer_Architecture_Ex2_GIT/uart/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508421038253 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508421038253 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "uart/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/Matthijs/Documents/UTwente/Quater_2(2017-1A)/Embedded_Computer_Architecture/Embedded_Computer_Architecture_Ex2_GIT/uart/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508421038260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508421038260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file uart/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "uart/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "C:/Users/Matthijs/Documents/UTwente/Quater_2(2017-1A)/Embedded_Computer_Architecture/Embedded_Computer_Architecture_Ex2_GIT/uart/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508421038268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508421038268 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/uart_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file uart/synthesis/submodules/uart_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_onchip_memory2_0 " "Found entity 1: uart_onchip_memory2_0" {  } { { "uart/synthesis/submodules/uart_onchip_memory2_0.v" "" { Text "C:/Users/Matthijs/Documents/UTwente/Quater_2(2017-1A)/Embedded_Computer_Architecture/Embedded_Computer_Architecture_Ex2_GIT/uart/synthesis/submodules/uart_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508421038275 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508421038275 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/uart_nios2_gen2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file uart/synthesis/submodules/uart_nios2_gen2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_nios2_gen2_0 " "Found entity 1: uart_nios2_gen2_0" {  } { { "uart/synthesis/submodules/uart_nios2_gen2_0.v" "" { Text "C:/Users/Matthijs/Documents/UTwente/Quater_2(2017-1A)/Embedded_Computer_Architecture/Embedded_Computer_Architecture_Ex2_GIT/uart/synthesis/submodules/uart_nios2_gen2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508421038280 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508421038280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/uart_nios2_gen2_0_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file uart/synthesis/submodules/uart_nios2_gen2_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_nios2_gen2_0_cpu_register_bank_a_module " "Found entity 1: uart_nios2_gen2_0_cpu_register_bank_a_module" {  } { { "uart/synthesis/submodules/uart_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Matthijs/Documents/UTwente/Quater_2(2017-1A)/Embedded_Computer_Architecture/Embedded_Computer_Architecture_Ex2_GIT/uart/synthesis/submodules/uart_nios2_gen2_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508421038321 ""} { "Info" "ISGN_ENTITY_NAME" "2 uart_nios2_gen2_0_cpu_register_bank_b_module " "Found entity 2: uart_nios2_gen2_0_cpu_register_bank_b_module" {  } { { "uart/synthesis/submodules/uart_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Matthijs/Documents/UTwente/Quater_2(2017-1A)/Embedded_Computer_Architecture/Embedded_Computer_Architecture_Ex2_GIT/uart/synthesis/submodules/uart_nios2_gen2_0_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508421038321 ""} { "Info" "ISGN_ENTITY_NAME" "3 uart_nios2_gen2_0_cpu_nios2_oci_debug " "Found entity 3: uart_nios2_gen2_0_cpu_nios2_oci_debug" {  } { { "uart/synthesis/submodules/uart_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Matthijs/Documents/UTwente/Quater_2(2017-1A)/Embedded_Computer_Architecture/Embedded_Computer_Architecture_Ex2_GIT/uart/synthesis/submodules/uart_nios2_gen2_0_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508421038321 ""} { "Info" "ISGN_ENTITY_NAME" "4 uart_nios2_gen2_0_cpu_nios2_oci_break " "Found entity 4: uart_nios2_gen2_0_cpu_nios2_oci_break" {  } { { "uart/synthesis/submodules/uart_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Matthijs/Documents/UTwente/Quater_2(2017-1A)/Embedded_Computer_Architecture/Embedded_Computer_Architecture_Ex2_GIT/uart/synthesis/submodules/uart_nios2_gen2_0_cpu.v" 295 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508421038321 ""} { "Info" "ISGN_ENTITY_NAME" "5 uart_nios2_gen2_0_cpu_nios2_oci_xbrk " "Found entity 5: uart_nios2_gen2_0_cpu_nios2_oci_xbrk" {  } { { "uart/synthesis/submodules/uart_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Matthijs/Documents/UTwente/Quater_2(2017-1A)/Embedded_Computer_Architecture/Embedded_Computer_Architecture_Ex2_GIT/uart/synthesis/submodules/uart_nios2_gen2_0_cpu.v" 588 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508421038321 ""} { "Info" "ISGN_ENTITY_NAME" "6 uart_nios2_gen2_0_cpu_nios2_oci_dbrk " "Found entity 6: uart_nios2_gen2_0_cpu_nios2_oci_dbrk" {  } { { "uart/synthesis/submodules/uart_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Matthijs/Documents/UTwente/Quater_2(2017-1A)/Embedded_Computer_Architecture/Embedded_Computer_Architecture_Ex2_GIT/uart/synthesis/submodules/uart_nios2_gen2_0_cpu.v" 795 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508421038321 ""} { "Info" "ISGN_ENTITY_NAME" "7 uart_nios2_gen2_0_cpu_nios2_oci_itrace " "Found entity 7: uart_nios2_gen2_0_cpu_nios2_oci_itrace" {  } { { "uart/synthesis/submodules/uart_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Matthijs/Documents/UTwente/Quater_2(2017-1A)/Embedded_Computer_Architecture/Embedded_Computer_Architecture_Ex2_GIT/uart/synthesis/submodules/uart_nios2_gen2_0_cpu.v" 982 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508421038321 ""} { "Info" "ISGN_ENTITY_NAME" "8 uart_nios2_gen2_0_cpu_nios2_oci_td_mode " "Found entity 8: uart_nios2_gen2_0_cpu_nios2_oci_td_mode" {  } { { "uart/synthesis/submodules/uart_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Matthijs/Documents/UTwente/Quater_2(2017-1A)/Embedded_Computer_Architecture/Embedded_Computer_Architecture_Ex2_GIT/uart/synthesis/submodules/uart_nios2_gen2_0_cpu.v" 1115 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508421038321 ""} { "Info" "ISGN_ENTITY_NAME" "9 uart_nios2_gen2_0_cpu_nios2_oci_dtrace " "Found entity 9: uart_nios2_gen2_0_cpu_nios2_oci_dtrace" {  } { { "uart/synthesis/submodules/uart_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Matthijs/Documents/UTwente/Quater_2(2017-1A)/Embedded_Computer_Architecture/Embedded_Computer_Architecture_Ex2_GIT/uart/synthesis/submodules/uart_nios2_gen2_0_cpu.v" 1183 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508421038321 ""} { "Info" "ISGN_ENTITY_NAME" "10 uart_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: uart_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "uart/synthesis/submodules/uart_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Matthijs/Documents/UTwente/Quater_2(2017-1A)/Embedded_Computer_Architecture/Embedded_Computer_Architecture_Ex2_GIT/uart/synthesis/submodules/uart_nios2_gen2_0_cpu.v" 1265 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508421038321 ""} { "Info" "ISGN_ENTITY_NAME" "11 uart_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: uart_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "uart/synthesis/submodules/uart_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Matthijs/Documents/UTwente/Quater_2(2017-1A)/Embedded_Computer_Architecture/Embedded_Computer_Architecture_Ex2_GIT/uart/synthesis/submodules/uart_nios2_gen2_0_cpu.v" 1337 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508421038321 ""} { "Info" "ISGN_ENTITY_NAME" "12 uart_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: uart_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "uart/synthesis/submodules/uart_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Matthijs/Documents/UTwente/Quater_2(2017-1A)/Embedded_Computer_Architecture/Embedded_Computer_Architecture_Ex2_GIT/uart/synthesis/submodules/uart_nios2_gen2_0_cpu.v" 1380 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508421038321 ""} { "Info" "ISGN_ENTITY_NAME" "13 uart_nios2_gen2_0_cpu_nios2_oci_fifo " "Found entity 13: uart_nios2_gen2_0_cpu_nios2_oci_fifo" {  } { { "uart/synthesis/submodules/uart_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Matthijs/Documents/UTwente/Quater_2(2017-1A)/Embedded_Computer_Architecture/Embedded_Computer_Architecture_Ex2_GIT/uart/synthesis/submodules/uart_nios2_gen2_0_cpu.v" 1427 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508421038321 ""} { "Info" "ISGN_ENTITY_NAME" "14 uart_nios2_gen2_0_cpu_nios2_oci_pib " "Found entity 14: uart_nios2_gen2_0_cpu_nios2_oci_pib" {  } { { "uart/synthesis/submodules/uart_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Matthijs/Documents/UTwente/Quater_2(2017-1A)/Embedded_Computer_Architecture/Embedded_Computer_Architecture_Ex2_GIT/uart/synthesis/submodules/uart_nios2_gen2_0_cpu.v" 1913 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508421038321 ""} { "Info" "ISGN_ENTITY_NAME" "15 uart_nios2_gen2_0_cpu_nios2_oci_im " "Found entity 15: uart_nios2_gen2_0_cpu_nios2_oci_im" {  } { { "uart/synthesis/submodules/uart_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Matthijs/Documents/UTwente/Quater_2(2017-1A)/Embedded_Computer_Architecture/Embedded_Computer_Architecture_Ex2_GIT/uart/synthesis/submodules/uart_nios2_gen2_0_cpu.v" 1936 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508421038321 ""} { "Info" "ISGN_ENTITY_NAME" "16 uart_nios2_gen2_0_cpu_nios2_performance_monitors " "Found entity 16: uart_nios2_gen2_0_cpu_nios2_performance_monitors" {  } { { "uart/synthesis/submodules/uart_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Matthijs/Documents/UTwente/Quater_2(2017-1A)/Embedded_Computer_Architecture/Embedded_Computer_Architecture_Ex2_GIT/uart/synthesis/submodules/uart_nios2_gen2_0_cpu.v" 2006 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508421038321 ""} { "Info" "ISGN_ENTITY_NAME" "17 uart_nios2_gen2_0_cpu_nios2_avalon_reg " "Found entity 17: uart_nios2_gen2_0_cpu_nios2_avalon_reg" {  } { { "uart/synthesis/submodules/uart_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Matthijs/Documents/UTwente/Quater_2(2017-1A)/Embedded_Computer_Architecture/Embedded_Computer_Architecture_Ex2_GIT/uart/synthesis/submodules/uart_nios2_gen2_0_cpu.v" 2023 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508421038321 ""} { "Info" "ISGN_ENTITY_NAME" "18 uart_nios2_gen2_0_cpu_ociram_sp_ram_module " "Found entity 18: uart_nios2_gen2_0_cpu_ociram_sp_ram_module" {  } { { "uart/synthesis/submodules/uart_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Matthijs/Documents/UTwente/Quater_2(2017-1A)/Embedded_Computer_Architecture/Embedded_Computer_Architecture_Ex2_GIT/uart/synthesis/submodules/uart_nios2_gen2_0_cpu.v" 2116 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508421038321 ""} { "Info" "ISGN_ENTITY_NAME" "19 uart_nios2_gen2_0_cpu_nios2_ocimem " "Found entity 19: uart_nios2_gen2_0_cpu_nios2_ocimem" {  } { { "uart/synthesis/submodules/uart_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Matthijs/Documents/UTwente/Quater_2(2017-1A)/Embedded_Computer_Architecture/Embedded_Computer_Architecture_Ex2_GIT/uart/synthesis/submodules/uart_nios2_gen2_0_cpu.v" 2181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508421038321 ""} { "Info" "ISGN_ENTITY_NAME" "20 uart_nios2_gen2_0_cpu_nios2_oci " "Found entity 20: uart_nios2_gen2_0_cpu_nios2_oci" {  } { { "uart/synthesis/submodules/uart_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Matthijs/Documents/UTwente/Quater_2(2017-1A)/Embedded_Computer_Architecture/Embedded_Computer_Architecture_Ex2_GIT/uart/synthesis/submodules/uart_nios2_gen2_0_cpu.v" 2362 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508421038321 ""} { "Info" "ISGN_ENTITY_NAME" "21 uart_nios2_gen2_0_cpu " "Found entity 21: uart_nios2_gen2_0_cpu" {  } { { "uart/synthesis/submodules/uart_nios2_gen2_0_cpu.v" "" { Text "C:/Users/Matthijs/Documents/UTwente/Quater_2(2017-1A)/Embedded_Computer_Architecture/Embedded_Computer_Architecture_Ex2_GIT/uart/synthesis/submodules/uart_nios2_gen2_0_cpu.v" 2834 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508421038321 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508421038321 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/uart_nios2_gen2_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file uart/synthesis/submodules/uart_nios2_gen2_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_nios2_gen2_0_cpu_debug_slave_sysclk " "Found entity 1: uart_nios2_gen2_0_cpu_debug_slave_sysclk" {  } { { "uart/synthesis/submodules/uart_nios2_gen2_0_cpu_debug_slave_sysclk.v" "" { Text "C:/Users/Matthijs/Documents/UTwente/Quater_2(2017-1A)/Embedded_Computer_Architecture/Embedded_Computer_Architecture_Ex2_GIT/uart/synthesis/submodules/uart_nios2_gen2_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508421038329 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508421038329 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/uart_nios2_gen2_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file uart/synthesis/submodules/uart_nios2_gen2_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_nios2_gen2_0_cpu_debug_slave_tck " "Found entity 1: uart_nios2_gen2_0_cpu_debug_slave_tck" {  } { { "uart/synthesis/submodules/uart_nios2_gen2_0_cpu_debug_slave_tck.v" "" { Text "C:/Users/Matthijs/Documents/UTwente/Quater_2(2017-1A)/Embedded_Computer_Architecture/Embedded_Computer_Architecture_Ex2_GIT/uart/synthesis/submodules/uart_nios2_gen2_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508421038335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508421038335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/uart_nios2_gen2_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file uart/synthesis/submodules/uart_nios2_gen2_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_nios2_gen2_0_cpu_debug_slave_wrapper " "Found entity 1: uart_nios2_gen2_0_cpu_debug_slave_wrapper" {  } { { "uart/synthesis/submodules/uart_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "C:/Users/Matthijs/Documents/UTwente/Quater_2(2017-1A)/Embedded_Computer_Architecture/Embedded_Computer_Architecture_Ex2_GIT/uart/synthesis/submodules/uart_nios2_gen2_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508421038341 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508421038341 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/uart_nios2_gen2_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file uart/synthesis/submodules/uart_nios2_gen2_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_nios2_gen2_0_cpu_test_bench " "Found entity 1: uart_nios2_gen2_0_cpu_test_bench" {  } { { "uart/synthesis/submodules/uart_nios2_gen2_0_cpu_test_bench.v" "" { Text "C:/Users/Matthijs/Documents/UTwente/Quater_2(2017-1A)/Embedded_Computer_Architecture/Embedded_Computer_Architecture_Ex2_GIT/uart/synthesis/submodules/uart_nios2_gen2_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508421038348 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508421038348 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart/synthesis/submodules/uart_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file uart/synthesis/submodules/uart_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 uart_jtag_uart_0_sim_scfifo_w " "Found entity 1: uart_jtag_uart_0_sim_scfifo_w" {  } { { "uart/synthesis/submodules/uart_jtag_uart_0.v" "" { Text "C:/Users/Matthijs/Documents/UTwente/Quater_2(2017-1A)/Embedded_Computer_Architecture/Embedded_Computer_Architecture_Ex2_GIT/uart/synthesis/submodules/uart_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508421038357 ""} { "Info" "ISGN_ENTITY_NAME" "2 uart_jtag_uart_0_scfifo_w " "Found entity 2: uart_jtag_uart_0_scfifo_w" {  } { { "uart/synthesis/submodules/uart_jtag_uart_0.v" "" { Text "C:/Users/Matthijs/Documents/UTwente/Quater_2(2017-1A)/Embedded_Computer_Architecture/Embedded_Computer_Architecture_Ex2_GIT/uart/synthesis/submodules/uart_jtag_uart_0.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508421038357 ""} { "Info" "ISGN_ENTITY_NAME" "3 uart_jtag_uart_0_sim_scfifo_r " "Found entity 3: uart_jtag_uart_0_sim_scfifo_r" {  } { { "uart/synthesis/submodules/uart_jtag_uart_0.v" "" { Text "C:/Users/Matthijs/Documents/UTwente/Quater_2(2017-1A)/Embedded_Computer_Architecture/Embedded_Computer_Architecture_Ex2_GIT/uart/synthesis/submodules/uart_jtag_uart_0.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508421038357 ""} { "Info" "ISGN_ENTITY_NAME" "4 uart_jtag_uart_0_scfifo_r " "Found entity 4: uart_jtag_uart_0_scfifo_r" {  } { { "uart/synthesis/submodules/uart_jtag_uart_0.v" "" { Text "C:/Users/Matthijs/Documents/UTwente/Quater_2(2017-1A)/Embedded_Computer_Architecture/Embedded_Computer_Architecture_Ex2_GIT/uart/synthesis/submodules/uart_jtag_uart_0.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508421038357 ""} { "Info" "ISGN_ENTITY_NAME" "5 uart_jtag_uart_0 " "Found entity 5: uart_jtag_uart_0" {  } { { "uart/synthesis/submodules/uart_jtag_uart_0.v" "" { Text "C:/Users/Matthijs/Documents/UTwente/Quater_2(2017-1A)/Embedded_Computer_Architecture/Embedded_Computer_Architecture_Ex2_GIT/uart/synthesis/submodules/uart_jtag_uart_0.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1508421038357 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508421038357 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ECA1_Assignment1 " "Elaborating entity \"ECA1_Assignment1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1508421038516 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "outputDataReady ECA1_Assignment1.vhd(8) " "VHDL Signal Declaration warning at ECA1_Assignment1.vhd(8): used implicit default value for signal \"outputDataReady\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ECA1_Assignment1.vhd" "" { Text "C:/Users/Matthijs/Documents/UTwente/Quater_2(2017-1A)/Embedded_Computer_Architecture/Embedded_Computer_Architecture_Ex2_GIT/ECA1_Assignment1.vhd" 8 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1508421038519 "|ECA1_Assignment1"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "result ECA1_Assignment1.vhd(20) " "Verilog HDL or VHDL warning at ECA1_Assignment1.vhd(20): object \"result\" assigned a value but never read" {  } { { "ECA1_Assignment1.vhd" "" { Text "C:/Users/Matthijs/Documents/UTwente/Quater_2(2017-1A)/Embedded_Computer_Architecture/Embedded_Computer_Architecture_Ex2_GIT/ECA1_Assignment1.vhd" 20 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1508421038540 "|ECA1_Assignment1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "procCycles ECA1_Assignment1.vhd(62) " "VHDL Process Statement warning at ECA1_Assignment1.vhd(62): signal \"procCycles\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ECA1_Assignment1.vhd" "" { Text "C:/Users/Matthijs/Documents/UTwente/Quater_2(2017-1A)/Embedded_Computer_Architecture/Embedded_Computer_Architecture_Ex2_GIT/ECA1_Assignment1.vhd" 62 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1508421038612 "|ECA1_Assignment1"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "procCycles ECA1_Assignment1.vhd(82) " "VHDL Process Statement warning at ECA1_Assignment1.vhd(82): signal \"procCycles\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ECA1_Assignment1.vhd" "" { Text "C:/Users/Matthijs/Documents/UTwente/Quater_2(2017-1A)/Embedded_Computer_Architecture/Embedded_Computer_Architecture_Ex2_GIT/ECA1_Assignment1.vhd" 82 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1508421038642 "|ECA1_Assignment1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "resultSum ECA1_Assignment1.vhd(59) " "VHDL Process Statement warning at ECA1_Assignment1.vhd(59): inferring latch(es) for signal or variable \"resultSum\", which holds its previous value in one or more paths through the process" {  } { { "ECA1_Assignment1.vhd" "" { Text "C:/Users/Matthijs/Documents/UTwente/Quater_2(2017-1A)/Embedded_Computer_Architecture/Embedded_Computer_Architecture_Ex2_GIT/ECA1_Assignment1.vhd" 59 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1508421038642 "|ECA1_Assignment1"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "matrix1 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"matrix1\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1508421039326 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "matrix2 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"matrix2\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1508421039326 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "result " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"result\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1508421039326 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "outputDataReady GND " "Pin \"outputDataReady\" is stuck at GND" {  } { { "ECA1_Assignment1.vhd" "" { Text "C:/Users/Matthijs/Documents/UTwente/Quater_2(2017-1A)/Embedded_Computer_Architecture/Embedded_Computer_Architecture_Ex2_GIT/ECA1_Assignment1.vhd" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1508421040506 "|ECA1_Assignment1|outputDataReady"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1508421040506 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_avalon_sc_fifo 23 " "Ignored 23 assignments for entity \"altera_avalon_sc_fifo\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1508421040530 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_merlin_master_agent 64 " "Ignored 64 assignments for entity \"altera_merlin_master_agent\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1508421040531 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_merlin_master_translator 55 " "Ignored 55 assignments for entity \"altera_merlin_master_translator\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1508421040531 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_merlin_slave_agent 53 " "Ignored 53 assignments for entity \"altera_merlin_slave_agent\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1508421040531 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_merlin_slave_translator 68 " "Ignored 68 assignments for entity \"altera_merlin_slave_translator\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1508421040531 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altera_reset_controller 35 " "Ignored 35 assignments for entity \"altera_reset_controller\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1508421040531 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "uart 16 " "Ignored 16 assignments for entity \"uart\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1508421040531 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "uart_irq_mapper 14 " "Ignored 14 assignments for entity \"uart_irq_mapper\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1508421040531 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "uart_jtag_uart_0 24 " "Ignored 24 assignments for entity \"uart_jtag_uart_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1508421040532 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "uart_mm_interconnect_0 12 " "Ignored 12 assignments for entity \"uart_mm_interconnect_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1508421040532 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "uart_mm_interconnect_0_avalon_st_adapter 32 " "Ignored 32 assignments for entity \"uart_mm_interconnect_0_avalon_st_adapter\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1508421040532 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "uart_mm_interconnect_0_avalon_st_adapter_error_adapter_0 19 " "Ignored 19 assignments for entity \"uart_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1508421040532 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "uart_mm_interconnect_0_cmd_demux 17 " "Ignored 17 assignments for entity \"uart_mm_interconnect_0_cmd_demux\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1508421040532 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "uart_mm_interconnect_0_cmd_demux_001 17 " "Ignored 17 assignments for entity \"uart_mm_interconnect_0_cmd_demux_001\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1508421040532 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "uart_mm_interconnect_0_cmd_mux 19 " "Ignored 19 assignments for entity \"uart_mm_interconnect_0_cmd_mux\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1508421040532 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "uart_mm_interconnect_0_cmd_mux_001 19 " "Ignored 19 assignments for entity \"uart_mm_interconnect_0_cmd_mux_001\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1508421040532 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "uart_mm_interconnect_0_router 36 " "Ignored 36 assignments for entity \"uart_mm_interconnect_0_router\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1508421040533 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "uart_mm_interconnect_0_router_001 36 " "Ignored 36 assignments for entity \"uart_mm_interconnect_0_router_001\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1508421040533 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "uart_mm_interconnect_0_router_002 36 " "Ignored 36 assignments for entity \"uart_mm_interconnect_0_router_002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1508421040533 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "uart_mm_interconnect_0_router_003 36 " "Ignored 36 assignments for entity \"uart_mm_interconnect_0_router_003\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1508421040533 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "uart_mm_interconnect_0_rsp_demux 17 " "Ignored 17 assignments for entity \"uart_mm_interconnect_0_rsp_demux\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1508421040533 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "uart_mm_interconnect_0_rsp_mux 19 " "Ignored 19 assignments for entity \"uart_mm_interconnect_0_rsp_mux\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1508421040533 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "uart_mm_interconnect_0_rsp_mux_001 19 " "Ignored 19 assignments for entity \"uart_mm_interconnect_0_rsp_mux_001\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1508421040533 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "uart_nios2_gen2_0 149 " "Ignored 149 assignments for entity \"uart_nios2_gen2_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1508421040533 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "uart_nios2_gen2_0_cpu 179 " "Ignored 179 assignments for entity \"uart_nios2_gen2_0_cpu\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1508421040533 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "uart_onchip_memory2_0 36 " "Ignored 36 assignments for entity \"uart_onchip_memory2_0\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1508421040534 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Matthijs/Documents/UTwente/Quater_2(2017-1A)/Embedded_Computer_Architecture/Embedded_Computer_Architecture_Ex2_GIT/output_files/ECA1_Assignment1.map.smsg " "Generated suppressed messages file C:/Users/Matthijs/Documents/UTwente/Quater_2(2017-1A)/Embedded_Computer_Architecture/Embedded_Computer_Architecture_Ex2_GIT/output_files/ECA1_Assignment1.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1508421040648 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1508421044809 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1508421044809 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "ECA1_Assignment1.vhd" "" { Text "C:/Users/Matthijs/Documents/UTwente/Quater_2(2017-1A)/Embedded_Computer_Architecture/Embedded_Computer_Architecture_Ex2_GIT/ECA1_Assignment1.vhd" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1508421044934 "|ECA1_Assignment1|clk"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1508421044934 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2 " "Implemented 2 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1508421044934 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1508421044934 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1508421044934 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 35 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 35 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "783 " "Peak virtual memory: 783 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1508421045040 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Oct 19 15:50:45 2017 " "Processing ended: Thu Oct 19 15:50:45 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1508421045040 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:34 " "Elapsed time: 00:00:34" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1508421045040 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:11 " "Total CPU time (on all processors): 00:01:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1508421045040 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1508421045040 ""}
