// Copyright (c) 2026 Advanced Micro Devices, Inc.
// SPDX-License-Identifier: MIT

#include "cdna5_sim_test_common.h"
#include "decode_test_util.h"
#include "rocjitsu/isa/arch/amdgpu/generated/cdna5/execution_backend.h"
#include "rocjitsu/isa/arch/amdgpu/generated/cdna5/isa_features.h"
#include "rocjitsu/isa/arch/amdgpu/generated/cdna5/vbuffer.h"
#include "rocjitsu/isa/arch/amdgpu/shared/fp_mode.h"
#include "rocjitsu/isa/arch/amdgpu/shared/gfx12_cache_flags.h"
#include "rocjitsu/isa/arch/amdgpu/shared/mma_exec.h"
#include "rocjitsu/isa/target_provider.h"
#include "rocjitsu/vm/plugins/execution_plugin_group.h"

#include <cfenv>
#include <span>

#if defined(__x86_64__) || defined(_M_X64) || defined(__i386__)
#include <xmmintrin.h>
#endif

namespace {

using namespace rocjitsu;
using namespace rocjitsu::test::cdna5;

class ForceScalarGuard {
public:
  ForceScalarGuard() : original_(util::force_scalar()) {}
  ~ForceScalarGuard() { util::set_force_scalar_for_testing(original_); }

private:
  bool original_;
};

class VgprReadRecorder final : public ExecutionPlugin {
public:
  VgprReadRecorder() : ExecutionPlugin("vgpr_read_recorder") {}

  void onAmdgpuReadVgprLanes(const amdgpu::Wavefront *, uint32_t, uint64_t, uint8_t) override {
    ++read_count;
  }

  uint32_t read_count = 0;
};

class MemoryAccessRecorder final : public ExecutionPlugin {
public:
  MemoryAccessRecorder() : ExecutionPlugin("memory_access_recorder") {}

  bool observes_memory_routing() const override { return true; }

  void onAmdgpuMemoryAccessRouted(const amdgpu::MemoryAccessObservation &access) override {
    mnemonic = access.mnemonic;
    active_lane_mask = access.active_lane_mask;
    architectural_exec_lane_mask = access.architectural_exec_lane_mask;
    valid_lane_mask = access.valid_lane_mask;
    request_lane_mask = access.request_lane_mask;
    addresses.assign(access.addresses.begin(), access.addresses.end());
  }

  std::string mnemonic;
  uint64_t active_lane_mask = 0;
  uint64_t architectural_exec_lane_mask = 0;
  uint64_t valid_lane_mask = 0;
  uint64_t request_lane_mask = 0;
  std::vector<uint64_t> addresses;
};

class Gfx1250MemoryTestCu
    : public amdgpu::IsaExecComputeUnit<simdojo::ExecMode::FUNCTIONAL, cdna5::Isa> {
public:
  using Base = amdgpu::IsaExecComputeUnit<simdojo::ExecMode::FUNCTIONAL, cdna5::Isa>;

  Gfx1250MemoryTestCu(std::string name, const amdgpu::ComputeUnitCore::Config &config,
                      amdgpu::GpuMemory *memory, amdgpu::L2Cache *l2)
      : Base(std::move(name), config, memory, l2) {
    l2->set_backing_memory(memory);
    set_memory(memory);
    set_l2(l2);
  }

  void execute_and_route(std::unique_ptr<Instruction> instruction, amdgpu::Wavefront &wave) {
    EXPECT_TRUE(execute_instruction(instruction.get(), wave).succeeded());
    if (instruction->is_memory_op())
      route_memory_inst(instruction.release(), wave);
  }
};

class HostFenvGuard {
public:
  HostFenvGuard() : saved_(std::fegetenv(&environment_) == 0) {}
  ~HostFenvGuard() {
    if (saved_)
      std::fesetenv(&environment_);
  }

private:
  std::fenv_t environment_{};
  bool saved_;
};

#if defined(__x86_64__) || defined(_M_X64) || defined(__i386__)
class HostMxcsrGuard {
public:
  HostMxcsrGuard() : saved_(_mm_getcsr()) {}
  ~HostMxcsrGuard() { _mm_setcsr(saved_); }

private:
  uint32_t saved_;
};
#elif defined(__aarch64__)
class HostFpcrGuard {
public:
  HostFpcrGuard() : saved_(amdgpu::fp_mode::detail::read_fpcr()) {}
  ~HostFpcrGuard() { amdgpu::fp_mode::detail::write_fpcr(saved_); }

private:
  uint64_t saved_;
};
#endif

TEST(Gfx1250ExecutionTest, GlobalTransposePromotesNonzeroExecToAllWave32Lanes) {
  amdgpu::GpuMemory memory("gfx1250_transpose_memory");
  amdgpu::L2Cache l2("gfx1250_transpose_l2");
  amdgpu::ComputeUnitCore::Config config{};
  config.arch = ROCJITSU_CODE_ARCH_CDNA5;
  config.target = ROCJITSU_CODE_TARGET_GFX1250;
  config.num_wf_slots = 1;
  config.sgprs_per_wf = kGfx1250ScalarSlots;
  config.vgprs_per_wf = 64;
  config.lds_size_kb = kGfx1250LdsSizeKb;
  auto compute_unit =
      std::make_unique<Gfx1250MemoryTestCu>("gfx1250_transpose_cu", config, &memory, &l2);

  auto plugin_group = std::make_shared<ExecutionPluginGroup>(PluginSinkConfig{});
  auto recorder = std::make_unique<MemoryAccessRecorder>();
  auto *recorder_ptr = recorder.get();
  ASSERT_TRUE(plugin_group->add(std::move(recorder)));
  compute_unit->set_plugin_group(plugin_group);

  auto *wave = compute_unit->dispatch_wf(0, 0, config.sgprs_per_wf, config.vgprs_per_wf);
  ASSERT_NE(wave, nullptr);
  ASSERT_EQ(wave->wf_size(), 32u);
  constexpr uint64_t kArchitecturalExec = uint64_t{1} << 5;
  constexpr uint64_t kBaseAddress = 0x4000;
  wave->set_exec(kArchitecturalExec);
  write_wave_sgpr(*compute_unit, *wave, 0, static_cast<uint32_t>(kBaseAddress));
  write_wave_sgpr(*compute_unit, *wave, 1, static_cast<uint32_t>(kBaseAddress >> 32));
  for (uint32_t lane = 0; lane < wave->wf_size(); ++lane)
    compute_unit->write_vgpr(wave->vgpr_alloc().base, lane, lane * 16);

  const auto words =
      cdna5::build_vglobal(cdna5::kGlobalLoadTr4B64Vglobal, {.saddr = 0, .vdst = 8, .vaddr = 0});
  auto load = decode_gfx1250(words, "global_load_tr4_b64");
  ASSERT_NE(load, nullptr);
  compute_unit->execute_and_route(std::move(load), *wave);

  constexpr uint64_t kWave32Mask = 0xFFFF'FFFFULL;
  EXPECT_EQ(recorder_ptr->mnemonic, "global_load_tr4_b64");
  EXPECT_EQ(recorder_ptr->active_lane_mask, kWave32Mask);
  EXPECT_EQ(recorder_ptr->architectural_exec_lane_mask, kArchitecturalExec);
  EXPECT_EQ(recorder_ptr->valid_lane_mask, kWave32Mask);
  EXPECT_EQ(recorder_ptr->request_lane_mask, kWave32Mask);
  ASSERT_EQ(recorder_ptr->addresses.size(), wave->wf_size());
  EXPECT_EQ(recorder_ptr->addresses.front(), kBaseAddress);
  EXPECT_EQ(recorder_ptr->addresses.back(), kBaseAddress + 31 * 16);
}

TEST(Gfx1250ExecutionTest, GlobalTransposePreservesZeroExecAndDestination) {
  amdgpu::GpuMemory memory("gfx1250_zero_exec_transpose_memory");
  amdgpu::L2Cache l2("gfx1250_zero_exec_transpose_l2");
  amdgpu::ComputeUnitCore::Config config{};
  config.arch = ROCJITSU_CODE_ARCH_CDNA5;
  config.target = ROCJITSU_CODE_TARGET_GFX1250;
  config.num_wf_slots = 1;
  config.sgprs_per_wf = kGfx1250ScalarSlots;
  config.vgprs_per_wf = 64;
  config.lds_size_kb = kGfx1250LdsSizeKb;
  auto compute_unit =
      std::make_unique<Gfx1250MemoryTestCu>("gfx1250_zero_exec_transpose_cu", config, &memory, &l2);

  auto plugin_group = std::make_shared<ExecutionPluginGroup>(PluginSinkConfig{});
  auto recorder = std::make_unique<MemoryAccessRecorder>();
  auto *recorder_ptr = recorder.get();
  ASSERT_TRUE(plugin_group->add(std::move(recorder)));
  compute_unit->set_plugin_group(plugin_group);

  auto *wave = compute_unit->dispatch_wf(0, 0, config.sgprs_per_wf, config.vgprs_per_wf);
  ASSERT_NE(wave, nullptr);
  ASSERT_EQ(wave->wf_size(), 32u);
  constexpr uint64_t kBaseAddress = 0x4000;
  constexpr uint32_t kDestination = 8;
  constexpr uint32_t kSentinel = 0xA5A5'5A5Au;
  wave->set_exec(0);
  write_wave_sgpr(*compute_unit, *wave, 0, static_cast<uint32_t>(kBaseAddress));
  write_wave_sgpr(*compute_unit, *wave, 1, static_cast<uint32_t>(kBaseAddress >> 32));
  for (uint32_t lane = 0; lane < wave->wf_size(); ++lane) {
    compute_unit->write_vgpr(wave->vgpr_alloc().base, lane, lane * 16);
    compute_unit->write_vgpr(wave->vgpr_alloc().base + kDestination, lane, kSentinel);
    compute_unit->write_vgpr(wave->vgpr_alloc().base + kDestination + 1, lane, kSentinel);
  }

  const auto words = cdna5::build_vglobal(cdna5::kGlobalLoadTr4B64Vglobal,
                                          {.saddr = 0, .vdst = kDestination, .vaddr = 0});
  auto load = decode_gfx1250(words, "global_load_tr4_b64");
  ASSERT_NE(load, nullptr);
  compute_unit->execute_and_route(std::move(load), *wave);

  EXPECT_EQ(recorder_ptr->mnemonic, "global_load_tr4_b64");
  EXPECT_EQ(recorder_ptr->active_lane_mask, 0u);
  EXPECT_EQ(recorder_ptr->architectural_exec_lane_mask, 0u);
  EXPECT_EQ(recorder_ptr->valid_lane_mask, 0u);
  EXPECT_EQ(recorder_ptr->request_lane_mask, 0u);
  for (uint32_t lane = 0; lane < wave->wf_size(); ++lane) {
    EXPECT_EQ(compute_unit->read_vgpr(wave->vgpr_alloc().base + kDestination, lane), kSentinel);
    EXPECT_EQ(compute_unit->read_vgpr(wave->vgpr_alloc().base + kDestination + 1, lane), kSentinel);
  }
}

TEST(FpModePolicyTest, F16OmodFollowsProfileDenormIeeeAndPackedRules) {
  using amdgpu::fp_mode::effective_f16_omod;

  // Older promoted VOP3 packed FMAC supports OMOD, but the ordinary older
  // DENORM/IEEE gates still apply.
  EXPECT_EQ(effective_f16_omod(ROCJITSU_CODE_ARCH_CDNA4, 0, false, true, 1), 1u);
  EXPECT_EQ(effective_f16_omod(ROCJITSU_CODE_ARCH_CDNA4, 2, false, true, 1), 0u);
  EXPECT_EQ(effective_f16_omod(ROCJITSU_CODE_ARCH_CDNA4, 0, true, true, 1), 0u);

  // GFX11+ explicitly ignores OMOD for packed F16 results.
  EXPECT_EQ(effective_f16_omod(ROCJITSU_CODE_ARCH_RDNA3, 0, false, true, 1), 0u);
  EXPECT_EQ(effective_f16_omod(ROCJITSU_CODE_ARCH_RDNA4, 0, false, true, 1), 0u);
  EXPECT_EQ(effective_f16_omod(ROCJITSU_CODE_ARCH_CDNA5, 0, false, true, 1), 0u);

  // Ordinary F16 on older profiles uses the DENORM/IEEE gates. GFX12 and
  // gfx1250 allow OMOD regardless of those two mode settings.
  EXPECT_EQ(effective_f16_omod(ROCJITSU_CODE_ARCH_RDNA3, 0, false, false, 3), 3u);
  EXPECT_EQ(effective_f16_omod(ROCJITSU_CODE_ARCH_RDNA3, 3, false, false, 3), 0u);
  EXPECT_EQ(effective_f16_omod(ROCJITSU_CODE_ARCH_RDNA3, 0, true, false, 3), 0u);
  EXPECT_EQ(effective_f16_omod(ROCJITSU_CODE_ARCH_RDNA4, 3, true, false, 3), 3u);
  EXPECT_EQ(effective_f16_omod(ROCJITSU_CODE_ARCH_CDNA5, 3, true, false, 3), 3u);
}

TEST(FpModePolicyTest, F32ToBf16RoundHonorsMode) {
  const auto convert = [](uint32_t bits, uint32_t round_mode) {
    return amdgpu::fp_mode::detail::f32_to_bf16_round(std::bit_cast<float>(bits), round_mode);
  };

  for (uint32_t mode = 0; mode < 4; ++mode) {
    EXPECT_EQ(convert(0x3f800000u, mode), 0x3f80u); // Exact.
    EXPECT_EQ(convert(0x7f800000u, mode), 0x7f80u); // Infinity.
    EXPECT_EQ(convert(0x7f800001u, mode), 0x7f81u); // Preserve a low-payload NaN.
  }

  EXPECT_EQ(convert(0x3f808001u, 0), 0x3f81u);
  EXPECT_EQ(convert(0x3f808001u, 1), 0x3f81u);
  EXPECT_EQ(convert(0x3f808001u, 2), 0x3f80u);
  EXPECT_EQ(convert(0x3f808001u, 3), 0x3f80u);

  EXPECT_EQ(convert(0xbf808001u, 0), 0xbf81u);
  EXPECT_EQ(convert(0xbf808001u, 1), 0xbf80u);
  EXPECT_EQ(convert(0xbf808001u, 2), 0xbf81u);
  EXPECT_EQ(convert(0xbf808001u, 3), 0xbf80u);

  EXPECT_EQ(convert(0x7f7fffffu, 0), 0x7f80u);
  EXPECT_EQ(convert(0x7f7fffffu, 1), 0x7f80u);
  EXPECT_EQ(convert(0x7f7fffffu, 2), 0x7f7fu);
  EXPECT_EQ(convert(0x7f7fffffu, 3), 0x7f7fu);
}

TEST(FpModePolicyTest, ActiveOmodFlushesSubnormalsAndCanonicalizesZero) {
  using amdgpu::fp_mode::finalize_omod_bf16;
  using amdgpu::fp_mode::finalize_omod_f16;
  using amdgpu::fp_mode::finalize_omod_f32;
  using amdgpu::fp_mode::finalize_omod_f64;

  EXPECT_EQ(finalize_omod_f16(0x0001u, 1), 0u);
  EXPECT_EQ(finalize_omod_f16(0x8001u, 1), 0u);
  EXPECT_EQ(finalize_omod_f16(0x8000u, 1), 0u);
  EXPECT_EQ(finalize_omod_f16(0x8001u, 0), 0x8001u);

  EXPECT_EQ(finalize_omod_bf16(0x0001u, 1), 0u);
  EXPECT_EQ(finalize_omod_bf16(0x8001u, 1), 0u);
  EXPECT_EQ(finalize_omod_bf16(0x8000u, 1), 0u);
  EXPECT_EQ(finalize_omod_bf16(0x8001u, 0), 0x8001u);

  EXPECT_EQ(std::bit_cast<uint32_t>(finalize_omod_f32(std::bit_cast<float>(0x00000001u), 1)), 0u);
  EXPECT_EQ(std::bit_cast<uint32_t>(finalize_omod_f32(std::bit_cast<float>(0x80000001u), 1)), 0u);
  EXPECT_EQ(std::bit_cast<uint32_t>(finalize_omod_f32(-0.0f, 1)), 0u);
  EXPECT_EQ(std::bit_cast<uint32_t>(finalize_omod_f32(std::bit_cast<float>(0x80000001u), 0)),
            0x80000001u);

  EXPECT_EQ(std::bit_cast<uint64_t>(finalize_omod_f64(std::bit_cast<double>(uint64_t{1}), 1)), 0u);
  EXPECT_EQ(
      std::bit_cast<uint64_t>(finalize_omod_f64(std::bit_cast<double>(0x8000000000000001ULL), 1)),
      0u);
  EXPECT_EQ(std::bit_cast<uint64_t>(finalize_omod_f64(-0.0, 1)), 0u);
  EXPECT_EQ(
      std::bit_cast<uint64_t>(finalize_omod_f64(std::bit_cast<double>(0x8000000000000001ULL), 0)),
      0x8000000000000001ULL);
}

TEST(Gfx1250ExecutionTest, GenericF16OmodStaysActiveAndFinalizesWithIeeeDenormMode) {
  ForceScalarGuard guard;
  for (uint32_t scalar = 0; scalar < 2; ++scalar) {
    util::set_force_scalar_for_testing(scalar != 0);
    Gfx1250Sim sim;
    auto *cu = sim.cu();
    auto *wf = cu->dispatch_wf(0, 0, kGfx1250ScalarSlots, 32);
    ASSERT_NE(wf, nullptr);
    wf->set_exec(0x3u);
    wf->set_mode_raw((3u << 6) | amdgpu::Wavefront::IEEE_BIT);
    const uint32_t base = wf->vgpr_alloc().base;
    cu->write_vgpr(base + 0, 0, 0x00000400u); // Minimum normal F16.
    cu->write_vgpr(base + 0, 1, 0x00008000u); // Negative zero.
    cu->write_vgpr(base + 1, 0, 0u);
    cu->write_vgpr(base + 1, 1, 0u);

    const auto words = cdna5::build_vop3(
        cdna5::kVAddF16Vop3, {.vdst = 2, .src0 = 256, .src1 = 257, .src2 = 0, .omod = 3});
    cdna5::VAddF16Vop3 inst(words.data());
    inst.execute_impl(*wf);

    // Dividing the minimum normal by two produces a subnormal, which active
    // OMOD flushes even though output denormals and IEEE mode are enabled.
    EXPECT_EQ(cu->read_vgpr(base + 2, 0), 0u) << "scalar " << scalar;
    EXPECT_EQ(cu->read_vgpr(base + 2, 1), 0u) << "scalar " << scalar;
  }
}

TEST(Gfx1250ExecutionTest, Vop3IntegerClampSaturatesBeforeNarrowing) {
  ForceScalarGuard guard;
  for (uint32_t scalar = 0; scalar < 2; ++scalar) {
    util::set_force_scalar_for_testing(scalar != 0);
    Gfx1250Sim sim;
    auto *cu = sim.cu();
    auto *wf = cu->dispatch_wf(0, 0, kGfx1250ScalarSlots, 32);
    ASSERT_NE(wf, nullptr);
    wf->set_exec(1u);
    const uint32_t base = wf->vgpr_alloc().base;

    // Exact instruction from ROCm/rocm-systems#10760:
    // v_sub_nc_u32 v4, v4, 4 clamp
    cu->write_vgpr(base + 4, 0, 1u);
    constexpr std::array<uint32_t, 2> kIssueInstruction = {0xd5268004u, 0x02010904u};
    auto decoder = Decoder::create(ROCJITSU_CODE_ARCH_CDNA5);
    ASSERT_NE(decoder, nullptr);
    std::unique_ptr<Instruction> issue_inst(decode_valid(*decoder, kIssueInstruction.data()));
    ASSERT_NE(issue_inst, nullptr);
    EXPECT_EQ(issue_inst->mnemonic(), "v_sub_nc_u32");
    issue_inst->execute(*issue_inst, wf);
    EXPECT_EQ(cu->read_vgpr(base + 4, 0), 0u) << "scalar " << scalar;

    struct TestCase {
      uint16_t opcode;
      uint32_t lhs;
      uint32_t rhs;
      uint32_t expected;
    };
    constexpr std::array<TestCase, 12> kBoundaryCases = {{
        {cdna5::kVAddNcU32Vop3, UINT32_MAX, 1u, UINT32_MAX},
        {cdna5::kVSubNcU32Vop3, 7u, 3u, 4u},
        {cdna5::kVSubrevNcU32Vop3, 3u, 7u, 4u},
        {cdna5::kVSubrevNcU32Vop3, 7u, 3u, 0u},
        {cdna5::kVAddNcI32Vop3, static_cast<uint32_t>(INT32_MAX), 1u,
         static_cast<uint32_t>(INT32_MAX)},
        {cdna5::kVAddNcI32Vop3, static_cast<uint32_t>(INT32_MIN), static_cast<uint32_t>(-1),
         static_cast<uint32_t>(INT32_MIN)},
        {cdna5::kVSubNcI32Vop3, static_cast<uint32_t>(INT32_MIN), 1u,
         static_cast<uint32_t>(INT32_MIN)},
        {cdna5::kVSubNcI32Vop3, static_cast<uint32_t>(INT32_MAX), static_cast<uint32_t>(-1),
         static_cast<uint32_t>(INT32_MAX)},
        {cdna5::kVAddNcU16Vop3, UINT16_MAX, 1u, UINT16_MAX},
        {cdna5::kVSubNcU16Vop3, 0u, 1u, 0u},
        {cdna5::kVAddNcI16Vop3, static_cast<uint16_t>(INT16_MAX), 1u,
         static_cast<uint16_t>(INT16_MAX)},
        {cdna5::kVSubNcI16Vop3, static_cast<uint16_t>(INT16_MIN), 1u,
         static_cast<uint16_t>(INT16_MIN)},
    }};
    for (const auto &test : kBoundaryCases) {
      cu->write_vgpr(base + 0, 0, test.lhs);
      cu->write_vgpr(base + 1, 0, test.rhs);
      cu->write_vgpr(base + 2, 0, 0u);
      const auto words =
          cdna5::build_vop3(test.opcode, {.vdst = 2, .clamp = 1, .src0 = 256, .src1 = 257});
      std::unique_ptr<Instruction> inst(decode_valid(*decoder, words.data()));
      ASSERT_NE(inst, nullptr);
      inst->execute(*inst, wf);
      EXPECT_EQ(cu->read_vgpr(base + 2, 0), test.expected) << "scalar " << scalar;
    }

    // CLAMP=0 retains the architectural modulo result.
    cu->write_vgpr(base + 0, 0, UINT32_MAX);
    cu->write_vgpr(base + 1, 0, 1u);
    const auto wrap_words =
        cdna5::build_vop3(cdna5::kVAddNcU32Vop3, {.vdst = 2, .src0 = 256, .src1 = 257});
    cdna5::VAddNcU32Vop3 wrap_inst(wrap_words.data());
    wrap_inst.execute_impl(*wf);
    EXPECT_EQ(cu->read_vgpr(base + 2, 0), 0u) << "scalar " << scalar;
  }
}

TEST(Gfx1250ExecutionTest, Vop3IntegerMultiplyAccumulateClampSaturatesExactResult) {
  ForceScalarGuard guard;
  struct TestCase {
    uint16_t opcode;
    uint32_t src0;
    uint32_t src1;
    uint32_t src2;
    uint32_t expected;
    bool clamp = true;
  };
  constexpr std::array kCases{
      TestCase{cdna5::kVMulU32U24Vop3, 0x00ffffffu, 0x00ffffffu, 0u, UINT32_MAX},
      TestCase{cdna5::kVMulI32I24Vop3, 0x007fffffu, 0x007fffffu, 0u,
               static_cast<uint32_t>(INT32_MAX)},
      TestCase{cdna5::kVMulI32I24Vop3, 0x00800000u, 257u, 0u, static_cast<uint32_t>(INT32_MIN)},
      TestCase{cdna5::kVMadU32U24Vop3, 0x00ffffffu, 0x00ffffffu, UINT32_MAX, UINT32_MAX},
      TestCase{cdna5::kVMadI32I24Vop3, 0x007fffffu, 0x007fffffu, static_cast<uint32_t>(INT32_MAX),
               static_cast<uint32_t>(INT32_MAX)},
      TestCase{cdna5::kVMadI32I24Vop3, 0x00800000u, 256u, UINT32_MAX,
               static_cast<uint32_t>(INT32_MIN)},
      TestCase{cdna5::kVMadI32I24Vop3, 0x00800000u, 256u, UINT32_MAX,
               static_cast<uint32_t>(INT32_MAX), false},
      TestCase{cdna5::kVMadU16Vop3, UINT16_MAX, UINT16_MAX, UINT16_MAX, UINT16_MAX},
      TestCase{cdna5::kVMadI16Vop3, static_cast<uint16_t>(INT16_MAX),
               static_cast<uint16_t>(INT16_MAX), static_cast<uint16_t>(INT16_MAX),
               static_cast<uint16_t>(INT16_MAX)},
      TestCase{cdna5::kVMadI16Vop3, static_cast<uint16_t>(INT16_MIN), 2u, static_cast<uint16_t>(-1),
               static_cast<uint16_t>(INT16_MIN)},
      TestCase{cdna5::kVMadU32U16Vop3, UINT16_MAX, UINT16_MAX, UINT32_MAX, UINT32_MAX},
      TestCase{cdna5::kVMadI32I16Vop3, static_cast<uint16_t>(INT16_MAX),
               static_cast<uint16_t>(INT16_MAX), static_cast<uint32_t>(INT32_MAX),
               static_cast<uint32_t>(INT32_MAX)},
      TestCase{cdna5::kVMadI32I16Vop3, static_cast<uint16_t>(INT16_MIN),
               static_cast<uint16_t>(INT16_MAX), static_cast<uint32_t>(INT32_MIN),
               static_cast<uint32_t>(INT32_MIN)},
      TestCase{cdna5::kVAddMaxI32Vop3, static_cast<uint32_t>(INT32_MAX), 1u,
               static_cast<uint32_t>(INT32_MIN), static_cast<uint32_t>(INT32_MAX)},
      TestCase{cdna5::kVAddMaxI32Vop3, static_cast<uint32_t>(INT32_MAX), 1u,
               static_cast<uint32_t>(INT32_MIN), static_cast<uint32_t>(INT32_MAX), false},
      TestCase{cdna5::kVAddMaxU32Vop3, UINT32_MAX, 1u, 0u, UINT32_MAX},
      TestCase{cdna5::kVAddMaxU32Vop3, UINT32_MAX, 1u, 0u, UINT32_MAX, false},
      TestCase{cdna5::kVAddMinI32Vop3, static_cast<uint32_t>(INT32_MIN), static_cast<uint32_t>(-1),
               static_cast<uint32_t>(INT32_MAX), static_cast<uint32_t>(INT32_MIN)},
      TestCase{cdna5::kVAddMinI32Vop3, static_cast<uint32_t>(INT32_MIN), static_cast<uint32_t>(-1),
               static_cast<uint32_t>(INT32_MAX), static_cast<uint32_t>(INT32_MIN), false},
      TestCase{cdna5::kVAddMinU32Vop3, UINT32_MAX, 1u, UINT32_MAX, UINT32_MAX},
      TestCase{cdna5::kVAddMinU32Vop3, UINT32_MAX, 1u, UINT32_MAX, UINT32_MAX, false},
      TestCase{cdna5::kVSadHiU8Vop3, UINT32_MAX, 0u, 0xfc040000u, UINT32_MAX},
      TestCase{cdna5::kVSadU8Vop3, 0x00010203u, 0x10002030u, UINT32_MAX, UINT32_MAX},
      TestCase{cdna5::kVSadU16Vop3, 0x00010003u, 0x10002000u, UINT32_MAX, UINT32_MAX},
      TestCase{cdna5::kVSadU32Vop3, 0u, UINT32_MAX, 1u, UINT32_MAX},
      TestCase{cdna5::kVMsadU8Vop3, 0xffffffffu, 0x01010101u, UINT32_MAX, UINT32_MAX},
  };

  for (uint32_t scalar = 0; scalar < 2; ++scalar) {
    util::set_force_scalar_for_testing(scalar != 0);
    for (const TestCase &test : kCases) {
      Gfx1250Sim sim;
      auto *cu = sim.cu();
      auto *wf = cu->dispatch_wf(0, 0, kGfx1250ScalarSlots, 32);
      ASSERT_NE(wf, nullptr);
      wf->set_exec(1u);
      const uint32_t base = wf->vgpr_alloc().base;
      cu->write_vgpr(base, 0, test.src0);
      cu->write_vgpr(base + 1, 0, test.src1);
      cu->write_vgpr(base + 2, 0, test.src2);
      const auto words = cdna5::build_vop3(test.opcode, {.vdst = 3,
                                                         .clamp = static_cast<uint8_t>(test.clamp),
                                                         .src0 = 256,
                                                         .src1 = 257,
                                                         .src2 = 258});
      auto decoder = Decoder::create(ROCJITSU_CODE_ARCH_CDNA5);
      ASSERT_NE(decoder, nullptr);
      std::unique_ptr<Instruction> inst(decode_valid(*decoder, words.data()));
      ASSERT_NE(inst, nullptr);
      inst->execute(*inst, wf);
      EXPECT_EQ(cu->read_vgpr(base + 3, 0), test.expected) << "scalar " << scalar;
    }
  }
}

TEST(Gfx1250ExecutionTest, Vop3U64ClampSaturatesNormalAndDppPaths) {
  constexpr uint32_t kSrc0 = 0;
  constexpr uint32_t kSrc1 = 2;
  constexpr uint32_t kDst = 4;

  auto run_case = [](uint16_t opcode, uint64_t lhs, uint64_t rhs, uint64_t expected, bool dpp) {
    Gfx1250Sim sim;
    auto *cu = sim.cu();
    auto *wf = cu->dispatch_wf(0, 0, kGfx1250ScalarSlots, 32);
    ASSERT_NE(wf, nullptr);
    wf->set_exec(1u);
    const uint32_t base = wf->vgpr_alloc().base;
    auto write_vgpr64 = [&](uint32_t reg, uint64_t value) {
      cu->write_vgpr(base + reg, 0, static_cast<uint32_t>(value));
      cu->write_vgpr(base + reg + 1, 0, static_cast<uint32_t>(value >> 32));
    };
    auto read_vgpr64 = [&](uint32_t reg) {
      return static_cast<uint64_t>(cu->read_vgpr(base + reg, 0)) |
             (static_cast<uint64_t>(cu->read_vgpr(base + reg + 1, 0)) << 32);
    };
    write_vgpr64(kSrc0, lhs);
    write_vgpr64(kSrc1, rhs);
    write_vgpr64(kDst, 0u);

    if (!dpp) {
      const auto words = cdna5::build_vop3(
          opcode, {.vdst = kDst, .clamp = 1, .src0 = 256 + kSrc0, .src1 = 256 + kSrc1});
      auto decoder = Decoder::create(ROCJITSU_CODE_ARCH_CDNA5);
      ASSERT_NE(decoder, nullptr);
      std::unique_ptr<Instruction> inst(decode_valid(*decoder, words.data()));
      ASSERT_NE(inst, nullptr);
      inst->execute(*inst, wf);
    } else {
      cdna5::Vop3VopDpp16MachineInst raw{};
      raw.vdst = kDst;
      raw.clamp = 1;
      raw.src0 = amdgpu::SRC_DPP;
      raw.src1 = 256 + kSrc1;
      raw.vsrc0 = kSrc0;
      raw.dpp_ctrl = amdgpu::dpp::ROW_SELECT_BASE;
      raw.bound_ctrl = 1;
      raw.bank_mask = 0xF;
      raw.row_mask = 0xF;
      if (opcode == cdna5::kVAddNcU64Vop3) {
        cdna5::VAddNcU64Vop3 inst(reinterpret_cast<const cdna5::MachineInst *>(&raw));
        inst.execute_impl(*wf);
      } else {
        ASSERT_EQ(opcode, cdna5::kVSubNcU64Vop3);
        cdna5::VSubNcU64Vop3 inst(reinterpret_cast<const cdna5::MachineInst *>(&raw));
        inst.execute_impl(*wf);
      }
    }

    EXPECT_EQ(read_vgpr64(kDst), expected) << "dpp " << dpp;
  };

  for (bool dpp : {false, true}) {
    run_case(cdna5::kVAddNcU64Vop3, UINT64_MAX, 1u, UINT64_MAX, dpp);
    run_case(cdna5::kVSubNcU64Vop3, 0u, 1u, 0u, dpp);
  }
}

TEST(Gfx1250ExecutionTest, Vop3Mad64ClampSaturatesAndPreservesCarryNormalAndDpp) {
  struct TestCase {
    bool is_signed;
    bool writes_carry;
    uint32_t src0;
    uint32_t src1;
    uint64_t src2;
    uint64_t expected;
    bool expected_carry;
  };
  constexpr std::array kCases{
      TestCase{false, false, UINT32_MAX, UINT32_MAX, UINT64_MAX, UINT64_MAX, false},
      TestCase{false, true, UINT32_MAX, UINT32_MAX, UINT64_MAX, UINT64_MAX, true},
      TestCase{false, true, 2u, 3u, 4u, 10u, false},
      TestCase{true, false, static_cast<uint32_t>(INT32_MAX), static_cast<uint32_t>(INT32_MAX),
               static_cast<uint64_t>(INT64_MAX), static_cast<uint64_t>(INT64_MAX), false},
      TestCase{true, false, static_cast<uint32_t>(INT32_MIN), static_cast<uint32_t>(INT32_MAX),
               static_cast<uint64_t>(INT64_MIN), static_cast<uint64_t>(INT64_MIN), false},
      TestCase{true, true, static_cast<uint32_t>(INT32_MAX), static_cast<uint32_t>(INT32_MAX),
               static_cast<uint64_t>(INT64_MAX), static_cast<uint64_t>(INT64_MAX), true},
      TestCase{true, true, static_cast<uint32_t>(INT32_MIN), static_cast<uint32_t>(INT32_MAX),
               static_cast<uint64_t>(INT64_MIN), static_cast<uint64_t>(INT64_MIN), true},
      TestCase{true, true, static_cast<uint32_t>(-2), 3u, 10u, 4u, false},
  };

  for (bool dpp : {false, true}) {
    for (const TestCase &test : kCases) {
      Gfx1250Sim sim;
      auto *cu = sim.cu();
      auto *wf = cu->dispatch_wf(0, 0, kGfx1250ScalarSlots, 32);
      ASSERT_NE(wf, nullptr);
      wf->set_exec(1u);
      const uint32_t base = wf->vgpr_alloc().base;
      cu->write_vgpr(base, 0, test.src0);
      cu->write_vgpr(base + 1, 0, test.src1);
      cu->write_vgpr(base + 2, 0, static_cast<uint32_t>(test.src2));
      cu->write_vgpr(base + 3, 0, static_cast<uint32_t>(test.src2 >> 32));
      cu->write_vgpr(base + 4, 0, 0u);
      cu->write_vgpr(base + 5, 0, 0u);
      // Seed CO opposite to the expected bit so every case proves it is replaced.
      write_wave_sgpr(*cu, *wf, 2,
                      test.writes_carry ? static_cast<uint32_t>(!test.expected_carry) : 0u);

      if (!dpp) {
        std::array<uint32_t, 2> words;
        if (test.writes_carry) {
          const uint16_t opcode =
              test.is_signed ? cdna5::kVMadCoI64I32Vop3SdstEnc : cdna5::kVMadCoU64U32Vop3SdstEnc;
          words = cdna5::build_vop3_sdst_enc(
              opcode, {.vdst = 4, .sdst = 2, .clamp = 1, .src0 = 256, .src1 = 257, .src2 = 258});
        } else {
          const uint16_t opcode =
              test.is_signed ? cdna5::kVMadNcI64I32Vop3 : cdna5::kVMadNcU64U32Vop3;
          words = cdna5::build_vop3(opcode,
                                    {.vdst = 4, .clamp = 1, .src0 = 256, .src1 = 257, .src2 = 258});
        }
        auto decoder = Decoder::create(ROCJITSU_CODE_ARCH_CDNA5);
        ASSERT_NE(decoder, nullptr);
        std::unique_ptr<Instruction> inst(decode_valid(*decoder, words.data()));
        ASSERT_NE(inst, nullptr);
        inst->execute(*inst, wf);
      } else if (test.writes_carry) {
        cdna5::Vop3SdstEncVopDpp16MachineInst raw{};
        raw.vdst = 4;
        raw.sdst = 2;
        raw.clamp = 1;
        raw.src0 = amdgpu::SRC_DPP;
        raw.src1 = 257;
        raw.src2 = 258;
        raw.vsrc0 = 0;
        raw.dpp_ctrl = amdgpu::dpp::ROW_SELECT_BASE;
        raw.bound_ctrl = 1;
        raw.bank_mask = 0xF;
        raw.row_mask = 0xF;
        if (test.is_signed) {
          cdna5::VMadCoI64I32Vop3SdstEnc inst(reinterpret_cast<const cdna5::MachineInst *>(&raw));
          inst.execute_impl(*wf);
        } else {
          cdna5::VMadCoU64U32Vop3SdstEnc inst(reinterpret_cast<const cdna5::MachineInst *>(&raw));
          inst.execute_impl(*wf);
        }
      } else {
        cdna5::Vop3VopDpp16MachineInst raw{};
        raw.vdst = 4;
        raw.clamp = 1;
        raw.src0 = amdgpu::SRC_DPP;
        raw.src1 = 257;
        raw.src2 = 258;
        raw.vsrc0 = 0;
        raw.dpp_ctrl = amdgpu::dpp::ROW_SELECT_BASE;
        raw.bound_ctrl = 1;
        raw.bank_mask = 0xF;
        raw.row_mask = 0xF;
        if (test.is_signed) {
          cdna5::VMadNcI64I32Vop3 inst(reinterpret_cast<const cdna5::MachineInst *>(&raw));
          inst.execute_impl(*wf);
        } else {
          cdna5::VMadNcU64U32Vop3 inst(reinterpret_cast<const cdna5::MachineInst *>(&raw));
          inst.execute_impl(*wf);
        }
      }

      const uint64_t result = static_cast<uint64_t>(cu->read_vgpr(base + 4, 0)) |
                              (static_cast<uint64_t>(cu->read_vgpr(base + 5, 0)) << 32);
      EXPECT_EQ(result, test.expected)
          << "signed " << test.is_signed << " co " << test.writes_carry << " dpp " << dpp;
      if (test.writes_carry) {
        EXPECT_EQ(read_wave_sgpr(*cu, *wf, 2) & 1u, test.expected_carry);
      }
    }
  }

  // CLAMP=0 keeps the modulo destination while CO still reports overflow.
  Gfx1250Sim sim;
  auto *cu = sim.cu();
  auto *wf = cu->dispatch_wf(0, 0, kGfx1250ScalarSlots, 32);
  ASSERT_NE(wf, nullptr);
  wf->set_exec(1u);
  const uint32_t base = wf->vgpr_alloc().base;
  cu->write_vgpr(base, 0, UINT32_MAX);
  cu->write_vgpr(base + 1, 0, UINT32_MAX);
  cu->write_vgpr(base + 2, 0, UINT32_MAX);
  cu->write_vgpr(base + 3, 0, UINT32_MAX);
  const auto words =
      cdna5::build_vop3_sdst_enc(cdna5::kVMadCoU64U32Vop3SdstEnc,
                                 {.vdst = 4, .sdst = 2, .src0 = 256, .src1 = 257, .src2 = 258});
  cdna5::VMadCoU64U32Vop3SdstEnc inst(words.data());
  inst.execute_impl(*wf);
  const uint64_t result = static_cast<uint64_t>(cu->read_vgpr(base + 4, 0)) |
                          (static_cast<uint64_t>(cu->read_vgpr(base + 5, 0)) << 32);
  EXPECT_EQ(result, 0xfffffffe00000000ULL);
  EXPECT_EQ(read_wave_sgpr(*cu, *wf, 2) & 1u, 1u);
}

TEST(Gfx1250ExecutionTest, Vop3PackedIntegerClampSaturatesSelectedHalves) {
  ForceScalarGuard guard;
  struct TestCase {
    uint16_t opcode;
    uint32_t src0;
    uint32_t src1;
    uint32_t expected;
  };
  constexpr std::array kCases{
      TestCase{cdna5::kVPkAddI16Vop3p, 0x7fff8000u, 0x0001ffffu, 0x80007fffu},
      TestCase{cdna5::kVPkSubI16Vop3p, 0x7fff8000u, 0xffff0001u, 0x80007fffu},
      TestCase{cdna5::kVPkAddU16Vop3p, 0xffff0000u, 0x00010001u, 0x0001ffffu},
      TestCase{cdna5::kVPkSubU16Vop3p, 0x0000ffffu, 0x00010001u, 0xfffe0000u},
  };
  for (uint32_t scalar = 0; scalar < 2; ++scalar) {
    util::set_force_scalar_for_testing(scalar != 0);
    for (const TestCase &test : kCases) {
      Gfx1250Sim sim;
      auto *cu = sim.cu();
      auto *wf = cu->dispatch_wf(0, 0, kGfx1250ScalarSlots, 32);
      ASSERT_NE(wf, nullptr);
      wf->set_exec(1u);
      const uint32_t base = wf->vgpr_alloc().base;
      cu->write_vgpr(base, 0, test.src0);
      cu->write_vgpr(base + 1, 0, test.src1);
      const auto words = cdna5::build_vop3p(
          test.opcode,
          {.vdst = 2, .opsel = 3, .clamp = 1, .src0 = 256, .src1 = 257, .opsel_hi = 0});
      auto decoder = Decoder::create(ROCJITSU_CODE_ARCH_CDNA5);
      ASSERT_NE(decoder, nullptr);
      std::unique_ptr<Instruction> inst(decode_valid(*decoder, words.data()));
      ASSERT_NE(inst, nullptr);
      inst->execute(*inst, wf);
      EXPECT_EQ(cu->read_vgpr(base + 2, 0), test.expected) << "scalar " << scalar;
    }
  }
}

TEST(Gfx1250ExecutionTest, Vop3PackedMadClampSaturatesSelectedHalves) {
  ForceScalarGuard guard;
  struct TestCase {
    uint16_t opcode;
    uint32_t src0;
    uint32_t src1;
    uint32_t src2;
    uint32_t expected;
    uint8_t opsel;
    uint8_t opsel_hi;
    uint8_t opsel_hi_2;
    bool clamp = true;
  };
  constexpr std::array kCases{
      // Default selectors exercise the SIMD path when CLAMP is clear.
      TestCase{cdna5::kVPkMadI16Vop3p, 0x80007fffu, 0x00020002u, 0x00000000u, 0x80007fffu, 0u, 3u,
               1u},
      TestCase{cdna5::kVPkMadU16Vop3p, 0x0001ffffu, 0x00020002u, 0x00000000u, 0x0002ffffu, 0u, 3u,
               1u},
      TestCase{cdna5::kVPkMadI16Vop3p, 0x80007fffu, 0x00020002u, 0x00000000u, 0x0000fffeu, 0u, 3u,
               1u, false},
      TestCase{cdna5::kVPkMadU16Vop3p, 0x0001ffffu, 0x00020002u, 0x00000000u, 0x0002fffeu, 0u, 3u,
               1u, false},
      // Non-default selectors force scalar fallback and verify half selection.
      TestCase{cdna5::kVPkMadI16Vop3p, 0x7fff8000u, 0x00020002u, 0x00000000u, 0x80007fffu, 7u, 0u,
               0u},
      TestCase{cdna5::kVPkMadU16Vop3p, 0xffff0001u, 0x00020002u, 0x00010000u, 0x0002ffffu, 3u, 0u,
               0u},
      TestCase{cdna5::kVPkMadI16Vop3p, 0x7fff8000u, 0x00020002u, 0x00000000u, 0x0000fffeu, 7u, 0u,
               0u, false},
      TestCase{cdna5::kVPkMadU16Vop3p, 0xffff0001u, 0x00020002u, 0x00010000u, 0x0002fffeu, 3u, 0u,
               0u, false},
  };
  for (uint32_t scalar = 0; scalar < 2; ++scalar) {
    util::set_force_scalar_for_testing(scalar != 0);
    for (const TestCase &test : kCases) {
      Gfx1250Sim sim;
      auto *cu = sim.cu();
      auto *wf = cu->dispatch_wf(0, 0, kGfx1250ScalarSlots, 32);
      ASSERT_NE(wf, nullptr);
      wf->set_exec(1u);
      const uint32_t base = wf->vgpr_alloc().base;
      cu->write_vgpr(base, 0, test.src0);
      cu->write_vgpr(base + 1, 0, test.src1);
      cu->write_vgpr(base + 2, 0, test.src2);
      const auto words = cdna5::build_vop3p(test.opcode, {.vdst = 3,
                                                          .opsel = test.opsel,
                                                          .opsel_hi_2 = test.opsel_hi_2,
                                                          .clamp = static_cast<uint8_t>(test.clamp),
                                                          .src0 = 256,
                                                          .src1 = 257,
                                                          .src2 = 258,
                                                          .opsel_hi = test.opsel_hi});
      auto decoder = Decoder::create(ROCJITSU_CODE_ARCH_CDNA5);
      ASSERT_NE(decoder, nullptr);
      std::unique_ptr<Instruction> inst(decode_valid(*decoder, words.data()));
      ASSERT_NE(inst, nullptr);
      inst->execute(*inst, wf);
      EXPECT_EQ(cu->read_vgpr(base + 3, 0), test.expected) << "scalar " << scalar;
    }
  }
}

TEST(Gfx1250ExecutionTest, Vop3CarryClampSaturatesVdstAndPreservesCarryBorrow) {
  ForceScalarGuard guard;
  struct TestCase {
    uint16_t opcode;
    uint32_t src0;
    uint32_t src1;
    bool carry_in;
    uint32_t expected_vdst;
    bool expected_carry;
    bool initial_carry = false;
  };
  constexpr std::array kCases{
      TestCase{cdna5::kVAddCoU32Vop3SdstEnc, UINT32_MAX, 1u, false, UINT32_MAX, true},
      TestCase{cdna5::kVSubCoU32Vop3SdstEnc, 0u, 1u, false, 0u, true},
      TestCase{cdna5::kVSubrevCoU32Vop3SdstEnc, 1u, 0u, false, 0u, true},
      TestCase{cdna5::kVAddCoCiU32Vop3SdstEnc, UINT32_MAX, 0u, true, UINT32_MAX, true},
      TestCase{cdna5::kVSubCoCiU32Vop3SdstEnc, 0u, 0u, true, 0u, true},
      TestCase{cdna5::kVSubrevCoCiU32Vop3SdstEnc, 0u, 0u, true, 0u, true},
      TestCase{cdna5::kVAddCoU32Vop3SdstEnc, 1u, 2u, false, 3u, false, true},
      TestCase{cdna5::kVSubCoU32Vop3SdstEnc, 2u, 1u, false, 1u, false, true},
  };
  for (uint32_t scalar = 0; scalar < 2; ++scalar) {
    util::set_force_scalar_for_testing(scalar != 0);
    for (const TestCase &test : kCases) {
      Gfx1250Sim sim;
      auto *cu = sim.cu();
      auto *wf = cu->dispatch_wf(0, 0, kGfx1250ScalarSlots, 32);
      ASSERT_NE(wf, nullptr);
      wf->set_exec(1u);
      const uint32_t base = wf->vgpr_alloc().base;
      cu->write_vgpr(base, 0, test.src0);
      cu->write_vgpr(base + 1, 0, test.src1);
      write_wave_sgpr(*cu, *wf, 4, test.carry_in ? 1u : 0u);
      write_wave_sgpr(*cu, *wf, 2, test.initial_carry ? 1u : 0u);
      const auto words = cdna5::build_vop3_sdst_enc(
          test.opcode, {.vdst = 2, .sdst = 2, .clamp = 1, .src0 = 256, .src1 = 257, .src2 = 4});
      auto decoder = Decoder::create(ROCJITSU_CODE_ARCH_CDNA5);
      ASSERT_NE(decoder, nullptr);
      std::unique_ptr<Instruction> inst(decode_valid(*decoder, words.data()));
      ASSERT_NE(inst, nullptr);
      inst->execute(*inst, wf);
      EXPECT_EQ(cu->read_vgpr(base + 2, 0), test.expected_vdst) << "scalar " << scalar;
      EXPECT_EQ(read_wave_sgpr(*cu, *wf, 2) & 1u, test.expected_carry ? 1u : 0u)
          << "scalar " << scalar;
    }
  }
}

TEST(FpModePolicyTest, F64HelpersRestoreAmbientHostEnvironment) {
  HostFenvGuard environment_guard;
  ASSERT_EQ(std::fesetround(FE_DOWNWARD), 0);

  constexpr uint64_t kOne = std::bit_cast<uint64_t>(1.0);
  constexpr uint64_t kInfinity = std::bit_cast<uint64_t>(std::numeric_limits<double>::infinity());
  constexpr uint64_t kQuietNan = std::bit_cast<uint64_t>(std::numeric_limits<double>::quiet_NaN());
  for (const uint64_t input : {kOne, kInfinity, kQuietNan}) {
    (void)amdgpu::fp_mode::fma_f64(input, kOne, kOne, 1, 3);
    EXPECT_EQ(std::fegetround(), FE_DOWNWARD);
    (void)amdgpu::fp_mode::binary_f64(input, kOne, amdgpu::fp_mode::BinaryF64Op::Add, 1, 3);
    EXPECT_EQ(std::fegetround(), FE_DOWNWARD);
    (void)amdgpu::fp_mode::finish_f64(input, 1, 1, false, true);
    EXPECT_EQ(std::fegetround(), FE_DOWNWARD);
  }
}

TEST(FpModePolicyTest, F32ToBf16FmaRestoresAmbientHostEnvironment) {
  HostFenvGuard environment_guard;
  ASSERT_EQ(std::fesetround(FE_UPWARD), 0);

  const float multiplicand = std::bit_cast<float>(0x8e0b5904u);
  const float multiplier = std::bit_cast<float>(0x1ae3bc34u);
  const float addend = std::bit_cast<float>(0xb6630000u);
  EXPECT_EQ(amdgpu::fp_mode::fma_f32_to_bf16(multiplicand, multiplier, addend, 2, false, true),
            0xb664u);
  EXPECT_EQ(std::fegetround(), FE_UPWARD);

  EXPECT_EQ(amdgpu::fp_mode::fma_f32_to_bf16(-0.0f, 1.0f, -0.0f, 2, false, true), 0x8000u);
  EXPECT_EQ(std::fegetround(), FE_UPWARD);
  EXPECT_EQ(amdgpu::fp_mode::fma_f32_to_bf16(-0.0f, 1.0f, -0.0f, 2, true, true), 0u);
  EXPECT_EQ(std::fegetround(), FE_UPWARD);
}

#if defined(__x86_64__) || defined(_M_X64) || defined(__i386__)
TEST(FpModePolicyTest, F32ToBf16FmaIgnoresAndRestoresFtzDaz) {
  HostMxcsrGuard environment_guard;
  constexpr uint32_t kDazMask = 1u << 6;
  constexpr uint32_t kFtzMask = 1u << 15;
  _mm_setcsr(_mm_getcsr() | kDazMask | kFtzMask);

  const float subnormal = std::bit_cast<float>(0x00018000u);
  EXPECT_EQ(amdgpu::fp_mode::fma_f32_to_bf16(subnormal, 1.0f, 0.0f, 0, false, true), 0x0002u);
  EXPECT_EQ(_mm_getcsr() & (kDazMask | kFtzMask), kDazMask | kFtzMask);
}
#elif defined(__aarch64__)
TEST(FpModePolicyTest, F32ToBf16FmaIgnoresAndRestoresFpcrFlushModes) {
  HostFpcrGuard environment_guard;
  constexpr uint64_t kFizMask = uint64_t{1} << 0;
  constexpr uint64_t kFz16Mask = uint64_t{1} << 19;
  constexpr uint64_t kFzMask = uint64_t{1} << 24;
  constexpr uint64_t kFlushMask = kFizMask | kFz16Mask | kFzMask;
  amdgpu::fp_mode::detail::write_fpcr(amdgpu::fp_mode::detail::read_fpcr() | kFlushMask);
  const uint64_t enabled_flush_modes = amdgpu::fp_mode::detail::read_fpcr() & kFlushMask;
  ASSERT_NE(enabled_flush_modes & kFzMask, 0u);

  const float subnormal = std::bit_cast<float>(0x00018000u);
  EXPECT_EQ(amdgpu::fp_mode::fma_f32_to_bf16(subnormal, 1.0f, 0.0f, 0, false, true), 0x0002u);
  EXPECT_EQ(amdgpu::fp_mode::detail::read_fpcr() & kFlushMask, enabled_flush_modes);
}
#endif

TEST(FpModePolicyTest, F64ClampCanonicalizesNanAndNonpositiveValues) {
  constexpr uint64_t kPositiveZero = 0x0000000000000000ULL;
  constexpr uint64_t kNegativeZero = 0x8000000000000000ULL;
  constexpr uint64_t kQuietNan = 0x7FF8000000001234ULL;
  constexpr uint64_t kSignalingNan = 0x7FF0000000000001ULL;
  constexpr std::array<uint64_t, 8> kInputs = {
      kQuietNan,
      kSignalingNan,
      kNegativeZero,
      std::bit_cast<uint64_t>(-2.0),
      kPositiveZero,
      std::bit_cast<uint64_t>(0.5),
      std::bit_cast<uint64_t>(1.0),
      std::bit_cast<uint64_t>(2.0),
  };
  constexpr std::array<uint64_t, 8> kExpected = {
      kPositiveZero,
      kPositiveZero,
      kPositiveZero,
      kPositiveZero,
      kPositiveZero,
      std::bit_cast<uint64_t>(0.5),
      std::bit_cast<uint64_t>(1.0),
      std::bit_cast<uint64_t>(1.0),
  };

  for (size_t i = 0; i < kInputs.size(); ++i)
    EXPECT_EQ(amdgpu::fp_mode::finish_f64(kInputs[i], 0, 0, true, true), kExpected[i]) << i;
  EXPECT_EQ(amdgpu::fp_mode::finish_f64(kQuietNan, 0, 0, true, false), kQuietNan);
  EXPECT_EQ(amdgpu::fp_mode::finish_f64(kNegativeZero, 0, 0, false, true), kNegativeZero);
}

TEST(FpModePolicyTest, F16ClampUsesSelectedNanPolicy) {
  constexpr uint16_t kQuietNan = 0x7E01u;
  constexpr uint16_t kOne = 0x3C00u;
  constexpr uint16_t kPositiveZero = 0x0000u;
  constexpr uint16_t kNegativeZero = 0x8000u;

  const auto fma = [=](uint16_t src0, bool clamp_nan_to_zero) {
    return amdgpu::fp_mode::fma_f16(src0, kOne, kPositiveZero, false, false, false, false, false,
                                    false, 0, 3, 0, true, false, clamp_nan_to_zero, true);
  };

  EXPECT_EQ(fma(kQuietNan, false), kQuietNan);
  EXPECT_EQ(fma(kQuietNan, true), kPositiveZero);
  EXPECT_EQ(fma(kNegativeZero, false), kPositiveZero);
}

TEST(Gfx1250ExecutionTest, TargetProvidesImmutableExecutionBackend) {
  const IsaTargetDescriptor *target = default_isa_target_registry().find("cdna5");
  ASSERT_NE(target, nullptr);
  EXPECT_TRUE(target->supports_execution);
  EXPECT_TRUE(cdna5::Operand::full_execution_backend_complete());
}

TEST(Gfx1250ExecutionTest, SetregB32ClobbersVgprMsbWithoutArmingImmediateHazard) {
  amdgpu::GpuMemory memory("gfx1250_setreg_b32_memory");
  amdgpu::L2Cache l2("gfx1250_setreg_b32_l2");
  amdgpu::ComputeUnitCore::Config config{};
  config.arch = ROCJITSU_CODE_ARCH_CDNA5;
  config.target = ROCJITSU_CODE_TARGET_GFX1250;
  config.num_wf_slots = 1;
  config.sgprs_per_wf = kGfx1250ScalarSlots;
  config.vgprs_per_wf = 32;
  config.lds_size_kb = kGfx1250LdsSizeKb;
  auto compute_unit =
      std::make_unique<Gfx1250MemoryTestCu>("gfx1250_setreg_b32_cu", config, &memory, &l2);
  auto *wave = compute_unit->dispatch_wf(0, 0, config.sgprs_per_wf, config.vgprs_per_wf);
  ASSERT_NE(wave, nullptr);

  constexpr uint8_t kSourceModeLayout = 0xA5;
  constexpr uint32_t kSource =
      (static_cast<uint32_t>(kSourceModeLayout) << amdgpu::VGPR_MSB_MODE_SHIFT) | 1u;
  compute_unit->write_sgpr(wave->sgpr_alloc().base, kSource);
  constexpr auto setreg =
      cdna5::build_sopk(cdna5::kSSetregB32Sopk, {.simm16 = amdgpu::MODE_HWREG, .sdst = 0});
  constexpr uint8_t kFollowingSetLayout = 0xC3;
  constexpr auto set_vgpr_msb =
      cdna5::build_sopp(cdna5::kSSetVgprMsbSopp, {.simm16 = kFollowingSetLayout});

  auto decoder =
      make_isa_decoder<cdna5::Isa>(&cdna5::execution_backend(), cdna5::kGfx1250IsaFeatures);
  ASSERT_NE(decoder, nullptr);
  std::unique_ptr<Instruction> setreg_inst(decode_valid(*decoder, setreg.data()));
  std::unique_ptr<Instruction> set_vgpr_msb_inst(decode_valid(*decoder, set_vgpr_msb.data()));
  ASSERT_NE(setreg_inst, nullptr);
  ASSERT_NE(set_vgpr_msb_inst, nullptr);

  compute_unit->execute_and_route(std::move(setreg_inst), *wave);
  EXPECT_EQ(wave->vgpr_msb_mode(), amdgpu::mode_layout_to_set_vgpr_msb(kSourceModeLayout));
  EXPECT_FALSE(wave->setreg_vgpr_msb_hazard())
      << "the adjacency hazard is specific to s_setreg_imm32_b32";

  compute_unit->execute_and_route(std::move(set_vgpr_msb_inst), *wave);
  EXPECT_EQ(wave->vgpr_msb_mode(), kFollowingSetLayout);
}

TEST(Gfx1251ExecutionTest, SetregModeUsesOrdinarySliceAndFollowingSetVgprMsbExecutes) {
  amdgpu::GpuMemory memory("gfx1251_setreg_memory");
  amdgpu::L2Cache l2("gfx1251_setreg_l2");
  amdgpu::ComputeUnitCore::Config config{};
  config.arch = ROCJITSU_CODE_ARCH_CDNA5;
  config.target = ROCJITSU_CODE_TARGET_GFX1251;
  config.num_wf_slots = 1;
  config.sgprs_per_wf = kGfx1250ScalarSlots;
  config.vgprs_per_wf = 32;
  config.lds_size_kb = kGfx1250LdsSizeKb;
  auto compute_unit =
      std::make_unique<Gfx1250MemoryTestCu>("gfx1251_setreg_cu", config, &memory, &l2);
  auto *wave = compute_unit->dispatch_wf(0, 0, config.sgprs_per_wf, config.vgprs_per_wf);
  ASSERT_NE(wave, nullptr);
  wave->set_vgpr_msb_mode(0x41);

  constexpr uint16_t kModeBitZeroHwreg = amdgpu::MODE_HWREG;
  constexpr auto setreg =
      cdna5::build_sopk(cdna5::kSSetregImm32B32Sopk, {.simm16 = kModeBitZeroHwreg});
  constexpr uint32_t kLiteral = 0xA5u << amdgpu::VGPR_MSB_MODE_SHIFT;
  const std::array<uint32_t, 2> setreg_words{setreg[0], kLiteral};
  constexpr uint8_t kFollowingSetLayout = 0xC3;
  constexpr auto set_vgpr_msb =
      cdna5::build_sopp(cdna5::kSSetVgprMsbSopp, {.simm16 = kFollowingSetLayout});

  auto decoder =
      make_isa_decoder<cdna5::Isa>(&cdna5::execution_backend(), cdna5::kGfx1251IsaFeatures);
  ASSERT_NE(decoder, nullptr);
  std::unique_ptr<Instruction> setreg_inst(decode_valid(*decoder, setreg_words.data()));
  std::unique_ptr<Instruction> set_vgpr_msb_inst(decode_valid(*decoder, set_vgpr_msb.data()));
  ASSERT_NE(setreg_inst, nullptr);
  ASSERT_NE(set_vgpr_msb_inst, nullptr);
  ASSERT_NE(setreg_inst->execute, nullptr);
  ASSERT_NE(set_vgpr_msb_inst->execute, nullptr);

  compute_unit->execute_and_route(std::move(setreg_inst), *wave);
  EXPECT_EQ(wave->vgpr_msb_mode(), 0x41);
  compute_unit->execute_and_route(std::move(set_vgpr_msb_inst), *wave);
  EXPECT_EQ(wave->vgpr_msb_mode(), kFollowingSetLayout);
}

TEST(Gfx1251ExecutionTest, SetregImm32ModeFullSliceUsesRightJustifiedSource) {
  amdgpu::GpuMemory memory("gfx1251_setreg_imm32_full_slice_memory");
  amdgpu::L2Cache l2("gfx1251_setreg_imm32_full_slice_l2");
  amdgpu::ComputeUnitCore::Config config{};
  config.arch = ROCJITSU_CODE_ARCH_CDNA5;
  config.target = ROCJITSU_CODE_TARGET_GFX1251;
  config.num_wf_slots = 1;
  config.sgprs_per_wf = kGfx1250ScalarSlots;
  config.vgprs_per_wf = 32;
  config.lds_size_kb = kGfx1250LdsSizeKb;
  auto compute_unit = std::make_unique<Gfx1250MemoryTestCu>("gfx1251_setreg_imm32_full_slice_cu",
                                                            config, &memory, &l2);
  auto *wave = compute_unit->dispatch_wf(0, 0, config.sgprs_per_wf, config.vgprs_per_wf);
  ASSERT_NE(wave, nullptr);

  constexpr uint8_t kSourceModeLayout = 0xA5;
  constexpr uint16_t kAllVgprMsbFieldsHwreg = amdgpu::MODE_HWREG | (12u << 6) | (7u << 11);
  constexpr auto setreg =
      cdna5::build_sopk(cdna5::kSSetregImm32B32Sopk, {.simm16 = kAllVgprMsbFieldsHwreg});
  const std::array<uint32_t, 2> words{setreg[0], kSourceModeLayout};

  auto decoder =
      make_isa_decoder<cdna5::Isa>(&cdna5::execution_backend(), cdna5::kGfx1251IsaFeatures);
  ASSERT_NE(decoder, nullptr);
  std::unique_ptr<Instruction> instruction(decode_valid(*decoder, words.data()));
  ASSERT_NE(instruction, nullptr);

  compute_unit->execute_and_route(std::move(instruction), *wave);
  EXPECT_EQ(wave->vgpr_msb_mode(), amdgpu::mode_layout_to_set_vgpr_msb(kSourceModeLayout));
  EXPECT_FALSE(wave->setreg_vgpr_msb_hazard());
}

TEST(Gfx1251ExecutionTest, SetregB32ModeFullSliceUsesRightJustifiedSource) {
  amdgpu::GpuMemory memory("gfx1251_setreg_b32_full_slice_memory");
  amdgpu::L2Cache l2("gfx1251_setreg_b32_full_slice_l2");
  amdgpu::ComputeUnitCore::Config config{};
  config.arch = ROCJITSU_CODE_ARCH_CDNA5;
  config.target = ROCJITSU_CODE_TARGET_GFX1251;
  config.num_wf_slots = 1;
  config.sgprs_per_wf = kGfx1250ScalarSlots;
  config.vgprs_per_wf = 32;
  config.lds_size_kb = kGfx1250LdsSizeKb;
  auto compute_unit = std::make_unique<Gfx1250MemoryTestCu>("gfx1251_setreg_b32_full_slice_cu",
                                                            config, &memory, &l2);
  auto *wave = compute_unit->dispatch_wf(0, 0, config.sgprs_per_wf, config.vgprs_per_wf);
  ASSERT_NE(wave, nullptr);

  constexpr uint8_t kSourceModeLayout = 0xC3;
  compute_unit->write_sgpr(wave->sgpr_alloc().base, kSourceModeLayout);
  constexpr uint16_t kAllVgprMsbFieldsHwreg = amdgpu::MODE_HWREG | (12u << 6) | (7u << 11);
  constexpr auto setreg =
      cdna5::build_sopk(cdna5::kSSetregB32Sopk, {.simm16 = kAllVgprMsbFieldsHwreg, .sdst = 0});

  auto decoder =
      make_isa_decoder<cdna5::Isa>(&cdna5::execution_backend(), cdna5::kGfx1251IsaFeatures);
  ASSERT_NE(decoder, nullptr);
  std::unique_ptr<Instruction> instruction(decode_valid(*decoder, setreg.data()));
  ASSERT_NE(instruction, nullptr);

  compute_unit->execute_and_route(std::move(instruction), *wave);
  EXPECT_EQ(wave->vgpr_msb_mode(), amdgpu::mode_layout_to_set_vgpr_msb(kSourceModeLayout));
  EXPECT_FALSE(wave->setreg_vgpr_msb_hazard());
}

TEST(Gfx1250ExecutionTest, SramEccD16LoadsZeroUnselectedHalf) {
  amdgpu::GpuMemory memory("gfx1250_d16_memory");
  amdgpu::L2Cache l2("gfx1250_d16_l2");
  amdgpu::ComputeUnitCore::Config config{};
  config.arch = ROCJITSU_CODE_ARCH_CDNA5;
  config.num_wf_slots = 1;
  config.sgprs_per_wf = kGfx1250ScalarSlots;
  config.vgprs_per_wf = 64;
  config.lds_size_kb = kGfx1250LdsSizeKb;
  auto compute_unit = std::make_unique<Gfx1250MemoryTestCu>("gfx1250_d16_cu", config, &memory, &l2);

  auto *wave = compute_unit->dispatch_wf(0, 0, config.sgprs_per_wf, config.vgprs_per_wf);
  ASSERT_NE(wave, nullptr);
  ASSERT_TRUE(compute_unit->sram_ecc());
  wave->set_exec(1u);

  constexpr uint64_t kAddress = 0x1000;
  memory.write8(kAddress + 1, 0x7eu);
  memory.write8(kAddress + 2, 0x7fu);
  write_wave_sgpr(*compute_unit, *wave, 24, static_cast<uint32_t>(kAddress));
  write_wave_sgpr(*compute_unit, *wave, 25, static_cast<uint32_t>(kAddress >> 32));
  write_wave_sgpr(*compute_unit, *wave, 26, 0x100u);
  write_wave_sgpr(*compute_unit, *wave, 27, 0u);

  const uint32_t vgpr_base = wave->vgpr_alloc().base;
  compute_unit->write_vgpr(vgpr_base + 33, 0, 0u);
  struct LoadCase {
    std::string_view mnemonic;
    std::array<uint32_t, 3> words;
    uint32_t destination;
    uint32_t expected;
  };

  constexpr std::array<LoadCase, 2> kLoads = {{
      {
          "buffer_load_d16_u8",
          {0xc407807cu, 0x40803038u, 0x00000121u},
          56,
          0x0000007eu,
      },
      {
          "buffer_load_d16_hi_u8",
          {0xc408407cu, 0x40803039u, 0x00000221u},
          57,
          0x007f0000u,
      },
  }};

  auto decoder = Decoder::create(ROCJITSU_CODE_ARCH_CDNA5);
  ASSERT_NE(decoder, nullptr);
  for (const auto &test : kLoads) {
    SCOPED_TRACE(test.mnemonic);
    compute_unit->write_vgpr(vgpr_base + test.destination, 0, 0xdeadbeefu);
    std::unique_ptr<Instruction> load(decode_valid(*decoder, test.words.data()));
    ASSERT_NE(load, nullptr);
    ASSERT_EQ(std::string_view(load->mnemonic()), test.mnemonic);

    compute_unit->execute_and_route(std::move(load), *wave);

    EXPECT_EQ(compute_unit->read_vgpr(vgpr_base + test.destination, 0), test.expected);
  }
}

TEST(Gfx1250ExecutionTest, ScalarMovesTreatS102AndS103AsOrdinarySgprs) {
  Gfx1250Sim sim;
  auto *cu = sim.cu();
  auto *wf = cu->dispatch_wf(0, 0, kGfx1250ScalarSlots, 32);
  ASSERT_NE(wf, nullptr);

  constexpr uint64_t kScratchBase = 0xabcde00012345000ull;
  wf->set_scratch_base(kScratchBase);
  write_wave_sgpr(*cu, *wf, 90, 0x11223344u);
  write_wave_sgpr(*cu, *wf, 91, 0x55667788u);
  write_wave_sgpr(*cu, *wf, 92, 0xaabbccddu);
  write_wave_sgpr(*cu, *wf, 93, 0xeeff0011u);
  write_wave_sgpr(*cu, *wf, 102, 0);
  write_wave_sgpr(*cu, *wf, 103, 0);
  auto decoder = Decoder::create(ROCJITSU_CODE_ARCH_CDNA5);
  ASSERT_NE(decoder, nullptr);

  constexpr std::array<uint32_t, 3> kMove64 = {
      0xbee6015au, // s_mov_b64 s[102:103], s[90:91]
      0,
      0,
  };
  std::unique_ptr<Instruction> move64(decode_valid(*decoder, kMove64.data()));
  ASSERT_NE(move64, nullptr);
  EXPECT_EQ(move64->mnemonic(), "s_mov_b64");
  EXPECT_EQ(move64->size(), 4);
  move64->execute(*move64, wf);
  EXPECT_EQ(read_wave_sgpr(*cu, *wf, 102), 0x11223344u);
  EXPECT_EQ(read_wave_sgpr(*cu, *wf, 103), 0x55667788u);
  EXPECT_EQ(wf->scratch_base(), kScratchBase);

  constexpr std::array<uint32_t, 3> kWriteS102 = {
      0xbee6005cu, // s_mov_b32 s102, s92
      0,
      0,
  };
  constexpr std::array<uint32_t, 3> kWriteS103 = {
      0xbee7005du, // s_mov_b32 s103, s93
      0,
      0,
  };
  for (const auto *words : {kWriteS102.data(), kWriteS103.data()}) {
    std::unique_ptr<Instruction> move32(decode_valid(*decoder, words));
    ASSERT_NE(move32, nullptr);
    EXPECT_EQ(move32->mnemonic(), "s_mov_b32");
    EXPECT_EQ(move32->size(), 4);
    move32->execute(*move32, wf);
  }
  EXPECT_EQ(read_wave_sgpr(*cu, *wf, 102), 0xaabbccddu);
  EXPECT_EQ(read_wave_sgpr(*cu, *wf, 103), 0xeeff0011u);

  constexpr std::array<uint32_t, 3> kReadS102 = {
      0xbed20066u, // s_mov_b32 s82, s102
      0,
      0,
  };
  constexpr std::array<uint32_t, 3> kReadS103 = {
      0xbed30067u, // s_mov_b32 s83, s103
      0,
      0,
  };
  for (const auto *words : {kReadS102.data(), kReadS103.data()}) {
    std::unique_ptr<Instruction> move32(decode_valid(*decoder, words));
    ASSERT_NE(move32, nullptr);
    EXPECT_EQ(move32->mnemonic(), "s_mov_b32");
    EXPECT_EQ(move32->size(), 4);
    move32->execute(*move32, wf);
  }
  EXPECT_EQ(read_wave_sgpr(*cu, *wf, 82), 0xaabbccddu);
  EXPECT_EQ(read_wave_sgpr(*cu, *wf, 83), 0xeeff0011u);

  constexpr std::array<uint32_t, 3> kReadS102S103 = {
      0xbed00166u, // s_mov_b64 s[80:81], s[102:103]
      0,
      0,
  };
  std::unique_ptr<Instruction> read64(decode_valid(*decoder, kReadS102S103.data()));
  ASSERT_NE(read64, nullptr);
  EXPECT_EQ(read64->mnemonic(), "s_mov_b64");
  EXPECT_EQ(read64->size(), 4);
  read64->execute(*read64, wf);
  EXPECT_EQ(read_wave_sgpr(*cu, *wf, 80), 0xaabbccddu);
  EXPECT_EQ(read_wave_sgpr(*cu, *wf, 81), 0xeeff0011u);
  EXPECT_EQ(wf->scratch_base(), kScratchBase);
}

TEST(Gfx1250ExecutionTest, Wave32VectorComparePreservesVccHiScratch) {
  ForceScalarGuard force_scalar_guard;
  for (const bool force_scalar : {false, true}) {
    SCOPED_TRACE(force_scalar ? "scalar" : "simd");
    util::set_force_scalar_for_testing(force_scalar);

    Gfx1250Sim sim;
    auto *cu = sim.cu();
    auto *wf = cu->dispatch_wf(0, 0, kGfx1250ScalarSlots, 32);
    ASSERT_NE(wf, nullptr);
    wf->set_exec(0x3u);
    wf->set_vcc_raw(0x000001c0ffffffffull);
    write_wave_sgpr(*cu, *wf, 28, 7u);
    const uint32_t vgpr_base = wf->vgpr_alloc().base;
    cu->write_vgpr(vgpr_base + 18, 0, 6u);
    cu->write_vgpr(vgpr_base + 18, 1, 8u);

    auto decoder = Decoder::create(ROCJITSU_CODE_ARCH_CDNA5);
    ASSERT_NE(decoder, nullptr);
    constexpr auto kCompare = cdna5::build_vopc(cdna5::kVCmpGtI32Vopc, {.src0 = 28, .vsrc1 = 18});
    std::unique_ptr<Instruction> decoded(decode_valid(*decoder, kCompare.data()));
    ASSERT_NE(decoded, nullptr);
    EXPECT_EQ(decoded->mnemonic(), "v_cmp_gt_i32_e32");
    decoded->execute(*decoded, wf);
    EXPECT_EQ(wf->vcc(), 0x000001c000000001ull);
  }
}

TEST(Gfx1250ExecutionTest, VbufferB128LoadsZeroAndStoresDropPartialOobDwords) {
  Gfx1250Sim sim;
  auto *cu = sim.cu();
  auto *wf = cu->dispatch_wf(0, 0, kGfx1250ScalarSlots, 32);
  ASSERT_NE(wf, nullptr);
  wf->set_exec(1u);

  constexpr uint64_t kAddr = 0xC000;
  constexpr uint32_t kResourceSgpr = 4;
  constexpr uint32_t kLoadVgpr = 8;
  constexpr uint32_t kStoreVgpr = 12;
  constexpr std::array<uint32_t, 4> kInitial = {0x101u, 0x102u, 0x103u, 0x104u};
  constexpr std::array<uint32_t, 4> kStored = {0x201u, 0x202u, 0x203u, 0x204u};
  for (uint32_t i = 0; i < kInitial.size(); ++i)
    sim.memory->write32(kAddr + i * sizeof(uint32_t), kInitial[i]);

  // gfx1250 NUM_RECORDS is a 45-bit byte count split across SRD words 1-3.
  constexpr uint64_t kNumRecords = 10;
  const std::array<uint32_t, 4> resource = {
      static_cast<uint32_t>(kAddr),
      static_cast<uint32_t>((kAddr >> 32) & 0x01FF'FFFFu) |
          static_cast<uint32_t>((kNumRecords & 0x7Fu) << 25),
      static_cast<uint32_t>(kNumRecords >> 7),
      static_cast<uint32_t>((kNumRecords >> 39) & 0x3Fu),
  };
  for (uint32_t i = 0; i < resource.size(); ++i)
    cu->write_sgpr(wf->sgpr_alloc().base + kResourceSgpr + i, resource[i]);

  cdna5::VbufferMachineInst machine{};
  machine.vdata = kLoadVgpr;
  machine.rsrc = kResourceSgpr;
  machine.soffset = cdna5::OPR_SREG_NULL;
  machine.scope = 3;

  amdgpu::GlobalMemPipeline pipeline(&cu->l1_vector(), cu->l2());
  auto *load =
      new cdna5::BufferLoadB128Vbuffer(reinterpret_cast<const cdna5::MachineInst *>(&machine));
  load->execute_impl(*wf);
  pipeline.issue(load, *wf);

  EXPECT_EQ(cu->read_vgpr(wf->vgpr_alloc().base + kLoadVgpr + 0, 0), kInitial[0]);
  EXPECT_EQ(cu->read_vgpr(wf->vgpr_alloc().base + kLoadVgpr + 1, 0), kInitial[1]);
  EXPECT_EQ(cu->read_vgpr(wf->vgpr_alloc().base + kLoadVgpr + 2, 0), 0u);
  EXPECT_EQ(cu->read_vgpr(wf->vgpr_alloc().base + kLoadVgpr + 3, 0), 0u);

  for (uint32_t i = 0; i < kStored.size(); ++i)
    cu->write_vgpr(wf->vgpr_alloc().base + kStoreVgpr + i, 0, kStored[i]);
  machine.vdata = kStoreVgpr;
  auto *store =
      new cdna5::BufferStoreB128Vbuffer(reinterpret_cast<const cdna5::MachineInst *>(&machine));
  store->execute_impl(*wf);
  pipeline.issue(store, *wf);

  EXPECT_EQ(sim.memory->read32(kAddr), kStored[0]);
  EXPECT_EQ(sim.memory->read32(kAddr + 4), kStored[1]);
  EXPECT_EQ(sim.memory->read32(kAddr + 8), kInitial[2]);
  EXPECT_EQ(sim.memory->read32(kAddr + 12), kInitial[3]);
}

TEST(Gfx1250ExecutionTest, VbufferB64B96MixedLanesHonorStructuredPartialOob) {
  Gfx1250Sim sim;
  auto *cu = sim.cu();
  auto *wf = cu->dispatch_wf(0, 0, kGfx1250ScalarSlots, 32);
  ASSERT_NE(wf, nullptr);
  wf->set_exec(0x3u);

  constexpr uint64_t kAddr = 0xC080;
  constexpr uint32_t kResourceSgpr = 4;
  constexpr uint32_t kSoffsetSgpr = 12;
  constexpr uint32_t kAddressVgpr = 4;
  constexpr uint32_t kB96LoadVgpr = 8;
  constexpr uint32_t kB64LoadVgpr = 12;
  constexpr uint32_t kStoreVgpr = 16;
  constexpr uint64_t kNumRecords = 32;
  constexpr uint32_t kRawStride = 4;
  constexpr uint32_t kStrideScaleEncoding = 1;
  constexpr uint32_t kStrideMultiplier = 4;
  constexpr uint32_t kStride = kRawStride * kStrideMultiplier;
  const std::array<uint32_t, 4> resource = {
      static_cast<uint32_t>(kAddr),
      static_cast<uint32_t>((kAddr >> 32) & 0x01FF'FFFFu) |
          static_cast<uint32_t>((kNumRecords & 0x7Fu) << 25),
      static_cast<uint32_t>(kNumRecords >> 7),
      static_cast<uint32_t>((kNumRecords >> 39) & 0x3Fu) | (kRawStride << 12) |
          (kStrideScaleEncoding << 26) | (1u << 29),
  };
  for (uint32_t i = 0; i < resource.size(); ++i)
    cu->write_sgpr(wf->sgpr_alloc().base + kResourceSgpr + i, resource[i]);
  cu->write_sgpr(wf->sgpr_alloc().base + kSoffsetSgpr, 4);

  const uint32_t vbase = wf->vgpr_alloc().base;
  cu->write_vgpr(vbase + kAddressVgpr, 0, 0);
  cu->write_vgpr(vbase + kAddressVgpr + 1, 0, 0);
  cu->write_vgpr(vbase + kAddressVgpr, 1, 1);
  cu->write_vgpr(vbase + kAddressVgpr + 1, 1, 8);

  constexpr std::array<uint32_t, 3> kLane0Initial = {0x101u, 0x102u, 0x103u};
  constexpr std::array<uint32_t, 3> kLane1Initial = {0x201u, 0x202u, 0x203u};
  for (uint32_t i = 0; i < kLane0Initial.size(); ++i)
    sim.memory->write32(kAddr + 4 + i * sizeof(uint32_t), kLane0Initial[i]);
  for (uint32_t i = 0; i < kLane1Initial.size(); ++i)
    sim.memory->write32(kAddr + 28 + i * sizeof(uint32_t), kLane1Initial[i]);

  cdna5::VbufferMachineInst machine{};
  machine.rsrc = kResourceSgpr;
  machine.soffset = kSoffsetSgpr;
  machine.vaddr = kAddressVgpr;
  machine.idxen = 1;
  machine.offen = 1;
  machine.scope = 3;
  amdgpu::GlobalMemPipeline pipeline(&cu->l1_vector(), cu->l2());

  machine.vdata = kB64LoadVgpr;
  auto *b64_load =
      new cdna5::BufferLoadB64Vbuffer(reinterpret_cast<const cdna5::MachineInst *>(&machine));
  b64_load->execute_impl(*wf);
  pipeline.issue(b64_load, *wf);
  EXPECT_EQ(cu->read_vgpr(vbase + kB64LoadVgpr, 0), kLane0Initial[0]);
  EXPECT_EQ(cu->read_vgpr(vbase + kB64LoadVgpr + 1, 0), kLane0Initial[1]);
  EXPECT_EQ(cu->read_vgpr(vbase + kB64LoadVgpr, 1), kLane1Initial[0]);
  EXPECT_EQ(cu->read_vgpr(vbase + kB64LoadVgpr + 1, 1), 0u);

  machine.vdata = kB96LoadVgpr;
  auto *b96_load =
      new cdna5::BufferLoadB96Vbuffer(reinterpret_cast<const cdna5::MachineInst *>(&machine));
  b96_load->execute_impl(*wf);
  pipeline.issue(b96_load, *wf);
  for (uint32_t i = 0; i < kLane0Initial.size(); ++i)
    EXPECT_EQ(cu->read_vgpr(vbase + kB96LoadVgpr + i, 0), kLane0Initial[i]);
  EXPECT_EQ(cu->read_vgpr(vbase + kB96LoadVgpr, 1), kLane1Initial[0]);
  EXPECT_EQ(cu->read_vgpr(vbase + kB96LoadVgpr + 1, 1), 0u);
  EXPECT_EQ(cu->read_vgpr(vbase + kB96LoadVgpr + 2, 1), 0u);

  constexpr std::array<uint32_t, 3> kLane0Stored = {0x301u, 0x302u, 0x303u};
  constexpr std::array<uint32_t, 3> kLane1Stored = {0x401u, 0x402u, 0x403u};
  for (uint32_t i = 0; i < kLane0Stored.size(); ++i) {
    cu->write_vgpr(vbase + kStoreVgpr + i, 0, kLane0Stored[i]);
    cu->write_vgpr(vbase + kStoreVgpr + i, 1, kLane1Stored[i]);
  }
  machine.vdata = kStoreVgpr;
  auto *b96_store =
      new cdna5::BufferStoreB96Vbuffer(reinterpret_cast<const cdna5::MachineInst *>(&machine));
  b96_store->execute_impl(*wf);
  pipeline.issue(b96_store, *wf);

  for (uint32_t i = 0; i < kLane0Stored.size(); ++i)
    EXPECT_EQ(sim.memory->read32(kAddr + 4 + i * sizeof(uint32_t)), kLane0Stored[i]);
  EXPECT_EQ(sim.memory->read32(kAddr + kStride + 12), kLane1Stored[0]);
  EXPECT_EQ(sim.memory->read32(kAddr + kStride + 16), kLane1Initial[1]);
  EXPECT_EQ(sim.memory->read32(kAddr + kStride + 20), kLane1Initial[2]);
}

TEST(Gfx1250ExecutionTest, NonReturningVbufferB64AtomicHonorsWholePayloadBounds) {
  Gfx1250Sim sim;
  auto *cu = sim.cu();
  auto *wf = cu->dispatch_wf(0, 0, kGfx1250ScalarSlots, 32);
  ASSERT_NE(wf, nullptr);
  wf->set_exec(1u);

  constexpr uint64_t kAddr = 0xC100;
  constexpr uint32_t kResourceSgpr = 4;
  constexpr uint32_t kDataVgpr = 8;
  constexpr uint64_t kInitial = 0x0102'0304'0506'0708ULL;
  constexpr uint64_t kAddend = 0x1011'1213'1415'1617ULL;
  auto write_resource = [&](uint64_t num_records) {
    const std::array<uint32_t, 4> resource = {
        static_cast<uint32_t>(kAddr),
        static_cast<uint32_t>((kAddr >> 32) & 0x01FF'FFFFu) |
            static_cast<uint32_t>((num_records & 0x7Fu) << 25),
        static_cast<uint32_t>(num_records >> 7),
        static_cast<uint32_t>((num_records >> 39) & 0x3Fu),
    };
    for (uint32_t i = 0; i < resource.size(); ++i)
      cu->write_sgpr(wf->sgpr_alloc().base + kResourceSgpr + i, resource[i]);
  };

  cu->write_vgpr(wf->vgpr_alloc().base + kDataVgpr, 0, static_cast<uint32_t>(kAddend));
  cu->write_vgpr(wf->vgpr_alloc().base + kDataVgpr + 1, 0, static_cast<uint32_t>(kAddend >> 32));
  cdna5::VbufferMachineInst machine{};
  machine.vdata = kDataVgpr;
  machine.rsrc = kResourceSgpr;
  machine.soffset = cdna5::OPR_SREG_NULL;
  machine.scope = 3;
  machine.th = 0;
  amdgpu::GlobalMemPipeline pipeline(&cu->l1_vector(), cu->l2());

  sim.memory->write64(kAddr, kInitial);
  write_resource(/*num_records=*/8);
  auto *exact_end =
      new cdna5::BufferAtomicAddU64Vbuffer(reinterpret_cast<const cdna5::MachineInst *>(&machine));
  exact_end->execute_impl(*wf);
  pipeline.issue(exact_end, *wf);
  EXPECT_EQ(sim.memory->read64(kAddr), kInitial + kAddend);

  sim.memory->write64(kAddr, kInitial);
  write_resource(/*num_records=*/6);
  auto *partial_oob =
      new cdna5::BufferAtomicAddU64Vbuffer(reinterpret_cast<const cdna5::MachineInst *>(&machine));
  partial_oob->execute_impl(*wf);
  pipeline.issue(partial_oob, *wf);
  EXPECT_EQ(sim.memory->read64(kAddr), kInitial);
}

TEST(Gfx1250ExecutionTest, ReturningVbufferAtomicIgnoresNonBufferResourceType) {
  Gfx1250Sim sim;
  auto *cu = sim.cu();
  auto *wf = cu->dispatch_wf(0, 0, kGfx1250ScalarSlots, 32);
  ASSERT_NE(wf, nullptr);
  wf->set_exec(1u);

  constexpr uint64_t kAddr = 0xC180;
  constexpr uint32_t kResourceSgpr = 4;
  constexpr uint32_t kDataVgpr = 8;
  constexpr uint32_t kNonBufferType = 2;
  constexpr uint32_t kInitialMemory = 0x0102'0304u;
  constexpr uint32_t kDataSentinel = 0xA1A2'A3A4u;
  constexpr uint64_t kNumRecords = sizeof(uint32_t);
  const std::array<uint32_t, 4> resource = {
      static_cast<uint32_t>(kAddr),
      static_cast<uint32_t>((kAddr >> 32) & 0x01FF'FFFFu) |
          static_cast<uint32_t>((kNumRecords & 0x7Fu) << 25),
      static_cast<uint32_t>(kNumRecords >> 7),
      static_cast<uint32_t>((kNumRecords >> 39) & 0x3Fu) | (kNonBufferType << 30),
  };
  for (uint32_t i = 0; i < resource.size(); ++i)
    cu->write_sgpr(wf->sgpr_alloc().base + kResourceSgpr + i, resource[i]);
  sim.memory->write32(kAddr, kInitialMemory);
  cu->write_vgpr(wf->vgpr_alloc().base + kDataVgpr, 0, kDataSentinel);

  auto plugin_group = std::make_shared<ExecutionPluginGroup>(PluginSinkConfig{});
  auto recorder = std::make_unique<VgprReadRecorder>();
  auto *recorder_ptr = recorder.get();
  ASSERT_TRUE(plugin_group->add(std::move(recorder)));
  cu->set_plugin_group(plugin_group);
  plugin_group->onInit();

  cdna5::VbufferMachineInst machine{};
  machine.vdata = kDataVgpr;
  machine.rsrc = kResourceSgpr;
  machine.soffset = cdna5::OPR_SREG_NULL;
  machine.scope = 3;
  machine.th = amdgpu::GFX12_TH_ATOMIC_RETURN;

  amdgpu::GlobalMemPipeline pipeline(&cu->l1_vector(), cu->l2());
  auto *atomic =
      new cdna5::BufferAtomicSwapB32Vbuffer(reinterpret_cast<const cdna5::MachineInst *>(&machine));
  atomic->execute_impl(*wf);
  pipeline.issue(atomic, *wf);

  EXPECT_EQ(recorder_ptr->read_count, 0u);
  EXPECT_EQ(sim.memory->read32(kAddr), kInitialMemory);
  EXPECT_EQ(cu->read_vgpr(wf->vgpr_alloc().base + kDataVgpr, 0), kDataSentinel);
  EXPECT_TRUE(wf->wait_counters().empty());
}

TEST(Gfx1250ExecutionTest, DivScaleWritesExplicitSdstMask) {
  Gfx1250Sim sim;
  auto *cu = sim.cu();
  auto *wf = cu->dispatch_wf(0, 0, kGfx1250ScalarSlots, 32);
  ASSERT_NE(wf, nullptr);
  wf->set_exec(1u);

  constexpr uint32_t kLane = 0;
  constexpr uint32_t kOne = 0x3f800000u;
  constexpr uint32_t kTwoTo8 = 0x43800000u;
  constexpr uint32_t kTwoTo100 = 0x71800000u;
  const uint32_t vgpr_base = wf->vgpr_alloc().base;
  auto write_vgpr = [&](uint32_t reg, uint32_t value) {
    cu->write_vgpr(vgpr_base + reg, kLane, value);
  };
  auto read_vgpr = [&](uint32_t reg) { return cu->read_vgpr(vgpr_base + reg, kLane); };
  auto write_sgpr = [&](uint32_t reg, uint32_t value) {
    cu->write_sgpr(wf->sgpr_alloc().base + reg, value);
  };

  write_vgpr(1, kOne);
  write_vgpr(2, kTwoTo100);
  wf->set_vcc(0x5a5a5a5au);
  const std::array<uint32_t, 2> null_sdst_words = {
      0xd6fc7c00u, 0x040a0301u}; // v_div_scale_f32 v0, null, v1, v1, v2
  cdna5::VDivScaleF32Vop3SdstEnc null_sdst(null_sdst_words.data());
  null_sdst.execute_impl(*wf);
  EXPECT_EQ(wf->vcc(), 0x5a5a5a5au);
  EXPECT_EQ(read_vgpr(0), 0x5f800000u); // 2^64

  write_sgpr(7, kTwoTo8);
  write_vgpr(3, kOne);
  wf->set_vcc(0xa5a5a5a5u);
  const std::array<uint32_t, 2> normal_null_sdst_words = {
      0xd6fc7c09u, 0x040c0e07u}; // v_div_scale_f32 v9, null, s7, s7, v3
  cdna5::VDivScaleF32Vop3SdstEnc normal_null_sdst(normal_null_sdst_words.data());
  normal_null_sdst.execute_impl(*wf);
  EXPECT_EQ(wf->vcc(), 0xa5a5a5a5u);
  EXPECT_EQ(read_vgpr(9), kTwoTo8);

  write_vgpr(4, kOne);
  write_vgpr(5, kTwoTo100);
  wf->set_vcc(0);
  const std::array<uint32_t, 2> vcc_sdst_words = {
      0xd6fc6a03u, 0x04160904u}; // v_div_scale_f32 v3, vcc_lo, v4, v4, v5
  cdna5::VDivScaleF32Vop3SdstEnc vcc_sdst(vcc_sdst_words.data());
  vcc_sdst.execute_impl(*wf);
  EXPECT_EQ(wf->vcc(), 1u);
  EXPECT_EQ(read_vgpr(3), 0x5f800000u);

  write_vgpr(7, kOne);
  write_vgpr(8, kTwoTo100);
  write_sgpr(3, 0xfefefefeu);
  wf->set_vcc(0x12345678u);
  const std::array<uint32_t, 2> sgpr_sdst_words = {
      0xd6fc0206u, 0x04220f07u}; // v_div_scale_f32 v6, s2, v7, v7, v8
  cdna5::VDivScaleF32Vop3SdstEnc sgpr_sdst(sgpr_sdst_words.data());
  sgpr_sdst.execute_impl(*wf);
  EXPECT_EQ(wf->vcc(), 0x12345678u);
  EXPECT_EQ(read_wave_sgpr(*cu, *wf, 2), 0x12345679u);
  EXPECT_EQ(read_wave_sgpr(*cu, *wf, 3), 0xfefefefeu);
  EXPECT_EQ(read_vgpr(6), 0x5f800000u);
}

TEST(Gfx1250ExecutionTest, VMovB16HighVdstMergesIntoLowPhysicalVgpr) {
  Gfx1250Sim sim;
  auto *cu = sim.cu();
  auto *wf = cu->dispatch_wf(0, 0, kGfx1250ScalarSlots, kGfx1250Wave32VgprAllocation);
  ASSERT_NE(wf, nullptr);
  wf->set_exec(1u);

  constexpr uint32_t kLane = 0;
  const uint32_t vgpr_base = wf->vgpr_alloc().base;
  cu->write_vgpr(vgpr_base + 1, kLane, 0xAAAA5555u);
  cu->write_vgpr(vgpr_base + 129, kLane, 0xDEADBEEFu);

  const std::array<uint32_t, 1> words = {0x7F023880u}; // v_mov_b16_e32 v1.h, 0
  cdna5::VMovB16Vop1 high_half_mov(words.data());
  high_half_mov.execute_impl(*wf);

  EXPECT_EQ(cu->read_vgpr(vgpr_base + 1, kLane), 0x00005555u);
  EXPECT_EQ(cu->read_vgpr(vgpr_base + 129, kLane), 0xDEADBEEFu);
}

TEST(Gfx1250ExecutionTest, VNotB16HighVdstMergesIntoLowPhysicalVgpr) {
  Gfx1250Sim sim;
  auto *cu = sim.cu();
  auto *wf = cu->dispatch_wf(0, 0, kGfx1250ScalarSlots, kGfx1250Wave32VgprAllocation);
  ASSERT_NE(wf, nullptr);
  wf->set_exec(1u);

  constexpr uint32_t kLane = 0;
  const uint32_t vgpr_base = wf->vgpr_alloc().base;
  cu->write_vgpr(vgpr_base + 0, kLane, 0x000000FFu);
  cu->write_vgpr(vgpr_base + 1, kLane, 0xAAAA5555u);
  cu->write_vgpr(vgpr_base + 129, kLane, 0xDEADBEEFu);

  const std::array<uint32_t, 1> words = {0x7F02D300u}; // v_not_b16_e32 v1.h, v0.l
  cdna5::VNotB16Vop1 high_half_not(words.data());
  high_half_not.execute_impl(*wf);

  EXPECT_EQ(cu->read_vgpr(vgpr_base + 1, kLane), 0xFF005555u);
  EXPECT_EQ(cu->read_vgpr(vgpr_base + 129, kLane), 0xDEADBEEFu);
}

TEST(Gfx1250ExecutionTest, VAddF16HighVdstMergesIntoLowPhysicalVgpr) {
  Gfx1250Sim sim;
  auto *cu = sim.cu();
  auto *wf = cu->dispatch_wf(0, 0, kGfx1250ScalarSlots, kGfx1250Wave32VgprAllocation);
  ASSERT_NE(wf, nullptr);
  wf->set_exec(1u);

  constexpr uint32_t kLane = 0;
  const uint32_t vgpr_base = wf->vgpr_alloc().base;
  cu->write_vgpr(vgpr_base + 0, kLane, 0x00003C00u);
  cu->write_vgpr(vgpr_base + 1, kLane, 0xAAAA5555u);
  cu->write_vgpr(vgpr_base + 2, kLane, 0x00003C00u);
  cu->write_vgpr(vgpr_base + 129, kLane, 0xDEADBEEFu);

  const std::array<uint32_t, 1> words = {0x65020500u}; // v_add_f16_e32 v1.h, v0.l, v2.l
  cdna5::VAddF16Vop2 high_half_add(words.data());
  high_half_add.execute_impl(*wf);

  EXPECT_EQ(cu->read_vgpr(vgpr_base + 1, kLane), 0x40005555u);
  EXPECT_EQ(cu->read_vgpr(vgpr_base + 129, kLane), 0xDEADBEEFu);
}

TEST(Gfx1250ExecutionTest, IreeF16ReductionTailKeepsLane31Sum) {
  Gfx1250Sim sim;
  auto *cu = sim.cu();
  auto *wf = cu->dispatch_wf(0, 0, kGfx1250ScalarSlots, kGfx1250Wave32VgprAllocation);
  ASSERT_NE(wf, nullptr);
  ASSERT_EQ(wf->wf_size(), 32u);
  wf->set_exec(0xffffffffu);

  auto decoder = Decoder::create(ROCJITSU_CODE_ARCH_CDNA5);
  ASSERT_NE(decoder, nullptr);

  const uint32_t vgpr_base = wf->vgpr_alloc().base;
  const uint32_t packed_1_2 = 0x40003c00u;
  const uint32_t packed_3_4 = 0x44004200u;
  const uint32_t packed_5_6 = 0x46004500u;
  const uint32_t packed_7_8 = 0x48004700u;
  for (uint32_t lane = 0; lane < wf->wf_size(); ++lane) {
    cu->write_vgpr(vgpr_base + 10, lane, packed_7_8);
    cu->write_vgpr(vgpr_base + 11, lane, packed_1_2);
    cu->write_vgpr(vgpr_base + 16, lane, packed_5_6);
    cu->write_vgpr(vgpr_base + 17, lane, packed_3_4);
  }

  const std::array<std::array<uint32_t, 3>, 20> words = {{
      {0x64021680u, 0, 0},                     // v_add_f16_e32 v1, 0, v11
      {0x32041690u, 0, 0},                     // v_lshrrev_b32_e32 v2, 16, v11
      {0x64020501u, 0, 0},                     // v_add_f16_e32 v1, v1, v2
      {0x32042290u, 0, 0},                     // v_lshrrev_b32_e32 v2, 16, v17
      {0x64022301u, 0, 0},                     // v_add_f16_e32 v1, v1, v17
      {0x64020501u, 0, 0},                     // v_add_f16_e32 v1, v1, v2
      {0x32042090u, 0, 0},                     // v_lshrrev_b32_e32 v2, 16, v16
      {0x64022101u, 0, 0},                     // v_add_f16_e32 v1, v1, v16
      {0x64020501u, 0, 0},                     // v_add_f16_e32 v1, v1, v2
      {0x32041490u, 0, 0},                     // v_lshrrev_b32_e32 v2, 16, v10
      {0x64021501u, 0, 0},                     // v_add_f16_e32 v1, v1, v10
      {0x64020501u, 0, 0},                     // v_add_f16_e32 v1, v1, v2
      {0xd5320001u, 0x000202fau, 0xff08b101u}, // quad_perm:[1,0,3,2]
      {0xd5320001u, 0x000202fau, 0xff084e01u}, // quad_perm:[2,3,0,1]
      {0xd5320001u, 0x000202fau, 0xff094101u}, // row_half_mirror
      {0xd5320001u, 0x000202fau, 0xff094001u}, // row_mirror
      {0xd65c0802u, 0x03058301u, 0},           // v_permlanex16_b32 v2, v1, -1, -1
      {0x64020302u, 0, 0},                     // v_add_f16_e32 v1, v2, v1
      {0xd7600000u, 0x02013f01u, 0},           // v_readlane_b32 s0, v1, 31
      {0xa4808000u, 0, 0},                     // s_add_f16 s0, s0, 0
  }};

  for (const auto &inst_words : words) {
    std::unique_ptr<Instruction> inst(decode_valid(*decoder, inst_words.data()));
    ASSERT_NE(inst, nullptr);
    EXPECT_TRUE(cu->execute_instruction(inst.get(), *wf).succeeded());
  }

  EXPECT_EQ(read_wave_sgpr(*cu, *wf, 0) & 0xffffu, 0x6480u);
}

TEST(Gfx1250ExecutionTest, VFmacF16Vop3HighVdstUsesHighHalfAddend) {
  Gfx1250Sim sim;
  auto *cu = sim.cu();
  auto *wf = cu->dispatch_wf(0, 0, kGfx1250ScalarSlots, kGfx1250Wave32VgprAllocation);
  ASSERT_NE(wf, nullptr);
  wf->set_exec(1u);

  constexpr uint32_t kLane = 0;
  const uint32_t vgpr_base = wf->vgpr_alloc().base;
  cu->write_vgpr(vgpr_base + 0, kLane, 0x00003C00u);
  cu->write_vgpr(vgpr_base + 1, kLane, 0x40003C00u);
  cu->write_vgpr(vgpr_base + 2, kLane, 0x00003C00u);

  const std::array<uint32_t, 2> words = {
      0xD5364001u, // v_fmac_f16 v1.h, v0.l, v2.l
      0x02020500u,
  };
  cdna5::VFmacF16Vop3 high_half_fmac(words.data());
  high_half_fmac.execute_impl(*wf);

  EXPECT_EQ(cu->read_vgpr(vgpr_base + 1, kLane), 0x42003C00u);
}

TEST(Gfx1250ExecutionTest, VFmacF16Vop2HighVdstUsesHighHalfAddend) {
  Gfx1250Sim sim;
  auto *cu = sim.cu();
  auto *wf = cu->dispatch_wf(0, 0, kGfx1250ScalarSlots, kGfx1250Wave32VgprAllocation);
  ASSERT_NE(wf, nullptr);
  wf->set_exec(1u);

  constexpr uint32_t kLane = 0;
  const uint32_t vgpr_base = wf->vgpr_alloc().base;
  cu->write_vgpr(vgpr_base + 0, kLane, 0x00003C00u);
  cu->write_vgpr(vgpr_base + 1, kLane, 0x40003C00u);
  cu->write_vgpr(vgpr_base + 2, kLane, 0x00003C00u);
  cu->write_vgpr(vgpr_base + 129, kLane, 0x3C003C00u);

  const std::array<uint32_t, 1> words = {0x6D020500u}; // v_fmac_f16_e32 v1.h, v0.l, v2.l
  cdna5::VFmacF16Vop2 high_half_fmac(words.data());
  high_half_fmac.execute_impl(*wf);

  EXPECT_EQ(cu->read_vgpr(vgpr_base + 1, kLane), 0x42003C00u);
  EXPECT_EQ(cu->read_vgpr(vgpr_base + 129, kLane), 0x3C003C00u);
}

TEST(Gfx1250ExecutionTest, VMadU32LiteralTimesScalarAddsVector) {
  Gfx1250Sim sim;
  auto *cu = sim.cu();
  auto *wf = cu->dispatch_wf(0, 0, kGfx1250ScalarSlots, 32);
  ASSERT_NE(wf, nullptr);
  wf->set_exec(1u);

  constexpr uint32_t kLane = 0;
  const uint32_t vgpr_base = wf->vgpr_alloc().base;
  write_wave_sgpr(*cu, *wf, 3, 1);
  cu->write_vgpr(vgpr_base + 4, kLane, 0x24u);

  const std::array<uint32_t, 3> words = {
      0xD6350004u, // v_mad_u32 v4, 0x48, s3, v4
      0x041006FFu,
      0x00000048u,
  };
  cdna5::VMadU32Vop3 mad(words.data());
  mad.execute_impl(*wf);

  EXPECT_EQ(cu->read_vgpr(vgpr_base + 4, kLane), 0x6Cu);
}

TEST(Gfx1250LiteralOperandTest, SplitBackendPreservesSignedAndEncodingSemantics) {
  Gfx1250Sim sim;
  auto *cu = sim.cu();
  auto *wf = cu->dispatch_wf(0, 0, kGfx1250ScalarSlots, 32);
  ASSERT_NE(wf, nullptr);
  wf->set_exec(1u);

  auto decoder = Decoder::create(ROCJITSU_CODE_ARCH_CDNA5);
  ASSERT_NE(decoder, nullptr);
  ASSERT_TRUE(cdna5::Operand::full_execution_backend_complete());
  amdgpu::RegisterAccess regs(*wf);

  struct LiteralCase {
    uint32_t encoded;
    uint64_t signed_value;
  };
  constexpr std::array cases{
      LiteralCase{0x7fffffffu, 0x000000007fffffffULL},
      LiteralCase{0x80000000u, 0xffffffff80000000ULL},
      LiteralCase{0xffffffffu, 0xffffffffffffffffULL},
  };

  for (const auto &[literal, signed_value] : cases) {
    SCOPED_TRACE(::testing::Message() << "literal=" << literal);

    const auto signed_mad_base = cdna5::build_vop3(
        cdna5::kVMadNcI64I32Vop3, {.vdst = 4, .src0 = 129, .src1 = 129, .src2 = 255});
    const std::array signed_mad_words{signed_mad_base[0], signed_mad_base[1], literal};
    std::unique_ptr<Instruction> signed_mad_decoded(
        decode_valid(*decoder, signed_mad_words.data()));
    ASSERT_NE(signed_mad_decoded, nullptr);
    EXPECT_EQ(signed_mad_decoded->mnemonic(), "v_mad_nc_i64_i32");
    EXPECT_EQ(signed_mad_decoded->size(), 12);
    auto *signed_mad = dynamic_cast<cdna5::VMadNcI64I32Vop3 *>(signed_mad_decoded.get());
    ASSERT_NE(signed_mad, nullptr);

    const Operand *signed_addend = signed_mad->src_operand(2);
    ASSERT_NE(signed_addend, nullptr);
    EXPECT_EQ(signed_addend->name(), std::format("0x{:x}", literal));
    EXPECT_EQ(static_cast<uint32_t>(signed_addend->encoding_value()), literal);
    EXPECT_FALSE(signed_addend->literal64_value().has_value());
    EXPECT_EQ(regs.read_lane64(*signed_addend, 0), signed_value);
    signed_mad->execute_impl(*wf);
    EXPECT_EQ(regs.read_lane64(*signed_mad->dst_operand(0), 0), signed_value + 1u);

    const auto unsigned_mad_base = cdna5::build_vop3(
        cdna5::kVMadNcU64U32Vop3, {.vdst = 6, .src0 = 129, .src1 = 129, .src2 = 255});
    const std::array unsigned_mad_words{unsigned_mad_base[0], unsigned_mad_base[1], literal};
    std::unique_ptr<Instruction> unsigned_mad_decoded(
        decode_valid(*decoder, unsigned_mad_words.data()));
    ASSERT_NE(unsigned_mad_decoded, nullptr);
    auto *unsigned_mad = dynamic_cast<cdna5::VMadNcU64U32Vop3 *>(unsigned_mad_decoded.get());
    ASSERT_NE(unsigned_mad, nullptr);

    const Operand *unsigned_addend = unsigned_mad->src_operand(2);
    ASSERT_NE(unsigned_addend, nullptr);
    EXPECT_FALSE(unsigned_addend->literal64_value().has_value());
    EXPECT_EQ(regs.read_lane64(*unsigned_addend, 0), static_cast<uint64_t>(literal));
    unsigned_mad->execute_impl(*wf);
    EXPECT_EQ(regs.read_lane64(*unsigned_mad->dst_operand(0), 0),
              static_cast<uint64_t>(literal) + 1u);

    const auto scalar_base =
        cdna5::build_sop2(cdna5::kSAshrI64Sop2, {.ssrc0 = 255, .ssrc1 = 128, .sdst = 0});
    const std::array scalar_words{scalar_base[0], literal};
    std::unique_ptr<Instruction> scalar_decoded(decode_valid(*decoder, scalar_words.data()));
    ASSERT_NE(scalar_decoded, nullptr);
    EXPECT_EQ(scalar_decoded->mnemonic(), "s_ashr_i64");
    EXPECT_EQ(scalar_decoded->size(), 8);
    auto *scalar = dynamic_cast<cdna5::SAshrI64Sop2 *>(scalar_decoded.get());
    ASSERT_NE(scalar, nullptr);

    const Operand *scalar_value = scalar->src_operand(0);
    ASSERT_NE(scalar_value, nullptr);
    EXPECT_FALSE(scalar_value->literal64_value().has_value());
    EXPECT_EQ(regs.read_scalar64(*scalar_value), signed_value);
    scalar->execute_impl(*wf);
    EXPECT_EQ(regs.read_scalar64(*scalar->dst_operand(0)), signed_value);

    const auto b64_base =
        cdna5::build_sop2(cdna5::kSAndB64Sop2, {.ssrc0 = 255, .ssrc1 = 193, .sdst = 2});
    const std::array b64_words{b64_base[0], literal};
    std::unique_ptr<Instruction> b64_decoded(decode_valid(*decoder, b64_words.data()));
    ASSERT_NE(b64_decoded, nullptr);
    auto *b64 = dynamic_cast<cdna5::SAndB64Sop2 *>(b64_decoded.get());
    ASSERT_NE(b64, nullptr);

    const Operand *b64_value = b64->src_operand(0);
    ASSERT_NE(b64_value, nullptr);
    EXPECT_FALSE(b64_value->literal64_value().has_value());
    EXPECT_EQ(regs.read_scalar64(*b64_value), static_cast<uint64_t>(literal));
    b64->execute_impl(*wf);
    EXPECT_EQ(regs.read_scalar64(*b64->dst_operand(0)), static_cast<uint64_t>(literal));
  }
}

TEST(Gfx1250LiteralOperandTest, NegativeI64CompareCoversScalarAndAvailableSimdPath) {
  ForceScalarGuard force_scalar_guard;
  const auto run_case = [](bool force_scalar) {
    SCOPED_TRACE(force_scalar ? "scalar" : "simd");
    util::set_force_scalar_for_testing(force_scalar);

    Gfx1250Sim sim;
    auto *cu = sim.cu();
    auto *wf = cu->dispatch_wf(0, 0, kGfx1250ScalarSlots, 32);
    ASSERT_NE(wf, nullptr);
    wf->set_exec(0x3u);

    const uint32_t vgpr_base = wf->vgpr_alloc().base;
    for (uint32_t lane = 0; lane < 2; ++lane) {
      cu->write_vgpr(vgpr_base, lane, 0u);
      cu->write_vgpr(vgpr_base + 1, lane, 0u);
    }

    auto decoder = Decoder::create(ROCJITSU_CODE_ARCH_CDNA5);
    ASSERT_NE(decoder, nullptr);
    const auto compare_base =
        cdna5::build_vop3(cdna5::kVCmpLtI64Vop3, {.vdst = 0, .src0 = 255, .src1 = 256});
    const std::array compare_words{compare_base[0], compare_base[1], 0xffffffffu};
    std::unique_ptr<Instruction> compare(decode_valid(*decoder, compare_words.data()));
    ASSERT_NE(compare, nullptr);
    EXPECT_EQ(compare->mnemonic(), "v_cmp_lt_i64");
    EXPECT_EQ(compare->size(), 12);

    auto *typed_compare = dynamic_cast<cdna5::VCmpLtI64Vop3 *>(compare.get());
    ASSERT_NE(typed_compare, nullptr);
    if (!force_scalar) {
      EXPECT_TRUE(amdgpu::try_execute_vopc64_vop3_int_simd<int64_t>(
          *typed_compare, *wf, [](auto a, auto b) { return a < b; },
          [&](uint64_t result) {
            amdgpu::write_explicit_lane_mask(typed_compare->vdst, *wf, result);
          }));
      EXPECT_EQ(read_wave_sgpr(*cu, *wf, 0), 0x3u);
      write_wave_sgpr(*cu, *wf, 0, 0u);
      write_wave_sgpr(*cu, *wf, 1, 0u);
    }

    EXPECT_TRUE(cu->execute_instruction(compare.get(), *wf).succeeded());
    EXPECT_EQ(read_wave_sgpr(*cu, *wf, 0), 0x3u);
  };

  run_case(true);
  if constexpr (util::has_stdx_simd && !UTIL_SIMD_BROKEN_NATIVE_64BIT_MASKS)
    run_case(false);
}

TEST(Gfx1250LiteralOperandTest, ScalarMaskOperandsRejectLiteralMarkers) {
  struct TestCase {
    const char *name;
    std::array<uint32_t, 2> encoding;
  };
  auto decoder = Decoder::create(ROCJITSU_CODE_ARCH_CDNA5);
  ASSERT_NE(decoder, nullptr);
  for (const uint16_t marker : {uint16_t{254}, uint16_t{255}}) {
    const std::array test_cases{
        TestCase{"v_cndmask_b32", cdna5::build_vop3(cdna5::kVCndmaskB32Vop3,
                                                    {.src0 = 128, .src1 = 128, .src2 = marker})},
        TestCase{"v_cndmask_b16", cdna5::build_vop3(cdna5::kVCndmaskB16Vop3,
                                                    {.src0 = 128, .src1 = 128, .src2 = marker})},
        TestCase{"v_add_co_ci_u32",
                 cdna5::build_vop3_sdst_enc(cdna5::kVAddCoCiU32Vop3SdstEnc,
                                            {.src0 = 128, .src1 = 128, .src2 = marker})},
        TestCase{"v_sub_co_ci_u32",
                 cdna5::build_vop3_sdst_enc(cdna5::kVSubCoCiU32Vop3SdstEnc,
                                            {.src0 = 128, .src1 = 128, .src2 = marker})},
        TestCase{"v_subrev_co_ci_u32",
                 cdna5::build_vop3_sdst_enc(cdna5::kVSubrevCoCiU32Vop3SdstEnc,
                                            {.src0 = 128, .src1 = 128, .src2 = marker})},
    };
    for (const TestCase &test_case : test_cases) {
      SCOPED_TRACE(test_case.name);
      SCOPED_TRACE(marker);
      const std::array words{test_case.encoding[0], test_case.encoding[1], 0xffffffffu, 0u};
      EXPECT_TRUE(decode_fails(*decoder, words.data()));
    }
  }
}

TEST(Gfx1250LiteralOperandTest, PkF32LiteralReplicatesAndUsesAvailableSimdPath) {
  ForceScalarGuard force_scalar_guard;
  const auto run_case = [](bool force_scalar) {
    SCOPED_TRACE(force_scalar ? "scalar" : "simd");
    util::set_force_scalar_for_testing(force_scalar);

    constexpr uint32_t literal = 0x3f800000u;
    constexpr uint64_t replicated =
        (static_cast<uint64_t>(literal) << 32) | static_cast<uint64_t>(literal);
    const auto add_base = cdna5::build_vop3p(cdna5::kVPkAddF32Vop3p,
                                             {.vdst = 0, .src0 = 255, .src1 = 128, .opsel_hi = 3});
    const std::array add_words{add_base[0], add_base[1], literal};

    auto decoder = Decoder::create(ROCJITSU_CODE_ARCH_CDNA5);
    ASSERT_NE(decoder, nullptr);
    std::unique_ptr<Instruction> add(decode_valid(*decoder, add_words.data()));
    ASSERT_NE(add, nullptr);
    auto *typed_add = dynamic_cast<cdna5::VPkAddF32Vop3p *>(add.get());
    ASSERT_NE(typed_add, nullptr);

    Gfx1250Sim sim;
    auto *cu = sim.cu();
    auto *wf = cu->dispatch_wf(0, 0, kGfx1250ScalarSlots, 32);
    ASSERT_NE(wf, nullptr);
    wf->set_exec(0x3u);

    const Operand *literal_operand = typed_add->src_operand(0);
    ASSERT_NE(literal_operand, nullptr);
    EXPECT_EQ(static_cast<uint32_t>(literal_operand->encoding_value()), literal);
    EXPECT_FALSE(literal_operand->literal64_value().has_value());
    EXPECT_EQ(amdgpu::RegisterAccess(*wf).read_lane64(*literal_operand, 0), replicated);

    const uint32_t vgpr_base = wf->vgpr_alloc().base;
    if (!force_scalar) {
      EXPECT_TRUE(amdgpu::try_execute_vop3p_pk_binary_f32_simd(
          *typed_add, *wf, 0u, 3u, [](auto a, auto b) { return a + b; }));
      for (uint32_t lane = 0; lane < 2; ++lane) {
        EXPECT_EQ(cu->read_vgpr(vgpr_base, lane), literal);
        EXPECT_EQ(cu->read_vgpr(vgpr_base + 1, lane), literal);
        cu->write_vgpr(vgpr_base, lane, 0u);
        cu->write_vgpr(vgpr_base + 1, lane, 0u);
      }
    }

    EXPECT_TRUE(cu->execute_instruction(add.get(), *wf).succeeded());
    for (uint32_t lane = 0; lane < 2; ++lane) {
      EXPECT_EQ(cu->read_vgpr(vgpr_base, lane), literal);
      EXPECT_EQ(cu->read_vgpr(vgpr_base + 1, lane), literal);
    }
  };

  run_case(true);
  if constexpr (util::has_stdx_simd)
    run_case(false);
}

using PackedU64Pair = std::array<uint64_t, 2>;

void write_vgpr_packed_u64(amdgpu::ComputeUnitCore &cu, const amdgpu::Wavefront &wf,
                           uint32_t first_vgpr, uint32_t lane, PackedU64Pair values) {
  const uint32_t base = wf.vgpr_alloc().base + first_vgpr;
  for (uint32_t element = 0; element < values.size(); ++element) {
    cu.write_vgpr(base + element * 2, lane, static_cast<uint32_t>(values[element]));
    cu.write_vgpr(base + element * 2 + 1, lane, static_cast<uint32_t>(values[element] >> 32));
  }
}

PackedU64Pair read_vgpr_packed_u64(const amdgpu::ComputeUnitCore &cu, const amdgpu::Wavefront &wf,
                                   uint32_t first_vgpr, uint32_t lane) {
  const uint32_t base = wf.vgpr_alloc().base + first_vgpr;
  PackedU64Pair values{};
  for (uint32_t element = 0; element < values.size(); ++element) {
    values[element] = cu.read_vgpr(base + element * 2, lane);
    values[element] |= static_cast<uint64_t>(cu.read_vgpr(base + element * 2 + 1, lane)) << 32;
  }
  return values;
}

void write_vgpr_packed_u32(amdgpu::ComputeUnitCore &cu, const amdgpu::Wavefront &wf,
                           uint32_t first_vgpr, uint32_t lane, std::array<uint32_t, 2> values) {
  const uint32_t base = wf.vgpr_alloc().base + first_vgpr;
  cu.write_vgpr(base, lane, values[0]);
  cu.write_vgpr(base + 1, lane, values[1]);
}

void write_sgpr_packed_u64(amdgpu::ComputeUnitCore &cu, amdgpu::Wavefront &wf, uint32_t first_sgpr,
                           PackedU64Pair values) {
  for (uint32_t element = 0; element < values.size(); ++element) {
    write_wave_sgpr(cu, wf, first_sgpr + element * 2, static_cast<uint32_t>(values[element]));
    write_wave_sgpr(cu, wf, first_sgpr + element * 2 + 1,
                    static_cast<uint32_t>(values[element] >> 32));
  }
}

TEST(Gfx1251PackedF64ExecutionTest, BasicArithmeticHasExecutionCallbacks) {
  // Exact public LLVM gfx1251_asm_vop3p.s encodings for the VGPR forms.
  constexpr std::array<std::array<uint32_t, 2>, 4> kWords{{
      {0xCC4B4004u, 0x1A021908u}, // v_pk_add_f64 v[4:7], v[8:11], v[12:15]
      {0xCC3C4004u, 0x1A021908u}, // v_pk_mul_f64 v[4:7], v[8:11], v[12:15]
      {0xCC4E4004u, 0x1A021908u}, // v_pk_max_num_f64 v[4:7], v[8:11], v[12:15]
      {0xCC4F4004u, 0x1A021908u}, // v_pk_min_num_f64 v[4:7], v[8:11], v[12:15]
  }};
  auto decoder =
      make_isa_decoder<cdna5::Isa>(&cdna5::execution_backend(), cdna5::kGfx1251IsaFeatures);
  ASSERT_NE(decoder, nullptr);

  for (const auto &words : kWords) {
    std::unique_ptr<Instruction> decoded(decode_valid(*decoder, words.data()));
    ASSERT_NE(decoded, nullptr);
    EXPECT_NE(decoded->execute, nullptr) << decoded->mnemonic();
  }
}

TEST(Gfx1251PackedF64ExecutionTest, FusedOperationHasExecutionCallback) {
  // Exact public LLVM gfx1251_asm_vop3p.s VGPR encoding.
  constexpr std::array<uint32_t, 2> kWords{
      0xCC3B4004u, 0x1C421908u}; // v_pk_fma_f64 v[4:7], v[8:11], v[12:15], v[16:19]
  auto decoder =
      make_isa_decoder<cdna5::Isa>(&cdna5::execution_backend(), cdna5::kGfx1251IsaFeatures);
  ASSERT_NE(decoder, nullptr);

  std::unique_ptr<Instruction> decoded(decode_valid(*decoder, kWords.data()));
  ASSERT_NE(decoded, nullptr);
  EXPECT_NE(decoded->execute, nullptr);
}

using WmmaF64InputMatrix = std::array<uint64_t, 16 * 4>;
using WmmaF64OutputMatrix = std::array<uint64_t, 16 * 16>;

void write_wmma_f64_word_pair(amdgpu::ComputeUnitCore &cu, const amdgpu::Wavefront &wf,
                              uint32_t vgpr, uint32_t lane, uint64_t value) {
  const uint32_t base = wf.vgpr_alloc().base + vgpr;
  cu.write_vgpr(base, lane, static_cast<uint32_t>(value));
  cu.write_vgpr(base + 1, lane, static_cast<uint32_t>(value >> 32));
}

uint64_t read_wmma_f64_word_pair(const amdgpu::ComputeUnitCore &cu, const amdgpu::Wavefront &wf,
                                 uint32_t vgpr, uint32_t lane) {
  const uint32_t base = wf.vgpr_alloc().base + vgpr;
  return cu.read_vgpr(base, lane) | (static_cast<uint64_t>(cu.read_vgpr(base + 1, lane)) << 32);
}

// This test-side mapping intentionally does not call the production WMMA
// location helpers. It spells out the public CDNA5 ISA reference section
// 7.12.2 lane ordering, then expands each checked-in sequential F64 component
// into two 32-bit VGPRs.
void write_wmma_f64_ab(amdgpu::ComputeUnitCore &cu, const amdgpu::Wavefront &wf,
                       uint32_t first_vgpr, const WmmaF64InputMatrix &matrix) {
  for (uint32_t outer = 0; outer < 16; ++outer)
    for (uint32_t k = 0; k < 4; ++k) {
      const uint32_t lane = outer + 16u * (k / 2u);
      const uint32_t vgpr = first_vgpr + 2u * (k % 2u);
      write_wmma_f64_word_pair(cu, wf, vgpr, lane, matrix[outer * 4 + k]);
    }
}

void write_wmma_f64_cd(amdgpu::ComputeUnitCore &cu, const amdgpu::Wavefront &wf,
                       uint32_t first_vgpr, const WmmaF64OutputMatrix &matrix) {
  for (uint32_t row = 0; row < 16; ++row)
    for (uint32_t col = 0; col < 16; ++col) {
      const uint32_t lane = col + 16u * (row / 8u);
      const uint32_t vgpr = first_vgpr + 2u * (row % 8u);
      write_wmma_f64_word_pair(cu, wf, vgpr, lane, matrix[row * 16 + col]);
    }
}

WmmaF64OutputMatrix read_wmma_f64_cd(const amdgpu::ComputeUnitCore &cu, const amdgpu::Wavefront &wf,
                                     uint32_t first_vgpr) {
  WmmaF64OutputMatrix matrix{};
  for (uint32_t row = 0; row < 16; ++row)
    for (uint32_t col = 0; col < 16; ++col) {
      const uint32_t lane = col + 16u * (row / 8u);
      const uint32_t vgpr = first_vgpr + 2u * (row % 8u);
      matrix[row * 16 + col] = read_wmma_f64_word_pair(cu, wf, vgpr, lane);
    }
  return matrix;
}

std::array<uint32_t, 2> build_wmma_f64(uint32_t dst_vgpr, uint32_t a_vgpr, uint32_t b_vgpr,
                                       uint32_t c_selector, uint32_t neg = 0, uint32_t neg_hi = 0,
                                       uint32_t matrix_a_reuse = 0, uint32_t matrix_b_reuse = 0) {
  return cdna5::build_vop3p(cdna5::kVWmmaF6416x16x4F64Vop3p,
                            {.vdst = static_cast<uint8_t>(dst_vgpr),
                             .neg_hi = static_cast<uint8_t>(neg_hi),
                             .opsel = static_cast<uint8_t>(matrix_a_reuse << 2),
                             .opsel_hi_2 = static_cast<uint8_t>(matrix_b_reuse),
                             .src0 = static_cast<uint16_t>(256u + a_vgpr),
                             .src1 = static_cast<uint16_t>(256u + b_vgpr),
                             .src2 = static_cast<uint16_t>(c_selector),
                             .opsel_hi = 3,
                             .neg = static_cast<uint8_t>(neg)});
}

std::unique_ptr<Instruction> decode_gfx1251_wmma(Decoder &decoder,
                                                 const std::array<uint32_t, 2> &words) {
  return std::unique_ptr<Instruction>(decode_valid(decoder, words.data()));
}

WmmaF64OutputMatrix reference_wmma_f64(const WmmaF64InputMatrix &a, const WmmaF64InputMatrix &b,
                                       const WmmaF64OutputMatrix &c) {
  WmmaF64OutputMatrix result{};
  for (uint32_t row = 0; row < 16; ++row)
    for (uint32_t col = 0; col < 16; ++col) {
      uint64_t acc = c[row * 16 + col];
      for (uint32_t k = 0; k < 4; ++k)
        acc = amdgpu::fp_mode::fma_f64(a[row * 4 + k], b[col * 4 + k], acc,
                                       /*round_mode=*/0, /*denorm_mode=*/3);
      result[row * 16 + col] = acc;
    }
  return result;
}

TEST(Gfx1251F64WmmaExecutionTest, HasExecutionCallback) {
  // Exact public LLVM gfx1251_asm_wmma_w32.s VGPR encoding.
  constexpr std::array<uint32_t, 2> kWords{
      0xCC5B0008u, 0x1C220900u}; // v_wmma_f64_16x16x4_f64 v[8:23], v[0:3], v[4:7], v[8:23]
  auto decoder =
      make_isa_decoder<cdna5::Isa>(&cdna5::execution_backend(), cdna5::kGfx1251IsaFeatures);
  ASSERT_NE(decoder, nullptr);

  std::unique_ptr<Instruction> decoded(decode_valid(*decoder, kWords.data()));
  ASSERT_NE(decoded, nullptr);
  EXPECT_NE(decoded->execute, nullptr);
}

TEST(Gfx1251F64WmmaExecutionTest, ExecutesPublicLaneAndRegisterMapping) {
  constexpr auto bits = [](double value) { return std::bit_cast<uint64_t>(value); };
  WmmaF64InputMatrix a{};
  WmmaF64InputMatrix b{};
  WmmaF64OutputMatrix c{};
  for (uint32_t row = 0; row < 16; ++row)
    for (uint32_t k = 0; k < 4; ++k)
      a[row * 4 + k] = bits(static_cast<double>(1u + row + 2u * k));
  for (uint32_t col = 0; col < 16; ++col)
    for (uint32_t k = 0; k < 4; ++k)
      b[col * 4 + k] = bits(static_cast<double>((1u + col) * (1u + k)));
  for (uint32_t row = 0; row < 16; ++row)
    for (uint32_t col = 0; col < 16; ++col)
      c[row * 16 + col] = bits(static_cast<double>(1000u + 16u * row + col));

  auto decoder =
      make_isa_decoder<cdna5::Isa>(&cdna5::execution_backend(), cdna5::kGfx1251IsaFeatures);
  ASSERT_NE(decoder, nullptr);
  const auto words = build_wmma_f64(/*dst=*/32, /*a=*/0, /*b=*/4, /*c=*/256 + 8);
  std::unique_ptr<Instruction> decoded = decode_gfx1251_wmma(*decoder, words);
  ASSERT_NE(decoded, nullptr);
  ASSERT_NE(decoded->execute, nullptr);

  Gfx1250Sim sim;
  auto *cu = sim.cu();
  auto *wf = sim.dispatch_scratch_wf(64);
  ASSERT_NE(wf, nullptr);
  wf->set_exec(0xffffffffu);
  wf->set_mode_raw(3u << 6);
  write_wmma_f64_ab(*cu, *wf, 0, a);
  write_wmma_f64_ab(*cu, *wf, 4, b);
  write_wmma_f64_cd(*cu, *wf, 8, c);

  EXPECT_TRUE(cu->execute_instruction(decoded.get(), *wf).succeeded());
  EXPECT_EQ(read_wmma_f64_cd(*cu, *wf, 32), reference_wmma_f64(a, b, c));
}

TEST(Gfx1251F64WmmaExecutionTest, ExecutesFinalRegisterTupleBoundaries) {
  constexpr auto bits = [](double value) { return std::bit_cast<uint64_t>(value); };
  WmmaF64InputMatrix a{};
  WmmaF64InputMatrix b{};
  WmmaF64OutputMatrix c{};
  a.fill(bits(2.0));
  b.fill(bits(3.0));
  c.fill(bits(-5.0));
  const WmmaF64OutputMatrix expected = reference_wmma_f64(a, b, c);

  struct BoundaryCase {
    std::string_view name;
    uint32_t dst;
    uint32_t src0;
    uint32_t src1;
    uint32_t src2;
  };
  constexpr std::array kCases{
      BoundaryCase{"vdst", 240, 0, 4, 8},
      BoundaryCase{"src0", 32, 252, 4, 8},
      BoundaryCase{"src1", 32, 0, 252, 8},
      BoundaryCase{"src2", 32, 0, 4, 240},
  };

  auto decoder =
      make_isa_decoder<cdna5::Isa>(&cdna5::execution_backend(), cdna5::kGfx1251IsaFeatures);
  ASSERT_NE(decoder, nullptr);
  for (const BoundaryCase &test_case : kCases) {
    SCOPED_TRACE(test_case.name);
    Gfx1250Sim sim;
    auto *cu = sim.cu();
    auto *wf = sim.dispatch_scratch_wf();
    ASSERT_NE(wf, nullptr);
    wf->set_exec(0xffffffffu);
    wf->set_mode_raw(3u << 6);
    write_wmma_f64_ab(*cu, *wf, test_case.src0, a);
    write_wmma_f64_ab(*cu, *wf, test_case.src1, b);
    write_wmma_f64_cd(*cu, *wf, test_case.src2, c);

    const auto words =
        build_wmma_f64(test_case.dst, test_case.src0, test_case.src1, 256u + test_case.src2);
    std::unique_ptr<Instruction> decoded = decode_gfx1251_wmma(*decoder, words);
    ASSERT_NE(decoded, nullptr);
    ASSERT_NE(decoded->execute, nullptr);
    EXPECT_TRUE(cu->execute_instruction(decoded.get(), *wf).succeeded());
    EXPECT_EQ(read_wmma_f64_cd(*cu, *wf, test_case.dst), expected);
  }
}

TEST(Gfx1251F64WmmaExecutionTest, StagesAllInputsBeforeOverlappingDestinationWrites) {
  constexpr auto bits = [](double value) { return std::bit_cast<uint64_t>(value); };
  WmmaF64InputMatrix a{};
  WmmaF64InputMatrix b{};
  WmmaF64OutputMatrix c{};
  for (uint32_t i = 0; i < a.size(); ++i) {
    a[i] = bits(static_cast<double>(i + 1));
    b[i] = bits(static_cast<double>(2u * i + 1u));
  }
  for (uint32_t i = 0; i < c.size(); ++i)
    c[i] = bits(static_cast<double>(i + 3));
  const WmmaF64OutputMatrix expected = reference_wmma_f64(a, b, c);

  auto decoder =
      make_isa_decoder<cdna5::Isa>(&cdna5::execution_backend(), cdna5::kGfx1251IsaFeatures);
  ASSERT_NE(decoder, nullptr);
  for (const uint32_t overlap : {0u, 1u, 2u}) {
    SCOPED_TRACE(overlap == 0 ? "destination/C" : overlap == 1 ? "destination/A" : "destination/B");
    Gfx1250Sim sim;
    auto *cu = sim.cu();
    auto *wf = sim.dispatch_scratch_wf(64);
    ASSERT_NE(wf, nullptr);
    wf->set_exec(0xffffffffu);
    wf->set_mode_raw(3u << 6);
    const uint32_t dst = overlap == 0 ? 8u : overlap == 1 ? 0u : 4u;
    write_wmma_f64_ab(*cu, *wf, 0, a);
    write_wmma_f64_ab(*cu, *wf, 4, b);
    write_wmma_f64_cd(*cu, *wf, 8, c);
    const auto words = build_wmma_f64(dst, 0, 4, 256 + 8);
    std::unique_ptr<Instruction> decoded = decode_gfx1251_wmma(*decoder, words);
    ASSERT_NE(decoded, nullptr);
    ASSERT_NE(decoded->execute, nullptr);
    EXPECT_TRUE(cu->execute_instruction(decoded.get(), *wf).succeeded());
    EXPECT_EQ(read_wmma_f64_cd(*cu, *wf, dst), expected);
  }
}

TEST(Gfx1251F64WmmaExecutionTest, RejectsNonFullExecBeforeReadingOrWritingRegisters) {
  constexpr auto bits = [](double value) { return std::bit_cast<uint64_t>(value); };
  WmmaF64InputMatrix a{};
  WmmaF64InputMatrix b{};
  WmmaF64OutputMatrix c{};
  WmmaF64OutputMatrix initial{};
  a.fill(bits(2.0));
  b.fill(bits(3.0));
  c.fill(bits(-5.0));
  for (uint32_t i = 0; i < initial.size(); ++i)
    initial[i] = 0xdead000000000000ULL + i;

  auto decoder =
      make_isa_decoder<cdna5::Isa>(&cdna5::execution_backend(), cdna5::kGfx1251IsaFeatures);
  ASSERT_NE(decoder, nullptr);
  const auto words = build_wmma_f64(/*dst=*/32, /*a=*/0, /*b=*/4, /*c=*/256 + 8);
  std::unique_ptr<Instruction> decoded = decode_gfx1251_wmma(*decoder, words);
  ASSERT_NE(decoded, nullptr);
  ASSERT_NE(decoded->execute, nullptr);

  Gfx1250Sim sim;
  auto *cu = sim.cu();
  auto *wf = sim.dispatch_scratch_wf(64);
  ASSERT_NE(wf, nullptr);
  wf->set_mode_raw(3u << 6);
  write_wmma_f64_ab(*cu, *wf, 0, a);
  write_wmma_f64_ab(*cu, *wf, 4, b);
  write_wmma_f64_cd(*cu, *wf, 8, c);
  write_wmma_f64_cd(*cu, *wf, 32, initial);

  auto plugin_group = std::make_shared<ExecutionPluginGroup>(PluginSinkConfig{});
  auto recorder = std::make_unique<VgprReadRecorder>();
  auto *recorder_ptr = recorder.get();
  ASSERT_TRUE(plugin_group->add(std::move(recorder)));
  cu->set_plugin_group(plugin_group);
  plugin_group->onInit();

  for (const uint64_t exec : {uint64_t{0}, uint64_t{0x5a5aa5a5u}}) {
    SCOPED_TRACE(exec);
    wf->set_exec(exec);
    EXPECT_TRUE(cu->execute_instruction(decoded.get(), *wf).failed());
    EXPECT_EQ(wf->instruction_execution_error(),
              amdgpu::InstructionExecutionError::UnsupportedOperandValue);
  }
  EXPECT_EQ(recorder_ptr->read_count, 0u);
  EXPECT_EQ(read_wmma_f64_cd(*cu, *wf, 32), initial);
}

TEST(Gfx1251F64WmmaExecutionTest, ExecutesEveryPublicLlvmModifierAndInlineForm) {
  constexpr auto bits = [](double value) { return std::bit_cast<uint64_t>(value); };
  struct PublicForm {
    std::string_view name;
    std::array<uint32_t, 2> words;
    uint64_t expected;
  };
  // Exact encodings from public LLVM gfx1251_asm_wmma_w32.s. Matrix reuse is
  // a scheduling hint, so its functional result matches the base form.
  constexpr std::array kForms{
      PublicForm{"base", {0xCC5B0008u, 0x1C220900u}, bits(19.0)},
      PublicForm{"inline C", {0xCC5B0008u, 0x1BCA0900u}, bits(25.0)},
      PublicForm{"inline neg C", {0xCC5B0008u, 0x9BCA0900u}, bits(23.0)},
      PublicForm{"neg A", {0xCC5B0008u, 0x3C220900u}, bits(-29.0)},
      PublicForm{"neg B", {0xCC5B0008u, 0x5C220900u}, bits(-29.0)},
      PublicForm{"neg C", {0xCC5B0008u, 0x9C220900u}, bits(29.0)},
      PublicForm{"abs C", {0xCC5B0408u, 0x1C220900u}, bits(29.0)},
      PublicForm{"neg abs C", {0xCC5B0408u, 0x9C220900u}, bits(19.0)},
      PublicForm{"matrix A reuse", {0xCC5B2008u, 0x1C220900u}, bits(19.0)},
      PublicForm{"matrix B reuse", {0xCC5B4008u, 0x1C220900u}, bits(19.0)},
      // Assembled with public LLVM MC. Reuse operands precede modifiers in the
      // accepted assembly grammar.
      PublicForm{"combined reuse, neg A, and abs C", {0xCC5B6408u, 0x3C220900u}, bits(-19.0)},
  };
  WmmaF64InputMatrix a{};
  WmmaF64InputMatrix b{};
  WmmaF64OutputMatrix c{};
  a.fill(bits(2.0));
  b.fill(bits(3.0));
  c.fill(bits(-5.0));

  auto decoder =
      make_isa_decoder<cdna5::Isa>(&cdna5::execution_backend(), cdna5::kGfx1251IsaFeatures);
  ASSERT_NE(decoder, nullptr);
  Gfx1250Sim sim;
  auto *cu = sim.cu();
  auto *wf = sim.dispatch_scratch_wf(32);
  ASSERT_NE(wf, nullptr);
  wf->set_exec(0xffffffffu);
  wf->set_mode_raw(3u << 6);
  write_wmma_f64_ab(*cu, *wf, 0, a);
  write_wmma_f64_ab(*cu, *wf, 4, b);

  for (const PublicForm &form : kForms) {
    SCOPED_TRACE(form.name);
    write_wmma_f64_cd(*cu, *wf, 8, c);
    std::unique_ptr<Instruction> decoded = decode_gfx1251_wmma(*decoder, form.words);
    ASSERT_NE(decoded, nullptr);
    ASSERT_NE(decoded->execute, nullptr);
    EXPECT_TRUE(cu->execute_instruction(decoded.get(), *wf).succeeded());
    const WmmaF64OutputMatrix result = read_wmma_f64_cd(*cu, *wf, 8);
    for (uint32_t i = 0; i < result.size(); ++i)
      EXPECT_EQ(result[i], form.expected) << i;
  }
}

TEST(Gfx1251F64WmmaExecutionTest, ExecutesLegalInlineAccumulators) {
  constexpr auto bits = [](double value) { return std::bit_cast<uint64_t>(value); };
  struct InlineCase {
    std::string_view name;
    uint32_t selector;
    uint64_t expected;
  };
  // Public LLVM's OPERAND_REG_INLINE_C_FP64 class admits integer selectors
  // 128..208 and FP64 selectors 240..248. Exercise representative values from
  // both ranges, including the zero-initialized accumulator used by kernels.
  constexpr std::array kCases{
      InlineCase{"integer zero", 128, 0u},
      InlineCase{"integer one bits", 129, 1u},
      InlineCase{"0.5", 240, bits(0.5)},
      InlineCase{"-1.0", 243, bits(-1.0)},
  };

  auto decoder =
      make_isa_decoder<cdna5::Isa>(&cdna5::execution_backend(), cdna5::kGfx1251IsaFeatures);
  ASSERT_NE(decoder, nullptr);
  for (uint32_t selector = 128; selector <= 208; ++selector) {
    const auto words = build_wmma_f64(/*dst=*/32, /*a=*/0, /*b=*/4, selector);
    EXPECT_NE(decode_gfx1251_wmma(*decoder, words), nullptr) << selector;
  }
  for (uint32_t selector = 240; selector <= 248; ++selector) {
    const auto words = build_wmma_f64(/*dst=*/32, /*a=*/0, /*b=*/4, selector);
    EXPECT_NE(decode_gfx1251_wmma(*decoder, words), nullptr) << selector;
  }

  WmmaF64InputMatrix zero{};
  Gfx1250Sim sim;
  auto *cu = sim.cu();
  auto *wf = sim.dispatch_scratch_wf(48);
  ASSERT_NE(wf, nullptr);
  wf->set_exec(0xffffffffu);
  write_wmma_f64_ab(*cu, *wf, 0, zero);
  write_wmma_f64_ab(*cu, *wf, 4, zero);
  for (const InlineCase &test_case : kCases) {
    SCOPED_TRACE(test_case.name);
    const auto words = build_wmma_f64(/*dst=*/32, /*a=*/0, /*b=*/4, test_case.selector);
    std::unique_ptr<Instruction> decoded = decode_gfx1251_wmma(*decoder, words);
    ASSERT_NE(decoded, nullptr);
    EXPECT_TRUE(cu->execute_instruction(decoded.get(), *wf).succeeded());
    const WmmaF64OutputMatrix result = read_wmma_f64_cd(*cu, *wf, 32);
    for (uint32_t i = 0; i < result.size(); ++i)
      EXPECT_EQ(result[i], test_case.expected) << i;
  }
}

TEST(Gfx1251F64WmmaExecutionTest, UsesFixedFusedArithmeticIndependentOfMode) {
  constexpr auto bits = [](double value) { return std::bit_cast<uint64_t>(value); };
  auto decoder =
      make_isa_decoder<cdna5::Isa>(&cdna5::execution_backend(), cdna5::kGfx1251IsaFeatures);
  ASSERT_NE(decoder, nullptr);
  const auto words = build_wmma_f64(/*dst=*/32, /*a=*/0, /*b=*/4, /*c=*/256 + 8);
  std::unique_ptr<Instruction> decoded = decode_gfx1251_wmma(*decoder, words);
  ASSERT_NE(decoded, nullptr);
  ASSERT_NE(decoded->execute, nullptr);
  Gfx1250Sim sim;
  auto *cu = sim.cu();
  auto *wf = sim.dispatch_scratch_wf(48);
  ASSERT_NE(wf, nullptr);
  wf->set_exec(0xffffffffu);

  WmmaF64InputMatrix a{};
  WmmaF64InputMatrix b{};
  WmmaF64OutputMatrix c{};
  const auto execute = [&]() {
    write_wmma_f64_ab(*cu, *wf, 0, a);
    write_wmma_f64_ab(*cu, *wf, 4, b);
    write_wmma_f64_cd(*cu, *wf, 8, c);
    EXPECT_TRUE(cu->execute_instruction(decoded.get(), *wf).succeeded());
    return read_wmma_f64_cd(*cu, *wf, 32);
  };

  constexpr uint64_t kOne = bits(1.0);
  constexpr uint64_t kHalfUlpAtOne = bits(0x1p-53);
  constexpr uint64_t kMinSubnormal = 1u;
  constexpr uint64_t kHalfMinNormal = 0x0008000000000000ULL;
  constexpr uint64_t kMinNormal = 0x0010000000000000ULL;
  a.fill(0u);
  b.fill(0u);
  c.fill(0u);
  // Each output probes a fixed-policy edge: input denorm preservation, output
  // denorm preservation, nearest-even rounding, and fused multiplication.
  a[0] = kMinSubnormal;
  b[0] = kOne;
  a[3] = kMinNormal;
  b[7] = bits(0.5);
  a[1] = kOne;
  b[9] = kHalfUlpAtOne;
  c[2] = kOne;
  a[2] = bits(1.0 + 0x1p-27);
  b[14] = bits(1.0 - 0x1p-27);
  c[3] = bits(-1.0);
  for (uint32_t round = 0; round < 4; ++round) {
    for (uint32_t denorm = 0; denorm < 4; ++denorm) {
      SCOPED_TRACE(std::to_string(round) + "," + std::to_string(denorm));
      wf->set_mode_raw((round << 2) | (denorm << 6));
      const WmmaF64OutputMatrix result = execute();
      EXPECT_EQ(result[0], kMinSubnormal);
      EXPECT_EQ(result[1], kHalfMinNormal);
      EXPECT_EQ(result[2], kOne);
      // A fused first term produces -2^-54; rounding the product before adding
      // C would instead produce zero.
      EXPECT_EQ(result[3], bits(-0x1p-54));
    }
  }

  // Exceptional and signed-zero behavior also uses the same fixed policy.

  constexpr uint64_t kQuietNan = 0x7ff8000000001234ULL;
  constexpr uint64_t kInfinity = bits(std::numeric_limits<double>::infinity());
  a.fill(0u);
  b.fill(0u);
  c.fill(0u);
  a[0] = kQuietNan;
  b[0] = kOne;
  a[4] = kInfinity;
  b[0] = kOne;
  b[4] = bits(2.0);
  c[16] = kInfinity ^ (uint64_t{1} << 63);
  wf->set_mode_raw(3u << 6);
  const WmmaF64OutputMatrix exceptional = execute();
  EXPECT_TRUE(std::isnan(std::bit_cast<double>(exceptional[0])));
  EXPECT_TRUE(std::isnan(std::bit_cast<double>(exceptional[16])));

  a.fill(bits(0.0));
  b.fill(bits(2.0));
  c.fill(bits(0.0));
  EXPECT_EQ(execute()[0], bits(0.0));
  a.fill(bits(-0.0));
  c.fill(bits(-0.0));
  EXPECT_EQ(execute()[0], bits(-0.0));
}

TEST(Gfx1251F64WmmaExecutionTest, RejectsUnsupportedControlsSourcesAndRegisterTuples) {
  auto decoder =
      make_isa_decoder<cdna5::Isa>(&cdna5::execution_backend(), cdna5::kGfx1251IsaFeatures);
  ASSERT_NE(decoder, nullptr);
  constexpr cdna5::Vop3pBuilderFields kValid{
      .vdst = 8, .src0 = 256, .src1 = 260, .src2 = 264, .opsel_hi = 3};
  const auto rejected = [&](cdna5::Vop3pBuilderFields fields) {
    const auto words = cdna5::build_vop3p(cdna5::kVWmmaF6416x16x4F64Vop3p, fields);
    EXPECT_EQ(decode_valid(*decoder, words.data()), nullptr);
  };

  auto fields = kValid;
  fields.opsel = 1;
  rejected(fields);
  fields = kValid;
  fields.opsel_hi = 2;
  rejected(fields);
  fields = kValid;
  fields.clamp = 1;
  rejected(fields);
  fields = kValid;
  fields.neg_hi = 1;
  rejected(fields);
  fields = kValid;
  fields.vdst = 241;
  rejected(fields);
  fields = kValid;
  fields.vdst = 9;
  rejected(fields);
  fields = kValid;
  fields.src0 = 509;
  rejected(fields);
  fields = kValid;
  fields.src0 = 257;
  rejected(fields);
  fields = kValid;
  fields.src1 = 509;
  rejected(fields);
  fields = kValid;
  fields.src1 = 261;
  rejected(fields);
  fields = kValid;
  fields.src2 = 497;
  rejected(fields);
  fields = kValid;
  fields.src2 = 265;
  rejected(fields);
  fields = kValid;
  fields.src0 = 0;
  rejected(fields);
  fields = kValid;
  fields.src1 = 0;
  rejected(fields);
  fields = kValid;
  fields.src0 = 242;
  rejected(fields);
  fields = kValid;
  fields.src1 = 242;
  rejected(fields);
  fields = kValid;
  fields.src2 = 8; // Public LLVM rejects SGPR tuples for the accumulator.
  rejected(fields);
  for (uint32_t selector : {127u, 209u, 239u, 249u, 255u}) {
    fields = kValid;
    fields.src2 = static_cast<uint16_t>(selector);
    rejected(fields);
  }
}

TEST(Gfx1251F64WmmaExecutionTest, RejectsDpp16AndDpp8ExtensionEncodings) {
  auto decoder =
      make_isa_decoder<cdna5::Isa>(&cdna5::execution_backend(), cdna5::kGfx1251IsaFeatures);
  ASSERT_NE(decoder, nullptr);
  const auto rejected_as_dpp = [&](const auto &raw) {
    std::vector<std::string> diagnostics;
    auto collect = [&](std::string_view message) { diagnostics.emplace_back(message); };
    DecodeResult decoded =
        decoder->decode(reinterpret_cast<const uint32_t *>(&raw), DecodeErrorEmitter(collect));
    EXPECT_TRUE(decoded.failed());
    ASSERT_EQ(diagnostics.size(), 1u);
    EXPECT_EQ(diagnostics.front(), "V_WMMA_F64_16X16X4_F64 does not support DPP");
  };

  cdna5::Vop3pVopDpp16MachineInst dpp16{};
  dpp16.vdst = 8;
  dpp16.op = cdna5::kVWmmaF6416x16x4F64Vop3p;
  dpp16.encoding = 204;
  dpp16.src0 = amdgpu::SRC_DPP;
  dpp16.src1 = 260;
  dpp16.src2 = 264;
  dpp16.opsel_hi = 3;
  dpp16.dpp_ctrl = amdgpu::dpp::ROW_SELECT_BASE;
  dpp16.bank_mask = 0xf;
  dpp16.row_mask = 0xf;
  static_assert(sizeof(dpp16) == 3 * sizeof(uint32_t));
  rejected_as_dpp(dpp16);

  for (const uint32_t marker : {amdgpu::SRC_DPP8_FI_0, amdgpu::SRC_DPP8_FI_1}) {
    cdna5::Vop3pVopDpp8MachineInst dpp8{};
    dpp8.vdst = 8;
    dpp8.op = cdna5::kVWmmaF6416x16x4F64Vop3p;
    dpp8.encoding = 204;
    dpp8.src0 = marker;
    dpp8.src1 = 260;
    dpp8.src2 = 264;
    dpp8.opsel_hi = 3;
    static_assert(sizeof(dpp8) == 3 * sizeof(uint32_t));
    rejected_as_dpp(dpp8);
  }
}

TEST(Gfx1251F64WmmaExecutionTest, ValidatesRequiredWaveAndExecStateWithoutExceptions) {
  constexpr uint64_t kFullExec = 0xffff'ffffu;
  EXPECT_TRUE(amdgpu::is_gfx1251_wmma_execution_state_valid(32, kFullExec));
  EXPECT_FALSE(amdgpu::is_gfx1251_wmma_execution_state_valid(32, 0x5a5aa5a5u));
  EXPECT_FALSE(amdgpu::is_gfx1251_wmma_execution_state_valid(32, 0));
  EXPECT_FALSE(amdgpu::is_gfx1251_wmma_execution_state_valid(64, kFullExec));
}

TEST(Gfx1251PackedF64ExecutionTest, FusedOperationExecutesBothElementsAndHonorsExec) {
  constexpr auto bits = [](double value) { return std::bit_cast<uint64_t>(value); };
  constexpr std::array<uint32_t, 2> kWords{
      0xCC3B4004u, 0x1C421908u}; // v_pk_fma_f64 v[4:7], v[8:11], v[12:15], v[16:19]
  auto decoder =
      make_isa_decoder<cdna5::Isa>(&cdna5::execution_backend(), cdna5::kGfx1251IsaFeatures);
  ASSERT_NE(decoder, nullptr);
  std::unique_ptr<Instruction> decoded(decode_valid(*decoder, kWords.data()));
  ASSERT_NE(decoded, nullptr);
  ASSERT_NE(decoded->execute, nullptr);
  Gfx1250Sim sim;
  auto *cu = sim.cu();
  auto *wf = cu->dispatch_wf(0, 0, kGfx1250ScalarSlots, 32);
  ASSERT_NE(wf, nullptr);
  wf->set_exec(0x5u);
  constexpr PackedU64Pair kMultiplicand{bits(2.0), bits(-3.0)};
  constexpr PackedU64Pair kMultiplier{bits(5.0), bits(4.0)};
  constexpr PackedU64Pair kAddend{bits(7.0), bits(-8.0)};
  constexpr PackedU64Pair kExpected{bits(17.0), bits(-20.0)};
  constexpr PackedU64Pair kInactive{0xdeadbeefcafef00dULL, 0xbaadf00d12345678ULL};
  for (uint32_t lane = 0; lane < 3; ++lane) {
    write_vgpr_packed_u64(*cu, *wf, 8, lane, kMultiplicand);
    write_vgpr_packed_u64(*cu, *wf, 12, lane, kMultiplier);
    write_vgpr_packed_u64(*cu, *wf, 16, lane, kAddend);
    write_vgpr_packed_u64(*cu, *wf, 4, lane, kInactive);
  }

  EXPECT_TRUE(cu->execute_instruction(decoded.get(), *wf).succeeded());
  EXPECT_EQ(read_vgpr_packed_u64(*cu, *wf, 4, 0), kExpected);
  EXPECT_EQ(read_vgpr_packed_u64(*cu, *wf, 4, 1), kInactive);
  EXPECT_EQ(read_vgpr_packed_u64(*cu, *wf, 4, 2), kExpected);

  const auto overlap_words = cdna5::build_vop3p(
      cdna5::kVPkFmaF64Vop3p,
      {.vdst = 8, .opsel_hi_2 = 1, .src0 = 264, .src1 = 268, .src2 = 272, .opsel_hi = 3});
  std::unique_ptr<Instruction> overlap(decode_valid(*decoder, overlap_words.data()));
  ASSERT_NE(overlap, nullptr);
  ASSERT_NE(overlap->execute, nullptr);
  write_vgpr_packed_u64(*cu, *wf, 8, 0, kMultiplicand);
  write_vgpr_packed_u64(*cu, *wf, 12, 0, kMultiplier);
  write_vgpr_packed_u64(*cu, *wf, 16, 0, kAddend);
  EXPECT_TRUE(cu->execute_instruction(overlap.get(), *wf).succeeded());
  EXPECT_EQ(read_vgpr_packed_u64(*cu, *wf, 8, 0), kExpected);
}

TEST(Gfx1251PackedF64ExecutionTest, FusedOperationDiffersFromRoundedMultiplyAdd) {
  constexpr auto bits = [](double value) { return std::bit_cast<uint64_t>(value); };
  const auto words = cdna5::build_vop3p(
      cdna5::kVPkFmaF64Vop3p,
      {.vdst = 4, .opsel_hi_2 = 1, .src0 = 264, .src1 = 268, .src2 = 272, .opsel_hi = 3});
  auto decoder =
      make_isa_decoder<cdna5::Isa>(&cdna5::execution_backend(), cdna5::kGfx1251IsaFeatures);
  ASSERT_NE(decoder, nullptr);
  std::unique_ptr<Instruction> decoded(decode_valid(*decoder, words.data()));
  ASSERT_NE(decoded, nullptr);
  ASSERT_NE(decoded->execute, nullptr);
  Gfx1250Sim sim;
  auto *cu = sim.cu();
  auto *wf = cu->dispatch_wf(0, 0, kGfx1250ScalarSlots, 32);
  ASSERT_NE(wf, nullptr);
  wf->set_exec(1u);
  wf->set_mode_raw(3u << 6);

  constexpr double kMultiplicand = 1.0 + 0x1p-27;
  constexpr double kMultiplier = 1.0 - 0x1p-27;
  constexpr double kAddend = -1.0;
  constexpr uint64_t kFused = bits(-0x1p-54);
  volatile double rounded_product = kMultiplicand * kMultiplier;
  const uint64_t unfused = bits(rounded_product + kAddend);
  ASSERT_NE(unfused, kFused);
  write_vgpr_packed_u64(*cu, *wf, 8, 0, {bits(kMultiplicand), bits(kMultiplicand)});
  write_vgpr_packed_u64(*cu, *wf, 12, 0, {bits(kMultiplier), bits(kMultiplier)});
  write_vgpr_packed_u64(*cu, *wf, 16, 0, {bits(kAddend), bits(kAddend)});

  EXPECT_TRUE(cu->execute_instruction(decoded.get(), *wf).succeeded());
  EXPECT_EQ(read_vgpr_packed_u64(*cu, *wf, 4, 0), (PackedU64Pair{kFused, kFused}));
}

TEST(Gfx1251PackedF64ExecutionTest, FusedOperationExecutesEveryPublicLlvmSourceForm) {
  struct SourceForm {
    std::string_view name;
    uint32_t second_word;
    uint32_t literal;
    PackedU64Pair multiplicand;
    PackedU64Pair multiplier;
    PackedU64Pair addend;
    uint8_t literal_mask = 0;
  };
  constexpr auto bits = [](double value) { return std::bit_cast<uint64_t>(value); };
  constexpr PackedU64Pair kV8{bits(2.0), bits(3.0)};
  constexpr PackedU64Pair kV12{bits(4.0), bits(5.0)};
  constexpr PackedU64Pair kV16{bits(6.0), bits(7.0)};
  constexpr PackedU64Pair kS8{bits(20.0), bits(20.0)};
  constexpr PackedU64Pair kS12{bits(40.0), bits(40.0)};
  constexpr PackedU64Pair kS16{bits(60.0), bits(60.0)};
  constexpr PackedU64Pair kZero{0u, 0u};
  constexpr PackedU64Pair kOne{bits(1.0), bits(1.0)};
  constexpr PackedU64Pair kLiteral101{bits(101.0), bits(101.0)};
  constexpr PackedU64Pair kLiteral101Point1{0x4059466600000000ULL, 0x4059466600000000ULL};
  constexpr std::array kForms{
      SourceForm{"vgpr-vgpr-vgpr", 0x1C421908u, 0u, kV8, kV12, kV16},
      SourceForm{"sgpr-sgpr-vgpr", 0x1C401808u, 0u, kS8, kS12, kV16},
      SourceForm{"vgpr-sgpr-vgpr", 0x1C401908u, 0u, kV8, kS12, kV16},
      SourceForm{"sgpr-vgpr-vgpr", 0x1C421808u, 0u, kS8, kV12, kV16},
      SourceForm{"vgpr-null-vgpr", 0x1C40F908u, 0u, kV8, kZero, kV16},
      SourceForm{"vgpr-inline-one-vgpr", 0x1C41E508u, 0u, kV8, kOne, kV16},
      SourceForm{"inline-one-vgpr-vgpr", 0x1C4210F2u, 0u, kOne, kV8, kV16},
      SourceForm{"literal-vgpr-vgpr", 0x1C4210FFu, 0x40594000u, kLiteral101, kV8, kV16, 0x1u},
      SourceForm{"vgpr-literal-vgpr", 0x1C41FF08u, 0x40594000u, kV8, kLiteral101, kV16, 0x2u},
      SourceForm{"vgpr-vgpr-sgpr", 0x18421908u, 0u, kV8, kV12, kS16},
      SourceForm{"vgpr-vgpr-null", 0x19F21908u, 0u, kV8, kV12, kZero},
      SourceForm{"vgpr-vgpr-inline-one", 0x1BCA1908u, 0u, kV8, kV12, kOne},
      SourceForm{"vgpr-vgpr-literal", 0x1BFE2108u, 0x40594666u, kV8, kV16, kLiteral101Point1, 0x4u},
      SourceForm{"literal-literal-vgpr", 0x1C41FEFFu, 0x40594000u, kLiteral101, kLiteral101, kV16,
                 0x3u},
      SourceForm{"literal-vgpr-literal", 0x1BFE18FFu, 0x40594000u, kLiteral101, kV12, kLiteral101,
                 0x5u},
      SourceForm{"vgpr-literal-literal", 0x1BFDFF08u, 0x40594000u, kV8, kLiteral101, kLiteral101,
                 0x6u},
      SourceForm{"literal-literal-literal", 0x1BFDFEFFu, 0x40594000u, kLiteral101, kLiteral101,
                 kLiteral101, 0x7u},
  };
  auto decoder =
      make_isa_decoder<cdna5::Isa>(&cdna5::execution_backend(), cdna5::kGfx1251IsaFeatures);
  ASSERT_NE(decoder, nullptr);
  Gfx1250Sim sim;
  auto *cu = sim.cu();
  auto *wf = cu->dispatch_wf(0, 0, kGfx1250ScalarSlots, 32);
  ASSERT_NE(wf, nullptr);
  wf->set_exec(1u);
  wf->set_mode_raw(3u << 6);
  write_vgpr_packed_u64(*cu, *wf, 8, 0, kV8);
  write_vgpr_packed_u64(*cu, *wf, 12, 0, kV12);
  write_vgpr_packed_u64(*cu, *wf, 16, 0, kV16);
  // Packed-FP64 SGPR operands broadcast their low 64 bits. Poison the high
  // words in the backing tuples so these cases prove they are ignored.
  write_sgpr_packed_u64(*cu, *wf, 8, {bits(20.0), bits(30.0)});
  write_sgpr_packed_u64(*cu, *wf, 12, {bits(40.0), bits(50.0)});
  write_sgpr_packed_u64(*cu, *wf, 16, {bits(60.0), bits(70.0)});

  for (const auto &form : kForms) {
    SCOPED_TRACE(form.name);
    const std::array<uint32_t, 3> words{0xCC3B4004u, form.second_word, form.literal};
    std::unique_ptr<Instruction> decoded(decode_valid(*decoder, words.data()));
    ASSERT_NE(decoded, nullptr);
    ASSERT_NE(decoded->execute, nullptr);
    EXPECT_TRUE(cu->execute_instruction(decoded.get(), *wf).succeeded());
    const PackedU64Pair expected{
        bits(std::fma(std::bit_cast<double>(form.multiplicand[0]),
                      std::bit_cast<double>(form.multiplier[0]),
                      std::bit_cast<double>(form.addend[0]))),
        bits(std::fma(std::bit_cast<double>(form.multiplicand[1]),
                      std::bit_cast<double>(form.multiplier[1]),
                      std::bit_cast<double>(form.addend[1]))),
    };
    EXPECT_EQ(read_vgpr_packed_u64(*cu, *wf, 4, 0), expected);
    for (uint32_t source = 0; source < 3; ++source) {
      if (!(form.literal_mask & (1u << source)))
        continue;
      const Operand *literal_operand = decoded->src_operand(source);
      ASSERT_NE(literal_operand, nullptr);
      EXPECT_EQ(amdgpu::RegisterAccess(*wf).read_lane64(*literal_operand, 0),
                form.literal == 0x40594000u ? bits(101.0) : kLiteral101Point1[0]);
    }
  }
}

TEST(Gfx1251PackedF64ExecutionTest, FusedOperationExecutesCrossWindowVgprTuples) {
  struct BoundaryCase {
    std::string_view name;
    std::array<uint32_t, 2> words;
    uint32_t destination;
    PackedU64Pair boundary_source;
  };
  constexpr auto bits = [](double value) { return std::bit_cast<uint64_t>(value); };
  constexpr PackedU64Pair kMultiplicand{bits(2.0), bits(3.0)};
  constexpr PackedU64Pair kMultiplier{bits(4.0), bits(5.0)};
  constexpr PackedU64Pair kAddend{bits(6.0), bits(7.0)};
  constexpr PackedU64Pair kExpected{bits(14.0), bits(22.0)};
  // Exact encodings produced by the pinned public LLVM gfx1251 assembler.
  constexpr std::array kCases{
      BoundaryCase{"vdst", {0xCC3B40FEu, 0x1C421908u}, 254, {}},
      BoundaryCase{"src0", {0xCC3B4004u, 0x1C4219FEu}, 4, kMultiplicand},
      BoundaryCase{"src1", {0xCC3B4004u, 0x1C43FD08u}, 4, kMultiplier},
      BoundaryCase{"src2", {0xCC3B4004u, 0x1FFA1908u}, 4, kAddend},
  };
  auto decoder =
      make_isa_decoder<cdna5::Isa>(&cdna5::execution_backend(), cdna5::kGfx1251IsaFeatures);
  ASSERT_NE(decoder, nullptr);
  Gfx1250Sim sim;
  auto *cu = sim.cu();
  auto *wf = sim.dispatch_scratch_wf();
  ASSERT_NE(wf, nullptr);
  wf->set_exec(1u);
  wf->set_mode_raw(3u << 6);

  for (const auto &test_case : kCases) {
    SCOPED_TRACE(test_case.name);
    write_vgpr_packed_u64(*cu, *wf, 8, 0, kMultiplicand);
    write_vgpr_packed_u64(*cu, *wf, 12, 0, kMultiplier);
    write_vgpr_packed_u64(*cu, *wf, 16, 0, kAddend);
    if (test_case.name != "vdst")
      write_vgpr_packed_u64(*cu, *wf, 254, 0, test_case.boundary_source);
    std::unique_ptr<Instruction> decoded(decode_valid(*decoder, test_case.words.data()));
    ASSERT_NE(decoded, nullptr);
    ASSERT_NE(decoded->execute, nullptr);
    EXPECT_TRUE(cu->execute_instruction(decoded.get(), *wf).succeeded());
    EXPECT_EQ(read_vgpr_packed_u64(*cu, *wf, test_case.destination, 0), kExpected);
  }
}

TEST(Gfx1251PackedF64ExecutionTest, FusedOperationAppliesPublicModifiersAndClamp) {
  constexpr auto bits = [](double value) { return std::bit_cast<uint64_t>(value); };
  auto decoder =
      make_isa_decoder<cdna5::Isa>(&cdna5::execution_backend(), cdna5::kGfx1251IsaFeatures);
  ASSERT_NE(decoder, nullptr);
  Gfx1250Sim sim;
  auto *cu = sim.cu();
  auto *wf = cu->dispatch_wf(0, 0, kGfx1250ScalarSlots, 32);
  ASSERT_NE(wf, nullptr);
  wf->set_exec(1u);
  write_vgpr_packed_u64(*cu, *wf, 8, 0, {bits(2.0), bits(-3.0)});
  write_vgpr_packed_u64(*cu, *wf, 12, 0, {bits(5.0), bits(4.0)});
  write_vgpr_packed_u64(*cu, *wf, 16, 0, {bits(7.0), bits(-8.0)});

  constexpr std::array<uint32_t, 2> kNegWords{0xCC3B4504u,
                                              0x5C421908u}; // neg_lo:[0,1,0] neg_hi:[1,0,1]
  std::unique_ptr<Instruction> negated(decode_valid(*decoder, kNegWords.data()));
  ASSERT_NE(negated, nullptr);
  ASSERT_NE(negated->execute, nullptr);
  EXPECT_TRUE(cu->execute_instruction(negated.get(), *wf).succeeded());
  EXPECT_EQ(read_vgpr_packed_u64(*cu, *wf, 4, 0), (PackedU64Pair{bits(-3.0), bits(20.0)}));

  constexpr std::array<uint32_t, 2> kClampWords{0xCC3BC004u, 0x1C421908u};
  write_vgpr_packed_u64(*cu, *wf, 8, 0, {bits(-2.0), bits(2.0)});
  write_vgpr_packed_u64(*cu, *wf, 12, 0, {bits(1.0), bits(1.0)});
  write_vgpr_packed_u64(*cu, *wf, 16, 0, {bits(0.0), bits(0.0)});
  std::unique_ptr<Instruction> clamped(decode_valid(*decoder, kClampWords.data()));
  ASSERT_NE(clamped, nullptr);
  ASSERT_NE(clamped->execute, nullptr);
  EXPECT_TRUE(cu->execute_instruction(clamped.get(), *wf).succeeded());
  EXPECT_EQ(read_vgpr_packed_u64(*cu, *wf, 4, 0), (PackedU64Pair{bits(0.0), bits(1.0)}));
}

TEST(Gfx1251PackedF64ExecutionTest, FusedOperationHonorsRoundingDenormAndExceptionalValues) {
  constexpr auto bits = [](double value) { return std::bit_cast<uint64_t>(value); };
  const auto words = cdna5::build_vop3p(
      cdna5::kVPkFmaF64Vop3p,
      {.vdst = 4, .opsel_hi_2 = 1, .src0 = 264, .src1 = 268, .src2 = 272, .opsel_hi = 3});
  auto decoder =
      make_isa_decoder<cdna5::Isa>(&cdna5::execution_backend(), cdna5::kGfx1251IsaFeatures);
  ASSERT_NE(decoder, nullptr);
  std::unique_ptr<Instruction> decoded(decode_valid(*decoder, words.data()));
  ASSERT_NE(decoded, nullptr);
  ASSERT_NE(decoded->execute, nullptr);
  Gfx1250Sim sim;
  auto *cu = sim.cu();
  auto *wf = cu->dispatch_wf(0, 0, kGfx1250ScalarSlots, 32);
  ASSERT_NE(wf, nullptr);
  wf->set_exec(1u);

  constexpr uint64_t kOne = bits(1.0);
  constexpr uint64_t kNegativeOne = bits(-1.0);
  constexpr uint64_t kHalfUlpAtOne = bits(0x1p-53);
  constexpr std::array<PackedU64Pair, 4> kRounded{{
      {kOne, kNegativeOne},
      {kOne + 1, kNegativeOne},
      {kOne, kNegativeOne + 1},
      {kOne, kNegativeOne},
  }};
  for (uint32_t round = 0; round < 4; ++round) {
    wf->set_mode_raw((round << 2) | (3u << 6));
    write_vgpr_packed_u64(*cu, *wf, 8, 0, {kOne, kNegativeOne});
    write_vgpr_packed_u64(*cu, *wf, 12, 0, {kHalfUlpAtOne, kHalfUlpAtOne});
    write_vgpr_packed_u64(*cu, *wf, 16, 0, {kOne, kNegativeOne});
    EXPECT_TRUE(cu->execute_instruction(decoded.get(), *wf).succeeded());
    EXPECT_EQ(read_vgpr_packed_u64(*cu, *wf, 4, 0), kRounded[round]) << round;
  }

  constexpr uint64_t kMinSubnormal = 1u;
  constexpr uint64_t kHalfMinNormal = 0x0008000000000000ULL;
  constexpr uint64_t kMinNormal = 0x0010000000000000ULL;
  constexpr std::array<uint64_t, 4> kInputDenormExpected{0u, 0u, 0u, kMinSubnormal};
  constexpr std::array<uint64_t, 4> kOutputDenormExpected{0u, 0u, kHalfMinNormal, kHalfMinNormal};
  for (uint32_t denorm = 0; denorm < 4; ++denorm) {
    wf->set_mode_raw(denorm << 6);
    write_vgpr_packed_u64(*cu, *wf, 8, 0, {kMinSubnormal, kMinNormal});
    write_vgpr_packed_u64(*cu, *wf, 12, 0, {kOne, bits(0.5)});
    write_vgpr_packed_u64(*cu, *wf, 16, 0, {0u, 0u});
    EXPECT_TRUE(cu->execute_instruction(decoded.get(), *wf).succeeded());
    const PackedU64Pair result = read_vgpr_packed_u64(*cu, *wf, 4, 0);
    EXPECT_EQ(result[0], kInputDenormExpected[denorm]) << denorm;
    EXPECT_EQ(result[1], kOutputDenormExpected[denorm]) << denorm;
  }

  wf->set_mode_raw(3u << 6);
  constexpr uint64_t kQuietNan = 0x7ff8000000001234ULL;
  constexpr uint64_t kInfinity = bits(std::numeric_limits<double>::infinity());
  write_vgpr_packed_u64(*cu, *wf, 8, 0, {kQuietNan, kInfinity});
  write_vgpr_packed_u64(*cu, *wf, 12, 0, {kOne, bits(2.0)});
  write_vgpr_packed_u64(*cu, *wf, 16, 0, {kOne, kInfinity ^ 0x8000000000000000ULL});
  EXPECT_TRUE(cu->execute_instruction(decoded.get(), *wf).succeeded());
  const PackedU64Pair exceptional = read_vgpr_packed_u64(*cu, *wf, 4, 0);
  EXPECT_TRUE(std::isnan(std::bit_cast<double>(exceptional[0])));
  EXPECT_TRUE(std::isnan(std::bit_cast<double>(exceptional[1])));

  write_vgpr_packed_u64(*cu, *wf, 8, 0, {bits(-0.0), bits(-0.0)});
  write_vgpr_packed_u64(*cu, *wf, 12, 0, {bits(2.0), bits(2.0)});
  write_vgpr_packed_u64(*cu, *wf, 16, 0, {bits(0.0), bits(-0.0)});
  EXPECT_TRUE(cu->execute_instruction(decoded.get(), *wf).succeeded());
  EXPECT_EQ(read_vgpr_packed_u64(*cu, *wf, 4, 0), (PackedU64Pair{bits(0.0), bits(-0.0)}));
}

TEST(Gfx1251PackedF64ExecutionTest, FusedOperationExecutesSgpr104InEverySourcePosition) {
  constexpr auto bits = [](double value) { return std::bit_cast<uint64_t>(value); };
  struct SourcePosition {
    std::string_view name;
    cdna5::Vop3pBuilderFields fields;
    PackedU64Pair expected;
  };
  constexpr std::array kCases{
      SourcePosition{
          "src0",
          {.vdst = 4, .opsel_hi_2 = 1, .src0 = 104, .src1 = 268, .src2 = 272, .opsel_hi = 3},
          {bits(17.0), bits(20.0)}},
      SourcePosition{
          "src1",
          {.vdst = 4, .opsel_hi_2 = 1, .src0 = 264, .src1 = 104, .src2 = 272, .opsel_hi = 3},
          {bits(13.0), bits(16.0)}},
      SourcePosition{
          "src2",
          {.vdst = 4, .opsel_hi_2 = 1, .src0 = 264, .src1 = 268, .src2 = 104, .opsel_hi = 3},
          {bits(17.0), bits(26.0)}},
  };
  auto decoder =
      make_isa_decoder<cdna5::Isa>(&cdna5::execution_backend(), cdna5::kGfx1251IsaFeatures);
  ASSERT_NE(decoder, nullptr);
  Gfx1250Sim sim;
  auto *cu = sim.cu();
  auto *wf = cu->dispatch_wf(0, 0, kGfx1250ScalarSlots, 32);
  ASSERT_NE(wf, nullptr);
  wf->set_exec(1u);
  wf->set_mode_raw(3u << 6);

  constexpr uint64_t kVccPoison = 0xdeadbeefcafef00dULL;
  write_wave_sgpr(*cu, *wf, 104, static_cast<uint32_t>(bits(2.0)));
  write_wave_sgpr(*cu, *wf, 105, static_cast<uint32_t>(bits(2.0) >> 32));
  wf->set_vcc_raw(kVccPoison);
  write_vgpr_packed_u64(*cu, *wf, 8, 0, {bits(3.0), bits(4.0)});
  write_vgpr_packed_u64(*cu, *wf, 12, 0, {bits(5.0), bits(6.0)});
  write_vgpr_packed_u64(*cu, *wf, 16, 0, {bits(7.0), bits(8.0)});

  for (const auto &test_case : kCases) {
    SCOPED_TRACE(test_case.name);
    const auto words = cdna5::build_vop3p(cdna5::kVPkFmaF64Vop3p, test_case.fields);
    std::unique_ptr<Instruction> decoded(decode_valid(*decoder, words.data()));
    ASSERT_NE(decoded, nullptr);
    ASSERT_NE(decoded->execute, nullptr);
    EXPECT_TRUE(cu->execute_instruction(decoded.get(), *wf).succeeded());
    EXPECT_EQ(read_vgpr_packed_u64(*cu, *wf, 4, 0), test_case.expected);
    EXPECT_EQ(wf->vcc(), kVccPoison);
  }
}

TEST(Gfx1251PackedF64ExecutionTest, FusedOperationRejectsUndefinedLayoutsAndRegisterTuples) {
  auto decoder =
      make_isa_decoder<cdna5::Isa>(&cdna5::execution_backend(), cdna5::kGfx1251IsaFeatures);
  ASSERT_NE(decoder, nullptr);
  constexpr std::array kInvalidFields{
      cdna5::Vop3pBuilderFields{.vdst = 4,
                                .opsel = 1,
                                .opsel_hi_2 = 1,
                                .src0 = 264,
                                .src1 = 268,
                                .src2 = 272,
                                .opsel_hi = 3},
      cdna5::Vop3pBuilderFields{
          .vdst = 4, .opsel_hi_2 = 0, .src0 = 264, .src1 = 268, .src2 = 272, .opsel_hi = 3},
      cdna5::Vop3pBuilderFields{
          .vdst = 4, .opsel_hi_2 = 1, .src0 = 264, .src1 = 268, .src2 = 272, .opsel_hi = 2},
      cdna5::Vop3pBuilderFields{
          .vdst = 253, .opsel_hi_2 = 1, .src0 = 264, .src1 = 268, .src2 = 272, .opsel_hi = 3},
      cdna5::Vop3pBuilderFields{
          .vdst = 5, .opsel_hi_2 = 1, .src0 = 264, .src1 = 268, .src2 = 272, .opsel_hi = 3},
      cdna5::Vop3pBuilderFields{
          .vdst = 4, .opsel_hi_2 = 1, .src0 = 509, .src1 = 268, .src2 = 272, .opsel_hi = 3},
      cdna5::Vop3pBuilderFields{
          .vdst = 4, .opsel_hi_2 = 1, .src0 = 265, .src1 = 268, .src2 = 272, .opsel_hi = 3},
      cdna5::Vop3pBuilderFields{
          .vdst = 4, .opsel_hi_2 = 1, .src0 = 264, .src1 = 103, .src2 = 272, .opsel_hi = 3},
      cdna5::Vop3pBuilderFields{
          .vdst = 4, .opsel_hi_2 = 1, .src0 = 264, .src1 = 1, .src2 = 272, .opsel_hi = 3},
      cdna5::Vop3pBuilderFields{
          .vdst = 4, .opsel_hi_2 = 1, .src0 = 264, .src1 = 268, .src2 = 509, .opsel_hi = 3},
      cdna5::Vop3pBuilderFields{
          .vdst = 4, .opsel_hi_2 = 1, .src0 = 264, .src1 = 268, .src2 = 209, .opsel_hi = 3},
  };
  for (const auto &fields : kInvalidFields) {
    const auto words = cdna5::build_vop3p(cdna5::kVPkFmaF64Vop3p, fields);
    EXPECT_EQ(decode_valid(*decoder, words.data()), nullptr);
  }
}

TEST(Gfx1251PackedF64ExecutionTest, BasicArithmeticExecutesBothElementsAndHonorsExec) {
  struct Operation {
    std::string_view name;
    std::array<uint32_t, 2> words;
    PackedU64Pair expected;
  };
  constexpr auto bits = [](double value) { return std::bit_cast<uint64_t>(value); };
  constexpr std::array kOperations{
      Operation{"add", {0xCC4B4004u, 0x1A021908u}, {bits(7.0), bits(1.0)}},
      Operation{"mul", {0xCC3C4004u, 0x1A021908u}, {bits(10.0), bits(-12.0)}},
      Operation{"max-num", {0xCC4E4004u, 0x1A021908u}, {bits(5.0), bits(4.0)}},
      Operation{"min-num", {0xCC4F4004u, 0x1A021908u}, {bits(2.0), bits(-3.0)}},
  };
  auto decoder =
      make_isa_decoder<cdna5::Isa>(&cdna5::execution_backend(), cdna5::kGfx1251IsaFeatures);
  ASSERT_NE(decoder, nullptr);
  Gfx1250Sim sim;
  auto *cu = sim.cu();
  auto *wf = cu->dispatch_wf(0, 0, kGfx1250ScalarSlots, 32);
  ASSERT_NE(wf, nullptr);
  wf->set_exec(0x5u);
  constexpr PackedU64Pair kLhs{bits(2.0), bits(-3.0)};
  constexpr PackedU64Pair kRhs{bits(5.0), bits(4.0)};
  constexpr PackedU64Pair kInactive{0xdeadbeefcafef00dULL, 0xbaadf00d12345678ULL};

  for (const auto &operation : kOperations) {
    SCOPED_TRACE(operation.name);
    for (uint32_t lane = 0; lane < 3; ++lane) {
      write_vgpr_packed_u64(*cu, *wf, 8, lane, kLhs);
      write_vgpr_packed_u64(*cu, *wf, 12, lane, kRhs);
      write_vgpr_packed_u64(*cu, *wf, 4, lane, kInactive);
    }
    std::unique_ptr<Instruction> decoded(decode_valid(*decoder, operation.words.data()));
    ASSERT_NE(decoded, nullptr);
    ASSERT_NE(decoded->execute, nullptr);
    EXPECT_TRUE(cu->execute_instruction(decoded.get(), *wf).succeeded());
    EXPECT_EQ(read_vgpr_packed_u64(*cu, *wf, 4, 0), operation.expected);
    EXPECT_EQ(read_vgpr_packed_u64(*cu, *wf, 4, 1), kInactive);
    EXPECT_EQ(read_vgpr_packed_u64(*cu, *wf, 4, 2), operation.expected);
  }
}

TEST(Gfx1251PackedF64ExecutionTest, ExecutesWave32Lane31WithoutChangingVccOrInactiveLanes) {
  constexpr auto bits = [](double value) { return std::bit_cast<uint64_t>(value); };
  constexpr std::array<uint32_t, 2> kAdd{0xCC4B4004u, 0x1A021908u};
  constexpr PackedU64Pair kInactiveSeed{0x0123456789abcdefULL, 0xfedcba9876543210ULL};
  constexpr uint64_t kVccSeed = 0x5a5aa5a5deadbeefULL;
  auto decoder =
      make_isa_decoder<cdna5::Isa>(&cdna5::execution_backend(), cdna5::kGfx1251IsaFeatures);
  ASSERT_NE(decoder, nullptr);
  Gfx1250Sim sim;
  auto *cu = sim.cu();
  auto *wf = cu->dispatch_wf(0, 0, kGfx1250ScalarSlots, 32);
  ASSERT_NE(wf, nullptr);
  ASSERT_EQ(wf->wf_size(), 32u);
  wf->set_exec_raw(uint64_t{1} << 31);
  wf->set_vcc_raw(kVccSeed);
  write_vgpr_packed_u64(*cu, *wf, 8, 31, {bits(2.0), bits(-3.0)});
  write_vgpr_packed_u64(*cu, *wf, 12, 31, {bits(5.0), bits(4.0)});
  write_vgpr_packed_u64(*cu, *wf, 4, 0, kInactiveSeed);

  std::unique_ptr<Instruction> decoded(decode_valid(*decoder, kAdd.data()));
  ASSERT_NE(decoded, nullptr);
  ASSERT_NE(decoded->execute, nullptr);
  EXPECT_TRUE(cu->execute_instruction(decoded.get(), *wf).succeeded());
  EXPECT_EQ(read_vgpr_packed_u64(*cu, *wf, 4, 31), (PackedU64Pair{bits(7.0), bits(1.0)}));
  EXPECT_EQ(read_vgpr_packed_u64(*cu, *wf, 4, 0), kInactiveSeed);
  EXPECT_EQ(wf->vcc(), kVccSeed);
}

TEST(Gfx1251PackedF64ExecutionTest, ExecZeroPreservesDestinationAndStatus) {
  constexpr std::array<uint32_t, 2> kAdd{0xCC4B4004u, 0x1A021908u};
  constexpr PackedU64Pair kDestinationSeed{0x0123456789abcdefULL, 0xfedcba9876543210ULL};
  constexpr uint64_t kVccSeed = 0x5a5aa5a5deadbeefULL;
  auto decoder =
      make_isa_decoder<cdna5::Isa>(&cdna5::execution_backend(), cdna5::kGfx1251IsaFeatures);
  ASSERT_NE(decoder, nullptr);
  Gfx1250Sim sim;
  auto *cu = sim.cu();
  auto *wf = cu->dispatch_wf(0, 0, kGfx1250ScalarSlots, 32);
  ASSERT_NE(wf, nullptr);
  wf->set_exec_raw(0);
  wf->set_vcc_raw(kVccSeed);
  wf->write_scc(true);
  write_vgpr_packed_u64(*cu, *wf, 4, 0, kDestinationSeed);
  write_vgpr_packed_u64(*cu, *wf, 8, 0, {0x3ff0000000000000ULL, 0x4000000000000000ULL});
  write_vgpr_packed_u64(*cu, *wf, 12, 0, {0x4008000000000000ULL, 0x4010000000000000ULL});

  std::unique_ptr<Instruction> decoded(decode_valid(*decoder, kAdd.data()));
  ASSERT_NE(decoded, nullptr);
  ASSERT_NE(decoded->execute, nullptr);
  EXPECT_TRUE(cu->execute_instruction(decoded.get(), *wf).succeeded());
  EXPECT_EQ(read_vgpr_packed_u64(*cu, *wf, 4, 0), kDestinationSeed);
  EXPECT_EQ(wf->vcc(), kVccSeed);
  EXPECT_TRUE(wf->read_scc());
}

TEST(Gfx1251PackedF64ExecutionTest, BasicArithmeticExecutesEveryPublicLlvmSourceForm) {
  struct SourceForm {
    std::string_view name;
    uint32_t second_word;
    uint32_t literal;
    PackedU64Pair lhs;
    PackedU64Pair rhs;
  };
  constexpr auto bits = [](double value) { return std::bit_cast<uint64_t>(value); };
  constexpr std::array kForms{
      SourceForm{"vgpr-vgpr", 0x1A021908u, 0u, {bits(10.0), bits(20.0)}, {bits(3.0), bits(4.0)}},
      SourceForm{"sgpr-sgpr", 0x1A001808u, 0u, {bits(100.0), bits(100.0)}, {bits(7.0), bits(7.0)}},
      SourceForm{"vgpr-sgpr", 0x1A001908u, 0u, {bits(10.0), bits(20.0)}, {bits(7.0), bits(7.0)}},
      SourceForm{"sgpr-vgpr", 0x1A021808u, 0u, {bits(100.0), bits(100.0)}, {bits(3.0), bits(4.0)}},
      SourceForm{"vgpr-null", 0x1A00F908u, 0u, {bits(10.0), bits(20.0)}, {0u, 0u}},
      SourceForm{
          "vgpr-inline-one", 0x1A01E508u, 0u, {bits(10.0), bits(20.0)}, {bits(1.0), bits(1.0)}},
      SourceForm{
          "inline-one-vgpr", 0x1A0210F2u, 0u, {bits(1.0), bits(1.0)}, {bits(10.0), bits(20.0)}},
      SourceForm{"literal-vgpr",
                 0x1A0210FFu,
                 0x40594000u,
                 {bits(101.0), bits(101.0)},
                 {bits(10.0), bits(20.0)}},
      SourceForm{"vgpr-literal",
                 0x1A01FF08u,
                 0x40594000u,
                 {bits(10.0), bits(20.0)},
                 {bits(101.0), bits(101.0)}},
      SourceForm{"shared-literal",
                 0x1A01FEFFu,
                 0x40594000u,
                 {bits(101.0), bits(101.0)},
                 {bits(101.0), bits(101.0)}},
  };
  struct Operation {
    std::string_view name;
    uint32_t first_word;
  };
  constexpr std::array kOperations{
      Operation{"add", 0xCC4B4004u},
      Operation{"mul", 0xCC3C4004u},
      Operation{"max-num", 0xCC4E4004u},
      Operation{"min-num", 0xCC4F4004u},
  };
  auto decoder =
      make_isa_decoder<cdna5::Isa>(&cdna5::execution_backend(), cdna5::kGfx1251IsaFeatures);
  ASSERT_NE(decoder, nullptr);
  Gfx1250Sim sim;
  auto *cu = sim.cu();
  auto *wf = cu->dispatch_wf(0, 0, kGfx1250ScalarSlots, 32);
  ASSERT_NE(wf, nullptr);
  wf->set_exec(1u);
  write_vgpr_packed_u64(*cu, *wf, 8, 0, {bits(10.0), bits(20.0)});
  write_vgpr_packed_u64(*cu, *wf, 12, 0, {bits(3.0), bits(4.0)});
  // Packed-FP64 SGPR operands broadcast their low 64 bits. Keep different
  // high words in the backing tuple so the result proves they are ignored.
  write_sgpr_packed_u64(*cu, *wf, 8, {bits(100.0), bits(200.0)});
  write_sgpr_packed_u64(*cu, *wf, 12, {bits(7.0), bits(8.0)});

  const auto reference = [](std::string_view operation, double lhs, double rhs) {
    if (operation == "add")
      return lhs + rhs;
    if (operation == "mul")
      return lhs * rhs;
    if (operation == "max-num")
      return std::fmax(lhs, rhs);
    return std::fmin(lhs, rhs);
  };
  for (const auto &operation : kOperations) {
    for (const auto &form : kForms) {
      SCOPED_TRACE(operation.name);
      SCOPED_TRACE(form.name);
      const std::array<uint32_t, 3> words{operation.first_word, form.second_word, form.literal};
      std::unique_ptr<Instruction> decoded(decode_valid(*decoder, words.data()));
      ASSERT_NE(decoded, nullptr);
      ASSERT_NE(decoded->execute, nullptr);
      EXPECT_TRUE(cu->execute_instruction(decoded.get(), *wf).succeeded());
      const PackedU64Pair expected{
          std::bit_cast<uint64_t>(reference(operation.name, std::bit_cast<double>(form.lhs[0]),
                                            std::bit_cast<double>(form.rhs[0]))),
          std::bit_cast<uint64_t>(reference(operation.name, std::bit_cast<double>(form.lhs[1]),
                                            std::bit_cast<double>(form.rhs[1]))),
      };
      EXPECT_EQ(read_vgpr_packed_u64(*cu, *wf, 4, 0), expected);
      if (form.literal != 0u) {
        for (uint32_t source = 0; source < 2; ++source) {
          if (form.name != "shared-literal" && source != (form.name == "literal-vgpr" ? 0u : 1u))
            continue;
          const Operand *literal_operand = decoded->src_operand(source);
          ASSERT_NE(literal_operand, nullptr);
          EXPECT_EQ(amdgpu::RegisterAccess(*wf).read_lane64(*literal_operand, 0), bits(101.0));
        }
      }
    }
  }
}

TEST(Gfx1251PackedF64ExecutionTest, ExecutesInlineScalarBoundarySources) {
  constexpr auto bits = [](double value) { return std::bit_cast<uint64_t>(value); };
  struct InlineCase {
    std::string_view name;
    uint16_t opcode;
    uint16_t src0;
    uint16_t src1;
    uint64_t expected;
  };
  constexpr std::array kCases{
      InlineCase{"positive-integer-low", cdna5::kVPkAddF64Vop3p, 128, 124, 0},
      InlineCase{"positive-integer-high", cdna5::kVPkAddF64Vop3p, 192, 124, 64},
      InlineCase{"negative-integer-low", cdna5::kVPkMaxNumF64Vop3p, 193, 242, bits(1.0)},
      InlineCase{"negative-integer-high", cdna5::kVPkMaxNumF64Vop3p, 208, 242, bits(1.0)},
      InlineCase{"float-half", cdna5::kVPkAddF64Vop3p, 240, 124, bits(0.5)},
      InlineCase{"inverse-two-pi", cdna5::kVPkAddF64Vop3p, 248, 124, 0x3FC45F306DC9C882ULL},
  };
  auto decoder =
      make_isa_decoder<cdna5::Isa>(&cdna5::execution_backend(), cdna5::kGfx1251IsaFeatures);
  ASSERT_NE(decoder, nullptr);
  Gfx1250Sim sim;
  auto *cu = sim.cu();
  auto *wf = cu->dispatch_wf(0, 0, kGfx1250ScalarSlots, 32);
  ASSERT_NE(wf, nullptr);
  wf->set_exec(1u);
  wf->set_mode_raw(3u << 6);
  wf->write_scc(true);

  for (const auto &test_case : kCases) {
    SCOPED_TRACE(test_case.name);
    const auto words = cdna5::build_vop3p(test_case.opcode, {.vdst = 4,
                                                             .opsel_hi_2 = 1,
                                                             .src0 = test_case.src0,
                                                             .src1 = test_case.src1,
                                                             .src2 = 128,
                                                             .opsel_hi = 3});
    std::unique_ptr<Instruction> decoded(decode_valid(*decoder, words.data()));
    ASSERT_NE(decoded, nullptr);
    ASSERT_NE(decoded->execute, nullptr);
    EXPECT_TRUE(cu->execute_instruction(decoded.get(), *wf).succeeded());
    EXPECT_EQ(read_vgpr_packed_u64(*cu, *wf, 4, 0),
              (PackedU64Pair{test_case.expected, test_case.expected}));
  }
  EXPECT_TRUE(wf->read_scc());
}

TEST(Gfx1251PackedF64ExecutionTest, ExecutesFinalRegisterTupleBoundaries) {
  constexpr auto bits = [](double value) { return std::bit_cast<uint64_t>(value); };
  auto decoder =
      make_isa_decoder<cdna5::Isa>(&cdna5::execution_backend(), cdna5::kGfx1251IsaFeatures);
  ASSERT_NE(decoder, nullptr);
  Gfx1250Sim sim;
  auto *cu = sim.cu();
  auto *wf = sim.dispatch_scratch_wf();
  ASSERT_NE(wf, nullptr);
  wf->set_exec(1u);
  wf->set_mode_raw(3u << 6);

  const auto execute_add = [&](cdna5::Vop3pBuilderFields fields, PackedU64Pair expected) {
    const auto words = cdna5::build_vop3p(cdna5::kVPkAddF64Vop3p, fields);
    std::unique_ptr<Instruction> decoded(decode_valid(*decoder, words.data()));
    ASSERT_NE(decoded, nullptr);
    ASSERT_NE(decoded->execute, nullptr);
    EXPECT_TRUE(cu->execute_instruction(decoded.get(), *wf).succeeded());
    EXPECT_EQ(read_vgpr_packed_u64(*cu, *wf, fields.vdst, 0), expected);
  };

  write_sgpr_packed_u64(*cu, *wf, 100, {bits(2.0), bits(99.0)});
  execute_add({.vdst = 4, .opsel_hi_2 = 1, .src0 = 100, .src1 = 124, .src2 = 128, .opsel_hi = 3},
              {bits(2.0), bits(2.0)});

  wf->set_ttmp(12, static_cast<uint32_t>(bits(3.0)));
  wf->set_ttmp(13, static_cast<uint32_t>(bits(3.0) >> 32));
  wf->set_ttmp(14, static_cast<uint32_t>(bits(99.0)));
  wf->set_ttmp(15, static_cast<uint32_t>(bits(99.0) >> 32));
  execute_add({.vdst = 4, .opsel_hi_2 = 1, .src0 = 120, .src1 = 124, .src2 = 128, .opsel_hi = 3},
              {bits(3.0), bits(3.0)});

  write_vgpr_packed_u64(*cu, *wf, 254, 0, {bits(4.0), bits(5.0)});
  execute_add({.vdst = 254, .opsel_hi_2 = 1, .src0 = 510, .src1 = 100, .src2 = 128, .opsel_hi = 3},
              {bits(6.0), bits(7.0)});
}

TEST(Gfx1251PackedF64ExecutionTest, PublicModifiersClampAndOverlappingDestinationAreSafe) {
  constexpr auto bits = [](double value) { return std::bit_cast<uint64_t>(value); };
  struct Operation {
    std::string_view name;
    uint32_t base_first_word;
    PackedU64Pair neg_src0_expected;
    PackedU64Pair neg_src1_expected;
    PackedU64Pair clamp_expected;
    PackedU64Pair combined_expected;
  };
  constexpr std::array kOperations{
      Operation{"add",
                0xCC4B4004u,
                {bits(3.0), bits(7.0)},
                {bits(-3.0), bits(-7.0)},
                {bits(0.0), bits(1.0)},
                {bits(1.0), bits(1.0)}},
      Operation{"mul",
                0xCC3C4004u,
                {bits(-10.0), bits(12.0)},
                {bits(-10.0), bits(12.0)},
                {bits(0.0), bits(1.0)},
                {bits(0.0), bits(1.0)}},
      Operation{"max-num",
                0xCC4E4004u,
                {bits(5.0), bits(4.0)},
                {bits(2.0), bits(-3.0)},
                {bits(1.0), bits(1.0)},
                {bits(1.0), bits(1.0)}},
      Operation{"min-num",
                0xCC4F4004u,
                {bits(-2.0), bits(3.0)},
                {bits(-5.0), bits(-4.0)},
                {bits(0.0), bits(1.0)},
                {bits(0.0), bits(1.0)}},
  };
  auto decoder =
      make_isa_decoder<cdna5::Isa>(&cdna5::execution_backend(), cdna5::kGfx1251IsaFeatures);
  ASSERT_NE(decoder, nullptr);
  Gfx1250Sim sim;
  auto *cu = sim.cu();
  auto *wf = cu->dispatch_wf(0, 0, kGfx1250ScalarSlots, 32);
  ASSERT_NE(wf, nullptr);
  wf->set_exec(1u);

  for (const auto &operation : kOperations) {
    SCOPED_TRACE(operation.name);
    const std::array modifier_cases{
        std::pair{std::array<uint32_t, 2>{operation.base_first_word + 0x100u, 0x3A021908u},
                  operation.neg_src0_expected},
        std::pair{std::array<uint32_t, 2>{operation.base_first_word + 0x200u, 0x5A021908u},
                  operation.neg_src1_expected},
    };
    for (const auto &[words, expected] : modifier_cases) {
      write_vgpr_packed_u64(*cu, *wf, 8, 0, {bits(2.0), bits(-3.0)});
      write_vgpr_packed_u64(*cu, *wf, 12, 0, {bits(5.0), bits(4.0)});
      std::unique_ptr<Instruction> decoded(decode_valid(*decoder, words.data()));
      ASSERT_NE(decoded, nullptr);
      ASSERT_NE(decoded->execute, nullptr);
      EXPECT_TRUE(cu->execute_instruction(decoded.get(), *wf).succeeded());
      EXPECT_EQ(read_vgpr_packed_u64(*cu, *wf, 4, 0), expected);
    }

    const std::array<uint32_t, 2> clamp_words{operation.base_first_word + 0x8000u, 0x1A021908u};
    write_vgpr_packed_u64(*cu, *wf, 8, 0, {bits(-2.0), bits(2.0)});
    write_vgpr_packed_u64(*cu, *wf, 12, 0, {bits(1.0), bits(2.0)});
    std::unique_ptr<Instruction> clamp(decode_valid(*decoder, clamp_words.data()));
    ASSERT_NE(clamp, nullptr);
    ASSERT_NE(clamp->execute, nullptr);
    EXPECT_TRUE(cu->execute_instruction(clamp.get(), *wf).succeeded());
    EXPECT_EQ(read_vgpr_packed_u64(*cu, *wf, 4, 0), operation.clamp_expected);

    const auto combined_words =
        cdna5::build_vop3p((operation.base_first_word >> 16) & 0x7fu, {.vdst = 4,
                                                                       .neg_hi = 1,
                                                                       .opsel_hi_2 = 1,
                                                                       .clamp = 1,
                                                                       .src0 = 264,
                                                                       .src1 = 268,
                                                                       .src2 = 128,
                                                                       .opsel_hi = 3,
                                                                       .neg = 1});
    write_vgpr_packed_u64(*cu, *wf, 8, 0, {bits(2.0), bits(-3.0)});
    write_vgpr_packed_u64(*cu, *wf, 12, 0, {bits(5.0), bits(4.0)});
    std::unique_ptr<Instruction> combined(decode_valid(*decoder, combined_words.data()));
    ASSERT_NE(combined, nullptr);
    ASSERT_NE(combined->execute, nullptr);
    EXPECT_TRUE(cu->execute_instruction(combined.get(), *wf).succeeded());
    EXPECT_EQ(read_vgpr_packed_u64(*cu, *wf, 4, 0), operation.combined_expected);
  }

  const std::array asymmetric_cases{
      std::pair{cdna5::Vop3pBuilderFields{.vdst = 4,
                                          .opsel_hi_2 = 1,
                                          .src0 = 264,
                                          .src1 = 268,
                                          .src2 = 128,
                                          .opsel_hi = 3,
                                          .neg = 1},
                PackedU64Pair{bits(3.0), bits(1.0)}},
      std::pair{cdna5::Vop3pBuilderFields{.vdst = 4,
                                          .neg_hi = 2,
                                          .opsel_hi_2 = 1,
                                          .src0 = 264,
                                          .src1 = 268,
                                          .src2 = 128,
                                          .opsel_hi = 3},
                PackedU64Pair{bits(7.0), bits(-7.0)}},
  };
  for (const auto &[fields, expected] : asymmetric_cases) {
    const auto words = cdna5::build_vop3p(cdna5::kVPkAddF64Vop3p, fields);
    write_vgpr_packed_u64(*cu, *wf, 8, 0, {bits(2.0), bits(-3.0)});
    write_vgpr_packed_u64(*cu, *wf, 12, 0, {bits(5.0), bits(4.0)});
    std::unique_ptr<Instruction> decoded(decode_valid(*decoder, words.data()));
    ASSERT_NE(decoded, nullptr);
    ASSERT_NE(decoded->execute, nullptr);
    EXPECT_TRUE(cu->execute_instruction(decoded.get(), *wf).succeeded());
    EXPECT_EQ(read_vgpr_packed_u64(*cu, *wf, 4, 0), expected);
  }

  constexpr uint64_t kQuietNan = 0x7ff8000000001234ULL;
  constexpr uint64_t kSignalingNan = 0x7ff0000000000001ULL;
  for (const uint16_t opcode : {cdna5::kVPkAddF64Vop3p, cdna5::kVPkMulF64Vop3p,
                                cdna5::kVPkMaxNumF64Vop3p, cdna5::kVPkMinNumF64Vop3p}) {
    const auto clamp_nan_words = cdna5::build_vop3p(opcode, {.vdst = 4,
                                                             .opsel_hi_2 = 1,
                                                             .clamp = 1,
                                                             .src0 = 264,
                                                             .src1 = 124,
                                                             .src2 = 128,
                                                             .opsel_hi = 3});
    write_vgpr_packed_u64(*cu, *wf, 8, 0, {kQuietNan, kSignalingNan});
    std::unique_ptr<Instruction> clamp_nan(decode_valid(*decoder, clamp_nan_words.data()));
    ASSERT_NE(clamp_nan, nullptr);
    ASSERT_NE(clamp_nan->execute, nullptr);
    EXPECT_TRUE(cu->execute_instruction(clamp_nan.get(), *wf).succeeded());
    EXPECT_EQ(read_vgpr_packed_u64(*cu, *wf, 4, 0), (PackedU64Pair{bits(0.0), bits(0.0)}));
  }

  struct OverlapCase {
    std::string_view name;
    uint8_t vdst;
  };
  constexpr std::array kOverlapCases{
      OverlapCase{"exact-src0", 8},
      OverlapCase{"exact-src1", 12},
      OverlapCase{"partial-both", 10},
  };
  for (const auto &test_case : kOverlapCases) {
    SCOPED_TRACE(test_case.name);
    const auto overlap_words = cdna5::build_vop3p(cdna5::kVPkAddF64Vop3p, {.vdst = test_case.vdst,
                                                                           .opsel_hi_2 = 1,
                                                                           .src0 = 264,
                                                                           .src1 = 268,
                                                                           .src2 = 128,
                                                                           .opsel_hi = 3});
    write_vgpr_packed_u64(*cu, *wf, 8, 0, {bits(2.0), bits(-3.0)});
    write_vgpr_packed_u64(*cu, *wf, 12, 0, {bits(5.0), bits(4.0)});
    std::unique_ptr<Instruction> overlap(decode_valid(*decoder, overlap_words.data()));
    ASSERT_NE(overlap, nullptr);
    ASSERT_NE(overlap->execute, nullptr);
    EXPECT_TRUE(cu->execute_instruction(overlap.get(), *wf).succeeded());
    EXPECT_EQ(read_vgpr_packed_u64(*cu, *wf, test_case.vdst, 0),
              (PackedU64Pair{bits(7.0), bits(1.0)}));
  }
}

TEST(Gfx1251PackedF64ExecutionTest, AddAndMultiplyHonorRoundingAndDenormModes) {
  constexpr auto bits = [](double value) { return std::bit_cast<uint64_t>(value); };
  const auto add_words = cdna5::build_vop3p(
      cdna5::kVPkAddF64Vop3p,
      {.vdst = 4, .opsel_hi_2 = 1, .src0 = 264, .src1 = 268, .src2 = 128, .opsel_hi = 3});
  const auto mul_words = cdna5::build_vop3p(
      cdna5::kVPkMulF64Vop3p,
      {.vdst = 4, .opsel_hi_2 = 1, .src0 = 264, .src1 = 268, .src2 = 128, .opsel_hi = 3});
  auto decoder =
      make_isa_decoder<cdna5::Isa>(&cdna5::execution_backend(), cdna5::kGfx1251IsaFeatures);
  ASSERT_NE(decoder, nullptr);
  std::unique_ptr<Instruction> add(decode_valid(*decoder, add_words.data()));
  std::unique_ptr<Instruction> mul(decode_valid(*decoder, mul_words.data()));
  ASSERT_NE(add, nullptr);
  ASSERT_NE(mul, nullptr);
  ASSERT_NE(add->execute, nullptr);
  ASSERT_NE(mul->execute, nullptr);
  Gfx1250Sim sim;
  auto *cu = sim.cu();
  auto *wf = cu->dispatch_wf(0, 0, kGfx1250ScalarSlots, 32);
  ASSERT_NE(wf, nullptr);
  wf->set_exec(1u);

  constexpr uint64_t kOne = bits(1.0);
  constexpr uint64_t kNegativeOne = bits(-1.0);
  constexpr uint64_t kHalfUlpAtOne = bits(0x1p-53);
  constexpr uint64_t kNegativeHalfUlpAtOne = bits(-0x1p-53);
  constexpr std::array<PackedU64Pair, 4> kAddExpected{{
      {kOne, kNegativeOne},
      {kOne + 1, kNegativeOne},
      {kOne, kNegativeOne + 1},
      {kOne, kNegativeOne},
  }};
  for (uint32_t round = 0; round < 4; ++round) {
    wf->set_mode_raw((round << 2) | (3u << 6));
    write_vgpr_packed_u64(*cu, *wf, 8, 0, {kOne, kNegativeOne});
    write_vgpr_packed_u64(*cu, *wf, 12, 0, {kHalfUlpAtOne, kNegativeHalfUlpAtOne});
    EXPECT_TRUE(cu->execute_instruction(add.get(), *wf).succeeded());
    EXPECT_EQ(read_vgpr_packed_u64(*cu, *wf, 4, 0), kAddExpected[round]) << round;
  }

  constexpr uint64_t kNextOne = kOne + 1;
  constexpr uint64_t kRoundedSquare = kOne + 2;
  constexpr std::array<uint64_t, 4> kMulExpected{kRoundedSquare, kRoundedSquare + 1, kRoundedSquare,
                                                 kRoundedSquare};
  for (uint32_t round = 0; round < 4; ++round) {
    wf->set_mode_raw((round << 2) | (3u << 6));
    write_vgpr_packed_u64(*cu, *wf, 8, 0, {kNextOne, kNextOne});
    write_vgpr_packed_u64(*cu, *wf, 12, 0, {kNextOne, kNextOne});
    EXPECT_TRUE(cu->execute_instruction(mul.get(), *wf).succeeded());
    EXPECT_EQ(read_vgpr_packed_u64(*cu, *wf, 4, 0),
              (PackedU64Pair{kMulExpected[round], kMulExpected[round]}))
        << round;
  }

  constexpr uint64_t kMinSubnormal = 1u;
  constexpr uint64_t kHalfMinNormal = 0x0008000000000000ULL;
  constexpr uint64_t kMinNormal = 0x0010000000000000ULL;
  constexpr std::array<uint64_t, 4> kAddDenormExpected{0u, 0u, 0u, kMinSubnormal};
  constexpr std::array<uint64_t, 4> kMulDenormExpected{0u, 0u, kHalfMinNormal, kHalfMinNormal};
  for (uint32_t denorm = 0; denorm < 4; ++denorm) {
    wf->set_mode_raw(denorm << 6);
    write_vgpr_packed_u64(*cu, *wf, 8, 0, {kMinSubnormal, kMinNormal});
    write_vgpr_packed_u64(*cu, *wf, 12, 0, {0u, bits(0.5)});
    EXPECT_TRUE(cu->execute_instruction(add.get(), *wf).succeeded());
    EXPECT_EQ(read_vgpr_packed_u64(*cu, *wf, 4, 0)[0], kAddDenormExpected[denorm]) << denorm;
    EXPECT_TRUE(cu->execute_instruction(mul.get(), *wf).succeeded());
    EXPECT_EQ(read_vgpr_packed_u64(*cu, *wf, 4, 0)[1], kMulDenormExpected[denorm]) << denorm;
  }
}

TEST(Gfx1251PackedF64ExecutionTest, MinMaxNumberHonorEveryDenormMode) {
  constexpr uint64_t kPositiveZero = 0;
  constexpr uint64_t kNegativeZero = 0x8000000000000000ULL;
  constexpr uint64_t kMinSubnormal = 1;
  constexpr uint64_t kNegativeMinSubnormal = kNegativeZero | kMinSubnormal;
  constexpr std::array<uint64_t, 4> kMaxExpected{kPositiveZero, kPositiveZero, kPositiveZero,
                                                 kMinSubnormal};
  constexpr std::array<uint64_t, 4> kMinExpected{kNegativeZero, kNegativeZero, kNegativeZero,
                                                 kNegativeMinSubnormal};
  auto decoder =
      make_isa_decoder<cdna5::Isa>(&cdna5::execution_backend(), cdna5::kGfx1251IsaFeatures);
  ASSERT_NE(decoder, nullptr);
  const auto max_words = cdna5::build_vop3p(
      cdna5::kVPkMaxNumF64Vop3p,
      {.vdst = 4, .opsel_hi_2 = 1, .src0 = 264, .src1 = 268, .src2 = 128, .opsel_hi = 3});
  const auto min_words = cdna5::build_vop3p(
      cdna5::kVPkMinNumF64Vop3p,
      {.vdst = 4, .opsel_hi_2 = 1, .src0 = 264, .src1 = 268, .src2 = 128, .opsel_hi = 3});
  std::unique_ptr<Instruction> maximum(decode_valid(*decoder, max_words.data()));
  std::unique_ptr<Instruction> minimum(decode_valid(*decoder, min_words.data()));
  ASSERT_NE(maximum, nullptr);
  ASSERT_NE(minimum, nullptr);
  Gfx1250Sim sim;
  auto *cu = sim.cu();
  auto *wf = cu->dispatch_wf(0, 0, kGfx1250ScalarSlots, 32);
  ASSERT_NE(wf, nullptr);
  wf->set_exec(1u);

  for (uint32_t denorm = 0; denorm < 4; ++denorm) {
    wf->set_mode_raw(denorm << 6);
    write_vgpr_packed_u64(*cu, *wf, 8, 0, {kMinSubnormal, kNegativeMinSubnormal});
    write_vgpr_packed_u64(*cu, *wf, 12, 0, {kPositiveZero, kPositiveZero});
    EXPECT_TRUE(cu->execute_instruction(maximum.get(), *wf).succeeded());
    EXPECT_EQ(read_vgpr_packed_u64(*cu, *wf, 4, 0)[0], kMaxExpected[denorm]) << denorm;
    EXPECT_TRUE(cu->execute_instruction(minimum.get(), *wf).succeeded());
    EXPECT_EQ(read_vgpr_packed_u64(*cu, *wf, 4, 0)[1], kMinExpected[denorm]) << denorm;
  }
}

TEST(Gfx1251PackedF64ExecutionTest, AddAndMultiplyHandleNanInfinityAndSignedZero) {
  constexpr auto bits = [](double value) { return std::bit_cast<uint64_t>(value); };
  constexpr uint64_t kPositiveZero = 0u;
  constexpr uint64_t kNegativeZero = 0x8000000000000000ULL;
  constexpr uint64_t kPositiveInfinity = bits(std::numeric_limits<double>::infinity());
  constexpr uint64_t kNegativeInfinity = bits(-std::numeric_limits<double>::infinity());
  constexpr std::array<std::pair<uint32_t, PackedU64Pair>, 2> kCases{{
      {cdna5::kVPkAddF64Vop3p, {kNegativeInfinity, kNegativeZero}},
      {cdna5::kVPkMulF64Vop3p, {kPositiveZero, bits(2.0)}},
  }};
  auto decoder =
      make_isa_decoder<cdna5::Isa>(&cdna5::execution_backend(), cdna5::kGfx1251IsaFeatures);
  ASSERT_NE(decoder, nullptr);
  Gfx1250Sim sim;
  auto *cu = sim.cu();
  auto *wf = cu->dispatch_wf(0, 0, kGfx1250ScalarSlots, 32);
  ASSERT_NE(wf, nullptr);
  wf->set_exec(1u);
  wf->set_mode_raw(3u << 6);

  for (const auto &[opcode, rhs] : kCases) {
    const auto words = cdna5::build_vop3p(
        opcode, {.vdst = 4, .opsel_hi_2 = 1, .src0 = 264, .src1 = 268, .src2 = 128, .opsel_hi = 3});
    write_vgpr_packed_u64(*cu, *wf, 8, 0, {kPositiveInfinity, kNegativeZero});
    write_vgpr_packed_u64(*cu, *wf, 12, 0, rhs);
    std::unique_ptr<Instruction> decoded(decode_valid(*decoder, words.data()));
    ASSERT_NE(decoded, nullptr);
    ASSERT_NE(decoded->execute, nullptr);
    EXPECT_TRUE(cu->execute_instruction(decoded.get(), *wf).succeeded());
    const PackedU64Pair result = read_vgpr_packed_u64(*cu, *wf, 4, 0);
    EXPECT_TRUE(std::isnan(std::bit_cast<double>(result[0])));
    EXPECT_EQ(result[1], kNegativeZero);
  }
}

TEST(Gfx1251PackedF64ExecutionTest, MinMaxNumberHandleNanInfinityAndSignedZero) {
  constexpr auto bits = [](double value) { return std::bit_cast<uint64_t>(value); };
  constexpr uint64_t kQuietNan = 0x7ff8000000001234ULL;
  constexpr uint64_t kSignalingNan = 0x7ff0000000000001ULL;
  constexpr uint64_t kPositiveZero = 0u;
  constexpr uint64_t kNegativeZero = 0x8000000000000000ULL;
  constexpr uint64_t kPositiveInfinity = bits(std::numeric_limits<double>::infinity());
  constexpr uint64_t kNegativeInfinity = bits(-std::numeric_limits<double>::infinity());
  auto decoder =
      make_isa_decoder<cdna5::Isa>(&cdna5::execution_backend(), cdna5::kGfx1251IsaFeatures);
  ASSERT_NE(decoder, nullptr);
  Gfx1250Sim sim;
  auto *cu = sim.cu();
  auto *wf = cu->dispatch_wf(0, 0, kGfx1250ScalarSlots, 32);
  ASSERT_NE(wf, nullptr);
  wf->set_exec(1u);
  wf->set_mode_raw(3u << 6);
  write_vgpr_packed_u64(*cu, *wf, 8, 0, {kQuietNan, kNegativeZero});
  write_vgpr_packed_u64(*cu, *wf, 12, 0, {bits(2.0), kPositiveZero});

  for (const auto &[words, expected] : {std::pair{std::array<uint32_t, 2>{0xCC4E4004u, 0x1A021908u},
                                                  PackedU64Pair{bits(2.0), kPositiveZero}},
                                        std::pair{std::array<uint32_t, 2>{0xCC4F4004u, 0x1A021908u},
                                                  PackedU64Pair{bits(2.0), kNegativeZero}}}) {
    std::unique_ptr<Instruction> decoded(decode_valid(*decoder, words.data()));
    ASSERT_NE(decoded, nullptr);
    ASSERT_NE(decoded->execute, nullptr);
    EXPECT_TRUE(cu->execute_instruction(decoded.get(), *wf).succeeded());
    EXPECT_EQ(read_vgpr_packed_u64(*cu, *wf, 4, 0), expected);
  }

  write_vgpr_packed_u64(*cu, *wf, 8, 0, {kQuietNan, bits(3.0)});
  write_vgpr_packed_u64(*cu, *wf, 12, 0, {bits(2.0), kSignalingNan});
  for (const auto &words : {std::array<uint32_t, 2>{0xCC4E4004u, 0x1A021908u},
                            std::array<uint32_t, 2>{0xCC4F4004u, 0x1A021908u}}) {
    std::unique_ptr<Instruction> decoded(decode_valid(*decoder, words.data()));
    ASSERT_NE(decoded, nullptr);
    EXPECT_TRUE(cu->execute_instruction(decoded.get(), *wf).succeeded());
    EXPECT_EQ(read_vgpr_packed_u64(*cu, *wf, 4, 0), (PackedU64Pair{bits(2.0), bits(3.0)}));
  }

  struct NanCase {
    std::string_view name;
    uint64_t lhs;
    uint64_t rhs;
    uint64_t expected;
    bool expect_nan;
  };
  constexpr std::array kNanCases{
      NanCase{"qnan-left", kQuietNan, bits(2.0), bits(2.0), false},
      NanCase{"qnan-right", bits(2.0), kQuietNan, bits(2.0), false},
      NanCase{"snan-left", kSignalingNan, bits(3.0), bits(3.0), false},
      NanCase{"snan-right", bits(3.0), kSignalingNan, bits(3.0), false},
      NanCase{"qnan-snan", kQuietNan, kSignalingNan, 0, true},
      NanCase{"snan-qnan", kSignalingNan, kQuietNan, 0, true},
  };
  for (const auto &words : {std::array<uint32_t, 2>{0xCC4E4004u, 0x1A021908u},
                            std::array<uint32_t, 2>{0xCC4F4004u, 0x1A021908u}}) {
    std::unique_ptr<Instruction> decoded(decode_valid(*decoder, words.data()));
    ASSERT_NE(decoded, nullptr);
    for (const auto &test_case : kNanCases) {
      SCOPED_TRACE(decoded->mnemonic());
      SCOPED_TRACE(test_case.name);
      write_vgpr_packed_u64(*cu, *wf, 8, 0, {test_case.lhs, test_case.lhs});
      write_vgpr_packed_u64(*cu, *wf, 12, 0, {test_case.rhs, test_case.rhs});
      EXPECT_TRUE(cu->execute_instruction(decoded.get(), *wf).succeeded());
      const PackedU64Pair result = read_vgpr_packed_u64(*cu, *wf, 4, 0);
      if (test_case.expect_nan) {
        EXPECT_TRUE(std::isnan(std::bit_cast<double>(result[0])));
        EXPECT_TRUE(std::isnan(std::bit_cast<double>(result[1])));
      } else {
        EXPECT_EQ(result, (PackedU64Pair{test_case.expected, test_case.expected}));
      }
    }
  }

  write_vgpr_packed_u64(*cu, *wf, 8, 0, {kPositiveZero, kNegativeZero});
  write_vgpr_packed_u64(*cu, *wf, 12, 0, {kNegativeZero, kPositiveZero});
  for (const auto &[words, expected] : {std::pair{std::array<uint32_t, 2>{0xCC4E4004u, 0x1A021908u},
                                                  PackedU64Pair{kPositiveZero, kPositiveZero}},
                                        std::pair{std::array<uint32_t, 2>{0xCC4F4004u, 0x1A021908u},
                                                  PackedU64Pair{kNegativeZero, kNegativeZero}}}) {
    std::unique_ptr<Instruction> decoded(decode_valid(*decoder, words.data()));
    ASSERT_NE(decoded, nullptr);
    EXPECT_TRUE(cu->execute_instruction(decoded.get(), *wf).succeeded());
    EXPECT_EQ(read_vgpr_packed_u64(*cu, *wf, 4, 0), expected);
  }

  write_vgpr_packed_u64(*cu, *wf, 8, 0, {kNegativeInfinity, kQuietNan});
  write_vgpr_packed_u64(*cu, *wf, 12, 0, {kPositiveInfinity, kQuietNan});
  for (const auto &words : {std::array<uint32_t, 2>{0xCC4E4004u, 0x1A021908u},
                            std::array<uint32_t, 2>{0xCC4F4004u, 0x1A021908u}}) {
    std::unique_ptr<Instruction> decoded(decode_valid(*decoder, words.data()));
    ASSERT_NE(decoded, nullptr);
    EXPECT_TRUE(cu->execute_instruction(decoded.get(), *wf).succeeded());
    const PackedU64Pair result = read_vgpr_packed_u64(*cu, *wf, 4, 0);
    EXPECT_EQ(result[0], decoded->mnemonic() == std::string_view("v_pk_max_num_f64")
                             ? kPositiveInfinity
                             : kNegativeInfinity);
    EXPECT_TRUE(std::isnan(std::bit_cast<double>(result[1])));
  }
}

TEST(Gfx1251PackedF64ExecutionTest, ExecutesSgpr104CompositeInBothSourcesForEveryOperation) {
  constexpr auto bits = [](double value) { return std::bit_cast<uint64_t>(value); };
  struct Operation {
    std::string_view name;
    uint32_t first_word;
    PackedU64Pair expected;
  };
  constexpr std::array kOperations{
      Operation{"add", 0xCC4B4004u, {bits(5.0), bits(6.0)}},
      Operation{"mul", 0xCC3C4004u, {bits(6.0), bits(8.0)}},
      Operation{"max-num", 0xCC4E4004u, {bits(3.0), bits(4.0)}},
      Operation{"min-num", 0xCC4F4004u, {bits(2.0), bits(2.0)}},
  };
  // Exact encodings produced by public LLVM MC for the SGPR104_128 composite
  // ([s104,s105,vcc_lo,vcc_hi]) in both VSrc_v2f64 positions.
  constexpr uint32_t kSgpr104Src0 = 0x1A021068u;
  constexpr uint32_t kSgpr104Src1 = 0x1A00D108u;

  auto decoder =
      make_isa_decoder<cdna5::Isa>(&cdna5::execution_backend(), cdna5::kGfx1251IsaFeatures);
  ASSERT_NE(decoder, nullptr);
  Gfx1250Sim sim;
  auto *cu = sim.cu();
  auto *wf = cu->dispatch_wf(0, 0, kGfx1250ScalarSlots, 32);
  ASSERT_NE(wf, nullptr);
  wf->set_exec(1u);

  constexpr uint64_t kVccPoison = 0xdeadbeefcafef00dULL;
  write_wave_sgpr(*cu, *wf, 104, static_cast<uint32_t>(bits(2.0)));
  write_wave_sgpr(*cu, *wf, 105, static_cast<uint32_t>(bits(2.0) >> 32));
  wf->set_vcc_raw(kVccPoison);
  write_vgpr_packed_u64(*cu, *wf, 8, 0, {bits(3.0), bits(4.0)});

  for (const auto &operation : kOperations) {
    for (const bool use_src1 : {false, true}) {
      SCOPED_TRACE(operation.name);
      SCOPED_TRACE(use_src1 ? "src1" : "src0");
      const std::array<uint32_t, 2> words{
          operation.first_word,
          use_src1 ? kSgpr104Src1 : kSgpr104Src0,
      };
      std::unique_ptr<Instruction> decoded(decode_valid(*decoder, words.data()));
      ASSERT_NE(decoded, nullptr);
      ASSERT_NE(decoded->execute, nullptr);
      EXPECT_TRUE(cu->execute_instruction(decoded.get(), *wf).succeeded());
      EXPECT_EQ(read_vgpr_packed_u64(*cu, *wf, 4, 0), operation.expected);
      EXPECT_EQ(wf->vcc(), kVccPoison);
    }
  }
}

TEST(Gfx1251PackedF64ExecutionTest, RejectsUndefinedLayoutsAndOutOfRangeRegisterTuples) {
  auto decoder =
      make_isa_decoder<cdna5::Isa>(&cdna5::execution_backend(), cdna5::kGfx1251IsaFeatures);
  ASSERT_NE(decoder, nullptr);
  constexpr std::array<uint16_t, 4> kOpcodes{
      cdna5::kVPkAddF64Vop3p,
      cdna5::kVPkMulF64Vop3p,
      cdna5::kVPkMaxNumF64Vop3p,
      cdna5::kVPkMinNumF64Vop3p,
  };
  constexpr std::array kInvalidFields{
      cdna5::Vop3pBuilderFields{.vdst = 4,
                                .opsel = 1,
                                .opsel_hi_2 = 1,
                                .src0 = 264,
                                .src1 = 268,
                                .src2 = 128,
                                .opsel_hi = 3},
      cdna5::Vop3pBuilderFields{
          .vdst = 4, .opsel_hi_2 = 0, .src0 = 264, .src1 = 268, .src2 = 128, .opsel_hi = 3},
      cdna5::Vop3pBuilderFields{
          .vdst = 4, .opsel_hi_2 = 1, .src0 = 264, .src1 = 268, .src2 = 129, .opsel_hi = 3},
      cdna5::Vop3pBuilderFields{
          .vdst = 253, .opsel_hi_2 = 1, .src0 = 264, .src1 = 268, .src2 = 128, .opsel_hi = 3},
      cdna5::Vop3pBuilderFields{
          .vdst = 4, .opsel_hi_2 = 1, .src0 = 509, .src1 = 268, .src2 = 128, .opsel_hi = 3},
      cdna5::Vop3pBuilderFields{.vdst = 4,
                                .neg_hi = 4,
                                .opsel_hi_2 = 1,
                                .src0 = 264,
                                .src1 = 268,
                                .src2 = 128,
                                .opsel_hi = 3},
      cdna5::Vop3pBuilderFields{.vdst = 4,
                                .opsel_hi_2 = 1,
                                .src0 = 264,
                                .src1 = 268,
                                .src2 = 128,
                                .opsel_hi = 3,
                                .neg = 4},
      cdna5::Vop3pBuilderFields{
          .vdst = 3, .opsel_hi_2 = 1, .src0 = 264, .src1 = 268, .src2 = 128, .opsel_hi = 3},
      cdna5::Vop3pBuilderFields{
          .vdst = 4, .opsel_hi_2 = 1, .src0 = 265, .src1 = 268, .src2 = 128, .opsel_hi = 3},
      cdna5::Vop3pBuilderFields{
          .vdst = 4, .opsel_hi_2 = 1, .src0 = 10, .src1 = 268, .src2 = 128, .opsel_hi = 3},
      cdna5::Vop3pBuilderFields{
          .vdst = 4, .opsel_hi_2 = 1, .src0 = 109, .src1 = 268, .src2 = 128, .opsel_hi = 3},
  };
  for (const uint16_t opcode : kOpcodes) {
    SCOPED_TRACE(opcode);
    for (const auto &fields : kInvalidFields) {
      const auto words = cdna5::build_vop3p(opcode, fields);
      EXPECT_EQ(decode_valid(*decoder, words.data()), nullptr);
    }
  }

  constexpr std::array<uint16_t, 21> kInvalidV2F64Selectors{
      106, 107, 125, 126, 127, 209, 229, 230, 231, 232, 234,
      235, 236, 237, 238, 239, 249, 251, 252, 253, 254,
  };
  for (const uint16_t opcode : kOpcodes) {
    SCOPED_TRACE(opcode);
    for (const uint16_t selector : kInvalidV2F64Selectors) {
      for (const bool use_src1 : {false, true}) {
        SCOPED_TRACE(selector);
        SCOPED_TRACE(use_src1);
        const auto words = cdna5::build_vop3p(opcode, {.vdst = 4,
                                                       .opsel_hi_2 = 1,
                                                       .src0 = use_src1 ? uint16_t{264} : selector,
                                                       .src1 = use_src1 ? selector : uint16_t{268},
                                                       .src2 = 128,
                                                       .opsel_hi = 3});
        EXPECT_EQ(decode_valid(*decoder, words.data()), nullptr);
      }
    }
  }

  constexpr std::array<uint16_t, 7> kValidV2F64Selectors{
      104, 124, 128, 208, 240, 248, 255,
  };
  for (const uint16_t opcode : kOpcodes) {
    SCOPED_TRACE(opcode);
    for (const uint16_t selector : kValidV2F64Selectors) {
      SCOPED_TRACE(selector);
      const auto encoding = cdna5::build_vop3p(
          opcode,
          {.vdst = 4, .opsel_hi_2 = 1, .src0 = selector, .src1 = 268, .src2 = 128, .opsel_hi = 3});
      const std::array<uint32_t, 3> words{encoding[0], encoding[1], 0x65u};
      std::unique_ptr<Instruction> decoded(decode_valid(*decoder, words.data()));
      EXPECT_NE(decoded, nullptr);
    }
  }

  constexpr std::array kValidBoundaries{
      cdna5::Vop3pBuilderFields{
          .vdst = 252, .opsel_hi_2 = 1, .src0 = 508, .src1 = 100, .src2 = 128, .opsel_hi = 3},
      cdna5::Vop3pBuilderFields{
          .vdst = 2, .opsel_hi_2 = 1, .src0 = 258, .src1 = 262, .src2 = 128, .opsel_hi = 3},
  };
  for (const uint16_t opcode : kOpcodes) {
    SCOPED_TRACE(opcode);
    for (const auto &fields : kValidBoundaries) {
      const auto words = cdna5::build_vop3p(opcode, fields);
      std::unique_ptr<Instruction> decoded(decode_valid(*decoder, words.data()));
      EXPECT_NE(decoded, nullptr);
    }
  }
}

TEST(Gfx1251PackedU64ExecutionTest, AddAndSubtractHaveExecutionCallbacks) {
  // Exact public LLVM gfx1251_asm_vop3p.s encodings for the VGPR forms.
  constexpr std::array<std::array<uint32_t, 2>, 2> kWords{{
      {0xCC4C4004u, 0x1A021908u}, // v_pk_add_nc_u64 v[4:7], v[8:11], v[12:15]
      {0xCC4D4004u, 0x1A021908u}, // v_pk_sub_nc_u64 v[4:7], v[8:11], v[12:15]
  }};
  auto decoder =
      make_isa_decoder<cdna5::Isa>(&cdna5::execution_backend(), cdna5::kGfx1251IsaFeatures);
  ASSERT_NE(decoder, nullptr);

  for (const auto &words : kWords) {
    std::unique_ptr<Instruction> decoded(decode_valid(*decoder, words.data()));
    ASSERT_NE(decoded, nullptr);
    EXPECT_NE(decoded->execute, nullptr) << decoded->mnemonic();
  }
}

TEST(Gfx1251PackedU64ExecutionTest, ExecutesSgpr104CompositeInEveryPackedU64Position) {
  struct SourceCase {
    std::string_view name;
    std::array<uint32_t, 2> words;
    bool is_lshl_add;
    PackedU64Pair expected;
  };
  // Exact encodings produced by public LLVM MC for the SGPR104_128 composite
  // in every VSrc_v2b64 position accepted by the three instructions.
  // https://github.com/llvm/llvm-project/blob/3bcd9a803184e2d3657b9d5cc2a1773e9ce0f116/llvm/lib/Target/AMDGPU/SIRegisterInfo.td#L451-L456
  constexpr std::array kCases{
      SourceCase{"add-src0", {0xCC4C4004u, 0x1A021868u}, false, {8u, 12u}},
      SourceCase{"add-src1", {0xCC4C4004u, 0x1A00D108u}, false, {16u, 18u}},
      SourceCase{"sub-src0",
                 {0xCC4D4004u, 0x1A021868u},
                 false,
                 {2u, std::numeric_limits<uint64_t>::max() - 1u}},
      SourceCase{"sub-src1", {0xCC4D4004u, 0x1A00D108u}, false, {6u, 8u}},
      SourceCase{"lshl-add-src0", {0xCC7E4004u, 0x1C421868u}, true, {13u, 24u}},
      SourceCase{"lshl-add-src2", {0xCC7E4004u, 0x19A21908u}, true, {27u, 57u}},
  };

  auto decoder =
      make_isa_decoder<cdna5::Isa>(&cdna5::execution_backend(), cdna5::kGfx1251IsaFeatures);
  ASSERT_NE(decoder, nullptr);
  Gfx1250Sim sim;
  auto *cu = sim.cu();
  auto *wf = cu->dispatch_wf(0, 0, kGfx1250ScalarSlots, 32);
  ASSERT_NE(wf, nullptr);
  wf->set_exec(1u);

  constexpr uint64_t kVccPoison = 0xdeadbeefcafef00dULL;
  write_wave_sgpr(*cu, *wf, 104, 5u);
  write_wave_sgpr(*cu, *wf, 105, 0u);
  wf->set_vcc_raw(kVccPoison);
  write_vgpr_packed_u64(*cu, *wf, 8, 0, {11u, 13u});
  write_vgpr_packed_u64(*cu, *wf, 16, 0, {3u, 4u});

  for (const auto &test_case : kCases) {
    SCOPED_TRACE(test_case.name);
    if (test_case.is_lshl_add)
      write_vgpr_packed_u32(*cu, *wf, 12, 0, {1u, 2u});
    else
      write_vgpr_packed_u64(*cu, *wf, 12, 0, {3u, 7u});
    std::unique_ptr<Instruction> decoded(decode_valid(*decoder, test_case.words.data()));
    ASSERT_NE(decoded, nullptr);
    ASSERT_NE(decoded->execute, nullptr);
    EXPECT_TRUE(cu->execute_instruction(decoded.get(), *wf).succeeded());
    EXPECT_EQ(read_vgpr_packed_u64(*cu, *wf, 4, 0), test_case.expected);
    EXPECT_EQ(wf->vcc(), kVccPoison);
  }
}

TEST(Gfx1251PackedU64ExecutionTest, AddAndSubtractWrapPerElementAndHonorExec) {
  // Exact public LLVM gfx1251_asm_vop3p.s VGPR encodings.
  constexpr std::array<uint32_t, 2> kAdd{0xCC4C4004u, 0x1A021908u};
  constexpr std::array<uint32_t, 2> kSub{0xCC4D4004u, 0x1A021908u};
  auto decoder =
      make_isa_decoder<cdna5::Isa>(&cdna5::execution_backend(), cdna5::kGfx1251IsaFeatures);
  ASSERT_NE(decoder, nullptr);

  Gfx1250Sim sim;
  auto *cu = sim.cu();
  auto *wf = cu->dispatch_wf(0, 0, kGfx1250ScalarSlots, 32);
  ASSERT_NE(wf, nullptr);
  wf->set_exec(0x5u);
  constexpr uint64_t kVccSeed = 0x5a5aa5a5deadbeefULL;
  wf->set_vcc_raw(kVccSeed);
  constexpr PackedU64Pair kInactiveSeed{0xdeadbeefcafef00dULL, 0xbaadf00d12345678ULL};
  constexpr std::array<PackedU64Pair, 3> kLhs{{
      {std::numeric_limits<uint64_t>::max(), 0u},
      {7u, 9u},
      {0u, std::numeric_limits<uint64_t>::max()},
  }};
  constexpr std::array<PackedU64Pair, 3> kRhs{{
      {1u, 1u},
      {3u, 4u},
      {1u, std::numeric_limits<uint64_t>::max()},
  }};
  for (uint32_t lane = 0; lane < kLhs.size(); ++lane) {
    write_vgpr_packed_u64(*cu, *wf, 8, lane, kLhs[lane]);
    write_vgpr_packed_u64(*cu, *wf, 12, lane, kRhs[lane]);
    write_vgpr_packed_u64(*cu, *wf, 4, lane, kInactiveSeed);
  }

  std::unique_ptr<Instruction> add(decode_valid(*decoder, kAdd.data()));
  ASSERT_NE(add, nullptr);
  ASSERT_NE(add->execute, nullptr);
  EXPECT_TRUE(cu->execute_instruction(add.get(), *wf).succeeded());
  EXPECT_EQ(wf->vcc(), kVccSeed);
  EXPECT_EQ(read_vgpr_packed_u64(*cu, *wf, 4, 0), (PackedU64Pair{0u, 1u}));
  EXPECT_EQ(read_vgpr_packed_u64(*cu, *wf, 4, 1), kInactiveSeed);
  EXPECT_EQ(read_vgpr_packed_u64(*cu, *wf, 4, 2),
            (PackedU64Pair{1u, std::numeric_limits<uint64_t>::max() - 1u}));

  std::unique_ptr<Instruction> sub(decode_valid(*decoder, kSub.data()));
  ASSERT_NE(sub, nullptr);
  ASSERT_NE(sub->execute, nullptr);
  EXPECT_TRUE(cu->execute_instruction(sub.get(), *wf).succeeded());
  EXPECT_EQ(wf->vcc(), kVccSeed);
  EXPECT_EQ(read_vgpr_packed_u64(*cu, *wf, 4, 0),
            (PackedU64Pair{std::numeric_limits<uint64_t>::max() - 1u,
                           std::numeric_limits<uint64_t>::max()}));
  EXPECT_EQ(read_vgpr_packed_u64(*cu, *wf, 4, 1), kInactiveSeed);
  EXPECT_EQ(read_vgpr_packed_u64(*cu, *wf, 4, 2), (PackedU64Pair{
                                                      std::numeric_limits<uint64_t>::max(),
                                                      0u,
                                                  }));
}

TEST(Gfx1251PackedU64ExecutionTest, PublicNegationModifiersApplyToSelectedElements) {
  struct ModifierCase {
    std::string_view name;
    std::array<uint32_t, 2> words;
    PackedU64Pair expected;
  };
  // Encodings produced by public LLVM.  The first modified form negates src0
  // in both packed elements; the second negates src1 in both.
  constexpr std::array kCases{
      ModifierCase{"add-neg-src0",
                   {0xCC4C4104u, 0x3A021908u},
                   {std::numeric_limits<uint64_t>::max() - 1u, 4u}},
      ModifierCase{"add-neg-src1",
                   {0xCC4C4204u, 0x5A021908u},
                   {2u, std::numeric_limits<uint64_t>::max() - 3u}},
      ModifierCase{
          "sub-neg-src0",
          {0xCC4D4104u, 0x3A021908u},
          {std::numeric_limits<uint64_t>::max() - 7u, std::numeric_limits<uint64_t>::max() - 17u}},
      ModifierCase{"sub-neg-src1", {0xCC4D4204u, 0x5A021908u}, {8u, 18u}},
      ModifierCase{
          "add-neg-both",
          {0xCC4C4304u, 0x7A021908u},
          {std::numeric_limits<uint64_t>::max() - 7u, std::numeric_limits<uint64_t>::max() - 17u}},
      ModifierCase{"sub-neg-both",
                   {0xCC4D4304u, 0x7A021908u},
                   {std::numeric_limits<uint64_t>::max() - 1u, 4u}},
  };
  auto decoder =
      make_isa_decoder<cdna5::Isa>(&cdna5::execution_backend(), cdna5::kGfx1251IsaFeatures);
  ASSERT_NE(decoder, nullptr);
  Gfx1250Sim sim;
  auto *cu = sim.cu();
  auto *wf = cu->dispatch_wf(0, 0, kGfx1250ScalarSlots, 32);
  ASSERT_NE(wf, nullptr);
  wf->set_exec(1u);
  write_vgpr_packed_u64(*cu, *wf, 8, 0, {5u, 7u});
  write_vgpr_packed_u64(*cu, *wf, 12, 0, {3u, 11u});

  for (const auto &test_case : kCases) {
    SCOPED_TRACE(test_case.name);
    std::unique_ptr<Instruction> decoded(decode_valid(*decoder, test_case.words.data()));
    ASSERT_NE(decoded, nullptr);
    ASSERT_NE(decoded->execute, nullptr);
    EXPECT_TRUE(cu->execute_instruction(decoded.get(), *wf).succeeded());
    EXPECT_EQ(read_vgpr_packed_u64(*cu, *wf, 4, 0), test_case.expected);
  }
}

TEST(Gfx1251PackedU64ExecutionTest, IntegerClampSaturatesAfterSourceNegation) {
  auto decoder =
      make_isa_decoder<cdna5::Isa>(&cdna5::execution_backend(), cdna5::kGfx1251IsaFeatures);
  ASSERT_NE(decoder, nullptr);
  Gfx1250Sim sim;
  auto *cu = sim.cu();
  auto *wf = cu->dispatch_wf(0, 0, kGfx1250ScalarSlots, 32);
  ASSERT_NE(wf, nullptr);
  wf->set_exec(1u);

  // Exact public LLVM clamp encodings: overflowing add saturates at U64_MAX,
  // while underflowing subtraction saturates at zero.
  constexpr std::array<uint32_t, 2> kAddClamp{0xCC4CC004u, 0x1A021908u};
  constexpr std::array<uint32_t, 2> kSubClamp{0xCC4DC004u, 0x1A021908u};
  write_vgpr_packed_u64(*cu, *wf, 8, 0, {std::numeric_limits<uint64_t>::max(), 0u});
  write_vgpr_packed_u64(*cu, *wf, 12, 0, {1u, 1u});
  for (const auto &words : {kAddClamp, kSubClamp}) {
    std::unique_ptr<Instruction> decoded(decode_valid(*decoder, words.data()));
    ASSERT_NE(decoded, nullptr);
    ASSERT_NE(decoded->execute, nullptr);
    EXPECT_TRUE(cu->execute_instruction(decoded.get(), *wf).succeeded());
    const PackedU64Pair expected =
        decoded->mnemonic() == std::string_view("v_pk_add_nc_u64")
            ? PackedU64Pair{std::numeric_limits<uint64_t>::max(), 1u}
            : PackedU64Pair{std::numeric_limits<uint64_t>::max() - 1u, 0u};
    EXPECT_EQ(read_vgpr_packed_u64(*cu, *wf, 4, 0), expected);
  }

  struct CombinedModifierCase {
    std::string_view name;
    uint32_t opcode;
    uint8_t neg;
    uint8_t neg_hi;
    PackedU64Pair expected;
  };
  constexpr std::array kCombinedModifierCases{
      CombinedModifierCase{"add", cdna5::kVPkAddNcU64Vop3p, 1, 2, {0u, 0u}},
      CombinedModifierCase{"sub", cdna5::kVPkSubNcU64Vop3p, 2, 1, {8u, 0u}},
  };
  write_vgpr_packed_u64(*cu, *wf, 8, 0, {5u, 7u});
  write_vgpr_packed_u64(*cu, *wf, 12, 0, {3u, 11u});
  for (const auto &test_case : kCombinedModifierCases) {
    SCOPED_TRACE(test_case.name);
    const auto words = cdna5::build_vop3p(test_case.opcode, {.vdst = 4,
                                                             .neg_hi = test_case.neg_hi,
                                                             .opsel_hi_2 = 1,
                                                             .clamp = 1,
                                                             .src0 = 264,
                                                             .src1 = 268,
                                                             .src2 = 128,
                                                             .opsel_hi = 3,
                                                             .neg = test_case.neg});
    std::unique_ptr<Instruction> decoded(decode_valid(*decoder, words.data()));
    ASSERT_NE(decoded, nullptr);
    ASSERT_NE(decoded->execute, nullptr);
    EXPECT_TRUE(cu->execute_instruction(decoded.get(), *wf).succeeded());
    EXPECT_EQ(read_vgpr_packed_u64(*cu, *wf, 4, 0), test_case.expected);
  }
}

TEST(Gfx1251PackedU64ExecutionTest, SourceNegationWrapsAtU64ElementWidth) {
  constexpr std::array<uint32_t, 2> kAddNegSrc0{0xCC4C4104u, 0x3A021908u};
  auto decoder =
      make_isa_decoder<cdna5::Isa>(&cdna5::execution_backend(), cdna5::kGfx1251IsaFeatures);
  ASSERT_NE(decoder, nullptr);
  Gfx1250Sim sim;
  auto *cu = sim.cu();
  auto *wf = cu->dispatch_wf(0, 0, kGfx1250ScalarSlots, 32);
  ASSERT_NE(wf, nullptr);
  wf->set_exec(1u);
  write_vgpr_packed_u64(
      *cu, *wf, 8, 0, {std::numeric_limits<uint64_t>::max(), std::numeric_limits<uint64_t>::max()});
  write_vgpr_packed_u64(*cu, *wf, 12, 0, {0u, 1u});

  std::unique_ptr<Instruction> decoded(decode_valid(*decoder, kAddNegSrc0.data()));
  ASSERT_NE(decoded, nullptr);
  ASSERT_NE(decoded->execute, nullptr);
  EXPECT_TRUE(cu->execute_instruction(decoded.get(), *wf).succeeded());
  EXPECT_EQ(read_vgpr_packed_u64(*cu, *wf, 4, 0), (PackedU64Pair{1u, 2u}));
}

TEST(Gfx1251PackedU64ExecutionTest, AddAndSubtractExecuteEveryPublicLlvmSourceForm) {
  struct SourceForm {
    std::string_view name;
    uint32_t second_word;
    uint32_t literal;
    PackedU64Pair lhs;
    PackedU64Pair rhs;
  };
  constexpr uint64_t kInlineOneF64 = std::bit_cast<uint64_t>(1.0);
  // Exact public LLVM gfx1251_asm_vop3p.s source-selector words.  Non-register
  // packed-U64 operands replicate their one U64 value into both elements.
  // https://github.com/llvm/llvm-project/blob/3bcd9a803184e2d3657b9d5cc2a1773e9ce0f116/llvm/test/MC/AMDGPU/gfx1251_asm_vop3p.s#L257-L351
  constexpr std::array kForms{
      SourceForm{"vgpr-vgpr", 0x1A021908u, 0u, {10u, 20u}, {3u, 4u}},
      SourceForm{"sgpr-sgpr", 0x1A001808u, 0u, {100u, 100u}, {7u, 7u}},
      SourceForm{"vgpr-sgpr", 0x1A001908u, 0u, {10u, 20u}, {7u, 7u}},
      SourceForm{"sgpr-vgpr", 0x1A021808u, 0u, {100u, 100u}, {3u, 4u}},
      SourceForm{"vgpr-null", 0x1A00F908u, 0u, {10u, 20u}, {0u, 0u}},
      SourceForm{"vgpr-inline-one", 0x1A010308u, 0u, {10u, 20u}, {1u, 1u}},
      SourceForm{
          "inline-f64-one-vgpr", 0x1A0210F2u, 0u, {kInlineOneF64, kInlineOneF64}, {10u, 20u}},
      SourceForm{"literal-vgpr", 0x1A0210FFu, 0x65u, {101u, 101u}, {10u, 20u}},
      SourceForm{"vgpr-literal", 0x1A01FF08u, 0x65u, {10u, 20u}, {101u, 101u}},
      SourceForm{"shared-literal", 0x1A01FEFFu, 0x65u, {101u, 101u}, {101u, 101u}},
  };
  struct Operation {
    std::string_view name;
    uint32_t first_word;
    bool subtract;
  };
  constexpr std::array kOperations{
      Operation{"add", 0xCC4C4004u, false},
      Operation{"sub", 0xCC4D4004u, true},
  };

  auto decoder =
      make_isa_decoder<cdna5::Isa>(&cdna5::execution_backend(), cdna5::kGfx1251IsaFeatures);
  ASSERT_NE(decoder, nullptr);
  Gfx1250Sim sim;
  auto *cu = sim.cu();
  auto *wf = cu->dispatch_wf(0, 0, kGfx1250ScalarSlots, 32);
  ASSERT_NE(wf, nullptr);
  wf->set_exec(1u);
  write_vgpr_packed_u64(*cu, *wf, 8, 0, {10u, 20u});
  write_vgpr_packed_u64(*cu, *wf, 12, 0, {3u, 4u});
  write_sgpr_packed_u64(*cu, *wf, 8, {100u, 200u});
  write_sgpr_packed_u64(*cu, *wf, 12, {7u, 8u});

  for (const auto &operation : kOperations) {
    for (const auto &form : kForms) {
      SCOPED_TRACE(operation.name);
      SCOPED_TRACE(form.name);
      const std::array<uint32_t, 3> words{operation.first_word, form.second_word, form.literal};
      std::unique_ptr<Instruction> decoded(decode_valid(*decoder, words.data()));
      ASSERT_NE(decoded, nullptr);
      ASSERT_NE(decoded->execute, nullptr);
      EXPECT_TRUE(cu->execute_instruction(decoded.get(), *wf).succeeded());
      const PackedU64Pair expected{
          operation.subtract ? form.lhs[0] - form.rhs[0] : form.lhs[0] + form.rhs[0],
          operation.subtract ? form.lhs[1] - form.rhs[1] : form.lhs[1] + form.rhs[1],
      };
      EXPECT_EQ(read_vgpr_packed_u64(*cu, *wf, 4, 0), expected);
    }
  }
}

TEST(Gfx1251PackedU64ExecutionTest, AddAndSubtractReadOverlappingSourcesBeforeDestination) {
  struct OverlapCase {
    std::string_view name;
    uint8_t vdst;
    uint16_t src1;
  };
  constexpr std::array kOverlapCases{
      OverlapCase{"exact-src0", 8, 268},
      OverlapCase{"exact-src1", 12, 268},
      OverlapCase{"partial-src0", 10, 272},
  };
  constexpr std::array kOperations{
      std::pair{cdna5::kVPkAddNcU64Vop3p, PackedU64Pair{8u, 18u}},
      std::pair{cdna5::kVPkSubNcU64Vop3p,
                PackedU64Pair{2u, std::numeric_limits<uint64_t>::max() - 3u}},
  };
  auto decoder =
      make_isa_decoder<cdna5::Isa>(&cdna5::execution_backend(), cdna5::kGfx1251IsaFeatures);
  ASSERT_NE(decoder, nullptr);
  Gfx1250Sim sim;
  auto *cu = sim.cu();
  auto *wf = cu->dispatch_wf(0, 0, kGfx1250ScalarSlots, 32);
  ASSERT_NE(wf, nullptr);
  wf->set_exec(1u);

  for (const auto &overlap : kOverlapCases) {
    for (const auto &[opcode, expected] : kOperations) {
      SCOPED_TRACE(overlap.name);
      const auto words = cdna5::build_vop3p(opcode, {.vdst = overlap.vdst,
                                                     .opsel_hi_2 = 1,
                                                     .src0 = 264,
                                                     .src1 = overlap.src1,
                                                     .src2 = 128,
                                                     .opsel_hi = 3});
      write_vgpr_packed_u64(*cu, *wf, 8, 0, {5u, 7u});
      write_vgpr_packed_u64(*cu, *wf, overlap.src1 - 256u, 0, {3u, 11u});
      std::unique_ptr<Instruction> decoded(decode_valid(*decoder, words.data()));
      ASSERT_NE(decoded, nullptr);
      ASSERT_NE(decoded->execute, nullptr);
      EXPECT_TRUE(cu->execute_instruction(decoded.get(), *wf).succeeded());
      EXPECT_EQ(read_vgpr_packed_u64(*cu, *wf, overlap.vdst, 0), expected);
    }
  }
}

TEST(Gfx1251PackedU64ExecutionTest, ExecutesPublicInlineScalarSources) {
  // LLVM's fixed VSrc_v2b64 profile admits inline constants but no special
  // register source other than null:
  // https://github.com/llvm/llvm-project/blob/3bcd9a803184e2d3657b9d5cc2a1773e9ce0f116/llvm/lib/Target/AMDGPU/VOP3PInstructions.td#L147-L151
  // https://github.com/llvm/llvm-project/blob/551d5172dd3902efbce5f4720b75bfc4e6441dc8/llvm/lib/Target/AMDGPU/Disassembler/AMDGPUDisassembler.cpp#L2133-L2143
  constexpr uint64_t kInv2Pi = 0x3fc45f306dc9c882ULL;
  struct SourceCase {
    std::string_view name;
    uint32_t opcode;
    uint16_t src0;
    uint16_t src1;
    PackedU64Pair expected;
  };
  constexpr std::array kCases{
      SourceCase{"add-inline-inv-2pi", cdna5::kVPkAddNcU64Vop3p, 248, 124, {kInv2Pi, kInv2Pi}},
      SourceCase{"sub-inline-inv-2pi", cdna5::kVPkSubNcU64Vop3p, 248, 124, {kInv2Pi, kInv2Pi}},
  };

  auto decoder =
      make_isa_decoder<cdna5::Isa>(&cdna5::execution_backend(), cdna5::kGfx1251IsaFeatures);
  ASSERT_NE(decoder, nullptr);
  Gfx1250Sim sim;
  auto *cu = sim.cu();
  auto *wf = cu->dispatch_wf(0, 0, kGfx1250ScalarSlots, 32);
  ASSERT_NE(wf, nullptr);
  wf->set_exec(1u);

  for (const auto &test_case : kCases) {
    SCOPED_TRACE(test_case.name);
    const auto words = cdna5::build_vop3p(test_case.opcode, {.vdst = 4,
                                                             .opsel_hi_2 = 1,
                                                             .src0 = test_case.src0,
                                                             .src1 = test_case.src1,
                                                             .src2 = 128,
                                                             .opsel_hi = 3});
    std::unique_ptr<Instruction> decoded(decode_valid(*decoder, words.data()));
    ASSERT_NE(decoded, nullptr);
    ASSERT_NE(decoded->execute, nullptr);
    EXPECT_TRUE(cu->execute_instruction(decoded.get(), *wf).succeeded());
    EXPECT_EQ(read_vgpr_packed_u64(*cu, *wf, 4, 0), test_case.expected);
  }
}

TEST(Gfx1251PackedU64ExecutionTest, ExecutesWave32Lane31AndPreservesInactiveLane) {
  constexpr std::array<uint32_t, 2> kAdd{0xCC4C4004u, 0x1A021908u};
  auto decoder =
      make_isa_decoder<cdna5::Isa>(&cdna5::execution_backend(), cdna5::kGfx1251IsaFeatures);
  ASSERT_NE(decoder, nullptr);
  Gfx1250Sim sim;
  auto *cu = sim.cu();
  auto *wf = cu->dispatch_wf(0, 0, kGfx1250ScalarSlots, 32);
  ASSERT_NE(wf, nullptr);
  ASSERT_EQ(wf->wf_size(), 32u);
  wf->set_exec_raw(uint64_t{1} << 31);

  constexpr PackedU64Pair kInactiveSeed{0x0123456789abcdefULL, 0xfedcba9876543210ULL};
  write_vgpr_packed_u64(*cu, *wf, 4, 0, kInactiveSeed);
  write_vgpr_packed_u64(*cu, *wf, 8, 31, {std::numeric_limits<uint64_t>::max(), 5u});
  write_vgpr_packed_u64(*cu, *wf, 12, 31, {1u, 7u});

  std::unique_ptr<Instruction> decoded(decode_valid(*decoder, kAdd.data()));
  ASSERT_NE(decoded, nullptr);
  ASSERT_NE(decoded->execute, nullptr);
  EXPECT_TRUE(cu->execute_instruction(decoded.get(), *wf).succeeded());
  EXPECT_EQ(read_vgpr_packed_u64(*cu, *wf, 4, 31), (PackedU64Pair{0u, 12u}));
  EXPECT_EQ(read_vgpr_packed_u64(*cu, *wf, 4, 0), kInactiveSeed);
}

TEST(Gfx1251PackedU64ExecutionTest, ValidatesLayoutsRegisterTuplesAndSourceSelectors) {
  auto decoder =
      make_isa_decoder<cdna5::Isa>(&cdna5::execution_backend(), cdna5::kGfx1251IsaFeatures);
  ASSERT_NE(decoder, nullptr);

  constexpr std::array kInvalidFields{
      cdna5::Vop3pBuilderFields{
          .vdst = 4, .opsel = 1, .opsel_hi_2 = 1, .src0 = 264, .src1 = 268, .opsel_hi = 3},
      cdna5::Vop3pBuilderFields{
          .vdst = 4, .opsel_hi_2 = 0, .src0 = 264, .src1 = 268, .opsel_hi = 3},
      cdna5::Vop3pBuilderFields{
          .vdst = 4, .opsel_hi_2 = 1, .src0 = 264, .src1 = 268, .opsel_hi = 2},
      cdna5::Vop3pBuilderFields{
          .vdst = 4, .opsel_hi_2 = 1, .src0 = 264, .src1 = 268, .src2 = 129, .opsel_hi = 3},
      cdna5::Vop3pBuilderFields{
          .vdst = 253, .opsel_hi_2 = 1, .src0 = 264, .src1 = 268, .src2 = 128, .opsel_hi = 3},
      cdna5::Vop3pBuilderFields{
          .vdst = 4, .opsel_hi_2 = 1, .src0 = 509, .src1 = 268, .src2 = 128, .opsel_hi = 3},
      cdna5::Vop3pBuilderFields{
          .vdst = 3, .opsel_hi_2 = 1, .src0 = 264, .src1 = 268, .src2 = 128, .opsel_hi = 3},
      cdna5::Vop3pBuilderFields{
          .vdst = 4, .opsel_hi_2 = 1, .src0 = 265, .src1 = 268, .src2 = 128, .opsel_hi = 3},
      cdna5::Vop3pBuilderFields{
          .vdst = 4, .opsel_hi_2 = 1, .src0 = 10, .src1 = 268, .src2 = 128, .opsel_hi = 3},
      cdna5::Vop3pBuilderFields{
          .vdst = 4, .opsel_hi_2 = 1, .src0 = 109, .src1 = 268, .src2 = 128, .opsel_hi = 3},
  };
  for (const auto &fields : kInvalidFields) {
    const auto words = cdna5::build_vop3p(cdna5::kVPkAddNcU64Vop3p, fields);
    EXPECT_EQ(decode_valid(*decoder, words.data()), nullptr);
  }

  constexpr std::array<uint16_t, 21> kInvalidV2B64Selectors{
      106, 107, 125, 126, 127, 209, 229, 230, 231, 232, 234,
      235, 236, 237, 238, 239, 249, 251, 252, 253, 254,
  };
  for (const uint16_t selector : kInvalidV2B64Selectors) {
    for (const bool use_src1 : {false, true}) {
      SCOPED_TRACE(selector);
      SCOPED_TRACE(use_src1);
      const auto words =
          cdna5::build_vop3p(cdna5::kVPkAddNcU64Vop3p, {.vdst = 4,
                                                        .opsel_hi_2 = 1,
                                                        .src0 = use_src1 ? uint16_t{264} : selector,
                                                        .src1 = use_src1 ? selector : uint16_t{268},
                                                        .src2 = 128,
                                                        .opsel_hi = 3});
      EXPECT_EQ(decode_valid(*decoder, words.data()), nullptr);
    }
  }

  constexpr std::array<uint16_t, 15> kInvalidB64Selectors{
      107, 125, 127, 209, 229, 231, 232, 234, 237, 238, 239, 249, 251, 252, 254,
  };
  for (const uint16_t selector : kInvalidB64Selectors) {
    SCOPED_TRACE(selector);
    const auto words = cdna5::build_vop3p(
        cdna5::kVPkLshlAddU64Vop3p,
        {.vdst = 4, .opsel_hi_2 = 1, .src0 = 264, .src1 = selector, .src2 = 272, .opsel_hi = 3});
    EXPECT_EQ(decode_valid(*decoder, words.data()), nullptr);
  }

  constexpr std::array kValidBoundaries{
      cdna5::Vop3pBuilderFields{
          .vdst = 252, .opsel_hi_2 = 1, .src0 = 504, .src1 = 508, .src2 = 128, .opsel_hi = 3},
      cdna5::Vop3pBuilderFields{
          .vdst = 4, .opsel_hi_2 = 1, .src0 = 100, .src1 = 120, .src2 = 128, .opsel_hi = 3},
  };
  for (const auto &fields : kValidBoundaries) {
    const auto words = cdna5::build_vop3p(cdna5::kVPkAddNcU64Vop3p, fields);
    std::unique_ptr<Instruction> decoded(decode_valid(*decoder, words.data()));
    EXPECT_NE(decoded, nullptr);
  }

  // Always provide a third word: selector 255 consumes it as a literal, and
  // shorter buffers make this boundary loop undefined under ASan.
  constexpr std::array<uint16_t, 7> kValidV2B64Selectors{
      104, 124, 128, 208, 240, 248, 255,
  };
  for (const uint16_t selector : kValidV2B64Selectors) {
    SCOPED_TRACE(selector);
    const auto encoding = cdna5::build_vop3p(
        cdna5::kVPkAddNcU64Vop3p,
        {.vdst = 4, .opsel_hi_2 = 1, .src0 = selector, .src1 = 268, .src2 = 128, .opsel_hi = 3});
    const std::array<uint32_t, 3> words{encoding[0], encoding[1], 0x65u};
    std::unique_ptr<Instruction> decoded(decode_valid(*decoder, words.data()));
    EXPECT_NE(decoded, nullptr);
  }

  constexpr std::array<uint16_t, 12> kValidB64Selectors{
      106, 124, 126, 128, 208, 230, 235, 236, 240, 248, 253, 255,
  };
  for (const uint16_t selector : kValidB64Selectors) {
    SCOPED_TRACE(selector);
    const auto encoding = cdna5::build_vop3p(
        cdna5::kVPkLshlAddU64Vop3p,
        {.vdst = 4, .opsel_hi_2 = 1, .src0 = 264, .src1 = selector, .src2 = 272, .opsel_hi = 3});
    const std::array<uint32_t, 3> words{encoding[0], encoding[1], 0x65u};
    std::unique_ptr<Instruction> decoded(decode_valid(*decoder, words.data()));
    EXPECT_NE(decoded, nullptr);
  }

  // Raw words exercise the width-specific decoder contract independently of
  // the assembler's permissive operand spelling. VSrc_v2b64 rejects special
  // scalar selectors, while VSrc_b64 admits only the 64-bit sources available
  // when gfx1251 uses globally addressable scratch.
  constexpr std::array<std::array<uint32_t, 2>, 6> kInvalidRawWords{{
      {0xcc4c4004u, 0x1a0218e7u}, // VSrc_v2b64 selector 231
      {0xcc4c4004u, 0x1a0218ebu}, // VSrc_v2b64 selector 235
      {0xcc4c4004u, 0x1a0218fdu}, // VSrc_v2b64 selector 253
      {0xcc7e4004u, 0x1c41cf08u}, // VSrc_b64 selector 231
      {0xcc7e4004u, 0x1c41db08u}, // private_base
      {0xcc7e4004u, 0x1c41dd08u}, // private_limit
  }};
  for (const auto &words : kInvalidRawWords)
    EXPECT_EQ(decode_valid(*decoder, words.data()), nullptr);

  constexpr std::array<std::array<uint32_t, 2>, 3> kValidRawB64Words{{
      {0xcc7e4004u, 0x1c41cd08u}, // flat_scratch
      {0xcc7e4004u, 0x1c41d708u}, // shared_base
      {0xcc7e4004u, 0x1c41d908u}, // shared_limit
  }};
  for (const auto &words : kValidRawB64Words) {
    std::unique_ptr<Instruction> decoded(decode_valid(*decoder, words.data()));
    EXPECT_NE(decoded, nullptr);
  }

  // src2 is fixed to the zero selector for packed add/sub. Its modifier bits
  // are reserved and LLVM MC rejects either bit in both opcodes.
  for (const uint32_t opcode : {cdna5::kVPkAddNcU64Vop3p, cdna5::kVPkSubNcU64Vop3p}) {
    for (const auto modifiers : std::array{
             cdna5::Vop3pBuilderFields{.vdst = 4,
                                       .neg_hi = 4,
                                       .opsel_hi_2 = 1,
                                       .src0 = 264,
                                       .src1 = 268,
                                       .src2 = 128,
                                       .opsel_hi = 3},
             cdna5::Vop3pBuilderFields{.vdst = 4,
                                       .opsel_hi_2 = 1,
                                       .src0 = 264,
                                       .src1 = 268,
                                       .src2 = 128,
                                       .opsel_hi = 3,
                                       .neg = 4},
         }) {
      SCOPED_TRACE(opcode);
      SCOPED_TRACE(modifiers.neg_hi != 0 ? "neg_hi_src2" : "neg_src2");
      const auto words = cdna5::build_vop3p(opcode, modifiers);
      EXPECT_EQ(decode_valid(*decoder, words.data()), nullptr);
    }
  }

  const auto lshl_with_modifier = cdna5::build_vop3p(
      cdna5::kVPkLshlAddU64Vop3p,
      {.vdst = 4, .opsel_hi_2 = 1, .src0 = 264, .src1 = 268, .src2 = 272, .opsel_hi = 3, .neg = 1});
  EXPECT_EQ(decode_valid(*decoder, lshl_with_modifier.data()), nullptr);
}

TEST(Gfx1251PackedU64ExecutionTest, PublicLiteralEncodingReplicatesWithoutSemanticOracle) {
  constexpr uint32_t literal = 0x65u;
  constexpr uint64_t replicated =
      (static_cast<uint64_t>(literal) << 32) | static_cast<uint64_t>(literal);
  // Public LLVM gfx1251_asm_vop3p.s encoding for
  // v_pk_lshl_add_u64 v[4:7], v[8:11], 101, v[16:19].
  // https://github.com/llvm/llvm-project/blob/3bcd9a803184e2d3657b9d5cc2a1773e9ce0f116/llvm/test/MC/AMDGPU/gfx1251_asm_vop3p.s#L353-L403
  constexpr std::array<uint32_t, 3> words{0xCC7E4004u, 0x1C41FF08u, literal};

  // LLVM's public MC test proves that literal 101 is accepted by this source
  // form, but public semantics only cover shift counts 0..4. Decode and inspect
  // the operand without executing 101 as an architectural arithmetic oracle.
  auto decoder =
      make_isa_decoder<cdna5::Isa>(&cdna5::execution_backend(), cdna5::kGfx1251IsaFeatures);
  ASSERT_NE(decoder, nullptr);
  std::unique_ptr<Instruction> decoded(decode_valid(*decoder, words.data()));
  ASSERT_NE(decoded, nullptr);
  ASSERT_NE(decoded->execute, nullptr);
  ASSERT_EQ(decoded->num_src_operands(), 3);
  const Operand *packed_shift = decoded->src_operand(1);
  ASSERT_NE(packed_shift, nullptr);

  Gfx1250Sim sim;
  auto *cu = sim.cu();
  auto *wf = cu->dispatch_wf(0, 0, kGfx1250ScalarSlots, 32);
  ASSERT_NE(wf, nullptr);
  EXPECT_EQ(amdgpu::RegisterAccess(*wf).read_lane64(*packed_shift, 0), replicated);
}

TEST(Gfx1251PackedU64ExecutionTest, PublicVgprVectorExecutesSupportedShiftsAndActiveLanes) {
  // Public LLVM gfx1251_asm_vop3p.s encoding for
  // v_pk_lshl_add_u64 v[4:7], v[8:11], v[12:13], v[16:19].
  // https://github.com/llvm/llvm-project/blob/3bcd9a803184e2d3657b9d5cc2a1773e9ce0f116/llvm/test/MC/AMDGPU/gfx1251_asm_vop3p.s#L353-L403
  constexpr std::array<uint32_t, 2> words{0xCC7E4004u, 0x1C421908u};
  auto decoder =
      make_isa_decoder<cdna5::Isa>(&cdna5::execution_backend(), cdna5::kGfx1251IsaFeatures);
  ASSERT_NE(decoder, nullptr);
  std::unique_ptr<Instruction> decoded(decode_valid(*decoder, words.data()));
  ASSERT_NE(decoded, nullptr);
  ASSERT_NE(decoded->execute, nullptr);

  Gfx1250Sim sim;
  auto *cu = sim.cu();
  auto *wf = cu->dispatch_wf(0, 0, kGfx1250ScalarSlots, 32);
  ASSERT_NE(wf, nullptr);
  wf->set_exec(0x7u);

  constexpr std::array<PackedU64Pair, 4> kValues{{
      {2u, 3u},
      {1u, std::numeric_limits<uint64_t>::max()},
      {std::numeric_limits<uint64_t>::max(), 0x8000000000000000ULL},
      {0x1111111111111111ULL, 0x2222222222222222ULL},
  }};
  constexpr std::array<std::array<uint32_t, 2>, 4> kShifts{{
      {0u, 1u},
      {4u, 0u},
      {1u, 4u},
      {4u, 4u},
  }};
  constexpr std::array<PackedU64Pair, 4> kAddends{{
      {5u, 7u},
      {std::numeric_limits<uint64_t>::max(), 1u},
      {2u, std::numeric_limits<uint64_t>::max()},
      {3u, 3u},
  }};
  constexpr PackedU64Pair kInactiveSeed{0xdeadbeefcafef00dULL, 0xbaadf00d12345678ULL};
  for (uint32_t lane = 0; lane < kValues.size(); ++lane) {
    write_vgpr_packed_u64(*cu, *wf, 8, lane, kValues[lane]);
    write_vgpr_packed_u32(*cu, *wf, 12, lane, kShifts[lane]);
    EXPECT_LE(kShifts[lane][0], 4u);
    EXPECT_LE(kShifts[lane][1], 4u);
    write_vgpr_packed_u64(*cu, *wf, 16, lane, kAddends[lane]);
    write_vgpr_packed_u64(*cu, *wf, 4, lane, kInactiveSeed);
  }

  EXPECT_TRUE(cu->execute_instruction(decoded.get(), *wf).succeeded());

  EXPECT_EQ(read_vgpr_packed_u64(*cu, *wf, 4, 0), (PackedU64Pair{7u, 13u}));
  EXPECT_EQ(read_vgpr_packed_u64(*cu, *wf, 4, 1), (PackedU64Pair{15u, 0u}));
  EXPECT_EQ(read_vgpr_packed_u64(*cu, *wf, 4, 2),
            (PackedU64Pair{0u, std::numeric_limits<uint64_t>::max()}));
  EXPECT_EQ(read_vgpr_packed_u64(*cu, *wf, 4, 3), kInactiveSeed);
}

TEST(Gfx1251PackedU64ExecutionTest, RejectsUnprovenShiftCountsBeforeAnyDestinationWrite) {
  // The currently proven execution range is 0..4. Public LLVM separately shows
  // that larger values are encodable; until their arithmetic meaning is public,
  // fail closed without partially committing an earlier active lane.
  // https://github.com/llvm/llvm-project/blob/3bcd9a803184e2d3657b9d5cc2a1773e9ce0f116/llvm/test/MC/AMDGPU/gfx1251_asm_vop3p.s#L353-L403
  constexpr std::array<uint32_t, 2> words{0xCC7E4004u, 0x1C421908u};
  constexpr std::array<uint32_t, 4> kUnprovenCounts{5u, 63u, 64u, 101u};
  constexpr PackedU64Pair kLane0Seed{0x1111222233334444ULL, 0x5555666677778888ULL};
  constexpr PackedU64Pair kLane1Seed{0x9999aaaabbbbccccULL, 0xddddeeeeffff0000ULL};

  auto decoder =
      make_isa_decoder<cdna5::Isa>(&cdna5::execution_backend(), cdna5::kGfx1251IsaFeatures);
  ASSERT_NE(decoder, nullptr);
  std::unique_ptr<Instruction> decoded(decode_valid(*decoder, words.data()));
  ASSERT_NE(decoded, nullptr);
  ASSERT_NE(decoded->execute, nullptr);

  Gfx1250Sim sim;
  auto *cu = sim.cu();
  auto *wf = cu->dispatch_wf(0, 0, kGfx1250ScalarSlots, 32);
  ASSERT_NE(wf, nullptr);
  wf->set_exec(0x3u);

  for (uint32_t case_index = 0; case_index < kUnprovenCounts.size(); ++case_index) {
    SCOPED_TRACE(kUnprovenCounts[case_index]);
    write_vgpr_packed_u64(*cu, *wf, 8, 0, {2u, 3u});
    write_vgpr_packed_u64(*cu, *wf, 8, 1, {5u, 7u});
    write_vgpr_packed_u32(*cu, *wf, 12, 0, {0u, 4u});
    const std::array<uint32_t, 2> invalid_shifts =
        case_index % 2 == 0 ? std::array<uint32_t, 2>{kUnprovenCounts[case_index], 0u}
                            : std::array<uint32_t, 2>{0u, kUnprovenCounts[case_index]};
    write_vgpr_packed_u32(*cu, *wf, 12, 1, invalid_shifts);
    write_vgpr_packed_u64(*cu, *wf, 16, 0, {11u, 13u});
    write_vgpr_packed_u64(*cu, *wf, 16, 1, {17u, 19u});
    write_vgpr_packed_u64(*cu, *wf, 4, 0, kLane0Seed);
    write_vgpr_packed_u64(*cu, *wf, 4, 1, kLane1Seed);

    EXPECT_TRUE(cu->execute_instruction(decoded.get(), *wf).failed());

    EXPECT_EQ(wf->instruction_execution_error(),
              amdgpu::InstructionExecutionError::UnsupportedOperandValue);
    EXPECT_EQ(read_vgpr_packed_u64(*cu, *wf, 4, 0), kLane0Seed);
    EXPECT_EQ(read_vgpr_packed_u64(*cu, *wf, 4, 1), kLane1Seed);
  }
}

TEST(Gfx1251PackedU64ExecutionTest, RejectedCountTerminatesDispatchWithSimulatorFailure) {
  constexpr uint32_t kLiteral = 101u;
  // Public LLVM gfx1251_asm_vop3p.s encoding for
  // v_pk_lshl_add_u64 v[4:7], v[8:11], 101, v[16:19]. The s_endpgm must never
  // be needed to retire the rejected instruction's workgroup.
  constexpr std::array<uint32_t, 4> kCode{0xCC7E4004u, 0x1C41FF08u, kLiteral, S_ENDPGM_GFX12};
  constexpr uint64_t kSignalAddress = 0x20000;
  constexpr uint32_t kSignalValueOffset = 8;

  Gfx1250Sim sim;
  auto decoder =
      make_isa_decoder<cdna5::Isa>(&cdna5::execution_backend(), cdna5::kGfx1251IsaFeatures);
  ASSERT_NE(decoder, nullptr);
  sim.cu()->replace_decoder_for_test(std::move(decoder));

  sim.memory->write64(kSignalAddress + kSignalValueOffset, 1u);
  const uint64_t kernel_object = sim.write_kernel(0x10000, kCode.data(), kCode.size());
  test::AqlQueue queue(sim.memory, sim.cp());
  hsa_kernel_dispatch_packet_t packet{};
  packet.header = HSA_PACKET_TYPE_KERNEL_DISPATCH;
  packet.setup = 1;
  packet.workgroup_size_x = 32;
  packet.workgroup_size_y = 1;
  packet.workgroup_size_z = 1;
  packet.grid_size_x = 32;
  packet.grid_size_y = 1;
  packet.grid_size_z = 1;
  packet.kernel_object = kernel_object;
  packet.completion_signal.handle = kSignalAddress;
  queue.submit(packet);

  while (sim.engine->step()) {
  }

  const simdojo::ExitStatus &exit = sim.engine->last_exit();
  EXPECT_EQ(exit.reason, simdojo::ExitReason::EXIT_REQUEST);
  EXPECT_EQ(exit.code, 1);
  EXPECT_NE(exit.message.find("v_pk_lshl_add_u64"), std::string::npos);
  EXPECT_FALSE(sim.cu()->has_active_wfs());
  EXPECT_EQ(sim.memory->read64(kSignalAddress + kSignalValueOffset), 0u)
      << "the rejected dispatch must still publish its workgroup completion";
}

TEST(Gfx1251PackedU64ExecutionTest, ExecutesEveryPublicLlvmSourceForm) {
  struct SourceFormCase {
    std::string_view name;
    std::array<uint32_t, 3> words;
    PackedU64Pair expected;
  };
  // Encodings come from public LLVM gfx1251_asm_vop3p.s. A zero third dword is
  // ignored for eight-byte forms. LLVM's literal-shift vector uses unsupported
  // value 101, so its literal payload is replaced with supported value 4 for
  // arithmetic coverage; the exact vector remains decode-only above.
  // https://github.com/llvm/llvm-project/blob/3bcd9a803184e2d3657b9d5cc2a1773e9ce0f116/llvm/test/MC/AMDGPU/gfx1251_asm_vop3p.s#L353-L403
  constexpr std::array kCases{
      SourceFormCase{"vgpr-vgpr-vgpr", {0xCC7E4004u, 0x1C421908u, 0u}, {39u, 59u}},
      SourceFormCase{"sgpr-sgpr-vgpr", {0xCC7E4004u, 0x1C401808u, 0u}, {17u, 21u}},
      SourceFormCase{"vgpr-sgpr-vgpr", {0xCC7E4004u, 0x1C401908u, 0u}, {11u, 17u}},
      SourceFormCase{"sgpr-vgpr-vgpr", {0xCC7E4004u, 0x1C421808u, 0u}, {87u, 91u}},
      SourceFormCase{"vgpr-null-vgpr", {0xCC7E4004u, 0x1C40F908u, 0u}, {9u, 14u}},
      SourceFormCase{"vgpr-inline-vgpr", {0xCC7E4004u, 0x1C410308u, 0u}, {11u, 17u}},
      SourceFormCase{"inline-vgpr-vgpr", {0xCC7E4004u, 0x1C421081u, 0u}, {15u, 27u}},
      SourceFormCase{"literal-vgpr-vgpr", {0xCC7E4004u, 0x1C4210FFu, 0x65u}, {815u, 1627u}},
      SourceFormCase{"vgpr-literal-vgpr", {0xCC7E4004u, 0x1C41FF08u, 4u}, {39u, 59u}},
      SourceFormCase{"vgpr-vgpr-sgpr", {0xCC7E4004u, 0x18421908u, 0u}, {45u, 61u}},
      SourceFormCase{"vgpr-vgpr-null", {0xCC7E4004u, 0x19F21908u, 0u}, {32u, 48u}},
      SourceFormCase{"vgpr-vgpr-inline", {0xCC7E4004u, 0x1A061908u, 0u}, {33u, 49u}},
      SourceFormCase{"vgpr-vgpr-literal", {0xCC7E4004u, 0x1BFE2108u, 0x65u}, {133u, 149u}},
  };

  auto decoder =
      make_isa_decoder<cdna5::Isa>(&cdna5::execution_backend(), cdna5::kGfx1251IsaFeatures);
  ASSERT_NE(decoder, nullptr);
  Gfx1250Sim sim;
  auto *cu = sim.cu();
  auto *wf = cu->dispatch_wf(0, 0, kGfx1250ScalarSlots, 32);
  ASSERT_NE(wf, nullptr);
  wf->set_exec(1u);
  constexpr PackedU64Pair kSgprSrc0WithPoison{5u, 0xdeadbeefcafef00dULL};
  constexpr PackedU64Pair kSgprSrc2WithPoison{13u, 0xbaadf00d12345678ULL};

  for (const auto &test_case : kCases) {
    SCOPED_TRACE(test_case.name);
    write_vgpr_packed_u64(*cu, *wf, 8, 0, {2u, 3u});
    write_vgpr_packed_u32(*cu, *wf, 12, 0, {4u, 4u});
    write_vgpr_packed_u64(*cu, *wf, 16, 0, {7u, 11u});
    write_sgpr_packed_u64(*cu, *wf, 8, kSgprSrc0WithPoison);
    write_wave_sgpr(*cu, *wf, 12, 1u);
    write_wave_sgpr(*cu, *wf, 13, 2u);
    write_sgpr_packed_u64(*cu, *wf, 16, kSgprSrc2WithPoison);
    // The public inline/literal-src0 vectors use v[8:9] for their shifts.
    // The final literal-src2 vector uses v[16:17] for its shifts.
    if (test_case.name == "inline-vgpr-vgpr" || test_case.name == "literal-vgpr-vgpr")
      write_vgpr_packed_u32(*cu, *wf, 8, 0, {3u, 4u});
    if (test_case.name == "vgpr-vgpr-literal")
      write_vgpr_packed_u32(*cu, *wf, 16, 0, {4u, 4u});
    write_vgpr_packed_u64(*cu, *wf, 4, 0, {0u, 0u});

    std::unique_ptr<Instruction> decoded(decode_valid(*decoder, test_case.words.data()));
    ASSERT_NE(decoded, nullptr);
    ASSERT_NE(decoded->execute, nullptr);
    EXPECT_TRUE(cu->execute_instruction(decoded.get(), *wf).succeeded());
    EXPECT_EQ(read_vgpr_packed_u64(*cu, *wf, 4, 0), test_case.expected);
  }
}

TEST(Gfx1251PackedU64ExecutionTest, ReadsVectorShiftPairsAndReplicatesScalarShifts) {
  struct SpecialSourceCase {
    std::string_view name;
    std::array<uint32_t, 2> words;
    PackedU64Pair expected;
  };
  // LLVM classifies this instruction as a single-SGPR-read operation: 32-bit
  // scalar elements replicate one word, even when the operand names a pair.
  // VCC and TTMP are scalar register classes in LLVM as well as ordinary SGPRs.
  // https://github.com/llvm/llvm-project/blob/1ac93e094347b45208f215c98038606432c87d60/llvm/lib/Target/AMDGPU/Utils/AMDGPUBaseInfo.h#L1707-L1717
  // https://github.com/llvm/llvm-project/blob/1ac93e094347b45208f215c98038606432c87d60/llvm/lib/Target/AMDGPU/Utils/AMDGPUBaseInfo.cpp#L3695-L3712
  // Each scalar source supplies shift 1 to both elements: (2 << 1) + 7 = 11,
  // (3 << 1) + 11 = 17. The vector control supplies shifts (1, 2) instead.
  constexpr std::array kCases{
      SpecialSourceCase{"sgpr", {0xcc7e4004u, 0x1c401908u}, {11u, 17u}},
      SpecialSourceCase{"ttmp", {0xcc7e4004u, 0x1c40d908u}, {11u, 17u}},
      SpecialSourceCase{"vcc", {0xcc7e4004u, 0x1c40d508u}, {11u, 17u}},
      SpecialSourceCase{"exec", {0xcc7e4004u, 0x1c40fd08u}, {11u, 17u}},
      SpecialSourceCase{"flat-scratch", {0xcc7e4004u, 0x1c41cd08u}, {11u, 17u}},
      SpecialSourceCase{"scc", {0xcc7e4004u, 0x1c41fb08u}, {11u, 17u}},
      SpecialSourceCase{"vgpr", {0xcc7e4004u, 0x1c421908u}, {11u, 23u}},
  };

  auto decoder =
      make_isa_decoder<cdna5::Isa>(&cdna5::execution_backend(), cdna5::kGfx1251IsaFeatures);
  ASSERT_NE(decoder, nullptr);
  Gfx1250Sim sim;
  auto *cu = sim.cu();
  auto *wf = cu->dispatch_wf(0, 0, kGfx1250ScalarSlots, 32);
  ASSERT_NE(wf, nullptr);

  for (const auto &test_case : kCases) {
    SCOPED_TRACE(test_case.name);
    for (const uint32_t high_word : {2u, 0xffffffffu}) {
      SCOPED_TRACE(high_word);
      const uint64_t scalar_pair = (static_cast<uint64_t>(high_word) << 32) | 1u;
      write_wave_sgpr(*cu, *wf, 12, 1u);
      write_wave_sgpr(*cu, *wf, 13, high_word);
      wf->set_ttmp(0, 1u);
      wf->set_ttmp(1, high_word);
      wf->set_exec_raw(scalar_pair);
      wf->set_vcc_raw(scalar_pair);
      wf->set_scratch_base(scalar_pair);
      wf->write_scc(true);
      write_vgpr_packed_u64(*cu, *wf, 8, 0, {2u, 3u});
      write_vgpr_packed_u32(*cu, *wf, 12, 0, {1u, 2u});
      write_vgpr_packed_u64(*cu, *wf, 16, 0, {7u, 11u});
      write_vgpr_packed_u64(*cu, *wf, 4, 0, {0u, 0u});

      std::unique_ptr<Instruction> decoded(decode_valid(*decoder, test_case.words.data()));
      ASSERT_NE(decoded, nullptr);
      ASSERT_NE(decoded->execute, nullptr);
      EXPECT_TRUE(cu->execute_instruction(decoded.get(), *wf).succeeded());
      EXPECT_EQ(read_vgpr_packed_u64(*cu, *wf, 4, 0), test_case.expected);
    }
  }
}

TEST(Gfx1251PackedU64ExecutionTest, ReadsOverlappingSourcesBeforeWritingDestination) {
  const auto words = cdna5::build_vop3p(
      cdna5::kVPkLshlAddU64Vop3p,
      {.vdst = 8, .opsel_hi_2 = 1, .src0 = 264, .src1 = 268, .src2 = 272, .opsel_hi = 3});
  auto decoder =
      make_isa_decoder<cdna5::Isa>(&cdna5::execution_backend(), cdna5::kGfx1251IsaFeatures);
  ASSERT_NE(decoder, nullptr);
  std::unique_ptr<Instruction> decoded(decode_valid(*decoder, words.data()));
  ASSERT_NE(decoded, nullptr);
  ASSERT_NE(decoded->execute, nullptr);

  Gfx1250Sim sim;
  auto *cu = sim.cu();
  auto *wf = cu->dispatch_wf(0, 0, kGfx1250ScalarSlots, 32);
  ASSERT_NE(wf, nullptr);
  wf->set_exec(1u);
  write_vgpr_packed_u64(*cu, *wf, 8, 0, {0x1000000000000001ULL, 3u});
  write_vgpr_packed_u32(*cu, *wf, 12, 0, {4u, 4u});
  write_vgpr_packed_u64(*cu, *wf, 16, 0, {7u, 11u});

  EXPECT_TRUE(cu->execute_instruction(decoded.get(), *wf).succeeded());
  EXPECT_EQ(read_vgpr_packed_u64(*cu, *wf, 8, 0), (PackedU64Pair{0x0000000000000017ULL, 59u}));
}

TEST(Gfx1250LiteralOperandTest, PkF32MixedLiteralVgprSourcesUseAvailableSimdPath) {
  if constexpr (!util::has_stdx_simd)
    GTEST_SKIP() << "requires stdx SIMD";

  ForceScalarGuard force_scalar_guard;
  util::set_force_scalar_for_testing(false);
  enum class Operation { Add, Mul, Fma };
  struct TestCase {
    Operation operation;
    uint16_t opcode;
    uint32_t literal_source;
    float expected_lo;
    float expected_hi;
  };
  constexpr std::array test_cases{
      TestCase{Operation::Add, cdna5::kVPkAddF32Vop3p, 0, 7.0f, 8.0f},
      TestCase{Operation::Add, cdna5::kVPkAddF32Vop3p, 1, 5.0f, 6.0f},
      TestCase{Operation::Mul, cdna5::kVPkMulF32Vop3p, 0, 10.0f, 12.0f},
      TestCase{Operation::Mul, cdna5::kVPkMulF32Vop3p, 1, 6.0f, 8.0f},
      TestCase{Operation::Fma, cdna5::kVPkFmaF32Vop3p, 0, 17.0f, 20.0f},
      TestCase{Operation::Fma, cdna5::kVPkFmaF32Vop3p, 1, 13.0f, 16.0f},
      TestCase{Operation::Fma, cdna5::kVPkFmaF32Vop3p, 2, 17.0f, 26.0f},
  };
  constexpr uint32_t kLiteral = 0x40000000u; // 2.0f
  constexpr uint64_t kReplicatedLiteral = (static_cast<uint64_t>(kLiteral) << 32) | kLiteral;

  for (const TestCase &test_case : test_cases) {
    SCOPED_TRACE(static_cast<uint32_t>(test_case.operation));
    SCOPED_TRACE(test_case.literal_source);
    cdna5::Vop3pBuilderFields fields;
    fields.vdst = 6;
    fields.src0 = 256;
    fields.src1 = 258;
    fields.src2 = 260;
    fields.opsel_hi = 3;
    if (test_case.literal_source == 0)
      fields.src0 = 255;
    else if (test_case.literal_source == 1)
      fields.src1 = 255;
    else
      fields.src2 = 255;

    auto base = cdna5::build_vop3p(test_case.opcode, fields);
    if (test_case.operation == Operation::Fma)
      base[0] |= uint32_t{1} << 14; // op_sel_hi_2 is the src2 high-half selector.
    const std::array words{base[0], base[1], kLiteral};
    auto decoder = Decoder::create(ROCJITSU_CODE_ARCH_CDNA5);
    ASSERT_NE(decoder, nullptr);
    std::unique_ptr<Instruction> instruction(decode_valid(*decoder, words.data()));
    ASSERT_NE(instruction, nullptr);

    const Operand *literal_operand = instruction->src_operand(test_case.literal_source);
    ASSERT_NE(literal_operand, nullptr);

    Gfx1250Sim sim;
    auto *cu = sim.cu();
    auto *wf = cu->dispatch_wf(0, 0, kGfx1250ScalarSlots, 32);
    ASSERT_NE(wf, nullptr);
    wf->set_exec(1u);
    EXPECT_EQ(amdgpu::RegisterAccess(*wf).read_lane64(*literal_operand, 0), kReplicatedLiteral);
    const uint32_t vgpr_base = wf->vgpr_alloc().base;
    cu->write_vgpr(vgpr_base, 0, std::bit_cast<uint32_t>(3.0f));
    cu->write_vgpr(vgpr_base + 1, 0, std::bit_cast<uint32_t>(4.0f));
    cu->write_vgpr(vgpr_base + 2, 0, std::bit_cast<uint32_t>(5.0f));
    cu->write_vgpr(vgpr_base + 3, 0, std::bit_cast<uint32_t>(6.0f));
    cu->write_vgpr(vgpr_base + 4, 0, std::bit_cast<uint32_t>(7.0f));
    cu->write_vgpr(vgpr_base + 5, 0, std::bit_cast<uint32_t>(8.0f));

    bool accepted = false;
    if (test_case.operation == Operation::Add) {
      auto *typed = dynamic_cast<cdna5::VPkAddF32Vop3p *>(instruction.get());
      ASSERT_NE(typed, nullptr);
      accepted = amdgpu::try_execute_vop3p_pk_binary_f32_simd(*typed, *wf, 0u, 3u,
                                                              [](auto a, auto b) { return a + b; });
    } else if (test_case.operation == Operation::Mul) {
      auto *typed = dynamic_cast<cdna5::VPkMulF32Vop3p *>(instruction.get());
      ASSERT_NE(typed, nullptr);
      accepted = amdgpu::try_execute_vop3p_pk_binary_f32_simd(*typed, *wf, 0u, 3u,
                                                              [](auto a, auto b) { return a * b; });
    } else {
      auto *typed = dynamic_cast<cdna5::VPkFmaF32Vop3p *>(instruction.get());
      ASSERT_NE(typed, nullptr);
      accepted = amdgpu::try_execute_vop3p_pk_ternary_f32_simd(
          *typed, *wf, 0u, 3u, 1u, [](auto a, auto b, auto c) { return util::stdx::fma(a, b, c); });
    }
    EXPECT_TRUE(accepted);
    EXPECT_EQ(cu->read_vgpr(vgpr_base + 6, 0), std::bit_cast<uint32_t>(test_case.expected_lo));
    EXPECT_EQ(cu->read_vgpr(vgpr_base + 7, 0), std::bit_cast<uint32_t>(test_case.expected_hi));

    cu->write_vgpr(vgpr_base + 6, 0, 0u);
    cu->write_vgpr(vgpr_base + 7, 0, 0u);
    EXPECT_TRUE(cu->execute_instruction(instruction.get(), *wf).succeeded());
    EXPECT_EQ(cu->read_vgpr(vgpr_base + 6, 0), std::bit_cast<uint32_t>(test_case.expected_lo));
    EXPECT_EQ(cu->read_vgpr(vgpr_base + 7, 0), std::bit_cast<uint32_t>(test_case.expected_hi));
  }
}

TEST(Gfx1250LiteralOperandTest, PkF32MixedLiteralSourceSpecificSelectorUsesSimd) {
  ForceScalarGuard force_scalar_guard;
  util::set_force_scalar_for_testing(false);
  constexpr uint32_t kLiteral = 0x40000000u; // 2.0f
  const auto base = cdna5::build_vop3p(cdna5::kVPkAddF32Vop3p,
                                       {.vdst = 4, .src0 = 255, .src1 = 258, .opsel_hi = 2});
  const std::array words{base[0], base[1], kLiteral};
  auto decoder = Decoder::create(ROCJITSU_CODE_ARCH_CDNA5);
  ASSERT_NE(decoder, nullptr);
  std::unique_ptr<Instruction> instruction(decode_valid(*decoder, words.data()));
  ASSERT_NE(instruction, nullptr);
  auto *typed = dynamic_cast<cdna5::VPkAddF32Vop3p *>(instruction.get());
  ASSERT_NE(typed, nullptr);

  Gfx1250Sim sim;
  auto *cu = sim.cu();
  auto *wf = cu->dispatch_wf(0, 0, kGfx1250ScalarSlots, 32);
  ASSERT_NE(wf, nullptr);
  wf->set_exec(1u);
  const uint32_t vgpr_base = wf->vgpr_alloc().base;
  cu->write_vgpr(vgpr_base + 2, 0, std::bit_cast<uint32_t>(5.0f));
  cu->write_vgpr(vgpr_base + 3, 0, std::bit_cast<uint32_t>(6.0f));

  if constexpr (util::has_stdx_simd) {
    EXPECT_TRUE(amdgpu::try_execute_vop3p_pk_binary_f32_simd(*typed, *wf, 0u, 2u,
                                                             [](auto a, auto b) { return a + b; }));
    EXPECT_EQ(cu->read_vgpr(vgpr_base + 4, 0), std::bit_cast<uint32_t>(7.0f));
    EXPECT_EQ(cu->read_vgpr(vgpr_base + 5, 0), std::bit_cast<uint32_t>(8.0f));
    cu->write_vgpr(vgpr_base + 4, 0, 0u);
    cu->write_vgpr(vgpr_base + 5, 0, 0u);
  }
  EXPECT_TRUE(cu->execute_instruction(instruction.get(), *wf).succeeded());
  EXPECT_EQ(cu->read_vgpr(vgpr_base + 4, 0), std::bit_cast<uint32_t>(7.0f));
  EXPECT_EQ(cu->read_vgpr(vgpr_base + 5, 0), std::bit_cast<uint32_t>(8.0f));
}

TEST(Gfx1250ExecutionTest, PkF32AddMulSimdMatchesScalarWithPartialExec) {
  ForceScalarGuard force_scalar_guard;
  struct TestCase {
    uint16_t opcode;
    const char *name;
  };
  constexpr std::array test_cases{
      TestCase{cdna5::kVPkAddF32Vop3p, "add"},
      TestCase{cdna5::kVPkMulF32Vop3p, "mul"},
  };
  constexpr uint32_t kExec = 0xa5a5a5a5u;
  constexpr uint32_t kDstLoSeed = 0xdeadbeefu;
  constexpr uint32_t kDstHiSeed = 0xbaadf00du;

  for (const TestCase &test_case : test_cases) {
    SCOPED_TRACE(test_case.name);
    std::array<uint32_t, 64> scalar_result{};
    std::array<uint32_t, 64> simd_result{};
    const auto run_case = [&](bool force_scalar, std::array<uint32_t, 64> &result) {
      SCOPED_TRACE(force_scalar ? "scalar" : "simd");
      util::set_force_scalar_for_testing(force_scalar);

      const auto words = cdna5::build_vop3p(
          test_case.opcode,
          {.vdst = 4, .neg_hi = 2, .src0 = 256, .src1 = 258, .opsel_hi = 3, .neg = 1});
      auto decoder = Decoder::create(ROCJITSU_CODE_ARCH_CDNA5);
      ASSERT_NE(decoder, nullptr);
      std::unique_ptr<Instruction> instruction(decode_valid(*decoder, words.data()));
      ASSERT_NE(instruction, nullptr);

      Gfx1250Sim sim;
      auto *cu = sim.cu();
      auto *wf = cu->dispatch_wf(0, 0, kGfx1250ScalarSlots, 32);
      ASSERT_NE(wf, nullptr);
      wf->set_exec(kExec);
      const uint32_t vgpr_base = wf->vgpr_alloc().base;
      for (uint32_t lane = 0; lane < 32; ++lane) {
        const float lane_value = static_cast<float>(lane + 1);
        cu->write_vgpr(vgpr_base, lane, std::bit_cast<uint32_t>(lane_value * 0.25f));
        cu->write_vgpr(vgpr_base + 1, lane, std::bit_cast<uint32_t>(lane_value * -0.5f));
        cu->write_vgpr(vgpr_base + 2, lane, std::bit_cast<uint32_t>(lane_value + 0.75f));
        cu->write_vgpr(vgpr_base + 3, lane, std::bit_cast<uint32_t>(lane_value * 1.5f));
        cu->write_vgpr(vgpr_base + 4, lane, kDstLoSeed);
        cu->write_vgpr(vgpr_base + 5, lane, kDstHiSeed);
      }

      if (!force_scalar) {
        bool accepted = false;
        if (test_case.opcode == cdna5::kVPkAddF32Vop3p) {
          auto *typed = dynamic_cast<cdna5::VPkAddF32Vop3p *>(instruction.get());
          ASSERT_NE(typed, nullptr);
          accepted = amdgpu::try_execute_vop3p_pk_binary_f32_simd(
              *typed, *wf, 0u, 3u, [](auto a, auto b) { return a + b; });
        } else {
          auto *typed = dynamic_cast<cdna5::VPkMulF32Vop3p *>(instruction.get());
          ASSERT_NE(typed, nullptr);
          accepted = amdgpu::try_execute_vop3p_pk_binary_f32_simd(
              *typed, *wf, 0u, 3u, [](auto a, auto b) { return a * b; });
        }
        EXPECT_TRUE(accepted);
        for (uint32_t lane = 0; lane < 32; ++lane) {
          cu->write_vgpr(vgpr_base + 4, lane, kDstLoSeed);
          cu->write_vgpr(vgpr_base + 5, lane, kDstHiSeed);
        }
      }

      EXPECT_TRUE(cu->execute_instruction(instruction.get(), *wf).succeeded());
      for (uint32_t lane = 0; lane < 32; ++lane) {
        result[lane * 2] = cu->read_vgpr(vgpr_base + 4, lane);
        result[lane * 2 + 1] = cu->read_vgpr(vgpr_base + 5, lane);
        if ((kExec & (1u << lane)) == 0u) {
          EXPECT_EQ(result[lane * 2], kDstLoSeed);
          EXPECT_EQ(result[lane * 2 + 1], kDstHiSeed);
        } else {
          const float lane_value = static_cast<float>(lane + 1);
          const float a_lo = lane_value * 0.25f;
          const float a_hi = lane_value * -0.5f;
          const float b_lo = lane_value + 0.75f;
          const float b_hi = lane_value * 1.5f;
          const float expected_lo =
              test_case.opcode == cdna5::kVPkAddF32Vop3p ? -a_lo + b_lo : -a_lo * b_lo;
          const float expected_hi =
              test_case.opcode == cdna5::kVPkAddF32Vop3p ? a_hi - b_hi : a_hi * -b_hi;
          EXPECT_EQ(result[lane * 2], std::bit_cast<uint32_t>(expected_lo));
          EXPECT_EQ(result[lane * 2 + 1], std::bit_cast<uint32_t>(expected_hi));
        }
      }
    };

    run_case(true, scalar_result);
    if constexpr (util::has_stdx_simd) {
      run_case(false, simd_result);
      EXPECT_EQ(simd_result, scalar_result);
    }
  }
}

TEST(Gfx1250ExecutionTest, PkF32NondefaultSelectorsUseSimd) {
  ForceScalarGuard force_scalar_guard;
  enum class Operation { Add, Mul, Fma };
  struct TestCase {
    const char *name;
    Operation operation;
    uint32_t op_sel;
    uint32_t op_sel_hi;
    uint32_t op_sel_hi_2;
  };
  constexpr std::array test_cases{
      TestCase{"add-opsel", Operation::Add, 1u, 3u, 0u},
      TestCase{"add-opsel-hi", Operation::Add, 0u, 2u, 0u},
      TestCase{"mul-opsel", Operation::Mul, 1u, 3u, 0u},
      TestCase{"mul-opsel-hi", Operation::Mul, 0u, 2u, 0u},
      TestCase{"ternary-opsel", Operation::Fma, 1u, 3u, 1u},
      TestCase{"ternary-opsel-src2", Operation::Fma, 4u, 3u, 1u},
      TestCase{"ternary-opsel-hi", Operation::Fma, 0u, 2u, 1u},
      TestCase{"ternary-opsel-hi-2", Operation::Fma, 0u, 3u, 0u},
  };
  constexpr uint32_t kExec = 0x5a5a5a5au;
  constexpr uint32_t kDstLoSeed = 0xdeadbeefu;
  constexpr uint32_t kDstHiSeed = 0xbaadf00du;

  for (const TestCase &test_case : test_cases) {
    SCOPED_TRACE(test_case.name);
    std::array<uint32_t, 64> scalar_result{};
    std::array<uint32_t, 64> simd_result{};
    const auto run_case = [&](bool force_scalar, std::array<uint32_t, 64> &result) {
      util::set_force_scalar_for_testing(force_scalar);
      cdna5::Vop3pBuilderFields fields;
      fields.vdst = 6;
      fields.opsel = static_cast<uint8_t>(test_case.op_sel);
      fields.src0 = 256;
      fields.src1 = 258;
      fields.src2 = 260;
      fields.opsel_hi = static_cast<uint8_t>(test_case.op_sel_hi);
      auto words =
          cdna5::build_vop3p(test_case.operation == Operation::Fma   ? cdna5::kVPkFmaF32Vop3p
                             : test_case.operation == Operation::Mul ? cdna5::kVPkMulF32Vop3p
                                                                     : cdna5::kVPkAddF32Vop3p,
                             fields);
      if (test_case.op_sel_hi_2 != 0u)
        words[0] |= uint32_t{1} << 14;
      auto decoder = Decoder::create(ROCJITSU_CODE_ARCH_CDNA5);
      ASSERT_NE(decoder, nullptr);
      std::unique_ptr<Instruction> instruction(decode_valid(*decoder, words.data()));
      ASSERT_NE(instruction, nullptr);

      Gfx1250Sim sim;
      auto *cu = sim.cu();
      auto *wf = cu->dispatch_wf(0, 0, kGfx1250ScalarSlots, 32);
      ASSERT_NE(wf, nullptr);
      wf->set_exec(kExec);
      const uint32_t vgpr_base = wf->vgpr_alloc().base;
      for (uint32_t lane = 0; lane < 32; ++lane) {
        const float value = static_cast<float>(lane + 1);
        cu->write_vgpr(vgpr_base, lane, std::bit_cast<uint32_t>(value));
        cu->write_vgpr(vgpr_base + 1, lane, std::bit_cast<uint32_t>(value + 0.5f));
        cu->write_vgpr(vgpr_base + 2, lane, std::bit_cast<uint32_t>(value * 2.0f));
        cu->write_vgpr(vgpr_base + 3, lane, std::bit_cast<uint32_t>(value * -3.0f));
        cu->write_vgpr(vgpr_base + 4, lane, std::bit_cast<uint32_t>(value + 4.0f));
        cu->write_vgpr(vgpr_base + 5, lane, std::bit_cast<uint32_t>(value * 0.25f));
        cu->write_vgpr(vgpr_base + 6, lane, kDstLoSeed);
        cu->write_vgpr(vgpr_base + 7, lane, kDstHiSeed);
      }

      if (!force_scalar) {
        if (test_case.operation == Operation::Fma) {
          auto *typed = dynamic_cast<cdna5::VPkFmaF32Vop3p *>(instruction.get());
          ASSERT_NE(typed, nullptr);
          EXPECT_TRUE(amdgpu::try_execute_vop3p_pk_ternary_f32_simd(
              *typed, *wf, test_case.op_sel, test_case.op_sel_hi, test_case.op_sel_hi_2,
              [](auto a, auto b, auto c) { return util::stdx::fma(a, b, c); }));
        } else if (test_case.operation == Operation::Mul) {
          auto *typed = dynamic_cast<cdna5::VPkMulF32Vop3p *>(instruction.get());
          ASSERT_NE(typed, nullptr);
          EXPECT_TRUE(amdgpu::try_execute_vop3p_pk_binary_f32_simd(
              *typed, *wf, test_case.op_sel, test_case.op_sel_hi,
              [](auto a, auto b) { return a * b; }));
        } else {
          auto *typed = dynamic_cast<cdna5::VPkAddF32Vop3p *>(instruction.get());
          ASSERT_NE(typed, nullptr);
          EXPECT_TRUE(amdgpu::try_execute_vop3p_pk_binary_f32_simd(
              *typed, *wf, test_case.op_sel, test_case.op_sel_hi,
              [](auto a, auto b) { return a + b; }));
        }
        for (uint32_t lane = 0; lane < 32; ++lane) {
          EXPECT_EQ(cu->read_vgpr(vgpr_base + 6, lane), scalar_result[lane * 2]);
          EXPECT_EQ(cu->read_vgpr(vgpr_base + 7, lane), scalar_result[lane * 2 + 1]);
          cu->write_vgpr(vgpr_base + 6, lane, kDstLoSeed);
          cu->write_vgpr(vgpr_base + 7, lane, kDstHiSeed);
        }
      }
      EXPECT_TRUE(cu->execute_instruction(instruction.get(), *wf).succeeded());
      for (uint32_t lane = 0; lane < 32; ++lane) {
        result[lane * 2] = cu->read_vgpr(vgpr_base + 6, lane);
        result[lane * 2 + 1] = cu->read_vgpr(vgpr_base + 7, lane);
        if ((kExec & (1u << lane)) == 0u) {
          EXPECT_EQ(result[lane * 2], kDstLoSeed);
          EXPECT_EQ(result[lane * 2 + 1], kDstHiSeed);
        }
      }
    };

    run_case(true, scalar_result);
    if constexpr (util::has_stdx_simd) {
      run_case(false, simd_result);
      EXPECT_EQ(simd_result, scalar_result);
    }
  }
}

TEST(Gfx1250ExecutionTest, PkFmaF32SimdMatchesScalarWithPartialExec) {
  ForceScalarGuard force_scalar_guard;
  constexpr uint32_t kExec = 0xc3c3c3c3u;
  constexpr uint32_t kDstLoSeed = 0xdeadbeefu;
  constexpr uint32_t kDstHiSeed = 0xbaadf00du;
  std::array<uint32_t, 64> scalar_result{};
  std::array<uint32_t, 64> simd_result{};

  const auto run_case = [&](bool force_scalar, std::array<uint32_t, 64> &result) {
    util::set_force_scalar_for_testing(force_scalar);
    auto words = cdna5::build_vop3p(
        cdna5::kVPkFmaF32Vop3p,
        {.vdst = 6, .neg_hi = 4, .src0 = 256, .src1 = 258, .src2 = 260, .opsel_hi = 3, .neg = 2});
    words[0] |= uint32_t{1} << 14; // op_sel_hi_2 is the src2 high-half selector.
    auto decoder = Decoder::create(ROCJITSU_CODE_ARCH_CDNA5);
    ASSERT_NE(decoder, nullptr);
    std::unique_ptr<Instruction> instruction(decode_valid(*decoder, words.data()));
    ASSERT_NE(instruction, nullptr);
    auto *typed = dynamic_cast<cdna5::VPkFmaF32Vop3p *>(instruction.get());
    ASSERT_NE(typed, nullptr);

    Gfx1250Sim sim;
    auto *cu = sim.cu();
    auto *wf = cu->dispatch_wf(0, 0, kGfx1250ScalarSlots, 32);
    ASSERT_NE(wf, nullptr);
    wf->set_exec(kExec);
    const uint32_t vgpr_base = wf->vgpr_alloc().base;
    for (uint32_t lane = 0; lane < 32; ++lane) {
      const float value = static_cast<float>(lane + 1);
      cu->write_vgpr(vgpr_base, lane, std::bit_cast<uint32_t>(value * 0.25f));
      cu->write_vgpr(vgpr_base + 1, lane, std::bit_cast<uint32_t>(value * -0.5f));
      cu->write_vgpr(vgpr_base + 2, lane, std::bit_cast<uint32_t>(value + 0.75f));
      cu->write_vgpr(vgpr_base + 3, lane, std::bit_cast<uint32_t>(value * 1.5f));
      cu->write_vgpr(vgpr_base + 4, lane, std::bit_cast<uint32_t>(value * -2.0f));
      cu->write_vgpr(vgpr_base + 5, lane, std::bit_cast<uint32_t>(value + 3.0f));
      cu->write_vgpr(vgpr_base + 6, lane, kDstLoSeed);
      cu->write_vgpr(vgpr_base + 7, lane, kDstHiSeed);
    }

    if (!force_scalar) {
      EXPECT_TRUE(amdgpu::try_execute_vop3p_pk_ternary_f32_simd(
          *typed, *wf, 0u, 3u, 1u,
          [](auto a, auto b, auto c) { return util::stdx::fma(a, b, c); }));
      for (uint32_t lane = 0; lane < 32; ++lane) {
        cu->write_vgpr(vgpr_base + 6, lane, kDstLoSeed);
        cu->write_vgpr(vgpr_base + 7, lane, kDstHiSeed);
      }
    }

    EXPECT_TRUE(cu->execute_instruction(instruction.get(), *wf).succeeded());
    for (uint32_t lane = 0; lane < 32; ++lane) {
      result[lane * 2] = cu->read_vgpr(vgpr_base + 6, lane);
      result[lane * 2 + 1] = cu->read_vgpr(vgpr_base + 7, lane);
      if ((kExec & (1u << lane)) == 0u) {
        EXPECT_EQ(result[lane * 2], kDstLoSeed);
        EXPECT_EQ(result[lane * 2 + 1], kDstHiSeed);
      } else {
        const float value = static_cast<float>(lane + 1);
        const float expected_lo = std::fma(value * 0.25f, -(value + 0.75f), value * -2.0f);
        const float expected_hi = std::fma(value * -0.5f, value * 1.5f, -(value + 3.0f));
        EXPECT_EQ(result[lane * 2], std::bit_cast<uint32_t>(expected_lo));
        EXPECT_EQ(result[lane * 2 + 1], std::bit_cast<uint32_t>(expected_hi));
      }
    }
  };

  run_case(true, scalar_result);
  if constexpr (util::has_stdx_simd) {
    run_case(false, simd_result);
    EXPECT_EQ(simd_result, scalar_result);
  }
}

TEST(Gfx1250ExecutionTest, FmaMixBf16ResultsHonorRoundModeAndClamp) {
  struct TestCase {
    uint32_t src0;
    uint32_t src1;
    uint32_t src2;
    std::array<uint16_t, 4> expected;
  };
  constexpr std::array round_cases{
      TestCase{0x3f800000u, 0x3f800000u, 0, {0x3f80u, 0x3f80u, 0x3f80u, 0x3f80u}},
      TestCase{0x3f807fffu, 0x3f800000u, 0, {0x3f80u, 0x3f81u, 0x3f80u, 0x3f80u}},
      TestCase{0x3f808000u, 0x3f800000u, 0, {0x3f80u, 0x3f81u, 0x3f80u, 0x3f80u}},
      TestCase{0x3f808001u, 0x3f800000u, 0, {0x3f81u, 0x3f81u, 0x3f80u, 0x3f80u}},
      TestCase{0x3f818000u, 0x3f800000u, 0, {0x3f82u, 0x3f82u, 0x3f81u, 0x3f81u}},
      TestCase{0xbf818000u, 0x3f800000u, 0, {0xbf82u, 0xbf81u, 0xbf82u, 0xbf81u}},
      TestCase{0xbf808001u, 0x3f800000u, 0, {0xbf81u, 0xbf80u, 0xbf81u, 0xbf80u}},
      TestCase{0x00018000u, 0x3f800000u, 0, {0x0002u, 0x0002u, 0x0001u, 0x0001u}},
      TestCase{0x80018000u, 0x3f800000u, 0, {0x8002u, 0x8001u, 0x8002u, 0x8001u}},
      TestCase{0x7f7f8000u, 0x3f800000u, 0, {0x7f80u, 0x7f80u, 0x7f7fu, 0x7f7fu}},
      TestCase{0xff7f8000u, 0x3f800000u, 0, {0xff80u, 0xff7fu, 0xff80u, 0xff7fu}},
      // Exact product is below a BF16 midpoint, but its F32 rounding is the midpoint.
      TestCase{0x3f70df0du, 0x3f8de289u, 0, {0x3f85u, 0x3f86u, 0x3f85u, 0x3f85u}},
      // Exact product is above an exactly representable BF16 result.
      TestCase{0x3f2a3ce6u, 0x3f172134u, 0, {0x3ec9u, 0x3ecau, 0x3ec9u, 0x3ec9u}},
      // A tiny addend is lost in F64, but still affects directed BF16 rounding.
      TestCase{0x3f800000u, 0x3f800000u, 0x00000001u, {0x3f80u, 0x3f81u, 0x3f80u, 0x3f80u}},
  };
  constexpr std::array clamp_cases{
      TestCase{0xbf000000u, 0x3f800000u, 0, {0u, 0u, 0u, 0u}},
      TestCase{0x40000000u, 0x3f800000u, 0, {0x3f80u, 0x3f80u, 0x3f80u, 0x3f80u}},
      TestCase{0x7fc01234u, 0x3f800000u, 0, {0u, 0u, 0u, 0u}},
      TestCase{0x7f800000u, 0x3f800000u, 0, {0x3f80u, 0x3f80u, 0x3f80u, 0x3f80u}},
      TestCase{0xff800000u, 0x3f800000u, 0, {0u, 0u, 0u, 0u}},
  };
  constexpr uint32_t kDstSeed = 0xa5a55a5au;
  constexpr uint32_t kIdentityQuadPerm = 0xe4u;

  for (uint32_t round_mode = 0; round_mode < 4; ++round_mode) {
    for (const uint16_t opcode : {cdna5::kVFmaMixloBf16Vop3p, cdna5::kVFmaMixhiBf16Vop3p}) {
      for (const bool use_dpp : {false, true}) {
        for (const bool clamp : {false, true}) {
          const std::span<const TestCase> test_cases = clamp
                                                           ? std::span<const TestCase>(clamp_cases)
                                                           : std::span<const TestCase>(round_cases);
          SCOPED_TRACE(round_mode);
          SCOPED_TRACE(opcode == cdna5::kVFmaMixloBf16Vop3p ? "mixlo" : "mixhi");
          SCOPED_TRACE(use_dpp ? "dpp" : "ordinary");
          SCOPED_TRACE(clamp ? "clamp" : "no clamp");

          auto decoder = Decoder::create(ROCJITSU_CODE_ARCH_CDNA5);
          ASSERT_NE(decoder, nullptr);
          std::unique_ptr<Instruction> instruction;
          if (use_dpp) {
            cdna5::Vop3pVopDpp16MachineInst raw{};
            raw.vdst = 3;
            raw.op = opcode;
            raw.encoding = 0xccu;
            raw.src0 = amdgpu::SRC_DPP;
            raw.src1 = 257;
            raw.src2 = 258;
            raw.opsel_hi = 0;
            raw.clamp = clamp;
            raw.vsrc0 = 0;
            raw.dpp_ctrl = kIdentityQuadPerm;
            raw.fi = 1;
            raw.bound_ctrl = 0;
            raw.bank_mask = 0xfu;
            raw.row_mask = 0xfu;
            static_assert(sizeof(raw) == 3 * sizeof(uint32_t));
            instruction.reset(decode_valid(*decoder, reinterpret_cast<const uint32_t *>(&raw)));
          } else {
            const auto words = cdna5::build_vop3p(opcode, {.vdst = 3,
                                                           .clamp = static_cast<uint8_t>(clamp),
                                                           .src0 = 256,
                                                           .src1 = 257,
                                                           .src2 = 258,
                                                           .opsel_hi = 0});
            instruction.reset(decode_valid(*decoder, words.data()));
          }
          ASSERT_NE(instruction, nullptr);

          Gfx1250Sim sim;
          auto *cu = sim.cu();
          auto *wf = cu->dispatch_wf(0, 0, kGfx1250ScalarSlots, 32);
          ASSERT_NE(wf, nullptr);
          wf->set_exec((uint64_t{1} << test_cases.size()) - 1);
          wf->set_mode_raw(round_mode << 2);
          const uint32_t vgpr_base = wf->vgpr_alloc().base;
          for (uint32_t lane = 0; lane < test_cases.size(); ++lane) {
            cu->write_vgpr(vgpr_base, lane, test_cases[lane].src0);
            cu->write_vgpr(vgpr_base + 1, lane, test_cases[lane].src1);
            cu->write_vgpr(vgpr_base + 2, lane, test_cases[lane].src2);
            cu->write_vgpr(vgpr_base + 3, lane, kDstSeed);
          }

          EXPECT_TRUE(cu->execute_instruction(instruction.get(), *wf).succeeded());
          for (uint32_t lane = 0; lane < test_cases.size(); ++lane) {
            const uint32_t expected =
                opcode == cdna5::kVFmaMixloBf16Vop3p
                    ? (kDstSeed & 0xffff0000u) | test_cases[lane].expected[round_mode]
                    : (static_cast<uint32_t>(test_cases[lane].expected[round_mode]) << 16) |
                          (kDstSeed & 0xffffu);
            EXPECT_EQ(cu->read_vgpr(vgpr_base + 3, lane), expected) << "lane " << lane;
          }
        }
      }
    }
  }
}

TEST(Gfx1250DecodeTest, Vop3pRejectsLiteral64SelectorInEverySourcePosition) {
  auto decoder = Decoder::create(ROCJITSU_CODE_ARCH_CDNA5);
  ASSERT_NE(decoder, nullptr);

  for (const cdna5::Vop3pBuilderFields fields : {
           cdna5::Vop3pBuilderFields{.src0 = 254},
           cdna5::Vop3pBuilderFields{.src1 = 254},
           cdna5::Vop3pBuilderFields{.src2 = 254},
       }) {
    const auto words = cdna5::build_vop3p(cdna5::kVPkFmaF32Vop3p, fields);
    EXPECT_TRUE(decode_fails(*decoder, words.data()));
  }
}

TEST(Gfx1250DecodeTest, BinaryVop3pIgnoresLiteral64SelectorInUnusedSrc2) {
  auto decoder = Decoder::create(ROCJITSU_CODE_ARCH_CDNA5);
  ASSERT_NE(decoder, nullptr);

  for (const uint32_t opcode : {cdna5::kVPkAddF32Vop3p, cdna5::kVPkMulF32Vop3p}) {
    const auto words = cdna5::build_vop3p(opcode, {.src0 = 128, .src1 = 129, .src2 = 254});
    std::unique_ptr<Instruction> instruction(decode_valid(*decoder, words.data()));
    ASSERT_NE(instruction, nullptr);
    EXPECT_EQ(instruction->size(), 8);
    EXPECT_EQ(instruction->num_src_operands(), 2);
  }
}

TEST(Gfx1250ExecutionTest, VCmpGtU32Wave32ExplicitSdstPreservesHighSgpr) {
  Gfx1250Sim sim;
  auto *cu = sim.cu();
  auto *wf = cu->dispatch_wf(0, 0, kGfx1250ScalarSlots, 32);
  ASSERT_NE(wf, nullptr);
  wf->set_exec(0x3u);

  const uint32_t vgpr_base = wf->vgpr_alloc().base;
  cu->write_vgpr(vgpr_base + 4, 0, 3u);
  cu->write_vgpr(vgpr_base + 4, 1, 5u);
  write_wave_sgpr(*cu, *wf, 2, 0xaaaaaaaau);
  write_wave_sgpr(*cu, *wf, 3, 0xfefefefeu);
  wf->set_vcc(0x12345678u);

  const std::array<uint32_t, 2> words = {
      0xD44C0002u, // v_cmp_gt_u32_e64 s2, 4, v4
      0x02020884u,
  };
  cdna5::VCmpGtU32Vop3 cmp(words.data());
  cmp.execute_impl(*wf);

  EXPECT_EQ(read_wave_sgpr(*cu, *wf, 2), 0x1u);
  EXPECT_EQ(read_wave_sgpr(*cu, *wf, 3), 0xfefefefeu);
  EXPECT_EQ(wf->vcc(), 0x12345678u);
}

TEST(Gfx1250ExecutionTest, Wave32ScalarVccHiWritePreservesUpperHalf) {
  Gfx1250Sim sim;
  auto *cu = sim.cu();
  auto *wf = cu->dispatch_wf(0, 0, kGfx1250ScalarSlots, 32);
  ASSERT_NE(wf, nullptr);
  ASSERT_EQ(wf->wf_size(), 32u);
  wf->set_exec(0xffff0000u);
  wf->set_vcc(0);

  auto decoder = Decoder::create(ROCJITSU_CODE_ARCH_CDNA5);
  ASSERT_NE(decoder, nullptr);

  const uint32_t words[] = {0x8c6b7e6bu, 0}; // s_or_b32 vcc_hi, vcc_hi, exec_lo
  std::unique_ptr<Instruction> inst(decode_valid(*decoder, words));
  ASSERT_NE(inst, nullptr);
  ASSERT_EQ(std::string_view(inst->mnemonic()), "s_or_b32");
  EXPECT_TRUE(cu->execute_instruction(inst.get(), *wf).succeeded());

  EXPECT_EQ(wf->vcc(), 0xffff0000'00000000ULL);
}

TEST(Gfx1250ExecutionTest, SwmmacIu8K128MatchesIndependentSparseLayoutOracle) {
  ForceScalarGuard scalar_guard;
  Gfx1250Sim sim;
  auto *wf = sim.dispatch_scratch_wf();
  ASSERT_NE(wf, nullptr);
  auto &cu = *sim.cu();
  const uint32_t base = wf->vgpr_alloc().base;
  constexpr uint32_t kA = 0;
  constexpr uint32_t kB = 16;
  constexpr uint32_t kAcc = 40;
  constexpr uint32_t kIndex = 56;
  constexpr std::array<std::array<uint32_t, 2>, 6> kPairs = {
      std::array<uint32_t, 2>{0, 1}, {0, 2}, {0, 3}, {1, 2}, {1, 3}, {2, 3}};

  auto write_byte = [&](uint32_t reg_base, uint32_t lane, uint32_t slot, uint8_t value) {
    const uint32_t reg = reg_base + slot / 4;
    const uint32_t shift = 8u * (slot % 4);
    const uint32_t old = cu.read_vgpr(base + reg, lane);
    cu.write_vgpr(base + reg, lane,
                  (old & ~(0xFFu << shift)) | (static_cast<uint32_t>(value) << shift));
  };

  for (uint32_t reg = 0; reg < 64; ++reg)
    for (uint32_t lane = 0; lane < 32; ++lane)
      cu.write_vgpr(base + reg, lane, 0);

  std::array<std::array<uint8_t, 64>, 16> compressed_a{};
  std::array<std::array<uint8_t, 128>, 16> dense_b{};
  std::array<std::array<uint32_t, 2>, 16 * 32> selectors{};
  for (uint32_t row = 0; row < 16; ++row)
    for (uint32_t group = 0; group < 32; ++group) {
      const auto pair = kPairs[(row * 5u + group * 7u + group * group) % kPairs.size()];
      selectors[row * 32 + group] = pair;
      for (uint32_t which = 0; which < 2; ++which) {
        const uint32_t ck = 2u * group + which;
        const uint8_t value = static_cast<uint8_t>(1u + ((row * 3u + group + which * 2u) % 7u));
        compressed_a[row][ck] = value;
        const uint32_t a_lane = row + 16u * ((ck >> 4) & 1u);
        const uint32_t a_slot = (ck & 15u) + 16u * (ck >> 5);
        write_byte(kA, a_lane, a_slot, value);

        const uint32_t index_lane = row + 16u * (ck / 32u);
        const uint32_t index_slot = ck % 32u;
        const uint32_t word = index_slot / 16;
        const uint32_t shift = 2u * (index_slot % 16);
        const uint32_t old = cu.read_vgpr(base + kIndex + word, index_lane);
        cu.write_vgpr(base + kIndex + word, index_lane, old | ((pair[which] & 3u) << shift));
      }
    }

  for (uint32_t k = 0; k < 128; ++k)
    for (uint32_t col = 0; col < 16; ++col) {
      const uint8_t value = static_cast<uint8_t>(1u + ((k * 5u + col * 3u) % 11u));
      dense_b[col][k] = value;
      const uint32_t lane = col + 16u * ((k >> 5) & 1u);
      const uint32_t slot = (k & 31u) + 32u * (k >> 6);
      write_byte(kB, lane, slot, value);
    }

  std::array<uint32_t, 16 * 16> expected{};
  for (uint32_t row = 0; row < 16; ++row)
    for (uint32_t col = 0; col < 16; ++col) {
      uint32_t sum = 0;
      for (uint32_t group = 0; group < 32; ++group)
        for (uint32_t which = 0; which < 2; ++which) {
          const uint32_t ck = 2u * group + which;
          const uint32_t k = 4u * group + selectors[row * 32 + group][which];
          sum += static_cast<uint32_t>(compressed_a[row][ck]) * dense_b[col][k];
        }
      expected[row * 16 + col] = sum;
    }

  for (bool force_scalar : {true, false}) {
    SCOPED_TRACE(force_scalar ? "scalar" : "simd");
    util::set_force_scalar_for_testing(force_scalar);
    for (uint32_t reg = 0; reg < 8; ++reg)
      for (uint32_t lane = 0; lane < 32; ++lane)
        cu.write_vgpr(base + kAcc + reg, lane, 0);

    amdgpu::exec_swmmac_i32(cu, 16, 16, 128, 8, base + kAcc, base + kA, base + kB, base + kAcc,
                            base + kIndex, 32, 0, amdgpu::extract_u8, amdgpu::extract_u8, false);

    for (uint32_t row = 0; row < 16; ++row)
      for (uint32_t col = 0; col < 16; ++col) {
        const auto out = amdgpu::wmma_output_loc_32(16, 16, row, col);
        EXPECT_EQ(cu.read_vgpr(base + kAcc + out.reg, out.lane), expected[row * 16 + col])
            << "row=" << row << " col=" << col;
      }
  }
}

TEST(Gfx1250ExecutionTest, Perlane64CompatibilityEncodingDecodesAndIsWave32Nop) {
  Gfx1250Sim sim;
  auto *cu = sim.cu();
  auto *wf = cu->dispatch_wf(0, 0, kGfx1250ScalarSlots, 32);
  ASSERT_NE(wf, nullptr);
  ASSERT_EQ(wf->wf_size(), 32u);
  wf->set_exec(0x80000001u);

  auto decoder = Decoder::create(ROCJITSU_CODE_ARCH_CDNA5);
  ASSERT_NE(decoder, nullptr);
  // LLVM 23 gfx1250 compatibility encoding: v_permlane64_b32 v0, v1.
  constexpr std::array<uint32_t, 1> words{0x7E00CF01u};
  std::unique_ptr<Instruction> inst(decode_valid(*decoder, words.data()));
  ASSERT_NE(inst, nullptr);
  ASSERT_EQ(std::string_view(inst->mnemonic()), "v_permlane64_b32_e32");

  const uint32_t base = wf->vgpr_alloc().base;
  for (uint32_t lane = 0; lane < wf->wf_size(); ++lane) {
    cu->write_vgpr(base, lane, 0xA5A50000u | lane);
    cu->write_vgpr(base + 1, lane, 0x5A5A0000u | lane);
  }
  EXPECT_TRUE(cu->execute_instruction(inst.get(), *wf).succeeded());

  // The instruction swaps Wave64 halves; on gfx1250's Wave32 it is a NOP,
  // including for active lanes and a partial EXEC mask.
  for (uint32_t lane = 0; lane < wf->wf_size(); ++lane)
    EXPECT_EQ(cu->read_vgpr(base, lane), 0xA5A50000u | lane) << "lane " << lane;
}

TEST(Gfx1250ExecutionTest, RelativeSourceDestinationOperationsUsePackedM0Offsets) {
  Gfx1250Sim sim;
  auto *cu = sim.cu();
  auto *wf = cu->dispatch_wf(0, 0, kGfx1250ScalarSlots, kGfx1250Wave32VgprAllocation);
  ASSERT_NE(wf, nullptr);
  wf->set_exec(1u);

  constexpr uint32_t kLane = 0;
  constexpr uint32_t kSrc = 1;
  constexpr uint32_t kDst = 10;
  const uint32_t vgpr_base = wf->vgpr_alloc().base;
  auto write_vgpr = [&](uint32_t reg, uint32_t value) {
    cu->write_vgpr(vgpr_base + reg, kLane, value);
  };
  auto read_vgpr = [&](uint32_t reg) { return cu->read_vgpr(vgpr_base + reg, kLane); };

  const auto movrelsd_words =
      cdna5::build_vop1(cdna5::kVMovrelsdB32Vop1, {.src0 = 256 + kSrc, .vdst = kDst});
  cdna5::VMovrelsdB32Vop1 movrelsd(movrelsd_words.data());
  wf->set_m0(3u);
  write_vgpr(kSrc + 3, 0x11223344u);
  write_vgpr(kDst + 3, 0u);
  movrelsd.execute_impl(*wf);
  EXPECT_EQ(read_vgpr(kDst + 3), 0x11223344u);

  const auto movrelsd2_words =
      cdna5::build_vop1(cdna5::kVMovrelsd2B32Vop1, {.src0 = 256 + kSrc, .vdst = kDst});
  cdna5::VMovrelsd2B32Vop1 movrelsd2(movrelsd2_words.data());
  wf->set_m0((4u << 16) | 2u);
  write_vgpr(kSrc + 2, 0x55667788u);
  write_vgpr(kDst + 4, 0u);
  movrelsd2.execute_impl(*wf);
  EXPECT_EQ(read_vgpr(kDst + 4), 0x55667788u);

  wf->set_m0((256u << 16) | 256u);
  write_vgpr(kSrc + 256, 0x89ABCDEFu);
  write_vgpr(kDst + 256, 0u);
  movrelsd2.execute_impl(*wf);
  EXPECT_EQ(read_vgpr(kDst + 256), 0x89ABCDEFu);

  const auto swaprel_words =
      cdna5::build_vop1(cdna5::kVSwaprelB32Vop1, {.src0 = 256 + kSrc, .vdst = kDst});
  cdna5::VSwaprelB32Vop1 swaprel(swaprel_words.data());
  wf->set_m0((4u << 16) | 2u);
  write_vgpr(kSrc + 2, 0xAABBCCDDu);
  write_vgpr(kDst + 4, 0x12345678u);
  swaprel.execute_impl(*wf);
  EXPECT_EQ(read_vgpr(kSrc + 2), 0x12345678u);
  EXPECT_EQ(read_vgpr(kDst + 4), 0xAABBCCDDu);

  wf->set_m0((256u << 16) | 256u);
  write_vgpr(kSrc + 256, 0x0BADF00Du);
  write_vgpr(kDst + 256, 0xC001D00Du);
  swaprel.execute_impl(*wf);
  EXPECT_EQ(read_vgpr(kSrc + 256), 0xC001D00Du);
  EXPECT_EQ(read_vgpr(kDst + 256), 0x0BADF00Du);

  // Relative indexing is applied after the encoded source and destination
  // banks are resolved. This crosses encoded v255 into the next logical bank
  // while keeping Src0 and Dst in distinct VGPR-MSB banks.
  constexpr uint8_t kRelativeVgprMsbMode = 1u | (2u << 6);
  wf->set_vgpr_msb_mode(kRelativeVgprMsbMode);
  const auto banked_movrelsd_words =
      cdna5::build_vop1(cdna5::kVMovrelsdB32Vop1, {.src0 = 256 + 255, .vdst = kDst});
  cdna5::VMovrelsdB32Vop1 banked_movrelsd(banked_movrelsd_words.data());
  wf->set_m0(1u);
  write_vgpr(512, 0x55AA1234u);
  write_vgpr(523, 0u);
  banked_movrelsd.execute_impl(*wf);
  EXPECT_EQ(read_vgpr(523), 0x55AA1234u);

  const auto banked_swaprel_words =
      cdna5::build_vop1(cdna5::kVSwaprelB32Vop1, {.src0 = 256 + 255, .vdst = kDst});
  cdna5::VSwaprelB32Vop1 banked_swaprel(banked_swaprel_words.data());
  wf->set_m0((1u << 16) | 1u);
  write_vgpr(512, 0x11112222u);
  write_vgpr(523, 0x33334444u);
  banked_swaprel.execute_impl(*wf);
  EXPECT_EQ(read_vgpr(512), 0x33334444u);
  EXPECT_EQ(read_vgpr(523), 0x11112222u);
  wf->set_vgpr_msb_mode(0);

  const auto movrels_words =
      cdna5::build_vop1(cdna5::kVMovrelsB32Vop1, {.src0 = 256, .vdst = kDst});
  cdna5::VMovrelsB32Vop1 movrels(movrels_words.data());
  write_vgpr(0, 0xCAFEBABEu);
  write_vgpr(1023, 0x1023ABCDu);
  wf->set_m0(1023u);
  movrels.execute_impl(*wf);
  EXPECT_EQ(read_vgpr(kDst), 0x1023ABCDu);

  // M0 is an unsigned 10-bit index. A value above 1023 is out of range,
  // so an invalid source uses the corresponding V0-based operand.
  write_vgpr(kDst, 0u);
  wf->set_m0(1024u);
  movrels.execute_impl(*wf);
  EXPECT_EQ(read_vgpr(kDst), 0xCAFEBABEu);

  const auto movreld_words =
      cdna5::build_vop1(cdna5::kVMovreldB32Vop1, {.src0 = 256 + kSrc, .vdst = 0});
  cdna5::VMovreldB32Vop1 movreld(movreld_words.data());
  write_vgpr(kSrc, 0x13579BDFu);
  write_vgpr(1023, 0u);
  wf->set_m0(1023u);
  movreld.execute_impl(*wf);
  EXPECT_EQ(read_vgpr(1023), 0x13579BDFu);

  write_vgpr(1023, 0xDEADBEEFu);
  wf->set_m0(1024u);
  movreld.execute_impl(*wf);
  EXPECT_EQ(read_vgpr(1023), 0xDEADBEEFu);

  // The packed form validates source and destination independently: an
  // invalid source falls back to V0, while an invalid destination suppresses
  // the complete result.
  write_vgpr(kDst, 0u);
  wf->set_m0(0x000003FFu);
  movrelsd2.execute_impl(*wf);
  EXPECT_EQ(read_vgpr(kDst), 0xCAFEBABEu);

  write_vgpr(kDst, 0x2468ACE0u);
  wf->set_m0(0x03FF0000u);
  movrelsd2.execute_impl(*wf);
  EXPECT_EQ(read_vgpr(kDst), 0x2468ACE0u);

  // Both V_SWAPREL operands are destinations. If either packed index is
  // invalid, neither side of the exchange is written.
  write_vgpr(kSrc, 0x11111111u);
  write_vgpr(kDst, 0x22222222u);
  wf->set_m0(0x000003FFu);
  swaprel.execute_impl(*wf);
  EXPECT_EQ(read_vgpr(kSrc), 0x11111111u);
  EXPECT_EQ(read_vgpr(kDst), 0x22222222u);

  wf->set_m0(0x03FF0000u);
  swaprel.execute_impl(*wf);
  EXPECT_EQ(read_vgpr(kSrc), 0x11111111u);
  EXPECT_EQ(read_vgpr(kDst), 0x22222222u);
}

TEST(Gfx1250ExecutionTest, SaturatingPackOperationsClampEverySourceElement) {
  Gfx1250Sim sim;
  auto *cu = sim.cu();
  auto *wf = cu->dispatch_wf(0, 0, kGfx1250ScalarSlots, 32);
  ASSERT_NE(wf, nullptr);
  wf->set_exec(1u);

  constexpr uint32_t kLane = 0;
  constexpr uint32_t kSrc = 0;
  const uint32_t vgpr_base = wf->vgpr_alloc().base;
  auto run = [&](uint16_t opcode, uint32_t raw, uint32_t expected) {
    constexpr uint32_t kDst = 1;
    SCOPED_TRACE(opcode);
    cu->write_vgpr(vgpr_base + kSrc, kLane, raw);
    cu->write_vgpr(vgpr_base + kDst, kLane, 0xDEADBEEFu);
    const auto words = cdna5::build_vop1(opcode, {.src0 = 256 + kSrc, .vdst = kDst});
    if (opcode == cdna5::kVSatPkU8I16Vop1) {
      cdna5::VSatPkU8I16Vop1 inst(words.data());
      inst.execute_impl(*wf);
    } else if (opcode == cdna5::kVSatPk4I4I8Vop1) {
      cdna5::VSatPk4I4I8Vop1 inst(words.data());
      inst.execute_impl(*wf);
    } else {
      cdna5::VSatPk4U4U8Vop1 inst(words.data());
      inst.execute_impl(*wf);
    }
    EXPECT_EQ(cu->read_vgpr(vgpr_base + kDst, kLane), 0xDEAD0000u | expected);
  };

  run(cdna5::kVSatPkU8I16Vop1, 0xFFFF012Cu, 0x000000FFu);
  run(cdna5::kVSatPk4I4I8Vop1, 0x0807F8F7u, 0x00007788u);
  run(cdna5::kVSatPk4U4U8Vop1, 0xFF100F00u, 0x0000FFF0u);
}

TEST(Gfx1250ExecutionTest, Vop2FusedOperationsUseLiteral64AndOldPackedDestination) {
  Gfx1250Sim sim;
  auto *cu = sim.cu();
  auto *wf = cu->dispatch_wf(0, 0, kGfx1250ScalarSlots, 32);
  ASSERT_NE(wf, nullptr);
  wf->set_exec(1u);

  constexpr uint32_t kLane = 0;
  const uint32_t vgpr_base = wf->vgpr_alloc().base;
  auto write64 = [&](uint32_t reg, double value) {
    const uint64_t raw = std::bit_cast<uint64_t>(value);
    cu->write_vgpr(vgpr_base + reg, kLane, static_cast<uint32_t>(raw));
    cu->write_vgpr(vgpr_base + reg + 1, kLane, static_cast<uint32_t>(raw >> 32));
  };
  auto read64 = [&](uint32_t reg) {
    const uint64_t raw = cu->read_vgpr(vgpr_base + reg, kLane) |
                         (static_cast<uint64_t>(cu->read_vgpr(vgpr_base + reg + 1, kLane)) << 32);
    return std::bit_cast<double>(raw);
  };

  constexpr double kLiteral = 3.0;
  constexpr uint64_t kLiteralRaw = std::bit_cast<uint64_t>(kLiteral);
  write64(0, 2.0);
  write64(2, 5.0);

  const auto fmamk_base =
      cdna5::build_vop2(cdna5::kVFmamkF64Vop2, {.src0 = 256, .vsrc1 = 2, .vdst = 4});
  const std::array fmamk_words{fmamk_base[0], static_cast<uint32_t>(kLiteralRaw),
                               static_cast<uint32_t>(kLiteralRaw >> 32)};
  cdna5::VFmamkF64Vop2 fmamk(fmamk_words.data());
  fmamk.execute_impl(*wf);
  EXPECT_DOUBLE_EQ(read64(4), 11.0);

  const auto fmaak_base =
      cdna5::build_vop2(cdna5::kVFmaakF64Vop2, {.src0 = 256, .vsrc1 = 2, .vdst = 6});
  const std::array fmaak_words{fmaak_base[0], static_cast<uint32_t>(kLiteralRaw),
                               static_cast<uint32_t>(kLiteralRaw >> 32)};
  cdna5::VFmaakF64Vop2 fmaak(fmaak_words.data());
  fmaak.execute_impl(*wf);
  EXPECT_DOUBLE_EQ(read64(6), 13.0);

  cu->write_vgpr(vgpr_base + 0, kLane, 0x40003C00u); // {1.0, 2.0}
  cu->write_vgpr(vgpr_base + 1, kLane, 0x44004200u); // {3.0, 4.0}
  cu->write_vgpr(vgpr_base + 2, kLane, 0x46004500u); // {5.0, 6.0}
  const auto pk_words =
      cdna5::build_vop2(cdna5::kVPkFmacF16Vop2, {.src0 = 256, .vsrc1 = 1, .vdst = 2});
  cdna5::VPkFmacF16Vop2 pk_fmac(pk_words.data());
  pk_fmac.execute_impl(*wf);
  EXPECT_EQ(cu->read_vgpr(vgpr_base + 2, kLane), 0x4B004800u); // {8.0, 14.0}
}

TEST(Gfx1250ExecutionTest, FusedOperationsHonorF16F64ModeControls) {
  Gfx1250Sim sim;
  auto *cu = sim.cu();
  auto *wf = cu->dispatch_wf(0, 0, kGfx1250ScalarSlots, 32);
  ASSERT_NE(wf, nullptr);
  wf->set_exec(1u);
  const uint32_t base = wf->vgpr_alloc().base;

  auto write64 = [&](uint32_t reg, uint64_t value) {
    cu->write_vgpr(base + reg, 0, static_cast<uint32_t>(value));
    cu->write_vgpr(base + reg + 1, 0, static_cast<uint32_t>(value >> 32));
  };
  auto read64 = [&](uint32_t reg) {
    return static_cast<uint64_t>(cu->read_vgpr(base + reg, 0)) |
           (static_cast<uint64_t>(cu->read_vgpr(base + reg + 1, 0)) << 32);
  };
  auto run_fmamk = [&](uint64_t src0, uint64_t literal, uint64_t src2, uint32_t mode) {
    write64(0, src0);
    write64(2, src2);
    wf->set_mode_raw(mode);
    const auto encoded =
        cdna5::build_vop2(cdna5::kVFmamkF64Vop2, {.src0 = 256, .vsrc1 = 2, .vdst = 4});
    const std::array words{encoded[0], static_cast<uint32_t>(literal),
                           static_cast<uint32_t>(literal >> 32)};
    cdna5::VFmamkF64Vop2 inst(words.data());
    inst.execute_impl(*wf);
    return read64(4);
  };

  constexpr uint64_t kOne = std::bit_cast<uint64_t>(1.0);
  constexpr uint64_t kHalfUlpAtOne = std::bit_cast<uint64_t>(0x1p-53);
  constexpr uint64_t kNextAfterOne = kOne + 1;
  constexpr uint64_t expected_f64[] = {kOne, kNextAfterOne, kOne, kOne};
  for (uint32_t round = 0; round < 4; ++round)
    EXPECT_EQ(run_fmamk(kOne, kHalfUlpAtOne, kOne, (round << 2) | (3u << 6)), expected_f64[round]);

  constexpr uint64_t kMinF64 = 1u;
  EXPECT_EQ(run_fmamk(kMinF64, kOne, 0, 3u << 6), kMinF64);
  EXPECT_EQ(run_fmamk(kMinF64, kOne, 0, 2u << 6), 0u); // Flush input.
  EXPECT_EQ(run_fmamk(kMinF64, kOne, 0, 1u << 6), 0u); // Flush output.

  auto run_fma_f64 = [&](uint64_t src0, uint64_t src1, uint64_t src2, uint32_t mode) {
    write64(0, src0);
    write64(2, src1);
    write64(4, src2);
    wf->set_mode_raw(mode);
    const auto words =
        cdna5::build_vop3(cdna5::kVFmaF64Vop3, {.vdst = 6, .src0 = 256, .src1 = 258, .src2 = 260});
    cdna5::VFmaF64Vop3 inst(words.data());
    inst.execute_impl(*wf);
    return read64(6);
  };
  auto run_fmac_f64_vop2 = [&](uint64_t src0, uint64_t src1, uint64_t accumulator, uint32_t mode) {
    write64(0, src0);
    write64(2, src1);
    write64(4, accumulator);
    wf->set_mode_raw(mode);
    const auto words =
        cdna5::build_vop2(cdna5::kVFmacF64Vop2, {.src0 = 256, .vsrc1 = 2, .vdst = 4});
    cdna5::VFmacF64Vop2 inst(words.data());
    inst.execute_impl(*wf);
    return read64(4);
  };
  auto run_fmac_f64_vop3 = [&](uint64_t src0, uint64_t src1, uint64_t accumulator, uint32_t mode) {
    write64(0, src0);
    write64(2, src1);
    write64(4, accumulator);
    wf->set_mode_raw(mode);
    const auto words =
        cdna5::build_vop3(cdna5::kVFmacF64Vop3, {.vdst = 4, .src0 = 256, .src1 = 258, .src2 = 0});
    cdna5::VFmacF64Vop3 inst(words.data());
    inst.execute_impl(*wf);
    return read64(4);
  };

  for (uint32_t round = 0; round < 4; ++round) {
    const uint32_t mode = (round << 2) | (3u << 6);
    EXPECT_EQ(run_fma_f64(kOne, kHalfUlpAtOne, kOne, mode), expected_f64[round]);
    EXPECT_EQ(run_fmac_f64_vop2(kOne, kHalfUlpAtOne, kOne, mode), expected_f64[round]);
    EXPECT_EQ(run_fmac_f64_vop3(kOne, kHalfUlpAtOne, kOne, mode), expected_f64[round]);
  }
  constexpr uint64_t expected_f64_denorm[] = {0, 0, 0, kMinF64};
  for (uint32_t denorm = 0; denorm < 4; ++denorm) {
    const uint32_t mode = denorm << 6;
    EXPECT_EQ(run_fma_f64(kMinF64, kOne, 0, mode), expected_f64_denorm[denorm]);
    EXPECT_EQ(run_fmac_f64_vop2(kMinF64, kOne, 0, mode), expected_f64_denorm[denorm]);
    EXPECT_EQ(run_fmac_f64_vop3(kMinF64, kOne, 0, mode), expected_f64_denorm[denorm]);
  }

  const auto pk_words =
      cdna5::build_vop2(cdna5::kVPkFmacF16Vop2, {.src0 = 256, .vsrc1 = 1, .vdst = 2});
  cdna5::VPkFmacF16Vop2 pk_fmac(pk_words.data());
  auto run_f16 = [&](uint16_t a, uint16_t b, uint16_t c, uint32_t mode) {
    cu->write_vgpr(base + 0, 0, static_cast<uint32_t>(a) | (static_cast<uint32_t>(a) << 16));
    cu->write_vgpr(base + 1, 0, static_cast<uint32_t>(b) | (static_cast<uint32_t>(b) << 16));
    cu->write_vgpr(base + 2, 0, static_cast<uint32_t>(c) | (static_cast<uint32_t>(c) << 16));
    wf->set_mode_raw(mode);
    pk_fmac.execute_impl(*wf);
    return static_cast<uint16_t>(cu->read_vgpr(base + 2, 0));
  };

  constexpr uint16_t expected_f16[] = {0x3C00u, 0x3C01u, 0x3C00u, 0x3C00u};
  for (uint32_t round = 0; round < 4; ++round)
    EXPECT_EQ(run_f16(0x3C00u, 0x1000u, 0x3C00u, (round << 2) | (3u << 6)), expected_f16[round]);

  EXPECT_EQ(run_f16(0x0001u, 0x3C00u, 0, 3u << 6), 0x0001u);
  EXPECT_EQ(run_f16(0x0001u, 0x3C00u, 0, 2u << 6), 0x0000u);
  EXPECT_EQ(run_f16(0x0001u, 0x3C00u, 0, 1u << 6), 0x0000u);
  EXPECT_EQ(run_f16(0x7BFFu, 0x4000u, 0, 3u << 6), 0x7C00u);
  EXPECT_EQ(run_f16(0x7BFFu, 0x4000u, 0, (3u << 6) | (1u << 23)), 0x7BFFu);

  auto run_fma_f16 = [&](uint16_t src0, uint16_t src1, uint16_t src2, uint32_t mode) {
    cu->write_vgpr(base + 0, 0, src0);
    cu->write_vgpr(base + 1, 0, src1);
    cu->write_vgpr(base + 2, 0, src2);
    cu->write_vgpr(base + 3, 0, 0xCAFEDEADu);
    wf->set_mode_raw(mode);
    const auto words =
        cdna5::build_vop3(cdna5::kVFmaF16Vop3, {.vdst = 3, .src0 = 256, .src1 = 257, .src2 = 258});
    cdna5::VFmaF16Vop3 inst(words.data());
    inst.execute_impl(*wf);
    return static_cast<uint16_t>(cu->read_vgpr(base + 3, 0));
  };
  for (uint32_t round = 0; round < 4; ++round)
    EXPECT_EQ(run_fma_f16(0x3C00u, 0x1000u, 0x3C00u, (round << 2) | (3u << 6)),
              expected_f16[round]);
  constexpr uint16_t expected_f16_denorm[] = {0, 0, 0, 1};
  for (uint32_t denorm = 0; denorm < 4; ++denorm)
    EXPECT_EQ(run_fma_f16(1, 0x3C00u, 0, denorm << 6), expected_f16_denorm[denorm]);

  auto run_fmac_f16_vop2 = [&](uint16_t src0, uint16_t src1, uint16_t accumulator, uint32_t mode) {
    cu->write_vgpr(base + 0, 0, src0);
    cu->write_vgpr(base + 1, 0, src1);
    cu->write_vgpr(base + 2, 0, accumulator);
    wf->set_mode_raw(mode);
    const auto words =
        cdna5::build_vop2(cdna5::kVFmacF16Vop2, {.src0 = 256, .vsrc1 = 1, .vdst = 2});
    cdna5::VFmacF16Vop2 inst(words.data());
    inst.execute_impl(*wf);
    return static_cast<uint16_t>(cu->read_vgpr(base + 2, 0));
  };
  auto run_fmac_f16_vop3 = [&](uint16_t src0, uint16_t src1, uint16_t accumulator, uint32_t mode) {
    cu->write_vgpr(base + 0, 0, src0);
    cu->write_vgpr(base + 1, 0, src1);
    cu->write_vgpr(base + 2, 0, accumulator);
    wf->set_mode_raw(mode);
    const auto words =
        cdna5::build_vop3(cdna5::kVFmacF16Vop3, {.vdst = 2, .src0 = 256, .src1 = 257, .src2 = 0});
    cdna5::VFmacF16Vop3 inst(words.data());
    inst.execute_impl(*wf);
    return static_cast<uint16_t>(cu->read_vgpr(base + 2, 0));
  };
  auto run_fmamk_f16 = [&](uint16_t src0, uint16_t literal, uint16_t src2, uint32_t mode) {
    cu->write_vgpr(base + 0, 0, src0);
    cu->write_vgpr(base + 1, 0, src2);
    wf->set_mode_raw(mode);
    const auto encoded =
        cdna5::build_vop2(cdna5::kVFmamkF16Vop2, {.src0 = 256, .vsrc1 = 1, .vdst = 2});
    const std::array words{encoded[0], static_cast<uint32_t>(literal)};
    cdna5::VFmamkF16Vop2 inst(words.data());
    inst.execute_impl(*wf);
    return static_cast<uint16_t>(cu->read_vgpr(base + 2, 0));
  };
  auto run_fmaak_f16 = [&](uint16_t src0, uint16_t src1, uint16_t literal, uint32_t mode) {
    cu->write_vgpr(base + 0, 0, src0);
    cu->write_vgpr(base + 1, 0, src1);
    wf->set_mode_raw(mode);
    const auto encoded =
        cdna5::build_vop2(cdna5::kVFmaakF16Vop2, {.src0 = 256, .vsrc1 = 1, .vdst = 2});
    const std::array words{encoded[0], static_cast<uint32_t>(literal)};
    cdna5::VFmaakF16Vop2 inst(words.data());
    inst.execute_impl(*wf);
    return static_cast<uint16_t>(cu->read_vgpr(base + 2, 0));
  };
  for (uint32_t round = 0; round < 4; ++round) {
    const uint32_t mode = (round << 2) | (3u << 6);
    EXPECT_EQ(run_fmac_f16_vop2(0x3C00u, 0x1000u, 0x3C00u, mode), expected_f16[round]);
    EXPECT_EQ(run_fmac_f16_vop3(0x3C00u, 0x1000u, 0x3C00u, mode), expected_f16[round]);
    EXPECT_EQ(run_fmamk_f16(0x3C00u, 0x1000u, 0x3C00u, mode), expected_f16[round]);
    EXPECT_EQ(run_fmaak_f16(0x3C00u, 0x1000u, 0x3C00u, mode), expected_f16[round]);
  }
  for (uint32_t denorm = 0; denorm < 4; ++denorm) {
    const uint32_t mode = denorm << 6;
    EXPECT_EQ(run_fmac_f16_vop2(1, 0x3C00u, 0, mode), expected_f16_denorm[denorm]);
    EXPECT_EQ(run_fmac_f16_vop3(1, 0x3C00u, 0, mode), expected_f16_denorm[denorm]);
    EXPECT_EQ(run_fmamk_f16(1, 0x3C00u, 0, mode), expected_f16_denorm[denorm]);
    EXPECT_EQ(run_fmaak_f16(1, 0x3C00u, 0, mode), expected_f16_denorm[denorm]);
  }
  constexpr uint32_t kF16RneDenormMode = 3u << 6;
  EXPECT_EQ(run_fmac_f16_vop2(0x3801u, 0x4200u, 0x8001u, kF16RneDenormMode), 0x3E01u);
  EXPECT_EQ(run_fmac_f16_vop3(0x3801u, 0x4200u, 0x8001u, kF16RneDenormMode), 0x3E01u);
  EXPECT_EQ(run_fmamk_f16(0x3801u, 0x4200u, 0x8001u, kF16RneDenormMode), 0x3E01u);
  EXPECT_EQ(run_fmaak_f16(0x3801u, 0x4200u, 0x8001u, kF16RneDenormMode), 0x3E01u);

  cu->write_vgpr(base + 2, 1, 0xDEADBEEFu);
  run_f16(0x3C00u, 0x3C00u, 0, 3u << 6);
  EXPECT_EQ(cu->read_vgpr(base + 2, 1), 0xDEADBEEFu);
}

TEST(Gfx1250ExecutionTest, F64FmaAndFmacClampCanonicalizeResultBits) {
  Gfx1250Sim sim;
  amdgpu::ComputeUnitCore *cu = sim.cu();
  amdgpu::Wavefront *wf = cu->dispatch_wf(0, 0, kGfx1250ScalarSlots, 32);
  ASSERT_NE(wf, nullptr);
  wf->set_exec(1u);
  wf->set_mode_raw(3u << 6);
  const uint32_t base = wf->vgpr_alloc().base;

  const auto write64 = [&](uint32_t reg, uint64_t value) {
    cu->write_vgpr(base + reg, 0, static_cast<uint32_t>(value));
    cu->write_vgpr(base + reg + 1, 0, static_cast<uint32_t>(value >> 32));
  };
  const auto read64 = [&](uint32_t reg) {
    return static_cast<uint64_t>(cu->read_vgpr(base + reg, 0)) |
           (static_cast<uint64_t>(cu->read_vgpr(base + reg + 1, 0)) << 32);
  };

  const std::array<uint32_t, 2> fma_words = cdna5::build_vop3(
      cdna5::kVFmaF64Vop3, {.vdst = 6, .clamp = 1, .src0 = 256, .src1 = 258, .src2 = 260});
  cdna5::VFmaF64Vop3 fma(fma_words.data());
  const std::array<uint32_t, 2> fmac_words = cdna5::build_vop3(
      cdna5::kVFmacF64Vop3, {.vdst = 4, .clamp = 1, .src0 = 256, .src1 = 258, .src2 = 0});
  cdna5::VFmacF64Vop3 fmac(fmac_words.data());

  constexpr uint64_t kPositiveZero = 0x0000000000000000ULL;
  constexpr uint64_t kNegativeZero = 0x8000000000000000ULL;
  constexpr uint64_t kOne = std::bit_cast<uint64_t>(1.0);
  struct ClampCase {
    uint64_t multiplicand;
    uint64_t addend;
    uint64_t expected;
  };
  constexpr std::array<ClampCase, 8> kCases = {
      ClampCase{.multiplicand = 0x7FF8000000001234ULL,
                .addend = kPositiveZero,
                .expected = kPositiveZero},
      ClampCase{.multiplicand = 0x7FF0000000000001ULL,
                .addend = kPositiveZero,
                .expected = kPositiveZero},
      ClampCase{.multiplicand = kNegativeZero, .addend = kNegativeZero, .expected = kPositiveZero},
      ClampCase{.multiplicand = std::bit_cast<uint64_t>(-2.0),
                .addend = kPositiveZero,
                .expected = kPositiveZero},
      ClampCase{.multiplicand = kPositiveZero, .addend = kPositiveZero, .expected = kPositiveZero},
      ClampCase{.multiplicand = std::bit_cast<uint64_t>(0.5),
                .addend = kPositiveZero,
                .expected = std::bit_cast<uint64_t>(0.5)},
      ClampCase{.multiplicand = kOne, .addend = kPositiveZero, .expected = kOne},
      ClampCase{
          .multiplicand = std::bit_cast<uint64_t>(2.0), .addend = kPositiveZero, .expected = kOne},
  };

  for (size_t i = 0; i < kCases.size(); ++i) {
    const ClampCase &test_case = kCases[i];
    write64(0, test_case.multiplicand);
    write64(2, kOne);
    write64(4, test_case.addend);
    fma.execute_impl(*wf);
    EXPECT_EQ(read64(6), test_case.expected) << "fma case " << i;

    write64(4, test_case.addend);
    fmac.execute_impl(*wf);
    EXPECT_EQ(read64(4), test_case.expected) << "fmac case " << i;
  }
}

TEST(Gfx1250ExecutionTest, PkFmaF16UsesExactRoundingAndClamp) {
  ForceScalarGuard force_scalar_guard;
  for (uint32_t denorm = 0; denorm < 4; ++denorm) {
    std::array<uint32_t, 2> results{};
    for (uint32_t scalar = 0; scalar < 2; ++scalar) {
      util::set_force_scalar_for_testing(scalar != 0);
      Gfx1250Sim sim;
      auto *cu = sim.cu();
      auto *wf = cu->dispatch_wf(0, 0, kGfx1250ScalarSlots, 32);
      ASSERT_NE(wf, nullptr);
      wf->set_exec(1u);
      wf->set_mode_raw(denorm << 6);
      const uint32_t base = wf->vgpr_alloc().base;
      cu->write_vgpr(base + 0, 0, 0xBC000001u); // {min subnormal, -1}
      cu->write_vgpr(base + 1, 0, 0x3C003C00u); // {1, 1}
      cu->write_vgpr(base + 2, 0, 0x00000000u);
      auto words = cdna5::build_vop3p(
          cdna5::kVPkFmaF16Vop3p,
          {.vdst = 3, .clamp = 1, .src0 = 256, .src1 = 257, .src2 = 258, .opsel_hi = 3});
      words[0] |= uint32_t{1} << 14;
      cdna5::VPkFmaF16Vop3p inst(words.data());
      inst.execute_impl(*wf);
      results[scalar] = cu->read_vgpr(base + 3, 0);
    }
    EXPECT_EQ(results[0], results[1]) << "denorm mode " << denorm;
    constexpr std::array<uint16_t, 4> kExpectedLow = {0u, 0u, 0u, 1u};
    EXPECT_EQ(static_cast<uint16_t>(results[0]), kExpectedLow[denorm]) << "denorm mode " << denorm;
    EXPECT_EQ(static_cast<uint16_t>(results[0] >> 16), 0u); // CLAMP negative result.
  }

  // Exact/direct F16 rounding differs from an F32 FMA followed by an F16
  // narrowing for this vector: direct RNE is 0x3e01, not 0x3e02.
  for (uint32_t scalar = 0; scalar < 2; ++scalar) {
    util::set_force_scalar_for_testing(scalar != 0);
    Gfx1250Sim sim;
    auto *cu = sim.cu();
    auto *wf = cu->dispatch_wf(0, 0, kGfx1250ScalarSlots, 32);
    ASSERT_NE(wf, nullptr);
    wf->set_exec(1u);
    wf->set_mode_raw(3u << 6); // RNE, preserve input/output denormals.
    const uint32_t base = wf->vgpr_alloc().base;
    cu->write_vgpr(base + 0, 0, 0x38013801u);
    cu->write_vgpr(base + 1, 0, 0x42004200u);
    cu->write_vgpr(base + 2, 0, 0x80018001u);
    auto words = cdna5::build_vop3p(
        cdna5::kVPkFmaF16Vop3p, {.vdst = 3, .src0 = 256, .src1 = 257, .src2 = 258, .opsel_hi = 3});
    words[0] |= uint32_t{1} << 14;
    cdna5::VPkFmaF16Vop3p inst(words.data());
    inst.execute_impl(*wf);
    EXPECT_EQ(cu->read_vgpr(base + 3, 0), 0x3E013E01u);
  }
}

TEST(Gfx1250ExecutionTest, PermPk16OperationsWriteAllPackedResultWords) {
  Gfx1250Sim sim;
  auto *cu = sim.cu();
  auto *wf = cu->dispatch_wf(0, 0, kGfx1250ScalarSlots, 32);
  ASSERT_NE(wf, nullptr);
  wf->set_exec(1u);

  constexpr uint32_t kLane = 0;
  const uint32_t vgpr_base = wf->vgpr_alloc().base;
  auto write = [&](uint32_t reg, uint32_t value) { cu->write_vgpr(vgpr_base + reg, kLane, value); };
  auto read = [&](uint32_t reg) { return cu->read_vgpr(vgpr_base + reg, kLane); };

  write(0, 0xFEDCBA98u);
  write(1, 0x76543210u);
  write(2, 0x00000000u);
  write(3, 0x00000000u);
  write(4, 0x76543210u);
  write(5, 0xFEDCBA98u);

  const auto b4_words = cdna5::build_vop3(cdna5::kVPermPk16B4U4Vop3,
                                          {.vdst = 8, .src0 = 256, .src1 = 257, .src2 = 260});
  cdna5::VPermPk16B4U4Vop3 b4(b4_words.data());
  b4.execute_impl(*wf);
  EXPECT_EQ(read(8), 0x76543210u);
  EXPECT_EQ(read(9), 0xFEDCBA98u);

  write(0, 0u);
  write(1, 0x0000002Au);
  write(2, 0u);
  write(3, 0u);
  write(4, 0u);
  write(5, 0u);
  const auto b6_words = cdna5::build_vop3(cdna5::kVPermPk16B6U4Vop3,
                                          {.vdst = 10, .src0 = 256, .src1 = 257, .src2 = 260});
  cdna5::VPermPk16B6U4Vop3 b6(b6_words.data());
  b6.execute_impl(*wf);
  EXPECT_EQ(read(10), 0xAAAAAAAAu);
  EXPECT_EQ(read(11), 0xAAAAAAAAu);
  EXPECT_EQ(read(12), 0xAAAAAAAAu);

  write(0, 0u);
  write(1, 0x0000005Au);
  write(2, 0u);
  write(3, 0u);
  const auto b8_words = cdna5::build_vop3(cdna5::kVPermPk16B8U4Vop3,
                                          {.vdst = 14, .src0 = 256, .src1 = 257, .src2 = 260});
  cdna5::VPermPk16B8U4Vop3 b8(b8_words.data());
  b8.execute_impl(*wf);
  for (uint32_t word = 0; word < 4; ++word)
    EXPECT_EQ(read(14 + word), 0x5A5A5A5Au) << "word " << word;

  auto reference = [](uint32_t elem_bits, std::span<const uint32_t> table, uint64_t selectors) {
    std::array<uint32_t, 4> packed{};
    for (uint32_t i = 0; i < 16; ++i) {
      const uint32_t index = (selectors >> (i * 4)) & 0xFu;
      const uint32_t source_bit = index * elem_bits;
      const uint32_t source_word = source_bit / 32;
      const uint32_t source_shift = source_bit % 32;
      uint64_t pair = table[source_word];
      if (source_word + 1 < table.size())
        pair |= static_cast<uint64_t>(table[source_word + 1]) << 32;
      const uint32_t value = (pair >> source_shift) & ((1u << elem_bits) - 1u);
      const uint32_t dest_bit = i * elem_bits;
      packed[dest_bit / 32] |= value << (dest_bit % 32);
      if (dest_bit % 32 + elem_bits > 32)
        packed[dest_bit / 32 + 1] |= value >> (32 - dest_bit % 32);
    }
    return packed;
  };

  constexpr uint64_t selectors = 0xFEDCBA9876543210ULL;
  constexpr std::array<uint32_t, 3> table6 = {0x89ABCDEFu, 0x01234567u, 0x76543210u};
  write(0, table6[2]);
  write(2, table6[0]);
  write(3, table6[1]);
  write(4, static_cast<uint32_t>(selectors));
  write(5, static_cast<uint32_t>(selectors >> 32));
  const auto b6_nonuniform_words = cdna5::build_vop3(
      cdna5::kVPermPk16B6U4Vop3, {.vdst = 10, .src0 = 256, .src1 = 258, .src2 = 260});
  cdna5::VPermPk16B6U4Vop3 b6_nonuniform(b6_nonuniform_words.data());
  b6_nonuniform.execute_impl(*wf);
  const auto expected6 = reference(6, table6, selectors);
  for (uint32_t word = 0; word < 3; ++word)
    EXPECT_EQ(read(10 + word), expected6[word]) << "b6 word " << word;

  constexpr std::array<uint32_t, 4> table8 = {0x89ABCDEFu, 0x01234567u, 0x76543210u, 0xFEDCBA98u};
  write(0, table8[2]);
  write(1, table8[3]);
  write(2, table8[0]);
  write(3, table8[1]);
  const auto b8_nonuniform_words = cdna5::build_vop3(
      cdna5::kVPermPk16B8U4Vop3, {.vdst = 14, .src0 = 256, .src1 = 258, .src2 = 260});
  cdna5::VPermPk16B8U4Vop3 b8_nonuniform(b8_nonuniform_words.data());
  b8_nonuniform.execute_impl(*wf);
  const auto expected8 = reference(8, table8, selectors);
  for (uint32_t word = 0; word < 4; ++word)
    EXPECT_EQ(read(14 + word), expected8[word]) << "b8 word " << word;
}

TEST(Gfx1250ExecutionTest, QsadAndMqsadUseFourSlidingWindowsAndMaskedReferenceBytes) {
  Gfx1250Sim sim;
  auto *cu = sim.cu();
  auto *wf = cu->dispatch_wf(0, 0, kGfx1250ScalarSlots, 32);
  ASSERT_NE(wf, nullptr);
  wf->set_exec(1u);

  constexpr uint32_t kLane = 0;
  const uint32_t vgpr_base = wf->vgpr_alloc().base;
  auto write = [&](uint32_t reg, uint32_t value) { cu->write_vgpr(vgpr_base + reg, kLane, value); };
  auto read = [&](uint32_t reg) { return cu->read_vgpr(vgpr_base + reg, kLane); };

  write(0, 0x04030201u);
  write(1, 0x08070605u);
  write(2, 0x04030201u);
  write(4, 0x0014000Au);
  write(5, 0x0028001Eu);
  const auto qsad_words = cdna5::build_vop3(cdna5::kVQsadPkU16U8Vop3,
                                            {.vdst = 8, .src0 = 256, .src1 = 258, .src2 = 260});
  cdna5::VQsadPkU16U8Vop3 qsad(qsad_words.data());
  qsad.execute_impl(*wf);
  EXPECT_EQ(read(8), 0x0018000Au);
  EXPECT_EQ(read(9), 0x00340026u);

  // Legal SGPR and inline-constant sources retain logical operand semantics.
  write_wave_sgpr(*cu, *wf, 0, 0x04030201u);
  write_wave_sgpr(*cu, *wf, 1, 0x08070605u);
  write_wave_sgpr(*cu, *wf, 4, 0u);
  write_wave_sgpr(*cu, *wf, 5, 0u);
  const auto scalar_qsad_words =
      cdna5::build_vop3(cdna5::kVQsadPkU16U8Vop3, {.vdst = 20, .src0 = 0, .src1 = 128, .src2 = 4});
  cdna5::VQsadPkU16U8Vop3 scalar_qsad(scalar_qsad_words.data());
  scalar_qsad.execute_impl(*wf);
  EXPECT_EQ(read(20), 0x000E000Au);
  EXPECT_EQ(read(21), 0x00160012u);

  // Restore the unindexed operands before the accumulating forms.
  write(0, 0x04030201u);
  write(1, 0x08070605u);
  write(2, 0x00030001u);
  write(4, 0x0014000Au);
  write(5, 0x0028001Eu);
  const auto mqsad_pk_words = cdna5::build_vop3(cdna5::kVMqsadPkU16U8Vop3,
                                                {.vdst = 8, .src0 = 256, .src1 = 258, .src2 = 260});
  cdna5::VMqsadPkU16U8Vop3 mqsad_pk(mqsad_pk_words.data());
  mqsad_pk.execute_impl(*wf);
  EXPECT_EQ(read(8), 0x0016000Au);
  EXPECT_EQ(read(9), 0x002E0022u);

  write(4, 100u);
  write(5, 200u);
  write(6, 300u);
  write(7, 400u);
  const auto mqsad_words = cdna5::build_vop3(cdna5::kVMqsadU32U8Vop3,
                                             {.vdst = 12, .src0 = 256, .src1 = 258, .src2 = 260});
  cdna5::VMqsadU32U8Vop3 mqsad(mqsad_words.data());
  mqsad.execute_impl(*wf);
  EXPECT_EQ(read(12), 100u);
  EXPECT_EQ(read(13), 202u);
  EXPECT_EQ(read(14), 304u);
  EXPECT_EQ(read(15), 406u);

  write(4, 100u);
  write(5, 200u);
  write(6, 300u);
  write(7, 400u);
  const auto overlapping_words = cdna5::build_vop3(
      cdna5::kVMqsadU32U8Vop3, {.vdst = 5, .src0 = 256, .src1 = 258, .src2 = 260});
  cdna5::VMqsadU32U8Vop3 overlapping(overlapping_words.data());
  overlapping.execute_impl(*wf);
  EXPECT_EQ(read(5), 100u);
  EXPECT_EQ(read(6), 202u);
  EXPECT_EQ(read(7), 304u);
  EXPECT_EQ(read(8), 406u);

  // CLAMP saturates each packed or full-width accumulation independently.
  write(0, 0u);
  write(1, 0u);
  write(2, 0xffff'ffffu);
  write(4, 0xffff'ffffu);
  write(5, 0xffff'ffffu);
  const auto clamped_qsad_words = cdna5::build_vop3(
      cdna5::kVQsadPkU16U8Vop3, {.vdst = 8, .clamp = 1, .src0 = 256, .src1 = 258, .src2 = 260});
  cdna5::VQsadPkU16U8Vop3 clamped_qsad(clamped_qsad_words.data());
  clamped_qsad.execute_impl(*wf);
  EXPECT_EQ(read(8), UINT32_MAX);
  EXPECT_EQ(read(9), UINT32_MAX);

  const auto clamped_mqsad_pk_words = cdna5::build_vop3(
      cdna5::kVMqsadPkU16U8Vop3, {.vdst = 8, .clamp = 1, .src0 = 256, .src1 = 258, .src2 = 260});
  cdna5::VMqsadPkU16U8Vop3 clamped_mqsad_pk(clamped_mqsad_pk_words.data());
  clamped_mqsad_pk.execute_impl(*wf);
  EXPECT_EQ(read(8), UINT32_MAX);
  EXPECT_EQ(read(9), UINT32_MAX);

  write(4, UINT32_MAX);
  write(5, UINT32_MAX);
  write(6, UINT32_MAX);
  write(7, UINT32_MAX);
  const auto clamped_mqsad_words = cdna5::build_vop3(
      cdna5::kVMqsadU32U8Vop3, {.vdst = 12, .clamp = 1, .src0 = 256, .src1 = 258, .src2 = 260});
  cdna5::VMqsadU32U8Vop3 clamped_mqsad(clamped_mqsad_words.data());
  clamped_mqsad.execute_impl(*wf);
  EXPECT_EQ(read(12), UINT32_MAX);
  EXPECT_EQ(read(13), UINT32_MAX);
  EXPECT_EQ(read(14), UINT32_MAX);
  EXPECT_EQ(read(15), UINT32_MAX);
}

TEST(Gfx1250ExecutionTest, MullitAndTrigPreopPreserveLegacyAndRangeReductionRules) {
  Gfx1250Sim sim;
  auto *cu = sim.cu();
  auto *wf = cu->dispatch_wf(0, 0, kGfx1250ScalarSlots, 32);
  ASSERT_NE(wf, nullptr);
  wf->set_exec(0x7Fu);

  const uint32_t vgpr_base = wf->vgpr_alloc().base;
  const auto write_f32 = [&](uint32_t reg, uint32_t lane, float value) {
    cu->write_vgpr(vgpr_base + reg, lane, std::bit_cast<uint32_t>(value));
  };
  const float infinity = std::numeric_limits<float>::infinity();
  const float quiet_nan = std::numeric_limits<float>::quiet_NaN();
  const float negative_max = -std::numeric_limits<float>::max();
  for (uint32_t lane = 0; lane < 7; ++lane) {
    write_f32(0, lane, 3.0f);
    write_f32(1, lane, 4.0f);
    write_f32(2, lane, 1.0f);
  }
  write_f32(0, 0, 0.0f);
  write_f32(1, 0, infinity);
  write_f32(1, 1, -4.0f);
  write_f32(1, 2, negative_max);
  write_f32(1, 3, -infinity);
  write_f32(1, 4, quiet_nan);
  write_f32(2, 5, 0.0f);
  write_f32(2, 6, quiet_nan);
  const auto mullit_words =
      cdna5::build_vop3(cdna5::kVMullitF32Vop3, {.vdst = 2, .src0 = 256, .src1 = 257, .src2 = 258});
  cdna5::VMullitF32Vop3 mullit(mullit_words.data());
  mullit.execute_impl(*wf);
  EXPECT_EQ(cu->read_vgpr(vgpr_base + 2, 0), std::bit_cast<uint32_t>(0.0f));
  EXPECT_EQ(cu->read_vgpr(vgpr_base + 2, 1), std::bit_cast<uint32_t>(-12.0f));
  for (uint32_t lane = 2; lane < 7; ++lane)
    EXPECT_EQ(cu->read_vgpr(vgpr_base + 2, lane), std::bit_cast<uint32_t>(negative_max))
        << "lane " << lane;

  wf->set_exec(0x3u);
  write_f32(0, 0, quiet_nan);
  cu->write_vgpr(vgpr_base + 0, 1, 0x7F800001u);
  for (uint32_t lane = 0; lane < 2; ++lane) {
    write_f32(1, lane, 1.0f);
    write_f32(2, lane, 1.0f);
  }
  const auto clamped_mullit_words = cdna5::build_vop3(
      cdna5::kVMullitF32Vop3, {.vdst = 2, .clamp = 1, .src0 = 256, .src1 = 257, .src2 = 258});
  cdna5::VMullitF32Vop3 clamped_mullit(clamped_mullit_words.data());
  clamped_mullit.execute_impl(*wf);
  EXPECT_EQ(cu->read_vgpr(vgpr_base + 2, 0), std::bit_cast<uint32_t>(0.0f));
  EXPECT_EQ(cu->read_vgpr(vgpr_base + 2, 1), std::bit_cast<uint32_t>(0.0f));

  wf->set_exec(0x3FFu);
  struct TrigCase {
    uint32_t exponent;
    uint32_t selector;
    uint64_t expected;
  };
  constexpr std::array trig_cases{
      TrigCase{1023, 0, 0x3FE45F306DC9C882u},
      TrigCase{1023, 1, 0x3C94A7F09D5F47D4u},
      TrigCase{1078, 0, 0x3FC17CC1B727220Au},
      TrigCase{1967, 0, 0x084BA7A31FB34F2Fu},
      TrigCase{1968, 0, 0x10374F463F669E5Fu},
      TrigCase{2047, 0, 0x0B43DD63F5F2F8BDu},
      TrigCase{1023, 31, 0},
      TrigCase{1023, 32, 0x3FE45F306DC9C882u},
      TrigCase{1023, 20, 0x000000000000294Au},
      TrigCase{1023, 21, 0x0000000000000000u},
  };
  for (uint32_t lane = 0; lane < trig_cases.size(); ++lane) {
    const uint64_t src = static_cast<uint64_t>(trig_cases[lane].exponent) << 52;
    cu->write_vgpr(vgpr_base + 0, lane, static_cast<uint32_t>(src));
    cu->write_vgpr(vgpr_base + 1, lane, static_cast<uint32_t>(src >> 32));
    cu->write_vgpr(vgpr_base + 2, lane, trig_cases[lane].selector);
  }
  cu->write_vgpr(vgpr_base + 4, 10, 0x89ABCDEFu);
  cu->write_vgpr(vgpr_base + 5, 10, 0x01234567u);
  const auto trig_words =
      cdna5::build_vop3(cdna5::kVTrigPreopF64Vop3, {.vdst = 4, .src0 = 256, .src1 = 258});
  cdna5::VTrigPreopF64Vop3 trig(trig_words.data());
  HostFenvGuard environment_guard;
  ASSERT_EQ(std::fesetround(FE_UPWARD), 0);
  trig.execute_impl(*wf);
  EXPECT_EQ(std::fegetround(), FE_UPWARD);
  for (uint32_t lane = 0; lane < trig_cases.size(); ++lane) {
    const uint64_t result = cu->read_vgpr(vgpr_base + 4, lane) |
                            (static_cast<uint64_t>(cu->read_vgpr(vgpr_base + 5, lane)) << 32);
    EXPECT_EQ(result, trig_cases[lane].expected) << "lane " << lane;
  }
  EXPECT_EQ(cu->read_vgpr(vgpr_base + 4, 10), 0x89ABCDEFu);
  EXPECT_EQ(cu->read_vgpr(vgpr_base + 5, 10), 0x01234567u);

  wf->set_exec(1u);
  cu->write_vgpr(vgpr_base + 2, 0, 20u);
  const auto omod_trig_words = cdna5::build_vop3(cdna5::kVTrigPreopF64Vop3,
                                                 {.vdst = 4, .src0 = 256, .src1 = 258, .omod = 1});
  cdna5::VTrigPreopF64Vop3 omod_trig(omod_trig_words.data());
  omod_trig.execute_impl(*wf);
  EXPECT_EQ(std::fegetround(), FE_UPWARD);
  EXPECT_EQ(cu->read_vgpr(vgpr_base + 4, 0), 0u);
  EXPECT_EQ(cu->read_vgpr(vgpr_base + 5, 0), 0u);
}

TEST(Gfx1250ExecutionTest, PackedAddMaxMinSaturateBeforeSelectingThirdOperand) {
  Gfx1250Sim sim;
  auto *cu = sim.cu();
  auto *wf = cu->dispatch_wf(0, 0, kGfx1250ScalarSlots, 32);
  ASSERT_NE(wf, nullptr);
  wf->set_exec(1u);

  constexpr uint32_t kLane = 0;
  const uint32_t vgpr_base = wf->vgpr_alloc().base;
  auto run = [&](uint16_t opcode, uint32_t src0, uint32_t src1, uint32_t src2, uint32_t expected,
                 bool clamp = false) {
    SCOPED_TRACE(opcode);
    cu->write_vgpr(vgpr_base + 0, kLane, src0);
    cu->write_vgpr(vgpr_base + 1, kLane, src1);
    cu->write_vgpr(vgpr_base + 2, kLane, src2);
    auto words = cdna5::build_vop3p(opcode, {.vdst = 3,
                                             .clamp = static_cast<uint8_t>(clamp),
                                             .src0 = 256,
                                             .src1 = 257,
                                             .src2 = 258,
                                             .opsel_hi = 3});
    words[0] |= uint32_t{1} << 14; // Select src2 high half for the high result.
    if (opcode == cdna5::kVPkAddMaxI16Vop3p) {
      cdna5::VPkAddMaxI16Vop3p inst(words.data());
      inst.execute_impl(*wf);
    } else if (opcode == cdna5::kVPkAddMaxU16Vop3p) {
      cdna5::VPkAddMaxU16Vop3p inst(words.data());
      inst.execute_impl(*wf);
    } else if (opcode == cdna5::kVPkAddMinI16Vop3p) {
      cdna5::VPkAddMinI16Vop3p inst(words.data());
      inst.execute_impl(*wf);
    } else {
      cdna5::VPkAddMinU16Vop3p inst(words.data());
      inst.execute_impl(*wf);
    }
    EXPECT_EQ(cu->read_vgpr(vgpr_base + 3, kLane), expected);
  };

  constexpr uint32_t kSignedA = 0x8AD07530u; // {-30000, 30000}
  constexpr uint32_t kSignedB = 0xD8F02710u; // {-10000, 10000}
  constexpr uint32_t kSignedC = 0x83007D00u; // {-32000, 32000}
  run(cdna5::kVPkAddMaxI16Vop3p, kSignedA, kSignedB, kSignedC, 0x83007FFFu);
  run(cdna5::kVPkAddMinI16Vop3p, kSignedA, kSignedB, kSignedC, 0x80007D00u);
  run(cdna5::kVPkAddMaxI16Vop3p, 0xFFECFFF6u, 0xFFECFFF6u, 0xFFE2FFFBu, 0u, true);

  constexpr uint32_t kUnsignedA = 0x0064EA60u; // {100, 60000}
  constexpr uint32_t kUnsignedB = 0x00C82710u; // {200, 10000}
  constexpr uint32_t kUnsignedC = 0x0190FDE8u; // {400, 65000}
  run(cdna5::kVPkAddMaxU16Vop3p, kUnsignedA, kUnsignedB, kUnsignedC, 0x0190FFFFu);
  run(cdna5::kVPkAddMinU16Vop3p, kUnsignedA, kUnsignedB, kUnsignedC, 0x012CFDE8u);
}

} // namespace
