<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.17"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: llvm::PPCISD Namespace Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="https://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.7/MathJax.js/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">LLVM
   &#160;<span id="projectnumber">17.0.0git</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.17 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',false,false,'search.php','Search');
});
/* @license-end */</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="namespacellvm.html">llvm</a></li><li class="navelem"><a class="el" href="namespacellvm_1_1PPCISD.html">PPCISD</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#enum-members">Enumerations</a>  </div>
  <div class="headertitle">
<div class="title">llvm::PPCISD Namespace Reference</div>  </div>
</div><!--header-->
<div class="contents">
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="enum-members"></a>
Enumerations</h2></td></tr>
<tr class="memitem:ad1c32e5bb1cb213fb836bc3d221e4f19"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19">NodeType</a> : unsigned { <br />
&#160;&#160;<a class="el" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19abc3b4bb39053cdc6356a2b4cdd9fca36">FIRST_NUMBER</a> = ISD::BUILTIN_OP_END, 
<a class="el" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19aed93fe593cbca270b48f14bc00c5d73a">FSEL</a>, 
<a class="el" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a9ff59d0440e169de36176333f9905ec7">XSMAXC</a>, 
<a class="el" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19aa92d1e6695bd2774d420cfbf25f381b5">XSMINC</a>, 
<br />
&#160;&#160;<a class="el" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a7d46bc38a9f3de58adde307de9c5e892">FCFID</a>, 
<a class="el" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19aea46f7cc94ac666cf413d686484ce45d">FCFIDU</a>, 
<a class="el" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a7e06dc9bf94c1b690b4379bec9d64962">FCFIDS</a>, 
<a class="el" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19aa52f8d0b1001830d27a193285d4a7090">FCFIDUS</a>, 
<br />
&#160;&#160;<a class="el" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a2a79156c141fbb0faadd358c767b906b">FCTIDZ</a>, 
<a class="el" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a2a6e33357fd46c15294432ab65adecec">FCTIWZ</a>, 
<a class="el" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a043df81d8fc961c94e42fc8fa2c71331">FCTIDUZ</a>, 
<a class="el" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a88c7793fdfe5003a35e5cac9a3527eb9">FCTIWUZ</a>, 
<br />
&#160;&#160;<a class="el" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a2c6aac41a685e5c059d1c61014dd4d73">FP_TO_UINT_IN_VSR</a>, 
<a class="el" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19ae8861a3eb51021057446c6a4745c7a89">FP_TO_SINT_IN_VSR</a>, 
<a class="el" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19ab1825d0c725f95300cef6d29474457c3">VEXTS</a>, 
<a class="el" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a3475aac39d7d3909ef94c56fbdfbe7a9">FRE</a>, 
<br />
&#160;&#160;<a class="el" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19abe7e3f85845897ad4b6270b32f8c7030">FRSQRTE</a>, 
<a class="el" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19ac92e8ccc748c33e78a958b4a590abf42">FTSQRT</a>, 
<a class="el" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a0742f4312740e5a3d92ed2dfbadc3572">FSQRT</a>, 
<a class="el" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19abd37e9e242507f9bcda602075a67c9dd">VPERM</a>, 
<br />
&#160;&#160;<a class="el" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a58495c4d013cd9851f4ab527c3548b22">XXSPLT</a>, 
<a class="el" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19ac0436a181d9ba4cb7067186d26e52f56">XXSPLTI_SP_TO_DP</a>, 
<a class="el" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a31d181189194ec87162affcc5e92b150">XXSPLTI32DX</a>, 
<a class="el" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a1ee1a9a5178726a6542ef8ab6d50fc03">VECINSERT</a>, 
<br />
&#160;&#160;<a class="el" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19ad193a3cd768e4fb4bb4239e8bbaf6c7f">VECSHL</a>, 
<a class="el" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a5c9fa769fde0b5d1e1068e564fa14c93">XXPERMDI</a>, 
<a class="el" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19ab8bc34e0a04f9698bc188b3d75488d38">XXPERM</a>, 
<a class="el" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19acbf3c8dc964f8156f3bc2749ba63869d">CMPB</a>, 
<br />
&#160;&#160;<a class="el" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19afaa3b6d013f5589d52186fb31c1507de">Hi</a>, 
<a class="el" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19abcb9c462158b362a5edc6a1d754c9edb">Lo</a>, 
<a class="el" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a098fa0d2b0ca58b9d504edb6a164ee54">DYNALLOC</a>, 
<a class="el" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19ac4a20bcfe32da6eeed7334e31f358682">DYNAREAOFFSET</a>, 
<br />
&#160;&#160;<a class="el" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a93beacf6ed2253988c2898d81ff02a48">PROBED_ALLOCA</a>, 
<a class="el" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a9e4500d93af7f70fdff992d9d748559d">GlobalBaseReg</a>, 
<a class="el" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a1b0abca17bd696928f9399acfd3d1522">SRL</a>, 
<a class="el" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19aad0d80bf5cf5a07b271e4357ed436f62">SRA</a>, 
<br />
&#160;&#160;<a class="el" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a56a6aa00c6f25ef2c1f51277099a78a4">SHL</a>, 
<a class="el" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a24c65ae2b770c0b178a4c2458586b058">FNMSUB</a>, 
<a class="el" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19ad7cc7f9bc57ea2f3d5deb4e305c50cc3">EXTSWSLI</a>, 
<a class="el" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19ad78bb5b4a8218f88e112b72fab5d508c">SRA_ADDZE</a>, 
<br />
&#160;&#160;<a class="el" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19aa09dfd0e28e0ffea73ccfc88fb2fd95c">CALL</a>, 
<a class="el" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19ada865a374b524adeca1892f0eed6eb0e">CALL_NOP</a>, 
<a class="el" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19ab9d1ecf80764a45e6761396dfb71efdb">CALL_NOTOC</a>, 
<a class="el" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19aa48a0d892596a0da3cf4a82c6ff5a91f">MTCTR</a>, 
<br />
&#160;&#160;<a class="el" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a453b3ee2482b8a61bbcf5ce1cd6e395e">BCTRL</a>, 
<a class="el" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a7382bd1ceab96ffedb276ad49b4308ca">BCTRL_LOAD_TOC</a>, 
<a class="el" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a0ca86fac87a16ac9aa26f6ab3625a5aa">CALL_RM</a>, 
<a class="el" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a0a587e32cccf298ed32dfcefa59d08d9">CALL_NOP_RM</a>, 
<br />
&#160;&#160;<a class="el" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a01495b70fc5bd028897c0b297fa2438f">CALL_NOTOC_RM</a>, 
<a class="el" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19aa82b0f1a7296f1ae77fe7a79dcd8631c">BCTRL_RM</a>, 
<a class="el" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a8733bcf440af126f3cd4df36ec026da6">BCTRL_LOAD_TOC_RM</a>, 
<a class="el" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19aca057f3b5880594ff9a4ef1750a61924">RET_FLAG</a>, 
<br />
&#160;&#160;<a class="el" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a58202903ffe35789bd984f290d83e11f">MFOCRF</a>, 
<a class="el" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19af5896749994dc6b774ce5c9c4a64966a">MFVSR</a>, 
<a class="el" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a63a76994e79df471be43c2773b1d9003">MTVSRA</a>, 
<a class="el" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a19c6996c521458ff9fa40429470e5a45">MTVSRZ</a>, 
<br />
&#160;&#160;<a class="el" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19ab0e0c5eda3a0cf78f4c93f32e37b9439">BUILD_FP128</a>, 
<a class="el" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a4726c939556eac0d044c4ba355e51e16">BUILD_SPE64</a>, 
<a class="el" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a3f9ba00aac004b0e0ab81e7bb6e6a82f">EXTRACT_SPE</a>, 
<a class="el" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a3cafc18814a975a06f6e8a39926700b4">SINT_VEC_TO_FP</a>, 
<br />
&#160;&#160;<a class="el" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19ae29580d04452d6ce523cc25ba9f833a2">UINT_VEC_TO_FP</a>, 
<a class="el" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a4b53fee9c411b207317f688e141e9128">SCALAR_TO_VECTOR_PERMUTED</a>, 
<a class="el" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a320d58aba8e7aee5461dbb44378a83ba">ANDI_rec_1_EQ_BIT</a>, 
<a class="el" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a2f5e9e30846196a91f11a3e45e802eb7">ANDI_rec_1_GT_BIT</a>, 
<br />
&#160;&#160;<a class="el" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a4fed17be029140e1e4721aedfa68fa4a">READ_TIME_BASE</a>, 
<a class="el" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a819ce93b1bf9e907128d4a48ce356a21">EH_SJLJ_SETJMP</a>, 
<a class="el" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19ae1846075ba0055d16c23e95fb9069efd">EH_SJLJ_LONGJMP</a>, 
<a class="el" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a43a3ad5a512466965973ac46c8239c60">VCMP</a>, 
<br />
&#160;&#160;<a class="el" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19aaa7a0554c16e55d6c686d04418d15108">VCMP_rec</a>, 
<a class="el" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a0992940624286ed6bc85cd7163501613">COND_BRANCH</a>, 
<a class="el" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a160ec67350dc5e964fc0a12a9cde1df8">BDNZ</a>, 
<a class="el" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19addb9d78754c1f2e6d765a0da913f0800">BDZ</a>, 
<br />
&#160;&#160;<a class="el" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19ad2b0da006c4560646ac3eb561a8b73b2">FADDRTZ</a>, 
<a class="el" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19aab6a046c536c71121190fefd548d6b25">MFFS</a>, 
<a class="el" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19aa4dc9f480c199614ca9475c7969ead06">TC_RETURN</a>, 
<a class="el" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a7fa84f3807a868c9e48e0928e3ac7f81">CR6SET</a>, 
<br />
&#160;&#160;<a class="el" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a0a616f27a6f2de704ab3ed849b50b181">CR6UNSET</a>, 
<a class="el" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a6e3a9527c997e95ea74a9c377ba14add">PPC32_GOT</a>, 
<a class="el" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a75da00c638a1f554457f78c4e2ef7a5c">PPC32_PICGOT</a>, 
<a class="el" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a390f7ff6ebc81e2540d946d8d1061f29">ADDIS_GOT_TPREL_HA</a>, 
<br />
&#160;&#160;<a class="el" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19af54af574e0a93231dd275e38ed4cf026">LD_GOT_TPREL_L</a>, 
<a class="el" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a606fcb46940146f9bb7ee312d6a4835f">ADD_TLS</a>, 
<a class="el" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a968bba2363b57ced282bda51b19c8162">ADDIS_TLSGD_HA</a>, 
<a class="el" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19ac3043814fcbe457dc6a768c714864692">ADDI_TLSGD_L</a>, 
<br />
&#160;&#160;<a class="el" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a2c181ed9e9ec3fb57f7e8542df22f422">GET_TLS_ADDR</a>, 
<a class="el" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a046e97f3becfbef4e0b3e1760a809dca">ADDI_TLSGD_L_ADDR</a>, 
<a class="el" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19addcc7a7066b3355e80163ae36bdac00e">TLSGD_AIX</a>, 
<a class="el" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19abdad0d05f0b11932ef877b95832e31ea">ADDIS_TLSLD_HA</a>, 
<br />
&#160;&#160;<a class="el" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19ad1e4cb7a1fc0c9ea50baef6974f21431">ADDI_TLSLD_L</a>, 
<a class="el" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19ac0753db07d6a64f1ee53f3d31dbac379">GET_TLSLD_ADDR</a>, 
<a class="el" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a41664c9403b22dedab5a78fc8ef07b42">ADDI_TLSLD_L_ADDR</a>, 
<a class="el" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a5fdb4eb697cc8fb8a8aa8fa53effac34">ADDIS_DTPREL_HA</a>, 
<br />
&#160;&#160;<a class="el" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a6f48c93bc2c3495090cdad2d375290dc">ADDI_DTPREL_L</a>, 
<a class="el" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19ab0724ba8c987cd526c269d09bb5b2bf7">PADDI_DTPREL</a>, 
<a class="el" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a63d10572d28760b1a149732cc760628a">VADD_SPLAT</a>, 
<a class="el" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a2ae057e4de45c51c89b7e5dc5053df62">SC</a>, 
<br />
&#160;&#160;<a class="el" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a39b31c544933df302c4b6b049a0185e0">CLRBHRB</a>, 
<a class="el" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19aea2dbb65ca28f544afc80f4665a6f82c">MFBHRBE</a>, 
<a class="el" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a25c6863bf54d5a65a55506cce743e333">RFEBB</a>, 
<a class="el" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a4156aa36da735bf4f407406f04aa9a49">XXSWAPD</a>, 
<br />
&#160;&#160;<a class="el" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19aeec65142befe62f016e921ebf1ab2976">SWAP_NO_CHAIN</a>, 
<a class="el" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a0b83b2b5ebfeb5ceb703698b0982d3f8">VABSD</a>, 
<a class="el" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19ac9eb1f199dbf096dc303ec84b69537f0">FP_EXTEND_HALF</a>, 
<a class="el" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a57dec08b9c245de78b203b5ce73a85a3">MAT_PCREL_ADDR</a>, 
<br />
&#160;&#160;<a class="el" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19af5d482f504e4591346e162e5cf33faaa">TLS_DYNAMIC_MAT_PCREL_ADDR</a>, 
<a class="el" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19ab46d5355de307e34ab21c677c7c7c7db">TLS_LOCAL_EXEC_MAT_ADDR</a>, 
<a class="el" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a9d22d6055af16a92989e3413db5c61e4">ACC_BUILD</a>, 
<a class="el" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19ac677b8b728cb9be271ba1e5c69c4a323">PAIR_BUILD</a>, 
<br />
&#160;&#160;<a class="el" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a4d78018aab544301aaa95d949c194cb3">EXTRACT_VSX_REG</a>, 
<a class="el" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a93f8e78c9b32393c5190960b84dc3a57">XXMFACC</a>, 
<a class="el" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19ad00a593b7d71618f307d171781f5558d">STRICT_FCTIDZ</a> = ISD::FIRST_TARGET_STRICTFP_OPCODE, 
<a class="el" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a8a852db39a510adbbbadbbdede7aa648">STRICT_FCTIWZ</a>, 
<br />
&#160;&#160;<a class="el" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a8a5acab2f34e1b806efaa3ee64c5a3aa">STRICT_FCTIDUZ</a>, 
<a class="el" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a553b2f3eaf318b2455673f16cb396baf">STRICT_FCTIWUZ</a>, 
<a class="el" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a07c87149008709f85754a38b4f22adaf">STRICT_FCFID</a>, 
<a class="el" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a72a662f3bbd13bf94bf0262ac1d4e868">STRICT_FCFIDU</a>, 
<br />
&#160;&#160;<a class="el" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a746850a5fa94a4ce3e8071b6219121f6">STRICT_FCFIDS</a>, 
<a class="el" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19ab58ea28e66ebad19b7718055fc998f08">STRICT_FCFIDUS</a>, 
<a class="el" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19ac81afec4bdfa40303000449f212d7ac3">STRICT_FADDRTZ</a>, 
<a class="el" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19af2142b68a3cab0d2f680eecbb31c76e0">STBRX</a> = ISD::FIRST_TARGET_MEMORY_OPCODE, 
<br />
&#160;&#160;<a class="el" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a8032251e5c6dfb52579250ef6373d599">LBRX</a>, 
<a class="el" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19aa71de12afd261e0b3f2e040ce1c10315">STFIWX</a>, 
<a class="el" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19af19177e57893484cb79f34527b5cd7f8">LFIWAX</a>, 
<a class="el" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a480a6977d64df14b9af6821de3f520b9">LFIWZX</a>, 
<br />
&#160;&#160;<a class="el" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a21e2465b6dea8fe886e3261185e13c8d">LXSIZX</a>, 
<a class="el" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a5043cfa31ad158389477a46bd7c366b4">STXSIX</a>, 
<a class="el" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a9f74f2eb04440389d18aabcff035a19f">LXVD2X</a>, 
<a class="el" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19ae507654c72e23edbb1c74349cb5cfe33">LXVRZX</a>, 
<br />
&#160;&#160;<a class="el" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19aeff91ba7f74fec449108bf0c7bcac818">LOAD_VEC_BE</a>, 
<a class="el" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a901207ea8da185757fdf6b2f36a1a395">LD_VSX_LH</a>, 
<a class="el" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19aa95297a81ed350b1df6d0e322be12e23">LD_SPLAT</a>, 
<a class="el" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19ad423fc6dce425d3b017dea23db96a20b">ZEXT_LD_SPLAT</a>, 
<br />
&#160;&#160;<a class="el" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a01e7f48b2ccc0aed9c6f66314b23af32">SEXT_LD_SPLAT</a>, 
<a class="el" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19ad7ff3b99ede678baebc8e3cd79b1090a">STXVD2X</a>, 
<a class="el" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a1587d1d239eb39b23bdc1d173ccef453">STORE_VEC_BE</a>, 
<a class="el" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a42f12c79832e19ec572ddd606b803756">ST_VSR_SCAL_INT</a>, 
<br />
&#160;&#160;<a class="el" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a427c8d80e0d4ec009de59a94847ce3c2">ATOMIC_CMP_SWAP_8</a>, 
<a class="el" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a05c872ee0bd45120100d36acd763c832">ATOMIC_CMP_SWAP_16</a>, 
<a class="el" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a3b16216732bca028b1c75cf3d662966a">STORE_COND</a>, 
<a class="el" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19a5ac8e8dafc2dd10379a59ceff7b237d6">TOC_ENTRY</a>
<br />
 }</td></tr>
<tr class="separator:ad1c32e5bb1cb213fb836bc3d221e4f19"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Enumeration Type Documentation</h2>
<a id="ad1c32e5bb1cb213fb836bc3d221e4f19"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad1c32e5bb1cb213fb836bc3d221e4f19">&#9670;&nbsp;</a></span>NodeType</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="namespacellvm_1_1PPCISD.html#ad1c32e5bb1cb213fb836bc3d221e4f19">llvm::PPCISD::NodeType</a> : <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<table class="fieldtable">
<tr><th colspan="2">Enumerator</th></tr><tr><td class="fieldname"><a id="ad1c32e5bb1cb213fb836bc3d221e4f19abc3b4bb39053cdc6356a2b4cdd9fca36"></a>FIRST_NUMBER&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ad1c32e5bb1cb213fb836bc3d221e4f19aed93fe593cbca270b48f14bc00c5d73a"></a>FSEL&#160;</td><td class="fielddoc"><p>FSEL - Traditional three-operand fsel node. </p>
</td></tr>
<tr><td class="fieldname"><a id="ad1c32e5bb1cb213fb836bc3d221e4f19a9ff59d0440e169de36176333f9905ec7"></a>XSMAXC&#160;</td><td class="fielddoc"><p>XSMAXC[DQ]P, XSMINC[DQ]P - C-type min/max instructions. </p>
</td></tr>
<tr><td class="fieldname"><a id="ad1c32e5bb1cb213fb836bc3d221e4f19aa92d1e6695bd2774d420cfbf25f381b5"></a>XSMINC&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ad1c32e5bb1cb213fb836bc3d221e4f19a7d46bc38a9f3de58adde307de9c5e892"></a>FCFID&#160;</td><td class="fielddoc"><p>FCFID - The FCFID instruction, taking an f64 operand and producing and f64 value containing the FP representation of the integer that was temporarily in the f64 operand. </p>
</td></tr>
<tr><td class="fieldname"><a id="ad1c32e5bb1cb213fb836bc3d221e4f19aea46f7cc94ac666cf413d686484ce45d"></a>FCFIDU&#160;</td><td class="fielddoc"><p>Newer FCFID[US] integer-to-floating-point conversion instructions for unsigned integers and single-precision outputs. </p>
</td></tr>
<tr><td class="fieldname"><a id="ad1c32e5bb1cb213fb836bc3d221e4f19a7e06dc9bf94c1b690b4379bec9d64962"></a>FCFIDS&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ad1c32e5bb1cb213fb836bc3d221e4f19aa52f8d0b1001830d27a193285d4a7090"></a>FCFIDUS&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ad1c32e5bb1cb213fb836bc3d221e4f19a2a79156c141fbb0faadd358c767b906b"></a>FCTIDZ&#160;</td><td class="fielddoc"><p>FCTI[D,W]Z - The FCTIDZ and FCTIWZ instructions, taking an f32 or f64 operand, producing an f64 value containing the integer representation of that FP value. </p>
</td></tr>
<tr><td class="fieldname"><a id="ad1c32e5bb1cb213fb836bc3d221e4f19a2a6e33357fd46c15294432ab65adecec"></a>FCTIWZ&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ad1c32e5bb1cb213fb836bc3d221e4f19a043df81d8fc961c94e42fc8fa2c71331"></a>FCTIDUZ&#160;</td><td class="fielddoc"><p>Newer FCTI[D,W]UZ floating-point-to-integer conversion instructions for unsigned integers with round toward zero. </p>
</td></tr>
<tr><td class="fieldname"><a id="ad1c32e5bb1cb213fb836bc3d221e4f19a88c7793fdfe5003a35e5cac9a3527eb9"></a>FCTIWUZ&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ad1c32e5bb1cb213fb836bc3d221e4f19a2c6aac41a685e5c059d1c61014dd4d73"></a>FP_TO_UINT_IN_VSR&#160;</td><td class="fielddoc"><p>Floating-point-to-integer conversion instructions. </p>
</td></tr>
<tr><td class="fieldname"><a id="ad1c32e5bb1cb213fb836bc3d221e4f19ae8861a3eb51021057446c6a4745c7a89"></a>FP_TO_SINT_IN_VSR&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ad1c32e5bb1cb213fb836bc3d221e4f19ab1825d0c725f95300cef6d29474457c3"></a>VEXTS&#160;</td><td class="fielddoc"><p>VEXTS, ByteWidth - takes an input in VSFRC and produces an output in VSFRC that is sign-extended from ByteWidth to a 64-byte integer. </p>
</td></tr>
<tr><td class="fieldname"><a id="ad1c32e5bb1cb213fb836bc3d221e4f19a3475aac39d7d3909ef94c56fbdfbe7a9"></a>FRE&#160;</td><td class="fielddoc"><p>Reciprocal estimate instructions (unary FP ops). </p>
</td></tr>
<tr><td class="fieldname"><a id="ad1c32e5bb1cb213fb836bc3d221e4f19abe7e3f85845897ad4b6270b32f8c7030"></a>FRSQRTE&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ad1c32e5bb1cb213fb836bc3d221e4f19ac92e8ccc748c33e78a958b4a590abf42"></a>FTSQRT&#160;</td><td class="fielddoc"><p>Test instruction for software square root. </p>
</td></tr>
<tr><td class="fieldname"><a id="ad1c32e5bb1cb213fb836bc3d221e4f19a0742f4312740e5a3d92ed2dfbadc3572"></a>FSQRT&#160;</td><td class="fielddoc"><p>Square root instruction. </p>
</td></tr>
<tr><td class="fieldname"><a id="ad1c32e5bb1cb213fb836bc3d221e4f19abd37e9e242507f9bcda602075a67c9dd"></a>VPERM&#160;</td><td class="fielddoc"><p>VPERM - The <a class="el" href="namespacellvm_1_1PPC.html" title="Define some predicates that are used for node matching.">PPC</a> VPERM <a class="el" href="classllvm_1_1Instruction.html">Instruction</a>. </p>
</td></tr>
<tr><td class="fieldname"><a id="ad1c32e5bb1cb213fb836bc3d221e4f19a58495c4d013cd9851f4ab527c3548b22"></a>XXSPLT&#160;</td><td class="fielddoc"><p>XXSPLT - The <a class="el" href="namespacellvm_1_1PPC.html" title="Define some predicates that are used for node matching.">PPC</a> VSX splat instructions. </p>
</td></tr>
<tr><td class="fieldname"><a id="ad1c32e5bb1cb213fb836bc3d221e4f19ac0436a181d9ba4cb7067186d26e52f56"></a>XXSPLTI_SP_TO_DP&#160;</td><td class="fielddoc"><p>XXSPLTI_SP_TO_DP - The <a class="el" href="namespacellvm_1_1PPC.html" title="Define some predicates that are used for node matching.">PPC</a> VSX splat instructions for immediates for converting immediate single precision numbers to double precision vector or scalar. </p>
</td></tr>
<tr><td class="fieldname"><a id="ad1c32e5bb1cb213fb836bc3d221e4f19a31d181189194ec87162affcc5e92b150"></a>XXSPLTI32DX&#160;</td><td class="fielddoc"><p>XXSPLTI32DX - The <a class="el" href="namespacellvm_1_1PPC.html" title="Define some predicates that are used for node matching.">PPC</a> XXSPLTI32DX instruction. </p>
</td></tr>
<tr><td class="fieldname"><a id="ad1c32e5bb1cb213fb836bc3d221e4f19a1ee1a9a5178726a6542ef8ab6d50fc03"></a>VECINSERT&#160;</td><td class="fielddoc"><p>VECINSERT - The <a class="el" href="namespacellvm_1_1PPC.html" title="Define some predicates that are used for node matching.">PPC</a> vector insert instruction. </p>
</td></tr>
<tr><td class="fieldname"><a id="ad1c32e5bb1cb213fb836bc3d221e4f19ad193a3cd768e4fb4bb4239e8bbaf6c7f"></a>VECSHL&#160;</td><td class="fielddoc"><p>VECSHL - The <a class="el" href="namespacellvm_1_1PPC.html" title="Define some predicates that are used for node matching.">PPC</a> vector shift left instruction. </p>
</td></tr>
<tr><td class="fieldname"><a id="ad1c32e5bb1cb213fb836bc3d221e4f19a5c9fa769fde0b5d1e1068e564fa14c93"></a>XXPERMDI&#160;</td><td class="fielddoc"><p>XXPERMDI - The <a class="el" href="namespacellvm_1_1PPC.html" title="Define some predicates that are used for node matching.">PPC</a> XXPERMDI instruction. </p>
</td></tr>
<tr><td class="fieldname"><a id="ad1c32e5bb1cb213fb836bc3d221e4f19ab8bc34e0a04f9698bc188b3d75488d38"></a>XXPERM&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ad1c32e5bb1cb213fb836bc3d221e4f19acbf3c8dc964f8156f3bc2749ba63869d"></a>CMPB&#160;</td><td class="fielddoc"><p>The CMPB instruction (takes two operands of i32 or i64). </p>
</td></tr>
<tr><td class="fieldname"><a id="ad1c32e5bb1cb213fb836bc3d221e4f19afaa3b6d013f5589d52186fb31c1507de"></a>Hi&#160;</td><td class="fielddoc"><p>Hi/Lo - These represent the high and low 16-bit parts of a global address respectively. </p>
<p>These nodes have two operands, the first of which must be a TargetGlobalAddress, and the second of which must be a <a class="el" href="classllvm_1_1Constant.html" title="This is an important base class in LLVM.">Constant</a>. Selected naively, these turn into 'lis G+C' and 'li G+C', though these are usually folded into other nodes. </p>
</td></tr>
<tr><td class="fieldname"><a id="ad1c32e5bb1cb213fb836bc3d221e4f19abcb9c462158b362a5edc6a1d754c9edb"></a>Lo&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ad1c32e5bb1cb213fb836bc3d221e4f19a098fa0d2b0ca58b9d504edb6a164ee54"></a>DYNALLOC&#160;</td><td class="fielddoc"><p>The following two target-specific nodes are used for calls through function pointers in the 64-bit SVR4 ABI. </p>
<p>OPRC, CHAIN = DYNALLOC(CHAIN, NEGSIZE, FRAME_INDEX) This instruction is lowered in <a class="el" href="classllvm_1_1PPCRegisterInfo.html#a91da910cd583aea849621cbf8147fe28">PPCRegisterInfo::eliminateFrameIndex</a> to compute an allocation on the stack. </p>
</td></tr>
<tr><td class="fieldname"><a id="ad1c32e5bb1cb213fb836bc3d221e4f19ac4a20bcfe32da6eeed7334e31f358682"></a>DYNAREAOFFSET&#160;</td><td class="fielddoc"><p>This instruction is lowered in <a class="el" href="classllvm_1_1PPCRegisterInfo.html#a91da910cd583aea849621cbf8147fe28">PPCRegisterInfo::eliminateFrameIndex</a> to compute an offset from native SP to the address of the most recent dynamic alloca. </p>
</td></tr>
<tr><td class="fieldname"><a id="ad1c32e5bb1cb213fb836bc3d221e4f19a93beacf6ed2253988c2898d81ff02a48"></a>PROBED_ALLOCA&#160;</td><td class="fielddoc"><p>To avoid stack clash, allocation is performed by block and each block is probed. </p>
</td></tr>
<tr><td class="fieldname"><a id="ad1c32e5bb1cb213fb836bc3d221e4f19a9e4500d93af7f70fdff992d9d748559d"></a>GlobalBaseReg&#160;</td><td class="fielddoc"><p>The result of the mflr at function entry, used for PIC code. </p>
</td></tr>
<tr><td class="fieldname"><a id="ad1c32e5bb1cb213fb836bc3d221e4f19a1b0abca17bd696928f9399acfd3d1522"></a>SRL&#160;</td><td class="fielddoc"><p>These nodes represent <a class="el" href="namespacellvm_1_1PPC.html" title="Define some predicates that are used for node matching.">PPC</a> shifts. </p>
<pre class="fragment">For scalar types, only the last `n + 1` bits of the shift amounts
are used, where n is log2(sizeof(element) * 8). See sld/slw, etc.
for exact behaviors.

For vector types, only the last n bits are used. See vsld. 
</pre> </td></tr>
<tr><td class="fieldname"><a id="ad1c32e5bb1cb213fb836bc3d221e4f19aad0d80bf5cf5a07b271e4357ed436f62"></a>SRA&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ad1c32e5bb1cb213fb836bc3d221e4f19a56a6aa00c6f25ef2c1f51277099a78a4"></a>SHL&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ad1c32e5bb1cb213fb836bc3d221e4f19a24c65ae2b770c0b178a4c2458586b058"></a>FNMSUB&#160;</td><td class="fielddoc"><p>FNMSUB - Negated multiply-subtract instruction. </p>
</td></tr>
<tr><td class="fieldname"><a id="ad1c32e5bb1cb213fb836bc3d221e4f19ad7cc7f9bc57ea2f3d5deb4e305c50cc3"></a>EXTSWSLI&#160;</td><td class="fielddoc"><p>EXTSWSLI = The <a class="el" href="namespacellvm_1_1PPC.html" title="Define some predicates that are used for node matching.">PPC</a> extswsli instruction, which does an extend-sign word and shift left immediate. </p>
</td></tr>
<tr><td class="fieldname"><a id="ad1c32e5bb1cb213fb836bc3d221e4f19ad78bb5b4a8218f88e112b72fab5d508c"></a>SRA_ADDZE&#160;</td><td class="fielddoc"><p>The combination of sra[wd]i and addze used to implemented signed integer division by a power of 2. </p>
<p>The first operand is the dividend, and the second is the constant shift amount (representing the divisor). </p>
</td></tr>
<tr><td class="fieldname"><a id="ad1c32e5bb1cb213fb836bc3d221e4f19aa09dfd0e28e0ffea73ccfc88fb2fd95c"></a>CALL&#160;</td><td class="fielddoc"><p>CALL - A direct function call. </p>
<p>CALL_NOP is a call with the special NOP which follows 64-bit CALL_NOTOC the caller does not use the TOC. SVR4 calls and 32-bit/64-bit AIX calls. </p>
</td></tr>
<tr><td class="fieldname"><a id="ad1c32e5bb1cb213fb836bc3d221e4f19ada865a374b524adeca1892f0eed6eb0e"></a>CALL_NOP&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ad1c32e5bb1cb213fb836bc3d221e4f19ab9d1ecf80764a45e6761396dfb71efdb"></a>CALL_NOTOC&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ad1c32e5bb1cb213fb836bc3d221e4f19aa48a0d892596a0da3cf4a82c6ff5a91f"></a>MTCTR&#160;</td><td class="fielddoc"><p>CHAIN,FLAG = MTCTR(VAL, CHAIN[, INFLAG]) - Directly corresponds to a MTCTR instruction. </p>
</td></tr>
<tr><td class="fieldname"><a id="ad1c32e5bb1cb213fb836bc3d221e4f19a453b3ee2482b8a61bbcf5ce1cd6e395e"></a>BCTRL&#160;</td><td class="fielddoc"><p>CHAIN,FLAG = BCTRL(CHAIN, INFLAG) - Directly corresponds to a BCTRL instruction. </p>
</td></tr>
<tr><td class="fieldname"><a id="ad1c32e5bb1cb213fb836bc3d221e4f19a7382bd1ceab96ffedb276ad49b4308ca"></a>BCTRL_LOAD_TOC&#160;</td><td class="fielddoc"><p>CHAIN,FLAG = BCTRL(CHAIN, ADDR, INFLAG) - The combination of a bctrl instruction and the TOC reload required on 64-bit <a class="el" href="namespacellvm_1_1ELF.html">ELF</a>, 32-bit AIX and 64-bit AIX. </p>
</td></tr>
<tr><td class="fieldname"><a id="ad1c32e5bb1cb213fb836bc3d221e4f19a0ca86fac87a16ac9aa26f6ab3625a5aa"></a>CALL_RM&#160;</td><td class="fielddoc"><p>The variants that implicitly define rounding mode for calls with strictfp semantics. </p>
</td></tr>
<tr><td class="fieldname"><a id="ad1c32e5bb1cb213fb836bc3d221e4f19a0a587e32cccf298ed32dfcefa59d08d9"></a>CALL_NOP_RM&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ad1c32e5bb1cb213fb836bc3d221e4f19a01495b70fc5bd028897c0b297fa2438f"></a>CALL_NOTOC_RM&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ad1c32e5bb1cb213fb836bc3d221e4f19aa82b0f1a7296f1ae77fe7a79dcd8631c"></a>BCTRL_RM&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ad1c32e5bb1cb213fb836bc3d221e4f19a8733bcf440af126f3cd4df36ec026da6"></a>BCTRL_LOAD_TOC_RM&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ad1c32e5bb1cb213fb836bc3d221e4f19aca057f3b5880594ff9a4ef1750a61924"></a>RET_FLAG&#160;</td><td class="fielddoc"><p>Return with a flag operand, matched by 'blr'. </p>
</td></tr>
<tr><td class="fieldname"><a id="ad1c32e5bb1cb213fb836bc3d221e4f19a58202903ffe35789bd984f290d83e11f"></a>MFOCRF&#160;</td><td class="fielddoc"><p>R32 = MFOCRF(CRREG, INFLAG) - Represents the MFOCRF instruction. </p>
<p>This copies the bits corresponding to the specified CRREG into the resultant GPR. Bits corresponding to other CR regs are undefined. </p>
</td></tr>
<tr><td class="fieldname"><a id="ad1c32e5bb1cb213fb836bc3d221e4f19af5896749994dc6b774ce5c9c4a64966a"></a>MFVSR&#160;</td><td class="fielddoc"><p>Direct move from a VSX register to a GPR. </p>
</td></tr>
<tr><td class="fieldname"><a id="ad1c32e5bb1cb213fb836bc3d221e4f19a63a76994e79df471be43c2773b1d9003"></a>MTVSRA&#160;</td><td class="fielddoc"><p>Direct move from a GPR to a VSX register (algebraic) </p>
</td></tr>
<tr><td class="fieldname"><a id="ad1c32e5bb1cb213fb836bc3d221e4f19a19c6996c521458ff9fa40429470e5a45"></a>MTVSRZ&#160;</td><td class="fielddoc"><p>Direct move from a GPR to a VSX register (zero) </p>
</td></tr>
<tr><td class="fieldname"><a id="ad1c32e5bb1cb213fb836bc3d221e4f19ab0e0c5eda3a0cf78f4c93f32e37b9439"></a>BUILD_FP128&#160;</td><td class="fielddoc"><p>Direct move of 2 consecutive GPR to a VSX register. </p>
</td></tr>
<tr><td class="fieldname"><a id="ad1c32e5bb1cb213fb836bc3d221e4f19a4726c939556eac0d044c4ba355e51e16"></a>BUILD_SPE64&#160;</td><td class="fielddoc"><p>BUILD_SPE64 and EXTRACT_SPE are analogous to BUILD_PAIR and EXTRACT_ELEMENT but take f64 arguments instead of i64, as i64 is unsupported for this target. </p>
<p>Merge 2 GPRs to a single SPE register. </p>
</td></tr>
<tr><td class="fieldname"><a id="ad1c32e5bb1cb213fb836bc3d221e4f19a3f9ba00aac004b0e0ab81e7bb6e6a82f"></a>EXTRACT_SPE&#160;</td><td class="fielddoc"><p>Extract SPE register component, second argument is high or low. </p>
</td></tr>
<tr><td class="fieldname"><a id="ad1c32e5bb1cb213fb836bc3d221e4f19a3cafc18814a975a06f6e8a39926700b4"></a>SINT_VEC_TO_FP&#160;</td><td class="fielddoc"><p>Extract a subvector from signed integer vector and convert to FP. </p>
<p>It is primarily used to convert a (widened) illegal integer vector type to a legal floating point vector type. For example v2i32 -&gt; widened to v4i32 -&gt; v2f64 </p>
</td></tr>
<tr><td class="fieldname"><a id="ad1c32e5bb1cb213fb836bc3d221e4f19ae29580d04452d6ce523cc25ba9f833a2"></a>UINT_VEC_TO_FP&#160;</td><td class="fielddoc"><p>Extract a subvector from unsigned integer vector and convert to FP. </p>
<p>As with SINT_VEC_TO_FP, used for converting illegal types. </p>
</td></tr>
<tr><td class="fieldname"><a id="ad1c32e5bb1cb213fb836bc3d221e4f19a4b53fee9c411b207317f688e141e9128"></a>SCALAR_TO_VECTOR_PERMUTED&#160;</td><td class="fielddoc"><p>PowerPC instructions that have SCALAR_TO_VECTOR semantics tend to place the value into the least significant element of the most significant doubleword in the vector. </p>
<p>This is not element zero for anything smaller than a doubleword on either endianness. This node has the same semantics as SCALAR_TO_VECTOR except that the value remains in the aforementioned location in the vector register. </p>
</td></tr>
<tr><td class="fieldname"><a id="ad1c32e5bb1cb213fb836bc3d221e4f19a320d58aba8e7aee5461dbb44378a83ba"></a>ANDI_rec_1_EQ_BIT&#160;</td><td class="fielddoc"><p>i1 = ANDI_rec_1_[EQ|GT]_BIT(i32 or i64 x) - Represents the result of the eq or gt bit of CR0 after executing andi. </p>
<p>x, 1. This is used to implement truncation of i32 or i64 to i1. </p>
</td></tr>
<tr><td class="fieldname"><a id="ad1c32e5bb1cb213fb836bc3d221e4f19a2f5e9e30846196a91f11a3e45e802eb7"></a>ANDI_rec_1_GT_BIT&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ad1c32e5bb1cb213fb836bc3d221e4f19a4fed17be029140e1e4721aedfa68fa4a"></a>READ_TIME_BASE&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ad1c32e5bb1cb213fb836bc3d221e4f19a819ce93b1bf9e907128d4a48ce356a21"></a>EH_SJLJ_SETJMP&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ad1c32e5bb1cb213fb836bc3d221e4f19ae1846075ba0055d16c23e95fb9069efd"></a>EH_SJLJ_LONGJMP&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ad1c32e5bb1cb213fb836bc3d221e4f19a43a3ad5a512466965973ac46c8239c60"></a>VCMP&#160;</td><td class="fielddoc"><p>RESVEC = VCMP(LHS, RHS, OPC) - Represents one of the altivec VCMP* instructions. </p>
<p>For lack of better number, we use the opcode number encoding for the OPC field to identify the compare. For example, 838 is VCMPGTSH. </p>
</td></tr>
<tr><td class="fieldname"><a id="ad1c32e5bb1cb213fb836bc3d221e4f19aaa7a0554c16e55d6c686d04418d15108"></a>VCMP_rec&#160;</td><td class="fielddoc"><p>RESVEC, OUTFLAG = VCMP_rec(LHS, RHS, OPC) - Represents one of the altivec VCMP*_rec instructions. </p>
<p>For lack of better number, we use the opcode number encoding for the OPC field to identify the compare. For example, 838 is VCMPGTSH. </p>
</td></tr>
<tr><td class="fieldname"><a id="ad1c32e5bb1cb213fb836bc3d221e4f19a0992940624286ed6bc85cd7163501613"></a>COND_BRANCH&#160;</td><td class="fielddoc"><p>CHAIN = COND_BRANCH CHAIN, CRRC, OPC, DESTBB [, INFLAG] - This corresponds to the COND_BRANCH pseudo instruction. </p>
<p>CRRC is the condition register to branch on, OPC is the branch opcode to use (e.g. PPC::BLE), DESTBB is the destination block to branch to, and INFLAG is an optional input flag argument. </p>
</td></tr>
<tr><td class="fieldname"><a id="ad1c32e5bb1cb213fb836bc3d221e4f19a160ec67350dc5e964fc0a12a9cde1df8"></a>BDNZ&#160;</td><td class="fielddoc"><p>CHAIN = BDNZ CHAIN, DESTBB - These are used to create counter-based loops. </p>
</td></tr>
<tr><td class="fieldname"><a id="ad1c32e5bb1cb213fb836bc3d221e4f19addb9d78754c1f2e6d765a0da913f0800"></a>BDZ&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ad1c32e5bb1cb213fb836bc3d221e4f19ad2b0da006c4560646ac3eb561a8b73b2"></a>FADDRTZ&#160;</td><td class="fielddoc"><p>F8RC = FADDRTZ F8RC, F8RC - This is an FADD done with rounding towards zero. </p>
<p>Used only as part of the long double-to-int conversion sequence. </p>
</td></tr>
<tr><td class="fieldname"><a id="ad1c32e5bb1cb213fb836bc3d221e4f19aab6a046c536c71121190fefd548d6b25"></a>MFFS&#160;</td><td class="fielddoc"><p>F8RC = MFFS - This moves the FPSCR (not modeled) into the register. </p>
</td></tr>
<tr><td class="fieldname"><a id="ad1c32e5bb1cb213fb836bc3d221e4f19aa4dc9f480c199614ca9475c7969ead06"></a>TC_RETURN&#160;</td><td class="fielddoc"><p>TC_RETURN - A tail call return. </p>
<p>operand #0 chain operand #1 callee (register or absolute) operand #2 stack adjustment operand #3 optional in flag </p>
</td></tr>
<tr><td class="fieldname"><a id="ad1c32e5bb1cb213fb836bc3d221e4f19a7fa84f3807a868c9e48e0928e3ac7f81"></a>CR6SET&#160;</td><td class="fielddoc"><p>ch, gl = CR6[UN]SET ch, inglue - Toggle CR bit 6 for SVR4 vararg calls </p>
</td></tr>
<tr><td class="fieldname"><a id="ad1c32e5bb1cb213fb836bc3d221e4f19a0a616f27a6f2de704ab3ed849b50b181"></a>CR6UNSET&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ad1c32e5bb1cb213fb836bc3d221e4f19a6e3a9527c997e95ea74a9c377ba14add"></a>PPC32_GOT&#160;</td><td class="fielddoc"><p>GPRC = address of <em>GLOBAL_OFFSET_TABLE</em>. </p>
<p>Used by initial-exec TLS for non-position independent code on PPC32. </p>
</td></tr>
<tr><td class="fieldname"><a id="ad1c32e5bb1cb213fb836bc3d221e4f19a75da00c638a1f554457f78c4e2ef7a5c"></a>PPC32_PICGOT&#160;</td><td class="fielddoc"><p>GPRC = address of <em>GLOBAL_OFFSET_TABLE</em>. </p>
<p>Used by general dynamic and local dynamic TLS and position indendepent code on PPC32. </p>
</td></tr>
<tr><td class="fieldname"><a id="ad1c32e5bb1cb213fb836bc3d221e4f19a390f7ff6ebc81e2540d946d8d1061f29"></a>ADDIS_GOT_TPREL_HA&#160;</td><td class="fielddoc"><p>G8RC = ADDIS_GOT_TPREL_HA x2, Symbol - Used by the initial-exec TLS model, produces an ADDIS8 instruction that adds the GOT base to sym@got@tprel@ha. </p>
</td></tr>
<tr><td class="fieldname"><a id="ad1c32e5bb1cb213fb836bc3d221e4f19af54af574e0a93231dd275e38ed4cf026"></a>LD_GOT_TPREL_L&#160;</td><td class="fielddoc"><p>G8RC = LD_GOT_TPREL_L Symbol, G8RReg - Used by the initial-exec TLS model, produces a LD instruction with base register G8RReg and offset sym@got@tprel@l. </p>
<p>This completes the addition that finds the offset of "sym" relative to the thread pointer. </p>
</td></tr>
<tr><td class="fieldname"><a id="ad1c32e5bb1cb213fb836bc3d221e4f19a606fcb46940146f9bb7ee312d6a4835f"></a>ADD_TLS&#160;</td><td class="fielddoc"><p>G8RC = ADD_TLS G8RReg, Symbol - Used by the initial-exec TLS model, produces an ADD instruction that adds the contents of G8RReg to the thread pointer. </p>
<p>Symbol contains a relocation sym@tls which is to be replaced by the thread pointer and identifies to the linker that the instruction is part of a TLS sequence. </p>
</td></tr>
<tr><td class="fieldname"><a id="ad1c32e5bb1cb213fb836bc3d221e4f19a968bba2363b57ced282bda51b19c8162"></a>ADDIS_TLSGD_HA&#160;</td><td class="fielddoc"><p>G8RC = ADDIS_TLSGD_HA x2, Symbol - For the general-dynamic TLS model, produces an ADDIS8 instruction that adds the GOT base register to sym@got@tlsgd@ha. </p>
</td></tr>
<tr><td class="fieldname"><a id="ad1c32e5bb1cb213fb836bc3d221e4f19ac3043814fcbe457dc6a768c714864692"></a>ADDI_TLSGD_L&#160;</td><td class="fielddoc"><p>x3 = ADDI_TLSGD_L G8RReg, Symbol - For the general-dynamic TLS model, produces an ADDI8 instruction that adds G8RReg to sym@got@tlsgd@l and stores the result in X3. </p>
<p>Hidden by ADDIS_TLSGD_L_ADDR until after register assignment. </p>
</td></tr>
<tr><td class="fieldname"><a id="ad1c32e5bb1cb213fb836bc3d221e4f19a2c181ed9e9ec3fb57f7e8542df22f422"></a>GET_TLS_ADDR&#160;</td><td class="fielddoc"><p>x3 = GET_TLS_ADDR x3, Symbol - For the general-dynamic TLS model, produces a call to __tls_get_addr(sym@tlsgd). </p>
<p>Hidden by ADDIS_TLSGD_L_ADDR until after register assignment. </p>
</td></tr>
<tr><td class="fieldname"><a id="ad1c32e5bb1cb213fb836bc3d221e4f19a046e97f3becfbef4e0b3e1760a809dca"></a>ADDI_TLSGD_L_ADDR&#160;</td><td class="fielddoc"><p>G8RC = ADDI_TLSGD_L_ADDR G8RReg, Symbol, Symbol - Op that combines ADDI_TLSGD_L and GET_TLS_ADDR until expansion following register assignment. </p>
</td></tr>
<tr><td class="fieldname"><a id="ad1c32e5bb1cb213fb836bc3d221e4f19addcc7a7066b3355e80163ae36bdac00e"></a>TLSGD_AIX&#160;</td><td class="fielddoc"><p>GPRC = TLSGD_AIX, TOC_ENTRY, TOC_ENTRY G8RC = TLSGD_AIX, TOC_ENTRY, TOC_ENTRY Op that combines two register copies of TOC entries (region handle into R3 and variable offset into R4) followed by a GET_TLS_ADDR node which will be expanded to a call to __get_tls_addr. </p>
<p>This node is used in 64-bit mode as well (in which case the result is G8RC and inputs are X3/X4). </p>
</td></tr>
<tr><td class="fieldname"><a id="ad1c32e5bb1cb213fb836bc3d221e4f19abdad0d05f0b11932ef877b95832e31ea"></a>ADDIS_TLSLD_HA&#160;</td><td class="fielddoc"><p>G8RC = ADDIS_TLSLD_HA x2, Symbol - For the local-dynamic TLS model, produces an ADDIS8 instruction that adds the GOT base register to sym@got@tlsld@ha. </p>
</td></tr>
<tr><td class="fieldname"><a id="ad1c32e5bb1cb213fb836bc3d221e4f19ad1e4cb7a1fc0c9ea50baef6974f21431"></a>ADDI_TLSLD_L&#160;</td><td class="fielddoc"><p>x3 = ADDI_TLSLD_L G8RReg, Symbol - For the local-dynamic TLS model, produces an ADDI8 instruction that adds G8RReg to sym@got@tlsld@l and stores the result in X3. </p>
<p>Hidden by ADDIS_TLSLD_L_ADDR until after register assignment. </p>
</td></tr>
<tr><td class="fieldname"><a id="ad1c32e5bb1cb213fb836bc3d221e4f19ac0753db07d6a64f1ee53f3d31dbac379"></a>GET_TLSLD_ADDR&#160;</td><td class="fielddoc"><p>x3 = GET_TLSLD_ADDR x3, Symbol - For the local-dynamic TLS model, produces a call to __tls_get_addr(sym@tlsld). </p>
<p>Hidden by ADDIS_TLSLD_L_ADDR until after register assignment. </p>
</td></tr>
<tr><td class="fieldname"><a id="ad1c32e5bb1cb213fb836bc3d221e4f19a41664c9403b22dedab5a78fc8ef07b42"></a>ADDI_TLSLD_L_ADDR&#160;</td><td class="fielddoc"><p>G8RC = ADDI_TLSLD_L_ADDR G8RReg, Symbol, Symbol - Op that combines ADDI_TLSLD_L and GET_TLSLD_ADDR until expansion following register assignment. </p>
</td></tr>
<tr><td class="fieldname"><a id="ad1c32e5bb1cb213fb836bc3d221e4f19a5fdb4eb697cc8fb8a8aa8fa53effac34"></a>ADDIS_DTPREL_HA&#160;</td><td class="fielddoc"><p>G8RC = ADDIS_DTPREL_HA x3, Symbol - For the local-dynamic TLS model, produces an ADDIS8 instruction that adds X3 to sym@dtprel@ha. </p>
</td></tr>
<tr><td class="fieldname"><a id="ad1c32e5bb1cb213fb836bc3d221e4f19a6f48c93bc2c3495090cdad2d375290dc"></a>ADDI_DTPREL_L&#160;</td><td class="fielddoc"><p>G8RC = ADDI_DTPREL_L G8RReg, Symbol - For the local-dynamic TLS model, produces an ADDI8 instruction that adds G8RReg to sym@got@dtprel@l. </p>
</td></tr>
<tr><td class="fieldname"><a id="ad1c32e5bb1cb213fb836bc3d221e4f19ab0724ba8c987cd526c269d09bb5b2bf7"></a>PADDI_DTPREL&#160;</td><td class="fielddoc"><p>G8RC = PADDI_DTPREL x3, Symbol - For the pc-rel based local-dynamic TLS model, produces a PADDI8 instruction that adds X3 to sym@dtprel. </p>
</td></tr>
<tr><td class="fieldname"><a id="ad1c32e5bb1cb213fb836bc3d221e4f19a63d10572d28760b1a149732cc760628a"></a>VADD_SPLAT&#160;</td><td class="fielddoc"><p>VRRC = VADD_SPLAT Elt, EltSize - Temporary node to be expanded during instruction selection to optimize a BUILD_VECTOR into operations on splats. </p>
<p>This is necessary to avoid losing these optimizations due to constant folding. </p>
</td></tr>
<tr><td class="fieldname"><a id="ad1c32e5bb1cb213fb836bc3d221e4f19a2ae057e4de45c51c89b7e5dc5053df62"></a>SC&#160;</td><td class="fielddoc"><p>CHAIN = SC CHAIN, Imm128 - System call. </p>
<p>The 7-bit unsigned operand identifies the operating system entry point. </p>
</td></tr>
<tr><td class="fieldname"><a id="ad1c32e5bb1cb213fb836bc3d221e4f19a39b31c544933df302c4b6b049a0185e0"></a>CLRBHRB&#160;</td><td class="fielddoc"><p>CHAIN = CLRBHRB CHAIN - Clear branch history rolling buffer. </p>
</td></tr>
<tr><td class="fieldname"><a id="ad1c32e5bb1cb213fb836bc3d221e4f19aea2dbb65ca28f544afc80f4665a6f82c"></a>MFBHRBE&#160;</td><td class="fielddoc"><p>GPRC, CHAIN = MFBHRBE CHAIN, Entry, Dummy - Move from branch history rolling buffer entry. </p>
</td></tr>
<tr><td class="fieldname"><a id="ad1c32e5bb1cb213fb836bc3d221e4f19a25c6863bf54d5a65a55506cce743e333"></a>RFEBB&#160;</td><td class="fielddoc"><p>CHAIN = RFEBB CHAIN, State - Return from event-based branch. </p>
</td></tr>
<tr><td class="fieldname"><a id="ad1c32e5bb1cb213fb836bc3d221e4f19a4156aa36da735bf4f407406f04aa9a49"></a>XXSWAPD&#160;</td><td class="fielddoc"><p>VSRC, CHAIN = XXSWAPD CHAIN, VSRC - Occurs only for little endian. </p>
<p>Maps to an xxswapd instruction that corrects an lxvd2x or stxvd2x instruction. The chain is necessary because the sequence replaces a load and needs to provide the same number of outputs. </p>
</td></tr>
<tr><td class="fieldname"><a id="ad1c32e5bb1cb213fb836bc3d221e4f19aeec65142befe62f016e921ebf1ab2976"></a>SWAP_NO_CHAIN&#160;</td><td class="fielddoc"><p>An <a class="el" href="classllvm_1_1SDNode.html" title="Represents one node in the SelectionDAG.">SDNode</a> for swaps that are not associated with any loads/stores and thereby have no chain. </p>
</td></tr>
<tr><td class="fieldname"><a id="ad1c32e5bb1cb213fb836bc3d221e4f19a0b83b2b5ebfeb5ceb703698b0982d3f8"></a>VABSD&#160;</td><td class="fielddoc"><p>An <a class="el" href="classllvm_1_1SDNode.html" title="Represents one node in the SelectionDAG.">SDNode</a> for Power9 vector absolute value difference. </p>
<p>operand #0 vector operand #1 vector operand #2 constant i32 0 or 1, to indicate whether needs to patch the most significant bit for signed i32</p>
<p>Power9 VABSD* instructions are designed to support unsigned integer vectors (byte/halfword/word), if we want to make use of them for signed integer vectors, we have to flip their sign bits first. To flip sign bit for byte/halfword integer vector would become inefficient, but for word integer vector, we can leverage XVNEGSP to make it efficiently. eg: abs(sub(a,b)) =&gt; VABSDUW(a+0x80000000, b+0x80000000) =&gt; VABSDUW((XVNEGSP a), (XVNEGSP b)) </p>
</td></tr>
<tr><td class="fieldname"><a id="ad1c32e5bb1cb213fb836bc3d221e4f19ac9eb1f199dbf096dc303ec84b69537f0"></a>FP_EXTEND_HALF&#160;</td><td class="fielddoc"><p>FP_EXTEND_HALF(VECTOR, IDX) - Custom extend upper (IDX=0) half or lower (IDX=1) half of v4f32 to v2f64. </p>
</td></tr>
<tr><td class="fieldname"><a id="ad1c32e5bb1cb213fb836bc3d221e4f19a57dec08b9c245de78b203b5ce73a85a3"></a>MAT_PCREL_ADDR&#160;</td><td class="fielddoc"><p>MAT_PCREL_ADDR = Materialize a PC Relative address. </p>
<p>This can be done either through an add like PADDI or through a PC Relative load like PLD. </p>
</td></tr>
<tr><td class="fieldname"><a id="ad1c32e5bb1cb213fb836bc3d221e4f19af5d482f504e4591346e162e5cf33faaa"></a>TLS_DYNAMIC_MAT_PCREL_ADDR&#160;</td><td class="fielddoc"><p>TLS_DYNAMIC_MAT_PCREL_ADDR = Materialize a PC Relative address for TLS global address when using dynamic access models. </p>
<p>This can be done through an add like PADDI. </p>
</td></tr>
<tr><td class="fieldname"><a id="ad1c32e5bb1cb213fb836bc3d221e4f19ab46d5355de307e34ab21c677c7c7c7db"></a>TLS_LOCAL_EXEC_MAT_ADDR&#160;</td><td class="fielddoc"><p>TLS_LOCAL_EXEC_MAT_ADDR = Materialize an address for TLS global address when using local exec access models, and when prefixed instructions are available. </p>
<p>This is used with ADD_TLS to produce an add like PADDI. </p>
</td></tr>
<tr><td class="fieldname"><a id="ad1c32e5bb1cb213fb836bc3d221e4f19a9d22d6055af16a92989e3413db5c61e4"></a>ACC_BUILD&#160;</td><td class="fielddoc"><p>ACC_BUILD = Build an accumulator register from 4 VSX registers. </p>
</td></tr>
<tr><td class="fieldname"><a id="ad1c32e5bb1cb213fb836bc3d221e4f19ac677b8b728cb9be271ba1e5c69c4a323"></a>PAIR_BUILD&#160;</td><td class="fielddoc"><p>PAIR_BUILD = Build a vector pair register from 2 VSX registers. </p>
</td></tr>
<tr><td class="fieldname"><a id="ad1c32e5bb1cb213fb836bc3d221e4f19a4d78018aab544301aaa95d949c194cb3"></a>EXTRACT_VSX_REG&#160;</td><td class="fielddoc"><p>EXTRACT_VSX_REG = Extract one of the underlying vsx registers of an accumulator or pair register. </p>
<p>This node is needed because EXTRACT_SUBVECTOR expects the input and output vectors to have the same element type. </p>
</td></tr>
<tr><td class="fieldname"><a id="ad1c32e5bb1cb213fb836bc3d221e4f19a93f8e78c9b32393c5190960b84dc3a57"></a>XXMFACC&#160;</td><td class="fielddoc"><p>XXMFACC = This corresponds to the xxmfacc instruction. </p>
</td></tr>
<tr><td class="fieldname"><a id="ad1c32e5bb1cb213fb836bc3d221e4f19ad00a593b7d71618f307d171781f5558d"></a>STRICT_FCTIDZ&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ad1c32e5bb1cb213fb836bc3d221e4f19a8a852db39a510adbbbadbbdede7aa648"></a>STRICT_FCTIWZ&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ad1c32e5bb1cb213fb836bc3d221e4f19a8a5acab2f34e1b806efaa3ee64c5a3aa"></a>STRICT_FCTIDUZ&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ad1c32e5bb1cb213fb836bc3d221e4f19a553b2f3eaf318b2455673f16cb396baf"></a>STRICT_FCTIWUZ&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ad1c32e5bb1cb213fb836bc3d221e4f19a07c87149008709f85754a38b4f22adaf"></a>STRICT_FCFID&#160;</td><td class="fielddoc"><p>Constrained integer-to-floating-point conversion instructions. </p>
</td></tr>
<tr><td class="fieldname"><a id="ad1c32e5bb1cb213fb836bc3d221e4f19a72a662f3bbd13bf94bf0262ac1d4e868"></a>STRICT_FCFIDU&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ad1c32e5bb1cb213fb836bc3d221e4f19a746850a5fa94a4ce3e8071b6219121f6"></a>STRICT_FCFIDS&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ad1c32e5bb1cb213fb836bc3d221e4f19ab58ea28e66ebad19b7718055fc998f08"></a>STRICT_FCFIDUS&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ad1c32e5bb1cb213fb836bc3d221e4f19ac81afec4bdfa40303000449f212d7ac3"></a>STRICT_FADDRTZ&#160;</td><td class="fielddoc"><p>Constrained floating point add in round-to-zero mode. </p>
</td></tr>
<tr><td class="fieldname"><a id="ad1c32e5bb1cb213fb836bc3d221e4f19af2142b68a3cab0d2f680eecbb31c76e0"></a>STBRX&#160;</td><td class="fielddoc"><p>CHAIN = STBRX CHAIN, GPRC, Ptr, <a class="el" href="classllvm_1_1Type.html" title="The instances of the Type class are immutable: once they are created, they are never changed.">Type</a> - This is a byte-swapping store instruction. </p>
<p>It byte-swaps the low "Type" bits of the GPRC input, then stores it through Ptr. <a class="el" href="classllvm_1_1Type.html" title="The instances of the Type class are immutable: once they are created, they are never changed.">Type</a> can be either i16 or i32. </p>
</td></tr>
<tr><td class="fieldname"><a id="ad1c32e5bb1cb213fb836bc3d221e4f19a8032251e5c6dfb52579250ef6373d599"></a>LBRX&#160;</td><td class="fielddoc"><p>GPRC, CHAIN = LBRX CHAIN, Ptr, <a class="el" href="classllvm_1_1Type.html" title="The instances of the Type class are immutable: once they are created, they are never changed.">Type</a> - This is a byte-swapping load instruction. </p>
<p>It loads "Type" bits, byte swaps it, then puts it in the bottom bits of the GPRC. TYPE can be either i16 or i32. </p>
</td></tr>
<tr><td class="fieldname"><a id="ad1c32e5bb1cb213fb836bc3d221e4f19aa71de12afd261e0b3f2e040ce1c10315"></a>STFIWX&#160;</td><td class="fielddoc"><p>STFIWX - The STFIWX instruction. </p>
<p>The first operand is an input token chain, then an f64 value to store, then an address to store it to. </p>
</td></tr>
<tr><td class="fieldname"><a id="ad1c32e5bb1cb213fb836bc3d221e4f19af19177e57893484cb79f34527b5cd7f8"></a>LFIWAX&#160;</td><td class="fielddoc"><p>GPRC, CHAIN = LFIWAX CHAIN, Ptr - This is a floating-point load which sign-extends from a 32-bit integer value into the destination 64-bit register. </p>
</td></tr>
<tr><td class="fieldname"><a id="ad1c32e5bb1cb213fb836bc3d221e4f19a480a6977d64df14b9af6821de3f520b9"></a>LFIWZX&#160;</td><td class="fielddoc"><p>GPRC, CHAIN = LFIWZX CHAIN, Ptr - This is a floating-point load which zero-extends from a 32-bit integer value into the destination 64-bit register. </p>
</td></tr>
<tr><td class="fieldname"><a id="ad1c32e5bb1cb213fb836bc3d221e4f19a21e2465b6dea8fe886e3261185e13c8d"></a>LXSIZX&#160;</td><td class="fielddoc"><p>GPRC, CHAIN = LXSIZX, CHAIN, Ptr, ByteWidth - This is a load of an integer smaller than 64 bits into a VSR. </p>
<p>The integer is zero-extended. This can be used for converting loaded integers to floating point. </p>
</td></tr>
<tr><td class="fieldname"><a id="ad1c32e5bb1cb213fb836bc3d221e4f19a5043cfa31ad158389477a46bd7c366b4"></a>STXSIX&#160;</td><td class="fielddoc"><p>STXSIX - The STXSI[bh]X instruction. </p>
<p>The first operand is an input chain, then an f64 value to store, then an address to store it to, followed by a byte-width for the store. </p>
</td></tr>
<tr><td class="fieldname"><a id="ad1c32e5bb1cb213fb836bc3d221e4f19a9f74f2eb04440389d18aabcff035a19f"></a>LXVD2X&#160;</td><td class="fielddoc"><p>VSRC, CHAIN = LXVD2X_LE CHAIN, Ptr - Occurs only for little endian. </p>
<p>Maps directly to an lxvd2x instruction that will be followed by an xxswapd. </p>
</td></tr>
<tr><td class="fieldname"><a id="ad1c32e5bb1cb213fb836bc3d221e4f19ae507654c72e23edbb1c74349cb5cfe33"></a>LXVRZX&#160;</td><td class="fielddoc"><p>LXVRZX - Load VSX Vector Rightmost and Zero Extend This node represents v1i128 BUILD_VECTOR of a zero extending load instruction from &lt;byte, halfword, word, or doubleword&gt; to i128. </p>
<p>Allows utilization of the Load VSX Vector Rightmost Instructions. </p>
</td></tr>
<tr><td class="fieldname"><a id="ad1c32e5bb1cb213fb836bc3d221e4f19aeff91ba7f74fec449108bf0c7bcac818"></a>LOAD_VEC_BE&#160;</td><td class="fielddoc"><p>VSRC, CHAIN = LOAD_VEC_BE CHAIN, Ptr - Occurs only for little endian. </p>
<p>Maps directly to one of lxvd2x/lxvw4x/lxvh8x/lxvb16x depending on the vector type to load vector in big-endian element order. </p>
</td></tr>
<tr><td class="fieldname"><a id="ad1c32e5bb1cb213fb836bc3d221e4f19a901207ea8da185757fdf6b2f36a1a395"></a>LD_VSX_LH&#160;</td><td class="fielddoc"><p>VSRC, CHAIN = LD_VSX_LH CHAIN, Ptr - This is a floating-point load of a v2f32 value into the lower half of a VSR register. </p>
</td></tr>
<tr><td class="fieldname"><a id="ad1c32e5bb1cb213fb836bc3d221e4f19aa95297a81ed350b1df6d0e322be12e23"></a>LD_SPLAT&#160;</td><td class="fielddoc"><p>VSRC, CHAIN = LD_SPLAT, CHAIN, Ptr - a splatting load memory instructions such as LXVDSX, LXVWSX. </p>
</td></tr>
<tr><td class="fieldname"><a id="ad1c32e5bb1cb213fb836bc3d221e4f19ad423fc6dce425d3b017dea23db96a20b"></a>ZEXT_LD_SPLAT&#160;</td><td class="fielddoc"><p>VSRC, CHAIN = ZEXT_LD_SPLAT, CHAIN, Ptr - a splatting load memory that zero-extends. </p>
</td></tr>
<tr><td class="fieldname"><a id="ad1c32e5bb1cb213fb836bc3d221e4f19a01e7f48b2ccc0aed9c6f66314b23af32"></a>SEXT_LD_SPLAT&#160;</td><td class="fielddoc"><p>VSRC, CHAIN = SEXT_LD_SPLAT, CHAIN, Ptr - a splatting load memory that sign-extends. </p>
</td></tr>
<tr><td class="fieldname"><a id="ad1c32e5bb1cb213fb836bc3d221e4f19ad7ff3b99ede678baebc8e3cd79b1090a"></a>STXVD2X&#160;</td><td class="fielddoc"><p>CHAIN = STXVD2X CHAIN, VSRC, Ptr - Occurs only for little endian. </p>
<p>Maps directly to an stxvd2x instruction that will be preceded by an xxswapd. </p>
</td></tr>
<tr><td class="fieldname"><a id="ad1c32e5bb1cb213fb836bc3d221e4f19a1587d1d239eb39b23bdc1d173ccef453"></a>STORE_VEC_BE&#160;</td><td class="fielddoc"><p>CHAIN = STORE_VEC_BE CHAIN, VSRC, Ptr - Occurs only for little endian. </p>
<p>Maps directly to one of stxvd2x/stxvw4x/stxvh8x/stxvb16x depending on the vector type to store vector in big-endian element order. </p>
</td></tr>
<tr><td class="fieldname"><a id="ad1c32e5bb1cb213fb836bc3d221e4f19a42f12c79832e19ec572ddd606b803756"></a>ST_VSR_SCAL_INT&#160;</td><td class="fielddoc"><p>Store scalar integers from VSR. </p>
</td></tr>
<tr><td class="fieldname"><a id="ad1c32e5bb1cb213fb836bc3d221e4f19a427c8d80e0d4ec009de59a94847ce3c2"></a>ATOMIC_CMP_SWAP_8&#160;</td><td class="fielddoc"><p>ATOMIC_CMP_SWAP - the exact same as the target-independent nodes except they ensure that the compare input is zero-extended for sub-word versions because the atomic loads zero-extend. </p>
</td></tr>
<tr><td class="fieldname"><a id="ad1c32e5bb1cb213fb836bc3d221e4f19a05c872ee0bd45120100d36acd763c832"></a>ATOMIC_CMP_SWAP_16&#160;</td><td class="fielddoc"></td></tr>
<tr><td class="fieldname"><a id="ad1c32e5bb1cb213fb836bc3d221e4f19a3b16216732bca028b1c75cf3d662966a"></a>STORE_COND&#160;</td><td class="fielddoc"><p>CHAIN,Glue = STORE_COND CHAIN, GPR, Ptr The store conditional instruction ST[BHWD]ARX that produces a glue result to attach it to a conditional branch. </p>
</td></tr>
<tr><td class="fieldname"><a id="ad1c32e5bb1cb213fb836bc3d221e4f19a5ac8e8dafc2dd10379a59ceff7b237d6"></a>TOC_ENTRY&#160;</td><td class="fielddoc"><p>GPRC = TOC_ENTRY GA, TOC Loads the entry for GA from the TOC, where the TOC base is given by the last operand. </p>
</td></tr>
</table>

<p class="definition">Definition at line <a class="el" href="PPCISelLowering_8h_source.html#l00047">47</a> of file <a class="el" href="PPCISelLowering_8h_source.html">PPCISelLowering.h</a>.</p>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Mon Aug 7 2023 12:11:27 for LLVM by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.17
</small></address>
</body>
</html>
