Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 76665e8051ed4409b4a3d53edc5dfca8 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot vga_tb_behav xil_defaultlib.vga_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.vga_sync
Compiling module xil_defaultlib.vga_frame
Compiling module xil_defaultlib.vga_maze_top
Compiling module xil_defaultlib.vga_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot vga_tb_behav
