// Seed: 2730438938
module module_0 ();
  assign id_1 = id_1++;
  initial $display(1);
  assign module_2.id_1 = 0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  reg id_6;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  always id_6 = #id_7 id_1;
endmodule
module module_2 (
    input tri0 id_0,
    input supply1 id_1,
    input tri1 id_2,
    output wand id_3,
    output uwire id_4,
    output logic id_5,
    output wand id_6,
    output uwire id_7,
    input tri id_8
);
  always @(posedge 1 == id_8) begin : LABEL_0
    id_5 <= 'b0;
  end
  module_0 modCall_1 ();
endmodule
