#-----------------------------------------------------------
# PlanAhead v13.4 (64-bit)
# Build 157570 by hdbuild on Fri Dec 16 13:06:31 MST 2011
# Start of session at: Tue Nov 06 20:25:46 2012
# Process ID: 3920
# Log file: C:/Users/Phillip/Downloads/MS1553_Interface/MS1553_Interface/planAhead_run_2/planAhead.log
# Journal file: C:/Users/Phillip/Downloads/MS1553_Interface/MS1553_Interface/planAhead_run_2/planAhead.jou
#-----------------------------------------------------------
INFO: [Common-78] Attempting to get a license: PlanAhead
INFO: [Common-82] Got a license: PlanAhead
INFO: [Device-25] Loading parts and site information from C:/Xilinx/13.4/ISE_DS/PlanAhead\parts\arch.xmlParsing RTL primitives file [C:/Xilinx/13.4/ISE_DS/PlanAhead\parts\xilinx\rtl\prims\rtl_prims.xml]
Finished parsing RTL primitives file [C:/Xilinx/13.4/ISE_DS/PlanAhead\parts\xilinx\rtl\prims\rtl_prims.xml]
start_gui
source C:/Users/Phillip/Downloads/MS1553_Interface/MS1553_Interface/pa.fromHdl.tcl
# create_project -name MS1553_Interface -dir "C:/Users/Phillip/Downloads/MS1553_Interface/MS1553_Interface/planAhead_run_2" -part xc6slx45tfgg484-3
Parsing template File [C:/Xilinx/13.4/ISE_DS/ISE\data\projnav\templates\verilog.xml].
Finished parsing template File [C:/Xilinx/13.4/ISE_DS/ISE\data\projnav\templates\verilog.xml].
Parsing template File [C:/Xilinx/13.4/ISE_DS/ISE\data\projnav\templates\vhdl.xml].
Finished parsing template File [C:/Xilinx/13.4/ISE_DS/ISE\data\projnav\templates\vhdl.xml].
Parsing template File [C:/Xilinx/13.4/ISE_DS/ISE\data\projnav\templates\ucf.xml].
Finished parsing template File [C:/Xilinx/13.4/ISE_DS/ISE\data\projnav\templates\ucf.xml].
create_project: Time (s): 7.785w.  Memory (MB): 498.621p 15.836g
# set_param project.pinAheadLayout yes
# set srcset [get_property srcset [current_run -impl]]
# set_property target_constrs_file "System.ucf" [current_fileset -constrset]
Adding file 'C:\Users\Phillip\Downloads\MS1553_Interface\MS1553_Interface\System.ucf' to fileset 'constrs_1'
# set hdlfile [add_files [list {DelayModule.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {mem_trans_writer.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {mem_trans_reader.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {Latch8Bit.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {Latch16Bit.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {Latch.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {MS1553_Reset_Pulse_Gen.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {MS1553_master.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {holt_mem_trans.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {holt_initializer.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {convers_c.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {MS1553_Controller.vhf}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {i8085_c.vhd}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set hdlfile [add_files [list {System.vhf}]]
# set_property file_type VHDL $hdlfile
# set_property library work $hdlfile
# set_property top System $srcset
# add_files [list {System.ucf}] -fileset [get_property constrset [current_run]]
# open_rtl_design -part xc6slx45tfgg484-3
INFO: [PlanAhead-58] Using Verific elaboration
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/PlanAhead\parts\xilinx\rtl\lib\synplify\synattr.vhd" into library synplify
Parsing VHDL file "C:/Xilinx/13.4/ISE_DS/PlanAhead\parts\xilinx\rtl\lib\synplify\synattr.vhd" into library synplify
Parsing VHDL file "C:\Users\Phillip\Downloads\MS1553_Interface\MS1553_Interface\DelayModule.vhd" into library work
Parsing VHDL file "C:\Users\Phillip\Downloads\MS1553_Interface\MS1553_Interface\mem_trans_writer.vhd" into library work
Parsing VHDL file "C:\Users\Phillip\Downloads\MS1553_Interface\MS1553_Interface\mem_trans_reader.vhd" into library work
Parsing VHDL file "C:\Users\Phillip\Downloads\MS1553_Interface\MS1553_Interface\Latch8Bit.vhd" into library work
Parsing VHDL file "C:\Users\Phillip\Downloads\MS1553_Interface\MS1553_Interface\Latch16Bit.vhd" into library work
Parsing VHDL file "C:\Users\Phillip\Downloads\MS1553_Interface\MS1553_Interface\Latch.vhd" into library work
Parsing VHDL file "C:\Users\Phillip\Downloads\MS1553_Interface\MS1553_Interface\convers_c.vhd" into library work
Parsing VHDL file "C:\Users\Phillip\Downloads\MS1553_Interface\MS1553_Interface\MS1553_Reset_Pulse_Gen.vhd" into library work
Parsing VHDL file "C:\Users\Phillip\Downloads\MS1553_Interface\MS1553_Interface\MS1553_master.vhd" into library work
Parsing VHDL file "C:\Users\Phillip\Downloads\MS1553_Interface\MS1553_Interface\i8085_c.vhd" into library work
Parsing VHDL file "C:\Users\Phillip\Downloads\MS1553_Interface\MS1553_Interface\holt_mem_trans.vhd" into library work
Parsing VHDL file "C:\Users\Phillip\Downloads\MS1553_Interface\MS1553_Interface\holt_initializer.vhd" into library work
Parsing VHDL file "C:\Users\Phillip\Downloads\MS1553_Interface\MS1553_Interface\System.vhf" into library work
Loading clock regions from C:/Xilinx/13.4/ISE_DS/PlanAhead\parts/xilinx/spartan6/spartan6lxt/xc6slx45t/ClockRegion.xml
Loading clock buffers from C:/Xilinx/13.4/ISE_DS/PlanAhead\parts/xilinx/spartan6/spartan6lxt/xc6slx45t/ClockBuffers.xml
Loading package pin functions from C:/Xilinx/13.4/ISE_DS/PlanAhead\parts\xilinx\spartan6/PinFunctions.xml...
Loading package from C:/Xilinx/13.4/ISE_DS/PlanAhead\parts/xilinx/spartan6/spartan6lxt/xc6slx45t/fgg484/Package.xml
Loading io standards from C:/Xilinx/13.4/ISE_DS/PlanAhead\./parts/xilinx/spartan6/IOStandards.xml
Loading device configuration modes from C:/Xilinx/13.4/ISE_DS/PlanAhead\parts\xilinx\spartan6/ConfigModes.xml
Loading list of drcs for the architecture : C:/Xilinx/13.4/ISE_DS/PlanAhead\./parts/xilinx/spartan6/drc.xml
Parsing UCF File [C:\Users\Phillip\Downloads\MS1553_Interface\MS1553_Interface\System.ucf]
Finished Parsing UCF File [C:\Users\Phillip\Downloads\MS1553_Interface\MS1553_Interface\System.ucf]
INFO: [PlanAhead-566] Unisim Transformation Summary:
No Unisim elements were transformed.open_rtl_design: Time (s): 45.836w.  Memory (MB): 762.133p 248.879g
exit
stop_gui
INFO: [PlanAhead-261] Exiting PlanAhead...
INFO: [Common-83] Releasing license: PlanAhead
