# AES_encryption_verilog
This project implements a fully functional AES-128 encryption core in Verilog, suitable for FPGA implementation.
