    IF :LNOT::DEF:INCLUDED_CYFITTERRV_INC
INCLUDED_CYFITTERRV_INC EQU 1
    GET cydevicerv.inc
    GET cydevicerv_trm.inc

; ProbeUART_IntClock
ProbeUART_IntClock__CFG0 EQU CYREG_CLKDIST_DCFG0_CFG0
ProbeUART_IntClock__CFG1 EQU CYREG_CLKDIST_DCFG0_CFG1
ProbeUART_IntClock__CFG2 EQU CYREG_CLKDIST_DCFG0_CFG2
ProbeUART_IntClock__CFG2_SRC_SEL_MASK EQU 0x07
ProbeUART_IntClock__INDEX EQU 0x00
ProbeUART_IntClock__PM_ACT_CFG EQU CYREG_PM_ACT_CFG2
ProbeUART_IntClock__PM_ACT_MSK EQU 0x01
ProbeUART_IntClock__PM_STBY_CFG EQU CYREG_PM_STBY_CFG2
ProbeUART_IntClock__PM_STBY_MSK EQU 0x01

; LCD_Disp_LCDPort
LCD_Disp_LCDPort__0__MASK EQU 0x01
LCD_Disp_LCDPort__0__PC EQU CYREG_PRT2_PC0
LCD_Disp_LCDPort__0__PORT EQU 2
LCD_Disp_LCDPort__0__SHIFT EQU 0
LCD_Disp_LCDPort__1__MASK EQU 0x02
LCD_Disp_LCDPort__1__PC EQU CYREG_PRT2_PC1
LCD_Disp_LCDPort__1__PORT EQU 2
LCD_Disp_LCDPort__1__SHIFT EQU 1
LCD_Disp_LCDPort__2__MASK EQU 0x04
LCD_Disp_LCDPort__2__PC EQU CYREG_PRT2_PC2
LCD_Disp_LCDPort__2__PORT EQU 2
LCD_Disp_LCDPort__2__SHIFT EQU 2
LCD_Disp_LCDPort__3__MASK EQU 0x08
LCD_Disp_LCDPort__3__PC EQU CYREG_PRT2_PC3
LCD_Disp_LCDPort__3__PORT EQU 2
LCD_Disp_LCDPort__3__SHIFT EQU 3
LCD_Disp_LCDPort__4__MASK EQU 0x10
LCD_Disp_LCDPort__4__PC EQU CYREG_PRT2_PC4
LCD_Disp_LCDPort__4__PORT EQU 2
LCD_Disp_LCDPort__4__SHIFT EQU 4
LCD_Disp_LCDPort__5__MASK EQU 0x20
LCD_Disp_LCDPort__5__PC EQU CYREG_PRT2_PC5
LCD_Disp_LCDPort__5__PORT EQU 2
LCD_Disp_LCDPort__5__SHIFT EQU 5
LCD_Disp_LCDPort__6__MASK EQU 0x40
LCD_Disp_LCDPort__6__PC EQU CYREG_PRT2_PC6
LCD_Disp_LCDPort__6__PORT EQU 2
LCD_Disp_LCDPort__6__SHIFT EQU 6
LCD_Disp_LCDPort__AG EQU CYREG_PRT2_AG
LCD_Disp_LCDPort__AMUX EQU CYREG_PRT2_AMUX
LCD_Disp_LCDPort__BIE EQU CYREG_PRT2_BIE
LCD_Disp_LCDPort__BIT_MASK EQU CYREG_PRT2_BIT_MASK
LCD_Disp_LCDPort__BYP EQU CYREG_PRT2_BYP
LCD_Disp_LCDPort__CTL EQU CYREG_PRT2_CTL
LCD_Disp_LCDPort__DM0 EQU CYREG_PRT2_DM0
LCD_Disp_LCDPort__DM1 EQU CYREG_PRT2_DM1
LCD_Disp_LCDPort__DM2 EQU CYREG_PRT2_DM2
LCD_Disp_LCDPort__DR EQU CYREG_PRT2_DR
LCD_Disp_LCDPort__INP_DIS EQU CYREG_PRT2_INP_DIS
LCD_Disp_LCDPort__LCD_COM_SEG EQU CYREG_PRT2_LCD_COM_SEG
LCD_Disp_LCDPort__LCD_EN EQU CYREG_PRT2_LCD_EN
LCD_Disp_LCDPort__MASK EQU 0x7F
LCD_Disp_LCDPort__PORT EQU 2
LCD_Disp_LCDPort__PRT EQU CYREG_PRT2_PRT
LCD_Disp_LCDPort__PRTDSI__CAPS_SEL EQU CYREG_PRT2_CAPS_SEL
LCD_Disp_LCDPort__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT2_DBL_SYNC_IN
LCD_Disp_LCDPort__PRTDSI__OE_SEL0 EQU CYREG_PRT2_OE_SEL0
LCD_Disp_LCDPort__PRTDSI__OE_SEL1 EQU CYREG_PRT2_OE_SEL1
LCD_Disp_LCDPort__PRTDSI__OUT_SEL0 EQU CYREG_PRT2_OUT_SEL0
LCD_Disp_LCDPort__PRTDSI__OUT_SEL1 EQU CYREG_PRT2_OUT_SEL1
LCD_Disp_LCDPort__PRTDSI__SYNC_OUT EQU CYREG_PRT2_SYNC_OUT
LCD_Disp_LCDPort__PS EQU CYREG_PRT2_PS
LCD_Disp_LCDPort__SHIFT EQU 0
LCD_Disp_LCDPort__SLW EQU CYREG_PRT2_SLW

; ProbeUART_BUART
ProbeUART_BUART_sRX_RxBitCounter_ST__MASK_REG EQU CYREG_B0_UDB15_MSK
ProbeUART_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB15_MSK_ACTL
ProbeUART_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB15_MSK_ACTL
ProbeUART_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB15_ACTL
ProbeUART_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG EQU CYREG_B0_UDB15_ST_CTL
ProbeUART_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG EQU CYREG_B0_UDB15_ST_CTL
ProbeUART_BUART_sRX_RxBitCounter_ST__STATUS_REG EQU CYREG_B0_UDB15_ST
ProbeUART_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB15_ACTL
ProbeUART_BUART_sRX_RxBitCounter__CONTROL_REG EQU CYREG_B0_UDB15_CTL
ProbeUART_BUART_sRX_RxBitCounter__CONTROL_ST_REG EQU CYREG_B0_UDB15_ST_CTL
ProbeUART_BUART_sRX_RxBitCounter__COUNT_REG EQU CYREG_B0_UDB15_CTL
ProbeUART_BUART_sRX_RxBitCounter__COUNT_ST_REG EQU CYREG_B0_UDB15_ST_CTL
ProbeUART_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB15_MSK_ACTL
ProbeUART_BUART_sRX_RxBitCounter__PERIOD_REG EQU CYREG_B0_UDB15_MSK
ProbeUART_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB15_MSK_ACTL
ProbeUART_BUART_sRX_RxShifter_u0__A0_A1_REG EQU CYREG_B0_UDB15_A0_A1
ProbeUART_BUART_sRX_RxShifter_u0__A0_REG EQU CYREG_B0_UDB15_A0
ProbeUART_BUART_sRX_RxShifter_u0__A1_REG EQU CYREG_B0_UDB15_A1
ProbeUART_BUART_sRX_RxShifter_u0__D0_D1_REG EQU CYREG_B0_UDB15_D0_D1
ProbeUART_BUART_sRX_RxShifter_u0__D0_REG EQU CYREG_B0_UDB15_D0
ProbeUART_BUART_sRX_RxShifter_u0__D1_REG EQU CYREG_B0_UDB15_D1
ProbeUART_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB15_ACTL
ProbeUART_BUART_sRX_RxShifter_u0__F0_F1_REG EQU CYREG_B0_UDB15_F0_F1
ProbeUART_BUART_sRX_RxShifter_u0__F0_REG EQU CYREG_B0_UDB15_F0
ProbeUART_BUART_sRX_RxShifter_u0__F1_REG EQU CYREG_B0_UDB15_F1
ProbeUART_BUART_sRX_RxShifter_u0__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB15_MSK_ACTL
ProbeUART_BUART_sRX_RxShifter_u0__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB15_MSK_ACTL
ProbeUART_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB11_12_ACTL
ProbeUART_BUART_sRX_RxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB11_12_ST
ProbeUART_BUART_sRX_RxSts__3__MASK EQU 0x08
ProbeUART_BUART_sRX_RxSts__3__POS EQU 3
ProbeUART_BUART_sRX_RxSts__4__MASK EQU 0x10
ProbeUART_BUART_sRX_RxSts__4__POS EQU 4
ProbeUART_BUART_sRX_RxSts__5__MASK EQU 0x20
ProbeUART_BUART_sRX_RxSts__5__POS EQU 5
ProbeUART_BUART_sRX_RxSts__MASK EQU 0x38
ProbeUART_BUART_sRX_RxSts__MASK_REG EQU CYREG_B0_UDB11_MSK
ProbeUART_BUART_sRX_RxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB11_ACTL
ProbeUART_BUART_sRX_RxSts__STATUS_REG EQU CYREG_B0_UDB11_ST
ProbeUART_BUART_sTX_TxShifter_u0__16BIT_A0_REG EQU CYREG_B0_UDB11_12_A0
ProbeUART_BUART_sTX_TxShifter_u0__16BIT_A1_REG EQU CYREG_B0_UDB11_12_A1
ProbeUART_BUART_sTX_TxShifter_u0__16BIT_D0_REG EQU CYREG_B0_UDB11_12_D0
ProbeUART_BUART_sTX_TxShifter_u0__16BIT_D1_REG EQU CYREG_B0_UDB11_12_D1
ProbeUART_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB11_12_ACTL
ProbeUART_BUART_sTX_TxShifter_u0__16BIT_F0_REG EQU CYREG_B0_UDB11_12_F0
ProbeUART_BUART_sTX_TxShifter_u0__16BIT_F1_REG EQU CYREG_B0_UDB11_12_F1
ProbeUART_BUART_sTX_TxShifter_u0__A0_A1_REG EQU CYREG_B0_UDB11_A0_A1
ProbeUART_BUART_sTX_TxShifter_u0__A0_REG EQU CYREG_B0_UDB11_A0
ProbeUART_BUART_sTX_TxShifter_u0__A1_REG EQU CYREG_B0_UDB11_A1
ProbeUART_BUART_sTX_TxShifter_u0__D0_D1_REG EQU CYREG_B0_UDB11_D0_D1
ProbeUART_BUART_sTX_TxShifter_u0__D0_REG EQU CYREG_B0_UDB11_D0
ProbeUART_BUART_sTX_TxShifter_u0__D1_REG EQU CYREG_B0_UDB11_D1
ProbeUART_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG EQU CYREG_B0_UDB11_ACTL
ProbeUART_BUART_sTX_TxShifter_u0__F0_F1_REG EQU CYREG_B0_UDB11_F0_F1
ProbeUART_BUART_sTX_TxShifter_u0__F0_REG EQU CYREG_B0_UDB11_F0
ProbeUART_BUART_sTX_TxShifter_u0__F1_REG EQU CYREG_B0_UDB11_F1
ProbeUART_BUART_sTX_TxSts__0__MASK EQU 0x01
ProbeUART_BUART_sTX_TxSts__0__POS EQU 0
ProbeUART_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG EQU CYREG_B0_UDB10_11_ACTL
ProbeUART_BUART_sTX_TxSts__16BIT_STATUS_REG EQU CYREG_B0_UDB10_11_ST
ProbeUART_BUART_sTX_TxSts__1__MASK EQU 0x02
ProbeUART_BUART_sTX_TxSts__1__POS EQU 1
ProbeUART_BUART_sTX_TxSts__2__MASK EQU 0x04
ProbeUART_BUART_sTX_TxSts__2__POS EQU 2
ProbeUART_BUART_sTX_TxSts__3__MASK EQU 0x08
ProbeUART_BUART_sTX_TxSts__3__POS EQU 3
ProbeUART_BUART_sTX_TxSts__MASK EQU 0x0F
ProbeUART_BUART_sTX_TxSts__MASK_REG EQU CYREG_B0_UDB10_MSK
ProbeUART_BUART_sTX_TxSts__MASK_ST_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL
ProbeUART_BUART_sTX_TxSts__PER_ST_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL
ProbeUART_BUART_sTX_TxSts__STATUS_AUX_CTL_REG EQU CYREG_B0_UDB10_ACTL
ProbeUART_BUART_sTX_TxSts__STATUS_CNT_REG EQU CYREG_B0_UDB10_ST_CTL
ProbeUART_BUART_sTX_TxSts__STATUS_CONTROL_REG EQU CYREG_B0_UDB10_ST_CTL
ProbeUART_BUART_sTX_TxSts__STATUS_REG EQU CYREG_B0_UDB10_ST
ProbeUART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A0_REG EQU CYREG_B0_UDB10_11_A0
ProbeUART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_A1_REG EQU CYREG_B0_UDB10_11_A1
ProbeUART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D0_REG EQU CYREG_B0_UDB10_11_D0
ProbeUART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_D1_REG EQU CYREG_B0_UDB10_11_D1
ProbeUART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_DP_AUX_CTL_REG EQU CYREG_B0_UDB10_11_ACTL
ProbeUART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F0_REG EQU CYREG_B0_UDB10_11_F0
ProbeUART_BUART_sTX_sCLOCK_TxBitClkGen__16BIT_F1_REG EQU CYREG_B0_UDB10_11_F1
ProbeUART_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG EQU CYREG_B0_UDB10_A0_A1
ProbeUART_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG EQU CYREG_B0_UDB10_A0
ProbeUART_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG EQU CYREG_B0_UDB10_A1
ProbeUART_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG EQU CYREG_B0_UDB10_D0_D1
ProbeUART_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG EQU CYREG_B0_UDB10_D0
ProbeUART_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG EQU CYREG_B0_UDB10_D1
ProbeUART_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG EQU CYREG_B0_UDB10_ACTL
ProbeUART_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG EQU CYREG_B0_UDB10_F0_F1
ProbeUART_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG EQU CYREG_B0_UDB10_F0
ProbeUART_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG EQU CYREG_B0_UDB10_F1
ProbeUART_BUART_sTX_sCLOCK_TxBitClkGen__MSK_DP_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL
ProbeUART_BUART_sTX_sCLOCK_TxBitClkGen__PER_DP_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL

; ProbeUART_RxISR
ProbeUART_RxISR__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
ProbeUART_RxISR__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
ProbeUART_RxISR__INTC_MASK EQU 0x01
ProbeUART_RxISR__INTC_NUMBER EQU 0
ProbeUART_RxISR__INTC_PRIOR_NUM EQU 7
ProbeUART_RxISR__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_0
ProbeUART_RxISR__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
ProbeUART_RxISR__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; ProbeUART_TxISR
ProbeUART_TxISR__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
ProbeUART_TxISR__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
ProbeUART_TxISR__INTC_MASK EQU 0x02
ProbeUART_TxISR__INTC_NUMBER EQU 1
ProbeUART_TxISR__INTC_PRIOR_NUM EQU 7
ProbeUART_TxISR__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_1
ProbeUART_TxISR__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
ProbeUART_TxISR__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0

; ProbeUART_Rx
ProbeUART_Rx__0__MASK EQU 0x20
ProbeUART_Rx__0__PC EQU CYREG_PRT0_PC5
ProbeUART_Rx__0__PORT EQU 0
ProbeUART_Rx__0__SHIFT EQU 5
ProbeUART_Rx__AG EQU CYREG_PRT0_AG
ProbeUART_Rx__AMUX EQU CYREG_PRT0_AMUX
ProbeUART_Rx__BIE EQU CYREG_PRT0_BIE
ProbeUART_Rx__BIT_MASK EQU CYREG_PRT0_BIT_MASK
ProbeUART_Rx__BYP EQU CYREG_PRT0_BYP
ProbeUART_Rx__CTL EQU CYREG_PRT0_CTL
ProbeUART_Rx__DM0 EQU CYREG_PRT0_DM0
ProbeUART_Rx__DM1 EQU CYREG_PRT0_DM1
ProbeUART_Rx__DM2 EQU CYREG_PRT0_DM2
ProbeUART_Rx__DR EQU CYREG_PRT0_DR
ProbeUART_Rx__INP_DIS EQU CYREG_PRT0_INP_DIS
ProbeUART_Rx__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
ProbeUART_Rx__LCD_EN EQU CYREG_PRT0_LCD_EN
ProbeUART_Rx__MASK EQU 0x20
ProbeUART_Rx__PORT EQU 0
ProbeUART_Rx__PRT EQU CYREG_PRT0_PRT
ProbeUART_Rx__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
ProbeUART_Rx__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
ProbeUART_Rx__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
ProbeUART_Rx__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
ProbeUART_Rx__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
ProbeUART_Rx__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
ProbeUART_Rx__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
ProbeUART_Rx__PS EQU CYREG_PRT0_PS
ProbeUART_Rx__SHIFT EQU 5
ProbeUART_Rx__SLW EQU CYREG_PRT0_SLW

; ProbeUART_Tx
ProbeUART_Tx__0__MASK EQU 0x10
ProbeUART_Tx__0__PC EQU CYREG_PRT0_PC4
ProbeUART_Tx__0__PORT EQU 0
ProbeUART_Tx__0__SHIFT EQU 4
ProbeUART_Tx__AG EQU CYREG_PRT0_AG
ProbeUART_Tx__AMUX EQU CYREG_PRT0_AMUX
ProbeUART_Tx__BIE EQU CYREG_PRT0_BIE
ProbeUART_Tx__BIT_MASK EQU CYREG_PRT0_BIT_MASK
ProbeUART_Tx__BYP EQU CYREG_PRT0_BYP
ProbeUART_Tx__CTL EQU CYREG_PRT0_CTL
ProbeUART_Tx__DM0 EQU CYREG_PRT0_DM0
ProbeUART_Tx__DM1 EQU CYREG_PRT0_DM1
ProbeUART_Tx__DM2 EQU CYREG_PRT0_DM2
ProbeUART_Tx__DR EQU CYREG_PRT0_DR
ProbeUART_Tx__INP_DIS EQU CYREG_PRT0_INP_DIS
ProbeUART_Tx__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
ProbeUART_Tx__LCD_EN EQU CYREG_PRT0_LCD_EN
ProbeUART_Tx__MASK EQU 0x10
ProbeUART_Tx__PORT EQU 0
ProbeUART_Tx__PRT EQU CYREG_PRT0_PRT
ProbeUART_Tx__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
ProbeUART_Tx__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
ProbeUART_Tx__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
ProbeUART_Tx__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
ProbeUART_Tx__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
ProbeUART_Tx__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
ProbeUART_Tx__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
ProbeUART_Tx__PS EQU CYREG_PRT0_PS
ProbeUART_Tx__SHIFT EQU 4
ProbeUART_Tx__SLW EQU CYREG_PRT0_SLW

; LED_Status
LED_Status_Async_ctrl_reg__0__MASK EQU 0x01
LED_Status_Async_ctrl_reg__0__POS EQU 0
LED_Status_Async_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB10_11_ACTL
LED_Status_Async_ctrl_reg__16BIT_CONTROL_CONTROL_REG EQU CYREG_B0_UDB10_11_CTL
LED_Status_Async_ctrl_reg__16BIT_CONTROL_COUNT_REG EQU CYREG_B0_UDB10_11_CTL
LED_Status_Async_ctrl_reg__16BIT_COUNT_CONTROL_REG EQU CYREG_B0_UDB10_11_CTL
LED_Status_Async_ctrl_reg__16BIT_COUNT_COUNT_REG EQU CYREG_B0_UDB10_11_CTL
LED_Status_Async_ctrl_reg__16BIT_MASK_MASK_REG EQU CYREG_B0_UDB10_11_MSK
LED_Status_Async_ctrl_reg__16BIT_MASK_PERIOD_REG EQU CYREG_B0_UDB10_11_MSK
LED_Status_Async_ctrl_reg__16BIT_PERIOD_MASK_REG EQU CYREG_B0_UDB10_11_MSK
LED_Status_Async_ctrl_reg__16BIT_PERIOD_PERIOD_REG EQU CYREG_B0_UDB10_11_MSK
LED_Status_Async_ctrl_reg__1__MASK EQU 0x02
LED_Status_Async_ctrl_reg__1__POS EQU 1
LED_Status_Async_ctrl_reg__CONTROL_AUX_CTL_REG EQU CYREG_B0_UDB10_ACTL
LED_Status_Async_ctrl_reg__CONTROL_REG EQU CYREG_B0_UDB10_CTL
LED_Status_Async_ctrl_reg__CONTROL_ST_REG EQU CYREG_B0_UDB10_ST_CTL
LED_Status_Async_ctrl_reg__COUNT_REG EQU CYREG_B0_UDB10_CTL
LED_Status_Async_ctrl_reg__COUNT_ST_REG EQU CYREG_B0_UDB10_ST_CTL
LED_Status_Async_ctrl_reg__MASK EQU 0x03
LED_Status_Async_ctrl_reg__MASK_CTL_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL
LED_Status_Async_ctrl_reg__PERIOD_REG EQU CYREG_B0_UDB10_MSK
LED_Status_Async_ctrl_reg__PER_CTL_AUX_CTL_REG EQU CYREG_B0_UDB10_MSK_ACTL

; PB_2
PB_2__0__MASK EQU 0x02
PB_2__0__PC EQU CYREG_PRT6_PC1
PB_2__0__PORT EQU 6
PB_2__0__SHIFT EQU 1
PB_2__AG EQU CYREG_PRT6_AG
PB_2__AMUX EQU CYREG_PRT6_AMUX
PB_2__BIE EQU CYREG_PRT6_BIE
PB_2__BIT_MASK EQU CYREG_PRT6_BIT_MASK
PB_2__BYP EQU CYREG_PRT6_BYP
PB_2__CTL EQU CYREG_PRT6_CTL
PB_2__DM0 EQU CYREG_PRT6_DM0
PB_2__DM1 EQU CYREG_PRT6_DM1
PB_2__DM2 EQU CYREG_PRT6_DM2
PB_2__DR EQU CYREG_PRT6_DR
PB_2__INP_DIS EQU CYREG_PRT6_INP_DIS
PB_2__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
PB_2__LCD_EN EQU CYREG_PRT6_LCD_EN
PB_2__MASK EQU 0x02
PB_2__PORT EQU 6
PB_2__PRT EQU CYREG_PRT6_PRT
PB_2__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
PB_2__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
PB_2__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
PB_2__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
PB_2__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
PB_2__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
PB_2__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
PB_2__PS EQU CYREG_PRT6_PS
PB_2__SHIFT EQU 1
PB_2__SLW EQU CYREG_PRT6_SLW

; PB_3
PB_3__0__MASK EQU 0x20
PB_3__0__PC EQU CYREG_PRT15_PC5
PB_3__0__PORT EQU 15
PB_3__0__SHIFT EQU 5
PB_3__AG EQU CYREG_PRT15_AG
PB_3__AMUX EQU CYREG_PRT15_AMUX
PB_3__BIE EQU CYREG_PRT15_BIE
PB_3__BIT_MASK EQU CYREG_PRT15_BIT_MASK
PB_3__BYP EQU CYREG_PRT15_BYP
PB_3__CTL EQU CYREG_PRT15_CTL
PB_3__DM0 EQU CYREG_PRT15_DM0
PB_3__DM1 EQU CYREG_PRT15_DM1
PB_3__DM2 EQU CYREG_PRT15_DM2
PB_3__DR EQU CYREG_PRT15_DR
PB_3__INP_DIS EQU CYREG_PRT15_INP_DIS
PB_3__LCD_COM_SEG EQU CYREG_PRT15_LCD_COM_SEG
PB_3__LCD_EN EQU CYREG_PRT15_LCD_EN
PB_3__MASK EQU 0x20
PB_3__PORT EQU 15
PB_3__PRT EQU CYREG_PRT15_PRT
PB_3__PRTDSI__CAPS_SEL EQU CYREG_PRT15_CAPS_SEL
PB_3__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT15_DBL_SYNC_IN
PB_3__PRTDSI__OE_SEL0 EQU CYREG_PRT15_OE_SEL0
PB_3__PRTDSI__OE_SEL1 EQU CYREG_PRT15_OE_SEL1
PB_3__PRTDSI__OUT_SEL0 EQU CYREG_PRT15_OUT_SEL0
PB_3__PRTDSI__OUT_SEL1 EQU CYREG_PRT15_OUT_SEL1
PB_3__PRTDSI__SYNC_OUT EQU CYREG_PRT15_SYNC_OUT
PB_3__PS EQU CYREG_PRT15_PS
PB_3__SHIFT EQU 5
PB_3__SLW EQU CYREG_PRT15_SLW

; LED
LED__0__MASK EQU 0x04
LED__0__PC EQU CYREG_PRT6_PC2
LED__0__PORT EQU 6
LED__0__SHIFT EQU 2
LED__1__MASK EQU 0x08
LED__1__PC EQU CYREG_PRT6_PC3
LED__1__PORT EQU 6
LED__1__SHIFT EQU 3
LED__AG EQU CYREG_PRT6_AG
LED__AMUX EQU CYREG_PRT6_AMUX
LED__BIE EQU CYREG_PRT6_BIE
LED__BIT_MASK EQU CYREG_PRT6_BIT_MASK
LED__BYP EQU CYREG_PRT6_BYP
LED__CTL EQU CYREG_PRT6_CTL
LED__DM0 EQU CYREG_PRT6_DM0
LED__DM1 EQU CYREG_PRT6_DM1
LED__DM2 EQU CYREG_PRT6_DM2
LED__DR EQU CYREG_PRT6_DR
LED__INP_DIS EQU CYREG_PRT6_INP_DIS
LED__LCD_COM_SEG EQU CYREG_PRT6_LCD_COM_SEG
LED__LCD_EN EQU CYREG_PRT6_LCD_EN
LED__MASK EQU 0x0C
LED__PORT EQU 6
LED__PRT EQU CYREG_PRT6_PRT
LED__PRTDSI__CAPS_SEL EQU CYREG_PRT6_CAPS_SEL
LED__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT6_DBL_SYNC_IN
LED__PRTDSI__OE_SEL0 EQU CYREG_PRT6_OE_SEL0
LED__PRTDSI__OE_SEL1 EQU CYREG_PRT6_OE_SEL1
LED__PRTDSI__OUT_SEL0 EQU CYREG_PRT6_OUT_SEL0
LED__PRTDSI__OUT_SEL1 EQU CYREG_PRT6_OUT_SEL1
LED__PRTDSI__SYNC_OUT EQU CYREG_PRT6_SYNC_OUT
LED__PS EQU CYREG_PRT6_PS
LED__SHIFT EQU 2
LED__SLW EQU CYREG_PRT6_SLW

; Miscellaneous
; -- WARNING: define names containing LEOPARD or PANTHER are deprecated and will be removed in a future release
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 0
CYDEV_CHIP_REV_PANTHER_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_MEMBER_5A EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_DIE_PANTHER EQU 2
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_DIE_PANTHER
BCLK__BUS_CLK__HZ EQU 60000000
BCLK__BUS_CLK__KHZ EQU 60000
BCLK__BUS_CLK__MHZ EQU 60
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x0E13C069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5A
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5A_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REV_PANTHER_PRODUCTION
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PANTHER_ES0 EQU 0
CYDEV_CHIP_REV_PANTHER_ES1 EQU 1
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_DATA_CACHE_ENABLED EQU 0
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_REQXRES EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DEBUG_ENABLE_MASK EQU 0x01
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DBG_DBE
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x1000
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x4000
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0 EQU 5
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1 EQU 5
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2 EQU 5
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3 EQU 5
CYDEV_VIO3_MV EQU 5000
DMA_CHANNELS_USED__MASK0 EQU 0x00000000
CYDEV_BOOTLOADER_ENABLE EQU 0
    ENDIF
    END
