# Synopsys Constraint Checker, version maplat, Build 1612R, built Dec  5 2016
# Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

# Written on Fri Jan 25 10:36:17 2019


##### DESIGN INFO #######################################################

Top View:                "top"
Constraint File(s):      (none)




##### SUMMARY ############################################################

Found 0 issues in 0 out of 0 constraints


##### DETAILS ############################################################



Clock Relationships
*******************

Starting                                     Ending                                       |     rise to rise     |     fall to fall     |     rise to fall     |     fall to rise                     
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
top|clk_o                                    top|clk_o                                    |     240.072          |     No paths         |     No paths         |     No paths                         
top|clk_o                                    decoder_0|selection_tbu_0_derived_clock      |     240.072          |     No paths         |     No paths         |     No paths                         
top|clk_o                                    decoder_0|selection_tbu_1_derived_clock      |     240.072          |     No paths         |     No paths         |     No paths                         
top|clk_o                                    decoder_1|selection_tbu_0_derived_clock      |     240.072          |     No paths         |     No paths         |     No paths                         
top|clk_o                                    decoder_1|selection_tbu_1_derived_clock      |     240.072          |     No paths         |     No paths         |     No paths                         
top|clk_o                                    decoder_2|selection_tbu_0_derived_clock      |     240.072          |     No paths         |     No paths         |     No paths                         
top|clk_o                                    decoder_2|selection_tbu_1_derived_clock      |     240.072          |     No paths         |     No paths         |     No paths                         
top|clk_o                                    decoder_3|selection_tbu_0_derived_clock      |     240.072          |     No paths         |     No paths         |     No paths                         
top|clk_o                                    decoder_3|selection_tbu_1_derived_clock      |     240.072          |     No paths         |     No paths         |     No paths                         
top|clk_o                                    decoder_4|selection_tbu_0_derived_clock      |     240.072          |     No paths         |     No paths         |     No paths                         
top|clk_o                                    decoder_4|selection_tbu_1_derived_clock      |     240.072          |     No paths         |     No paths         |     No paths                         
top|clk_o                                    decoder_5|selection_tbu_0_derived_clock      |     240.072          |     No paths         |     No paths         |     No paths                         
top|clk_o                                    decoder_5|selection_tbu_1_derived_clock      |     240.072          |     No paths         |     No paths         |     No paths                         
top|clk_o                                    decoder_6|selection_tbu_0_derived_clock      |     240.072          |     No paths         |     No paths         |     No paths                         
top|clk_o                                    decoder_6|selection_tbu_1_derived_clock      |     240.072          |     No paths         |     No paths         |     No paths                         
top|clk_o                                    decoder_7|selection_tbu_0_derived_clock      |     240.072          |     No paths         |     No paths         |     No paths                         
top|clk_o                                    decoder_7|selection_tbu_1_derived_clock      |     240.072          |     No paths         |     No paths         |     No paths                         
top|clk_o                                    decoder_8|selection_tbu_0_derived_clock      |     240.072          |     No paths         |     No paths         |     No paths                         
top|clk_o                                    decoder_8|selection_tbu_1_derived_clock      |     240.072          |     No paths         |     No paths         |     No paths                         
top|clk_o                                    decoder_9|selection_tbu_0_derived_clock      |     240.072          |     No paths         |     No paths         |     No paths                         
top|clk_o                                    decoder_9|selection_tbu_1_derived_clock      |     240.072          |     No paths         |     No paths         |     No paths                         
top|clk_o                                    decoder_10|selection_tbu_0_derived_clock     |     240.072          |     No paths         |     No paths         |     No paths                         
top|clk_o                                    decoder_10|selection_tbu_1_derived_clock     |     240.072          |     No paths         |     No paths         |     No paths                         
top|clk_o                                    decoder_11|selection_tbu_0_derived_clock     |     240.072          |     No paths         |     No paths         |     No paths                         
top|clk_o                                    decoder_11|selection_tbu_1_derived_clock     |     240.072          |     No paths         |     No paths         |     No paths                         
top|clk_o                                    decoder_12|selection_tbu_0_derived_clock     |     240.072          |     No paths         |     No paths         |     No paths                         
top|clk_o                                    decoder_12|selection_tbu_1_derived_clock     |     240.072          |     No paths         |     No paths         |     No paths                         
top|clk_o                                    decoder_13|selection_tbu_0_derived_clock     |     240.072          |     No paths         |     No paths         |     No paths                         
top|clk_o                                    decoder_13|selection_tbu_1_derived_clock     |     240.072          |     No paths         |     No paths         |     No paths                         
top|clk_o                                    decoder_14|selection_tbu_0_derived_clock     |     240.072          |     No paths         |     No paths         |     No paths                         
top|clk_o                                    decoder_14|selection_tbu_1_derived_clock     |     240.072          |     No paths         |     No paths         |     No paths                         
top|clk_o                                    decoder_15|selection_tbu_0_derived_clock     |     240.072          |     No paths         |     No paths         |     No paths                         
top|clk_o                                    decoder_15|selection_tbu_1_derived_clock     |     240.072          |     No paths         |     No paths         |     No paths                         
decoder_0|selection_tbu_0_derived_clock      top|clk_o                                    |     No paths         |     No paths         |     No paths         |     120.036                          
decoder_0|selection_tbu_1_derived_clock      top|clk_o                                    |     No paths         |     No paths         |     No paths         |     120.036                          
decoder_1|selection_tbu_0_derived_clock      top|clk_o                                    |     No paths         |     No paths         |     No paths         |     120.036                          
decoder_1|selection_tbu_1_derived_clock      top|clk_o                                    |     No paths         |     No paths         |     No paths         |     120.036                          
decoder_2|selection_tbu_0_derived_clock      top|clk_o                                    |     No paths         |     No paths         |     No paths         |     120.036                          
decoder_2|selection_tbu_1_derived_clock      top|clk_o                                    |     No paths         |     No paths         |     No paths         |     120.036                          
decoder_3|selection_tbu_0_derived_clock      top|clk_o                                    |     No paths         |     No paths         |     No paths         |     120.036                          
decoder_3|selection_tbu_1_derived_clock      top|clk_o                                    |     No paths         |     No paths         |     No paths         |     120.036                          
decoder_4|selection_tbu_0_derived_clock      top|clk_o                                    |     No paths         |     No paths         |     No paths         |     120.036                          
decoder_4|selection_tbu_1_derived_clock      top|clk_o                                    |     No paths         |     No paths         |     No paths         |     120.036                          
decoder_5|selection_tbu_0_derived_clock      top|clk_o                                    |     No paths         |     No paths         |     No paths         |     120.036                          
decoder_5|selection_tbu_1_derived_clock      top|clk_o                                    |     No paths         |     No paths         |     No paths         |     120.036                          
decoder_6|selection_tbu_0_derived_clock      top|clk_o                                    |     No paths         |     No paths         |     No paths         |     120.036                          
decoder_6|selection_tbu_1_derived_clock      top|clk_o                                    |     No paths         |     No paths         |     No paths         |     120.036                          
decoder_7|selection_tbu_0_derived_clock      top|clk_o                                    |     No paths         |     No paths         |     No paths         |     120.036                          
decoder_7|selection_tbu_1_derived_clock      top|clk_o                                    |     No paths         |     No paths         |     No paths         |     120.036                          
decoder_8|selection_tbu_0_derived_clock      top|clk_o                                    |     No paths         |     No paths         |     No paths         |     120.036                          
decoder_8|selection_tbu_1_derived_clock      top|clk_o                                    |     No paths         |     No paths         |     No paths         |     120.036                          
decoder_9|selection_tbu_0_derived_clock      top|clk_o                                    |     No paths         |     No paths         |     No paths         |     120.036                          
decoder_9|selection_tbu_1_derived_clock      top|clk_o                                    |     No paths         |     No paths         |     No paths         |     120.036                          
decoder_10|selection_tbu_0_derived_clock     top|clk_o                                    |     No paths         |     No paths         |     No paths         |     120.036                          
decoder_10|selection_tbu_1_derived_clock     top|clk_o                                    |     No paths         |     No paths         |     No paths         |     120.036                          
decoder_11|selection_tbu_0_derived_clock     top|clk_o                                    |     No paths         |     No paths         |     No paths         |     120.036                          
decoder_11|selection_tbu_1_derived_clock     top|clk_o                                    |     No paths         |     No paths         |     No paths         |     120.036                          
decoder_12|selection_tbu_0_derived_clock     top|clk_o                                    |     No paths         |     No paths         |     No paths         |     120.036                          
decoder_12|selection_tbu_1_derived_clock     top|clk_o                                    |     No paths         |     No paths         |     No paths         |     120.036                          
decoder_13|selection_tbu_0_derived_clock     top|clk_o                                    |     No paths         |     No paths         |     No paths         |     120.036                          
decoder_13|selection_tbu_1_derived_clock     top|clk_o                                    |     No paths         |     No paths         |     No paths         |     120.036                          
decoder_14|selection_tbu_0_derived_clock     top|clk_o                                    |     No paths         |     No paths         |     No paths         |     120.036                          
decoder_14|selection_tbu_1_derived_clock     top|clk_o                                    |     No paths         |     No paths         |     No paths         |     120.036                          
decoder_15|selection_tbu_0_derived_clock     top|clk_o                                    |     No paths         |     No paths         |     No paths         |     120.036                          
decoder_15|selection_tbu_1_derived_clock     top|clk_o                                    |     No paths         |     No paths         |     No paths         |     120.036                          
=====================================================================================================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.


Unconstrained Start/End Points
******************************

p:designOutput_i[0]
p:designOutput_i[1]
p:designOutput_i[2]
p:designOutput_i[3]
p:designOutput_i[4]
p:designOutput_i[5]
p:designOutput_i[6]
p:designOutput_i[7]
p:designOutput_i[8]
p:designOutput_i[9]
p:designOutput_i[10]
p:designOutput_i[11]
p:designOutput_i[12]
p:designOutput_i[13]
p:designOutput_i[14]
p:designOutput_i[15]
p:rst_o
p:userInput_o[0]
p:userInput_o[1]
p:userInput_o[2]
p:userInput_o[3]
p:userInput_o[4]
p:userInput_o[5]
p:userInput_o[6]
p:userInput_o[7]
p:userInput_o[8]
p:userInput_o[9]
p:userInput_o[10]
p:userInput_o[11]
p:userInput_o[12]
p:userInput_o[13]
p:userInput_o[14]
p:userInput_o[15]


Inapplicable constraints
************************

(none)


Applicable constraints with issues
**********************************

(none)


Constraints with matching wildcard expressions
**********************************************

(none)


Library Report
**************


# End of Constraint Checker Report
