Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Wed Dec  4 14:06:19 2019
| Host         : DESKTOP-KOEBDED running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file riscv_top_control_sets_placed.rpt
| Design       : riscv_top
| Device       : xc7a35t
--------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   288 |
|    Minimum number of control sets                        |    53 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |   235 |
| Unused register locations in slices containing registers |   746 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   288 |
| >= 0 to < 4        |    41 |
| >= 4 to < 6        |    92 |
| >= 6 to < 8        |    75 |
| >= 8 to < 10       |    18 |
| >= 10 to < 12      |     4 |
| >= 12 to < 14      |    34 |
| >= 14 to < 16      |     2 |
| >= 16              |    22 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              15 |           11 |
| No           | No                    | Yes                    |              43 |           23 |
| No           | Yes                   | No                     |             340 |          112 |
| Yes          | No                    | No                     |             126 |           48 |
| Yes          | No                    | Yes                    |              34 |           10 |
| Yes          | Yes                   | No                     |            1568 |          752 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------+---------------------------------------------------------------------+-----------------------------------------+------------------+----------------+
|   Clock Signal   |                            Enable Signal                            |             Set/Reset Signal            | Slice Load Count | Bel Load Count |
+------------------+---------------------------------------------------------------------+-----------------------------------------+------------------+----------------+
|  EXCLK_IBUF_BUFG | cpu0/ctrl0/stall[0]                                                 | rst                                     |                1 |              1 |
|  EXCLK_IBUF_BUFG | cpu0/mem_wb0/wb_rd_addr_reg[2]_8[0]                                 | rst_repN_4                              |                1 |              1 |
|  EXCLK_IBUF_BUFG | cpu0/mem_wb0/wb_rd_addr_reg[1]_3[0]                                 | rst_repN_4                              |                1 |              2 |
|  EXCLK_IBUF_BUFG | cpu0/mem_wb0/wb_rd_addr_reg[2]_5[0]                                 | rst_repN_4                              |                2 |              2 |
|  EXCLK_IBUF_BUFG | cpu0/mem_wb0/wb_rd_enable_reg_6[0]                                  | rst_repN_4                              |                1 |              2 |
|  EXCLK_IBUF_BUFG | cpu0/mem_wb0/wb_rd_addr_reg[0]_1[0]                                 | rst_repN_3                              |                1 |              2 |
|  EXCLK_IBUF_BUFG | cpu0/mem_wb0/wb_rd_enable_reg_8[0]                                  | rst_repN_4                              |                1 |              2 |
|  EXCLK_IBUF_BUFG | hci0/uart_blk/uart_rx_fifo/FSM_sequential_q_state_reg[0]            | rst_repN_1                              |                2 |              2 |
|  EXCLK_IBUF_BUFG | cpu0/mem_wb0/wb_rd_enable_reg_5[0]                                  | rst_repN_4                              |                1 |              2 |
|  EXCLK_IBUF_BUFG | cpu0/mem_wb0/wb_rd_addr_reg[2]_4[0]                                 | rst_repN_4                              |                2 |              2 |
|  EXCLK_IBUF_BUFG | cpu0/mem_wb0/wb_rd_addr_reg[2]_6[0]                                 | rst_repN_4                              |                1 |              2 |
|  EXCLK_IBUF_BUFG | cpu0/mem_wb0/wb_rd_addr_reg[2]_3[0]                                 | rst_repN_3                              |                1 |              2 |
|  EXCLK_IBUF_BUFG | cpu0/mem_wb0/wb_rd_addr_reg[2]_7[0]                                 | rst_repN_4                              |                1 |              2 |
|  EXCLK_IBUF_BUFG | cpu0/mem_wb0/wb_rd_addr_reg[1]_6[0]                                 | rst_repN_4                              |                2 |              2 |
|  EXCLK_IBUF_BUFG | cpu0/mem_wb0/wb_rd_addr_reg[0]_2[0]                                 | rst_repN_4                              |                1 |              2 |
|  EXCLK_IBUF_BUFG | cpu0/mem_wb0/wb_rd_addr_reg[0]_3[0]                                 | rst_repN_3                              |                1 |              2 |
|  EXCLK_IBUF_BUFG | cpu0/mem_wb0/wb_rd_enable_reg_0[0]                                  | rst_repN_5                              |                1 |              3 |
|  EXCLK_IBUF_BUFG | cpu0/mem_wb0/wb_rd_addr_reg[2]_7[0]                                 | rst_repN_3                              |                2 |              3 |
|  EXCLK_IBUF_BUFG | cpu0/ctrl0/stall[0]                                                 | rst_repN_2                              |                1 |              3 |
|  EXCLK_IBUF_BUFG | cpu0/mem_wb0/wb_rd_enable_reg_6[0]                                  | rst_repN_3                              |                2 |              3 |
|  EXCLK_IBUF_BUFG | cpu0/mem_wb0/wb_rd_addr_reg[0]_3[0]                                 | rst_repN_4                              |                1 |              3 |
|  EXCLK_IBUF_BUFG | cpu0/mem_wb0/E[0]                                                   | rst_repN_10                             |                1 |              3 |
|  EXCLK_IBUF_BUFG | cpu0/mem_wb0/wb_rd_addr_reg[1]_1[0]                                 | rst_repN_10                             |                1 |              3 |
|  EXCLK_IBUF_BUFG | cpu0/mem_wb0/wb_rd_addr_reg[1]_2[0]                                 | rst_repN_10                             |                3 |              3 |
|  EXCLK_IBUF_BUFG | cpu0/mem_wb0/wb_rd_addr_reg[0]_2[0]                                 | rst_repN_3                              |                1 |              3 |
|  EXCLK_IBUF_BUFG | cpu0/mem_wb0/wb_rd_addr_reg[2]_4[0]                                 | rst_repN_3                              |                3 |              3 |
|  EXCLK_IBUF_BUFG | cpu0/mem_wb0/wb_rd_addr_reg[3]_0[0]                                 | rst_repN_10                             |                3 |              3 |
|  EXCLK_IBUF_BUFG | cpu0/mem_wb0/wb_rd_addr_reg[2]_3[0]                                 | rst_repN_4                              |                1 |              3 |
|  EXCLK_IBUF_BUFG | cpu0/mem_wb0/wb_rd_addr_reg[0]_0[0]                                 | rst_repN_5                              |                2 |              3 |
|  EXCLK_IBUF_BUFG | cpu0/mem_wb0/wb_rd_addr_reg[2]_2[0]                                 | rst_repN_5                              |                2 |              3 |
|  EXCLK_IBUF_BUFG | cpu0/mem_wb0/E[0]                                                   | rst_repN_3                              |                1 |              3 |
|  EXCLK_IBUF_BUFG | cpu0/mem_wb0/wb_rd_enable_reg_2[0]                                  | rst_repN_5                              |                3 |              3 |
|  EXCLK_IBUF_BUFG | cpu0/mem_wb0/wb_rd_addr_reg[2]_6[0]                                 | rst_repN_3                              |                2 |              3 |
|  EXCLK_IBUF_BUFG | cpu0/mem_wb0/wb_rd_addr_reg[2]_5[0]                                 | rst_repN_3                              |                2 |              3 |
|  EXCLK_IBUF_BUFG | cpu0/mem_wb0/wb_rd_addr_reg[1]_1[0]                                 | rst_repN_5                              |                1 |              3 |
|  EXCLK_IBUF_BUFG | cpu0/mem_wb0/wb_rd_addr_reg[1]_5[0]                                 | rst_repN_4                              |                1 |              3 |
|  EXCLK_IBUF_BUFG | cpu0/mem_wb0/wb_rd_enable_reg_8[0]                                  | rst_repN_3                              |                3 |              3 |
|  EXCLK_IBUF_BUFG | cpu0/mem_wb0/wb_rd_addr_reg[1]_6[0]                                 | rst_repN_3                              |                2 |              3 |
|  EXCLK_IBUF_BUFG | cpu0/mem_wb0/wb_rd_addr_reg[0]_1[0]                                 | rst_repN_10                             |                2 |              3 |
|  EXCLK_IBUF_BUFG | cpu0/mem_wb0/wb_rd_addr_reg[1]_5[0]                                 | rst_repN_3                              |                1 |              3 |
|  EXCLK_IBUF_BUFG | cpu0/mem_wb0/wb_rd_addr_reg[1]_0[0]                                 | rst_repN_5                              |                1 |              3 |
|  EXCLK_IBUF_BUFG | hci0/uart_blk/uart_rx_fifo/q_decode_cnt_reg[0]                      | rst_repN_7                              |                2 |              4 |
|  EXCLK_IBUF_BUFG | cpu0/mem_wb0/wb_rd_addr_reg[3]_0[0]                                 | rst_repN_3                              |                1 |              4 |
|  EXCLK_IBUF_BUFG | hci0/uart_blk/uart_rx_fifo/FSM_sequential_q_state_reg[2][0]         | rst_repN_7                              |                3 |              4 |
|  EXCLK_IBUF_BUFG | cpu0/mem_wb0/wb_rd_enable_reg_4[0]                                  | rst_repN_5                              |                2 |              4 |
|  EXCLK_IBUF_BUFG | hci0/uart_blk/uart_rx_blk/d_oversample_tick_cnt                     | rst_repN_7                              |                1 |              4 |
|  EXCLK_IBUF_BUFG | cpu0/mem_wb0/wb_rd_enable_reg_4[0]                                  | rst_repN_10                             |                4 |              4 |
|  EXCLK_IBUF_BUFG | hci0/uart_blk/uart_tx_blk/d_baud_clk_tick_cnt                       | rst_repN_7                              |                1 |              4 |
|  EXCLK_IBUF_BUFG | cpu0/mem_wb0/wb_rd_enable_reg_3[0]                                  | rst_repN_3                              |                1 |              4 |
|  EXCLK_IBUF_BUFG | cpu0/mem_wb0/wb_rd_enable_reg_3[0]                                  | rst_repN_10                             |                2 |              4 |
|  EXCLK_IBUF_BUFG | cpu0/mem_wb0/wb_rd_enable_reg_5[0]                                  | rst_repN_3                              |                3 |              4 |
|  EXCLK_IBUF_BUFG | cpu0/mem_wb0/wb_rd_enable_reg_5[0]                                  | rst_repN_11                             |                1 |              4 |
|  EXCLK_IBUF_BUFG | cpu0/mem_wb0/wb_rd_addr_reg[2]_8[0]                                 | rst_repN_3                              |                2 |              4 |
|  EXCLK_IBUF_BUFG | cpu0/mem_wb0/wb_rd_enable_reg_6[0]                                  | rst_repN_11                             |                1 |              4 |
|  EXCLK_IBUF_BUFG | cpu0/mem_wb0/wb_rd_enable_reg_6[0]                                  | rst_repN_8                              |                2 |              4 |
|  EXCLK_IBUF_BUFG | cpu0/mem_wb0/wb_rd_addr_reg[2]_7[0]                                 | rst_repN_11                             |                3 |              4 |
|  EXCLK_IBUF_BUFG | cpu0/mem_wb0/wb_rd_addr_reg[2]_5[0]                                 | rst_repN_11                             |                3 |              4 |
|  EXCLK_IBUF_BUFG | cpu0/mem_wb0/wb_rd_addr_reg[2]_8[0]                                 | rst_repN_11                             |                2 |              4 |
|  EXCLK_IBUF_BUFG | cpu0/mem_wb0/wb_rd_enable_reg_7[0]                                  | rst_repN_3                              |                2 |              4 |
|  EXCLK_IBUF_BUFG | cpu0/mem_wb0/wb_rd_addr_reg[1]_0[0]                                 | rst_repN_10                             |                1 |              4 |
|  EXCLK_IBUF_BUFG | cpu0/mem_wb0/wb_rd_enable_reg_7[0]                                  | rst_repN_10                             |                4 |              4 |
|  EXCLK_IBUF_BUFG | cpu0/mem_wb0/wb_rd_enable_reg_2[0]                                  | rst_repN_10                             |                3 |              4 |
|  EXCLK_IBUF_BUFG | cpu0/mem_wb0/wb_rd_addr_reg[1]_5[0]                                 | rst_repN_11                             |                2 |              4 |
|  EXCLK_IBUF_BUFG | cpu0/mem_wb0/wb_rd_enable_reg_0[0]                                  | rst_repN_10                             |                2 |              4 |
|  EXCLK_IBUF_BUFG | cpu0/mem_wb0/E[0]                                                   | rst_repN_5                              |                2 |              4 |
|  EXCLK_IBUF_BUFG | cpu0/mem_wb0/wb_rd_addr_reg[0]_2[0]                                 | rst_repN_5                              |                3 |              4 |
|  EXCLK_IBUF_BUFG | cpu0/mem_wb0/wb_rd_addr_reg[1]_5[0]                                 | rst_repN_5                              |                1 |              4 |
|  EXCLK_IBUF_BUFG | cpu0/mem_wb0/wb_rd_addr_reg[1]_3[0]                                 | rst_repN_11                             |                1 |              4 |
|  EXCLK_IBUF_BUFG | cpu0/mem_wb0/wb_rd_addr_reg[1]_3[0]                                 | rst_repN_3                              |                2 |              4 |
|  EXCLK_IBUF_BUFG | cpu0/mem_wb0/wb_rd_addr_reg[2]_6[0]                                 | rst_repN_8                              |                2 |              4 |
|  EXCLK_IBUF_BUFG | cpu0/mem_wb0/wb_rd_addr_reg[2]_0[0]                                 | rst_repN_10                             |                1 |              4 |
|  EXCLK_IBUF_BUFG | cpu0/mem_wb0/wb_rd_addr_reg[2]_1[0]                                 | rst_repN_10                             |                4 |              4 |
|  EXCLK_IBUF_BUFG | cpu0/mem_wb0/wb_rd_addr_reg[2]_0[0]                                 | rst_repN_5                              |                2 |              4 |
|  EXCLK_IBUF_BUFG | cpu0/mem_wb0/wb_rd_enable_reg_8[0]                                  | rst_repN_11                             |                1 |              4 |
|  EXCLK_IBUF_BUFG | cpu0/mem_wb0/wb_rd_addr_reg[2]_2[0]                                 | rst_repN_10                             |                2 |              4 |
|  EXCLK_IBUF_BUFG | cpu0/mem_wb0/wb_rd_addr_reg[2]_6[0]                                 | rst_repN_11                             |                2 |              4 |
|  EXCLK_IBUF_BUFG | cpu0/mem_wb0/wb_rd_addr_reg[0]_0[0]                                 | rst_repN_10                             |                2 |              4 |
|  EXCLK_IBUF_BUFG | cpu0/mem_wb0/wb_rd_addr_reg[1]_6[0]                                 | rst_repN_8                              |                2 |              4 |
|  EXCLK_IBUF_BUFG | cpu0/mem_wb0/wb_rd_addr_reg[1]_6[0]                                 | rst_repN_11                             |                1 |              4 |
|  EXCLK_IBUF_BUFG | cpu0/mem_wb0/wb_rd_addr_reg[0]_3[0]                                 | rst_repN_11                             |                2 |              4 |
|  EXCLK_IBUF_BUFG | cpu0/mem_wb0/wb_rd_addr_reg[1]_4[0]                                 | rst_repN_3                              |                1 |              4 |
|  EXCLK_IBUF_BUFG | cpu0/mem_wb0/wb_rd_addr_reg[2]_4[0]                                 | rst_repN_11                             |                2 |              4 |
|  EXCLK_IBUF_BUFG | cpu0/mem_wb0/wb_rd_addr_reg[2]_3[0]                                 | rst_repN_11                             |                1 |              4 |
|  EXCLK_IBUF_BUFG | cpu0/mem_wb0/wb_rd_enable_reg_1[0]                                  | rst_repN_10                             |                2 |              4 |
|  EXCLK_IBUF_BUFG | cpu0/mem_wb0/wb_rd_enable_reg_1[0]                                  | rst_repN_3                              |                1 |              4 |
|  EXCLK_IBUF_BUFG | cpu0/mem_wb0/wb_rd_enable_reg_1[0]                                  | rst_repN_5                              |                2 |              4 |
|  EXCLK_IBUF_BUFG | cpu0/mem_ctrl0/q[3]_i_1_n_0                                         |                                         |                3 |              4 |
|  EXCLK_IBUF_BUFG | cpu0/ctrl0/stall[0]                                                 | rst_repN_4                              |                1 |              4 |
|  EXCLK_IBUF_BUFG | hci0/uart_blk/uart_rx_fifo/q_decode_cnt_reg[0]                      | rst_repN_1                              |                2 |              4 |
|  EXCLK_IBUF_BUFG | cpu0/mem_wb0/wb_rd_addr_reg[3]_0[0]                                 | rst_repN_5                              |                4 |              5 |
|  EXCLK_IBUF_BUFG | cpu0/mem_wb0/wb_rd_addr_reg[3]_0[0]                                 | rst_repN_8                              |                2 |              5 |
|  EXCLK_IBUF_BUFG | cpu0/mem_wb0/wb_rd_enable_reg_4[0]                                  | rst_repN_3                              |                2 |              5 |
|  EXCLK_IBUF_BUFG | cpu0/mem_wb0/wb_rd_enable_reg_3[0]                                  | rst_repN_5                              |                3 |              5 |
|  EXCLK_IBUF_BUFG | cpu0/mem_wb0/wb_rd_enable_reg_8[0]                                  | rst_repN_5                              |                2 |              5 |
|  EXCLK_IBUF_BUFG | cpu0/mem_wb0/wb_rd_addr_reg[0]_2[0]                                 | rst_repN_11                             |                4 |              5 |
|  EXCLK_IBUF_BUFG | cpu0/mem_wb0/wb_rd_addr_reg[2]_5[0]                                 | rst_repN_5                              |                5 |              5 |
|  EXCLK_IBUF_BUFG | cpu0/mem_wb0/wb_rd_addr_reg[1]_6[0]                                 | rst_repN_5                              |                2 |              5 |
|  EXCLK_IBUF_BUFG | cpu0/mem_wb0/wb_rd_enable_reg_5[0]                                  | rst_repN_10                             |                2 |              5 |
|  EXCLK_IBUF_BUFG | cpu0/mem_wb0/wb_rd_addr_reg[2]_6[0]                                 | rst_repN_5                              |                1 |              5 |
|  EXCLK_IBUF_BUFG | cpu0/mem_wb0/wb_rd_addr_reg[0]_3[0]                                 | rst_repN_10                             |                2 |              5 |
|  EXCLK_IBUF_BUFG | cpu0/mem_wb0/wb_rd_addr_reg[2]_1[0]                                 | rst_repN_5                              |                2 |              5 |
|  EXCLK_IBUF_BUFG | cpu0/mem_wb0/wb_rd_addr_reg[2]_3[0]                                 | rst_repN_9                              |                4 |              5 |
|  EXCLK_IBUF_BUFG | cpu0/mem_wb0/wb_rd_addr_reg[2]_8[0]                                 | rst_repN_8                              |                5 |              5 |
|  EXCLK_IBUF_BUFG | cpu0/mem_wb0/wb_rd_addr_reg[2]_3[0]                                 | rst_repN_5                              |                1 |              5 |
|  EXCLK_IBUF_BUFG | cpu0/mem_wb0/wb_rd_addr_reg[1]_2[0]                                 | rst_repN_5                              |                5 |              5 |
|  EXCLK_IBUF_BUFG | cpu0/mem_wb0/wb_rd_addr_reg[1]_2[0]                                 | rst_repN_3                              |                5 |              5 |
|  EXCLK_IBUF_BUFG | cpu0/mem_wb0/wb_rd_addr_reg[2]_7[0]                                 | rst_repN_8                              |                3 |              5 |
|  EXCLK_IBUF_BUFG | cpu0/mem_wb0/wb_rd_addr_reg[1]_4[0]                                 | rst_repN_11                             |                4 |              5 |
|  EXCLK_IBUF_BUFG | cpu0/mem_wb0/wb_rd_addr_reg[2]_7[0]                                 | rst_repN_5                              |                3 |              5 |
|  EXCLK_IBUF_BUFG | cpu0/mem_wb0/wb_rd_addr_reg[1]_3[0]                                 | rst_repN_10                             |                3 |              5 |
|  EXCLK_IBUF_BUFG | cpu0/mem_wb0/wb_rd_addr_reg[1]_4[0]                                 | rst_repN_5                              |                1 |              5 |
|  EXCLK_IBUF_BUFG | cpu0/mem_wb0/wb_rd_addr_reg[2]_4[0]                                 | rst_repN_8                              |                5 |              5 |
|  EXCLK_IBUF_BUFG | cpu0/mem_wb0/wb_rd_addr_reg[2]_4[0]                                 | rst_repN_10                             |                4 |              5 |
|  EXCLK_IBUF_BUFG | cpu0/mem_wb0/wb_rd_enable_reg_8[0]                                  | rst_repN_8                              |                4 |              5 |
|  EXCLK_IBUF_BUFG | cpu0/mem_wb0/wb_rd_addr_reg[0]_3[0]                                 | rst_repN_8                              |                2 |              5 |
|  EXCLK_IBUF_BUFG | cpu0/mem_wb0/wb_rd_enable_reg_7[0]                                  | rst_repN_5                              |                3 |              5 |
|  EXCLK_IBUF_BUFG | cpu0/mem_wb0/wb_rd_addr_reg[2]_2[0]                                 | rst_repN_9                              |                3 |              5 |
|  EXCLK_IBUF_BUFG | cpu0/mem_wb0/wb_rd_addr_reg[2]_5[0]                                 | rst_repN_8                              |                4 |              5 |
|  EXCLK_IBUF_BUFG | cpu0/mem_wb0/wb_rd_addr_reg[2]_2[0]                                 | rst_repN_3                              |                4 |              5 |
|  EXCLK_IBUF_BUFG | cpu0/mem_wb0/wb_rd_enable_reg_0[0]                                  | rst_repN_8                              |                3 |              5 |
|  EXCLK_IBUF_BUFG | cpu0/mem_wb0/wb_rd_addr_reg[0]_2[0]                                 | rst_repN_8                              |                3 |              5 |
|  EXCLK_IBUF_BUFG | cpu0/mem_wb0/wb_rd_addr_reg[1]_3[0]                                 | rst_repN_5                              |                2 |              5 |
|  EXCLK_IBUF_BUFG | cpu0/mem_wb0/wb_rd_addr_reg[2]_1[0]                                 | rst_repN_3                              |                1 |              5 |
|  EXCLK_IBUF_BUFG | cpu0/mem_wb0/wb_rd_enable_reg_6[0]                                  | rst_repN_5                              |                1 |              5 |
|  EXCLK_IBUF_BUFG | cpu0/mem_wb0/wb_rd_enable_reg_5[0]                                  | rst_repN_5                              |                2 |              5 |
|  EXCLK_IBUF_BUFG | cpu0/mem_wb0/wb_rd_enable_reg_3[0]                                  | rst_repN_8                              |                1 |              5 |
|  EXCLK_IBUF_BUFG | cpu0/mem_wb0/wb_rd_addr_reg[2]_1[0]                                 | rst_repN_8                              |                1 |              5 |
|  EXCLK_IBUF_BUFG | cpu0/mem_wb0/wb_rd_enable_reg_2[0]                                  | rst_repN_9                              |                5 |              5 |
|  EXCLK_IBUF_BUFG | cpu0/mem_wb0/wb_rd_addr_reg[1]_5[0]                                 | rst_repN_8                              |                4 |              5 |
|  EXCLK_IBUF_BUFG | hci0/uart_blk/uart_rx_blk/q_state[4]_i_1__0_n_0                     | rst_repN_7                              |                2 |              5 |
|  EXCLK_IBUF_BUFG | cpu0/mem_wb0/wb_rd_addr_reg[2]_0[0]                                 | rst_repN_3                              |                1 |              5 |
|  EXCLK_IBUF_BUFG | hci0/uart_blk/uart_tx_blk/q_state[4]_i_1_n_0                        | rst_repN_7                              |                2 |              5 |
|  EXCLK_IBUF_BUFG | cpu0/mem_wb0/wb_rd_addr_reg[1]_0[0]                                 | rst_repN_9                              |                2 |              5 |
|  EXCLK_IBUF_BUFG | cpu0/mem_wb0/wb_rd_addr_reg[2]_0[0]                                 | rst_repN_9                              |                4 |              6 |
|  EXCLK_IBUF_BUFG | cpu0/mem_wb0/wb_rd_addr_reg[0]_0[0]                                 | rst_repN_8                              |                1 |              6 |
|  EXCLK_IBUF_BUFG | cpu0/mem_wb0/wb_rd_addr_reg[0]_0[0]                                 | rst_repN_9                              |                3 |              6 |
|  EXCLK_IBUF_BUFG | cpu0/mem_wb0/wb_rd_addr_reg[0]_0[0]                                 | rst_repN_3                              |                2 |              6 |
|  EXCLK_IBUF_BUFG | cpu0/mem_wb0/wb_rd_addr_reg[2]_3[0]                                 | rst_repN_8                              |                1 |              6 |
|  EXCLK_IBUF_BUFG | cpu0/mem_wb0/wb_rd_addr_reg[1]_4[0]                                 | rst_repN_8                              |                3 |              6 |
|  EXCLK_IBUF_BUFG | cpu0/mem_wb0/wb_rd_addr_reg[1]_4[0]                                 | rst_repN_10                             |                3 |              6 |
|  EXCLK_IBUF_BUFG | cpu0/mem_wb0/wb_rd_addr_reg[2]_4[0]                                 | rst_repN_5                              |                6 |              6 |
|  EXCLK_IBUF_BUFG | cpu0/mem_wb0/wb_rd_addr_reg[2]_5[0]                                 | rst_repN_10                             |                6 |              6 |
|  EXCLK_IBUF_BUFG | cpu0/mem_wb0/wb_rd_addr_reg[1]_5[0]                                 | rst_repN_10                             |                5 |              6 |
|  EXCLK_IBUF_BUFG | cpu0/mem_wb0/wb_rd_addr_reg[2]_7[0]                                 | rst_repN_9                              |                2 |              6 |
|  EXCLK_IBUF_BUFG | cpu0/mem_wb0/wb_rd_addr_reg[1]_4[0]                                 | rst_repN_9                              |                2 |              6 |
|  EXCLK_IBUF_BUFG | cpu0/mem_wb0/wb_rd_addr_reg[2]_1[0]                                 | rst_repN_11                             |                1 |              6 |
|  EXCLK_IBUF_BUFG | cpu0/mem_wb0/wb_rd_addr_reg[0]_3[0]                                 | rst_repN_5                              |                2 |              6 |
|  EXCLK_IBUF_BUFG | cpu0/mem_wb0/wb_rd_enable_reg_8[0]                                  | rst_repN_10                             |                2 |              6 |
|  EXCLK_IBUF_BUFG | cpu0/mem_wb0/wb_rd_enable_reg_0[0]                                  | rst_repN_3                              |                1 |              6 |
|  EXCLK_IBUF_BUFG | cpu0/mem_wb0/wb_rd_enable_reg_2[0]                                  | rst_repN_3                              |                2 |              6 |
|  EXCLK_IBUF_BUFG | cpu0/mem_wb0/wb_rd_enable_reg_7[0]                                  | rst_repN_11                             |                3 |              6 |
|  EXCLK_IBUF_BUFG | cpu0/mem_wb0/wb_rd_enable_reg_7[0]                                  | rst_repN_9                              |                6 |              6 |
|  EXCLK_IBUF_BUFG | cpu0/mem_wb0/wb_rd_enable_reg_5[0]                                  | rst_repN_8                              |                4 |              6 |
|  EXCLK_IBUF_BUFG | cpu0/mem_wb0/wb_rd_enable_reg_5[0]                                  | rst_repN_9                              |                3 |              6 |
|  EXCLK_IBUF_BUFG | cpu0/mem_wb0/wb_rd_enable_reg_4[0]                                  | rst_repN_8                              |                5 |              6 |
|  EXCLK_IBUF_BUFG | cpu0/mem_wb0/wb_rd_enable_reg_4[0]                                  | rst_repN_11                             |                4 |              6 |
|  EXCLK_IBUF_BUFG | cpu0/mem_wb0/wb_rd_enable_reg_1[0]                                  | rst_repN_8                              |                1 |              6 |
|  EXCLK_IBUF_BUFG | cpu0/mem_wb0/wb_rd_addr_reg[1]_2[0]                                 | rst_repN_8                              |                5 |              6 |
|  EXCLK_IBUF_BUFG | cpu0/mem_wb0/wb_rd_enable_reg_1[0]                                  | rst_repN_9                              |                4 |              6 |
|  EXCLK_IBUF_BUFG | cpu0/mem_wb0/wb_rd_addr_reg[1]_2[0]                                 | rst_repN_11                             |                6 |              6 |
|  EXCLK_IBUF_BUFG | cpu0/mem_wb0/wb_rd_addr_reg[2]_8[0]                                 | rst_repN_10                             |                5 |              6 |
|  EXCLK_IBUF_BUFG | cpu0/mem_wb0/wb_rd_addr_reg[2]_8[0]                                 | rst_repN_9                              |                4 |              6 |
|  EXCLK_IBUF_BUFG | cpu0/mem_wb0/wb_rd_addr_reg[2]_8[0]                                 | rst_repN_5                              |                2 |              6 |
|  EXCLK_IBUF_BUFG | cpu0/mem_wb0/wb_rd_addr_reg[1]_0[0]                                 | rst_repN_11                             |                1 |              6 |
|  EXCLK_IBUF_BUFG | cpu0/mem_wb0/wb_rd_addr_reg[1]_1[0]                                 | rst_repN_8                              |                1 |              6 |
|  EXCLK_IBUF_BUFG | cpu0/mem_wb0/wb_rd_addr_reg[1]_1[0]                                 | rst_repN_11                             |                1 |              6 |
|  EXCLK_IBUF_BUFG | hci0/uart_blk/uart_rx_fifo/FSM_sequential_q_state_reg[0]            | rst_repN_7                              |                5 |              6 |
|  EXCLK_IBUF_BUFG | cpu0/mem_wb0/wb_rd_addr_reg[0]_1[0]                                 | rst_repN_9                              |                5 |              6 |
|  EXCLK_IBUF_BUFG | cpu0/mem_wb0/wb_rd_addr_reg[0]_1[0]                                 | rst_repN_5                              |                4 |              6 |
|  EXCLK_IBUF_BUFG | cpu0/mem_wb0/E[0]                                                   | rst_repN_8                              |                2 |              6 |
|  EXCLK_IBUF_BUFG | cpu0/mem_wb0/wb_rd_addr_reg[0]_2[0]                                 | rst_repN_10                             |                2 |              6 |
|  EXCLK_IBUF_BUFG | cpu0/mem_wb0/wb_rd_addr_reg[1]_3[0]                                 | rst_repN_8                              |                4 |              6 |
|  EXCLK_IBUF_BUFG | cpu0/mem_wb0/wb_rd_addr_reg[1]_3[0]                                 | rst_repN_9                              |                2 |              6 |
|  EXCLK_IBUF_BUFG | cpu0/mem_wb0/wb_rd_addr_reg[2]_0[0]                                 | rst_repN_8                              |                2 |              6 |
|  EXCLK_IBUF_BUFG | cpu0/mem_wb0/wb_rd_enable_reg_2[0]                                  | rst_repN_11                             |                3 |              7 |
|  EXCLK_IBUF_BUFG | cpu0/mem_wb0/wb_rd_addr_reg[1]_1[0]                                 | rst_repN_3                              |                1 |              7 |
|  EXCLK_IBUF_BUFG | cpu0/mem_wb0/wb_rd_addr_reg[2]_1[0]                                 | rst_repN_9                              |                4 |              7 |
|  EXCLK_IBUF_BUFG | cpu0/mem_wb0/wb_rd_addr_reg[1]_1[0]                                 | rst_repN_9                              |                4 |              7 |
|  EXCLK_IBUF_BUFG | cpu0/mem_wb0/wb_rd_enable_reg_7[0]                                  | rst_repN_8                              |                4 |              7 |
|  EXCLK_IBUF_BUFG | cpu0/mem_wb0/wb_rd_addr_reg[1]_0[0]                                 | rst_repN_3                              |                3 |              7 |
|  EXCLK_IBUF_BUFG | cpu0/mem_wb0/wb_rd_addr_reg[1]_5[0]                                 | rst_repN_9                              |                6 |              7 |
|  EXCLK_IBUF_BUFG | cpu0/mem_wb0/wb_rd_addr_reg[2]_5[0]                                 | rst_repN_9                              |                6 |              7 |
|  EXCLK_IBUF_BUFG | cpu0/mem_wb0/wb_rd_addr_reg[1]_0[0]                                 | rst_repN_8                              |                4 |              7 |
|  EXCLK_IBUF_BUFG | cpu0/mem_wb0/wb_rd_addr_reg[1]_2[0]                                 | rst_repN_9                              |                7 |              7 |
|  EXCLK_IBUF_BUFG | cpu0/mem_wb0/E[0]                                                   | rst_repN_9                              |                5 |              7 |
|  EXCLK_IBUF_BUFG | cpu0/mem_wb0/wb_rd_enable_reg_6[0]                                  | rst_repN_10                             |                2 |              7 |
|  EXCLK_IBUF_BUFG | cpu0/mem_wb0/wb_rd_addr_reg[1]_6[0]                                 | rst_repN_10                             |                4 |              7 |
|  EXCLK_IBUF_BUFG | cpu0/mem_wb0/wb_rd_enable_reg_6[0]                                  | rst_repN_9                              |                3 |              7 |
|  EXCLK_IBUF_BUFG | cpu0/mem_wb0/wb_rd_enable_reg_8[0]                                  | rst_repN_9                              |                5 |              7 |
|  EXCLK_IBUF_BUFG | cpu0/mem_wb0/wb_rd_addr_reg[2]_6[0]                                 | rst_repN_9                              |                3 |              7 |
|  EXCLK_IBUF_BUFG | cpu0/mem_wb0/wb_rd_addr_reg[0]_1[0]                                 | rst_repN_8                              |                3 |              7 |
|  EXCLK_IBUF_BUFG | cpu0/mem_wb0/wb_rd_addr_reg[2]_4[0]                                 | rst_repN_9                              |                5 |              7 |
|  EXCLK_IBUF_BUFG | cpu0/mem_wb0/wb_rd_addr_reg[0]_0[0]                                 | rst_repN_11                             |                2 |              7 |
|  EXCLK_IBUF_BUFG | cpu0/mem_wb0/wb_rd_addr_reg[2]_6[0]                                 | rst_repN_10                             |                6 |              7 |
|  EXCLK_IBUF_BUFG | cpu0/mem_wb0/wb_rd_addr_reg[2]_3[0]                                 | rst_repN_10                             |                4 |              7 |
|  EXCLK_IBUF_BUFG | cpu0/mem_wb0/wb_rd_enable_reg_2[0]                                  | rst_repN_8                              |                3 |              7 |
|  EXCLK_IBUF_BUFG | cpu0/mem_wb0/wb_rd_addr_reg[2]_2[0]                                 | rst_repN_8                              |                5 |              7 |
|  EXCLK_IBUF_BUFG | cpu0/mem_wb0/wb_rd_addr_reg[2]_7[0]                                 | rst_repN_10                             |                5 |              7 |
|  EXCLK_IBUF_BUFG | cpu0/mem_wb0/wb_rd_addr_reg[2]_0[0]                                 | rst_repN_11                             |                1 |              7 |
|  EXCLK_IBUF_BUFG | cpu0/mem_wb0/wb_rd_enable_reg_0[0]                                  | rst_repN_9                              |                4 |              7 |
|  EXCLK_IBUF_BUFG | cpu0/mem_wb0/wb_rd_enable_reg_3[0]                                  | rst_repN_11                             |                3 |              7 |
|  EXCLK_IBUF_BUFG | cpu0/mem_wb0/wb_rd_enable_reg_3[0]                                  | rst_repN_9                              |                3 |              7 |
|  EXCLK_IBUF_BUFG | cpu0/mem_wb0/wb_rd_addr_reg[0]_2[0]                                 | rst_repN_9                              |                2 |              7 |
|  EXCLK_IBUF_BUFG | cpu0/mem_wb0/wb_rd_addr_reg[1]_6[0]                                 | rst_repN_9                              |                3 |              7 |
|  EXCLK_IBUF_BUFG | cpu0/mem_wb0/wb_rd_addr_reg[0]_3[0]                                 | rst_repN_9                              |                3 |              7 |
|  EXCLK_IBUF_BUFG | cpu0/mem_wb0/wb_rd_enable_reg_4[0]                                  | rst_repN_9                              |                5 |              7 |
|  EXCLK_IBUF_BUFG | cpu0/mem_wb0/wb_rd_enable_reg_0[0]                                  | rst_repN_11                             |                2 |              7 |
|  EXCLK_IBUF_BUFG | cpu0/mem_wb0/wb_rd_addr_reg[3]_0[0]                                 | rst_repN_11                             |                4 |              7 |
|  EXCLK_IBUF_BUFG | cpu0/mem_ctrl0/data_to_mem[7]_i_1_n_0                               |                                         |                7 |              8 |
|  EXCLK_IBUF_BUFG | hci0/uart_blk/uart_tx_blk/d_data                                    | rst_repN_7                              |                2 |              8 |
|  EXCLK_IBUF_BUFG | cpu0/mem_wb0/wb_rd_addr_reg[0]_1[0]                                 | rst_repN_11                             |                3 |              8 |
|  EXCLK_IBUF_BUFG | hci0/uart_blk/uart_rx_blk/d_data                                    | rst_repN_7                              |                2 |              8 |
|  EXCLK_IBUF_BUFG |                                                                     | cpu0/mem_ctrl0/SR[0]                    |                3 |              8 |
|  EXCLK_IBUF_BUFG |                                                                     | rst_repN_6                              |                4 |              8 |
|  EXCLK_IBUF_BUFG | cpu0/mem_wb0/wb_rd_enable_reg_1[0]                                  | rst_repN_11                             |                3 |              8 |
|  EXCLK_IBUF_BUFG |                                                                     | hci0/uart_blk/uart_rx_fifo/rst_reg_0[0] |                4 |              8 |
|  EXCLK_IBUF_BUFG | cpu0/mem_wb0/wb_rd_addr_reg[2]_2[0]                                 | rst_repN_11                             |                4 |              8 |
|  EXCLK_IBUF_BUFG |                                                                     | hci0/uart_blk/uart_rx_fifo/SR[0]        |                1 |              8 |
|  EXCLK_IBUF_BUFG | hci0/uart_blk/uart_rx_fifo/E[0]                                     | rst_repN_7                              |                4 |              8 |
|  EXCLK_IBUF_BUFG | cpu0/mem_ctrl0/data_out[31]_i_2_n_0                                 | cpu0/mem_ctrl0/data_out[31]_i_1_n_0     |                4 |              8 |
|  EXCLK_IBUF_BUFG | cpu0/mem_ctrl0/data_out[15]_i_2_n_0                                 | cpu0/mem_ctrl0/data_out[15]_i_1_n_0     |                3 |              8 |
|  EXCLK_IBUF_BUFG | cpu0/mem_ctrl0/data_out[23]_i_2_n_0                                 | cpu0/mem_ctrl0/data_out[23]_i_1_n_0     |                3 |              8 |
|  EXCLK_IBUF_BUFG | cpu0/mem_ctrl0/data_out[7]_i_2_n_0                                  | cpu0/mem_ctrl0/data_out[7]_i_1_n_0      |                4 |              8 |
|  EXCLK_IBUF_BUFG | cpu0/mem_wb0/wb_rd_addr_reg[3]_0[0]                                 | rst_repN_9                              |                7 |              8 |
|  EXCLK_IBUF_BUFG | hci0/uart_blk/uart_rx_fifo/E[1]                                     | rst_repN_7                              |                4 |              9 |
|  EXCLK_IBUF_BUFG | cpu0/mem_wb0/E[0]                                                   | rst_repN_11                             |                3 |              9 |
|  EXCLK_IBUF_BUFG | hci0/io_in_fifo/rd_en_prot                                          | rst_repN_7                              |                3 |             10 |
|  EXCLK_IBUF_BUFG | hci0/io_in_fifo/wr_en_prot                                          | rst_repN_7                              |                5 |             10 |
|  EXCLK_IBUF_BUFG | hci0/uart_blk/uart_tx_blk/rd_en_prot                                | rst_repN_7                              |                4 |             10 |
|  EXCLK_IBUF_BUFG | hci0/uart_blk/uart_tx_fifo/wr_en_prot                               | rst_repN_7                              |                4 |             10 |
|  EXCLK_IBUF_BUFG | cpu0/mem_ctrl0/rst_reg_3[0]                                         | rst_repN_7                              |                5 |             12 |
|  EXCLK_IBUF_BUFG | hci0/uart_blk/uart_tx_fifo/q_data_array_reg_128_191_0_2_i_1__0_n_0  |                                         |                3 |             12 |
|  EXCLK_IBUF_BUFG | hci0/io_in_fifo/q_data_array_reg_256_319_0_2_i_1_n_0                |                                         |                3 |             12 |
|  EXCLK_IBUF_BUFG | hci0/io_in_fifo/q_data_array_reg_192_255_0_2_i_1_n_0                |                                         |                3 |             12 |
|  EXCLK_IBUF_BUFG | hci0/io_in_fifo/q_data_array_reg_384_447_0_2_i_1_n_0                |                                         |                3 |             12 |
|  EXCLK_IBUF_BUFG | hci0/io_in_fifo/q_data_array_reg_128_191_0_2_i_1_n_0                |                                         |                3 |             12 |
|  EXCLK_IBUF_BUFG | hci0/io_in_fifo/q_data_array_reg_0_63_0_2_i_1_n_0                   |                                         |                3 |             12 |
|  EXCLK_IBUF_BUFG | hci0/io_in_fifo/q_data_array_reg_320_383_0_2_i_1_n_0                |                                         |                3 |             12 |
|  EXCLK_IBUF_BUFG | hci0/io_in_fifo/q_data_array_reg_512_575_0_2_i_1_n_0                |                                         |                3 |             12 |
|  EXCLK_IBUF_BUFG | hci0/io_in_fifo/q_data_array_reg_640_703_0_2_i_1_n_0                |                                         |                3 |             12 |
|  EXCLK_IBUF_BUFG | hci0/io_in_fifo/q_data_array_reg_704_767_0_2_i_1_n_0                |                                         |                3 |             12 |
|  EXCLK_IBUF_BUFG | hci0/io_in_fifo/q_data_array_reg_768_831_0_2_i_1_n_0                |                                         |                3 |             12 |
|  EXCLK_IBUF_BUFG | hci0/io_in_fifo/q_data_array_reg_64_127_0_2_i_1_n_0                 |                                         |                3 |             12 |
|  EXCLK_IBUF_BUFG | hci0/io_in_fifo/q_data_array_reg_576_639_0_2_i_1_n_0                |                                         |                3 |             12 |
|  EXCLK_IBUF_BUFG | hci0/io_in_fifo/q_data_array_reg_448_511_0_2_i_1_n_0                |                                         |                3 |             12 |
|  EXCLK_IBUF_BUFG | hci0/io_in_fifo/q_data_array_reg_832_895_0_2_i_1_n_0                |                                         |                3 |             12 |
|  EXCLK_IBUF_BUFG | hci0/io_in_fifo/q_data_array_reg_896_959_0_2_i_1_n_0                |                                         |                3 |             12 |
|  EXCLK_IBUF_BUFG | hci0/io_in_fifo/q_data_array_reg_960_1023_0_2_i_1_n_0               |                                         |                3 |             12 |
|  EXCLK_IBUF_BUFG | hci0/uart_blk/uart_tx_fifo/q_data_array_reg_256_319_0_2_i_1__0_n_0  |                                         |                3 |             12 |
|  EXCLK_IBUF_BUFG | hci0/uart_blk/uart_tx_fifo/q_data_array_reg_0_63_0_2_i_1__0_n_0     |                                         |                3 |             12 |
|  EXCLK_IBUF_BUFG | hci0/uart_blk/uart_tx_fifo/q_data_array_reg_320_383_0_2_i_1__0_n_0  |                                         |                3 |             12 |
|  EXCLK_IBUF_BUFG | hci0/uart_blk/uart_tx_fifo/q_data_array_reg_192_255_0_2_i_1__0_n_0  |                                         |                3 |             12 |
|  EXCLK_IBUF_BUFG | hci0/uart_blk/uart_tx_fifo/q_data_array_reg_448_511_0_2_i_1__0_n_0  |                                         |                3 |             12 |
|  EXCLK_IBUF_BUFG | hci0/uart_blk/uart_tx_fifo/q_data_array_reg_384_447_0_2_i_1__0_n_0  |                                         |                3 |             12 |
|  EXCLK_IBUF_BUFG | hci0/uart_blk/uart_tx_fifo/q_data_array_reg_832_895_0_2_i_1__0_n_0  |                                         |                3 |             12 |
|  EXCLK_IBUF_BUFG | hci0/uart_blk/uart_tx_fifo/q_data_array_reg_640_703_0_2_i_1__0_n_0  |                                         |                3 |             12 |
|  EXCLK_IBUF_BUFG | hci0/uart_blk/uart_tx_fifo/q_data_array_reg_64_127_0_2_i_1__0_n_0   |                                         |                3 |             12 |
|  EXCLK_IBUF_BUFG | hci0/uart_blk/uart_tx_fifo/q_data_array_reg_512_575_0_2_i_1__0_n_0  |                                         |                3 |             12 |
|  EXCLK_IBUF_BUFG | hci0/uart_blk/uart_tx_fifo/q_data_array_reg_576_639_0_2_i_1__0_n_0  |                                         |                3 |             12 |
|  EXCLK_IBUF_BUFG | hci0/uart_blk/uart_tx_fifo/q_data_array_reg_704_767_0_2_i_1__0_n_0  |                                         |                3 |             12 |
|  EXCLK_IBUF_BUFG | hci0/uart_blk/uart_tx_fifo/q_data_array_reg_768_831_0_2_i_1__0_n_0  |                                         |                3 |             12 |
|  EXCLK_IBUF_BUFG | hci0/uart_blk/uart_tx_fifo/q_data_array_reg_960_1023_0_2_i_1__0_n_0 |                                         |                3 |             12 |
|  EXCLK_IBUF_BUFG | hci0/uart_blk/uart_tx_fifo/q_data_array_reg_896_959_0_2_i_1__0_n_0  |                                         |                3 |             12 |
|  EXCLK_IBUF_BUFG | cpu0/mem_ctrl0/rst_reg[0]                                           | rst_repN_6                              |                4 |             13 |
|  EXCLK_IBUF_BUFG |                                                                     | btnC_IBUF                               |               11 |             14 |
|  EXCLK_IBUF_BUFG |                                                                     |                                         |               11 |             15 |
|  EXCLK_IBUF_BUFG | cpu0/mem_ctrl0/rst_reg_3[0]                                         | rst_repN_6                              |                8 |             16 |
|  EXCLK_IBUF_BUFG | cpu0/mem_ctrl0/rst_reg_3[0]                                         | rst_repN_4                              |                9 |             16 |
|  EXCLK_IBUF_BUFG | hci0/uart_blk/uart_rx_blk/p_0_in                                    |                                         |                2 |             16 |
|  EXCLK_IBUF_BUFG | cpu0/mem_ctrl0/rst_reg_3[0]                                         | rst_repN_8                              |               10 |             16 |
|  EXCLK_IBUF_BUFG | cpu0/mem_ctrl0/addr_to_mem[17]_i_1_n_0                              |                                         |                7 |             18 |
|  EXCLK_IBUF_BUFG |                                                                     | rst_repN                                |               10 |             19 |
|  EXCLK_IBUF_BUFG | cpu0/mem_ctrl0/rst_reg[0]                                           | rst_repN_4                              |               10 |             24 |
|  EXCLK_IBUF_BUFG | cpu0/ctrl0/stall[0]                                                 | rst_repN_6                              |                9 |             24 |
|  EXCLK_IBUF_BUFG | cpu0/mem_ctrl0/q[3]_i_1_n_0                                         | cpu0/mem_ctrl0/q[31]_i_1_n_0            |                8 |             28 |
|  EXCLK_IBUF_BUFG | cpu0/mem_ctrl0/cache0/E[0]                                          | rst_repN_6                              |                8 |             32 |
|  EXCLK_IBUF_BUFG | cpu0/if_id0/id_prediction[31]_i_1_n_0                               |                                         |                9 |             32 |
|  EXCLK_IBUF_BUFG | cpu0/mem_ctrl0/count[31]_i_2_n_0                                    | cpu0/mem_ctrl0/count[31]_i_1_n_0        |                9 |             32 |
|  EXCLK_IBUF_BUFG | hci0/sel                                                            | rst_repN_1                              |                8 |             32 |
|  EXCLK_IBUF_BUFG | cpu0/mem_ctrl0/rst_reg_3[0]                                         | cpu0/mem_ctrl0/rst_reg_4[0]             |               14 |             38 |
|  EXCLK_IBUF_BUFG | cpu0/mem_ctrl0/rst_reg_3[0]                                         | rst_repN_5                              |               20 |             44 |
|  EXCLK_IBUF_BUFG | cpu0/mem_ctrl0/rst_reg_1[0]                                         |                                         |               22 |             64 |
|  EXCLK_IBUF_BUFG | cpu0/ctrl0/stall[0]                                                 | cpu0/mem_ctrl0/_stallreq_reg_1[0]       |               18 |             64 |
|  EXCLK_IBUF_BUFG |                                                                     | rst_repN_7                              |               32 |             68 |
|  EXCLK_IBUF_BUFG | cpu0/mem_ctrl0/rst_reg_3[0]                                         | rst_repN                                |               29 |             68 |
|  EXCLK_IBUF_BUFG |                                                                     | rst_repN_1                              |               23 |             84 |
|  EXCLK_IBUF_BUFG | cpu0/mem_ctrl0/cache0/entry_reg_0_255_0_0_i_1_n_0                   |                                         |               39 |            156 |
|  EXCLK_IBUF_BUFG |                                                                     | rst_repN_2                              |               47 |            166 |
+------------------+---------------------------------------------------------------------+-----------------------------------------+------------------+----------------+


