#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Wed Dec 06 04:10:52 2017
# Process ID: 2240
# Current directory: C:/Users/winiarcc/ECE/SecurityDevice/SecurityDevice.runs/synth_1
# Command line: vivado.exe -log TopLevel.vds -mode batch -messageDb vivado.pb -notrace -source TopLevel.tcl
# Log file: C:/Users/winiarcc/ECE/SecurityDevice/SecurityDevice.runs/synth_1/TopLevel.vds
# Journal file: C:/Users/winiarcc/ECE/SecurityDevice/SecurityDevice.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source TopLevel.tcl -notrace
Command: synth_design -top TopLevel -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 16976 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 313.875 ; gain = 107.488
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'TopLevel' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/TopLevel.sv:4]
INFO: [Synth 8-638] synthesizing module 'clkdiv' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/UtiltyModules.sv:33]
	Parameter DIVFREQ bound to: 1000 - type: integer 
	Parameter DIVBITS bound to: 30 - type: integer 
	Parameter CLKFREQ bound to: 100000000 - type: integer 
	Parameter DIVAMT bound to: 50000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'clkdiv' (1#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/UtiltyModules.sv:33]
INFO: [Synth 8-638] synthesizing module 'Display' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/DisplayController.sv:3]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/DisplayController.sv:17]
INFO: [Synth 8-638] synthesizing module 'sevenSegDec' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/sevenSegDec.sv:23]
INFO: [Synth 8-256] done synthesizing module 'sevenSegDec' (2#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/sevenSegDec.sv:23]
WARNING: [Synth 8-87] always_comb on 'segCtrl_reg' did not result in combinational logic [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/DisplayController.sv:18]
INFO: [Synth 8-256] done synthesizing module 'Display' (3#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/DisplayController.sv:3]
INFO: [Synth 8-638] synthesizing module 'KeyPadController' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/KeyPadController.sv:3]
INFO: [Synth 8-638] synthesizing module 'LevelToPulse' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/UtiltyModules.sv:3]
INFO: [Synth 8-256] done synthesizing module 'LevelToPulse' (4#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/UtiltyModules.sv:3]
INFO: [Synth 8-638] synthesizing module 'Decoder_' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/_KeyPadDecoder.sv:1]
INFO: [Synth 8-638] synthesizing module 'BinaryCounter' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/UtiltyModules.sv:55]
	Parameter MAXVAL bound to: 5 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'BinaryCounter' (5#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/UtiltyModules.sv:55]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/_KeyPadDecoder.sv:30]
WARNING: [Synth 8-87] always_comb on 'buttons_reg' did not result in combinational logic [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/_KeyPadDecoder.sv:32]
INFO: [Synth 8-256] done synthesizing module 'Decoder_' (6#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/_KeyPadDecoder.sv:1]
INFO: [Synth 8-638] synthesizing module 'DigitStore' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/KeyPadController.sv:82]
INFO: [Synth 8-256] done synthesizing module 'DigitStore' (7#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/KeyPadController.sv:82]
WARNING: [Synth 8-3848] Net rest in module/entity KeyPadController does not have driver. [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/KeyPadController.sv:27]
INFO: [Synth 8-256] done synthesizing module 'KeyPadController' (8#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/KeyPadController.sv:3]
INFO: [Synth 8-638] synthesizing module 'ControlFSM' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/ControlFSM.sv:23]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/ControlFSM.sv:45]
WARNING: [Synth 8-87] always_comb on 'nextState_reg' did not result in combinational logic [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/ControlFSM.sv:47]
INFO: [Synth 8-256] done synthesizing module 'ControlFSM' (9#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/ControlFSM.sv:23]
INFO: [Synth 8-638] synthesizing module 'PasswordStore' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/TopLevel.sv:77]
INFO: [Synth 8-256] done synthesizing module 'PasswordStore' (10#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/TopLevel.sv:77]
WARNING: [Synth 8-3848] Net buzzer in module/entity TopLevel does not have driver. [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/TopLevel.sv:8]
WARNING: [Synth 8-3848] Net match in module/entity TopLevel does not have driver. [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/TopLevel.sv:30]
INFO: [Synth 8-256] done synthesizing module 'TopLevel' (11#1) [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/TopLevel.sv:4]
WARNING: [Synth 8-3331] design Display has unconnected port reset
WARNING: [Synth 8-3331] design TopLevel has unconnected port buzzer
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 350.246 ; gain = 143.859
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
WARNING: [Synth 8-3295] tying undriven pin ltp_valid:reset to constant 0 [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/KeyPadController.sv:27]
WARNING: [Synth 8-3295] tying undriven pin clkdiv:reset to constant 0 [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/TopLevel.sv:16]
WARNING: [Synth 8-3295] tying undriven pin control:match to constant 0 [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/TopLevel.sv:56]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 350.246 ; gain = 143.859
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/winiarcc/ECE/SecurityDevice/Constraints/Constraints.xdc]
Finished Parsing XDC File [C:/Users/winiarcc/ECE/SecurityDevice/Constraints/Constraints.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/winiarcc/ECE/SecurityDevice/Constraints/Constraints.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/TopLevel_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/TopLevel_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 654.242 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 654.242 ; gain = 447.855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 654.242 ; gain = 447.855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 654.242 ; gain = 447.855
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "sclk" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
INFO: [Synth 8-5544] ROM "buttons" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "buttons" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "buttons" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "buttons" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "currentButton" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "valid" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "digits" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "digits" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "digits" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "digits" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'currentState_reg' in module 'ControlFSM'
INFO: [Synth 8-5544] ROM "displayMode" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "nextState" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-327] inferring latch for variable 'segCtrl_reg' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/DisplayController.sv:18]
WARNING: [Synth 8-327] inferring latch for variable 'buttons_reg' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/_KeyPadDecoder.sv:32]
WARNING: [Synth 8-327] inferring latch for variable 'nextState_reg' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/ControlFSM.sv:47]
WARNING: [Synth 8-327] inferring latch for variable 'nextState_reg' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/ControlFSM.sv:47]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    BASE |                              000 |                              000
                    ECUR |                              001 |                              001
                   NPASS |                              010 |                              010
                 CORRECT |                              011 |                              011
                   WRONG |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'currentState_reg' using encoding 'sequential' in module 'ControlFSM'
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_nextState_reg' [C:/Users/winiarcc/ECE/SecurityDevice/DesignSources/ControlFSM.sv:47]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 654.242 ; gain = 447.855
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     30 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               30 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	                5 Bit    Registers := 6     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     30 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	   4 Input      7 Bit        Muxes := 4     
	   2 Input      5 Bit        Muxes := 6     
	   4 Input      5 Bit        Muxes := 2     
	   5 Input      5 Bit        Muxes := 2     
	   3 Input      5 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   6 Input      4 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 1     
	   5 Input      2 Bit        Muxes := 3     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 12    
	   4 Input      1 Bit        Muxes := 2     
	   6 Input      1 Bit        Muxes := 4     
	   5 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module clkdiv 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     30 Bit       Adders := 1     
+---Registers : 
	               30 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     30 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module Display 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	                3 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 4     
	   4 Input      7 Bit        Muxes := 4     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
Module LevelToPulse 
Detailed RTL Component Info : 
+---Registers : 
	                2 Bit    Registers := 1     
+---Muxes : 
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module BinaryCounter 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 1     
Module Decoder_ 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 6     
	   4 Input      5 Bit        Muxes := 2     
	   5 Input      5 Bit        Muxes := 2     
	   3 Input      5 Bit        Muxes := 1     
	   6 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 1     
Module DigitStore 
Detailed RTL Component Info : 
+---Registers : 
	                5 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 4     
Module ControlFSM 
Detailed RTL Component Info : 
+---Muxes : 
	   5 Input      3 Bit        Muxes := 1     
	  11 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 3     
Module PasswordStore 
Detailed RTL Component Info : 
+---Registers : 
	               16 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 654.242 ; gain = 447.855
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "clkdiv/sclk" won't be mapped to RAM because address size (30) is larger than maximum supported(25)
WARNING: [Synth 8-3331] design TopLevel has unconnected port buzzer
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 654.242 ; gain = 447.855
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 654.242 ; gain = 447.855

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (keyPad/ltp_enter/currentState_reg[1]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (keyPad/ltp_enter/currentState_reg[0]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (keyPad/ltp_newPassword/currentState_reg[1]) is unused and will be removed from module TopLevel.
WARNING: [Synth 8-3332] Sequential element (keyPad/ltp_newPassword/currentState_reg[0]) is unused and will be removed from module TopLevel.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 654.242 ; gain = 447.855
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 654.242 ; gain = 447.855

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:22 ; elapsed = 00:00:24 . Memory (MB): peak = 654.242 ; gain = 447.855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 654.242 ; gain = 447.855
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 654.242 ; gain = 447.855
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 654.242 ; gain = 447.855

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 654.242 ; gain = 447.855
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 654.242 ; gain = 447.855
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 654.242 ; gain = 447.855
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 654.242 ; gain = 447.855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 654.242 ; gain = 447.855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 654.242 ; gain = 447.855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 654.242 ; gain = 447.855
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     2|
|2     |CARRY4 |     8|
|3     |LUT1   |    33|
|4     |LUT2   |     5|
|5     |LUT3   |    19|
|6     |LUT4   |    45|
|7     |LUT5   |     8|
|8     |LUT6   |    29|
|9     |FDCE   |     7|
|10    |FDRE   |    67|
|11    |LD     |    12|
|12    |IBUF   |     6|
|13    |OBUF   |    19|
|14    |OBUFT  |     1|
+------+-------+------+

Report Instance Areas: 
+------+--------------+-----------------+------+
|      |Instance      |Module           |Cells |
+------+--------------+-----------------+------+
|1     |top           |                 |   261|
|2     |  clkdiv      |clkdiv           |   106|
|3     |  control     |ControlFSM       |    15|
|4     |  display     |Display          |    28|
|5     |  keyPad      |KeyPadController |    84|
|6     |    decoder   |Decoder_         |    50|
|7     |      counter |BinaryCounter    |    21|
|8     |    ltp_valid |LevelToPulse     |     5|
|9     |    store     |DigitStore       |    29|
+------+--------------+-----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 654.242 ; gain = 447.855
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 10 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:13 ; elapsed = 00:00:17 . Memory (MB): peak = 654.242 ; gain = 113.641
Synthesis Optimization Complete : Time (s): cpu = 00:00:23 ; elapsed = 00:00:24 . Memory (MB): peak = 654.242 ; gain = 447.855
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 26 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 1 inverter(s) to 5 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 12 instances were transformed.
  LD => LDCE: 7 instances
  LD => LDCE (inverted pins: G): 5 instances

INFO: [Common 17-83] Releasing license: Synthesis
56 Infos, 21 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:22 . Memory (MB): peak = 654.242 ; gain = 421.590
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.021 . Memory (MB): peak = 654.242 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Wed Dec 06 04:11:18 2017...
