-- Copying fread.txt to /work2/10238/vineeth_architect/stampede3/drv_copy/drv/build_stampede/drvr/drvr-run-fread/fread.txt
-- Copying fscanf.txt to /work2/10238/vineeth_architect/stampede3/drv_copy/drv/build_stampede/drvr/drvr-run-fscanf/fscanf.txt
-- Copying A.bin to /work2/10238/vineeth_architect/stampede3/drv_copy/drv/build_stampede/drvr/drvr-run-gemm_int_deter/A.bin
-- Copying B.bin to /work2/10238/vineeth_architect/stampede3/drv_copy/drv/build_stampede/drvr/drvr-run-gemm_int_deter/B.bin
-- Copying read.txt to /work2/10238/vineeth_architect/stampede3/drv_copy/drv/build_stampede/drvr/drvr-run-read/read.txt
-- Configuring done (0.3s)
-- Generating done (1.9s)
-- Build files have been written to: /work2/10238/vineeth_architect/stampede3/drv_copy/drv/build_stampede
[  2%] Performing build step for 'rv64'
[ 10%] Built target riscvinterpreter
[  3%] Built target drvr_lsu
[  5%] Built target drvr_add
[  6%] Built target drvr_exit
[ 36%] Built target drvapi
[ 10%] Built target drvr_shift
[ 15%] Built target drvr_fma
[ 15%] Built target drvr_float_lsu
[ 16%] Built target pandohammer
[ 44%] Built target pandocommand
[ 27%] Built target drvr_addressmap
[ 27%] Built target drvr-example
[ 38%] Built target drvr_fence
[ 38%] Built target drvr_cycle
[ 38%] Built target drvr_amoswap
[ 38%] Built target drvr_fma-multith
[ 45%] Built target drvr_leiden_single
[ 45%] Built target drvr_fib
[ 45%] Built target drvr_fread
[ 45%] Built target drvr_fstat
[ 45%] Built target drvr_fscanf
[ 49%] Built target drvr_gups
[ 52%] Built target drvr_bfs_multihart
[ 52%] Built target drvr_malloc
[ 52%] Built target drvr_dense_gemm
[ 52%] Built target drvr_bfs_multi_sw
[ 54%] Built target drvr_tc
[ 57%] Built target drvr_tc_larger
[ 59%] Built target drvr_multihart
[ 61%] Built target drvr_list_traverse
[ 65%] Built target drvr_bfs
[ 67%] Built target drvr_attn_fixed
[ 69%] Built target drvr_bfs-multith
[ 71%] Built target drvr_ptr_chase
[ 71%] Built target drvr_gemm_int_rand
[ 75%] Built target drvr_gemm_int_deter
[ 76%] Built target drvr_ph_hello
[ 77%] Built target drvr_poke
[ 81%] Built target drvr_printf
[ 81%] Built target drvr_print_int
[ 83%] Built target drvr_puts
[ 50%] Built target pandocommand_loader
[ 90%] Built target drvr_simple
[ 81%] Built target Drv
[ 92%] Built target drvr_read
[ 92%] Built target drvr_write
[ 98%] Built target drvr_wait-with-sleep
[ 99%] Built target drvr_wait-without-sleep
[100%] Built target drvr_vread
[100%] Built target drvr_snprintf
[ 84%] Performing install step for 'rv64'
[  4%] Built target drvr_add
[ 12%] Built target pandohammer
[ 13%] Built target drvr_lsu
[ 12%] Built target drvr_exit
[ 16%] Built target drvr_float_lsu
[ 16%] Built target drvr_shift
[ 16%] Built target drvr_fma
[ 22%] Built target drvr-example
[ 23%] Built target drvr_addressmap
[ 23%] Built target drvr_amoswap
[ 27%] Built target drvr_cycle
[ 29%] Built target drvr_fence
[ 35%] Built target drvr_fma-multith
[ 36%] Built target drvr_fscanf
[ 36%] Built target drvr_fread
[ 36%] Built target drvr_fib
[ 43%] Built target drvr_fstat
[ 50%] Built target drvr_leiden_single
[ 50%] Built target drvr_gups
[ 52%] Built target drvr_attn_fixed
[ 52%] Built target drvr_malloc
[ 53%] Built target drvr_dense_gemm
[ 54%] Built target drvr_bfs
[ 54%] Built target drvr_bfs_multi_sw
[ 58%] Built target drvr_tc
[ 58%] Built target drvr_bfs_multihart
[ 62%] Built target drvr_bfs-multith
[ 63%] Built target drvr_tc_larger
[ 69%] Built target drvr_list_traverse
[ 73%] Built target drvr_gemm_int_rand
[ 75%] Built target drvr_gemm_int_deter
[ 75%] Built target drvr_ptr_chase
[ 80%] Built target drvr_multihart
[ 80%] Built target drvr_ph_hello
[ 84%] Built target drvr_poke
[ 86%] Built target drvr_printf
[ 86%] Built target drvr_print_int
[ 88%] Built target drvr_puts
[ 88%] Built target drvr_read
[ 88%] Built target drvr_simple
[100%] Built target drvr_write
[100%] Built target drvr_snprintf
[100%] Built target drvr_wait-without-sleep
[100%] Built target drvr_wait-with-sleep
[100%] Built target drvr_vread
Install the project...
-- Install configuration: ""
-- Up-to-date: /work/.local/rv64/lib/crt.S
-- Up-to-date: /work/.local/rv64/lib/lock.c
-- Up-to-date: /work/.local/rv64/include/pandohammer/address.h
-- Up-to-date: /work/.local/rv64/include/pandohammer/atomic.h
-- Up-to-date: /work/.local/rv64/include/pandohammer/cpuinfo.h
-- Up-to-date: /work/.local/rv64/include/pandohammer/mmio.h
-- Up-to-date: /work/.local/rv64/include/pandohammer/staticdecl.h
-- Up-to-date: /work/.local/rv64/include/pandohammer/stringify.h
-- Up-to-date: /work/.local/rv64/include/pandohammer/hartsleep.h
-- Up-to-date: /work/.local/rv64/include/pandohammer/register.h
-- Up-to-date: /work/.local/rv64/lib/bsg_link.ld
-- Up-to-date: /work/.local/rv64/cmake/FindDRV.cmake
-- Up-to-date: /work/.local/rv64/cmake/DRVInclude.cmake
[ 86%] Completed 'rv64'
[100%] Built target rv64

        Core Clock: 1500000000.0 Hz
        Pod Size: 4x1
        L1SP Size: 131072
        DRAM Clock: 1000000000.0 Hz
        DRAM Size: 2147483648
        $-Assoc: 2
        $-Size:  131072 B
        
H * * * 
$ $ $ $ 
C C C C 
$ $ $ $ 

Grid BFS: R=64 C=16 N=1024
HW: total_harts=16, pxn=1 pods/pxn=1 cores/pod=4 harts/core=4
Using total_threads=16
ID EXAMPLE: pxn=0 pod=0 core=0 hart=0 => tid_global=0
Full Verification: ENABLED
BFS done in 78 iterations
max_dist=78
sum_dist=39936
hi!
PASS
Running Full Grid Verification...
node values 9  13  35 for 39 43 500
ALL 1024 NODES PASSED.
DBG: after reductions barrier
SSTRISCVCore[RISCVCore:160]: Configuring RISCVCore
Configuring 4 harts
SSTRISCVCore[configureHarts:55]: Dividing L1SP stack amongst 4 harts
SSTRISCVCore[configureHarts:56]: L1SP base = 0x8000000000000000 coreL1SPSize = 0x20000
SSTRISCVCore[configureHarts:60]: Hart 0 sp = 0x8000000000020000
SSTRISCVCore[configureHarts:64]: Hart 0 spLow = 0x8000000000018000 spHigh = 0x8000000000020000
SSTRISCVCore[configureHarts:60]: Hart 1 sp = 0x8000000000018000
SSTRISCVCore[configureHarts:64]: Hart 1 spLow = 0x8000000000010000 spHigh = 0x8000000000018000
SSTRISCVCore[configureHarts:60]: Hart 2 sp = 0x8000000000010000
SSTRISCVCore[configureHarts:64]: Hart 2 spLow = 0x8000000000008000 spHigh = 0x8000000000010000
SSTRISCVCore[configureHarts:60]: Hart 3 sp = 0x8000000000008000
SSTRISCVCore[configureHarts:64]: Hart 3 spLow = 0x8000000000000000 spHigh = 0x8000000000008000
SSTRISCVCore[RISCVCore:160]: Configuring RISCVCore
Configuring 4 harts
SSTRISCVCore[configureHarts:55]: Dividing L1SP stack amongst 4 harts
SSTRISCVCore[configureHarts:56]: L1SP base = 0x8000000000000000 coreL1SPSize = 0x20000
SSTRISCVCore[configureHarts:60]: Hart 0 sp = 0x8000000000020000
SSTRISCVCore[configureHarts:64]: Hart 0 spLow = 0x8000000000018000 spHigh = 0x8000000000020000
SSTRISCVCore[configureHarts:60]: Hart 1 sp = 0x8000000000018000
SSTRISCVCore[configureHarts:64]: Hart 1 spLow = 0x8000000000010000 spHigh = 0x8000000000018000
SSTRISCVCore[configureHarts:60]: Hart 2 sp = 0x8000000000010000
SSTRISCVCore[configureHarts:64]: Hart 2 spLow = 0x8000000000008000 spHigh = 0x8000000000010000
SSTRISCVCore[configureHarts:60]: Hart 3 sp = 0x8000000000008000
SSTRISCVCore[configureHarts:64]: Hart 3 spLow = 0x8000000000000000 spHigh = 0x8000000000008000
SSTRISCVCore[RISCVCore:160]: Configuring RISCVCore
Configuring 4 harts
SSTRISCVCore[configureHarts:55]: Dividing L1SP stack amongst 4 harts
SSTRISCVCore[configureHarts:56]: L1SP base = 0x8000000000000000 coreL1SPSize = 0x20000
SSTRISCVCore[configureHarts:60]: Hart 0 sp = 0x8000000000020000
SSTRISCVCore[configureHarts:64]: Hart 0 spLow = 0x8000000000018000 spHigh = 0x8000000000020000
SSTRISCVCore[configureHarts:60]: Hart 1 sp = 0x8000000000018000
SSTRISCVCore[configureHarts:64]: Hart 1 spLow = 0x8000000000010000 spHigh = 0x8000000000018000
SSTRISCVCore[configureHarts:60]: Hart 2 sp = 0x8000000000010000
SSTRISCVCore[configureHarts:64]: Hart 2 spLow = 0x8000000000008000 spHigh = 0x8000000000010000
SSTRISCVCore[configureHarts:60]: Hart 3 sp = 0x8000000000008000
SSTRISCVCore[configureHarts:64]: Hart 3 spLow = 0x8000000000000000 spHigh = 0x8000000000008000
SSTRISCVCore[RISCVCore:160]: Configuring RISCVCore
Configuring 4 harts
SSTRISCVCore[configureHarts:55]: Dividing L1SP stack amongst 4 harts
SSTRISCVCore[configureHarts:56]: L1SP base = 0x8000000000000000 coreL1SPSize = 0x20000
SSTRISCVCore[configureHarts:60]: Hart 0 sp = 0x8000000000020000
SSTRISCVCore[configureHarts:64]: Hart 0 spLow = 0x8000000000018000 spHigh = 0x8000000000020000
SSTRISCVCore[configureHarts:60]: Hart 1 sp = 0x8000000000018000
SSTRISCVCore[configureHarts:64]: Hart 1 spLow = 0x8000000000010000 spHigh = 0x8000000000018000
SSTRISCVCore[configureHarts:60]: Hart 2 sp = 0x8000000000010000
SSTRISCVCore[configureHarts:64]: Hart 2 spLow = 0x8000000000008000 spHigh = 0x8000000000010000
SSTRISCVCore[configureHarts:60]: Hart 3 sp = 0x8000000000008000
SSTRISCVCore[configureHarts:64]: Hart 3 spLow = 0x8000000000000000 spHigh = 0x8000000000008000
SSTRISCVCore[finish:288]: Finished
SSTRISCVCore[finish:288]: Finished
SSTRISCVCore[finish:288]: Finished
SSTRISCVCore[finish:288]: Finished
Simulation is complete, simulated time: 8.44487 ms
[100%] Built target drvr-run-bfs_multi_sw
Simulation complete
