s1(08Apr2020:13:12:28):  ncverilog header.v IPF_tb.v IPF_syn.v -v /theda21_2/yllab/CBDK40_TSMC/CBDK_TSMC40_Arm_f1.0/CIC/Verilog/sc9_cln40g_base_lvt_udp.v -v /theda21_2/yllab/CBDK40_TSMC/CBDK_TSMC40_Arm_f1.0/CIC/Verilog/sc9_cln40g_base_lvt.v -v /theda21_2/yllab/CBDK40_TSMC/CBDK_TSMC40_Arm_f1.0/CIC/Verilog/sc9_cln40g_base_lvt_neg.v +define+SDF +access+r +define+MODE0 
s2(08Apr2020:18:40:27):  ncverilog header.v IPF_tb.v IPF.v +access+r +define+MODE0 
s3(09Apr2020:07:43:09):  ncverilog header.v IPF_tb.v IPF_syn.v -v /theda21_2/yllab/CBDK40_TSMC/CBDK_TSMC40_Arm_f1.0/CIC/Verilog/sc9_cln40g_base_lvt_udp.v -v /theda21_2/yllab/CBDK40_TSMC/CBDK_TSMC40_Arm_f1.0/CIC/Verilog/sc9_cln40g_base_lvt.v -v /theda21_2/yllab/CBDK40_TSMC/CBDK_TSMC40_Arm_f1.0/CIC/Verilog/sc9_cln40g_base_lvt_neg.v +define+SDF +access+r +define+MODE0 
s4(09Apr2020:08:06:26):  ncverilog header.v IPF_tb.v IPF.v +access+r +define+MODE0 
s5(09Apr2020:15:22:07):  ncverilog header.v IPF_tb.v IPF_syn.v -v /theda21_2/yllab/CBDK40_TSMC/CBDK_TSMC40_Arm_f1.0/CIC/Verilog/sc9_cln40g_base_lvt_udp.v -v /theda21_2/yllab/CBDK40_TSMC/CBDK_TSMC40_Arm_f1.0/CIC/Verilog/sc9_cln40g_base_lvt.v -v /theda21_2/yllab/CBDK40_TSMC/CBDK_TSMC40_Arm_f1.0/CIC/Verilog/sc9_cln40g_base_lvt_neg.v +define+SDF +access+r +define+MODE0 
s6(09Apr2020:16:48:12):  ncverilog header.v IPF_tb.v IPF_syn.v -v /theda21_2/yllab/CBDK40_TSMC/CBDK_TSMC40_Arm_f1.0/CIC/Verilog/sc9_cln40g_base_lvt_udp.v -v /theda21_2/yllab/CBDK40_TSMC/CBDK_TSMC40_Arm_f1.0/CIC/Verilog/sc9_cln40g_base_lvt.v -v /theda21_2/yllab/CBDK40_TSMC/CBDK_TSMC40_Arm_f1.0/CIC/Verilog/sc9_cln40g_base_lvt_neg.v +define+SDF +access+r +define+MODE0 
s7(09Apr2020:16:53:23):  ncverilog header.v IPF_tb.v IPF_syn.v -v /theda21_2/yllab/CBDK40_TSMC/CBDK_TSMC40_Arm_f1.0/CIC/Verilog/sc9_cln40g_base_lvt_udp.v -v /theda21_2/yllab/CBDK40_TSMC/CBDK_TSMC40_Arm_f1.0/CIC/Verilog/sc9_cln40g_base_lvt.v -v /theda21_2/yllab/CBDK40_TSMC/CBDK_TSMC40_Arm_f1.0/CIC/Verilog/sc9_cln40g_base_lvt_neg.v +define+SDF +access+r +define+MODE0 
s8(09Apr2020:16:58:54):  ncverilog header.v IPF_tb.v IPF_syn.v -v /theda21_2/yllab/CBDK40_TSMC/CBDK_TSMC40_Arm_f1.0/CIC/Verilog/sc9_cln40g_base_lvt_udp.v -v /theda21_2/yllab/CBDK40_TSMC/CBDK_TSMC40_Arm_f1.0/CIC/Verilog/sc9_cln40g_base_lvt.v -v /theda21_2/yllab/CBDK40_TSMC/CBDK_TSMC40_Arm_f1.0/CIC/Verilog/sc9_cln40g_base_lvt_neg.v +define+SDF +access+r +define+MODE0 
s9(09Apr2020:17:10:44):  ncverilog header.v IPF_tb.v IPF_syn.v -v /theda21_2/yllab/CBDK40_TSMC/CBDK_TSMC40_Arm_f1.0/CIC/Verilog/sc9_cln40g_base_lvt_udp.v -v /theda21_2/yllab/CBDK40_TSMC/CBDK_TSMC40_Arm_f1.0/CIC/Verilog/sc9_cln40g_base_lvt.v -v /theda21_2/yllab/CBDK40_TSMC/CBDK_TSMC40_Arm_f1.0/CIC/Verilog/sc9_cln40g_base_lvt_neg.v +define+SDF +access+r +define+MODE0 
s10(09Apr2020:17:16:44):  ncverilog header.v IPF_tb.v IPF_syn.v -v /theda21_2/yllab/CBDK40_TSMC/CBDK_TSMC40_Arm_f1.0/CIC/Verilog/sc9_cln40g_base_lvt_udp.v -v /theda21_2/yllab/CBDK40_TSMC/CBDK_TSMC40_Arm_f1.0/CIC/Verilog/sc9_cln40g_base_lvt.v -v /theda21_2/yllab/CBDK40_TSMC/CBDK_TSMC40_Arm_f1.0/CIC/Verilog/sc9_cln40g_base_lvt_neg.v +define+SDF +access+r +define+MODE0 
s11(09Apr2020:21:00:49):  ncverilog header.v IPF_tb.v IPF_syn.v -v /theda21_2/yllab/CBDK40_TSMC/CBDK_TSMC40_Arm_f1.0/CIC/Verilog/sc9_cln40g_base_lvt_udp.v -v /theda21_2/yllab/CBDK40_TSMC/CBDK_TSMC40_Arm_f1.0/CIC/Verilog/sc9_cln40g_base_lvt.v -v /theda21_2/yllab/CBDK40_TSMC/CBDK_TSMC40_Arm_f1.0/CIC/Verilog/sc9_cln40g_base_lvt_neg.v +define+SDF +access+r +define+MODE0 
s12(09Apr2020:21:06:54):  ncverilog header.v IPF_tb.v IPF.v +access+r +define+MODE0 
s13(09Apr2020:21:07:02):  ncverilog header.v IPF_tb.v IPF_syn.v -v /theda21_2/yllab/CBDK40_TSMC/CBDK_TSMC40_Arm_f1.0/CIC/Verilog/sc9_cln40g_base_lvt_udp.v -v /theda21_2/yllab/CBDK40_TSMC/CBDK_TSMC40_Arm_f1.0/CIC/Verilog/sc9_cln40g_base_lvt.v -v /theda21_2/yllab/CBDK40_TSMC/CBDK_TSMC40_Arm_f1.0/CIC/Verilog/sc9_cln40g_base_lvt_neg.v +define+SDF +access+r +define+MODE0 
s14(09Apr2020:21:33:43):  ncverilog header.v IPF_tb.v IPF_syn.v -v /theda21_2/yllab/CBDK40_TSMC/CBDK_TSMC40_Arm_f1.0/CIC/Verilog/sc9_cln40g_base_lvt_udp.v -v /theda21_2/yllab/CBDK40_TSMC/CBDK_TSMC40_Arm_f1.0/CIC/Verilog/sc9_cln40g_base_lvt.v -v /theda21_2/yllab/CBDK40_TSMC/CBDK_TSMC40_Arm_f1.0/CIC/Verilog/sc9_cln40g_base_lvt_neg.v +define+SDF +access+r +define+MODE0 
s15(10Apr2020:07:25:22):  ncverilog header.v IPF_tb.v IPF_syn.v -v /theda21_2/yllab/CBDK40_TSMC/CBDK_TSMC40_Arm_f1.0/CIC/Verilog/sc9_cln40g_base_lvt_udp.v -v /theda21_2/yllab/CBDK40_TSMC/CBDK_TSMC40_Arm_f1.0/CIC/Verilog/sc9_cln40g_base_lvt.v -v /theda21_2/yllab/CBDK40_TSMC/CBDK_TSMC40_Arm_f1.0/CIC/Verilog/sc9_cln40g_base_lvt_neg.v +define+SDF +access+r +define+MODE0 
s16(10Apr2020:13:09:26):  ncverilog header.v IPF_tb.v IPF_syn.v -v /theda21_2/yllab/CBDK40_TSMC/CBDK_TSMC40_Arm_f1.0/CIC/Verilog/sc9_cln40g_base_lvt_udp.v -v /theda21_2/yllab/CBDK40_TSMC/CBDK_TSMC40_Arm_f1.0/CIC/Verilog/sc9_cln40g_base_lvt.v -v /theda21_2/yllab/CBDK40_TSMC/CBDK_TSMC40_Arm_f1.0/CIC/Verilog/sc9_cln40g_base_lvt_neg.v +define+SDF +access+r +define+MODE0 
s17(10Apr2020:14:20:40):  ncverilog header.v IPF_tb.v IPF_syn.v -v /theda21_2/yllab/CBDK40_TSMC/CBDK_TSMC40_Arm_f1.0/CIC/Verilog/sc9_cln40g_base_lvt_udp.v -v /theda21_2/yllab/CBDK40_TSMC/CBDK_TSMC40_Arm_f1.0/CIC/Verilog/sc9_cln40g_base_lvt.v -v /theda21_2/yllab/CBDK40_TSMC/CBDK_TSMC40_Arm_f1.0/CIC/Verilog/sc9_cln40g_base_lvt_neg.v +define+SDF +access+r +define+MODE0 
s18(10Apr2020:15:36:20):  ncverilog header.v IPF_tb.v IPF_syn.v -v /theda21_2/yllab/CBDK40_TSMC/CBDK_TSMC40_Arm_f1.0/CIC/Verilog/sc9_cln40g_base_lvt_udp.v -v /theda21_2/yllab/CBDK40_TSMC/CBDK_TSMC40_Arm_f1.0/CIC/Verilog/sc9_cln40g_base_lvt.v -v /theda21_2/yllab/CBDK40_TSMC/CBDK_TSMC40_Arm_f1.0/CIC/Verilog/sc9_cln40g_base_lvt_neg.v +define+SDF +access+r +define+MODE0 
s19(10Apr2020:15:49:21):  ncverilog header.v IPF_tb.v IPF_syn.v -v /theda21_2/yllab/CBDK40_TSMC/CBDK_TSMC40_Arm_f1.0/CIC/Verilog/sc9_cln40g_base_lvt_udp.v -v /theda21_2/yllab/CBDK40_TSMC/CBDK_TSMC40_Arm_f1.0/CIC/Verilog/sc9_cln40g_base_lvt.v -v /theda21_2/yllab/CBDK40_TSMC/CBDK_TSMC40_Arm_f1.0/CIC/Verilog/sc9_cln40g_base_lvt_neg.v +define+SDF +access+r +define+MODE0 
s20(10Apr2020:16:04:08):  ncverilog header.v IPF_tb.v IPF_syn.v -v /theda21_2/yllab/CBDK40_TSMC/CBDK_TSMC40_Arm_f1.0/CIC/Verilog/sc9_cln40g_base_lvt_udp.v -v /theda21_2/yllab/CBDK40_TSMC/CBDK_TSMC40_Arm_f1.0/CIC/Verilog/sc9_cln40g_base_lvt.v -v /theda21_2/yllab/CBDK40_TSMC/CBDK_TSMC40_Arm_f1.0/CIC/Verilog/sc9_cln40g_base_lvt_neg.v +define+SDF +access+r +define+MODE0 
s21(10Apr2020:16:15:09):  ncverilog header.v IPF_tb.v IPF_syn.v -v /theda21_2/yllab/CBDK40_TSMC/CBDK_TSMC40_Arm_f1.0/CIC/Verilog/sc9_cln40g_base_lvt_udp.v -v /theda21_2/yllab/CBDK40_TSMC/CBDK_TSMC40_Arm_f1.0/CIC/Verilog/sc9_cln40g_base_lvt.v -v /theda21_2/yllab/CBDK40_TSMC/CBDK_TSMC40_Arm_f1.0/CIC/Verilog/sc9_cln40g_base_lvt_neg.v +define+SDF +access+r +define+MODE0 
s22(10Apr2020:17:09:27):  ncverilog header.v IPF_tb.v IPF_syn.v -v /theda21_2/yllab/CBDK40_TSMC/CBDK_TSMC40_Arm_f1.0/CIC/Verilog/sc9_cln40g_base_lvt_udp.v -v /theda21_2/yllab/CBDK40_TSMC/CBDK_TSMC40_Arm_f1.0/CIC/Verilog/sc9_cln40g_base_lvt.v -v /theda21_2/yllab/CBDK40_TSMC/CBDK_TSMC40_Arm_f1.0/CIC/Verilog/sc9_cln40g_base_lvt_neg.v +define+SDF +access+r +define+MODE0 
s23(10Apr2020:17:22:14):  ncverilog header.v IPF_tb.v IPF_syn.v -v /theda21_2/yllab/CBDK40_TSMC/CBDK_TSMC40_Arm_f1.0/CIC/Verilog/sc9_cln40g_base_lvt_udp.v -v /theda21_2/yllab/CBDK40_TSMC/CBDK_TSMC40_Arm_f1.0/CIC/Verilog/sc9_cln40g_base_lvt.v -v /theda21_2/yllab/CBDK40_TSMC/CBDK_TSMC40_Arm_f1.0/CIC/Verilog/sc9_cln40g_base_lvt_neg.v +define+SDF +access+r +define+MODE0 
s24(10Apr2020:17:26:51):  ncverilog header.v IPF_tb.v IPF_syn.v -v /theda21_2/yllab/CBDK40_TSMC/CBDK_TSMC40_Arm_f1.0/CIC/Verilog/sc9_cln40g_base_lvt_udp.v -v /theda21_2/yllab/CBDK40_TSMC/CBDK_TSMC40_Arm_f1.0/CIC/Verilog/sc9_cln40g_base_lvt.v -v /theda21_2/yllab/CBDK40_TSMC/CBDK_TSMC40_Arm_f1.0/CIC/Verilog/sc9_cln40g_base_lvt_neg.v +define+SDF +access+r +define+MODE0 
s25(10Apr2020:19:52:17):  ncverilog header.v IPF_tb.v IPF.v +access+r +define+MODE0 
s26(11Apr2020:14:21:06):  ncverilog header.v IPF_tb.v IPF_syn.v -v /theda21_2/yllab/CBDK40_TSMC/CBDK_TSMC40_Arm_f1.0/CIC/Verilog/sc9_cln40g_base_lvt_udp.v -v /theda21_2/yllab/CBDK40_TSMC/CBDK_TSMC40_Arm_f1.0/CIC/Verilog/sc9_cln40g_base_lvt.v -v /theda21_2/yllab/CBDK40_TSMC/CBDK_TSMC40_Arm_f1.0/CIC/Verilog/sc9_cln40g_base_lvt_neg.v +define+SDF +access+r +define+MODE0 
s27(11Apr2020:22:04:22):  ncverilog header.v IPF_tb.v IPF.v +access+r +define+MODE0 
s28(11Apr2020:22:05:38):  ncverilog header.v IPF_tb.v IPF.v +access+r +define+MODE0 
s29(12Apr2020:08:02:52):  ncverilog header.v IPF_tb.v IPF_syn.v -v /theda21_2/yllab/CBDK40_TSMC/CBDK_TSMC40_Arm_f1.0/CIC/Verilog/sc9_cln40g_base_lvt_udp.v -v /theda21_2/yllab/CBDK40_TSMC/CBDK_TSMC40_Arm_f1.0/CIC/Verilog/sc9_cln40g_base_lvt.v -v /theda21_2/yllab/CBDK40_TSMC/CBDK_TSMC40_Arm_f1.0/CIC/Verilog/sc9_cln40g_base_lvt_neg.v +define+SDF +access+r +define+MODE0 
s30(12Apr2020:08:26:13):  ncverilog header.v IPF_tb.v IPF.v +access+r +define+MODE0 
s31(12Apr2020:17:10:41):  ncverilog header.v IPF_tb.v IPF_syn.v -v /theda21_2/yllab/CBDK40_TSMC/CBDK_TSMC40_Arm_f1.0/CIC/Verilog/sc9_cln40g_base_lvt_udp.v -v /theda21_2/yllab/CBDK40_TSMC/CBDK_TSMC40_Arm_f1.0/CIC/Verilog/sc9_cln40g_base_lvt.v -v /theda21_2/yllab/CBDK40_TSMC/CBDK_TSMC40_Arm_f1.0/CIC/Verilog/sc9_cln40g_base_lvt_neg.v +define+SDF +access+r +define+MODE0 
s32(12Apr2020:18:01:08):  ncverilog header.v IPF_tb.v IPF_syn.v -v /theda21_2/yllab/CBDK40_TSMC/CBDK_TSMC40_Arm_f1.0/CIC/Verilog/sc9_cln40g_base_lvt_udp.v -v /theda21_2/yllab/CBDK40_TSMC/CBDK_TSMC40_Arm_f1.0/CIC/Verilog/sc9_cln40g_base_lvt.v -v /theda21_2/yllab/CBDK40_TSMC/CBDK_TSMC40_Arm_f1.0/CIC/Verilog/sc9_cln40g_base_lvt_neg.v +define+SDF +access+r +define+MODE0 
s33(12Apr2020:18:05:57):  ncverilog header.v IPF_tb.v IPF_syn.v -v /theda21_2/yllab/CBDK40_TSMC/CBDK_TSMC40_Arm_f1.0/CIC/Verilog/sc9_cln40g_base_lvt_udp.v -v /theda21_2/yllab/CBDK40_TSMC/CBDK_TSMC40_Arm_f1.0/CIC/Verilog/sc9_cln40g_base_lvt.v -v /theda21_2/yllab/CBDK40_TSMC/CBDK_TSMC40_Arm_f1.0/CIC/Verilog/sc9_cln40g_base_lvt_neg.v +define+SDF +access+r +define+MODE0 
s34(12Apr2020:18:10:33):  ncverilog header.v IPF_tb.v IPF_syn.v -v /theda21_2/yllab/CBDK40_TSMC/CBDK_TSMC40_Arm_f1.0/CIC/Verilog/sc9_cln40g_base_lvt_udp.v -v /theda21_2/yllab/CBDK40_TSMC/CBDK_TSMC40_Arm_f1.0/CIC/Verilog/sc9_cln40g_base_lvt.v -v /theda21_2/yllab/CBDK40_TSMC/CBDK_TSMC40_Arm_f1.0/CIC/Verilog/sc9_cln40g_base_lvt_neg.v +define+SDF +access+r +define+MODE0 
s35(12Apr2020:18:14:52):  ncverilog header.v IPF_tb.v IPF.v +access+r +define+MODE0 
s36(12Apr2020:18:19:33):  ncverilog header.v IPF_tb.v IPF.v +access+r +define+MODE0 
s37(12Apr2020:18:20:37):  ncverilog header.v IPF_tb.v IPF.v +access+r +define+MODE0 
s38(12Apr2020:20:19:25):  ncverilog header.v IPF_tb.v IPF.v +access+r +define+MODE0 
s39(13Apr2020:07:49:53):  ncverilog header.v IPF_tb.v IPF_syn.v -v /theda21_2/yllab/CBDK40_TSMC/CBDK_TSMC40_Arm_f1.0/CIC/Verilog/sc9_cln40g_base_lvt_udp.v -v /theda21_2/yllab/CBDK40_TSMC/CBDK_TSMC40_Arm_f1.0/CIC/Verilog/sc9_cln40g_base_lvt.v -v /theda21_2/yllab/CBDK40_TSMC/CBDK_TSMC40_Arm_f1.0/CIC/Verilog/sc9_cln40g_base_lvt_neg.v +define+SDF +access+r +define+MODE0 
s40(13Apr2020:07:58:30):  ncverilog header.v IPF_tb.v IPF.v +access+r +define+MODE0 
s41(13Apr2020:17:10:48):  ncverilog header.v IPF_tb.v IPF_syn.v -v /theda21_2/yllab/CBDK40_TSMC/CBDK_TSMC40_Arm_f1.0/CIC/Verilog/sc9_cln40g_base_lvt_udp.v -v /theda21_2/yllab/CBDK40_TSMC/CBDK_TSMC40_Arm_f1.0/CIC/Verilog/sc9_cln40g_base_lvt.v -v /theda21_2/yllab/CBDK40_TSMC/CBDK_TSMC40_Arm_f1.0/CIC/Verilog/sc9_cln40g_base_lvt_neg.v +define+SDF +access+r +define+MODE0 
s42(14Apr2020:08:35:46):  ncverilog header.v IPF_tb.v IPF_syn.v -v /theda21_2/yllab/CBDK40_TSMC/CBDK_TSMC40_Arm_f1.0/CIC/Verilog/sc9_cln40g_base_lvt_udp.v -v /theda21_2/yllab/CBDK40_TSMC/CBDK_TSMC40_Arm_f1.0/CIC/Verilog/sc9_cln40g_base_lvt.v -v /theda21_2/yllab/CBDK40_TSMC/CBDK_TSMC40_Arm_f1.0/CIC/Verilog/sc9_cln40g_base_lvt_neg.v +define+SDF +access+r +define+MODE0 
