# Pipelined-ARM-Processor
the pipelined ARM processor using system Verilog. It support:  1- data processing instructions where the second source can be either an
immediate value or a source register, with no shifts. The data processing
instructions must include ADD, SUB, AND, ORR, BIC, and EOR. 2- The LDR and STR instructions with positive immediate offset (offset mode). 3- Branch instruction
