
<html>
<meta name="viewport" content="width=device-width, initial-scale=1">
<head>
  <link rel="stylesheet" href="../../merly.css">
  <title>qemu Repo - target\ppc\mmu-hash64.c Ctrl Expressions (92) - MerlyMentor</title>
</head>
<body>
  <h2>qemu Repo - target\ppc\mmu-hash64.c Ctrl Expressions (92) - MerlyMentor</h2>
  
  <header>
    <nav>
      <ul class="list-style-none d-flex flex-wrap mb-2">
        <li class="mr-3"><a title="Files" href="../../index.html">Files</a></li>
        <li class="mr-3"><a title="Anomalies" href="../../anomalies.html">Anomalies</a></li>
        <li class="mr-3"><a title="Notables" href="../../notables.html">Notables</a></li>
        <li class="mr-3"><a title="Known Good" href="../../known-good.html">Known Good</a></li>
        <li class="mr-3"><a title="Known Bad" href="../../known-bad.html">Known Bad</a></li>
        
      </ul>
    </nav>
  </header>

  <fieldset>
    <legend>&nbsp;target\ppc\mmu-hash64.c Ctrl Expressions (92)&nbsp;</legend>
    <table class="code">
      <tr class="th"><td class="num">Line</td><td>Ctrl Expression</td><td class="num">Score</td></tr>
      <tr><td class="num line">580</td><td><a href="mmu-hash64.c.html#L580">(<span style='background-color:#741da3;'>(pte1 & mask) == ((uint64_t)ps->pte_enc << HPTE64_R_RPN_SHIFT)</span>)</a></td><td class="num">1012.00</td></tr>
      <tr><td class="num line">72</td><td><a href="mmu-hash64.c.html#L72">(((slb->esid == esid_256M) && ((slb->vsid & SLB_VSID_B) == SLB_VSID_B_256M)) || ((slb->esid == esid_1T) && ((slb->vsid & SLB_VSID_B) == SLB_VSID_B_1T)))</a></td><td class="num">81.50</td></tr>
      <tr><td class="num line">166</td><td><a href="mmu-hash64.c.html#L166">(ih == 0x3 && (slb->vsid & SLB_VSID_C) == 0)</a></td><td class="num">29.00</td></tr>
      <tr><td class="num line">626</td><td><a href="mmu-hash64.c.html#L626">(cpu->env.mmu_model == POWERPC_MMU_3_00 && !cpu->vhyp)</a></td><td class="num">14.50</td></tr>
      <tr><td class="num line">1023</td><td><a href="mmu-hash64.c.html#L1023">(access_type == MMU_INST_FETCH && (slb->vsid & SLB_VSID_N))</a></td><td class="num">12.50</td></tr>
      <tr><td class="num line">343</td><td><a href="mmu-hash64.c.html#L343">(ppc_store_slb(cpu, rb & 0xfff, rb & ~0xfffULL, rs) < 0)</a></td><td class="num">9.00</td></tr>
      <tr><td class="num line">266</td><td><a href="mmu-hash64.c.html#L266">((vsid & SLB_VSID_LLP_MASK) == sps1->slb_enc)</a></td><td class="num">8.75</td></tr>
      <tr><td class="num line">888</td><td><a href="mmu-hash64.c.html#L888">((vsid & SLB_VSID_LLP_MASK) == sps->slb_enc)</a></td><td class="num">8.75</td></tr>
      <tr><td class="num line">95</td><td><a href="mmu-hash64.c.html#L95">(slbe == 0 && slbv == 0)</a></td><td class="num">8.25</td></tr>
      <tr><td class="num line">676</td><td><a href="mmu-hash64.c.html#L676">(env->spr[SPR_LPCR] & LPCR_ISL)</a></td><td class="num">8.25</td></tr>
      <tr><td class="num line">255</td><td><a href="mmu-hash64.c.html#L255">((vsid & SLB_VSID_B) && !(ppc_hash64_has(cpu, PPC_HASH64_1TSEG)))</a></td><td class="num">8.00</td></tr>
      <tr><td class="num line">62</td><td><a href="mmu-hash64.c.html#L62">(n < cpu->hash64_opts->slb_size)</a></td><td class="num">7.50</td></tr>
      <tr><td class="num line">92</td><td><a href="mmu-hash64.c.html#L92">(i < cpu->hash64_opts->slb_size)</a></td><td class="num">7.50</td></tr>
      <tr><td class="num line">159</td><td><a href="mmu-hash64.c.html#L159">(n < cpu->hash64_opts->slb_size)</a></td><td class="num">7.50</td></tr>
      <tr><td class="num line">196</td><td><a href="mmu-hash64.c.html#L196">(n < cpu->hash64_opts->slb_size)</a></td><td class="num">7.50</td></tr>
      <tr><td class="num line">246</td><td><a href="mmu-hash64.c.html#L246">(slot >= cpu->hash64_opts->slb_size)</a></td><td class="num">7.50</td></tr>
      <tr><td class="num line">298</td><td><a href="mmu-hash64.c.html#L298">(slot >= cpu->hash64_opts->slb_size)</a></td><td class="num">7.50</td></tr>
      <tr><td class="num line">313</td><td><a href="mmu-hash64.c.html#L313">(slot >= cpu->hash64_opts->slb_size)</a></td><td class="num">7.50</td></tr>
      <tr><td class="num line">162</td><td><a href="mmu-hash64.c.html#L162">(!(slb->esid & SLB_ESID_V))</a></td><td class="num">7.25</td></tr>
      <tr><td class="num line">214</td><td><a href="mmu-hash64.c.html#L214">(slb->esid & SLB_ESID_V)</a></td><td class="num">6.50</td></tr>
      <tr><td class="num line">684</td><td><a href="mmu-hash64.c.html#L684">(slb->vsid & SLB_VSID_B)</a></td><td class="num">6.50</td></tr>
      <tr><td class="num line">938</td><td><a href="mmu-hash64.c.html#L938">(mmuidx_hv(mmu_idx) || !env->has_hv_mode)</a></td><td class="num">6.50</td></tr>
      <tr><td class="num line">135</td><td><a href="mmu-hash64.c.html#L135">(env->mmu_model == POWERPC_MMU_3_00)</a></td><td class="num">5.50</td></tr>
      <tr><td class="num line">165</td><td><a href="mmu-hash64.c.html#L165">(env->mmu_model == POWERPC_MMU_3_00)</a></td><td class="num">5.50</td></tr>
      <tr><td class="num line">557</td><td><a href="mmu-hash64.c.html#L557">(sps->page_shift != 12)</a></td><td class="num">5.50</td></tr>
      <tr><td class="num line">573</td><td><a href="mmu-hash64.c.html#L573">(ps->page_shift == 12)</a></td><td class="num">5.50</td></tr>
      <tr><td class="num line">1099</td><td><a href="mmu-hash64.c.html#L1099">(!(pte.pte1 & HPTE64_R_R))</a></td><td class="num">5.50</td></tr>
      <tr><td class="num line">1102</td><td><a href="mmu-hash64.c.html#L1102">(!(pte.pte1 & HPTE64_R_C))</a></td><td class="num">5.50</td></tr>
      <tr><td class="num line">354</td><td><a href="mmu-hash64.c.html#L354">(ppc_load_slb_esid(cpu, rb, &rt) < 0)</a></td><td class="num">4.75</td></tr>
      <tr><td class="num line">366</td><td><a href="mmu-hash64.c.html#L366">(ppc_find_slb_vsid(cpu, rb, &rt) < 0)</a></td><td class="num">4.75</td></tr>
      <tr><td class="num line">378</td><td><a href="mmu-hash64.c.html#L378">(ppc_load_slb_vsid(cpu, rb, &rt) < 0)</a></td><td class="num">4.75</td></tr>
      <tr><td class="num line">783</td><td><a href="mmu-hash64.c.html#L783">(vpm && !mmuidx_hv(mmu_idx))</a></td><td class="num">4.75</td></tr>
      <tr><td class="num line">801</td><td><a href="mmu-hash64.c.html#L801">(vpm && !mmuidx_hv(mmu_idx))</a></td><td class="num">4.75</td></tr>
      <tr><td class="num line">531</td><td><a href="mmu-hash64.c.html#L531">(plen < (n * HASH_PTE_SIZE_64))</a></td><td class="num">4.60</td></tr>
      <tr><td class="num line">640</td><td><a href="mmu-hash64.c.html#L640">(*pshift == 0)</a></td><td class="num">4.50</td></tr>
      <tr><td class="num line">327</td><td><a href="mmu-hash64.c.html#L327">(!msr_is_64bit(env, env->msr))</a></td><td class="num">4.25</td></tr>
      <tr><td class="num line">262</td><td><a href="mmu-hash64.c.html#L262">(!sps1->page_shift)</a></td><td class="num">4.00</td></tr>
      <tr><td class="num line">556</td><td><a href="mmu-hash64.c.html#L556">(!(pte0 & HPTE64_V_LARGE))</a></td><td class="num">4.00</td></tr>
      <tr><td class="num line">569</td><td><a href="mmu-hash64.c.html#L569">(!ps->page_shift)</a></td><td class="num">4.00</td></tr>
      <tr><td class="num line">733</td><td><a href="mmu-hash64.c.html#L733">(!(pte0 & HPTE64_V_LARGE))</a></td><td class="num">4.00</td></tr>
      <tr><td class="num line">745</td><td><a href="mmu-hash64.c.html#L745">(!sps->page_shift)</a></td><td class="num">4.00</td></tr>
      <tr><td class="num line">884</td><td><a href="mmu-hash64.c.html#L884">(!sps->page_shift)</a></td><td class="num">4.00</td></tr>
      <tr><td class="num line">940</td><td><a href="mmu-hash64.c.html#L940">(!(eaddr >> 63))</a></td><td class="num">4.00</td></tr>
      <tr><td class="num line">1147</td><td><a href="mmu-hash64.c.html#L1147">(!pcc->hash64_opts)</a></td><td class="num">4.00</td></tr>
      <tr><td class="num line">1062</td><td><a href="mmu-hash64.c.html#L1062">(need_prot & ~prot)</a></td><td class="num">3.75</td></tr>
      <tr><td class="num line">1070</td><td><a href="mmu-hash64.c.html#L1070">(PAGE_EXEC & ~exec_prot)</a></td><td class="num">3.75</td></tr>
      <tr><td class="num line">1072</td><td><a href="mmu-hash64.c.html#L1072">(PAGE_EXEC & ~pp_prot)</a></td><td class="num">3.75</td></tr>
      <tr><td class="num line">1075</td><td><a href="mmu-hash64.c.html#L1075">(PAGE_EXEC & ~amr_prot)</a></td><td class="num">3.75</td></tr>
      <tr><td class="num line">1081</td><td><a href="mmu-hash64.c.html#L1081">(need_prot & ~pp_prot)</a></td><td class="num">3.75</td></tr>
      <tr><td class="num line">1087</td><td><a href="mmu-hash64.c.html#L1087">(need_prot & ~amr_prot)</a></td><td class="num">3.75</td></tr>
      <tr><td class="num line">249</td><td><a href="mmu-hash64.c.html#L249">(esid & ~SLB_ESID_ESID | SLB_ESID_V)</a></td><td class="num">3.25</td></tr>
      <tr><td class="num line">252</td><td><a href="mmu-hash64.c.html#L252">(vsid & SLB_VSID_B & ~SLB_VSID_B_1T)</a></td><td class="num">3.25</td></tr>
      <tr><td class="num line">481</td><td><a href="mmu-hash64.c.html#L481">(amrbits & 0x2)</a></td><td class="num">3.25</td></tr>
      <tr><td class="num line">488</td><td><a href="mmu-hash64.c.html#L488">(amrbits & 0x1)</a></td><td class="num">3.25</td></tr>
      <tr><td class="num line">518</td><td><a href="mmu-hash64.c.html#L518">(cpu->vhyp)</a></td><td class="num">3.25</td></tr>
      <tr><td class="num line">540</td><td><a href="mmu-hash64.c.html#L540">(cpu->vhyp)</a></td><td class="num">3.25</td></tr>
      <tr><td class="num line">818</td><td><a href="mmu-hash64.c.html#L818">(cpu->vhyp)</a></td><td class="num">3.25</td></tr>
      <tr><td class="num line">835</td><td><a href="mmu-hash64.c.html#L835">(cpu->vhyp)</a></td><td class="num">3.25</td></tr>
      <tr><td class="num line">933</td><td><a href="mmu-hash64.c.html#L933">(cpu->vhyp)</a></td><td class="num">3.25</td></tr>
      <tr><td class="num line">946</td><td><a href="mmu-hash64.c.html#L946">(build_vrma_slbe(cpu, slb) != 0)</a></td><td class="num">2.50</td></tr>
      <tr><td class="num line">259</td><td><a href="mmu-hash64.c.html#L259">(i < PPC_PAGE_SIZES_MAX_SZ)</a></td><td class="num">2.25</td></tr>
      <tr><td class="num line">331</td><td><a href="mmu-hash64.c.html#L331">(slb == NULL)</a></td><td class="num">2.25</td></tr>
      <tr><td class="num line">410</td><td><a href="mmu-hash64.c.html#L410">(key == 0)</a></td><td class="num">2.25</td></tr>
      <tr><td class="num line">565</td><td><a href="mmu-hash64.c.html#L565">(i < PPC_PAGE_SIZES_MAX_SZ)</a></td><td class="num">2.25</td></tr>
      <tr><td class="num line">615</td><td><a href="mmu-hash64.c.html#L615">(i < HPTES_PER_GROUP)</a></td><td class="num">2.25</td></tr>
      <tr><td class="num line">713</td><td><a href="mmu-hash64.c.html#L713">(ptex == -1)</a></td><td class="num">2.25</td></tr>
      <tr><td class="num line">741</td><td><a href="mmu-hash64.c.html#L741">(i < PPC_PAGE_SIZES_MAX_SZ)</a></td><td class="num">2.25</td></tr>
      <tr><td class="num line">881</td><td><a href="mmu-hash64.c.html#L881">(i < PPC_PAGE_SIZES_MAX_SZ)</a></td><td class="num">2.25</td></tr>
      <tr><td class="num line">960</td><td><a href="mmu-hash64.c.html#L960">(raddr >= limit)</a></td><td class="num">2.25</td></tr>
      <tr><td class="num line">1032</td><td><a href="mmu-hash64.c.html#L1032">(ptex == -1)</a></td><td class="num">2.25</td></tr>
      <tr><td class="num line">1068</td><td><a href="mmu-hash64.c.html#L1068">(access_type == MMU_INST_FETCH)</a></td><td class="num">2.25</td></tr>
      <tr><td class="num line">1084</td><td><a href="mmu-hash64.c.html#L1084">(access_type == MMU_DATA_STORE)</a></td><td class="num">2.25</td></tr>
      <tr><td class="num line">1103</td><td><a href="mmu-hash64.c.html#L1103">(access_type == MMU_DATA_STORE)</a></td><td class="num">2.25</td></tr>
      <tr><td class="num line">467</td><td><a href="mmu-hash64.c.html#L467">(!ppc_hash64_has(cpu, PPC_HASH64_AMR))</a></td><td class="num">1.00</td></tr>
      <tr><td class="num line">778</td><td><a href="mmu-hash64.c.html#L778">(!mmuidx_real(mmu_idx))</a></td><td class="num">1.00</td></tr>
      <tr><td class="num line">796</td><td><a href="mmu-hash64.c.html#L796">(!mmuidx_real(mmu_idx))</a></td><td class="num">1.00</td></tr>
      <tr><td class="num line">210</td><td><a href="mmu-hash64.c.html#L210">(!slb)</a></td><td class="num">0.75</td></tr>
      <tr><td class="num line">272</td><td><a href="mmu-hash64.c.html#L272">(!sps)</a></td><td class="num">0.75</td></tr>
      <tr><td class="num line">525</td><td><a href="mmu-hash64.c.html#L525">(!base)</a></td><td class="num">0.75</td></tr>
      <tr><td class="num line">612</td><td><a href="mmu-hash64.c.html#L612">(!pteg)</a></td><td class="num">0.75</td></tr>
      <tr><td class="num line">961</td><td><a href="mmu-hash64.c.html#L961">(!guest_visible)</a></td><td class="num">0.75</td></tr>
      <tr><td class="num line">992</td><td><a href="mmu-hash64.c.html#L992">(!slb)</a></td><td class="num">0.75</td></tr>
      <tr><td class="num line">1000</td><td><a href="mmu-hash64.c.html#L1000">(!guest_visible)</a></td><td class="num">0.75</td></tr>
      <tr><td class="num line">1033</td><td><a href="mmu-hash64.c.html#L1033">(!guest_visible)</a></td><td class="num">0.75</td></tr>
      <tr><td class="num line">1065</td><td><a href="mmu-hash64.c.html#L1065">(!guest_visible)</a></td><td class="num">0.75</td></tr>
      <tr><td class="num line">631</td><td><a href="mmu-hash64.c.html#L631">(HPTE64_V_COMPARE(pte0, ptem))</a></td><td class="num">0.25</td></tr>
      <tr><td class="num line">926</td><td><a href="mmu-hash64.c.html#L926">(mmuidx_real(mmu_idx))</a></td><td class="num">0.25</td></tr>
      <tr><td class="num line">943</td><td><a href="mmu-hash64.c.html#L943">(ppc_hash64_use_vrma(env))</a></td><td class="num">0.25</td></tr>
      <tr><td class="num line">994</td><td><a href="mmu-hash64.c.html#L994">(ppc64_use_proc_tbl(cpu))</a></td><td class="num">0.25</td></tr>
      <tr><td class="num line">750</td><td><a href="mmu-hash64.c.html#L750">(shift)</a></td><td class="num">0.00</td></tr>
      <tr><td class="num line">948</td><td><a href="mmu-hash64.c.html#L948">(guest_visible)</a></td><td class="num">0.00</td></tr>
      <tr><td class="num line">1024</td><td><a href="mmu-hash64.c.html#L1024">(guest_visible)</a></td><td class="num">0.00</td></tr>

    </table>
  </fieldset>
  
  <footer class="footer width-full container-xl p-responsive">
    <nav>
      <p></p>
      <ul class="list-style-none d-flex flex-wrap mb-2">
        <li class="mr-3"><a title="Merly" href="https://merly.ai">Â© 2022 Merly, Inc.</a></li>
        <!--
        <li class="mr-3"><a>Terms</a></li>
        <li class="mr-3"><a>Privacy</a></li>
        <li class="mr-3"><a>Security</a></li>
        -->
        <li class="mr-3"><a href="https://merly.ai/_files/ugd/c392f8_90d33fd2e7644dcd9aa97ac2b7736c75.pdf">User Manual</a></li>
        <li class="mr-3"><a href="mailto:sales@merly.ai">Contact Merly</a></li>
        <li class="mr-3"><a href="https://merly.ai/mentor-pricing">Pricing</a></li>
        <li class="mr-3"><a href="https://merly.ai/timeline">About</a></li>
      </ul>
    </nav>
  </footer>

</body>
</html>
