Release 14.2 - ngc2edif P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Reading design LCD.ngc ...
WARNING:NetListWriters:298 - No output is written to LCD.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus C/Maddsub_out_share0000_cy<5 : 2> on
   block LCD is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus C/Maddsub_out_share0000_lut<5 : 1> on
   block LCD is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus
   Maddsub_old_cursoradress_1_addsub0000_cy<2 : 0> on block LCD is not
   reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file LCD.edif ...
ngc2edif: Total memory usage is 83672 kilobytes

Release 14.2 - ngc2edif P.28xd (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Reading design Main.ngc ...
WARNING:NetListWriters:298 - No output is written to Main.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus lcd/C/Maddsub_out_share0000_cy<5 : 2> on
   block Main is not reconstructed, because there are some missing bus signals.
WARNING:NetListWriters:306 - Signal bus lcd/C/Maddsub_out_share0000_lut<5 : 1>
   on block Main is not reconstructed, because there are some missing bus
   signals.
WARNING:NetListWriters:306 - Signal bus
   lcd/Maddsub_old_cursoradress_1_addsub0000_cy<2 : 0> on block Main is not
   reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file Main.edif ...
ngc2edif: Total memory usage is 83672 kilobytes

