TimeQuest Timing Analyzer report for DEUARC_Mesut_Selim_Serbes_2017510100
Wed May 20 17:16:35 2020
Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'Clock'
 13. Slow 1200mV 85C Model Hold: 'Clock'
 14. Slow 1200mV 85C Model Minimum Pulse Width: 'Clock'
 15. Setup Times
 16. Hold Times
 17. Clock to Output Times
 18. Minimum Clock to Output Times
 19. Slow 1200mV 85C Model Metastability Report
 20. Slow 1200mV 0C Model Fmax Summary
 21. Slow 1200mV 0C Model Setup Summary
 22. Slow 1200mV 0C Model Hold Summary
 23. Slow 1200mV 0C Model Recovery Summary
 24. Slow 1200mV 0C Model Removal Summary
 25. Slow 1200mV 0C Model Minimum Pulse Width Summary
 26. Slow 1200mV 0C Model Setup: 'Clock'
 27. Slow 1200mV 0C Model Hold: 'Clock'
 28. Slow 1200mV 0C Model Minimum Pulse Width: 'Clock'
 29. Setup Times
 30. Hold Times
 31. Clock to Output Times
 32. Minimum Clock to Output Times
 33. Slow 1200mV 0C Model Metastability Report
 34. Fast 1200mV 0C Model Setup Summary
 35. Fast 1200mV 0C Model Hold Summary
 36. Fast 1200mV 0C Model Recovery Summary
 37. Fast 1200mV 0C Model Removal Summary
 38. Fast 1200mV 0C Model Minimum Pulse Width Summary
 39. Fast 1200mV 0C Model Setup: 'Clock'
 40. Fast 1200mV 0C Model Hold: 'Clock'
 41. Fast 1200mV 0C Model Minimum Pulse Width: 'Clock'
 42. Setup Times
 43. Hold Times
 44. Clock to Output Times
 45. Minimum Clock to Output Times
 46. Fast 1200mV 0C Model Metastability Report
 47. Multicorner Timing Analysis Summary
 48. Setup Times
 49. Hold Times
 50. Clock to Output Times
 51. Minimum Clock to Output Times
 52. Board Trace Model Assignments
 53. Input Transition Times
 54. Slow Corner Signal Integrity Metrics
 55. Fast Corner Signal Integrity Metrics
 56. Setup Transfers
 57. Hold Transfers
 58. Report TCCS
 59. Report RSKM
 60. Unconstrained Paths
 61. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2013 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                                      ;
+--------------------+-------------------------------------------------------------------+
; Quartus II Version ; Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition ;
; Revision Name      ; DEUARC_Mesut_Selim_Serbes_2017510100                              ;
; Device Family      ; Cyclone III                                                       ;
; Device Name        ; EP3C16F484C6                                                      ;
; Timing Models      ; Final                                                             ;
; Delay Model        ; Combined                                                          ;
; Rise/Fall Delays   ; Enabled                                                           ;
+--------------------+-------------------------------------------------------------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 4      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                            ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+
; Clock Name ; Type ; Period ; Frequency  ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets   ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+
; Clock      ; Base ; 1.000  ; 1000.0 MHz ; 0.000 ; 0.500 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { Clock } ;
+------------+------+--------+------------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+-----------+


+--------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary               ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 144.93 MHz ; 144.93 MHz      ; Clock      ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------+
; Slow 1200mV 85C Model Setup Summary ;
+-------+--------+--------------------+
; Clock ; Slack  ; End Point TNS      ;
+-------+--------+--------------------+
; Clock ; -5.900 ; -259.044           ;
+-------+--------+--------------------+


+------------------------------------+
; Slow 1200mV 85C Model Hold Summary ;
+-------+-------+--------------------+
; Clock ; Slack ; End Point TNS      ;
+-------+-------+--------------------+
; Clock ; 0.118 ; 0.000              ;
+-------+-------+--------------------+


------------------------------------------
; Slow 1200mV 85C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 1200mV 85C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary ;
+-------+--------+----------------------------------+
; Clock ; Slack  ; End Point TNS                    ;
+-------+--------+----------------------------------+
; Clock ; -3.000 ; -115.046                         ;
+-------+--------+----------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'Clock'                                                                                                                                                                                                                                                                                                                                                 ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                        ; To Node                                                                                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -5.900 ; BUS_Mesut_Selim_Serbes_2017510100:inst2|InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[9]  ; CU_Mesut_Selim_Serbes_2017510100:inst3|lpm_V:inst6|lpm_counter:LPM_COUNTER_component|cntr_mqj:auto_generated|counter_reg_bit[0]                    ; Clock        ; Clock       ; 1.000        ; 0.288      ; 7.183      ;
; -5.828 ; CU_Mesut_Selim_Serbes_2017510100:inst3|lpmSC:inst7|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[1]                  ; CU_Mesut_Selim_Serbes_2017510100:inst3|lpm_V:inst6|lpm_counter:LPM_COUNTER_component|cntr_mqj:auto_generated|counter_reg_bit[0]                    ; Clock        ; Clock       ; 1.000        ; 0.289      ; 7.112      ;
; -5.808 ; BUS_Mesut_Selim_Serbes_2017510100:inst2|InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[9]  ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_Register1|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]      ; Clock        ; Clock       ; 1.000        ; 0.304      ; 7.107      ;
; -5.790 ; BUS_Mesut_Selim_Serbes_2017510100:inst2|InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[9]  ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_Register2|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]      ; Clock        ; Clock       ; 1.000        ; 0.302      ; 7.087      ;
; -5.790 ; BUS_Mesut_Selim_Serbes_2017510100:inst2|InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6]  ; CU_Mesut_Selim_Serbes_2017510100:inst3|lpm_V:inst6|lpm_counter:LPM_COUNTER_component|cntr_mqj:auto_generated|counter_reg_bit[0]                    ; Clock        ; Clock       ; 1.000        ; 0.288      ; 7.073      ;
; -5.747 ; CU_Mesut_Selim_Serbes_2017510100:inst3|lpmSC:inst7|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[3]                  ; CU_Mesut_Selim_Serbes_2017510100:inst3|lpm_V:inst6|lpm_counter:LPM_COUNTER_component|cntr_mqj:auto_generated|counter_reg_bit[0]                    ; Clock        ; Clock       ; 1.000        ; 0.289      ; 7.031      ;
; -5.736 ; CU_Mesut_Selim_Serbes_2017510100:inst3|lpmSC:inst7|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[1]                  ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_Register1|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]      ; Clock        ; Clock       ; 1.000        ; 0.305      ; 7.036      ;
; -5.732 ; BUS_Mesut_Selim_Serbes_2017510100:inst2|InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[9]  ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_Register0|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]      ; Clock        ; Clock       ; 1.000        ; 0.272      ; 6.999      ;
; -5.718 ; CU_Mesut_Selim_Serbes_2017510100:inst3|lpmSC:inst7|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[1]                  ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_Register2|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]      ; Clock        ; Clock       ; 1.000        ; 0.303      ; 7.016      ;
; -5.698 ; BUS_Mesut_Selim_Serbes_2017510100:inst2|InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[9]  ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_Register2|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]      ; Clock        ; Clock       ; 1.000        ; 0.302      ; 6.995      ;
; -5.698 ; BUS_Mesut_Selim_Serbes_2017510100:inst2|InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6]  ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_Register1|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]      ; Clock        ; Clock       ; 1.000        ; 0.304      ; 6.997      ;
; -5.680 ; BUS_Mesut_Selim_Serbes_2017510100:inst2|InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6]  ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_Register2|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]      ; Clock        ; Clock       ; 1.000        ; 0.302      ; 6.977      ;
; -5.676 ; CU_Mesut_Selim_Serbes_2017510100:inst3|lpmSC:inst7|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[2]                  ; CU_Mesut_Selim_Serbes_2017510100:inst3|lpm_V:inst6|lpm_counter:LPM_COUNTER_component|cntr_mqj:auto_generated|counter_reg_bit[0]                    ; Clock        ; Clock       ; 1.000        ; 0.289      ; 6.960      ;
; -5.660 ; CU_Mesut_Selim_Serbes_2017510100:inst3|lpmSC:inst7|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[1]                  ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_Register0|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]      ; Clock        ; Clock       ; 1.000        ; 0.273      ; 6.928      ;
; -5.655 ; CU_Mesut_Selim_Serbes_2017510100:inst3|lpmSC:inst7|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[3]                  ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_Register1|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]      ; Clock        ; Clock       ; 1.000        ; 0.305      ; 6.955      ;
; -5.637 ; CU_Mesut_Selim_Serbes_2017510100:inst3|lpmSC:inst7|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[3]                  ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_Register2|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]      ; Clock        ; Clock       ; 1.000        ; 0.303      ; 6.935      ;
; -5.635 ; CU_Mesut_Selim_Serbes_2017510100:inst3|lpmSC:inst7|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[0]                  ; CU_Mesut_Selim_Serbes_2017510100:inst3|lpm_V:inst6|lpm_counter:LPM_COUNTER_component|cntr_mqj:auto_generated|counter_reg_bit[0]                    ; Clock        ; Clock       ; 1.000        ; 0.289      ; 6.919      ;
; -5.628 ; BUS_Mesut_Selim_Serbes_2017510100:inst2|InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[9]  ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_Register1|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]      ; Clock        ; Clock       ; 1.000        ; 0.304      ; 6.927      ;
; -5.626 ; CU_Mesut_Selim_Serbes_2017510100:inst3|lpmSC:inst7|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[1]                  ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_Register2|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]      ; Clock        ; Clock       ; 1.000        ; 0.303      ; 6.924      ;
; -5.622 ; BUS_Mesut_Selim_Serbes_2017510100:inst2|InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6]  ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_Register0|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]      ; Clock        ; Clock       ; 1.000        ; 0.272      ; 6.889      ;
; -5.617 ; BUS_Mesut_Selim_Serbes_2017510100:inst2|InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[8]  ; CU_Mesut_Selim_Serbes_2017510100:inst3|lpm_V:inst6|lpm_counter:LPM_COUNTER_component|cntr_mqj:auto_generated|counter_reg_bit[0]                    ; Clock        ; Clock       ; 1.000        ; 0.288      ; 6.900      ;
; -5.588 ; BUS_Mesut_Selim_Serbes_2017510100:inst2|InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6]  ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_Register2|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]      ; Clock        ; Clock       ; 1.000        ; 0.302      ; 6.885      ;
; -5.584 ; CU_Mesut_Selim_Serbes_2017510100:inst3|lpmSC:inst7|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[2]                  ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_Register1|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]      ; Clock        ; Clock       ; 1.000        ; 0.305      ; 6.884      ;
; -5.579 ; CU_Mesut_Selim_Serbes_2017510100:inst3|lpmSC:inst7|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[3]                  ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_Register0|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]      ; Clock        ; Clock       ; 1.000        ; 0.273      ; 6.847      ;
; -5.566 ; CU_Mesut_Selim_Serbes_2017510100:inst3|lpmSC:inst7|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[2]                  ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_Register2|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]      ; Clock        ; Clock       ; 1.000        ; 0.303      ; 6.864      ;
; -5.565 ; BUS_Mesut_Selim_Serbes_2017510100:inst2|InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[9]  ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_Register2|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]      ; Clock        ; Clock       ; 1.000        ; 0.302      ; 6.862      ;
; -5.556 ; CU_Mesut_Selim_Serbes_2017510100:inst3|lpmSC:inst7|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[1]                  ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_Register1|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]      ; Clock        ; Clock       ; 1.000        ; 0.305      ; 6.856      ;
; -5.545 ; CU_Mesut_Selim_Serbes_2017510100:inst3|lpmSC:inst7|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[3]                  ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_Register2|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]      ; Clock        ; Clock       ; 1.000        ; 0.303      ; 6.843      ;
; -5.525 ; BUS_Mesut_Selim_Serbes_2017510100:inst2|InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[8]  ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_Register1|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]      ; Clock        ; Clock       ; 1.000        ; 0.304      ; 6.824      ;
; -5.520 ; BUS_Mesut_Selim_Serbes_2017510100:inst2|InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[7]  ; CU_Mesut_Selim_Serbes_2017510100:inst3|lpm_V:inst6|lpm_counter:LPM_COUNTER_component|cntr_mqj:auto_generated|counter_reg_bit[0]                    ; Clock        ; Clock       ; 1.000        ; 0.288      ; 6.803      ;
; -5.518 ; BUS_Mesut_Selim_Serbes_2017510100:inst2|InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6]  ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_Register1|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]      ; Clock        ; Clock       ; 1.000        ; 0.304      ; 6.817      ;
; -5.518 ; CU_Mesut_Selim_Serbes_2017510100:inst3|lpmSC:inst7|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[0]                  ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_Register1|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]      ; Clock        ; Clock       ; 1.000        ; 0.305      ; 6.818      ;
; -5.508 ; CU_Mesut_Selim_Serbes_2017510100:inst3|lpmSC:inst7|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[2]                  ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_Register0|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]      ; Clock        ; Clock       ; 1.000        ; 0.273      ; 6.776      ;
; -5.507 ; BUS_Mesut_Selim_Serbes_2017510100:inst2|InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[8]  ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_Register2|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]      ; Clock        ; Clock       ; 1.000        ; 0.302      ; 6.804      ;
; -5.501 ; BUS_Mesut_Selim_Serbes_2017510100:inst2|InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[9]  ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_Register0|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]      ; Clock        ; Clock       ; 1.000        ; 0.272      ; 6.768      ;
; -5.500 ; CU_Mesut_Selim_Serbes_2017510100:inst3|lpmSC:inst7|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[0]                  ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_Register2|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]      ; Clock        ; Clock       ; 1.000        ; 0.303      ; 6.798      ;
; -5.493 ; CU_Mesut_Selim_Serbes_2017510100:inst3|lpmSC:inst7|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[1]                  ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_Register2|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]      ; Clock        ; Clock       ; 1.000        ; 0.303      ; 6.791      ;
; -5.480 ; BUS_Mesut_Selim_Serbes_2017510100:inst2|InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[9]  ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_Register2|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]      ; Clock        ; Clock       ; 1.000        ; 0.302      ; 6.777      ;
; -5.475 ; CU_Mesut_Selim_Serbes_2017510100:inst3|lpmSC:inst7|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[3]                  ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_Register1|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]      ; Clock        ; Clock       ; 1.000        ; 0.305      ; 6.775      ;
; -5.474 ; CU_Mesut_Selim_Serbes_2017510100:inst3|lpmSC:inst7|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[2]                  ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_Register2|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]      ; Clock        ; Clock       ; 1.000        ; 0.303      ; 6.772      ;
; -5.465 ; BUS_Mesut_Selim_Serbes_2017510100:inst2|InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[9]  ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_Register1|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]      ; Clock        ; Clock       ; 1.000        ; 0.278      ; 6.738      ;
; -5.455 ; BUS_Mesut_Selim_Serbes_2017510100:inst2|InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6]  ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_Register2|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]      ; Clock        ; Clock       ; 1.000        ; 0.302      ; 6.752      ;
; -5.449 ; BUS_Mesut_Selim_Serbes_2017510100:inst2|InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[8]  ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_Register0|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]      ; Clock        ; Clock       ; 1.000        ; 0.272      ; 6.716      ;
; -5.442 ; CU_Mesut_Selim_Serbes_2017510100:inst3|lpmSC:inst7|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[0]                  ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_Register0|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]      ; Clock        ; Clock       ; 1.000        ; 0.273      ; 6.710      ;
; -5.429 ; CU_Mesut_Selim_Serbes_2017510100:inst3|lpmSC:inst7|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[1]                  ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_Register0|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]      ; Clock        ; Clock       ; 1.000        ; 0.273      ; 6.697      ;
; -5.428 ; BUS_Mesut_Selim_Serbes_2017510100:inst2|InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[7]  ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_Register1|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]      ; Clock        ; Clock       ; 1.000        ; 0.304      ; 6.727      ;
; -5.415 ; BUS_Mesut_Selim_Serbes_2017510100:inst2|InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[8]  ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_Register2|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]      ; Clock        ; Clock       ; 1.000        ; 0.302      ; 6.712      ;
; -5.415 ; CU_Mesut_Selim_Serbes_2017510100:inst3|lpmSC:inst7|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[3]                  ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_Register2|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]      ; Clock        ; Clock       ; 1.000        ; 0.303      ; 6.713      ;
; -5.410 ; BUS_Mesut_Selim_Serbes_2017510100:inst2|InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[7]  ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_Register2|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]      ; Clock        ; Clock       ; 1.000        ; 0.302      ; 6.707      ;
; -5.408 ; CU_Mesut_Selim_Serbes_2017510100:inst3|lpmSC:inst7|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[1]                  ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_Register2|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]      ; Clock        ; Clock       ; 1.000        ; 0.303      ; 6.706      ;
; -5.408 ; CU_Mesut_Selim_Serbes_2017510100:inst3|lpmSC:inst7|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[0]                  ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_Register2|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]      ; Clock        ; Clock       ; 1.000        ; 0.303      ; 6.706      ;
; -5.404 ; CU_Mesut_Selim_Serbes_2017510100:inst3|lpmSC:inst7|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[2]                  ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_Register1|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]      ; Clock        ; Clock       ; 1.000        ; 0.305      ; 6.704      ;
; -5.393 ; CU_Mesut_Selim_Serbes_2017510100:inst3|lpmSC:inst7|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[1]                  ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_Register1|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]      ; Clock        ; Clock       ; 1.000        ; 0.279      ; 6.667      ;
; -5.391 ; BUS_Mesut_Selim_Serbes_2017510100:inst2|InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6]  ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_Register0|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]      ; Clock        ; Clock       ; 1.000        ; 0.272      ; 6.658      ;
; -5.370 ; BUS_Mesut_Selim_Serbes_2017510100:inst2|InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6]  ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_Register2|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]      ; Clock        ; Clock       ; 1.000        ; 0.302      ; 6.667      ;
; -5.355 ; BUS_Mesut_Selim_Serbes_2017510100:inst2|InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6]  ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_Register1|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]      ; Clock        ; Clock       ; 1.000        ; 0.278      ; 6.628      ;
; -5.352 ; BUS_Mesut_Selim_Serbes_2017510100:inst2|InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[7]  ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_Register0|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]      ; Clock        ; Clock       ; 1.000        ; 0.272      ; 6.619      ;
; -5.351 ; CU_Mesut_Selim_Serbes_2017510100:inst3|lpmSC:inst7|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[3]                  ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_Register0|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]      ; Clock        ; Clock       ; 1.000        ; 0.273      ; 6.619      ;
; -5.345 ; BUS_Mesut_Selim_Serbes_2017510100:inst2|InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[8]  ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_Register1|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]      ; Clock        ; Clock       ; 1.000        ; 0.304      ; 6.644      ;
; -5.342 ; CU_Mesut_Selim_Serbes_2017510100:inst3|lpmSC:inst7|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[0]                  ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_Register2|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]      ; Clock        ; Clock       ; 1.000        ; 0.303      ; 6.640      ;
; -5.341 ; CU_Mesut_Selim_Serbes_2017510100:inst3|lpmSC:inst7|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[2]                  ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_Register2|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]      ; Clock        ; Clock       ; 1.000        ; 0.303      ; 6.639      ;
; -5.338 ; CU_Mesut_Selim_Serbes_2017510100:inst3|lpmSC:inst7|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[0]                  ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_Register1|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]      ; Clock        ; Clock       ; 1.000        ; 0.305      ; 6.638      ;
; -5.330 ; CU_Mesut_Selim_Serbes_2017510100:inst3|lpmSC:inst7|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[3]                  ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_Register2|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]      ; Clock        ; Clock       ; 1.000        ; 0.303      ; 6.628      ;
; -5.318 ; BUS_Mesut_Selim_Serbes_2017510100:inst2|InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[7]  ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_Register2|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]      ; Clock        ; Clock       ; 1.000        ; 0.302      ; 6.615      ;
; -5.315 ; CU_Mesut_Selim_Serbes_2017510100:inst3|lpmSC:inst7|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[3]                  ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_Register1|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]      ; Clock        ; Clock       ; 1.000        ; 0.279      ; 6.589      ;
; -5.282 ; BUS_Mesut_Selim_Serbes_2017510100:inst2|InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[8]  ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_Register2|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]      ; Clock        ; Clock       ; 1.000        ; 0.302      ; 6.579      ;
; -5.278 ; BUS_Mesut_Selim_Serbes_2017510100:inst2|InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[10] ; CU_Mesut_Selim_Serbes_2017510100:inst3|lpm_V:inst6|lpm_counter:LPM_COUNTER_component|cntr_mqj:auto_generated|counter_reg_bit[0]                    ; Clock        ; Clock       ; 1.000        ; 0.288      ; 6.561      ;
; -5.278 ; CU_Mesut_Selim_Serbes_2017510100:inst3|lpmSC:inst7|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[0]                  ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_Register0|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]      ; Clock        ; Clock       ; 1.000        ; 0.273      ; 6.546      ;
; -5.277 ; CU_Mesut_Selim_Serbes_2017510100:inst3|lpmSC:inst7|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[2]                  ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_Register0|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]      ; Clock        ; Clock       ; 1.000        ; 0.273      ; 6.545      ;
; -5.257 ; CU_Mesut_Selim_Serbes_2017510100:inst3|lpmSC:inst7|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[0]                  ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_Register2|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]      ; Clock        ; Clock       ; 1.000        ; 0.303      ; 6.555      ;
; -5.256 ; CU_Mesut_Selim_Serbes_2017510100:inst3|lpmSC:inst7|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[2]                  ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_Register2|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]      ; Clock        ; Clock       ; 1.000        ; 0.303      ; 6.554      ;
; -5.248 ; BUS_Mesut_Selim_Serbes_2017510100:inst2|InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[7]  ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_Register1|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]      ; Clock        ; Clock       ; 1.000        ; 0.304      ; 6.547      ;
; -5.242 ; CU_Mesut_Selim_Serbes_2017510100:inst3|lpmSC:inst7|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[0]                  ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_Register1|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]      ; Clock        ; Clock       ; 1.000        ; 0.279      ; 6.516      ;
; -5.241 ; CU_Mesut_Selim_Serbes_2017510100:inst3|lpmSC:inst7|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[2]                  ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_Register1|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]      ; Clock        ; Clock       ; 1.000        ; 0.279      ; 6.515      ;
; -5.218 ; BUS_Mesut_Selim_Serbes_2017510100:inst2|InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[8]  ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_Register0|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]      ; Clock        ; Clock       ; 1.000        ; 0.272      ; 6.485      ;
; -5.197 ; BUS_Mesut_Selim_Serbes_2017510100:inst2|InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[8]  ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_Register2|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]      ; Clock        ; Clock       ; 1.000        ; 0.302      ; 6.494      ;
; -5.186 ; BUS_Mesut_Selim_Serbes_2017510100:inst2|InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[10] ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_Register1|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]      ; Clock        ; Clock       ; 1.000        ; 0.304      ; 6.485      ;
; -5.185 ; BUS_Mesut_Selim_Serbes_2017510100:inst2|InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[7]  ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_Register2|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]      ; Clock        ; Clock       ; 1.000        ; 0.302      ; 6.482      ;
; -5.182 ; BUS_Mesut_Selim_Serbes_2017510100:inst2|InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[8]  ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_Register1|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]      ; Clock        ; Clock       ; 1.000        ; 0.278      ; 6.455      ;
; -5.178 ; BUS_Mesut_Selim_Serbes_2017510100:inst2|InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[9]  ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_Register0|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]      ; Clock        ; Clock       ; 1.000        ; 0.277      ; 6.450      ;
; -5.168 ; BUS_Mesut_Selim_Serbes_2017510100:inst2|InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[10] ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_Register2|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]      ; Clock        ; Clock       ; 1.000        ; 0.302      ; 6.465      ;
; -5.123 ; BUS_Mesut_Selim_Serbes_2017510100:inst2|InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[4]  ; CU_Mesut_Selim_Serbes_2017510100:inst3|lpm_V:inst6|lpm_counter:LPM_COUNTER_component|cntr_mqj:auto_generated|counter_reg_bit[0]                    ; Clock        ; Clock       ; 1.000        ; 0.288      ; 6.406      ;
; -5.121 ; BUS_Mesut_Selim_Serbes_2017510100:inst2|InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[7]  ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_Register0|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]      ; Clock        ; Clock       ; 1.000        ; 0.272      ; 6.388      ;
; -5.110 ; BUS_Mesut_Selim_Serbes_2017510100:inst2|InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[10] ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_Register0|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]      ; Clock        ; Clock       ; 1.000        ; 0.272      ; 6.377      ;
; -5.106 ; CU_Mesut_Selim_Serbes_2017510100:inst3|lpmSC:inst7|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[1]                  ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_Register0|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]      ; Clock        ; Clock       ; 1.000        ; 0.278      ; 6.379      ;
; -5.100 ; BUS_Mesut_Selim_Serbes_2017510100:inst2|InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[7]  ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_Register2|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]      ; Clock        ; Clock       ; 1.000        ; 0.302      ; 6.397      ;
; -5.085 ; BUS_Mesut_Selim_Serbes_2017510100:inst2|InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[7]  ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_Register1|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]      ; Clock        ; Clock       ; 1.000        ; 0.278      ; 6.358      ;
; -5.076 ; BUS_Mesut_Selim_Serbes_2017510100:inst2|InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[10] ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_Register2|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]      ; Clock        ; Clock       ; 1.000        ; 0.302      ; 6.373      ;
; -5.068 ; BUS_Mesut_Selim_Serbes_2017510100:inst2|InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6]  ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_Register0|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]      ; Clock        ; Clock       ; 1.000        ; 0.277      ; 6.340      ;
; -5.025 ; CU_Mesut_Selim_Serbes_2017510100:inst3|lpmSC:inst7|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[3]                  ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_Register0|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]      ; Clock        ; Clock       ; 1.000        ; 0.278      ; 6.298      ;
; -5.006 ; BUS_Mesut_Selim_Serbes_2017510100:inst2|InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[10] ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_Register1|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]      ; Clock        ; Clock       ; 1.000        ; 0.304      ; 6.305      ;
; -5.006 ; BUS_Mesut_Selim_Serbes_2017510100:inst2|InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[4]  ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_Register1|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]      ; Clock        ; Clock       ; 1.000        ; 0.304      ; 6.305      ;
; -4.993 ; CU_Mesut_Selim_Serbes_2017510100:inst3|lpmSC:inst7|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[3]                  ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_OutputRegister|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2] ; Clock        ; Clock       ; 1.000        ; -0.058     ; 5.930      ;
; -4.993 ; CU_Mesut_Selim_Serbes_2017510100:inst3|lpmSC:inst7|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[3]                  ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_OutputRegister|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1] ; Clock        ; Clock       ; 1.000        ; -0.058     ; 5.930      ;
; -4.993 ; CU_Mesut_Selim_Serbes_2017510100:inst3|lpmSC:inst7|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[3]                  ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_OutputRegister|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0] ; Clock        ; Clock       ; 1.000        ; -0.058     ; 5.930      ;
; -4.993 ; CU_Mesut_Selim_Serbes_2017510100:inst3|lpmSC:inst7|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[3]                  ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_OutputRegister|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3] ; Clock        ; Clock       ; 1.000        ; -0.058     ; 5.930      ;
; -4.988 ; BUS_Mesut_Selim_Serbes_2017510100:inst2|InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[4]  ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_Register2|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]      ; Clock        ; Clock       ; 1.000        ; 0.302      ; 6.285      ;
; -4.978 ; BUS_Mesut_Selim_Serbes_2017510100:inst2|InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[5]  ; CU_Mesut_Selim_Serbes_2017510100:inst3|lpm_V:inst6|lpm_counter:LPM_COUNTER_component|cntr_mqj:auto_generated|counter_reg_bit[0]                    ; Clock        ; Clock       ; 1.000        ; 0.288      ; 6.261      ;
; -4.967 ; BUS_Mesut_Selim_Serbes_2017510100:inst2|InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[9]  ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_Register0|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]      ; Clock        ; Clock       ; 1.000        ; 0.304      ; 6.266      ;
; -4.954 ; CU_Mesut_Selim_Serbes_2017510100:inst3|lpmSC:inst7|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[2]                  ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_Register0|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]      ; Clock        ; Clock       ; 1.000        ; 0.278      ; 6.227      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'Clock'                                                                                                                                                                                                                                                                                                                                                                ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                           ; To Node                                                                                                                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.118 ; Clock                                                                                                                                               ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:InputRegister|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]               ; Clock        ; Clock       ; 0.000        ; 2.423      ; 2.698      ;
; 0.138 ; Clock                                                                                                                                               ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:InputRegister|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]               ; Clock        ; Clock       ; 0.000        ; 2.420      ; 2.715      ;
; 0.198 ; Clock                                                                                                                                               ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:InputRegister|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]               ; Clock        ; Clock       ; 0.000        ; 2.434      ; 2.789      ;
; 0.282 ; Clock                                                                                                                                               ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:InputRegister|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]               ; Clock        ; Clock       ; 0.000        ; 2.430      ; 2.869      ;
; 0.317 ; BUS_Mesut_Selim_Serbes_2017510100:inst2|StackPointer:StackPointer|lpm_counter:LPM_COUNTER_component|cntr_34h:auto_generated|counter_reg_bit[0]      ; BUS_Mesut_Selim_Serbes_2017510100:inst2|StackMemory:inst16|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|ram_block1a0~porta_address_reg0      ; Clock        ; Clock       ; 0.000        ; 0.380      ; 0.884      ;
; 0.336 ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_AddressRegister|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0] ; BUS_Mesut_Selim_Serbes_2017510100:inst2|DataMemory:inst5|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_address_reg0        ; Clock        ; Clock       ; 0.000        ; 0.378      ; 0.901      ;
; 0.355 ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_AddressRegister|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1] ; BUS_Mesut_Selim_Serbes_2017510100:inst2|DataMemory:inst5|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_address_reg0        ; Clock        ; Clock       ; 0.000        ; 0.378      ; 0.920      ;
; 0.357 ; BUS_Mesut_Selim_Serbes_2017510100:inst2|ProgramCounter:inst14|lpm_counter:LPM_COUNTER_component|cntr_6cj:auto_generated|counter_reg_bit[4]          ; BUS_Mesut_Selim_Serbes_2017510100:inst2|InstructionMemory:inst6|altsyncram:altsyncram_component|altsyncram_c8a1:auto_generated|ram_block1a0~porta_address_reg0 ; Clock        ; Clock       ; 0.000        ; 0.380      ; 0.924      ;
; 0.373 ; BUS_Mesut_Selim_Serbes_2017510100:inst2|ProgramCounter:inst14|lpm_counter:LPM_COUNTER_component|cntr_6cj:auto_generated|counter_reg_bit[0]          ; BUS_Mesut_Selim_Serbes_2017510100:inst2|InstructionMemory:inst6|altsyncram:altsyncram_component|altsyncram_c8a1:auto_generated|ram_block1a0~porta_address_reg0 ; Clock        ; Clock       ; 0.000        ; 0.380      ; 0.940      ;
; 0.392 ; BUS_Mesut_Selim_Serbes_2017510100:inst2|StackPointer:StackPointer|lpm_counter:LPM_COUNTER_component|cntr_34h:auto_generated|counter_reg_bit[3]      ; BUS_Mesut_Selim_Serbes_2017510100:inst2|StackPointer:StackPointer|lpm_counter:LPM_COUNTER_component|cntr_34h:auto_generated|counter_reg_bit[3]                 ; Clock        ; Clock       ; 0.000        ; 0.061      ; 0.610      ;
; 0.547 ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_AddressRegister|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3] ; BUS_Mesut_Selim_Serbes_2017510100:inst2|DataMemory:inst5|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_address_reg0        ; Clock        ; Clock       ; 0.000        ; 0.378      ; 1.112      ;
; 0.558 ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_AddressRegister|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2] ; BUS_Mesut_Selim_Serbes_2017510100:inst2|DataMemory:inst5|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_address_reg0        ; Clock        ; Clock       ; 0.000        ; 0.378      ; 1.123      ;
; 0.578 ; BUS_Mesut_Selim_Serbes_2017510100:inst2|ProgramCounter:inst14|lpm_counter:LPM_COUNTER_component|cntr_6cj:auto_generated|counter_reg_bit[2]          ; BUS_Mesut_Selim_Serbes_2017510100:inst2|ProgramCounter:inst14|lpm_counter:LPM_COUNTER_component|cntr_6cj:auto_generated|counter_reg_bit[2]                     ; Clock        ; Clock       ; 0.000        ; 0.062      ; 0.797      ;
; 0.579 ; BUS_Mesut_Selim_Serbes_2017510100:inst2|ProgramCounter:inst14|lpm_counter:LPM_COUNTER_component|cntr_6cj:auto_generated|counter_reg_bit[3]          ; BUS_Mesut_Selim_Serbes_2017510100:inst2|ProgramCounter:inst14|lpm_counter:LPM_COUNTER_component|cntr_6cj:auto_generated|counter_reg_bit[3]                     ; Clock        ; Clock       ; 0.000        ; 0.062      ; 0.798      ;
; 0.581 ; BUS_Mesut_Selim_Serbes_2017510100:inst2|ProgramCounter:inst14|lpm_counter:LPM_COUNTER_component|cntr_6cj:auto_generated|counter_reg_bit[1]          ; BUS_Mesut_Selim_Serbes_2017510100:inst2|ProgramCounter:inst14|lpm_counter:LPM_COUNTER_component|cntr_6cj:auto_generated|counter_reg_bit[1]                     ; Clock        ; Clock       ; 0.000        ; 0.062      ; 0.800      ;
; 0.594 ; BUS_Mesut_Selim_Serbes_2017510100:inst2|ProgramCounter:inst14|lpm_counter:LPM_COUNTER_component|cntr_6cj:auto_generated|counter_reg_bit[0]          ; BUS_Mesut_Selim_Serbes_2017510100:inst2|ProgramCounter:inst14|lpm_counter:LPM_COUNTER_component|cntr_6cj:auto_generated|counter_reg_bit[0]                     ; Clock        ; Clock       ; 0.000        ; 0.062      ; 0.813      ;
; 0.596 ; BUS_Mesut_Selim_Serbes_2017510100:inst2|ProgramCounter:inst14|lpm_counter:LPM_COUNTER_component|cntr_6cj:auto_generated|counter_reg_bit[1]          ; BUS_Mesut_Selim_Serbes_2017510100:inst2|StackMemory:inst16|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|ram_block1a0~porta_datain_reg0       ; Clock        ; Clock       ; 0.000        ; 0.388      ; 1.171      ;
; 0.597 ; BUS_Mesut_Selim_Serbes_2017510100:inst2|ProgramCounter:inst14|lpm_counter:LPM_COUNTER_component|cntr_6cj:auto_generated|counter_reg_bit[1]          ; BUS_Mesut_Selim_Serbes_2017510100:inst2|InstructionMemory:inst6|altsyncram:altsyncram_component|altsyncram_c8a1:auto_generated|ram_block1a0~porta_address_reg0 ; Clock        ; Clock       ; 0.000        ; 0.380      ; 1.164      ;
; 0.598 ; BUS_Mesut_Selim_Serbes_2017510100:inst2|ProgramCounter:inst14|lpm_counter:LPM_COUNTER_component|cntr_6cj:auto_generated|counter_reg_bit[4]          ; BUS_Mesut_Selim_Serbes_2017510100:inst2|ProgramCounter:inst14|lpm_counter:LPM_COUNTER_component|cntr_6cj:auto_generated|counter_reg_bit[4]                     ; Clock        ; Clock       ; 0.000        ; 0.062      ; 0.817      ;
; 0.601 ; CU_Mesut_Selim_Serbes_2017510100:inst3|lpmSC:inst7|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[2]                     ; CU_Mesut_Selim_Serbes_2017510100:inst3|lpmSC:inst7|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[2]                                ; Clock        ; Clock       ; 0.000        ; 0.062      ; 0.820      ;
; 0.602 ; BUS_Mesut_Selim_Serbes_2017510100:inst2|StackPointer:StackPointer|lpm_counter:LPM_COUNTER_component|cntr_34h:auto_generated|counter_reg_bit[2]      ; BUS_Mesut_Selim_Serbes_2017510100:inst2|StackMemory:inst16|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|ram_block1a0~porta_address_reg0      ; Clock        ; Clock       ; 0.000        ; 0.380      ; 1.169      ;
; 0.607 ; BUS_Mesut_Selim_Serbes_2017510100:inst2|StackPointer:StackPointer|lpm_counter:LPM_COUNTER_component|cntr_34h:auto_generated|counter_reg_bit[1]      ; BUS_Mesut_Selim_Serbes_2017510100:inst2|StackMemory:inst16|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|ram_block1a0~porta_address_reg0      ; Clock        ; Clock       ; 0.000        ; 0.380      ; 1.174      ;
; 0.612 ; BUS_Mesut_Selim_Serbes_2017510100:inst2|ProgramCounter:inst14|lpm_counter:LPM_COUNTER_component|cntr_6cj:auto_generated|counter_reg_bit[2]          ; BUS_Mesut_Selim_Serbes_2017510100:inst2|StackMemory:inst16|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|ram_block1a0~porta_datain_reg0       ; Clock        ; Clock       ; 0.000        ; 0.388      ; 1.187      ;
; 0.614 ; BUS_Mesut_Selim_Serbes_2017510100:inst2|StackPointer:StackPointer|lpm_counter:LPM_COUNTER_component|cntr_34h:auto_generated|counter_reg_bit[3]      ; BUS_Mesut_Selim_Serbes_2017510100:inst2|StackMemory:inst16|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|ram_block1a0~porta_address_reg0      ; Clock        ; Clock       ; 0.000        ; 0.380      ; 1.181      ;
; 0.619 ; BUS_Mesut_Selim_Serbes_2017510100:inst2|ProgramCounter:inst14|lpm_counter:LPM_COUNTER_component|cntr_6cj:auto_generated|counter_reg_bit[3]          ; BUS_Mesut_Selim_Serbes_2017510100:inst2|InstructionMemory:inst6|altsyncram:altsyncram_component|altsyncram_c8a1:auto_generated|ram_block1a0~porta_address_reg0 ; Clock        ; Clock       ; 0.000        ; 0.380      ; 1.186      ;
; 0.622 ; CU_Mesut_Selim_Serbes_2017510100:inst3|lpmSC:inst7|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[0]                     ; CU_Mesut_Selim_Serbes_2017510100:inst3|lpmSC:inst7|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[0]                                ; Clock        ; Clock       ; 0.000        ; 0.062      ; 0.841      ;
; 0.622 ; BUS_Mesut_Selim_Serbes_2017510100:inst2|ProgramCounter:inst14|lpm_counter:LPM_COUNTER_component|cntr_6cj:auto_generated|counter_reg_bit[0]          ; BUS_Mesut_Selim_Serbes_2017510100:inst2|StackMemory:inst16|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|ram_block1a0~porta_datain_reg0       ; Clock        ; Clock       ; 0.000        ; 0.388      ; 1.197      ;
; 0.623 ; BUS_Mesut_Selim_Serbes_2017510100:inst2|ProgramCounter:inst14|lpm_counter:LPM_COUNTER_component|cntr_6cj:auto_generated|counter_reg_bit[4]          ; BUS_Mesut_Selim_Serbes_2017510100:inst2|StackMemory:inst16|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|ram_block1a0~porta_datain_reg0       ; Clock        ; Clock       ; 0.000        ; 0.388      ; 1.198      ;
; 0.659 ; BUS_Mesut_Selim_Serbes_2017510100:inst2|InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[8]     ; CU_Mesut_Selim_Serbes_2017510100:inst3|lpm_V:inst6|lpm_counter:LPM_COUNTER_component|cntr_mqj:auto_generated|counter_reg_bit[0]                                ; Clock        ; Clock       ; 0.000        ; 0.426      ; 1.242      ;
; 0.694 ; Clock                                                                                                                                               ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:InputRegister|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]               ; Clock        ; Clock       ; -0.500       ; 2.423      ; 2.794      ;
; 0.698 ; BUS_Mesut_Selim_Serbes_2017510100:inst2|StackPointer:StackPointer|lpm_counter:LPM_COUNTER_component|cntr_34h:auto_generated|counter_reg_bit[1]      ; BUS_Mesut_Selim_Serbes_2017510100:inst2|StackPointer:StackPointer|lpm_counter:LPM_COUNTER_component|cntr_34h:auto_generated|counter_reg_bit[1]                 ; Clock        ; Clock       ; 0.000        ; 0.061      ; 0.916      ;
; 0.699 ; Clock                                                                                                                                               ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:InputRegister|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]               ; Clock        ; Clock       ; -0.500       ; 2.420      ; 2.796      ;
; 0.765 ; BUS_Mesut_Selim_Serbes_2017510100:inst2|InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6]     ; CU_Mesut_Selim_Serbes_2017510100:inst3|lpm_V:inst6|lpm_counter:LPM_COUNTER_component|cntr_mqj:auto_generated|counter_reg_bit[0]                                ; Clock        ; Clock       ; 0.000        ; 0.426      ; 1.348      ;
; 0.795 ; Clock                                                                                                                                               ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:InputRegister|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]               ; Clock        ; Clock       ; -0.500       ; 2.434      ; 2.906      ;
; 0.825 ; BUS_Mesut_Selim_Serbes_2017510100:inst2|ProgramCounter:inst14|lpm_counter:LPM_COUNTER_component|cntr_6cj:auto_generated|counter_reg_bit[3]          ; BUS_Mesut_Selim_Serbes_2017510100:inst2|StackMemory:inst16|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|ram_block1a0~porta_datain_reg0       ; Clock        ; Clock       ; 0.000        ; 0.388      ; 1.400      ;
; 0.851 ; BUS_Mesut_Selim_Serbes_2017510100:inst2|ProgramCounter:inst14|lpm_counter:LPM_COUNTER_component|cntr_6cj:auto_generated|counter_reg_bit[2]          ; BUS_Mesut_Selim_Serbes_2017510100:inst2|InstructionMemory:inst6|altsyncram:altsyncram_component|altsyncram_c8a1:auto_generated|ram_block1a0~porta_address_reg0 ; Clock        ; Clock       ; 0.000        ; 0.380      ; 1.418      ;
; 0.853 ; BUS_Mesut_Selim_Serbes_2017510100:inst2|ProgramCounter:inst14|lpm_counter:LPM_COUNTER_component|cntr_6cj:auto_generated|counter_reg_bit[3]          ; BUS_Mesut_Selim_Serbes_2017510100:inst2|ProgramCounter:inst14|lpm_counter:LPM_COUNTER_component|cntr_6cj:auto_generated|counter_reg_bit[4]                     ; Clock        ; Clock       ; 0.000        ; 0.062      ; 1.072      ;
; 0.855 ; BUS_Mesut_Selim_Serbes_2017510100:inst2|ProgramCounter:inst14|lpm_counter:LPM_COUNTER_component|cntr_6cj:auto_generated|counter_reg_bit[1]          ; BUS_Mesut_Selim_Serbes_2017510100:inst2|ProgramCounter:inst14|lpm_counter:LPM_COUNTER_component|cntr_6cj:auto_generated|counter_reg_bit[2]                     ; Clock        ; Clock       ; 0.000        ; 0.062      ; 1.074      ;
; 0.861 ; BUS_Mesut_Selim_Serbes_2017510100:inst2|ProgramCounter:inst14|lpm_counter:LPM_COUNTER_component|cntr_6cj:auto_generated|counter_reg_bit[0]          ; BUS_Mesut_Selim_Serbes_2017510100:inst2|ProgramCounter:inst14|lpm_counter:LPM_COUNTER_component|cntr_6cj:auto_generated|counter_reg_bit[1]                     ; Clock        ; Clock       ; 0.000        ; 0.062      ; 1.080      ;
; 0.863 ; BUS_Mesut_Selim_Serbes_2017510100:inst2|ProgramCounter:inst14|lpm_counter:LPM_COUNTER_component|cntr_6cj:auto_generated|counter_reg_bit[0]          ; BUS_Mesut_Selim_Serbes_2017510100:inst2|ProgramCounter:inst14|lpm_counter:LPM_COUNTER_component|cntr_6cj:auto_generated|counter_reg_bit[2]                     ; Clock        ; Clock       ; 0.000        ; 0.062      ; 1.082      ;
; 0.866 ; BUS_Mesut_Selim_Serbes_2017510100:inst2|ProgramCounter:inst14|lpm_counter:LPM_COUNTER_component|cntr_6cj:auto_generated|counter_reg_bit[2]          ; BUS_Mesut_Selim_Serbes_2017510100:inst2|ProgramCounter:inst14|lpm_counter:LPM_COUNTER_component|cntr_6cj:auto_generated|counter_reg_bit[3]                     ; Clock        ; Clock       ; 0.000        ; 0.062      ; 1.085      ;
; 0.867 ; Clock                                                                                                                                               ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:InputRegister|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]               ; Clock        ; Clock       ; -0.500       ; 2.430      ; 2.974      ;
; 0.868 ; BUS_Mesut_Selim_Serbes_2017510100:inst2|ProgramCounter:inst14|lpm_counter:LPM_COUNTER_component|cntr_6cj:auto_generated|counter_reg_bit[2]          ; BUS_Mesut_Selim_Serbes_2017510100:inst2|ProgramCounter:inst14|lpm_counter:LPM_COUNTER_component|cntr_6cj:auto_generated|counter_reg_bit[4]                     ; Clock        ; Clock       ; 0.000        ; 0.062      ; 1.087      ;
; 0.888 ; CU_Mesut_Selim_Serbes_2017510100:inst3|lpmSC:inst7|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[2]                     ; CU_Mesut_Selim_Serbes_2017510100:inst3|lpmSC:inst7|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[3]                                ; Clock        ; Clock       ; 0.000        ; 0.062      ; 1.107      ;
; 0.889 ; CU_Mesut_Selim_Serbes_2017510100:inst3|lpmSC:inst7|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[0]                     ; CU_Mesut_Selim_Serbes_2017510100:inst3|lpmSC:inst7|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[1]                                ; Clock        ; Clock       ; 0.000        ; 0.062      ; 1.108      ;
; 0.891 ; CU_Mesut_Selim_Serbes_2017510100:inst3|lpmSC:inst7|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[0]                     ; CU_Mesut_Selim_Serbes_2017510100:inst3|lpmSC:inst7|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[2]                                ; Clock        ; Clock       ; 0.000        ; 0.062      ; 1.110      ;
; 0.946 ; CU_Mesut_Selim_Serbes_2017510100:inst3|lpmSC:inst7|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[3]                     ; CU_Mesut_Selim_Serbes_2017510100:inst3|lpmSC:inst7|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[3]                                ; Clock        ; Clock       ; 0.000        ; 0.062      ; 1.165      ;
; 0.957 ; BUS_Mesut_Selim_Serbes_2017510100:inst2|StackPointer:StackPointer|lpm_counter:LPM_COUNTER_component|cntr_34h:auto_generated|counter_reg_bit[0]      ; BUS_Mesut_Selim_Serbes_2017510100:inst2|StackPointer:StackPointer|lpm_counter:LPM_COUNTER_component|cntr_34h:auto_generated|counter_reg_bit[0]                 ; Clock        ; Clock       ; 0.000        ; 0.061      ; 1.175      ;
; 0.965 ; BUS_Mesut_Selim_Serbes_2017510100:inst2|ProgramCounter:inst14|lpm_counter:LPM_COUNTER_component|cntr_6cj:auto_generated|counter_reg_bit[1]          ; BUS_Mesut_Selim_Serbes_2017510100:inst2|ProgramCounter:inst14|lpm_counter:LPM_COUNTER_component|cntr_6cj:auto_generated|counter_reg_bit[3]                     ; Clock        ; Clock       ; 0.000        ; 0.062      ; 1.184      ;
; 0.967 ; BUS_Mesut_Selim_Serbes_2017510100:inst2|ProgramCounter:inst14|lpm_counter:LPM_COUNTER_component|cntr_6cj:auto_generated|counter_reg_bit[1]          ; BUS_Mesut_Selim_Serbes_2017510100:inst2|ProgramCounter:inst14|lpm_counter:LPM_COUNTER_component|cntr_6cj:auto_generated|counter_reg_bit[4]                     ; Clock        ; Clock       ; 0.000        ; 0.062      ; 1.186      ;
; 0.973 ; BUS_Mesut_Selim_Serbes_2017510100:inst2|StackPointer:StackPointer|lpm_counter:LPM_COUNTER_component|cntr_34h:auto_generated|counter_reg_bit[1]      ; BUS_Mesut_Selim_Serbes_2017510100:inst2|StackPointer:StackPointer|lpm_counter:LPM_COUNTER_component|cntr_34h:auto_generated|counter_reg_bit[2]                 ; Clock        ; Clock       ; 0.000        ; 0.061      ; 1.191      ;
; 0.973 ; BUS_Mesut_Selim_Serbes_2017510100:inst2|ProgramCounter:inst14|lpm_counter:LPM_COUNTER_component|cntr_6cj:auto_generated|counter_reg_bit[0]          ; BUS_Mesut_Selim_Serbes_2017510100:inst2|ProgramCounter:inst14|lpm_counter:LPM_COUNTER_component|cntr_6cj:auto_generated|counter_reg_bit[3]                     ; Clock        ; Clock       ; 0.000        ; 0.062      ; 1.192      ;
; 0.975 ; BUS_Mesut_Selim_Serbes_2017510100:inst2|ProgramCounter:inst14|lpm_counter:LPM_COUNTER_component|cntr_6cj:auto_generated|counter_reg_bit[0]          ; BUS_Mesut_Selim_Serbes_2017510100:inst2|ProgramCounter:inst14|lpm_counter:LPM_COUNTER_component|cntr_6cj:auto_generated|counter_reg_bit[4]                     ; Clock        ; Clock       ; 0.000        ; 0.062      ; 1.194      ;
; 0.989 ; BUS_Mesut_Selim_Serbes_2017510100:inst2|StackPointer:StackPointer|lpm_counter:LPM_COUNTER_component|cntr_34h:auto_generated|counter_reg_bit[1]      ; BUS_Mesut_Selim_Serbes_2017510100:inst2|StackPointer:StackPointer|lpm_counter:LPM_COUNTER_component|cntr_34h:auto_generated|counter_reg_bit[3]                 ; Clock        ; Clock       ; 0.000        ; 0.061      ; 1.207      ;
; 1.001 ; CU_Mesut_Selim_Serbes_2017510100:inst3|lpmSC:inst7|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[0]                     ; CU_Mesut_Selim_Serbes_2017510100:inst3|lpmSC:inst7|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[3]                                ; Clock        ; Clock       ; 0.000        ; 0.062      ; 1.220      ;
; 1.047 ; BUS_Mesut_Selim_Serbes_2017510100:inst2|InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[10]    ; BUS_Mesut_Selim_Serbes_2017510100:inst2|DataMemory:inst5|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_re_reg              ; Clock        ; Clock       ; 0.000        ; 0.380      ; 1.614      ;
; 1.114 ; BUS_Mesut_Selim_Serbes_2017510100:inst2|InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[0]     ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_AddressRegister|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]            ; Clock        ; Clock       ; 0.000        ; 0.064      ; 1.335      ;
; 1.153 ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:InputRegister|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]    ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_OutputRegister|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]             ; Clock        ; Clock       ; 0.000        ; 0.062      ; 1.372      ;
; 1.169 ; BUS_Mesut_Selim_Serbes_2017510100:inst2|InstructionMemory:inst6|altsyncram:altsyncram_component|altsyncram_c8a1:auto_generated|q_a[3]               ; BUS_Mesut_Selim_Serbes_2017510100:inst2|InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[3]                ; Clock        ; Clock       ; 0.000        ; 0.169      ; 1.495      ;
; 1.191 ; CU_Mesut_Selim_Serbes_2017510100:inst3|lpmSC:inst7|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[1]                     ; CU_Mesut_Selim_Serbes_2017510100:inst3|lpmSC:inst7|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[1]                                ; Clock        ; Clock       ; 0.000        ; 0.062      ; 1.410      ;
; 1.213 ; BUS_Mesut_Selim_Serbes_2017510100:inst2|StackPointer:StackPointer|lpm_counter:LPM_COUNTER_component|cntr_34h:auto_generated|counter_reg_bit[0]      ; BUS_Mesut_Selim_Serbes_2017510100:inst2|StackPointer:StackPointer|lpm_counter:LPM_COUNTER_component|cntr_34h:auto_generated|counter_reg_bit[1]                 ; Clock        ; Clock       ; 0.000        ; 0.061      ; 1.431      ;
; 1.218 ; BUS_Mesut_Selim_Serbes_2017510100:inst2|InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[0]     ; BUS_Mesut_Selim_Serbes_2017510100:inst2|DataMemory:inst5|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0         ; Clock        ; Clock       ; 0.000        ; 0.384      ; 1.789      ;
; 1.222 ; BUS_Mesut_Selim_Serbes_2017510100:inst2|InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[0]     ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_OutputRegister|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]             ; Clock        ; Clock       ; 0.000        ; 0.064      ; 1.443      ;
; 1.223 ; CU_Mesut_Selim_Serbes_2017510100:inst3|lpmSC:inst7|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[0]                     ; BUS_Mesut_Selim_Serbes_2017510100:inst2|DataMemory:inst5|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_we_reg              ; Clock        ; Clock       ; 0.000        ; 0.382      ; 1.792      ;
; 1.229 ; BUS_Mesut_Selim_Serbes_2017510100:inst2|StackPointer:StackPointer|lpm_counter:LPM_COUNTER_component|cntr_34h:auto_generated|counter_reg_bit[0]      ; BUS_Mesut_Selim_Serbes_2017510100:inst2|StackPointer:StackPointer|lpm_counter:LPM_COUNTER_component|cntr_34h:auto_generated|counter_reg_bit[2]                 ; Clock        ; Clock       ; 0.000        ; 0.061      ; 1.447      ;
; 1.251 ; BUS_Mesut_Selim_Serbes_2017510100:inst2|StackPointer:StackPointer|lpm_counter:LPM_COUNTER_component|cntr_34h:auto_generated|counter_reg_bit[2]      ; BUS_Mesut_Selim_Serbes_2017510100:inst2|StackPointer:StackPointer|lpm_counter:LPM_COUNTER_component|cntr_34h:auto_generated|counter_reg_bit[2]                 ; Clock        ; Clock       ; 0.000        ; 0.061      ; 1.469      ;
; 1.259 ; BUS_Mesut_Selim_Serbes_2017510100:inst2|InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[8]     ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_Register0|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]                  ; Clock        ; Clock       ; 0.000        ; 0.415      ; 1.831      ;
; 1.272 ; BUS_Mesut_Selim_Serbes_2017510100:inst2|InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[1]     ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_AddressRegister|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]            ; Clock        ; Clock       ; 0.000        ; 0.064      ; 1.493      ;
; 1.277 ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_Register1|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]       ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_OutputRegister|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]             ; Clock        ; Clock       ; 0.000        ; -0.301     ; 1.133      ;
; 1.303 ; BUS_Mesut_Selim_Serbes_2017510100:inst2|InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6]     ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_Register0|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]                  ; Clock        ; Clock       ; 0.000        ; 0.443      ; 1.903      ;
; 1.325 ; BUS_Mesut_Selim_Serbes_2017510100:inst2|StackPointer:StackPointer|lpm_counter:LPM_COUNTER_component|cntr_34h:auto_generated|counter_reg_bit[0]      ; BUS_Mesut_Selim_Serbes_2017510100:inst2|StackPointer:StackPointer|lpm_counter:LPM_COUNTER_component|cntr_34h:auto_generated|counter_reg_bit[3]                 ; Clock        ; Clock       ; 0.000        ; 0.061      ; 1.543      ;
; 1.328 ; BUS_Mesut_Selim_Serbes_2017510100:inst2|InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[7]     ; BUS_Mesut_Selim_Serbes_2017510100:inst2|DataMemory:inst5|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_we_reg              ; Clock        ; Clock       ; 0.000        ; 0.381      ; 1.896      ;
; 1.356 ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_Register2|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]       ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_OutputRegister|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]             ; Clock        ; Clock       ; 0.000        ; -0.299     ; 1.214      ;
; 1.365 ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_Register2|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]       ; BUS_Mesut_Selim_Serbes_2017510100:inst2|DataMemory:inst5|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0         ; Clock        ; Clock       ; 0.000        ; 0.021      ; 1.573      ;
; 1.367 ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_Register1|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]       ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_OutputRegister|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]             ; Clock        ; Clock       ; 0.000        ; -0.275     ; 1.249      ;
; 1.402 ; CU_Mesut_Selim_Serbes_2017510100:inst3|lpmSC:inst7|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[2]                     ; BUS_Mesut_Selim_Serbes_2017510100:inst2|DataMemory:inst5|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_we_reg              ; Clock        ; Clock       ; 0.000        ; 0.382      ; 1.971      ;
; 1.419 ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:InputRegister|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]    ; BUS_Mesut_Selim_Serbes_2017510100:inst2|DataMemory:inst5|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0         ; Clock        ; Clock       ; 0.000        ; 0.382      ; 1.988      ;
; 1.421 ; BUS_Mesut_Selim_Serbes_2017510100:inst2|InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[8]     ; BUS_Mesut_Selim_Serbes_2017510100:inst2|DataMemory:inst5|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_we_reg              ; Clock        ; Clock       ; 0.000        ; 0.381      ; 1.989      ;
; 1.422 ; CU_Mesut_Selim_Serbes_2017510100:inst3|lpmSC:inst7|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[3]                     ; BUS_Mesut_Selim_Serbes_2017510100:inst2|DataMemory:inst5|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_we_reg              ; Clock        ; Clock       ; 0.000        ; 0.382      ; 1.991      ;
; 1.433 ; BUS_Mesut_Selim_Serbes_2017510100:inst2|InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6]     ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_Register1|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]                  ; Clock        ; Clock       ; 0.000        ; 0.415      ; 2.005      ;
; 1.433 ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_Register1|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]       ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_OutputRegister|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]             ; Clock        ; Clock       ; 0.000        ; -0.301     ; 1.289      ;
; 1.434 ; BUS_Mesut_Selim_Serbes_2017510100:inst2|InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[5]     ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_OutputRegister|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]             ; Clock        ; Clock       ; 0.000        ; 0.064      ; 1.655      ;
; 1.444 ; BUS_Mesut_Selim_Serbes_2017510100:inst2|InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[5]     ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_OutputRegister|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]             ; Clock        ; Clock       ; 0.000        ; 0.064      ; 1.665      ;
; 1.446 ; BUS_Mesut_Selim_Serbes_2017510100:inst2|InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[5]     ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_OutputRegister|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]             ; Clock        ; Clock       ; 0.000        ; 0.064      ; 1.667      ;
; 1.455 ; BUS_Mesut_Selim_Serbes_2017510100:inst2|InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[5]     ; BUS_Mesut_Selim_Serbes_2017510100:inst2|DataMemory:inst5|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0         ; Clock        ; Clock       ; 0.000        ; 0.384      ; 2.026      ;
; 1.461 ; BUS_Mesut_Selim_Serbes_2017510100:inst2|InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[5]     ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_OutputRegister|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]             ; Clock        ; Clock       ; 0.000        ; 0.064      ; 1.682      ;
; 1.465 ; CU_Mesut_Selim_Serbes_2017510100:inst3|lpmSC:inst7|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[1]                     ; CU_Mesut_Selim_Serbes_2017510100:inst3|lpmSC:inst7|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[2]                                ; Clock        ; Clock       ; 0.000        ; 0.062      ; 1.684      ;
; 1.479 ; BUS_Mesut_Selim_Serbes_2017510100:inst2|InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[4]     ; BUS_Mesut_Selim_Serbes_2017510100:inst2|ProgramCounter:inst14|lpm_counter:LPM_COUNTER_component|cntr_6cj:auto_generated|counter_reg_bit[4]                     ; Clock        ; Clock       ; 0.000        ; 0.089      ; 1.725      ;
; 1.482 ; BUS_Mesut_Selim_Serbes_2017510100:inst2|InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[2]     ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_OutputRegister|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]             ; Clock        ; Clock       ; 0.000        ; 0.064      ; 1.703      ;
; 1.484 ; BUS_Mesut_Selim_Serbes_2017510100:inst2|InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6]     ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_Register0|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]                  ; Clock        ; Clock       ; 0.000        ; 0.415      ; 2.056      ;
; 1.490 ; BUS_Mesut_Selim_Serbes_2017510100:inst2|DataMemory:inst5|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|q_a[3]                      ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_OutputRegister|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]             ; Clock        ; Clock       ; 0.000        ; -0.223     ; 1.424      ;
; 1.517 ; BUS_Mesut_Selim_Serbes_2017510100:inst2|InstructionMemory:inst6|altsyncram:altsyncram_component|altsyncram_c8a1:auto_generated|q_a[9]               ; BUS_Mesut_Selim_Serbes_2017510100:inst2|InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[9]                ; Clock        ; Clock       ; 0.000        ; -0.222     ; 1.452      ;
; 1.525 ; BUS_Mesut_Selim_Serbes_2017510100:inst2|StackPointer:StackPointer|lpm_counter:LPM_COUNTER_component|cntr_34h:auto_generated|counter_reg_bit[2]      ; BUS_Mesut_Selim_Serbes_2017510100:inst2|StackPointer:StackPointer|lpm_counter:LPM_COUNTER_component|cntr_34h:auto_generated|counter_reg_bit[3]                 ; Clock        ; Clock       ; 0.000        ; 0.061      ; 1.743      ;
; 1.545 ; BUS_Mesut_Selim_Serbes_2017510100:inst2|InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[1]     ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_OutputRegister|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]             ; Clock        ; Clock       ; 0.000        ; 0.064      ; 1.766      ;
; 1.546 ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:InputRegister|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]    ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_OutputRegister|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]             ; Clock        ; Clock       ; 0.000        ; 0.064      ; 1.767      ;
; 1.554 ; BUS_Mesut_Selim_Serbes_2017510100:inst2|InstructionMemory:inst6|altsyncram:altsyncram_component|altsyncram_c8a1:auto_generated|q_a[6]               ; BUS_Mesut_Selim_Serbes_2017510100:inst2|InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6]                ; Clock        ; Clock       ; 0.000        ; -0.222     ; 1.489      ;
; 1.565 ; CU_Mesut_Selim_Serbes_2017510100:inst3|lpmSC:inst7|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[1]                     ; CU_Mesut_Selim_Serbes_2017510100:inst3|lpmSC:inst7|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[3]                                ; Clock        ; Clock       ; 0.000        ; 0.062      ; 1.784      ;
; 1.565 ; BUS_Mesut_Selim_Serbes_2017510100:inst2|InstructionMemory:inst6|altsyncram:altsyncram_component|altsyncram_c8a1:auto_generated|q_a[4]               ; BUS_Mesut_Selim_Serbes_2017510100:inst2|InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[4]                ; Clock        ; Clock       ; 0.000        ; -0.222     ; 1.500      ;
; 1.569 ; CU_Mesut_Selim_Serbes_2017510100:inst3|lpmSC:inst7|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[1]                     ; BUS_Mesut_Selim_Serbes_2017510100:inst2|DataMemory:inst5|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_re_reg              ; Clock        ; Clock       ; 0.000        ; 0.382      ; 2.138      ;
; 1.571 ; BUS_Mesut_Selim_Serbes_2017510100:inst2|InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[3]     ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_AddressRegister|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]            ; Clock        ; Clock       ; 0.000        ; -0.311     ; 1.417      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width: 'Clock'                                                                                                                                                                                             ;
+--------+--------------+----------------+-----------------+-------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type            ; Clock ; Clock Edge ; Target                                                                                                                                                         ;
+--------+--------------+----------------+-----------------+-------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate       ; Clock ; Rise       ; Clock                                                                                                                                                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; Clock ; Rise       ; BUS_Mesut_Selim_Serbes_2017510100:inst2|DataMemory:inst5|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|q_a[0]                                 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; Clock ; Rise       ; BUS_Mesut_Selim_Serbes_2017510100:inst2|DataMemory:inst5|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|q_a[1]                                 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; Clock ; Rise       ; BUS_Mesut_Selim_Serbes_2017510100:inst2|DataMemory:inst5|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|q_a[2]                                 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; Clock ; Rise       ; BUS_Mesut_Selim_Serbes_2017510100:inst2|DataMemory:inst5|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|q_a[3]                                 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; Clock ; Rise       ; BUS_Mesut_Selim_Serbes_2017510100:inst2|DataMemory:inst5|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_address_reg0        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; Clock ; Rise       ; BUS_Mesut_Selim_Serbes_2017510100:inst2|DataMemory:inst5|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0         ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; Clock ; Rise       ; BUS_Mesut_Selim_Serbes_2017510100:inst2|DataMemory:inst5|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_re_reg              ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; Clock ; Rise       ; BUS_Mesut_Selim_Serbes_2017510100:inst2|DataMemory:inst5|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_we_reg              ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; Clock ; Rise       ; BUS_Mesut_Selim_Serbes_2017510100:inst2|InstructionMemory:inst6|altsyncram:altsyncram_component|altsyncram_c8a1:auto_generated|q_a[0]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; Clock ; Rise       ; BUS_Mesut_Selim_Serbes_2017510100:inst2|InstructionMemory:inst6|altsyncram:altsyncram_component|altsyncram_c8a1:auto_generated|q_a[10]                         ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; Clock ; Rise       ; BUS_Mesut_Selim_Serbes_2017510100:inst2|InstructionMemory:inst6|altsyncram:altsyncram_component|altsyncram_c8a1:auto_generated|q_a[1]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; Clock ; Rise       ; BUS_Mesut_Selim_Serbes_2017510100:inst2|InstructionMemory:inst6|altsyncram:altsyncram_component|altsyncram_c8a1:auto_generated|q_a[2]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; Clock ; Rise       ; BUS_Mesut_Selim_Serbes_2017510100:inst2|InstructionMemory:inst6|altsyncram:altsyncram_component|altsyncram_c8a1:auto_generated|q_a[3]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; Clock ; Rise       ; BUS_Mesut_Selim_Serbes_2017510100:inst2|InstructionMemory:inst6|altsyncram:altsyncram_component|altsyncram_c8a1:auto_generated|q_a[4]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; Clock ; Rise       ; BUS_Mesut_Selim_Serbes_2017510100:inst2|InstructionMemory:inst6|altsyncram:altsyncram_component|altsyncram_c8a1:auto_generated|q_a[5]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; Clock ; Rise       ; BUS_Mesut_Selim_Serbes_2017510100:inst2|InstructionMemory:inst6|altsyncram:altsyncram_component|altsyncram_c8a1:auto_generated|q_a[6]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; Clock ; Rise       ; BUS_Mesut_Selim_Serbes_2017510100:inst2|InstructionMemory:inst6|altsyncram:altsyncram_component|altsyncram_c8a1:auto_generated|q_a[7]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; Clock ; Rise       ; BUS_Mesut_Selim_Serbes_2017510100:inst2|InstructionMemory:inst6|altsyncram:altsyncram_component|altsyncram_c8a1:auto_generated|q_a[8]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; Clock ; Rise       ; BUS_Mesut_Selim_Serbes_2017510100:inst2|InstructionMemory:inst6|altsyncram:altsyncram_component|altsyncram_c8a1:auto_generated|q_a[9]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; Clock ; Rise       ; BUS_Mesut_Selim_Serbes_2017510100:inst2|InstructionMemory:inst6|altsyncram:altsyncram_component|altsyncram_c8a1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; Clock ; Rise       ; BUS_Mesut_Selim_Serbes_2017510100:inst2|StackMemory:inst16|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|q_a[0]                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; Clock ; Rise       ; BUS_Mesut_Selim_Serbes_2017510100:inst2|StackMemory:inst16|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|q_a[1]                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; Clock ; Rise       ; BUS_Mesut_Selim_Serbes_2017510100:inst2|StackMemory:inst16|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|q_a[2]                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; Clock ; Rise       ; BUS_Mesut_Selim_Serbes_2017510100:inst2|StackMemory:inst16|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|q_a[3]                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; Clock ; Rise       ; BUS_Mesut_Selim_Serbes_2017510100:inst2|StackMemory:inst16|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|q_a[4]                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; Clock ; Rise       ; BUS_Mesut_Selim_Serbes_2017510100:inst2|StackMemory:inst16|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|ram_block1a0~porta_address_reg0      ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; Clock ; Rise       ; BUS_Mesut_Selim_Serbes_2017510100:inst2|StackMemory:inst16|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|ram_block1a0~porta_datain_reg0       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; Clock ; Rise       ; BUS_Mesut_Selim_Serbes_2017510100:inst2|StackMemory:inst16|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|ram_block1a0~porta_re_reg            ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; Clock ; Rise       ; BUS_Mesut_Selim_Serbes_2017510100:inst2|StackMemory:inst16|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|ram_block1a0~porta_we_reg            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Clock ; Rise       ; BUS_Mesut_Selim_Serbes_2017510100:inst2|InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[0]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Clock ; Rise       ; BUS_Mesut_Selim_Serbes_2017510100:inst2|InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[10]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Clock ; Rise       ; BUS_Mesut_Selim_Serbes_2017510100:inst2|InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[1]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Clock ; Rise       ; BUS_Mesut_Selim_Serbes_2017510100:inst2|InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[2]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Clock ; Rise       ; BUS_Mesut_Selim_Serbes_2017510100:inst2|InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[3]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Clock ; Rise       ; BUS_Mesut_Selim_Serbes_2017510100:inst2|InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[4]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Clock ; Rise       ; BUS_Mesut_Selim_Serbes_2017510100:inst2|InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[5]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Clock ; Rise       ; BUS_Mesut_Selim_Serbes_2017510100:inst2|InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Clock ; Rise       ; BUS_Mesut_Selim_Serbes_2017510100:inst2|InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[7]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Clock ; Rise       ; BUS_Mesut_Selim_Serbes_2017510100:inst2|InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[8]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Clock ; Rise       ; BUS_Mesut_Selim_Serbes_2017510100:inst2|InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[9]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Clock ; Rise       ; BUS_Mesut_Selim_Serbes_2017510100:inst2|ProgramCounter:inst14|lpm_counter:LPM_COUNTER_component|cntr_6cj:auto_generated|counter_reg_bit[0]                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Clock ; Rise       ; BUS_Mesut_Selim_Serbes_2017510100:inst2|ProgramCounter:inst14|lpm_counter:LPM_COUNTER_component|cntr_6cj:auto_generated|counter_reg_bit[1]                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Clock ; Rise       ; BUS_Mesut_Selim_Serbes_2017510100:inst2|ProgramCounter:inst14|lpm_counter:LPM_COUNTER_component|cntr_6cj:auto_generated|counter_reg_bit[2]                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Clock ; Rise       ; BUS_Mesut_Selim_Serbes_2017510100:inst2|ProgramCounter:inst14|lpm_counter:LPM_COUNTER_component|cntr_6cj:auto_generated|counter_reg_bit[3]                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Clock ; Rise       ; BUS_Mesut_Selim_Serbes_2017510100:inst2|ProgramCounter:inst14|lpm_counter:LPM_COUNTER_component|cntr_6cj:auto_generated|counter_reg_bit[4]                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Clock ; Rise       ; BUS_Mesut_Selim_Serbes_2017510100:inst2|StackPointer:StackPointer|lpm_counter:LPM_COUNTER_component|cntr_34h:auto_generated|counter_reg_bit[0]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Clock ; Rise       ; BUS_Mesut_Selim_Serbes_2017510100:inst2|StackPointer:StackPointer|lpm_counter:LPM_COUNTER_component|cntr_34h:auto_generated|counter_reg_bit[1]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Clock ; Rise       ; BUS_Mesut_Selim_Serbes_2017510100:inst2|StackPointer:StackPointer|lpm_counter:LPM_COUNTER_component|cntr_34h:auto_generated|counter_reg_bit[2]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Clock ; Rise       ; BUS_Mesut_Selim_Serbes_2017510100:inst2|StackPointer:StackPointer|lpm_counter:LPM_COUNTER_component|cntr_34h:auto_generated|counter_reg_bit[3]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Clock ; Rise       ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:InputRegister|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Clock ; Rise       ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:InputRegister|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Clock ; Rise       ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:InputRegister|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Clock ; Rise       ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:InputRegister|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Clock ; Rise       ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_AddressRegister|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Clock ; Rise       ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_AddressRegister|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Clock ; Rise       ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_AddressRegister|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Clock ; Rise       ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_AddressRegister|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Clock ; Rise       ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_OutputRegister|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Clock ; Rise       ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_OutputRegister|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Clock ; Rise       ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_OutputRegister|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Clock ; Rise       ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_OutputRegister|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Clock ; Rise       ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_Register0|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Clock ; Rise       ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_Register0|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Clock ; Rise       ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_Register0|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Clock ; Rise       ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_Register0|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Clock ; Rise       ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_Register1|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Clock ; Rise       ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_Register1|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Clock ; Rise       ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_Register1|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Clock ; Rise       ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_Register1|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Clock ; Rise       ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_Register2|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Clock ; Rise       ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_Register2|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Clock ; Rise       ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_Register2|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Clock ; Rise       ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_Register2|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Clock ; Rise       ; CU_Mesut_Selim_Serbes_2017510100:inst3|lpmSC:inst7|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[0]                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Clock ; Rise       ; CU_Mesut_Selim_Serbes_2017510100:inst3|lpmSC:inst7|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[1]                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Clock ; Rise       ; CU_Mesut_Selim_Serbes_2017510100:inst3|lpmSC:inst7|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[2]                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Clock ; Rise       ; CU_Mesut_Selim_Serbes_2017510100:inst3|lpmSC:inst7|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[3]                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Clock ; Rise       ; CU_Mesut_Selim_Serbes_2017510100:inst3|lpm_V:inst6|lpm_counter:LPM_COUNTER_component|cntr_mqj:auto_generated|counter_reg_bit[0]                                ;
; 0.079  ; 0.309        ; 0.230          ; Low Pulse Width ; Clock ; Rise       ; BUS_Mesut_Selim_Serbes_2017510100:inst2|DataMemory:inst5|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_address_reg0        ;
; 0.079  ; 0.309        ; 0.230          ; Low Pulse Width ; Clock ; Rise       ; BUS_Mesut_Selim_Serbes_2017510100:inst2|DataMemory:inst5|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0         ;
; 0.079  ; 0.309        ; 0.230          ; Low Pulse Width ; Clock ; Rise       ; BUS_Mesut_Selim_Serbes_2017510100:inst2|DataMemory:inst5|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_re_reg              ;
; 0.079  ; 0.309        ; 0.230          ; Low Pulse Width ; Clock ; Rise       ; BUS_Mesut_Selim_Serbes_2017510100:inst2|DataMemory:inst5|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_we_reg              ;
; 0.079  ; 0.309        ; 0.230          ; Low Pulse Width ; Clock ; Rise       ; BUS_Mesut_Selim_Serbes_2017510100:inst2|StackMemory:inst16|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|ram_block1a0~porta_address_reg0      ;
; 0.079  ; 0.309        ; 0.230          ; Low Pulse Width ; Clock ; Rise       ; BUS_Mesut_Selim_Serbes_2017510100:inst2|StackMemory:inst16|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|ram_block1a0~porta_datain_reg0       ;
; 0.079  ; 0.309        ; 0.230          ; Low Pulse Width ; Clock ; Rise       ; BUS_Mesut_Selim_Serbes_2017510100:inst2|StackMemory:inst16|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|ram_block1a0~porta_re_reg            ;
; 0.079  ; 0.309        ; 0.230          ; Low Pulse Width ; Clock ; Rise       ; BUS_Mesut_Selim_Serbes_2017510100:inst2|StackMemory:inst16|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|ram_block1a0~porta_we_reg            ;
; 0.081  ; 0.311        ; 0.230          ; Low Pulse Width ; Clock ; Rise       ; BUS_Mesut_Selim_Serbes_2017510100:inst2|InstructionMemory:inst6|altsyncram:altsyncram_component|altsyncram_c8a1:auto_generated|ram_block1a0~porta_address_reg0 ;
; 0.083  ; 0.313        ; 0.230          ; Low Pulse Width ; Clock ; Rise       ; BUS_Mesut_Selim_Serbes_2017510100:inst2|DataMemory:inst5|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|q_a[0]                                 ;
; 0.083  ; 0.313        ; 0.230          ; Low Pulse Width ; Clock ; Rise       ; BUS_Mesut_Selim_Serbes_2017510100:inst2|DataMemory:inst5|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|q_a[1]                                 ;
; 0.083  ; 0.313        ; 0.230          ; Low Pulse Width ; Clock ; Rise       ; BUS_Mesut_Selim_Serbes_2017510100:inst2|DataMemory:inst5|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|q_a[2]                                 ;
; 0.083  ; 0.313        ; 0.230          ; Low Pulse Width ; Clock ; Rise       ; BUS_Mesut_Selim_Serbes_2017510100:inst2|DataMemory:inst5|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|q_a[3]                                 ;
; 0.083  ; 0.313        ; 0.230          ; Low Pulse Width ; Clock ; Rise       ; BUS_Mesut_Selim_Serbes_2017510100:inst2|StackMemory:inst16|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|q_a[0]                               ;
; 0.083  ; 0.313        ; 0.230          ; Low Pulse Width ; Clock ; Rise       ; BUS_Mesut_Selim_Serbes_2017510100:inst2|StackMemory:inst16|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|q_a[1]                               ;
; 0.083  ; 0.313        ; 0.230          ; Low Pulse Width ; Clock ; Rise       ; BUS_Mesut_Selim_Serbes_2017510100:inst2|StackMemory:inst16|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|q_a[2]                               ;
; 0.083  ; 0.313        ; 0.230          ; Low Pulse Width ; Clock ; Rise       ; BUS_Mesut_Selim_Serbes_2017510100:inst2|StackMemory:inst16|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|q_a[3]                               ;
; 0.083  ; 0.313        ; 0.230          ; Low Pulse Width ; Clock ; Rise       ; BUS_Mesut_Selim_Serbes_2017510100:inst2|StackMemory:inst16|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|q_a[4]                               ;
; 0.085  ; 0.315        ; 0.230          ; Low Pulse Width ; Clock ; Rise       ; BUS_Mesut_Selim_Serbes_2017510100:inst2|InstructionMemory:inst6|altsyncram:altsyncram_component|altsyncram_c8a1:auto_generated|q_a[0]                          ;
; 0.085  ; 0.315        ; 0.230          ; Low Pulse Width ; Clock ; Rise       ; BUS_Mesut_Selim_Serbes_2017510100:inst2|InstructionMemory:inst6|altsyncram:altsyncram_component|altsyncram_c8a1:auto_generated|q_a[10]                         ;
; 0.085  ; 0.315        ; 0.230          ; Low Pulse Width ; Clock ; Rise       ; BUS_Mesut_Selim_Serbes_2017510100:inst2|InstructionMemory:inst6|altsyncram:altsyncram_component|altsyncram_c8a1:auto_generated|q_a[1]                          ;
+--------+--------------+----------------+-----------------+-------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------+
; Setup Times                                                                      ;
+----------------------+------------+-------+-------+------------+-----------------+
; Data Port            ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+----------------------+------------+-------+-------+------------+-----------------+
; Clock                ; Clock      ; 0.481 ; 0.586 ; Rise       ; Clock           ;
; InputRegister_in[*]  ; Clock      ; 2.107 ; 2.537 ; Rise       ; Clock           ;
;  InputRegister_in[0] ; Clock      ; 2.009 ; 2.475 ; Rise       ; Clock           ;
;  InputRegister_in[1] ; Clock      ; 2.107 ; 2.537 ; Rise       ; Clock           ;
;  InputRegister_in[2] ; Clock      ; 1.568 ; 2.027 ; Rise       ; Clock           ;
;  InputRegister_in[3] ; Clock      ; 2.047 ; 2.468 ; Rise       ; Clock           ;
+----------------------+------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------------------+
; Hold Times                                                                         ;
+----------------------+------------+--------+--------+------------+-----------------+
; Data Port            ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+----------------------+------------+--------+--------+------------+-----------------+
; Clock                ; Clock      ; -0.118 ; -0.214 ; Rise       ; Clock           ;
; InputRegister_in[*]  ; Clock      ; -1.192 ; -1.630 ; Rise       ; Clock           ;
;  InputRegister_in[0] ; Clock      ; -1.631 ; -2.083 ; Rise       ; Clock           ;
;  InputRegister_in[1] ; Clock      ; -1.727 ; -2.144 ; Rise       ; Clock           ;
;  InputRegister_in[2] ; Clock      ; -1.192 ; -1.630 ; Rise       ; Clock           ;
;  InputRegister_in[3] ; Clock      ; -1.668 ; -2.077 ; Rise       ; Clock           ;
+----------------------+------------+--------+--------+------------+-----------------+


+--------------------------------------------------------------------------------+
; Clock to Output Times                                                          ;
+--------------------+------------+-------+-------+------------+-----------------+
; Data Port          ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------------+------------+-------+-------+------------+-----------------+
; outputRegister[*]  ; Clock      ; 6.088 ; 6.135 ; Rise       ; Clock           ;
;  outputRegister[0] ; Clock      ; 6.088 ; 6.135 ; Rise       ; Clock           ;
;  outputRegister[1] ; Clock      ; 6.078 ; 6.126 ; Rise       ; Clock           ;
;  outputRegister[2] ; Clock      ; 5.852 ; 5.864 ; Rise       ; Clock           ;
;  outputRegister[3] ; Clock      ; 6.065 ; 6.114 ; Rise       ; Clock           ;
+--------------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                  ;
+--------------------+------------+-------+-------+------------+-----------------+
; Data Port          ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------------+------------+-------+-------+------------+-----------------+
; outputRegister[*]  ; Clock      ; 5.722 ; 5.732 ; Rise       ; Clock           ;
;  outputRegister[0] ; Clock      ; 5.949 ; 5.991 ; Rise       ; Clock           ;
;  outputRegister[1] ; Clock      ; 5.939 ; 5.983 ; Rise       ; Clock           ;
;  outputRegister[2] ; Clock      ; 5.722 ; 5.732 ; Rise       ; Clock           ;
;  outputRegister[3] ; Clock      ; 5.925 ; 5.971 ; Rise       ; Clock           ;
+--------------------+------------+-------+-------+------------+-----------------+


----------------------------------------------
; Slow 1200mV 85C Model Metastability Report ;
----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 162.55 MHz ; 162.55 MHz      ; Clock      ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------+
; Slow 1200mV 0C Model Setup Summary ;
+-------+--------+-------------------+
; Clock ; Slack  ; End Point TNS     ;
+-------+--------+-------------------+
; Clock ; -5.152 ; -226.807          ;
+-------+--------+-------------------+


+-----------------------------------+
; Slow 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; Clock ; 0.123 ; 0.000             ;
+-------+-------+-------------------+


-----------------------------------------
; Slow 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Slow 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+--------+---------------------------------+
; Clock ; Slack  ; End Point TNS                   ;
+-------+--------+---------------------------------+
; Clock ; -3.000 ; -115.046                        ;
+-------+--------+---------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'Clock'                                                                                                                                                                                                                                                                                                                                                  ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                        ; To Node                                                                                                                                            ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -5.152 ; BUS_Mesut_Selim_Serbes_2017510100:inst2|InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[9]  ; CU_Mesut_Selim_Serbes_2017510100:inst3|lpm_V:inst6|lpm_counter:LPM_COUNTER_component|cntr_mqj:auto_generated|counter_reg_bit[0]                    ; Clock        ; Clock       ; 1.000        ; 0.257      ; 6.404      ;
; -5.088 ; BUS_Mesut_Selim_Serbes_2017510100:inst2|InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[9]  ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_Register1|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]      ; Clock        ; Clock       ; 1.000        ; 0.271      ; 6.354      ;
; -5.073 ; CU_Mesut_Selim_Serbes_2017510100:inst3|lpmSC:inst7|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[1]                  ; CU_Mesut_Selim_Serbes_2017510100:inst3|lpm_V:inst6|lpm_counter:LPM_COUNTER_component|cntr_mqj:auto_generated|counter_reg_bit[0]                    ; Clock        ; Clock       ; 1.000        ; 0.258      ; 6.326      ;
; -5.070 ; BUS_Mesut_Selim_Serbes_2017510100:inst2|InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[9]  ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_Register2|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]      ; Clock        ; Clock       ; 1.000        ; 0.269      ; 6.334      ;
; -5.057 ; BUS_Mesut_Selim_Serbes_2017510100:inst2|InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6]  ; CU_Mesut_Selim_Serbes_2017510100:inst3|lpm_V:inst6|lpm_counter:LPM_COUNTER_component|cntr_mqj:auto_generated|counter_reg_bit[0]                    ; Clock        ; Clock       ; 1.000        ; 0.257      ; 6.309      ;
; -5.041 ; CU_Mesut_Selim_Serbes_2017510100:inst3|lpmSC:inst7|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[3]                  ; CU_Mesut_Selim_Serbes_2017510100:inst3|lpm_V:inst6|lpm_counter:LPM_COUNTER_component|cntr_mqj:auto_generated|counter_reg_bit[0]                    ; Clock        ; Clock       ; 1.000        ; 0.258      ; 6.294      ;
; -5.009 ; CU_Mesut_Selim_Serbes_2017510100:inst3|lpmSC:inst7|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[1]                  ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_Register1|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]      ; Clock        ; Clock       ; 1.000        ; 0.272      ; 6.276      ;
; -5.004 ; BUS_Mesut_Selim_Serbes_2017510100:inst2|InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[9]  ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_Register0|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]      ; Clock        ; Clock       ; 1.000        ; 0.241      ; 6.240      ;
; -4.993 ; BUS_Mesut_Selim_Serbes_2017510100:inst2|InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6]  ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_Register1|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]      ; Clock        ; Clock       ; 1.000        ; 0.271      ; 6.259      ;
; -4.991 ; CU_Mesut_Selim_Serbes_2017510100:inst3|lpmSC:inst7|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[1]                  ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_Register2|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]      ; Clock        ; Clock       ; 1.000        ; 0.270      ; 6.256      ;
; -4.977 ; CU_Mesut_Selim_Serbes_2017510100:inst3|lpmSC:inst7|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[3]                  ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_Register1|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]      ; Clock        ; Clock       ; 1.000        ; 0.272      ; 6.244      ;
; -4.975 ; BUS_Mesut_Selim_Serbes_2017510100:inst2|InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6]  ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_Register2|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]      ; Clock        ; Clock       ; 1.000        ; 0.269      ; 6.239      ;
; -4.973 ; BUS_Mesut_Selim_Serbes_2017510100:inst2|InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[9]  ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_Register2|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]      ; Clock        ; Clock       ; 1.000        ; 0.269      ; 6.237      ;
; -4.959 ; CU_Mesut_Selim_Serbes_2017510100:inst3|lpmSC:inst7|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[3]                  ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_Register2|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]      ; Clock        ; Clock       ; 1.000        ; 0.270      ; 6.224      ;
; -4.951 ; CU_Mesut_Selim_Serbes_2017510100:inst3|lpmSC:inst7|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[0]                  ; CU_Mesut_Selim_Serbes_2017510100:inst3|lpm_V:inst6|lpm_counter:LPM_COUNTER_component|cntr_mqj:auto_generated|counter_reg_bit[0]                    ; Clock        ; Clock       ; 1.000        ; 0.258      ; 6.204      ;
; -4.941 ; CU_Mesut_Selim_Serbes_2017510100:inst3|lpmSC:inst7|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[2]                  ; CU_Mesut_Selim_Serbes_2017510100:inst3|lpm_V:inst6|lpm_counter:LPM_COUNTER_component|cntr_mqj:auto_generated|counter_reg_bit[0]                    ; Clock        ; Clock       ; 1.000        ; 0.258      ; 6.194      ;
; -4.938 ; BUS_Mesut_Selim_Serbes_2017510100:inst2|InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[9]  ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_Register2|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]      ; Clock        ; Clock       ; 1.000        ; 0.269      ; 6.202      ;
; -4.925 ; CU_Mesut_Selim_Serbes_2017510100:inst3|lpmSC:inst7|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[1]                  ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_Register0|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]      ; Clock        ; Clock       ; 1.000        ; 0.242      ; 6.162      ;
; -4.915 ; BUS_Mesut_Selim_Serbes_2017510100:inst2|InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[9]  ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_Register1|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]      ; Clock        ; Clock       ; 1.000        ; 0.271      ; 6.181      ;
; -4.909 ; BUS_Mesut_Selim_Serbes_2017510100:inst2|InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6]  ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_Register0|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]      ; Clock        ; Clock       ; 1.000        ; 0.241      ; 6.145      ;
; -4.905 ; BUS_Mesut_Selim_Serbes_2017510100:inst2|InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[8]  ; CU_Mesut_Selim_Serbes_2017510100:inst3|lpm_V:inst6|lpm_counter:LPM_COUNTER_component|cntr_mqj:auto_generated|counter_reg_bit[0]                    ; Clock        ; Clock       ; 1.000        ; 0.257      ; 6.157      ;
; -4.894 ; CU_Mesut_Selim_Serbes_2017510100:inst3|lpmSC:inst7|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[1]                  ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_Register2|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]      ; Clock        ; Clock       ; 1.000        ; 0.270      ; 6.159      ;
; -4.893 ; CU_Mesut_Selim_Serbes_2017510100:inst3|lpmSC:inst7|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[3]                  ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_Register0|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]      ; Clock        ; Clock       ; 1.000        ; 0.242      ; 6.130      ;
; -4.878 ; BUS_Mesut_Selim_Serbes_2017510100:inst2|InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6]  ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_Register2|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]      ; Clock        ; Clock       ; 1.000        ; 0.269      ; 6.142      ;
; -4.877 ; CU_Mesut_Selim_Serbes_2017510100:inst3|lpmSC:inst7|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[2]                  ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_Register1|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]      ; Clock        ; Clock       ; 1.000        ; 0.272      ; 6.144      ;
; -4.869 ; CU_Mesut_Selim_Serbes_2017510100:inst3|lpmSC:inst7|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[0]                  ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_Register1|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]      ; Clock        ; Clock       ; 1.000        ; 0.272      ; 6.136      ;
; -4.862 ; CU_Mesut_Selim_Serbes_2017510100:inst3|lpmSC:inst7|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[3]                  ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_Register2|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]      ; Clock        ; Clock       ; 1.000        ; 0.270      ; 6.127      ;
; -4.859 ; CU_Mesut_Selim_Serbes_2017510100:inst3|lpmSC:inst7|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[2]                  ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_Register2|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]      ; Clock        ; Clock       ; 1.000        ; 0.270      ; 6.124      ;
; -4.859 ; CU_Mesut_Selim_Serbes_2017510100:inst3|lpmSC:inst7|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[1]                  ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_Register2|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]      ; Clock        ; Clock       ; 1.000        ; 0.270      ; 6.124      ;
; -4.851 ; CU_Mesut_Selim_Serbes_2017510100:inst3|lpmSC:inst7|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[0]                  ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_Register2|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]      ; Clock        ; Clock       ; 1.000        ; 0.270      ; 6.116      ;
; -4.842 ; BUS_Mesut_Selim_Serbes_2017510100:inst2|InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6]  ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_Register2|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]      ; Clock        ; Clock       ; 1.000        ; 0.269      ; 6.106      ;
; -4.841 ; BUS_Mesut_Selim_Serbes_2017510100:inst2|InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[8]  ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_Register1|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]      ; Clock        ; Clock       ; 1.000        ; 0.271      ; 6.107      ;
; -4.836 ; CU_Mesut_Selim_Serbes_2017510100:inst3|lpmSC:inst7|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[1]                  ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_Register1|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]      ; Clock        ; Clock       ; 1.000        ; 0.272      ; 6.103      ;
; -4.833 ; BUS_Mesut_Selim_Serbes_2017510100:inst2|InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[9]  ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_Register1|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]      ; Clock        ; Clock       ; 1.000        ; 0.246      ; 6.074      ;
; -4.827 ; CU_Mesut_Selim_Serbes_2017510100:inst3|lpmSC:inst7|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[3]                  ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_Register2|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]      ; Clock        ; Clock       ; 1.000        ; 0.270      ; 6.092      ;
; -4.823 ; BUS_Mesut_Selim_Serbes_2017510100:inst2|InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[8]  ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_Register2|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]      ; Clock        ; Clock       ; 1.000        ; 0.269      ; 6.087      ;
; -4.822 ; BUS_Mesut_Selim_Serbes_2017510100:inst2|InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[7]  ; CU_Mesut_Selim_Serbes_2017510100:inst3|lpm_V:inst6|lpm_counter:LPM_COUNTER_component|cntr_mqj:auto_generated|counter_reg_bit[0]                    ; Clock        ; Clock       ; 1.000        ; 0.257      ; 6.074      ;
; -4.820 ; BUS_Mesut_Selim_Serbes_2017510100:inst2|InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6]  ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_Register1|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]      ; Clock        ; Clock       ; 1.000        ; 0.271      ; 6.086      ;
; -4.804 ; CU_Mesut_Selim_Serbes_2017510100:inst3|lpmSC:inst7|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[3]                  ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_Register1|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]      ; Clock        ; Clock       ; 1.000        ; 0.272      ; 6.071      ;
; -4.796 ; BUS_Mesut_Selim_Serbes_2017510100:inst2|InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[9]  ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_Register0|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]      ; Clock        ; Clock       ; 1.000        ; 0.241      ; 6.032      ;
; -4.793 ; CU_Mesut_Selim_Serbes_2017510100:inst3|lpmSC:inst7|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[2]                  ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_Register0|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]      ; Clock        ; Clock       ; 1.000        ; 0.242      ; 6.030      ;
; -4.786 ; BUS_Mesut_Selim_Serbes_2017510100:inst2|InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[9]  ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_Register2|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]      ; Clock        ; Clock       ; 1.000        ; 0.269      ; 6.050      ;
; -4.785 ; CU_Mesut_Selim_Serbes_2017510100:inst3|lpmSC:inst7|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[0]                  ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_Register0|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]      ; Clock        ; Clock       ; 1.000        ; 0.242      ; 6.022      ;
; -4.762 ; CU_Mesut_Selim_Serbes_2017510100:inst3|lpmSC:inst7|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[2]                  ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_Register2|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]      ; Clock        ; Clock       ; 1.000        ; 0.270      ; 6.027      ;
; -4.758 ; BUS_Mesut_Selim_Serbes_2017510100:inst2|InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[7]  ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_Register1|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]      ; Clock        ; Clock       ; 1.000        ; 0.271      ; 6.024      ;
; -4.757 ; BUS_Mesut_Selim_Serbes_2017510100:inst2|InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[8]  ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_Register0|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]      ; Clock        ; Clock       ; 1.000        ; 0.241      ; 5.993      ;
; -4.754 ; CU_Mesut_Selim_Serbes_2017510100:inst3|lpmSC:inst7|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[1]                  ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_Register1|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]      ; Clock        ; Clock       ; 1.000        ; 0.247      ; 5.996      ;
; -4.754 ; CU_Mesut_Selim_Serbes_2017510100:inst3|lpmSC:inst7|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[0]                  ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_Register2|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]      ; Clock        ; Clock       ; 1.000        ; 0.270      ; 6.019      ;
; -4.743 ; CU_Mesut_Selim_Serbes_2017510100:inst3|lpmSC:inst7|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[0]                  ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_Register2|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]      ; Clock        ; Clock       ; 1.000        ; 0.270      ; 6.008      ;
; -4.740 ; BUS_Mesut_Selim_Serbes_2017510100:inst2|InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[7]  ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_Register2|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]      ; Clock        ; Clock       ; 1.000        ; 0.269      ; 6.004      ;
; -4.737 ; BUS_Mesut_Selim_Serbes_2017510100:inst2|InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6]  ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_Register1|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]      ; Clock        ; Clock       ; 1.000        ; 0.246      ; 5.978      ;
; -4.732 ; CU_Mesut_Selim_Serbes_2017510100:inst3|lpmSC:inst7|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[2]                  ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_Register2|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]      ; Clock        ; Clock       ; 1.000        ; 0.270      ; 5.997      ;
; -4.726 ; BUS_Mesut_Selim_Serbes_2017510100:inst2|InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[8]  ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_Register2|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]      ; Clock        ; Clock       ; 1.000        ; 0.269      ; 5.990      ;
; -4.722 ; CU_Mesut_Selim_Serbes_2017510100:inst3|lpmSC:inst7|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[3]                  ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_Register1|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]      ; Clock        ; Clock       ; 1.000        ; 0.247      ; 5.964      ;
; -4.717 ; CU_Mesut_Selim_Serbes_2017510100:inst3|lpmSC:inst7|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[1]                  ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_Register0|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]      ; Clock        ; Clock       ; 1.000        ; 0.242      ; 5.954      ;
; -4.707 ; CU_Mesut_Selim_Serbes_2017510100:inst3|lpmSC:inst7|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[1]                  ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_Register2|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]      ; Clock        ; Clock       ; 1.000        ; 0.270      ; 5.972      ;
; -4.704 ; CU_Mesut_Selim_Serbes_2017510100:inst3|lpmSC:inst7|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[2]                  ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_Register1|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]      ; Clock        ; Clock       ; 1.000        ; 0.272      ; 5.971      ;
; -4.703 ; BUS_Mesut_Selim_Serbes_2017510100:inst2|InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6]  ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_Register0|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]      ; Clock        ; Clock       ; 1.000        ; 0.241      ; 5.939      ;
; -4.696 ; CU_Mesut_Selim_Serbes_2017510100:inst3|lpmSC:inst7|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[0]                  ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_Register1|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]      ; Clock        ; Clock       ; 1.000        ; 0.272      ; 5.963      ;
; -4.693 ; BUS_Mesut_Selim_Serbes_2017510100:inst2|InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6]  ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_Register2|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]      ; Clock        ; Clock       ; 1.000        ; 0.269      ; 5.957      ;
; -4.689 ; BUS_Mesut_Selim_Serbes_2017510100:inst2|InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[8]  ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_Register2|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]      ; Clock        ; Clock       ; 1.000        ; 0.269      ; 5.953      ;
; -4.685 ; CU_Mesut_Selim_Serbes_2017510100:inst3|lpmSC:inst7|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[3]                  ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_Register0|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]      ; Clock        ; Clock       ; 1.000        ; 0.242      ; 5.922      ;
; -4.675 ; CU_Mesut_Selim_Serbes_2017510100:inst3|lpmSC:inst7|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[3]                  ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_Register2|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]      ; Clock        ; Clock       ; 1.000        ; 0.270      ; 5.940      ;
; -4.674 ; BUS_Mesut_Selim_Serbes_2017510100:inst2|InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[7]  ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_Register0|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]      ; Clock        ; Clock       ; 1.000        ; 0.241      ; 5.910      ;
; -4.668 ; BUS_Mesut_Selim_Serbes_2017510100:inst2|InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[8]  ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_Register1|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]      ; Clock        ; Clock       ; 1.000        ; 0.271      ; 5.934      ;
; -4.643 ; BUS_Mesut_Selim_Serbes_2017510100:inst2|InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[7]  ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_Register2|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]      ; Clock        ; Clock       ; 1.000        ; 0.269      ; 5.907      ;
; -4.638 ; CU_Mesut_Selim_Serbes_2017510100:inst3|lpmSC:inst7|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[0]                  ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_Register1|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]      ; Clock        ; Clock       ; 1.000        ; 0.247      ; 5.880      ;
; -4.627 ; CU_Mesut_Selim_Serbes_2017510100:inst3|lpmSC:inst7|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[2]                  ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_Register1|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]      ; Clock        ; Clock       ; 1.000        ; 0.247      ; 5.869      ;
; -4.607 ; CU_Mesut_Selim_Serbes_2017510100:inst3|lpmSC:inst7|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[0]                  ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_Register0|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]      ; Clock        ; Clock       ; 1.000        ; 0.242      ; 5.844      ;
; -4.604 ; BUS_Mesut_Selim_Serbes_2017510100:inst2|InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[7]  ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_Register2|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]      ; Clock        ; Clock       ; 1.000        ; 0.269      ; 5.868      ;
; -4.597 ; CU_Mesut_Selim_Serbes_2017510100:inst3|lpmSC:inst7|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[0]                  ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_Register2|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]      ; Clock        ; Clock       ; 1.000        ; 0.270      ; 5.862      ;
; -4.594 ; CU_Mesut_Selim_Serbes_2017510100:inst3|lpmSC:inst7|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[2]                  ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_Register0|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]      ; Clock        ; Clock       ; 1.000        ; 0.242      ; 5.831      ;
; -4.587 ; BUS_Mesut_Selim_Serbes_2017510100:inst2|InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[10] ; CU_Mesut_Selim_Serbes_2017510100:inst3|lpm_V:inst6|lpm_counter:LPM_COUNTER_component|cntr_mqj:auto_generated|counter_reg_bit[0]                    ; Clock        ; Clock       ; 1.000        ; 0.256      ; 5.838      ;
; -4.585 ; BUS_Mesut_Selim_Serbes_2017510100:inst2|InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[7]  ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_Register1|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]      ; Clock        ; Clock       ; 1.000        ; 0.271      ; 5.851      ;
; -4.584 ; BUS_Mesut_Selim_Serbes_2017510100:inst2|InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[8]  ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_Register1|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]      ; Clock        ; Clock       ; 1.000        ; 0.246      ; 5.825      ;
; -4.584 ; CU_Mesut_Selim_Serbes_2017510100:inst3|lpmSC:inst7|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[2]                  ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_Register2|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]      ; Clock        ; Clock       ; 1.000        ; 0.270      ; 5.849      ;
; -4.551 ; BUS_Mesut_Selim_Serbes_2017510100:inst2|InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[8]  ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_Register0|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]      ; Clock        ; Clock       ; 1.000        ; 0.241      ; 5.787      ;
; -4.541 ; BUS_Mesut_Selim_Serbes_2017510100:inst2|InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[8]  ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_Register2|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]      ; Clock        ; Clock       ; 1.000        ; 0.269      ; 5.805      ;
; -4.523 ; BUS_Mesut_Selim_Serbes_2017510100:inst2|InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[10] ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_Register1|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]      ; Clock        ; Clock       ; 1.000        ; 0.270      ; 5.788      ;
; -4.508 ; BUS_Mesut_Selim_Serbes_2017510100:inst2|InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[9]  ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_Register0|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]      ; Clock        ; Clock       ; 1.000        ; 0.246      ; 5.749      ;
; -4.505 ; BUS_Mesut_Selim_Serbes_2017510100:inst2|InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[10] ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_Register2|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]      ; Clock        ; Clock       ; 1.000        ; 0.268      ; 5.768      ;
; -4.499 ; BUS_Mesut_Selim_Serbes_2017510100:inst2|InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[7]  ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_Register1|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]      ; Clock        ; Clock       ; 1.000        ; 0.246      ; 5.740      ;
; -4.487 ; BUS_Mesut_Selim_Serbes_2017510100:inst2|InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[4]  ; CU_Mesut_Selim_Serbes_2017510100:inst3|lpm_V:inst6|lpm_counter:LPM_COUNTER_component|cntr_mqj:auto_generated|counter_reg_bit[0]                    ; Clock        ; Clock       ; 1.000        ; 0.257      ; 5.739      ;
; -4.468 ; BUS_Mesut_Selim_Serbes_2017510100:inst2|InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[7]  ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_Register0|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]      ; Clock        ; Clock       ; 1.000        ; 0.241      ; 5.704      ;
; -4.458 ; BUS_Mesut_Selim_Serbes_2017510100:inst2|InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[7]  ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_Register2|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]      ; Clock        ; Clock       ; 1.000        ; 0.269      ; 5.722      ;
; -4.439 ; BUS_Mesut_Selim_Serbes_2017510100:inst2|InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[10] ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_Register0|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]      ; Clock        ; Clock       ; 1.000        ; 0.240      ; 5.674      ;
; -4.429 ; CU_Mesut_Selim_Serbes_2017510100:inst3|lpmSC:inst7|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[1]                  ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_Register0|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]      ; Clock        ; Clock       ; 1.000        ; 0.247      ; 5.671      ;
; -4.422 ; CU_Mesut_Selim_Serbes_2017510100:inst3|lpmSC:inst7|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[3]                  ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_OutputRegister|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2] ; Clock        ; Clock       ; 1.000        ; -0.050     ; 5.367      ;
; -4.422 ; CU_Mesut_Selim_Serbes_2017510100:inst3|lpmSC:inst7|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[3]                  ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_OutputRegister|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1] ; Clock        ; Clock       ; 1.000        ; -0.050     ; 5.367      ;
; -4.422 ; CU_Mesut_Selim_Serbes_2017510100:inst3|lpmSC:inst7|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[3]                  ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_OutputRegister|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0] ; Clock        ; Clock       ; 1.000        ; -0.050     ; 5.367      ;
; -4.422 ; CU_Mesut_Selim_Serbes_2017510100:inst3|lpmSC:inst7|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[3]                  ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_OutputRegister|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3] ; Clock        ; Clock       ; 1.000        ; -0.050     ; 5.367      ;
; -4.413 ; BUS_Mesut_Selim_Serbes_2017510100:inst2|InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6]  ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_Register0|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]      ; Clock        ; Clock       ; 1.000        ; 0.246      ; 5.654      ;
; -4.408 ; BUS_Mesut_Selim_Serbes_2017510100:inst2|InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[10] ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_Register2|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]      ; Clock        ; Clock       ; 1.000        ; 0.268      ; 5.671      ;
; -4.405 ; BUS_Mesut_Selim_Serbes_2017510100:inst2|InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[4]  ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_Register1|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]      ; Clock        ; Clock       ; 1.000        ; 0.271      ; 5.671      ;
; -4.397 ; CU_Mesut_Selim_Serbes_2017510100:inst3|lpmSC:inst7|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[3]                  ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_Register0|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]      ; Clock        ; Clock       ; 1.000        ; 0.247      ; 5.639      ;
; -4.389 ; BUS_Mesut_Selim_Serbes_2017510100:inst2|InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[9]  ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_Register0|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]      ; Clock        ; Clock       ; 1.000        ; 0.271      ; 5.655      ;
; -4.387 ; BUS_Mesut_Selim_Serbes_2017510100:inst2|InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[4]  ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_Register2|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]      ; Clock        ; Clock       ; 1.000        ; 0.269      ; 5.651      ;
; -4.373 ; BUS_Mesut_Selim_Serbes_2017510100:inst2|InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[10] ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_Register2|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]      ; Clock        ; Clock       ; 1.000        ; 0.268      ; 5.636      ;
; -4.361 ; CU_Mesut_Selim_Serbes_2017510100:inst3|lpmSC:inst7|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[1]                  ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_OutputRegister|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2] ; Clock        ; Clock       ; 1.000        ; -0.050     ; 5.306      ;
; -4.361 ; CU_Mesut_Selim_Serbes_2017510100:inst3|lpmSC:inst7|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[1]                  ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_OutputRegister|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1] ; Clock        ; Clock       ; 1.000        ; -0.050     ; 5.306      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'Clock'                                                                                                                                                                                                                                                                                                                                                                 ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                           ; To Node                                                                                                                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.123 ; Clock                                                                                                                                               ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:InputRegister|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]               ; Clock        ; Clock       ; 0.000        ; 2.231      ; 2.498      ;
; 0.141 ; Clock                                                                                                                                               ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:InputRegister|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]               ; Clock        ; Clock       ; 0.000        ; 2.229      ; 2.514      ;
; 0.199 ; Clock                                                                                                                                               ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:InputRegister|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]               ; Clock        ; Clock       ; 0.000        ; 2.244      ; 2.587      ;
; 0.264 ; Clock                                                                                                                                               ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:InputRegister|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]               ; Clock        ; Clock       ; 0.000        ; 2.240      ; 2.648      ;
; 0.315 ; BUS_Mesut_Selim_Serbes_2017510100:inst2|StackPointer:StackPointer|lpm_counter:LPM_COUNTER_component|cntr_34h:auto_generated|counter_reg_bit[0]      ; BUS_Mesut_Selim_Serbes_2017510100:inst2|StackMemory:inst16|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|ram_block1a0~porta_address_reg0      ; Clock        ; Clock       ; 0.000        ; 0.340      ; 0.824      ;
; 0.324 ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_AddressRegister|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0] ; BUS_Mesut_Selim_Serbes_2017510100:inst2|DataMemory:inst5|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_address_reg0        ; Clock        ; Clock       ; 0.000        ; 0.338      ; 0.831      ;
; 0.343 ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_AddressRegister|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1] ; BUS_Mesut_Selim_Serbes_2017510100:inst2|DataMemory:inst5|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_address_reg0        ; Clock        ; Clock       ; 0.000        ; 0.338      ; 0.850      ;
; 0.348 ; BUS_Mesut_Selim_Serbes_2017510100:inst2|StackPointer:StackPointer|lpm_counter:LPM_COUNTER_component|cntr_34h:auto_generated|counter_reg_bit[3]      ; BUS_Mesut_Selim_Serbes_2017510100:inst2|StackPointer:StackPointer|lpm_counter:LPM_COUNTER_component|cntr_34h:auto_generated|counter_reg_bit[3]                 ; Clock        ; Clock       ; 0.000        ; 0.055      ; 0.547      ;
; 0.352 ; BUS_Mesut_Selim_Serbes_2017510100:inst2|ProgramCounter:inst14|lpm_counter:LPM_COUNTER_component|cntr_6cj:auto_generated|counter_reg_bit[4]          ; BUS_Mesut_Selim_Serbes_2017510100:inst2|InstructionMemory:inst6|altsyncram:altsyncram_component|altsyncram_c8a1:auto_generated|ram_block1a0~porta_address_reg0 ; Clock        ; Clock       ; 0.000        ; 0.340      ; 0.861      ;
; 0.367 ; BUS_Mesut_Selim_Serbes_2017510100:inst2|ProgramCounter:inst14|lpm_counter:LPM_COUNTER_component|cntr_6cj:auto_generated|counter_reg_bit[0]          ; BUS_Mesut_Selim_Serbes_2017510100:inst2|InstructionMemory:inst6|altsyncram:altsyncram_component|altsyncram_c8a1:auto_generated|ram_block1a0~porta_address_reg0 ; Clock        ; Clock       ; 0.000        ; 0.340      ; 0.876      ;
; 0.520 ; BUS_Mesut_Selim_Serbes_2017510100:inst2|ProgramCounter:inst14|lpm_counter:LPM_COUNTER_component|cntr_6cj:auto_generated|counter_reg_bit[2]          ; BUS_Mesut_Selim_Serbes_2017510100:inst2|ProgramCounter:inst14|lpm_counter:LPM_COUNTER_component|cntr_6cj:auto_generated|counter_reg_bit[2]                     ; Clock        ; Clock       ; 0.000        ; 0.055      ; 0.719      ;
; 0.520 ; BUS_Mesut_Selim_Serbes_2017510100:inst2|ProgramCounter:inst14|lpm_counter:LPM_COUNTER_component|cntr_6cj:auto_generated|counter_reg_bit[3]          ; BUS_Mesut_Selim_Serbes_2017510100:inst2|ProgramCounter:inst14|lpm_counter:LPM_COUNTER_component|cntr_6cj:auto_generated|counter_reg_bit[3]                     ; Clock        ; Clock       ; 0.000        ; 0.055      ; 0.719      ;
; 0.521 ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_AddressRegister|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3] ; BUS_Mesut_Selim_Serbes_2017510100:inst2|DataMemory:inst5|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_address_reg0        ; Clock        ; Clock       ; 0.000        ; 0.338      ; 1.028      ;
; 0.521 ; BUS_Mesut_Selim_Serbes_2017510100:inst2|ProgramCounter:inst14|lpm_counter:LPM_COUNTER_component|cntr_6cj:auto_generated|counter_reg_bit[1]          ; BUS_Mesut_Selim_Serbes_2017510100:inst2|ProgramCounter:inst14|lpm_counter:LPM_COUNTER_component|cntr_6cj:auto_generated|counter_reg_bit[1]                     ; Clock        ; Clock       ; 0.000        ; 0.055      ; 0.720      ;
; 0.527 ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_AddressRegister|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2] ; BUS_Mesut_Selim_Serbes_2017510100:inst2|DataMemory:inst5|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_address_reg0        ; Clock        ; Clock       ; 0.000        ; 0.338      ; 1.034      ;
; 0.533 ; BUS_Mesut_Selim_Serbes_2017510100:inst2|ProgramCounter:inst14|lpm_counter:LPM_COUNTER_component|cntr_6cj:auto_generated|counter_reg_bit[0]          ; BUS_Mesut_Selim_Serbes_2017510100:inst2|ProgramCounter:inst14|lpm_counter:LPM_COUNTER_component|cntr_6cj:auto_generated|counter_reg_bit[0]                     ; Clock        ; Clock       ; 0.000        ; 0.055      ; 0.732      ;
; 0.537 ; BUS_Mesut_Selim_Serbes_2017510100:inst2|ProgramCounter:inst14|lpm_counter:LPM_COUNTER_component|cntr_6cj:auto_generated|counter_reg_bit[4]          ; BUS_Mesut_Selim_Serbes_2017510100:inst2|ProgramCounter:inst14|lpm_counter:LPM_COUNTER_component|cntr_6cj:auto_generated|counter_reg_bit[4]                     ; Clock        ; Clock       ; 0.000        ; 0.055      ; 0.736      ;
; 0.541 ; CU_Mesut_Selim_Serbes_2017510100:inst3|lpmSC:inst7|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[2]                     ; CU_Mesut_Selim_Serbes_2017510100:inst3|lpmSC:inst7|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[2]                                ; Clock        ; Clock       ; 0.000        ; 0.055      ; 0.740      ;
; 0.556 ; CU_Mesut_Selim_Serbes_2017510100:inst3|lpmSC:inst7|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[0]                     ; CU_Mesut_Selim_Serbes_2017510100:inst3|lpmSC:inst7|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[0]                                ; Clock        ; Clock       ; 0.000        ; 0.055      ; 0.755      ;
; 0.569 ; BUS_Mesut_Selim_Serbes_2017510100:inst2|StackPointer:StackPointer|lpm_counter:LPM_COUNTER_component|cntr_34h:auto_generated|counter_reg_bit[2]      ; BUS_Mesut_Selim_Serbes_2017510100:inst2|StackMemory:inst16|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|ram_block1a0~porta_address_reg0      ; Clock        ; Clock       ; 0.000        ; 0.340      ; 1.078      ;
; 0.569 ; BUS_Mesut_Selim_Serbes_2017510100:inst2|ProgramCounter:inst14|lpm_counter:LPM_COUNTER_component|cntr_6cj:auto_generated|counter_reg_bit[1]          ; BUS_Mesut_Selim_Serbes_2017510100:inst2|InstructionMemory:inst6|altsyncram:altsyncram_component|altsyncram_c8a1:auto_generated|ram_block1a0~porta_address_reg0 ; Clock        ; Clock       ; 0.000        ; 0.340      ; 1.078      ;
; 0.571 ; BUS_Mesut_Selim_Serbes_2017510100:inst2|ProgramCounter:inst14|lpm_counter:LPM_COUNTER_component|cntr_6cj:auto_generated|counter_reg_bit[1]          ; BUS_Mesut_Selim_Serbes_2017510100:inst2|StackMemory:inst16|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|ram_block1a0~porta_datain_reg0       ; Clock        ; Clock       ; 0.000        ; 0.345      ; 1.085      ;
; 0.579 ; BUS_Mesut_Selim_Serbes_2017510100:inst2|StackPointer:StackPointer|lpm_counter:LPM_COUNTER_component|cntr_34h:auto_generated|counter_reg_bit[1]      ; BUS_Mesut_Selim_Serbes_2017510100:inst2|StackMemory:inst16|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|ram_block1a0~porta_address_reg0      ; Clock        ; Clock       ; 0.000        ; 0.340      ; 1.088      ;
; 0.581 ; BUS_Mesut_Selim_Serbes_2017510100:inst2|ProgramCounter:inst14|lpm_counter:LPM_COUNTER_component|cntr_6cj:auto_generated|counter_reg_bit[3]          ; BUS_Mesut_Selim_Serbes_2017510100:inst2|InstructionMemory:inst6|altsyncram:altsyncram_component|altsyncram_c8a1:auto_generated|ram_block1a0~porta_address_reg0 ; Clock        ; Clock       ; 0.000        ; 0.340      ; 1.090      ;
; 0.586 ; BUS_Mesut_Selim_Serbes_2017510100:inst2|StackPointer:StackPointer|lpm_counter:LPM_COUNTER_component|cntr_34h:auto_generated|counter_reg_bit[3]      ; BUS_Mesut_Selim_Serbes_2017510100:inst2|StackMemory:inst16|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|ram_block1a0~porta_address_reg0      ; Clock        ; Clock       ; 0.000        ; 0.340      ; 1.095      ;
; 0.587 ; BUS_Mesut_Selim_Serbes_2017510100:inst2|ProgramCounter:inst14|lpm_counter:LPM_COUNTER_component|cntr_6cj:auto_generated|counter_reg_bit[2]          ; BUS_Mesut_Selim_Serbes_2017510100:inst2|StackMemory:inst16|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|ram_block1a0~porta_datain_reg0       ; Clock        ; Clock       ; 0.000        ; 0.345      ; 1.101      ;
; 0.596 ; BUS_Mesut_Selim_Serbes_2017510100:inst2|ProgramCounter:inst14|lpm_counter:LPM_COUNTER_component|cntr_6cj:auto_generated|counter_reg_bit[4]          ; BUS_Mesut_Selim_Serbes_2017510100:inst2|StackMemory:inst16|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|ram_block1a0~porta_datain_reg0       ; Clock        ; Clock       ; 0.000        ; 0.345      ; 1.110      ;
; 0.598 ; BUS_Mesut_Selim_Serbes_2017510100:inst2|ProgramCounter:inst14|lpm_counter:LPM_COUNTER_component|cntr_6cj:auto_generated|counter_reg_bit[0]          ; BUS_Mesut_Selim_Serbes_2017510100:inst2|StackMemory:inst16|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|ram_block1a0~porta_datain_reg0       ; Clock        ; Clock       ; 0.000        ; 0.345      ; 1.112      ;
; 0.615 ; BUS_Mesut_Selim_Serbes_2017510100:inst2|InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[8]     ; CU_Mesut_Selim_Serbes_2017510100:inst3|lpm_V:inst6|lpm_counter:LPM_COUNTER_component|cntr_mqj:auto_generated|counter_reg_bit[0]                                ; Clock        ; Clock       ; 0.000        ; 0.379      ; 1.138      ;
; 0.635 ; BUS_Mesut_Selim_Serbes_2017510100:inst2|StackPointer:StackPointer|lpm_counter:LPM_COUNTER_component|cntr_34h:auto_generated|counter_reg_bit[1]      ; BUS_Mesut_Selim_Serbes_2017510100:inst2|StackPointer:StackPointer|lpm_counter:LPM_COUNTER_component|cntr_34h:auto_generated|counter_reg_bit[1]                 ; Clock        ; Clock       ; 0.000        ; 0.055      ; 0.834      ;
; 0.702 ; BUS_Mesut_Selim_Serbes_2017510100:inst2|InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6]     ; CU_Mesut_Selim_Serbes_2017510100:inst3|lpm_V:inst6|lpm_counter:LPM_COUNTER_component|cntr_mqj:auto_generated|counter_reg_bit[0]                                ; Clock        ; Clock       ; 0.000        ; 0.379      ; 1.225      ;
; 0.750 ; Clock                                                                                                                                               ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:InputRegister|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]               ; Clock        ; Clock       ; -0.500       ; 2.231      ; 2.645      ;
; 0.755 ; Clock                                                                                                                                               ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:InputRegister|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]               ; Clock        ; Clock       ; -0.500       ; 2.229      ; 2.648      ;
; 0.765 ; BUS_Mesut_Selim_Serbes_2017510100:inst2|ProgramCounter:inst14|lpm_counter:LPM_COUNTER_component|cntr_6cj:auto_generated|counter_reg_bit[3]          ; BUS_Mesut_Selim_Serbes_2017510100:inst2|ProgramCounter:inst14|lpm_counter:LPM_COUNTER_component|cntr_6cj:auto_generated|counter_reg_bit[4]                     ; Clock        ; Clock       ; 0.000        ; 0.055      ; 0.964      ;
; 0.766 ; BUS_Mesut_Selim_Serbes_2017510100:inst2|ProgramCounter:inst14|lpm_counter:LPM_COUNTER_component|cntr_6cj:auto_generated|counter_reg_bit[1]          ; BUS_Mesut_Selim_Serbes_2017510100:inst2|ProgramCounter:inst14|lpm_counter:LPM_COUNTER_component|cntr_6cj:auto_generated|counter_reg_bit[2]                     ; Clock        ; Clock       ; 0.000        ; 0.055      ; 0.965      ;
; 0.766 ; BUS_Mesut_Selim_Serbes_2017510100:inst2|ProgramCounter:inst14|lpm_counter:LPM_COUNTER_component|cntr_6cj:auto_generated|counter_reg_bit[0]          ; BUS_Mesut_Selim_Serbes_2017510100:inst2|ProgramCounter:inst14|lpm_counter:LPM_COUNTER_component|cntr_6cj:auto_generated|counter_reg_bit[1]                     ; Clock        ; Clock       ; 0.000        ; 0.055      ; 0.965      ;
; 0.769 ; BUS_Mesut_Selim_Serbes_2017510100:inst2|ProgramCounter:inst14|lpm_counter:LPM_COUNTER_component|cntr_6cj:auto_generated|counter_reg_bit[2]          ; BUS_Mesut_Selim_Serbes_2017510100:inst2|ProgramCounter:inst14|lpm_counter:LPM_COUNTER_component|cntr_6cj:auto_generated|counter_reg_bit[3]                     ; Clock        ; Clock       ; 0.000        ; 0.055      ; 0.968      ;
; 0.773 ; BUS_Mesut_Selim_Serbes_2017510100:inst2|ProgramCounter:inst14|lpm_counter:LPM_COUNTER_component|cntr_6cj:auto_generated|counter_reg_bit[0]          ; BUS_Mesut_Selim_Serbes_2017510100:inst2|ProgramCounter:inst14|lpm_counter:LPM_COUNTER_component|cntr_6cj:auto_generated|counter_reg_bit[2]                     ; Clock        ; Clock       ; 0.000        ; 0.055      ; 0.972      ;
; 0.776 ; BUS_Mesut_Selim_Serbes_2017510100:inst2|ProgramCounter:inst14|lpm_counter:LPM_COUNTER_component|cntr_6cj:auto_generated|counter_reg_bit[2]          ; BUS_Mesut_Selim_Serbes_2017510100:inst2|ProgramCounter:inst14|lpm_counter:LPM_COUNTER_component|cntr_6cj:auto_generated|counter_reg_bit[4]                     ; Clock        ; Clock       ; 0.000        ; 0.055      ; 0.975      ;
; 0.778 ; BUS_Mesut_Selim_Serbes_2017510100:inst2|ProgramCounter:inst14|lpm_counter:LPM_COUNTER_component|cntr_6cj:auto_generated|counter_reg_bit[3]          ; BUS_Mesut_Selim_Serbes_2017510100:inst2|StackMemory:inst16|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|ram_block1a0~porta_datain_reg0       ; Clock        ; Clock       ; 0.000        ; 0.345      ; 1.292      ;
; 0.789 ; CU_Mesut_Selim_Serbes_2017510100:inst3|lpmSC:inst7|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[0]                     ; CU_Mesut_Selim_Serbes_2017510100:inst3|lpmSC:inst7|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[1]                                ; Clock        ; Clock       ; 0.000        ; 0.055      ; 0.988      ;
; 0.790 ; CU_Mesut_Selim_Serbes_2017510100:inst3|lpmSC:inst7|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[2]                     ; CU_Mesut_Selim_Serbes_2017510100:inst3|lpmSC:inst7|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[3]                                ; Clock        ; Clock       ; 0.000        ; 0.055      ; 0.989      ;
; 0.796 ; CU_Mesut_Selim_Serbes_2017510100:inst3|lpmSC:inst7|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[0]                     ; CU_Mesut_Selim_Serbes_2017510100:inst3|lpmSC:inst7|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[2]                                ; Clock        ; Clock       ; 0.000        ; 0.055      ; 0.995      ;
; 0.800 ; BUS_Mesut_Selim_Serbes_2017510100:inst2|ProgramCounter:inst14|lpm_counter:LPM_COUNTER_component|cntr_6cj:auto_generated|counter_reg_bit[2]          ; BUS_Mesut_Selim_Serbes_2017510100:inst2|InstructionMemory:inst6|altsyncram:altsyncram_component|altsyncram_c8a1:auto_generated|ram_block1a0~porta_address_reg0 ; Clock        ; Clock       ; 0.000        ; 0.340      ; 1.309      ;
; 0.840 ; Clock                                                                                                                                               ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:InputRegister|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]               ; Clock        ; Clock       ; -0.500       ; 2.244      ; 2.748      ;
; 0.855 ; BUS_Mesut_Selim_Serbes_2017510100:inst2|ProgramCounter:inst14|lpm_counter:LPM_COUNTER_component|cntr_6cj:auto_generated|counter_reg_bit[1]          ; BUS_Mesut_Selim_Serbes_2017510100:inst2|ProgramCounter:inst14|lpm_counter:LPM_COUNTER_component|cntr_6cj:auto_generated|counter_reg_bit[3]                     ; Clock        ; Clock       ; 0.000        ; 0.055      ; 1.054      ;
; 0.862 ; BUS_Mesut_Selim_Serbes_2017510100:inst2|ProgramCounter:inst14|lpm_counter:LPM_COUNTER_component|cntr_6cj:auto_generated|counter_reg_bit[1]          ; BUS_Mesut_Selim_Serbes_2017510100:inst2|ProgramCounter:inst14|lpm_counter:LPM_COUNTER_component|cntr_6cj:auto_generated|counter_reg_bit[4]                     ; Clock        ; Clock       ; 0.000        ; 0.055      ; 1.061      ;
; 0.862 ; BUS_Mesut_Selim_Serbes_2017510100:inst2|ProgramCounter:inst14|lpm_counter:LPM_COUNTER_component|cntr_6cj:auto_generated|counter_reg_bit[0]          ; BUS_Mesut_Selim_Serbes_2017510100:inst2|ProgramCounter:inst14|lpm_counter:LPM_COUNTER_component|cntr_6cj:auto_generated|counter_reg_bit[3]                     ; Clock        ; Clock       ; 0.000        ; 0.055      ; 1.061      ;
; 0.869 ; BUS_Mesut_Selim_Serbes_2017510100:inst2|ProgramCounter:inst14|lpm_counter:LPM_COUNTER_component|cntr_6cj:auto_generated|counter_reg_bit[0]          ; BUS_Mesut_Selim_Serbes_2017510100:inst2|ProgramCounter:inst14|lpm_counter:LPM_COUNTER_component|cntr_6cj:auto_generated|counter_reg_bit[4]                     ; Clock        ; Clock       ; 0.000        ; 0.055      ; 1.068      ;
; 0.870 ; CU_Mesut_Selim_Serbes_2017510100:inst3|lpmSC:inst7|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[3]                     ; CU_Mesut_Selim_Serbes_2017510100:inst3|lpmSC:inst7|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[3]                                ; Clock        ; Clock       ; 0.000        ; 0.055      ; 1.069      ;
; 0.877 ; BUS_Mesut_Selim_Serbes_2017510100:inst2|StackPointer:StackPointer|lpm_counter:LPM_COUNTER_component|cntr_34h:auto_generated|counter_reg_bit[0]      ; BUS_Mesut_Selim_Serbes_2017510100:inst2|StackPointer:StackPointer|lpm_counter:LPM_COUNTER_component|cntr_34h:auto_generated|counter_reg_bit[0]                 ; Clock        ; Clock       ; 0.000        ; 0.055      ; 1.076      ;
; 0.879 ; BUS_Mesut_Selim_Serbes_2017510100:inst2|StackPointer:StackPointer|lpm_counter:LPM_COUNTER_component|cntr_34h:auto_generated|counter_reg_bit[1]      ; BUS_Mesut_Selim_Serbes_2017510100:inst2|StackPointer:StackPointer|lpm_counter:LPM_COUNTER_component|cntr_34h:auto_generated|counter_reg_bit[2]                 ; Clock        ; Clock       ; 0.000        ; 0.055      ; 1.078      ;
; 0.885 ; CU_Mesut_Selim_Serbes_2017510100:inst3|lpmSC:inst7|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[0]                     ; CU_Mesut_Selim_Serbes_2017510100:inst3|lpmSC:inst7|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[3]                                ; Clock        ; Clock       ; 0.000        ; 0.055      ; 1.084      ;
; 0.892 ; BUS_Mesut_Selim_Serbes_2017510100:inst2|StackPointer:StackPointer|lpm_counter:LPM_COUNTER_component|cntr_34h:auto_generated|counter_reg_bit[1]      ; BUS_Mesut_Selim_Serbes_2017510100:inst2|StackPointer:StackPointer|lpm_counter:LPM_COUNTER_component|cntr_34h:auto_generated|counter_reg_bit[3]                 ; Clock        ; Clock       ; 0.000        ; 0.055      ; 1.091      ;
; 0.911 ; Clock                                                                                                                                               ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:InputRegister|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]               ; Clock        ; Clock       ; -0.500       ; 2.240      ; 2.815      ;
; 0.953 ; BUS_Mesut_Selim_Serbes_2017510100:inst2|InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[10]    ; BUS_Mesut_Selim_Serbes_2017510100:inst2|DataMemory:inst5|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_re_reg              ; Clock        ; Clock       ; 0.000        ; 0.340      ; 1.462      ;
; 1.027 ; BUS_Mesut_Selim_Serbes_2017510100:inst2|InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[0]     ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_AddressRegister|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]            ; Clock        ; Clock       ; 0.000        ; 0.057      ; 1.228      ;
; 1.041 ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:InputRegister|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]    ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_OutputRegister|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]             ; Clock        ; Clock       ; 0.000        ; 0.054      ; 1.239      ;
; 1.056 ; BUS_Mesut_Selim_Serbes_2017510100:inst2|InstructionMemory:inst6|altsyncram:altsyncram_component|altsyncram_c8a1:auto_generated|q_a[3]               ; BUS_Mesut_Selim_Serbes_2017510100:inst2|InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[3]                ; Clock        ; Clock       ; 0.000        ; 0.157      ; 1.357      ;
; 1.091 ; CU_Mesut_Selim_Serbes_2017510100:inst3|lpmSC:inst7|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[1]                     ; CU_Mesut_Selim_Serbes_2017510100:inst3|lpmSC:inst7|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[1]                                ; Clock        ; Clock       ; 0.000        ; 0.055      ; 1.290      ;
; 1.105 ; BUS_Mesut_Selim_Serbes_2017510100:inst2|StackPointer:StackPointer|lpm_counter:LPM_COUNTER_component|cntr_34h:auto_generated|counter_reg_bit[0]      ; BUS_Mesut_Selim_Serbes_2017510100:inst2|StackPointer:StackPointer|lpm_counter:LPM_COUNTER_component|cntr_34h:auto_generated|counter_reg_bit[1]                 ; Clock        ; Clock       ; 0.000        ; 0.055      ; 1.304      ;
; 1.117 ; BUS_Mesut_Selim_Serbes_2017510100:inst2|InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[0]     ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_OutputRegister|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]             ; Clock        ; Clock       ; 0.000        ; 0.057      ; 1.318      ;
; 1.118 ; BUS_Mesut_Selim_Serbes_2017510100:inst2|StackPointer:StackPointer|lpm_counter:LPM_COUNTER_component|cntr_34h:auto_generated|counter_reg_bit[0]      ; BUS_Mesut_Selim_Serbes_2017510100:inst2|StackPointer:StackPointer|lpm_counter:LPM_COUNTER_component|cntr_34h:auto_generated|counter_reg_bit[2]                 ; Clock        ; Clock       ; 0.000        ; 0.055      ; 1.317      ;
; 1.119 ; CU_Mesut_Selim_Serbes_2017510100:inst3|lpmSC:inst7|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[0]                     ; BUS_Mesut_Selim_Serbes_2017510100:inst2|DataMemory:inst5|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_we_reg              ; Clock        ; Clock       ; 0.000        ; 0.342      ; 1.630      ;
; 1.133 ; BUS_Mesut_Selim_Serbes_2017510100:inst2|InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[0]     ; BUS_Mesut_Selim_Serbes_2017510100:inst2|DataMemory:inst5|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0         ; Clock        ; Clock       ; 0.000        ; 0.344      ; 1.646      ;
; 1.136 ; BUS_Mesut_Selim_Serbes_2017510100:inst2|InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[8]     ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_Register0|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]                  ; Clock        ; Clock       ; 0.000        ; 0.367      ; 1.647      ;
; 1.143 ; BUS_Mesut_Selim_Serbes_2017510100:inst2|StackPointer:StackPointer|lpm_counter:LPM_COUNTER_component|cntr_34h:auto_generated|counter_reg_bit[2]      ; BUS_Mesut_Selim_Serbes_2017510100:inst2|StackPointer:StackPointer|lpm_counter:LPM_COUNTER_component|cntr_34h:auto_generated|counter_reg_bit[2]                 ; Clock        ; Clock       ; 0.000        ; 0.055      ; 1.342      ;
; 1.153 ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_Register1|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]       ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_OutputRegister|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]             ; Clock        ; Clock       ; 0.000        ; -0.268     ; 1.029      ;
; 1.155 ; BUS_Mesut_Selim_Serbes_2017510100:inst2|InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[1]     ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_AddressRegister|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]            ; Clock        ; Clock       ; 0.000        ; 0.057      ; 1.356      ;
; 1.198 ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_Register2|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]       ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_OutputRegister|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]             ; Clock        ; Clock       ; 0.000        ; -0.266     ; 1.076      ;
; 1.201 ; BUS_Mesut_Selim_Serbes_2017510100:inst2|StackPointer:StackPointer|lpm_counter:LPM_COUNTER_component|cntr_34h:auto_generated|counter_reg_bit[0]      ; BUS_Mesut_Selim_Serbes_2017510100:inst2|StackPointer:StackPointer|lpm_counter:LPM_COUNTER_component|cntr_34h:auto_generated|counter_reg_bit[3]                 ; Clock        ; Clock       ; 0.000        ; 0.055      ; 1.400      ;
; 1.203 ; BUS_Mesut_Selim_Serbes_2017510100:inst2|InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[7]     ; BUS_Mesut_Selim_Serbes_2017510100:inst2|DataMemory:inst5|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_we_reg              ; Clock        ; Clock       ; 0.000        ; 0.340      ; 1.712      ;
; 1.209 ; BUS_Mesut_Selim_Serbes_2017510100:inst2|InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6]     ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_Register0|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]                  ; Clock        ; Clock       ; 0.000        ; 0.394      ; 1.747      ;
; 1.218 ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_Register2|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]       ; BUS_Mesut_Selim_Serbes_2017510100:inst2|DataMemory:inst5|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0         ; Clock        ; Clock       ; 0.000        ; 0.021      ; 1.408      ;
; 1.220 ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_Register1|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]       ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_OutputRegister|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]             ; Clock        ; Clock       ; 0.000        ; -0.243     ; 1.121      ;
; 1.257 ; CU_Mesut_Selim_Serbes_2017510100:inst3|lpmSC:inst7|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[2]                     ; BUS_Mesut_Selim_Serbes_2017510100:inst2|DataMemory:inst5|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_we_reg              ; Clock        ; Clock       ; 0.000        ; 0.342      ; 1.768      ;
; 1.276 ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_Register1|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]       ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_OutputRegister|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]             ; Clock        ; Clock       ; 0.000        ; -0.268     ; 1.152      ;
; 1.276 ; CU_Mesut_Selim_Serbes_2017510100:inst3|lpmSC:inst7|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[3]                     ; BUS_Mesut_Selim_Serbes_2017510100:inst2|DataMemory:inst5|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_we_reg              ; Clock        ; Clock       ; 0.000        ; 0.342      ; 1.787      ;
; 1.284 ; BUS_Mesut_Selim_Serbes_2017510100:inst2|InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[8]     ; BUS_Mesut_Selim_Serbes_2017510100:inst2|DataMemory:inst5|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_we_reg              ; Clock        ; Clock       ; 0.000        ; 0.340      ; 1.793      ;
; 1.295 ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:InputRegister|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]    ; BUS_Mesut_Selim_Serbes_2017510100:inst2|DataMemory:inst5|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0         ; Clock        ; Clock       ; 0.000        ; 0.341      ; 1.805      ;
; 1.309 ; BUS_Mesut_Selim_Serbes_2017510100:inst2|InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[5]     ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_OutputRegister|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]             ; Clock        ; Clock       ; 0.000        ; 0.057      ; 1.510      ;
; 1.312 ; BUS_Mesut_Selim_Serbes_2017510100:inst2|InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[5]     ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_OutputRegister|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]             ; Clock        ; Clock       ; 0.000        ; 0.057      ; 1.513      ;
; 1.315 ; BUS_Mesut_Selim_Serbes_2017510100:inst2|InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[5]     ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_OutputRegister|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]             ; Clock        ; Clock       ; 0.000        ; 0.057      ; 1.516      ;
; 1.316 ; BUS_Mesut_Selim_Serbes_2017510100:inst2|InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6]     ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_Register1|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]                  ; Clock        ; Clock       ; 0.000        ; 0.368      ; 1.828      ;
; 1.331 ; BUS_Mesut_Selim_Serbes_2017510100:inst2|InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[5]     ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_OutputRegister|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]             ; Clock        ; Clock       ; 0.000        ; 0.057      ; 1.532      ;
; 1.335 ; BUS_Mesut_Selim_Serbes_2017510100:inst2|InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[5]     ; BUS_Mesut_Selim_Serbes_2017510100:inst2|DataMemory:inst5|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0         ; Clock        ; Clock       ; 0.000        ; 0.344      ; 1.848      ;
; 1.335 ; BUS_Mesut_Selim_Serbes_2017510100:inst2|InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[2]     ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_OutputRegister|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]             ; Clock        ; Clock       ; 0.000        ; 0.057      ; 1.536      ;
; 1.345 ; BUS_Mesut_Selim_Serbes_2017510100:inst2|DataMemory:inst5|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|q_a[3]                      ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_OutputRegister|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]             ; Clock        ; Clock       ; 0.000        ; -0.193     ; 1.296      ;
; 1.348 ; CU_Mesut_Selim_Serbes_2017510100:inst3|lpmSC:inst7|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[1]                     ; CU_Mesut_Selim_Serbes_2017510100:inst3|lpmSC:inst7|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[2]                                ; Clock        ; Clock       ; 0.000        ; 0.055      ; 1.547      ;
; 1.353 ; BUS_Mesut_Selim_Serbes_2017510100:inst2|InstructionMemory:inst6|altsyncram:altsyncram_component|altsyncram_c8a1:auto_generated|q_a[9]               ; BUS_Mesut_Selim_Serbes_2017510100:inst2|InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[9]                ; Clock        ; Clock       ; 0.000        ; -0.195     ; 1.302      ;
; 1.364 ; BUS_Mesut_Selim_Serbes_2017510100:inst2|InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[4]     ; BUS_Mesut_Selim_Serbes_2017510100:inst2|ProgramCounter:inst14|lpm_counter:LPM_COUNTER_component|cntr_6cj:auto_generated|counter_reg_bit[4]                     ; Clock        ; Clock       ; 0.000        ; 0.080      ; 1.588      ;
; 1.369 ; BUS_Mesut_Selim_Serbes_2017510100:inst2|InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6]     ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_Register0|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]                  ; Clock        ; Clock       ; 0.000        ; 0.367      ; 1.880      ;
; 1.386 ; BUS_Mesut_Selim_Serbes_2017510100:inst2|StackPointer:StackPointer|lpm_counter:LPM_COUNTER_component|cntr_34h:auto_generated|counter_reg_bit[2]      ; BUS_Mesut_Selim_Serbes_2017510100:inst2|StackPointer:StackPointer|lpm_counter:LPM_COUNTER_component|cntr_34h:auto_generated|counter_reg_bit[3]                 ; Clock        ; Clock       ; 0.000        ; 0.055      ; 1.585      ;
; 1.389 ; CU_Mesut_Selim_Serbes_2017510100:inst3|lpmSC:inst7|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[1]                     ; CU_Mesut_Selim_Serbes_2017510100:inst3|lpmSC:inst7|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[3]                                ; Clock        ; Clock       ; 0.000        ; 0.055      ; 1.588      ;
; 1.393 ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:InputRegister|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]    ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_OutputRegister|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]             ; Clock        ; Clock       ; 0.000        ; 0.057      ; 1.594      ;
; 1.405 ; BUS_Mesut_Selim_Serbes_2017510100:inst2|InstructionMemory:inst6|altsyncram:altsyncram_component|altsyncram_c8a1:auto_generated|q_a[6]               ; BUS_Mesut_Selim_Serbes_2017510100:inst2|InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6]                ; Clock        ; Clock       ; 0.000        ; -0.195     ; 1.354      ;
; 1.413 ; BUS_Mesut_Selim_Serbes_2017510100:inst2|InstructionMemory:inst6|altsyncram:altsyncram_component|altsyncram_c8a1:auto_generated|q_a[4]               ; BUS_Mesut_Selim_Serbes_2017510100:inst2|InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[4]                ; Clock        ; Clock       ; 0.000        ; -0.195     ; 1.362      ;
; 1.414 ; BUS_Mesut_Selim_Serbes_2017510100:inst2|InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[1]     ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_OutputRegister|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]             ; Clock        ; Clock       ; 0.000        ; 0.057      ; 1.615      ;
; 1.422 ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_Register2|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]       ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_Register0|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]                  ; Clock        ; Clock       ; 0.000        ; 0.044      ; 1.610      ;
; 1.429 ; CU_Mesut_Selim_Serbes_2017510100:inst3|lpmSC:inst7|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[1]                     ; BUS_Mesut_Selim_Serbes_2017510100:inst2|DataMemory:inst5|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_we_reg              ; Clock        ; Clock       ; 0.000        ; 0.342      ; 1.940      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width: 'Clock'                                                                                                                                                                                              ;
+--------+--------------+----------------+-----------------+-------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type            ; Clock ; Clock Edge ; Target                                                                                                                                                         ;
+--------+--------------+----------------+-----------------+-------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate       ; Clock ; Rise       ; Clock                                                                                                                                                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; Clock ; Rise       ; BUS_Mesut_Selim_Serbes_2017510100:inst2|DataMemory:inst5|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|q_a[0]                                 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; Clock ; Rise       ; BUS_Mesut_Selim_Serbes_2017510100:inst2|DataMemory:inst5|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|q_a[1]                                 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; Clock ; Rise       ; BUS_Mesut_Selim_Serbes_2017510100:inst2|DataMemory:inst5|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|q_a[2]                                 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; Clock ; Rise       ; BUS_Mesut_Selim_Serbes_2017510100:inst2|DataMemory:inst5|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|q_a[3]                                 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; Clock ; Rise       ; BUS_Mesut_Selim_Serbes_2017510100:inst2|DataMemory:inst5|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_address_reg0        ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; Clock ; Rise       ; BUS_Mesut_Selim_Serbes_2017510100:inst2|DataMemory:inst5|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0         ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; Clock ; Rise       ; BUS_Mesut_Selim_Serbes_2017510100:inst2|DataMemory:inst5|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_re_reg              ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; Clock ; Rise       ; BUS_Mesut_Selim_Serbes_2017510100:inst2|DataMemory:inst5|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_we_reg              ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; Clock ; Rise       ; BUS_Mesut_Selim_Serbes_2017510100:inst2|InstructionMemory:inst6|altsyncram:altsyncram_component|altsyncram_c8a1:auto_generated|q_a[0]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; Clock ; Rise       ; BUS_Mesut_Selim_Serbes_2017510100:inst2|InstructionMemory:inst6|altsyncram:altsyncram_component|altsyncram_c8a1:auto_generated|q_a[10]                         ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; Clock ; Rise       ; BUS_Mesut_Selim_Serbes_2017510100:inst2|InstructionMemory:inst6|altsyncram:altsyncram_component|altsyncram_c8a1:auto_generated|q_a[1]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; Clock ; Rise       ; BUS_Mesut_Selim_Serbes_2017510100:inst2|InstructionMemory:inst6|altsyncram:altsyncram_component|altsyncram_c8a1:auto_generated|q_a[2]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; Clock ; Rise       ; BUS_Mesut_Selim_Serbes_2017510100:inst2|InstructionMemory:inst6|altsyncram:altsyncram_component|altsyncram_c8a1:auto_generated|q_a[3]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; Clock ; Rise       ; BUS_Mesut_Selim_Serbes_2017510100:inst2|InstructionMemory:inst6|altsyncram:altsyncram_component|altsyncram_c8a1:auto_generated|q_a[4]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; Clock ; Rise       ; BUS_Mesut_Selim_Serbes_2017510100:inst2|InstructionMemory:inst6|altsyncram:altsyncram_component|altsyncram_c8a1:auto_generated|q_a[5]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; Clock ; Rise       ; BUS_Mesut_Selim_Serbes_2017510100:inst2|InstructionMemory:inst6|altsyncram:altsyncram_component|altsyncram_c8a1:auto_generated|q_a[6]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; Clock ; Rise       ; BUS_Mesut_Selim_Serbes_2017510100:inst2|InstructionMemory:inst6|altsyncram:altsyncram_component|altsyncram_c8a1:auto_generated|q_a[7]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; Clock ; Rise       ; BUS_Mesut_Selim_Serbes_2017510100:inst2|InstructionMemory:inst6|altsyncram:altsyncram_component|altsyncram_c8a1:auto_generated|q_a[8]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; Clock ; Rise       ; BUS_Mesut_Selim_Serbes_2017510100:inst2|InstructionMemory:inst6|altsyncram:altsyncram_component|altsyncram_c8a1:auto_generated|q_a[9]                          ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; Clock ; Rise       ; BUS_Mesut_Selim_Serbes_2017510100:inst2|InstructionMemory:inst6|altsyncram:altsyncram_component|altsyncram_c8a1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; Clock ; Rise       ; BUS_Mesut_Selim_Serbes_2017510100:inst2|StackMemory:inst16|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|q_a[0]                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; Clock ; Rise       ; BUS_Mesut_Selim_Serbes_2017510100:inst2|StackMemory:inst16|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|q_a[1]                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; Clock ; Rise       ; BUS_Mesut_Selim_Serbes_2017510100:inst2|StackMemory:inst16|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|q_a[2]                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; Clock ; Rise       ; BUS_Mesut_Selim_Serbes_2017510100:inst2|StackMemory:inst16|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|q_a[3]                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; Clock ; Rise       ; BUS_Mesut_Selim_Serbes_2017510100:inst2|StackMemory:inst16|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|q_a[4]                               ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; Clock ; Rise       ; BUS_Mesut_Selim_Serbes_2017510100:inst2|StackMemory:inst16|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|ram_block1a0~porta_address_reg0      ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; Clock ; Rise       ; BUS_Mesut_Selim_Serbes_2017510100:inst2|StackMemory:inst16|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|ram_block1a0~porta_datain_reg0       ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; Clock ; Rise       ; BUS_Mesut_Selim_Serbes_2017510100:inst2|StackMemory:inst16|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|ram_block1a0~porta_re_reg            ;
; -2.174 ; 1.000        ; 3.174          ; Min Period      ; Clock ; Rise       ; BUS_Mesut_Selim_Serbes_2017510100:inst2|StackMemory:inst16|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|ram_block1a0~porta_we_reg            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Clock ; Rise       ; BUS_Mesut_Selim_Serbes_2017510100:inst2|InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[0]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Clock ; Rise       ; BUS_Mesut_Selim_Serbes_2017510100:inst2|InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[10]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Clock ; Rise       ; BUS_Mesut_Selim_Serbes_2017510100:inst2|InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[1]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Clock ; Rise       ; BUS_Mesut_Selim_Serbes_2017510100:inst2|InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[2]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Clock ; Rise       ; BUS_Mesut_Selim_Serbes_2017510100:inst2|InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[3]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Clock ; Rise       ; BUS_Mesut_Selim_Serbes_2017510100:inst2|InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[4]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Clock ; Rise       ; BUS_Mesut_Selim_Serbes_2017510100:inst2|InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[5]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Clock ; Rise       ; BUS_Mesut_Selim_Serbes_2017510100:inst2|InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Clock ; Rise       ; BUS_Mesut_Selim_Serbes_2017510100:inst2|InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[7]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Clock ; Rise       ; BUS_Mesut_Selim_Serbes_2017510100:inst2|InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[8]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Clock ; Rise       ; BUS_Mesut_Selim_Serbes_2017510100:inst2|InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[9]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Clock ; Rise       ; BUS_Mesut_Selim_Serbes_2017510100:inst2|ProgramCounter:inst14|lpm_counter:LPM_COUNTER_component|cntr_6cj:auto_generated|counter_reg_bit[0]                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Clock ; Rise       ; BUS_Mesut_Selim_Serbes_2017510100:inst2|ProgramCounter:inst14|lpm_counter:LPM_COUNTER_component|cntr_6cj:auto_generated|counter_reg_bit[1]                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Clock ; Rise       ; BUS_Mesut_Selim_Serbes_2017510100:inst2|ProgramCounter:inst14|lpm_counter:LPM_COUNTER_component|cntr_6cj:auto_generated|counter_reg_bit[2]                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Clock ; Rise       ; BUS_Mesut_Selim_Serbes_2017510100:inst2|ProgramCounter:inst14|lpm_counter:LPM_COUNTER_component|cntr_6cj:auto_generated|counter_reg_bit[3]                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Clock ; Rise       ; BUS_Mesut_Selim_Serbes_2017510100:inst2|ProgramCounter:inst14|lpm_counter:LPM_COUNTER_component|cntr_6cj:auto_generated|counter_reg_bit[4]                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Clock ; Rise       ; BUS_Mesut_Selim_Serbes_2017510100:inst2|StackPointer:StackPointer|lpm_counter:LPM_COUNTER_component|cntr_34h:auto_generated|counter_reg_bit[0]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Clock ; Rise       ; BUS_Mesut_Selim_Serbes_2017510100:inst2|StackPointer:StackPointer|lpm_counter:LPM_COUNTER_component|cntr_34h:auto_generated|counter_reg_bit[1]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Clock ; Rise       ; BUS_Mesut_Selim_Serbes_2017510100:inst2|StackPointer:StackPointer|lpm_counter:LPM_COUNTER_component|cntr_34h:auto_generated|counter_reg_bit[2]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Clock ; Rise       ; BUS_Mesut_Selim_Serbes_2017510100:inst2|StackPointer:StackPointer|lpm_counter:LPM_COUNTER_component|cntr_34h:auto_generated|counter_reg_bit[3]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Clock ; Rise       ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:InputRegister|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Clock ; Rise       ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:InputRegister|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Clock ; Rise       ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:InputRegister|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Clock ; Rise       ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:InputRegister|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Clock ; Rise       ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_AddressRegister|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Clock ; Rise       ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_AddressRegister|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Clock ; Rise       ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_AddressRegister|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Clock ; Rise       ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_AddressRegister|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Clock ; Rise       ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_OutputRegister|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Clock ; Rise       ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_OutputRegister|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Clock ; Rise       ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_OutputRegister|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Clock ; Rise       ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_OutputRegister|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Clock ; Rise       ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_Register0|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Clock ; Rise       ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_Register0|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Clock ; Rise       ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_Register0|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Clock ; Rise       ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_Register0|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Clock ; Rise       ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_Register1|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Clock ; Rise       ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_Register1|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Clock ; Rise       ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_Register1|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Clock ; Rise       ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_Register1|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Clock ; Rise       ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_Register2|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Clock ; Rise       ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_Register2|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Clock ; Rise       ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_Register2|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Clock ; Rise       ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_Register2|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Clock ; Rise       ; CU_Mesut_Selim_Serbes_2017510100:inst3|lpmSC:inst7|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[0]                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Clock ; Rise       ; CU_Mesut_Selim_Serbes_2017510100:inst3|lpmSC:inst7|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[1]                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Clock ; Rise       ; CU_Mesut_Selim_Serbes_2017510100:inst3|lpmSC:inst7|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[2]                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Clock ; Rise       ; CU_Mesut_Selim_Serbes_2017510100:inst3|lpmSC:inst7|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[3]                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Clock ; Rise       ; CU_Mesut_Selim_Serbes_2017510100:inst3|lpm_V:inst6|lpm_counter:LPM_COUNTER_component|cntr_mqj:auto_generated|counter_reg_bit[0]                                ;
; 0.074  ; 0.304        ; 0.230          ; Low Pulse Width ; Clock ; Rise       ; BUS_Mesut_Selim_Serbes_2017510100:inst2|DataMemory:inst5|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_address_reg0        ;
; 0.074  ; 0.304        ; 0.230          ; Low Pulse Width ; Clock ; Rise       ; BUS_Mesut_Selim_Serbes_2017510100:inst2|DataMemory:inst5|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_re_reg              ;
; 0.074  ; 0.304        ; 0.230          ; Low Pulse Width ; Clock ; Rise       ; BUS_Mesut_Selim_Serbes_2017510100:inst2|DataMemory:inst5|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_we_reg              ;
; 0.074  ; 0.304        ; 0.230          ; Low Pulse Width ; Clock ; Rise       ; BUS_Mesut_Selim_Serbes_2017510100:inst2|StackMemory:inst16|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|ram_block1a0~porta_address_reg0      ;
; 0.074  ; 0.304        ; 0.230          ; Low Pulse Width ; Clock ; Rise       ; BUS_Mesut_Selim_Serbes_2017510100:inst2|StackMemory:inst16|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|ram_block1a0~porta_re_reg            ;
; 0.074  ; 0.304        ; 0.230          ; Low Pulse Width ; Clock ; Rise       ; BUS_Mesut_Selim_Serbes_2017510100:inst2|StackMemory:inst16|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|ram_block1a0~porta_we_reg            ;
; 0.076  ; 0.306        ; 0.230          ; Low Pulse Width ; Clock ; Rise       ; BUS_Mesut_Selim_Serbes_2017510100:inst2|DataMemory:inst5|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0         ;
; 0.076  ; 0.306        ; 0.230          ; Low Pulse Width ; Clock ; Rise       ; BUS_Mesut_Selim_Serbes_2017510100:inst2|StackMemory:inst16|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|ram_block1a0~porta_datain_reg0       ;
; 0.077  ; 0.307        ; 0.230          ; Low Pulse Width ; Clock ; Rise       ; BUS_Mesut_Selim_Serbes_2017510100:inst2|InstructionMemory:inst6|altsyncram:altsyncram_component|altsyncram_c8a1:auto_generated|ram_block1a0~porta_address_reg0 ;
; 0.078  ; 0.308        ; 0.230          ; Low Pulse Width ; Clock ; Rise       ; BUS_Mesut_Selim_Serbes_2017510100:inst2|DataMemory:inst5|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|q_a[0]                                 ;
; 0.078  ; 0.308        ; 0.230          ; Low Pulse Width ; Clock ; Rise       ; BUS_Mesut_Selim_Serbes_2017510100:inst2|DataMemory:inst5|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|q_a[1]                                 ;
; 0.078  ; 0.308        ; 0.230          ; Low Pulse Width ; Clock ; Rise       ; BUS_Mesut_Selim_Serbes_2017510100:inst2|DataMemory:inst5|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|q_a[2]                                 ;
; 0.078  ; 0.308        ; 0.230          ; Low Pulse Width ; Clock ; Rise       ; BUS_Mesut_Selim_Serbes_2017510100:inst2|DataMemory:inst5|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|q_a[3]                                 ;
; 0.078  ; 0.308        ; 0.230          ; Low Pulse Width ; Clock ; Rise       ; BUS_Mesut_Selim_Serbes_2017510100:inst2|StackMemory:inst16|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|q_a[0]                               ;
; 0.078  ; 0.308        ; 0.230          ; Low Pulse Width ; Clock ; Rise       ; BUS_Mesut_Selim_Serbes_2017510100:inst2|StackMemory:inst16|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|q_a[1]                               ;
; 0.078  ; 0.308        ; 0.230          ; Low Pulse Width ; Clock ; Rise       ; BUS_Mesut_Selim_Serbes_2017510100:inst2|StackMemory:inst16|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|q_a[2]                               ;
; 0.078  ; 0.308        ; 0.230          ; Low Pulse Width ; Clock ; Rise       ; BUS_Mesut_Selim_Serbes_2017510100:inst2|StackMemory:inst16|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|q_a[3]                               ;
; 0.078  ; 0.308        ; 0.230          ; Low Pulse Width ; Clock ; Rise       ; BUS_Mesut_Selim_Serbes_2017510100:inst2|StackMemory:inst16|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|q_a[4]                               ;
; 0.081  ; 0.311        ; 0.230          ; Low Pulse Width ; Clock ; Rise       ; BUS_Mesut_Selim_Serbes_2017510100:inst2|InstructionMemory:inst6|altsyncram:altsyncram_component|altsyncram_c8a1:auto_generated|q_a[0]                          ;
; 0.081  ; 0.311        ; 0.230          ; Low Pulse Width ; Clock ; Rise       ; BUS_Mesut_Selim_Serbes_2017510100:inst2|InstructionMemory:inst6|altsyncram:altsyncram_component|altsyncram_c8a1:auto_generated|q_a[10]                         ;
; 0.081  ; 0.311        ; 0.230          ; Low Pulse Width ; Clock ; Rise       ; BUS_Mesut_Selim_Serbes_2017510100:inst2|InstructionMemory:inst6|altsyncram:altsyncram_component|altsyncram_c8a1:auto_generated|q_a[1]                          ;
+--------+--------------+----------------+-----------------+-------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------+
; Setup Times                                                                      ;
+----------------------+------------+-------+-------+------------+-----------------+
; Data Port            ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+----------------------+------------+-------+-------+------------+-----------------+
; Clock                ; Clock      ; 0.446 ; 0.614 ; Rise       ; Clock           ;
; InputRegister_in[*]  ; Clock      ; 1.827 ; 2.169 ; Rise       ; Clock           ;
;  InputRegister_in[0] ; Clock      ; 1.736 ; 2.107 ; Rise       ; Clock           ;
;  InputRegister_in[1] ; Clock      ; 1.827 ; 2.169 ; Rise       ; Clock           ;
;  InputRegister_in[2] ; Clock      ; 1.320 ; 1.710 ; Rise       ; Clock           ;
;  InputRegister_in[3] ; Clock      ; 1.764 ; 2.105 ; Rise       ; Clock           ;
+----------------------+------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------------------+
; Hold Times                                                                         ;
+----------------------+------------+--------+--------+------------+-----------------+
; Data Port            ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+----------------------+------------+--------+--------+------------+-----------------+
; Clock                ; Clock      ; -0.123 ; -0.270 ; Rise       ; Clock           ;
; InputRegister_in[*]  ; Clock      ; -0.986 ; -1.362 ; Rise       ; Clock           ;
;  InputRegister_in[0] ; Clock      ; -1.401 ; -1.761 ; Rise       ; Clock           ;
;  InputRegister_in[1] ; Clock      ; -1.490 ; -1.822 ; Rise       ; Clock           ;
;  InputRegister_in[2] ; Clock      ; -0.986 ; -1.362 ; Rise       ; Clock           ;
;  InputRegister_in[3] ; Clock      ; -1.431 ; -1.762 ; Rise       ; Clock           ;
+----------------------+------------+--------+--------+------------+-----------------+


+--------------------------------------------------------------------------------+
; Clock to Output Times                                                          ;
+--------------------+------------+-------+-------+------------+-----------------+
; Data Port          ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------------+------------+-------+-------+------------+-----------------+
; outputRegister[*]  ; Clock      ; 5.765 ; 5.745 ; Rise       ; Clock           ;
;  outputRegister[0] ; Clock      ; 5.765 ; 5.739 ; Rise       ; Clock           ;
;  outputRegister[1] ; Clock      ; 5.760 ; 5.745 ; Rise       ; Clock           ;
;  outputRegister[2] ; Clock      ; 5.562 ; 5.525 ; Rise       ; Clock           ;
;  outputRegister[3] ; Clock      ; 5.745 ; 5.722 ; Rise       ; Clock           ;
+--------------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                  ;
+--------------------+------------+-------+-------+------------+-----------------+
; Data Port          ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------------+------------+-------+-------+------------+-----------------+
; outputRegister[*]  ; Clock      ; 5.446 ; 5.409 ; Rise       ; Clock           ;
;  outputRegister[0] ; Clock      ; 5.641 ; 5.614 ; Rise       ; Clock           ;
;  outputRegister[1] ; Clock      ; 5.636 ; 5.619 ; Rise       ; Clock           ;
;  outputRegister[2] ; Clock      ; 5.446 ; 5.409 ; Rise       ; Clock           ;
;  outputRegister[3] ; Clock      ; 5.621 ; 5.597 ; Rise       ; Clock           ;
+--------------------+------------+-------+-------+------------+-----------------+


---------------------------------------------
; Slow 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+------------------------------------+
; Fast 1200mV 0C Model Setup Summary ;
+-------+--------+-------------------+
; Clock ; Slack  ; End Point TNS     ;
+-------+--------+-------------------+
; Clock ; -2.891 ; -108.571          ;
+-------+--------+-------------------+


+-----------------------------------+
; Fast 1200mV 0C Model Hold Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; Clock ; 0.077 ; 0.000             ;
+-------+-------+-------------------+


-----------------------------------------
; Fast 1200mV 0C Model Recovery Summary ;
-----------------------------------------
No paths to report.


----------------------------------------
; Fast 1200mV 0C Model Removal Summary ;
----------------------------------------
No paths to report.


+--------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary ;
+-------+--------+---------------------------------+
; Clock ; Slack  ; End Point TNS                   ;
+-------+--------+---------------------------------+
; Clock ; -3.000 ; -87.549                         ;
+-------+--------+---------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'Clock'                                                                                                                                                                                                                                                                                                                                             ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                        ; To Node                                                                                                                                       ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.891 ; BUS_Mesut_Selim_Serbes_2017510100:inst2|InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[9]  ; CU_Mesut_Selim_Serbes_2017510100:inst3|lpm_V:inst6|lpm_counter:LPM_COUNTER_component|cntr_mqj:auto_generated|counter_reg_bit[0]               ; Clock        ; Clock       ; 1.000        ; 0.151      ; 4.029      ;
; -2.859 ; CU_Mesut_Selim_Serbes_2017510100:inst3|lpmSC:inst7|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[1]                  ; CU_Mesut_Selim_Serbes_2017510100:inst3|lpm_V:inst6|lpm_counter:LPM_COUNTER_component|cntr_mqj:auto_generated|counter_reg_bit[0]               ; Clock        ; Clock       ; 1.000        ; 0.152      ; 3.998      ;
; -2.833 ; BUS_Mesut_Selim_Serbes_2017510100:inst2|InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[9]  ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_Register1|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3] ; Clock        ; Clock       ; 1.000        ; 0.162      ; 3.982      ;
; -2.823 ; BUS_Mesut_Selim_Serbes_2017510100:inst2|InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6]  ; CU_Mesut_Selim_Serbes_2017510100:inst3|lpm_V:inst6|lpm_counter:LPM_COUNTER_component|cntr_mqj:auto_generated|counter_reg_bit[0]               ; Clock        ; Clock       ; 1.000        ; 0.151      ; 3.961      ;
; -2.801 ; CU_Mesut_Selim_Serbes_2017510100:inst3|lpmSC:inst7|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[1]                  ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_Register1|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3] ; Clock        ; Clock       ; 1.000        ; 0.163      ; 3.951      ;
; -2.796 ; BUS_Mesut_Selim_Serbes_2017510100:inst2|InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[9]  ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_Register2|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2] ; Clock        ; Clock       ; 1.000        ; 0.161      ; 3.944      ;
; -2.793 ; CU_Mesut_Selim_Serbes_2017510100:inst3|lpmSC:inst7|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[3]                  ; CU_Mesut_Selim_Serbes_2017510100:inst3|lpm_V:inst6|lpm_counter:LPM_COUNTER_component|cntr_mqj:auto_generated|counter_reg_bit[0]               ; Clock        ; Clock       ; 1.000        ; 0.152      ; 3.932      ;
; -2.786 ; BUS_Mesut_Selim_Serbes_2017510100:inst2|InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[9]  ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_Register0|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3] ; Clock        ; Clock       ; 1.000        ; 0.145      ; 3.918      ;
; -2.776 ; CU_Mesut_Selim_Serbes_2017510100:inst3|lpmSC:inst7|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[2]                  ; CU_Mesut_Selim_Serbes_2017510100:inst3|lpm_V:inst6|lpm_counter:LPM_COUNTER_component|cntr_mqj:auto_generated|counter_reg_bit[0]               ; Clock        ; Clock       ; 1.000        ; 0.152      ; 3.915      ;
; -2.766 ; BUS_Mesut_Selim_Serbes_2017510100:inst2|InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[9]  ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_Register2|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3] ; Clock        ; Clock       ; 1.000        ; 0.161      ; 3.914      ;
; -2.765 ; BUS_Mesut_Selim_Serbes_2017510100:inst2|InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6]  ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_Register1|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3] ; Clock        ; Clock       ; 1.000        ; 0.162      ; 3.914      ;
; -2.764 ; CU_Mesut_Selim_Serbes_2017510100:inst3|lpmSC:inst7|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[1]                  ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_Register2|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2] ; Clock        ; Clock       ; 1.000        ; 0.162      ; 3.913      ;
; -2.754 ; CU_Mesut_Selim_Serbes_2017510100:inst3|lpmSC:inst7|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[1]                  ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_Register0|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3] ; Clock        ; Clock       ; 1.000        ; 0.146      ; 3.887      ;
; -2.735 ; CU_Mesut_Selim_Serbes_2017510100:inst3|lpmSC:inst7|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[3]                  ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_Register1|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3] ; Clock        ; Clock       ; 1.000        ; 0.163      ; 3.885      ;
; -2.734 ; CU_Mesut_Selim_Serbes_2017510100:inst3|lpmSC:inst7|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[0]                  ; CU_Mesut_Selim_Serbes_2017510100:inst3|lpm_V:inst6|lpm_counter:LPM_COUNTER_component|cntr_mqj:auto_generated|counter_reg_bit[0]               ; Clock        ; Clock       ; 1.000        ; 0.152      ; 3.873      ;
; -2.734 ; CU_Mesut_Selim_Serbes_2017510100:inst3|lpmSC:inst7|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[1]                  ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_Register2|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3] ; Clock        ; Clock       ; 1.000        ; 0.162      ; 3.883      ;
; -2.734 ; BUS_Mesut_Selim_Serbes_2017510100:inst2|InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[8]  ; CU_Mesut_Selim_Serbes_2017510100:inst3|lpm_V:inst6|lpm_counter:LPM_COUNTER_component|cntr_mqj:auto_generated|counter_reg_bit[0]               ; Clock        ; Clock       ; 1.000        ; 0.151      ; 3.872      ;
; -2.728 ; BUS_Mesut_Selim_Serbes_2017510100:inst2|InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6]  ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_Register2|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2] ; Clock        ; Clock       ; 1.000        ; 0.161      ; 3.876      ;
; -2.718 ; BUS_Mesut_Selim_Serbes_2017510100:inst2|InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6]  ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_Register0|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3] ; Clock        ; Clock       ; 1.000        ; 0.145      ; 3.850      ;
; -2.718 ; CU_Mesut_Selim_Serbes_2017510100:inst3|lpmSC:inst7|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[2]                  ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_Register1|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3] ; Clock        ; Clock       ; 1.000        ; 0.163      ; 3.868      ;
; -2.698 ; BUS_Mesut_Selim_Serbes_2017510100:inst2|InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[9]  ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_Register1|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2] ; Clock        ; Clock       ; 1.000        ; 0.162      ; 3.847      ;
; -2.698 ; CU_Mesut_Selim_Serbes_2017510100:inst3|lpmSC:inst7|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[3]                  ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_Register2|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2] ; Clock        ; Clock       ; 1.000        ; 0.162      ; 3.847      ;
; -2.698 ; BUS_Mesut_Selim_Serbes_2017510100:inst2|InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6]  ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_Register2|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3] ; Clock        ; Clock       ; 1.000        ; 0.161      ; 3.846      ;
; -2.688 ; CU_Mesut_Selim_Serbes_2017510100:inst3|lpmSC:inst7|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[3]                  ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_Register0|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3] ; Clock        ; Clock       ; 1.000        ; 0.146      ; 3.821      ;
; -2.681 ; CU_Mesut_Selim_Serbes_2017510100:inst3|lpmSC:inst7|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[2]                  ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_Register2|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2] ; Clock        ; Clock       ; 1.000        ; 0.162      ; 3.830      ;
; -2.677 ; BUS_Mesut_Selim_Serbes_2017510100:inst2|InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[9]  ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_Register0|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0] ; Clock        ; Clock       ; 1.000        ; 0.145      ; 3.809      ;
; -2.677 ; BUS_Mesut_Selim_Serbes_2017510100:inst2|InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[7]  ; CU_Mesut_Selim_Serbes_2017510100:inst3|lpm_V:inst6|lpm_counter:LPM_COUNTER_component|cntr_mqj:auto_generated|counter_reg_bit[0]               ; Clock        ; Clock       ; 1.000        ; 0.151      ; 3.815      ;
; -2.676 ; CU_Mesut_Selim_Serbes_2017510100:inst3|lpmSC:inst7|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[0]                  ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_Register1|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3] ; Clock        ; Clock       ; 1.000        ; 0.163      ; 3.826      ;
; -2.676 ; BUS_Mesut_Selim_Serbes_2017510100:inst2|InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[8]  ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_Register1|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3] ; Clock        ; Clock       ; 1.000        ; 0.162      ; 3.825      ;
; -2.671 ; CU_Mesut_Selim_Serbes_2017510100:inst3|lpmSC:inst7|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[2]                  ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_Register0|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3] ; Clock        ; Clock       ; 1.000        ; 0.146      ; 3.804      ;
; -2.668 ; CU_Mesut_Selim_Serbes_2017510100:inst3|lpmSC:inst7|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[3]                  ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_Register2|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3] ; Clock        ; Clock       ; 1.000        ; 0.162      ; 3.817      ;
; -2.666 ; CU_Mesut_Selim_Serbes_2017510100:inst3|lpmSC:inst7|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[1]                  ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_Register1|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2] ; Clock        ; Clock       ; 1.000        ; 0.163      ; 3.816      ;
; -2.655 ; BUS_Mesut_Selim_Serbes_2017510100:inst2|InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[9]  ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_Register2|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0] ; Clock        ; Clock       ; 1.000        ; 0.161      ; 3.803      ;
; -2.651 ; CU_Mesut_Selim_Serbes_2017510100:inst3|lpmSC:inst7|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[2]                  ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_Register2|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3] ; Clock        ; Clock       ; 1.000        ; 0.162      ; 3.800      ;
; -2.645 ; CU_Mesut_Selim_Serbes_2017510100:inst3|lpmSC:inst7|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[1]                  ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_Register0|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0] ; Clock        ; Clock       ; 1.000        ; 0.146      ; 3.778      ;
; -2.639 ; CU_Mesut_Selim_Serbes_2017510100:inst3|lpmSC:inst7|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[0]                  ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_Register2|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2] ; Clock        ; Clock       ; 1.000        ; 0.162      ; 3.788      ;
; -2.639 ; BUS_Mesut_Selim_Serbes_2017510100:inst2|InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[8]  ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_Register2|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2] ; Clock        ; Clock       ; 1.000        ; 0.161      ; 3.787      ;
; -2.630 ; BUS_Mesut_Selim_Serbes_2017510100:inst2|InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6]  ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_Register1|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2] ; Clock        ; Clock       ; 1.000        ; 0.162      ; 3.779      ;
; -2.629 ; CU_Mesut_Selim_Serbes_2017510100:inst3|lpmSC:inst7|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[0]                  ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_Register0|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3] ; Clock        ; Clock       ; 1.000        ; 0.146      ; 3.762      ;
; -2.629 ; BUS_Mesut_Selim_Serbes_2017510100:inst2|InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[8]  ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_Register0|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3] ; Clock        ; Clock       ; 1.000        ; 0.145      ; 3.761      ;
; -2.625 ; BUS_Mesut_Selim_Serbes_2017510100:inst2|InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[9]  ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_Register2|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1] ; Clock        ; Clock       ; 1.000        ; 0.161      ; 3.773      ;
; -2.623 ; CU_Mesut_Selim_Serbes_2017510100:inst3|lpmSC:inst7|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[1]                  ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_Register2|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0] ; Clock        ; Clock       ; 1.000        ; 0.162      ; 3.772      ;
; -2.619 ; BUS_Mesut_Selim_Serbes_2017510100:inst2|InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[7]  ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_Register1|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3] ; Clock        ; Clock       ; 1.000        ; 0.162      ; 3.768      ;
; -2.609 ; CU_Mesut_Selim_Serbes_2017510100:inst3|lpmSC:inst7|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[0]                  ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_Register2|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3] ; Clock        ; Clock       ; 1.000        ; 0.162      ; 3.758      ;
; -2.609 ; BUS_Mesut_Selim_Serbes_2017510100:inst2|InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6]  ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_Register0|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0] ; Clock        ; Clock       ; 1.000        ; 0.145      ; 3.741      ;
; -2.609 ; BUS_Mesut_Selim_Serbes_2017510100:inst2|InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[8]  ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_Register2|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3] ; Clock        ; Clock       ; 1.000        ; 0.161      ; 3.757      ;
; -2.600 ; CU_Mesut_Selim_Serbes_2017510100:inst3|lpmSC:inst7|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[3]                  ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_Register1|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2] ; Clock        ; Clock       ; 1.000        ; 0.163      ; 3.750      ;
; -2.593 ; CU_Mesut_Selim_Serbes_2017510100:inst3|lpmSC:inst7|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[1]                  ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_Register2|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1] ; Clock        ; Clock       ; 1.000        ; 0.162      ; 3.742      ;
; -2.590 ; CU_Mesut_Selim_Serbes_2017510100:inst3|lpmSC:inst7|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[3]                  ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_Register0|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0] ; Clock        ; Clock       ; 1.000        ; 0.146      ; 3.723      ;
; -2.587 ; BUS_Mesut_Selim_Serbes_2017510100:inst2|InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6]  ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_Register2|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0] ; Clock        ; Clock       ; 1.000        ; 0.161      ; 3.735      ;
; -2.583 ; CU_Mesut_Selim_Serbes_2017510100:inst3|lpmSC:inst7|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[2]                  ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_Register1|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2] ; Clock        ; Clock       ; 1.000        ; 0.163      ; 3.733      ;
; -2.582 ; BUS_Mesut_Selim_Serbes_2017510100:inst2|InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[7]  ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_Register2|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2] ; Clock        ; Clock       ; 1.000        ; 0.161      ; 3.730      ;
; -2.572 ; BUS_Mesut_Selim_Serbes_2017510100:inst2|InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[7]  ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_Register0|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3] ; Clock        ; Clock       ; 1.000        ; 0.145      ; 3.704      ;
; -2.568 ; CU_Mesut_Selim_Serbes_2017510100:inst3|lpmSC:inst7|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[3]                  ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_Register2|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0] ; Clock        ; Clock       ; 1.000        ; 0.162      ; 3.717      ;
; -2.562 ; BUS_Mesut_Selim_Serbes_2017510100:inst2|InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[9]  ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_Register1|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1] ; Clock        ; Clock       ; 1.000        ; 0.149      ; 3.698      ;
; -2.562 ; CU_Mesut_Selim_Serbes_2017510100:inst3|lpmSC:inst7|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[2]                  ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_Register0|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0] ; Clock        ; Clock       ; 1.000        ; 0.146      ; 3.695      ;
; -2.561 ; CU_Mesut_Selim_Serbes_2017510100:inst3|lpmSC:inst7|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[0]                  ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_Register0|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0] ; Clock        ; Clock       ; 1.000        ; 0.146      ; 3.694      ;
; -2.560 ; BUS_Mesut_Selim_Serbes_2017510100:inst2|InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[10] ; CU_Mesut_Selim_Serbes_2017510100:inst3|lpm_V:inst6|lpm_counter:LPM_COUNTER_component|cntr_mqj:auto_generated|counter_reg_bit[0]               ; Clock        ; Clock       ; 1.000        ; 0.151      ; 3.698      ;
; -2.557 ; BUS_Mesut_Selim_Serbes_2017510100:inst2|InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6]  ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_Register2|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1] ; Clock        ; Clock       ; 1.000        ; 0.161      ; 3.705      ;
; -2.552 ; BUS_Mesut_Selim_Serbes_2017510100:inst2|InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[7]  ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_Register2|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3] ; Clock        ; Clock       ; 1.000        ; 0.161      ; 3.700      ;
; -2.541 ; CU_Mesut_Selim_Serbes_2017510100:inst3|lpmSC:inst7|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[0]                  ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_Register1|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2] ; Clock        ; Clock       ; 1.000        ; 0.163      ; 3.691      ;
; -2.541 ; BUS_Mesut_Selim_Serbes_2017510100:inst2|InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[8]  ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_Register1|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2] ; Clock        ; Clock       ; 1.000        ; 0.162      ; 3.690      ;
; -2.540 ; CU_Mesut_Selim_Serbes_2017510100:inst3|lpmSC:inst7|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[2]                  ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_Register2|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0] ; Clock        ; Clock       ; 1.000        ; 0.162      ; 3.689      ;
; -2.539 ; CU_Mesut_Selim_Serbes_2017510100:inst3|lpmSC:inst7|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[0]                  ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_Register2|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0] ; Clock        ; Clock       ; 1.000        ; 0.162      ; 3.688      ;
; -2.538 ; CU_Mesut_Selim_Serbes_2017510100:inst3|lpmSC:inst7|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[3]                  ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_Register2|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1] ; Clock        ; Clock       ; 1.000        ; 0.162      ; 3.687      ;
; -2.530 ; CU_Mesut_Selim_Serbes_2017510100:inst3|lpmSC:inst7|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[1]                  ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_Register1|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1] ; Clock        ; Clock       ; 1.000        ; 0.150      ; 3.667      ;
; -2.515 ; BUS_Mesut_Selim_Serbes_2017510100:inst2|InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[8]  ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_Register0|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0] ; Clock        ; Clock       ; 1.000        ; 0.145      ; 3.647      ;
; -2.510 ; CU_Mesut_Selim_Serbes_2017510100:inst3|lpmSC:inst7|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[2]                  ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_Register2|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1] ; Clock        ; Clock       ; 1.000        ; 0.162      ; 3.659      ;
; -2.509 ; CU_Mesut_Selim_Serbes_2017510100:inst3|lpmSC:inst7|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[0]                  ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_Register2|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1] ; Clock        ; Clock       ; 1.000        ; 0.162      ; 3.658      ;
; -2.502 ; BUS_Mesut_Selim_Serbes_2017510100:inst2|InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[10] ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_Register1|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3] ; Clock        ; Clock       ; 1.000        ; 0.162      ; 3.651      ;
; -2.494 ; BUS_Mesut_Selim_Serbes_2017510100:inst2|InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6]  ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_Register1|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1] ; Clock        ; Clock       ; 1.000        ; 0.149      ; 3.630      ;
; -2.493 ; BUS_Mesut_Selim_Serbes_2017510100:inst2|InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[8]  ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_Register2|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0] ; Clock        ; Clock       ; 1.000        ; 0.161      ; 3.641      ;
; -2.484 ; BUS_Mesut_Selim_Serbes_2017510100:inst2|InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[7]  ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_Register1|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2] ; Clock        ; Clock       ; 1.000        ; 0.162      ; 3.633      ;
; -2.475 ; CU_Mesut_Selim_Serbes_2017510100:inst3|lpmSC:inst7|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[3]                  ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_Register1|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1] ; Clock        ; Clock       ; 1.000        ; 0.150      ; 3.612      ;
; -2.465 ; BUS_Mesut_Selim_Serbes_2017510100:inst2|InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[10] ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_Register2|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2] ; Clock        ; Clock       ; 1.000        ; 0.161      ; 3.613      ;
; -2.464 ; BUS_Mesut_Selim_Serbes_2017510100:inst2|InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[9]  ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_Register0|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2] ; Clock        ; Clock       ; 1.000        ; 0.148      ; 3.599      ;
; -2.463 ; BUS_Mesut_Selim_Serbes_2017510100:inst2|InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[7]  ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_Register0|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0] ; Clock        ; Clock       ; 1.000        ; 0.145      ; 3.595      ;
; -2.463 ; BUS_Mesut_Selim_Serbes_2017510100:inst2|InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[8]  ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_Register2|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1] ; Clock        ; Clock       ; 1.000        ; 0.161      ; 3.611      ;
; -2.462 ; BUS_Mesut_Selim_Serbes_2017510100:inst2|InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[4]  ; CU_Mesut_Selim_Serbes_2017510100:inst3|lpm_V:inst6|lpm_counter:LPM_COUNTER_component|cntr_mqj:auto_generated|counter_reg_bit[0]               ; Clock        ; Clock       ; 1.000        ; 0.151      ; 3.600      ;
; -2.459 ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:InputRegister|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0] ; CU_Mesut_Selim_Serbes_2017510100:inst3|lpm_V:inst6|lpm_counter:LPM_COUNTER_component|cntr_mqj:auto_generated|counter_reg_bit[0]               ; Clock        ; Clock       ; 1.000        ; 0.134      ; 3.580      ;
; -2.455 ; BUS_Mesut_Selim_Serbes_2017510100:inst2|InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[10] ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_Register0|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3] ; Clock        ; Clock       ; 1.000        ; 0.145      ; 3.587      ;
; -2.447 ; CU_Mesut_Selim_Serbes_2017510100:inst3|lpmSC:inst7|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[2]                  ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_Register1|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1] ; Clock        ; Clock       ; 1.000        ; 0.150      ; 3.584      ;
; -2.446 ; CU_Mesut_Selim_Serbes_2017510100:inst3|lpmSC:inst7|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[0]                  ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_Register1|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1] ; Clock        ; Clock       ; 1.000        ; 0.150      ; 3.583      ;
; -2.441 ; BUS_Mesut_Selim_Serbes_2017510100:inst2|InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[7]  ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_Register2|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0] ; Clock        ; Clock       ; 1.000        ; 0.161      ; 3.589      ;
; -2.435 ; BUS_Mesut_Selim_Serbes_2017510100:inst2|InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[10] ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_Register2|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3] ; Clock        ; Clock       ; 1.000        ; 0.161      ; 3.583      ;
; -2.432 ; CU_Mesut_Selim_Serbes_2017510100:inst3|lpmSC:inst7|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[1]                  ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_Register0|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2] ; Clock        ; Clock       ; 1.000        ; 0.149      ; 3.568      ;
; -2.424 ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_Register2|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]    ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_Register0|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0] ; Clock        ; Clock       ; 1.000        ; -0.060     ; 3.351      ;
; -2.411 ; BUS_Mesut_Selim_Serbes_2017510100:inst2|InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[7]  ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_Register2|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1] ; Clock        ; Clock       ; 1.000        ; 0.161      ; 3.559      ;
; -2.404 ; BUS_Mesut_Selim_Serbes_2017510100:inst2|InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[4]  ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_Register1|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3] ; Clock        ; Clock       ; 1.000        ; 0.162      ; 3.553      ;
; -2.402 ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_Register2|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]    ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_Register2|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0] ; Clock        ; Clock       ; 1.000        ; -0.044     ; 3.345      ;
; -2.401 ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:InputRegister|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0] ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_Register1|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3] ; Clock        ; Clock       ; 1.000        ; 0.145      ; 3.533      ;
; -2.400 ; BUS_Mesut_Selim_Serbes_2017510100:inst2|InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[8]  ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_Register1|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1] ; Clock        ; Clock       ; 1.000        ; 0.149      ; 3.536      ;
; -2.396 ; BUS_Mesut_Selim_Serbes_2017510100:inst2|InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6]  ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_Register0|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2] ; Clock        ; Clock       ; 1.000        ; 0.148      ; 3.531      ;
; -2.389 ; BUS_Mesut_Selim_Serbes_2017510100:inst2|InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[5]  ; CU_Mesut_Selim_Serbes_2017510100:inst3|lpm_V:inst6|lpm_counter:LPM_COUNTER_component|cntr_mqj:auto_generated|counter_reg_bit[0]               ; Clock        ; Clock       ; 1.000        ; 0.151      ; 3.527      ;
; -2.370 ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:InputRegister|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0] ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_Register0|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0] ; Clock        ; Clock       ; 1.000        ; 0.128      ; 3.485      ;
; -2.367 ; BUS_Mesut_Selim_Serbes_2017510100:inst2|InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[4]  ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_Register2|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2] ; Clock        ; Clock       ; 1.000        ; 0.161      ; 3.515      ;
; -2.367 ; BUS_Mesut_Selim_Serbes_2017510100:inst2|InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[10] ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_Register1|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2] ; Clock        ; Clock       ; 1.000        ; 0.162      ; 3.516      ;
; -2.366 ; CU_Mesut_Selim_Serbes_2017510100:inst3|lpmSC:inst7|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[3]                  ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_Register0|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2] ; Clock        ; Clock       ; 1.000        ; 0.149      ; 3.502      ;
; -2.364 ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:InputRegister|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0] ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_Register2|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2] ; Clock        ; Clock       ; 1.000        ; 0.144      ; 3.495      ;
; -2.357 ; BUS_Mesut_Selim_Serbes_2017510100:inst2|InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[4]  ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_Register0|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3] ; Clock        ; Clock       ; 1.000        ; 0.145      ; 3.489      ;
+--------+--------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'Clock'                                                                                                                                                                                                                                                                                                                                                                 ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                           ; To Node                                                                                                                                                        ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.077 ; Clock                                                                                                                                               ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:InputRegister|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]               ; Clock        ; Clock       ; 0.000        ; 1.415      ; 1.576      ;
; 0.092 ; Clock                                                                                                                                               ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:InputRegister|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]               ; Clock        ; Clock       ; 0.000        ; 1.412      ; 1.588      ;
; 0.119 ; Clock                                                                                                                                               ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:InputRegister|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]               ; Clock        ; Clock       ; 0.000        ; 1.422      ; 1.625      ;
; 0.151 ; BUS_Mesut_Selim_Serbes_2017510100:inst2|StackPointer:StackPointer|lpm_counter:LPM_COUNTER_component|cntr_34h:auto_generated|counter_reg_bit[0]      ; BUS_Mesut_Selim_Serbes_2017510100:inst2|StackMemory:inst16|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|ram_block1a0~porta_address_reg0      ; Clock        ; Clock       ; 0.000        ; 0.221      ; 0.476      ;
; 0.164 ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_AddressRegister|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0] ; BUS_Mesut_Selim_Serbes_2017510100:inst2|DataMemory:inst5|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_address_reg0        ; Clock        ; Clock       ; 0.000        ; 0.219      ; 0.487      ;
; 0.176 ; Clock                                                                                                                                               ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:InputRegister|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]               ; Clock        ; Clock       ; 0.000        ; 1.419      ; 1.679      ;
; 0.178 ; BUS_Mesut_Selim_Serbes_2017510100:inst2|ProgramCounter:inst14|lpm_counter:LPM_COUNTER_component|cntr_6cj:auto_generated|counter_reg_bit[4]          ; BUS_Mesut_Selim_Serbes_2017510100:inst2|InstructionMemory:inst6|altsyncram:altsyncram_component|altsyncram_c8a1:auto_generated|ram_block1a0~porta_address_reg0 ; Clock        ; Clock       ; 0.000        ; 0.221      ; 0.503      ;
; 0.179 ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_AddressRegister|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1] ; BUS_Mesut_Selim_Serbes_2017510100:inst2|DataMemory:inst5|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_address_reg0        ; Clock        ; Clock       ; 0.000        ; 0.219      ; 0.502      ;
; 0.184 ; BUS_Mesut_Selim_Serbes_2017510100:inst2|ProgramCounter:inst14|lpm_counter:LPM_COUNTER_component|cntr_6cj:auto_generated|counter_reg_bit[0]          ; BUS_Mesut_Selim_Serbes_2017510100:inst2|InstructionMemory:inst6|altsyncram:altsyncram_component|altsyncram_c8a1:auto_generated|ram_block1a0~porta_address_reg0 ; Clock        ; Clock       ; 0.000        ; 0.221      ; 0.509      ;
; 0.205 ; BUS_Mesut_Selim_Serbes_2017510100:inst2|StackPointer:StackPointer|lpm_counter:LPM_COUNTER_component|cntr_34h:auto_generated|counter_reg_bit[3]      ; BUS_Mesut_Selim_Serbes_2017510100:inst2|StackPointer:StackPointer|lpm_counter:LPM_COUNTER_component|cntr_34h:auto_generated|counter_reg_bit[3]                 ; Clock        ; Clock       ; 0.000        ; 0.036      ; 0.325      ;
; 0.287 ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_AddressRegister|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3] ; BUS_Mesut_Selim_Serbes_2017510100:inst2|DataMemory:inst5|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_address_reg0        ; Clock        ; Clock       ; 0.000        ; 0.219      ; 0.610      ;
; 0.292 ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_AddressRegister|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2] ; BUS_Mesut_Selim_Serbes_2017510100:inst2|DataMemory:inst5|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_address_reg0        ; Clock        ; Clock       ; 0.000        ; 0.219      ; 0.615      ;
; 0.308 ; BUS_Mesut_Selim_Serbes_2017510100:inst2|ProgramCounter:inst14|lpm_counter:LPM_COUNTER_component|cntr_6cj:auto_generated|counter_reg_bit[1]          ; BUS_Mesut_Selim_Serbes_2017510100:inst2|InstructionMemory:inst6|altsyncram:altsyncram_component|altsyncram_c8a1:auto_generated|ram_block1a0~porta_address_reg0 ; Clock        ; Clock       ; 0.000        ; 0.221      ; 0.633      ;
; 0.311 ; BUS_Mesut_Selim_Serbes_2017510100:inst2|ProgramCounter:inst14|lpm_counter:LPM_COUNTER_component|cntr_6cj:auto_generated|counter_reg_bit[1]          ; BUS_Mesut_Selim_Serbes_2017510100:inst2|ProgramCounter:inst14|lpm_counter:LPM_COUNTER_component|cntr_6cj:auto_generated|counter_reg_bit[1]                     ; Clock        ; Clock       ; 0.000        ; 0.036      ; 0.431      ;
; 0.311 ; BUS_Mesut_Selim_Serbes_2017510100:inst2|ProgramCounter:inst14|lpm_counter:LPM_COUNTER_component|cntr_6cj:auto_generated|counter_reg_bit[2]          ; BUS_Mesut_Selim_Serbes_2017510100:inst2|ProgramCounter:inst14|lpm_counter:LPM_COUNTER_component|cntr_6cj:auto_generated|counter_reg_bit[2]                     ; Clock        ; Clock       ; 0.000        ; 0.036      ; 0.431      ;
; 0.311 ; BUS_Mesut_Selim_Serbes_2017510100:inst2|ProgramCounter:inst14|lpm_counter:LPM_COUNTER_component|cntr_6cj:auto_generated|counter_reg_bit[3]          ; BUS_Mesut_Selim_Serbes_2017510100:inst2|ProgramCounter:inst14|lpm_counter:LPM_COUNTER_component|cntr_6cj:auto_generated|counter_reg_bit[3]                     ; Clock        ; Clock       ; 0.000        ; 0.036      ; 0.431      ;
; 0.312 ; BUS_Mesut_Selim_Serbes_2017510100:inst2|StackPointer:StackPointer|lpm_counter:LPM_COUNTER_component|cntr_34h:auto_generated|counter_reg_bit[1]      ; BUS_Mesut_Selim_Serbes_2017510100:inst2|StackMemory:inst16|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|ram_block1a0~porta_address_reg0      ; Clock        ; Clock       ; 0.000        ; 0.221      ; 0.637      ;
; 0.316 ; BUS_Mesut_Selim_Serbes_2017510100:inst2|StackPointer:StackPointer|lpm_counter:LPM_COUNTER_component|cntr_34h:auto_generated|counter_reg_bit[3]      ; BUS_Mesut_Selim_Serbes_2017510100:inst2|StackMemory:inst16|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|ram_block1a0~porta_address_reg0      ; Clock        ; Clock       ; 0.000        ; 0.221      ; 0.641      ;
; 0.316 ; BUS_Mesut_Selim_Serbes_2017510100:inst2|ProgramCounter:inst14|lpm_counter:LPM_COUNTER_component|cntr_6cj:auto_generated|counter_reg_bit[1]          ; BUS_Mesut_Selim_Serbes_2017510100:inst2|StackMemory:inst16|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|ram_block1a0~porta_datain_reg0       ; Clock        ; Clock       ; 0.000        ; 0.226      ; 0.646      ;
; 0.319 ; BUS_Mesut_Selim_Serbes_2017510100:inst2|ProgramCounter:inst14|lpm_counter:LPM_COUNTER_component|cntr_6cj:auto_generated|counter_reg_bit[0]          ; BUS_Mesut_Selim_Serbes_2017510100:inst2|ProgramCounter:inst14|lpm_counter:LPM_COUNTER_component|cntr_6cj:auto_generated|counter_reg_bit[0]                     ; Clock        ; Clock       ; 0.000        ; 0.036      ; 0.439      ;
; 0.322 ; BUS_Mesut_Selim_Serbes_2017510100:inst2|ProgramCounter:inst14|lpm_counter:LPM_COUNTER_component|cntr_6cj:auto_generated|counter_reg_bit[4]          ; BUS_Mesut_Selim_Serbes_2017510100:inst2|ProgramCounter:inst14|lpm_counter:LPM_COUNTER_component|cntr_6cj:auto_generated|counter_reg_bit[4]                     ; Clock        ; Clock       ; 0.000        ; 0.036      ; 0.442      ;
; 0.324 ; CU_Mesut_Selim_Serbes_2017510100:inst3|lpmSC:inst7|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[2]                     ; CU_Mesut_Selim_Serbes_2017510100:inst3|lpmSC:inst7|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[2]                                ; Clock        ; Clock       ; 0.000        ; 0.035      ; 0.443      ;
; 0.324 ; BUS_Mesut_Selim_Serbes_2017510100:inst2|ProgramCounter:inst14|lpm_counter:LPM_COUNTER_component|cntr_6cj:auto_generated|counter_reg_bit[2]          ; BUS_Mesut_Selim_Serbes_2017510100:inst2|StackMemory:inst16|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|ram_block1a0~porta_datain_reg0       ; Clock        ; Clock       ; 0.000        ; 0.226      ; 0.654      ;
; 0.331 ; BUS_Mesut_Selim_Serbes_2017510100:inst2|ProgramCounter:inst14|lpm_counter:LPM_COUNTER_component|cntr_6cj:auto_generated|counter_reg_bit[4]          ; BUS_Mesut_Selim_Serbes_2017510100:inst2|StackMemory:inst16|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|ram_block1a0~porta_datain_reg0       ; Clock        ; Clock       ; 0.000        ; 0.226      ; 0.661      ;
; 0.332 ; BUS_Mesut_Selim_Serbes_2017510100:inst2|ProgramCounter:inst14|lpm_counter:LPM_COUNTER_component|cntr_6cj:auto_generated|counter_reg_bit[3]          ; BUS_Mesut_Selim_Serbes_2017510100:inst2|InstructionMemory:inst6|altsyncram:altsyncram_component|altsyncram_c8a1:auto_generated|ram_block1a0~porta_address_reg0 ; Clock        ; Clock       ; 0.000        ; 0.221      ; 0.657      ;
; 0.335 ; CU_Mesut_Selim_Serbes_2017510100:inst3|lpmSC:inst7|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[0]                     ; CU_Mesut_Selim_Serbes_2017510100:inst3|lpmSC:inst7|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[0]                                ; Clock        ; Clock       ; 0.000        ; 0.035      ; 0.454      ;
; 0.339 ; BUS_Mesut_Selim_Serbes_2017510100:inst2|StackPointer:StackPointer|lpm_counter:LPM_COUNTER_component|cntr_34h:auto_generated|counter_reg_bit[2]      ; BUS_Mesut_Selim_Serbes_2017510100:inst2|StackMemory:inst16|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|ram_block1a0~porta_address_reg0      ; Clock        ; Clock       ; 0.000        ; 0.221      ; 0.664      ;
; 0.341 ; BUS_Mesut_Selim_Serbes_2017510100:inst2|ProgramCounter:inst14|lpm_counter:LPM_COUNTER_component|cntr_6cj:auto_generated|counter_reg_bit[0]          ; BUS_Mesut_Selim_Serbes_2017510100:inst2|StackMemory:inst16|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|ram_block1a0~porta_datain_reg0       ; Clock        ; Clock       ; 0.000        ; 0.226      ; 0.671      ;
; 0.350 ; BUS_Mesut_Selim_Serbes_2017510100:inst2|InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[8]     ; CU_Mesut_Selim_Serbes_2017510100:inst3|lpm_V:inst6|lpm_counter:LPM_COUNTER_component|cntr_mqj:auto_generated|counter_reg_bit[0]                                ; Clock        ; Clock       ; 0.000        ; 0.231      ; 0.665      ;
; 0.367 ; BUS_Mesut_Selim_Serbes_2017510100:inst2|StackPointer:StackPointer|lpm_counter:LPM_COUNTER_component|cntr_34h:auto_generated|counter_reg_bit[1]      ; BUS_Mesut_Selim_Serbes_2017510100:inst2|StackPointer:StackPointer|lpm_counter:LPM_COUNTER_component|cntr_34h:auto_generated|counter_reg_bit[1]                 ; Clock        ; Clock       ; 0.000        ; 0.036      ; 0.487      ;
; 0.401 ; BUS_Mesut_Selim_Serbes_2017510100:inst2|InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6]     ; CU_Mesut_Selim_Serbes_2017510100:inst3|lpm_V:inst6|lpm_counter:LPM_COUNTER_component|cntr_mqj:auto_generated|counter_reg_bit[0]                                ; Clock        ; Clock       ; 0.000        ; 0.231      ; 0.716      ;
; 0.432 ; BUS_Mesut_Selim_Serbes_2017510100:inst2|ProgramCounter:inst14|lpm_counter:LPM_COUNTER_component|cntr_6cj:auto_generated|counter_reg_bit[3]          ; BUS_Mesut_Selim_Serbes_2017510100:inst2|StackMemory:inst16|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|ram_block1a0~porta_datain_reg0       ; Clock        ; Clock       ; 0.000        ; 0.226      ; 0.762      ;
; 0.455 ; BUS_Mesut_Selim_Serbes_2017510100:inst2|ProgramCounter:inst14|lpm_counter:LPM_COUNTER_component|cntr_6cj:auto_generated|counter_reg_bit[2]          ; BUS_Mesut_Selim_Serbes_2017510100:inst2|InstructionMemory:inst6|altsyncram:altsyncram_component|altsyncram_c8a1:auto_generated|ram_block1a0~porta_address_reg0 ; Clock        ; Clock       ; 0.000        ; 0.221      ; 0.780      ;
; 0.460 ; BUS_Mesut_Selim_Serbes_2017510100:inst2|ProgramCounter:inst14|lpm_counter:LPM_COUNTER_component|cntr_6cj:auto_generated|counter_reg_bit[1]          ; BUS_Mesut_Selim_Serbes_2017510100:inst2|ProgramCounter:inst14|lpm_counter:LPM_COUNTER_component|cntr_6cj:auto_generated|counter_reg_bit[2]                     ; Clock        ; Clock       ; 0.000        ; 0.036      ; 0.580      ;
; 0.460 ; BUS_Mesut_Selim_Serbes_2017510100:inst2|ProgramCounter:inst14|lpm_counter:LPM_COUNTER_component|cntr_6cj:auto_generated|counter_reg_bit[3]          ; BUS_Mesut_Selim_Serbes_2017510100:inst2|ProgramCounter:inst14|lpm_counter:LPM_COUNTER_component|cntr_6cj:auto_generated|counter_reg_bit[4]                     ; Clock        ; Clock       ; 0.000        ; 0.036      ; 0.580      ;
; 0.466 ; BUS_Mesut_Selim_Serbes_2017510100:inst2|ProgramCounter:inst14|lpm_counter:LPM_COUNTER_component|cntr_6cj:auto_generated|counter_reg_bit[0]          ; BUS_Mesut_Selim_Serbes_2017510100:inst2|ProgramCounter:inst14|lpm_counter:LPM_COUNTER_component|cntr_6cj:auto_generated|counter_reg_bit[1]                     ; Clock        ; Clock       ; 0.000        ; 0.036      ; 0.586      ;
; 0.469 ; BUS_Mesut_Selim_Serbes_2017510100:inst2|ProgramCounter:inst14|lpm_counter:LPM_COUNTER_component|cntr_6cj:auto_generated|counter_reg_bit[2]          ; BUS_Mesut_Selim_Serbes_2017510100:inst2|ProgramCounter:inst14|lpm_counter:LPM_COUNTER_component|cntr_6cj:auto_generated|counter_reg_bit[3]                     ; Clock        ; Clock       ; 0.000        ; 0.036      ; 0.589      ;
; 0.469 ; BUS_Mesut_Selim_Serbes_2017510100:inst2|ProgramCounter:inst14|lpm_counter:LPM_COUNTER_component|cntr_6cj:auto_generated|counter_reg_bit[0]          ; BUS_Mesut_Selim_Serbes_2017510100:inst2|ProgramCounter:inst14|lpm_counter:LPM_COUNTER_component|cntr_6cj:auto_generated|counter_reg_bit[2]                     ; Clock        ; Clock       ; 0.000        ; 0.036      ; 0.589      ;
; 0.472 ; BUS_Mesut_Selim_Serbes_2017510100:inst2|ProgramCounter:inst14|lpm_counter:LPM_COUNTER_component|cntr_6cj:auto_generated|counter_reg_bit[2]          ; BUS_Mesut_Selim_Serbes_2017510100:inst2|ProgramCounter:inst14|lpm_counter:LPM_COUNTER_component|cntr_6cj:auto_generated|counter_reg_bit[4]                     ; Clock        ; Clock       ; 0.000        ; 0.036      ; 0.592      ;
; 0.482 ; CU_Mesut_Selim_Serbes_2017510100:inst3|lpmSC:inst7|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[0]                     ; CU_Mesut_Selim_Serbes_2017510100:inst3|lpmSC:inst7|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[1]                                ; Clock        ; Clock       ; 0.000        ; 0.035      ; 0.601      ;
; 0.482 ; CU_Mesut_Selim_Serbes_2017510100:inst3|lpmSC:inst7|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[2]                     ; CU_Mesut_Selim_Serbes_2017510100:inst3|lpmSC:inst7|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[3]                                ; Clock        ; Clock       ; 0.000        ; 0.035      ; 0.601      ;
; 0.485 ; CU_Mesut_Selim_Serbes_2017510100:inst3|lpmSC:inst7|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[0]                     ; CU_Mesut_Selim_Serbes_2017510100:inst3|lpmSC:inst7|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[2]                                ; Clock        ; Clock       ; 0.000        ; 0.035      ; 0.604      ;
; 0.497 ; CU_Mesut_Selim_Serbes_2017510100:inst3|lpmSC:inst7|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[3]                     ; CU_Mesut_Selim_Serbes_2017510100:inst3|lpmSC:inst7|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[3]                                ; Clock        ; Clock       ; 0.000        ; 0.035      ; 0.616      ;
; 0.502 ; BUS_Mesut_Selim_Serbes_2017510100:inst2|StackPointer:StackPointer|lpm_counter:LPM_COUNTER_component|cntr_34h:auto_generated|counter_reg_bit[0]      ; BUS_Mesut_Selim_Serbes_2017510100:inst2|StackPointer:StackPointer|lpm_counter:LPM_COUNTER_component|cntr_34h:auto_generated|counter_reg_bit[0]                 ; Clock        ; Clock       ; 0.000        ; 0.036      ; 0.622      ;
; 0.516 ; BUS_Mesut_Selim_Serbes_2017510100:inst2|StackPointer:StackPointer|lpm_counter:LPM_COUNTER_component|cntr_34h:auto_generated|counter_reg_bit[1]      ; BUS_Mesut_Selim_Serbes_2017510100:inst2|StackPointer:StackPointer|lpm_counter:LPM_COUNTER_component|cntr_34h:auto_generated|counter_reg_bit[2]                 ; Clock        ; Clock       ; 0.000        ; 0.036      ; 0.636      ;
; 0.523 ; BUS_Mesut_Selim_Serbes_2017510100:inst2|ProgramCounter:inst14|lpm_counter:LPM_COUNTER_component|cntr_6cj:auto_generated|counter_reg_bit[1]          ; BUS_Mesut_Selim_Serbes_2017510100:inst2|ProgramCounter:inst14|lpm_counter:LPM_COUNTER_component|cntr_6cj:auto_generated|counter_reg_bit[3]                     ; Clock        ; Clock       ; 0.000        ; 0.036      ; 0.643      ;
; 0.526 ; BUS_Mesut_Selim_Serbes_2017510100:inst2|ProgramCounter:inst14|lpm_counter:LPM_COUNTER_component|cntr_6cj:auto_generated|counter_reg_bit[1]          ; BUS_Mesut_Selim_Serbes_2017510100:inst2|ProgramCounter:inst14|lpm_counter:LPM_COUNTER_component|cntr_6cj:auto_generated|counter_reg_bit[4]                     ; Clock        ; Clock       ; 0.000        ; 0.036      ; 0.646      ;
; 0.529 ; BUS_Mesut_Selim_Serbes_2017510100:inst2|StackPointer:StackPointer|lpm_counter:LPM_COUNTER_component|cntr_34h:auto_generated|counter_reg_bit[1]      ; BUS_Mesut_Selim_Serbes_2017510100:inst2|StackPointer:StackPointer|lpm_counter:LPM_COUNTER_component|cntr_34h:auto_generated|counter_reg_bit[3]                 ; Clock        ; Clock       ; 0.000        ; 0.036      ; 0.649      ;
; 0.532 ; BUS_Mesut_Selim_Serbes_2017510100:inst2|ProgramCounter:inst14|lpm_counter:LPM_COUNTER_component|cntr_6cj:auto_generated|counter_reg_bit[0]          ; BUS_Mesut_Selim_Serbes_2017510100:inst2|ProgramCounter:inst14|lpm_counter:LPM_COUNTER_component|cntr_6cj:auto_generated|counter_reg_bit[3]                     ; Clock        ; Clock       ; 0.000        ; 0.036      ; 0.652      ;
; 0.535 ; BUS_Mesut_Selim_Serbes_2017510100:inst2|ProgramCounter:inst14|lpm_counter:LPM_COUNTER_component|cntr_6cj:auto_generated|counter_reg_bit[0]          ; BUS_Mesut_Selim_Serbes_2017510100:inst2|ProgramCounter:inst14|lpm_counter:LPM_COUNTER_component|cntr_6cj:auto_generated|counter_reg_bit[4]                     ; Clock        ; Clock       ; 0.000        ; 0.036      ; 0.655      ;
; 0.548 ; CU_Mesut_Selim_Serbes_2017510100:inst3|lpmSC:inst7|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[0]                     ; CU_Mesut_Selim_Serbes_2017510100:inst3|lpmSC:inst7|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[3]                                ; Clock        ; Clock       ; 0.000        ; 0.035      ; 0.667      ;
; 0.592 ; BUS_Mesut_Selim_Serbes_2017510100:inst2|InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[10]    ; BUS_Mesut_Selim_Serbes_2017510100:inst2|DataMemory:inst5|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_re_reg              ; Clock        ; Clock       ; 0.000        ; 0.220      ; 0.916      ;
; 0.599 ; BUS_Mesut_Selim_Serbes_2017510100:inst2|InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[0]     ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_AddressRegister|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]            ; Clock        ; Clock       ; 0.000        ; 0.037      ; 0.720      ;
; 0.612 ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:InputRegister|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]    ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_OutputRegister|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]             ; Clock        ; Clock       ; 0.000        ; 0.036      ; 0.732      ;
; 0.632 ; BUS_Mesut_Selim_Serbes_2017510100:inst2|InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[0]     ; BUS_Mesut_Selim_Serbes_2017510100:inst2|DataMemory:inst5|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0         ; Clock        ; Clock       ; 0.000        ; 0.222      ; 0.958      ;
; 0.633 ; CU_Mesut_Selim_Serbes_2017510100:inst3|lpmSC:inst7|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[1]                     ; CU_Mesut_Selim_Serbes_2017510100:inst3|lpmSC:inst7|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[1]                                ; Clock        ; Clock       ; 0.000        ; 0.035      ; 0.752      ;
; 0.641 ; BUS_Mesut_Selim_Serbes_2017510100:inst2|StackPointer:StackPointer|lpm_counter:LPM_COUNTER_component|cntr_34h:auto_generated|counter_reg_bit[0]      ; BUS_Mesut_Selim_Serbes_2017510100:inst2|StackPointer:StackPointer|lpm_counter:LPM_COUNTER_component|cntr_34h:auto_generated|counter_reg_bit[1]                 ; Clock        ; Clock       ; 0.000        ; 0.036      ; 0.761      ;
; 0.650 ; BUS_Mesut_Selim_Serbes_2017510100:inst2|InstructionMemory:inst6|altsyncram:altsyncram_component|altsyncram_c8a1:auto_generated|q_a[3]               ; BUS_Mesut_Selim_Serbes_2017510100:inst2|InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[3]                ; Clock        ; Clock       ; 0.000        ; 0.086      ; 0.820      ;
; 0.653 ; BUS_Mesut_Selim_Serbes_2017510100:inst2|InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[0]     ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_OutputRegister|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]             ; Clock        ; Clock       ; 0.000        ; 0.038      ; 0.775      ;
; 0.654 ; BUS_Mesut_Selim_Serbes_2017510100:inst2|StackPointer:StackPointer|lpm_counter:LPM_COUNTER_component|cntr_34h:auto_generated|counter_reg_bit[0]      ; BUS_Mesut_Selim_Serbes_2017510100:inst2|StackPointer:StackPointer|lpm_counter:LPM_COUNTER_component|cntr_34h:auto_generated|counter_reg_bit[2]                 ; Clock        ; Clock       ; 0.000        ; 0.036      ; 0.774      ;
; 0.672 ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_Register1|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]       ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_OutputRegister|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]             ; Clock        ; Clock       ; 0.000        ; -0.159     ; 0.597      ;
; 0.682 ; BUS_Mesut_Selim_Serbes_2017510100:inst2|InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[1]     ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_AddressRegister|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]            ; Clock        ; Clock       ; 0.000        ; 0.037      ; 0.803      ;
; 0.682 ; CU_Mesut_Selim_Serbes_2017510100:inst3|lpmSC:inst7|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[0]                     ; BUS_Mesut_Selim_Serbes_2017510100:inst2|DataMemory:inst5|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_we_reg              ; Clock        ; Clock       ; 0.000        ; 0.221      ; 1.007      ;
; 0.682 ; BUS_Mesut_Selim_Serbes_2017510100:inst2|InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[8]     ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_Register0|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]                  ; Clock        ; Clock       ; 0.000        ; 0.228      ; 0.994      ;
; 0.700 ; BUS_Mesut_Selim_Serbes_2017510100:inst2|InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6]     ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_Register0|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]                  ; Clock        ; Clock       ; 0.000        ; 0.243      ; 1.027      ;
; 0.703 ; BUS_Mesut_Selim_Serbes_2017510100:inst2|StackPointer:StackPointer|lpm_counter:LPM_COUNTER_component|cntr_34h:auto_generated|counter_reg_bit[2]      ; BUS_Mesut_Selim_Serbes_2017510100:inst2|StackPointer:StackPointer|lpm_counter:LPM_COUNTER_component|cntr_34h:auto_generated|counter_reg_bit[2]                 ; Clock        ; Clock       ; 0.000        ; 0.036      ; 0.823      ;
; 0.704 ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_Register2|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]       ; BUS_Mesut_Selim_Serbes_2017510100:inst2|DataMemory:inst5|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0         ; Clock        ; Clock       ; 0.000        ; 0.026      ; 0.834      ;
; 0.707 ; BUS_Mesut_Selim_Serbes_2017510100:inst2|StackPointer:StackPointer|lpm_counter:LPM_COUNTER_component|cntr_34h:auto_generated|counter_reg_bit[0]      ; BUS_Mesut_Selim_Serbes_2017510100:inst2|StackPointer:StackPointer|lpm_counter:LPM_COUNTER_component|cntr_34h:auto_generated|counter_reg_bit[3]                 ; Clock        ; Clock       ; 0.000        ; 0.036      ; 0.827      ;
; 0.725 ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_Register2|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]       ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_OutputRegister|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]             ; Clock        ; Clock       ; 0.000        ; -0.158     ; 0.651      ;
; 0.736 ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_Register1|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]       ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_OutputRegister|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]             ; Clock        ; Clock       ; 0.000        ; -0.146     ; 0.674      ;
; 0.743 ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:InputRegister|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]    ; BUS_Mesut_Selim_Serbes_2017510100:inst2|DataMemory:inst5|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0         ; Clock        ; Clock       ; 0.000        ; 0.220      ; 1.067      ;
; 0.749 ; BUS_Mesut_Selim_Serbes_2017510100:inst2|InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[7]     ; BUS_Mesut_Selim_Serbes_2017510100:inst2|DataMemory:inst5|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_we_reg              ; Clock        ; Clock       ; 0.000        ; 0.221      ; 1.074      ;
; 0.750 ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_Register1|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]       ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_OutputRegister|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]             ; Clock        ; Clock       ; 0.000        ; -0.159     ; 0.675      ;
; 0.751 ; CU_Mesut_Selim_Serbes_2017510100:inst3|lpmSC:inst7|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[2]                     ; BUS_Mesut_Selim_Serbes_2017510100:inst2|DataMemory:inst5|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_we_reg              ; Clock        ; Clock       ; 0.000        ; 0.221      ; 1.076      ;
; 0.770 ; BUS_Mesut_Selim_Serbes_2017510100:inst2|InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[5]     ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_OutputRegister|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]             ; Clock        ; Clock       ; 0.000        ; 0.038      ; 0.892      ;
; 0.771 ; BUS_Mesut_Selim_Serbes_2017510100:inst2|InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[5]     ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_OutputRegister|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]             ; Clock        ; Clock       ; 0.000        ; 0.038      ; 0.893      ;
; 0.772 ; BUS_Mesut_Selim_Serbes_2017510100:inst2|InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[5]     ; BUS_Mesut_Selim_Serbes_2017510100:inst2|DataMemory:inst5|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0         ; Clock        ; Clock       ; 0.000        ; 0.222      ; 1.098      ;
; 0.776 ; BUS_Mesut_Selim_Serbes_2017510100:inst2|InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[5]     ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_OutputRegister|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]             ; Clock        ; Clock       ; 0.000        ; 0.038      ; 0.898      ;
; 0.778 ; BUS_Mesut_Selim_Serbes_2017510100:inst2|InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6]     ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_Register1|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]                  ; Clock        ; Clock       ; 0.000        ; 0.228      ; 1.090      ;
; 0.782 ; CU_Mesut_Selim_Serbes_2017510100:inst3|lpmSC:inst7|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[1]                     ; CU_Mesut_Selim_Serbes_2017510100:inst3|lpmSC:inst7|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[2]                                ; Clock        ; Clock       ; 0.000        ; 0.035      ; 0.901      ;
; 0.783 ; BUS_Mesut_Selim_Serbes_2017510100:inst2|InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[4]     ; BUS_Mesut_Selim_Serbes_2017510100:inst2|ProgramCounter:inst14|lpm_counter:LPM_COUNTER_component|cntr_6cj:auto_generated|counter_reg_bit[4]                     ; Clock        ; Clock       ; 0.000        ; 0.053      ; 0.920      ;
; 0.784 ; BUS_Mesut_Selim_Serbes_2017510100:inst2|InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[5]     ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_OutputRegister|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]             ; Clock        ; Clock       ; 0.000        ; 0.038      ; 0.906      ;
; 0.786 ; BUS_Mesut_Selim_Serbes_2017510100:inst2|InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6]     ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_Register0|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]                  ; Clock        ; Clock       ; 0.000        ; 0.228      ; 1.098      ;
; 0.792 ; BUS_Mesut_Selim_Serbes_2017510100:inst2|InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[2]     ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_OutputRegister|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]             ; Clock        ; Clock       ; 0.000        ; 0.038      ; 0.914      ;
; 0.798 ; BUS_Mesut_Selim_Serbes_2017510100:inst2|InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[8]     ; BUS_Mesut_Selim_Serbes_2017510100:inst2|DataMemory:inst5|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_we_reg              ; Clock        ; Clock       ; 0.000        ; 0.221      ; 1.123      ;
; 0.805 ; BUS_Mesut_Selim_Serbes_2017510100:inst2|DataMemory:inst5|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|q_a[3]                      ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_OutputRegister|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]             ; Clock        ; Clock       ; 0.000        ; -0.122     ; 0.767      ;
; 0.806 ; CU_Mesut_Selim_Serbes_2017510100:inst3|lpmSC:inst7|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[3]                     ; BUS_Mesut_Selim_Serbes_2017510100:inst2|DataMemory:inst5|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_we_reg              ; Clock        ; Clock       ; 0.000        ; 0.221      ; 1.131      ;
; 0.816 ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_Register1|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]       ; BUS_Mesut_Selim_Serbes_2017510100:inst2|DataMemory:inst5|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0         ; Clock        ; Clock       ; 0.000        ; 0.025      ; 0.945      ;
; 0.821 ; BUS_Mesut_Selim_Serbes_2017510100:inst2|InstructionMemory:inst6|altsyncram:altsyncram_component|altsyncram_c8a1:auto_generated|q_a[9]               ; BUS_Mesut_Selim_Serbes_2017510100:inst2|InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[9]                ; Clock        ; Clock       ; 0.000        ; -0.121     ; 0.784      ;
; 0.823 ; BUS_Mesut_Selim_Serbes_2017510100:inst2|InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[1]     ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_OutputRegister|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]             ; Clock        ; Clock       ; 0.000        ; 0.038      ; 0.945      ;
; 0.823 ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:InputRegister|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]    ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_OutputRegister|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]             ; Clock        ; Clock       ; 0.000        ; 0.038      ; 0.945      ;
; 0.830 ; Clock                                                                                                                                               ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:InputRegister|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]               ; Clock        ; Clock       ; -0.500       ; 1.415      ; 1.849      ;
; 0.833 ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_Register2|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]       ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_Register0|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]                  ; Clock        ; Clock       ; 0.000        ; 0.031      ; 0.948      ;
; 0.844 ; BUS_Mesut_Selim_Serbes_2017510100:inst2|InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[3]     ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_AddressRegister|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]            ; Clock        ; Clock       ; 0.000        ; -0.161     ; 0.767      ;
; 0.845 ; CU_Mesut_Selim_Serbes_2017510100:inst3|lpmSC:inst7|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[1]                     ; CU_Mesut_Selim_Serbes_2017510100:inst3|lpmSC:inst7|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[3]                                ; Clock        ; Clock       ; 0.000        ; 0.035      ; 0.964      ;
; 0.847 ; BUS_Mesut_Selim_Serbes_2017510100:inst2|InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[7]     ; BUS_Mesut_Selim_Serbes_2017510100:inst2|DataMemory:inst5|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_re_reg              ; Clock        ; Clock       ; 0.000        ; 0.221      ; 1.172      ;
; 0.847 ; CU_Mesut_Selim_Serbes_2017510100:inst3|lpmSC:inst7|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[1]                     ; BUS_Mesut_Selim_Serbes_2017510100:inst2|DataMemory:inst5|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_we_reg              ; Clock        ; Clock       ; 0.000        ; 0.221      ; 1.172      ;
; 0.847 ; Clock                                                                                                                                               ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:InputRegister|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]               ; Clock        ; Clock       ; -0.500       ; 1.412      ; 1.863      ;
; 0.851 ; BUS_Mesut_Selim_Serbes_2017510100:inst2|StackPointer:StackPointer|lpm_counter:LPM_COUNTER_component|cntr_34h:auto_generated|counter_reg_bit[2]      ; BUS_Mesut_Selim_Serbes_2017510100:inst2|StackPointer:StackPointer|lpm_counter:LPM_COUNTER_component|cntr_34h:auto_generated|counter_reg_bit[3]                 ; Clock        ; Clock       ; 0.000        ; 0.036      ; 0.971      ;
; 0.856 ; BUS_Mesut_Selim_Serbes_2017510100:inst2|InstructionMemory:inst6|altsyncram:altsyncram_component|altsyncram_c8a1:auto_generated|q_a[6]               ; BUS_Mesut_Selim_Serbes_2017510100:inst2|InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6]                ; Clock        ; Clock       ; 0.000        ; -0.121     ; 0.819      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width: 'Clock'                                                                                                                                                                                              ;
+--------+--------------+----------------+-----------------+-------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slack  ; Actual Width ; Required Width ; Type            ; Clock ; Clock Edge ; Target                                                                                                                                                         ;
+--------+--------------+----------------+-----------------+-------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+
; -3.000 ; 1.000        ; 4.000          ; Port Rate       ; Clock ; Rise       ; Clock                                                                                                                                                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Clock ; Rise       ; BUS_Mesut_Selim_Serbes_2017510100:inst2|DataMemory:inst5|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|q_a[0]                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Clock ; Rise       ; BUS_Mesut_Selim_Serbes_2017510100:inst2|DataMemory:inst5|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|q_a[1]                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Clock ; Rise       ; BUS_Mesut_Selim_Serbes_2017510100:inst2|DataMemory:inst5|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|q_a[2]                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Clock ; Rise       ; BUS_Mesut_Selim_Serbes_2017510100:inst2|DataMemory:inst5|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|q_a[3]                                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Clock ; Rise       ; BUS_Mesut_Selim_Serbes_2017510100:inst2|DataMemory:inst5|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_address_reg0        ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Clock ; Rise       ; BUS_Mesut_Selim_Serbes_2017510100:inst2|DataMemory:inst5|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_datain_reg0         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Clock ; Rise       ; BUS_Mesut_Selim_Serbes_2017510100:inst2|DataMemory:inst5|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_re_reg              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Clock ; Rise       ; BUS_Mesut_Selim_Serbes_2017510100:inst2|DataMemory:inst5|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_we_reg              ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Clock ; Rise       ; BUS_Mesut_Selim_Serbes_2017510100:inst2|InstructionMemory:inst6|altsyncram:altsyncram_component|altsyncram_c8a1:auto_generated|q_a[0]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Clock ; Rise       ; BUS_Mesut_Selim_Serbes_2017510100:inst2|InstructionMemory:inst6|altsyncram:altsyncram_component|altsyncram_c8a1:auto_generated|q_a[10]                         ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Clock ; Rise       ; BUS_Mesut_Selim_Serbes_2017510100:inst2|InstructionMemory:inst6|altsyncram:altsyncram_component|altsyncram_c8a1:auto_generated|q_a[1]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Clock ; Rise       ; BUS_Mesut_Selim_Serbes_2017510100:inst2|InstructionMemory:inst6|altsyncram:altsyncram_component|altsyncram_c8a1:auto_generated|q_a[2]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Clock ; Rise       ; BUS_Mesut_Selim_Serbes_2017510100:inst2|InstructionMemory:inst6|altsyncram:altsyncram_component|altsyncram_c8a1:auto_generated|q_a[3]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Clock ; Rise       ; BUS_Mesut_Selim_Serbes_2017510100:inst2|InstructionMemory:inst6|altsyncram:altsyncram_component|altsyncram_c8a1:auto_generated|q_a[4]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Clock ; Rise       ; BUS_Mesut_Selim_Serbes_2017510100:inst2|InstructionMemory:inst6|altsyncram:altsyncram_component|altsyncram_c8a1:auto_generated|q_a[5]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Clock ; Rise       ; BUS_Mesut_Selim_Serbes_2017510100:inst2|InstructionMemory:inst6|altsyncram:altsyncram_component|altsyncram_c8a1:auto_generated|q_a[6]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Clock ; Rise       ; BUS_Mesut_Selim_Serbes_2017510100:inst2|InstructionMemory:inst6|altsyncram:altsyncram_component|altsyncram_c8a1:auto_generated|q_a[7]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Clock ; Rise       ; BUS_Mesut_Selim_Serbes_2017510100:inst2|InstructionMemory:inst6|altsyncram:altsyncram_component|altsyncram_c8a1:auto_generated|q_a[8]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Clock ; Rise       ; BUS_Mesut_Selim_Serbes_2017510100:inst2|InstructionMemory:inst6|altsyncram:altsyncram_component|altsyncram_c8a1:auto_generated|q_a[9]                          ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Clock ; Rise       ; BUS_Mesut_Selim_Serbes_2017510100:inst2|InstructionMemory:inst6|altsyncram:altsyncram_component|altsyncram_c8a1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Clock ; Rise       ; BUS_Mesut_Selim_Serbes_2017510100:inst2|InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[0]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Clock ; Rise       ; BUS_Mesut_Selim_Serbes_2017510100:inst2|InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[10]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Clock ; Rise       ; BUS_Mesut_Selim_Serbes_2017510100:inst2|InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[1]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Clock ; Rise       ; BUS_Mesut_Selim_Serbes_2017510100:inst2|InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[2]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Clock ; Rise       ; BUS_Mesut_Selim_Serbes_2017510100:inst2|InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[3]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Clock ; Rise       ; BUS_Mesut_Selim_Serbes_2017510100:inst2|InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[4]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Clock ; Rise       ; BUS_Mesut_Selim_Serbes_2017510100:inst2|InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[5]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Clock ; Rise       ; BUS_Mesut_Selim_Serbes_2017510100:inst2|InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[6]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Clock ; Rise       ; BUS_Mesut_Selim_Serbes_2017510100:inst2|InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[7]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Clock ; Rise       ; BUS_Mesut_Selim_Serbes_2017510100:inst2|InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[8]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Clock ; Rise       ; BUS_Mesut_Selim_Serbes_2017510100:inst2|InstructionRegister:inst15|lpm_counter:LPM_COUNTER_component|cntr_jdj:auto_generated|counter_reg_bit[9]                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Clock ; Rise       ; BUS_Mesut_Selim_Serbes_2017510100:inst2|ProgramCounter:inst14|lpm_counter:LPM_COUNTER_component|cntr_6cj:auto_generated|counter_reg_bit[0]                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Clock ; Rise       ; BUS_Mesut_Selim_Serbes_2017510100:inst2|ProgramCounter:inst14|lpm_counter:LPM_COUNTER_component|cntr_6cj:auto_generated|counter_reg_bit[1]                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Clock ; Rise       ; BUS_Mesut_Selim_Serbes_2017510100:inst2|ProgramCounter:inst14|lpm_counter:LPM_COUNTER_component|cntr_6cj:auto_generated|counter_reg_bit[2]                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Clock ; Rise       ; BUS_Mesut_Selim_Serbes_2017510100:inst2|ProgramCounter:inst14|lpm_counter:LPM_COUNTER_component|cntr_6cj:auto_generated|counter_reg_bit[3]                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Clock ; Rise       ; BUS_Mesut_Selim_Serbes_2017510100:inst2|ProgramCounter:inst14|lpm_counter:LPM_COUNTER_component|cntr_6cj:auto_generated|counter_reg_bit[4]                     ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Clock ; Rise       ; BUS_Mesut_Selim_Serbes_2017510100:inst2|StackMemory:inst16|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|q_a[0]                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Clock ; Rise       ; BUS_Mesut_Selim_Serbes_2017510100:inst2|StackMemory:inst16|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|q_a[1]                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Clock ; Rise       ; BUS_Mesut_Selim_Serbes_2017510100:inst2|StackMemory:inst16|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|q_a[2]                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Clock ; Rise       ; BUS_Mesut_Selim_Serbes_2017510100:inst2|StackMemory:inst16|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|q_a[3]                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Clock ; Rise       ; BUS_Mesut_Selim_Serbes_2017510100:inst2|StackMemory:inst16|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|q_a[4]                               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Clock ; Rise       ; BUS_Mesut_Selim_Serbes_2017510100:inst2|StackMemory:inst16|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|ram_block1a0~porta_address_reg0      ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Clock ; Rise       ; BUS_Mesut_Selim_Serbes_2017510100:inst2|StackMemory:inst16|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|ram_block1a0~porta_datain_reg0       ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Clock ; Rise       ; BUS_Mesut_Selim_Serbes_2017510100:inst2|StackMemory:inst16|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|ram_block1a0~porta_re_reg            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Clock ; Rise       ; BUS_Mesut_Selim_Serbes_2017510100:inst2|StackMemory:inst16|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|ram_block1a0~porta_we_reg            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Clock ; Rise       ; BUS_Mesut_Selim_Serbes_2017510100:inst2|StackPointer:StackPointer|lpm_counter:LPM_COUNTER_component|cntr_34h:auto_generated|counter_reg_bit[0]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Clock ; Rise       ; BUS_Mesut_Selim_Serbes_2017510100:inst2|StackPointer:StackPointer|lpm_counter:LPM_COUNTER_component|cntr_34h:auto_generated|counter_reg_bit[1]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Clock ; Rise       ; BUS_Mesut_Selim_Serbes_2017510100:inst2|StackPointer:StackPointer|lpm_counter:LPM_COUNTER_component|cntr_34h:auto_generated|counter_reg_bit[2]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Clock ; Rise       ; BUS_Mesut_Selim_Serbes_2017510100:inst2|StackPointer:StackPointer|lpm_counter:LPM_COUNTER_component|cntr_34h:auto_generated|counter_reg_bit[3]                 ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Clock ; Rise       ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:InputRegister|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Clock ; Rise       ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:InputRegister|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Clock ; Rise       ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:InputRegister|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Clock ; Rise       ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:InputRegister|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]               ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Clock ; Rise       ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_AddressRegister|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Clock ; Rise       ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_AddressRegister|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Clock ; Rise       ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_AddressRegister|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Clock ; Rise       ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_AddressRegister|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]            ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Clock ; Rise       ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_OutputRegister|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Clock ; Rise       ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_OutputRegister|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Clock ; Rise       ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_OutputRegister|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Clock ; Rise       ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_OutputRegister|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]             ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Clock ; Rise       ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_Register0|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Clock ; Rise       ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_Register0|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Clock ; Rise       ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_Register0|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Clock ; Rise       ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_Register0|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Clock ; Rise       ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_Register1|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Clock ; Rise       ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_Register1|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Clock ; Rise       ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_Register1|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Clock ; Rise       ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_Register1|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Clock ; Rise       ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_Register2|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[0]                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Clock ; Rise       ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_Register2|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[1]                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Clock ; Rise       ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_Register2|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[2]                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Clock ; Rise       ; BUS_Mesut_Selim_Serbes_2017510100:inst2|newLpmCounter:_Register2|lpm_counter:LPM_COUNTER_component|cntr_5cj:auto_generated|counter_reg_bit[3]                  ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Clock ; Rise       ; CU_Mesut_Selim_Serbes_2017510100:inst3|lpmSC:inst7|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[0]                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Clock ; Rise       ; CU_Mesut_Selim_Serbes_2017510100:inst3|lpmSC:inst7|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[1]                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Clock ; Rise       ; CU_Mesut_Selim_Serbes_2017510100:inst3|lpmSC:inst7|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[2]                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Clock ; Rise       ; CU_Mesut_Selim_Serbes_2017510100:inst3|lpmSC:inst7|lpm_counter:LPM_COUNTER_component|cntr_cri:auto_generated|counter_reg_bit[3]                                ;
; -1.000 ; 1.000        ; 2.000          ; Min Period      ; Clock ; Rise       ; CU_Mesut_Selim_Serbes_2017510100:inst3|lpm_V:inst6|lpm_counter:LPM_COUNTER_component|cntr_mqj:auto_generated|counter_reg_bit[0]                                ;
; -0.121 ; 0.109        ; 0.230          ; Low Pulse Width ; Clock ; Rise       ; BUS_Mesut_Selim_Serbes_2017510100:inst2|InstructionMemory:inst6|altsyncram:altsyncram_component|altsyncram_c8a1:auto_generated|ram_block1a0~porta_address_reg0 ;
; -0.121 ; 0.109        ; 0.230          ; Low Pulse Width ; Clock ; Rise       ; BUS_Mesut_Selim_Serbes_2017510100:inst2|StackMemory:inst16|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|ram_block1a0~porta_address_reg0      ;
; -0.121 ; 0.109        ; 0.230          ; Low Pulse Width ; Clock ; Rise       ; BUS_Mesut_Selim_Serbes_2017510100:inst2|StackMemory:inst16|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|ram_block1a0~porta_re_reg            ;
; -0.121 ; 0.109        ; 0.230          ; Low Pulse Width ; Clock ; Rise       ; BUS_Mesut_Selim_Serbes_2017510100:inst2|StackMemory:inst16|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|ram_block1a0~porta_we_reg            ;
; -0.120 ; 0.110        ; 0.230          ; Low Pulse Width ; Clock ; Rise       ; BUS_Mesut_Selim_Serbes_2017510100:inst2|DataMemory:inst5|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_address_reg0        ;
; -0.120 ; 0.110        ; 0.230          ; Low Pulse Width ; Clock ; Rise       ; BUS_Mesut_Selim_Serbes_2017510100:inst2|DataMemory:inst5|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_re_reg              ;
; -0.120 ; 0.110        ; 0.230          ; Low Pulse Width ; Clock ; Rise       ; BUS_Mesut_Selim_Serbes_2017510100:inst2|DataMemory:inst5|altsyncram:altsyncram_component|altsyncram_efi1:auto_generated|ram_block1a0~porta_we_reg              ;
; -0.120 ; 0.110        ; 0.230          ; Low Pulse Width ; Clock ; Rise       ; BUS_Mesut_Selim_Serbes_2017510100:inst2|InstructionMemory:inst6|altsyncram:altsyncram_component|altsyncram_c8a1:auto_generated|q_a[0]                          ;
; -0.120 ; 0.110        ; 0.230          ; Low Pulse Width ; Clock ; Rise       ; BUS_Mesut_Selim_Serbes_2017510100:inst2|InstructionMemory:inst6|altsyncram:altsyncram_component|altsyncram_c8a1:auto_generated|q_a[10]                         ;
; -0.120 ; 0.110        ; 0.230          ; Low Pulse Width ; Clock ; Rise       ; BUS_Mesut_Selim_Serbes_2017510100:inst2|InstructionMemory:inst6|altsyncram:altsyncram_component|altsyncram_c8a1:auto_generated|q_a[1]                          ;
; -0.120 ; 0.110        ; 0.230          ; Low Pulse Width ; Clock ; Rise       ; BUS_Mesut_Selim_Serbes_2017510100:inst2|InstructionMemory:inst6|altsyncram:altsyncram_component|altsyncram_c8a1:auto_generated|q_a[2]                          ;
; -0.120 ; 0.110        ; 0.230          ; Low Pulse Width ; Clock ; Rise       ; BUS_Mesut_Selim_Serbes_2017510100:inst2|InstructionMemory:inst6|altsyncram:altsyncram_component|altsyncram_c8a1:auto_generated|q_a[3]                          ;
; -0.120 ; 0.110        ; 0.230          ; Low Pulse Width ; Clock ; Rise       ; BUS_Mesut_Selim_Serbes_2017510100:inst2|InstructionMemory:inst6|altsyncram:altsyncram_component|altsyncram_c8a1:auto_generated|q_a[4]                          ;
; -0.120 ; 0.110        ; 0.230          ; Low Pulse Width ; Clock ; Rise       ; BUS_Mesut_Selim_Serbes_2017510100:inst2|InstructionMemory:inst6|altsyncram:altsyncram_component|altsyncram_c8a1:auto_generated|q_a[5]                          ;
; -0.120 ; 0.110        ; 0.230          ; Low Pulse Width ; Clock ; Rise       ; BUS_Mesut_Selim_Serbes_2017510100:inst2|InstructionMemory:inst6|altsyncram:altsyncram_component|altsyncram_c8a1:auto_generated|q_a[6]                          ;
; -0.120 ; 0.110        ; 0.230          ; Low Pulse Width ; Clock ; Rise       ; BUS_Mesut_Selim_Serbes_2017510100:inst2|InstructionMemory:inst6|altsyncram:altsyncram_component|altsyncram_c8a1:auto_generated|q_a[7]                          ;
; -0.120 ; 0.110        ; 0.230          ; Low Pulse Width ; Clock ; Rise       ; BUS_Mesut_Selim_Serbes_2017510100:inst2|InstructionMemory:inst6|altsyncram:altsyncram_component|altsyncram_c8a1:auto_generated|q_a[8]                          ;
; -0.120 ; 0.110        ; 0.230          ; Low Pulse Width ; Clock ; Rise       ; BUS_Mesut_Selim_Serbes_2017510100:inst2|InstructionMemory:inst6|altsyncram:altsyncram_component|altsyncram_c8a1:auto_generated|q_a[9]                          ;
; -0.120 ; 0.110        ; 0.230          ; Low Pulse Width ; Clock ; Rise       ; BUS_Mesut_Selim_Serbes_2017510100:inst2|StackMemory:inst16|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|q_a[0]                               ;
; -0.120 ; 0.110        ; 0.230          ; Low Pulse Width ; Clock ; Rise       ; BUS_Mesut_Selim_Serbes_2017510100:inst2|StackMemory:inst16|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|q_a[1]                               ;
; -0.120 ; 0.110        ; 0.230          ; Low Pulse Width ; Clock ; Rise       ; BUS_Mesut_Selim_Serbes_2017510100:inst2|StackMemory:inst16|altsyncram:altsyncram_component|altsyncram_bji1:auto_generated|q_a[2]                               ;
+--------+--------------+----------------+-----------------+-------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------+
; Setup Times                                                                      ;
+----------------------+------------+-------+-------+------------+-----------------+
; Data Port            ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+----------------------+------------+-------+-------+------------+-----------------+
; Clock                ; Clock      ; 0.294 ; 0.551 ; Rise       ; Clock           ;
; InputRegister_in[*]  ; Clock      ; 1.150 ; 1.784 ; Rise       ; Clock           ;
;  InputRegister_in[0] ; Clock      ; 1.090 ; 1.714 ; Rise       ; Clock           ;
;  InputRegister_in[1] ; Clock      ; 1.150 ; 1.784 ; Rise       ; Clock           ;
;  InputRegister_in[2] ; Clock      ; 0.878 ; 1.496 ; Rise       ; Clock           ;
;  InputRegister_in[3] ; Clock      ; 1.125 ; 1.727 ; Rise       ; Clock           ;
+----------------------+------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------------------+
; Hold Times                                                                         ;
+----------------------+------------+--------+--------+------------+-----------------+
; Data Port            ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+----------------------+------------+--------+--------+------------+-----------------+
; Clock                ; Clock      ; -0.077 ; -0.350 ; Rise       ; Clock           ;
; InputRegister_in[*]  ; Clock      ; -0.667 ; -1.269 ; Rise       ; Clock           ;
;  InputRegister_in[0] ; Clock      ; -0.874 ; -1.490 ; Rise       ; Clock           ;
;  InputRegister_in[1] ; Clock      ; -0.933 ; -1.558 ; Rise       ; Clock           ;
;  InputRegister_in[2] ; Clock      ; -0.667 ; -1.269 ; Rise       ; Clock           ;
;  InputRegister_in[3] ; Clock      ; -0.909 ; -1.503 ; Rise       ; Clock           ;
+----------------------+------------+--------+--------+------------+-----------------+


+--------------------------------------------------------------------------------+
; Clock to Output Times                                                          ;
+--------------------+------------+-------+-------+------------+-----------------+
; Data Port          ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------------+------------+-------+-------+------------+-----------------+
; outputRegister[*]  ; Clock      ; 3.638 ; 3.733 ; Rise       ; Clock           ;
;  outputRegister[0] ; Clock      ; 3.638 ; 3.733 ; Rise       ; Clock           ;
;  outputRegister[1] ; Clock      ; 3.633 ; 3.733 ; Rise       ; Clock           ;
;  outputRegister[2] ; Clock      ; 3.471 ; 3.570 ; Rise       ; Clock           ;
;  outputRegister[3] ; Clock      ; 3.620 ; 3.711 ; Rise       ; Clock           ;
+--------------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                  ;
+--------------------+------------+-------+-------+------------+-----------------+
; Data Port          ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------------+------------+-------+-------+------------+-----------------+
; outputRegister[*]  ; Clock      ; 3.395 ; 3.491 ; Rise       ; Clock           ;
;  outputRegister[0] ; Clock      ; 3.556 ; 3.647 ; Rise       ; Clock           ;
;  outputRegister[1] ; Clock      ; 3.551 ; 3.647 ; Rise       ; Clock           ;
;  outputRegister[2] ; Clock      ; 3.395 ; 3.491 ; Rise       ; Clock           ;
;  outputRegister[3] ; Clock      ; 3.538 ; 3.625 ; Rise       ; Clock           ;
+--------------------+------------+-------+-------+------------+-----------------+


---------------------------------------------
; Fast 1200mV 0C Model Metastability Report ;
---------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                            ;
+------------------+----------+-------+----------+---------+---------------------+
; Clock            ; Setup    ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+----------+-------+----------+---------+---------------------+
; Worst-case Slack ; -5.900   ; 0.077 ; N/A      ; N/A     ; -3.000              ;
;  Clock           ; -5.900   ; 0.077 ; N/A      ; N/A     ; -3.000              ;
; Design-wide TNS  ; -259.044 ; 0.0   ; 0.0      ; 0.0     ; -115.046            ;
;  Clock           ; -259.044 ; 0.000 ; N/A      ; N/A     ; -115.046            ;
+------------------+----------+-------+----------+---------+---------------------+


+----------------------------------------------------------------------------------+
; Setup Times                                                                      ;
+----------------------+------------+-------+-------+------------+-----------------+
; Data Port            ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+----------------------+------------+-------+-------+------------+-----------------+
; Clock                ; Clock      ; 0.481 ; 0.614 ; Rise       ; Clock           ;
; InputRegister_in[*]  ; Clock      ; 2.107 ; 2.537 ; Rise       ; Clock           ;
;  InputRegister_in[0] ; Clock      ; 2.009 ; 2.475 ; Rise       ; Clock           ;
;  InputRegister_in[1] ; Clock      ; 2.107 ; 2.537 ; Rise       ; Clock           ;
;  InputRegister_in[2] ; Clock      ; 1.568 ; 2.027 ; Rise       ; Clock           ;
;  InputRegister_in[3] ; Clock      ; 2.047 ; 2.468 ; Rise       ; Clock           ;
+----------------------+------------+-------+-------+------------+-----------------+


+------------------------------------------------------------------------------------+
; Hold Times                                                                         ;
+----------------------+------------+--------+--------+------------+-----------------+
; Data Port            ; Clock Port ; Rise   ; Fall   ; Clock Edge ; Clock Reference ;
+----------------------+------------+--------+--------+------------+-----------------+
; Clock                ; Clock      ; -0.077 ; -0.214 ; Rise       ; Clock           ;
; InputRegister_in[*]  ; Clock      ; -0.667 ; -1.269 ; Rise       ; Clock           ;
;  InputRegister_in[0] ; Clock      ; -0.874 ; -1.490 ; Rise       ; Clock           ;
;  InputRegister_in[1] ; Clock      ; -0.933 ; -1.558 ; Rise       ; Clock           ;
;  InputRegister_in[2] ; Clock      ; -0.667 ; -1.269 ; Rise       ; Clock           ;
;  InputRegister_in[3] ; Clock      ; -0.909 ; -1.503 ; Rise       ; Clock           ;
+----------------------+------------+--------+--------+------------+-----------------+


+--------------------------------------------------------------------------------+
; Clock to Output Times                                                          ;
+--------------------+------------+-------+-------+------------+-----------------+
; Data Port          ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------------+------------+-------+-------+------------+-----------------+
; outputRegister[*]  ; Clock      ; 6.088 ; 6.135 ; Rise       ; Clock           ;
;  outputRegister[0] ; Clock      ; 6.088 ; 6.135 ; Rise       ; Clock           ;
;  outputRegister[1] ; Clock      ; 6.078 ; 6.126 ; Rise       ; Clock           ;
;  outputRegister[2] ; Clock      ; 5.852 ; 5.864 ; Rise       ; Clock           ;
;  outputRegister[3] ; Clock      ; 6.065 ; 6.114 ; Rise       ; Clock           ;
+--------------------+------------+-------+-------+------------+-----------------+


+--------------------------------------------------------------------------------+
; Minimum Clock to Output Times                                                  ;
+--------------------+------------+-------+-------+------------+-----------------+
; Data Port          ; Clock Port ; Rise  ; Fall  ; Clock Edge ; Clock Reference ;
+--------------------+------------+-------+-------+------------+-----------------+
; outputRegister[*]  ; Clock      ; 3.395 ; 3.491 ; Rise       ; Clock           ;
;  outputRegister[0] ; Clock      ; 3.556 ; 3.647 ; Rise       ; Clock           ;
;  outputRegister[1] ; Clock      ; 3.551 ; 3.647 ; Rise       ; Clock           ;
;  outputRegister[2] ; Clock      ; 3.395 ; 3.491 ; Rise       ; Clock           ;
;  outputRegister[3] ; Clock      ; 3.538 ; 3.625 ; Rise       ; Clock           ;
+--------------------+------------+-------+-------+------------+-----------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                        ;
+-------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin               ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+-------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; outputRegister[3] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; outputRegister[2] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; outputRegister[1] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; outputRegister[0] ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~     ; 2.5 V        ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+-------------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; Clock                   ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; InputRegister_in[3]     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; InputRegister_in[2]     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; InputRegister_in[1]     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; InputRegister_in[0]     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
; ~ALTERA_DATA0~          ; 2.5 V        ; 2000 ps         ; 2000 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin               ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; outputRegister[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; outputRegister[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; outputRegister[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; outputRegister[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 1.08e-06 V                   ; 2.36 V              ; -0.0113 V           ; 0.122 V                              ; 0.022 V                              ; 4.5e-10 s                   ; 4.45e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 1.08e-06 V                  ; 2.36 V             ; -0.0113 V          ; 0.122 V                             ; 0.022 V                             ; 4.5e-10 s                  ; 4.45e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 5.68e-07 V                   ; 2.35 V              ; -0.0132 V           ; 0.2 V                                ; 0.027 V                              ; 5.26e-10 s                  ; 4.81e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 5.68e-07 V                  ; 2.35 V             ; -0.0132 V          ; 0.2 V                               ; 0.027 V                             ; 5.26e-10 s                 ; 4.81e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.32 V                       ; 9.36e-07 V                   ; 2.35 V              ; -0.00444 V          ; 0.18 V                               ; 0.019 V                              ; 7.23e-10 s                  ; 9.82e-10 s                  ; Yes                        ; Yes                        ; 2.32 V                      ; 9.36e-07 V                  ; 2.35 V             ; -0.00444 V         ; 0.18 V                              ; 0.019 V                             ; 7.23e-10 s                 ; 9.82e-10 s                 ; Yes                       ; Yes                       ;
+-------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast Corner Signal Integrity Metrics                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin               ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; outputRegister[3] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; outputRegister[2] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; outputRegister[1] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; outputRegister[0] ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 4.11e-08 V                   ; 2.73 V              ; -0.0566 V           ; 0.191 V                              ; 0.12 V                               ; 2.69e-10 s                  ; 2.76e-10 s                  ; Yes                        ; Yes                        ; 2.62 V                      ; 4.11e-08 V                  ; 2.73 V             ; -0.0566 V          ; 0.191 V                             ; 0.12 V                              ; 2.69e-10 s                 ; 2.76e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 2.22e-08 V                   ; 2.72 V              ; -0.0747 V           ; 0.28 V                               ; 0.169 V                              ; 3.1e-10 s                   ; 3.01e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 2.22e-08 V                  ; 2.72 V             ; -0.0747 V          ; 0.28 V                              ; 0.169 V                             ; 3.1e-10 s                  ; 3.01e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~     ; 2.5 V        ; 0 s                 ; 0 s                 ; 2.62 V                       ; 3.53e-08 V                   ; 2.7 V               ; -0.0212 V           ; 0.204 V                              ; 0.049 V                              ; 4.85e-10 s                  ; 6.73e-10 s                  ; No                         ; Yes                        ; 2.62 V                      ; 3.53e-08 V                  ; 2.7 V              ; -0.0212 V          ; 0.204 V                             ; 0.049 V                             ; 4.85e-10 s                 ; 6.73e-10 s                 ; No                        ; Yes                       ;
+-------------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; Clock      ; Clock    ; 39499    ; 4        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; Clock      ; Clock    ; 39499    ; 4        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths                            ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 4     ; 4    ;
; Unconstrained Input Port Paths  ; 4     ; 4    ;
; Unconstrained Output Ports      ; 4     ; 4    ;
; Unconstrained Output Port Paths ; 4     ; 4    ;
+---------------------------------+-------+------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit TimeQuest Timing Analyzer
    Info: Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
    Info: Processing started: Wed May 20 17:16:33 2020
Info: Command: quartus_sta DEUARC_Mesut_Selim_Serbes_2017510100 -c DEUARC_Mesut_Selim_Serbes_2017510100
Info: qsta_default_script.tcl version: #1
Warning (20028): Parallel compilation is not licensed and has been disabled
Info (21077): Core supply voltage is 1.2V
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Critical Warning (332012): Synopsys Design Constraints File file not found: 'DEUARC_Mesut_Selim_Serbes_2017510100.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name Clock Clock
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -5.900
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -5.900      -259.044 Clock 
Info (332146): Worst-case hold slack is 0.118
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.118         0.000 Clock 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.000      -115.046 Clock 
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -5.152
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -5.152      -226.807 Clock 
Info (332146): Worst-case hold slack is 0.123
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.123         0.000 Clock 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.000      -115.046 Clock 
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -2.891
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -2.891      -108.571 Clock 
Info (332146): Worst-case hold slack is 0.077
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):     0.077         0.000 Clock 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack End Point TNS Clock 
    Info (332119): ========= ============= =====================
    Info (332119):    -3.000       -87.549 Clock 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 5 warnings
    Info: Peak virtual memory: 4592 megabytes
    Info: Processing ended: Wed May 20 17:16:35 2020
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


