// Seed: 2043765072
`timescale 1 ps / 1ps
module module_0;
  always @(id_0) begin
    id_0 <= id_0;
    id_0 <= "";
    #1 id_0 = 1;
  end
  logic id_1;
endmodule
