Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.05 secs
 
--> 
Reading design: mojo_top_0.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "mojo_top_0.prj"

---- Target Parameters
Target Device                      : xc6slx9tqg144-2
Output File Name                   : "mojo_top_0.ngc"

---- Source Options
Top Module Name                    : mojo_top_0

---- General Options
Optimization Goal                  : speed
Optimization Effort                : 1
Netlist Hierarchy                  : rebuilt

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "/home/samsonyubaijian/mojo/50-002-mojo-alu/work/planAhead/ALU16/ALU16.srcs/sources_1/imports/verilog/pipeline_11.v" into library work
Parsing module <pipeline_11>.
Analyzing Verilog file "/home/samsonyubaijian/mojo/50-002-mojo-alu/work/planAhead/ALU16/ALU16.srcs/sources_1/imports/verilog/edge_detector_2.v" into library work
Parsing module <edge_detector_2>.
Analyzing Verilog file "/home/samsonyubaijian/mojo/50-002-mojo-alu/work/planAhead/ALU16/ALU16.srcs/sources_1/imports/verilog/comparator_22.v" into library work
Parsing module <comparator_22>.
Analyzing Verilog file "/home/samsonyubaijian/mojo/50-002-mojo-alu/work/planAhead/ALU16/ALU16.srcs/sources_1/imports/verilog/button_conditioner_5.v" into library work
Parsing module <button_conditioner_5>.
Analyzing Verilog file "/home/samsonyubaijian/mojo/50-002-mojo-alu/work/planAhead/ALU16/ALU16.srcs/sources_1/imports/verilog/bool_20.v" into library work
Parsing module <bool_20>.
Analyzing Verilog file "/home/samsonyubaijian/mojo/50-002-mojo-alu/work/planAhead/ALU16/ALU16.srcs/sources_1/imports/verilog/bitshift_23.v" into library work
Parsing module <bitshift_23>.
Analyzing Verilog file "/home/samsonyubaijian/mojo/50-002-mojo-alu/work/planAhead/ALU16/ALU16.srcs/sources_1/imports/verilog/addsub_21.v" into library work
Parsing module <adder_21>.
Analyzing Verilog file "/home/samsonyubaijian/mojo/50-002-mojo-alu/work/planAhead/ALU16/ALU16.srcs/sources_1/imports/verilog/storevalues_18.v" into library work
Parsing module <storevalues_18>.
Analyzing Verilog file "/home/samsonyubaijian/mojo/50-002-mojo-alu/work/planAhead/ALU16/ALU16.srcs/sources_1/imports/verilog/seven_seg_15.v" into library work
Parsing module <seven_seg_15>.
Analyzing Verilog file "/home/samsonyubaijian/mojo/50-002-mojo-alu/work/planAhead/ALU16/ALU16.srcs/sources_1/imports/verilog/decoder_16.v" into library work
Parsing module <decoder_16>.
Analyzing Verilog file "/home/samsonyubaijian/mojo/50-002-mojo-alu/work/planAhead/ALU16/ALU16.srcs/sources_1/imports/verilog/counter_14.v" into library work
Parsing module <counter_14>.
Analyzing Verilog file "/home/samsonyubaijian/mojo/50-002-mojo-alu/work/planAhead/ALU16/ALU16.srcs/sources_1/imports/verilog/alu_17.v" into library work
Parsing module <alu_17>.
Analyzing Verilog file "/home/samsonyubaijian/mojo/50-002-mojo-alu/work/planAhead/ALU16/ALU16.srcs/sources_1/imports/verilog/reset_conditioner_1.v" into library work
Parsing module <reset_conditioner_1>.
Analyzing Verilog file "/home/samsonyubaijian/mojo/50-002-mojo-alu/work/planAhead/ALU16/ALU16.srcs/sources_1/imports/verilog/multi_seven_se_8.v" into library work
Parsing module <multi_seven_seg_8>.
Analyzing Verilog file "/home/samsonyubaijian/mojo/50-002-mojo-alu/work/planAhead/ALU16/ALU16.srcs/sources_1/imports/verilog/manualtest_9.v" into library work
Parsing module <manualtest_9>.
Analyzing Verilog file "/home/samsonyubaijian/mojo/50-002-mojo-alu/work/planAhead/ALU16/ALU16.srcs/sources_1/imports/verilog/autotest_10.v" into library work
Parsing module <autotest_10>.
Analyzing Verilog file "/home/samsonyubaijian/mojo/50-002-mojo-alu/work/planAhead/ALU16/ALU16.srcs/sources_1/imports/verilog/mojo_top_0.v" into library work
Parsing module <mojo_top_0>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <mojo_top_0>.

Elaborating module <reset_conditioner_1>.

Elaborating module <edge_detector_2>.

Elaborating module <button_conditioner_5>.

Elaborating module <pipeline_11>.

Elaborating module <multi_seven_seg_8>.

Elaborating module <counter_14>.

Elaborating module <seven_seg_15>.

Elaborating module <decoder_16>.

Elaborating module <manualtest_9>.

Elaborating module <alu_17>.

Elaborating module <bool_20>.

Elaborating module <adder_21>.

Elaborating module <comparator_22>.

Elaborating module <bitshift_23>.
WARNING:HDLCompiler:1127 - "/home/samsonyubaijian/mojo/50-002-mojo-alu/work/planAhead/ALU16/ALU16.srcs/sources_1/imports/verilog/manualtest_9.v" Line 42: Assignment to M_alu16_z ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/samsonyubaijian/mojo/50-002-mojo-alu/work/planAhead/ALU16/ALU16.srcs/sources_1/imports/verilog/manualtest_9.v" Line 43: Assignment to M_alu16_v ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/samsonyubaijian/mojo/50-002-mojo-alu/work/planAhead/ALU16/ALU16.srcs/sources_1/imports/verilog/manualtest_9.v" Line 44: Assignment to M_alu16_n ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/samsonyubaijian/mojo/50-002-mojo-alu/work/planAhead/ALU16/ALU16.srcs/sources_1/imports/verilog/manualtest_9.v" Line 45: Assignment to M_alu16_overflow ignored, since the identifier is never used

Elaborating module <storevalues_18>.

Elaborating module <autotest_10>.
WARNING:HDLCompiler:1127 - "/home/samsonyubaijian/mojo/50-002-mojo-alu/work/planAhead/ALU16/ALU16.srcs/sources_1/imports/verilog/autotest_10.v" Line 41: Assignment to M_alu16_z ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/samsonyubaijian/mojo/50-002-mojo-alu/work/planAhead/ALU16/ALU16.srcs/sources_1/imports/verilog/autotest_10.v" Line 42: Assignment to M_alu16_v ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/samsonyubaijian/mojo/50-002-mojo-alu/work/planAhead/ALU16/ALU16.srcs/sources_1/imports/verilog/autotest_10.v" Line 43: Assignment to M_alu16_n ignored, since the identifier is never used

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <mojo_top_0>.
    Related source file is "/home/samsonyubaijian/mojo/50-002-mojo-alu/work/planAhead/ALU16/ALU16.srcs/sources_1/imports/verilog/mojo_top_0.v".
WARNING:Xst:647 - Input <io_dip<21:16>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <cclk> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <spi_ss> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <spi_mosi> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <spi_sck> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <avr_tx> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <avr_rx_busy> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 2-bit register for signal <M_autostate_q>.
    Found 2-bit register for signal <M_manualstate_q>.
    Found finite state machine <FSM_0> for signal <M_autostate_q>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 32                                             |
    | Inputs             | 4                                              |
    | Outputs            | 2                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | M_reset_cond_out (positive)                    |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit 4-to-1 multiplexer for signal <M_autostate_q[1]_M_autotest_out[15]_Mux_68_o> created at line 168.
    Found 1-bit 4-to-1 multiplexer for signal <M_autostate_q[1]_M_autotest_out[14]_Mux_69_o> created at line 168.
    Found 1-bit 4-to-1 multiplexer for signal <M_autostate_q[1]_M_autotest_out[13]_Mux_70_o> created at line 168.
    Found 1-bit 4-to-1 multiplexer for signal <M_autostate_q[1]_M_autotest_out[12]_Mux_71_o> created at line 168.
    Found 1-bit 4-to-1 multiplexer for signal <M_autostate_q[1]_M_autotest_out[11]_Mux_72_o> created at line 168.
    Found 1-bit 4-to-1 multiplexer for signal <M_autostate_q[1]_M_autotest_out[10]_Mux_73_o> created at line 168.
    Found 1-bit 4-to-1 multiplexer for signal <M_autostate_q[1]_M_autotest_out[9]_Mux_74_o> created at line 168.
    Found 1-bit 4-to-1 multiplexer for signal <M_autostate_q[1]_M_autotest_out[8]_Mux_75_o> created at line 168.
    Found 1-bit 4-to-1 multiplexer for signal <M_autostate_q[1]_M_autotest_out[7]_Mux_76_o> created at line 168.
    Found 1-bit 4-to-1 multiplexer for signal <M_autostate_q[1]_M_autotest_out[6]_Mux_77_o> created at line 168.
    Found 1-bit 4-to-1 multiplexer for signal <M_autostate_q[1]_M_autotest_out[5]_Mux_78_o> created at line 168.
    Found 1-bit 4-to-1 multiplexer for signal <M_autostate_q[1]_M_autotest_out[4]_Mux_79_o> created at line 168.
    Found 1-bit 4-to-1 multiplexer for signal <M_autostate_q[1]_M_autotest_out[3]_Mux_80_o> created at line 168.
    Found 1-bit 4-to-1 multiplexer for signal <M_autostate_q[1]_M_autotest_out[2]_Mux_81_o> created at line 168.
    Found 1-bit 4-to-1 multiplexer for signal <M_autostate_q[1]_M_autotest_out[1]_Mux_82_o> created at line 168.
    Found 1-bit 4-to-1 multiplexer for signal <M_autostate_q[1]_M_autotest_out[0]_Mux_83_o> created at line 168.
    Found 1-bit 4-to-1 multiplexer for signal <M_manualstate_q[1]_GND_1_o_Mux_137_o> created at line 259.
    Found 1-bit 4-to-1 multiplexer for signal <M_manualstate_q[1]_GND_1_o_Mux_138_o> created at line 259.
    Found 1-bit 4-to-1 multiplexer for signal <M_manualstate_q[1]_GND_1_o_Mux_139_o> created at line 259.
    Found 1-bit 4-to-1 multiplexer for signal <M_manualstate_q[1]_GND_1_o_Mux_140_o> created at line 259.
    Found 1-bit 4-to-1 multiplexer for signal <M_manualstate_q[1]_GND_1_o_Mux_141_o> created at line 259.
    Found 1-bit 4-to-1 multiplexer for signal <M_manualstate_q[1]_GND_1_o_Mux_142_o> created at line 259.
    Found 1-bit 4-to-1 multiplexer for signal <M_manualstate_q[1]_GND_1_o_Mux_143_o> created at line 259.
    Found 1-bit 4-to-1 multiplexer for signal <M_manualstate_q[1]_GND_1_o_Mux_144_o> created at line 259.
    Found 1-bit 4-to-1 multiplexer for signal <M_manualstate_q[1]_GND_1_o_Mux_145_o> created at line 259.
    Found 1-bit 4-to-1 multiplexer for signal <M_manualstate_q[1]_GND_1_o_Mux_146_o> created at line 259.
    Found 1-bit 4-to-1 multiplexer for signal <M_manualstate_q[1]_GND_1_o_Mux_147_o> created at line 259.
    Found 1-bit 4-to-1 multiplexer for signal <M_manualstate_q[1]_GND_1_o_Mux_148_o> created at line 259.
    Found 1-bit 4-to-1 multiplexer for signal <M_manualstate_q[1]_GND_1_o_Mux_149_o> created at line 259.
    Found 1-bit 4-to-1 multiplexer for signal <M_manualstate_q[1]_GND_1_o_Mux_150_o> created at line 259.
    Found 1-bit 4-to-1 multiplexer for signal <M_manualstate_q[1]_GND_1_o_Mux_151_o> created at line 259.
    Found 1-bit 4-to-1 multiplexer for signal <M_manualstate_q[1]_GND_1_o_Mux_152_o> created at line 259.
    Found 1-bit tristate buffer for signal <spi_miso> created at line 144
    Found 1-bit tristate buffer for signal <spi_channel<3>> created at line 144
    Found 1-bit tristate buffer for signal <spi_channel<2>> created at line 144
    Found 1-bit tristate buffer for signal <spi_channel<1>> created at line 144
    Found 1-bit tristate buffer for signal <spi_channel<0>> created at line 144
    Found 1-bit tristate buffer for signal <avr_rx> created at line 144
    Summary:
	inferred   2 D-type flip-flop(s).
	inferred  34 Multiplexer(s).
	inferred   6 Tristate(s).
	inferred   1 Finite State Machine(s).
Unit <mojo_top_0> synthesized.

Synthesizing Unit <reset_conditioner_1>.
    Related source file is "/home/samsonyubaijian/mojo/50-002-mojo-alu/work/planAhead/ALU16/ALU16.srcs/sources_1/imports/verilog/reset_conditioner_1.v".
    Found 4-bit register for signal <M_stage_q>.
    Summary:
	inferred   4 D-type flip-flop(s).
Unit <reset_conditioner_1> synthesized.

Synthesizing Unit <edge_detector_2>.
    Related source file is "/home/samsonyubaijian/mojo/50-002-mojo-alu/work/planAhead/ALU16/ALU16.srcs/sources_1/imports/verilog/edge_detector_2.v".
    Found 1-bit register for signal <M_last_q>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <edge_detector_2> synthesized.

Synthesizing Unit <button_conditioner_5>.
    Related source file is "/home/samsonyubaijian/mojo/50-002-mojo-alu/work/planAhead/ALU16/ALU16.srcs/sources_1/imports/verilog/button_conditioner_5.v".
    Found 20-bit register for signal <M_ctr_q>.
    Found 20-bit adder for signal <M_ctr_q[19]_GND_4_o_add_2_OUT> created at line 39.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  20 D-type flip-flop(s).
Unit <button_conditioner_5> synthesized.

Synthesizing Unit <pipeline_11>.
    Related source file is "/home/samsonyubaijian/mojo/50-002-mojo-alu/work/planAhead/ALU16/ALU16.srcs/sources_1/imports/verilog/pipeline_11.v".
    Found 2-bit register for signal <M_pipe_q>.
    Summary:
	inferred   2 D-type flip-flop(s).
Unit <pipeline_11> synthesized.

Synthesizing Unit <multi_seven_seg_8>.
    Related source file is "/home/samsonyubaijian/mojo/50-002-mojo-alu/work/planAhead/ALU16/ALU16.srcs/sources_1/imports/verilog/multi_seven_se_8.v".
    Found 4-bit adder for signal <M_ctr_value[1]_GND_6_o_add_0_OUT> created at line 48.
    Found 31-bit shifter logical right for signal <n0010> created at line 48
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred   1 Combinational logic shifter(s).
Unit <multi_seven_seg_8> synthesized.

Synthesizing Unit <counter_14>.
    Related source file is "/home/samsonyubaijian/mojo/50-002-mojo-alu/work/planAhead/ALU16/ALU16.srcs/sources_1/imports/verilog/counter_14.v".
    Found 18-bit register for signal <M_ctr_q>.
    Found 18-bit adder for signal <M_ctr_q[17]_GND_7_o_add_0_OUT> created at line 35.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  18 D-type flip-flop(s).
Unit <counter_14> synthesized.

Synthesizing Unit <seven_seg_15>.
    Related source file is "/home/samsonyubaijian/mojo/50-002-mojo-alu/work/planAhead/ALU16/ALU16.srcs/sources_1/imports/verilog/seven_seg_15.v".
    Found 16x7-bit Read Only RAM for signal <segs>
    Summary:
	inferred   1 RAM(s).
Unit <seven_seg_15> synthesized.

Synthesizing Unit <decoder_16>.
    Related source file is "/home/samsonyubaijian/mojo/50-002-mojo-alu/work/planAhead/ALU16/ALU16.srcs/sources_1/imports/verilog/decoder_16.v".
    Summary:
	no macro.
Unit <decoder_16> synthesized.

Synthesizing Unit <manualtest_9>.
    Related source file is "/home/samsonyubaijian/mojo/50-002-mojo-alu/work/planAhead/ALU16/ALU16.srcs/sources_1/imports/verilog/manualtest_9.v".
INFO:Xst:3210 - "/home/samsonyubaijian/mojo/50-002-mojo-alu/work/planAhead/ALU16/ALU16.srcs/sources_1/imports/verilog/manualtest_9.v" line 37: Output port <z> of the instance <alu16> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/samsonyubaijian/mojo/50-002-mojo-alu/work/planAhead/ALU16/ALU16.srcs/sources_1/imports/verilog/manualtest_9.v" line 37: Output port <v> of the instance <alu16> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/samsonyubaijian/mojo/50-002-mojo-alu/work/planAhead/ALU16/ALU16.srcs/sources_1/imports/verilog/manualtest_9.v" line 37: Output port <n> of the instance <alu16> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/samsonyubaijian/mojo/50-002-mojo-alu/work/planAhead/ALU16/ALU16.srcs/sources_1/imports/verilog/manualtest_9.v" line 37: Output port <overflow> of the instance <alu16> is unconnected or connected to loadless signal.
    Found 5-bit register for signal <M_state_q>.
    Found finite state machine <FSM_1> for signal <M_state_q>.
    -----------------------------------------------------------------------
    | States             | 19                                             |
    | Transitions        | 76                                             |
    | Inputs             | 2                                              |
    | Outputs            | 16                                             |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | 00000                                          |
    | Power Up State     | 00000                                          |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred   2 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <manualtest_9> synthesized.

Synthesizing Unit <alu_17>.
    Related source file is "/home/samsonyubaijian/mojo/50-002-mojo-alu/work/planAhead/ALU16/ALU16.srcs/sources_1/imports/verilog/alu_17.v".
    Found 16-bit 4-to-1 multiplexer for signal <out> created at line 96.
    Summary:
	inferred   4 Multiplexer(s).
Unit <alu_17> synthesized.

Synthesizing Unit <bool_20>.
    Related source file is "/home/samsonyubaijian/mojo/50-002-mojo-alu/work/planAhead/ALU16/ALU16.srcs/sources_1/imports/verilog/bool_20.v".
WARNING:Xst:647 - Input <opcode<5:4>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
Unit <bool_20> synthesized.

Synthesizing Unit <adder_21>.
    Related source file is "/home/samsonyubaijian/mojo/50-002-mojo-alu/work/planAhead/ALU16/ALU16.srcs/sources_1/imports/verilog/addsub_21.v".
WARNING:Xst:647 - Input <opcode<5:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 16-bit subtractor for signal <negative> created at line 25.
    Found 17-bit subtractor for signal <GND_13_o_GND_13_o_sub_3_OUT> created at line 32.
    Found 17-bit subtractor for signal <GND_13_o_a[15]_sub_7_OUT> created at line 38.
    Found 17-bit adder for signal <n0040> created at line 29.
    Found 16x16-bit multiplier for signal <n0033> created at line 35.
    Found 16x16-bit multiplier for signal <n0035> created at line 38.
    Found 17-bit 4-to-1 multiplexer for signal <actualsum> created at line 27.
    Summary:
	inferred   2 Multiplier(s).
	inferred   2 Adder/Subtractor(s).
	inferred   5 Multiplexer(s).
Unit <adder_21> synthesized.

Synthesizing Unit <div_16u_16u>.
    Related source file is "".
    Found 32-bit adder for signal <n0956> created at line 0.
    Found 32-bit adder for signal <GND_15_o_b[15]_add_1_OUT> created at line 0.
    Found 31-bit adder for signal <n0960> created at line 0.
    Found 31-bit adder for signal <GND_15_o_b[15]_add_3_OUT> created at line 0.
    Found 30-bit adder for signal <n0964> created at line 0.
    Found 30-bit adder for signal <GND_15_o_b[15]_add_5_OUT> created at line 0.
    Found 29-bit adder for signal <n0968> created at line 0.
    Found 29-bit adder for signal <GND_15_o_b[15]_add_7_OUT> created at line 0.
    Found 28-bit adder for signal <n0972> created at line 0.
    Found 28-bit adder for signal <GND_15_o_b[15]_add_9_OUT> created at line 0.
    Found 27-bit adder for signal <n0976> created at line 0.
    Found 27-bit adder for signal <GND_15_o_b[15]_add_11_OUT> created at line 0.
    Found 26-bit adder for signal <n0980> created at line 0.
    Found 26-bit adder for signal <GND_15_o_b[15]_add_13_OUT> created at line 0.
    Found 25-bit adder for signal <n0984> created at line 0.
    Found 25-bit adder for signal <GND_15_o_b[15]_add_15_OUT> created at line 0.
    Found 24-bit adder for signal <n0988> created at line 0.
    Found 24-bit adder for signal <GND_15_o_b[15]_add_17_OUT> created at line 0.
    Found 23-bit adder for signal <n0992> created at line 0.
    Found 23-bit adder for signal <GND_15_o_b[15]_add_19_OUT> created at line 0.
    Found 22-bit adder for signal <n0996> created at line 0.
    Found 22-bit adder for signal <GND_15_o_b[15]_add_21_OUT> created at line 0.
    Found 21-bit adder for signal <n1000> created at line 0.
    Found 21-bit adder for signal <GND_15_o_b[15]_add_23_OUT> created at line 0.
    Found 20-bit adder for signal <n1004> created at line 0.
    Found 20-bit adder for signal <GND_15_o_b[15]_add_25_OUT> created at line 0.
    Found 19-bit adder for signal <n1008> created at line 0.
    Found 19-bit adder for signal <GND_15_o_b[15]_add_27_OUT> created at line 0.
    Found 18-bit adder for signal <n1012> created at line 0.
    Found 18-bit adder for signal <GND_15_o_b[15]_add_29_OUT> created at line 0.
    Found 17-bit adder for signal <n1016> created at line 0.
    Found 17-bit adder for signal <GND_15_o_b[15]_add_31_OUT> created at line 0.
    Found 32-bit comparator lessequal for signal <BUS_0001> created at line 0
    Found 31-bit comparator lessequal for signal <BUS_0002> created at line 0
    Found 30-bit comparator lessequal for signal <BUS_0003> created at line 0
    Found 29-bit comparator lessequal for signal <BUS_0004> created at line 0
    Found 28-bit comparator lessequal for signal <BUS_0005> created at line 0
    Found 27-bit comparator lessequal for signal <BUS_0006> created at line 0
    Found 26-bit comparator lessequal for signal <BUS_0007> created at line 0
    Found 25-bit comparator lessequal for signal <BUS_0008> created at line 0
    Found 24-bit comparator lessequal for signal <BUS_0009> created at line 0
    Found 23-bit comparator lessequal for signal <BUS_0010> created at line 0
    Found 22-bit comparator lessequal for signal <BUS_0011> created at line 0
    Found 21-bit comparator lessequal for signal <BUS_0012> created at line 0
    Found 20-bit comparator lessequal for signal <BUS_0013> created at line 0
    Found 19-bit comparator lessequal for signal <BUS_0014> created at line 0
    Found 18-bit comparator lessequal for signal <BUS_0015> created at line 0
    Found 17-bit comparator lessequal for signal <BUS_0016> created at line 0
    Found 16-bit comparator lessequal for signal <BUS_0017> created at line 0
    Summary:
	inferred  32 Adder/Subtractor(s).
	inferred  17 Comparator(s).
	inferred 241 Multiplexer(s).
Unit <div_16u_16u> synthesized.

Synthesizing Unit <comparator_22>.
    Related source file is "/home/samsonyubaijian/mojo/50-002-mojo-alu/work/planAhead/ALU16/ALU16.srcs/sources_1/imports/verilog/comparator_22.v".
WARNING:Xst:647 - Input <opcode<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <opcode<5:3>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit 4-to-1 multiplexer for signal <comparator> created at line 19.
    Summary:
	inferred   1 Multiplexer(s).
Unit <comparator_22> synthesized.

Synthesizing Unit <bitshift_23>.
    Related source file is "/home/samsonyubaijian/mojo/50-002-mojo-alu/work/planAhead/ALU16/ALU16.srcs/sources_1/imports/verilog/bitshift_23.v".
WARNING:Xst:647 - Input <opcode<5:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <b<15:4>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 16-bit shifter logical right for signal <a[15]_b[3]_shift_right_1_OUT> created at line 23
    Found 16-bit shifter arithmetic right for signal <a[15]_b[3]_shift_right_2_OUT> created at line 26
    Found 16-bit shifter logical left for signal <a[15]_b[3]_shift_left_3_OUT> created at line 29
    Found 16-bit 4-to-1 multiplexer for signal <z> created at line 18.
    Summary:
	inferred   1 Multiplexer(s).
	inferred   3 Combinational logic shifter(s).
Unit <bitshift_23> synthesized.

Synthesizing Unit <storevalues_18>.
    Related source file is "/home/samsonyubaijian/mojo/50-002-mojo-alu/work/planAhead/ALU16/ALU16.srcs/sources_1/imports/verilog/storevalues_18.v".
    Found 16-bit register for signal <M_memoryB_q>.
    Found 16-bit register for signal <M_memoryA_q>.
    Summary:
	inferred  32 D-type flip-flop(s).
Unit <storevalues_18> synthesized.

Synthesizing Unit <autotest_10>.
    Related source file is "/home/samsonyubaijian/mojo/50-002-mojo-alu/work/planAhead/ALU16/ALU16.srcs/sources_1/imports/verilog/autotest_10.v".
INFO:Xst:3210 - "/home/samsonyubaijian/mojo/50-002-mojo-alu/work/planAhead/ALU16/ALU16.srcs/sources_1/imports/verilog/autotest_10.v" line 36: Output port <z> of the instance <alu16> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/samsonyubaijian/mojo/50-002-mojo-alu/work/planAhead/ALU16/ALU16.srcs/sources_1/imports/verilog/autotest_10.v" line 36: Output port <v> of the instance <alu16> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/samsonyubaijian/mojo/50-002-mojo-alu/work/planAhead/ALU16/ALU16.srcs/sources_1/imports/verilog/autotest_10.v" line 36: Output port <n> of the instance <alu16> is unconnected or connected to loadless signal.
    Found 5-bit register for signal <M_state_q>.
    Found 25-bit register for signal <M_counter_q>.
    Found finite state machine <FSM_2> for signal <M_state_q>.
    -----------------------------------------------------------------------
    | States             | 19                                             |
    | Transitions        | 38                                             |
    | Inputs             | 2                                              |
    | Outputs            | 22                                             |
    | Clock              | M_counter_q<24> (rising_edge)                  |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | 00000                                          |
    | Power Up State     | 00000                                          |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 25-bit adder for signal <M_counter_d> created at line 80.
    Found 16-bit 22-to-1 multiplexer for signal <display> created at line 82.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  25 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <autotest_10> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 16x7-bit single-port Read Only RAM                    : 1
# Multipliers                                          : 4
 16x16-bit multiplier                                  : 4
# Adders/Subtractors                                   : 78
 16-bit subtractor                                     : 2
 17-bit adder                                          : 4
 17-bit addsub                                         : 2
 18-bit adder                                          : 5
 19-bit adder                                          : 4
 20-bit adder                                          : 11
 21-bit adder                                          : 4
 22-bit adder                                          : 4
 23-bit adder                                          : 4
 24-bit adder                                          : 4
 25-bit adder                                          : 5
 26-bit adder                                          : 4
 27-bit adder                                          : 4
 28-bit adder                                          : 4
 29-bit adder                                          : 4
 30-bit adder                                          : 4
 31-bit adder                                          : 4
 32-bit adder                                          : 4
 4-bit adder                                           : 1
# Registers                                            : 27
 1-bit register                                        : 7
 16-bit register                                       : 2
 18-bit register                                       : 1
 2-bit register                                        : 8
 20-bit register                                       : 7
 25-bit register                                       : 1
 4-bit register                                        : 1
# Comparators                                          : 34
 16-bit comparator lessequal                           : 2
 17-bit comparator lessequal                           : 2
 18-bit comparator lessequal                           : 2
 19-bit comparator lessequal                           : 2
 20-bit comparator lessequal                           : 2
 21-bit comparator lessequal                           : 2
 22-bit comparator lessequal                           : 2
 23-bit comparator lessequal                           : 2
 24-bit comparator lessequal                           : 2
 25-bit comparator lessequal                           : 2
 26-bit comparator lessequal                           : 2
 27-bit comparator lessequal                           : 2
 28-bit comparator lessequal                           : 2
 29-bit comparator lessequal                           : 2
 30-bit comparator lessequal                           : 2
 31-bit comparator lessequal                           : 2
 32-bit comparator lessequal                           : 2
# Multiplexers                                         : 541
 1-bit 2-to-1 multiplexer                              : 488
 1-bit 4-to-1 multiplexer                              : 34
 16-bit 2-to-1 multiplexer                             : 5
 16-bit 22-to-1 multiplexer                            : 1
 16-bit 4-to-1 multiplexer                             : 4
 17-bit 2-to-1 multiplexer                             : 8
 24-bit 2-to-1 multiplexer                             : 1
# Logic shifters                                       : 7
 16-bit shifter arithmetic right                       : 2
 16-bit shifter logical left                           : 2
 16-bit shifter logical right                          : 2
 31-bit shifter logical right                          : 1
# Tristates                                            : 6
 1-bit tristate buffer                                 : 6
# FSMs                                                 : 3
# Xors                                                 : 4
 1-bit xor2                                            : 2
 16-bit xor2                                           : 2

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <autotest_10>.
The following registers are absorbed into counter <M_counter_q>: 1 register on signal <M_counter_q>.
Unit <autotest_10> synthesized (advanced).

Synthesizing (advanced) Unit <button_conditioner_5>.
The following registers are absorbed into counter <M_ctr_q>: 1 register on signal <M_ctr_q>.
Unit <button_conditioner_5> synthesized (advanced).

Synthesizing (advanced) Unit <counter_14>.
The following registers are absorbed into counter <M_ctr_q>: 1 register on signal <M_ctr_q>.
Unit <counter_14> synthesized (advanced).

Synthesizing (advanced) Unit <seven_seg_15>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_segs> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 7-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <char>          |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <segs>          |          |
    -----------------------------------------------------------------------
Unit <seven_seg_15> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 1
 16x7-bit single-port distributed Read Only RAM        : 1
# Multipliers                                          : 4
 16x16-bit multiplier                                  : 4
# Adders/Subtractors                                   : 37
 16-bit adder carry in                                 : 32
 16-bit subtractor                                     : 2
 17-bit addsub                                         : 2
 4-bit adder                                           : 1
# Counters                                             : 9
 18-bit up counter                                     : 1
 20-bit up counter                                     : 7
 25-bit up counter                                     : 1
# Registers                                            : 59
 Flip-Flops                                            : 59
# Comparators                                          : 34
 16-bit comparator lessequal                           : 2
 17-bit comparator lessequal                           : 2
 18-bit comparator lessequal                           : 2
 19-bit comparator lessequal                           : 2
 20-bit comparator lessequal                           : 2
 21-bit comparator lessequal                           : 2
 22-bit comparator lessequal                           : 2
 23-bit comparator lessequal                           : 2
 24-bit comparator lessequal                           : 2
 25-bit comparator lessequal                           : 2
 26-bit comparator lessequal                           : 2
 27-bit comparator lessequal                           : 2
 28-bit comparator lessequal                           : 2
 29-bit comparator lessequal                           : 2
 30-bit comparator lessequal                           : 2
 31-bit comparator lessequal                           : 2
 32-bit comparator lessequal                           : 2
# Multiplexers                                         : 541
 1-bit 2-to-1 multiplexer                              : 488
 1-bit 4-to-1 multiplexer                              : 34
 16-bit 2-to-1 multiplexer                             : 5
 16-bit 22-to-1 multiplexer                            : 1
 16-bit 4-to-1 multiplexer                             : 4
 17-bit 2-to-1 multiplexer                             : 8
 24-bit 2-to-1 multiplexer                             : 1
# Logic shifters                                       : 7
 16-bit shifter arithmetic right                       : 2
 16-bit shifter logical left                           : 2
 16-bit shifter logical right                          : 2
 31-bit shifter logical right                          : 1
# FSMs                                                 : 3
# Xors                                                 : 4
 1-bit xor2                                            : 2
 16-bit xor2                                           : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <M_autostate_q[1:4]> with one-hot encoding.
-------------------
 State | Encoding
-------------------
 00    | 0001
 11    | 0010
 01    | 0100
 10    | 1000
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <manualtest/FSM_1> on signal <M_state_q[1:5]> with user encoding.
-------------------
 State | Encoding
-------------------
 00000 | 00000
 10010 | 10010
 00001 | 00001
 00010 | 00010
 00011 | 00011
 00100 | 00100
 00101 | 00101
 00110 | 00110
 00111 | 00111
 01000 | 01000
 01001 | 01001
 01010 | 01010
 01011 | 01011
 01100 | 01100
 01101 | 01101
 01110 | 01110
 01111 | 01111
 10000 | 10000
 10001 | 10001
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <autotest/FSM_2> on signal <M_state_q[1:5]> with user encoding.
-------------------
 State | Encoding
-------------------
 00000 | 00000
 00001 | 00001
 00010 | 00010
 00011 | 00011
 00100 | 00100
 00101 | 00101
 00110 | 00110
 00111 | 00111
 01000 | 01000
 01001 | 01001
 01010 | 01010
 01011 | 01011
 01100 | 01100
 01101 | 01101
 01110 | 01110
 01111 | 01111
 10000 | 10000
 10001 | 10001
 10010 | 10010
-------------------

Optimizing unit <mojo_top_0> ...

Optimizing unit <manualtest_9> ...

Optimizing unit <storevalues_18> ...

Optimizing unit <alu_17> ...

Optimizing unit <adder_21> ...

Optimizing unit <div_16u_16u> ...

Optimizing unit <autotest_10> ...
INFO:Xst:2261 - The FF/Latch <buttondown/M_ctr_q_14> in Unit <mojo_top_0> is equivalent to the following FF/Latch, which will be removed : <manualtest/storevalues/buttonB/M_ctr_q_14> 
INFO:Xst:2261 - The FF/Latch <buttondown/M_ctr_q_15> in Unit <mojo_top_0> is equivalent to the following FF/Latch, which will be removed : <manualtest/storevalues/buttonB/M_ctr_q_15> 
INFO:Xst:2261 - The FF/Latch <buttondown/M_ctr_q_16> in Unit <mojo_top_0> is equivalent to the following FF/Latch, which will be removed : <manualtest/storevalues/buttonB/M_ctr_q_16> 
INFO:Xst:2261 - The FF/Latch <buttondown/sync/M_pipe_q_0> in Unit <mojo_top_0> is equivalent to the following FF/Latch, which will be removed : <manualtest/storevalues/buttonB/sync/M_pipe_q_0> 
INFO:Xst:2261 - The FF/Latch <buttondown/M_ctr_q_17> in Unit <mojo_top_0> is equivalent to the following FF/Latch, which will be removed : <manualtest/storevalues/buttonB/M_ctr_q_17> 
INFO:Xst:2261 - The FF/Latch <buttondown/sync/M_pipe_q_1> in Unit <mojo_top_0> is equivalent to the following FF/Latch, which will be removed : <manualtest/storevalues/buttonB/sync/M_pipe_q_1> 
INFO:Xst:2261 - The FF/Latch <buttondown/M_ctr_q_18> in Unit <mojo_top_0> is equivalent to the following FF/Latch, which will be removed : <manualtest/storevalues/buttonB/M_ctr_q_18> 
INFO:Xst:2261 - The FF/Latch <buttondown/M_ctr_q_19> in Unit <mojo_top_0> is equivalent to the following FF/Latch, which will be removed : <manualtest/storevalues/buttonB/M_ctr_q_19> 
INFO:Xst:2261 - The FF/Latch <detectup/M_last_q> in Unit <mojo_top_0> is equivalent to the following FF/Latch, which will be removed : <manualtest/storevalues/detectA/M_last_q> 
INFO:Xst:2261 - The FF/Latch <buttonup/M_ctr_q_0> in Unit <mojo_top_0> is equivalent to the following FF/Latch, which will be removed : <manualtest/storevalues/buttonA/M_ctr_q_0> 
INFO:Xst:2261 - The FF/Latch <buttonup/M_ctr_q_1> in Unit <mojo_top_0> is equivalent to the following FF/Latch, which will be removed : <manualtest/storevalues/buttonA/M_ctr_q_1> 
INFO:Xst:2261 - The FF/Latch <buttonup/M_ctr_q_2> in Unit <mojo_top_0> is equivalent to the following FF/Latch, which will be removed : <manualtest/storevalues/buttonA/M_ctr_q_2> 
INFO:Xst:2261 - The FF/Latch <buttonup/M_ctr_q_3> in Unit <mojo_top_0> is equivalent to the following FF/Latch, which will be removed : <manualtest/storevalues/buttonA/M_ctr_q_3> 
INFO:Xst:2261 - The FF/Latch <buttonup/M_ctr_q_4> in Unit <mojo_top_0> is equivalent to the following FF/Latch, which will be removed : <manualtest/storevalues/buttonA/M_ctr_q_4> 
INFO:Xst:2261 - The FF/Latch <buttonup/M_ctr_q_5> in Unit <mojo_top_0> is equivalent to the following FF/Latch, which will be removed : <manualtest/storevalues/buttonA/M_ctr_q_5> 
INFO:Xst:2261 - The FF/Latch <buttonup/M_ctr_q_6> in Unit <mojo_top_0> is equivalent to the following FF/Latch, which will be removed : <manualtest/storevalues/buttonA/M_ctr_q_6> 
INFO:Xst:2261 - The FF/Latch <buttonup/M_ctr_q_7> in Unit <mojo_top_0> is equivalent to the following FF/Latch, which will be removed : <manualtest/storevalues/buttonA/M_ctr_q_7> 
INFO:Xst:2261 - The FF/Latch <buttonup/M_ctr_q_8> in Unit <mojo_top_0> is equivalent to the following FF/Latch, which will be removed : <manualtest/storevalues/buttonA/M_ctr_q_8> 
INFO:Xst:2261 - The FF/Latch <buttonup/M_ctr_q_9> in Unit <mojo_top_0> is equivalent to the following FF/Latch, which will be removed : <manualtest/storevalues/buttonA/M_ctr_q_9> 
INFO:Xst:2261 - The FF/Latch <seg/ctr/M_ctr_q_0> in Unit <mojo_top_0> is equivalent to the following FF/Latch, which will be removed : <autotest/M_counter_q_0> 
INFO:Xst:2261 - The FF/Latch <seg/ctr/M_ctr_q_1> in Unit <mojo_top_0> is equivalent to the following FF/Latch, which will be removed : <autotest/M_counter_q_1> 
INFO:Xst:2261 - The FF/Latch <seg/ctr/M_ctr_q_2> in Unit <mojo_top_0> is equivalent to the following FF/Latch, which will be removed : <autotest/M_counter_q_2> 
INFO:Xst:2261 - The FF/Latch <seg/ctr/M_ctr_q_3> in Unit <mojo_top_0> is equivalent to the following FF/Latch, which will be removed : <autotest/M_counter_q_3> 
INFO:Xst:2261 - The FF/Latch <seg/ctr/M_ctr_q_4> in Unit <mojo_top_0> is equivalent to the following FF/Latch, which will be removed : <autotest/M_counter_q_4> 
INFO:Xst:2261 - The FF/Latch <seg/ctr/M_ctr_q_5> in Unit <mojo_top_0> is equivalent to the following FF/Latch, which will be removed : <autotest/M_counter_q_5> 
INFO:Xst:2261 - The FF/Latch <seg/ctr/M_ctr_q_6> in Unit <mojo_top_0> is equivalent to the following FF/Latch, which will be removed : <autotest/M_counter_q_6> 
INFO:Xst:2261 - The FF/Latch <seg/ctr/M_ctr_q_7> in Unit <mojo_top_0> is equivalent to the following FF/Latch, which will be removed : <autotest/M_counter_q_7> 
INFO:Xst:2261 - The FF/Latch <seg/ctr/M_ctr_q_10> in Unit <mojo_top_0> is equivalent to the following FF/Latch, which will be removed : <autotest/M_counter_q_10> 
INFO:Xst:2261 - The FF/Latch <seg/ctr/M_ctr_q_8> in Unit <mojo_top_0> is equivalent to the following FF/Latch, which will be removed : <autotest/M_counter_q_8> 
INFO:Xst:2261 - The FF/Latch <seg/ctr/M_ctr_q_11> in Unit <mojo_top_0> is equivalent to the following FF/Latch, which will be removed : <autotest/M_counter_q_11> 
INFO:Xst:2261 - The FF/Latch <seg/ctr/M_ctr_q_9> in Unit <mojo_top_0> is equivalent to the following FF/Latch, which will be removed : <autotest/M_counter_q_9> 
INFO:Xst:2261 - The FF/Latch <seg/ctr/M_ctr_q_12> in Unit <mojo_top_0> is equivalent to the following FF/Latch, which will be removed : <autotest/M_counter_q_12> 
INFO:Xst:2261 - The FF/Latch <buttondown/M_ctr_q_0> in Unit <mojo_top_0> is equivalent to the following FF/Latch, which will be removed : <manualtest/storevalues/buttonB/M_ctr_q_0> 
INFO:Xst:2261 - The FF/Latch <seg/ctr/M_ctr_q_13> in Unit <mojo_top_0> is equivalent to the following FF/Latch, which will be removed : <autotest/M_counter_q_13> 
INFO:Xst:2261 - The FF/Latch <buttondown/M_ctr_q_1> in Unit <mojo_top_0> is equivalent to the following FF/Latch, which will be removed : <manualtest/storevalues/buttonB/M_ctr_q_1> 
INFO:Xst:2261 - The FF/Latch <seg/ctr/M_ctr_q_14> in Unit <mojo_top_0> is equivalent to the following FF/Latch, which will be removed : <autotest/M_counter_q_14> 
INFO:Xst:2261 - The FF/Latch <buttondown/M_ctr_q_2> in Unit <mojo_top_0> is equivalent to the following FF/Latch, which will be removed : <manualtest/storevalues/buttonB/M_ctr_q_2> 
INFO:Xst:2261 - The FF/Latch <seg/ctr/M_ctr_q_15> in Unit <mojo_top_0> is equivalent to the following FF/Latch, which will be removed : <autotest/M_counter_q_15> 
INFO:Xst:2261 - The FF/Latch <buttondown/M_ctr_q_3> in Unit <mojo_top_0> is equivalent to the following FF/Latch, which will be removed : <manualtest/storevalues/buttonB/M_ctr_q_3> 
INFO:Xst:2261 - The FF/Latch <seg/ctr/M_ctr_q_16> in Unit <mojo_top_0> is equivalent to the following FF/Latch, which will be removed : <autotest/M_counter_q_16> 
INFO:Xst:2261 - The FF/Latch <buttondown/M_ctr_q_4> in Unit <mojo_top_0> is equivalent to the following FF/Latch, which will be removed : <manualtest/storevalues/buttonB/M_ctr_q_4> 
INFO:Xst:2261 - The FF/Latch <seg/ctr/M_ctr_q_17> in Unit <mojo_top_0> is equivalent to the following FF/Latch, which will be removed : <autotest/M_counter_q_17> 
INFO:Xst:2261 - The FF/Latch <buttondown/M_ctr_q_5> in Unit <mojo_top_0> is equivalent to the following FF/Latch, which will be removed : <manualtest/storevalues/buttonB/M_ctr_q_5> 
INFO:Xst:2261 - The FF/Latch <buttondown/M_ctr_q_6> in Unit <mojo_top_0> is equivalent to the following FF/Latch, which will be removed : <manualtest/storevalues/buttonB/M_ctr_q_6> 
INFO:Xst:2261 - The FF/Latch <buttondown/M_ctr_q_7> in Unit <mojo_top_0> is equivalent to the following FF/Latch, which will be removed : <manualtest/storevalues/buttonB/M_ctr_q_7> 
INFO:Xst:2261 - The FF/Latch <buttondown/M_ctr_q_8> in Unit <mojo_top_0> is equivalent to the following FF/Latch, which will be removed : <manualtest/storevalues/buttonB/M_ctr_q_8> 
INFO:Xst:2261 - The FF/Latch <buttondown/M_ctr_q_9> in Unit <mojo_top_0> is equivalent to the following FF/Latch, which will be removed : <manualtest/storevalues/buttonB/M_ctr_q_9> 
INFO:Xst:2261 - The FF/Latch <buttonup/M_ctr_q_10> in Unit <mojo_top_0> is equivalent to the following FF/Latch, which will be removed : <manualtest/storevalues/buttonA/M_ctr_q_10> 
INFO:Xst:2261 - The FF/Latch <buttonup/M_ctr_q_11> in Unit <mojo_top_0> is equivalent to the following FF/Latch, which will be removed : <manualtest/storevalues/buttonA/M_ctr_q_11> 
INFO:Xst:2261 - The FF/Latch <buttonup/M_ctr_q_12> in Unit <mojo_top_0> is equivalent to the following FF/Latch, which will be removed : <manualtest/storevalues/buttonA/M_ctr_q_12> 
INFO:Xst:2261 - The FF/Latch <buttonup/M_ctr_q_13> in Unit <mojo_top_0> is equivalent to the following FF/Latch, which will be removed : <manualtest/storevalues/buttonA/M_ctr_q_13> 
INFO:Xst:2261 - The FF/Latch <buttonup/M_ctr_q_14> in Unit <mojo_top_0> is equivalent to the following FF/Latch, which will be removed : <manualtest/storevalues/buttonA/M_ctr_q_14> 
INFO:Xst:2261 - The FF/Latch <buttonup/M_ctr_q_15> in Unit <mojo_top_0> is equivalent to the following FF/Latch, which will be removed : <manualtest/storevalues/buttonA/M_ctr_q_15> 
INFO:Xst:2261 - The FF/Latch <detectdown/M_last_q> in Unit <mojo_top_0> is equivalent to the following FF/Latch, which will be removed : <manualtest/storevalues/detectB/M_last_q> 
INFO:Xst:2261 - The FF/Latch <buttonup/M_ctr_q_16> in Unit <mojo_top_0> is equivalent to the following FF/Latch, which will be removed : <manualtest/storevalues/buttonA/M_ctr_q_16> 
INFO:Xst:2261 - The FF/Latch <buttonup/M_ctr_q_17> in Unit <mojo_top_0> is equivalent to the following FF/Latch, which will be removed : <manualtest/storevalues/buttonA/M_ctr_q_17> 
INFO:Xst:2261 - The FF/Latch <buttonup/M_ctr_q_18> in Unit <mojo_top_0> is equivalent to the following FF/Latch, which will be removed : <manualtest/storevalues/buttonA/M_ctr_q_18> 
INFO:Xst:2261 - The FF/Latch <buttonup/M_ctr_q_19> in Unit <mojo_top_0> is equivalent to the following FF/Latch, which will be removed : <manualtest/storevalues/buttonA/M_ctr_q_19> 
INFO:Xst:2261 - The FF/Latch <buttonup/sync/M_pipe_q_0> in Unit <mojo_top_0> is equivalent to the following FF/Latch, which will be removed : <manualtest/storevalues/buttonA/sync/M_pipe_q_0> 
INFO:Xst:2261 - The FF/Latch <buttonup/sync/M_pipe_q_1> in Unit <mojo_top_0> is equivalent to the following FF/Latch, which will be removed : <manualtest/storevalues/buttonA/sync/M_pipe_q_1> 
INFO:Xst:2261 - The FF/Latch <buttondown/M_ctr_q_10> in Unit <mojo_top_0> is equivalent to the following FF/Latch, which will be removed : <manualtest/storevalues/buttonB/M_ctr_q_10> 
INFO:Xst:2261 - The FF/Latch <buttondown/M_ctr_q_11> in Unit <mojo_top_0> is equivalent to the following FF/Latch, which will be removed : <manualtest/storevalues/buttonB/M_ctr_q_11> 
INFO:Xst:2261 - The FF/Latch <buttondown/M_ctr_q_12> in Unit <mojo_top_0> is equivalent to the following FF/Latch, which will be removed : <manualtest/storevalues/buttonB/M_ctr_q_12> 
INFO:Xst:2261 - The FF/Latch <buttondown/M_ctr_q_13> in Unit <mojo_top_0> is equivalent to the following FF/Latch, which will be removed : <manualtest/storevalues/buttonB/M_ctr_q_13> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 0) on block mojo_top_0, actual ratio is 34.
FlipFlop manualtest/M_state_q_FSM_FFd2 has been replicated 1 time(s)
FlipFlop manualtest/M_state_q_FSM_FFd3 has been replicated 1 time(s)
FlipFlop manualtest/M_state_q_FSM_FFd4 has been replicated 1 time(s)
FlipFlop manualtest/M_state_q_FSM_FFd5 has been replicated 1 time(s)

Final Macro Processing ...

Processing Unit <mojo_top_0> :
	Found 2-bit shift register for signal <buttonup/sync/M_pipe_q_1>.
	Found 2-bit shift register for signal <buttondown/sync/M_pipe_q_1>.
	Found 2-bit shift register for signal <buttonmid/sync/M_pipe_q_1>.
	Found 2-bit shift register for signal <manualtest/buttonright/sync/M_pipe_q_1>.
	Found 2-bit shift register for signal <manualtest/buttonleft/sync/M_pipe_q_1>.
INFO:Xst:741 - HDL ADVISOR - A 4-bit shift register was found for signal <reset_cond/M_stage_q_3> and currently occupies 4 logic cells (2 slices). Removing the set/reset logic would take advantage of SRL32 (and derived) primitives and reduce this to 1 logic cells (1 slices). Evaluate if the set/reset can be removed for this simple shift register. The majority of simple pipeline structures do not need to be set/reset operationally.
Unit <mojo_top_0> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 185
 Flip-Flops                                            : 185
# Shift Registers                                      : 5
 2-bit shift register                                  : 5

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : mojo_top_0.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 2456
#      GND                         : 19
#      INV                         : 13
#      LUT1                        : 136
#      LUT2                        : 14
#      LUT3                        : 226
#      LUT4                        : 258
#      LUT5                        : 379
#      LUT6                        : 422
#      MUXCY                       : 548
#      MUXF7                       : 23
#      VCC                         : 17
#      XORCY                       : 401
# FlipFlops/Latches                : 190
#      FD                          : 5
#      FDE                         : 37
#      FDR                         : 42
#      FDRE                        : 102
#      FDS                         : 4
# Shift Registers                  : 5
#      SRLC16E                     : 5
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 74
#      IBUF                        : 24
#      OBUF                        : 44
#      OBUFT                       : 6
# DSPs                             : 4
#      DSP48A1                     : 4

Device utilization summary:
---------------------------

Selected Device : 6slx9tqg144-2 


Slice Logic Utilization: 
 Number of Slice Registers:             190  out of  11440     1%  
 Number of Slice LUTs:                 1453  out of   5720    25%  
    Number used as Logic:              1448  out of   5720    25%  
    Number used as Memory:                5  out of   1440     0%  
       Number used as SRL:                5

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   1467
   Number with an unused Flip Flop:    1277  out of   1467    87%  
   Number with an unused LUT:            14  out of   1467     0%  
   Number of fully used LUT-FF pairs:   176  out of   1467    11%  
   Number of unique control sets:        25

IO Utilization: 
 Number of IOs:                          87
 Number of bonded IOBs:                  75  out of    102    73%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  
 Number of DSP48A1s:                      4  out of     16    25%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+----------------------------------+-------+
Clock Signal                       | Clock buffer(FF name)            | Load  |
-----------------------------------+----------------------------------+-------+
clk                                | BUFGP                            | 190   |
autotest/M_counter_q_24            | NONE(autotest/M_state_q_FSM_FFd1)| 5     |
-----------------------------------+----------------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 5.642ns (Maximum Frequency: 177.242MHz)
   Minimum input arrival time before clock: 4.535ns
   Maximum output required time after clock: 88.471ns
   Maximum combinational path delay: 9.518ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 5.642ns (frequency: 177.242MHz)
  Total number of paths / destination ports: 5537 / 453
-------------------------------------------------------------------------
Delay:               5.642ns (Levels of Logic = 5)
  Source:            manualtest/buttonright/M_ctr_q_3 (FF)
  Destination:       manualtest/M_state_q_FSM_FFd3 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: manualtest/buttonright/M_ctr_q_3 to manualtest/M_state_q_FSM_FFd3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             2   0.525   1.181  M_ctr_q_3 (M_ctr_q_3)
     LUT6:I0->O            3   0.254   0.994  out1 (manualtest/buttonright/out)
     LUT5:I2->O            6   0.235   0.984  out4 (out)
     end scope: 'manualtest/buttonright:out'
     LUT6:I4->O            1   0.250   0.910  M_state_q_FSM_FFd3-In1 (M_state_q_FSM_FFd3-In1)
     LUT5:I2->O            2   0.235   0.000  M_state_q_FSM_FFd3-In3 (M_state_q_FSM_FFd3-In)
     FDR:D                     0.074          M_state_q_FSM_FFd3
    ----------------------------------------
    Total                      5.642ns (1.573ns logic, 4.069ns route)
                                       (27.9% logic, 72.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'autotest/M_counter_q_24'
  Clock period: 4.142ns (frequency: 241.425MHz)
  Total number of paths / destination ports: 22 / 5
-------------------------------------------------------------------------
Delay:               4.142ns (Levels of Logic = 2)
  Source:            autotest/M_state_q_FSM_FFd4 (FF)
  Destination:       autotest/M_state_q_FSM_FFd5 (FF)
  Source Clock:      autotest/M_counter_q_24 rising
  Destination Clock: autotest/M_counter_q_24 rising

  Data Path: autotest/M_state_q_FSM_FFd4 to autotest/M_state_q_FSM_FFd5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             83   0.525   2.353  M_state_q_FSM_FFd4 (M_state_q_FSM_FFd4)
     LUT4:I0->O            1   0.254   0.682  M_state_q_FSM_FFd5-In_SW0 (N13)
     LUT5:I4->O            1   0.254   0.000  M_state_q_FSM_FFd5-In (M_state_q_FSM_FFd5-In)
     FDR:D                     0.074          M_state_q_FSM_FFd5
    ----------------------------------------
    Total                      4.142ns (1.107ns logic, 3.035ns route)
                                       (26.7% logic, 73.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 93 / 49
-------------------------------------------------------------------------
Offset:              4.535ns (Levels of Logic = 2)
  Source:            io_dip<23> (PAD)
  Destination:       M_manualstate_q_0 (FF)
  Destination Clock: clk rising

  Data Path: io_dip<23> to M_manualstate_q_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            33   1.328   1.813  io_dip_23_IBUF (io_dip_23_IBUF)
     LUT5:I1->O            1   0.254   0.681  Reset_OR_DriverANDClockEnable1 (Reset_OR_DriverANDClockEnable)
     FDRE:R                    0.459          M_manualstate_q_0
    ----------------------------------------
    Total                      4.535ns (2.041ns logic, 2.494ns route)
                                       (45.0% logic, 55.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'autotest/M_counter_q_24'
  Total number of paths / destination ports: 7 / 5
-------------------------------------------------------------------------
Offset:              3.640ns (Levels of Logic = 4)
  Source:            io_dip<22> (PAD)
  Destination:       autotest/M_state_q_FSM_FFd5 (FF)
  Destination Clock: autotest/M_counter_q_24 rising

  Data Path: io_dip<22> to autotest/M_state_q_FSM_FFd5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             8   1.328   1.052  io_dip_22_IBUF (io_dip_22_IBUF)
     begin scope: 'autotest:pause'
     LUT4:I2->O            1   0.250   0.682  M_state_q_FSM_FFd5-In_SW0 (N13)
     LUT5:I4->O            1   0.254   0.000  M_state_q_FSM_FFd5-In (M_state_q_FSM_FFd5-In)
     FDR:D                     0.074          M_state_q_FSM_FFd5
    ----------------------------------------
    Total                      3.640ns (1.906ns logic, 1.734ns route)
                                       (52.4% logic, 47.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 16579787231588671029248 / 33
-------------------------------------------------------------------------
Offset:              77.622ns (Levels of Logic = 126)
  Source:            manualtest/M_state_q_FSM_FFd2 (FF)
  Destination:       io_led<0> (PAD)
  Source Clock:      clk rising

  Data Path: manualtest/M_state_q_FSM_FFd2 to io_led<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             69   0.525   2.398  M_state_q_FSM_FFd2 (M_state_q_FSM_FFd2)
     LUT6:I1->O           29   0.254   1.925  Mmux_M_alu16_b131 (M_alu16_getB<6>)
     begin scope: 'manualtest/alu16:b<6>'
     begin scope: 'manualtest/alu16/addr:b<6>'
     begin scope: 'manualtest/alu16/addr/a[15]_b[15]_div_4:b<6>'
     LUT6:I0->O            1   0.254   0.910  o<15>222 (o<15>222)
     LUT4:I1->O            5   0.235   1.271  o<15>223 (o<15>22)
     LUT6:I1->O            2   0.254   0.834  o<14>21 (o<14>)
     LUT4:I2->O            3   0.250   1.042  Mmux_a[0]_GND_15_o_MUX_367_o151 (a[14]_GND_15_o_MUX_353_o)
     LUT6:I2->O            3   0.254   1.221  o<13>31 (o<13>)
     LUT6:I0->O            4   0.254   1.080  Mmux_a[0]_GND_15_o_MUX_425_o151 (a[14]_GND_15_o_MUX_411_o)
     LUT5:I1->O            1   0.254   0.000  Mcompar_o<12>_lut<1> (Mcompar_o<12>_lut<1>)
     MUXCY:S->O            1   0.215   0.000  Mcompar_o<12>_cy<1> (Mcompar_o<12>_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<12>_cy<2> (Mcompar_o<12>_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<12>_cy<3> (Mcompar_o<12>_cy<3>)
     MUXCY:CI->O           6   0.235   1.331  Mcompar_o<12>_cy<4> (o<12>)
     LUT6:I0->O            7   0.254   1.138  Mmux_a[0]_GND_15_o_MUX_481_o141 (a[13]_GND_15_o_MUX_468_o)
     LUT4:I1->O            1   0.235   0.000  Mcompar_o<11>_lut<1> (Mcompar_o<11>_lut<1>)
     MUXCY:S->O            1   0.215   0.000  Mcompar_o<11>_cy<1> (Mcompar_o<11>_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<11>_cy<2> (Mcompar_o<11>_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<11>_cy<3> (Mcompar_o<11>_cy<3>)
     MUXCY:CI->O          15   0.235   1.610  Mcompar_o<11>_cy<4> (o<11>)
     LUT6:I0->O            7   0.254   1.186  Mmux_a[0]_GND_15_o_MUX_535_o151 (a[14]_GND_15_o_MUX_521_o)
     LUT5:I1->O            1   0.254   0.000  Mcompar_o<10>_lut<2> (Mcompar_o<10>_lut<2>)
     MUXCY:S->O            1   0.215   0.000  Mcompar_o<10>_cy<2> (Mcompar_o<10>_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<10>_cy<3> (Mcompar_o<10>_cy<3>)
     MUXCY:CI->O          17   0.235   1.664  Mcompar_o<10>_cy<4> (o<10>)
     LUT6:I0->O            6   0.254   1.152  Mmux_a[0]_GND_15_o_MUX_587_o131 (a[12]_GND_15_o_MUX_575_o)
     LUT4:I0->O            0   0.254   0.000  Mcompar_o<9>_lutdi1 (Mcompar_o<9>_lutdi1)
     MUXCY:DI->O           1   0.181   0.000  Mcompar_o<9>_cy<1> (Mcompar_o<9>_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<9>_cy<2> (Mcompar_o<9>_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<9>_cy<3> (Mcompar_o<9>_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<9>_cy<4> (Mcompar_o<9>_cy<4>)
     MUXCY:CI->O          25   0.235   1.833  Mcompar_o<9>_cy<5> (o<9>)
     LUT5:I0->O            6   0.254   1.152  Mmux_a[0]_GND_15_o_MUX_637_o151 (a[14]_GND_15_o_MUX_623_o)
     LUT5:I1->O            1   0.254   0.000  Mcompar_o<8>_lut<3> (Mcompar_o<8>_lut<3>)
     MUXCY:S->O            1   0.215   0.000  Mcompar_o<8>_cy<3> (Mcompar_o<8>_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<8>_cy<4> (Mcompar_o<8>_cy<4>)
     MUXCY:CI->O          23   0.235   1.788  Mcompar_o<8>_cy<5> (o<8>)
     LUT5:I0->O            6   0.254   1.152  Mmux_a[0]_GND_15_o_MUX_685_o131 (a[12]_GND_15_o_MUX_673_o)
     LUT4:I0->O            0   0.254   0.000  Mcompar_o<7>_lutdi2 (Mcompar_o<7>_lutdi2)
     MUXCY:DI->O           1   0.181   0.000  Mcompar_o<7>_cy<2> (Mcompar_o<7>_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<7>_cy<3> (Mcompar_o<7>_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<7>_cy<4> (Mcompar_o<7>_cy<4>)
     MUXCY:CI->O          31   0.235   1.933  Mcompar_o<7>_cy<5> (o<7>)
     LUT5:I0->O            6   0.254   1.104  Mmux_a[0]_GND_15_o_MUX_731_o1141 (a[8]_GND_15_o_MUX_723_o)
     LUT4:I1->O            1   0.235   0.000  Mcompar_o<6>_lut<1> (Mcompar_o<6>_lut<1>)
     MUXCY:S->O            1   0.215   0.000  Mcompar_o<6>_cy<1> (Mcompar_o<6>_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<6>_cy<2> (Mcompar_o<6>_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<6>_cy<3> (Mcompar_o<6>_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<6>_cy<4> (Mcompar_o<6>_cy<4>)
     MUXCY:CI->O          29   0.235   1.900  Mcompar_o<6>_cy<5> (o<6>)
     LUT5:I0->O            6   0.254   1.104  Mmux_a[0]_GND_15_o_MUX_775_o1131 (a[7]_GND_15_o_MUX_768_o)
     LUT4:I1->O            1   0.235   0.000  Mcompar_o<5>_lut<1> (Mcompar_o<5>_lut<1>)
     MUXCY:S->O            1   0.215   0.000  Mcompar_o<5>_cy<1> (Mcompar_o<5>_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<5>_cy<2> (Mcompar_o<5>_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<5>_cy<3> (Mcompar_o<5>_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<5>_cy<4> (Mcompar_o<5>_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<5>_cy<5> (Mcompar_o<5>_cy<5>)
     MUXCY:CI->O          37   0.235   2.034  Mcompar_o<5>_cy<6> (o<5>)
     LUT5:I0->O            6   0.254   1.104  Mmux_a[0]_GND_15_o_MUX_817_o1121 (a[6]_GND_15_o_MUX_811_o)
     LUT4:I1->O            1   0.235   0.000  Mcompar_o<4>_lut<1> (Mcompar_o<4>_lut<1>)
     MUXCY:S->O            1   0.215   0.000  Mcompar_o<4>_cy<1> (Mcompar_o<4>_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<4>_cy<2> (Mcompar_o<4>_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<4>_cy<3> (Mcompar_o<4>_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<4>_cy<4> (Mcompar_o<4>_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<4>_cy<5> (Mcompar_o<4>_cy<5>)
     MUXCY:CI->O          34   0.235   1.983  Mcompar_o<4>_cy<6> (o<4>)
     LUT5:I0->O            6   0.254   1.104  Mmux_a[0]_GND_15_o_MUX_857_o1111 (a[5]_GND_15_o_MUX_852_o)
     LUT4:I1->O            1   0.235   0.000  Mcompar_o<3>_lut<1> (Mcompar_o<3>_lut<1>)
     MUXCY:S->O            1   0.215   0.000  Mcompar_o<3>_cy<1> (Mcompar_o<3>_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<3>_cy<2> (Mcompar_o<3>_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<3>_cy<3> (Mcompar_o<3>_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<3>_cy<4> (Mcompar_o<3>_cy<4>)
     MUXCY:CI->O           1   0.235   0.682  Mcompar_o<3>_cy<5> (Mcompar_o<3>_cy<5>)
     LUT6:I5->O           44   0.254   2.151  Mcompar_o<3>_cy<6> (o<3>)
     LUT5:I0->O            5   0.254   1.069  Mmux_a[0]_GND_15_o_MUX_895_o1121 (a[6]_GND_15_o_MUX_889_o)
     LUT4:I1->O            1   0.235   0.000  Mcompar_o<2>_lut<2> (Mcompar_o<2>_lut<2>)
     MUXCY:S->O            1   0.215   0.000  Mcompar_o<2>_cy<2> (Mcompar_o<2>_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<2>_cy<3> (Mcompar_o<2>_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<2>_cy<4> (Mcompar_o<2>_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<2>_cy<5> (Mcompar_o<2>_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<2>_cy<6> (Mcompar_o<2>_cy<6>)
     MUXCY:CI->O          42   0.235   2.117  Mcompar_o<2>_cy<7> (o<2>)
     LUT5:I0->O            2   0.254   1.002  Mmux_a[0]_GND_15_o_MUX_931_o1101 (a[4]_GND_15_o_MUX_927_o)
     LUT4:I0->O            0   0.254   0.000  Mcompar_o<1>_lutdi1 (Mcompar_o<1>_lutdi1)
     MUXCY:DI->O           1   0.181   0.000  Mcompar_o<1>_cy<1> (Mcompar_o<1>_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<1>_cy<2> (Mcompar_o<1>_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<1>_cy<3> (Mcompar_o<1>_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<1>_cy<4> (Mcompar_o<1>_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<1>_cy<5> (Mcompar_o<1>_cy<5>)
     MUXCY:CI->O           2   0.235   0.726  Mcompar_o<1>_cy<6> (Mcompar_o<1>_cy<6>)
     LUT5:I4->O           15   0.254   1.585  Mcompar_o<1>_cy<7> (o<1>)
     LUT5:I0->O            2   0.254   1.002  Mmux_n0950101 (n0950<3>)
     LUT4:I0->O            0   0.254   0.000  Mcompar_o<0>_lutdi1 (Mcompar_o<0>_lutdi1)
     MUXCY:DI->O           1   0.181   0.000  Mcompar_o<0>_cy<1> (Mcompar_o<0>_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<0>_cy<2> (Mcompar_o<0>_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<0>_cy<3> (Mcompar_o<0>_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<0>_cy<4> (Mcompar_o<0>_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<0>_cy<5> (Mcompar_o<0>_cy<5>)
     MUXCY:CI->O           1   0.235   0.910  Mcompar_o<0>_cy<6> (Mcompar_o<0>_cy<6>)
     LUT6:I3->O            1   0.235   0.681  Mcompar_o<0>_cy<7> (o<0>)
     end scope: 'manualtest/alu16/addr/a[15]_b[15]_div_4:o<0>'
     DSP48A1:B0->M0        1   3.894   0.682  Mmult_n0035 (n0035<0>)
     LUT5:I4->O            1   0.254   0.000  Mmux_actualsum3_rs_lut<0> (Mmux_actualsum3_rs_lut<0>)
     MUXCY:S->O            1   0.215   0.000  Mmux_actualsum3_rs_cy<0> (Mmux_actualsum3_rs_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  Mmux_actualsum3_rs_cy<1> (Mmux_actualsum3_rs_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Mmux_actualsum3_rs_cy<2> (Mmux_actualsum3_rs_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Mmux_actualsum3_rs_cy<3> (Mmux_actualsum3_rs_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  Mmux_actualsum3_rs_cy<4> (Mmux_actualsum3_rs_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  Mmux_actualsum3_rs_cy<5> (Mmux_actualsum3_rs_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  Mmux_actualsum3_rs_cy<6> (Mmux_actualsum3_rs_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  Mmux_actualsum3_rs_cy<7> (Mmux_actualsum3_rs_cy<7>)
     MUXCY:CI->O           1   0.023   0.000  Mmux_actualsum3_rs_cy<8> (Mmux_actualsum3_rs_cy<8>)
     MUXCY:CI->O           1   0.023   0.000  Mmux_actualsum3_rs_cy<9> (Mmux_actualsum3_rs_cy<9>)
     MUXCY:CI->O           1   0.023   0.000  Mmux_actualsum3_rs_cy<10> (Mmux_actualsum3_rs_cy<10>)
     MUXCY:CI->O           1   0.023   0.000  Mmux_actualsum3_rs_cy<11> (Mmux_actualsum3_rs_cy<11>)
     MUXCY:CI->O           1   0.023   0.000  Mmux_actualsum3_rs_cy<12> (Mmux_actualsum3_rs_cy<12>)
     MUXCY:CI->O           1   0.023   0.000  Mmux_actualsum3_rs_cy<13> (Mmux_actualsum3_rs_cy<13>)
     MUXCY:CI->O           1   0.023   0.000  Mmux_actualsum3_rs_cy<14> (Mmux_actualsum3_rs_cy<14>)
     MUXCY:CI->O           0   0.023   0.000  Mmux_actualsum3_rs_cy<15> (Mmux_actualsum3_rs_cy<15>)
     XORCY:CI->O           1   0.206   1.112  Mmux_actualsum3_rs_xor<16> (neg)
     end scope: 'manualtest/alu16/addr:neg'
     LUT6:I1->O            1   0.254   0.910  Mmux_out28 (Mmux_out27)
     LUT6:I3->O            1   0.235   0.790  Mmux_out29 (out<0>)
     end scope: 'manualtest/alu16:out<0>'
     end scope: 'manualtest:out<0>'
     LUT6:I4->O            1   0.250   0.000  Mmux_io_led_4 (Mmux_io_led_4)
     MUXF7:I0->O           1   0.163   0.681  Mmux_io_led_2_f7 (io_led_0_OBUF)
     OBUF:I->O                 2.912          io_led_0_OBUF (io_led<0>)
    ----------------------------------------
    Total                     77.622ns (24.568ns logic, 53.054ns route)
                                       (31.7% logic, 68.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'autotest/M_counter_q_24'
  Total number of paths / destination ports: 88589180107659031871488 / 29
-------------------------------------------------------------------------
Offset:              88.471ns (Levels of Logic = 122)
  Source:            autotest/M_state_q_FSM_FFd3 (FF)
  Destination:       io_seg<2> (PAD)
  Source Clock:      autotest/M_counter_q_24 rising

  Data Path: autotest/M_state_q_FSM_FFd3 to io_seg<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             82   0.525   2.499  M_state_q_FSM_FFd3 (M_state_q_FSM_FFd3)
     LUT5:I0->O           75   0.254   2.445  M_state_q__n0157<24>1 (getB<2>)
     begin scope: 'autotest/alu16:b<2>'
     begin scope: 'autotest/alu16/addr:b<2>'
     begin scope: 'autotest/alu16/addr/a[15]_b[15]_div_4:b<2>'
     LUT5:I0->O            2   0.254   1.181  o<13>31 (o<13>)
     LUT6:I0->O            5   0.254   1.117  Mmux_a[0]_GND_15_o_MUX_425_o141 (a[13]_GND_15_o_MUX_412_o)
     LUT4:I0->O            0   0.254   0.000  Mcompar_o<12>_lutdi (Mcompar_o<12>_lutdi)
     MUXCY:DI->O           1   0.181   0.000  Mcompar_o<12>_cy<0> (Mcompar_o<12>_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<12>_cy<1> (Mcompar_o<12>_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<12>_cy<2> (Mcompar_o<12>_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<12>_cy<3> (Mcompar_o<12>_cy<3>)
     MUXCY:CI->O           6   0.235   1.331  Mcompar_o<12>_cy<4> (o<12>)
     LUT6:I0->O            9   0.254   1.252  Mmux_a[0]_GND_15_o_MUX_481_o131 (a[12]_GND_15_o_MUX_469_o)
     LUT4:I0->O            0   0.254   0.000  Mcompar_o<11>_lutdi (Mcompar_o<11>_lutdi)
     MUXCY:DI->O           1   0.181   0.000  Mcompar_o<11>_cy<0> (Mcompar_o<11>_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<11>_cy<1> (Mcompar_o<11>_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<11>_cy<2> (Mcompar_o<11>_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<11>_cy<3> (Mcompar_o<11>_cy<3>)
     MUXCY:CI->O          17   0.235   1.664  Mcompar_o<11>_cy<4> (o<11>)
     LUT6:I0->O            7   0.254   1.186  Mmux_a[0]_GND_15_o_MUX_535_o141 (a[13]_GND_15_o_MUX_522_o)
     LUT4:I0->O            0   0.254   0.000  Mcompar_o<10>_lutdi1 (Mcompar_o<10>_lutdi1)
     MUXCY:DI->O           1   0.181   0.000  Mcompar_o<10>_cy<1> (Mcompar_o<10>_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<10>_cy<2> (Mcompar_o<10>_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<10>_cy<3> (Mcompar_o<10>_cy<3>)
     MUXCY:CI->O          30   0.235   1.917  Mcompar_o<10>_cy<4> (o<10>)
     LUT5:I0->O            6   0.254   1.152  Mmux_a[0]_GND_15_o_MUX_587_o111 (a[10]_GND_15_o_MUX_577_o)
     LUT4:I0->O            0   0.254   0.000  Mcompar_o<9>_lutdi (Mcompar_o<9>_lutdi)
     MUXCY:DI->O           1   0.181   0.000  Mcompar_o<9>_cy<0> (Mcompar_o<9>_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<9>_cy<1> (Mcompar_o<9>_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<9>_cy<2> (Mcompar_o<9>_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<9>_cy<3> (Mcompar_o<9>_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<9>_cy<4> (Mcompar_o<9>_cy<4>)
     MUXCY:CI->O          25   0.235   1.833  Mcompar_o<9>_cy<5> (o<9>)
     LUT5:I0->O            8   0.254   1.399  Mmux_a[0]_GND_15_o_MUX_637_o141 (a[13]_GND_15_o_MUX_624_o)
     LUT6:I0->O            1   0.254   0.000  Mcompar_o<8>_lut<2>1 (Mcompar_o<8>_lut<2>)
     MUXCY:S->O            1   0.215   0.000  Mcompar_o<8>_cy<2> (Mcompar_o<8>_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<8>_cy<3> (Mcompar_o<8>_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<8>_cy<4> (Mcompar_o<8>_cy<4>)
     MUXCY:CI->O          42   0.235   2.117  Mcompar_o<8>_cy<5> (o<8>)
     LUT5:I0->O            6   0.254   1.152  Mmux_a[0]_GND_15_o_MUX_685_o1141 (a[8]_GND_15_o_MUX_677_o)
     LUT4:I0->O            0   0.254   0.000  Mcompar_o<7>_lutdi (Mcompar_o<7>_lutdi)
     MUXCY:DI->O           1   0.181   0.000  Mcompar_o<7>_cy<0> (Mcompar_o<7>_cy<0>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<7>_cy<1> (Mcompar_o<7>_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<7>_cy<2> (Mcompar_o<7>_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<7>_cy<3> (Mcompar_o<7>_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<7>_cy<4> (Mcompar_o<7>_cy<4>)
     MUXCY:CI->O          31   0.235   1.933  Mcompar_o<7>_cy<5> (o<7>)
     LUT5:I0->O            8   0.254   1.399  Mmux_a[0]_GND_15_o_MUX_731_o121 (a[11]_GND_15_o_MUX_720_o)
     LUT6:I0->O            1   0.254   0.000  Mcompar_o<6>_lut<2>1 (Mcompar_o<6>_lut<2>)
     MUXCY:S->O            1   0.215   0.000  Mcompar_o<6>_cy<2> (Mcompar_o<6>_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<6>_cy<3> (Mcompar_o<6>_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<6>_cy<4> (Mcompar_o<6>_cy<4>)
     MUXCY:CI->O          58   0.235   2.313  Mcompar_o<6>_cy<5> (o<6>)
     LUT5:I0->O            2   0.254   1.002  Mmux_a[0]_GND_15_o_MUX_775_o1141 (a[8]_GND_15_o_MUX_767_o)
     LUT4:I0->O            0   0.254   0.000  Mcompar_o<5>_lutdi1 (Mcompar_o<5>_lutdi1)
     MUXCY:DI->O           1   0.181   0.000  Mcompar_o<5>_cy<1> (Mcompar_o<5>_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<5>_cy<2> (Mcompar_o<5>_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<5>_cy<3> (Mcompar_o<5>_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<5>_cy<4> (Mcompar_o<5>_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<5>_cy<5> (Mcompar_o<5>_cy<5>)
     MUXCY:CI->O          37   0.235   2.034  Mcompar_o<5>_cy<6> (o<5>)
     LUT5:I0->O            8   0.254   1.399  Mmux_a[0]_GND_15_o_MUX_817_o1151 (a[9]_GND_15_o_MUX_808_o)
     LUT6:I0->O            1   0.254   0.000  Mcompar_o<4>_lut<2>1 (Mcompar_o<4>_lut<2>)
     MUXCY:S->O            1   0.215   0.000  Mcompar_o<4>_cy<2> (Mcompar_o<4>_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<4>_cy<3> (Mcompar_o<4>_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<4>_cy<4> (Mcompar_o<4>_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<4>_cy<5> (Mcompar_o<4>_cy<5>)
     MUXCY:CI->O          66   0.235   2.400  Mcompar_o<4>_cy<6> (o<4>)
     LUT6:I0->O            2   0.254   1.002  Mmux_a[0]_GND_15_o_MUX_857_o1121 (a[6]_GND_15_o_MUX_851_o)
     LUT4:I0->O            0   0.254   0.000  Mcompar_o<3>_lutdi1 (Mcompar_o<3>_lutdi1)
     MUXCY:DI->O           1   0.181   0.000  Mcompar_o<3>_cy<1> (Mcompar_o<3>_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<3>_cy<2> (Mcompar_o<3>_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<3>_cy<3> (Mcompar_o<3>_cy<3>)
     MUXCY:CI->O           1   0.235   0.682  Mcompar_o<3>_cy<4> (Mcompar_o<3>_cy<4>)
     LUT6:I5->O            1   0.254   0.682  Mcompar_o<3>_cy<5> (Mcompar_o<3>_cy<5>)
     LUT5:I4->O           39   0.254   2.067  Mcompar_o<3>_cy<6> (o<3>)
     LUT5:I0->O            7   0.254   1.365  Mmux_a[0]_GND_15_o_MUX_895_o1131 (a[7]_GND_15_o_MUX_888_o)
     LUT6:I0->O            1   0.254   0.000  Mcompar_o<2>_lut<2>1 (Mcompar_o<2>_lut<2>)
     MUXCY:S->O            1   0.215   0.000  Mcompar_o<2>_cy<2> (Mcompar_o<2>_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<2>_cy<3> (Mcompar_o<2>_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<2>_cy<4> (Mcompar_o<2>_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<2>_cy<5> (Mcompar_o<2>_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<2>_cy<6> (Mcompar_o<2>_cy<6>)
     MUXCY:CI->O          63   0.235   2.377  Mcompar_o<2>_cy<7> (o<2>)
     LUT6:I0->O            2   0.254   1.002  Mmux_a[0]_GND_15_o_MUX_931_o1101 (a[4]_GND_15_o_MUX_927_o)
     LUT4:I0->O            0   0.254   0.000  Mcompar_o<1>_lutdi1 (Mcompar_o<1>_lutdi1)
     MUXCY:DI->O           1   0.181   0.000  Mcompar_o<1>_cy<1> (Mcompar_o<1>_cy<1>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<1>_cy<2> (Mcompar_o<1>_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<1>_cy<3> (Mcompar_o<1>_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<1>_cy<4> (Mcompar_o<1>_cy<4>)
     MUXCY:CI->O           1   0.235   0.682  Mcompar_o<1>_cy<5> (Mcompar_o<1>_cy<5>)
     LUT6:I5->O            2   0.254   1.156  Mcompar_o<1>_cy<6> (Mcompar_o<1>_cy<6>)
     LUT5:I0->O           25   0.254   1.833  Mcompar_o<1>_cy<7> (o<1>)
     LUT5:I0->O            1   0.254   1.137  Mmux_n0950121 (n0950<5>)
     LUT6:I0->O            1   0.254   0.000  Mcompar_o<0>_lut<2>1 (Mcompar_o<0>_lut<2>)
     MUXCY:S->O            1   0.215   0.000  Mcompar_o<0>_cy<2> (Mcompar_o<0>_cy<2>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<0>_cy<3> (Mcompar_o<0>_cy<3>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<0>_cy<4> (Mcompar_o<0>_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  Mcompar_o<0>_cy<5> (Mcompar_o<0>_cy<5>)
     MUXCY:CI->O           1   0.235   0.958  Mcompar_o<0>_cy<6> (Mcompar_o<0>_cy<6>)
     LUT4:I0->O            1   0.254   0.681  Mcompar_o<0>_cy<7> (o<0>)
     end scope: 'autotest/alu16/addr/a[15]_b[15]_div_4:o<0>'
     DSP48A1:B0->M4        1   3.894   0.790  Mmult_n0035 (n0035<4>)
     LUT4:I2->O            1   0.250   0.000  Mmux_actualsum3_rs_lut<4> (Mmux_actualsum3_rs_lut<4>)
     MUXCY:S->O            1   0.215   0.000  Mmux_actualsum3_rs_cy<4> (Mmux_actualsum3_rs_cy<4>)
     MUXCY:CI->O           1   0.023   0.000  Mmux_actualsum3_rs_cy<5> (Mmux_actualsum3_rs_cy<5>)
     MUXCY:CI->O           1   0.023   0.000  Mmux_actualsum3_rs_cy<6> (Mmux_actualsum3_rs_cy<6>)
     MUXCY:CI->O           1   0.023   0.000  Mmux_actualsum3_rs_cy<7> (Mmux_actualsum3_rs_cy<7>)
     XORCY:CI->O           1   0.206   1.112  Mmux_actualsum3_rs_xor<8> (outsum<8>)
     end scope: 'autotest/alu16/addr:outsum<8>'
     LUT6:I1->O            7   0.254   1.340  Mmux_out164 (out<8>)
     end scope: 'autotest/alu16:out<8>'
     LUT6:I1->O            1   0.254   0.682  M_alu16_out[15]_PWR_21_o_equal_40_o<15>11 (M_alu16_out[15]_PWR_21_o_equal_40_o<15>11)
     LUT3:I2->O            1   0.254   0.682  M_alu16_out[15]_PWR_21_o_equal_40_o<15>14_SW0 (N39)
     LUT6:I5->O            2   0.254   0.834  M_alu16_out[15]_PWR_21_o_equal_40_o<15>14 (M_alu16_out[15]_PWR_21_o_equal_40_o<15>1)
     LUT5:I3->O            1   0.250   1.112  M_state_q<2>5 (M_state_q<2>5)
     LUT6:I1->O            1   0.254   1.137  M_state_q<2>7 (M_state_q<2>7)
     LUT6:I0->O            2   0.254   0.726  M_state_q<2>10 (M_state_q<2>_mmx_out)
     LUT4:I3->O            3   0.254   1.042  Mmux_display751 (Mmux_display75)
     end scope: 'autotest:Mmux_display75'
     LUT5:I1->O            1   0.254   0.000  Sh465_G (N50)
     MUXF7:I1->O           1   0.175   0.910  Sh465 (Sh465)
     LUT6:I3->O            7   0.235   1.186  Sh4611 (Sh46)
     LUT4:I0->O            1   0.254   0.681  io_seg<2>1 (io_seg_2_OBUF)
     OBUF:I->O                 2.912          io_seg_2_OBUF (io_seg<2>)
    ----------------------------------------
    Total                     88.471ns (25.888ns logic, 62.583ns route)
                                       (29.3% logic, 70.7% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 57 / 29
-------------------------------------------------------------------------
Delay:               9.518ns (Levels of Logic = 5)
  Source:            io_dip<23> (PAD)
  Destination:       io_seg<2> (PAD)

  Data Path: io_dip<23> to io_seg<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            33   1.328   1.967  io_dip_23_IBUF (io_dip_23_IBUF)
     LUT6:I1->O            1   0.254   0.682  Sh461 (Sh461)
     LUT6:I5->O            7   0.254   1.186  Sh4611 (Sh46)
     LUT4:I0->O            1   0.254   0.681  io_seg<2>1 (io_seg_2_OBUF)
     OBUF:I->O                 2.912          io_seg_2_OBUF (io_seg<2>)
    ----------------------------------------
    Total                      9.518ns (5.002ns logic, 4.516ns route)
                                       (52.6% logic, 47.4% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock autotest/M_counter_q_24
-----------------------+---------+---------+---------+---------+
                       | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock           |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-----------------------+---------+---------+---------+---------+
autotest/M_counter_q_24|    4.142|         |         |         |
clk                    |    2.419|         |         |         |
-----------------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    5.642|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 22.00 secs
Total CPU time to Xst completion: 12.87 secs
 
--> 


Total memory usage is 407352 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   20 (   0 filtered)
Number of infos    :   75 (   0 filtered)

