<module name="OCP2SCP" acronym="" XML_version="1.0" HW_revision="n/a" description="">
  <register id="OCP2SCP_REVISION" acronym="OCP2SCP_REVISION" offset="0x0" width="32" description="IP revision identifier">
    <bitfield id="REVISION" width="32" begin="31" end="0" resetval="See" description="IP revision number" range="" rwaccess="R"/>
  </register>
  <register id="OCP2SCP_SYSCONFIG" acronym="OCP2SCP_SYSCONFIG" offset="0x10" width="32" description="System configuration register">
    <bitfield id="RESERVED" width="27" begin="31" end="5" resetval="0x0000000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="IDLEMODE" width="2" begin="4" end="3" resetval="0x2" description="Module power management control" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="IDLEMODE_0" description="Force-idle mode. An idle request is acknowledged unconditionally."/>
      <bitenum value="1" id="1" token="IDLEMODE_1" description="No-idle mode. An idle request is never acknowledged."/>
      <bitenum value="2" id="2" token="IDLEMODE_2" description="Smart-idle mode. The acknowledgment to an idle request is given based on the internal activity."/>
      <bitenum value="3" id="3" token="IDLEMODE_3" description="Reserved"/>
    </bitfield>
    <bitfield id="RESERVED" width="1" begin="2" end="2" resetval="0" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="SOFTRESET" width="1" begin="1" end="1" resetval="0" description="Software reset. Set this bit to 1 to trigger a module reset. During reads, it always returns 0." range="" rwaccess="RW">
      <bitenum value="0" id="0" token="SOFTRESET_0" description="Normal mode"/>
      <bitenum value="1" id="1" token="SOFTRESET_1" description="The module is reset."/>
    </bitfield>
    <bitfield id="AUTOIDLE" width="1" begin="0" end="0" resetval="1" description="OCP clock-gating control" range="" rwaccess="RW">
      <bitenum value="0" id="0" token="AUTOIDLE_0" description="Internal interface OCP clock is free-running."/>
      <bitenum value="1" id="1" token="AUTOIDLE_1" description="Automatic internal OCP clock gating, based on the OCP interface activity"/>
    </bitfield>
  </register>
  <register id="OCP2SCP_SYSSTATUS" acronym="OCP2SCP_SYSSTATUS" offset="0x14" width="32" description="System status register">
    <bitfield id="RESERVED" width="31" begin="31" end="1" resetval="0x0000 0000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="RESETDONE" width="1" begin="0" end="0" resetval="1" description="0: Internal reset is on-going." range="" rwaccess="R">
      <bitenum value="1" id="1" token="RESETDONE_1" description="Reset is complete."/>
    </bitfield>
  </register>
  <register id="OCP2SCP_TIMING" acronym="OCP2SCP_TIMING" offset="0x18" width="32" description="Timing configuration register">
    <bitfield id="RESERVED" width="22" begin="31" end="10" resetval="0x000000" description="Reserved" range="" rwaccess="R"/>
    <bitfield id="DIVISIONRATIO" width="3" begin="9" end="7" resetval="0x0" description="Division ratio of the SCP clock in relation to the OCP input clock. When the value 0x0 is programmed, and the transaction to be made is a valid transaction on the SCP interface, the value of DIVISIONRATIO is set to 0x7 by hardware to avoid a block on the OCP interface.CAUTION:To ensure correct operation, DIVISIONRATIO must not be modified. See also the SYNC2 description. ." range="" rwaccess="RW"/>
    <bitfield id="SYNC1" width="3" begin="6" end="4" resetval="0x0" description="Number of SCP clock cycles defining SYNC1 delay" range="" rwaccess="RW"/>
    <bitfield id="SYNC2" width="4" begin="3" end="0" resetval="" description="Number of SCP clock cycles defining the SYNC2 delay. When the value 0x0 is programmed, and the transaction to be made is a valid transaction on the SCP interface, SYNC2 is set to the minimum allowed value 0x1 to avoid a block on the OCP interface.CAUTION:To ensure correct operation, the value of SYNC2 must be set to 0x6 or more. RW 0x1 ." range="" rwaccess=""/>
  </register>
</module>
