<?xml version="1.0" ?>
<!-- DESCRIPTION: Verilator output: XML representation of netlist -->
<verilator_xml>
  <files>
    <file id="u" filename="../import//clock_gater.v" language="1800-2012"/>
    <file id="j" filename="../import//onehot_decoder4.v" language="1800-2012"/>
    <file id="l" filename="../import//register.v" language="1800-2012"/>
    <file id="y" filename="../import//sky130_sram_0kbytes_1r1w_16x32_8.v" language="1800-2012"/>
    <file id="ba" filename="../import//sky130_sram_0kbytes_1r1w_16x8_2.v" language="1800-2012"/>
    <file id="v" filename="../import//sky130_sram_1kbytes_1r1w_256x20_20.v" language="1800-2012"/>
    <file id="a" filename="&lt;built-in&gt;" language="1800-2017"/>
    <file id="b" filename="&lt;command-line&gt;" language="1800-2017"/>
    <file id="s" filename="arrays_updater.v" language="1800-2012"/>
    <file id="i" filename="cache_miss_handler.v" language="1800-2012"/>
    <file id="q" filename="control_unit.v" language="1800-2012"/>
    <file id="k" filename="data_arrays_container.v" language="1800-2012"/>
    <file id="m" filename="data_out_arb.v" language="1800-2012"/>
    <file id="f" filename="icache_stage1.v" language="1800-2012"/>
    <file id="d" filename="ics1_restart.v" language="1800-2012"/>
    <file id="c" filename="instruction_cache.v" language="1800-2012"/>
    <file id="p" filename="lru_unit.v" language="1800-2012"/>
    <file id="z" filename="memory_buffer.v" language="1800-2012"/>
    <file id="r" filename="memory_controller.v" language="1800-2012"/>
    <file id="t" filename="missed_word_driver.v" language="1800-2012"/>
    <file id="e" filename="sa_w_arb.v" language="1800-2012"/>
    <file id="x" filename="status_array.v" language="1800-2012"/>
    <file id="w" filename="status_array_initializer.v" language="1800-2012"/>
    <file id="n" filename="status_array_wrapper.v" language="1800-2012"/>
    <file id="o" filename="tag_array.v" language="1800-2012"/>
    <file id="g" filename="tag_checker.v" language="1800-2012"/>
    <file id="h" filename="use_bit_updater.v" language="1800-2012"/>
  </files>
  <module_files>
    <file id="c" filename="instruction_cache.v" language="1800-2012"/>
    <file id="d" filename="ics1_restart.v" language="1800-2012"/>
    <file id="e" filename="sa_w_arb.v" language="1800-2012"/>
    <file id="f" filename="icache_stage1.v" language="1800-2012"/>
    <file id="g" filename="tag_checker.v" language="1800-2012"/>
    <file id="h" filename="use_bit_updater.v" language="1800-2012"/>
    <file id="i" filename="cache_miss_handler.v" language="1800-2012"/>
    <file id="j" filename="../import//onehot_decoder4.v" language="1800-2012"/>
    <file id="k" filename="data_arrays_container.v" language="1800-2012"/>
    <file id="m" filename="data_out_arb.v" language="1800-2012"/>
    <file id="n" filename="status_array_wrapper.v" language="1800-2012"/>
    <file id="o" filename="tag_array.v" language="1800-2012"/>
    <file id="p" filename="lru_unit.v" language="1800-2012"/>
    <file id="q" filename="control_unit.v" language="1800-2012"/>
    <file id="r" filename="memory_controller.v" language="1800-2012"/>
    <file id="s" filename="arrays_updater.v" language="1800-2012"/>
    <file id="t" filename="missed_word_driver.v" language="1800-2012"/>
    <file id="v" filename="../import//sky130_sram_1kbytes_1r1w_256x20_20.v" language="1800-2012"/>
    <file id="l" filename="../import//register.v" language="1800-2012"/>
    <file id="w" filename="status_array_initializer.v" language="1800-2012"/>
    <file id="x" filename="status_array.v" language="1800-2012"/>
    <file id="y" filename="../import//sky130_sram_0kbytes_1r1w_16x32_8.v" language="1800-2012"/>
    <file id="z" filename="memory_buffer.v" language="1800-2012"/>
    <file id="u" filename="../import//clock_gater.v" language="1800-2012"/>
    <file id="ba" filename="../import//sky130_sram_0kbytes_1r1w_16x8_2.v" language="1800-2012"/>
  </module_files>
  <cells>
    <cell loc="c,3,8,3,25" name="instruction_cache" submodname="instruction_cache" hier="instruction_cache">
      <cell loc="c,61,18,61,32" name="ics1_restart_m" submodname="ics1_restart" hier="instruction_cache.ics1_restart_m"/>
      <cell loc="c,96,15,96,25" name="sa_w_arb_m" submodname="sa_w_arb" hier="instruction_cache.sa_w_arb_m"/>
      <cell loc="c,133,50,133,65" name="icache_stage1_m" submodname="icache_stage1" hier="instruction_cache.icache_stage1_m">
        <cell loc="f,46,7,46,18" name="metadata_ff" submodname="register__W11" hier="instruction_cache.icache_stage1_m.metadata_ff"/>
        <cell loc="f,59,26,59,48" name="status_array_wrapper_m" submodname="status_array_wrapper" hier="instruction_cache.icache_stage1_m.status_array_wrapper_m">
          <cell loc="n,49,30,49,44" name="sa_initializer" submodname="status_array_initializer" hier="instruction_cache.icache_stage1_m.status_array_wrapper_m.sa_initializer">
            <cell loc="w,29,17,29,19" name="cg" submodname="clock_gater" hier="instruction_cache.icache_stage1_m.status_array_wrapper_m.sa_initializer.cg"/>
          </cell>
          <cell loc="n,96,43,96,53" name="stat_array" submodname="status_array" hier="instruction_cache.icache_stage1_m.status_array_wrapper_m.stat_array">
            <cell loc="x,46,17,46,19" name="cg" submodname="clock_gater" hier="instruction_cache.icache_stage1_m.status_array_wrapper_m.stat_array.cg"/>
            <cell loc="x,52,37,52,48" name="status_sram" submodname="sky130_sram_0kbytes_1r1w_16x8_2" hier="instruction_cache.icache_stage1_m.status_array_wrapper_m.stat_array.status_sram"/>
          </cell>
        </cell>
        <cell loc="f,82,15,82,26" name="tag_array_m" submodname="tag_array" hier="instruction_cache.icache_stage1_m.tag_array_m">
          <cell loc="o,37,17,37,19" name="cg" submodname="clock_gater" hier="instruction_cache.icache_stage1_m.tag_array_m.cg"/>
          <cell loc="o,43,38,43,46" name="tag_sram" submodname="sky130_sram_0kbytes_1r1w_16x32_8" hier="instruction_cache.icache_stage1_m.tag_array_m.tag_sram"/>
        </cell>
      </cell>
      <cell loc="c,181,17,181,19" name="tc" submodname="tag_checker" hier="instruction_cache.tc"/>
      <cell loc="c,208,21,208,38" name="use_bit_updater_m" submodname="use_bit_updater" hier="instruction_cache.use_bit_updater_m"/>
      <cell loc="c,236,24,236,44" name="cache_miss_handler_m" submodname="cache_miss_handler" hier="instruction_cache.cache_miss_handler_m">
        <cell loc="i,116,14,116,24" name="lru_unit_m" submodname="lru_unit" hier="instruction_cache.cache_miss_handler_m.lru_unit_m"/>
        <cell loc="i,146,18,146,27" name="ctrl_unit" submodname="control_unit" hier="instruction_cache.cache_miss_handler_m.ctrl_unit"/>
        <cell loc="i,178,23,178,31" name="mem_ctrl" submodname="memory_controller" hier="instruction_cache.cache_miss_handler_m.mem_ctrl">
          <cell loc="r,71,19,71,34" name="memory_buffer_m" submodname="memory_buffer" hier="instruction_cache.cache_miss_handler_m.mem_ctrl.memory_buffer_m"/>
        </cell>
        <cell loc="i,208,20,208,36" name="arrays_updater_m" submodname="arrays_updater" hier="instruction_cache.cache_miss_handler_m.arrays_updater_m"/>
        <cell loc="i,255,24,255,44" name="missed_word_driver_m" submodname="missed_word_driver" hier="instruction_cache.cache_miss_handler_m.missed_word_driver_m"/>
      </cell>
      <cell loc="c,285,21,285,32" name="onehot4_dec" submodname="onehot_decoder4" hier="instruction_cache.onehot4_dec"/>
      <cell loc="c,293,27,293,30" name="dac" submodname="data_arrays_container" hier="instruction_cache.dac">
        <cell loc="k,36,17,36,24" name="cg_read" submodname="clock_gater" hier="instruction_cache.dac.cg_read"/>
        <cell loc="k,43,17,43,25" name="cg_write" submodname="clock_gater" hier="instruction_cache.dac.cg_write"/>
        <cell loc="k,50,40,50,45" name="sram0" submodname="sky130_sram_1kbytes_1r1w_256x20_20" hier="instruction_cache.dac.sram0"/>
        <cell loc="k,63,40,63,45" name="sram1" submodname="sky130_sram_1kbytes_1r1w_256x20_20" hier="instruction_cache.dac.sram1"/>
        <cell loc="k,76,40,76,45" name="sram2" submodname="sky130_sram_1kbytes_1r1w_256x20_20" hier="instruction_cache.dac.sram2"/>
        <cell loc="k,89,40,89,45" name="sram3" submodname="sky130_sram_1kbytes_1r1w_256x20_20" hier="instruction_cache.dac.sram3"/>
      </cell>
      <cell loc="c,319,27,319,49" name="cmh_doa_miss_state_reg" submodname="register__W1" hier="instruction_cache.cmh_doa_miss_state_reg"/>
      <cell loc="c,330,18,330,32" name="data_out_arb_m" submodname="data_out_arb" hier="instruction_cache.data_out_arb_m"/>
    </cell>
  </cells>
  <netlist>
    <module loc="c,3,8,3,25" name="instruction_cache" origName="instruction_cache" topModule="1">
      <var loc="c,4,49,4,55" name="i_addr" dtype_id="1" dir="input" pinIndex="1" vartype="logic" origName="i_addr"/>
      <var loc="c,5,49,5,56" name="i_valid" dtype_id="2" dir="input" pinIndex="2" vartype="logic" origName="i_valid"/>
      <var loc="c,7,49,7,52" name="clk" dtype_id="2" dir="input" pinIndex="3" vartype="logic" origName="clk"/>
      <var loc="c,8,49,8,55" name="arst_n" dtype_id="2" dir="input" pinIndex="4" vartype="logic" origName="arst_n"/>
      <var loc="c,9,49,9,55" name="i_halt" dtype_id="2" dir="input" pinIndex="5" vartype="logic" origName="i_halt"/>
      <var loc="c,12,49,12,59" name="i_mem_data" dtype_id="3" dir="input" pinIndex="6" vartype="logic" origName="i_mem_data"/>
      <var loc="c,13,49,13,65" name="i_mem_data_valid" dtype_id="2" dir="input" pinIndex="7" vartype="logic" origName="i_mem_data_valid"/>
      <var loc="c,16,49,16,55" name="o_data" dtype_id="4" dir="output" pinIndex="8" vartype="logic" origName="o_data"/>
      <var loc="c,17,49,17,56" name="o_valid" dtype_id="2" dir="output" pinIndex="9" vartype="logic" origName="o_valid"/>
      <var loc="c,18,49,18,56" name="o_ready" dtype_id="2" dir="output" pinIndex="10" vartype="logic" origName="o_ready"/>
      <var loc="c,21,49,21,59" name="o_mem_addr" dtype_id="1" dir="output" pinIndex="11" vartype="logic" origName="o_mem_addr"/>
      <var loc="c,22,49,22,64" name="o_mem_req_valid" dtype_id="2" dir="output" pinIndex="12" vartype="logic" origName="o_mem_req_valid"/>
      <var loc="c,23,49,23,63" name="o_mem_if_ready" dtype_id="2" dir="output" pinIndex="13" vartype="logic" origName="o_mem_if_ready"/>
      <var loc="c,27,16,27,26" name="ADDR_WIDTH" dtype_id="5" vartype="logic" origName="ADDR_WIDTH" localparam="true">
        <const loc="c,27,29,27,31" name="32&apos;sh10" dtype_id="5"/>
      </var>
      <var loc="c,28,16,28,26" name="WORD_WIDTH" dtype_id="5" vartype="logic" origName="WORD_WIDTH" localparam="true">
        <const loc="c,28,29,28,31" name="32&apos;sh14" dtype_id="5"/>
      </var>
      <var loc="c,29,16,29,33" name="MEM_IF_DATA_WIDTH" dtype_id="5" vartype="logic" origName="MEM_IF_DATA_WIDTH" localparam="true">
        <const loc="c,29,36,29,38" name="32&apos;sh28" dtype_id="5"/>
      </var>
      <var loc="c,30,16,30,33" name="MEM_IF_ADDR_WIDTH" dtype_id="5" vartype="logic" origName="MEM_IF_ADDR_WIDTH" localparam="true">
        <const loc="c,30,36,30,38" name="32&apos;sh10" dtype_id="5"/>
      </var>
      <var loc="c,32,16,32,30" name="SET_BITS_WIDTH" dtype_id="5" vartype="logic" origName="SET_BITS_WIDTH" localparam="true">
        <const loc="c,32,33,32,34" name="32&apos;sh4" dtype_id="5"/>
      </var>
      <var loc="c,33,16,33,35" name="B_OFFSET_BITS_WIDTH" dtype_id="5" vartype="logic" origName="B_OFFSET_BITS_WIDTH" localparam="true">
        <const loc="c,33,38,33,39" name="32&apos;sh4" dtype_id="5"/>
      </var>
      <var loc="c,34,16,34,30" name="TAG_BITS_WIDTH" dtype_id="5" vartype="logic" origName="TAG_BITS_WIDTH" localparam="true">
        <const loc="c,34,33,34,34" name="32&apos;sh8" dtype_id="5"/>
      </var>
      <var loc="c,35,16,35,24" name="NUM_WAYS" dtype_id="5" vartype="logic" origName="NUM_WAYS" localparam="true">
        <const loc="c,35,27,35,28" name="32&apos;sh4" dtype_id="5"/>
      </var>
      <var loc="c,38,16,38,29" name="TA_WORD_WIDTH" dtype_id="5" vartype="logic" origName="TA_WORD_WIDTH" localparam="true">
        <const loc="c,38,35,38,37" name="32&apos;sh20" dtype_id="5"/>
      </var>
      <var loc="c,39,16,39,29" name="SA_WORD_WIDTH" dtype_id="5" vartype="logic" origName="SA_WORD_WIDTH" localparam="true">
        <const loc="c,39,35,39,36" name="32&apos;sh8" dtype_id="5"/>
      </var>
      <var loc="c,40,16,40,30" name="DA_WRITE_WIDTH" dtype_id="5" vartype="logic" origName="DA_WRITE_WIDTH" localparam="true">
        <const loc="c,40,35,40,37" name="32&apos;sh50" dtype_id="5"/>
      </var>
      <var loc="c,42,10,42,22" name="tc_cache_hit" dtype_id="2" vartype="logic" origName="tc_cache_hit"/>
      <var loc="c,43,10,43,24" name="cmh_miss_state" dtype_id="2" vartype="logic" origName="cmh_miss_state"/>
      <var loc="c,44,10,44,24" name="glb_miss_state" dtype_id="2" vartype="logic" origName="glb_miss_state"/>
      <contassign loc="c,44,25,44,26" dtype_id="2">
        <or loc="c,44,52,44,53" dtype_id="2">
          <and loc="c,44,42,44,43" dtype_id="2">
            <not loc="c,44,28,44,29" dtype_id="2">
              <varref loc="c,44,29,44,41" name="tc_cache_hit" dtype_id="2"/>
            </not>
            <varref loc="c,44,43,44,51" name="tc_valid" dtype_id="2"/>
          </and>
          <varref loc="c,44,54,44,68" name="cmh_miss_state" dtype_id="2"/>
        </or>
        <varref loc="c,44,10,44,24" name="glb_miss_state" dtype_id="2"/>
      </contassign>
      <var loc="c,48,27,48,37" name="ics1r_addr" dtype_id="1" vartype="logic" origName="ics1r_addr"/>
      <var loc="c,49,10,49,26" name="ics1r_addr_valid" dtype_id="2" vartype="logic" origName="ics1r_addr_valid"/>
      <var loc="c,50,10,50,33" name="ics1r_curr_r_addr_ready" dtype_id="2" vartype="logic" origName="ics1r_curr_r_addr_ready"/>
      <contassign loc="c,52,20,52,21" dtype_id="2">
        <varref loc="c,52,22,52,45" name="ics1r_curr_r_addr_ready" dtype_id="2"/>
        <varref loc="c,52,12,52,19" name="o_ready" dtype_id="2"/>
      </contassign>
      <var loc="c,54,37,54,55" name="ics1_addr_tag_bits" dtype_id="6" vartype="logic" origName="ics1_addr_tag_bits"/>
      <var loc="c,55,37,55,55" name="ics1_addr_set_bits" dtype_id="7" vartype="logic" origName="ics1_addr_set_bits"/>
      <var loc="c,56,37,56,64" name="ics1_addr_block_offset_bits" dtype_id="7" vartype="logic" origName="ics1_addr_block_offset_bits"/>
      <var loc="c,57,10,57,29" name="ics1_metadata_valid" dtype_id="2" vartype="logic" origName="ics1_metadata_valid"/>
      <var loc="c,59,10,59,20" name="ics1_ready" dtype_id="2" vartype="logic" origName="ics1_ready"/>
      <instance loc="c,61,18,61,32" name="ics1_restart_m" defName="ics1_restart" origName="ics1_restart_m">
        <port loc="c,62,10,62,23" name="i_curr_r_addr" direction="in" portIndex="1">
          <varref loc="c,62,24,62,30" name="i_addr" dtype_id="1"/>
        </port>
        <port loc="c,63,10,63,29" name="i_curr_r_addr_valid" direction="in" portIndex="2">
          <varref loc="c,63,30,63,37" name="i_valid" dtype_id="2"/>
        </port>
        <port loc="c,65,10,65,23" name="i_prev_r_addr" direction="in" portIndex="3">
          <concat loc="c,65,63,65,64" dtype_id="1">
            <varref loc="c,65,25,65,43" name="ics1_addr_tag_bits" dtype_id="6"/>
            <concat loc="c,65,43,65,44" dtype_id="6">
              <varref loc="c,65,45,65,63" name="ics1_addr_set_bits" dtype_id="7"/>
              <varref loc="c,65,65,65,92" name="ics1_addr_block_offset_bits" dtype_id="7"/>
            </concat>
          </concat>
        </port>
        <port loc="c,66,10,66,29" name="i_prev_r_addr_valid" direction="in" portIndex="4">
          <varref loc="c,66,30,66,49" name="ics1_metadata_valid" dtype_id="2"/>
        </port>
        <port loc="c,68,10,68,22" name="i_miss_state" direction="in" portIndex="5">
          <varref loc="c,68,23,68,37" name="glb_miss_state" dtype_id="2"/>
        </port>
        <port loc="c,70,10,70,13" name="clk" direction="in" portIndex="6">
          <varref loc="c,70,14,70,17" name="clk" dtype_id="2"/>
        </port>
        <port loc="c,71,10,71,16" name="arst_n" direction="in" portIndex="7">
          <varref loc="c,71,17,71,23" name="arst_n" dtype_id="2"/>
        </port>
        <port loc="c,72,10,72,16" name="i_halt" direction="in" portIndex="8">
          <not loc="c,72,17,72,18" dtype_id="2">
            <varref loc="c,72,18,72,28" name="ics1_ready" dtype_id="2"/>
          </not>
        </port>
        <port loc="c,74,10,74,18" name="o_r_addr" direction="out" portIndex="9">
          <varref loc="c,74,19,74,29" name="ics1r_addr" dtype_id="1"/>
        </port>
        <port loc="c,75,10,75,24" name="o_r_addr_valid" direction="out" portIndex="10">
          <varref loc="c,75,25,75,41" name="ics1r_addr_valid" dtype_id="2"/>
        </port>
        <port loc="c,77,10,77,29" name="o_curr_r_addr_ready" direction="out" portIndex="11">
          <varref loc="c,77,30,77,53" name="ics1r_curr_r_addr_ready" dtype_id="2"/>
        </port>
      </instance>
      <var loc="c,80,33,80,48" name="sawb_w_set_addr" dtype_id="7" vartype="logic" origName="sawb_w_set_addr"/>
      <var loc="c,81,33,81,44" name="sawb_w_data" dtype_id="6" vartype="logic" origName="sawb_w_data"/>
      <var loc="c,82,33,82,44" name="sawb_w_mask" dtype_id="7" vartype="logic" origName="sawb_w_mask"/>
      <var loc="c,83,33,83,45" name="sawb_w_valid" dtype_id="2" vartype="logic" origName="sawb_w_valid"/>
      <var loc="c,85,33,85,50" name="cmh_w_sa_set_addr" dtype_id="7" vartype="logic" origName="cmh_w_sa_set_addr"/>
      <var loc="c,86,33,86,46" name="cmh_w_sa_data" dtype_id="6" vartype="logic" origName="cmh_w_sa_data"/>
      <var loc="c,87,33,87,53" name="cmh_w_sa_blocks_mask" dtype_id="7" vartype="logic" origName="cmh_w_sa_blocks_mask"/>
      <var loc="c,88,33,88,47" name="cmh_w_sa_valid" dtype_id="2" vartype="logic" origName="cmh_w_sa_valid"/>
      <var loc="c,90,33,90,46" name="ubu_sa_w_data" dtype_id="6" vartype="logic" origName="ubu_sa_w_data"/>
      <var loc="c,91,33,91,46" name="ubu_sa_w_mask" dtype_id="7" vartype="logic" origName="ubu_sa_w_mask"/>
      <var loc="c,92,33,92,42" name="ubu_valid" dtype_id="2" vartype="logic" origName="ubu_valid"/>
      <var loc="c,94,33,94,44" name="tc_set_bits" dtype_id="7" vartype="logic" origName="tc_set_bits"/>
      <instance loc="c,96,15,96,25" name="sa_w_arb_m" defName="sa_w_arb" origName="sa_w_arb_m">
        <port loc="c,97,10,97,32" name="i_ubit_upd_sa_set_addr" direction="in" portIndex="1">
          <varref loc="c,97,33,97,44" name="tc_set_bits" dtype_id="7"/>
        </port>
        <port loc="c,98,10,98,28" name="i_ubit_upd_sa_data" direction="in" portIndex="2">
          <varref loc="c,98,29,98,42" name="ubu_sa_w_data" dtype_id="6"/>
        </port>
        <port loc="c,99,10,99,28" name="i_ubit_upd_sa_mask" direction="in" portIndex="3">
          <varref loc="c,99,29,99,42" name="ubu_sa_w_mask" dtype_id="7"/>
        </port>
        <port loc="c,100,10,100,29" name="i_ubit_upd_sa_valid" direction="in" portIndex="4">
          <varref loc="c,100,30,100,39" name="ubu_valid" dtype_id="2"/>
        </port>
        <port loc="c,102,10,102,31" name="i_miss_write_set_addr" direction="in" portIndex="5">
          <varref loc="c,102,32,102,49" name="cmh_w_sa_set_addr" dtype_id="7"/>
        </port>
        <port loc="c,103,10,103,27" name="i_miss_write_data" direction="in" portIndex="6">
          <varref loc="c,103,28,103,41" name="cmh_w_sa_data" dtype_id="6"/>
        </port>
        <port loc="c,104,10,104,27" name="i_miss_write_mask" direction="in" portIndex="7">
          <varref loc="c,104,28,104,48" name="cmh_w_sa_blocks_mask" dtype_id="7"/>
        </port>
        <port loc="c,105,10,105,25" name="i_miss_if_valid" direction="in" portIndex="8">
          <varref loc="c,105,26,105,40" name="cmh_w_sa_valid" dtype_id="2"/>
        </port>
        <port loc="c,107,10,107,22" name="i_miss_state" direction="in" portIndex="9">
          <varref loc="c,107,23,107,37" name="glb_miss_state" dtype_id="2"/>
        </port>
        <port loc="c,109,10,109,22" name="o_w_set_addr" direction="out" portIndex="10">
          <varref loc="c,109,23,109,38" name="sawb_w_set_addr" dtype_id="7"/>
        </port>
        <port loc="c,110,10,110,18" name="o_w_data" direction="out" portIndex="11">
          <varref loc="c,110,19,110,30" name="sawb_w_data" dtype_id="6"/>
        </port>
        <port loc="c,111,10,111,18" name="o_w_mask" direction="out" portIndex="12">
          <varref loc="c,111,19,111,30" name="sawb_w_mask" dtype_id="7"/>
        </port>
        <port loc="c,112,10,112,19" name="o_w_valid" direction="out" portIndex="13">
          <varref loc="c,112,20,112,32" name="sawb_w_valid" dtype_id="2"/>
        </port>
      </instance>
      <var loc="c,115,37,115,52" name="w_addr_tag_bits" dtype_id="6" vartype="logic" origName="w_addr_tag_bits"/>
      <contassign loc="c,115,65,115,66" dtype_id="6">
        <sel loc="c,115,77,115,78" dtype_id="6">
          <varref loc="c,115,67,115,77" name="ics1r_addr" dtype_id="1"/>
          <const loc="c,115,81,115,82" name="4&apos;h8" dtype_id="8"/>
          <const loc="c,115,78,115,80" name="32&apos;h8" dtype_id="9"/>
        </sel>
        <varref loc="c,115,37,115,52" name="w_addr_tag_bits" dtype_id="6"/>
      </contassign>
      <var loc="c,116,37,116,52" name="w_addr_set_bits" dtype_id="7" vartype="logic" origName="w_addr_set_bits"/>
      <contassign loc="c,116,65,116,66" dtype_id="7">
        <sel loc="c,116,77,116,78" dtype_id="7">
          <varref loc="c,116,67,116,77" name="ics1r_addr" dtype_id="1"/>
          <const loc="c,116,80,116,81" name="4&apos;h4" dtype_id="8"/>
          <const loc="c,116,78,116,79" name="32&apos;h4" dtype_id="9"/>
        </sel>
        <varref loc="c,116,37,116,52" name="w_addr_set_bits" dtype_id="7"/>
      </contassign>
      <var loc="c,117,37,117,61" name="w_addr_block_offset_bits" dtype_id="7" vartype="logic" origName="w_addr_block_offset_bits"/>
      <contassign loc="c,117,65,117,66" dtype_id="7">
        <sel loc="c,117,77,117,78" dtype_id="7">
          <varref loc="c,117,67,117,77" name="ics1r_addr" dtype_id="1"/>
          <const loc="c,117,80,117,81" name="4&apos;h0" dtype_id="8"/>
          <const loc="c,117,78,117,79" name="32&apos;h4" dtype_id="9"/>
        </sel>
        <varref loc="c,117,37,117,61" name="w_addr_block_offset_bits" dtype_id="7"/>
      </contassign>
      <var loc="c,119,31,119,43" name="ics1_ta_data" dtype_id="9" vartype="logic" origName="ics1_ta_data"/>
      <var loc="c,120,10,120,23" name="ics1_ta_valid" dtype_id="2" vartype="logic" origName="ics1_ta_valid"/>
      <var loc="c,122,31,122,43" name="ics1_sa_data" dtype_id="6" vartype="logic" origName="ics1_sa_data"/>
      <var loc="c,123,10,123,23" name="ics1_sa_valid" dtype_id="2" vartype="logic" origName="ics1_sa_valid"/>
      <var loc="c,125,10,125,18" name="tc_ready" dtype_id="2" vartype="logic" origName="tc_ready"/>
      <var loc="c,127,33,127,50" name="cmh_w_ta_set_addr" dtype_id="7" vartype="logic" origName="cmh_w_ta_set_addr"/>
      <var loc="c,128,33,128,46" name="cmh_w_ta_data" dtype_id="9" vartype="logic" origName="cmh_w_ta_data"/>
      <var loc="c,129,33,129,53" name="cmh_w_ta_blocks_mask" dtype_id="7" vartype="logic" origName="cmh_w_ta_blocks_mask"/>
      <var loc="c,130,33,130,47" name="cmh_w_ta_valid" dtype_id="2" vartype="logic" origName="cmh_w_ta_valid"/>
      <instance loc="c,133,50,133,65" name="icache_stage1_m" defName="icache_stage1" origName="icache_stage1_m">
        <port loc="c,134,10,134,20" name="i_metadata" direction="in" portIndex="1">
          <concat loc="c,134,54,134,55" dtype_id="1">
            <varref loc="c,134,22,134,37" name="w_addr_tag_bits" dtype_id="6"/>
            <concat loc="c,134,37,134,38" dtype_id="6">
              <varref loc="c,134,39,134,54" name="w_addr_set_bits" dtype_id="7"/>
              <varref loc="c,134,56,134,80" name="w_addr_block_offset_bits" dtype_id="7"/>
            </concat>
          </concat>
        </port>
        <port loc="c,135,10,135,26" name="i_metadata_valid" direction="in" portIndex="2">
          <varref loc="c,135,27,135,43" name="ics1r_addr_valid" dtype_id="2"/>
        </port>
        <port loc="c,137,10,137,22" name="i_r_set_addr" direction="in" portIndex="3">
          <varref loc="c,137,23,137,38" name="w_addr_set_bits" dtype_id="7"/>
        </port>
        <port loc="c,138,10,138,19" name="i_r_valid" direction="in" portIndex="4">
          <varref loc="c,138,20,138,36" name="ics1r_addr_valid" dtype_id="2"/>
        </port>
        <port loc="c,141,10,141,25" name="i_w_ta_set_addr" direction="in" portIndex="5">
          <varref loc="c,141,26,141,43" name="cmh_w_ta_set_addr" dtype_id="7"/>
        </port>
        <port loc="c,142,10,142,21" name="i_w_ta_data" direction="in" portIndex="6">
          <varref loc="c,142,22,142,35" name="cmh_w_ta_data" dtype_id="9"/>
        </port>
        <port loc="c,143,10,143,21" name="i_w_ta_mask" direction="in" portIndex="7">
          <varref loc="c,143,22,143,42" name="cmh_w_ta_blocks_mask" dtype_id="7"/>
        </port>
        <port loc="c,144,10,144,22" name="i_w_ta_valid" direction="in" portIndex="8">
          <varref loc="c,144,23,144,37" name="cmh_w_ta_valid" dtype_id="2"/>
        </port>
        <port loc="c,147,10,147,25" name="i_w_sa_set_addr" direction="in" portIndex="9">
          <varref loc="c,147,26,147,41" name="sawb_w_set_addr" dtype_id="7"/>
        </port>
        <port loc="c,148,10,148,21" name="i_w_sa_data" direction="in" portIndex="10">
          <varref loc="c,148,22,148,33" name="sawb_w_data" dtype_id="6"/>
        </port>
        <port loc="c,149,10,149,21" name="i_w_sa_mask" direction="in" portIndex="11">
          <varref loc="c,149,22,149,33" name="sawb_w_mask" dtype_id="7"/>
        </port>
        <port loc="c,150,10,150,22" name="i_w_sa_valid" direction="in" portIndex="12">
          <varref loc="c,150,23,150,35" name="sawb_w_valid" dtype_id="2"/>
        </port>
        <port loc="c,152,10,152,13" name="clk" direction="in" portIndex="13">
          <varref loc="c,152,14,152,17" name="clk" dtype_id="2"/>
        </port>
        <port loc="c,153,10,153,16" name="arst_n" direction="in" portIndex="14">
          <varref loc="c,153,17,153,23" name="arst_n" dtype_id="2"/>
        </port>
        <port loc="c,154,10,154,16" name="i_halt" direction="in" portIndex="15">
          <varref loc="c,154,17,154,23" name="i_halt" dtype_id="2"/>
        </port>
        <port loc="c,156,10,156,19" name="o_ta_data" direction="out" portIndex="16">
          <varref loc="c,156,20,156,32" name="ics1_ta_data" dtype_id="9"/>
        </port>
        <port loc="c,157,10,157,25" name="o_ta_data_valid" direction="out" portIndex="17">
          <varref loc="c,157,26,157,39" name="ics1_ta_valid" dtype_id="2"/>
        </port>
        <port loc="c,159,10,159,19" name="o_sa_data" direction="out" portIndex="18">
          <varref loc="c,159,20,159,32" name="ics1_sa_data" dtype_id="6"/>
        </port>
        <port loc="c,160,10,160,25" name="o_sa_data_valid" direction="out" portIndex="19">
          <varref loc="c,160,26,160,39" name="ics1_sa_valid" dtype_id="2"/>
        </port>
        <port loc="c,162,10,162,20" name="o_metadata" direction="out" portIndex="20">
          <concat loc="c,162,60,162,61" dtype_id="1">
            <varref loc="c,162,22,162,40" name="ics1_addr_tag_bits" dtype_id="6"/>
            <concat loc="c,162,40,162,41" dtype_id="6">
              <varref loc="c,162,42,162,60" name="ics1_addr_set_bits" dtype_id="7"/>
              <varref loc="c,162,62,162,89" name="ics1_addr_block_offset_bits" dtype_id="7"/>
            </concat>
          </concat>
        </port>
        <port loc="c,163,10,163,26" name="o_metadata_valid" direction="out" portIndex="21">
          <varref loc="c,163,27,163,46" name="ics1_metadata_valid" dtype_id="2"/>
        </port>
        <port loc="c,165,10,165,17" name="o_ready" direction="out" portIndex="22">
          <varref loc="c,165,18,165,28" name="ics1_ready" dtype_id="2"/>
        </port>
      </instance>
      <var loc="c,173,41,173,52" name="tc_tag_bits" dtype_id="6" vartype="logic" origName="tc_tag_bits"/>
      <var loc="c,174,41,174,61" name="tc_block_offset_bits" dtype_id="7" vartype="logic" origName="tc_block_offset_bits"/>
      <var loc="c,175,41,175,54" name="tc_hit_blocks" dtype_id="7" vartype="logic" origName="tc_hit_blocks"/>
      <var loc="c,176,41,176,51" name="tc_sa_data" dtype_id="6" vartype="logic" origName="tc_sa_data"/>
      <var loc="c,177,41,177,49" name="tc_valid" dtype_id="2" vartype="logic" origName="tc_valid"/>
      <instance loc="c,181,17,181,19" name="tc" defName="tag_checker" origName="tc">
        <port loc="c,182,10,182,20" name="i_tag_bits" direction="in" portIndex="1">
          <varref loc="c,182,21,182,39" name="ics1_addr_tag_bits" dtype_id="6"/>
        </port>
        <port loc="c,184,10,184,19" name="i_ta_data" direction="in" portIndex="2">
          <varref loc="c,184,20,184,32" name="ics1_ta_data" dtype_id="9"/>
        </port>
        <port loc="c,185,10,185,29" name="i_status_array_data" direction="in" portIndex="3">
          <varref loc="c,185,30,185,42" name="ics1_sa_data" dtype_id="6"/>
        </port>
        <port loc="c,187,10,187,20" name="i_set_bits" direction="in" portIndex="4">
          <varref loc="c,187,21,187,39" name="ics1_addr_set_bits" dtype_id="7"/>
        </port>
        <port loc="c,188,10,188,29" name="i_block_offset_bits" direction="in" portIndex="5">
          <varref loc="c,188,30,188,57" name="ics1_addr_block_offset_bits" dtype_id="7"/>
        </port>
        <port loc="c,189,10,189,17" name="i_valid" direction="in" portIndex="6">
          <and loc="c,189,48,189,49" dtype_id="2">
            <and loc="c,189,32,189,33" dtype_id="2">
              <varref loc="c,189,18,189,31" name="ics1_ta_valid" dtype_id="2"/>
              <varref loc="c,189,34,189,47" name="ics1_sa_valid" dtype_id="2"/>
            </and>
            <varref loc="c,189,50,189,69" name="ics1_metadata_valid" dtype_id="2"/>
          </and>
        </port>
        <port loc="c,190,10,190,17" name="i_clear" direction="in" portIndex="7">
          <varref loc="c,190,18,190,32" name="glb_miss_state" dtype_id="2"/>
        </port>
        <port loc="c,192,10,192,13" name="clk" direction="in" portIndex="8">
          <varref loc="c,192,14,192,17" name="clk" dtype_id="2"/>
        </port>
        <port loc="c,193,10,193,16" name="arst_n" direction="in" portIndex="9">
          <varref loc="c,193,17,193,23" name="arst_n" dtype_id="2"/>
        </port>
        <port loc="c,194,10,194,16" name="i_halt" direction="in" portIndex="10">
          <varref loc="c,194,17,194,31" name="cmh_miss_state" dtype_id="2"/>
        </port>
        <port loc="c,196,10,196,22" name="o_hit_blocks" direction="out" portIndex="11">
          <varref loc="c,196,23,196,36" name="tc_hit_blocks" dtype_id="7"/>
        </port>
        <port loc="c,197,10,197,21" name="o_cache_hit" direction="out" portIndex="12">
          <varref loc="c,197,22,197,34" name="tc_cache_hit" dtype_id="2"/>
        </port>
        <port loc="c,199,10,199,20" name="o_tag_bits" direction="out" portIndex="13">
          <varref loc="c,199,21,199,32" name="tc_tag_bits" dtype_id="6"/>
        </port>
        <port loc="c,200,10,200,20" name="o_set_bits" direction="out" portIndex="14">
          <varref loc="c,200,21,200,32" name="tc_set_bits" dtype_id="7"/>
        </port>
        <port loc="c,201,10,201,29" name="o_block_offset_bits" direction="out" portIndex="15">
          <varref loc="c,201,30,201,50" name="tc_block_offset_bits" dtype_id="7"/>
        </port>
        <port loc="c,202,10,202,29" name="o_status_array_data" direction="out" portIndex="16">
          <varref loc="c,202,30,202,40" name="tc_sa_data" dtype_id="6"/>
        </port>
        <port loc="c,204,10,204,17" name="o_valid" direction="out" portIndex="17">
          <varref loc="c,204,18,204,26" name="tc_valid" dtype_id="2"/>
        </port>
        <port loc="c,205,10,205,17" name="o_ready" direction="out" portIndex="18">
          <varref loc="c,205,18,205,26" name="tc_ready" dtype_id="2"/>
        </port>
      </instance>
      <instance loc="c,208,21,208,38" name="use_bit_updater_m" defName="use_bit_updater" origName="use_bit_updater_m">
        <port loc="c,209,10,209,19" name="i_sa_data" direction="in" portIndex="1">
          <varref loc="c,209,20,209,30" name="tc_sa_data" dtype_id="6"/>
        </port>
        <port loc="c,210,10,210,22" name="i_hit_blocks" direction="in" portIndex="2">
          <varref loc="c,210,23,210,36" name="tc_hit_blocks" dtype_id="7"/>
        </port>
        <port loc="c,211,10,211,21" name="i_cache_hit" direction="in" portIndex="3">
          <varref loc="c,211,22,211,34" name="tc_cache_hit" dtype_id="2"/>
        </port>
        <port loc="c,212,10,212,17" name="i_valid" direction="in" portIndex="4">
          <varref loc="c,212,18,212,26" name="tc_valid" dtype_id="2"/>
        </port>
        <port loc="c,214,10,214,21" name="o_sa_w_data" direction="out" portIndex="5">
          <varref loc="c,214,22,214,35" name="ubu_sa_w_data" dtype_id="6"/>
        </port>
        <port loc="c,215,10,215,21" name="o_sa_w_mask" direction="out" portIndex="6">
          <varref loc="c,215,22,215,35" name="ubu_sa_w_mask" dtype_id="7"/>
        </port>
        <port loc="c,216,10,216,17" name="o_valid" direction="out" portIndex="7">
          <varref loc="c,216,18,216,27" name="ubu_valid" dtype_id="2"/>
        </port>
      </instance>
      <var loc="c,224,37,224,52" name="cmh_da_set_addr" dtype_id="7" vartype="logic" origName="cmh_da_set_addr"/>
      <var loc="c,226,37,226,53" name="cmh_da_way_index" dtype_id="10" vartype="logic" origName="cmh_da_way_index"/>
      <var loc="c,227,37,227,61" name="cmh_da_block_offset_bits" dtype_id="10" vartype="logic" origName="cmh_da_block_offset_bits"/>
      <var loc="c,228,37,228,54" name="cmh_da_write_data" dtype_id="11" vartype="logic" origName="cmh_da_write_data"/>
      <var loc="c,229,37,229,59" name="cmh_da_blocks_if_valid" dtype_id="2" vartype="logic" origName="cmh_da_blocks_if_valid"/>
      <var loc="c,231,29,231,44" name="cmh_missed_word" dtype_id="4" vartype="logic" origName="cmh_missed_word"/>
      <var loc="c,232,29,232,50" name="cmh_missed_word_valid" dtype_id="2" vartype="logic" origName="cmh_missed_word_valid"/>
      <var loc="c,234,10,234,19" name="dac_ready" dtype_id="2" vartype="logic" origName="dac_ready"/>
      <instance loc="c,236,24,236,44" name="cache_miss_handler_m" defName="cache_miss_handler" origName="cache_miss_handler_m">
        <port loc="c,237,10,237,21" name="i_cache_hit" direction="in" portIndex="1">
          <varref loc="c,237,22,237,34" name="tc_cache_hit" dtype_id="2"/>
        </port>
        <port loc="c,238,10,238,20" name="i_tag_bits" direction="in" portIndex="2">
          <varref loc="c,238,21,238,32" name="tc_tag_bits" dtype_id="6"/>
        </port>
        <port loc="c,239,10,239,20" name="i_set_bits" direction="in" portIndex="3">
          <varref loc="c,239,21,239,32" name="tc_set_bits" dtype_id="7"/>
        </port>
        <port loc="c,240,10,240,29" name="i_block_offset_bits" direction="in" portIndex="4">
          <varref loc="c,240,30,240,50" name="tc_block_offset_bits" dtype_id="7"/>
        </port>
        <port loc="c,242,10,242,29" name="i_status_array_data" direction="in" portIndex="5">
          <varref loc="c,242,30,242,40" name="tc_sa_data" dtype_id="6"/>
        </port>
        <port loc="c,243,10,243,17" name="i_valid" direction="in" portIndex="6">
          <varref loc="c,243,18,243,26" name="tc_valid" dtype_id="2"/>
        </port>
        <port loc="c,245,10,245,23" name="i_mem_if_data" direction="in" portIndex="7">
          <varref loc="c,245,24,245,34" name="i_mem_data" dtype_id="3"/>
        </port>
        <port loc="c,246,10,246,24" name="i_mem_if_valid" direction="in" portIndex="8">
          <varref loc="c,246,25,246,41" name="i_mem_data_valid" dtype_id="2"/>
        </port>
        <port loc="c,248,10,248,13" name="clk" direction="in" portIndex="9">
          <varref loc="c,248,14,248,17" name="clk" dtype_id="2"/>
        </port>
        <port loc="c,249,10,249,16" name="arst_n" direction="in" portIndex="10">
          <varref loc="c,249,17,249,23" name="arst_n" dtype_id="2"/>
        </port>
        <port loc="c,250,10,250,16" name="i_halt" direction="in" portIndex="11">
          <varref loc="c,250,17,250,23" name="i_halt" dtype_id="2"/>
        </port>
        <port loc="c,252,10,252,26" name="i_sa_blocks_halt" direction="in" portIndex="12">
          <not loc="c,252,27,252,28" dtype_id="2">
            <varref loc="c,252,28,252,38" name="ics1_ready" dtype_id="2"/>
          </not>
        </port>
        <port loc="c,253,10,253,26" name="i_ta_blocks_halt" direction="in" portIndex="13">
          <not loc="c,253,27,253,28" dtype_id="2">
            <varref loc="c,253,28,253,38" name="ics1_ready" dtype_id="2"/>
          </not>
        </port>
        <port loc="c,254,10,254,26" name="i_da_blocks_halt" direction="in" portIndex="14">
          <not loc="c,254,27,254,28" dtype_id="2">
            <varref loc="c,254,28,254,37" name="dac_ready" dtype_id="2"/>
          </not>
        </port>
        <port loc="c,256,10,256,23" name="o_da_set_bits" direction="out" portIndex="15">
          <varref loc="c,256,24,256,39" name="cmh_da_set_addr" dtype_id="7"/>
        </port>
        <port loc="c,257,10,257,24" name="o_da_way_index" direction="out" portIndex="16">
          <varref loc="c,257,25,257,41" name="cmh_da_way_index" dtype_id="10"/>
        </port>
        <port loc="c,258,10,258,32" name="o_da_block_offset_bits" direction="out" portIndex="17">
          <varref loc="c,258,33,258,57" name="cmh_da_block_offset_bits" dtype_id="10"/>
        </port>
        <port loc="c,259,10,259,25" name="o_da_write_data" direction="out" portIndex="18">
          <varref loc="c,259,26,259,43" name="cmh_da_write_data" dtype_id="11"/>
        </port>
        <port loc="c,260,10,260,30" name="o_da_blocks_if_valid" direction="out" portIndex="19">
          <varref loc="c,260,31,260,53" name="cmh_da_blocks_if_valid" dtype_id="2"/>
        </port>
        <port loc="c,262,10,262,25" name="o_ta_write_addr" direction="out" portIndex="20">
          <varref loc="c,262,26,262,43" name="cmh_w_ta_set_addr" dtype_id="7"/>
        </port>
        <port loc="c,263,10,263,25" name="o_ta_write_data" direction="out" portIndex="21">
          <varref loc="c,263,26,263,39" name="cmh_w_ta_data" dtype_id="9"/>
        </port>
        <port loc="c,264,10,264,26" name="o_ta_blocks_mask" direction="out" portIndex="22">
          <varref loc="c,264,27,264,47" name="cmh_w_ta_blocks_mask" dtype_id="7"/>
        </port>
        <port loc="c,265,10,265,30" name="o_ta_blocks_if_valid" direction="out" portIndex="23">
          <varref loc="c,265,31,265,45" name="cmh_w_ta_valid" dtype_id="2"/>
        </port>
        <port loc="c,267,10,267,25" name="o_sa_write_addr" direction="out" portIndex="24">
          <varref loc="c,267,26,267,43" name="cmh_w_sa_set_addr" dtype_id="7"/>
        </port>
        <port loc="c,268,10,268,25" name="o_sa_write_data" direction="out" portIndex="25">
          <varref loc="c,268,26,268,39" name="cmh_w_sa_data" dtype_id="6"/>
        </port>
        <port loc="c,269,10,269,26" name="o_sa_blocks_mask" direction="out" portIndex="26">
          <varref loc="c,269,27,269,47" name="cmh_w_sa_blocks_mask" dtype_id="7"/>
        </port>
        <port loc="c,270,10,270,30" name="o_sa_blocks_if_valid" direction="out" portIndex="27">
          <varref loc="c,270,31,270,45" name="cmh_w_sa_valid" dtype_id="2"/>
        </port>
        <port loc="c,272,10,272,23" name="o_mem_if_addr" direction="out" portIndex="28">
          <varref loc="c,272,24,272,34" name="o_mem_addr" dtype_id="1"/>
        </port>
        <port loc="c,273,10,273,28" name="o_mem_if_req_valid" direction="out" portIndex="29">
          <varref loc="c,273,29,273,44" name="o_mem_req_valid" dtype_id="2"/>
        </port>
        <port loc="c,274,10,274,24" name="o_mem_if_ready" direction="out" portIndex="30">
          <varref loc="c,274,25,274,39" name="o_mem_if_ready" dtype_id="2"/>
        </port>
        <port loc="c,276,10,276,22" name="o_miss_state" direction="out" portIndex="31">
          <varref loc="c,276,23,276,37" name="cmh_miss_state" dtype_id="2"/>
        </port>
        <port loc="c,278,10,278,23" name="o_missed_word" direction="out" portIndex="32">
          <varref loc="c,278,24,278,39" name="cmh_missed_word" dtype_id="4"/>
        </port>
        <port loc="c,279,10,279,29" name="o_missed_word_valid" direction="out" portIndex="33">
          <varref loc="c,279,30,279,51" name="cmh_missed_word_valid" dtype_id="2"/>
        </port>
        <port loc="c,280,10,280,17" name="o_ready" direction="out" portIndex="34"/>
      </instance>
      <var loc="c,283,33,283,49" name="oh4d_r_way_index" dtype_id="10" vartype="logic" origName="oh4d_r_way_index"/>
      <instance loc="c,285,21,285,32" name="onehot4_dec" defName="onehot_decoder4" origName="onehot4_dec">
        <port loc="c,286,10,286,18" name="i_onehot" direction="in" portIndex="1">
          <varref loc="c,286,19,286,32" name="tc_hit_blocks" dtype_id="7"/>
        </port>
        <port loc="c,287,10,287,19" name="o_decoded" direction="out" portIndex="2">
          <varref loc="c,287,20,287,36" name="oh4d_r_way_index" dtype_id="10"/>
        </port>
      </instance>
      <var loc="c,290,29,290,42" name="dac_word_data" dtype_id="4" vartype="logic" origName="dac_word_data"/>
      <var loc="c,291,29,291,48" name="dac_word_data_valid" dtype_id="2" vartype="logic" origName="dac_word_data_valid"/>
      <instance loc="c,293,27,293,30" name="dac" defName="data_arrays_container" origName="dac">
        <port loc="c,294,10,294,22" name="i_r_set_bits" direction="in" portIndex="1">
          <varref loc="c,294,23,294,34" name="tc_set_bits" dtype_id="7"/>
        </port>
        <port loc="c,295,10,295,23" name="i_r_way_index" direction="in" portIndex="2">
          <varref loc="c,295,24,295,40" name="oh4d_r_way_index" dtype_id="10"/>
        </port>
        <port loc="c,296,10,296,31" name="i_r_block_offset_bits" direction="in" portIndex="3">
          <varref loc="c,296,32,296,52" name="tc_block_offset_bits" dtype_id="7"/>
        </port>
        <port loc="c,297,10,297,19" name="i_r_valid" direction="in" portIndex="4">
          <varref loc="c,297,20,297,28" name="tc_valid" dtype_id="2"/>
        </port>
        <port loc="c,299,10,299,22" name="i_w_set_bits" direction="in" portIndex="5">
          <varref loc="c,299,23,299,38" name="cmh_da_set_addr" dtype_id="7"/>
        </port>
        <port loc="c,300,10,300,23" name="i_w_way_index" direction="in" portIndex="6">
          <varref loc="c,300,24,300,40" name="cmh_da_way_index" dtype_id="10"/>
        </port>
        <port loc="c,301,10,301,31" name="i_w_block_offset_bits" direction="in" portIndex="7">
          <varref loc="c,301,32,301,56" name="cmh_da_block_offset_bits" dtype_id="10"/>
        </port>
        <port loc="c,302,10,302,18" name="i_w_data" direction="in" portIndex="8">
          <varref loc="c,302,19,302,36" name="cmh_da_write_data" dtype_id="11"/>
        </port>
        <port loc="c,303,10,303,19" name="i_w_valid" direction="in" portIndex="9">
          <varref loc="c,303,20,303,42" name="cmh_da_blocks_if_valid" dtype_id="2"/>
        </port>
        <port loc="c,305,10,305,13" name="clk" direction="in" portIndex="10">
          <varref loc="c,305,14,305,17" name="clk" dtype_id="2"/>
        </port>
        <port loc="c,306,10,306,16" name="arst_n" direction="in" portIndex="11">
          <varref loc="c,306,17,306,23" name="arst_n" dtype_id="2"/>
        </port>
        <port loc="c,307,10,307,20" name="i_halt_all" direction="in" portIndex="12">
          <varref loc="c,307,21,307,27" name="i_halt" dtype_id="2"/>
        </port>
        <port loc="c,308,10,308,25" name="i_stop_read_clk" direction="in" portIndex="13">
          <varref loc="c,308,26,308,40" name="cmh_miss_state" dtype_id="2"/>
        </port>
        <port loc="c,309,10,309,26" name="i_stop_write_clk" direction="in" portIndex="14">
          <not loc="c,309,27,309,28" dtype_id="2">
            <varref loc="c,309,28,309,42" name="cmh_miss_state" dtype_id="2"/>
          </not>
        </port>
        <port loc="c,311,10,311,21" name="o_word_data" direction="out" portIndex="15">
          <varref loc="c,311,22,311,35" name="dac_word_data" dtype_id="4"/>
        </port>
        <port loc="c,312,10,312,17" name="o_valid" direction="out" portIndex="16">
          <varref loc="c,312,18,312,37" name="dac_word_data_valid" dtype_id="2"/>
        </port>
        <port loc="c,314,10,314,17" name="o_ready" direction="out" portIndex="17">
          <varref loc="c,314,18,314,27" name="dac_ready" dtype_id="2"/>
        </port>
      </instance>
      <var loc="c,317,10,317,26" name="cdmsr_miss_state" dtype_id="2" vartype="logic" origName="cdmsr_miss_state"/>
      <instance loc="c,319,27,319,49" name="cmh_doa_miss_state_reg" defName="register__W1" origName="cmh_doa_miss_state_reg">
        <port loc="c,320,8,320,11" name="i_d" direction="in" portIndex="1">
          <varref loc="c,320,12,320,26" name="glb_miss_state" dtype_id="2"/>
        </port>
        <port loc="c,322,8,322,11" name="clk" direction="in" portIndex="2">
          <varref loc="c,322,12,322,15" name="clk" dtype_id="2"/>
        </port>
        <port loc="c,323,8,323,14" name="arst_n" direction="in" portIndex="3">
          <varref loc="c,323,15,323,21" name="arst_n" dtype_id="2"/>
        </port>
        <port loc="c,324,8,324,14" name="i_halt" direction="in" portIndex="4">
          <varref loc="c,324,15,324,21" name="i_halt" dtype_id="2"/>
        </port>
        <port loc="c,326,8,326,11" name="o_q" direction="out" portIndex="5">
          <varref loc="c,326,12,326,28" name="cdmsr_miss_state" dtype_id="2"/>
        </port>
        <port loc="c,327,8,327,15" name="o_ready" direction="out" portIndex="6"/>
      </instance>
      <instance loc="c,330,18,330,32" name="data_out_arb_m" defName="data_out_arb" origName="data_out_arb_m">
        <port loc="c,331,8,331,21" name="i_missed_word" direction="in" portIndex="1">
          <varref loc="c,331,22,331,37" name="cmh_missed_word" dtype_id="4"/>
        </port>
        <port loc="c,332,8,332,27" name="i_missed_word_valid" direction="in" portIndex="2">
          <varref loc="c,332,28,332,49" name="cmh_missed_word_valid" dtype_id="2"/>
        </port>
        <port loc="c,334,8,334,18" name="i_hit_word" direction="in" portIndex="3">
          <varref loc="c,334,19,334,32" name="dac_word_data" dtype_id="4"/>
        </port>
        <port loc="c,335,8,335,24" name="i_hit_word_valid" direction="in" portIndex="4">
          <varref loc="c,335,25,335,44" name="dac_word_data_valid" dtype_id="2"/>
        </port>
        <port loc="c,337,8,337,20" name="i_miss_state" direction="in" portIndex="5">
          <varref loc="c,337,21,337,37" name="cdmsr_miss_state" dtype_id="2"/>
        </port>
        <port loc="c,339,8,339,20" name="o_cache_word" direction="out" portIndex="6">
          <varref loc="c,339,21,339,27" name="o_data" dtype_id="4"/>
        </port>
        <port loc="c,340,8,340,26" name="o_cache_word_valid" direction="out" portIndex="7">
          <varref loc="c,340,27,340,34" name="o_valid" dtype_id="2"/>
        </port>
      </instance>
    </module>
    <module loc="d,3,8,3,20" name="ics1_restart" origName="ics1_restart">
      <var loc="d,4,45,4,58" name="i_curr_r_addr" dtype_id="1" dir="input" pinIndex="1" vartype="logic" origName="i_curr_r_addr"/>
      <var loc="d,5,45,5,64" name="i_curr_r_addr_valid" dtype_id="2" dir="input" pinIndex="2" vartype="logic" origName="i_curr_r_addr_valid"/>
      <var loc="d,7,45,7,58" name="i_prev_r_addr" dtype_id="1" dir="input" pinIndex="3" vartype="logic" origName="i_prev_r_addr"/>
      <var loc="d,8,45,8,64" name="i_prev_r_addr_valid" dtype_id="2" dir="input" pinIndex="4" vartype="logic" origName="i_prev_r_addr_valid"/>
      <var loc="d,10,45,10,57" name="i_miss_state" dtype_id="2" dir="input" pinIndex="5" vartype="logic" origName="i_miss_state"/>
      <var loc="d,12,45,12,48" name="clk" dtype_id="2" dir="input" pinIndex="6" vartype="logic" origName="clk"/>
      <var loc="d,13,45,13,51" name="arst_n" dtype_id="2" dir="input" pinIndex="7" vartype="logic" origName="arst_n"/>
      <var loc="d,14,45,14,51" name="i_halt" dtype_id="2" dir="input" pinIndex="8" vartype="logic" origName="i_halt"/>
      <var loc="d,16,45,16,53" name="o_r_addr" dtype_id="1" dir="output" pinIndex="9" vartype="logic" origName="o_r_addr"/>
      <var loc="d,17,45,17,59" name="o_r_addr_valid" dtype_id="2" dir="output" pinIndex="10" vartype="logic" origName="o_r_addr_valid"/>
      <var loc="d,19,45,19,64" name="o_curr_r_addr_ready" dtype_id="2" dir="output" pinIndex="11" vartype="logic" origName="o_curr_r_addr_ready"/>
      <var loc="d,22,16,22,26" name="ADDR_WIDTH" dtype_id="5" vartype="logic" origName="ADDR_WIDTH" localparam="true">
        <const loc="d,22,35,22,37" name="32&apos;sh10" dtype_id="5"/>
      </var>
      <var loc="d,24,22,24,32" name="STATE_IDLE" dtype_id="12" vartype="logic" origName="STATE_IDLE" localparam="true">
        <const loc="d,24,41,24,42" name="1&apos;h0" dtype_id="12"/>
      </var>
      <var loc="d,25,22,25,38" name="STATE_RESTARTING" dtype_id="12" vartype="logic" origName="STATE_RESTARTING" localparam="true">
        <const loc="d,25,41,25,42" name="1&apos;h1" dtype_id="12"/>
      </var>
      <var loc="d,26,16,26,26" name="NUM_STATES" dtype_id="5" vartype="logic" origName="NUM_STATES" localparam="true">
        <const loc="d,26,35,26,36" name="32&apos;sh2" dtype_id="5"/>
      </var>
      <var loc="d,28,9,28,28" name="w_curr_r_addr_ready" dtype_id="2" vartype="logic" origName="w_curr_r_addr_ready"/>
      <contassign loc="d,29,32,29,33" dtype_id="2">
        <and loc="d,29,54,29,55" dtype_id="2">
          <varref loc="d,29,34,29,53" name="w_curr_r_addr_ready" dtype_id="2"/>
          <not loc="d,29,56,29,57" dtype_id="2">
            <varref loc="d,29,57,29,63" name="i_halt" dtype_id="2"/>
          </not>
        </and>
        <varref loc="d,29,12,29,31" name="o_curr_r_addr_ready" dtype_id="2"/>
      </contassign>
      <var loc="d,31,37,31,44" name="r_state" dtype_id="12" vartype="logic" origName="r_state"/>
      <var loc="d,32,37,32,44" name="w_state" dtype_id="12" vartype="logic" origName="w_state"/>
      <always loc="d,34,5,34,11">
        <sentree loc="d,34,12,34,13">
          <senitem loc="d,34,27,34,34" edgeType="NEG">
            <varref loc="d,34,35,34,41" name="arst_n" dtype_id="2"/>
          </senitem>
          <senitem loc="d,34,14,34,21" edgeType="POS">
            <varref loc="d,34,22,34,25" name="clk" dtype_id="2"/>
          </senitem>
        </sentree>
        <begin loc="d,34,43,34,48">
          <if loc="d,35,9,35,11">
            <varref loc="d,35,13,35,19" name="arst_n" dtype_id="2"/>
            <begin>
              <if loc="d,38,14,38,16">
                <not loc="d,38,17,38,18" dtype_id="2">
                  <varref loc="d,38,18,38,24" name="i_halt" dtype_id="2"/>
                </not>
                <begin>
                  <begin loc="d,38,26,38,31">
                    <assigndly loc="d,39,21,39,23" dtype_id="12">
                      <varref loc="d,39,24,39,31" name="w_state" dtype_id="12"/>
                      <varref loc="d,39,13,39,20" name="r_state" dtype_id="12"/>
                    </assigndly>
                  </begin>
                </begin>
              </if>
            </begin>
            <begin>
              <begin loc="d,35,21,35,26">
                <assigndly loc="d,36,21,36,23" dtype_id="12">
                  <const loc="d,36,24,36,34" name="1&apos;h0" dtype_id="12"/>
                  <varref loc="d,36,13,36,20" name="r_state" dtype_id="12"/>
                </assigndly>
              </begin>
            </begin>
          </if>
        </begin>
      </always>
      <var loc="d,43,32,43,45" name="r_prev_r_addr" dtype_id="1" vartype="logic" origName="r_prev_r_addr"/>
      <var loc="d,44,32,44,51" name="r_prev_r_addr_valid" dtype_id="2" vartype="logic" origName="r_prev_r_addr_valid"/>
      <var loc="d,45,32,45,44" name="r_miss_state" dtype_id="2" vartype="logic" origName="r_miss_state"/>
      <always loc="d,47,5,47,11">
        <sentree loc="d,47,12,47,13">
          <senitem loc="d,47,27,47,34" edgeType="NEG">
            <varref loc="d,47,35,47,41" name="arst_n" dtype_id="2"/>
          </senitem>
          <senitem loc="d,47,14,47,21" edgeType="POS">
            <varref loc="d,47,22,47,25" name="clk" dtype_id="2"/>
          </senitem>
        </sentree>
        <begin loc="d,47,43,47,48">
          <if loc="d,48,9,48,11">
            <varref loc="d,48,13,48,19" name="arst_n" dtype_id="2"/>
            <begin>
              <if loc="d,51,14,51,16">
                <not loc="d,51,17,51,18" dtype_id="2">
                  <varref loc="d,51,18,51,24" name="i_halt" dtype_id="2"/>
                </not>
                <begin>
                  <begin loc="d,51,26,51,31">
                    <assigndly loc="d,52,33,52,35" dtype_id="2">
                      <varref loc="d,52,36,52,48" name="i_miss_state" dtype_id="2"/>
                      <varref loc="d,52,13,52,25" name="r_miss_state" dtype_id="2"/>
                    </assigndly>
                  </begin>
                </begin>
              </if>
            </begin>
            <begin>
              <begin loc="d,48,21,48,26">
                <assigndly loc="d,49,33,49,35" dtype_id="2">
                  <const loc="d,49,36,49,40" name="1&apos;h0" dtype_id="2"/>
                  <varref loc="d,49,13,49,25" name="r_miss_state" dtype_id="2"/>
                </assigndly>
              </begin>
            </begin>
          </if>
        </begin>
      </always>
      <always loc="d,56,5,56,11">
        <sentree loc="d,56,12,56,13">
          <senitem loc="d,56,27,56,34" edgeType="NEG">
            <varref loc="d,56,35,56,41" name="arst_n" dtype_id="2"/>
          </senitem>
          <senitem loc="d,56,14,56,21" edgeType="POS">
            <varref loc="d,56,22,56,25" name="clk" dtype_id="2"/>
          </senitem>
        </sentree>
        <begin loc="d,56,43,56,48">
          <if loc="d,57,9,57,11">
            <varref loc="d,57,13,57,19" name="arst_n" dtype_id="2"/>
            <begin>
              <if loc="d,61,14,61,16">
                <and loc="d,61,25,61,26" dtype_id="2">
                  <not loc="d,61,17,61,18" dtype_id="2">
                    <varref loc="d,61,18,61,24" name="i_halt" dtype_id="2"/>
                  </not>
                  <and loc="d,61,42,61,43" dtype_id="2">
                    <not loc="d,61,28,61,29" dtype_id="2">
                      <varref loc="d,61,29,61,41" name="r_miss_state" dtype_id="2"/>
                    </not>
                    <varref loc="d,61,44,61,56" name="i_miss_state" dtype_id="2"/>
                  </and>
                </and>
                <begin>
                  <begin loc="d,61,59,61,64">
                    <assigndly loc="d,62,33,62,35" dtype_id="1">
                      <varref loc="d,62,36,62,49" name="i_prev_r_addr" dtype_id="1"/>
                      <varref loc="d,62,13,62,26" name="r_prev_r_addr" dtype_id="1"/>
                    </assigndly>
                    <assigndly loc="d,63,33,63,35" dtype_id="2">
                      <varref loc="d,63,36,63,55" name="i_prev_r_addr_valid" dtype_id="2"/>
                      <varref loc="d,63,13,63,32" name="r_prev_r_addr_valid" dtype_id="2"/>
                    </assigndly>
                  </begin>
                </begin>
              </if>
            </begin>
            <begin>
              <begin loc="d,57,21,57,26">
                <assigndly loc="d,58,33,58,35" dtype_id="1">
                  <const loc="d,58,47,58,48" name="16&apos;h0" dtype_id="1"/>
                  <varref loc="d,58,13,58,26" name="r_prev_r_addr" dtype_id="1"/>
                </assigndly>
                <assigndly loc="d,59,33,59,35" dtype_id="2">
                  <const loc="d,59,36,59,40" name="1&apos;h0" dtype_id="2"/>
                  <varref loc="d,59,13,59,32" name="r_prev_r_addr_valid" dtype_id="2"/>
                </assigndly>
              </begin>
            </begin>
          </if>
        </begin>
      </always>
      <always loc="d,67,5,67,11">
        <begin loc="d,67,17,67,22">
          <case loc="d,68,9,68,13">
            <varref loc="d,68,14,68,21" name="r_state" dtype_id="12"/>
            <caseitem loc="d,69,21,69,22">
              <const loc="d,69,9,69,19" name="1&apos;h0" dtype_id="12"/>
              <begin loc="d,69,25,69,30">
                <assign loc="d,70,21,70,22" dtype_id="12">
                  <varref loc="d,70,24,70,36" name="i_miss_state" dtype_id="2"/>
                  <varref loc="d,70,13,70,20" name="w_state" dtype_id="12"/>
                </assign>
              </begin>
            </caseitem>
            <caseitem loc="d,72,26,72,27">
              <const loc="d,72,9,72,25" name="1&apos;h1" dtype_id="12"/>
              <begin loc="d,72,28,72,33">
                <assign loc="d,73,21,73,22" dtype_id="12">
                  <varref loc="d,73,24,73,36" name="i_miss_state" dtype_id="2"/>
                  <varref loc="d,73,13,73,20" name="w_state" dtype_id="12"/>
                </assign>
              </begin>
            </caseitem>
            <caseitem loc="d,75,9,75,16">
              <begin loc="d,75,19,75,24">
                <assign loc="d,76,21,76,22" dtype_id="12">
                  <const loc="d,76,23,76,33" name="1&apos;h0" dtype_id="12"/>
                  <varref loc="d,76,13,76,20" name="w_state" dtype_id="12"/>
                </assign>
              </begin>
            </caseitem>
          </case>
        </begin>
      </always>
      <always loc="d,81,5,81,11">
        <begin loc="d,81,17,81,22">
          <case loc="d,82,9,82,13">
            <concat loc="d,82,22,82,23" dtype_id="10">
              <varref loc="d,82,15,82,22" name="w_state" dtype_id="12"/>
              <varref loc="d,82,24,82,31" name="r_state" dtype_id="12"/>
            </concat>
            <caseitem loc="d,84,48,84,49">
              <const loc="d,83,9,83,10" name="2&apos;h2" dtype_id="10"/>
              <const loc="d,84,9,84,10" name="2&apos;h3" dtype_id="10"/>
              <begin loc="d,84,52,84,57">
                <assign loc="d,85,22,85,23" dtype_id="1">
                  <const loc="d,85,35,85,36" name="16&apos;h0" dtype_id="1"/>
                  <varref loc="d,85,13,85,21" name="o_r_addr" dtype_id="1"/>
                </assign>
                <assign loc="d,86,28,86,29" dtype_id="2">
                  <const loc="d,86,30,86,34" name="1&apos;h0" dtype_id="2"/>
                  <varref loc="d,86,13,86,27" name="o_r_addr_valid" dtype_id="2"/>
                </assign>
                <assign loc="d,88,33,88,34" dtype_id="2">
                  <const loc="d,88,35,88,39" name="1&apos;h0" dtype_id="2"/>
                  <varref loc="d,88,13,88,32" name="w_curr_r_addr_ready" dtype_id="2"/>
                </assign>
              </begin>
            </caseitem>
            <caseitem loc="d,91,41,91,42">
              <const loc="d,91,9,91,10" name="2&apos;h1" dtype_id="10"/>
              <begin loc="d,91,45,91,50">
                <assign loc="d,92,22,92,23" dtype_id="1">
                  <cond loc="d,92,44,92,45" dtype_id="1">
                    <varref loc="d,92,24,92,43" name="r_prev_r_addr_valid" dtype_id="2"/>
                    <varref loc="d,92,46,92,59" name="r_prev_r_addr" dtype_id="1"/>
                    <varref loc="d,92,62,92,75" name="i_curr_r_addr" dtype_id="1"/>
                  </cond>
                  <varref loc="d,92,13,92,21" name="o_r_addr" dtype_id="1"/>
                </assign>
                <assign loc="d,93,28,93,29" dtype_id="2">
                  <or loc="d,93,50,93,51" dtype_id="2">
                    <varref loc="d,93,30,93,49" name="r_prev_r_addr_valid" dtype_id="2"/>
                    <varref loc="d,93,52,93,71" name="i_curr_r_addr_valid" dtype_id="2"/>
                  </or>
                  <varref loc="d,93,13,93,27" name="o_r_addr_valid" dtype_id="2"/>
                </assign>
                <assign loc="d,95,33,95,34" dtype_id="2">
                  <not loc="d,95,35,95,36" dtype_id="2">
                    <varref loc="d,95,36,95,55" name="r_prev_r_addr_valid" dtype_id="2"/>
                  </not>
                  <varref loc="d,95,13,95,32" name="w_curr_r_addr_ready" dtype_id="2"/>
                </assign>
              </begin>
            </caseitem>
            <caseitem loc="d,98,35,98,36">
              <const loc="d,98,9,98,10" name="2&apos;h0" dtype_id="10"/>
              <begin loc="d,98,39,98,44">
                <assign loc="d,99,22,99,23" dtype_id="1">
                  <varref loc="d,99,24,99,37" name="i_curr_r_addr" dtype_id="1"/>
                  <varref loc="d,99,13,99,21" name="o_r_addr" dtype_id="1"/>
                </assign>
                <assign loc="d,100,28,100,29" dtype_id="2">
                  <varref loc="d,100,30,100,49" name="i_curr_r_addr_valid" dtype_id="2"/>
                  <varref loc="d,100,13,100,27" name="o_r_addr_valid" dtype_id="2"/>
                </assign>
                <assign loc="d,102,33,102,34" dtype_id="2">
                  <const loc="d,102,35,102,39" name="1&apos;h1" dtype_id="2"/>
                  <varref loc="d,102,13,102,32" name="w_curr_r_addr_ready" dtype_id="2"/>
                </assign>
              </begin>
            </caseitem>
            <caseitem loc="d,105,9,105,16">
              <begin loc="d,105,19,105,24">
                <assign loc="d,106,22,106,23" dtype_id="1">
                  <const loc="d,106,35,106,36" name="16&apos;h0" dtype_id="1"/>
                  <varref loc="d,106,13,106,21" name="o_r_addr" dtype_id="1"/>
                </assign>
                <assign loc="d,107,28,107,29" dtype_id="2">
                  <const loc="d,107,30,107,34" name="1&apos;h0" dtype_id="2"/>
                  <varref loc="d,107,13,107,27" name="o_r_addr_valid" dtype_id="2"/>
                </assign>
                <assign loc="d,109,33,109,34" dtype_id="2">
                  <const loc="d,109,35,109,39" name="1&apos;h0" dtype_id="2"/>
                  <varref loc="d,109,13,109,32" name="w_curr_r_addr_ready" dtype_id="2"/>
                </assign>
              </begin>
            </caseitem>
          </case>
        </begin>
      </always>
    </module>
    <module loc="e,4,8,4,16" name="sa_w_arb" origName="sa_w_arb">
      <var loc="e,6,45,6,67" name="i_ubit_upd_sa_set_addr" dtype_id="7" dir="input" pinIndex="1" vartype="logic" origName="i_ubit_upd_sa_set_addr"/>
      <var loc="e,7,45,7,63" name="i_ubit_upd_sa_data" dtype_id="6" dir="input" pinIndex="2" vartype="logic" origName="i_ubit_upd_sa_data"/>
      <var loc="e,8,45,8,63" name="i_ubit_upd_sa_mask" dtype_id="7" dir="input" pinIndex="3" vartype="logic" origName="i_ubit_upd_sa_mask"/>
      <var loc="e,9,45,9,64" name="i_ubit_upd_sa_valid" dtype_id="2" dir="input" pinIndex="4" vartype="logic" origName="i_ubit_upd_sa_valid"/>
      <var loc="e,12,45,12,66" name="i_miss_write_set_addr" dtype_id="7" dir="input" pinIndex="5" vartype="logic" origName="i_miss_write_set_addr"/>
      <var loc="e,13,45,13,62" name="i_miss_write_data" dtype_id="6" dir="input" pinIndex="6" vartype="logic" origName="i_miss_write_data"/>
      <var loc="e,14,45,14,62" name="i_miss_write_mask" dtype_id="7" dir="input" pinIndex="7" vartype="logic" origName="i_miss_write_mask"/>
      <var loc="e,15,45,15,60" name="i_miss_if_valid" dtype_id="2" dir="input" pinIndex="8" vartype="logic" origName="i_miss_if_valid"/>
      <var loc="e,17,45,17,57" name="i_miss_state" dtype_id="2" dir="input" pinIndex="9" vartype="logic" origName="i_miss_state"/>
      <var loc="e,19,45,19,57" name="o_w_set_addr" dtype_id="7" dir="output" pinIndex="10" vartype="logic" origName="o_w_set_addr"/>
      <var loc="e,20,45,20,53" name="o_w_data" dtype_id="6" dir="output" pinIndex="11" vartype="logic" origName="o_w_data"/>
      <var loc="e,21,45,21,53" name="o_w_mask" dtype_id="7" dir="output" pinIndex="12" vartype="logic" origName="o_w_mask"/>
      <var loc="e,22,45,22,54" name="o_w_valid" dtype_id="2" dir="output" pinIndex="13" vartype="logic" origName="o_w_valid"/>
      <var loc="e,25,16,25,30" name="SET_ADDR_WIDTH" dtype_id="5" vartype="logic" origName="SET_ADDR_WIDTH" localparam="true">
        <const loc="e,25,35,25,36" name="32&apos;sh4" dtype_id="5"/>
      </var>
      <var loc="e,26,16,26,29" name="SA_WORD_WIDTH" dtype_id="5" vartype="logic" origName="SA_WORD_WIDTH" localparam="true">
        <const loc="e,26,35,26,36" name="32&apos;sh8" dtype_id="5"/>
      </var>
      <var loc="e,27,16,27,24" name="NUM_WAYS" dtype_id="5" vartype="logic" origName="NUM_WAYS" localparam="true">
        <const loc="e,27,35,27,36" name="32&apos;sh4" dtype_id="5"/>
      </var>
      <always loc="e,29,5,29,11">
        <begin loc="e,29,17,29,22">
          <case loc="e,30,9,30,13">
            <varref loc="e,30,14,30,26" name="i_miss_state" dtype_id="2"/>
            <caseitem loc="e,31,17,31,18">
              <const loc="e,31,9,31,13" name="1&apos;h0" dtype_id="2"/>
              <begin loc="e,31,21,31,26">
                <assign loc="e,32,29,32,30" dtype_id="7">
                  <varref loc="e,32,31,32,53" name="i_ubit_upd_sa_set_addr" dtype_id="7"/>
                  <varref loc="e,32,13,32,25" name="o_w_set_addr" dtype_id="7"/>
                </assign>
                <assign loc="e,33,29,33,30" dtype_id="6">
                  <varref loc="e,33,31,33,49" name="i_ubit_upd_sa_data" dtype_id="6"/>
                  <varref loc="e,33,13,33,21" name="o_w_data" dtype_id="6"/>
                </assign>
                <assign loc="e,34,29,34,30" dtype_id="7">
                  <varref loc="e,34,31,34,49" name="i_ubit_upd_sa_mask" dtype_id="7"/>
                  <varref loc="e,34,13,34,21" name="o_w_mask" dtype_id="7"/>
                </assign>
                <assign loc="e,35,29,35,30" dtype_id="2">
                  <varref loc="e,35,31,35,50" name="i_ubit_upd_sa_valid" dtype_id="2"/>
                  <varref loc="e,35,13,35,22" name="o_w_valid" dtype_id="2"/>
                </assign>
              </begin>
            </caseitem>
            <caseitem loc="e,37,17,37,18">
              <const loc="e,37,9,37,13" name="1&apos;h1" dtype_id="2"/>
              <begin loc="e,37,21,37,26">
                <assign loc="e,38,29,38,30" dtype_id="7">
                  <varref loc="e,38,33,38,54" name="i_miss_write_set_addr" dtype_id="7"/>
                  <varref loc="e,38,13,38,25" name="o_w_set_addr" dtype_id="7"/>
                </assign>
                <assign loc="e,39,29,39,30" dtype_id="6">
                  <varref loc="e,39,33,39,50" name="i_miss_write_data" dtype_id="6"/>
                  <varref loc="e,39,13,39,21" name="o_w_data" dtype_id="6"/>
                </assign>
                <assign loc="e,40,29,40,30" dtype_id="7">
                  <varref loc="e,40,33,40,50" name="i_miss_write_mask" dtype_id="7"/>
                  <varref loc="e,40,13,40,21" name="o_w_mask" dtype_id="7"/>
                </assign>
                <assign loc="e,41,29,41,30" dtype_id="2">
                  <varref loc="e,41,33,41,48" name="i_miss_if_valid" dtype_id="2"/>
                  <varref loc="e,41,13,41,22" name="o_w_valid" dtype_id="2"/>
                </assign>
              </begin>
            </caseitem>
            <caseitem loc="e,43,9,43,16">
              <begin loc="e,43,19,43,24">
                <assign loc="e,44,29,44,30" dtype_id="7">
                  <const loc="e,44,48,44,49" name="4&apos;h0" dtype_id="7"/>
                  <varref loc="e,44,13,44,25" name="o_w_set_addr" dtype_id="7"/>
                </assign>
                <assign loc="e,45,29,45,30" dtype_id="6">
                  <const loc="e,45,47,45,48" name="8&apos;h0" dtype_id="6"/>
                  <varref loc="e,45,13,45,21" name="o_w_data" dtype_id="6"/>
                </assign>
                <assign loc="e,46,29,46,30" dtype_id="7">
                  <const loc="e,46,42,46,43" name="4&apos;h0" dtype_id="7"/>
                  <varref loc="e,46,13,46,21" name="o_w_mask" dtype_id="7"/>
                </assign>
                <assign loc="e,47,29,47,30" dtype_id="2">
                  <const loc="e,47,33,47,37" name="1&apos;h0" dtype_id="2"/>
                  <varref loc="e,47,13,47,22" name="o_w_valid" dtype_id="2"/>
                </assign>
              </begin>
            </caseitem>
          </case>
        </begin>
      </always>
    </module>
    <module loc="f,4,8,4,21" name="icache_stage1" origName="icache_stage1">
      <var loc="f,4,34,4,48" name="METADATA_WIDTH" dtype_id="5" vartype="logic" origName="METADATA_WIDTH" param="true">
        <const loc="f,4,49,4,51" name="32&apos;sh10" dtype_id="5"/>
      </var>
      <var loc="f,5,45,5,55" name="i_metadata" dtype_id="1" dir="input" pinIndex="1" vartype="logic" origName="i_metadata"/>
      <var loc="f,6,45,6,61" name="i_metadata_valid" dtype_id="2" dir="input" pinIndex="2" vartype="logic" origName="i_metadata_valid"/>
      <var loc="f,8,45,8,57" name="i_r_set_addr" dtype_id="7" dir="input" pinIndex="3" vartype="logic" origName="i_r_set_addr"/>
      <var loc="f,9,45,9,54" name="i_r_valid" dtype_id="2" dir="input" pinIndex="4" vartype="logic" origName="i_r_valid"/>
      <var loc="f,11,45,11,60" name="i_w_ta_set_addr" dtype_id="7" dir="input" pinIndex="5" vartype="logic" origName="i_w_ta_set_addr"/>
      <var loc="f,12,45,12,56" name="i_w_ta_data" dtype_id="9" dir="input" pinIndex="6" vartype="logic" origName="i_w_ta_data"/>
      <var loc="f,13,45,13,56" name="i_w_ta_mask" dtype_id="7" dir="input" pinIndex="7" vartype="logic" origName="i_w_ta_mask"/>
      <var loc="f,14,45,14,57" name="i_w_ta_valid" dtype_id="2" dir="input" pinIndex="8" vartype="logic" origName="i_w_ta_valid"/>
      <var loc="f,16,45,16,60" name="i_w_sa_set_addr" dtype_id="7" dir="input" pinIndex="9" vartype="logic" origName="i_w_sa_set_addr"/>
      <var loc="f,17,45,17,56" name="i_w_sa_data" dtype_id="6" dir="input" pinIndex="10" vartype="logic" origName="i_w_sa_data"/>
      <var loc="f,18,45,18,56" name="i_w_sa_mask" dtype_id="7" dir="input" pinIndex="11" vartype="logic" origName="i_w_sa_mask"/>
      <var loc="f,19,45,19,57" name="i_w_sa_valid" dtype_id="2" dir="input" pinIndex="12" vartype="logic" origName="i_w_sa_valid"/>
      <var loc="f,21,45,21,48" name="clk" dtype_id="2" dir="input" pinIndex="13" vartype="logic" origName="clk"/>
      <var loc="f,22,45,22,51" name="arst_n" dtype_id="2" dir="input" pinIndex="14" vartype="logic" origName="arst_n"/>
      <var loc="f,23,45,23,51" name="i_halt" dtype_id="2" dir="input" pinIndex="15" vartype="logic" origName="i_halt"/>
      <var loc="f,25,45,25,54" name="o_ta_data" dtype_id="9" dir="output" pinIndex="16" vartype="logic" origName="o_ta_data"/>
      <var loc="f,26,45,26,60" name="o_ta_data_valid" dtype_id="2" dir="output" pinIndex="17" vartype="logic" origName="o_ta_data_valid"/>
      <var loc="f,28,45,28,54" name="o_sa_data" dtype_id="6" dir="output" pinIndex="18" vartype="logic" origName="o_sa_data"/>
      <var loc="f,29,45,29,60" name="o_sa_data_valid" dtype_id="2" dir="output" pinIndex="19" vartype="logic" origName="o_sa_data_valid"/>
      <var loc="f,31,45,31,55" name="o_metadata" dtype_id="1" dir="output" pinIndex="20" vartype="logic" origName="o_metadata"/>
      <var loc="f,32,45,32,61" name="o_metadata_valid" dtype_id="2" dir="output" pinIndex="21" vartype="logic" origName="o_metadata_valid"/>
      <var loc="f,34,45,34,52" name="o_ready" dtype_id="2" dir="output" pinIndex="22" vartype="logic" origName="o_ready"/>
      <var loc="f,37,16,37,30" name="SET_BITS_WIDTH" dtype_id="5" vartype="logic" origName="SET_BITS_WIDTH" localparam="true">
        <const loc="f,37,35,37,36" name="32&apos;sh4" dtype_id="5"/>
      </var>
      <var loc="f,38,16,38,29" name="TA_WORD_WIDTH" dtype_id="5" vartype="logic" origName="TA_WORD_WIDTH" localparam="true">
        <const loc="f,38,35,38,37" name="32&apos;sh20" dtype_id="5"/>
      </var>
      <var loc="f,39,16,39,29" name="SA_WORD_WIDTH" dtype_id="5" vartype="logic" origName="SA_WORD_WIDTH" localparam="true">
        <const loc="f,39,35,39,36" name="32&apos;sh8" dtype_id="5"/>
      </var>
      <var loc="f,40,16,40,24" name="NUM_WAYS" dtype_id="5" vartype="logic" origName="NUM_WAYS" localparam="true">
        <const loc="f,40,35,40,36" name="32&apos;sh4" dtype_id="5"/>
      </var>
      <contassign loc="f,42,20,42,21" dtype_id="2">
        <and loc="f,42,42,42,43" dtype_id="2">
          <and loc="f,42,30,42,31" dtype_id="2">
            <not loc="f,42,22,42,23" dtype_id="2">
              <varref loc="f,42,23,42,29" name="i_halt" dtype_id="2"/>
            </not>
            <varref loc="f,42,32,42,41" name="saw_ready" dtype_id="2"/>
          </and>
          <varref loc="f,42,44,42,52" name="ta_ready" dtype_id="2"/>
        </and>
        <varref loc="f,42,12,42,19" name="o_ready" dtype_id="2"/>
      </contassign>
      <instance loc="f,46,7,46,18" name="metadata_ff" defName="register__W11" origName="metadata_ff">
        <port loc="f,47,10,47,13" name="i_d" direction="in" portIndex="1">
          <concat loc="f,47,25,47,26" dtype_id="13">
            <varref loc="f,47,15,47,25" name="i_metadata" dtype_id="1"/>
            <varref loc="f,47,27,47,43" name="i_metadata_valid" dtype_id="2"/>
          </concat>
        </port>
        <port loc="f,49,10,49,13" name="clk" direction="in" portIndex="2">
          <varref loc="f,49,14,49,17" name="clk" dtype_id="2"/>
        </port>
        <port loc="f,50,10,50,16" name="arst_n" direction="in" portIndex="3">
          <varref loc="f,50,17,50,23" name="arst_n" dtype_id="2"/>
        </port>
        <port loc="f,51,10,51,16" name="i_halt" direction="in" portIndex="4">
          <varref loc="f,51,17,51,23" name="i_halt" dtype_id="2"/>
        </port>
        <port loc="f,53,10,53,13" name="o_q" direction="out" portIndex="5">
          <concat loc="f,53,25,53,26" dtype_id="13">
            <varref loc="f,53,15,53,25" name="o_metadata" dtype_id="1"/>
            <varref loc="f,53,27,53,43" name="o_metadata_valid" dtype_id="2"/>
          </concat>
        </port>
        <port loc="f,54,10,54,17" name="o_ready" direction="out" portIndex="6"/>
      </instance>
      <var loc="f,57,10,57,19" name="saw_ready" dtype_id="2" vartype="logic" origName="saw_ready"/>
      <instance loc="f,59,26,59,48" name="status_array_wrapper_m" defName="status_array_wrapper" origName="status_array_wrapper_m">
        <port loc="f,60,10,60,15" name="i_tag" direction="in" portIndex="1">
          <const loc="f,60,16,60,20" name="1&apos;h0" dtype_id="2"/>
        </port>
        <port loc="f,61,10,61,18" name="i_r_addr" direction="in" portIndex="2">
          <varref loc="f,61,19,61,31" name="i_r_set_addr" dtype_id="7"/>
        </port>
        <port loc="f,62,10,62,19" name="i_r_valid" direction="in" portIndex="3">
          <varref loc="f,62,20,62,29" name="i_r_valid" dtype_id="2"/>
        </port>
        <port loc="f,64,10,64,18" name="i_w_addr" direction="in" portIndex="4">
          <varref loc="f,64,19,64,34" name="i_w_sa_set_addr" dtype_id="7"/>
        </port>
        <port loc="f,65,10,65,18" name="i_w_data" direction="in" portIndex="5">
          <varref loc="f,65,19,65,30" name="i_w_sa_data" dtype_id="6"/>
        </port>
        <port loc="f,66,10,66,19" name="i_w_wmask" direction="in" portIndex="6">
          <varref loc="f,66,20,66,31" name="i_w_sa_mask" dtype_id="7"/>
        </port>
        <port loc="f,67,10,67,19" name="i_w_valid" direction="in" portIndex="7">
          <varref loc="f,67,20,67,32" name="i_w_sa_valid" dtype_id="2"/>
        </port>
        <port loc="f,69,10,69,13" name="clk" direction="in" portIndex="8">
          <varref loc="f,69,14,69,17" name="clk" dtype_id="2"/>
        </port>
        <port loc="f,70,10,70,16" name="arst_n" direction="in" portIndex="9">
          <varref loc="f,70,17,70,23" name="arst_n" dtype_id="2"/>
        </port>
        <port loc="f,71,10,71,16" name="i_halt" direction="in" portIndex="10">
          <varref loc="f,71,17,71,23" name="i_halt" dtype_id="2"/>
        </port>
        <port loc="f,73,10,73,15" name="o_tag" direction="out" portIndex="11"/>
        <port loc="f,75,10,75,16" name="o_data" direction="out" portIndex="12">
          <varref loc="f,75,17,75,26" name="o_sa_data" dtype_id="6"/>
        </port>
        <port loc="f,76,10,76,17" name="o_valid" direction="out" portIndex="13">
          <varref loc="f,76,18,76,33" name="o_sa_data_valid" dtype_id="2"/>
        </port>
        <port loc="f,77,10,77,17" name="o_ready" direction="out" portIndex="14">
          <varref loc="f,77,18,77,27" name="saw_ready" dtype_id="2"/>
        </port>
      </instance>
      <var loc="f,80,10,80,18" name="ta_ready" dtype_id="2" vartype="logic" origName="ta_ready"/>
      <instance loc="f,82,15,82,26" name="tag_array_m" defName="tag_array" origName="tag_array_m">
        <port loc="f,83,10,83,15" name="i_tag" direction="in" portIndex="1">
          <const loc="f,83,16,83,20" name="1&apos;h0" dtype_id="2"/>
        </port>
        <port loc="f,84,10,84,18" name="i_r_addr" direction="in" portIndex="2">
          <varref loc="f,84,19,84,31" name="i_r_set_addr" dtype_id="7"/>
        </port>
        <port loc="f,85,10,85,19" name="i_r_valid" direction="in" portIndex="3">
          <varref loc="f,85,20,85,29" name="i_r_valid" dtype_id="2"/>
        </port>
        <port loc="f,87,10,87,18" name="i_w_addr" direction="in" portIndex="4">
          <varref loc="f,87,19,87,34" name="i_w_ta_set_addr" dtype_id="7"/>
        </port>
        <port loc="f,88,10,88,18" name="i_w_data" direction="in" portIndex="5">
          <varref loc="f,88,19,88,30" name="i_w_ta_data" dtype_id="9"/>
        </port>
        <port loc="f,89,10,89,19" name="i_w_wmask" direction="in" portIndex="6">
          <varref loc="f,89,20,89,31" name="i_w_ta_mask" dtype_id="7"/>
        </port>
        <port loc="f,90,10,90,19" name="i_w_valid" direction="in" portIndex="7">
          <varref loc="f,90,20,90,32" name="i_w_ta_valid" dtype_id="2"/>
        </port>
        <port loc="f,92,10,92,13" name="clk" direction="in" portIndex="8">
          <varref loc="f,92,14,92,17" name="clk" dtype_id="2"/>
        </port>
        <port loc="f,93,10,93,16" name="arst_n" direction="in" portIndex="9">
          <varref loc="f,93,17,93,23" name="arst_n" dtype_id="2"/>
        </port>
        <port loc="f,94,10,94,16" name="i_halt" direction="in" portIndex="10">
          <varref loc="f,94,17,94,23" name="i_halt" dtype_id="2"/>
        </port>
        <port loc="f,96,10,96,15" name="o_tag" direction="out" portIndex="11"/>
        <port loc="f,98,10,98,16" name="o_data" direction="out" portIndex="12">
          <varref loc="f,98,17,98,26" name="o_ta_data" dtype_id="9"/>
        </port>
        <port loc="f,99,10,99,17" name="o_valid" direction="out" portIndex="13">
          <varref loc="f,99,18,99,33" name="o_ta_data_valid" dtype_id="2"/>
        </port>
        <port loc="f,100,10,100,17" name="o_ready" direction="out" portIndex="14">
          <varref loc="f,100,18,100,26" name="ta_ready" dtype_id="2"/>
        </port>
      </instance>
    </module>
    <module loc="g,3,8,3,19" name="tag_checker" origName="tag_checker">
      <var loc="g,4,49,4,59" name="i_tag_bits" dtype_id="6" dir="input" pinIndex="1" vartype="logic" origName="i_tag_bits"/>
      <var loc="g,6,49,6,58" name="i_ta_data" dtype_id="9" dir="input" pinIndex="2" vartype="logic" origName="i_ta_data"/>
      <var loc="g,7,49,7,68" name="i_status_array_data" dtype_id="6" dir="input" pinIndex="3" vartype="logic" origName="i_status_array_data"/>
      <var loc="g,10,49,10,59" name="i_set_bits" dtype_id="7" dir="input" pinIndex="4" vartype="logic" origName="i_set_bits"/>
      <var loc="g,11,49,11,68" name="i_block_offset_bits" dtype_id="7" dir="input" pinIndex="5" vartype="logic" origName="i_block_offset_bits"/>
      <var loc="g,12,49,12,56" name="i_valid" dtype_id="2" dir="input" pinIndex="6" vartype="logic" origName="i_valid"/>
      <var loc="g,13,49,13,56" name="i_clear" dtype_id="2" dir="input" pinIndex="7" vartype="logic" origName="i_clear"/>
      <var loc="g,15,49,15,52" name="clk" dtype_id="2" dir="input" pinIndex="8" vartype="logic" origName="clk"/>
      <var loc="g,16,49,16,55" name="arst_n" dtype_id="2" dir="input" pinIndex="9" vartype="logic" origName="arst_n"/>
      <var loc="g,17,49,17,55" name="i_halt" dtype_id="2" dir="input" pinIndex="10" vartype="logic" origName="i_halt"/>
      <var loc="g,19,49,19,61" name="o_hit_blocks" dtype_id="7" dir="output" pinIndex="11" vartype="logic" origName="o_hit_blocks"/>
      <var loc="g,20,49,20,60" name="o_cache_hit" dtype_id="2" dir="output" pinIndex="12" vartype="logic" origName="o_cache_hit"/>
      <var loc="g,21,49,21,59" name="o_tag_bits" dtype_id="6" dir="output" pinIndex="13" vartype="logic" origName="o_tag_bits"/>
      <var loc="g,22,49,22,59" name="o_set_bits" dtype_id="7" dir="output" pinIndex="14" vartype="logic" origName="o_set_bits"/>
      <var loc="g,23,49,23,68" name="o_block_offset_bits" dtype_id="7" dir="output" pinIndex="15" vartype="logic" origName="o_block_offset_bits"/>
      <var loc="g,24,49,24,68" name="o_status_array_data" dtype_id="6" dir="output" pinIndex="16" vartype="logic" origName="o_status_array_data"/>
      <var loc="g,26,49,26,56" name="o_valid" dtype_id="2" dir="output" pinIndex="17" vartype="logic" origName="o_valid"/>
      <var loc="g,27,49,27,56" name="o_ready" dtype_id="2" dir="output" pinIndex="18" vartype="logic" origName="o_ready"/>
      <var loc="g,30,16,30,30" name="TAG_BITS_WIDTH" dtype_id="5" vartype="logic" origName="TAG_BITS_WIDTH" localparam="true">
        <const loc="g,30,33,30,34" name="32&apos;sh8" dtype_id="5"/>
      </var>
      <var loc="g,31,16,31,33" name="BLOCK_OFFSET_BITS" dtype_id="5" vartype="logic" origName="BLOCK_OFFSET_BITS" localparam="true">
        <const loc="g,31,36,31,37" name="32&apos;sh4" dtype_id="5"/>
      </var>
      <var loc="g,32,16,32,31" name="TAG_ARRAY_WIDTH" dtype_id="5" vartype="logic" origName="TAG_ARRAY_WIDTH" localparam="true">
        <const loc="g,32,34,32,36" name="32&apos;sh20" dtype_id="5"/>
      </var>
      <var loc="g,33,16,33,34" name="STATUS_ARRAY_WIDTH" dtype_id="5" vartype="logic" origName="STATUS_ARRAY_WIDTH" localparam="true">
        <const loc="g,33,37,33,38" name="32&apos;sh8" dtype_id="5"/>
      </var>
      <var loc="g,34,16,34,30" name="SET_BITS_WIDTH" dtype_id="5" vartype="logic" origName="SET_BITS_WIDTH" localparam="true">
        <const loc="g,34,33,34,34" name="32&apos;sh4" dtype_id="5"/>
      </var>
      <var loc="g,36,16,36,26" name="NUM_BLOCKS" dtype_id="5" vartype="logic" origName="NUM_BLOCKS" localparam="true">
        <const loc="g,36,29,36,30" name="32&apos;sh4" dtype_id="5"/>
      </var>
      <var loc="g,38,16,38,27" name="USE_BIT_IDX" dtype_id="5" vartype="logic" origName="USE_BIT_IDX" localparam="true">
        <const loc="g,38,35,38,36" name="32&apos;sh0" dtype_id="5"/>
      </var>
      <var loc="g,39,16,39,29" name="VALID_BIT_IDX" dtype_id="5" vartype="logic" origName="VALID_BIT_IDX" localparam="true">
        <const loc="g,39,35,39,36" name="32&apos;sh1" dtype_id="5"/>
      </var>
      <var loc="g,42,42,42,51" name="r_ta_data" dtype_id="9" vartype="logic" origName="r_ta_data"/>
      <contassign loc="g,44,20,44,21" dtype_id="2">
        <not loc="g,44,22,44,23" dtype_id="2">
          <varref loc="g,44,23,44,29" name="i_halt" dtype_id="2"/>
        </not>
        <varref loc="g,44,12,44,19" name="o_ready" dtype_id="2"/>
      </contassign>
      <always loc="g,46,5,46,11">
        <sentree loc="g,46,12,46,13">
          <senitem loc="g,46,27,46,34" edgeType="NEG">
            <varref loc="g,46,35,46,41" name="arst_n" dtype_id="2"/>
          </senitem>
          <senitem loc="g,46,14,46,21" edgeType="POS">
            <varref loc="g,46,22,46,25" name="clk" dtype_id="2"/>
          </senitem>
        </sentree>
        <begin loc="g,46,43,46,48">
          <if loc="g,47,9,47,11">
            <varref loc="g,47,13,47,19" name="arst_n" dtype_id="2"/>
            <begin>
              <if loc="g,56,14,56,16">
                <not loc="g,56,17,56,18" dtype_id="2">
                  <varref loc="g,56,18,56,24" name="i_halt" dtype_id="2"/>
                </not>
                <begin>
                  <begin loc="g,56,26,56,31">
                    <assigndly loc="g,57,37,57,39" dtype_id="6">
                      <and loc="g,57,61,57,62" dtype_id="6">
                        <varref loc="g,57,40,57,50" name="i_tag_bits" dtype_id="6"/>
                        <replicate loc="g,57,78,57,79" dtype_id="6">
                          <and loc="g,57,87,57,88" dtype_id="2">
                            <varref loc="g,57,79,57,86" name="i_valid" dtype_id="2"/>
                            <not loc="g,57,89,57,90" dtype_id="2">
                              <varref loc="g,57,90,57,97" name="i_clear" dtype_id="2"/>
                            </not>
                          </and>
                          <const loc="g,57,64,57,78" name="32&apos;sh8" dtype_id="5"/>
                        </replicate>
                      </and>
                      <varref loc="g,57,13,57,23" name="o_tag_bits" dtype_id="6"/>
                    </assigndly>
                    <assigndly loc="g,58,37,58,39" dtype_id="9">
                      <and loc="g,58,61,58,62" dtype_id="9">
                        <varref loc="g,58,40,58,49" name="i_ta_data" dtype_id="9"/>
                        <replicate loc="g,58,79,58,80" dtype_id="9">
                          <and loc="g,58,88,58,89" dtype_id="2">
                            <varref loc="g,58,80,58,87" name="i_valid" dtype_id="2"/>
                            <not loc="g,58,90,58,91" dtype_id="2">
                              <varref loc="g,58,91,58,98" name="i_clear" dtype_id="2"/>
                            </not>
                          </and>
                          <const loc="g,58,64,58,79" name="32&apos;sh20" dtype_id="5"/>
                        </replicate>
                      </and>
                      <varref loc="g,58,13,58,22" name="r_ta_data" dtype_id="9"/>
                    </assigndly>
                    <assigndly loc="g,59,37,59,39" dtype_id="6">
                      <and loc="g,59,61,59,62" dtype_id="6">
                        <varref loc="g,59,40,59,59" name="i_status_array_data" dtype_id="6"/>
                        <replicate loc="g,59,82,59,83" dtype_id="6">
                          <and loc="g,59,91,59,92" dtype_id="2">
                            <varref loc="g,59,83,59,90" name="i_valid" dtype_id="2"/>
                            <not loc="g,59,93,59,94" dtype_id="2">
                              <varref loc="g,59,94,59,101" name="i_clear" dtype_id="2"/>
                            </not>
                          </and>
                          <const loc="g,59,64,59,82" name="32&apos;sh8" dtype_id="5"/>
                        </replicate>
                      </and>
                      <varref loc="g,59,13,59,32" name="o_status_array_data" dtype_id="6"/>
                    </assigndly>
                    <assigndly loc="g,60,37,60,39" dtype_id="2">
                      <and loc="g,60,48,60,49" dtype_id="2">
                        <varref loc="g,60,40,60,47" name="i_valid" dtype_id="2"/>
                        <not loc="g,60,50,60,51" dtype_id="2">
                          <varref loc="g,60,51,60,58" name="i_clear" dtype_id="2"/>
                        </not>
                      </and>
                      <varref loc="g,60,13,60,20" name="o_valid" dtype_id="2"/>
                    </assigndly>
                    <assigndly loc="g,62,37,62,39" dtype_id="7">
                      <and loc="g,62,61,62,62" dtype_id="7">
                        <varref loc="g,62,40,62,50" name="i_set_bits" dtype_id="7"/>
                        <replicate loc="g,62,78,62,79" dtype_id="7">
                          <and loc="g,62,87,62,88" dtype_id="2">
                            <varref loc="g,62,79,62,86" name="i_valid" dtype_id="2"/>
                            <not loc="g,62,89,62,90" dtype_id="2">
                              <varref loc="g,62,90,62,97" name="i_clear" dtype_id="2"/>
                            </not>
                          </and>
                          <const loc="g,62,64,62,78" name="32&apos;sh4" dtype_id="5"/>
                        </replicate>
                      </and>
                      <varref loc="g,62,13,62,23" name="o_set_bits" dtype_id="7"/>
                    </assigndly>
                    <assigndly loc="g,63,37,63,39" dtype_id="7">
                      <and loc="g,63,61,63,62" dtype_id="7">
                        <varref loc="g,63,40,63,59" name="i_block_offset_bits" dtype_id="7"/>
                        <replicate loc="g,63,81,63,82" dtype_id="7">
                          <and loc="g,63,90,63,91" dtype_id="2">
                            <varref loc="g,63,82,63,89" name="i_valid" dtype_id="2"/>
                            <not loc="g,63,92,63,93" dtype_id="2">
                              <varref loc="g,63,93,63,100" name="i_clear" dtype_id="2"/>
                            </not>
                          </and>
                          <const loc="g,63,64,63,81" name="32&apos;sh4" dtype_id="5"/>
                        </replicate>
                      </and>
                      <varref loc="g,63,13,63,32" name="o_block_offset_bits" dtype_id="7"/>
                    </assigndly>
                  </begin>
                </begin>
              </if>
            </begin>
            <begin>
              <begin loc="g,47,21,47,26">
                <assigndly loc="g,48,37,48,39" dtype_id="6">
                  <const loc="g,48,55,48,56" name="8&apos;h0" dtype_id="6"/>
                  <varref loc="g,48,13,48,23" name="o_tag_bits" dtype_id="6"/>
                </assigndly>
                <assigndly loc="g,49,37,49,39" dtype_id="9">
                  <const loc="g,49,56,49,57" name="32&apos;h0" dtype_id="9"/>
                  <varref loc="g,49,13,49,22" name="r_ta_data" dtype_id="9"/>
                </assigndly>
                <assigndly loc="g,50,37,50,39" dtype_id="6">
                  <const loc="g,50,59,50,60" name="8&apos;h0" dtype_id="6"/>
                  <varref loc="g,50,13,50,32" name="o_status_array_data" dtype_id="6"/>
                </assigndly>
                <assigndly loc="g,51,37,51,39" dtype_id="2">
                  <const loc="g,51,40,51,44" name="1&apos;h0" dtype_id="2"/>
                  <varref loc="g,51,13,51,20" name="o_valid" dtype_id="2"/>
                </assigndly>
                <assigndly loc="g,53,37,53,39" dtype_id="7">
                  <const loc="g,53,55,53,56" name="4&apos;h0" dtype_id="7"/>
                  <varref loc="g,53,13,53,23" name="o_set_bits" dtype_id="7"/>
                </assigndly>
                <assigndly loc="g,54,37,54,39" dtype_id="7">
                  <const loc="g,54,58,54,59" name="4&apos;h0" dtype_id="7"/>
                  <varref loc="g,54,13,54,32" name="o_block_offset_bits" dtype_id="7"/>
                </assigndly>
              </begin>
            </begin>
          </if>
        </begin>
      </always>
      <contassign loc="g,67,25,67,26" dtype_id="7">
        <and loc="g,72,7,72,8" dtype_id="7">
          <concat loc="g,70,82,70,83" dtype_id="7">
            <and loc="g,68,58,68,59" dtype_id="2">
              <eqcase loc="g,68,21,68,24" dtype_id="2">
                <varref loc="g,68,10,68,20" name="o_tag_bits" dtype_id="6"/>
                <sel loc="g,68,34,68,35" dtype_id="6">
                  <varref loc="g,68,25,68,34" name="r_ta_data" dtype_id="9"/>
                  <const loc="g,68,35,68,37" name="5&apos;h18" dtype_id="14"/>
                  <const loc="g,68,41,68,55" name="32&apos;sh8" dtype_id="5"/>
                </sel>
              </eqcase>
              <sel loc="g,68,79,68,80" dtype_id="2">
                <varref loc="g,68,60,68,79" name="o_status_array_data" dtype_id="6"/>
                <const loc="g,68,80,68,81" name="3&apos;h6" dtype_id="15"/>
                <const loc="g,68,79,68,80" name="32&apos;h1" dtype_id="9"/>
              </sel>
            </and>
            <concat loc="g,69,82,69,83" dtype_id="16">
              <and loc="g,69,58,69,59" dtype_id="2">
                <eqcase loc="g,69,21,69,24" dtype_id="2">
                  <varref loc="g,69,10,69,20" name="o_tag_bits" dtype_id="6"/>
                  <sel loc="g,69,34,69,35" dtype_id="6">
                    <varref loc="g,69,25,69,34" name="r_ta_data" dtype_id="9"/>
                    <const loc="g,69,35,69,37" name="5&apos;h10" dtype_id="14"/>
                    <const loc="g,69,41,69,55" name="32&apos;sh8" dtype_id="5"/>
                  </sel>
                </eqcase>
                <sel loc="g,69,79,69,80" dtype_id="2">
                  <varref loc="g,69,60,69,79" name="o_status_array_data" dtype_id="6"/>
                  <const loc="g,69,80,69,81" name="3&apos;h4" dtype_id="15"/>
                  <const loc="g,69,79,69,80" name="32&apos;h1" dtype_id="9"/>
                </sel>
              </and>
              <concat loc="g,68,82,68,83" dtype_id="10">
                <and loc="g,70,58,70,59" dtype_id="2">
                  <eqcase loc="g,70,21,70,24" dtype_id="2">
                    <varref loc="g,70,10,70,20" name="o_tag_bits" dtype_id="6"/>
                    <sel loc="g,70,34,70,35" dtype_id="6">
                      <varref loc="g,70,25,70,34" name="r_ta_data" dtype_id="9"/>
                      <const loc="g,70,35,70,36" name="5&apos;h8" dtype_id="14"/>
                      <const loc="g,70,41,70,55" name="32&apos;sh8" dtype_id="5"/>
                    </sel>
                  </eqcase>
                  <sel loc="g,70,79,70,80" dtype_id="2">
                    <varref loc="g,70,60,70,79" name="o_status_array_data" dtype_id="6"/>
                    <const loc="g,70,80,70,81" name="3&apos;h2" dtype_id="15"/>
                    <const loc="g,70,79,70,80" name="32&apos;h1" dtype_id="9"/>
                  </sel>
                </and>
                <and loc="g,71,58,71,59" dtype_id="2">
                  <eqcase loc="g,71,21,71,24" dtype_id="2">
                    <varref loc="g,71,10,71,20" name="o_tag_bits" dtype_id="6"/>
                    <sel loc="g,71,34,71,35" dtype_id="6">
                      <varref loc="g,71,25,71,34" name="r_ta_data" dtype_id="9"/>
                      <const loc="g,71,35,71,36" name="5&apos;h0" dtype_id="14"/>
                      <const loc="g,71,41,71,55" name="32&apos;sh8" dtype_id="5"/>
                    </sel>
                  </eqcase>
                  <sel loc="g,71,79,71,80" dtype_id="2">
                    <varref loc="g,71,60,71,79" name="o_status_array_data" dtype_id="6"/>
                    <const loc="g,71,80,71,81" name="3&apos;h0" dtype_id="15"/>
                    <const loc="g,71,79,71,80" name="32&apos;h1" dtype_id="9"/>
                  </sel>
                </and>
              </concat>
            </concat>
          </concat>
          <replicate loc="g,72,20,72,21" dtype_id="7">
            <varref loc="g,72,21,72,28" name="o_valid" dtype_id="2"/>
            <const loc="g,72,10,72,20" name="32&apos;sh4" dtype_id="5"/>
          </replicate>
        </and>
        <varref loc="g,67,12,67,24" name="o_hit_blocks" dtype_id="7"/>
      </contassign>
      <contassign loc="g,74,24,74,25" dtype_id="2">
        <redor loc="g,74,26,74,27" dtype_id="2">
          <varref loc="g,74,27,74,39" name="o_hit_blocks" dtype_id="7"/>
        </redor>
        <varref loc="g,74,12,74,23" name="o_cache_hit" dtype_id="2"/>
      </contassign>
    </module>
    <module loc="h,3,8,3,23" name="use_bit_updater" origName="use_bit_updater">
      <var loc="h,4,45,4,54" name="i_sa_data" dtype_id="6" dir="input" pinIndex="1" vartype="logic" origName="i_sa_data"/>
      <var loc="h,5,45,5,57" name="i_hit_blocks" dtype_id="7" dir="input" pinIndex="2" vartype="logic" origName="i_hit_blocks"/>
      <var loc="h,6,45,6,56" name="i_cache_hit" dtype_id="2" dir="input" pinIndex="3" vartype="logic" origName="i_cache_hit"/>
      <var loc="h,7,45,7,52" name="i_valid" dtype_id="2" dir="input" pinIndex="4" vartype="logic" origName="i_valid"/>
      <var loc="h,9,45,9,56" name="o_sa_w_data" dtype_id="6" dir="output" pinIndex="5" vartype="logic" origName="o_sa_w_data"/>
      <var loc="h,10,45,10,56" name="o_sa_w_mask" dtype_id="7" dir="output" pinIndex="6" vartype="logic" origName="o_sa_w_mask">
        <const loc="h,22,35,22,36" name="4&apos;hf" dtype_id="7"/>
      </var>
      <var loc="h,11,45,11,52" name="o_valid" dtype_id="2" dir="output" pinIndex="7" vartype="logic" origName="o_valid"/>
      <var loc="h,14,16,14,29" name="SA_WORD_WIDTH" dtype_id="5" vartype="logic" origName="SA_WORD_WIDTH" localparam="true">
        <const loc="h,14,32,14,33" name="32&apos;sh8" dtype_id="5"/>
      </var>
      <var loc="h,15,16,15,24" name="NUM_WAYS" dtype_id="5" vartype="logic" origName="NUM_WAYS" localparam="true">
        <const loc="h,15,27,15,28" name="32&apos;sh4" dtype_id="5"/>
      </var>
      <var loc="h,18,16,18,27" name="USE_BIT_IDX" dtype_id="5" vartype="logic" origName="USE_BIT_IDX" localparam="true">
        <const loc="h,18,35,18,36" name="32&apos;sh0" dtype_id="5"/>
      </var>
      <var loc="h,19,16,19,29" name="VALID_BIT_IDX" dtype_id="5" vartype="logic" origName="VALID_BIT_IDX" localparam="true">
        <const loc="h,19,35,19,36" name="32&apos;sh1" dtype_id="5"/>
      </var>
      <contassign loc="h,21,20,21,21" dtype_id="2">
        <and loc="h,21,30,21,31" dtype_id="2">
          <varref loc="h,21,22,21,29" name="i_valid" dtype_id="2"/>
          <varref loc="h,21,32,21,43" name="i_cache_hit" dtype_id="2"/>
        </and>
        <varref loc="h,21,12,21,19" name="o_valid" dtype_id="2"/>
      </contassign>
      <var loc="h,24,25,24,38" name="w_sa_use_bits" dtype_id="7" vartype="logic" origName="w_sa_use_bits"/>
      <contassign loc="h,24,39,24,40" dtype_id="7">
        <concat loc="h,27,24,27,25" dtype_id="7">
          <redand loc="h,25,9,25,10" dtype_id="2">
            <sel loc="h,25,19,25,20" dtype_id="10">
              <varref loc="h,25,10,25,19" name="i_sa_data" dtype_id="6"/>
              <const loc="h,25,22,25,23" name="3&apos;h6" dtype_id="15"/>
              <const loc="h,25,20,25,21" name="32&apos;h2" dtype_id="9"/>
            </sel>
          </redand>
          <concat loc="h,26,24,26,25" dtype_id="16">
            <redand loc="h,26,9,26,10" dtype_id="2">
              <sel loc="h,26,19,26,20" dtype_id="10">
                <varref loc="h,26,10,26,19" name="i_sa_data" dtype_id="6"/>
                <const loc="h,26,22,26,23" name="3&apos;h4" dtype_id="15"/>
                <const loc="h,26,20,26,21" name="32&apos;h2" dtype_id="9"/>
              </sel>
            </redand>
            <concat loc="h,25,24,25,25" dtype_id="10">
              <redand loc="h,27,9,27,10" dtype_id="2">
                <sel loc="h,27,19,27,20" dtype_id="10">
                  <varref loc="h,27,10,27,19" name="i_sa_data" dtype_id="6"/>
                  <const loc="h,27,22,27,23" name="3&apos;h2" dtype_id="15"/>
                  <const loc="h,27,20,27,21" name="32&apos;h2" dtype_id="9"/>
                </sel>
              </redand>
              <redand loc="h,28,9,28,10" dtype_id="2">
                <sel loc="h,28,19,28,20" dtype_id="10">
                  <varref loc="h,28,10,28,19" name="i_sa_data" dtype_id="6"/>
                  <const loc="h,28,22,28,23" name="3&apos;h0" dtype_id="15"/>
                  <const loc="h,28,20,28,21" name="32&apos;h2" dtype_id="9"/>
                </sel>
              </redand>
            </concat>
          </concat>
        </concat>
        <varref loc="h,24,25,24,38" name="w_sa_use_bits" dtype_id="7"/>
      </contassign>
      <var loc="h,31,31,31,41" name="w_num_ones" dtype_id="16" vartype="logic" origName="w_num_ones"/>
      <contassign loc="h,31,42,31,43" dtype_id="16">
        <add loc="h,33,62,33,63" dtype_id="16">
          <add loc="h,32,62,32,63" dtype_id="16">
            <add loc="h,31,62,31,63" dtype_id="16">
              <extend loc="h,31,58,31,59" dtype_id="16" width="3" widthminv="1">
                <sel loc="h,31,58,31,59" dtype_id="2">
                  <varref loc="h,31,45,31,58" name="w_sa_use_bits" dtype_id="7"/>
                  <const loc="h,31,59,31,60" name="2&apos;h0" dtype_id="17"/>
                  <const loc="h,31,58,31,59" name="32&apos;h1" dtype_id="9"/>
                </sel>
              </extend>
              <extend loc="h,32,58,32,59" dtype_id="16" width="3" widthminv="1">
                <sel loc="h,32,58,32,59" dtype_id="2">
                  <varref loc="h,32,45,32,58" name="w_sa_use_bits" dtype_id="7"/>
                  <const loc="h,32,59,32,60" name="2&apos;h1" dtype_id="17"/>
                  <const loc="h,32,58,32,59" name="32&apos;h1" dtype_id="9"/>
                </sel>
              </extend>
            </add>
            <extend loc="h,33,58,33,59" dtype_id="16" width="3" widthminv="1">
              <sel loc="h,33,58,33,59" dtype_id="2">
                <varref loc="h,33,45,33,58" name="w_sa_use_bits" dtype_id="7"/>
                <const loc="h,33,59,33,60" name="2&apos;h2" dtype_id="17"/>
                <const loc="h,33,58,33,59" name="32&apos;h1" dtype_id="9"/>
              </sel>
            </extend>
          </add>
          <extend loc="h,34,58,34,59" dtype_id="16" width="3" widthminv="1">
            <sel loc="h,34,58,34,59" dtype_id="2">
              <varref loc="h,34,45,34,58" name="w_sa_use_bits" dtype_id="7"/>
              <const loc="h,34,59,34,60" name="2&apos;h3" dtype_id="17"/>
              <const loc="h,34,58,34,59" name="32&apos;h1" dtype_id="9"/>
            </sel>
          </extend>
        </add>
        <varref loc="h,31,31,31,41" name="w_num_ones" dtype_id="16"/>
      </contassign>
      <var loc="h,36,25,36,39" name="w_new_use_bits" dtype_id="7" vartype="logic" origName="w_new_use_bits"/>
      <contassign loc="h,37,26,37,27" dtype_id="7">
        <cond loc="h,37,52,37,53" dtype_id="7">
          <gt loc="h,37,40,37,41" dtype_id="2">
            <const loc="h,37,42,37,50" name="3&apos;h4" dtype_id="16"/>
            <varref loc="h,37,29,37,39" name="w_num_ones" dtype_id="16"/>
          </gt>
          <or loc="h,37,69,37,70" dtype_id="7">
            <varref loc="h,37,55,37,68" name="w_sa_use_bits" dtype_id="7"/>
            <varref loc="h,37,71,37,83" name="i_hit_blocks" dtype_id="7"/>
          </or>
          <varref loc="h,38,57,38,69" name="i_hit_blocks" dtype_id="7"/>
        </cond>
        <varref loc="h,37,12,37,26" name="w_new_use_bits" dtype_id="7"/>
      </contassign>
      <contassign loc="h,40,24,40,25" dtype_id="6">
        <concat loc="h,44,26,44,27" dtype_id="6">
          <sel loc="h,41,23,41,24" dtype_id="2">
            <varref loc="h,41,9,41,23" name="w_new_use_bits" dtype_id="7"/>
            <const loc="h,41,24,41,25" name="2&apos;h3" dtype_id="17"/>
            <const loc="h,41,23,41,24" name="32&apos;h1" dtype_id="9"/>
          </sel>
          <concat loc="h,43,41,43,42" dtype_id="18">
            <sel loc="h,41,38,41,39" dtype_id="2">
              <varref loc="h,41,29,41,38" name="i_sa_data" dtype_id="6"/>
              <const loc="h,41,39,41,40" name="3&apos;h6" dtype_id="15"/>
              <const loc="h,41,38,41,39" name="32&apos;h1" dtype_id="9"/>
            </sel>
            <concat loc="h,43,26,43,27" dtype_id="19">
              <sel loc="h,42,23,42,24" dtype_id="2">
                <varref loc="h,42,9,42,23" name="w_new_use_bits" dtype_id="7"/>
                <const loc="h,42,24,42,25" name="2&apos;h2" dtype_id="17"/>
                <const loc="h,42,23,42,24" name="32&apos;h1" dtype_id="9"/>
              </sel>
              <concat loc="h,42,41,42,42" dtype_id="20">
                <sel loc="h,42,38,42,39" dtype_id="2">
                  <varref loc="h,42,29,42,38" name="i_sa_data" dtype_id="6"/>
                  <const loc="h,42,39,42,40" name="3&apos;h4" dtype_id="15"/>
                  <const loc="h,42,38,42,39" name="32&apos;h1" dtype_id="9"/>
                </sel>
                <concat loc="h,42,26,42,27" dtype_id="7">
                  <sel loc="h,43,23,43,24" dtype_id="2">
                    <varref loc="h,43,9,43,23" name="w_new_use_bits" dtype_id="7"/>
                    <const loc="h,43,24,43,25" name="2&apos;h1" dtype_id="17"/>
                    <const loc="h,43,23,43,24" name="32&apos;h1" dtype_id="9"/>
                  </sel>
                  <concat loc="h,41,41,41,42" dtype_id="16">
                    <sel loc="h,43,38,43,39" dtype_id="2">
                      <varref loc="h,43,29,43,38" name="i_sa_data" dtype_id="6"/>
                      <const loc="h,43,39,43,40" name="3&apos;h2" dtype_id="15"/>
                      <const loc="h,43,38,43,39" name="32&apos;h1" dtype_id="9"/>
                    </sel>
                    <concat loc="h,41,26,41,27" dtype_id="10">
                      <sel loc="h,44,23,44,24" dtype_id="2">
                        <varref loc="h,44,9,44,23" name="w_new_use_bits" dtype_id="7"/>
                        <const loc="h,44,24,44,25" name="2&apos;h0" dtype_id="17"/>
                        <const loc="h,44,23,44,24" name="32&apos;h1" dtype_id="9"/>
                      </sel>
                      <sel loc="h,44,38,44,39" dtype_id="2">
                        <varref loc="h,44,29,44,38" name="i_sa_data" dtype_id="6"/>
                        <const loc="h,44,39,44,40" name="3&apos;h0" dtype_id="15"/>
                        <const loc="h,44,38,44,39" name="32&apos;h1" dtype_id="9"/>
                      </sel>
                    </concat>
                  </concat>
                </concat>
              </concat>
            </concat>
          </concat>
        </concat>
        <varref loc="h,40,12,40,23" name="o_sa_w_data" dtype_id="6"/>
      </contassign>
      <initial loc="h,22,24,22,25">
        <assign loc="h,22,24,22,25" dtype_id="7">
          <const loc="h,22,35,22,36" name="4&apos;hf" dtype_id="7"/>
          <varref loc="h,22,12,22,23" name="o_sa_w_mask" dtype_id="7"/>
        </assign>
      </initial>
    </module>
    <module loc="i,4,8,4,26" name="cache_miss_handler" origName="cache_miss_handler">
      <var loc="i,5,49,5,60" name="i_cache_hit" dtype_id="2" dir="input" pinIndex="1" vartype="logic" origName="i_cache_hit"/>
      <var loc="i,6,49,6,59" name="i_tag_bits" dtype_id="6" dir="input" pinIndex="2" vartype="logic" origName="i_tag_bits"/>
      <var loc="i,7,49,7,59" name="i_set_bits" dtype_id="7" dir="input" pinIndex="3" vartype="logic" origName="i_set_bits"/>
      <var loc="i,8,49,8,68" name="i_block_offset_bits" dtype_id="7" dir="input" pinIndex="4" vartype="logic" origName="i_block_offset_bits"/>
      <var loc="i,10,49,10,68" name="i_status_array_data" dtype_id="6" dir="input" pinIndex="5" vartype="logic" origName="i_status_array_data"/>
      <var loc="i,11,49,11,56" name="i_valid" dtype_id="2" dir="input" pinIndex="6" vartype="logic" origName="i_valid"/>
      <var loc="i,13,49,13,62" name="i_mem_if_data" dtype_id="3" dir="input" pinIndex="7" vartype="logic" origName="i_mem_if_data"/>
      <var loc="i,14,49,14,63" name="i_mem_if_valid" dtype_id="2" dir="input" pinIndex="8" vartype="logic" origName="i_mem_if_valid"/>
      <var loc="i,16,49,16,52" name="clk" dtype_id="2" dir="input" pinIndex="9" vartype="logic" origName="clk"/>
      <var loc="i,17,49,17,55" name="arst_n" dtype_id="2" dir="input" pinIndex="10" vartype="logic" origName="arst_n"/>
      <var loc="i,18,49,18,55" name="i_halt" dtype_id="2" dir="input" pinIndex="11" vartype="logic" origName="i_halt"/>
      <var loc="i,20,49,20,65" name="i_sa_blocks_halt" dtype_id="2" dir="input" pinIndex="12" vartype="logic" origName="i_sa_blocks_halt"/>
      <var loc="i,21,49,21,65" name="i_ta_blocks_halt" dtype_id="2" dir="input" pinIndex="13" vartype="logic" origName="i_ta_blocks_halt"/>
      <var loc="i,22,49,22,65" name="i_da_blocks_halt" dtype_id="2" dir="input" pinIndex="14" vartype="logic" origName="i_da_blocks_halt"/>
      <var loc="i,25,49,25,62" name="o_da_set_bits" dtype_id="7" dir="output" pinIndex="15" vartype="logic" origName="o_da_set_bits"/>
      <var loc="i,26,49,26,63" name="o_da_way_index" dtype_id="10" dir="output" pinIndex="16" vartype="logic" origName="o_da_way_index"/>
      <var loc="i,27,49,27,71" name="o_da_block_offset_bits" dtype_id="10" dir="output" pinIndex="17" vartype="logic" origName="o_da_block_offset_bits"/>
      <var loc="i,28,49,28,64" name="o_da_write_data" dtype_id="11" dir="output" pinIndex="18" vartype="logic" origName="o_da_write_data"/>
      <var loc="i,29,49,29,69" name="o_da_blocks_if_valid" dtype_id="2" dir="output" pinIndex="19" vartype="logic" origName="o_da_blocks_if_valid"/>
      <var loc="i,31,49,31,64" name="o_ta_write_addr" dtype_id="7" dir="output" pinIndex="20" vartype="logic" origName="o_ta_write_addr"/>
      <var loc="i,32,49,32,64" name="o_ta_write_data" dtype_id="9" dir="output" pinIndex="21" vartype="logic" origName="o_ta_write_data"/>
      <var loc="i,33,49,33,65" name="o_ta_blocks_mask" dtype_id="7" dir="output" pinIndex="22" vartype="logic" origName="o_ta_blocks_mask"/>
      <var loc="i,34,49,34,69" name="o_ta_blocks_if_valid" dtype_id="2" dir="output" pinIndex="23" vartype="logic" origName="o_ta_blocks_if_valid"/>
      <var loc="i,36,49,36,64" name="o_sa_write_addr" dtype_id="7" dir="output" pinIndex="24" vartype="logic" origName="o_sa_write_addr"/>
      <var loc="i,37,49,37,64" name="o_sa_write_data" dtype_id="6" dir="output" pinIndex="25" vartype="logic" origName="o_sa_write_data"/>
      <var loc="i,38,49,38,65" name="o_sa_blocks_mask" dtype_id="7" dir="output" pinIndex="26" vartype="logic" origName="o_sa_blocks_mask"/>
      <var loc="i,39,49,39,69" name="o_sa_blocks_if_valid" dtype_id="2" dir="output" pinIndex="27" vartype="logic" origName="o_sa_blocks_if_valid"/>
      <var loc="i,41,49,41,62" name="o_mem_if_addr" dtype_id="1" dir="output" pinIndex="28" vartype="logic" origName="o_mem_if_addr"/>
      <var loc="i,42,49,42,67" name="o_mem_if_req_valid" dtype_id="2" dir="output" pinIndex="29" vartype="logic" origName="o_mem_if_req_valid"/>
      <var loc="i,43,49,43,63" name="o_mem_if_ready" dtype_id="2" dir="output" pinIndex="30" vartype="logic" origName="o_mem_if_ready"/>
      <var loc="i,45,49,45,61" name="o_miss_state" dtype_id="2" dir="output" pinIndex="31" vartype="logic" origName="o_miss_state"/>
      <var loc="i,48,49,48,62" name="o_missed_word" dtype_id="4" dir="output" pinIndex="32" vartype="logic" origName="o_missed_word"/>
      <var loc="i,49,49,49,68" name="o_missed_word_valid" dtype_id="2" dir="output" pinIndex="33" vartype="logic" origName="o_missed_word_valid"/>
      <var loc="i,50,49,50,56" name="o_ready" dtype_id="2" dir="output" pinIndex="34" vartype="logic" origName="o_ready"/>
      <var loc="i,52,16,52,30" name="SET_BITS_WIDTH" dtype_id="5" vartype="logic" origName="SET_BITS_WIDTH" localparam="true">
        <const loc="i,52,33,52,34" name="32&apos;sh4" dtype_id="5"/>
      </var>
      <var loc="i,53,16,53,35" name="B_OFFSET_BITS_WIDTH" dtype_id="5" vartype="logic" origName="B_OFFSET_BITS_WIDTH" localparam="true">
        <const loc="i,53,38,53,39" name="32&apos;sh4" dtype_id="5"/>
      </var>
      <var loc="i,54,16,54,30" name="TAG_BITS_WIDTH" dtype_id="5" vartype="logic" origName="TAG_BITS_WIDTH" localparam="true">
        <const loc="i,54,33,54,34" name="32&apos;sh8" dtype_id="5"/>
      </var>
      <var loc="i,56,16,56,29" name="SA_WORD_WIDTH" dtype_id="5" vartype="logic" origName="SA_WORD_WIDTH" localparam="true">
        <const loc="i,56,33,56,34" name="32&apos;h8" dtype_id="5"/>
      </var>
      <var loc="i,57,16,57,34" name="SA_SRAM_ADDR_WIDTH" dtype_id="5" vartype="logic" origName="SA_SRAM_ADDR_WIDTH" localparam="true">
        <const loc="i,57,37,57,38" name="32&apos;sh4" dtype_id="5"/>
      </var>
      <var loc="i,59,16,59,34" name="TA_SRAM_WORD_WIDTH" dtype_id="5" vartype="logic" origName="TA_SRAM_WORD_WIDTH" localparam="true">
        <const loc="i,59,38,59,39" name="32&apos;h20" dtype_id="5"/>
      </var>
      <var loc="i,60,16,60,34" name="TA_SRAM_ADDR_WIDTH" dtype_id="5" vartype="logic" origName="TA_SRAM_ADDR_WIDTH" localparam="true">
        <const loc="i,60,37,60,38" name="32&apos;sh4" dtype_id="5"/>
      </var>
      <var loc="i,62,16,62,34" name="DA_SRAM_WORD_WIDTH" dtype_id="5" vartype="logic" origName="DA_SRAM_WORD_WIDTH" localparam="true">
        <const loc="i,62,37,62,39" name="32&apos;sh14" dtype_id="5"/>
      </var>
      <var loc="i,63,16,63,30" name="DA_WRITE_WIDTH" dtype_id="5" vartype="logic" origName="DA_WRITE_WIDTH" localparam="true">
        <const loc="i,63,33,63,35" name="32&apos;sh50" dtype_id="5"/>
      </var>
      <var loc="i,64,16,64,34" name="DA_SRAM_ADDR_WIDTH" dtype_id="5" vartype="logic" origName="DA_SRAM_ADDR_WIDTH" localparam="true">
        <const loc="i,64,37,64,38" name="32&apos;sh8" dtype_id="5"/>
      </var>
      <var loc="i,66,16,66,27" name="MEM_IF_ADDR" dtype_id="5" vartype="logic" origName="MEM_IF_ADDR" localparam="true">
        <const loc="i,66,30,66,32" name="32&apos;sh10" dtype_id="5"/>
      </var>
      <var loc="i,67,16,67,27" name="MEM_IF_DATA" dtype_id="5" vartype="logic" origName="MEM_IF_DATA" localparam="true">
        <const loc="i,67,30,67,32" name="32&apos;sh28" dtype_id="5"/>
      </var>
      <var loc="i,68,16,68,24" name="NUM_WAYS" dtype_id="5" vartype="logic" origName="NUM_WAYS" localparam="true">
        <const loc="i,68,27,68,28" name="32&apos;sh4" dtype_id="5"/>
      </var>
      <var loc="i,70,16,70,36" name="MEM_BLOCK_DATA_WIDTH" dtype_id="5" vartype="logic" origName="MEM_BLOCK_DATA_WIDTH" localparam="true">
        <const loc="i,70,39,70,42" name="32&apos;sh140" dtype_id="5"/>
      </var>
      <var loc="i,71,16,71,33" name="NUM_WORDS_P_BLOCK" dtype_id="5" vartype="logic" origName="NUM_WORDS_P_BLOCK" localparam="true">
        <const loc="i,71,36,71,38" name="32&apos;sh10" dtype_id="5"/>
      </var>
      <var loc="i,75,37,75,48" name="r_cache_hit" dtype_id="2" vartype="logic" origName="r_cache_hit"/>
      <var loc="i,76,37,76,47" name="r_tag_bits" dtype_id="6" vartype="logic" origName="r_tag_bits"/>
      <var loc="i,77,37,77,47" name="r_set_bits" dtype_id="7" vartype="logic" origName="r_set_bits"/>
      <var loc="i,78,37,78,56" name="r_block_offset_bits" dtype_id="7" vartype="logic" origName="r_block_offset_bits"/>
      <var loc="i,80,37,80,56" name="r_status_array_data" dtype_id="6" vartype="logic" origName="r_status_array_data"/>
      <var loc="i,81,37,81,44" name="r_valid" dtype_id="2" vartype="logic" origName="r_valid"/>
      <var loc="i,83,37,83,50" name="r_mem_if_data" dtype_id="3" vartype="logic" origName="r_mem_if_data"/>
      <var loc="i,84,37,84,51" name="r_mem_if_valid" dtype_id="2" vartype="logic" origName="r_mem_if_valid"/>
      <always loc="i,86,5,86,11">
        <sentree loc="i,86,12,86,13">
          <senitem loc="i,86,27,86,34" edgeType="NEG">
            <varref loc="i,86,35,86,41" name="arst_n" dtype_id="2"/>
          </senitem>
          <senitem loc="i,86,14,86,21" edgeType="POS">
            <varref loc="i,86,22,86,25" name="clk" dtype_id="2"/>
          </senitem>
        </sentree>
        <begin loc="i,86,43,86,48">
          <if loc="i,87,9,87,11">
            <varref loc="i,87,13,87,19" name="arst_n" dtype_id="2"/>
            <begin>
              <if loc="i,99,14,99,16">
                <varref loc="i,99,17,99,24" name="o_ready" dtype_id="2"/>
                <begin>
                  <begin loc="i,99,26,99,31">
                    <assigndly loc="i,100,37,100,39" dtype_id="2">
                      <varref loc="i,100,40,100,51" name="i_cache_hit" dtype_id="2"/>
                      <varref loc="i,100,13,100,24" name="r_cache_hit" dtype_id="2"/>
                    </assigndly>
                    <assigndly loc="i,101,37,101,39" dtype_id="6">
                      <varref loc="i,101,40,101,50" name="i_tag_bits" dtype_id="6"/>
                      <varref loc="i,101,13,101,23" name="r_tag_bits" dtype_id="6"/>
                    </assigndly>
                    <assigndly loc="i,102,37,102,39" dtype_id="7">
                      <varref loc="i,102,40,102,50" name="i_set_bits" dtype_id="7"/>
                      <varref loc="i,102,13,102,23" name="r_set_bits" dtype_id="7"/>
                    </assigndly>
                    <assigndly loc="i,103,37,103,39" dtype_id="7">
                      <varref loc="i,103,40,103,59" name="i_block_offset_bits" dtype_id="7"/>
                      <varref loc="i,103,13,103,32" name="r_block_offset_bits" dtype_id="7"/>
                    </assigndly>
                    <assigndly loc="i,105,37,105,39" dtype_id="6">
                      <varref loc="i,105,40,105,59" name="i_status_array_data" dtype_id="6"/>
                      <varref loc="i,105,13,105,32" name="r_status_array_data" dtype_id="6"/>
                    </assigndly>
                    <assigndly loc="i,106,37,106,39" dtype_id="2">
                      <varref loc="i,106,40,106,47" name="i_valid" dtype_id="2"/>
                      <varref loc="i,106,13,106,20" name="r_valid" dtype_id="2"/>
                    </assigndly>
                    <assigndly loc="i,108,37,108,39" dtype_id="3">
                      <varref loc="i,108,40,108,53" name="i_mem_if_data" dtype_id="3"/>
                      <varref loc="i,108,13,108,26" name="r_mem_if_data" dtype_id="3"/>
                    </assigndly>
                    <assigndly loc="i,109,37,109,39" dtype_id="2">
                      <varref loc="i,109,40,109,54" name="i_mem_if_valid" dtype_id="2"/>
                      <varref loc="i,109,13,109,27" name="r_mem_if_valid" dtype_id="2"/>
                    </assigndly>
                  </begin>
                </begin>
              </if>
            </begin>
            <begin>
              <begin loc="i,87,21,87,26">
                <assigndly loc="i,88,37,88,39" dtype_id="2">
                  <const loc="i,88,40,88,44" name="1&apos;h0" dtype_id="2"/>
                  <varref loc="i,88,13,88,24" name="r_cache_hit" dtype_id="2"/>
                </assigndly>
                <assigndly loc="i,89,37,89,39" dtype_id="6">
                  <const loc="i,89,55,89,56" name="8&apos;h0" dtype_id="6"/>
                  <varref loc="i,89,13,89,23" name="r_tag_bits" dtype_id="6"/>
                </assigndly>
                <assigndly loc="i,90,37,90,39" dtype_id="7">
                  <const loc="i,90,55,90,56" name="4&apos;h0" dtype_id="7"/>
                  <varref loc="i,90,13,90,23" name="r_set_bits" dtype_id="7"/>
                </assigndly>
                <assigndly loc="i,91,37,91,39" dtype_id="7">
                  <const loc="i,91,60,91,61" name="4&apos;h0" dtype_id="7"/>
                  <varref loc="i,91,13,91,32" name="r_block_offset_bits" dtype_id="7"/>
                </assigndly>
                <assigndly loc="i,93,37,93,39" dtype_id="6">
                  <const loc="i,93,54,93,55" name="8&apos;h0" dtype_id="6"/>
                  <varref loc="i,93,13,93,32" name="r_status_array_data" dtype_id="6"/>
                </assigndly>
                <assigndly loc="i,94,37,94,39" dtype_id="2">
                  <const loc="i,94,40,94,44" name="1&apos;h0" dtype_id="2"/>
                  <varref loc="i,94,13,94,20" name="r_valid" dtype_id="2"/>
                </assigndly>
                <assigndly loc="i,96,37,96,39" dtype_id="3">
                  <const loc="i,96,52,96,53" name="40&apos;h0" dtype_id="3"/>
                  <varref loc="i,96,13,96,26" name="r_mem_if_data" dtype_id="3"/>
                </assigndly>
                <assigndly loc="i,97,37,97,39" dtype_id="2">
                  <const loc="i,97,40,97,44" name="1&apos;h0" dtype_id="2"/>
                  <varref loc="i,97,13,97,27" name="r_mem_if_valid" dtype_id="2"/>
                </assigndly>
              </begin>
            </begin>
          </if>
        </begin>
      </always>
      <var loc="i,113,25,113,51" name="lru_block_replacement_mask" dtype_id="7" vartype="logic" origName="lru_block_replacement_mask"/>
      <var loc="i,114,10,114,23" name="lru_brm_valid" dtype_id="2" vartype="logic" origName="lru_brm_valid"/>
      <instance loc="i,116,14,116,24" name="lru_unit_m" defName="lru_unit" origName="lru_unit_m">
        <port loc="i,117,10,117,19" name="i_sa_data" direction="in" portIndex="1">
          <varref loc="i,117,20,117,39" name="r_status_array_data" dtype_id="6"/>
        </port>
        <port loc="i,118,10,118,25" name="i_sa_data_valid" direction="in" portIndex="2">
          <varref loc="i,118,26,118,33" name="r_valid" dtype_id="2"/>
        </port>
        <port loc="i,120,10,120,34" name="o_block_replacement_mask" direction="out" portIndex="3">
          <varref loc="i,120,35,120,61" name="lru_block_replacement_mask" dtype_id="7"/>
        </port>
        <port loc="i,121,10,121,21" name="o_brm_valid" direction="out" portIndex="4">
          <varref loc="i,121,22,121,35" name="lru_brm_valid" dtype_id="2"/>
        </port>
      </instance>
      <var loc="i,126,10,126,33" name="mc_cu_mem_data_received" dtype_id="2" vartype="logic" origName="mc_cu_mem_data_received"/>
      <var loc="i,127,10,127,28" name="mc_cu_mem_if_valid" dtype_id="2" vartype="logic" origName="mc_cu_mem_if_valid"/>
      <var loc="i,130,10,130,38" name="au_cu_arrays_update_complete" dtype_id="2" vartype="logic" origName="au_cu_arrays_update_complete"/>
      <var loc="i,131,10,131,25" name="au_cu_auc_valid" dtype_id="2" vartype="logic" origName="au_cu_auc_valid"/>
      <var loc="i,133,10,133,32" name="cu_mc_initiate_mem_req" dtype_id="2" vartype="logic" origName="cu_mc_initiate_mem_req"/>
      <var loc="i,134,10,134,21" name="cu_mc_valid" dtype_id="2" vartype="logic" origName="cu_mc_valid"/>
      <var loc="i,135,10,135,23" name="cu_miss_state" dtype_id="2" vartype="logic" origName="cu_miss_state"/>
      <var loc="i,136,10,136,34" name="cu_initiate_array_update" dtype_id="2" vartype="logic" origName="cu_initiate_array_update"/>
      <var loc="i,137,10,137,29" name="cu_send_missed_word" dtype_id="2" vartype="logic" origName="cu_send_missed_word"/>
      <var loc="i,138,10,138,18" name="cu_valid" dtype_id="2" vartype="logic" origName="cu_valid"/>
      <var loc="i,139,10,139,18" name="cu_ready" dtype_id="2" vartype="logic" origName="cu_ready"/>
      <contassign loc="i,143,25,143,26" dtype_id="2">
        <varref loc="i,143,27,143,40" name="cu_miss_state" dtype_id="2"/>
        <varref loc="i,143,12,143,24" name="o_miss_state" dtype_id="2"/>
      </contassign>
      <contassign loc="i,144,20,144,21" dtype_id="2">
        <not loc="i,144,22,144,23" dtype_id="2">
          <or loc="i,144,31,144,32" dtype_id="2">
            <varref loc="i,144,24,144,30" name="i_halt" dtype_id="2"/>
            <varref loc="i,144,33,144,45" name="o_miss_state" dtype_id="2"/>
          </or>
        </not>
        <varref loc="i,144,12,144,19" name="o_ready" dtype_id="2"/>
      </contassign>
      <instance loc="i,146,18,146,27" name="ctrl_unit" defName="control_unit" origName="ctrl_unit">
        <port loc="i,147,10,147,21" name="i_cache_hit" direction="in" portIndex="1">
          <varref loc="i,147,22,147,33" name="r_cache_hit" dtype_id="2"/>
        </port>
        <port loc="i,148,10,148,17" name="i_valid" direction="in" portIndex="2">
          <varref loc="i,148,18,148,25" name="r_valid" dtype_id="2"/>
        </port>
        <port loc="i,150,10,150,29" name="i_mem_data_received" direction="in" portIndex="3">
          <varref loc="i,150,30,150,53" name="mc_cu_mem_data_received" dtype_id="2"/>
        </port>
        <port loc="i,151,10,151,24" name="i_mem_if_valid" direction="in" portIndex="4">
          <varref loc="i,151,25,151,43" name="mc_cu_mem_if_valid" dtype_id="2"/>
        </port>
        <port loc="i,153,10,153,34" name="i_arrays_update_complete" direction="in" portIndex="5">
          <varref loc="i,153,35,153,63" name="au_cu_arrays_update_complete" dtype_id="2"/>
        </port>
        <port loc="i,154,10,154,21" name="i_auc_valid" direction="in" portIndex="6">
          <varref loc="i,154,22,154,37" name="au_cu_auc_valid" dtype_id="2"/>
        </port>
        <port loc="i,156,10,156,13" name="clk" direction="in" portIndex="7">
          <varref loc="i,156,14,156,17" name="clk" dtype_id="2"/>
        </port>
        <port loc="i,157,10,157,16" name="arst_n" direction="in" portIndex="8">
          <varref loc="i,157,17,157,23" name="arst_n" dtype_id="2"/>
        </port>
        <port loc="i,158,10,158,16" name="i_halt" direction="in" portIndex="9">
          <varref loc="i,158,17,158,23" name="i_halt" dtype_id="2"/>
        </port>
        <port loc="i,160,10,160,22" name="o_miss_state" direction="out" portIndex="10">
          <varref loc="i,160,23,160,36" name="cu_miss_state" dtype_id="2"/>
        </port>
        <port loc="i,162,10,162,28" name="o_initiate_mem_req" direction="out" portIndex="11">
          <varref loc="i,162,29,162,51" name="cu_mc_initiate_mem_req" dtype_id="2"/>
        </port>
        <port loc="i,163,10,163,24" name="o_mem_if_valid" direction="out" portIndex="12">
          <varref loc="i,163,25,163,36" name="cu_mc_valid" dtype_id="2"/>
        </port>
        <port loc="i,165,10,165,33" name="o_initiate_array_update" direction="out" portIndex="13">
          <varref loc="i,165,34,165,58" name="cu_initiate_array_update" dtype_id="2"/>
        </port>
        <port loc="i,166,10,166,28" name="o_send_missed_word" direction="out" portIndex="14">
          <varref loc="i,166,29,166,48" name="cu_send_missed_word" dtype_id="2"/>
        </port>
        <port loc="i,167,10,167,17" name="o_valid" direction="out" portIndex="15">
          <varref loc="i,167,18,167,26" name="cu_valid" dtype_id="2"/>
        </port>
        <port loc="i,169,10,169,24" name="o_mem_if_ready" direction="out" portIndex="16"/>
        <port loc="i,170,10,170,32" name="o_arrays_updater_ready" direction="out" portIndex="17"/>
        <port loc="i,171,10,171,17" name="o_ready" direction="out" portIndex="18">
          <varref loc="i,171,18,171,26" name="cu_ready" dtype_id="2"/>
        </port>
      </instance>
      <var loc="i,174,37,174,54" name="mc_mem_block_data" dtype_id="21" vartype="logic" origName="mc_mem_block_data"/>
      <var loc="i,175,10,175,33" name="mc_mem_block_data_valid" dtype_id="2" vartype="logic" origName="mc_mem_block_data_valid"/>
      <var loc="i,176,40,176,61" name="mc_mem_num_words_rcvd" dtype_id="20" vartype="logic" origName="mc_mem_num_words_rcvd"/>
      <instance loc="i,178,23,178,31" name="mem_ctrl" defName="memory_controller" origName="mem_ctrl">
        <port loc="i,179,10,179,22" name="i_block_addr" direction="in" portIndex="1">
          <concat loc="i,179,46,179,47" dtype_id="1">
            <varref loc="i,179,24,179,34" name="r_tag_bits" dtype_id="6"/>
            <concat loc="i,179,34,179,35" dtype_id="6">
              <varref loc="i,179,36,179,46" name="r_set_bits" dtype_id="7"/>
              <varref loc="i,179,48,179,67" name="r_block_offset_bits" dtype_id="7"/>
            </concat>
          </concat>
        </port>
        <port loc="i,180,10,180,28" name="i_block_addr_valid" direction="in" portIndex="2">
          <varref loc="i,180,29,180,36" name="r_valid" dtype_id="2"/>
        </port>
        <port loc="i,182,10,182,24" name="i_initiate_req" direction="in" portIndex="3">
          <varref loc="i,182,25,182,47" name="cu_mc_initiate_mem_req" dtype_id="2"/>
        </port>
        <port loc="i,183,10,183,20" name="i_ir_valid" direction="in" portIndex="4">
          <varref loc="i,183,21,183,32" name="cu_mc_valid" dtype_id="2"/>
        </port>
        <port loc="i,186,10,186,20" name="i_mem_data" direction="in" portIndex="5">
          <varref loc="i,186,21,186,34" name="i_mem_if_data" dtype_id="3"/>
        </port>
        <port loc="i,187,10,187,26" name="i_mem_data_valid" direction="in" portIndex="6">
          <varref loc="i,187,27,187,41" name="i_mem_if_valid" dtype_id="2"/>
        </port>
        <port loc="i,189,10,189,13" name="clk" direction="in" portIndex="7">
          <varref loc="i,189,14,189,17" name="clk" dtype_id="2"/>
        </port>
        <port loc="i,190,10,190,16" name="arst_n" direction="in" portIndex="8">
          <varref loc="i,190,17,190,23" name="arst_n" dtype_id="2"/>
        </port>
        <port loc="i,191,10,191,16" name="i_halt" direction="in" portIndex="9">
          <varref loc="i,191,17,191,23" name="i_halt" dtype_id="2"/>
        </port>
        <port loc="i,194,10,194,24" name="o_mem_req_addr" direction="out" portIndex="10">
          <varref loc="i,194,25,194,38" name="o_mem_if_addr" dtype_id="1"/>
        </port>
        <port loc="i,195,10,195,25" name="o_mem_req_valid" direction="out" portIndex="11">
          <varref loc="i,195,26,195,44" name="o_mem_if_req_valid" dtype_id="2"/>
        </port>
        <port loc="i,196,10,196,21" name="o_mem_ready" direction="out" portIndex="12">
          <varref loc="i,196,22,196,36" name="o_mem_if_ready" dtype_id="2"/>
        </port>
        <port loc="i,198,10,198,29" name="o_mem_data_received" direction="out" portIndex="13">
          <varref loc="i,198,30,198,53" name="mc_cu_mem_data_received" dtype_id="2"/>
        </port>
        <port loc="i,199,10,199,31" name="o_mem_data_rcvd_valid" direction="out" portIndex="14">
          <varref loc="i,199,32,199,50" name="mc_cu_mem_if_valid" dtype_id="2"/>
        </port>
        <port loc="i,200,10,200,20" name="o_ir_ready" direction="out" portIndex="15"/>
        <port loc="i,202,10,202,26" name="o_mem_block_data" direction="out" portIndex="16">
          <varref loc="i,202,27,202,44" name="mc_mem_block_data" dtype_id="21"/>
        </port>
        <port loc="i,203,10,203,30" name="o_mem_num_words_rcvd" direction="out" portIndex="17">
          <varref loc="i,203,31,203,52" name="mc_mem_num_words_rcvd" dtype_id="20"/>
        </port>
        <port loc="i,204,10,204,32" name="o_mem_block_data_valid" direction="out" portIndex="18">
          <varref loc="i,204,33,204,56" name="mc_mem_block_data_valid" dtype_id="2"/>
        </port>
      </instance>
      <instance loc="i,208,20,208,36" name="arrays_updater_m" defName="arrays_updater" origName="arrays_updater_m">
        <port loc="i,209,10,209,34" name="i_initiate_arrays_update" direction="in" portIndex="1">
          <varref loc="i,209,35,209,59" name="cu_initiate_array_update" dtype_id="2"/>
        </port>
        <port loc="i,210,10,210,21" name="i_iau_valid" direction="in" portIndex="2">
          <varref loc="i,210,22,210,30" name="cu_valid" dtype_id="2"/>
        </port>
        <port loc="i,212,10,212,20" name="i_set_addr" direction="in" portIndex="3">
          <varref loc="i,212,21,212,31" name="r_set_bits" dtype_id="7"/>
        </port>
        <port loc="i,213,10,213,26" name="i_set_addr_valid" direction="in" portIndex="4">
          <varref loc="i,213,27,213,34" name="r_valid" dtype_id="2"/>
        </port>
        <port loc="i,215,10,215,20" name="i_tag_bits" direction="in" portIndex="5">
          <varref loc="i,215,21,215,31" name="r_tag_bits" dtype_id="6"/>
        </port>
        <port loc="i,216,10,216,26" name="i_tag_bits_valid" direction="in" portIndex="6">
          <varref loc="i,216,27,216,34" name="r_valid" dtype_id="2"/>
        </port>
        <port loc="i,218,10,218,34" name="i_block_replacement_mask" direction="in" portIndex="7">
          <varref loc="i,218,35,218,61" name="lru_block_replacement_mask" dtype_id="7"/>
        </port>
        <port loc="i,219,10,219,21" name="i_brm_valid" direction="in" portIndex="8">
          <varref loc="i,219,22,219,35" name="lru_brm_valid" dtype_id="2"/>
        </port>
        <port loc="i,221,10,221,20" name="i_mem_data" direction="in" portIndex="9">
          <varref loc="i,221,21,221,38" name="mc_mem_block_data" dtype_id="21"/>
        </port>
        <port loc="i,222,10,222,30" name="i_mem_num_words_rcvd" direction="in" portIndex="10">
          <varref loc="i,222,31,222,52" name="mc_mem_num_words_rcvd" dtype_id="20"/>
        </port>
        <port loc="i,223,10,223,26" name="i_mem_data_valid" direction="in" portIndex="11">
          <varref loc="i,223,27,223,50" name="mc_mem_block_data_valid" dtype_id="2"/>
        </port>
        <port loc="i,225,10,225,22" name="i_miss_state" direction="in" portIndex="12">
          <varref loc="i,225,23,225,36" name="cu_miss_state" dtype_id="2"/>
        </port>
        <port loc="i,227,10,227,13" name="clk" direction="in" portIndex="13">
          <varref loc="i,227,14,227,17" name="clk" dtype_id="2"/>
        </port>
        <port loc="i,228,10,228,16" name="arst_n" direction="in" portIndex="14">
          <varref loc="i,228,17,228,23" name="arst_n" dtype_id="2"/>
        </port>
        <port loc="i,229,10,229,16" name="i_halt" direction="in" portIndex="15">
          <varref loc="i,229,17,229,23" name="i_halt" dtype_id="2"/>
        </port>
        <port loc="i,231,10,231,26" name="i_ta_blocks_halt" direction="in" portIndex="16">
          <varref loc="i,231,27,231,43" name="i_ta_blocks_halt" dtype_id="2"/>
        </port>
        <port loc="i,232,10,232,26" name="i_sa_blocks_halt" direction="in" portIndex="17">
          <varref loc="i,232,27,232,43" name="i_sa_blocks_halt" dtype_id="2"/>
        </port>
        <port loc="i,233,10,233,26" name="i_da_blocks_halt" direction="in" portIndex="18">
          <varref loc="i,233,27,233,43" name="i_da_blocks_halt" dtype_id="2"/>
        </port>
        <port loc="i,235,10,235,19" name="o_ta_addr" direction="out" portIndex="19">
          <varref loc="i,235,20,235,35" name="o_ta_write_addr" dtype_id="7"/>
        </port>
        <port loc="i,236,10,236,19" name="o_ta_data" direction="out" portIndex="20">
          <varref loc="i,236,20,236,35" name="o_ta_write_data" dtype_id="9"/>
        </port>
        <port loc="i,237,10,237,19" name="o_ta_mask" direction="out" portIndex="21">
          <varref loc="i,237,20,237,36" name="o_ta_blocks_mask" dtype_id="7"/>
        </port>
        <port loc="i,238,10,238,20" name="o_ta_valid" direction="out" portIndex="22">
          <varref loc="i,238,21,238,41" name="o_ta_blocks_if_valid" dtype_id="2"/>
        </port>
        <port loc="i,240,10,240,19" name="o_sa_addr" direction="out" portIndex="23">
          <varref loc="i,240,20,240,35" name="o_sa_write_addr" dtype_id="7"/>
        </port>
        <port loc="i,241,10,241,19" name="o_sa_data" direction="out" portIndex="24">
          <varref loc="i,241,20,241,35" name="o_sa_write_data" dtype_id="6"/>
        </port>
        <port loc="i,242,10,242,19" name="o_sa_mask" direction="out" portIndex="25">
          <varref loc="i,242,20,242,36" name="o_sa_blocks_mask" dtype_id="7"/>
        </port>
        <port loc="i,243,10,243,20" name="o_sa_valid" direction="out" portIndex="26">
          <varref loc="i,243,21,243,41" name="o_sa_blocks_if_valid" dtype_id="2"/>
        </port>
        <port loc="i,245,10,245,19" name="o_da_addr" direction="out" portIndex="27">
          <concat loc="i,245,50,245,51" dtype_id="6">
            <varref loc="i,245,21,245,34" name="o_da_set_bits" dtype_id="7"/>
            <concat loc="i,245,34,245,35" dtype_id="7">
              <varref loc="i,245,36,245,50" name="o_da_way_index" dtype_id="10"/>
              <varref loc="i,245,52,245,74" name="o_da_block_offset_bits" dtype_id="10"/>
            </concat>
          </concat>
        </port>
        <port loc="i,246,10,246,19" name="o_da_data" direction="out" portIndex="28">
          <varref loc="i,246,20,246,35" name="o_da_write_data" dtype_id="11"/>
        </port>
        <port loc="i,247,10,247,20" name="o_da_valid" direction="out" portIndex="29">
          <varref loc="i,247,21,247,41" name="o_da_blocks_if_valid" dtype_id="2"/>
        </port>
        <port loc="i,249,10,249,34" name="o_arrays_update_complete" direction="out" portIndex="30">
          <varref loc="i,249,35,249,63" name="au_cu_arrays_update_complete" dtype_id="2"/>
        </port>
        <port loc="i,250,10,250,21" name="o_auc_valid" direction="out" portIndex="31">
          <varref loc="i,250,22,250,37" name="au_cu_auc_valid" dtype_id="2"/>
        </port>
        <port loc="i,252,10,252,17" name="o_ready" direction="out" portIndex="32"/>
      </instance>
      <instance loc="i,255,24,255,44" name="missed_word_driver_m" defName="missed_word_driver" origName="missed_word_driver_m">
        <port loc="i,256,10,256,20" name="i_mem_data" direction="in" portIndex="1">
          <varref loc="i,256,21,256,38" name="mc_mem_block_data" dtype_id="21"/>
        </port>
        <port loc="i,257,10,257,29" name="i_block_offset_bits" direction="in" portIndex="2">
          <varref loc="i,257,30,257,49" name="r_block_offset_bits" dtype_id="7"/>
        </port>
        <port loc="i,258,10,258,17" name="i_valid" direction="in" portIndex="3">
          <and loc="i,258,59,258,60" dtype_id="2">
            <and loc="i,258,49,258,50" dtype_id="2">
              <and loc="i,258,38,258,39" dtype_id="2">
                <varref loc="i,258,18,258,37" name="cu_send_missed_word" dtype_id="2"/>
                <varref loc="i,258,40,258,48" name="cu_valid" dtype_id="2"/>
              </and>
              <varref loc="i,258,51,258,58" name="r_valid" dtype_id="2"/>
            </and>
            <varref loc="i,258,61,258,84" name="mc_mem_block_data_valid" dtype_id="2"/>
          </and>
        </port>
        <port loc="i,260,10,260,23" name="o_missed_word" direction="out" portIndex="4">
          <varref loc="i,260,24,260,37" name="o_missed_word" dtype_id="4"/>
        </port>
        <port loc="i,261,10,261,17" name="o_valid" direction="out" portIndex="5">
          <varref loc="i,261,18,261,37" name="o_missed_word_valid" dtype_id="2"/>
        </port>
      </instance>
    </module>
    <module loc="j,3,8,3,23" name="onehot_decoder4" origName="onehot_decoder4">
      <var loc="j,4,27,4,35" name="i_onehot" dtype_id="7" dir="input" pinIndex="1" vartype="logic" origName="i_onehot"/>
      <var loc="j,6,27,6,36" name="o_decoded" dtype_id="10" dir="output" pinIndex="2" vartype="logic" origName="o_decoded"/>
      <always loc="j,9,5,9,11">
        <begin loc="j,9,17,9,22">
          <case loc="j,10,9,10,14">
            <varref loc="j,10,15,10,23" name="i_onehot" dtype_id="7"/>
            <caseitem loc="j,11,17,11,18">
              <const loc="j,11,9,11,16" name="4&apos;b1zzz" dtype_id="7"/>
              <assign loc="j,11,30,11,31" dtype_id="10">
                <const loc="j,11,32,11,33" name="2&apos;h3" dtype_id="10"/>
                <varref loc="j,11,20,11,29" name="o_decoded" dtype_id="10"/>
              </assign>
            </caseitem>
            <caseitem loc="j,12,17,12,18">
              <const loc="j,12,9,12,16" name="4&apos;b1zz" dtype_id="7"/>
              <assign loc="j,12,30,12,31" dtype_id="10">
                <const loc="j,12,32,12,33" name="2&apos;h2" dtype_id="10"/>
                <varref loc="j,12,20,12,29" name="o_decoded" dtype_id="10"/>
              </assign>
            </caseitem>
            <caseitem loc="j,13,17,13,18">
              <const loc="j,13,9,13,16" name="4&apos;b1z" dtype_id="7"/>
              <assign loc="j,13,30,13,31" dtype_id="10">
                <const loc="j,13,32,13,33" name="2&apos;h1" dtype_id="10"/>
                <varref loc="j,13,20,13,29" name="o_decoded" dtype_id="10"/>
              </assign>
            </caseitem>
            <caseitem loc="j,14,17,14,18">
              <const loc="j,14,9,14,16" name="4&apos;h1" dtype_id="7"/>
              <assign loc="j,14,30,14,31" dtype_id="10">
                <const loc="j,14,32,14,33" name="2&apos;h0" dtype_id="10"/>
                <varref loc="j,14,20,14,29" name="o_decoded" dtype_id="10"/>
              </assign>
            </caseitem>
            <caseitem loc="j,16,9,16,16">
              <assign loc="j,16,29,16,30" dtype_id="10">
                <const loc="j,16,33,16,34" name="2&apos;h0" dtype_id="10"/>
                <varref loc="j,16,19,16,28" name="o_decoded" dtype_id="10"/>
              </assign>
            </caseitem>
          </case>
        </begin>
      </always>
    </module>
    <module loc="k,3,8,3,29" name="data_arrays_container" origName="data_arrays_container">
      <var loc="k,4,49,4,61" name="i_r_set_bits" dtype_id="7" dir="input" pinIndex="1" vartype="logic" origName="i_r_set_bits"/>
      <var loc="k,5,49,5,62" name="i_r_way_index" dtype_id="10" dir="input" pinIndex="2" vartype="logic" origName="i_r_way_index"/>
      <var loc="k,6,49,6,70" name="i_r_block_offset_bits" dtype_id="7" dir="input" pinIndex="3" vartype="logic" origName="i_r_block_offset_bits"/>
      <var loc="k,7,49,7,58" name="i_r_valid" dtype_id="2" dir="input" pinIndex="4" vartype="logic" origName="i_r_valid"/>
      <var loc="k,9,49,9,61" name="i_w_set_bits" dtype_id="7" dir="input" pinIndex="5" vartype="logic" origName="i_w_set_bits"/>
      <var loc="k,10,49,10,62" name="i_w_way_index" dtype_id="10" dir="input" pinIndex="6" vartype="logic" origName="i_w_way_index"/>
      <var loc="k,11,49,11,70" name="i_w_block_offset_bits" dtype_id="10" dir="input" pinIndex="7" vartype="logic" origName="i_w_block_offset_bits"/>
      <var loc="k,12,49,12,57" name="i_w_data" dtype_id="11" dir="input" pinIndex="8" vartype="logic" origName="i_w_data"/>
      <var loc="k,13,49,13,58" name="i_w_valid" dtype_id="2" dir="input" pinIndex="9" vartype="logic" origName="i_w_valid"/>
      <var loc="k,15,49,15,52" name="clk" dtype_id="2" dir="input" pinIndex="10" vartype="logic" origName="clk"/>
      <var loc="k,16,49,16,55" name="arst_n" dtype_id="2" dir="input" pinIndex="11" vartype="logic" origName="arst_n"/>
      <var loc="k,17,49,17,59" name="i_halt_all" dtype_id="2" dir="input" pinIndex="12" vartype="logic" origName="i_halt_all"/>
      <var loc="k,18,49,18,64" name="i_stop_read_clk" dtype_id="2" dir="input" pinIndex="13" vartype="logic" origName="i_stop_read_clk"/>
      <var loc="k,19,49,19,65" name="i_stop_write_clk" dtype_id="2" dir="input" pinIndex="14" vartype="logic" origName="i_stop_write_clk"/>
      <var loc="k,21,49,21,60" name="o_word_data" dtype_id="4" dir="output" pinIndex="15" vartype="logic" origName="o_word_data"/>
      <var loc="k,22,49,22,56" name="o_valid" dtype_id="2" dir="output" pinIndex="16" vartype="logic" origName="o_valid"/>
      <var loc="k,24,49,24,56" name="o_ready" dtype_id="2" dir="output" pinIndex="17" vartype="logic" origName="o_ready"/>
      <var loc="k,26,16,26,30" name="SET_BITS_WIDTH" dtype_id="5" vartype="logic" origName="SET_BITS_WIDTH" localparam="true">
        <const loc="k,26,34,26,35" name="32&apos;sh4" dtype_id="5"/>
      </var>
      <var loc="k,27,16,27,35" name="B_OFFSET_BITS_WIDTH" dtype_id="5" vartype="logic" origName="B_OFFSET_BITS_WIDTH" localparam="true">
        <const loc="k,27,38,27,39" name="32&apos;sh4" dtype_id="5"/>
      </var>
      <var loc="k,29,16,29,31" name="READ_WORD_WIDTH" dtype_id="5" vartype="logic" origName="READ_WORD_WIDTH" localparam="true">
        <const loc="k,29,35,29,37" name="32&apos;sh14" dtype_id="5"/>
      </var>
      <var loc="k,30,16,30,32" name="WRITE_WORD_WIDTH" dtype_id="5" vartype="logic" origName="WRITE_WORD_WIDTH" localparam="true">
        <const loc="k,30,37,30,38" name="32&apos;h50" dtype_id="5"/>
      </var>
      <var loc="k,31,16,31,24" name="NUM_WAYS" dtype_id="5" vartype="logic" origName="NUM_WAYS" localparam="true">
        <const loc="k,31,35,31,36" name="32&apos;sh4" dtype_id="5"/>
      </var>
      <contassign loc="k,33,20,33,21" dtype_id="2">
        <not loc="k,33,22,33,23" dtype_id="2">
          <varref loc="k,33,24,33,34" name="i_halt_all" dtype_id="2"/>
        </not>
        <varref loc="k,33,12,33,19" name="o_ready" dtype_id="2"/>
      </contassign>
      <var loc="k,35,10,35,19" name="write_clk" dtype_id="2" vartype="logic" origName="write_clk"/>
      <instance loc="k,36,17,36,24" name="cg_read" defName="clock_gater" origName="cg_read">
        <port loc="k,37,10,37,13" name="clk" direction="in" portIndex="1">
          <varref loc="k,37,14,37,17" name="clk" dtype_id="2"/>
        </port>
        <port loc="k,38,10,38,20" name="stop_clock" direction="in" portIndex="2">
          <or loc="k,38,32,38,33" dtype_id="2">
            <varref loc="k,38,21,38,31" name="i_halt_all" dtype_id="2"/>
            <varref loc="k,38,34,38,50" name="i_stop_write_clk" dtype_id="2"/>
          </or>
        </port>
        <port loc="k,39,10,39,21" name="gated_clock" direction="out" portIndex="3">
          <varref loc="k,39,22,39,31" name="write_clk" dtype_id="2"/>
        </port>
      </instance>
      <var loc="k,42,10,42,18" name="read_clk" dtype_id="2" vartype="logic" origName="read_clk"/>
      <instance loc="k,43,17,43,25" name="cg_write" defName="clock_gater" origName="cg_write">
        <port loc="k,44,10,44,13" name="clk" direction="in" portIndex="1">
          <varref loc="k,44,14,44,17" name="clk" dtype_id="2"/>
        </port>
        <port loc="k,45,10,45,20" name="stop_clock" direction="in" portIndex="2">
          <or loc="k,45,32,45,33" dtype_id="2">
            <varref loc="k,45,21,45,31" name="i_halt_all" dtype_id="2"/>
            <varref loc="k,45,34,45,49" name="i_stop_read_clk" dtype_id="2"/>
          </or>
        </port>
        <port loc="k,46,10,46,21" name="gated_clock" direction="out" portIndex="3">
          <varref loc="k,46,22,46,30" name="read_clk" dtype_id="2"/>
        </port>
      </instance>
      <var loc="k,49,34,49,44" name="sram0_data" dtype_id="4" vartype="logic" origName="sram0_data"/>
      <instance loc="k,50,40,50,45" name="sram0" defName="sky130_sram_1kbytes_1r1w_256x20_20" origName="sram0">
        <port loc="k,51,10,51,14" name="clk0" direction="in" portIndex="1">
          <varref loc="k,51,15,51,24" name="write_clk" dtype_id="2"/>
        </port>
        <port loc="k,52,10,52,14" name="csb0" direction="in" portIndex="2">
          <not loc="k,52,15,52,16" dtype_id="2">
            <varref loc="k,52,16,52,25" name="i_w_valid" dtype_id="2"/>
          </not>
        </port>
        <port loc="k,53,10,53,15" name="addr0" direction="in" portIndex="3">
          <concat loc="k,53,44,53,45" dtype_id="6">
            <varref loc="k,53,17,53,29" name="i_w_set_bits" dtype_id="7"/>
            <concat loc="k,53,29,53,30" dtype_id="7">
              <varref loc="k,53,31,53,44" name="i_w_way_index" dtype_id="10"/>
              <varref loc="k,53,46,53,67" name="i_w_block_offset_bits" dtype_id="10"/>
            </concat>
          </concat>
        </port>
        <port loc="k,54,10,54,14" name="din0" direction="in" portIndex="4">
          <sel loc="k,54,23,54,24" dtype_id="4">
            <varref loc="k,54,15,54,23" name="i_w_data" dtype_id="11"/>
            <const loc="k,54,27,54,28" name="7&apos;h0" dtype_id="22"/>
            <const loc="k,54,24,54,26" name="32&apos;h14" dtype_id="9"/>
          </sel>
        </port>
        <port loc="k,56,10,56,14" name="clk1" direction="in" portIndex="5">
          <varref loc="k,56,15,56,23" name="read_clk" dtype_id="2"/>
        </port>
        <port loc="k,57,10,57,14" name="csb1" direction="in" portIndex="6">
          <not loc="k,57,15,57,16" dtype_id="2">
            <and loc="k,57,27,57,28" dtype_id="2">
              <varref loc="k,57,17,57,26" name="i_r_valid" dtype_id="2"/>
              <eqcase loc="k,57,57,57,60" dtype_id="2">
                <const loc="k,57,61,57,66" name="2&apos;h0" dtype_id="10"/>
                <sel loc="k,57,51,57,52" dtype_id="10">
                  <varref loc="k,57,30,57,51" name="i_r_block_offset_bits" dtype_id="7"/>
                  <const loc="k,57,54,57,55" name="2&apos;h0" dtype_id="17"/>
                  <const loc="k,57,52,57,53" name="32&apos;h2" dtype_id="9"/>
                </sel>
              </eqcase>
            </and>
          </not>
        </port>
        <port loc="k,58,10,58,15" name="addr1" direction="in" portIndex="7">
          <concat loc="k,58,44,58,45" dtype_id="6">
            <varref loc="k,58,17,58,29" name="i_r_set_bits" dtype_id="7"/>
            <concat loc="k,58,29,58,30" dtype_id="7">
              <varref loc="k,58,31,58,44" name="i_r_way_index" dtype_id="10"/>
              <sel loc="k,58,67,58,68" dtype_id="10">
                <varref loc="k,58,46,58,67" name="i_r_block_offset_bits" dtype_id="7"/>
                <const loc="k,58,70,58,71" name="2&apos;h2" dtype_id="17"/>
                <const loc="k,58,68,58,69" name="32&apos;h2" dtype_id="9"/>
              </sel>
            </concat>
          </concat>
        </port>
        <port loc="k,59,10,59,15" name="dout1" direction="out" portIndex="8">
          <varref loc="k,59,16,59,26" name="sram0_data" dtype_id="4"/>
        </port>
      </instance>
      <var loc="k,62,34,62,44" name="sram1_data" dtype_id="4" vartype="logic" origName="sram1_data"/>
      <instance loc="k,63,40,63,45" name="sram1" defName="sky130_sram_1kbytes_1r1w_256x20_20" origName="sram1">
        <port loc="k,64,10,64,14" name="clk0" direction="in" portIndex="1">
          <varref loc="k,64,15,64,24" name="write_clk" dtype_id="2"/>
        </port>
        <port loc="k,65,10,65,14" name="csb0" direction="in" portIndex="2">
          <not loc="k,65,15,65,16" dtype_id="2">
            <varref loc="k,65,16,65,25" name="i_w_valid" dtype_id="2"/>
          </not>
        </port>
        <port loc="k,66,10,66,15" name="addr0" direction="in" portIndex="3">
          <concat loc="k,66,44,66,45" dtype_id="6">
            <varref loc="k,66,17,66,29" name="i_w_set_bits" dtype_id="7"/>
            <concat loc="k,66,29,66,30" dtype_id="7">
              <varref loc="k,66,31,66,44" name="i_w_way_index" dtype_id="10"/>
              <varref loc="k,66,46,66,67" name="i_w_block_offset_bits" dtype_id="10"/>
            </concat>
          </concat>
        </port>
        <port loc="k,67,10,67,14" name="din0" direction="in" portIndex="4">
          <sel loc="k,67,23,67,24" dtype_id="4">
            <varref loc="k,67,15,67,23" name="i_w_data" dtype_id="11"/>
            <const loc="k,67,27,67,29" name="7&apos;h14" dtype_id="22"/>
            <const loc="k,67,24,67,26" name="32&apos;h14" dtype_id="9"/>
          </sel>
        </port>
        <port loc="k,69,10,69,14" name="clk1" direction="in" portIndex="5">
          <varref loc="k,69,15,69,23" name="read_clk" dtype_id="2"/>
        </port>
        <port loc="k,70,10,70,14" name="csb1" direction="in" portIndex="6">
          <not loc="k,70,15,70,16" dtype_id="2">
            <and loc="k,70,27,70,28" dtype_id="2">
              <varref loc="k,70,17,70,26" name="i_r_valid" dtype_id="2"/>
              <eqcase loc="k,70,57,70,60" dtype_id="2">
                <const loc="k,70,61,70,66" name="2&apos;h1" dtype_id="10"/>
                <sel loc="k,70,51,70,52" dtype_id="10">
                  <varref loc="k,70,30,70,51" name="i_r_block_offset_bits" dtype_id="7"/>
                  <const loc="k,70,54,70,55" name="2&apos;h0" dtype_id="17"/>
                  <const loc="k,70,52,70,53" name="32&apos;h2" dtype_id="9"/>
                </sel>
              </eqcase>
            </and>
          </not>
        </port>
        <port loc="k,71,10,71,15" name="addr1" direction="in" portIndex="7">
          <concat loc="k,71,44,71,45" dtype_id="6">
            <varref loc="k,71,17,71,29" name="i_r_set_bits" dtype_id="7"/>
            <concat loc="k,71,29,71,30" dtype_id="7">
              <varref loc="k,71,31,71,44" name="i_r_way_index" dtype_id="10"/>
              <sel loc="k,71,67,71,68" dtype_id="10">
                <varref loc="k,71,46,71,67" name="i_r_block_offset_bits" dtype_id="7"/>
                <const loc="k,71,70,71,71" name="2&apos;h2" dtype_id="17"/>
                <const loc="k,71,68,71,69" name="32&apos;h2" dtype_id="9"/>
              </sel>
            </concat>
          </concat>
        </port>
        <port loc="k,72,10,72,15" name="dout1" direction="out" portIndex="8">
          <varref loc="k,72,16,72,26" name="sram1_data" dtype_id="4"/>
        </port>
      </instance>
      <var loc="k,75,34,75,44" name="sram2_data" dtype_id="4" vartype="logic" origName="sram2_data"/>
      <instance loc="k,76,40,76,45" name="sram2" defName="sky130_sram_1kbytes_1r1w_256x20_20" origName="sram2">
        <port loc="k,77,10,77,14" name="clk0" direction="in" portIndex="1">
          <varref loc="k,77,15,77,24" name="write_clk" dtype_id="2"/>
        </port>
        <port loc="k,78,10,78,14" name="csb0" direction="in" portIndex="2">
          <not loc="k,78,15,78,16" dtype_id="2">
            <varref loc="k,78,16,78,25" name="i_w_valid" dtype_id="2"/>
          </not>
        </port>
        <port loc="k,79,10,79,15" name="addr0" direction="in" portIndex="3">
          <concat loc="k,79,44,79,45" dtype_id="6">
            <varref loc="k,79,17,79,29" name="i_w_set_bits" dtype_id="7"/>
            <concat loc="k,79,29,79,30" dtype_id="7">
              <varref loc="k,79,31,79,44" name="i_w_way_index" dtype_id="10"/>
              <varref loc="k,79,46,79,67" name="i_w_block_offset_bits" dtype_id="10"/>
            </concat>
          </concat>
        </port>
        <port loc="k,80,10,80,14" name="din0" direction="in" portIndex="4">
          <sel loc="k,80,23,80,24" dtype_id="4">
            <varref loc="k,80,15,80,23" name="i_w_data" dtype_id="11"/>
            <const loc="k,80,27,80,29" name="7&apos;h28" dtype_id="22"/>
            <const loc="k,80,24,80,26" name="32&apos;h14" dtype_id="9"/>
          </sel>
        </port>
        <port loc="k,82,10,82,14" name="clk1" direction="in" portIndex="5">
          <varref loc="k,82,15,82,23" name="read_clk" dtype_id="2"/>
        </port>
        <port loc="k,83,10,83,14" name="csb1" direction="in" portIndex="6">
          <not loc="k,83,15,83,16" dtype_id="2">
            <and loc="k,83,27,83,28" dtype_id="2">
              <varref loc="k,83,17,83,26" name="i_r_valid" dtype_id="2"/>
              <eqcase loc="k,83,57,83,60" dtype_id="2">
                <const loc="k,83,61,83,66" name="2&apos;h2" dtype_id="10"/>
                <sel loc="k,83,51,83,52" dtype_id="10">
                  <varref loc="k,83,30,83,51" name="i_r_block_offset_bits" dtype_id="7"/>
                  <const loc="k,83,54,83,55" name="2&apos;h0" dtype_id="17"/>
                  <const loc="k,83,52,83,53" name="32&apos;h2" dtype_id="9"/>
                </sel>
              </eqcase>
            </and>
          </not>
        </port>
        <port loc="k,84,10,84,15" name="addr1" direction="in" portIndex="7">
          <concat loc="k,84,44,84,45" dtype_id="6">
            <varref loc="k,84,17,84,29" name="i_r_set_bits" dtype_id="7"/>
            <concat loc="k,84,29,84,30" dtype_id="7">
              <varref loc="k,84,31,84,44" name="i_r_way_index" dtype_id="10"/>
              <sel loc="k,84,67,84,68" dtype_id="10">
                <varref loc="k,84,46,84,67" name="i_r_block_offset_bits" dtype_id="7"/>
                <const loc="k,84,70,84,71" name="2&apos;h2" dtype_id="17"/>
                <const loc="k,84,68,84,69" name="32&apos;h2" dtype_id="9"/>
              </sel>
            </concat>
          </concat>
        </port>
        <port loc="k,85,10,85,15" name="dout1" direction="out" portIndex="8">
          <varref loc="k,85,16,85,26" name="sram2_data" dtype_id="4"/>
        </port>
      </instance>
      <var loc="k,88,34,88,44" name="sram3_data" dtype_id="4" vartype="logic" origName="sram3_data"/>
      <instance loc="k,89,40,89,45" name="sram3" defName="sky130_sram_1kbytes_1r1w_256x20_20" origName="sram3">
        <port loc="k,90,10,90,14" name="clk0" direction="in" portIndex="1">
          <varref loc="k,90,15,90,24" name="write_clk" dtype_id="2"/>
        </port>
        <port loc="k,91,10,91,14" name="csb0" direction="in" portIndex="2">
          <not loc="k,91,15,91,16" dtype_id="2">
            <varref loc="k,91,16,91,25" name="i_w_valid" dtype_id="2"/>
          </not>
        </port>
        <port loc="k,92,10,92,15" name="addr0" direction="in" portIndex="3">
          <concat loc="k,92,44,92,45" dtype_id="6">
            <varref loc="k,92,17,92,29" name="i_w_set_bits" dtype_id="7"/>
            <concat loc="k,92,29,92,30" dtype_id="7">
              <varref loc="k,92,31,92,44" name="i_w_way_index" dtype_id="10"/>
              <varref loc="k,92,46,92,67" name="i_w_block_offset_bits" dtype_id="10"/>
            </concat>
          </concat>
        </port>
        <port loc="k,93,10,93,14" name="din0" direction="in" portIndex="4">
          <sel loc="k,93,23,93,24" dtype_id="4">
            <varref loc="k,93,15,93,23" name="i_w_data" dtype_id="11"/>
            <const loc="k,93,27,93,29" name="7&apos;h3c" dtype_id="22"/>
            <const loc="k,93,24,93,26" name="32&apos;h14" dtype_id="9"/>
          </sel>
        </port>
        <port loc="k,95,10,95,14" name="clk1" direction="in" portIndex="5">
          <varref loc="k,95,15,95,23" name="read_clk" dtype_id="2"/>
        </port>
        <port loc="k,96,10,96,14" name="csb1" direction="in" portIndex="6">
          <not loc="k,96,15,96,16" dtype_id="2">
            <and loc="k,96,27,96,28" dtype_id="2">
              <varref loc="k,96,17,96,26" name="i_r_valid" dtype_id="2"/>
              <eqcase loc="k,96,57,96,60" dtype_id="2">
                <const loc="k,96,61,96,66" name="2&apos;h3" dtype_id="10"/>
                <sel loc="k,96,51,96,52" dtype_id="10">
                  <varref loc="k,96,30,96,51" name="i_r_block_offset_bits" dtype_id="7"/>
                  <const loc="k,96,54,96,55" name="2&apos;h0" dtype_id="17"/>
                  <const loc="k,96,52,96,53" name="32&apos;h2" dtype_id="9"/>
                </sel>
              </eqcase>
            </and>
          </not>
        </port>
        <port loc="k,97,10,97,15" name="addr1" direction="in" portIndex="7">
          <concat loc="k,97,44,97,45" dtype_id="6">
            <varref loc="k,97,17,97,29" name="i_r_set_bits" dtype_id="7"/>
            <concat loc="k,97,29,97,30" dtype_id="7">
              <varref loc="k,97,31,97,44" name="i_r_way_index" dtype_id="10"/>
              <sel loc="k,97,67,97,68" dtype_id="10">
                <varref loc="k,97,46,97,67" name="i_r_block_offset_bits" dtype_id="7"/>
                <const loc="k,97,70,97,71" name="2&apos;h2" dtype_id="17"/>
                <const loc="k,97,68,97,69" name="32&apos;h2" dtype_id="9"/>
              </sel>
            </concat>
          </concat>
        </port>
        <port loc="k,98,10,98,15" name="dout1" direction="out" portIndex="8">
          <varref loc="k,98,16,98,26" name="sram3_data" dtype_id="4"/>
        </port>
      </instance>
      <always loc="k,101,5,101,11">
        <sentree loc="k,101,12,101,13">
          <senitem loc="k,101,27,101,34" edgeType="NEG">
            <varref loc="k,101,35,101,41" name="arst_n" dtype_id="2"/>
          </senitem>
          <senitem loc="k,101,14,101,21" edgeType="POS">
            <varref loc="k,101,22,101,25" name="clk" dtype_id="2"/>
          </senitem>
        </sentree>
        <begin loc="k,101,43,101,48">
          <if loc="k,102,9,102,11">
            <varref loc="k,102,13,102,19" name="arst_n" dtype_id="2"/>
            <begin>
              <if loc="k,105,14,105,16">
                <not loc="k,105,17,105,18" dtype_id="2">
                  <varref loc="k,105,18,105,28" name="i_halt_all" dtype_id="2"/>
                </not>
                <begin>
                  <begin loc="k,105,30,105,35">
                    <assigndly loc="k,106,21,106,23" dtype_id="2">
                      <and loc="k,106,34,106,35" dtype_id="2">
                        <varref loc="k,106,24,106,33" name="i_r_valid" dtype_id="2"/>
                        <not loc="k,106,36,106,37" dtype_id="2">
                          <varref loc="k,106,37,106,52" name="i_stop_read_clk" dtype_id="2"/>
                        </not>
                      </and>
                      <varref loc="k,106,13,106,20" name="o_valid" dtype_id="2"/>
                    </assigndly>
                  </begin>
                </begin>
              </if>
            </begin>
            <begin>
              <begin loc="k,102,21,102,26">
                <assigndly loc="k,103,21,103,23" dtype_id="2">
                  <const loc="k,103,24,103,28" name="1&apos;h0" dtype_id="2"/>
                  <varref loc="k,103,13,103,20" name="o_valid" dtype_id="2"/>
                </assigndly>
              </begin>
            </begin>
          </if>
        </begin>
      </always>
      <var loc="k,110,35,110,56" name="r_r_block_offset_bits" dtype_id="10" vartype="logic" origName="r_r_block_offset_bits"/>
      <always loc="k,111,5,111,11">
        <sentree loc="k,111,12,111,13">
          <senitem loc="k,111,27,111,34" edgeType="NEG">
            <varref loc="k,111,35,111,41" name="arst_n" dtype_id="2"/>
          </senitem>
          <senitem loc="k,111,14,111,21" edgeType="POS">
            <varref loc="k,111,22,111,25" name="clk" dtype_id="2"/>
          </senitem>
        </sentree>
        <begin loc="k,111,43,111,48">
          <if loc="k,112,9,112,11">
            <varref loc="k,112,13,112,19" name="arst_n" dtype_id="2"/>
            <begin>
              <if loc="k,115,14,115,16">
                <not loc="k,115,17,115,18" dtype_id="2">
                  <varref loc="k,115,18,115,28" name="i_halt_all" dtype_id="2"/>
                </not>
                <begin>
                  <begin loc="k,115,30,115,35">
                    <assigndly loc="k,116,35,116,37" dtype_id="10">
                      <and loc="k,116,65,116,66" dtype_id="10">
                        <sel loc="k,116,59,116,60" dtype_id="10">
                          <varref loc="k,116,38,116,59" name="i_r_block_offset_bits" dtype_id="7"/>
                          <const loc="k,116,62,116,63" name="2&apos;h0" dtype_id="17"/>
                          <const loc="k,116,60,116,61" name="32&apos;h2" dtype_id="9"/>
                        </sel>
                        <replicate loc="k,116,84,116,85" dtype_id="10">
                          <not loc="k,116,85,116,86" dtype_id="2">
                            <varref loc="k,116,86,116,101" name="i_stop_read_clk" dtype_id="2"/>
                          </not>
                          <const loc="k,116,68,116,74" name="32&apos;h2" dtype_id="23"/>
                        </replicate>
                      </and>
                      <varref loc="k,116,13,116,34" name="r_r_block_offset_bits" dtype_id="10"/>
                    </assigndly>
                  </begin>
                </begin>
              </if>
            </begin>
            <begin>
              <begin loc="k,112,21,112,26">
                <assigndly loc="k,113,35,113,37" dtype_id="10">
                  <const loc="k,113,55,113,56" name="2&apos;h0" dtype_id="10"/>
                  <varref loc="k,113,13,113,34" name="r_r_block_offset_bits" dtype_id="10"/>
                </assigndly>
              </begin>
            </begin>
          </if>
        </begin>
      </always>
      <always loc="k,120,5,120,11">
        <begin loc="k,120,17,120,22">
          <case loc="k,121,9,121,13">
            <varref loc="k,121,14,121,35" name="r_r_block_offset_bits" dtype_id="10"/>
            <caseitem loc="k,122,15,122,16">
              <const loc="k,122,9,122,14" name="2&apos;h3" dtype_id="10"/>
              <begin loc="k,122,19,122,24">
                <assign loc="k,123,25,123,26" dtype_id="4">
                  <varref loc="k,123,27,123,37" name="sram3_data" dtype_id="4"/>
                  <varref loc="k,123,13,123,24" name="o_word_data" dtype_id="4"/>
                </assign>
              </begin>
            </caseitem>
            <caseitem loc="k,126,15,126,16">
              <const loc="k,126,9,126,14" name="2&apos;h2" dtype_id="10"/>
              <begin loc="k,126,19,126,24">
                <assign loc="k,127,25,127,26" dtype_id="4">
                  <varref loc="k,127,27,127,37" name="sram2_data" dtype_id="4"/>
                  <varref loc="k,127,13,127,24" name="o_word_data" dtype_id="4"/>
                </assign>
              </begin>
            </caseitem>
            <caseitem loc="k,130,15,130,16">
              <const loc="k,130,9,130,14" name="2&apos;h1" dtype_id="10"/>
              <begin loc="k,130,19,130,24">
                <assign loc="k,131,25,131,26" dtype_id="4">
                  <varref loc="k,131,27,131,37" name="sram1_data" dtype_id="4"/>
                  <varref loc="k,131,13,131,24" name="o_word_data" dtype_id="4"/>
                </assign>
              </begin>
            </caseitem>
            <caseitem loc="k,134,15,134,16">
              <const loc="k,134,9,134,14" name="2&apos;h0" dtype_id="10"/>
              <begin loc="k,134,19,134,24">
                <assign loc="k,135,25,135,26" dtype_id="4">
                  <varref loc="k,135,27,135,37" name="sram0_data" dtype_id="4"/>
                  <varref loc="k,135,13,135,24" name="o_word_data" dtype_id="4"/>
                </assign>
              </begin>
            </caseitem>
            <caseitem loc="k,138,9,138,16">
              <begin loc="k,138,19,138,24">
                <assign loc="k,139,25,139,26" dtype_id="4">
                  <const loc="k,139,43,139,44" name="20&apos;h0" dtype_id="4"/>
                  <varref loc="k,139,13,139,24" name="o_word_data" dtype_id="4"/>
                </assign>
              </begin>
            </caseitem>
          </case>
        </begin>
      </always>
    </module>
    <module loc="m,3,8,3,20" name="data_out_arb" origName="data_out_arb">
      <var loc="m,4,45,4,58" name="i_missed_word" dtype_id="4" dir="input" pinIndex="1" vartype="logic" origName="i_missed_word"/>
      <var loc="m,5,45,5,64" name="i_missed_word_valid" dtype_id="2" dir="input" pinIndex="2" vartype="logic" origName="i_missed_word_valid"/>
      <var loc="m,7,45,7,55" name="i_hit_word" dtype_id="4" dir="input" pinIndex="3" vartype="logic" origName="i_hit_word"/>
      <var loc="m,8,45,8,61" name="i_hit_word_valid" dtype_id="2" dir="input" pinIndex="4" vartype="logic" origName="i_hit_word_valid"/>
      <var loc="m,10,45,10,57" name="i_miss_state" dtype_id="2" dir="input" pinIndex="5" vartype="logic" origName="i_miss_state"/>
      <var loc="m,12,45,12,57" name="o_cache_word" dtype_id="4" dir="output" pinIndex="6" vartype="logic" origName="o_cache_word"/>
      <var loc="m,13,45,13,63" name="o_cache_word_valid" dtype_id="2" dir="output" pinIndex="7" vartype="logic" origName="o_cache_word_valid"/>
      <var loc="m,16,16,16,31" name="READ_WORD_WIDTH" dtype_id="5" vartype="logic" origName="READ_WORD_WIDTH" localparam="true">
        <const loc="m,16,34,16,36" name="32&apos;sh14" dtype_id="5"/>
      </var>
      <contassign loc="m,18,33,18,34" dtype_id="4">
        <cond loc="m,18,48,18,49" dtype_id="4">
          <varref loc="m,18,35,18,47" name="i_miss_state" dtype_id="2"/>
          <varref loc="m,18,50,18,63" name="i_missed_word" dtype_id="4"/>
          <varref loc="m,18,66,18,76" name="i_hit_word" dtype_id="4"/>
        </cond>
        <varref loc="m,18,12,18,24" name="o_cache_word" dtype_id="4"/>
      </contassign>
      <contassign loc="m,19,33,19,34" dtype_id="2">
        <cond loc="m,19,48,19,49" dtype_id="2">
          <varref loc="m,19,35,19,47" name="i_miss_state" dtype_id="2"/>
          <varref loc="m,19,50,19,69" name="i_missed_word_valid" dtype_id="2"/>
          <varref loc="m,19,72,19,88" name="i_hit_word_valid" dtype_id="2"/>
        </cond>
        <varref loc="m,19,12,19,30" name="o_cache_word_valid" dtype_id="2"/>
      </contassign>
    </module>
    <module loc="n,7,8,7,28" name="status_array_wrapper" origName="status_array_wrapper">
      <var loc="n,7,41,7,50" name="TAG_WIDTH" dtype_id="5" vartype="logic" origName="TAG_WIDTH" param="true">
        <const loc="n,7,51,7,52" name="32&apos;sh1" dtype_id="5"/>
      </var>
      <var loc="n,9,45,9,50" name="i_tag" dtype_id="12" dir="input" pinIndex="1" vartype="logic" origName="i_tag"/>
      <var loc="n,10,45,10,53" name="i_r_addr" dtype_id="7" dir="input" pinIndex="2" vartype="logic" origName="i_r_addr"/>
      <var loc="n,11,45,11,54" name="i_r_valid" dtype_id="2" dir="input" pinIndex="3" vartype="logic" origName="i_r_valid"/>
      <var loc="n,14,45,14,53" name="i_w_addr" dtype_id="7" dir="input" pinIndex="4" vartype="logic" origName="i_w_addr"/>
      <var loc="n,15,45,15,53" name="i_w_data" dtype_id="6" dir="input" pinIndex="5" vartype="logic" origName="i_w_data"/>
      <var loc="n,16,45,16,54" name="i_w_wmask" dtype_id="7" dir="input" pinIndex="6" vartype="logic" origName="i_w_wmask"/>
      <var loc="n,17,45,17,54" name="i_w_valid" dtype_id="2" dir="input" pinIndex="7" vartype="logic" origName="i_w_valid"/>
      <var loc="n,19,45,19,48" name="clk" dtype_id="2" dir="input" pinIndex="8" vartype="logic" origName="clk"/>
      <var loc="n,20,45,20,51" name="arst_n" dtype_id="2" dir="input" pinIndex="9" vartype="logic" origName="arst_n"/>
      <var loc="n,21,45,21,51" name="i_halt" dtype_id="2" dir="input" pinIndex="10" vartype="logic" origName="i_halt"/>
      <var loc="n,23,45,23,50" name="o_tag" dtype_id="12" dir="output" pinIndex="11" vartype="logic" origName="o_tag"/>
      <var loc="n,24,45,24,51" name="o_data" dtype_id="6" dir="output" pinIndex="12" vartype="logic" origName="o_data"/>
      <var loc="n,25,45,25,52" name="o_valid" dtype_id="2" dir="output" pinIndex="13" vartype="logic" origName="o_valid"/>
      <var loc="n,26,45,26,52" name="o_ready" dtype_id="2" dir="output" pinIndex="14" vartype="logic" origName="o_ready"/>
      <var loc="n,29,16,29,26" name="ADDR_WIDTH" dtype_id="5" vartype="logic" origName="ADDR_WIDTH" localparam="true">
        <const loc="n,29,31,29,32" name="32&apos;sh4" dtype_id="5"/>
      </var>
      <var loc="n,30,16,30,26" name="NUM_BLOCKS" dtype_id="5" vartype="logic" origName="NUM_BLOCKS" localparam="true">
        <const loc="n,30,31,30,32" name="32&apos;sh4" dtype_id="5"/>
      </var>
      <var loc="n,31,16,31,25" name="ROW_WIDTH" dtype_id="5" vartype="logic" origName="ROW_WIDTH" localparam="true">
        <const loc="n,31,32,31,33" name="32&apos;h8" dtype_id="5"/>
      </var>
      <var loc="n,38,29,38,37" name="sai_addr" dtype_id="7" vartype="logic" origName="sai_addr"/>
      <var loc="n,39,29,39,37" name="sai_data" dtype_id="6" vartype="logic" origName="sai_data"/>
      <var loc="n,40,29,40,36" name="sai_wen" dtype_id="2" vartype="logic" origName="sai_wen"/>
      <var loc="n,41,29,41,38" name="sai_wmask" dtype_id="7" vartype="logic" origName="sai_wmask"/>
      <var loc="n,42,29,42,38" name="sai_valid" dtype_id="2" vartype="logic" origName="sai_valid"/>
      <var loc="n,43,29,43,46" name="sai_init_complete" dtype_id="2" vartype="logic" origName="sai_init_complete"/>
      <var loc="n,44,29,44,38" name="sai_ready" dtype_id="2" vartype="logic" origName="sai_ready"/>
      <var loc="n,46,10,46,18" name="sa_ready" dtype_id="2" vartype="logic" origName="sa_ready"/>
      <contassign loc="n,47,20,47,21" dtype_id="2">
        <and loc="n,47,31,47,32" dtype_id="2">
          <varref loc="n,47,22,47,30" name="sa_ready" dtype_id="2"/>
          <varref loc="n,47,33,47,42" name="sai_ready" dtype_id="2"/>
        </and>
        <varref loc="n,47,12,47,19" name="o_ready" dtype_id="2"/>
      </contassign>
      <instance loc="n,49,30,49,44" name="sa_initializer" defName="status_array_initializer" origName="sa_initializer">
        <port loc="n,50,10,50,13" name="clk" direction="in" portIndex="1">
          <varref loc="n,50,14,50,17" name="clk" dtype_id="2"/>
        </port>
        <port loc="n,51,10,51,16" name="arst_n" direction="in" portIndex="2">
          <varref loc="n,51,17,51,23" name="arst_n" dtype_id="2"/>
        </port>
        <port loc="n,52,10,52,16" name="i_halt" direction="in" portIndex="3">
          <varref loc="n,52,17,52,23" name="i_halt" dtype_id="2"/>
        </port>
        <port loc="n,54,10,54,16" name="o_addr" direction="out" portIndex="4">
          <varref loc="n,54,17,54,25" name="sai_addr" dtype_id="7"/>
        </port>
        <port loc="n,55,10,55,16" name="o_data" direction="out" portIndex="5">
          <varref loc="n,55,17,55,25" name="sai_data" dtype_id="6"/>
        </port>
        <port loc="n,56,10,56,15" name="o_wen" direction="out" portIndex="6">
          <varref loc="n,56,16,56,23" name="sai_wen" dtype_id="2"/>
        </port>
        <port loc="n,57,10,57,17" name="o_wmask" direction="out" portIndex="7">
          <varref loc="n,57,18,57,27" name="sai_wmask" dtype_id="7"/>
        </port>
        <port loc="n,58,10,58,17" name="o_valid" direction="out" portIndex="8">
          <varref loc="n,58,18,58,27" name="sai_valid" dtype_id="2"/>
        </port>
        <port loc="n,59,10,59,25" name="o_init_complete" direction="out" portIndex="9">
          <varref loc="n,59,26,59,43" name="sai_init_complete" dtype_id="2"/>
        </port>
        <port loc="n,60,10,60,17" name="o_ready" direction="out" portIndex="10">
          <varref loc="n,60,18,60,27" name="sai_ready" dtype_id="2"/>
        </port>
      </instance>
      <var loc="n,63,29,63,34" name="r_tag" dtype_id="12" vartype="logic" origName="r_tag"/>
      <var loc="n,64,29,64,37" name="r_w_addr" dtype_id="7" vartype="logic" origName="r_w_addr"/>
      <var loc="n,65,29,65,37" name="r_w_data" dtype_id="6" vartype="logic" origName="r_w_data"/>
      <var loc="n,66,29,66,38" name="r_w_valid" dtype_id="2" vartype="logic" origName="r_w_valid"/>
      <var loc="n,67,29,67,38" name="r_w_wmask" dtype_id="7" vartype="logic" origName="r_w_wmask"/>
      <always loc="n,70,5,70,11">
        <begin loc="n,70,17,70,22">
          <case loc="n,71,9,71,13">
            <varref loc="n,71,15,71,32" name="sai_init_complete" dtype_id="2"/>
            <caseitem loc="n,72,18,72,19">
              <const loc="n,72,13,72,17" name="1&apos;h0" dtype_id="2"/>
              <begin loc="n,72,20,72,25">
                <assign loc="n,73,33,73,34" dtype_id="12">
                  <const loc="n,73,45,73,46" name="1&apos;h0" dtype_id="2"/>
                  <varref loc="n,73,17,73,22" name="r_tag" dtype_id="12"/>
                </assign>
                <assign loc="n,74,33,74,34" dtype_id="7">
                  <varref loc="n,74,35,74,43" name="sai_addr" dtype_id="7"/>
                  <varref loc="n,74,17,74,25" name="r_w_addr" dtype_id="7"/>
                </assign>
                <assign loc="n,75,33,75,34" dtype_id="6">
                  <varref loc="n,75,35,75,43" name="sai_data" dtype_id="6"/>
                  <varref loc="n,75,17,75,25" name="r_w_data" dtype_id="6"/>
                </assign>
                <assign loc="n,76,33,76,34" dtype_id="2">
                  <and loc="n,76,43,76,44" dtype_id="2">
                    <varref loc="n,76,35,76,42" name="sai_wen" dtype_id="2"/>
                    <varref loc="n,76,45,76,54" name="sai_valid" dtype_id="2"/>
                  </and>
                  <varref loc="n,76,17,76,26" name="r_w_valid" dtype_id="2"/>
                </assign>
                <assign loc="n,77,33,77,34" dtype_id="7">
                  <varref loc="n,77,35,77,44" name="sai_wmask" dtype_id="7"/>
                  <varref loc="n,77,17,77,26" name="r_w_wmask" dtype_id="7"/>
                </assign>
              </begin>
            </caseitem>
            <caseitem loc="n,79,18,79,19">
              <const loc="n,79,13,79,17" name="1&apos;h1" dtype_id="2"/>
              <begin loc="n,79,20,79,25">
                <assign loc="n,80,33,80,34" dtype_id="12">
                  <varref loc="n,80,35,80,40" name="i_tag" dtype_id="12"/>
                  <varref loc="n,80,17,80,22" name="r_tag" dtype_id="12"/>
                </assign>
                <assign loc="n,81,33,81,34" dtype_id="7">
                  <varref loc="n,81,35,81,43" name="i_w_addr" dtype_id="7"/>
                  <varref loc="n,81,17,81,25" name="r_w_addr" dtype_id="7"/>
                </assign>
                <assign loc="n,82,33,82,34" dtype_id="6">
                  <varref loc="n,82,35,82,43" name="i_w_data" dtype_id="6"/>
                  <varref loc="n,82,17,82,25" name="r_w_data" dtype_id="6"/>
                </assign>
                <assign loc="n,83,33,83,34" dtype_id="2">
                  <varref loc="n,83,35,83,44" name="i_w_valid" dtype_id="2"/>
                  <varref loc="n,83,17,83,26" name="r_w_valid" dtype_id="2"/>
                </assign>
                <assign loc="n,84,33,84,34" dtype_id="7">
                  <varref loc="n,84,35,84,44" name="i_w_wmask" dtype_id="7"/>
                  <varref loc="n,84,17,84,26" name="r_w_wmask" dtype_id="7"/>
                </assign>
              </begin>
            </caseitem>
            <caseitem loc="n,86,13,86,20">
              <begin loc="n,86,22,86,27">
                <assign loc="n,87,33,87,34" dtype_id="12">
                  <const loc="n,87,45,87,46" name="1&apos;h0" dtype_id="2"/>
                  <varref loc="n,87,17,87,22" name="r_tag" dtype_id="12"/>
                </assign>
                <assign loc="n,88,33,88,34" dtype_id="7">
                  <varref loc="n,88,35,88,43" name="sai_addr" dtype_id="7"/>
                  <varref loc="n,88,17,88,25" name="r_w_addr" dtype_id="7"/>
                </assign>
                <assign loc="n,89,33,89,34" dtype_id="6">
                  <varref loc="n,89,35,89,43" name="sai_data" dtype_id="6"/>
                  <varref loc="n,89,17,89,25" name="r_w_data" dtype_id="6"/>
                </assign>
                <assign loc="n,90,33,90,34" dtype_id="2">
                  <and loc="n,90,43,90,44" dtype_id="2">
                    <varref loc="n,90,35,90,42" name="sai_wen" dtype_id="2"/>
                    <varref loc="n,90,45,90,54" name="sai_valid" dtype_id="2"/>
                  </and>
                  <varref loc="n,90,17,90,26" name="r_w_valid" dtype_id="2"/>
                </assign>
                <assign loc="n,91,33,91,34" dtype_id="7">
                  <varref loc="n,91,35,91,44" name="sai_wmask" dtype_id="7"/>
                  <varref loc="n,91,17,91,26" name="r_w_wmask" dtype_id="7"/>
                </assign>
              </begin>
            </caseitem>
          </case>
        </begin>
      </always>
      <instance loc="n,96,43,96,53" name="stat_array" defName="status_array" origName="stat_array">
        <port loc="n,97,8,97,13" name="i_tag" direction="in" portIndex="1">
          <varref loc="n,97,14,97,19" name="r_tag" dtype_id="12"/>
        </port>
        <port loc="n,98,8,98,16" name="i_r_addr" direction="in" portIndex="2">
          <varref loc="n,98,17,98,25" name="i_r_addr" dtype_id="7"/>
        </port>
        <port loc="n,99,8,99,17" name="i_r_valid" direction="in" portIndex="3">
          <varref loc="n,99,18,99,27" name="i_r_valid" dtype_id="2"/>
        </port>
        <port loc="n,101,8,101,16" name="i_w_addr" direction="in" portIndex="4">
          <varref loc="n,101,17,101,25" name="r_w_addr" dtype_id="7"/>
        </port>
        <port loc="n,102,8,102,16" name="i_w_data" direction="in" portIndex="5">
          <varref loc="n,102,17,102,25" name="r_w_data" dtype_id="6"/>
        </port>
        <port loc="n,103,8,103,17" name="i_w_wmask" direction="in" portIndex="6">
          <varref loc="n,103,18,103,27" name="r_w_wmask" dtype_id="7"/>
        </port>
        <port loc="n,104,8,104,17" name="i_w_valid" direction="in" portIndex="7">
          <varref loc="n,104,18,104,27" name="r_w_valid" dtype_id="2"/>
        </port>
        <port loc="n,106,8,106,11" name="clk" direction="in" portIndex="8">
          <varref loc="n,106,12,106,15" name="clk" dtype_id="2"/>
        </port>
        <port loc="n,107,8,107,14" name="arst_n" direction="in" portIndex="9">
          <varref loc="n,107,15,107,21" name="arst_n" dtype_id="2"/>
        </port>
        <port loc="n,108,8,108,14" name="i_halt" direction="in" portIndex="10">
          <varref loc="n,108,15,108,21" name="i_halt" dtype_id="2"/>
        </port>
        <port loc="n,110,8,110,13" name="o_tag" direction="out" portIndex="11">
          <varref loc="n,110,14,110,19" name="o_tag" dtype_id="12"/>
        </port>
        <port loc="n,111,8,111,14" name="o_data" direction="out" portIndex="12">
          <varref loc="n,111,15,111,21" name="o_data" dtype_id="6"/>
        </port>
        <port loc="n,112,8,112,15" name="o_valid" direction="out" portIndex="13">
          <varref loc="n,112,16,112,23" name="o_valid" dtype_id="2"/>
        </port>
        <port loc="n,113,8,113,15" name="o_ready" direction="out" portIndex="14">
          <varref loc="n,113,16,113,24" name="sa_ready" dtype_id="2"/>
        </port>
      </instance>
    </module>
    <module loc="o,3,8,3,17" name="tag_array" origName="tag_array">
      <var loc="o,3,30,3,39" name="TAG_WIDTH" dtype_id="5" vartype="logic" origName="TAG_WIDTH" param="true">
        <const loc="o,3,40,3,41" name="32&apos;sh1" dtype_id="5"/>
      </var>
      <var loc="o,5,45,5,50" name="i_tag" dtype_id="12" dir="input" pinIndex="1" vartype="logic" origName="i_tag"/>
      <var loc="o,6,45,6,53" name="i_r_addr" dtype_id="7" dir="input" pinIndex="2" vartype="logic" origName="i_r_addr"/>
      <var loc="o,7,45,7,54" name="i_r_valid" dtype_id="2" dir="input" pinIndex="3" vartype="logic" origName="i_r_valid"/>
      <var loc="o,10,45,10,53" name="i_w_addr" dtype_id="7" dir="input" pinIndex="4" vartype="logic" origName="i_w_addr"/>
      <var loc="o,11,45,11,53" name="i_w_data" dtype_id="9" dir="input" pinIndex="5" vartype="logic" origName="i_w_data"/>
      <var loc="o,12,45,12,54" name="i_w_wmask" dtype_id="7" dir="input" pinIndex="6" vartype="logic" origName="i_w_wmask"/>
      <var loc="o,13,45,13,54" name="i_w_valid" dtype_id="2" dir="input" pinIndex="7" vartype="logic" origName="i_w_valid"/>
      <var loc="o,16,45,16,48" name="clk" dtype_id="2" dir="input" pinIndex="8" vartype="logic" origName="clk"/>
      <var loc="o,17,45,17,51" name="arst_n" dtype_id="2" dir="input" pinIndex="9" vartype="logic" origName="arst_n"/>
      <var loc="o,18,45,18,51" name="i_halt" dtype_id="2" dir="input" pinIndex="10" vartype="logic" origName="i_halt"/>
      <var loc="o,20,45,20,50" name="o_tag" dtype_id="12" dir="output" pinIndex="11" vartype="logic" origName="o_tag"/>
      <var loc="o,21,45,21,51" name="o_data" dtype_id="9" dir="output" pinIndex="12" vartype="logic" origName="o_data"/>
      <var loc="o,22,45,22,52" name="o_valid" dtype_id="2" dir="output" pinIndex="13" vartype="logic" origName="o_valid"/>
      <var loc="o,23,45,23,52" name="o_ready" dtype_id="2" dir="output" pinIndex="14" vartype="logic" origName="o_ready"/>
      <var loc="o,26,16,26,24" name="NUM_ROWS" dtype_id="5" vartype="logic" origName="NUM_ROWS" localparam="true">
        <const loc="o,26,31,26,33" name="32&apos;sh10" dtype_id="5"/>
      </var>
      <var loc="o,27,16,27,26" name="ADDR_WIDTH" dtype_id="5" vartype="logic" origName="ADDR_WIDTH" localparam="true">
        <const loc="o,27,31,27,32" name="32&apos;sh4" dtype_id="5"/>
      </var>
      <var loc="o,28,16,28,26" name="NUM_BLOCKS" dtype_id="5" vartype="logic" origName="NUM_BLOCKS" localparam="true">
        <const loc="o,28,31,28,32" name="32&apos;sh4" dtype_id="5"/>
      </var>
      <var loc="o,29,16,29,27" name="BLOCK_WIDTH" dtype_id="5" vartype="logic" origName="BLOCK_WIDTH" localparam="true">
        <const loc="o,29,31,29,32" name="32&apos;sh8" dtype_id="5"/>
      </var>
      <var loc="o,30,16,30,25" name="ROW_WIDTH" dtype_id="5" vartype="logic" origName="ROW_WIDTH" localparam="true">
        <const loc="o,30,32,30,33" name="32&apos;h20" dtype_id="5"/>
      </var>
      <contassign loc="o,32,20,32,21" dtype_id="2">
        <not loc="o,32,22,32,23" dtype_id="2">
          <varref loc="o,32,23,32,29" name="i_halt" dtype_id="2"/>
        </not>
        <varref loc="o,32,12,32,19" name="o_ready" dtype_id="2"/>
      </contassign>
      <var loc="o,34,10,34,19" name="gated_clk" dtype_id="2" vartype="logic" origName="gated_clk"/>
      <var loc="o,35,26,35,33" name="ss_data" dtype_id="9" vartype="logic" origName="ss_data"/>
      <instance loc="o,37,17,37,19" name="cg" defName="clock_gater" origName="cg">
        <port loc="o,38,6,38,9" name="clk" direction="in" portIndex="1">
          <varref loc="o,38,10,38,13" name="clk" dtype_id="2"/>
        </port>
        <port loc="o,39,6,39,16" name="stop_clock" direction="in" portIndex="2">
          <varref loc="o,39,17,39,23" name="i_halt" dtype_id="2"/>
        </port>
        <port loc="o,40,6,40,17" name="gated_clock" direction="out" portIndex="3">
          <varref loc="o,40,18,40,27" name="gated_clk" dtype_id="2"/>
        </port>
      </instance>
      <instance loc="o,43,38,43,46" name="tag_sram" defName="sky130_sram_0kbytes_1r1w_16x32_8" origName="tag_sram">
        <port loc="o,44,10,44,14" name="clk0" direction="in" portIndex="1">
          <varref loc="o,44,15,44,24" name="gated_clk" dtype_id="2"/>
        </port>
        <port loc="o,45,10,45,14" name="csb0" direction="in" portIndex="2">
          <not loc="o,45,15,45,16" dtype_id="2">
            <varref loc="o,45,16,45,25" name="i_w_valid" dtype_id="2"/>
          </not>
        </port>
        <port loc="o,46,10,46,16" name="wmask0" direction="in" portIndex="3">
          <varref loc="o,46,17,46,26" name="i_w_wmask" dtype_id="7"/>
        </port>
        <port loc="o,47,10,47,15" name="addr0" direction="in" portIndex="4">
          <varref loc="o,47,16,47,24" name="i_w_addr" dtype_id="7"/>
        </port>
        <port loc="o,48,10,48,14" name="din0" direction="in" portIndex="5">
          <varref loc="o,48,15,48,23" name="i_w_data" dtype_id="9"/>
        </port>
        <port loc="o,50,10,50,14" name="clk1" direction="in" portIndex="6">
          <varref loc="o,50,15,50,24" name="gated_clk" dtype_id="2"/>
        </port>
        <port loc="o,51,10,51,14" name="csb1" direction="in" portIndex="7">
          <not loc="o,51,15,51,16" dtype_id="2">
            <varref loc="o,51,16,51,25" name="i_r_valid" dtype_id="2"/>
          </not>
        </port>
        <port loc="o,52,10,52,15" name="addr1" direction="in" portIndex="8">
          <varref loc="o,52,16,52,24" name="i_r_addr" dtype_id="7"/>
        </port>
        <port loc="o,53,10,53,15" name="dout1" direction="out" portIndex="9">
          <varref loc="o,53,16,53,23" name="ss_data" dtype_id="9"/>
        </port>
      </instance>
      <var loc="o,56,9,56,18" name="r_w_valid" dtype_id="2" vartype="logic" origName="r_w_valid"/>
      <always loc="o,58,5,58,11">
        <sentree loc="o,58,12,58,13">
          <senitem loc="o,58,33,58,40" edgeType="NEG">
            <varref loc="o,58,41,58,47" name="arst_n" dtype_id="2"/>
          </senitem>
          <senitem loc="o,58,14,58,21" edgeType="POS">
            <varref loc="o,58,22,58,31" name="gated_clk" dtype_id="2"/>
          </senitem>
        </sentree>
        <begin loc="o,58,49,58,54">
          <if loc="o,59,9,59,11">
            <varref loc="o,59,13,59,19" name="arst_n" dtype_id="2"/>
            <begin>
              <begin loc="o,63,14,63,19">
                <assigndly loc="o,64,25,64,27" dtype_id="2">
                  <varref loc="o,64,28,64,37" name="i_r_valid" dtype_id="2"/>
                  <varref loc="o,64,13,64,20" name="o_valid" dtype_id="2"/>
                </assigndly>
                <assigndly loc="o,65,25,65,27" dtype_id="2">
                  <varref loc="o,65,28,65,37" name="i_w_valid" dtype_id="2"/>
                  <varref loc="o,65,13,65,22" name="r_w_valid" dtype_id="2"/>
                </assigndly>
              </begin>
            </begin>
            <begin>
              <begin loc="o,59,21,59,26">
                <assigndly loc="o,60,25,60,27" dtype_id="2">
                  <const loc="o,60,28,60,32" name="1&apos;h0" dtype_id="2"/>
                  <varref loc="o,60,13,60,20" name="o_valid" dtype_id="2"/>
                </assigndly>
                <assigndly loc="o,61,25,61,27" dtype_id="2">
                  <const loc="o,61,28,61,32" name="1&apos;h0" dtype_id="2"/>
                  <varref loc="o,61,13,61,22" name="r_w_valid" dtype_id="2"/>
                </assigndly>
              </begin>
            </begin>
          </if>
        </begin>
      </always>
      <contassign loc="o,69,19,69,20" dtype_id="9">
        <and loc="o,69,30,69,31" dtype_id="9">
          <varref loc="o,69,22,69,29" name="ss_data" dtype_id="9"/>
          <replicate loc="o,69,42,69,43" dtype_id="9">
            <and loc="o,69,54,69,55" dtype_id="2">
              <not loc="o,69,43,69,44" dtype_id="2">
                <varref loc="o,69,44,69,53" name="r_w_valid" dtype_id="2"/>
              </not>
              <varref loc="o,69,56,69,63" name="o_valid" dtype_id="2"/>
            </and>
            <const loc="o,69,33,69,42" name="32&apos;h20" dtype_id="5"/>
          </replicate>
        </and>
        <varref loc="o,69,12,69,18" name="o_data" dtype_id="9"/>
      </contassign>
      <always loc="o,72,5,72,11">
        <sentree loc="o,72,12,72,13">
          <senitem loc="o,72,33,72,40" edgeType="NEG">
            <varref loc="o,72,41,72,47" name="arst_n" dtype_id="2"/>
          </senitem>
          <senitem loc="o,72,14,72,21" edgeType="POS">
            <varref loc="o,72,22,72,31" name="gated_clk" dtype_id="2"/>
          </senitem>
        </sentree>
        <begin loc="o,72,49,72,54">
          <if loc="o,73,9,73,11">
            <varref loc="o,73,13,73,19" name="arst_n" dtype_id="2"/>
            <begin>
              <begin loc="o,76,14,76,19">
                <assigndly loc="o,77,19,77,21" dtype_id="12">
                  <and loc="o,77,28,77,29" dtype_id="12">
                    <varref loc="o,77,22,77,27" name="i_tag" dtype_id="12"/>
                    <varref loc="o,77,41,77,50" name="i_r_valid" dtype_id="2"/>
                  </and>
                  <varref loc="o,77,13,77,18" name="o_tag" dtype_id="12"/>
                </assigndly>
              </begin>
            </begin>
            <begin>
              <begin loc="o,73,21,73,26">
                <assigndly loc="o,74,19,74,21" dtype_id="12">
                  <const loc="o,74,32,74,33" name="1&apos;h0" dtype_id="2"/>
                  <varref loc="o,74,13,74,18" name="o_tag" dtype_id="12"/>
                </assigndly>
              </begin>
            </begin>
          </if>
        </begin>
      </always>
    </module>
    <module loc="p,3,8,3,16" name="lru_unit" origName="lru_unit">
      <var loc="p,4,45,4,54" name="i_sa_data" dtype_id="6" dir="input" pinIndex="1" vartype="logic" origName="i_sa_data"/>
      <var loc="p,5,45,5,60" name="i_sa_data_valid" dtype_id="2" dir="input" pinIndex="2" vartype="logic" origName="i_sa_data_valid"/>
      <var loc="p,7,45,7,69" name="o_block_replacement_mask" dtype_id="7" dir="output" pinIndex="3" vartype="logic" origName="o_block_replacement_mask"/>
      <var loc="p,8,45,8,56" name="o_brm_valid" dtype_id="2" dir="output" pinIndex="4" vartype="logic" origName="o_brm_valid"/>
      <var loc="p,11,16,11,29" name="SA_DATA_WIDTH" dtype_id="5" vartype="logic" origName="SA_DATA_WIDTH" localparam="true">
        <const loc="p,11,32,11,33" name="32&apos;sh8" dtype_id="5"/>
      </var>
      <var loc="p,12,16,12,26" name="NUM_BLOCKS" dtype_id="5" vartype="logic" origName="NUM_BLOCKS" localparam="true">
        <const loc="p,12,29,12,30" name="32&apos;sh4" dtype_id="5"/>
      </var>
      <var loc="p,15,16,15,27" name="USE_BIT_IDX" dtype_id="5" vartype="logic" origName="USE_BIT_IDX" localparam="true">
        <const loc="p,15,35,15,36" name="32&apos;sh0" dtype_id="5"/>
      </var>
      <var loc="p,16,16,16,29" name="VALID_BIT_IDX" dtype_id="5" vartype="logic" origName="VALID_BIT_IDX" localparam="true">
        <const loc="p,16,35,16,36" name="32&apos;sh1" dtype_id="5"/>
      </var>
      <var loc="p,18,27,18,37" name="w_blk_stat" dtype_id="7" vartype="logic" origName="w_blk_stat"/>
      <contassign loc="p,18,38,18,39" dtype_id="7">
        <and loc="p,23,7,23,8" dtype_id="7">
          <concat loc="p,21,24,21,25" dtype_id="7">
            <redand loc="p,19,9,19,10" dtype_id="2">
              <sel loc="p,19,19,19,20" dtype_id="10">
                <varref loc="p,19,10,19,19" name="i_sa_data" dtype_id="6"/>
                <const loc="p,19,22,19,23" name="3&apos;h6" dtype_id="15"/>
                <const loc="p,19,20,19,21" name="32&apos;h2" dtype_id="9"/>
              </sel>
            </redand>
            <concat loc="p,20,24,20,25" dtype_id="16">
              <redand loc="p,20,9,20,10" dtype_id="2">
                <sel loc="p,20,19,20,20" dtype_id="10">
                  <varref loc="p,20,10,20,19" name="i_sa_data" dtype_id="6"/>
                  <const loc="p,20,22,20,23" name="3&apos;h4" dtype_id="15"/>
                  <const loc="p,20,20,20,21" name="32&apos;h2" dtype_id="9"/>
                </sel>
              </redand>
              <concat loc="p,19,24,19,25" dtype_id="10">
                <redand loc="p,21,9,21,10" dtype_id="2">
                  <sel loc="p,21,19,21,20" dtype_id="10">
                    <varref loc="p,21,10,21,19" name="i_sa_data" dtype_id="6"/>
                    <const loc="p,21,22,21,23" name="3&apos;h2" dtype_id="15"/>
                    <const loc="p,21,20,21,21" name="32&apos;h2" dtype_id="9"/>
                  </sel>
                </redand>
                <redand loc="p,22,9,22,10" dtype_id="2">
                  <sel loc="p,22,19,22,20" dtype_id="10">
                    <varref loc="p,22,10,22,19" name="i_sa_data" dtype_id="6"/>
                    <const loc="p,22,22,22,23" name="3&apos;h0" dtype_id="15"/>
                    <const loc="p,22,20,22,21" name="32&apos;h2" dtype_id="9"/>
                  </sel>
                </redand>
              </concat>
            </concat>
          </concat>
          <replicate loc="p,23,20,23,21" dtype_id="7">
            <varref loc="p,23,21,23,36" name="i_sa_data_valid" dtype_id="2"/>
            <const loc="p,23,10,23,20" name="32&apos;sh4" dtype_id="5"/>
          </replicate>
        </and>
        <varref loc="p,18,27,18,37" name="w_blk_stat" dtype_id="7"/>
      </contassign>
      <contassign loc="p,25,24,25,25" dtype_id="2">
        <varref loc="p,25,26,25,41" name="i_sa_data_valid" dtype_id="2"/>
        <varref loc="p,25,12,25,23" name="o_brm_valid" dtype_id="2"/>
      </contassign>
      <always loc="p,27,5,27,11">
        <begin loc="p,27,17,27,22">
          <case loc="p,28,9,28,14">
            <varref loc="p,28,15,28,25" name="w_blk_stat" dtype_id="7"/>
            <caseitem loc="p,29,26,29,27">
              <const loc="p,29,9,29,16" name="4&apos;bzz" dtype_id="7"/>
              <const loc="p,29,18,29,25" name="4&apos;hf" dtype_id="7"/>
              <begin loc="p,29,28,29,33">
                <assign loc="p,30,38,30,39" dtype_id="7">
                  <const loc="p,30,40,30,47" name="4&apos;h8" dtype_id="7"/>
                  <varref loc="p,30,13,30,37" name="o_block_replacement_mask" dtype_id="7"/>
                </assign>
              </begin>
            </caseitem>
            <caseitem loc="p,32,44,32,45">
              <const loc="p,32,9,32,16" name="4&apos;h7" dtype_id="7"/>
              <const loc="p,32,18,32,25" name="4&apos;hb" dtype_id="7"/>
              <const loc="p,32,27,32,34" name="4&apos;hd" dtype_id="7"/>
              <const loc="p,32,36,32,43" name="4&apos;he" dtype_id="7"/>
              <begin loc="p,32,46,32,51">
                <assign loc="p,33,38,33,39" dtype_id="7">
                  <not loc="p,33,40,33,41" dtype_id="7">
                    <varref loc="p,33,41,33,51" name="w_blk_stat" dtype_id="7"/>
                  </not>
                  <varref loc="p,33,13,33,37" name="o_block_replacement_mask" dtype_id="7"/>
                </assign>
              </begin>
            </caseitem>
            <caseitem loc="p,35,26,35,27">
              <const loc="p,35,9,35,16" name="4&apos;b100z" dtype_id="7"/>
              <const loc="p,35,18,35,25" name="4&apos;ha" dtype_id="7"/>
              <begin loc="p,35,28,35,33">
                <assign loc="p,36,38,36,39" dtype_id="7">
                  <const loc="p,36,40,36,47" name="4&apos;h4" dtype_id="7"/>
                  <varref loc="p,36,13,36,37" name="o_block_replacement_mask" dtype_id="7"/>
                </assign>
              </begin>
            </caseitem>
            <caseitem loc="p,38,26,38,27">
              <const loc="p,38,9,38,16" name="4&apos;hc" dtype_id="7"/>
              <const loc="p,38,18,38,25" name="4&apos;h6" dtype_id="7"/>
              <begin loc="p,38,28,38,33">
                <assign loc="p,39,38,39,39" dtype_id="7">
                  <const loc="p,39,40,39,47" name="4&apos;h1" dtype_id="7"/>
                  <varref loc="p,39,13,39,37" name="o_block_replacement_mask" dtype_id="7"/>
                </assign>
              </begin>
            </caseitem>
            <caseitem loc="p,41,17,41,18">
              <const loc="p,41,9,41,16" name="4&apos;b10z" dtype_id="7"/>
              <begin loc="p,41,19,41,24">
                <assign loc="p,42,38,42,39" dtype_id="7">
                  <const loc="p,42,40,42,47" name="4&apos;h8" dtype_id="7"/>
                  <varref loc="p,42,13,42,37" name="o_block_replacement_mask" dtype_id="7"/>
                </assign>
              </begin>
            </caseitem>
            <caseitem loc="p,44,9,44,16">
              <begin loc="p,44,19,44,24">
                <assign loc="p,45,38,45,39" dtype_id="7">
                  <const loc="p,45,40,45,47" name="4&apos;h0" dtype_id="7"/>
                  <varref loc="p,45,13,45,37" name="o_block_replacement_mask" dtype_id="7"/>
                </assign>
              </begin>
            </caseitem>
          </case>
        </begin>
      </always>
    </module>
    <module loc="q,3,8,3,20" name="control_unit" origName="control_unit">
      <var loc="q,4,21,4,32" name="i_cache_hit" dtype_id="2" dir="input" pinIndex="1" vartype="logic" origName="i_cache_hit"/>
      <var loc="q,5,21,5,28" name="i_valid" dtype_id="2" dir="input" pinIndex="2" vartype="logic" origName="i_valid"/>
      <var loc="q,7,21,7,40" name="i_mem_data_received" dtype_id="2" dir="input" pinIndex="3" vartype="logic" origName="i_mem_data_received"/>
      <var loc="q,8,21,8,35" name="i_mem_if_valid" dtype_id="2" dir="input" pinIndex="4" vartype="logic" origName="i_mem_if_valid"/>
      <var loc="q,10,21,10,45" name="i_arrays_update_complete" dtype_id="2" dir="input" pinIndex="5" vartype="logic" origName="i_arrays_update_complete"/>
      <var loc="q,11,21,11,32" name="i_auc_valid" dtype_id="2" dir="input" pinIndex="6" vartype="logic" origName="i_auc_valid"/>
      <var loc="q,13,21,13,24" name="clk" dtype_id="2" dir="input" pinIndex="7" vartype="logic" origName="clk"/>
      <var loc="q,14,21,14,27" name="arst_n" dtype_id="2" dir="input" pinIndex="8" vartype="logic" origName="arst_n"/>
      <var loc="q,15,21,15,27" name="i_halt" dtype_id="2" dir="input" pinIndex="9" vartype="logic" origName="i_halt"/>
      <var loc="q,17,21,17,33" name="o_miss_state" dtype_id="2" dir="output" pinIndex="10" vartype="logic" origName="o_miss_state"/>
      <var loc="q,19,21,19,39" name="o_initiate_mem_req" dtype_id="2" dir="output" pinIndex="11" vartype="logic" origName="o_initiate_mem_req"/>
      <var loc="q,20,21,20,35" name="o_mem_if_valid" dtype_id="2" dir="output" pinIndex="12" vartype="logic" origName="o_mem_if_valid"/>
      <var loc="q,22,21,22,44" name="o_initiate_array_update" dtype_id="2" dir="output" pinIndex="13" vartype="logic" origName="o_initiate_array_update"/>
      <var loc="q,23,21,23,39" name="o_send_missed_word" dtype_id="2" dir="output" pinIndex="14" vartype="logic" origName="o_send_missed_word"/>
      <var loc="q,24,21,24,28" name="o_valid" dtype_id="2" dir="output" pinIndex="15" vartype="logic" origName="o_valid"/>
      <var loc="q,26,21,26,35" name="o_mem_if_ready" dtype_id="2" dir="output" pinIndex="16" vartype="logic" origName="o_mem_if_ready"/>
      <var loc="q,27,21,27,43" name="o_arrays_updater_ready" dtype_id="2" dir="output" pinIndex="17" vartype="logic" origName="o_arrays_updater_ready"/>
      <var loc="q,28,21,28,28" name="o_ready" dtype_id="2" dir="output" pinIndex="18" vartype="logic" origName="o_ready"/>
      <var loc="q,31,16,31,26" name="STATE_IDLE" dtype_id="5" vartype="logic" origName="STATE_IDLE" localparam="true">
        <const loc="q,31,43,31,44" name="32&apos;sh0" dtype_id="5"/>
      </var>
      <var loc="q,32,16,32,29" name="STATE_MEM_REQ" dtype_id="5" vartype="logic" origName="STATE_MEM_REQ" localparam="true">
        <const loc="q,32,43,32,44" name="32&apos;sh1" dtype_id="5"/>
      </var>
      <var loc="q,33,16,33,34" name="STATE_ARRAY_UPDATE" dtype_id="5" vartype="logic" origName="STATE_ARRAY_UPDATE" localparam="true">
        <const loc="q,33,43,33,44" name="32&apos;sh2" dtype_id="5"/>
      </var>
      <var loc="q,34,16,34,26" name="NUM_STATES" dtype_id="5" vartype="logic" origName="NUM_STATES" localparam="true">
        <const loc="q,34,43,34,44" name="32&apos;sh3" dtype_id="5"/>
      </var>
      <var loc="q,36,41,36,48" name="r_state" dtype_id="10" vartype="logic" origName="r_state"/>
      <var loc="q,37,41,37,48" name="w_state" dtype_id="10" vartype="logic" origName="w_state"/>
      <contassign loc="q,40,20,40,21" dtype_id="2">
        <not loc="q,40,22,40,23" dtype_id="2">
          <or loc="q,40,31,40,32" dtype_id="2">
            <varref loc="q,40,24,40,30" name="i_halt" dtype_id="2"/>
            <varref loc="q,40,33,40,45" name="o_miss_state" dtype_id="2"/>
          </or>
        </not>
        <varref loc="q,40,12,40,19" name="o_ready" dtype_id="2"/>
      </contassign>
      <contassign loc="q,41,35,41,36" dtype_id="2">
        <not loc="q,41,37,41,38" dtype_id="2">
          <varref loc="q,41,38,41,44" name="i_halt" dtype_id="2"/>
        </not>
        <varref loc="q,41,12,41,34" name="o_arrays_updater_ready" dtype_id="2"/>
      </contassign>
      <always loc="q,43,5,43,11">
        <sentree loc="q,43,12,43,13">
          <senitem loc="q,43,27,43,34" edgeType="NEG">
            <varref loc="q,43,35,43,41" name="arst_n" dtype_id="2"/>
          </senitem>
          <senitem loc="q,43,14,43,21" edgeType="POS">
            <varref loc="q,43,22,43,25" name="clk" dtype_id="2"/>
          </senitem>
        </sentree>
        <begin loc="q,43,43,43,48">
          <if loc="q,44,9,44,11">
            <varref loc="q,44,13,44,19" name="arst_n" dtype_id="2"/>
            <begin>
              <if loc="q,47,14,47,16">
                <not loc="q,47,17,47,18" dtype_id="2">
                  <varref loc="q,47,18,47,24" name="i_halt" dtype_id="2"/>
                </not>
                <begin>
                  <begin loc="q,47,26,47,31">
                    <assigndly loc="q,48,21,48,23" dtype_id="10">
                      <varref loc="q,48,24,48,31" name="w_state" dtype_id="10"/>
                      <varref loc="q,48,13,48,20" name="r_state" dtype_id="10"/>
                    </assigndly>
                  </begin>
                </begin>
              </if>
            </begin>
            <begin>
              <begin loc="q,44,21,44,26">
                <assigndly loc="q,45,21,45,23" dtype_id="10">
                  <const loc="q,45,43,45,44" name="2&apos;h0" dtype_id="10"/>
                  <varref loc="q,45,13,45,20" name="r_state" dtype_id="10"/>
                </assigndly>
              </begin>
            </begin>
          </if>
        </begin>
      </always>
      <always loc="q,52,5,52,11">
        <begin loc="q,52,17,52,22">
          <case loc="q,53,9,53,13">
            <extend loc="q,53,15,53,22" dtype_id="9" width="32" widthminv="2">
              <varref loc="q,53,15,53,22" name="r_state" dtype_id="10"/>
            </extend>
            <caseitem loc="q,54,25,54,26">
              <const loc="q,54,13,54,23" name="32&apos;sh0" dtype_id="5"/>
              <begin loc="q,54,29,54,34">
                <assign loc="q,55,25,55,26" dtype_id="10">
                  <sel loc="q,55,52,55,53" dtype_id="10">
                    <cond loc="q,55,52,55,53" dtype_id="5">
                      <and loc="q,55,41,55,42" dtype_id="2">
                        <not loc="q,55,28,55,29" dtype_id="2">
                          <varref loc="q,55,29,55,40" name="i_cache_hit" dtype_id="2"/>
                        </not>
                        <varref loc="q,55,43,55,50" name="i_valid" dtype_id="2"/>
                      </and>
                      <const loc="q,55,54,55,67" name="32&apos;sh1" dtype_id="5"/>
                      <const loc="q,55,70,55,80" name="32&apos;sh0" dtype_id="5"/>
                    </cond>
                    <const loc="q,55,52,55,53" name="32&apos;h0" dtype_id="9"/>
                    <const loc="q,55,52,55,53" name="32&apos;h2" dtype_id="9"/>
                  </sel>
                  <varref loc="q,55,17,55,24" name="w_state" dtype_id="10"/>
                </assign>
              </begin>
            </caseitem>
            <caseitem loc="q,58,27,58,28">
              <const loc="q,58,13,58,26" name="32&apos;sh1" dtype_id="5"/>
              <begin loc="q,58,29,58,34">
                <assign loc="q,59,25,59,26" dtype_id="10">
                  <sel loc="q,59,66,59,67" dtype_id="10">
                    <cond loc="q,59,66,59,67" dtype_id="5">
                      <and loc="q,59,48,59,49" dtype_id="2">
                        <varref loc="q,59,28,59,47" name="i_mem_data_received" dtype_id="2"/>
                        <varref loc="q,59,50,59,64" name="i_mem_if_valid" dtype_id="2"/>
                      </and>
                      <const loc="q,59,68,59,86" name="32&apos;sh2" dtype_id="5"/>
                      <const loc="q,59,89,59,102" name="32&apos;sh1" dtype_id="5"/>
                    </cond>
                    <const loc="q,59,66,59,67" name="32&apos;h0" dtype_id="9"/>
                    <const loc="q,59,66,59,67" name="32&apos;h2" dtype_id="9"/>
                  </sel>
                  <varref loc="q,59,17,59,24" name="w_state" dtype_id="10"/>
                </assign>
              </begin>
            </caseitem>
            <caseitem loc="q,62,32,62,33">
              <const loc="q,62,13,62,31" name="32&apos;sh2" dtype_id="5"/>
              <begin loc="q,62,34,62,39">
                <assign loc="q,63,25,63,26" dtype_id="10">
                  <sel loc="q,63,68,63,69" dtype_id="10">
                    <cond loc="q,63,68,63,69" dtype_id="5">
                      <and loc="q,63,53,63,54" dtype_id="2">
                        <varref loc="q,63,28,63,52" name="i_arrays_update_complete" dtype_id="2"/>
                        <varref loc="q,63,55,63,66" name="i_auc_valid" dtype_id="2"/>
                      </and>
                      <const loc="q,63,70,63,80" name="32&apos;sh0" dtype_id="5"/>
                      <const loc="q,63,83,63,101" name="32&apos;sh2" dtype_id="5"/>
                    </cond>
                    <const loc="q,63,68,63,69" name="32&apos;h0" dtype_id="9"/>
                    <const loc="q,63,68,63,69" name="32&apos;h2" dtype_id="9"/>
                  </sel>
                  <varref loc="q,63,17,63,24" name="w_state" dtype_id="10"/>
                </assign>
              </begin>
            </caseitem>
            <caseitem loc="q,65,13,65,20">
              <begin loc="q,65,22,65,27">
                <assign loc="q,66,25,66,26" dtype_id="10">
                  <const loc="q,66,27,66,37" name="2&apos;h0" dtype_id="10"/>
                  <varref loc="q,66,17,66,24" name="w_state" dtype_id="10"/>
                </assign>
              </begin>
            </caseitem>
          </case>
        </begin>
      </always>
      <contassign loc="q,71,33,71,34" dtype_id="2">
        <neqcase loc="q,71,44,71,47" dtype_id="2">
          <const loc="q,71,48,71,58" name="32&apos;sh0" dtype_id="5"/>
          <extend loc="q,71,36,71,43" dtype_id="9" width="32" widthminv="2">
            <varref loc="q,71,36,71,43" name="w_state" dtype_id="10"/>
          </extend>
        </neqcase>
        <varref loc="q,71,12,71,24" name="o_miss_state" dtype_id="2"/>
      </contassign>
      <contassign loc="q,73,33,73,34" dtype_id="2">
        <and loc="q,73,63,73,64" dtype_id="2">
          <eqcase loc="q,73,44,73,47" dtype_id="2">
            <const loc="q,73,48,73,61" name="32&apos;sh1" dtype_id="5"/>
            <extend loc="q,73,36,73,43" dtype_id="9" width="32" widthminv="2">
              <varref loc="q,73,36,73,43" name="w_state" dtype_id="10"/>
            </extend>
          </eqcase>
          <neqcase loc="q,73,74,73,77" dtype_id="2">
            <const loc="q,73,78,73,91" name="32&apos;sh1" dtype_id="5"/>
            <extend loc="q,73,66,73,73" dtype_id="9" width="32" widthminv="2">
              <varref loc="q,73,66,73,73" name="r_state" dtype_id="10"/>
            </extend>
          </neqcase>
        </and>
        <varref loc="q,73,12,73,30" name="o_initiate_mem_req" dtype_id="2"/>
      </contassign>
      <contassign loc="q,74,33,74,34" dtype_id="2">
        <eqcase loc="q,74,44,74,47" dtype_id="2">
          <const loc="q,74,48,74,61" name="32&apos;sh1" dtype_id="5"/>
          <extend loc="q,74,36,74,43" dtype_id="9" width="32" widthminv="2">
            <varref loc="q,74,36,74,43" name="w_state" dtype_id="10"/>
          </extend>
        </eqcase>
        <varref loc="q,74,12,74,26" name="o_mem_if_valid" dtype_id="2"/>
      </contassign>
      <contassign loc="q,75,33,75,34" dtype_id="2">
        <and loc="q,75,63,75,64" dtype_id="2">
          <eqcase loc="q,75,44,75,47" dtype_id="2">
            <const loc="q,75,48,75,61" name="32&apos;sh1" dtype_id="5"/>
            <extend loc="q,75,36,75,43" dtype_id="9" width="32" widthminv="2">
              <varref loc="q,75,36,75,43" name="w_state" dtype_id="10"/>
            </extend>
          </eqcase>
          <not loc="q,75,65,75,66" dtype_id="2">
            <varref loc="q,75,66,75,72" name="i_halt" dtype_id="2"/>
          </not>
        </and>
        <varref loc="q,75,12,75,26" name="o_mem_if_ready" dtype_id="2"/>
      </contassign>
      <contassign loc="q,77,36,77,37" dtype_id="2">
        <neqcase loc="q,77,47,77,50" dtype_id="2">
          <const loc="q,77,51,77,61" name="32&apos;sh0" dtype_id="5"/>
          <extend loc="q,77,39,77,46" dtype_id="9" width="32" widthminv="2">
            <varref loc="q,77,39,77,46" name="w_state" dtype_id="10"/>
          </extend>
        </neqcase>
        <varref loc="q,77,12,77,35" name="o_initiate_array_update" dtype_id="2"/>
      </contassign>
      <contassign loc="q,78,33,78,34" dtype_id="2">
        <and loc="q,78,60,78,61" dtype_id="2">
          <eqcase loc="q,78,44,78,47" dtype_id="2">
            <const loc="q,78,48,78,58" name="32&apos;sh0" dtype_id="5"/>
            <extend loc="q,78,36,78,43" dtype_id="9" width="32" widthminv="2">
              <varref loc="q,78,36,78,43" name="w_state" dtype_id="10"/>
            </extend>
          </eqcase>
          <neqcase loc="q,78,71,78,74" dtype_id="2">
            <const loc="q,78,75,78,85" name="32&apos;sh0" dtype_id="5"/>
            <extend loc="q,78,63,78,70" dtype_id="9" width="32" widthminv="2">
              <varref loc="q,78,63,78,70" name="r_state" dtype_id="10"/>
            </extend>
          </neqcase>
        </and>
        <varref loc="q,78,12,78,30" name="o_send_missed_word" dtype_id="2"/>
      </contassign>
      <contassign loc="q,80,20,80,21" dtype_id="2">
        <or loc="q,80,47,80,48" dtype_id="2">
          <neqcase loc="q,80,31,80,34" dtype_id="2">
            <const loc="q,80,35,80,45" name="32&apos;sh0" dtype_id="5"/>
            <extend loc="q,80,23,80,30" dtype_id="9" width="32" widthminv="2">
              <varref loc="q,80,23,80,30" name="w_state" dtype_id="10"/>
            </extend>
          </neqcase>
          <neqcase loc="q,80,58,80,61" dtype_id="2">
            <const loc="q,80,62,80,72" name="32&apos;sh0" dtype_id="5"/>
            <extend loc="q,80,50,80,57" dtype_id="9" width="32" widthminv="2">
              <varref loc="q,80,50,80,57" name="r_state" dtype_id="10"/>
            </extend>
          </neqcase>
        </or>
        <varref loc="q,80,12,80,19" name="o_valid" dtype_id="2"/>
      </contassign>
    </module>
    <module loc="r,13,8,13,25" name="memory_controller" origName="memory_controller">
      <var loc="r,14,53,14,65" name="i_block_addr" dtype_id="1" dir="input" pinIndex="1" vartype="logic" origName="i_block_addr"/>
      <var loc="r,15,53,15,71" name="i_block_addr_valid" dtype_id="2" dir="input" pinIndex="2" vartype="logic" origName="i_block_addr_valid"/>
      <var loc="r,17,53,17,67" name="i_initiate_req" dtype_id="2" dir="input" pinIndex="3" vartype="logic" origName="i_initiate_req"/>
      <var loc="r,18,53,18,63" name="i_ir_valid" dtype_id="2" dir="input" pinIndex="4" vartype="logic" origName="i_ir_valid"/>
      <var loc="r,20,53,20,63" name="i_mem_data" dtype_id="3" dir="input" pinIndex="5" vartype="logic" origName="i_mem_data"/>
      <var loc="r,21,53,21,69" name="i_mem_data_valid" dtype_id="2" dir="input" pinIndex="6" vartype="logic" origName="i_mem_data_valid"/>
      <var loc="r,23,53,23,56" name="clk" dtype_id="2" dir="input" pinIndex="7" vartype="logic" origName="clk"/>
      <var loc="r,24,53,24,59" name="arst_n" dtype_id="2" dir="input" pinIndex="8" vartype="logic" origName="arst_n"/>
      <var loc="r,25,53,25,59" name="i_halt" dtype_id="2" dir="input" pinIndex="9" vartype="logic" origName="i_halt"/>
      <var loc="r,27,53,27,67" name="o_mem_req_addr" dtype_id="1" dir="output" pinIndex="10" vartype="logic" origName="o_mem_req_addr"/>
      <var loc="r,28,53,28,68" name="o_mem_req_valid" dtype_id="2" dir="output" pinIndex="11" vartype="logic" origName="o_mem_req_valid"/>
      <var loc="r,29,53,29,64" name="o_mem_ready" dtype_id="2" dir="output" pinIndex="12" vartype="logic" origName="o_mem_ready"/>
      <var loc="r,31,53,31,72" name="o_mem_data_received" dtype_id="2" dir="output" pinIndex="13" vartype="logic" origName="o_mem_data_received"/>
      <var loc="r,32,53,32,74" name="o_mem_data_rcvd_valid" dtype_id="2" dir="output" pinIndex="14" vartype="logic" origName="o_mem_data_rcvd_valid"/>
      <var loc="r,33,53,33,63" name="o_ir_ready" dtype_id="2" dir="output" pinIndex="15" vartype="logic" origName="o_ir_ready"/>
      <var loc="r,35,53,35,69" name="o_mem_block_data" dtype_id="21" dir="output" pinIndex="16" vartype="logic" origName="o_mem_block_data"/>
      <var loc="r,36,53,36,73" name="o_mem_num_words_rcvd" dtype_id="20" dir="output" pinIndex="17" vartype="logic" origName="o_mem_num_words_rcvd"/>
      <var loc="r,37,53,37,75" name="o_mem_block_data_valid" dtype_id="2" dir="output" pinIndex="18" vartype="logic" origName="o_mem_block_data_valid"/>
      <var loc="r,40,16,40,26" name="ADDR_WIDTH" dtype_id="5" vartype="logic" origName="ADDR_WIDTH" localparam="true">
        <const loc="r,40,39,40,41" name="32&apos;sh10" dtype_id="5"/>
      </var>
      <var loc="r,41,16,41,34" name="EXT_MEM_DATA_WIDTH" dtype_id="5" vartype="logic" origName="EXT_MEM_DATA_WIDTH" localparam="true">
        <const loc="r,41,39,41,41" name="32&apos;sh28" dtype_id="5"/>
      </var>
      <var loc="r,42,16,42,34" name="INT_MEM_DATA_WIDTH" dtype_id="5" vartype="logic" origName="INT_MEM_DATA_WIDTH" localparam="true">
        <const loc="r,42,39,42,41" name="32&apos;sh50" dtype_id="5"/>
      </var>
      <var loc="r,43,16,43,36" name="MEM_BLOCK_DATA_WIDTH" dtype_id="5" vartype="logic" origName="MEM_BLOCK_DATA_WIDTH" localparam="true">
        <const loc="r,43,39,43,42" name="32&apos;sh140" dtype_id="5"/>
      </var>
      <var loc="r,45,17,45,37" name="NUM_MEM_TRANSACTIONS" dtype_id="5" vartype="logic" origName="NUM_MEM_TRANSACTIONS" localparam="true">
        <const loc="r,45,41,45,42" name="32&apos;sh4" dtype_id="5"/>
      </var>
      <var loc="r,46,17,46,34" name="NUM_WORDS_P_BLOCK" dtype_id="5" vartype="logic" origName="NUM_WORDS_P_BLOCK" localparam="true">
        <const loc="r,46,41,46,43" name="32&apos;sh10" dtype_id="5"/>
      </var>
      <var loc="r,48,16,48,26" name="STATE_IDLE" dtype_id="5" vartype="logic" origName="STATE_IDLE" localparam="true">
        <const loc="r,48,39,48,40" name="32&apos;sh0" dtype_id="5"/>
      </var>
      <var loc="r,49,16,49,35" name="STATE_MEM_REQUESTED" dtype_id="5" vartype="logic" origName="STATE_MEM_REQUESTED" localparam="true">
        <const loc="r,49,39,49,40" name="32&apos;sh1" dtype_id="5"/>
      </var>
      <var loc="r,50,16,50,35" name="STATE_MEM_RECEIVING" dtype_id="5" vartype="logic" origName="STATE_MEM_RECEIVING" localparam="true">
        <const loc="r,50,39,50,40" name="32&apos;sh2" dtype_id="5"/>
      </var>
      <var loc="r,51,16,51,26" name="NUM_STATES" dtype_id="5" vartype="logic" origName="NUM_STATES" localparam="true">
        <const loc="r,51,29,51,30" name="32&apos;sh3" dtype_id="5"/>
      </var>
      <var loc="r,68,37,68,48" name="mb_mem_data" dtype_id="11" vartype="logic" origName="mb_mem_data"/>
      <var loc="r,69,37,69,54" name="mb_mem_data_valid" dtype_id="2" vartype="logic" origName="mb_mem_data_valid"/>
      <instance loc="r,71,19,71,34" name="memory_buffer_m" defName="memory_buffer" origName="memory_buffer_m">
        <port loc="r,72,10,72,20" name="i_mem_data" direction="in" portIndex="1">
          <varref loc="r,72,21,72,31" name="i_mem_data" dtype_id="3"/>
        </port>
        <port loc="r,73,10,73,26" name="i_mem_data_valid" direction="in" portIndex="2">
          <varref loc="r,73,27,73,43" name="i_mem_data_valid" dtype_id="2"/>
        </port>
        <port loc="r,75,10,75,13" name="clk" direction="in" portIndex="3">
          <varref loc="r,75,14,75,17" name="clk" dtype_id="2"/>
        </port>
        <port loc="r,76,10,76,16" name="arst_n" direction="in" portIndex="4">
          <varref loc="r,76,17,76,23" name="arst_n" dtype_id="2"/>
        </port>
        <port loc="r,77,10,77,16" name="i_halt" direction="in" portIndex="5">
          <varref loc="r,77,17,77,23" name="i_halt" dtype_id="2"/>
        </port>
        <port loc="r,79,10,79,20" name="o_mem_data" direction="out" portIndex="6">
          <varref loc="r,79,21,79,32" name="mb_mem_data" dtype_id="11"/>
        </port>
        <port loc="r,80,10,80,26" name="o_mem_data_valid" direction="out" portIndex="7">
          <varref loc="r,80,27,80,44" name="mb_mem_data_valid" dtype_id="2"/>
        </port>
        <port loc="r,81,10,81,17" name="o_ready" direction="out" portIndex="8">
          <varref loc="r,81,18,81,28" name="o_ir_ready" dtype_id="2"/>
        </port>
      </instance>
      <var loc="r,86,37,86,44" name="r_state" dtype_id="10" vartype="logic" origName="r_state"/>
      <var loc="r,87,37,87,44" name="w_state" dtype_id="10" vartype="logic" origName="w_state"/>
      <var loc="r,89,42,89,64" name="r_transactions_counter" dtype_id="16" vartype="logic" origName="r_transactions_counter"/>
      <var loc="r,90,10,90,30" name="w_all_words_received" dtype_id="2" vartype="logic" origName="w_all_words_received"/>
      <contassign loc="r,92,33,92,34" dtype_id="2">
        <eqcase loc="r,92,59,92,62" dtype_id="2">
          <const loc="r,92,63,92,83" name="32&apos;sh4" dtype_id="5"/>
          <extend loc="r,92,36,92,58" dtype_id="9" width="32" widthminv="3">
            <varref loc="r,92,36,92,58" name="r_transactions_counter" dtype_id="16"/>
          </extend>
        </eqcase>
        <varref loc="r,92,12,92,32" name="w_all_words_received" dtype_id="2"/>
      </contassign>
      <contassign loc="r,93,33,93,34" dtype_id="20">
        <shiftl loc="r,93,58,93,60" dtype_id="20">
          <extend loc="r,93,35,93,57" dtype_id="20" width="5" widthminv="3">
            <varref loc="r,93,35,93,57" name="r_transactions_counter" dtype_id="16"/>
          </extend>
          <const loc="r,93,61,93,62" name="32&apos;sh2" dtype_id="5"/>
        </shiftl>
        <varref loc="r,93,12,93,32" name="o_mem_num_words_rcvd" dtype_id="20"/>
      </contassign>
      <always loc="r,95,5,95,11">
        <sentree loc="r,95,12,95,13">
          <senitem loc="r,95,27,95,34" edgeType="NEG">
            <varref loc="r,95,35,95,41" name="arst_n" dtype_id="2"/>
          </senitem>
          <senitem loc="r,95,14,95,21" edgeType="POS">
            <varref loc="r,95,22,95,25" name="clk" dtype_id="2"/>
          </senitem>
        </sentree>
        <begin loc="r,95,43,95,48">
          <if loc="r,96,9,96,11">
            <varref loc="r,96,13,96,19" name="arst_n" dtype_id="2"/>
            <begin>
              <if loc="r,99,14,99,16">
                <not loc="r,99,17,99,18" dtype_id="2">
                  <varref loc="r,99,18,99,24" name="i_halt" dtype_id="2"/>
                </not>
                <begin>
                  <begin loc="r,99,26,99,31">
                    <assigndly loc="r,100,21,100,23" dtype_id="10">
                      <varref loc="r,100,24,100,31" name="w_state" dtype_id="10"/>
                      <varref loc="r,100,13,100,20" name="r_state" dtype_id="10"/>
                    </assigndly>
                  </begin>
                </begin>
              </if>
            </begin>
            <begin>
              <begin loc="r,96,21,96,26">
                <assigndly loc="r,97,21,97,23" dtype_id="10">
                  <const loc="r,97,43,97,44" name="2&apos;h0" dtype_id="10"/>
                  <varref loc="r,97,13,97,20" name="r_state" dtype_id="10"/>
                </assigndly>
              </begin>
            </begin>
          </if>
        </begin>
      </always>
      <always loc="r,105,5,105,11">
        <begin loc="r,105,17,105,22">
          <case loc="r,106,9,106,13">
            <extend loc="r,106,14,106,21" dtype_id="9" width="32" widthminv="2">
              <varref loc="r,106,14,106,21" name="r_state" dtype_id="10"/>
            </extend>
            <caseitem loc="r,107,20,107,21">
              <const loc="r,107,9,107,19" name="32&apos;sh0" dtype_id="5"/>
              <begin loc="r,107,22,107,27">
                <assign loc="r,108,21,108,22" dtype_id="10">
                  <sel loc="r,108,53,108,54" dtype_id="10">
                    <cond loc="r,108,53,108,54" dtype_id="5">
                      <and loc="r,108,39,108,40" dtype_id="2">
                        <varref loc="r,108,24,108,38" name="i_initiate_req" dtype_id="2"/>
                        <varref loc="r,108,41,108,51" name="i_ir_valid" dtype_id="2"/>
                      </and>
                      <const loc="r,108,55,108,74" name="32&apos;sh1" dtype_id="5"/>
                      <const loc="r,108,77,108,87" name="32&apos;sh0" dtype_id="5"/>
                    </cond>
                    <const loc="r,108,53,108,54" name="32&apos;h0" dtype_id="9"/>
                    <const loc="r,108,53,108,54" name="32&apos;h2" dtype_id="9"/>
                  </sel>
                  <varref loc="r,108,13,108,20" name="w_state" dtype_id="10"/>
                </assign>
              </begin>
            </caseitem>
            <caseitem loc="r,110,29,110,30">
              <const loc="r,110,9,110,28" name="32&apos;sh1" dtype_id="5"/>
              <begin loc="r,110,32,110,37">
                <assign loc="r,111,21,111,22" dtype_id="10">
                  <sel loc="r,111,43,111,44" dtype_id="10">
                    <cond loc="r,111,43,111,44" dtype_id="5">
                      <varref loc="r,111,24,111,41" name="mb_mem_data_valid" dtype_id="2"/>
                      <const loc="r,111,45,111,64" name="32&apos;sh2" dtype_id="5"/>
                      <const loc="r,111,67,111,86" name="32&apos;sh1" dtype_id="5"/>
                    </cond>
                    <const loc="r,111,43,111,44" name="32&apos;h0" dtype_id="9"/>
                    <const loc="r,111,43,111,44" name="32&apos;h2" dtype_id="9"/>
                  </sel>
                  <varref loc="r,111,13,111,20" name="w_state" dtype_id="10"/>
                </assign>
              </begin>
            </caseitem>
            <caseitem loc="r,113,29,113,30">
              <const loc="r,113,9,113,28" name="32&apos;sh2" dtype_id="5"/>
              <begin loc="r,113,31,113,36">
                <assign loc="r,114,21,114,22" dtype_id="10">
                  <sel loc="r,114,46,114,47" dtype_id="10">
                    <cond loc="r,114,46,114,47" dtype_id="5">
                      <varref loc="r,114,24,114,44" name="w_all_words_received" dtype_id="2"/>
                      <const loc="r,114,48,114,58" name="32&apos;sh0" dtype_id="5"/>
                      <const loc="r,114,61,114,80" name="32&apos;sh2" dtype_id="5"/>
                    </cond>
                    <const loc="r,114,46,114,47" name="32&apos;h0" dtype_id="9"/>
                    <const loc="r,114,46,114,47" name="32&apos;h2" dtype_id="9"/>
                  </sel>
                  <varref loc="r,114,13,114,20" name="w_state" dtype_id="10"/>
                </assign>
              </begin>
            </caseitem>
            <caseitem loc="r,117,9,117,16">
              <begin loc="r,117,19,117,24">
                <assign loc="r,118,21,118,22" dtype_id="10">
                  <const loc="r,118,23,118,33" name="2&apos;h0" dtype_id="10"/>
                  <varref loc="r,118,13,118,20" name="w_state" dtype_id="10"/>
                </assign>
              </begin>
            </caseitem>
          </case>
        </begin>
      </always>
      <always loc="r,123,5,123,11">
        <sentree loc="r,123,12,123,13">
          <senitem loc="r,123,27,123,34" edgeType="NEG">
            <varref loc="r,123,35,123,41" name="arst_n" dtype_id="2"/>
          </senitem>
          <senitem loc="r,123,14,123,21" edgeType="NEG">
            <varref loc="r,123,22,123,25" name="clk" dtype_id="2"/>
          </senitem>
        </sentree>
        <begin loc="r,123,43,123,48">
          <if loc="r,124,9,124,11">
            <varref loc="r,124,13,124,19" name="arst_n" dtype_id="2"/>
            <begin>
              <if loc="r,127,14,127,16">
                <and loc="r,127,25,127,26" dtype_id="2">
                  <not loc="r,127,17,127,18" dtype_id="2">
                    <varref loc="r,127,18,127,24" name="i_halt" dtype_id="2"/>
                  </not>
                  <or loc="r,128,73,128,74" dtype_id="2">
                    <and loc="r,128,52,128,53" dtype_id="2">
                      <eqcase loc="r,128,27,128,30" dtype_id="2">
                        <const loc="r,128,31,128,50" name="32&apos;sh2" dtype_id="5"/>
                        <extend loc="r,128,19,128,26" dtype_id="9" width="32" widthminv="2">
                          <varref loc="r,128,19,128,26" name="w_state" dtype_id="10"/>
                        </extend>
                      </eqcase>
                      <varref loc="r,128,54,128,71" name="mb_mem_data_valid" dtype_id="2"/>
                    </and>
                    <eqcase loc="r,129,41,129,44" dtype_id="2">
                      <const loc="r,129,45,129,65" name="32&apos;sh4" dtype_id="5"/>
                      <extend loc="r,129,18,129,40" dtype_id="9" width="32" widthminv="3">
                        <varref loc="r,129,18,129,40" name="r_transactions_counter" dtype_id="16"/>
                      </extend>
                    </eqcase>
                  </or>
                </and>
                <begin>
                  <begin loc="r,130,16,130,21">
                    <assigndly loc="r,132,36,132,38" dtype_id="16">
                      <sel loc="r,132,89,132,90" dtype_id="16">
                        <cond loc="r,132,89,132,90" dtype_id="9">
                          <eqcase loc="r,132,63,132,66" dtype_id="2">
                            <const loc="r,132,67,132,87" name="32&apos;sh4" dtype_id="5"/>
                            <extend loc="r,132,40,132,62" dtype_id="9" width="32" widthminv="3">
                              <varref loc="r,132,40,132,62" name="r_transactions_counter" dtype_id="16"/>
                            </extend>
                          </eqcase>
                          <const loc="r,132,124,132,125" name="32&apos;h0" dtype_id="9"/>
                          <add loc="r,133,115,133,116" dtype_id="9">
                            <const loc="r,133,117,133,118" name="32&apos;sh1" dtype_id="5"/>
                            <extend loc="r,133,92,133,114" dtype_id="9" width="32" widthminv="3">
                              <varref loc="r,133,92,133,114" name="r_transactions_counter" dtype_id="16"/>
                            </extend>
                          </add>
                        </cond>
                        <const loc="r,132,89,132,90" name="32&apos;h0" dtype_id="9"/>
                        <const loc="r,132,89,132,90" name="32&apos;h3" dtype_id="9"/>
                      </sel>
                      <varref loc="r,132,13,132,35" name="r_transactions_counter" dtype_id="16"/>
                    </assigndly>
                  </begin>
                </begin>
              </if>
            </begin>
            <begin>
              <begin loc="r,124,21,124,26">
                <assigndly loc="r,125,36,125,38" dtype_id="16">
                  <const loc="r,125,72,125,73" name="3&apos;h0" dtype_id="16"/>
                  <varref loc="r,125,13,125,35" name="r_transactions_counter" dtype_id="16"/>
                </assigndly>
              </begin>
            </begin>
          </if>
        </begin>
      </always>
      <always loc="r,137,5,137,11">
        <sentree loc="r,137,12,137,13">
          <senitem loc="r,137,27,137,34" edgeType="NEG">
            <varref loc="r,137,35,137,41" name="arst_n" dtype_id="2"/>
          </senitem>
          <senitem loc="r,137,14,137,21" edgeType="NEG">
            <varref loc="r,137,22,137,25" name="clk" dtype_id="2"/>
          </senitem>
        </sentree>
        <begin loc="r,137,43,137,48">
          <if loc="r,138,9,138,11">
            <varref loc="r,138,13,138,19" name="arst_n" dtype_id="2"/>
            <begin>
              <if loc="r,141,14,141,16">
                <and loc="r,141,45,141,46" dtype_id="2">
                  <and loc="r,141,25,141,26" dtype_id="2">
                    <not loc="r,141,17,141,18" dtype_id="2">
                      <varref loc="r,141,18,141,24" name="i_halt" dtype_id="2"/>
                    </not>
                    <varref loc="r,141,27,141,44" name="mb_mem_data_valid" dtype_id="2"/>
                  </and>
                  <or loc="r,142,40,142,41" dtype_id="2">
                    <not loc="r,142,18,142,19" dtype_id="2">
                      <varref loc="r,142,19,142,39" name="w_all_words_received" dtype_id="2"/>
                    </not>
                    <eqcase loc="r,142,51,142,54" dtype_id="2">
                      <const loc="r,142,55,142,74" name="32&apos;sh2" dtype_id="5"/>
                      <extend loc="r,142,43,142,50" dtype_id="9" width="32" widthminv="2">
                        <varref loc="r,142,43,142,50" name="w_state" dtype_id="10"/>
                      </extend>
                    </eqcase>
                  </or>
                </and>
                <begin>
                  <begin loc="r,142,78,142,83">
                    <case loc="r,143,13,143,17">
                      <extend loc="r,143,18,143,40" dtype_id="7" width="4" widthminv="3">
                        <varref loc="r,143,18,143,40" name="r_transactions_counter" dtype_id="16"/>
                      </extend>
                      <caseitem loc="r,144,17,144,18">
                        <const loc="r,144,13,144,17" name="4&apos;h0" dtype_id="7"/>
                        <begin loc="r,144,19,144,24">
                          <assigndly loc="r,145,40,145,42" dtype_id="11">
                            <varref loc="r,145,43,145,54" name="mb_mem_data" dtype_id="11"/>
                            <sel loc="r,145,33,145,34" dtype_id="11">
                              <varref loc="r,145,17,145,33" name="o_mem_block_data" dtype_id="21"/>
                              <const loc="r,145,37,145,38" name="9&apos;h0" dtype_id="24"/>
                              <const loc="r,145,34,145,36" name="32&apos;h50" dtype_id="9"/>
                            </sel>
                          </assigndly>
                        </begin>
                      </caseitem>
                      <caseitem loc="r,147,17,147,18">
                        <const loc="r,147,13,147,17" name="4&apos;h1" dtype_id="7"/>
                        <begin loc="r,147,19,147,24">
                          <assigndly loc="r,148,42,148,44" dtype_id="11">
                            <varref loc="r,148,45,148,56" name="mb_mem_data" dtype_id="11"/>
                            <sel loc="r,148,33,148,34" dtype_id="11">
                              <varref loc="r,148,17,148,33" name="o_mem_block_data" dtype_id="21"/>
                              <const loc="r,148,38,148,40" name="9&apos;h50" dtype_id="24"/>
                              <const loc="r,148,34,148,37" name="32&apos;h50" dtype_id="9"/>
                            </sel>
                          </assigndly>
                        </begin>
                      </caseitem>
                      <caseitem loc="r,150,17,150,18">
                        <const loc="r,150,13,150,17" name="4&apos;h2" dtype_id="7"/>
                        <begin loc="r,150,19,150,24">
                          <assigndly loc="r,151,43,151,45" dtype_id="11">
                            <varref loc="r,151,46,151,57" name="mb_mem_data" dtype_id="11"/>
                            <sel loc="r,151,33,151,34" dtype_id="11">
                              <varref loc="r,151,17,151,33" name="o_mem_block_data" dtype_id="21"/>
                              <const loc="r,151,38,151,41" name="9&apos;ha0" dtype_id="24"/>
                              <const loc="r,151,34,151,37" name="32&apos;h50" dtype_id="9"/>
                            </sel>
                          </assigndly>
                        </begin>
                      </caseitem>
                      <caseitem loc="r,153,17,153,18">
                        <const loc="r,153,13,153,17" name="4&apos;h3" dtype_id="7"/>
                        <begin loc="r,153,19,153,24">
                          <assigndly loc="r,154,43,154,45" dtype_id="11">
                            <varref loc="r,154,46,154,57" name="mb_mem_data" dtype_id="11"/>
                            <sel loc="r,154,33,154,34" dtype_id="11">
                              <varref loc="r,154,17,154,33" name="o_mem_block_data" dtype_id="21"/>
                              <const loc="r,154,38,154,41" name="9&apos;hf0" dtype_id="24"/>
                              <const loc="r,154,34,154,37" name="32&apos;h50" dtype_id="9"/>
                            </sel>
                          </assigndly>
                        </begin>
                      </caseitem>
                    </case>
                  </begin>
                </begin>
              </if>
            </begin>
            <begin>
              <begin loc="r,138,21,138,26">
                <assigndly loc="r,139,30,139,32" dtype_id="21">
                  <const loc="r,139,54,139,55" name="320&apos;h0" dtype_id="21"/>
                  <varref loc="r,139,13,139,29" name="o_mem_block_data" dtype_id="21"/>
                </assigndly>
              </begin>
            </begin>
          </if>
        </begin>
      </always>
      <var loc="r,160,9,160,31" name="r_mem_block_data_valid" dtype_id="2" vartype="logic" origName="r_mem_block_data_valid"/>
      <contassign loc="r,161,35,161,36" dtype_id="2">
        <or loc="r,161,58,161,59" dtype_id="2">
          <varref loc="r,161,37,161,57" name="w_all_words_received" dtype_id="2"/>
          <varref loc="r,161,60,161,82" name="r_mem_block_data_valid" dtype_id="2"/>
        </or>
        <varref loc="r,161,12,161,34" name="o_mem_block_data_valid" dtype_id="2"/>
      </contassign>
      <always loc="r,162,5,162,11">
        <sentree loc="r,162,12,162,13">
          <senitem loc="r,162,27,162,34" edgeType="NEG">
            <varref loc="r,162,35,162,41" name="arst_n" dtype_id="2"/>
          </senitem>
          <senitem loc="r,162,14,162,21" edgeType="POS">
            <varref loc="r,162,22,162,25" name="clk" dtype_id="2"/>
          </senitem>
        </sentree>
        <begin loc="r,162,43,162,48">
          <if loc="r,163,9,163,11">
            <varref loc="r,163,13,163,19" name="arst_n" dtype_id="2"/>
            <begin>
              <if loc="r,166,14,166,16">
                <not loc="r,166,17,166,18" dtype_id="2">
                  <varref loc="r,166,18,166,24" name="i_halt" dtype_id="2"/>
                </not>
                <begin>
                  <begin loc="r,166,26,166,31">
                    <if loc="r,167,13,167,15">
                      <varref loc="r,167,16,167,36" name="w_all_words_received" dtype_id="2"/>
                      <begin>
                        <begin loc="r,167,38,167,43">
                          <assigndly loc="r,168,40,168,42" dtype_id="2">
                            <const loc="r,168,43,168,47" name="1&apos;h1" dtype_id="2"/>
                            <varref loc="r,168,17,168,39" name="r_mem_block_data_valid" dtype_id="2"/>
                          </assigndly>
                        </begin>
                      </begin>
                      <begin>
                        <if loc="r,170,18,170,20">
                          <eqcase loc="r,170,29,170,32" dtype_id="2">
                            <const loc="r,170,33,170,52" name="32&apos;sh1" dtype_id="5"/>
                            <extend loc="r,170,21,170,28" dtype_id="9" width="32" widthminv="2">
                              <varref loc="r,170,21,170,28" name="w_state" dtype_id="10"/>
                            </extend>
                          </eqcase>
                          <begin>
                            <begin loc="r,170,54,170,59">
                              <assigndly loc="r,171,40,171,42" dtype_id="2">
                                <const loc="r,171,43,171,47" name="1&apos;h0" dtype_id="2"/>
                                <varref loc="r,171,17,171,39" name="r_mem_block_data_valid" dtype_id="2"/>
                              </assigndly>
                            </begin>
                          </begin>
                        </if>
                      </begin>
                    </if>
                  </begin>
                </begin>
              </if>
            </begin>
            <begin>
              <begin loc="r,163,21,163,26">
                <assigndly loc="r,164,36,164,38" dtype_id="2">
                  <const loc="r,164,39,164,43" name="1&apos;h0" dtype_id="2"/>
                  <varref loc="r,164,13,164,35" name="r_mem_block_data_valid" dtype_id="2"/>
                </assigndly>
              </begin>
            </begin>
          </if>
        </begin>
      </always>
      <contassign loc="r,176,27,176,28" dtype_id="1">
        <cond loc="r,176,100,176,101" dtype_id="1">
          <and loc="r,176,64,176,65" dtype_id="2">
            <eqcase loc="r,176,39,176,42" dtype_id="2">
              <const loc="r,176,43,176,62" name="32&apos;sh1" dtype_id="5"/>
              <extend loc="r,176,31,176,38" dtype_id="9" width="32" widthminv="2">
                <varref loc="r,176,31,176,38" name="w_state" dtype_id="10"/>
              </extend>
            </eqcase>
            <neqcase loc="r,176,74,176,77" dtype_id="2">
              <const loc="r,176,78,176,97" name="32&apos;sh1" dtype_id="5"/>
              <extend loc="r,176,66,176,73" dtype_id="9" width="32" widthminv="2">
                <varref loc="r,176,66,176,73" name="r_state" dtype_id="10"/>
              </extend>
            </neqcase>
          </and>
          <varref loc="r,176,102,176,114" name="i_block_addr" dtype_id="1"/>
          <const loc="r,177,104,177,105" name="16&apos;h0" dtype_id="1"/>
        </cond>
        <varref loc="r,176,12,176,26" name="o_mem_req_addr" dtype_id="1"/>
      </contassign>
      <contassign loc="r,179,28,179,29" dtype_id="2">
        <and loc="r,179,100,179,101" dtype_id="2">
          <and loc="r,179,65,179,66" dtype_id="2">
            <eqcase loc="r,179,40,179,43" dtype_id="2">
              <const loc="r,179,44,179,63" name="32&apos;sh1" dtype_id="5"/>
              <extend loc="r,179,32,179,39" dtype_id="9" width="32" widthminv="2">
                <varref loc="r,179,32,179,39" name="w_state" dtype_id="10"/>
              </extend>
            </eqcase>
            <neqcase loc="r,179,75,179,78" dtype_id="2">
              <const loc="r,179,79,179,98" name="32&apos;sh1" dtype_id="5"/>
              <extend loc="r,179,67,179,74" dtype_id="9" width="32" widthminv="2">
                <varref loc="r,179,67,179,74" name="r_state" dtype_id="10"/>
              </extend>
            </neqcase>
          </and>
          <varref loc="r,179,102,179,120" name="i_block_addr_valid" dtype_id="2"/>
        </and>
        <varref loc="r,179,12,179,27" name="o_mem_req_valid" dtype_id="2"/>
      </contassign>
      <contassign loc="r,181,24,181,25" dtype_id="2">
        <and loc="r,181,98,181,99" dtype_id="2">
          <or loc="r,181,61,181,62" dtype_id="2">
            <eqcase loc="r,181,36,181,39" dtype_id="2">
              <const loc="r,181,40,181,59" name="32&apos;sh1" dtype_id="5"/>
              <extend loc="r,181,28,181,35" dtype_id="9" width="32" widthminv="2">
                <varref loc="r,181,28,181,35" name="r_state" dtype_id="10"/>
              </extend>
            </eqcase>
            <eqcase loc="r,181,72,181,75" dtype_id="2">
              <const loc="r,181,76,181,95" name="32&apos;sh2" dtype_id="5"/>
              <extend loc="r,181,64,181,71" dtype_id="9" width="32" widthminv="2">
                <varref loc="r,181,64,181,71" name="w_state" dtype_id="10"/>
              </extend>
            </eqcase>
          </or>
          <not loc="r,181,100,181,101" dtype_id="2">
            <varref loc="r,181,101,181,107" name="i_halt" dtype_id="2"/>
          </not>
        </and>
        <varref loc="r,181,12,181,23" name="o_mem_ready" dtype_id="2"/>
      </contassign>
      <contassign loc="r,182,32,182,33" dtype_id="2">
        <and loc="r,182,56,182,57" dtype_id="2">
          <varref loc="r,182,35,182,55" name="w_all_words_received" dtype_id="2"/>
          <eqcase loc="r,182,67,182,70" dtype_id="2">
            <const loc="r,182,71,182,90" name="32&apos;sh2" dtype_id="5"/>
            <extend loc="r,182,59,182,66" dtype_id="9" width="32" widthminv="2">
              <varref loc="r,182,59,182,66" name="r_state" dtype_id="10"/>
            </extend>
          </eqcase>
        </and>
        <varref loc="r,182,12,182,31" name="o_mem_data_received" dtype_id="2"/>
      </contassign>
      <contassign loc="r,183,34,183,35" dtype_id="2">
        <not loc="r,183,36,183,37" dtype_id="2">
          <varref loc="r,183,37,183,43" name="i_halt" dtype_id="2"/>
        </not>
        <varref loc="r,183,12,183,33" name="o_mem_data_rcvd_valid" dtype_id="2"/>
      </contassign>
    </module>
    <module loc="s,3,8,3,22" name="arrays_updater" origName="arrays_updater">
      <var loc="s,4,57,4,81" name="i_initiate_arrays_update" dtype_id="2" dir="input" pinIndex="1" vartype="logic" origName="i_initiate_arrays_update"/>
      <var loc="s,5,57,5,68" name="i_iau_valid" dtype_id="2" dir="input" pinIndex="2" vartype="logic" origName="i_iau_valid"/>
      <var loc="s,7,57,7,67" name="i_set_addr" dtype_id="7" dir="input" pinIndex="3" vartype="logic" origName="i_set_addr"/>
      <var loc="s,8,57,8,73" name="i_set_addr_valid" dtype_id="2" dir="input" pinIndex="4" vartype="logic" origName="i_set_addr_valid"/>
      <var loc="s,10,57,10,67" name="i_tag_bits" dtype_id="6" dir="input" pinIndex="5" vartype="logic" origName="i_tag_bits"/>
      <var loc="s,11,57,11,73" name="i_tag_bits_valid" dtype_id="2" dir="input" pinIndex="6" vartype="logic" origName="i_tag_bits_valid"/>
      <var loc="s,13,57,13,81" name="i_block_replacement_mask" dtype_id="7" dir="input" pinIndex="7" vartype="logic" origName="i_block_replacement_mask"/>
      <var loc="s,14,57,14,68" name="i_brm_valid" dtype_id="2" dir="input" pinIndex="8" vartype="logic" origName="i_brm_valid"/>
      <var loc="s,16,57,16,67" name="i_mem_data" dtype_id="21" dir="input" pinIndex="9" vartype="logic" origName="i_mem_data"/>
      <var loc="s,17,57,17,77" name="i_mem_num_words_rcvd" dtype_id="20" dir="input" pinIndex="10" vartype="logic" origName="i_mem_num_words_rcvd"/>
      <var loc="s,18,57,18,73" name="i_mem_data_valid" dtype_id="2" dir="input" pinIndex="11" vartype="logic" origName="i_mem_data_valid"/>
      <var loc="s,20,57,20,69" name="i_miss_state" dtype_id="2" dir="input" pinIndex="12" vartype="logic" origName="i_miss_state"/>
      <var loc="s,22,57,22,60" name="clk" dtype_id="2" dir="input" pinIndex="13" vartype="logic" origName="clk"/>
      <var loc="s,23,57,23,63" name="arst_n" dtype_id="2" dir="input" pinIndex="14" vartype="logic" origName="arst_n"/>
      <var loc="s,24,57,24,63" name="i_halt" dtype_id="2" dir="input" pinIndex="15" vartype="logic" origName="i_halt"/>
      <var loc="s,26,57,26,73" name="i_ta_blocks_halt" dtype_id="2" dir="input" pinIndex="16" vartype="logic" origName="i_ta_blocks_halt"/>
      <var loc="s,27,57,27,73" name="i_sa_blocks_halt" dtype_id="2" dir="input" pinIndex="17" vartype="logic" origName="i_sa_blocks_halt"/>
      <var loc="s,28,57,28,73" name="i_da_blocks_halt" dtype_id="2" dir="input" pinIndex="18" vartype="logic" origName="i_da_blocks_halt"/>
      <var loc="s,30,57,30,66" name="o_ta_addr" dtype_id="7" dir="output" pinIndex="19" vartype="logic" origName="o_ta_addr"/>
      <var loc="s,31,57,31,66" name="o_ta_data" dtype_id="9" dir="output" pinIndex="20" vartype="logic" origName="o_ta_data"/>
      <var loc="s,32,57,32,66" name="o_ta_mask" dtype_id="7" dir="output" pinIndex="21" vartype="logic" origName="o_ta_mask"/>
      <var loc="s,33,57,33,67" name="o_ta_valid" dtype_id="2" dir="output" pinIndex="22" vartype="logic" origName="o_ta_valid"/>
      <var loc="s,35,57,35,66" name="o_sa_addr" dtype_id="7" dir="output" pinIndex="23" vartype="logic" origName="o_sa_addr"/>
      <var loc="s,36,57,36,66" name="o_sa_data" dtype_id="6" dir="output" pinIndex="24" vartype="logic" origName="o_sa_data"/>
      <var loc="s,37,57,37,66" name="o_sa_mask" dtype_id="7" dir="output" pinIndex="25" vartype="logic" origName="o_sa_mask"/>
      <var loc="s,38,57,38,67" name="o_sa_valid" dtype_id="2" dir="output" pinIndex="26" vartype="logic" origName="o_sa_valid"/>
      <var loc="s,40,57,40,66" name="o_da_addr" dtype_id="6" dir="output" pinIndex="27" vartype="logic" origName="o_da_addr"/>
      <var loc="s,41,57,41,66" name="o_da_data" dtype_id="11" dir="output" pinIndex="28" vartype="logic" origName="o_da_data"/>
      <var loc="s,42,57,42,67" name="o_da_valid" dtype_id="2" dir="output" pinIndex="29" vartype="logic" origName="o_da_valid"/>
      <var loc="s,44,57,44,81" name="o_arrays_update_complete" dtype_id="2" dir="output" pinIndex="30" vartype="logic" origName="o_arrays_update_complete"/>
      <var loc="s,45,57,45,68" name="o_auc_valid" dtype_id="2" dir="output" pinIndex="31" vartype="logic" origName="o_auc_valid"/>
      <var loc="s,47,57,47,64" name="o_ready" dtype_id="2" dir="output" pinIndex="32" vartype="logic" origName="o_ready"/>
      <contassign loc="s,50,20,50,21" dtype_id="2">
        <not loc="s,50,22,50,23" dtype_id="2">
          <or loc="s,50,31,50,32" dtype_id="2">
            <varref loc="s,50,24,50,30" name="i_halt" dtype_id="2"/>
            <eqcase loc="s,50,42,50,45" dtype_id="2">
              <const loc="s,50,46,50,67" name="32&apos;sh1" dtype_id="5"/>
              <extend loc="s,50,34,50,41" dtype_id="9" width="32" widthminv="1">
                <varref loc="s,50,34,50,41" name="r_state" dtype_id="12"/>
              </extend>
            </eqcase>
          </or>
        </not>
        <varref loc="s,50,12,50,19" name="o_ready" dtype_id="2"/>
      </contassign>
      <var loc="s,52,16,52,30" name="MEM_DATA_WIDTH" dtype_id="5" vartype="logic" origName="MEM_DATA_WIDTH" localparam="true">
        <const loc="s,52,33,52,36" name="32&apos;sh140" dtype_id="5"/>
      </var>
      <var loc="s,53,16,53,26" name="MASK_WIDTH" dtype_id="5" vartype="logic" origName="MASK_WIDTH" localparam="true">
        <const loc="s,53,29,53,30" name="32&apos;sh4" dtype_id="5"/>
      </var>
      <var loc="s,55,16,55,30" name="SET_ADDR_WIDTH" dtype_id="5" vartype="logic" origName="SET_ADDR_WIDTH" localparam="true">
        <const loc="s,55,33,55,34" name="32&apos;sh4" dtype_id="5"/>
      </var>
      <var loc="s,58,16,58,29" name="TA_ADDR_WIDTH" dtype_id="5" vartype="logic" origName="TA_ADDR_WIDTH" localparam="true">
        <const loc="s,58,32,58,33" name="32&apos;sh4" dtype_id="5"/>
      </var>
      <var loc="s,59,16,59,29" name="TA_DATA_WIDTH" dtype_id="5" vartype="logic" origName="TA_DATA_WIDTH" localparam="true">
        <const loc="s,59,32,59,34" name="32&apos;sh20" dtype_id="5"/>
      </var>
      <var loc="s,62,16,62,29" name="SA_ADDR_WIDTH" dtype_id="5" vartype="logic" origName="SA_ADDR_WIDTH" localparam="true">
        <const loc="s,62,32,62,33" name="32&apos;sh4" dtype_id="5"/>
      </var>
      <var loc="s,63,16,63,29" name="SA_DATA_WIDTH" dtype_id="5" vartype="logic" origName="SA_DATA_WIDTH" localparam="true">
        <const loc="s,63,32,63,33" name="32&apos;sh8" dtype_id="5"/>
      </var>
      <var loc="s,66,16,66,29" name="DA_ADDR_WIDTH" dtype_id="5" vartype="logic" origName="DA_ADDR_WIDTH" localparam="true">
        <const loc="s,66,32,66,33" name="32&apos;sh8" dtype_id="5"/>
      </var>
      <var loc="s,67,16,67,29" name="DA_DATA_WIDTH" dtype_id="5" vartype="logic" origName="DA_DATA_WIDTH" localparam="true">
        <const loc="s,67,34,67,35" name="32&apos;h50" dtype_id="5"/>
      </var>
      <var loc="s,68,16,68,24" name="NUM_WAYS" dtype_id="5" vartype="logic" origName="NUM_WAYS" localparam="true">
        <const loc="s,68,32,68,33" name="32&apos;sh4" dtype_id="5"/>
      </var>
      <var loc="s,70,16,70,30" name="TAG_BITS_WIDTH" dtype_id="5" vartype="logic" origName="TAG_BITS_WIDTH" localparam="true">
        <const loc="s,70,33,70,34" name="32&apos;sh8" dtype_id="5"/>
      </var>
      <var loc="s,73,16,73,35" name="NUM_WORDS_PER_BLOCK" dtype_id="5" vartype="logic" origName="NUM_WORDS_PER_BLOCK" localparam="true">
        <const loc="s,73,38,73,40" name="32&apos;sh10" dtype_id="5"/>
      </var>
      <var loc="s,74,16,74,35" name="NUM_DA_TRANSACTIONS" dtype_id="5" vartype="logic" origName="NUM_DA_TRANSACTIONS" localparam="true">
        <const loc="s,74,38,74,39" name="32&apos;sh4" dtype_id="5"/>
      </var>
      <var loc="s,76,16,76,26" name="STATE_IDLE" dtype_id="5" vartype="logic" origName="STATE_IDLE" localparam="true">
        <const loc="s,76,29,76,30" name="32&apos;sh0" dtype_id="5"/>
      </var>
      <var loc="s,77,16,77,37" name="STATE_UPDATING_ARRAYS" dtype_id="5" vartype="logic" origName="STATE_UPDATING_ARRAYS" localparam="true">
        <const loc="s,77,40,77,41" name="32&apos;sh1" dtype_id="5"/>
      </var>
      <var loc="s,78,16,78,26" name="NUM_STATES" dtype_id="5" vartype="logic" origName="NUM_STATES" localparam="true">
        <const loc="s,78,29,78,30" name="32&apos;sh2" dtype_id="5"/>
      </var>
      <var loc="s,80,34,80,41" name="r_state" dtype_id="12" vartype="logic" origName="r_state"/>
      <var loc="s,81,34,81,41" name="w_state" dtype_id="12" vartype="logic" origName="w_state"/>
      <always loc="s,84,5,84,11">
        <sentree loc="s,84,12,84,13">
          <senitem loc="s,84,27,84,34" edgeType="NEG">
            <varref loc="s,84,35,84,41" name="arst_n" dtype_id="2"/>
          </senitem>
          <senitem loc="s,84,14,84,21" edgeType="POS">
            <varref loc="s,84,22,84,25" name="clk" dtype_id="2"/>
          </senitem>
        </sentree>
        <begin loc="s,84,43,84,48">
          <if loc="s,85,9,85,11">
            <varref loc="s,85,13,85,19" name="arst_n" dtype_id="2"/>
            <begin>
              <if loc="s,88,14,88,16">
                <not loc="s,88,17,88,18" dtype_id="2">
                  <or loc="s,88,26,88,27" dtype_id="2">
                    <varref loc="s,88,19,88,25" name="i_halt" dtype_id="2"/>
                    <and loc="s,90,46,90,47" dtype_id="2">
                      <and loc="s,89,46,89,47" dtype_id="2">
                        <and loc="s,88,46,88,47" dtype_id="2">
                          <varref loc="s,88,29,88,45" name="i_ta_blocks_halt" dtype_id="2"/>
                          <varref loc="s,89,29,89,45" name="i_sa_blocks_halt" dtype_id="2"/>
                        </and>
                        <varref loc="s,90,29,90,45" name="i_da_blocks_halt" dtype_id="2"/>
                      </and>
                      <eqcase loc="s,91,38,91,41" dtype_id="2">
                        <const loc="s,91,42,91,63" name="32&apos;sh1" dtype_id="5"/>
                        <extend loc="s,91,30,91,37" dtype_id="9" width="32" widthminv="1">
                          <varref loc="s,91,30,91,37" name="r_state" dtype_id="12"/>
                        </extend>
                      </eqcase>
                    </and>
                  </or>
                </not>
                <begin>
                  <begin loc="s,91,68,91,73">
                    <assigndly loc="s,93,21,93,23" dtype_id="12">
                      <varref loc="s,93,24,93,31" name="w_state" dtype_id="12"/>
                      <varref loc="s,93,13,93,20" name="r_state" dtype_id="12"/>
                    </assigndly>
                  </begin>
                </begin>
              </if>
            </begin>
            <begin>
              <begin loc="s,85,21,85,26">
                <assigndly loc="s,86,21,86,23" dtype_id="12">
                  <const loc="s,86,43,86,44" name="1&apos;h0" dtype_id="2"/>
                  <varref loc="s,86,13,86,20" name="r_state" dtype_id="12"/>
                </assigndly>
              </begin>
            </begin>
          </if>
        </begin>
      </always>
      <var loc="s,97,10,97,30" name="w_ta_update_complete" dtype_id="2" vartype="logic" origName="w_ta_update_complete"/>
      <var loc="s,98,10,98,30" name="w_sa_update_complete" dtype_id="2" vartype="logic" origName="w_sa_update_complete"/>
      <var loc="s,99,10,99,30" name="w_da_update_complete" dtype_id="2" vartype="logic" origName="w_da_update_complete"/>
      <var loc="s,101,10,101,28" name="w_data_is_sendable" dtype_id="2" vartype="logic" origName="w_data_is_sendable"/>
      <contassign loc="s,101,29,101,30" dtype_id="2">
        <or loc="s,101,55,101,56" dtype_id="2">
          <redor loc="s,101,32,101,33" dtype_id="2">
            <varref loc="s,101,33,101,53" name="i_mem_num_words_rcvd" dtype_id="20"/>
          </redor>
          <varref loc="s,101,57,101,73" name="i_mem_data_valid" dtype_id="2"/>
        </or>
        <varref loc="s,101,10,101,28" name="w_data_is_sendable" dtype_id="2"/>
      </contassign>
      <var loc="s,104,10,104,35" name="w_advance_transaction_cnt" dtype_id="2" vartype="logic" origName="w_advance_transaction_cnt"/>
      <contassign loc="s,104,36,104,37" dtype_id="2">
        <or loc="s,104,55,104,56" dtype_id="2">
          <varref loc="s,104,38,104,54" name="i_mem_data_valid" dtype_id="2"/>
          <and loc="s,105,85,105,86" dtype_id="2">
            <and loc="s,105,54,105,55" dtype_id="2">
              <not loc="s,105,29,105,30" dtype_id="2">
                <sel loc="s,105,50,105,51" dtype_id="2">
                  <varref loc="s,105,30,105,50" name="i_mem_num_words_rcvd" dtype_id="20"/>
                  <const loc="s,105,51,105,52" name="3&apos;h1" dtype_id="15"/>
                  <const loc="s,105,50,105,51" name="32&apos;h1" dtype_id="9"/>
                </sel>
              </not>
              <redor loc="s,105,57,105,58" dtype_id="2">
                <sel loc="s,105,78,105,79" dtype_id="16">
                  <varref loc="s,105,58,105,78" name="i_mem_num_words_rcvd" dtype_id="20"/>
                  <const loc="s,105,81,105,82" name="3&apos;h2" dtype_id="15"/>
                  <const loc="s,105,79,105,80" name="32&apos;h3" dtype_id="9"/>
                </sel>
              </redor>
            </and>
            <neqcase loc="s,106,56,106,59" dtype_id="2">
              <varref loc="s,106,30,106,55" name="r_prev_mem_num_words_rcvd" dtype_id="20"/>
              <varref loc="s,106,60,106,80" name="i_mem_num_words_rcvd" dtype_id="20"/>
            </neqcase>
          </and>
        </or>
        <varref loc="s,104,10,104,35" name="w_advance_transaction_cnt" dtype_id="2"/>
      </contassign>
      <var loc="s,109,41,109,66" name="r_prev_mem_num_words_rcvd" dtype_id="20" vartype="logic" origName="r_prev_mem_num_words_rcvd"/>
      <always loc="s,110,5,110,11">
        <sentree loc="s,110,12,110,13">
          <senitem loc="s,110,27,110,34" edgeType="NEG">
            <varref loc="s,110,35,110,41" name="arst_n" dtype_id="2"/>
          </senitem>
          <senitem loc="s,110,14,110,21" edgeType="POS">
            <varref loc="s,110,22,110,25" name="clk" dtype_id="2"/>
          </senitem>
        </sentree>
        <begin loc="s,110,43,110,48">
          <if loc="s,111,9,111,11">
            <varref loc="s,111,13,111,19" name="arst_n" dtype_id="2"/>
            <begin>
              <if loc="s,114,14,114,16">
                <not loc="s,114,17,114,18" dtype_id="2">
                  <varref loc="s,114,18,114,24" name="i_halt" dtype_id="2"/>
                </not>
                <begin>
                  <begin loc="s,114,26,114,31">
                    <assigndly loc="s,115,39,115,41" dtype_id="20">
                      <varref loc="s,115,42,115,62" name="i_mem_num_words_rcvd" dtype_id="20"/>
                      <varref loc="s,115,13,115,38" name="r_prev_mem_num_words_rcvd" dtype_id="20"/>
                    </assigndly>
                  </begin>
                </begin>
              </if>
            </begin>
            <begin>
              <begin loc="s,111,21,111,26">
                <assigndly loc="s,112,39,112,41" dtype_id="20">
                  <const loc="s,112,72,112,73" name="5&apos;h0" dtype_id="20"/>
                  <varref loc="s,112,13,112,38" name="r_prev_mem_num_words_rcvd" dtype_id="20"/>
                </assigndly>
              </begin>
            </begin>
          </if>
        </begin>
      </always>
      <always loc="s,120,5,120,11">
        <begin loc="s,120,17,120,22">
          <case loc="s,121,9,121,13">
            <extend loc="s,121,14,121,21" dtype_id="9" width="32" widthminv="1">
              <varref loc="s,121,14,121,21" name="r_state" dtype_id="12"/>
            </extend>
            <caseitem loc="s,122,20,122,21">
              <const loc="s,122,9,122,19" name="32&apos;sh0" dtype_id="5"/>
              <begin loc="s,122,22,122,27">
                <assign loc="s,123,21,123,22" dtype_id="12">
                  <sel loc="s,123,100,123,101" dtype_id="12">
                    <cond loc="s,123,100,123,101" dtype_id="5">
                      <and loc="s,123,84,123,85" dtype_id="2">
                        <and loc="s,123,63,123,64" dtype_id="2">
                          <and loc="s,123,49,123,50" dtype_id="2">
                            <varref loc="s,123,24,123,48" name="i_initiate_arrays_update" dtype_id="2"/>
                            <varref loc="s,123,51,123,62" name="i_iau_valid" dtype_id="2"/>
                          </and>
                          <varref loc="s,123,65,123,83" name="w_data_is_sendable" dtype_id="2"/>
                        </and>
                        <varref loc="s,123,86,123,98" name="i_miss_state" dtype_id="2"/>
                      </and>
                      <const loc="s,123,102,123,123" name="32&apos;sh1" dtype_id="5"/>
                      <const loc="s,124,102,124,112" name="32&apos;sh0" dtype_id="5"/>
                    </cond>
                    <const loc="s,123,100,123,101" name="32&apos;h0" dtype_id="9"/>
                    <const loc="s,123,100,123,101" name="32&apos;h1" dtype_id="9"/>
                  </sel>
                  <varref loc="s,123,13,123,20" name="w_state" dtype_id="12"/>
                </assign>
              </begin>
            </caseitem>
            <caseitem loc="s,127,31,127,32">
              <const loc="s,127,9,127,30" name="32&apos;sh1" dtype_id="5"/>
              <begin loc="s,127,33,127,38">
                <assign loc="s,128,21,128,22" dtype_id="12">
                  <sel loc="s,128,92,128,93" dtype_id="12">
                    <cond loc="s,128,92,128,93" dtype_id="5">
                      <and loc="s,128,68,128,69" dtype_id="2">
                        <and loc="s,128,45,128,46" dtype_id="2">
                          <varref loc="s,128,24,128,44" name="w_ta_update_complete" dtype_id="2"/>
                          <varref loc="s,128,47,128,67" name="w_sa_update_complete" dtype_id="2"/>
                        </and>
                        <varref loc="s,128,70,128,90" name="w_da_update_complete" dtype_id="2"/>
                      </and>
                      <const loc="s,128,94,128,104" name="32&apos;sh0" dtype_id="5"/>
                      <const loc="s,128,107,128,128" name="32&apos;sh1" dtype_id="5"/>
                    </cond>
                    <const loc="s,128,92,128,93" name="32&apos;h0" dtype_id="9"/>
                    <const loc="s,128,92,128,93" name="32&apos;h1" dtype_id="9"/>
                  </sel>
                  <varref loc="s,128,13,128,20" name="w_state" dtype_id="12"/>
                </assign>
              </begin>
            </caseitem>
            <caseitem loc="s,131,9,131,16">
              <begin loc="s,131,20,131,25">
                <assign loc="s,132,22,132,23" dtype_id="12">
                  <const loc="s,132,24,132,34" name="1&apos;h0" dtype_id="12"/>
                  <varref loc="s,132,13,132,20" name="w_state" dtype_id="12"/>
                </assign>
              </begin>
            </caseitem>
          </case>
        </begin>
      </always>
      <contassign loc="s,137,37,137,38" dtype_id="2">
        <and loc="s,137,84,137,85" dtype_id="2">
          <and loc="s,137,61,137,62" dtype_id="2">
            <varref loc="s,137,40,137,60" name="w_ta_update_complete" dtype_id="2"/>
            <varref loc="s,137,63,137,83" name="w_sa_update_complete" dtype_id="2"/>
          </and>
          <varref loc="s,137,86,137,106" name="w_da_update_complete" dtype_id="2"/>
        </and>
        <varref loc="s,137,12,137,36" name="o_arrays_update_complete" dtype_id="2"/>
      </contassign>
      <contassign loc="s,138,24,138,25" dtype_id="2">
        <and loc="s,138,51,138,52" dtype_id="2">
          <varref loc="s,138,26,138,50" name="o_arrays_update_complete" dtype_id="2"/>
          <neqcase loc="s,138,62,138,65" dtype_id="2">
            <const loc="s,138,66,138,76" name="32&apos;sh0" dtype_id="5"/>
            <extend loc="s,138,54,138,61" dtype_id="9" width="32" widthminv="1">
              <varref loc="s,138,54,138,61" name="r_state" dtype_id="12"/>
            </extend>
          </neqcase>
        </and>
        <varref loc="s,138,12,138,23" name="o_auc_valid" dtype_id="2"/>
      </contassign>
      <var loc="s,140,43,140,68" name="r_da_transactions_counter" dtype_id="16" vartype="logic" origName="r_da_transactions_counter"/>
      <var loc="s,141,10,141,40" name="w_max_num_transactions_reached" dtype_id="2" vartype="logic" origName="w_max_num_transactions_reached"/>
      <contassign loc="s,141,41,141,42" dtype_id="2">
        <eqcase loc="s,141,70,141,73" dtype_id="2">
          <const loc="s,141,74,141,93" name="32&apos;sh4" dtype_id="5"/>
          <extend loc="s,141,44,141,69" dtype_id="9" width="32" widthminv="3">
            <varref loc="s,141,44,141,69" name="r_da_transactions_counter" dtype_id="16"/>
          </extend>
        </eqcase>
        <varref loc="s,141,10,141,40" name="w_max_num_transactions_reached" dtype_id="2"/>
      </contassign>
      <always loc="s,144,5,144,11">
        <sentree loc="s,144,12,144,13">
          <senitem loc="s,144,27,144,34" edgeType="NEG">
            <varref loc="s,144,35,144,41" name="arst_n" dtype_id="2"/>
          </senitem>
          <senitem loc="s,144,14,144,21" edgeType="POS">
            <varref loc="s,144,22,144,25" name="clk" dtype_id="2"/>
          </senitem>
        </sentree>
        <begin loc="s,144,43,144,48">
          <if loc="s,145,9,145,11">
            <varref loc="s,145,13,145,19" name="arst_n" dtype_id="2"/>
            <begin>
              <if loc="s,148,14,148,16">
                <and loc="s,148,25,148,26" dtype_id="2">
                  <not loc="s,148,17,148,18" dtype_id="2">
                    <varref loc="s,148,18,148,24" name="i_halt" dtype_id="2"/>
                  </not>
                  <or loc="s,151,25,151,26" dtype_id="2">
                    <and loc="s,150,25,150,26" dtype_id="2">
                      <and loc="s,149,25,149,26" dtype_id="2">
                        <eqcase loc="s,148,37,148,40" dtype_id="2">
                          <const loc="s,148,41,148,62" name="32&apos;sh1" dtype_id="5"/>
                          <extend loc="s,148,29,148,36" dtype_id="9" width="32" widthminv="1">
                            <varref loc="s,148,29,148,36" name="w_state" dtype_id="12"/>
                          </extend>
                        </eqcase>
                        <varref loc="s,149,27,149,52" name="w_advance_transaction_cnt" dtype_id="2"/>
                      </and>
                      <not loc="s,150,27,150,28" dtype_id="2">
                        <varref loc="s,150,28,150,44" name="i_da_blocks_halt" dtype_id="2"/>
                      </not>
                    </and>
                    <varref loc="s,151,27,151,57" name="w_max_num_transactions_reached" dtype_id="2"/>
                  </or>
                </and>
                <begin>
                  <begin loc="s,151,60,151,65">
                    <assigndly loc="s,152,39,152,41" dtype_id="16">
                      <sel loc="s,152,73,152,74" dtype_id="16">
                        <cond loc="s,152,73,152,74" dtype_id="9">
                          <varref loc="s,152,42,152,72" name="w_max_num_transactions_reached" dtype_id="2"/>
                          <const loc="s,152,105,152,106" name="32&apos;h0" dtype_id="9"/>
                          <add loc="s,153,100,153,101" dtype_id="9">
                            <const loc="s,153,101,153,102" name="32&apos;sh1" dtype_id="5"/>
                            <extend loc="s,153,75,153,100" dtype_id="9" width="32" widthminv="3">
                              <varref loc="s,153,75,153,100" name="r_da_transactions_counter" dtype_id="16"/>
                            </extend>
                          </add>
                        </cond>
                        <const loc="s,152,73,152,74" name="32&apos;h0" dtype_id="9"/>
                        <const loc="s,152,73,152,74" name="32&apos;h3" dtype_id="9"/>
                      </sel>
                      <varref loc="s,152,13,152,38" name="r_da_transactions_counter" dtype_id="16"/>
                    </assigndly>
                  </begin>
                </begin>
              </if>
            </begin>
            <begin>
              <begin loc="s,145,21,145,26">
                <assigndly loc="s,146,39,146,41" dtype_id="16">
                  <const loc="s,146,72,146,73" name="3&apos;h0" dtype_id="16"/>
                  <varref loc="s,146,13,146,38" name="r_da_transactions_counter" dtype_id="16"/>
                </assigndly>
              </begin>
            </begin>
          </if>
        </begin>
      </always>
      <var loc="s,158,32,158,43" name="w_way_index" dtype_id="10" vartype="logic" origName="w_way_index"/>
      <always loc="s,159,5,159,11">
        <begin loc="s,159,25,159,53" name="mask_two_way_index_converter">
          <case loc="s,160,9,160,14">
            <and loc="s,160,41,160,42" dtype_id="7">
              <varref loc="s,160,16,160,40" name="i_block_replacement_mask" dtype_id="7"/>
              <replicate loc="s,160,54,160,55" dtype_id="7">
                <varref loc="s,160,55,160,65" name="o_da_valid" dtype_id="2"/>
                <const loc="s,160,44,160,54" name="32&apos;sh4" dtype_id="5"/>
              </replicate>
            </and>
            <caseitem loc="s,161,20,161,21">
              <const loc="s,161,13,161,20" name="4&apos;b1zzz" dtype_id="7"/>
              <begin loc="s,161,22,161,27">
                <assign loc="s,162,29,162,30" dtype_id="10">
                  <const loc="s,162,31,162,35" name="2&apos;h3" dtype_id="10"/>
                  <varref loc="s,162,17,162,28" name="w_way_index" dtype_id="10"/>
                </assign>
              </begin>
            </caseitem>
            <caseitem loc="s,164,20,164,21">
              <const loc="s,164,13,164,20" name="4&apos;b1zz" dtype_id="7"/>
              <begin loc="s,164,22,164,27">
                <assign loc="s,165,29,165,30" dtype_id="10">
                  <const loc="s,165,31,165,35" name="2&apos;h2" dtype_id="10"/>
                  <varref loc="s,165,17,165,28" name="w_way_index" dtype_id="10"/>
                </assign>
              </begin>
            </caseitem>
            <caseitem loc="s,167,20,167,21">
              <const loc="s,167,13,167,20" name="4&apos;b1z" dtype_id="7"/>
              <begin loc="s,167,22,167,27">
                <assign loc="s,168,29,168,30" dtype_id="10">
                  <const loc="s,168,31,168,35" name="2&apos;h1" dtype_id="10"/>
                  <varref loc="s,168,17,168,28" name="w_way_index" dtype_id="10"/>
                </assign>
              </begin>
            </caseitem>
            <caseitem loc="s,170,20,170,21">
              <const loc="s,170,13,170,20" name="4&apos;h1" dtype_id="7"/>
              <begin loc="s,170,22,170,27">
                <assign loc="s,171,29,171,30" dtype_id="10">
                  <const loc="s,171,31,171,35" name="2&apos;h0" dtype_id="10"/>
                  <varref loc="s,171,17,171,28" name="w_way_index" dtype_id="10"/>
                </assign>
              </begin>
            </caseitem>
            <caseitem loc="s,173,13,173,20">
              <begin loc="s,173,22,173,27">
                <assign loc="s,174,29,174,30" dtype_id="10">
                  <const loc="s,174,31,174,35" name="2&apos;h0" dtype_id="10"/>
                  <varref loc="s,174,17,174,28" name="w_way_index" dtype_id="10"/>
                </assign>
              </begin>
            </caseitem>
          </case>
        </begin>
      </always>
      <contassign loc="s,179,22,179,23" dtype_id="6">
        <concat loc="s,179,48,179,49" dtype_id="6">
          <varref loc="s,179,25,179,35" name="i_set_addr" dtype_id="7"/>
          <concat loc="s,179,35,179,36" dtype_id="7">
            <varref loc="s,179,37,179,48" name="w_way_index" dtype_id="10"/>
            <sel loc="s,179,75,179,76" dtype_id="10">
              <varref loc="s,179,50,179,75" name="r_da_transactions_counter" dtype_id="16"/>
              <const loc="s,179,78,179,79" name="2&apos;h0" dtype_id="17"/>
              <const loc="s,179,76,179,77" name="32&apos;h2" dtype_id="9"/>
            </sel>
          </concat>
        </concat>
        <varref loc="s,179,12,179,21" name="o_da_addr" dtype_id="6"/>
      </contassign>
      <contassign loc="s,180,23,180,24" dtype_id="2">
        <and loc="s,180,94,180,95" dtype_id="2">
          <and loc="s,180,80,180,81" dtype_id="2">
            <and loc="s,180,61,180,62" dtype_id="2">
              <eqcase loc="s,180,34,180,37" dtype_id="2">
                <const loc="s,180,38,180,59" name="32&apos;sh1" dtype_id="5"/>
                <extend loc="s,180,26,180,33" dtype_id="9" width="32" widthminv="1">
                  <varref loc="s,180,26,180,33" name="w_state" dtype_id="12"/>
                </extend>
              </eqcase>
              <varref loc="s,180,63,180,79" name="i_set_addr_valid" dtype_id="2"/>
            </and>
            <varref loc="s,180,82,180,93" name="i_brm_valid" dtype_id="2"/>
          </and>
          <varref loc="s,180,96,180,114" name="w_data_is_sendable" dtype_id="2"/>
        </and>
        <varref loc="s,180,12,180,22" name="o_da_valid" dtype_id="2"/>
      </contassign>
      <contassign loc="s,182,33,182,34" dtype_id="2">
        <and loc="s,182,66,182,67" dtype_id="2">
          <varref loc="s,182,35,182,65" name="w_max_num_transactions_reached" dtype_id="2"/>
          <eqcase loc="s,182,77,182,80" dtype_id="2">
            <const loc="s,182,81,182,102" name="32&apos;sh1" dtype_id="5"/>
            <extend loc="s,182,69,182,76" dtype_id="9" width="32" widthminv="1">
              <varref loc="s,182,69,182,76" name="r_state" dtype_id="12"/>
            </extend>
          </eqcase>
        </and>
        <varref loc="s,182,12,182,32" name="w_da_update_complete" dtype_id="2"/>
      </contassign>
      <always loc="s,185,5,185,11">
        <begin loc="s,185,17,185,22">
          <case loc="s,186,9,186,13">
            <sel loc="s,186,39,186,40" dtype_id="10">
              <varref loc="s,186,14,186,39" name="r_da_transactions_counter" dtype_id="16"/>
              <const loc="s,186,42,186,43" name="2&apos;h0" dtype_id="17"/>
              <const loc="s,186,40,186,41" name="32&apos;h2" dtype_id="9"/>
            </sel>
            <caseitem loc="s,187,14,187,15">
              <const loc="s,187,9,187,13" name="2&apos;h0" dtype_id="10"/>
              <begin loc="s,187,16,187,21">
                <assign loc="s,188,23,188,24" dtype_id="11">
                  <sel loc="s,188,35,188,36" dtype_id="11">
                    <varref loc="s,188,25,188,35" name="i_mem_data" dtype_id="21"/>
                    <const loc="s,188,39,188,40" name="9&apos;h0" dtype_id="24"/>
                    <const loc="s,188,36,188,38" name="32&apos;h50" dtype_id="9"/>
                  </sel>
                  <varref loc="s,188,13,188,22" name="o_da_data" dtype_id="11"/>
                </assign>
              </begin>
            </caseitem>
            <caseitem loc="s,190,14,190,15">
              <const loc="s,190,9,190,13" name="2&apos;h1" dtype_id="10"/>
              <begin loc="s,190,16,190,21">
                <assign loc="s,191,23,191,24" dtype_id="11">
                  <sel loc="s,191,35,191,36" dtype_id="11">
                    <varref loc="s,191,25,191,35" name="i_mem_data" dtype_id="21"/>
                    <const loc="s,191,40,191,42" name="9&apos;h50" dtype_id="24"/>
                    <const loc="s,191,36,191,39" name="32&apos;h50" dtype_id="9"/>
                  </sel>
                  <varref loc="s,191,13,191,22" name="o_da_data" dtype_id="11"/>
                </assign>
              </begin>
            </caseitem>
            <caseitem loc="s,193,14,193,15">
              <const loc="s,193,9,193,13" name="2&apos;h2" dtype_id="10"/>
              <begin loc="s,193,16,193,21">
                <assign loc="s,194,23,194,24" dtype_id="11">
                  <sel loc="s,194,35,194,36" dtype_id="11">
                    <varref loc="s,194,25,194,35" name="i_mem_data" dtype_id="21"/>
                    <const loc="s,194,40,194,43" name="9&apos;ha0" dtype_id="24"/>
                    <const loc="s,194,36,194,39" name="32&apos;h50" dtype_id="9"/>
                  </sel>
                  <varref loc="s,194,13,194,22" name="o_da_data" dtype_id="11"/>
                </assign>
              </begin>
            </caseitem>
            <caseitem loc="s,196,14,196,15">
              <const loc="s,196,9,196,13" name="2&apos;h3" dtype_id="10"/>
              <begin loc="s,196,16,196,21">
                <assign loc="s,197,23,197,24" dtype_id="11">
                  <sel loc="s,197,35,197,36" dtype_id="11">
                    <varref loc="s,197,25,197,35" name="i_mem_data" dtype_id="21"/>
                    <const loc="s,197,40,197,43" name="9&apos;hf0" dtype_id="24"/>
                    <const loc="s,197,36,197,39" name="32&apos;h50" dtype_id="9"/>
                  </sel>
                  <varref loc="s,197,13,197,22" name="o_da_data" dtype_id="11"/>
                </assign>
              </begin>
            </caseitem>
            <caseitem loc="s,200,9,200,16">
              <begin loc="s,200,19,200,24">
                <assign loc="s,201,23,201,24" dtype_id="11">
                  <const loc="s,201,39,201,40" name="80&apos;h0" dtype_id="11"/>
                  <varref loc="s,201,13,201,22" name="o_da_data" dtype_id="11"/>
                </assign>
              </begin>
            </caseitem>
          </case>
        </begin>
      </always>
      <contassign loc="s,206,22,206,23" dtype_id="7">
        <varref loc="s,206,24,206,34" name="i_set_addr" dtype_id="7"/>
        <varref loc="s,206,12,206,21" name="o_ta_addr" dtype_id="7"/>
      </contassign>
      <contassign loc="s,207,23,207,24" dtype_id="2">
        <and loc="s,207,113,207,114" dtype_id="2">
          <and loc="s,207,75,207,76" dtype_id="2">
            <and loc="s,207,56,207,57" dtype_id="2">
              <and loc="s,207,42,207,43" dtype_id="2">
                <varref loc="s,207,25,207,41" name="i_set_addr_valid" dtype_id="2"/>
                <varref loc="s,207,44,207,55" name="i_brm_valid" dtype_id="2"/>
              </and>
              <varref loc="s,207,58,207,74" name="i_tag_bits_valid" dtype_id="2"/>
            </and>
            <eqcase loc="s,207,86,207,89" dtype_id="2">
              <const loc="s,207,90,207,111" name="32&apos;sh1" dtype_id="5"/>
              <extend loc="s,207,78,207,85" dtype_id="9" width="32" widthminv="1">
                <varref loc="s,207,78,207,85" name="w_state" dtype_id="12"/>
              </extend>
            </eqcase>
          </and>
          <not loc="s,207,115,207,116" dtype_id="2">
            <varref loc="s,207,116,207,136" name="w_ta_update_complete" dtype_id="2"/>
          </not>
        </and>
        <varref loc="s,207,12,207,22" name="o_ta_valid" dtype_id="2"/>
      </contassign>
      <contassign loc="s,208,22,208,23" dtype_id="7">
        <and loc="s,208,49,208,50" dtype_id="7">
          <varref loc="s,208,24,208,48" name="i_block_replacement_mask" dtype_id="7"/>
          <replicate loc="s,208,62,208,63" dtype_id="7">
            <varref loc="s,208,63,208,73" name="o_ta_valid" dtype_id="2"/>
            <const loc="s,208,52,208,62" name="32&apos;sh4" dtype_id="5"/>
          </replicate>
        </and>
        <varref loc="s,208,12,208,21" name="o_ta_mask" dtype_id="7"/>
      </contassign>
      <contassign loc="s,210,22,210,23" dtype_id="7">
        <varref loc="s,210,24,210,34" name="i_set_addr" dtype_id="7"/>
        <varref loc="s,210,12,210,21" name="o_sa_addr" dtype_id="7"/>
      </contassign>
      <contassign loc="s,211,23,211,24" dtype_id="2">
        <and loc="s,211,94,211,95" dtype_id="2">
          <and loc="s,211,56,211,57" dtype_id="2">
            <and loc="s,211,42,211,43" dtype_id="2">
              <varref loc="s,211,25,211,41" name="i_set_addr_valid" dtype_id="2"/>
              <varref loc="s,211,44,211,55" name="i_brm_valid" dtype_id="2"/>
            </and>
            <eqcase loc="s,211,67,211,70" dtype_id="2">
              <const loc="s,211,71,211,92" name="32&apos;sh1" dtype_id="5"/>
              <extend loc="s,211,59,211,66" dtype_id="9" width="32" widthminv="1">
                <varref loc="s,211,59,211,66" name="w_state" dtype_id="12"/>
              </extend>
            </eqcase>
          </and>
          <not loc="s,211,96,211,97" dtype_id="2">
            <varref loc="s,211,97,211,117" name="w_sa_update_complete" dtype_id="2"/>
          </not>
        </and>
        <varref loc="s,211,12,211,22" name="o_sa_valid" dtype_id="2"/>
      </contassign>
      <contassign loc="s,212,22,212,23" dtype_id="7">
        <and loc="s,212,49,212,50" dtype_id="7">
          <varref loc="s,212,24,212,48" name="i_block_replacement_mask" dtype_id="7"/>
          <replicate loc="s,212,62,212,63" dtype_id="7">
            <varref loc="s,212,63,212,73" name="o_ta_valid" dtype_id="2"/>
            <const loc="s,212,52,212,62" name="32&apos;sh4" dtype_id="5"/>
          </replicate>
        </and>
        <varref loc="s,212,12,212,21" name="o_sa_mask" dtype_id="7"/>
      </contassign>
      <always loc="s,214,5,214,11">
        <sentree loc="s,214,12,214,13">
          <senitem loc="s,214,27,214,34" edgeType="NEG">
            <varref loc="s,214,35,214,41" name="arst_n" dtype_id="2"/>
          </senitem>
          <senitem loc="s,214,14,214,21" edgeType="POS">
            <varref loc="s,214,22,214,25" name="clk" dtype_id="2"/>
          </senitem>
        </sentree>
        <begin loc="s,214,43,214,48">
          <if loc="s,215,9,215,11">
            <varref loc="s,215,13,215,19" name="arst_n" dtype_id="2"/>
            <begin>
              <if loc="s,219,14,219,16">
                <not loc="s,219,17,219,18" dtype_id="2">
                  <varref loc="s,219,18,219,24" name="i_halt" dtype_id="2"/>
                </not>
                <begin>
                  <begin loc="s,219,26,219,31">
                    <if loc="s,220,13,220,15">
                      <and loc="s,220,60,220,61" dtype_id="2">
                        <and loc="s,220,47,220,48" dtype_id="2">
                          <and loc="s,220,34,220,35" dtype_id="2">
                            <not loc="s,220,16,220,17" dtype_id="2">
                              <varref loc="s,220,17,220,33" name="i_ta_blocks_halt" dtype_id="2"/>
                            </not>
                            <varref loc="s,220,36,220,46" name="o_ta_valid" dtype_id="2"/>
                          </and>
                          <varref loc="s,220,49,220,59" name="o_sa_valid" dtype_id="2"/>
                        </and>
                        <and loc="s,221,50,221,51" dtype_id="2">
                          <eqcase loc="s,221,23,221,26" dtype_id="2">
                            <const loc="s,221,27,221,48" name="32&apos;sh1" dtype_id="5"/>
                            <extend loc="s,221,15,221,22" dtype_id="9" width="32" widthminv="1">
                              <varref loc="s,221,15,221,22" name="w_state" dtype_id="12"/>
                            </extend>
                          </eqcase>
                          <neqcase loc="s,221,61,221,64" dtype_id="2">
                            <const loc="s,221,65,221,86" name="32&apos;sh1" dtype_id="5"/>
                            <extend loc="s,221,53,221,60" dtype_id="9" width="32" widthminv="1">
                              <varref loc="s,221,53,221,60" name="r_state" dtype_id="12"/>
                            </extend>
                          </neqcase>
                        </and>
                      </and>
                      <begin>
                        <begin loc="s,221,90,221,95">
                          <assigndly loc="s,222,38,222,40" dtype_id="2">
                            <const loc="s,222,41,222,45" name="1&apos;h1" dtype_id="2"/>
                            <varref loc="s,222,17,222,37" name="w_ta_update_complete" dtype_id="2"/>
                          </assigndly>
                          <assigndly loc="s,223,38,223,40" dtype_id="2">
                            <const loc="s,223,41,223,45" name="1&apos;h1" dtype_id="2"/>
                            <varref loc="s,223,17,223,37" name="w_sa_update_complete" dtype_id="2"/>
                          </assigndly>
                        </begin>
                      </begin>
                      <begin>
                        <if loc="s,225,18,225,20">
                          <not loc="s,225,21,225,22" dtype_id="2">
                            <varref loc="s,225,22,225,34" name="i_miss_state" dtype_id="2"/>
                          </not>
                          <begin>
                            <begin loc="s,225,36,225,41">
                              <assigndly loc="s,226,42,226,44" dtype_id="2">
                                <const loc="s,226,45,226,49" name="1&apos;h0" dtype_id="2"/>
                                <varref loc="s,226,21,226,41" name="w_ta_update_complete" dtype_id="2"/>
                              </assigndly>
                              <assigndly loc="s,227,42,227,44" dtype_id="2">
                                <const loc="s,227,45,227,49" name="1&apos;h0" dtype_id="2"/>
                                <varref loc="s,227,21,227,41" name="w_sa_update_complete" dtype_id="2"/>
                              </assigndly>
                            </begin>
                          </begin>
                        </if>
                      </begin>
                    </if>
                  </begin>
                </begin>
              </if>
            </begin>
            <begin>
              <begin loc="s,215,21,215,26">
                <assigndly loc="s,216,34,216,36" dtype_id="2">
                  <const loc="s,216,37,216,41" name="1&apos;h0" dtype_id="2"/>
                  <varref loc="s,216,13,216,33" name="w_ta_update_complete" dtype_id="2"/>
                </assigndly>
                <assigndly loc="s,217,34,217,36" dtype_id="2">
                  <const loc="s,217,37,217,41" name="1&apos;h0" dtype_id="2"/>
                  <varref loc="s,217,13,217,33" name="w_sa_update_complete" dtype_id="2"/>
                </assigndly>
              </begin>
            </begin>
          </if>
        </begin>
      </always>
      <var loc="s,232,33,232,42" name="w_ta_data" dtype_id="9" vartype="logic" origName="w_ta_data"/>
      <contassign loc="s,232,43,232,44" dtype_id="9">
        <extend loc="s,232,51,232,52" dtype_id="9" width="32" widthminv="8">
          <and loc="s,232,64,232,65" dtype_id="6">
            <varref loc="s,232,53,232,63" name="i_tag_bits" dtype_id="6"/>
            <replicate loc="s,232,81,232,82" dtype_id="6">
              <varref loc="s,232,82,232,98" name="i_tag_bits_valid" dtype_id="2"/>
              <const loc="s,232,67,232,81" name="32&apos;sh8" dtype_id="5"/>
            </replicate>
          </and>
        </extend>
        <varref loc="s,232,33,232,42" name="w_ta_data" dtype_id="9"/>
      </contassign>
      <var loc="s,233,33,233,42" name="w_sa_data" dtype_id="6" vartype="logic" origName="w_sa_data">
        <const loc="s,233,45,233,46" name="8&apos;h3" dtype_id="6"/>
      </var>
      <always loc="s,237,5,237,11">
        <begin loc="s,237,17,237,22">
          <case loc="s,238,9,238,13">
            <and loc="s,238,40,238,41" dtype_id="7">
              <varref loc="s,238,15,238,39" name="i_block_replacement_mask" dtype_id="7"/>
              <replicate loc="s,238,53,238,54" dtype_id="7">
                <varref loc="s,238,54,238,65" name="i_brm_valid" dtype_id="2"/>
                <const loc="s,238,43,238,53" name="32&apos;sh4" dtype_id="5"/>
              </replicate>
            </and>
            <caseitem loc="s,239,20,239,21">
              <const loc="s,239,13,239,20" name="4&apos;h0" dtype_id="7"/>
              <begin loc="s,239,22,239,27">
                <assign loc="s,240,27,240,28" dtype_id="9">
                  <const loc="s,240,43,240,44" name="32&apos;h0" dtype_id="9"/>
                  <varref loc="s,240,17,240,26" name="o_ta_data" dtype_id="9"/>
                </assign>
                <assign loc="s,241,27,241,28" dtype_id="6">
                  <const loc="s,241,43,241,44" name="8&apos;h0" dtype_id="6"/>
                  <varref loc="s,241,17,241,26" name="o_sa_data" dtype_id="6"/>
                </assign>
              </begin>
            </caseitem>
            <caseitem loc="s,243,20,243,21">
              <const loc="s,243,13,243,20" name="4&apos;h1" dtype_id="7"/>
              <begin loc="s,243,22,243,27">
                <assign loc="s,244,27,244,28" dtype_id="9">
                  <varref loc="s,244,29,244,38" name="w_ta_data" dtype_id="9"/>
                  <varref loc="s,244,17,244,26" name="o_ta_data" dtype_id="9"/>
                </assign>
                <assign loc="s,245,27,245,28" dtype_id="6">
                  <const loc="s,245,29,245,38" name="8&apos;h3" dtype_id="6"/>
                  <varref loc="s,245,17,245,26" name="o_sa_data" dtype_id="6"/>
                </assign>
              </begin>
            </caseitem>
            <caseitem loc="s,248,20,248,21">
              <const loc="s,248,13,248,20" name="4&apos;h2" dtype_id="7"/>
              <begin loc="s,248,22,248,27">
                <assign loc="s,249,27,249,28" dtype_id="9">
                  <shiftl loc="s,249,39,249,41" dtype_id="9">
                    <varref loc="s,249,29,249,38" name="w_ta_data" dtype_id="9"/>
                    <const loc="s,249,43,249,44" name="32&apos;h8" dtype_id="5"/>
                  </shiftl>
                  <varref loc="s,249,17,249,26" name="o_ta_data" dtype_id="9"/>
                </assign>
                <assign loc="s,250,27,250,28" dtype_id="6">
                  <const loc="s,250,39,250,41" name="8&apos;hc" dtype_id="6"/>
                  <varref loc="s,250,17,250,26" name="o_sa_data" dtype_id="6"/>
                </assign>
              </begin>
            </caseitem>
            <caseitem loc="s,253,20,253,21">
              <const loc="s,253,13,253,20" name="4&apos;h4" dtype_id="7"/>
              <begin loc="s,253,22,253,27">
                <assign loc="s,254,27,254,28" dtype_id="9">
                  <shiftl loc="s,254,39,254,41" dtype_id="9">
                    <varref loc="s,254,29,254,38" name="w_ta_data" dtype_id="9"/>
                    <const loc="s,254,43,254,44" name="32&apos;h10" dtype_id="5"/>
                  </shiftl>
                  <varref loc="s,254,17,254,26" name="o_ta_data" dtype_id="9"/>
                </assign>
                <assign loc="s,255,27,255,28" dtype_id="6">
                  <const loc="s,255,39,255,41" name="8&apos;h30" dtype_id="6"/>
                  <varref loc="s,255,17,255,26" name="o_sa_data" dtype_id="6"/>
                </assign>
              </begin>
            </caseitem>
            <caseitem loc="s,258,20,258,21">
              <const loc="s,258,13,258,20" name="4&apos;h8" dtype_id="7"/>
              <begin loc="s,258,22,258,27">
                <assign loc="s,259,27,259,28" dtype_id="9">
                  <shiftl loc="s,259,39,259,41" dtype_id="9">
                    <varref loc="s,259,29,259,38" name="w_ta_data" dtype_id="9"/>
                    <const loc="s,259,43,259,44" name="32&apos;h18" dtype_id="5"/>
                  </shiftl>
                  <varref loc="s,259,17,259,26" name="o_ta_data" dtype_id="9"/>
                </assign>
                <assign loc="s,260,27,260,28" dtype_id="6">
                  <const loc="s,260,39,260,41" name="8&apos;hc0" dtype_id="6"/>
                  <varref loc="s,260,17,260,26" name="o_sa_data" dtype_id="6"/>
                </assign>
              </begin>
            </caseitem>
            <caseitem loc="s,262,13,262,20">
              <begin loc="s,262,22,262,27">
                <assign loc="s,263,27,263,28" dtype_id="9">
                  <const loc="s,263,43,263,44" name="32&apos;h0" dtype_id="9"/>
                  <varref loc="s,263,17,263,26" name="o_ta_data" dtype_id="9"/>
                </assign>
                <assign loc="s,264,27,264,28" dtype_id="6">
                  <const loc="s,264,43,264,44" name="8&apos;h0" dtype_id="6"/>
                  <varref loc="s,264,17,264,26" name="o_sa_data" dtype_id="6"/>
                </assign>
              </begin>
            </caseitem>
          </case>
        </begin>
      </always>
      <initial loc="s,233,43,233,44">
        <assign loc="s,233,43,233,44" dtype_id="6">
          <const loc="s,233,45,233,46" name="8&apos;h3" dtype_id="6"/>
          <varref loc="s,233,33,233,42" name="w_sa_data" dtype_id="6"/>
        </assign>
      </initial>
    </module>
    <module loc="t,3,8,3,26" name="missed_word_driver" origName="missed_word_driver">
      <var loc="t,4,45,4,55" name="i_mem_data" dtype_id="21" dir="input" pinIndex="1" vartype="logic" origName="i_mem_data"/>
      <var loc="t,5,45,5,64" name="i_block_offset_bits" dtype_id="7" dir="input" pinIndex="2" vartype="logic" origName="i_block_offset_bits"/>
      <var loc="t,6,45,6,52" name="i_valid" dtype_id="2" dir="input" pinIndex="3" vartype="logic" origName="i_valid"/>
      <var loc="t,8,45,8,58" name="o_missed_word" dtype_id="4" dir="output" pinIndex="4" vartype="logic" origName="o_missed_word"/>
      <var loc="t,9,45,9,52" name="o_valid" dtype_id="2" dir="output" pinIndex="5" vartype="logic" origName="o_valid"/>
      <var loc="t,11,16,11,30" name="MEM_DATA_WIDTH" dtype_id="5" vartype="logic" origName="MEM_DATA_WIDTH" localparam="true">
        <const loc="t,11,33,11,36" name="32&apos;sh140" dtype_id="5"/>
      </var>
      <var loc="t,12,16,12,26" name="WORD_WIDTH" dtype_id="5" vartype="logic" origName="WORD_WIDTH" localparam="true">
        <const loc="t,12,29,12,31" name="32&apos;sh14" dtype_id="5"/>
      </var>
      <var loc="t,13,16,13,29" name="B_OFFSET_BITS" dtype_id="5" vartype="logic" origName="B_OFFSET_BITS" localparam="true">
        <const loc="t,13,32,13,33" name="32&apos;sh4" dtype_id="5"/>
      </var>
      <contassign loc="t,15,20,15,21" dtype_id="2">
        <varref loc="t,15,22,15,29" name="i_valid" dtype_id="2"/>
        <varref loc="t,15,12,15,19" name="o_valid" dtype_id="2"/>
      </contassign>
      <always loc="t,17,5,17,11">
        <begin loc="t,17,17,17,22">
          <case loc="t,18,9,18,13">
            <varref loc="t,18,15,18,34" name="i_block_offset_bits" dtype_id="7"/>
            <caseitem loc="t,19,14,19,15">
              <const loc="t,19,9,19,13" name="4&apos;h0" dtype_id="7"/>
              <begin loc="t,19,17,19,22">
                <assign loc="t,20,27,20,28" dtype_id="4">
                  <sel loc="t,20,39,20,40" dtype_id="4">
                    <varref loc="t,20,29,20,39" name="i_mem_data" dtype_id="21"/>
                    <const loc="t,20,43,20,44" name="9&apos;h0" dtype_id="24"/>
                    <const loc="t,20,40,20,42" name="32&apos;h14" dtype_id="9"/>
                  </sel>
                  <varref loc="t,20,13,20,26" name="o_missed_word" dtype_id="4"/>
                </assign>
              </begin>
            </caseitem>
            <caseitem loc="t,22,14,22,15">
              <const loc="t,22,9,22,13" name="4&apos;h1" dtype_id="7"/>
              <begin loc="t,22,17,22,22">
                <assign loc="t,23,27,23,28" dtype_id="4">
                  <sel loc="t,23,39,23,40" dtype_id="4">
                    <varref loc="t,23,29,23,39" name="i_mem_data" dtype_id="21"/>
                    <const loc="t,23,43,23,45" name="9&apos;h14" dtype_id="24"/>
                    <const loc="t,23,40,23,42" name="32&apos;h14" dtype_id="9"/>
                  </sel>
                  <varref loc="t,23,13,23,26" name="o_missed_word" dtype_id="4"/>
                </assign>
              </begin>
            </caseitem>
            <caseitem loc="t,25,14,25,15">
              <const loc="t,25,9,25,13" name="4&apos;h2" dtype_id="7"/>
              <begin loc="t,25,17,25,22">
                <assign loc="t,26,27,26,28" dtype_id="4">
                  <sel loc="t,26,39,26,40" dtype_id="4">
                    <varref loc="t,26,29,26,39" name="i_mem_data" dtype_id="21"/>
                    <const loc="t,26,43,26,45" name="9&apos;h28" dtype_id="24"/>
                    <const loc="t,26,40,26,42" name="32&apos;h14" dtype_id="9"/>
                  </sel>
                  <varref loc="t,26,13,26,26" name="o_missed_word" dtype_id="4"/>
                </assign>
              </begin>
            </caseitem>
            <caseitem loc="t,28,14,28,15">
              <const loc="t,28,9,28,13" name="4&apos;h3" dtype_id="7"/>
              <begin loc="t,28,17,28,22">
                <assign loc="t,29,27,29,28" dtype_id="4">
                  <sel loc="t,29,39,29,40" dtype_id="4">
                    <varref loc="t,29,29,29,39" name="i_mem_data" dtype_id="21"/>
                    <const loc="t,29,43,29,45" name="9&apos;h3c" dtype_id="24"/>
                    <const loc="t,29,40,29,42" name="32&apos;h14" dtype_id="9"/>
                  </sel>
                  <varref loc="t,29,13,29,26" name="o_missed_word" dtype_id="4"/>
                </assign>
              </begin>
            </caseitem>
            <caseitem loc="t,31,14,31,15">
              <const loc="t,31,9,31,13" name="4&apos;h4" dtype_id="7"/>
              <begin loc="t,31,17,31,22">
                <assign loc="t,32,27,32,28" dtype_id="4">
                  <sel loc="t,32,39,32,40" dtype_id="4">
                    <varref loc="t,32,29,32,39" name="i_mem_data" dtype_id="21"/>
                    <const loc="t,32,43,32,45" name="9&apos;h50" dtype_id="24"/>
                    <const loc="t,32,40,32,42" name="32&apos;h14" dtype_id="9"/>
                  </sel>
                  <varref loc="t,32,13,32,26" name="o_missed_word" dtype_id="4"/>
                </assign>
              </begin>
            </caseitem>
            <caseitem loc="t,34,14,34,15">
              <const loc="t,34,9,34,13" name="4&apos;h5" dtype_id="7"/>
              <begin loc="t,34,17,34,22">
                <assign loc="t,35,27,35,28" dtype_id="4">
                  <sel loc="t,35,39,35,40" dtype_id="4">
                    <varref loc="t,35,29,35,39" name="i_mem_data" dtype_id="21"/>
                    <const loc="t,35,44,35,47" name="9&apos;h64" dtype_id="24"/>
                    <const loc="t,35,40,35,43" name="32&apos;h14" dtype_id="9"/>
                  </sel>
                  <varref loc="t,35,13,35,26" name="o_missed_word" dtype_id="4"/>
                </assign>
              </begin>
            </caseitem>
            <caseitem loc="t,37,14,37,15">
              <const loc="t,37,9,37,13" name="4&apos;h6" dtype_id="7"/>
              <begin loc="t,37,17,37,22">
                <assign loc="t,38,27,38,28" dtype_id="4">
                  <sel loc="t,38,39,38,40" dtype_id="4">
                    <varref loc="t,38,29,38,39" name="i_mem_data" dtype_id="21"/>
                    <const loc="t,38,44,38,47" name="9&apos;h78" dtype_id="24"/>
                    <const loc="t,38,40,38,43" name="32&apos;h14" dtype_id="9"/>
                  </sel>
                  <varref loc="t,38,13,38,26" name="o_missed_word" dtype_id="4"/>
                </assign>
              </begin>
            </caseitem>
            <caseitem loc="t,40,14,40,15">
              <const loc="t,40,9,40,13" name="4&apos;h7" dtype_id="7"/>
              <begin loc="t,40,17,40,22">
                <assign loc="t,41,27,41,28" dtype_id="4">
                  <sel loc="t,41,39,41,40" dtype_id="4">
                    <varref loc="t,41,29,41,39" name="i_mem_data" dtype_id="21"/>
                    <const loc="t,41,44,41,47" name="9&apos;h8c" dtype_id="24"/>
                    <const loc="t,41,40,41,43" name="32&apos;h14" dtype_id="9"/>
                  </sel>
                  <varref loc="t,41,13,41,26" name="o_missed_word" dtype_id="4"/>
                </assign>
              </begin>
            </caseitem>
            <caseitem loc="t,43,14,43,15">
              <const loc="t,43,9,43,13" name="4&apos;h8" dtype_id="7"/>
              <begin loc="t,43,17,43,22">
                <assign loc="t,44,27,44,28" dtype_id="4">
                  <sel loc="t,44,39,44,40" dtype_id="4">
                    <varref loc="t,44,29,44,39" name="i_mem_data" dtype_id="21"/>
                    <const loc="t,44,44,44,47" name="9&apos;ha0" dtype_id="24"/>
                    <const loc="t,44,40,44,43" name="32&apos;h14" dtype_id="9"/>
                  </sel>
                  <varref loc="t,44,13,44,26" name="o_missed_word" dtype_id="4"/>
                </assign>
              </begin>
            </caseitem>
            <caseitem loc="t,46,14,46,15">
              <const loc="t,46,9,46,13" name="4&apos;h9" dtype_id="7"/>
              <begin loc="t,46,17,46,22">
                <assign loc="t,47,27,47,28" dtype_id="4">
                  <sel loc="t,47,39,47,40" dtype_id="4">
                    <varref loc="t,47,29,47,39" name="i_mem_data" dtype_id="21"/>
                    <const loc="t,47,44,47,47" name="9&apos;hb4" dtype_id="24"/>
                    <const loc="t,47,40,47,43" name="32&apos;h14" dtype_id="9"/>
                  </sel>
                  <varref loc="t,47,13,47,26" name="o_missed_word" dtype_id="4"/>
                </assign>
              </begin>
            </caseitem>
            <caseitem loc="t,49,15,49,16">
              <const loc="t,49,9,49,14" name="4&apos;ha" dtype_id="7"/>
              <begin loc="t,49,18,49,23">
                <assign loc="t,50,27,50,28" dtype_id="4">
                  <sel loc="t,50,39,50,40" dtype_id="4">
                    <varref loc="t,50,29,50,39" name="i_mem_data" dtype_id="21"/>
                    <const loc="t,50,44,50,47" name="9&apos;hc8" dtype_id="24"/>
                    <const loc="t,50,40,50,43" name="32&apos;h14" dtype_id="9"/>
                  </sel>
                  <varref loc="t,50,13,50,26" name="o_missed_word" dtype_id="4"/>
                </assign>
              </begin>
            </caseitem>
            <caseitem loc="t,52,15,52,16">
              <const loc="t,52,9,52,14" name="4&apos;hb" dtype_id="7"/>
              <begin loc="t,52,18,52,23">
                <assign loc="t,53,27,53,28" dtype_id="4">
                  <sel loc="t,53,39,53,40" dtype_id="4">
                    <varref loc="t,53,29,53,39" name="i_mem_data" dtype_id="21"/>
                    <const loc="t,53,44,53,47" name="9&apos;hdc" dtype_id="24"/>
                    <const loc="t,53,40,53,43" name="32&apos;h14" dtype_id="9"/>
                  </sel>
                  <varref loc="t,53,13,53,26" name="o_missed_word" dtype_id="4"/>
                </assign>
              </begin>
            </caseitem>
            <caseitem loc="t,55,15,55,16">
              <const loc="t,55,9,55,14" name="4&apos;hc" dtype_id="7"/>
              <begin loc="t,55,18,55,23">
                <assign loc="t,56,27,56,28" dtype_id="4">
                  <sel loc="t,56,39,56,40" dtype_id="4">
                    <varref loc="t,56,29,56,39" name="i_mem_data" dtype_id="21"/>
                    <const loc="t,56,44,56,47" name="9&apos;hf0" dtype_id="24"/>
                    <const loc="t,56,40,56,43" name="32&apos;h14" dtype_id="9"/>
                  </sel>
                  <varref loc="t,56,13,56,26" name="o_missed_word" dtype_id="4"/>
                </assign>
              </begin>
            </caseitem>
            <caseitem loc="t,58,15,58,16">
              <const loc="t,58,9,58,14" name="4&apos;hd" dtype_id="7"/>
              <begin loc="t,58,18,58,23">
                <assign loc="t,59,27,59,28" dtype_id="4">
                  <sel loc="t,59,39,59,40" dtype_id="4">
                    <varref loc="t,59,29,59,39" name="i_mem_data" dtype_id="21"/>
                    <const loc="t,59,44,59,47" name="9&apos;h104" dtype_id="24"/>
                    <const loc="t,59,40,59,43" name="32&apos;h14" dtype_id="9"/>
                  </sel>
                  <varref loc="t,59,13,59,26" name="o_missed_word" dtype_id="4"/>
                </assign>
              </begin>
            </caseitem>
            <caseitem loc="t,61,15,61,16">
              <const loc="t,61,9,61,14" name="4&apos;he" dtype_id="7"/>
              <begin loc="t,61,18,61,23">
                <assign loc="t,62,27,62,28" dtype_id="4">
                  <sel loc="t,62,39,62,40" dtype_id="4">
                    <varref loc="t,62,29,62,39" name="i_mem_data" dtype_id="21"/>
                    <const loc="t,62,44,62,47" name="9&apos;h118" dtype_id="24"/>
                    <const loc="t,62,40,62,43" name="32&apos;h14" dtype_id="9"/>
                  </sel>
                  <varref loc="t,62,13,62,26" name="o_missed_word" dtype_id="4"/>
                </assign>
              </begin>
            </caseitem>
            <caseitem loc="t,64,15,64,16">
              <const loc="t,64,9,64,14" name="4&apos;hf" dtype_id="7"/>
              <begin loc="t,64,18,64,23">
                <assign loc="t,65,27,65,28" dtype_id="4">
                  <sel loc="t,65,39,65,40" dtype_id="4">
                    <varref loc="t,65,29,65,39" name="i_mem_data" dtype_id="21"/>
                    <const loc="t,65,44,65,47" name="9&apos;h12c" dtype_id="24"/>
                    <const loc="t,65,40,65,43" name="32&apos;h14" dtype_id="9"/>
                  </sel>
                  <varref loc="t,65,13,65,26" name="o_missed_word" dtype_id="4"/>
                </assign>
              </begin>
            </caseitem>
            <caseitem loc="t,68,9,68,16">
              <begin loc="t,68,19,68,24">
                <assign loc="t,69,27,69,28" dtype_id="4">
                  <const loc="t,69,29,69,30" name="20&apos;h0" dtype_id="4"/>
                  <varref loc="t,69,13,69,26" name="o_missed_word" dtype_id="4"/>
                </assign>
              </begin>
            </caseitem>
          </case>
        </begin>
      </always>
    </module>
    <module loc="v,6,8,6,42" name="sky130_sram_1kbytes_1r1w_256x20_20" origName="sky130_sram_1kbytes_1r1w_256x20_20">
      <var loc="v,29,10,29,14" name="clk0" dtype_id="2" dir="input" pinIndex="1" vartype="logic" origName="clk0"/>
      <var loc="v,30,11,30,15" name="csb0" dtype_id="2" dir="input" pinIndex="2" vartype="logic" origName="csb0"/>
      <var loc="v,31,27,31,32" name="addr0" dtype_id="6" dir="input" pinIndex="3" vartype="logic" origName="addr0"/>
      <var loc="v,32,27,32,31" name="din0" dtype_id="4" dir="input" pinIndex="4" vartype="logic" origName="din0"/>
      <var loc="v,33,10,33,14" name="clk1" dtype_id="2" dir="input" pinIndex="5" vartype="logic" origName="clk1"/>
      <var loc="v,34,11,34,15" name="csb1" dtype_id="2" dir="input" pinIndex="6" vartype="logic" origName="csb1"/>
      <var loc="v,35,27,35,32" name="addr1" dtype_id="6" dir="input" pinIndex="7" vartype="logic" origName="addr1"/>
      <var loc="v,36,27,36,32" name="dout1" dtype_id="4" dir="output" pinIndex="8" vartype="logic" origName="dout1"/>
      <var loc="v,17,13,17,23" name="DATA_WIDTH" dtype_id="5" vartype="logic" origName="DATA_WIDTH" param="true">
        <const loc="v,17,26,17,28" name="32&apos;sh14" dtype_id="5"/>
      </var>
      <var loc="v,18,13,18,23" name="ADDR_WIDTH" dtype_id="5" vartype="logic" origName="ADDR_WIDTH" param="true">
        <const loc="v,18,26,18,27" name="32&apos;sh8" dtype_id="5"/>
      </var>
      <var loc="v,19,13,19,22" name="RAM_DEPTH" dtype_id="5" vartype="logic" origName="RAM_DEPTH" param="true">
        <const loc="v,19,27,19,29" name="32&apos;h100" dtype_id="5"/>
      </var>
      <var loc="v,21,13,21,18" name="DELAY" dtype_id="5" vartype="logic" origName="DELAY" param="true">
        <const loc="v,21,21,21,22" name="32&apos;sh3" dtype_id="5"/>
      </var>
      <var loc="v,22,13,22,20" name="VERBOSE" dtype_id="5" vartype="logic" origName="VERBOSE" param="true">
        <const loc="v,22,23,22,24" name="32&apos;sh1" dtype_id="5"/>
      </var>
      <var loc="v,23,13,23,19" name="T_HOLD" dtype_id="5" vartype="logic" origName="T_HOLD" param="true">
        <const loc="v,23,22,23,23" name="32&apos;sh1" dtype_id="5"/>
      </var>
      <var loc="v,38,27,38,30" name="mem" dtype_id="25" vartype="" origName="mem"/>
      <var loc="v,40,8,40,16" name="csb0_reg" dtype_id="2" vartype="logic" origName="csb0_reg"/>
      <var loc="v,41,25,41,34" name="addr0_reg" dtype_id="6" vartype="logic" origName="addr0_reg"/>
      <var loc="v,42,25,42,33" name="din0_reg" dtype_id="4" vartype="logic" origName="din0_reg"/>
      <always loc="v,45,3,45,9">
        <sentree loc="v,45,10,45,11">
          <senitem loc="v,45,12,45,19" edgeType="POS">
            <varref loc="v,45,20,45,24" name="clk0" dtype_id="2"/>
          </senitem>
        </sentree>
        <begin loc="v,46,3,46,8">
          <assign loc="v,47,14,47,15" dtype_id="2">
            <varref loc="v,47,16,47,20" name="csb0" dtype_id="2"/>
            <varref loc="v,47,5,47,13" name="csb0_reg" dtype_id="2"/>
          </assign>
          <assign loc="v,48,15,48,16" dtype_id="6">
            <varref loc="v,48,17,48,22" name="addr0" dtype_id="6"/>
            <varref loc="v,48,5,48,14" name="addr0_reg" dtype_id="6"/>
          </assign>
          <assign loc="v,49,14,49,15" dtype_id="4">
            <varref loc="v,49,16,49,20" name="din0" dtype_id="4"/>
            <varref loc="v,49,5,49,13" name="din0_reg" dtype_id="4"/>
          </assign>
          <if loc="v,50,5,50,7">
            <not loc="v,50,10,50,11" dtype_id="2">
              <varref loc="v,50,11,50,19" name="csb0_reg" dtype_id="2"/>
            </not>
            <begin>
              <display loc="v,51,7,51,15" displaytype="$display">
                <sformatf loc="v,51,7,51,15" name="%d Writing %m addr0=%b din0=%b" dtype_id="26">
                  <time loc="v,51,16,51,21" dtype_id="27"/>
                  <varref loc="v,51,53,51,62" name="addr0_reg" dtype_id="6"/>
                  <varref loc="v,51,63,51,71" name="din0_reg" dtype_id="4"/>
                  <scopename loc="v,51,7,51,15" dtype_id="27"/>
                </sformatf>
              </display>
            </begin>
          </if>
        </begin>
      </always>
      <var loc="v,54,8,54,16" name="csb1_reg" dtype_id="2" vartype="logic" origName="csb1_reg"/>
      <var loc="v,55,25,55,34" name="addr1_reg" dtype_id="6" vartype="logic" origName="addr1_reg"/>
      <always loc="v,59,3,59,9">
        <sentree loc="v,59,10,59,11">
          <senitem loc="v,59,12,59,19" edgeType="POS">
            <varref loc="v,59,20,59,24" name="clk1" dtype_id="2"/>
          </senitem>
        </sentree>
        <begin loc="v,60,3,60,8">
          <assign loc="v,61,14,61,15" dtype_id="2">
            <varref loc="v,61,16,61,20" name="csb1" dtype_id="2"/>
            <varref loc="v,61,5,61,13" name="csb1_reg" dtype_id="2"/>
          </assign>
          <assign loc="v,62,15,62,16" dtype_id="6">
            <varref loc="v,62,17,62,22" name="addr1" dtype_id="6"/>
            <varref loc="v,62,5,62,14" name="addr1_reg" dtype_id="6"/>
          </assign>
          <if loc="v,63,5,63,7">
            <and loc="v,63,24,63,26" dtype_id="2">
              <and loc="v,63,15,63,17" dtype_id="2">
                <not loc="v,63,9,63,10" dtype_id="2">
                  <varref loc="v,63,10,63,14" name="csb0" dtype_id="2"/>
                </not>
                <not loc="v,63,18,63,19" dtype_id="2">
                  <varref loc="v,63,19,63,23" name="csb1" dtype_id="2"/>
                </not>
              </and>
              <eq loc="v,63,34,63,36" dtype_id="2">
                <varref loc="v,63,28,63,33" name="addr0" dtype_id="6"/>
                <varref loc="v,63,37,63,42" name="addr1" dtype_id="6"/>
              </eq>
            </and>
            <begin>
              <display loc="v,64,10,64,18" displaytype="$display">
                <sformatf loc="v,64,10,64,18" name="%d WARNING: Writing and reading addr0=%b and addr1=%b simultaneously!" dtype_id="26">
                  <time loc="v,64,19,64,24" dtype_id="27"/>
                  <varref loc="v,64,95,64,100" name="addr0" dtype_id="6"/>
                  <varref loc="v,64,101,64,106" name="addr1" dtype_id="6"/>
                </sformatf>
              </display>
            </begin>
          </if>
          <delay loc="v,65,5,65,6">
            <const loc="v,65,7,65,13" name="32&apos;sh1" dtype_id="5"/>
            <assign loc="v,65,21,65,22" dtype_id="4">
              <const loc="v,65,23,65,28" name="20&apos;bxxxxxxxxxxxxxxxxxxxx" dtype_id="4"/>
              <varref loc="v,65,15,65,20" name="dout1" dtype_id="4"/>
            </assign>
          </delay>
          <if loc="v,66,5,66,7">
            <not loc="v,66,10,66,11" dtype_id="2">
              <varref loc="v,66,11,66,19" name="csb1_reg" dtype_id="2"/>
            </not>
            <begin>
              <display loc="v,67,7,67,15" displaytype="$display">
                <sformatf loc="v,67,7,67,15" name="%d Reading %m addr1=%b dout1=%b" dtype_id="26">
                  <time loc="v,67,16,67,21" dtype_id="27"/>
                  <varref loc="v,67,54,67,63" name="addr1_reg" dtype_id="6"/>
                  <arraysel loc="v,67,67,67,68" dtype_id="4">
                    <varref loc="v,67,64,67,67" name="mem" dtype_id="25"/>
                    <varref loc="v,67,68,67,77" name="addr1_reg" dtype_id="6"/>
                  </arraysel>
                  <scopename loc="v,67,7,67,15" dtype_id="27"/>
                </sformatf>
              </display>
            </begin>
          </if>
        </begin>
      </always>
      <always loc="v,73,3,73,9">
        <sentree loc="v,73,10,73,11">
          <senitem loc="v,73,13,73,20" edgeType="NEG">
            <varref loc="v,73,21,73,25" name="clk0" dtype_id="2"/>
          </senitem>
        </sentree>
        <begin loc="v,74,11,74,21" name="MEM_WRITE0">
          <if loc="v,75,5,75,7">
            <not loc="v,75,9,75,10" dtype_id="2">
              <varref loc="v,75,10,75,18" name="csb0_reg" dtype_id="2"/>
            </not>
            <begin>
              <begin loc="v,75,20,75,25">
                <assign loc="v,76,30,76,31" dtype_id="4">
                  <varref loc="v,76,32,76,40" name="din0_reg" dtype_id="4"/>
                  <arraysel loc="v,76,12,76,13" dtype_id="4">
                    <varref loc="v,76,9,76,12" name="mem" dtype_id="25"/>
                    <varref loc="v,76,13,76,22" name="addr0_reg" dtype_id="6"/>
                  </arraysel>
                </assign>
              </begin>
            </begin>
          </if>
        </begin>
      </always>
      <always loc="v,82,3,82,9">
        <sentree loc="v,82,10,82,11">
          <senitem loc="v,82,13,82,20" edgeType="NEG">
            <varref loc="v,82,21,82,25" name="clk1" dtype_id="2"/>
          </senitem>
        </sentree>
        <begin loc="v,83,11,83,20" name="MEM_READ1">
          <if loc="v,84,5,84,7">
            <not loc="v,84,9,84,10" dtype_id="2">
              <varref loc="v,84,10,84,18" name="csb1_reg" dtype_id="2"/>
            </not>
            <begin>
              <assigndly loc="v,85,14,85,16" dtype_id="4">
                <arraysel loc="v,85,29,85,30" dtype_id="4">
                  <varref loc="v,85,26,85,29" name="mem" dtype_id="25"/>
                  <varref loc="v,85,30,85,39" name="addr1_reg" dtype_id="6"/>
                </arraysel>
                <varref loc="v,85,8,85,13" name="dout1" dtype_id="4"/>
                <delay loc="v,85,17,85,18">
                  <const loc="v,85,19,85,24" name="32&apos;sh3" dtype_id="5"/>
                </delay>
              </assigndly>
            </begin>
          </if>
        </begin>
      </always>
    </module>
    <module loc="l,3,8,3,16" name="register__W1" origName="register">
      <var loc="l,3,29,3,34" name="WIDTH" dtype_id="5" vartype="logic" origName="WIDTH" param="true">
        <const loc="c,319,23,319,24" name="32&apos;sh1" dtype_id="5"/>
      </var>
      <var loc="l,4,37,4,40" name="i_d" dtype_id="12" dir="input" pinIndex="1" vartype="logic" origName="i_d"/>
      <var loc="l,6,37,6,40" name="clk" dtype_id="2" dir="input" pinIndex="2" vartype="logic" origName="clk"/>
      <var loc="l,7,37,7,43" name="arst_n" dtype_id="2" dir="input" pinIndex="3" vartype="logic" origName="arst_n"/>
      <var loc="l,8,37,8,43" name="i_halt" dtype_id="2" dir="input" pinIndex="4" vartype="logic" origName="i_halt"/>
      <var loc="l,10,37,10,40" name="o_q" dtype_id="12" dir="output" pinIndex="5" vartype="logic" origName="o_q"/>
      <var loc="l,11,37,11,44" name="o_ready" dtype_id="2" dir="output" pinIndex="6" vartype="logic" origName="o_ready"/>
      <contassign loc="l,14,20,14,21" dtype_id="2">
        <not loc="l,14,22,14,23" dtype_id="2">
          <varref loc="l,14,23,14,29" name="i_halt" dtype_id="2"/>
        </not>
        <varref loc="l,14,12,14,19" name="o_ready" dtype_id="2"/>
      </contassign>
      <always loc="l,16,5,16,11">
        <sentree loc="l,16,12,16,13">
          <senitem loc="l,16,27,16,34" edgeType="NEG">
            <varref loc="l,16,35,16,41" name="arst_n" dtype_id="2"/>
          </senitem>
          <senitem loc="l,16,14,16,21" edgeType="POS">
            <varref loc="l,16,22,16,25" name="clk" dtype_id="2"/>
          </senitem>
        </sentree>
        <begin loc="l,16,43,16,48">
          <if loc="l,17,9,17,11">
            <varref loc="l,17,13,17,19" name="arst_n" dtype_id="2"/>
            <begin>
              <if loc="l,20,14,20,16">
                <not loc="l,20,17,20,18" dtype_id="2">
                  <varref loc="l,20,18,20,24" name="i_halt" dtype_id="2"/>
                </not>
                <begin>
                  <begin loc="l,20,26,20,31">
                    <assigndly loc="l,21,17,21,19" dtype_id="12">
                      <varref loc="l,21,20,21,23" name="i_d" dtype_id="12"/>
                      <varref loc="l,21,13,21,16" name="o_q" dtype_id="12"/>
                    </assigndly>
                  </begin>
                </begin>
              </if>
            </begin>
            <begin>
              <begin loc="l,17,21,17,26">
                <assigndly loc="l,18,17,18,19" dtype_id="12">
                  <const loc="l,18,26,18,27" name="1&apos;h0" dtype_id="2"/>
                  <varref loc="l,18,13,18,16" name="o_q" dtype_id="12"/>
                </assigndly>
              </begin>
            </begin>
          </if>
        </begin>
      </always>
    </module>
    <module loc="l,3,8,3,16" name="register__W11" origName="register">
      <var loc="l,3,29,3,34" name="WIDTH" dtype_id="5" vartype="logic" origName="WIDTH" param="true">
        <const loc="f,45,30,45,31" name="32&apos;h11" dtype_id="5"/>
      </var>
      <var loc="l,4,37,4,40" name="i_d" dtype_id="13" dir="input" pinIndex="1" vartype="logic" origName="i_d"/>
      <var loc="l,6,37,6,40" name="clk" dtype_id="2" dir="input" pinIndex="2" vartype="logic" origName="clk"/>
      <var loc="l,7,37,7,43" name="arst_n" dtype_id="2" dir="input" pinIndex="3" vartype="logic" origName="arst_n"/>
      <var loc="l,8,37,8,43" name="i_halt" dtype_id="2" dir="input" pinIndex="4" vartype="logic" origName="i_halt"/>
      <var loc="l,10,37,10,40" name="o_q" dtype_id="13" dir="output" pinIndex="5" vartype="logic" origName="o_q"/>
      <var loc="l,11,37,11,44" name="o_ready" dtype_id="2" dir="output" pinIndex="6" vartype="logic" origName="o_ready"/>
      <contassign loc="l,14,20,14,21" dtype_id="2">
        <not loc="l,14,22,14,23" dtype_id="2">
          <varref loc="l,14,23,14,29" name="i_halt" dtype_id="2"/>
        </not>
        <varref loc="l,14,12,14,19" name="o_ready" dtype_id="2"/>
      </contassign>
      <always loc="l,16,5,16,11">
        <sentree loc="l,16,12,16,13">
          <senitem loc="l,16,27,16,34" edgeType="NEG">
            <varref loc="l,16,35,16,41" name="arst_n" dtype_id="2"/>
          </senitem>
          <senitem loc="l,16,14,16,21" edgeType="POS">
            <varref loc="l,16,22,16,25" name="clk" dtype_id="2"/>
          </senitem>
        </sentree>
        <begin loc="l,16,43,16,48">
          <if loc="l,17,9,17,11">
            <varref loc="l,17,13,17,19" name="arst_n" dtype_id="2"/>
            <begin>
              <if loc="l,20,14,20,16">
                <not loc="l,20,17,20,18" dtype_id="2">
                  <varref loc="l,20,18,20,24" name="i_halt" dtype_id="2"/>
                </not>
                <begin>
                  <begin loc="l,20,26,20,31">
                    <assigndly loc="l,21,17,21,19" dtype_id="13">
                      <varref loc="l,21,20,21,23" name="i_d" dtype_id="13"/>
                      <varref loc="l,21,13,21,16" name="o_q" dtype_id="13"/>
                    </assigndly>
                  </begin>
                </begin>
              </if>
            </begin>
            <begin>
              <begin loc="l,17,21,17,26">
                <assigndly loc="l,18,17,18,19" dtype_id="13">
                  <const loc="l,18,26,18,27" name="17&apos;h0" dtype_id="13"/>
                  <varref loc="l,18,13,18,16" name="o_q" dtype_id="13"/>
                </assigndly>
              </begin>
            </begin>
          </if>
        </begin>
      </always>
    </module>
    <module loc="w,3,8,3,32" name="status_array_initializer" origName="status_array_initializer">
      <var loc="w,4,45,4,48" name="clk" dtype_id="2" dir="input" pinIndex="1" vartype="logic" origName="clk"/>
      <var loc="w,5,45,5,51" name="arst_n" dtype_id="2" dir="input" pinIndex="2" vartype="logic" origName="arst_n"/>
      <var loc="w,6,45,6,51" name="i_halt" dtype_id="2" dir="input" pinIndex="3" vartype="logic" origName="i_halt"/>
      <var loc="w,8,45,8,51" name="o_addr" dtype_id="7" dir="output" pinIndex="4" vartype="logic" origName="o_addr"/>
      <var loc="w,9,45,9,51" name="o_data" dtype_id="6" dir="output" pinIndex="5" vartype="logic" origName="o_data"/>
      <var loc="w,10,45,10,50" name="o_wen" dtype_id="2" dir="output" pinIndex="6" vartype="logic" origName="o_wen"/>
      <var loc="w,11,45,11,52" name="o_wmask" dtype_id="7" dir="output" pinIndex="7" vartype="logic" origName="o_wmask"/>
      <var loc="w,12,45,12,52" name="o_valid" dtype_id="2" dir="output" pinIndex="8" vartype="logic" origName="o_valid"/>
      <var loc="w,14,45,14,60" name="o_init_complete" dtype_id="2" dir="output" pinIndex="9" vartype="logic" origName="o_init_complete"/>
      <var loc="w,15,45,15,52" name="o_ready" dtype_id="2" dir="output" pinIndex="10" vartype="logic" origName="o_ready"/>
      <var loc="w,18,16,18,24" name="NUM_ROWS" dtype_id="5" vartype="logic" origName="NUM_ROWS" localparam="true">
        <const loc="w,18,31,18,33" name="32&apos;sh10" dtype_id="5"/>
      </var>
      <var loc="w,19,16,19,26" name="ADDR_WIDTH" dtype_id="5" vartype="logic" origName="ADDR_WIDTH" localparam="true">
        <const loc="w,19,31,19,32" name="32&apos;sh4" dtype_id="5"/>
      </var>
      <var loc="w,20,16,20,26" name="NUM_BLOCKS" dtype_id="5" vartype="logic" origName="NUM_BLOCKS" localparam="true">
        <const loc="w,20,31,20,32" name="32&apos;sh4" dtype_id="5"/>
      </var>
      <var loc="w,21,16,21,27" name="BLOCK_WIDTH" dtype_id="5" vartype="logic" origName="BLOCK_WIDTH" localparam="true">
        <const loc="w,21,31,21,32" name="32&apos;sh2" dtype_id="5"/>
      </var>
      <var loc="w,22,16,22,25" name="ROW_WIDTH" dtype_id="5" vartype="logic" origName="ROW_WIDTH" localparam="true">
        <const loc="w,22,32,22,33" name="32&apos;h8" dtype_id="5"/>
      </var>
      <var loc="w,25,16,25,27" name="USE_BIT_IDX" dtype_id="5" vartype="logic" origName="USE_BIT_IDX" localparam="true">
        <const loc="w,25,35,25,36" name="32&apos;sh0" dtype_id="5"/>
      </var>
      <var loc="w,26,16,26,29" name="VALID_BIT_IDX" dtype_id="5" vartype="logic" origName="VALID_BIT_IDX" localparam="true">
        <const loc="w,26,35,26,36" name="32&apos;sh1" dtype_id="5"/>
      </var>
      <var loc="w,28,10,28,19" name="gated_clk" dtype_id="2" vartype="logic" origName="gated_clk"/>
      <instance loc="w,29,17,29,19" name="cg" defName="clock_gater" origName="cg">
        <port loc="w,30,10,30,13" name="clk" direction="in" portIndex="1">
          <varref loc="w,30,14,30,17" name="clk" dtype_id="2"/>
        </port>
        <port loc="w,31,10,31,20" name="stop_clock" direction="in" portIndex="2">
          <varref loc="w,31,21,31,27" name="i_halt" dtype_id="2"/>
        </port>
        <port loc="w,32,10,32,21" name="gated_clock" direction="out" portIndex="3">
          <varref loc="w,32,22,32,31" name="gated_clk" dtype_id="2"/>
        </port>
      </instance>
      <var loc="w,35,22,35,35" name="_STATE_UNINIT" dtype_id="10" vartype="logic" origName="_STATE_UNINIT" localparam="true">
        <const loc="w,35,38,35,39" name="2&apos;h0" dtype_id="10"/>
      </var>
      <var loc="w,36,22,36,33" name="_STATE_BUSY" dtype_id="10" vartype="logic" origName="_STATE_BUSY" localparam="true">
        <const loc="w,36,36,36,37" name="2&apos;h1" dtype_id="10"/>
      </var>
      <var loc="w,37,22,37,34" name="_STATE_READY" dtype_id="10" vartype="logic" origName="_STATE_READY" localparam="true">
        <const loc="w,37,37,37,38" name="2&apos;h2" dtype_id="10"/>
      </var>
      <var loc="w,39,17,39,24" name="r_state" dtype_id="10" vartype="logic" origName="r_state"/>
      <var loc="w,40,17,40,27" name="state_next" dtype_id="10" vartype="logic" origName="state_next"/>
      <contassign loc="w,42,28,42,29" dtype_id="2">
        <eqcase loc="w,42,39,42,42" dtype_id="2">
          <const loc="w,42,43,42,55" name="2&apos;h2" dtype_id="10"/>
          <varref loc="w,42,31,42,38" name="r_state" dtype_id="10"/>
        </eqcase>
        <varref loc="w,42,12,42,27" name="o_init_complete" dtype_id="2"/>
      </contassign>
      <contassign loc="w,43,20,43,21" dtype_id="2">
        <and loc="w,43,38,43,39" dtype_id="2">
          <varref loc="w,43,22,43,37" name="o_init_complete" dtype_id="2"/>
          <not loc="w,43,40,43,41" dtype_id="2">
            <varref loc="w,43,41,43,47" name="i_halt" dtype_id="2"/>
          </not>
        </and>
        <varref loc="w,43,12,43,19" name="o_ready" dtype_id="2"/>
      </contassign>
      <always loc="w,45,5,45,11">
        <sentree loc="w,45,12,45,13">
          <senitem loc="w,45,33,45,40" edgeType="NEG">
            <varref loc="w,45,41,45,47" name="arst_n" dtype_id="2"/>
          </senitem>
          <senitem loc="w,45,14,45,21" edgeType="POS">
            <varref loc="w,45,22,45,31" name="gated_clk" dtype_id="2"/>
          </senitem>
        </sentree>
        <begin loc="w,45,49,45,54">
          <if loc="w,46,9,46,11">
            <varref loc="w,46,13,46,19" name="arst_n" dtype_id="2"/>
            <begin>
              <begin loc="w,49,14,49,19">
                <assigndly loc="w,50,21,50,23" dtype_id="10">
                  <varref loc="w,50,24,50,34" name="state_next" dtype_id="10"/>
                  <varref loc="w,50,13,50,20" name="r_state" dtype_id="10"/>
                </assigndly>
              </begin>
            </begin>
            <begin>
              <begin loc="w,46,21,46,26">
                <assigndly loc="w,47,21,47,23" dtype_id="10">
                  <const loc="w,47,24,47,37" name="2&apos;h0" dtype_id="10"/>
                  <varref loc="w,47,13,47,20" name="r_state" dtype_id="10"/>
                </assigndly>
              </begin>
            </begin>
          </if>
        </begin>
      </always>
      <var loc="w,54,29,54,40" name="r_addr_next" dtype_id="7" vartype="logic" origName="r_addr_next"/>
      <var loc="w,55,29,55,40" name="r_data_next" dtype_id="6" vartype="logic" origName="r_data_next"/>
      <var loc="w,56,29,56,39" name="r_wen_next" dtype_id="2" vartype="logic" origName="r_wen_next"/>
      <var loc="w,57,29,57,41" name="r_wmask_next" dtype_id="7" vartype="logic" origName="r_wmask_next"/>
      <var loc="w,58,29,58,41" name="r_valid_next" dtype_id="2" vartype="logic" origName="r_valid_next"/>
      <always loc="w,60,5,60,11">
        <sentree loc="w,60,12,60,13">
          <senitem loc="w,60,33,60,40" edgeType="NEG">
            <varref loc="w,60,41,60,47" name="arst_n" dtype_id="2"/>
          </senitem>
          <senitem loc="w,60,14,60,21" edgeType="POS">
            <varref loc="w,60,22,60,31" name="gated_clk" dtype_id="2"/>
          </senitem>
        </sentree>
        <begin loc="w,60,49,60,54">
          <if loc="w,61,9,61,11">
            <varref loc="w,61,13,61,19" name="arst_n" dtype_id="2"/>
            <begin>
              <begin loc="w,68,14,68,19">
                <assigndly loc="w,69,21,69,23" dtype_id="7">
                  <varref loc="w,69,24,69,35" name="r_addr_next" dtype_id="7"/>
                  <varref loc="w,69,13,69,19" name="o_addr" dtype_id="7"/>
                </assigndly>
                <assigndly loc="w,70,21,70,23" dtype_id="6">
                  <varref loc="w,70,24,70,35" name="r_data_next" dtype_id="6"/>
                  <varref loc="w,70,13,70,19" name="o_data" dtype_id="6"/>
                </assigndly>
                <assigndly loc="w,71,21,71,23" dtype_id="2">
                  <varref loc="w,71,24,71,34" name="r_wen_next" dtype_id="2"/>
                  <varref loc="w,71,13,71,18" name="o_wen" dtype_id="2"/>
                </assigndly>
                <assigndly loc="w,72,21,72,23" dtype_id="7">
                  <varref loc="w,72,24,72,36" name="r_wmask_next" dtype_id="7"/>
                  <varref loc="w,72,13,72,20" name="o_wmask" dtype_id="7"/>
                </assigndly>
                <assigndly loc="w,73,21,73,23" dtype_id="2">
                  <varref loc="w,73,24,73,36" name="r_valid_next" dtype_id="2"/>
                  <varref loc="w,73,13,73,20" name="o_valid" dtype_id="2"/>
                </assigndly>
              </begin>
            </begin>
            <begin>
              <begin loc="w,61,21,61,26">
                <assigndly loc="w,62,21,62,23" dtype_id="7">
                  <const loc="w,62,35,62,36" name="4&apos;h0" dtype_id="7"/>
                  <varref loc="w,62,13,62,19" name="o_addr" dtype_id="7"/>
                </assigndly>
                <assigndly loc="w,63,21,63,23" dtype_id="6">
                  <const loc="w,63,34,63,35" name="8&apos;h0" dtype_id="6"/>
                  <varref loc="w,63,13,63,19" name="o_data" dtype_id="6"/>
                </assigndly>
                <assigndly loc="w,64,21,64,23" dtype_id="2">
                  <const loc="w,64,24,64,28" name="1&apos;h0" dtype_id="2"/>
                  <varref loc="w,64,13,64,18" name="o_wen" dtype_id="2"/>
                </assigndly>
                <assigndly loc="w,65,21,65,23" dtype_id="7">
                  <const loc="w,65,35,65,36" name="4&apos;h0" dtype_id="7"/>
                  <varref loc="w,65,13,65,20" name="o_wmask" dtype_id="7"/>
                </assigndly>
                <assigndly loc="w,66,21,66,23" dtype_id="2">
                  <const loc="w,66,24,66,28" name="1&apos;h0" dtype_id="2"/>
                  <varref loc="w,66,13,66,20" name="o_valid" dtype_id="2"/>
                </assigndly>
              </begin>
            </begin>
          </if>
        </begin>
      </always>
      <var loc="w,77,10,77,32" name="w_counter_stop_reached" dtype_id="2" vartype="logic" origName="w_counter_stop_reached"/>
      <always loc="w,80,5,80,11">
        <begin loc="w,80,17,80,22">
          <case loc="w,81,9,81,13">
            <varref loc="w,81,14,81,21" name="r_state" dtype_id="10"/>
            <caseitem loc="w,82,27,82,28">
              <const loc="w,82,13,82,26" name="2&apos;h0" dtype_id="10"/>
              <begin loc="w,82,29,82,34">
                <assign loc="w,83,28,83,29" dtype_id="10">
                  <cond loc="w,83,37,83,38" dtype_id="10">
                    <varref loc="w,83,30,83,36" name="arst_n" dtype_id="2"/>
                    <const loc="w,83,39,83,50" name="2&apos;h1" dtype_id="10"/>
                    <const loc="w,83,53,83,66" name="2&apos;h0" dtype_id="10"/>
                  </cond>
                  <varref loc="w,83,17,83,27" name="state_next" dtype_id="10"/>
                </assign>
              </begin>
            </caseitem>
            <caseitem loc="w,86,25,86,26">
              <const loc="w,86,13,86,24" name="2&apos;h1" dtype_id="10"/>
              <begin loc="w,86,27,86,32">
                <assign loc="w,87,28,87,29" dtype_id="10">
                  <cond loc="w,87,53,87,54" dtype_id="10">
                    <varref loc="w,87,30,87,52" name="w_counter_stop_reached" dtype_id="2"/>
                    <const loc="w,87,55,87,67" name="2&apos;h2" dtype_id="10"/>
                    <const loc="w,87,70,87,81" name="2&apos;h1" dtype_id="10"/>
                  </cond>
                  <varref loc="w,87,17,87,27" name="state_next" dtype_id="10"/>
                </assign>
              </begin>
            </caseitem>
            <caseitem loc="w,90,26,90,27">
              <const loc="w,90,13,90,25" name="2&apos;h2" dtype_id="10"/>
              <begin loc="w,90,28,90,33">
                <assign loc="w,91,28,91,29" dtype_id="10">
                  <const loc="w,91,30,91,42" name="2&apos;h2" dtype_id="10"/>
                  <varref loc="w,91,17,91,27" name="state_next" dtype_id="10"/>
                </assign>
              </begin>
            </caseitem>
            <caseitem loc="w,94,13,94,20">
              <begin loc="w,94,22,94,27">
                <assign loc="w,95,28,95,29" dtype_id="10">
                  <const loc="w,95,30,95,43" name="2&apos;h0" dtype_id="10"/>
                  <varref loc="w,95,17,95,27" name="state_next" dtype_id="10"/>
                </assign>
              </begin>
            </caseitem>
          </case>
        </begin>
      </always>
      <var loc="w,100,16,100,28" name="COUNTER_STOP" dtype_id="5" vartype="logic" origName="COUNTER_STOP" localparam="true">
        <const loc="w,100,32,100,34" name="32&apos;h10" dtype_id="5"/>
      </var>
      <var loc="w,101,24,101,33" name="r_counter" dtype_id="20" vartype="logic" origName="r_counter"/>
      <contassign loc="w,103,35,103,36" dtype_id="2">
        <eqcase loc="w,103,48,103,51" dtype_id="2">
          <const loc="w,103,52,103,64" name="32&apos;h10" dtype_id="5"/>
          <extend loc="w,103,38,103,47" dtype_id="9" width="32" widthminv="5">
            <varref loc="w,103,38,103,47" name="r_counter" dtype_id="20"/>
          </extend>
        </eqcase>
        <varref loc="w,103,12,103,34" name="w_counter_stop_reached" dtype_id="2"/>
      </contassign>
      <always loc="w,106,5,106,11">
        <sentree loc="w,106,12,106,13">
          <senitem loc="w,106,33,106,40" edgeType="NEG">
            <varref loc="w,106,41,106,47" name="arst_n" dtype_id="2"/>
          </senitem>
          <senitem loc="w,106,14,106,21" edgeType="POS">
            <varref loc="w,106,22,106,31" name="gated_clk" dtype_id="2"/>
          </senitem>
        </sentree>
        <begin loc="w,106,49,106,54">
          <if loc="w,107,9,107,11">
            <varref loc="w,107,13,107,19" name="arst_n" dtype_id="2"/>
            <begin>
              <if loc="w,110,14,110,16">
                <and loc="w,110,41,110,42" dtype_id="2">
                  <not loc="w,110,17,110,18" dtype_id="2">
                    <varref loc="w,110,18,110,40" name="w_counter_stop_reached" dtype_id="2"/>
                  </not>
                  <eqcase loc="w,110,52,110,55" dtype_id="2">
                    <const loc="w,110,56,110,67" name="2&apos;h1" dtype_id="10"/>
                    <varref loc="w,110,44,110,51" name="r_state" dtype_id="10"/>
                  </eqcase>
                </and>
                <begin>
                  <begin loc="w,110,70,110,75">
                    <assigndly loc="w,111,23,111,25" dtype_id="20">
                      <add loc="w,111,36,111,37" dtype_id="20">
                        <const loc="w,111,36,111,37" name="5&apos;h1" dtype_id="20"/>
                        <varref loc="w,111,26,111,35" name="r_counter" dtype_id="20"/>
                      </add>
                      <varref loc="w,111,13,111,22" name="r_counter" dtype_id="20"/>
                    </assigndly>
                  </begin>
                </begin>
              </if>
            </begin>
            <begin>
              <begin loc="w,107,21,107,26">
                <assigndly loc="w,108,23,108,25" dtype_id="20">
                  <const loc="w,108,39,108,40" name="5&apos;h0" dtype_id="20"/>
                  <varref loc="w,108,13,108,22" name="r_counter" dtype_id="20"/>
                </assigndly>
              </begin>
            </begin>
          </if>
        </begin>
      </always>
      <always loc="w,115,5,115,11">
        <begin loc="w,115,17,115,22">
          <case loc="w,116,9,116,13">
            <varref loc="w,116,15,116,22" name="r_state" dtype_id="10"/>
            <caseitem loc="w,117,41,117,42">
              <const loc="w,117,13,117,26" name="2&apos;h0" dtype_id="10"/>
              <const loc="w,117,28,117,40" name="2&apos;h2" dtype_id="10"/>
              <begin loc="w,117,43,117,48">
                <assign loc="w,118,33,118,34" dtype_id="7">
                  <const loc="w,118,46,118,47" name="4&apos;h0" dtype_id="7"/>
                  <varref loc="w,118,17,118,28" name="r_addr_next" dtype_id="7"/>
                </assign>
                <assign loc="w,119,33,119,34" dtype_id="6">
                  <const loc="w,119,45,119,46" name="8&apos;h0" dtype_id="6"/>
                  <varref loc="w,119,17,119,28" name="r_data_next" dtype_id="6"/>
                </assign>
                <assign loc="w,120,33,120,34" dtype_id="2">
                  <const loc="w,120,35,120,39" name="1&apos;h0" dtype_id="2"/>
                  <varref loc="w,120,17,120,27" name="r_wen_next" dtype_id="2"/>
                </assign>
                <assign loc="w,121,33,121,34" dtype_id="7">
                  <const loc="w,121,46,121,47" name="4&apos;h0" dtype_id="7"/>
                  <varref loc="w,121,17,121,29" name="r_wmask_next" dtype_id="7"/>
                </assign>
                <assign loc="w,122,33,122,34" dtype_id="2">
                  <const loc="w,122,35,122,39" name="1&apos;h0" dtype_id="2"/>
                  <varref loc="w,122,17,122,29" name="r_valid_next" dtype_id="2"/>
                </assign>
              </begin>
            </caseitem>
            <caseitem loc="w,125,25,125,26">
              <const loc="w,125,13,125,24" name="2&apos;h1" dtype_id="10"/>
              <begin loc="w,125,27,125,32">
                <assign loc="w,126,33,126,34" dtype_id="7">
                  <sel loc="w,126,44,126,45" dtype_id="7">
                    <varref loc="w,126,35,126,44" name="r_counter" dtype_id="20"/>
                    <const loc="w,126,58,126,59" name="3&apos;h0" dtype_id="15"/>
                    <const loc="w,126,55,126,56" name="32&apos;h4" dtype_id="9"/>
                  </sel>
                  <varref loc="w,126,17,126,28" name="r_addr_next" dtype_id="7"/>
                </assign>
                <assign loc="w,127,33,127,34" dtype_id="6">
                  <const loc="w,127,45,127,46" name="8&apos;h0" dtype_id="6"/>
                  <varref loc="w,127,17,127,28" name="r_data_next" dtype_id="6"/>
                </assign>
                <assign loc="w,128,33,128,34" dtype_id="2">
                  <const loc="w,128,35,128,39" name="1&apos;h1" dtype_id="2"/>
                  <varref loc="w,128,17,128,27" name="r_wen_next" dtype_id="2"/>
                </assign>
                <assign loc="w,129,33,129,34" dtype_id="7">
                  <const loc="w,129,46,129,47" name="4&apos;hf" dtype_id="7"/>
                  <varref loc="w,129,17,129,29" name="r_wmask_next" dtype_id="7"/>
                </assign>
                <assign loc="w,130,33,130,34" dtype_id="2">
                  <const loc="w,130,35,130,39" name="1&apos;h1" dtype_id="2"/>
                  <varref loc="w,130,17,130,29" name="r_valid_next" dtype_id="2"/>
                </assign>
              </begin>
            </caseitem>
            <caseitem loc="w,132,13,132,20">
              <begin loc="w,132,22,132,27">
                <assign loc="w,133,33,133,34" dtype_id="7">
                  <const loc="w,133,46,133,47" name="4&apos;h0" dtype_id="7"/>
                  <varref loc="w,133,17,133,28" name="r_addr_next" dtype_id="7"/>
                </assign>
                <assign loc="w,134,33,134,34" dtype_id="6">
                  <const loc="w,134,45,134,46" name="8&apos;h0" dtype_id="6"/>
                  <varref loc="w,134,17,134,28" name="r_data_next" dtype_id="6"/>
                </assign>
                <assign loc="w,135,33,135,34" dtype_id="2">
                  <const loc="w,135,35,135,39" name="1&apos;h0" dtype_id="2"/>
                  <varref loc="w,135,17,135,27" name="r_wen_next" dtype_id="2"/>
                </assign>
                <assign loc="w,136,33,136,34" dtype_id="7">
                  <const loc="w,136,46,136,47" name="4&apos;h0" dtype_id="7"/>
                  <varref loc="w,136,17,136,29" name="r_wmask_next" dtype_id="7"/>
                </assign>
                <assign loc="w,137,33,137,34" dtype_id="2">
                  <const loc="w,137,35,137,39" name="1&apos;h0" dtype_id="2"/>
                  <varref loc="w,137,17,137,29" name="r_valid_next" dtype_id="2"/>
                </assign>
              </begin>
            </caseitem>
          </case>
        </begin>
      </always>
    </module>
    <module loc="x,8,8,8,20" name="status_array" origName="status_array">
      <var loc="x,8,33,8,42" name="TAG_WIDTH" dtype_id="5" vartype="logic" origName="TAG_WIDTH" param="true">
        <const loc="x,8,43,8,44" name="32&apos;sh1" dtype_id="5"/>
      </var>
      <var loc="x,10,45,10,50" name="i_tag" dtype_id="12" dir="input" pinIndex="1" vartype="logic" origName="i_tag"/>
      <var loc="x,11,45,11,53" name="i_r_addr" dtype_id="7" dir="input" pinIndex="2" vartype="logic" origName="i_r_addr"/>
      <var loc="x,12,45,12,54" name="i_r_valid" dtype_id="2" dir="input" pinIndex="3" vartype="logic" origName="i_r_valid"/>
      <var loc="x,15,45,15,53" name="i_w_addr" dtype_id="7" dir="input" pinIndex="4" vartype="logic" origName="i_w_addr"/>
      <var loc="x,16,45,16,53" name="i_w_data" dtype_id="6" dir="input" pinIndex="5" vartype="logic" origName="i_w_data"/>
      <var loc="x,17,45,17,54" name="i_w_wmask" dtype_id="7" dir="input" pinIndex="6" vartype="logic" origName="i_w_wmask"/>
      <var loc="x,18,45,18,54" name="i_w_valid" dtype_id="2" dir="input" pinIndex="7" vartype="logic" origName="i_w_valid"/>
      <var loc="x,20,45,20,48" name="clk" dtype_id="2" dir="input" pinIndex="8" vartype="logic" origName="clk"/>
      <var loc="x,21,45,21,51" name="arst_n" dtype_id="2" dir="input" pinIndex="9" vartype="logic" origName="arst_n"/>
      <var loc="x,22,45,22,51" name="i_halt" dtype_id="2" dir="input" pinIndex="10" vartype="logic" origName="i_halt"/>
      <var loc="x,24,45,24,50" name="o_tag" dtype_id="12" dir="output" pinIndex="11" vartype="logic" origName="o_tag"/>
      <var loc="x,25,45,25,51" name="o_data" dtype_id="6" dir="output" pinIndex="12" vartype="logic" origName="o_data"/>
      <var loc="x,26,45,26,52" name="o_valid" dtype_id="2" dir="output" pinIndex="13" vartype="logic" origName="o_valid"/>
      <var loc="x,27,45,27,52" name="o_ready" dtype_id="2" dir="output" pinIndex="14" vartype="logic" origName="o_ready"/>
      <var loc="x,30,16,30,24" name="NUM_ROWS" dtype_id="5" vartype="logic" origName="NUM_ROWS" localparam="true">
        <const loc="x,30,31,30,33" name="32&apos;sh10" dtype_id="5"/>
      </var>
      <var loc="x,31,16,31,26" name="ADDR_WIDTH" dtype_id="5" vartype="logic" origName="ADDR_WIDTH" localparam="true">
        <const loc="x,31,31,31,32" name="32&apos;sh4" dtype_id="5"/>
      </var>
      <var loc="x,32,16,32,26" name="NUM_BLOCKS" dtype_id="5" vartype="logic" origName="NUM_BLOCKS" localparam="true">
        <const loc="x,32,31,32,32" name="32&apos;sh4" dtype_id="5"/>
      </var>
      <var loc="x,33,16,33,27" name="BLOCK_WIDTH" dtype_id="5" vartype="logic" origName="BLOCK_WIDTH" localparam="true">
        <const loc="x,33,31,33,32" name="32&apos;sh2" dtype_id="5"/>
      </var>
      <var loc="x,34,16,34,25" name="ROW_WIDTH" dtype_id="5" vartype="logic" origName="ROW_WIDTH" localparam="true">
        <const loc="x,34,32,34,33" name="32&apos;h8" dtype_id="5"/>
      </var>
      <contassign loc="x,41,20,41,21" dtype_id="2">
        <not loc="x,41,22,41,23" dtype_id="2">
          <varref loc="x,41,23,41,29" name="i_halt" dtype_id="2"/>
        </not>
        <varref loc="x,41,12,41,19" name="o_ready" dtype_id="2"/>
      </contassign>
      <var loc="x,43,10,43,19" name="gated_clk" dtype_id="2" vartype="logic" origName="gated_clk"/>
      <var loc="x,44,26,44,33" name="ss_data" dtype_id="6" vartype="logic" origName="ss_data"/>
      <instance loc="x,46,17,46,19" name="cg" defName="clock_gater" origName="cg">
        <port loc="x,47,8,47,11" name="clk" direction="in" portIndex="1">
          <varref loc="x,47,12,47,15" name="clk" dtype_id="2"/>
        </port>
        <port loc="x,48,8,48,18" name="stop_clock" direction="in" portIndex="2">
          <varref loc="x,48,19,48,25" name="i_halt" dtype_id="2"/>
        </port>
        <port loc="x,49,8,49,19" name="gated_clock" direction="out" portIndex="3">
          <varref loc="x,49,20,49,29" name="gated_clk" dtype_id="2"/>
        </port>
      </instance>
      <instance loc="x,52,37,52,48" name="status_sram" defName="sky130_sram_0kbytes_1r1w_16x8_2" origName="status_sram">
        <port loc="x,53,10,53,14" name="clk0" direction="in" portIndex="1">
          <varref loc="x,53,15,53,24" name="gated_clk" dtype_id="2"/>
        </port>
        <port loc="x,54,10,54,14" name="csb0" direction="in" portIndex="2">
          <not loc="x,54,15,54,16" dtype_id="2">
            <varref loc="x,54,16,54,25" name="i_w_valid" dtype_id="2"/>
          </not>
        </port>
        <port loc="x,55,10,55,16" name="wmask0" direction="in" portIndex="3">
          <varref loc="x,55,17,55,26" name="i_w_wmask" dtype_id="7"/>
        </port>
        <port loc="x,56,10,56,15" name="addr0" direction="in" portIndex="4">
          <varref loc="x,56,16,56,24" name="i_w_addr" dtype_id="7"/>
        </port>
        <port loc="x,57,10,57,14" name="din0" direction="in" portIndex="5">
          <varref loc="x,57,15,57,23" name="i_w_data" dtype_id="6"/>
        </port>
        <port loc="x,59,10,59,14" name="clk1" direction="in" portIndex="6">
          <varref loc="x,59,15,59,24" name="gated_clk" dtype_id="2"/>
        </port>
        <port loc="x,60,10,60,14" name="csb1" direction="in" portIndex="7">
          <not loc="x,60,15,60,16" dtype_id="2">
            <varref loc="x,60,16,60,25" name="i_r_valid" dtype_id="2"/>
          </not>
        </port>
        <port loc="x,61,10,61,15" name="addr1" direction="in" portIndex="8">
          <varref loc="x,61,16,61,24" name="i_r_addr" dtype_id="7"/>
        </port>
        <port loc="x,62,10,62,15" name="dout1" direction="out" portIndex="9">
          <varref loc="x,62,16,62,23" name="ss_data" dtype_id="6"/>
        </port>
      </instance>
      <var loc="x,65,9,65,18" name="r_w_valid" dtype_id="2" vartype="logic" origName="r_w_valid"/>
      <always loc="x,67,5,67,11">
        <sentree loc="x,67,12,67,13">
          <senitem loc="x,67,33,67,40" edgeType="NEG">
            <varref loc="x,67,41,67,47" name="arst_n" dtype_id="2"/>
          </senitem>
          <senitem loc="x,67,14,67,21" edgeType="POS">
            <varref loc="x,67,22,67,31" name="gated_clk" dtype_id="2"/>
          </senitem>
        </sentree>
        <begin loc="x,67,49,67,54">
          <if loc="x,68,9,68,11">
            <varref loc="x,68,13,68,19" name="arst_n" dtype_id="2"/>
            <begin>
              <begin loc="x,72,14,72,19">
                <assigndly loc="x,73,25,73,27" dtype_id="2">
                  <varref loc="x,73,28,73,37" name="i_r_valid" dtype_id="2"/>
                  <varref loc="x,73,13,73,20" name="o_valid" dtype_id="2"/>
                </assigndly>
                <assigndly loc="x,74,25,74,27" dtype_id="2">
                  <varref loc="x,74,28,74,37" name="i_w_valid" dtype_id="2"/>
                  <varref loc="x,74,13,74,22" name="r_w_valid" dtype_id="2"/>
                </assigndly>
              </begin>
            </begin>
            <begin>
              <begin loc="x,68,21,68,26">
                <assigndly loc="x,69,25,69,27" dtype_id="2">
                  <const loc="x,69,28,69,32" name="1&apos;h0" dtype_id="2"/>
                  <varref loc="x,69,13,69,20" name="o_valid" dtype_id="2"/>
                </assigndly>
                <assigndly loc="x,70,25,70,27" dtype_id="2">
                  <const loc="x,70,28,70,32" name="1&apos;h0" dtype_id="2"/>
                  <varref loc="x,70,13,70,22" name="r_w_valid" dtype_id="2"/>
                </assigndly>
              </begin>
            </begin>
          </if>
        </begin>
      </always>
      <contassign loc="x,78,19,78,20" dtype_id="6">
        <and loc="x,78,30,78,31" dtype_id="6">
          <varref loc="x,78,22,78,29" name="ss_data" dtype_id="6"/>
          <replicate loc="x,78,42,78,43" dtype_id="6">
            <varref loc="x,78,43,78,50" name="o_valid" dtype_id="2"/>
            <const loc="x,78,33,78,42" name="32&apos;h8" dtype_id="5"/>
          </replicate>
        </and>
        <varref loc="x,78,12,78,18" name="o_data" dtype_id="6"/>
      </contassign>
      <always loc="x,81,5,81,11">
        <sentree loc="x,81,12,81,13">
          <senitem loc="x,81,33,81,40" edgeType="NEG">
            <varref loc="x,81,41,81,47" name="arst_n" dtype_id="2"/>
          </senitem>
          <senitem loc="x,81,14,81,21" edgeType="POS">
            <varref loc="x,81,22,81,31" name="gated_clk" dtype_id="2"/>
          </senitem>
        </sentree>
        <begin loc="x,81,49,81,54">
          <if loc="x,82,9,82,11">
            <varref loc="x,82,13,82,19" name="arst_n" dtype_id="2"/>
            <begin>
              <begin loc="x,85,14,85,19">
                <assigndly loc="x,86,19,86,21" dtype_id="12">
                  <and loc="x,86,28,86,29" dtype_id="12">
                    <varref loc="x,86,22,86,27" name="i_tag" dtype_id="12"/>
                    <varref loc="x,86,41,86,50" name="i_r_valid" dtype_id="2"/>
                  </and>
                  <varref loc="x,86,13,86,18" name="o_tag" dtype_id="12"/>
                </assigndly>
              </begin>
            </begin>
            <begin>
              <begin loc="x,82,21,82,26">
                <assigndly loc="x,83,19,83,21" dtype_id="12">
                  <const loc="x,83,32,83,33" name="1&apos;h0" dtype_id="2"/>
                  <varref loc="x,83,13,83,18" name="o_tag" dtype_id="12"/>
                </assigndly>
              </begin>
            </begin>
          </if>
        </begin>
      </always>
    </module>
    <module loc="y,7,8,7,40" name="sky130_sram_0kbytes_1r1w_16x32_8" origName="sky130_sram_0kbytes_1r1w_16x32_8">
      <var loc="y,31,10,31,14" name="clk0" dtype_id="2" dir="input" pinIndex="1" vartype="logic" origName="clk0"/>
      <var loc="y,32,11,32,15" name="csb0" dtype_id="2" dir="input" pinIndex="2" vartype="logic" origName="csb0"/>
      <var loc="y,34,28,34,34" name="wmask0" dtype_id="7" dir="input" pinIndex="3" vartype="logic" origName="wmask0"/>
      <var loc="y,33,27,33,32" name="addr0" dtype_id="7" dir="input" pinIndex="4" vartype="logic" origName="addr0"/>
      <var loc="y,35,27,35,31" name="din0" dtype_id="9" dir="input" pinIndex="5" vartype="logic" origName="din0"/>
      <var loc="y,36,10,36,14" name="clk1" dtype_id="2" dir="input" pinIndex="6" vartype="logic" origName="clk1"/>
      <var loc="y,37,11,37,15" name="csb1" dtype_id="2" dir="input" pinIndex="7" vartype="logic" origName="csb1"/>
      <var loc="y,38,27,38,32" name="addr1" dtype_id="7" dir="input" pinIndex="8" vartype="logic" origName="addr1"/>
      <var loc="y,39,27,39,32" name="dout1" dtype_id="9" dir="output" pinIndex="9" vartype="logic" origName="dout1"/>
      <var loc="y,18,13,18,23" name="NUM_WMASKS" dtype_id="5" vartype="logic" origName="NUM_WMASKS" param="true">
        <const loc="y,18,26,18,27" name="32&apos;sh4" dtype_id="5"/>
      </var>
      <var loc="y,19,13,19,23" name="DATA_WIDTH" dtype_id="5" vartype="logic" origName="DATA_WIDTH" param="true">
        <const loc="y,19,26,19,28" name="32&apos;sh20" dtype_id="5"/>
      </var>
      <var loc="y,20,13,20,23" name="ADDR_WIDTH" dtype_id="5" vartype="logic" origName="ADDR_WIDTH" param="true">
        <const loc="y,20,26,20,27" name="32&apos;sh4" dtype_id="5"/>
      </var>
      <var loc="y,21,13,21,22" name="RAM_DEPTH" dtype_id="5" vartype="logic" origName="RAM_DEPTH" param="true">
        <const loc="y,21,27,21,29" name="32&apos;h10" dtype_id="5"/>
      </var>
      <var loc="y,23,13,23,18" name="DELAY" dtype_id="5" vartype="logic" origName="DELAY" param="true">
        <const loc="y,23,21,23,22" name="32&apos;sh3" dtype_id="5"/>
      </var>
      <var loc="y,24,13,24,20" name="VERBOSE" dtype_id="5" vartype="logic" origName="VERBOSE" param="true">
        <const loc="y,24,23,24,24" name="32&apos;sh1" dtype_id="5"/>
      </var>
      <var loc="y,25,13,25,19" name="T_HOLD" dtype_id="5" vartype="logic" origName="T_HOLD" param="true">
        <const loc="y,25,22,25,23" name="32&apos;sh1" dtype_id="5"/>
      </var>
      <var loc="y,41,27,41,30" name="mem" dtype_id="28" vartype="" origName="mem"/>
      <var loc="y,43,8,43,16" name="csb0_reg" dtype_id="2" vartype="logic" origName="csb0_reg"/>
      <var loc="y,44,26,44,36" name="wmask0_reg" dtype_id="7" vartype="logic" origName="wmask0_reg"/>
      <var loc="y,45,25,45,34" name="addr0_reg" dtype_id="7" vartype="logic" origName="addr0_reg"/>
      <var loc="y,46,25,46,33" name="din0_reg" dtype_id="9" vartype="logic" origName="din0_reg"/>
      <always loc="y,49,3,49,9">
        <sentree loc="y,49,10,49,11">
          <senitem loc="y,49,12,49,19" edgeType="POS">
            <varref loc="y,49,20,49,24" name="clk0" dtype_id="2"/>
          </senitem>
        </sentree>
        <begin loc="y,50,3,50,8">
          <assign loc="y,51,14,51,15" dtype_id="2">
            <varref loc="y,51,16,51,20" name="csb0" dtype_id="2"/>
            <varref loc="y,51,5,51,13" name="csb0_reg" dtype_id="2"/>
          </assign>
          <assign loc="y,52,16,52,17" dtype_id="7">
            <varref loc="y,52,18,52,24" name="wmask0" dtype_id="7"/>
            <varref loc="y,52,5,52,15" name="wmask0_reg" dtype_id="7"/>
          </assign>
          <assign loc="y,53,15,53,16" dtype_id="7">
            <varref loc="y,53,17,53,22" name="addr0" dtype_id="7"/>
            <varref loc="y,53,5,53,14" name="addr0_reg" dtype_id="7"/>
          </assign>
          <assign loc="y,54,14,54,15" dtype_id="9">
            <varref loc="y,54,16,54,20" name="din0" dtype_id="9"/>
            <varref loc="y,54,5,54,13" name="din0_reg" dtype_id="9"/>
          </assign>
          <if loc="y,55,5,55,7">
            <not loc="y,55,10,55,11" dtype_id="2">
              <varref loc="y,55,11,55,19" name="csb0_reg" dtype_id="2"/>
            </not>
            <begin>
              <display loc="y,56,7,56,15" displaytype="$display">
                <sformatf loc="y,56,7,56,15" name="%d Writing %m addr0=%b din0=%b wmask0=%b" dtype_id="26">
                  <time loc="y,56,16,56,21" dtype_id="27"/>
                  <varref loc="y,56,63,56,72" name="addr0_reg" dtype_id="7"/>
                  <varref loc="y,56,73,56,81" name="din0_reg" dtype_id="9"/>
                  <varref loc="y,56,82,56,92" name="wmask0_reg" dtype_id="7"/>
                  <scopename loc="y,56,7,56,15" dtype_id="27"/>
                </sformatf>
              </display>
            </begin>
          </if>
        </begin>
      </always>
      <var loc="y,59,8,59,16" name="csb1_reg" dtype_id="2" vartype="logic" origName="csb1_reg"/>
      <var loc="y,60,25,60,34" name="addr1_reg" dtype_id="7" vartype="logic" origName="addr1_reg"/>
      <always loc="y,64,3,64,9">
        <sentree loc="y,64,10,64,11">
          <senitem loc="y,64,12,64,19" edgeType="POS">
            <varref loc="y,64,20,64,24" name="clk1" dtype_id="2"/>
          </senitem>
        </sentree>
        <begin loc="y,65,3,65,8">
          <assign loc="y,66,14,66,15" dtype_id="2">
            <varref loc="y,66,16,66,20" name="csb1" dtype_id="2"/>
            <varref loc="y,66,5,66,13" name="csb1_reg" dtype_id="2"/>
          </assign>
          <assign loc="y,67,15,67,16" dtype_id="7">
            <varref loc="y,67,17,67,22" name="addr1" dtype_id="7"/>
            <varref loc="y,67,5,67,14" name="addr1_reg" dtype_id="7"/>
          </assign>
          <if loc="y,68,5,68,7">
            <and loc="y,68,24,68,26" dtype_id="2">
              <and loc="y,68,15,68,17" dtype_id="2">
                <not loc="y,68,9,68,10" dtype_id="2">
                  <varref loc="y,68,10,68,14" name="csb0" dtype_id="2"/>
                </not>
                <not loc="y,68,18,68,19" dtype_id="2">
                  <varref loc="y,68,19,68,23" name="csb1" dtype_id="2"/>
                </not>
              </and>
              <eq loc="y,68,34,68,36" dtype_id="2">
                <varref loc="y,68,28,68,33" name="addr0" dtype_id="7"/>
                <varref loc="y,68,37,68,42" name="addr1" dtype_id="7"/>
              </eq>
            </and>
            <begin>
              <display loc="y,69,10,69,18" displaytype="$display">
                <sformatf loc="y,69,10,69,18" name="%d WARNING: Writing and reading addr0=%b and addr1=%b simultaneously!" dtype_id="26">
                  <time loc="y,69,19,69,24" dtype_id="27"/>
                  <varref loc="y,69,95,69,100" name="addr0" dtype_id="7"/>
                  <varref loc="y,69,101,69,106" name="addr1" dtype_id="7"/>
                </sformatf>
              </display>
            </begin>
          </if>
          <delay loc="y,70,5,70,6">
            <const loc="y,70,7,70,13" name="32&apos;sh1" dtype_id="5"/>
            <assign loc="y,70,21,70,22" dtype_id="9">
              <const loc="y,70,23,70,28" name="32&apos;bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx" dtype_id="9"/>
              <varref loc="y,70,15,70,20" name="dout1" dtype_id="9"/>
            </assign>
          </delay>
          <if loc="y,71,5,71,7">
            <not loc="y,71,10,71,11" dtype_id="2">
              <varref loc="y,71,11,71,19" name="csb1_reg" dtype_id="2"/>
            </not>
            <begin>
              <display loc="y,72,7,72,15" displaytype="$display">
                <sformatf loc="y,72,7,72,15" name="%d Reading %m addr1=%b dout1=%b" dtype_id="26">
                  <time loc="y,72,16,72,21" dtype_id="27"/>
                  <varref loc="y,72,54,72,63" name="addr1_reg" dtype_id="7"/>
                  <arraysel loc="y,72,67,72,68" dtype_id="9">
                    <varref loc="y,72,64,72,67" name="mem" dtype_id="28"/>
                    <varref loc="y,72,68,72,77" name="addr1_reg" dtype_id="7"/>
                  </arraysel>
                  <scopename loc="y,72,7,72,15" dtype_id="27"/>
                </sformatf>
              </display>
            </begin>
          </if>
        </begin>
      </always>
      <always loc="y,78,3,78,9">
        <sentree loc="y,78,10,78,11">
          <senitem loc="y,78,13,78,20" edgeType="NEG">
            <varref loc="y,78,21,78,25" name="clk0" dtype_id="2"/>
          </senitem>
        </sentree>
        <begin loc="y,79,11,79,21" name="MEM_WRITE0">
          <if loc="y,80,5,80,7">
            <not loc="y,80,9,80,10" dtype_id="2">
              <varref loc="y,80,10,80,18" name="csb0_reg" dtype_id="2"/>
            </not>
            <begin>
              <begin loc="y,80,20,80,25">
                <if loc="y,81,9,81,11">
                  <sel loc="y,81,23,81,24" dtype_id="2">
                    <varref loc="y,81,13,81,23" name="wmask0_reg" dtype_id="7"/>
                    <const loc="y,81,24,81,25" name="2&apos;h0" dtype_id="17"/>
                    <const loc="y,81,23,81,24" name="32&apos;h1" dtype_id="9"/>
                  </sel>
                  <begin>
                    <assign loc="y,82,37,82,38" dtype_id="6">
                      <sel loc="y,82,47,82,48" dtype_id="6">
                        <varref loc="y,82,39,82,47" name="din0_reg" dtype_id="9"/>
                        <const loc="y,82,50,82,51" name="5&apos;h0" dtype_id="14"/>
                        <const loc="y,82,48,82,49" name="32&apos;h8" dtype_id="9"/>
                      </sel>
                      <sel loc="y,82,31,82,32" dtype_id="6">
                        <arraysel loc="y,82,20,82,21" dtype_id="9">
                          <varref loc="y,82,17,82,20" name="mem" dtype_id="28"/>
                          <varref loc="y,82,21,82,30" name="addr0_reg" dtype_id="7"/>
                        </arraysel>
                        <const loc="y,82,34,82,35" name="5&apos;h0" dtype_id="14"/>
                        <const loc="y,82,32,82,33" name="32&apos;h8" dtype_id="9"/>
                      </sel>
                    </assign>
                  </begin>
                </if>
                <if loc="y,83,9,83,11">
                  <sel loc="y,83,23,83,24" dtype_id="2">
                    <varref loc="y,83,13,83,23" name="wmask0_reg" dtype_id="7"/>
                    <const loc="y,83,24,83,25" name="2&apos;h1" dtype_id="17"/>
                    <const loc="y,83,23,83,24" name="32&apos;h1" dtype_id="9"/>
                  </sel>
                  <begin>
                    <assign loc="y,84,38,84,39" dtype_id="6">
                      <sel loc="y,84,48,84,49" dtype_id="6">
                        <varref loc="y,84,40,84,48" name="din0_reg" dtype_id="9"/>
                        <const loc="y,84,52,84,53" name="5&apos;h8" dtype_id="14"/>
                        <const loc="y,84,49,84,51" name="32&apos;h8" dtype_id="9"/>
                      </sel>
                      <sel loc="y,84,31,84,32" dtype_id="6">
                        <arraysel loc="y,84,20,84,21" dtype_id="9">
                          <varref loc="y,84,17,84,20" name="mem" dtype_id="28"/>
                          <varref loc="y,84,21,84,30" name="addr0_reg" dtype_id="7"/>
                        </arraysel>
                        <const loc="y,84,35,84,36" name="5&apos;h8" dtype_id="14"/>
                        <const loc="y,84,32,84,34" name="32&apos;h8" dtype_id="9"/>
                      </sel>
                    </assign>
                  </begin>
                </if>
                <if loc="y,85,9,85,11">
                  <sel loc="y,85,23,85,24" dtype_id="2">
                    <varref loc="y,85,13,85,23" name="wmask0_reg" dtype_id="7"/>
                    <const loc="y,85,24,85,25" name="2&apos;h2" dtype_id="17"/>
                    <const loc="y,85,23,85,24" name="32&apos;h1" dtype_id="9"/>
                  </sel>
                  <begin>
                    <assign loc="y,86,39,86,40" dtype_id="6">
                      <sel loc="y,86,49,86,50" dtype_id="6">
                        <varref loc="y,86,41,86,49" name="din0_reg" dtype_id="9"/>
                        <const loc="y,86,53,86,55" name="5&apos;h10" dtype_id="14"/>
                        <const loc="y,86,50,86,52" name="32&apos;h8" dtype_id="9"/>
                      </sel>
                      <sel loc="y,86,31,86,32" dtype_id="6">
                        <arraysel loc="y,86,20,86,21" dtype_id="9">
                          <varref loc="y,86,17,86,20" name="mem" dtype_id="28"/>
                          <varref loc="y,86,21,86,30" name="addr0_reg" dtype_id="7"/>
                        </arraysel>
                        <const loc="y,86,35,86,37" name="5&apos;h10" dtype_id="14"/>
                        <const loc="y,86,32,86,34" name="32&apos;h8" dtype_id="9"/>
                      </sel>
                    </assign>
                  </begin>
                </if>
                <if loc="y,87,9,87,11">
                  <sel loc="y,87,23,87,24" dtype_id="2">
                    <varref loc="y,87,13,87,23" name="wmask0_reg" dtype_id="7"/>
                    <const loc="y,87,24,87,25" name="2&apos;h3" dtype_id="17"/>
                    <const loc="y,87,23,87,24" name="32&apos;h1" dtype_id="9"/>
                  </sel>
                  <begin>
                    <assign loc="y,88,39,88,40" dtype_id="6">
                      <sel loc="y,88,49,88,50" dtype_id="6">
                        <varref loc="y,88,41,88,49" name="din0_reg" dtype_id="9"/>
                        <const loc="y,88,53,88,55" name="5&apos;h18" dtype_id="14"/>
                        <const loc="y,88,50,88,52" name="32&apos;h8" dtype_id="9"/>
                      </sel>
                      <sel loc="y,88,31,88,32" dtype_id="6">
                        <arraysel loc="y,88,20,88,21" dtype_id="9">
                          <varref loc="y,88,17,88,20" name="mem" dtype_id="28"/>
                          <varref loc="y,88,21,88,30" name="addr0_reg" dtype_id="7"/>
                        </arraysel>
                        <const loc="y,88,35,88,37" name="5&apos;h18" dtype_id="14"/>
                        <const loc="y,88,32,88,34" name="32&apos;h8" dtype_id="9"/>
                      </sel>
                    </assign>
                  </begin>
                </if>
              </begin>
            </begin>
          </if>
        </begin>
      </always>
      <always loc="y,94,3,94,9">
        <sentree loc="y,94,10,94,11">
          <senitem loc="y,94,13,94,20" edgeType="NEG">
            <varref loc="y,94,21,94,25" name="clk1" dtype_id="2"/>
          </senitem>
        </sentree>
        <begin loc="y,95,11,95,20" name="MEM_READ1">
          <if loc="y,96,5,96,7">
            <not loc="y,96,9,96,10" dtype_id="2">
              <varref loc="y,96,10,96,18" name="csb1_reg" dtype_id="2"/>
            </not>
            <begin>
              <assigndly loc="y,97,14,97,16" dtype_id="9">
                <arraysel loc="y,97,29,97,30" dtype_id="9">
                  <varref loc="y,97,26,97,29" name="mem" dtype_id="28"/>
                  <varref loc="y,97,30,97,39" name="addr1_reg" dtype_id="7"/>
                </arraysel>
                <varref loc="y,97,8,97,13" name="dout1" dtype_id="9"/>
                <delay loc="y,97,17,97,18">
                  <const loc="y,97,19,97,24" name="32&apos;sh3" dtype_id="5"/>
                </delay>
              </assigndly>
            </begin>
          </if>
        </begin>
      </always>
    </module>
    <module loc="z,13,8,13,21" name="memory_buffer" origName="memory_buffer">
      <var loc="z,14,49,14,59" name="i_mem_data" dtype_id="3" dir="input" pinIndex="1" vartype="logic" origName="i_mem_data"/>
      <var loc="z,15,49,15,65" name="i_mem_data_valid" dtype_id="2" dir="input" pinIndex="2" vartype="logic" origName="i_mem_data_valid"/>
      <var loc="z,17,49,17,52" name="clk" dtype_id="2" dir="input" pinIndex="3" vartype="logic" origName="clk"/>
      <var loc="z,18,49,18,55" name="arst_n" dtype_id="2" dir="input" pinIndex="4" vartype="logic" origName="arst_n"/>
      <var loc="z,19,49,19,55" name="i_halt" dtype_id="2" dir="input" pinIndex="5" vartype="logic" origName="i_halt"/>
      <var loc="z,21,49,21,59" name="o_mem_data" dtype_id="11" dir="output" pinIndex="6" vartype="logic" origName="o_mem_data"/>
      <var loc="z,22,49,22,65" name="o_mem_data_valid" dtype_id="2" dir="output" pinIndex="7" vartype="logic" origName="o_mem_data_valid"/>
      <var loc="z,23,49,23,56" name="o_ready" dtype_id="2" dir="output" pinIndex="8" vartype="logic" origName="o_ready"/>
      <var loc="z,26,16,26,34" name="EXT_MEM_DATA_WIDTH" dtype_id="5" vartype="logic" origName="EXT_MEM_DATA_WIDTH" localparam="true">
        <const loc="z,26,37,26,39" name="32&apos;sh28" dtype_id="5"/>
      </var>
      <var loc="z,27,16,27,34" name="INT_MEM_DATA_WIDTH" dtype_id="5" vartype="logic" origName="INT_MEM_DATA_WIDTH" localparam="true">
        <const loc="z,27,37,27,39" name="32&apos;sh50" dtype_id="5"/>
      </var>
      <contassign loc="z,29,20,29,21" dtype_id="2">
        <not loc="z,29,22,29,23" dtype_id="2">
          <varref loc="z,29,23,29,29" name="i_halt" dtype_id="2"/>
        </not>
        <varref loc="z,29,12,29,19" name="o_ready" dtype_id="2"/>
      </contassign>
      <var loc="z,31,9,31,29" name="r_mem_data_valid_pos" dtype_id="2" vartype="logic" origName="r_mem_data_valid_pos"/>
      <var loc="z,32,9,32,29" name="r_mem_data_valid_neg" dtype_id="2" vartype="logic" origName="r_mem_data_valid_neg"/>
      <contassign loc="z,34,29,34,30" dtype_id="2">
        <and loc="z,34,52,34,53" dtype_id="2">
          <varref loc="z,34,31,34,51" name="r_mem_data_valid_pos" dtype_id="2"/>
          <varref loc="z,34,54,34,74" name="r_mem_data_valid_neg" dtype_id="2"/>
        </and>
        <varref loc="z,34,12,34,28" name="o_mem_data_valid" dtype_id="2"/>
      </contassign>
      <var loc="z,36,34,36,48" name="r_mem_data_pos" dtype_id="3" vartype="logic" origName="r_mem_data_pos"/>
      <var loc="z,37,34,37,48" name="r_mem_data_neg" dtype_id="3" vartype="logic" origName="r_mem_data_neg"/>
      <always loc="z,39,5,39,11">
        <sentree loc="z,39,12,39,13">
          <senitem loc="z,39,27,39,34" edgeType="NEG">
            <varref loc="z,39,35,39,41" name="arst_n" dtype_id="2"/>
          </senitem>
          <senitem loc="z,39,14,39,21" edgeType="POS">
            <varref loc="z,39,22,39,25" name="clk" dtype_id="2"/>
          </senitem>
        </sentree>
        <begin loc="z,39,43,39,48">
          <if loc="z,40,9,40,11">
            <varref loc="z,40,13,40,19" name="arst_n" dtype_id="2"/>
            <begin>
              <if loc="z,44,14,44,16">
                <not loc="z,44,17,44,18" dtype_id="2">
                  <varref loc="z,44,18,44,24" name="i_halt" dtype_id="2"/>
                </not>
                <begin>
                  <begin loc="z,44,26,44,31">
                    <assigndly loc="z,45,28,45,30" dtype_id="3">
                      <varref loc="z,45,31,45,41" name="i_mem_data" dtype_id="3"/>
                      <varref loc="z,45,13,45,27" name="r_mem_data_pos" dtype_id="3"/>
                    </assigndly>
                    <assigndly loc="z,46,34,46,36" dtype_id="2">
                      <varref loc="z,46,37,46,53" name="i_mem_data_valid" dtype_id="2"/>
                      <varref loc="z,46,13,46,33" name="r_mem_data_valid_pos" dtype_id="2"/>
                    </assigndly>
                  </begin>
                </begin>
              </if>
            </begin>
            <begin>
              <begin loc="z,40,21,40,26">
                <assigndly loc="z,41,28,41,30" dtype_id="3">
                  <const loc="z,41,50,41,51" name="40&apos;h0" dtype_id="3"/>
                  <varref loc="z,41,13,41,27" name="r_mem_data_pos" dtype_id="3"/>
                </assigndly>
                <assigndly loc="z,42,34,42,36" dtype_id="2">
                  <const loc="z,42,37,42,41" name="1&apos;h0" dtype_id="2"/>
                  <varref loc="z,42,13,42,33" name="r_mem_data_valid_pos" dtype_id="2"/>
                </assigndly>
              </begin>
            </begin>
          </if>
        </begin>
      </always>
      <always loc="z,50,5,50,11">
        <sentree loc="z,50,12,50,13">
          <senitem loc="z,50,27,50,34" edgeType="NEG">
            <varref loc="z,50,35,50,41" name="arst_n" dtype_id="2"/>
          </senitem>
          <senitem loc="z,50,14,50,21" edgeType="NEG">
            <varref loc="z,50,22,50,25" name="clk" dtype_id="2"/>
          </senitem>
        </sentree>
        <begin loc="z,50,43,50,48">
          <if loc="z,51,9,51,11">
            <varref loc="z,51,13,51,19" name="arst_n" dtype_id="2"/>
            <begin>
              <if loc="z,55,14,55,16">
                <not loc="z,55,17,55,18" dtype_id="2">
                  <varref loc="z,55,18,55,24" name="i_halt" dtype_id="2"/>
                </not>
                <begin>
                  <begin loc="z,55,26,55,31">
                    <assigndly loc="z,56,28,56,30" dtype_id="3">
                      <varref loc="z,56,31,56,41" name="i_mem_data" dtype_id="3"/>
                      <varref loc="z,56,13,56,27" name="r_mem_data_neg" dtype_id="3"/>
                    </assigndly>
                    <assigndly loc="z,57,34,57,36" dtype_id="2">
                      <varref loc="z,57,37,57,53" name="i_mem_data_valid" dtype_id="2"/>
                      <varref loc="z,57,13,57,33" name="r_mem_data_valid_neg" dtype_id="2"/>
                    </assigndly>
                  </begin>
                </begin>
              </if>
            </begin>
            <begin>
              <begin loc="z,51,21,51,26">
                <assigndly loc="z,52,28,52,30" dtype_id="3">
                  <const loc="z,52,50,52,51" name="40&apos;h0" dtype_id="3"/>
                  <varref loc="z,52,13,52,27" name="r_mem_data_neg" dtype_id="3"/>
                </assigndly>
                <assigndly loc="z,53,34,53,36" dtype_id="2">
                  <const loc="z,53,37,53,41" name="1&apos;h0" dtype_id="2"/>
                  <varref loc="z,53,13,53,33" name="r_mem_data_valid_neg" dtype_id="2"/>
                </assigndly>
              </begin>
            </begin>
          </if>
        </begin>
      </always>
      <contassign loc="z,61,23,61,24" dtype_id="11">
        <concat loc="z,61,40,61,41" dtype_id="11">
          <varref loc="z,61,26,61,40" name="r_mem_data_pos" dtype_id="3"/>
          <varref loc="z,61,42,61,56" name="r_mem_data_neg" dtype_id="3"/>
        </concat>
        <varref loc="z,61,12,61,22" name="o_mem_data" dtype_id="11"/>
      </contassign>
    </module>
    <module loc="u,3,8,3,19" name="clock_gater" origName="clock_gater">
      <var loc="u,4,11,4,14" name="clk" dtype_id="2" dir="input" pinIndex="1" vartype="logic" origName="clk"/>
      <var loc="u,5,11,5,21" name="stop_clock" dtype_id="2" dir="input" pinIndex="2" vartype="logic" origName="stop_clock"/>
      <var loc="u,7,12,7,23" name="gated_clock" dtype_id="2" dir="output" pinIndex="3" vartype="logic" origName="gated_clock"/>
      <var loc="u,10,9,10,19" name="clock_prop" dtype_id="2" vartype="logic" origName="clock_prop"/>
      <always loc="u,12,5,12,11">
        <sentree loc="u,12,12,12,13">
          <senitem loc="u,12,14,12,21" edgeType="NEG">
            <varref loc="u,12,22,12,25" name="clk" dtype_id="2"/>
          </senitem>
        </sentree>
        <begin loc="u,12,27,12,32">
          <assigndly loc="u,13,20,13,22" dtype_id="2">
            <not loc="u,13,23,13,24" dtype_id="2">
              <varref loc="u,13,24,13,34" name="stop_clock" dtype_id="2"/>
            </not>
            <varref loc="u,13,9,13,19" name="clock_prop" dtype_id="2"/>
          </assigndly>
        </begin>
      </always>
      <contassign loc="u,16,24,16,25" dtype_id="2">
        <and loc="u,16,30,16,31" dtype_id="2">
          <varref loc="u,16,26,16,29" name="clk" dtype_id="2"/>
          <varref loc="u,16,32,16,42" name="clock_prop" dtype_id="2"/>
        </and>
        <varref loc="u,16,12,16,23" name="gated_clock" dtype_id="2"/>
      </contassign>
    </module>
    <module loc="ba,7,8,7,39" name="sky130_sram_0kbytes_1r1w_16x8_2" origName="sky130_sram_0kbytes_1r1w_16x8_2">
      <var loc="ba,31,10,31,14" name="clk0" dtype_id="2" dir="input" pinIndex="1" vartype="logic" origName="clk0"/>
      <var loc="ba,32,11,32,15" name="csb0" dtype_id="2" dir="input" pinIndex="2" vartype="logic" origName="csb0"/>
      <var loc="ba,34,28,34,34" name="wmask0" dtype_id="7" dir="input" pinIndex="3" vartype="logic" origName="wmask0"/>
      <var loc="ba,33,27,33,32" name="addr0" dtype_id="7" dir="input" pinIndex="4" vartype="logic" origName="addr0"/>
      <var loc="ba,35,27,35,31" name="din0" dtype_id="6" dir="input" pinIndex="5" vartype="logic" origName="din0"/>
      <var loc="ba,36,10,36,14" name="clk1" dtype_id="2" dir="input" pinIndex="6" vartype="logic" origName="clk1"/>
      <var loc="ba,37,11,37,15" name="csb1" dtype_id="2" dir="input" pinIndex="7" vartype="logic" origName="csb1"/>
      <var loc="ba,38,27,38,32" name="addr1" dtype_id="7" dir="input" pinIndex="8" vartype="logic" origName="addr1"/>
      <var loc="ba,39,27,39,32" name="dout1" dtype_id="6" dir="output" pinIndex="9" vartype="logic" origName="dout1"/>
      <var loc="ba,18,13,18,23" name="NUM_WMASKS" dtype_id="5" vartype="logic" origName="NUM_WMASKS" param="true">
        <const loc="ba,18,26,18,27" name="32&apos;sh4" dtype_id="5"/>
      </var>
      <var loc="ba,19,13,19,23" name="DATA_WIDTH" dtype_id="5" vartype="logic" origName="DATA_WIDTH" param="true">
        <const loc="ba,19,26,19,27" name="32&apos;sh8" dtype_id="5"/>
      </var>
      <var loc="ba,20,13,20,23" name="ADDR_WIDTH" dtype_id="5" vartype="logic" origName="ADDR_WIDTH" param="true">
        <const loc="ba,20,26,20,27" name="32&apos;sh4" dtype_id="5"/>
      </var>
      <var loc="ba,21,13,21,22" name="RAM_DEPTH" dtype_id="5" vartype="logic" origName="RAM_DEPTH" param="true">
        <const loc="ba,21,27,21,29" name="32&apos;h10" dtype_id="5"/>
      </var>
      <var loc="ba,23,13,23,18" name="DELAY" dtype_id="5" vartype="logic" origName="DELAY" param="true">
        <const loc="ba,23,21,23,22" name="32&apos;sh3" dtype_id="5"/>
      </var>
      <var loc="ba,24,13,24,20" name="VERBOSE" dtype_id="5" vartype="logic" origName="VERBOSE" param="true">
        <const loc="ba,24,23,24,24" name="32&apos;sh1" dtype_id="5"/>
      </var>
      <var loc="ba,25,13,25,19" name="T_HOLD" dtype_id="5" vartype="logic" origName="T_HOLD" param="true">
        <const loc="ba,25,22,25,23" name="32&apos;sh1" dtype_id="5"/>
      </var>
      <var loc="ba,41,27,41,30" name="mem" dtype_id="29" vartype="" origName="mem"/>
      <var loc="ba,43,8,43,16" name="csb0_reg" dtype_id="2" vartype="logic" origName="csb0_reg"/>
      <var loc="ba,44,26,44,36" name="wmask0_reg" dtype_id="7" vartype="logic" origName="wmask0_reg"/>
      <var loc="ba,45,25,45,34" name="addr0_reg" dtype_id="7" vartype="logic" origName="addr0_reg"/>
      <var loc="ba,46,25,46,33" name="din0_reg" dtype_id="6" vartype="logic" origName="din0_reg"/>
      <always loc="ba,49,3,49,9">
        <sentree loc="ba,49,10,49,11">
          <senitem loc="ba,49,12,49,19" edgeType="POS">
            <varref loc="ba,49,20,49,24" name="clk0" dtype_id="2"/>
          </senitem>
        </sentree>
        <begin loc="ba,50,3,50,8">
          <assign loc="ba,51,14,51,15" dtype_id="2">
            <varref loc="ba,51,16,51,20" name="csb0" dtype_id="2"/>
            <varref loc="ba,51,5,51,13" name="csb0_reg" dtype_id="2"/>
          </assign>
          <assign loc="ba,52,16,52,17" dtype_id="7">
            <varref loc="ba,52,18,52,24" name="wmask0" dtype_id="7"/>
            <varref loc="ba,52,5,52,15" name="wmask0_reg" dtype_id="7"/>
          </assign>
          <assign loc="ba,53,15,53,16" dtype_id="7">
            <varref loc="ba,53,17,53,22" name="addr0" dtype_id="7"/>
            <varref loc="ba,53,5,53,14" name="addr0_reg" dtype_id="7"/>
          </assign>
          <assign loc="ba,54,14,54,15" dtype_id="6">
            <varref loc="ba,54,16,54,20" name="din0" dtype_id="6"/>
            <varref loc="ba,54,5,54,13" name="din0_reg" dtype_id="6"/>
          </assign>
          <if loc="ba,55,5,55,7">
            <not loc="ba,55,10,55,11" dtype_id="2">
              <varref loc="ba,55,11,55,19" name="csb0_reg" dtype_id="2"/>
            </not>
            <begin>
              <display loc="ba,56,7,56,15" displaytype="$display">
                <sformatf loc="ba,56,7,56,15" name="%d Writing %m addr0=%b din0=%b wmask0=%b" dtype_id="26">
                  <time loc="ba,56,16,56,21" dtype_id="27"/>
                  <varref loc="ba,56,63,56,72" name="addr0_reg" dtype_id="7"/>
                  <varref loc="ba,56,73,56,81" name="din0_reg" dtype_id="6"/>
                  <varref loc="ba,56,82,56,92" name="wmask0_reg" dtype_id="7"/>
                  <scopename loc="ba,56,7,56,15" dtype_id="27"/>
                </sformatf>
              </display>
            </begin>
          </if>
        </begin>
      </always>
      <var loc="ba,59,8,59,16" name="csb1_reg" dtype_id="2" vartype="logic" origName="csb1_reg"/>
      <var loc="ba,60,25,60,34" name="addr1_reg" dtype_id="7" vartype="logic" origName="addr1_reg"/>
      <always loc="ba,64,3,64,9">
        <sentree loc="ba,64,10,64,11">
          <senitem loc="ba,64,12,64,19" edgeType="POS">
            <varref loc="ba,64,20,64,24" name="clk1" dtype_id="2"/>
          </senitem>
        </sentree>
        <begin loc="ba,65,3,65,8">
          <assign loc="ba,66,14,66,15" dtype_id="2">
            <varref loc="ba,66,16,66,20" name="csb1" dtype_id="2"/>
            <varref loc="ba,66,5,66,13" name="csb1_reg" dtype_id="2"/>
          </assign>
          <assign loc="ba,67,15,67,16" dtype_id="7">
            <varref loc="ba,67,17,67,22" name="addr1" dtype_id="7"/>
            <varref loc="ba,67,5,67,14" name="addr1_reg" dtype_id="7"/>
          </assign>
          <if loc="ba,68,5,68,7">
            <and loc="ba,68,24,68,26" dtype_id="2">
              <and loc="ba,68,15,68,17" dtype_id="2">
                <not loc="ba,68,9,68,10" dtype_id="2">
                  <varref loc="ba,68,10,68,14" name="csb0" dtype_id="2"/>
                </not>
                <not loc="ba,68,18,68,19" dtype_id="2">
                  <varref loc="ba,68,19,68,23" name="csb1" dtype_id="2"/>
                </not>
              </and>
              <eq loc="ba,68,34,68,36" dtype_id="2">
                <varref loc="ba,68,28,68,33" name="addr0" dtype_id="7"/>
                <varref loc="ba,68,37,68,42" name="addr1" dtype_id="7"/>
              </eq>
            </and>
            <begin>
              <display loc="ba,69,10,69,18" displaytype="$display">
                <sformatf loc="ba,69,10,69,18" name="%d WARNING: Writing and reading addr0=%b and addr1=%b simultaneously!" dtype_id="26">
                  <time loc="ba,69,19,69,24" dtype_id="27"/>
                  <varref loc="ba,69,95,69,100" name="addr0" dtype_id="7"/>
                  <varref loc="ba,69,101,69,106" name="addr1" dtype_id="7"/>
                </sformatf>
              </display>
            </begin>
          </if>
          <delay loc="ba,70,5,70,6">
            <const loc="ba,70,7,70,13" name="32&apos;sh1" dtype_id="5"/>
            <assign loc="ba,70,21,70,22" dtype_id="6">
              <const loc="ba,70,23,70,27" name="8&apos;bxxxxxxxx" dtype_id="6"/>
              <varref loc="ba,70,15,70,20" name="dout1" dtype_id="6"/>
            </assign>
          </delay>
          <if loc="ba,71,5,71,7">
            <not loc="ba,71,10,71,11" dtype_id="2">
              <varref loc="ba,71,11,71,19" name="csb1_reg" dtype_id="2"/>
            </not>
            <begin>
              <display loc="ba,72,7,72,15" displaytype="$display">
                <sformatf loc="ba,72,7,72,15" name="%d Reading %m addr1=%b dout1=%b" dtype_id="26">
                  <time loc="ba,72,16,72,21" dtype_id="27"/>
                  <varref loc="ba,72,54,72,63" name="addr1_reg" dtype_id="7"/>
                  <arraysel loc="ba,72,67,72,68" dtype_id="6">
                    <varref loc="ba,72,64,72,67" name="mem" dtype_id="29"/>
                    <varref loc="ba,72,68,72,77" name="addr1_reg" dtype_id="7"/>
                  </arraysel>
                  <scopename loc="ba,72,7,72,15" dtype_id="27"/>
                </sformatf>
              </display>
            </begin>
          </if>
        </begin>
      </always>
      <always loc="ba,78,3,78,9">
        <sentree loc="ba,78,10,78,11">
          <senitem loc="ba,78,13,78,20" edgeType="NEG">
            <varref loc="ba,78,21,78,25" name="clk0" dtype_id="2"/>
          </senitem>
        </sentree>
        <begin loc="ba,79,11,79,21" name="MEM_WRITE0">
          <if loc="ba,80,5,80,7">
            <not loc="ba,80,9,80,10" dtype_id="2">
              <varref loc="ba,80,10,80,18" name="csb0_reg" dtype_id="2"/>
            </not>
            <begin>
              <begin loc="ba,80,20,80,25">
                <if loc="ba,81,9,81,11">
                  <sel loc="ba,81,23,81,24" dtype_id="2">
                    <varref loc="ba,81,13,81,23" name="wmask0_reg" dtype_id="7"/>
                    <const loc="ba,81,24,81,25" name="2&apos;h0" dtype_id="17"/>
                    <const loc="ba,81,23,81,24" name="32&apos;h1" dtype_id="9"/>
                  </sel>
                  <begin>
                    <assign loc="ba,82,37,82,38" dtype_id="10">
                      <sel loc="ba,82,47,82,48" dtype_id="10">
                        <varref loc="ba,82,39,82,47" name="din0_reg" dtype_id="6"/>
                        <const loc="ba,82,50,82,51" name="3&apos;h0" dtype_id="15"/>
                        <const loc="ba,82,48,82,49" name="32&apos;h2" dtype_id="9"/>
                      </sel>
                      <sel loc="ba,82,31,82,32" dtype_id="10">
                        <arraysel loc="ba,82,20,82,21" dtype_id="6">
                          <varref loc="ba,82,17,82,20" name="mem" dtype_id="29"/>
                          <varref loc="ba,82,21,82,30" name="addr0_reg" dtype_id="7"/>
                        </arraysel>
                        <const loc="ba,82,34,82,35" name="3&apos;h0" dtype_id="15"/>
                        <const loc="ba,82,32,82,33" name="32&apos;h2" dtype_id="9"/>
                      </sel>
                    </assign>
                  </begin>
                </if>
                <if loc="ba,83,9,83,11">
                  <sel loc="ba,83,23,83,24" dtype_id="2">
                    <varref loc="ba,83,13,83,23" name="wmask0_reg" dtype_id="7"/>
                    <const loc="ba,83,24,83,25" name="2&apos;h1" dtype_id="17"/>
                    <const loc="ba,83,23,83,24" name="32&apos;h1" dtype_id="9"/>
                  </sel>
                  <begin>
                    <assign loc="ba,84,37,84,38" dtype_id="10">
                      <sel loc="ba,84,47,84,48" dtype_id="10">
                        <varref loc="ba,84,39,84,47" name="din0_reg" dtype_id="6"/>
                        <const loc="ba,84,50,84,51" name="3&apos;h2" dtype_id="15"/>
                        <const loc="ba,84,48,84,49" name="32&apos;h2" dtype_id="9"/>
                      </sel>
                      <sel loc="ba,84,31,84,32" dtype_id="10">
                        <arraysel loc="ba,84,20,84,21" dtype_id="6">
                          <varref loc="ba,84,17,84,20" name="mem" dtype_id="29"/>
                          <varref loc="ba,84,21,84,30" name="addr0_reg" dtype_id="7"/>
                        </arraysel>
                        <const loc="ba,84,34,84,35" name="3&apos;h2" dtype_id="15"/>
                        <const loc="ba,84,32,84,33" name="32&apos;h2" dtype_id="9"/>
                      </sel>
                    </assign>
                  </begin>
                </if>
                <if loc="ba,85,9,85,11">
                  <sel loc="ba,85,23,85,24" dtype_id="2">
                    <varref loc="ba,85,13,85,23" name="wmask0_reg" dtype_id="7"/>
                    <const loc="ba,85,24,85,25" name="2&apos;h2" dtype_id="17"/>
                    <const loc="ba,85,23,85,24" name="32&apos;h1" dtype_id="9"/>
                  </sel>
                  <begin>
                    <assign loc="ba,86,37,86,38" dtype_id="10">
                      <sel loc="ba,86,47,86,48" dtype_id="10">
                        <varref loc="ba,86,39,86,47" name="din0_reg" dtype_id="6"/>
                        <const loc="ba,86,50,86,51" name="3&apos;h4" dtype_id="15"/>
                        <const loc="ba,86,48,86,49" name="32&apos;h2" dtype_id="9"/>
                      </sel>
                      <sel loc="ba,86,31,86,32" dtype_id="10">
                        <arraysel loc="ba,86,20,86,21" dtype_id="6">
                          <varref loc="ba,86,17,86,20" name="mem" dtype_id="29"/>
                          <varref loc="ba,86,21,86,30" name="addr0_reg" dtype_id="7"/>
                        </arraysel>
                        <const loc="ba,86,34,86,35" name="3&apos;h4" dtype_id="15"/>
                        <const loc="ba,86,32,86,33" name="32&apos;h2" dtype_id="9"/>
                      </sel>
                    </assign>
                  </begin>
                </if>
                <if loc="ba,87,9,87,11">
                  <sel loc="ba,87,23,87,24" dtype_id="2">
                    <varref loc="ba,87,13,87,23" name="wmask0_reg" dtype_id="7"/>
                    <const loc="ba,87,24,87,25" name="2&apos;h3" dtype_id="17"/>
                    <const loc="ba,87,23,87,24" name="32&apos;h1" dtype_id="9"/>
                  </sel>
                  <begin>
                    <assign loc="ba,88,37,88,38" dtype_id="10">
                      <sel loc="ba,88,47,88,48" dtype_id="10">
                        <varref loc="ba,88,39,88,47" name="din0_reg" dtype_id="6"/>
                        <const loc="ba,88,50,88,51" name="3&apos;h6" dtype_id="15"/>
                        <const loc="ba,88,48,88,49" name="32&apos;h2" dtype_id="9"/>
                      </sel>
                      <sel loc="ba,88,31,88,32" dtype_id="10">
                        <arraysel loc="ba,88,20,88,21" dtype_id="6">
                          <varref loc="ba,88,17,88,20" name="mem" dtype_id="29"/>
                          <varref loc="ba,88,21,88,30" name="addr0_reg" dtype_id="7"/>
                        </arraysel>
                        <const loc="ba,88,34,88,35" name="3&apos;h6" dtype_id="15"/>
                        <const loc="ba,88,32,88,33" name="32&apos;h2" dtype_id="9"/>
                      </sel>
                    </assign>
                  </begin>
                </if>
              </begin>
            </begin>
          </if>
        </begin>
      </always>
      <always loc="ba,94,3,94,9">
        <sentree loc="ba,94,10,94,11">
          <senitem loc="ba,94,13,94,20" edgeType="NEG">
            <varref loc="ba,94,21,94,25" name="clk1" dtype_id="2"/>
          </senitem>
        </sentree>
        <begin loc="ba,95,11,95,20" name="MEM_READ1">
          <if loc="ba,96,5,96,7">
            <not loc="ba,96,9,96,10" dtype_id="2">
              <varref loc="ba,96,10,96,18" name="csb1_reg" dtype_id="2"/>
            </not>
            <begin>
              <assigndly loc="ba,97,14,97,16" dtype_id="6">
                <arraysel loc="ba,97,29,97,30" dtype_id="6">
                  <varref loc="ba,97,26,97,29" name="mem" dtype_id="29"/>
                  <varref loc="ba,97,30,97,39" name="addr1_reg" dtype_id="7"/>
                </arraysel>
                <varref loc="ba,97,8,97,13" name="dout1" dtype_id="6"/>
                <delay loc="ba,97,17,97,18">
                  <const loc="ba,97,19,97,24" name="32&apos;sh3" dtype_id="5"/>
                </delay>
              </assigndly>
            </begin>
          </if>
        </begin>
      </always>
    </module>
    <typetable loc="a,0,0,0,0">
      <basicdtype loc="c,65,24,65,25" id="9" name="logic" left="31" right="0"/>
      <basicdtype loc="c,226,11,226,17" id="23" name="integer" left="31" right="0" signed="true"/>
      <basicdtype loc="d,49,36,49,40" id="2" name="logic"/>
      <basicdtype loc="g,69,82,69,83" id="16" name="logic" left="2" right="0"/>
      <basicdtype loc="s,233,46,233,50" id="19" name="logic" left="5" right="0"/>
      <basicdtype loc="s,233,50,233,51" id="18" name="logic" left="6" right="0"/>
      <basicdtype loc="v,51,16,51,21" id="27" name="QData" left="63" right="0"/>
      <basicdtype loc="v,51,7,51,15" id="26" name="string"/>
      <basicdtype loc="d,24,16,24,17" id="12" name="logic" left="0" right="0"/>
      <unpackarraydtype loc="ba,41,31,41,32" id="29" sub_dtype_id="6">
        <range loc="ba,41,31,41,32">
          <const loc="ba,41,32,41,33" name="32&apos;sh0" dtype_id="5"/>
          <const loc="ba,41,43,41,44" name="32&apos;hf" dtype_id="5"/>
        </range>
      </unpackarraydtype>
      <basicdtype loc="ba,82,31,82,32" id="15" name="logic" left="2" right="0" signed="true"/>
      <basicdtype loc="ba,81,23,81,24" id="17" name="logic" left="1" right="0" signed="true"/>
      <unpackarraydtype loc="y,41,31,41,32" id="28" sub_dtype_id="9">
        <range loc="y,41,31,41,32">
          <const loc="y,41,32,41,33" name="32&apos;sh0" dtype_id="5"/>
          <const loc="y,41,43,41,44" name="32&apos;hf" dtype_id="5"/>
        </range>
      </unpackarraydtype>
      <basicdtype loc="y,82,31,82,32" id="14" name="logic" left="4" right="0" signed="true"/>
      <basicdtype loc="y,82,34,82,35" id="20" name="logic" left="4" right="0"/>
      <basicdtype loc="l,18,26,18,27" id="13" name="logic" left="16" right="0"/>
      <unpackarraydtype loc="v,38,31,38,32" id="25" sub_dtype_id="4">
        <range loc="v,38,31,38,32">
          <const loc="v,38,32,38,33" name="32&apos;sh0" dtype_id="5"/>
          <const loc="v,38,43,38,44" name="32&apos;hff" dtype_id="5"/>
        </range>
      </unpackarraydtype>
      <basicdtype loc="t,20,39,20,40" id="24" name="logic" left="8" right="0" signed="true"/>
      <basicdtype loc="k,54,23,54,24" id="22" name="logic" left="6" right="0" signed="true"/>
      <basicdtype loc="i,174,10,174,11" id="21" name="logic" left="319" right="0"/>
      <basicdtype loc="c,4,21,4,22" id="1" name="logic" left="15" right="0"/>
      <basicdtype loc="c,12,21,12,22" id="3" name="logic" left="39" right="0"/>
      <basicdtype loc="c,16,21,16,22" id="4" name="logic" left="19" right="0"/>
      <basicdtype loc="c,54,10,54,11" id="6" name="logic" left="7" right="0"/>
      <basicdtype loc="c,55,10,55,11" id="7" name="logic" left="3" right="0"/>
      <basicdtype loc="c,115,77,115,78" id="8" name="logic" left="3" right="0" signed="true"/>
      <basicdtype loc="c,226,10,226,11" id="10" name="logic" left="1" right="0"/>
      <basicdtype loc="c,228,10,228,11" id="11" name="logic" left="79" right="0"/>
      <basicdtype loc="c,27,29,27,31" id="5" name="logic" left="31" right="0" signed="true"/>
    </typetable>
  </netlist>
</verilator_xml>
