#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Mon Jun 28 10:15:49 2021
# Process ID: 22340
# Current directory: D:/GitHub/Filtro-FPGA
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent13788 D:\GitHub\Filtro-FPGA\filter_10g_sfp.xpr
# Log file: D:/GitHub/Filtro-FPGA/vivado.log
# Journal file: D:/GitHub/Filtro-FPGA\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/GitHub/Filtro-FPGA/filter_10g_sfp.xpr
update_compile_order -fileset sources_1
set_property -dict [list CONFIG.PRIM_SOURCE {Single_ended_clock_capable_pin} CONFIG.FEEDBACK_SOURCE {FDBK_AUTO} CONFIG.MMCM_COMPENSATION {ZHOLD}] [get_ips clk_wiz_0]
generate_target all [get_files  D:/GitHub/Filtro-FPGA/filter_10g_sfp.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
export_ip_user_files -of_objects [get_files D:/GitHub/Filtro-FPGA/filter_10g_sfp.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files D:/GitHub/Filtro-FPGA/filter_10g_sfp.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -directory D:/GitHub/Filtro-FPGA/filter_10g_sfp.ip_user_files/sim_scripts -ip_user_files_dir D:/GitHub/Filtro-FPGA/filter_10g_sfp.ip_user_files -ipstatic_source_dir D:/GitHub/Filtro-FPGA/filter_10g_sfp.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/GitHub/Filtro-FPGA/filter_10g_sfp.cache/compile_simlib/modelsim} {questa=D:/GitHub/Filtro-FPGA/filter_10g_sfp.cache/compile_simlib/questa} {riviera=D:/GitHub/Filtro-FPGA/filter_10g_sfp.cache/compile_simlib/riviera} {activehdl=D:/GitHub/Filtro-FPGA/filter_10g_sfp.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property -dict [list CONFIG.PRIM_SOURCE {Single_ended_clock_capable_pin}] [get_ips clk_wiz_1]
generate_target all [get_files  D:/GitHub/Filtro-FPGA/filter_10g_sfp.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1.xci]
export_ip_user_files -of_objects [get_files D:/GitHub/Filtro-FPGA/filter_10g_sfp.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files D:/GitHub/Filtro-FPGA/filter_10g_sfp.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1.xci] -directory D:/GitHub/Filtro-FPGA/filter_10g_sfp.ip_user_files/sim_scripts -ip_user_files_dir D:/GitHub/Filtro-FPGA/filter_10g_sfp.ip_user_files -ipstatic_source_dir D:/GitHub/Filtro-FPGA/filter_10g_sfp.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/GitHub/Filtro-FPGA/filter_10g_sfp.cache/compile_simlib/modelsim} {questa=D:/GitHub/Filtro-FPGA/filter_10g_sfp.cache/compile_simlib/questa} {riviera=D:/GitHub/Filtro-FPGA/filter_10g_sfp.cache/compile_simlib/riviera} {activehdl=D:/GitHub/Filtro-FPGA/filter_10g_sfp.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_2_420
launch_runs synth_2_420 -jobs 2
wait_on_run synth_2_420
open_run synth_2_420 -name synth_2_420
set_property -dict [list CONFIG.PRIMARY_PORT {clk_in0}] [get_ips clk_wiz_0]
generate_target all [get_files  D:/GitHub/Filtro-FPGA/filter_10g_sfp.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
export_ip_user_files -of_objects [get_files D:/GitHub/Filtro-FPGA/filter_10g_sfp.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files D:/GitHub/Filtro-FPGA/filter_10g_sfp.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -directory D:/GitHub/Filtro-FPGA/filter_10g_sfp.ip_user_files/sim_scripts -ip_user_files_dir D:/GitHub/Filtro-FPGA/filter_10g_sfp.ip_user_files -ipstatic_source_dir D:/GitHub/Filtro-FPGA/filter_10g_sfp.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/GitHub/Filtro-FPGA/filter_10g_sfp.cache/compile_simlib/modelsim} {questa=D:/GitHub/Filtro-FPGA/filter_10g_sfp.cache/compile_simlib/questa} {riviera=D:/GitHub/Filtro-FPGA/filter_10g_sfp.cache/compile_simlib/riviera} {activehdl=D:/GitHub/Filtro-FPGA/filter_10g_sfp.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_2_420
launch_runs synth_2_420 -jobs 2
wait_on_run synth_2_420
set_property -dict [list CONFIG.CLK_OUT1_PORT {clk_out0} CONFIG.OVERRIDE_MMCM {true}] [get_ips clk_wiz_0]
generate_target all [get_files  D:/GitHub/Filtro-FPGA/filter_10g_sfp.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
export_ip_user_files -of_objects [get_files D:/GitHub/Filtro-FPGA/filter_10g_sfp.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files D:/GitHub/Filtro-FPGA/filter_10g_sfp.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -directory D:/GitHub/Filtro-FPGA/filter_10g_sfp.ip_user_files/sim_scripts -ip_user_files_dir D:/GitHub/Filtro-FPGA/filter_10g_sfp.ip_user_files -ipstatic_source_dir D:/GitHub/Filtro-FPGA/filter_10g_sfp.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/GitHub/Filtro-FPGA/filter_10g_sfp.cache/compile_simlib/modelsim} {questa=D:/GitHub/Filtro-FPGA/filter_10g_sfp.cache/compile_simlib/questa} {riviera=D:/GitHub/Filtro-FPGA/filter_10g_sfp.cache/compile_simlib/riviera} {activehdl=D:/GitHub/Filtro-FPGA/filter_10g_sfp.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property -dict [list CONFIG.PRIMITIVE {PLL} CONFIG.CLKOUT1_USED {true} CONFIG.ENABLE_CLOCK_MONITOR {false} CONFIG.PRIM_SOURCE {Single_ended_clock_capable_pin} CONFIG.PRIMARY_PORT {clk_in1} CONFIG.CLK_OUT1_PORT {clk_out1} CONFIG.CLKOUT1_DRIVES {BUFG} CONFIG.CLKOUT2_DRIVES {BUFG} CONFIG.CLKOUT3_DRIVES {BUFG} CONFIG.CLKOUT4_DRIVES {BUFG} CONFIG.CLKOUT5_DRIVES {BUFG} CONFIG.CLKOUT6_DRIVES {BUFG} CONFIG.CLKOUT7_DRIVES {BUFG} CONFIG.FEEDBACK_SOURCE {FDBK_AUTO} CONFIG.MMCM_BANDWIDTH {OPTIMIZED} CONFIG.MMCM_CLKFBOUT_MULT_F {10} CONFIG.MMCM_COMPENSATION {ZHOLD} CONFIG.MMCM_CLKOUT0_DIVIDE_F {10}] [get_ips clk_wiz_0]
generate_target all [get_files  D:/GitHub/Filtro-FPGA/filter_10g_sfp.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
export_ip_user_files -of_objects [get_files D:/GitHub/Filtro-FPGA/filter_10g_sfp.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files D:/GitHub/Filtro-FPGA/filter_10g_sfp.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -directory D:/GitHub/Filtro-FPGA/filter_10g_sfp.ip_user_files/sim_scripts -ip_user_files_dir D:/GitHub/Filtro-FPGA/filter_10g_sfp.ip_user_files -ipstatic_source_dir D:/GitHub/Filtro-FPGA/filter_10g_sfp.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/GitHub/Filtro-FPGA/filter_10g_sfp.cache/compile_simlib/modelsim} {questa=D:/GitHub/Filtro-FPGA/filter_10g_sfp.cache/compile_simlib/questa} {riviera=D:/GitHub/Filtro-FPGA/filter_10g_sfp.cache/compile_simlib/riviera} {activehdl=D:/GitHub/Filtro-FPGA/filter_10g_sfp.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property -dict [list CONFIG.OVERRIDE_MMCM {false} CONFIG.MMCM_CLKFBOUT_MULT_F {9} CONFIG.MMCM_CLKOUT0_DIVIDE_F {9}] [get_ips clk_wiz_0]
generate_target all [get_files  D:/GitHub/Filtro-FPGA/filter_10g_sfp.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
export_ip_user_files -of_objects [get_files D:/GitHub/Filtro-FPGA/filter_10g_sfp.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files D:/GitHub/Filtro-FPGA/filter_10g_sfp.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -directory D:/GitHub/Filtro-FPGA/filter_10g_sfp.ip_user_files/sim_scripts -ip_user_files_dir D:/GitHub/Filtro-FPGA/filter_10g_sfp.ip_user_files -ipstatic_source_dir D:/GitHub/Filtro-FPGA/filter_10g_sfp.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/GitHub/Filtro-FPGA/filter_10g_sfp.cache/compile_simlib/modelsim} {questa=D:/GitHub/Filtro-FPGA/filter_10g_sfp.cache/compile_simlib/questa} {riviera=D:/GitHub/Filtro-FPGA/filter_10g_sfp.cache/compile_simlib/riviera} {activehdl=D:/GitHub/Filtro-FPGA/filter_10g_sfp.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property -dict [list CONFIG.PRIMITIVE {MMCM} CONFIG.PRIM_SOURCE {No_buffer} CONFIG.CLKOUT1_DRIVES {BUFG} CONFIG.CLKOUT2_DRIVES {BUFG} CONFIG.CLKOUT3_DRIVES {BUFG} CONFIG.CLKOUT4_DRIVES {BUFG} CONFIG.CLKOUT5_DRIVES {BUFG} CONFIG.CLKOUT6_DRIVES {BUFG} CONFIG.CLKOUT7_DRIVES {BUFG} CONFIG.FEEDBACK_SOURCE {FDBK_AUTO} CONFIG.MMCM_BANDWIDTH {OPTIMIZED} CONFIG.MMCM_CLKFBOUT_MULT_F {10.000} CONFIG.MMCM_COMPENSATION {ZHOLD} CONFIG.MMCM_CLKOUT0_DIVIDE_F {10.000} CONFIG.CLKOUT1_JITTER {130.958} CONFIG.CLKOUT1_PHASE_ERROR {98.575}] [get_ips clk_wiz_0]
generate_target all [get_files  D:/GitHub/Filtro-FPGA/filter_10g_sfp.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
export_ip_user_files -of_objects [get_files D:/GitHub/Filtro-FPGA/filter_10g_sfp.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files D:/GitHub/Filtro-FPGA/filter_10g_sfp.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -directory D:/GitHub/Filtro-FPGA/filter_10g_sfp.ip_user_files/sim_scripts -ip_user_files_dir D:/GitHub/Filtro-FPGA/filter_10g_sfp.ip_user_files -ipstatic_source_dir D:/GitHub/Filtro-FPGA/filter_10g_sfp.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/GitHub/Filtro-FPGA/filter_10g_sfp.cache/compile_simlib/modelsim} {questa=D:/GitHub/Filtro-FPGA/filter_10g_sfp.cache/compile_simlib/questa} {riviera=D:/GitHub/Filtro-FPGA/filter_10g_sfp.cache/compile_simlib/riviera} {activehdl=D:/GitHub/Filtro-FPGA/filter_10g_sfp.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_property  ALL_PROPS  [get_ips clk_wiz_1]
set_property -dict [list CONFIG.USE_SAFE_CLOCK_STARTUP {false} CONFIG.OVERRIDE_MMCM {false} CONFIG.CLKOUT1_DRIVES {BUFG} CONFIG.CLKOUT2_DRIVES {BUFG} CONFIG.CLKOUT3_DRIVES {BUFG} CONFIG.CLKOUT4_DRIVES {BUFG} CONFIG.CLKOUT5_DRIVES {BUFG} CONFIG.CLKOUT6_DRIVES {BUFG} CONFIG.CLKOUT7_DRIVES {BUFG} CONFIG.FEEDBACK_SOURCE {FDBK_AUTO}] [get_ips clk_wiz_0]
close_design
set_property -dict [list CONFIG.PRIM_SOURCE {No_buffer}] [get_ips clk_wiz_1]
generate_target all [get_files  D:/GitHub/Filtro-FPGA/filter_10g_sfp.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1.xci]
export_ip_user_files -of_objects [get_files D:/GitHub/Filtro-FPGA/filter_10g_sfp.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files D:/GitHub/Filtro-FPGA/filter_10g_sfp.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1.xci] -directory D:/GitHub/Filtro-FPGA/filter_10g_sfp.ip_user_files/sim_scripts -ip_user_files_dir D:/GitHub/Filtro-FPGA/filter_10g_sfp.ip_user_files -ipstatic_source_dir D:/GitHub/Filtro-FPGA/filter_10g_sfp.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/GitHub/Filtro-FPGA/filter_10g_sfp.cache/compile_simlib/modelsim} {questa=D:/GitHub/Filtro-FPGA/filter_10g_sfp.cache/compile_simlib/questa} {riviera=D:/GitHub/Filtro-FPGA/filter_10g_sfp.cache/compile_simlib/riviera} {activehdl=D:/GitHub/Filtro-FPGA/filter_10g_sfp.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property -dict [list CONFIG.PRIM_SOURCE {Single_ended_clock_capable_pin}] [get_ips clk_wiz_0]
generate_target all [get_files  D:/GitHub/Filtro-FPGA/filter_10g_sfp.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
export_ip_user_files -of_objects [get_files D:/GitHub/Filtro-FPGA/filter_10g_sfp.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files D:/GitHub/Filtro-FPGA/filter_10g_sfp.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -directory D:/GitHub/Filtro-FPGA/filter_10g_sfp.ip_user_files/sim_scripts -ip_user_files_dir D:/GitHub/Filtro-FPGA/filter_10g_sfp.ip_user_files -ipstatic_source_dir D:/GitHub/Filtro-FPGA/filter_10g_sfp.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/GitHub/Filtro-FPGA/filter_10g_sfp.cache/compile_simlib/modelsim} {questa=D:/GitHub/Filtro-FPGA/filter_10g_sfp.cache/compile_simlib/questa} {riviera=D:/GitHub/Filtro-FPGA/filter_10g_sfp.cache/compile_simlib/riviera} {activehdl=D:/GitHub/Filtro-FPGA/filter_10g_sfp.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property -dict [list CONFIG.PRIM_SOURCE {Single_ended_clock_capable_pin}] [get_ips clk_wiz_1]
generate_target all [get_files  D:/GitHub/Filtro-FPGA/filter_10g_sfp.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1.xci]
export_ip_user_files -of_objects [get_files D:/GitHub/Filtro-FPGA/filter_10g_sfp.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files D:/GitHub/Filtro-FPGA/filter_10g_sfp.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1.xci] -directory D:/GitHub/Filtro-FPGA/filter_10g_sfp.ip_user_files/sim_scripts -ip_user_files_dir D:/GitHub/Filtro-FPGA/filter_10g_sfp.ip_user_files -ipstatic_source_dir D:/GitHub/Filtro-FPGA/filter_10g_sfp.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/GitHub/Filtro-FPGA/filter_10g_sfp.cache/compile_simlib/modelsim} {questa=D:/GitHub/Filtro-FPGA/filter_10g_sfp.cache/compile_simlib/questa} {riviera=D:/GitHub/Filtro-FPGA/filter_10g_sfp.cache/compile_simlib/riviera} {activehdl=D:/GitHub/Filtro-FPGA/filter_10g_sfp.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_2_420
launch_runs synth_2_420 -jobs 2
wait_on_run synth_2_420
set_property -dict [list CONFIG.PRIM_SOURCE {No_buffer}] [get_ips clk_wiz_0]
generate_target all [get_files  D:/GitHub/Filtro-FPGA/filter_10g_sfp.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci]
export_ip_user_files -of_objects [get_files D:/GitHub/Filtro-FPGA/filter_10g_sfp.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files D:/GitHub/Filtro-FPGA/filter_10g_sfp.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0.xci] -directory D:/GitHub/Filtro-FPGA/filter_10g_sfp.ip_user_files/sim_scripts -ip_user_files_dir D:/GitHub/Filtro-FPGA/filter_10g_sfp.ip_user_files -ipstatic_source_dir D:/GitHub/Filtro-FPGA/filter_10g_sfp.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/GitHub/Filtro-FPGA/filter_10g_sfp.cache/compile_simlib/modelsim} {questa=D:/GitHub/Filtro-FPGA/filter_10g_sfp.cache/compile_simlib/questa} {riviera=D:/GitHub/Filtro-FPGA/filter_10g_sfp.cache/compile_simlib/riviera} {activehdl=D:/GitHub/Filtro-FPGA/filter_10g_sfp.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
set_property -dict [list CONFIG.PRIM_SOURCE {No_buffer}] [get_ips clk_wiz_1]
generate_target all [get_files  D:/GitHub/Filtro-FPGA/filter_10g_sfp.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1.xci]
export_ip_user_files -of_objects [get_files D:/GitHub/Filtro-FPGA/filter_10g_sfp.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1.xci] -no_script -sync -force -quiet
export_simulation -of_objects [get_files D:/GitHub/Filtro-FPGA/filter_10g_sfp.srcs/sources_1/ip/clk_wiz_1/clk_wiz_1.xci] -directory D:/GitHub/Filtro-FPGA/filter_10g_sfp.ip_user_files/sim_scripts -ip_user_files_dir D:/GitHub/Filtro-FPGA/filter_10g_sfp.ip_user_files -ipstatic_source_dir D:/GitHub/Filtro-FPGA/filter_10g_sfp.ip_user_files/ipstatic -lib_map_path [list {modelsim=D:/GitHub/Filtro-FPGA/filter_10g_sfp.cache/compile_simlib/modelsim} {questa=D:/GitHub/Filtro-FPGA/filter_10g_sfp.cache/compile_simlib/questa} {riviera=D:/GitHub/Filtro-FPGA/filter_10g_sfp.cache/compile_simlib/riviera} {activehdl=D:/GitHub/Filtro-FPGA/filter_10g_sfp.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_2_420
launch_runs synth_2_420 -jobs 2
wait_on_run synth_2_420
open_run synth_2_420 -name synth_2_420
report_clock_interaction -delay_type min_max -significant_digits 3 -name timing_1
report_clock_networks -name {network_1}
reset_run synth_2_420
launch_runs synth_2_420 -jobs 2
wait_on_run synth_2_420
launch_runs impl_2 -jobs 2
wait_on_run impl_2
reset_run synth_2_420
launch_runs synth_2_420 -jobs 2
wait_on_run synth_2_420
reset_run synth_2_420
launch_runs synth_2_420 -jobs 2
wait_on_run synth_2_420
reset_run synth_2_420
launch_runs synth_2_420 -jobs 2
wait_on_run synth_2_420
reset_run synth_2_420
launch_runs synth_2_420 -jobs 2
wait_on_run synth_2_420
