{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1717644166543 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1717644166543 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 06 00:22:46 2024 " "Processing started: Thu Jun 06 00:22:46 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1717644166543 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717644166543 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SistemaDeIrrigacao -c SistemaDeIrrigacao " "Command: quartus_map --read_settings_files=on --write_settings_files=off SistemaDeIrrigacao -c SistemaDeIrrigacao" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717644166543 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1717644167134 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "16 16 " "Parallel compilation is enabled and will use 16 of the 16 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1717644167134 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.v 1 1 " "Found 1 design units, including 1 entities, in source file main.v" { { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "main.v" "" { Text "D:/Dev/Verilog/SistemadeIrrigacao/main.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717644175387 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717644175387 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sistemanivel.v 1 1 " "Found 1 design units, including 1 entities, in source file sistemanivel.v" { { "Info" "ISGN_ENTITY_NAME" "1 sistemaNivel " "Found entity 1: sistemaNivel" {  } { { "sistemaNivel.v" "" { Text "D:/Dev/Verilog/SistemadeIrrigacao/sistemaNivel.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717644175390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717644175390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sistemairrigacao.v 1 1 " "Found 1 design units, including 1 entities, in source file sistemairrigacao.v" { { "Info" "ISGN_ENTITY_NAME" "1 sistemaIrrigacao " "Found entity 1: sistemaIrrigacao" {  } { { "sistemaIrrigacao.v" "" { Text "D:/Dev/Verilog/SistemadeIrrigacao/sistemaIrrigacao.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717644175392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717644175392 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "A a decod7seg.v(2) " "Verilog HDL Declaration information at decod7seg.v(2): object \"A\" differs only in case from object \"a\" in the same scope" {  } { { "decod7seg.v" "" { Text "D:/Dev/Verilog/SistemadeIrrigacao/decod7seg.v" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1717644175394 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "B b decod7seg.v(2) " "Verilog HDL Declaration information at decod7seg.v(2): object \"B\" differs only in case from object \"b\" in the same scope" {  } { { "decod7seg.v" "" { Text "D:/Dev/Verilog/SistemadeIrrigacao/decod7seg.v" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1717644175394 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "C c decod7seg.v(2) " "Verilog HDL Declaration information at decod7seg.v(2): object \"C\" differs only in case from object \"c\" in the same scope" {  } { { "decod7seg.v" "" { Text "D:/Dev/Verilog/SistemadeIrrigacao/decod7seg.v" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1717644175394 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "D d decod7seg.v(2) " "Verilog HDL Declaration information at decod7seg.v(2): object \"D\" differs only in case from object \"d\" in the same scope" {  } { { "decod7seg.v" "" { Text "D:/Dev/Verilog/SistemadeIrrigacao/decod7seg.v" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1717644175394 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decod7seg.v 1 1 " "Found 1 design units, including 1 entities, in source file decod7seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 decod7seg " "Found entity 1: decod7seg" {  } { { "decod7seg.v" "" { Text "D:/Dev/Verilog/SistemadeIrrigacao/decod7seg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717644175395 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717644175395 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2_1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2_1 " "Found entity 1: mux2_1" {  } { { "mux2_1.v" "" { Text "D:/Dev/Verilog/SistemadeIrrigacao/mux2_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717644175397 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717644175397 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_ff.v 1 1 " "Found 1 design units, including 1 entities, in source file d_ff.v" { { "Info" "ISGN_ENTITY_NAME" "1 d_ff " "Found entity 1: d_ff" {  } { { "d_ff.v" "" { Text "D:/Dev/Verilog/SistemadeIrrigacao/d_ff.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717644175399 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717644175399 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "down_count.v 1 1 " "Found 1 design units, including 1 entities, in source file down_count.v" { { "Info" "ISGN_ENTITY_NAME" "1 down_count " "Found entity 1: down_count" {  } { { "down_count.v" "" { Text "D:/Dev/Verilog/SistemadeIrrigacao/down_count.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717644175402 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717644175402 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "jk_ff.v 1 1 " "Found 1 design units, including 1 entities, in source file jk_ff.v" { { "Info" "ISGN_ENTITY_NAME" "1 jk_ff " "Found entity 1: jk_ff" {  } { { "jk_ff.v" "" { Text "D:/Dev/Verilog/SistemadeIrrigacao/jk_ff.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717644175404 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717644175404 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ff_d.v 1 1 " "Found 1 design units, including 1 entities, in source file ff_d.v" { { "Info" "ISGN_ENTITY_NAME" "1 ff_d " "Found entity 1: ff_d" {  } { { "ff_d.v" "" { Text "D:/Dev/Verilog/SistemadeIrrigacao/ff_d.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717644175406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717644175406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_flip_flop.v 1 1 " "Found 1 design units, including 1 entities, in source file d_flip_flop.v" { { "Info" "ISGN_ENTITY_NAME" "1 d_flip_flop " "Found entity 1: d_flip_flop" {  } { { "d_flip_flop.v" "" { Text "D:/Dev/Verilog/SistemadeIrrigacao/d_flip_flop.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717644175408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717644175408 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "deslocamento_coluna_leds.v 1 1 " "Found 1 design units, including 1 entities, in source file deslocamento_coluna_leds.v" { { "Info" "ISGN_ENTITY_NAME" "1 deslocamento_coluna_leds " "Found entity 1: deslocamento_coluna_leds" {  } { { "deslocamento_coluna_leds.v" "" { Text "D:/Dev/Verilog/SistemadeIrrigacao/deslocamento_coluna_leds.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717644175411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717644175411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisor7seg.v 1 1 " "Found 1 design units, including 1 entities, in source file divisor7seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 divisor7seg " "Found entity 1: divisor7seg" {  } { { "divisor7seg.v" "" { Text "D:/Dev/Verilog/SistemadeIrrigacao/divisor7seg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717644175413 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717644175413 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisorleds.v 1 1 " "Found 1 design units, including 1 entities, in source file divisorleds.v" { { "Info" "ISGN_ENTITY_NAME" "1 divisorLeds " "Found entity 1: divisorLeds" {  } { { "divisorLeds.v" "" { Text "D:/Dev/Verilog/SistemadeIrrigacao/divisorLeds.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717644175415 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717644175415 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "comparator.v 1 1 " "Found 1 design units, including 1 entities, in source file comparator.v" { { "Info" "ISGN_ENTITY_NAME" "1 comparator " "Found entity 1: comparator" {  } { { "comparator.v" "" { Text "D:/Dev/Verilog/SistemadeIrrigacao/comparator.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717644175417 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717644175417 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "logic_gates.v 1 1 " "Found 1 design units, including 1 entities, in source file logic_gates.v" { { "Info" "ISGN_ENTITY_NAME" "1 logic_gates " "Found entity 1: logic_gates" {  } { { "logic_gates.v" "" { Text "D:/Dev/Verilog/SistemadeIrrigacao/logic_gates.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717644175419 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717644175419 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2to1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux2to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2to1 " "Found entity 1: mux2to1" {  } { { "mux2to1.v" "" { Text "D:/Dev/Verilog/SistemadeIrrigacao/mux2to1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717644175422 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717644175422 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "binary_counter_2bit.v 1 1 " "Found 1 design units, including 1 entities, in source file binary_counter_2bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 binary_counter_2bit " "Found entity 1: binary_counter_2bit" {  } { { "binary_counter_2bit.v" "" { Text "D:/Dev/Verilog/SistemadeIrrigacao/binary_counter_2bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717644175424 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717644175424 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "matriz7seg.v 1 1 " "Found 1 design units, including 1 entities, in source file matriz7seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 matriz7seg " "Found entity 1: matriz7seg" {  } { { "matriz7seg.v" "" { Text "D:/Dev/Verilog/SistemadeIrrigacao/matriz7seg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717644175426 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717644175426 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Cheio main.v(53) " "Verilog HDL Implicit Net warning at main.v(53): created implicit net for \"Cheio\"" {  } { { "main.v" "" { Text "D:/Dev/Verilog/SistemadeIrrigacao/main.v" 53 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717644175426 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Medio main.v(53) " "Verilog HDL Implicit Net warning at main.v(53): created implicit net for \"Medio\"" {  } { { "main.v" "" { Text "D:/Dev/Verilog/SistemadeIrrigacao/main.v" 53 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717644175426 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "Baixo main.v(54) " "Verilog HDL Implicit Net warning at main.v(54): created implicit net for \"Baixo\"" {  } { { "main.v" "" { Text "D:/Dev/Verilog/SistemadeIrrigacao/main.v" 54 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717644175426 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "n0 down_count.v(14) " "Verilog HDL Implicit Net warning at down_count.v(14): created implicit net for \"n0\"" {  } { { "down_count.v" "" { Text "D:/Dev/Verilog/SistemadeIrrigacao/down_count.v" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717644175427 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "n1 down_count.v(15) " "Verilog HDL Implicit Net warning at down_count.v(15): created implicit net for \"n1\"" {  } { { "down_count.v" "" { Text "D:/Dev/Verilog/SistemadeIrrigacao/down_count.v" 15 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717644175427 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "n2 down_count.v(16) " "Verilog HDL Implicit Net warning at down_count.v(16): created implicit net for \"n2\"" {  } { { "down_count.v" "" { Text "D:/Dev/Verilog/SistemadeIrrigacao/down_count.v" 16 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717644175427 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "n3 down_count.v(17) " "Verilog HDL Implicit Net warning at down_count.v(17): created implicit net for \"n3\"" {  } { { "down_count.v" "" { Text "D:/Dev/Verilog/SistemadeIrrigacao/down_count.v" 17 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717644175427 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "n4 down_count.v(18) " "Verilog HDL Implicit Net warning at down_count.v(18): created implicit net for \"n4\"" {  } { { "down_count.v" "" { Text "D:/Dev/Verilog/SistemadeIrrigacao/down_count.v" 18 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717644175427 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "a0 down_count.v(20) " "Verilog HDL Implicit Net warning at down_count.v(20): created implicit net for \"a0\"" {  } { { "down_count.v" "" { Text "D:/Dev/Verilog/SistemadeIrrigacao/down_count.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717644175427 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "a1 down_count.v(21) " "Verilog HDL Implicit Net warning at down_count.v(21): created implicit net for \"a1\"" {  } { { "down_count.v" "" { Text "D:/Dev/Verilog/SistemadeIrrigacao/down_count.v" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717644175427 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "a2 down_count.v(22) " "Verilog HDL Implicit Net warning at down_count.v(22): created implicit net for \"a2\"" {  } { { "down_count.v" "" { Text "D:/Dev/Verilog/SistemadeIrrigacao/down_count.v" 22 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717644175427 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "a3 down_count.v(23) " "Verilog HDL Implicit Net warning at down_count.v(23): created implicit net for \"a3\"" {  } { { "down_count.v" "" { Text "D:/Dev/Verilog/SistemadeIrrigacao/down_count.v" 23 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717644175427 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "a4 down_count.v(24) " "Verilog HDL Implicit Net warning at down_count.v(24): created implicit net for \"a4\"" {  } { { "down_count.v" "" { Text "D:/Dev/Verilog/SistemadeIrrigacao/down_count.v" 24 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717644175427 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "a5 down_count.v(25) " "Verilog HDL Implicit Net warning at down_count.v(25): created implicit net for \"a5\"" {  } { { "down_count.v" "" { Text "D:/Dev/Verilog/SistemadeIrrigacao/down_count.v" 25 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717644175427 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "a6 down_count.v(26) " "Verilog HDL Implicit Net warning at down_count.v(26): created implicit net for \"a6\"" {  } { { "down_count.v" "" { Text "D:/Dev/Verilog/SistemadeIrrigacao/down_count.v" 26 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717644175427 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "a7 down_count.v(27) " "Verilog HDL Implicit Net warning at down_count.v(27): created implicit net for \"a7\"" {  } { { "down_count.v" "" { Text "D:/Dev/Verilog/SistemadeIrrigacao/down_count.v" 27 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717644175427 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "a8 down_count.v(28) " "Verilog HDL Implicit Net warning at down_count.v(28): created implicit net for \"a8\"" {  } { { "down_count.v" "" { Text "D:/Dev/Verilog/SistemadeIrrigacao/down_count.v" 28 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717644175427 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "a9 down_count.v(29) " "Verilog HDL Implicit Net warning at down_count.v(29): created implicit net for \"a9\"" {  } { { "down_count.v" "" { Text "D:/Dev/Verilog/SistemadeIrrigacao/down_count.v" 29 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717644175427 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "na0 down_count.v(31) " "Verilog HDL Implicit Net warning at down_count.v(31): created implicit net for \"na0\"" {  } { { "down_count.v" "" { Text "D:/Dev/Verilog/SistemadeIrrigacao/down_count.v" 31 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717644175427 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "na1 down_count.v(32) " "Verilog HDL Implicit Net warning at down_count.v(32): created implicit net for \"na1\"" {  } { { "down_count.v" "" { Text "D:/Dev/Verilog/SistemadeIrrigacao/down_count.v" 32 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717644175427 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "na2 down_count.v(33) " "Verilog HDL Implicit Net warning at down_count.v(33): created implicit net for \"na2\"" {  } { { "down_count.v" "" { Text "D:/Dev/Verilog/SistemadeIrrigacao/down_count.v" 33 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717644175428 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "na3 down_count.v(34) " "Verilog HDL Implicit Net warning at down_count.v(34): created implicit net for \"na3\"" {  } { { "down_count.v" "" { Text "D:/Dev/Verilog/SistemadeIrrigacao/down_count.v" 34 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717644175428 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "na4 down_count.v(35) " "Verilog HDL Implicit Net warning at down_count.v(35): created implicit net for \"na4\"" {  } { { "down_count.v" "" { Text "D:/Dev/Verilog/SistemadeIrrigacao/down_count.v" 35 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717644175428 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "na5 down_count.v(36) " "Verilog HDL Implicit Net warning at down_count.v(36): created implicit net for \"na5\"" {  } { { "down_count.v" "" { Text "D:/Dev/Verilog/SistemadeIrrigacao/down_count.v" 36 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717644175428 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "na6 down_count.v(37) " "Verilog HDL Implicit Net warning at down_count.v(37): created implicit net for \"na6\"" {  } { { "down_count.v" "" { Text "D:/Dev/Verilog/SistemadeIrrigacao/down_count.v" 37 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717644175428 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "na7 down_count.v(38) " "Verilog HDL Implicit Net warning at down_count.v(38): created implicit net for \"na7\"" {  } { { "down_count.v" "" { Text "D:/Dev/Verilog/SistemadeIrrigacao/down_count.v" 38 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717644175428 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "na8 down_count.v(39) " "Verilog HDL Implicit Net warning at down_count.v(39): created implicit net for \"na8\"" {  } { { "down_count.v" "" { Text "D:/Dev/Verilog/SistemadeIrrigacao/down_count.v" 39 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717644175428 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "o0 down_count.v(39) " "Verilog HDL Implicit Net warning at down_count.v(39): created implicit net for \"o0\"" {  } { { "down_count.v" "" { Text "D:/Dev/Verilog/SistemadeIrrigacao/down_count.v" 39 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717644175428 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "o1 down_count.v(42) " "Verilog HDL Implicit Net warning at down_count.v(42): created implicit net for \"o1\"" {  } { { "down_count.v" "" { Text "D:/Dev/Verilog/SistemadeIrrigacao/down_count.v" 42 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717644175428 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "o2 down_count.v(43) " "Verilog HDL Implicit Net warning at down_count.v(43): created implicit net for \"o2\"" {  } { { "down_count.v" "" { Text "D:/Dev/Verilog/SistemadeIrrigacao/down_count.v" 43 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717644175428 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "o3 down_count.v(44) " "Verilog HDL Implicit Net warning at down_count.v(44): created implicit net for \"o3\"" {  } { { "down_count.v" "" { Text "D:/Dev/Verilog/SistemadeIrrigacao/down_count.v" 44 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717644175428 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "d1 packed main.v(60) " "Verilog HDL Port Declaration warning at main.v(60): data type declaration for \"d1\" declares packed dimensions but the port declaration declaration does not" {  } { { "main.v" "" { Text "D:/Dev/Verilog/SistemadeIrrigacao/main.v" 60 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Analysis & Synthesis" 0 -1 1717644175428 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "d1 main.v(5) " "HDL info at main.v(5): see declaration for object \"d1\"" {  } { { "main.v" "" { Text "D:/Dev/Verilog/SistemadeIrrigacao/main.v" 5 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717644175428 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "d2 packed main.v(60) " "Verilog HDL Port Declaration warning at main.v(60): data type declaration for \"d2\" declares packed dimensions but the port declaration declaration does not" {  } { { "main.v" "" { Text "D:/Dev/Verilog/SistemadeIrrigacao/main.v" 60 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Analysis & Synthesis" 0 -1 1717644175428 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "d2 main.v(5) " "HDL info at main.v(5): see declaration for object \"d2\"" {  } { { "main.v" "" { Text "D:/Dev/Verilog/SistemadeIrrigacao/main.v" 5 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717644175428 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "d3 packed main.v(60) " "Verilog HDL Port Declaration warning at main.v(60): data type declaration for \"d3\" declares packed dimensions but the port declaration declaration does not" {  } { { "main.v" "" { Text "D:/Dev/Verilog/SistemadeIrrigacao/main.v" 60 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Analysis & Synthesis" 0 -1 1717644175428 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "d3 main.v(5) " "HDL info at main.v(5): see declaration for object \"d3\"" {  } { { "main.v" "" { Text "D:/Dev/Verilog/SistemadeIrrigacao/main.v" 5 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717644175428 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main.v(73) " "Verilog HDL Instantiation warning at main.v(73): instance has no name" {  } { { "main.v" "" { Text "D:/Dev/Verilog/SistemadeIrrigacao/main.v" 73 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1717644175430 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "deslocamento_coluna_leds " "Elaborating entity \"deslocamento_coluna_leds\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1717644175470 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "11 " "Implemented 11 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1717644175701 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1717644175701 ""} { "Info" "ICUT_CUT_TM_LCELLS" "5 " "Implemented 5 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1717644175701 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1717644175701 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/Dev/Verilog/SistemadeIrrigacao/output_files/SistemaDeIrrigacao.map.smsg " "Generated suppressed messages file D:/Dev/Verilog/SistemadeIrrigacao/output_files/SistemaDeIrrigacao.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717644175738 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 36 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 36 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4698 " "Peak virtual memory: 4698 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1717644175756 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 06 00:22:55 2024 " "Processing ended: Thu Jun 06 00:22:55 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1717644175756 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1717644175756 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1717644175756 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1717644175756 ""}
