### Build `hls_userdma`

```
vitis_hls ./vivado/vitis_prj/hls_userdma/script.tcl
```

### Run Simulation

```
./run_vivado_fsic_sim
```

### Run Synthesis

```
./run_vivado_fsic
```

### Run Jupyter Notebook

Upload files to the board
`/vivado/jupyter_notebook/caravel_fpga_fsic.ipynb`
`/vivado/jupyter_notebook/caravel_fpga.bit`
`/vivado/jupyter_notebook/caravel_fpga.hwh`
`/vivado/jupyter_notebook/fsic.hex`
