[SCL] 12/16/2025 11:03:19 PID:5259 Client:nanodc.iitgn.ac.in Authorization failed Synopsys-Release 2022.03
[SCL] 12/16/2025 11:03:20 PID:5259 Client:nanodc.iitgn.ac.in Server:27020@c2s.cdacb.in Authorization succeeded Design-Compiler 2022.03
[SCL] 12/16/2025 11:03:20 Checking status for feature Design-Compiler
[SCL] 12/16/2025 11:03:20 PID:5259 Client:nanodc.iitgn.ac.in Server:27020@c2s.cdacb.in Checkout succeeded Design-Compiler 2022.03
[SCL] 12/16/2025 11:03:20 PID:5259 Client:nanodc.iitgn.ac.in Authorization failed Synopsys 2022.03
[SCL] 12/16/2025 11:03:20 PID:5259 Client:nanodc.iitgn.ac.in Authorization failed DC-Debug 2022.03
[SCL] 12/16/2025 11:03:21 PID:5259 Client:nanodc.iitgn.ac.in Authorization failed DC-NXT-DPX-Beta 2022.03

                           Design Compiler Graphical 
                                 DC Ultra (TM)
                                  DFTMAX (TM)
                              Power Compiler (TM)
                                 DesignWare (R)
                                 DC Expert (TM)
                               Design Vision (TM)
                               HDL Compiler (TM)
                               VHDL Compiler (TM)
                                  DFT Compiler
                               Design Compiler(R)

               Version T-2022.03-SP5 for linux64 - Oct 11, 2022 

                    Copyright (c) 1988 - 2022 Synopsys, Inc.
   This software and the associated documentation are proprietary to Synopsys,
 Inc. This software may only be used in accordance with the terms and conditions
 of a written license agreement with Synopsys, Inc. All other use, reproduction,
   or distribution of this software is strictly prohibited.  Licensed Products
     communicate with Synopsys servers for the purpose of providing software
    updates, detecting software piracy and verifying that customers are using
    Licensed Products in conformity with the applicable License Key for such
  Licensed Products. Synopsys will use information gathered in connection with
    this process to deliver software updates and pursue software pirates and
                                   infringers.

 Inclusivity & Diversity - Visit SolvNetPlus to read the "Synopsys Statement on
            Inclusivity and Diversity" (Refer to article 000036315 at
                        https://solvnetplus.synopsys.com)
Initializing...
[SCL] 12/16/2025 11:03:21 PID:5259 Client:nanodc.iitgn.ac.in Server:27020@c2s.cdacb.in Authorization succeeded DC-Expert 2022.03
# ------------------------------------------------------------
# Load technology libraries
# ------------------------------------------------------------
read_db "/home/Synopsys/pdk/SCL_PDK_3/SCLPDK_V3.0_KIT/scl180/iopad/cio250/4M1L/liberty/tsl18cio250_min.db"
Loading db file '/home/Synopsys/tools/syn/T-2022.03-SP5/libraries/syn/gtech.db'
Loading db file '/home/Synopsys/tools/syn/T-2022.03-SP5/libraries/syn/standard.sldb'
  Loading link library 'gtech'
Loading db file '/home/Synopsys/pdk/SCL_PDK_3/SCLPDK_V3.0_KIT/scl180/iopad/cio250/4M1L/liberty/tsl18cio250_min.db'
Loaded 0 designs.
read_db "/home/Synopsys/pdk/SCL_PDK_3/SCLPDK_V3.0_KIT/scl180/stdcell/fs120/4M1IL/liberty/lib_flow_ff/tsl18fs120_scl_ff.db"
Loading db file '/home/Synopsys/pdk/SCL_PDK_3/SCLPDK_V3.0_KIT/scl180/stdcell/fs120/4M1IL/liberty/lib_flow_ff/tsl18fs120_scl_ff.db'
Loaded 0 designs.
set target_library "/home/Synopsys/pdk/SCL_PDK_3/SCLPDK_V3.0_KIT/scl180/iopad/cio250/4M1L/liberty/tsl18cio250_min.db \
                    /home/Synopsys/pdk/SCL_PDK_3/SCLPDK_V3.0_KIT/scl180/stdcell/fs120/4M1IL/liberty/lib_flow_ff/tsl18fs120_scl_ff.db"
/home/Synopsys/pdk/SCL_PDK_3/SCLPDK_V3.0_KIT/scl180/iopad/cio250/4M1L/liberty/tsl18cio250_min.db  /home/Synopsys/pdk/SCL_PDK_3/SCLPDK_V3.0_KIT/scl180/stdcell/fs120/4M1IL/liberty/lib_flow_ff/tsl18fs120_scl_ff.db
set link_library "* $target_library"
* /home/Synopsys/pdk/SCL_PDK_3/SCLPDK_V3.0_KIT/scl180/iopad/cio250/4M1L/liberty/tsl18cio250_min.db  /home/Synopsys/pdk/SCL_PDK_3/SCLPDK_V3.0_KIT/scl180/stdcell/fs120/4M1IL/liberty/lib_flow_ff/tsl18fs120_scl_ff.db
# ------------------------------------------------------------
# Paths and top module
# ------------------------------------------------------------
set root_dir "/home/rbalajis/vsd_task/vsdRiscvScl180"
/home/rbalajis/vsd_task/vsdRiscvScl180
set rtl_dir  "$root_dir/rtl"
/home/rbalajis/vsd_task/vsdRiscvScl180/rtl
set top_module "vsdcaravel"
vsdcaravel
set out_dir "$root_dir/synthesis/output"
/home/rbalajis/vsd_task/vsdRiscvScl180/synthesis/output
set rpt_dir "$root_dir/synthesis/report"
/home/rbalajis/vsd_task/vsdRiscvScl180/synthesis/report
# ------------------------------------------------------------
# Create blackbox stubs (RAM + POR) or we can create a manual stub file and attach the directory here
# ------------------------------------------------------------
set bb_file "$root_dir/synthesis/ram_por_blackbox_stubs.v"
/home/rbalajis/vsd_task/vsdRiscvScl180/synthesis/ram_por_blackbox_stubs.v
set fp [open $bb_file w]
file14
puts $fp "(* blackbox *) module RAM128(CLK, EN0, VGND, VPWR, A0, Di0, Do0, WE0);"
puts $fp "input CLK, EN0, VGND, VPWR;"
puts $fp "input [6:0] A0; input [31:0] Di0; input [3:0] WE0; output [31:0] Do0;"
puts $fp "endmodule"
puts $fp "(* blackbox *) module RAM256(VPWR, VGND, CLK, WE0, EN0, A0, Di0, Do0);"
puts $fp "inout VPWR, VGND; input CLK, EN0;"
puts $fp "input [7:0] A0; input [31:0] Di0; input [3:0] WE0; output [31:0] Do0;"
puts $fp "endmodule"
close $fp
# ------------------------------------------------------------
# Read RTL
# ------------------------------------------------------------
read_file $rtl_dir/defines.v -format verilog
Loading verilog file '/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/defines.v'
Detecting input file type automatically (-rtl or -netlist).
[SCL] 12/16/2025 11:03:22 Checking status for feature HDL-Compiler
[SCL] 12/16/2025 11:03:22 PID:5259 Client:nanodc.iitgn.ac.in Server:27020@c2s.cdacb.in Checkout succeeded HDL-Compiler 2022.03
Running DC verilog reader
Performing 'read' command.
Compiling source file /home/rbalajis/vsd_task/vsdRiscvScl180/rtl/defines.v
Reading with netlist reader (equivalent to -netlist option).
Verilog netlist reader completed successfully.
No designs were read
read_file $bb_file -format verilog
Loading verilog file '/home/rbalajis/vsd_task/vsdRiscvScl180/synthesis/ram_por_blackbox_stubs.v'
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/rbalajis/vsd_task/vsdRiscvScl180/synthesis/ram_por_blackbox_stubs.v
Presto compilation completed successfully.
Current design is now '/home/rbalajis/vsd_task/vsdRiscvScl180/synthesis/RAM128.db:RAM128'
Loaded 2 designs.
Current design is 'RAM128'.
RAM128 RAM256
set rtl_files [glob -nocomplain $rtl_dir/*.v]
/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/RAM128.v /home/rbalajis/vsd_task/vsdRiscvScl180/rtl/RAM256.v /home/rbalajis/vsd_task/vsdRiscvScl180/rtl/VexRiscv_MinDebugCache.v /home/rbalajis/vsd_task/vsdRiscvScl180/rtl/__openframe_project_wrapper.v /home/rbalajis/vsd_task/vsdRiscvScl180/rtl/__uprj_netlists.v /home/rbalajis/vsd_task/vsdRiscvScl180/rtl/__user_analog_project_wrapper.v /home/rbalajis/vsd_task/vsdRiscvScl180/rtl/__user_project_gpio_example.v /home/rbalajis/vsd_task/vsdRiscvScl180/rtl/__user_project_la_example.v /home/rbalajis/vsd_task/vsdRiscvScl180/rtl/__user_project_wrapper.v /home/rbalajis/vsd_task/vsdRiscvScl180/rtl/buff_flash_clkrst.v /home/rbalajis/vsd_task/vsdRiscvScl180/rtl/caravel.v /home/rbalajis/vsd_task/vsdRiscvScl180/rtl/caravel_clocking.v /home/rbalajis/vsd_task/vsdRiscvScl180/rtl/caravel_core.v /home/rbalajis/vsd_task/vsdRiscvScl180/rtl/caravel_logo.v /home/rbalajis/vsd_task/vsdRiscvScl180/rtl/caravel_motto.v /home/rbalajis/vsd_task/vsdRiscvScl180/rtl/caravel_netlists.v /home/rbalajis/vsd_task/vsdRiscvScl180/rtl/caravel_openframe.v /home/rbalajis/vsd_task/vsdRiscvScl180/rtl/caravel_power_routing.v /home/rbalajis/vsd_task/vsdRiscvScl180/rtl/chip_io.v /home/rbalajis/vsd_task/vsdRiscvScl180/rtl/clock_div.v /home/rbalajis/vsd_task/vsdRiscvScl180/rtl/constant_block.v /home/rbalajis/vsd_task/vsdRiscvScl180/rtl/copyright_block.v /home/rbalajis/vsd_task/vsdRiscvScl180/rtl/copyright_block_a.v /home/rbalajis/vsd_task/vsdRiscvScl180/rtl/debug_regs.v /home/rbalajis/vsd_task/vsdRiscvScl180/rtl/defines.v /home/rbalajis/vsd_task/vsdRiscvScl180/rtl/digital_pll.v /home/rbalajis/vsd_task/vsdRiscvScl180/rtl/digital_pll_controller.v /home/rbalajis/vsd_task/vsdRiscvScl180/rtl/dummy_scl180_conb_1.v /home/rbalajis/vsd_task/vsdRiscvScl180/rtl/empty_macro.v /home/rbalajis/vsd_task/vsdRiscvScl180/rtl/gpio_control_block.v /home/rbalajis/vsd_task/vsdRiscvScl180/rtl/gpio_defaults_block.v /home/rbalajis/vsd_task/vsdRiscvScl180/rtl/gpio_logic_high.v /home/rbalajis/vsd_task/vsdRiscvScl180/rtl/gpio_signal_buffering.v /home/rbalajis/vsd_task/vsdRiscvScl180/rtl/gpio_signal_buffering_alt.v /home/rbalajis/vsd_task/vsdRiscvScl180/rtl/housekeeping.v /home/rbalajis/vsd_task/vsdRiscvScl180/rtl/housekeeping_spi.v /home/rbalajis/vsd_task/vsdRiscvScl180/rtl/ibex_all.v /home/rbalajis/vsd_task/vsdRiscvScl180/rtl/manual_power_connections.v /home/rbalajis/vsd_task/vsdRiscvScl180/rtl/mgmt_core.v /home/rbalajis/vsd_task/vsdRiscvScl180/rtl/mgmt_core_wrapper.v /home/rbalajis/vsd_task/vsdRiscvScl180/rtl/mgmt_protect.v /home/rbalajis/vsd_task/vsdRiscvScl180/rtl/mgmt_protect_hv.v /home/rbalajis/vsd_task/vsdRiscvScl180/rtl/mprj2_logic_high.v /home/rbalajis/vsd_task/vsdRiscvScl180/rtl/mprj_io.v /home/rbalajis/vsd_task/vsdRiscvScl180/rtl/mprj_io_buffer.v /home/rbalajis/vsd_task/vsdRiscvScl180/rtl/mprj_logic_high.v /home/rbalajis/vsd_task/vsdRiscvScl180/rtl/open_source.v /home/rbalajis/vsd_task/vsdRiscvScl180/rtl/pads.v /home/rbalajis/vsd_task/vsdRiscvScl180/rtl/picorv32.v /home/rbalajis/vsd_task/vsdRiscvScl180/rtl/primitives.v /home/rbalajis/vsd_task/vsdRiscvScl180/rtl/pt3b02_wrapper.v /home/rbalajis/vsd_task/vsdRiscvScl180/rtl/ring_osc2x13.v /home/rbalajis/vsd_task/vsdRiscvScl180/rtl/scl180_macro_sparecell.v /home/rbalajis/vsd_task/vsdRiscvScl180/rtl/spare_logic_block.v /home/rbalajis/vsd_task/vsdRiscvScl180/rtl/spiflash.v /home/rbalajis/vsd_task/vsdRiscvScl180/rtl/user_defines.v /home/rbalajis/vsd_task/vsdRiscvScl180/rtl/user_id_programming.v /home/rbalajis/vsd_task/vsdRiscvScl180/rtl/user_id_textblock.v /home/rbalajis/vsd_task/vsdRiscvScl180/rtl/vsdcaravel.v /home/rbalajis/vsd_task/vsdRiscvScl180/rtl/xres_buf.v
#omiting this rtl files from readed entire rtl file 
set rtl_files [lremove $rtl_files \
    "$rtl_dir/RAM128.v" \
    "$rtl_dir/RAM256.v"  ]
Error: unknown command 'lremove' (CMD-005)
read_file $rtl_files -define USE_POWER_PINS -format verilog
Loading verilog files: '/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/RAM128.v' '/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/RAM256.v' '/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/VexRiscv_MinDebugCache.v' '/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/__openframe_project_wrapper.v' '/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/__uprj_netlists.v' '/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/__user_analog_project_wrapper.v' '/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/__user_project_gpio_example.v' '/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/__user_project_la_example.v' '/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/__user_project_wrapper.v' '/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/buff_flash_clkrst.v' '/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/caravel.v' '/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/caravel_clocking.v' '/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/caravel_core.v' '/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/caravel_logo.v' '/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/caravel_motto.v' '/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/caravel_netlists.v' '/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/caravel_openframe.v' '/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/caravel_power_routing.v' '/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/chip_io.v' '/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/clock_div.v' '/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/constant_block.v' '/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/copyright_block.v' '/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/copyright_block_a.v' '/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/debug_regs.v' '/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/defines.v' '/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/digital_pll.v' '/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/digital_pll_controller.v' '/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/dummy_scl180_conb_1.v' '/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/empty_macro.v' '/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/gpio_control_block.v' '/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/gpio_defaults_block.v' '/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/gpio_logic_high.v' '/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/gpio_signal_buffering.v' '/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/gpio_signal_buffering_alt.v' '/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/housekeeping.v' '/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/housekeeping_spi.v' '/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/ibex_all.v' '/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/manual_power_connections.v' '/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/mgmt_core.v' '/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/mgmt_core_wrapper.v' '/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/mgmt_protect.v' '/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/mgmt_protect_hv.v' '/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/mprj2_logic_high.v' '/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/mprj_io.v' '/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/mprj_io_buffer.v' '/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/mprj_logic_high.v' '/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/open_source.v' '/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/pads.v' '/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/picorv32.v' '/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/primitives.v' '/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/pt3b02_wrapper.v' '/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/ring_osc2x13.v' '/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/scl180_macro_sparecell.v' '/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/spare_logic_block.v' '/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/spiflash.v' '/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/user_defines.v' '/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/user_id_programming.v' '/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/user_id_textblock.v' '/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/vsdcaravel.v' '/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/xres_buf.v' 
Detecting input file type automatically (-rtl or -netlist).
Reading with Presto HDL Compiler (equivalent to -rtl option).
Running PRESTO HDLC
Compiling source file /home/rbalajis/vsd_task/vsdRiscvScl180/rtl/RAM128.v
Compiling source file /home/rbalajis/vsd_task/vsdRiscvScl180/rtl/RAM256.v
Compiling source file /home/rbalajis/vsd_task/vsdRiscvScl180/rtl/VexRiscv_MinDebugCache.v
Warning:  /home/rbalajis/vsd_task/vsdRiscvScl180/rtl/VexRiscv_MinDebugCache.v:749: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Warning:  /home/rbalajis/vsd_task/vsdRiscvScl180/rtl/VexRiscv_MinDebugCache.v:750: The construct 'declaration initial assignment' is not supported in synthesis; it is ignored. (VER-708)
Compiling source file /home/rbalajis/vsd_task/vsdRiscvScl180/rtl/__openframe_project_wrapper.v
Error:  /home/rbalajis/vsd_task/vsdRiscvScl180/rtl/__openframe_project_wrapper.v:64: The macro 'OPENFRAME_IO_PADS' has not been defined. (VER-913)
*** Presto compilation terminated with 1 errors. ***
Error: Can't read 'verilog' files '/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/RAM128.v', '/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/RAM256.v', '/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/VexRiscv_MinDebugCache.v', '/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/__openframe_project_wrapper.v', '/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/__uprj_netlists.v', '/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/__user_analog_project_wrapper.v', '/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/__user_project_gpio_example.v', '/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/__user_project_la_example.v', '/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/__user_project_wrapper.v', '/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/buff_flash_clkrst.v', '/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/caravel.v', '/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/caravel_clocking.v', '/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/caravel_core.v', '/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/caravel_logo.v', '/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/caravel_motto.v', '/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/caravel_netlists.v', '/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/caravel_openframe.v', '/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/caravel_power_routing.v', '/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/chip_io.v', '/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/clock_div.v', '/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/constant_block.v', '/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/copyright_block.v', '/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/copyright_block_a.v', '/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/debug_regs.v', '/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/defines.v', '/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/digital_pll.v', '/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/digital_pll_controller.v', '/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/dummy_scl180_conb_1.v', '/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/empty_macro.v', '/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/gpio_control_block.v', '/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/gpio_defaults_block.v', '/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/gpio_logic_high.v', '/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/gpio_signal_buffering.v', '/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/gpio_signal_buffering_alt.v', '/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/housekeeping.v', '/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/housekeeping_spi.v', '/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/ibex_all.v', '/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/manual_power_connections.v', '/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/mgmt_core.v', '/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/mgmt_core_wrapper.v', '/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/mgmt_protect.v', '/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/mgmt_protect_hv.v', '/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/mprj2_logic_high.v', '/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/mprj_io.v', '/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/mprj_io_buffer.v', '/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/mprj_logic_high.v', '/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/open_source.v', '/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/pads.v', '/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/picorv32.v', '/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/primitives.v', '/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/pt3b02_wrapper.v', '/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/ring_osc2x13.v', '/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/scl180_macro_sparecell.v', '/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/spare_logic_block.v', '/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/spiflash.v', '/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/user_defines.v', '/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/user_id_programming.v', '/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/user_id_textblock.v', '/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/vsdcaravel.v', '/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/xres_buf.v'. (UID-9)
No designs were read
# ------------------------------------------------------------
# Elaborate & Link
# ------------------------------------------------------------
elaborate $top_module
Running PRESTO HDLC
Presto compilation completed successfully. (vsdcaravel)
Elaborated 1 design.
Current design is now 'vsdcaravel'.
Information: Building the design 'chip_io'. (HDL-193)
Warning:  /home/rbalajis/vsd_task/vsdRiscvScl180/rtl/chip_io.v:898: Net vddio or a directly connected net may be driven by more than one process or block. (ELAB-405)
Presto compilation completed successfully. (chip_io)
Information: Building the design 'caravel_core'. (HDL-193)
Presto compilation completed successfully. (caravel_core)
Information: Building the design 'copyright_block'. (HDL-193)
Presto compilation completed successfully. (copyright_block)
Information: Building the design 'caravel_logo'. (HDL-193)
Presto compilation completed successfully. (caravel_logo)
Information: Building the design 'caravel_motto'. (HDL-193)
Presto compilation completed successfully. (caravel_motto)
Information: Building the design 'open_source'. (HDL-193)
Presto compilation completed successfully. (open_source)
Information: Building the design 'user_id_textblock'. (HDL-193)
Presto compilation completed successfully. (user_id_textblock)
Information: Building the design 'constant_block'. (HDL-193)
Presto compilation completed successfully. (constant_block)
Information: Building the design 'pc3d01_wrapper'. (HDL-193)
Error:  Source file for 'pc3d01_wrapper' was not analyzed by this release of the compiler; re-analyze it. (ELAB-343)
*** Presto compilation terminated with 1 errors. ***
Information: Building the design 'pc3b03ed_wrapper'. (HDL-193)
Error:  Source file for 'pc3b03ed_wrapper' was not analyzed by this release of the compiler; re-analyze it. (ELAB-343)
*** Presto compilation terminated with 1 errors. ***
Information: Building the design 'pt3b02_wrapper'. (HDL-193)
Error:  Source file for 'pt3b02_wrapper' was not analyzed by this release of the compiler; re-analyze it. (ELAB-343)
*** Presto compilation terminated with 1 errors. ***
Information: Building the design 'mprj_io'. (HDL-193)
Presto compilation completed successfully. (mprj_io)
Information: Building the design 'mgmt_core_wrapper'. (HDL-193)
Presto compilation completed successfully. (mgmt_core_wrapper)
Information: Building the design 'mgmt_protect'. (HDL-193)
Presto compilation completed successfully. (mgmt_protect)
Information: Building the design 'user_project_wrapper'. (HDL-193)
Presto compilation completed successfully. (user_project_wrapper)
Information: Building the design 'caravel_clocking'. (HDL-193)

Inferred memory devices in process
	in routine caravel_clocking line 55 in file
		'/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/caravel_clocking.v'.
=================================================================================
|     Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
=================================================================================
|  use_pll_second_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   ext_clk_syncd_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   use_pll_first_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| ext_clk_syncd_pre_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
=================================================================================

Inferred memory devices in process
	in routine caravel_clocking line 104 in file
		'/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/caravel_clocking.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   reset_delay_reg   | Flip-flop |   3   |  Y  | N  | N  | Y  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (caravel_clocking)
Information: Building the design 'digital_pll'. (HDL-193)
Presto compilation completed successfully. (digital_pll)
Information: Building the design 'housekeeping'. (HDL-193)
Warning:  /home/rbalajis/vsd_task/vsdRiscvScl180/rtl/housekeeping.v:929: signed to unsigned assignment occurs. (VER-318)
Warning:  /home/rbalajis/vsd_task/vsdRiscvScl180/rtl/housekeeping.v:943: signed to unsigned assignment occurs. (VER-318)
Warning:  /home/rbalajis/vsd_task/vsdRiscvScl180/rtl/housekeeping.v:970: signed to unsigned conversion occurs. (VER-318)
Warning:  /home/rbalajis/vsd_task/vsdRiscvScl180/rtl/housekeeping.v:968: signed to unsigned conversion occurs. (VER-318)

Statistics for case statements in always block at line 639 in file
	'/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/housekeeping.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           649            |     no/auto      |
|           500            |     auto/no      |
===============================================

Statistics for case statements in always block at line 921 in file
	'/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/housekeeping.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           941            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 1026 in file
	'/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/housekeeping.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           343            |    auto/auto     |
===============================================

Statistics for case statements in always block at line 1032 in file
	'/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/housekeeping.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           1095           |     no/auto      |
===============================================

Inferred memory devices in process
	in routine housekeeping line 639 in file
		'/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/housekeeping.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    wbbd_sck_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    wb_ack_o_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    wbbd_data_reg    | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|    wbbd_addr_reg    | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|    wbbd_busy_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   wbbd_write_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   wbbd_state_reg    | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
|    wb_dat_o_reg     | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine housekeeping line 921 in file
		'/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/housekeeping.v'.
=====================================================================================
|       Register Name       |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
=====================================================================================
|   serial_clock_pre_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|      pad_count_1_reg      | Flip-flop |   2   |  Y  | N  | N  | Y  | N  | N  | N  |
|      pad_count_1_reg      | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
|    serial_load_pre_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|      pad_count_2_reg      | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
|      pad_count_2_reg      | Flip-flop |   3   |  Y  | N  | N  | Y  | N  | N  | N  |
|      serial_busy_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| serial_data_staging_2_reg | Flip-flop |  13   |  Y  | N  | Y  | N  | N  | N  | N  |
| serial_data_staging_1_reg | Flip-flop |  13   |  Y  | N  | Y  | N  | N  | N  | N  |
|      xfer_count_reg       | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
|      xfer_state_reg       | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|   serial_resetn_pre_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
=====================================================================================

Inferred memory devices in process
	in routine housekeeping line 1032 in file
		'/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/housekeeping.v'.
==================================================================================
|     Register Name      |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
==================================================================================
|   irq_2_inputsrc_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    serial_xfer_reg     | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   mgmt_gpio_data_reg   | Flip-flop |  38   |  Y  | N  | Y  | N  | N  | N  | N  |
|  serial_bb_enable_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| mgmt_gpio_data_buf_reg | Flip-flop |  24   |  Y  | N  | Y  | N  | N  | N  | N  |
|  serial_bb_data_2_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|  serial_bb_data_1_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|  serial_bb_clock_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   serial_bb_load_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    pwr_ctrl_out_reg    | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
|  serial_bb_resetn_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   hkspi_disable_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   gpio_configure_reg   | Flip-flop |  117  |  Y  | N  | N  | Y  | N  | N  | N  |
|   gpio_configure_reg   | Flip-flop |  377  |  Y  | N  | Y  | N  | N  | N  | N  |
|      pll_trim_reg      | Flip-flop |  25   |  Y  | N  | N  | Y  | N  | N  | N  |
|      pll_trim_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|      pll_sel_reg       | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|      pll_sel_reg       | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
|     pll90_sel_reg      | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|     pll90_sel_reg      | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
|      pll_div_reg       | Flip-flop |   4   |  Y  | N  | Y  | N  | N  | N  | N  |
|      pll_div_reg       | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
|    pll_dco_ena_reg     | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
|      pll_ena_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|     pll_bypass_reg     | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
|      irq_spi_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|     reset_reg_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|  clk1_output_dest_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|  clk2_output_dest_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|  trap_output_dest_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|   irq_1_inputsrc_reg   | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
==================================================================================
Presto compilation completed successfully. (housekeeping)
Information: Building the design 'mprj_io_buffer'. (HDL-193)
Presto compilation completed successfully. (mprj_io_buffer)
Information: Building the design 'gpio_defaults_block' instantiated from design 'caravel_core' with
	the parameters "GPIO_CONFIG_INIT=13'h1803". (HDL-193)
Presto compilation completed successfully. (gpio_defaults_block_1803)
Information: Building the design 'gpio_defaults_block' instantiated from design 'caravel_core' with
	the parameters "GPIO_CONFIG_INIT=13'h0403". (HDL-193)
Presto compilation completed successfully. (gpio_defaults_block_0403)
Information: Building the design 'gpio_defaults_block' instantiated from design 'caravel_core' with
	the parameters "GPIO_CONFIG_INIT=13'h0801". (HDL-193)
Presto compilation completed successfully. (gpio_defaults_block_0801)
Information: Building the design 'gpio_control_block'. (HDL-193)

Inferred memory devices in process
	in routine gpio_control_block line 143 in file
		'/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/gpio_control_block.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| serial_data_out_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine gpio_control_block line 165 in file
		'/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/gpio_control_block.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
| shift_register_reg  | Flip-flop |  13   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine gpio_control_block line 175 in file
		'/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/gpio_control_block.v'.
================================================================================
|    Register Name     |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
================================================================================
|   gpio_ana_sel_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     gpio_dm_reg      | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
|   gpio_ana_en_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|   gpio_ana_pol_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     mgmt_ena_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|  gpio_holdover_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|  gpio_slow_sel_reg   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|  gpio_vtrip_sel_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| gpio_ib_mode_sel_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    gpio_inenb_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|   gpio_outenb_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
================================================================================
Presto compilation completed successfully. (gpio_control_block)
Information: Building the design 'user_id_programming' instantiated from design 'caravel_core' with
	the parameters "USER_PROJECT_ID=32'h00000000". (HDL-193)
Presto compilation completed successfully. (user_id_programming_00000000)
Information: Building the design 'xres_buf'. (HDL-193)
Warning:  /home/rbalajis/vsd_task/vsdRiscvScl180/rtl/xres_buf.v:21: Port number 7 of 'xres_buf' was named 'Port7'. (VER-441)
Presto compilation completed successfully. (xres_buf)
Information: Building the design 'spare_logic_block'. (HDL-193)
Presto compilation completed successfully. (spare_logic_block)
Information: Building the design 'empty_macro'. (HDL-193)
Presto compilation completed successfully. (empty_macro)
Information: Building the design 'manual_power_connections'. (HDL-193)
Presto compilation completed successfully. (manual_power_connections)
Information: Building the design 'mgmt_core'. (HDL-193)

Statistics for case statements in always block at line 1890 in file
	'/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           1892           |     no/auto      |
===============================================

Statistics for case statements in always block at line 1914 in file
	'/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           1917           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 1942 in file
	'/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           1944           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 1958 in file
	'/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           1960           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 1972 in file
	'/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           1974           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 1991 in file
	'/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           1993           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 2007 in file
	'/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2009           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 2026 in file
	'/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2028           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 2042 in file
	'/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2044           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 2061 in file
	'/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2063           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 2075 in file
	'/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2077           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 2199 in file
	'/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2201           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 2210 in file
	'/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2212           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 2221 in file
	'/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2223           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 2231 in file
	'/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2233           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 2242 in file
	'/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2244           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 2253 in file
	'/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2255           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 2264 in file
	'/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2266           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 2275 in file
	'/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2277           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 2286 in file
	'/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2288           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 2297 in file
	'/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2299           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 2307 in file
	'/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2309           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 2318 in file
	'/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2320           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 2328 in file
	'/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2330           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 2338 in file
	'/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2340           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 2348 in file
	'/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2350           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 2358 in file
	'/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2360           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 2368 in file
	'/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2370           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 2378 in file
	'/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2380           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 2388 in file
	'/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2390           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 2400 in file
	'/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2403           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 2459 in file
	'/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2461           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 2483 in file
	'/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2485           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 2510 in file
	'/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2512           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 2536 in file
	'/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2538           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 2562 in file
	'/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2564           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 2586 in file
	'/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2588           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 2612 in file
	'/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2614           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 2638 in file
	'/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2640           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 2665 in file
	'/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2667           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 2692 in file
	'/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2694           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 2719 in file
	'/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2721           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 2748 in file
	'/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2750           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 2786 in file
	'/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2788           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 2815 in file
	'/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2817           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 2842 in file
	'/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2844           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 2903 in file
	'/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2906           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 2931 in file
	'/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2933           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 2948 in file
	'/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2950           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 2965 in file
	'/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2967           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 2982 in file
	'/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           2984           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 2998 in file
	'/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3000           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 3012 in file
	'/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3014           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 3030 in file
	'/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3032           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 3046 in file
	'/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3048           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 3063 in file
	'/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3066           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 3081 in file
	'/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3083           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 3097 in file
	'/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3099           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 3112 in file
	'/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3114           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 3126 in file
	'/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3128           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 3141 in file
	'/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3143           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 3151 in file
	'/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3153           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 3164 in file
	'/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3166           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 3177 in file
	'/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3179           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 3193 in file
	'/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3196           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 3211 in file
	'/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3213           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 3223 in file
	'/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3225           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 3235 in file
	'/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3237           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 3249 in file
	'/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3251           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 3263 in file
	'/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3265           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 3273 in file
	'/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3275           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 3286 in file
	'/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3288           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 3413 in file
	'/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3415           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 3431 in file
	'/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3434           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 3449 in file
	'/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3451           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 3463 in file
	'/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3465           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 3478 in file
	'/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3480           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 3493 in file
	'/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3495           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 3503 in file
	'/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3505           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 3516 in file
	'/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3518           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 3529 in file
	'/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3531           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 3545 in file
	'/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3547           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 3561 in file
	'/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3564           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 3579 in file
	'/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3581           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 3593 in file
	'/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3595           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 3605 in file
	'/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3607           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 3617 in file
	'/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3619           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 3631 in file
	'/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3633           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 3641 in file
	'/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3643           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 3654 in file
	'/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3656           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 3667 in file
	'/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3670           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 3730 in file
	'/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3732           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 3759 in file
	'/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3761           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 3788 in file
	'/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3790           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 3809 in file
	'/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3811           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 3830 in file
	'/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3832           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 3858 in file
	'/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3860           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 3879 in file
	'/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3881           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 3907 in file
	'/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3909           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 3929 in file
	'/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3931           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 3951 in file
	'/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3953           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 3973 in file
	'/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3975           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 3995 in file
	'/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           3997           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 4025 in file
	'/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           4027           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 4055 in file
	'/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           4057           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 4086 in file
	'/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           4088           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 4117 in file
	'/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           4119           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 4137 in file
	'/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           4139           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 4162 in file
	'/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           4164           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 4182 in file
	'/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           4184           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 4207 in file
	'/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           4209           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 4745 in file
	'/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           4748           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 4759 in file
	'/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           4761           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 4769 in file
	'/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           4771           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 4779 in file
	'/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           4781           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 4789 in file
	'/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           4791           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 4801 in file
	'/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           4803           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 6439 in file
	'/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           6441           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 6453 in file
	'/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           6455           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 6467 in file
	'/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           6469           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 6481 in file
	'/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           6483           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 6495 in file
	'/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           6497           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 6509 in file
	'/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           6511           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 6523 in file
	'/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           6525           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 6537 in file
	'/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           6539           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 6551 in file
	'/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           6553           |    auto/auto     |
===============================================

Statistics for case statements in always block at line 6736 in file
	'/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/mgmt_core.v'
===============================================
|           Line           |  full/ parallel  |
===============================================
|           6813           |     no/auto      |
|           6829           |     no/auto      |
|           6868           |    auto/auto     |
|           7140           |     no/auto      |
|           7185           |     no/auto      |
|           7208           |     no/auto      |
|           7220           |     no/auto      |
|           7232           |     no/auto      |
|           7265           |     no/auto      |
|           7277           |     no/auto      |
|           7321           |    auto/auto     |
|           7414           |     no/auto      |
|           7426           |     no/auto      |
|           7438           |     no/auto      |
|           7486           |    auto/auto     |
|           7541           |    auto/auto     |
|           7583           |     no/auto      |
|           7595           |     no/auto      |
|           7636           |     no/auto      |
|           7677           |     no/auto      |
|           7718           |     no/auto      |
|           7759           |     no/auto      |
|           7800           |     no/auto      |
|           7841           |     no/auto      |
===============================================
Warning:  /home/rbalajis/vsd_task/vsdRiscvScl180/rtl/mgmt_core.v:8430: Net mgmtsoc_vexriscv connected to instance VexRiscv is declared as reg data type but is not driven by an always block. (VER-1004)

Inferred memory devices in process
	in routine mgmt_core line 6725 in file
		'/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/mgmt_core.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     int_rst_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine mgmt_core line 6729 in file
		'/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/mgmt_core.v'.
==============================================================================================
|           Register Name            |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
==============================================================================================
|           flash_clk_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|         flash_io0_oeb_reg          | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|          flash_io0_do_reg          | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| mgmtsoc_litespisdrphycore_dq_i_reg | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
==============================================================================================

Inferred memory devices in process
	in routine mgmt_core line 6736 in file
		'/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/mgmt_core.v'.
===========================================================================================================
|                  Register Name                  |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===========================================================================================================
|            multiregimpl30_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl31_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl33_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl36_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl35_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl34_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl33_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl32_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl37_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl39_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl38_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl40_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl41_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl42_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl43_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl44_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl49_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl45_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl47_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl46_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl48_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl50_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl51_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl52_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl53_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl54_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl57_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl32_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl56_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl55_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl58_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl59_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl60_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl61_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl65_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl63_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl62_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl66_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl64_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl67_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl68_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl69_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl70_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl71_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl72_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl73_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl74_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl75_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl76_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl77_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl78_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl79_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl82_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl81_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl80_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl85_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl84_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl83_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl86_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl87_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl88_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl89_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl90_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl91_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl92_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl93_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl94_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl95_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl96_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl97_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl98_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl99_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl100_regs0_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl101_regs0_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl102_regs0_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl103_regs0_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl104_regs0_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl105_regs0_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl106_regs0_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl107_regs0_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl108_regs0_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl109_regs0_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl110_regs0_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl111_regs0_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl112_regs0_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl113_regs0_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl114_regs0_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl31_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl116_regs0_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl117_regs0_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl115_regs0_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl118_regs0_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl119_regs0_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl120_regs0_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl122_regs0_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl121_regs0_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl123_regs0_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl124_regs0_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl125_regs0_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl126_regs0_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl127_regs0_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl128_regs0_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl129_regs0_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl130_regs0_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl131_regs0_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl133_regs0_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl132_regs0_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl134_regs0_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl135_regs0_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl136_regs0_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl136_regs1_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl135_regs1_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl134_regs1_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl133_regs1_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl131_regs1_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl132_regs1_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl130_regs1_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl129_regs1_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl128_regs1_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl127_regs1_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl126_regs1_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl125_regs1_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl123_regs1_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl124_regs1_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl122_regs1_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl121_regs1_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl120_regs1_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl119_regs1_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl118_regs1_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl117_regs1_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl116_regs1_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl115_regs1_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl114_regs1_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl113_regs1_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl112_regs1_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl111_regs1_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl110_regs1_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl109_regs1_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl108_regs1_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl107_regs1_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl106_regs1_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl105_regs1_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl104_regs1_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl102_regs1_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl103_regs1_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl101_regs1_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl100_regs1_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl99_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl98_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl97_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl96_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl94_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl95_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl93_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl92_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl91_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl90_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl89_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl88_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl87_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl85_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl86_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl84_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl83_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl82_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl81_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl80_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl79_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl77_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl78_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl76_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl75_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl74_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl73_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl72_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl70_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl71_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl69_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl68_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl67_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl66_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl65_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl63_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl64_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl62_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl61_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl60_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl59_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl58_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl56_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl57_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl55_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl54_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl53_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl52_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl51_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl49_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl50_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl48_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl47_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl46_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl45_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl44_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl42_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl43_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl41_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl40_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl39_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl38_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl37_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl36_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl35_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl34_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|             debug_mode_storage_reg              | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|          interface2_bank_bus_dat_r_reg          | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|              debug_oeb_storage_reg              | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl30_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|          interface3_bank_bus_dat_r_reg          | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|         mgmtsoc_litespimmap_storage_reg         | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|          mgmtsoc_master_cs_storage_reg          | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      mgmtsoc_master_phyconfig_storage_reg       | Flip-flop |  24   |  Y  | N  | N  | N  | N  | N  | N  |
|          interface4_bank_bus_dat_r_reg          | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|      mgmtsoc_litespisdrphycore_storage_reg      | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|          interface5_bank_bus_dat_r_reg          | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|             gpio_mode1_storage_reg              | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|             gpio_mode0_storage_reg              | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|              gpio_ien_storage_reg               | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|               gpio_oe_storage_reg               | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|              gpio_out_storage_reg               | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|          interface6_bank_bus_dat_r_reg          | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|               la_ien_storage_reg                | Flip-flop |  128  |  Y  | N  | N  | N  | N  | N  | N  |
|                la_oe_storage_reg                | Flip-flop |  128  |  Y  | N  | N  | N  | N  | N  | N  |
|               la_out_storage_reg                | Flip-flop |  128  |  Y  | N  | N  | N  | N  | N  | N  |
|          interface7_bank_bus_dat_r_reg          | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|            mprj_wb_iena_storage_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|          interface8_bank_bus_dat_r_reg          | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|             spi_enabled_storage_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|          interface9_bank_bus_dat_r_reg          | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|         spi_master_control_storage_reg          | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|            spi_master_control_re_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|           spi_master_mosi_storage_reg           | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|            spi_master_cs_storage_reg            | Flip-flop |  17   |  Y  | N  | N  | N  | N  | N  | N  |
|         spi_master_loopback_storage_reg         | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|              spimaster_storage_reg              | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|         interface10_bank_bus_dat_r_reg          | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|            mgmtsoc_load_storage_reg             | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|           mgmtsoc_reload_storage_reg            | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|             mgmtsoc_en_storage_reg              | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|        mgmtsoc_update_value_storage_reg         | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|           mgmtsoc_update_value_re_reg           | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|              mgmtsoc_pending_r_reg              | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|             mgmtsoc_pending_re_reg              | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|           mgmtsoc_enable_storage_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|         interface11_bank_bus_dat_r_reg          | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|               uart_pending_r_reg                | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
|               uart_pending_re_reg               | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|             uart_enable_storage_reg             | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
|         interface12_bank_bus_dat_r_reg          | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|            uart_enabled_storage_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|         interface13_bank_bus_dat_r_reg          | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|        gpioin0_gpioin0_mode_storage_reg         | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|        gpioin0_gpioin0_edge_storage_reg         | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|              gpioin0_pending_r_reg              | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|             gpioin0_pending_re_reg              | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|           gpioin0_enable_storage_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|         interface14_bank_bus_dat_r_reg          | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|        gpioin1_gpioin1_mode_storage_reg         | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|        gpioin1_gpioin1_edge_storage_reg         | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|              gpioin1_pending_r_reg              | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|             gpioin1_pending_re_reg              | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|           gpioin1_enable_storage_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|         interface15_bank_bus_dat_r_reg          | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|        gpioin2_gpioin2_mode_storage_reg         | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|        gpioin2_gpioin2_edge_storage_reg         | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|              gpioin2_pending_r_reg              | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|             gpioin2_pending_re_reg              | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|           gpioin2_enable_storage_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|         interface16_bank_bus_dat_r_reg          | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|        gpioin3_gpioin3_mode_storage_reg         | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|        gpioin3_gpioin3_edge_storage_reg         | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|              gpioin3_pending_r_reg              | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|             gpioin3_pending_re_reg              | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|           gpioin3_enable_storage_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|         interface17_bank_bus_dat_r_reg          | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|        gpioin4_gpioin4_mode_storage_reg         | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|        gpioin4_gpioin4_edge_storage_reg         | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|              gpioin4_pending_r_reg              | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|             gpioin4_pending_re_reg              | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|           gpioin4_enable_storage_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|         interface18_bank_bus_dat_r_reg          | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|        gpioin5_gpioin5_mode_storage_reg         | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|        gpioin5_gpioin5_edge_storage_reg         | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|              gpioin5_pending_r_reg              | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|             gpioin5_pending_re_reg              | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|           gpioin5_enable_storage_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|         interface19_bank_bus_dat_r_reg          | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|            user_irq_ena_storage_reg             | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
|              dbg_uart_tx_phase_reg              | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|            multiregimpl22_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|              dbg_uart_rx_phase_reg              | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|            multiregimpl21_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|           mgmtsoc_zero_trigger_d_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl28_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|                mgmtsoc_value_reg                | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|            multiregimpl29_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    mgmtsoc_litespisdrphycore_posedge_reg_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|                  spi_mosi_reg                   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl26_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            spi_master_miso_data_reg             | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|            multiregimpl25_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|              uart_tx_trigger_d_reg              | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|              uart_rx_trigger_d_reg              | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|          gpioin0_gpioin0_trigger_d_reg          | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|          gpioin1_gpioin1_trigger_d_reg          | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|          gpioin2_gpioin2_trigger_d_reg          | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|          gpioin3_gpioin3_trigger_d_reg          | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|          gpioin4_gpioin4_trigger_d_reg          | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|          gpioin5_gpioin5_trigger_d_reg          | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|             multiregimpl0_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|             multiregimpl1_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|             multiregimpl2_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|             multiregimpl3_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|             multiregimpl4_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|             multiregimpl5_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|             multiregimpl6_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|             multiregimpl7_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|             multiregimpl8_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|             multiregimpl9_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl10_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl11_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl12_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl13_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl14_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl15_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl16_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl17_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl18_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl19_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl20_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl21_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl22_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl23_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl24_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl25_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl26_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl29_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl27_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl28_regs1_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl27_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|      mgmtsoc_litespisdrphycore_sr_out_reg       | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|             multiregimpl9_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl10_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl11_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl12_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|             mgmtsoc_bus_errors_reg              | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|      mgmtsoc_vexriscv_debug_bus_dat_r_reg       | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|        mgmtsoc_vexriscv_debug_reset_reg         | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|   mgmtsoc_vexriscv_transfer_wait_for_ack_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     mgmtsoc_vexriscv_i_cmd_payload_data_reg     | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|   mgmtsoc_vexriscv_i_cmd_payload_address_reg    | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|      mgmtsoc_vexriscv_i_cmd_payload_wr_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|        mgmtsoc_vexriscv_i_cmd_valid_reg         | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|    mgmtsoc_vexriscv_transfer_in_progress_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     mgmtsoc_vexriscv_transfer_complete_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|       mgmtsoc_vexriscv_debug_bus_ack_reg        | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     mgmtsoc_vexriscv_reset_debug_logic_reg      | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|          mgmtsoc_vexriscv_ibus_err_reg          | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|          mgmtsoc_vexriscv_dbus_err_reg          | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|             multiregimpl6_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|             multiregimpl7_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            mgmtsoc_value_status_reg             | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|            mgmtsoc_zero_pending_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|             multiregimpl4_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|                 dff_bus_ack_reg                 | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|                dff2_bus_ack_reg                 | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|       mgmtsoc_litespisdrphycore_sr_in_reg       | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|             multiregimpl8_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|   mgmtsoc_litespisdrphycore_posedge_reg2_reg    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|        mgmtsoc_litespisdrphycore_cnt_reg        | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|        mgmtsoc_litespisdrphycore_clk_reg        | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|       mgmtsoc_litespisdrphycore_count_reg       | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|              litespiphy_state_reg               | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
|      mgmtsoc_litespisdrphycore_sr_cnt_reg       | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|                litespi_grant_reg                | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|          mgmtsoc_litespimmap_count_reg          | Flip-flop |   9   |  Y  | N  | N  | N  | N  | N  | N  |
|                litespi_state_reg                | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|        mgmtsoc_litespimmap_burst_cs_reg         | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|        mgmtsoc_litespimmap_burst_adr_reg        | Flip-flop |  30   |  Y  | N  | N  | N  | N  | N  | N  |
| mgmtsoc_master_tx_fifo_source_payload_mask_reg  | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     mgmtsoc_master_tx_fifo_source_valid_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
| mgmtsoc_master_tx_fifo_source_payload_data_reg  | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|  mgmtsoc_master_tx_fifo_source_payload_len_reg  | Flip-flop |   6   |  Y  | N  | N  | N  | N  | N  | N  |
| mgmtsoc_master_tx_fifo_source_payload_width_reg | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
| mgmtsoc_master_rx_fifo_source_payload_data_reg  | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|     mgmtsoc_master_rx_fifo_source_valid_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|           spi_master_clk_divider1_reg           | Flip-flop |  16   |  Y  | N  | N  | N  | N  | N  | N  |
|                   spi_clk_reg                   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|                  spi_cs_n_reg                   | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|             spi_master_mosi_sel_reg             | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
|            spi_master_mosi_data_reg             | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|               spi_master_miso_reg               | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|               spimaster_state_reg               | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
|              spi_master_count_reg               | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
|          rs232phy_rs232phytx_state_reg          | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|              uart_phy_tx_tick_reg               | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|              uart_phy_tx_phase_reg              | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|            multiregimpl24_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|              uart_phy_tx_count_reg              | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|                 sys_uart_tx_reg                 | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|              uart_phy_tx_data_reg               | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|              uart_phy_rx_rx_d_reg               | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|          rs232phy_rs232phyrx_state_reg          | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|              uart_phy_rx_tick_reg               | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|              uart_phy_rx_phase_reg              | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|            multiregimpl23_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|              uart_phy_rx_count_reg              | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|              uart_phy_rx_data_reg               | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|               uart_tx_pending_reg               | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl13_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|               uart_rx_pending_reg               | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl14_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            uart_tx_fifo_readable_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            uart_tx_fifo_produce_reg             | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|            uart_tx_fifo_consume_reg             | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|             uart_tx_fifo_level0_reg             | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
|            uart_rx_fifo_readable_reg            | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            uart_rx_fifo_produce_reg             | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|            uart_rx_fifo_consume_reg             | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|             uart_rx_fifo_level0_reg             | Flip-flop |   5   |  Y  | N  | N  | N  | N  | N  | N  |
|             multiregimpl1_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|              dbg_uart_tx_tick_reg               | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|             multiregimpl0_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     uartwishbonebridge_rs232phytx_state_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|              dbg_uart_tx_count_reg              | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|            dbg_uart_dbg_uart_tx_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|              dbg_uart_tx_data_reg               | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|              dbg_uart_rx_rx_d_reg               | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|             multiregimpl3_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|              dbg_uart_rx_tick_reg               | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|             multiregimpl2_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|     uartwishbonebridge_rs232phyrx_state_reg     | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|              dbg_uart_rx_count_reg              | Flip-flop |   4   |  Y  | N  | N  | N  | N  | N  | N  |
|              dbg_uart_rx_data_reg               | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|          uartwishbonebridge_state_reg           | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
|            dbg_uart_bytes_count_reg             | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
|            dbg_uart_words_count_reg             | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|                dbg_uart_cmd_reg                 | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|               dbg_uart_length_reg               | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
|              dbg_uart_address_reg               | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|                dbg_uart_incr_reg                | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|                dbg_uart_data_reg                | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|               dbg_uart_count_reg                | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|         gpioin0_gpioin0_in_pads_n_d_reg         | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|           gpioin0_gpioin0_pending_reg           | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl15_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|         gpioin1_gpioin1_in_pads_n_d_reg         | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|           gpioin1_gpioin1_pending_reg           | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl16_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|         gpioin2_gpioin2_in_pads_n_d_reg         | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|           gpioin2_gpioin2_pending_reg           | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl17_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|         gpioin3_gpioin3_in_pads_n_d_reg         | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|           gpioin3_gpioin3_pending_reg           | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl18_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|         gpioin4_gpioin4_in_pads_n_d_reg         | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|           gpioin4_gpioin4_pending_reg           | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl19_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|         gpioin5_gpioin5_in_pads_n_d_reg         | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|           gpioin5_gpioin5_pending_reg           | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|            multiregimpl20_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|             multiregimpl5_regs0_reg             | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|                    state_reg                    | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|                    grant_reg                    | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
|                 slave_sel_r_reg                 | Flip-flop |   7   |  Y  | N  | N  | N  | N  | N  | N  |
|                    count_reg                    | Flip-flop |  20   |  Y  | N  | N  | N  | N  | N  | N  |
|          interface0_bank_bus_dat_r_reg          | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|            mgmtsoc_reset_storage_reg            | Flip-flop |   2   |  Y  | N  | N  | N  | N  | N  | N  |
|              mgmtsoc_reset_re_reg               | Flip-flop |   1   |  N  | N  | N  | N  | N  | N  | N  |
|           mgmtsoc_scratch_storage_reg           | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
|          interface1_bank_bus_dat_r_reg          | Flip-flop |  32   |  Y  | N  | N  | N  | N  | N  | N  |
===========================================================================================================

Inferred memory devices in process
	in routine mgmt_core line 8399 in file
		'/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/mgmt_core.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     storage_reg     | Flip-flop |  128  |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine mgmt_core line 8405 in file
		'/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/mgmt_core.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    memdat_1_reg     | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine mgmt_core line 8416 in file
		'/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/mgmt_core.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    storage_1_reg    | Flip-flop |  128  |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine mgmt_core line 8422 in file
		'/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/mgmt_core.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    memdat_3_reg     | Flip-flop |   8   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Statistics for MUX_OPs
======================================================
| block name/line  | Inputs | Outputs | # sel inputs |
======================================================
|  mgmt_core/8407  |   16   |    8    |      4       |
|  mgmt_core/8424  |   16   |    8    |      4       |
======================================================
Presto compilation completed successfully. (mgmt_core)
Information: Building the design 'mprj_logic_high'. (HDL-193)
Presto compilation completed successfully. (mprj_logic_high)
Information: Building the design 'mprj2_logic_high'. (HDL-193)
Presto compilation completed successfully. (mprj2_logic_high)
Information: Building the design 'mgmt_protect_hv'. (HDL-193)
Presto compilation completed successfully. (mgmt_protect_hv)
Information: Building the design 'debug_regs'. (HDL-193)

Inferred memory devices in process
	in routine debug_regs line 19 in file
		'/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/debug_regs.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   debug_reg_1_reg   | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|    wbs_ack_o_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    wbs_dat_o_reg    | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
|   debug_reg_2_reg   | Flip-flop |  32   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (debug_regs)
Information: Building the design 'clock_div' instantiated from design 'caravel_clocking' with
	the parameters "SIZE=3". (HDL-193)

Inferred memory devices in process
	in routine clock_div_SIZE3 line 45 in file
		'/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/clock_div.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|     syncNp_reg      | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|     syncNp_reg      | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
|      syncN_reg      | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|      syncN_reg      | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (clock_div_SIZE3)
Information: Building the design 'ring_osc2x13'. (HDL-193)
Presto compilation completed successfully. (ring_osc2x13)
Information: Building the design 'digital_pll_controller'. (HDL-193)

Inferred memory devices in process
	in routine digital_pll_controller line 100 in file
		'/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/digital_pll_controller.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      prep_reg       | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
|     count1_reg      | Flip-flop |   5   |  Y  | N  | Y  | N  | N  | N  | N  |
|     count0_reg      | Flip-flop |   5   |  Y  | N  | Y  | N  | N  | N  | N  |
|     oscbuf_reg      | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
|      tval_reg       | Flip-flop |   7   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (digital_pll_controller)
Information: Building the design 'housekeeping_spi'. (HDL-193)

Inferred memory devices in process
	in routine housekeeping_spi line 129 in file
		'/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/housekeeping_spi.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      wrstb_reg      | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|     sdoenb_reg      | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
|      ldata_reg      | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine housekeeping_spi line 172 in file
		'/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/housekeeping_spi.v'.
====================================================================================
|      Register Name       |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
====================================================================================
|       readmode_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|        fixed_reg         | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
|    pass_thru_user_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|  pre_pass_thru_mgmt_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| pass_thru_user_delay_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|  pre_pass_thru_user_reg  | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|      writemode_reg       | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
| pass_thru_mgmt_delay_reg | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|    pass_thru_mgmt_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|        count_reg         | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
|         addr_reg         | Flip-flop |   8   |  Y  | N  | Y  | N  | N  | N  | N  |
|        rdstb_reg         | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
|       predata_reg        | Flip-flop |   7   |  Y  | N  | Y  | N  | N  | N  | N  |
|        state_reg         | Flip-flop |   3   |  Y  | N  | Y  | N  | N  | N  | N  |
====================================================================================
Presto compilation completed successfully. (housekeeping_spi)
Information: Building the design 'dummy_scl180_conb_1'. (HDL-193)
Presto compilation completed successfully. (dummy_scl180_conb_1)
Information: Building the design 'VexRiscv'. (HDL-193)
Warning:  File /home/rbalajis/vsd_task/vsdRiscvScl180/synthesis/work_folder/VexRiscv-verilog.pvl not found, or does not contain a usable description of VexRiscv. (ELAB-320)
Presto compilation completed successfully.
Information: Building the design 'even'. (HDL-193)

Inferred memory devices in process
	in routine even line 194 in file
		'/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/clock_div.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   out_counter_reg   | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
|     counter_reg     | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|     counter_reg     | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (even)
Information: Building the design 'odd'. (HDL-193)

Inferred memory devices in process
	in routine odd line 87 in file
		'/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/clock_div.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|   out_counter_reg   | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
|     counter_reg     | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|     counter_reg     | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine odd line 112 in file
		'/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/clock_div.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|  out_counter2_reg   | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
|  initial_begin_reg  | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|  initial_begin_reg  | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
|    counter2_reg     | Flip-flop |   2   |  Y  | N  | Y  | N  | N  | N  | N  |
|    counter2_reg     | Flip-flop |   1   |  N  | N  | N  | Y  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine odd line 150 in file
		'/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/clock_div.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|    rst_pulse_reg    | Flip-flop |   1   |  N  | N  | Y  | N  | N  | N  | N  |
===============================================================================

Inferred memory devices in process
	in routine odd line 163 in file
		'/home/rbalajis/vsd_task/vsdRiscvScl180/rtl/clock_div.v'.
===============================================================================
|    Register Name    |   Type    | Width | Bus | MB | AR | AS | SR | SS | ST |
===============================================================================
|      old_N_reg      | Flip-flop |   3   |  Y  | N  | N  | N  | N  | N  | N  |
===============================================================================
Presto compilation completed successfully. (odd)
Information: Building the design 'delay_stage'. (HDL-193)
Presto compilation completed successfully. (delay_stage)
Information: Building the design 'start_stage'. (HDL-193)
Presto compilation completed successfully. (start_stage)
Information: Building the design 'gpio_logic_high'. (HDL-193)
Presto compilation completed successfully. (gpio_logic_high)
Information: Building the design 'scl180_marco_sparecell'. (HDL-193)
Presto compilation completed successfully. (scl180_marco_sparecell)
Warning: Design 'vsdcaravel' has '5' unresolved references. For more detailed information, use the "link" command. (UID-341)
1
link

  Linking design 'vsdcaravel'
  Using the following designs and libraries:
  --------------------------------------------------------------------------
  * (44 designs)              /home/rbalajis/vsd_task/vsdRiscvScl180/synthesis/work_folder/vsdcaravel.db, etc
  tsl18cio250_min (library)   /home/Synopsys/pdk/SCL_PDK_3/SCLPDK_V3.0_KIT/scl180/iopad/cio250/4M1L/liberty/tsl18cio250_min.db
  tsl18fs120_scl_ff (library) /home/Synopsys/pdk/SCL_PDK_3/SCLPDK_V3.0_KIT/scl180/stdcell/fs120/4M1IL/liberty/lib_flow_ff/tsl18fs120_scl_ff.db

Information: Building the design 'pc3d01_wrapper'. (HDL-193)
Error:  Source file for 'pc3d01_wrapper' was not analyzed by this release of the compiler; re-analyze it. (ELAB-343)
*** Presto compilation terminated with 1 errors. ***
Information: Building the design 'pc3b03ed_wrapper'. (HDL-193)
Error:  Source file for 'pc3b03ed_wrapper' was not analyzed by this release of the compiler; re-analyze it. (ELAB-343)
*** Presto compilation terminated with 1 errors. ***
Information: Building the design 'pt3b02_wrapper'. (HDL-193)
Error:  Source file for 'pt3b02_wrapper' was not analyzed by this release of the compiler; re-analyze it. (ELAB-343)
*** Presto compilation terminated with 1 errors. ***
Information: Building the design 'VexRiscv'. (HDL-193)
Warning:  File /home/rbalajis/vsd_task/vsdRiscvScl180/synthesis/work_folder/VexRiscv-verilog.pvl not found, or does not contain a usable description of VexRiscv. (ELAB-320)
Presto compilation completed successfully.
Warning: Unable to resolve reference 'pc3d01_wrapper' in 'chip_io'. (LINK-5)
Warning: Unable to resolve reference 'pc3b03ed_wrapper' in 'chip_io'. (LINK-5)
Warning: Unable to resolve reference 'pt3b02_wrapper' in 'chip_io'. (LINK-5)
Warning: Unable to resolve reference 'pc3b03ed_wrapper' in 'mprj_io'. (LINK-5)
Warning: Unable to resolve reference 'VexRiscv' in 'mgmt_core'. (LINK-5)
0
uniquify
Warning: Design 'vsdcaravel' has '5' unresolved references. For more detailed information, use the "link" command. (UID-341)
Information: Uniquified 7 instances of design 'constant_block'. (OPT-1056)
Information: Uniquified 2 instances of design 'gpio_defaults_block_1803'. (OPT-1056)
Information: Uniquified 35 instances of design 'gpio_defaults_block_0403'. (OPT-1056)
Information: Uniquified 38 instances of design 'gpio_control_block'. (OPT-1056)
Information: Uniquified 4 instances of design 'spare_logic_block'. (OPT-1056)
Information: Uniquified 2 instances of design 'clock_div_SIZE3'. (OPT-1056)
Information: Uniquified 1222 instances of design 'dummy_scl180_conb_1'. (OPT-1056)
Information: Uniquified 2 instances of design 'even'. (OPT-1056)
Information: Uniquified 2 instances of design 'odd'. (OPT-1056)
Information: Uniquified 12 instances of design 'delay_stage'. (OPT-1056)
Information: Uniquified 38 instances of design 'gpio_logic_high'. (OPT-1056)
Information: Uniquified 38 instances of design 'scl180_marco_sparecell'. (OPT-1056)
Error:  Source file for 'pc3d01_wrapper' was not analyzed by this release of the compiler; re-analyze it. (ELAB-343)
*** Presto compilation terminated with 1 errors. ***
Error:  Source file for 'pc3b03ed_wrapper' was not analyzed by this release of the compiler; re-analyze it. (ELAB-343)
*** Presto compilation terminated with 1 errors. ***
Error:  Source file for 'pt3b02_wrapper' was not analyzed by this release of the compiler; re-analyze it. (ELAB-343)
*** Presto compilation terminated with 1 errors. ***
Warning:  File /home/rbalajis/vsd_task/vsdRiscvScl180/synthesis/work_folder/VexRiscv-verilog.pvl not found, or does not contain a usable description of VexRiscv. (ELAB-320)
Presto compilation completed successfully.
1
# ------------------------------------------------------------
# Mark blackboxes and dont_touch
# ------------------------------------------------------------
foreach blk {RAM128 RAM256} {
    if {[sizeof_collection [get_designs -quiet $blk]] > 0} {
        set_attribute [get_designs $blk] is_black_box true
        set_dont_touch [get_designs $blk]
    }
}
Warning: Design 'vsdcaravel' has '5' unresolved references. For more detailed information, use the "link" command. (UID-341)
Information: Creating new attribute 'is_black_box' on design 'RAM128'. (UID-96)
Warning: Design 'vsdcaravel' has '5' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'vsdcaravel' has '5' unresolved references. For more detailed information, use the "link" command. (UID-341)
Warning: Design 'vsdcaravel' has '5' unresolved references. For more detailed information, use the "link" command. (UID-341)
# ------------------------------------------------------------
# Compile (basic, safe)
# ------------------------------------------------------------
compile_ultra -topographical -effort high   
Error: unknown option '-topographical' (CMD-010)
Error: unknown option '-effort' (CMD-010)
Error: extra positional option 'high' (CMD-012)
compile -incremental -map_effort high
Warning: Design 'vsdcaravel' has '5' unresolved references. For more detailed information, use the "link" command. (UID-341)
[SCL] 12/16/2025 11:03:24 PID:5259 Client:nanodc.iitgn.ac.in Server:27020@c2s.cdacb.in Authorization succeeded DC-Ultra-Opt 2022.03
[SCL] 12/16/2025 11:03:24 PID:5259 Client:nanodc.iitgn.ac.in Server:27020@c2s.cdacb.in Authorization succeeded DC-Ultra-Features 2022.03
[SCL] 12/16/2025 11:03:24 PID:5259 Client:nanodc.iitgn.ac.in Server:27020@c2s.cdacb.in Authorization succeeded DesignWare 2022.03
Information: Evaluating DesignWare library utilization. (UISN-27)

============================================================================
| DesignWare Building Block Library  |         Version         | Available |
============================================================================
| Basic DW Building Blocks           | T-2022.03-DWBB_202203.4 |     *     |
| Licensed DW Building Blocks        |                         |           |
============================================================================

====================================================================================================
| Flow Information                                                                                 |
----------------------------------------------------------------------------------------------------
| Flow         | Design Compiler                                                                   |
====================================================================================================
| Design Information                                      | Value                                  |
====================================================================================================
| Number of Scenarios                                     | 0                                      |
| Leaf Cell Count                                         | 19301                                  |
| Number of User Hierarchies                              | 1424                                   |
| Sequential Cell Count                                   | 4626                                   |
| Macro Count                                             | 0                                      |
| Number of Power Domains                                 | 0                                      |
| Number of Path Groups                                   | 1                                      |
| Number of VT Class                                      | 0                                      |
| Number of Clocks                                        | 0                                      |
| Number of Dont Touch Cells                              | 4577                                   |
| Number of Dont Touch Nets                               | 0                                      |
| Number of Size Only Cells                               | 57                                     |
| Design with UPF Data                                    | false                                  |
====================================================================================================

Information: There are 6154 potential problems in your design. Please run 'check_design' for more information. (LINT-99)


Warning: IO pad 'pc3d00' is unusable: unknown logic function.  (OPT-1022)
Warning: Operating condition tsl18cio250_min set on design vsdcaravel has different process,
voltage and temperatures parameters than the parameters at which target library 
tsl18fs120_scl_ff is characterized. Delays may be inaccurate as a result. (OPT-998)

  Beginning Pass 1 Mapping  (Incremental)
  ------------------------
  Processing 'gpio_control_block_15'
  Processing 'housekeeping_spi'
  Processing 'housekeeping'
Information: The register 'wbbd_addr_reg[7]' is a constant and will be removed. (OPT-1206)
  Processing 'digital_pll_controller'
  Processing 'digital_pll'
  Processing 'odd_0'
  Processing 'even_0'
  Processing 'clock_div_SIZE3_0'
  Processing 'caravel_clocking'
  Processing 'debug_regs'
  Processing 'user_project_wrapper'
  Processing 'mgmt_protect'
  Processing 'mgmt_core'
Information: Cell 'U537/U1' (*GEN*4517) cannot be exactly translated 1 for 1 into target library. (TRANS-9)
Warning: The register interface2_bank_bus_dat_r_reg[31] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface2_bank_bus_dat_r_reg[30] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface2_bank_bus_dat_r_reg[29] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface2_bank_bus_dat_r_reg[28] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface2_bank_bus_dat_r_reg[27] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface2_bank_bus_dat_r_reg[26] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface2_bank_bus_dat_r_reg[25] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface2_bank_bus_dat_r_reg[24] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface2_bank_bus_dat_r_reg[23] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface2_bank_bus_dat_r_reg[22] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface2_bank_bus_dat_r_reg[21] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface2_bank_bus_dat_r_reg[20] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface2_bank_bus_dat_r_reg[19] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface2_bank_bus_dat_r_reg[18] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface2_bank_bus_dat_r_reg[17] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface2_bank_bus_dat_r_reg[16] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface2_bank_bus_dat_r_reg[15] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface2_bank_bus_dat_r_reg[14] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface2_bank_bus_dat_r_reg[13] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface2_bank_bus_dat_r_reg[12] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface2_bank_bus_dat_r_reg[11] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface2_bank_bus_dat_r_reg[10] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface2_bank_bus_dat_r_reg[9] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface2_bank_bus_dat_r_reg[8] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface2_bank_bus_dat_r_reg[7] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface2_bank_bus_dat_r_reg[6] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface2_bank_bus_dat_r_reg[5] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface2_bank_bus_dat_r_reg[4] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface2_bank_bus_dat_r_reg[3] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface2_bank_bus_dat_r_reg[2] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface2_bank_bus_dat_r_reg[1] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface4_bank_bus_dat_r_reg[31] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface4_bank_bus_dat_r_reg[30] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface4_bank_bus_dat_r_reg[29] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface4_bank_bus_dat_r_reg[28] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface4_bank_bus_dat_r_reg[27] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface4_bank_bus_dat_r_reg[26] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface4_bank_bus_dat_r_reg[25] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface4_bank_bus_dat_r_reg[24] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface4_bank_bus_dat_r_reg[23] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface4_bank_bus_dat_r_reg[22] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface4_bank_bus_dat_r_reg[21] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface4_bank_bus_dat_r_reg[20] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface4_bank_bus_dat_r_reg[19] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface4_bank_bus_dat_r_reg[18] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface4_bank_bus_dat_r_reg[17] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface4_bank_bus_dat_r_reg[16] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface4_bank_bus_dat_r_reg[15] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface4_bank_bus_dat_r_reg[14] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface4_bank_bus_dat_r_reg[13] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface4_bank_bus_dat_r_reg[12] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface4_bank_bus_dat_r_reg[11] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface4_bank_bus_dat_r_reg[10] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface4_bank_bus_dat_r_reg[9] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface4_bank_bus_dat_r_reg[8] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface5_bank_bus_dat_r_reg[31] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface5_bank_bus_dat_r_reg[30] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface5_bank_bus_dat_r_reg[29] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface5_bank_bus_dat_r_reg[28] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface5_bank_bus_dat_r_reg[27] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface5_bank_bus_dat_r_reg[26] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface5_bank_bus_dat_r_reg[25] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface5_bank_bus_dat_r_reg[24] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface5_bank_bus_dat_r_reg[23] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface5_bank_bus_dat_r_reg[22] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface5_bank_bus_dat_r_reg[21] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface5_bank_bus_dat_r_reg[20] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface5_bank_bus_dat_r_reg[19] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface5_bank_bus_dat_r_reg[18] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface5_bank_bus_dat_r_reg[17] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface5_bank_bus_dat_r_reg[16] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface5_bank_bus_dat_r_reg[15] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface5_bank_bus_dat_r_reg[14] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface5_bank_bus_dat_r_reg[13] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface5_bank_bus_dat_r_reg[12] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface5_bank_bus_dat_r_reg[11] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface5_bank_bus_dat_r_reg[10] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface5_bank_bus_dat_r_reg[9] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface5_bank_bus_dat_r_reg[8] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface5_bank_bus_dat_r_reg[7] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface5_bank_bus_dat_r_reg[6] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface5_bank_bus_dat_r_reg[5] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface5_bank_bus_dat_r_reg[4] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface5_bank_bus_dat_r_reg[3] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface5_bank_bus_dat_r_reg[2] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface5_bank_bus_dat_r_reg[1] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface7_bank_bus_dat_r_reg[31] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface7_bank_bus_dat_r_reg[30] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface7_bank_bus_dat_r_reg[29] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface7_bank_bus_dat_r_reg[28] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface7_bank_bus_dat_r_reg[27] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface7_bank_bus_dat_r_reg[26] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface7_bank_bus_dat_r_reg[25] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface7_bank_bus_dat_r_reg[24] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface7_bank_bus_dat_r_reg[23] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface7_bank_bus_dat_r_reg[22] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface7_bank_bus_dat_r_reg[21] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface7_bank_bus_dat_r_reg[20] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface7_bank_bus_dat_r_reg[19] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface7_bank_bus_dat_r_reg[18] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface7_bank_bus_dat_r_reg[17] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface7_bank_bus_dat_r_reg[16] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface7_bank_bus_dat_r_reg[15] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface7_bank_bus_dat_r_reg[14] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface7_bank_bus_dat_r_reg[13] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface7_bank_bus_dat_r_reg[12] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface7_bank_bus_dat_r_reg[11] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface7_bank_bus_dat_r_reg[10] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface7_bank_bus_dat_r_reg[9] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface7_bank_bus_dat_r_reg[8] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface7_bank_bus_dat_r_reg[7] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface7_bank_bus_dat_r_reg[6] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface7_bank_bus_dat_r_reg[5] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface7_bank_bus_dat_r_reg[4] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface7_bank_bus_dat_r_reg[3] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface7_bank_bus_dat_r_reg[2] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface7_bank_bus_dat_r_reg[1] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface8_bank_bus_dat_r_reg[31] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface8_bank_bus_dat_r_reg[30] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface8_bank_bus_dat_r_reg[29] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface8_bank_bus_dat_r_reg[28] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface8_bank_bus_dat_r_reg[27] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface8_bank_bus_dat_r_reg[26] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface8_bank_bus_dat_r_reg[25] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface8_bank_bus_dat_r_reg[24] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface8_bank_bus_dat_r_reg[23] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface8_bank_bus_dat_r_reg[22] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface8_bank_bus_dat_r_reg[21] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface8_bank_bus_dat_r_reg[20] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface8_bank_bus_dat_r_reg[19] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface8_bank_bus_dat_r_reg[18] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface8_bank_bus_dat_r_reg[17] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface8_bank_bus_dat_r_reg[16] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface8_bank_bus_dat_r_reg[15] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface8_bank_bus_dat_r_reg[14] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface8_bank_bus_dat_r_reg[13] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface8_bank_bus_dat_r_reg[12] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface8_bank_bus_dat_r_reg[11] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface8_bank_bus_dat_r_reg[10] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface8_bank_bus_dat_r_reg[9] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface8_bank_bus_dat_r_reg[8] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface8_bank_bus_dat_r_reg[7] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface8_bank_bus_dat_r_reg[6] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface8_bank_bus_dat_r_reg[5] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface8_bank_bus_dat_r_reg[4] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface8_bank_bus_dat_r_reg[3] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface8_bank_bus_dat_r_reg[2] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface8_bank_bus_dat_r_reg[1] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface9_bank_bus_dat_r_reg[31] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface9_bank_bus_dat_r_reg[30] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface9_bank_bus_dat_r_reg[29] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface9_bank_bus_dat_r_reg[28] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface9_bank_bus_dat_r_reg[27] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface9_bank_bus_dat_r_reg[26] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface9_bank_bus_dat_r_reg[25] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface9_bank_bus_dat_r_reg[24] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface9_bank_bus_dat_r_reg[23] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface9_bank_bus_dat_r_reg[22] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface9_bank_bus_dat_r_reg[21] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface9_bank_bus_dat_r_reg[20] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface9_bank_bus_dat_r_reg[19] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface9_bank_bus_dat_r_reg[18] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface9_bank_bus_dat_r_reg[17] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface11_bank_bus_dat_r_reg[31] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface11_bank_bus_dat_r_reg[30] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface11_bank_bus_dat_r_reg[29] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface11_bank_bus_dat_r_reg[28] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface11_bank_bus_dat_r_reg[27] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface11_bank_bus_dat_r_reg[26] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface11_bank_bus_dat_r_reg[25] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface11_bank_bus_dat_r_reg[24] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface11_bank_bus_dat_r_reg[23] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface11_bank_bus_dat_r_reg[22] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface11_bank_bus_dat_r_reg[21] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface11_bank_bus_dat_r_reg[20] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface11_bank_bus_dat_r_reg[19] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface11_bank_bus_dat_r_reg[18] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface11_bank_bus_dat_r_reg[17] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface11_bank_bus_dat_r_reg[16] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface11_bank_bus_dat_r_reg[15] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface11_bank_bus_dat_r_reg[14] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface11_bank_bus_dat_r_reg[13] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface11_bank_bus_dat_r_reg[12] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface11_bank_bus_dat_r_reg[11] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface11_bank_bus_dat_r_reg[10] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface11_bank_bus_dat_r_reg[9] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface11_bank_bus_dat_r_reg[8] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface12_bank_bus_dat_r_reg[31] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface12_bank_bus_dat_r_reg[30] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface12_bank_bus_dat_r_reg[29] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface12_bank_bus_dat_r_reg[28] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface12_bank_bus_dat_r_reg[27] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface12_bank_bus_dat_r_reg[26] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface12_bank_bus_dat_r_reg[25] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface12_bank_bus_dat_r_reg[24] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface12_bank_bus_dat_r_reg[23] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface12_bank_bus_dat_r_reg[22] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface12_bank_bus_dat_r_reg[21] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface12_bank_bus_dat_r_reg[20] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface12_bank_bus_dat_r_reg[19] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface12_bank_bus_dat_r_reg[18] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface12_bank_bus_dat_r_reg[17] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface12_bank_bus_dat_r_reg[16] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface12_bank_bus_dat_r_reg[15] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface12_bank_bus_dat_r_reg[14] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface12_bank_bus_dat_r_reg[13] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface12_bank_bus_dat_r_reg[12] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface12_bank_bus_dat_r_reg[11] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface12_bank_bus_dat_r_reg[10] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface12_bank_bus_dat_r_reg[9] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface12_bank_bus_dat_r_reg[8] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface12_bank_bus_dat_r_reg[7] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface12_bank_bus_dat_r_reg[6] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface12_bank_bus_dat_r_reg[5] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface12_bank_bus_dat_r_reg[4] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface12_bank_bus_dat_r_reg[3] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface12_bank_bus_dat_r_reg[2] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface12_bank_bus_dat_r_reg[1] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface13_bank_bus_dat_r_reg[31] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface13_bank_bus_dat_r_reg[30] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface13_bank_bus_dat_r_reg[29] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface13_bank_bus_dat_r_reg[28] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface13_bank_bus_dat_r_reg[27] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface13_bank_bus_dat_r_reg[26] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface13_bank_bus_dat_r_reg[25] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface13_bank_bus_dat_r_reg[24] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface13_bank_bus_dat_r_reg[23] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface13_bank_bus_dat_r_reg[22] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface13_bank_bus_dat_r_reg[21] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface13_bank_bus_dat_r_reg[20] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface13_bank_bus_dat_r_reg[19] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface13_bank_bus_dat_r_reg[18] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface13_bank_bus_dat_r_reg[17] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface13_bank_bus_dat_r_reg[16] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface13_bank_bus_dat_r_reg[15] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface13_bank_bus_dat_r_reg[14] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface13_bank_bus_dat_r_reg[13] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface13_bank_bus_dat_r_reg[12] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface13_bank_bus_dat_r_reg[11] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface13_bank_bus_dat_r_reg[10] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface13_bank_bus_dat_r_reg[9] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface13_bank_bus_dat_r_reg[8] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface13_bank_bus_dat_r_reg[7] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface13_bank_bus_dat_r_reg[6] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface13_bank_bus_dat_r_reg[5] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface13_bank_bus_dat_r_reg[4] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface13_bank_bus_dat_r_reg[3] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface13_bank_bus_dat_r_reg[2] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface13_bank_bus_dat_r_reg[1] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface14_bank_bus_dat_r_reg[31] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface14_bank_bus_dat_r_reg[30] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface14_bank_bus_dat_r_reg[29] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface14_bank_bus_dat_r_reg[28] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface14_bank_bus_dat_r_reg[27] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface14_bank_bus_dat_r_reg[26] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface14_bank_bus_dat_r_reg[25] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface14_bank_bus_dat_r_reg[24] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface14_bank_bus_dat_r_reg[23] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface14_bank_bus_dat_r_reg[22] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface14_bank_bus_dat_r_reg[21] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface14_bank_bus_dat_r_reg[20] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface14_bank_bus_dat_r_reg[19] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface14_bank_bus_dat_r_reg[18] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface14_bank_bus_dat_r_reg[17] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface14_bank_bus_dat_r_reg[16] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface14_bank_bus_dat_r_reg[15] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface14_bank_bus_dat_r_reg[14] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface14_bank_bus_dat_r_reg[13] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface14_bank_bus_dat_r_reg[12] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface14_bank_bus_dat_r_reg[11] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface14_bank_bus_dat_r_reg[10] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface14_bank_bus_dat_r_reg[9] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface14_bank_bus_dat_r_reg[8] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface14_bank_bus_dat_r_reg[7] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface14_bank_bus_dat_r_reg[6] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface14_bank_bus_dat_r_reg[5] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface14_bank_bus_dat_r_reg[4] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface14_bank_bus_dat_r_reg[3] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface14_bank_bus_dat_r_reg[2] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface14_bank_bus_dat_r_reg[1] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface15_bank_bus_dat_r_reg[31] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface15_bank_bus_dat_r_reg[30] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface15_bank_bus_dat_r_reg[29] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface15_bank_bus_dat_r_reg[28] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface15_bank_bus_dat_r_reg[27] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface15_bank_bus_dat_r_reg[26] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface15_bank_bus_dat_r_reg[25] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface15_bank_bus_dat_r_reg[24] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface15_bank_bus_dat_r_reg[23] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface15_bank_bus_dat_r_reg[22] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface15_bank_bus_dat_r_reg[21] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface15_bank_bus_dat_r_reg[20] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface15_bank_bus_dat_r_reg[19] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface15_bank_bus_dat_r_reg[18] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface15_bank_bus_dat_r_reg[17] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface15_bank_bus_dat_r_reg[16] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface15_bank_bus_dat_r_reg[15] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface15_bank_bus_dat_r_reg[14] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface15_bank_bus_dat_r_reg[13] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface15_bank_bus_dat_r_reg[12] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface15_bank_bus_dat_r_reg[11] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface15_bank_bus_dat_r_reg[10] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface15_bank_bus_dat_r_reg[9] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface15_bank_bus_dat_r_reg[8] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface15_bank_bus_dat_r_reg[7] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface15_bank_bus_dat_r_reg[6] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface15_bank_bus_dat_r_reg[5] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface15_bank_bus_dat_r_reg[4] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface15_bank_bus_dat_r_reg[3] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface15_bank_bus_dat_r_reg[2] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface15_bank_bus_dat_r_reg[1] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface16_bank_bus_dat_r_reg[31] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface16_bank_bus_dat_r_reg[30] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface16_bank_bus_dat_r_reg[29] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface16_bank_bus_dat_r_reg[28] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface16_bank_bus_dat_r_reg[27] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface16_bank_bus_dat_r_reg[26] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface16_bank_bus_dat_r_reg[25] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface16_bank_bus_dat_r_reg[24] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface16_bank_bus_dat_r_reg[23] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface16_bank_bus_dat_r_reg[22] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface16_bank_bus_dat_r_reg[21] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface16_bank_bus_dat_r_reg[20] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface16_bank_bus_dat_r_reg[19] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface16_bank_bus_dat_r_reg[18] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface16_bank_bus_dat_r_reg[17] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface16_bank_bus_dat_r_reg[16] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface16_bank_bus_dat_r_reg[15] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface16_bank_bus_dat_r_reg[14] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface16_bank_bus_dat_r_reg[13] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface16_bank_bus_dat_r_reg[12] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface16_bank_bus_dat_r_reg[11] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface16_bank_bus_dat_r_reg[10] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface16_bank_bus_dat_r_reg[9] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface16_bank_bus_dat_r_reg[8] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface16_bank_bus_dat_r_reg[7] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface16_bank_bus_dat_r_reg[6] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface16_bank_bus_dat_r_reg[5] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface16_bank_bus_dat_r_reg[4] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface16_bank_bus_dat_r_reg[3] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface16_bank_bus_dat_r_reg[2] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface16_bank_bus_dat_r_reg[1] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface17_bank_bus_dat_r_reg[31] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface17_bank_bus_dat_r_reg[30] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface17_bank_bus_dat_r_reg[29] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface17_bank_bus_dat_r_reg[28] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface17_bank_bus_dat_r_reg[27] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface17_bank_bus_dat_r_reg[26] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface17_bank_bus_dat_r_reg[25] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface17_bank_bus_dat_r_reg[24] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface17_bank_bus_dat_r_reg[23] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface17_bank_bus_dat_r_reg[22] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface17_bank_bus_dat_r_reg[21] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface17_bank_bus_dat_r_reg[20] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface17_bank_bus_dat_r_reg[19] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface17_bank_bus_dat_r_reg[18] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface17_bank_bus_dat_r_reg[17] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface17_bank_bus_dat_r_reg[16] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface17_bank_bus_dat_r_reg[15] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface17_bank_bus_dat_r_reg[14] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface17_bank_bus_dat_r_reg[13] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface17_bank_bus_dat_r_reg[12] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface17_bank_bus_dat_r_reg[11] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface17_bank_bus_dat_r_reg[10] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface17_bank_bus_dat_r_reg[9] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface17_bank_bus_dat_r_reg[8] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface17_bank_bus_dat_r_reg[7] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface17_bank_bus_dat_r_reg[6] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface17_bank_bus_dat_r_reg[5] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface17_bank_bus_dat_r_reg[4] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface17_bank_bus_dat_r_reg[3] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface17_bank_bus_dat_r_reg[2] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface17_bank_bus_dat_r_reg[1] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface18_bank_bus_dat_r_reg[31] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface18_bank_bus_dat_r_reg[30] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface18_bank_bus_dat_r_reg[29] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface18_bank_bus_dat_r_reg[28] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface18_bank_bus_dat_r_reg[27] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface18_bank_bus_dat_r_reg[26] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface18_bank_bus_dat_r_reg[25] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface18_bank_bus_dat_r_reg[24] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface18_bank_bus_dat_r_reg[23] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface18_bank_bus_dat_r_reg[22] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface18_bank_bus_dat_r_reg[21] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface18_bank_bus_dat_r_reg[20] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface18_bank_bus_dat_r_reg[19] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface18_bank_bus_dat_r_reg[18] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface18_bank_bus_dat_r_reg[17] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface18_bank_bus_dat_r_reg[16] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface18_bank_bus_dat_r_reg[15] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface18_bank_bus_dat_r_reg[14] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface18_bank_bus_dat_r_reg[13] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface18_bank_bus_dat_r_reg[12] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface18_bank_bus_dat_r_reg[11] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface18_bank_bus_dat_r_reg[10] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface18_bank_bus_dat_r_reg[9] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface18_bank_bus_dat_r_reg[8] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface18_bank_bus_dat_r_reg[7] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface18_bank_bus_dat_r_reg[6] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface18_bank_bus_dat_r_reg[5] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface18_bank_bus_dat_r_reg[4] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface18_bank_bus_dat_r_reg[3] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface18_bank_bus_dat_r_reg[2] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface18_bank_bus_dat_r_reg[1] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface19_bank_bus_dat_r_reg[31] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface19_bank_bus_dat_r_reg[30] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface19_bank_bus_dat_r_reg[29] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface19_bank_bus_dat_r_reg[28] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface19_bank_bus_dat_r_reg[27] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface19_bank_bus_dat_r_reg[26] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface19_bank_bus_dat_r_reg[25] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface19_bank_bus_dat_r_reg[24] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface19_bank_bus_dat_r_reg[23] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface19_bank_bus_dat_r_reg[22] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface19_bank_bus_dat_r_reg[21] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface19_bank_bus_dat_r_reg[20] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface19_bank_bus_dat_r_reg[19] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface19_bank_bus_dat_r_reg[18] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface19_bank_bus_dat_r_reg[17] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface19_bank_bus_dat_r_reg[16] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface19_bank_bus_dat_r_reg[15] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface19_bank_bus_dat_r_reg[14] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface19_bank_bus_dat_r_reg[13] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface19_bank_bus_dat_r_reg[12] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface19_bank_bus_dat_r_reg[11] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface19_bank_bus_dat_r_reg[10] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface19_bank_bus_dat_r_reg[9] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface19_bank_bus_dat_r_reg[8] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface19_bank_bus_dat_r_reg[7] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface19_bank_bus_dat_r_reg[6] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface19_bank_bus_dat_r_reg[5] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface19_bank_bus_dat_r_reg[4] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface19_bank_bus_dat_r_reg[3] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface1_bank_bus_dat_r_reg[31] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface1_bank_bus_dat_r_reg[30] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface1_bank_bus_dat_r_reg[29] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface1_bank_bus_dat_r_reg[28] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface1_bank_bus_dat_r_reg[27] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface1_bank_bus_dat_r_reg[26] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface1_bank_bus_dat_r_reg[25] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface1_bank_bus_dat_r_reg[24] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface1_bank_bus_dat_r_reg[23] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface1_bank_bus_dat_r_reg[22] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface1_bank_bus_dat_r_reg[21] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface1_bank_bus_dat_r_reg[20] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface1_bank_bus_dat_r_reg[19] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface1_bank_bus_dat_r_reg[18] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface1_bank_bus_dat_r_reg[17] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface1_bank_bus_dat_r_reg[16] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface1_bank_bus_dat_r_reg[15] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface1_bank_bus_dat_r_reg[14] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface1_bank_bus_dat_r_reg[13] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface1_bank_bus_dat_r_reg[12] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface1_bank_bus_dat_r_reg[11] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface1_bank_bus_dat_r_reg[10] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface1_bank_bus_dat_r_reg[9] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface1_bank_bus_dat_r_reg[8] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface1_bank_bus_dat_r_reg[7] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface1_bank_bus_dat_r_reg[6] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface1_bank_bus_dat_r_reg[5] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface1_bank_bus_dat_r_reg[4] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface1_bank_bus_dat_r_reg[3] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface1_bank_bus_dat_r_reg[2] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Warning: The register interface1_bank_bus_dat_r_reg[1] is inferred with async set/reset. This register is not mapped because of a lack of compatible library cells. Mapping will introduce priority logic that may result in race conditions. (OPT-1233)
Information: Building the design 'pc3d01_wrapper'. (HDL-193)
Error:  Source file for 'pc3d01_wrapper' was not analyzed by this release of the compiler; re-analyze it. (ELAB-343)
*** Presto compilation terminated with 1 errors. ***
Information: Building the design 'pc3b03ed_wrapper'. (HDL-193)
Error:  Source file for 'pc3b03ed_wrapper' was not analyzed by this release of the compiler; re-analyze it. (ELAB-343)
*** Presto compilation terminated with 1 errors. ***
Information: Building the design 'pt3b02_wrapper'. (HDL-193)
Error:  Source file for 'pt3b02_wrapper' was not analyzed by this release of the compiler; re-analyze it. (ELAB-343)
*** Presto compilation terminated with 1 errors. ***
Information: Building the design 'VexRiscv'. (HDL-193)
Warning:  File /home/rbalajis/vsd_task/vsdRiscvScl180/synthesis/work_folder/VexRiscv-verilog.pvl not found, or does not contain a usable description of VexRiscv. (ELAB-320)
Presto compilation completed successfully.
Warning: Unable to resolve reference 'pc3d01_wrapper' in 'chip_io'. (LINK-5)
Warning: Unable to resolve reference 'pc3b03ed_wrapper' in 'chip_io'. (LINK-5)
Warning: Unable to resolve reference 'pt3b02_wrapper' in 'chip_io'. (LINK-5)
Warning: Unable to resolve reference 'pc3b03ed_wrapper' in 'mprj_io'. (LINK-5)
Warning: Unable to resolve reference 'VexRiscv' in 'mgmt_core'. (LINK-5)

  Updating timing information
Information: Updating design information... (UID-85)
Information: Timing loop detected. (OPT-150)
	chip_core/housekeeping/wbbd_busy_reg/CP chip_core/housekeeping/wbbd_busy_reg/Q chip_core/housekeeping/U3280/I chip_core/housekeeping/U3280/ZN chip_core/housekeeping/U3276/A2 chip_core/housekeeping/U3276/ZN chip_core/housekeeping/U3275/A chip_core/housekeeping/U3275/ZN chip_core/housekeeping/pll_trim_reg[5]/CP chip_core/housekeeping/pll_trim_reg[5]/Q chip_core/pll/U7/A1 chip_core/pll/U7/Z chip_core/pll/ringosc/dstage[5].id/delayenb0/EN chip_core/pll/ringosc/dstage[5].id/delayenb0/ZN chip_core/pll/ringosc/ibufp10/I chip_core/pll/ringosc/ibufp10/ZN chip_core/pll/ringosc/ibufp11/I chip_core/pll/ringosc/ibufp11/ZN chip_core/clock_ctrl/use_pll_second_reg/CP chip_core/clock_ctrl/use_pll_second_reg/Q chip_core/clock_ctrl/U8/A1 chip_core/clock_ctrl/U8/ZN 
Information: Timing loop detected. (OPT-150)
	chip_core/housekeeping/gpio_configure_reg[3][3]/CP chip_core/housekeeping/gpio_configure_reg[3][3]/Q chip_core/housekeeping/U3307/A1 chip_core/housekeeping/U3307/ZN chip_core/housekeeping/U3278/A1 chip_core/housekeeping/U3278/ZN chip_core/housekeeping/U3277/I chip_core/housekeeping/U3277/ZN chip_core/housekeeping/U3276/A3 chip_core/housekeeping/U3276/ZN chip_core/housekeeping/U3275/A chip_core/housekeeping/U3275/ZN 
Warning: Disabling timing arc between pins 'CP' and 'Q' on cell 'chip_core/housekeeping/wbbd_busy_reg'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'CP' and 'Q' on cell 'chip_core/housekeeping/gpio_configure_reg[3][3]'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'CP' and 'Q' on cell 'chip_core/housekeeping/hkspi_disable_reg'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'CP' and 'QN' on cell 'chip_core/housekeeping/wbbd_sck_reg'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'CP' and 'Q' on cell 'chip_core/pll/pll_control/tval_reg[6]'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'CP' and 'Q' on cell 'chip_core/pll/pll_control/tval_reg[4]'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'CP' and 'Q' on cell 'chip_core/pll/pll_control/tval_reg[3]'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'CP' and 'Q' on cell 'chip_core/pll/pll_control/tval_reg[2]'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'CP' and 'Q' on cell 'chip_core/pll/pll_control/tval_reg[5]'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'I' and 'ZN' on cell 'chip_core/pll/ringosc/dstage[0].id/delayenb0'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'CP' and 'Q' on cell 'chip_core/clock_ctrl/divider/syncN_reg[1]'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'CP' and 'QN' on cell 'chip_core/clock_ctrl/divider/syncN_reg[1]'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'CP' and 'Q' on cell 'chip_core/clock_ctrl/divider/syncN_reg[2]'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'CP' and 'Q' on cell 'chip_core/clock_ctrl/divider/syncN_reg[0]'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'I' and 'ZN' on cell 'chip_core/pll/ringosc/dstage[6].id/delayenb0'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'I' and 'ZN' on cell 'chip_core/pll/ringosc/dstage[6].id/delayenb1'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'I' and 'ZN' on cell 'chip_core/pll/ringosc/dstage[6].id/delayen1'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'CP' and 'Q' on cell 'chip_core/clock_ctrl/divider2/syncN_reg[1]'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'CP' and 'QN' on cell 'chip_core/clock_ctrl/divider2/syncN_reg[1]'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'CP' and 'Q' on cell 'chip_core/clock_ctrl/divider2/syncN_reg[2]'
         to break a timing loop. (OPT-314)
Warning: Disabling timing arc between pins 'CP' and 'Q' on cell 'chip_core/clock_ctrl/divider2/syncN_reg[0]'
         to break a timing loop. (OPT-314)
Information: Design 'vsdcaravel' has no optimization constraints set. (OPT-108)
  Processing 'housekeeping_DW01_incdec_0'
  Processing 'housekeeping_DW01_cmp6_0_DW01_cmp6_1'
  Processing 'housekeeping_DW01_cmp6_1_DW01_cmp6_2'
  Processing 'housekeeping_DW01_cmp6_2_DW01_cmp6_3'
  Processing 'housekeeping_DW01_cmp6_3_DW01_cmp6_4'
  Processing 'housekeeping_DW01_cmp6_4_DW01_cmp6_5'
  Processing 'housekeeping_DW01_cmp6_5_DW01_cmp6_6'
  Processing 'housekeeping_DW01_cmp6_6_DW01_cmp6_7'
  Processing 'housekeeping_DW01_cmp6_7_DW01_cmp6_8'
  Processing 'housekeeping_DW01_cmp6_8_DW01_cmp6_9'
  Processing 'housekeeping_DW01_cmp6_9_DW01_cmp6_10'
  Processing 'housekeeping_DW01_cmp6_10_DW01_cmp6_11'
  Processing 'housekeeping_DW01_cmp6_11_DW01_cmp6_12'
  Processing 'housekeeping_DW01_cmp6_12_DW01_cmp6_13'
  Processing 'housekeeping_DW01_cmp6_13_DW01_cmp6_14'
  Processing 'housekeeping_DW01_cmp6_14_DW01_cmp6_15'
  Processing 'housekeeping_DW01_cmp6_15_DW01_cmp6_16'
  Processing 'housekeeping_DW01_cmp6_16_DW01_cmp6_17'
  Processing 'housekeeping_DW01_cmp6_17_DW01_cmp6_18'
  Processing 'housekeeping_DW01_cmp6_18_DW01_cmp6_19'
  Processing 'housekeeping_DW01_cmp6_19_DW01_cmp6_20'
  Processing 'housekeeping_DW01_cmp6_20_DW01_cmp6_21'
  Processing 'housekeeping_DW01_cmp6_21_DW01_cmp6_22'
  Processing 'housekeeping_DW01_cmp6_22_DW01_cmp6_23'
  Processing 'housekeeping_DW01_cmp6_23_DW01_cmp6_24'
  Processing 'housekeeping_DW01_cmp6_24_DW01_cmp6_25'
  Processing 'housekeeping_DW01_cmp6_25_DW01_cmp6_26'
  Processing 'housekeeping_DW01_cmp6_26_DW01_cmp6_27'
  Processing 'housekeeping_DW01_cmp6_27_DW01_cmp6_28'
  Processing 'housekeeping_DW01_cmp6_28_DW01_cmp6_29'
  Processing 'housekeeping_DW01_cmp6_29_DW01_cmp6_30'
  Processing 'housekeeping_DW01_cmp6_30_DW01_cmp6_31'
  Processing 'housekeeping_DW01_cmp6_31_DW01_cmp6_32'
  Processing 'housekeeping_DW01_cmp6_32_DW01_cmp6_33'
  Processing 'housekeeping_DW01_cmp6_33_DW01_cmp6_34'
  Processing 'housekeeping_DW01_cmp6_34_DW01_cmp6_35'
  Processing 'housekeeping_DW01_cmp6_35_DW01_cmp6_36'
  Processing 'housekeeping_DW01_cmp6_36_DW01_cmp6_37'
  Processing 'housekeeping_DW01_cmp6_37_DW01_cmp6_38'
  Processing 'housekeeping_DW01_cmp6_38_DW01_cmp6_39'
  Processing 'housekeeping_DW01_cmp6_39_DW01_cmp6_40'
  Processing 'housekeeping_DW01_cmp6_40_DW01_cmp6_41'
  Processing 'housekeeping_DW01_cmp6_41_DW01_cmp6_42'
  Processing 'housekeeping_DW01_cmp6_42_DW01_cmp6_43'
  Processing 'housekeeping_DW01_cmp6_43_DW01_cmp6_44'
  Processing 'housekeeping_DW01_cmp6_44_DW01_cmp6_45'
  Processing 'housekeeping_DW01_cmp6_45_DW01_cmp6_46'
  Processing 'housekeeping_DW01_cmp6_46_DW01_cmp6_47'
  Processing 'housekeeping_DW01_cmp6_47_DW01_cmp6_48'
  Processing 'housekeeping_DW01_cmp6_48_DW01_cmp6_49'
  Processing 'housekeeping_DW01_cmp6_49_DW01_cmp6_50'
  Processing 'housekeeping_DW01_cmp6_50_DW01_cmp6_51'
  Processing 'housekeeping_DW01_cmp6_51_DW01_cmp6_52'
  Processing 'housekeeping_DW01_cmp6_52_DW01_cmp6_53'
  Processing 'housekeeping_DW01_cmp6_53_DW01_cmp6_54'
  Processing 'housekeeping_DW01_cmp6_54_DW01_cmp6_55'
  Processing 'housekeeping_DW01_cmp6_55_DW01_cmp6_56'
  Processing 'housekeeping_DW01_cmp6_56_DW01_cmp6_57'
  Processing 'housekeeping_DW01_cmp6_57_DW01_cmp6_58'
  Processing 'housekeeping_DW01_cmp6_58_DW01_cmp6_59'
  Processing 'housekeeping_DW01_cmp6_59_DW01_cmp6_60'
  Processing 'housekeeping_DW01_cmp6_60_DW01_cmp6_61'
  Processing 'housekeeping_DW01_cmp6_61_DW01_cmp6_62'
  Processing 'housekeeping_DW01_cmp6_62_DW01_cmp6_63'
  Processing 'housekeeping_DW01_cmp6_63_DW01_cmp6_64'
  Processing 'housekeeping_DW01_cmp6_64_DW01_cmp6_65'
  Processing 'housekeeping_DW01_cmp6_65_DW01_cmp6_66'
  Processing 'housekeeping_DW01_cmp6_66_DW01_cmp6_67'
  Processing 'housekeeping_DW01_cmp6_67_DW01_cmp6_68'
  Processing 'housekeeping_DW01_cmp6_68_DW01_cmp6_69'
  Processing 'housekeeping_DW01_cmp6_69_DW01_cmp6_70'
  Processing 'housekeeping_DW01_cmp6_70_DW01_cmp6_71'
  Processing 'housekeeping_DW01_cmp6_71_DW01_cmp6_72'
  Processing 'housekeeping_DW01_cmp6_72_DW01_cmp6_73'
  Processing 'housekeeping_DW01_cmp6_73_DW01_cmp6_74'
  Processing 'housekeeping_DW01_cmp6_74_DW01_cmp6_75'
  Processing 'housekeeping_DW01_cmp6_75_DW01_cmp6_76'
  Processing 'housekeeping_DW01_cmp6_76_DW01_cmp6_77'
  Processing 'housekeeping_DW01_cmp6_77_DW01_cmp6_78'
  Processing 'housekeeping_DW01_cmp6_78_DW01_cmp6_79'
  Processing 'housekeeping_DW01_cmp6_79_DW01_cmp6_80'
  Processing 'housekeeping_DW01_cmp6_80_DW01_cmp6_81'
  Processing 'housekeeping_DW01_cmp6_81_DW01_cmp6_82'
  Processing 'housekeeping_DW01_cmp6_82_DW01_cmp6_83'
  Processing 'housekeeping_DW01_cmp6_83_DW01_cmp6_84'
  Processing 'housekeeping_DW01_cmp6_84_DW01_cmp6_85'
  Processing 'housekeeping_DW01_cmp6_85_DW01_cmp6_86'
  Processing 'housekeeping_DW01_cmp6_86_DW01_cmp6_87'
  Processing 'housekeeping_DW01_cmp6_87_DW01_cmp6_88'
  Processing 'housekeeping_DW01_cmp6_88_DW01_cmp6_89'
  Processing 'housekeeping_DW01_cmp6_89_DW01_cmp6_90'
  Processing 'housekeeping_DW01_cmp6_90_DW01_cmp6_91'
  Processing 'housekeeping_DW01_cmp6_91_DW01_cmp6_92'
  Processing 'housekeeping_DW01_cmp6_92_DW01_cmp6_93'
  Processing 'housekeeping_DW01_cmp6_93_DW01_cmp6_94'
  Processing 'housekeeping_DW01_cmp6_94_DW01_cmp6_95'
  Processing 'housekeeping_DW01_cmp6_95_DW01_cmp6_96'
  Processing 'housekeeping_DW01_cmp6_96_DW01_cmp6_97'
  Processing 'housekeeping_DW01_cmp6_97_DW01_cmp6_98'
  Processing 'housekeeping_DW01_cmp6_98_DW01_cmp6_99'
  Processing 'housekeeping_DW01_cmp6_99_DW01_cmp6_100'
  Processing 'housekeeping_DW01_cmp6_100_DW01_cmp6_101'
  Processing 'housekeeping_DW01_cmp6_101_DW01_cmp6_102'
  Processing 'housekeeping_DW01_cmp6_102_DW01_cmp6_103'
  Processing 'housekeeping_DW01_cmp6_103_DW01_cmp6_104'
  Processing 'housekeeping_DW01_cmp6_104_DW01_cmp6_105'
  Processing 'housekeeping_DW01_cmp6_105_DW01_cmp6_106'
  Processing 'housekeeping_DW01_cmp6_106_DW01_cmp6_107'
  Processing 'housekeeping_DW01_cmp6_107_DW01_cmp6_108'
  Processing 'housekeeping_DW01_cmp6_108_DW01_cmp6_109'
  Processing 'housekeeping_DW01_cmp6_109_DW01_cmp6_110'
  Processing 'housekeeping_DW01_cmp6_110_DW01_cmp6_111'
  Processing 'housekeeping_DW01_cmp6_111_DW01_cmp6_112'
  Processing 'housekeeping_DW01_add_0_DW01_add_1'
  Processing 'housekeeping_DW01_inc_0_DW01_inc_11'
  Processing 'housekeeping_spi_DW01_inc_0_DW01_inc_12'
  Processing 'digital_pll_controller_DW01_inc_0_DW01_inc_13'
  Processing 'digital_pll_controller_DW01_incdec_0_DW01_incdec_1'
  Processing 'digital_pll_controller_DW01_cmp2_0_DW01_cmp2_2'
  Processing 'digital_pll_controller_DW01_cmp6_0_DW01_cmp6_113'
  Processing 'digital_pll_controller_DW01_add_0_DW01_add_2'
  Processing 'mgmt_core_DW01_incdec_0_DW01_incdec_2'
  Processing 'mgmt_core_DW01_incdec_1_DW01_incdec_3'
  Processing 'mgmt_core_DW01_dec_0_DW01_dec_6'
  Processing 'mgmt_core_DW01_add_0_DW01_add_3'
  Processing 'mgmt_core_DW01_add_1_DW01_add_4'
  Processing 'mgmt_core_DW01_add_2_DW01_add_5'
  Processing 'mgmt_core_DW01_inc_0_DW01_inc_14'
  Processing 'mgmt_core_DW01_dec_1_DW01_dec_7'
  Processing 'mgmt_core_DW01_inc_1_DW01_inc_15'
  Processing 'mgmt_core_DW01_sub_0_DW01_sub_2'
  Processing 'mgmt_core_DW01_dec_2_DW01_dec_8'
  Processing 'mgmt_core_DW01_cmp6_0_DW01_cmp6_114'
  Processing 'mgmt_core_DW01_dec_3_DW01_dec_9'
  Processing 'mgmt_core_DW01_cmp6_1_DW01_cmp6_115'
  Processing 'mgmt_core_DW01_dec_4_DW01_dec_10'
  Processing 'mgmt_core_DW01_cmp6_2_DW01_cmp6_116'
  Processing 'mgmt_core_DW01_dec_5_DW01_dec_11'
  Processing 'mgmt_core_DW01_inc_2_DW01_inc_16'
  Processing 'mgmt_core_DW01_sub_1_DW01_sub_3'
  Processing 'mgmt_core_DW01_add_3_DW01_add_6'
  Processing 'mgmt_core_DW01_inc_3_DW01_inc_17'
  Processing 'mgmt_core_DW01_cmp6_3_DW01_cmp6_117'
  Processing 'mgmt_core_DW01_cmp2_0_DW01_cmp2_3'
  Processing 'mgmt_core_DW01_cmp6_4_DW01_cmp6_118'
  Processing 'mgmt_core_DW01_ash_0'
  Processing 'mgmt_core_DW01_dec_6_DW01_dec_12'
  Processing 'mgmt_core_DW01_inc_4_DW01_inc_18'
  Processing 'mgmt_core_DW01_add_4_DW01_add_7'
  Processing 'mgmt_core_DW01_cmp6_5_DW01_cmp6_119'
  Processing 'mgmt_core_DW01_dec_7_DW01_dec_13'

  Beginning Mapping Optimizations  (High effort)  (Incremental)
  -------------------------------

  Beginning Incremental Implementation Selection
  ----------------------------------------------
  Selecting implementations in 'chip_core/housekeeping'
  Building model 'DW01_add_width24' (rpl)
  Building model 'DW01_add_width24' (cla)
  Selecting implementations in 'chip_core/soc/core'
  Building model 'DW01_add_width33' (rpl)
  Building model 'DW01_add_width33' (cla)
  Building model 'DW01_add_width32' (rpl)
  Building model 'DW01_add_width32' (cla)
  Selecting implementations in 'chip_core/pll/pll_control'
  Selecting implementations in 'chip_core/housekeeping/hkspi'

  Beginning Delay Optimization Phase
  ----------------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:18  513066.0      0.00       0.0 8053831.3                          
Information: The register 'chip_core/soc/core/interface1_bank_bus_dat_r_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface1_bank_bus_dat_r_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface1_bank_bus_dat_r_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface1_bank_bus_dat_r_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface1_bank_bus_dat_r_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface1_bank_bus_dat_r_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface1_bank_bus_dat_r_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface1_bank_bus_dat_r_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface1_bank_bus_dat_r_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface1_bank_bus_dat_r_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface1_bank_bus_dat_r_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface1_bank_bus_dat_r_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface1_bank_bus_dat_r_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface1_bank_bus_dat_r_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface1_bank_bus_dat_r_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface1_bank_bus_dat_r_reg[16]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface1_bank_bus_dat_r_reg[17]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface1_bank_bus_dat_r_reg[18]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface1_bank_bus_dat_r_reg[19]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface1_bank_bus_dat_r_reg[20]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface1_bank_bus_dat_r_reg[21]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface1_bank_bus_dat_r_reg[22]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface1_bank_bus_dat_r_reg[23]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface1_bank_bus_dat_r_reg[24]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface1_bank_bus_dat_r_reg[25]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface1_bank_bus_dat_r_reg[26]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface1_bank_bus_dat_r_reg[27]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface1_bank_bus_dat_r_reg[28]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface1_bank_bus_dat_r_reg[29]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface1_bank_bus_dat_r_reg[30]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface1_bank_bus_dat_r_reg[31]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface19_bank_bus_dat_r_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface19_bank_bus_dat_r_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface19_bank_bus_dat_r_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface19_bank_bus_dat_r_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface19_bank_bus_dat_r_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface19_bank_bus_dat_r_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface19_bank_bus_dat_r_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface19_bank_bus_dat_r_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface19_bank_bus_dat_r_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface19_bank_bus_dat_r_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface19_bank_bus_dat_r_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface19_bank_bus_dat_r_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface19_bank_bus_dat_r_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface19_bank_bus_dat_r_reg[16]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface19_bank_bus_dat_r_reg[17]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface19_bank_bus_dat_r_reg[18]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface19_bank_bus_dat_r_reg[19]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface19_bank_bus_dat_r_reg[20]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface19_bank_bus_dat_r_reg[21]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface19_bank_bus_dat_r_reg[22]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface19_bank_bus_dat_r_reg[23]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface19_bank_bus_dat_r_reg[24]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface19_bank_bus_dat_r_reg[25]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface19_bank_bus_dat_r_reg[26]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface19_bank_bus_dat_r_reg[27]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface19_bank_bus_dat_r_reg[28]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface19_bank_bus_dat_r_reg[29]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface19_bank_bus_dat_r_reg[30]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface19_bank_bus_dat_r_reg[31]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface18_bank_bus_dat_r_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface18_bank_bus_dat_r_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface18_bank_bus_dat_r_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface18_bank_bus_dat_r_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface18_bank_bus_dat_r_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface18_bank_bus_dat_r_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface18_bank_bus_dat_r_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface18_bank_bus_dat_r_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface18_bank_bus_dat_r_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface18_bank_bus_dat_r_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface18_bank_bus_dat_r_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface18_bank_bus_dat_r_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface18_bank_bus_dat_r_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface18_bank_bus_dat_r_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface18_bank_bus_dat_r_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface18_bank_bus_dat_r_reg[16]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface18_bank_bus_dat_r_reg[17]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface18_bank_bus_dat_r_reg[18]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface18_bank_bus_dat_r_reg[19]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface18_bank_bus_dat_r_reg[20]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface18_bank_bus_dat_r_reg[21]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface18_bank_bus_dat_r_reg[22]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface18_bank_bus_dat_r_reg[23]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface18_bank_bus_dat_r_reg[24]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface18_bank_bus_dat_r_reg[25]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface18_bank_bus_dat_r_reg[26]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface18_bank_bus_dat_r_reg[27]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface18_bank_bus_dat_r_reg[28]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface18_bank_bus_dat_r_reg[29]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface18_bank_bus_dat_r_reg[30]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface18_bank_bus_dat_r_reg[31]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface17_bank_bus_dat_r_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface17_bank_bus_dat_r_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface17_bank_bus_dat_r_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface17_bank_bus_dat_r_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface17_bank_bus_dat_r_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface17_bank_bus_dat_r_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface17_bank_bus_dat_r_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface17_bank_bus_dat_r_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface17_bank_bus_dat_r_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface17_bank_bus_dat_r_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface17_bank_bus_dat_r_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface17_bank_bus_dat_r_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface17_bank_bus_dat_r_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface17_bank_bus_dat_r_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface17_bank_bus_dat_r_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface17_bank_bus_dat_r_reg[16]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface17_bank_bus_dat_r_reg[17]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface17_bank_bus_dat_r_reg[18]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface17_bank_bus_dat_r_reg[19]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface17_bank_bus_dat_r_reg[20]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface17_bank_bus_dat_r_reg[21]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface17_bank_bus_dat_r_reg[22]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface17_bank_bus_dat_r_reg[23]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface17_bank_bus_dat_r_reg[24]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface17_bank_bus_dat_r_reg[25]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface17_bank_bus_dat_r_reg[26]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface17_bank_bus_dat_r_reg[27]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface17_bank_bus_dat_r_reg[28]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface17_bank_bus_dat_r_reg[29]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface17_bank_bus_dat_r_reg[30]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface17_bank_bus_dat_r_reg[31]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface16_bank_bus_dat_r_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface16_bank_bus_dat_r_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface16_bank_bus_dat_r_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface16_bank_bus_dat_r_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface16_bank_bus_dat_r_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface16_bank_bus_dat_r_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface16_bank_bus_dat_r_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface16_bank_bus_dat_r_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface16_bank_bus_dat_r_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface16_bank_bus_dat_r_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface16_bank_bus_dat_r_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface16_bank_bus_dat_r_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface16_bank_bus_dat_r_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface16_bank_bus_dat_r_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface16_bank_bus_dat_r_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface16_bank_bus_dat_r_reg[16]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface16_bank_bus_dat_r_reg[17]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface16_bank_bus_dat_r_reg[18]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface16_bank_bus_dat_r_reg[19]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface16_bank_bus_dat_r_reg[20]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface16_bank_bus_dat_r_reg[21]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface16_bank_bus_dat_r_reg[22]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface16_bank_bus_dat_r_reg[23]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface16_bank_bus_dat_r_reg[24]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface16_bank_bus_dat_r_reg[25]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface16_bank_bus_dat_r_reg[26]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface16_bank_bus_dat_r_reg[27]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface16_bank_bus_dat_r_reg[28]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface16_bank_bus_dat_r_reg[29]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface16_bank_bus_dat_r_reg[30]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface16_bank_bus_dat_r_reg[31]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface15_bank_bus_dat_r_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface15_bank_bus_dat_r_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface15_bank_bus_dat_r_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface15_bank_bus_dat_r_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface15_bank_bus_dat_r_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface15_bank_bus_dat_r_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface15_bank_bus_dat_r_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface15_bank_bus_dat_r_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface15_bank_bus_dat_r_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface15_bank_bus_dat_r_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface15_bank_bus_dat_r_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface15_bank_bus_dat_r_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface15_bank_bus_dat_r_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface15_bank_bus_dat_r_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface15_bank_bus_dat_r_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface15_bank_bus_dat_r_reg[16]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface15_bank_bus_dat_r_reg[17]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface15_bank_bus_dat_r_reg[18]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface15_bank_bus_dat_r_reg[19]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface15_bank_bus_dat_r_reg[20]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface15_bank_bus_dat_r_reg[21]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface15_bank_bus_dat_r_reg[22]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface15_bank_bus_dat_r_reg[23]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface15_bank_bus_dat_r_reg[24]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface15_bank_bus_dat_r_reg[25]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface15_bank_bus_dat_r_reg[26]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface15_bank_bus_dat_r_reg[27]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface15_bank_bus_dat_r_reg[28]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface15_bank_bus_dat_r_reg[29]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface15_bank_bus_dat_r_reg[30]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface15_bank_bus_dat_r_reg[31]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface14_bank_bus_dat_r_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface14_bank_bus_dat_r_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface14_bank_bus_dat_r_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface14_bank_bus_dat_r_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface14_bank_bus_dat_r_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface14_bank_bus_dat_r_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface14_bank_bus_dat_r_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface14_bank_bus_dat_r_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface14_bank_bus_dat_r_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface14_bank_bus_dat_r_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface14_bank_bus_dat_r_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface14_bank_bus_dat_r_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface14_bank_bus_dat_r_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface14_bank_bus_dat_r_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface14_bank_bus_dat_r_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface14_bank_bus_dat_r_reg[16]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface14_bank_bus_dat_r_reg[17]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface14_bank_bus_dat_r_reg[18]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface14_bank_bus_dat_r_reg[19]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface14_bank_bus_dat_r_reg[20]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface14_bank_bus_dat_r_reg[21]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface14_bank_bus_dat_r_reg[22]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface14_bank_bus_dat_r_reg[23]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface14_bank_bus_dat_r_reg[24]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface14_bank_bus_dat_r_reg[25]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface14_bank_bus_dat_r_reg[26]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface14_bank_bus_dat_r_reg[27]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface14_bank_bus_dat_r_reg[28]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface14_bank_bus_dat_r_reg[29]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface14_bank_bus_dat_r_reg[30]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface14_bank_bus_dat_r_reg[31]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface13_bank_bus_dat_r_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface13_bank_bus_dat_r_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface13_bank_bus_dat_r_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface13_bank_bus_dat_r_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface13_bank_bus_dat_r_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface13_bank_bus_dat_r_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface13_bank_bus_dat_r_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface13_bank_bus_dat_r_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface13_bank_bus_dat_r_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface13_bank_bus_dat_r_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface13_bank_bus_dat_r_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface13_bank_bus_dat_r_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface13_bank_bus_dat_r_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface13_bank_bus_dat_r_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface13_bank_bus_dat_r_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface13_bank_bus_dat_r_reg[16]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface13_bank_bus_dat_r_reg[17]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface13_bank_bus_dat_r_reg[18]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface13_bank_bus_dat_r_reg[19]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface13_bank_bus_dat_r_reg[20]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface13_bank_bus_dat_r_reg[21]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface13_bank_bus_dat_r_reg[22]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface13_bank_bus_dat_r_reg[23]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface13_bank_bus_dat_r_reg[24]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface13_bank_bus_dat_r_reg[25]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface13_bank_bus_dat_r_reg[26]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface13_bank_bus_dat_r_reg[27]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface13_bank_bus_dat_r_reg[28]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface13_bank_bus_dat_r_reg[29]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface13_bank_bus_dat_r_reg[30]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface13_bank_bus_dat_r_reg[31]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface12_bank_bus_dat_r_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface12_bank_bus_dat_r_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface12_bank_bus_dat_r_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface12_bank_bus_dat_r_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface12_bank_bus_dat_r_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface12_bank_bus_dat_r_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface12_bank_bus_dat_r_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface12_bank_bus_dat_r_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface12_bank_bus_dat_r_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface12_bank_bus_dat_r_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface12_bank_bus_dat_r_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface12_bank_bus_dat_r_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface12_bank_bus_dat_r_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface12_bank_bus_dat_r_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface12_bank_bus_dat_r_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface12_bank_bus_dat_r_reg[16]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface12_bank_bus_dat_r_reg[17]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface12_bank_bus_dat_r_reg[18]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface12_bank_bus_dat_r_reg[19]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface12_bank_bus_dat_r_reg[20]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface12_bank_bus_dat_r_reg[21]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface12_bank_bus_dat_r_reg[22]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface12_bank_bus_dat_r_reg[23]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface12_bank_bus_dat_r_reg[24]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface12_bank_bus_dat_r_reg[25]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface12_bank_bus_dat_r_reg[26]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface12_bank_bus_dat_r_reg[27]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface12_bank_bus_dat_r_reg[28]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface12_bank_bus_dat_r_reg[29]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface12_bank_bus_dat_r_reg[30]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface12_bank_bus_dat_r_reg[31]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface11_bank_bus_dat_r_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface11_bank_bus_dat_r_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface11_bank_bus_dat_r_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface11_bank_bus_dat_r_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface11_bank_bus_dat_r_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface11_bank_bus_dat_r_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface11_bank_bus_dat_r_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface11_bank_bus_dat_r_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface11_bank_bus_dat_r_reg[16]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface11_bank_bus_dat_r_reg[17]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface11_bank_bus_dat_r_reg[18]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface11_bank_bus_dat_r_reg[19]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface11_bank_bus_dat_r_reg[20]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface11_bank_bus_dat_r_reg[21]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface11_bank_bus_dat_r_reg[22]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface11_bank_bus_dat_r_reg[23]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface11_bank_bus_dat_r_reg[24]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface11_bank_bus_dat_r_reg[25]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface11_bank_bus_dat_r_reg[26]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface11_bank_bus_dat_r_reg[27]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface11_bank_bus_dat_r_reg[28]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface11_bank_bus_dat_r_reg[29]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface11_bank_bus_dat_r_reg[30]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface11_bank_bus_dat_r_reg[31]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface9_bank_bus_dat_r_reg[17]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface9_bank_bus_dat_r_reg[18]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface9_bank_bus_dat_r_reg[19]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface9_bank_bus_dat_r_reg[20]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface9_bank_bus_dat_r_reg[21]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface9_bank_bus_dat_r_reg[22]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface9_bank_bus_dat_r_reg[23]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface9_bank_bus_dat_r_reg[24]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface9_bank_bus_dat_r_reg[25]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface9_bank_bus_dat_r_reg[26]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface9_bank_bus_dat_r_reg[27]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface9_bank_bus_dat_r_reg[28]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface9_bank_bus_dat_r_reg[29]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface9_bank_bus_dat_r_reg[30]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface9_bank_bus_dat_r_reg[31]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface8_bank_bus_dat_r_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface8_bank_bus_dat_r_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface8_bank_bus_dat_r_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface8_bank_bus_dat_r_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface8_bank_bus_dat_r_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface8_bank_bus_dat_r_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface8_bank_bus_dat_r_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface8_bank_bus_dat_r_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface8_bank_bus_dat_r_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface8_bank_bus_dat_r_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface8_bank_bus_dat_r_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface8_bank_bus_dat_r_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface8_bank_bus_dat_r_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface8_bank_bus_dat_r_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface8_bank_bus_dat_r_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface8_bank_bus_dat_r_reg[16]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface8_bank_bus_dat_r_reg[17]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface8_bank_bus_dat_r_reg[18]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface8_bank_bus_dat_r_reg[19]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface8_bank_bus_dat_r_reg[20]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface8_bank_bus_dat_r_reg[21]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface8_bank_bus_dat_r_reg[22]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface8_bank_bus_dat_r_reg[23]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface8_bank_bus_dat_r_reg[24]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface8_bank_bus_dat_r_reg[25]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface8_bank_bus_dat_r_reg[26]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface8_bank_bus_dat_r_reg[27]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface8_bank_bus_dat_r_reg[28]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface8_bank_bus_dat_r_reg[29]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface8_bank_bus_dat_r_reg[30]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface8_bank_bus_dat_r_reg[31]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface7_bank_bus_dat_r_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface7_bank_bus_dat_r_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface7_bank_bus_dat_r_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface7_bank_bus_dat_r_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface7_bank_bus_dat_r_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface7_bank_bus_dat_r_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface7_bank_bus_dat_r_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface7_bank_bus_dat_r_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface7_bank_bus_dat_r_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface7_bank_bus_dat_r_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface7_bank_bus_dat_r_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface7_bank_bus_dat_r_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface7_bank_bus_dat_r_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface7_bank_bus_dat_r_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface7_bank_bus_dat_r_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface7_bank_bus_dat_r_reg[16]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface7_bank_bus_dat_r_reg[17]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface7_bank_bus_dat_r_reg[18]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface7_bank_bus_dat_r_reg[19]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface7_bank_bus_dat_r_reg[20]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface7_bank_bus_dat_r_reg[21]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface7_bank_bus_dat_r_reg[22]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface7_bank_bus_dat_r_reg[23]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface7_bank_bus_dat_r_reg[24]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface7_bank_bus_dat_r_reg[25]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface7_bank_bus_dat_r_reg[26]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface7_bank_bus_dat_r_reg[27]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface7_bank_bus_dat_r_reg[28]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface7_bank_bus_dat_r_reg[29]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface7_bank_bus_dat_r_reg[30]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface7_bank_bus_dat_r_reg[31]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface5_bank_bus_dat_r_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface5_bank_bus_dat_r_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface5_bank_bus_dat_r_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface5_bank_bus_dat_r_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface5_bank_bus_dat_r_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface5_bank_bus_dat_r_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface5_bank_bus_dat_r_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface5_bank_bus_dat_r_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface5_bank_bus_dat_r_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface5_bank_bus_dat_r_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface5_bank_bus_dat_r_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface5_bank_bus_dat_r_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface5_bank_bus_dat_r_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface5_bank_bus_dat_r_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface5_bank_bus_dat_r_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface5_bank_bus_dat_r_reg[16]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface5_bank_bus_dat_r_reg[17]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface5_bank_bus_dat_r_reg[18]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface5_bank_bus_dat_r_reg[19]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface5_bank_bus_dat_r_reg[20]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface5_bank_bus_dat_r_reg[21]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface5_bank_bus_dat_r_reg[22]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface5_bank_bus_dat_r_reg[23]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface5_bank_bus_dat_r_reg[24]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface5_bank_bus_dat_r_reg[25]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface5_bank_bus_dat_r_reg[26]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface5_bank_bus_dat_r_reg[27]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface5_bank_bus_dat_r_reg[28]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface5_bank_bus_dat_r_reg[29]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface5_bank_bus_dat_r_reg[30]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface5_bank_bus_dat_r_reg[31]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface4_bank_bus_dat_r_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface4_bank_bus_dat_r_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface4_bank_bus_dat_r_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface4_bank_bus_dat_r_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface4_bank_bus_dat_r_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface4_bank_bus_dat_r_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface4_bank_bus_dat_r_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface4_bank_bus_dat_r_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface4_bank_bus_dat_r_reg[16]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface4_bank_bus_dat_r_reg[17]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface4_bank_bus_dat_r_reg[18]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface4_bank_bus_dat_r_reg[19]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface4_bank_bus_dat_r_reg[20]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface4_bank_bus_dat_r_reg[21]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface4_bank_bus_dat_r_reg[22]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface4_bank_bus_dat_r_reg[23]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface4_bank_bus_dat_r_reg[24]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface4_bank_bus_dat_r_reg[25]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface4_bank_bus_dat_r_reg[26]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface4_bank_bus_dat_r_reg[27]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface4_bank_bus_dat_r_reg[28]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface4_bank_bus_dat_r_reg[29]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface4_bank_bus_dat_r_reg[30]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface4_bank_bus_dat_r_reg[31]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface2_bank_bus_dat_r_reg[1]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface2_bank_bus_dat_r_reg[2]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface2_bank_bus_dat_r_reg[3]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface2_bank_bus_dat_r_reg[4]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface2_bank_bus_dat_r_reg[5]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface2_bank_bus_dat_r_reg[6]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface2_bank_bus_dat_r_reg[7]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface2_bank_bus_dat_r_reg[8]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface2_bank_bus_dat_r_reg[9]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface2_bank_bus_dat_r_reg[10]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface2_bank_bus_dat_r_reg[11]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface2_bank_bus_dat_r_reg[12]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface2_bank_bus_dat_r_reg[13]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface2_bank_bus_dat_r_reg[14]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface2_bank_bus_dat_r_reg[15]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface2_bank_bus_dat_r_reg[16]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface2_bank_bus_dat_r_reg[17]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface2_bank_bus_dat_r_reg[18]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface2_bank_bus_dat_r_reg[19]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface2_bank_bus_dat_r_reg[20]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface2_bank_bus_dat_r_reg[21]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface2_bank_bus_dat_r_reg[22]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface2_bank_bus_dat_r_reg[23]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface2_bank_bus_dat_r_reg[24]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface2_bank_bus_dat_r_reg[25]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface2_bank_bus_dat_r_reg[26]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface2_bank_bus_dat_r_reg[27]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface2_bank_bus_dat_r_reg[28]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface2_bank_bus_dat_r_reg[29]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface2_bank_bus_dat_r_reg[30]' is a constant and will be removed. (OPT-1206)
Information: The register 'chip_core/soc/core/interface2_bank_bus_dat_r_reg[31]' is a constant and will be removed. (OPT-1206)
[SCL] 12/16/2025 11:03:44 Checking status for feature DC-Expert
[SCL] 12/16/2025 11:03:44 PID:5259 Client:nanodc.iitgn.ac.in Server:27020@c2s.cdacb.in Checkout succeeded DC-Expert 2022.03
    0:00:20  508025.9      0.00       0.0  963677.4                          
    0:00:20  508025.9      0.00       0.0  963677.4                          


  Beginning Design Rule Fixing  (max_transition)  (max_fanout)  (max_capacitance)
  ----------------------------

                                  TOTAL                                      
   ELAPSED            WORST NEG   SETUP    DESIGN                            
    TIME      AREA      SLACK     COST    RULE COST         ENDPOINT         
  --------- --------- --------- --------- --------- -------------------------
    0:00:20  508025.9      0.00       0.0  963677.4                          
    0:00:20  510211.6      0.00       0.0   56283.2 chip_core/soc/core/n575  
    0:00:20  510863.9      0.00       0.0   40746.6 chip_core/soc/core/n74   
    0:00:20  511390.8      0.00       0.0   27325.7 chip_core/soc/core/n918  
    0:00:20  511999.2      0.00       0.0   17598.7 chip_core/pll/N0         
    0:00:20  512372.5      0.00       0.0    8836.4 chip_core/housekeeping/wb_clk_i
    0:00:20  512497.9      0.00       0.0    5787.4 chip_core/soc/core/sla_6810/SH[2]
    0:00:21  512548.1      0.00       0.0    4833.2 chip_core/soc/core/n826  
    0:00:21  512532.5      0.00       0.0    4177.8 chip_core/soc/core/n1210 
    0:00:21  512469.7      0.00       0.0    3801.9 chip_core/soc/core/n816  
    0:00:21  512466.6      0.00       0.0    3447.4 chip_core/soc/core/n1767 
    0:00:21  512466.6      0.00       0.0    3141.0 chip_core/soc/core/n809  
    0:00:21  512463.5      0.00       0.0    1714.0 chip_core/soc/core/n591  
    0:00:21  512846.1      0.00       0.0    1480.6 chip_core/housekeeping/net105836
    0:00:21  513598.7      0.00       0.0    1304.0 chip_core/housekeeping/net105812
    0:00:21  513928.0      0.00       0.0    1132.7 chip_core/housekeeping/net106157
    0:00:21  513928.0      0.00       0.0     972.9 chip_core/housekeeping/net105837
    0:00:21  513928.0      0.00       0.0     795.9 chip_core/housekeeping/net105807
    0:00:21  513928.0      0.00       0.0     619.0 chip_core/housekeeping/net106124
    0:00:21  513928.0      0.00       0.0     444.6 chip_core/soc/core/n1111 
    0:00:21  513928.0      0.00       0.0     278.6 chip_core/housekeeping/net106168
    0:00:22  513928.0      0.00       0.0     129.6 chip_core/housekeeping/net106132
    0:00:22  513912.4      0.00       0.0      27.2 chip_core/housekeeping/net104357
    0:00:22  510851.4      0.00       0.0       0.0                          
Loading db file '/home/Synopsys/pdk/SCL_PDK_3/SCLPDK_V3.0_KIT/scl180/iopad/cio250/4M1L/liberty/tsl18cio250_min.db'
Loading db file '/home/Synopsys/pdk/SCL_PDK_3/SCLPDK_V3.0_KIT/scl180/stdcell/fs120/4M1IL/liberty/lib_flow_ff/tsl18fs120_scl_ff.db'


Note: Symbol # after min delay cost means estimated hold TNS across all active scenarios 


  Optimization Complete
  ---------------------
[SCL] 12/16/2025 11:03:47 PID:5259 Client:nanodc.iitgn.ac.in checkin electromigration_drc 
1
# ------------------------------------------------------------
# Write outputs
# ------------------------------------------------------------
write -format verilog -hierarchy -output "$out_dir/vsdcaravel_synthesis.v"
Information: Building the design 'pc3d01_wrapper'. (HDL-193)
Error:  Source file for 'pc3d01_wrapper' was not analyzed by this release of the compiler; re-analyze it. (ELAB-343)
*** Presto compilation terminated with 1 errors. ***
Information: Building the design 'pc3b03ed_wrapper'. (HDL-193)
Error:  Source file for 'pc3b03ed_wrapper' was not analyzed by this release of the compiler; re-analyze it. (ELAB-343)
*** Presto compilation terminated with 1 errors. ***
Information: Building the design 'pt3b02_wrapper'. (HDL-193)
Error:  Source file for 'pt3b02_wrapper' was not analyzed by this release of the compiler; re-analyze it. (ELAB-343)
*** Presto compilation terminated with 1 errors. ***
Information: Building the design 'VexRiscv'. (HDL-193)
Warning:  File /home/rbalajis/vsd_task/vsdRiscvScl180/synthesis/work_folder/VexRiscv-verilog.pvl not found, or does not contain a usable description of VexRiscv. (ELAB-320)
Presto compilation completed successfully.
Warning: Unable to resolve reference 'pc3d01_wrapper' in 'chip_io'. (LINK-5)
Warning: Unable to resolve reference 'pc3b03ed_wrapper' in 'chip_io'. (LINK-5)
Warning: Unable to resolve reference 'pt3b02_wrapper' in 'chip_io'. (LINK-5)
Warning: Unable to resolve reference 'pc3b03ed_wrapper' in 'mprj_io'. (LINK-5)
Warning: Unable to resolve reference 'VexRiscv' in 'mgmt_core'. (LINK-5)
Writing verilog file '/home/rbalajis/vsd_task/vsdRiscvScl180/synthesis/output/vsdcaravel_synthesis.v'.
Warning: Verilog 'assign' or 'tran' statements are written out. (VO-4)
Warning: Verilog writer has added 2 nets to module mgmt_core_wrapper using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 12 nets to module housekeeping using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
Warning: Verilog writer has added 35 nets to module caravel_core using SYNOPSYS_UNCONNECTED_ as prefix.  Please use the change_names command to make the correct changes before invoking the verilog writer.  (VO-11)
1
write -format ddc     -hierarchy -output "$out_dir/vsdcaravel_synthesis.ddc"
Warning: Design 'vsdcaravel' has '5' unresolved references. For more detailed information, use the "link" command. (UID-341)
Writing ddc file '/home/rbalajis/vsd_task/vsdRiscvScl180/synthesis/output/vsdcaravel_synthesis.ddc'.
1
write_sdc "$out_dir/vsdcaravel_synthesis.sdc"
Warning: Design 'vsdcaravel' has '5' unresolved references. For more detailed information, use the "link" command. (UID-341)
1
# ------------------------------------------------------------
# Reports
# ------------------------------------------------------------
report_area       > "$rpt_dir/area.rpt"
report_power      > "$rpt_dir/power.rpt"
report_timing     > "$rpt_dir/timing.rpt"
report_qor        > "$rpt_dir/qor.rpt"
report_constraint -all_violators > "$rpt_dir/constraints.rpt"
# ------------------------------------------------------------
# End
# ------------------------------------------------------------
dc_shell> 