\hypertarget{struct__hw__enet__iaur_1_1__hw__enet__iaur__bitfields}{}\section{\+\_\+hw\+\_\+enet\+\_\+iaur\+:\+:\+\_\+hw\+\_\+enet\+\_\+iaur\+\_\+bitfields Struct Reference}
\label{struct__hw__enet__iaur_1_1__hw__enet__iaur__bitfields}\index{\+\_\+hw\+\_\+enet\+\_\+iaur\+::\+\_\+hw\+\_\+enet\+\_\+iaur\+\_\+bitfields@{\+\_\+hw\+\_\+enet\+\_\+iaur\+::\+\_\+hw\+\_\+enet\+\_\+iaur\+\_\+bitfields}}
\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t \hyperlink{struct__hw__enet__iaur_1_1__hw__enet__iaur__bitfields_a51774e0cd6f9edc3a9c76c4e46ecec21}{I\+A\+D\+D\+R1}\+: 32
\end{DoxyCompactItemize}


\subsection{Member Data Documentation}
\index{\+\_\+hw\+\_\+enet\+\_\+iaur\+::\+\_\+hw\+\_\+enet\+\_\+iaur\+\_\+bitfields@{\+\_\+hw\+\_\+enet\+\_\+iaur\+::\+\_\+hw\+\_\+enet\+\_\+iaur\+\_\+bitfields}!I\+A\+D\+D\+R1@{I\+A\+D\+D\+R1}}
\index{I\+A\+D\+D\+R1@{I\+A\+D\+D\+R1}!\+\_\+hw\+\_\+enet\+\_\+iaur\+::\+\_\+hw\+\_\+enet\+\_\+iaur\+\_\+bitfields@{\+\_\+hw\+\_\+enet\+\_\+iaur\+::\+\_\+hw\+\_\+enet\+\_\+iaur\+\_\+bitfields}}
\subsubsection[{\texorpdfstring{I\+A\+D\+D\+R1}{IADDR1}}]{\setlength{\rightskip}{0pt plus 5cm}uint32\+\_\+t \+\_\+hw\+\_\+enet\+\_\+iaur\+::\+\_\+hw\+\_\+enet\+\_\+iaur\+\_\+bitfields\+::\+I\+A\+D\+D\+R1}\hypertarget{struct__hw__enet__iaur_1_1__hw__enet__iaur__bitfields_a51774e0cd6f9edc3a9c76c4e46ecec21}{}\label{struct__hw__enet__iaur_1_1__hw__enet__iaur__bitfields_a51774e0cd6f9edc3a9c76c4e46ecec21}
\mbox{[}31\+:0\mbox{]} 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
/home/erik/proj/piranha/code/piranha-\/ptc/src/receiver/mbed/\+T\+A\+R\+G\+E\+T\+\_\+\+K64\+F/\+T\+A\+R\+G\+E\+T\+\_\+\+Freescale/\+T\+A\+R\+G\+E\+T\+\_\+\+K\+P\+S\+D\+K\+\_\+\+M\+C\+U\+S/\+T\+A\+R\+G\+E\+T\+\_\+\+M\+C\+U\+\_\+\+K64\+F/device/device/\+M\+K64\+F12/M\+K64\+F12\+\_\+enet.\+h\end{DoxyCompactItemize}
