#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2009.vpi";
S_000001b2a52b8810 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_000001b2a5295000 .scope package, "Axi_Bridge_fsm" "Axi_Bridge_fsm" 3 1;
 .timescale -9 -12;
enum000001b2a528fdb0 .enum4 (2)
   "bridge_IDLE" 2'b00,
   "bridge_READ" 2'b01,
   "bridge_WRITE" 2'b10,
   "bridge_WAIT" 2'b11
 ;
S_000001b2a52924b0 .scope module, "top_fft_tb" "top_fft_tb" 4 3;
 .timescale -9 -12;
P_000001b2a52b0af0 .param/l "DATA_WIDTH" 0 4 4, +C4<00000000000000000000000000100000>;
v000001b2a532b260_0 .var "MAC_nRADIX", 0 0;
v000001b2a532c700_0 .var "i_ARDATA", 15 0;
v000001b2a532b6c0_0 .var "i_ARVALID", 0 0;
v000001b2a532cc00_0 .var "i_AWREADY", 0 0;
v000001b2a532be40_0 .var "i_SAMPLES_NUMBER", 11 0;
v000001b2a532b3a0_0 .var "i_clk", 0 0;
v000001b2a532bd00_0 .var "i_rstn", 0 0;
v000001b2a532cd40_0 .net "o_ARBURST", 1 0, v000001b2a52fe860_0;  1 drivers
v000001b2a532b080_0 .net "o_ARREADY", 0 0, v000001b2a52feb80_0;  1 drivers
v000001b2a532b800_0 .net "o_AWBURST", 1 0, v000001b2a52fe900_0;  1 drivers
v000001b2a532ca20_0 .net "o_AWDATA", 31 0, v000001b2a52fe720_0;  1 drivers
v000001b2a532b440_0 .net "o_AWVALID", 0 0, v000001b2a52fd640_0;  1 drivers
E_000001b2a52afef0 .event negedge, v000001b2a52b4270_0;
S_000001b2a526d520 .scope module, "dut" "top_fft" 4 23, 5 14 0, S_000001b2a52924b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "RDATA";
    .port_info 1 /INPUT 1 "RVALID";
    .port_info 2 /OUTPUT 1 "RREADY";
    .port_info 3 /OUTPUT 2 "RBURST";
    .port_info 4 /OUTPUT 32 "WDATA";
    .port_info 5 /OUTPUT 1 "WVALID";
    .port_info 6 /INPUT 1 "WREADY";
    .port_info 7 /OUTPUT 2 "WBURST";
    .port_info 8 /INPUT 12 "SAMP_NUMBER";
    .port_info 9 /INPUT 1 "clk";
    .port_info 10 /INPUT 1 "MAC_nRADIX";
    .port_info 11 /INPUT 1 "n_Reset";
P_000001b2a52b03f0 .param/l "N" 0 5 14, +C4<00000000000000000000000000000010>;
L_000001b2a52b8ea0 .functor AND 1, v000001b2a52fb590_0, v000001b2a52fbbd0_0, C4<1>, C4<1>;
v000001b2a52fec20_0 .net "ACUMULATION_INPUT", 31 0, L_000001b2a532ba80;  1 drivers
v000001b2a52fd6e0_0 .net "CACHE_DATA_IN", 15 0, v000001b2a52fc5d0_0;  1 drivers
v000001b2a52fe040_0 .net "CACHE_DATA_OUT", 15 0, v000001b2a52b4a90_0;  1 drivers
v000001b2a52fe400_0 .net "CALC_END", 0 0, v000001b2a52fc490_0;  1 drivers
v000001b2a52fce20_0 .net "DATA_FROM_RAM", 31 0, v000001b2a52fbc70_0;  1 drivers
v000001b2a52fdd20_0 .net "LOADED_DATA", 0 0, v000001b2a52fd320_0;  1 drivers
v000001b2a52fd8c0_0 .net "MAC_nRADIX", 0 0, v000001b2a532b260_0;  1 drivers
v000001b2a52fd960_0 .net "MUL_IMAG_RESULT", 31 0, v000001b2a52faff0_0;  1 drivers
v000001b2a52fe540_0 .net "MUL_REAL_RESULT", 31 0, v000001b2a52fb3b0_0;  1 drivers
v000001b2a52fe5e0_0 .net "N_INDEX", 11 0, v000001b2a52fccb0_0;  1 drivers
v000001b2a52fda00_0 .net "RAM_in_axi", 15 0, v000001b2a52fdbe0_0;  1 drivers
v000001b2a52fdaa0_0 .net "RBURST", 1 0, v000001b2a52fe860_0;  alias, 1 drivers
v000001b2a52fdb40_0 .net "RDATA", 15 0, v000001b2a532c700_0;  1 drivers
v000001b2a52fdc80_0 .net "READ_ram", 0 0, v000001b2a52fcec0_0;  1 drivers
v000001b2a52fddc0_0 .net "RREADY", 0 0, v000001b2a52feb80_0;  alias, 1 drivers
v000001b2a52fe180_0 .net "RVALID", 0 0, v000001b2a532b6c0_0;  1 drivers
v000001b2a52fde60_0 .net "SAMPLE_INDEX_ram", 11 0, v000001b2a52fcf60_0;  1 drivers
v000001b2a52fe0e0_0 .net "SAMP_NUMBER", 11 0, v000001b2a532be40_0;  1 drivers
v000001b2a52fe220_0 .net "SEND_ADDR", 11 0, v000001b2a52fbef0_0;  1 drivers
v000001b2a532bda0_0 .net "SEND_DATA", 31 0, v000001b2a52b48b0_0;  1 drivers
v000001b2a532c020_0 .net "TW_VAL_IMAG", 15 0, L_000001b2a532cca0;  1 drivers
v000001b2a532c0c0_0 .net "TW_VAL_REAL", 15 0, L_000001b2a532bb20;  1 drivers
v000001b2a532b4e0_0 .net "WBURST", 1 0, v000001b2a52fe900_0;  alias, 1 drivers
v000001b2a532b300_0 .net "WDATA", 31 0, v000001b2a52fe720_0;  alias, 1 drivers
v000001b2a532bbc0_0 .net "WREADY", 0 0, v000001b2a532cc00_0;  1 drivers
v000001b2a532b760_0 .net "WRITE_ram", 0 0, v000001b2a52fe360_0;  1 drivers
v000001b2a532c520_0 .net "WVALID", 0 0, v000001b2a52fd640_0;  alias, 1 drivers
v000001b2a532c8e0_0 .net "clk", 0 0, v000001b2a532b3a0_0;  1 drivers
v000001b2a532cac0_0 .net "counter_k_en", 0 0, v000001b2a52fb590_0;  1 drivers
v000001b2a532c980_0 .net "counter_n_en", 0 0, v000001b2a52fbe50_0;  1 drivers
v000001b2a532b940_0 .net "counter_n_ovf", 0 0, v000001b2a52fbbd0_0;  1 drivers
v000001b2a532b580_0 .net "device_clear", 0 0, v000001b2a52fb310_0;  1 drivers
v000001b2a532c5c0_0 .net "fsm_state", 1 0, L_000001b2a52b8f80;  1 drivers
v000001b2a532c160_0 .net "l_nComp", 0 0, v000001b2a52fb630_0;  1 drivers
v000001b2a532cb60_0 .net "n_Reset", 0 0, v000001b2a532bd00_0;  1 drivers
v000001b2a532b620_0 .net "ram_to_cache", 0 0, v000001b2a52fc7b0_0;  1 drivers
L_000001b2a532ba80 .concat8 [ 16 16 0 0], L_000001b2a532b9e0, L_000001b2a532b8a0;
L_000001b2a532bb20 .part v000001b2a52fdf00_0, 16, 16;
L_000001b2a532cca0 .part v000001b2a52fdf00_0, 0, 16;
S_000001b2a526d6b0 .scope module, "acumulation" "Accumulation_unit" 5 119, 6 4 0, S_000001b2a526d520;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "val_a";
    .port_info 1 /OUTPUT 32 "val_out";
    .port_info 2 /INPUT 1 "clk";
    .port_info 3 /INPUT 1 "ce";
    .port_info 4 /INPUT 1 "nrst";
v000001b2a52b4130_0 .var "accumulated_val_imag", 15 0;
v000001b2a52b44f0_0 .var "accumulated_val_real", 15 0;
v000001b2a52b4db0_0 .net "ce", 0 0, v000001b2a52fb590_0;  alias, 1 drivers
v000001b2a52b4270_0 .net "clk", 0 0, v000001b2a532b3a0_0;  alias, 1 drivers
v000001b2a52b4770_0 .net "nrst", 0 0, v000001b2a52fb310_0;  alias, 1 drivers
v000001b2a52b41d0_0 .net "val_a", 31 0, L_000001b2a532ba80;  alias, 1 drivers
v000001b2a52b48b0_0 .var "val_out", 31 0;
E_000001b2a52b0630 .event anyedge, v000001b2a52b44f0_0, v000001b2a52b4130_0;
E_000001b2a52b1030 .event posedge, v000001b2a52b4270_0;
S_000001b2a5275620 .scope module, "c_mem" "Cache_memory" 5 88, 7 30 0, S_000001b2a526d520;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "data_in";
    .port_info 1 /INPUT 12 "write_adr";
    .port_info 2 /INPUT 12 "read_adr";
    .port_info 3 /OUTPUT 16 "read_data";
    .port_info 4 /INPUT 1 "clk";
    .port_info 5 /INPUT 1 "write";
v000001b2a52b4810 .array "MEM", 4095 0, 15 0;
v000001b2a52b4950_0 .net "clk", 0 0, v000001b2a532b3a0_0;  alias, 1 drivers
v000001b2a52b4bd0_0 .net "data_in", 15 0, v000001b2a52fc5d0_0;  alias, 1 drivers
v000001b2a52b49f0_0 .net "read_adr", 11 0, v000001b2a52fccb0_0;  alias, 1 drivers
v000001b2a52b4a90_0 .var "read_data", 15 0;
v000001b2a52b4b30_0 .net "shifted_write_adr", 11 0, v000001b2a52b46d0_0;  1 drivers
v000001b2a52b4c70_0 .net "write", 0 0, v000001b2a52fc7b0_0;  alias, 1 drivers
v000001b2a52b4d10_0 .net "write_adr", 11 0, v000001b2a52fccb0_0;  alias, 1 drivers
S_000001b2a52757b0 .scope module, "d1" "d_flip_flop" 7 43, 7 59 0, S_000001b2a5275620;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 12 "d";
    .port_info 2 /OUTPUT 12 "q";
v000001b2a52b4590_0 .net "clk", 0 0, v000001b2a532b3a0_0;  alias, 1 drivers
v000001b2a52b4630_0 .net "d", 11 0, v000001b2a52fccb0_0;  alias, 1 drivers
v000001b2a52b46d0_0 .var "q", 11 0;
S_000001b2a5266b00 .scope module, "finit_state" "fsm" 5 145, 8 1 0, S_000001b2a526d520;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "ce";
    .port_info 2 /INPUT 1 "nrst";
    .port_info 3 /INPUT 12 "sample_num";
    .port_info 4 /INPUT 1 "data_loaded";
    .port_info 5 /INPUT 1 "calc_end";
    .port_info 6 /INPUT 1 "data_to_cache_loaded";
    .port_info 7 /OUTPUT 1 "load_nCompute";
    .port_info 8 /OUTPUT 1 "count_n_en";
    .port_info 9 /OUTPUT 1 "count_k_en";
    .port_info 10 /OUTPUT 1 "load_to_cache";
    .port_info 11 /OUTPUT 1 "clear";
    .port_info 12 /OUTPUT 2 "state";
P_000001b2a530bda0 .param/l "CLEAR" 1 8 24, C4<10>;
P_000001b2a530bdd8 .param/l "COMPUTE" 1 8 25, C4<11>;
P_000001b2a530be10 .param/l "IDLE" 1 8 22, C4<00>;
P_000001b2a530be48 .param/l "LOAD_TO_CACHE" 1 8 23, C4<01>;
L_000001b2a52b8f80 .functor BUFZ 2, v000001b2a52fb770_0, C4<00>, C4<00>, C4<00>;
v000001b2a52b4e50_0 .net "calc_end", 0 0, v000001b2a52fc490_0;  alias, 1 drivers
v000001b2a52fb270_0 .net "ce", 0 0, v000001b2a532b260_0;  alias, 1 drivers
v000001b2a52fb310_0 .var "clear", 0 0;
v000001b2a52fb130_0 .net "clk", 0 0, v000001b2a532b3a0_0;  alias, 1 drivers
v000001b2a52fb590_0 .var "count_k_en", 0 0;
v000001b2a52fbe50_0 .var "count_n_en", 0 0;
v000001b2a52fc3f0_0 .net "data_loaded", 0 0, v000001b2a52fd320_0;  alias, 1 drivers
v000001b2a52fb6d0_0 .net "data_to_cache_loaded", 0 0, v000001b2a52fbbd0_0;  alias, 1 drivers
v000001b2a52fb630_0 .var "load_nCompute", 0 0;
v000001b2a52fc7b0_0 .var "load_to_cache", 0 0;
v000001b2a52fc530_0 .net "nrst", 0 0, v000001b2a532bd00_0;  alias, 1 drivers
v000001b2a52fc710_0 .net "sample_num", 11 0, v000001b2a532be40_0;  alias, 1 drivers
v000001b2a52fc2b0_0 .net "state", 1 0, L_000001b2a52b8f80;  alias, 1 drivers
v000001b2a52fb770_0 .var "states", 1 0;
S_000001b2a5266c90 .scope module, "k_counter" "counter" 5 136, 9 1 0, S_000001b2a526d520;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "ce";
    .port_info 2 /INPUT 1 "nrst";
    .port_info 3 /INPUT 12 "max_val";
    .port_info 4 /OUTPUT 12 "o_data";
    .port_info 5 /OUTPUT 1 "over";
v000001b2a52fc850_0 .net "ce", 0 0, L_000001b2a52b8ea0;  1 drivers
v000001b2a52fc350_0 .net "clk", 0 0, v000001b2a532b3a0_0;  alias, 1 drivers
v000001b2a52fc8f0_0 .var "coun_val", 11 0;
v000001b2a52fc990_0 .net "max_val", 11 0, v000001b2a532be40_0;  alias, 1 drivers
v000001b2a52fca30_0 .net "nrst", 0 0, v000001b2a52fb310_0;  alias, 1 drivers
v000001b2a52fbef0_0 .var "o_data", 11 0;
v000001b2a52fc490_0 .var "over", 0 0;
E_000001b2a52b15f0 .event anyedge, v000001b2a52fc8f0_0;
S_000001b2a5274910 .scope module, "mul_imag" "MUL_UNIT" 5 103, 10 4 0, S_000001b2a526d520;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "a_val";
    .port_info 1 /INPUT 16 "b_val";
    .port_info 2 /OUTPUT 32 "result";
v000001b2a52fb090_0 .net "a_val", 15 0, v000001b2a52b4a90_0;  alias, 1 drivers
v000001b2a52fcad0_0 .net "b_val", 15 0, L_000001b2a532cca0;  alias, 1 drivers
v000001b2a52faff0_0 .var "result", 31 0;
E_000001b2a52b1d30 .event anyedge, v000001b2a52b4a90_0, v000001b2a52fcad0_0;
S_000001b2a5274aa0 .scope module, "mul_real" "MUL_UNIT" 5 97, 10 4 0, S_000001b2a526d520;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "a_val";
    .port_info 1 /INPUT 16 "b_val";
    .port_info 2 /OUTPUT 32 "result";
v000001b2a52fcb70_0 .net "a_val", 15 0, v000001b2a52b4a90_0;  alias, 1 drivers
v000001b2a52faf50_0 .net "b_val", 15 0, L_000001b2a532bb20;  alias, 1 drivers
v000001b2a52fb3b0_0 .var "result", 31 0;
E_000001b2a52b19f0 .event anyedge, v000001b2a52b4a90_0, v000001b2a52faf50_0;
S_000001b2a525dc90 .scope module, "n_counter" "counter" 5 127, 9 1 0, S_000001b2a526d520;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "ce";
    .port_info 2 /INPUT 1 "nrst";
    .port_info 3 /INPUT 12 "max_val";
    .port_info 4 /OUTPUT 12 "o_data";
    .port_info 5 /OUTPUT 1 "over";
v000001b2a52fba90_0 .net "ce", 0 0, v000001b2a52fbe50_0;  alias, 1 drivers
v000001b2a52fbb30_0 .net "clk", 0 0, v000001b2a532b3a0_0;  alias, 1 drivers
v000001b2a52fb950_0 .var "coun_val", 11 0;
v000001b2a52fb450_0 .net "max_val", 11 0, v000001b2a532be40_0;  alias, 1 drivers
v000001b2a52fcc10_0 .net "nrst", 0 0, v000001b2a52fb310_0;  alias, 1 drivers
v000001b2a52fccb0_0 .var "o_data", 11 0;
v000001b2a52fbbd0_0 .var "over", 0 0;
E_000001b2a52b17b0 .event anyedge, v000001b2a52fb950_0;
S_000001b2a525de20 .scope module, "ram1" "RAM" 5 71, 11 3 0, S_000001b2a526d520;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "axi_data_in";
    .port_info 1 /INPUT 12 "axi_adr_in";
    .port_info 2 /INPUT 1 "axi_write";
    .port_info 3 /INPUT 1 "axi_read";
    .port_info 4 /OUTPUT 32 "axi_data_out";
    .port_info 5 /INPUT 32 "SEND_DATA";
    .port_info 6 /INPUT 12 "SEND_ADDR";
    .port_info 7 /INPUT 12 "READ_ADDRESS";
    .port_info 8 /OUTPUT 16 "READ_DATA";
    .port_info 9 /INPUT 1 "write_to_cache";
    .port_info 10 /INPUT 1 "mode";
    .port_info 11 /INPUT 1 "clk";
v000001b2a52fb4f0 .array "MEM", 4095 0, 31 0;
v000001b2a52fc670_0 .net "READ_ADDRESS", 11 0, v000001b2a52fccb0_0;  alias, 1 drivers
v000001b2a52fc5d0_0 .var "READ_DATA", 15 0;
v000001b2a52fb810_0 .net "SEND_ADDR", 11 0, v000001b2a52fbef0_0;  alias, 1 drivers
v000001b2a52fb8b0_0 .net "SEND_DATA", 31 0, v000001b2a52b48b0_0;  alias, 1 drivers
v000001b2a52fae10_0 .net "axi_adr_in", 11 0, v000001b2a52fcf60_0;  alias, 1 drivers
v000001b2a52fb9f0_0 .net "axi_data_in", 15 0, v000001b2a52fdbe0_0;  alias, 1 drivers
v000001b2a52fbc70_0 .var "axi_data_out", 31 0;
v000001b2a52faeb0_0 .net "axi_read", 0 0, v000001b2a52fcec0_0;  alias, 1 drivers
v000001b2a52fbd10_0 .net "axi_write", 0 0, v000001b2a52fe360_0;  alias, 1 drivers
v000001b2a52fbdb0_0 .net "clk", 0 0, v000001b2a532b3a0_0;  alias, 1 drivers
v000001b2a52fbf90_0 .net "mode", 0 0, v000001b2a52fb630_0;  alias, 1 drivers
v000001b2a52fb1d0_0 .net "write_to_cache", 0 0, v000001b2a52fc7b0_0;  alias, 1 drivers
S_000001b2a52484e0 .scope module, "round_imag" "Rounding_unit" 5 114, 12 3 0, S_000001b2a526d520;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "val_in";
    .port_info 1 /OUTPUT 16 "val_out";
v000001b2a52fc030_0 .net "val_in", 31 0, v000001b2a52faff0_0;  alias, 1 drivers
v000001b2a52fc0d0_0 .net "val_out", 15 0, L_000001b2a532b9e0;  1 drivers
L_000001b2a532b9e0 .part v000001b2a52faff0_0, 16, 16;
S_000001b2a5248670 .scope module, "round_real" "Rounding_unit" 5 109, 12 3 0, S_000001b2a526d520;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "val_in";
    .port_info 1 /OUTPUT 16 "val_out";
v000001b2a52fc170_0 .net "val_in", 31 0, v000001b2a52fb3b0_0;  alias, 1 drivers
v000001b2a52fc210_0 .net "val_out", 15 0, L_000001b2a532b8a0;  1 drivers
L_000001b2a532b8a0 .part v000001b2a52fb3b0_0, 16, 16;
S_000001b2a5247260 .scope module, "slave" "Axi_Bridge" 5 62, 13 3 0, S_000001b2a526d520;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i_clk";
    .port_info 1 /INPUT 1 "i_rstn";
    .port_info 2 /INPUT 16 "i_ARDATA";
    .port_info 3 /INPUT 32 "i_DATA_FROM_RAM";
    .port_info 4 /INPUT 1 "i_ARVALID";
    .port_info 5 /INPUT 1 "i_AWREADY";
    .port_info 6 /INPUT 1 "i_CALC_END";
    .port_info 7 /INPUT 12 "i_SAMPLES_NUMBER";
    .port_info 8 /OUTPUT 1 "o_ARREADY";
    .port_info 9 /OUTPUT 1 "o_AWVALID";
    .port_info 10 /OUTPUT 1 "o_DATA_LOADED";
    .port_info 11 /OUTPUT 32 "o_AWDATA";
    .port_info 12 /OUTPUT 16 "o_SAMPLE_ram";
    .port_info 13 /OUTPUT 2 "o_AWBURST";
    .port_info 14 /OUTPUT 2 "o_ARBURST";
    .port_info 15 /OUTPUT 12 "o_SAMPLE_INDEX_ram";
    .port_info 16 /OUTPUT 1 "o_WRITE_ram";
    .port_info 17 /OUTPUT 1 "o_READ_ram";
P_000001b2a52b0d70 .param/l "DATA_WIDTH" 0 13 4, +C4<00000000000000000000000000100000>;
v000001b2a52fd280_0 .var/2u "cnt_clr", 0 0;
v000001b2a52fd820_0 .var/2u "cnt_en", 0 0;
v000001b2a52fd1e0_0 .net "i_ARDATA", 15 0, v000001b2a532c700_0;  alias, 1 drivers
v000001b2a52fd3c0_0 .net "i_ARVALID", 0 0, v000001b2a532b6c0_0;  alias, 1 drivers
v000001b2a52fecc0_0 .net "i_AWREADY", 0 0, v000001b2a532cc00_0;  alias, 1 drivers
v000001b2a52fd0a0_0 .net "i_CALC_END", 0 0, v000001b2a52fc490_0;  alias, 1 drivers
v000001b2a52fd460_0 .net "i_DATA_FROM_RAM", 31 0, v000001b2a52fbc70_0;  alias, 1 drivers
v000001b2a52fd780_0 .net "i_SAMPLES_NUMBER", 11 0, v000001b2a532be40_0;  alias, 1 drivers
v000001b2a52fd140_0 .net "i_clk", 0 0, v000001b2a532b3a0_0;  alias, 1 drivers
v000001b2a52fd500_0 .net "i_rstn", 0 0, v000001b2a532bd00_0;  alias, 1 drivers
v000001b2a52fe680_0 .var "index_cnt", 11 0;
v000001b2a52fe2c0_0 .var "next_state", 1 0;
v000001b2a52fe860_0 .var "o_ARBURST", 1 0;
v000001b2a52feb80_0 .var "o_ARREADY", 0 0;
v000001b2a52fe900_0 .var "o_AWBURST", 1 0;
v000001b2a52fe720_0 .var "o_AWDATA", 31 0;
v000001b2a52fd640_0 .var "o_AWVALID", 0 0;
v000001b2a52fd320_0 .var "o_DATA_LOADED", 0 0;
v000001b2a52fcec0_0 .var "o_READ_ram", 0 0;
v000001b2a52fcf60_0 .var "o_SAMPLE_INDEX_ram", 11 0;
v000001b2a52fdbe0_0 .var "o_SAMPLE_ram", 15 0;
v000001b2a52fe360_0 .var "o_WRITE_ram", 0 0;
v000001b2a52fe7c0_0 .var "state", 1 0;
E_000001b2a52b1a30/0 .event anyedge, v000001b2a52fe7c0_0, v000001b2a52fd3c0_0, v000001b2a52fe680_0, v000001b2a52fd1e0_0;
E_000001b2a52b1a30/1 .event anyedge, v000001b2a52fc710_0, v000001b2a52b4e50_0, v000001b2a52fecc0_0, v000001b2a52fbc70_0;
E_000001b2a52b1a30 .event/or E_000001b2a52b1a30/0, E_000001b2a52b1a30/1;
E_000001b2a52b1770/0 .event negedge, v000001b2a52fc530_0;
E_000001b2a52b1770/1 .event posedge, v000001b2a52b4270_0;
E_000001b2a52b1770 .event/or E_000001b2a52b1770/0, E_000001b2a52b1770/1;
S_000001b2a52fede0 .scope begin, "p_fsm_comb" "p_fsm_comb" 13 42, 13 42 0, S_000001b2a5247260;
 .timescale -9 -12;
S_000001b2a532a6b0 .scope begin, "p_fsm_sync" "p_fsm_sync" 13 26, 13 26 0, S_000001b2a5247260;
 .timescale -9 -12;
S_000001b2a532ae80 .scope module, "tw_gen" "twiddle_rom" 5 164, 14 2 0, S_000001b2a526d520;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 12 "N";
    .port_info 2 /INPUT 12 "k_index";
    .port_info 3 /INPUT 12 "n_index";
    .port_info 4 /OUTPUT 32 "data";
P_000001b2a528da90 .param/l "DEPTH" 0 14 2, +C4<00000000000000000001000000000000>;
P_000001b2a528dac8 .param/l "WIDTH" 0 14 2, +C4<00000000000000000000000000100000>;
v000001b2a52fd000_0 .net "N", 11 0, v000001b2a532be40_0;  alias, 1 drivers
v000001b2a52fd5a0_0 .var "addr", 11 0;
v000001b2a52fe4a0_0 .net "clk", 0 0, v000001b2a532b3a0_0;  alias, 1 drivers
v000001b2a52fdf00_0 .var "data", 31 0;
v000001b2a52fea40_0 .net "k_index", 11 0, v000001b2a52fbef0_0;  alias, 1 drivers
v000001b2a52feae0_0 .net "n_index", 11 0, v000001b2a52fccb0_0;  alias, 1 drivers
v000001b2a52fdfa0 .array "rom", 4095 0, 31 0;
E_000001b2a52b1b70 .event anyedge, v000001b2a52fc710_0, v000001b2a52fbef0_0, v000001b2a52b4630_0;
    .scope S_000001b2a5247260;
T_0 ;
    %wait E_000001b2a52b1770;
    %fork t_1, S_000001b2a532a6b0;
    %jmp t_0;
    .scope S_000001b2a532a6b0;
t_1 ;
    %load/vec4 v000001b2a52fd500_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001b2a52fe7c0_0, 0;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v000001b2a52fe680_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001b2a52fe2c0_0;
    %assign/vec4 v000001b2a52fe7c0_0, 0;
    %load/vec4 v000001b2a52fd280_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v000001b2a52fe680_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v000001b2a52fd820_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v000001b2a52fe680_0;
    %addi 1, 0, 12;
    %assign/vec4 v000001b2a52fe680_0, 0;
T_0.4 ;
T_0.3 ;
T_0.1 ;
    %end;
    .scope S_000001b2a5247260;
t_0 %join;
    %jmp T_0;
    .thread T_0;
    .scope S_000001b2a5247260;
T_1 ;
Ewait_0 .event/or E_000001b2a52b1a30, E_0x0;
    %wait Ewait_0;
    %fork t_3, S_000001b2a52fede0;
    %jmp t_2;
    .scope S_000001b2a52fede0;
t_3 ;
    %pushi/vec4 0, 0, 5;
    %split/vec4 1;
    %store/vec4 v000001b2a52fd320_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001b2a52fcec0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001b2a52fe360_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001b2a52fd640_0, 0, 1;
    %store/vec4 v000001b2a52feb80_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %split/vec4 1;
    %store/vec4 v000001b2a52fd820_0, 0, 1;
    %store/vec4 v000001b2a52fd280_0, 0, 1;
    %pushi/vec4 4294967295, 4294967295, 32;
    %concati/vec4 4294967295, 4294967295, 32;
    %split/vec4 12;
    %store/vec4 v000001b2a52fcf60_0, 0, 12;
    %split/vec4 2;
    %store/vec4 v000001b2a52fe860_0, 0, 2;
    %split/vec4 2;
    %store/vec4 v000001b2a52fe900_0, 0, 2;
    %split/vec4 16;
    %store/vec4 v000001b2a52fdbe0_0, 0, 16;
    %store/vec4 v000001b2a52fe720_0, 0, 32;
    %load/vec4 v000001b2a52fe7c0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001b2a52fe2c0_0, 0, 2;
    %jmp T_1.5;
T_1.0 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b2a52feb80_0, 0, 1;
    %load/vec4 v000001b2a52fd3c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.6, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v000001b2a52fe2c0_0, 0, 2;
T_1.6 ;
    %jmp T_1.5;
T_1.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b2a52feb80_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b2a52fe360_0, 0, 1;
    %load/vec4 v000001b2a52fe680_0;
    %store/vec4 v000001b2a52fcf60_0, 0, 12;
    %load/vec4 v000001b2a52fd1e0_0;
    %store/vec4 v000001b2a52fdbe0_0, 0, 16;
    %load/vec4 v000001b2a52fe680_0;
    %pad/u 32;
    %load/vec4 v000001b2a52fd780_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %cmp/e;
    %jmp/0xz  T_1.8, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b2a52fd320_0, 0, 1;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v000001b2a52fe2c0_0, 0, 2;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b2a52fd280_0, 0, 1;
    %jmp T_1.9;
T_1.8 ;
    %load/vec4 v000001b2a52fd3c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.10, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b2a52fd820_0, 0, 1;
T_1.10 ;
T_1.9 ;
    %jmp T_1.5;
T_1.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b2a52fd640_0, 0, 1;
    %load/vec4 v000001b2a52fd0a0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_1.14, 9;
    %load/vec4 v000001b2a52fecc0_0;
    %and;
T_1.14;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.12, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v000001b2a52fe2c0_0, 0, 2;
T_1.12 ;
    %jmp T_1.5;
T_1.3 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b2a52fd640_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b2a52fcec0_0, 0, 1;
    %load/vec4 v000001b2a52fe680_0;
    %store/vec4 v000001b2a52fcf60_0, 0, 12;
    %load/vec4 v000001b2a52fd460_0;
    %store/vec4 v000001b2a52fe720_0, 0, 32;
    %load/vec4 v000001b2a52fe680_0;
    %pad/u 32;
    %load/vec4 v000001b2a52fd780_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %cmp/e;
    %jmp/0xz  T_1.15, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b2a52fd280_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v000001b2a52fe2c0_0, 0, 2;
    %jmp T_1.16;
T_1.15 ;
    %load/vec4 v000001b2a52fecc0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.17, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b2a52fd820_0, 0, 1;
T_1.17 ;
T_1.16 ;
    %jmp T_1.5;
T_1.5 ;
    %pop/vec4 1;
    %end;
    .scope S_000001b2a5247260;
t_2 %join;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_000001b2a525de20;
T_2 ;
    %wait E_000001b2a52b1030;
    %load/vec4 v000001b2a52fbf90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v000001b2a52fbd10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v000001b2a52fb9f0_0;
    %pad/u 32;
    %load/vec4 v000001b2a52fae10_0;
    %pad/u 14;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b2a52fb4f0, 0, 4;
    %jmp T_2.3;
T_2.2 ;
    %load/vec4 v000001b2a52faeb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.4, 8;
    %load/vec4 v000001b2a52fae10_0;
    %pad/u 14;
    %ix/vec4 4;
    %load/vec4a v000001b2a52fb4f0, 4;
    %assign/vec4 v000001b2a52fbc70_0, 0;
T_2.4 ;
T_2.3 ;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v000001b2a52fb1d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.6, 8;
    %load/vec4 v000001b2a52fc670_0;
    %pad/u 14;
    %ix/vec4 4;
    %load/vec4a v000001b2a52fb4f0, 4;
    %pad/u 16;
    %assign/vec4 v000001b2a52fc5d0_0, 0;
    %jmp T_2.7;
T_2.6 ;
    %load/vec4 v000001b2a52fb8b0_0;
    %load/vec4 v000001b2a52fb810_0;
    %pad/u 14;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b2a52fb4f0, 0, 4;
T_2.7 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000001b2a52757b0;
T_3 ;
    %wait E_000001b2a52b1030;
    %load/vec4 v000001b2a52b4630_0;
    %assign/vec4 v000001b2a52b46d0_0, 0;
    %jmp T_3;
    .thread T_3;
    .scope S_000001b2a5275620;
T_4 ;
    %pushi/vec4 0, 0, 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v000001b2a52b4810, 4, 0;
    %end;
    .thread T_4;
    .scope S_000001b2a5275620;
T_5 ;
    %wait E_000001b2a52b1030;
    %load/vec4 v000001b2a52b4c70_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %load/vec4 v000001b2a52b4bd0_0;
    %load/vec4 v000001b2a52b4b30_0;
    %pad/u 14;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001b2a52b4810, 0, 4;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v000001b2a52b49f0_0;
    %pad/u 14;
    %ix/vec4 4;
    %load/vec4a v000001b2a52b4810, 4;
    %assign/vec4 v000001b2a52b4a90_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_000001b2a5274aa0;
T_6 ;
Ewait_1 .event/or E_000001b2a52b19f0, E_0x0;
    %wait Ewait_1;
    %load/vec4 v000001b2a52fcb70_0;
    %pad/u 32;
    %load/vec4 v000001b2a52faf50_0;
    %pad/u 32;
    %mul;
    %store/vec4 v000001b2a52fb3b0_0, 0, 32;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000001b2a5274910;
T_7 ;
Ewait_2 .event/or E_000001b2a52b1d30, E_0x0;
    %wait Ewait_2;
    %load/vec4 v000001b2a52fb090_0;
    %pad/u 32;
    %load/vec4 v000001b2a52fcad0_0;
    %pad/u 32;
    %mul;
    %store/vec4 v000001b2a52faff0_0, 0, 32;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_000001b2a526d6b0;
T_8 ;
    %wait E_000001b2a52b1030;
    %load/vec4 v000001b2a52b4770_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001b2a52b44f0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001b2a52b4130_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v000001b2a52b4db0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v000001b2a52b44f0_0;
    %load/vec4 v000001b2a52b41d0_0;
    %parti/s 16, 16, 6;
    %add;
    %assign/vec4 v000001b2a52b44f0_0, 0;
    %load/vec4 v000001b2a52b4130_0;
    %load/vec4 v000001b2a52b41d0_0;
    %parti/s 16, 0, 2;
    %add;
    %assign/vec4 v000001b2a52b4130_0, 0;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_000001b2a526d6b0;
T_9 ;
Ewait_3 .event/or E_000001b2a52b0630, E_0x0;
    %wait Ewait_3;
    %load/vec4 v000001b2a52b44f0_0;
    %load/vec4 v000001b2a52b4130_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001b2a52b48b0_0, 0, 32;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_000001b2a525dc90;
T_10 ;
    %wait E_000001b2a52b1030;
    %load/vec4 v000001b2a52fcc10_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v000001b2a52fb950_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b2a52fbbd0_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v000001b2a52fba90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.2, 8;
    %load/vec4 v000001b2a52fb950_0;
    %pad/u 32;
    %load/vec4 v000001b2a52fb450_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %cmp/u;
    %jmp/0xz  T_10.4, 5;
    %load/vec4 v000001b2a52fb950_0;
    %addi 1, 0, 12;
    %assign/vec4 v000001b2a52fb950_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b2a52fbbd0_0, 0;
    %jmp T_10.5;
T_10.4 ;
    %load/vec4 v000001b2a52fb950_0;
    %pad/u 32;
    %load/vec4 v000001b2a52fb450_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %cmp/e;
    %jmp/0xz  T_10.6, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b2a52fbbd0_0, 0;
    %jmp T_10.7;
T_10.6 ;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v000001b2a52fb950_0, 0;
T_10.7 ;
T_10.5 ;
T_10.2 ;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_000001b2a525dc90;
T_11 ;
Ewait_4 .event/or E_000001b2a52b17b0, E_0x0;
    %wait Ewait_4;
    %load/vec4 v000001b2a52fb950_0;
    %store/vec4 v000001b2a52fccb0_0, 0, 12;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_000001b2a5266c90;
T_12 ;
    %wait E_000001b2a52b1030;
    %load/vec4 v000001b2a52fca30_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v000001b2a52fc8f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b2a52fc490_0, 0;
    %jmp T_12.1;
T_12.0 ;
    %load/vec4 v000001b2a52fc850_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.2, 8;
    %load/vec4 v000001b2a52fc8f0_0;
    %pad/u 32;
    %load/vec4 v000001b2a52fc990_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %cmp/u;
    %jmp/0xz  T_12.4, 5;
    %load/vec4 v000001b2a52fc8f0_0;
    %addi 1, 0, 12;
    %assign/vec4 v000001b2a52fc8f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b2a52fc490_0, 0;
    %jmp T_12.5;
T_12.4 ;
    %load/vec4 v000001b2a52fc8f0_0;
    %pad/u 32;
    %load/vec4 v000001b2a52fc990_0;
    %pad/u 32;
    %subi 1, 0, 32;
    %cmp/e;
    %jmp/0xz  T_12.6, 4;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b2a52fc490_0, 0;
    %jmp T_12.7;
T_12.6 ;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v000001b2a52fc8f0_0, 0;
T_12.7 ;
T_12.5 ;
T_12.2 ;
T_12.1 ;
    %jmp T_12;
    .thread T_12;
    .scope S_000001b2a5266c90;
T_13 ;
Ewait_5 .event/or E_000001b2a52b15f0, E_0x0;
    %wait Ewait_5;
    %load/vec4 v000001b2a52fc8f0_0;
    %store/vec4 v000001b2a52fbef0_0, 0, 12;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_000001b2a5266b00;
T_14 ;
    %wait E_000001b2a52b1030;
    %load/vec4 v000001b2a52fc530_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001b2a52fb770_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b2a52fb630_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b2a52fbe50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b2a52fb590_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b2a52fb310_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b2a52fc7b0_0, 0;
    %jmp T_14.1;
T_14.0 ;
    %load/vec4 v000001b2a52fb270_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %load/vec4 v000001b2a52fb770_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_14.4, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_14.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_14.6, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_14.7, 6;
    %jmp T_14.8;
T_14.4 ;
    %load/vec4 v000001b2a52fc3f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.9, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000001b2a52fb770_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b2a52fb310_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b2a52fb630_0, 0;
T_14.9 ;
    %jmp T_14.8;
T_14.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b2a52fc7b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b2a52fbe50_0, 0;
    %load/vec4 v000001b2a52fb6d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.11, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000001b2a52fb770_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b2a52fb310_0, 0;
T_14.11 ;
    %jmp T_14.8;
T_14.6 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b2a52fc7b0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b2a52fb310_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b2a52fbe50_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b2a52fb590_0, 0;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v000001b2a52fb770_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b2a52fb630_0, 0;
    %jmp T_14.8;
T_14.7 ;
    %load/vec4 v000001b2a52b4e50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.13, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001b2a52fb770_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001b2a52fb630_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b2a52fbe50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001b2a52fb590_0, 0;
T_14.13 ;
    %jmp T_14.8;
T_14.8 ;
    %pop/vec4 1;
T_14.2 ;
T_14.1 ;
    %jmp T_14;
    .thread T_14;
    .scope S_000001b2a532ae80;
T_15 ;
    %vpi_call/w 14 15 "$readmemh", "twiddle_factors.hex", v000001b2a52fdfa0 {0 0 0};
    %end;
    .thread T_15;
    .scope S_000001b2a532ae80;
T_16 ;
Ewait_6 .event/or E_000001b2a52b1b70, E_0x0;
    %wait Ewait_6;
    %pushi/vec4 4096, 0, 32;
    %load/vec4 v000001b2a52fd000_0;
    %pad/u 32;
    %div;
    %load/vec4 v000001b2a52fea40_0;
    %pad/u 32;
    %mul;
    %load/vec4 v000001b2a52feae0_0;
    %pad/u 32;
    %mul;
    %pad/u 12;
    %store/vec4 v000001b2a52fd5a0_0, 0, 12;
    %jmp T_16;
    .thread T_16, $push;
    .scope S_000001b2a532ae80;
T_17 ;
    %wait E_000001b2a52b1030;
    %load/vec4 v000001b2a52fd5a0_0;
    %pad/u 14;
    %ix/vec4 4;
    %load/vec4a v000001b2a52fdfa0, 4;
    %assign/vec4 v000001b2a52fdf00_0, 0;
    %jmp T_17;
    .thread T_17;
    .scope S_000001b2a52924b0;
T_18 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b2a532b260_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b2a532b3a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b2a532bd00_0, 0, 1;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v000001b2a532c700_0, 0, 16;
    %pushi/vec4 0, 0, 12;
    %store/vec4 v000001b2a532be40_0, 0, 12;
T_18.0 ;
    %delay 5000, 0;
    %load/vec4 v000001b2a532b3a0_0;
    %inv;
    %store/vec4 v000001b2a532b3a0_0, 0, 1;
    %jmp T_18.0;
    %end;
    .thread T_18;
    .scope S_000001b2a52924b0;
T_19 ;
    %wait E_000001b2a52b1030;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v000001b2a532c700_0;
    %pushi/vec4 1, 0, 16;
    %add;
    %store/vec4 v000001b2a532c700_0, 0, 16;
    %jmp T_19;
    .thread T_19;
    .scope S_000001b2a52924b0;
T_20 ;
    %wait E_000001b2a52afef0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b2a532bd00_0, 0, 1;
    %wait E_000001b2a52b1030;
    %pushi/vec4 3, 0, 12;
    %store/vec4 v000001b2a532be40_0, 0, 12;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b2a532b6c0_0, 0, 1;
    %load/vec4 v000001b2a532be40_0;
T_20.0 %dup/vec4;
    %pushi/vec4 0, 0, 12;
    %cmp/u;
    %jmp/1 T_20.1, 4;
    %pushi/vec4 1, 0, 12;
    %sub;
    %wait E_000001b2a52b1030;
    %jmp T_20.0;
T_20.1 ;
    %pop/vec4 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001b2a532b6c0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001b2a532cc00_0, 0, 1;
    %wait E_000001b2a52b1030;
    %wait E_000001b2a52b1030;
    %delay 500000, 0;
    %vpi_call/w 4 66 "$finish" {0 0 0};
    %end;
    .thread T_20;
    .scope S_000001b2a52924b0;
T_21 ;
    %vpi_call/w 4 70 "$dumpfile", "top.vcd" {0 0 0};
    %vpi_call/w 4 71 "$dumpvars" {0 0 0};
    %vpi_call/w 4 72 "$dumpon" {0 0 0};
    %end;
    .thread T_21;
# The file index is used to find the file name in the following table.
:file_names 15;
    "N/A";
    "<interactive>";
    "-";
    "./Axi_Bridge_fsm.sv";
    "top_fft_tb.sv";
    "./top_fft.sv";
    "./Accumulation_unit.sv";
    "./Cache_memory.sv";
    "./fsm.sv";
    "./counter.sv";
    "./MUL_UNIT.sv";
    "./RAM.sv";
    "./Rounding_unit.sv";
    "./Axi_Bridge.sv";
    "./twidle_fac_gen.sv";
