/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [6:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [7:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [5:0] celloutsig_0_13z;
  wire celloutsig_0_16z;
  wire [6:0] celloutsig_0_1z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire [2:0] celloutsig_0_30z;
  wire [6:0] celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire celloutsig_0_3z;
  wire [2:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [6:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire [3:0] celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_11z;
  wire [2:0] celloutsig_1_15z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  reg [4:0] celloutsig_1_2z;
  wire [15:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [25:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [2:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_2z = !(celloutsig_0_0z[2] ? celloutsig_0_0z[4] : in_data[0]);
  assign celloutsig_1_18z = ~(celloutsig_1_10z | celloutsig_1_10z);
  assign celloutsig_1_0z = ~((in_data[153] | in_data[188]) & (in_data[177] | in_data[168]));
  assign celloutsig_1_19z = ~((celloutsig_1_15z[2] | celloutsig_1_7z[2]) & (celloutsig_1_2z[1] | celloutsig_1_4z));
  assign celloutsig_0_5z = ~((celloutsig_0_4z[1] | celloutsig_0_1z[1]) & (in_data[95] | in_data[70]));
  assign celloutsig_1_10z = ~(in_data[164] ^ celloutsig_1_2z[4]);
  assign celloutsig_0_10z = ~(in_data[84] ^ celloutsig_0_1z[3]);
  assign celloutsig_0_8z = celloutsig_0_1z[5:2] / { 1'h1, celloutsig_0_4z };
  assign celloutsig_0_12z = celloutsig_0_11z[5:3] === in_data[31:29];
  assign celloutsig_0_29z = celloutsig_0_1z === { celloutsig_0_0z[6:1], celloutsig_0_9z };
  assign celloutsig_0_32z = { celloutsig_0_5z, celloutsig_0_16z, celloutsig_0_7z, celloutsig_0_30z } >= { celloutsig_0_7z, celloutsig_0_4z, celloutsig_0_29z, celloutsig_0_12z };
  assign celloutsig_1_6z = { in_data[160:148], celloutsig_1_0z, celloutsig_1_4z } >= celloutsig_1_3z[14:0];
  assign celloutsig_1_9z = { celloutsig_1_3z[13:6], celloutsig_1_8z, celloutsig_1_1z } >= celloutsig_1_3z[13:4];
  assign celloutsig_0_9z = { celloutsig_0_6z[1], celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_2z, celloutsig_0_2z } >= { celloutsig_0_0z[5:3], celloutsig_0_1z, celloutsig_0_2z };
  assign celloutsig_1_8z = { celloutsig_1_3z[7:1], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_6z } > { celloutsig_1_5z[4:0], celloutsig_1_2z };
  assign celloutsig_1_1z = { in_data[188:185], celloutsig_1_0z } && in_data[147:143];
  assign celloutsig_0_3z = { in_data[10:0], celloutsig_0_1z, celloutsig_0_1z } && { celloutsig_0_1z[4:1], celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_1_5z = { in_data[122:121], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_3z, celloutsig_1_1z } % { 1'h1, in_data[186:162] };
  assign celloutsig_0_30z = { celloutsig_0_6z[6:5], celloutsig_0_2z } % { 1'h1, celloutsig_0_1z[1:0] };
  assign celloutsig_0_11z = in_data[21:14] * { celloutsig_0_6z[5:3], celloutsig_0_4z, celloutsig_0_9z, celloutsig_0_10z };
  assign celloutsig_1_15z = celloutsig_1_11z ? celloutsig_1_3z[2:0] : { celloutsig_1_0z, celloutsig_1_6z, celloutsig_1_1z };
  assign celloutsig_0_31z = - { celloutsig_0_1z[0], celloutsig_0_13z };
  assign celloutsig_0_7z = celloutsig_0_0z !== { celloutsig_0_6z[4:2], celloutsig_0_5z, celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_5z };
  assign celloutsig_1_4z = | { celloutsig_1_3z[9:7], celloutsig_1_0z };
  assign celloutsig_0_16z = | { celloutsig_0_8z[2:0], celloutsig_0_0z };
  assign celloutsig_1_11z = celloutsig_1_10z & celloutsig_1_9z;
  assign celloutsig_1_3z = { in_data[108:102], celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_1z } >> in_data[164:149];
  assign celloutsig_0_1z = in_data[53:47] >> in_data[25:19];
  assign celloutsig_0_6z = { celloutsig_0_1z[5:0], celloutsig_0_3z } << in_data[77:71];
  assign celloutsig_0_13z = celloutsig_0_1z[6:1] << celloutsig_0_0z[5:0];
  assign celloutsig_1_7z = { celloutsig_1_3z[14:13], celloutsig_1_0z } <<< { celloutsig_1_3z[6], celloutsig_1_4z, celloutsig_1_6z };
  assign celloutsig_0_4z = in_data[91:89] ~^ { in_data[17:16], celloutsig_0_3z };
  always_latch
    if (!celloutsig_1_18z) celloutsig_0_0z = 7'h00;
    else if (!clkin_data[0]) celloutsig_0_0z = in_data[61:55];
  always_latch
    if (!clkin_data[96]) celloutsig_1_2z = 5'h00;
    else if (!clkin_data[32]) celloutsig_1_2z = { in_data[97], celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_1z };
  assign { out_data[128], out_data[96], out_data[38:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_31z, celloutsig_0_32z };
endmodule
