Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (lin64) Build 2708876 Wed Nov  6 21:39:14 MST 2019
| Date         : Mon Dec 14 15:08:31 2020
| Host         : elitebook-manjaro-lgu running 64-bit Manjaro Linux
| Command      : report_timing_summary -max_paths 10 -file signal_generator_timing_summary_routed.rpt -pb signal_generator_timing_summary_routed.pb -rpx signal_generator_timing_summary_routed.rpx -warn_on_violation
| Design       : signal_generator
| Device       : 7s25-csga225
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There is 1 register/latch pin with no clock driven by root clock pin: btn0 (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: btn1 (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: adc/adc1/U0/EOC (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: button_manager/timer1/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: button_manager/timer2/U0/i_synth/i_baseblox.i_baseblox_counter/i_out_q_thresh0.q_thresh0_i_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 5 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 25 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -10.926     -660.009                     64                 1759        0.062        0.000                      0                 1759       16.667        0.000                       0                   533  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                         Waveform(ns)         Period(ns)      Frequency(MHz)
-----                         ------------         ----------      --------------
clock_manager/inst/clk_12mhz  {0.000 41.666}       83.333          12.000          
  clk_6mhz5540_clk_wiz_0      {0.000 76.296}       152.592         6.553           
  clkfbout_clk_wiz_0          {0.000 41.666}       83.333          12.000          
sys_clk_pin                   {0.000 41.660}       83.330          12.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clock_manager/inst/clk_12mhz                                                                                                                                                   16.667        0.000                       0                     1  
  clk_6mhz5540_clk_wiz_0           67.665        0.000                      0                 1388        0.241        0.000                      0                 1388       60.768        0.000                       0                   186  
  clkfbout_clk_wiz_0                                                                                                                                                           16.667        0.000                       0                     3  
sys_clk_pin                        75.240        0.000                      0                  371        0.255        0.000                      0                  371       41.160        0.000                       0                   343  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock              To Clock                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------              --------                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
sys_clk_pin             clk_6mhz5540_clk_wiz_0      -10.926     -660.009                     64                   64        0.062        0.000                      0                   64  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clock_manager/inst/clk_12mhz
  To Clock:  clock_manager/inst/clk_12mhz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clock_manager/inst/clk_12mhz
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { clock_manager/inst/clk_12mhz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         83.333      82.084     MMCME2_ADV_X1Y0  clock_manager/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       83.333      16.667     MMCME2_ADV_X1Y0  clock_manager/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X1Y0  clock_manager/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.667      31.667     MMCME2_ADV_X1Y0  clock_manager/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.667      31.667     MMCME2_ADV_X1Y0  clock_manager/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.667      31.667     MMCME2_ADV_X1Y0  clock_manager/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_6mhz5540_clk_wiz_0
  To Clock:  clk_6mhz5540_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       67.665ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.241ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       60.768ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             67.665ns  (required time - arrival time)
  Source:                 dac/phase1_reg[31]/C
                            (falling edge-triggered cell FDRE clocked by clk_6mhz5540_clk_wiz_0  {rise@0.000ns fall@76.296ns period=152.592ns})
  Destination:            dac/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_6mhz5540_clk_wiz_0  {rise@0.000ns fall@76.296ns period=152.592ns})
  Path Group:             clk_6mhz5540_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            76.296ns  (clk_6mhz5540_clk_wiz_0 rise@152.592ns - clk_6mhz5540_clk_wiz_0 fall@76.296ns)
  Data Path Delay:        7.482ns  (logic 0.609ns (8.140%)  route 6.873ns (91.860%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.083ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.458ns = ( 154.050 - 152.592 ) 
    Source Clock Delay      (SCD):    1.548ns = ( 77.844 - 76.296 ) 
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.421ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.839ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_6mhz5540_clk_wiz_0 fall edge)
                                                     76.296    76.296 f  
    BUFGCTRL_X0Y1        BUFG                         0.000    76.296 f  i_clk_12mhz_IBUF_BUFG_inst/O
                         net (fo=343, routed)         1.571    77.867    clock_manager/inst/clk_12mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.324    74.544 f  clock_manager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.656    76.200    clock_manager/inst/clk_6mhz5540_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    76.296 f  clock_manager/inst/clkout2_buf/O
                         net (fo=186, routed)         1.548    77.844    dac/clk_6mhz5540
    SLICE_X11Y59         FDRE                                         r  dac/phase1_reg[31]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y59         FDRE (Prop_fdre_C_Q)         0.459    78.303 r  dac/phase1_reg[31]/Q
                         net (fo=53, routed)          5.301    83.604    dac/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/addra[15]
    SLICE_X24Y49         LUT4 (Prop_lut4_I2_O)        0.150    83.754 r  dac/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1__1/O
                         net (fo=1, routed)           1.572    85.326    dac/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/ena_array[9]
    RAMB36_X1Y15         RAMB36E1                                     r  dac/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_6mhz5540_clk_wiz_0 rise edge)
                                                    152.592   152.592 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   152.592 r  i_clk_12mhz_IBUF_BUFG_inst/O
                         net (fo=343, routed)         1.453   154.045    clock_manager/inst/clk_12mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.122   150.923 r  clock_manager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.578   152.501    clock_manager/inst/clk_6mhz5540_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   152.592 r  clock_manager/inst/clkout2_buf/O
                         net (fo=186, routed)         1.458   154.050    dac/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clka
    RAMB36_X1Y15         RAMB36E1                                     r  dac/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.007   154.057    
                         clock uncertainty           -0.421   153.636    
    RAMB36_X1Y15         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.645   152.991    dac/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        152.991    
                         arrival time                         -85.326    
  -------------------------------------------------------------------
                         slack                                 67.665    

Slack (MET) :             67.742ns  (required time - arrival time)
  Source:                 dac/phase1_reg[30]/C
                            (falling edge-triggered cell FDRE clocked by clk_6mhz5540_clk_wiz_0  {rise@0.000ns fall@76.296ns period=152.592ns})
  Destination:            dac/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_6mhz5540_clk_wiz_0  {rise@0.000ns fall@76.296ns period=152.592ns})
  Path Group:             clk_6mhz5540_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            76.296ns  (clk_6mhz5540_clk_wiz_0 rise@152.592ns - clk_6mhz5540_clk_wiz_0 fall@76.296ns)
  Data Path Delay:        7.390ns  (logic 0.611ns (8.267%)  route 6.779ns (91.733%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.473ns = ( 154.065 - 152.592 ) 
    Source Clock Delay      (SCD):    1.548ns = ( 77.844 - 76.296 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.421ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.839ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_6mhz5540_clk_wiz_0 fall edge)
                                                     76.296    76.296 f  
    BUFGCTRL_X0Y1        BUFG                         0.000    76.296 f  i_clk_12mhz_IBUF_BUFG_inst/O
                         net (fo=343, routed)         1.571    77.867    clock_manager/inst/clk_12mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.324    74.544 f  clock_manager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.656    76.200    clock_manager/inst/clk_6mhz5540_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    76.296 f  clock_manager/inst/clkout2_buf/O
                         net (fo=186, routed)         1.548    77.844    dac/clk_6mhz5540
    SLICE_X11Y59         FDRE                                         r  dac/phase1_reg[30]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y59         FDRE (Prop_fdre_C_Q)         0.459    78.303 f  dac/phase1_reg[30]/Q
                         net (fo=47, routed)          5.458    83.761    dac/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[2]
    SLICE_X8Y16          LUT4 (Prop_lut4_I0_O)        0.152    83.913 r  dac/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT__5/O
                         net (fo=1, routed)           1.321    85.234    dac/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X0Y6          RAMB36E1                                     r  dac/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_6mhz5540_clk_wiz_0 rise edge)
                                                    152.592   152.592 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   152.592 r  i_clk_12mhz_IBUF_BUFG_inst/O
                         net (fo=343, routed)         1.453   154.045    clock_manager/inst/clk_12mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.122   150.923 r  clock_manager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.578   152.501    clock_manager/inst/clk_6mhz5540_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   152.592 r  clock_manager/inst/clkout2_buf/O
                         net (fo=186, routed)         1.473   154.065    dac/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/clka
    RAMB36_X0Y6          RAMB36E1                                     r  dac/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000   154.065    
                         clock uncertainty           -0.421   153.644    
    RAMB36_X0Y6          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.667   152.977    dac/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        152.977    
                         arrival time                         -85.234    
  -------------------------------------------------------------------
                         slack                                 67.742    

Slack (MET) :             67.760ns  (required time - arrival time)
  Source:                 dac/phase1_reg[30]/C
                            (falling edge-triggered cell FDRE clocked by clk_6mhz5540_clk_wiz_0  {rise@0.000ns fall@76.296ns period=152.592ns})
  Destination:            dac/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_6mhz5540_clk_wiz_0  {rise@0.000ns fall@76.296ns period=152.592ns})
  Path Group:             clk_6mhz5540_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            76.296ns  (clk_6mhz5540_clk_wiz_0 rise@152.592ns - clk_6mhz5540_clk_wiz_0 fall@76.296ns)
  Data Path Delay:        7.399ns  (logic 0.609ns (8.231%)  route 6.790ns (91.769%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.479ns = ( 154.071 - 152.592 ) 
    Source Clock Delay      (SCD):    1.548ns = ( 77.844 - 76.296 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.421ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.839ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_6mhz5540_clk_wiz_0 fall edge)
                                                     76.296    76.296 f  
    BUFGCTRL_X0Y1        BUFG                         0.000    76.296 f  i_clk_12mhz_IBUF_BUFG_inst/O
                         net (fo=343, routed)         1.571    77.867    clock_manager/inst/clk_12mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.324    74.544 f  clock_manager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.656    76.200    clock_manager/inst/clk_6mhz5540_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    76.296 f  clock_manager/inst/clkout2_buf/O
                         net (fo=186, routed)         1.548    77.844    dac/clk_6mhz5540
    SLICE_X11Y59         FDRE                                         r  dac/phase1_reg[30]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y59         FDRE (Prop_fdre_C_Q)         0.459    78.303 f  dac/phase1_reg[30]/Q
                         net (fo=47, routed)          5.633    83.936    dac/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/addra[14]
    SLICE_X12Y14         LUT4 (Prop_lut4_I0_O)        0.150    84.086 r  dac/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_1__1/O
                         net (fo=1, routed)           1.157    85.243    dac/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/ena_array[9]
    RAMB36_X1Y2          RAMB36E1                                     r  dac/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_6mhz5540_clk_wiz_0 rise edge)
                                                    152.592   152.592 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   152.592 r  i_clk_12mhz_IBUF_BUFG_inst/O
                         net (fo=343, routed)         1.453   154.045    clock_manager/inst/clk_12mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.122   150.923 r  clock_manager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.578   152.501    clock_manager/inst/clk_6mhz5540_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   152.592 r  clock_manager/inst/clkout2_buf/O
                         net (fo=186, routed)         1.479   154.071    dac/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/clka
    RAMB36_X1Y2          RAMB36E1                                     r  dac/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000   154.071    
                         clock uncertainty           -0.421   153.650    
    RAMB36_X1Y2          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.647   153.003    dac/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        153.003    
                         arrival time                         -85.243    
  -------------------------------------------------------------------
                         slack                                 67.760    

Slack (MET) :             67.780ns  (required time - arrival time)
  Source:                 dac/phase2_reg[31]/C
                            (falling edge-triggered cell FDRE clocked by clk_6mhz5540_clk_wiz_0  {rise@0.000ns fall@76.296ns period=152.592ns})
  Destination:            dac/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_6mhz5540_clk_wiz_0  {rise@0.000ns fall@76.296ns period=152.592ns})
  Path Group:             clk_6mhz5540_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            76.296ns  (clk_6mhz5540_clk_wiz_0 rise@152.592ns - clk_6mhz5540_clk_wiz_0 fall@76.296ns)
  Data Path Delay:        7.573ns  (logic 0.648ns (8.557%)  route 6.925ns (91.443%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.079ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.458ns = ( 154.050 - 152.592 ) 
    Source Clock Delay      (SCD):    1.544ns = ( 77.840 - 76.296 ) 
    Clock Pessimism Removal (CPR):    0.007ns
  Clock Uncertainty:      0.421ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.839ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_6mhz5540_clk_wiz_0 fall edge)
                                                     76.296    76.296 f  
    BUFGCTRL_X0Y1        BUFG                         0.000    76.296 f  i_clk_12mhz_IBUF_BUFG_inst/O
                         net (fo=343, routed)         1.571    77.867    clock_manager/inst/clk_12mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.324    74.544 f  clock_manager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.656    76.200    clock_manager/inst/clk_6mhz5540_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    76.296 f  clock_manager/inst/clkout2_buf/O
                         net (fo=186, routed)         1.544    77.840    dac/clk_6mhz5540
    SLICE_X12Y64         FDRE                                         r  dac/phase2_reg[31]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y64         FDRE (Prop_fdre_C_Q)         0.524    78.364 r  dac/phase2_reg[31]/Q
                         net (fo=53, routed)          4.454    82.818    dac/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/addrb[3]
    SLICE_X24Y30         LUT4 (Prop_lut4_I2_O)        0.124    82.942 r  dac/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT__9/O
                         net (fo=1, routed)           2.471    85.413    dac/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/enb_array[0]
    RAMB36_X1Y16         RAMB36E1                                     r  dac/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_6mhz5540_clk_wiz_0 rise edge)
                                                    152.592   152.592 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   152.592 r  i_clk_12mhz_IBUF_BUFG_inst/O
                         net (fo=343, routed)         1.453   154.045    clock_manager/inst/clk_12mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.122   150.923 r  clock_manager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.578   152.501    clock_manager/inst/clk_6mhz5540_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   152.592 r  clock_manager/inst/clkout2_buf/O
                         net (fo=186, routed)         1.458   154.050    dac/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/clkb
    RAMB36_X1Y16         RAMB36E1                                     r  dac/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.007   154.057    
                         clock uncertainty           -0.421   153.636    
    RAMB36_X1Y16         RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443   153.193    dac/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[14].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        153.193    
                         arrival time                         -85.413    
  -------------------------------------------------------------------
                         slack                                 67.780    

Slack (MET) :             67.798ns  (required time - arrival time)
  Source:                 dac/phase2_reg[30]/C
                            (falling edge-triggered cell FDRE clocked by clk_6mhz5540_clk_wiz_0  {rise@0.000ns fall@76.296ns period=152.592ns})
  Destination:            dac/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_6mhz5540_clk_wiz_0  {rise@0.000ns fall@76.296ns period=152.592ns})
  Path Group:             clk_6mhz5540_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            76.296ns  (clk_6mhz5540_clk_wiz_0 rise@152.592ns - clk_6mhz5540_clk_wiz_0 fall@76.296ns)
  Data Path Delay:        7.328ns  (logic 0.674ns (9.198%)  route 6.654ns (90.802%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.462ns = ( 154.054 - 152.592 ) 
    Source Clock Delay      (SCD):    1.544ns = ( 77.840 - 76.296 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.421ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.839ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_6mhz5540_clk_wiz_0 fall edge)
                                                     76.296    76.296 f  
    BUFGCTRL_X0Y1        BUFG                         0.000    76.296 f  i_clk_12mhz_IBUF_BUFG_inst/O
                         net (fo=343, routed)         1.571    77.867    clock_manager/inst/clk_12mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.324    74.544 f  clock_manager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.656    76.200    clock_manager/inst/clk_6mhz5540_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    76.296 f  clock_manager/inst/clkout2_buf/O
                         net (fo=186, routed)         1.544    77.840    dac/clk_6mhz5540
    SLICE_X12Y64         FDRE                                         r  dac/phase2_reg[30]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y64         FDRE (Prop_fdre_C_Q)         0.524    78.364 f  dac/phase2_reg[30]/Q
                         net (fo=47, routed)          5.740    84.104    dac/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/addrb[2]
    SLICE_X8Y22          LUT4 (Prop_lut4_I0_O)        0.150    84.254 r  dac/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT__6/O
                         net (fo=1, routed)           0.914    85.168    dac/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/enb_array[0]
    RAMB36_X0Y5          RAMB36E1                                     r  dac/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_6mhz5540_clk_wiz_0 rise edge)
                                                    152.592   152.592 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   152.592 r  i_clk_12mhz_IBUF_BUFG_inst/O
                         net (fo=343, routed)         1.453   154.045    clock_manager/inst/clk_12mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.122   150.923 r  clock_manager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.578   152.501    clock_manager/inst/clk_6mhz5540_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   152.592 r  clock_manager/inst/clkout2_buf/O
                         net (fo=186, routed)         1.462   154.054    dac/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/clkb
    RAMB36_X0Y5          RAMB36E1                                     r  dac/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000   154.054    
                         clock uncertainty           -0.421   153.633    
    RAMB36_X0Y5          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.667   152.966    dac/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        152.966    
                         arrival time                         -85.168    
  -------------------------------------------------------------------
                         slack                                 67.798    

Slack (MET) :             67.898ns  (required time - arrival time)
  Source:                 dac/phase2_reg[31]/C
                            (falling edge-triggered cell FDRE clocked by clk_6mhz5540_clk_wiz_0  {rise@0.000ns fall@76.296ns period=152.592ns})
  Destination:            dac/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_6mhz5540_clk_wiz_0  {rise@0.000ns fall@76.296ns period=152.592ns})
  Path Group:             clk_6mhz5540_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            76.296ns  (clk_6mhz5540_clk_wiz_0 rise@152.592ns - clk_6mhz5540_clk_wiz_0 fall@76.296ns)
  Data Path Delay:        7.274ns  (logic 0.674ns (9.266%)  route 6.600ns (90.734%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.486ns = ( 154.078 - 152.592 ) 
    Source Clock Delay      (SCD):    1.544ns = ( 77.840 - 76.296 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.421ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.839ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_6mhz5540_clk_wiz_0 fall edge)
                                                     76.296    76.296 f  
    BUFGCTRL_X0Y1        BUFG                         0.000    76.296 f  i_clk_12mhz_IBUF_BUFG_inst/O
                         net (fo=343, routed)         1.571    77.867    clock_manager/inst/clk_12mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.324    74.544 f  clock_manager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.656    76.200    clock_manager/inst/clk_6mhz5540_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    76.296 f  clock_manager/inst/clkout2_buf/O
                         net (fo=186, routed)         1.544    77.840    dac/clk_6mhz5540
    SLICE_X12Y64         FDRE                                         r  dac/phase2_reg[31]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y64         FDRE (Prop_fdre_C_Q)         0.524    78.364 r  dac/phase2_reg[31]/Q
                         net (fo=53, routed)          5.670    84.034    dac/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/addrb[3]
    SLICE_X34Y16         LUT4 (Prop_lut4_I2_O)        0.150    84.184 r  dac/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT__4/O
                         net (fo=1, routed)           0.930    85.114    dac/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/enb_array[0]
    RAMB36_X2Y1          RAMB36E1                                     r  dac/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_6mhz5540_clk_wiz_0 rise edge)
                                                    152.592   152.592 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   152.592 r  i_clk_12mhz_IBUF_BUFG_inst/O
                         net (fo=343, routed)         1.453   154.045    clock_manager/inst/clk_12mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.122   150.923 r  clock_manager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.578   152.501    clock_manager/inst/clk_6mhz5540_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   152.592 r  clock_manager/inst/clkout2_buf/O
                         net (fo=186, routed)         1.486   154.078    dac/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/clkb
    RAMB36_X2Y1          RAMB36E1                                     r  dac/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000   154.078    
                         clock uncertainty           -0.421   153.657    
    RAMB36_X2Y1          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.645   153.012    dac/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        153.012    
                         arrival time                         -85.114    
  -------------------------------------------------------------------
                         slack                                 67.898    

Slack (MET) :             68.059ns  (required time - arrival time)
  Source:                 dac/phase2_reg[31]/C
                            (falling edge-triggered cell FDRE clocked by clk_6mhz5540_clk_wiz_0  {rise@0.000ns fall@76.296ns period=152.592ns})
  Destination:            dac/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_6mhz5540_clk_wiz_0  {rise@0.000ns fall@76.296ns period=152.592ns})
  Path Group:             clk_6mhz5540_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            76.296ns  (clk_6mhz5540_clk_wiz_0 rise@152.592ns - clk_6mhz5540_clk_wiz_0 fall@76.296ns)
  Data Path Delay:        7.315ns  (logic 0.648ns (8.858%)  route 6.667ns (91.142%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.487ns = ( 154.079 - 152.592 ) 
    Source Clock Delay      (SCD):    1.544ns = ( 77.840 - 76.296 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.421ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.839ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_6mhz5540_clk_wiz_0 fall edge)
                                                     76.296    76.296 f  
    BUFGCTRL_X0Y1        BUFG                         0.000    76.296 f  i_clk_12mhz_IBUF_BUFG_inst/O
                         net (fo=343, routed)         1.571    77.867    clock_manager/inst/clk_12mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.324    74.544 f  clock_manager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.656    76.200    clock_manager/inst/clk_6mhz5540_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    76.296 f  clock_manager/inst/clkout2_buf/O
                         net (fo=186, routed)         1.544    77.840    dac/clk_6mhz5540
    SLICE_X12Y64         FDRE                                         r  dac/phase2_reg[31]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y64         FDRE (Prop_fdre_C_Q)         0.524    78.364 f  dac/phase2_reg[31]/Q
                         net (fo=53, routed)          5.670    84.034    dac/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/addrb[3]
    SLICE_X34Y16         LUT4 (Prop_lut4_I1_O)        0.124    84.158 r  dac/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_b.bindec_inst_b/ENOUT__0/O
                         net (fo=1, routed)           0.997    85.155    dac/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/enb_array[0]
    RAMB36_X2Y0          RAMB36E1                                     r  dac/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_6mhz5540_clk_wiz_0 rise edge)
                                                    152.592   152.592 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   152.592 r  i_clk_12mhz_IBUF_BUFG_inst/O
                         net (fo=343, routed)         1.453   154.045    clock_manager/inst/clk_12mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.122   150.923 r  clock_manager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.578   152.501    clock_manager/inst/clk_6mhz5540_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   152.592 r  clock_manager/inst/clkout2_buf/O
                         net (fo=186, routed)         1.487   154.079    dac/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/clkb
    RAMB36_X2Y0          RAMB36E1                                     r  dac/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000   154.079    
                         clock uncertainty           -0.421   153.658    
    RAMB36_X2Y0          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.443   153.215    dac/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        153.215    
                         arrival time                         -85.155    
  -------------------------------------------------------------------
                         slack                                 68.059    

Slack (MET) :             68.083ns  (required time - arrival time)
  Source:                 dac/phase2_reg[30]/C
                            (falling edge-triggered cell FDRE clocked by clk_6mhz5540_clk_wiz_0  {rise@0.000ns fall@76.296ns period=152.592ns})
  Destination:            dac/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_6mhz5540_clk_wiz_0  {rise@0.000ns fall@76.296ns period=152.592ns})
  Path Group:             clk_6mhz5540_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            76.296ns  (clk_6mhz5540_clk_wiz_0 rise@152.592ns - clk_6mhz5540_clk_wiz_0 fall@76.296ns)
  Data Path Delay:        7.088ns  (logic 0.676ns (9.538%)  route 6.412ns (90.462%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.485ns = ( 154.077 - 152.592 ) 
    Source Clock Delay      (SCD):    1.544ns = ( 77.840 - 76.296 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.421ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.839ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_6mhz5540_clk_wiz_0 fall edge)
                                                     76.296    76.296 f  
    BUFGCTRL_X0Y1        BUFG                         0.000    76.296 f  i_clk_12mhz_IBUF_BUFG_inst/O
                         net (fo=343, routed)         1.571    77.867    clock_manager/inst/clk_12mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.324    74.544 f  clock_manager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.656    76.200    clock_manager/inst/clk_6mhz5540_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    76.296 f  clock_manager/inst/clkout2_buf/O
                         net (fo=186, routed)         1.544    77.840    dac/clk_6mhz5540
    SLICE_X12Y64         FDRE                                         r  dac/phase2_reg[30]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y64         FDRE (Prop_fdre_C_Q)         0.524    78.364 r  dac/phase2_reg[30]/Q
                         net (fo=47, routed)          5.375    83.739    dac/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/addrb[14]
    SLICE_X24Y17         LUT4 (Prop_lut4_I3_O)        0.152    83.891 r  dac/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__2/O
                         net (fo=1, routed)           1.036    84.928    dac/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__2_n_0
    RAMB36_X1Y0          RAMB36E1                                     r  dac/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_6mhz5540_clk_wiz_0 rise edge)
                                                    152.592   152.592 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   152.592 r  i_clk_12mhz_IBUF_BUFG_inst/O
                         net (fo=343, routed)         1.453   154.045    clock_manager/inst/clk_12mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.122   150.923 r  clock_manager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.578   152.501    clock_manager/inst/clk_6mhz5540_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   152.592 r  clock_manager/inst/clkout2_buf/O
                         net (fo=186, routed)         1.485   154.077    dac/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/clkb
    RAMB36_X1Y0          RAMB36E1                                     r  dac/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000   154.077    
                         clock uncertainty           -0.421   153.656    
    RAMB36_X1Y0          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.645   153.011    dac/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        153.011    
                         arrival time                         -84.928    
  -------------------------------------------------------------------
                         slack                                 68.083    

Slack (MET) :             68.107ns  (required time - arrival time)
  Source:                 dac/phase1_reg[30]/C
                            (falling edge-triggered cell FDRE clocked by clk_6mhz5540_clk_wiz_0  {rise@0.000ns fall@76.296ns period=152.592ns})
  Destination:            dac/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_6mhz5540_clk_wiz_0  {rise@0.000ns fall@76.296ns period=152.592ns})
  Path Group:             clk_6mhz5540_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            76.296ns  (clk_6mhz5540_clk_wiz_0 rise@152.592ns - clk_6mhz5540_clk_wiz_0 fall@76.296ns)
  Data Path Delay:        7.052ns  (logic 0.609ns (8.636%)  route 6.443ns (91.364%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.069ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.479ns = ( 154.071 - 152.592 ) 
    Source Clock Delay      (SCD):    1.548ns = ( 77.844 - 76.296 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.421ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.839ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_6mhz5540_clk_wiz_0 fall edge)
                                                     76.296    76.296 f  
    BUFGCTRL_X0Y1        BUFG                         0.000    76.296 f  i_clk_12mhz_IBUF_BUFG_inst/O
                         net (fo=343, routed)         1.571    77.867    clock_manager/inst/clk_12mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.324    74.544 f  clock_manager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.656    76.200    clock_manager/inst/clk_6mhz5540_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    76.296 f  clock_manager/inst/clkout2_buf/O
                         net (fo=186, routed)         1.548    77.844    dac/clk_6mhz5540
    SLICE_X11Y59         FDRE                                         r  dac/phase1_reg[30]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y59         FDRE (Prop_fdre_C_Q)         0.459    78.303 f  dac/phase1_reg[30]/Q
                         net (fo=47, routed)          5.468    83.771    dac/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[2]
    SLICE_X8Y16          LUT4 (Prop_lut4_I0_O)        0.150    83.921 r  dac/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT/O
                         net (fo=1, routed)           0.974    84.896    dac/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X0Y0          RAMB36E1                                     r  dac/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_6mhz5540_clk_wiz_0 rise edge)
                                                    152.592   152.592 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   152.592 r  i_clk_12mhz_IBUF_BUFG_inst/O
                         net (fo=343, routed)         1.453   154.045    clock_manager/inst/clk_12mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.122   150.923 r  clock_manager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.578   152.501    clock_manager/inst/clk_6mhz5540_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   152.592 r  clock_manager/inst/clkout2_buf/O
                         net (fo=186, routed)         1.479   154.071    dac/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/clka
    RAMB36_X0Y0          RAMB36E1                                     r  dac/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.000   154.071    
                         clock uncertainty           -0.421   153.650    
    RAMB36_X0Y0          RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.647   153.003    dac/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        153.003    
                         arrival time                         -84.896    
  -------------------------------------------------------------------
                         slack                                 68.107    

Slack (MET) :             68.129ns  (required time - arrival time)
  Source:                 dac/phase2_reg[30]/C
                            (falling edge-triggered cell FDRE clocked by clk_6mhz5540_clk_wiz_0  {rise@0.000ns fall@76.296ns period=152.592ns})
  Destination:            dac/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_6mhz5540_clk_wiz_0  {rise@0.000ns fall@76.296ns period=152.592ns})
  Path Group:             clk_6mhz5540_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            76.296ns  (clk_6mhz5540_clk_wiz_0 rise@152.592ns - clk_6mhz5540_clk_wiz_0 fall@76.296ns)
  Data Path Delay:        7.035ns  (logic 0.676ns (9.609%)  route 6.359ns (90.392%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.065ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.479ns = ( 154.071 - 152.592 ) 
    Source Clock Delay      (SCD):    1.544ns = ( 77.840 - 76.296 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.421ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.839ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_6mhz5540_clk_wiz_0 fall edge)
                                                     76.296    76.296 f  
    BUFGCTRL_X0Y1        BUFG                         0.000    76.296 f  i_clk_12mhz_IBUF_BUFG_inst/O
                         net (fo=343, routed)         1.571    77.867    clock_manager/inst/clk_12mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.324    74.544 f  clock_manager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.656    76.200    clock_manager/inst/clk_6mhz5540_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    76.296 f  clock_manager/inst/clkout2_buf/O
                         net (fo=186, routed)         1.544    77.840    dac/clk_6mhz5540
    SLICE_X12Y64         FDRE                                         r  dac/phase2_reg[30]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y64         FDRE (Prop_fdre_C_Q)         0.524    78.364 f  dac/phase2_reg[30]/Q
                         net (fo=47, routed)          5.314    83.678    dac/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/addrb[14]
    SLICE_X16Y16         LUT4 (Prop_lut4_I0_O)        0.152    83.830 r  dac/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram_i_2__0/O
                         net (fo=1, routed)           1.045    84.875    dac/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/enb_array[3]
    RAMB36_X0Y1          RAMB36E1                                     r  dac/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ENBWREN
  -------------------------------------------------------------------    -------------------

                         (clock clk_6mhz5540_clk_wiz_0 rise edge)
                                                    152.592   152.592 r  
    BUFGCTRL_X0Y1        BUFG                         0.000   152.592 r  i_clk_12mhz_IBUF_BUFG_inst/O
                         net (fo=343, routed)         1.453   154.045    clock_manager/inst/clk_12mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.122   150.923 r  clock_manager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.578   152.501    clock_manager/inst/clk_6mhz5540_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   152.592 r  clock_manager/inst/clkout2_buf/O
                         net (fo=186, routed)         1.479   154.071    dac/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/clkb
    RAMB36_X0Y1          RAMB36E1                                     r  dac/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKBWRCLK
                         clock pessimism              0.000   154.071    
                         clock uncertainty           -0.421   153.650    
    RAMB36_X0Y1          RAMB36E1 (Setup_ramb36e1_CLKBWRCLK_ENBWREN)
                                                     -0.645   153.005    dac/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                        153.005    
                         arrival time                         -84.875    
  -------------------------------------------------------------------
                         slack                                 68.129    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.241ns  (arrival time - required time)
  Source:                 dac/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_6mhz5540_clk_wiz_0  {rise@0.000ns fall@76.296ns period=152.592ns})
  Destination:            dac/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_6mhz5540_clk_wiz_0  {rise@0.000ns fall@76.296ns period=152.592ns})
  Path Group:             clk_6mhz5540_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_6mhz5540_clk_wiz_0 rise@0.000ns - clk_6mhz5540_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.164ns (53.582%)  route 0.142ns (46.418%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_6mhz5540_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  i_clk_12mhz_IBUF_BUFG_inst/O
                         net (fo=343, routed)         0.547     0.547    clock_manager/inst/clk_12mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.057    -0.511 r  clock_manager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -0.026    clock_manager/inst/clk_6mhz5540_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock_manager/inst/clkout2_buf/O
                         net (fo=186, routed)         0.554     0.554    dac/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X18Y17         FDRE                                         r  dac/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y17         FDRE (Prop_fdre_C_Q)         0.164     0.718 r  dac/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=17, routed)          0.142     0.860    dac/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[2]
    SLICE_X18Y18         FDRE                                         r  dac/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_6mhz5540_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  i_clk_12mhz_IBUF_BUFG_inst/O
                         net (fo=343, routed)         0.815     0.815    clock_manager/inst/clk_12mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.371    -0.557 r  clock_manager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -0.029    clock_manager/inst/clk_6mhz5540_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clock_manager/inst/clkout2_buf/O
                         net (fo=186, routed)         0.822     0.822    dac/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X18Y18         FDRE                                         r  dac/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                         clock pessimism             -0.255     0.567    
    SLICE_X18Y18         FDRE (Hold_fdre_C_D)         0.052     0.619    dac/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.619    
                         arrival time                           0.860    
  -------------------------------------------------------------------
                         slack                                  0.241    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 dac/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_6mhz5540_clk_wiz_0  {rise@0.000ns fall@76.296ns period=152.592ns})
  Destination:            dac/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_6mhz5540_clk_wiz_0  {rise@0.000ns fall@76.296ns period=152.592ns})
  Path Group:             clk_6mhz5540_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_6mhz5540_clk_wiz_0 rise@0.000ns - clk_6mhz5540_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.164ns (50.082%)  route 0.163ns (49.918%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.823ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    0.256ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_6mhz5540_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  i_clk_12mhz_IBUF_BUFG_inst/O
                         net (fo=343, routed)         0.547     0.547    clock_manager/inst/clk_12mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.057    -0.511 r  clock_manager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -0.026    clock_manager/inst/clk_6mhz5540_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock_manager/inst/clkout2_buf/O
                         net (fo=186, routed)         0.554     0.554    dac/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X18Y17         FDRE                                         r  dac/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y17         FDRE (Prop_fdre_C_Q)         0.164     0.718 r  dac/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=17, routed)          0.163     0.881    dac/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[1]
    SLICE_X19Y17         FDRE                                         r  dac/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_6mhz5540_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  i_clk_12mhz_IBUF_BUFG_inst/O
                         net (fo=343, routed)         0.815     0.815    clock_manager/inst/clk_12mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.371    -0.557 r  clock_manager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -0.029    clock_manager/inst/clk_6mhz5540_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clock_manager/inst/clkout2_buf/O
                         net (fo=186, routed)         0.823     0.823    dac/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X19Y17         FDRE                                         r  dac/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                         clock pessimism             -0.256     0.567    
    SLICE_X19Y17         FDRE (Hold_fdre_C_D)         0.070     0.637    dac/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.637    
                         arrival time                           0.881    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 dac/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_6mhz5540_clk_wiz_0  {rise@0.000ns fall@76.296ns period=152.592ns})
  Destination:            dac/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_6mhz5540_clk_wiz_0  {rise@0.000ns fall@76.296ns period=152.592ns})
  Path Group:             clk_6mhz5540_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_6mhz5540_clk_wiz_0 rise@0.000ns - clk_6mhz5540_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.164ns (46.799%)  route 0.186ns (53.201%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_6mhz5540_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  i_clk_12mhz_IBUF_BUFG_inst/O
                         net (fo=343, routed)         0.547     0.547    clock_manager/inst/clk_12mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.057    -0.511 r  clock_manager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -0.026    clock_manager/inst/clk_6mhz5540_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock_manager/inst/clkout2_buf/O
                         net (fo=186, routed)         0.555     0.555    dac/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X18Y33         FDRE                                         r  dac/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y33         FDRE (Prop_fdre_C_Q)         0.164     0.719 r  dac/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=17, routed)          0.186     0.905    dac/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[1]
    SLICE_X20Y36         FDRE                                         r  dac/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_6mhz5540_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  i_clk_12mhz_IBUF_BUFG_inst/O
                         net (fo=343, routed)         0.815     0.815    clock_manager/inst/clk_12mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.371    -0.557 r  clock_manager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -0.029    clock_manager/inst/clk_6mhz5540_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clock_manager/inst/clkout2_buf/O
                         net (fo=186, routed)         0.827     0.827    dac/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X20Y36         FDRE                                         r  dac/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
                         clock pessimism             -0.234     0.593    
    SLICE_X20Y36         FDRE (Hold_fdre_C_D)         0.066     0.659    dac/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.659    
                         arrival time                           0.905    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 dac/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_6mhz5540_clk_wiz_0  {rise@0.000ns fall@76.296ns period=152.592ns})
  Destination:            dac/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_6mhz5540_clk_wiz_0  {rise@0.000ns fall@76.296ns period=152.592ns})
  Path Group:             clk_6mhz5540_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_6mhz5540_clk_wiz_0 rise@0.000ns - clk_6mhz5540_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.164ns (45.423%)  route 0.197ns (54.577%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.555ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_6mhz5540_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  i_clk_12mhz_IBUF_BUFG_inst/O
                         net (fo=343, routed)         0.547     0.547    clock_manager/inst/clk_12mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.057    -0.511 r  clock_manager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -0.026    clock_manager/inst/clk_6mhz5540_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock_manager/inst/clkout2_buf/O
                         net (fo=186, routed)         0.555     0.555    dac/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X18Y33         FDRE                                         r  dac/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y33         FDRE (Prop_fdre_C_Q)         0.164     0.719 r  dac/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=17, routed)          0.197     0.916    dac/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X20Y35         FDRE                                         r  dac/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_6mhz5540_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  i_clk_12mhz_IBUF_BUFG_inst/O
                         net (fo=343, routed)         0.815     0.815    clock_manager/inst/clk_12mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.371    -0.557 r  clock_manager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -0.029    clock_manager/inst/clk_6mhz5540_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clock_manager/inst/clkout2_buf/O
                         net (fo=186, routed)         0.827     0.827    dac/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X20Y35         FDRE                                         r  dac/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                         clock pessimism             -0.234     0.593    
    SLICE_X20Y35         FDRE (Hold_fdre_C_D)         0.070     0.663    dac/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.663    
                         arrival time                           0.916    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 dac/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_6mhz5540_clk_wiz_0  {rise@0.000ns fall@76.296ns period=152.592ns})
  Destination:            dac/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_6mhz5540_clk_wiz_0  {rise@0.000ns fall@76.296ns period=152.592ns})
  Path Group:             clk_6mhz5540_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_6mhz5540_clk_wiz_0 rise@0.000ns - clk_6mhz5540_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.164ns (49.791%)  route 0.165ns (50.209%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.822ns
    Source Clock Delay      (SCD):    0.554ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_6mhz5540_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  i_clk_12mhz_IBUF_BUFG_inst/O
                         net (fo=343, routed)         0.547     0.547    clock_manager/inst/clk_12mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.057    -0.511 r  clock_manager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -0.026    clock_manager/inst/clk_6mhz5540_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock_manager/inst/clkout2_buf/O
                         net (fo=186, routed)         0.554     0.554    dac/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X18Y17         FDRE                                         r  dac/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y17         FDRE (Prop_fdre_C_Q)         0.164     0.718 r  dac/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=17, routed)          0.165     0.883    dac/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg_n_0_[0]
    SLICE_X18Y18         FDRE                                         r  dac/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_6mhz5540_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  i_clk_12mhz_IBUF_BUFG_inst/O
                         net (fo=343, routed)         0.815     0.815    clock_manager/inst/clk_12mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.371    -0.557 r  clock_manager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -0.029    clock_manager/inst/clk_6mhz5540_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clock_manager/inst/clkout2_buf/O
                         net (fo=186, routed)         0.822     0.822    dac/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/clkb
    SLICE_X18Y18         FDRE                                         r  dac/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
                         clock pessimism             -0.255     0.567    
    SLICE_X18Y18         FDRE (Hold_fdre_C_D)         0.059     0.626    dac/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.626    
                         arrival time                           0.883    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 dac/phase2_reg[11]/C
                            (falling edge-triggered cell FDRE clocked by clk_6mhz5540_clk_wiz_0  {rise@0.000ns fall@76.296ns period=152.592ns})
  Destination:            dac/phase2_reg[11]/D
                            (falling edge-triggered cell FDRE clocked by clk_6mhz5540_clk_wiz_0  {rise@0.000ns fall@76.296ns period=152.592ns})
  Path Group:             clk_6mhz5540_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_6mhz5540_clk_wiz_0 fall@76.296ns - clk_6mhz5540_clk_wiz_0 fall@76.296ns)
  Data Path Delay:        0.413ns  (logic 0.276ns (66.812%)  route 0.137ns (33.189%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.003ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns = ( 77.124 - 76.296 ) 
    Source Clock Delay      (SCD):    0.560ns = ( 76.856 - 76.296 ) 
    Clock Pessimism Removal (CPR):    0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_6mhz5540_clk_wiz_0 fall edge)
                                                     76.296    76.296 f  
    BUFGCTRL_X0Y1        BUFG                         0.000    76.296 f  i_clk_12mhz_IBUF_BUFG_inst/O
                         net (fo=343, routed)         0.547    76.843    clock_manager/inst/clk_12mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.057    75.785 f  clock_manager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    76.270    clock_manager/inst/clk_6mhz5540_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    76.296 f  clock_manager/inst/clkout2_buf/O
                         net (fo=186, routed)         0.560    76.856    dac/clk_6mhz5540
    SLICE_X12Y59         FDRE                                         r  dac/phase2_reg[11]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y59         FDRE (Prop_fdre_C_Q)         0.167    77.023 r  dac/phase2_reg[11]/Q
                         net (fo=1, routed)           0.137    77.160    adc/phase2_reg[11]_15
    SLICE_X12Y59         LUT6 (Prop_lut6_I5_O)        0.045    77.205 r  adc/phase2[8]_i_6/O
                         net (fo=1, routed)           0.000    77.205    adc/phase2[8]_i_6_n_0
    SLICE_X12Y59         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    77.269 r  adc/phase2_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    77.269    dac/phase2_reg[11]_1[3]
    SLICE_X12Y59         FDRE                                         r  dac/phase2_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_6mhz5540_clk_wiz_0 fall edge)
                                                     76.296    76.296 f  
    BUFGCTRL_X0Y1        BUFG                         0.000    76.296 f  i_clk_12mhz_IBUF_BUFG_inst/O
                         net (fo=343, routed)         0.815    77.111    clock_manager/inst/clk_12mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.371    75.739 f  clock_manager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    76.267    clock_manager/inst/clk_6mhz5540_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    76.296 f  clock_manager/inst/clkout2_buf/O
                         net (fo=186, routed)         0.828    77.124    dac/clk_6mhz5540
    SLICE_X12Y59         FDRE                                         r  dac/phase2_reg[11]/C  (IS_INVERTED)
                         clock pessimism             -0.266    76.859    
    SLICE_X12Y59         FDRE (Hold_fdre_C_D)         0.138    76.997    dac/phase2_reg[11]
  -------------------------------------------------------------------
                         required time                        -76.997    
                         arrival time                          77.269    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 dac/phase2_reg[7]/C
                            (falling edge-triggered cell FDRE clocked by clk_6mhz5540_clk_wiz_0  {rise@0.000ns fall@76.296ns period=152.592ns})
  Destination:            dac/phase2_reg[7]/D
                            (falling edge-triggered cell FDRE clocked by clk_6mhz5540_clk_wiz_0  {rise@0.000ns fall@76.296ns period=152.592ns})
  Path Group:             clk_6mhz5540_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_6mhz5540_clk_wiz_0 fall@76.296ns - clk_6mhz5540_clk_wiz_0 fall@76.296ns)
  Data Path Delay:        0.413ns  (logic 0.276ns (66.812%)  route 0.137ns (33.189%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        0.003ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns = ( 77.124 - 76.296 ) 
    Source Clock Delay      (SCD):    0.560ns = ( 76.856 - 76.296 ) 
    Clock Pessimism Removal (CPR):    0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_6mhz5540_clk_wiz_0 fall edge)
                                                     76.296    76.296 f  
    BUFGCTRL_X0Y1        BUFG                         0.000    76.296 f  i_clk_12mhz_IBUF_BUFG_inst/O
                         net (fo=343, routed)         0.547    76.843    clock_manager/inst/clk_12mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.057    75.785 f  clock_manager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    76.270    clock_manager/inst/clk_6mhz5540_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    76.296 f  clock_manager/inst/clkout2_buf/O
                         net (fo=186, routed)         0.560    76.856    dac/clk_6mhz5540
    SLICE_X12Y58         FDRE                                         r  dac/phase2_reg[7]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y58         FDRE (Prop_fdre_C_Q)         0.167    77.023 r  dac/phase2_reg[7]/Q
                         net (fo=1, routed)           0.137    77.160    adc/phase2_reg[7]_15
    SLICE_X12Y58         LUT6 (Prop_lut6_I5_O)        0.045    77.205 r  adc/phase2[4]_i_6/O
                         net (fo=1, routed)           0.000    77.205    adc/phase2[4]_i_6_n_0
    SLICE_X12Y58         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064    77.269 r  adc/phase2_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    77.269    dac/phase2_reg[7]_1[3]
    SLICE_X12Y58         FDRE                                         r  dac/phase2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_6mhz5540_clk_wiz_0 fall edge)
                                                     76.296    76.296 f  
    BUFGCTRL_X0Y1        BUFG                         0.000    76.296 f  i_clk_12mhz_IBUF_BUFG_inst/O
                         net (fo=343, routed)         0.815    77.111    clock_manager/inst/clk_12mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.371    75.739 f  clock_manager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    76.267    clock_manager/inst/clk_6mhz5540_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    76.296 f  clock_manager/inst/clkout2_buf/O
                         net (fo=186, routed)         0.828    77.124    dac/clk_6mhz5540
    SLICE_X12Y58         FDRE                                         r  dac/phase2_reg[7]/C  (IS_INVERTED)
                         clock pessimism             -0.266    76.859    
    SLICE_X12Y58         FDRE (Hold_fdre_C_D)         0.138    76.997    dac/phase2_reg[7]
  -------------------------------------------------------------------
                         required time                        -76.997    
                         arrival time                          77.269    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 dac/phase1_reg[27]/C
                            (falling edge-triggered cell FDRE clocked by clk_6mhz5540_clk_wiz_0  {rise@0.000ns fall@76.296ns period=152.592ns})
  Destination:            dac/phase1_reg[27]/D
                            (falling edge-triggered cell FDRE clocked by clk_6mhz5540_clk_wiz_0  {rise@0.000ns fall@76.296ns period=152.592ns})
  Path Group:             clk_6mhz5540_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_6mhz5540_clk_wiz_0 fall@76.296ns - clk_6mhz5540_clk_wiz_0 fall@76.296ns)
  Data Path Delay:        0.388ns  (logic 0.254ns (65.478%)  route 0.134ns (34.520%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.003ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns = ( 77.124 - 76.296 ) 
    Source Clock Delay      (SCD):    0.560ns = ( 76.856 - 76.296 ) 
    Clock Pessimism Removal (CPR):    0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_6mhz5540_clk_wiz_0 fall edge)
                                                     76.296    76.296 f  
    BUFGCTRL_X0Y1        BUFG                         0.000    76.296 f  i_clk_12mhz_IBUF_BUFG_inst/O
                         net (fo=343, routed)         0.547    76.843    clock_manager/inst/clk_12mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.057    75.785 f  clock_manager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    76.270    clock_manager/inst/clk_6mhz5540_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    76.296 f  clock_manager/inst/clkout2_buf/O
                         net (fo=186, routed)         0.560    76.856    dac/clk_6mhz5540
    SLICE_X11Y58         FDRE                                         r  dac/phase1_reg[27]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y58         FDRE (Prop_fdre_C_Q)         0.146    77.002 r  dac/phase1_reg[27]/Q
                         net (fo=45, routed)          0.134    77.136    adc/addra[11]
    SLICE_X11Y58         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    77.244 r  adc/phase1_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000    77.244    dac/phase1_reg[27]_0[3]
    SLICE_X11Y58         FDRE                                         r  dac/phase1_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_6mhz5540_clk_wiz_0 fall edge)
                                                     76.296    76.296 f  
    BUFGCTRL_X0Y1        BUFG                         0.000    76.296 f  i_clk_12mhz_IBUF_BUFG_inst/O
                         net (fo=343, routed)         0.815    77.111    clock_manager/inst/clk_12mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.371    75.739 f  clock_manager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    76.267    clock_manager/inst/clk_6mhz5540_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    76.296 f  clock_manager/inst/clkout2_buf/O
                         net (fo=186, routed)         0.828    77.124    dac/clk_6mhz5540
    SLICE_X11Y58         FDRE                                         r  dac/phase1_reg[27]/C  (IS_INVERTED)
                         clock pessimism             -0.266    76.859    
    SLICE_X11Y58         FDRE (Hold_fdre_C_D)         0.112    76.971    dac/phase1_reg[27]
  -------------------------------------------------------------------
                         required time                        -76.971    
                         arrival time                          77.244    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 dac/phase1_reg[31]/C
                            (falling edge-triggered cell FDRE clocked by clk_6mhz5540_clk_wiz_0  {rise@0.000ns fall@76.296ns period=152.592ns})
  Destination:            dac/phase1_reg[31]/D
                            (falling edge-triggered cell FDRE clocked by clk_6mhz5540_clk_wiz_0  {rise@0.000ns fall@76.296ns period=152.592ns})
  Path Group:             clk_6mhz5540_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_6mhz5540_clk_wiz_0 fall@76.296ns - clk_6mhz5540_clk_wiz_0 fall@76.296ns)
  Data Path Delay:        0.389ns  (logic 0.254ns (65.349%)  route 0.135ns (34.649%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.003ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns = ( 77.124 - 76.296 ) 
    Source Clock Delay      (SCD):    0.560ns = ( 76.856 - 76.296 ) 
    Clock Pessimism Removal (CPR):    0.266ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_6mhz5540_clk_wiz_0 fall edge)
                                                     76.296    76.296 f  
    BUFGCTRL_X0Y1        BUFG                         0.000    76.296 f  i_clk_12mhz_IBUF_BUFG_inst/O
                         net (fo=343, routed)         0.547    76.843    clock_manager/inst/clk_12mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.057    75.785 f  clock_manager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    76.270    clock_manager/inst/clk_6mhz5540_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    76.296 f  clock_manager/inst/clkout2_buf/O
                         net (fo=186, routed)         0.560    76.856    dac/clk_6mhz5540
    SLICE_X11Y59         FDRE                                         r  dac/phase1_reg[31]/C  (IS_INVERTED)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y59         FDRE (Prop_fdre_C_Q)         0.146    77.002 r  dac/phase1_reg[31]/Q
                         net (fo=53, routed)          0.135    77.136    dac/phase1_reg[31]
    SLICE_X11Y59         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    77.244 r  dac/phase1_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000    77.244    dac/phase1_reg[28]_i_1_n_4
    SLICE_X11Y59         FDRE                                         r  dac/phase1_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_6mhz5540_clk_wiz_0 fall edge)
                                                     76.296    76.296 f  
    BUFGCTRL_X0Y1        BUFG                         0.000    76.296 f  i_clk_12mhz_IBUF_BUFG_inst/O
                         net (fo=343, routed)         0.815    77.111    clock_manager/inst/clk_12mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.371    75.739 f  clock_manager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    76.267    clock_manager/inst/clk_6mhz5540_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    76.296 f  clock_manager/inst/clkout2_buf/O
                         net (fo=186, routed)         0.828    77.124    dac/clk_6mhz5540
    SLICE_X11Y59         FDRE                                         r  dac/phase1_reg[31]/C  (IS_INVERTED)
                         clock pessimism             -0.266    76.859    
    SLICE_X11Y59         FDRE (Hold_fdre_C_D)         0.112    76.971    dac/phase1_reg[31]
  -------------------------------------------------------------------
                         required time                        -76.971    
                         arrival time                          77.244    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 dac/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_6mhz5540_clk_wiz_0  {rise@0.000ns fall@76.296ns period=152.592ns})
  Destination:            dac/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_6mhz5540_clk_wiz_0  {rise@0.000ns fall@76.296ns period=152.592ns})
  Path Group:             clk_6mhz5540_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_6mhz5540_clk_wiz_0 rise@0.000ns - clk_6mhz5540_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.141ns (39.939%)  route 0.212ns (60.061%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.821ns
    Source Clock Delay      (SCD):    0.552ns
    Clock Pessimism Removal (CPR):    0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_6mhz5540_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  i_clk_12mhz_IBUF_BUFG_inst/O
                         net (fo=343, routed)         0.547     0.547    clock_manager/inst/clk_12mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.057    -0.511 r  clock_manager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.485    -0.026    clock_manager/inst/clk_6mhz5540_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.000 r  clock_manager/inst/clkout2_buf/O
                         net (fo=186, routed)         0.552     0.552    dac/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X20Y21         FDRE                                         r  dac/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y21         FDRE (Prop_fdre_C_Q)         0.141     0.693 r  dac/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/Q
                         net (fo=17, routed)          0.212     0.905    dac/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[2]
    SLICE_X22Y20         FDRE                                         r  dac/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_6mhz5540_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y1        BUFG                         0.000     0.000 r  i_clk_12mhz_IBUF_BUFG_inst/O
                         net (fo=343, routed)         0.815     0.815    clock_manager/inst/clk_12mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.371    -0.557 r  clock_manager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -0.029    clock_manager/inst/clk_6mhz5540_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  clock_manager/inst/clkout2_buf/O
                         net (fo=186, routed)         0.821     0.821    dac/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/clka
    SLICE_X22Y20         FDRE                                         r  dac/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]/C
                         clock pessimism             -0.254     0.567    
    SLICE_X22Y20         FDRE (Hold_fdre_C_D)         0.063     0.630    dac/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.630    
                         arrival time                           0.905    
  -------------------------------------------------------------------
                         slack                                  0.275    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_6mhz5540_clk_wiz_0
Waveform(ns):       { 0.000 76.296 }
Period(ns):         152.592
Sources:            { clock_manager/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         152.592     149.700    RAMB36_X0Y19     dac/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         152.592     149.700    RAMB36_X0Y19     dac/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[17].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         152.592     149.700    RAMB36_X0Y15     dac/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         152.592     149.700    RAMB36_X0Y15     dac/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         152.592     149.700    RAMB36_X0Y8      dac/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         152.592     149.700    RAMB36_X0Y8      dac/square/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_T/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         152.592     149.700    RAMB36_X0Y16     dac/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         152.592     149.700    RAMB36_X0Y16     dac/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[16].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.892         152.592     149.700    RAMB36_X0Y9      dac/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.892         152.592     149.700    RAMB36_X0Y9      dac/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[18].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.CASCADED_PRIM36.ram_B/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       152.592     60.768     MMCME2_ADV_X1Y0  clock_manager/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    FDRE/C              n/a            0.500         76.296      75.796     SLICE_X19Y17     dac/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         76.296      75.796     SLICE_X18Y17     dac/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         76.296      75.796     SLICE_X18Y17     dac/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         76.296      75.796     SLICE_X18Y17     dac/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         76.296      75.796     SLICE_X18Y17     dac/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_b.B/no_softecc_sel_reg.ce_pri.sel_pipe_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         76.296      75.796     SLICE_X22Y21     dac/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         76.296      75.796     SLICE_X22Y21     dac/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         76.296      75.796     SLICE_X20Y21     dac/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         76.296      75.796     SLICE_X20Y21     dac/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         76.296      75.796     SLICE_X20Y21     dac/sinus/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         76.296      75.796     SLICE_X11Y54     dac/phase1_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         76.296      75.796     SLICE_X11Y54     dac/phase1_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         76.296      75.796     SLICE_X11Y55     dac/phase1_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         76.296      75.796     SLICE_X11Y55     dac/phase1_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         76.296      75.796     SLICE_X11Y55     dac/phase1_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         76.296      75.796     SLICE_X11Y55     dac/phase1_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         76.296      75.796     SLICE_X11Y56     dac/phase1_reg[16]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         76.296      75.796     SLICE_X11Y56     dac/phase1_reg[17]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         76.296      75.796     SLICE_X11Y56     dac/phase1_reg[18]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         76.296      75.796     SLICE_X11Y56     dac/phase1_reg[19]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { clock_manager/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         83.333      81.178     BUFGCTRL_X0Y4    clock_manager/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         83.333      82.084     MMCME2_ADV_X1Y0  clock_manager/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         83.333      82.084     MMCME2_ADV_X1Y0  clock_manager/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       83.333      16.667     MMCME2_ADV_X1Y0  clock_manager/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       83.333      130.027    MMCME2_ADV_X1Y0  clock_manager/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack       75.240ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.255ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       41.160ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             75.240ns  (required time - arrival time)
  Source:                 adc/adc_fifo2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            step_scale1/phase1[0]_i_222_psbram_replica_14/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.843ns  (logic 2.454ns (31.287%)  route 5.389ns (68.713%))
  Logic Levels:           0  
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 88.115 - 83.330 ) 
    Source Clock Delay      (SCD):    5.117ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  i_clk_12mhz (IN)
                         net (fo=0)                   0.000     0.000    i_clk_12mhz
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  i_clk_12mhz_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    i_clk_12mhz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.527 r  i_clk_12mhz_IBUF_BUFG_inst/O
                         net (fo=343, routed)         1.590     5.117    adc/adc_fifo2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB18_X0Y23         RAMB18E1                                     r  adc/adc_fifo2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y23         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[10])
                                                      2.454     7.571 r  adc/adc_fifo2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[10]
                         net (fo=33, routed)          5.389    12.961    step_scale1/phase1[0]_i_222_psbram_n
    SLICE_X15Y36         FDRE                                         r  step_scale1/phase1[0]_i_222_psbram_replica_14/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  i_clk_12mhz (IN)
                         net (fo=0)                   0.000    83.330    i_clk_12mhz
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  i_clk_12mhz_IBUF_inst/O
                         net (fo=1, routed)           1.862    86.587    i_clk_12mhz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    86.678 r  i_clk_12mhz_IBUF_BUFG_inst/O
                         net (fo=343, routed)         1.437    88.115    step_scale1/clkb
    SLICE_X15Y36         FDRE                                         r  step_scale1/phase1[0]_i_222_psbram_replica_14/C
                         clock pessimism              0.179    88.294    
                         clock uncertainty           -0.035    88.259    
    SLICE_X15Y36         FDRE (Setup_fdre_C_D)       -0.058    88.201    step_scale1/phase1[0]_i_222_psbram_replica_14
  -------------------------------------------------------------------
                         required time                         88.201    
                         arrival time                         -12.961    
  -------------------------------------------------------------------
                         slack                                 75.240    

Slack (MET) :             75.796ns  (required time - arrival time)
  Source:                 adc/adc_fifo2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            step_scale1/phase1[0]_i_222_psbram_replica_18/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.289ns  (logic 2.454ns (33.666%)  route 4.835ns (66.334%))
  Logic Levels:           0  
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 88.117 - 83.330 ) 
    Source Clock Delay      (SCD):    5.117ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  i_clk_12mhz (IN)
                         net (fo=0)                   0.000     0.000    i_clk_12mhz
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  i_clk_12mhz_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    i_clk_12mhz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.527 r  i_clk_12mhz_IBUF_BUFG_inst/O
                         net (fo=343, routed)         1.590     5.117    adc/adc_fifo2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB18_X0Y23         RAMB18E1                                     r  adc/adc_fifo2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y23         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[10])
                                                      2.454     7.571 r  adc/adc_fifo2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[10]
                         net (fo=33, routed)          4.835    12.406    step_scale1/phase1[0]_i_222_psbram_n
    SLICE_X15Y38         FDRE                                         r  step_scale1/phase1[0]_i_222_psbram_replica_18/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  i_clk_12mhz (IN)
                         net (fo=0)                   0.000    83.330    i_clk_12mhz
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  i_clk_12mhz_IBUF_inst/O
                         net (fo=1, routed)           1.862    86.587    i_clk_12mhz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    86.678 r  i_clk_12mhz_IBUF_BUFG_inst/O
                         net (fo=343, routed)         1.439    88.117    step_scale1/clkb
    SLICE_X15Y38         FDRE                                         r  step_scale1/phase1[0]_i_222_psbram_replica_18/C
                         clock pessimism              0.179    88.296    
                         clock uncertainty           -0.035    88.261    
    SLICE_X15Y38         FDRE (Setup_fdre_C_D)       -0.058    88.203    step_scale1/phase1[0]_i_222_psbram_replica_18
  -------------------------------------------------------------------
                         required time                         88.203    
                         arrival time                         -12.406    
  -------------------------------------------------------------------
                         slack                                 75.796    

Slack (MET) :             76.001ns  (required time - arrival time)
  Source:                 adc/adc_fifo2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            step_scale1/phase1[0]_i_222_psbram_replica_17/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.084ns  (logic 2.454ns (34.639%)  route 4.630ns (65.361%))
  Logic Levels:           0  
  Clock Path Skew:        -0.151ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 88.117 - 83.330 ) 
    Source Clock Delay      (SCD):    5.117ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  i_clk_12mhz (IN)
                         net (fo=0)                   0.000     0.000    i_clk_12mhz
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  i_clk_12mhz_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    i_clk_12mhz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.527 r  i_clk_12mhz_IBUF_BUFG_inst/O
                         net (fo=343, routed)         1.590     5.117    adc/adc_fifo2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB18_X0Y23         RAMB18E1                                     r  adc/adc_fifo2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y23         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[10])
                                                      2.454     7.571 r  adc/adc_fifo2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[10]
                         net (fo=33, routed)          4.630    12.202    step_scale1/phase1[0]_i_222_psbram_n
    SLICE_X9Y38          FDRE                                         r  step_scale1/phase1[0]_i_222_psbram_replica_17/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  i_clk_12mhz (IN)
                         net (fo=0)                   0.000    83.330    i_clk_12mhz
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  i_clk_12mhz_IBUF_inst/O
                         net (fo=1, routed)           1.862    86.587    i_clk_12mhz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    86.678 r  i_clk_12mhz_IBUF_BUFG_inst/O
                         net (fo=343, routed)         1.439    88.117    step_scale1/clkb
    SLICE_X9Y38          FDRE                                         r  step_scale1/phase1[0]_i_222_psbram_replica_17/C
                         clock pessimism              0.179    88.296    
                         clock uncertainty           -0.035    88.261    
    SLICE_X9Y38          FDRE (Setup_fdre_C_D)       -0.058    88.203    step_scale1/phase1[0]_i_222_psbram_replica_17
  -------------------------------------------------------------------
                         required time                         88.203    
                         arrival time                         -12.202    
  -------------------------------------------------------------------
                         slack                                 76.001    

Slack (MET) :             76.347ns  (required time - arrival time)
  Source:                 adc/adc_fifo2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            step_scale1/phase1[0]_i_222_psbram_replica_12/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.766ns  (logic 2.454ns (36.269%)  route 4.312ns (63.731%))
  Logic Levels:           0  
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 88.115 - 83.330 ) 
    Source Clock Delay      (SCD):    5.117ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  i_clk_12mhz (IN)
                         net (fo=0)                   0.000     0.000    i_clk_12mhz
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  i_clk_12mhz_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    i_clk_12mhz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.527 r  i_clk_12mhz_IBUF_BUFG_inst/O
                         net (fo=343, routed)         1.590     5.117    adc/adc_fifo2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB18_X0Y23         RAMB18E1                                     r  adc/adc_fifo2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y23         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[10])
                                                      2.454     7.571 r  adc/adc_fifo2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[10]
                         net (fo=33, routed)          4.312    11.883    step_scale1/phase1[0]_i_222_psbram_n
    SLICE_X8Y35          FDRE                                         r  step_scale1/phase1[0]_i_222_psbram_replica_12/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  i_clk_12mhz (IN)
                         net (fo=0)                   0.000    83.330    i_clk_12mhz
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  i_clk_12mhz_IBUF_inst/O
                         net (fo=1, routed)           1.862    86.587    i_clk_12mhz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    86.678 r  i_clk_12mhz_IBUF_BUFG_inst/O
                         net (fo=343, routed)         1.437    88.115    step_scale1/clkb
    SLICE_X8Y35          FDRE                                         r  step_scale1/phase1[0]_i_222_psbram_replica_12/C
                         clock pessimism              0.179    88.294    
                         clock uncertainty           -0.035    88.259    
    SLICE_X8Y35          FDRE (Setup_fdre_C_D)       -0.028    88.231    step_scale1/phase1[0]_i_222_psbram_replica_12
  -------------------------------------------------------------------
                         required time                         88.231    
                         arrival time                         -11.883    
  -------------------------------------------------------------------
                         slack                                 76.347    

Slack (MET) :             76.353ns  (required time - arrival time)
  Source:                 adc/adc_fifo2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            step_scale1/phase1[0]_i_222_psbram_3_replica_3/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.729ns  (logic 2.454ns (36.467%)  route 4.275ns (63.533%))
  Logic Levels:           0  
  Clock Path Skew:        -0.154ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 88.114 - 83.330 ) 
    Source Clock Delay      (SCD):    5.117ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  i_clk_12mhz (IN)
                         net (fo=0)                   0.000     0.000    i_clk_12mhz
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  i_clk_12mhz_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    i_clk_12mhz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.527 r  i_clk_12mhz_IBUF_BUFG_inst/O
                         net (fo=343, routed)         1.590     5.117    adc/adc_fifo2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB18_X0Y23         RAMB18E1                                     r  adc/adc_fifo2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y23         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.454     7.571 r  adc/adc_fifo2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[2]
                         net (fo=22, routed)          4.275    11.846    step_scale1/phase1[0]_i_222_psbram_n_3
    SLICE_X9Y34          FDRE                                         r  step_scale1/phase1[0]_i_222_psbram_3_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  i_clk_12mhz (IN)
                         net (fo=0)                   0.000    83.330    i_clk_12mhz
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  i_clk_12mhz_IBUF_inst/O
                         net (fo=1, routed)           1.862    86.587    i_clk_12mhz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    86.678 r  i_clk_12mhz_IBUF_BUFG_inst/O
                         net (fo=343, routed)         1.436    88.114    step_scale1/clkb
    SLICE_X9Y34          FDRE                                         r  step_scale1/phase1[0]_i_222_psbram_3_replica_3/C
                         clock pessimism              0.179    88.293    
                         clock uncertainty           -0.035    88.258    
    SLICE_X9Y34          FDRE (Setup_fdre_C_D)       -0.058    88.200    step_scale1/phase1[0]_i_222_psbram_3_replica_3
  -------------------------------------------------------------------
                         required time                         88.200    
                         arrival time                         -11.846    
  -------------------------------------------------------------------
                         slack                                 76.353    

Slack (MET) :             76.455ns  (required time - arrival time)
  Source:                 adc/adc_fifo2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            step_scale1/phase1[0]_i_222_psbram_4_replica_6/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.623ns  (logic 2.454ns (37.051%)  route 4.169ns (62.949%))
  Logic Levels:           0  
  Clock Path Skew:        -0.155ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 88.113 - 83.330 ) 
    Source Clock Delay      (SCD):    5.117ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  i_clk_12mhz (IN)
                         net (fo=0)                   0.000     0.000    i_clk_12mhz
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  i_clk_12mhz_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    i_clk_12mhz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.527 r  i_clk_12mhz_IBUF_BUFG_inst/O
                         net (fo=343, routed)         1.590     5.117    adc/adc_fifo2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB18_X0Y23         RAMB18E1                                     r  adc/adc_fifo2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y23         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.454     7.571 r  adc/adc_fifo2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[1]
                         net (fo=21, routed)          4.169    11.740    step_scale1/phase1[0]_i_222_psbram_n_4
    SLICE_X11Y32         FDRE                                         r  step_scale1/phase1[0]_i_222_psbram_4_replica_6/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  i_clk_12mhz (IN)
                         net (fo=0)                   0.000    83.330    i_clk_12mhz
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  i_clk_12mhz_IBUF_inst/O
                         net (fo=1, routed)           1.862    86.587    i_clk_12mhz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    86.678 r  i_clk_12mhz_IBUF_BUFG_inst/O
                         net (fo=343, routed)         1.435    88.113    step_scale1/clkb
    SLICE_X11Y32         FDRE                                         r  step_scale1/phase1[0]_i_222_psbram_4_replica_6/C
                         clock pessimism              0.179    88.292    
                         clock uncertainty           -0.035    88.257    
    SLICE_X11Y32         FDRE (Setup_fdre_C_D)       -0.061    88.196    step_scale1/phase1[0]_i_222_psbram_4_replica_6
  -------------------------------------------------------------------
                         required time                         88.196    
                         arrival time                         -11.740    
  -------------------------------------------------------------------
                         slack                                 76.455    

Slack (MET) :             76.467ns  (required time - arrival time)
  Source:                 adc/adc_fifo2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            step_scale1/phase1[0]_i_222_psbram_3_replica_17/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.681ns  (logic 2.454ns (36.731%)  route 4.227ns (63.269%))
  Logic Levels:           0  
  Clock Path Skew:        -0.085ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 88.183 - 83.330 ) 
    Source Clock Delay      (SCD):    5.117ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  i_clk_12mhz (IN)
                         net (fo=0)                   0.000     0.000    i_clk_12mhz
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  i_clk_12mhz_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    i_clk_12mhz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.527 r  i_clk_12mhz_IBUF_BUFG_inst/O
                         net (fo=343, routed)         1.590     5.117    adc/adc_fifo2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB18_X0Y23         RAMB18E1                                     r  adc/adc_fifo2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y23         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.454     7.571 r  adc/adc_fifo2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[2]
                         net (fo=22, routed)          4.227    11.798    step_scale1/phase1[0]_i_222_psbram_n_3
    SLICE_X5Y35          FDRE                                         r  step_scale1/phase1[0]_i_222_psbram_3_replica_17/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  i_clk_12mhz (IN)
                         net (fo=0)                   0.000    83.330    i_clk_12mhz
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  i_clk_12mhz_IBUF_inst/O
                         net (fo=1, routed)           1.862    86.587    i_clk_12mhz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    86.678 r  i_clk_12mhz_IBUF_BUFG_inst/O
                         net (fo=343, routed)         1.505    88.183    step_scale1/clkb
    SLICE_X5Y35          FDRE                                         r  step_scale1/phase1[0]_i_222_psbram_3_replica_17/C
                         clock pessimism              0.179    88.362    
                         clock uncertainty           -0.035    88.327    
    SLICE_X5Y35          FDRE (Setup_fdre_C_D)       -0.061    88.266    step_scale1/phase1[0]_i_222_psbram_3_replica_17
  -------------------------------------------------------------------
                         required time                         88.266    
                         arrival time                         -11.798    
  -------------------------------------------------------------------
                         slack                                 76.467    

Slack (MET) :             76.530ns  (required time - arrival time)
  Source:                 adc/adc_fifo2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            step_scale1/phase1[0]_i_222_psbram_3_replica_9/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.583ns  (logic 2.454ns (37.276%)  route 4.129ns (62.724%))
  Logic Levels:           0  
  Clock Path Skew:        -0.153ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 88.115 - 83.330 ) 
    Source Clock Delay      (SCD):    5.117ns
    Clock Pessimism Removal (CPR):    0.179ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  i_clk_12mhz (IN)
                         net (fo=0)                   0.000     0.000    i_clk_12mhz
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  i_clk_12mhz_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    i_clk_12mhz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.527 r  i_clk_12mhz_IBUF_BUFG_inst/O
                         net (fo=343, routed)         1.590     5.117    adc/adc_fifo2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB18_X0Y23         RAMB18E1                                     r  adc/adc_fifo2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y23         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[2])
                                                      2.454     7.571 r  adc/adc_fifo2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[2]
                         net (fo=22, routed)          4.129    11.700    step_scale1/phase1[0]_i_222_psbram_n_3
    SLICE_X12Y35         FDRE                                         r  step_scale1/phase1[0]_i_222_psbram_3_replica_9/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  i_clk_12mhz (IN)
                         net (fo=0)                   0.000    83.330    i_clk_12mhz
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  i_clk_12mhz_IBUF_inst/O
                         net (fo=1, routed)           1.862    86.587    i_clk_12mhz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    86.678 r  i_clk_12mhz_IBUF_BUFG_inst/O
                         net (fo=343, routed)         1.437    88.115    step_scale1/clkb
    SLICE_X12Y35         FDRE                                         r  step_scale1/phase1[0]_i_222_psbram_3_replica_9/C
                         clock pessimism              0.179    88.294    
                         clock uncertainty           -0.035    88.259    
    SLICE_X12Y35         FDRE (Setup_fdre_C_D)       -0.028    88.231    step_scale1/phase1[0]_i_222_psbram_3_replica_9
  -------------------------------------------------------------------
                         required time                         88.231    
                         arrival time                         -11.700    
  -------------------------------------------------------------------
                         slack                                 76.530    

Slack (MET) :             76.629ns  (required time - arrival time)
  Source:                 adc/adc_fifo1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            step_scale2/phase2[0]_i_222_psbram_4_replica_8/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.517ns  (logic 2.454ns (37.653%)  route 4.063ns (62.347%))
  Logic Levels:           0  
  Clock Path Skew:        -0.090ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.769ns = ( 88.099 - 83.330 ) 
    Source Clock Delay      (SCD):    5.117ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  i_clk_12mhz (IN)
                         net (fo=0)                   0.000     0.000    i_clk_12mhz
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  i_clk_12mhz_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    i_clk_12mhz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.527 r  i_clk_12mhz_IBUF_BUFG_inst/O
                         net (fo=343, routed)         1.590     5.117    adc/adc_fifo1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB18_X0Y22         RAMB18E1                                     r  adc/adc_fifo1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y22         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[1])
                                                      2.454     7.571 r  adc/adc_fifo1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[1]
                         net (fo=18, routed)          4.063    11.635    step_scale2/phase2[0]_i_222_psbram_n_4
    SLICE_X11Y69         FDRE                                         r  step_scale2/phase2[0]_i_222_psbram_4_replica_8/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  i_clk_12mhz (IN)
                         net (fo=0)                   0.000    83.330    i_clk_12mhz
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  i_clk_12mhz_IBUF_inst/O
                         net (fo=1, routed)           1.862    86.587    i_clk_12mhz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    86.678 r  i_clk_12mhz_IBUF_BUFG_inst/O
                         net (fo=343, routed)         1.422    88.099    step_scale2/clkb
    SLICE_X11Y69         FDRE                                         r  step_scale2/phase2[0]_i_222_psbram_4_replica_8/C
                         clock pessimism              0.257    88.357    
                         clock uncertainty           -0.035    88.321    
    SLICE_X11Y69         FDRE (Setup_fdre_C_D)       -0.058    88.263    step_scale2/phase2[0]_i_222_psbram_4_replica_8
  -------------------------------------------------------------------
                         required time                         88.263    
                         arrival time                         -11.635    
  -------------------------------------------------------------------
                         slack                                 76.629    

Slack (MET) :             76.672ns  (required time - arrival time)
  Source:                 adc/adc_fifo1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            step_scale2/phase2[0]_i_222_psbram_replica_20/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            83.330ns  (sys_clk_pin rise@83.330ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.497ns  (logic 2.454ns (37.770%)  route 4.043ns (62.230%))
  Logic Levels:           0  
  Clock Path Skew:        -0.094ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.765ns = ( 88.095 - 83.330 ) 
    Source Clock Delay      (SCD):    5.117ns
    Clock Pessimism Removal (CPR):    0.257ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  i_clk_12mhz (IN)
                         net (fo=0)                   0.000     0.000    i_clk_12mhz
    M9                   IBUF (Prop_ibuf_I_O)         1.465     1.465 r  i_clk_12mhz_IBUF_inst/O
                         net (fo=1, routed)           1.966     3.431    i_clk_12mhz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.527 r  i_clk_12mhz_IBUF_BUFG_inst/O
                         net (fo=343, routed)         1.590     5.117    adc/adc_fifo1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB18_X0Y22         RAMB18E1                                     r  adc/adc_fifo1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y22         RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[10])
                                                      2.454     7.571 r  adc/adc_fifo1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DOADO[10]
                         net (fo=24, routed)          4.043    11.614    step_scale2/phase2[0]_i_222_psbram_n
    SLICE_X10Y76         FDRE                                         r  step_scale2/phase2[0]_i_222_psbram_replica_20/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     83.330    83.330 r  
    M9                                                0.000    83.330 r  i_clk_12mhz (IN)
                         net (fo=0)                   0.000    83.330    i_clk_12mhz
    M9                   IBUF (Prop_ibuf_I_O)         1.395    84.725 r  i_clk_12mhz_IBUF_inst/O
                         net (fo=1, routed)           1.862    86.587    i_clk_12mhz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    86.678 r  i_clk_12mhz_IBUF_BUFG_inst/O
                         net (fo=343, routed)         1.418    88.095    step_scale2/clkb
    SLICE_X10Y76         FDRE                                         r  step_scale2/phase2[0]_i_222_psbram_replica_20/C
                         clock pessimism              0.257    88.353    
                         clock uncertainty           -0.035    88.317    
    SLICE_X10Y76         FDRE (Setup_fdre_C_D)       -0.031    88.286    step_scale2/phase2[0]_i_222_psbram_replica_20
  -------------------------------------------------------------------
                         required time                         88.286    
                         arrival time                         -11.614    
  -------------------------------------------------------------------
                         slack                                 76.672    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 button_manager/timer2/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            button_manager/timer2/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  i_clk_12mhz (IN)
                         net (fo=0)                   0.000     0.000    i_clk_12mhz
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  i_clk_12mhz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    i_clk_12mhz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.890 r  i_clk_12mhz_IBUF_BUFG_inst/O
                         net (fo=343, routed)         0.557     1.447    button_manager/timer2/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X29Y18         FDRE                                         r  button_manager/timer2/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y18         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  button_manager/timer2/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[8]/Q
                         net (fo=1, routed)           0.108     1.696    button_manager/timer2/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/Q[7]
    SLICE_X29Y18         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.804 r  button_manager/timer2/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=2, routed)           0.000     1.804    button_manager/timer2/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[7]
    SLICE_X29Y18         FDRE                                         r  button_manager/timer2/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  i_clk_12mhz (IN)
                         net (fo=0)                   0.000     0.000    i_clk_12mhz
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  i_clk_12mhz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    i_clk_12mhz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.135 r  i_clk_12mhz_IBUF_BUFG_inst/O
                         net (fo=343, routed)         0.825     1.959    button_manager/timer2/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X29Y18         FDRE                                         r  button_manager/timer2/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[8]/C
                         clock pessimism             -0.512     1.447    
    SLICE_X29Y18         FDRE (Hold_fdre_C_D)         0.102     1.549    button_manager/timer2/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 button_manager/timer1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            button_manager/timer1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  i_clk_12mhz (IN)
                         net (fo=0)                   0.000     0.000    i_clk_12mhz
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  i_clk_12mhz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    i_clk_12mhz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.890 r  i_clk_12mhz_IBUF_BUFG_inst/O
                         net (fo=343, routed)         0.555     1.445    button_manager/timer1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X33Y21         FDRE                                         r  button_manager/timer1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y21         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  button_manager/timer1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[12]/Q
                         net (fo=1, routed)           0.108     1.694    button_manager/timer1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/Q[11]
    SLICE_X33Y21         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.802 r  button_manager/timer1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/O[3]
                         net (fo=2, routed)           0.000     1.802    button_manager/timer1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[11]
    SLICE_X33Y21         FDRE                                         r  button_manager/timer1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  i_clk_12mhz (IN)
                         net (fo=0)                   0.000     0.000    i_clk_12mhz
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  i_clk_12mhz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    i_clk_12mhz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.135 r  i_clk_12mhz_IBUF_BUFG_inst/O
                         net (fo=343, routed)         0.823     1.957    button_manager/timer1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X33Y21         FDRE                                         r  button_manager/timer1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[12]/C
                         clock pessimism             -0.512     1.445    
    SLICE_X33Y21         FDRE (Hold_fdre_C_D)         0.102     1.547    button_manager/timer1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 button_manager/timer1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            button_manager/timer1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  i_clk_12mhz (IN)
                         net (fo=0)                   0.000     0.000    i_clk_12mhz
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  i_clk_12mhz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    i_clk_12mhz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.890 r  i_clk_12mhz_IBUF_BUFG_inst/O
                         net (fo=343, routed)         0.555     1.445    button_manager/timer1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X33Y22         FDRE                                         r  button_manager/timer1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y22         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  button_manager/timer1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[16]/Q
                         net (fo=1, routed)           0.108     1.694    button_manager/timer1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/Q[15]
    SLICE_X33Y22         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.802 r  button_manager/timer1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/O[3]
                         net (fo=2, routed)           0.000     1.802    button_manager/timer1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[15]
    SLICE_X33Y22         FDRE                                         r  button_manager/timer1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  i_clk_12mhz (IN)
                         net (fo=0)                   0.000     0.000    i_clk_12mhz
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  i_clk_12mhz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    i_clk_12mhz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.135 r  i_clk_12mhz_IBUF_BUFG_inst/O
                         net (fo=343, routed)         0.822     1.956    button_manager/timer1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X33Y22         FDRE                                         r  button_manager/timer1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[16]/C
                         clock pessimism             -0.511     1.445    
    SLICE_X33Y22         FDRE (Hold_fdre_C_D)         0.102     1.547    button_manager/timer1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 button_manager/timer1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            button_manager/timer1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  i_clk_12mhz (IN)
                         net (fo=0)                   0.000     0.000    i_clk_12mhz
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  i_clk_12mhz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    i_clk_12mhz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.890 r  i_clk_12mhz_IBUF_BUFG_inst/O
                         net (fo=343, routed)         0.553     1.443    button_manager/timer1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X33Y23         FDRE                                         r  button_manager/timer1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y23         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  button_manager/timer1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[20]/Q
                         net (fo=1, routed)           0.108     1.692    button_manager/timer1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/Q[19]
    SLICE_X33Y23         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.800 r  button_manager/timer1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/O[3]
                         net (fo=2, routed)           0.000     1.800    button_manager/timer1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[19]
    SLICE_X33Y23         FDRE                                         r  button_manager/timer1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  i_clk_12mhz (IN)
                         net (fo=0)                   0.000     0.000    i_clk_12mhz
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  i_clk_12mhz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    i_clk_12mhz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.135 r  i_clk_12mhz_IBUF_BUFG_inst/O
                         net (fo=343, routed)         0.820     1.954    button_manager/timer1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X33Y23         FDRE                                         r  button_manager/timer1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[20]/C
                         clock pessimism             -0.511     1.443    
    SLICE_X33Y23         FDRE (Hold_fdre_C_D)         0.102     1.545    button_manager/timer1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.800    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 button_manager/timer1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            button_manager/timer1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  i_clk_12mhz (IN)
                         net (fo=0)                   0.000     0.000    i_clk_12mhz
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  i_clk_12mhz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    i_clk_12mhz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.890 r  i_clk_12mhz_IBUF_BUFG_inst/O
                         net (fo=343, routed)         0.557     1.447    button_manager/timer1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X33Y19         FDRE                                         r  button_manager/timer1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y19         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  button_manager/timer1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/Q
                         net (fo=1, routed)           0.108     1.696    button_manager/timer1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/Q[3]
    SLICE_X33Y19         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.804 r  button_manager/timer1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/O[3]
                         net (fo=2, routed)           0.000     1.804    button_manager/timer1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[3]
    SLICE_X33Y19         FDRE                                         r  button_manager/timer1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  i_clk_12mhz (IN)
                         net (fo=0)                   0.000     0.000    i_clk_12mhz
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  i_clk_12mhz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    i_clk_12mhz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.135 r  i_clk_12mhz_IBUF_BUFG_inst/O
                         net (fo=343, routed)         0.825     1.959    button_manager/timer1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X33Y19         FDRE                                         r  button_manager/timer1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/C
                         clock pessimism             -0.512     1.447    
    SLICE_X33Y19         FDRE (Hold_fdre_C_D)         0.102     1.549    button_manager/timer1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 button_manager/timer1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            button_manager/timer1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  i_clk_12mhz (IN)
                         net (fo=0)                   0.000     0.000    i_clk_12mhz
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  i_clk_12mhz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    i_clk_12mhz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.890 r  i_clk_12mhz_IBUF_BUFG_inst/O
                         net (fo=343, routed)         0.556     1.446    button_manager/timer1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X33Y20         FDRE                                         r  button_manager/timer1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y20         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  button_manager/timer1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[8]/Q
                         net (fo=1, routed)           0.108     1.695    button_manager/timer1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/Q[7]
    SLICE_X33Y20         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.803 r  button_manager/timer1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[4].carrymux_CARRY4/O[3]
                         net (fo=2, routed)           0.000     1.803    button_manager/timer1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[7]
    SLICE_X33Y20         FDRE                                         r  button_manager/timer1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  i_clk_12mhz (IN)
                         net (fo=0)                   0.000     0.000    i_clk_12mhz
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  i_clk_12mhz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    i_clk_12mhz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.135 r  i_clk_12mhz_IBUF_BUFG_inst/O
                         net (fo=343, routed)         0.824     1.958    button_manager/timer1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X33Y20         FDRE                                         r  button_manager/timer1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[8]/C
                         clock pessimism             -0.512     1.446    
    SLICE_X33Y20         FDRE (Hold_fdre_C_D)         0.102     1.548    button_manager/timer1/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 button_manager/timer2/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            button_manager/timer2/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  i_clk_12mhz (IN)
                         net (fo=0)                   0.000     0.000    i_clk_12mhz
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  i_clk_12mhz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    i_clk_12mhz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.890 r  i_clk_12mhz_IBUF_BUFG_inst/O
                         net (fo=343, routed)         0.556     1.446    button_manager/timer2/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X29Y19         FDRE                                         r  button_manager/timer2/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y19         FDRE (Prop_fdre_C_Q)         0.141     1.587 r  button_manager/timer2/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[12]/Q
                         net (fo=1, routed)           0.108     1.695    button_manager/timer2/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/Q[11]
    SLICE_X29Y19         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.803 r  button_manager/timer2/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[8].carrymux_CARRY4/O[3]
                         net (fo=2, routed)           0.000     1.803    button_manager/timer2/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[11]
    SLICE_X29Y19         FDRE                                         r  button_manager/timer2/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  i_clk_12mhz (IN)
                         net (fo=0)                   0.000     0.000    i_clk_12mhz
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  i_clk_12mhz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    i_clk_12mhz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.135 r  i_clk_12mhz_IBUF_BUFG_inst/O
                         net (fo=343, routed)         0.824     1.958    button_manager/timer2/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X29Y19         FDRE                                         r  button_manager/timer2/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[12]/C
                         clock pessimism             -0.512     1.446    
    SLICE_X29Y19         FDRE (Hold_fdre_C_D)         0.102     1.548    button_manager/timer2/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 button_manager/timer2/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            button_manager/timer2/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  i_clk_12mhz (IN)
                         net (fo=0)                   0.000     0.000    i_clk_12mhz
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  i_clk_12mhz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    i_clk_12mhz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.890 r  i_clk_12mhz_IBUF_BUFG_inst/O
                         net (fo=343, routed)         0.555     1.445    button_manager/timer2/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X29Y20         FDRE                                         r  button_manager/timer2/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y20         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  button_manager/timer2/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[16]/Q
                         net (fo=1, routed)           0.108     1.694    button_manager/timer2/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/Q[15]
    SLICE_X29Y20         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.802 r  button_manager/timer2/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[12].carrymux_CARRY4/O[3]
                         net (fo=2, routed)           0.000     1.802    button_manager/timer2/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[15]
    SLICE_X29Y20         FDRE                                         r  button_manager/timer2/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  i_clk_12mhz (IN)
                         net (fo=0)                   0.000     0.000    i_clk_12mhz
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  i_clk_12mhz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    i_clk_12mhz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.135 r  i_clk_12mhz_IBUF_BUFG_inst/O
                         net (fo=343, routed)         0.823     1.957    button_manager/timer2/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X29Y20         FDRE                                         r  button_manager/timer2/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[16]/C
                         clock pessimism             -0.512     1.445    
    SLICE_X29Y20         FDRE (Hold_fdre_C_D)         0.102     1.547    button_manager/timer2/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 button_manager/timer2/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            button_manager/timer2/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.956ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  i_clk_12mhz (IN)
                         net (fo=0)                   0.000     0.000    i_clk_12mhz
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  i_clk_12mhz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    i_clk_12mhz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.890 r  i_clk_12mhz_IBUF_BUFG_inst/O
                         net (fo=343, routed)         0.554     1.444    button_manager/timer2/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X29Y21         FDRE                                         r  button_manager/timer2/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y21         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  button_manager/timer2/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[20]/Q
                         net (fo=1, routed)           0.108     1.693    button_manager/timer2/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/Q[19]
    SLICE_X29Y21         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.801 r  button_manager/timer2/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.i_gt_1.carrychaingen[16].carrymux_CARRY4/O[3]
                         net (fo=2, routed)           0.000     1.801    button_manager/timer2/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[19]
    SLICE_X29Y21         FDRE                                         r  button_manager/timer2/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  i_clk_12mhz (IN)
                         net (fo=0)                   0.000     0.000    i_clk_12mhz
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  i_clk_12mhz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    i_clk_12mhz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.135 r  i_clk_12mhz_IBUF_BUFG_inst/O
                         net (fo=343, routed)         0.822     1.956    button_manager/timer2/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X29Y21         FDRE                                         r  button_manager/timer2/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[20]/C
                         clock pessimism             -0.512     1.444    
    SLICE_X29Y21         FDRE (Hold_fdre_C_D)         0.102     1.546    button_manager/timer2/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.255    

Slack (MET) :             0.255ns  (arrival time - required time)
  Source:                 button_manager/timer2/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            button_manager/timer2/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  i_clk_12mhz (IN)
                         net (fo=0)                   0.000     0.000    i_clk_12mhz
    M9                   IBUF (Prop_ibuf_I_O)         0.233     0.233 r  i_clk_12mhz_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.864    i_clk_12mhz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.890 r  i_clk_12mhz_IBUF_BUFG_inst/O
                         net (fo=343, routed)         0.558     1.448    button_manager/timer2/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X29Y17         FDRE                                         r  button_manager/timer2/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y17         FDRE (Prop_fdre_C_Q)         0.141     1.589 r  button_manager/timer2/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/Q
                         net (fo=1, routed)           0.108     1.697    button_manager/timer2/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/Q[3]
    SLICE_X29Y17         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.805 r  button_manager/timer2/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_simple_model.carrymux0_CARRY4/O[3]
                         net (fo=2, routed)           0.000     1.805    button_manager/timer2/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/D[3]
    SLICE_X29Y17         FDRE                                         r  button_manager/timer2/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    M9                                                0.000     0.000 r  i_clk_12mhz (IN)
                         net (fo=0)                   0.000     0.000    i_clk_12mhz
    M9                   IBUF (Prop_ibuf_I_O)         0.421     0.421 r  i_clk_12mhz_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.106    i_clk_12mhz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.135 r  i_clk_12mhz_IBUF_BUFG_inst/O
                         net (fo=343, routed)         0.826     1.960    button_manager/timer2/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/CLK
    SLICE_X29Y17         FDRE                                         r  button_manager/timer2/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]/C
                         clock pessimism             -0.512     1.448    
    SLICE_X29Y17         FDRE (Hold_fdre_C_D)         0.102     1.550    button_manager/timer2/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/i_no_async_controls.output_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.255    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 41.660 }
Period(ns):         83.330
Sources:            { i_clk_12mhz }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     XADC/DCLK           n/a            4.000         83.330      79.330     XADC_X0Y0      adc/adc1/U0/DCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         83.330      80.754     RAMB18_X0Y22   adc/adc_fifo1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         83.330      80.754     RAMB18_X0Y22   adc/adc_fifo1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         83.330      80.754     RAMB18_X0Y23   adc/adc_fifo2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         83.330      80.754     RAMB18_X0Y23   adc/adc_fifo2/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         83.330      81.175     BUFGCTRL_X0Y1  i_clk_12mhz_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         83.330      82.330     SLICE_X16Y53   step_scale2/phase2[0]_i_222_psbram_replica/C
Min Period        n/a     FDRE/C              n/a            1.000         83.330      82.330     SLICE_X17Y46   step_scale2/phase2[0]_i_222_psbram_replica_1/C
Min Period        n/a     FDRE/C              n/a            1.000         83.330      82.330     SLICE_X24Y48   step_scale2/phase2[0]_i_222_psbram_replica_2/C
Min Period        n/a     FDRE/C              n/a            1.000         83.330      82.330     SLICE_X15Y60   step_scale2/phase2[0]_i_222_psbram_replica_3/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         41.670      41.170     SLICE_X17Y66   step_scale2/phase2[0]_i_222_psbram_1_replica_1/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         41.670      41.170     SLICE_X16Y57   step_scale2/phase2[0]_i_222_psbram_5_replica_4/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         41.670      41.170     SLICE_X16Y58   step_scale2/phase2[0]_i_222_psbram_3_replica_5/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         41.670      41.170     SLICE_X11Y69   step_scale2/phase2[0]_i_222_psbram_4_replica_8/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         41.670      41.170     SLICE_X9Y65    step_scale2/phase2[0]_i_222_psbram_2_replica_2/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         41.670      41.170     SLICE_X11Y37   step_scale1/phase1[0]_i_222_psbram_2_replica_4/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         41.670      41.170     SLICE_X16Y58   step_scale2/phase2[0]_i_222_psbram_1_replica_9/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         41.670      41.170     SLICE_X16Y66   step_scale2/phase2[0]_i_222_psbram_1_replica_11/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         41.670      41.170     SLICE_X8Y69    step_scale2/phase2[0]_i_222_psbram_1_replica_15/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         41.670      41.170     SLICE_X8Y65    step_scale2/phase2[0]_i_222_psbram_1_replica_17/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         41.660      41.160     SLICE_X16Y53   step_scale2/phase2[0]_i_222_psbram_replica/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         41.660      41.160     SLICE_X17Y46   step_scale2/phase2[0]_i_222_psbram_replica_1/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         41.660      41.160     SLICE_X17Y46   step_scale2/phase2[0]_i_222_psbram_replica_1/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         41.660      41.160     SLICE_X24Y48   step_scale2/phase2[0]_i_222_psbram_replica_2/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         41.660      41.160     SLICE_X15Y60   step_scale2/phase2[0]_i_222_psbram_replica_3/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         41.660      41.160     SLICE_X24Y73   step_scale2/phase2[0]_i_222_psbram_replica_4/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         41.660      41.160     SLICE_X11Y63   step_scale2/phase2[0]_i_222_psbram_replica_5/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         41.660      41.160     SLICE_X11Y63   step_scale2/phase2[0]_i_222_psbram_replica_5/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         41.660      41.160     SLICE_X13Y48   step_scale2/phase2[0]_i_222_psbram_replica_6/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         41.660      41.160     SLICE_X13Y48   step_scale2/phase2[0]_i_222_psbram_replica_6/C



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  clk_6mhz5540_clk_wiz_0

Setup :           64  Failing Endpoints,  Worst Slack      -10.926ns,  Total Violation     -660.009ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.062ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -10.926ns  (required time - arrival time)
  Source:                 step_scale1/phase1[0]_i_222_psbram_2_replica_2/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            dac/phase1_reg[29]/D
                            (falling edge-triggered cell FDRE clocked by clk_6mhz5540_clk_wiz_0  {rise@0.000ns fall@76.296ns period=152.592ns})
  Path Group:             clk_6mhz5540_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.565ns  (clk_6mhz5540_clk_wiz_0 fall@5417.016ns - sys_clk_pin rise@5416.450ns)
  Data Path Delay:        6.841ns  (logic 2.514ns (36.748%)  route 4.327ns (63.252%))
  Logic Levels:           11  (CARRY4=6 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -3.658ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.431ns = ( 5418.446 - 5417.016 ) 
    Source Clock Delay      (SCD):    5.089ns = ( 5421.539 - 5416.450 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.839ns
    Phase Error              (PE):    0.636ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                   5416.450  5416.450 r  
    M9                                                0.000  5416.450 r  i_clk_12mhz (IN)
                         net (fo=0)                   0.000  5416.450    i_clk_12mhz
    M9                   IBUF (Prop_ibuf_I_O)         1.465  5417.916 r  i_clk_12mhz_IBUF_inst/O
                         net (fo=1, routed)           1.966  5419.881    i_clk_12mhz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096  5419.977 r  i_clk_12mhz_IBUF_BUFG_inst/O
                         net (fo=343, routed)         1.562  5421.540    step_scale1/clkb
    SLICE_X11Y43         FDRE                                         r  step_scale1/phase1[0]_i_222_psbram_2_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y43         FDRE (Prop_fdre_C_Q)         0.456  5421.996 r  step_scale1/phase1[0]_i_222_psbram_2_replica_2/Q
                         net (fo=317, routed)         1.509  5423.505    step_scale1/doutb[3]_alias_repN_2
    SLICE_X13Y37         LUT6 (Prop_lut6_I3_O)        0.124  5423.629 r  step_scale1/phase1[8]_i_332/O
                         net (fo=1, routed)           0.000  5423.629    step_scale1/phase1[8]_i_332_n_0
    SLICE_X13Y37         MUXF7 (Prop_muxf7_I0_O)      0.212  5423.841 r  step_scale1/phase1_reg[8]_i_154/O
                         net (fo=1, routed)           0.000  5423.841    step_scale1/phase1_reg[8]_i_154_n_0
    SLICE_X13Y37         MUXF8 (Prop_muxf8_I1_O)      0.094  5423.935 r  step_scale1/phase1_reg[8]_i_58/O
                         net (fo=1, routed)           1.183  5425.119    step_scale1/phase1_reg[8]_i_58_n_0
    SLICE_X12Y45         LUT6 (Prop_lut6_I0_O)        0.316  5425.435 r  step_scale1/phase1[8]_i_17/O
                         net (fo=2, routed)           1.008  5426.443    step_scale1/phase1[8]_i_61_0
    SLICE_X10Y58         LUT6 (Prop_lut6_I5_O)        0.124  5426.567 r  step_scale1/phase1[8]_i_3/O
                         net (fo=1, routed)           0.626  5427.193    adc/scaled_value[10]
    SLICE_X11Y54         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398  5427.591 r  adc/phase1_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000  5427.591    adc/phase1_reg[8]_i_1_n_0
    SLICE_X11Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  5427.705 r  adc/phase1_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000  5427.705    adc/phase1_reg[12]_i_1_n_0
    SLICE_X11Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  5427.819 r  adc/phase1_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000  5427.819    adc/phase1_reg[16]_i_1_n_0
    SLICE_X11Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  5427.933 r  adc/phase1_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000  5427.933    adc/phase1_reg[20]_i_1_n_0
    SLICE_X11Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  5428.046 r  adc/phase1_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000  5428.046    dac/CO[0]
    SLICE_X11Y59         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334  5428.380 r  dac/phase1_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000  5428.380    dac/phase1_reg[28]_i_1_n_6
    SLICE_X11Y59         FDRE                                         r  dac/phase1_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_6mhz5540_clk_wiz_0 fall edge)
                                                   5417.016  5417.016 f  
    BUFGCTRL_X0Y1        BUFG                         0.000  5417.016 f  i_clk_12mhz_IBUF_BUFG_inst/O
                         net (fo=343, routed)         1.453  5418.469    clock_manager/inst/clk_12mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.122  5415.347 f  clock_manager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.578  5416.925    clock_manager/inst/clk_6mhz5540_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  5417.016 f  clock_manager/inst/clkout2_buf/O
                         net (fo=186, routed)         1.431  5418.446    dac/clk_6mhz5540
    SLICE_X11Y59         FDRE                                         r  dac/phase1_reg[29]/C  (IS_INVERTED)
                         clock pessimism              0.000  5418.446    
                         clock uncertainty           -1.057  5417.390    
    SLICE_X11Y59         FDRE (Setup_fdre_C_D)        0.065  5417.455    dac/phase1_reg[29]
  -------------------------------------------------------------------
                         required time                       5417.454    
                         arrival time                       -5428.380    
  -------------------------------------------------------------------
                         slack                                -10.926    

Slack (VIOLATED) :        -10.905ns  (required time - arrival time)
  Source:                 step_scale1/phase1[0]_i_222_psbram_2_replica_2/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            dac/phase1_reg[31]/D
                            (falling edge-triggered cell FDRE clocked by clk_6mhz5540_clk_wiz_0  {rise@0.000ns fall@76.296ns period=152.592ns})
  Path Group:             clk_6mhz5540_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.565ns  (clk_6mhz5540_clk_wiz_0 fall@5417.016ns - sys_clk_pin rise@5416.450ns)
  Data Path Delay:        6.820ns  (logic 2.493ns (36.553%)  route 4.327ns (63.447%))
  Logic Levels:           11  (CARRY4=6 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -3.658ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.431ns = ( 5418.446 - 5417.016 ) 
    Source Clock Delay      (SCD):    5.089ns = ( 5421.539 - 5416.450 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.839ns
    Phase Error              (PE):    0.636ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                   5416.450  5416.450 r  
    M9                                                0.000  5416.450 r  i_clk_12mhz (IN)
                         net (fo=0)                   0.000  5416.450    i_clk_12mhz
    M9                   IBUF (Prop_ibuf_I_O)         1.465  5417.916 r  i_clk_12mhz_IBUF_inst/O
                         net (fo=1, routed)           1.966  5419.881    i_clk_12mhz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096  5419.977 r  i_clk_12mhz_IBUF_BUFG_inst/O
                         net (fo=343, routed)         1.562  5421.540    step_scale1/clkb
    SLICE_X11Y43         FDRE                                         r  step_scale1/phase1[0]_i_222_psbram_2_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y43         FDRE (Prop_fdre_C_Q)         0.456  5421.996 r  step_scale1/phase1[0]_i_222_psbram_2_replica_2/Q
                         net (fo=317, routed)         1.509  5423.505    step_scale1/doutb[3]_alias_repN_2
    SLICE_X13Y37         LUT6 (Prop_lut6_I3_O)        0.124  5423.629 r  step_scale1/phase1[8]_i_332/O
                         net (fo=1, routed)           0.000  5423.629    step_scale1/phase1[8]_i_332_n_0
    SLICE_X13Y37         MUXF7 (Prop_muxf7_I0_O)      0.212  5423.841 r  step_scale1/phase1_reg[8]_i_154/O
                         net (fo=1, routed)           0.000  5423.841    step_scale1/phase1_reg[8]_i_154_n_0
    SLICE_X13Y37         MUXF8 (Prop_muxf8_I1_O)      0.094  5423.935 r  step_scale1/phase1_reg[8]_i_58/O
                         net (fo=1, routed)           1.183  5425.119    step_scale1/phase1_reg[8]_i_58_n_0
    SLICE_X12Y45         LUT6 (Prop_lut6_I0_O)        0.316  5425.435 r  step_scale1/phase1[8]_i_17/O
                         net (fo=2, routed)           1.008  5426.443    step_scale1/phase1[8]_i_61_0
    SLICE_X10Y58         LUT6 (Prop_lut6_I5_O)        0.124  5426.567 r  step_scale1/phase1[8]_i_3/O
                         net (fo=1, routed)           0.626  5427.193    adc/scaled_value[10]
    SLICE_X11Y54         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398  5427.591 r  adc/phase1_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000  5427.591    adc/phase1_reg[8]_i_1_n_0
    SLICE_X11Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  5427.705 r  adc/phase1_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000  5427.705    adc/phase1_reg[12]_i_1_n_0
    SLICE_X11Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  5427.819 r  adc/phase1_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000  5427.819    adc/phase1_reg[16]_i_1_n_0
    SLICE_X11Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  5427.933 r  adc/phase1_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000  5427.933    adc/phase1_reg[20]_i_1_n_0
    SLICE_X11Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  5428.046 r  adc/phase1_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000  5428.046    dac/CO[0]
    SLICE_X11Y59         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313  5428.359 r  dac/phase1_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000  5428.359    dac/phase1_reg[28]_i_1_n_4
    SLICE_X11Y59         FDRE                                         r  dac/phase1_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_6mhz5540_clk_wiz_0 fall edge)
                                                   5417.016  5417.016 f  
    BUFGCTRL_X0Y1        BUFG                         0.000  5417.016 f  i_clk_12mhz_IBUF_BUFG_inst/O
                         net (fo=343, routed)         1.453  5418.469    clock_manager/inst/clk_12mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.122  5415.347 f  clock_manager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.578  5416.925    clock_manager/inst/clk_6mhz5540_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  5417.016 f  clock_manager/inst/clkout2_buf/O
                         net (fo=186, routed)         1.431  5418.446    dac/clk_6mhz5540
    SLICE_X11Y59         FDRE                                         r  dac/phase1_reg[31]/C  (IS_INVERTED)
                         clock pessimism              0.000  5418.446    
                         clock uncertainty           -1.057  5417.390    
    SLICE_X11Y59         FDRE (Setup_fdre_C_D)        0.065  5417.455    dac/phase1_reg[31]
  -------------------------------------------------------------------
                         required time                       5417.454    
                         arrival time                       -5428.359    
  -------------------------------------------------------------------
                         slack                                -10.905    

Slack (VIOLATED) :        -10.831ns  (required time - arrival time)
  Source:                 step_scale1/phase1[0]_i_222_psbram_2_replica_2/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            dac/phase1_reg[30]/D
                            (falling edge-triggered cell FDRE clocked by clk_6mhz5540_clk_wiz_0  {rise@0.000ns fall@76.296ns period=152.592ns})
  Path Group:             clk_6mhz5540_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.565ns  (clk_6mhz5540_clk_wiz_0 fall@5417.016ns - sys_clk_pin rise@5416.450ns)
  Data Path Delay:        6.746ns  (logic 2.419ns (35.857%)  route 4.327ns (64.143%))
  Logic Levels:           11  (CARRY4=6 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -3.658ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.431ns = ( 5418.446 - 5417.016 ) 
    Source Clock Delay      (SCD):    5.089ns = ( 5421.539 - 5416.450 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.839ns
    Phase Error              (PE):    0.636ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                   5416.450  5416.450 r  
    M9                                                0.000  5416.450 r  i_clk_12mhz (IN)
                         net (fo=0)                   0.000  5416.450    i_clk_12mhz
    M9                   IBUF (Prop_ibuf_I_O)         1.465  5417.916 r  i_clk_12mhz_IBUF_inst/O
                         net (fo=1, routed)           1.966  5419.881    i_clk_12mhz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096  5419.977 r  i_clk_12mhz_IBUF_BUFG_inst/O
                         net (fo=343, routed)         1.562  5421.540    step_scale1/clkb
    SLICE_X11Y43         FDRE                                         r  step_scale1/phase1[0]_i_222_psbram_2_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y43         FDRE (Prop_fdre_C_Q)         0.456  5421.996 r  step_scale1/phase1[0]_i_222_psbram_2_replica_2/Q
                         net (fo=317, routed)         1.509  5423.505    step_scale1/doutb[3]_alias_repN_2
    SLICE_X13Y37         LUT6 (Prop_lut6_I3_O)        0.124  5423.629 r  step_scale1/phase1[8]_i_332/O
                         net (fo=1, routed)           0.000  5423.629    step_scale1/phase1[8]_i_332_n_0
    SLICE_X13Y37         MUXF7 (Prop_muxf7_I0_O)      0.212  5423.841 r  step_scale1/phase1_reg[8]_i_154/O
                         net (fo=1, routed)           0.000  5423.841    step_scale1/phase1_reg[8]_i_154_n_0
    SLICE_X13Y37         MUXF8 (Prop_muxf8_I1_O)      0.094  5423.935 r  step_scale1/phase1_reg[8]_i_58/O
                         net (fo=1, routed)           1.183  5425.119    step_scale1/phase1_reg[8]_i_58_n_0
    SLICE_X12Y45         LUT6 (Prop_lut6_I0_O)        0.316  5425.435 r  step_scale1/phase1[8]_i_17/O
                         net (fo=2, routed)           1.008  5426.443    step_scale1/phase1[8]_i_61_0
    SLICE_X10Y58         LUT6 (Prop_lut6_I5_O)        0.124  5426.567 r  step_scale1/phase1[8]_i_3/O
                         net (fo=1, routed)           0.626  5427.193    adc/scaled_value[10]
    SLICE_X11Y54         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398  5427.591 r  adc/phase1_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000  5427.591    adc/phase1_reg[8]_i_1_n_0
    SLICE_X11Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  5427.705 r  adc/phase1_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000  5427.705    adc/phase1_reg[12]_i_1_n_0
    SLICE_X11Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  5427.819 r  adc/phase1_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000  5427.819    adc/phase1_reg[16]_i_1_n_0
    SLICE_X11Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  5427.933 r  adc/phase1_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000  5427.933    adc/phase1_reg[20]_i_1_n_0
    SLICE_X11Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  5428.046 r  adc/phase1_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000  5428.046    dac/CO[0]
    SLICE_X11Y59         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239  5428.285 r  dac/phase1_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000  5428.285    dac/phase1_reg[28]_i_1_n_5
    SLICE_X11Y59         FDRE                                         r  dac/phase1_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_6mhz5540_clk_wiz_0 fall edge)
                                                   5417.016  5417.016 f  
    BUFGCTRL_X0Y1        BUFG                         0.000  5417.016 f  i_clk_12mhz_IBUF_BUFG_inst/O
                         net (fo=343, routed)         1.453  5418.469    clock_manager/inst/clk_12mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.122  5415.347 f  clock_manager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.578  5416.925    clock_manager/inst/clk_6mhz5540_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  5417.016 f  clock_manager/inst/clkout2_buf/O
                         net (fo=186, routed)         1.431  5418.446    dac/clk_6mhz5540
    SLICE_X11Y59         FDRE                                         r  dac/phase1_reg[30]/C  (IS_INVERTED)
                         clock pessimism              0.000  5418.446    
                         clock uncertainty           -1.057  5417.390    
    SLICE_X11Y59         FDRE (Setup_fdre_C_D)        0.065  5417.455    dac/phase1_reg[30]
  -------------------------------------------------------------------
                         required time                       5417.454    
                         arrival time                       -5428.286    
  -------------------------------------------------------------------
                         slack                                -10.831    

Slack (VIOLATED) :        -10.827ns  (required time - arrival time)
  Source:                 step_scale2/phase2[0]_i_222_psbram_1_replica_11/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            dac/phase2_reg[29]/D
                            (falling edge-triggered cell FDRE clocked by clk_6mhz5540_clk_wiz_0  {rise@0.000ns fall@76.296ns period=152.592ns})
  Path Group:             clk_6mhz5540_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.565ns  (clk_6mhz5540_clk_wiz_0 fall@5417.016ns - sys_clk_pin rise@5416.450ns)
  Data Path Delay:        6.810ns  (logic 2.747ns (40.339%)  route 4.063ns (59.661%))
  Logic Levels:           13  (CARRY4=8 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -3.640ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.427ns = ( 5418.442 - 5417.016 ) 
    Source Clock Delay      (SCD):    5.067ns = ( 5421.517 - 5416.450 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.839ns
    Phase Error              (PE):    0.636ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                   5416.450  5416.450 r  
    M9                                                0.000  5416.450 r  i_clk_12mhz (IN)
                         net (fo=0)                   0.000  5416.450    i_clk_12mhz
    M9                   IBUF (Prop_ibuf_I_O)         1.465  5417.916 r  i_clk_12mhz_IBUF_inst/O
                         net (fo=1, routed)           1.966  5419.881    i_clk_12mhz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096  5419.977 r  i_clk_12mhz_IBUF_BUFG_inst/O
                         net (fo=343, routed)         1.540  5421.517    step_scale2/clkb
    SLICE_X16Y66         FDRE                                         r  step_scale2/phase2[0]_i_222_psbram_1_replica_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y66         FDRE (Prop_fdre_C_Q)         0.456  5421.973 r  step_scale2/phase2[0]_i_222_psbram_1_replica_11/Q
                         net (fo=47, routed)          1.293  5423.267    step_scale2/doutb[4]_alias_repN_11
    SLICE_X16Y69         LUT6 (Prop_lut6_I1_O)        0.124  5423.391 r  step_scale2/phase2[0]_i_224/O
                         net (fo=1, routed)           0.000  5423.391    step_scale2/phase2[0]_i_224_n_0
    SLICE_X16Y69         MUXF7 (Prop_muxf7_I0_O)      0.212  5423.603 r  step_scale2/phase2_reg[0]_i_95/O
                         net (fo=1, routed)           0.000  5423.603    step_scale2/phase2_reg[0]_i_95_n_0
    SLICE_X16Y69         MUXF8 (Prop_muxf8_I1_O)      0.094  5423.697 r  step_scale2/phase2_reg[0]_i_30/O
                         net (fo=1, routed)           0.872  5424.569    step_scale2/phase2_reg[0]_i_30_n_0
    SLICE_X17Y71         LUT6 (Prop_lut6_I0_O)        0.316  5424.885 r  step_scale2/phase2[0]_i_10/O
                         net (fo=2, routed)           1.034  5425.919    step_scale2/phase2_reg[0]_i_33_0
    SLICE_X12Y65         LUT6 (Prop_lut6_I0_O)        0.124  5426.043 r  step_scale2/phase2[0]_i_2/O
                         net (fo=1, routed)           0.863  5426.906    adc/phase2[3]
    SLICE_X12Y57         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396  5427.302 r  adc/phase2_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000  5427.302    adc/phase2_reg[0]_i_1_n_0
    SLICE_X12Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  5427.419 r  adc/phase2_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000  5427.419    adc/phase2_reg[4]_i_1_n_0
    SLICE_X12Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  5427.537 r  adc/phase2_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000  5427.537    adc/phase2_reg[8]_i_1_n_0
    SLICE_X12Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  5427.654 r  adc/phase2_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000  5427.654    adc/phase2_reg[12]_i_1_n_0
    SLICE_X12Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  5427.771 r  adc/phase2_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000  5427.771    adc/phase2_reg[16]_i_1_n_0
    SLICE_X12Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  5427.888 r  adc/phase2_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000  5427.888    adc/phase2_reg[20]_i_1_n_0
    SLICE_X12Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  5428.005 r  adc/phase2_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000  5428.005    dac/phase2_reg[31]_0[0]
    SLICE_X12Y64         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323  5428.329 r  dac/phase2_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000  5428.329    dac/phase2_reg[28]_i_1_n_6
    SLICE_X12Y64         FDRE                                         r  dac/phase2_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_6mhz5540_clk_wiz_0 fall edge)
                                                   5417.016  5417.016 f  
    BUFGCTRL_X0Y1        BUFG                         0.000  5417.016 f  i_clk_12mhz_IBUF_BUFG_inst/O
                         net (fo=343, routed)         1.453  5418.469    clock_manager/inst/clk_12mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.122  5415.347 f  clock_manager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.578  5416.925    clock_manager/inst/clk_6mhz5540_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  5417.016 f  clock_manager/inst/clkout2_buf/O
                         net (fo=186, routed)         1.427  5418.442    dac/clk_6mhz5540
    SLICE_X12Y64         FDRE                                         r  dac/phase2_reg[29]/C  (IS_INVERTED)
                         clock pessimism              0.000  5418.442    
                         clock uncertainty           -1.057  5417.386    
    SLICE_X12Y64         FDRE (Setup_fdre_C_D)        0.114  5417.500    dac/phase2_reg[29]
  -------------------------------------------------------------------
                         required time                       5417.500    
                         arrival time                       -5428.326    
  -------------------------------------------------------------------
                         slack                                -10.827    

Slack (VIOLATED) :        -10.819ns  (required time - arrival time)
  Source:                 step_scale2/phase2[0]_i_222_psbram_1_replica_11/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            dac/phase2_reg[31]/D
                            (falling edge-triggered cell FDRE clocked by clk_6mhz5540_clk_wiz_0  {rise@0.000ns fall@76.296ns period=152.592ns})
  Path Group:             clk_6mhz5540_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.565ns  (clk_6mhz5540_clk_wiz_0 fall@5417.016ns - sys_clk_pin rise@5416.450ns)
  Data Path Delay:        6.802ns  (logic 2.739ns (40.269%)  route 4.063ns (59.731%))
  Logic Levels:           13  (CARRY4=8 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -3.640ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.427ns = ( 5418.442 - 5417.016 ) 
    Source Clock Delay      (SCD):    5.067ns = ( 5421.517 - 5416.450 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.839ns
    Phase Error              (PE):    0.636ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                   5416.450  5416.450 r  
    M9                                                0.000  5416.450 r  i_clk_12mhz (IN)
                         net (fo=0)                   0.000  5416.450    i_clk_12mhz
    M9                   IBUF (Prop_ibuf_I_O)         1.465  5417.916 r  i_clk_12mhz_IBUF_inst/O
                         net (fo=1, routed)           1.966  5419.881    i_clk_12mhz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096  5419.977 r  i_clk_12mhz_IBUF_BUFG_inst/O
                         net (fo=343, routed)         1.540  5421.517    step_scale2/clkb
    SLICE_X16Y66         FDRE                                         r  step_scale2/phase2[0]_i_222_psbram_1_replica_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y66         FDRE (Prop_fdre_C_Q)         0.456  5421.973 r  step_scale2/phase2[0]_i_222_psbram_1_replica_11/Q
                         net (fo=47, routed)          1.293  5423.267    step_scale2/doutb[4]_alias_repN_11
    SLICE_X16Y69         LUT6 (Prop_lut6_I1_O)        0.124  5423.391 r  step_scale2/phase2[0]_i_224/O
                         net (fo=1, routed)           0.000  5423.391    step_scale2/phase2[0]_i_224_n_0
    SLICE_X16Y69         MUXF7 (Prop_muxf7_I0_O)      0.212  5423.603 r  step_scale2/phase2_reg[0]_i_95/O
                         net (fo=1, routed)           0.000  5423.603    step_scale2/phase2_reg[0]_i_95_n_0
    SLICE_X16Y69         MUXF8 (Prop_muxf8_I1_O)      0.094  5423.697 r  step_scale2/phase2_reg[0]_i_30/O
                         net (fo=1, routed)           0.872  5424.569    step_scale2/phase2_reg[0]_i_30_n_0
    SLICE_X17Y71         LUT6 (Prop_lut6_I0_O)        0.316  5424.885 r  step_scale2/phase2[0]_i_10/O
                         net (fo=2, routed)           1.034  5425.919    step_scale2/phase2_reg[0]_i_33_0
    SLICE_X12Y65         LUT6 (Prop_lut6_I0_O)        0.124  5426.043 r  step_scale2/phase2[0]_i_2/O
                         net (fo=1, routed)           0.863  5426.906    adc/phase2[3]
    SLICE_X12Y57         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396  5427.302 r  adc/phase2_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000  5427.302    adc/phase2_reg[0]_i_1_n_0
    SLICE_X12Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  5427.419 r  adc/phase2_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000  5427.419    adc/phase2_reg[4]_i_1_n_0
    SLICE_X12Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  5427.537 r  adc/phase2_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000  5427.537    adc/phase2_reg[8]_i_1_n_0
    SLICE_X12Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  5427.654 r  adc/phase2_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000  5427.654    adc/phase2_reg[12]_i_1_n_0
    SLICE_X12Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  5427.771 r  adc/phase2_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000  5427.771    adc/phase2_reg[16]_i_1_n_0
    SLICE_X12Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  5427.888 r  adc/phase2_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000  5427.888    adc/phase2_reg[20]_i_1_n_0
    SLICE_X12Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  5428.005 r  adc/phase2_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000  5428.005    dac/phase2_reg[31]_0[0]
    SLICE_X12Y64         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315  5428.320 r  dac/phase2_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000  5428.320    dac/phase2_reg[28]_i_1_n_4
    SLICE_X12Y64         FDRE                                         r  dac/phase2_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_6mhz5540_clk_wiz_0 fall edge)
                                                   5417.016  5417.016 f  
    BUFGCTRL_X0Y1        BUFG                         0.000  5417.016 f  i_clk_12mhz_IBUF_BUFG_inst/O
                         net (fo=343, routed)         1.453  5418.469    clock_manager/inst/clk_12mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.122  5415.347 f  clock_manager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.578  5416.925    clock_manager/inst/clk_6mhz5540_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  5417.016 f  clock_manager/inst/clkout2_buf/O
                         net (fo=186, routed)         1.427  5418.442    dac/clk_6mhz5540
    SLICE_X12Y64         FDRE                                         r  dac/phase2_reg[31]/C  (IS_INVERTED)
                         clock pessimism              0.000  5418.442    
                         clock uncertainty           -1.057  5417.386    
    SLICE_X12Y64         FDRE (Setup_fdre_C_D)        0.114  5417.500    dac/phase2_reg[31]
  -------------------------------------------------------------------
                         required time                       5417.500    
                         arrival time                       -5428.319    
  -------------------------------------------------------------------
                         slack                                -10.819    

Slack (VIOLATED) :        -10.815ns  (required time - arrival time)
  Source:                 step_scale1/phase1[0]_i_222_psbram_2_replica_2/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            dac/phase1_reg[28]/D
                            (falling edge-triggered cell FDRE clocked by clk_6mhz5540_clk_wiz_0  {rise@0.000ns fall@76.296ns period=152.592ns})
  Path Group:             clk_6mhz5540_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.565ns  (clk_6mhz5540_clk_wiz_0 fall@5417.016ns - sys_clk_pin rise@5416.450ns)
  Data Path Delay:        6.730ns  (logic 2.403ns (35.705%)  route 4.327ns (64.295%))
  Logic Levels:           11  (CARRY4=6 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -3.658ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.431ns = ( 5418.446 - 5417.016 ) 
    Source Clock Delay      (SCD):    5.089ns = ( 5421.539 - 5416.450 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.839ns
    Phase Error              (PE):    0.636ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                   5416.450  5416.450 r  
    M9                                                0.000  5416.450 r  i_clk_12mhz (IN)
                         net (fo=0)                   0.000  5416.450    i_clk_12mhz
    M9                   IBUF (Prop_ibuf_I_O)         1.465  5417.916 r  i_clk_12mhz_IBUF_inst/O
                         net (fo=1, routed)           1.966  5419.881    i_clk_12mhz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096  5419.977 r  i_clk_12mhz_IBUF_BUFG_inst/O
                         net (fo=343, routed)         1.562  5421.540    step_scale1/clkb
    SLICE_X11Y43         FDRE                                         r  step_scale1/phase1[0]_i_222_psbram_2_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y43         FDRE (Prop_fdre_C_Q)         0.456  5421.996 r  step_scale1/phase1[0]_i_222_psbram_2_replica_2/Q
                         net (fo=317, routed)         1.509  5423.505    step_scale1/doutb[3]_alias_repN_2
    SLICE_X13Y37         LUT6 (Prop_lut6_I3_O)        0.124  5423.629 r  step_scale1/phase1[8]_i_332/O
                         net (fo=1, routed)           0.000  5423.629    step_scale1/phase1[8]_i_332_n_0
    SLICE_X13Y37         MUXF7 (Prop_muxf7_I0_O)      0.212  5423.841 r  step_scale1/phase1_reg[8]_i_154/O
                         net (fo=1, routed)           0.000  5423.841    step_scale1/phase1_reg[8]_i_154_n_0
    SLICE_X13Y37         MUXF8 (Prop_muxf8_I1_O)      0.094  5423.935 r  step_scale1/phase1_reg[8]_i_58/O
                         net (fo=1, routed)           1.183  5425.119    step_scale1/phase1_reg[8]_i_58_n_0
    SLICE_X12Y45         LUT6 (Prop_lut6_I0_O)        0.316  5425.435 r  step_scale1/phase1[8]_i_17/O
                         net (fo=2, routed)           1.008  5426.443    step_scale1/phase1[8]_i_61_0
    SLICE_X10Y58         LUT6 (Prop_lut6_I5_O)        0.124  5426.567 r  step_scale1/phase1[8]_i_3/O
                         net (fo=1, routed)           0.626  5427.193    adc/scaled_value[10]
    SLICE_X11Y54         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398  5427.591 r  adc/phase1_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000  5427.591    adc/phase1_reg[8]_i_1_n_0
    SLICE_X11Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  5427.705 r  adc/phase1_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000  5427.705    adc/phase1_reg[12]_i_1_n_0
    SLICE_X11Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  5427.819 r  adc/phase1_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000  5427.819    adc/phase1_reg[16]_i_1_n_0
    SLICE_X11Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  5427.933 r  adc/phase1_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000  5427.933    adc/phase1_reg[20]_i_1_n_0
    SLICE_X11Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  5428.046 r  adc/phase1_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000  5428.046    dac/CO[0]
    SLICE_X11Y59         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223  5428.270 r  dac/phase1_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000  5428.270    dac/phase1_reg[28]_i_1_n_7
    SLICE_X11Y59         FDRE                                         r  dac/phase1_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_6mhz5540_clk_wiz_0 fall edge)
                                                   5417.016  5417.016 f  
    BUFGCTRL_X0Y1        BUFG                         0.000  5417.016 f  i_clk_12mhz_IBUF_BUFG_inst/O
                         net (fo=343, routed)         1.453  5418.469    clock_manager/inst/clk_12mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.122  5415.347 f  clock_manager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.578  5416.925    clock_manager/inst/clk_6mhz5540_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  5417.016 f  clock_manager/inst/clkout2_buf/O
                         net (fo=186, routed)         1.431  5418.446    dac/clk_6mhz5540
    SLICE_X11Y59         FDRE                                         r  dac/phase1_reg[28]/C  (IS_INVERTED)
                         clock pessimism              0.000  5418.446    
                         clock uncertainty           -1.057  5417.390    
    SLICE_X11Y59         FDRE (Setup_fdre_C_D)        0.065  5417.455    dac/phase1_reg[28]
  -------------------------------------------------------------------
                         required time                       5417.454    
                         arrival time                       -5428.270    
  -------------------------------------------------------------------
                         slack                                -10.815    

Slack (VIOLATED) :        -10.811ns  (required time - arrival time)
  Source:                 step_scale1/phase1[0]_i_222_psbram_2_replica_2/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            dac/phase1_reg[25]/D
                            (falling edge-triggered cell FDRE clocked by clk_6mhz5540_clk_wiz_0  {rise@0.000ns fall@76.296ns period=152.592ns})
  Path Group:             clk_6mhz5540_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.565ns  (clk_6mhz5540_clk_wiz_0 fall@5417.016ns - sys_clk_pin rise@5416.450ns)
  Data Path Delay:        6.727ns  (logic 2.400ns (35.676%)  route 4.327ns (64.324%))
  Logic Levels:           10  (CARRY4=5 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -3.657ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.432ns = ( 5418.447 - 5417.016 ) 
    Source Clock Delay      (SCD):    5.089ns = ( 5421.539 - 5416.450 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.839ns
    Phase Error              (PE):    0.636ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                   5416.450  5416.450 r  
    M9                                                0.000  5416.450 r  i_clk_12mhz (IN)
                         net (fo=0)                   0.000  5416.450    i_clk_12mhz
    M9                   IBUF (Prop_ibuf_I_O)         1.465  5417.916 r  i_clk_12mhz_IBUF_inst/O
                         net (fo=1, routed)           1.966  5419.881    i_clk_12mhz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096  5419.977 r  i_clk_12mhz_IBUF_BUFG_inst/O
                         net (fo=343, routed)         1.562  5421.540    step_scale1/clkb
    SLICE_X11Y43         FDRE                                         r  step_scale1/phase1[0]_i_222_psbram_2_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y43         FDRE (Prop_fdre_C_Q)         0.456  5421.996 r  step_scale1/phase1[0]_i_222_psbram_2_replica_2/Q
                         net (fo=317, routed)         1.509  5423.505    step_scale1/doutb[3]_alias_repN_2
    SLICE_X13Y37         LUT6 (Prop_lut6_I3_O)        0.124  5423.629 r  step_scale1/phase1[8]_i_332/O
                         net (fo=1, routed)           0.000  5423.629    step_scale1/phase1[8]_i_332_n_0
    SLICE_X13Y37         MUXF7 (Prop_muxf7_I0_O)      0.212  5423.841 r  step_scale1/phase1_reg[8]_i_154/O
                         net (fo=1, routed)           0.000  5423.841    step_scale1/phase1_reg[8]_i_154_n_0
    SLICE_X13Y37         MUXF8 (Prop_muxf8_I1_O)      0.094  5423.935 r  step_scale1/phase1_reg[8]_i_58/O
                         net (fo=1, routed)           1.183  5425.119    step_scale1/phase1_reg[8]_i_58_n_0
    SLICE_X12Y45         LUT6 (Prop_lut6_I0_O)        0.316  5425.435 r  step_scale1/phase1[8]_i_17/O
                         net (fo=2, routed)           1.008  5426.443    step_scale1/phase1[8]_i_61_0
    SLICE_X10Y58         LUT6 (Prop_lut6_I5_O)        0.124  5426.567 r  step_scale1/phase1[8]_i_3/O
                         net (fo=1, routed)           0.626  5427.193    adc/scaled_value[10]
    SLICE_X11Y54         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398  5427.591 r  adc/phase1_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000  5427.591    adc/phase1_reg[8]_i_1_n_0
    SLICE_X11Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  5427.705 r  adc/phase1_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000  5427.705    adc/phase1_reg[12]_i_1_n_0
    SLICE_X11Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  5427.819 r  adc/phase1_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000  5427.819    adc/phase1_reg[16]_i_1_n_0
    SLICE_X11Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  5427.933 r  adc/phase1_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000  5427.933    adc/phase1_reg[20]_i_1_n_0
    SLICE_X11Y58         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334  5428.267 r  adc/phase1_reg[24]_i_1/O[1]
                         net (fo=1, routed)           0.000  5428.267    dac/phase1_reg[27]_0[1]
    SLICE_X11Y58         FDRE                                         r  dac/phase1_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_6mhz5540_clk_wiz_0 fall edge)
                                                   5417.016  5417.016 f  
    BUFGCTRL_X0Y1        BUFG                         0.000  5417.016 f  i_clk_12mhz_IBUF_BUFG_inst/O
                         net (fo=343, routed)         1.453  5418.469    clock_manager/inst/clk_12mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.122  5415.347 f  clock_manager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.578  5416.925    clock_manager/inst/clk_6mhz5540_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  5417.016 f  clock_manager/inst/clkout2_buf/O
                         net (fo=186, routed)         1.432  5418.447    dac/clk_6mhz5540
    SLICE_X11Y58         FDRE                                         r  dac/phase1_reg[25]/C  (IS_INVERTED)
                         clock pessimism              0.000  5418.447    
                         clock uncertainty           -1.057  5417.391    
    SLICE_X11Y58         FDRE (Setup_fdre_C_D)        0.065  5417.456    dac/phase1_reg[25]
  -------------------------------------------------------------------
                         required time                       5417.455    
                         arrival time                       -5428.267    
  -------------------------------------------------------------------
                         slack                                -10.811    

Slack (VIOLATED) :        -10.790ns  (required time - arrival time)
  Source:                 step_scale1/phase1[0]_i_222_psbram_2_replica_2/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            dac/phase1_reg[27]/D
                            (falling edge-triggered cell FDRE clocked by clk_6mhz5540_clk_wiz_0  {rise@0.000ns fall@76.296ns period=152.592ns})
  Path Group:             clk_6mhz5540_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.565ns  (clk_6mhz5540_clk_wiz_0 fall@5417.016ns - sys_clk_pin rise@5416.450ns)
  Data Path Delay:        6.706ns  (logic 2.379ns (35.475%)  route 4.327ns (64.525%))
  Logic Levels:           10  (CARRY4=5 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -3.657ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.432ns = ( 5418.447 - 5417.016 ) 
    Source Clock Delay      (SCD):    5.089ns = ( 5421.539 - 5416.450 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.839ns
    Phase Error              (PE):    0.636ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                   5416.450  5416.450 r  
    M9                                                0.000  5416.450 r  i_clk_12mhz (IN)
                         net (fo=0)                   0.000  5416.450    i_clk_12mhz
    M9                   IBUF (Prop_ibuf_I_O)         1.465  5417.916 r  i_clk_12mhz_IBUF_inst/O
                         net (fo=1, routed)           1.966  5419.881    i_clk_12mhz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096  5419.977 r  i_clk_12mhz_IBUF_BUFG_inst/O
                         net (fo=343, routed)         1.562  5421.540    step_scale1/clkb
    SLICE_X11Y43         FDRE                                         r  step_scale1/phase1[0]_i_222_psbram_2_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y43         FDRE (Prop_fdre_C_Q)         0.456  5421.996 r  step_scale1/phase1[0]_i_222_psbram_2_replica_2/Q
                         net (fo=317, routed)         1.509  5423.505    step_scale1/doutb[3]_alias_repN_2
    SLICE_X13Y37         LUT6 (Prop_lut6_I3_O)        0.124  5423.629 r  step_scale1/phase1[8]_i_332/O
                         net (fo=1, routed)           0.000  5423.629    step_scale1/phase1[8]_i_332_n_0
    SLICE_X13Y37         MUXF7 (Prop_muxf7_I0_O)      0.212  5423.841 r  step_scale1/phase1_reg[8]_i_154/O
                         net (fo=1, routed)           0.000  5423.841    step_scale1/phase1_reg[8]_i_154_n_0
    SLICE_X13Y37         MUXF8 (Prop_muxf8_I1_O)      0.094  5423.935 r  step_scale1/phase1_reg[8]_i_58/O
                         net (fo=1, routed)           1.183  5425.119    step_scale1/phase1_reg[8]_i_58_n_0
    SLICE_X12Y45         LUT6 (Prop_lut6_I0_O)        0.316  5425.435 r  step_scale1/phase1[8]_i_17/O
                         net (fo=2, routed)           1.008  5426.443    step_scale1/phase1[8]_i_61_0
    SLICE_X10Y58         LUT6 (Prop_lut6_I5_O)        0.124  5426.567 r  step_scale1/phase1[8]_i_3/O
                         net (fo=1, routed)           0.626  5427.193    adc/scaled_value[10]
    SLICE_X11Y54         CARRY4 (Prop_carry4_DI[2]_CO[3])
                                                      0.398  5427.591 r  adc/phase1_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000  5427.591    adc/phase1_reg[8]_i_1_n_0
    SLICE_X11Y55         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  5427.705 r  adc/phase1_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000  5427.705    adc/phase1_reg[12]_i_1_n_0
    SLICE_X11Y56         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  5427.819 r  adc/phase1_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000  5427.819    adc/phase1_reg[16]_i_1_n_0
    SLICE_X11Y57         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114  5427.933 r  adc/phase1_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000  5427.933    adc/phase1_reg[20]_i_1_n_0
    SLICE_X11Y58         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313  5428.246 r  adc/phase1_reg[24]_i_1/O[3]
                         net (fo=1, routed)           0.000  5428.246    dac/phase1_reg[27]_0[3]
    SLICE_X11Y58         FDRE                                         r  dac/phase1_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_6mhz5540_clk_wiz_0 fall edge)
                                                   5417.016  5417.016 f  
    BUFGCTRL_X0Y1        BUFG                         0.000  5417.016 f  i_clk_12mhz_IBUF_BUFG_inst/O
                         net (fo=343, routed)         1.453  5418.469    clock_manager/inst/clk_12mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.122  5415.347 f  clock_manager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.578  5416.925    clock_manager/inst/clk_6mhz5540_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  5417.016 f  clock_manager/inst/clkout2_buf/O
                         net (fo=186, routed)         1.432  5418.447    dac/clk_6mhz5540
    SLICE_X11Y58         FDRE                                         r  dac/phase1_reg[27]/C  (IS_INVERTED)
                         clock pessimism              0.000  5418.447    
                         clock uncertainty           -1.057  5417.391    
    SLICE_X11Y58         FDRE (Setup_fdre_C_D)        0.065  5417.456    dac/phase1_reg[27]
  -------------------------------------------------------------------
                         required time                       5417.455    
                         arrival time                       -5428.246    
  -------------------------------------------------------------------
                         slack                                -10.790    

Slack (VIOLATED) :        -10.743ns  (required time - arrival time)
  Source:                 step_scale2/phase2[0]_i_222_psbram_1_replica_11/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            dac/phase2_reg[30]/D
                            (falling edge-triggered cell FDRE clocked by clk_6mhz5540_clk_wiz_0  {rise@0.000ns fall@76.296ns period=152.592ns})
  Path Group:             clk_6mhz5540_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.565ns  (clk_6mhz5540_clk_wiz_0 fall@5417.016ns - sys_clk_pin rise@5416.450ns)
  Data Path Delay:        6.726ns  (logic 2.663ns (39.594%)  route 4.063ns (60.406%))
  Logic Levels:           13  (CARRY4=8 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -3.640ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.427ns = ( 5418.442 - 5417.016 ) 
    Source Clock Delay      (SCD):    5.067ns = ( 5421.517 - 5416.450 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.839ns
    Phase Error              (PE):    0.636ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                   5416.450  5416.450 r  
    M9                                                0.000  5416.450 r  i_clk_12mhz (IN)
                         net (fo=0)                   0.000  5416.450    i_clk_12mhz
    M9                   IBUF (Prop_ibuf_I_O)         1.465  5417.916 r  i_clk_12mhz_IBUF_inst/O
                         net (fo=1, routed)           1.966  5419.881    i_clk_12mhz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096  5419.977 r  i_clk_12mhz_IBUF_BUFG_inst/O
                         net (fo=343, routed)         1.540  5421.517    step_scale2/clkb
    SLICE_X16Y66         FDRE                                         r  step_scale2/phase2[0]_i_222_psbram_1_replica_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y66         FDRE (Prop_fdre_C_Q)         0.456  5421.973 r  step_scale2/phase2[0]_i_222_psbram_1_replica_11/Q
                         net (fo=47, routed)          1.293  5423.267    step_scale2/doutb[4]_alias_repN_11
    SLICE_X16Y69         LUT6 (Prop_lut6_I1_O)        0.124  5423.391 r  step_scale2/phase2[0]_i_224/O
                         net (fo=1, routed)           0.000  5423.391    step_scale2/phase2[0]_i_224_n_0
    SLICE_X16Y69         MUXF7 (Prop_muxf7_I0_O)      0.212  5423.603 r  step_scale2/phase2_reg[0]_i_95/O
                         net (fo=1, routed)           0.000  5423.603    step_scale2/phase2_reg[0]_i_95_n_0
    SLICE_X16Y69         MUXF8 (Prop_muxf8_I1_O)      0.094  5423.697 r  step_scale2/phase2_reg[0]_i_30/O
                         net (fo=1, routed)           0.872  5424.569    step_scale2/phase2_reg[0]_i_30_n_0
    SLICE_X17Y71         LUT6 (Prop_lut6_I0_O)        0.316  5424.885 r  step_scale2/phase2[0]_i_10/O
                         net (fo=2, routed)           1.034  5425.919    step_scale2/phase2_reg[0]_i_33_0
    SLICE_X12Y65         LUT6 (Prop_lut6_I0_O)        0.124  5426.043 r  step_scale2/phase2[0]_i_2/O
                         net (fo=1, routed)           0.863  5426.906    adc/phase2[3]
    SLICE_X12Y57         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396  5427.302 r  adc/phase2_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000  5427.302    adc/phase2_reg[0]_i_1_n_0
    SLICE_X12Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  5427.419 r  adc/phase2_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000  5427.419    adc/phase2_reg[4]_i_1_n_0
    SLICE_X12Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  5427.537 r  adc/phase2_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000  5427.537    adc/phase2_reg[8]_i_1_n_0
    SLICE_X12Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  5427.654 r  adc/phase2_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000  5427.654    adc/phase2_reg[12]_i_1_n_0
    SLICE_X12Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  5427.771 r  adc/phase2_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000  5427.771    adc/phase2_reg[16]_i_1_n_0
    SLICE_X12Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  5427.888 r  adc/phase2_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000  5427.888    adc/phase2_reg[20]_i_1_n_0
    SLICE_X12Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  5428.005 r  adc/phase2_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000  5428.005    dac/phase2_reg[31]_0[0]
    SLICE_X12Y64         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239  5428.244 r  dac/phase2_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000  5428.244    dac/phase2_reg[28]_i_1_n_5
    SLICE_X12Y64         FDRE                                         r  dac/phase2_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_6mhz5540_clk_wiz_0 fall edge)
                                                   5417.016  5417.016 f  
    BUFGCTRL_X0Y1        BUFG                         0.000  5417.016 f  i_clk_12mhz_IBUF_BUFG_inst/O
                         net (fo=343, routed)         1.453  5418.469    clock_manager/inst/clk_12mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.122  5415.347 f  clock_manager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.578  5416.925    clock_manager/inst/clk_6mhz5540_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  5417.016 f  clock_manager/inst/clkout2_buf/O
                         net (fo=186, routed)         1.427  5418.442    dac/clk_6mhz5540
    SLICE_X12Y64         FDRE                                         r  dac/phase2_reg[30]/C  (IS_INVERTED)
                         clock pessimism              0.000  5418.442    
                         clock uncertainty           -1.057  5417.386    
    SLICE_X12Y64         FDRE (Setup_fdre_C_D)        0.114  5417.500    dac/phase2_reg[30]
  -------------------------------------------------------------------
                         required time                       5417.500    
                         arrival time                       -5428.243    
  -------------------------------------------------------------------
                         slack                                -10.743    

Slack (VIOLATED) :        -10.723ns  (required time - arrival time)
  Source:                 step_scale2/phase2[0]_i_222_psbram_1_replica_11/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            dac/phase2_reg[28]/D
                            (falling edge-triggered cell FDRE clocked by clk_6mhz5540_clk_wiz_0  {rise@0.000ns fall@76.296ns period=152.592ns})
  Path Group:             clk_6mhz5540_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            0.565ns  (clk_6mhz5540_clk_wiz_0 fall@5417.016ns - sys_clk_pin rise@5416.450ns)
  Data Path Delay:        6.706ns  (logic 2.643ns (39.414%)  route 4.063ns (60.586%))
  Logic Levels:           13  (CARRY4=8 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -3.640ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.427ns = ( 5418.442 - 5417.016 ) 
    Source Clock Delay      (SCD):    5.067ns = ( 5421.517 - 5416.450 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      1.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.839ns
    Phase Error              (PE):    0.636ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                   5416.450  5416.450 r  
    M9                                                0.000  5416.450 r  i_clk_12mhz (IN)
                         net (fo=0)                   0.000  5416.450    i_clk_12mhz
    M9                   IBUF (Prop_ibuf_I_O)         1.465  5417.916 r  i_clk_12mhz_IBUF_inst/O
                         net (fo=1, routed)           1.966  5419.881    i_clk_12mhz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096  5419.977 r  i_clk_12mhz_IBUF_BUFG_inst/O
                         net (fo=343, routed)         1.540  5421.517    step_scale2/clkb
    SLICE_X16Y66         FDRE                                         r  step_scale2/phase2[0]_i_222_psbram_1_replica_11/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y66         FDRE (Prop_fdre_C_Q)         0.456  5421.973 r  step_scale2/phase2[0]_i_222_psbram_1_replica_11/Q
                         net (fo=47, routed)          1.293  5423.267    step_scale2/doutb[4]_alias_repN_11
    SLICE_X16Y69         LUT6 (Prop_lut6_I1_O)        0.124  5423.391 r  step_scale2/phase2[0]_i_224/O
                         net (fo=1, routed)           0.000  5423.391    step_scale2/phase2[0]_i_224_n_0
    SLICE_X16Y69         MUXF7 (Prop_muxf7_I0_O)      0.212  5423.603 r  step_scale2/phase2_reg[0]_i_95/O
                         net (fo=1, routed)           0.000  5423.603    step_scale2/phase2_reg[0]_i_95_n_0
    SLICE_X16Y69         MUXF8 (Prop_muxf8_I1_O)      0.094  5423.697 r  step_scale2/phase2_reg[0]_i_30/O
                         net (fo=1, routed)           0.872  5424.569    step_scale2/phase2_reg[0]_i_30_n_0
    SLICE_X17Y71         LUT6 (Prop_lut6_I0_O)        0.316  5424.885 r  step_scale2/phase2[0]_i_10/O
                         net (fo=2, routed)           1.034  5425.919    step_scale2/phase2_reg[0]_i_33_0
    SLICE_X12Y65         LUT6 (Prop_lut6_I0_O)        0.124  5426.043 r  step_scale2/phase2[0]_i_2/O
                         net (fo=1, routed)           0.863  5426.906    adc/phase2[3]
    SLICE_X12Y57         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396  5427.302 r  adc/phase2_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000  5427.302    adc/phase2_reg[0]_i_1_n_0
    SLICE_X12Y58         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  5427.419 r  adc/phase2_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000  5427.419    adc/phase2_reg[4]_i_1_n_0
    SLICE_X12Y59         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  5427.537 r  adc/phase2_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000  5427.537    adc/phase2_reg[8]_i_1_n_0
    SLICE_X12Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  5427.654 r  adc/phase2_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000  5427.654    adc/phase2_reg[12]_i_1_n_0
    SLICE_X12Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  5427.771 r  adc/phase2_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000  5427.771    adc/phase2_reg[16]_i_1_n_0
    SLICE_X12Y62         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  5427.888 r  adc/phase2_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000  5427.888    adc/phase2_reg[20]_i_1_n_0
    SLICE_X12Y63         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117  5428.005 r  adc/phase2_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.000  5428.005    dac/phase2_reg[31]_0[0]
    SLICE_X12Y64         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219  5428.225 r  dac/phase2_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000  5428.225    dac/phase2_reg[28]_i_1_n_7
    SLICE_X12Y64         FDRE                                         r  dac/phase2_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_6mhz5540_clk_wiz_0 fall edge)
                                                   5417.016  5417.016 f  
    BUFGCTRL_X0Y1        BUFG                         0.000  5417.016 f  i_clk_12mhz_IBUF_BUFG_inst/O
                         net (fo=343, routed)         1.453  5418.469    clock_manager/inst/clk_12mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.122  5415.347 f  clock_manager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.578  5416.925    clock_manager/inst/clk_6mhz5540_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091  5417.016 f  clock_manager/inst/clkout2_buf/O
                         net (fo=186, routed)         1.427  5418.442    dac/clk_6mhz5540
    SLICE_X12Y64         FDRE                                         r  dac/phase2_reg[28]/C  (IS_INVERTED)
                         clock pessimism              0.000  5418.442    
                         clock uncertainty           -1.057  5417.386    
    SLICE_X12Y64         FDRE (Setup_fdre_C_D)        0.114  5417.500    dac/phase2_reg[28]
  -------------------------------------------------------------------
                         required time                       5417.500    
                         arrival time                       -5428.223    
  -------------------------------------------------------------------
                         slack                                -10.723    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 step_scale2/phase2[0]_i_2_psbram_1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            dac/phase2_reg[16]/D
                            (falling edge-triggered cell FDRE clocked by clk_6mhz5540_clk_wiz_0  {rise@0.000ns fall@76.296ns period=152.592ns})
  Path Group:             clk_6mhz5540_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.203ns  (clk_6mhz5540_clk_wiz_0 fall@76830.062ns - sys_clk_pin rise@76830.266ns)
  Data Path Delay:        0.433ns  (logic 0.256ns (59.190%)  route 0.177ns (40.810%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        -0.621ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns = ( 76830.891 - 76830.062 ) 
    Source Clock Delay      (SCD):    1.449ns = ( 76831.711 - 76830.266 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.839ns
    Phase Error              (PE):    0.636ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                  76830.266 76830.266 r  
    M9                                                0.000 76830.266 r  i_clk_12mhz (IN)
                         net (fo=0)                   0.000 76830.266    i_clk_12mhz
    M9                   IBUF (Prop_ibuf_I_O)         0.233 76830.500 r  i_clk_12mhz_IBUF_inst/O
                         net (fo=1, routed)           0.631 76831.133    i_clk_12mhz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026 76831.156 r  i_clk_12mhz_IBUF_BUFG_inst/O
                         net (fo=343, routed)         0.559 76831.719    step_scale2/clkb
    SLICE_X13Y61         FDRE                                         r  step_scale2/phase2[0]_i_2_psbram_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y61         FDRE (Prop_fdre_C_Q)         0.141 76831.859 r  step_scale2/phase2[0]_i_2_psbram_1/Q
                         net (fo=53, routed)          0.177 76832.039    adc/doutb[9]
    SLICE_X12Y61         LUT6 (Prop_lut6_I3_O)        0.045 76832.086 r  adc/phase2[16]_i_9/O
                         net (fo=1, routed)           0.000 76832.086    adc/phase2[16]_i_9_n_0
    SLICE_X12Y61         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070 76832.156 r  adc/phase2_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000 76832.156    dac/phase2_reg[19]_0[0]
    SLICE_X12Y61         FDRE                                         r  dac/phase2_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_6mhz5540_clk_wiz_0 fall edge)
                                                  76830.062 76830.062 f  
    BUFGCTRL_X0Y1        BUFG                         0.000 76830.062 f  i_clk_12mhz_IBUF_BUFG_inst/O
                         net (fo=343, routed)         0.815 76830.875    clock_manager/inst/clk_12mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.371 76829.500 f  clock_manager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528 76830.031    clock_manager/inst/clk_6mhz5540_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029 76830.062 f  clock_manager/inst/clkout2_buf/O
                         net (fo=186, routed)         0.827 76830.891    dac/clk_6mhz5540
    SLICE_X12Y61         FDRE                                         r  dac/phase2_reg[16]/C  (IS_INVERTED)
                         clock pessimism              0.000 76830.891    
                         clock uncertainty            1.057 76831.945    
    SLICE_X12Y61         FDRE (Hold_fdre_C_D)         0.138 76832.086    dac/phase2_reg[16]
  -------------------------------------------------------------------
                         required time                      -76832.086    
                         arrival time                       76832.148    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 step_scale2/phase2[0]_i_2_psbram_1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            dac/phase2_reg[17]/D
                            (falling edge-triggered cell FDRE clocked by clk_6mhz5540_clk_wiz_0  {rise@0.000ns fall@76.296ns period=152.592ns})
  Path Group:             clk_6mhz5540_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.203ns  (clk_6mhz5540_clk_wiz_0 fall@76830.062ns - sys_clk_pin rise@76830.266ns)
  Data Path Delay:        0.468ns  (logic 0.291ns (62.245%)  route 0.177ns (37.755%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        -0.621ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns = ( 76830.891 - 76830.062 ) 
    Source Clock Delay      (SCD):    1.449ns = ( 76831.711 - 76830.266 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.839ns
    Phase Error              (PE):    0.636ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                  76830.266 76830.266 r  
    M9                                                0.000 76830.266 r  i_clk_12mhz (IN)
                         net (fo=0)                   0.000 76830.266    i_clk_12mhz
    M9                   IBUF (Prop_ibuf_I_O)         0.233 76830.500 r  i_clk_12mhz_IBUF_inst/O
                         net (fo=1, routed)           0.631 76831.133    i_clk_12mhz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026 76831.156 r  i_clk_12mhz_IBUF_BUFG_inst/O
                         net (fo=343, routed)         0.559 76831.719    step_scale2/clkb
    SLICE_X13Y61         FDRE                                         r  step_scale2/phase2[0]_i_2_psbram_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y61         FDRE (Prop_fdre_C_Q)         0.141 76831.859 r  step_scale2/phase2[0]_i_2_psbram_1/Q
                         net (fo=53, routed)          0.177 76832.039    adc/doutb[9]
    SLICE_X12Y61         LUT6 (Prop_lut6_I3_O)        0.045 76832.086 r  adc/phase2[16]_i_9/O
                         net (fo=1, routed)           0.000 76832.086    adc/phase2[16]_i_9_n_0
    SLICE_X12Y61         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.105 76832.188 r  adc/phase2_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000 76832.188    dac/phase2_reg[19]_0[1]
    SLICE_X12Y61         FDRE                                         r  dac/phase2_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_6mhz5540_clk_wiz_0 fall edge)
                                                  76830.062 76830.062 f  
    BUFGCTRL_X0Y1        BUFG                         0.000 76830.062 f  i_clk_12mhz_IBUF_BUFG_inst/O
                         net (fo=343, routed)         0.815 76830.875    clock_manager/inst/clk_12mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.371 76829.500 f  clock_manager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528 76830.031    clock_manager/inst/clk_6mhz5540_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029 76830.062 f  clock_manager/inst/clkout2_buf/O
                         net (fo=186, routed)         0.827 76830.891    dac/clk_6mhz5540
    SLICE_X12Y61         FDRE                                         r  dac/phase2_reg[17]/C  (IS_INVERTED)
                         clock pessimism              0.000 76830.891    
                         clock uncertainty            1.057 76831.945    
    SLICE_X12Y61         FDRE (Hold_fdre_C_D)         0.138 76832.086    dac/phase2_reg[17]
  -------------------------------------------------------------------
                         required time                      -76832.086    
                         arrival time                       76832.180    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 step_scale2/phase2[0]_i_2_psbram_1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            dac/phase2_reg[12]/D
                            (falling edge-triggered cell FDRE clocked by clk_6mhz5540_clk_wiz_0  {rise@0.000ns fall@76.296ns period=152.592ns})
  Path Group:             clk_6mhz5540_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.203ns  (clk_6mhz5540_clk_wiz_0 fall@76830.062ns - sys_clk_pin rise@76830.266ns)
  Data Path Delay:        0.486ns  (logic 0.256ns (52.724%)  route 0.230ns (47.276%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        -0.621ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns = ( 76830.891 - 76830.062 ) 
    Source Clock Delay      (SCD):    1.449ns = ( 76831.711 - 76830.266 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.839ns
    Phase Error              (PE):    0.636ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                  76830.266 76830.266 r  
    M9                                                0.000 76830.266 r  i_clk_12mhz (IN)
                         net (fo=0)                   0.000 76830.266    i_clk_12mhz
    M9                   IBUF (Prop_ibuf_I_O)         0.233 76830.500 r  i_clk_12mhz_IBUF_inst/O
                         net (fo=1, routed)           0.631 76831.133    i_clk_12mhz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026 76831.156 r  i_clk_12mhz_IBUF_BUFG_inst/O
                         net (fo=343, routed)         0.559 76831.719    step_scale2/clkb
    SLICE_X13Y61         FDRE                                         r  step_scale2/phase2[0]_i_2_psbram_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y61         FDRE (Prop_fdre_C_Q)         0.141 76831.859 r  step_scale2/phase2[0]_i_2_psbram_1/Q
                         net (fo=53, routed)          0.230 76832.086    adc/doutb[9]
    SLICE_X12Y60         LUT6 (Prop_lut6_I1_O)        0.045 76832.133 r  adc/phase2[12]_i_9/O
                         net (fo=1, routed)           0.000 76832.133    adc/phase2[12]_i_9_n_0
    SLICE_X12Y60         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070 76832.203 r  adc/phase2_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000 76832.203    dac/phase2_reg[15]_1[0]
    SLICE_X12Y60         FDRE                                         r  dac/phase2_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_6mhz5540_clk_wiz_0 fall edge)
                                                  76830.062 76830.062 f  
    BUFGCTRL_X0Y1        BUFG                         0.000 76830.062 f  i_clk_12mhz_IBUF_BUFG_inst/O
                         net (fo=343, routed)         0.815 76830.875    clock_manager/inst/clk_12mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.371 76829.500 f  clock_manager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528 76830.031    clock_manager/inst/clk_6mhz5540_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029 76830.062 f  clock_manager/inst/clkout2_buf/O
                         net (fo=186, routed)         0.827 76830.891    dac/clk_6mhz5540
    SLICE_X12Y60         FDRE                                         r  dac/phase2_reg[12]/C  (IS_INVERTED)
                         clock pessimism              0.000 76830.891    
                         clock uncertainty            1.057 76831.945    
    SLICE_X12Y60         FDRE (Hold_fdre_C_D)         0.138 76832.086    dac/phase2_reg[12]
  -------------------------------------------------------------------
                         required time                      -76832.086    
                         arrival time                       76832.195    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 step_scale2/phase2[0]_i_2_psbram_1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            dac/phase2_reg[18]/D
                            (falling edge-triggered cell FDRE clocked by clk_6mhz5540_clk_wiz_0  {rise@0.000ns fall@76.296ns period=152.592ns})
  Path Group:             clk_6mhz5540_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.203ns  (clk_6mhz5540_clk_wiz_0 fall@76830.062ns - sys_clk_pin rise@76830.266ns)
  Data Path Delay:        0.508ns  (logic 0.331ns (65.221%)  route 0.177ns (34.779%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        -0.621ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns = ( 76830.891 - 76830.062 ) 
    Source Clock Delay      (SCD):    1.449ns = ( 76831.711 - 76830.266 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.839ns
    Phase Error              (PE):    0.636ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                  76830.266 76830.266 r  
    M9                                                0.000 76830.266 r  i_clk_12mhz (IN)
                         net (fo=0)                   0.000 76830.266    i_clk_12mhz
    M9                   IBUF (Prop_ibuf_I_O)         0.233 76830.500 r  i_clk_12mhz_IBUF_inst/O
                         net (fo=1, routed)           0.631 76831.133    i_clk_12mhz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026 76831.156 r  i_clk_12mhz_IBUF_BUFG_inst/O
                         net (fo=343, routed)         0.559 76831.719    step_scale2/clkb
    SLICE_X13Y61         FDRE                                         r  step_scale2/phase2[0]_i_2_psbram_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y61         FDRE (Prop_fdre_C_Q)         0.141 76831.859 r  step_scale2/phase2[0]_i_2_psbram_1/Q
                         net (fo=53, routed)          0.177 76832.039    adc/doutb[9]
    SLICE_X12Y61         LUT6 (Prop_lut6_I3_O)        0.045 76832.086 r  adc/phase2[16]_i_9/O
                         net (fo=1, routed)           0.000 76832.086    adc/phase2[16]_i_9_n_0
    SLICE_X12Y61         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.145 76832.234 r  adc/phase2_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000 76832.234    dac/phase2_reg[19]_0[2]
    SLICE_X12Y61         FDRE                                         r  dac/phase2_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_6mhz5540_clk_wiz_0 fall edge)
                                                  76830.062 76830.062 f  
    BUFGCTRL_X0Y1        BUFG                         0.000 76830.062 f  i_clk_12mhz_IBUF_BUFG_inst/O
                         net (fo=343, routed)         0.815 76830.875    clock_manager/inst/clk_12mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.371 76829.500 f  clock_manager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528 76830.031    clock_manager/inst/clk_6mhz5540_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029 76830.062 f  clock_manager/inst/clkout2_buf/O
                         net (fo=186, routed)         0.827 76830.891    dac/clk_6mhz5540
    SLICE_X12Y61         FDRE                                         r  dac/phase2_reg[18]/C  (IS_INVERTED)
                         clock pessimism              0.000 76830.891    
                         clock uncertainty            1.057 76831.945    
    SLICE_X12Y61         FDRE (Hold_fdre_C_D)         0.138 76832.086    dac/phase2_reg[18]
  -------------------------------------------------------------------
                         required time                      -76832.086    
                         arrival time                       76832.219    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 step_scale2/phase2[0]_i_2_psbram_1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            dac/phase2_reg[13]/D
                            (falling edge-triggered cell FDRE clocked by clk_6mhz5540_clk_wiz_0  {rise@0.000ns fall@76.296ns period=152.592ns})
  Path Group:             clk_6mhz5540_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.203ns  (clk_6mhz5540_clk_wiz_0 fall@76830.062ns - sys_clk_pin rise@76830.266ns)
  Data Path Delay:        0.521ns  (logic 0.291ns (55.903%)  route 0.230ns (44.097%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        -0.621ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns = ( 76830.891 - 76830.062 ) 
    Source Clock Delay      (SCD):    1.449ns = ( 76831.711 - 76830.266 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.839ns
    Phase Error              (PE):    0.636ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                  76830.266 76830.266 r  
    M9                                                0.000 76830.266 r  i_clk_12mhz (IN)
                         net (fo=0)                   0.000 76830.266    i_clk_12mhz
    M9                   IBUF (Prop_ibuf_I_O)         0.233 76830.500 r  i_clk_12mhz_IBUF_inst/O
                         net (fo=1, routed)           0.631 76831.133    i_clk_12mhz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026 76831.156 r  i_clk_12mhz_IBUF_BUFG_inst/O
                         net (fo=343, routed)         0.559 76831.719    step_scale2/clkb
    SLICE_X13Y61         FDRE                                         r  step_scale2/phase2[0]_i_2_psbram_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y61         FDRE (Prop_fdre_C_Q)         0.141 76831.859 r  step_scale2/phase2[0]_i_2_psbram_1/Q
                         net (fo=53, routed)          0.230 76832.086    adc/doutb[9]
    SLICE_X12Y60         LUT6 (Prop_lut6_I1_O)        0.045 76832.133 r  adc/phase2[12]_i_9/O
                         net (fo=1, routed)           0.000 76832.133    adc/phase2[12]_i_9_n_0
    SLICE_X12Y60         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.105 76832.234 r  adc/phase2_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000 76832.234    dac/phase2_reg[15]_1[1]
    SLICE_X12Y60         FDRE                                         r  dac/phase2_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_6mhz5540_clk_wiz_0 fall edge)
                                                  76830.062 76830.062 f  
    BUFGCTRL_X0Y1        BUFG                         0.000 76830.062 f  i_clk_12mhz_IBUF_BUFG_inst/O
                         net (fo=343, routed)         0.815 76830.875    clock_manager/inst/clk_12mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.371 76829.500 f  clock_manager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528 76830.031    clock_manager/inst/clk_6mhz5540_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029 76830.062 f  clock_manager/inst/clkout2_buf/O
                         net (fo=186, routed)         0.827 76830.891    dac/clk_6mhz5540
    SLICE_X12Y60         FDRE                                         r  dac/phase2_reg[13]/C  (IS_INVERTED)
                         clock pessimism              0.000 76830.891    
                         clock uncertainty            1.057 76831.945    
    SLICE_X12Y60         FDRE (Hold_fdre_C_D)         0.138 76832.086    dac/phase2_reg[13]
  -------------------------------------------------------------------
                         required time                      -76832.086    
                         arrival time                       76832.234    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 step_scale2/phase2[0]_i_2_psbram_1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            dac/phase2_reg[19]/D
                            (falling edge-triggered cell FDRE clocked by clk_6mhz5540_clk_wiz_0  {rise@0.000ns fall@76.296ns period=152.592ns})
  Path Group:             clk_6mhz5540_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.203ns  (clk_6mhz5540_clk_wiz_0 fall@76830.062ns - sys_clk_pin rise@76830.266ns)
  Data Path Delay:        0.528ns  (logic 0.351ns (66.539%)  route 0.177ns (33.461%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        -0.621ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns = ( 76830.891 - 76830.062 ) 
    Source Clock Delay      (SCD):    1.449ns = ( 76831.711 - 76830.266 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.839ns
    Phase Error              (PE):    0.636ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                  76830.266 76830.266 r  
    M9                                                0.000 76830.266 r  i_clk_12mhz (IN)
                         net (fo=0)                   0.000 76830.266    i_clk_12mhz
    M9                   IBUF (Prop_ibuf_I_O)         0.233 76830.500 r  i_clk_12mhz_IBUF_inst/O
                         net (fo=1, routed)           0.631 76831.133    i_clk_12mhz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026 76831.156 r  i_clk_12mhz_IBUF_BUFG_inst/O
                         net (fo=343, routed)         0.559 76831.719    step_scale2/clkb
    SLICE_X13Y61         FDRE                                         r  step_scale2/phase2[0]_i_2_psbram_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y61         FDRE (Prop_fdre_C_Q)         0.141 76831.859 r  step_scale2/phase2[0]_i_2_psbram_1/Q
                         net (fo=53, routed)          0.177 76832.039    adc/doutb[9]
    SLICE_X12Y61         LUT6 (Prop_lut6_I3_O)        0.045 76832.086 r  adc/phase2[16]_i_9/O
                         net (fo=1, routed)           0.000 76832.086    adc/phase2[16]_i_9_n_0
    SLICE_X12Y61         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.165 76832.250 r  adc/phase2_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000 76832.250    dac/phase2_reg[19]_0[3]
    SLICE_X12Y61         FDRE                                         r  dac/phase2_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_6mhz5540_clk_wiz_0 fall edge)
                                                  76830.062 76830.062 f  
    BUFGCTRL_X0Y1        BUFG                         0.000 76830.062 f  i_clk_12mhz_IBUF_BUFG_inst/O
                         net (fo=343, routed)         0.815 76830.875    clock_manager/inst/clk_12mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.371 76829.500 f  clock_manager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528 76830.031    clock_manager/inst/clk_6mhz5540_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029 76830.062 f  clock_manager/inst/clkout2_buf/O
                         net (fo=186, routed)         0.827 76830.891    dac/clk_6mhz5540
    SLICE_X12Y61         FDRE                                         r  dac/phase2_reg[19]/C  (IS_INVERTED)
                         clock pessimism              0.000 76830.891    
                         clock uncertainty            1.057 76831.945    
    SLICE_X12Y61         FDRE (Hold_fdre_C_D)         0.138 76832.086    dac/phase2_reg[19]
  -------------------------------------------------------------------
                         required time                      -76832.086    
                         arrival time                       76832.242    
  -------------------------------------------------------------------
                         slack                                  0.157    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 step_scale2/phase2[0]_i_2_psbram_1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            dac/phase2_reg[15]/D
                            (falling edge-triggered cell FDRE clocked by clk_6mhz5540_clk_wiz_0  {rise@0.000ns fall@76.296ns period=152.592ns})
  Path Group:             clk_6mhz5540_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.203ns  (clk_6mhz5540_clk_wiz_0 fall@76830.062ns - sys_clk_pin rise@76830.266ns)
  Data Path Delay:        0.542ns  (logic 0.250ns (46.085%)  route 0.292ns (53.915%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        -0.621ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns = ( 76830.891 - 76830.062 ) 
    Source Clock Delay      (SCD):    1.449ns = ( 76831.711 - 76830.266 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.839ns
    Phase Error              (PE):    0.636ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                  76830.266 76830.266 r  
    M9                                                0.000 76830.266 r  i_clk_12mhz (IN)
                         net (fo=0)                   0.000 76830.266    i_clk_12mhz
    M9                   IBUF (Prop_ibuf_I_O)         0.233 76830.500 r  i_clk_12mhz_IBUF_inst/O
                         net (fo=1, routed)           0.631 76831.133    i_clk_12mhz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026 76831.156 r  i_clk_12mhz_IBUF_BUFG_inst/O
                         net (fo=343, routed)         0.559 76831.719    step_scale2/clkb
    SLICE_X13Y61         FDRE                                         r  step_scale2/phase2[0]_i_2_psbram_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y61         FDRE (Prop_fdre_C_Q)         0.141 76831.859 r  step_scale2/phase2[0]_i_2_psbram_1/Q
                         net (fo=53, routed)          0.292 76832.148    adc/doutb[9]
    SLICE_X12Y60         LUT6 (Prop_lut6_I1_O)        0.045 76832.195 r  adc/phase2[12]_i_6/O
                         net (fo=1, routed)           0.000 76832.195    adc/phase2[12]_i_6_n_0
    SLICE_X12Y60         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.064 76832.258 r  adc/phase2_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000 76832.258    dac/phase2_reg[15]_1[3]
    SLICE_X12Y60         FDRE                                         r  dac/phase2_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_6mhz5540_clk_wiz_0 fall edge)
                                                  76830.062 76830.062 f  
    BUFGCTRL_X0Y1        BUFG                         0.000 76830.062 f  i_clk_12mhz_IBUF_BUFG_inst/O
                         net (fo=343, routed)         0.815 76830.875    clock_manager/inst/clk_12mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.371 76829.500 f  clock_manager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528 76830.031    clock_manager/inst/clk_6mhz5540_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029 76830.062 f  clock_manager/inst/clkout2_buf/O
                         net (fo=186, routed)         0.827 76830.891    dac/clk_6mhz5540
    SLICE_X12Y60         FDRE                                         r  dac/phase2_reg[15]/C  (IS_INVERTED)
                         clock pessimism              0.000 76830.891    
                         clock uncertainty            1.057 76831.945    
    SLICE_X12Y60         FDRE (Hold_fdre_C_D)         0.138 76832.086    dac/phase2_reg[15]
  -------------------------------------------------------------------
                         required time                      -76832.086    
                         arrival time                       76832.258    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 step_scale2/phase2[0]_i_2_psbram_1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            dac/phase2_reg[14]/D
                            (falling edge-triggered cell FDRE clocked by clk_6mhz5540_clk_wiz_0  {rise@0.000ns fall@76.296ns period=152.592ns})
  Path Group:             clk_6mhz5540_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.203ns  (clk_6mhz5540_clk_wiz_0 fall@76830.062ns - sys_clk_pin rise@76830.266ns)
  Data Path Delay:        0.561ns  (logic 0.331ns (59.050%)  route 0.230ns (40.950%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        -0.621ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns = ( 76830.891 - 76830.062 ) 
    Source Clock Delay      (SCD):    1.449ns = ( 76831.711 - 76830.266 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.839ns
    Phase Error              (PE):    0.636ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                  76830.266 76830.266 r  
    M9                                                0.000 76830.266 r  i_clk_12mhz (IN)
                         net (fo=0)                   0.000 76830.266    i_clk_12mhz
    M9                   IBUF (Prop_ibuf_I_O)         0.233 76830.500 r  i_clk_12mhz_IBUF_inst/O
                         net (fo=1, routed)           0.631 76831.133    i_clk_12mhz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026 76831.156 r  i_clk_12mhz_IBUF_BUFG_inst/O
                         net (fo=343, routed)         0.559 76831.719    step_scale2/clkb
    SLICE_X13Y61         FDRE                                         r  step_scale2/phase2[0]_i_2_psbram_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y61         FDRE (Prop_fdre_C_Q)         0.141 76831.859 r  step_scale2/phase2[0]_i_2_psbram_1/Q
                         net (fo=53, routed)          0.230 76832.086    adc/doutb[9]
    SLICE_X12Y60         LUT6 (Prop_lut6_I1_O)        0.045 76832.133 r  adc/phase2[12]_i_9/O
                         net (fo=1, routed)           0.000 76832.133    adc/phase2[12]_i_9_n_0
    SLICE_X12Y60         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.145 76832.281 r  adc/phase2_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000 76832.281    dac/phase2_reg[15]_1[2]
    SLICE_X12Y60         FDRE                                         r  dac/phase2_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_6mhz5540_clk_wiz_0 fall edge)
                                                  76830.062 76830.062 f  
    BUFGCTRL_X0Y1        BUFG                         0.000 76830.062 f  i_clk_12mhz_IBUF_BUFG_inst/O
                         net (fo=343, routed)         0.815 76830.875    clock_manager/inst/clk_12mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.371 76829.500 f  clock_manager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528 76830.031    clock_manager/inst/clk_6mhz5540_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029 76830.062 f  clock_manager/inst/clkout2_buf/O
                         net (fo=186, routed)         0.827 76830.891    dac/clk_6mhz5540
    SLICE_X12Y60         FDRE                                         r  dac/phase2_reg[14]/C  (IS_INVERTED)
                         clock pessimism              0.000 76830.891    
                         clock uncertainty            1.057 76831.945    
    SLICE_X12Y60         FDRE (Hold_fdre_C_D)         0.138 76832.086    dac/phase2_reg[14]
  -------------------------------------------------------------------
                         required time                      -76832.086    
                         arrival time                       76832.273    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 step_scale2/phase2[0]_i_2_psbram_1/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            dac/phase2_reg[20]/D
                            (falling edge-triggered cell FDRE clocked by clk_6mhz5540_clk_wiz_0  {rise@0.000ns fall@76.296ns period=152.592ns})
  Path Group:             clk_6mhz5540_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.203ns  (clk_6mhz5540_clk_wiz_0 fall@76830.062ns - sys_clk_pin rise@76830.266ns)
  Data Path Delay:        0.561ns  (logic 0.384ns (68.509%)  route 0.177ns (31.491%))
  Logic Levels:           3  (CARRY4=2 LUT6=1)
  Clock Path Skew:        -0.623ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns = ( 76830.891 - 76830.062 ) 
    Source Clock Delay      (SCD):    1.449ns = ( 76831.711 - 76830.266 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.839ns
    Phase Error              (PE):    0.636ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                  76830.266 76830.266 r  
    M9                                                0.000 76830.266 r  i_clk_12mhz (IN)
                         net (fo=0)                   0.000 76830.266    i_clk_12mhz
    M9                   IBUF (Prop_ibuf_I_O)         0.233 76830.500 r  i_clk_12mhz_IBUF_inst/O
                         net (fo=1, routed)           0.631 76831.133    i_clk_12mhz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026 76831.156 r  i_clk_12mhz_IBUF_BUFG_inst/O
                         net (fo=343, routed)         0.559 76831.719    step_scale2/clkb
    SLICE_X13Y61         FDRE                                         r  step_scale2/phase2[0]_i_2_psbram_1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y61         FDRE (Prop_fdre_C_Q)         0.141 76831.859 r  step_scale2/phase2[0]_i_2_psbram_1/Q
                         net (fo=53, routed)          0.177 76832.039    adc/doutb[9]
    SLICE_X12Y61         LUT6 (Prop_lut6_I3_O)        0.045 76832.086 r  adc/phase2[16]_i_9/O
                         net (fo=1, routed)           0.000 76832.086    adc/phase2[16]_i_9_n_0
    SLICE_X12Y61         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.145 76832.234 r  adc/phase2_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000 76832.234    adc/phase2_reg[16]_i_1_n_0
    SLICE_X12Y62         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053 76832.289 r  adc/phase2_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000 76832.289    dac/phase2_reg[23]_0[0]
    SLICE_X12Y62         FDRE                                         r  dac/phase2_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_6mhz5540_clk_wiz_0 fall edge)
                                                  76830.062 76830.062 f  
    BUFGCTRL_X0Y1        BUFG                         0.000 76830.062 f  i_clk_12mhz_IBUF_BUFG_inst/O
                         net (fo=343, routed)         0.815 76830.875    clock_manager/inst/clk_12mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.371 76829.500 f  clock_manager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528 76830.031    clock_manager/inst/clk_6mhz5540_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029 76830.062 f  clock_manager/inst/clkout2_buf/O
                         net (fo=186, routed)         0.825 76830.891    dac/clk_6mhz5540
    SLICE_X12Y62         FDRE                                         r  dac/phase2_reg[20]/C  (IS_INVERTED)
                         clock pessimism              0.000 76830.891    
                         clock uncertainty            1.057 76831.945    
    SLICE_X12Y62         FDRE (Hold_fdre_C_D)         0.138 76832.086    dac/phase2_reg[20]
  -------------------------------------------------------------------
                         required time                      -76832.086    
                         arrival time                       76832.273    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 step_scale2/phase2[0]_i_2_psbram/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@41.660ns period=83.330ns})
  Destination:            dac/phase2_reg[9]/D
                            (falling edge-triggered cell FDRE clocked by clk_6mhz5540_clk_wiz_0  {rise@0.000ns fall@76.296ns period=152.592ns})
  Path Group:             clk_6mhz5540_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -0.203ns  (clk_6mhz5540_clk_wiz_0 fall@76830.062ns - sys_clk_pin rise@76830.266ns)
  Data Path Delay:        0.564ns  (logic 0.252ns (44.717%)  route 0.312ns (55.283%))
  Logic Levels:           2  (CARRY4=1 LUT6=1)
  Clock Path Skew:        -0.620ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns = ( 76830.891 - 76830.062 ) 
    Source Clock Delay      (SCD):    1.449ns = ( 76831.711 - 76830.266 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      1.057ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.839ns
    Phase Error              (PE):    0.636ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                  76830.266 76830.266 r  
    M9                                                0.000 76830.266 r  i_clk_12mhz (IN)
                         net (fo=0)                   0.000 76830.266    i_clk_12mhz
    M9                   IBUF (Prop_ibuf_I_O)         0.233 76830.500 r  i_clk_12mhz_IBUF_inst/O
                         net (fo=1, routed)           0.631 76831.133    i_clk_12mhz_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026 76831.156 r  i_clk_12mhz_IBUF_BUFG_inst/O
                         net (fo=343, routed)         0.559 76831.719    step_scale2/clkb
    SLICE_X13Y60         FDRE                                         r  step_scale2/phase2[0]_i_2_psbram/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y60         FDRE (Prop_fdre_C_Q)         0.141 76831.859 r  step_scale2/phase2[0]_i_2_psbram/Q
                         net (fo=76, routed)          0.312 76832.172    adc/doutb[10]
    SLICE_X12Y59         LUT6 (Prop_lut6_I3_O)        0.045 76832.219 r  adc/phase2[8]_i_8/O
                         net (fo=1, routed)           0.000 76832.219    adc/phase2[8]_i_8_n_0
    SLICE_X12Y59         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.066 76832.281 r  adc/phase2_reg[8]_i_1/O[1]
                         net (fo=1, routed)           0.000 76832.281    dac/phase2_reg[11]_1[1]
    SLICE_X12Y59         FDRE                                         r  dac/phase2_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_6mhz5540_clk_wiz_0 fall edge)
                                                  76830.062 76830.062 f  
    BUFGCTRL_X0Y1        BUFG                         0.000 76830.062 f  i_clk_12mhz_IBUF_BUFG_inst/O
                         net (fo=343, routed)         0.815 76830.875    clock_manager/inst/clk_12mhz
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -1.371 76829.500 f  clock_manager/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528 76830.031    clock_manager/inst/clk_6mhz5540_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029 76830.062 f  clock_manager/inst/clkout2_buf/O
                         net (fo=186, routed)         0.828 76830.891    dac/clk_6mhz5540
    SLICE_X12Y59         FDRE                                         r  dac/phase2_reg[9]/C  (IS_INVERTED)
                         clock pessimism              0.000 76830.891    
                         clock uncertainty            1.057 76831.945    
    SLICE_X12Y59         FDRE (Hold_fdre_C_D)         0.138 76832.086    dac/phase2_reg[9]
  -------------------------------------------------------------------
                         required time                      -76832.086    
                         arrival time                       76832.281    
  -------------------------------------------------------------------
                         slack                                  0.193    





