$date
	Sat Sep 17 15:56:01 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module Q2_tb $end
$var wire 1 ! f $end
$var reg 1 " A $end
$var reg 1 # B $end
$var reg 1 $ C $end
$var reg 1 % D $end
$scope module q2 $end
$var wire 1 " A $end
$var wire 1 & ACd $end
$var wire 1 # B $end
$var wire 1 ' BC $end
$var wire 1 ( BD $end
$var wire 1 $ C $end
$var wire 1 % D $end
$var wire 1 ) F $end
$var wire 1 * d $end
$var wire 1 ! f $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1*
0)
1(
1'
0&
0%
0$
0#
0"
1!
$end
#20
1&
0*
0(
1%
#40
1*
1(
0'
0&
0%
1$
#60
0!
1)
0*
0(
1%
#80
0!
1)
1*
0&
0%
0$
1#
#100
1!
0)
1&
0*
1%
#120
0!
1)
1*
0&
0%
1$
#140
0*
1%
#160
1!
0)
1*
1(
1'
0%
0$
0#
1"
#180
0*
0(
1%
#200
1*
1(
0'
0%
1$
#220
0!
1)
0*
0(
1%
#240
1*
0%
0$
1#
#260
0*
1%
#280
1*
0%
1$
#300
0*
1%
#320
