Date: 10th May 2025
Date Modified: 10th May 2025
File Folder: Kanban
#hwsw 

[1] S. Radecky, “What is an FPGA?: Uses, applications & advantages,” Digilent Blog, https://digilent.com/blog/what-is-an-fpga/
[2] Digilent, “Zedboard,” Reference Manuals, https://digilent.com/reference/_media/reference/programmable-logic/zedboard/zedboard_ug.pdf
[3] W. Kester, _Mixed-Signal and DSP Design Techniques_. Burlington, MA: Elsevier Science & Technology Books, 2003.
[4] Z. Li, Y. Zhang, J. Wang, and J. Lai, “A survey of FPGA design for AI era,” _Journal of Semiconductors_, vol. 41, no. 2, p. 021402, Feb. 2020. doi:10.1088/1674-4926/41/2/021402
[5] Xilinx Inc., “Zynq-7000 SoC Data Sheet: Overview,” AMD Technical Information Portal, https://docs.amd.com/v/u/en-US/ds190-Zynq-7000-Overview
[6] ARM, “Cortex-A9 MBIST Controller Technical Reference Manual,” Documentation – Arm Developer, https://developer.arm.com/documentation/ddi0414/i?lang=en
[7] DigiKey, “XC7Z020-1CLG484CES,” DigiKey Electronics, https://www.digikey.com/en/products/detail/amd/XC7Z020-1CLG484CES/3672244
[8] G. Goslin, “A Guide to Using Field Programmable Gate Arrays (FPGAs) for Application-Specific Digital Signal Processing Performance,” _Microelectronics Journal_, vol. 28, no. 4, pp. xxiv–xxxv, May 1997. doi:10.1016/s0026-2692(97)84516-8
[9] O. Diouri _et al._, “Comparison Study of Hardware Architectures Performance Between FPGA and DSP Processors for Implementing Digital Signal Processing Algorithms: Application of FIR Digital Filter,” _Results in Engineering_, vol. 16, Dec. 2022. doi:10.1016/j.rineng.2022.100639
[10] J. Schneider and I. Smalley, “What is a Neural Processing Unit (NPU)?,” IBM Think, https://www.ibm.com/think/topics/neural-processing-unit
[11] R. Ma _et al._, “FPGA-based AI smart nics for scalable distributed AI Training Systems,” _IEEE Computer Architecture Letters_, vol. 21, no. 2, pp. 49–52, Jul. 2022. doi:10.1109/lca.2022.3189207
[12] D. Challagundla, M. Galib, I. Bezzam, and R. Islam, “Power and Skew Reduction Using Resonant Energy Recycling in 14-nm FINfet Clocks,” _2022 IEEE International Symposium on Circuits and Systems (ISCAS)_, pp. 268–272, May 2022. doi:10.1109/iscas48785.2022.9937771
[13] D. Challagundla, M. Galib, I. Bezzam, and R. Islam, “Power and Skew Reduction Using Resonant Energy Recycling in 14-nm FINfet Clocks,” _2022 IEEE International Symposium on Circuits and Systems (ISCAS)_, pp. 268–272, May 2022. doi:10.1109/iscas48785.2022.9937771
[14] S. Liu and A. Karanth, “Dynamic Voltage and Frequency Scaling to Improve Energy-Efficiency of Hardware Accelerators,” _2021 IEEE 28th International Conference on High Performance Computing, Data, and Analytics (HiPC)_, Dec. 2021. doi:10.1109/hipc53243.2021.00037
[15] A. Jacob, R. Xie, M. G. Sung, and L. Liebmann, “Scaling Challenges for Advanced CMOS Devices,” _International Journal of High Speed Electronics and Systems_, vol. 26, no. 1, 2017. doi:https://doi.org/10.1142/S0129156417400018
[16] K. Lee _et al._, “The Impact of Semiconductor Technology Scaling on CMOS RF and Digital Circuits for Wireless Application,” _IEEE Transactions on Electron Devices_, vol. 52, no. 7, pp. 1415–1422, Jul. 2005. doi:10.1109/ted.2005.85063
[17] A. Shilov, “TSMC’s 2NM process will reportedly get another price hike - $30,000 per wafer for latest cutting-edge Tech,” Tom’s Hardware, https://www.tomshardware.com/tech-industry/tsmcs-2nm-will-reportedly-receive-a-price-hike-once-again-usd30-000-per-wafer
[18] B. Schütte, L. Majewski, and K. Havu, “Damages liability for harm caused by Artificial Intelligence – EU law in Flux,” _SSRN Electronic Journal_, 2021. doi:10.2139/ssrn.3897839
[19] H. Xu and K. M. Shuttleworth, “Medical Artificial Intelligence and the Black Box Problem: A view based on the ethical principle of ‘Do no harm,’” _Intelligent Medicine_, vol. 4, no. 1, pp. 52–57, Feb. 2024. doi:10.1016/j.imed.2023.08.001
[20] A. Villard, A. Lelah, and D. Brissaud, “Drawing a chip environmental profile: Environmental indicators for the semiconductor industry,” _Journal of Cleaner Production_, vol. 86, pp. 98–109, Jan. 2015. doi:10.1016/j.jclepro.2014.08.061
[21] A. Shalal and J. Mason, “Trump says China tariffs will come down from 145% | Reuters,” Reuters, https://www.reuters.com/world/trump-says-we-know-china-tariffs-will-come-down-145-percent-2025-05-08/
[22] Y. Zhang and X. Zhu, “Analysis of the global trade network of the chip industry chain: Does the U.S.-China Tech War Matter?,” _Heliyon_, vol. 9, no. 6, Jun. 2023. doi:10.1016/j.heliyon.2023.e17092
[23] H. W. Yeung, “Explaining geographic shifts of chip making toward East Asia and market dynamics in Semiconductor Global Production Networks,” _Economic Geography_, vol. 98, no. 3, pp. 272–298, Mar. 2022. doi:10.1080/00130095.2021.2019010
[24] Microchip, “Libero® IDE | Microchip Technology,” Libero, https://www.microchip.com/en-us/products/fpgas-and-plds/fpga-and-soc-design-tools/fpga/libero-ide

