// Seed: 2374191604
module module_0 #(
    parameter id_2 = 32'd40
) (
    input id_1,
    input logic _id_2,
    output id_3
);
  assign id_2[id_2] = id_3;
  always @(id_2#(.id_1(id_2)
  ))
  begin
    id_2 = 1;
    id_3 <= 1;
  end
  logic id_4;
  logic id_5;
  type_0 id_6 (
      .id_0 (id_5),
      .id_1 (id_4),
      .id_2 (id_5),
      .id_3 (id_4),
      .id_4 (1),
      .id_5 (1),
      .id_6 (1),
      .id_7 (id_5),
      .id_8 (id_1),
      .id_9 (id_2),
      .id_10(1),
      .id_11(1),
      .id_12(1)
  );
endmodule
