{"vcs1":{"timestamp_begin":1682293098.249145528, "rt":0.82, "ut":0.26, "st":0.13}}
{"vcselab":{"timestamp_begin":1682293099.105982820, "rt":1.18, "ut":0.23, "st":0.26}}
{"link":{"timestamp_begin":1682293100.306914685, "rt":1.43, "ut":0.08, "st":1.30}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1682293097.941412687}
{"VCS_COMP_START_TIME": 1682293097.941412687}
{"VCS_COMP_END_TIME": 1682293102.594566106}
{"VCS_USER_OPTIONS": "-q -nc -sverilog -sverilog -R -top tb_top -debug_access+all huff_enc.sv huff_enc_tb.sv"}
{"vcs1": {"peak_mem": 339760}}
{"stitch_vcselab": {"peak_mem": 238988}}
