
STM32_MASTER.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000ba64  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000410  0800bc04  0800bc04  0000cc04  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800c014  0800c014  0000e070  2**0
                  CONTENTS
  4 .ARM          00000008  0800c014  0800c014  0000d014  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800c01c  0800c01c  0000e070  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800c01c  0800c01c  0000d01c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0800c020  0800c020  0000d020  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000070  20000000  0800c024  0000e000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00004ddc  20000070  0800c094  0000e070  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20004e4c  0800c094  0000ee4c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000e070  2**0
                  CONTENTS, READONLY
 12 .debug_info   000201a6  00000000  00000000  0000e0a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004209  00000000  00000000  0002e246  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001b90  00000000  00000000  00032450  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000015ad  00000000  00000000  00033fe0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00019ffe  00000000  00000000  0003558d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001ffe3  00000000  00000000  0004f58b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000a8d55  00000000  00000000  0006f56e  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  001182c3  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00007afc  00000000  00000000  00118308  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000007b  00000000  00000000  0011fe04  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000070 	.word	0x20000070
 80001bc:	00000000 	.word	0x00000000
 80001c0:	0800bbec 	.word	0x0800bbec

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000074 	.word	0x20000074
 80001dc:	0800bbec 	.word	0x0800bbec

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_uldivmod>:
 8000290:	b953      	cbnz	r3, 80002a8 <__aeabi_uldivmod+0x18>
 8000292:	b94a      	cbnz	r2, 80002a8 <__aeabi_uldivmod+0x18>
 8000294:	2900      	cmp	r1, #0
 8000296:	bf08      	it	eq
 8000298:	2800      	cmpeq	r0, #0
 800029a:	bf1c      	itt	ne
 800029c:	f04f 31ff 	movne.w	r1, #4294967295
 80002a0:	f04f 30ff 	movne.w	r0, #4294967295
 80002a4:	f000 b96a 	b.w	800057c <__aeabi_idiv0>
 80002a8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002ac:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002b0:	f000 f806 	bl	80002c0 <__udivmoddi4>
 80002b4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002b8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002bc:	b004      	add	sp, #16
 80002be:	4770      	bx	lr

080002c0 <__udivmoddi4>:
 80002c0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002c4:	9d08      	ldr	r5, [sp, #32]
 80002c6:	460c      	mov	r4, r1
 80002c8:	2b00      	cmp	r3, #0
 80002ca:	d14e      	bne.n	800036a <__udivmoddi4+0xaa>
 80002cc:	4694      	mov	ip, r2
 80002ce:	458c      	cmp	ip, r1
 80002d0:	4686      	mov	lr, r0
 80002d2:	fab2 f282 	clz	r2, r2
 80002d6:	d962      	bls.n	800039e <__udivmoddi4+0xde>
 80002d8:	b14a      	cbz	r2, 80002ee <__udivmoddi4+0x2e>
 80002da:	f1c2 0320 	rsb	r3, r2, #32
 80002de:	4091      	lsls	r1, r2
 80002e0:	fa20 f303 	lsr.w	r3, r0, r3
 80002e4:	fa0c fc02 	lsl.w	ip, ip, r2
 80002e8:	4319      	orrs	r1, r3
 80002ea:	fa00 fe02 	lsl.w	lr, r0, r2
 80002ee:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80002f2:	fa1f f68c 	uxth.w	r6, ip
 80002f6:	fbb1 f4f7 	udiv	r4, r1, r7
 80002fa:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80002fe:	fb07 1114 	mls	r1, r7, r4, r1
 8000302:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000306:	fb04 f106 	mul.w	r1, r4, r6
 800030a:	4299      	cmp	r1, r3
 800030c:	d90a      	bls.n	8000324 <__udivmoddi4+0x64>
 800030e:	eb1c 0303 	adds.w	r3, ip, r3
 8000312:	f104 30ff 	add.w	r0, r4, #4294967295
 8000316:	f080 8112 	bcs.w	800053e <__udivmoddi4+0x27e>
 800031a:	4299      	cmp	r1, r3
 800031c:	f240 810f 	bls.w	800053e <__udivmoddi4+0x27e>
 8000320:	3c02      	subs	r4, #2
 8000322:	4463      	add	r3, ip
 8000324:	1a59      	subs	r1, r3, r1
 8000326:	fa1f f38e 	uxth.w	r3, lr
 800032a:	fbb1 f0f7 	udiv	r0, r1, r7
 800032e:	fb07 1110 	mls	r1, r7, r0, r1
 8000332:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000336:	fb00 f606 	mul.w	r6, r0, r6
 800033a:	429e      	cmp	r6, r3
 800033c:	d90a      	bls.n	8000354 <__udivmoddi4+0x94>
 800033e:	eb1c 0303 	adds.w	r3, ip, r3
 8000342:	f100 31ff 	add.w	r1, r0, #4294967295
 8000346:	f080 80fc 	bcs.w	8000542 <__udivmoddi4+0x282>
 800034a:	429e      	cmp	r6, r3
 800034c:	f240 80f9 	bls.w	8000542 <__udivmoddi4+0x282>
 8000350:	4463      	add	r3, ip
 8000352:	3802      	subs	r0, #2
 8000354:	1b9b      	subs	r3, r3, r6
 8000356:	ea40 4004 	orr.w	r0, r0, r4, lsl #16
 800035a:	2100      	movs	r1, #0
 800035c:	b11d      	cbz	r5, 8000366 <__udivmoddi4+0xa6>
 800035e:	40d3      	lsrs	r3, r2
 8000360:	2200      	movs	r2, #0
 8000362:	e9c5 3200 	strd	r3, r2, [r5]
 8000366:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800036a:	428b      	cmp	r3, r1
 800036c:	d905      	bls.n	800037a <__udivmoddi4+0xba>
 800036e:	b10d      	cbz	r5, 8000374 <__udivmoddi4+0xb4>
 8000370:	e9c5 0100 	strd	r0, r1, [r5]
 8000374:	2100      	movs	r1, #0
 8000376:	4608      	mov	r0, r1
 8000378:	e7f5      	b.n	8000366 <__udivmoddi4+0xa6>
 800037a:	fab3 f183 	clz	r1, r3
 800037e:	2900      	cmp	r1, #0
 8000380:	d146      	bne.n	8000410 <__udivmoddi4+0x150>
 8000382:	42a3      	cmp	r3, r4
 8000384:	d302      	bcc.n	800038c <__udivmoddi4+0xcc>
 8000386:	4290      	cmp	r0, r2
 8000388:	f0c0 80f0 	bcc.w	800056c <__udivmoddi4+0x2ac>
 800038c:	1a86      	subs	r6, r0, r2
 800038e:	eb64 0303 	sbc.w	r3, r4, r3
 8000392:	2001      	movs	r0, #1
 8000394:	2d00      	cmp	r5, #0
 8000396:	d0e6      	beq.n	8000366 <__udivmoddi4+0xa6>
 8000398:	e9c5 6300 	strd	r6, r3, [r5]
 800039c:	e7e3      	b.n	8000366 <__udivmoddi4+0xa6>
 800039e:	2a00      	cmp	r2, #0
 80003a0:	f040 8090 	bne.w	80004c4 <__udivmoddi4+0x204>
 80003a4:	eba1 040c 	sub.w	r4, r1, ip
 80003a8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80003ac:	fa1f f78c 	uxth.w	r7, ip
 80003b0:	2101      	movs	r1, #1
 80003b2:	fbb4 f6f8 	udiv	r6, r4, r8
 80003b6:	ea4f 431e 	mov.w	r3, lr, lsr #16
 80003ba:	fb08 4416 	mls	r4, r8, r6, r4
 80003be:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003c2:	fb07 f006 	mul.w	r0, r7, r6
 80003c6:	4298      	cmp	r0, r3
 80003c8:	d908      	bls.n	80003dc <__udivmoddi4+0x11c>
 80003ca:	eb1c 0303 	adds.w	r3, ip, r3
 80003ce:	f106 34ff 	add.w	r4, r6, #4294967295
 80003d2:	d202      	bcs.n	80003da <__udivmoddi4+0x11a>
 80003d4:	4298      	cmp	r0, r3
 80003d6:	f200 80cd 	bhi.w	8000574 <__udivmoddi4+0x2b4>
 80003da:	4626      	mov	r6, r4
 80003dc:	1a1c      	subs	r4, r3, r0
 80003de:	fa1f f38e 	uxth.w	r3, lr
 80003e2:	fbb4 f0f8 	udiv	r0, r4, r8
 80003e6:	fb08 4410 	mls	r4, r8, r0, r4
 80003ea:	ea43 4304 	orr.w	r3, r3, r4, lsl #16
 80003ee:	fb00 f707 	mul.w	r7, r0, r7
 80003f2:	429f      	cmp	r7, r3
 80003f4:	d908      	bls.n	8000408 <__udivmoddi4+0x148>
 80003f6:	eb1c 0303 	adds.w	r3, ip, r3
 80003fa:	f100 34ff 	add.w	r4, r0, #4294967295
 80003fe:	d202      	bcs.n	8000406 <__udivmoddi4+0x146>
 8000400:	429f      	cmp	r7, r3
 8000402:	f200 80b0 	bhi.w	8000566 <__udivmoddi4+0x2a6>
 8000406:	4620      	mov	r0, r4
 8000408:	1bdb      	subs	r3, r3, r7
 800040a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 800040e:	e7a5      	b.n	800035c <__udivmoddi4+0x9c>
 8000410:	f1c1 0620 	rsb	r6, r1, #32
 8000414:	408b      	lsls	r3, r1
 8000416:	fa22 f706 	lsr.w	r7, r2, r6
 800041a:	431f      	orrs	r7, r3
 800041c:	fa20 fc06 	lsr.w	ip, r0, r6
 8000420:	fa04 f301 	lsl.w	r3, r4, r1
 8000424:	ea43 030c 	orr.w	r3, r3, ip
 8000428:	40f4      	lsrs	r4, r6
 800042a:	fa00 f801 	lsl.w	r8, r0, r1
 800042e:	0c38      	lsrs	r0, r7, #16
 8000430:	ea4f 4913 	mov.w	r9, r3, lsr #16
 8000434:	fbb4 fef0 	udiv	lr, r4, r0
 8000438:	fa1f fc87 	uxth.w	ip, r7
 800043c:	fb00 441e 	mls	r4, r0, lr, r4
 8000440:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 8000444:	fb0e f90c 	mul.w	r9, lr, ip
 8000448:	45a1      	cmp	r9, r4
 800044a:	fa02 f201 	lsl.w	r2, r2, r1
 800044e:	d90a      	bls.n	8000466 <__udivmoddi4+0x1a6>
 8000450:	193c      	adds	r4, r7, r4
 8000452:	f10e 3aff 	add.w	sl, lr, #4294967295
 8000456:	f080 8084 	bcs.w	8000562 <__udivmoddi4+0x2a2>
 800045a:	45a1      	cmp	r9, r4
 800045c:	f240 8081 	bls.w	8000562 <__udivmoddi4+0x2a2>
 8000460:	f1ae 0e02 	sub.w	lr, lr, #2
 8000464:	443c      	add	r4, r7
 8000466:	eba4 0409 	sub.w	r4, r4, r9
 800046a:	fa1f f983 	uxth.w	r9, r3
 800046e:	fbb4 f3f0 	udiv	r3, r4, r0
 8000472:	fb00 4413 	mls	r4, r0, r3, r4
 8000476:	ea49 4404 	orr.w	r4, r9, r4, lsl #16
 800047a:	fb03 fc0c 	mul.w	ip, r3, ip
 800047e:	45a4      	cmp	ip, r4
 8000480:	d907      	bls.n	8000492 <__udivmoddi4+0x1d2>
 8000482:	193c      	adds	r4, r7, r4
 8000484:	f103 30ff 	add.w	r0, r3, #4294967295
 8000488:	d267      	bcs.n	800055a <__udivmoddi4+0x29a>
 800048a:	45a4      	cmp	ip, r4
 800048c:	d965      	bls.n	800055a <__udivmoddi4+0x29a>
 800048e:	3b02      	subs	r3, #2
 8000490:	443c      	add	r4, r7
 8000492:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 8000496:	fba0 9302 	umull	r9, r3, r0, r2
 800049a:	eba4 040c 	sub.w	r4, r4, ip
 800049e:	429c      	cmp	r4, r3
 80004a0:	46ce      	mov	lr, r9
 80004a2:	469c      	mov	ip, r3
 80004a4:	d351      	bcc.n	800054a <__udivmoddi4+0x28a>
 80004a6:	d04e      	beq.n	8000546 <__udivmoddi4+0x286>
 80004a8:	b155      	cbz	r5, 80004c0 <__udivmoddi4+0x200>
 80004aa:	ebb8 030e 	subs.w	r3, r8, lr
 80004ae:	eb64 040c 	sbc.w	r4, r4, ip
 80004b2:	fa04 f606 	lsl.w	r6, r4, r6
 80004b6:	40cb      	lsrs	r3, r1
 80004b8:	431e      	orrs	r6, r3
 80004ba:	40cc      	lsrs	r4, r1
 80004bc:	e9c5 6400 	strd	r6, r4, [r5]
 80004c0:	2100      	movs	r1, #0
 80004c2:	e750      	b.n	8000366 <__udivmoddi4+0xa6>
 80004c4:	f1c2 0320 	rsb	r3, r2, #32
 80004c8:	fa20 f103 	lsr.w	r1, r0, r3
 80004cc:	fa0c fc02 	lsl.w	ip, ip, r2
 80004d0:	fa24 f303 	lsr.w	r3, r4, r3
 80004d4:	4094      	lsls	r4, r2
 80004d6:	430c      	orrs	r4, r1
 80004d8:	ea4f 481c 	mov.w	r8, ip, lsr #16
 80004dc:	fa00 fe02 	lsl.w	lr, r0, r2
 80004e0:	fa1f f78c 	uxth.w	r7, ip
 80004e4:	fbb3 f0f8 	udiv	r0, r3, r8
 80004e8:	fb08 3110 	mls	r1, r8, r0, r3
 80004ec:	0c23      	lsrs	r3, r4, #16
 80004ee:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80004f2:	fb00 f107 	mul.w	r1, r0, r7
 80004f6:	4299      	cmp	r1, r3
 80004f8:	d908      	bls.n	800050c <__udivmoddi4+0x24c>
 80004fa:	eb1c 0303 	adds.w	r3, ip, r3
 80004fe:	f100 36ff 	add.w	r6, r0, #4294967295
 8000502:	d22c      	bcs.n	800055e <__udivmoddi4+0x29e>
 8000504:	4299      	cmp	r1, r3
 8000506:	d92a      	bls.n	800055e <__udivmoddi4+0x29e>
 8000508:	3802      	subs	r0, #2
 800050a:	4463      	add	r3, ip
 800050c:	1a5b      	subs	r3, r3, r1
 800050e:	b2a4      	uxth	r4, r4
 8000510:	fbb3 f1f8 	udiv	r1, r3, r8
 8000514:	fb08 3311 	mls	r3, r8, r1, r3
 8000518:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 800051c:	fb01 f307 	mul.w	r3, r1, r7
 8000520:	42a3      	cmp	r3, r4
 8000522:	d908      	bls.n	8000536 <__udivmoddi4+0x276>
 8000524:	eb1c 0404 	adds.w	r4, ip, r4
 8000528:	f101 36ff 	add.w	r6, r1, #4294967295
 800052c:	d213      	bcs.n	8000556 <__udivmoddi4+0x296>
 800052e:	42a3      	cmp	r3, r4
 8000530:	d911      	bls.n	8000556 <__udivmoddi4+0x296>
 8000532:	3902      	subs	r1, #2
 8000534:	4464      	add	r4, ip
 8000536:	1ae4      	subs	r4, r4, r3
 8000538:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800053c:	e739      	b.n	80003b2 <__udivmoddi4+0xf2>
 800053e:	4604      	mov	r4, r0
 8000540:	e6f0      	b.n	8000324 <__udivmoddi4+0x64>
 8000542:	4608      	mov	r0, r1
 8000544:	e706      	b.n	8000354 <__udivmoddi4+0x94>
 8000546:	45c8      	cmp	r8, r9
 8000548:	d2ae      	bcs.n	80004a8 <__udivmoddi4+0x1e8>
 800054a:	ebb9 0e02 	subs.w	lr, r9, r2
 800054e:	eb63 0c07 	sbc.w	ip, r3, r7
 8000552:	3801      	subs	r0, #1
 8000554:	e7a8      	b.n	80004a8 <__udivmoddi4+0x1e8>
 8000556:	4631      	mov	r1, r6
 8000558:	e7ed      	b.n	8000536 <__udivmoddi4+0x276>
 800055a:	4603      	mov	r3, r0
 800055c:	e799      	b.n	8000492 <__udivmoddi4+0x1d2>
 800055e:	4630      	mov	r0, r6
 8000560:	e7d4      	b.n	800050c <__udivmoddi4+0x24c>
 8000562:	46d6      	mov	lr, sl
 8000564:	e77f      	b.n	8000466 <__udivmoddi4+0x1a6>
 8000566:	4463      	add	r3, ip
 8000568:	3802      	subs	r0, #2
 800056a:	e74d      	b.n	8000408 <__udivmoddi4+0x148>
 800056c:	4606      	mov	r6, r0
 800056e:	4623      	mov	r3, r4
 8000570:	4608      	mov	r0, r1
 8000572:	e70f      	b.n	8000394 <__udivmoddi4+0xd4>
 8000574:	3e02      	subs	r6, #2
 8000576:	4463      	add	r3, ip
 8000578:	e730      	b.n	80003dc <__udivmoddi4+0x11c>
 800057a:	bf00      	nop

0800057c <__aeabi_idiv0>:
 800057c:	4770      	bx	lr
 800057e:	bf00      	nop

08000580 <Servo_SetAngle>:



// 50 Hz frame with 1 MHz tick: CCR = pulse (Âµs)
void Servo_SetAngle(TIM_HandleTypeDef *htim, uint32_t channel, float angle_deg)
{
 8000580:	b580      	push	{r7, lr}
 8000582:	b088      	sub	sp, #32
 8000584:	af00      	add	r7, sp, #0
 8000586:	60f8      	str	r0, [r7, #12]
 8000588:	60b9      	str	r1, [r7, #8]
 800058a:	ed87 0a01 	vstr	s0, [r7, #4]
  if (angle_deg < SERVO_INCLINE_MIN_DEG) angle_deg = SERVO_INCLINE_MIN_DEG;
 800058e:	edd7 7a01 	vldr	s15, [r7, #4]
 8000592:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8000596:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800059a:	d502      	bpl.n	80005a2 <Servo_SetAngle+0x22>
 800059c:	f04f 0300 	mov.w	r3, #0
 80005a0:	607b      	str	r3, [r7, #4]
  if (angle_deg > SERVO_INCLINE_MAX_DEG) angle_deg = SERVO_INCLINE_MAX_DEG;
 80005a2:	edd7 7a01 	vldr	s15, [r7, #4]
 80005a6:	ed9f 7a27 	vldr	s14, [pc, #156]	@ 8000644 <Servo_SetAngle+0xc4>
 80005aa:	eef4 7ac7 	vcmpe.f32	s15, s14
 80005ae:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80005b2:	dd01      	ble.n	80005b8 <Servo_SetAngle+0x38>
 80005b4:	4b24      	ldr	r3, [pc, #144]	@ (8000648 <Servo_SetAngle+0xc8>)
 80005b6:	607b      	str	r3, [r7, #4]

  float span_deg = (SERVO_INCLINE_MAX_DEG - SERVO_INCLINE_MIN_DEG);
 80005b8:	4b23      	ldr	r3, [pc, #140]	@ (8000648 <Servo_SetAngle+0xc8>)
 80005ba:	61fb      	str	r3, [r7, #28]
  float span_us  = (SERVO_INCLINE_MAX_US - SERVO_INCLINE_MIN_US);
 80005bc:	4b23      	ldr	r3, [pc, #140]	@ (800064c <Servo_SetAngle+0xcc>)
 80005be:	61bb      	str	r3, [r7, #24]
  float pulse_us = SERVO_INCLINE_MIN_US + (angle_deg - SERVO_INCLINE_MIN_DEG) * (span_us / span_deg);
 80005c0:	edd7 6a06 	vldr	s13, [r7, #24]
 80005c4:	edd7 7a07 	vldr	s15, [r7, #28]
 80005c8:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80005cc:	edd7 7a01 	vldr	s15, [r7, #4]
 80005d0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80005d4:	ed9f 7a1e 	vldr	s14, [pc, #120]	@ 8000650 <Servo_SetAngle+0xd0>
 80005d8:	ee77 7a87 	vadd.f32	s15, s15, s14
 80005dc:	edc7 7a05 	vstr	s15, [r7, #20]

  uint16_t ccr = clamp_u16((int)(pulse_us + 0.5f), 0, 19999); // 20ms frame
 80005e0:	edd7 7a05 	vldr	s15, [r7, #20]
 80005e4:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 80005e8:	ee77 7a87 	vadd.f32	s15, s15, s14
 80005ec:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80005f0:	f644 621f 	movw	r2, #19999	@ 0x4e1f
 80005f4:	2100      	movs	r1, #0
 80005f6:	ee17 0a90 	vmov	r0, s15
 80005fa:	f000 f8ff 	bl	80007fc <clamp_u16>
 80005fe:	4603      	mov	r3, r0
 8000600:	827b      	strh	r3, [r7, #18]
  __HAL_TIM_SET_COMPARE(htim, channel, ccr);
 8000602:	68bb      	ldr	r3, [r7, #8]
 8000604:	2b00      	cmp	r3, #0
 8000606:	d104      	bne.n	8000612 <Servo_SetAngle+0x92>
 8000608:	68fb      	ldr	r3, [r7, #12]
 800060a:	681b      	ldr	r3, [r3, #0]
 800060c:	8a7a      	ldrh	r2, [r7, #18]
 800060e:	635a      	str	r2, [r3, #52]	@ 0x34
}
 8000610:	e013      	b.n	800063a <Servo_SetAngle+0xba>
  __HAL_TIM_SET_COMPARE(htim, channel, ccr);
 8000612:	68bb      	ldr	r3, [r7, #8]
 8000614:	2b04      	cmp	r3, #4
 8000616:	d104      	bne.n	8000622 <Servo_SetAngle+0xa2>
 8000618:	68fb      	ldr	r3, [r7, #12]
 800061a:	681a      	ldr	r2, [r3, #0]
 800061c:	8a7b      	ldrh	r3, [r7, #18]
 800061e:	6393      	str	r3, [r2, #56]	@ 0x38
}
 8000620:	e00b      	b.n	800063a <Servo_SetAngle+0xba>
  __HAL_TIM_SET_COMPARE(htim, channel, ccr);
 8000622:	68bb      	ldr	r3, [r7, #8]
 8000624:	2b08      	cmp	r3, #8
 8000626:	d104      	bne.n	8000632 <Servo_SetAngle+0xb2>
 8000628:	68fb      	ldr	r3, [r7, #12]
 800062a:	681a      	ldr	r2, [r3, #0]
 800062c:	8a7b      	ldrh	r3, [r7, #18]
 800062e:	63d3      	str	r3, [r2, #60]	@ 0x3c
}
 8000630:	e003      	b.n	800063a <Servo_SetAngle+0xba>
  __HAL_TIM_SET_COMPARE(htim, channel, ccr);
 8000632:	68fb      	ldr	r3, [r7, #12]
 8000634:	681a      	ldr	r2, [r3, #0]
 8000636:	8a7b      	ldrh	r3, [r7, #18]
 8000638:	6413      	str	r3, [r2, #64]	@ 0x40
}
 800063a:	bf00      	nop
 800063c:	3720      	adds	r7, #32
 800063e:	46bd      	mov	sp, r7
 8000640:	bd80      	pop	{r7, pc}
 8000642:	bf00      	nop
 8000644:	43340000 	.word	0x43340000
 8000648:	43340000 	.word	0x43340000
 800064c:	44fa0000 	.word	0x44fa0000
 8000650:	43fa0000 	.word	0x43fa0000

08000654 <Servo_SetHeight>:

void Servo_SetHeight(TIM_HandleTypeDef *htim, uint32_t channel, float angle_deg)
{
 8000654:	b580      	push	{r7, lr}
 8000656:	b088      	sub	sp, #32
 8000658:	af00      	add	r7, sp, #0
 800065a:	60f8      	str	r0, [r7, #12]
 800065c:	60b9      	str	r1, [r7, #8]
 800065e:	ed87 0a01 	vstr	s0, [r7, #4]
	if (angle_deg < SERVO_HEIGHT_MIN_DEG) angle_deg = SERVO_HEIGHT_MIN_DEG;
 8000662:	edd7 7a01 	vldr	s15, [r7, #4]
 8000666:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800066a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800066e:	d502      	bpl.n	8000676 <Servo_SetHeight+0x22>
 8000670:	f04f 0300 	mov.w	r3, #0
 8000674:	607b      	str	r3, [r7, #4]
	if (angle_deg > SERVO_HEIGHT_MAX_DEG) angle_deg = SERVO_HEIGHT_MAX_DEG;
 8000676:	edd7 7a01 	vldr	s15, [r7, #4]
 800067a:	ed9f 7a27 	vldr	s14, [pc, #156]	@ 8000718 <Servo_SetHeight+0xc4>
 800067e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000682:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000686:	dd01      	ble.n	800068c <Servo_SetHeight+0x38>
 8000688:	4b24      	ldr	r3, [pc, #144]	@ (800071c <Servo_SetHeight+0xc8>)
 800068a:	607b      	str	r3, [r7, #4]

	  float span_deg = (SERVO_HEIGHT_MAX_DEG - SERVO_HEIGHT_MIN_DEG);
 800068c:	4b23      	ldr	r3, [pc, #140]	@ (800071c <Servo_SetHeight+0xc8>)
 800068e:	61fb      	str	r3, [r7, #28]
	  float span_us  = (SERVO_HEIGHT_MAX_US - SERVO_HEIGHT_MIN_US);
 8000690:	4b23      	ldr	r3, [pc, #140]	@ (8000720 <Servo_SetHeight+0xcc>)
 8000692:	61bb      	str	r3, [r7, #24]
	  float pulse_us = SERVO_HEIGHT_MIN_US + (angle_deg - SERVO_HEIGHT_MIN_DEG) * (span_us / span_deg);
 8000694:	edd7 6a06 	vldr	s13, [r7, #24]
 8000698:	edd7 7a07 	vldr	s15, [r7, #28]
 800069c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80006a0:	edd7 7a01 	vldr	s15, [r7, #4]
 80006a4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80006a8:	ed9f 7a1e 	vldr	s14, [pc, #120]	@ 8000724 <Servo_SetHeight+0xd0>
 80006ac:	ee77 7a87 	vadd.f32	s15, s15, s14
 80006b0:	edc7 7a05 	vstr	s15, [r7, #20]

	  uint16_t ccr = clamp_u16((int)(pulse_us + 0.5f), 0, 19999); // 20ms frame
 80006b4:	edd7 7a05 	vldr	s15, [r7, #20]
 80006b8:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 80006bc:	ee77 7a87 	vadd.f32	s15, s15, s14
 80006c0:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80006c4:	f644 621f 	movw	r2, #19999	@ 0x4e1f
 80006c8:	2100      	movs	r1, #0
 80006ca:	ee17 0a90 	vmov	r0, s15
 80006ce:	f000 f895 	bl	80007fc <clamp_u16>
 80006d2:	4603      	mov	r3, r0
 80006d4:	827b      	strh	r3, [r7, #18]
	  __HAL_TIM_SET_COMPARE(htim, channel, ccr);
 80006d6:	68bb      	ldr	r3, [r7, #8]
 80006d8:	2b00      	cmp	r3, #0
 80006da:	d104      	bne.n	80006e6 <Servo_SetHeight+0x92>
 80006dc:	68fb      	ldr	r3, [r7, #12]
 80006de:	681b      	ldr	r3, [r3, #0]
 80006e0:	8a7a      	ldrh	r2, [r7, #18]
 80006e2:	635a      	str	r2, [r3, #52]	@ 0x34
}
 80006e4:	e013      	b.n	800070e <Servo_SetHeight+0xba>
	  __HAL_TIM_SET_COMPARE(htim, channel, ccr);
 80006e6:	68bb      	ldr	r3, [r7, #8]
 80006e8:	2b04      	cmp	r3, #4
 80006ea:	d104      	bne.n	80006f6 <Servo_SetHeight+0xa2>
 80006ec:	68fb      	ldr	r3, [r7, #12]
 80006ee:	681a      	ldr	r2, [r3, #0]
 80006f0:	8a7b      	ldrh	r3, [r7, #18]
 80006f2:	6393      	str	r3, [r2, #56]	@ 0x38
}
 80006f4:	e00b      	b.n	800070e <Servo_SetHeight+0xba>
	  __HAL_TIM_SET_COMPARE(htim, channel, ccr);
 80006f6:	68bb      	ldr	r3, [r7, #8]
 80006f8:	2b08      	cmp	r3, #8
 80006fa:	d104      	bne.n	8000706 <Servo_SetHeight+0xb2>
 80006fc:	68fb      	ldr	r3, [r7, #12]
 80006fe:	681a      	ldr	r2, [r3, #0]
 8000700:	8a7b      	ldrh	r3, [r7, #18]
 8000702:	63d3      	str	r3, [r2, #60]	@ 0x3c
}
 8000704:	e003      	b.n	800070e <Servo_SetHeight+0xba>
	  __HAL_TIM_SET_COMPARE(htim, channel, ccr);
 8000706:	68fb      	ldr	r3, [r7, #12]
 8000708:	681a      	ldr	r2, [r3, #0]
 800070a:	8a7b      	ldrh	r3, [r7, #18]
 800070c:	6413      	str	r3, [r2, #64]	@ 0x40
}
 800070e:	bf00      	nop
 8000710:	3720      	adds	r7, #32
 8000712:	46bd      	mov	sp, r7
 8000714:	bd80      	pop	{r7, pc}
 8000716:	bf00      	nop
 8000718:	43b40000 	.word	0x43b40000
 800071c:	43b40000 	.word	0x43b40000
 8000720:	44fa0000 	.word	0x44fa0000
 8000724:	43fa0000 	.word	0x43fa0000

08000728 <Servo_SetDistance>:
void Servo_SetDistance(TIM_HandleTypeDef *htim, uint32_t channel, float angle_deg)
{
 8000728:	b580      	push	{r7, lr}
 800072a:	b088      	sub	sp, #32
 800072c:	af00      	add	r7, sp, #0
 800072e:	60f8      	str	r0, [r7, #12]
 8000730:	60b9      	str	r1, [r7, #8]
 8000732:	ed87 0a01 	vstr	s0, [r7, #4]
	if (angle_deg < SERVO_DISTANCE_MIN_DEG) angle_deg = SERVO_DISTANCE_MIN_DEG;
 8000736:	edd7 7a01 	vldr	s15, [r7, #4]
 800073a:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800073e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000742:	d502      	bpl.n	800074a <Servo_SetDistance+0x22>
 8000744:	f04f 0300 	mov.w	r3, #0
 8000748:	607b      	str	r3, [r7, #4]
		if (angle_deg > SERVO_DISTANCE_MAX_DEG) angle_deg = SERVO_DISTANCE_MAX_DEG;
 800074a:	edd7 7a01 	vldr	s15, [r7, #4]
 800074e:	ed9f 7a27 	vldr	s14, [pc, #156]	@ 80007ec <Servo_SetDistance+0xc4>
 8000752:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000756:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800075a:	dd01      	ble.n	8000760 <Servo_SetDistance+0x38>
 800075c:	4b24      	ldr	r3, [pc, #144]	@ (80007f0 <Servo_SetDistance+0xc8>)
 800075e:	607b      	str	r3, [r7, #4]

		  float span_deg = (SERVO_DISTANCE_MAX_DEG - SERVO_DISTANCE_MIN_DEG);
 8000760:	4b23      	ldr	r3, [pc, #140]	@ (80007f0 <Servo_SetDistance+0xc8>)
 8000762:	61fb      	str	r3, [r7, #28]
		  float span_us  = (SERVO_DISTANCE_MAX_US - SERVO_DISTANCE_MIN_US);
 8000764:	4b23      	ldr	r3, [pc, #140]	@ (80007f4 <Servo_SetDistance+0xcc>)
 8000766:	61bb      	str	r3, [r7, #24]
		  float pulse_us = SERVO_DISTANCE_MIN_US + (angle_deg - SERVO_DISTANCE_MIN_DEG) * (span_us / span_deg);
 8000768:	edd7 6a06 	vldr	s13, [r7, #24]
 800076c:	edd7 7a07 	vldr	s15, [r7, #28]
 8000770:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8000774:	edd7 7a01 	vldr	s15, [r7, #4]
 8000778:	ee67 7a27 	vmul.f32	s15, s14, s15
 800077c:	ed9f 7a1e 	vldr	s14, [pc, #120]	@ 80007f8 <Servo_SetDistance+0xd0>
 8000780:	ee77 7a87 	vadd.f32	s15, s15, s14
 8000784:	edc7 7a05 	vstr	s15, [r7, #20]

		  uint16_t ccr = clamp_u16((int)(pulse_us + 0.5f), 0, 19999); // 20ms frame
 8000788:	edd7 7a05 	vldr	s15, [r7, #20]
 800078c:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 8000790:	ee77 7a87 	vadd.f32	s15, s15, s14
 8000794:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8000798:	f644 621f 	movw	r2, #19999	@ 0x4e1f
 800079c:	2100      	movs	r1, #0
 800079e:	ee17 0a90 	vmov	r0, s15
 80007a2:	f000 f82b 	bl	80007fc <clamp_u16>
 80007a6:	4603      	mov	r3, r0
 80007a8:	827b      	strh	r3, [r7, #18]
		  __HAL_TIM_SET_COMPARE(htim, channel, ccr);
 80007aa:	68bb      	ldr	r3, [r7, #8]
 80007ac:	2b00      	cmp	r3, #0
 80007ae:	d104      	bne.n	80007ba <Servo_SetDistance+0x92>
 80007b0:	68fb      	ldr	r3, [r7, #12]
 80007b2:	681b      	ldr	r3, [r3, #0]
 80007b4:	8a7a      	ldrh	r2, [r7, #18]
 80007b6:	635a      	str	r2, [r3, #52]	@ 0x34
}
 80007b8:	e013      	b.n	80007e2 <Servo_SetDistance+0xba>
		  __HAL_TIM_SET_COMPARE(htim, channel, ccr);
 80007ba:	68bb      	ldr	r3, [r7, #8]
 80007bc:	2b04      	cmp	r3, #4
 80007be:	d104      	bne.n	80007ca <Servo_SetDistance+0xa2>
 80007c0:	68fb      	ldr	r3, [r7, #12]
 80007c2:	681a      	ldr	r2, [r3, #0]
 80007c4:	8a7b      	ldrh	r3, [r7, #18]
 80007c6:	6393      	str	r3, [r2, #56]	@ 0x38
}
 80007c8:	e00b      	b.n	80007e2 <Servo_SetDistance+0xba>
		  __HAL_TIM_SET_COMPARE(htim, channel, ccr);
 80007ca:	68bb      	ldr	r3, [r7, #8]
 80007cc:	2b08      	cmp	r3, #8
 80007ce:	d104      	bne.n	80007da <Servo_SetDistance+0xb2>
 80007d0:	68fb      	ldr	r3, [r7, #12]
 80007d2:	681a      	ldr	r2, [r3, #0]
 80007d4:	8a7b      	ldrh	r3, [r7, #18]
 80007d6:	63d3      	str	r3, [r2, #60]	@ 0x3c
}
 80007d8:	e003      	b.n	80007e2 <Servo_SetDistance+0xba>
		  __HAL_TIM_SET_COMPARE(htim, channel, ccr);
 80007da:	68fb      	ldr	r3, [r7, #12]
 80007dc:	681a      	ldr	r2, [r3, #0]
 80007de:	8a7b      	ldrh	r3, [r7, #18]
 80007e0:	6413      	str	r3, [r2, #64]	@ 0x40
}
 80007e2:	bf00      	nop
 80007e4:	3720      	adds	r7, #32
 80007e6:	46bd      	mov	sp, r7
 80007e8:	bd80      	pop	{r7, pc}
 80007ea:	bf00      	nop
 80007ec:	43b40000 	.word	0x43b40000
 80007f0:	43b40000 	.word	0x43b40000
 80007f4:	44fa0000 	.word	0x44fa0000
 80007f8:	43fa0000 	.word	0x43fa0000

080007fc <clamp_u16>:
}




uint16_t clamp_u16(int v, int lo, int hi) {
 80007fc:	b480      	push	{r7}
 80007fe:	b085      	sub	sp, #20
 8000800:	af00      	add	r7, sp, #0
 8000802:	60f8      	str	r0, [r7, #12]
 8000804:	60b9      	str	r1, [r7, #8]
 8000806:	607a      	str	r2, [r7, #4]
  if (v < lo) return (uint16_t)lo;
 8000808:	68fa      	ldr	r2, [r7, #12]
 800080a:	68bb      	ldr	r3, [r7, #8]
 800080c:	429a      	cmp	r2, r3
 800080e:	da02      	bge.n	8000816 <clamp_u16+0x1a>
 8000810:	68bb      	ldr	r3, [r7, #8]
 8000812:	b29b      	uxth	r3, r3
 8000814:	e008      	b.n	8000828 <clamp_u16+0x2c>
  if (v > hi) return (uint16_t)hi;
 8000816:	68fa      	ldr	r2, [r7, #12]
 8000818:	687b      	ldr	r3, [r7, #4]
 800081a:	429a      	cmp	r2, r3
 800081c:	dd02      	ble.n	8000824 <clamp_u16+0x28>
 800081e:	687b      	ldr	r3, [r7, #4]
 8000820:	b29b      	uxth	r3, r3
 8000822:	e001      	b.n	8000828 <clamp_u16+0x2c>
  return (uint16_t)v;
 8000824:	68fb      	ldr	r3, [r7, #12]
 8000826:	b29b      	uxth	r3, r3
}
 8000828:	4618      	mov	r0, r3
 800082a:	3714      	adds	r7, #20
 800082c:	46bd      	mov	sp, r7
 800082e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000832:	4770      	bx	lr

08000834 <AutoMode_Run>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
static void AutoMode_Run(float inc_deg, float hei_deg, float dis_deg)
{
 8000834:	b580      	push	{r7, lr}
 8000836:	b084      	sub	sp, #16
 8000838:	af00      	add	r7, sp, #0
 800083a:	ed87 0a03 	vstr	s0, [r7, #12]
 800083e:	edc7 0a02 	vstr	s1, [r7, #8]
 8000842:	ed87 1a01 	vstr	s2, [r7, #4]
  /* clamp */
  if (inc_deg < 0.f) inc_deg = 0.f;   if (inc_deg > 180.f) inc_deg = 180.f;
 8000846:	edd7 7a03 	vldr	s15, [r7, #12]
 800084a:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800084e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000852:	d502      	bpl.n	800085a <AutoMode_Run+0x26>
 8000854:	f04f 0300 	mov.w	r3, #0
 8000858:	60fb      	str	r3, [r7, #12]
 800085a:	edd7 7a03 	vldr	s15, [r7, #12]
 800085e:	ed9f 7a2f 	vldr	s14, [pc, #188]	@ 800091c <AutoMode_Run+0xe8>
 8000862:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000866:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800086a:	dd01      	ble.n	8000870 <AutoMode_Run+0x3c>
 800086c:	4b2c      	ldr	r3, [pc, #176]	@ (8000920 <AutoMode_Run+0xec>)
 800086e:	60fb      	str	r3, [r7, #12]
  if (hei_deg < 0.f) hei_deg = 0.f;   if (hei_deg > 180.f) hei_deg = 180.f;
 8000870:	edd7 7a02 	vldr	s15, [r7, #8]
 8000874:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8000878:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800087c:	d502      	bpl.n	8000884 <AutoMode_Run+0x50>
 800087e:	f04f 0300 	mov.w	r3, #0
 8000882:	60bb      	str	r3, [r7, #8]
 8000884:	edd7 7a02 	vldr	s15, [r7, #8]
 8000888:	ed9f 7a24 	vldr	s14, [pc, #144]	@ 800091c <AutoMode_Run+0xe8>
 800088c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8000890:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8000894:	dd01      	ble.n	800089a <AutoMode_Run+0x66>
 8000896:	4b22      	ldr	r3, [pc, #136]	@ (8000920 <AutoMode_Run+0xec>)
 8000898:	60bb      	str	r3, [r7, #8]
  if (dis_deg < 0.f) dis_deg = 0.f;   if (dis_deg > 180.f) dis_deg = 180.f;
 800089a:	edd7 7a01 	vldr	s15, [r7, #4]
 800089e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80008a2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80008a6:	d502      	bpl.n	80008ae <AutoMode_Run+0x7a>
 80008a8:	f04f 0300 	mov.w	r3, #0
 80008ac:	607b      	str	r3, [r7, #4]
 80008ae:	edd7 7a01 	vldr	s15, [r7, #4]
 80008b2:	ed9f 7a1a 	vldr	s14, [pc, #104]	@ 800091c <AutoMode_Run+0xe8>
 80008b6:	eef4 7ac7 	vcmpe.f32	s15, s14
 80008ba:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80008be:	dd01      	ble.n	80008c4 <AutoMode_Run+0x90>
 80008c0:	4b17      	ldr	r3, [pc, #92]	@ (8000920 <AutoMode_Run+0xec>)
 80008c2:	607b      	str	r3, [r7, #4]

  osMutexAcquire(Angles_MutexHandle, osWaitForever);
 80008c4:	4b17      	ldr	r3, [pc, #92]	@ (8000924 <AutoMode_Run+0xf0>)
 80008c6:	681b      	ldr	r3, [r3, #0]
 80008c8:	f04f 31ff 	mov.w	r1, #4294967295
 80008cc:	4618      	mov	r0, r3
 80008ce:	f006 fcae 	bl	800722e <osMutexAcquire>
  Servo_SetAngle   (&htim2, TIM_CHANNEL_1, inc_deg);
 80008d2:	ed97 0a03 	vldr	s0, [r7, #12]
 80008d6:	2100      	movs	r1, #0
 80008d8:	4813      	ldr	r0, [pc, #76]	@ (8000928 <AutoMode_Run+0xf4>)
 80008da:	f7ff fe51 	bl	8000580 <Servo_SetAngle>
  Servo_SetHeight  (&htim2, TIM_CHANNEL_2, hei_deg);
 80008de:	ed97 0a02 	vldr	s0, [r7, #8]
 80008e2:	2104      	movs	r1, #4
 80008e4:	4810      	ldr	r0, [pc, #64]	@ (8000928 <AutoMode_Run+0xf4>)
 80008e6:	f7ff feb5 	bl	8000654 <Servo_SetHeight>
  Servo_SetDistance(&htim2, TIM_CHANNEL_3, dis_deg);
 80008ea:	ed97 0a01 	vldr	s0, [r7, #4]
 80008ee:	2108      	movs	r1, #8
 80008f0:	480d      	ldr	r0, [pc, #52]	@ (8000928 <AutoMode_Run+0xf4>)
 80008f2:	f7ff ff19 	bl	8000728 <Servo_SetDistance>
  angle_f_INC = inc_deg;
 80008f6:	4a0d      	ldr	r2, [pc, #52]	@ (800092c <AutoMode_Run+0xf8>)
 80008f8:	68fb      	ldr	r3, [r7, #12]
 80008fa:	6013      	str	r3, [r2, #0]
  angle_f_HEI = hei_deg;
 80008fc:	4a0c      	ldr	r2, [pc, #48]	@ (8000930 <AutoMode_Run+0xfc>)
 80008fe:	68bb      	ldr	r3, [r7, #8]
 8000900:	6013      	str	r3, [r2, #0]
  angle_f_DIS = dis_deg;
 8000902:	4a0c      	ldr	r2, [pc, #48]	@ (8000934 <AutoMode_Run+0x100>)
 8000904:	687b      	ldr	r3, [r7, #4]
 8000906:	6013      	str	r3, [r2, #0]
  osMutexRelease(Angles_MutexHandle);
 8000908:	4b06      	ldr	r3, [pc, #24]	@ (8000924 <AutoMode_Run+0xf0>)
 800090a:	681b      	ldr	r3, [r3, #0]
 800090c:	4618      	mov	r0, r3
 800090e:	f006 fcd9 	bl	80072c4 <osMutexRelease>
}
 8000912:	bf00      	nop
 8000914:	3710      	adds	r7, #16
 8000916:	46bd      	mov	sp, r7
 8000918:	bd80      	pop	{r7, pc}
 800091a:	bf00      	nop
 800091c:	43340000 	.word	0x43340000
 8000920:	43340000 	.word	0x43340000
 8000924:	200002b8 	.word	0x200002b8
 8000928:	200001e0 	.word	0x200001e0
 800092c:	20000004 	.word	0x20000004
 8000930:	20000008 	.word	0x20000008
 8000934:	2000000c 	.word	0x2000000c

08000938 <map_pot_to_angle>:

static float map_pot_to_angle(uint16_t raw)
{
 8000938:	b480      	push	{r7}
 800093a:	b085      	sub	sp, #20
 800093c:	af00      	add	r7, sp, #0
 800093e:	4603      	mov	r3, r0
 8000940:	80fb      	strh	r3, [r7, #6]
  if (raw < ADC_MIN_CAL) raw = ADC_MIN_CAL;
 8000942:	88fb      	ldrh	r3, [r7, #6]
 8000944:	2b63      	cmp	r3, #99	@ 0x63
 8000946:	d801      	bhi.n	800094c <map_pot_to_angle+0x14>
 8000948:	2364      	movs	r3, #100	@ 0x64
 800094a:	80fb      	strh	r3, [r7, #6]
  if (raw > ADC_MAX_CAL) raw = ADC_MAX_CAL;
 800094c:	88fb      	ldrh	r3, [r7, #6]
 800094e:	f5b3 6f7a 	cmp.w	r3, #4000	@ 0xfa0
 8000952:	d902      	bls.n	800095a <map_pot_to_angle+0x22>
 8000954:	f44f 637a 	mov.w	r3, #4000	@ 0xfa0
 8000958:	80fb      	strh	r3, [r7, #6]
  float norm = (float)(raw - ADC_MIN_CAL) / (float)(ADC_MAX_CAL - ADC_MIN_CAL);
 800095a:	88fb      	ldrh	r3, [r7, #6]
 800095c:	3b64      	subs	r3, #100	@ 0x64
 800095e:	ee07 3a90 	vmov	s15, r3
 8000962:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8000966:	eddf 6a16 	vldr	s13, [pc, #88]	@ 80009c0 <map_pot_to_angle+0x88>
 800096a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800096e:	edc7 7a02 	vstr	s15, [r7, #8]
  float angle = norm * 180.0f;
 8000972:	edd7 7a02 	vldr	s15, [r7, #8]
 8000976:	ed9f 7a13 	vldr	s14, [pc, #76]	@ 80009c4 <map_pot_to_angle+0x8c>
 800097a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800097e:	edc7 7a03 	vstr	s15, [r7, #12]
  if (angle < 0.0f)   angle = 0.0f;
 8000982:	edd7 7a03 	vldr	s15, [r7, #12]
 8000986:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800098a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800098e:	d502      	bpl.n	8000996 <map_pot_to_angle+0x5e>
 8000990:	f04f 0300 	mov.w	r3, #0
 8000994:	60fb      	str	r3, [r7, #12]
  if (angle > 180.0f) angle = 180.0f;
 8000996:	edd7 7a03 	vldr	s15, [r7, #12]
 800099a:	ed9f 7a0a 	vldr	s14, [pc, #40]	@ 80009c4 <map_pot_to_angle+0x8c>
 800099e:	eef4 7ac7 	vcmpe.f32	s15, s14
 80009a2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80009a6:	dd01      	ble.n	80009ac <map_pot_to_angle+0x74>
 80009a8:	4b07      	ldr	r3, [pc, #28]	@ (80009c8 <map_pot_to_angle+0x90>)
 80009aa:	60fb      	str	r3, [r7, #12]
  return angle;
 80009ac:	68fb      	ldr	r3, [r7, #12]
 80009ae:	ee07 3a90 	vmov	s15, r3
}
 80009b2:	eeb0 0a67 	vmov.f32	s0, s15
 80009b6:	3714      	adds	r7, #20
 80009b8:	46bd      	mov	sp, r7
 80009ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80009be:	4770      	bx	lr
 80009c0:	4573c000 	.word	0x4573c000
 80009c4:	43340000 	.word	0x43340000
 80009c8:	43340000 	.word	0x43340000

080009cc <I2C_PostHigh>:

static osStatus_t I2C_PostHigh(const uint8_t *data, uint16_t n, uint8_t addr7, I2C_MsgType type)
{
 80009cc:	b580      	push	{r7, lr}
 80009ce:	b096      	sub	sp, #88	@ 0x58
 80009d0:	af00      	add	r7, sp, #0
 80009d2:	6078      	str	r0, [r7, #4]
 80009d4:	4608      	mov	r0, r1
 80009d6:	4611      	mov	r1, r2
 80009d8:	461a      	mov	r2, r3
 80009da:	4603      	mov	r3, r0
 80009dc:	807b      	strh	r3, [r7, #2]
 80009de:	460b      	mov	r3, r1
 80009e0:	707b      	strb	r3, [r7, #1]
 80009e2:	4613      	mov	r3, r2
 80009e4:	703b      	strb	r3, [r7, #0]
  if (!qI2C_HI) return osErrorParameter; /* FIX: guard if queue not created */
 80009e6:	4b1b      	ldr	r3, [pc, #108]	@ (8000a54 <I2C_PostHigh+0x88>)
 80009e8:	681b      	ldr	r3, [r3, #0]
 80009ea:	2b00      	cmp	r3, #0
 80009ec:	d102      	bne.n	80009f4 <I2C_PostHigh+0x28>
 80009ee:	f06f 0303 	mvn.w	r3, #3
 80009f2:	e02b      	b.n	8000a4c <I2C_PostHigh+0x80>
  if (n > I2C_TX_MAX) n = I2C_TX_MAX;
 80009f4:	887b      	ldrh	r3, [r7, #2]
 80009f6:	2b40      	cmp	r3, #64	@ 0x40
 80009f8:	d901      	bls.n	80009fe <I2C_PostHigh+0x32>
 80009fa:	2340      	movs	r3, #64	@ 0x40
 80009fc:	807b      	strh	r3, [r7, #2]
  I2C_TxMsg_t m = {0};
 80009fe:	f107 030c 	add.w	r3, r7, #12
 8000a02:	224a      	movs	r2, #74	@ 0x4a
 8000a04:	2100      	movs	r1, #0
 8000a06:	4618      	mov	r0, r3
 8000a08:	f00a fc1a 	bl	800b240 <memset>
  m.type       = type;
 8000a0c:	783b      	ldrb	r3, [r7, #0]
 8000a0e:	733b      	strb	r3, [r7, #12]
  m.addr8      = I2C_ADDR8(addr7);
 8000a10:	787b      	ldrb	r3, [r7, #1]
 8000a12:	b29b      	uxth	r3, r3
 8000a14:	005b      	lsls	r3, r3, #1
 8000a16:	b29b      	uxth	r3, r3
 8000a18:	81fb      	strh	r3, [r7, #14]
  m.len        = n;
 8000a1a:	887b      	ldrh	r3, [r7, #2]
 8000a1c:	823b      	strh	r3, [r7, #16]
  memcpy(m.buf, data, n);
 8000a1e:	887a      	ldrh	r2, [r7, #2]
 8000a20:	f107 030c 	add.w	r3, r7, #12
 8000a24:	3306      	adds	r3, #6
 8000a26:	6879      	ldr	r1, [r7, #4]
 8000a28:	4618      	mov	r0, r3
 8000a2a:	f00a fc93 	bl	800b354 <memcpy>
  m.timeout_ms = 10;
 8000a2e:	230a      	movs	r3, #10
 8000a30:	f8a7 3052 	strh.w	r3, [r7, #82]	@ 0x52
  m.retries    = 2;
 8000a34:	2302      	movs	r3, #2
 8000a36:	f887 3054 	strb.w	r3, [r7, #84]	@ 0x54
  return osMessageQueuePut(qI2C_HI, &m, 0, 5);   // small wait to ensure delivery
 8000a3a:	4b06      	ldr	r3, [pc, #24]	@ (8000a54 <I2C_PostHigh+0x88>)
 8000a3c:	6818      	ldr	r0, [r3, #0]
 8000a3e:	f107 010c 	add.w	r1, r7, #12
 8000a42:	2305      	movs	r3, #5
 8000a44:	2200      	movs	r2, #0
 8000a46:	f006 fe0d 	bl	8007664 <osMessageQueuePut>
 8000a4a:	4603      	mov	r3, r0
}
 8000a4c:	4618      	mov	r0, r3
 8000a4e:	3758      	adds	r7, #88	@ 0x58
 8000a50:	46bd      	mov	sp, r7
 8000a52:	bd80      	pop	{r7, pc}
 8000a54:	200002a4 	.word	0x200002a4

08000a58 <I2C_PostLowBestEffort>:

static osStatus_t I2C_PostLowBestEffort(const uint8_t *data, uint16_t n, uint8_t addr7, I2C_MsgType type)
{
 8000a58:	b580      	push	{r7, lr}
 8000a5a:	b096      	sub	sp, #88	@ 0x58
 8000a5c:	af00      	add	r7, sp, #0
 8000a5e:	6078      	str	r0, [r7, #4]
 8000a60:	4608      	mov	r0, r1
 8000a62:	4611      	mov	r1, r2
 8000a64:	461a      	mov	r2, r3
 8000a66:	4603      	mov	r3, r0
 8000a68:	807b      	strh	r3, [r7, #2]
 8000a6a:	460b      	mov	r3, r1
 8000a6c:	707b      	strb	r3, [r7, #1]
 8000a6e:	4613      	mov	r3, r2
 8000a70:	703b      	strb	r3, [r7, #0]
  if (!qI2C_LO) return osErrorParameter; /* FIX: guard if queue not created */
 8000a72:	4b1b      	ldr	r3, [pc, #108]	@ (8000ae0 <I2C_PostLowBestEffort+0x88>)
 8000a74:	681b      	ldr	r3, [r3, #0]
 8000a76:	2b00      	cmp	r3, #0
 8000a78:	d102      	bne.n	8000a80 <I2C_PostLowBestEffort+0x28>
 8000a7a:	f06f 0303 	mvn.w	r3, #3
 8000a7e:	e02b      	b.n	8000ad8 <I2C_PostLowBestEffort+0x80>
  if (n > I2C_TX_MAX) n = I2C_TX_MAX;
 8000a80:	887b      	ldrh	r3, [r7, #2]
 8000a82:	2b40      	cmp	r3, #64	@ 0x40
 8000a84:	d901      	bls.n	8000a8a <I2C_PostLowBestEffort+0x32>
 8000a86:	2340      	movs	r3, #64	@ 0x40
 8000a88:	807b      	strh	r3, [r7, #2]
  I2C_TxMsg_t m = {0};
 8000a8a:	f107 030c 	add.w	r3, r7, #12
 8000a8e:	224a      	movs	r2, #74	@ 0x4a
 8000a90:	2100      	movs	r1, #0
 8000a92:	4618      	mov	r0, r3
 8000a94:	f00a fbd4 	bl	800b240 <memset>
  m.type       = type;
 8000a98:	783b      	ldrb	r3, [r7, #0]
 8000a9a:	733b      	strb	r3, [r7, #12]
  m.addr8      = I2C_ADDR8(addr7);
 8000a9c:	787b      	ldrb	r3, [r7, #1]
 8000a9e:	b29b      	uxth	r3, r3
 8000aa0:	005b      	lsls	r3, r3, #1
 8000aa2:	b29b      	uxth	r3, r3
 8000aa4:	81fb      	strh	r3, [r7, #14]
  m.len        = n;
 8000aa6:	887b      	ldrh	r3, [r7, #2]
 8000aa8:	823b      	strh	r3, [r7, #16]
  memcpy(m.buf, data, n);
 8000aaa:	887a      	ldrh	r2, [r7, #2]
 8000aac:	f107 030c 	add.w	r3, r7, #12
 8000ab0:	3306      	adds	r3, #6
 8000ab2:	6879      	ldr	r1, [r7, #4]
 8000ab4:	4618      	mov	r0, r3
 8000ab6:	f00a fc4d 	bl	800b354 <memcpy>
  m.timeout_ms = 10;
 8000aba:	230a      	movs	r3, #10
 8000abc:	f8a7 3052 	strh.w	r3, [r7, #82]	@ 0x52
  m.retries    = 1;
 8000ac0:	2301      	movs	r3, #1
 8000ac2:	f887 3054 	strb.w	r3, [r7, #84]	@ 0x54
  return osMessageQueuePut(qI2C_LO, &m, 0, 0);   // drop if busy
 8000ac6:	4b06      	ldr	r3, [pc, #24]	@ (8000ae0 <I2C_PostLowBestEffort+0x88>)
 8000ac8:	6818      	ldr	r0, [r3, #0]
 8000aca:	f107 010c 	add.w	r1, r7, #12
 8000ace:	2300      	movs	r3, #0
 8000ad0:	2200      	movs	r2, #0
 8000ad2:	f006 fdc7 	bl	8007664 <osMessageQueuePut>
 8000ad6:	4603      	mov	r3, r0
}
 8000ad8:	4618      	mov	r0, r3
 8000ada:	3758      	adds	r7, #88	@ 0x58
 8000adc:	46bd      	mov	sp, r7
 8000ade:	bd80      	pop	{r7, pc}
 8000ae0:	200002a8 	.word	0x200002a8

08000ae4 <I2C_SendTextLN>:

static void I2C_SendTextLN(const char *text)
{
 8000ae4:	b580      	push	{r7, lr}
 8000ae6:	b094      	sub	sp, #80	@ 0x50
 8000ae8:	af00      	add	r7, sp, #0
 8000aea:	6078      	str	r0, [r7, #4]
  if (!text) return;
 8000aec:	687b      	ldr	r3, [r7, #4]
 8000aee:	2b00      	cmp	r3, #0
 8000af0:	d021      	beq.n	8000b36 <I2C_SendTextLN+0x52>
  uint8_t buf[I2C_TX_MAX];
  size_t n = strlen(text);
 8000af2:	6878      	ldr	r0, [r7, #4]
 8000af4:	f7ff fb74 	bl	80001e0 <strlen>
 8000af8:	64f8      	str	r0, [r7, #76]	@ 0x4c
  if (n + 1 > sizeof(buf)) n = sizeof(buf) - 1;
 8000afa:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8000afc:	3301      	adds	r3, #1
 8000afe:	2b40      	cmp	r3, #64	@ 0x40
 8000b00:	d901      	bls.n	8000b06 <I2C_SendTextLN+0x22>
 8000b02:	233f      	movs	r3, #63	@ 0x3f
 8000b04:	64fb      	str	r3, [r7, #76]	@ 0x4c
  memcpy(buf, text, n);
 8000b06:	f107 030c 	add.w	r3, r7, #12
 8000b0a:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8000b0c:	6879      	ldr	r1, [r7, #4]
 8000b0e:	4618      	mov	r0, r3
 8000b10:	f00a fc20 	bl	800b354 <memcpy>
  buf[n] = '\n';
 8000b14:	f107 020c 	add.w	r2, r7, #12
 8000b18:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8000b1a:	4413      	add	r3, r2
 8000b1c:	220a      	movs	r2, #10
 8000b1e:	701a      	strb	r2, [r3, #0]
  (void)I2C_PostHigh(buf, (uint16_t)(n + 1), I2C_SLAVE_ADDR, I2C_MSG_MANUAL);
 8000b20:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8000b22:	b29b      	uxth	r3, r3
 8000b24:	3301      	adds	r3, #1
 8000b26:	b299      	uxth	r1, r3
 8000b28:	f107 000c 	add.w	r0, r7, #12
 8000b2c:	2301      	movs	r3, #1
 8000b2e:	2228      	movs	r2, #40	@ 0x28
 8000b30:	f7ff ff4c 	bl	80009cc <I2C_PostHigh>
 8000b34:	e000      	b.n	8000b38 <I2C_SendTextLN+0x54>
  if (!text) return;
 8000b36:	bf00      	nop
}
 8000b38:	3750      	adds	r7, #80	@ 0x50
 8000b3a:	46bd      	mov	sp, r7
 8000b3c:	bd80      	pop	{r7, pc}
	...

08000b40 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000b40:	b580      	push	{r7, lr}
 8000b42:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000b44:	f001 fcca 	bl	80024dc <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000b48:	f000 f94e 	bl	8000de8 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000b4c:	f000 fb38 	bl	80011c0 <MX_GPIO_Init>
  MX_DMA_Init();
 8000b50:	f000 fb16 	bl	8001180 <MX_DMA_Init>
  MX_I2C1_Init();
 8000b54:	f000 fa16 	bl	8000f84 <MX_I2C1_Init>
  MX_TIM2_Init();
 8000b58:	f000 fa78 	bl	800104c <MX_TIM2_Init>
  MX_SPI1_Init();
 8000b5c:	f000 fa40 	bl	8000fe0 <MX_SPI1_Init>
  MX_ADC1_Init();
 8000b60:	f000 f9a2 	bl	8000ea8 <MX_ADC1_Init>
  MX_USART1_UART_Init();
 8000b64:	f000 fae2 	bl	800112c <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
  /* Start PWM on all 3 channels for servos */
  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);
 8000b68:	2100      	movs	r1, #0
 8000b6a:	486b      	ldr	r0, [pc, #428]	@ (8000d18 <main+0x1d8>)
 8000b6c:	f004 ff16 	bl	800599c <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_2);
 8000b70:	2104      	movs	r1, #4
 8000b72:	4869      	ldr	r0, [pc, #420]	@ (8000d18 <main+0x1d8>)
 8000b74:	f004 ff12 	bl	800599c <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_3);
 8000b78:	2108      	movs	r1, #8
 8000b7a:	4867      	ldr	r0, [pc, #412]	@ (8000d18 <main+0x1d8>)
 8000b7c:	f004 ff0e 	bl	800599c <HAL_TIM_PWM_Start>

  /* Set neutral positions */
  Servo_SetAngle(&htim2,   TIM_CHANNEL_1, angle_f_INC);
 8000b80:	4b66      	ldr	r3, [pc, #408]	@ (8000d1c <main+0x1dc>)
 8000b82:	edd3 7a00 	vldr	s15, [r3]
 8000b86:	eeb0 0a67 	vmov.f32	s0, s15
 8000b8a:	2100      	movs	r1, #0
 8000b8c:	4862      	ldr	r0, [pc, #392]	@ (8000d18 <main+0x1d8>)
 8000b8e:	f7ff fcf7 	bl	8000580 <Servo_SetAngle>
  Servo_SetHeight(&htim2,  TIM_CHANNEL_2, angle_f_HEI);
 8000b92:	4b63      	ldr	r3, [pc, #396]	@ (8000d20 <main+0x1e0>)
 8000b94:	edd3 7a00 	vldr	s15, [r3]
 8000b98:	eeb0 0a67 	vmov.f32	s0, s15
 8000b9c:	2104      	movs	r1, #4
 8000b9e:	485e      	ldr	r0, [pc, #376]	@ (8000d18 <main+0x1d8>)
 8000ba0:	f7ff fd58 	bl	8000654 <Servo_SetHeight>
  Servo_SetDistance(&htim2,TIM_CHANNEL_3, angle_f_DIS);
 8000ba4:	4b5f      	ldr	r3, [pc, #380]	@ (8000d24 <main+0x1e4>)
 8000ba6:	edd3 7a00 	vldr	s15, [r3]
 8000baa:	eeb0 0a67 	vmov.f32	s0, s15
 8000bae:	2108      	movs	r1, #8
 8000bb0:	4859      	ldr	r0, [pc, #356]	@ (8000d18 <main+0x1d8>)
 8000bb2:	f7ff fdb9 	bl	8000728 <Servo_SetDistance>

  /* FIX: Ensure manual CS is deasserted (idle high) */
  HAL_GPIO_WritePin(SPI_CS_GPIO_Port, SPI_CS_Pin, GPIO_PIN_SET);
 8000bb6:	2201      	movs	r2, #1
 8000bb8:	2110      	movs	r1, #16
 8000bba:	485b      	ldr	r0, [pc, #364]	@ (8000d28 <main+0x1e8>)
 8000bbc:	f002 feb4 	bl	8003928 <HAL_GPIO_WritePin>

  if (HAL_ADC_Start_DMA(&hadc1, (uint32_t*)g_adc_raw, 3) != HAL_OK) {
 8000bc0:	2203      	movs	r2, #3
 8000bc2:	495a      	ldr	r1, [pc, #360]	@ (8000d2c <main+0x1ec>)
 8000bc4:	485a      	ldr	r0, [pc, #360]	@ (8000d30 <main+0x1f0>)
 8000bc6:	f001 fd0f 	bl	80025e8 <HAL_ADC_Start_DMA>
 8000bca:	4603      	mov	r3, r0
 8000bcc:	2b00      	cmp	r3, #0
 8000bce:	d001      	beq.n	8000bd4 <main+0x94>
    Error_Handler();
 8000bd0:	f001 f978 	bl	8001ec4 <Error_Handler>
  }
  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();
 8000bd4:	f006 f876 	bl	8006cc4 <osKernelInitialize>

  /* -------- Mutexes -------- */
  UART_MutexHandle   = osMutexNew(&UART_Mutex_attributes);
 8000bd8:	4856      	ldr	r0, [pc, #344]	@ (8000d34 <main+0x1f4>)
 8000bda:	f006 faa2 	bl	8007122 <osMutexNew>
 8000bde:	4603      	mov	r3, r0
 8000be0:	4a55      	ldr	r2, [pc, #340]	@ (8000d38 <main+0x1f8>)
 8000be2:	6013      	str	r3, [r2, #0]
  SPI_MutexHandle    = osMutexNew(&SPI_Mutex_attributes);
 8000be4:	4855      	ldr	r0, [pc, #340]	@ (8000d3c <main+0x1fc>)
 8000be6:	f006 fa9c 	bl	8007122 <osMutexNew>
 8000bea:	4603      	mov	r3, r0
 8000bec:	4a54      	ldr	r2, [pc, #336]	@ (8000d40 <main+0x200>)
 8000bee:	6013      	str	r3, [r2, #0]
  Angles_MutexHandle = osMutexNew(&Angles_Mutex_attributes);
 8000bf0:	4854      	ldr	r0, [pc, #336]	@ (8000d44 <main+0x204>)
 8000bf2:	f006 fa96 	bl	8007122 <osMutexNew>
 8000bf6:	4603      	mov	r3, r0
 8000bf8:	4a53      	ldr	r2, [pc, #332]	@ (8000d48 <main+0x208>)
 8000bfa:	6013      	str	r3, [r2, #0]

  /* -------- Binary semaphore -------- */
  BinarySemHandle = osSemaphoreNew(1, 1, &BinarySem_attributes);
 8000bfc:	4a53      	ldr	r2, [pc, #332]	@ (8000d4c <main+0x20c>)
 8000bfe:	2101      	movs	r1, #1
 8000c00:	2001      	movs	r0, #1
 8000c02:	f006 fb9c 	bl	800733e <osSemaphoreNew>
 8000c06:	4603      	mov	r3, r0
 8000c08:	4a51      	ldr	r2, [pc, #324]	@ (8000d50 <main+0x210>)
 8000c0a:	6013      	str	r3, [r2, #0]

  /* -------- Queues (create with correct element sizes) -------- */
  /* FIX: Correct queue element sizes and use our queue IDs */
  qI2C_HI  = osMessageQueueNew(8,  sizeof(I2C_TxMsg_t), NULL);
 8000c0c:	2200      	movs	r2, #0
 8000c0e:	214a      	movs	r1, #74	@ 0x4a
 8000c10:	2008      	movs	r0, #8
 8000c12:	f006 fcb3 	bl	800757c <osMessageQueueNew>
 8000c16:	4603      	mov	r3, r0
 8000c18:	4a4e      	ldr	r2, [pc, #312]	@ (8000d54 <main+0x214>)
 8000c1a:	6013      	str	r3, [r2, #0]
  qI2C_LO  = osMessageQueueNew(16, sizeof(I2C_TxMsg_t), NULL);
 8000c1c:	2200      	movs	r2, #0
 8000c1e:	214a      	movs	r1, #74	@ 0x4a
 8000c20:	2010      	movs	r0, #16
 8000c22:	f006 fcab 	bl	800757c <osMessageQueueNew>
 8000c26:	4603      	mov	r3, r0
 8000c28:	4a4b      	ldr	r2, [pc, #300]	@ (8000d58 <main+0x218>)
 8000c2a:	6013      	str	r3, [r2, #0]
  qAutoCmd = osMessageQueueNew(8,  sizeof(AutoCmd_t),    NULL);
 8000c2c:	2200      	movs	r2, #0
 8000c2e:	210c      	movs	r1, #12
 8000c30:	2008      	movs	r0, #8
 8000c32:	f006 fca3 	bl	800757c <osMessageQueueNew>
 8000c36:	4603      	mov	r3, r0
 8000c38:	4a48      	ldr	r2, [pc, #288]	@ (8000d5c <main+0x21c>)
 8000c3a:	6013      	str	r3, [r2, #0]

  /* -------- Event flags -------- */
  /* FIX: Create event group and set initial MANUAL active */
  evModeFlags = osEventFlagsNew(NULL);
 8000c3c:	2000      	movs	r0, #0
 8000c3e:	f006 f938 	bl	8006eb2 <osEventFlagsNew>
 8000c42:	4603      	mov	r3, r0
 8000c44:	4a46      	ldr	r2, [pc, #280]	@ (8000d60 <main+0x220>)
 8000c46:	6013      	str	r3, [r2, #0]
  osEventFlagsSet(evModeFlags, EVT_ACTIVE_MANUAL);
 8000c48:	4b45      	ldr	r3, [pc, #276]	@ (8000d60 <main+0x220>)
 8000c4a:	681b      	ldr	r3, [r3, #0]
 8000c4c:	2110      	movs	r1, #16
 8000c4e:	4618      	mov	r0, r3
 8000c50:	f006 f96e 	bl	8006f30 <osEventFlagsSet>
  osEventFlagsClear(evModeFlags, EVT_ACTIVE_AUTO);
 8000c54:	4b42      	ldr	r3, [pc, #264]	@ (8000d60 <main+0x220>)
 8000c56:	681b      	ldr	r3, [r3, #0]
 8000c58:	2108      	movs	r1, #8
 8000c5a:	4618      	mov	r0, r3
 8000c5c:	f006 f9aa 	bl	8006fb4 <osEventFlagsClear>

  /* -------- Threads -------- */
  defaultTaskHandle    = osThreadNew(StartDefaultTask,        NULL, &defaultTask_attributes);
 8000c60:	4a40      	ldr	r2, [pc, #256]	@ (8000d64 <main+0x224>)
 8000c62:	2100      	movs	r1, #0
 8000c64:	4840      	ldr	r0, [pc, #256]	@ (8000d68 <main+0x228>)
 8000c66:	f006 f877 	bl	8006d58 <osThreadNew>
 8000c6a:	4603      	mov	r3, r0
 8000c6c:	4a3f      	ldr	r2, [pc, #252]	@ (8000d6c <main+0x22c>)
 8000c6e:	6013      	str	r3, [r2, #0]
  I2C_TXHandle         = osThreadNew(Start_I2C_TX,            NULL, &I2C_TX_attributes);
 8000c70:	4a3f      	ldr	r2, [pc, #252]	@ (8000d70 <main+0x230>)
 8000c72:	2100      	movs	r1, #0
 8000c74:	483f      	ldr	r0, [pc, #252]	@ (8000d74 <main+0x234>)
 8000c76:	f006 f86f 	bl	8006d58 <osThreadNew>
 8000c7a:	4603      	mov	r3, r0
 8000c7c:	4a3e      	ldr	r2, [pc, #248]	@ (8000d78 <main+0x238>)
 8000c7e:	6013      	str	r3, [r2, #0]
  ADCReadTaskHandle    = osThreadNew(StartADCReadTask,        NULL, &ADCReadTask_attributes);
 8000c80:	4a3e      	ldr	r2, [pc, #248]	@ (8000d7c <main+0x23c>)
 8000c82:	2100      	movs	r1, #0
 8000c84:	483e      	ldr	r0, [pc, #248]	@ (8000d80 <main+0x240>)
 8000c86:	f006 f867 	bl	8006d58 <osThreadNew>
 8000c8a:	4603      	mov	r3, r0
 8000c8c:	4a3d      	ldr	r2, [pc, #244]	@ (8000d84 <main+0x244>)
 8000c8e:	6013      	str	r3, [r2, #0]
  SendAliveTaskHandle  = osThreadNew(StartSendAliveTask,      NULL, &SendAliveTask_attributes);
 8000c90:	4a3d      	ldr	r2, [pc, #244]	@ (8000d88 <main+0x248>)
 8000c92:	2100      	movs	r1, #0
 8000c94:	483d      	ldr	r0, [pc, #244]	@ (8000d8c <main+0x24c>)
 8000c96:	f006 f85f 	bl	8006d58 <osThreadNew>
 8000c9a:	4603      	mov	r3, r0
 8000c9c:	4a3c      	ldr	r2, [pc, #240]	@ (8000d90 <main+0x250>)
 8000c9e:	6013      	str	r3, [r2, #0]
  SpiReadTaskHandle    = osThreadNew(StartSpiReadTask,        NULL, &SpiReadTask_attributes);
 8000ca0:	4a3c      	ldr	r2, [pc, #240]	@ (8000d94 <main+0x254>)
 8000ca2:	2100      	movs	r1, #0
 8000ca4:	483c      	ldr	r0, [pc, #240]	@ (8000d98 <main+0x258>)
 8000ca6:	f006 f857 	bl	8006d58 <osThreadNew>
 8000caa:	4603      	mov	r3, r0
 8000cac:	4a3b      	ldr	r2, [pc, #236]	@ (8000d9c <main+0x25c>)
 8000cae:	6013      	str	r3, [r2, #0]
  ManualModeTaskHandle = osThreadNew(StartManualModeTask,     NULL, &ManualModeTask_attributes);
 8000cb0:	4a3b      	ldr	r2, [pc, #236]	@ (8000da0 <main+0x260>)
 8000cb2:	2100      	movs	r1, #0
 8000cb4:	483b      	ldr	r0, [pc, #236]	@ (8000da4 <main+0x264>)
 8000cb6:	f006 f84f 	bl	8006d58 <osThreadNew>
 8000cba:	4603      	mov	r3, r0
 8000cbc:	4a3a      	ldr	r2, [pc, #232]	@ (8000da8 <main+0x268>)
 8000cbe:	6013      	str	r3, [r2, #0]
  AutoModeTaskHandle   = osThreadNew(StartAutoModeTask,       NULL, &AutoModeTask_attributes);
 8000cc0:	4a3a      	ldr	r2, [pc, #232]	@ (8000dac <main+0x26c>)
 8000cc2:	2100      	movs	r1, #0
 8000cc4:	483a      	ldr	r0, [pc, #232]	@ (8000db0 <main+0x270>)
 8000cc6:	f006 f847 	bl	8006d58 <osThreadNew>
 8000cca:	4603      	mov	r3, r0
 8000ccc:	4a39      	ldr	r2, [pc, #228]	@ (8000db4 <main+0x274>)
 8000cce:	6013      	str	r3, [r2, #0]
  SwitchModeTaskHandle = osThreadNew(StartSwitchModeTask,     NULL, &SwitchModeTask_attributes);
 8000cd0:	4a39      	ldr	r2, [pc, #228]	@ (8000db8 <main+0x278>)
 8000cd2:	2100      	movs	r1, #0
 8000cd4:	4839      	ldr	r0, [pc, #228]	@ (8000dbc <main+0x27c>)
 8000cd6:	f006 f83f 	bl	8006d58 <osThreadNew>
 8000cda:	4603      	mov	r3, r0
 8000cdc:	4a38      	ldr	r2, [pc, #224]	@ (8000dc0 <main+0x280>)
 8000cde:	6013      	str	r3, [r2, #0]
  ModeManagerTaskHandle= osThreadNew(Start_Mode_Manager_Task, NULL, &ModeManagerTask_attributes);
 8000ce0:	4a38      	ldr	r2, [pc, #224]	@ (8000dc4 <main+0x284>)
 8000ce2:	2100      	movs	r1, #0
 8000ce4:	4838      	ldr	r0, [pc, #224]	@ (8000dc8 <main+0x288>)
 8000ce6:	f006 f837 	bl	8006d58 <osThreadNew>
 8000cea:	4603      	mov	r3, r0
 8000cec:	4a37      	ldr	r2, [pc, #220]	@ (8000dcc <main+0x28c>)
 8000cee:	6013      	str	r3, [r2, #0]
  UART_Send_wordHandle = osThreadNew(StartUART_Send_word,     NULL, &UART_Send_word_attributes);
 8000cf0:	4a37      	ldr	r2, [pc, #220]	@ (8000dd0 <main+0x290>)
 8000cf2:	2100      	movs	r1, #0
 8000cf4:	4837      	ldr	r0, [pc, #220]	@ (8000dd4 <main+0x294>)
 8000cf6:	f006 f82f 	bl	8006d58 <osThreadNew>
 8000cfa:	4603      	mov	r3, r0
 8000cfc:	4a36      	ldr	r2, [pc, #216]	@ (8000dd8 <main+0x298>)
 8000cfe:	6013      	str	r3, [r2, #0]
  SPI_SENDHandle       = osThreadNew(StartSPI_SEND,           NULL, &SPI_SEND_attributes);
 8000d00:	4a36      	ldr	r2, [pc, #216]	@ (8000ddc <main+0x29c>)
 8000d02:	2100      	movs	r1, #0
 8000d04:	4836      	ldr	r0, [pc, #216]	@ (8000de0 <main+0x2a0>)
 8000d06:	f006 f827 	bl	8006d58 <osThreadNew>
 8000d0a:	4603      	mov	r3, r0
 8000d0c:	4a35      	ldr	r2, [pc, #212]	@ (8000de4 <main+0x2a4>)
 8000d0e:	6013      	str	r3, [r2, #0]

  /* Start scheduler */
  osKernelStart();
 8000d10:	f005 fffc 	bl	8006d0c <osKernelStart>

  /* Should never get here */
  while (1) { }
 8000d14:	bf00      	nop
 8000d16:	e7fd      	b.n	8000d14 <main+0x1d4>
 8000d18:	200001e0 	.word	0x200001e0
 8000d1c:	20000004 	.word	0x20000004
 8000d20:	20000008 	.word	0x20000008
 8000d24:	2000000c 	.word	0x2000000c
 8000d28:	40020400 	.word	0x40020400
 8000d2c:	2000029c 	.word	0x2000029c
 8000d30:	2000008c 	.word	0x2000008c
 8000d34:	0800bf80 	.word	0x0800bf80
 8000d38:	200002b0 	.word	0x200002b0
 8000d3c:	0800bf90 	.word	0x0800bf90
 8000d40:	200002b4 	.word	0x200002b4
 8000d44:	0800bfa0 	.word	0x0800bfa0
 8000d48:	200002b8 	.word	0x200002b8
 8000d4c:	0800bfb0 	.word	0x0800bfb0
 8000d50:	200002bc 	.word	0x200002bc
 8000d54:	200002a4 	.word	0x200002a4
 8000d58:	200002a8 	.word	0x200002a8
 8000d5c:	200002ac 	.word	0x200002ac
 8000d60:	200002c0 	.word	0x200002c0
 8000d64:	0800bdf4 	.word	0x0800bdf4
 8000d68:	080012ed 	.word	0x080012ed
 8000d6c:	20000270 	.word	0x20000270
 8000d70:	0800be18 	.word	0x0800be18
 8000d74:	08001319 	.word	0x08001319
 8000d78:	20000274 	.word	0x20000274
 8000d7c:	0800be3c 	.word	0x0800be3c
 8000d80:	080013c1 	.word	0x080013c1
 8000d84:	20000278 	.word	0x20000278
 8000d88:	0800be60 	.word	0x0800be60
 8000d8c:	0800140d 	.word	0x0800140d
 8000d90:	2000027c 	.word	0x2000027c
 8000d94:	0800be84 	.word	0x0800be84
 8000d98:	08001489 	.word	0x08001489
 8000d9c:	20000280 	.word	0x20000280
 8000da0:	0800bea8 	.word	0x0800bea8
 8000da4:	080015bd 	.word	0x080015bd
 8000da8:	20000284 	.word	0x20000284
 8000dac:	0800becc 	.word	0x0800becc
 8000db0:	08001c05 	.word	0x08001c05
 8000db4:	20000288 	.word	0x20000288
 8000db8:	0800bef0 	.word	0x0800bef0
 8000dbc:	08001c89 	.word	0x08001c89
 8000dc0:	2000028c 	.word	0x2000028c
 8000dc4:	0800bf14 	.word	0x0800bf14
 8000dc8:	08001d11 	.word	0x08001d11
 8000dcc:	20000290 	.word	0x20000290
 8000dd0:	0800bf38 	.word	0x0800bf38
 8000dd4:	08001dcd 	.word	0x08001dcd
 8000dd8:	20000294 	.word	0x20000294
 8000ddc:	0800bf5c 	.word	0x0800bf5c
 8000de0:	08001e25 	.word	0x08001e25
 8000de4:	20000298 	.word	0x20000298

08000de8 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000de8:	b580      	push	{r7, lr}
 8000dea:	b094      	sub	sp, #80	@ 0x50
 8000dec:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000dee:	f107 0320 	add.w	r3, r7, #32
 8000df2:	2230      	movs	r2, #48	@ 0x30
 8000df4:	2100      	movs	r1, #0
 8000df6:	4618      	mov	r0, r3
 8000df8:	f00a fa22 	bl	800b240 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000dfc:	f107 030c 	add.w	r3, r7, #12
 8000e00:	2200      	movs	r2, #0
 8000e02:	601a      	str	r2, [r3, #0]
 8000e04:	605a      	str	r2, [r3, #4]
 8000e06:	609a      	str	r2, [r3, #8]
 8000e08:	60da      	str	r2, [r3, #12]
 8000e0a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000e0c:	2300      	movs	r3, #0
 8000e0e:	60bb      	str	r3, [r7, #8]
 8000e10:	4b23      	ldr	r3, [pc, #140]	@ (8000ea0 <SystemClock_Config+0xb8>)
 8000e12:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000e14:	4a22      	ldr	r2, [pc, #136]	@ (8000ea0 <SystemClock_Config+0xb8>)
 8000e16:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000e1a:	6413      	str	r3, [r2, #64]	@ 0x40
 8000e1c:	4b20      	ldr	r3, [pc, #128]	@ (8000ea0 <SystemClock_Config+0xb8>)
 8000e1e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000e20:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8000e24:	60bb      	str	r3, [r7, #8]
 8000e26:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 8000e28:	2300      	movs	r3, #0
 8000e2a:	607b      	str	r3, [r7, #4]
 8000e2c:	4b1d      	ldr	r3, [pc, #116]	@ (8000ea4 <SystemClock_Config+0xbc>)
 8000e2e:	681b      	ldr	r3, [r3, #0]
 8000e30:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8000e34:	4a1b      	ldr	r2, [pc, #108]	@ (8000ea4 <SystemClock_Config+0xbc>)
 8000e36:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8000e3a:	6013      	str	r3, [r2, #0]
 8000e3c:	4b19      	ldr	r3, [pc, #100]	@ (8000ea4 <SystemClock_Config+0xbc>)
 8000e3e:	681b      	ldr	r3, [r3, #0]
 8000e40:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8000e44:	607b      	str	r3, [r7, #4]
 8000e46:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8000e48:	2302      	movs	r3, #2
 8000e4a:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8000e4c:	2301      	movs	r3, #1
 8000e4e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8000e50:	2310      	movs	r3, #16
 8000e52:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8000e54:	2300      	movs	r3, #0
 8000e56:	63bb      	str	r3, [r7, #56]	@ 0x38
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) { Error_Handler(); }
 8000e58:	f107 0320 	add.w	r3, r7, #32
 8000e5c:	4618      	mov	r0, r3
 8000e5e:	f003 fa35 	bl	80042cc <HAL_RCC_OscConfig>
 8000e62:	4603      	mov	r3, r0
 8000e64:	2b00      	cmp	r3, #0
 8000e66:	d001      	beq.n	8000e6c <SystemClock_Config+0x84>
 8000e68:	f001 f82c 	bl	8001ec4 <Error_Handler>

  /** Initializes the CPU, AHB and APB buses clocks */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000e6c:	230f      	movs	r3, #15
 8000e6e:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8000e70:	2300      	movs	r3, #0
 8000e72:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000e74:	2300      	movs	r3, #0
 8000e76:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000e78:	2300      	movs	r3, #0
 8000e7a:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000e7c:	2300      	movs	r3, #0
 8000e7e:	61fb      	str	r3, [r7, #28]
  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK) { Error_Handler(); }
 8000e80:	f107 030c 	add.w	r3, r7, #12
 8000e84:	2100      	movs	r1, #0
 8000e86:	4618      	mov	r0, r3
 8000e88:	f003 fc98 	bl	80047bc <HAL_RCC_ClockConfig>
 8000e8c:	4603      	mov	r3, r0
 8000e8e:	2b00      	cmp	r3, #0
 8000e90:	d001      	beq.n	8000e96 <SystemClock_Config+0xae>
 8000e92:	f001 f817 	bl	8001ec4 <Error_Handler>
}
 8000e96:	bf00      	nop
 8000e98:	3750      	adds	r7, #80	@ 0x50
 8000e9a:	46bd      	mov	sp, r7
 8000e9c:	bd80      	pop	{r7, pc}
 8000e9e:	bf00      	nop
 8000ea0:	40023800 	.word	0x40023800
 8000ea4:	40007000 	.word	0x40007000

08000ea8 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8000ea8:	b580      	push	{r7, lr}
 8000eaa:	b084      	sub	sp, #16
 8000eac:	af00      	add	r7, sp, #0
  ADC_ChannelConfTypeDef sConfig = {0};
 8000eae:	463b      	mov	r3, r7
 8000eb0:	2200      	movs	r2, #0
 8000eb2:	601a      	str	r2, [r3, #0]
 8000eb4:	605a      	str	r2, [r3, #4]
 8000eb6:	609a      	str	r2, [r3, #8]
 8000eb8:	60da      	str	r2, [r3, #12]

  hadc1.Instance = ADC1;
 8000eba:	4b2f      	ldr	r3, [pc, #188]	@ (8000f78 <MX_ADC1_Init+0xd0>)
 8000ebc:	4a2f      	ldr	r2, [pc, #188]	@ (8000f7c <MX_ADC1_Init+0xd4>)
 8000ebe:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV2;
 8000ec0:	4b2d      	ldr	r3, [pc, #180]	@ (8000f78 <MX_ADC1_Init+0xd0>)
 8000ec2:	2200      	movs	r2, #0
 8000ec4:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8000ec6:	4b2c      	ldr	r3, [pc, #176]	@ (8000f78 <MX_ADC1_Init+0xd0>)
 8000ec8:	2200      	movs	r2, #0
 8000eca:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ENABLE;
 8000ecc:	4b2a      	ldr	r3, [pc, #168]	@ (8000f78 <MX_ADC1_Init+0xd0>)
 8000ece:	2201      	movs	r2, #1
 8000ed0:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8000ed2:	4b29      	ldr	r3, [pc, #164]	@ (8000f78 <MX_ADC1_Init+0xd0>)
 8000ed4:	2201      	movs	r2, #1
 8000ed6:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8000ed8:	4b27      	ldr	r3, [pc, #156]	@ (8000f78 <MX_ADC1_Init+0xd0>)
 8000eda:	2200      	movs	r2, #0
 8000edc:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8000ee0:	4b25      	ldr	r3, [pc, #148]	@ (8000f78 <MX_ADC1_Init+0xd0>)
 8000ee2:	2200      	movs	r2, #0
 8000ee4:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8000ee6:	4b24      	ldr	r3, [pc, #144]	@ (8000f78 <MX_ADC1_Init+0xd0>)
 8000ee8:	4a25      	ldr	r2, [pc, #148]	@ (8000f80 <MX_ADC1_Init+0xd8>)
 8000eea:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8000eec:	4b22      	ldr	r3, [pc, #136]	@ (8000f78 <MX_ADC1_Init+0xd0>)
 8000eee:	2200      	movs	r2, #0
 8000ef0:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 3;
 8000ef2:	4b21      	ldr	r3, [pc, #132]	@ (8000f78 <MX_ADC1_Init+0xd0>)
 8000ef4:	2203      	movs	r2, #3
 8000ef6:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 8000ef8:	4b1f      	ldr	r3, [pc, #124]	@ (8000f78 <MX_ADC1_Init+0xd0>)
 8000efa:	2201      	movs	r2, #1
 8000efc:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8000f00:	4b1d      	ldr	r3, [pc, #116]	@ (8000f78 <MX_ADC1_Init+0xd0>)
 8000f02:	2201      	movs	r2, #1
 8000f04:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK) { Error_Handler(); }
 8000f06:	481c      	ldr	r0, [pc, #112]	@ (8000f78 <MX_ADC1_Init+0xd0>)
 8000f08:	f001 fb2a 	bl	8002560 <HAL_ADC_Init>
 8000f0c:	4603      	mov	r3, r0
 8000f0e:	2b00      	cmp	r3, #0
 8000f10:	d001      	beq.n	8000f16 <MX_ADC1_Init+0x6e>
 8000f12:	f000 ffd7 	bl	8001ec4 <Error_Handler>

  sConfig.Channel = ADC_CHANNEL_6;
 8000f16:	2306      	movs	r3, #6
 8000f18:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8000f1a:	2301      	movs	r3, #1
 8000f1c:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_84CYCLES;
 8000f1e:	2304      	movs	r3, #4
 8000f20:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK) { Error_Handler(); }
 8000f22:	463b      	mov	r3, r7
 8000f24:	4619      	mov	r1, r3
 8000f26:	4814      	ldr	r0, [pc, #80]	@ (8000f78 <MX_ADC1_Init+0xd0>)
 8000f28:	f001 fc70 	bl	800280c <HAL_ADC_ConfigChannel>
 8000f2c:	4603      	mov	r3, r0
 8000f2e:	2b00      	cmp	r3, #0
 8000f30:	d001      	beq.n	8000f36 <MX_ADC1_Init+0x8e>
 8000f32:	f000 ffc7 	bl	8001ec4 <Error_Handler>

  sConfig.Channel = ADC_CHANNEL_3;
 8000f36:	2303      	movs	r3, #3
 8000f38:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 2;
 8000f3a:	2302      	movs	r3, #2
 8000f3c:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK) { Error_Handler(); }
 8000f3e:	463b      	mov	r3, r7
 8000f40:	4619      	mov	r1, r3
 8000f42:	480d      	ldr	r0, [pc, #52]	@ (8000f78 <MX_ADC1_Init+0xd0>)
 8000f44:	f001 fc62 	bl	800280c <HAL_ADC_ConfigChannel>
 8000f48:	4603      	mov	r3, r0
 8000f4a:	2b00      	cmp	r3, #0
 8000f4c:	d001      	beq.n	8000f52 <MX_ADC1_Init+0xaa>
 8000f4e:	f000 ffb9 	bl	8001ec4 <Error_Handler>

  sConfig.Channel = ADC_CHANNEL_4;
 8000f52:	2304      	movs	r3, #4
 8000f54:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 3;
 8000f56:	2303      	movs	r3, #3
 8000f58:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK) { Error_Handler(); }
 8000f5a:	463b      	mov	r3, r7
 8000f5c:	4619      	mov	r1, r3
 8000f5e:	4806      	ldr	r0, [pc, #24]	@ (8000f78 <MX_ADC1_Init+0xd0>)
 8000f60:	f001 fc54 	bl	800280c <HAL_ADC_ConfigChannel>
 8000f64:	4603      	mov	r3, r0
 8000f66:	2b00      	cmp	r3, #0
 8000f68:	d001      	beq.n	8000f6e <MX_ADC1_Init+0xc6>
 8000f6a:	f000 ffab 	bl	8001ec4 <Error_Handler>
}
 8000f6e:	bf00      	nop
 8000f70:	3710      	adds	r7, #16
 8000f72:	46bd      	mov	sp, r7
 8000f74:	bd80      	pop	{r7, pc}
 8000f76:	bf00      	nop
 8000f78:	2000008c 	.word	0x2000008c
 8000f7c:	40012000 	.word	0x40012000
 8000f80:	0f000001 	.word	0x0f000001

08000f84 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8000f84:	b580      	push	{r7, lr}
 8000f86:	af00      	add	r7, sp, #0
  hi2c1.Instance = I2C1;
 8000f88:	4b12      	ldr	r3, [pc, #72]	@ (8000fd4 <MX_I2C1_Init+0x50>)
 8000f8a:	4a13      	ldr	r2, [pc, #76]	@ (8000fd8 <MX_I2C1_Init+0x54>)
 8000f8c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8000f8e:	4b11      	ldr	r3, [pc, #68]	@ (8000fd4 <MX_I2C1_Init+0x50>)
 8000f90:	4a12      	ldr	r2, [pc, #72]	@ (8000fdc <MX_I2C1_Init+0x58>)
 8000f92:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8000f94:	4b0f      	ldr	r3, [pc, #60]	@ (8000fd4 <MX_I2C1_Init+0x50>)
 8000f96:	2200      	movs	r2, #0
 8000f98:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8000f9a:	4b0e      	ldr	r3, [pc, #56]	@ (8000fd4 <MX_I2C1_Init+0x50>)
 8000f9c:	2200      	movs	r2, #0
 8000f9e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000fa0:	4b0c      	ldr	r3, [pc, #48]	@ (8000fd4 <MX_I2C1_Init+0x50>)
 8000fa2:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8000fa6:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000fa8:	4b0a      	ldr	r3, [pc, #40]	@ (8000fd4 <MX_I2C1_Init+0x50>)
 8000faa:	2200      	movs	r2, #0
 8000fac:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8000fae:	4b09      	ldr	r3, [pc, #36]	@ (8000fd4 <MX_I2C1_Init+0x50>)
 8000fb0:	2200      	movs	r2, #0
 8000fb2:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000fb4:	4b07      	ldr	r3, [pc, #28]	@ (8000fd4 <MX_I2C1_Init+0x50>)
 8000fb6:	2200      	movs	r2, #0
 8000fb8:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000fba:	4b06      	ldr	r3, [pc, #24]	@ (8000fd4 <MX_I2C1_Init+0x50>)
 8000fbc:	2200      	movs	r2, #0
 8000fbe:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK) { Error_Handler(); }
 8000fc0:	4804      	ldr	r0, [pc, #16]	@ (8000fd4 <MX_I2C1_Init+0x50>)
 8000fc2:	f002 fce5 	bl	8003990 <HAL_I2C_Init>
 8000fc6:	4603      	mov	r3, r0
 8000fc8:	2b00      	cmp	r3, #0
 8000fca:	d001      	beq.n	8000fd0 <MX_I2C1_Init+0x4c>
 8000fcc:	f000 ff7a 	bl	8001ec4 <Error_Handler>
}
 8000fd0:	bf00      	nop
 8000fd2:	bd80      	pop	{r7, pc}
 8000fd4:	20000134 	.word	0x20000134
 8000fd8:	40005400 	.word	0x40005400
 8000fdc:	000186a0 	.word	0x000186a0

08000fe0 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8000fe0:	b580      	push	{r7, lr}
 8000fe2:	af00      	add	r7, sp, #0
  /* FIX: Use software NSS so we can drive PB2 manually */
  hspi1.Instance = SPI1;
 8000fe4:	4b17      	ldr	r3, [pc, #92]	@ (8001044 <MX_SPI1_Init+0x64>)
 8000fe6:	4a18      	ldr	r2, [pc, #96]	@ (8001048 <MX_SPI1_Init+0x68>)
 8000fe8:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8000fea:	4b16      	ldr	r3, [pc, #88]	@ (8001044 <MX_SPI1_Init+0x64>)
 8000fec:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8000ff0:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8000ff2:	4b14      	ldr	r3, [pc, #80]	@ (8001044 <MX_SPI1_Init+0x64>)
 8000ff4:	2200      	movs	r2, #0
 8000ff6:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8000ff8:	4b12      	ldr	r3, [pc, #72]	@ (8001044 <MX_SPI1_Init+0x64>)
 8000ffa:	2200      	movs	r2, #0
 8000ffc:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8000ffe:	4b11      	ldr	r3, [pc, #68]	@ (8001044 <MX_SPI1_Init+0x64>)
 8001000:	2200      	movs	r2, #0
 8001002:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001004:	4b0f      	ldr	r3, [pc, #60]	@ (8001044 <MX_SPI1_Init+0x64>)
 8001006:	2200      	movs	r2, #0
 8001008:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT; /* FIX */
 800100a:	4b0e      	ldr	r3, [pc, #56]	@ (8001044 <MX_SPI1_Init+0x64>)
 800100c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8001010:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8001012:	4b0c      	ldr	r3, [pc, #48]	@ (8001044 <MX_SPI1_Init+0x64>)
 8001014:	2200      	movs	r2, #0
 8001016:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001018:	4b0a      	ldr	r3, [pc, #40]	@ (8001044 <MX_SPI1_Init+0x64>)
 800101a:	2200      	movs	r2, #0
 800101c:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 800101e:	4b09      	ldr	r3, [pc, #36]	@ (8001044 <MX_SPI1_Init+0x64>)
 8001020:	2200      	movs	r2, #0
 8001022:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001024:	4b07      	ldr	r3, [pc, #28]	@ (8001044 <MX_SPI1_Init+0x64>)
 8001026:	2200      	movs	r2, #0
 8001028:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 10;
 800102a:	4b06      	ldr	r3, [pc, #24]	@ (8001044 <MX_SPI1_Init+0x64>)
 800102c:	220a      	movs	r2, #10
 800102e:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK) { Error_Handler(); }
 8001030:	4804      	ldr	r0, [pc, #16]	@ (8001044 <MX_SPI1_Init+0x64>)
 8001032:	f003 fdd5 	bl	8004be0 <HAL_SPI_Init>
 8001036:	4603      	mov	r3, r0
 8001038:	2b00      	cmp	r3, #0
 800103a:	d001      	beq.n	8001040 <MX_SPI1_Init+0x60>
 800103c:	f000 ff42 	bl	8001ec4 <Error_Handler>
}
 8001040:	bf00      	nop
 8001042:	bd80      	pop	{r7, pc}
 8001044:	20000188 	.word	0x20000188
 8001048:	40013000 	.word	0x40013000

0800104c <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 800104c:	b580      	push	{r7, lr}
 800104e:	b08a      	sub	sp, #40	@ 0x28
 8001050:	af00      	add	r7, sp, #0
  /* FIX: Restore servo-friendly 50 Hz PWM base (1 MHz tick, 20 ms period) */
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001052:	f107 0320 	add.w	r3, r7, #32
 8001056:	2200      	movs	r2, #0
 8001058:	601a      	str	r2, [r3, #0]
 800105a:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 800105c:	1d3b      	adds	r3, r7, #4
 800105e:	2200      	movs	r2, #0
 8001060:	601a      	str	r2, [r3, #0]
 8001062:	605a      	str	r2, [r3, #4]
 8001064:	609a      	str	r2, [r3, #8]
 8001066:	60da      	str	r2, [r3, #12]
 8001068:	611a      	str	r2, [r3, #16]
 800106a:	615a      	str	r2, [r3, #20]
 800106c:	619a      	str	r2, [r3, #24]

  htim2.Instance = TIM2;
 800106e:	4b2e      	ldr	r3, [pc, #184]	@ (8001128 <MX_TIM2_Init+0xdc>)
 8001070:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001074:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 15;                 /* FIX: 16 MHz / (15+1) = 1 MHz */
 8001076:	4b2c      	ldr	r3, [pc, #176]	@ (8001128 <MX_TIM2_Init+0xdc>)
 8001078:	220f      	movs	r2, #15
 800107a:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800107c:	4b2a      	ldr	r3, [pc, #168]	@ (8001128 <MX_TIM2_Init+0xdc>)
 800107e:	2200      	movs	r2, #0
 8001080:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 19999;                 /* FIX: 20 ms */
 8001082:	4b29      	ldr	r3, [pc, #164]	@ (8001128 <MX_TIM2_Init+0xdc>)
 8001084:	f644 621f 	movw	r2, #19999	@ 0x4e1f
 8001088:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800108a:	4b27      	ldr	r3, [pc, #156]	@ (8001128 <MX_TIM2_Init+0xdc>)
 800108c:	2200      	movs	r2, #0
 800108e:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001090:	4b25      	ldr	r3, [pc, #148]	@ (8001128 <MX_TIM2_Init+0xdc>)
 8001092:	2200      	movs	r2, #0
 8001094:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK) { Error_Handler(); }
 8001096:	4824      	ldr	r0, [pc, #144]	@ (8001128 <MX_TIM2_Init+0xdc>)
 8001098:	f004 fc30 	bl	80058fc <HAL_TIM_PWM_Init>
 800109c:	4603      	mov	r3, r0
 800109e:	2b00      	cmp	r3, #0
 80010a0:	d001      	beq.n	80010a6 <MX_TIM2_Init+0x5a>
 80010a2:	f000 ff0f 	bl	8001ec4 <Error_Handler>

  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80010a6:	2300      	movs	r3, #0
 80010a8:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80010aa:	2300      	movs	r3, #0
 80010ac:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK) { Error_Handler(); }
 80010ae:	f107 0320 	add.w	r3, r7, #32
 80010b2:	4619      	mov	r1, r3
 80010b4:	481c      	ldr	r0, [pc, #112]	@ (8001128 <MX_TIM2_Init+0xdc>)
 80010b6:	f005 f933 	bl	8006320 <HAL_TIMEx_MasterConfigSynchronization>
 80010ba:	4603      	mov	r3, r0
 80010bc:	2b00      	cmp	r3, #0
 80010be:	d001      	beq.n	80010c4 <MX_TIM2_Init+0x78>
 80010c0:	f000 ff00 	bl	8001ec4 <Error_Handler>

  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80010c4:	2360      	movs	r3, #96	@ 0x60
 80010c6:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 1500;                    /* FIX: center (1.5 ms) */
 80010c8:	f240 53dc 	movw	r3, #1500	@ 0x5dc
 80010cc:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80010ce:	2300      	movs	r3, #0
 80010d0:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80010d2:	2300      	movs	r3, #0
 80010d4:	617b      	str	r3, [r7, #20]

  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK) { Error_Handler(); }
 80010d6:	1d3b      	adds	r3, r7, #4
 80010d8:	2200      	movs	r2, #0
 80010da:	4619      	mov	r1, r3
 80010dc:	4812      	ldr	r0, [pc, #72]	@ (8001128 <MX_TIM2_Init+0xdc>)
 80010de:	f004 fdfd 	bl	8005cdc <HAL_TIM_PWM_ConfigChannel>
 80010e2:	4603      	mov	r3, r0
 80010e4:	2b00      	cmp	r3, #0
 80010e6:	d001      	beq.n	80010ec <MX_TIM2_Init+0xa0>
 80010e8:	f000 feec 	bl	8001ec4 <Error_Handler>
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK) { Error_Handler(); }
 80010ec:	1d3b      	adds	r3, r7, #4
 80010ee:	2204      	movs	r2, #4
 80010f0:	4619      	mov	r1, r3
 80010f2:	480d      	ldr	r0, [pc, #52]	@ (8001128 <MX_TIM2_Init+0xdc>)
 80010f4:	f004 fdf2 	bl	8005cdc <HAL_TIM_PWM_ConfigChannel>
 80010f8:	4603      	mov	r3, r0
 80010fa:	2b00      	cmp	r3, #0
 80010fc:	d001      	beq.n	8001102 <MX_TIM2_Init+0xb6>
 80010fe:	f000 fee1 	bl	8001ec4 <Error_Handler>
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK) { Error_Handler(); }
 8001102:	1d3b      	adds	r3, r7, #4
 8001104:	2208      	movs	r2, #8
 8001106:	4619      	mov	r1, r3
 8001108:	4807      	ldr	r0, [pc, #28]	@ (8001128 <MX_TIM2_Init+0xdc>)
 800110a:	f004 fde7 	bl	8005cdc <HAL_TIM_PWM_ConfigChannel>
 800110e:	4603      	mov	r3, r0
 8001110:	2b00      	cmp	r3, #0
 8001112:	d001      	beq.n	8001118 <MX_TIM2_Init+0xcc>
 8001114:	f000 fed6 	bl	8001ec4 <Error_Handler>

  HAL_TIM_MspPostInit(&htim2);
 8001118:	4803      	ldr	r0, [pc, #12]	@ (8001128 <MX_TIM2_Init+0xdc>)
 800111a:	f001 f84b 	bl	80021b4 <HAL_TIM_MspPostInit>
}
 800111e:	bf00      	nop
 8001120:	3728      	adds	r7, #40	@ 0x28
 8001122:	46bd      	mov	sp, r7
 8001124:	bd80      	pop	{r7, pc}
 8001126:	bf00      	nop
 8001128:	200001e0 	.word	0x200001e0

0800112c <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 800112c:	b580      	push	{r7, lr}
 800112e:	af00      	add	r7, sp, #0
  huart1.Instance = USART1;
 8001130:	4b11      	ldr	r3, [pc, #68]	@ (8001178 <MX_USART1_UART_Init+0x4c>)
 8001132:	4a12      	ldr	r2, [pc, #72]	@ (800117c <MX_USART1_UART_Init+0x50>)
 8001134:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8001136:	4b10      	ldr	r3, [pc, #64]	@ (8001178 <MX_USART1_UART_Init+0x4c>)
 8001138:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 800113c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 800113e:	4b0e      	ldr	r3, [pc, #56]	@ (8001178 <MX_USART1_UART_Init+0x4c>)
 8001140:	2200      	movs	r2, #0
 8001142:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001144:	4b0c      	ldr	r3, [pc, #48]	@ (8001178 <MX_USART1_UART_Init+0x4c>)
 8001146:	2200      	movs	r2, #0
 8001148:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800114a:	4b0b      	ldr	r3, [pc, #44]	@ (8001178 <MX_USART1_UART_Init+0x4c>)
 800114c:	2200      	movs	r2, #0
 800114e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001150:	4b09      	ldr	r3, [pc, #36]	@ (8001178 <MX_USART1_UART_Init+0x4c>)
 8001152:	220c      	movs	r2, #12
 8001154:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001156:	4b08      	ldr	r3, [pc, #32]	@ (8001178 <MX_USART1_UART_Init+0x4c>)
 8001158:	2200      	movs	r2, #0
 800115a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800115c:	4b06      	ldr	r3, [pc, #24]	@ (8001178 <MX_USART1_UART_Init+0x4c>)
 800115e:	2200      	movs	r2, #0
 8001160:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK) { Error_Handler(); }
 8001162:	4805      	ldr	r0, [pc, #20]	@ (8001178 <MX_USART1_UART_Init+0x4c>)
 8001164:	f005 f95e 	bl	8006424 <HAL_UART_Init>
 8001168:	4603      	mov	r3, r0
 800116a:	2b00      	cmp	r3, #0
 800116c:	d001      	beq.n	8001172 <MX_USART1_UART_Init+0x46>
 800116e:	f000 fea9 	bl	8001ec4 <Error_Handler>
}
 8001172:	bf00      	nop
 8001174:	bd80      	pop	{r7, pc}
 8001176:	bf00      	nop
 8001178:	20000228 	.word	0x20000228
 800117c:	40011000 	.word	0x40011000

08001180 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001180:	b580      	push	{r7, lr}
 8001182:	b082      	sub	sp, #8
 8001184:	af00      	add	r7, sp, #0
  __HAL_RCC_DMA2_CLK_ENABLE();
 8001186:	2300      	movs	r3, #0
 8001188:	607b      	str	r3, [r7, #4]
 800118a:	4b0c      	ldr	r3, [pc, #48]	@ (80011bc <MX_DMA_Init+0x3c>)
 800118c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800118e:	4a0b      	ldr	r2, [pc, #44]	@ (80011bc <MX_DMA_Init+0x3c>)
 8001190:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8001194:	6313      	str	r3, [r2, #48]	@ 0x30
 8001196:	4b09      	ldr	r3, [pc, #36]	@ (80011bc <MX_DMA_Init+0x3c>)
 8001198:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800119a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800119e:	607b      	str	r3, [r7, #4]
 80011a0:	687b      	ldr	r3, [r7, #4]
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 5, 0);
 80011a2:	2200      	movs	r2, #0
 80011a4:	2105      	movs	r1, #5
 80011a6:	2038      	movs	r0, #56	@ 0x38
 80011a8:	f001 fe88 	bl	8002ebc <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 80011ac:	2038      	movs	r0, #56	@ 0x38
 80011ae:	f001 fea1 	bl	8002ef4 <HAL_NVIC_EnableIRQ>
}
 80011b2:	bf00      	nop
 80011b4:	3708      	adds	r7, #8
 80011b6:	46bd      	mov	sp, r7
 80011b8:	bd80      	pop	{r7, pc}
 80011ba:	bf00      	nop
 80011bc:	40023800 	.word	0x40023800

080011c0 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 80011c0:	b580      	push	{r7, lr}
 80011c2:	b088      	sub	sp, #32
 80011c4:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80011c6:	f107 030c 	add.w	r3, r7, #12
 80011ca:	2200      	movs	r2, #0
 80011cc:	601a      	str	r2, [r3, #0]
 80011ce:	605a      	str	r2, [r3, #4]
 80011d0:	609a      	str	r2, [r3, #8]
 80011d2:	60da      	str	r2, [r3, #12]
 80011d4:	611a      	str	r2, [r3, #16]

  __HAL_RCC_GPIOC_CLK_ENABLE();
 80011d6:	2300      	movs	r3, #0
 80011d8:	60bb      	str	r3, [r7, #8]
 80011da:	4b40      	ldr	r3, [pc, #256]	@ (80012dc <MX_GPIO_Init+0x11c>)
 80011dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011de:	4a3f      	ldr	r2, [pc, #252]	@ (80012dc <MX_GPIO_Init+0x11c>)
 80011e0:	f043 0304 	orr.w	r3, r3, #4
 80011e4:	6313      	str	r3, [r2, #48]	@ 0x30
 80011e6:	4b3d      	ldr	r3, [pc, #244]	@ (80012dc <MX_GPIO_Init+0x11c>)
 80011e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011ea:	f003 0304 	and.w	r3, r3, #4
 80011ee:	60bb      	str	r3, [r7, #8]
 80011f0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80011f2:	2300      	movs	r3, #0
 80011f4:	607b      	str	r3, [r7, #4]
 80011f6:	4b39      	ldr	r3, [pc, #228]	@ (80012dc <MX_GPIO_Init+0x11c>)
 80011f8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80011fa:	4a38      	ldr	r2, [pc, #224]	@ (80012dc <MX_GPIO_Init+0x11c>)
 80011fc:	f043 0301 	orr.w	r3, r3, #1
 8001200:	6313      	str	r3, [r2, #48]	@ 0x30
 8001202:	4b36      	ldr	r3, [pc, #216]	@ (80012dc <MX_GPIO_Init+0x11c>)
 8001204:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001206:	f003 0301 	and.w	r3, r3, #1
 800120a:	607b      	str	r3, [r7, #4]
 800120c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800120e:	2300      	movs	r3, #0
 8001210:	603b      	str	r3, [r7, #0]
 8001212:	4b32      	ldr	r3, [pc, #200]	@ (80012dc <MX_GPIO_Init+0x11c>)
 8001214:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001216:	4a31      	ldr	r2, [pc, #196]	@ (80012dc <MX_GPIO_Init+0x11c>)
 8001218:	f043 0302 	orr.w	r3, r3, #2
 800121c:	6313      	str	r3, [r2, #48]	@ 0x30
 800121e:	4b2f      	ldr	r3, [pc, #188]	@ (80012dc <MX_GPIO_Init+0x11c>)
 8001220:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001222:	f003 0302 	and.w	r3, r3, #2
 8001226:	603b      	str	r3, [r7, #0]
 8001228:	683b      	ldr	r3, [r7, #0]

  /* PC13 LED */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13, GPIO_PIN_RESET);
 800122a:	2200      	movs	r2, #0
 800122c:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001230:	482b      	ldr	r0, [pc, #172]	@ (80012e0 <MX_GPIO_Init+0x120>)
 8001232:	f002 fb79 	bl	8003928 <HAL_GPIO_WritePin>
  GPIO_InitStruct.Pin = GPIO_PIN_13;
 8001236:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800123a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800123c:	2301      	movs	r3, #1
 800123e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001240:	2300      	movs	r3, #0
 8001242:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001244:	2300      	movs	r3, #0
 8001246:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001248:	f107 030c 	add.w	r3, r7, #12
 800124c:	4619      	mov	r1, r3
 800124e:	4824      	ldr	r0, [pc, #144]	@ (80012e0 <MX_GPIO_Init+0x120>)
 8001250:	f002 f9ce 	bl	80035f0 <HAL_GPIO_Init>

  /* PB0 PB1 outputs */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0|GPIO_PIN_1, GPIO_PIN_RESET);
 8001254:	2200      	movs	r2, #0
 8001256:	2103      	movs	r1, #3
 8001258:	4822      	ldr	r0, [pc, #136]	@ (80012e4 <MX_GPIO_Init+0x124>)
 800125a:	f002 fb65 	bl	8003928 <HAL_GPIO_WritePin>
  GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 800125e:	2303      	movs	r3, #3
 8001260:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001262:	2301      	movs	r3, #1
 8001264:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001266:	2300      	movs	r3, #0
 8001268:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800126a:	2300      	movs	r3, #0
 800126c:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800126e:	f107 030c 	add.w	r3, r7, #12
 8001272:	4619      	mov	r1, r3
 8001274:	481b      	ldr	r0, [pc, #108]	@ (80012e4 <MX_GPIO_Init+0x124>)
 8001276:	f002 f9bb 	bl	80035f0 <HAL_GPIO_Init>

  /* Buttons: PB12 PB13 PB14 PB15 PB5 with pull-ups */
  GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15|GPIO_PIN_5;
 800127a:	f24f 0320 	movw	r3, #61472	@ 0xf020
 800127e:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001280:	2300      	movs	r3, #0
 8001282:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001284:	2301      	movs	r3, #1
 8001286:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001288:	f107 030c 	add.w	r3, r7, #12
 800128c:	4619      	mov	r1, r3
 800128e:	4815      	ldr	r0, [pc, #84]	@ (80012e4 <MX_GPIO_Init+0x124>)
 8001290:	f002 f9ae 	bl	80035f0 <HAL_GPIO_Init>

  /* Buttons: PA8 PA11 PA12 with pull-ups */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_11|GPIO_PIN_12;
 8001294:	f44f 53c8 	mov.w	r3, #6400	@ 0x1900
 8001298:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800129a:	2300      	movs	r3, #0
 800129c:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800129e:	2301      	movs	r3, #1
 80012a0:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80012a2:	f107 030c 	add.w	r3, r7, #12
 80012a6:	4619      	mov	r1, r3
 80012a8:	480f      	ldr	r0, [pc, #60]	@ (80012e8 <MX_GPIO_Init+0x128>)
 80012aa:	f002 f9a1 	bl	80035f0 <HAL_GPIO_Init>

  /* FIX: PB2 as manual SPI CS (idle high) */
  GPIO_InitStruct.Pin = SPI_CS_Pin;
 80012ae:	2310      	movs	r3, #16
 80012b0:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80012b2:	2301      	movs	r3, #1
 80012b4:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012b6:	2300      	movs	r3, #0
 80012b8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80012ba:	2300      	movs	r3, #0
 80012bc:	61bb      	str	r3, [r7, #24]
  HAL_GPIO_Init(SPI_CS_GPIO_Port, &GPIO_InitStruct);
 80012be:	f107 030c 	add.w	r3, r7, #12
 80012c2:	4619      	mov	r1, r3
 80012c4:	4807      	ldr	r0, [pc, #28]	@ (80012e4 <MX_GPIO_Init+0x124>)
 80012c6:	f002 f993 	bl	80035f0 <HAL_GPIO_Init>
  HAL_GPIO_WritePin(SPI_CS_GPIO_Port, SPI_CS_Pin, GPIO_PIN_SET);
 80012ca:	2201      	movs	r2, #1
 80012cc:	2110      	movs	r1, #16
 80012ce:	4805      	ldr	r0, [pc, #20]	@ (80012e4 <MX_GPIO_Init+0x124>)
 80012d0:	f002 fb2a 	bl	8003928 <HAL_GPIO_WritePin>
}
 80012d4:	bf00      	nop
 80012d6:	3720      	adds	r7, #32
 80012d8:	46bd      	mov	sp, r7
 80012da:	bd80      	pop	{r7, pc}
 80012dc:	40023800 	.word	0x40023800
 80012e0:	40020800 	.word	0x40020800
 80012e4:	40020400 	.word	0x40020400
 80012e8:	40020000 	.word	0x40020000

080012ec <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void *argument)
{
 80012ec:	b580      	push	{r7, lr}
 80012ee:	b082      	sub	sp, #8
 80012f0:	af00      	add	r7, sp, #0
 80012f2:	6078      	str	r0, [r7, #4]
  for(;;)
  {
    /* FIX: one-shot startup log on I2C to confirm I2C_TX path */
    static int once = 0;
    if (!once) { I2C_SendTextLN("RTOS up"); once = 1; }
 80012f4:	4b06      	ldr	r3, [pc, #24]	@ (8001310 <StartDefaultTask+0x24>)
 80012f6:	681b      	ldr	r3, [r3, #0]
 80012f8:	2b00      	cmp	r3, #0
 80012fa:	d105      	bne.n	8001308 <StartDefaultTask+0x1c>
 80012fc:	4805      	ldr	r0, [pc, #20]	@ (8001314 <StartDefaultTask+0x28>)
 80012fe:	f7ff fbf1 	bl	8000ae4 <I2C_SendTextLN>
 8001302:	4b03      	ldr	r3, [pc, #12]	@ (8001310 <StartDefaultTask+0x24>)
 8001304:	2201      	movs	r2, #1
 8001306:	601a      	str	r2, [r3, #0]
    osDelay(200);
 8001308:	20c8      	movs	r0, #200	@ 0xc8
 800130a:	f005 fdb7 	bl	8006e7c <osDelay>
  {
 800130e:	e7f1      	b.n	80012f4 <StartDefaultTask+0x8>
 8001310:	200002c4 	.word	0x200002c4
 8001314:	0800bce0 	.word	0x0800bce0

08001318 <Start_I2C_TX>:
  }
}

void Start_I2C_TX(void *argument)
{
 8001318:	b590      	push	{r4, r7, lr}
 800131a:	b09b      	sub	sp, #108	@ 0x6c
 800131c:	af02      	add	r7, sp, #8
 800131e:	6078      	str	r0, [r7, #4]
  I2C_TxMsg_t msg;

  for (;;)
  {
    /* Prefer high-priority; short block, then try low */
    osStatus_t s = osMessageQueueGet(qI2C_HI, &msg, NULL, 50);
 8001320:	4b23      	ldr	r3, [pc, #140]	@ (80013b0 <Start_I2C_TX+0x98>)
 8001322:	6818      	ldr	r0, [r3, #0]
 8001324:	f107 010c 	add.w	r1, r7, #12
 8001328:	2332      	movs	r3, #50	@ 0x32
 800132a:	2200      	movs	r2, #0
 800132c:	f006 f9fa 	bl	8007724 <osMessageQueueGet>
 8001330:	65b8      	str	r0, [r7, #88]	@ 0x58
    if (s != osOK) {
 8001332:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8001334:	2b00      	cmp	r3, #0
 8001336:	d00b      	beq.n	8001350 <Start_I2C_TX+0x38>
      s = osMessageQueueGet(qI2C_LO, &msg, NULL, 50);
 8001338:	4b1e      	ldr	r3, [pc, #120]	@ (80013b4 <Start_I2C_TX+0x9c>)
 800133a:	6818      	ldr	r0, [r3, #0]
 800133c:	f107 010c 	add.w	r1, r7, #12
 8001340:	2332      	movs	r3, #50	@ 0x32
 8001342:	2200      	movs	r2, #0
 8001344:	f006 f9ee 	bl	8007724 <osMessageQueueGet>
 8001348:	65b8      	str	r0, [r7, #88]	@ 0x58
      if (s != osOK) continue;
 800134a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800134c:	2b00      	cmp	r3, #0
 800134e:	d12b      	bne.n	80013a8 <Start_I2C_TX+0x90>
    }

    uint8_t tries = 0;
 8001350:	2300      	movs	r3, #0
 8001352:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
    for (;;)
    {
      HAL_StatusTypeDef st = HAL_I2C_Master_Transmit(&hi2c1, msg.addr8,
 8001356:	89f9      	ldrh	r1, [r7, #14]
 8001358:	8a38      	ldrh	r0, [r7, #16]
                              (uint8_t*)msg.buf, msg.len, msg.timeout_ms);
 800135a:	f8b7 3052 	ldrh.w	r3, [r7, #82]	@ 0x52
      HAL_StatusTypeDef st = HAL_I2C_Master_Transmit(&hi2c1, msg.addr8,
 800135e:	461c      	mov	r4, r3
 8001360:	f107 030c 	add.w	r3, r7, #12
 8001364:	1d9a      	adds	r2, r3, #6
 8001366:	9400      	str	r4, [sp, #0]
 8001368:	4603      	mov	r3, r0
 800136a:	4813      	ldr	r0, [pc, #76]	@ (80013b8 <Start_I2C_TX+0xa0>)
 800136c:	f002 fc54 	bl	8003c18 <HAL_I2C_Master_Transmit>
 8001370:	4603      	mov	r3, r0
 8001372:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
      if (st == HAL_OK) break;
 8001376:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800137a:	2b00      	cmp	r3, #0
 800137c:	d016      	beq.n	80013ac <Start_I2C_TX+0x94>
      if (++tries > msg.retries) { HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_13); break; }
 800137e:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 8001382:	3301      	adds	r3, #1
 8001384:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
 8001388:	f897 3054 	ldrb.w	r3, [r7, #84]	@ 0x54
 800138c:	f897 205f 	ldrb.w	r2, [r7, #95]	@ 0x5f
 8001390:	429a      	cmp	r2, r3
 8001392:	d905      	bls.n	80013a0 <Start_I2C_TX+0x88>
 8001394:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001398:	4808      	ldr	r0, [pc, #32]	@ (80013bc <Start_I2C_TX+0xa4>)
 800139a:	f002 fade 	bl	800395a <HAL_GPIO_TogglePin>
 800139e:	e006      	b.n	80013ae <Start_I2C_TX+0x96>
      osDelay(2);
 80013a0:	2002      	movs	r0, #2
 80013a2:	f005 fd6b 	bl	8006e7c <osDelay>
    {
 80013a6:	e7d6      	b.n	8001356 <Start_I2C_TX+0x3e>
      if (s != osOK) continue;
 80013a8:	bf00      	nop
 80013aa:	e7b9      	b.n	8001320 <Start_I2C_TX+0x8>
      if (st == HAL_OK) break;
 80013ac:	bf00      	nop
  {
 80013ae:	e7b7      	b.n	8001320 <Start_I2C_TX+0x8>
 80013b0:	200002a4 	.word	0x200002a4
 80013b4:	200002a8 	.word	0x200002a8
 80013b8:	20000134 	.word	0x20000134
 80013bc:	40020800 	.word	0x40020800

080013c0 <StartADCReadTask>:
    }
  }
}

void StartADCReadTask(void *argument)
{
 80013c0:	b580      	push	{r7, lr}
 80013c2:	b088      	sub	sp, #32
 80013c4:	af00      	add	r7, sp, #0
 80013c6:	6078      	str	r0, [r7, #4]
  for(;;)
  {
    uint16_t ch3 = g_adc_raw[0];
 80013c8:	4b0f      	ldr	r3, [pc, #60]	@ (8001408 <StartADCReadTask+0x48>)
 80013ca:	881b      	ldrh	r3, [r3, #0]
 80013cc:	83fb      	strh	r3, [r7, #30]
    uint16_t ch4 = g_adc_raw[1];
 80013ce:	4b0e      	ldr	r3, [pc, #56]	@ (8001408 <StartADCReadTask+0x48>)
 80013d0:	885b      	ldrh	r3, [r3, #2]
 80013d2:	83bb      	strh	r3, [r7, #28]
    uint16_t ch5 = g_adc_raw[2];
 80013d4:	4b0c      	ldr	r3, [pc, #48]	@ (8001408 <StartADCReadTask+0x48>)
 80013d6:	889b      	ldrh	r3, [r3, #4]
 80013d8:	837b      	strh	r3, [r7, #26]

    float inc = map_pot_to_angle(ch3);
 80013da:	8bfb      	ldrh	r3, [r7, #30]
 80013dc:	4618      	mov	r0, r3
 80013de:	f7ff faab 	bl	8000938 <map_pot_to_angle>
 80013e2:	ed87 0a05 	vstr	s0, [r7, #20]
    float hei = map_pot_to_angle(ch4);
 80013e6:	8bbb      	ldrh	r3, [r7, #28]
 80013e8:	4618      	mov	r0, r3
 80013ea:	f7ff faa5 	bl	8000938 <map_pot_to_angle>
 80013ee:	ed87 0a04 	vstr	s0, [r7, #16]
    float dis = map_pot_to_angle(ch5);
 80013f2:	8b7b      	ldrh	r3, [r7, #26]
 80013f4:	4618      	mov	r0, r3
 80013f6:	f7ff fa9f 	bl	8000938 <map_pot_to_angle>
 80013fa:	ed87 0a03 	vstr	s0, [r7, #12]
    osMutexAcquire(Angles_MutexHandle, osWaitForever);
    angle_f_INC = inc; angle_f_HEI = hei; angle_f_DIS = dis;
    osMutexRelease(Angles_MutexHandle);
    */

    osDelay(10);
 80013fe:	200a      	movs	r0, #10
 8001400:	f005 fd3c 	bl	8006e7c <osDelay>
  {
 8001404:	bf00      	nop
 8001406:	e7df      	b.n	80013c8 <StartADCReadTask+0x8>
 8001408:	2000029c 	.word	0x2000029c

0800140c <StartSendAliveTask>:
  }
}

void StartSendAliveTask(void *argument)
{
 800140c:	b580      	push	{r7, lr}
 800140e:	b086      	sub	sp, #24
 8001410:	af00      	add	r7, sp, #0
 8001412:	6078      	str	r0, [r7, #4]
  uint16_t alive_ctr = 0 ;
 8001414:	2300      	movs	r3, #0
 8001416:	82fb      	strh	r3, [r7, #22]

  for(;;)
  {
    /* Compose message */
    message_t m;
    m.timestamp = (uint16_t)(HAL_GetTick() & 0xFFFFu);  // wrap every ~65s
 8001418:	f001 f896 	bl	8002548 <HAL_GetTick>
 800141c:	4603      	mov	r3, r0
 800141e:	b29b      	uxth	r3, r3
 8001420:	81bb      	strh	r3, [r7, #12]
    m.counter   = alive_ctr++;
 8001422:	8afb      	ldrh	r3, [r7, #22]
 8001424:	1c5a      	adds	r2, r3, #1
 8001426:	82fa      	strh	r2, [r7, #22]
 8001428:	81fb      	strh	r3, [r7, #14]

    /* Pack message into bytes (little-endian) */
    tx[0] = (uint8_t)(m.timestamp & 0xFFu);
 800142a:	89bb      	ldrh	r3, [r7, #12]
 800142c:	b2db      	uxtb	r3, r3
 800142e:	743b      	strb	r3, [r7, #16]
    tx[1] = (uint8_t)((m.timestamp >> 8) & 0xFFu);
 8001430:	89bb      	ldrh	r3, [r7, #12]
 8001432:	0a1b      	lsrs	r3, r3, #8
 8001434:	b29b      	uxth	r3, r3
 8001436:	b2db      	uxtb	r3, r3
 8001438:	747b      	strb	r3, [r7, #17]
    tx[2] = (uint8_t)(m.counter & 0xFFu);
 800143a:	89fb      	ldrh	r3, [r7, #14]
 800143c:	b2db      	uxtb	r3, r3
 800143e:	74bb      	strb	r3, [r7, #18]
    tx[3] = (uint8_t)((m.counter >> 8) & 0xFFu);
 8001440:	89fb      	ldrh	r3, [r7, #14]
 8001442:	0a1b      	lsrs	r3, r3, #8
 8001444:	b29b      	uxth	r3, r3
 8001446:	b2db      	uxtb	r3, r3
 8001448:	74fb      	strb	r3, [r7, #19]

    /* Enqueue best-effort on LOW queue */
    (void)I2C_PostLowBestEffort(tx, (uint16_t)sizeof(tx), I2C_SLAVE_ADDR, I2C_MSG_HEARTBEAT);
 800144a:	f107 0010 	add.w	r0, r7, #16
 800144e:	2302      	movs	r3, #2
 8001450:	2228      	movs	r2, #40	@ 0x28
 8001452:	2104      	movs	r1, #4
 8001454:	f7ff fb00 	bl	8000a58 <I2C_PostLowBestEffort>

    if (g_mode == AUTO_MODE) {
 8001458:	4b08      	ldr	r3, [pc, #32]	@ (800147c <StartSendAliveTask+0x70>)
 800145a:	781b      	ldrb	r3, [r3, #0]
 800145c:	b2db      	uxtb	r3, r3
 800145e:	2b00      	cmp	r3, #0
 8001460:	d103      	bne.n	800146a <StartSendAliveTask+0x5e>
      I2C_SendTextLN("Now Auto-Mode");
 8001462:	4807      	ldr	r0, [pc, #28]	@ (8001480 <StartSendAliveTask+0x74>)
 8001464:	f7ff fb3e 	bl	8000ae4 <I2C_SendTextLN>
 8001468:	e002      	b.n	8001470 <StartSendAliveTask+0x64>
    } else {
      I2C_SendTextLN("Now Manual-Mode");
 800146a:	4806      	ldr	r0, [pc, #24]	@ (8001484 <StartSendAliveTask+0x78>)
 800146c:	f7ff fb3a 	bl	8000ae4 <I2C_SendTextLN>
    }

    osDelay(2000);
 8001470:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8001474:	f005 fd02 	bl	8006e7c <osDelay>
  {
 8001478:	e7ce      	b.n	8001418 <StartSendAliveTask+0xc>
 800147a:	bf00      	nop
 800147c:	20000000 	.word	0x20000000
 8001480:	0800bce8 	.word	0x0800bce8
 8001484:	0800bcf8 	.word	0x0800bcf8

08001488 <StartSpiReadTask>:
  }
}

void StartSpiReadTask(void *argument)
{
 8001488:	b580      	push	{r7, lr}
 800148a:	b086      	sub	sp, #24
 800148c:	af00      	add	r7, sp, #0
 800148e:	6078      	str	r0, [r7, #4]
  uint8_t rx[3];
  for(;;)
  {
    osMutexAcquire(SPI_MutexHandle, osWaitForever);
 8001490:	4b44      	ldr	r3, [pc, #272]	@ (80015a4 <StartSpiReadTask+0x11c>)
 8001492:	681b      	ldr	r3, [r3, #0]
 8001494:	f04f 31ff 	mov.w	r1, #4294967295
 8001498:	4618      	mov	r0, r3
 800149a:	f005 fec8 	bl	800722e <osMutexAcquire>

    /* FIX: Manual CS low-high around transaction */
    HAL_GPIO_WritePin(SPI_CS_GPIO_Port, SPI_CS_Pin, GPIO_PIN_RESET);
 800149e:	2200      	movs	r2, #0
 80014a0:	2110      	movs	r1, #16
 80014a2:	4841      	ldr	r0, [pc, #260]	@ (80015a8 <StartSpiReadTask+0x120>)
 80014a4:	f002 fa40 	bl	8003928 <HAL_GPIO_WritePin>
    HAL_StatusTypeDef st = HAL_SPI_Receive(&hspi1, rx, 3, 10);
 80014a8:	f107 0114 	add.w	r1, r7, #20
 80014ac:	230a      	movs	r3, #10
 80014ae:	2203      	movs	r2, #3
 80014b0:	483e      	ldr	r0, [pc, #248]	@ (80015ac <StartSpiReadTask+0x124>)
 80014b2:	f003 fd62 	bl	8004f7a <HAL_SPI_Receive>
 80014b6:	4603      	mov	r3, r0
 80014b8:	75fb      	strb	r3, [r7, #23]
    /* Wait for bus idle before releasing CS */
    while (__HAL_SPI_GET_FLAG(&hspi1, SPI_FLAG_BSY)) { /* spin ~few cycles */ }
 80014ba:	bf00      	nop
 80014bc:	4b3b      	ldr	r3, [pc, #236]	@ (80015ac <StartSpiReadTask+0x124>)
 80014be:	681b      	ldr	r3, [r3, #0]
 80014c0:	689b      	ldr	r3, [r3, #8]
 80014c2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80014c6:	2b80      	cmp	r3, #128	@ 0x80
 80014c8:	d0f8      	beq.n	80014bc <StartSpiReadTask+0x34>
    HAL_GPIO_WritePin(SPI_CS_GPIO_Port, SPI_CS_Pin, GPIO_PIN_SET);
 80014ca:	2201      	movs	r2, #1
 80014cc:	2110      	movs	r1, #16
 80014ce:	4836      	ldr	r0, [pc, #216]	@ (80015a8 <StartSpiReadTask+0x120>)
 80014d0:	f002 fa2a 	bl	8003928 <HAL_GPIO_WritePin>

    osMutexRelease(SPI_MutexHandle);
 80014d4:	4b33      	ldr	r3, [pc, #204]	@ (80015a4 <StartSpiReadTask+0x11c>)
 80014d6:	681b      	ldr	r3, [r3, #0]
 80014d8:	4618      	mov	r0, r3
 80014da:	f005 fef3 	bl	80072c4 <osMutexRelease>

    if (st == HAL_OK)
 80014de:	7dfb      	ldrb	r3, [r7, #23]
 80014e0:	2b00      	cmp	r3, #0
 80014e2:	d15b      	bne.n	800159c <StartSpiReadTask+0x114>
    {
      AutoCmd_t cmd;
      cmd.inc_deg = BYTE_TO_DEG(rx[0]);  /* incline */
 80014e4:	7d3b      	ldrb	r3, [r7, #20]
 80014e6:	ee07 3a90 	vmov	s15, r3
 80014ea:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80014ee:	edc7 7a02 	vstr	s15, [r7, #8]
      cmd.hei_deg = BYTE_TO_DEG(rx[1]);  /* height  */
 80014f2:	7d7b      	ldrb	r3, [r7, #21]
 80014f4:	ee07 3a90 	vmov	s15, r3
 80014f8:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80014fc:	edc7 7a03 	vstr	s15, [r7, #12]
      cmd.dis_deg = BYTE_TO_DEG(rx[2]);  /* distance*/
 8001500:	7dbb      	ldrb	r3, [r7, #22]
 8001502:	ee07 3a90 	vmov	s15, r3
 8001506:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800150a:	edc7 7a04 	vstr	s15, [r7, #16]

      if (cmd.inc_deg < 0.f) cmd.inc_deg = 0.f; if (cmd.inc_deg > 180.f) cmd.inc_deg = 180.f;
 800150e:	edd7 7a02 	vldr	s15, [r7, #8]
 8001512:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001516:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800151a:	d502      	bpl.n	8001522 <StartSpiReadTask+0x9a>
 800151c:	f04f 0300 	mov.w	r3, #0
 8001520:	60bb      	str	r3, [r7, #8]
 8001522:	edd7 7a02 	vldr	s15, [r7, #8]
 8001526:	ed9f 7a22 	vldr	s14, [pc, #136]	@ 80015b0 <StartSpiReadTask+0x128>
 800152a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800152e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001532:	dd01      	ble.n	8001538 <StartSpiReadTask+0xb0>
 8001534:	4b1f      	ldr	r3, [pc, #124]	@ (80015b4 <StartSpiReadTask+0x12c>)
 8001536:	60bb      	str	r3, [r7, #8]
      if (cmd.hei_deg < 0.f) cmd.hei_deg = 0.f; if (cmd.hei_deg > 180.f) cmd.hei_deg = 180.f;
 8001538:	edd7 7a03 	vldr	s15, [r7, #12]
 800153c:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001540:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001544:	d502      	bpl.n	800154c <StartSpiReadTask+0xc4>
 8001546:	f04f 0300 	mov.w	r3, #0
 800154a:	60fb      	str	r3, [r7, #12]
 800154c:	edd7 7a03 	vldr	s15, [r7, #12]
 8001550:	ed9f 7a17 	vldr	s14, [pc, #92]	@ 80015b0 <StartSpiReadTask+0x128>
 8001554:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001558:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800155c:	dd01      	ble.n	8001562 <StartSpiReadTask+0xda>
 800155e:	4b15      	ldr	r3, [pc, #84]	@ (80015b4 <StartSpiReadTask+0x12c>)
 8001560:	60fb      	str	r3, [r7, #12]
      if (cmd.dis_deg < 0.f) cmd.dis_deg = 0.f; if (cmd.dis_deg > 180.f) cmd.dis_deg = 180.f;
 8001562:	edd7 7a04 	vldr	s15, [r7, #16]
 8001566:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800156a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800156e:	d502      	bpl.n	8001576 <StartSpiReadTask+0xee>
 8001570:	f04f 0300 	mov.w	r3, #0
 8001574:	613b      	str	r3, [r7, #16]
 8001576:	edd7 7a04 	vldr	s15, [r7, #16]
 800157a:	ed9f 7a0d 	vldr	s14, [pc, #52]	@ 80015b0 <StartSpiReadTask+0x128>
 800157e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001582:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001586:	dd01      	ble.n	800158c <StartSpiReadTask+0x104>
 8001588:	4b0a      	ldr	r3, [pc, #40]	@ (80015b4 <StartSpiReadTask+0x12c>)
 800158a:	613b      	str	r3, [r7, #16]

      (void)osMessageQueuePut(qAutoCmd, &cmd, 0, 0);
 800158c:	4b0a      	ldr	r3, [pc, #40]	@ (80015b8 <StartSpiReadTask+0x130>)
 800158e:	6818      	ldr	r0, [r3, #0]
 8001590:	f107 0108 	add.w	r1, r7, #8
 8001594:	2300      	movs	r3, #0
 8001596:	2200      	movs	r2, #0
 8001598:	f006 f864 	bl	8007664 <osMessageQueuePut>
    }

    osDelay(10); /* 100 Hz polling */
 800159c:	200a      	movs	r0, #10
 800159e:	f005 fc6d 	bl	8006e7c <osDelay>
  {
 80015a2:	e775      	b.n	8001490 <StartSpiReadTask+0x8>
 80015a4:	200002b4 	.word	0x200002b4
 80015a8:	40020400 	.word	0x40020400
 80015ac:	20000188 	.word	0x20000188
 80015b0:	43340000 	.word	0x43340000
 80015b4:	43340000 	.word	0x43340000
 80015b8:	200002ac 	.word	0x200002ac

080015bc <StartManualModeTask>:
  }
}

void StartManualModeTask(void *argument)
{
 80015bc:	b580      	push	{r7, lr}
 80015be:	b090      	sub	sp, #64	@ 0x40
 80015c0:	af00      	add	r7, sp, #0
 80015c2:	6078      	str	r0, [r7, #4]
  static uint8_t announced = 0;

  for (;;)
  {
    /* Wait until MANUAL is active, but DO NOT clear the flag */
    uint32_t flags = osEventFlagsGet(evModeFlags);
 80015c4:	4bb1      	ldr	r3, [pc, #708]	@ (800188c <StartManualModeTask+0x2d0>)
 80015c6:	681b      	ldr	r3, [r3, #0]
 80015c8:	4618      	mov	r0, r3
 80015ca:	f005 fd24 	bl	8007016 <osEventFlagsGet>
 80015ce:	63f8      	str	r0, [r7, #60]	@ 0x3c
    if ((flags & EVT_ACTIVE_MANUAL) == 0) {
 80015d0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80015d2:	f003 0310 	and.w	r3, r3, #16
 80015d6:	2b00      	cmp	r3, #0
 80015d8:	d10a      	bne.n	80015f0 <StartManualModeTask+0x34>
      announced = 0; /* next entry will announce again */
 80015da:	4bad      	ldr	r3, [pc, #692]	@ (8001890 <StartManualModeTask+0x2d4>)
 80015dc:	2200      	movs	r2, #0
 80015de:	701a      	strb	r2, [r3, #0]
      osEventFlagsWait(evModeFlags, EVT_ACTIVE_MANUAL,
 80015e0:	4baa      	ldr	r3, [pc, #680]	@ (800188c <StartManualModeTask+0x2d0>)
 80015e2:	6818      	ldr	r0, [r3, #0]
 80015e4:	f04f 33ff 	mov.w	r3, #4294967295
 80015e8:	2202      	movs	r2, #2
 80015ea:	2110      	movs	r1, #16
 80015ec:	f005 fd34 	bl	8007058 <osEventFlagsWait>
                       osFlagsWaitAny | osFlagsNoClear, osWaitForever);
    }

    /* Announce once per entry into MANUAL (non-blocking if token busy) */
    if (!announced) {
 80015f0:	4ba7      	ldr	r3, [pc, #668]	@ (8001890 <StartManualModeTask+0x2d4>)
 80015f2:	781b      	ldrb	r3, [r3, #0]
 80015f4:	2b00      	cmp	r3, #0
 80015f6:	d113      	bne.n	8001620 <StartManualModeTask+0x64>
      if (osSemaphoreAcquire(BinarySemHandle, 0) == osOK) {
 80015f8:	4ba6      	ldr	r3, [pc, #664]	@ (8001894 <StartManualModeTask+0x2d8>)
 80015fa:	681b      	ldr	r3, [r3, #0]
 80015fc:	2100      	movs	r1, #0
 80015fe:	4618      	mov	r0, r3
 8001600:	f005 ff26 	bl	8007450 <osSemaphoreAcquire>
 8001604:	4603      	mov	r3, r0
 8001606:	2b00      	cmp	r3, #0
 8001608:	d107      	bne.n	800161a <StartManualModeTask+0x5e>
        I2C_SendTextLN("Switched to Manual mode");
 800160a:	48a3      	ldr	r0, [pc, #652]	@ (8001898 <StartManualModeTask+0x2dc>)
 800160c:	f7ff fa6a 	bl	8000ae4 <I2C_SendTextLN>
        osSemaphoreRelease(BinarySemHandle);
 8001610:	4ba0      	ldr	r3, [pc, #640]	@ (8001894 <StartManualModeTask+0x2d8>)
 8001612:	681b      	ldr	r3, [r3, #0]
 8001614:	4618      	mov	r0, r3
 8001616:	f005 ff6d 	bl	80074f4 <osSemaphoreRelease>
      }
      announced = 1;
 800161a:	4b9d      	ldr	r3, [pc, #628]	@ (8001890 <StartManualModeTask+0x2d4>)
 800161c:	2201      	movs	r2, #1
 800161e:	701a      	strb	r2, [r3, #0]
    }

    /* -------- INCLINE (TIM2 CH1) : PB5 inc / PA8 dec -------- */
    if (HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_5) == GPIO_PIN_RESET) /* increase */
 8001620:	2120      	movs	r1, #32
 8001622:	489e      	ldr	r0, [pc, #632]	@ (800189c <StartManualModeTask+0x2e0>)
 8001624:	f002 f968 	bl	80038f8 <HAL_GPIO_ReadPin>
 8001628:	4603      	mov	r3, r0
 800162a:	2b00      	cmp	r3, #0
 800162c:	d16c      	bne.n	8001708 <StartManualModeTask+0x14c>
    {
      osDelay(20); /* debounce */
 800162e:	2014      	movs	r0, #20
 8001630:	f005 fc24 	bl	8006e7c <osDelay>
      osMutexAcquire(Angles_MutexHandle, osWaitForever);
 8001634:	4b9a      	ldr	r3, [pc, #616]	@ (80018a0 <StartManualModeTask+0x2e4>)
 8001636:	681b      	ldr	r3, [r3, #0]
 8001638:	f04f 31ff 	mov.w	r1, #4294967295
 800163c:	4618      	mov	r0, r3
 800163e:	f005 fdf6 	bl	800722e <osMutexAcquire>
      angle_f_INC += 5.0f;
 8001642:	4b98      	ldr	r3, [pc, #608]	@ (80018a4 <StartManualModeTask+0x2e8>)
 8001644:	edd3 7a00 	vldr	s15, [r3]
 8001648:	eeb1 7a04 	vmov.f32	s14, #20	@ 0x40a00000  5.0
 800164c:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001650:	4b94      	ldr	r3, [pc, #592]	@ (80018a4 <StartManualModeTask+0x2e8>)
 8001652:	edc3 7a00 	vstr	s15, [r3]
      Servo_SetAngle(&htim2, TIM_CHANNEL_1, angle_f_INC);
 8001656:	4b93      	ldr	r3, [pc, #588]	@ (80018a4 <StartManualModeTask+0x2e8>)
 8001658:	edd3 7a00 	vldr	s15, [r3]
 800165c:	eeb0 0a67 	vmov.f32	s0, s15
 8001660:	2100      	movs	r1, #0
 8001662:	4891      	ldr	r0, [pc, #580]	@ (80018a8 <StartManualModeTask+0x2ec>)
 8001664:	f7fe ff8c 	bl	8000580 <Servo_SetAngle>
      osMutexRelease(Angles_MutexHandle);
 8001668:	4b8d      	ldr	r3, [pc, #564]	@ (80018a0 <StartManualModeTask+0x2e4>)
 800166a:	681b      	ldr	r3, [r3, #0]
 800166c:	4618      	mov	r0, r3
 800166e:	f005 fe29 	bl	80072c4 <osMutexRelease>

      if (osSemaphoreAcquire(BinarySemHandle, 0) == osOK) {
 8001672:	4b88      	ldr	r3, [pc, #544]	@ (8001894 <StartManualModeTask+0x2d8>)
 8001674:	681b      	ldr	r3, [r3, #0]
 8001676:	2100      	movs	r1, #0
 8001678:	4618      	mov	r0, r3
 800167a:	f005 fee9 	bl	8007450 <osSemaphoreAcquire>
 800167e:	4603      	mov	r3, r0
 8001680:	2b00      	cmp	r3, #0
 8001682:	d139      	bne.n	80016f8 <StartManualModeTask+0x13c>
        snprintf(msg, sizeof(msg), "incline increased to %d", (int)angle_f_INC);
 8001684:	4b87      	ldr	r3, [pc, #540]	@ (80018a4 <StartManualModeTask+0x2e8>)
 8001686:	edd3 7a00 	vldr	s15, [r3]
 800168a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800168e:	f107 000c 	add.w	r0, r7, #12
 8001692:	ee17 3a90 	vmov	r3, s15
 8001696:	4a85      	ldr	r2, [pc, #532]	@ (80018ac <StartManualModeTask+0x2f0>)
 8001698:	2130      	movs	r1, #48	@ 0x30
 800169a:	f009 fd9d 	bl	800b1d8 <sniprintf>
        I2C_SendTextLN(msg);
 800169e:	f107 030c 	add.w	r3, r7, #12
 80016a2:	4618      	mov	r0, r3
 80016a4:	f7ff fa1e 	bl	8000ae4 <I2C_SendTextLN>
        osSemaphoreRelease(BinarySemHandle);
 80016a8:	4b7a      	ldr	r3, [pc, #488]	@ (8001894 <StartManualModeTask+0x2d8>)
 80016aa:	681b      	ldr	r3, [r3, #0]
 80016ac:	4618      	mov	r0, r3
 80016ae:	f005 ff21 	bl	80074f4 <osSemaphoreRelease>
      }

      while (HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_5) == GPIO_PIN_RESET) {
 80016b2:	e021      	b.n	80016f8 <StartManualModeTask+0x13c>
        osDelay(20);
 80016b4:	2014      	movs	r0, #20
 80016b6:	f005 fbe1 	bl	8006e7c <osDelay>
        osMutexAcquire(Angles_MutexHandle, osWaitForever);
 80016ba:	4b79      	ldr	r3, [pc, #484]	@ (80018a0 <StartManualModeTask+0x2e4>)
 80016bc:	681b      	ldr	r3, [r3, #0]
 80016be:	f04f 31ff 	mov.w	r1, #4294967295
 80016c2:	4618      	mov	r0, r3
 80016c4:	f005 fdb3 	bl	800722e <osMutexAcquire>
        angle_f_INC += 5.0f;
 80016c8:	4b76      	ldr	r3, [pc, #472]	@ (80018a4 <StartManualModeTask+0x2e8>)
 80016ca:	edd3 7a00 	vldr	s15, [r3]
 80016ce:	eeb1 7a04 	vmov.f32	s14, #20	@ 0x40a00000  5.0
 80016d2:	ee77 7a87 	vadd.f32	s15, s15, s14
 80016d6:	4b73      	ldr	r3, [pc, #460]	@ (80018a4 <StartManualModeTask+0x2e8>)
 80016d8:	edc3 7a00 	vstr	s15, [r3]
        Servo_SetAngle(&htim2, TIM_CHANNEL_1, angle_f_INC);
 80016dc:	4b71      	ldr	r3, [pc, #452]	@ (80018a4 <StartManualModeTask+0x2e8>)
 80016de:	edd3 7a00 	vldr	s15, [r3]
 80016e2:	eeb0 0a67 	vmov.f32	s0, s15
 80016e6:	2100      	movs	r1, #0
 80016e8:	486f      	ldr	r0, [pc, #444]	@ (80018a8 <StartManualModeTask+0x2ec>)
 80016ea:	f7fe ff49 	bl	8000580 <Servo_SetAngle>
        osMutexRelease(Angles_MutexHandle);
 80016ee:	4b6c      	ldr	r3, [pc, #432]	@ (80018a0 <StartManualModeTask+0x2e4>)
 80016f0:	681b      	ldr	r3, [r3, #0]
 80016f2:	4618      	mov	r0, r3
 80016f4:	f005 fde6 	bl	80072c4 <osMutexRelease>
      while (HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_5) == GPIO_PIN_RESET) {
 80016f8:	2120      	movs	r1, #32
 80016fa:	4868      	ldr	r0, [pc, #416]	@ (800189c <StartManualModeTask+0x2e0>)
 80016fc:	f002 f8fc 	bl	80038f8 <HAL_GPIO_ReadPin>
 8001700:	4603      	mov	r3, r0
 8001702:	2b00      	cmp	r3, #0
 8001704:	d0d6      	beq.n	80016b4 <StartManualModeTask+0xf8>
 8001706:	e267      	b.n	8001bd8 <StartManualModeTask+0x61c>
      }
    }
    else if (HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_8) == GPIO_PIN_RESET) /* decrease */
 8001708:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800170c:	4868      	ldr	r0, [pc, #416]	@ (80018b0 <StartManualModeTask+0x2f4>)
 800170e:	f002 f8f3 	bl	80038f8 <HAL_GPIO_ReadPin>
 8001712:	4603      	mov	r3, r0
 8001714:	2b00      	cmp	r3, #0
 8001716:	d16d      	bne.n	80017f4 <StartManualModeTask+0x238>
    {
      osDelay(20);
 8001718:	2014      	movs	r0, #20
 800171a:	f005 fbaf 	bl	8006e7c <osDelay>
      osMutexAcquire(Angles_MutexHandle, osWaitForever);
 800171e:	4b60      	ldr	r3, [pc, #384]	@ (80018a0 <StartManualModeTask+0x2e4>)
 8001720:	681b      	ldr	r3, [r3, #0]
 8001722:	f04f 31ff 	mov.w	r1, #4294967295
 8001726:	4618      	mov	r0, r3
 8001728:	f005 fd81 	bl	800722e <osMutexAcquire>
      angle_f_INC -= 5.0f;
 800172c:	4b5d      	ldr	r3, [pc, #372]	@ (80018a4 <StartManualModeTask+0x2e8>)
 800172e:	edd3 7a00 	vldr	s15, [r3]
 8001732:	eeb1 7a04 	vmov.f32	s14, #20	@ 0x40a00000  5.0
 8001736:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800173a:	4b5a      	ldr	r3, [pc, #360]	@ (80018a4 <StartManualModeTask+0x2e8>)
 800173c:	edc3 7a00 	vstr	s15, [r3]
      Servo_SetAngle(&htim2, TIM_CHANNEL_1, angle_f_INC);
 8001740:	4b58      	ldr	r3, [pc, #352]	@ (80018a4 <StartManualModeTask+0x2e8>)
 8001742:	edd3 7a00 	vldr	s15, [r3]
 8001746:	eeb0 0a67 	vmov.f32	s0, s15
 800174a:	2100      	movs	r1, #0
 800174c:	4856      	ldr	r0, [pc, #344]	@ (80018a8 <StartManualModeTask+0x2ec>)
 800174e:	f7fe ff17 	bl	8000580 <Servo_SetAngle>
      osMutexRelease(Angles_MutexHandle);
 8001752:	4b53      	ldr	r3, [pc, #332]	@ (80018a0 <StartManualModeTask+0x2e4>)
 8001754:	681b      	ldr	r3, [r3, #0]
 8001756:	4618      	mov	r0, r3
 8001758:	f005 fdb4 	bl	80072c4 <osMutexRelease>

      if (osSemaphoreAcquire(BinarySemHandle, 0) == osOK) {
 800175c:	4b4d      	ldr	r3, [pc, #308]	@ (8001894 <StartManualModeTask+0x2d8>)
 800175e:	681b      	ldr	r3, [r3, #0]
 8001760:	2100      	movs	r1, #0
 8001762:	4618      	mov	r0, r3
 8001764:	f005 fe74 	bl	8007450 <osSemaphoreAcquire>
 8001768:	4603      	mov	r3, r0
 800176a:	2b00      	cmp	r3, #0
 800176c:	d139      	bne.n	80017e2 <StartManualModeTask+0x226>
        snprintf(msg, sizeof(msg), "incline decreased to %d", (int)angle_f_INC);
 800176e:	4b4d      	ldr	r3, [pc, #308]	@ (80018a4 <StartManualModeTask+0x2e8>)
 8001770:	edd3 7a00 	vldr	s15, [r3]
 8001774:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001778:	f107 000c 	add.w	r0, r7, #12
 800177c:	ee17 3a90 	vmov	r3, s15
 8001780:	4a4c      	ldr	r2, [pc, #304]	@ (80018b4 <StartManualModeTask+0x2f8>)
 8001782:	2130      	movs	r1, #48	@ 0x30
 8001784:	f009 fd28 	bl	800b1d8 <sniprintf>
        I2C_SendTextLN(msg);
 8001788:	f107 030c 	add.w	r3, r7, #12
 800178c:	4618      	mov	r0, r3
 800178e:	f7ff f9a9 	bl	8000ae4 <I2C_SendTextLN>
        osSemaphoreRelease(BinarySemHandle);
 8001792:	4b40      	ldr	r3, [pc, #256]	@ (8001894 <StartManualModeTask+0x2d8>)
 8001794:	681b      	ldr	r3, [r3, #0]
 8001796:	4618      	mov	r0, r3
 8001798:	f005 feac 	bl	80074f4 <osSemaphoreRelease>
      }

      while (HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_8) == GPIO_PIN_RESET) {
 800179c:	e021      	b.n	80017e2 <StartManualModeTask+0x226>
        osDelay(20);
 800179e:	2014      	movs	r0, #20
 80017a0:	f005 fb6c 	bl	8006e7c <osDelay>
        osMutexAcquire(Angles_MutexHandle, osWaitForever);
 80017a4:	4b3e      	ldr	r3, [pc, #248]	@ (80018a0 <StartManualModeTask+0x2e4>)
 80017a6:	681b      	ldr	r3, [r3, #0]
 80017a8:	f04f 31ff 	mov.w	r1, #4294967295
 80017ac:	4618      	mov	r0, r3
 80017ae:	f005 fd3e 	bl	800722e <osMutexAcquire>
        angle_f_INC -= 5.0f;
 80017b2:	4b3c      	ldr	r3, [pc, #240]	@ (80018a4 <StartManualModeTask+0x2e8>)
 80017b4:	edd3 7a00 	vldr	s15, [r3]
 80017b8:	eeb1 7a04 	vmov.f32	s14, #20	@ 0x40a00000  5.0
 80017bc:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80017c0:	4b38      	ldr	r3, [pc, #224]	@ (80018a4 <StartManualModeTask+0x2e8>)
 80017c2:	edc3 7a00 	vstr	s15, [r3]
        Servo_SetAngle(&htim2, TIM_CHANNEL_1, angle_f_INC);
 80017c6:	4b37      	ldr	r3, [pc, #220]	@ (80018a4 <StartManualModeTask+0x2e8>)
 80017c8:	edd3 7a00 	vldr	s15, [r3]
 80017cc:	eeb0 0a67 	vmov.f32	s0, s15
 80017d0:	2100      	movs	r1, #0
 80017d2:	4835      	ldr	r0, [pc, #212]	@ (80018a8 <StartManualModeTask+0x2ec>)
 80017d4:	f7fe fed4 	bl	8000580 <Servo_SetAngle>
        osMutexRelease(Angles_MutexHandle);
 80017d8:	4b31      	ldr	r3, [pc, #196]	@ (80018a0 <StartManualModeTask+0x2e4>)
 80017da:	681b      	ldr	r3, [r3, #0]
 80017dc:	4618      	mov	r0, r3
 80017de:	f005 fd71 	bl	80072c4 <osMutexRelease>
      while (HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_8) == GPIO_PIN_RESET) {
 80017e2:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80017e6:	4832      	ldr	r0, [pc, #200]	@ (80018b0 <StartManualModeTask+0x2f4>)
 80017e8:	f002 f886 	bl	80038f8 <HAL_GPIO_ReadPin>
 80017ec:	4603      	mov	r3, r0
 80017ee:	2b00      	cmp	r3, #0
 80017f0:	d0d5      	beq.n	800179e <StartManualModeTask+0x1e2>
 80017f2:	e1f1      	b.n	8001bd8 <StartManualModeTask+0x61c>
      }
    }
    /* -------- HEIGHT (TIM2 CH2) : PB13 inc / PB12 dec -------- */
    else if (HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_13) == GPIO_PIN_RESET) /* increase */
 80017f4:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80017f8:	4828      	ldr	r0, [pc, #160]	@ (800189c <StartManualModeTask+0x2e0>)
 80017fa:	f002 f87d 	bl	80038f8 <HAL_GPIO_ReadPin>
 80017fe:	4603      	mov	r3, r0
 8001800:	2b00      	cmp	r3, #0
 8001802:	f040 8088 	bne.w	8001916 <StartManualModeTask+0x35a>
    {
      osDelay(20);
 8001806:	2014      	movs	r0, #20
 8001808:	f005 fb38 	bl	8006e7c <osDelay>
      osMutexAcquire(Angles_MutexHandle, osWaitForever);
 800180c:	4b24      	ldr	r3, [pc, #144]	@ (80018a0 <StartManualModeTask+0x2e4>)
 800180e:	681b      	ldr	r3, [r3, #0]
 8001810:	f04f 31ff 	mov.w	r1, #4294967295
 8001814:	4618      	mov	r0, r3
 8001816:	f005 fd0a 	bl	800722e <osMutexAcquire>
      angle_f_HEI += 5.0f;
 800181a:	4b27      	ldr	r3, [pc, #156]	@ (80018b8 <StartManualModeTask+0x2fc>)
 800181c:	edd3 7a00 	vldr	s15, [r3]
 8001820:	eeb1 7a04 	vmov.f32	s14, #20	@ 0x40a00000  5.0
 8001824:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001828:	4b23      	ldr	r3, [pc, #140]	@ (80018b8 <StartManualModeTask+0x2fc>)
 800182a:	edc3 7a00 	vstr	s15, [r3]
      Servo_SetHeight(&htim2, TIM_CHANNEL_2, angle_f_HEI);
 800182e:	4b22      	ldr	r3, [pc, #136]	@ (80018b8 <StartManualModeTask+0x2fc>)
 8001830:	edd3 7a00 	vldr	s15, [r3]
 8001834:	eeb0 0a67 	vmov.f32	s0, s15
 8001838:	2104      	movs	r1, #4
 800183a:	481b      	ldr	r0, [pc, #108]	@ (80018a8 <StartManualModeTask+0x2ec>)
 800183c:	f7fe ff0a 	bl	8000654 <Servo_SetHeight>
      osMutexRelease(Angles_MutexHandle);
 8001840:	4b17      	ldr	r3, [pc, #92]	@ (80018a0 <StartManualModeTask+0x2e4>)
 8001842:	681b      	ldr	r3, [r3, #0]
 8001844:	4618      	mov	r0, r3
 8001846:	f005 fd3d 	bl	80072c4 <osMutexRelease>

      if (osSemaphoreAcquire(BinarySemHandle, 0) == osOK) {
 800184a:	4b12      	ldr	r3, [pc, #72]	@ (8001894 <StartManualModeTask+0x2d8>)
 800184c:	681b      	ldr	r3, [r3, #0]
 800184e:	2100      	movs	r1, #0
 8001850:	4618      	mov	r0, r3
 8001852:	f005 fdfd 	bl	8007450 <osSemaphoreAcquire>
 8001856:	4603      	mov	r3, r0
 8001858:	2b00      	cmp	r3, #0
 800185a:	d153      	bne.n	8001904 <StartManualModeTask+0x348>
        snprintf(msg, sizeof(msg), "height increased to %d", (int)angle_f_HEI);
 800185c:	4b16      	ldr	r3, [pc, #88]	@ (80018b8 <StartManualModeTask+0x2fc>)
 800185e:	edd3 7a00 	vldr	s15, [r3]
 8001862:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001866:	f107 000c 	add.w	r0, r7, #12
 800186a:	ee17 3a90 	vmov	r3, s15
 800186e:	4a13      	ldr	r2, [pc, #76]	@ (80018bc <StartManualModeTask+0x300>)
 8001870:	2130      	movs	r1, #48	@ 0x30
 8001872:	f009 fcb1 	bl	800b1d8 <sniprintf>
        I2C_SendTextLN(msg);
 8001876:	f107 030c 	add.w	r3, r7, #12
 800187a:	4618      	mov	r0, r3
 800187c:	f7ff f932 	bl	8000ae4 <I2C_SendTextLN>
        osSemaphoreRelease(BinarySemHandle);
 8001880:	4b04      	ldr	r3, [pc, #16]	@ (8001894 <StartManualModeTask+0x2d8>)
 8001882:	681b      	ldr	r3, [r3, #0]
 8001884:	4618      	mov	r0, r3
 8001886:	f005 fe35 	bl	80074f4 <osSemaphoreRelease>
      }

      while (HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_13) == GPIO_PIN_RESET) {
 800188a:	e03b      	b.n	8001904 <StartManualModeTask+0x348>
 800188c:	200002c0 	.word	0x200002c0
 8001890:	200002c8 	.word	0x200002c8
 8001894:	200002bc 	.word	0x200002bc
 8001898:	0800bd08 	.word	0x0800bd08
 800189c:	40020400 	.word	0x40020400
 80018a0:	200002b8 	.word	0x200002b8
 80018a4:	20000004 	.word	0x20000004
 80018a8:	200001e0 	.word	0x200001e0
 80018ac:	0800bd20 	.word	0x0800bd20
 80018b0:	40020000 	.word	0x40020000
 80018b4:	0800bd38 	.word	0x0800bd38
 80018b8:	20000008 	.word	0x20000008
 80018bc:	0800bd50 	.word	0x0800bd50
        osDelay(20);
 80018c0:	2014      	movs	r0, #20
 80018c2:	f005 fadb 	bl	8006e7c <osDelay>
        osMutexAcquire(Angles_MutexHandle, osWaitForever);
 80018c6:	4bc6      	ldr	r3, [pc, #792]	@ (8001be0 <StartManualModeTask+0x624>)
 80018c8:	681b      	ldr	r3, [r3, #0]
 80018ca:	f04f 31ff 	mov.w	r1, #4294967295
 80018ce:	4618      	mov	r0, r3
 80018d0:	f005 fcad 	bl	800722e <osMutexAcquire>
        angle_f_HEI += 5.0f;
 80018d4:	4bc3      	ldr	r3, [pc, #780]	@ (8001be4 <StartManualModeTask+0x628>)
 80018d6:	edd3 7a00 	vldr	s15, [r3]
 80018da:	eeb1 7a04 	vmov.f32	s14, #20	@ 0x40a00000  5.0
 80018de:	ee77 7a87 	vadd.f32	s15, s15, s14
 80018e2:	4bc0      	ldr	r3, [pc, #768]	@ (8001be4 <StartManualModeTask+0x628>)
 80018e4:	edc3 7a00 	vstr	s15, [r3]
        Servo_SetHeight(&htim2, TIM_CHANNEL_2, angle_f_HEI);
 80018e8:	4bbe      	ldr	r3, [pc, #760]	@ (8001be4 <StartManualModeTask+0x628>)
 80018ea:	edd3 7a00 	vldr	s15, [r3]
 80018ee:	eeb0 0a67 	vmov.f32	s0, s15
 80018f2:	2104      	movs	r1, #4
 80018f4:	48bc      	ldr	r0, [pc, #752]	@ (8001be8 <StartManualModeTask+0x62c>)
 80018f6:	f7fe fead 	bl	8000654 <Servo_SetHeight>
        osMutexRelease(Angles_MutexHandle);
 80018fa:	4bb9      	ldr	r3, [pc, #740]	@ (8001be0 <StartManualModeTask+0x624>)
 80018fc:	681b      	ldr	r3, [r3, #0]
 80018fe:	4618      	mov	r0, r3
 8001900:	f005 fce0 	bl	80072c4 <osMutexRelease>
      while (HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_13) == GPIO_PIN_RESET) {
 8001904:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001908:	48b8      	ldr	r0, [pc, #736]	@ (8001bec <StartManualModeTask+0x630>)
 800190a:	f001 fff5 	bl	80038f8 <HAL_GPIO_ReadPin>
 800190e:	4603      	mov	r3, r0
 8001910:	2b00      	cmp	r3, #0
 8001912:	d0d5      	beq.n	80018c0 <StartManualModeTask+0x304>
 8001914:	e160      	b.n	8001bd8 <StartManualModeTask+0x61c>
      }
    }
    else if (HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_12) == GPIO_PIN_RESET) /* decrease */
 8001916:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800191a:	48b4      	ldr	r0, [pc, #720]	@ (8001bec <StartManualModeTask+0x630>)
 800191c:	f001 ffec 	bl	80038f8 <HAL_GPIO_ReadPin>
 8001920:	4603      	mov	r3, r0
 8001922:	2b00      	cmp	r3, #0
 8001924:	d16d      	bne.n	8001a02 <StartManualModeTask+0x446>
    {
      osDelay(20);
 8001926:	2014      	movs	r0, #20
 8001928:	f005 faa8 	bl	8006e7c <osDelay>
      osMutexAcquire(Angles_MutexHandle, osWaitForever);
 800192c:	4bac      	ldr	r3, [pc, #688]	@ (8001be0 <StartManualModeTask+0x624>)
 800192e:	681b      	ldr	r3, [r3, #0]
 8001930:	f04f 31ff 	mov.w	r1, #4294967295
 8001934:	4618      	mov	r0, r3
 8001936:	f005 fc7a 	bl	800722e <osMutexAcquire>
      angle_f_HEI -= 5.0f;
 800193a:	4baa      	ldr	r3, [pc, #680]	@ (8001be4 <StartManualModeTask+0x628>)
 800193c:	edd3 7a00 	vldr	s15, [r3]
 8001940:	eeb1 7a04 	vmov.f32	s14, #20	@ 0x40a00000  5.0
 8001944:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8001948:	4ba6      	ldr	r3, [pc, #664]	@ (8001be4 <StartManualModeTask+0x628>)
 800194a:	edc3 7a00 	vstr	s15, [r3]
      Servo_SetHeight(&htim2, TIM_CHANNEL_2, angle_f_HEI);
 800194e:	4ba5      	ldr	r3, [pc, #660]	@ (8001be4 <StartManualModeTask+0x628>)
 8001950:	edd3 7a00 	vldr	s15, [r3]
 8001954:	eeb0 0a67 	vmov.f32	s0, s15
 8001958:	2104      	movs	r1, #4
 800195a:	48a3      	ldr	r0, [pc, #652]	@ (8001be8 <StartManualModeTask+0x62c>)
 800195c:	f7fe fe7a 	bl	8000654 <Servo_SetHeight>
      osMutexRelease(Angles_MutexHandle);
 8001960:	4b9f      	ldr	r3, [pc, #636]	@ (8001be0 <StartManualModeTask+0x624>)
 8001962:	681b      	ldr	r3, [r3, #0]
 8001964:	4618      	mov	r0, r3
 8001966:	f005 fcad 	bl	80072c4 <osMutexRelease>

      if (osSemaphoreAcquire(BinarySemHandle, 0) == osOK) {
 800196a:	4ba1      	ldr	r3, [pc, #644]	@ (8001bf0 <StartManualModeTask+0x634>)
 800196c:	681b      	ldr	r3, [r3, #0]
 800196e:	2100      	movs	r1, #0
 8001970:	4618      	mov	r0, r3
 8001972:	f005 fd6d 	bl	8007450 <osSemaphoreAcquire>
 8001976:	4603      	mov	r3, r0
 8001978:	2b00      	cmp	r3, #0
 800197a:	d139      	bne.n	80019f0 <StartManualModeTask+0x434>
        snprintf(msg, sizeof(msg), "height decreased to %d", (int)angle_f_HEI);
 800197c:	4b99      	ldr	r3, [pc, #612]	@ (8001be4 <StartManualModeTask+0x628>)
 800197e:	edd3 7a00 	vldr	s15, [r3]
 8001982:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001986:	f107 000c 	add.w	r0, r7, #12
 800198a:	ee17 3a90 	vmov	r3, s15
 800198e:	4a99      	ldr	r2, [pc, #612]	@ (8001bf4 <StartManualModeTask+0x638>)
 8001990:	2130      	movs	r1, #48	@ 0x30
 8001992:	f009 fc21 	bl	800b1d8 <sniprintf>
        I2C_SendTextLN(msg);
 8001996:	f107 030c 	add.w	r3, r7, #12
 800199a:	4618      	mov	r0, r3
 800199c:	f7ff f8a2 	bl	8000ae4 <I2C_SendTextLN>
        osSemaphoreRelease(BinarySemHandle);
 80019a0:	4b93      	ldr	r3, [pc, #588]	@ (8001bf0 <StartManualModeTask+0x634>)
 80019a2:	681b      	ldr	r3, [r3, #0]
 80019a4:	4618      	mov	r0, r3
 80019a6:	f005 fda5 	bl	80074f4 <osSemaphoreRelease>
      }

      while (HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_12) == GPIO_PIN_RESET) {
 80019aa:	e021      	b.n	80019f0 <StartManualModeTask+0x434>
        osDelay(20);
 80019ac:	2014      	movs	r0, #20
 80019ae:	f005 fa65 	bl	8006e7c <osDelay>
        osMutexAcquire(Angles_MutexHandle, osWaitForever);
 80019b2:	4b8b      	ldr	r3, [pc, #556]	@ (8001be0 <StartManualModeTask+0x624>)
 80019b4:	681b      	ldr	r3, [r3, #0]
 80019b6:	f04f 31ff 	mov.w	r1, #4294967295
 80019ba:	4618      	mov	r0, r3
 80019bc:	f005 fc37 	bl	800722e <osMutexAcquire>
        angle_f_HEI -= 5.0f;
 80019c0:	4b88      	ldr	r3, [pc, #544]	@ (8001be4 <StartManualModeTask+0x628>)
 80019c2:	edd3 7a00 	vldr	s15, [r3]
 80019c6:	eeb1 7a04 	vmov.f32	s14, #20	@ 0x40a00000  5.0
 80019ca:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80019ce:	4b85      	ldr	r3, [pc, #532]	@ (8001be4 <StartManualModeTask+0x628>)
 80019d0:	edc3 7a00 	vstr	s15, [r3]
        Servo_SetHeight(&htim2, TIM_CHANNEL_2, angle_f_HEI);
 80019d4:	4b83      	ldr	r3, [pc, #524]	@ (8001be4 <StartManualModeTask+0x628>)
 80019d6:	edd3 7a00 	vldr	s15, [r3]
 80019da:	eeb0 0a67 	vmov.f32	s0, s15
 80019de:	2104      	movs	r1, #4
 80019e0:	4881      	ldr	r0, [pc, #516]	@ (8001be8 <StartManualModeTask+0x62c>)
 80019e2:	f7fe fe37 	bl	8000654 <Servo_SetHeight>
        osMutexRelease(Angles_MutexHandle);
 80019e6:	4b7e      	ldr	r3, [pc, #504]	@ (8001be0 <StartManualModeTask+0x624>)
 80019e8:	681b      	ldr	r3, [r3, #0]
 80019ea:	4618      	mov	r0, r3
 80019ec:	f005 fc6a 	bl	80072c4 <osMutexRelease>
      while (HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_12) == GPIO_PIN_RESET) {
 80019f0:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80019f4:	487d      	ldr	r0, [pc, #500]	@ (8001bec <StartManualModeTask+0x630>)
 80019f6:	f001 ff7f 	bl	80038f8 <HAL_GPIO_ReadPin>
 80019fa:	4603      	mov	r3, r0
 80019fc:	2b00      	cmp	r3, #0
 80019fe:	d0d5      	beq.n	80019ac <StartManualModeTask+0x3f0>
 8001a00:	e0ea      	b.n	8001bd8 <StartManualModeTask+0x61c>
      }
    }
    /* -------- DISTANCE (TIM2 CH3) : PB15 inc / PB14 dec -------- */
    else if (HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_15) == GPIO_PIN_RESET) /* increase */
 8001a02:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001a06:	4879      	ldr	r0, [pc, #484]	@ (8001bec <StartManualModeTask+0x630>)
 8001a08:	f001 ff76 	bl	80038f8 <HAL_GPIO_ReadPin>
 8001a0c:	4603      	mov	r3, r0
 8001a0e:	2b00      	cmp	r3, #0
 8001a10:	d16d      	bne.n	8001aee <StartManualModeTask+0x532>
    {
      osDelay(20);
 8001a12:	2014      	movs	r0, #20
 8001a14:	f005 fa32 	bl	8006e7c <osDelay>
      osMutexAcquire(Angles_MutexHandle, osWaitForever);
 8001a18:	4b71      	ldr	r3, [pc, #452]	@ (8001be0 <StartManualModeTask+0x624>)
 8001a1a:	681b      	ldr	r3, [r3, #0]
 8001a1c:	f04f 31ff 	mov.w	r1, #4294967295
 8001a20:	4618      	mov	r0, r3
 8001a22:	f005 fc04 	bl	800722e <osMutexAcquire>
      angle_f_DIS += 5.0f;
 8001a26:	4b74      	ldr	r3, [pc, #464]	@ (8001bf8 <StartManualModeTask+0x63c>)
 8001a28:	edd3 7a00 	vldr	s15, [r3]
 8001a2c:	eeb1 7a04 	vmov.f32	s14, #20	@ 0x40a00000  5.0
 8001a30:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001a34:	4b70      	ldr	r3, [pc, #448]	@ (8001bf8 <StartManualModeTask+0x63c>)
 8001a36:	edc3 7a00 	vstr	s15, [r3]
      Servo_SetDistance(&htim2, TIM_CHANNEL_3, angle_f_DIS);
 8001a3a:	4b6f      	ldr	r3, [pc, #444]	@ (8001bf8 <StartManualModeTask+0x63c>)
 8001a3c:	edd3 7a00 	vldr	s15, [r3]
 8001a40:	eeb0 0a67 	vmov.f32	s0, s15
 8001a44:	2108      	movs	r1, #8
 8001a46:	4868      	ldr	r0, [pc, #416]	@ (8001be8 <StartManualModeTask+0x62c>)
 8001a48:	f7fe fe6e 	bl	8000728 <Servo_SetDistance>
      osMutexRelease(Angles_MutexHandle);
 8001a4c:	4b64      	ldr	r3, [pc, #400]	@ (8001be0 <StartManualModeTask+0x624>)
 8001a4e:	681b      	ldr	r3, [r3, #0]
 8001a50:	4618      	mov	r0, r3
 8001a52:	f005 fc37 	bl	80072c4 <osMutexRelease>

      if (osSemaphoreAcquire(BinarySemHandle, 0) == osOK) {
 8001a56:	4b66      	ldr	r3, [pc, #408]	@ (8001bf0 <StartManualModeTask+0x634>)
 8001a58:	681b      	ldr	r3, [r3, #0]
 8001a5a:	2100      	movs	r1, #0
 8001a5c:	4618      	mov	r0, r3
 8001a5e:	f005 fcf7 	bl	8007450 <osSemaphoreAcquire>
 8001a62:	4603      	mov	r3, r0
 8001a64:	2b00      	cmp	r3, #0
 8001a66:	d139      	bne.n	8001adc <StartManualModeTask+0x520>
        snprintf(msg, sizeof(msg), "Slide increased to %d", (int)angle_f_DIS);
 8001a68:	4b63      	ldr	r3, [pc, #396]	@ (8001bf8 <StartManualModeTask+0x63c>)
 8001a6a:	edd3 7a00 	vldr	s15, [r3]
 8001a6e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001a72:	f107 000c 	add.w	r0, r7, #12
 8001a76:	ee17 3a90 	vmov	r3, s15
 8001a7a:	4a60      	ldr	r2, [pc, #384]	@ (8001bfc <StartManualModeTask+0x640>)
 8001a7c:	2130      	movs	r1, #48	@ 0x30
 8001a7e:	f009 fbab 	bl	800b1d8 <sniprintf>
        I2C_SendTextLN(msg);
 8001a82:	f107 030c 	add.w	r3, r7, #12
 8001a86:	4618      	mov	r0, r3
 8001a88:	f7ff f82c 	bl	8000ae4 <I2C_SendTextLN>
        osSemaphoreRelease(BinarySemHandle);
 8001a8c:	4b58      	ldr	r3, [pc, #352]	@ (8001bf0 <StartManualModeTask+0x634>)
 8001a8e:	681b      	ldr	r3, [r3, #0]
 8001a90:	4618      	mov	r0, r3
 8001a92:	f005 fd2f 	bl	80074f4 <osSemaphoreRelease>
      }

      while (HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_15) == GPIO_PIN_RESET) {
 8001a96:	e021      	b.n	8001adc <StartManualModeTask+0x520>
        osDelay(20);
 8001a98:	2014      	movs	r0, #20
 8001a9a:	f005 f9ef 	bl	8006e7c <osDelay>
        osMutexAcquire(Angles_MutexHandle, osWaitForever);
 8001a9e:	4b50      	ldr	r3, [pc, #320]	@ (8001be0 <StartManualModeTask+0x624>)
 8001aa0:	681b      	ldr	r3, [r3, #0]
 8001aa2:	f04f 31ff 	mov.w	r1, #4294967295
 8001aa6:	4618      	mov	r0, r3
 8001aa8:	f005 fbc1 	bl	800722e <osMutexAcquire>
        angle_f_DIS += 5.0f;
 8001aac:	4b52      	ldr	r3, [pc, #328]	@ (8001bf8 <StartManualModeTask+0x63c>)
 8001aae:	edd3 7a00 	vldr	s15, [r3]
 8001ab2:	eeb1 7a04 	vmov.f32	s14, #20	@ 0x40a00000  5.0
 8001ab6:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001aba:	4b4f      	ldr	r3, [pc, #316]	@ (8001bf8 <StartManualModeTask+0x63c>)
 8001abc:	edc3 7a00 	vstr	s15, [r3]
        Servo_SetDistance(&htim2, TIM_CHANNEL_3, angle_f_DIS);
 8001ac0:	4b4d      	ldr	r3, [pc, #308]	@ (8001bf8 <StartManualModeTask+0x63c>)
 8001ac2:	edd3 7a00 	vldr	s15, [r3]
 8001ac6:	eeb0 0a67 	vmov.f32	s0, s15
 8001aca:	2108      	movs	r1, #8
 8001acc:	4846      	ldr	r0, [pc, #280]	@ (8001be8 <StartManualModeTask+0x62c>)
 8001ace:	f7fe fe2b 	bl	8000728 <Servo_SetDistance>
        osMutexRelease(Angles_MutexHandle);
 8001ad2:	4b43      	ldr	r3, [pc, #268]	@ (8001be0 <StartManualModeTask+0x624>)
 8001ad4:	681b      	ldr	r3, [r3, #0]
 8001ad6:	4618      	mov	r0, r3
 8001ad8:	f005 fbf4 	bl	80072c4 <osMutexRelease>
      while (HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_15) == GPIO_PIN_RESET) {
 8001adc:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8001ae0:	4842      	ldr	r0, [pc, #264]	@ (8001bec <StartManualModeTask+0x630>)
 8001ae2:	f001 ff09 	bl	80038f8 <HAL_GPIO_ReadPin>
 8001ae6:	4603      	mov	r3, r0
 8001ae8:	2b00      	cmp	r3, #0
 8001aea:	d0d5      	beq.n	8001a98 <StartManualModeTask+0x4dc>
 8001aec:	e074      	b.n	8001bd8 <StartManualModeTask+0x61c>
      }
    }
    else if (HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_14) == GPIO_PIN_RESET) /* decrease */
 8001aee:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8001af2:	483e      	ldr	r0, [pc, #248]	@ (8001bec <StartManualModeTask+0x630>)
 8001af4:	f001 ff00 	bl	80038f8 <HAL_GPIO_ReadPin>
 8001af8:	4603      	mov	r3, r0
 8001afa:	2b00      	cmp	r3, #0
 8001afc:	d16c      	bne.n	8001bd8 <StartManualModeTask+0x61c>
    {
      osDelay(20);
 8001afe:	2014      	movs	r0, #20
 8001b00:	f005 f9bc 	bl	8006e7c <osDelay>
      osMutexAcquire(Angles_MutexHandle, osWaitForever);
 8001b04:	4b36      	ldr	r3, [pc, #216]	@ (8001be0 <StartManualModeTask+0x624>)
 8001b06:	681b      	ldr	r3, [r3, #0]
 8001b08:	f04f 31ff 	mov.w	r1, #4294967295
 8001b0c:	4618      	mov	r0, r3
 8001b0e:	f005 fb8e 	bl	800722e <osMutexAcquire>
      angle_f_DIS -= 5.0f;
 8001b12:	4b39      	ldr	r3, [pc, #228]	@ (8001bf8 <StartManualModeTask+0x63c>)
 8001b14:	edd3 7a00 	vldr	s15, [r3]
 8001b18:	eeb1 7a04 	vmov.f32	s14, #20	@ 0x40a00000  5.0
 8001b1c:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8001b20:	4b35      	ldr	r3, [pc, #212]	@ (8001bf8 <StartManualModeTask+0x63c>)
 8001b22:	edc3 7a00 	vstr	s15, [r3]
      Servo_SetDistance(&htim2, TIM_CHANNEL_3, angle_f_DIS);
 8001b26:	4b34      	ldr	r3, [pc, #208]	@ (8001bf8 <StartManualModeTask+0x63c>)
 8001b28:	edd3 7a00 	vldr	s15, [r3]
 8001b2c:	eeb0 0a67 	vmov.f32	s0, s15
 8001b30:	2108      	movs	r1, #8
 8001b32:	482d      	ldr	r0, [pc, #180]	@ (8001be8 <StartManualModeTask+0x62c>)
 8001b34:	f7fe fdf8 	bl	8000728 <Servo_SetDistance>
      osMutexRelease(Angles_MutexHandle);
 8001b38:	4b29      	ldr	r3, [pc, #164]	@ (8001be0 <StartManualModeTask+0x624>)
 8001b3a:	681b      	ldr	r3, [r3, #0]
 8001b3c:	4618      	mov	r0, r3
 8001b3e:	f005 fbc1 	bl	80072c4 <osMutexRelease>

      if (osSemaphoreAcquire(BinarySemHandle, 0) == osOK) {
 8001b42:	4b2b      	ldr	r3, [pc, #172]	@ (8001bf0 <StartManualModeTask+0x634>)
 8001b44:	681b      	ldr	r3, [r3, #0]
 8001b46:	2100      	movs	r1, #0
 8001b48:	4618      	mov	r0, r3
 8001b4a:	f005 fc81 	bl	8007450 <osSemaphoreAcquire>
 8001b4e:	4603      	mov	r3, r0
 8001b50:	2b00      	cmp	r3, #0
 8001b52:	d139      	bne.n	8001bc8 <StartManualModeTask+0x60c>
        snprintf(msg, sizeof(msg), "Slide decreased to %d", (int)angle_f_DIS);
 8001b54:	4b28      	ldr	r3, [pc, #160]	@ (8001bf8 <StartManualModeTask+0x63c>)
 8001b56:	edd3 7a00 	vldr	s15, [r3]
 8001b5a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001b5e:	f107 000c 	add.w	r0, r7, #12
 8001b62:	ee17 3a90 	vmov	r3, s15
 8001b66:	4a26      	ldr	r2, [pc, #152]	@ (8001c00 <StartManualModeTask+0x644>)
 8001b68:	2130      	movs	r1, #48	@ 0x30
 8001b6a:	f009 fb35 	bl	800b1d8 <sniprintf>
        I2C_SendTextLN(msg);
 8001b6e:	f107 030c 	add.w	r3, r7, #12
 8001b72:	4618      	mov	r0, r3
 8001b74:	f7fe ffb6 	bl	8000ae4 <I2C_SendTextLN>
        osSemaphoreRelease(BinarySemHandle);
 8001b78:	4b1d      	ldr	r3, [pc, #116]	@ (8001bf0 <StartManualModeTask+0x634>)
 8001b7a:	681b      	ldr	r3, [r3, #0]
 8001b7c:	4618      	mov	r0, r3
 8001b7e:	f005 fcb9 	bl	80074f4 <osSemaphoreRelease>
      }

      while (HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_14) == GPIO_PIN_RESET) {
 8001b82:	e021      	b.n	8001bc8 <StartManualModeTask+0x60c>
        osDelay(20);
 8001b84:	2014      	movs	r0, #20
 8001b86:	f005 f979 	bl	8006e7c <osDelay>
        osMutexAcquire(Angles_MutexHandle, osWaitForever);
 8001b8a:	4b15      	ldr	r3, [pc, #84]	@ (8001be0 <StartManualModeTask+0x624>)
 8001b8c:	681b      	ldr	r3, [r3, #0]
 8001b8e:	f04f 31ff 	mov.w	r1, #4294967295
 8001b92:	4618      	mov	r0, r3
 8001b94:	f005 fb4b 	bl	800722e <osMutexAcquire>
        angle_f_DIS -= 5.0f;
 8001b98:	4b17      	ldr	r3, [pc, #92]	@ (8001bf8 <StartManualModeTask+0x63c>)
 8001b9a:	edd3 7a00 	vldr	s15, [r3]
 8001b9e:	eeb1 7a04 	vmov.f32	s14, #20	@ 0x40a00000  5.0
 8001ba2:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8001ba6:	4b14      	ldr	r3, [pc, #80]	@ (8001bf8 <StartManualModeTask+0x63c>)
 8001ba8:	edc3 7a00 	vstr	s15, [r3]
        Servo_SetDistance(&htim2, TIM_CHANNEL_3, angle_f_DIS);
 8001bac:	4b12      	ldr	r3, [pc, #72]	@ (8001bf8 <StartManualModeTask+0x63c>)
 8001bae:	edd3 7a00 	vldr	s15, [r3]
 8001bb2:	eeb0 0a67 	vmov.f32	s0, s15
 8001bb6:	2108      	movs	r1, #8
 8001bb8:	480b      	ldr	r0, [pc, #44]	@ (8001be8 <StartManualModeTask+0x62c>)
 8001bba:	f7fe fdb5 	bl	8000728 <Servo_SetDistance>
        osMutexRelease(Angles_MutexHandle);
 8001bbe:	4b08      	ldr	r3, [pc, #32]	@ (8001be0 <StartManualModeTask+0x624>)
 8001bc0:	681b      	ldr	r3, [r3, #0]
 8001bc2:	4618      	mov	r0, r3
 8001bc4:	f005 fb7e 	bl	80072c4 <osMutexRelease>
      while (HAL_GPIO_ReadPin(GPIOB, GPIO_PIN_14) == GPIO_PIN_RESET) {
 8001bc8:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8001bcc:	4807      	ldr	r0, [pc, #28]	@ (8001bec <StartManualModeTask+0x630>)
 8001bce:	f001 fe93 	bl	80038f8 <HAL_GPIO_ReadPin>
 8001bd2:	4603      	mov	r3, r0
 8001bd4:	2b00      	cmp	r3, #0
 8001bd6:	d0d5      	beq.n	8001b84 <StartManualModeTask+0x5c8>
      }
    }

    osDelay(5); /* yield */
 8001bd8:	2005      	movs	r0, #5
 8001bda:	f005 f94f 	bl	8006e7c <osDelay>
  {
 8001bde:	e4f1      	b.n	80015c4 <StartManualModeTask+0x8>
 8001be0:	200002b8 	.word	0x200002b8
 8001be4:	20000008 	.word	0x20000008
 8001be8:	200001e0 	.word	0x200001e0
 8001bec:	40020400 	.word	0x40020400
 8001bf0:	200002bc 	.word	0x200002bc
 8001bf4:	0800bd68 	.word	0x0800bd68
 8001bf8:	2000000c 	.word	0x2000000c
 8001bfc:	0800bd80 	.word	0x0800bd80
 8001c00:	0800bd98 	.word	0x0800bd98

08001c04 <StartAutoModeTask>:
  }
}

void StartAutoModeTask(void *argument)
{
 8001c04:	b580      	push	{r7, lr}
 8001c06:	b086      	sub	sp, #24
 8001c08:	af00      	add	r7, sp, #0
 8001c0a:	6078      	str	r0, [r7, #4]
  AutoCmd_t cmd = {90,90,90};
 8001c0c:	4a19      	ldr	r2, [pc, #100]	@ (8001c74 <StartAutoModeTask+0x70>)
 8001c0e:	f107 030c 	add.w	r3, r7, #12
 8001c12:	ca07      	ldmia	r2, {r0, r1, r2}
 8001c14:	e883 0007 	stmia.w	r3, {r0, r1, r2}
  for(;;)
  {
    /* Wait until AUTO is active */
    osEventFlagsWait(evModeFlags, EVT_ACTIVE_AUTO, osFlagsWaitAny, osWaitForever);
 8001c18:	4b17      	ldr	r3, [pc, #92]	@ (8001c78 <StartAutoModeTask+0x74>)
 8001c1a:	6818      	ldr	r0, [r3, #0]
 8001c1c:	f04f 33ff 	mov.w	r3, #4294967295
 8001c20:	2200      	movs	r2, #0
 8001c22:	2108      	movs	r1, #8
 8001c24:	f005 fa18 	bl	8007058 <osEventFlagsWait>

    if( g_mode == AUTO_MODE){
 8001c28:	4b14      	ldr	r3, [pc, #80]	@ (8001c7c <StartAutoModeTask+0x78>)
 8001c2a:	781b      	ldrb	r3, [r3, #0]
 8001c2c:	b2db      	uxtb	r3, r3
 8001c2e:	2b00      	cmp	r3, #0
 8001c30:	d105      	bne.n	8001c3e <StartAutoModeTask+0x3a>
      osDelay(20);
 8001c32:	2014      	movs	r0, #20
 8001c34:	f005 f922 	bl	8006e7c <osDelay>
      I2C_SendTextLN("Switched to Auto mode");
 8001c38:	4811      	ldr	r0, [pc, #68]	@ (8001c80 <StartAutoModeTask+0x7c>)
 8001c3a:	f7fe ff53 	bl	8000ae4 <I2C_SendTextLN>
    }

    /* Use latest command if available */
    (void)osMessageQueueGet(qAutoCmd, &cmd, NULL, 0);
 8001c3e:	4b11      	ldr	r3, [pc, #68]	@ (8001c84 <StartAutoModeTask+0x80>)
 8001c40:	6818      	ldr	r0, [r3, #0]
 8001c42:	f107 010c 	add.w	r1, r7, #12
 8001c46:	2300      	movs	r3, #0
 8001c48:	2200      	movs	r2, #0
 8001c4a:	f005 fd6b 	bl	8007724 <osMessageQueueGet>
    AutoMode_Run(cmd.inc_deg, cmd.hei_deg, cmd.dis_deg);
 8001c4e:	edd7 7a03 	vldr	s15, [r7, #12]
 8001c52:	ed97 7a04 	vldr	s14, [r7, #16]
 8001c56:	edd7 6a05 	vldr	s13, [r7, #20]
 8001c5a:	eeb0 1a66 	vmov.f32	s2, s13
 8001c5e:	eef0 0a47 	vmov.f32	s1, s14
 8001c62:	eeb0 0a67 	vmov.f32	s0, s15
 8001c66:	f7fe fde5 	bl	8000834 <AutoMode_Run>

    osDelay(5);
 8001c6a:	2005      	movs	r0, #5
 8001c6c:	f005 f906 	bl	8006e7c <osDelay>
    osEventFlagsWait(evModeFlags, EVT_ACTIVE_AUTO, osFlagsWaitAny, osWaitForever);
 8001c70:	e7d2      	b.n	8001c18 <StartAutoModeTask+0x14>
 8001c72:	bf00      	nop
 8001c74:	0800bdc8 	.word	0x0800bdc8
 8001c78:	200002c0 	.word	0x200002c0
 8001c7c:	20000000 	.word	0x20000000
 8001c80:	0800bdb0 	.word	0x0800bdb0
 8001c84:	200002ac 	.word	0x200002ac

08001c88 <StartSwitchModeTask>:
  }
}

void StartSwitchModeTask(void *argument)
{
 8001c88:	b580      	push	{r7, lr}
 8001c8a:	b082      	sub	sp, #8
 8001c8c:	af00      	add	r7, sp, #0
 8001c8e:	6078      	str	r0, [r7, #4]
  for(;;)
  {
    /* Example: PA12 pressed = toggle request (active low) */
    if (HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_12) == GPIO_PIN_RESET) {
 8001c90:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001c94:	481a      	ldr	r0, [pc, #104]	@ (8001d00 <StartSwitchModeTask+0x78>)
 8001c96:	f001 fe2f 	bl	80038f8 <HAL_GPIO_ReadPin>
 8001c9a:	4603      	mov	r3, r0
 8001c9c:	2b00      	cmp	r3, #0
 8001c9e:	d12a      	bne.n	8001cf6 <StartSwitchModeTask+0x6e>
      osDelay(100);
 8001ca0:	2064      	movs	r0, #100	@ 0x64
 8001ca2:	f005 f8eb 	bl	8006e7c <osDelay>
      osEventFlagsSet(evModeFlags, EVT_MODE_TOGGLE);
 8001ca6:	4b17      	ldr	r3, [pc, #92]	@ (8001d04 <StartSwitchModeTask+0x7c>)
 8001ca8:	681b      	ldr	r3, [r3, #0]
 8001caa:	2101      	movs	r1, #1
 8001cac:	4618      	mov	r0, r3
 8001cae:	f005 f93f 	bl	8006f30 <osEventFlagsSet>

      osDelay(5); /* debounce */
 8001cb2:	2005      	movs	r0, #5
 8001cb4:	f005 f8e2 	bl	8006e7c <osDelay>
      if (g_mode == AUTO_MODE){
 8001cb8:	4b13      	ldr	r3, [pc, #76]	@ (8001d08 <StartSwitchModeTask+0x80>)
 8001cba:	781b      	ldrb	r3, [r3, #0]
 8001cbc:	b2db      	uxtb	r3, r3
 8001cbe:	2b00      	cmp	r3, #0
 8001cc0:	d10a      	bne.n	8001cd8 <StartSwitchModeTask+0x50>
        HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, GPIO_PIN_SET);
 8001cc2:	2201      	movs	r2, #1
 8001cc4:	2102      	movs	r1, #2
 8001cc6:	4811      	ldr	r0, [pc, #68]	@ (8001d0c <StartSwitchModeTask+0x84>)
 8001cc8:	f001 fe2e 	bl	8003928 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_RESET);
 8001ccc:	2200      	movs	r2, #0
 8001cce:	2101      	movs	r1, #1
 8001cd0:	480e      	ldr	r0, [pc, #56]	@ (8001d0c <StartSwitchModeTask+0x84>)
 8001cd2:	f001 fe29 	bl	8003928 <HAL_GPIO_WritePin>
 8001cd6:	e00e      	b.n	8001cf6 <StartSwitchModeTask+0x6e>
      }
      else if(g_mode == MANUAL_MODE) {
 8001cd8:	4b0b      	ldr	r3, [pc, #44]	@ (8001d08 <StartSwitchModeTask+0x80>)
 8001cda:	781b      	ldrb	r3, [r3, #0]
 8001cdc:	b2db      	uxtb	r3, r3
 8001cde:	2b01      	cmp	r3, #1
 8001ce0:	d109      	bne.n	8001cf6 <StartSwitchModeTask+0x6e>
        HAL_GPIO_WritePin(GPIOB, GPIO_PIN_1, GPIO_PIN_RESET);
 8001ce2:	2200      	movs	r2, #0
 8001ce4:	2102      	movs	r1, #2
 8001ce6:	4809      	ldr	r0, [pc, #36]	@ (8001d0c <StartSwitchModeTask+0x84>)
 8001ce8:	f001 fe1e 	bl	8003928 <HAL_GPIO_WritePin>
        HAL_GPIO_WritePin(GPIOB, GPIO_PIN_0, GPIO_PIN_SET);
 8001cec:	2201      	movs	r2, #1
 8001cee:	2101      	movs	r1, #1
 8001cf0:	4806      	ldr	r0, [pc, #24]	@ (8001d0c <StartSwitchModeTask+0x84>)
 8001cf2:	f001 fe19 	bl	8003928 <HAL_GPIO_WritePin>
      }
    }
    osDelay(5);
 8001cf6:	2005      	movs	r0, #5
 8001cf8:	f005 f8c0 	bl	8006e7c <osDelay>
    if (HAL_GPIO_ReadPin(GPIOA, GPIO_PIN_12) == GPIO_PIN_RESET) {
 8001cfc:	e7c8      	b.n	8001c90 <StartSwitchModeTask+0x8>
 8001cfe:	bf00      	nop
 8001d00:	40020000 	.word	0x40020000
 8001d04:	200002c0 	.word	0x200002c0
 8001d08:	20000000 	.word	0x20000000
 8001d0c:	40020400 	.word	0x40020400

08001d10 <Start_Mode_Manager_Task>:
  }
}

void Start_Mode_Manager_Task(void *argument)
{
 8001d10:	b580      	push	{r7, lr}
 8001d12:	b084      	sub	sp, #16
 8001d14:	af00      	add	r7, sp, #0
 8001d16:	6078      	str	r0, [r7, #4]
  for(;;)
  {
    /* Wait for any mode request; don't auto-clear so we can inspect bits */
    uint32_t got = osEventFlagsWait(
 8001d18:	4b2a      	ldr	r3, [pc, #168]	@ (8001dc4 <Start_Mode_Manager_Task+0xb4>)
 8001d1a:	6818      	ldr	r0, [r3, #0]
 8001d1c:	f04f 33ff 	mov.w	r3, #4294967295
 8001d20:	2202      	movs	r2, #2
 8001d22:	2107      	movs	r1, #7
 8001d24:	f005 f998 	bl	8007058 <osEventFlagsWait>
 8001d28:	60b8      	str	r0, [r7, #8]
        EVT_MODE_TOGGLE | EVT_REQ_AUTO | EVT_REQ_MANUAL,
        osFlagsWaitAny | osFlagsNoClear,
        osWaitForever);

    /* Consume edge events */
    osEventFlagsClear(evModeFlags, EVT_MODE_TOGGLE | EVT_REQ_AUTO | EVT_REQ_MANUAL);
 8001d2a:	4b26      	ldr	r3, [pc, #152]	@ (8001dc4 <Start_Mode_Manager_Task+0xb4>)
 8001d2c:	681b      	ldr	r3, [r3, #0]
 8001d2e:	2107      	movs	r1, #7
 8001d30:	4618      	mov	r0, r3
 8001d32:	f005 f93f 	bl	8006fb4 <osEventFlagsClear>

    uint8_t next = g_mode;
 8001d36:	4b24      	ldr	r3, [pc, #144]	@ (8001dc8 <Start_Mode_Manager_Task+0xb8>)
 8001d38:	781b      	ldrb	r3, [r3, #0]
 8001d3a:	73fb      	strb	r3, [r7, #15]
    if (got & EVT_MODE_TOGGLE)  next = (g_mode == MANUAL_MODE) ? AUTO_MODE : MANUAL_MODE;
 8001d3c:	68bb      	ldr	r3, [r7, #8]
 8001d3e:	f003 0301 	and.w	r3, r3, #1
 8001d42:	2b00      	cmp	r3, #0
 8001d44:	d008      	beq.n	8001d58 <Start_Mode_Manager_Task+0x48>
 8001d46:	4b20      	ldr	r3, [pc, #128]	@ (8001dc8 <Start_Mode_Manager_Task+0xb8>)
 8001d48:	781b      	ldrb	r3, [r3, #0]
 8001d4a:	b2db      	uxtb	r3, r3
 8001d4c:	2b01      	cmp	r3, #1
 8001d4e:	bf14      	ite	ne
 8001d50:	2301      	movne	r3, #1
 8001d52:	2300      	moveq	r3, #0
 8001d54:	b2db      	uxtb	r3, r3
 8001d56:	73fb      	strb	r3, [r7, #15]
    if (got & EVT_REQ_AUTO)     next = AUTO_MODE;
 8001d58:	68bb      	ldr	r3, [r7, #8]
 8001d5a:	f003 0302 	and.w	r3, r3, #2
 8001d5e:	2b00      	cmp	r3, #0
 8001d60:	d001      	beq.n	8001d66 <Start_Mode_Manager_Task+0x56>
 8001d62:	2300      	movs	r3, #0
 8001d64:	73fb      	strb	r3, [r7, #15]
    if (got & EVT_REQ_MANUAL)   next = MANUAL_MODE;
 8001d66:	68bb      	ldr	r3, [r7, #8]
 8001d68:	f003 0304 	and.w	r3, r3, #4
 8001d6c:	2b00      	cmp	r3, #0
 8001d6e:	d001      	beq.n	8001d74 <Start_Mode_Manager_Task+0x64>
 8001d70:	2301      	movs	r3, #1
 8001d72:	73fb      	strb	r3, [r7, #15]

    if (next != g_mode) {
 8001d74:	4b14      	ldr	r3, [pc, #80]	@ (8001dc8 <Start_Mode_Manager_Task+0xb8>)
 8001d76:	781b      	ldrb	r3, [r3, #0]
 8001d78:	b2db      	uxtb	r3, r3
 8001d7a:	7bfa      	ldrb	r2, [r7, #15]
 8001d7c:	429a      	cmp	r2, r3
 8001d7e:	d0cb      	beq.n	8001d18 <Start_Mode_Manager_Task+0x8>
      g_mode = next;
 8001d80:	4a11      	ldr	r2, [pc, #68]	@ (8001dc8 <Start_Mode_Manager_Task+0xb8>)
 8001d82:	7bfb      	ldrb	r3, [r7, #15]
 8001d84:	7013      	strb	r3, [r2, #0]
      if (g_mode == AUTO_MODE) {
 8001d86:	4b10      	ldr	r3, [pc, #64]	@ (8001dc8 <Start_Mode_Manager_Task+0xb8>)
 8001d88:	781b      	ldrb	r3, [r3, #0]
 8001d8a:	b2db      	uxtb	r3, r3
 8001d8c:	2b00      	cmp	r3, #0
 8001d8e:	d10c      	bne.n	8001daa <Start_Mode_Manager_Task+0x9a>
        osEventFlagsClear(evModeFlags, EVT_ACTIVE_MANUAL);
 8001d90:	4b0c      	ldr	r3, [pc, #48]	@ (8001dc4 <Start_Mode_Manager_Task+0xb4>)
 8001d92:	681b      	ldr	r3, [r3, #0]
 8001d94:	2110      	movs	r1, #16
 8001d96:	4618      	mov	r0, r3
 8001d98:	f005 f90c 	bl	8006fb4 <osEventFlagsClear>
        osEventFlagsSet  (evModeFlags, EVT_ACTIVE_AUTO);
 8001d9c:	4b09      	ldr	r3, [pc, #36]	@ (8001dc4 <Start_Mode_Manager_Task+0xb4>)
 8001d9e:	681b      	ldr	r3, [r3, #0]
 8001da0:	2108      	movs	r1, #8
 8001da2:	4618      	mov	r0, r3
 8001da4:	f005 f8c4 	bl	8006f30 <osEventFlagsSet>
 8001da8:	e7b6      	b.n	8001d18 <Start_Mode_Manager_Task+0x8>
      } else {
        osEventFlagsClear(evModeFlags, EVT_ACTIVE_AUTO);
 8001daa:	4b06      	ldr	r3, [pc, #24]	@ (8001dc4 <Start_Mode_Manager_Task+0xb4>)
 8001dac:	681b      	ldr	r3, [r3, #0]
 8001dae:	2108      	movs	r1, #8
 8001db0:	4618      	mov	r0, r3
 8001db2:	f005 f8ff 	bl	8006fb4 <osEventFlagsClear>
        osEventFlagsSet  (evModeFlags, EVT_ACTIVE_MANUAL);
 8001db6:	4b03      	ldr	r3, [pc, #12]	@ (8001dc4 <Start_Mode_Manager_Task+0xb4>)
 8001db8:	681b      	ldr	r3, [r3, #0]
 8001dba:	2110      	movs	r1, #16
 8001dbc:	4618      	mov	r0, r3
 8001dbe:	f005 f8b7 	bl	8006f30 <osEventFlagsSet>
  {
 8001dc2:	e7a9      	b.n	8001d18 <Start_Mode_Manager_Task+0x8>
 8001dc4:	200002c0 	.word	0x200002c0
 8001dc8:	20000000 	.word	0x20000000

08001dcc <StartUART_Send_word>:
    }
  }
}

void StartUART_Send_word(void *argument)
{
 8001dcc:	b580      	push	{r7, lr}
 8001dce:	b084      	sub	sp, #16
 8001dd0:	af00      	add	r7, sp, #0
 8001dd2:	6078      	str	r0, [r7, #4]
  uint8_t msg[] = "A\r"; /* 2 bytes */
 8001dd4:	4a10      	ldr	r2, [pc, #64]	@ (8001e18 <StartUART_Send_word+0x4c>)
 8001dd6:	f107 030c 	add.w	r3, r7, #12
 8001dda:	6812      	ldr	r2, [r2, #0]
 8001ddc:	4611      	mov	r1, r2
 8001dde:	8019      	strh	r1, [r3, #0]
 8001de0:	3302      	adds	r3, #2
 8001de2:	0c12      	lsrs	r2, r2, #16
 8001de4:	701a      	strb	r2, [r3, #0]

  for(;;)
  {
    osMutexAcquire(UART_MutexHandle, osWaitForever);
 8001de6:	4b0d      	ldr	r3, [pc, #52]	@ (8001e1c <StartUART_Send_word+0x50>)
 8001de8:	681b      	ldr	r3, [r3, #0]
 8001dea:	f04f 31ff 	mov.w	r1, #4294967295
 8001dee:	4618      	mov	r0, r3
 8001df0:	f005 fa1d 	bl	800722e <osMutexAcquire>
    (void)HAL_UART_Transmit(&huart1, msg, (uint16_t)(sizeof(msg)-1), 10);
 8001df4:	f107 010c 	add.w	r1, r7, #12
 8001df8:	230a      	movs	r3, #10
 8001dfa:	2202      	movs	r2, #2
 8001dfc:	4808      	ldr	r0, [pc, #32]	@ (8001e20 <StartUART_Send_word+0x54>)
 8001dfe:	f004 fb61 	bl	80064c4 <HAL_UART_Transmit>
    osMutexRelease(UART_MutexHandle);
 8001e02:	4b06      	ldr	r3, [pc, #24]	@ (8001e1c <StartUART_Send_word+0x50>)
 8001e04:	681b      	ldr	r3, [r3, #0]
 8001e06:	4618      	mov	r0, r3
 8001e08:	f005 fa5c 	bl	80072c4 <osMutexRelease>
    osDelay(1000);
 8001e0c:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001e10:	f005 f834 	bl	8006e7c <osDelay>
    osMutexAcquire(UART_MutexHandle, osWaitForever);
 8001e14:	bf00      	nop
 8001e16:	e7e6      	b.n	8001de6 <StartUART_Send_word+0x1a>
 8001e18:	0800bdd4 	.word	0x0800bdd4
 8001e1c:	200002b0 	.word	0x200002b0
 8001e20:	20000228 	.word	0x20000228

08001e24 <StartSPI_SEND>:
  }
}

void StartSPI_SEND(void *argument)
{
 8001e24:	b580      	push	{r7, lr}
 8001e26:	b084      	sub	sp, #16
 8001e28:	af00      	add	r7, sp, #0
 8001e2a:	6078      	str	r0, [r7, #4]
  uint8_t Tx[3]= "ABC";
 8001e2c:	4a18      	ldr	r2, [pc, #96]	@ (8001e90 <StartSPI_SEND+0x6c>)
 8001e2e:	f107 030c 	add.w	r3, r7, #12
 8001e32:	6812      	ldr	r2, [r2, #0]
 8001e34:	4611      	mov	r1, r2
 8001e36:	8019      	strh	r1, [r3, #0]
 8001e38:	3302      	adds	r3, #2
 8001e3a:	0c12      	lsrs	r2, r2, #16
 8001e3c:	701a      	strb	r2, [r3, #0]
  for(;;)
  {
    osMutexAcquire(SPI_MutexHandle, osWaitForever);
 8001e3e:	4b15      	ldr	r3, [pc, #84]	@ (8001e94 <StartSPI_SEND+0x70>)
 8001e40:	681b      	ldr	r3, [r3, #0]
 8001e42:	f04f 31ff 	mov.w	r1, #4294967295
 8001e46:	4618      	mov	r0, r3
 8001e48:	f005 f9f1 	bl	800722e <osMutexAcquire>

    /* FIX: Manual CS low-high around transmit */
    HAL_GPIO_WritePin(SPI_CS_GPIO_Port, SPI_CS_Pin, GPIO_PIN_RESET);
 8001e4c:	2200      	movs	r2, #0
 8001e4e:	2110      	movs	r1, #16
 8001e50:	4811      	ldr	r0, [pc, #68]	@ (8001e98 <StartSPI_SEND+0x74>)
 8001e52:	f001 fd69 	bl	8003928 <HAL_GPIO_WritePin>
    (void)HAL_SPI_Transmit(&hspi1, Tx, 3, 100);
 8001e56:	f107 010c 	add.w	r1, r7, #12
 8001e5a:	2364      	movs	r3, #100	@ 0x64
 8001e5c:	2203      	movs	r2, #3
 8001e5e:	480f      	ldr	r0, [pc, #60]	@ (8001e9c <StartSPI_SEND+0x78>)
 8001e60:	f002 ff47 	bl	8004cf2 <HAL_SPI_Transmit>
    while (__HAL_SPI_GET_FLAG(&hspi1, SPI_FLAG_BSY)) { /* wait idle */ }
 8001e64:	bf00      	nop
 8001e66:	4b0d      	ldr	r3, [pc, #52]	@ (8001e9c <StartSPI_SEND+0x78>)
 8001e68:	681b      	ldr	r3, [r3, #0]
 8001e6a:	689b      	ldr	r3, [r3, #8]
 8001e6c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001e70:	2b80      	cmp	r3, #128	@ 0x80
 8001e72:	d0f8      	beq.n	8001e66 <StartSPI_SEND+0x42>
    HAL_GPIO_WritePin(SPI_CS_GPIO_Port, SPI_CS_Pin, GPIO_PIN_SET);
 8001e74:	2201      	movs	r2, #1
 8001e76:	2110      	movs	r1, #16
 8001e78:	4807      	ldr	r0, [pc, #28]	@ (8001e98 <StartSPI_SEND+0x74>)
 8001e7a:	f001 fd55 	bl	8003928 <HAL_GPIO_WritePin>

    osMutexRelease(SPI_MutexHandle);
 8001e7e:	4b05      	ldr	r3, [pc, #20]	@ (8001e94 <StartSPI_SEND+0x70>)
 8001e80:	681b      	ldr	r3, [r3, #0]
 8001e82:	4618      	mov	r0, r3
 8001e84:	f005 fa1e 	bl	80072c4 <osMutexRelease>

    osDelay(10); /* FIX: avoid hammering the bus too fast */
 8001e88:	200a      	movs	r0, #10
 8001e8a:	f004 fff7 	bl	8006e7c <osDelay>
    osMutexAcquire(SPI_MutexHandle, osWaitForever);
 8001e8e:	e7d6      	b.n	8001e3e <StartSPI_SEND+0x1a>
 8001e90:	0800bdd8 	.word	0x0800bdd8
 8001e94:	200002b4 	.word	0x200002b4
 8001e98:	40020400 	.word	0x40020400
 8001e9c:	20000188 	.word	0x20000188

08001ea0 <HAL_TIM_PeriodElapsedCallback>:

/**
  * @brief  Period elapsed callback in non blocking mode
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001ea0:	b580      	push	{r7, lr}
 8001ea2:	b082      	sub	sp, #8
 8001ea4:	af00      	add	r7, sp, #0
 8001ea6:	6078      	str	r0, [r7, #4]
  if (htim->Instance == TIM9) {
 8001ea8:	687b      	ldr	r3, [r7, #4]
 8001eaa:	681b      	ldr	r3, [r3, #0]
 8001eac:	4a04      	ldr	r2, [pc, #16]	@ (8001ec0 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8001eae:	4293      	cmp	r3, r2
 8001eb0:	d101      	bne.n	8001eb6 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8001eb2:	f000 fb35 	bl	8002520 <HAL_IncTick>
  }
}
 8001eb6:	bf00      	nop
 8001eb8:	3708      	adds	r7, #8
 8001eba:	46bd      	mov	sp, r7
 8001ebc:	bd80      	pop	{r7, pc}
 8001ebe:	bf00      	nop
 8001ec0:	40014000 	.word	0x40014000

08001ec4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001ec4:	b480      	push	{r7}
 8001ec6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001ec8:	b672      	cpsid	i
}
 8001eca:	bf00      	nop
  __disable_irq();
  while (1) { }
 8001ecc:	bf00      	nop
 8001ece:	e7fd      	b.n	8001ecc <Error_Handler+0x8>

08001ed0 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001ed0:	b580      	push	{r7, lr}
 8001ed2:	b082      	sub	sp, #8
 8001ed4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001ed6:	2300      	movs	r3, #0
 8001ed8:	607b      	str	r3, [r7, #4]
 8001eda:	4b12      	ldr	r3, [pc, #72]	@ (8001f24 <HAL_MspInit+0x54>)
 8001edc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001ede:	4a11      	ldr	r2, [pc, #68]	@ (8001f24 <HAL_MspInit+0x54>)
 8001ee0:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001ee4:	6453      	str	r3, [r2, #68]	@ 0x44
 8001ee6:	4b0f      	ldr	r3, [pc, #60]	@ (8001f24 <HAL_MspInit+0x54>)
 8001ee8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001eea:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001eee:	607b      	str	r3, [r7, #4]
 8001ef0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001ef2:	2300      	movs	r3, #0
 8001ef4:	603b      	str	r3, [r7, #0]
 8001ef6:	4b0b      	ldr	r3, [pc, #44]	@ (8001f24 <HAL_MspInit+0x54>)
 8001ef8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001efa:	4a0a      	ldr	r2, [pc, #40]	@ (8001f24 <HAL_MspInit+0x54>)
 8001efc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001f00:	6413      	str	r3, [r2, #64]	@ 0x40
 8001f02:	4b08      	ldr	r3, [pc, #32]	@ (8001f24 <HAL_MspInit+0x54>)
 8001f04:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f06:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001f0a:	603b      	str	r3, [r7, #0]
 8001f0c:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001f0e:	2200      	movs	r2, #0
 8001f10:	210f      	movs	r1, #15
 8001f12:	f06f 0001 	mvn.w	r0, #1
 8001f16:	f000 ffd1 	bl	8002ebc <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001f1a:	bf00      	nop
 8001f1c:	3708      	adds	r7, #8
 8001f1e:	46bd      	mov	sp, r7
 8001f20:	bd80      	pop	{r7, pc}
 8001f22:	bf00      	nop
 8001f24:	40023800 	.word	0x40023800

08001f28 <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001f28:	b580      	push	{r7, lr}
 8001f2a:	b08a      	sub	sp, #40	@ 0x28
 8001f2c:	af00      	add	r7, sp, #0
 8001f2e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f30:	f107 0314 	add.w	r3, r7, #20
 8001f34:	2200      	movs	r2, #0
 8001f36:	601a      	str	r2, [r3, #0]
 8001f38:	605a      	str	r2, [r3, #4]
 8001f3a:	609a      	str	r2, [r3, #8]
 8001f3c:	60da      	str	r2, [r3, #12]
 8001f3e:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	681b      	ldr	r3, [r3, #0]
 8001f44:	4a2e      	ldr	r2, [pc, #184]	@ (8002000 <HAL_ADC_MspInit+0xd8>)
 8001f46:	4293      	cmp	r3, r2
 8001f48:	d156      	bne.n	8001ff8 <HAL_ADC_MspInit+0xd0>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001f4a:	2300      	movs	r3, #0
 8001f4c:	613b      	str	r3, [r7, #16]
 8001f4e:	4b2d      	ldr	r3, [pc, #180]	@ (8002004 <HAL_ADC_MspInit+0xdc>)
 8001f50:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001f52:	4a2c      	ldr	r2, [pc, #176]	@ (8002004 <HAL_ADC_MspInit+0xdc>)
 8001f54:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8001f58:	6453      	str	r3, [r2, #68]	@ 0x44
 8001f5a:	4b2a      	ldr	r3, [pc, #168]	@ (8002004 <HAL_ADC_MspInit+0xdc>)
 8001f5c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001f5e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001f62:	613b      	str	r3, [r7, #16]
 8001f64:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001f66:	2300      	movs	r3, #0
 8001f68:	60fb      	str	r3, [r7, #12]
 8001f6a:	4b26      	ldr	r3, [pc, #152]	@ (8002004 <HAL_ADC_MspInit+0xdc>)
 8001f6c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f6e:	4a25      	ldr	r2, [pc, #148]	@ (8002004 <HAL_ADC_MspInit+0xdc>)
 8001f70:	f043 0301 	orr.w	r3, r3, #1
 8001f74:	6313      	str	r3, [r2, #48]	@ 0x30
 8001f76:	4b23      	ldr	r3, [pc, #140]	@ (8002004 <HAL_ADC_MspInit+0xdc>)
 8001f78:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f7a:	f003 0301 	and.w	r3, r3, #1
 8001f7e:	60fb      	str	r3, [r7, #12]
 8001f80:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA3     ------> ADC1_IN3
    PA4     ------> ADC1_IN4
    PA6     ------> ADC1_IN6
    */
    GPIO_InitStruct.Pin = GPIO_PIN_3|GPIO_PIN_4|GPIO_PIN_6;
 8001f82:	2358      	movs	r3, #88	@ 0x58
 8001f84:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001f86:	2303      	movs	r3, #3
 8001f88:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f8a:	2300      	movs	r3, #0
 8001f8c:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001f8e:	f107 0314 	add.w	r3, r7, #20
 8001f92:	4619      	mov	r1, r3
 8001f94:	481c      	ldr	r0, [pc, #112]	@ (8002008 <HAL_ADC_MspInit+0xe0>)
 8001f96:	f001 fb2b 	bl	80035f0 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 8001f9a:	4b1c      	ldr	r3, [pc, #112]	@ (800200c <HAL_ADC_MspInit+0xe4>)
 8001f9c:	4a1c      	ldr	r2, [pc, #112]	@ (8002010 <HAL_ADC_MspInit+0xe8>)
 8001f9e:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 8001fa0:	4b1a      	ldr	r3, [pc, #104]	@ (800200c <HAL_ADC_MspInit+0xe4>)
 8001fa2:	2200      	movs	r2, #0
 8001fa4:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001fa6:	4b19      	ldr	r3, [pc, #100]	@ (800200c <HAL_ADC_MspInit+0xe4>)
 8001fa8:	2200      	movs	r2, #0
 8001faa:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8001fac:	4b17      	ldr	r3, [pc, #92]	@ (800200c <HAL_ADC_MspInit+0xe4>)
 8001fae:	2200      	movs	r2, #0
 8001fb0:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 8001fb2:	4b16      	ldr	r3, [pc, #88]	@ (800200c <HAL_ADC_MspInit+0xe4>)
 8001fb4:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001fb8:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8001fba:	4b14      	ldr	r3, [pc, #80]	@ (800200c <HAL_ADC_MspInit+0xe4>)
 8001fbc:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8001fc0:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8001fc2:	4b12      	ldr	r3, [pc, #72]	@ (800200c <HAL_ADC_MspInit+0xe4>)
 8001fc4:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8001fc8:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_NORMAL;
 8001fca:	4b10      	ldr	r3, [pc, #64]	@ (800200c <HAL_ADC_MspInit+0xe4>)
 8001fcc:	2200      	movs	r2, #0
 8001fce:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 8001fd0:	4b0e      	ldr	r3, [pc, #56]	@ (800200c <HAL_ADC_MspInit+0xe4>)
 8001fd2:	2200      	movs	r2, #0
 8001fd4:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8001fd6:	4b0d      	ldr	r3, [pc, #52]	@ (800200c <HAL_ADC_MspInit+0xe4>)
 8001fd8:	2200      	movs	r2, #0
 8001fda:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8001fdc:	480b      	ldr	r0, [pc, #44]	@ (800200c <HAL_ADC_MspInit+0xe4>)
 8001fde:	f000 ff97 	bl	8002f10 <HAL_DMA_Init>
 8001fe2:	4603      	mov	r3, r0
 8001fe4:	2b00      	cmp	r3, #0
 8001fe6:	d001      	beq.n	8001fec <HAL_ADC_MspInit+0xc4>
    {
      Error_Handler();
 8001fe8:	f7ff ff6c 	bl	8001ec4 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8001fec:	687b      	ldr	r3, [r7, #4]
 8001fee:	4a07      	ldr	r2, [pc, #28]	@ (800200c <HAL_ADC_MspInit+0xe4>)
 8001ff0:	639a      	str	r2, [r3, #56]	@ 0x38
 8001ff2:	4a06      	ldr	r2, [pc, #24]	@ (800200c <HAL_ADC_MspInit+0xe4>)
 8001ff4:	687b      	ldr	r3, [r7, #4]
 8001ff6:	6393      	str	r3, [r2, #56]	@ 0x38

  /* USER CODE END ADC1_MspInit 1 */

  }

}
 8001ff8:	bf00      	nop
 8001ffa:	3728      	adds	r7, #40	@ 0x28
 8001ffc:	46bd      	mov	sp, r7
 8001ffe:	bd80      	pop	{r7, pc}
 8002000:	40012000 	.word	0x40012000
 8002004:	40023800 	.word	0x40023800
 8002008:	40020000 	.word	0x40020000
 800200c:	200000d4 	.word	0x200000d4
 8002010:	40026410 	.word	0x40026410

08002014 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8002014:	b580      	push	{r7, lr}
 8002016:	b08a      	sub	sp, #40	@ 0x28
 8002018:	af00      	add	r7, sp, #0
 800201a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800201c:	f107 0314 	add.w	r3, r7, #20
 8002020:	2200      	movs	r2, #0
 8002022:	601a      	str	r2, [r3, #0]
 8002024:	605a      	str	r2, [r3, #4]
 8002026:	609a      	str	r2, [r3, #8]
 8002028:	60da      	str	r2, [r3, #12]
 800202a:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 800202c:	687b      	ldr	r3, [r7, #4]
 800202e:	681b      	ldr	r3, [r3, #0]
 8002030:	4a19      	ldr	r2, [pc, #100]	@ (8002098 <HAL_I2C_MspInit+0x84>)
 8002032:	4293      	cmp	r3, r2
 8002034:	d12b      	bne.n	800208e <HAL_I2C_MspInit+0x7a>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002036:	2300      	movs	r3, #0
 8002038:	613b      	str	r3, [r7, #16]
 800203a:	4b18      	ldr	r3, [pc, #96]	@ (800209c <HAL_I2C_MspInit+0x88>)
 800203c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800203e:	4a17      	ldr	r2, [pc, #92]	@ (800209c <HAL_I2C_MspInit+0x88>)
 8002040:	f043 0302 	orr.w	r3, r3, #2
 8002044:	6313      	str	r3, [r2, #48]	@ 0x30
 8002046:	4b15      	ldr	r3, [pc, #84]	@ (800209c <HAL_I2C_MspInit+0x88>)
 8002048:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800204a:	f003 0302 	and.w	r3, r3, #2
 800204e:	613b      	str	r3, [r7, #16]
 8002050:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8002052:	23c0      	movs	r3, #192	@ 0xc0
 8002054:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002056:	2312      	movs	r3, #18
 8002058:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800205a:	2300      	movs	r3, #0
 800205c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800205e:	2303      	movs	r3, #3
 8002060:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8002062:	2304      	movs	r3, #4
 8002064:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002066:	f107 0314 	add.w	r3, r7, #20
 800206a:	4619      	mov	r1, r3
 800206c:	480c      	ldr	r0, [pc, #48]	@ (80020a0 <HAL_I2C_MspInit+0x8c>)
 800206e:	f001 fabf 	bl	80035f0 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8002072:	2300      	movs	r3, #0
 8002074:	60fb      	str	r3, [r7, #12]
 8002076:	4b09      	ldr	r3, [pc, #36]	@ (800209c <HAL_I2C_MspInit+0x88>)
 8002078:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800207a:	4a08      	ldr	r2, [pc, #32]	@ (800209c <HAL_I2C_MspInit+0x88>)
 800207c:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8002080:	6413      	str	r3, [r2, #64]	@ 0x40
 8002082:	4b06      	ldr	r3, [pc, #24]	@ (800209c <HAL_I2C_MspInit+0x88>)
 8002084:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002086:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800208a:	60fb      	str	r3, [r7, #12]
 800208c:	68fb      	ldr	r3, [r7, #12]

  /* USER CODE END I2C1_MspInit 1 */

  }

}
 800208e:	bf00      	nop
 8002090:	3728      	adds	r7, #40	@ 0x28
 8002092:	46bd      	mov	sp, r7
 8002094:	bd80      	pop	{r7, pc}
 8002096:	bf00      	nop
 8002098:	40005400 	.word	0x40005400
 800209c:	40023800 	.word	0x40023800
 80020a0:	40020400 	.word	0x40020400

080020a4 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 80020a4:	b580      	push	{r7, lr}
 80020a6:	b08a      	sub	sp, #40	@ 0x28
 80020a8:	af00      	add	r7, sp, #0
 80020aa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80020ac:	f107 0314 	add.w	r3, r7, #20
 80020b0:	2200      	movs	r2, #0
 80020b2:	601a      	str	r2, [r3, #0]
 80020b4:	605a      	str	r2, [r3, #4]
 80020b6:	609a      	str	r2, [r3, #8]
 80020b8:	60da      	str	r2, [r3, #12]
 80020ba:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	681b      	ldr	r3, [r3, #0]
 80020c0:	4a28      	ldr	r2, [pc, #160]	@ (8002164 <HAL_SPI_MspInit+0xc0>)
 80020c2:	4293      	cmp	r3, r2
 80020c4:	d14a      	bne.n	800215c <HAL_SPI_MspInit+0xb8>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 80020c6:	2300      	movs	r3, #0
 80020c8:	613b      	str	r3, [r7, #16]
 80020ca:	4b27      	ldr	r3, [pc, #156]	@ (8002168 <HAL_SPI_MspInit+0xc4>)
 80020cc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80020ce:	4a26      	ldr	r2, [pc, #152]	@ (8002168 <HAL_SPI_MspInit+0xc4>)
 80020d0:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80020d4:	6453      	str	r3, [r2, #68]	@ 0x44
 80020d6:	4b24      	ldr	r3, [pc, #144]	@ (8002168 <HAL_SPI_MspInit+0xc4>)
 80020d8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80020da:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80020de:	613b      	str	r3, [r7, #16]
 80020e0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80020e2:	2300      	movs	r3, #0
 80020e4:	60fb      	str	r3, [r7, #12]
 80020e6:	4b20      	ldr	r3, [pc, #128]	@ (8002168 <HAL_SPI_MspInit+0xc4>)
 80020e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80020ea:	4a1f      	ldr	r2, [pc, #124]	@ (8002168 <HAL_SPI_MspInit+0xc4>)
 80020ec:	f043 0301 	orr.w	r3, r3, #1
 80020f0:	6313      	str	r3, [r2, #48]	@ 0x30
 80020f2:	4b1d      	ldr	r3, [pc, #116]	@ (8002168 <HAL_SPI_MspInit+0xc4>)
 80020f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80020f6:	f003 0301 	and.w	r3, r3, #1
 80020fa:	60fb      	str	r3, [r7, #12]
 80020fc:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80020fe:	2300      	movs	r3, #0
 8002100:	60bb      	str	r3, [r7, #8]
 8002102:	4b19      	ldr	r3, [pc, #100]	@ (8002168 <HAL_SPI_MspInit+0xc4>)
 8002104:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002106:	4a18      	ldr	r2, [pc, #96]	@ (8002168 <HAL_SPI_MspInit+0xc4>)
 8002108:	f043 0302 	orr.w	r3, r3, #2
 800210c:	6313      	str	r3, [r2, #48]	@ 0x30
 800210e:	4b16      	ldr	r3, [pc, #88]	@ (8002168 <HAL_SPI_MspInit+0xc4>)
 8002110:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002112:	f003 0302 	and.w	r3, r3, #2
 8002116:	60bb      	str	r3, [r7, #8]
 8002118:	68bb      	ldr	r3, [r7, #8]
    PA5     ------> SPI1_SCK
    PA7     ------> SPI1_MOSI
    PA15     ------> SPI1_NSS
    PB4     ------> SPI1_MISO
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7|GPIO_PIN_15;
 800211a:	f248 03a0 	movw	r3, #32928	@ 0x80a0
 800211e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002120:	2302      	movs	r3, #2
 8002122:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002124:	2300      	movs	r3, #0
 8002126:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002128:	2303      	movs	r3, #3
 800212a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800212c:	2305      	movs	r3, #5
 800212e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002130:	f107 0314 	add.w	r3, r7, #20
 8002134:	4619      	mov	r1, r3
 8002136:	480d      	ldr	r0, [pc, #52]	@ (800216c <HAL_SPI_MspInit+0xc8>)
 8002138:	f001 fa5a 	bl	80035f0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_4;
 800213c:	2310      	movs	r3, #16
 800213e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002140:	2302      	movs	r3, #2
 8002142:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002144:	2300      	movs	r3, #0
 8002146:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002148:	2303      	movs	r3, #3
 800214a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 800214c:	2305      	movs	r3, #5
 800214e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002150:	f107 0314 	add.w	r3, r7, #20
 8002154:	4619      	mov	r1, r3
 8002156:	4806      	ldr	r0, [pc, #24]	@ (8002170 <HAL_SPI_MspInit+0xcc>)
 8002158:	f001 fa4a 	bl	80035f0 <HAL_GPIO_Init>

  /* USER CODE END SPI1_MspInit 1 */

  }

}
 800215c:	bf00      	nop
 800215e:	3728      	adds	r7, #40	@ 0x28
 8002160:	46bd      	mov	sp, r7
 8002162:	bd80      	pop	{r7, pc}
 8002164:	40013000 	.word	0x40013000
 8002168:	40023800 	.word	0x40023800
 800216c:	40020000 	.word	0x40020000
 8002170:	40020400 	.word	0x40020400

08002174 <HAL_TIM_PWM_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8002174:	b480      	push	{r7}
 8002176:	b085      	sub	sp, #20
 8002178:	af00      	add	r7, sp, #0
 800217a:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM2)
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	681b      	ldr	r3, [r3, #0]
 8002180:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002184:	d10d      	bne.n	80021a2 <HAL_TIM_PWM_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002186:	2300      	movs	r3, #0
 8002188:	60fb      	str	r3, [r7, #12]
 800218a:	4b09      	ldr	r3, [pc, #36]	@ (80021b0 <HAL_TIM_PWM_MspInit+0x3c>)
 800218c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800218e:	4a08      	ldr	r2, [pc, #32]	@ (80021b0 <HAL_TIM_PWM_MspInit+0x3c>)
 8002190:	f043 0301 	orr.w	r3, r3, #1
 8002194:	6413      	str	r3, [r2, #64]	@ 0x40
 8002196:	4b06      	ldr	r3, [pc, #24]	@ (80021b0 <HAL_TIM_PWM_MspInit+0x3c>)
 8002198:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800219a:	f003 0301 	and.w	r3, r3, #1
 800219e:	60fb      	str	r3, [r7, #12]
 80021a0:	68fb      	ldr	r3, [r7, #12]

  /* USER CODE END TIM2_MspInit 1 */

  }

}
 80021a2:	bf00      	nop
 80021a4:	3714      	adds	r7, #20
 80021a6:	46bd      	mov	sp, r7
 80021a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021ac:	4770      	bx	lr
 80021ae:	bf00      	nop
 80021b0:	40023800 	.word	0x40023800

080021b4 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80021b4:	b580      	push	{r7, lr}
 80021b6:	b088      	sub	sp, #32
 80021b8:	af00      	add	r7, sp, #0
 80021ba:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80021bc:	f107 030c 	add.w	r3, r7, #12
 80021c0:	2200      	movs	r2, #0
 80021c2:	601a      	str	r2, [r3, #0]
 80021c4:	605a      	str	r2, [r3, #4]
 80021c6:	609a      	str	r2, [r3, #8]
 80021c8:	60da      	str	r2, [r3, #12]
 80021ca:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM2)
 80021cc:	687b      	ldr	r3, [r7, #4]
 80021ce:	681b      	ldr	r3, [r3, #0]
 80021d0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80021d4:	d11d      	bne.n	8002212 <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80021d6:	2300      	movs	r3, #0
 80021d8:	60bb      	str	r3, [r7, #8]
 80021da:	4b10      	ldr	r3, [pc, #64]	@ (800221c <HAL_TIM_MspPostInit+0x68>)
 80021dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80021de:	4a0f      	ldr	r2, [pc, #60]	@ (800221c <HAL_TIM_MspPostInit+0x68>)
 80021e0:	f043 0301 	orr.w	r3, r3, #1
 80021e4:	6313      	str	r3, [r2, #48]	@ 0x30
 80021e6:	4b0d      	ldr	r3, [pc, #52]	@ (800221c <HAL_TIM_MspPostInit+0x68>)
 80021e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80021ea:	f003 0301 	and.w	r3, r3, #1
 80021ee:	60bb      	str	r3, [r7, #8]
 80021f0:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration
    PA0-WKUP     ------> TIM2_CH1
    PA1     ------> TIM2_CH2
    PA2     ------> TIM2_CH3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1|GPIO_PIN_2;
 80021f2:	2307      	movs	r3, #7
 80021f4:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80021f6:	2302      	movs	r3, #2
 80021f8:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80021fa:	2300      	movs	r3, #0
 80021fc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80021fe:	2300      	movs	r3, #0
 8002200:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8002202:	2301      	movs	r3, #1
 8002204:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002206:	f107 030c 	add.w	r3, r7, #12
 800220a:	4619      	mov	r1, r3
 800220c:	4804      	ldr	r0, [pc, #16]	@ (8002220 <HAL_TIM_MspPostInit+0x6c>)
 800220e:	f001 f9ef 	bl	80035f0 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 8002212:	bf00      	nop
 8002214:	3720      	adds	r7, #32
 8002216:	46bd      	mov	sp, r7
 8002218:	bd80      	pop	{r7, pc}
 800221a:	bf00      	nop
 800221c:	40023800 	.word	0x40023800
 8002220:	40020000 	.word	0x40020000

08002224 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002224:	b580      	push	{r7, lr}
 8002226:	b08a      	sub	sp, #40	@ 0x28
 8002228:	af00      	add	r7, sp, #0
 800222a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800222c:	f107 0314 	add.w	r3, r7, #20
 8002230:	2200      	movs	r2, #0
 8002232:	601a      	str	r2, [r3, #0]
 8002234:	605a      	str	r2, [r3, #4]
 8002236:	609a      	str	r2, [r3, #8]
 8002238:	60da      	str	r2, [r3, #12]
 800223a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 800223c:	687b      	ldr	r3, [r7, #4]
 800223e:	681b      	ldr	r3, [r3, #0]
 8002240:	4a19      	ldr	r2, [pc, #100]	@ (80022a8 <HAL_UART_MspInit+0x84>)
 8002242:	4293      	cmp	r3, r2
 8002244:	d12c      	bne.n	80022a0 <HAL_UART_MspInit+0x7c>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8002246:	2300      	movs	r3, #0
 8002248:	613b      	str	r3, [r7, #16]
 800224a:	4b18      	ldr	r3, [pc, #96]	@ (80022ac <HAL_UART_MspInit+0x88>)
 800224c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800224e:	4a17      	ldr	r2, [pc, #92]	@ (80022ac <HAL_UART_MspInit+0x88>)
 8002250:	f043 0310 	orr.w	r3, r3, #16
 8002254:	6453      	str	r3, [r2, #68]	@ 0x44
 8002256:	4b15      	ldr	r3, [pc, #84]	@ (80022ac <HAL_UART_MspInit+0x88>)
 8002258:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800225a:	f003 0310 	and.w	r3, r3, #16
 800225e:	613b      	str	r3, [r7, #16]
 8002260:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002262:	2300      	movs	r3, #0
 8002264:	60fb      	str	r3, [r7, #12]
 8002266:	4b11      	ldr	r3, [pc, #68]	@ (80022ac <HAL_UART_MspInit+0x88>)
 8002268:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800226a:	4a10      	ldr	r2, [pc, #64]	@ (80022ac <HAL_UART_MspInit+0x88>)
 800226c:	f043 0301 	orr.w	r3, r3, #1
 8002270:	6313      	str	r3, [r2, #48]	@ 0x30
 8002272:	4b0e      	ldr	r3, [pc, #56]	@ (80022ac <HAL_UART_MspInit+0x88>)
 8002274:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002276:	f003 0301 	and.w	r3, r3, #1
 800227a:	60fb      	str	r3, [r7, #12]
 800227c:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 800227e:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8002282:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002284:	2302      	movs	r3, #2
 8002286:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002288:	2300      	movs	r3, #0
 800228a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800228c:	2303      	movs	r3, #3
 800228e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8002290:	2307      	movs	r3, #7
 8002292:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002294:	f107 0314 	add.w	r3, r7, #20
 8002298:	4619      	mov	r1, r3
 800229a:	4805      	ldr	r0, [pc, #20]	@ (80022b0 <HAL_UART_MspInit+0x8c>)
 800229c:	f001 f9a8 	bl	80035f0 <HAL_GPIO_Init>

  /* USER CODE END USART1_MspInit 1 */

  }

}
 80022a0:	bf00      	nop
 80022a2:	3728      	adds	r7, #40	@ 0x28
 80022a4:	46bd      	mov	sp, r7
 80022a6:	bd80      	pop	{r7, pc}
 80022a8:	40011000 	.word	0x40011000
 80022ac:	40023800 	.word	0x40023800
 80022b0:	40020000 	.word	0x40020000

080022b4 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80022b4:	b580      	push	{r7, lr}
 80022b6:	b08c      	sub	sp, #48	@ 0x30
 80022b8:	af00      	add	r7, sp, #0
 80022ba:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0U;
 80022bc:	2300      	movs	r3, #0
 80022be:	62bb      	str	r3, [r7, #40]	@ 0x28

  uint32_t              uwPrescalerValue = 0U;
 80022c0:	2300      	movs	r3, #0
 80022c2:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t              pFLatency;
  HAL_StatusTypeDef     status;

  /* Enable TIM9 clock */
  __HAL_RCC_TIM9_CLK_ENABLE();
 80022c4:	2300      	movs	r3, #0
 80022c6:	60bb      	str	r3, [r7, #8]
 80022c8:	4b2e      	ldr	r3, [pc, #184]	@ (8002384 <HAL_InitTick+0xd0>)
 80022ca:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80022cc:	4a2d      	ldr	r2, [pc, #180]	@ (8002384 <HAL_InitTick+0xd0>)
 80022ce:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80022d2:	6453      	str	r3, [r2, #68]	@ 0x44
 80022d4:	4b2b      	ldr	r3, [pc, #172]	@ (8002384 <HAL_InitTick+0xd0>)
 80022d6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80022d8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80022dc:	60bb      	str	r3, [r7, #8]
 80022de:	68bb      	ldr	r3, [r7, #8]
  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 80022e0:	f107 020c 	add.w	r2, r7, #12
 80022e4:	f107 0310 	add.w	r3, r7, #16
 80022e8:	4611      	mov	r1, r2
 80022ea:	4618      	mov	r0, r3
 80022ec:	f002 fc46 	bl	8004b7c <HAL_RCC_GetClockConfig>
  /* Compute TIM9 clock */
      uwTimclock = HAL_RCC_GetPCLK2Freq();
 80022f0:	f002 fc30 	bl	8004b54 <HAL_RCC_GetPCLK2Freq>
 80022f4:	62b8      	str	r0, [r7, #40]	@ 0x28

  /* Compute the prescaler value to have TIM9 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 80022f6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80022f8:	4a23      	ldr	r2, [pc, #140]	@ (8002388 <HAL_InitTick+0xd4>)
 80022fa:	fba2 2303 	umull	r2, r3, r2, r3
 80022fe:	0c9b      	lsrs	r3, r3, #18
 8002300:	3b01      	subs	r3, #1
 8002302:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Initialize TIM9 */
  htim9.Instance = TIM9;
 8002304:	4b21      	ldr	r3, [pc, #132]	@ (800238c <HAL_InitTick+0xd8>)
 8002306:	4a22      	ldr	r2, [pc, #136]	@ (8002390 <HAL_InitTick+0xdc>)
 8002308:	601a      	str	r2, [r3, #0]
  + Period = [(TIM9CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim9.Init.Period = (1000000U / 1000U) - 1U;
 800230a:	4b20      	ldr	r3, [pc, #128]	@ (800238c <HAL_InitTick+0xd8>)
 800230c:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8002310:	60da      	str	r2, [r3, #12]
  htim9.Init.Prescaler = uwPrescalerValue;
 8002312:	4a1e      	ldr	r2, [pc, #120]	@ (800238c <HAL_InitTick+0xd8>)
 8002314:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002316:	6053      	str	r3, [r2, #4]
  htim9.Init.ClockDivision = 0;
 8002318:	4b1c      	ldr	r3, [pc, #112]	@ (800238c <HAL_InitTick+0xd8>)
 800231a:	2200      	movs	r2, #0
 800231c:	611a      	str	r2, [r3, #16]
  htim9.Init.CounterMode = TIM_COUNTERMODE_UP;
 800231e:	4b1b      	ldr	r3, [pc, #108]	@ (800238c <HAL_InitTick+0xd8>)
 8002320:	2200      	movs	r2, #0
 8002322:	609a      	str	r2, [r3, #8]
  htim9.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002324:	4b19      	ldr	r3, [pc, #100]	@ (800238c <HAL_InitTick+0xd8>)
 8002326:	2200      	movs	r2, #0
 8002328:	619a      	str	r2, [r3, #24]

  status = HAL_TIM_Base_Init(&htim9);
 800232a:	4818      	ldr	r0, [pc, #96]	@ (800238c <HAL_InitTick+0xd8>)
 800232c:	f003 fa2a 	bl	8005784 <HAL_TIM_Base_Init>
 8002330:	4603      	mov	r3, r0
 8002332:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  if (status == HAL_OK)
 8002336:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800233a:	2b00      	cmp	r3, #0
 800233c:	d11b      	bne.n	8002376 <HAL_InitTick+0xc2>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim9);
 800233e:	4813      	ldr	r0, [pc, #76]	@ (800238c <HAL_InitTick+0xd8>)
 8002340:	f003 fa7a 	bl	8005838 <HAL_TIM_Base_Start_IT>
 8002344:	4603      	mov	r3, r0
 8002346:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    if (status == HAL_OK)
 800234a:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800234e:	2b00      	cmp	r3, #0
 8002350:	d111      	bne.n	8002376 <HAL_InitTick+0xc2>
    {
    /* Enable the TIM9 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM1_BRK_TIM9_IRQn);
 8002352:	2018      	movs	r0, #24
 8002354:	f000 fdce 	bl	8002ef4 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	2b0f      	cmp	r3, #15
 800235c:	d808      	bhi.n	8002370 <HAL_InitTick+0xbc>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM1_BRK_TIM9_IRQn, TickPriority, 0U);
 800235e:	2200      	movs	r2, #0
 8002360:	6879      	ldr	r1, [r7, #4]
 8002362:	2018      	movs	r0, #24
 8002364:	f000 fdaa 	bl	8002ebc <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8002368:	4a0a      	ldr	r2, [pc, #40]	@ (8002394 <HAL_InitTick+0xe0>)
 800236a:	687b      	ldr	r3, [r7, #4]
 800236c:	6013      	str	r3, [r2, #0]
 800236e:	e002      	b.n	8002376 <HAL_InitTick+0xc2>
      }
      else
      {
        status = HAL_ERROR;
 8002370:	2301      	movs	r3, #1
 8002372:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 8002376:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 800237a:	4618      	mov	r0, r3
 800237c:	3730      	adds	r7, #48	@ 0x30
 800237e:	46bd      	mov	sp, r7
 8002380:	bd80      	pop	{r7, pc}
 8002382:	bf00      	nop
 8002384:	40023800 	.word	0x40023800
 8002388:	431bde83 	.word	0x431bde83
 800238c:	200002cc 	.word	0x200002cc
 8002390:	40014000 	.word	0x40014000
 8002394:	20000014 	.word	0x20000014

08002398 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002398:	b480      	push	{r7}
 800239a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 800239c:	bf00      	nop
 800239e:	e7fd      	b.n	800239c <NMI_Handler+0x4>

080023a0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80023a0:	b480      	push	{r7}
 80023a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80023a4:	bf00      	nop
 80023a6:	e7fd      	b.n	80023a4 <HardFault_Handler+0x4>

080023a8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80023a8:	b480      	push	{r7}
 80023aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80023ac:	bf00      	nop
 80023ae:	e7fd      	b.n	80023ac <MemManage_Handler+0x4>

080023b0 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80023b0:	b480      	push	{r7}
 80023b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80023b4:	bf00      	nop
 80023b6:	e7fd      	b.n	80023b4 <BusFault_Handler+0x4>

080023b8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80023b8:	b480      	push	{r7}
 80023ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80023bc:	bf00      	nop
 80023be:	e7fd      	b.n	80023bc <UsageFault_Handler+0x4>

080023c0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80023c0:	b480      	push	{r7}
 80023c2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80023c4:	bf00      	nop
 80023c6:	46bd      	mov	sp, r7
 80023c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023cc:	4770      	bx	lr
	...

080023d0 <TIM1_BRK_TIM9_IRQHandler>:

/**
  * @brief This function handles TIM1 break interrupt and TIM9 global interrupt.
  */
void TIM1_BRK_TIM9_IRQHandler(void)
{
 80023d0:	b580      	push	{r7, lr}
 80023d2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_BRK_TIM9_IRQn 0 */

  /* USER CODE END TIM1_BRK_TIM9_IRQn 0 */
  HAL_TIM_IRQHandler(&htim9);
 80023d4:	4802      	ldr	r0, [pc, #8]	@ (80023e0 <TIM1_BRK_TIM9_IRQHandler+0x10>)
 80023d6:	f003 fb91 	bl	8005afc <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_BRK_TIM9_IRQn 1 */

  /* USER CODE END TIM1_BRK_TIM9_IRQn 1 */
}
 80023da:	bf00      	nop
 80023dc:	bd80      	pop	{r7, pc}
 80023de:	bf00      	nop
 80023e0:	200002cc 	.word	0x200002cc

080023e4 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 80023e4:	b580      	push	{r7, lr}
 80023e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 80023e8:	4802      	ldr	r0, [pc, #8]	@ (80023f4 <DMA2_Stream0_IRQHandler+0x10>)
 80023ea:	f000 fe97 	bl	800311c <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 80023ee:	bf00      	nop
 80023f0:	bd80      	pop	{r7, pc}
 80023f2:	bf00      	nop
 80023f4:	200000d4 	.word	0x200000d4

080023f8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80023f8:	b580      	push	{r7, lr}
 80023fa:	b086      	sub	sp, #24
 80023fc:	af00      	add	r7, sp, #0
 80023fe:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002400:	4a14      	ldr	r2, [pc, #80]	@ (8002454 <_sbrk+0x5c>)
 8002402:	4b15      	ldr	r3, [pc, #84]	@ (8002458 <_sbrk+0x60>)
 8002404:	1ad3      	subs	r3, r2, r3
 8002406:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002408:	697b      	ldr	r3, [r7, #20]
 800240a:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 800240c:	4b13      	ldr	r3, [pc, #76]	@ (800245c <_sbrk+0x64>)
 800240e:	681b      	ldr	r3, [r3, #0]
 8002410:	2b00      	cmp	r3, #0
 8002412:	d102      	bne.n	800241a <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002414:	4b11      	ldr	r3, [pc, #68]	@ (800245c <_sbrk+0x64>)
 8002416:	4a12      	ldr	r2, [pc, #72]	@ (8002460 <_sbrk+0x68>)
 8002418:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800241a:	4b10      	ldr	r3, [pc, #64]	@ (800245c <_sbrk+0x64>)
 800241c:	681a      	ldr	r2, [r3, #0]
 800241e:	687b      	ldr	r3, [r7, #4]
 8002420:	4413      	add	r3, r2
 8002422:	693a      	ldr	r2, [r7, #16]
 8002424:	429a      	cmp	r2, r3
 8002426:	d207      	bcs.n	8002438 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002428:	f008 ff68 	bl	800b2fc <__errno>
 800242c:	4603      	mov	r3, r0
 800242e:	220c      	movs	r2, #12
 8002430:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002432:	f04f 33ff 	mov.w	r3, #4294967295
 8002436:	e009      	b.n	800244c <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002438:	4b08      	ldr	r3, [pc, #32]	@ (800245c <_sbrk+0x64>)
 800243a:	681b      	ldr	r3, [r3, #0]
 800243c:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800243e:	4b07      	ldr	r3, [pc, #28]	@ (800245c <_sbrk+0x64>)
 8002440:	681a      	ldr	r2, [r3, #0]
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	4413      	add	r3, r2
 8002446:	4a05      	ldr	r2, [pc, #20]	@ (800245c <_sbrk+0x64>)
 8002448:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800244a:	68fb      	ldr	r3, [r7, #12]
}
 800244c:	4618      	mov	r0, r3
 800244e:	3718      	adds	r7, #24
 8002450:	46bd      	mov	sp, r7
 8002452:	bd80      	pop	{r7, pc}
 8002454:	20010000 	.word	0x20010000
 8002458:	00000400 	.word	0x00000400
 800245c:	20000314 	.word	0x20000314
 8002460:	20004e50 	.word	0x20004e50

08002464 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002464:	b480      	push	{r7}
 8002466:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002468:	4b06      	ldr	r3, [pc, #24]	@ (8002484 <SystemInit+0x20>)
 800246a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800246e:	4a05      	ldr	r2, [pc, #20]	@ (8002484 <SystemInit+0x20>)
 8002470:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002474:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002478:	bf00      	nop
 800247a:	46bd      	mov	sp, r7
 800247c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002480:	4770      	bx	lr
 8002482:	bf00      	nop
 8002484:	e000ed00 	.word	0xe000ed00

08002488 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8002488:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80024c0 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 800248c:	f7ff ffea 	bl	8002464 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002490:	480c      	ldr	r0, [pc, #48]	@ (80024c4 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8002492:	490d      	ldr	r1, [pc, #52]	@ (80024c8 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8002494:	4a0d      	ldr	r2, [pc, #52]	@ (80024cc <LoopFillZerobss+0x1a>)
  movs r3, #0
 8002496:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002498:	e002      	b.n	80024a0 <LoopCopyDataInit>

0800249a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800249a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800249c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800249e:	3304      	adds	r3, #4

080024a0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80024a0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80024a2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80024a4:	d3f9      	bcc.n	800249a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80024a6:	4a0a      	ldr	r2, [pc, #40]	@ (80024d0 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80024a8:	4c0a      	ldr	r4, [pc, #40]	@ (80024d4 <LoopFillZerobss+0x22>)
  movs r3, #0
 80024aa:	2300      	movs	r3, #0
  b LoopFillZerobss
 80024ac:	e001      	b.n	80024b2 <LoopFillZerobss>

080024ae <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80024ae:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80024b0:	3204      	adds	r2, #4

080024b2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80024b2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80024b4:	d3fb      	bcc.n	80024ae <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80024b6:	f008 ff27 	bl	800b308 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80024ba:	f7fe fb41 	bl	8000b40 <main>
  bx  lr    
 80024be:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 80024c0:	20010000 	.word	0x20010000
  ldr r0, =_sdata
 80024c4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80024c8:	20000070 	.word	0x20000070
  ldr r2, =_sidata
 80024cc:	0800c024 	.word	0x0800c024
  ldr r2, =_sbss
 80024d0:	20000070 	.word	0x20000070
  ldr r4, =_ebss
 80024d4:	20004e4c 	.word	0x20004e4c

080024d8 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80024d8:	e7fe      	b.n	80024d8 <ADC_IRQHandler>
	...

080024dc <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80024dc:	b580      	push	{r7, lr}
 80024de:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80024e0:	4b0e      	ldr	r3, [pc, #56]	@ (800251c <HAL_Init+0x40>)
 80024e2:	681b      	ldr	r3, [r3, #0]
 80024e4:	4a0d      	ldr	r2, [pc, #52]	@ (800251c <HAL_Init+0x40>)
 80024e6:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80024ea:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80024ec:	4b0b      	ldr	r3, [pc, #44]	@ (800251c <HAL_Init+0x40>)
 80024ee:	681b      	ldr	r3, [r3, #0]
 80024f0:	4a0a      	ldr	r2, [pc, #40]	@ (800251c <HAL_Init+0x40>)
 80024f2:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80024f6:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80024f8:	4b08      	ldr	r3, [pc, #32]	@ (800251c <HAL_Init+0x40>)
 80024fa:	681b      	ldr	r3, [r3, #0]
 80024fc:	4a07      	ldr	r2, [pc, #28]	@ (800251c <HAL_Init+0x40>)
 80024fe:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002502:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002504:	2003      	movs	r0, #3
 8002506:	f000 fcce 	bl	8002ea6 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800250a:	200f      	movs	r0, #15
 800250c:	f7ff fed2 	bl	80022b4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002510:	f7ff fcde 	bl	8001ed0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002514:	2300      	movs	r3, #0
}
 8002516:	4618      	mov	r0, r3
 8002518:	bd80      	pop	{r7, pc}
 800251a:	bf00      	nop
 800251c:	40023c00 	.word	0x40023c00

08002520 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002520:	b480      	push	{r7}
 8002522:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002524:	4b06      	ldr	r3, [pc, #24]	@ (8002540 <HAL_IncTick+0x20>)
 8002526:	781b      	ldrb	r3, [r3, #0]
 8002528:	461a      	mov	r2, r3
 800252a:	4b06      	ldr	r3, [pc, #24]	@ (8002544 <HAL_IncTick+0x24>)
 800252c:	681b      	ldr	r3, [r3, #0]
 800252e:	4413      	add	r3, r2
 8002530:	4a04      	ldr	r2, [pc, #16]	@ (8002544 <HAL_IncTick+0x24>)
 8002532:	6013      	str	r3, [r2, #0]
}
 8002534:	bf00      	nop
 8002536:	46bd      	mov	sp, r7
 8002538:	f85d 7b04 	ldr.w	r7, [sp], #4
 800253c:	4770      	bx	lr
 800253e:	bf00      	nop
 8002540:	20000018 	.word	0x20000018
 8002544:	20000318 	.word	0x20000318

08002548 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002548:	b480      	push	{r7}
 800254a:	af00      	add	r7, sp, #0
  return uwTick;
 800254c:	4b03      	ldr	r3, [pc, #12]	@ (800255c <HAL_GetTick+0x14>)
 800254e:	681b      	ldr	r3, [r3, #0]
}
 8002550:	4618      	mov	r0, r3
 8002552:	46bd      	mov	sp, r7
 8002554:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002558:	4770      	bx	lr
 800255a:	bf00      	nop
 800255c:	20000318 	.word	0x20000318

08002560 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002560:	b580      	push	{r7, lr}
 8002562:	b084      	sub	sp, #16
 8002564:	af00      	add	r7, sp, #0
 8002566:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002568:	2300      	movs	r3, #0
 800256a:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 800256c:	687b      	ldr	r3, [r7, #4]
 800256e:	2b00      	cmp	r3, #0
 8002570:	d101      	bne.n	8002576 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8002572:	2301      	movs	r3, #1
 8002574:	e033      	b.n	80025de <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800257a:	2b00      	cmp	r3, #0
 800257c:	d109      	bne.n	8002592 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800257e:	6878      	ldr	r0, [r7, #4]
 8002580:	f7ff fcd2 	bl	8001f28 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	2200      	movs	r2, #0
 8002588:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	2200      	movs	r2, #0
 800258e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002596:	f003 0310 	and.w	r3, r3, #16
 800259a:	2b00      	cmp	r3, #0
 800259c:	d118      	bne.n	80025d0 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80025a2:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 80025a6:	f023 0302 	bic.w	r3, r3, #2
 80025aa:	f043 0202 	orr.w	r2, r3, #2
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 80025b2:	6878      	ldr	r0, [r7, #4]
 80025b4:	f000 fa4c 	bl	8002a50 <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	2200      	movs	r2, #0
 80025bc:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80025be:	687b      	ldr	r3, [r7, #4]
 80025c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80025c2:	f023 0303 	bic.w	r3, r3, #3
 80025c6:	f043 0201 	orr.w	r2, r3, #1
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	641a      	str	r2, [r3, #64]	@ 0x40
 80025ce:	e001      	b.n	80025d4 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 80025d0:	2301      	movs	r3, #1
 80025d2:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	2200      	movs	r2, #0
 80025d8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 80025dc:	7bfb      	ldrb	r3, [r7, #15]
}
 80025de:	4618      	mov	r0, r3
 80025e0:	3710      	adds	r7, #16
 80025e2:	46bd      	mov	sp, r7
 80025e4:	bd80      	pop	{r7, pc}
	...

080025e8 <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 80025e8:	b580      	push	{r7, lr}
 80025ea:	b088      	sub	sp, #32
 80025ec:	af00      	add	r7, sp, #0
 80025ee:	60f8      	str	r0, [r7, #12]
 80025f0:	60b9      	str	r1, [r7, #8]
 80025f2:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 80025f4:	2300      	movs	r3, #0
 80025f6:	617b      	str	r3, [r7, #20]
  ADC_Common_TypeDef *tmpADC_Common;
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80025f8:	2300      	movs	r3, #0
 80025fa:	77fb      	strb	r3, [r7, #31]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));

  /* Process locked */
  __HAL_LOCK(hadc);
 80025fc:	68fb      	ldr	r3, [r7, #12]
 80025fe:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002602:	2b01      	cmp	r3, #1
 8002604:	d101      	bne.n	800260a <HAL_ADC_Start_DMA+0x22>
 8002606:	2302      	movs	r3, #2
 8002608:	e0d0      	b.n	80027ac <HAL_ADC_Start_DMA+0x1c4>
 800260a:	68fb      	ldr	r3, [r7, #12]
 800260c:	2201      	movs	r2, #1
 800260e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during
  Tstab time the ADC's stabilization */
  if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8002612:	68fb      	ldr	r3, [r7, #12]
 8002614:	681b      	ldr	r3, [r3, #0]
 8002616:	689b      	ldr	r3, [r3, #8]
 8002618:	f003 0301 	and.w	r3, r3, #1
 800261c:	2b01      	cmp	r3, #1
 800261e:	d018      	beq.n	8002652 <HAL_ADC_Start_DMA+0x6a>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8002620:	68fb      	ldr	r3, [r7, #12]
 8002622:	681b      	ldr	r3, [r3, #0]
 8002624:	689a      	ldr	r2, [r3, #8]
 8002626:	68fb      	ldr	r3, [r7, #12]
 8002628:	681b      	ldr	r3, [r3, #0]
 800262a:	f042 0201 	orr.w	r2, r2, #1
 800262e:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8002630:	4b60      	ldr	r3, [pc, #384]	@ (80027b4 <HAL_ADC_Start_DMA+0x1cc>)
 8002632:	681b      	ldr	r3, [r3, #0]
 8002634:	4a60      	ldr	r2, [pc, #384]	@ (80027b8 <HAL_ADC_Start_DMA+0x1d0>)
 8002636:	fba2 2303 	umull	r2, r3, r2, r3
 800263a:	0c9a      	lsrs	r2, r3, #18
 800263c:	4613      	mov	r3, r2
 800263e:	005b      	lsls	r3, r3, #1
 8002640:	4413      	add	r3, r2
 8002642:	617b      	str	r3, [r7, #20]
    while (counter != 0U)
 8002644:	e002      	b.n	800264c <HAL_ADC_Start_DMA+0x64>
    {
      counter--;
 8002646:	697b      	ldr	r3, [r7, #20]
 8002648:	3b01      	subs	r3, #1
 800264a:	617b      	str	r3, [r7, #20]
    while (counter != 0U)
 800264c:	697b      	ldr	r3, [r7, #20]
 800264e:	2b00      	cmp	r3, #0
 8002650:	d1f9      	bne.n	8002646 <HAL_ADC_Start_DMA+0x5e>
    }
  }

  /* Check ADC DMA Mode                                                     */
  /* - disable the DMA Mode if it is already enabled                        */
  if ((hadc->Instance->CR2 & ADC_CR2_DMA) == ADC_CR2_DMA)
 8002652:	68fb      	ldr	r3, [r7, #12]
 8002654:	681b      	ldr	r3, [r3, #0]
 8002656:	689b      	ldr	r3, [r3, #8]
 8002658:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800265c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002660:	d107      	bne.n	8002672 <HAL_ADC_Start_DMA+0x8a>
  {
    CLEAR_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 8002662:	68fb      	ldr	r3, [r7, #12]
 8002664:	681b      	ldr	r3, [r3, #0]
 8002666:	689a      	ldr	r2, [r3, #8]
 8002668:	68fb      	ldr	r3, [r7, #12]
 800266a:	681b      	ldr	r3, [r3, #0]
 800266c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002670:	609a      	str	r2, [r3, #8]
  }

  /* Start conversion if ADC is effectively enabled */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8002672:	68fb      	ldr	r3, [r7, #12]
 8002674:	681b      	ldr	r3, [r3, #0]
 8002676:	689b      	ldr	r3, [r3, #8]
 8002678:	f003 0301 	and.w	r3, r3, #1
 800267c:	2b01      	cmp	r3, #1
 800267e:	f040 8088 	bne.w	8002792 <HAL_ADC_Start_DMA+0x1aa>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8002682:	68fb      	ldr	r3, [r7, #12]
 8002684:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002686:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 800268a:	f023 0301 	bic.w	r3, r3, #1
 800268e:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8002692:	68fb      	ldr	r3, [r7, #12]
 8002694:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);

    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8002696:	68fb      	ldr	r3, [r7, #12]
 8002698:	681b      	ldr	r3, [r3, #0]
 800269a:	685b      	ldr	r3, [r3, #4]
 800269c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80026a0:	2b00      	cmp	r3, #0
 80026a2:	d007      	beq.n	80026b4 <HAL_ADC_Start_DMA+0xcc>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 80026a4:	68fb      	ldr	r3, [r7, #12]
 80026a6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80026a8:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 80026ac:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 80026b0:	68fb      	ldr	r3, [r7, #12]
 80026b2:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80026b4:	68fb      	ldr	r3, [r7, #12]
 80026b6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80026b8:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80026bc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80026c0:	d106      	bne.n	80026d0 <HAL_ADC_Start_DMA+0xe8>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 80026c2:	68fb      	ldr	r3, [r7, #12]
 80026c4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80026c6:	f023 0206 	bic.w	r2, r3, #6
 80026ca:	68fb      	ldr	r3, [r7, #12]
 80026cc:	645a      	str	r2, [r3, #68]	@ 0x44
 80026ce:	e002      	b.n	80026d6 <HAL_ADC_Start_DMA+0xee>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 80026d0:	68fb      	ldr	r3, [r7, #12]
 80026d2:	2200      	movs	r2, #0
 80026d4:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 80026d6:	68fb      	ldr	r3, [r7, #12]
 80026d8:	2200      	movs	r2, #0
 80026da:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80026de:	4b37      	ldr	r3, [pc, #220]	@ (80027bc <HAL_ADC_Start_DMA+0x1d4>)
 80026e0:	61bb      	str	r3, [r7, #24]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 80026e2:	68fb      	ldr	r3, [r7, #12]
 80026e4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80026e6:	4a36      	ldr	r2, [pc, #216]	@ (80027c0 <HAL_ADC_Start_DMA+0x1d8>)
 80026e8:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 80026ea:	68fb      	ldr	r3, [r7, #12]
 80026ec:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80026ee:	4a35      	ldr	r2, [pc, #212]	@ (80027c4 <HAL_ADC_Start_DMA+0x1dc>)
 80026f0:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 80026f2:	68fb      	ldr	r3, [r7, #12]
 80026f4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80026f6:	4a34      	ldr	r2, [pc, #208]	@ (80027c8 <HAL_ADC_Start_DMA+0x1e0>)
 80026f8:	64da      	str	r2, [r3, #76]	@ 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 80026fa:	68fb      	ldr	r3, [r7, #12]
 80026fc:	681b      	ldr	r3, [r3, #0]
 80026fe:	f06f 0222 	mvn.w	r2, #34	@ 0x22
 8002702:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8002704:	68fb      	ldr	r3, [r7, #12]
 8002706:	681b      	ldr	r3, [r3, #0]
 8002708:	685a      	ldr	r2, [r3, #4]
 800270a:	68fb      	ldr	r3, [r7, #12]
 800270c:	681b      	ldr	r3, [r3, #0]
 800270e:	f042 6280 	orr.w	r2, r2, #67108864	@ 0x4000000
 8002712:	605a      	str	r2, [r3, #4]

    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 8002714:	68fb      	ldr	r3, [r7, #12]
 8002716:	681b      	ldr	r3, [r3, #0]
 8002718:	689a      	ldr	r2, [r3, #8]
 800271a:	68fb      	ldr	r3, [r7, #12]
 800271c:	681b      	ldr	r3, [r3, #0]
 800271e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002722:	609a      	str	r2, [r3, #8]

    /* Start the DMA channel */
    tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8002724:	68fb      	ldr	r3, [r7, #12]
 8002726:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 8002728:	68fb      	ldr	r3, [r7, #12]
 800272a:	681b      	ldr	r3, [r3, #0]
 800272c:	334c      	adds	r3, #76	@ 0x4c
 800272e:	4619      	mov	r1, r3
 8002730:	68ba      	ldr	r2, [r7, #8]
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	f000 fc9a 	bl	800306c <HAL_DMA_Start_IT>
 8002738:	4603      	mov	r3, r0
 800273a:	77fb      	strb	r3, [r7, #31]

    /* Check if Multimode enabled */
    if (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 800273c:	69bb      	ldr	r3, [r7, #24]
 800273e:	685b      	ldr	r3, [r3, #4]
 8002740:	f003 031f 	and.w	r3, r3, #31
 8002744:	2b00      	cmp	r3, #0
 8002746:	d10f      	bne.n	8002768 <HAL_ADC_Start_DMA+0x180>
      if ((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
          || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET)
 8002748:	68fb      	ldr	r3, [r7, #12]
 800274a:	681b      	ldr	r3, [r3, #0]
 800274c:	689b      	ldr	r3, [r3, #8]
 800274e:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8002752:	2b00      	cmp	r3, #0
 8002754:	d129      	bne.n	80027aa <HAL_ADC_Start_DMA+0x1c2>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002756:	68fb      	ldr	r3, [r7, #12]
 8002758:	681b      	ldr	r3, [r3, #0]
 800275a:	689a      	ldr	r2, [r3, #8]
 800275c:	68fb      	ldr	r3, [r7, #12]
 800275e:	681b      	ldr	r3, [r3, #0]
 8002760:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8002764:	609a      	str	r2, [r3, #8]
 8002766:	e020      	b.n	80027aa <HAL_ADC_Start_DMA+0x1c2>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if ((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8002768:	68fb      	ldr	r3, [r7, #12]
 800276a:	681b      	ldr	r3, [r3, #0]
 800276c:	4a17      	ldr	r2, [pc, #92]	@ (80027cc <HAL_ADC_Start_DMA+0x1e4>)
 800276e:	4293      	cmp	r3, r2
 8002770:	d11b      	bne.n	80027aa <HAL_ADC_Start_DMA+0x1c2>
 8002772:	68fb      	ldr	r3, [r7, #12]
 8002774:	681b      	ldr	r3, [r3, #0]
 8002776:	689b      	ldr	r3, [r3, #8]
 8002778:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 800277c:	2b00      	cmp	r3, #0
 800277e:	d114      	bne.n	80027aa <HAL_ADC_Start_DMA+0x1c2>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002780:	68fb      	ldr	r3, [r7, #12]
 8002782:	681b      	ldr	r3, [r3, #0]
 8002784:	689a      	ldr	r2, [r3, #8]
 8002786:	68fb      	ldr	r3, [r7, #12]
 8002788:	681b      	ldr	r3, [r3, #0]
 800278a:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 800278e:	609a      	str	r2, [r3, #8]
 8002790:	e00b      	b.n	80027aa <HAL_ADC_Start_DMA+0x1c2>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002792:	68fb      	ldr	r3, [r7, #12]
 8002794:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002796:	f043 0210 	orr.w	r2, r3, #16
 800279a:	68fb      	ldr	r3, [r7, #12]
 800279c:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800279e:	68fb      	ldr	r3, [r7, #12]
 80027a0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80027a2:	f043 0201 	orr.w	r2, r3, #1
 80027a6:	68fb      	ldr	r3, [r7, #12]
 80027a8:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Return function status */
  return tmp_hal_status;
 80027aa:	7ffb      	ldrb	r3, [r7, #31]
}
 80027ac:	4618      	mov	r0, r3
 80027ae:	3720      	adds	r7, #32
 80027b0:	46bd      	mov	sp, r7
 80027b2:	bd80      	pop	{r7, pc}
 80027b4:	20000010 	.word	0x20000010
 80027b8:	431bde83 	.word	0x431bde83
 80027bc:	40012300 	.word	0x40012300
 80027c0:	08002c49 	.word	0x08002c49
 80027c4:	08002d03 	.word	0x08002d03
 80027c8:	08002d1f 	.word	0x08002d1f
 80027cc:	40012000 	.word	0x40012000

080027d0 <HAL_ADC_ConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 80027d0:	b480      	push	{r7}
 80027d2:	b083      	sub	sp, #12
 80027d4:	af00      	add	r7, sp, #0
 80027d6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvCpltCallback could be implemented in the user file
   */
}
 80027d8:	bf00      	nop
 80027da:	370c      	adds	r7, #12
 80027dc:	46bd      	mov	sp, r7
 80027de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027e2:	4770      	bx	lr

080027e4 <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 80027e4:	b480      	push	{r7}
 80027e6:	b083      	sub	sp, #12
 80027e8:	af00      	add	r7, sp, #0
 80027ea:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 80027ec:	bf00      	nop
 80027ee:	370c      	adds	r7, #12
 80027f0:	46bd      	mov	sp, r7
 80027f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027f6:	4770      	bx	lr

080027f8 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 80027f8:	b480      	push	{r7}
 80027fa:	b083      	sub	sp, #12
 80027fc:	af00      	add	r7, sp, #0
 80027fe:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 8002800:	bf00      	nop
 8002802:	370c      	adds	r7, #12
 8002804:	46bd      	mov	sp, r7
 8002806:	f85d 7b04 	ldr.w	r7, [sp], #4
 800280a:	4770      	bx	lr

0800280c <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 800280c:	b480      	push	{r7}
 800280e:	b085      	sub	sp, #20
 8002810:	af00      	add	r7, sp, #0
 8002812:	6078      	str	r0, [r7, #4]
 8002814:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8002816:	2300      	movs	r3, #0
 8002818:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002820:	2b01      	cmp	r3, #1
 8002822:	d101      	bne.n	8002828 <HAL_ADC_ConfigChannel+0x1c>
 8002824:	2302      	movs	r3, #2
 8002826:	e105      	b.n	8002a34 <HAL_ADC_ConfigChannel+0x228>
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	2201      	movs	r2, #1
 800282c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8002830:	683b      	ldr	r3, [r7, #0]
 8002832:	681b      	ldr	r3, [r3, #0]
 8002834:	2b09      	cmp	r3, #9
 8002836:	d925      	bls.n	8002884 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8002838:	687b      	ldr	r3, [r7, #4]
 800283a:	681b      	ldr	r3, [r3, #0]
 800283c:	68d9      	ldr	r1, [r3, #12]
 800283e:	683b      	ldr	r3, [r7, #0]
 8002840:	681b      	ldr	r3, [r3, #0]
 8002842:	b29b      	uxth	r3, r3
 8002844:	461a      	mov	r2, r3
 8002846:	4613      	mov	r3, r2
 8002848:	005b      	lsls	r3, r3, #1
 800284a:	4413      	add	r3, r2
 800284c:	3b1e      	subs	r3, #30
 800284e:	2207      	movs	r2, #7
 8002850:	fa02 f303 	lsl.w	r3, r2, r3
 8002854:	43da      	mvns	r2, r3
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	681b      	ldr	r3, [r3, #0]
 800285a:	400a      	ands	r2, r1
 800285c:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 800285e:	687b      	ldr	r3, [r7, #4]
 8002860:	681b      	ldr	r3, [r3, #0]
 8002862:	68d9      	ldr	r1, [r3, #12]
 8002864:	683b      	ldr	r3, [r7, #0]
 8002866:	689a      	ldr	r2, [r3, #8]
 8002868:	683b      	ldr	r3, [r7, #0]
 800286a:	681b      	ldr	r3, [r3, #0]
 800286c:	b29b      	uxth	r3, r3
 800286e:	4618      	mov	r0, r3
 8002870:	4603      	mov	r3, r0
 8002872:	005b      	lsls	r3, r3, #1
 8002874:	4403      	add	r3, r0
 8002876:	3b1e      	subs	r3, #30
 8002878:	409a      	lsls	r2, r3
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	681b      	ldr	r3, [r3, #0]
 800287e:	430a      	orrs	r2, r1
 8002880:	60da      	str	r2, [r3, #12]
 8002882:	e022      	b.n	80028ca <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8002884:	687b      	ldr	r3, [r7, #4]
 8002886:	681b      	ldr	r3, [r3, #0]
 8002888:	6919      	ldr	r1, [r3, #16]
 800288a:	683b      	ldr	r3, [r7, #0]
 800288c:	681b      	ldr	r3, [r3, #0]
 800288e:	b29b      	uxth	r3, r3
 8002890:	461a      	mov	r2, r3
 8002892:	4613      	mov	r3, r2
 8002894:	005b      	lsls	r3, r3, #1
 8002896:	4413      	add	r3, r2
 8002898:	2207      	movs	r2, #7
 800289a:	fa02 f303 	lsl.w	r3, r2, r3
 800289e:	43da      	mvns	r2, r3
 80028a0:	687b      	ldr	r3, [r7, #4]
 80028a2:	681b      	ldr	r3, [r3, #0]
 80028a4:	400a      	ands	r2, r1
 80028a6:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 80028a8:	687b      	ldr	r3, [r7, #4]
 80028aa:	681b      	ldr	r3, [r3, #0]
 80028ac:	6919      	ldr	r1, [r3, #16]
 80028ae:	683b      	ldr	r3, [r7, #0]
 80028b0:	689a      	ldr	r2, [r3, #8]
 80028b2:	683b      	ldr	r3, [r7, #0]
 80028b4:	681b      	ldr	r3, [r3, #0]
 80028b6:	b29b      	uxth	r3, r3
 80028b8:	4618      	mov	r0, r3
 80028ba:	4603      	mov	r3, r0
 80028bc:	005b      	lsls	r3, r3, #1
 80028be:	4403      	add	r3, r0
 80028c0:	409a      	lsls	r2, r3
 80028c2:	687b      	ldr	r3, [r7, #4]
 80028c4:	681b      	ldr	r3, [r3, #0]
 80028c6:	430a      	orrs	r2, r1
 80028c8:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 80028ca:	683b      	ldr	r3, [r7, #0]
 80028cc:	685b      	ldr	r3, [r3, #4]
 80028ce:	2b06      	cmp	r3, #6
 80028d0:	d824      	bhi.n	800291c <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 80028d2:	687b      	ldr	r3, [r7, #4]
 80028d4:	681b      	ldr	r3, [r3, #0]
 80028d6:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 80028d8:	683b      	ldr	r3, [r7, #0]
 80028da:	685a      	ldr	r2, [r3, #4]
 80028dc:	4613      	mov	r3, r2
 80028de:	009b      	lsls	r3, r3, #2
 80028e0:	4413      	add	r3, r2
 80028e2:	3b05      	subs	r3, #5
 80028e4:	221f      	movs	r2, #31
 80028e6:	fa02 f303 	lsl.w	r3, r2, r3
 80028ea:	43da      	mvns	r2, r3
 80028ec:	687b      	ldr	r3, [r7, #4]
 80028ee:	681b      	ldr	r3, [r3, #0]
 80028f0:	400a      	ands	r2, r1
 80028f2:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	681b      	ldr	r3, [r3, #0]
 80028f8:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 80028fa:	683b      	ldr	r3, [r7, #0]
 80028fc:	681b      	ldr	r3, [r3, #0]
 80028fe:	b29b      	uxth	r3, r3
 8002900:	4618      	mov	r0, r3
 8002902:	683b      	ldr	r3, [r7, #0]
 8002904:	685a      	ldr	r2, [r3, #4]
 8002906:	4613      	mov	r3, r2
 8002908:	009b      	lsls	r3, r3, #2
 800290a:	4413      	add	r3, r2
 800290c:	3b05      	subs	r3, #5
 800290e:	fa00 f203 	lsl.w	r2, r0, r3
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	681b      	ldr	r3, [r3, #0]
 8002916:	430a      	orrs	r2, r1
 8002918:	635a      	str	r2, [r3, #52]	@ 0x34
 800291a:	e04c      	b.n	80029b6 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 800291c:	683b      	ldr	r3, [r7, #0]
 800291e:	685b      	ldr	r3, [r3, #4]
 8002920:	2b0c      	cmp	r3, #12
 8002922:	d824      	bhi.n	800296e <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	681b      	ldr	r3, [r3, #0]
 8002928:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 800292a:	683b      	ldr	r3, [r7, #0]
 800292c:	685a      	ldr	r2, [r3, #4]
 800292e:	4613      	mov	r3, r2
 8002930:	009b      	lsls	r3, r3, #2
 8002932:	4413      	add	r3, r2
 8002934:	3b23      	subs	r3, #35	@ 0x23
 8002936:	221f      	movs	r2, #31
 8002938:	fa02 f303 	lsl.w	r3, r2, r3
 800293c:	43da      	mvns	r2, r3
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	681b      	ldr	r3, [r3, #0]
 8002942:	400a      	ands	r2, r1
 8002944:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8002946:	687b      	ldr	r3, [r7, #4]
 8002948:	681b      	ldr	r3, [r3, #0]
 800294a:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 800294c:	683b      	ldr	r3, [r7, #0]
 800294e:	681b      	ldr	r3, [r3, #0]
 8002950:	b29b      	uxth	r3, r3
 8002952:	4618      	mov	r0, r3
 8002954:	683b      	ldr	r3, [r7, #0]
 8002956:	685a      	ldr	r2, [r3, #4]
 8002958:	4613      	mov	r3, r2
 800295a:	009b      	lsls	r3, r3, #2
 800295c:	4413      	add	r3, r2
 800295e:	3b23      	subs	r3, #35	@ 0x23
 8002960:	fa00 f203 	lsl.w	r2, r0, r3
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	681b      	ldr	r3, [r3, #0]
 8002968:	430a      	orrs	r2, r1
 800296a:	631a      	str	r2, [r3, #48]	@ 0x30
 800296c:	e023      	b.n	80029b6 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	681b      	ldr	r3, [r3, #0]
 8002972:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002974:	683b      	ldr	r3, [r7, #0]
 8002976:	685a      	ldr	r2, [r3, #4]
 8002978:	4613      	mov	r3, r2
 800297a:	009b      	lsls	r3, r3, #2
 800297c:	4413      	add	r3, r2
 800297e:	3b41      	subs	r3, #65	@ 0x41
 8002980:	221f      	movs	r2, #31
 8002982:	fa02 f303 	lsl.w	r3, r2, r3
 8002986:	43da      	mvns	r2, r3
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	681b      	ldr	r3, [r3, #0]
 800298c:	400a      	ands	r2, r1
 800298e:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8002990:	687b      	ldr	r3, [r7, #4]
 8002992:	681b      	ldr	r3, [r3, #0]
 8002994:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002996:	683b      	ldr	r3, [r7, #0]
 8002998:	681b      	ldr	r3, [r3, #0]
 800299a:	b29b      	uxth	r3, r3
 800299c:	4618      	mov	r0, r3
 800299e:	683b      	ldr	r3, [r7, #0]
 80029a0:	685a      	ldr	r2, [r3, #4]
 80029a2:	4613      	mov	r3, r2
 80029a4:	009b      	lsls	r3, r3, #2
 80029a6:	4413      	add	r3, r2
 80029a8:	3b41      	subs	r3, #65	@ 0x41
 80029aa:	fa00 f203 	lsl.w	r2, r0, r3
 80029ae:	687b      	ldr	r3, [r7, #4]
 80029b0:	681b      	ldr	r3, [r3, #0]
 80029b2:	430a      	orrs	r2, r1
 80029b4:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80029b6:	4b22      	ldr	r3, [pc, #136]	@ (8002a40 <HAL_ADC_ConfigChannel+0x234>)
 80029b8:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	681b      	ldr	r3, [r3, #0]
 80029be:	4a21      	ldr	r2, [pc, #132]	@ (8002a44 <HAL_ADC_ConfigChannel+0x238>)
 80029c0:	4293      	cmp	r3, r2
 80029c2:	d109      	bne.n	80029d8 <HAL_ADC_ConfigChannel+0x1cc>
 80029c4:	683b      	ldr	r3, [r7, #0]
 80029c6:	681b      	ldr	r3, [r3, #0]
 80029c8:	2b12      	cmp	r3, #18
 80029ca:	d105      	bne.n	80029d8 <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 80029cc:	68fb      	ldr	r3, [r7, #12]
 80029ce:	685b      	ldr	r3, [r3, #4]
 80029d0:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 80029d4:	68fb      	ldr	r3, [r7, #12]
 80029d6:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	681b      	ldr	r3, [r3, #0]
 80029dc:	4a19      	ldr	r2, [pc, #100]	@ (8002a44 <HAL_ADC_ConfigChannel+0x238>)
 80029de:	4293      	cmp	r3, r2
 80029e0:	d123      	bne.n	8002a2a <HAL_ADC_ConfigChannel+0x21e>
 80029e2:	683b      	ldr	r3, [r7, #0]
 80029e4:	681b      	ldr	r3, [r3, #0]
 80029e6:	2b10      	cmp	r3, #16
 80029e8:	d003      	beq.n	80029f2 <HAL_ADC_ConfigChannel+0x1e6>
 80029ea:	683b      	ldr	r3, [r7, #0]
 80029ec:	681b      	ldr	r3, [r3, #0]
 80029ee:	2b11      	cmp	r3, #17
 80029f0:	d11b      	bne.n	8002a2a <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 80029f2:	68fb      	ldr	r3, [r7, #12]
 80029f4:	685b      	ldr	r3, [r3, #4]
 80029f6:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 80029fa:	68fb      	ldr	r3, [r7, #12]
 80029fc:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 80029fe:	683b      	ldr	r3, [r7, #0]
 8002a00:	681b      	ldr	r3, [r3, #0]
 8002a02:	2b10      	cmp	r3, #16
 8002a04:	d111      	bne.n	8002a2a <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8002a06:	4b10      	ldr	r3, [pc, #64]	@ (8002a48 <HAL_ADC_ConfigChannel+0x23c>)
 8002a08:	681b      	ldr	r3, [r3, #0]
 8002a0a:	4a10      	ldr	r2, [pc, #64]	@ (8002a4c <HAL_ADC_ConfigChannel+0x240>)
 8002a0c:	fba2 2303 	umull	r2, r3, r2, r3
 8002a10:	0c9a      	lsrs	r2, r3, #18
 8002a12:	4613      	mov	r3, r2
 8002a14:	009b      	lsls	r3, r3, #2
 8002a16:	4413      	add	r3, r2
 8002a18:	005b      	lsls	r3, r3, #1
 8002a1a:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8002a1c:	e002      	b.n	8002a24 <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 8002a1e:	68bb      	ldr	r3, [r7, #8]
 8002a20:	3b01      	subs	r3, #1
 8002a22:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8002a24:	68bb      	ldr	r3, [r7, #8]
 8002a26:	2b00      	cmp	r3, #0
 8002a28:	d1f9      	bne.n	8002a1e <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	2200      	movs	r2, #0
 8002a2e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 8002a32:	2300      	movs	r3, #0
}
 8002a34:	4618      	mov	r0, r3
 8002a36:	3714      	adds	r7, #20
 8002a38:	46bd      	mov	sp, r7
 8002a3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a3e:	4770      	bx	lr
 8002a40:	40012300 	.word	0x40012300
 8002a44:	40012000 	.word	0x40012000
 8002a48:	20000010 	.word	0x20000010
 8002a4c:	431bde83 	.word	0x431bde83

08002a50 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002a50:	b480      	push	{r7}
 8002a52:	b085      	sub	sp, #20
 8002a54:	af00      	add	r7, sp, #0
 8002a56:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002a58:	4b79      	ldr	r3, [pc, #484]	@ (8002c40 <ADC_Init+0x1f0>)
 8002a5a:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8002a5c:	68fb      	ldr	r3, [r7, #12]
 8002a5e:	685b      	ldr	r3, [r3, #4]
 8002a60:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8002a64:	68fb      	ldr	r3, [r7, #12]
 8002a66:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8002a68:	68fb      	ldr	r3, [r7, #12]
 8002a6a:	685a      	ldr	r2, [r3, #4]
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	685b      	ldr	r3, [r3, #4]
 8002a70:	431a      	orrs	r2, r3
 8002a72:	68fb      	ldr	r3, [r7, #12]
 8002a74:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	681b      	ldr	r3, [r3, #0]
 8002a7a:	685a      	ldr	r2, [r3, #4]
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	681b      	ldr	r3, [r3, #0]
 8002a80:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002a84:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8002a86:	687b      	ldr	r3, [r7, #4]
 8002a88:	681b      	ldr	r3, [r3, #0]
 8002a8a:	6859      	ldr	r1, [r3, #4]
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	691b      	ldr	r3, [r3, #16]
 8002a90:	021a      	lsls	r2, r3, #8
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	681b      	ldr	r3, [r3, #0]
 8002a96:	430a      	orrs	r2, r1
 8002a98:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8002a9a:	687b      	ldr	r3, [r7, #4]
 8002a9c:	681b      	ldr	r3, [r3, #0]
 8002a9e:	685a      	ldr	r2, [r3, #4]
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	681b      	ldr	r3, [r3, #0]
 8002aa4:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 8002aa8:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8002aaa:	687b      	ldr	r3, [r7, #4]
 8002aac:	681b      	ldr	r3, [r3, #0]
 8002aae:	6859      	ldr	r1, [r3, #4]
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	689a      	ldr	r2, [r3, #8]
 8002ab4:	687b      	ldr	r3, [r7, #4]
 8002ab6:	681b      	ldr	r3, [r3, #0]
 8002ab8:	430a      	orrs	r2, r1
 8002aba:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	681b      	ldr	r3, [r3, #0]
 8002ac0:	689a      	ldr	r2, [r3, #8]
 8002ac2:	687b      	ldr	r3, [r7, #4]
 8002ac4:	681b      	ldr	r3, [r3, #0]
 8002ac6:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002aca:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	681b      	ldr	r3, [r3, #0]
 8002ad0:	6899      	ldr	r1, [r3, #8]
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	68da      	ldr	r2, [r3, #12]
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	681b      	ldr	r3, [r3, #0]
 8002ada:	430a      	orrs	r2, r1
 8002adc:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8002ade:	687b      	ldr	r3, [r7, #4]
 8002ae0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002ae2:	4a58      	ldr	r2, [pc, #352]	@ (8002c44 <ADC_Init+0x1f4>)
 8002ae4:	4293      	cmp	r3, r2
 8002ae6:	d022      	beq.n	8002b2e <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	681b      	ldr	r3, [r3, #0]
 8002aec:	689a      	ldr	r2, [r3, #8]
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	681b      	ldr	r3, [r3, #0]
 8002af2:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8002af6:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	681b      	ldr	r3, [r3, #0]
 8002afc:	6899      	ldr	r1, [r3, #8]
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 8002b02:	687b      	ldr	r3, [r7, #4]
 8002b04:	681b      	ldr	r3, [r3, #0]
 8002b06:	430a      	orrs	r2, r1
 8002b08:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002b0a:	687b      	ldr	r3, [r7, #4]
 8002b0c:	681b      	ldr	r3, [r3, #0]
 8002b0e:	689a      	ldr	r2, [r3, #8]
 8002b10:	687b      	ldr	r3, [r7, #4]
 8002b12:	681b      	ldr	r3, [r3, #0]
 8002b14:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8002b18:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 8002b1a:	687b      	ldr	r3, [r7, #4]
 8002b1c:	681b      	ldr	r3, [r3, #0]
 8002b1e:	6899      	ldr	r1, [r3, #8]
 8002b20:	687b      	ldr	r3, [r7, #4]
 8002b22:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002b24:	687b      	ldr	r3, [r7, #4]
 8002b26:	681b      	ldr	r3, [r3, #0]
 8002b28:	430a      	orrs	r2, r1
 8002b2a:	609a      	str	r2, [r3, #8]
 8002b2c:	e00f      	b.n	8002b4e <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	681b      	ldr	r3, [r3, #0]
 8002b32:	689a      	ldr	r2, [r3, #8]
 8002b34:	687b      	ldr	r3, [r7, #4]
 8002b36:	681b      	ldr	r3, [r3, #0]
 8002b38:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8002b3c:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 8002b3e:	687b      	ldr	r3, [r7, #4]
 8002b40:	681b      	ldr	r3, [r3, #0]
 8002b42:	689a      	ldr	r2, [r3, #8]
 8002b44:	687b      	ldr	r3, [r7, #4]
 8002b46:	681b      	ldr	r3, [r3, #0]
 8002b48:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8002b4c:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8002b4e:	687b      	ldr	r3, [r7, #4]
 8002b50:	681b      	ldr	r3, [r3, #0]
 8002b52:	689a      	ldr	r2, [r3, #8]
 8002b54:	687b      	ldr	r3, [r7, #4]
 8002b56:	681b      	ldr	r3, [r3, #0]
 8002b58:	f022 0202 	bic.w	r2, r2, #2
 8002b5c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	681b      	ldr	r3, [r3, #0]
 8002b62:	6899      	ldr	r1, [r3, #8]
 8002b64:	687b      	ldr	r3, [r7, #4]
 8002b66:	7e1b      	ldrb	r3, [r3, #24]
 8002b68:	005a      	lsls	r2, r3, #1
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	681b      	ldr	r3, [r3, #0]
 8002b6e:	430a      	orrs	r2, r1
 8002b70:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 8002b72:	687b      	ldr	r3, [r7, #4]
 8002b74:	f893 3020 	ldrb.w	r3, [r3, #32]
 8002b78:	2b00      	cmp	r3, #0
 8002b7a:	d01b      	beq.n	8002bb4 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8002b7c:	687b      	ldr	r3, [r7, #4]
 8002b7e:	681b      	ldr	r3, [r3, #0]
 8002b80:	685a      	ldr	r2, [r3, #4]
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	681b      	ldr	r3, [r3, #0]
 8002b86:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002b8a:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	681b      	ldr	r3, [r3, #0]
 8002b90:	685a      	ldr	r2, [r3, #4]
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	681b      	ldr	r3, [r3, #0]
 8002b96:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 8002b9a:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	681b      	ldr	r3, [r3, #0]
 8002ba0:	6859      	ldr	r1, [r3, #4]
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002ba6:	3b01      	subs	r3, #1
 8002ba8:	035a      	lsls	r2, r3, #13
 8002baa:	687b      	ldr	r3, [r7, #4]
 8002bac:	681b      	ldr	r3, [r3, #0]
 8002bae:	430a      	orrs	r2, r1
 8002bb0:	605a      	str	r2, [r3, #4]
 8002bb2:	e007      	b.n	8002bc4 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	681b      	ldr	r3, [r3, #0]
 8002bb8:	685a      	ldr	r2, [r3, #4]
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	681b      	ldr	r3, [r3, #0]
 8002bbe:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002bc2:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	681b      	ldr	r3, [r3, #0]
 8002bc8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002bca:	687b      	ldr	r3, [r7, #4]
 8002bcc:	681b      	ldr	r3, [r3, #0]
 8002bce:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 8002bd2:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	681b      	ldr	r3, [r3, #0]
 8002bd8:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002bda:	687b      	ldr	r3, [r7, #4]
 8002bdc:	69db      	ldr	r3, [r3, #28]
 8002bde:	3b01      	subs	r3, #1
 8002be0:	051a      	lsls	r2, r3, #20
 8002be2:	687b      	ldr	r3, [r7, #4]
 8002be4:	681b      	ldr	r3, [r3, #0]
 8002be6:	430a      	orrs	r2, r1
 8002be8:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	681b      	ldr	r3, [r3, #0]
 8002bee:	689a      	ldr	r2, [r3, #8]
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	681b      	ldr	r3, [r3, #0]
 8002bf4:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 8002bf8:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 8002bfa:	687b      	ldr	r3, [r7, #4]
 8002bfc:	681b      	ldr	r3, [r3, #0]
 8002bfe:	6899      	ldr	r1, [r3, #8]
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8002c06:	025a      	lsls	r2, r3, #9
 8002c08:	687b      	ldr	r3, [r7, #4]
 8002c0a:	681b      	ldr	r3, [r3, #0]
 8002c0c:	430a      	orrs	r2, r1
 8002c0e:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	681b      	ldr	r3, [r3, #0]
 8002c14:	689a      	ldr	r2, [r3, #8]
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	681b      	ldr	r3, [r3, #0]
 8002c1a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8002c1e:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 8002c20:	687b      	ldr	r3, [r7, #4]
 8002c22:	681b      	ldr	r3, [r3, #0]
 8002c24:	6899      	ldr	r1, [r3, #8]
 8002c26:	687b      	ldr	r3, [r7, #4]
 8002c28:	695b      	ldr	r3, [r3, #20]
 8002c2a:	029a      	lsls	r2, r3, #10
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	681b      	ldr	r3, [r3, #0]
 8002c30:	430a      	orrs	r2, r1
 8002c32:	609a      	str	r2, [r3, #8]
}
 8002c34:	bf00      	nop
 8002c36:	3714      	adds	r7, #20
 8002c38:	46bd      	mov	sp, r7
 8002c3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c3e:	4770      	bx	lr
 8002c40:	40012300 	.word	0x40012300
 8002c44:	0f000001 	.word	0x0f000001

08002c48 <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8002c48:	b580      	push	{r7, lr}
 8002c4a:	b084      	sub	sp, #16
 8002c4c:	af00      	add	r7, sp, #0
 8002c4e:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002c54:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 8002c56:	68fb      	ldr	r3, [r7, #12]
 8002c58:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c5a:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8002c5e:	2b00      	cmp	r3, #0
 8002c60:	d13c      	bne.n	8002cdc <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002c62:	68fb      	ldr	r3, [r7, #12]
 8002c64:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c66:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8002c6a:	68fb      	ldr	r3, [r7, #12]
 8002c6c:	641a      	str	r2, [r3, #64]	@ 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002c6e:	68fb      	ldr	r3, [r7, #12]
 8002c70:	681b      	ldr	r3, [r3, #0]
 8002c72:	689b      	ldr	r3, [r3, #8]
 8002c74:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8002c78:	2b00      	cmp	r3, #0
 8002c7a:	d12b      	bne.n	8002cd4 <ADC_DMAConvCplt+0x8c>
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002c7c:	68fb      	ldr	r3, [r7, #12]
 8002c7e:	7e1b      	ldrb	r3, [r3, #24]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002c80:	2b00      	cmp	r3, #0
 8002c82:	d127      	bne.n	8002cd4 <ADC_DMAConvCplt+0x8c>
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8002c84:	68fb      	ldr	r3, [r7, #12]
 8002c86:	681b      	ldr	r3, [r3, #0]
 8002c88:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002c8a:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8002c8e:	2b00      	cmp	r3, #0
 8002c90:	d006      	beq.n	8002ca0 <ADC_DMAConvCplt+0x58>
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 8002c92:	68fb      	ldr	r3, [r7, #12]
 8002c94:	681b      	ldr	r3, [r3, #0]
 8002c96:	689b      	ldr	r3, [r3, #8]
 8002c98:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8002c9c:	2b00      	cmp	r3, #0
 8002c9e:	d119      	bne.n	8002cd4 <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8002ca0:	68fb      	ldr	r3, [r7, #12]
 8002ca2:	681b      	ldr	r3, [r3, #0]
 8002ca4:	685a      	ldr	r2, [r3, #4]
 8002ca6:	68fb      	ldr	r3, [r7, #12]
 8002ca8:	681b      	ldr	r3, [r3, #0]
 8002caa:	f022 0220 	bic.w	r2, r2, #32
 8002cae:	605a      	str	r2, [r3, #4]

      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8002cb0:	68fb      	ldr	r3, [r7, #12]
 8002cb2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002cb4:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8002cb8:	68fb      	ldr	r3, [r7, #12]
 8002cba:	641a      	str	r2, [r3, #64]	@ 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002cbc:	68fb      	ldr	r3, [r7, #12]
 8002cbe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002cc0:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002cc4:	2b00      	cmp	r3, #0
 8002cc6:	d105      	bne.n	8002cd4 <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002cc8:	68fb      	ldr	r3, [r7, #12]
 8002cca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ccc:	f043 0201 	orr.w	r2, r3, #1
 8002cd0:	68fb      	ldr	r3, [r7, #12]
 8002cd2:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8002cd4:	68f8      	ldr	r0, [r7, #12]
 8002cd6:	f7ff fd7b 	bl	80027d0 <HAL_ADC_ConvCpltCallback>
    {
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8002cda:	e00e      	b.n	8002cfa <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8002cdc:	68fb      	ldr	r3, [r7, #12]
 8002cde:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ce0:	f003 0310 	and.w	r3, r3, #16
 8002ce4:	2b00      	cmp	r3, #0
 8002ce6:	d003      	beq.n	8002cf0 <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 8002ce8:	68f8      	ldr	r0, [r7, #12]
 8002cea:	f7ff fd85 	bl	80027f8 <HAL_ADC_ErrorCallback>
}
 8002cee:	e004      	b.n	8002cfa <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8002cf0:	68fb      	ldr	r3, [r7, #12]
 8002cf2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002cf4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002cf6:	6878      	ldr	r0, [r7, #4]
 8002cf8:	4798      	blx	r3
}
 8002cfa:	bf00      	nop
 8002cfc:	3710      	adds	r7, #16
 8002cfe:	46bd      	mov	sp, r7
 8002d00:	bd80      	pop	{r7, pc}

08002d02 <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 8002d02:	b580      	push	{r7, lr}
 8002d04:	b084      	sub	sp, #16
 8002d06:	af00      	add	r7, sp, #0
 8002d08:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002d0a:	687b      	ldr	r3, [r7, #4]
 8002d0c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002d0e:	60fb      	str	r3, [r7, #12]
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8002d10:	68f8      	ldr	r0, [r7, #12]
 8002d12:	f7ff fd67 	bl	80027e4 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002d16:	bf00      	nop
 8002d18:	3710      	adds	r7, #16
 8002d1a:	46bd      	mov	sp, r7
 8002d1c:	bd80      	pop	{r7, pc}

08002d1e <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 8002d1e:	b580      	push	{r7, lr}
 8002d20:	b084      	sub	sp, #16
 8002d22:	af00      	add	r7, sp, #0
 8002d24:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002d26:	687b      	ldr	r3, [r7, #4]
 8002d28:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002d2a:	60fb      	str	r3, [r7, #12]
  hadc->State = HAL_ADC_STATE_ERROR_DMA;
 8002d2c:	68fb      	ldr	r3, [r7, #12]
 8002d2e:	2240      	movs	r2, #64	@ 0x40
 8002d30:	641a      	str	r2, [r3, #64]	@ 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 8002d32:	68fb      	ldr	r3, [r7, #12]
 8002d34:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002d36:	f043 0204 	orr.w	r2, r3, #4
 8002d3a:	68fb      	ldr	r3, [r7, #12]
 8002d3c:	645a      	str	r2, [r3, #68]	@ 0x44
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8002d3e:	68f8      	ldr	r0, [r7, #12]
 8002d40:	f7ff fd5a 	bl	80027f8 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8002d44:	bf00      	nop
 8002d46:	3710      	adds	r7, #16
 8002d48:	46bd      	mov	sp, r7
 8002d4a:	bd80      	pop	{r7, pc}

08002d4c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002d4c:	b480      	push	{r7}
 8002d4e:	b085      	sub	sp, #20
 8002d50:	af00      	add	r7, sp, #0
 8002d52:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	f003 0307 	and.w	r3, r3, #7
 8002d5a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002d5c:	4b0c      	ldr	r3, [pc, #48]	@ (8002d90 <__NVIC_SetPriorityGrouping+0x44>)
 8002d5e:	68db      	ldr	r3, [r3, #12]
 8002d60:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002d62:	68ba      	ldr	r2, [r7, #8]
 8002d64:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002d68:	4013      	ands	r3, r2
 8002d6a:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002d6c:	68fb      	ldr	r3, [r7, #12]
 8002d6e:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002d70:	68bb      	ldr	r3, [r7, #8]
 8002d72:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002d74:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002d78:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002d7c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002d7e:	4a04      	ldr	r2, [pc, #16]	@ (8002d90 <__NVIC_SetPriorityGrouping+0x44>)
 8002d80:	68bb      	ldr	r3, [r7, #8]
 8002d82:	60d3      	str	r3, [r2, #12]
}
 8002d84:	bf00      	nop
 8002d86:	3714      	adds	r7, #20
 8002d88:	46bd      	mov	sp, r7
 8002d8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d8e:	4770      	bx	lr
 8002d90:	e000ed00 	.word	0xe000ed00

08002d94 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002d94:	b480      	push	{r7}
 8002d96:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002d98:	4b04      	ldr	r3, [pc, #16]	@ (8002dac <__NVIC_GetPriorityGrouping+0x18>)
 8002d9a:	68db      	ldr	r3, [r3, #12]
 8002d9c:	0a1b      	lsrs	r3, r3, #8
 8002d9e:	f003 0307 	and.w	r3, r3, #7
}
 8002da2:	4618      	mov	r0, r3
 8002da4:	46bd      	mov	sp, r7
 8002da6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002daa:	4770      	bx	lr
 8002dac:	e000ed00 	.word	0xe000ed00

08002db0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002db0:	b480      	push	{r7}
 8002db2:	b083      	sub	sp, #12
 8002db4:	af00      	add	r7, sp, #0
 8002db6:	4603      	mov	r3, r0
 8002db8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002dba:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002dbe:	2b00      	cmp	r3, #0
 8002dc0:	db0b      	blt.n	8002dda <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002dc2:	79fb      	ldrb	r3, [r7, #7]
 8002dc4:	f003 021f 	and.w	r2, r3, #31
 8002dc8:	4907      	ldr	r1, [pc, #28]	@ (8002de8 <__NVIC_EnableIRQ+0x38>)
 8002dca:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002dce:	095b      	lsrs	r3, r3, #5
 8002dd0:	2001      	movs	r0, #1
 8002dd2:	fa00 f202 	lsl.w	r2, r0, r2
 8002dd6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002dda:	bf00      	nop
 8002ddc:	370c      	adds	r7, #12
 8002dde:	46bd      	mov	sp, r7
 8002de0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002de4:	4770      	bx	lr
 8002de6:	bf00      	nop
 8002de8:	e000e100 	.word	0xe000e100

08002dec <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002dec:	b480      	push	{r7}
 8002dee:	b083      	sub	sp, #12
 8002df0:	af00      	add	r7, sp, #0
 8002df2:	4603      	mov	r3, r0
 8002df4:	6039      	str	r1, [r7, #0]
 8002df6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002df8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002dfc:	2b00      	cmp	r3, #0
 8002dfe:	db0a      	blt.n	8002e16 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002e00:	683b      	ldr	r3, [r7, #0]
 8002e02:	b2da      	uxtb	r2, r3
 8002e04:	490c      	ldr	r1, [pc, #48]	@ (8002e38 <__NVIC_SetPriority+0x4c>)
 8002e06:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002e0a:	0112      	lsls	r2, r2, #4
 8002e0c:	b2d2      	uxtb	r2, r2
 8002e0e:	440b      	add	r3, r1
 8002e10:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002e14:	e00a      	b.n	8002e2c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002e16:	683b      	ldr	r3, [r7, #0]
 8002e18:	b2da      	uxtb	r2, r3
 8002e1a:	4908      	ldr	r1, [pc, #32]	@ (8002e3c <__NVIC_SetPriority+0x50>)
 8002e1c:	79fb      	ldrb	r3, [r7, #7]
 8002e1e:	f003 030f 	and.w	r3, r3, #15
 8002e22:	3b04      	subs	r3, #4
 8002e24:	0112      	lsls	r2, r2, #4
 8002e26:	b2d2      	uxtb	r2, r2
 8002e28:	440b      	add	r3, r1
 8002e2a:	761a      	strb	r2, [r3, #24]
}
 8002e2c:	bf00      	nop
 8002e2e:	370c      	adds	r7, #12
 8002e30:	46bd      	mov	sp, r7
 8002e32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e36:	4770      	bx	lr
 8002e38:	e000e100 	.word	0xe000e100
 8002e3c:	e000ed00 	.word	0xe000ed00

08002e40 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002e40:	b480      	push	{r7}
 8002e42:	b089      	sub	sp, #36	@ 0x24
 8002e44:	af00      	add	r7, sp, #0
 8002e46:	60f8      	str	r0, [r7, #12]
 8002e48:	60b9      	str	r1, [r7, #8]
 8002e4a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002e4c:	68fb      	ldr	r3, [r7, #12]
 8002e4e:	f003 0307 	and.w	r3, r3, #7
 8002e52:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002e54:	69fb      	ldr	r3, [r7, #28]
 8002e56:	f1c3 0307 	rsb	r3, r3, #7
 8002e5a:	2b04      	cmp	r3, #4
 8002e5c:	bf28      	it	cs
 8002e5e:	2304      	movcs	r3, #4
 8002e60:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002e62:	69fb      	ldr	r3, [r7, #28]
 8002e64:	3304      	adds	r3, #4
 8002e66:	2b06      	cmp	r3, #6
 8002e68:	d902      	bls.n	8002e70 <NVIC_EncodePriority+0x30>
 8002e6a:	69fb      	ldr	r3, [r7, #28]
 8002e6c:	3b03      	subs	r3, #3
 8002e6e:	e000      	b.n	8002e72 <NVIC_EncodePriority+0x32>
 8002e70:	2300      	movs	r3, #0
 8002e72:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002e74:	f04f 32ff 	mov.w	r2, #4294967295
 8002e78:	69bb      	ldr	r3, [r7, #24]
 8002e7a:	fa02 f303 	lsl.w	r3, r2, r3
 8002e7e:	43da      	mvns	r2, r3
 8002e80:	68bb      	ldr	r3, [r7, #8]
 8002e82:	401a      	ands	r2, r3
 8002e84:	697b      	ldr	r3, [r7, #20]
 8002e86:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002e88:	f04f 31ff 	mov.w	r1, #4294967295
 8002e8c:	697b      	ldr	r3, [r7, #20]
 8002e8e:	fa01 f303 	lsl.w	r3, r1, r3
 8002e92:	43d9      	mvns	r1, r3
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002e98:	4313      	orrs	r3, r2
         );
}
 8002e9a:	4618      	mov	r0, r3
 8002e9c:	3724      	adds	r7, #36	@ 0x24
 8002e9e:	46bd      	mov	sp, r7
 8002ea0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ea4:	4770      	bx	lr

08002ea6 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002ea6:	b580      	push	{r7, lr}
 8002ea8:	b082      	sub	sp, #8
 8002eaa:	af00      	add	r7, sp, #0
 8002eac:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002eae:	6878      	ldr	r0, [r7, #4]
 8002eb0:	f7ff ff4c 	bl	8002d4c <__NVIC_SetPriorityGrouping>
}
 8002eb4:	bf00      	nop
 8002eb6:	3708      	adds	r7, #8
 8002eb8:	46bd      	mov	sp, r7
 8002eba:	bd80      	pop	{r7, pc}

08002ebc <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002ebc:	b580      	push	{r7, lr}
 8002ebe:	b086      	sub	sp, #24
 8002ec0:	af00      	add	r7, sp, #0
 8002ec2:	4603      	mov	r3, r0
 8002ec4:	60b9      	str	r1, [r7, #8]
 8002ec6:	607a      	str	r2, [r7, #4]
 8002ec8:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002eca:	2300      	movs	r3, #0
 8002ecc:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002ece:	f7ff ff61 	bl	8002d94 <__NVIC_GetPriorityGrouping>
 8002ed2:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002ed4:	687a      	ldr	r2, [r7, #4]
 8002ed6:	68b9      	ldr	r1, [r7, #8]
 8002ed8:	6978      	ldr	r0, [r7, #20]
 8002eda:	f7ff ffb1 	bl	8002e40 <NVIC_EncodePriority>
 8002ede:	4602      	mov	r2, r0
 8002ee0:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002ee4:	4611      	mov	r1, r2
 8002ee6:	4618      	mov	r0, r3
 8002ee8:	f7ff ff80 	bl	8002dec <__NVIC_SetPriority>
}
 8002eec:	bf00      	nop
 8002eee:	3718      	adds	r7, #24
 8002ef0:	46bd      	mov	sp, r7
 8002ef2:	bd80      	pop	{r7, pc}

08002ef4 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002ef4:	b580      	push	{r7, lr}
 8002ef6:	b082      	sub	sp, #8
 8002ef8:	af00      	add	r7, sp, #0
 8002efa:	4603      	mov	r3, r0
 8002efc:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002efe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002f02:	4618      	mov	r0, r3
 8002f04:	f7ff ff54 	bl	8002db0 <__NVIC_EnableIRQ>
}
 8002f08:	bf00      	nop
 8002f0a:	3708      	adds	r7, #8
 8002f0c:	46bd      	mov	sp, r7
 8002f0e:	bd80      	pop	{r7, pc}

08002f10 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002f10:	b580      	push	{r7, lr}
 8002f12:	b086      	sub	sp, #24
 8002f14:	af00      	add	r7, sp, #0
 8002f16:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002f18:	2300      	movs	r3, #0
 8002f1a:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8002f1c:	f7ff fb14 	bl	8002548 <HAL_GetTick>
 8002f20:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	2b00      	cmp	r3, #0
 8002f26:	d101      	bne.n	8002f2c <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8002f28:	2301      	movs	r3, #1
 8002f2a:	e099      	b.n	8003060 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	2202      	movs	r2, #2
 8002f30:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8002f34:	687b      	ldr	r3, [r7, #4]
 8002f36:	2200      	movs	r2, #0
 8002f38:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	681b      	ldr	r3, [r3, #0]
 8002f40:	681a      	ldr	r2, [r3, #0]
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	681b      	ldr	r3, [r3, #0]
 8002f46:	f022 0201 	bic.w	r2, r2, #1
 8002f4a:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002f4c:	e00f      	b.n	8002f6e <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002f4e:	f7ff fafb 	bl	8002548 <HAL_GetTick>
 8002f52:	4602      	mov	r2, r0
 8002f54:	693b      	ldr	r3, [r7, #16]
 8002f56:	1ad3      	subs	r3, r2, r3
 8002f58:	2b05      	cmp	r3, #5
 8002f5a:	d908      	bls.n	8002f6e <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002f5c:	687b      	ldr	r3, [r7, #4]
 8002f5e:	2220      	movs	r2, #32
 8002f60:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	2203      	movs	r2, #3
 8002f66:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 8002f6a:	2303      	movs	r3, #3
 8002f6c:	e078      	b.n	8003060 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	681b      	ldr	r3, [r3, #0]
 8002f72:	681b      	ldr	r3, [r3, #0]
 8002f74:	f003 0301 	and.w	r3, r3, #1
 8002f78:	2b00      	cmp	r3, #0
 8002f7a:	d1e8      	bne.n	8002f4e <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	681b      	ldr	r3, [r3, #0]
 8002f80:	681b      	ldr	r3, [r3, #0]
 8002f82:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8002f84:	697a      	ldr	r2, [r7, #20]
 8002f86:	4b38      	ldr	r3, [pc, #224]	@ (8003068 <HAL_DMA_Init+0x158>)
 8002f88:	4013      	ands	r3, r2
 8002f8a:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	685a      	ldr	r2, [r3, #4]
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	689b      	ldr	r3, [r3, #8]
 8002f94:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002f96:	687b      	ldr	r3, [r7, #4]
 8002f98:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002f9a:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002f9c:	687b      	ldr	r3, [r7, #4]
 8002f9e:	691b      	ldr	r3, [r3, #16]
 8002fa0:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002fa2:	687b      	ldr	r3, [r7, #4]
 8002fa4:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002fa6:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002fa8:	687b      	ldr	r3, [r7, #4]
 8002faa:	699b      	ldr	r3, [r3, #24]
 8002fac:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002fb2:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	6a1b      	ldr	r3, [r3, #32]
 8002fb8:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002fba:	697a      	ldr	r2, [r7, #20]
 8002fbc:	4313      	orrs	r3, r2
 8002fbe:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002fc0:	687b      	ldr	r3, [r7, #4]
 8002fc2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002fc4:	2b04      	cmp	r3, #4
 8002fc6:	d107      	bne.n	8002fd8 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002fd0:	4313      	orrs	r3, r2
 8002fd2:	697a      	ldr	r2, [r7, #20]
 8002fd4:	4313      	orrs	r3, r2
 8002fd6:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8002fd8:	687b      	ldr	r3, [r7, #4]
 8002fda:	681b      	ldr	r3, [r3, #0]
 8002fdc:	697a      	ldr	r2, [r7, #20]
 8002fde:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8002fe0:	687b      	ldr	r3, [r7, #4]
 8002fe2:	681b      	ldr	r3, [r3, #0]
 8002fe4:	695b      	ldr	r3, [r3, #20]
 8002fe6:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8002fe8:	697b      	ldr	r3, [r7, #20]
 8002fea:	f023 0307 	bic.w	r3, r3, #7
 8002fee:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8002ff0:	687b      	ldr	r3, [r7, #4]
 8002ff2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002ff4:	697a      	ldr	r2, [r7, #20]
 8002ff6:	4313      	orrs	r3, r2
 8002ff8:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002ffe:	2b04      	cmp	r3, #4
 8003000:	d117      	bne.n	8003032 <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003006:	697a      	ldr	r2, [r7, #20]
 8003008:	4313      	orrs	r3, r2
 800300a:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 800300c:	687b      	ldr	r3, [r7, #4]
 800300e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003010:	2b00      	cmp	r3, #0
 8003012:	d00e      	beq.n	8003032 <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8003014:	6878      	ldr	r0, [r7, #4]
 8003016:	f000 fa6f 	bl	80034f8 <DMA_CheckFifoParam>
 800301a:	4603      	mov	r3, r0
 800301c:	2b00      	cmp	r3, #0
 800301e:	d008      	beq.n	8003032 <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	2240      	movs	r2, #64	@ 0x40
 8003024:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	2201      	movs	r2, #1
 800302a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 800302e:	2301      	movs	r3, #1
 8003030:	e016      	b.n	8003060 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	681b      	ldr	r3, [r3, #0]
 8003036:	697a      	ldr	r2, [r7, #20]
 8003038:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 800303a:	6878      	ldr	r0, [r7, #4]
 800303c:	f000 fa26 	bl	800348c <DMA_CalcBaseAndBitshift>
 8003040:	4603      	mov	r3, r0
 8003042:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003048:	223f      	movs	r2, #63	@ 0x3f
 800304a:	409a      	lsls	r2, r3
 800304c:	68fb      	ldr	r3, [r7, #12]
 800304e:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	2200      	movs	r2, #0
 8003054:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	2201      	movs	r2, #1
 800305a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 800305e:	2300      	movs	r3, #0
}
 8003060:	4618      	mov	r0, r3
 8003062:	3718      	adds	r7, #24
 8003064:	46bd      	mov	sp, r7
 8003066:	bd80      	pop	{r7, pc}
 8003068:	f010803f 	.word	0xf010803f

0800306c <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 800306c:	b580      	push	{r7, lr}
 800306e:	b086      	sub	sp, #24
 8003070:	af00      	add	r7, sp, #0
 8003072:	60f8      	str	r0, [r7, #12]
 8003074:	60b9      	str	r1, [r7, #8]
 8003076:	607a      	str	r2, [r7, #4]
 8003078:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800307a:	2300      	movs	r3, #0
 800307c:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800307e:	68fb      	ldr	r3, [r7, #12]
 8003080:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003082:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 8003084:	68fb      	ldr	r3, [r7, #12]
 8003086:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 800308a:	2b01      	cmp	r3, #1
 800308c:	d101      	bne.n	8003092 <HAL_DMA_Start_IT+0x26>
 800308e:	2302      	movs	r3, #2
 8003090:	e040      	b.n	8003114 <HAL_DMA_Start_IT+0xa8>
 8003092:	68fb      	ldr	r3, [r7, #12]
 8003094:	2201      	movs	r2, #1
 8003096:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 800309a:	68fb      	ldr	r3, [r7, #12]
 800309c:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80030a0:	b2db      	uxtb	r3, r3
 80030a2:	2b01      	cmp	r3, #1
 80030a4:	d12f      	bne.n	8003106 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80030a6:	68fb      	ldr	r3, [r7, #12]
 80030a8:	2202      	movs	r2, #2
 80030aa:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80030ae:	68fb      	ldr	r3, [r7, #12]
 80030b0:	2200      	movs	r2, #0
 80030b2:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80030b4:	683b      	ldr	r3, [r7, #0]
 80030b6:	687a      	ldr	r2, [r7, #4]
 80030b8:	68b9      	ldr	r1, [r7, #8]
 80030ba:	68f8      	ldr	r0, [r7, #12]
 80030bc:	f000 f9b8 	bl	8003430 <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80030c0:	68fb      	ldr	r3, [r7, #12]
 80030c2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80030c4:	223f      	movs	r2, #63	@ 0x3f
 80030c6:	409a      	lsls	r2, r3
 80030c8:	693b      	ldr	r3, [r7, #16]
 80030ca:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 80030cc:	68fb      	ldr	r3, [r7, #12]
 80030ce:	681b      	ldr	r3, [r3, #0]
 80030d0:	681a      	ldr	r2, [r3, #0]
 80030d2:	68fb      	ldr	r3, [r7, #12]
 80030d4:	681b      	ldr	r3, [r3, #0]
 80030d6:	f042 0216 	orr.w	r2, r2, #22
 80030da:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 80030dc:	68fb      	ldr	r3, [r7, #12]
 80030de:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80030e0:	2b00      	cmp	r3, #0
 80030e2:	d007      	beq.n	80030f4 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 80030e4:	68fb      	ldr	r3, [r7, #12]
 80030e6:	681b      	ldr	r3, [r3, #0]
 80030e8:	681a      	ldr	r2, [r3, #0]
 80030ea:	68fb      	ldr	r3, [r7, #12]
 80030ec:	681b      	ldr	r3, [r3, #0]
 80030ee:	f042 0208 	orr.w	r2, r2, #8
 80030f2:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 80030f4:	68fb      	ldr	r3, [r7, #12]
 80030f6:	681b      	ldr	r3, [r3, #0]
 80030f8:	681a      	ldr	r2, [r3, #0]
 80030fa:	68fb      	ldr	r3, [r7, #12]
 80030fc:	681b      	ldr	r3, [r3, #0]
 80030fe:	f042 0201 	orr.w	r2, r2, #1
 8003102:	601a      	str	r2, [r3, #0]
 8003104:	e005      	b.n	8003112 <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8003106:	68fb      	ldr	r3, [r7, #12]
 8003108:	2200      	movs	r2, #0
 800310a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 800310e:	2302      	movs	r3, #2
 8003110:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 8003112:	7dfb      	ldrb	r3, [r7, #23]
}
 8003114:	4618      	mov	r0, r3
 8003116:	3718      	adds	r7, #24
 8003118:	46bd      	mov	sp, r7
 800311a:	bd80      	pop	{r7, pc}

0800311c <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 800311c:	b580      	push	{r7, lr}
 800311e:	b086      	sub	sp, #24
 8003120:	af00      	add	r7, sp, #0
 8003122:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8003124:	2300      	movs	r3, #0
 8003126:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8003128:	4b8e      	ldr	r3, [pc, #568]	@ (8003364 <HAL_DMA_IRQHandler+0x248>)
 800312a:	681b      	ldr	r3, [r3, #0]
 800312c:	4a8e      	ldr	r2, [pc, #568]	@ (8003368 <HAL_DMA_IRQHandler+0x24c>)
 800312e:	fba2 2303 	umull	r2, r3, r2, r3
 8003132:	0a9b      	lsrs	r3, r3, #10
 8003134:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003136:	687b      	ldr	r3, [r7, #4]
 8003138:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800313a:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 800313c:	693b      	ldr	r3, [r7, #16]
 800313e:	681b      	ldr	r3, [r3, #0]
 8003140:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003146:	2208      	movs	r2, #8
 8003148:	409a      	lsls	r2, r3
 800314a:	68fb      	ldr	r3, [r7, #12]
 800314c:	4013      	ands	r3, r2
 800314e:	2b00      	cmp	r3, #0
 8003150:	d01a      	beq.n	8003188 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	681b      	ldr	r3, [r3, #0]
 8003156:	681b      	ldr	r3, [r3, #0]
 8003158:	f003 0304 	and.w	r3, r3, #4
 800315c:	2b00      	cmp	r3, #0
 800315e:	d013      	beq.n	8003188 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	681b      	ldr	r3, [r3, #0]
 8003164:	681a      	ldr	r2, [r3, #0]
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	681b      	ldr	r3, [r3, #0]
 800316a:	f022 0204 	bic.w	r2, r2, #4
 800316e:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003174:	2208      	movs	r2, #8
 8003176:	409a      	lsls	r2, r3
 8003178:	693b      	ldr	r3, [r7, #16]
 800317a:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003180:	f043 0201 	orr.w	r2, r3, #1
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8003188:	687b      	ldr	r3, [r7, #4]
 800318a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800318c:	2201      	movs	r2, #1
 800318e:	409a      	lsls	r2, r3
 8003190:	68fb      	ldr	r3, [r7, #12]
 8003192:	4013      	ands	r3, r2
 8003194:	2b00      	cmp	r3, #0
 8003196:	d012      	beq.n	80031be <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	681b      	ldr	r3, [r3, #0]
 800319c:	695b      	ldr	r3, [r3, #20]
 800319e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80031a2:	2b00      	cmp	r3, #0
 80031a4:	d00b      	beq.n	80031be <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 80031a6:	687b      	ldr	r3, [r7, #4]
 80031a8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80031aa:	2201      	movs	r2, #1
 80031ac:	409a      	lsls	r2, r3
 80031ae:	693b      	ldr	r3, [r7, #16]
 80031b0:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80031b6:	f043 0202 	orr.w	r2, r3, #2
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80031c2:	2204      	movs	r2, #4
 80031c4:	409a      	lsls	r2, r3
 80031c6:	68fb      	ldr	r3, [r7, #12]
 80031c8:	4013      	ands	r3, r2
 80031ca:	2b00      	cmp	r3, #0
 80031cc:	d012      	beq.n	80031f4 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	681b      	ldr	r3, [r3, #0]
 80031d2:	681b      	ldr	r3, [r3, #0]
 80031d4:	f003 0302 	and.w	r3, r3, #2
 80031d8:	2b00      	cmp	r3, #0
 80031da:	d00b      	beq.n	80031f4 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80031e0:	2204      	movs	r2, #4
 80031e2:	409a      	lsls	r2, r3
 80031e4:	693b      	ldr	r3, [r7, #16]
 80031e6:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80031ec:	f043 0204 	orr.w	r2, r3, #4
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 80031f4:	687b      	ldr	r3, [r7, #4]
 80031f6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80031f8:	2210      	movs	r2, #16
 80031fa:	409a      	lsls	r2, r3
 80031fc:	68fb      	ldr	r3, [r7, #12]
 80031fe:	4013      	ands	r3, r2
 8003200:	2b00      	cmp	r3, #0
 8003202:	d043      	beq.n	800328c <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	681b      	ldr	r3, [r3, #0]
 8003208:	681b      	ldr	r3, [r3, #0]
 800320a:	f003 0308 	and.w	r3, r3, #8
 800320e:	2b00      	cmp	r3, #0
 8003210:	d03c      	beq.n	800328c <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 8003212:	687b      	ldr	r3, [r7, #4]
 8003214:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003216:	2210      	movs	r2, #16
 8003218:	409a      	lsls	r2, r3
 800321a:	693b      	ldr	r3, [r7, #16]
 800321c:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800321e:	687b      	ldr	r3, [r7, #4]
 8003220:	681b      	ldr	r3, [r3, #0]
 8003222:	681b      	ldr	r3, [r3, #0]
 8003224:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003228:	2b00      	cmp	r3, #0
 800322a:	d018      	beq.n	800325e <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	681b      	ldr	r3, [r3, #0]
 8003230:	681b      	ldr	r3, [r3, #0]
 8003232:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003236:	2b00      	cmp	r3, #0
 8003238:	d108      	bne.n	800324c <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800323e:	2b00      	cmp	r3, #0
 8003240:	d024      	beq.n	800328c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 8003242:	687b      	ldr	r3, [r7, #4]
 8003244:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003246:	6878      	ldr	r0, [r7, #4]
 8003248:	4798      	blx	r3
 800324a:	e01f      	b.n	800328c <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003250:	2b00      	cmp	r3, #0
 8003252:	d01b      	beq.n	800328c <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003258:	6878      	ldr	r0, [r7, #4]
 800325a:	4798      	blx	r3
 800325c:	e016      	b.n	800328c <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	681b      	ldr	r3, [r3, #0]
 8003262:	681b      	ldr	r3, [r3, #0]
 8003264:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003268:	2b00      	cmp	r3, #0
 800326a:	d107      	bne.n	800327c <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 800326c:	687b      	ldr	r3, [r7, #4]
 800326e:	681b      	ldr	r3, [r3, #0]
 8003270:	681a      	ldr	r2, [r3, #0]
 8003272:	687b      	ldr	r3, [r7, #4]
 8003274:	681b      	ldr	r3, [r3, #0]
 8003276:	f022 0208 	bic.w	r2, r2, #8
 800327a:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003280:	2b00      	cmp	r3, #0
 8003282:	d003      	beq.n	800328c <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003288:	6878      	ldr	r0, [r7, #4]
 800328a:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 800328c:	687b      	ldr	r3, [r7, #4]
 800328e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003290:	2220      	movs	r2, #32
 8003292:	409a      	lsls	r2, r3
 8003294:	68fb      	ldr	r3, [r7, #12]
 8003296:	4013      	ands	r3, r2
 8003298:	2b00      	cmp	r3, #0
 800329a:	f000 808f 	beq.w	80033bc <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 800329e:	687b      	ldr	r3, [r7, #4]
 80032a0:	681b      	ldr	r3, [r3, #0]
 80032a2:	681b      	ldr	r3, [r3, #0]
 80032a4:	f003 0310 	and.w	r3, r3, #16
 80032a8:	2b00      	cmp	r3, #0
 80032aa:	f000 8087 	beq.w	80033bc <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80032b2:	2220      	movs	r2, #32
 80032b4:	409a      	lsls	r2, r3
 80032b6:	693b      	ldr	r3, [r7, #16]
 80032b8:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80032c0:	b2db      	uxtb	r3, r3
 80032c2:	2b05      	cmp	r3, #5
 80032c4:	d136      	bne.n	8003334 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	681b      	ldr	r3, [r3, #0]
 80032ca:	681a      	ldr	r2, [r3, #0]
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	681b      	ldr	r3, [r3, #0]
 80032d0:	f022 0216 	bic.w	r2, r2, #22
 80032d4:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 80032d6:	687b      	ldr	r3, [r7, #4]
 80032d8:	681b      	ldr	r3, [r3, #0]
 80032da:	695a      	ldr	r2, [r3, #20]
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	681b      	ldr	r3, [r3, #0]
 80032e0:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80032e4:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80032e6:	687b      	ldr	r3, [r7, #4]
 80032e8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80032ea:	2b00      	cmp	r3, #0
 80032ec:	d103      	bne.n	80032f6 <HAL_DMA_IRQHandler+0x1da>
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80032f2:	2b00      	cmp	r3, #0
 80032f4:	d007      	beq.n	8003306 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	681b      	ldr	r3, [r3, #0]
 80032fa:	681a      	ldr	r2, [r3, #0]
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	681b      	ldr	r3, [r3, #0]
 8003300:	f022 0208 	bic.w	r2, r2, #8
 8003304:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003306:	687b      	ldr	r3, [r7, #4]
 8003308:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800330a:	223f      	movs	r2, #63	@ 0x3f
 800330c:	409a      	lsls	r2, r3
 800330e:	693b      	ldr	r3, [r7, #16]
 8003310:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	2201      	movs	r2, #1
 8003316:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	2200      	movs	r2, #0
 800331e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003326:	2b00      	cmp	r3, #0
 8003328:	d07e      	beq.n	8003428 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800332e:	6878      	ldr	r0, [r7, #4]
 8003330:	4798      	blx	r3
        }
        return;
 8003332:	e079      	b.n	8003428 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003334:	687b      	ldr	r3, [r7, #4]
 8003336:	681b      	ldr	r3, [r3, #0]
 8003338:	681b      	ldr	r3, [r3, #0]
 800333a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800333e:	2b00      	cmp	r3, #0
 8003340:	d01d      	beq.n	800337e <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	681b      	ldr	r3, [r3, #0]
 8003346:	681b      	ldr	r3, [r3, #0]
 8003348:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 800334c:	2b00      	cmp	r3, #0
 800334e:	d10d      	bne.n	800336c <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003354:	2b00      	cmp	r3, #0
 8003356:	d031      	beq.n	80033bc <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8003358:	687b      	ldr	r3, [r7, #4]
 800335a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800335c:	6878      	ldr	r0, [r7, #4]
 800335e:	4798      	blx	r3
 8003360:	e02c      	b.n	80033bc <HAL_DMA_IRQHandler+0x2a0>
 8003362:	bf00      	nop
 8003364:	20000010 	.word	0x20000010
 8003368:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 800336c:	687b      	ldr	r3, [r7, #4]
 800336e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003370:	2b00      	cmp	r3, #0
 8003372:	d023      	beq.n	80033bc <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8003374:	687b      	ldr	r3, [r7, #4]
 8003376:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003378:	6878      	ldr	r0, [r7, #4]
 800337a:	4798      	blx	r3
 800337c:	e01e      	b.n	80033bc <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800337e:	687b      	ldr	r3, [r7, #4]
 8003380:	681b      	ldr	r3, [r3, #0]
 8003382:	681b      	ldr	r3, [r3, #0]
 8003384:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003388:	2b00      	cmp	r3, #0
 800338a:	d10f      	bne.n	80033ac <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 800338c:	687b      	ldr	r3, [r7, #4]
 800338e:	681b      	ldr	r3, [r3, #0]
 8003390:	681a      	ldr	r2, [r3, #0]
 8003392:	687b      	ldr	r3, [r7, #4]
 8003394:	681b      	ldr	r3, [r3, #0]
 8003396:	f022 0210 	bic.w	r2, r2, #16
 800339a:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	2201      	movs	r2, #1
 80033a0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	2200      	movs	r2, #0
 80033a8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80033b0:	2b00      	cmp	r3, #0
 80033b2:	d003      	beq.n	80033bc <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80033b4:	687b      	ldr	r3, [r7, #4]
 80033b6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80033b8:	6878      	ldr	r0, [r7, #4]
 80033ba:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 80033bc:	687b      	ldr	r3, [r7, #4]
 80033be:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80033c0:	2b00      	cmp	r3, #0
 80033c2:	d032      	beq.n	800342a <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 80033c4:	687b      	ldr	r3, [r7, #4]
 80033c6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80033c8:	f003 0301 	and.w	r3, r3, #1
 80033cc:	2b00      	cmp	r3, #0
 80033ce:	d022      	beq.n	8003416 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	2205      	movs	r2, #5
 80033d4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	681b      	ldr	r3, [r3, #0]
 80033dc:	681a      	ldr	r2, [r3, #0]
 80033de:	687b      	ldr	r3, [r7, #4]
 80033e0:	681b      	ldr	r3, [r3, #0]
 80033e2:	f022 0201 	bic.w	r2, r2, #1
 80033e6:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 80033e8:	68bb      	ldr	r3, [r7, #8]
 80033ea:	3301      	adds	r3, #1
 80033ec:	60bb      	str	r3, [r7, #8]
 80033ee:	697a      	ldr	r2, [r7, #20]
 80033f0:	429a      	cmp	r2, r3
 80033f2:	d307      	bcc.n	8003404 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 80033f4:	687b      	ldr	r3, [r7, #4]
 80033f6:	681b      	ldr	r3, [r3, #0]
 80033f8:	681b      	ldr	r3, [r3, #0]
 80033fa:	f003 0301 	and.w	r3, r3, #1
 80033fe:	2b00      	cmp	r3, #0
 8003400:	d1f2      	bne.n	80033e8 <HAL_DMA_IRQHandler+0x2cc>
 8003402:	e000      	b.n	8003406 <HAL_DMA_IRQHandler+0x2ea>
          break;
 8003404:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003406:	687b      	ldr	r3, [r7, #4]
 8003408:	2201      	movs	r2, #1
 800340a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 800340e:	687b      	ldr	r3, [r7, #4]
 8003410:	2200      	movs	r2, #0
 8003412:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800341a:	2b00      	cmp	r3, #0
 800341c:	d005      	beq.n	800342a <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 800341e:	687b      	ldr	r3, [r7, #4]
 8003420:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003422:	6878      	ldr	r0, [r7, #4]
 8003424:	4798      	blx	r3
 8003426:	e000      	b.n	800342a <HAL_DMA_IRQHandler+0x30e>
        return;
 8003428:	bf00      	nop
    }
  }
}
 800342a:	3718      	adds	r7, #24
 800342c:	46bd      	mov	sp, r7
 800342e:	bd80      	pop	{r7, pc}

08003430 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003430:	b480      	push	{r7}
 8003432:	b085      	sub	sp, #20
 8003434:	af00      	add	r7, sp, #0
 8003436:	60f8      	str	r0, [r7, #12]
 8003438:	60b9      	str	r1, [r7, #8]
 800343a:	607a      	str	r2, [r7, #4]
 800343c:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 800343e:	68fb      	ldr	r3, [r7, #12]
 8003440:	681b      	ldr	r3, [r3, #0]
 8003442:	681a      	ldr	r2, [r3, #0]
 8003444:	68fb      	ldr	r3, [r7, #12]
 8003446:	681b      	ldr	r3, [r3, #0]
 8003448:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 800344c:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 800344e:	68fb      	ldr	r3, [r7, #12]
 8003450:	681b      	ldr	r3, [r3, #0]
 8003452:	683a      	ldr	r2, [r7, #0]
 8003454:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003456:	68fb      	ldr	r3, [r7, #12]
 8003458:	689b      	ldr	r3, [r3, #8]
 800345a:	2b40      	cmp	r3, #64	@ 0x40
 800345c:	d108      	bne.n	8003470 <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 800345e:	68fb      	ldr	r3, [r7, #12]
 8003460:	681b      	ldr	r3, [r3, #0]
 8003462:	687a      	ldr	r2, [r7, #4]
 8003464:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8003466:	68fb      	ldr	r3, [r7, #12]
 8003468:	681b      	ldr	r3, [r3, #0]
 800346a:	68ba      	ldr	r2, [r7, #8]
 800346c:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 800346e:	e007      	b.n	8003480 <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8003470:	68fb      	ldr	r3, [r7, #12]
 8003472:	681b      	ldr	r3, [r3, #0]
 8003474:	68ba      	ldr	r2, [r7, #8]
 8003476:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8003478:	68fb      	ldr	r3, [r7, #12]
 800347a:	681b      	ldr	r3, [r3, #0]
 800347c:	687a      	ldr	r2, [r7, #4]
 800347e:	60da      	str	r2, [r3, #12]
}
 8003480:	bf00      	nop
 8003482:	3714      	adds	r7, #20
 8003484:	46bd      	mov	sp, r7
 8003486:	f85d 7b04 	ldr.w	r7, [sp], #4
 800348a:	4770      	bx	lr

0800348c <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 800348c:	b480      	push	{r7}
 800348e:	b085      	sub	sp, #20
 8003490:	af00      	add	r7, sp, #0
 8003492:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	681b      	ldr	r3, [r3, #0]
 8003498:	b2db      	uxtb	r3, r3
 800349a:	3b10      	subs	r3, #16
 800349c:	4a14      	ldr	r2, [pc, #80]	@ (80034f0 <DMA_CalcBaseAndBitshift+0x64>)
 800349e:	fba2 2303 	umull	r2, r3, r2, r3
 80034a2:	091b      	lsrs	r3, r3, #4
 80034a4:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 80034a6:	4a13      	ldr	r2, [pc, #76]	@ (80034f4 <DMA_CalcBaseAndBitshift+0x68>)
 80034a8:	68fb      	ldr	r3, [r7, #12]
 80034aa:	4413      	add	r3, r2
 80034ac:	781b      	ldrb	r3, [r3, #0]
 80034ae:	461a      	mov	r2, r3
 80034b0:	687b      	ldr	r3, [r7, #4]
 80034b2:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 80034b4:	68fb      	ldr	r3, [r7, #12]
 80034b6:	2b03      	cmp	r3, #3
 80034b8:	d909      	bls.n	80034ce <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80034ba:	687b      	ldr	r3, [r7, #4]
 80034bc:	681b      	ldr	r3, [r3, #0]
 80034be:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 80034c2:	f023 0303 	bic.w	r3, r3, #3
 80034c6:	1d1a      	adds	r2, r3, #4
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	659a      	str	r2, [r3, #88]	@ 0x58
 80034cc:	e007      	b.n	80034de <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80034ce:	687b      	ldr	r3, [r7, #4]
 80034d0:	681b      	ldr	r3, [r3, #0]
 80034d2:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 80034d6:	f023 0303 	bic.w	r3, r3, #3
 80034da:	687a      	ldr	r2, [r7, #4]
 80034dc:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 80034e2:	4618      	mov	r0, r3
 80034e4:	3714      	adds	r7, #20
 80034e6:	46bd      	mov	sp, r7
 80034e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80034ec:	4770      	bx	lr
 80034ee:	bf00      	nop
 80034f0:	aaaaaaab 	.word	0xaaaaaaab
 80034f4:	0800bfd8 	.word	0x0800bfd8

080034f8 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 80034f8:	b480      	push	{r7}
 80034fa:	b085      	sub	sp, #20
 80034fc:	af00      	add	r7, sp, #0
 80034fe:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003500:	2300      	movs	r3, #0
 8003502:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8003504:	687b      	ldr	r3, [r7, #4]
 8003506:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003508:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 800350a:	687b      	ldr	r3, [r7, #4]
 800350c:	699b      	ldr	r3, [r3, #24]
 800350e:	2b00      	cmp	r3, #0
 8003510:	d11f      	bne.n	8003552 <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8003512:	68bb      	ldr	r3, [r7, #8]
 8003514:	2b03      	cmp	r3, #3
 8003516:	d856      	bhi.n	80035c6 <DMA_CheckFifoParam+0xce>
 8003518:	a201      	add	r2, pc, #4	@ (adr r2, 8003520 <DMA_CheckFifoParam+0x28>)
 800351a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800351e:	bf00      	nop
 8003520:	08003531 	.word	0x08003531
 8003524:	08003543 	.word	0x08003543
 8003528:	08003531 	.word	0x08003531
 800352c:	080035c7 	.word	0x080035c7
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003534:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003538:	2b00      	cmp	r3, #0
 800353a:	d046      	beq.n	80035ca <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 800353c:	2301      	movs	r3, #1
 800353e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003540:	e043      	b.n	80035ca <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003542:	687b      	ldr	r3, [r7, #4]
 8003544:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003546:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 800354a:	d140      	bne.n	80035ce <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 800354c:	2301      	movs	r3, #1
 800354e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003550:	e03d      	b.n	80035ce <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	699b      	ldr	r3, [r3, #24]
 8003556:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800355a:	d121      	bne.n	80035a0 <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 800355c:	68bb      	ldr	r3, [r7, #8]
 800355e:	2b03      	cmp	r3, #3
 8003560:	d837      	bhi.n	80035d2 <DMA_CheckFifoParam+0xda>
 8003562:	a201      	add	r2, pc, #4	@ (adr r2, 8003568 <DMA_CheckFifoParam+0x70>)
 8003564:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003568:	08003579 	.word	0x08003579
 800356c:	0800357f 	.word	0x0800357f
 8003570:	08003579 	.word	0x08003579
 8003574:	08003591 	.word	0x08003591
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8003578:	2301      	movs	r3, #1
 800357a:	73fb      	strb	r3, [r7, #15]
      break;
 800357c:	e030      	b.n	80035e0 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800357e:	687b      	ldr	r3, [r7, #4]
 8003580:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003582:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003586:	2b00      	cmp	r3, #0
 8003588:	d025      	beq.n	80035d6 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 800358a:	2301      	movs	r3, #1
 800358c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800358e:	e022      	b.n	80035d6 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003590:	687b      	ldr	r3, [r7, #4]
 8003592:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003594:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8003598:	d11f      	bne.n	80035da <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 800359a:	2301      	movs	r3, #1
 800359c:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 800359e:	e01c      	b.n	80035da <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 80035a0:	68bb      	ldr	r3, [r7, #8]
 80035a2:	2b02      	cmp	r3, #2
 80035a4:	d903      	bls.n	80035ae <DMA_CheckFifoParam+0xb6>
 80035a6:	68bb      	ldr	r3, [r7, #8]
 80035a8:	2b03      	cmp	r3, #3
 80035aa:	d003      	beq.n	80035b4 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 80035ac:	e018      	b.n	80035e0 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 80035ae:	2301      	movs	r3, #1
 80035b0:	73fb      	strb	r3, [r7, #15]
      break;
 80035b2:	e015      	b.n	80035e0 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80035b4:	687b      	ldr	r3, [r7, #4]
 80035b6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80035b8:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80035bc:	2b00      	cmp	r3, #0
 80035be:	d00e      	beq.n	80035de <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 80035c0:	2301      	movs	r3, #1
 80035c2:	73fb      	strb	r3, [r7, #15]
      break;
 80035c4:	e00b      	b.n	80035de <DMA_CheckFifoParam+0xe6>
      break;
 80035c6:	bf00      	nop
 80035c8:	e00a      	b.n	80035e0 <DMA_CheckFifoParam+0xe8>
      break;
 80035ca:	bf00      	nop
 80035cc:	e008      	b.n	80035e0 <DMA_CheckFifoParam+0xe8>
      break;
 80035ce:	bf00      	nop
 80035d0:	e006      	b.n	80035e0 <DMA_CheckFifoParam+0xe8>
      break;
 80035d2:	bf00      	nop
 80035d4:	e004      	b.n	80035e0 <DMA_CheckFifoParam+0xe8>
      break;
 80035d6:	bf00      	nop
 80035d8:	e002      	b.n	80035e0 <DMA_CheckFifoParam+0xe8>
      break;   
 80035da:	bf00      	nop
 80035dc:	e000      	b.n	80035e0 <DMA_CheckFifoParam+0xe8>
      break;
 80035de:	bf00      	nop
    }
  } 
  
  return status; 
 80035e0:	7bfb      	ldrb	r3, [r7, #15]
}
 80035e2:	4618      	mov	r0, r3
 80035e4:	3714      	adds	r7, #20
 80035e6:	46bd      	mov	sp, r7
 80035e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035ec:	4770      	bx	lr
 80035ee:	bf00      	nop

080035f0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80035f0:	b480      	push	{r7}
 80035f2:	b089      	sub	sp, #36	@ 0x24
 80035f4:	af00      	add	r7, sp, #0
 80035f6:	6078      	str	r0, [r7, #4]
 80035f8:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80035fa:	2300      	movs	r3, #0
 80035fc:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80035fe:	2300      	movs	r3, #0
 8003600:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8003602:	2300      	movs	r3, #0
 8003604:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003606:	2300      	movs	r3, #0
 8003608:	61fb      	str	r3, [r7, #28]
 800360a:	e159      	b.n	80038c0 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800360c:	2201      	movs	r2, #1
 800360e:	69fb      	ldr	r3, [r7, #28]
 8003610:	fa02 f303 	lsl.w	r3, r2, r3
 8003614:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003616:	683b      	ldr	r3, [r7, #0]
 8003618:	681b      	ldr	r3, [r3, #0]
 800361a:	697a      	ldr	r2, [r7, #20]
 800361c:	4013      	ands	r3, r2
 800361e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003620:	693a      	ldr	r2, [r7, #16]
 8003622:	697b      	ldr	r3, [r7, #20]
 8003624:	429a      	cmp	r2, r3
 8003626:	f040 8148 	bne.w	80038ba <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800362a:	683b      	ldr	r3, [r7, #0]
 800362c:	685b      	ldr	r3, [r3, #4]
 800362e:	f003 0303 	and.w	r3, r3, #3
 8003632:	2b01      	cmp	r3, #1
 8003634:	d005      	beq.n	8003642 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003636:	683b      	ldr	r3, [r7, #0]
 8003638:	685b      	ldr	r3, [r3, #4]
 800363a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800363e:	2b02      	cmp	r3, #2
 8003640:	d130      	bne.n	80036a4 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8003642:	687b      	ldr	r3, [r7, #4]
 8003644:	689b      	ldr	r3, [r3, #8]
 8003646:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003648:	69fb      	ldr	r3, [r7, #28]
 800364a:	005b      	lsls	r3, r3, #1
 800364c:	2203      	movs	r2, #3
 800364e:	fa02 f303 	lsl.w	r3, r2, r3
 8003652:	43db      	mvns	r3, r3
 8003654:	69ba      	ldr	r2, [r7, #24]
 8003656:	4013      	ands	r3, r2
 8003658:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800365a:	683b      	ldr	r3, [r7, #0]
 800365c:	68da      	ldr	r2, [r3, #12]
 800365e:	69fb      	ldr	r3, [r7, #28]
 8003660:	005b      	lsls	r3, r3, #1
 8003662:	fa02 f303 	lsl.w	r3, r2, r3
 8003666:	69ba      	ldr	r2, [r7, #24]
 8003668:	4313      	orrs	r3, r2
 800366a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	69ba      	ldr	r2, [r7, #24]
 8003670:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003672:	687b      	ldr	r3, [r7, #4]
 8003674:	685b      	ldr	r3, [r3, #4]
 8003676:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003678:	2201      	movs	r2, #1
 800367a:	69fb      	ldr	r3, [r7, #28]
 800367c:	fa02 f303 	lsl.w	r3, r2, r3
 8003680:	43db      	mvns	r3, r3
 8003682:	69ba      	ldr	r2, [r7, #24]
 8003684:	4013      	ands	r3, r2
 8003686:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003688:	683b      	ldr	r3, [r7, #0]
 800368a:	685b      	ldr	r3, [r3, #4]
 800368c:	091b      	lsrs	r3, r3, #4
 800368e:	f003 0201 	and.w	r2, r3, #1
 8003692:	69fb      	ldr	r3, [r7, #28]
 8003694:	fa02 f303 	lsl.w	r3, r2, r3
 8003698:	69ba      	ldr	r2, [r7, #24]
 800369a:	4313      	orrs	r3, r2
 800369c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800369e:	687b      	ldr	r3, [r7, #4]
 80036a0:	69ba      	ldr	r2, [r7, #24]
 80036a2:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80036a4:	683b      	ldr	r3, [r7, #0]
 80036a6:	685b      	ldr	r3, [r3, #4]
 80036a8:	f003 0303 	and.w	r3, r3, #3
 80036ac:	2b03      	cmp	r3, #3
 80036ae:	d017      	beq.n	80036e0 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	68db      	ldr	r3, [r3, #12]
 80036b4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80036b6:	69fb      	ldr	r3, [r7, #28]
 80036b8:	005b      	lsls	r3, r3, #1
 80036ba:	2203      	movs	r2, #3
 80036bc:	fa02 f303 	lsl.w	r3, r2, r3
 80036c0:	43db      	mvns	r3, r3
 80036c2:	69ba      	ldr	r2, [r7, #24]
 80036c4:	4013      	ands	r3, r2
 80036c6:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80036c8:	683b      	ldr	r3, [r7, #0]
 80036ca:	689a      	ldr	r2, [r3, #8]
 80036cc:	69fb      	ldr	r3, [r7, #28]
 80036ce:	005b      	lsls	r3, r3, #1
 80036d0:	fa02 f303 	lsl.w	r3, r2, r3
 80036d4:	69ba      	ldr	r2, [r7, #24]
 80036d6:	4313      	orrs	r3, r2
 80036d8:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	69ba      	ldr	r2, [r7, #24]
 80036de:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80036e0:	683b      	ldr	r3, [r7, #0]
 80036e2:	685b      	ldr	r3, [r3, #4]
 80036e4:	f003 0303 	and.w	r3, r3, #3
 80036e8:	2b02      	cmp	r3, #2
 80036ea:	d123      	bne.n	8003734 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80036ec:	69fb      	ldr	r3, [r7, #28]
 80036ee:	08da      	lsrs	r2, r3, #3
 80036f0:	687b      	ldr	r3, [r7, #4]
 80036f2:	3208      	adds	r2, #8
 80036f4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80036f8:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80036fa:	69fb      	ldr	r3, [r7, #28]
 80036fc:	f003 0307 	and.w	r3, r3, #7
 8003700:	009b      	lsls	r3, r3, #2
 8003702:	220f      	movs	r2, #15
 8003704:	fa02 f303 	lsl.w	r3, r2, r3
 8003708:	43db      	mvns	r3, r3
 800370a:	69ba      	ldr	r2, [r7, #24]
 800370c:	4013      	ands	r3, r2
 800370e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003710:	683b      	ldr	r3, [r7, #0]
 8003712:	691a      	ldr	r2, [r3, #16]
 8003714:	69fb      	ldr	r3, [r7, #28]
 8003716:	f003 0307 	and.w	r3, r3, #7
 800371a:	009b      	lsls	r3, r3, #2
 800371c:	fa02 f303 	lsl.w	r3, r2, r3
 8003720:	69ba      	ldr	r2, [r7, #24]
 8003722:	4313      	orrs	r3, r2
 8003724:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003726:	69fb      	ldr	r3, [r7, #28]
 8003728:	08da      	lsrs	r2, r3, #3
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	3208      	adds	r2, #8
 800372e:	69b9      	ldr	r1, [r7, #24]
 8003730:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003734:	687b      	ldr	r3, [r7, #4]
 8003736:	681b      	ldr	r3, [r3, #0]
 8003738:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800373a:	69fb      	ldr	r3, [r7, #28]
 800373c:	005b      	lsls	r3, r3, #1
 800373e:	2203      	movs	r2, #3
 8003740:	fa02 f303 	lsl.w	r3, r2, r3
 8003744:	43db      	mvns	r3, r3
 8003746:	69ba      	ldr	r2, [r7, #24]
 8003748:	4013      	ands	r3, r2
 800374a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800374c:	683b      	ldr	r3, [r7, #0]
 800374e:	685b      	ldr	r3, [r3, #4]
 8003750:	f003 0203 	and.w	r2, r3, #3
 8003754:	69fb      	ldr	r3, [r7, #28]
 8003756:	005b      	lsls	r3, r3, #1
 8003758:	fa02 f303 	lsl.w	r3, r2, r3
 800375c:	69ba      	ldr	r2, [r7, #24]
 800375e:	4313      	orrs	r3, r2
 8003760:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003762:	687b      	ldr	r3, [r7, #4]
 8003764:	69ba      	ldr	r2, [r7, #24]
 8003766:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003768:	683b      	ldr	r3, [r7, #0]
 800376a:	685b      	ldr	r3, [r3, #4]
 800376c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003770:	2b00      	cmp	r3, #0
 8003772:	f000 80a2 	beq.w	80038ba <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003776:	2300      	movs	r3, #0
 8003778:	60fb      	str	r3, [r7, #12]
 800377a:	4b57      	ldr	r3, [pc, #348]	@ (80038d8 <HAL_GPIO_Init+0x2e8>)
 800377c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800377e:	4a56      	ldr	r2, [pc, #344]	@ (80038d8 <HAL_GPIO_Init+0x2e8>)
 8003780:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003784:	6453      	str	r3, [r2, #68]	@ 0x44
 8003786:	4b54      	ldr	r3, [pc, #336]	@ (80038d8 <HAL_GPIO_Init+0x2e8>)
 8003788:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800378a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800378e:	60fb      	str	r3, [r7, #12]
 8003790:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003792:	4a52      	ldr	r2, [pc, #328]	@ (80038dc <HAL_GPIO_Init+0x2ec>)
 8003794:	69fb      	ldr	r3, [r7, #28]
 8003796:	089b      	lsrs	r3, r3, #2
 8003798:	3302      	adds	r3, #2
 800379a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800379e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80037a0:	69fb      	ldr	r3, [r7, #28]
 80037a2:	f003 0303 	and.w	r3, r3, #3
 80037a6:	009b      	lsls	r3, r3, #2
 80037a8:	220f      	movs	r2, #15
 80037aa:	fa02 f303 	lsl.w	r3, r2, r3
 80037ae:	43db      	mvns	r3, r3
 80037b0:	69ba      	ldr	r2, [r7, #24]
 80037b2:	4013      	ands	r3, r2
 80037b4:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80037b6:	687b      	ldr	r3, [r7, #4]
 80037b8:	4a49      	ldr	r2, [pc, #292]	@ (80038e0 <HAL_GPIO_Init+0x2f0>)
 80037ba:	4293      	cmp	r3, r2
 80037bc:	d019      	beq.n	80037f2 <HAL_GPIO_Init+0x202>
 80037be:	687b      	ldr	r3, [r7, #4]
 80037c0:	4a48      	ldr	r2, [pc, #288]	@ (80038e4 <HAL_GPIO_Init+0x2f4>)
 80037c2:	4293      	cmp	r3, r2
 80037c4:	d013      	beq.n	80037ee <HAL_GPIO_Init+0x1fe>
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	4a47      	ldr	r2, [pc, #284]	@ (80038e8 <HAL_GPIO_Init+0x2f8>)
 80037ca:	4293      	cmp	r3, r2
 80037cc:	d00d      	beq.n	80037ea <HAL_GPIO_Init+0x1fa>
 80037ce:	687b      	ldr	r3, [r7, #4]
 80037d0:	4a46      	ldr	r2, [pc, #280]	@ (80038ec <HAL_GPIO_Init+0x2fc>)
 80037d2:	4293      	cmp	r3, r2
 80037d4:	d007      	beq.n	80037e6 <HAL_GPIO_Init+0x1f6>
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	4a45      	ldr	r2, [pc, #276]	@ (80038f0 <HAL_GPIO_Init+0x300>)
 80037da:	4293      	cmp	r3, r2
 80037dc:	d101      	bne.n	80037e2 <HAL_GPIO_Init+0x1f2>
 80037de:	2304      	movs	r3, #4
 80037e0:	e008      	b.n	80037f4 <HAL_GPIO_Init+0x204>
 80037e2:	2307      	movs	r3, #7
 80037e4:	e006      	b.n	80037f4 <HAL_GPIO_Init+0x204>
 80037e6:	2303      	movs	r3, #3
 80037e8:	e004      	b.n	80037f4 <HAL_GPIO_Init+0x204>
 80037ea:	2302      	movs	r3, #2
 80037ec:	e002      	b.n	80037f4 <HAL_GPIO_Init+0x204>
 80037ee:	2301      	movs	r3, #1
 80037f0:	e000      	b.n	80037f4 <HAL_GPIO_Init+0x204>
 80037f2:	2300      	movs	r3, #0
 80037f4:	69fa      	ldr	r2, [r7, #28]
 80037f6:	f002 0203 	and.w	r2, r2, #3
 80037fa:	0092      	lsls	r2, r2, #2
 80037fc:	4093      	lsls	r3, r2
 80037fe:	69ba      	ldr	r2, [r7, #24]
 8003800:	4313      	orrs	r3, r2
 8003802:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003804:	4935      	ldr	r1, [pc, #212]	@ (80038dc <HAL_GPIO_Init+0x2ec>)
 8003806:	69fb      	ldr	r3, [r7, #28]
 8003808:	089b      	lsrs	r3, r3, #2
 800380a:	3302      	adds	r3, #2
 800380c:	69ba      	ldr	r2, [r7, #24]
 800380e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003812:	4b38      	ldr	r3, [pc, #224]	@ (80038f4 <HAL_GPIO_Init+0x304>)
 8003814:	689b      	ldr	r3, [r3, #8]
 8003816:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003818:	693b      	ldr	r3, [r7, #16]
 800381a:	43db      	mvns	r3, r3
 800381c:	69ba      	ldr	r2, [r7, #24]
 800381e:	4013      	ands	r3, r2
 8003820:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003822:	683b      	ldr	r3, [r7, #0]
 8003824:	685b      	ldr	r3, [r3, #4]
 8003826:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800382a:	2b00      	cmp	r3, #0
 800382c:	d003      	beq.n	8003836 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 800382e:	69ba      	ldr	r2, [r7, #24]
 8003830:	693b      	ldr	r3, [r7, #16]
 8003832:	4313      	orrs	r3, r2
 8003834:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003836:	4a2f      	ldr	r2, [pc, #188]	@ (80038f4 <HAL_GPIO_Init+0x304>)
 8003838:	69bb      	ldr	r3, [r7, #24]
 800383a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 800383c:	4b2d      	ldr	r3, [pc, #180]	@ (80038f4 <HAL_GPIO_Init+0x304>)
 800383e:	68db      	ldr	r3, [r3, #12]
 8003840:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003842:	693b      	ldr	r3, [r7, #16]
 8003844:	43db      	mvns	r3, r3
 8003846:	69ba      	ldr	r2, [r7, #24]
 8003848:	4013      	ands	r3, r2
 800384a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800384c:	683b      	ldr	r3, [r7, #0]
 800384e:	685b      	ldr	r3, [r3, #4]
 8003850:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003854:	2b00      	cmp	r3, #0
 8003856:	d003      	beq.n	8003860 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8003858:	69ba      	ldr	r2, [r7, #24]
 800385a:	693b      	ldr	r3, [r7, #16]
 800385c:	4313      	orrs	r3, r2
 800385e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003860:	4a24      	ldr	r2, [pc, #144]	@ (80038f4 <HAL_GPIO_Init+0x304>)
 8003862:	69bb      	ldr	r3, [r7, #24]
 8003864:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8003866:	4b23      	ldr	r3, [pc, #140]	@ (80038f4 <HAL_GPIO_Init+0x304>)
 8003868:	685b      	ldr	r3, [r3, #4]
 800386a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800386c:	693b      	ldr	r3, [r7, #16]
 800386e:	43db      	mvns	r3, r3
 8003870:	69ba      	ldr	r2, [r7, #24]
 8003872:	4013      	ands	r3, r2
 8003874:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003876:	683b      	ldr	r3, [r7, #0]
 8003878:	685b      	ldr	r3, [r3, #4]
 800387a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800387e:	2b00      	cmp	r3, #0
 8003880:	d003      	beq.n	800388a <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8003882:	69ba      	ldr	r2, [r7, #24]
 8003884:	693b      	ldr	r3, [r7, #16]
 8003886:	4313      	orrs	r3, r2
 8003888:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800388a:	4a1a      	ldr	r2, [pc, #104]	@ (80038f4 <HAL_GPIO_Init+0x304>)
 800388c:	69bb      	ldr	r3, [r7, #24]
 800388e:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003890:	4b18      	ldr	r3, [pc, #96]	@ (80038f4 <HAL_GPIO_Init+0x304>)
 8003892:	681b      	ldr	r3, [r3, #0]
 8003894:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003896:	693b      	ldr	r3, [r7, #16]
 8003898:	43db      	mvns	r3, r3
 800389a:	69ba      	ldr	r2, [r7, #24]
 800389c:	4013      	ands	r3, r2
 800389e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80038a0:	683b      	ldr	r3, [r7, #0]
 80038a2:	685b      	ldr	r3, [r3, #4]
 80038a4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80038a8:	2b00      	cmp	r3, #0
 80038aa:	d003      	beq.n	80038b4 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 80038ac:	69ba      	ldr	r2, [r7, #24]
 80038ae:	693b      	ldr	r3, [r7, #16]
 80038b0:	4313      	orrs	r3, r2
 80038b2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80038b4:	4a0f      	ldr	r2, [pc, #60]	@ (80038f4 <HAL_GPIO_Init+0x304>)
 80038b6:	69bb      	ldr	r3, [r7, #24]
 80038b8:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80038ba:	69fb      	ldr	r3, [r7, #28]
 80038bc:	3301      	adds	r3, #1
 80038be:	61fb      	str	r3, [r7, #28]
 80038c0:	69fb      	ldr	r3, [r7, #28]
 80038c2:	2b0f      	cmp	r3, #15
 80038c4:	f67f aea2 	bls.w	800360c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80038c8:	bf00      	nop
 80038ca:	bf00      	nop
 80038cc:	3724      	adds	r7, #36	@ 0x24
 80038ce:	46bd      	mov	sp, r7
 80038d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038d4:	4770      	bx	lr
 80038d6:	bf00      	nop
 80038d8:	40023800 	.word	0x40023800
 80038dc:	40013800 	.word	0x40013800
 80038e0:	40020000 	.word	0x40020000
 80038e4:	40020400 	.word	0x40020400
 80038e8:	40020800 	.word	0x40020800
 80038ec:	40020c00 	.word	0x40020c00
 80038f0:	40021000 	.word	0x40021000
 80038f4:	40013c00 	.word	0x40013c00

080038f8 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80038f8:	b480      	push	{r7}
 80038fa:	b085      	sub	sp, #20
 80038fc:	af00      	add	r7, sp, #0
 80038fe:	6078      	str	r0, [r7, #4]
 8003900:	460b      	mov	r3, r1
 8003902:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8003904:	687b      	ldr	r3, [r7, #4]
 8003906:	691a      	ldr	r2, [r3, #16]
 8003908:	887b      	ldrh	r3, [r7, #2]
 800390a:	4013      	ands	r3, r2
 800390c:	2b00      	cmp	r3, #0
 800390e:	d002      	beq.n	8003916 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8003910:	2301      	movs	r3, #1
 8003912:	73fb      	strb	r3, [r7, #15]
 8003914:	e001      	b.n	800391a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8003916:	2300      	movs	r3, #0
 8003918:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800391a:	7bfb      	ldrb	r3, [r7, #15]
}
 800391c:	4618      	mov	r0, r3
 800391e:	3714      	adds	r7, #20
 8003920:	46bd      	mov	sp, r7
 8003922:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003926:	4770      	bx	lr

08003928 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003928:	b480      	push	{r7}
 800392a:	b083      	sub	sp, #12
 800392c:	af00      	add	r7, sp, #0
 800392e:	6078      	str	r0, [r7, #4]
 8003930:	460b      	mov	r3, r1
 8003932:	807b      	strh	r3, [r7, #2]
 8003934:	4613      	mov	r3, r2
 8003936:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003938:	787b      	ldrb	r3, [r7, #1]
 800393a:	2b00      	cmp	r3, #0
 800393c:	d003      	beq.n	8003946 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800393e:	887a      	ldrh	r2, [r7, #2]
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003944:	e003      	b.n	800394e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8003946:	887b      	ldrh	r3, [r7, #2]
 8003948:	041a      	lsls	r2, r3, #16
 800394a:	687b      	ldr	r3, [r7, #4]
 800394c:	619a      	str	r2, [r3, #24]
}
 800394e:	bf00      	nop
 8003950:	370c      	adds	r7, #12
 8003952:	46bd      	mov	sp, r7
 8003954:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003958:	4770      	bx	lr

0800395a <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800395a:	b480      	push	{r7}
 800395c:	b085      	sub	sp, #20
 800395e:	af00      	add	r7, sp, #0
 8003960:	6078      	str	r0, [r7, #4]
 8003962:	460b      	mov	r3, r1
 8003964:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	695b      	ldr	r3, [r3, #20]
 800396a:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800396c:	887a      	ldrh	r2, [r7, #2]
 800396e:	68fb      	ldr	r3, [r7, #12]
 8003970:	4013      	ands	r3, r2
 8003972:	041a      	lsls	r2, r3, #16
 8003974:	68fb      	ldr	r3, [r7, #12]
 8003976:	43d9      	mvns	r1, r3
 8003978:	887b      	ldrh	r3, [r7, #2]
 800397a:	400b      	ands	r3, r1
 800397c:	431a      	orrs	r2, r3
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	619a      	str	r2, [r3, #24]
}
 8003982:	bf00      	nop
 8003984:	3714      	adds	r7, #20
 8003986:	46bd      	mov	sp, r7
 8003988:	f85d 7b04 	ldr.w	r7, [sp], #4
 800398c:	4770      	bx	lr
	...

08003990 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003990:	b580      	push	{r7, lr}
 8003992:	b084      	sub	sp, #16
 8003994:	af00      	add	r7, sp, #0
 8003996:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	2b00      	cmp	r3, #0
 800399c:	d101      	bne.n	80039a2 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800399e:	2301      	movs	r3, #1
 80039a0:	e12b      	b.n	8003bfa <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80039a2:	687b      	ldr	r3, [r7, #4]
 80039a4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80039a8:	b2db      	uxtb	r3, r3
 80039aa:	2b00      	cmp	r3, #0
 80039ac:	d106      	bne.n	80039bc <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80039ae:	687b      	ldr	r3, [r7, #4]
 80039b0:	2200      	movs	r2, #0
 80039b2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80039b6:	6878      	ldr	r0, [r7, #4]
 80039b8:	f7fe fb2c 	bl	8002014 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	2224      	movs	r2, #36	@ 0x24
 80039c0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	681b      	ldr	r3, [r3, #0]
 80039c8:	681a      	ldr	r2, [r3, #0]
 80039ca:	687b      	ldr	r3, [r7, #4]
 80039cc:	681b      	ldr	r3, [r3, #0]
 80039ce:	f022 0201 	bic.w	r2, r2, #1
 80039d2:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	681b      	ldr	r3, [r3, #0]
 80039d8:	681a      	ldr	r2, [r3, #0]
 80039da:	687b      	ldr	r3, [r7, #4]
 80039dc:	681b      	ldr	r3, [r3, #0]
 80039de:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80039e2:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	681b      	ldr	r3, [r3, #0]
 80039e8:	681a      	ldr	r2, [r3, #0]
 80039ea:	687b      	ldr	r3, [r7, #4]
 80039ec:	681b      	ldr	r3, [r3, #0]
 80039ee:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80039f2:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 80039f4:	f001 f89a 	bl	8004b2c <HAL_RCC_GetPCLK1Freq>
 80039f8:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	685b      	ldr	r3, [r3, #4]
 80039fe:	4a81      	ldr	r2, [pc, #516]	@ (8003c04 <HAL_I2C_Init+0x274>)
 8003a00:	4293      	cmp	r3, r2
 8003a02:	d807      	bhi.n	8003a14 <HAL_I2C_Init+0x84>
 8003a04:	68fb      	ldr	r3, [r7, #12]
 8003a06:	4a80      	ldr	r2, [pc, #512]	@ (8003c08 <HAL_I2C_Init+0x278>)
 8003a08:	4293      	cmp	r3, r2
 8003a0a:	bf94      	ite	ls
 8003a0c:	2301      	movls	r3, #1
 8003a0e:	2300      	movhi	r3, #0
 8003a10:	b2db      	uxtb	r3, r3
 8003a12:	e006      	b.n	8003a22 <HAL_I2C_Init+0x92>
 8003a14:	68fb      	ldr	r3, [r7, #12]
 8003a16:	4a7d      	ldr	r2, [pc, #500]	@ (8003c0c <HAL_I2C_Init+0x27c>)
 8003a18:	4293      	cmp	r3, r2
 8003a1a:	bf94      	ite	ls
 8003a1c:	2301      	movls	r3, #1
 8003a1e:	2300      	movhi	r3, #0
 8003a20:	b2db      	uxtb	r3, r3
 8003a22:	2b00      	cmp	r3, #0
 8003a24:	d001      	beq.n	8003a2a <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8003a26:	2301      	movs	r3, #1
 8003a28:	e0e7      	b.n	8003bfa <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8003a2a:	68fb      	ldr	r3, [r7, #12]
 8003a2c:	4a78      	ldr	r2, [pc, #480]	@ (8003c10 <HAL_I2C_Init+0x280>)
 8003a2e:	fba2 2303 	umull	r2, r3, r2, r3
 8003a32:	0c9b      	lsrs	r3, r3, #18
 8003a34:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	681b      	ldr	r3, [r3, #0]
 8003a3a:	685b      	ldr	r3, [r3, #4]
 8003a3c:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	681b      	ldr	r3, [r3, #0]
 8003a44:	68ba      	ldr	r2, [r7, #8]
 8003a46:	430a      	orrs	r2, r1
 8003a48:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8003a4a:	687b      	ldr	r3, [r7, #4]
 8003a4c:	681b      	ldr	r3, [r3, #0]
 8003a4e:	6a1b      	ldr	r3, [r3, #32]
 8003a50:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8003a54:	687b      	ldr	r3, [r7, #4]
 8003a56:	685b      	ldr	r3, [r3, #4]
 8003a58:	4a6a      	ldr	r2, [pc, #424]	@ (8003c04 <HAL_I2C_Init+0x274>)
 8003a5a:	4293      	cmp	r3, r2
 8003a5c:	d802      	bhi.n	8003a64 <HAL_I2C_Init+0xd4>
 8003a5e:	68bb      	ldr	r3, [r7, #8]
 8003a60:	3301      	adds	r3, #1
 8003a62:	e009      	b.n	8003a78 <HAL_I2C_Init+0xe8>
 8003a64:	68bb      	ldr	r3, [r7, #8]
 8003a66:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8003a6a:	fb02 f303 	mul.w	r3, r2, r3
 8003a6e:	4a69      	ldr	r2, [pc, #420]	@ (8003c14 <HAL_I2C_Init+0x284>)
 8003a70:	fba2 2303 	umull	r2, r3, r2, r3
 8003a74:	099b      	lsrs	r3, r3, #6
 8003a76:	3301      	adds	r3, #1
 8003a78:	687a      	ldr	r2, [r7, #4]
 8003a7a:	6812      	ldr	r2, [r2, #0]
 8003a7c:	430b      	orrs	r3, r1
 8003a7e:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	681b      	ldr	r3, [r3, #0]
 8003a84:	69db      	ldr	r3, [r3, #28]
 8003a86:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8003a8a:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	685b      	ldr	r3, [r3, #4]
 8003a92:	495c      	ldr	r1, [pc, #368]	@ (8003c04 <HAL_I2C_Init+0x274>)
 8003a94:	428b      	cmp	r3, r1
 8003a96:	d819      	bhi.n	8003acc <HAL_I2C_Init+0x13c>
 8003a98:	68fb      	ldr	r3, [r7, #12]
 8003a9a:	1e59      	subs	r1, r3, #1
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	685b      	ldr	r3, [r3, #4]
 8003aa0:	005b      	lsls	r3, r3, #1
 8003aa2:	fbb1 f3f3 	udiv	r3, r1, r3
 8003aa6:	1c59      	adds	r1, r3, #1
 8003aa8:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8003aac:	400b      	ands	r3, r1
 8003aae:	2b00      	cmp	r3, #0
 8003ab0:	d00a      	beq.n	8003ac8 <HAL_I2C_Init+0x138>
 8003ab2:	68fb      	ldr	r3, [r7, #12]
 8003ab4:	1e59      	subs	r1, r3, #1
 8003ab6:	687b      	ldr	r3, [r7, #4]
 8003ab8:	685b      	ldr	r3, [r3, #4]
 8003aba:	005b      	lsls	r3, r3, #1
 8003abc:	fbb1 f3f3 	udiv	r3, r1, r3
 8003ac0:	3301      	adds	r3, #1
 8003ac2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003ac6:	e051      	b.n	8003b6c <HAL_I2C_Init+0x1dc>
 8003ac8:	2304      	movs	r3, #4
 8003aca:	e04f      	b.n	8003b6c <HAL_I2C_Init+0x1dc>
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	689b      	ldr	r3, [r3, #8]
 8003ad0:	2b00      	cmp	r3, #0
 8003ad2:	d111      	bne.n	8003af8 <HAL_I2C_Init+0x168>
 8003ad4:	68fb      	ldr	r3, [r7, #12]
 8003ad6:	1e58      	subs	r0, r3, #1
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	6859      	ldr	r1, [r3, #4]
 8003adc:	460b      	mov	r3, r1
 8003ade:	005b      	lsls	r3, r3, #1
 8003ae0:	440b      	add	r3, r1
 8003ae2:	fbb0 f3f3 	udiv	r3, r0, r3
 8003ae6:	3301      	adds	r3, #1
 8003ae8:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003aec:	2b00      	cmp	r3, #0
 8003aee:	bf0c      	ite	eq
 8003af0:	2301      	moveq	r3, #1
 8003af2:	2300      	movne	r3, #0
 8003af4:	b2db      	uxtb	r3, r3
 8003af6:	e012      	b.n	8003b1e <HAL_I2C_Init+0x18e>
 8003af8:	68fb      	ldr	r3, [r7, #12]
 8003afa:	1e58      	subs	r0, r3, #1
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	6859      	ldr	r1, [r3, #4]
 8003b00:	460b      	mov	r3, r1
 8003b02:	009b      	lsls	r3, r3, #2
 8003b04:	440b      	add	r3, r1
 8003b06:	0099      	lsls	r1, r3, #2
 8003b08:	440b      	add	r3, r1
 8003b0a:	fbb0 f3f3 	udiv	r3, r0, r3
 8003b0e:	3301      	adds	r3, #1
 8003b10:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003b14:	2b00      	cmp	r3, #0
 8003b16:	bf0c      	ite	eq
 8003b18:	2301      	moveq	r3, #1
 8003b1a:	2300      	movne	r3, #0
 8003b1c:	b2db      	uxtb	r3, r3
 8003b1e:	2b00      	cmp	r3, #0
 8003b20:	d001      	beq.n	8003b26 <HAL_I2C_Init+0x196>
 8003b22:	2301      	movs	r3, #1
 8003b24:	e022      	b.n	8003b6c <HAL_I2C_Init+0x1dc>
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	689b      	ldr	r3, [r3, #8]
 8003b2a:	2b00      	cmp	r3, #0
 8003b2c:	d10e      	bne.n	8003b4c <HAL_I2C_Init+0x1bc>
 8003b2e:	68fb      	ldr	r3, [r7, #12]
 8003b30:	1e58      	subs	r0, r3, #1
 8003b32:	687b      	ldr	r3, [r7, #4]
 8003b34:	6859      	ldr	r1, [r3, #4]
 8003b36:	460b      	mov	r3, r1
 8003b38:	005b      	lsls	r3, r3, #1
 8003b3a:	440b      	add	r3, r1
 8003b3c:	fbb0 f3f3 	udiv	r3, r0, r3
 8003b40:	3301      	adds	r3, #1
 8003b42:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003b46:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003b4a:	e00f      	b.n	8003b6c <HAL_I2C_Init+0x1dc>
 8003b4c:	68fb      	ldr	r3, [r7, #12]
 8003b4e:	1e58      	subs	r0, r3, #1
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	6859      	ldr	r1, [r3, #4]
 8003b54:	460b      	mov	r3, r1
 8003b56:	009b      	lsls	r3, r3, #2
 8003b58:	440b      	add	r3, r1
 8003b5a:	0099      	lsls	r1, r3, #2
 8003b5c:	440b      	add	r3, r1
 8003b5e:	fbb0 f3f3 	udiv	r3, r0, r3
 8003b62:	3301      	adds	r3, #1
 8003b64:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003b68:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8003b6c:	6879      	ldr	r1, [r7, #4]
 8003b6e:	6809      	ldr	r1, [r1, #0]
 8003b70:	4313      	orrs	r3, r2
 8003b72:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	681b      	ldr	r3, [r3, #0]
 8003b78:	681b      	ldr	r3, [r3, #0]
 8003b7a:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	69da      	ldr	r2, [r3, #28]
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	6a1b      	ldr	r3, [r3, #32]
 8003b86:	431a      	orrs	r2, r3
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	681b      	ldr	r3, [r3, #0]
 8003b8c:	430a      	orrs	r2, r1
 8003b8e:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8003b90:	687b      	ldr	r3, [r7, #4]
 8003b92:	681b      	ldr	r3, [r3, #0]
 8003b94:	689b      	ldr	r3, [r3, #8]
 8003b96:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8003b9a:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8003b9e:	687a      	ldr	r2, [r7, #4]
 8003ba0:	6911      	ldr	r1, [r2, #16]
 8003ba2:	687a      	ldr	r2, [r7, #4]
 8003ba4:	68d2      	ldr	r2, [r2, #12]
 8003ba6:	4311      	orrs	r1, r2
 8003ba8:	687a      	ldr	r2, [r7, #4]
 8003baa:	6812      	ldr	r2, [r2, #0]
 8003bac:	430b      	orrs	r3, r1
 8003bae:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8003bb0:	687b      	ldr	r3, [r7, #4]
 8003bb2:	681b      	ldr	r3, [r3, #0]
 8003bb4:	68db      	ldr	r3, [r3, #12]
 8003bb6:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	695a      	ldr	r2, [r3, #20]
 8003bbe:	687b      	ldr	r3, [r7, #4]
 8003bc0:	699b      	ldr	r3, [r3, #24]
 8003bc2:	431a      	orrs	r2, r3
 8003bc4:	687b      	ldr	r3, [r7, #4]
 8003bc6:	681b      	ldr	r3, [r3, #0]
 8003bc8:	430a      	orrs	r2, r1
 8003bca:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003bcc:	687b      	ldr	r3, [r7, #4]
 8003bce:	681b      	ldr	r3, [r3, #0]
 8003bd0:	681a      	ldr	r2, [r3, #0]
 8003bd2:	687b      	ldr	r3, [r7, #4]
 8003bd4:	681b      	ldr	r3, [r3, #0]
 8003bd6:	f042 0201 	orr.w	r2, r2, #1
 8003bda:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003bdc:	687b      	ldr	r3, [r7, #4]
 8003bde:	2200      	movs	r2, #0
 8003be0:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8003be2:	687b      	ldr	r3, [r7, #4]
 8003be4:	2220      	movs	r2, #32
 8003be6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	2200      	movs	r2, #0
 8003bee:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003bf0:	687b      	ldr	r3, [r7, #4]
 8003bf2:	2200      	movs	r2, #0
 8003bf4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8003bf8:	2300      	movs	r3, #0
}
 8003bfa:	4618      	mov	r0, r3
 8003bfc:	3710      	adds	r7, #16
 8003bfe:	46bd      	mov	sp, r7
 8003c00:	bd80      	pop	{r7, pc}
 8003c02:	bf00      	nop
 8003c04:	000186a0 	.word	0x000186a0
 8003c08:	001e847f 	.word	0x001e847f
 8003c0c:	003d08ff 	.word	0x003d08ff
 8003c10:	431bde83 	.word	0x431bde83
 8003c14:	10624dd3 	.word	0x10624dd3

08003c18 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003c18:	b580      	push	{r7, lr}
 8003c1a:	b088      	sub	sp, #32
 8003c1c:	af02      	add	r7, sp, #8
 8003c1e:	60f8      	str	r0, [r7, #12]
 8003c20:	607a      	str	r2, [r7, #4]
 8003c22:	461a      	mov	r2, r3
 8003c24:	460b      	mov	r3, r1
 8003c26:	817b      	strh	r3, [r7, #10]
 8003c28:	4613      	mov	r3, r2
 8003c2a:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003c2c:	f7fe fc8c 	bl	8002548 <HAL_GetTick>
 8003c30:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003c32:	68fb      	ldr	r3, [r7, #12]
 8003c34:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003c38:	b2db      	uxtb	r3, r3
 8003c3a:	2b20      	cmp	r3, #32
 8003c3c:	f040 80e0 	bne.w	8003e00 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003c40:	697b      	ldr	r3, [r7, #20]
 8003c42:	9300      	str	r3, [sp, #0]
 8003c44:	2319      	movs	r3, #25
 8003c46:	2201      	movs	r2, #1
 8003c48:	4970      	ldr	r1, [pc, #448]	@ (8003e0c <HAL_I2C_Master_Transmit+0x1f4>)
 8003c4a:	68f8      	ldr	r0, [r7, #12]
 8003c4c:	f000 f964 	bl	8003f18 <I2C_WaitOnFlagUntilTimeout>
 8003c50:	4603      	mov	r3, r0
 8003c52:	2b00      	cmp	r3, #0
 8003c54:	d001      	beq.n	8003c5a <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 8003c56:	2302      	movs	r3, #2
 8003c58:	e0d3      	b.n	8003e02 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003c5a:	68fb      	ldr	r3, [r7, #12]
 8003c5c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003c60:	2b01      	cmp	r3, #1
 8003c62:	d101      	bne.n	8003c68 <HAL_I2C_Master_Transmit+0x50>
 8003c64:	2302      	movs	r3, #2
 8003c66:	e0cc      	b.n	8003e02 <HAL_I2C_Master_Transmit+0x1ea>
 8003c68:	68fb      	ldr	r3, [r7, #12]
 8003c6a:	2201      	movs	r2, #1
 8003c6c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8003c70:	68fb      	ldr	r3, [r7, #12]
 8003c72:	681b      	ldr	r3, [r3, #0]
 8003c74:	681b      	ldr	r3, [r3, #0]
 8003c76:	f003 0301 	and.w	r3, r3, #1
 8003c7a:	2b01      	cmp	r3, #1
 8003c7c:	d007      	beq.n	8003c8e <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8003c7e:	68fb      	ldr	r3, [r7, #12]
 8003c80:	681b      	ldr	r3, [r3, #0]
 8003c82:	681a      	ldr	r2, [r3, #0]
 8003c84:	68fb      	ldr	r3, [r7, #12]
 8003c86:	681b      	ldr	r3, [r3, #0]
 8003c88:	f042 0201 	orr.w	r2, r2, #1
 8003c8c:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8003c8e:	68fb      	ldr	r3, [r7, #12]
 8003c90:	681b      	ldr	r3, [r3, #0]
 8003c92:	681a      	ldr	r2, [r3, #0]
 8003c94:	68fb      	ldr	r3, [r7, #12]
 8003c96:	681b      	ldr	r3, [r3, #0]
 8003c98:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003c9c:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8003c9e:	68fb      	ldr	r3, [r7, #12]
 8003ca0:	2221      	movs	r2, #33	@ 0x21
 8003ca2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8003ca6:	68fb      	ldr	r3, [r7, #12]
 8003ca8:	2210      	movs	r2, #16
 8003caa:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8003cae:	68fb      	ldr	r3, [r7, #12]
 8003cb0:	2200      	movs	r2, #0
 8003cb2:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003cb4:	68fb      	ldr	r3, [r7, #12]
 8003cb6:	687a      	ldr	r2, [r7, #4]
 8003cb8:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8003cba:	68fb      	ldr	r3, [r7, #12]
 8003cbc:	893a      	ldrh	r2, [r7, #8]
 8003cbe:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8003cc0:	68fb      	ldr	r3, [r7, #12]
 8003cc2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003cc4:	b29a      	uxth	r2, r3
 8003cc6:	68fb      	ldr	r3, [r7, #12]
 8003cc8:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003cca:	68fb      	ldr	r3, [r7, #12]
 8003ccc:	4a50      	ldr	r2, [pc, #320]	@ (8003e10 <HAL_I2C_Master_Transmit+0x1f8>)
 8003cce:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8003cd0:	8979      	ldrh	r1, [r7, #10]
 8003cd2:	697b      	ldr	r3, [r7, #20]
 8003cd4:	6a3a      	ldr	r2, [r7, #32]
 8003cd6:	68f8      	ldr	r0, [r7, #12]
 8003cd8:	f000 f89c 	bl	8003e14 <I2C_MasterRequestWrite>
 8003cdc:	4603      	mov	r3, r0
 8003cde:	2b00      	cmp	r3, #0
 8003ce0:	d001      	beq.n	8003ce6 <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 8003ce2:	2301      	movs	r3, #1
 8003ce4:	e08d      	b.n	8003e02 <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003ce6:	2300      	movs	r3, #0
 8003ce8:	613b      	str	r3, [r7, #16]
 8003cea:	68fb      	ldr	r3, [r7, #12]
 8003cec:	681b      	ldr	r3, [r3, #0]
 8003cee:	695b      	ldr	r3, [r3, #20]
 8003cf0:	613b      	str	r3, [r7, #16]
 8003cf2:	68fb      	ldr	r3, [r7, #12]
 8003cf4:	681b      	ldr	r3, [r3, #0]
 8003cf6:	699b      	ldr	r3, [r3, #24]
 8003cf8:	613b      	str	r3, [r7, #16]
 8003cfa:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8003cfc:	e066      	b.n	8003dcc <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003cfe:	697a      	ldr	r2, [r7, #20]
 8003d00:	6a39      	ldr	r1, [r7, #32]
 8003d02:	68f8      	ldr	r0, [r7, #12]
 8003d04:	f000 fa22 	bl	800414c <I2C_WaitOnTXEFlagUntilTimeout>
 8003d08:	4603      	mov	r3, r0
 8003d0a:	2b00      	cmp	r3, #0
 8003d0c:	d00d      	beq.n	8003d2a <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003d0e:	68fb      	ldr	r3, [r7, #12]
 8003d10:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003d12:	2b04      	cmp	r3, #4
 8003d14:	d107      	bne.n	8003d26 <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003d16:	68fb      	ldr	r3, [r7, #12]
 8003d18:	681b      	ldr	r3, [r3, #0]
 8003d1a:	681a      	ldr	r2, [r3, #0]
 8003d1c:	68fb      	ldr	r3, [r7, #12]
 8003d1e:	681b      	ldr	r3, [r3, #0]
 8003d20:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003d24:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8003d26:	2301      	movs	r3, #1
 8003d28:	e06b      	b.n	8003e02 <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003d2a:	68fb      	ldr	r3, [r7, #12]
 8003d2c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d2e:	781a      	ldrb	r2, [r3, #0]
 8003d30:	68fb      	ldr	r3, [r7, #12]
 8003d32:	681b      	ldr	r3, [r3, #0]
 8003d34:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003d36:	68fb      	ldr	r3, [r7, #12]
 8003d38:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d3a:	1c5a      	adds	r2, r3, #1
 8003d3c:	68fb      	ldr	r3, [r7, #12]
 8003d3e:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8003d40:	68fb      	ldr	r3, [r7, #12]
 8003d42:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003d44:	b29b      	uxth	r3, r3
 8003d46:	3b01      	subs	r3, #1
 8003d48:	b29a      	uxth	r2, r3
 8003d4a:	68fb      	ldr	r3, [r7, #12]
 8003d4c:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8003d4e:	68fb      	ldr	r3, [r7, #12]
 8003d50:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003d52:	3b01      	subs	r3, #1
 8003d54:	b29a      	uxth	r2, r3
 8003d56:	68fb      	ldr	r3, [r7, #12]
 8003d58:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8003d5a:	68fb      	ldr	r3, [r7, #12]
 8003d5c:	681b      	ldr	r3, [r3, #0]
 8003d5e:	695b      	ldr	r3, [r3, #20]
 8003d60:	f003 0304 	and.w	r3, r3, #4
 8003d64:	2b04      	cmp	r3, #4
 8003d66:	d11b      	bne.n	8003da0 <HAL_I2C_Master_Transmit+0x188>
 8003d68:	68fb      	ldr	r3, [r7, #12]
 8003d6a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003d6c:	2b00      	cmp	r3, #0
 8003d6e:	d017      	beq.n	8003da0 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003d70:	68fb      	ldr	r3, [r7, #12]
 8003d72:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d74:	781a      	ldrb	r2, [r3, #0]
 8003d76:	68fb      	ldr	r3, [r7, #12]
 8003d78:	681b      	ldr	r3, [r3, #0]
 8003d7a:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8003d7c:	68fb      	ldr	r3, [r7, #12]
 8003d7e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003d80:	1c5a      	adds	r2, r3, #1
 8003d82:	68fb      	ldr	r3, [r7, #12]
 8003d84:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 8003d86:	68fb      	ldr	r3, [r7, #12]
 8003d88:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003d8a:	b29b      	uxth	r3, r3
 8003d8c:	3b01      	subs	r3, #1
 8003d8e:	b29a      	uxth	r2, r3
 8003d90:	68fb      	ldr	r3, [r7, #12]
 8003d92:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 8003d94:	68fb      	ldr	r3, [r7, #12]
 8003d96:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003d98:	3b01      	subs	r3, #1
 8003d9a:	b29a      	uxth	r2, r3
 8003d9c:	68fb      	ldr	r3, [r7, #12]
 8003d9e:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003da0:	697a      	ldr	r2, [r7, #20]
 8003da2:	6a39      	ldr	r1, [r7, #32]
 8003da4:	68f8      	ldr	r0, [r7, #12]
 8003da6:	f000 fa19 	bl	80041dc <I2C_WaitOnBTFFlagUntilTimeout>
 8003daa:	4603      	mov	r3, r0
 8003dac:	2b00      	cmp	r3, #0
 8003dae:	d00d      	beq.n	8003dcc <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003db0:	68fb      	ldr	r3, [r7, #12]
 8003db2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003db4:	2b04      	cmp	r3, #4
 8003db6:	d107      	bne.n	8003dc8 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003db8:	68fb      	ldr	r3, [r7, #12]
 8003dba:	681b      	ldr	r3, [r3, #0]
 8003dbc:	681a      	ldr	r2, [r3, #0]
 8003dbe:	68fb      	ldr	r3, [r7, #12]
 8003dc0:	681b      	ldr	r3, [r3, #0]
 8003dc2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003dc6:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8003dc8:	2301      	movs	r3, #1
 8003dca:	e01a      	b.n	8003e02 <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8003dcc:	68fb      	ldr	r3, [r7, #12]
 8003dce:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003dd0:	2b00      	cmp	r3, #0
 8003dd2:	d194      	bne.n	8003cfe <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003dd4:	68fb      	ldr	r3, [r7, #12]
 8003dd6:	681b      	ldr	r3, [r3, #0]
 8003dd8:	681a      	ldr	r2, [r3, #0]
 8003dda:	68fb      	ldr	r3, [r7, #12]
 8003ddc:	681b      	ldr	r3, [r3, #0]
 8003dde:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003de2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003de4:	68fb      	ldr	r3, [r7, #12]
 8003de6:	2220      	movs	r2, #32
 8003de8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003dec:	68fb      	ldr	r3, [r7, #12]
 8003dee:	2200      	movs	r2, #0
 8003df0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003df4:	68fb      	ldr	r3, [r7, #12]
 8003df6:	2200      	movs	r2, #0
 8003df8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8003dfc:	2300      	movs	r3, #0
 8003dfe:	e000      	b.n	8003e02 <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8003e00:	2302      	movs	r3, #2
  }
}
 8003e02:	4618      	mov	r0, r3
 8003e04:	3718      	adds	r7, #24
 8003e06:	46bd      	mov	sp, r7
 8003e08:	bd80      	pop	{r7, pc}
 8003e0a:	bf00      	nop
 8003e0c:	00100002 	.word	0x00100002
 8003e10:	ffff0000 	.word	0xffff0000

08003e14 <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 8003e14:	b580      	push	{r7, lr}
 8003e16:	b088      	sub	sp, #32
 8003e18:	af02      	add	r7, sp, #8
 8003e1a:	60f8      	str	r0, [r7, #12]
 8003e1c:	607a      	str	r2, [r7, #4]
 8003e1e:	603b      	str	r3, [r7, #0]
 8003e20:	460b      	mov	r3, r1
 8003e22:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 8003e24:	68fb      	ldr	r3, [r7, #12]
 8003e26:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003e28:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8003e2a:	697b      	ldr	r3, [r7, #20]
 8003e2c:	2b08      	cmp	r3, #8
 8003e2e:	d006      	beq.n	8003e3e <I2C_MasterRequestWrite+0x2a>
 8003e30:	697b      	ldr	r3, [r7, #20]
 8003e32:	2b01      	cmp	r3, #1
 8003e34:	d003      	beq.n	8003e3e <I2C_MasterRequestWrite+0x2a>
 8003e36:	697b      	ldr	r3, [r7, #20]
 8003e38:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8003e3c:	d108      	bne.n	8003e50 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003e3e:	68fb      	ldr	r3, [r7, #12]
 8003e40:	681b      	ldr	r3, [r3, #0]
 8003e42:	681a      	ldr	r2, [r3, #0]
 8003e44:	68fb      	ldr	r3, [r7, #12]
 8003e46:	681b      	ldr	r3, [r3, #0]
 8003e48:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003e4c:	601a      	str	r2, [r3, #0]
 8003e4e:	e00b      	b.n	8003e68 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8003e50:	68fb      	ldr	r3, [r7, #12]
 8003e52:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003e54:	2b12      	cmp	r3, #18
 8003e56:	d107      	bne.n	8003e68 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003e58:	68fb      	ldr	r3, [r7, #12]
 8003e5a:	681b      	ldr	r3, [r3, #0]
 8003e5c:	681a      	ldr	r2, [r3, #0]
 8003e5e:	68fb      	ldr	r3, [r7, #12]
 8003e60:	681b      	ldr	r3, [r3, #0]
 8003e62:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003e66:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003e68:	683b      	ldr	r3, [r7, #0]
 8003e6a:	9300      	str	r3, [sp, #0]
 8003e6c:	687b      	ldr	r3, [r7, #4]
 8003e6e:	2200      	movs	r2, #0
 8003e70:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8003e74:	68f8      	ldr	r0, [r7, #12]
 8003e76:	f000 f84f 	bl	8003f18 <I2C_WaitOnFlagUntilTimeout>
 8003e7a:	4603      	mov	r3, r0
 8003e7c:	2b00      	cmp	r3, #0
 8003e7e:	d00d      	beq.n	8003e9c <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 8003e80:	68fb      	ldr	r3, [r7, #12]
 8003e82:	681b      	ldr	r3, [r3, #0]
 8003e84:	681b      	ldr	r3, [r3, #0]
 8003e86:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003e8a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003e8e:	d103      	bne.n	8003e98 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003e90:	68fb      	ldr	r3, [r7, #12]
 8003e92:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003e96:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8003e98:	2303      	movs	r3, #3
 8003e9a:	e035      	b.n	8003f08 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8003e9c:	68fb      	ldr	r3, [r7, #12]
 8003e9e:	691b      	ldr	r3, [r3, #16]
 8003ea0:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8003ea4:	d108      	bne.n	8003eb8 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 8003ea6:	897b      	ldrh	r3, [r7, #10]
 8003ea8:	b2db      	uxtb	r3, r3
 8003eaa:	461a      	mov	r2, r3
 8003eac:	68fb      	ldr	r3, [r7, #12]
 8003eae:	681b      	ldr	r3, [r3, #0]
 8003eb0:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 8003eb4:	611a      	str	r2, [r3, #16]
 8003eb6:	e01b      	b.n	8003ef0 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 8003eb8:	897b      	ldrh	r3, [r7, #10]
 8003eba:	11db      	asrs	r3, r3, #7
 8003ebc:	b2db      	uxtb	r3, r3
 8003ebe:	f003 0306 	and.w	r3, r3, #6
 8003ec2:	b2db      	uxtb	r3, r3
 8003ec4:	f063 030f 	orn	r3, r3, #15
 8003ec8:	b2da      	uxtb	r2, r3
 8003eca:	68fb      	ldr	r3, [r7, #12]
 8003ecc:	681b      	ldr	r3, [r3, #0]
 8003ece:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8003ed0:	683b      	ldr	r3, [r7, #0]
 8003ed2:	687a      	ldr	r2, [r7, #4]
 8003ed4:	490e      	ldr	r1, [pc, #56]	@ (8003f10 <I2C_MasterRequestWrite+0xfc>)
 8003ed6:	68f8      	ldr	r0, [r7, #12]
 8003ed8:	f000 f898 	bl	800400c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003edc:	4603      	mov	r3, r0
 8003ede:	2b00      	cmp	r3, #0
 8003ee0:	d001      	beq.n	8003ee6 <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 8003ee2:	2301      	movs	r3, #1
 8003ee4:	e010      	b.n	8003f08 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 8003ee6:	897b      	ldrh	r3, [r7, #10]
 8003ee8:	b2da      	uxtb	r2, r3
 8003eea:	68fb      	ldr	r3, [r7, #12]
 8003eec:	681b      	ldr	r3, [r3, #0]
 8003eee:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003ef0:	683b      	ldr	r3, [r7, #0]
 8003ef2:	687a      	ldr	r2, [r7, #4]
 8003ef4:	4907      	ldr	r1, [pc, #28]	@ (8003f14 <I2C_MasterRequestWrite+0x100>)
 8003ef6:	68f8      	ldr	r0, [r7, #12]
 8003ef8:	f000 f888 	bl	800400c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003efc:	4603      	mov	r3, r0
 8003efe:	2b00      	cmp	r3, #0
 8003f00:	d001      	beq.n	8003f06 <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 8003f02:	2301      	movs	r3, #1
 8003f04:	e000      	b.n	8003f08 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 8003f06:	2300      	movs	r3, #0
}
 8003f08:	4618      	mov	r0, r3
 8003f0a:	3718      	adds	r7, #24
 8003f0c:	46bd      	mov	sp, r7
 8003f0e:	bd80      	pop	{r7, pc}
 8003f10:	00010008 	.word	0x00010008
 8003f14:	00010002 	.word	0x00010002

08003f18 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8003f18:	b580      	push	{r7, lr}
 8003f1a:	b084      	sub	sp, #16
 8003f1c:	af00      	add	r7, sp, #0
 8003f1e:	60f8      	str	r0, [r7, #12]
 8003f20:	60b9      	str	r1, [r7, #8]
 8003f22:	603b      	str	r3, [r7, #0]
 8003f24:	4613      	mov	r3, r2
 8003f26:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003f28:	e048      	b.n	8003fbc <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003f2a:	683b      	ldr	r3, [r7, #0]
 8003f2c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003f30:	d044      	beq.n	8003fbc <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003f32:	f7fe fb09 	bl	8002548 <HAL_GetTick>
 8003f36:	4602      	mov	r2, r0
 8003f38:	69bb      	ldr	r3, [r7, #24]
 8003f3a:	1ad3      	subs	r3, r2, r3
 8003f3c:	683a      	ldr	r2, [r7, #0]
 8003f3e:	429a      	cmp	r2, r3
 8003f40:	d302      	bcc.n	8003f48 <I2C_WaitOnFlagUntilTimeout+0x30>
 8003f42:	683b      	ldr	r3, [r7, #0]
 8003f44:	2b00      	cmp	r3, #0
 8003f46:	d139      	bne.n	8003fbc <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8003f48:	68bb      	ldr	r3, [r7, #8]
 8003f4a:	0c1b      	lsrs	r3, r3, #16
 8003f4c:	b2db      	uxtb	r3, r3
 8003f4e:	2b01      	cmp	r3, #1
 8003f50:	d10d      	bne.n	8003f6e <I2C_WaitOnFlagUntilTimeout+0x56>
 8003f52:	68fb      	ldr	r3, [r7, #12]
 8003f54:	681b      	ldr	r3, [r3, #0]
 8003f56:	695b      	ldr	r3, [r3, #20]
 8003f58:	43da      	mvns	r2, r3
 8003f5a:	68bb      	ldr	r3, [r7, #8]
 8003f5c:	4013      	ands	r3, r2
 8003f5e:	b29b      	uxth	r3, r3
 8003f60:	2b00      	cmp	r3, #0
 8003f62:	bf0c      	ite	eq
 8003f64:	2301      	moveq	r3, #1
 8003f66:	2300      	movne	r3, #0
 8003f68:	b2db      	uxtb	r3, r3
 8003f6a:	461a      	mov	r2, r3
 8003f6c:	e00c      	b.n	8003f88 <I2C_WaitOnFlagUntilTimeout+0x70>
 8003f6e:	68fb      	ldr	r3, [r7, #12]
 8003f70:	681b      	ldr	r3, [r3, #0]
 8003f72:	699b      	ldr	r3, [r3, #24]
 8003f74:	43da      	mvns	r2, r3
 8003f76:	68bb      	ldr	r3, [r7, #8]
 8003f78:	4013      	ands	r3, r2
 8003f7a:	b29b      	uxth	r3, r3
 8003f7c:	2b00      	cmp	r3, #0
 8003f7e:	bf0c      	ite	eq
 8003f80:	2301      	moveq	r3, #1
 8003f82:	2300      	movne	r3, #0
 8003f84:	b2db      	uxtb	r3, r3
 8003f86:	461a      	mov	r2, r3
 8003f88:	79fb      	ldrb	r3, [r7, #7]
 8003f8a:	429a      	cmp	r2, r3
 8003f8c:	d116      	bne.n	8003fbc <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 8003f8e:	68fb      	ldr	r3, [r7, #12]
 8003f90:	2200      	movs	r2, #0
 8003f92:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 8003f94:	68fb      	ldr	r3, [r7, #12]
 8003f96:	2220      	movs	r2, #32
 8003f98:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 8003f9c:	68fb      	ldr	r3, [r7, #12]
 8003f9e:	2200      	movs	r2, #0
 8003fa0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 8003fa4:	68fb      	ldr	r3, [r7, #12]
 8003fa6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003fa8:	f043 0220 	orr.w	r2, r3, #32
 8003fac:	68fb      	ldr	r3, [r7, #12]
 8003fae:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003fb0:	68fb      	ldr	r3, [r7, #12]
 8003fb2:	2200      	movs	r2, #0
 8003fb4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003fb8:	2301      	movs	r3, #1
 8003fba:	e023      	b.n	8004004 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003fbc:	68bb      	ldr	r3, [r7, #8]
 8003fbe:	0c1b      	lsrs	r3, r3, #16
 8003fc0:	b2db      	uxtb	r3, r3
 8003fc2:	2b01      	cmp	r3, #1
 8003fc4:	d10d      	bne.n	8003fe2 <I2C_WaitOnFlagUntilTimeout+0xca>
 8003fc6:	68fb      	ldr	r3, [r7, #12]
 8003fc8:	681b      	ldr	r3, [r3, #0]
 8003fca:	695b      	ldr	r3, [r3, #20]
 8003fcc:	43da      	mvns	r2, r3
 8003fce:	68bb      	ldr	r3, [r7, #8]
 8003fd0:	4013      	ands	r3, r2
 8003fd2:	b29b      	uxth	r3, r3
 8003fd4:	2b00      	cmp	r3, #0
 8003fd6:	bf0c      	ite	eq
 8003fd8:	2301      	moveq	r3, #1
 8003fda:	2300      	movne	r3, #0
 8003fdc:	b2db      	uxtb	r3, r3
 8003fde:	461a      	mov	r2, r3
 8003fe0:	e00c      	b.n	8003ffc <I2C_WaitOnFlagUntilTimeout+0xe4>
 8003fe2:	68fb      	ldr	r3, [r7, #12]
 8003fe4:	681b      	ldr	r3, [r3, #0]
 8003fe6:	699b      	ldr	r3, [r3, #24]
 8003fe8:	43da      	mvns	r2, r3
 8003fea:	68bb      	ldr	r3, [r7, #8]
 8003fec:	4013      	ands	r3, r2
 8003fee:	b29b      	uxth	r3, r3
 8003ff0:	2b00      	cmp	r3, #0
 8003ff2:	bf0c      	ite	eq
 8003ff4:	2301      	moveq	r3, #1
 8003ff6:	2300      	movne	r3, #0
 8003ff8:	b2db      	uxtb	r3, r3
 8003ffa:	461a      	mov	r2, r3
 8003ffc:	79fb      	ldrb	r3, [r7, #7]
 8003ffe:	429a      	cmp	r2, r3
 8004000:	d093      	beq.n	8003f2a <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004002:	2300      	movs	r3, #0
}
 8004004:	4618      	mov	r0, r3
 8004006:	3710      	adds	r7, #16
 8004008:	46bd      	mov	sp, r7
 800400a:	bd80      	pop	{r7, pc}

0800400c <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 800400c:	b580      	push	{r7, lr}
 800400e:	b084      	sub	sp, #16
 8004010:	af00      	add	r7, sp, #0
 8004012:	60f8      	str	r0, [r7, #12]
 8004014:	60b9      	str	r1, [r7, #8]
 8004016:	607a      	str	r2, [r7, #4]
 8004018:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800401a:	e071      	b.n	8004100 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800401c:	68fb      	ldr	r3, [r7, #12]
 800401e:	681b      	ldr	r3, [r3, #0]
 8004020:	695b      	ldr	r3, [r3, #20]
 8004022:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8004026:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800402a:	d123      	bne.n	8004074 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800402c:	68fb      	ldr	r3, [r7, #12]
 800402e:	681b      	ldr	r3, [r3, #0]
 8004030:	681a      	ldr	r2, [r3, #0]
 8004032:	68fb      	ldr	r3, [r7, #12]
 8004034:	681b      	ldr	r3, [r3, #0]
 8004036:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800403a:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800403c:	68fb      	ldr	r3, [r7, #12]
 800403e:	681b      	ldr	r3, [r3, #0]
 8004040:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8004044:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8004046:	68fb      	ldr	r3, [r7, #12]
 8004048:	2200      	movs	r2, #0
 800404a:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800404c:	68fb      	ldr	r3, [r7, #12]
 800404e:	2220      	movs	r2, #32
 8004050:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004054:	68fb      	ldr	r3, [r7, #12]
 8004056:	2200      	movs	r2, #0
 8004058:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800405c:	68fb      	ldr	r3, [r7, #12]
 800405e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004060:	f043 0204 	orr.w	r2, r3, #4
 8004064:	68fb      	ldr	r3, [r7, #12]
 8004066:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004068:	68fb      	ldr	r3, [r7, #12]
 800406a:	2200      	movs	r2, #0
 800406c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 8004070:	2301      	movs	r3, #1
 8004072:	e067      	b.n	8004144 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	f1b3 3fff 	cmp.w	r3, #4294967295
 800407a:	d041      	beq.n	8004100 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800407c:	f7fe fa64 	bl	8002548 <HAL_GetTick>
 8004080:	4602      	mov	r2, r0
 8004082:	683b      	ldr	r3, [r7, #0]
 8004084:	1ad3      	subs	r3, r2, r3
 8004086:	687a      	ldr	r2, [r7, #4]
 8004088:	429a      	cmp	r2, r3
 800408a:	d302      	bcc.n	8004092 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	2b00      	cmp	r3, #0
 8004090:	d136      	bne.n	8004100 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 8004092:	68bb      	ldr	r3, [r7, #8]
 8004094:	0c1b      	lsrs	r3, r3, #16
 8004096:	b2db      	uxtb	r3, r3
 8004098:	2b01      	cmp	r3, #1
 800409a:	d10c      	bne.n	80040b6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 800409c:	68fb      	ldr	r3, [r7, #12]
 800409e:	681b      	ldr	r3, [r3, #0]
 80040a0:	695b      	ldr	r3, [r3, #20]
 80040a2:	43da      	mvns	r2, r3
 80040a4:	68bb      	ldr	r3, [r7, #8]
 80040a6:	4013      	ands	r3, r2
 80040a8:	b29b      	uxth	r3, r3
 80040aa:	2b00      	cmp	r3, #0
 80040ac:	bf14      	ite	ne
 80040ae:	2301      	movne	r3, #1
 80040b0:	2300      	moveq	r3, #0
 80040b2:	b2db      	uxtb	r3, r3
 80040b4:	e00b      	b.n	80040ce <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 80040b6:	68fb      	ldr	r3, [r7, #12]
 80040b8:	681b      	ldr	r3, [r3, #0]
 80040ba:	699b      	ldr	r3, [r3, #24]
 80040bc:	43da      	mvns	r2, r3
 80040be:	68bb      	ldr	r3, [r7, #8]
 80040c0:	4013      	ands	r3, r2
 80040c2:	b29b      	uxth	r3, r3
 80040c4:	2b00      	cmp	r3, #0
 80040c6:	bf14      	ite	ne
 80040c8:	2301      	movne	r3, #1
 80040ca:	2300      	moveq	r3, #0
 80040cc:	b2db      	uxtb	r3, r3
 80040ce:	2b00      	cmp	r3, #0
 80040d0:	d016      	beq.n	8004100 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80040d2:	68fb      	ldr	r3, [r7, #12]
 80040d4:	2200      	movs	r2, #0
 80040d6:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80040d8:	68fb      	ldr	r3, [r7, #12]
 80040da:	2220      	movs	r2, #32
 80040dc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80040e0:	68fb      	ldr	r3, [r7, #12]
 80040e2:	2200      	movs	r2, #0
 80040e4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80040e8:	68fb      	ldr	r3, [r7, #12]
 80040ea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80040ec:	f043 0220 	orr.w	r2, r3, #32
 80040f0:	68fb      	ldr	r3, [r7, #12]
 80040f2:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80040f4:	68fb      	ldr	r3, [r7, #12]
 80040f6:	2200      	movs	r2, #0
 80040f8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80040fc:	2301      	movs	r3, #1
 80040fe:	e021      	b.n	8004144 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8004100:	68bb      	ldr	r3, [r7, #8]
 8004102:	0c1b      	lsrs	r3, r3, #16
 8004104:	b2db      	uxtb	r3, r3
 8004106:	2b01      	cmp	r3, #1
 8004108:	d10c      	bne.n	8004124 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 800410a:	68fb      	ldr	r3, [r7, #12]
 800410c:	681b      	ldr	r3, [r3, #0]
 800410e:	695b      	ldr	r3, [r3, #20]
 8004110:	43da      	mvns	r2, r3
 8004112:	68bb      	ldr	r3, [r7, #8]
 8004114:	4013      	ands	r3, r2
 8004116:	b29b      	uxth	r3, r3
 8004118:	2b00      	cmp	r3, #0
 800411a:	bf14      	ite	ne
 800411c:	2301      	movne	r3, #1
 800411e:	2300      	moveq	r3, #0
 8004120:	b2db      	uxtb	r3, r3
 8004122:	e00b      	b.n	800413c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8004124:	68fb      	ldr	r3, [r7, #12]
 8004126:	681b      	ldr	r3, [r3, #0]
 8004128:	699b      	ldr	r3, [r3, #24]
 800412a:	43da      	mvns	r2, r3
 800412c:	68bb      	ldr	r3, [r7, #8]
 800412e:	4013      	ands	r3, r2
 8004130:	b29b      	uxth	r3, r3
 8004132:	2b00      	cmp	r3, #0
 8004134:	bf14      	ite	ne
 8004136:	2301      	movne	r3, #1
 8004138:	2300      	moveq	r3, #0
 800413a:	b2db      	uxtb	r3, r3
 800413c:	2b00      	cmp	r3, #0
 800413e:	f47f af6d 	bne.w	800401c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8004142:	2300      	movs	r3, #0
}
 8004144:	4618      	mov	r0, r3
 8004146:	3710      	adds	r7, #16
 8004148:	46bd      	mov	sp, r7
 800414a:	bd80      	pop	{r7, pc}

0800414c <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800414c:	b580      	push	{r7, lr}
 800414e:	b084      	sub	sp, #16
 8004150:	af00      	add	r7, sp, #0
 8004152:	60f8      	str	r0, [r7, #12]
 8004154:	60b9      	str	r1, [r7, #8]
 8004156:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004158:	e034      	b.n	80041c4 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800415a:	68f8      	ldr	r0, [r7, #12]
 800415c:	f000 f886 	bl	800426c <I2C_IsAcknowledgeFailed>
 8004160:	4603      	mov	r3, r0
 8004162:	2b00      	cmp	r3, #0
 8004164:	d001      	beq.n	800416a <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8004166:	2301      	movs	r3, #1
 8004168:	e034      	b.n	80041d4 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800416a:	68bb      	ldr	r3, [r7, #8]
 800416c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004170:	d028      	beq.n	80041c4 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004172:	f7fe f9e9 	bl	8002548 <HAL_GetTick>
 8004176:	4602      	mov	r2, r0
 8004178:	687b      	ldr	r3, [r7, #4]
 800417a:	1ad3      	subs	r3, r2, r3
 800417c:	68ba      	ldr	r2, [r7, #8]
 800417e:	429a      	cmp	r2, r3
 8004180:	d302      	bcc.n	8004188 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 8004182:	68bb      	ldr	r3, [r7, #8]
 8004184:	2b00      	cmp	r3, #0
 8004186:	d11d      	bne.n	80041c4 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 8004188:	68fb      	ldr	r3, [r7, #12]
 800418a:	681b      	ldr	r3, [r3, #0]
 800418c:	695b      	ldr	r3, [r3, #20]
 800418e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004192:	2b80      	cmp	r3, #128	@ 0x80
 8004194:	d016      	beq.n	80041c4 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8004196:	68fb      	ldr	r3, [r7, #12]
 8004198:	2200      	movs	r2, #0
 800419a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 800419c:	68fb      	ldr	r3, [r7, #12]
 800419e:	2220      	movs	r2, #32
 80041a0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80041a4:	68fb      	ldr	r3, [r7, #12]
 80041a6:	2200      	movs	r2, #0
 80041a8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80041ac:	68fb      	ldr	r3, [r7, #12]
 80041ae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80041b0:	f043 0220 	orr.w	r2, r3, #32
 80041b4:	68fb      	ldr	r3, [r7, #12]
 80041b6:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80041b8:	68fb      	ldr	r3, [r7, #12]
 80041ba:	2200      	movs	r2, #0
 80041bc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80041c0:	2301      	movs	r3, #1
 80041c2:	e007      	b.n	80041d4 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80041c4:	68fb      	ldr	r3, [r7, #12]
 80041c6:	681b      	ldr	r3, [r3, #0]
 80041c8:	695b      	ldr	r3, [r3, #20]
 80041ca:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80041ce:	2b80      	cmp	r3, #128	@ 0x80
 80041d0:	d1c3      	bne.n	800415a <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 80041d2:	2300      	movs	r3, #0
}
 80041d4:	4618      	mov	r0, r3
 80041d6:	3710      	adds	r7, #16
 80041d8:	46bd      	mov	sp, r7
 80041da:	bd80      	pop	{r7, pc}

080041dc <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 80041dc:	b580      	push	{r7, lr}
 80041de:	b084      	sub	sp, #16
 80041e0:	af00      	add	r7, sp, #0
 80041e2:	60f8      	str	r0, [r7, #12]
 80041e4:	60b9      	str	r1, [r7, #8]
 80041e6:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80041e8:	e034      	b.n	8004254 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80041ea:	68f8      	ldr	r0, [r7, #12]
 80041ec:	f000 f83e 	bl	800426c <I2C_IsAcknowledgeFailed>
 80041f0:	4603      	mov	r3, r0
 80041f2:	2b00      	cmp	r3, #0
 80041f4:	d001      	beq.n	80041fa <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80041f6:	2301      	movs	r3, #1
 80041f8:	e034      	b.n	8004264 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80041fa:	68bb      	ldr	r3, [r7, #8]
 80041fc:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004200:	d028      	beq.n	8004254 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004202:	f7fe f9a1 	bl	8002548 <HAL_GetTick>
 8004206:	4602      	mov	r2, r0
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	1ad3      	subs	r3, r2, r3
 800420c:	68ba      	ldr	r2, [r7, #8]
 800420e:	429a      	cmp	r2, r3
 8004210:	d302      	bcc.n	8004218 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8004212:	68bb      	ldr	r3, [r7, #8]
 8004214:	2b00      	cmp	r3, #0
 8004216:	d11d      	bne.n	8004254 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8004218:	68fb      	ldr	r3, [r7, #12]
 800421a:	681b      	ldr	r3, [r3, #0]
 800421c:	695b      	ldr	r3, [r3, #20]
 800421e:	f003 0304 	and.w	r3, r3, #4
 8004222:	2b04      	cmp	r3, #4
 8004224:	d016      	beq.n	8004254 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8004226:	68fb      	ldr	r3, [r7, #12]
 8004228:	2200      	movs	r2, #0
 800422a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 800422c:	68fb      	ldr	r3, [r7, #12]
 800422e:	2220      	movs	r2, #32
 8004230:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8004234:	68fb      	ldr	r3, [r7, #12]
 8004236:	2200      	movs	r2, #0
 8004238:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800423c:	68fb      	ldr	r3, [r7, #12]
 800423e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004240:	f043 0220 	orr.w	r2, r3, #32
 8004244:	68fb      	ldr	r3, [r7, #12]
 8004246:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004248:	68fb      	ldr	r3, [r7, #12]
 800424a:	2200      	movs	r2, #0
 800424c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8004250:	2301      	movs	r3, #1
 8004252:	e007      	b.n	8004264 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8004254:	68fb      	ldr	r3, [r7, #12]
 8004256:	681b      	ldr	r3, [r3, #0]
 8004258:	695b      	ldr	r3, [r3, #20]
 800425a:	f003 0304 	and.w	r3, r3, #4
 800425e:	2b04      	cmp	r3, #4
 8004260:	d1c3      	bne.n	80041ea <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8004262:	2300      	movs	r3, #0
}
 8004264:	4618      	mov	r0, r3
 8004266:	3710      	adds	r7, #16
 8004268:	46bd      	mov	sp, r7
 800426a:	bd80      	pop	{r7, pc}

0800426c <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 800426c:	b480      	push	{r7}
 800426e:	b083      	sub	sp, #12
 8004270:	af00      	add	r7, sp, #0
 8004272:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004274:	687b      	ldr	r3, [r7, #4]
 8004276:	681b      	ldr	r3, [r3, #0]
 8004278:	695b      	ldr	r3, [r3, #20]
 800427a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800427e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004282:	d11b      	bne.n	80042bc <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004284:	687b      	ldr	r3, [r7, #4]
 8004286:	681b      	ldr	r3, [r3, #0]
 8004288:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 800428c:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 800428e:	687b      	ldr	r3, [r7, #4]
 8004290:	2200      	movs	r2, #0
 8004292:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8004294:	687b      	ldr	r3, [r7, #4]
 8004296:	2220      	movs	r2, #32
 8004298:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 800429c:	687b      	ldr	r3, [r7, #4]
 800429e:	2200      	movs	r2, #0
 80042a0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80042a4:	687b      	ldr	r3, [r7, #4]
 80042a6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80042a8:	f043 0204 	orr.w	r2, r3, #4
 80042ac:	687b      	ldr	r3, [r7, #4]
 80042ae:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	2200      	movs	r2, #0
 80042b4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 80042b8:	2301      	movs	r3, #1
 80042ba:	e000      	b.n	80042be <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 80042bc:	2300      	movs	r3, #0
}
 80042be:	4618      	mov	r0, r3
 80042c0:	370c      	adds	r7, #12
 80042c2:	46bd      	mov	sp, r7
 80042c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042c8:	4770      	bx	lr
	...

080042cc <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80042cc:	b580      	push	{r7, lr}
 80042ce:	b086      	sub	sp, #24
 80042d0:	af00      	add	r7, sp, #0
 80042d2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	2b00      	cmp	r3, #0
 80042d8:	d101      	bne.n	80042de <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80042da:	2301      	movs	r3, #1
 80042dc:	e267      	b.n	80047ae <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80042de:	687b      	ldr	r3, [r7, #4]
 80042e0:	681b      	ldr	r3, [r3, #0]
 80042e2:	f003 0301 	and.w	r3, r3, #1
 80042e6:	2b00      	cmp	r3, #0
 80042e8:	d075      	beq.n	80043d6 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80042ea:	4b88      	ldr	r3, [pc, #544]	@ (800450c <HAL_RCC_OscConfig+0x240>)
 80042ec:	689b      	ldr	r3, [r3, #8]
 80042ee:	f003 030c 	and.w	r3, r3, #12
 80042f2:	2b04      	cmp	r3, #4
 80042f4:	d00c      	beq.n	8004310 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80042f6:	4b85      	ldr	r3, [pc, #532]	@ (800450c <HAL_RCC_OscConfig+0x240>)
 80042f8:	689b      	ldr	r3, [r3, #8]
 80042fa:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80042fe:	2b08      	cmp	r3, #8
 8004300:	d112      	bne.n	8004328 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004302:	4b82      	ldr	r3, [pc, #520]	@ (800450c <HAL_RCC_OscConfig+0x240>)
 8004304:	685b      	ldr	r3, [r3, #4]
 8004306:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800430a:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800430e:	d10b      	bne.n	8004328 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004310:	4b7e      	ldr	r3, [pc, #504]	@ (800450c <HAL_RCC_OscConfig+0x240>)
 8004312:	681b      	ldr	r3, [r3, #0]
 8004314:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004318:	2b00      	cmp	r3, #0
 800431a:	d05b      	beq.n	80043d4 <HAL_RCC_OscConfig+0x108>
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	685b      	ldr	r3, [r3, #4]
 8004320:	2b00      	cmp	r3, #0
 8004322:	d157      	bne.n	80043d4 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8004324:	2301      	movs	r3, #1
 8004326:	e242      	b.n	80047ae <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	685b      	ldr	r3, [r3, #4]
 800432c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004330:	d106      	bne.n	8004340 <HAL_RCC_OscConfig+0x74>
 8004332:	4b76      	ldr	r3, [pc, #472]	@ (800450c <HAL_RCC_OscConfig+0x240>)
 8004334:	681b      	ldr	r3, [r3, #0]
 8004336:	4a75      	ldr	r2, [pc, #468]	@ (800450c <HAL_RCC_OscConfig+0x240>)
 8004338:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800433c:	6013      	str	r3, [r2, #0]
 800433e:	e01d      	b.n	800437c <HAL_RCC_OscConfig+0xb0>
 8004340:	687b      	ldr	r3, [r7, #4]
 8004342:	685b      	ldr	r3, [r3, #4]
 8004344:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004348:	d10c      	bne.n	8004364 <HAL_RCC_OscConfig+0x98>
 800434a:	4b70      	ldr	r3, [pc, #448]	@ (800450c <HAL_RCC_OscConfig+0x240>)
 800434c:	681b      	ldr	r3, [r3, #0]
 800434e:	4a6f      	ldr	r2, [pc, #444]	@ (800450c <HAL_RCC_OscConfig+0x240>)
 8004350:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004354:	6013      	str	r3, [r2, #0]
 8004356:	4b6d      	ldr	r3, [pc, #436]	@ (800450c <HAL_RCC_OscConfig+0x240>)
 8004358:	681b      	ldr	r3, [r3, #0]
 800435a:	4a6c      	ldr	r2, [pc, #432]	@ (800450c <HAL_RCC_OscConfig+0x240>)
 800435c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004360:	6013      	str	r3, [r2, #0]
 8004362:	e00b      	b.n	800437c <HAL_RCC_OscConfig+0xb0>
 8004364:	4b69      	ldr	r3, [pc, #420]	@ (800450c <HAL_RCC_OscConfig+0x240>)
 8004366:	681b      	ldr	r3, [r3, #0]
 8004368:	4a68      	ldr	r2, [pc, #416]	@ (800450c <HAL_RCC_OscConfig+0x240>)
 800436a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800436e:	6013      	str	r3, [r2, #0]
 8004370:	4b66      	ldr	r3, [pc, #408]	@ (800450c <HAL_RCC_OscConfig+0x240>)
 8004372:	681b      	ldr	r3, [r3, #0]
 8004374:	4a65      	ldr	r2, [pc, #404]	@ (800450c <HAL_RCC_OscConfig+0x240>)
 8004376:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800437a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800437c:	687b      	ldr	r3, [r7, #4]
 800437e:	685b      	ldr	r3, [r3, #4]
 8004380:	2b00      	cmp	r3, #0
 8004382:	d013      	beq.n	80043ac <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004384:	f7fe f8e0 	bl	8002548 <HAL_GetTick>
 8004388:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800438a:	e008      	b.n	800439e <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800438c:	f7fe f8dc 	bl	8002548 <HAL_GetTick>
 8004390:	4602      	mov	r2, r0
 8004392:	693b      	ldr	r3, [r7, #16]
 8004394:	1ad3      	subs	r3, r2, r3
 8004396:	2b64      	cmp	r3, #100	@ 0x64
 8004398:	d901      	bls.n	800439e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800439a:	2303      	movs	r3, #3
 800439c:	e207      	b.n	80047ae <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800439e:	4b5b      	ldr	r3, [pc, #364]	@ (800450c <HAL_RCC_OscConfig+0x240>)
 80043a0:	681b      	ldr	r3, [r3, #0]
 80043a2:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80043a6:	2b00      	cmp	r3, #0
 80043a8:	d0f0      	beq.n	800438c <HAL_RCC_OscConfig+0xc0>
 80043aa:	e014      	b.n	80043d6 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80043ac:	f7fe f8cc 	bl	8002548 <HAL_GetTick>
 80043b0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80043b2:	e008      	b.n	80043c6 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80043b4:	f7fe f8c8 	bl	8002548 <HAL_GetTick>
 80043b8:	4602      	mov	r2, r0
 80043ba:	693b      	ldr	r3, [r7, #16]
 80043bc:	1ad3      	subs	r3, r2, r3
 80043be:	2b64      	cmp	r3, #100	@ 0x64
 80043c0:	d901      	bls.n	80043c6 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80043c2:	2303      	movs	r3, #3
 80043c4:	e1f3      	b.n	80047ae <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80043c6:	4b51      	ldr	r3, [pc, #324]	@ (800450c <HAL_RCC_OscConfig+0x240>)
 80043c8:	681b      	ldr	r3, [r3, #0]
 80043ca:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80043ce:	2b00      	cmp	r3, #0
 80043d0:	d1f0      	bne.n	80043b4 <HAL_RCC_OscConfig+0xe8>
 80043d2:	e000      	b.n	80043d6 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80043d4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	681b      	ldr	r3, [r3, #0]
 80043da:	f003 0302 	and.w	r3, r3, #2
 80043de:	2b00      	cmp	r3, #0
 80043e0:	d063      	beq.n	80044aa <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80043e2:	4b4a      	ldr	r3, [pc, #296]	@ (800450c <HAL_RCC_OscConfig+0x240>)
 80043e4:	689b      	ldr	r3, [r3, #8]
 80043e6:	f003 030c 	and.w	r3, r3, #12
 80043ea:	2b00      	cmp	r3, #0
 80043ec:	d00b      	beq.n	8004406 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80043ee:	4b47      	ldr	r3, [pc, #284]	@ (800450c <HAL_RCC_OscConfig+0x240>)
 80043f0:	689b      	ldr	r3, [r3, #8]
 80043f2:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80043f6:	2b08      	cmp	r3, #8
 80043f8:	d11c      	bne.n	8004434 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80043fa:	4b44      	ldr	r3, [pc, #272]	@ (800450c <HAL_RCC_OscConfig+0x240>)
 80043fc:	685b      	ldr	r3, [r3, #4]
 80043fe:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004402:	2b00      	cmp	r3, #0
 8004404:	d116      	bne.n	8004434 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004406:	4b41      	ldr	r3, [pc, #260]	@ (800450c <HAL_RCC_OscConfig+0x240>)
 8004408:	681b      	ldr	r3, [r3, #0]
 800440a:	f003 0302 	and.w	r3, r3, #2
 800440e:	2b00      	cmp	r3, #0
 8004410:	d005      	beq.n	800441e <HAL_RCC_OscConfig+0x152>
 8004412:	687b      	ldr	r3, [r7, #4]
 8004414:	68db      	ldr	r3, [r3, #12]
 8004416:	2b01      	cmp	r3, #1
 8004418:	d001      	beq.n	800441e <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 800441a:	2301      	movs	r3, #1
 800441c:	e1c7      	b.n	80047ae <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800441e:	4b3b      	ldr	r3, [pc, #236]	@ (800450c <HAL_RCC_OscConfig+0x240>)
 8004420:	681b      	ldr	r3, [r3, #0]
 8004422:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004426:	687b      	ldr	r3, [r7, #4]
 8004428:	691b      	ldr	r3, [r3, #16]
 800442a:	00db      	lsls	r3, r3, #3
 800442c:	4937      	ldr	r1, [pc, #220]	@ (800450c <HAL_RCC_OscConfig+0x240>)
 800442e:	4313      	orrs	r3, r2
 8004430:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004432:	e03a      	b.n	80044aa <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8004434:	687b      	ldr	r3, [r7, #4]
 8004436:	68db      	ldr	r3, [r3, #12]
 8004438:	2b00      	cmp	r3, #0
 800443a:	d020      	beq.n	800447e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800443c:	4b34      	ldr	r3, [pc, #208]	@ (8004510 <HAL_RCC_OscConfig+0x244>)
 800443e:	2201      	movs	r2, #1
 8004440:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004442:	f7fe f881 	bl	8002548 <HAL_GetTick>
 8004446:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004448:	e008      	b.n	800445c <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800444a:	f7fe f87d 	bl	8002548 <HAL_GetTick>
 800444e:	4602      	mov	r2, r0
 8004450:	693b      	ldr	r3, [r7, #16]
 8004452:	1ad3      	subs	r3, r2, r3
 8004454:	2b02      	cmp	r3, #2
 8004456:	d901      	bls.n	800445c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8004458:	2303      	movs	r3, #3
 800445a:	e1a8      	b.n	80047ae <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800445c:	4b2b      	ldr	r3, [pc, #172]	@ (800450c <HAL_RCC_OscConfig+0x240>)
 800445e:	681b      	ldr	r3, [r3, #0]
 8004460:	f003 0302 	and.w	r3, r3, #2
 8004464:	2b00      	cmp	r3, #0
 8004466:	d0f0      	beq.n	800444a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004468:	4b28      	ldr	r3, [pc, #160]	@ (800450c <HAL_RCC_OscConfig+0x240>)
 800446a:	681b      	ldr	r3, [r3, #0]
 800446c:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004470:	687b      	ldr	r3, [r7, #4]
 8004472:	691b      	ldr	r3, [r3, #16]
 8004474:	00db      	lsls	r3, r3, #3
 8004476:	4925      	ldr	r1, [pc, #148]	@ (800450c <HAL_RCC_OscConfig+0x240>)
 8004478:	4313      	orrs	r3, r2
 800447a:	600b      	str	r3, [r1, #0]
 800447c:	e015      	b.n	80044aa <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800447e:	4b24      	ldr	r3, [pc, #144]	@ (8004510 <HAL_RCC_OscConfig+0x244>)
 8004480:	2200      	movs	r2, #0
 8004482:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004484:	f7fe f860 	bl	8002548 <HAL_GetTick>
 8004488:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800448a:	e008      	b.n	800449e <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800448c:	f7fe f85c 	bl	8002548 <HAL_GetTick>
 8004490:	4602      	mov	r2, r0
 8004492:	693b      	ldr	r3, [r7, #16]
 8004494:	1ad3      	subs	r3, r2, r3
 8004496:	2b02      	cmp	r3, #2
 8004498:	d901      	bls.n	800449e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800449a:	2303      	movs	r3, #3
 800449c:	e187      	b.n	80047ae <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800449e:	4b1b      	ldr	r3, [pc, #108]	@ (800450c <HAL_RCC_OscConfig+0x240>)
 80044a0:	681b      	ldr	r3, [r3, #0]
 80044a2:	f003 0302 	and.w	r3, r3, #2
 80044a6:	2b00      	cmp	r3, #0
 80044a8:	d1f0      	bne.n	800448c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	681b      	ldr	r3, [r3, #0]
 80044ae:	f003 0308 	and.w	r3, r3, #8
 80044b2:	2b00      	cmp	r3, #0
 80044b4:	d036      	beq.n	8004524 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	695b      	ldr	r3, [r3, #20]
 80044ba:	2b00      	cmp	r3, #0
 80044bc:	d016      	beq.n	80044ec <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80044be:	4b15      	ldr	r3, [pc, #84]	@ (8004514 <HAL_RCC_OscConfig+0x248>)
 80044c0:	2201      	movs	r2, #1
 80044c2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80044c4:	f7fe f840 	bl	8002548 <HAL_GetTick>
 80044c8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80044ca:	e008      	b.n	80044de <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80044cc:	f7fe f83c 	bl	8002548 <HAL_GetTick>
 80044d0:	4602      	mov	r2, r0
 80044d2:	693b      	ldr	r3, [r7, #16]
 80044d4:	1ad3      	subs	r3, r2, r3
 80044d6:	2b02      	cmp	r3, #2
 80044d8:	d901      	bls.n	80044de <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80044da:	2303      	movs	r3, #3
 80044dc:	e167      	b.n	80047ae <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80044de:	4b0b      	ldr	r3, [pc, #44]	@ (800450c <HAL_RCC_OscConfig+0x240>)
 80044e0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80044e2:	f003 0302 	and.w	r3, r3, #2
 80044e6:	2b00      	cmp	r3, #0
 80044e8:	d0f0      	beq.n	80044cc <HAL_RCC_OscConfig+0x200>
 80044ea:	e01b      	b.n	8004524 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80044ec:	4b09      	ldr	r3, [pc, #36]	@ (8004514 <HAL_RCC_OscConfig+0x248>)
 80044ee:	2200      	movs	r2, #0
 80044f0:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80044f2:	f7fe f829 	bl	8002548 <HAL_GetTick>
 80044f6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80044f8:	e00e      	b.n	8004518 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80044fa:	f7fe f825 	bl	8002548 <HAL_GetTick>
 80044fe:	4602      	mov	r2, r0
 8004500:	693b      	ldr	r3, [r7, #16]
 8004502:	1ad3      	subs	r3, r2, r3
 8004504:	2b02      	cmp	r3, #2
 8004506:	d907      	bls.n	8004518 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8004508:	2303      	movs	r3, #3
 800450a:	e150      	b.n	80047ae <HAL_RCC_OscConfig+0x4e2>
 800450c:	40023800 	.word	0x40023800
 8004510:	42470000 	.word	0x42470000
 8004514:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8004518:	4b88      	ldr	r3, [pc, #544]	@ (800473c <HAL_RCC_OscConfig+0x470>)
 800451a:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800451c:	f003 0302 	and.w	r3, r3, #2
 8004520:	2b00      	cmp	r3, #0
 8004522:	d1ea      	bne.n	80044fa <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	681b      	ldr	r3, [r3, #0]
 8004528:	f003 0304 	and.w	r3, r3, #4
 800452c:	2b00      	cmp	r3, #0
 800452e:	f000 8097 	beq.w	8004660 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004532:	2300      	movs	r3, #0
 8004534:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004536:	4b81      	ldr	r3, [pc, #516]	@ (800473c <HAL_RCC_OscConfig+0x470>)
 8004538:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800453a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800453e:	2b00      	cmp	r3, #0
 8004540:	d10f      	bne.n	8004562 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004542:	2300      	movs	r3, #0
 8004544:	60bb      	str	r3, [r7, #8]
 8004546:	4b7d      	ldr	r3, [pc, #500]	@ (800473c <HAL_RCC_OscConfig+0x470>)
 8004548:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800454a:	4a7c      	ldr	r2, [pc, #496]	@ (800473c <HAL_RCC_OscConfig+0x470>)
 800454c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004550:	6413      	str	r3, [r2, #64]	@ 0x40
 8004552:	4b7a      	ldr	r3, [pc, #488]	@ (800473c <HAL_RCC_OscConfig+0x470>)
 8004554:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004556:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800455a:	60bb      	str	r3, [r7, #8]
 800455c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800455e:	2301      	movs	r3, #1
 8004560:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004562:	4b77      	ldr	r3, [pc, #476]	@ (8004740 <HAL_RCC_OscConfig+0x474>)
 8004564:	681b      	ldr	r3, [r3, #0]
 8004566:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800456a:	2b00      	cmp	r3, #0
 800456c:	d118      	bne.n	80045a0 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800456e:	4b74      	ldr	r3, [pc, #464]	@ (8004740 <HAL_RCC_OscConfig+0x474>)
 8004570:	681b      	ldr	r3, [r3, #0]
 8004572:	4a73      	ldr	r2, [pc, #460]	@ (8004740 <HAL_RCC_OscConfig+0x474>)
 8004574:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004578:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800457a:	f7fd ffe5 	bl	8002548 <HAL_GetTick>
 800457e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004580:	e008      	b.n	8004594 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004582:	f7fd ffe1 	bl	8002548 <HAL_GetTick>
 8004586:	4602      	mov	r2, r0
 8004588:	693b      	ldr	r3, [r7, #16]
 800458a:	1ad3      	subs	r3, r2, r3
 800458c:	2b02      	cmp	r3, #2
 800458e:	d901      	bls.n	8004594 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8004590:	2303      	movs	r3, #3
 8004592:	e10c      	b.n	80047ae <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004594:	4b6a      	ldr	r3, [pc, #424]	@ (8004740 <HAL_RCC_OscConfig+0x474>)
 8004596:	681b      	ldr	r3, [r3, #0]
 8004598:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800459c:	2b00      	cmp	r3, #0
 800459e:	d0f0      	beq.n	8004582 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	689b      	ldr	r3, [r3, #8]
 80045a4:	2b01      	cmp	r3, #1
 80045a6:	d106      	bne.n	80045b6 <HAL_RCC_OscConfig+0x2ea>
 80045a8:	4b64      	ldr	r3, [pc, #400]	@ (800473c <HAL_RCC_OscConfig+0x470>)
 80045aa:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80045ac:	4a63      	ldr	r2, [pc, #396]	@ (800473c <HAL_RCC_OscConfig+0x470>)
 80045ae:	f043 0301 	orr.w	r3, r3, #1
 80045b2:	6713      	str	r3, [r2, #112]	@ 0x70
 80045b4:	e01c      	b.n	80045f0 <HAL_RCC_OscConfig+0x324>
 80045b6:	687b      	ldr	r3, [r7, #4]
 80045b8:	689b      	ldr	r3, [r3, #8]
 80045ba:	2b05      	cmp	r3, #5
 80045bc:	d10c      	bne.n	80045d8 <HAL_RCC_OscConfig+0x30c>
 80045be:	4b5f      	ldr	r3, [pc, #380]	@ (800473c <HAL_RCC_OscConfig+0x470>)
 80045c0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80045c2:	4a5e      	ldr	r2, [pc, #376]	@ (800473c <HAL_RCC_OscConfig+0x470>)
 80045c4:	f043 0304 	orr.w	r3, r3, #4
 80045c8:	6713      	str	r3, [r2, #112]	@ 0x70
 80045ca:	4b5c      	ldr	r3, [pc, #368]	@ (800473c <HAL_RCC_OscConfig+0x470>)
 80045cc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80045ce:	4a5b      	ldr	r2, [pc, #364]	@ (800473c <HAL_RCC_OscConfig+0x470>)
 80045d0:	f043 0301 	orr.w	r3, r3, #1
 80045d4:	6713      	str	r3, [r2, #112]	@ 0x70
 80045d6:	e00b      	b.n	80045f0 <HAL_RCC_OscConfig+0x324>
 80045d8:	4b58      	ldr	r3, [pc, #352]	@ (800473c <HAL_RCC_OscConfig+0x470>)
 80045da:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80045dc:	4a57      	ldr	r2, [pc, #348]	@ (800473c <HAL_RCC_OscConfig+0x470>)
 80045de:	f023 0301 	bic.w	r3, r3, #1
 80045e2:	6713      	str	r3, [r2, #112]	@ 0x70
 80045e4:	4b55      	ldr	r3, [pc, #340]	@ (800473c <HAL_RCC_OscConfig+0x470>)
 80045e6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80045e8:	4a54      	ldr	r2, [pc, #336]	@ (800473c <HAL_RCC_OscConfig+0x470>)
 80045ea:	f023 0304 	bic.w	r3, r3, #4
 80045ee:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	689b      	ldr	r3, [r3, #8]
 80045f4:	2b00      	cmp	r3, #0
 80045f6:	d015      	beq.n	8004624 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80045f8:	f7fd ffa6 	bl	8002548 <HAL_GetTick>
 80045fc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80045fe:	e00a      	b.n	8004616 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004600:	f7fd ffa2 	bl	8002548 <HAL_GetTick>
 8004604:	4602      	mov	r2, r0
 8004606:	693b      	ldr	r3, [r7, #16]
 8004608:	1ad3      	subs	r3, r2, r3
 800460a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800460e:	4293      	cmp	r3, r2
 8004610:	d901      	bls.n	8004616 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8004612:	2303      	movs	r3, #3
 8004614:	e0cb      	b.n	80047ae <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004616:	4b49      	ldr	r3, [pc, #292]	@ (800473c <HAL_RCC_OscConfig+0x470>)
 8004618:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800461a:	f003 0302 	and.w	r3, r3, #2
 800461e:	2b00      	cmp	r3, #0
 8004620:	d0ee      	beq.n	8004600 <HAL_RCC_OscConfig+0x334>
 8004622:	e014      	b.n	800464e <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8004624:	f7fd ff90 	bl	8002548 <HAL_GetTick>
 8004628:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800462a:	e00a      	b.n	8004642 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800462c:	f7fd ff8c 	bl	8002548 <HAL_GetTick>
 8004630:	4602      	mov	r2, r0
 8004632:	693b      	ldr	r3, [r7, #16]
 8004634:	1ad3      	subs	r3, r2, r3
 8004636:	f241 3288 	movw	r2, #5000	@ 0x1388
 800463a:	4293      	cmp	r3, r2
 800463c:	d901      	bls.n	8004642 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800463e:	2303      	movs	r3, #3
 8004640:	e0b5      	b.n	80047ae <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004642:	4b3e      	ldr	r3, [pc, #248]	@ (800473c <HAL_RCC_OscConfig+0x470>)
 8004644:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004646:	f003 0302 	and.w	r3, r3, #2
 800464a:	2b00      	cmp	r3, #0
 800464c:	d1ee      	bne.n	800462c <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800464e:	7dfb      	ldrb	r3, [r7, #23]
 8004650:	2b01      	cmp	r3, #1
 8004652:	d105      	bne.n	8004660 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004654:	4b39      	ldr	r3, [pc, #228]	@ (800473c <HAL_RCC_OscConfig+0x470>)
 8004656:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004658:	4a38      	ldr	r2, [pc, #224]	@ (800473c <HAL_RCC_OscConfig+0x470>)
 800465a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800465e:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004660:	687b      	ldr	r3, [r7, #4]
 8004662:	699b      	ldr	r3, [r3, #24]
 8004664:	2b00      	cmp	r3, #0
 8004666:	f000 80a1 	beq.w	80047ac <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800466a:	4b34      	ldr	r3, [pc, #208]	@ (800473c <HAL_RCC_OscConfig+0x470>)
 800466c:	689b      	ldr	r3, [r3, #8]
 800466e:	f003 030c 	and.w	r3, r3, #12
 8004672:	2b08      	cmp	r3, #8
 8004674:	d05c      	beq.n	8004730 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004676:	687b      	ldr	r3, [r7, #4]
 8004678:	699b      	ldr	r3, [r3, #24]
 800467a:	2b02      	cmp	r3, #2
 800467c:	d141      	bne.n	8004702 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800467e:	4b31      	ldr	r3, [pc, #196]	@ (8004744 <HAL_RCC_OscConfig+0x478>)
 8004680:	2200      	movs	r2, #0
 8004682:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004684:	f7fd ff60 	bl	8002548 <HAL_GetTick>
 8004688:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800468a:	e008      	b.n	800469e <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800468c:	f7fd ff5c 	bl	8002548 <HAL_GetTick>
 8004690:	4602      	mov	r2, r0
 8004692:	693b      	ldr	r3, [r7, #16]
 8004694:	1ad3      	subs	r3, r2, r3
 8004696:	2b02      	cmp	r3, #2
 8004698:	d901      	bls.n	800469e <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800469a:	2303      	movs	r3, #3
 800469c:	e087      	b.n	80047ae <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800469e:	4b27      	ldr	r3, [pc, #156]	@ (800473c <HAL_RCC_OscConfig+0x470>)
 80046a0:	681b      	ldr	r3, [r3, #0]
 80046a2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80046a6:	2b00      	cmp	r3, #0
 80046a8:	d1f0      	bne.n	800468c <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 80046aa:	687b      	ldr	r3, [r7, #4]
 80046ac:	69da      	ldr	r2, [r3, #28]
 80046ae:	687b      	ldr	r3, [r7, #4]
 80046b0:	6a1b      	ldr	r3, [r3, #32]
 80046b2:	431a      	orrs	r2, r3
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80046b8:	019b      	lsls	r3, r3, #6
 80046ba:	431a      	orrs	r2, r3
 80046bc:	687b      	ldr	r3, [r7, #4]
 80046be:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80046c0:	085b      	lsrs	r3, r3, #1
 80046c2:	3b01      	subs	r3, #1
 80046c4:	041b      	lsls	r3, r3, #16
 80046c6:	431a      	orrs	r2, r3
 80046c8:	687b      	ldr	r3, [r7, #4]
 80046ca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80046cc:	061b      	lsls	r3, r3, #24
 80046ce:	491b      	ldr	r1, [pc, #108]	@ (800473c <HAL_RCC_OscConfig+0x470>)
 80046d0:	4313      	orrs	r3, r2
 80046d2:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80046d4:	4b1b      	ldr	r3, [pc, #108]	@ (8004744 <HAL_RCC_OscConfig+0x478>)
 80046d6:	2201      	movs	r2, #1
 80046d8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80046da:	f7fd ff35 	bl	8002548 <HAL_GetTick>
 80046de:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80046e0:	e008      	b.n	80046f4 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80046e2:	f7fd ff31 	bl	8002548 <HAL_GetTick>
 80046e6:	4602      	mov	r2, r0
 80046e8:	693b      	ldr	r3, [r7, #16]
 80046ea:	1ad3      	subs	r3, r2, r3
 80046ec:	2b02      	cmp	r3, #2
 80046ee:	d901      	bls.n	80046f4 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80046f0:	2303      	movs	r3, #3
 80046f2:	e05c      	b.n	80047ae <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80046f4:	4b11      	ldr	r3, [pc, #68]	@ (800473c <HAL_RCC_OscConfig+0x470>)
 80046f6:	681b      	ldr	r3, [r3, #0]
 80046f8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80046fc:	2b00      	cmp	r3, #0
 80046fe:	d0f0      	beq.n	80046e2 <HAL_RCC_OscConfig+0x416>
 8004700:	e054      	b.n	80047ac <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8004702:	4b10      	ldr	r3, [pc, #64]	@ (8004744 <HAL_RCC_OscConfig+0x478>)
 8004704:	2200      	movs	r2, #0
 8004706:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004708:	f7fd ff1e 	bl	8002548 <HAL_GetTick>
 800470c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800470e:	e008      	b.n	8004722 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004710:	f7fd ff1a 	bl	8002548 <HAL_GetTick>
 8004714:	4602      	mov	r2, r0
 8004716:	693b      	ldr	r3, [r7, #16]
 8004718:	1ad3      	subs	r3, r2, r3
 800471a:	2b02      	cmp	r3, #2
 800471c:	d901      	bls.n	8004722 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 800471e:	2303      	movs	r3, #3
 8004720:	e045      	b.n	80047ae <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8004722:	4b06      	ldr	r3, [pc, #24]	@ (800473c <HAL_RCC_OscConfig+0x470>)
 8004724:	681b      	ldr	r3, [r3, #0]
 8004726:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800472a:	2b00      	cmp	r3, #0
 800472c:	d1f0      	bne.n	8004710 <HAL_RCC_OscConfig+0x444>
 800472e:	e03d      	b.n	80047ac <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	699b      	ldr	r3, [r3, #24]
 8004734:	2b01      	cmp	r3, #1
 8004736:	d107      	bne.n	8004748 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8004738:	2301      	movs	r3, #1
 800473a:	e038      	b.n	80047ae <HAL_RCC_OscConfig+0x4e2>
 800473c:	40023800 	.word	0x40023800
 8004740:	40007000 	.word	0x40007000
 8004744:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8004748:	4b1b      	ldr	r3, [pc, #108]	@ (80047b8 <HAL_RCC_OscConfig+0x4ec>)
 800474a:	685b      	ldr	r3, [r3, #4]
 800474c:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800474e:	687b      	ldr	r3, [r7, #4]
 8004750:	699b      	ldr	r3, [r3, #24]
 8004752:	2b01      	cmp	r3, #1
 8004754:	d028      	beq.n	80047a8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004756:	68fb      	ldr	r3, [r7, #12]
 8004758:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004760:	429a      	cmp	r2, r3
 8004762:	d121      	bne.n	80047a8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004764:	68fb      	ldr	r3, [r7, #12]
 8004766:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800476a:	687b      	ldr	r3, [r7, #4]
 800476c:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800476e:	429a      	cmp	r2, r3
 8004770:	d11a      	bne.n	80047a8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004772:	68fa      	ldr	r2, [r7, #12]
 8004774:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8004778:	4013      	ands	r3, r2
 800477a:	687a      	ldr	r2, [r7, #4]
 800477c:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800477e:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004780:	4293      	cmp	r3, r2
 8004782:	d111      	bne.n	80047a8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004784:	68fb      	ldr	r3, [r7, #12]
 8004786:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800478e:	085b      	lsrs	r3, r3, #1
 8004790:	3b01      	subs	r3, #1
 8004792:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004794:	429a      	cmp	r2, r3
 8004796:	d107      	bne.n	80047a8 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8004798:	68fb      	ldr	r3, [r7, #12]
 800479a:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 800479e:	687b      	ldr	r3, [r7, #4]
 80047a0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80047a2:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 80047a4:	429a      	cmp	r2, r3
 80047a6:	d001      	beq.n	80047ac <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 80047a8:	2301      	movs	r3, #1
 80047aa:	e000      	b.n	80047ae <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80047ac:	2300      	movs	r3, #0
}
 80047ae:	4618      	mov	r0, r3
 80047b0:	3718      	adds	r7, #24
 80047b2:	46bd      	mov	sp, r7
 80047b4:	bd80      	pop	{r7, pc}
 80047b6:	bf00      	nop
 80047b8:	40023800 	.word	0x40023800

080047bc <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80047bc:	b580      	push	{r7, lr}
 80047be:	b084      	sub	sp, #16
 80047c0:	af00      	add	r7, sp, #0
 80047c2:	6078      	str	r0, [r7, #4]
 80047c4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80047c6:	687b      	ldr	r3, [r7, #4]
 80047c8:	2b00      	cmp	r3, #0
 80047ca:	d101      	bne.n	80047d0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80047cc:	2301      	movs	r3, #1
 80047ce:	e0cc      	b.n	800496a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80047d0:	4b68      	ldr	r3, [pc, #416]	@ (8004974 <HAL_RCC_ClockConfig+0x1b8>)
 80047d2:	681b      	ldr	r3, [r3, #0]
 80047d4:	f003 0307 	and.w	r3, r3, #7
 80047d8:	683a      	ldr	r2, [r7, #0]
 80047da:	429a      	cmp	r2, r3
 80047dc:	d90c      	bls.n	80047f8 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80047de:	4b65      	ldr	r3, [pc, #404]	@ (8004974 <HAL_RCC_ClockConfig+0x1b8>)
 80047e0:	683a      	ldr	r2, [r7, #0]
 80047e2:	b2d2      	uxtb	r2, r2
 80047e4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80047e6:	4b63      	ldr	r3, [pc, #396]	@ (8004974 <HAL_RCC_ClockConfig+0x1b8>)
 80047e8:	681b      	ldr	r3, [r3, #0]
 80047ea:	f003 0307 	and.w	r3, r3, #7
 80047ee:	683a      	ldr	r2, [r7, #0]
 80047f0:	429a      	cmp	r2, r3
 80047f2:	d001      	beq.n	80047f8 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80047f4:	2301      	movs	r3, #1
 80047f6:	e0b8      	b.n	800496a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80047f8:	687b      	ldr	r3, [r7, #4]
 80047fa:	681b      	ldr	r3, [r3, #0]
 80047fc:	f003 0302 	and.w	r3, r3, #2
 8004800:	2b00      	cmp	r3, #0
 8004802:	d020      	beq.n	8004846 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004804:	687b      	ldr	r3, [r7, #4]
 8004806:	681b      	ldr	r3, [r3, #0]
 8004808:	f003 0304 	and.w	r3, r3, #4
 800480c:	2b00      	cmp	r3, #0
 800480e:	d005      	beq.n	800481c <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8004810:	4b59      	ldr	r3, [pc, #356]	@ (8004978 <HAL_RCC_ClockConfig+0x1bc>)
 8004812:	689b      	ldr	r3, [r3, #8]
 8004814:	4a58      	ldr	r2, [pc, #352]	@ (8004978 <HAL_RCC_ClockConfig+0x1bc>)
 8004816:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 800481a:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	681b      	ldr	r3, [r3, #0]
 8004820:	f003 0308 	and.w	r3, r3, #8
 8004824:	2b00      	cmp	r3, #0
 8004826:	d005      	beq.n	8004834 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8004828:	4b53      	ldr	r3, [pc, #332]	@ (8004978 <HAL_RCC_ClockConfig+0x1bc>)
 800482a:	689b      	ldr	r3, [r3, #8]
 800482c:	4a52      	ldr	r2, [pc, #328]	@ (8004978 <HAL_RCC_ClockConfig+0x1bc>)
 800482e:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8004832:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004834:	4b50      	ldr	r3, [pc, #320]	@ (8004978 <HAL_RCC_ClockConfig+0x1bc>)
 8004836:	689b      	ldr	r3, [r3, #8]
 8004838:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800483c:	687b      	ldr	r3, [r7, #4]
 800483e:	689b      	ldr	r3, [r3, #8]
 8004840:	494d      	ldr	r1, [pc, #308]	@ (8004978 <HAL_RCC_ClockConfig+0x1bc>)
 8004842:	4313      	orrs	r3, r2
 8004844:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	681b      	ldr	r3, [r3, #0]
 800484a:	f003 0301 	and.w	r3, r3, #1
 800484e:	2b00      	cmp	r3, #0
 8004850:	d044      	beq.n	80048dc <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004852:	687b      	ldr	r3, [r7, #4]
 8004854:	685b      	ldr	r3, [r3, #4]
 8004856:	2b01      	cmp	r3, #1
 8004858:	d107      	bne.n	800486a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800485a:	4b47      	ldr	r3, [pc, #284]	@ (8004978 <HAL_RCC_ClockConfig+0x1bc>)
 800485c:	681b      	ldr	r3, [r3, #0]
 800485e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004862:	2b00      	cmp	r3, #0
 8004864:	d119      	bne.n	800489a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004866:	2301      	movs	r3, #1
 8004868:	e07f      	b.n	800496a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800486a:	687b      	ldr	r3, [r7, #4]
 800486c:	685b      	ldr	r3, [r3, #4]
 800486e:	2b02      	cmp	r3, #2
 8004870:	d003      	beq.n	800487a <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8004872:	687b      	ldr	r3, [r7, #4]
 8004874:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004876:	2b03      	cmp	r3, #3
 8004878:	d107      	bne.n	800488a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800487a:	4b3f      	ldr	r3, [pc, #252]	@ (8004978 <HAL_RCC_ClockConfig+0x1bc>)
 800487c:	681b      	ldr	r3, [r3, #0]
 800487e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004882:	2b00      	cmp	r3, #0
 8004884:	d109      	bne.n	800489a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004886:	2301      	movs	r3, #1
 8004888:	e06f      	b.n	800496a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800488a:	4b3b      	ldr	r3, [pc, #236]	@ (8004978 <HAL_RCC_ClockConfig+0x1bc>)
 800488c:	681b      	ldr	r3, [r3, #0]
 800488e:	f003 0302 	and.w	r3, r3, #2
 8004892:	2b00      	cmp	r3, #0
 8004894:	d101      	bne.n	800489a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004896:	2301      	movs	r3, #1
 8004898:	e067      	b.n	800496a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800489a:	4b37      	ldr	r3, [pc, #220]	@ (8004978 <HAL_RCC_ClockConfig+0x1bc>)
 800489c:	689b      	ldr	r3, [r3, #8]
 800489e:	f023 0203 	bic.w	r2, r3, #3
 80048a2:	687b      	ldr	r3, [r7, #4]
 80048a4:	685b      	ldr	r3, [r3, #4]
 80048a6:	4934      	ldr	r1, [pc, #208]	@ (8004978 <HAL_RCC_ClockConfig+0x1bc>)
 80048a8:	4313      	orrs	r3, r2
 80048aa:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80048ac:	f7fd fe4c 	bl	8002548 <HAL_GetTick>
 80048b0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80048b2:	e00a      	b.n	80048ca <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80048b4:	f7fd fe48 	bl	8002548 <HAL_GetTick>
 80048b8:	4602      	mov	r2, r0
 80048ba:	68fb      	ldr	r3, [r7, #12]
 80048bc:	1ad3      	subs	r3, r2, r3
 80048be:	f241 3288 	movw	r2, #5000	@ 0x1388
 80048c2:	4293      	cmp	r3, r2
 80048c4:	d901      	bls.n	80048ca <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80048c6:	2303      	movs	r3, #3
 80048c8:	e04f      	b.n	800496a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80048ca:	4b2b      	ldr	r3, [pc, #172]	@ (8004978 <HAL_RCC_ClockConfig+0x1bc>)
 80048cc:	689b      	ldr	r3, [r3, #8]
 80048ce:	f003 020c 	and.w	r2, r3, #12
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	685b      	ldr	r3, [r3, #4]
 80048d6:	009b      	lsls	r3, r3, #2
 80048d8:	429a      	cmp	r2, r3
 80048da:	d1eb      	bne.n	80048b4 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80048dc:	4b25      	ldr	r3, [pc, #148]	@ (8004974 <HAL_RCC_ClockConfig+0x1b8>)
 80048de:	681b      	ldr	r3, [r3, #0]
 80048e0:	f003 0307 	and.w	r3, r3, #7
 80048e4:	683a      	ldr	r2, [r7, #0]
 80048e6:	429a      	cmp	r2, r3
 80048e8:	d20c      	bcs.n	8004904 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80048ea:	4b22      	ldr	r3, [pc, #136]	@ (8004974 <HAL_RCC_ClockConfig+0x1b8>)
 80048ec:	683a      	ldr	r2, [r7, #0]
 80048ee:	b2d2      	uxtb	r2, r2
 80048f0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80048f2:	4b20      	ldr	r3, [pc, #128]	@ (8004974 <HAL_RCC_ClockConfig+0x1b8>)
 80048f4:	681b      	ldr	r3, [r3, #0]
 80048f6:	f003 0307 	and.w	r3, r3, #7
 80048fa:	683a      	ldr	r2, [r7, #0]
 80048fc:	429a      	cmp	r2, r3
 80048fe:	d001      	beq.n	8004904 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8004900:	2301      	movs	r3, #1
 8004902:	e032      	b.n	800496a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	681b      	ldr	r3, [r3, #0]
 8004908:	f003 0304 	and.w	r3, r3, #4
 800490c:	2b00      	cmp	r3, #0
 800490e:	d008      	beq.n	8004922 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004910:	4b19      	ldr	r3, [pc, #100]	@ (8004978 <HAL_RCC_ClockConfig+0x1bc>)
 8004912:	689b      	ldr	r3, [r3, #8]
 8004914:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	68db      	ldr	r3, [r3, #12]
 800491c:	4916      	ldr	r1, [pc, #88]	@ (8004978 <HAL_RCC_ClockConfig+0x1bc>)
 800491e:	4313      	orrs	r3, r2
 8004920:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004922:	687b      	ldr	r3, [r7, #4]
 8004924:	681b      	ldr	r3, [r3, #0]
 8004926:	f003 0308 	and.w	r3, r3, #8
 800492a:	2b00      	cmp	r3, #0
 800492c:	d009      	beq.n	8004942 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 800492e:	4b12      	ldr	r3, [pc, #72]	@ (8004978 <HAL_RCC_ClockConfig+0x1bc>)
 8004930:	689b      	ldr	r3, [r3, #8]
 8004932:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8004936:	687b      	ldr	r3, [r7, #4]
 8004938:	691b      	ldr	r3, [r3, #16]
 800493a:	00db      	lsls	r3, r3, #3
 800493c:	490e      	ldr	r1, [pc, #56]	@ (8004978 <HAL_RCC_ClockConfig+0x1bc>)
 800493e:	4313      	orrs	r3, r2
 8004940:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8004942:	f000 f821 	bl	8004988 <HAL_RCC_GetSysClockFreq>
 8004946:	4602      	mov	r2, r0
 8004948:	4b0b      	ldr	r3, [pc, #44]	@ (8004978 <HAL_RCC_ClockConfig+0x1bc>)
 800494a:	689b      	ldr	r3, [r3, #8]
 800494c:	091b      	lsrs	r3, r3, #4
 800494e:	f003 030f 	and.w	r3, r3, #15
 8004952:	490a      	ldr	r1, [pc, #40]	@ (800497c <HAL_RCC_ClockConfig+0x1c0>)
 8004954:	5ccb      	ldrb	r3, [r1, r3]
 8004956:	fa22 f303 	lsr.w	r3, r2, r3
 800495a:	4a09      	ldr	r2, [pc, #36]	@ (8004980 <HAL_RCC_ClockConfig+0x1c4>)
 800495c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 800495e:	4b09      	ldr	r3, [pc, #36]	@ (8004984 <HAL_RCC_ClockConfig+0x1c8>)
 8004960:	681b      	ldr	r3, [r3, #0]
 8004962:	4618      	mov	r0, r3
 8004964:	f7fd fca6 	bl	80022b4 <HAL_InitTick>

  return HAL_OK;
 8004968:	2300      	movs	r3, #0
}
 800496a:	4618      	mov	r0, r3
 800496c:	3710      	adds	r7, #16
 800496e:	46bd      	mov	sp, r7
 8004970:	bd80      	pop	{r7, pc}
 8004972:	bf00      	nop
 8004974:	40023c00 	.word	0x40023c00
 8004978:	40023800 	.word	0x40023800
 800497c:	0800bfc0 	.word	0x0800bfc0
 8004980:	20000010 	.word	0x20000010
 8004984:	20000014 	.word	0x20000014

08004988 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004988:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800498c:	b090      	sub	sp, #64	@ 0x40
 800498e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8004990:	2300      	movs	r3, #0
 8004992:	637b      	str	r3, [r7, #52]	@ 0x34
  uint32_t pllvco = 0U;
 8004994:	2300      	movs	r3, #0
 8004996:	63fb      	str	r3, [r7, #60]	@ 0x3c
  uint32_t pllp = 0U;
 8004998:	2300      	movs	r3, #0
 800499a:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t sysclockfreq = 0U;
 800499c:	2300      	movs	r3, #0
 800499e:	63bb      	str	r3, [r7, #56]	@ 0x38

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 80049a0:	4b59      	ldr	r3, [pc, #356]	@ (8004b08 <HAL_RCC_GetSysClockFreq+0x180>)
 80049a2:	689b      	ldr	r3, [r3, #8]
 80049a4:	f003 030c 	and.w	r3, r3, #12
 80049a8:	2b08      	cmp	r3, #8
 80049aa:	d00d      	beq.n	80049c8 <HAL_RCC_GetSysClockFreq+0x40>
 80049ac:	2b08      	cmp	r3, #8
 80049ae:	f200 80a1 	bhi.w	8004af4 <HAL_RCC_GetSysClockFreq+0x16c>
 80049b2:	2b00      	cmp	r3, #0
 80049b4:	d002      	beq.n	80049bc <HAL_RCC_GetSysClockFreq+0x34>
 80049b6:	2b04      	cmp	r3, #4
 80049b8:	d003      	beq.n	80049c2 <HAL_RCC_GetSysClockFreq+0x3a>
 80049ba:	e09b      	b.n	8004af4 <HAL_RCC_GetSysClockFreq+0x16c>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80049bc:	4b53      	ldr	r3, [pc, #332]	@ (8004b0c <HAL_RCC_GetSysClockFreq+0x184>)
 80049be:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80049c0:	e09b      	b.n	8004afa <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80049c2:	4b53      	ldr	r3, [pc, #332]	@ (8004b10 <HAL_RCC_GetSysClockFreq+0x188>)
 80049c4:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 80049c6:	e098      	b.n	8004afa <HAL_RCC_GetSysClockFreq+0x172>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80049c8:	4b4f      	ldr	r3, [pc, #316]	@ (8004b08 <HAL_RCC_GetSysClockFreq+0x180>)
 80049ca:	685b      	ldr	r3, [r3, #4]
 80049cc:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80049d0:	637b      	str	r3, [r7, #52]	@ 0x34
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80049d2:	4b4d      	ldr	r3, [pc, #308]	@ (8004b08 <HAL_RCC_GetSysClockFreq+0x180>)
 80049d4:	685b      	ldr	r3, [r3, #4]
 80049d6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80049da:	2b00      	cmp	r3, #0
 80049dc:	d028      	beq.n	8004a30 <HAL_RCC_GetSysClockFreq+0xa8>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80049de:	4b4a      	ldr	r3, [pc, #296]	@ (8004b08 <HAL_RCC_GetSysClockFreq+0x180>)
 80049e0:	685b      	ldr	r3, [r3, #4]
 80049e2:	099b      	lsrs	r3, r3, #6
 80049e4:	2200      	movs	r2, #0
 80049e6:	623b      	str	r3, [r7, #32]
 80049e8:	627a      	str	r2, [r7, #36]	@ 0x24
 80049ea:	6a3b      	ldr	r3, [r7, #32]
 80049ec:	f3c3 0008 	ubfx	r0, r3, #0, #9
 80049f0:	2100      	movs	r1, #0
 80049f2:	4b47      	ldr	r3, [pc, #284]	@ (8004b10 <HAL_RCC_GetSysClockFreq+0x188>)
 80049f4:	fb03 f201 	mul.w	r2, r3, r1
 80049f8:	2300      	movs	r3, #0
 80049fa:	fb00 f303 	mul.w	r3, r0, r3
 80049fe:	4413      	add	r3, r2
 8004a00:	4a43      	ldr	r2, [pc, #268]	@ (8004b10 <HAL_RCC_GetSysClockFreq+0x188>)
 8004a02:	fba0 1202 	umull	r1, r2, r0, r2
 8004a06:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004a08:	460a      	mov	r2, r1
 8004a0a:	62ba      	str	r2, [r7, #40]	@ 0x28
 8004a0c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004a0e:	4413      	add	r3, r2
 8004a10:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8004a12:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004a14:	2200      	movs	r2, #0
 8004a16:	61bb      	str	r3, [r7, #24]
 8004a18:	61fa      	str	r2, [r7, #28]
 8004a1a:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8004a1e:	e9d7 010a 	ldrd	r0, r1, [r7, #40]	@ 0x28
 8004a22:	f7fb fc35 	bl	8000290 <__aeabi_uldivmod>
 8004a26:	4602      	mov	r2, r0
 8004a28:	460b      	mov	r3, r1
 8004a2a:	4613      	mov	r3, r2
 8004a2c:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8004a2e:	e053      	b.n	8004ad8 <HAL_RCC_GetSysClockFreq+0x150>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004a30:	4b35      	ldr	r3, [pc, #212]	@ (8004b08 <HAL_RCC_GetSysClockFreq+0x180>)
 8004a32:	685b      	ldr	r3, [r3, #4]
 8004a34:	099b      	lsrs	r3, r3, #6
 8004a36:	2200      	movs	r2, #0
 8004a38:	613b      	str	r3, [r7, #16]
 8004a3a:	617a      	str	r2, [r7, #20]
 8004a3c:	693b      	ldr	r3, [r7, #16]
 8004a3e:	f3c3 0a08 	ubfx	sl, r3, #0, #9
 8004a42:	f04f 0b00 	mov.w	fp, #0
 8004a46:	4652      	mov	r2, sl
 8004a48:	465b      	mov	r3, fp
 8004a4a:	f04f 0000 	mov.w	r0, #0
 8004a4e:	f04f 0100 	mov.w	r1, #0
 8004a52:	0159      	lsls	r1, r3, #5
 8004a54:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8004a58:	0150      	lsls	r0, r2, #5
 8004a5a:	4602      	mov	r2, r0
 8004a5c:	460b      	mov	r3, r1
 8004a5e:	ebb2 080a 	subs.w	r8, r2, sl
 8004a62:	eb63 090b 	sbc.w	r9, r3, fp
 8004a66:	f04f 0200 	mov.w	r2, #0
 8004a6a:	f04f 0300 	mov.w	r3, #0
 8004a6e:	ea4f 1389 	mov.w	r3, r9, lsl #6
 8004a72:	ea43 6398 	orr.w	r3, r3, r8, lsr #26
 8004a76:	ea4f 1288 	mov.w	r2, r8, lsl #6
 8004a7a:	ebb2 0408 	subs.w	r4, r2, r8
 8004a7e:	eb63 0509 	sbc.w	r5, r3, r9
 8004a82:	f04f 0200 	mov.w	r2, #0
 8004a86:	f04f 0300 	mov.w	r3, #0
 8004a8a:	00eb      	lsls	r3, r5, #3
 8004a8c:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004a90:	00e2      	lsls	r2, r4, #3
 8004a92:	4614      	mov	r4, r2
 8004a94:	461d      	mov	r5, r3
 8004a96:	eb14 030a 	adds.w	r3, r4, sl
 8004a9a:	603b      	str	r3, [r7, #0]
 8004a9c:	eb45 030b 	adc.w	r3, r5, fp
 8004aa0:	607b      	str	r3, [r7, #4]
 8004aa2:	f04f 0200 	mov.w	r2, #0
 8004aa6:	f04f 0300 	mov.w	r3, #0
 8004aaa:	e9d7 4500 	ldrd	r4, r5, [r7]
 8004aae:	4629      	mov	r1, r5
 8004ab0:	028b      	lsls	r3, r1, #10
 8004ab2:	4621      	mov	r1, r4
 8004ab4:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004ab8:	4621      	mov	r1, r4
 8004aba:	028a      	lsls	r2, r1, #10
 8004abc:	4610      	mov	r0, r2
 8004abe:	4619      	mov	r1, r3
 8004ac0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004ac2:	2200      	movs	r2, #0
 8004ac4:	60bb      	str	r3, [r7, #8]
 8004ac6:	60fa      	str	r2, [r7, #12]
 8004ac8:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8004acc:	f7fb fbe0 	bl	8000290 <__aeabi_uldivmod>
 8004ad0:	4602      	mov	r2, r0
 8004ad2:	460b      	mov	r3, r1
 8004ad4:	4613      	mov	r3, r2
 8004ad6:	63fb      	str	r3, [r7, #60]	@ 0x3c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8004ad8:	4b0b      	ldr	r3, [pc, #44]	@ (8004b08 <HAL_RCC_GetSysClockFreq+0x180>)
 8004ada:	685b      	ldr	r3, [r3, #4]
 8004adc:	0c1b      	lsrs	r3, r3, #16
 8004ade:	f003 0303 	and.w	r3, r3, #3
 8004ae2:	3301      	adds	r3, #1
 8004ae4:	005b      	lsls	r3, r3, #1
 8004ae6:	633b      	str	r3, [r7, #48]	@ 0x30

      sysclockfreq = pllvco / pllp;
 8004ae8:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8004aea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004aec:	fbb2 f3f3 	udiv	r3, r2, r3
 8004af0:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8004af2:	e002      	b.n	8004afa <HAL_RCC_GetSysClockFreq+0x172>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004af4:	4b05      	ldr	r3, [pc, #20]	@ (8004b0c <HAL_RCC_GetSysClockFreq+0x184>)
 8004af6:	63bb      	str	r3, [r7, #56]	@ 0x38
      break;
 8004af8:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004afa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
}
 8004afc:	4618      	mov	r0, r3
 8004afe:	3740      	adds	r7, #64	@ 0x40
 8004b00:	46bd      	mov	sp, r7
 8004b02:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004b06:	bf00      	nop
 8004b08:	40023800 	.word	0x40023800
 8004b0c:	00f42400 	.word	0x00f42400
 8004b10:	017d7840 	.word	0x017d7840

08004b14 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004b14:	b480      	push	{r7}
 8004b16:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004b18:	4b03      	ldr	r3, [pc, #12]	@ (8004b28 <HAL_RCC_GetHCLKFreq+0x14>)
 8004b1a:	681b      	ldr	r3, [r3, #0]
}
 8004b1c:	4618      	mov	r0, r3
 8004b1e:	46bd      	mov	sp, r7
 8004b20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b24:	4770      	bx	lr
 8004b26:	bf00      	nop
 8004b28:	20000010 	.word	0x20000010

08004b2c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004b2c:	b580      	push	{r7, lr}
 8004b2e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004b30:	f7ff fff0 	bl	8004b14 <HAL_RCC_GetHCLKFreq>
 8004b34:	4602      	mov	r2, r0
 8004b36:	4b05      	ldr	r3, [pc, #20]	@ (8004b4c <HAL_RCC_GetPCLK1Freq+0x20>)
 8004b38:	689b      	ldr	r3, [r3, #8]
 8004b3a:	0a9b      	lsrs	r3, r3, #10
 8004b3c:	f003 0307 	and.w	r3, r3, #7
 8004b40:	4903      	ldr	r1, [pc, #12]	@ (8004b50 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004b42:	5ccb      	ldrb	r3, [r1, r3]
 8004b44:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004b48:	4618      	mov	r0, r3
 8004b4a:	bd80      	pop	{r7, pc}
 8004b4c:	40023800 	.word	0x40023800
 8004b50:	0800bfd0 	.word	0x0800bfd0

08004b54 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004b54:	b580      	push	{r7, lr}
 8004b56:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8004b58:	f7ff ffdc 	bl	8004b14 <HAL_RCC_GetHCLKFreq>
 8004b5c:	4602      	mov	r2, r0
 8004b5e:	4b05      	ldr	r3, [pc, #20]	@ (8004b74 <HAL_RCC_GetPCLK2Freq+0x20>)
 8004b60:	689b      	ldr	r3, [r3, #8]
 8004b62:	0b5b      	lsrs	r3, r3, #13
 8004b64:	f003 0307 	and.w	r3, r3, #7
 8004b68:	4903      	ldr	r1, [pc, #12]	@ (8004b78 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004b6a:	5ccb      	ldrb	r3, [r1, r3]
 8004b6c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004b70:	4618      	mov	r0, r3
 8004b72:	bd80      	pop	{r7, pc}
 8004b74:	40023800 	.word	0x40023800
 8004b78:	0800bfd0 	.word	0x0800bfd0

08004b7c <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8004b7c:	b480      	push	{r7}
 8004b7e:	b083      	sub	sp, #12
 8004b80:	af00      	add	r7, sp, #0
 8004b82:	6078      	str	r0, [r7, #4]
 8004b84:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8004b86:	687b      	ldr	r3, [r7, #4]
 8004b88:	220f      	movs	r2, #15
 8004b8a:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8004b8c:	4b12      	ldr	r3, [pc, #72]	@ (8004bd8 <HAL_RCC_GetClockConfig+0x5c>)
 8004b8e:	689b      	ldr	r3, [r3, #8]
 8004b90:	f003 0203 	and.w	r2, r3, #3
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8004b98:	4b0f      	ldr	r3, [pc, #60]	@ (8004bd8 <HAL_RCC_GetClockConfig+0x5c>)
 8004b9a:	689b      	ldr	r3, [r3, #8]
 8004b9c:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8004ba0:	687b      	ldr	r3, [r7, #4]
 8004ba2:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8004ba4:	4b0c      	ldr	r3, [pc, #48]	@ (8004bd8 <HAL_RCC_GetClockConfig+0x5c>)
 8004ba6:	689b      	ldr	r3, [r3, #8]
 8004ba8:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8004bb0:	4b09      	ldr	r3, [pc, #36]	@ (8004bd8 <HAL_RCC_GetClockConfig+0x5c>)
 8004bb2:	689b      	ldr	r3, [r3, #8]
 8004bb4:	08db      	lsrs	r3, r3, #3
 8004bb6:	f403 52e0 	and.w	r2, r3, #7168	@ 0x1c00
 8004bba:	687b      	ldr	r3, [r7, #4]
 8004bbc:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8004bbe:	4b07      	ldr	r3, [pc, #28]	@ (8004bdc <HAL_RCC_GetClockConfig+0x60>)
 8004bc0:	681b      	ldr	r3, [r3, #0]
 8004bc2:	f003 0207 	and.w	r2, r3, #7
 8004bc6:	683b      	ldr	r3, [r7, #0]
 8004bc8:	601a      	str	r2, [r3, #0]
}
 8004bca:	bf00      	nop
 8004bcc:	370c      	adds	r7, #12
 8004bce:	46bd      	mov	sp, r7
 8004bd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bd4:	4770      	bx	lr
 8004bd6:	bf00      	nop
 8004bd8:	40023800 	.word	0x40023800
 8004bdc:	40023c00 	.word	0x40023c00

08004be0 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8004be0:	b580      	push	{r7, lr}
 8004be2:	b082      	sub	sp, #8
 8004be4:	af00      	add	r7, sp, #0
 8004be6:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8004be8:	687b      	ldr	r3, [r7, #4]
 8004bea:	2b00      	cmp	r3, #0
 8004bec:	d101      	bne.n	8004bf2 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8004bee:	2301      	movs	r3, #1
 8004bf0:	e07b      	b.n	8004cea <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004bf6:	2b00      	cmp	r3, #0
 8004bf8:	d108      	bne.n	8004c0c <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004bfa:	687b      	ldr	r3, [r7, #4]
 8004bfc:	685b      	ldr	r3, [r3, #4]
 8004bfe:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004c02:	d009      	beq.n	8004c18 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8004c04:	687b      	ldr	r3, [r7, #4]
 8004c06:	2200      	movs	r2, #0
 8004c08:	61da      	str	r2, [r3, #28]
 8004c0a:	e005      	b.n	8004c18 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	2200      	movs	r2, #0
 8004c10:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8004c12:	687b      	ldr	r3, [r7, #4]
 8004c14:	2200      	movs	r2, #0
 8004c16:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8004c18:	687b      	ldr	r3, [r7, #4]
 8004c1a:	2200      	movs	r2, #0
 8004c1c:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8004c1e:	687b      	ldr	r3, [r7, #4]
 8004c20:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8004c24:	b2db      	uxtb	r3, r3
 8004c26:	2b00      	cmp	r3, #0
 8004c28:	d106      	bne.n	8004c38 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8004c2a:	687b      	ldr	r3, [r7, #4]
 8004c2c:	2200      	movs	r2, #0
 8004c2e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8004c32:	6878      	ldr	r0, [r7, #4]
 8004c34:	f7fd fa36 	bl	80020a4 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	2202      	movs	r2, #2
 8004c3c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	681b      	ldr	r3, [r3, #0]
 8004c44:	681a      	ldr	r2, [r3, #0]
 8004c46:	687b      	ldr	r3, [r7, #4]
 8004c48:	681b      	ldr	r3, [r3, #0]
 8004c4a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004c4e:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8004c50:	687b      	ldr	r3, [r7, #4]
 8004c52:	685b      	ldr	r3, [r3, #4]
 8004c54:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8004c58:	687b      	ldr	r3, [r7, #4]
 8004c5a:	689b      	ldr	r3, [r3, #8]
 8004c5c:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8004c60:	431a      	orrs	r2, r3
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	68db      	ldr	r3, [r3, #12]
 8004c66:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004c6a:	431a      	orrs	r2, r3
 8004c6c:	687b      	ldr	r3, [r7, #4]
 8004c6e:	691b      	ldr	r3, [r3, #16]
 8004c70:	f003 0302 	and.w	r3, r3, #2
 8004c74:	431a      	orrs	r2, r3
 8004c76:	687b      	ldr	r3, [r7, #4]
 8004c78:	695b      	ldr	r3, [r3, #20]
 8004c7a:	f003 0301 	and.w	r3, r3, #1
 8004c7e:	431a      	orrs	r2, r3
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	699b      	ldr	r3, [r3, #24]
 8004c84:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8004c88:	431a      	orrs	r2, r3
 8004c8a:	687b      	ldr	r3, [r7, #4]
 8004c8c:	69db      	ldr	r3, [r3, #28]
 8004c8e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8004c92:	431a      	orrs	r2, r3
 8004c94:	687b      	ldr	r3, [r7, #4]
 8004c96:	6a1b      	ldr	r3, [r3, #32]
 8004c98:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004c9c:	ea42 0103 	orr.w	r1, r2, r3
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004ca4:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8004ca8:	687b      	ldr	r3, [r7, #4]
 8004caa:	681b      	ldr	r3, [r3, #0]
 8004cac:	430a      	orrs	r2, r1
 8004cae:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8004cb0:	687b      	ldr	r3, [r7, #4]
 8004cb2:	699b      	ldr	r3, [r3, #24]
 8004cb4:	0c1b      	lsrs	r3, r3, #16
 8004cb6:	f003 0104 	and.w	r1, r3, #4
 8004cba:	687b      	ldr	r3, [r7, #4]
 8004cbc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004cbe:	f003 0210 	and.w	r2, r3, #16
 8004cc2:	687b      	ldr	r3, [r7, #4]
 8004cc4:	681b      	ldr	r3, [r3, #0]
 8004cc6:	430a      	orrs	r2, r1
 8004cc8:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	681b      	ldr	r3, [r3, #0]
 8004cce:	69da      	ldr	r2, [r3, #28]
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	681b      	ldr	r3, [r3, #0]
 8004cd4:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004cd8:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	2200      	movs	r2, #0
 8004cde:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8004ce0:	687b      	ldr	r3, [r7, #4]
 8004ce2:	2201      	movs	r2, #1
 8004ce4:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8004ce8:	2300      	movs	r3, #0
}
 8004cea:	4618      	mov	r0, r3
 8004cec:	3708      	adds	r7, #8
 8004cee:	46bd      	mov	sp, r7
 8004cf0:	bd80      	pop	{r7, pc}

08004cf2 <HAL_SPI_Transmit>:
  * @param  Size amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004cf2:	b580      	push	{r7, lr}
 8004cf4:	b088      	sub	sp, #32
 8004cf6:	af00      	add	r7, sp, #0
 8004cf8:	60f8      	str	r0, [r7, #12]
 8004cfa:	60b9      	str	r1, [r7, #8]
 8004cfc:	603b      	str	r3, [r7, #0]
 8004cfe:	4613      	mov	r3, r2
 8004d00:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004d02:	f7fd fc21 	bl	8002548 <HAL_GetTick>
 8004d06:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8004d08:	88fb      	ldrh	r3, [r7, #6]
 8004d0a:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8004d0c:	68fb      	ldr	r3, [r7, #12]
 8004d0e:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8004d12:	b2db      	uxtb	r3, r3
 8004d14:	2b01      	cmp	r3, #1
 8004d16:	d001      	beq.n	8004d1c <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8004d18:	2302      	movs	r3, #2
 8004d1a:	e12a      	b.n	8004f72 <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 8004d1c:	68bb      	ldr	r3, [r7, #8]
 8004d1e:	2b00      	cmp	r3, #0
 8004d20:	d002      	beq.n	8004d28 <HAL_SPI_Transmit+0x36>
 8004d22:	88fb      	ldrh	r3, [r7, #6]
 8004d24:	2b00      	cmp	r3, #0
 8004d26:	d101      	bne.n	8004d2c <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8004d28:	2301      	movs	r3, #1
 8004d2a:	e122      	b.n	8004f72 <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004d2c:	68fb      	ldr	r3, [r7, #12]
 8004d2e:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8004d32:	2b01      	cmp	r3, #1
 8004d34:	d101      	bne.n	8004d3a <HAL_SPI_Transmit+0x48>
 8004d36:	2302      	movs	r3, #2
 8004d38:	e11b      	b.n	8004f72 <HAL_SPI_Transmit+0x280>
 8004d3a:	68fb      	ldr	r3, [r7, #12]
 8004d3c:	2201      	movs	r2, #1
 8004d3e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8004d42:	68fb      	ldr	r3, [r7, #12]
 8004d44:	2203      	movs	r2, #3
 8004d46:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004d4a:	68fb      	ldr	r3, [r7, #12]
 8004d4c:	2200      	movs	r2, #0
 8004d4e:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8004d50:	68fb      	ldr	r3, [r7, #12]
 8004d52:	68ba      	ldr	r2, [r7, #8]
 8004d54:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 8004d56:	68fb      	ldr	r3, [r7, #12]
 8004d58:	88fa      	ldrh	r2, [r7, #6]
 8004d5a:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 8004d5c:	68fb      	ldr	r3, [r7, #12]
 8004d5e:	88fa      	ldrh	r2, [r7, #6]
 8004d60:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8004d62:	68fb      	ldr	r3, [r7, #12]
 8004d64:	2200      	movs	r2, #0
 8004d66:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 8004d68:	68fb      	ldr	r3, [r7, #12]
 8004d6a:	2200      	movs	r2, #0
 8004d6c:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 8004d6e:	68fb      	ldr	r3, [r7, #12]
 8004d70:	2200      	movs	r2, #0
 8004d72:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 8004d74:	68fb      	ldr	r3, [r7, #12]
 8004d76:	2200      	movs	r2, #0
 8004d78:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 8004d7a:	68fb      	ldr	r3, [r7, #12]
 8004d7c:	2200      	movs	r2, #0
 8004d7e:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8004d80:	68fb      	ldr	r3, [r7, #12]
 8004d82:	689b      	ldr	r3, [r3, #8]
 8004d84:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004d88:	d10f      	bne.n	8004daa <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8004d8a:	68fb      	ldr	r3, [r7, #12]
 8004d8c:	681b      	ldr	r3, [r3, #0]
 8004d8e:	681a      	ldr	r2, [r3, #0]
 8004d90:	68fb      	ldr	r3, [r7, #12]
 8004d92:	681b      	ldr	r3, [r3, #0]
 8004d94:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8004d98:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8004d9a:	68fb      	ldr	r3, [r7, #12]
 8004d9c:	681b      	ldr	r3, [r3, #0]
 8004d9e:	681a      	ldr	r2, [r3, #0]
 8004da0:	68fb      	ldr	r3, [r7, #12]
 8004da2:	681b      	ldr	r3, [r3, #0]
 8004da4:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8004da8:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004daa:	68fb      	ldr	r3, [r7, #12]
 8004dac:	681b      	ldr	r3, [r3, #0]
 8004dae:	681b      	ldr	r3, [r3, #0]
 8004db0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004db4:	2b40      	cmp	r3, #64	@ 0x40
 8004db6:	d007      	beq.n	8004dc8 <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004db8:	68fb      	ldr	r3, [r7, #12]
 8004dba:	681b      	ldr	r3, [r3, #0]
 8004dbc:	681a      	ldr	r2, [r3, #0]
 8004dbe:	68fb      	ldr	r3, [r7, #12]
 8004dc0:	681b      	ldr	r3, [r3, #0]
 8004dc2:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8004dc6:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8004dc8:	68fb      	ldr	r3, [r7, #12]
 8004dca:	68db      	ldr	r3, [r3, #12]
 8004dcc:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004dd0:	d152      	bne.n	8004e78 <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004dd2:	68fb      	ldr	r3, [r7, #12]
 8004dd4:	685b      	ldr	r3, [r3, #4]
 8004dd6:	2b00      	cmp	r3, #0
 8004dd8:	d002      	beq.n	8004de0 <HAL_SPI_Transmit+0xee>
 8004dda:	8b7b      	ldrh	r3, [r7, #26]
 8004ddc:	2b01      	cmp	r3, #1
 8004dde:	d145      	bne.n	8004e6c <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004de0:	68fb      	ldr	r3, [r7, #12]
 8004de2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004de4:	881a      	ldrh	r2, [r3, #0]
 8004de6:	68fb      	ldr	r3, [r7, #12]
 8004de8:	681b      	ldr	r3, [r3, #0]
 8004dea:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8004dec:	68fb      	ldr	r3, [r7, #12]
 8004dee:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004df0:	1c9a      	adds	r2, r3, #2
 8004df2:	68fb      	ldr	r3, [r7, #12]
 8004df4:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8004df6:	68fb      	ldr	r3, [r7, #12]
 8004df8:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004dfa:	b29b      	uxth	r3, r3
 8004dfc:	3b01      	subs	r3, #1
 8004dfe:	b29a      	uxth	r2, r3
 8004e00:	68fb      	ldr	r3, [r7, #12]
 8004e02:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8004e04:	e032      	b.n	8004e6c <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004e06:	68fb      	ldr	r3, [r7, #12]
 8004e08:	681b      	ldr	r3, [r3, #0]
 8004e0a:	689b      	ldr	r3, [r3, #8]
 8004e0c:	f003 0302 	and.w	r3, r3, #2
 8004e10:	2b02      	cmp	r3, #2
 8004e12:	d112      	bne.n	8004e3a <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8004e14:	68fb      	ldr	r3, [r7, #12]
 8004e16:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004e18:	881a      	ldrh	r2, [r3, #0]
 8004e1a:	68fb      	ldr	r3, [r7, #12]
 8004e1c:	681b      	ldr	r3, [r3, #0]
 8004e1e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004e20:	68fb      	ldr	r3, [r7, #12]
 8004e22:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004e24:	1c9a      	adds	r2, r3, #2
 8004e26:	68fb      	ldr	r3, [r7, #12]
 8004e28:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8004e2a:	68fb      	ldr	r3, [r7, #12]
 8004e2c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004e2e:	b29b      	uxth	r3, r3
 8004e30:	3b01      	subs	r3, #1
 8004e32:	b29a      	uxth	r2, r3
 8004e34:	68fb      	ldr	r3, [r7, #12]
 8004e36:	86da      	strh	r2, [r3, #54]	@ 0x36
 8004e38:	e018      	b.n	8004e6c <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004e3a:	f7fd fb85 	bl	8002548 <HAL_GetTick>
 8004e3e:	4602      	mov	r2, r0
 8004e40:	69fb      	ldr	r3, [r7, #28]
 8004e42:	1ad3      	subs	r3, r2, r3
 8004e44:	683a      	ldr	r2, [r7, #0]
 8004e46:	429a      	cmp	r2, r3
 8004e48:	d803      	bhi.n	8004e52 <HAL_SPI_Transmit+0x160>
 8004e4a:	683b      	ldr	r3, [r7, #0]
 8004e4c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004e50:	d102      	bne.n	8004e58 <HAL_SPI_Transmit+0x166>
 8004e52:	683b      	ldr	r3, [r7, #0]
 8004e54:	2b00      	cmp	r3, #0
 8004e56:	d109      	bne.n	8004e6c <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8004e58:	68fb      	ldr	r3, [r7, #12]
 8004e5a:	2201      	movs	r2, #1
 8004e5c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8004e60:	68fb      	ldr	r3, [r7, #12]
 8004e62:	2200      	movs	r2, #0
 8004e64:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8004e68:	2303      	movs	r3, #3
 8004e6a:	e082      	b.n	8004f72 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8004e6c:	68fb      	ldr	r3, [r7, #12]
 8004e6e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004e70:	b29b      	uxth	r3, r3
 8004e72:	2b00      	cmp	r3, #0
 8004e74:	d1c7      	bne.n	8004e06 <HAL_SPI_Transmit+0x114>
 8004e76:	e053      	b.n	8004f20 <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8004e78:	68fb      	ldr	r3, [r7, #12]
 8004e7a:	685b      	ldr	r3, [r3, #4]
 8004e7c:	2b00      	cmp	r3, #0
 8004e7e:	d002      	beq.n	8004e86 <HAL_SPI_Transmit+0x194>
 8004e80:	8b7b      	ldrh	r3, [r7, #26]
 8004e82:	2b01      	cmp	r3, #1
 8004e84:	d147      	bne.n	8004f16 <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8004e86:	68fb      	ldr	r3, [r7, #12]
 8004e88:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004e8a:	68fb      	ldr	r3, [r7, #12]
 8004e8c:	681b      	ldr	r3, [r3, #0]
 8004e8e:	330c      	adds	r3, #12
 8004e90:	7812      	ldrb	r2, [r2, #0]
 8004e92:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8004e94:	68fb      	ldr	r3, [r7, #12]
 8004e96:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004e98:	1c5a      	adds	r2, r3, #1
 8004e9a:	68fb      	ldr	r3, [r7, #12]
 8004e9c:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8004e9e:	68fb      	ldr	r3, [r7, #12]
 8004ea0:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004ea2:	b29b      	uxth	r3, r3
 8004ea4:	3b01      	subs	r3, #1
 8004ea6:	b29a      	uxth	r2, r3
 8004ea8:	68fb      	ldr	r3, [r7, #12]
 8004eaa:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 8004eac:	e033      	b.n	8004f16 <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004eae:	68fb      	ldr	r3, [r7, #12]
 8004eb0:	681b      	ldr	r3, [r3, #0]
 8004eb2:	689b      	ldr	r3, [r3, #8]
 8004eb4:	f003 0302 	and.w	r3, r3, #2
 8004eb8:	2b02      	cmp	r3, #2
 8004eba:	d113      	bne.n	8004ee4 <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8004ebc:	68fb      	ldr	r3, [r7, #12]
 8004ebe:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8004ec0:	68fb      	ldr	r3, [r7, #12]
 8004ec2:	681b      	ldr	r3, [r3, #0]
 8004ec4:	330c      	adds	r3, #12
 8004ec6:	7812      	ldrb	r2, [r2, #0]
 8004ec8:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8004eca:	68fb      	ldr	r3, [r7, #12]
 8004ecc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004ece:	1c5a      	adds	r2, r3, #1
 8004ed0:	68fb      	ldr	r3, [r7, #12]
 8004ed2:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8004ed4:	68fb      	ldr	r3, [r7, #12]
 8004ed6:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004ed8:	b29b      	uxth	r3, r3
 8004eda:	3b01      	subs	r3, #1
 8004edc:	b29a      	uxth	r2, r3
 8004ede:	68fb      	ldr	r3, [r7, #12]
 8004ee0:	86da      	strh	r2, [r3, #54]	@ 0x36
 8004ee2:	e018      	b.n	8004f16 <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004ee4:	f7fd fb30 	bl	8002548 <HAL_GetTick>
 8004ee8:	4602      	mov	r2, r0
 8004eea:	69fb      	ldr	r3, [r7, #28]
 8004eec:	1ad3      	subs	r3, r2, r3
 8004eee:	683a      	ldr	r2, [r7, #0]
 8004ef0:	429a      	cmp	r2, r3
 8004ef2:	d803      	bhi.n	8004efc <HAL_SPI_Transmit+0x20a>
 8004ef4:	683b      	ldr	r3, [r7, #0]
 8004ef6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004efa:	d102      	bne.n	8004f02 <HAL_SPI_Transmit+0x210>
 8004efc:	683b      	ldr	r3, [r7, #0]
 8004efe:	2b00      	cmp	r3, #0
 8004f00:	d109      	bne.n	8004f16 <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8004f02:	68fb      	ldr	r3, [r7, #12]
 8004f04:	2201      	movs	r2, #1
 8004f06:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8004f0a:	68fb      	ldr	r3, [r7, #12]
 8004f0c:	2200      	movs	r2, #0
 8004f0e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8004f12:	2303      	movs	r3, #3
 8004f14:	e02d      	b.n	8004f72 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8004f16:	68fb      	ldr	r3, [r7, #12]
 8004f18:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8004f1a:	b29b      	uxth	r3, r3
 8004f1c:	2b00      	cmp	r3, #0
 8004f1e:	d1c6      	bne.n	8004eae <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004f20:	69fa      	ldr	r2, [r7, #28]
 8004f22:	6839      	ldr	r1, [r7, #0]
 8004f24:	68f8      	ldr	r0, [r7, #12]
 8004f26:	f000 fbd9 	bl	80056dc <SPI_EndRxTxTransaction>
 8004f2a:	4603      	mov	r3, r0
 8004f2c:	2b00      	cmp	r3, #0
 8004f2e:	d002      	beq.n	8004f36 <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8004f30:	68fb      	ldr	r3, [r7, #12]
 8004f32:	2220      	movs	r2, #32
 8004f34:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8004f36:	68fb      	ldr	r3, [r7, #12]
 8004f38:	689b      	ldr	r3, [r3, #8]
 8004f3a:	2b00      	cmp	r3, #0
 8004f3c:	d10a      	bne.n	8004f54 <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8004f3e:	2300      	movs	r3, #0
 8004f40:	617b      	str	r3, [r7, #20]
 8004f42:	68fb      	ldr	r3, [r7, #12]
 8004f44:	681b      	ldr	r3, [r3, #0]
 8004f46:	68db      	ldr	r3, [r3, #12]
 8004f48:	617b      	str	r3, [r7, #20]
 8004f4a:	68fb      	ldr	r3, [r7, #12]
 8004f4c:	681b      	ldr	r3, [r3, #0]
 8004f4e:	689b      	ldr	r3, [r3, #8]
 8004f50:	617b      	str	r3, [r7, #20]
 8004f52:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8004f54:	68fb      	ldr	r3, [r7, #12]
 8004f56:	2201      	movs	r2, #1
 8004f58:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8004f5c:	68fb      	ldr	r3, [r7, #12]
 8004f5e:	2200      	movs	r2, #0
 8004f60:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8004f64:	68fb      	ldr	r3, [r7, #12]
 8004f66:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8004f68:	2b00      	cmp	r3, #0
 8004f6a:	d001      	beq.n	8004f70 <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 8004f6c:	2301      	movs	r3, #1
 8004f6e:	e000      	b.n	8004f72 <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 8004f70:	2300      	movs	r3, #0
  }
}
 8004f72:	4618      	mov	r0, r3
 8004f74:	3720      	adds	r7, #32
 8004f76:	46bd      	mov	sp, r7
 8004f78:	bd80      	pop	{r7, pc}

08004f7a <HAL_SPI_Receive>:
  * @note   In master mode, if the direction is set to SPI_DIRECTION_2LINES
  *         the receive buffer is written to data register (DR) to generate
  *         clock pulses and receive data
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004f7a:	b580      	push	{r7, lr}
 8004f7c:	b088      	sub	sp, #32
 8004f7e:	af02      	add	r7, sp, #8
 8004f80:	60f8      	str	r0, [r7, #12]
 8004f82:	60b9      	str	r1, [r7, #8]
 8004f84:	603b      	str	r3, [r7, #0]
 8004f86:	4613      	mov	r3, r2
 8004f88:	80fb      	strh	r3, [r7, #6]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;

  if (hspi->State != HAL_SPI_STATE_READY)
 8004f8a:	68fb      	ldr	r3, [r7, #12]
 8004f8c:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8004f90:	b2db      	uxtb	r3, r3
 8004f92:	2b01      	cmp	r3, #1
 8004f94:	d001      	beq.n	8004f9a <HAL_SPI_Receive+0x20>
  {
    return HAL_BUSY;
 8004f96:	2302      	movs	r3, #2
 8004f98:	e104      	b.n	80051a4 <HAL_SPI_Receive+0x22a>
  }

  if ((pData == NULL) || (Size == 0U))
 8004f9a:	68bb      	ldr	r3, [r7, #8]
 8004f9c:	2b00      	cmp	r3, #0
 8004f9e:	d002      	beq.n	8004fa6 <HAL_SPI_Receive+0x2c>
 8004fa0:	88fb      	ldrh	r3, [r7, #6]
 8004fa2:	2b00      	cmp	r3, #0
 8004fa4:	d101      	bne.n	8004faa <HAL_SPI_Receive+0x30>
  {
    return HAL_ERROR;
 8004fa6:	2301      	movs	r3, #1
 8004fa8:	e0fc      	b.n	80051a4 <HAL_SPI_Receive+0x22a>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 8004faa:	68fb      	ldr	r3, [r7, #12]
 8004fac:	685b      	ldr	r3, [r3, #4]
 8004fae:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8004fb2:	d112      	bne.n	8004fda <HAL_SPI_Receive+0x60>
 8004fb4:	68fb      	ldr	r3, [r7, #12]
 8004fb6:	689b      	ldr	r3, [r3, #8]
 8004fb8:	2b00      	cmp	r3, #0
 8004fba:	d10e      	bne.n	8004fda <HAL_SPI_Receive+0x60>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 8004fbc:	68fb      	ldr	r3, [r7, #12]
 8004fbe:	2204      	movs	r2, #4
 8004fc0:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 8004fc4:	88fa      	ldrh	r2, [r7, #6]
 8004fc6:	683b      	ldr	r3, [r7, #0]
 8004fc8:	9300      	str	r3, [sp, #0]
 8004fca:	4613      	mov	r3, r2
 8004fcc:	68ba      	ldr	r2, [r7, #8]
 8004fce:	68b9      	ldr	r1, [r7, #8]
 8004fd0:	68f8      	ldr	r0, [r7, #12]
 8004fd2:	f000 f8eb 	bl	80051ac <HAL_SPI_TransmitReceive>
 8004fd6:	4603      	mov	r3, r0
 8004fd8:	e0e4      	b.n	80051a4 <HAL_SPI_Receive+0x22a>
  }

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8004fda:	f7fd fab5 	bl	8002548 <HAL_GetTick>
 8004fde:	6178      	str	r0, [r7, #20]

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004fe0:	68fb      	ldr	r3, [r7, #12]
 8004fe2:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8004fe6:	2b01      	cmp	r3, #1
 8004fe8:	d101      	bne.n	8004fee <HAL_SPI_Receive+0x74>
 8004fea:	2302      	movs	r3, #2
 8004fec:	e0da      	b.n	80051a4 <HAL_SPI_Receive+0x22a>
 8004fee:	68fb      	ldr	r3, [r7, #12]
 8004ff0:	2201      	movs	r2, #1
 8004ff2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 8004ff6:	68fb      	ldr	r3, [r7, #12]
 8004ff8:	2204      	movs	r2, #4
 8004ffa:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8004ffe:	68fb      	ldr	r3, [r7, #12]
 8005000:	2200      	movs	r2, #0
 8005002:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 8005004:	68fb      	ldr	r3, [r7, #12]
 8005006:	68ba      	ldr	r2, [r7, #8]
 8005008:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = Size;
 800500a:	68fb      	ldr	r3, [r7, #12]
 800500c:	88fa      	ldrh	r2, [r7, #6]
 800500e:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = Size;
 8005010:	68fb      	ldr	r3, [r7, #12]
 8005012:	88fa      	ldrh	r2, [r7, #6]
 8005014:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 8005016:	68fb      	ldr	r3, [r7, #12]
 8005018:	2200      	movs	r2, #0
 800501a:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = 0U;
 800501c:	68fb      	ldr	r3, [r7, #12]
 800501e:	2200      	movs	r2, #0
 8005020:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = 0U;
 8005022:	68fb      	ldr	r3, [r7, #12]
 8005024:	2200      	movs	r2, #0
 8005026:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->RxISR       = NULL;
 8005028:	68fb      	ldr	r3, [r7, #12]
 800502a:	2200      	movs	r2, #0
 800502c:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 800502e:	68fb      	ldr	r3, [r7, #12]
 8005030:	2200      	movs	r2, #0
 8005032:	645a      	str	r2, [r3, #68]	@ 0x44
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005034:	68fb      	ldr	r3, [r7, #12]
 8005036:	689b      	ldr	r3, [r3, #8]
 8005038:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800503c:	d10f      	bne.n	800505e <HAL_SPI_Receive+0xe4>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800503e:	68fb      	ldr	r3, [r7, #12]
 8005040:	681b      	ldr	r3, [r3, #0]
 8005042:	681a      	ldr	r2, [r3, #0]
 8005044:	68fb      	ldr	r3, [r7, #12]
 8005046:	681b      	ldr	r3, [r3, #0]
 8005048:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800504c:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 800504e:	68fb      	ldr	r3, [r7, #12]
 8005050:	681b      	ldr	r3, [r3, #0]
 8005052:	681a      	ldr	r2, [r3, #0]
 8005054:	68fb      	ldr	r3, [r7, #12]
 8005056:	681b      	ldr	r3, [r3, #0]
 8005058:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 800505c:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800505e:	68fb      	ldr	r3, [r7, #12]
 8005060:	681b      	ldr	r3, [r3, #0]
 8005062:	681b      	ldr	r3, [r3, #0]
 8005064:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005068:	2b40      	cmp	r3, #64	@ 0x40
 800506a:	d007      	beq.n	800507c <HAL_SPI_Receive+0x102>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800506c:	68fb      	ldr	r3, [r7, #12]
 800506e:	681b      	ldr	r3, [r3, #0]
 8005070:	681a      	ldr	r2, [r3, #0]
 8005072:	68fb      	ldr	r3, [r7, #12]
 8005074:	681b      	ldr	r3, [r3, #0]
 8005076:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800507a:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_8BIT)
 800507c:	68fb      	ldr	r3, [r7, #12]
 800507e:	68db      	ldr	r3, [r3, #12]
 8005080:	2b00      	cmp	r3, #0
 8005082:	d170      	bne.n	8005166 <HAL_SPI_Receive+0x1ec>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 8005084:	e035      	b.n	80050f2 <HAL_SPI_Receive+0x178>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 8005086:	68fb      	ldr	r3, [r7, #12]
 8005088:	681b      	ldr	r3, [r3, #0]
 800508a:	689b      	ldr	r3, [r3, #8]
 800508c:	f003 0301 	and.w	r3, r3, #1
 8005090:	2b01      	cmp	r3, #1
 8005092:	d115      	bne.n	80050c0 <HAL_SPI_Receive+0x146>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 8005094:	68fb      	ldr	r3, [r7, #12]
 8005096:	681b      	ldr	r3, [r3, #0]
 8005098:	f103 020c 	add.w	r2, r3, #12
 800509c:	68fb      	ldr	r3, [r7, #12]
 800509e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80050a0:	7812      	ldrb	r2, [r2, #0]
 80050a2:	b2d2      	uxtb	r2, r2
 80050a4:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 80050a6:	68fb      	ldr	r3, [r7, #12]
 80050a8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80050aa:	1c5a      	adds	r2, r3, #1
 80050ac:	68fb      	ldr	r3, [r7, #12]
 80050ae:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 80050b0:	68fb      	ldr	r3, [r7, #12]
 80050b2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80050b4:	b29b      	uxth	r3, r3
 80050b6:	3b01      	subs	r3, #1
 80050b8:	b29a      	uxth	r2, r3
 80050ba:	68fb      	ldr	r3, [r7, #12]
 80050bc:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80050be:	e018      	b.n	80050f2 <HAL_SPI_Receive+0x178>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80050c0:	f7fd fa42 	bl	8002548 <HAL_GetTick>
 80050c4:	4602      	mov	r2, r0
 80050c6:	697b      	ldr	r3, [r7, #20]
 80050c8:	1ad3      	subs	r3, r2, r3
 80050ca:	683a      	ldr	r2, [r7, #0]
 80050cc:	429a      	cmp	r2, r3
 80050ce:	d803      	bhi.n	80050d8 <HAL_SPI_Receive+0x15e>
 80050d0:	683b      	ldr	r3, [r7, #0]
 80050d2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80050d6:	d102      	bne.n	80050de <HAL_SPI_Receive+0x164>
 80050d8:	683b      	ldr	r3, [r7, #0]
 80050da:	2b00      	cmp	r3, #0
 80050dc:	d109      	bne.n	80050f2 <HAL_SPI_Receive+0x178>
        {
          hspi->State = HAL_SPI_STATE_READY;
 80050de:	68fb      	ldr	r3, [r7, #12]
 80050e0:	2201      	movs	r2, #1
 80050e2:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 80050e6:	68fb      	ldr	r3, [r7, #12]
 80050e8:	2200      	movs	r2, #0
 80050ea:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 80050ee:	2303      	movs	r3, #3
 80050f0:	e058      	b.n	80051a4 <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 80050f2:	68fb      	ldr	r3, [r7, #12]
 80050f4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80050f6:	b29b      	uxth	r3, r3
 80050f8:	2b00      	cmp	r3, #0
 80050fa:	d1c4      	bne.n	8005086 <HAL_SPI_Receive+0x10c>
 80050fc:	e038      	b.n	8005170 <HAL_SPI_Receive+0x1f6>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 80050fe:	68fb      	ldr	r3, [r7, #12]
 8005100:	681b      	ldr	r3, [r3, #0]
 8005102:	689b      	ldr	r3, [r3, #8]
 8005104:	f003 0301 	and.w	r3, r3, #1
 8005108:	2b01      	cmp	r3, #1
 800510a:	d113      	bne.n	8005134 <HAL_SPI_Receive+0x1ba>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800510c:	68fb      	ldr	r3, [r7, #12]
 800510e:	681b      	ldr	r3, [r3, #0]
 8005110:	68da      	ldr	r2, [r3, #12]
 8005112:	68fb      	ldr	r3, [r7, #12]
 8005114:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005116:	b292      	uxth	r2, r2
 8005118:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800511a:	68fb      	ldr	r3, [r7, #12]
 800511c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800511e:	1c9a      	adds	r2, r3, #2
 8005120:	68fb      	ldr	r3, [r7, #12]
 8005122:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8005124:	68fb      	ldr	r3, [r7, #12]
 8005126:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005128:	b29b      	uxth	r3, r3
 800512a:	3b01      	subs	r3, #1
 800512c:	b29a      	uxth	r2, r3
 800512e:	68fb      	ldr	r3, [r7, #12]
 8005130:	87da      	strh	r2, [r3, #62]	@ 0x3e
 8005132:	e018      	b.n	8005166 <HAL_SPI_Receive+0x1ec>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8005134:	f7fd fa08 	bl	8002548 <HAL_GetTick>
 8005138:	4602      	mov	r2, r0
 800513a:	697b      	ldr	r3, [r7, #20]
 800513c:	1ad3      	subs	r3, r2, r3
 800513e:	683a      	ldr	r2, [r7, #0]
 8005140:	429a      	cmp	r2, r3
 8005142:	d803      	bhi.n	800514c <HAL_SPI_Receive+0x1d2>
 8005144:	683b      	ldr	r3, [r7, #0]
 8005146:	f1b3 3fff 	cmp.w	r3, #4294967295
 800514a:	d102      	bne.n	8005152 <HAL_SPI_Receive+0x1d8>
 800514c:	683b      	ldr	r3, [r7, #0]
 800514e:	2b00      	cmp	r3, #0
 8005150:	d109      	bne.n	8005166 <HAL_SPI_Receive+0x1ec>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8005152:	68fb      	ldr	r3, [r7, #12]
 8005154:	2201      	movs	r2, #1
 8005156:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 800515a:	68fb      	ldr	r3, [r7, #12]
 800515c:	2200      	movs	r2, #0
 800515e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8005162:	2303      	movs	r3, #3
 8005164:	e01e      	b.n	80051a4 <HAL_SPI_Receive+0x22a>
    while (hspi->RxXferCount > 0U)
 8005166:	68fb      	ldr	r3, [r7, #12]
 8005168:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800516a:	b29b      	uxth	r3, r3
 800516c:	2b00      	cmp	r3, #0
 800516e:	d1c6      	bne.n	80050fe <HAL_SPI_Receive+0x184>
    UNUSED(tmpreg);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005170:	697a      	ldr	r2, [r7, #20]
 8005172:	6839      	ldr	r1, [r7, #0]
 8005174:	68f8      	ldr	r0, [r7, #12]
 8005176:	f000 fa4b 	bl	8005610 <SPI_EndRxTransaction>
 800517a:	4603      	mov	r3, r0
 800517c:	2b00      	cmp	r3, #0
 800517e:	d002      	beq.n	8005186 <HAL_SPI_Receive+0x20c>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8005180:	68fb      	ldr	r3, [r7, #12]
 8005182:	2220      	movs	r2, #32
 8005184:	655a      	str	r2, [r3, #84]	@ 0x54
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  hspi->State = HAL_SPI_STATE_READY;
 8005186:	68fb      	ldr	r3, [r7, #12]
 8005188:	2201      	movs	r2, #1
 800518a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 800518e:	68fb      	ldr	r3, [r7, #12]
 8005190:	2200      	movs	r2, #0
 8005192:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8005196:	68fb      	ldr	r3, [r7, #12]
 8005198:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800519a:	2b00      	cmp	r3, #0
 800519c:	d001      	beq.n	80051a2 <HAL_SPI_Receive+0x228>
  {
    return HAL_ERROR;
 800519e:	2301      	movs	r3, #1
 80051a0:	e000      	b.n	80051a4 <HAL_SPI_Receive+0x22a>
  }
  else
  {
    return HAL_OK;
 80051a2:	2300      	movs	r3, #0
  }
}
 80051a4:	4618      	mov	r0, r3
 80051a6:	3718      	adds	r7, #24
 80051a8:	46bd      	mov	sp, r7
 80051aa:	bd80      	pop	{r7, pc}

080051ac <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 80051ac:	b580      	push	{r7, lr}
 80051ae:	b08a      	sub	sp, #40	@ 0x28
 80051b0:	af00      	add	r7, sp, #0
 80051b2:	60f8      	str	r0, [r7, #12]
 80051b4:	60b9      	str	r1, [r7, #8]
 80051b6:	607a      	str	r2, [r7, #4]
 80051b8:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 80051ba:	2301      	movs	r3, #1
 80051bc:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80051be:	f7fd f9c3 	bl	8002548 <HAL_GetTick>
 80051c2:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 80051c4:	68fb      	ldr	r3, [r7, #12]
 80051c6:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 80051ca:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 80051cc:	68fb      	ldr	r3, [r7, #12]
 80051ce:	685b      	ldr	r3, [r3, #4]
 80051d0:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 80051d2:	887b      	ldrh	r3, [r7, #2]
 80051d4:	82fb      	strh	r3, [r7, #22]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 80051d6:	7ffb      	ldrb	r3, [r7, #31]
 80051d8:	2b01      	cmp	r3, #1
 80051da:	d00c      	beq.n	80051f6 <HAL_SPI_TransmitReceive+0x4a>
 80051dc:	69bb      	ldr	r3, [r7, #24]
 80051de:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80051e2:	d106      	bne.n	80051f2 <HAL_SPI_TransmitReceive+0x46>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 80051e4:	68fb      	ldr	r3, [r7, #12]
 80051e6:	689b      	ldr	r3, [r3, #8]
 80051e8:	2b00      	cmp	r3, #0
 80051ea:	d102      	bne.n	80051f2 <HAL_SPI_TransmitReceive+0x46>
 80051ec:	7ffb      	ldrb	r3, [r7, #31]
 80051ee:	2b04      	cmp	r3, #4
 80051f0:	d001      	beq.n	80051f6 <HAL_SPI_TransmitReceive+0x4a>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 80051f2:	2302      	movs	r3, #2
 80051f4:	e17f      	b.n	80054f6 <HAL_SPI_TransmitReceive+0x34a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80051f6:	68bb      	ldr	r3, [r7, #8]
 80051f8:	2b00      	cmp	r3, #0
 80051fa:	d005      	beq.n	8005208 <HAL_SPI_TransmitReceive+0x5c>
 80051fc:	687b      	ldr	r3, [r7, #4]
 80051fe:	2b00      	cmp	r3, #0
 8005200:	d002      	beq.n	8005208 <HAL_SPI_TransmitReceive+0x5c>
 8005202:	887b      	ldrh	r3, [r7, #2]
 8005204:	2b00      	cmp	r3, #0
 8005206:	d101      	bne.n	800520c <HAL_SPI_TransmitReceive+0x60>
  {
    return HAL_ERROR;
 8005208:	2301      	movs	r3, #1
 800520a:	e174      	b.n	80054f6 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800520c:	68fb      	ldr	r3, [r7, #12]
 800520e:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8005212:	2b01      	cmp	r3, #1
 8005214:	d101      	bne.n	800521a <HAL_SPI_TransmitReceive+0x6e>
 8005216:	2302      	movs	r3, #2
 8005218:	e16d      	b.n	80054f6 <HAL_SPI_TransmitReceive+0x34a>
 800521a:	68fb      	ldr	r3, [r7, #12]
 800521c:	2201      	movs	r2, #1
 800521e:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8005222:	68fb      	ldr	r3, [r7, #12]
 8005224:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8005228:	b2db      	uxtb	r3, r3
 800522a:	2b04      	cmp	r3, #4
 800522c:	d003      	beq.n	8005236 <HAL_SPI_TransmitReceive+0x8a>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800522e:	68fb      	ldr	r3, [r7, #12]
 8005230:	2205      	movs	r2, #5
 8005232:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8005236:	68fb      	ldr	r3, [r7, #12]
 8005238:	2200      	movs	r2, #0
 800523a:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800523c:	68fb      	ldr	r3, [r7, #12]
 800523e:	687a      	ldr	r2, [r7, #4]
 8005240:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 8005242:	68fb      	ldr	r3, [r7, #12]
 8005244:	887a      	ldrh	r2, [r7, #2]
 8005246:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 8005248:	68fb      	ldr	r3, [r7, #12]
 800524a:	887a      	ldrh	r2, [r7, #2]
 800524c:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 800524e:	68fb      	ldr	r3, [r7, #12]
 8005250:	68ba      	ldr	r2, [r7, #8]
 8005252:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 8005254:	68fb      	ldr	r3, [r7, #12]
 8005256:	887a      	ldrh	r2, [r7, #2]
 8005258:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 800525a:	68fb      	ldr	r3, [r7, #12]
 800525c:	887a      	ldrh	r2, [r7, #2]
 800525e:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8005260:	68fb      	ldr	r3, [r7, #12]
 8005262:	2200      	movs	r2, #0
 8005264:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8005266:	68fb      	ldr	r3, [r7, #12]
 8005268:	2200      	movs	r2, #0
 800526a:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800526c:	68fb      	ldr	r3, [r7, #12]
 800526e:	681b      	ldr	r3, [r3, #0]
 8005270:	681b      	ldr	r3, [r3, #0]
 8005272:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005276:	2b40      	cmp	r3, #64	@ 0x40
 8005278:	d007      	beq.n	800528a <HAL_SPI_TransmitReceive+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800527a:	68fb      	ldr	r3, [r7, #12]
 800527c:	681b      	ldr	r3, [r3, #0]
 800527e:	681a      	ldr	r2, [r3, #0]
 8005280:	68fb      	ldr	r3, [r7, #12]
 8005282:	681b      	ldr	r3, [r3, #0]
 8005284:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8005288:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800528a:	68fb      	ldr	r3, [r7, #12]
 800528c:	68db      	ldr	r3, [r3, #12]
 800528e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005292:	d17e      	bne.n	8005392 <HAL_SPI_TransmitReceive+0x1e6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005294:	68fb      	ldr	r3, [r7, #12]
 8005296:	685b      	ldr	r3, [r3, #4]
 8005298:	2b00      	cmp	r3, #0
 800529a:	d002      	beq.n	80052a2 <HAL_SPI_TransmitReceive+0xf6>
 800529c:	8afb      	ldrh	r3, [r7, #22]
 800529e:	2b01      	cmp	r3, #1
 80052a0:	d16c      	bne.n	800537c <HAL_SPI_TransmitReceive+0x1d0>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80052a2:	68fb      	ldr	r3, [r7, #12]
 80052a4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80052a6:	881a      	ldrh	r2, [r3, #0]
 80052a8:	68fb      	ldr	r3, [r7, #12]
 80052aa:	681b      	ldr	r3, [r3, #0]
 80052ac:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 80052ae:	68fb      	ldr	r3, [r7, #12]
 80052b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80052b2:	1c9a      	adds	r2, r3, #2
 80052b4:	68fb      	ldr	r3, [r7, #12]
 80052b6:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 80052b8:	68fb      	ldr	r3, [r7, #12]
 80052ba:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80052bc:	b29b      	uxth	r3, r3
 80052be:	3b01      	subs	r3, #1
 80052c0:	b29a      	uxth	r2, r3
 80052c2:	68fb      	ldr	r3, [r7, #12]
 80052c4:	86da      	strh	r2, [r3, #54]	@ 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80052c6:	e059      	b.n	800537c <HAL_SPI_TransmitReceive+0x1d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80052c8:	68fb      	ldr	r3, [r7, #12]
 80052ca:	681b      	ldr	r3, [r3, #0]
 80052cc:	689b      	ldr	r3, [r3, #8]
 80052ce:	f003 0302 	and.w	r3, r3, #2
 80052d2:	2b02      	cmp	r3, #2
 80052d4:	d11b      	bne.n	800530e <HAL_SPI_TransmitReceive+0x162>
 80052d6:	68fb      	ldr	r3, [r7, #12]
 80052d8:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80052da:	b29b      	uxth	r3, r3
 80052dc:	2b00      	cmp	r3, #0
 80052de:	d016      	beq.n	800530e <HAL_SPI_TransmitReceive+0x162>
 80052e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80052e2:	2b01      	cmp	r3, #1
 80052e4:	d113      	bne.n	800530e <HAL_SPI_TransmitReceive+0x162>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80052e6:	68fb      	ldr	r3, [r7, #12]
 80052e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80052ea:	881a      	ldrh	r2, [r3, #0]
 80052ec:	68fb      	ldr	r3, [r7, #12]
 80052ee:	681b      	ldr	r3, [r3, #0]
 80052f0:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80052f2:	68fb      	ldr	r3, [r7, #12]
 80052f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80052f6:	1c9a      	adds	r2, r3, #2
 80052f8:	68fb      	ldr	r3, [r7, #12]
 80052fa:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 80052fc:	68fb      	ldr	r3, [r7, #12]
 80052fe:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005300:	b29b      	uxth	r3, r3
 8005302:	3b01      	subs	r3, #1
 8005304:	b29a      	uxth	r2, r3
 8005306:	68fb      	ldr	r3, [r7, #12]
 8005308:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800530a:	2300      	movs	r3, #0
 800530c:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800530e:	68fb      	ldr	r3, [r7, #12]
 8005310:	681b      	ldr	r3, [r3, #0]
 8005312:	689b      	ldr	r3, [r3, #8]
 8005314:	f003 0301 	and.w	r3, r3, #1
 8005318:	2b01      	cmp	r3, #1
 800531a:	d119      	bne.n	8005350 <HAL_SPI_TransmitReceive+0x1a4>
 800531c:	68fb      	ldr	r3, [r7, #12]
 800531e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005320:	b29b      	uxth	r3, r3
 8005322:	2b00      	cmp	r3, #0
 8005324:	d014      	beq.n	8005350 <HAL_SPI_TransmitReceive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8005326:	68fb      	ldr	r3, [r7, #12]
 8005328:	681b      	ldr	r3, [r3, #0]
 800532a:	68da      	ldr	r2, [r3, #12]
 800532c:	68fb      	ldr	r3, [r7, #12]
 800532e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005330:	b292      	uxth	r2, r2
 8005332:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8005334:	68fb      	ldr	r3, [r7, #12]
 8005336:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005338:	1c9a      	adds	r2, r3, #2
 800533a:	68fb      	ldr	r3, [r7, #12]
 800533c:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 800533e:	68fb      	ldr	r3, [r7, #12]
 8005340:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005342:	b29b      	uxth	r3, r3
 8005344:	3b01      	subs	r3, #1
 8005346:	b29a      	uxth	r2, r3
 8005348:	68fb      	ldr	r3, [r7, #12]
 800534a:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800534c:	2301      	movs	r3, #1
 800534e:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8005350:	f7fd f8fa 	bl	8002548 <HAL_GetTick>
 8005354:	4602      	mov	r2, r0
 8005356:	6a3b      	ldr	r3, [r7, #32]
 8005358:	1ad3      	subs	r3, r2, r3
 800535a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800535c:	429a      	cmp	r2, r3
 800535e:	d80d      	bhi.n	800537c <HAL_SPI_TransmitReceive+0x1d0>
 8005360:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005362:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005366:	d009      	beq.n	800537c <HAL_SPI_TransmitReceive+0x1d0>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8005368:	68fb      	ldr	r3, [r7, #12]
 800536a:	2201      	movs	r2, #1
 800536c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 8005370:	68fb      	ldr	r3, [r7, #12]
 8005372:	2200      	movs	r2, #0
 8005374:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 8005378:	2303      	movs	r3, #3
 800537a:	e0bc      	b.n	80054f6 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800537c:	68fb      	ldr	r3, [r7, #12]
 800537e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005380:	b29b      	uxth	r3, r3
 8005382:	2b00      	cmp	r3, #0
 8005384:	d1a0      	bne.n	80052c8 <HAL_SPI_TransmitReceive+0x11c>
 8005386:	68fb      	ldr	r3, [r7, #12]
 8005388:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800538a:	b29b      	uxth	r3, r3
 800538c:	2b00      	cmp	r3, #0
 800538e:	d19b      	bne.n	80052c8 <HAL_SPI_TransmitReceive+0x11c>
 8005390:	e082      	b.n	8005498 <HAL_SPI_TransmitReceive+0x2ec>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8005392:	68fb      	ldr	r3, [r7, #12]
 8005394:	685b      	ldr	r3, [r3, #4]
 8005396:	2b00      	cmp	r3, #0
 8005398:	d002      	beq.n	80053a0 <HAL_SPI_TransmitReceive+0x1f4>
 800539a:	8afb      	ldrh	r3, [r7, #22]
 800539c:	2b01      	cmp	r3, #1
 800539e:	d171      	bne.n	8005484 <HAL_SPI_TransmitReceive+0x2d8>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 80053a0:	68fb      	ldr	r3, [r7, #12]
 80053a2:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80053a4:	68fb      	ldr	r3, [r7, #12]
 80053a6:	681b      	ldr	r3, [r3, #0]
 80053a8:	330c      	adds	r3, #12
 80053aa:	7812      	ldrb	r2, [r2, #0]
 80053ac:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80053ae:	68fb      	ldr	r3, [r7, #12]
 80053b0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80053b2:	1c5a      	adds	r2, r3, #1
 80053b4:	68fb      	ldr	r3, [r7, #12]
 80053b6:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 80053b8:	68fb      	ldr	r3, [r7, #12]
 80053ba:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80053bc:	b29b      	uxth	r3, r3
 80053be:	3b01      	subs	r3, #1
 80053c0:	b29a      	uxth	r2, r3
 80053c2:	68fb      	ldr	r3, [r7, #12]
 80053c4:	86da      	strh	r2, [r3, #54]	@ 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80053c6:	e05d      	b.n	8005484 <HAL_SPI_TransmitReceive+0x2d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80053c8:	68fb      	ldr	r3, [r7, #12]
 80053ca:	681b      	ldr	r3, [r3, #0]
 80053cc:	689b      	ldr	r3, [r3, #8]
 80053ce:	f003 0302 	and.w	r3, r3, #2
 80053d2:	2b02      	cmp	r3, #2
 80053d4:	d11c      	bne.n	8005410 <HAL_SPI_TransmitReceive+0x264>
 80053d6:	68fb      	ldr	r3, [r7, #12]
 80053d8:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 80053da:	b29b      	uxth	r3, r3
 80053dc:	2b00      	cmp	r3, #0
 80053de:	d017      	beq.n	8005410 <HAL_SPI_TransmitReceive+0x264>
 80053e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80053e2:	2b01      	cmp	r3, #1
 80053e4:	d114      	bne.n	8005410 <HAL_SPI_TransmitReceive+0x264>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 80053e6:	68fb      	ldr	r3, [r7, #12]
 80053e8:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80053ea:	68fb      	ldr	r3, [r7, #12]
 80053ec:	681b      	ldr	r3, [r3, #0]
 80053ee:	330c      	adds	r3, #12
 80053f0:	7812      	ldrb	r2, [r2, #0]
 80053f2:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 80053f4:	68fb      	ldr	r3, [r7, #12]
 80053f6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80053f8:	1c5a      	adds	r2, r3, #1
 80053fa:	68fb      	ldr	r3, [r7, #12]
 80053fc:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 80053fe:	68fb      	ldr	r3, [r7, #12]
 8005400:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005402:	b29b      	uxth	r3, r3
 8005404:	3b01      	subs	r3, #1
 8005406:	b29a      	uxth	r2, r3
 8005408:	68fb      	ldr	r3, [r7, #12]
 800540a:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800540c:	2300      	movs	r3, #0
 800540e:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8005410:	68fb      	ldr	r3, [r7, #12]
 8005412:	681b      	ldr	r3, [r3, #0]
 8005414:	689b      	ldr	r3, [r3, #8]
 8005416:	f003 0301 	and.w	r3, r3, #1
 800541a:	2b01      	cmp	r3, #1
 800541c:	d119      	bne.n	8005452 <HAL_SPI_TransmitReceive+0x2a6>
 800541e:	68fb      	ldr	r3, [r7, #12]
 8005420:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005422:	b29b      	uxth	r3, r3
 8005424:	2b00      	cmp	r3, #0
 8005426:	d014      	beq.n	8005452 <HAL_SPI_TransmitReceive+0x2a6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8005428:	68fb      	ldr	r3, [r7, #12]
 800542a:	681b      	ldr	r3, [r3, #0]
 800542c:	68da      	ldr	r2, [r3, #12]
 800542e:	68fb      	ldr	r3, [r7, #12]
 8005430:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005432:	b2d2      	uxtb	r2, r2
 8005434:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8005436:	68fb      	ldr	r3, [r7, #12]
 8005438:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800543a:	1c5a      	adds	r2, r3, #1
 800543c:	68fb      	ldr	r3, [r7, #12]
 800543e:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 8005440:	68fb      	ldr	r3, [r7, #12]
 8005442:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005444:	b29b      	uxth	r3, r3
 8005446:	3b01      	subs	r3, #1
 8005448:	b29a      	uxth	r2, r3
 800544a:	68fb      	ldr	r3, [r7, #12]
 800544c:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800544e:	2301      	movs	r3, #1
 8005450:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8005452:	f7fd f879 	bl	8002548 <HAL_GetTick>
 8005456:	4602      	mov	r2, r0
 8005458:	6a3b      	ldr	r3, [r7, #32]
 800545a:	1ad3      	subs	r3, r2, r3
 800545c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800545e:	429a      	cmp	r2, r3
 8005460:	d803      	bhi.n	800546a <HAL_SPI_TransmitReceive+0x2be>
 8005462:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005464:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005468:	d102      	bne.n	8005470 <HAL_SPI_TransmitReceive+0x2c4>
 800546a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800546c:	2b00      	cmp	r3, #0
 800546e:	d109      	bne.n	8005484 <HAL_SPI_TransmitReceive+0x2d8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8005470:	68fb      	ldr	r3, [r7, #12]
 8005472:	2201      	movs	r2, #1
 8005474:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 8005478:	68fb      	ldr	r3, [r7, #12]
 800547a:	2200      	movs	r2, #0
 800547c:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 8005480:	2303      	movs	r3, #3
 8005482:	e038      	b.n	80054f6 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8005484:	68fb      	ldr	r3, [r7, #12]
 8005486:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8005488:	b29b      	uxth	r3, r3
 800548a:	2b00      	cmp	r3, #0
 800548c:	d19c      	bne.n	80053c8 <HAL_SPI_TransmitReceive+0x21c>
 800548e:	68fb      	ldr	r3, [r7, #12]
 8005490:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8005492:	b29b      	uxth	r3, r3
 8005494:	2b00      	cmp	r3, #0
 8005496:	d197      	bne.n	80053c8 <HAL_SPI_TransmitReceive+0x21c>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8005498:	6a3a      	ldr	r2, [r7, #32]
 800549a:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800549c:	68f8      	ldr	r0, [r7, #12]
 800549e:	f000 f91d 	bl	80056dc <SPI_EndRxTxTransaction>
 80054a2:	4603      	mov	r3, r0
 80054a4:	2b00      	cmp	r3, #0
 80054a6:	d008      	beq.n	80054ba <HAL_SPI_TransmitReceive+0x30e>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80054a8:	68fb      	ldr	r3, [r7, #12]
 80054aa:	2220      	movs	r2, #32
 80054ac:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_UNLOCK(hspi);
 80054ae:	68fb      	ldr	r3, [r7, #12]
 80054b0:	2200      	movs	r2, #0
 80054b2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 80054b6:	2301      	movs	r3, #1
 80054b8:	e01d      	b.n	80054f6 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80054ba:	68fb      	ldr	r3, [r7, #12]
 80054bc:	689b      	ldr	r3, [r3, #8]
 80054be:	2b00      	cmp	r3, #0
 80054c0:	d10a      	bne.n	80054d8 <HAL_SPI_TransmitReceive+0x32c>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80054c2:	2300      	movs	r3, #0
 80054c4:	613b      	str	r3, [r7, #16]
 80054c6:	68fb      	ldr	r3, [r7, #12]
 80054c8:	681b      	ldr	r3, [r3, #0]
 80054ca:	68db      	ldr	r3, [r3, #12]
 80054cc:	613b      	str	r3, [r7, #16]
 80054ce:	68fb      	ldr	r3, [r7, #12]
 80054d0:	681b      	ldr	r3, [r3, #0]
 80054d2:	689b      	ldr	r3, [r3, #8]
 80054d4:	613b      	str	r3, [r7, #16]
 80054d6:	693b      	ldr	r3, [r7, #16]
  }


  hspi->State = HAL_SPI_STATE_READY;
 80054d8:	68fb      	ldr	r3, [r7, #12]
 80054da:	2201      	movs	r2, #1
 80054dc:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 80054e0:	68fb      	ldr	r3, [r7, #12]
 80054e2:	2200      	movs	r2, #0
 80054e4:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80054e8:	68fb      	ldr	r3, [r7, #12]
 80054ea:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80054ec:	2b00      	cmp	r3, #0
 80054ee:	d001      	beq.n	80054f4 <HAL_SPI_TransmitReceive+0x348>
  {
    return HAL_ERROR;
 80054f0:	2301      	movs	r3, #1
 80054f2:	e000      	b.n	80054f6 <HAL_SPI_TransmitReceive+0x34a>
  }
  else
  {
    return HAL_OK;
 80054f4:	2300      	movs	r3, #0
  }
}
 80054f6:	4618      	mov	r0, r3
 80054f8:	3728      	adds	r7, #40	@ 0x28
 80054fa:	46bd      	mov	sp, r7
 80054fc:	bd80      	pop	{r7, pc}
	...

08005500 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8005500:	b580      	push	{r7, lr}
 8005502:	b088      	sub	sp, #32
 8005504:	af00      	add	r7, sp, #0
 8005506:	60f8      	str	r0, [r7, #12]
 8005508:	60b9      	str	r1, [r7, #8]
 800550a:	603b      	str	r3, [r7, #0]
 800550c:	4613      	mov	r3, r2
 800550e:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8005510:	f7fd f81a 	bl	8002548 <HAL_GetTick>
 8005514:	4602      	mov	r2, r0
 8005516:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005518:	1a9b      	subs	r3, r3, r2
 800551a:	683a      	ldr	r2, [r7, #0]
 800551c:	4413      	add	r3, r2
 800551e:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8005520:	f7fd f812 	bl	8002548 <HAL_GetTick>
 8005524:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8005526:	4b39      	ldr	r3, [pc, #228]	@ (800560c <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8005528:	681b      	ldr	r3, [r3, #0]
 800552a:	015b      	lsls	r3, r3, #5
 800552c:	0d1b      	lsrs	r3, r3, #20
 800552e:	69fa      	ldr	r2, [r7, #28]
 8005530:	fb02 f303 	mul.w	r3, r2, r3
 8005534:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8005536:	e055      	b.n	80055e4 <SPI_WaitFlagStateUntilTimeout+0xe4>
  {
    if (Timeout != HAL_MAX_DELAY)
 8005538:	683b      	ldr	r3, [r7, #0]
 800553a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800553e:	d051      	beq.n	80055e4 <SPI_WaitFlagStateUntilTimeout+0xe4>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8005540:	f7fd f802 	bl	8002548 <HAL_GetTick>
 8005544:	4602      	mov	r2, r0
 8005546:	69bb      	ldr	r3, [r7, #24]
 8005548:	1ad3      	subs	r3, r2, r3
 800554a:	69fa      	ldr	r2, [r7, #28]
 800554c:	429a      	cmp	r2, r3
 800554e:	d902      	bls.n	8005556 <SPI_WaitFlagStateUntilTimeout+0x56>
 8005550:	69fb      	ldr	r3, [r7, #28]
 8005552:	2b00      	cmp	r3, #0
 8005554:	d13d      	bne.n	80055d2 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8005556:	68fb      	ldr	r3, [r7, #12]
 8005558:	681b      	ldr	r3, [r3, #0]
 800555a:	685a      	ldr	r2, [r3, #4]
 800555c:	68fb      	ldr	r3, [r7, #12]
 800555e:	681b      	ldr	r3, [r3, #0]
 8005560:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 8005564:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8005566:	68fb      	ldr	r3, [r7, #12]
 8005568:	685b      	ldr	r3, [r3, #4]
 800556a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800556e:	d111      	bne.n	8005594 <SPI_WaitFlagStateUntilTimeout+0x94>
 8005570:	68fb      	ldr	r3, [r7, #12]
 8005572:	689b      	ldr	r3, [r3, #8]
 8005574:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005578:	d004      	beq.n	8005584 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800557a:	68fb      	ldr	r3, [r7, #12]
 800557c:	689b      	ldr	r3, [r3, #8]
 800557e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005582:	d107      	bne.n	8005594 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8005584:	68fb      	ldr	r3, [r7, #12]
 8005586:	681b      	ldr	r3, [r3, #0]
 8005588:	681a      	ldr	r2, [r3, #0]
 800558a:	68fb      	ldr	r3, [r7, #12]
 800558c:	681b      	ldr	r3, [r3, #0]
 800558e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005592:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8005594:	68fb      	ldr	r3, [r7, #12]
 8005596:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005598:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800559c:	d10f      	bne.n	80055be <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800559e:	68fb      	ldr	r3, [r7, #12]
 80055a0:	681b      	ldr	r3, [r3, #0]
 80055a2:	681a      	ldr	r2, [r3, #0]
 80055a4:	68fb      	ldr	r3, [r7, #12]
 80055a6:	681b      	ldr	r3, [r3, #0]
 80055a8:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80055ac:	601a      	str	r2, [r3, #0]
 80055ae:	68fb      	ldr	r3, [r7, #12]
 80055b0:	681b      	ldr	r3, [r3, #0]
 80055b2:	681a      	ldr	r2, [r3, #0]
 80055b4:	68fb      	ldr	r3, [r7, #12]
 80055b6:	681b      	ldr	r3, [r3, #0]
 80055b8:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 80055bc:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 80055be:	68fb      	ldr	r3, [r7, #12]
 80055c0:	2201      	movs	r2, #1
 80055c2:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 80055c6:	68fb      	ldr	r3, [r7, #12]
 80055c8:	2200      	movs	r2, #0
 80055ca:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 80055ce:	2303      	movs	r3, #3
 80055d0:	e018      	b.n	8005604 <SPI_WaitFlagStateUntilTimeout+0x104>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 80055d2:	697b      	ldr	r3, [r7, #20]
 80055d4:	2b00      	cmp	r3, #0
 80055d6:	d102      	bne.n	80055de <SPI_WaitFlagStateUntilTimeout+0xde>
      {
        tmp_timeout = 0U;
 80055d8:	2300      	movs	r3, #0
 80055da:	61fb      	str	r3, [r7, #28]
 80055dc:	e002      	b.n	80055e4 <SPI_WaitFlagStateUntilTimeout+0xe4>
      }
      else
      {
        count--;
 80055de:	697b      	ldr	r3, [r7, #20]
 80055e0:	3b01      	subs	r3, #1
 80055e2:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80055e4:	68fb      	ldr	r3, [r7, #12]
 80055e6:	681b      	ldr	r3, [r3, #0]
 80055e8:	689a      	ldr	r2, [r3, #8]
 80055ea:	68bb      	ldr	r3, [r7, #8]
 80055ec:	4013      	ands	r3, r2
 80055ee:	68ba      	ldr	r2, [r7, #8]
 80055f0:	429a      	cmp	r2, r3
 80055f2:	bf0c      	ite	eq
 80055f4:	2301      	moveq	r3, #1
 80055f6:	2300      	movne	r3, #0
 80055f8:	b2db      	uxtb	r3, r3
 80055fa:	461a      	mov	r2, r3
 80055fc:	79fb      	ldrb	r3, [r7, #7]
 80055fe:	429a      	cmp	r2, r3
 8005600:	d19a      	bne.n	8005538 <SPI_WaitFlagStateUntilTimeout+0x38>
      }
    }
  }

  return HAL_OK;
 8005602:	2300      	movs	r3, #0
}
 8005604:	4618      	mov	r0, r3
 8005606:	3720      	adds	r7, #32
 8005608:	46bd      	mov	sp, r7
 800560a:	bd80      	pop	{r7, pc}
 800560c:	20000010 	.word	0x20000010

08005610 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 8005610:	b580      	push	{r7, lr}
 8005612:	b086      	sub	sp, #24
 8005614:	af02      	add	r7, sp, #8
 8005616:	60f8      	str	r0, [r7, #12]
 8005618:	60b9      	str	r1, [r7, #8]
 800561a:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800561c:	68fb      	ldr	r3, [r7, #12]
 800561e:	685b      	ldr	r3, [r3, #4]
 8005620:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005624:	d111      	bne.n	800564a <SPI_EndRxTransaction+0x3a>
 8005626:	68fb      	ldr	r3, [r7, #12]
 8005628:	689b      	ldr	r3, [r3, #8]
 800562a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800562e:	d004      	beq.n	800563a <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8005630:	68fb      	ldr	r3, [r7, #12]
 8005632:	689b      	ldr	r3, [r3, #8]
 8005634:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005638:	d107      	bne.n	800564a <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 800563a:	68fb      	ldr	r3, [r7, #12]
 800563c:	681b      	ldr	r3, [r3, #0]
 800563e:	681a      	ldr	r2, [r3, #0]
 8005640:	68fb      	ldr	r3, [r7, #12]
 8005642:	681b      	ldr	r3, [r3, #0]
 8005644:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8005648:	601a      	str	r2, [r3, #0]
  }

  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 800564a:	68fb      	ldr	r3, [r7, #12]
 800564c:	685b      	ldr	r3, [r3, #4]
 800564e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8005652:	d12a      	bne.n	80056aa <SPI_EndRxTransaction+0x9a>
  {
    if (hspi->Init.Direction != SPI_DIRECTION_2LINES_RXONLY)
 8005654:	68fb      	ldr	r3, [r7, #12]
 8005656:	689b      	ldr	r3, [r3, #8]
 8005658:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800565c:	d012      	beq.n	8005684 <SPI_EndRxTransaction+0x74>
    {
      /* Control the BSY flag */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800565e:	687b      	ldr	r3, [r7, #4]
 8005660:	9300      	str	r3, [sp, #0]
 8005662:	68bb      	ldr	r3, [r7, #8]
 8005664:	2200      	movs	r2, #0
 8005666:	2180      	movs	r1, #128	@ 0x80
 8005668:	68f8      	ldr	r0, [r7, #12]
 800566a:	f7ff ff49 	bl	8005500 <SPI_WaitFlagStateUntilTimeout>
 800566e:	4603      	mov	r3, r0
 8005670:	2b00      	cmp	r3, #0
 8005672:	d02d      	beq.n	80056d0 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005674:	68fb      	ldr	r3, [r7, #12]
 8005676:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005678:	f043 0220 	orr.w	r2, r3, #32
 800567c:	68fb      	ldr	r3, [r7, #12]
 800567e:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 8005680:	2303      	movs	r3, #3
 8005682:	e026      	b.n	80056d2 <SPI_EndRxTransaction+0xc2>
      }
    }
    else
    {
      /* Wait the RXNE reset */
      if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 8005684:	687b      	ldr	r3, [r7, #4]
 8005686:	9300      	str	r3, [sp, #0]
 8005688:	68bb      	ldr	r3, [r7, #8]
 800568a:	2200      	movs	r2, #0
 800568c:	2101      	movs	r1, #1
 800568e:	68f8      	ldr	r0, [r7, #12]
 8005690:	f7ff ff36 	bl	8005500 <SPI_WaitFlagStateUntilTimeout>
 8005694:	4603      	mov	r3, r0
 8005696:	2b00      	cmp	r3, #0
 8005698:	d01a      	beq.n	80056d0 <SPI_EndRxTransaction+0xc0>
      {
        SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800569a:	68fb      	ldr	r3, [r7, #12]
 800569c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800569e:	f043 0220 	orr.w	r2, r3, #32
 80056a2:	68fb      	ldr	r3, [r7, #12]
 80056a4:	655a      	str	r2, [r3, #84]	@ 0x54
        return HAL_TIMEOUT;
 80056a6:	2303      	movs	r3, #3
 80056a8:	e013      	b.n	80056d2 <SPI_EndRxTransaction+0xc2>
    }
  }
  else
  {
    /* Wait the RXNE reset */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_RXNE, RESET, Timeout, Tickstart) != HAL_OK)
 80056aa:	687b      	ldr	r3, [r7, #4]
 80056ac:	9300      	str	r3, [sp, #0]
 80056ae:	68bb      	ldr	r3, [r7, #8]
 80056b0:	2200      	movs	r2, #0
 80056b2:	2101      	movs	r1, #1
 80056b4:	68f8      	ldr	r0, [r7, #12]
 80056b6:	f7ff ff23 	bl	8005500 <SPI_WaitFlagStateUntilTimeout>
 80056ba:	4603      	mov	r3, r0
 80056bc:	2b00      	cmp	r3, #0
 80056be:	d007      	beq.n	80056d0 <SPI_EndRxTransaction+0xc0>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80056c0:	68fb      	ldr	r3, [r7, #12]
 80056c2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80056c4:	f043 0220 	orr.w	r2, r3, #32
 80056c8:	68fb      	ldr	r3, [r7, #12]
 80056ca:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 80056cc:	2303      	movs	r3, #3
 80056ce:	e000      	b.n	80056d2 <SPI_EndRxTransaction+0xc2>
    }
  }
  return HAL_OK;
 80056d0:	2300      	movs	r3, #0
}
 80056d2:	4618      	mov	r0, r3
 80056d4:	3710      	adds	r7, #16
 80056d6:	46bd      	mov	sp, r7
 80056d8:	bd80      	pop	{r7, pc}
	...

080056dc <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80056dc:	b580      	push	{r7, lr}
 80056de:	b088      	sub	sp, #32
 80056e0:	af02      	add	r7, sp, #8
 80056e2:	60f8      	str	r0, [r7, #12]
 80056e4:	60b9      	str	r1, [r7, #8]
 80056e6:	607a      	str	r2, [r7, #4]
  __IO uint32_t count;

  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 80056e8:	687b      	ldr	r3, [r7, #4]
 80056ea:	9300      	str	r3, [sp, #0]
 80056ec:	68bb      	ldr	r3, [r7, #8]
 80056ee:	2201      	movs	r2, #1
 80056f0:	2102      	movs	r1, #2
 80056f2:	68f8      	ldr	r0, [r7, #12]
 80056f4:	f7ff ff04 	bl	8005500 <SPI_WaitFlagStateUntilTimeout>
 80056f8:	4603      	mov	r3, r0
 80056fa:	2b00      	cmp	r3, #0
 80056fc:	d007      	beq.n	800570e <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80056fe:	68fb      	ldr	r3, [r7, #12]
 8005700:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005702:	f043 0220 	orr.w	r2, r3, #32
 8005706:	68fb      	ldr	r3, [r7, #12]
 8005708:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 800570a:	2303      	movs	r3, #3
 800570c:	e032      	b.n	8005774 <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in us */
  count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 800570e:	4b1b      	ldr	r3, [pc, #108]	@ (800577c <SPI_EndRxTxTransaction+0xa0>)
 8005710:	681b      	ldr	r3, [r3, #0]
 8005712:	4a1b      	ldr	r2, [pc, #108]	@ (8005780 <SPI_EndRxTxTransaction+0xa4>)
 8005714:	fba2 2303 	umull	r2, r3, r2, r3
 8005718:	0d5b      	lsrs	r3, r3, #21
 800571a:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 800571e:	fb02 f303 	mul.w	r3, r2, r3
 8005722:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8005724:	68fb      	ldr	r3, [r7, #12]
 8005726:	685b      	ldr	r3, [r3, #4]
 8005728:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800572c:	d112      	bne.n	8005754 <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800572e:	687b      	ldr	r3, [r7, #4]
 8005730:	9300      	str	r3, [sp, #0]
 8005732:	68bb      	ldr	r3, [r7, #8]
 8005734:	2200      	movs	r2, #0
 8005736:	2180      	movs	r1, #128	@ 0x80
 8005738:	68f8      	ldr	r0, [r7, #12]
 800573a:	f7ff fee1 	bl	8005500 <SPI_WaitFlagStateUntilTimeout>
 800573e:	4603      	mov	r3, r0
 8005740:	2b00      	cmp	r3, #0
 8005742:	d016      	beq.n	8005772 <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8005744:	68fb      	ldr	r3, [r7, #12]
 8005746:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005748:	f043 0220 	orr.w	r2, r3, #32
 800574c:	68fb      	ldr	r3, [r7, #12]
 800574e:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8005750:	2303      	movs	r3, #3
 8005752:	e00f      	b.n	8005774 <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8005754:	697b      	ldr	r3, [r7, #20]
 8005756:	2b00      	cmp	r3, #0
 8005758:	d00a      	beq.n	8005770 <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 800575a:	697b      	ldr	r3, [r7, #20]
 800575c:	3b01      	subs	r3, #1
 800575e:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8005760:	68fb      	ldr	r3, [r7, #12]
 8005762:	681b      	ldr	r3, [r3, #0]
 8005764:	689b      	ldr	r3, [r3, #8]
 8005766:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800576a:	2b80      	cmp	r3, #128	@ 0x80
 800576c:	d0f2      	beq.n	8005754 <SPI_EndRxTxTransaction+0x78>
 800576e:	e000      	b.n	8005772 <SPI_EndRxTxTransaction+0x96>
        break;
 8005770:	bf00      	nop
  }

  return HAL_OK;
 8005772:	2300      	movs	r3, #0
}
 8005774:	4618      	mov	r0, r3
 8005776:	3718      	adds	r7, #24
 8005778:	46bd      	mov	sp, r7
 800577a:	bd80      	pop	{r7, pc}
 800577c:	20000010 	.word	0x20000010
 8005780:	165e9f81 	.word	0x165e9f81

08005784 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005784:	b580      	push	{r7, lr}
 8005786:	b082      	sub	sp, #8
 8005788:	af00      	add	r7, sp, #0
 800578a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800578c:	687b      	ldr	r3, [r7, #4]
 800578e:	2b00      	cmp	r3, #0
 8005790:	d101      	bne.n	8005796 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8005792:	2301      	movs	r3, #1
 8005794:	e041      	b.n	800581a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005796:	687b      	ldr	r3, [r7, #4]
 8005798:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800579c:	b2db      	uxtb	r3, r3
 800579e:	2b00      	cmp	r3, #0
 80057a0:	d106      	bne.n	80057b0 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80057a2:	687b      	ldr	r3, [r7, #4]
 80057a4:	2200      	movs	r2, #0
 80057a6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80057aa:	6878      	ldr	r0, [r7, #4]
 80057ac:	f000 f839 	bl	8005822 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80057b0:	687b      	ldr	r3, [r7, #4]
 80057b2:	2202      	movs	r2, #2
 80057b4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80057b8:	687b      	ldr	r3, [r7, #4]
 80057ba:	681a      	ldr	r2, [r3, #0]
 80057bc:	687b      	ldr	r3, [r7, #4]
 80057be:	3304      	adds	r3, #4
 80057c0:	4619      	mov	r1, r3
 80057c2:	4610      	mov	r0, r2
 80057c4:	f000 fb74 	bl	8005eb0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80057c8:	687b      	ldr	r3, [r7, #4]
 80057ca:	2201      	movs	r2, #1
 80057cc:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80057d0:	687b      	ldr	r3, [r7, #4]
 80057d2:	2201      	movs	r2, #1
 80057d4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80057d8:	687b      	ldr	r3, [r7, #4]
 80057da:	2201      	movs	r2, #1
 80057dc:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80057e0:	687b      	ldr	r3, [r7, #4]
 80057e2:	2201      	movs	r2, #1
 80057e4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80057e8:	687b      	ldr	r3, [r7, #4]
 80057ea:	2201      	movs	r2, #1
 80057ec:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80057f0:	687b      	ldr	r3, [r7, #4]
 80057f2:	2201      	movs	r2, #1
 80057f4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80057f8:	687b      	ldr	r3, [r7, #4]
 80057fa:	2201      	movs	r2, #1
 80057fc:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8005800:	687b      	ldr	r3, [r7, #4]
 8005802:	2201      	movs	r2, #1
 8005804:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005808:	687b      	ldr	r3, [r7, #4]
 800580a:	2201      	movs	r2, #1
 800580c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005810:	687b      	ldr	r3, [r7, #4]
 8005812:	2201      	movs	r2, #1
 8005814:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005818:	2300      	movs	r3, #0
}
 800581a:	4618      	mov	r0, r3
 800581c:	3708      	adds	r7, #8
 800581e:	46bd      	mov	sp, r7
 8005820:	bd80      	pop	{r7, pc}

08005822 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8005822:	b480      	push	{r7}
 8005824:	b083      	sub	sp, #12
 8005826:	af00      	add	r7, sp, #0
 8005828:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 800582a:	bf00      	nop
 800582c:	370c      	adds	r7, #12
 800582e:	46bd      	mov	sp, r7
 8005830:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005834:	4770      	bx	lr
	...

08005838 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8005838:	b480      	push	{r7}
 800583a:	b085      	sub	sp, #20
 800583c:	af00      	add	r7, sp, #0
 800583e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005840:	687b      	ldr	r3, [r7, #4]
 8005842:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005846:	b2db      	uxtb	r3, r3
 8005848:	2b01      	cmp	r3, #1
 800584a:	d001      	beq.n	8005850 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800584c:	2301      	movs	r3, #1
 800584e:	e044      	b.n	80058da <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005850:	687b      	ldr	r3, [r7, #4]
 8005852:	2202      	movs	r2, #2
 8005854:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005858:	687b      	ldr	r3, [r7, #4]
 800585a:	681b      	ldr	r3, [r3, #0]
 800585c:	68da      	ldr	r2, [r3, #12]
 800585e:	687b      	ldr	r3, [r7, #4]
 8005860:	681b      	ldr	r3, [r3, #0]
 8005862:	f042 0201 	orr.w	r2, r2, #1
 8005866:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005868:	687b      	ldr	r3, [r7, #4]
 800586a:	681b      	ldr	r3, [r3, #0]
 800586c:	4a1e      	ldr	r2, [pc, #120]	@ (80058e8 <HAL_TIM_Base_Start_IT+0xb0>)
 800586e:	4293      	cmp	r3, r2
 8005870:	d018      	beq.n	80058a4 <HAL_TIM_Base_Start_IT+0x6c>
 8005872:	687b      	ldr	r3, [r7, #4]
 8005874:	681b      	ldr	r3, [r3, #0]
 8005876:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800587a:	d013      	beq.n	80058a4 <HAL_TIM_Base_Start_IT+0x6c>
 800587c:	687b      	ldr	r3, [r7, #4]
 800587e:	681b      	ldr	r3, [r3, #0]
 8005880:	4a1a      	ldr	r2, [pc, #104]	@ (80058ec <HAL_TIM_Base_Start_IT+0xb4>)
 8005882:	4293      	cmp	r3, r2
 8005884:	d00e      	beq.n	80058a4 <HAL_TIM_Base_Start_IT+0x6c>
 8005886:	687b      	ldr	r3, [r7, #4]
 8005888:	681b      	ldr	r3, [r3, #0]
 800588a:	4a19      	ldr	r2, [pc, #100]	@ (80058f0 <HAL_TIM_Base_Start_IT+0xb8>)
 800588c:	4293      	cmp	r3, r2
 800588e:	d009      	beq.n	80058a4 <HAL_TIM_Base_Start_IT+0x6c>
 8005890:	687b      	ldr	r3, [r7, #4]
 8005892:	681b      	ldr	r3, [r3, #0]
 8005894:	4a17      	ldr	r2, [pc, #92]	@ (80058f4 <HAL_TIM_Base_Start_IT+0xbc>)
 8005896:	4293      	cmp	r3, r2
 8005898:	d004      	beq.n	80058a4 <HAL_TIM_Base_Start_IT+0x6c>
 800589a:	687b      	ldr	r3, [r7, #4]
 800589c:	681b      	ldr	r3, [r3, #0]
 800589e:	4a16      	ldr	r2, [pc, #88]	@ (80058f8 <HAL_TIM_Base_Start_IT+0xc0>)
 80058a0:	4293      	cmp	r3, r2
 80058a2:	d111      	bne.n	80058c8 <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80058a4:	687b      	ldr	r3, [r7, #4]
 80058a6:	681b      	ldr	r3, [r3, #0]
 80058a8:	689b      	ldr	r3, [r3, #8]
 80058aa:	f003 0307 	and.w	r3, r3, #7
 80058ae:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80058b0:	68fb      	ldr	r3, [r7, #12]
 80058b2:	2b06      	cmp	r3, #6
 80058b4:	d010      	beq.n	80058d8 <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 80058b6:	687b      	ldr	r3, [r7, #4]
 80058b8:	681b      	ldr	r3, [r3, #0]
 80058ba:	681a      	ldr	r2, [r3, #0]
 80058bc:	687b      	ldr	r3, [r7, #4]
 80058be:	681b      	ldr	r3, [r3, #0]
 80058c0:	f042 0201 	orr.w	r2, r2, #1
 80058c4:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80058c6:	e007      	b.n	80058d8 <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80058c8:	687b      	ldr	r3, [r7, #4]
 80058ca:	681b      	ldr	r3, [r3, #0]
 80058cc:	681a      	ldr	r2, [r3, #0]
 80058ce:	687b      	ldr	r3, [r7, #4]
 80058d0:	681b      	ldr	r3, [r3, #0]
 80058d2:	f042 0201 	orr.w	r2, r2, #1
 80058d6:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80058d8:	2300      	movs	r3, #0
}
 80058da:	4618      	mov	r0, r3
 80058dc:	3714      	adds	r7, #20
 80058de:	46bd      	mov	sp, r7
 80058e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058e4:	4770      	bx	lr
 80058e6:	bf00      	nop
 80058e8:	40010000 	.word	0x40010000
 80058ec:	40000400 	.word	0x40000400
 80058f0:	40000800 	.word	0x40000800
 80058f4:	40000c00 	.word	0x40000c00
 80058f8:	40014000 	.word	0x40014000

080058fc <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80058fc:	b580      	push	{r7, lr}
 80058fe:	b082      	sub	sp, #8
 8005900:	af00      	add	r7, sp, #0
 8005902:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005904:	687b      	ldr	r3, [r7, #4]
 8005906:	2b00      	cmp	r3, #0
 8005908:	d101      	bne.n	800590e <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800590a:	2301      	movs	r3, #1
 800590c:	e041      	b.n	8005992 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800590e:	687b      	ldr	r3, [r7, #4]
 8005910:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005914:	b2db      	uxtb	r3, r3
 8005916:	2b00      	cmp	r3, #0
 8005918:	d106      	bne.n	8005928 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800591a:	687b      	ldr	r3, [r7, #4]
 800591c:	2200      	movs	r2, #0
 800591e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8005922:	6878      	ldr	r0, [r7, #4]
 8005924:	f7fc fc26 	bl	8002174 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005928:	687b      	ldr	r3, [r7, #4]
 800592a:	2202      	movs	r2, #2
 800592c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005930:	687b      	ldr	r3, [r7, #4]
 8005932:	681a      	ldr	r2, [r3, #0]
 8005934:	687b      	ldr	r3, [r7, #4]
 8005936:	3304      	adds	r3, #4
 8005938:	4619      	mov	r1, r3
 800593a:	4610      	mov	r0, r2
 800593c:	f000 fab8 	bl	8005eb0 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005940:	687b      	ldr	r3, [r7, #4]
 8005942:	2201      	movs	r2, #1
 8005944:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005948:	687b      	ldr	r3, [r7, #4]
 800594a:	2201      	movs	r2, #1
 800594c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005950:	687b      	ldr	r3, [r7, #4]
 8005952:	2201      	movs	r2, #1
 8005954:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005958:	687b      	ldr	r3, [r7, #4]
 800595a:	2201      	movs	r2, #1
 800595c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005960:	687b      	ldr	r3, [r7, #4]
 8005962:	2201      	movs	r2, #1
 8005964:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005968:	687b      	ldr	r3, [r7, #4]
 800596a:	2201      	movs	r2, #1
 800596c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005970:	687b      	ldr	r3, [r7, #4]
 8005972:	2201      	movs	r2, #1
 8005974:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8005978:	687b      	ldr	r3, [r7, #4]
 800597a:	2201      	movs	r2, #1
 800597c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005980:	687b      	ldr	r3, [r7, #4]
 8005982:	2201      	movs	r2, #1
 8005984:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005988:	687b      	ldr	r3, [r7, #4]
 800598a:	2201      	movs	r2, #1
 800598c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005990:	2300      	movs	r3, #0
}
 8005992:	4618      	mov	r0, r3
 8005994:	3708      	adds	r7, #8
 8005996:	46bd      	mov	sp, r7
 8005998:	bd80      	pop	{r7, pc}
	...

0800599c <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 800599c:	b580      	push	{r7, lr}
 800599e:	b084      	sub	sp, #16
 80059a0:	af00      	add	r7, sp, #0
 80059a2:	6078      	str	r0, [r7, #4]
 80059a4:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80059a6:	683b      	ldr	r3, [r7, #0]
 80059a8:	2b00      	cmp	r3, #0
 80059aa:	d109      	bne.n	80059c0 <HAL_TIM_PWM_Start+0x24>
 80059ac:	687b      	ldr	r3, [r7, #4]
 80059ae:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 80059b2:	b2db      	uxtb	r3, r3
 80059b4:	2b01      	cmp	r3, #1
 80059b6:	bf14      	ite	ne
 80059b8:	2301      	movne	r3, #1
 80059ba:	2300      	moveq	r3, #0
 80059bc:	b2db      	uxtb	r3, r3
 80059be:	e022      	b.n	8005a06 <HAL_TIM_PWM_Start+0x6a>
 80059c0:	683b      	ldr	r3, [r7, #0]
 80059c2:	2b04      	cmp	r3, #4
 80059c4:	d109      	bne.n	80059da <HAL_TIM_PWM_Start+0x3e>
 80059c6:	687b      	ldr	r3, [r7, #4]
 80059c8:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 80059cc:	b2db      	uxtb	r3, r3
 80059ce:	2b01      	cmp	r3, #1
 80059d0:	bf14      	ite	ne
 80059d2:	2301      	movne	r3, #1
 80059d4:	2300      	moveq	r3, #0
 80059d6:	b2db      	uxtb	r3, r3
 80059d8:	e015      	b.n	8005a06 <HAL_TIM_PWM_Start+0x6a>
 80059da:	683b      	ldr	r3, [r7, #0]
 80059dc:	2b08      	cmp	r3, #8
 80059de:	d109      	bne.n	80059f4 <HAL_TIM_PWM_Start+0x58>
 80059e0:	687b      	ldr	r3, [r7, #4]
 80059e2:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80059e6:	b2db      	uxtb	r3, r3
 80059e8:	2b01      	cmp	r3, #1
 80059ea:	bf14      	ite	ne
 80059ec:	2301      	movne	r3, #1
 80059ee:	2300      	moveq	r3, #0
 80059f0:	b2db      	uxtb	r3, r3
 80059f2:	e008      	b.n	8005a06 <HAL_TIM_PWM_Start+0x6a>
 80059f4:	687b      	ldr	r3, [r7, #4]
 80059f6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80059fa:	b2db      	uxtb	r3, r3
 80059fc:	2b01      	cmp	r3, #1
 80059fe:	bf14      	ite	ne
 8005a00:	2301      	movne	r3, #1
 8005a02:	2300      	moveq	r3, #0
 8005a04:	b2db      	uxtb	r3, r3
 8005a06:	2b00      	cmp	r3, #0
 8005a08:	d001      	beq.n	8005a0e <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8005a0a:	2301      	movs	r3, #1
 8005a0c:	e068      	b.n	8005ae0 <HAL_TIM_PWM_Start+0x144>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8005a0e:	683b      	ldr	r3, [r7, #0]
 8005a10:	2b00      	cmp	r3, #0
 8005a12:	d104      	bne.n	8005a1e <HAL_TIM_PWM_Start+0x82>
 8005a14:	687b      	ldr	r3, [r7, #4]
 8005a16:	2202      	movs	r2, #2
 8005a18:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005a1c:	e013      	b.n	8005a46 <HAL_TIM_PWM_Start+0xaa>
 8005a1e:	683b      	ldr	r3, [r7, #0]
 8005a20:	2b04      	cmp	r3, #4
 8005a22:	d104      	bne.n	8005a2e <HAL_TIM_PWM_Start+0x92>
 8005a24:	687b      	ldr	r3, [r7, #4]
 8005a26:	2202      	movs	r2, #2
 8005a28:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005a2c:	e00b      	b.n	8005a46 <HAL_TIM_PWM_Start+0xaa>
 8005a2e:	683b      	ldr	r3, [r7, #0]
 8005a30:	2b08      	cmp	r3, #8
 8005a32:	d104      	bne.n	8005a3e <HAL_TIM_PWM_Start+0xa2>
 8005a34:	687b      	ldr	r3, [r7, #4]
 8005a36:	2202      	movs	r2, #2
 8005a38:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005a3c:	e003      	b.n	8005a46 <HAL_TIM_PWM_Start+0xaa>
 8005a3e:	687b      	ldr	r3, [r7, #4]
 8005a40:	2202      	movs	r2, #2
 8005a42:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8005a46:	687b      	ldr	r3, [r7, #4]
 8005a48:	681b      	ldr	r3, [r3, #0]
 8005a4a:	2201      	movs	r2, #1
 8005a4c:	6839      	ldr	r1, [r7, #0]
 8005a4e:	4618      	mov	r0, r3
 8005a50:	f000 fc40 	bl	80062d4 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8005a54:	687b      	ldr	r3, [r7, #4]
 8005a56:	681b      	ldr	r3, [r3, #0]
 8005a58:	4a23      	ldr	r2, [pc, #140]	@ (8005ae8 <HAL_TIM_PWM_Start+0x14c>)
 8005a5a:	4293      	cmp	r3, r2
 8005a5c:	d107      	bne.n	8005a6e <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8005a5e:	687b      	ldr	r3, [r7, #4]
 8005a60:	681b      	ldr	r3, [r3, #0]
 8005a62:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005a64:	687b      	ldr	r3, [r7, #4]
 8005a66:	681b      	ldr	r3, [r3, #0]
 8005a68:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8005a6c:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005a6e:	687b      	ldr	r3, [r7, #4]
 8005a70:	681b      	ldr	r3, [r3, #0]
 8005a72:	4a1d      	ldr	r2, [pc, #116]	@ (8005ae8 <HAL_TIM_PWM_Start+0x14c>)
 8005a74:	4293      	cmp	r3, r2
 8005a76:	d018      	beq.n	8005aaa <HAL_TIM_PWM_Start+0x10e>
 8005a78:	687b      	ldr	r3, [r7, #4]
 8005a7a:	681b      	ldr	r3, [r3, #0]
 8005a7c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005a80:	d013      	beq.n	8005aaa <HAL_TIM_PWM_Start+0x10e>
 8005a82:	687b      	ldr	r3, [r7, #4]
 8005a84:	681b      	ldr	r3, [r3, #0]
 8005a86:	4a19      	ldr	r2, [pc, #100]	@ (8005aec <HAL_TIM_PWM_Start+0x150>)
 8005a88:	4293      	cmp	r3, r2
 8005a8a:	d00e      	beq.n	8005aaa <HAL_TIM_PWM_Start+0x10e>
 8005a8c:	687b      	ldr	r3, [r7, #4]
 8005a8e:	681b      	ldr	r3, [r3, #0]
 8005a90:	4a17      	ldr	r2, [pc, #92]	@ (8005af0 <HAL_TIM_PWM_Start+0x154>)
 8005a92:	4293      	cmp	r3, r2
 8005a94:	d009      	beq.n	8005aaa <HAL_TIM_PWM_Start+0x10e>
 8005a96:	687b      	ldr	r3, [r7, #4]
 8005a98:	681b      	ldr	r3, [r3, #0]
 8005a9a:	4a16      	ldr	r2, [pc, #88]	@ (8005af4 <HAL_TIM_PWM_Start+0x158>)
 8005a9c:	4293      	cmp	r3, r2
 8005a9e:	d004      	beq.n	8005aaa <HAL_TIM_PWM_Start+0x10e>
 8005aa0:	687b      	ldr	r3, [r7, #4]
 8005aa2:	681b      	ldr	r3, [r3, #0]
 8005aa4:	4a14      	ldr	r2, [pc, #80]	@ (8005af8 <HAL_TIM_PWM_Start+0x15c>)
 8005aa6:	4293      	cmp	r3, r2
 8005aa8:	d111      	bne.n	8005ace <HAL_TIM_PWM_Start+0x132>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005aaa:	687b      	ldr	r3, [r7, #4]
 8005aac:	681b      	ldr	r3, [r3, #0]
 8005aae:	689b      	ldr	r3, [r3, #8]
 8005ab0:	f003 0307 	and.w	r3, r3, #7
 8005ab4:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005ab6:	68fb      	ldr	r3, [r7, #12]
 8005ab8:	2b06      	cmp	r3, #6
 8005aba:	d010      	beq.n	8005ade <HAL_TIM_PWM_Start+0x142>
    {
      __HAL_TIM_ENABLE(htim);
 8005abc:	687b      	ldr	r3, [r7, #4]
 8005abe:	681b      	ldr	r3, [r3, #0]
 8005ac0:	681a      	ldr	r2, [r3, #0]
 8005ac2:	687b      	ldr	r3, [r7, #4]
 8005ac4:	681b      	ldr	r3, [r3, #0]
 8005ac6:	f042 0201 	orr.w	r2, r2, #1
 8005aca:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005acc:	e007      	b.n	8005ade <HAL_TIM_PWM_Start+0x142>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005ace:	687b      	ldr	r3, [r7, #4]
 8005ad0:	681b      	ldr	r3, [r3, #0]
 8005ad2:	681a      	ldr	r2, [r3, #0]
 8005ad4:	687b      	ldr	r3, [r7, #4]
 8005ad6:	681b      	ldr	r3, [r3, #0]
 8005ad8:	f042 0201 	orr.w	r2, r2, #1
 8005adc:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005ade:	2300      	movs	r3, #0
}
 8005ae0:	4618      	mov	r0, r3
 8005ae2:	3710      	adds	r7, #16
 8005ae4:	46bd      	mov	sp, r7
 8005ae6:	bd80      	pop	{r7, pc}
 8005ae8:	40010000 	.word	0x40010000
 8005aec:	40000400 	.word	0x40000400
 8005af0:	40000800 	.word	0x40000800
 8005af4:	40000c00 	.word	0x40000c00
 8005af8:	40014000 	.word	0x40014000

08005afc <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005afc:	b580      	push	{r7, lr}
 8005afe:	b084      	sub	sp, #16
 8005b00:	af00      	add	r7, sp, #0
 8005b02:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8005b04:	687b      	ldr	r3, [r7, #4]
 8005b06:	681b      	ldr	r3, [r3, #0]
 8005b08:	68db      	ldr	r3, [r3, #12]
 8005b0a:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8005b0c:	687b      	ldr	r3, [r7, #4]
 8005b0e:	681b      	ldr	r3, [r3, #0]
 8005b10:	691b      	ldr	r3, [r3, #16]
 8005b12:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8005b14:	68bb      	ldr	r3, [r7, #8]
 8005b16:	f003 0302 	and.w	r3, r3, #2
 8005b1a:	2b00      	cmp	r3, #0
 8005b1c:	d020      	beq.n	8005b60 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8005b1e:	68fb      	ldr	r3, [r7, #12]
 8005b20:	f003 0302 	and.w	r3, r3, #2
 8005b24:	2b00      	cmp	r3, #0
 8005b26:	d01b      	beq.n	8005b60 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8005b28:	687b      	ldr	r3, [r7, #4]
 8005b2a:	681b      	ldr	r3, [r3, #0]
 8005b2c:	f06f 0202 	mvn.w	r2, #2
 8005b30:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005b32:	687b      	ldr	r3, [r7, #4]
 8005b34:	2201      	movs	r2, #1
 8005b36:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005b38:	687b      	ldr	r3, [r7, #4]
 8005b3a:	681b      	ldr	r3, [r3, #0]
 8005b3c:	699b      	ldr	r3, [r3, #24]
 8005b3e:	f003 0303 	and.w	r3, r3, #3
 8005b42:	2b00      	cmp	r3, #0
 8005b44:	d003      	beq.n	8005b4e <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8005b46:	6878      	ldr	r0, [r7, #4]
 8005b48:	f000 f994 	bl	8005e74 <HAL_TIM_IC_CaptureCallback>
 8005b4c:	e005      	b.n	8005b5a <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005b4e:	6878      	ldr	r0, [r7, #4]
 8005b50:	f000 f986 	bl	8005e60 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005b54:	6878      	ldr	r0, [r7, #4]
 8005b56:	f000 f997 	bl	8005e88 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005b5a:	687b      	ldr	r3, [r7, #4]
 8005b5c:	2200      	movs	r2, #0
 8005b5e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8005b60:	68bb      	ldr	r3, [r7, #8]
 8005b62:	f003 0304 	and.w	r3, r3, #4
 8005b66:	2b00      	cmp	r3, #0
 8005b68:	d020      	beq.n	8005bac <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8005b6a:	68fb      	ldr	r3, [r7, #12]
 8005b6c:	f003 0304 	and.w	r3, r3, #4
 8005b70:	2b00      	cmp	r3, #0
 8005b72:	d01b      	beq.n	8005bac <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8005b74:	687b      	ldr	r3, [r7, #4]
 8005b76:	681b      	ldr	r3, [r3, #0]
 8005b78:	f06f 0204 	mvn.w	r2, #4
 8005b7c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005b7e:	687b      	ldr	r3, [r7, #4]
 8005b80:	2202      	movs	r2, #2
 8005b82:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005b84:	687b      	ldr	r3, [r7, #4]
 8005b86:	681b      	ldr	r3, [r3, #0]
 8005b88:	699b      	ldr	r3, [r3, #24]
 8005b8a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005b8e:	2b00      	cmp	r3, #0
 8005b90:	d003      	beq.n	8005b9a <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005b92:	6878      	ldr	r0, [r7, #4]
 8005b94:	f000 f96e 	bl	8005e74 <HAL_TIM_IC_CaptureCallback>
 8005b98:	e005      	b.n	8005ba6 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005b9a:	6878      	ldr	r0, [r7, #4]
 8005b9c:	f000 f960 	bl	8005e60 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005ba0:	6878      	ldr	r0, [r7, #4]
 8005ba2:	f000 f971 	bl	8005e88 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005ba6:	687b      	ldr	r3, [r7, #4]
 8005ba8:	2200      	movs	r2, #0
 8005baa:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8005bac:	68bb      	ldr	r3, [r7, #8]
 8005bae:	f003 0308 	and.w	r3, r3, #8
 8005bb2:	2b00      	cmp	r3, #0
 8005bb4:	d020      	beq.n	8005bf8 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8005bb6:	68fb      	ldr	r3, [r7, #12]
 8005bb8:	f003 0308 	and.w	r3, r3, #8
 8005bbc:	2b00      	cmp	r3, #0
 8005bbe:	d01b      	beq.n	8005bf8 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8005bc0:	687b      	ldr	r3, [r7, #4]
 8005bc2:	681b      	ldr	r3, [r3, #0]
 8005bc4:	f06f 0208 	mvn.w	r2, #8
 8005bc8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005bca:	687b      	ldr	r3, [r7, #4]
 8005bcc:	2204      	movs	r2, #4
 8005bce:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005bd0:	687b      	ldr	r3, [r7, #4]
 8005bd2:	681b      	ldr	r3, [r3, #0]
 8005bd4:	69db      	ldr	r3, [r3, #28]
 8005bd6:	f003 0303 	and.w	r3, r3, #3
 8005bda:	2b00      	cmp	r3, #0
 8005bdc:	d003      	beq.n	8005be6 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005bde:	6878      	ldr	r0, [r7, #4]
 8005be0:	f000 f948 	bl	8005e74 <HAL_TIM_IC_CaptureCallback>
 8005be4:	e005      	b.n	8005bf2 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005be6:	6878      	ldr	r0, [r7, #4]
 8005be8:	f000 f93a 	bl	8005e60 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005bec:	6878      	ldr	r0, [r7, #4]
 8005bee:	f000 f94b 	bl	8005e88 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005bf2:	687b      	ldr	r3, [r7, #4]
 8005bf4:	2200      	movs	r2, #0
 8005bf6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8005bf8:	68bb      	ldr	r3, [r7, #8]
 8005bfa:	f003 0310 	and.w	r3, r3, #16
 8005bfe:	2b00      	cmp	r3, #0
 8005c00:	d020      	beq.n	8005c44 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8005c02:	68fb      	ldr	r3, [r7, #12]
 8005c04:	f003 0310 	and.w	r3, r3, #16
 8005c08:	2b00      	cmp	r3, #0
 8005c0a:	d01b      	beq.n	8005c44 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8005c0c:	687b      	ldr	r3, [r7, #4]
 8005c0e:	681b      	ldr	r3, [r3, #0]
 8005c10:	f06f 0210 	mvn.w	r2, #16
 8005c14:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005c16:	687b      	ldr	r3, [r7, #4]
 8005c18:	2208      	movs	r2, #8
 8005c1a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005c1c:	687b      	ldr	r3, [r7, #4]
 8005c1e:	681b      	ldr	r3, [r3, #0]
 8005c20:	69db      	ldr	r3, [r3, #28]
 8005c22:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005c26:	2b00      	cmp	r3, #0
 8005c28:	d003      	beq.n	8005c32 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005c2a:	6878      	ldr	r0, [r7, #4]
 8005c2c:	f000 f922 	bl	8005e74 <HAL_TIM_IC_CaptureCallback>
 8005c30:	e005      	b.n	8005c3e <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005c32:	6878      	ldr	r0, [r7, #4]
 8005c34:	f000 f914 	bl	8005e60 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005c38:	6878      	ldr	r0, [r7, #4]
 8005c3a:	f000 f925 	bl	8005e88 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005c3e:	687b      	ldr	r3, [r7, #4]
 8005c40:	2200      	movs	r2, #0
 8005c42:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8005c44:	68bb      	ldr	r3, [r7, #8]
 8005c46:	f003 0301 	and.w	r3, r3, #1
 8005c4a:	2b00      	cmp	r3, #0
 8005c4c:	d00c      	beq.n	8005c68 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8005c4e:	68fb      	ldr	r3, [r7, #12]
 8005c50:	f003 0301 	and.w	r3, r3, #1
 8005c54:	2b00      	cmp	r3, #0
 8005c56:	d007      	beq.n	8005c68 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8005c58:	687b      	ldr	r3, [r7, #4]
 8005c5a:	681b      	ldr	r3, [r3, #0]
 8005c5c:	f06f 0201 	mvn.w	r2, #1
 8005c60:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8005c62:	6878      	ldr	r0, [r7, #4]
 8005c64:	f7fc f91c 	bl	8001ea0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8005c68:	68bb      	ldr	r3, [r7, #8]
 8005c6a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005c6e:	2b00      	cmp	r3, #0
 8005c70:	d00c      	beq.n	8005c8c <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8005c72:	68fb      	ldr	r3, [r7, #12]
 8005c74:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005c78:	2b00      	cmp	r3, #0
 8005c7a:	d007      	beq.n	8005c8c <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8005c7c:	687b      	ldr	r3, [r7, #4]
 8005c7e:	681b      	ldr	r3, [r3, #0]
 8005c80:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8005c84:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8005c86:	6878      	ldr	r0, [r7, #4]
 8005c88:	f000 fbc2 	bl	8006410 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8005c8c:	68bb      	ldr	r3, [r7, #8]
 8005c8e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005c92:	2b00      	cmp	r3, #0
 8005c94:	d00c      	beq.n	8005cb0 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8005c96:	68fb      	ldr	r3, [r7, #12]
 8005c98:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005c9c:	2b00      	cmp	r3, #0
 8005c9e:	d007      	beq.n	8005cb0 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8005ca0:	687b      	ldr	r3, [r7, #4]
 8005ca2:	681b      	ldr	r3, [r3, #0]
 8005ca4:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8005ca8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8005caa:	6878      	ldr	r0, [r7, #4]
 8005cac:	f000 f8f6 	bl	8005e9c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8005cb0:	68bb      	ldr	r3, [r7, #8]
 8005cb2:	f003 0320 	and.w	r3, r3, #32
 8005cb6:	2b00      	cmp	r3, #0
 8005cb8:	d00c      	beq.n	8005cd4 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8005cba:	68fb      	ldr	r3, [r7, #12]
 8005cbc:	f003 0320 	and.w	r3, r3, #32
 8005cc0:	2b00      	cmp	r3, #0
 8005cc2:	d007      	beq.n	8005cd4 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8005cc4:	687b      	ldr	r3, [r7, #4]
 8005cc6:	681b      	ldr	r3, [r3, #0]
 8005cc8:	f06f 0220 	mvn.w	r2, #32
 8005ccc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8005cce:	6878      	ldr	r0, [r7, #4]
 8005cd0:	f000 fb94 	bl	80063fc <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8005cd4:	bf00      	nop
 8005cd6:	3710      	adds	r7, #16
 8005cd8:	46bd      	mov	sp, r7
 8005cda:	bd80      	pop	{r7, pc}

08005cdc <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8005cdc:	b580      	push	{r7, lr}
 8005cde:	b086      	sub	sp, #24
 8005ce0:	af00      	add	r7, sp, #0
 8005ce2:	60f8      	str	r0, [r7, #12]
 8005ce4:	60b9      	str	r1, [r7, #8]
 8005ce6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005ce8:	2300      	movs	r3, #0
 8005cea:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8005cec:	68fb      	ldr	r3, [r7, #12]
 8005cee:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005cf2:	2b01      	cmp	r3, #1
 8005cf4:	d101      	bne.n	8005cfa <HAL_TIM_PWM_ConfigChannel+0x1e>
 8005cf6:	2302      	movs	r3, #2
 8005cf8:	e0ae      	b.n	8005e58 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8005cfa:	68fb      	ldr	r3, [r7, #12]
 8005cfc:	2201      	movs	r2, #1
 8005cfe:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8005d02:	687b      	ldr	r3, [r7, #4]
 8005d04:	2b0c      	cmp	r3, #12
 8005d06:	f200 809f 	bhi.w	8005e48 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8005d0a:	a201      	add	r2, pc, #4	@ (adr r2, 8005d10 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8005d0c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005d10:	08005d45 	.word	0x08005d45
 8005d14:	08005e49 	.word	0x08005e49
 8005d18:	08005e49 	.word	0x08005e49
 8005d1c:	08005e49 	.word	0x08005e49
 8005d20:	08005d85 	.word	0x08005d85
 8005d24:	08005e49 	.word	0x08005e49
 8005d28:	08005e49 	.word	0x08005e49
 8005d2c:	08005e49 	.word	0x08005e49
 8005d30:	08005dc7 	.word	0x08005dc7
 8005d34:	08005e49 	.word	0x08005e49
 8005d38:	08005e49 	.word	0x08005e49
 8005d3c:	08005e49 	.word	0x08005e49
 8005d40:	08005e07 	.word	0x08005e07
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8005d44:	68fb      	ldr	r3, [r7, #12]
 8005d46:	681b      	ldr	r3, [r3, #0]
 8005d48:	68b9      	ldr	r1, [r7, #8]
 8005d4a:	4618      	mov	r0, r3
 8005d4c:	f000 f936 	bl	8005fbc <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8005d50:	68fb      	ldr	r3, [r7, #12]
 8005d52:	681b      	ldr	r3, [r3, #0]
 8005d54:	699a      	ldr	r2, [r3, #24]
 8005d56:	68fb      	ldr	r3, [r7, #12]
 8005d58:	681b      	ldr	r3, [r3, #0]
 8005d5a:	f042 0208 	orr.w	r2, r2, #8
 8005d5e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8005d60:	68fb      	ldr	r3, [r7, #12]
 8005d62:	681b      	ldr	r3, [r3, #0]
 8005d64:	699a      	ldr	r2, [r3, #24]
 8005d66:	68fb      	ldr	r3, [r7, #12]
 8005d68:	681b      	ldr	r3, [r3, #0]
 8005d6a:	f022 0204 	bic.w	r2, r2, #4
 8005d6e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8005d70:	68fb      	ldr	r3, [r7, #12]
 8005d72:	681b      	ldr	r3, [r3, #0]
 8005d74:	6999      	ldr	r1, [r3, #24]
 8005d76:	68bb      	ldr	r3, [r7, #8]
 8005d78:	691a      	ldr	r2, [r3, #16]
 8005d7a:	68fb      	ldr	r3, [r7, #12]
 8005d7c:	681b      	ldr	r3, [r3, #0]
 8005d7e:	430a      	orrs	r2, r1
 8005d80:	619a      	str	r2, [r3, #24]
      break;
 8005d82:	e064      	b.n	8005e4e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8005d84:	68fb      	ldr	r3, [r7, #12]
 8005d86:	681b      	ldr	r3, [r3, #0]
 8005d88:	68b9      	ldr	r1, [r7, #8]
 8005d8a:	4618      	mov	r0, r3
 8005d8c:	f000 f97c 	bl	8006088 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8005d90:	68fb      	ldr	r3, [r7, #12]
 8005d92:	681b      	ldr	r3, [r3, #0]
 8005d94:	699a      	ldr	r2, [r3, #24]
 8005d96:	68fb      	ldr	r3, [r7, #12]
 8005d98:	681b      	ldr	r3, [r3, #0]
 8005d9a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005d9e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8005da0:	68fb      	ldr	r3, [r7, #12]
 8005da2:	681b      	ldr	r3, [r3, #0]
 8005da4:	699a      	ldr	r2, [r3, #24]
 8005da6:	68fb      	ldr	r3, [r7, #12]
 8005da8:	681b      	ldr	r3, [r3, #0]
 8005daa:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005dae:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8005db0:	68fb      	ldr	r3, [r7, #12]
 8005db2:	681b      	ldr	r3, [r3, #0]
 8005db4:	6999      	ldr	r1, [r3, #24]
 8005db6:	68bb      	ldr	r3, [r7, #8]
 8005db8:	691b      	ldr	r3, [r3, #16]
 8005dba:	021a      	lsls	r2, r3, #8
 8005dbc:	68fb      	ldr	r3, [r7, #12]
 8005dbe:	681b      	ldr	r3, [r3, #0]
 8005dc0:	430a      	orrs	r2, r1
 8005dc2:	619a      	str	r2, [r3, #24]
      break;
 8005dc4:	e043      	b.n	8005e4e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8005dc6:	68fb      	ldr	r3, [r7, #12]
 8005dc8:	681b      	ldr	r3, [r3, #0]
 8005dca:	68b9      	ldr	r1, [r7, #8]
 8005dcc:	4618      	mov	r0, r3
 8005dce:	f000 f9c7 	bl	8006160 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8005dd2:	68fb      	ldr	r3, [r7, #12]
 8005dd4:	681b      	ldr	r3, [r3, #0]
 8005dd6:	69da      	ldr	r2, [r3, #28]
 8005dd8:	68fb      	ldr	r3, [r7, #12]
 8005dda:	681b      	ldr	r3, [r3, #0]
 8005ddc:	f042 0208 	orr.w	r2, r2, #8
 8005de0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8005de2:	68fb      	ldr	r3, [r7, #12]
 8005de4:	681b      	ldr	r3, [r3, #0]
 8005de6:	69da      	ldr	r2, [r3, #28]
 8005de8:	68fb      	ldr	r3, [r7, #12]
 8005dea:	681b      	ldr	r3, [r3, #0]
 8005dec:	f022 0204 	bic.w	r2, r2, #4
 8005df0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8005df2:	68fb      	ldr	r3, [r7, #12]
 8005df4:	681b      	ldr	r3, [r3, #0]
 8005df6:	69d9      	ldr	r1, [r3, #28]
 8005df8:	68bb      	ldr	r3, [r7, #8]
 8005dfa:	691a      	ldr	r2, [r3, #16]
 8005dfc:	68fb      	ldr	r3, [r7, #12]
 8005dfe:	681b      	ldr	r3, [r3, #0]
 8005e00:	430a      	orrs	r2, r1
 8005e02:	61da      	str	r2, [r3, #28]
      break;
 8005e04:	e023      	b.n	8005e4e <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8005e06:	68fb      	ldr	r3, [r7, #12]
 8005e08:	681b      	ldr	r3, [r3, #0]
 8005e0a:	68b9      	ldr	r1, [r7, #8]
 8005e0c:	4618      	mov	r0, r3
 8005e0e:	f000 fa11 	bl	8006234 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8005e12:	68fb      	ldr	r3, [r7, #12]
 8005e14:	681b      	ldr	r3, [r3, #0]
 8005e16:	69da      	ldr	r2, [r3, #28]
 8005e18:	68fb      	ldr	r3, [r7, #12]
 8005e1a:	681b      	ldr	r3, [r3, #0]
 8005e1c:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8005e20:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8005e22:	68fb      	ldr	r3, [r7, #12]
 8005e24:	681b      	ldr	r3, [r3, #0]
 8005e26:	69da      	ldr	r2, [r3, #28]
 8005e28:	68fb      	ldr	r3, [r7, #12]
 8005e2a:	681b      	ldr	r3, [r3, #0]
 8005e2c:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8005e30:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8005e32:	68fb      	ldr	r3, [r7, #12]
 8005e34:	681b      	ldr	r3, [r3, #0]
 8005e36:	69d9      	ldr	r1, [r3, #28]
 8005e38:	68bb      	ldr	r3, [r7, #8]
 8005e3a:	691b      	ldr	r3, [r3, #16]
 8005e3c:	021a      	lsls	r2, r3, #8
 8005e3e:	68fb      	ldr	r3, [r7, #12]
 8005e40:	681b      	ldr	r3, [r3, #0]
 8005e42:	430a      	orrs	r2, r1
 8005e44:	61da      	str	r2, [r3, #28]
      break;
 8005e46:	e002      	b.n	8005e4e <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8005e48:	2301      	movs	r3, #1
 8005e4a:	75fb      	strb	r3, [r7, #23]
      break;
 8005e4c:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8005e4e:	68fb      	ldr	r3, [r7, #12]
 8005e50:	2200      	movs	r2, #0
 8005e52:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8005e56:	7dfb      	ldrb	r3, [r7, #23]
}
 8005e58:	4618      	mov	r0, r3
 8005e5a:	3718      	adds	r7, #24
 8005e5c:	46bd      	mov	sp, r7
 8005e5e:	bd80      	pop	{r7, pc}

08005e60 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8005e60:	b480      	push	{r7}
 8005e62:	b083      	sub	sp, #12
 8005e64:	af00      	add	r7, sp, #0
 8005e66:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8005e68:	bf00      	nop
 8005e6a:	370c      	adds	r7, #12
 8005e6c:	46bd      	mov	sp, r7
 8005e6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e72:	4770      	bx	lr

08005e74 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8005e74:	b480      	push	{r7}
 8005e76:	b083      	sub	sp, #12
 8005e78:	af00      	add	r7, sp, #0
 8005e7a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8005e7c:	bf00      	nop
 8005e7e:	370c      	adds	r7, #12
 8005e80:	46bd      	mov	sp, r7
 8005e82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e86:	4770      	bx	lr

08005e88 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8005e88:	b480      	push	{r7}
 8005e8a:	b083      	sub	sp, #12
 8005e8c:	af00      	add	r7, sp, #0
 8005e8e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8005e90:	bf00      	nop
 8005e92:	370c      	adds	r7, #12
 8005e94:	46bd      	mov	sp, r7
 8005e96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e9a:	4770      	bx	lr

08005e9c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8005e9c:	b480      	push	{r7}
 8005e9e:	b083      	sub	sp, #12
 8005ea0:	af00      	add	r7, sp, #0
 8005ea2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8005ea4:	bf00      	nop
 8005ea6:	370c      	adds	r7, #12
 8005ea8:	46bd      	mov	sp, r7
 8005eaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005eae:	4770      	bx	lr

08005eb0 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8005eb0:	b480      	push	{r7}
 8005eb2:	b085      	sub	sp, #20
 8005eb4:	af00      	add	r7, sp, #0
 8005eb6:	6078      	str	r0, [r7, #4]
 8005eb8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8005eba:	687b      	ldr	r3, [r7, #4]
 8005ebc:	681b      	ldr	r3, [r3, #0]
 8005ebe:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005ec0:	687b      	ldr	r3, [r7, #4]
 8005ec2:	4a37      	ldr	r2, [pc, #220]	@ (8005fa0 <TIM_Base_SetConfig+0xf0>)
 8005ec4:	4293      	cmp	r3, r2
 8005ec6:	d00f      	beq.n	8005ee8 <TIM_Base_SetConfig+0x38>
 8005ec8:	687b      	ldr	r3, [r7, #4]
 8005eca:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005ece:	d00b      	beq.n	8005ee8 <TIM_Base_SetConfig+0x38>
 8005ed0:	687b      	ldr	r3, [r7, #4]
 8005ed2:	4a34      	ldr	r2, [pc, #208]	@ (8005fa4 <TIM_Base_SetConfig+0xf4>)
 8005ed4:	4293      	cmp	r3, r2
 8005ed6:	d007      	beq.n	8005ee8 <TIM_Base_SetConfig+0x38>
 8005ed8:	687b      	ldr	r3, [r7, #4]
 8005eda:	4a33      	ldr	r2, [pc, #204]	@ (8005fa8 <TIM_Base_SetConfig+0xf8>)
 8005edc:	4293      	cmp	r3, r2
 8005ede:	d003      	beq.n	8005ee8 <TIM_Base_SetConfig+0x38>
 8005ee0:	687b      	ldr	r3, [r7, #4]
 8005ee2:	4a32      	ldr	r2, [pc, #200]	@ (8005fac <TIM_Base_SetConfig+0xfc>)
 8005ee4:	4293      	cmp	r3, r2
 8005ee6:	d108      	bne.n	8005efa <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8005ee8:	68fb      	ldr	r3, [r7, #12]
 8005eea:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005eee:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005ef0:	683b      	ldr	r3, [r7, #0]
 8005ef2:	685b      	ldr	r3, [r3, #4]
 8005ef4:	68fa      	ldr	r2, [r7, #12]
 8005ef6:	4313      	orrs	r3, r2
 8005ef8:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8005efa:	687b      	ldr	r3, [r7, #4]
 8005efc:	4a28      	ldr	r2, [pc, #160]	@ (8005fa0 <TIM_Base_SetConfig+0xf0>)
 8005efe:	4293      	cmp	r3, r2
 8005f00:	d01b      	beq.n	8005f3a <TIM_Base_SetConfig+0x8a>
 8005f02:	687b      	ldr	r3, [r7, #4]
 8005f04:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005f08:	d017      	beq.n	8005f3a <TIM_Base_SetConfig+0x8a>
 8005f0a:	687b      	ldr	r3, [r7, #4]
 8005f0c:	4a25      	ldr	r2, [pc, #148]	@ (8005fa4 <TIM_Base_SetConfig+0xf4>)
 8005f0e:	4293      	cmp	r3, r2
 8005f10:	d013      	beq.n	8005f3a <TIM_Base_SetConfig+0x8a>
 8005f12:	687b      	ldr	r3, [r7, #4]
 8005f14:	4a24      	ldr	r2, [pc, #144]	@ (8005fa8 <TIM_Base_SetConfig+0xf8>)
 8005f16:	4293      	cmp	r3, r2
 8005f18:	d00f      	beq.n	8005f3a <TIM_Base_SetConfig+0x8a>
 8005f1a:	687b      	ldr	r3, [r7, #4]
 8005f1c:	4a23      	ldr	r2, [pc, #140]	@ (8005fac <TIM_Base_SetConfig+0xfc>)
 8005f1e:	4293      	cmp	r3, r2
 8005f20:	d00b      	beq.n	8005f3a <TIM_Base_SetConfig+0x8a>
 8005f22:	687b      	ldr	r3, [r7, #4]
 8005f24:	4a22      	ldr	r2, [pc, #136]	@ (8005fb0 <TIM_Base_SetConfig+0x100>)
 8005f26:	4293      	cmp	r3, r2
 8005f28:	d007      	beq.n	8005f3a <TIM_Base_SetConfig+0x8a>
 8005f2a:	687b      	ldr	r3, [r7, #4]
 8005f2c:	4a21      	ldr	r2, [pc, #132]	@ (8005fb4 <TIM_Base_SetConfig+0x104>)
 8005f2e:	4293      	cmp	r3, r2
 8005f30:	d003      	beq.n	8005f3a <TIM_Base_SetConfig+0x8a>
 8005f32:	687b      	ldr	r3, [r7, #4]
 8005f34:	4a20      	ldr	r2, [pc, #128]	@ (8005fb8 <TIM_Base_SetConfig+0x108>)
 8005f36:	4293      	cmp	r3, r2
 8005f38:	d108      	bne.n	8005f4c <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8005f3a:	68fb      	ldr	r3, [r7, #12]
 8005f3c:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005f40:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005f42:	683b      	ldr	r3, [r7, #0]
 8005f44:	68db      	ldr	r3, [r3, #12]
 8005f46:	68fa      	ldr	r2, [r7, #12]
 8005f48:	4313      	orrs	r3, r2
 8005f4a:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8005f4c:	68fb      	ldr	r3, [r7, #12]
 8005f4e:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8005f52:	683b      	ldr	r3, [r7, #0]
 8005f54:	695b      	ldr	r3, [r3, #20]
 8005f56:	4313      	orrs	r3, r2
 8005f58:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8005f5a:	683b      	ldr	r3, [r7, #0]
 8005f5c:	689a      	ldr	r2, [r3, #8]
 8005f5e:	687b      	ldr	r3, [r7, #4]
 8005f60:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8005f62:	683b      	ldr	r3, [r7, #0]
 8005f64:	681a      	ldr	r2, [r3, #0]
 8005f66:	687b      	ldr	r3, [r7, #4]
 8005f68:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8005f6a:	687b      	ldr	r3, [r7, #4]
 8005f6c:	4a0c      	ldr	r2, [pc, #48]	@ (8005fa0 <TIM_Base_SetConfig+0xf0>)
 8005f6e:	4293      	cmp	r3, r2
 8005f70:	d103      	bne.n	8005f7a <TIM_Base_SetConfig+0xca>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8005f72:	683b      	ldr	r3, [r7, #0]
 8005f74:	691a      	ldr	r2, [r3, #16]
 8005f76:	687b      	ldr	r3, [r7, #4]
 8005f78:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8005f7a:	687b      	ldr	r3, [r7, #4]
 8005f7c:	681b      	ldr	r3, [r3, #0]
 8005f7e:	f043 0204 	orr.w	r2, r3, #4
 8005f82:	687b      	ldr	r3, [r7, #4]
 8005f84:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8005f86:	687b      	ldr	r3, [r7, #4]
 8005f88:	2201      	movs	r2, #1
 8005f8a:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8005f8c:	687b      	ldr	r3, [r7, #4]
 8005f8e:	68fa      	ldr	r2, [r7, #12]
 8005f90:	601a      	str	r2, [r3, #0]
}
 8005f92:	bf00      	nop
 8005f94:	3714      	adds	r7, #20
 8005f96:	46bd      	mov	sp, r7
 8005f98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005f9c:	4770      	bx	lr
 8005f9e:	bf00      	nop
 8005fa0:	40010000 	.word	0x40010000
 8005fa4:	40000400 	.word	0x40000400
 8005fa8:	40000800 	.word	0x40000800
 8005fac:	40000c00 	.word	0x40000c00
 8005fb0:	40014000 	.word	0x40014000
 8005fb4:	40014400 	.word	0x40014400
 8005fb8:	40014800 	.word	0x40014800

08005fbc <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005fbc:	b480      	push	{r7}
 8005fbe:	b087      	sub	sp, #28
 8005fc0:	af00      	add	r7, sp, #0
 8005fc2:	6078      	str	r0, [r7, #4]
 8005fc4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005fc6:	687b      	ldr	r3, [r7, #4]
 8005fc8:	6a1b      	ldr	r3, [r3, #32]
 8005fca:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005fcc:	687b      	ldr	r3, [r7, #4]
 8005fce:	6a1b      	ldr	r3, [r3, #32]
 8005fd0:	f023 0201 	bic.w	r2, r3, #1
 8005fd4:	687b      	ldr	r3, [r7, #4]
 8005fd6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8005fd8:	687b      	ldr	r3, [r7, #4]
 8005fda:	685b      	ldr	r3, [r3, #4]
 8005fdc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005fde:	687b      	ldr	r3, [r7, #4]
 8005fe0:	699b      	ldr	r3, [r3, #24]
 8005fe2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8005fe4:	68fb      	ldr	r3, [r7, #12]
 8005fe6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005fea:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8005fec:	68fb      	ldr	r3, [r7, #12]
 8005fee:	f023 0303 	bic.w	r3, r3, #3
 8005ff2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005ff4:	683b      	ldr	r3, [r7, #0]
 8005ff6:	681b      	ldr	r3, [r3, #0]
 8005ff8:	68fa      	ldr	r2, [r7, #12]
 8005ffa:	4313      	orrs	r3, r2
 8005ffc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8005ffe:	697b      	ldr	r3, [r7, #20]
 8006000:	f023 0302 	bic.w	r3, r3, #2
 8006004:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8006006:	683b      	ldr	r3, [r7, #0]
 8006008:	689b      	ldr	r3, [r3, #8]
 800600a:	697a      	ldr	r2, [r7, #20]
 800600c:	4313      	orrs	r3, r2
 800600e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8006010:	687b      	ldr	r3, [r7, #4]
 8006012:	4a1c      	ldr	r2, [pc, #112]	@ (8006084 <TIM_OC1_SetConfig+0xc8>)
 8006014:	4293      	cmp	r3, r2
 8006016:	d10c      	bne.n	8006032 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8006018:	697b      	ldr	r3, [r7, #20]
 800601a:	f023 0308 	bic.w	r3, r3, #8
 800601e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8006020:	683b      	ldr	r3, [r7, #0]
 8006022:	68db      	ldr	r3, [r3, #12]
 8006024:	697a      	ldr	r2, [r7, #20]
 8006026:	4313      	orrs	r3, r2
 8006028:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800602a:	697b      	ldr	r3, [r7, #20]
 800602c:	f023 0304 	bic.w	r3, r3, #4
 8006030:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006032:	687b      	ldr	r3, [r7, #4]
 8006034:	4a13      	ldr	r2, [pc, #76]	@ (8006084 <TIM_OC1_SetConfig+0xc8>)
 8006036:	4293      	cmp	r3, r2
 8006038:	d111      	bne.n	800605e <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800603a:	693b      	ldr	r3, [r7, #16]
 800603c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006040:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8006042:	693b      	ldr	r3, [r7, #16]
 8006044:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8006048:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800604a:	683b      	ldr	r3, [r7, #0]
 800604c:	695b      	ldr	r3, [r3, #20]
 800604e:	693a      	ldr	r2, [r7, #16]
 8006050:	4313      	orrs	r3, r2
 8006052:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8006054:	683b      	ldr	r3, [r7, #0]
 8006056:	699b      	ldr	r3, [r3, #24]
 8006058:	693a      	ldr	r2, [r7, #16]
 800605a:	4313      	orrs	r3, r2
 800605c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800605e:	687b      	ldr	r3, [r7, #4]
 8006060:	693a      	ldr	r2, [r7, #16]
 8006062:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8006064:	687b      	ldr	r3, [r7, #4]
 8006066:	68fa      	ldr	r2, [r7, #12]
 8006068:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800606a:	683b      	ldr	r3, [r7, #0]
 800606c:	685a      	ldr	r2, [r3, #4]
 800606e:	687b      	ldr	r3, [r7, #4]
 8006070:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006072:	687b      	ldr	r3, [r7, #4]
 8006074:	697a      	ldr	r2, [r7, #20]
 8006076:	621a      	str	r2, [r3, #32]
}
 8006078:	bf00      	nop
 800607a:	371c      	adds	r7, #28
 800607c:	46bd      	mov	sp, r7
 800607e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006082:	4770      	bx	lr
 8006084:	40010000 	.word	0x40010000

08006088 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006088:	b480      	push	{r7}
 800608a:	b087      	sub	sp, #28
 800608c:	af00      	add	r7, sp, #0
 800608e:	6078      	str	r0, [r7, #4]
 8006090:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006092:	687b      	ldr	r3, [r7, #4]
 8006094:	6a1b      	ldr	r3, [r3, #32]
 8006096:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8006098:	687b      	ldr	r3, [r7, #4]
 800609a:	6a1b      	ldr	r3, [r3, #32]
 800609c:	f023 0210 	bic.w	r2, r3, #16
 80060a0:	687b      	ldr	r3, [r7, #4]
 80060a2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80060a4:	687b      	ldr	r3, [r7, #4]
 80060a6:	685b      	ldr	r3, [r3, #4]
 80060a8:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80060aa:	687b      	ldr	r3, [r7, #4]
 80060ac:	699b      	ldr	r3, [r3, #24]
 80060ae:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 80060b0:	68fb      	ldr	r3, [r7, #12]
 80060b2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80060b6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80060b8:	68fb      	ldr	r3, [r7, #12]
 80060ba:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80060be:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80060c0:	683b      	ldr	r3, [r7, #0]
 80060c2:	681b      	ldr	r3, [r3, #0]
 80060c4:	021b      	lsls	r3, r3, #8
 80060c6:	68fa      	ldr	r2, [r7, #12]
 80060c8:	4313      	orrs	r3, r2
 80060ca:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 80060cc:	697b      	ldr	r3, [r7, #20]
 80060ce:	f023 0320 	bic.w	r3, r3, #32
 80060d2:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 80060d4:	683b      	ldr	r3, [r7, #0]
 80060d6:	689b      	ldr	r3, [r3, #8]
 80060d8:	011b      	lsls	r3, r3, #4
 80060da:	697a      	ldr	r2, [r7, #20]
 80060dc:	4313      	orrs	r3, r2
 80060de:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 80060e0:	687b      	ldr	r3, [r7, #4]
 80060e2:	4a1e      	ldr	r2, [pc, #120]	@ (800615c <TIM_OC2_SetConfig+0xd4>)
 80060e4:	4293      	cmp	r3, r2
 80060e6:	d10d      	bne.n	8006104 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 80060e8:	697b      	ldr	r3, [r7, #20]
 80060ea:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80060ee:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 80060f0:	683b      	ldr	r3, [r7, #0]
 80060f2:	68db      	ldr	r3, [r3, #12]
 80060f4:	011b      	lsls	r3, r3, #4
 80060f6:	697a      	ldr	r2, [r7, #20]
 80060f8:	4313      	orrs	r3, r2
 80060fa:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 80060fc:	697b      	ldr	r3, [r7, #20]
 80060fe:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006102:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006104:	687b      	ldr	r3, [r7, #4]
 8006106:	4a15      	ldr	r2, [pc, #84]	@ (800615c <TIM_OC2_SetConfig+0xd4>)
 8006108:	4293      	cmp	r3, r2
 800610a:	d113      	bne.n	8006134 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800610c:	693b      	ldr	r3, [r7, #16]
 800610e:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8006112:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8006114:	693b      	ldr	r3, [r7, #16]
 8006116:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800611a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800611c:	683b      	ldr	r3, [r7, #0]
 800611e:	695b      	ldr	r3, [r3, #20]
 8006120:	009b      	lsls	r3, r3, #2
 8006122:	693a      	ldr	r2, [r7, #16]
 8006124:	4313      	orrs	r3, r2
 8006126:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8006128:	683b      	ldr	r3, [r7, #0]
 800612a:	699b      	ldr	r3, [r3, #24]
 800612c:	009b      	lsls	r3, r3, #2
 800612e:	693a      	ldr	r2, [r7, #16]
 8006130:	4313      	orrs	r3, r2
 8006132:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006134:	687b      	ldr	r3, [r7, #4]
 8006136:	693a      	ldr	r2, [r7, #16]
 8006138:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800613a:	687b      	ldr	r3, [r7, #4]
 800613c:	68fa      	ldr	r2, [r7, #12]
 800613e:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8006140:	683b      	ldr	r3, [r7, #0]
 8006142:	685a      	ldr	r2, [r3, #4]
 8006144:	687b      	ldr	r3, [r7, #4]
 8006146:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8006148:	687b      	ldr	r3, [r7, #4]
 800614a:	697a      	ldr	r2, [r7, #20]
 800614c:	621a      	str	r2, [r3, #32]
}
 800614e:	bf00      	nop
 8006150:	371c      	adds	r7, #28
 8006152:	46bd      	mov	sp, r7
 8006154:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006158:	4770      	bx	lr
 800615a:	bf00      	nop
 800615c:	40010000 	.word	0x40010000

08006160 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006160:	b480      	push	{r7}
 8006162:	b087      	sub	sp, #28
 8006164:	af00      	add	r7, sp, #0
 8006166:	6078      	str	r0, [r7, #4]
 8006168:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800616a:	687b      	ldr	r3, [r7, #4]
 800616c:	6a1b      	ldr	r3, [r3, #32]
 800616e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8006170:	687b      	ldr	r3, [r7, #4]
 8006172:	6a1b      	ldr	r3, [r3, #32]
 8006174:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8006178:	687b      	ldr	r3, [r7, #4]
 800617a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800617c:	687b      	ldr	r3, [r7, #4]
 800617e:	685b      	ldr	r3, [r3, #4]
 8006180:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006182:	687b      	ldr	r3, [r7, #4]
 8006184:	69db      	ldr	r3, [r3, #28]
 8006186:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8006188:	68fb      	ldr	r3, [r7, #12]
 800618a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800618e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8006190:	68fb      	ldr	r3, [r7, #12]
 8006192:	f023 0303 	bic.w	r3, r3, #3
 8006196:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006198:	683b      	ldr	r3, [r7, #0]
 800619a:	681b      	ldr	r3, [r3, #0]
 800619c:	68fa      	ldr	r2, [r7, #12]
 800619e:	4313      	orrs	r3, r2
 80061a0:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80061a2:	697b      	ldr	r3, [r7, #20]
 80061a4:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80061a8:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80061aa:	683b      	ldr	r3, [r7, #0]
 80061ac:	689b      	ldr	r3, [r3, #8]
 80061ae:	021b      	lsls	r3, r3, #8
 80061b0:	697a      	ldr	r2, [r7, #20]
 80061b2:	4313      	orrs	r3, r2
 80061b4:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 80061b6:	687b      	ldr	r3, [r7, #4]
 80061b8:	4a1d      	ldr	r2, [pc, #116]	@ (8006230 <TIM_OC3_SetConfig+0xd0>)
 80061ba:	4293      	cmp	r3, r2
 80061bc:	d10d      	bne.n	80061da <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 80061be:	697b      	ldr	r3, [r7, #20]
 80061c0:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80061c4:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 80061c6:	683b      	ldr	r3, [r7, #0]
 80061c8:	68db      	ldr	r3, [r3, #12]
 80061ca:	021b      	lsls	r3, r3, #8
 80061cc:	697a      	ldr	r2, [r7, #20]
 80061ce:	4313      	orrs	r3, r2
 80061d0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 80061d2:	697b      	ldr	r3, [r7, #20]
 80061d4:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 80061d8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80061da:	687b      	ldr	r3, [r7, #4]
 80061dc:	4a14      	ldr	r2, [pc, #80]	@ (8006230 <TIM_OC3_SetConfig+0xd0>)
 80061de:	4293      	cmp	r3, r2
 80061e0:	d113      	bne.n	800620a <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80061e2:	693b      	ldr	r3, [r7, #16]
 80061e4:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80061e8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80061ea:	693b      	ldr	r3, [r7, #16]
 80061ec:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80061f0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80061f2:	683b      	ldr	r3, [r7, #0]
 80061f4:	695b      	ldr	r3, [r3, #20]
 80061f6:	011b      	lsls	r3, r3, #4
 80061f8:	693a      	ldr	r2, [r7, #16]
 80061fa:	4313      	orrs	r3, r2
 80061fc:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80061fe:	683b      	ldr	r3, [r7, #0]
 8006200:	699b      	ldr	r3, [r3, #24]
 8006202:	011b      	lsls	r3, r3, #4
 8006204:	693a      	ldr	r2, [r7, #16]
 8006206:	4313      	orrs	r3, r2
 8006208:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800620a:	687b      	ldr	r3, [r7, #4]
 800620c:	693a      	ldr	r2, [r7, #16]
 800620e:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006210:	687b      	ldr	r3, [r7, #4]
 8006212:	68fa      	ldr	r2, [r7, #12]
 8006214:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8006216:	683b      	ldr	r3, [r7, #0]
 8006218:	685a      	ldr	r2, [r3, #4]
 800621a:	687b      	ldr	r3, [r7, #4]
 800621c:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800621e:	687b      	ldr	r3, [r7, #4]
 8006220:	697a      	ldr	r2, [r7, #20]
 8006222:	621a      	str	r2, [r3, #32]
}
 8006224:	bf00      	nop
 8006226:	371c      	adds	r7, #28
 8006228:	46bd      	mov	sp, r7
 800622a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800622e:	4770      	bx	lr
 8006230:	40010000 	.word	0x40010000

08006234 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006234:	b480      	push	{r7}
 8006236:	b087      	sub	sp, #28
 8006238:	af00      	add	r7, sp, #0
 800623a:	6078      	str	r0, [r7, #4]
 800623c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800623e:	687b      	ldr	r3, [r7, #4]
 8006240:	6a1b      	ldr	r3, [r3, #32]
 8006242:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8006244:	687b      	ldr	r3, [r7, #4]
 8006246:	6a1b      	ldr	r3, [r3, #32]
 8006248:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800624c:	687b      	ldr	r3, [r7, #4]
 800624e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006250:	687b      	ldr	r3, [r7, #4]
 8006252:	685b      	ldr	r3, [r3, #4]
 8006254:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8006256:	687b      	ldr	r3, [r7, #4]
 8006258:	69db      	ldr	r3, [r3, #28]
 800625a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800625c:	68fb      	ldr	r3, [r7, #12]
 800625e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006262:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8006264:	68fb      	ldr	r3, [r7, #12]
 8006266:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800626a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800626c:	683b      	ldr	r3, [r7, #0]
 800626e:	681b      	ldr	r3, [r3, #0]
 8006270:	021b      	lsls	r3, r3, #8
 8006272:	68fa      	ldr	r2, [r7, #12]
 8006274:	4313      	orrs	r3, r2
 8006276:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8006278:	693b      	ldr	r3, [r7, #16]
 800627a:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800627e:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8006280:	683b      	ldr	r3, [r7, #0]
 8006282:	689b      	ldr	r3, [r3, #8]
 8006284:	031b      	lsls	r3, r3, #12
 8006286:	693a      	ldr	r2, [r7, #16]
 8006288:	4313      	orrs	r3, r2
 800628a:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800628c:	687b      	ldr	r3, [r7, #4]
 800628e:	4a10      	ldr	r2, [pc, #64]	@ (80062d0 <TIM_OC4_SetConfig+0x9c>)
 8006290:	4293      	cmp	r3, r2
 8006292:	d109      	bne.n	80062a8 <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8006294:	697b      	ldr	r3, [r7, #20]
 8006296:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800629a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800629c:	683b      	ldr	r3, [r7, #0]
 800629e:	695b      	ldr	r3, [r3, #20]
 80062a0:	019b      	lsls	r3, r3, #6
 80062a2:	697a      	ldr	r2, [r7, #20]
 80062a4:	4313      	orrs	r3, r2
 80062a6:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80062a8:	687b      	ldr	r3, [r7, #4]
 80062aa:	697a      	ldr	r2, [r7, #20]
 80062ac:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80062ae:	687b      	ldr	r3, [r7, #4]
 80062b0:	68fa      	ldr	r2, [r7, #12]
 80062b2:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80062b4:	683b      	ldr	r3, [r7, #0]
 80062b6:	685a      	ldr	r2, [r3, #4]
 80062b8:	687b      	ldr	r3, [r7, #4]
 80062ba:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80062bc:	687b      	ldr	r3, [r7, #4]
 80062be:	693a      	ldr	r2, [r7, #16]
 80062c0:	621a      	str	r2, [r3, #32]
}
 80062c2:	bf00      	nop
 80062c4:	371c      	adds	r7, #28
 80062c6:	46bd      	mov	sp, r7
 80062c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062cc:	4770      	bx	lr
 80062ce:	bf00      	nop
 80062d0:	40010000 	.word	0x40010000

080062d4 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80062d4:	b480      	push	{r7}
 80062d6:	b087      	sub	sp, #28
 80062d8:	af00      	add	r7, sp, #0
 80062da:	60f8      	str	r0, [r7, #12]
 80062dc:	60b9      	str	r1, [r7, #8]
 80062de:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80062e0:	68bb      	ldr	r3, [r7, #8]
 80062e2:	f003 031f 	and.w	r3, r3, #31
 80062e6:	2201      	movs	r2, #1
 80062e8:	fa02 f303 	lsl.w	r3, r2, r3
 80062ec:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80062ee:	68fb      	ldr	r3, [r7, #12]
 80062f0:	6a1a      	ldr	r2, [r3, #32]
 80062f2:	697b      	ldr	r3, [r7, #20]
 80062f4:	43db      	mvns	r3, r3
 80062f6:	401a      	ands	r2, r3
 80062f8:	68fb      	ldr	r3, [r7, #12]
 80062fa:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80062fc:	68fb      	ldr	r3, [r7, #12]
 80062fe:	6a1a      	ldr	r2, [r3, #32]
 8006300:	68bb      	ldr	r3, [r7, #8]
 8006302:	f003 031f 	and.w	r3, r3, #31
 8006306:	6879      	ldr	r1, [r7, #4]
 8006308:	fa01 f303 	lsl.w	r3, r1, r3
 800630c:	431a      	orrs	r2, r3
 800630e:	68fb      	ldr	r3, [r7, #12]
 8006310:	621a      	str	r2, [r3, #32]
}
 8006312:	bf00      	nop
 8006314:	371c      	adds	r7, #28
 8006316:	46bd      	mov	sp, r7
 8006318:	f85d 7b04 	ldr.w	r7, [sp], #4
 800631c:	4770      	bx	lr
	...

08006320 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8006320:	b480      	push	{r7}
 8006322:	b085      	sub	sp, #20
 8006324:	af00      	add	r7, sp, #0
 8006326:	6078      	str	r0, [r7, #4]
 8006328:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800632a:	687b      	ldr	r3, [r7, #4]
 800632c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006330:	2b01      	cmp	r3, #1
 8006332:	d101      	bne.n	8006338 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8006334:	2302      	movs	r3, #2
 8006336:	e050      	b.n	80063da <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8006338:	687b      	ldr	r3, [r7, #4]
 800633a:	2201      	movs	r2, #1
 800633c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006340:	687b      	ldr	r3, [r7, #4]
 8006342:	2202      	movs	r2, #2
 8006344:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006348:	687b      	ldr	r3, [r7, #4]
 800634a:	681b      	ldr	r3, [r3, #0]
 800634c:	685b      	ldr	r3, [r3, #4]
 800634e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006350:	687b      	ldr	r3, [r7, #4]
 8006352:	681b      	ldr	r3, [r3, #0]
 8006354:	689b      	ldr	r3, [r3, #8]
 8006356:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006358:	68fb      	ldr	r3, [r7, #12]
 800635a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800635e:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006360:	683b      	ldr	r3, [r7, #0]
 8006362:	681b      	ldr	r3, [r3, #0]
 8006364:	68fa      	ldr	r2, [r7, #12]
 8006366:	4313      	orrs	r3, r2
 8006368:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800636a:	687b      	ldr	r3, [r7, #4]
 800636c:	681b      	ldr	r3, [r3, #0]
 800636e:	68fa      	ldr	r2, [r7, #12]
 8006370:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006372:	687b      	ldr	r3, [r7, #4]
 8006374:	681b      	ldr	r3, [r3, #0]
 8006376:	4a1c      	ldr	r2, [pc, #112]	@ (80063e8 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8006378:	4293      	cmp	r3, r2
 800637a:	d018      	beq.n	80063ae <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800637c:	687b      	ldr	r3, [r7, #4]
 800637e:	681b      	ldr	r3, [r3, #0]
 8006380:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006384:	d013      	beq.n	80063ae <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8006386:	687b      	ldr	r3, [r7, #4]
 8006388:	681b      	ldr	r3, [r3, #0]
 800638a:	4a18      	ldr	r2, [pc, #96]	@ (80063ec <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 800638c:	4293      	cmp	r3, r2
 800638e:	d00e      	beq.n	80063ae <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8006390:	687b      	ldr	r3, [r7, #4]
 8006392:	681b      	ldr	r3, [r3, #0]
 8006394:	4a16      	ldr	r2, [pc, #88]	@ (80063f0 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8006396:	4293      	cmp	r3, r2
 8006398:	d009      	beq.n	80063ae <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800639a:	687b      	ldr	r3, [r7, #4]
 800639c:	681b      	ldr	r3, [r3, #0]
 800639e:	4a15      	ldr	r2, [pc, #84]	@ (80063f4 <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 80063a0:	4293      	cmp	r3, r2
 80063a2:	d004      	beq.n	80063ae <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 80063a4:	687b      	ldr	r3, [r7, #4]
 80063a6:	681b      	ldr	r3, [r3, #0]
 80063a8:	4a13      	ldr	r2, [pc, #76]	@ (80063f8 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 80063aa:	4293      	cmp	r3, r2
 80063ac:	d10c      	bne.n	80063c8 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 80063ae:	68bb      	ldr	r3, [r7, #8]
 80063b0:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80063b4:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80063b6:	683b      	ldr	r3, [r7, #0]
 80063b8:	685b      	ldr	r3, [r3, #4]
 80063ba:	68ba      	ldr	r2, [r7, #8]
 80063bc:	4313      	orrs	r3, r2
 80063be:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80063c0:	687b      	ldr	r3, [r7, #4]
 80063c2:	681b      	ldr	r3, [r3, #0]
 80063c4:	68ba      	ldr	r2, [r7, #8]
 80063c6:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80063c8:	687b      	ldr	r3, [r7, #4]
 80063ca:	2201      	movs	r2, #1
 80063cc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80063d0:	687b      	ldr	r3, [r7, #4]
 80063d2:	2200      	movs	r2, #0
 80063d4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80063d8:	2300      	movs	r3, #0
}
 80063da:	4618      	mov	r0, r3
 80063dc:	3714      	adds	r7, #20
 80063de:	46bd      	mov	sp, r7
 80063e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063e4:	4770      	bx	lr
 80063e6:	bf00      	nop
 80063e8:	40010000 	.word	0x40010000
 80063ec:	40000400 	.word	0x40000400
 80063f0:	40000800 	.word	0x40000800
 80063f4:	40000c00 	.word	0x40000c00
 80063f8:	40014000 	.word	0x40014000

080063fc <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80063fc:	b480      	push	{r7}
 80063fe:	b083      	sub	sp, #12
 8006400:	af00      	add	r7, sp, #0
 8006402:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8006404:	bf00      	nop
 8006406:	370c      	adds	r7, #12
 8006408:	46bd      	mov	sp, r7
 800640a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800640e:	4770      	bx	lr

08006410 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8006410:	b480      	push	{r7}
 8006412:	b083      	sub	sp, #12
 8006414:	af00      	add	r7, sp, #0
 8006416:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8006418:	bf00      	nop
 800641a:	370c      	adds	r7, #12
 800641c:	46bd      	mov	sp, r7
 800641e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006422:	4770      	bx	lr

08006424 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006424:	b580      	push	{r7, lr}
 8006426:	b082      	sub	sp, #8
 8006428:	af00      	add	r7, sp, #0
 800642a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800642c:	687b      	ldr	r3, [r7, #4]
 800642e:	2b00      	cmp	r3, #0
 8006430:	d101      	bne.n	8006436 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006432:	2301      	movs	r3, #1
 8006434:	e042      	b.n	80064bc <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8006436:	687b      	ldr	r3, [r7, #4]
 8006438:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800643c:	b2db      	uxtb	r3, r3
 800643e:	2b00      	cmp	r3, #0
 8006440:	d106      	bne.n	8006450 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006442:	687b      	ldr	r3, [r7, #4]
 8006444:	2200      	movs	r2, #0
 8006446:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800644a:	6878      	ldr	r0, [r7, #4]
 800644c:	f7fb feea 	bl	8002224 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8006450:	687b      	ldr	r3, [r7, #4]
 8006452:	2224      	movs	r2, #36	@ 0x24
 8006454:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8006458:	687b      	ldr	r3, [r7, #4]
 800645a:	681b      	ldr	r3, [r3, #0]
 800645c:	68da      	ldr	r2, [r3, #12]
 800645e:	687b      	ldr	r3, [r7, #4]
 8006460:	681b      	ldr	r3, [r3, #0]
 8006462:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8006466:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8006468:	6878      	ldr	r0, [r7, #4]
 800646a:	f000 f973 	bl	8006754 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800646e:	687b      	ldr	r3, [r7, #4]
 8006470:	681b      	ldr	r3, [r3, #0]
 8006472:	691a      	ldr	r2, [r3, #16]
 8006474:	687b      	ldr	r3, [r7, #4]
 8006476:	681b      	ldr	r3, [r3, #0]
 8006478:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800647c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800647e:	687b      	ldr	r3, [r7, #4]
 8006480:	681b      	ldr	r3, [r3, #0]
 8006482:	695a      	ldr	r2, [r3, #20]
 8006484:	687b      	ldr	r3, [r7, #4]
 8006486:	681b      	ldr	r3, [r3, #0]
 8006488:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800648c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800648e:	687b      	ldr	r3, [r7, #4]
 8006490:	681b      	ldr	r3, [r3, #0]
 8006492:	68da      	ldr	r2, [r3, #12]
 8006494:	687b      	ldr	r3, [r7, #4]
 8006496:	681b      	ldr	r3, [r3, #0]
 8006498:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800649c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800649e:	687b      	ldr	r3, [r7, #4]
 80064a0:	2200      	movs	r2, #0
 80064a2:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 80064a4:	687b      	ldr	r3, [r7, #4]
 80064a6:	2220      	movs	r2, #32
 80064a8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 80064ac:	687b      	ldr	r3, [r7, #4]
 80064ae:	2220      	movs	r2, #32
 80064b0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80064b4:	687b      	ldr	r3, [r7, #4]
 80064b6:	2200      	movs	r2, #0
 80064b8:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 80064ba:	2300      	movs	r3, #0
}
 80064bc:	4618      	mov	r0, r3
 80064be:	3708      	adds	r7, #8
 80064c0:	46bd      	mov	sp, r7
 80064c2:	bd80      	pop	{r7, pc}

080064c4 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80064c4:	b580      	push	{r7, lr}
 80064c6:	b08a      	sub	sp, #40	@ 0x28
 80064c8:	af02      	add	r7, sp, #8
 80064ca:	60f8      	str	r0, [r7, #12]
 80064cc:	60b9      	str	r1, [r7, #8]
 80064ce:	603b      	str	r3, [r7, #0]
 80064d0:	4613      	mov	r3, r2
 80064d2:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80064d4:	2300      	movs	r3, #0
 80064d6:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80064d8:	68fb      	ldr	r3, [r7, #12]
 80064da:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80064de:	b2db      	uxtb	r3, r3
 80064e0:	2b20      	cmp	r3, #32
 80064e2:	d175      	bne.n	80065d0 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 80064e4:	68bb      	ldr	r3, [r7, #8]
 80064e6:	2b00      	cmp	r3, #0
 80064e8:	d002      	beq.n	80064f0 <HAL_UART_Transmit+0x2c>
 80064ea:	88fb      	ldrh	r3, [r7, #6]
 80064ec:	2b00      	cmp	r3, #0
 80064ee:	d101      	bne.n	80064f4 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80064f0:	2301      	movs	r3, #1
 80064f2:	e06e      	b.n	80065d2 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80064f4:	68fb      	ldr	r3, [r7, #12]
 80064f6:	2200      	movs	r2, #0
 80064f8:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80064fa:	68fb      	ldr	r3, [r7, #12]
 80064fc:	2221      	movs	r2, #33	@ 0x21
 80064fe:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8006502:	f7fc f821 	bl	8002548 <HAL_GetTick>
 8006506:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8006508:	68fb      	ldr	r3, [r7, #12]
 800650a:	88fa      	ldrh	r2, [r7, #6]
 800650c:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 800650e:	68fb      	ldr	r3, [r7, #12]
 8006510:	88fa      	ldrh	r2, [r7, #6]
 8006512:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006514:	68fb      	ldr	r3, [r7, #12]
 8006516:	689b      	ldr	r3, [r3, #8]
 8006518:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800651c:	d108      	bne.n	8006530 <HAL_UART_Transmit+0x6c>
 800651e:	68fb      	ldr	r3, [r7, #12]
 8006520:	691b      	ldr	r3, [r3, #16]
 8006522:	2b00      	cmp	r3, #0
 8006524:	d104      	bne.n	8006530 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8006526:	2300      	movs	r3, #0
 8006528:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800652a:	68bb      	ldr	r3, [r7, #8]
 800652c:	61bb      	str	r3, [r7, #24]
 800652e:	e003      	b.n	8006538 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8006530:	68bb      	ldr	r3, [r7, #8]
 8006532:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8006534:	2300      	movs	r3, #0
 8006536:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8006538:	e02e      	b.n	8006598 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800653a:	683b      	ldr	r3, [r7, #0]
 800653c:	9300      	str	r3, [sp, #0]
 800653e:	697b      	ldr	r3, [r7, #20]
 8006540:	2200      	movs	r2, #0
 8006542:	2180      	movs	r1, #128	@ 0x80
 8006544:	68f8      	ldr	r0, [r7, #12]
 8006546:	f000 f848 	bl	80065da <UART_WaitOnFlagUntilTimeout>
 800654a:	4603      	mov	r3, r0
 800654c:	2b00      	cmp	r3, #0
 800654e:	d005      	beq.n	800655c <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8006550:	68fb      	ldr	r3, [r7, #12]
 8006552:	2220      	movs	r2, #32
 8006554:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8006558:	2303      	movs	r3, #3
 800655a:	e03a      	b.n	80065d2 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 800655c:	69fb      	ldr	r3, [r7, #28]
 800655e:	2b00      	cmp	r3, #0
 8006560:	d10b      	bne.n	800657a <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8006562:	69bb      	ldr	r3, [r7, #24]
 8006564:	881b      	ldrh	r3, [r3, #0]
 8006566:	461a      	mov	r2, r3
 8006568:	68fb      	ldr	r3, [r7, #12]
 800656a:	681b      	ldr	r3, [r3, #0]
 800656c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8006570:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8006572:	69bb      	ldr	r3, [r7, #24]
 8006574:	3302      	adds	r3, #2
 8006576:	61bb      	str	r3, [r7, #24]
 8006578:	e007      	b.n	800658a <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800657a:	69fb      	ldr	r3, [r7, #28]
 800657c:	781a      	ldrb	r2, [r3, #0]
 800657e:	68fb      	ldr	r3, [r7, #12]
 8006580:	681b      	ldr	r3, [r3, #0]
 8006582:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8006584:	69fb      	ldr	r3, [r7, #28]
 8006586:	3301      	adds	r3, #1
 8006588:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800658a:	68fb      	ldr	r3, [r7, #12]
 800658c:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800658e:	b29b      	uxth	r3, r3
 8006590:	3b01      	subs	r3, #1
 8006592:	b29a      	uxth	r2, r3
 8006594:	68fb      	ldr	r3, [r7, #12]
 8006596:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8006598:	68fb      	ldr	r3, [r7, #12]
 800659a:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 800659c:	b29b      	uxth	r3, r3
 800659e:	2b00      	cmp	r3, #0
 80065a0:	d1cb      	bne.n	800653a <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80065a2:	683b      	ldr	r3, [r7, #0]
 80065a4:	9300      	str	r3, [sp, #0]
 80065a6:	697b      	ldr	r3, [r7, #20]
 80065a8:	2200      	movs	r2, #0
 80065aa:	2140      	movs	r1, #64	@ 0x40
 80065ac:	68f8      	ldr	r0, [r7, #12]
 80065ae:	f000 f814 	bl	80065da <UART_WaitOnFlagUntilTimeout>
 80065b2:	4603      	mov	r3, r0
 80065b4:	2b00      	cmp	r3, #0
 80065b6:	d005      	beq.n	80065c4 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 80065b8:	68fb      	ldr	r3, [r7, #12]
 80065ba:	2220      	movs	r2, #32
 80065bc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 80065c0:	2303      	movs	r3, #3
 80065c2:	e006      	b.n	80065d2 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80065c4:	68fb      	ldr	r3, [r7, #12]
 80065c6:	2220      	movs	r2, #32
 80065c8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 80065cc:	2300      	movs	r3, #0
 80065ce:	e000      	b.n	80065d2 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 80065d0:	2302      	movs	r3, #2
  }
}
 80065d2:	4618      	mov	r0, r3
 80065d4:	3720      	adds	r7, #32
 80065d6:	46bd      	mov	sp, r7
 80065d8:	bd80      	pop	{r7, pc}

080065da <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 80065da:	b580      	push	{r7, lr}
 80065dc:	b086      	sub	sp, #24
 80065de:	af00      	add	r7, sp, #0
 80065e0:	60f8      	str	r0, [r7, #12]
 80065e2:	60b9      	str	r1, [r7, #8]
 80065e4:	603b      	str	r3, [r7, #0]
 80065e6:	4613      	mov	r3, r2
 80065e8:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80065ea:	e03b      	b.n	8006664 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80065ec:	6a3b      	ldr	r3, [r7, #32]
 80065ee:	f1b3 3fff 	cmp.w	r3, #4294967295
 80065f2:	d037      	beq.n	8006664 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80065f4:	f7fb ffa8 	bl	8002548 <HAL_GetTick>
 80065f8:	4602      	mov	r2, r0
 80065fa:	683b      	ldr	r3, [r7, #0]
 80065fc:	1ad3      	subs	r3, r2, r3
 80065fe:	6a3a      	ldr	r2, [r7, #32]
 8006600:	429a      	cmp	r2, r3
 8006602:	d302      	bcc.n	800660a <UART_WaitOnFlagUntilTimeout+0x30>
 8006604:	6a3b      	ldr	r3, [r7, #32]
 8006606:	2b00      	cmp	r3, #0
 8006608:	d101      	bne.n	800660e <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800660a:	2303      	movs	r3, #3
 800660c:	e03a      	b.n	8006684 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800660e:	68fb      	ldr	r3, [r7, #12]
 8006610:	681b      	ldr	r3, [r3, #0]
 8006612:	68db      	ldr	r3, [r3, #12]
 8006614:	f003 0304 	and.w	r3, r3, #4
 8006618:	2b00      	cmp	r3, #0
 800661a:	d023      	beq.n	8006664 <UART_WaitOnFlagUntilTimeout+0x8a>
 800661c:	68bb      	ldr	r3, [r7, #8]
 800661e:	2b80      	cmp	r3, #128	@ 0x80
 8006620:	d020      	beq.n	8006664 <UART_WaitOnFlagUntilTimeout+0x8a>
 8006622:	68bb      	ldr	r3, [r7, #8]
 8006624:	2b40      	cmp	r3, #64	@ 0x40
 8006626:	d01d      	beq.n	8006664 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8006628:	68fb      	ldr	r3, [r7, #12]
 800662a:	681b      	ldr	r3, [r3, #0]
 800662c:	681b      	ldr	r3, [r3, #0]
 800662e:	f003 0308 	and.w	r3, r3, #8
 8006632:	2b08      	cmp	r3, #8
 8006634:	d116      	bne.n	8006664 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8006636:	2300      	movs	r3, #0
 8006638:	617b      	str	r3, [r7, #20]
 800663a:	68fb      	ldr	r3, [r7, #12]
 800663c:	681b      	ldr	r3, [r3, #0]
 800663e:	681b      	ldr	r3, [r3, #0]
 8006640:	617b      	str	r3, [r7, #20]
 8006642:	68fb      	ldr	r3, [r7, #12]
 8006644:	681b      	ldr	r3, [r3, #0]
 8006646:	685b      	ldr	r3, [r3, #4]
 8006648:	617b      	str	r3, [r7, #20]
 800664a:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800664c:	68f8      	ldr	r0, [r7, #12]
 800664e:	f000 f81d 	bl	800668c <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8006652:	68fb      	ldr	r3, [r7, #12]
 8006654:	2208      	movs	r2, #8
 8006656:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006658:	68fb      	ldr	r3, [r7, #12]
 800665a:	2200      	movs	r2, #0
 800665c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8006660:	2301      	movs	r3, #1
 8006662:	e00f      	b.n	8006684 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006664:	68fb      	ldr	r3, [r7, #12]
 8006666:	681b      	ldr	r3, [r3, #0]
 8006668:	681a      	ldr	r2, [r3, #0]
 800666a:	68bb      	ldr	r3, [r7, #8]
 800666c:	4013      	ands	r3, r2
 800666e:	68ba      	ldr	r2, [r7, #8]
 8006670:	429a      	cmp	r2, r3
 8006672:	bf0c      	ite	eq
 8006674:	2301      	moveq	r3, #1
 8006676:	2300      	movne	r3, #0
 8006678:	b2db      	uxtb	r3, r3
 800667a:	461a      	mov	r2, r3
 800667c:	79fb      	ldrb	r3, [r7, #7]
 800667e:	429a      	cmp	r2, r3
 8006680:	d0b4      	beq.n	80065ec <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8006682:	2300      	movs	r3, #0
}
 8006684:	4618      	mov	r0, r3
 8006686:	3718      	adds	r7, #24
 8006688:	46bd      	mov	sp, r7
 800668a:	bd80      	pop	{r7, pc}

0800668c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800668c:	b480      	push	{r7}
 800668e:	b095      	sub	sp, #84	@ 0x54
 8006690:	af00      	add	r7, sp, #0
 8006692:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8006694:	687b      	ldr	r3, [r7, #4]
 8006696:	681b      	ldr	r3, [r3, #0]
 8006698:	330c      	adds	r3, #12
 800669a:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800669c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800669e:	e853 3f00 	ldrex	r3, [r3]
 80066a2:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80066a4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80066a6:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80066aa:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80066ac:	687b      	ldr	r3, [r7, #4]
 80066ae:	681b      	ldr	r3, [r3, #0]
 80066b0:	330c      	adds	r3, #12
 80066b2:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80066b4:	643a      	str	r2, [r7, #64]	@ 0x40
 80066b6:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80066b8:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80066ba:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80066bc:	e841 2300 	strex	r3, r2, [r1]
 80066c0:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80066c2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80066c4:	2b00      	cmp	r3, #0
 80066c6:	d1e5      	bne.n	8006694 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80066c8:	687b      	ldr	r3, [r7, #4]
 80066ca:	681b      	ldr	r3, [r3, #0]
 80066cc:	3314      	adds	r3, #20
 80066ce:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80066d0:	6a3b      	ldr	r3, [r7, #32]
 80066d2:	e853 3f00 	ldrex	r3, [r3]
 80066d6:	61fb      	str	r3, [r7, #28]
   return(result);
 80066d8:	69fb      	ldr	r3, [r7, #28]
 80066da:	f023 0301 	bic.w	r3, r3, #1
 80066de:	64bb      	str	r3, [r7, #72]	@ 0x48
 80066e0:	687b      	ldr	r3, [r7, #4]
 80066e2:	681b      	ldr	r3, [r3, #0]
 80066e4:	3314      	adds	r3, #20
 80066e6:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80066e8:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80066ea:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80066ec:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80066ee:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80066f0:	e841 2300 	strex	r3, r2, [r1]
 80066f4:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80066f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80066f8:	2b00      	cmp	r3, #0
 80066fa:	d1e5      	bne.n	80066c8 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80066fc:	687b      	ldr	r3, [r7, #4]
 80066fe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006700:	2b01      	cmp	r3, #1
 8006702:	d119      	bne.n	8006738 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006704:	687b      	ldr	r3, [r7, #4]
 8006706:	681b      	ldr	r3, [r3, #0]
 8006708:	330c      	adds	r3, #12
 800670a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800670c:	68fb      	ldr	r3, [r7, #12]
 800670e:	e853 3f00 	ldrex	r3, [r3]
 8006712:	60bb      	str	r3, [r7, #8]
   return(result);
 8006714:	68bb      	ldr	r3, [r7, #8]
 8006716:	f023 0310 	bic.w	r3, r3, #16
 800671a:	647b      	str	r3, [r7, #68]	@ 0x44
 800671c:	687b      	ldr	r3, [r7, #4]
 800671e:	681b      	ldr	r3, [r3, #0]
 8006720:	330c      	adds	r3, #12
 8006722:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006724:	61ba      	str	r2, [r7, #24]
 8006726:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006728:	6979      	ldr	r1, [r7, #20]
 800672a:	69ba      	ldr	r2, [r7, #24]
 800672c:	e841 2300 	strex	r3, r2, [r1]
 8006730:	613b      	str	r3, [r7, #16]
   return(result);
 8006732:	693b      	ldr	r3, [r7, #16]
 8006734:	2b00      	cmp	r3, #0
 8006736:	d1e5      	bne.n	8006704 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006738:	687b      	ldr	r3, [r7, #4]
 800673a:	2220      	movs	r2, #32
 800673c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006740:	687b      	ldr	r3, [r7, #4]
 8006742:	2200      	movs	r2, #0
 8006744:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8006746:	bf00      	nop
 8006748:	3754      	adds	r7, #84	@ 0x54
 800674a:	46bd      	mov	sp, r7
 800674c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006750:	4770      	bx	lr
	...

08006754 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006754:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006758:	b0c0      	sub	sp, #256	@ 0x100
 800675a:	af00      	add	r7, sp, #0
 800675c:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006760:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006764:	681b      	ldr	r3, [r3, #0]
 8006766:	691b      	ldr	r3, [r3, #16]
 8006768:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 800676c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006770:	68d9      	ldr	r1, [r3, #12]
 8006772:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006776:	681a      	ldr	r2, [r3, #0]
 8006778:	ea40 0301 	orr.w	r3, r0, r1
 800677c:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800677e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006782:	689a      	ldr	r2, [r3, #8]
 8006784:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006788:	691b      	ldr	r3, [r3, #16]
 800678a:	431a      	orrs	r2, r3
 800678c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006790:	695b      	ldr	r3, [r3, #20]
 8006792:	431a      	orrs	r2, r3
 8006794:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006798:	69db      	ldr	r3, [r3, #28]
 800679a:	4313      	orrs	r3, r2
 800679c:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 80067a0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80067a4:	681b      	ldr	r3, [r3, #0]
 80067a6:	68db      	ldr	r3, [r3, #12]
 80067a8:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 80067ac:	f021 010c 	bic.w	r1, r1, #12
 80067b0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80067b4:	681a      	ldr	r2, [r3, #0]
 80067b6:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 80067ba:	430b      	orrs	r3, r1
 80067bc:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80067be:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80067c2:	681b      	ldr	r3, [r3, #0]
 80067c4:	695b      	ldr	r3, [r3, #20]
 80067c6:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 80067ca:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80067ce:	6999      	ldr	r1, [r3, #24]
 80067d0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80067d4:	681a      	ldr	r2, [r3, #0]
 80067d6:	ea40 0301 	orr.w	r3, r0, r1
 80067da:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80067dc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80067e0:	681a      	ldr	r2, [r3, #0]
 80067e2:	4b8f      	ldr	r3, [pc, #572]	@ (8006a20 <UART_SetConfig+0x2cc>)
 80067e4:	429a      	cmp	r2, r3
 80067e6:	d005      	beq.n	80067f4 <UART_SetConfig+0xa0>
 80067e8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80067ec:	681a      	ldr	r2, [r3, #0]
 80067ee:	4b8d      	ldr	r3, [pc, #564]	@ (8006a24 <UART_SetConfig+0x2d0>)
 80067f0:	429a      	cmp	r2, r3
 80067f2:	d104      	bne.n	80067fe <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80067f4:	f7fe f9ae 	bl	8004b54 <HAL_RCC_GetPCLK2Freq>
 80067f8:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 80067fc:	e003      	b.n	8006806 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80067fe:	f7fe f995 	bl	8004b2c <HAL_RCC_GetPCLK1Freq>
 8006802:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006806:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800680a:	69db      	ldr	r3, [r3, #28]
 800680c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006810:	f040 810c 	bne.w	8006a2c <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8006814:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006818:	2200      	movs	r2, #0
 800681a:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800681e:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8006822:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8006826:	4622      	mov	r2, r4
 8006828:	462b      	mov	r3, r5
 800682a:	1891      	adds	r1, r2, r2
 800682c:	65b9      	str	r1, [r7, #88]	@ 0x58
 800682e:	415b      	adcs	r3, r3
 8006830:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8006832:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8006836:	4621      	mov	r1, r4
 8006838:	eb12 0801 	adds.w	r8, r2, r1
 800683c:	4629      	mov	r1, r5
 800683e:	eb43 0901 	adc.w	r9, r3, r1
 8006842:	f04f 0200 	mov.w	r2, #0
 8006846:	f04f 0300 	mov.w	r3, #0
 800684a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800684e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8006852:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8006856:	4690      	mov	r8, r2
 8006858:	4699      	mov	r9, r3
 800685a:	4623      	mov	r3, r4
 800685c:	eb18 0303 	adds.w	r3, r8, r3
 8006860:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8006864:	462b      	mov	r3, r5
 8006866:	eb49 0303 	adc.w	r3, r9, r3
 800686a:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800686e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006872:	685b      	ldr	r3, [r3, #4]
 8006874:	2200      	movs	r2, #0
 8006876:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 800687a:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 800687e:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8006882:	460b      	mov	r3, r1
 8006884:	18db      	adds	r3, r3, r3
 8006886:	653b      	str	r3, [r7, #80]	@ 0x50
 8006888:	4613      	mov	r3, r2
 800688a:	eb42 0303 	adc.w	r3, r2, r3
 800688e:	657b      	str	r3, [r7, #84]	@ 0x54
 8006890:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8006894:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8006898:	f7f9 fcfa 	bl	8000290 <__aeabi_uldivmod>
 800689c:	4602      	mov	r2, r0
 800689e:	460b      	mov	r3, r1
 80068a0:	4b61      	ldr	r3, [pc, #388]	@ (8006a28 <UART_SetConfig+0x2d4>)
 80068a2:	fba3 2302 	umull	r2, r3, r3, r2
 80068a6:	095b      	lsrs	r3, r3, #5
 80068a8:	011c      	lsls	r4, r3, #4
 80068aa:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80068ae:	2200      	movs	r2, #0
 80068b0:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80068b4:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 80068b8:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 80068bc:	4642      	mov	r2, r8
 80068be:	464b      	mov	r3, r9
 80068c0:	1891      	adds	r1, r2, r2
 80068c2:	64b9      	str	r1, [r7, #72]	@ 0x48
 80068c4:	415b      	adcs	r3, r3
 80068c6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80068c8:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 80068cc:	4641      	mov	r1, r8
 80068ce:	eb12 0a01 	adds.w	sl, r2, r1
 80068d2:	4649      	mov	r1, r9
 80068d4:	eb43 0b01 	adc.w	fp, r3, r1
 80068d8:	f04f 0200 	mov.w	r2, #0
 80068dc:	f04f 0300 	mov.w	r3, #0
 80068e0:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80068e4:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80068e8:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80068ec:	4692      	mov	sl, r2
 80068ee:	469b      	mov	fp, r3
 80068f0:	4643      	mov	r3, r8
 80068f2:	eb1a 0303 	adds.w	r3, sl, r3
 80068f6:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80068fa:	464b      	mov	r3, r9
 80068fc:	eb4b 0303 	adc.w	r3, fp, r3
 8006900:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8006904:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006908:	685b      	ldr	r3, [r3, #4]
 800690a:	2200      	movs	r2, #0
 800690c:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8006910:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8006914:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8006918:	460b      	mov	r3, r1
 800691a:	18db      	adds	r3, r3, r3
 800691c:	643b      	str	r3, [r7, #64]	@ 0x40
 800691e:	4613      	mov	r3, r2
 8006920:	eb42 0303 	adc.w	r3, r2, r3
 8006924:	647b      	str	r3, [r7, #68]	@ 0x44
 8006926:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 800692a:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 800692e:	f7f9 fcaf 	bl	8000290 <__aeabi_uldivmod>
 8006932:	4602      	mov	r2, r0
 8006934:	460b      	mov	r3, r1
 8006936:	4611      	mov	r1, r2
 8006938:	4b3b      	ldr	r3, [pc, #236]	@ (8006a28 <UART_SetConfig+0x2d4>)
 800693a:	fba3 2301 	umull	r2, r3, r3, r1
 800693e:	095b      	lsrs	r3, r3, #5
 8006940:	2264      	movs	r2, #100	@ 0x64
 8006942:	fb02 f303 	mul.w	r3, r2, r3
 8006946:	1acb      	subs	r3, r1, r3
 8006948:	00db      	lsls	r3, r3, #3
 800694a:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 800694e:	4b36      	ldr	r3, [pc, #216]	@ (8006a28 <UART_SetConfig+0x2d4>)
 8006950:	fba3 2302 	umull	r2, r3, r3, r2
 8006954:	095b      	lsrs	r3, r3, #5
 8006956:	005b      	lsls	r3, r3, #1
 8006958:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 800695c:	441c      	add	r4, r3
 800695e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006962:	2200      	movs	r2, #0
 8006964:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8006968:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 800696c:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8006970:	4642      	mov	r2, r8
 8006972:	464b      	mov	r3, r9
 8006974:	1891      	adds	r1, r2, r2
 8006976:	63b9      	str	r1, [r7, #56]	@ 0x38
 8006978:	415b      	adcs	r3, r3
 800697a:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800697c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8006980:	4641      	mov	r1, r8
 8006982:	1851      	adds	r1, r2, r1
 8006984:	6339      	str	r1, [r7, #48]	@ 0x30
 8006986:	4649      	mov	r1, r9
 8006988:	414b      	adcs	r3, r1
 800698a:	637b      	str	r3, [r7, #52]	@ 0x34
 800698c:	f04f 0200 	mov.w	r2, #0
 8006990:	f04f 0300 	mov.w	r3, #0
 8006994:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8006998:	4659      	mov	r1, fp
 800699a:	00cb      	lsls	r3, r1, #3
 800699c:	4651      	mov	r1, sl
 800699e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80069a2:	4651      	mov	r1, sl
 80069a4:	00ca      	lsls	r2, r1, #3
 80069a6:	4610      	mov	r0, r2
 80069a8:	4619      	mov	r1, r3
 80069aa:	4603      	mov	r3, r0
 80069ac:	4642      	mov	r2, r8
 80069ae:	189b      	adds	r3, r3, r2
 80069b0:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80069b4:	464b      	mov	r3, r9
 80069b6:	460a      	mov	r2, r1
 80069b8:	eb42 0303 	adc.w	r3, r2, r3
 80069bc:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80069c0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80069c4:	685b      	ldr	r3, [r3, #4]
 80069c6:	2200      	movs	r2, #0
 80069c8:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80069cc:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 80069d0:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 80069d4:	460b      	mov	r3, r1
 80069d6:	18db      	adds	r3, r3, r3
 80069d8:	62bb      	str	r3, [r7, #40]	@ 0x28
 80069da:	4613      	mov	r3, r2
 80069dc:	eb42 0303 	adc.w	r3, r2, r3
 80069e0:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80069e2:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 80069e6:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 80069ea:	f7f9 fc51 	bl	8000290 <__aeabi_uldivmod>
 80069ee:	4602      	mov	r2, r0
 80069f0:	460b      	mov	r3, r1
 80069f2:	4b0d      	ldr	r3, [pc, #52]	@ (8006a28 <UART_SetConfig+0x2d4>)
 80069f4:	fba3 1302 	umull	r1, r3, r3, r2
 80069f8:	095b      	lsrs	r3, r3, #5
 80069fa:	2164      	movs	r1, #100	@ 0x64
 80069fc:	fb01 f303 	mul.w	r3, r1, r3
 8006a00:	1ad3      	subs	r3, r2, r3
 8006a02:	00db      	lsls	r3, r3, #3
 8006a04:	3332      	adds	r3, #50	@ 0x32
 8006a06:	4a08      	ldr	r2, [pc, #32]	@ (8006a28 <UART_SetConfig+0x2d4>)
 8006a08:	fba2 2303 	umull	r2, r3, r2, r3
 8006a0c:	095b      	lsrs	r3, r3, #5
 8006a0e:	f003 0207 	and.w	r2, r3, #7
 8006a12:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006a16:	681b      	ldr	r3, [r3, #0]
 8006a18:	4422      	add	r2, r4
 8006a1a:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8006a1c:	e106      	b.n	8006c2c <UART_SetConfig+0x4d8>
 8006a1e:	bf00      	nop
 8006a20:	40011000 	.word	0x40011000
 8006a24:	40011400 	.word	0x40011400
 8006a28:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8006a2c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006a30:	2200      	movs	r2, #0
 8006a32:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8006a36:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8006a3a:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8006a3e:	4642      	mov	r2, r8
 8006a40:	464b      	mov	r3, r9
 8006a42:	1891      	adds	r1, r2, r2
 8006a44:	6239      	str	r1, [r7, #32]
 8006a46:	415b      	adcs	r3, r3
 8006a48:	627b      	str	r3, [r7, #36]	@ 0x24
 8006a4a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8006a4e:	4641      	mov	r1, r8
 8006a50:	1854      	adds	r4, r2, r1
 8006a52:	4649      	mov	r1, r9
 8006a54:	eb43 0501 	adc.w	r5, r3, r1
 8006a58:	f04f 0200 	mov.w	r2, #0
 8006a5c:	f04f 0300 	mov.w	r3, #0
 8006a60:	00eb      	lsls	r3, r5, #3
 8006a62:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8006a66:	00e2      	lsls	r2, r4, #3
 8006a68:	4614      	mov	r4, r2
 8006a6a:	461d      	mov	r5, r3
 8006a6c:	4643      	mov	r3, r8
 8006a6e:	18e3      	adds	r3, r4, r3
 8006a70:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8006a74:	464b      	mov	r3, r9
 8006a76:	eb45 0303 	adc.w	r3, r5, r3
 8006a7a:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8006a7e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006a82:	685b      	ldr	r3, [r3, #4]
 8006a84:	2200      	movs	r2, #0
 8006a86:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8006a8a:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8006a8e:	f04f 0200 	mov.w	r2, #0
 8006a92:	f04f 0300 	mov.w	r3, #0
 8006a96:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8006a9a:	4629      	mov	r1, r5
 8006a9c:	008b      	lsls	r3, r1, #2
 8006a9e:	4621      	mov	r1, r4
 8006aa0:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006aa4:	4621      	mov	r1, r4
 8006aa6:	008a      	lsls	r2, r1, #2
 8006aa8:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8006aac:	f7f9 fbf0 	bl	8000290 <__aeabi_uldivmod>
 8006ab0:	4602      	mov	r2, r0
 8006ab2:	460b      	mov	r3, r1
 8006ab4:	4b60      	ldr	r3, [pc, #384]	@ (8006c38 <UART_SetConfig+0x4e4>)
 8006ab6:	fba3 2302 	umull	r2, r3, r3, r2
 8006aba:	095b      	lsrs	r3, r3, #5
 8006abc:	011c      	lsls	r4, r3, #4
 8006abe:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006ac2:	2200      	movs	r2, #0
 8006ac4:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8006ac8:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8006acc:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8006ad0:	4642      	mov	r2, r8
 8006ad2:	464b      	mov	r3, r9
 8006ad4:	1891      	adds	r1, r2, r2
 8006ad6:	61b9      	str	r1, [r7, #24]
 8006ad8:	415b      	adcs	r3, r3
 8006ada:	61fb      	str	r3, [r7, #28]
 8006adc:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8006ae0:	4641      	mov	r1, r8
 8006ae2:	1851      	adds	r1, r2, r1
 8006ae4:	6139      	str	r1, [r7, #16]
 8006ae6:	4649      	mov	r1, r9
 8006ae8:	414b      	adcs	r3, r1
 8006aea:	617b      	str	r3, [r7, #20]
 8006aec:	f04f 0200 	mov.w	r2, #0
 8006af0:	f04f 0300 	mov.w	r3, #0
 8006af4:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8006af8:	4659      	mov	r1, fp
 8006afa:	00cb      	lsls	r3, r1, #3
 8006afc:	4651      	mov	r1, sl
 8006afe:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006b02:	4651      	mov	r1, sl
 8006b04:	00ca      	lsls	r2, r1, #3
 8006b06:	4610      	mov	r0, r2
 8006b08:	4619      	mov	r1, r3
 8006b0a:	4603      	mov	r3, r0
 8006b0c:	4642      	mov	r2, r8
 8006b0e:	189b      	adds	r3, r3, r2
 8006b10:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8006b14:	464b      	mov	r3, r9
 8006b16:	460a      	mov	r2, r1
 8006b18:	eb42 0303 	adc.w	r3, r2, r3
 8006b1c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8006b20:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006b24:	685b      	ldr	r3, [r3, #4]
 8006b26:	2200      	movs	r2, #0
 8006b28:	67bb      	str	r3, [r7, #120]	@ 0x78
 8006b2a:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8006b2c:	f04f 0200 	mov.w	r2, #0
 8006b30:	f04f 0300 	mov.w	r3, #0
 8006b34:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8006b38:	4649      	mov	r1, r9
 8006b3a:	008b      	lsls	r3, r1, #2
 8006b3c:	4641      	mov	r1, r8
 8006b3e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006b42:	4641      	mov	r1, r8
 8006b44:	008a      	lsls	r2, r1, #2
 8006b46:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8006b4a:	f7f9 fba1 	bl	8000290 <__aeabi_uldivmod>
 8006b4e:	4602      	mov	r2, r0
 8006b50:	460b      	mov	r3, r1
 8006b52:	4611      	mov	r1, r2
 8006b54:	4b38      	ldr	r3, [pc, #224]	@ (8006c38 <UART_SetConfig+0x4e4>)
 8006b56:	fba3 2301 	umull	r2, r3, r3, r1
 8006b5a:	095b      	lsrs	r3, r3, #5
 8006b5c:	2264      	movs	r2, #100	@ 0x64
 8006b5e:	fb02 f303 	mul.w	r3, r2, r3
 8006b62:	1acb      	subs	r3, r1, r3
 8006b64:	011b      	lsls	r3, r3, #4
 8006b66:	3332      	adds	r3, #50	@ 0x32
 8006b68:	4a33      	ldr	r2, [pc, #204]	@ (8006c38 <UART_SetConfig+0x4e4>)
 8006b6a:	fba2 2303 	umull	r2, r3, r2, r3
 8006b6e:	095b      	lsrs	r3, r3, #5
 8006b70:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8006b74:	441c      	add	r4, r3
 8006b76:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006b7a:	2200      	movs	r2, #0
 8006b7c:	673b      	str	r3, [r7, #112]	@ 0x70
 8006b7e:	677a      	str	r2, [r7, #116]	@ 0x74
 8006b80:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8006b84:	4642      	mov	r2, r8
 8006b86:	464b      	mov	r3, r9
 8006b88:	1891      	adds	r1, r2, r2
 8006b8a:	60b9      	str	r1, [r7, #8]
 8006b8c:	415b      	adcs	r3, r3
 8006b8e:	60fb      	str	r3, [r7, #12]
 8006b90:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8006b94:	4641      	mov	r1, r8
 8006b96:	1851      	adds	r1, r2, r1
 8006b98:	6039      	str	r1, [r7, #0]
 8006b9a:	4649      	mov	r1, r9
 8006b9c:	414b      	adcs	r3, r1
 8006b9e:	607b      	str	r3, [r7, #4]
 8006ba0:	f04f 0200 	mov.w	r2, #0
 8006ba4:	f04f 0300 	mov.w	r3, #0
 8006ba8:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8006bac:	4659      	mov	r1, fp
 8006bae:	00cb      	lsls	r3, r1, #3
 8006bb0:	4651      	mov	r1, sl
 8006bb2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8006bb6:	4651      	mov	r1, sl
 8006bb8:	00ca      	lsls	r2, r1, #3
 8006bba:	4610      	mov	r0, r2
 8006bbc:	4619      	mov	r1, r3
 8006bbe:	4603      	mov	r3, r0
 8006bc0:	4642      	mov	r2, r8
 8006bc2:	189b      	adds	r3, r3, r2
 8006bc4:	66bb      	str	r3, [r7, #104]	@ 0x68
 8006bc6:	464b      	mov	r3, r9
 8006bc8:	460a      	mov	r2, r1
 8006bca:	eb42 0303 	adc.w	r3, r2, r3
 8006bce:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8006bd0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006bd4:	685b      	ldr	r3, [r3, #4]
 8006bd6:	2200      	movs	r2, #0
 8006bd8:	663b      	str	r3, [r7, #96]	@ 0x60
 8006bda:	667a      	str	r2, [r7, #100]	@ 0x64
 8006bdc:	f04f 0200 	mov.w	r2, #0
 8006be0:	f04f 0300 	mov.w	r3, #0
 8006be4:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8006be8:	4649      	mov	r1, r9
 8006bea:	008b      	lsls	r3, r1, #2
 8006bec:	4641      	mov	r1, r8
 8006bee:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8006bf2:	4641      	mov	r1, r8
 8006bf4:	008a      	lsls	r2, r1, #2
 8006bf6:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8006bfa:	f7f9 fb49 	bl	8000290 <__aeabi_uldivmod>
 8006bfe:	4602      	mov	r2, r0
 8006c00:	460b      	mov	r3, r1
 8006c02:	4b0d      	ldr	r3, [pc, #52]	@ (8006c38 <UART_SetConfig+0x4e4>)
 8006c04:	fba3 1302 	umull	r1, r3, r3, r2
 8006c08:	095b      	lsrs	r3, r3, #5
 8006c0a:	2164      	movs	r1, #100	@ 0x64
 8006c0c:	fb01 f303 	mul.w	r3, r1, r3
 8006c10:	1ad3      	subs	r3, r2, r3
 8006c12:	011b      	lsls	r3, r3, #4
 8006c14:	3332      	adds	r3, #50	@ 0x32
 8006c16:	4a08      	ldr	r2, [pc, #32]	@ (8006c38 <UART_SetConfig+0x4e4>)
 8006c18:	fba2 2303 	umull	r2, r3, r2, r3
 8006c1c:	095b      	lsrs	r3, r3, #5
 8006c1e:	f003 020f 	and.w	r2, r3, #15
 8006c22:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006c26:	681b      	ldr	r3, [r3, #0]
 8006c28:	4422      	add	r2, r4
 8006c2a:	609a      	str	r2, [r3, #8]
}
 8006c2c:	bf00      	nop
 8006c2e:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8006c32:	46bd      	mov	sp, r7
 8006c34:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006c38:	51eb851f 	.word	0x51eb851f

08006c3c <__NVIC_SetPriority>:
{
 8006c3c:	b480      	push	{r7}
 8006c3e:	b083      	sub	sp, #12
 8006c40:	af00      	add	r7, sp, #0
 8006c42:	4603      	mov	r3, r0
 8006c44:	6039      	str	r1, [r7, #0]
 8006c46:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8006c48:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006c4c:	2b00      	cmp	r3, #0
 8006c4e:	db0a      	blt.n	8006c66 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006c50:	683b      	ldr	r3, [r7, #0]
 8006c52:	b2da      	uxtb	r2, r3
 8006c54:	490c      	ldr	r1, [pc, #48]	@ (8006c88 <__NVIC_SetPriority+0x4c>)
 8006c56:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006c5a:	0112      	lsls	r2, r2, #4
 8006c5c:	b2d2      	uxtb	r2, r2
 8006c5e:	440b      	add	r3, r1
 8006c60:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8006c64:	e00a      	b.n	8006c7c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006c66:	683b      	ldr	r3, [r7, #0]
 8006c68:	b2da      	uxtb	r2, r3
 8006c6a:	4908      	ldr	r1, [pc, #32]	@ (8006c8c <__NVIC_SetPriority+0x50>)
 8006c6c:	79fb      	ldrb	r3, [r7, #7]
 8006c6e:	f003 030f 	and.w	r3, r3, #15
 8006c72:	3b04      	subs	r3, #4
 8006c74:	0112      	lsls	r2, r2, #4
 8006c76:	b2d2      	uxtb	r2, r2
 8006c78:	440b      	add	r3, r1
 8006c7a:	761a      	strb	r2, [r3, #24]
}
 8006c7c:	bf00      	nop
 8006c7e:	370c      	adds	r7, #12
 8006c80:	46bd      	mov	sp, r7
 8006c82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006c86:	4770      	bx	lr
 8006c88:	e000e100 	.word	0xe000e100
 8006c8c:	e000ed00 	.word	0xe000ed00

08006c90 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 8006c90:	b580      	push	{r7, lr}
 8006c92:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 8006c94:	4b05      	ldr	r3, [pc, #20]	@ (8006cac <SysTick_Handler+0x1c>)
 8006c96:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 8006c98:	f003 f8ec 	bl	8009e74 <xTaskGetSchedulerState>
 8006c9c:	4603      	mov	r3, r0
 8006c9e:	2b01      	cmp	r3, #1
 8006ca0:	d001      	beq.n	8006ca6 <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 8006ca2:	f004 f819 	bl	800acd8 <xPortSysTickHandler>
  }
}
 8006ca6:	bf00      	nop
 8006ca8:	bd80      	pop	{r7, pc}
 8006caa:	bf00      	nop
 8006cac:	e000e010 	.word	0xe000e010

08006cb0 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8006cb0:	b580      	push	{r7, lr}
 8006cb2:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8006cb4:	2100      	movs	r1, #0
 8006cb6:	f06f 0004 	mvn.w	r0, #4
 8006cba:	f7ff ffbf 	bl	8006c3c <__NVIC_SetPriority>
#endif
}
 8006cbe:	bf00      	nop
 8006cc0:	bd80      	pop	{r7, pc}
	...

08006cc4 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8006cc4:	b480      	push	{r7}
 8006cc6:	b083      	sub	sp, #12
 8006cc8:	af00      	add	r7, sp, #0
 */
__STATIC_FORCEINLINE uint32_t __get_IPSR(void)
{
  uint32_t result;

  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006cca:	f3ef 8305 	mrs	r3, IPSR
 8006cce:	603b      	str	r3, [r7, #0]
  return(result);
 8006cd0:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8006cd2:	2b00      	cmp	r3, #0
 8006cd4:	d003      	beq.n	8006cde <osKernelInitialize+0x1a>
    stat = osErrorISR;
 8006cd6:	f06f 0305 	mvn.w	r3, #5
 8006cda:	607b      	str	r3, [r7, #4]
 8006cdc:	e00c      	b.n	8006cf8 <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 8006cde:	4b0a      	ldr	r3, [pc, #40]	@ (8006d08 <osKernelInitialize+0x44>)
 8006ce0:	681b      	ldr	r3, [r3, #0]
 8006ce2:	2b00      	cmp	r3, #0
 8006ce4:	d105      	bne.n	8006cf2 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8006ce6:	4b08      	ldr	r3, [pc, #32]	@ (8006d08 <osKernelInitialize+0x44>)
 8006ce8:	2201      	movs	r2, #1
 8006cea:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8006cec:	2300      	movs	r3, #0
 8006cee:	607b      	str	r3, [r7, #4]
 8006cf0:	e002      	b.n	8006cf8 <osKernelInitialize+0x34>
    } else {
      stat = osError;
 8006cf2:	f04f 33ff 	mov.w	r3, #4294967295
 8006cf6:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8006cf8:	687b      	ldr	r3, [r7, #4]
}
 8006cfa:	4618      	mov	r0, r3
 8006cfc:	370c      	adds	r7, #12
 8006cfe:	46bd      	mov	sp, r7
 8006d00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d04:	4770      	bx	lr
 8006d06:	bf00      	nop
 8006d08:	2000031c 	.word	0x2000031c

08006d0c <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8006d0c:	b580      	push	{r7, lr}
 8006d0e:	b082      	sub	sp, #8
 8006d10:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006d12:	f3ef 8305 	mrs	r3, IPSR
 8006d16:	603b      	str	r3, [r7, #0]
  return(result);
 8006d18:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8006d1a:	2b00      	cmp	r3, #0
 8006d1c:	d003      	beq.n	8006d26 <osKernelStart+0x1a>
    stat = osErrorISR;
 8006d1e:	f06f 0305 	mvn.w	r3, #5
 8006d22:	607b      	str	r3, [r7, #4]
 8006d24:	e010      	b.n	8006d48 <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 8006d26:	4b0b      	ldr	r3, [pc, #44]	@ (8006d54 <osKernelStart+0x48>)
 8006d28:	681b      	ldr	r3, [r3, #0]
 8006d2a:	2b01      	cmp	r3, #1
 8006d2c:	d109      	bne.n	8006d42 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8006d2e:	f7ff ffbf 	bl	8006cb0 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8006d32:	4b08      	ldr	r3, [pc, #32]	@ (8006d54 <osKernelStart+0x48>)
 8006d34:	2202      	movs	r2, #2
 8006d36:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8006d38:	f002 fb86 	bl	8009448 <vTaskStartScheduler>
      stat = osOK;
 8006d3c:	2300      	movs	r3, #0
 8006d3e:	607b      	str	r3, [r7, #4]
 8006d40:	e002      	b.n	8006d48 <osKernelStart+0x3c>
    } else {
      stat = osError;
 8006d42:	f04f 33ff 	mov.w	r3, #4294967295
 8006d46:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8006d48:	687b      	ldr	r3, [r7, #4]
}
 8006d4a:	4618      	mov	r0, r3
 8006d4c:	3708      	adds	r7, #8
 8006d4e:	46bd      	mov	sp, r7
 8006d50:	bd80      	pop	{r7, pc}
 8006d52:	bf00      	nop
 8006d54:	2000031c 	.word	0x2000031c

08006d58 <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8006d58:	b580      	push	{r7, lr}
 8006d5a:	b08e      	sub	sp, #56	@ 0x38
 8006d5c:	af04      	add	r7, sp, #16
 8006d5e:	60f8      	str	r0, [r7, #12]
 8006d60:	60b9      	str	r1, [r7, #8]
 8006d62:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8006d64:	2300      	movs	r3, #0
 8006d66:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006d68:	f3ef 8305 	mrs	r3, IPSR
 8006d6c:	617b      	str	r3, [r7, #20]
  return(result);
 8006d6e:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8006d70:	2b00      	cmp	r3, #0
 8006d72:	d17e      	bne.n	8006e72 <osThreadNew+0x11a>
 8006d74:	68fb      	ldr	r3, [r7, #12]
 8006d76:	2b00      	cmp	r3, #0
 8006d78:	d07b      	beq.n	8006e72 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 8006d7a:	2380      	movs	r3, #128	@ 0x80
 8006d7c:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 8006d7e:	2318      	movs	r3, #24
 8006d80:	61fb      	str	r3, [r7, #28]

    name = NULL;
 8006d82:	2300      	movs	r3, #0
 8006d84:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 8006d86:	f04f 33ff 	mov.w	r3, #4294967295
 8006d8a:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8006d8c:	687b      	ldr	r3, [r7, #4]
 8006d8e:	2b00      	cmp	r3, #0
 8006d90:	d045      	beq.n	8006e1e <osThreadNew+0xc6>
      if (attr->name != NULL) {
 8006d92:	687b      	ldr	r3, [r7, #4]
 8006d94:	681b      	ldr	r3, [r3, #0]
 8006d96:	2b00      	cmp	r3, #0
 8006d98:	d002      	beq.n	8006da0 <osThreadNew+0x48>
        name = attr->name;
 8006d9a:	687b      	ldr	r3, [r7, #4]
 8006d9c:	681b      	ldr	r3, [r3, #0]
 8006d9e:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 8006da0:	687b      	ldr	r3, [r7, #4]
 8006da2:	699b      	ldr	r3, [r3, #24]
 8006da4:	2b00      	cmp	r3, #0
 8006da6:	d002      	beq.n	8006dae <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 8006da8:	687b      	ldr	r3, [r7, #4]
 8006daa:	699b      	ldr	r3, [r3, #24]
 8006dac:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8006dae:	69fb      	ldr	r3, [r7, #28]
 8006db0:	2b00      	cmp	r3, #0
 8006db2:	d008      	beq.n	8006dc6 <osThreadNew+0x6e>
 8006db4:	69fb      	ldr	r3, [r7, #28]
 8006db6:	2b38      	cmp	r3, #56	@ 0x38
 8006db8:	d805      	bhi.n	8006dc6 <osThreadNew+0x6e>
 8006dba:	687b      	ldr	r3, [r7, #4]
 8006dbc:	685b      	ldr	r3, [r3, #4]
 8006dbe:	f003 0301 	and.w	r3, r3, #1
 8006dc2:	2b00      	cmp	r3, #0
 8006dc4:	d001      	beq.n	8006dca <osThreadNew+0x72>
        return (NULL);
 8006dc6:	2300      	movs	r3, #0
 8006dc8:	e054      	b.n	8006e74 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 8006dca:	687b      	ldr	r3, [r7, #4]
 8006dcc:	695b      	ldr	r3, [r3, #20]
 8006dce:	2b00      	cmp	r3, #0
 8006dd0:	d003      	beq.n	8006dda <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8006dd2:	687b      	ldr	r3, [r7, #4]
 8006dd4:	695b      	ldr	r3, [r3, #20]
 8006dd6:	089b      	lsrs	r3, r3, #2
 8006dd8:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8006dda:	687b      	ldr	r3, [r7, #4]
 8006ddc:	689b      	ldr	r3, [r3, #8]
 8006dde:	2b00      	cmp	r3, #0
 8006de0:	d00e      	beq.n	8006e00 <osThreadNew+0xa8>
 8006de2:	687b      	ldr	r3, [r7, #4]
 8006de4:	68db      	ldr	r3, [r3, #12]
 8006de6:	2ba7      	cmp	r3, #167	@ 0xa7
 8006de8:	d90a      	bls.n	8006e00 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8006dea:	687b      	ldr	r3, [r7, #4]
 8006dec:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8006dee:	2b00      	cmp	r3, #0
 8006df0:	d006      	beq.n	8006e00 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8006df2:	687b      	ldr	r3, [r7, #4]
 8006df4:	695b      	ldr	r3, [r3, #20]
 8006df6:	2b00      	cmp	r3, #0
 8006df8:	d002      	beq.n	8006e00 <osThreadNew+0xa8>
        mem = 1;
 8006dfa:	2301      	movs	r3, #1
 8006dfc:	61bb      	str	r3, [r7, #24]
 8006dfe:	e010      	b.n	8006e22 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8006e00:	687b      	ldr	r3, [r7, #4]
 8006e02:	689b      	ldr	r3, [r3, #8]
 8006e04:	2b00      	cmp	r3, #0
 8006e06:	d10c      	bne.n	8006e22 <osThreadNew+0xca>
 8006e08:	687b      	ldr	r3, [r7, #4]
 8006e0a:	68db      	ldr	r3, [r3, #12]
 8006e0c:	2b00      	cmp	r3, #0
 8006e0e:	d108      	bne.n	8006e22 <osThreadNew+0xca>
 8006e10:	687b      	ldr	r3, [r7, #4]
 8006e12:	691b      	ldr	r3, [r3, #16]
 8006e14:	2b00      	cmp	r3, #0
 8006e16:	d104      	bne.n	8006e22 <osThreadNew+0xca>
          mem = 0;
 8006e18:	2300      	movs	r3, #0
 8006e1a:	61bb      	str	r3, [r7, #24]
 8006e1c:	e001      	b.n	8006e22 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 8006e1e:	2300      	movs	r3, #0
 8006e20:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8006e22:	69bb      	ldr	r3, [r7, #24]
 8006e24:	2b01      	cmp	r3, #1
 8006e26:	d110      	bne.n	8006e4a <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8006e28:	687b      	ldr	r3, [r7, #4]
 8006e2a:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8006e2c:	687a      	ldr	r2, [r7, #4]
 8006e2e:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8006e30:	9202      	str	r2, [sp, #8]
 8006e32:	9301      	str	r3, [sp, #4]
 8006e34:	69fb      	ldr	r3, [r7, #28]
 8006e36:	9300      	str	r3, [sp, #0]
 8006e38:	68bb      	ldr	r3, [r7, #8]
 8006e3a:	6a3a      	ldr	r2, [r7, #32]
 8006e3c:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8006e3e:	68f8      	ldr	r0, [r7, #12]
 8006e40:	f002 f90e 	bl	8009060 <xTaskCreateStatic>
 8006e44:	4603      	mov	r3, r0
 8006e46:	613b      	str	r3, [r7, #16]
 8006e48:	e013      	b.n	8006e72 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 8006e4a:	69bb      	ldr	r3, [r7, #24]
 8006e4c:	2b00      	cmp	r3, #0
 8006e4e:	d110      	bne.n	8006e72 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8006e50:	6a3b      	ldr	r3, [r7, #32]
 8006e52:	b29a      	uxth	r2, r3
 8006e54:	f107 0310 	add.w	r3, r7, #16
 8006e58:	9301      	str	r3, [sp, #4]
 8006e5a:	69fb      	ldr	r3, [r7, #28]
 8006e5c:	9300      	str	r3, [sp, #0]
 8006e5e:	68bb      	ldr	r3, [r7, #8]
 8006e60:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8006e62:	68f8      	ldr	r0, [r7, #12]
 8006e64:	f002 f95c 	bl	8009120 <xTaskCreate>
 8006e68:	4603      	mov	r3, r0
 8006e6a:	2b01      	cmp	r3, #1
 8006e6c:	d001      	beq.n	8006e72 <osThreadNew+0x11a>
            hTask = NULL;
 8006e6e:	2300      	movs	r3, #0
 8006e70:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 8006e72:	693b      	ldr	r3, [r7, #16]
}
 8006e74:	4618      	mov	r0, r3
 8006e76:	3728      	adds	r7, #40	@ 0x28
 8006e78:	46bd      	mov	sp, r7
 8006e7a:	bd80      	pop	{r7, pc}

08006e7c <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 8006e7c:	b580      	push	{r7, lr}
 8006e7e:	b084      	sub	sp, #16
 8006e80:	af00      	add	r7, sp, #0
 8006e82:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006e84:	f3ef 8305 	mrs	r3, IPSR
 8006e88:	60bb      	str	r3, [r7, #8]
  return(result);
 8006e8a:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8006e8c:	2b00      	cmp	r3, #0
 8006e8e:	d003      	beq.n	8006e98 <osDelay+0x1c>
    stat = osErrorISR;
 8006e90:	f06f 0305 	mvn.w	r3, #5
 8006e94:	60fb      	str	r3, [r7, #12]
 8006e96:	e007      	b.n	8006ea8 <osDelay+0x2c>
  }
  else {
    stat = osOK;
 8006e98:	2300      	movs	r3, #0
 8006e9a:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 8006e9c:	687b      	ldr	r3, [r7, #4]
 8006e9e:	2b00      	cmp	r3, #0
 8006ea0:	d002      	beq.n	8006ea8 <osDelay+0x2c>
      vTaskDelay(ticks);
 8006ea2:	6878      	ldr	r0, [r7, #4]
 8006ea4:	f002 fa9a 	bl	80093dc <vTaskDelay>
    }
  }

  return (stat);
 8006ea8:	68fb      	ldr	r3, [r7, #12]
}
 8006eaa:	4618      	mov	r0, r3
 8006eac:	3710      	adds	r7, #16
 8006eae:	46bd      	mov	sp, r7
 8006eb0:	bd80      	pop	{r7, pc}

08006eb2 <osEventFlagsNew>:
}
#endif /* (configUSE_OS2_TIMER == 1) */

/*---------------------------------------------------------------------------*/

osEventFlagsId_t osEventFlagsNew (const osEventFlagsAttr_t *attr) {
 8006eb2:	b580      	push	{r7, lr}
 8006eb4:	b086      	sub	sp, #24
 8006eb6:	af00      	add	r7, sp, #0
 8006eb8:	6078      	str	r0, [r7, #4]
  EventGroupHandle_t hEventGroup;
  int32_t mem;

  hEventGroup = NULL;
 8006eba:	2300      	movs	r3, #0
 8006ebc:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006ebe:	f3ef 8305 	mrs	r3, IPSR
 8006ec2:	60fb      	str	r3, [r7, #12]
  return(result);
 8006ec4:	68fb      	ldr	r3, [r7, #12]

  if (!IS_IRQ()) {
 8006ec6:	2b00      	cmp	r3, #0
 8006ec8:	d12d      	bne.n	8006f26 <osEventFlagsNew+0x74>
    mem = -1;
 8006eca:	f04f 33ff 	mov.w	r3, #4294967295
 8006ece:	613b      	str	r3, [r7, #16]

    if (attr != NULL) {
 8006ed0:	687b      	ldr	r3, [r7, #4]
 8006ed2:	2b00      	cmp	r3, #0
 8006ed4:	d015      	beq.n	8006f02 <osEventFlagsNew+0x50>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticEventGroup_t))) {
 8006ed6:	687b      	ldr	r3, [r7, #4]
 8006ed8:	689b      	ldr	r3, [r3, #8]
 8006eda:	2b00      	cmp	r3, #0
 8006edc:	d006      	beq.n	8006eec <osEventFlagsNew+0x3a>
 8006ede:	687b      	ldr	r3, [r7, #4]
 8006ee0:	68db      	ldr	r3, [r3, #12]
 8006ee2:	2b1f      	cmp	r3, #31
 8006ee4:	d902      	bls.n	8006eec <osEventFlagsNew+0x3a>
        mem = 1;
 8006ee6:	2301      	movs	r3, #1
 8006ee8:	613b      	str	r3, [r7, #16]
 8006eea:	e00c      	b.n	8006f06 <osEventFlagsNew+0x54>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 8006eec:	687b      	ldr	r3, [r7, #4]
 8006eee:	689b      	ldr	r3, [r3, #8]
 8006ef0:	2b00      	cmp	r3, #0
 8006ef2:	d108      	bne.n	8006f06 <osEventFlagsNew+0x54>
 8006ef4:	687b      	ldr	r3, [r7, #4]
 8006ef6:	68db      	ldr	r3, [r3, #12]
 8006ef8:	2b00      	cmp	r3, #0
 8006efa:	d104      	bne.n	8006f06 <osEventFlagsNew+0x54>
          mem = 0;
 8006efc:	2300      	movs	r3, #0
 8006efe:	613b      	str	r3, [r7, #16]
 8006f00:	e001      	b.n	8006f06 <osEventFlagsNew+0x54>
        }
      }
    }
    else {
      mem = 0;
 8006f02:	2300      	movs	r3, #0
 8006f04:	613b      	str	r3, [r7, #16]
    }

    if (mem == 1) {
 8006f06:	693b      	ldr	r3, [r7, #16]
 8006f08:	2b01      	cmp	r3, #1
 8006f0a:	d106      	bne.n	8006f1a <osEventFlagsNew+0x68>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
      hEventGroup = xEventGroupCreateStatic (attr->cb_mem);
 8006f0c:	687b      	ldr	r3, [r7, #4]
 8006f0e:	689b      	ldr	r3, [r3, #8]
 8006f10:	4618      	mov	r0, r3
 8006f12:	f000 fc99 	bl	8007848 <xEventGroupCreateStatic>
 8006f16:	6178      	str	r0, [r7, #20]
 8006f18:	e005      	b.n	8006f26 <osEventFlagsNew+0x74>
      #endif
    }
    else {
      if (mem == 0) {
 8006f1a:	693b      	ldr	r3, [r7, #16]
 8006f1c:	2b00      	cmp	r3, #0
 8006f1e:	d102      	bne.n	8006f26 <osEventFlagsNew+0x74>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          hEventGroup = xEventGroupCreate();
 8006f20:	f000 fccb 	bl	80078ba <xEventGroupCreate>
 8006f24:	6178      	str	r0, [r7, #20]
        #endif
      }
    }
  }

  return ((osEventFlagsId_t)hEventGroup);
 8006f26:	697b      	ldr	r3, [r7, #20]
}
 8006f28:	4618      	mov	r0, r3
 8006f2a:	3718      	adds	r7, #24
 8006f2c:	46bd      	mov	sp, r7
 8006f2e:	bd80      	pop	{r7, pc}

08006f30 <osEventFlagsSet>:

uint32_t osEventFlagsSet (osEventFlagsId_t ef_id, uint32_t flags) {
 8006f30:	b580      	push	{r7, lr}
 8006f32:	b086      	sub	sp, #24
 8006f34:	af00      	add	r7, sp, #0
 8006f36:	6078      	str	r0, [r7, #4]
 8006f38:	6039      	str	r1, [r7, #0]
  EventGroupHandle_t hEventGroup = (EventGroupHandle_t)ef_id;
 8006f3a:	687b      	ldr	r3, [r7, #4]
 8006f3c:	613b      	str	r3, [r7, #16]
  uint32_t rflags;
  BaseType_t yield;

  if ((hEventGroup == NULL) || ((flags & EVENT_FLAGS_INVALID_BITS) != 0U)) {
 8006f3e:	693b      	ldr	r3, [r7, #16]
 8006f40:	2b00      	cmp	r3, #0
 8006f42:	d003      	beq.n	8006f4c <osEventFlagsSet+0x1c>
 8006f44:	683b      	ldr	r3, [r7, #0]
 8006f46:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8006f4a:	d303      	bcc.n	8006f54 <osEventFlagsSet+0x24>
    rflags = (uint32_t)osErrorParameter;
 8006f4c:	f06f 0303 	mvn.w	r3, #3
 8006f50:	617b      	str	r3, [r7, #20]
 8006f52:	e028      	b.n	8006fa6 <osEventFlagsSet+0x76>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006f54:	f3ef 8305 	mrs	r3, IPSR
 8006f58:	60fb      	str	r3, [r7, #12]
  return(result);
 8006f5a:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 8006f5c:	2b00      	cmp	r3, #0
 8006f5e:	d01d      	beq.n	8006f9c <osEventFlagsSet+0x6c>
  #if (configUSE_OS2_EVENTFLAGS_FROM_ISR == 0)
    (void)yield;
    /* Enable timers and xTimerPendFunctionCall function to support osEventFlagsSet from ISR */
    rflags = (uint32_t)osErrorResource;
  #else
    yield = pdFALSE;
 8006f60:	2300      	movs	r3, #0
 8006f62:	60bb      	str	r3, [r7, #8]

    if (xEventGroupSetBitsFromISR (hEventGroup, (EventBits_t)flags, &yield) == pdFAIL) {
 8006f64:	f107 0308 	add.w	r3, r7, #8
 8006f68:	461a      	mov	r2, r3
 8006f6a:	6839      	ldr	r1, [r7, #0]
 8006f6c:	6938      	ldr	r0, [r7, #16]
 8006f6e:	f000 fecb 	bl	8007d08 <xEventGroupSetBitsFromISR>
 8006f72:	4603      	mov	r3, r0
 8006f74:	2b00      	cmp	r3, #0
 8006f76:	d103      	bne.n	8006f80 <osEventFlagsSet+0x50>
      rflags = (uint32_t)osErrorResource;
 8006f78:	f06f 0302 	mvn.w	r3, #2
 8006f7c:	617b      	str	r3, [r7, #20]
 8006f7e:	e012      	b.n	8006fa6 <osEventFlagsSet+0x76>
    } else {
      rflags = flags;
 8006f80:	683b      	ldr	r3, [r7, #0]
 8006f82:	617b      	str	r3, [r7, #20]
      portYIELD_FROM_ISR (yield);
 8006f84:	68bb      	ldr	r3, [r7, #8]
 8006f86:	2b00      	cmp	r3, #0
 8006f88:	d00d      	beq.n	8006fa6 <osEventFlagsSet+0x76>
 8006f8a:	4b09      	ldr	r3, [pc, #36]	@ (8006fb0 <osEventFlagsSet+0x80>)
 8006f8c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8006f90:	601a      	str	r2, [r3, #0]
 8006f92:	f3bf 8f4f 	dsb	sy
 8006f96:	f3bf 8f6f 	isb	sy
 8006f9a:	e004      	b.n	8006fa6 <osEventFlagsSet+0x76>
    }
  #endif
  }
  else {
    rflags = xEventGroupSetBits (hEventGroup, (EventBits_t)flags);
 8006f9c:	6839      	ldr	r1, [r7, #0]
 8006f9e:	6938      	ldr	r0, [r7, #16]
 8006fa0:	f000 fdea 	bl	8007b78 <xEventGroupSetBits>
 8006fa4:	6178      	str	r0, [r7, #20]
  }

  return (rflags);
 8006fa6:	697b      	ldr	r3, [r7, #20]
}
 8006fa8:	4618      	mov	r0, r3
 8006faa:	3718      	adds	r7, #24
 8006fac:	46bd      	mov	sp, r7
 8006fae:	bd80      	pop	{r7, pc}
 8006fb0:	e000ed04 	.word	0xe000ed04

08006fb4 <osEventFlagsClear>:

uint32_t osEventFlagsClear (osEventFlagsId_t ef_id, uint32_t flags) {
 8006fb4:	b580      	push	{r7, lr}
 8006fb6:	b086      	sub	sp, #24
 8006fb8:	af00      	add	r7, sp, #0
 8006fba:	6078      	str	r0, [r7, #4]
 8006fbc:	6039      	str	r1, [r7, #0]
  EventGroupHandle_t hEventGroup = (EventGroupHandle_t)ef_id;
 8006fbe:	687b      	ldr	r3, [r7, #4]
 8006fc0:	613b      	str	r3, [r7, #16]
  uint32_t rflags;

  if ((hEventGroup == NULL) || ((flags & EVENT_FLAGS_INVALID_BITS) != 0U)) {
 8006fc2:	693b      	ldr	r3, [r7, #16]
 8006fc4:	2b00      	cmp	r3, #0
 8006fc6:	d003      	beq.n	8006fd0 <osEventFlagsClear+0x1c>
 8006fc8:	683b      	ldr	r3, [r7, #0]
 8006fca:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8006fce:	d303      	bcc.n	8006fd8 <osEventFlagsClear+0x24>
    rflags = (uint32_t)osErrorParameter;
 8006fd0:	f06f 0303 	mvn.w	r3, #3
 8006fd4:	617b      	str	r3, [r7, #20]
 8006fd6:	e019      	b.n	800700c <osEventFlagsClear+0x58>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8006fd8:	f3ef 8305 	mrs	r3, IPSR
 8006fdc:	60fb      	str	r3, [r7, #12]
  return(result);
 8006fde:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 8006fe0:	2b00      	cmp	r3, #0
 8006fe2:	d00e      	beq.n	8007002 <osEventFlagsClear+0x4e>
  #if (configUSE_OS2_EVENTFLAGS_FROM_ISR == 0)
    /* Enable timers and xTimerPendFunctionCall function to support osEventFlagsSet from ISR */
    rflags = (uint32_t)osErrorResource;
  #else
    rflags = xEventGroupGetBitsFromISR (hEventGroup);
 8006fe4:	6938      	ldr	r0, [r7, #16]
 8006fe6:	f000 fda3 	bl	8007b30 <xEventGroupGetBitsFromISR>
 8006fea:	6178      	str	r0, [r7, #20]

    if (xEventGroupClearBitsFromISR (hEventGroup, (EventBits_t)flags) == pdFAIL) {
 8006fec:	6839      	ldr	r1, [r7, #0]
 8006fee:	6938      	ldr	r0, [r7, #16]
 8006ff0:	f000 fd8a 	bl	8007b08 <xEventGroupClearBitsFromISR>
 8006ff4:	4603      	mov	r3, r0
 8006ff6:	2b00      	cmp	r3, #0
 8006ff8:	d108      	bne.n	800700c <osEventFlagsClear+0x58>
      rflags = (uint32_t)osErrorResource;
 8006ffa:	f06f 0302 	mvn.w	r3, #2
 8006ffe:	617b      	str	r3, [r7, #20]
 8007000:	e004      	b.n	800700c <osEventFlagsClear+0x58>
    }
  #endif
  }
  else {
    rflags = xEventGroupClearBits (hEventGroup, (EventBits_t)flags);
 8007002:	6839      	ldr	r1, [r7, #0]
 8007004:	6938      	ldr	r0, [r7, #16]
 8007006:	f000 fd45 	bl	8007a94 <xEventGroupClearBits>
 800700a:	6178      	str	r0, [r7, #20]
  }

  return (rflags);
 800700c:	697b      	ldr	r3, [r7, #20]
}
 800700e:	4618      	mov	r0, r3
 8007010:	3718      	adds	r7, #24
 8007012:	46bd      	mov	sp, r7
 8007014:	bd80      	pop	{r7, pc}

08007016 <osEventFlagsGet>:

uint32_t osEventFlagsGet (osEventFlagsId_t ef_id) {
 8007016:	b580      	push	{r7, lr}
 8007018:	b086      	sub	sp, #24
 800701a:	af00      	add	r7, sp, #0
 800701c:	6078      	str	r0, [r7, #4]
  EventGroupHandle_t hEventGroup = (EventGroupHandle_t)ef_id;
 800701e:	687b      	ldr	r3, [r7, #4]
 8007020:	613b      	str	r3, [r7, #16]
  uint32_t rflags;

  if (ef_id == NULL) {
 8007022:	687b      	ldr	r3, [r7, #4]
 8007024:	2b00      	cmp	r3, #0
 8007026:	d102      	bne.n	800702e <osEventFlagsGet+0x18>
    rflags = 0U;
 8007028:	2300      	movs	r3, #0
 800702a:	617b      	str	r3, [r7, #20]
 800702c:	e00f      	b.n	800704e <osEventFlagsGet+0x38>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800702e:	f3ef 8305 	mrs	r3, IPSR
 8007032:	60fb      	str	r3, [r7, #12]
  return(result);
 8007034:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 8007036:	2b00      	cmp	r3, #0
 8007038:	d004      	beq.n	8007044 <osEventFlagsGet+0x2e>
    rflags = xEventGroupGetBitsFromISR (hEventGroup);
 800703a:	6938      	ldr	r0, [r7, #16]
 800703c:	f000 fd78 	bl	8007b30 <xEventGroupGetBitsFromISR>
 8007040:	6178      	str	r0, [r7, #20]
 8007042:	e004      	b.n	800704e <osEventFlagsGet+0x38>
  }
  else {
    rflags = xEventGroupGetBits (hEventGroup);
 8007044:	2100      	movs	r1, #0
 8007046:	6938      	ldr	r0, [r7, #16]
 8007048:	f000 fd24 	bl	8007a94 <xEventGroupClearBits>
 800704c:	6178      	str	r0, [r7, #20]
  }

  return (rflags);
 800704e:	697b      	ldr	r3, [r7, #20]
}
 8007050:	4618      	mov	r0, r3
 8007052:	3718      	adds	r7, #24
 8007054:	46bd      	mov	sp, r7
 8007056:	bd80      	pop	{r7, pc}

08007058 <osEventFlagsWait>:

uint32_t osEventFlagsWait (osEventFlagsId_t ef_id, uint32_t flags, uint32_t options, uint32_t timeout) {
 8007058:	b580      	push	{r7, lr}
 800705a:	b08c      	sub	sp, #48	@ 0x30
 800705c:	af02      	add	r7, sp, #8
 800705e:	60f8      	str	r0, [r7, #12]
 8007060:	60b9      	str	r1, [r7, #8]
 8007062:	607a      	str	r2, [r7, #4]
 8007064:	603b      	str	r3, [r7, #0]
  EventGroupHandle_t hEventGroup = (EventGroupHandle_t)ef_id;
 8007066:	68fb      	ldr	r3, [r7, #12]
 8007068:	61bb      	str	r3, [r7, #24]
  BaseType_t wait_all;
  BaseType_t exit_clr;
  uint32_t rflags;

  if ((hEventGroup == NULL) || ((flags & EVENT_FLAGS_INVALID_BITS) != 0U)) {
 800706a:	69bb      	ldr	r3, [r7, #24]
 800706c:	2b00      	cmp	r3, #0
 800706e:	d003      	beq.n	8007078 <osEventFlagsWait+0x20>
 8007070:	68bb      	ldr	r3, [r7, #8]
 8007072:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8007076:	d303      	bcc.n	8007080 <osEventFlagsWait+0x28>
    rflags = (uint32_t)osErrorParameter;
 8007078:	f06f 0303 	mvn.w	r3, #3
 800707c:	61fb      	str	r3, [r7, #28]
 800707e:	e04b      	b.n	8007118 <osEventFlagsWait+0xc0>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8007080:	f3ef 8305 	mrs	r3, IPSR
 8007084:	617b      	str	r3, [r7, #20]
  return(result);
 8007086:	697b      	ldr	r3, [r7, #20]
  }
  else if (IS_IRQ()) {
 8007088:	2b00      	cmp	r3, #0
 800708a:	d003      	beq.n	8007094 <osEventFlagsWait+0x3c>
    rflags = (uint32_t)osErrorISR;
 800708c:	f06f 0305 	mvn.w	r3, #5
 8007090:	61fb      	str	r3, [r7, #28]
 8007092:	e041      	b.n	8007118 <osEventFlagsWait+0xc0>
  }
  else {
    if (options & osFlagsWaitAll) {
 8007094:	687b      	ldr	r3, [r7, #4]
 8007096:	f003 0301 	and.w	r3, r3, #1
 800709a:	2b00      	cmp	r3, #0
 800709c:	d002      	beq.n	80070a4 <osEventFlagsWait+0x4c>
      wait_all = pdTRUE;
 800709e:	2301      	movs	r3, #1
 80070a0:	627b      	str	r3, [r7, #36]	@ 0x24
 80070a2:	e001      	b.n	80070a8 <osEventFlagsWait+0x50>
    } else {
      wait_all = pdFAIL;
 80070a4:	2300      	movs	r3, #0
 80070a6:	627b      	str	r3, [r7, #36]	@ 0x24
    }

    if (options & osFlagsNoClear) {
 80070a8:	687b      	ldr	r3, [r7, #4]
 80070aa:	f003 0302 	and.w	r3, r3, #2
 80070ae:	2b00      	cmp	r3, #0
 80070b0:	d002      	beq.n	80070b8 <osEventFlagsWait+0x60>
      exit_clr = pdFAIL;
 80070b2:	2300      	movs	r3, #0
 80070b4:	623b      	str	r3, [r7, #32]
 80070b6:	e001      	b.n	80070bc <osEventFlagsWait+0x64>
    } else {
      exit_clr = pdTRUE;
 80070b8:	2301      	movs	r3, #1
 80070ba:	623b      	str	r3, [r7, #32]
    }

    rflags = xEventGroupWaitBits (hEventGroup, (EventBits_t)flags, exit_clr, wait_all, (TickType_t)timeout);
 80070bc:	683b      	ldr	r3, [r7, #0]
 80070be:	9300      	str	r3, [sp, #0]
 80070c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80070c2:	6a3a      	ldr	r2, [r7, #32]
 80070c4:	68b9      	ldr	r1, [r7, #8]
 80070c6:	69b8      	ldr	r0, [r7, #24]
 80070c8:	f000 fc12 	bl	80078f0 <xEventGroupWaitBits>
 80070cc:	61f8      	str	r0, [r7, #28]

    if (options & osFlagsWaitAll) {
 80070ce:	687b      	ldr	r3, [r7, #4]
 80070d0:	f003 0301 	and.w	r3, r3, #1
 80070d4:	2b00      	cmp	r3, #0
 80070d6:	d010      	beq.n	80070fa <osEventFlagsWait+0xa2>
      if ((flags & rflags) != flags) {
 80070d8:	68ba      	ldr	r2, [r7, #8]
 80070da:	69fb      	ldr	r3, [r7, #28]
 80070dc:	4013      	ands	r3, r2
 80070de:	68ba      	ldr	r2, [r7, #8]
 80070e0:	429a      	cmp	r2, r3
 80070e2:	d019      	beq.n	8007118 <osEventFlagsWait+0xc0>
        if (timeout > 0U) {
 80070e4:	683b      	ldr	r3, [r7, #0]
 80070e6:	2b00      	cmp	r3, #0
 80070e8:	d003      	beq.n	80070f2 <osEventFlagsWait+0x9a>
          rflags = (uint32_t)osErrorTimeout;
 80070ea:	f06f 0301 	mvn.w	r3, #1
 80070ee:	61fb      	str	r3, [r7, #28]
 80070f0:	e012      	b.n	8007118 <osEventFlagsWait+0xc0>
        } else {
          rflags = (uint32_t)osErrorResource;
 80070f2:	f06f 0302 	mvn.w	r3, #2
 80070f6:	61fb      	str	r3, [r7, #28]
 80070f8:	e00e      	b.n	8007118 <osEventFlagsWait+0xc0>
        }
      }
    }
    else {
      if ((flags & rflags) == 0U) {
 80070fa:	68ba      	ldr	r2, [r7, #8]
 80070fc:	69fb      	ldr	r3, [r7, #28]
 80070fe:	4013      	ands	r3, r2
 8007100:	2b00      	cmp	r3, #0
 8007102:	d109      	bne.n	8007118 <osEventFlagsWait+0xc0>
        if (timeout > 0U) {
 8007104:	683b      	ldr	r3, [r7, #0]
 8007106:	2b00      	cmp	r3, #0
 8007108:	d003      	beq.n	8007112 <osEventFlagsWait+0xba>
          rflags = (uint32_t)osErrorTimeout;
 800710a:	f06f 0301 	mvn.w	r3, #1
 800710e:	61fb      	str	r3, [r7, #28]
 8007110:	e002      	b.n	8007118 <osEventFlagsWait+0xc0>
        } else {
          rflags = (uint32_t)osErrorResource;
 8007112:	f06f 0302 	mvn.w	r3, #2
 8007116:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (rflags);
 8007118:	69fb      	ldr	r3, [r7, #28]
}
 800711a:	4618      	mov	r0, r3
 800711c:	3728      	adds	r7, #40	@ 0x28
 800711e:	46bd      	mov	sp, r7
 8007120:	bd80      	pop	{r7, pc}

08007122 <osMutexNew>:
}

/*---------------------------------------------------------------------------*/
#if (configUSE_OS2_MUTEX == 1)

osMutexId_t osMutexNew (const osMutexAttr_t *attr) {
 8007122:	b580      	push	{r7, lr}
 8007124:	b088      	sub	sp, #32
 8007126:	af00      	add	r7, sp, #0
 8007128:	6078      	str	r0, [r7, #4]
  int32_t  mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hMutex = NULL;
 800712a:	2300      	movs	r3, #0
 800712c:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800712e:	f3ef 8305 	mrs	r3, IPSR
 8007132:	60bb      	str	r3, [r7, #8]
  return(result);
 8007134:	68bb      	ldr	r3, [r7, #8]

  if (!IS_IRQ()) {
 8007136:	2b00      	cmp	r3, #0
 8007138:	d174      	bne.n	8007224 <osMutexNew+0x102>
    if (attr != NULL) {
 800713a:	687b      	ldr	r3, [r7, #4]
 800713c:	2b00      	cmp	r3, #0
 800713e:	d003      	beq.n	8007148 <osMutexNew+0x26>
      type = attr->attr_bits;
 8007140:	687b      	ldr	r3, [r7, #4]
 8007142:	685b      	ldr	r3, [r3, #4]
 8007144:	61bb      	str	r3, [r7, #24]
 8007146:	e001      	b.n	800714c <osMutexNew+0x2a>
    } else {
      type = 0U;
 8007148:	2300      	movs	r3, #0
 800714a:	61bb      	str	r3, [r7, #24]
    }

    if ((type & osMutexRecursive) == osMutexRecursive) {
 800714c:	69bb      	ldr	r3, [r7, #24]
 800714e:	f003 0301 	and.w	r3, r3, #1
 8007152:	2b00      	cmp	r3, #0
 8007154:	d002      	beq.n	800715c <osMutexNew+0x3a>
      rmtx = 1U;
 8007156:	2301      	movs	r3, #1
 8007158:	617b      	str	r3, [r7, #20]
 800715a:	e001      	b.n	8007160 <osMutexNew+0x3e>
    } else {
      rmtx = 0U;
 800715c:	2300      	movs	r3, #0
 800715e:	617b      	str	r3, [r7, #20]
    }

    if ((type & osMutexRobust) != osMutexRobust) {
 8007160:	69bb      	ldr	r3, [r7, #24]
 8007162:	f003 0308 	and.w	r3, r3, #8
 8007166:	2b00      	cmp	r3, #0
 8007168:	d15c      	bne.n	8007224 <osMutexNew+0x102>
      mem = -1;
 800716a:	f04f 33ff 	mov.w	r3, #4294967295
 800716e:	613b      	str	r3, [r7, #16]

      if (attr != NULL) {
 8007170:	687b      	ldr	r3, [r7, #4]
 8007172:	2b00      	cmp	r3, #0
 8007174:	d015      	beq.n	80071a2 <osMutexNew+0x80>
        if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 8007176:	687b      	ldr	r3, [r7, #4]
 8007178:	689b      	ldr	r3, [r3, #8]
 800717a:	2b00      	cmp	r3, #0
 800717c:	d006      	beq.n	800718c <osMutexNew+0x6a>
 800717e:	687b      	ldr	r3, [r7, #4]
 8007180:	68db      	ldr	r3, [r3, #12]
 8007182:	2b4f      	cmp	r3, #79	@ 0x4f
 8007184:	d902      	bls.n	800718c <osMutexNew+0x6a>
          mem = 1;
 8007186:	2301      	movs	r3, #1
 8007188:	613b      	str	r3, [r7, #16]
 800718a:	e00c      	b.n	80071a6 <osMutexNew+0x84>
        }
        else {
          if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 800718c:	687b      	ldr	r3, [r7, #4]
 800718e:	689b      	ldr	r3, [r3, #8]
 8007190:	2b00      	cmp	r3, #0
 8007192:	d108      	bne.n	80071a6 <osMutexNew+0x84>
 8007194:	687b      	ldr	r3, [r7, #4]
 8007196:	68db      	ldr	r3, [r3, #12]
 8007198:	2b00      	cmp	r3, #0
 800719a:	d104      	bne.n	80071a6 <osMutexNew+0x84>
            mem = 0;
 800719c:	2300      	movs	r3, #0
 800719e:	613b      	str	r3, [r7, #16]
 80071a0:	e001      	b.n	80071a6 <osMutexNew+0x84>
          }
        }
      }
      else {
        mem = 0;
 80071a2:	2300      	movs	r3, #0
 80071a4:	613b      	str	r3, [r7, #16]
      }

      if (mem == 1) {
 80071a6:	693b      	ldr	r3, [r7, #16]
 80071a8:	2b01      	cmp	r3, #1
 80071aa:	d112      	bne.n	80071d2 <osMutexNew+0xb0>
        #if (configSUPPORT_STATIC_ALLOCATION == 1)
          if (rmtx != 0U) {
 80071ac:	697b      	ldr	r3, [r7, #20]
 80071ae:	2b00      	cmp	r3, #0
 80071b0:	d007      	beq.n	80071c2 <osMutexNew+0xa0>
            #if (configUSE_RECURSIVE_MUTEXES == 1)
            hMutex = xSemaphoreCreateRecursiveMutexStatic (attr->cb_mem);
 80071b2:	687b      	ldr	r3, [r7, #4]
 80071b4:	689b      	ldr	r3, [r3, #8]
 80071b6:	4619      	mov	r1, r3
 80071b8:	2004      	movs	r0, #4
 80071ba:	f000 ffe4 	bl	8008186 <xQueueCreateMutexStatic>
 80071be:	61f8      	str	r0, [r7, #28]
 80071c0:	e016      	b.n	80071f0 <osMutexNew+0xce>
            #endif
          }
          else {
            hMutex = xSemaphoreCreateMutexStatic (attr->cb_mem);
 80071c2:	687b      	ldr	r3, [r7, #4]
 80071c4:	689b      	ldr	r3, [r3, #8]
 80071c6:	4619      	mov	r1, r3
 80071c8:	2001      	movs	r0, #1
 80071ca:	f000 ffdc 	bl	8008186 <xQueueCreateMutexStatic>
 80071ce:	61f8      	str	r0, [r7, #28]
 80071d0:	e00e      	b.n	80071f0 <osMutexNew+0xce>
          }
        #endif
      }
      else {
        if (mem == 0) {
 80071d2:	693b      	ldr	r3, [r7, #16]
 80071d4:	2b00      	cmp	r3, #0
 80071d6:	d10b      	bne.n	80071f0 <osMutexNew+0xce>
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            if (rmtx != 0U) {
 80071d8:	697b      	ldr	r3, [r7, #20]
 80071da:	2b00      	cmp	r3, #0
 80071dc:	d004      	beq.n	80071e8 <osMutexNew+0xc6>
              #if (configUSE_RECURSIVE_MUTEXES == 1)
              hMutex = xSemaphoreCreateRecursiveMutex ();
 80071de:	2004      	movs	r0, #4
 80071e0:	f000 ffb9 	bl	8008156 <xQueueCreateMutex>
 80071e4:	61f8      	str	r0, [r7, #28]
 80071e6:	e003      	b.n	80071f0 <osMutexNew+0xce>
              #endif
            } else {
              hMutex = xSemaphoreCreateMutex ();
 80071e8:	2001      	movs	r0, #1
 80071ea:	f000 ffb4 	bl	8008156 <xQueueCreateMutex>
 80071ee:	61f8      	str	r0, [r7, #28]
          #endif
        }
      }

      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hMutex != NULL) {
 80071f0:	69fb      	ldr	r3, [r7, #28]
 80071f2:	2b00      	cmp	r3, #0
 80071f4:	d00c      	beq.n	8007210 <osMutexNew+0xee>
        if (attr != NULL) {
 80071f6:	687b      	ldr	r3, [r7, #4]
 80071f8:	2b00      	cmp	r3, #0
 80071fa:	d003      	beq.n	8007204 <osMutexNew+0xe2>
          name = attr->name;
 80071fc:	687b      	ldr	r3, [r7, #4]
 80071fe:	681b      	ldr	r3, [r3, #0]
 8007200:	60fb      	str	r3, [r7, #12]
 8007202:	e001      	b.n	8007208 <osMutexNew+0xe6>
        } else {
          name = NULL;
 8007204:	2300      	movs	r3, #0
 8007206:	60fb      	str	r3, [r7, #12]
        }
        vQueueAddToRegistry (hMutex, name);
 8007208:	68f9      	ldr	r1, [r7, #12]
 800720a:	69f8      	ldr	r0, [r7, #28]
 800720c:	f001 fea0 	bl	8008f50 <vQueueAddToRegistry>
      }
      #endif

      if ((hMutex != NULL) && (rmtx != 0U)) {
 8007210:	69fb      	ldr	r3, [r7, #28]
 8007212:	2b00      	cmp	r3, #0
 8007214:	d006      	beq.n	8007224 <osMutexNew+0x102>
 8007216:	697b      	ldr	r3, [r7, #20]
 8007218:	2b00      	cmp	r3, #0
 800721a:	d003      	beq.n	8007224 <osMutexNew+0x102>
        hMutex = (SemaphoreHandle_t)((uint32_t)hMutex | 1U);
 800721c:	69fb      	ldr	r3, [r7, #28]
 800721e:	f043 0301 	orr.w	r3, r3, #1
 8007222:	61fb      	str	r3, [r7, #28]
      }
    }
  }

  return ((osMutexId_t)hMutex);
 8007224:	69fb      	ldr	r3, [r7, #28]
}
 8007226:	4618      	mov	r0, r3
 8007228:	3720      	adds	r7, #32
 800722a:	46bd      	mov	sp, r7
 800722c:	bd80      	pop	{r7, pc}

0800722e <osMutexAcquire>:

osStatus_t osMutexAcquire (osMutexId_t mutex_id, uint32_t timeout) {
 800722e:	b580      	push	{r7, lr}
 8007230:	b086      	sub	sp, #24
 8007232:	af00      	add	r7, sp, #0
 8007234:	6078      	str	r0, [r7, #4]
 8007236:	6039      	str	r1, [r7, #0]
  SemaphoreHandle_t hMutex;
  osStatus_t stat;
  uint32_t rmtx;

  hMutex = (SemaphoreHandle_t)((uint32_t)mutex_id & ~1U);
 8007238:	687b      	ldr	r3, [r7, #4]
 800723a:	f023 0301 	bic.w	r3, r3, #1
 800723e:	613b      	str	r3, [r7, #16]

  rmtx = (uint32_t)mutex_id & 1U;
 8007240:	687b      	ldr	r3, [r7, #4]
 8007242:	f003 0301 	and.w	r3, r3, #1
 8007246:	60fb      	str	r3, [r7, #12]

  stat = osOK;
 8007248:	2300      	movs	r3, #0
 800724a:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800724c:	f3ef 8305 	mrs	r3, IPSR
 8007250:	60bb      	str	r3, [r7, #8]
  return(result);
 8007252:	68bb      	ldr	r3, [r7, #8]

  if (IS_IRQ()) {
 8007254:	2b00      	cmp	r3, #0
 8007256:	d003      	beq.n	8007260 <osMutexAcquire+0x32>
    stat = osErrorISR;
 8007258:	f06f 0305 	mvn.w	r3, #5
 800725c:	617b      	str	r3, [r7, #20]
 800725e:	e02c      	b.n	80072ba <osMutexAcquire+0x8c>
  }
  else if (hMutex == NULL) {
 8007260:	693b      	ldr	r3, [r7, #16]
 8007262:	2b00      	cmp	r3, #0
 8007264:	d103      	bne.n	800726e <osMutexAcquire+0x40>
    stat = osErrorParameter;
 8007266:	f06f 0303 	mvn.w	r3, #3
 800726a:	617b      	str	r3, [r7, #20]
 800726c:	e025      	b.n	80072ba <osMutexAcquire+0x8c>
  }
  else {
    if (rmtx != 0U) {
 800726e:	68fb      	ldr	r3, [r7, #12]
 8007270:	2b00      	cmp	r3, #0
 8007272:	d011      	beq.n	8007298 <osMutexAcquire+0x6a>
      #if (configUSE_RECURSIVE_MUTEXES == 1)
      if (xSemaphoreTakeRecursive (hMutex, timeout) != pdPASS) {
 8007274:	6839      	ldr	r1, [r7, #0]
 8007276:	6938      	ldr	r0, [r7, #16]
 8007278:	f000 ffd5 	bl	8008226 <xQueueTakeMutexRecursive>
 800727c:	4603      	mov	r3, r0
 800727e:	2b01      	cmp	r3, #1
 8007280:	d01b      	beq.n	80072ba <osMutexAcquire+0x8c>
        if (timeout != 0U) {
 8007282:	683b      	ldr	r3, [r7, #0]
 8007284:	2b00      	cmp	r3, #0
 8007286:	d003      	beq.n	8007290 <osMutexAcquire+0x62>
          stat = osErrorTimeout;
 8007288:	f06f 0301 	mvn.w	r3, #1
 800728c:	617b      	str	r3, [r7, #20]
 800728e:	e014      	b.n	80072ba <osMutexAcquire+0x8c>
        } else {
          stat = osErrorResource;
 8007290:	f06f 0302 	mvn.w	r3, #2
 8007294:	617b      	str	r3, [r7, #20]
 8007296:	e010      	b.n	80072ba <osMutexAcquire+0x8c>
        }
      }
      #endif
    }
    else {
      if (xSemaphoreTake (hMutex, timeout) != pdPASS) {
 8007298:	6839      	ldr	r1, [r7, #0]
 800729a:	6938      	ldr	r0, [r7, #16]
 800729c:	f001 fb7a 	bl	8008994 <xQueueSemaphoreTake>
 80072a0:	4603      	mov	r3, r0
 80072a2:	2b01      	cmp	r3, #1
 80072a4:	d009      	beq.n	80072ba <osMutexAcquire+0x8c>
        if (timeout != 0U) {
 80072a6:	683b      	ldr	r3, [r7, #0]
 80072a8:	2b00      	cmp	r3, #0
 80072aa:	d003      	beq.n	80072b4 <osMutexAcquire+0x86>
          stat = osErrorTimeout;
 80072ac:	f06f 0301 	mvn.w	r3, #1
 80072b0:	617b      	str	r3, [r7, #20]
 80072b2:	e002      	b.n	80072ba <osMutexAcquire+0x8c>
        } else {
          stat = osErrorResource;
 80072b4:	f06f 0302 	mvn.w	r3, #2
 80072b8:	617b      	str	r3, [r7, #20]
        }
      }
    }
  }

  return (stat);
 80072ba:	697b      	ldr	r3, [r7, #20]
}
 80072bc:	4618      	mov	r0, r3
 80072be:	3718      	adds	r7, #24
 80072c0:	46bd      	mov	sp, r7
 80072c2:	bd80      	pop	{r7, pc}

080072c4 <osMutexRelease>:

osStatus_t osMutexRelease (osMutexId_t mutex_id) {
 80072c4:	b580      	push	{r7, lr}
 80072c6:	b086      	sub	sp, #24
 80072c8:	af00      	add	r7, sp, #0
 80072ca:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hMutex;
  osStatus_t stat;
  uint32_t rmtx;

  hMutex = (SemaphoreHandle_t)((uint32_t)mutex_id & ~1U);
 80072cc:	687b      	ldr	r3, [r7, #4]
 80072ce:	f023 0301 	bic.w	r3, r3, #1
 80072d2:	613b      	str	r3, [r7, #16]

  rmtx = (uint32_t)mutex_id & 1U;
 80072d4:	687b      	ldr	r3, [r7, #4]
 80072d6:	f003 0301 	and.w	r3, r3, #1
 80072da:	60fb      	str	r3, [r7, #12]

  stat = osOK;
 80072dc:	2300      	movs	r3, #0
 80072de:	617b      	str	r3, [r7, #20]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 80072e0:	f3ef 8305 	mrs	r3, IPSR
 80072e4:	60bb      	str	r3, [r7, #8]
  return(result);
 80072e6:	68bb      	ldr	r3, [r7, #8]

  if (IS_IRQ()) {
 80072e8:	2b00      	cmp	r3, #0
 80072ea:	d003      	beq.n	80072f4 <osMutexRelease+0x30>
    stat = osErrorISR;
 80072ec:	f06f 0305 	mvn.w	r3, #5
 80072f0:	617b      	str	r3, [r7, #20]
 80072f2:	e01f      	b.n	8007334 <osMutexRelease+0x70>
  }
  else if (hMutex == NULL) {
 80072f4:	693b      	ldr	r3, [r7, #16]
 80072f6:	2b00      	cmp	r3, #0
 80072f8:	d103      	bne.n	8007302 <osMutexRelease+0x3e>
    stat = osErrorParameter;
 80072fa:	f06f 0303 	mvn.w	r3, #3
 80072fe:	617b      	str	r3, [r7, #20]
 8007300:	e018      	b.n	8007334 <osMutexRelease+0x70>
  }
  else {
    if (rmtx != 0U) {
 8007302:	68fb      	ldr	r3, [r7, #12]
 8007304:	2b00      	cmp	r3, #0
 8007306:	d009      	beq.n	800731c <osMutexRelease+0x58>
      #if (configUSE_RECURSIVE_MUTEXES == 1)
      if (xSemaphoreGiveRecursive (hMutex) != pdPASS) {
 8007308:	6938      	ldr	r0, [r7, #16]
 800730a:	f000 ff57 	bl	80081bc <xQueueGiveMutexRecursive>
 800730e:	4603      	mov	r3, r0
 8007310:	2b01      	cmp	r3, #1
 8007312:	d00f      	beq.n	8007334 <osMutexRelease+0x70>
        stat = osErrorResource;
 8007314:	f06f 0302 	mvn.w	r3, #2
 8007318:	617b      	str	r3, [r7, #20]
 800731a:	e00b      	b.n	8007334 <osMutexRelease+0x70>
      }
      #endif
    }
    else {
      if (xSemaphoreGive (hMutex) != pdPASS) {
 800731c:	2300      	movs	r3, #0
 800731e:	2200      	movs	r2, #0
 8007320:	2100      	movs	r1, #0
 8007322:	6938      	ldr	r0, [r7, #16]
 8007324:	f001 f824 	bl	8008370 <xQueueGenericSend>
 8007328:	4603      	mov	r3, r0
 800732a:	2b01      	cmp	r3, #1
 800732c:	d002      	beq.n	8007334 <osMutexRelease+0x70>
        stat = osErrorResource;
 800732e:	f06f 0302 	mvn.w	r3, #2
 8007332:	617b      	str	r3, [r7, #20]
      }
    }
  }

  return (stat);
 8007334:	697b      	ldr	r3, [r7, #20]
}
 8007336:	4618      	mov	r0, r3
 8007338:	3718      	adds	r7, #24
 800733a:	46bd      	mov	sp, r7
 800733c:	bd80      	pop	{r7, pc}

0800733e <osSemaphoreNew>:
}
#endif /* (configUSE_OS2_MUTEX == 1) */

/*---------------------------------------------------------------------------*/

osSemaphoreId_t osSemaphoreNew (uint32_t max_count, uint32_t initial_count, const osSemaphoreAttr_t *attr) {
 800733e:	b580      	push	{r7, lr}
 8007340:	b08a      	sub	sp, #40	@ 0x28
 8007342:	af02      	add	r7, sp, #8
 8007344:	60f8      	str	r0, [r7, #12]
 8007346:	60b9      	str	r1, [r7, #8]
 8007348:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hSemaphore = NULL;
 800734a:	2300      	movs	r3, #0
 800734c:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800734e:	f3ef 8305 	mrs	r3, IPSR
 8007352:	613b      	str	r3, [r7, #16]
  return(result);
 8007354:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (max_count > 0U) && (initial_count <= max_count)) {
 8007356:	2b00      	cmp	r3, #0
 8007358:	d175      	bne.n	8007446 <osSemaphoreNew+0x108>
 800735a:	68fb      	ldr	r3, [r7, #12]
 800735c:	2b00      	cmp	r3, #0
 800735e:	d072      	beq.n	8007446 <osSemaphoreNew+0x108>
 8007360:	68ba      	ldr	r2, [r7, #8]
 8007362:	68fb      	ldr	r3, [r7, #12]
 8007364:	429a      	cmp	r2, r3
 8007366:	d86e      	bhi.n	8007446 <osSemaphoreNew+0x108>
    mem = -1;
 8007368:	f04f 33ff 	mov.w	r3, #4294967295
 800736c:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 800736e:	687b      	ldr	r3, [r7, #4]
 8007370:	2b00      	cmp	r3, #0
 8007372:	d015      	beq.n	80073a0 <osSemaphoreNew+0x62>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticSemaphore_t))) {
 8007374:	687b      	ldr	r3, [r7, #4]
 8007376:	689b      	ldr	r3, [r3, #8]
 8007378:	2b00      	cmp	r3, #0
 800737a:	d006      	beq.n	800738a <osSemaphoreNew+0x4c>
 800737c:	687b      	ldr	r3, [r7, #4]
 800737e:	68db      	ldr	r3, [r3, #12]
 8007380:	2b4f      	cmp	r3, #79	@ 0x4f
 8007382:	d902      	bls.n	800738a <osSemaphoreNew+0x4c>
        mem = 1;
 8007384:	2301      	movs	r3, #1
 8007386:	61bb      	str	r3, [r7, #24]
 8007388:	e00c      	b.n	80073a4 <osSemaphoreNew+0x66>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U)) {
 800738a:	687b      	ldr	r3, [r7, #4]
 800738c:	689b      	ldr	r3, [r3, #8]
 800738e:	2b00      	cmp	r3, #0
 8007390:	d108      	bne.n	80073a4 <osSemaphoreNew+0x66>
 8007392:	687b      	ldr	r3, [r7, #4]
 8007394:	68db      	ldr	r3, [r3, #12]
 8007396:	2b00      	cmp	r3, #0
 8007398:	d104      	bne.n	80073a4 <osSemaphoreNew+0x66>
          mem = 0;
 800739a:	2300      	movs	r3, #0
 800739c:	61bb      	str	r3, [r7, #24]
 800739e:	e001      	b.n	80073a4 <osSemaphoreNew+0x66>
        }
      }
    }
    else {
      mem = 0;
 80073a0:	2300      	movs	r3, #0
 80073a2:	61bb      	str	r3, [r7, #24]
    }

    if (mem != -1) {
 80073a4:	69bb      	ldr	r3, [r7, #24]
 80073a6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80073aa:	d04c      	beq.n	8007446 <osSemaphoreNew+0x108>
      if (max_count == 1U) {
 80073ac:	68fb      	ldr	r3, [r7, #12]
 80073ae:	2b01      	cmp	r3, #1
 80073b0:	d128      	bne.n	8007404 <osSemaphoreNew+0xc6>
        if (mem == 1) {
 80073b2:	69bb      	ldr	r3, [r7, #24]
 80073b4:	2b01      	cmp	r3, #1
 80073b6:	d10a      	bne.n	80073ce <osSemaphoreNew+0x90>
          #if (configSUPPORT_STATIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateBinaryStatic ((StaticSemaphore_t *)attr->cb_mem);
 80073b8:	687b      	ldr	r3, [r7, #4]
 80073ba:	689b      	ldr	r3, [r3, #8]
 80073bc:	2203      	movs	r2, #3
 80073be:	9200      	str	r2, [sp, #0]
 80073c0:	2200      	movs	r2, #0
 80073c2:	2100      	movs	r1, #0
 80073c4:	2001      	movs	r0, #1
 80073c6:	f000 fdd1 	bl	8007f6c <xQueueGenericCreateStatic>
 80073ca:	61f8      	str	r0, [r7, #28]
 80073cc:	e005      	b.n	80073da <osSemaphoreNew+0x9c>
          #endif
        }
        else {
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateBinary();
 80073ce:	2203      	movs	r2, #3
 80073d0:	2100      	movs	r1, #0
 80073d2:	2001      	movs	r0, #1
 80073d4:	f000 fe47 	bl	8008066 <xQueueGenericCreate>
 80073d8:	61f8      	str	r0, [r7, #28]
          #endif
        }

        if ((hSemaphore != NULL) && (initial_count != 0U)) {
 80073da:	69fb      	ldr	r3, [r7, #28]
 80073dc:	2b00      	cmp	r3, #0
 80073de:	d022      	beq.n	8007426 <osSemaphoreNew+0xe8>
 80073e0:	68bb      	ldr	r3, [r7, #8]
 80073e2:	2b00      	cmp	r3, #0
 80073e4:	d01f      	beq.n	8007426 <osSemaphoreNew+0xe8>
          if (xSemaphoreGive (hSemaphore) != pdPASS) {
 80073e6:	2300      	movs	r3, #0
 80073e8:	2200      	movs	r2, #0
 80073ea:	2100      	movs	r1, #0
 80073ec:	69f8      	ldr	r0, [r7, #28]
 80073ee:	f000 ffbf 	bl	8008370 <xQueueGenericSend>
 80073f2:	4603      	mov	r3, r0
 80073f4:	2b01      	cmp	r3, #1
 80073f6:	d016      	beq.n	8007426 <osSemaphoreNew+0xe8>
            vSemaphoreDelete (hSemaphore);
 80073f8:	69f8      	ldr	r0, [r7, #28]
 80073fa:	f001 fc5d 	bl	8008cb8 <vQueueDelete>
            hSemaphore = NULL;
 80073fe:	2300      	movs	r3, #0
 8007400:	61fb      	str	r3, [r7, #28]
 8007402:	e010      	b.n	8007426 <osSemaphoreNew+0xe8>
          }
        }
      }
      else {
        if (mem == 1) {
 8007404:	69bb      	ldr	r3, [r7, #24]
 8007406:	2b01      	cmp	r3, #1
 8007408:	d108      	bne.n	800741c <osSemaphoreNew+0xde>
          #if (configSUPPORT_STATIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateCountingStatic (max_count, initial_count, (StaticSemaphore_t *)attr->cb_mem);
 800740a:	687b      	ldr	r3, [r7, #4]
 800740c:	689b      	ldr	r3, [r3, #8]
 800740e:	461a      	mov	r2, r3
 8007410:	68b9      	ldr	r1, [r7, #8]
 8007412:	68f8      	ldr	r0, [r7, #12]
 8007414:	f000 ff3e 	bl	8008294 <xQueueCreateCountingSemaphoreStatic>
 8007418:	61f8      	str	r0, [r7, #28]
 800741a:	e004      	b.n	8007426 <osSemaphoreNew+0xe8>
          #endif
        }
        else {
          #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
            hSemaphore = xSemaphoreCreateCounting (max_count, initial_count);
 800741c:	68b9      	ldr	r1, [r7, #8]
 800741e:	68f8      	ldr	r0, [r7, #12]
 8007420:	f000 ff71 	bl	8008306 <xQueueCreateCountingSemaphore>
 8007424:	61f8      	str	r0, [r7, #28]
          #endif
        }
      }
      
      #if (configQUEUE_REGISTRY_SIZE > 0)
      if (hSemaphore != NULL) {
 8007426:	69fb      	ldr	r3, [r7, #28]
 8007428:	2b00      	cmp	r3, #0
 800742a:	d00c      	beq.n	8007446 <osSemaphoreNew+0x108>
        if (attr != NULL) {
 800742c:	687b      	ldr	r3, [r7, #4]
 800742e:	2b00      	cmp	r3, #0
 8007430:	d003      	beq.n	800743a <osSemaphoreNew+0xfc>
          name = attr->name;
 8007432:	687b      	ldr	r3, [r7, #4]
 8007434:	681b      	ldr	r3, [r3, #0]
 8007436:	617b      	str	r3, [r7, #20]
 8007438:	e001      	b.n	800743e <osSemaphoreNew+0x100>
        } else {
          name = NULL;
 800743a:	2300      	movs	r3, #0
 800743c:	617b      	str	r3, [r7, #20]
        }
        vQueueAddToRegistry (hSemaphore, name);
 800743e:	6979      	ldr	r1, [r7, #20]
 8007440:	69f8      	ldr	r0, [r7, #28]
 8007442:	f001 fd85 	bl	8008f50 <vQueueAddToRegistry>
      }
      #endif
    }
  }

  return ((osSemaphoreId_t)hSemaphore);
 8007446:	69fb      	ldr	r3, [r7, #28]
}
 8007448:	4618      	mov	r0, r3
 800744a:	3720      	adds	r7, #32
 800744c:	46bd      	mov	sp, r7
 800744e:	bd80      	pop	{r7, pc}

08007450 <osSemaphoreAcquire>:

osStatus_t osSemaphoreAcquire (osSemaphoreId_t semaphore_id, uint32_t timeout) {
 8007450:	b580      	push	{r7, lr}
 8007452:	b086      	sub	sp, #24
 8007454:	af00      	add	r7, sp, #0
 8007456:	6078      	str	r0, [r7, #4]
 8007458:	6039      	str	r1, [r7, #0]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 800745a:	687b      	ldr	r3, [r7, #4]
 800745c:	613b      	str	r3, [r7, #16]
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;
 800745e:	2300      	movs	r3, #0
 8007460:	617b      	str	r3, [r7, #20]

  if (hSemaphore == NULL) {
 8007462:	693b      	ldr	r3, [r7, #16]
 8007464:	2b00      	cmp	r3, #0
 8007466:	d103      	bne.n	8007470 <osSemaphoreAcquire+0x20>
    stat = osErrorParameter;
 8007468:	f06f 0303 	mvn.w	r3, #3
 800746c:	617b      	str	r3, [r7, #20]
 800746e:	e039      	b.n	80074e4 <osSemaphoreAcquire+0x94>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8007470:	f3ef 8305 	mrs	r3, IPSR
 8007474:	60fb      	str	r3, [r7, #12]
  return(result);
 8007476:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 8007478:	2b00      	cmp	r3, #0
 800747a:	d022      	beq.n	80074c2 <osSemaphoreAcquire+0x72>
    if (timeout != 0U) {
 800747c:	683b      	ldr	r3, [r7, #0]
 800747e:	2b00      	cmp	r3, #0
 8007480:	d003      	beq.n	800748a <osSemaphoreAcquire+0x3a>
      stat = osErrorParameter;
 8007482:	f06f 0303 	mvn.w	r3, #3
 8007486:	617b      	str	r3, [r7, #20]
 8007488:	e02c      	b.n	80074e4 <osSemaphoreAcquire+0x94>
    }
    else {
      yield = pdFALSE;
 800748a:	2300      	movs	r3, #0
 800748c:	60bb      	str	r3, [r7, #8]

      if (xSemaphoreTakeFromISR (hSemaphore, &yield) != pdPASS) {
 800748e:	f107 0308 	add.w	r3, r7, #8
 8007492:	461a      	mov	r2, r3
 8007494:	2100      	movs	r1, #0
 8007496:	6938      	ldr	r0, [r7, #16]
 8007498:	f001 fb8c 	bl	8008bb4 <xQueueReceiveFromISR>
 800749c:	4603      	mov	r3, r0
 800749e:	2b01      	cmp	r3, #1
 80074a0:	d003      	beq.n	80074aa <osSemaphoreAcquire+0x5a>
        stat = osErrorResource;
 80074a2:	f06f 0302 	mvn.w	r3, #2
 80074a6:	617b      	str	r3, [r7, #20]
 80074a8:	e01c      	b.n	80074e4 <osSemaphoreAcquire+0x94>
      } else {
        portYIELD_FROM_ISR (yield);
 80074aa:	68bb      	ldr	r3, [r7, #8]
 80074ac:	2b00      	cmp	r3, #0
 80074ae:	d019      	beq.n	80074e4 <osSemaphoreAcquire+0x94>
 80074b0:	4b0f      	ldr	r3, [pc, #60]	@ (80074f0 <osSemaphoreAcquire+0xa0>)
 80074b2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80074b6:	601a      	str	r2, [r3, #0]
 80074b8:	f3bf 8f4f 	dsb	sy
 80074bc:	f3bf 8f6f 	isb	sy
 80074c0:	e010      	b.n	80074e4 <osSemaphoreAcquire+0x94>
      }
    }
  }
  else {
    if (xSemaphoreTake (hSemaphore, (TickType_t)timeout) != pdPASS) {
 80074c2:	6839      	ldr	r1, [r7, #0]
 80074c4:	6938      	ldr	r0, [r7, #16]
 80074c6:	f001 fa65 	bl	8008994 <xQueueSemaphoreTake>
 80074ca:	4603      	mov	r3, r0
 80074cc:	2b01      	cmp	r3, #1
 80074ce:	d009      	beq.n	80074e4 <osSemaphoreAcquire+0x94>
      if (timeout != 0U) {
 80074d0:	683b      	ldr	r3, [r7, #0]
 80074d2:	2b00      	cmp	r3, #0
 80074d4:	d003      	beq.n	80074de <osSemaphoreAcquire+0x8e>
        stat = osErrorTimeout;
 80074d6:	f06f 0301 	mvn.w	r3, #1
 80074da:	617b      	str	r3, [r7, #20]
 80074dc:	e002      	b.n	80074e4 <osSemaphoreAcquire+0x94>
      } else {
        stat = osErrorResource;
 80074de:	f06f 0302 	mvn.w	r3, #2
 80074e2:	617b      	str	r3, [r7, #20]
      }
    }
  }

  return (stat);
 80074e4:	697b      	ldr	r3, [r7, #20]
}
 80074e6:	4618      	mov	r0, r3
 80074e8:	3718      	adds	r7, #24
 80074ea:	46bd      	mov	sp, r7
 80074ec:	bd80      	pop	{r7, pc}
 80074ee:	bf00      	nop
 80074f0:	e000ed04 	.word	0xe000ed04

080074f4 <osSemaphoreRelease>:

osStatus_t osSemaphoreRelease (osSemaphoreId_t semaphore_id) {
 80074f4:	b580      	push	{r7, lr}
 80074f6:	b086      	sub	sp, #24
 80074f8:	af00      	add	r7, sp, #0
 80074fa:	6078      	str	r0, [r7, #4]
  SemaphoreHandle_t hSemaphore = (SemaphoreHandle_t)semaphore_id;
 80074fc:	687b      	ldr	r3, [r7, #4]
 80074fe:	613b      	str	r3, [r7, #16]
  osStatus_t stat;
  BaseType_t yield;

  stat = osOK;
 8007500:	2300      	movs	r3, #0
 8007502:	617b      	str	r3, [r7, #20]

  if (hSemaphore == NULL) {
 8007504:	693b      	ldr	r3, [r7, #16]
 8007506:	2b00      	cmp	r3, #0
 8007508:	d103      	bne.n	8007512 <osSemaphoreRelease+0x1e>
    stat = osErrorParameter;
 800750a:	f06f 0303 	mvn.w	r3, #3
 800750e:	617b      	str	r3, [r7, #20]
 8007510:	e02c      	b.n	800756c <osSemaphoreRelease+0x78>
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8007512:	f3ef 8305 	mrs	r3, IPSR
 8007516:	60fb      	str	r3, [r7, #12]
  return(result);
 8007518:	68fb      	ldr	r3, [r7, #12]
  }
  else if (IS_IRQ()) {
 800751a:	2b00      	cmp	r3, #0
 800751c:	d01a      	beq.n	8007554 <osSemaphoreRelease+0x60>
    yield = pdFALSE;
 800751e:	2300      	movs	r3, #0
 8007520:	60bb      	str	r3, [r7, #8]

    if (xSemaphoreGiveFromISR (hSemaphore, &yield) != pdTRUE) {
 8007522:	f107 0308 	add.w	r3, r7, #8
 8007526:	4619      	mov	r1, r3
 8007528:	6938      	ldr	r0, [r7, #16]
 800752a:	f001 f8c1 	bl	80086b0 <xQueueGiveFromISR>
 800752e:	4603      	mov	r3, r0
 8007530:	2b01      	cmp	r3, #1
 8007532:	d003      	beq.n	800753c <osSemaphoreRelease+0x48>
      stat = osErrorResource;
 8007534:	f06f 0302 	mvn.w	r3, #2
 8007538:	617b      	str	r3, [r7, #20]
 800753a:	e017      	b.n	800756c <osSemaphoreRelease+0x78>
    } else {
      portYIELD_FROM_ISR (yield);
 800753c:	68bb      	ldr	r3, [r7, #8]
 800753e:	2b00      	cmp	r3, #0
 8007540:	d014      	beq.n	800756c <osSemaphoreRelease+0x78>
 8007542:	4b0d      	ldr	r3, [pc, #52]	@ (8007578 <osSemaphoreRelease+0x84>)
 8007544:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007548:	601a      	str	r2, [r3, #0]
 800754a:	f3bf 8f4f 	dsb	sy
 800754e:	f3bf 8f6f 	isb	sy
 8007552:	e00b      	b.n	800756c <osSemaphoreRelease+0x78>
    }
  }
  else {
    if (xSemaphoreGive (hSemaphore) != pdPASS) {
 8007554:	2300      	movs	r3, #0
 8007556:	2200      	movs	r2, #0
 8007558:	2100      	movs	r1, #0
 800755a:	6938      	ldr	r0, [r7, #16]
 800755c:	f000 ff08 	bl	8008370 <xQueueGenericSend>
 8007560:	4603      	mov	r3, r0
 8007562:	2b01      	cmp	r3, #1
 8007564:	d002      	beq.n	800756c <osSemaphoreRelease+0x78>
      stat = osErrorResource;
 8007566:	f06f 0302 	mvn.w	r3, #2
 800756a:	617b      	str	r3, [r7, #20]
    }
  }

  return (stat);
 800756c:	697b      	ldr	r3, [r7, #20]
}
 800756e:	4618      	mov	r0, r3
 8007570:	3718      	adds	r7, #24
 8007572:	46bd      	mov	sp, r7
 8007574:	bd80      	pop	{r7, pc}
 8007576:	bf00      	nop
 8007578:	e000ed04 	.word	0xe000ed04

0800757c <osMessageQueueNew>:
  return (stat);
}

/*---------------------------------------------------------------------------*/

osMessageQueueId_t osMessageQueueNew (uint32_t msg_count, uint32_t msg_size, const osMessageQueueAttr_t *attr) {
 800757c:	b580      	push	{r7, lr}
 800757e:	b08a      	sub	sp, #40	@ 0x28
 8007580:	af02      	add	r7, sp, #8
 8007582:	60f8      	str	r0, [r7, #12]
 8007584:	60b9      	str	r1, [r7, #8]
 8007586:	607a      	str	r2, [r7, #4]
  int32_t mem;
  #if (configQUEUE_REGISTRY_SIZE > 0)
  const char *name;
  #endif

  hQueue = NULL;
 8007588:	2300      	movs	r3, #0
 800758a:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800758c:	f3ef 8305 	mrs	r3, IPSR
 8007590:	613b      	str	r3, [r7, #16]
  return(result);
 8007592:	693b      	ldr	r3, [r7, #16]

  if (!IS_IRQ() && (msg_count > 0U) && (msg_size > 0U)) {
 8007594:	2b00      	cmp	r3, #0
 8007596:	d15f      	bne.n	8007658 <osMessageQueueNew+0xdc>
 8007598:	68fb      	ldr	r3, [r7, #12]
 800759a:	2b00      	cmp	r3, #0
 800759c:	d05c      	beq.n	8007658 <osMessageQueueNew+0xdc>
 800759e:	68bb      	ldr	r3, [r7, #8]
 80075a0:	2b00      	cmp	r3, #0
 80075a2:	d059      	beq.n	8007658 <osMessageQueueNew+0xdc>
    mem = -1;
 80075a4:	f04f 33ff 	mov.w	r3, #4294967295
 80075a8:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 80075aa:	687b      	ldr	r3, [r7, #4]
 80075ac:	2b00      	cmp	r3, #0
 80075ae:	d029      	beq.n	8007604 <osMessageQueueNew+0x88>
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 80075b0:	687b      	ldr	r3, [r7, #4]
 80075b2:	689b      	ldr	r3, [r3, #8]
 80075b4:	2b00      	cmp	r3, #0
 80075b6:	d012      	beq.n	80075de <osMessageQueueNew+0x62>
 80075b8:	687b      	ldr	r3, [r7, #4]
 80075ba:	68db      	ldr	r3, [r3, #12]
 80075bc:	2b4f      	cmp	r3, #79	@ 0x4f
 80075be:	d90e      	bls.n	80075de <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 80075c0:	687b      	ldr	r3, [r7, #4]
 80075c2:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem != NULL) && (attr->cb_size >= sizeof(StaticQueue_t)) &&
 80075c4:	2b00      	cmp	r3, #0
 80075c6:	d00a      	beq.n	80075de <osMessageQueueNew+0x62>
          (attr->mq_mem != NULL) && (attr->mq_size >= (msg_count * msg_size))) {
 80075c8:	687b      	ldr	r3, [r7, #4]
 80075ca:	695a      	ldr	r2, [r3, #20]
 80075cc:	68fb      	ldr	r3, [r7, #12]
 80075ce:	68b9      	ldr	r1, [r7, #8]
 80075d0:	fb01 f303 	mul.w	r3, r1, r3
 80075d4:	429a      	cmp	r2, r3
 80075d6:	d302      	bcc.n	80075de <osMessageQueueNew+0x62>
        mem = 1;
 80075d8:	2301      	movs	r3, #1
 80075da:	61bb      	str	r3, [r7, #24]
 80075dc:	e014      	b.n	8007608 <osMessageQueueNew+0x8c>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 80075de:	687b      	ldr	r3, [r7, #4]
 80075e0:	689b      	ldr	r3, [r3, #8]
 80075e2:	2b00      	cmp	r3, #0
 80075e4:	d110      	bne.n	8007608 <osMessageQueueNew+0x8c>
 80075e6:	687b      	ldr	r3, [r7, #4]
 80075e8:	68db      	ldr	r3, [r3, #12]
 80075ea:	2b00      	cmp	r3, #0
 80075ec:	d10c      	bne.n	8007608 <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 80075ee:	687b      	ldr	r3, [r7, #4]
 80075f0:	691b      	ldr	r3, [r3, #16]
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) &&
 80075f2:	2b00      	cmp	r3, #0
 80075f4:	d108      	bne.n	8007608 <osMessageQueueNew+0x8c>
            (attr->mq_mem == NULL) && (attr->mq_size == 0U)) {
 80075f6:	687b      	ldr	r3, [r7, #4]
 80075f8:	695b      	ldr	r3, [r3, #20]
 80075fa:	2b00      	cmp	r3, #0
 80075fc:	d104      	bne.n	8007608 <osMessageQueueNew+0x8c>
          mem = 0;
 80075fe:	2300      	movs	r3, #0
 8007600:	61bb      	str	r3, [r7, #24]
 8007602:	e001      	b.n	8007608 <osMessageQueueNew+0x8c>
        }
      }
    }
    else {
      mem = 0;
 8007604:	2300      	movs	r3, #0
 8007606:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8007608:	69bb      	ldr	r3, [r7, #24]
 800760a:	2b01      	cmp	r3, #1
 800760c:	d10b      	bne.n	8007626 <osMessageQueueNew+0xaa>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hQueue = xQueueCreateStatic (msg_count, msg_size, attr->mq_mem, attr->cb_mem);
 800760e:	687b      	ldr	r3, [r7, #4]
 8007610:	691a      	ldr	r2, [r3, #16]
 8007612:	687b      	ldr	r3, [r7, #4]
 8007614:	689b      	ldr	r3, [r3, #8]
 8007616:	2100      	movs	r1, #0
 8007618:	9100      	str	r1, [sp, #0]
 800761a:	68b9      	ldr	r1, [r7, #8]
 800761c:	68f8      	ldr	r0, [r7, #12]
 800761e:	f000 fca5 	bl	8007f6c <xQueueGenericCreateStatic>
 8007622:	61f8      	str	r0, [r7, #28]
 8007624:	e008      	b.n	8007638 <osMessageQueueNew+0xbc>
      #endif
    }
    else {
      if (mem == 0) {
 8007626:	69bb      	ldr	r3, [r7, #24]
 8007628:	2b00      	cmp	r3, #0
 800762a:	d105      	bne.n	8007638 <osMessageQueueNew+0xbc>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          hQueue = xQueueCreate (msg_count, msg_size);
 800762c:	2200      	movs	r2, #0
 800762e:	68b9      	ldr	r1, [r7, #8]
 8007630:	68f8      	ldr	r0, [r7, #12]
 8007632:	f000 fd18 	bl	8008066 <xQueueGenericCreate>
 8007636:	61f8      	str	r0, [r7, #28]
        #endif
      }
    }

    #if (configQUEUE_REGISTRY_SIZE > 0)
    if (hQueue != NULL) {
 8007638:	69fb      	ldr	r3, [r7, #28]
 800763a:	2b00      	cmp	r3, #0
 800763c:	d00c      	beq.n	8007658 <osMessageQueueNew+0xdc>
      if (attr != NULL) {
 800763e:	687b      	ldr	r3, [r7, #4]
 8007640:	2b00      	cmp	r3, #0
 8007642:	d003      	beq.n	800764c <osMessageQueueNew+0xd0>
        name = attr->name;
 8007644:	687b      	ldr	r3, [r7, #4]
 8007646:	681b      	ldr	r3, [r3, #0]
 8007648:	617b      	str	r3, [r7, #20]
 800764a:	e001      	b.n	8007650 <osMessageQueueNew+0xd4>
      } else {
        name = NULL;
 800764c:	2300      	movs	r3, #0
 800764e:	617b      	str	r3, [r7, #20]
      }
      vQueueAddToRegistry (hQueue, name);
 8007650:	6979      	ldr	r1, [r7, #20]
 8007652:	69f8      	ldr	r0, [r7, #28]
 8007654:	f001 fc7c 	bl	8008f50 <vQueueAddToRegistry>
    }
    #endif

  }

  return ((osMessageQueueId_t)hQueue);
 8007658:	69fb      	ldr	r3, [r7, #28]
}
 800765a:	4618      	mov	r0, r3
 800765c:	3720      	adds	r7, #32
 800765e:	46bd      	mov	sp, r7
 8007660:	bd80      	pop	{r7, pc}
	...

08007664 <osMessageQueuePut>:

osStatus_t osMessageQueuePut (osMessageQueueId_t mq_id, const void *msg_ptr, uint8_t msg_prio, uint32_t timeout) {
 8007664:	b580      	push	{r7, lr}
 8007666:	b088      	sub	sp, #32
 8007668:	af00      	add	r7, sp, #0
 800766a:	60f8      	str	r0, [r7, #12]
 800766c:	60b9      	str	r1, [r7, #8]
 800766e:	603b      	str	r3, [r7, #0]
 8007670:	4613      	mov	r3, r2
 8007672:	71fb      	strb	r3, [r7, #7]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 8007674:	68fb      	ldr	r3, [r7, #12]
 8007676:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 8007678:	2300      	movs	r3, #0
 800767a:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800767c:	f3ef 8305 	mrs	r3, IPSR
 8007680:	617b      	str	r3, [r7, #20]
  return(result);
 8007682:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 8007684:	2b00      	cmp	r3, #0
 8007686:	d028      	beq.n	80076da <osMessageQueuePut+0x76>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8007688:	69bb      	ldr	r3, [r7, #24]
 800768a:	2b00      	cmp	r3, #0
 800768c:	d005      	beq.n	800769a <osMessageQueuePut+0x36>
 800768e:	68bb      	ldr	r3, [r7, #8]
 8007690:	2b00      	cmp	r3, #0
 8007692:	d002      	beq.n	800769a <osMessageQueuePut+0x36>
 8007694:	683b      	ldr	r3, [r7, #0]
 8007696:	2b00      	cmp	r3, #0
 8007698:	d003      	beq.n	80076a2 <osMessageQueuePut+0x3e>
      stat = osErrorParameter;
 800769a:	f06f 0303 	mvn.w	r3, #3
 800769e:	61fb      	str	r3, [r7, #28]
 80076a0:	e038      	b.n	8007714 <osMessageQueuePut+0xb0>
    }
    else {
      yield = pdFALSE;
 80076a2:	2300      	movs	r3, #0
 80076a4:	613b      	str	r3, [r7, #16]

      if (xQueueSendToBackFromISR (hQueue, msg_ptr, &yield) != pdTRUE) {
 80076a6:	f107 0210 	add.w	r2, r7, #16
 80076aa:	2300      	movs	r3, #0
 80076ac:	68b9      	ldr	r1, [r7, #8]
 80076ae:	69b8      	ldr	r0, [r7, #24]
 80076b0:	f000 ff60 	bl	8008574 <xQueueGenericSendFromISR>
 80076b4:	4603      	mov	r3, r0
 80076b6:	2b01      	cmp	r3, #1
 80076b8:	d003      	beq.n	80076c2 <osMessageQueuePut+0x5e>
        stat = osErrorResource;
 80076ba:	f06f 0302 	mvn.w	r3, #2
 80076be:	61fb      	str	r3, [r7, #28]
 80076c0:	e028      	b.n	8007714 <osMessageQueuePut+0xb0>
      } else {
        portYIELD_FROM_ISR (yield);
 80076c2:	693b      	ldr	r3, [r7, #16]
 80076c4:	2b00      	cmp	r3, #0
 80076c6:	d025      	beq.n	8007714 <osMessageQueuePut+0xb0>
 80076c8:	4b15      	ldr	r3, [pc, #84]	@ (8007720 <osMessageQueuePut+0xbc>)
 80076ca:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80076ce:	601a      	str	r2, [r3, #0]
 80076d0:	f3bf 8f4f 	dsb	sy
 80076d4:	f3bf 8f6f 	isb	sy
 80076d8:	e01c      	b.n	8007714 <osMessageQueuePut+0xb0>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 80076da:	69bb      	ldr	r3, [r7, #24]
 80076dc:	2b00      	cmp	r3, #0
 80076de:	d002      	beq.n	80076e6 <osMessageQueuePut+0x82>
 80076e0:	68bb      	ldr	r3, [r7, #8]
 80076e2:	2b00      	cmp	r3, #0
 80076e4:	d103      	bne.n	80076ee <osMessageQueuePut+0x8a>
      stat = osErrorParameter;
 80076e6:	f06f 0303 	mvn.w	r3, #3
 80076ea:	61fb      	str	r3, [r7, #28]
 80076ec:	e012      	b.n	8007714 <osMessageQueuePut+0xb0>
    }
    else {
      if (xQueueSendToBack (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 80076ee:	2300      	movs	r3, #0
 80076f0:	683a      	ldr	r2, [r7, #0]
 80076f2:	68b9      	ldr	r1, [r7, #8]
 80076f4:	69b8      	ldr	r0, [r7, #24]
 80076f6:	f000 fe3b 	bl	8008370 <xQueueGenericSend>
 80076fa:	4603      	mov	r3, r0
 80076fc:	2b01      	cmp	r3, #1
 80076fe:	d009      	beq.n	8007714 <osMessageQueuePut+0xb0>
        if (timeout != 0U) {
 8007700:	683b      	ldr	r3, [r7, #0]
 8007702:	2b00      	cmp	r3, #0
 8007704:	d003      	beq.n	800770e <osMessageQueuePut+0xaa>
          stat = osErrorTimeout;
 8007706:	f06f 0301 	mvn.w	r3, #1
 800770a:	61fb      	str	r3, [r7, #28]
 800770c:	e002      	b.n	8007714 <osMessageQueuePut+0xb0>
        } else {
          stat = osErrorResource;
 800770e:	f06f 0302 	mvn.w	r3, #2
 8007712:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 8007714:	69fb      	ldr	r3, [r7, #28]
}
 8007716:	4618      	mov	r0, r3
 8007718:	3720      	adds	r7, #32
 800771a:	46bd      	mov	sp, r7
 800771c:	bd80      	pop	{r7, pc}
 800771e:	bf00      	nop
 8007720:	e000ed04 	.word	0xe000ed04

08007724 <osMessageQueueGet>:

osStatus_t osMessageQueueGet (osMessageQueueId_t mq_id, void *msg_ptr, uint8_t *msg_prio, uint32_t timeout) {
 8007724:	b580      	push	{r7, lr}
 8007726:	b088      	sub	sp, #32
 8007728:	af00      	add	r7, sp, #0
 800772a:	60f8      	str	r0, [r7, #12]
 800772c:	60b9      	str	r1, [r7, #8]
 800772e:	607a      	str	r2, [r7, #4]
 8007730:	603b      	str	r3, [r7, #0]
  QueueHandle_t hQueue = (QueueHandle_t)mq_id;
 8007732:	68fb      	ldr	r3, [r7, #12]
 8007734:	61bb      	str	r3, [r7, #24]
  osStatus_t stat;
  BaseType_t yield;

  (void)msg_prio; /* Message priority is ignored */

  stat = osOK;
 8007736:	2300      	movs	r3, #0
 8007738:	61fb      	str	r3, [r7, #28]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 800773a:	f3ef 8305 	mrs	r3, IPSR
 800773e:	617b      	str	r3, [r7, #20]
  return(result);
 8007740:	697b      	ldr	r3, [r7, #20]

  if (IS_IRQ()) {
 8007742:	2b00      	cmp	r3, #0
 8007744:	d028      	beq.n	8007798 <osMessageQueueGet+0x74>
    if ((hQueue == NULL) || (msg_ptr == NULL) || (timeout != 0U)) {
 8007746:	69bb      	ldr	r3, [r7, #24]
 8007748:	2b00      	cmp	r3, #0
 800774a:	d005      	beq.n	8007758 <osMessageQueueGet+0x34>
 800774c:	68bb      	ldr	r3, [r7, #8]
 800774e:	2b00      	cmp	r3, #0
 8007750:	d002      	beq.n	8007758 <osMessageQueueGet+0x34>
 8007752:	683b      	ldr	r3, [r7, #0]
 8007754:	2b00      	cmp	r3, #0
 8007756:	d003      	beq.n	8007760 <osMessageQueueGet+0x3c>
      stat = osErrorParameter;
 8007758:	f06f 0303 	mvn.w	r3, #3
 800775c:	61fb      	str	r3, [r7, #28]
 800775e:	e037      	b.n	80077d0 <osMessageQueueGet+0xac>
    }
    else {
      yield = pdFALSE;
 8007760:	2300      	movs	r3, #0
 8007762:	613b      	str	r3, [r7, #16]

      if (xQueueReceiveFromISR (hQueue, msg_ptr, &yield) != pdPASS) {
 8007764:	f107 0310 	add.w	r3, r7, #16
 8007768:	461a      	mov	r2, r3
 800776a:	68b9      	ldr	r1, [r7, #8]
 800776c:	69b8      	ldr	r0, [r7, #24]
 800776e:	f001 fa21 	bl	8008bb4 <xQueueReceiveFromISR>
 8007772:	4603      	mov	r3, r0
 8007774:	2b01      	cmp	r3, #1
 8007776:	d003      	beq.n	8007780 <osMessageQueueGet+0x5c>
        stat = osErrorResource;
 8007778:	f06f 0302 	mvn.w	r3, #2
 800777c:	61fb      	str	r3, [r7, #28]
 800777e:	e027      	b.n	80077d0 <osMessageQueueGet+0xac>
      } else {
        portYIELD_FROM_ISR (yield);
 8007780:	693b      	ldr	r3, [r7, #16]
 8007782:	2b00      	cmp	r3, #0
 8007784:	d024      	beq.n	80077d0 <osMessageQueueGet+0xac>
 8007786:	4b15      	ldr	r3, [pc, #84]	@ (80077dc <osMessageQueueGet+0xb8>)
 8007788:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800778c:	601a      	str	r2, [r3, #0]
 800778e:	f3bf 8f4f 	dsb	sy
 8007792:	f3bf 8f6f 	isb	sy
 8007796:	e01b      	b.n	80077d0 <osMessageQueueGet+0xac>
      }
    }
  }
  else {
    if ((hQueue == NULL) || (msg_ptr == NULL)) {
 8007798:	69bb      	ldr	r3, [r7, #24]
 800779a:	2b00      	cmp	r3, #0
 800779c:	d002      	beq.n	80077a4 <osMessageQueueGet+0x80>
 800779e:	68bb      	ldr	r3, [r7, #8]
 80077a0:	2b00      	cmp	r3, #0
 80077a2:	d103      	bne.n	80077ac <osMessageQueueGet+0x88>
      stat = osErrorParameter;
 80077a4:	f06f 0303 	mvn.w	r3, #3
 80077a8:	61fb      	str	r3, [r7, #28]
 80077aa:	e011      	b.n	80077d0 <osMessageQueueGet+0xac>
    }
    else {
      if (xQueueReceive (hQueue, msg_ptr, (TickType_t)timeout) != pdPASS) {
 80077ac:	683a      	ldr	r2, [r7, #0]
 80077ae:	68b9      	ldr	r1, [r7, #8]
 80077b0:	69b8      	ldr	r0, [r7, #24]
 80077b2:	f001 f80d 	bl	80087d0 <xQueueReceive>
 80077b6:	4603      	mov	r3, r0
 80077b8:	2b01      	cmp	r3, #1
 80077ba:	d009      	beq.n	80077d0 <osMessageQueueGet+0xac>
        if (timeout != 0U) {
 80077bc:	683b      	ldr	r3, [r7, #0]
 80077be:	2b00      	cmp	r3, #0
 80077c0:	d003      	beq.n	80077ca <osMessageQueueGet+0xa6>
          stat = osErrorTimeout;
 80077c2:	f06f 0301 	mvn.w	r3, #1
 80077c6:	61fb      	str	r3, [r7, #28]
 80077c8:	e002      	b.n	80077d0 <osMessageQueueGet+0xac>
        } else {
          stat = osErrorResource;
 80077ca:	f06f 0302 	mvn.w	r3, #2
 80077ce:	61fb      	str	r3, [r7, #28]
        }
      }
    }
  }

  return (stat);
 80077d0:	69fb      	ldr	r3, [r7, #28]
}
 80077d2:	4618      	mov	r0, r3
 80077d4:	3720      	adds	r7, #32
 80077d6:	46bd      	mov	sp, r7
 80077d8:	bd80      	pop	{r7, pc}
 80077da:	bf00      	nop
 80077dc:	e000ed04 	.word	0xe000ed04

080077e0 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 80077e0:	b480      	push	{r7}
 80077e2:	b085      	sub	sp, #20
 80077e4:	af00      	add	r7, sp, #0
 80077e6:	60f8      	str	r0, [r7, #12]
 80077e8:	60b9      	str	r1, [r7, #8]
 80077ea:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 80077ec:	68fb      	ldr	r3, [r7, #12]
 80077ee:	4a07      	ldr	r2, [pc, #28]	@ (800780c <vApplicationGetIdleTaskMemory+0x2c>)
 80077f0:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 80077f2:	68bb      	ldr	r3, [r7, #8]
 80077f4:	4a06      	ldr	r2, [pc, #24]	@ (8007810 <vApplicationGetIdleTaskMemory+0x30>)
 80077f6:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 80077f8:	687b      	ldr	r3, [r7, #4]
 80077fa:	2280      	movs	r2, #128	@ 0x80
 80077fc:	601a      	str	r2, [r3, #0]
}
 80077fe:	bf00      	nop
 8007800:	3714      	adds	r7, #20
 8007802:	46bd      	mov	sp, r7
 8007804:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007808:	4770      	bx	lr
 800780a:	bf00      	nop
 800780c:	20000320 	.word	0x20000320
 8007810:	200003c8 	.word	0x200003c8

08007814 <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8007814:	b480      	push	{r7}
 8007816:	b085      	sub	sp, #20
 8007818:	af00      	add	r7, sp, #0
 800781a:	60f8      	str	r0, [r7, #12]
 800781c:	60b9      	str	r1, [r7, #8]
 800781e:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8007820:	68fb      	ldr	r3, [r7, #12]
 8007822:	4a07      	ldr	r2, [pc, #28]	@ (8007840 <vApplicationGetTimerTaskMemory+0x2c>)
 8007824:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8007826:	68bb      	ldr	r3, [r7, #8]
 8007828:	4a06      	ldr	r2, [pc, #24]	@ (8007844 <vApplicationGetTimerTaskMemory+0x30>)
 800782a:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 800782c:	687b      	ldr	r3, [r7, #4]
 800782e:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8007832:	601a      	str	r2, [r3, #0]
}
 8007834:	bf00      	nop
 8007836:	3714      	adds	r7, #20
 8007838:	46bd      	mov	sp, r7
 800783a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800783e:	4770      	bx	lr
 8007840:	200005c8 	.word	0x200005c8
 8007844:	20000670 	.word	0x20000670

08007848 <xEventGroupCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	EventGroupHandle_t xEventGroupCreateStatic( StaticEventGroup_t *pxEventGroupBuffer )
	{
 8007848:	b580      	push	{r7, lr}
 800784a:	b086      	sub	sp, #24
 800784c:	af00      	add	r7, sp, #0
 800784e:	6078      	str	r0, [r7, #4]
	EventGroup_t *pxEventBits;

		/* A StaticEventGroup_t object must be provided. */
		configASSERT( pxEventGroupBuffer );
 8007850:	687b      	ldr	r3, [r7, #4]
 8007852:	2b00      	cmp	r3, #0
 8007854:	d10b      	bne.n	800786e <xEventGroupCreateStatic+0x26>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8007856:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800785a:	f383 8811 	msr	BASEPRI, r3
 800785e:	f3bf 8f6f 	isb	sy
 8007862:	f3bf 8f4f 	dsb	sy
 8007866:	613b      	str	r3, [r7, #16]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8007868:	bf00      	nop
 800786a:	bf00      	nop
 800786c:	e7fd      	b.n	800786a <xEventGroupCreateStatic+0x22>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticEventGroup_t equals the size of the real
			event group structure. */
			volatile size_t xSize = sizeof( StaticEventGroup_t );
 800786e:	2320      	movs	r3, #32
 8007870:	60bb      	str	r3, [r7, #8]
			configASSERT( xSize == sizeof( EventGroup_t ) );
 8007872:	68bb      	ldr	r3, [r7, #8]
 8007874:	2b20      	cmp	r3, #32
 8007876:	d00b      	beq.n	8007890 <xEventGroupCreateStatic+0x48>
	__asm volatile
 8007878:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800787c:	f383 8811 	msr	BASEPRI, r3
 8007880:	f3bf 8f6f 	isb	sy
 8007884:	f3bf 8f4f 	dsb	sy
 8007888:	60fb      	str	r3, [r7, #12]
}
 800788a:	bf00      	nop
 800788c:	bf00      	nop
 800788e:	e7fd      	b.n	800788c <xEventGroupCreateStatic+0x44>
		} /*lint !e529 xSize is referenced if configASSERT() is defined. */
		#endif /* configASSERT_DEFINED */

		/* The user has provided a statically allocated event group - use it. */
		pxEventBits = ( EventGroup_t * ) pxEventGroupBuffer; /*lint !e740 !e9087 EventGroup_t and StaticEventGroup_t are deliberately aliased for data hiding purposes and guaranteed to have the same size and alignment requirement - checked by configASSERT(). */
 8007890:	687b      	ldr	r3, [r7, #4]
 8007892:	617b      	str	r3, [r7, #20]

		if( pxEventBits != NULL )
 8007894:	697b      	ldr	r3, [r7, #20]
 8007896:	2b00      	cmp	r3, #0
 8007898:	d00a      	beq.n	80078b0 <xEventGroupCreateStatic+0x68>
		{
			pxEventBits->uxEventBits = 0;
 800789a:	697b      	ldr	r3, [r7, #20]
 800789c:	2200      	movs	r2, #0
 800789e:	601a      	str	r2, [r3, #0]
			vListInitialise( &( pxEventBits->xTasksWaitingForBits ) );
 80078a0:	697b      	ldr	r3, [r7, #20]
 80078a2:	3304      	adds	r3, #4
 80078a4:	4618      	mov	r0, r3
 80078a6:	f000 fa43 	bl	8007d30 <vListInitialise>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Both static and dynamic allocation can be used, so note that
				this event group was created statically in case the event group
				is later deleted. */
				pxEventBits->ucStaticallyAllocated = pdTRUE;
 80078aa:	697b      	ldr	r3, [r7, #20]
 80078ac:	2201      	movs	r2, #1
 80078ae:	771a      	strb	r2, [r3, #28]
			pxEventGroupBuffer pointing to a pre-allocated (compile time
			allocated) StaticEventGroup_t variable. */
			traceEVENT_GROUP_CREATE_FAILED();
		}

		return pxEventBits;
 80078b0:	697b      	ldr	r3, [r7, #20]
	}
 80078b2:	4618      	mov	r0, r3
 80078b4:	3718      	adds	r7, #24
 80078b6:	46bd      	mov	sp, r7
 80078b8:	bd80      	pop	{r7, pc}

080078ba <xEventGroupCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	EventGroupHandle_t xEventGroupCreate( void )
	{
 80078ba:	b580      	push	{r7, lr}
 80078bc:	b082      	sub	sp, #8
 80078be:	af00      	add	r7, sp, #0
		TickType_t alignment requirements the cast is safe.  In other cases,
		where the natural word size of the architecture is less than
		sizeof( TickType_t ), the TickType_t variables will be accessed in two
		or more reads operations, and the alignment requirements is only that
		of each individual read. */
		pxEventBits = ( EventGroup_t * ) pvPortMalloc( sizeof( EventGroup_t ) ); /*lint !e9087 !e9079 see comment above. */
 80078c0:	2020      	movs	r0, #32
 80078c2:	f003 fa9b 	bl	800adfc <pvPortMalloc>
 80078c6:	6078      	str	r0, [r7, #4]

		if( pxEventBits != NULL )
 80078c8:	687b      	ldr	r3, [r7, #4]
 80078ca:	2b00      	cmp	r3, #0
 80078cc:	d00a      	beq.n	80078e4 <xEventGroupCreate+0x2a>
		{
			pxEventBits->uxEventBits = 0;
 80078ce:	687b      	ldr	r3, [r7, #4]
 80078d0:	2200      	movs	r2, #0
 80078d2:	601a      	str	r2, [r3, #0]
			vListInitialise( &( pxEventBits->xTasksWaitingForBits ) );
 80078d4:	687b      	ldr	r3, [r7, #4]
 80078d6:	3304      	adds	r3, #4
 80078d8:	4618      	mov	r0, r3
 80078da:	f000 fa29 	bl	8007d30 <vListInitialise>
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Both static and dynamic allocation can be used, so note this
				event group was allocated statically in case the event group is
				later deleted. */
				pxEventBits->ucStaticallyAllocated = pdFALSE;
 80078de:	687b      	ldr	r3, [r7, #4]
 80078e0:	2200      	movs	r2, #0
 80078e2:	771a      	strb	r2, [r3, #28]
		else
		{
			traceEVENT_GROUP_CREATE_FAILED(); /*lint !e9063 Else branch only exists to allow tracing and does not generate code if trace macros are not defined. */
		}

		return pxEventBits;
 80078e4:	687b      	ldr	r3, [r7, #4]
	}
 80078e6:	4618      	mov	r0, r3
 80078e8:	3708      	adds	r7, #8
 80078ea:	46bd      	mov	sp, r7
 80078ec:	bd80      	pop	{r7, pc}
	...

080078f0 <xEventGroupWaitBits>:
	return uxReturn;
}
/*-----------------------------------------------------------*/

EventBits_t xEventGroupWaitBits( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToWaitFor, const BaseType_t xClearOnExit, const BaseType_t xWaitForAllBits, TickType_t xTicksToWait )
{
 80078f0:	b580      	push	{r7, lr}
 80078f2:	b090      	sub	sp, #64	@ 0x40
 80078f4:	af00      	add	r7, sp, #0
 80078f6:	60f8      	str	r0, [r7, #12]
 80078f8:	60b9      	str	r1, [r7, #8]
 80078fa:	607a      	str	r2, [r7, #4]
 80078fc:	603b      	str	r3, [r7, #0]
EventGroup_t *pxEventBits = xEventGroup;
 80078fe:	68fb      	ldr	r3, [r7, #12]
 8007900:	637b      	str	r3, [r7, #52]	@ 0x34
EventBits_t uxReturn, uxControlBits = 0;
 8007902:	2300      	movs	r3, #0
 8007904:	63bb      	str	r3, [r7, #56]	@ 0x38
BaseType_t xWaitConditionMet, xAlreadyYielded;
BaseType_t xTimeoutOccurred = pdFALSE;
 8007906:	2300      	movs	r3, #0
 8007908:	633b      	str	r3, [r7, #48]	@ 0x30

	/* Check the user is not attempting to wait on the bits used by the kernel
	itself, and that at least one bit is being requested. */
	configASSERT( xEventGroup );
 800790a:	68fb      	ldr	r3, [r7, #12]
 800790c:	2b00      	cmp	r3, #0
 800790e:	d10b      	bne.n	8007928 <xEventGroupWaitBits+0x38>
	__asm volatile
 8007910:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007914:	f383 8811 	msr	BASEPRI, r3
 8007918:	f3bf 8f6f 	isb	sy
 800791c:	f3bf 8f4f 	dsb	sy
 8007920:	623b      	str	r3, [r7, #32]
}
 8007922:	bf00      	nop
 8007924:	bf00      	nop
 8007926:	e7fd      	b.n	8007924 <xEventGroupWaitBits+0x34>
	configASSERT( ( uxBitsToWaitFor & eventEVENT_BITS_CONTROL_BYTES ) == 0 );
 8007928:	68bb      	ldr	r3, [r7, #8]
 800792a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800792e:	d30b      	bcc.n	8007948 <xEventGroupWaitBits+0x58>
	__asm volatile
 8007930:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007934:	f383 8811 	msr	BASEPRI, r3
 8007938:	f3bf 8f6f 	isb	sy
 800793c:	f3bf 8f4f 	dsb	sy
 8007940:	61fb      	str	r3, [r7, #28]
}
 8007942:	bf00      	nop
 8007944:	bf00      	nop
 8007946:	e7fd      	b.n	8007944 <xEventGroupWaitBits+0x54>
	configASSERT( uxBitsToWaitFor != 0 );
 8007948:	68bb      	ldr	r3, [r7, #8]
 800794a:	2b00      	cmp	r3, #0
 800794c:	d10b      	bne.n	8007966 <xEventGroupWaitBits+0x76>
	__asm volatile
 800794e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007952:	f383 8811 	msr	BASEPRI, r3
 8007956:	f3bf 8f6f 	isb	sy
 800795a:	f3bf 8f4f 	dsb	sy
 800795e:	61bb      	str	r3, [r7, #24]
}
 8007960:	bf00      	nop
 8007962:	bf00      	nop
 8007964:	e7fd      	b.n	8007962 <xEventGroupWaitBits+0x72>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8007966:	f002 fa85 	bl	8009e74 <xTaskGetSchedulerState>
 800796a:	4603      	mov	r3, r0
 800796c:	2b00      	cmp	r3, #0
 800796e:	d102      	bne.n	8007976 <xEventGroupWaitBits+0x86>
 8007970:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007972:	2b00      	cmp	r3, #0
 8007974:	d101      	bne.n	800797a <xEventGroupWaitBits+0x8a>
 8007976:	2301      	movs	r3, #1
 8007978:	e000      	b.n	800797c <xEventGroupWaitBits+0x8c>
 800797a:	2300      	movs	r3, #0
 800797c:	2b00      	cmp	r3, #0
 800797e:	d10b      	bne.n	8007998 <xEventGroupWaitBits+0xa8>
	__asm volatile
 8007980:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007984:	f383 8811 	msr	BASEPRI, r3
 8007988:	f3bf 8f6f 	isb	sy
 800798c:	f3bf 8f4f 	dsb	sy
 8007990:	617b      	str	r3, [r7, #20]
}
 8007992:	bf00      	nop
 8007994:	bf00      	nop
 8007996:	e7fd      	b.n	8007994 <xEventGroupWaitBits+0xa4>
	}
	#endif

	vTaskSuspendAll();
 8007998:	f001 fdc6 	bl	8009528 <vTaskSuspendAll>
	{
		const EventBits_t uxCurrentEventBits = pxEventBits->uxEventBits;
 800799c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800799e:	681b      	ldr	r3, [r3, #0]
 80079a0:	62fb      	str	r3, [r7, #44]	@ 0x2c

		/* Check to see if the wait condition is already met or not. */
		xWaitConditionMet = prvTestWaitCondition( uxCurrentEventBits, uxBitsToWaitFor, xWaitForAllBits );
 80079a2:	683a      	ldr	r2, [r7, #0]
 80079a4:	68b9      	ldr	r1, [r7, #8]
 80079a6:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80079a8:	f000 f98c 	bl	8007cc4 <prvTestWaitCondition>
 80079ac:	62b8      	str	r0, [r7, #40]	@ 0x28

		if( xWaitConditionMet != pdFALSE )
 80079ae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80079b0:	2b00      	cmp	r3, #0
 80079b2:	d00e      	beq.n	80079d2 <xEventGroupWaitBits+0xe2>
		{
			/* The wait condition has already been met so there is no need to
			block. */
			uxReturn = uxCurrentEventBits;
 80079b4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80079b6:	63fb      	str	r3, [r7, #60]	@ 0x3c
			xTicksToWait = ( TickType_t ) 0;
 80079b8:	2300      	movs	r3, #0
 80079ba:	64bb      	str	r3, [r7, #72]	@ 0x48

			/* Clear the wait bits if requested to do so. */
			if( xClearOnExit != pdFALSE )
 80079bc:	687b      	ldr	r3, [r7, #4]
 80079be:	2b00      	cmp	r3, #0
 80079c0:	d028      	beq.n	8007a14 <xEventGroupWaitBits+0x124>
			{
				pxEventBits->uxEventBits &= ~uxBitsToWaitFor;
 80079c2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80079c4:	681a      	ldr	r2, [r3, #0]
 80079c6:	68bb      	ldr	r3, [r7, #8]
 80079c8:	43db      	mvns	r3, r3
 80079ca:	401a      	ands	r2, r3
 80079cc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80079ce:	601a      	str	r2, [r3, #0]
 80079d0:	e020      	b.n	8007a14 <xEventGroupWaitBits+0x124>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
		else if( xTicksToWait == ( TickType_t ) 0 )
 80079d2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80079d4:	2b00      	cmp	r3, #0
 80079d6:	d104      	bne.n	80079e2 <xEventGroupWaitBits+0xf2>
		{
			/* The wait condition has not been met, but no block time was
			specified, so just return the current value. */
			uxReturn = uxCurrentEventBits;
 80079d8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80079da:	63fb      	str	r3, [r7, #60]	@ 0x3c
			xTimeoutOccurred = pdTRUE;
 80079dc:	2301      	movs	r3, #1
 80079de:	633b      	str	r3, [r7, #48]	@ 0x30
 80079e0:	e018      	b.n	8007a14 <xEventGroupWaitBits+0x124>
		{
			/* The task is going to block to wait for its required bits to be
			set.  uxControlBits are used to remember the specified behaviour of
			this call to xEventGroupWaitBits() - for use when the event bits
			unblock the task. */
			if( xClearOnExit != pdFALSE )
 80079e2:	687b      	ldr	r3, [r7, #4]
 80079e4:	2b00      	cmp	r3, #0
 80079e6:	d003      	beq.n	80079f0 <xEventGroupWaitBits+0x100>
			{
				uxControlBits |= eventCLEAR_EVENTS_ON_EXIT_BIT;
 80079e8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80079ea:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80079ee:	63bb      	str	r3, [r7, #56]	@ 0x38
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( xWaitForAllBits != pdFALSE )
 80079f0:	683b      	ldr	r3, [r7, #0]
 80079f2:	2b00      	cmp	r3, #0
 80079f4:	d003      	beq.n	80079fe <xEventGroupWaitBits+0x10e>
			{
				uxControlBits |= eventWAIT_FOR_ALL_BITS;
 80079f6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80079f8:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80079fc:	63bb      	str	r3, [r7, #56]	@ 0x38
			}

			/* Store the bits that the calling task is waiting for in the
			task's event list item so the kernel knows when a match is
			found.  Then enter the blocked state. */
			vTaskPlaceOnUnorderedEventList( &( pxEventBits->xTasksWaitingForBits ), ( uxBitsToWaitFor | uxControlBits ), xTicksToWait );
 80079fe:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007a00:	1d18      	adds	r0, r3, #4
 8007a02:	68ba      	ldr	r2, [r7, #8]
 8007a04:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007a06:	4313      	orrs	r3, r2
 8007a08:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007a0a:	4619      	mov	r1, r3
 8007a0c:	f001 ff8e 	bl	800992c <vTaskPlaceOnUnorderedEventList>

			/* This is obsolete as it will get set after the task unblocks, but
			some compilers mistakenly generate a warning about the variable
			being returned without being set if it is not done. */
			uxReturn = 0;
 8007a10:	2300      	movs	r3, #0
 8007a12:	63fb      	str	r3, [r7, #60]	@ 0x3c

			traceEVENT_GROUP_WAIT_BITS_BLOCK( xEventGroup, uxBitsToWaitFor );
		}
	}
	xAlreadyYielded = xTaskResumeAll();
 8007a14:	f001 fd96 	bl	8009544 <xTaskResumeAll>
 8007a18:	6278      	str	r0, [r7, #36]	@ 0x24

	if( xTicksToWait != ( TickType_t ) 0 )
 8007a1a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007a1c:	2b00      	cmp	r3, #0
 8007a1e:	d031      	beq.n	8007a84 <xEventGroupWaitBits+0x194>
	{
		if( xAlreadyYielded == pdFALSE )
 8007a20:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007a22:	2b00      	cmp	r3, #0
 8007a24:	d107      	bne.n	8007a36 <xEventGroupWaitBits+0x146>
		{
			portYIELD_WITHIN_API();
 8007a26:	4b1a      	ldr	r3, [pc, #104]	@ (8007a90 <xEventGroupWaitBits+0x1a0>)
 8007a28:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007a2c:	601a      	str	r2, [r3, #0]
 8007a2e:	f3bf 8f4f 	dsb	sy
 8007a32:	f3bf 8f6f 	isb	sy

		/* The task blocked to wait for its required bits to be set - at this
		point either the required bits were set or the block time expired.  If
		the required bits were set they will have been stored in the task's
		event list item, and they should now be retrieved then cleared. */
		uxReturn = uxTaskResetEventItemValue();
 8007a36:	f002 fb97 	bl	800a168 <uxTaskResetEventItemValue>
 8007a3a:	63f8      	str	r0, [r7, #60]	@ 0x3c

		if( ( uxReturn & eventUNBLOCKED_DUE_TO_BIT_SET ) == ( EventBits_t ) 0 )
 8007a3c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007a3e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8007a42:	2b00      	cmp	r3, #0
 8007a44:	d11a      	bne.n	8007a7c <xEventGroupWaitBits+0x18c>
		{
			taskENTER_CRITICAL();
 8007a46:	f003 f8b7 	bl	800abb8 <vPortEnterCritical>
			{
				/* The task timed out, just return the current event bit value. */
				uxReturn = pxEventBits->uxEventBits;
 8007a4a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007a4c:	681b      	ldr	r3, [r3, #0]
 8007a4e:	63fb      	str	r3, [r7, #60]	@ 0x3c

				/* It is possible that the event bits were updated between this
				task leaving the Blocked state and running again. */
				if( prvTestWaitCondition( uxReturn, uxBitsToWaitFor, xWaitForAllBits ) != pdFALSE )
 8007a50:	683a      	ldr	r2, [r7, #0]
 8007a52:	68b9      	ldr	r1, [r7, #8]
 8007a54:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 8007a56:	f000 f935 	bl	8007cc4 <prvTestWaitCondition>
 8007a5a:	4603      	mov	r3, r0
 8007a5c:	2b00      	cmp	r3, #0
 8007a5e:	d009      	beq.n	8007a74 <xEventGroupWaitBits+0x184>
				{
					if( xClearOnExit != pdFALSE )
 8007a60:	687b      	ldr	r3, [r7, #4]
 8007a62:	2b00      	cmp	r3, #0
 8007a64:	d006      	beq.n	8007a74 <xEventGroupWaitBits+0x184>
					{
						pxEventBits->uxEventBits &= ~uxBitsToWaitFor;
 8007a66:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007a68:	681a      	ldr	r2, [r3, #0]
 8007a6a:	68bb      	ldr	r3, [r7, #8]
 8007a6c:	43db      	mvns	r3, r3
 8007a6e:	401a      	ands	r2, r3
 8007a70:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007a72:	601a      	str	r2, [r3, #0]
				}
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
				xTimeoutOccurred = pdTRUE;
 8007a74:	2301      	movs	r3, #1
 8007a76:	633b      	str	r3, [r7, #48]	@ 0x30
			}
			taskEXIT_CRITICAL();
 8007a78:	f003 f8d0 	bl	800ac1c <vPortExitCritical>
		{
			/* The task unblocked because the bits were set. */
		}

		/* The task blocked so control bits may have been set. */
		uxReturn &= ~eventEVENT_BITS_CONTROL_BYTES;
 8007a7c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007a7e:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8007a82:	63fb      	str	r3, [r7, #60]	@ 0x3c
	traceEVENT_GROUP_WAIT_BITS_END( xEventGroup, uxBitsToWaitFor, xTimeoutOccurred );

	/* Prevent compiler warnings when trace macros are not used. */
	( void ) xTimeoutOccurred;

	return uxReturn;
 8007a84:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8007a86:	4618      	mov	r0, r3
 8007a88:	3740      	adds	r7, #64	@ 0x40
 8007a8a:	46bd      	mov	sp, r7
 8007a8c:	bd80      	pop	{r7, pc}
 8007a8e:	bf00      	nop
 8007a90:	e000ed04 	.word	0xe000ed04

08007a94 <xEventGroupClearBits>:
/*-----------------------------------------------------------*/

EventBits_t xEventGroupClearBits( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToClear )
{
 8007a94:	b580      	push	{r7, lr}
 8007a96:	b086      	sub	sp, #24
 8007a98:	af00      	add	r7, sp, #0
 8007a9a:	6078      	str	r0, [r7, #4]
 8007a9c:	6039      	str	r1, [r7, #0]
EventGroup_t *pxEventBits = xEventGroup;
 8007a9e:	687b      	ldr	r3, [r7, #4]
 8007aa0:	617b      	str	r3, [r7, #20]
EventBits_t uxReturn;

	/* Check the user is not attempting to clear the bits used by the kernel
	itself. */
	configASSERT( xEventGroup );
 8007aa2:	687b      	ldr	r3, [r7, #4]
 8007aa4:	2b00      	cmp	r3, #0
 8007aa6:	d10b      	bne.n	8007ac0 <xEventGroupClearBits+0x2c>
	__asm volatile
 8007aa8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007aac:	f383 8811 	msr	BASEPRI, r3
 8007ab0:	f3bf 8f6f 	isb	sy
 8007ab4:	f3bf 8f4f 	dsb	sy
 8007ab8:	60fb      	str	r3, [r7, #12]
}
 8007aba:	bf00      	nop
 8007abc:	bf00      	nop
 8007abe:	e7fd      	b.n	8007abc <xEventGroupClearBits+0x28>
	configASSERT( ( uxBitsToClear & eventEVENT_BITS_CONTROL_BYTES ) == 0 );
 8007ac0:	683b      	ldr	r3, [r7, #0]
 8007ac2:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8007ac6:	d30b      	bcc.n	8007ae0 <xEventGroupClearBits+0x4c>
	__asm volatile
 8007ac8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007acc:	f383 8811 	msr	BASEPRI, r3
 8007ad0:	f3bf 8f6f 	isb	sy
 8007ad4:	f3bf 8f4f 	dsb	sy
 8007ad8:	60bb      	str	r3, [r7, #8]
}
 8007ada:	bf00      	nop
 8007adc:	bf00      	nop
 8007ade:	e7fd      	b.n	8007adc <xEventGroupClearBits+0x48>

	taskENTER_CRITICAL();
 8007ae0:	f003 f86a 	bl	800abb8 <vPortEnterCritical>
	{
		traceEVENT_GROUP_CLEAR_BITS( xEventGroup, uxBitsToClear );

		/* The value returned is the event group value prior to the bits being
		cleared. */
		uxReturn = pxEventBits->uxEventBits;
 8007ae4:	697b      	ldr	r3, [r7, #20]
 8007ae6:	681b      	ldr	r3, [r3, #0]
 8007ae8:	613b      	str	r3, [r7, #16]

		/* Clear the bits. */
		pxEventBits->uxEventBits &= ~uxBitsToClear;
 8007aea:	697b      	ldr	r3, [r7, #20]
 8007aec:	681a      	ldr	r2, [r3, #0]
 8007aee:	683b      	ldr	r3, [r7, #0]
 8007af0:	43db      	mvns	r3, r3
 8007af2:	401a      	ands	r2, r3
 8007af4:	697b      	ldr	r3, [r7, #20]
 8007af6:	601a      	str	r2, [r3, #0]
	}
	taskEXIT_CRITICAL();
 8007af8:	f003 f890 	bl	800ac1c <vPortExitCritical>

	return uxReturn;
 8007afc:	693b      	ldr	r3, [r7, #16]
}
 8007afe:	4618      	mov	r0, r3
 8007b00:	3718      	adds	r7, #24
 8007b02:	46bd      	mov	sp, r7
 8007b04:	bd80      	pop	{r7, pc}
	...

08007b08 <xEventGroupClearBitsFromISR>:
/*-----------------------------------------------------------*/

#if ( ( configUSE_TRACE_FACILITY == 1 ) && ( INCLUDE_xTimerPendFunctionCall == 1 ) && ( configUSE_TIMERS == 1 ) )

	BaseType_t xEventGroupClearBitsFromISR( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToClear )
	{
 8007b08:	b580      	push	{r7, lr}
 8007b0a:	b084      	sub	sp, #16
 8007b0c:	af00      	add	r7, sp, #0
 8007b0e:	6078      	str	r0, [r7, #4]
 8007b10:	6039      	str	r1, [r7, #0]
		BaseType_t xReturn;

		traceEVENT_GROUP_CLEAR_BITS_FROM_ISR( xEventGroup, uxBitsToClear );
		xReturn = xTimerPendFunctionCallFromISR( vEventGroupClearBitsCallback, ( void * ) xEventGroup, ( uint32_t ) uxBitsToClear, NULL ); /*lint !e9087 Can't avoid cast to void* as a generic callback function not specific to this use case. Callback casts back to original type so safe. */
 8007b12:	2300      	movs	r3, #0
 8007b14:	683a      	ldr	r2, [r7, #0]
 8007b16:	6879      	ldr	r1, [r7, #4]
 8007b18:	4804      	ldr	r0, [pc, #16]	@ (8007b2c <xEventGroupClearBitsFromISR+0x24>)
 8007b1a:	f002 feff 	bl	800a91c <xTimerPendFunctionCallFromISR>
 8007b1e:	60f8      	str	r0, [r7, #12]

		return xReturn;
 8007b20:	68fb      	ldr	r3, [r7, #12]
	}
 8007b22:	4618      	mov	r0, r3
 8007b24:	3710      	adds	r7, #16
 8007b26:	46bd      	mov	sp, r7
 8007b28:	bd80      	pop	{r7, pc}
 8007b2a:	bf00      	nop
 8007b2c:	08007cab 	.word	0x08007cab

08007b30 <xEventGroupGetBitsFromISR>:

#endif
/*-----------------------------------------------------------*/

EventBits_t xEventGroupGetBitsFromISR( EventGroupHandle_t xEventGroup )
{
 8007b30:	b480      	push	{r7}
 8007b32:	b089      	sub	sp, #36	@ 0x24
 8007b34:	af00      	add	r7, sp, #0
 8007b36:	6078      	str	r0, [r7, #4]
UBaseType_t uxSavedInterruptStatus;
EventGroup_t const * const pxEventBits = xEventGroup;
 8007b38:	687b      	ldr	r3, [r7, #4]
 8007b3a:	61fb      	str	r3, [r7, #28]

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 8007b3c:	f3ef 8211 	mrs	r2, BASEPRI
 8007b40:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007b44:	f383 8811 	msr	BASEPRI, r3
 8007b48:	f3bf 8f6f 	isb	sy
 8007b4c:	f3bf 8f4f 	dsb	sy
 8007b50:	60fa      	str	r2, [r7, #12]
 8007b52:	60bb      	str	r3, [r7, #8]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 8007b54:	68fb      	ldr	r3, [r7, #12]
EventBits_t uxReturn;

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8007b56:	61bb      	str	r3, [r7, #24]
	{
		uxReturn = pxEventBits->uxEventBits;
 8007b58:	69fb      	ldr	r3, [r7, #28]
 8007b5a:	681b      	ldr	r3, [r3, #0]
 8007b5c:	617b      	str	r3, [r7, #20]
 8007b5e:	69bb      	ldr	r3, [r7, #24]
 8007b60:	613b      	str	r3, [r7, #16]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8007b62:	693b      	ldr	r3, [r7, #16]
 8007b64:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8007b68:	bf00      	nop
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return uxReturn;
 8007b6a:	697b      	ldr	r3, [r7, #20]
} /*lint !e818 EventGroupHandle_t is a typedef used in other functions to so can't be pointer to const. */
 8007b6c:	4618      	mov	r0, r3
 8007b6e:	3724      	adds	r7, #36	@ 0x24
 8007b70:	46bd      	mov	sp, r7
 8007b72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b76:	4770      	bx	lr

08007b78 <xEventGroupSetBits>:
/*-----------------------------------------------------------*/

EventBits_t xEventGroupSetBits( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToSet )
{
 8007b78:	b580      	push	{r7, lr}
 8007b7a:	b08e      	sub	sp, #56	@ 0x38
 8007b7c:	af00      	add	r7, sp, #0
 8007b7e:	6078      	str	r0, [r7, #4]
 8007b80:	6039      	str	r1, [r7, #0]
ListItem_t *pxListItem, *pxNext;
ListItem_t const *pxListEnd;
List_t const * pxList;
EventBits_t uxBitsToClear = 0, uxBitsWaitedFor, uxControlBits;
 8007b82:	2300      	movs	r3, #0
 8007b84:	633b      	str	r3, [r7, #48]	@ 0x30
EventGroup_t *pxEventBits = xEventGroup;
 8007b86:	687b      	ldr	r3, [r7, #4]
 8007b88:	62bb      	str	r3, [r7, #40]	@ 0x28
BaseType_t xMatchFound = pdFALSE;
 8007b8a:	2300      	movs	r3, #0
 8007b8c:	62fb      	str	r3, [r7, #44]	@ 0x2c

	/* Check the user is not attempting to set the bits used by the kernel
	itself. */
	configASSERT( xEventGroup );
 8007b8e:	687b      	ldr	r3, [r7, #4]
 8007b90:	2b00      	cmp	r3, #0
 8007b92:	d10b      	bne.n	8007bac <xEventGroupSetBits+0x34>
	__asm volatile
 8007b94:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007b98:	f383 8811 	msr	BASEPRI, r3
 8007b9c:	f3bf 8f6f 	isb	sy
 8007ba0:	f3bf 8f4f 	dsb	sy
 8007ba4:	613b      	str	r3, [r7, #16]
}
 8007ba6:	bf00      	nop
 8007ba8:	bf00      	nop
 8007baa:	e7fd      	b.n	8007ba8 <xEventGroupSetBits+0x30>
	configASSERT( ( uxBitsToSet & eventEVENT_BITS_CONTROL_BYTES ) == 0 );
 8007bac:	683b      	ldr	r3, [r7, #0]
 8007bae:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8007bb2:	d30b      	bcc.n	8007bcc <xEventGroupSetBits+0x54>
	__asm volatile
 8007bb4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007bb8:	f383 8811 	msr	BASEPRI, r3
 8007bbc:	f3bf 8f6f 	isb	sy
 8007bc0:	f3bf 8f4f 	dsb	sy
 8007bc4:	60fb      	str	r3, [r7, #12]
}
 8007bc6:	bf00      	nop
 8007bc8:	bf00      	nop
 8007bca:	e7fd      	b.n	8007bc8 <xEventGroupSetBits+0x50>

	pxList = &( pxEventBits->xTasksWaitingForBits );
 8007bcc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007bce:	3304      	adds	r3, #4
 8007bd0:	627b      	str	r3, [r7, #36]	@ 0x24
	pxListEnd = listGET_END_MARKER( pxList ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8007bd2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007bd4:	3308      	adds	r3, #8
 8007bd6:	623b      	str	r3, [r7, #32]
	vTaskSuspendAll();
 8007bd8:	f001 fca6 	bl	8009528 <vTaskSuspendAll>
	{
		traceEVENT_GROUP_SET_BITS( xEventGroup, uxBitsToSet );

		pxListItem = listGET_HEAD_ENTRY( pxList );
 8007bdc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007bde:	68db      	ldr	r3, [r3, #12]
 8007be0:	637b      	str	r3, [r7, #52]	@ 0x34

		/* Set the bits. */
		pxEventBits->uxEventBits |= uxBitsToSet;
 8007be2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007be4:	681a      	ldr	r2, [r3, #0]
 8007be6:	683b      	ldr	r3, [r7, #0]
 8007be8:	431a      	orrs	r2, r3
 8007bea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007bec:	601a      	str	r2, [r3, #0]

		/* See if the new bit value should unblock any tasks. */
		while( pxListItem != pxListEnd )
 8007bee:	e03c      	b.n	8007c6a <xEventGroupSetBits+0xf2>
		{
			pxNext = listGET_NEXT( pxListItem );
 8007bf0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007bf2:	685b      	ldr	r3, [r3, #4]
 8007bf4:	61fb      	str	r3, [r7, #28]
			uxBitsWaitedFor = listGET_LIST_ITEM_VALUE( pxListItem );
 8007bf6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007bf8:	681b      	ldr	r3, [r3, #0]
 8007bfa:	61bb      	str	r3, [r7, #24]
			xMatchFound = pdFALSE;
 8007bfc:	2300      	movs	r3, #0
 8007bfe:	62fb      	str	r3, [r7, #44]	@ 0x2c

			/* Split the bits waited for from the control bits. */
			uxControlBits = uxBitsWaitedFor & eventEVENT_BITS_CONTROL_BYTES;
 8007c00:	69bb      	ldr	r3, [r7, #24]
 8007c02:	f003 437f 	and.w	r3, r3, #4278190080	@ 0xff000000
 8007c06:	617b      	str	r3, [r7, #20]
			uxBitsWaitedFor &= ~eventEVENT_BITS_CONTROL_BYTES;
 8007c08:	69bb      	ldr	r3, [r7, #24]
 8007c0a:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 8007c0e:	61bb      	str	r3, [r7, #24]

			if( ( uxControlBits & eventWAIT_FOR_ALL_BITS ) == ( EventBits_t ) 0 )
 8007c10:	697b      	ldr	r3, [r7, #20]
 8007c12:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8007c16:	2b00      	cmp	r3, #0
 8007c18:	d108      	bne.n	8007c2c <xEventGroupSetBits+0xb4>
			{
				/* Just looking for single bit being set. */
				if( ( uxBitsWaitedFor & pxEventBits->uxEventBits ) != ( EventBits_t ) 0 )
 8007c1a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007c1c:	681a      	ldr	r2, [r3, #0]
 8007c1e:	69bb      	ldr	r3, [r7, #24]
 8007c20:	4013      	ands	r3, r2
 8007c22:	2b00      	cmp	r3, #0
 8007c24:	d00b      	beq.n	8007c3e <xEventGroupSetBits+0xc6>
				{
					xMatchFound = pdTRUE;
 8007c26:	2301      	movs	r3, #1
 8007c28:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8007c2a:	e008      	b.n	8007c3e <xEventGroupSetBits+0xc6>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}
			}
			else if( ( uxBitsWaitedFor & pxEventBits->uxEventBits ) == uxBitsWaitedFor )
 8007c2c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007c2e:	681a      	ldr	r2, [r3, #0]
 8007c30:	69bb      	ldr	r3, [r7, #24]
 8007c32:	4013      	ands	r3, r2
 8007c34:	69ba      	ldr	r2, [r7, #24]
 8007c36:	429a      	cmp	r2, r3
 8007c38:	d101      	bne.n	8007c3e <xEventGroupSetBits+0xc6>
			{
				/* All bits are set. */
				xMatchFound = pdTRUE;
 8007c3a:	2301      	movs	r3, #1
 8007c3c:	62fb      	str	r3, [r7, #44]	@ 0x2c
			else
			{
				/* Need all bits to be set, but not all the bits were set. */
			}

			if( xMatchFound != pdFALSE )
 8007c3e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007c40:	2b00      	cmp	r3, #0
 8007c42:	d010      	beq.n	8007c66 <xEventGroupSetBits+0xee>
			{
				/* The bits match.  Should the bits be cleared on exit? */
				if( ( uxControlBits & eventCLEAR_EVENTS_ON_EXIT_BIT ) != ( EventBits_t ) 0 )
 8007c44:	697b      	ldr	r3, [r7, #20]
 8007c46:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8007c4a:	2b00      	cmp	r3, #0
 8007c4c:	d003      	beq.n	8007c56 <xEventGroupSetBits+0xde>
				{
					uxBitsToClear |= uxBitsWaitedFor;
 8007c4e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007c50:	69bb      	ldr	r3, [r7, #24]
 8007c52:	4313      	orrs	r3, r2
 8007c54:	633b      	str	r3, [r7, #48]	@ 0x30
				/* Store the actual event flag value in the task's event list
				item before removing the task from the event list.  The
				eventUNBLOCKED_DUE_TO_BIT_SET bit is set so the task knows
				that is was unblocked due to its required bits matching, rather
				than because it timed out. */
				vTaskRemoveFromUnorderedEventList( pxListItem, pxEventBits->uxEventBits | eventUNBLOCKED_DUE_TO_BIT_SET );
 8007c56:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007c58:	681b      	ldr	r3, [r3, #0]
 8007c5a:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8007c5e:	4619      	mov	r1, r3
 8007c60:	6b78      	ldr	r0, [r7, #52]	@ 0x34
 8007c62:	f001 ff31 	bl	8009ac8 <vTaskRemoveFromUnorderedEventList>
			}

			/* Move onto the next list item.  Note pxListItem->pxNext is not
			used here as the list item may have been removed from the event list
			and inserted into the ready/pending reading list. */
			pxListItem = pxNext;
 8007c66:	69fb      	ldr	r3, [r7, #28]
 8007c68:	637b      	str	r3, [r7, #52]	@ 0x34
		while( pxListItem != pxListEnd )
 8007c6a:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8007c6c:	6a3b      	ldr	r3, [r7, #32]
 8007c6e:	429a      	cmp	r2, r3
 8007c70:	d1be      	bne.n	8007bf0 <xEventGroupSetBits+0x78>
		}

		/* Clear any bits that matched when the eventCLEAR_EVENTS_ON_EXIT_BIT
		bit was set in the control word. */
		pxEventBits->uxEventBits &= ~uxBitsToClear;
 8007c72:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007c74:	681a      	ldr	r2, [r3, #0]
 8007c76:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007c78:	43db      	mvns	r3, r3
 8007c7a:	401a      	ands	r2, r3
 8007c7c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007c7e:	601a      	str	r2, [r3, #0]
	}
	( void ) xTaskResumeAll();
 8007c80:	f001 fc60 	bl	8009544 <xTaskResumeAll>

	return pxEventBits->uxEventBits;
 8007c84:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007c86:	681b      	ldr	r3, [r3, #0]
}
 8007c88:	4618      	mov	r0, r3
 8007c8a:	3738      	adds	r7, #56	@ 0x38
 8007c8c:	46bd      	mov	sp, r7
 8007c8e:	bd80      	pop	{r7, pc}

08007c90 <vEventGroupSetBitsCallback>:
/*-----------------------------------------------------------*/

/* For internal use only - execute a 'set bits' command that was pended from
an interrupt. */
void vEventGroupSetBitsCallback( void *pvEventGroup, const uint32_t ulBitsToSet )
{
 8007c90:	b580      	push	{r7, lr}
 8007c92:	b082      	sub	sp, #8
 8007c94:	af00      	add	r7, sp, #0
 8007c96:	6078      	str	r0, [r7, #4]
 8007c98:	6039      	str	r1, [r7, #0]
	( void ) xEventGroupSetBits( pvEventGroup, ( EventBits_t ) ulBitsToSet ); /*lint !e9079 Can't avoid cast to void* as a generic timer callback prototype. Callback casts back to original type so safe. */
 8007c9a:	6839      	ldr	r1, [r7, #0]
 8007c9c:	6878      	ldr	r0, [r7, #4]
 8007c9e:	f7ff ff6b 	bl	8007b78 <xEventGroupSetBits>
}
 8007ca2:	bf00      	nop
 8007ca4:	3708      	adds	r7, #8
 8007ca6:	46bd      	mov	sp, r7
 8007ca8:	bd80      	pop	{r7, pc}

08007caa <vEventGroupClearBitsCallback>:
/*-----------------------------------------------------------*/

/* For internal use only - execute a 'clear bits' command that was pended from
an interrupt. */
void vEventGroupClearBitsCallback( void *pvEventGroup, const uint32_t ulBitsToClear )
{
 8007caa:	b580      	push	{r7, lr}
 8007cac:	b082      	sub	sp, #8
 8007cae:	af00      	add	r7, sp, #0
 8007cb0:	6078      	str	r0, [r7, #4]
 8007cb2:	6039      	str	r1, [r7, #0]
	( void ) xEventGroupClearBits( pvEventGroup, ( EventBits_t ) ulBitsToClear ); /*lint !e9079 Can't avoid cast to void* as a generic timer callback prototype. Callback casts back to original type so safe. */
 8007cb4:	6839      	ldr	r1, [r7, #0]
 8007cb6:	6878      	ldr	r0, [r7, #4]
 8007cb8:	f7ff feec 	bl	8007a94 <xEventGroupClearBits>
}
 8007cbc:	bf00      	nop
 8007cbe:	3708      	adds	r7, #8
 8007cc0:	46bd      	mov	sp, r7
 8007cc2:	bd80      	pop	{r7, pc}

08007cc4 <prvTestWaitCondition>:
/*-----------------------------------------------------------*/

static BaseType_t prvTestWaitCondition( const EventBits_t uxCurrentEventBits, const EventBits_t uxBitsToWaitFor, const BaseType_t xWaitForAllBits )
{
 8007cc4:	b480      	push	{r7}
 8007cc6:	b087      	sub	sp, #28
 8007cc8:	af00      	add	r7, sp, #0
 8007cca:	60f8      	str	r0, [r7, #12]
 8007ccc:	60b9      	str	r1, [r7, #8]
 8007cce:	607a      	str	r2, [r7, #4]
BaseType_t xWaitConditionMet = pdFALSE;
 8007cd0:	2300      	movs	r3, #0
 8007cd2:	617b      	str	r3, [r7, #20]

	if( xWaitForAllBits == pdFALSE )
 8007cd4:	687b      	ldr	r3, [r7, #4]
 8007cd6:	2b00      	cmp	r3, #0
 8007cd8:	d107      	bne.n	8007cea <prvTestWaitCondition+0x26>
	{
		/* Task only has to wait for one bit within uxBitsToWaitFor to be
		set.  Is one already set? */
		if( ( uxCurrentEventBits & uxBitsToWaitFor ) != ( EventBits_t ) 0 )
 8007cda:	68fa      	ldr	r2, [r7, #12]
 8007cdc:	68bb      	ldr	r3, [r7, #8]
 8007cde:	4013      	ands	r3, r2
 8007ce0:	2b00      	cmp	r3, #0
 8007ce2:	d00a      	beq.n	8007cfa <prvTestWaitCondition+0x36>
		{
			xWaitConditionMet = pdTRUE;
 8007ce4:	2301      	movs	r3, #1
 8007ce6:	617b      	str	r3, [r7, #20]
 8007ce8:	e007      	b.n	8007cfa <prvTestWaitCondition+0x36>
	}
	else
	{
		/* Task has to wait for all the bits in uxBitsToWaitFor to be set.
		Are they set already? */
		if( ( uxCurrentEventBits & uxBitsToWaitFor ) == uxBitsToWaitFor )
 8007cea:	68fa      	ldr	r2, [r7, #12]
 8007cec:	68bb      	ldr	r3, [r7, #8]
 8007cee:	4013      	ands	r3, r2
 8007cf0:	68ba      	ldr	r2, [r7, #8]
 8007cf2:	429a      	cmp	r2, r3
 8007cf4:	d101      	bne.n	8007cfa <prvTestWaitCondition+0x36>
		{
			xWaitConditionMet = pdTRUE;
 8007cf6:	2301      	movs	r3, #1
 8007cf8:	617b      	str	r3, [r7, #20]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	return xWaitConditionMet;
 8007cfa:	697b      	ldr	r3, [r7, #20]
}
 8007cfc:	4618      	mov	r0, r3
 8007cfe:	371c      	adds	r7, #28
 8007d00:	46bd      	mov	sp, r7
 8007d02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d06:	4770      	bx	lr

08007d08 <xEventGroupSetBitsFromISR>:
/*-----------------------------------------------------------*/

#if ( ( configUSE_TRACE_FACILITY == 1 ) && ( INCLUDE_xTimerPendFunctionCall == 1 ) && ( configUSE_TIMERS == 1 ) )

	BaseType_t xEventGroupSetBitsFromISR( EventGroupHandle_t xEventGroup, const EventBits_t uxBitsToSet, BaseType_t *pxHigherPriorityTaskWoken )
	{
 8007d08:	b580      	push	{r7, lr}
 8007d0a:	b086      	sub	sp, #24
 8007d0c:	af00      	add	r7, sp, #0
 8007d0e:	60f8      	str	r0, [r7, #12]
 8007d10:	60b9      	str	r1, [r7, #8]
 8007d12:	607a      	str	r2, [r7, #4]
	BaseType_t xReturn;

		traceEVENT_GROUP_SET_BITS_FROM_ISR( xEventGroup, uxBitsToSet );
		xReturn = xTimerPendFunctionCallFromISR( vEventGroupSetBitsCallback, ( void * ) xEventGroup, ( uint32_t ) uxBitsToSet, pxHigherPriorityTaskWoken ); /*lint !e9087 Can't avoid cast to void* as a generic callback function not specific to this use case. Callback casts back to original type so safe. */
 8007d14:	687b      	ldr	r3, [r7, #4]
 8007d16:	68ba      	ldr	r2, [r7, #8]
 8007d18:	68f9      	ldr	r1, [r7, #12]
 8007d1a:	4804      	ldr	r0, [pc, #16]	@ (8007d2c <xEventGroupSetBitsFromISR+0x24>)
 8007d1c:	f002 fdfe 	bl	800a91c <xTimerPendFunctionCallFromISR>
 8007d20:	6178      	str	r0, [r7, #20]

		return xReturn;
 8007d22:	697b      	ldr	r3, [r7, #20]
	}
 8007d24:	4618      	mov	r0, r3
 8007d26:	3718      	adds	r7, #24
 8007d28:	46bd      	mov	sp, r7
 8007d2a:	bd80      	pop	{r7, pc}
 8007d2c:	08007c91 	.word	0x08007c91

08007d30 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8007d30:	b480      	push	{r7}
 8007d32:	b083      	sub	sp, #12
 8007d34:	af00      	add	r7, sp, #0
 8007d36:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8007d38:	687b      	ldr	r3, [r7, #4]
 8007d3a:	f103 0208 	add.w	r2, r3, #8
 8007d3e:	687b      	ldr	r3, [r7, #4]
 8007d40:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8007d42:	687b      	ldr	r3, [r7, #4]
 8007d44:	f04f 32ff 	mov.w	r2, #4294967295
 8007d48:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8007d4a:	687b      	ldr	r3, [r7, #4]
 8007d4c:	f103 0208 	add.w	r2, r3, #8
 8007d50:	687b      	ldr	r3, [r7, #4]
 8007d52:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8007d54:	687b      	ldr	r3, [r7, #4]
 8007d56:	f103 0208 	add.w	r2, r3, #8
 8007d5a:	687b      	ldr	r3, [r7, #4]
 8007d5c:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8007d5e:	687b      	ldr	r3, [r7, #4]
 8007d60:	2200      	movs	r2, #0
 8007d62:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8007d64:	bf00      	nop
 8007d66:	370c      	adds	r7, #12
 8007d68:	46bd      	mov	sp, r7
 8007d6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d6e:	4770      	bx	lr

08007d70 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8007d70:	b480      	push	{r7}
 8007d72:	b083      	sub	sp, #12
 8007d74:	af00      	add	r7, sp, #0
 8007d76:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8007d78:	687b      	ldr	r3, [r7, #4]
 8007d7a:	2200      	movs	r2, #0
 8007d7c:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8007d7e:	bf00      	nop
 8007d80:	370c      	adds	r7, #12
 8007d82:	46bd      	mov	sp, r7
 8007d84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d88:	4770      	bx	lr

08007d8a <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8007d8a:	b480      	push	{r7}
 8007d8c:	b085      	sub	sp, #20
 8007d8e:	af00      	add	r7, sp, #0
 8007d90:	6078      	str	r0, [r7, #4]
 8007d92:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8007d94:	687b      	ldr	r3, [r7, #4]
 8007d96:	685b      	ldr	r3, [r3, #4]
 8007d98:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8007d9a:	683b      	ldr	r3, [r7, #0]
 8007d9c:	68fa      	ldr	r2, [r7, #12]
 8007d9e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8007da0:	68fb      	ldr	r3, [r7, #12]
 8007da2:	689a      	ldr	r2, [r3, #8]
 8007da4:	683b      	ldr	r3, [r7, #0]
 8007da6:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8007da8:	68fb      	ldr	r3, [r7, #12]
 8007daa:	689b      	ldr	r3, [r3, #8]
 8007dac:	683a      	ldr	r2, [r7, #0]
 8007dae:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8007db0:	68fb      	ldr	r3, [r7, #12]
 8007db2:	683a      	ldr	r2, [r7, #0]
 8007db4:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8007db6:	683b      	ldr	r3, [r7, #0]
 8007db8:	687a      	ldr	r2, [r7, #4]
 8007dba:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8007dbc:	687b      	ldr	r3, [r7, #4]
 8007dbe:	681b      	ldr	r3, [r3, #0]
 8007dc0:	1c5a      	adds	r2, r3, #1
 8007dc2:	687b      	ldr	r3, [r7, #4]
 8007dc4:	601a      	str	r2, [r3, #0]
}
 8007dc6:	bf00      	nop
 8007dc8:	3714      	adds	r7, #20
 8007dca:	46bd      	mov	sp, r7
 8007dcc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007dd0:	4770      	bx	lr

08007dd2 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8007dd2:	b480      	push	{r7}
 8007dd4:	b085      	sub	sp, #20
 8007dd6:	af00      	add	r7, sp, #0
 8007dd8:	6078      	str	r0, [r7, #4]
 8007dda:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8007ddc:	683b      	ldr	r3, [r7, #0]
 8007dde:	681b      	ldr	r3, [r3, #0]
 8007de0:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8007de2:	68bb      	ldr	r3, [r7, #8]
 8007de4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007de8:	d103      	bne.n	8007df2 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8007dea:	687b      	ldr	r3, [r7, #4]
 8007dec:	691b      	ldr	r3, [r3, #16]
 8007dee:	60fb      	str	r3, [r7, #12]
 8007df0:	e00c      	b.n	8007e0c <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8007df2:	687b      	ldr	r3, [r7, #4]
 8007df4:	3308      	adds	r3, #8
 8007df6:	60fb      	str	r3, [r7, #12]
 8007df8:	e002      	b.n	8007e00 <vListInsert+0x2e>
 8007dfa:	68fb      	ldr	r3, [r7, #12]
 8007dfc:	685b      	ldr	r3, [r3, #4]
 8007dfe:	60fb      	str	r3, [r7, #12]
 8007e00:	68fb      	ldr	r3, [r7, #12]
 8007e02:	685b      	ldr	r3, [r3, #4]
 8007e04:	681b      	ldr	r3, [r3, #0]
 8007e06:	68ba      	ldr	r2, [r7, #8]
 8007e08:	429a      	cmp	r2, r3
 8007e0a:	d2f6      	bcs.n	8007dfa <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8007e0c:	68fb      	ldr	r3, [r7, #12]
 8007e0e:	685a      	ldr	r2, [r3, #4]
 8007e10:	683b      	ldr	r3, [r7, #0]
 8007e12:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8007e14:	683b      	ldr	r3, [r7, #0]
 8007e16:	685b      	ldr	r3, [r3, #4]
 8007e18:	683a      	ldr	r2, [r7, #0]
 8007e1a:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8007e1c:	683b      	ldr	r3, [r7, #0]
 8007e1e:	68fa      	ldr	r2, [r7, #12]
 8007e20:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8007e22:	68fb      	ldr	r3, [r7, #12]
 8007e24:	683a      	ldr	r2, [r7, #0]
 8007e26:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8007e28:	683b      	ldr	r3, [r7, #0]
 8007e2a:	687a      	ldr	r2, [r7, #4]
 8007e2c:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8007e2e:	687b      	ldr	r3, [r7, #4]
 8007e30:	681b      	ldr	r3, [r3, #0]
 8007e32:	1c5a      	adds	r2, r3, #1
 8007e34:	687b      	ldr	r3, [r7, #4]
 8007e36:	601a      	str	r2, [r3, #0]
}
 8007e38:	bf00      	nop
 8007e3a:	3714      	adds	r7, #20
 8007e3c:	46bd      	mov	sp, r7
 8007e3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e42:	4770      	bx	lr

08007e44 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8007e44:	b480      	push	{r7}
 8007e46:	b085      	sub	sp, #20
 8007e48:	af00      	add	r7, sp, #0
 8007e4a:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8007e4c:	687b      	ldr	r3, [r7, #4]
 8007e4e:	691b      	ldr	r3, [r3, #16]
 8007e50:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8007e52:	687b      	ldr	r3, [r7, #4]
 8007e54:	685b      	ldr	r3, [r3, #4]
 8007e56:	687a      	ldr	r2, [r7, #4]
 8007e58:	6892      	ldr	r2, [r2, #8]
 8007e5a:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8007e5c:	687b      	ldr	r3, [r7, #4]
 8007e5e:	689b      	ldr	r3, [r3, #8]
 8007e60:	687a      	ldr	r2, [r7, #4]
 8007e62:	6852      	ldr	r2, [r2, #4]
 8007e64:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8007e66:	68fb      	ldr	r3, [r7, #12]
 8007e68:	685b      	ldr	r3, [r3, #4]
 8007e6a:	687a      	ldr	r2, [r7, #4]
 8007e6c:	429a      	cmp	r2, r3
 8007e6e:	d103      	bne.n	8007e78 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8007e70:	687b      	ldr	r3, [r7, #4]
 8007e72:	689a      	ldr	r2, [r3, #8]
 8007e74:	68fb      	ldr	r3, [r7, #12]
 8007e76:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8007e78:	687b      	ldr	r3, [r7, #4]
 8007e7a:	2200      	movs	r2, #0
 8007e7c:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8007e7e:	68fb      	ldr	r3, [r7, #12]
 8007e80:	681b      	ldr	r3, [r3, #0]
 8007e82:	1e5a      	subs	r2, r3, #1
 8007e84:	68fb      	ldr	r3, [r7, #12]
 8007e86:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8007e88:	68fb      	ldr	r3, [r7, #12]
 8007e8a:	681b      	ldr	r3, [r3, #0]
}
 8007e8c:	4618      	mov	r0, r3
 8007e8e:	3714      	adds	r7, #20
 8007e90:	46bd      	mov	sp, r7
 8007e92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e96:	4770      	bx	lr

08007e98 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8007e98:	b580      	push	{r7, lr}
 8007e9a:	b084      	sub	sp, #16
 8007e9c:	af00      	add	r7, sp, #0
 8007e9e:	6078      	str	r0, [r7, #4]
 8007ea0:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8007ea2:	687b      	ldr	r3, [r7, #4]
 8007ea4:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8007ea6:	68fb      	ldr	r3, [r7, #12]
 8007ea8:	2b00      	cmp	r3, #0
 8007eaa:	d10b      	bne.n	8007ec4 <xQueueGenericReset+0x2c>
	__asm volatile
 8007eac:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007eb0:	f383 8811 	msr	BASEPRI, r3
 8007eb4:	f3bf 8f6f 	isb	sy
 8007eb8:	f3bf 8f4f 	dsb	sy
 8007ebc:	60bb      	str	r3, [r7, #8]
}
 8007ebe:	bf00      	nop
 8007ec0:	bf00      	nop
 8007ec2:	e7fd      	b.n	8007ec0 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8007ec4:	f002 fe78 	bl	800abb8 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8007ec8:	68fb      	ldr	r3, [r7, #12]
 8007eca:	681a      	ldr	r2, [r3, #0]
 8007ecc:	68fb      	ldr	r3, [r7, #12]
 8007ece:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007ed0:	68f9      	ldr	r1, [r7, #12]
 8007ed2:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8007ed4:	fb01 f303 	mul.w	r3, r1, r3
 8007ed8:	441a      	add	r2, r3
 8007eda:	68fb      	ldr	r3, [r7, #12]
 8007edc:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8007ede:	68fb      	ldr	r3, [r7, #12]
 8007ee0:	2200      	movs	r2, #0
 8007ee2:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8007ee4:	68fb      	ldr	r3, [r7, #12]
 8007ee6:	681a      	ldr	r2, [r3, #0]
 8007ee8:	68fb      	ldr	r3, [r7, #12]
 8007eea:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8007eec:	68fb      	ldr	r3, [r7, #12]
 8007eee:	681a      	ldr	r2, [r3, #0]
 8007ef0:	68fb      	ldr	r3, [r7, #12]
 8007ef2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007ef4:	3b01      	subs	r3, #1
 8007ef6:	68f9      	ldr	r1, [r7, #12]
 8007ef8:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8007efa:	fb01 f303 	mul.w	r3, r1, r3
 8007efe:	441a      	add	r2, r3
 8007f00:	68fb      	ldr	r3, [r7, #12]
 8007f02:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8007f04:	68fb      	ldr	r3, [r7, #12]
 8007f06:	22ff      	movs	r2, #255	@ 0xff
 8007f08:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8007f0c:	68fb      	ldr	r3, [r7, #12]
 8007f0e:	22ff      	movs	r2, #255	@ 0xff
 8007f10:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8007f14:	683b      	ldr	r3, [r7, #0]
 8007f16:	2b00      	cmp	r3, #0
 8007f18:	d114      	bne.n	8007f44 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8007f1a:	68fb      	ldr	r3, [r7, #12]
 8007f1c:	691b      	ldr	r3, [r3, #16]
 8007f1e:	2b00      	cmp	r3, #0
 8007f20:	d01a      	beq.n	8007f58 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8007f22:	68fb      	ldr	r3, [r7, #12]
 8007f24:	3310      	adds	r3, #16
 8007f26:	4618      	mov	r0, r3
 8007f28:	f001 fd6a 	bl	8009a00 <xTaskRemoveFromEventList>
 8007f2c:	4603      	mov	r3, r0
 8007f2e:	2b00      	cmp	r3, #0
 8007f30:	d012      	beq.n	8007f58 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8007f32:	4b0d      	ldr	r3, [pc, #52]	@ (8007f68 <xQueueGenericReset+0xd0>)
 8007f34:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007f38:	601a      	str	r2, [r3, #0]
 8007f3a:	f3bf 8f4f 	dsb	sy
 8007f3e:	f3bf 8f6f 	isb	sy
 8007f42:	e009      	b.n	8007f58 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8007f44:	68fb      	ldr	r3, [r7, #12]
 8007f46:	3310      	adds	r3, #16
 8007f48:	4618      	mov	r0, r3
 8007f4a:	f7ff fef1 	bl	8007d30 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 8007f4e:	68fb      	ldr	r3, [r7, #12]
 8007f50:	3324      	adds	r3, #36	@ 0x24
 8007f52:	4618      	mov	r0, r3
 8007f54:	f7ff feec 	bl	8007d30 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8007f58:	f002 fe60 	bl	800ac1c <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 8007f5c:	2301      	movs	r3, #1
}
 8007f5e:	4618      	mov	r0, r3
 8007f60:	3710      	adds	r7, #16
 8007f62:	46bd      	mov	sp, r7
 8007f64:	bd80      	pop	{r7, pc}
 8007f66:	bf00      	nop
 8007f68:	e000ed04 	.word	0xe000ed04

08007f6c <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 8007f6c:	b580      	push	{r7, lr}
 8007f6e:	b08e      	sub	sp, #56	@ 0x38
 8007f70:	af02      	add	r7, sp, #8
 8007f72:	60f8      	str	r0, [r7, #12]
 8007f74:	60b9      	str	r1, [r7, #8]
 8007f76:	607a      	str	r2, [r7, #4]
 8007f78:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8007f7a:	68fb      	ldr	r3, [r7, #12]
 8007f7c:	2b00      	cmp	r3, #0
 8007f7e:	d10b      	bne.n	8007f98 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 8007f80:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007f84:	f383 8811 	msr	BASEPRI, r3
 8007f88:	f3bf 8f6f 	isb	sy
 8007f8c:	f3bf 8f4f 	dsb	sy
 8007f90:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8007f92:	bf00      	nop
 8007f94:	bf00      	nop
 8007f96:	e7fd      	b.n	8007f94 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8007f98:	683b      	ldr	r3, [r7, #0]
 8007f9a:	2b00      	cmp	r3, #0
 8007f9c:	d10b      	bne.n	8007fb6 <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 8007f9e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007fa2:	f383 8811 	msr	BASEPRI, r3
 8007fa6:	f3bf 8f6f 	isb	sy
 8007faa:	f3bf 8f4f 	dsb	sy
 8007fae:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8007fb0:	bf00      	nop
 8007fb2:	bf00      	nop
 8007fb4:	e7fd      	b.n	8007fb2 <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8007fb6:	687b      	ldr	r3, [r7, #4]
 8007fb8:	2b00      	cmp	r3, #0
 8007fba:	d002      	beq.n	8007fc2 <xQueueGenericCreateStatic+0x56>
 8007fbc:	68bb      	ldr	r3, [r7, #8]
 8007fbe:	2b00      	cmp	r3, #0
 8007fc0:	d001      	beq.n	8007fc6 <xQueueGenericCreateStatic+0x5a>
 8007fc2:	2301      	movs	r3, #1
 8007fc4:	e000      	b.n	8007fc8 <xQueueGenericCreateStatic+0x5c>
 8007fc6:	2300      	movs	r3, #0
 8007fc8:	2b00      	cmp	r3, #0
 8007fca:	d10b      	bne.n	8007fe4 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 8007fcc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007fd0:	f383 8811 	msr	BASEPRI, r3
 8007fd4:	f3bf 8f6f 	isb	sy
 8007fd8:	f3bf 8f4f 	dsb	sy
 8007fdc:	623b      	str	r3, [r7, #32]
}
 8007fde:	bf00      	nop
 8007fe0:	bf00      	nop
 8007fe2:	e7fd      	b.n	8007fe0 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8007fe4:	687b      	ldr	r3, [r7, #4]
 8007fe6:	2b00      	cmp	r3, #0
 8007fe8:	d102      	bne.n	8007ff0 <xQueueGenericCreateStatic+0x84>
 8007fea:	68bb      	ldr	r3, [r7, #8]
 8007fec:	2b00      	cmp	r3, #0
 8007fee:	d101      	bne.n	8007ff4 <xQueueGenericCreateStatic+0x88>
 8007ff0:	2301      	movs	r3, #1
 8007ff2:	e000      	b.n	8007ff6 <xQueueGenericCreateStatic+0x8a>
 8007ff4:	2300      	movs	r3, #0
 8007ff6:	2b00      	cmp	r3, #0
 8007ff8:	d10b      	bne.n	8008012 <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 8007ffa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8007ffe:	f383 8811 	msr	BASEPRI, r3
 8008002:	f3bf 8f6f 	isb	sy
 8008006:	f3bf 8f4f 	dsb	sy
 800800a:	61fb      	str	r3, [r7, #28]
}
 800800c:	bf00      	nop
 800800e:	bf00      	nop
 8008010:	e7fd      	b.n	800800e <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8008012:	2350      	movs	r3, #80	@ 0x50
 8008014:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8008016:	697b      	ldr	r3, [r7, #20]
 8008018:	2b50      	cmp	r3, #80	@ 0x50
 800801a:	d00b      	beq.n	8008034 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 800801c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008020:	f383 8811 	msr	BASEPRI, r3
 8008024:	f3bf 8f6f 	isb	sy
 8008028:	f3bf 8f4f 	dsb	sy
 800802c:	61bb      	str	r3, [r7, #24]
}
 800802e:	bf00      	nop
 8008030:	bf00      	nop
 8008032:	e7fd      	b.n	8008030 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 8008034:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8008036:	683b      	ldr	r3, [r7, #0]
 8008038:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 800803a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800803c:	2b00      	cmp	r3, #0
 800803e:	d00d      	beq.n	800805c <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 8008040:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008042:	2201      	movs	r2, #1
 8008044:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 8008048:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 800804c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800804e:	9300      	str	r3, [sp, #0]
 8008050:	4613      	mov	r3, r2
 8008052:	687a      	ldr	r2, [r7, #4]
 8008054:	68b9      	ldr	r1, [r7, #8]
 8008056:	68f8      	ldr	r0, [r7, #12]
 8008058:	f000 f840 	bl	80080dc <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 800805c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 800805e:	4618      	mov	r0, r3
 8008060:	3730      	adds	r7, #48	@ 0x30
 8008062:	46bd      	mov	sp, r7
 8008064:	bd80      	pop	{r7, pc}

08008066 <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 8008066:	b580      	push	{r7, lr}
 8008068:	b08a      	sub	sp, #40	@ 0x28
 800806a:	af02      	add	r7, sp, #8
 800806c:	60f8      	str	r0, [r7, #12]
 800806e:	60b9      	str	r1, [r7, #8]
 8008070:	4613      	mov	r3, r2
 8008072:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 8008074:	68fb      	ldr	r3, [r7, #12]
 8008076:	2b00      	cmp	r3, #0
 8008078:	d10b      	bne.n	8008092 <xQueueGenericCreate+0x2c>
	__asm volatile
 800807a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800807e:	f383 8811 	msr	BASEPRI, r3
 8008082:	f3bf 8f6f 	isb	sy
 8008086:	f3bf 8f4f 	dsb	sy
 800808a:	613b      	str	r3, [r7, #16]
}
 800808c:	bf00      	nop
 800808e:	bf00      	nop
 8008090:	e7fd      	b.n	800808e <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8008092:	68fb      	ldr	r3, [r7, #12]
 8008094:	68ba      	ldr	r2, [r7, #8]
 8008096:	fb02 f303 	mul.w	r3, r2, r3
 800809a:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 800809c:	69fb      	ldr	r3, [r7, #28]
 800809e:	3350      	adds	r3, #80	@ 0x50
 80080a0:	4618      	mov	r0, r3
 80080a2:	f002 feab 	bl	800adfc <pvPortMalloc>
 80080a6:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 80080a8:	69bb      	ldr	r3, [r7, #24]
 80080aa:	2b00      	cmp	r3, #0
 80080ac:	d011      	beq.n	80080d2 <xQueueGenericCreate+0x6c>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 80080ae:	69bb      	ldr	r3, [r7, #24]
 80080b0:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80080b2:	697b      	ldr	r3, [r7, #20]
 80080b4:	3350      	adds	r3, #80	@ 0x50
 80080b6:	617b      	str	r3, [r7, #20]
			#if( configSUPPORT_STATIC_ALLOCATION == 1 )
			{
				/* Queues can be created either statically or dynamically, so
				note this task was created dynamically in case it is later
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
 80080b8:	69bb      	ldr	r3, [r7, #24]
 80080ba:	2200      	movs	r2, #0
 80080bc:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80080c0:	79fa      	ldrb	r2, [r7, #7]
 80080c2:	69bb      	ldr	r3, [r7, #24]
 80080c4:	9300      	str	r3, [sp, #0]
 80080c6:	4613      	mov	r3, r2
 80080c8:	697a      	ldr	r2, [r7, #20]
 80080ca:	68b9      	ldr	r1, [r7, #8]
 80080cc:	68f8      	ldr	r0, [r7, #12]
 80080ce:	f000 f805 	bl	80080dc <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80080d2:	69bb      	ldr	r3, [r7, #24]
	}
 80080d4:	4618      	mov	r0, r3
 80080d6:	3720      	adds	r7, #32
 80080d8:	46bd      	mov	sp, r7
 80080da:	bd80      	pop	{r7, pc}

080080dc <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 80080dc:	b580      	push	{r7, lr}
 80080de:	b084      	sub	sp, #16
 80080e0:	af00      	add	r7, sp, #0
 80080e2:	60f8      	str	r0, [r7, #12]
 80080e4:	60b9      	str	r1, [r7, #8]
 80080e6:	607a      	str	r2, [r7, #4]
 80080e8:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 80080ea:	68bb      	ldr	r3, [r7, #8]
 80080ec:	2b00      	cmp	r3, #0
 80080ee:	d103      	bne.n	80080f8 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 80080f0:	69bb      	ldr	r3, [r7, #24]
 80080f2:	69ba      	ldr	r2, [r7, #24]
 80080f4:	601a      	str	r2, [r3, #0]
 80080f6:	e002      	b.n	80080fe <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 80080f8:	69bb      	ldr	r3, [r7, #24]
 80080fa:	687a      	ldr	r2, [r7, #4]
 80080fc:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 80080fe:	69bb      	ldr	r3, [r7, #24]
 8008100:	68fa      	ldr	r2, [r7, #12]
 8008102:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 8008104:	69bb      	ldr	r3, [r7, #24]
 8008106:	68ba      	ldr	r2, [r7, #8]
 8008108:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 800810a:	2101      	movs	r1, #1
 800810c:	69b8      	ldr	r0, [r7, #24]
 800810e:	f7ff fec3 	bl	8007e98 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 8008112:	69bb      	ldr	r3, [r7, #24]
 8008114:	78fa      	ldrb	r2, [r7, #3]
 8008116:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 800811a:	bf00      	nop
 800811c:	3710      	adds	r7, #16
 800811e:	46bd      	mov	sp, r7
 8008120:	bd80      	pop	{r7, pc}

08008122 <prvInitialiseMutex>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static void prvInitialiseMutex( Queue_t *pxNewQueue )
	{
 8008122:	b580      	push	{r7, lr}
 8008124:	b082      	sub	sp, #8
 8008126:	af00      	add	r7, sp, #0
 8008128:	6078      	str	r0, [r7, #4]
		if( pxNewQueue != NULL )
 800812a:	687b      	ldr	r3, [r7, #4]
 800812c:	2b00      	cmp	r3, #0
 800812e:	d00e      	beq.n	800814e <prvInitialiseMutex+0x2c>
		{
			/* The queue create function will set all the queue structure members
			correctly for a generic queue, but this function is creating a
			mutex.  Overwrite those members that need to be set differently -
			in particular the information required for priority inheritance. */
			pxNewQueue->u.xSemaphore.xMutexHolder = NULL;
 8008130:	687b      	ldr	r3, [r7, #4]
 8008132:	2200      	movs	r2, #0
 8008134:	609a      	str	r2, [r3, #8]
			pxNewQueue->uxQueueType = queueQUEUE_IS_MUTEX;
 8008136:	687b      	ldr	r3, [r7, #4]
 8008138:	2200      	movs	r2, #0
 800813a:	601a      	str	r2, [r3, #0]

			/* In case this is a recursive mutex. */
			pxNewQueue->u.xSemaphore.uxRecursiveCallCount = 0;
 800813c:	687b      	ldr	r3, [r7, #4]
 800813e:	2200      	movs	r2, #0
 8008140:	60da      	str	r2, [r3, #12]

			traceCREATE_MUTEX( pxNewQueue );

			/* Start with the semaphore in the expected state. */
			( void ) xQueueGenericSend( pxNewQueue, NULL, ( TickType_t ) 0U, queueSEND_TO_BACK );
 8008142:	2300      	movs	r3, #0
 8008144:	2200      	movs	r2, #0
 8008146:	2100      	movs	r1, #0
 8008148:	6878      	ldr	r0, [r7, #4]
 800814a:	f000 f911 	bl	8008370 <xQueueGenericSend>
		}
		else
		{
			traceCREATE_MUTEX_FAILED();
		}
	}
 800814e:	bf00      	nop
 8008150:	3708      	adds	r7, #8
 8008152:	46bd      	mov	sp, r7
 8008154:	bd80      	pop	{r7, pc}

08008156 <xQueueCreateMutex>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutex( const uint8_t ucQueueType )
	{
 8008156:	b580      	push	{r7, lr}
 8008158:	b086      	sub	sp, #24
 800815a:	af00      	add	r7, sp, #0
 800815c:	4603      	mov	r3, r0
 800815e:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 8008160:	2301      	movs	r3, #1
 8008162:	617b      	str	r3, [r7, #20]
 8008164:	2300      	movs	r3, #0
 8008166:	613b      	str	r3, [r7, #16]

		xNewQueue = xQueueGenericCreate( uxMutexLength, uxMutexSize, ucQueueType );
 8008168:	79fb      	ldrb	r3, [r7, #7]
 800816a:	461a      	mov	r2, r3
 800816c:	6939      	ldr	r1, [r7, #16]
 800816e:	6978      	ldr	r0, [r7, #20]
 8008170:	f7ff ff79 	bl	8008066 <xQueueGenericCreate>
 8008174:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 8008176:	68f8      	ldr	r0, [r7, #12]
 8008178:	f7ff ffd3 	bl	8008122 <prvInitialiseMutex>

		return xNewQueue;
 800817c:	68fb      	ldr	r3, [r7, #12]
	}
 800817e:	4618      	mov	r0, r3
 8008180:	3718      	adds	r7, #24
 8008182:	46bd      	mov	sp, r7
 8008184:	bd80      	pop	{r7, pc}

08008186 <xQueueCreateMutexStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_MUTEXES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateMutexStatic( const uint8_t ucQueueType, StaticQueue_t *pxStaticQueue )
	{
 8008186:	b580      	push	{r7, lr}
 8008188:	b088      	sub	sp, #32
 800818a:	af02      	add	r7, sp, #8
 800818c:	4603      	mov	r3, r0
 800818e:	6039      	str	r1, [r7, #0]
 8008190:	71fb      	strb	r3, [r7, #7]
	QueueHandle_t xNewQueue;
	const UBaseType_t uxMutexLength = ( UBaseType_t ) 1, uxMutexSize = ( UBaseType_t ) 0;
 8008192:	2301      	movs	r3, #1
 8008194:	617b      	str	r3, [r7, #20]
 8008196:	2300      	movs	r3, #0
 8008198:	613b      	str	r3, [r7, #16]

		/* Prevent compiler warnings about unused parameters if
		configUSE_TRACE_FACILITY does not equal 1. */
		( void ) ucQueueType;

		xNewQueue = xQueueGenericCreateStatic( uxMutexLength, uxMutexSize, NULL, pxStaticQueue, ucQueueType );
 800819a:	79fb      	ldrb	r3, [r7, #7]
 800819c:	9300      	str	r3, [sp, #0]
 800819e:	683b      	ldr	r3, [r7, #0]
 80081a0:	2200      	movs	r2, #0
 80081a2:	6939      	ldr	r1, [r7, #16]
 80081a4:	6978      	ldr	r0, [r7, #20]
 80081a6:	f7ff fee1 	bl	8007f6c <xQueueGenericCreateStatic>
 80081aa:	60f8      	str	r0, [r7, #12]
		prvInitialiseMutex( ( Queue_t * ) xNewQueue );
 80081ac:	68f8      	ldr	r0, [r7, #12]
 80081ae:	f7ff ffb8 	bl	8008122 <prvInitialiseMutex>

		return xNewQueue;
 80081b2:	68fb      	ldr	r3, [r7, #12]
	}
 80081b4:	4618      	mov	r0, r3
 80081b6:	3718      	adds	r7, #24
 80081b8:	46bd      	mov	sp, r7
 80081ba:	bd80      	pop	{r7, pc}

080081bc <xQueueGiveMutexRecursive>:
/*-----------------------------------------------------------*/

#if ( configUSE_RECURSIVE_MUTEXES == 1 )

	BaseType_t xQueueGiveMutexRecursive( QueueHandle_t xMutex )
	{
 80081bc:	b590      	push	{r4, r7, lr}
 80081be:	b087      	sub	sp, #28
 80081c0:	af00      	add	r7, sp, #0
 80081c2:	6078      	str	r0, [r7, #4]
	BaseType_t xReturn;
	Queue_t * const pxMutex = ( Queue_t * ) xMutex;
 80081c4:	687b      	ldr	r3, [r7, #4]
 80081c6:	613b      	str	r3, [r7, #16]

		configASSERT( pxMutex );
 80081c8:	693b      	ldr	r3, [r7, #16]
 80081ca:	2b00      	cmp	r3, #0
 80081cc:	d10b      	bne.n	80081e6 <xQueueGiveMutexRecursive+0x2a>
	__asm volatile
 80081ce:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80081d2:	f383 8811 	msr	BASEPRI, r3
 80081d6:	f3bf 8f6f 	isb	sy
 80081da:	f3bf 8f4f 	dsb	sy
 80081de:	60fb      	str	r3, [r7, #12]
}
 80081e0:	bf00      	nop
 80081e2:	bf00      	nop
 80081e4:	e7fd      	b.n	80081e2 <xQueueGiveMutexRecursive+0x26>
		change outside of this task.  If this task does not hold the mutex then
		pxMutexHolder can never coincidentally equal the tasks handle, and as
		this is the only condition we are interested in it does not matter if
		pxMutexHolder is accessed simultaneously by another task.  Therefore no
		mutual exclusion is required to test the pxMutexHolder variable. */
		if( pxMutex->u.xSemaphore.xMutexHolder == xTaskGetCurrentTaskHandle() )
 80081e6:	693b      	ldr	r3, [r7, #16]
 80081e8:	689c      	ldr	r4, [r3, #8]
 80081ea:	f001 fe33 	bl	8009e54 <xTaskGetCurrentTaskHandle>
 80081ee:	4603      	mov	r3, r0
 80081f0:	429c      	cmp	r4, r3
 80081f2:	d111      	bne.n	8008218 <xQueueGiveMutexRecursive+0x5c>
			/* uxRecursiveCallCount cannot be zero if xMutexHolder is equal to
			the task handle, therefore no underflow check is required.  Also,
			uxRecursiveCallCount is only modified by the mutex holder, and as
			there can only be one, no mutual exclusion is required to modify the
			uxRecursiveCallCount member. */
			( pxMutex->u.xSemaphore.uxRecursiveCallCount )--;
 80081f4:	693b      	ldr	r3, [r7, #16]
 80081f6:	68db      	ldr	r3, [r3, #12]
 80081f8:	1e5a      	subs	r2, r3, #1
 80081fa:	693b      	ldr	r3, [r7, #16]
 80081fc:	60da      	str	r2, [r3, #12]

			/* Has the recursive call count unwound to 0? */
			if( pxMutex->u.xSemaphore.uxRecursiveCallCount == ( UBaseType_t ) 0 )
 80081fe:	693b      	ldr	r3, [r7, #16]
 8008200:	68db      	ldr	r3, [r3, #12]
 8008202:	2b00      	cmp	r3, #0
 8008204:	d105      	bne.n	8008212 <xQueueGiveMutexRecursive+0x56>
			{
				/* Return the mutex.  This will automatically unblock any other
				task that might be waiting to access the mutex. */
				( void ) xQueueGenericSend( pxMutex, NULL, queueMUTEX_GIVE_BLOCK_TIME, queueSEND_TO_BACK );
 8008206:	2300      	movs	r3, #0
 8008208:	2200      	movs	r2, #0
 800820a:	2100      	movs	r1, #0
 800820c:	6938      	ldr	r0, [r7, #16]
 800820e:	f000 f8af 	bl	8008370 <xQueueGenericSend>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			xReturn = pdPASS;
 8008212:	2301      	movs	r3, #1
 8008214:	617b      	str	r3, [r7, #20]
 8008216:	e001      	b.n	800821c <xQueueGiveMutexRecursive+0x60>
		}
		else
		{
			/* The mutex cannot be given because the calling task is not the
			holder. */
			xReturn = pdFAIL;
 8008218:	2300      	movs	r3, #0
 800821a:	617b      	str	r3, [r7, #20]

			traceGIVE_MUTEX_RECURSIVE_FAILED( pxMutex );
		}

		return xReturn;
 800821c:	697b      	ldr	r3, [r7, #20]
	}
 800821e:	4618      	mov	r0, r3
 8008220:	371c      	adds	r7, #28
 8008222:	46bd      	mov	sp, r7
 8008224:	bd90      	pop	{r4, r7, pc}

08008226 <xQueueTakeMutexRecursive>:
/*-----------------------------------------------------------*/

#if ( configUSE_RECURSIVE_MUTEXES == 1 )

	BaseType_t xQueueTakeMutexRecursive( QueueHandle_t xMutex, TickType_t xTicksToWait )
	{
 8008226:	b590      	push	{r4, r7, lr}
 8008228:	b087      	sub	sp, #28
 800822a:	af00      	add	r7, sp, #0
 800822c:	6078      	str	r0, [r7, #4]
 800822e:	6039      	str	r1, [r7, #0]
	BaseType_t xReturn;
	Queue_t * const pxMutex = ( Queue_t * ) xMutex;
 8008230:	687b      	ldr	r3, [r7, #4]
 8008232:	613b      	str	r3, [r7, #16]

		configASSERT( pxMutex );
 8008234:	693b      	ldr	r3, [r7, #16]
 8008236:	2b00      	cmp	r3, #0
 8008238:	d10b      	bne.n	8008252 <xQueueTakeMutexRecursive+0x2c>
	__asm volatile
 800823a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800823e:	f383 8811 	msr	BASEPRI, r3
 8008242:	f3bf 8f6f 	isb	sy
 8008246:	f3bf 8f4f 	dsb	sy
 800824a:	60fb      	str	r3, [r7, #12]
}
 800824c:	bf00      	nop
 800824e:	bf00      	nop
 8008250:	e7fd      	b.n	800824e <xQueueTakeMutexRecursive+0x28>
		/* Comments regarding mutual exclusion as per those within
		xQueueGiveMutexRecursive(). */

		traceTAKE_MUTEX_RECURSIVE( pxMutex );

		if( pxMutex->u.xSemaphore.xMutexHolder == xTaskGetCurrentTaskHandle() )
 8008252:	693b      	ldr	r3, [r7, #16]
 8008254:	689c      	ldr	r4, [r3, #8]
 8008256:	f001 fdfd 	bl	8009e54 <xTaskGetCurrentTaskHandle>
 800825a:	4603      	mov	r3, r0
 800825c:	429c      	cmp	r4, r3
 800825e:	d107      	bne.n	8008270 <xQueueTakeMutexRecursive+0x4a>
		{
			( pxMutex->u.xSemaphore.uxRecursiveCallCount )++;
 8008260:	693b      	ldr	r3, [r7, #16]
 8008262:	68db      	ldr	r3, [r3, #12]
 8008264:	1c5a      	adds	r2, r3, #1
 8008266:	693b      	ldr	r3, [r7, #16]
 8008268:	60da      	str	r2, [r3, #12]
			xReturn = pdPASS;
 800826a:	2301      	movs	r3, #1
 800826c:	617b      	str	r3, [r7, #20]
 800826e:	e00c      	b.n	800828a <xQueueTakeMutexRecursive+0x64>
		}
		else
		{
			xReturn = xQueueSemaphoreTake( pxMutex, xTicksToWait );
 8008270:	6839      	ldr	r1, [r7, #0]
 8008272:	6938      	ldr	r0, [r7, #16]
 8008274:	f000 fb8e 	bl	8008994 <xQueueSemaphoreTake>
 8008278:	6178      	str	r0, [r7, #20]

			/* pdPASS will only be returned if the mutex was successfully
			obtained.  The calling task may have entered the Blocked state
			before reaching here. */
			if( xReturn != pdFAIL )
 800827a:	697b      	ldr	r3, [r7, #20]
 800827c:	2b00      	cmp	r3, #0
 800827e:	d004      	beq.n	800828a <xQueueTakeMutexRecursive+0x64>
			{
				( pxMutex->u.xSemaphore.uxRecursiveCallCount )++;
 8008280:	693b      	ldr	r3, [r7, #16]
 8008282:	68db      	ldr	r3, [r3, #12]
 8008284:	1c5a      	adds	r2, r3, #1
 8008286:	693b      	ldr	r3, [r7, #16]
 8008288:	60da      	str	r2, [r3, #12]
			{
				traceTAKE_MUTEX_RECURSIVE_FAILED( pxMutex );
			}
		}

		return xReturn;
 800828a:	697b      	ldr	r3, [r7, #20]
	}
 800828c:	4618      	mov	r0, r3
 800828e:	371c      	adds	r7, #28
 8008290:	46bd      	mov	sp, r7
 8008292:	bd90      	pop	{r4, r7, pc}

08008294 <xQueueCreateCountingSemaphoreStatic>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphoreStatic( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount, StaticQueue_t *pxStaticQueue )
	{
 8008294:	b580      	push	{r7, lr}
 8008296:	b08a      	sub	sp, #40	@ 0x28
 8008298:	af02      	add	r7, sp, #8
 800829a:	60f8      	str	r0, [r7, #12]
 800829c:	60b9      	str	r1, [r7, #8]
 800829e:	607a      	str	r2, [r7, #4]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 80082a0:	68fb      	ldr	r3, [r7, #12]
 80082a2:	2b00      	cmp	r3, #0
 80082a4:	d10b      	bne.n	80082be <xQueueCreateCountingSemaphoreStatic+0x2a>
	__asm volatile
 80082a6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80082aa:	f383 8811 	msr	BASEPRI, r3
 80082ae:	f3bf 8f6f 	isb	sy
 80082b2:	f3bf 8f4f 	dsb	sy
 80082b6:	61bb      	str	r3, [r7, #24]
}
 80082b8:	bf00      	nop
 80082ba:	bf00      	nop
 80082bc:	e7fd      	b.n	80082ba <xQueueCreateCountingSemaphoreStatic+0x26>
		configASSERT( uxInitialCount <= uxMaxCount );
 80082be:	68ba      	ldr	r2, [r7, #8]
 80082c0:	68fb      	ldr	r3, [r7, #12]
 80082c2:	429a      	cmp	r2, r3
 80082c4:	d90b      	bls.n	80082de <xQueueCreateCountingSemaphoreStatic+0x4a>
	__asm volatile
 80082c6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80082ca:	f383 8811 	msr	BASEPRI, r3
 80082ce:	f3bf 8f6f 	isb	sy
 80082d2:	f3bf 8f4f 	dsb	sy
 80082d6:	617b      	str	r3, [r7, #20]
}
 80082d8:	bf00      	nop
 80082da:	bf00      	nop
 80082dc:	e7fd      	b.n	80082da <xQueueCreateCountingSemaphoreStatic+0x46>

		xHandle = xQueueGenericCreateStatic( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, NULL, pxStaticQueue, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 80082de:	2302      	movs	r3, #2
 80082e0:	9300      	str	r3, [sp, #0]
 80082e2:	687b      	ldr	r3, [r7, #4]
 80082e4:	2200      	movs	r2, #0
 80082e6:	2100      	movs	r1, #0
 80082e8:	68f8      	ldr	r0, [r7, #12]
 80082ea:	f7ff fe3f 	bl	8007f6c <xQueueGenericCreateStatic>
 80082ee:	61f8      	str	r0, [r7, #28]

		if( xHandle != NULL )
 80082f0:	69fb      	ldr	r3, [r7, #28]
 80082f2:	2b00      	cmp	r3, #0
 80082f4:	d002      	beq.n	80082fc <xQueueCreateCountingSemaphoreStatic+0x68>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 80082f6:	69fb      	ldr	r3, [r7, #28]
 80082f8:	68ba      	ldr	r2, [r7, #8]
 80082fa:	639a      	str	r2, [r3, #56]	@ 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 80082fc:	69fb      	ldr	r3, [r7, #28]
	}
 80082fe:	4618      	mov	r0, r3
 8008300:	3720      	adds	r7, #32
 8008302:	46bd      	mov	sp, r7
 8008304:	bd80      	pop	{r7, pc}

08008306 <xQueueCreateCountingSemaphore>:
/*-----------------------------------------------------------*/

#if( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) )

	QueueHandle_t xQueueCreateCountingSemaphore( const UBaseType_t uxMaxCount, const UBaseType_t uxInitialCount )
	{
 8008306:	b580      	push	{r7, lr}
 8008308:	b086      	sub	sp, #24
 800830a:	af00      	add	r7, sp, #0
 800830c:	6078      	str	r0, [r7, #4]
 800830e:	6039      	str	r1, [r7, #0]
	QueueHandle_t xHandle;

		configASSERT( uxMaxCount != 0 );
 8008310:	687b      	ldr	r3, [r7, #4]
 8008312:	2b00      	cmp	r3, #0
 8008314:	d10b      	bne.n	800832e <xQueueCreateCountingSemaphore+0x28>
	__asm volatile
 8008316:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800831a:	f383 8811 	msr	BASEPRI, r3
 800831e:	f3bf 8f6f 	isb	sy
 8008322:	f3bf 8f4f 	dsb	sy
 8008326:	613b      	str	r3, [r7, #16]
}
 8008328:	bf00      	nop
 800832a:	bf00      	nop
 800832c:	e7fd      	b.n	800832a <xQueueCreateCountingSemaphore+0x24>
		configASSERT( uxInitialCount <= uxMaxCount );
 800832e:	683a      	ldr	r2, [r7, #0]
 8008330:	687b      	ldr	r3, [r7, #4]
 8008332:	429a      	cmp	r2, r3
 8008334:	d90b      	bls.n	800834e <xQueueCreateCountingSemaphore+0x48>
	__asm volatile
 8008336:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800833a:	f383 8811 	msr	BASEPRI, r3
 800833e:	f3bf 8f6f 	isb	sy
 8008342:	f3bf 8f4f 	dsb	sy
 8008346:	60fb      	str	r3, [r7, #12]
}
 8008348:	bf00      	nop
 800834a:	bf00      	nop
 800834c:	e7fd      	b.n	800834a <xQueueCreateCountingSemaphore+0x44>

		xHandle = xQueueGenericCreate( uxMaxCount, queueSEMAPHORE_QUEUE_ITEM_LENGTH, queueQUEUE_TYPE_COUNTING_SEMAPHORE );
 800834e:	2202      	movs	r2, #2
 8008350:	2100      	movs	r1, #0
 8008352:	6878      	ldr	r0, [r7, #4]
 8008354:	f7ff fe87 	bl	8008066 <xQueueGenericCreate>
 8008358:	6178      	str	r0, [r7, #20]

		if( xHandle != NULL )
 800835a:	697b      	ldr	r3, [r7, #20]
 800835c:	2b00      	cmp	r3, #0
 800835e:	d002      	beq.n	8008366 <xQueueCreateCountingSemaphore+0x60>
		{
			( ( Queue_t * ) xHandle )->uxMessagesWaiting = uxInitialCount;
 8008360:	697b      	ldr	r3, [r7, #20]
 8008362:	683a      	ldr	r2, [r7, #0]
 8008364:	639a      	str	r2, [r3, #56]	@ 0x38
		else
		{
			traceCREATE_COUNTING_SEMAPHORE_FAILED();
		}

		return xHandle;
 8008366:	697b      	ldr	r3, [r7, #20]
	}
 8008368:	4618      	mov	r0, r3
 800836a:	3718      	adds	r7, #24
 800836c:	46bd      	mov	sp, r7
 800836e:	bd80      	pop	{r7, pc}

08008370 <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 8008370:	b580      	push	{r7, lr}
 8008372:	b08e      	sub	sp, #56	@ 0x38
 8008374:	af00      	add	r7, sp, #0
 8008376:	60f8      	str	r0, [r7, #12]
 8008378:	60b9      	str	r1, [r7, #8]
 800837a:	607a      	str	r2, [r7, #4]
 800837c:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 800837e:	2300      	movs	r3, #0
 8008380:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8008382:	68fb      	ldr	r3, [r7, #12]
 8008384:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8008386:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008388:	2b00      	cmp	r3, #0
 800838a:	d10b      	bne.n	80083a4 <xQueueGenericSend+0x34>
	__asm volatile
 800838c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008390:	f383 8811 	msr	BASEPRI, r3
 8008394:	f3bf 8f6f 	isb	sy
 8008398:	f3bf 8f4f 	dsb	sy
 800839c:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800839e:	bf00      	nop
 80083a0:	bf00      	nop
 80083a2:	e7fd      	b.n	80083a0 <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80083a4:	68bb      	ldr	r3, [r7, #8]
 80083a6:	2b00      	cmp	r3, #0
 80083a8:	d103      	bne.n	80083b2 <xQueueGenericSend+0x42>
 80083aa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80083ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80083ae:	2b00      	cmp	r3, #0
 80083b0:	d101      	bne.n	80083b6 <xQueueGenericSend+0x46>
 80083b2:	2301      	movs	r3, #1
 80083b4:	e000      	b.n	80083b8 <xQueueGenericSend+0x48>
 80083b6:	2300      	movs	r3, #0
 80083b8:	2b00      	cmp	r3, #0
 80083ba:	d10b      	bne.n	80083d4 <xQueueGenericSend+0x64>
	__asm volatile
 80083bc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80083c0:	f383 8811 	msr	BASEPRI, r3
 80083c4:	f3bf 8f6f 	isb	sy
 80083c8:	f3bf 8f4f 	dsb	sy
 80083cc:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80083ce:	bf00      	nop
 80083d0:	bf00      	nop
 80083d2:	e7fd      	b.n	80083d0 <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80083d4:	683b      	ldr	r3, [r7, #0]
 80083d6:	2b02      	cmp	r3, #2
 80083d8:	d103      	bne.n	80083e2 <xQueueGenericSend+0x72>
 80083da:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80083dc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80083de:	2b01      	cmp	r3, #1
 80083e0:	d101      	bne.n	80083e6 <xQueueGenericSend+0x76>
 80083e2:	2301      	movs	r3, #1
 80083e4:	e000      	b.n	80083e8 <xQueueGenericSend+0x78>
 80083e6:	2300      	movs	r3, #0
 80083e8:	2b00      	cmp	r3, #0
 80083ea:	d10b      	bne.n	8008404 <xQueueGenericSend+0x94>
	__asm volatile
 80083ec:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80083f0:	f383 8811 	msr	BASEPRI, r3
 80083f4:	f3bf 8f6f 	isb	sy
 80083f8:	f3bf 8f4f 	dsb	sy
 80083fc:	623b      	str	r3, [r7, #32]
}
 80083fe:	bf00      	nop
 8008400:	bf00      	nop
 8008402:	e7fd      	b.n	8008400 <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8008404:	f001 fd36 	bl	8009e74 <xTaskGetSchedulerState>
 8008408:	4603      	mov	r3, r0
 800840a:	2b00      	cmp	r3, #0
 800840c:	d102      	bne.n	8008414 <xQueueGenericSend+0xa4>
 800840e:	687b      	ldr	r3, [r7, #4]
 8008410:	2b00      	cmp	r3, #0
 8008412:	d101      	bne.n	8008418 <xQueueGenericSend+0xa8>
 8008414:	2301      	movs	r3, #1
 8008416:	e000      	b.n	800841a <xQueueGenericSend+0xaa>
 8008418:	2300      	movs	r3, #0
 800841a:	2b00      	cmp	r3, #0
 800841c:	d10b      	bne.n	8008436 <xQueueGenericSend+0xc6>
	__asm volatile
 800841e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008422:	f383 8811 	msr	BASEPRI, r3
 8008426:	f3bf 8f6f 	isb	sy
 800842a:	f3bf 8f4f 	dsb	sy
 800842e:	61fb      	str	r3, [r7, #28]
}
 8008430:	bf00      	nop
 8008432:	bf00      	nop
 8008434:	e7fd      	b.n	8008432 <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8008436:	f002 fbbf 	bl	800abb8 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 800843a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800843c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800843e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008440:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008442:	429a      	cmp	r2, r3
 8008444:	d302      	bcc.n	800844c <xQueueGenericSend+0xdc>
 8008446:	683b      	ldr	r3, [r7, #0]
 8008448:	2b02      	cmp	r3, #2
 800844a:	d129      	bne.n	80084a0 <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 800844c:	683a      	ldr	r2, [r7, #0]
 800844e:	68b9      	ldr	r1, [r7, #8]
 8008450:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8008452:	f000 fc6d 	bl	8008d30 <prvCopyDataToQueue>
 8008456:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8008458:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800845a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800845c:	2b00      	cmp	r3, #0
 800845e:	d010      	beq.n	8008482 <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8008460:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008462:	3324      	adds	r3, #36	@ 0x24
 8008464:	4618      	mov	r0, r3
 8008466:	f001 facb 	bl	8009a00 <xTaskRemoveFromEventList>
 800846a:	4603      	mov	r3, r0
 800846c:	2b00      	cmp	r3, #0
 800846e:	d013      	beq.n	8008498 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 8008470:	4b3f      	ldr	r3, [pc, #252]	@ (8008570 <xQueueGenericSend+0x200>)
 8008472:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008476:	601a      	str	r2, [r3, #0]
 8008478:	f3bf 8f4f 	dsb	sy
 800847c:	f3bf 8f6f 	isb	sy
 8008480:	e00a      	b.n	8008498 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 8008482:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008484:	2b00      	cmp	r3, #0
 8008486:	d007      	beq.n	8008498 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8008488:	4b39      	ldr	r3, [pc, #228]	@ (8008570 <xQueueGenericSend+0x200>)
 800848a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800848e:	601a      	str	r2, [r3, #0]
 8008490:	f3bf 8f4f 	dsb	sy
 8008494:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8008498:	f002 fbc0 	bl	800ac1c <vPortExitCritical>
				return pdPASS;
 800849c:	2301      	movs	r3, #1
 800849e:	e063      	b.n	8008568 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80084a0:	687b      	ldr	r3, [r7, #4]
 80084a2:	2b00      	cmp	r3, #0
 80084a4:	d103      	bne.n	80084ae <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80084a6:	f002 fbb9 	bl	800ac1c <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 80084aa:	2300      	movs	r3, #0
 80084ac:	e05c      	b.n	8008568 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 80084ae:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80084b0:	2b00      	cmp	r3, #0
 80084b2:	d106      	bne.n	80084c2 <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80084b4:	f107 0314 	add.w	r3, r7, #20
 80084b8:	4618      	mov	r0, r3
 80084ba:	f001 fb69 	bl	8009b90 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80084be:	2301      	movs	r3, #1
 80084c0:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80084c2:	f002 fbab 	bl	800ac1c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80084c6:	f001 f82f 	bl	8009528 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80084ca:	f002 fb75 	bl	800abb8 <vPortEnterCritical>
 80084ce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80084d0:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80084d4:	b25b      	sxtb	r3, r3
 80084d6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80084da:	d103      	bne.n	80084e4 <xQueueGenericSend+0x174>
 80084dc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80084de:	2200      	movs	r2, #0
 80084e0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80084e4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80084e6:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80084ea:	b25b      	sxtb	r3, r3
 80084ec:	f1b3 3fff 	cmp.w	r3, #4294967295
 80084f0:	d103      	bne.n	80084fa <xQueueGenericSend+0x18a>
 80084f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80084f4:	2200      	movs	r2, #0
 80084f6:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80084fa:	f002 fb8f 	bl	800ac1c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80084fe:	1d3a      	adds	r2, r7, #4
 8008500:	f107 0314 	add.w	r3, r7, #20
 8008504:	4611      	mov	r1, r2
 8008506:	4618      	mov	r0, r3
 8008508:	f001 fb58 	bl	8009bbc <xTaskCheckForTimeOut>
 800850c:	4603      	mov	r3, r0
 800850e:	2b00      	cmp	r3, #0
 8008510:	d124      	bne.n	800855c <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 8008512:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8008514:	f000 fd04 	bl	8008f20 <prvIsQueueFull>
 8008518:	4603      	mov	r3, r0
 800851a:	2b00      	cmp	r3, #0
 800851c:	d018      	beq.n	8008550 <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 800851e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008520:	3310      	adds	r3, #16
 8008522:	687a      	ldr	r2, [r7, #4]
 8008524:	4611      	mov	r1, r2
 8008526:	4618      	mov	r0, r3
 8008528:	f001 f9da 	bl	80098e0 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 800852c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800852e:	f000 fc8f 	bl	8008e50 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 8008532:	f001 f807 	bl	8009544 <xTaskResumeAll>
 8008536:	4603      	mov	r3, r0
 8008538:	2b00      	cmp	r3, #0
 800853a:	f47f af7c 	bne.w	8008436 <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 800853e:	4b0c      	ldr	r3, [pc, #48]	@ (8008570 <xQueueGenericSend+0x200>)
 8008540:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008544:	601a      	str	r2, [r3, #0]
 8008546:	f3bf 8f4f 	dsb	sy
 800854a:	f3bf 8f6f 	isb	sy
 800854e:	e772      	b.n	8008436 <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 8008550:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8008552:	f000 fc7d 	bl	8008e50 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8008556:	f000 fff5 	bl	8009544 <xTaskResumeAll>
 800855a:	e76c      	b.n	8008436 <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 800855c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800855e:	f000 fc77 	bl	8008e50 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8008562:	f000 ffef 	bl	8009544 <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8008566:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8008568:	4618      	mov	r0, r3
 800856a:	3738      	adds	r7, #56	@ 0x38
 800856c:	46bd      	mov	sp, r7
 800856e:	bd80      	pop	{r7, pc}
 8008570:	e000ed04 	.word	0xe000ed04

08008574 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8008574:	b580      	push	{r7, lr}
 8008576:	b090      	sub	sp, #64	@ 0x40
 8008578:	af00      	add	r7, sp, #0
 800857a:	60f8      	str	r0, [r7, #12]
 800857c:	60b9      	str	r1, [r7, #8]
 800857e:	607a      	str	r2, [r7, #4]
 8008580:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8008582:	68fb      	ldr	r3, [r7, #12]
 8008584:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 8008586:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008588:	2b00      	cmp	r3, #0
 800858a:	d10b      	bne.n	80085a4 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 800858c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008590:	f383 8811 	msr	BASEPRI, r3
 8008594:	f3bf 8f6f 	isb	sy
 8008598:	f3bf 8f4f 	dsb	sy
 800859c:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 800859e:	bf00      	nop
 80085a0:	bf00      	nop
 80085a2:	e7fd      	b.n	80085a0 <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 80085a4:	68bb      	ldr	r3, [r7, #8]
 80085a6:	2b00      	cmp	r3, #0
 80085a8:	d103      	bne.n	80085b2 <xQueueGenericSendFromISR+0x3e>
 80085aa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80085ac:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80085ae:	2b00      	cmp	r3, #0
 80085b0:	d101      	bne.n	80085b6 <xQueueGenericSendFromISR+0x42>
 80085b2:	2301      	movs	r3, #1
 80085b4:	e000      	b.n	80085b8 <xQueueGenericSendFromISR+0x44>
 80085b6:	2300      	movs	r3, #0
 80085b8:	2b00      	cmp	r3, #0
 80085ba:	d10b      	bne.n	80085d4 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 80085bc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80085c0:	f383 8811 	msr	BASEPRI, r3
 80085c4:	f3bf 8f6f 	isb	sy
 80085c8:	f3bf 8f4f 	dsb	sy
 80085cc:	627b      	str	r3, [r7, #36]	@ 0x24
}
 80085ce:	bf00      	nop
 80085d0:	bf00      	nop
 80085d2:	e7fd      	b.n	80085d0 <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 80085d4:	683b      	ldr	r3, [r7, #0]
 80085d6:	2b02      	cmp	r3, #2
 80085d8:	d103      	bne.n	80085e2 <xQueueGenericSendFromISR+0x6e>
 80085da:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80085dc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80085de:	2b01      	cmp	r3, #1
 80085e0:	d101      	bne.n	80085e6 <xQueueGenericSendFromISR+0x72>
 80085e2:	2301      	movs	r3, #1
 80085e4:	e000      	b.n	80085e8 <xQueueGenericSendFromISR+0x74>
 80085e6:	2300      	movs	r3, #0
 80085e8:	2b00      	cmp	r3, #0
 80085ea:	d10b      	bne.n	8008604 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 80085ec:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80085f0:	f383 8811 	msr	BASEPRI, r3
 80085f4:	f3bf 8f6f 	isb	sy
 80085f8:	f3bf 8f4f 	dsb	sy
 80085fc:	623b      	str	r3, [r7, #32]
}
 80085fe:	bf00      	nop
 8008600:	bf00      	nop
 8008602:	e7fd      	b.n	8008600 <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8008604:	f002 fbb8 	bl	800ad78 <vPortValidateInterruptPriority>
	__asm volatile
 8008608:	f3ef 8211 	mrs	r2, BASEPRI
 800860c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008610:	f383 8811 	msr	BASEPRI, r3
 8008614:	f3bf 8f6f 	isb	sy
 8008618:	f3bf 8f4f 	dsb	sy
 800861c:	61fa      	str	r2, [r7, #28]
 800861e:	61bb      	str	r3, [r7, #24]
	return ulOriginalBASEPRI;
 8008620:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8008622:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 8008624:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008626:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8008628:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800862a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800862c:	429a      	cmp	r2, r3
 800862e:	d302      	bcc.n	8008636 <xQueueGenericSendFromISR+0xc2>
 8008630:	683b      	ldr	r3, [r7, #0]
 8008632:	2b02      	cmp	r3, #2
 8008634:	d12f      	bne.n	8008696 <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 8008636:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008638:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800863c:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 8008640:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008642:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008644:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8008646:	683a      	ldr	r2, [r7, #0]
 8008648:	68b9      	ldr	r1, [r7, #8]
 800864a:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800864c:	f000 fb70 	bl	8008d30 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8008650:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 8008654:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008658:	d112      	bne.n	8008680 <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800865a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800865c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800865e:	2b00      	cmp	r3, #0
 8008660:	d016      	beq.n	8008690 <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8008662:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008664:	3324      	adds	r3, #36	@ 0x24
 8008666:	4618      	mov	r0, r3
 8008668:	f001 f9ca 	bl	8009a00 <xTaskRemoveFromEventList>
 800866c:	4603      	mov	r3, r0
 800866e:	2b00      	cmp	r3, #0
 8008670:	d00e      	beq.n	8008690 <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8008672:	687b      	ldr	r3, [r7, #4]
 8008674:	2b00      	cmp	r3, #0
 8008676:	d00b      	beq.n	8008690 <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8008678:	687b      	ldr	r3, [r7, #4]
 800867a:	2201      	movs	r2, #1
 800867c:	601a      	str	r2, [r3, #0]
 800867e:	e007      	b.n	8008690 <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 8008680:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8008684:	3301      	adds	r3, #1
 8008686:	b2db      	uxtb	r3, r3
 8008688:	b25a      	sxtb	r2, r3
 800868a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800868c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8008690:	2301      	movs	r3, #1
 8008692:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 8008694:	e001      	b.n	800869a <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8008696:	2300      	movs	r3, #0
 8008698:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800869a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800869c:	617b      	str	r3, [r7, #20]
	__asm volatile
 800869e:	697b      	ldr	r3, [r7, #20]
 80086a0:	f383 8811 	msr	BASEPRI, r3
}
 80086a4:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80086a6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 80086a8:	4618      	mov	r0, r3
 80086aa:	3740      	adds	r7, #64	@ 0x40
 80086ac:	46bd      	mov	sp, r7
 80086ae:	bd80      	pop	{r7, pc}

080086b0 <xQueueGiveFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 80086b0:	b580      	push	{r7, lr}
 80086b2:	b08e      	sub	sp, #56	@ 0x38
 80086b4:	af00      	add	r7, sp, #0
 80086b6:	6078      	str	r0, [r7, #4]
 80086b8:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 80086ba:	687b      	ldr	r3, [r7, #4]
 80086bc:	633b      	str	r3, [r7, #48]	@ 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 80086be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80086c0:	2b00      	cmp	r3, #0
 80086c2:	d10b      	bne.n	80086dc <xQueueGiveFromISR+0x2c>
	__asm volatile
 80086c4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80086c8:	f383 8811 	msr	BASEPRI, r3
 80086cc:	f3bf 8f6f 	isb	sy
 80086d0:	f3bf 8f4f 	dsb	sy
 80086d4:	623b      	str	r3, [r7, #32]
}
 80086d6:	bf00      	nop
 80086d8:	bf00      	nop
 80086da:	e7fd      	b.n	80086d8 <xQueueGiveFromISR+0x28>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 80086dc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80086de:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80086e0:	2b00      	cmp	r3, #0
 80086e2:	d00b      	beq.n	80086fc <xQueueGiveFromISR+0x4c>
	__asm volatile
 80086e4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80086e8:	f383 8811 	msr	BASEPRI, r3
 80086ec:	f3bf 8f6f 	isb	sy
 80086f0:	f3bf 8f4f 	dsb	sy
 80086f4:	61fb      	str	r3, [r7, #28]
}
 80086f6:	bf00      	nop
 80086f8:	bf00      	nop
 80086fa:	e7fd      	b.n	80086f8 <xQueueGiveFromISR+0x48>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 80086fc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80086fe:	681b      	ldr	r3, [r3, #0]
 8008700:	2b00      	cmp	r3, #0
 8008702:	d103      	bne.n	800870c <xQueueGiveFromISR+0x5c>
 8008704:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008706:	689b      	ldr	r3, [r3, #8]
 8008708:	2b00      	cmp	r3, #0
 800870a:	d101      	bne.n	8008710 <xQueueGiveFromISR+0x60>
 800870c:	2301      	movs	r3, #1
 800870e:	e000      	b.n	8008712 <xQueueGiveFromISR+0x62>
 8008710:	2300      	movs	r3, #0
 8008712:	2b00      	cmp	r3, #0
 8008714:	d10b      	bne.n	800872e <xQueueGiveFromISR+0x7e>
	__asm volatile
 8008716:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800871a:	f383 8811 	msr	BASEPRI, r3
 800871e:	f3bf 8f6f 	isb	sy
 8008722:	f3bf 8f4f 	dsb	sy
 8008726:	61bb      	str	r3, [r7, #24]
}
 8008728:	bf00      	nop
 800872a:	bf00      	nop
 800872c:	e7fd      	b.n	800872a <xQueueGiveFromISR+0x7a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 800872e:	f002 fb23 	bl	800ad78 <vPortValidateInterruptPriority>
	__asm volatile
 8008732:	f3ef 8211 	mrs	r2, BASEPRI
 8008736:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800873a:	f383 8811 	msr	BASEPRI, r3
 800873e:	f3bf 8f6f 	isb	sy
 8008742:	f3bf 8f4f 	dsb	sy
 8008746:	617a      	str	r2, [r7, #20]
 8008748:	613b      	str	r3, [r7, #16]
	return ulOriginalBASEPRI;
 800874a:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 800874c:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 800874e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008750:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008752:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 8008754:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008756:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008758:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800875a:	429a      	cmp	r2, r3
 800875c:	d22b      	bcs.n	80087b6 <xQueueGiveFromISR+0x106>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 800875e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008760:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8008764:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8008768:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800876a:	1c5a      	adds	r2, r3, #1
 800876c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800876e:	639a      	str	r2, [r3, #56]	@ 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 8008770:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8008774:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008778:	d112      	bne.n	80087a0 <xQueueGiveFromISR+0xf0>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800877a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800877c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800877e:	2b00      	cmp	r3, #0
 8008780:	d016      	beq.n	80087b0 <xQueueGiveFromISR+0x100>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8008782:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008784:	3324      	adds	r3, #36	@ 0x24
 8008786:	4618      	mov	r0, r3
 8008788:	f001 f93a 	bl	8009a00 <xTaskRemoveFromEventList>
 800878c:	4603      	mov	r3, r0
 800878e:	2b00      	cmp	r3, #0
 8008790:	d00e      	beq.n	80087b0 <xQueueGiveFromISR+0x100>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 8008792:	683b      	ldr	r3, [r7, #0]
 8008794:	2b00      	cmp	r3, #0
 8008796:	d00b      	beq.n	80087b0 <xQueueGiveFromISR+0x100>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8008798:	683b      	ldr	r3, [r7, #0]
 800879a:	2201      	movs	r2, #1
 800879c:	601a      	str	r2, [r3, #0]
 800879e:	e007      	b.n	80087b0 <xQueueGiveFromISR+0x100>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 80087a0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80087a4:	3301      	adds	r3, #1
 80087a6:	b2db      	uxtb	r3, r3
 80087a8:	b25a      	sxtb	r2, r3
 80087aa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80087ac:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 80087b0:	2301      	movs	r3, #1
 80087b2:	637b      	str	r3, [r7, #52]	@ 0x34
 80087b4:	e001      	b.n	80087ba <xQueueGiveFromISR+0x10a>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 80087b6:	2300      	movs	r3, #0
 80087b8:	637b      	str	r3, [r7, #52]	@ 0x34
 80087ba:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80087bc:	60fb      	str	r3, [r7, #12]
	__asm volatile
 80087be:	68fb      	ldr	r3, [r7, #12]
 80087c0:	f383 8811 	msr	BASEPRI, r3
}
 80087c4:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 80087c6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 80087c8:	4618      	mov	r0, r3
 80087ca:	3738      	adds	r7, #56	@ 0x38
 80087cc:	46bd      	mov	sp, r7
 80087ce:	bd80      	pop	{r7, pc}

080087d0 <xQueueReceive>:
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 80087d0:	b580      	push	{r7, lr}
 80087d2:	b08c      	sub	sp, #48	@ 0x30
 80087d4:	af00      	add	r7, sp, #0
 80087d6:	60f8      	str	r0, [r7, #12]
 80087d8:	60b9      	str	r1, [r7, #8]
 80087da:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 80087dc:	2300      	movs	r3, #0
 80087de:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80087e0:	68fb      	ldr	r3, [r7, #12]
 80087e2:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 80087e4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80087e6:	2b00      	cmp	r3, #0
 80087e8:	d10b      	bne.n	8008802 <xQueueReceive+0x32>
	__asm volatile
 80087ea:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80087ee:	f383 8811 	msr	BASEPRI, r3
 80087f2:	f3bf 8f6f 	isb	sy
 80087f6:	f3bf 8f4f 	dsb	sy
 80087fa:	623b      	str	r3, [r7, #32]
}
 80087fc:	bf00      	nop
 80087fe:	bf00      	nop
 8008800:	e7fd      	b.n	80087fe <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8008802:	68bb      	ldr	r3, [r7, #8]
 8008804:	2b00      	cmp	r3, #0
 8008806:	d103      	bne.n	8008810 <xQueueReceive+0x40>
 8008808:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800880a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800880c:	2b00      	cmp	r3, #0
 800880e:	d101      	bne.n	8008814 <xQueueReceive+0x44>
 8008810:	2301      	movs	r3, #1
 8008812:	e000      	b.n	8008816 <xQueueReceive+0x46>
 8008814:	2300      	movs	r3, #0
 8008816:	2b00      	cmp	r3, #0
 8008818:	d10b      	bne.n	8008832 <xQueueReceive+0x62>
	__asm volatile
 800881a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800881e:	f383 8811 	msr	BASEPRI, r3
 8008822:	f3bf 8f6f 	isb	sy
 8008826:	f3bf 8f4f 	dsb	sy
 800882a:	61fb      	str	r3, [r7, #28]
}
 800882c:	bf00      	nop
 800882e:	bf00      	nop
 8008830:	e7fd      	b.n	800882e <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 8008832:	f001 fb1f 	bl	8009e74 <xTaskGetSchedulerState>
 8008836:	4603      	mov	r3, r0
 8008838:	2b00      	cmp	r3, #0
 800883a:	d102      	bne.n	8008842 <xQueueReceive+0x72>
 800883c:	687b      	ldr	r3, [r7, #4]
 800883e:	2b00      	cmp	r3, #0
 8008840:	d101      	bne.n	8008846 <xQueueReceive+0x76>
 8008842:	2301      	movs	r3, #1
 8008844:	e000      	b.n	8008848 <xQueueReceive+0x78>
 8008846:	2300      	movs	r3, #0
 8008848:	2b00      	cmp	r3, #0
 800884a:	d10b      	bne.n	8008864 <xQueueReceive+0x94>
	__asm volatile
 800884c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008850:	f383 8811 	msr	BASEPRI, r3
 8008854:	f3bf 8f6f 	isb	sy
 8008858:	f3bf 8f4f 	dsb	sy
 800885c:	61bb      	str	r3, [r7, #24]
}
 800885e:	bf00      	nop
 8008860:	bf00      	nop
 8008862:	e7fd      	b.n	8008860 <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8008864:	f002 f9a8 	bl	800abb8 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8008868:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800886a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800886c:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 800886e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008870:	2b00      	cmp	r3, #0
 8008872:	d01f      	beq.n	80088b4 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8008874:	68b9      	ldr	r1, [r7, #8]
 8008876:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008878:	f000 fac4 	bl	8008e04 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 800887c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800887e:	1e5a      	subs	r2, r3, #1
 8008880:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008882:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8008884:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008886:	691b      	ldr	r3, [r3, #16]
 8008888:	2b00      	cmp	r3, #0
 800888a:	d00f      	beq.n	80088ac <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 800888c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800888e:	3310      	adds	r3, #16
 8008890:	4618      	mov	r0, r3
 8008892:	f001 f8b5 	bl	8009a00 <xTaskRemoveFromEventList>
 8008896:	4603      	mov	r3, r0
 8008898:	2b00      	cmp	r3, #0
 800889a:	d007      	beq.n	80088ac <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 800889c:	4b3c      	ldr	r3, [pc, #240]	@ (8008990 <xQueueReceive+0x1c0>)
 800889e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80088a2:	601a      	str	r2, [r3, #0]
 80088a4:	f3bf 8f4f 	dsb	sy
 80088a8:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 80088ac:	f002 f9b6 	bl	800ac1c <vPortExitCritical>
				return pdPASS;
 80088b0:	2301      	movs	r3, #1
 80088b2:	e069      	b.n	8008988 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 80088b4:	687b      	ldr	r3, [r7, #4]
 80088b6:	2b00      	cmp	r3, #0
 80088b8:	d103      	bne.n	80088c2 <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 80088ba:	f002 f9af 	bl	800ac1c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 80088be:	2300      	movs	r3, #0
 80088c0:	e062      	b.n	8008988 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 80088c2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80088c4:	2b00      	cmp	r3, #0
 80088c6:	d106      	bne.n	80088d6 <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 80088c8:	f107 0310 	add.w	r3, r7, #16
 80088cc:	4618      	mov	r0, r3
 80088ce:	f001 f95f 	bl	8009b90 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 80088d2:	2301      	movs	r3, #1
 80088d4:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 80088d6:	f002 f9a1 	bl	800ac1c <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 80088da:	f000 fe25 	bl	8009528 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 80088de:	f002 f96b 	bl	800abb8 <vPortEnterCritical>
 80088e2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80088e4:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80088e8:	b25b      	sxtb	r3, r3
 80088ea:	f1b3 3fff 	cmp.w	r3, #4294967295
 80088ee:	d103      	bne.n	80088f8 <xQueueReceive+0x128>
 80088f0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80088f2:	2200      	movs	r2, #0
 80088f4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80088f8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80088fa:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80088fe:	b25b      	sxtb	r3, r3
 8008900:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008904:	d103      	bne.n	800890e <xQueueReceive+0x13e>
 8008906:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008908:	2200      	movs	r2, #0
 800890a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800890e:	f002 f985 	bl	800ac1c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8008912:	1d3a      	adds	r2, r7, #4
 8008914:	f107 0310 	add.w	r3, r7, #16
 8008918:	4611      	mov	r1, r2
 800891a:	4618      	mov	r0, r3
 800891c:	f001 f94e 	bl	8009bbc <xTaskCheckForTimeOut>
 8008920:	4603      	mov	r3, r0
 8008922:	2b00      	cmp	r3, #0
 8008924:	d123      	bne.n	800896e <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8008926:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008928:	f000 fae4 	bl	8008ef4 <prvIsQueueEmpty>
 800892c:	4603      	mov	r3, r0
 800892e:	2b00      	cmp	r3, #0
 8008930:	d017      	beq.n	8008962 <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8008932:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008934:	3324      	adds	r3, #36	@ 0x24
 8008936:	687a      	ldr	r2, [r7, #4]
 8008938:	4611      	mov	r1, r2
 800893a:	4618      	mov	r0, r3
 800893c:	f000 ffd0 	bl	80098e0 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8008940:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008942:	f000 fa85 	bl	8008e50 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8008946:	f000 fdfd 	bl	8009544 <xTaskResumeAll>
 800894a:	4603      	mov	r3, r0
 800894c:	2b00      	cmp	r3, #0
 800894e:	d189      	bne.n	8008864 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 8008950:	4b0f      	ldr	r3, [pc, #60]	@ (8008990 <xQueueReceive+0x1c0>)
 8008952:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008956:	601a      	str	r2, [r3, #0]
 8008958:	f3bf 8f4f 	dsb	sy
 800895c:	f3bf 8f6f 	isb	sy
 8008960:	e780      	b.n	8008864 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 8008962:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008964:	f000 fa74 	bl	8008e50 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8008968:	f000 fdec 	bl	8009544 <xTaskResumeAll>
 800896c:	e77a      	b.n	8008864 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 800896e:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8008970:	f000 fa6e 	bl	8008e50 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8008974:	f000 fde6 	bl	8009544 <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8008978:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800897a:	f000 fabb 	bl	8008ef4 <prvIsQueueEmpty>
 800897e:	4603      	mov	r3, r0
 8008980:	2b00      	cmp	r3, #0
 8008982:	f43f af6f 	beq.w	8008864 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8008986:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8008988:	4618      	mov	r0, r3
 800898a:	3730      	adds	r7, #48	@ 0x30
 800898c:	46bd      	mov	sp, r7
 800898e:	bd80      	pop	{r7, pc}
 8008990:	e000ed04 	.word	0xe000ed04

08008994 <xQueueSemaphoreTake>:
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 8008994:	b580      	push	{r7, lr}
 8008996:	b08e      	sub	sp, #56	@ 0x38
 8008998:	af00      	add	r7, sp, #0
 800899a:	6078      	str	r0, [r7, #4]
 800899c:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 800899e:	2300      	movs	r3, #0
 80089a0:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 80089a2:	687b      	ldr	r3, [r7, #4]
 80089a4:	62fb      	str	r3, [r7, #44]	@ 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 80089a6:	2300      	movs	r3, #0
 80089a8:	633b      	str	r3, [r7, #48]	@ 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 80089aa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80089ac:	2b00      	cmp	r3, #0
 80089ae:	d10b      	bne.n	80089c8 <xQueueSemaphoreTake+0x34>
	__asm volatile
 80089b0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80089b4:	f383 8811 	msr	BASEPRI, r3
 80089b8:	f3bf 8f6f 	isb	sy
 80089bc:	f3bf 8f4f 	dsb	sy
 80089c0:	623b      	str	r3, [r7, #32]
}
 80089c2:	bf00      	nop
 80089c4:	bf00      	nop
 80089c6:	e7fd      	b.n	80089c4 <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 80089c8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80089ca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80089cc:	2b00      	cmp	r3, #0
 80089ce:	d00b      	beq.n	80089e8 <xQueueSemaphoreTake+0x54>
	__asm volatile
 80089d0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80089d4:	f383 8811 	msr	BASEPRI, r3
 80089d8:	f3bf 8f6f 	isb	sy
 80089dc:	f3bf 8f4f 	dsb	sy
 80089e0:	61fb      	str	r3, [r7, #28]
}
 80089e2:	bf00      	nop
 80089e4:	bf00      	nop
 80089e6:	e7fd      	b.n	80089e4 <xQueueSemaphoreTake+0x50>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80089e8:	f001 fa44 	bl	8009e74 <xTaskGetSchedulerState>
 80089ec:	4603      	mov	r3, r0
 80089ee:	2b00      	cmp	r3, #0
 80089f0:	d102      	bne.n	80089f8 <xQueueSemaphoreTake+0x64>
 80089f2:	683b      	ldr	r3, [r7, #0]
 80089f4:	2b00      	cmp	r3, #0
 80089f6:	d101      	bne.n	80089fc <xQueueSemaphoreTake+0x68>
 80089f8:	2301      	movs	r3, #1
 80089fa:	e000      	b.n	80089fe <xQueueSemaphoreTake+0x6a>
 80089fc:	2300      	movs	r3, #0
 80089fe:	2b00      	cmp	r3, #0
 8008a00:	d10b      	bne.n	8008a1a <xQueueSemaphoreTake+0x86>
	__asm volatile
 8008a02:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008a06:	f383 8811 	msr	BASEPRI, r3
 8008a0a:	f3bf 8f6f 	isb	sy
 8008a0e:	f3bf 8f4f 	dsb	sy
 8008a12:	61bb      	str	r3, [r7, #24]
}
 8008a14:	bf00      	nop
 8008a16:	bf00      	nop
 8008a18:	e7fd      	b.n	8008a16 <xQueueSemaphoreTake+0x82>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8008a1a:	f002 f8cd 	bl	800abb8 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 8008a1e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008a20:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008a22:	62bb      	str	r3, [r7, #40]	@ 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 8008a24:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008a26:	2b00      	cmp	r3, #0
 8008a28:	d024      	beq.n	8008a74 <xQueueSemaphoreTake+0xe0>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 8008a2a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008a2c:	1e5a      	subs	r2, r3, #1
 8008a2e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008a30:	639a      	str	r2, [r3, #56]	@ 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8008a32:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008a34:	681b      	ldr	r3, [r3, #0]
 8008a36:	2b00      	cmp	r3, #0
 8008a38:	d104      	bne.n	8008a44 <xQueueSemaphoreTake+0xb0>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 8008a3a:	f001 fbad 	bl	800a198 <pvTaskIncrementMutexHeldCount>
 8008a3e:	4602      	mov	r2, r0
 8008a40:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008a42:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8008a44:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008a46:	691b      	ldr	r3, [r3, #16]
 8008a48:	2b00      	cmp	r3, #0
 8008a4a:	d00f      	beq.n	8008a6c <xQueueSemaphoreTake+0xd8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8008a4c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008a4e:	3310      	adds	r3, #16
 8008a50:	4618      	mov	r0, r3
 8008a52:	f000 ffd5 	bl	8009a00 <xTaskRemoveFromEventList>
 8008a56:	4603      	mov	r3, r0
 8008a58:	2b00      	cmp	r3, #0
 8008a5a:	d007      	beq.n	8008a6c <xQueueSemaphoreTake+0xd8>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8008a5c:	4b54      	ldr	r3, [pc, #336]	@ (8008bb0 <xQueueSemaphoreTake+0x21c>)
 8008a5e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008a62:	601a      	str	r2, [r3, #0]
 8008a64:	f3bf 8f4f 	dsb	sy
 8008a68:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8008a6c:	f002 f8d6 	bl	800ac1c <vPortExitCritical>
				return pdPASS;
 8008a70:	2301      	movs	r3, #1
 8008a72:	e098      	b.n	8008ba6 <xQueueSemaphoreTake+0x212>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8008a74:	683b      	ldr	r3, [r7, #0]
 8008a76:	2b00      	cmp	r3, #0
 8008a78:	d112      	bne.n	8008aa0 <xQueueSemaphoreTake+0x10c>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 8008a7a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008a7c:	2b00      	cmp	r3, #0
 8008a7e:	d00b      	beq.n	8008a98 <xQueueSemaphoreTake+0x104>
	__asm volatile
 8008a80:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008a84:	f383 8811 	msr	BASEPRI, r3
 8008a88:	f3bf 8f6f 	isb	sy
 8008a8c:	f3bf 8f4f 	dsb	sy
 8008a90:	617b      	str	r3, [r7, #20]
}
 8008a92:	bf00      	nop
 8008a94:	bf00      	nop
 8008a96:	e7fd      	b.n	8008a94 <xQueueSemaphoreTake+0x100>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 8008a98:	f002 f8c0 	bl	800ac1c <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8008a9c:	2300      	movs	r3, #0
 8008a9e:	e082      	b.n	8008ba6 <xQueueSemaphoreTake+0x212>
				}
				else if( xEntryTimeSet == pdFALSE )
 8008aa0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008aa2:	2b00      	cmp	r3, #0
 8008aa4:	d106      	bne.n	8008ab4 <xQueueSemaphoreTake+0x120>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8008aa6:	f107 030c 	add.w	r3, r7, #12
 8008aaa:	4618      	mov	r0, r3
 8008aac:	f001 f870 	bl	8009b90 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8008ab0:	2301      	movs	r3, #1
 8008ab2:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8008ab4:	f002 f8b2 	bl	800ac1c <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 8008ab8:	f000 fd36 	bl	8009528 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8008abc:	f002 f87c 	bl	800abb8 <vPortEnterCritical>
 8008ac0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008ac2:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8008ac6:	b25b      	sxtb	r3, r3
 8008ac8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008acc:	d103      	bne.n	8008ad6 <xQueueSemaphoreTake+0x142>
 8008ace:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008ad0:	2200      	movs	r2, #0
 8008ad2:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8008ad6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008ad8:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8008adc:	b25b      	sxtb	r3, r3
 8008ade:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008ae2:	d103      	bne.n	8008aec <xQueueSemaphoreTake+0x158>
 8008ae4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008ae6:	2200      	movs	r2, #0
 8008ae8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8008aec:	f002 f896 	bl	800ac1c <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8008af0:	463a      	mov	r2, r7
 8008af2:	f107 030c 	add.w	r3, r7, #12
 8008af6:	4611      	mov	r1, r2
 8008af8:	4618      	mov	r0, r3
 8008afa:	f001 f85f 	bl	8009bbc <xTaskCheckForTimeOut>
 8008afe:	4603      	mov	r3, r0
 8008b00:	2b00      	cmp	r3, #0
 8008b02:	d132      	bne.n	8008b6a <xQueueSemaphoreTake+0x1d6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8008b04:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8008b06:	f000 f9f5 	bl	8008ef4 <prvIsQueueEmpty>
 8008b0a:	4603      	mov	r3, r0
 8008b0c:	2b00      	cmp	r3, #0
 8008b0e:	d026      	beq.n	8008b5e <xQueueSemaphoreTake+0x1ca>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8008b10:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008b12:	681b      	ldr	r3, [r3, #0]
 8008b14:	2b00      	cmp	r3, #0
 8008b16:	d109      	bne.n	8008b2c <xQueueSemaphoreTake+0x198>
					{
						taskENTER_CRITICAL();
 8008b18:	f002 f84e 	bl	800abb8 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 8008b1c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008b1e:	689b      	ldr	r3, [r3, #8]
 8008b20:	4618      	mov	r0, r3
 8008b22:	f001 f9c5 	bl	8009eb0 <xTaskPriorityInherit>
 8008b26:	6338      	str	r0, [r7, #48]	@ 0x30
						}
						taskEXIT_CRITICAL();
 8008b28:	f002 f878 	bl	800ac1c <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 8008b2c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008b2e:	3324      	adds	r3, #36	@ 0x24
 8008b30:	683a      	ldr	r2, [r7, #0]
 8008b32:	4611      	mov	r1, r2
 8008b34:	4618      	mov	r0, r3
 8008b36:	f000 fed3 	bl	80098e0 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 8008b3a:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8008b3c:	f000 f988 	bl	8008e50 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 8008b40:	f000 fd00 	bl	8009544 <xTaskResumeAll>
 8008b44:	4603      	mov	r3, r0
 8008b46:	2b00      	cmp	r3, #0
 8008b48:	f47f af67 	bne.w	8008a1a <xQueueSemaphoreTake+0x86>
				{
					portYIELD_WITHIN_API();
 8008b4c:	4b18      	ldr	r3, [pc, #96]	@ (8008bb0 <xQueueSemaphoreTake+0x21c>)
 8008b4e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8008b52:	601a      	str	r2, [r3, #0]
 8008b54:	f3bf 8f4f 	dsb	sy
 8008b58:	f3bf 8f6f 	isb	sy
 8008b5c:	e75d      	b.n	8008a1a <xQueueSemaphoreTake+0x86>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 8008b5e:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8008b60:	f000 f976 	bl	8008e50 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8008b64:	f000 fcee 	bl	8009544 <xTaskResumeAll>
 8008b68:	e757      	b.n	8008a1a <xQueueSemaphoreTake+0x86>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 8008b6a:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8008b6c:	f000 f970 	bl	8008e50 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8008b70:	f000 fce8 	bl	8009544 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8008b74:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8008b76:	f000 f9bd 	bl	8008ef4 <prvIsQueueEmpty>
 8008b7a:	4603      	mov	r3, r0
 8008b7c:	2b00      	cmp	r3, #0
 8008b7e:	f43f af4c 	beq.w	8008a1a <xQueueSemaphoreTake+0x86>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 8008b82:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008b84:	2b00      	cmp	r3, #0
 8008b86:	d00d      	beq.n	8008ba4 <xQueueSemaphoreTake+0x210>
					{
						taskENTER_CRITICAL();
 8008b88:	f002 f816 	bl	800abb8 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 8008b8c:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8008b8e:	f000 f8b7 	bl	8008d00 <prvGetDisinheritPriorityAfterTimeout>
 8008b92:	6278      	str	r0, [r7, #36]	@ 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 8008b94:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008b96:	689b      	ldr	r3, [r3, #8]
 8008b98:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8008b9a:	4618      	mov	r0, r3
 8008b9c:	f001 fa60 	bl	800a060 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 8008ba0:	f002 f83c 	bl	800ac1c <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8008ba4:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8008ba6:	4618      	mov	r0, r3
 8008ba8:	3738      	adds	r7, #56	@ 0x38
 8008baa:	46bd      	mov	sp, r7
 8008bac:	bd80      	pop	{r7, pc}
 8008bae:	bf00      	nop
 8008bb0:	e000ed04 	.word	0xe000ed04

08008bb4 <xQueueReceiveFromISR>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceiveFromISR( QueueHandle_t xQueue, void * const pvBuffer, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8008bb4:	b580      	push	{r7, lr}
 8008bb6:	b08e      	sub	sp, #56	@ 0x38
 8008bb8:	af00      	add	r7, sp, #0
 8008bba:	60f8      	str	r0, [r7, #12]
 8008bbc:	60b9      	str	r1, [r7, #8]
 8008bbe:	607a      	str	r2, [r7, #4]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8008bc0:	68fb      	ldr	r3, [r7, #12]
 8008bc2:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8008bc4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008bc6:	2b00      	cmp	r3, #0
 8008bc8:	d10b      	bne.n	8008be2 <xQueueReceiveFromISR+0x2e>
	__asm volatile
 8008bca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008bce:	f383 8811 	msr	BASEPRI, r3
 8008bd2:	f3bf 8f6f 	isb	sy
 8008bd6:	f3bf 8f4f 	dsb	sy
 8008bda:	623b      	str	r3, [r7, #32]
}
 8008bdc:	bf00      	nop
 8008bde:	bf00      	nop
 8008be0:	e7fd      	b.n	8008bde <xQueueReceiveFromISR+0x2a>
	configASSERT( !( ( pvBuffer == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8008be2:	68bb      	ldr	r3, [r7, #8]
 8008be4:	2b00      	cmp	r3, #0
 8008be6:	d103      	bne.n	8008bf0 <xQueueReceiveFromISR+0x3c>
 8008be8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008bea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008bec:	2b00      	cmp	r3, #0
 8008bee:	d101      	bne.n	8008bf4 <xQueueReceiveFromISR+0x40>
 8008bf0:	2301      	movs	r3, #1
 8008bf2:	e000      	b.n	8008bf6 <xQueueReceiveFromISR+0x42>
 8008bf4:	2300      	movs	r3, #0
 8008bf6:	2b00      	cmp	r3, #0
 8008bf8:	d10b      	bne.n	8008c12 <xQueueReceiveFromISR+0x5e>
	__asm volatile
 8008bfa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008bfe:	f383 8811 	msr	BASEPRI, r3
 8008c02:	f3bf 8f6f 	isb	sy
 8008c06:	f3bf 8f4f 	dsb	sy
 8008c0a:	61fb      	str	r3, [r7, #28]
}
 8008c0c:	bf00      	nop
 8008c0e:	bf00      	nop
 8008c10:	e7fd      	b.n	8008c0e <xQueueReceiveFromISR+0x5a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8008c12:	f002 f8b1 	bl	800ad78 <vPortValidateInterruptPriority>
	__asm volatile
 8008c16:	f3ef 8211 	mrs	r2, BASEPRI
 8008c1a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008c1e:	f383 8811 	msr	BASEPRI, r3
 8008c22:	f3bf 8f6f 	isb	sy
 8008c26:	f3bf 8f4f 	dsb	sy
 8008c2a:	61ba      	str	r2, [r7, #24]
 8008c2c:	617b      	str	r3, [r7, #20]
	return ulOriginalBASEPRI;
 8008c2e:	69bb      	ldr	r3, [r7, #24]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 8008c30:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8008c32:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008c34:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008c36:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* Cannot block in an ISR, so check there is data available. */
		if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8008c38:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008c3a:	2b00      	cmp	r3, #0
 8008c3c:	d02f      	beq.n	8008c9e <xQueueReceiveFromISR+0xea>
		{
			const int8_t cRxLock = pxQueue->cRxLock;
 8008c3e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008c40:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8008c44:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

			traceQUEUE_RECEIVE_FROM_ISR( pxQueue );

			prvCopyDataFromQueue( pxQueue, pvBuffer );
 8008c48:	68b9      	ldr	r1, [r7, #8]
 8008c4a:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8008c4c:	f000 f8da 	bl	8008e04 <prvCopyDataFromQueue>
			pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8008c50:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008c52:	1e5a      	subs	r2, r3, #1
 8008c54:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008c56:	639a      	str	r2, [r3, #56]	@ 0x38

			/* If the queue is locked the event list will not be modified.
			Instead update the lock count so the task that unlocks the queue
			will know that an ISR has removed data while the queue was
			locked. */
			if( cRxLock == queueUNLOCKED )
 8008c58:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 8008c5c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008c60:	d112      	bne.n	8008c88 <xQueueReceiveFromISR+0xd4>
			{
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8008c62:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008c64:	691b      	ldr	r3, [r3, #16]
 8008c66:	2b00      	cmp	r3, #0
 8008c68:	d016      	beq.n	8008c98 <xQueueReceiveFromISR+0xe4>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8008c6a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008c6c:	3310      	adds	r3, #16
 8008c6e:	4618      	mov	r0, r3
 8008c70:	f000 fec6 	bl	8009a00 <xTaskRemoveFromEventList>
 8008c74:	4603      	mov	r3, r0
 8008c76:	2b00      	cmp	r3, #0
 8008c78:	d00e      	beq.n	8008c98 <xQueueReceiveFromISR+0xe4>
					{
						/* The task waiting has a higher priority than us so
						force a context switch. */
						if( pxHigherPriorityTaskWoken != NULL )
 8008c7a:	687b      	ldr	r3, [r7, #4]
 8008c7c:	2b00      	cmp	r3, #0
 8008c7e:	d00b      	beq.n	8008c98 <xQueueReceiveFromISR+0xe4>
						{
							*pxHigherPriorityTaskWoken = pdTRUE;
 8008c80:	687b      	ldr	r3, [r7, #4]
 8008c82:	2201      	movs	r2, #1
 8008c84:	601a      	str	r2, [r3, #0]
 8008c86:	e007      	b.n	8008c98 <xQueueReceiveFromISR+0xe4>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was removed while it was locked. */
				pxQueue->cRxLock = ( int8_t ) ( cRxLock + 1 );
 8008c88:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8008c8c:	3301      	adds	r3, #1
 8008c8e:	b2db      	uxtb	r3, r3
 8008c90:	b25a      	sxtb	r2, r3
 8008c92:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008c94:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
			}

			xReturn = pdPASS;
 8008c98:	2301      	movs	r3, #1
 8008c9a:	637b      	str	r3, [r7, #52]	@ 0x34
 8008c9c:	e001      	b.n	8008ca2 <xQueueReceiveFromISR+0xee>
		}
		else
		{
			xReturn = pdFAIL;
 8008c9e:	2300      	movs	r3, #0
 8008ca0:	637b      	str	r3, [r7, #52]	@ 0x34
 8008ca2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008ca4:	613b      	str	r3, [r7, #16]
	__asm volatile
 8008ca6:	693b      	ldr	r3, [r7, #16]
 8008ca8:	f383 8811 	msr	BASEPRI, r3
}
 8008cac:	bf00      	nop
			traceQUEUE_RECEIVE_FROM_ISR_FAILED( pxQueue );
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8008cae:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 8008cb0:	4618      	mov	r0, r3
 8008cb2:	3738      	adds	r7, #56	@ 0x38
 8008cb4:	46bd      	mov	sp, r7
 8008cb6:	bd80      	pop	{r7, pc}

08008cb8 <vQueueDelete>:
	return uxReturn;
} /*lint !e818 Pointer cannot be declared const as xQueue is a typedef not pointer. */
/*-----------------------------------------------------------*/

void vQueueDelete( QueueHandle_t xQueue )
{
 8008cb8:	b580      	push	{r7, lr}
 8008cba:	b084      	sub	sp, #16
 8008cbc:	af00      	add	r7, sp, #0
 8008cbe:	6078      	str	r0, [r7, #4]
Queue_t * const pxQueue = xQueue;
 8008cc0:	687b      	ldr	r3, [r7, #4]
 8008cc2:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8008cc4:	68fb      	ldr	r3, [r7, #12]
 8008cc6:	2b00      	cmp	r3, #0
 8008cc8:	d10b      	bne.n	8008ce2 <vQueueDelete+0x2a>
	__asm volatile
 8008cca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008cce:	f383 8811 	msr	BASEPRI, r3
 8008cd2:	f3bf 8f6f 	isb	sy
 8008cd6:	f3bf 8f4f 	dsb	sy
 8008cda:	60bb      	str	r3, [r7, #8]
}
 8008cdc:	bf00      	nop
 8008cde:	bf00      	nop
 8008ce0:	e7fd      	b.n	8008cde <vQueueDelete+0x26>
	traceQUEUE_DELETE( pxQueue );

	#if ( configQUEUE_REGISTRY_SIZE > 0 )
	{
		vQueueUnregisterQueue( pxQueue );
 8008ce2:	68f8      	ldr	r0, [r7, #12]
 8008ce4:	f000 f95e 	bl	8008fa4 <vQueueUnregisterQueue>
	}
	#elif( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) )
	{
		/* The queue could have been allocated statically or dynamically, so
		check before attempting to free the memory. */
		if( pxQueue->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
 8008ce8:	68fb      	ldr	r3, [r7, #12]
 8008cea:	f893 3046 	ldrb.w	r3, [r3, #70]	@ 0x46
 8008cee:	2b00      	cmp	r3, #0
 8008cf0:	d102      	bne.n	8008cf8 <vQueueDelete+0x40>
		{
			vPortFree( pxQueue );
 8008cf2:	68f8      	ldr	r0, [r7, #12]
 8008cf4:	f002 f950 	bl	800af98 <vPortFree>
		/* The queue must have been statically allocated, so is not going to be
		deleted.  Avoid compiler warnings about the unused parameter. */
		( void ) pxQueue;
	}
	#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
}
 8008cf8:	bf00      	nop
 8008cfa:	3710      	adds	r7, #16
 8008cfc:	46bd      	mov	sp, r7
 8008cfe:	bd80      	pop	{r7, pc}

08008d00 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 8008d00:	b480      	push	{r7}
 8008d02:	b085      	sub	sp, #20
 8008d04:	af00      	add	r7, sp, #0
 8008d06:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 8008d08:	687b      	ldr	r3, [r7, #4]
 8008d0a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008d0c:	2b00      	cmp	r3, #0
 8008d0e:	d006      	beq.n	8008d1e <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 8008d10:	687b      	ldr	r3, [r7, #4]
 8008d12:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008d14:	681b      	ldr	r3, [r3, #0]
 8008d16:	f1c3 0338 	rsb	r3, r3, #56	@ 0x38
 8008d1a:	60fb      	str	r3, [r7, #12]
 8008d1c:	e001      	b.n	8008d22 <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 8008d1e:	2300      	movs	r3, #0
 8008d20:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 8008d22:	68fb      	ldr	r3, [r7, #12]
	}
 8008d24:	4618      	mov	r0, r3
 8008d26:	3714      	adds	r7, #20
 8008d28:	46bd      	mov	sp, r7
 8008d2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d2e:	4770      	bx	lr

08008d30 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8008d30:	b580      	push	{r7, lr}
 8008d32:	b086      	sub	sp, #24
 8008d34:	af00      	add	r7, sp, #0
 8008d36:	60f8      	str	r0, [r7, #12]
 8008d38:	60b9      	str	r1, [r7, #8]
 8008d3a:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 8008d3c:	2300      	movs	r3, #0
 8008d3e:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8008d40:	68fb      	ldr	r3, [r7, #12]
 8008d42:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008d44:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8008d46:	68fb      	ldr	r3, [r7, #12]
 8008d48:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008d4a:	2b00      	cmp	r3, #0
 8008d4c:	d10d      	bne.n	8008d6a <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 8008d4e:	68fb      	ldr	r3, [r7, #12]
 8008d50:	681b      	ldr	r3, [r3, #0]
 8008d52:	2b00      	cmp	r3, #0
 8008d54:	d14d      	bne.n	8008df2 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8008d56:	68fb      	ldr	r3, [r7, #12]
 8008d58:	689b      	ldr	r3, [r3, #8]
 8008d5a:	4618      	mov	r0, r3
 8008d5c:	f001 f910 	bl	8009f80 <xTaskPriorityDisinherit>
 8008d60:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8008d62:	68fb      	ldr	r3, [r7, #12]
 8008d64:	2200      	movs	r2, #0
 8008d66:	609a      	str	r2, [r3, #8]
 8008d68:	e043      	b.n	8008df2 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 8008d6a:	687b      	ldr	r3, [r7, #4]
 8008d6c:	2b00      	cmp	r3, #0
 8008d6e:	d119      	bne.n	8008da4 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8008d70:	68fb      	ldr	r3, [r7, #12]
 8008d72:	6858      	ldr	r0, [r3, #4]
 8008d74:	68fb      	ldr	r3, [r7, #12]
 8008d76:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008d78:	461a      	mov	r2, r3
 8008d7a:	68b9      	ldr	r1, [r7, #8]
 8008d7c:	f002 faea 	bl	800b354 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8008d80:	68fb      	ldr	r3, [r7, #12]
 8008d82:	685a      	ldr	r2, [r3, #4]
 8008d84:	68fb      	ldr	r3, [r7, #12]
 8008d86:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008d88:	441a      	add	r2, r3
 8008d8a:	68fb      	ldr	r3, [r7, #12]
 8008d8c:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8008d8e:	68fb      	ldr	r3, [r7, #12]
 8008d90:	685a      	ldr	r2, [r3, #4]
 8008d92:	68fb      	ldr	r3, [r7, #12]
 8008d94:	689b      	ldr	r3, [r3, #8]
 8008d96:	429a      	cmp	r2, r3
 8008d98:	d32b      	bcc.n	8008df2 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 8008d9a:	68fb      	ldr	r3, [r7, #12]
 8008d9c:	681a      	ldr	r2, [r3, #0]
 8008d9e:	68fb      	ldr	r3, [r7, #12]
 8008da0:	605a      	str	r2, [r3, #4]
 8008da2:	e026      	b.n	8008df2 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 8008da4:	68fb      	ldr	r3, [r7, #12]
 8008da6:	68d8      	ldr	r0, [r3, #12]
 8008da8:	68fb      	ldr	r3, [r7, #12]
 8008daa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008dac:	461a      	mov	r2, r3
 8008dae:	68b9      	ldr	r1, [r7, #8]
 8008db0:	f002 fad0 	bl	800b354 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 8008db4:	68fb      	ldr	r3, [r7, #12]
 8008db6:	68da      	ldr	r2, [r3, #12]
 8008db8:	68fb      	ldr	r3, [r7, #12]
 8008dba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008dbc:	425b      	negs	r3, r3
 8008dbe:	441a      	add	r2, r3
 8008dc0:	68fb      	ldr	r3, [r7, #12]
 8008dc2:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 8008dc4:	68fb      	ldr	r3, [r7, #12]
 8008dc6:	68da      	ldr	r2, [r3, #12]
 8008dc8:	68fb      	ldr	r3, [r7, #12]
 8008dca:	681b      	ldr	r3, [r3, #0]
 8008dcc:	429a      	cmp	r2, r3
 8008dce:	d207      	bcs.n	8008de0 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 8008dd0:	68fb      	ldr	r3, [r7, #12]
 8008dd2:	689a      	ldr	r2, [r3, #8]
 8008dd4:	68fb      	ldr	r3, [r7, #12]
 8008dd6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008dd8:	425b      	negs	r3, r3
 8008dda:	441a      	add	r2, r3
 8008ddc:	68fb      	ldr	r3, [r7, #12]
 8008dde:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 8008de0:	687b      	ldr	r3, [r7, #4]
 8008de2:	2b02      	cmp	r3, #2
 8008de4:	d105      	bne.n	8008df2 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 8008de6:	693b      	ldr	r3, [r7, #16]
 8008de8:	2b00      	cmp	r3, #0
 8008dea:	d002      	beq.n	8008df2 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 8008dec:	693b      	ldr	r3, [r7, #16]
 8008dee:	3b01      	subs	r3, #1
 8008df0:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 8008df2:	693b      	ldr	r3, [r7, #16]
 8008df4:	1c5a      	adds	r2, r3, #1
 8008df6:	68fb      	ldr	r3, [r7, #12]
 8008df8:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 8008dfa:	697b      	ldr	r3, [r7, #20]
}
 8008dfc:	4618      	mov	r0, r3
 8008dfe:	3718      	adds	r7, #24
 8008e00:	46bd      	mov	sp, r7
 8008e02:	bd80      	pop	{r7, pc}

08008e04 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8008e04:	b580      	push	{r7, lr}
 8008e06:	b082      	sub	sp, #8
 8008e08:	af00      	add	r7, sp, #0
 8008e0a:	6078      	str	r0, [r7, #4]
 8008e0c:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 8008e0e:	687b      	ldr	r3, [r7, #4]
 8008e10:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008e12:	2b00      	cmp	r3, #0
 8008e14:	d018      	beq.n	8008e48 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8008e16:	687b      	ldr	r3, [r7, #4]
 8008e18:	68da      	ldr	r2, [r3, #12]
 8008e1a:	687b      	ldr	r3, [r7, #4]
 8008e1c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008e1e:	441a      	add	r2, r3
 8008e20:	687b      	ldr	r3, [r7, #4]
 8008e22:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8008e24:	687b      	ldr	r3, [r7, #4]
 8008e26:	68da      	ldr	r2, [r3, #12]
 8008e28:	687b      	ldr	r3, [r7, #4]
 8008e2a:	689b      	ldr	r3, [r3, #8]
 8008e2c:	429a      	cmp	r2, r3
 8008e2e:	d303      	bcc.n	8008e38 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8008e30:	687b      	ldr	r3, [r7, #4]
 8008e32:	681a      	ldr	r2, [r3, #0]
 8008e34:	687b      	ldr	r3, [r7, #4]
 8008e36:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8008e38:	687b      	ldr	r3, [r7, #4]
 8008e3a:	68d9      	ldr	r1, [r3, #12]
 8008e3c:	687b      	ldr	r3, [r7, #4]
 8008e3e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8008e40:	461a      	mov	r2, r3
 8008e42:	6838      	ldr	r0, [r7, #0]
 8008e44:	f002 fa86 	bl	800b354 <memcpy>
	}
}
 8008e48:	bf00      	nop
 8008e4a:	3708      	adds	r7, #8
 8008e4c:	46bd      	mov	sp, r7
 8008e4e:	bd80      	pop	{r7, pc}

08008e50 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8008e50:	b580      	push	{r7, lr}
 8008e52:	b084      	sub	sp, #16
 8008e54:	af00      	add	r7, sp, #0
 8008e56:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8008e58:	f001 feae 	bl	800abb8 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8008e5c:	687b      	ldr	r3, [r7, #4]
 8008e5e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8008e62:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8008e64:	e011      	b.n	8008e8a <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8008e66:	687b      	ldr	r3, [r7, #4]
 8008e68:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008e6a:	2b00      	cmp	r3, #0
 8008e6c:	d012      	beq.n	8008e94 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8008e6e:	687b      	ldr	r3, [r7, #4]
 8008e70:	3324      	adds	r3, #36	@ 0x24
 8008e72:	4618      	mov	r0, r3
 8008e74:	f000 fdc4 	bl	8009a00 <xTaskRemoveFromEventList>
 8008e78:	4603      	mov	r3, r0
 8008e7a:	2b00      	cmp	r3, #0
 8008e7c:	d001      	beq.n	8008e82 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 8008e7e:	f000 ff01 	bl	8009c84 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8008e82:	7bfb      	ldrb	r3, [r7, #15]
 8008e84:	3b01      	subs	r3, #1
 8008e86:	b2db      	uxtb	r3, r3
 8008e88:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8008e8a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8008e8e:	2b00      	cmp	r3, #0
 8008e90:	dce9      	bgt.n	8008e66 <prvUnlockQueue+0x16>
 8008e92:	e000      	b.n	8008e96 <prvUnlockQueue+0x46>
					break;
 8008e94:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8008e96:	687b      	ldr	r3, [r7, #4]
 8008e98:	22ff      	movs	r2, #255	@ 0xff
 8008e9a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 8008e9e:	f001 febd 	bl	800ac1c <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 8008ea2:	f001 fe89 	bl	800abb8 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 8008ea6:	687b      	ldr	r3, [r7, #4]
 8008ea8:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8008eac:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 8008eae:	e011      	b.n	8008ed4 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8008eb0:	687b      	ldr	r3, [r7, #4]
 8008eb2:	691b      	ldr	r3, [r3, #16]
 8008eb4:	2b00      	cmp	r3, #0
 8008eb6:	d012      	beq.n	8008ede <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8008eb8:	687b      	ldr	r3, [r7, #4]
 8008eba:	3310      	adds	r3, #16
 8008ebc:	4618      	mov	r0, r3
 8008ebe:	f000 fd9f 	bl	8009a00 <xTaskRemoveFromEventList>
 8008ec2:	4603      	mov	r3, r0
 8008ec4:	2b00      	cmp	r3, #0
 8008ec6:	d001      	beq.n	8008ecc <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 8008ec8:	f000 fedc 	bl	8009c84 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 8008ecc:	7bbb      	ldrb	r3, [r7, #14]
 8008ece:	3b01      	subs	r3, #1
 8008ed0:	b2db      	uxtb	r3, r3
 8008ed2:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 8008ed4:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8008ed8:	2b00      	cmp	r3, #0
 8008eda:	dce9      	bgt.n	8008eb0 <prvUnlockQueue+0x60>
 8008edc:	e000      	b.n	8008ee0 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8008ede:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8008ee0:	687b      	ldr	r3, [r7, #4]
 8008ee2:	22ff      	movs	r2, #255	@ 0xff
 8008ee4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 8008ee8:	f001 fe98 	bl	800ac1c <vPortExitCritical>
}
 8008eec:	bf00      	nop
 8008eee:	3710      	adds	r7, #16
 8008ef0:	46bd      	mov	sp, r7
 8008ef2:	bd80      	pop	{r7, pc}

08008ef4 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 8008ef4:	b580      	push	{r7, lr}
 8008ef6:	b084      	sub	sp, #16
 8008ef8:	af00      	add	r7, sp, #0
 8008efa:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8008efc:	f001 fe5c 	bl	800abb8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8008f00:	687b      	ldr	r3, [r7, #4]
 8008f02:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008f04:	2b00      	cmp	r3, #0
 8008f06:	d102      	bne.n	8008f0e <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8008f08:	2301      	movs	r3, #1
 8008f0a:	60fb      	str	r3, [r7, #12]
 8008f0c:	e001      	b.n	8008f12 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8008f0e:	2300      	movs	r3, #0
 8008f10:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8008f12:	f001 fe83 	bl	800ac1c <vPortExitCritical>

	return xReturn;
 8008f16:	68fb      	ldr	r3, [r7, #12]
}
 8008f18:	4618      	mov	r0, r3
 8008f1a:	3710      	adds	r7, #16
 8008f1c:	46bd      	mov	sp, r7
 8008f1e:	bd80      	pop	{r7, pc}

08008f20 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8008f20:	b580      	push	{r7, lr}
 8008f22:	b084      	sub	sp, #16
 8008f24:	af00      	add	r7, sp, #0
 8008f26:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8008f28:	f001 fe46 	bl	800abb8 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 8008f2c:	687b      	ldr	r3, [r7, #4]
 8008f2e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8008f30:	687b      	ldr	r3, [r7, #4]
 8008f32:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008f34:	429a      	cmp	r2, r3
 8008f36:	d102      	bne.n	8008f3e <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8008f38:	2301      	movs	r3, #1
 8008f3a:	60fb      	str	r3, [r7, #12]
 8008f3c:	e001      	b.n	8008f42 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 8008f3e:	2300      	movs	r3, #0
 8008f40:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8008f42:	f001 fe6b 	bl	800ac1c <vPortExitCritical>

	return xReturn;
 8008f46:	68fb      	ldr	r3, [r7, #12]
}
 8008f48:	4618      	mov	r0, r3
 8008f4a:	3710      	adds	r7, #16
 8008f4c:	46bd      	mov	sp, r7
 8008f4e:	bd80      	pop	{r7, pc}

08008f50 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8008f50:	b480      	push	{r7}
 8008f52:	b085      	sub	sp, #20
 8008f54:	af00      	add	r7, sp, #0
 8008f56:	6078      	str	r0, [r7, #4]
 8008f58:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8008f5a:	2300      	movs	r3, #0
 8008f5c:	60fb      	str	r3, [r7, #12]
 8008f5e:	e014      	b.n	8008f8a <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8008f60:	4a0f      	ldr	r2, [pc, #60]	@ (8008fa0 <vQueueAddToRegistry+0x50>)
 8008f62:	68fb      	ldr	r3, [r7, #12]
 8008f64:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8008f68:	2b00      	cmp	r3, #0
 8008f6a:	d10b      	bne.n	8008f84 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 8008f6c:	490c      	ldr	r1, [pc, #48]	@ (8008fa0 <vQueueAddToRegistry+0x50>)
 8008f6e:	68fb      	ldr	r3, [r7, #12]
 8008f70:	683a      	ldr	r2, [r7, #0]
 8008f72:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8008f76:	4a0a      	ldr	r2, [pc, #40]	@ (8008fa0 <vQueueAddToRegistry+0x50>)
 8008f78:	68fb      	ldr	r3, [r7, #12]
 8008f7a:	00db      	lsls	r3, r3, #3
 8008f7c:	4413      	add	r3, r2
 8008f7e:	687a      	ldr	r2, [r7, #4]
 8008f80:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8008f82:	e006      	b.n	8008f92 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8008f84:	68fb      	ldr	r3, [r7, #12]
 8008f86:	3301      	adds	r3, #1
 8008f88:	60fb      	str	r3, [r7, #12]
 8008f8a:	68fb      	ldr	r3, [r7, #12]
 8008f8c:	2b07      	cmp	r3, #7
 8008f8e:	d9e7      	bls.n	8008f60 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8008f90:	bf00      	nop
 8008f92:	bf00      	nop
 8008f94:	3714      	adds	r7, #20
 8008f96:	46bd      	mov	sp, r7
 8008f98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f9c:	4770      	bx	lr
 8008f9e:	bf00      	nop
 8008fa0:	20000a70 	.word	0x20000a70

08008fa4 <vQueueUnregisterQueue>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueUnregisterQueue( QueueHandle_t xQueue )
	{
 8008fa4:	b480      	push	{r7}
 8008fa6:	b085      	sub	sp, #20
 8008fa8:	af00      	add	r7, sp, #0
 8008faa:	6078      	str	r0, [r7, #4]
	UBaseType_t ux;

		/* See if the handle of the queue being unregistered in actually in the
		registry. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8008fac:	2300      	movs	r3, #0
 8008fae:	60fb      	str	r3, [r7, #12]
 8008fb0:	e016      	b.n	8008fe0 <vQueueUnregisterQueue+0x3c>
		{
			if( xQueueRegistry[ ux ].xHandle == xQueue )
 8008fb2:	4a10      	ldr	r2, [pc, #64]	@ (8008ff4 <vQueueUnregisterQueue+0x50>)
 8008fb4:	68fb      	ldr	r3, [r7, #12]
 8008fb6:	00db      	lsls	r3, r3, #3
 8008fb8:	4413      	add	r3, r2
 8008fba:	685b      	ldr	r3, [r3, #4]
 8008fbc:	687a      	ldr	r2, [r7, #4]
 8008fbe:	429a      	cmp	r2, r3
 8008fc0:	d10b      	bne.n	8008fda <vQueueUnregisterQueue+0x36>
			{
				/* Set the name to NULL to show that this slot if free again. */
				xQueueRegistry[ ux ].pcQueueName = NULL;
 8008fc2:	4a0c      	ldr	r2, [pc, #48]	@ (8008ff4 <vQueueUnregisterQueue+0x50>)
 8008fc4:	68fb      	ldr	r3, [r7, #12]
 8008fc6:	2100      	movs	r1, #0
 8008fc8:	f842 1033 	str.w	r1, [r2, r3, lsl #3]

				/* Set the handle to NULL to ensure the same queue handle cannot
				appear in the registry twice if it is added, removed, then
				added again. */
				xQueueRegistry[ ux ].xHandle = ( QueueHandle_t ) 0;
 8008fcc:	4a09      	ldr	r2, [pc, #36]	@ (8008ff4 <vQueueUnregisterQueue+0x50>)
 8008fce:	68fb      	ldr	r3, [r7, #12]
 8008fd0:	00db      	lsls	r3, r3, #3
 8008fd2:	4413      	add	r3, r2
 8008fd4:	2200      	movs	r2, #0
 8008fd6:	605a      	str	r2, [r3, #4]
				break;
 8008fd8:	e006      	b.n	8008fe8 <vQueueUnregisterQueue+0x44>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8008fda:	68fb      	ldr	r3, [r7, #12]
 8008fdc:	3301      	adds	r3, #1
 8008fde:	60fb      	str	r3, [r7, #12]
 8008fe0:	68fb      	ldr	r3, [r7, #12]
 8008fe2:	2b07      	cmp	r3, #7
 8008fe4:	d9e5      	bls.n	8008fb2 <vQueueUnregisterQueue+0xe>
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

	} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
 8008fe6:	bf00      	nop
 8008fe8:	bf00      	nop
 8008fea:	3714      	adds	r7, #20
 8008fec:	46bd      	mov	sp, r7
 8008fee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ff2:	4770      	bx	lr
 8008ff4:	20000a70 	.word	0x20000a70

08008ff8 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 8008ff8:	b580      	push	{r7, lr}
 8008ffa:	b086      	sub	sp, #24
 8008ffc:	af00      	add	r7, sp, #0
 8008ffe:	60f8      	str	r0, [r7, #12]
 8009000:	60b9      	str	r1, [r7, #8]
 8009002:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 8009004:	68fb      	ldr	r3, [r7, #12]
 8009006:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 8009008:	f001 fdd6 	bl	800abb8 <vPortEnterCritical>
 800900c:	697b      	ldr	r3, [r7, #20]
 800900e:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8009012:	b25b      	sxtb	r3, r3
 8009014:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009018:	d103      	bne.n	8009022 <vQueueWaitForMessageRestricted+0x2a>
 800901a:	697b      	ldr	r3, [r7, #20]
 800901c:	2200      	movs	r2, #0
 800901e:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8009022:	697b      	ldr	r3, [r7, #20]
 8009024:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8009028:	b25b      	sxtb	r3, r3
 800902a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800902e:	d103      	bne.n	8009038 <vQueueWaitForMessageRestricted+0x40>
 8009030:	697b      	ldr	r3, [r7, #20]
 8009032:	2200      	movs	r2, #0
 8009034:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8009038:	f001 fdf0 	bl	800ac1c <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 800903c:	697b      	ldr	r3, [r7, #20]
 800903e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009040:	2b00      	cmp	r3, #0
 8009042:	d106      	bne.n	8009052 <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 8009044:	697b      	ldr	r3, [r7, #20]
 8009046:	3324      	adds	r3, #36	@ 0x24
 8009048:	687a      	ldr	r2, [r7, #4]
 800904a:	68b9      	ldr	r1, [r7, #8]
 800904c:	4618      	mov	r0, r3
 800904e:	f000 fcab 	bl	80099a8 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 8009052:	6978      	ldr	r0, [r7, #20]
 8009054:	f7ff fefc 	bl	8008e50 <prvUnlockQueue>
	}
 8009058:	bf00      	nop
 800905a:	3718      	adds	r7, #24
 800905c:	46bd      	mov	sp, r7
 800905e:	bd80      	pop	{r7, pc}

08009060 <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8009060:	b580      	push	{r7, lr}
 8009062:	b08e      	sub	sp, #56	@ 0x38
 8009064:	af04      	add	r7, sp, #16
 8009066:	60f8      	str	r0, [r7, #12]
 8009068:	60b9      	str	r1, [r7, #8]
 800906a:	607a      	str	r2, [r7, #4]
 800906c:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 800906e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009070:	2b00      	cmp	r3, #0
 8009072:	d10b      	bne.n	800908c <xTaskCreateStatic+0x2c>
	__asm volatile
 8009074:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009078:	f383 8811 	msr	BASEPRI, r3
 800907c:	f3bf 8f6f 	isb	sy
 8009080:	f3bf 8f4f 	dsb	sy
 8009084:	623b      	str	r3, [r7, #32]
}
 8009086:	bf00      	nop
 8009088:	bf00      	nop
 800908a:	e7fd      	b.n	8009088 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 800908c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800908e:	2b00      	cmp	r3, #0
 8009090:	d10b      	bne.n	80090aa <xTaskCreateStatic+0x4a>
	__asm volatile
 8009092:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009096:	f383 8811 	msr	BASEPRI, r3
 800909a:	f3bf 8f6f 	isb	sy
 800909e:	f3bf 8f4f 	dsb	sy
 80090a2:	61fb      	str	r3, [r7, #28]
}
 80090a4:	bf00      	nop
 80090a6:	bf00      	nop
 80090a8:	e7fd      	b.n	80090a6 <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 80090aa:	23a8      	movs	r3, #168	@ 0xa8
 80090ac:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 80090ae:	693b      	ldr	r3, [r7, #16]
 80090b0:	2ba8      	cmp	r3, #168	@ 0xa8
 80090b2:	d00b      	beq.n	80090cc <xTaskCreateStatic+0x6c>
	__asm volatile
 80090b4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80090b8:	f383 8811 	msr	BASEPRI, r3
 80090bc:	f3bf 8f6f 	isb	sy
 80090c0:	f3bf 8f4f 	dsb	sy
 80090c4:	61bb      	str	r3, [r7, #24]
}
 80090c6:	bf00      	nop
 80090c8:	bf00      	nop
 80090ca:	e7fd      	b.n	80090c8 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 80090cc:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 80090ce:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80090d0:	2b00      	cmp	r3, #0
 80090d2:	d01e      	beq.n	8009112 <xTaskCreateStatic+0xb2>
 80090d4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80090d6:	2b00      	cmp	r3, #0
 80090d8:	d01b      	beq.n	8009112 <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80090da:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80090dc:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 80090de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80090e0:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80090e2:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 80090e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80090e6:	2202      	movs	r2, #2
 80090e8:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 80090ec:	2300      	movs	r3, #0
 80090ee:	9303      	str	r3, [sp, #12]
 80090f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80090f2:	9302      	str	r3, [sp, #8]
 80090f4:	f107 0314 	add.w	r3, r7, #20
 80090f8:	9301      	str	r3, [sp, #4]
 80090fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80090fc:	9300      	str	r3, [sp, #0]
 80090fe:	683b      	ldr	r3, [r7, #0]
 8009100:	687a      	ldr	r2, [r7, #4]
 8009102:	68b9      	ldr	r1, [r7, #8]
 8009104:	68f8      	ldr	r0, [r7, #12]
 8009106:	f000 f851 	bl	80091ac <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800910a:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 800910c:	f000 f8f6 	bl	80092fc <prvAddNewTaskToReadyList>
 8009110:	e001      	b.n	8009116 <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 8009112:	2300      	movs	r3, #0
 8009114:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8009116:	697b      	ldr	r3, [r7, #20]
	}
 8009118:	4618      	mov	r0, r3
 800911a:	3728      	adds	r7, #40	@ 0x28
 800911c:	46bd      	mov	sp, r7
 800911e:	bd80      	pop	{r7, pc}

08009120 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8009120:	b580      	push	{r7, lr}
 8009122:	b08c      	sub	sp, #48	@ 0x30
 8009124:	af04      	add	r7, sp, #16
 8009126:	60f8      	str	r0, [r7, #12]
 8009128:	60b9      	str	r1, [r7, #8]
 800912a:	603b      	str	r3, [r7, #0]
 800912c:	4613      	mov	r3, r2
 800912e:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8009130:	88fb      	ldrh	r3, [r7, #6]
 8009132:	009b      	lsls	r3, r3, #2
 8009134:	4618      	mov	r0, r3
 8009136:	f001 fe61 	bl	800adfc <pvPortMalloc>
 800913a:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 800913c:	697b      	ldr	r3, [r7, #20]
 800913e:	2b00      	cmp	r3, #0
 8009140:	d00e      	beq.n	8009160 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8009142:	20a8      	movs	r0, #168	@ 0xa8
 8009144:	f001 fe5a 	bl	800adfc <pvPortMalloc>
 8009148:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 800914a:	69fb      	ldr	r3, [r7, #28]
 800914c:	2b00      	cmp	r3, #0
 800914e:	d003      	beq.n	8009158 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8009150:	69fb      	ldr	r3, [r7, #28]
 8009152:	697a      	ldr	r2, [r7, #20]
 8009154:	631a      	str	r2, [r3, #48]	@ 0x30
 8009156:	e005      	b.n	8009164 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8009158:	6978      	ldr	r0, [r7, #20]
 800915a:	f001 ff1d 	bl	800af98 <vPortFree>
 800915e:	e001      	b.n	8009164 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8009160:	2300      	movs	r3, #0
 8009162:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8009164:	69fb      	ldr	r3, [r7, #28]
 8009166:	2b00      	cmp	r3, #0
 8009168:	d017      	beq.n	800919a <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 800916a:	69fb      	ldr	r3, [r7, #28]
 800916c:	2200      	movs	r2, #0
 800916e:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8009172:	88fa      	ldrh	r2, [r7, #6]
 8009174:	2300      	movs	r3, #0
 8009176:	9303      	str	r3, [sp, #12]
 8009178:	69fb      	ldr	r3, [r7, #28]
 800917a:	9302      	str	r3, [sp, #8]
 800917c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800917e:	9301      	str	r3, [sp, #4]
 8009180:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009182:	9300      	str	r3, [sp, #0]
 8009184:	683b      	ldr	r3, [r7, #0]
 8009186:	68b9      	ldr	r1, [r7, #8]
 8009188:	68f8      	ldr	r0, [r7, #12]
 800918a:	f000 f80f 	bl	80091ac <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 800918e:	69f8      	ldr	r0, [r7, #28]
 8009190:	f000 f8b4 	bl	80092fc <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8009194:	2301      	movs	r3, #1
 8009196:	61bb      	str	r3, [r7, #24]
 8009198:	e002      	b.n	80091a0 <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 800919a:	f04f 33ff 	mov.w	r3, #4294967295
 800919e:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 80091a0:	69bb      	ldr	r3, [r7, #24]
	}
 80091a2:	4618      	mov	r0, r3
 80091a4:	3720      	adds	r7, #32
 80091a6:	46bd      	mov	sp, r7
 80091a8:	bd80      	pop	{r7, pc}
	...

080091ac <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 80091ac:	b580      	push	{r7, lr}
 80091ae:	b088      	sub	sp, #32
 80091b0:	af00      	add	r7, sp, #0
 80091b2:	60f8      	str	r0, [r7, #12]
 80091b4:	60b9      	str	r1, [r7, #8]
 80091b6:	607a      	str	r2, [r7, #4]
 80091b8:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 80091ba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80091bc:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 80091be:	687b      	ldr	r3, [r7, #4]
 80091c0:	009b      	lsls	r3, r3, #2
 80091c2:	461a      	mov	r2, r3
 80091c4:	21a5      	movs	r1, #165	@ 0xa5
 80091c6:	f002 f83b 	bl	800b240 <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 80091ca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80091cc:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80091ce:	687b      	ldr	r3, [r7, #4]
 80091d0:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 80091d4:	3b01      	subs	r3, #1
 80091d6:	009b      	lsls	r3, r3, #2
 80091d8:	4413      	add	r3, r2
 80091da:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 80091dc:	69bb      	ldr	r3, [r7, #24]
 80091de:	f023 0307 	bic.w	r3, r3, #7
 80091e2:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 80091e4:	69bb      	ldr	r3, [r7, #24]
 80091e6:	f003 0307 	and.w	r3, r3, #7
 80091ea:	2b00      	cmp	r3, #0
 80091ec:	d00b      	beq.n	8009206 <prvInitialiseNewTask+0x5a>
	__asm volatile
 80091ee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80091f2:	f383 8811 	msr	BASEPRI, r3
 80091f6:	f3bf 8f6f 	isb	sy
 80091fa:	f3bf 8f4f 	dsb	sy
 80091fe:	617b      	str	r3, [r7, #20]
}
 8009200:	bf00      	nop
 8009202:	bf00      	nop
 8009204:	e7fd      	b.n	8009202 <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8009206:	68bb      	ldr	r3, [r7, #8]
 8009208:	2b00      	cmp	r3, #0
 800920a:	d01f      	beq.n	800924c <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800920c:	2300      	movs	r3, #0
 800920e:	61fb      	str	r3, [r7, #28]
 8009210:	e012      	b.n	8009238 <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8009212:	68ba      	ldr	r2, [r7, #8]
 8009214:	69fb      	ldr	r3, [r7, #28]
 8009216:	4413      	add	r3, r2
 8009218:	7819      	ldrb	r1, [r3, #0]
 800921a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800921c:	69fb      	ldr	r3, [r7, #28]
 800921e:	4413      	add	r3, r2
 8009220:	3334      	adds	r3, #52	@ 0x34
 8009222:	460a      	mov	r2, r1
 8009224:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8009226:	68ba      	ldr	r2, [r7, #8]
 8009228:	69fb      	ldr	r3, [r7, #28]
 800922a:	4413      	add	r3, r2
 800922c:	781b      	ldrb	r3, [r3, #0]
 800922e:	2b00      	cmp	r3, #0
 8009230:	d006      	beq.n	8009240 <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8009232:	69fb      	ldr	r3, [r7, #28]
 8009234:	3301      	adds	r3, #1
 8009236:	61fb      	str	r3, [r7, #28]
 8009238:	69fb      	ldr	r3, [r7, #28]
 800923a:	2b0f      	cmp	r3, #15
 800923c:	d9e9      	bls.n	8009212 <prvInitialiseNewTask+0x66>
 800923e:	e000      	b.n	8009242 <prvInitialiseNewTask+0x96>
			{
				break;
 8009240:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8009242:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009244:	2200      	movs	r2, #0
 8009246:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 800924a:	e003      	b.n	8009254 <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800924c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800924e:	2200      	movs	r2, #0
 8009250:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8009254:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009256:	2b37      	cmp	r3, #55	@ 0x37
 8009258:	d901      	bls.n	800925e <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 800925a:	2337      	movs	r3, #55	@ 0x37
 800925c:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800925e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009260:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8009262:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8009264:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009266:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8009268:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 800926a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800926c:	2200      	movs	r2, #0
 800926e:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8009270:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009272:	3304      	adds	r3, #4
 8009274:	4618      	mov	r0, r3
 8009276:	f7fe fd7b 	bl	8007d70 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 800927a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800927c:	3318      	adds	r3, #24
 800927e:	4618      	mov	r0, r3
 8009280:	f7fe fd76 	bl	8007d70 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8009284:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009286:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009288:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800928a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800928c:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8009290:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009292:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8009294:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009296:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009298:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 800929a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800929c:	2200      	movs	r2, #0
 800929e:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80092a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80092a4:	2200      	movs	r2, #0
 80092a6:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 80092aa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80092ac:	3354      	adds	r3, #84	@ 0x54
 80092ae:	224c      	movs	r2, #76	@ 0x4c
 80092b0:	2100      	movs	r1, #0
 80092b2:	4618      	mov	r0, r3
 80092b4:	f001 ffc4 	bl	800b240 <memset>
 80092b8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80092ba:	4a0d      	ldr	r2, [pc, #52]	@ (80092f0 <prvInitialiseNewTask+0x144>)
 80092bc:	659a      	str	r2, [r3, #88]	@ 0x58
 80092be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80092c0:	4a0c      	ldr	r2, [pc, #48]	@ (80092f4 <prvInitialiseNewTask+0x148>)
 80092c2:	65da      	str	r2, [r3, #92]	@ 0x5c
 80092c4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80092c6:	4a0c      	ldr	r2, [pc, #48]	@ (80092f8 <prvInitialiseNewTask+0x14c>)
 80092c8:	661a      	str	r2, [r3, #96]	@ 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80092ca:	683a      	ldr	r2, [r7, #0]
 80092cc:	68f9      	ldr	r1, [r7, #12]
 80092ce:	69b8      	ldr	r0, [r7, #24]
 80092d0:	f001 fb44 	bl	800a95c <pxPortInitialiseStack>
 80092d4:	4602      	mov	r2, r0
 80092d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80092d8:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 80092da:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80092dc:	2b00      	cmp	r3, #0
 80092de:	d002      	beq.n	80092e6 <prvInitialiseNewTask+0x13a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 80092e0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80092e2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80092e4:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80092e6:	bf00      	nop
 80092e8:	3720      	adds	r7, #32
 80092ea:	46bd      	mov	sp, r7
 80092ec:	bd80      	pop	{r7, pc}
 80092ee:	bf00      	nop
 80092f0:	20004d04 	.word	0x20004d04
 80092f4:	20004d6c 	.word	0x20004d6c
 80092f8:	20004dd4 	.word	0x20004dd4

080092fc <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 80092fc:	b580      	push	{r7, lr}
 80092fe:	b082      	sub	sp, #8
 8009300:	af00      	add	r7, sp, #0
 8009302:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8009304:	f001 fc58 	bl	800abb8 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8009308:	4b2d      	ldr	r3, [pc, #180]	@ (80093c0 <prvAddNewTaskToReadyList+0xc4>)
 800930a:	681b      	ldr	r3, [r3, #0]
 800930c:	3301      	adds	r3, #1
 800930e:	4a2c      	ldr	r2, [pc, #176]	@ (80093c0 <prvAddNewTaskToReadyList+0xc4>)
 8009310:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8009312:	4b2c      	ldr	r3, [pc, #176]	@ (80093c4 <prvAddNewTaskToReadyList+0xc8>)
 8009314:	681b      	ldr	r3, [r3, #0]
 8009316:	2b00      	cmp	r3, #0
 8009318:	d109      	bne.n	800932e <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 800931a:	4a2a      	ldr	r2, [pc, #168]	@ (80093c4 <prvAddNewTaskToReadyList+0xc8>)
 800931c:	687b      	ldr	r3, [r7, #4]
 800931e:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8009320:	4b27      	ldr	r3, [pc, #156]	@ (80093c0 <prvAddNewTaskToReadyList+0xc4>)
 8009322:	681b      	ldr	r3, [r3, #0]
 8009324:	2b01      	cmp	r3, #1
 8009326:	d110      	bne.n	800934a <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8009328:	f000 fcd0 	bl	8009ccc <prvInitialiseTaskLists>
 800932c:	e00d      	b.n	800934a <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800932e:	4b26      	ldr	r3, [pc, #152]	@ (80093c8 <prvAddNewTaskToReadyList+0xcc>)
 8009330:	681b      	ldr	r3, [r3, #0]
 8009332:	2b00      	cmp	r3, #0
 8009334:	d109      	bne.n	800934a <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8009336:	4b23      	ldr	r3, [pc, #140]	@ (80093c4 <prvAddNewTaskToReadyList+0xc8>)
 8009338:	681b      	ldr	r3, [r3, #0]
 800933a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800933c:	687b      	ldr	r3, [r7, #4]
 800933e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009340:	429a      	cmp	r2, r3
 8009342:	d802      	bhi.n	800934a <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8009344:	4a1f      	ldr	r2, [pc, #124]	@ (80093c4 <prvAddNewTaskToReadyList+0xc8>)
 8009346:	687b      	ldr	r3, [r7, #4]
 8009348:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800934a:	4b20      	ldr	r3, [pc, #128]	@ (80093cc <prvAddNewTaskToReadyList+0xd0>)
 800934c:	681b      	ldr	r3, [r3, #0]
 800934e:	3301      	adds	r3, #1
 8009350:	4a1e      	ldr	r2, [pc, #120]	@ (80093cc <prvAddNewTaskToReadyList+0xd0>)
 8009352:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8009354:	4b1d      	ldr	r3, [pc, #116]	@ (80093cc <prvAddNewTaskToReadyList+0xd0>)
 8009356:	681a      	ldr	r2, [r3, #0]
 8009358:	687b      	ldr	r3, [r7, #4]
 800935a:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 800935c:	687b      	ldr	r3, [r7, #4]
 800935e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009360:	4b1b      	ldr	r3, [pc, #108]	@ (80093d0 <prvAddNewTaskToReadyList+0xd4>)
 8009362:	681b      	ldr	r3, [r3, #0]
 8009364:	429a      	cmp	r2, r3
 8009366:	d903      	bls.n	8009370 <prvAddNewTaskToReadyList+0x74>
 8009368:	687b      	ldr	r3, [r7, #4]
 800936a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800936c:	4a18      	ldr	r2, [pc, #96]	@ (80093d0 <prvAddNewTaskToReadyList+0xd4>)
 800936e:	6013      	str	r3, [r2, #0]
 8009370:	687b      	ldr	r3, [r7, #4]
 8009372:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009374:	4613      	mov	r3, r2
 8009376:	009b      	lsls	r3, r3, #2
 8009378:	4413      	add	r3, r2
 800937a:	009b      	lsls	r3, r3, #2
 800937c:	4a15      	ldr	r2, [pc, #84]	@ (80093d4 <prvAddNewTaskToReadyList+0xd8>)
 800937e:	441a      	add	r2, r3
 8009380:	687b      	ldr	r3, [r7, #4]
 8009382:	3304      	adds	r3, #4
 8009384:	4619      	mov	r1, r3
 8009386:	4610      	mov	r0, r2
 8009388:	f7fe fcff 	bl	8007d8a <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 800938c:	f001 fc46 	bl	800ac1c <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8009390:	4b0d      	ldr	r3, [pc, #52]	@ (80093c8 <prvAddNewTaskToReadyList+0xcc>)
 8009392:	681b      	ldr	r3, [r3, #0]
 8009394:	2b00      	cmp	r3, #0
 8009396:	d00e      	beq.n	80093b6 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8009398:	4b0a      	ldr	r3, [pc, #40]	@ (80093c4 <prvAddNewTaskToReadyList+0xc8>)
 800939a:	681b      	ldr	r3, [r3, #0]
 800939c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800939e:	687b      	ldr	r3, [r7, #4]
 80093a0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80093a2:	429a      	cmp	r2, r3
 80093a4:	d207      	bcs.n	80093b6 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 80093a6:	4b0c      	ldr	r3, [pc, #48]	@ (80093d8 <prvAddNewTaskToReadyList+0xdc>)
 80093a8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80093ac:	601a      	str	r2, [r3, #0]
 80093ae:	f3bf 8f4f 	dsb	sy
 80093b2:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80093b6:	bf00      	nop
 80093b8:	3708      	adds	r7, #8
 80093ba:	46bd      	mov	sp, r7
 80093bc:	bd80      	pop	{r7, pc}
 80093be:	bf00      	nop
 80093c0:	20000f84 	.word	0x20000f84
 80093c4:	20000ab0 	.word	0x20000ab0
 80093c8:	20000f90 	.word	0x20000f90
 80093cc:	20000fa0 	.word	0x20000fa0
 80093d0:	20000f8c 	.word	0x20000f8c
 80093d4:	20000ab4 	.word	0x20000ab4
 80093d8:	e000ed04 	.word	0xe000ed04

080093dc <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 80093dc:	b580      	push	{r7, lr}
 80093de:	b084      	sub	sp, #16
 80093e0:	af00      	add	r7, sp, #0
 80093e2:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 80093e4:	2300      	movs	r3, #0
 80093e6:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 80093e8:	687b      	ldr	r3, [r7, #4]
 80093ea:	2b00      	cmp	r3, #0
 80093ec:	d018      	beq.n	8009420 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 80093ee:	4b14      	ldr	r3, [pc, #80]	@ (8009440 <vTaskDelay+0x64>)
 80093f0:	681b      	ldr	r3, [r3, #0]
 80093f2:	2b00      	cmp	r3, #0
 80093f4:	d00b      	beq.n	800940e <vTaskDelay+0x32>
	__asm volatile
 80093f6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80093fa:	f383 8811 	msr	BASEPRI, r3
 80093fe:	f3bf 8f6f 	isb	sy
 8009402:	f3bf 8f4f 	dsb	sy
 8009406:	60bb      	str	r3, [r7, #8]
}
 8009408:	bf00      	nop
 800940a:	bf00      	nop
 800940c:	e7fd      	b.n	800940a <vTaskDelay+0x2e>
			vTaskSuspendAll();
 800940e:	f000 f88b 	bl	8009528 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8009412:	2100      	movs	r1, #0
 8009414:	6878      	ldr	r0, [r7, #4]
 8009416:	f000 fed3 	bl	800a1c0 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 800941a:	f000 f893 	bl	8009544 <xTaskResumeAll>
 800941e:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8009420:	68fb      	ldr	r3, [r7, #12]
 8009422:	2b00      	cmp	r3, #0
 8009424:	d107      	bne.n	8009436 <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 8009426:	4b07      	ldr	r3, [pc, #28]	@ (8009444 <vTaskDelay+0x68>)
 8009428:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800942c:	601a      	str	r2, [r3, #0]
 800942e:	f3bf 8f4f 	dsb	sy
 8009432:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8009436:	bf00      	nop
 8009438:	3710      	adds	r7, #16
 800943a:	46bd      	mov	sp, r7
 800943c:	bd80      	pop	{r7, pc}
 800943e:	bf00      	nop
 8009440:	20000fac 	.word	0x20000fac
 8009444:	e000ed04 	.word	0xe000ed04

08009448 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8009448:	b580      	push	{r7, lr}
 800944a:	b08a      	sub	sp, #40	@ 0x28
 800944c:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 800944e:	2300      	movs	r3, #0
 8009450:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8009452:	2300      	movs	r3, #0
 8009454:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8009456:	463a      	mov	r2, r7
 8009458:	1d39      	adds	r1, r7, #4
 800945a:	f107 0308 	add.w	r3, r7, #8
 800945e:	4618      	mov	r0, r3
 8009460:	f7fe f9be 	bl	80077e0 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8009464:	6839      	ldr	r1, [r7, #0]
 8009466:	687b      	ldr	r3, [r7, #4]
 8009468:	68ba      	ldr	r2, [r7, #8]
 800946a:	9202      	str	r2, [sp, #8]
 800946c:	9301      	str	r3, [sp, #4]
 800946e:	2300      	movs	r3, #0
 8009470:	9300      	str	r3, [sp, #0]
 8009472:	2300      	movs	r3, #0
 8009474:	460a      	mov	r2, r1
 8009476:	4924      	ldr	r1, [pc, #144]	@ (8009508 <vTaskStartScheduler+0xc0>)
 8009478:	4824      	ldr	r0, [pc, #144]	@ (800950c <vTaskStartScheduler+0xc4>)
 800947a:	f7ff fdf1 	bl	8009060 <xTaskCreateStatic>
 800947e:	4603      	mov	r3, r0
 8009480:	4a23      	ldr	r2, [pc, #140]	@ (8009510 <vTaskStartScheduler+0xc8>)
 8009482:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8009484:	4b22      	ldr	r3, [pc, #136]	@ (8009510 <vTaskStartScheduler+0xc8>)
 8009486:	681b      	ldr	r3, [r3, #0]
 8009488:	2b00      	cmp	r3, #0
 800948a:	d002      	beq.n	8009492 <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 800948c:	2301      	movs	r3, #1
 800948e:	617b      	str	r3, [r7, #20]
 8009490:	e001      	b.n	8009496 <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8009492:	2300      	movs	r3, #0
 8009494:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8009496:	697b      	ldr	r3, [r7, #20]
 8009498:	2b01      	cmp	r3, #1
 800949a:	d102      	bne.n	80094a2 <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 800949c:	f000 fee4 	bl	800a268 <xTimerCreateTimerTask>
 80094a0:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 80094a2:	697b      	ldr	r3, [r7, #20]
 80094a4:	2b01      	cmp	r3, #1
 80094a6:	d11b      	bne.n	80094e0 <vTaskStartScheduler+0x98>
	__asm volatile
 80094a8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80094ac:	f383 8811 	msr	BASEPRI, r3
 80094b0:	f3bf 8f6f 	isb	sy
 80094b4:	f3bf 8f4f 	dsb	sy
 80094b8:	613b      	str	r3, [r7, #16]
}
 80094ba:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 80094bc:	4b15      	ldr	r3, [pc, #84]	@ (8009514 <vTaskStartScheduler+0xcc>)
 80094be:	681b      	ldr	r3, [r3, #0]
 80094c0:	3354      	adds	r3, #84	@ 0x54
 80094c2:	4a15      	ldr	r2, [pc, #84]	@ (8009518 <vTaskStartScheduler+0xd0>)
 80094c4:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 80094c6:	4b15      	ldr	r3, [pc, #84]	@ (800951c <vTaskStartScheduler+0xd4>)
 80094c8:	f04f 32ff 	mov.w	r2, #4294967295
 80094cc:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 80094ce:	4b14      	ldr	r3, [pc, #80]	@ (8009520 <vTaskStartScheduler+0xd8>)
 80094d0:	2201      	movs	r2, #1
 80094d2:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 80094d4:	4b13      	ldr	r3, [pc, #76]	@ (8009524 <vTaskStartScheduler+0xdc>)
 80094d6:	2200      	movs	r2, #0
 80094d8:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 80094da:	f001 fac9 	bl	800aa70 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 80094de:	e00f      	b.n	8009500 <vTaskStartScheduler+0xb8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 80094e0:	697b      	ldr	r3, [r7, #20]
 80094e2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80094e6:	d10b      	bne.n	8009500 <vTaskStartScheduler+0xb8>
	__asm volatile
 80094e8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80094ec:	f383 8811 	msr	BASEPRI, r3
 80094f0:	f3bf 8f6f 	isb	sy
 80094f4:	f3bf 8f4f 	dsb	sy
 80094f8:	60fb      	str	r3, [r7, #12]
}
 80094fa:	bf00      	nop
 80094fc:	bf00      	nop
 80094fe:	e7fd      	b.n	80094fc <vTaskStartScheduler+0xb4>
}
 8009500:	bf00      	nop
 8009502:	3718      	adds	r7, #24
 8009504:	46bd      	mov	sp, r7
 8009506:	bd80      	pop	{r7, pc}
 8009508:	0800bddc 	.word	0x0800bddc
 800950c:	08009c9d 	.word	0x08009c9d
 8009510:	20000fa8 	.word	0x20000fa8
 8009514:	20000ab0 	.word	0x20000ab0
 8009518:	20000020 	.word	0x20000020
 800951c:	20000fa4 	.word	0x20000fa4
 8009520:	20000f90 	.word	0x20000f90
 8009524:	20000f88 	.word	0x20000f88

08009528 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8009528:	b480      	push	{r7}
 800952a:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 800952c:	4b04      	ldr	r3, [pc, #16]	@ (8009540 <vTaskSuspendAll+0x18>)
 800952e:	681b      	ldr	r3, [r3, #0]
 8009530:	3301      	adds	r3, #1
 8009532:	4a03      	ldr	r2, [pc, #12]	@ (8009540 <vTaskSuspendAll+0x18>)
 8009534:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8009536:	bf00      	nop
 8009538:	46bd      	mov	sp, r7
 800953a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800953e:	4770      	bx	lr
 8009540:	20000fac 	.word	0x20000fac

08009544 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8009544:	b580      	push	{r7, lr}
 8009546:	b084      	sub	sp, #16
 8009548:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 800954a:	2300      	movs	r3, #0
 800954c:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 800954e:	2300      	movs	r3, #0
 8009550:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8009552:	4b42      	ldr	r3, [pc, #264]	@ (800965c <xTaskResumeAll+0x118>)
 8009554:	681b      	ldr	r3, [r3, #0]
 8009556:	2b00      	cmp	r3, #0
 8009558:	d10b      	bne.n	8009572 <xTaskResumeAll+0x2e>
	__asm volatile
 800955a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800955e:	f383 8811 	msr	BASEPRI, r3
 8009562:	f3bf 8f6f 	isb	sy
 8009566:	f3bf 8f4f 	dsb	sy
 800956a:	603b      	str	r3, [r7, #0]
}
 800956c:	bf00      	nop
 800956e:	bf00      	nop
 8009570:	e7fd      	b.n	800956e <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 8009572:	f001 fb21 	bl	800abb8 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 8009576:	4b39      	ldr	r3, [pc, #228]	@ (800965c <xTaskResumeAll+0x118>)
 8009578:	681b      	ldr	r3, [r3, #0]
 800957a:	3b01      	subs	r3, #1
 800957c:	4a37      	ldr	r2, [pc, #220]	@ (800965c <xTaskResumeAll+0x118>)
 800957e:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8009580:	4b36      	ldr	r3, [pc, #216]	@ (800965c <xTaskResumeAll+0x118>)
 8009582:	681b      	ldr	r3, [r3, #0]
 8009584:	2b00      	cmp	r3, #0
 8009586:	d162      	bne.n	800964e <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8009588:	4b35      	ldr	r3, [pc, #212]	@ (8009660 <xTaskResumeAll+0x11c>)
 800958a:	681b      	ldr	r3, [r3, #0]
 800958c:	2b00      	cmp	r3, #0
 800958e:	d05e      	beq.n	800964e <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8009590:	e02f      	b.n	80095f2 <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009592:	4b34      	ldr	r3, [pc, #208]	@ (8009664 <xTaskResumeAll+0x120>)
 8009594:	68db      	ldr	r3, [r3, #12]
 8009596:	68db      	ldr	r3, [r3, #12]
 8009598:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800959a:	68fb      	ldr	r3, [r7, #12]
 800959c:	3318      	adds	r3, #24
 800959e:	4618      	mov	r0, r3
 80095a0:	f7fe fc50 	bl	8007e44 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80095a4:	68fb      	ldr	r3, [r7, #12]
 80095a6:	3304      	adds	r3, #4
 80095a8:	4618      	mov	r0, r3
 80095aa:	f7fe fc4b 	bl	8007e44 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 80095ae:	68fb      	ldr	r3, [r7, #12]
 80095b0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80095b2:	4b2d      	ldr	r3, [pc, #180]	@ (8009668 <xTaskResumeAll+0x124>)
 80095b4:	681b      	ldr	r3, [r3, #0]
 80095b6:	429a      	cmp	r2, r3
 80095b8:	d903      	bls.n	80095c2 <xTaskResumeAll+0x7e>
 80095ba:	68fb      	ldr	r3, [r7, #12]
 80095bc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80095be:	4a2a      	ldr	r2, [pc, #168]	@ (8009668 <xTaskResumeAll+0x124>)
 80095c0:	6013      	str	r3, [r2, #0]
 80095c2:	68fb      	ldr	r3, [r7, #12]
 80095c4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80095c6:	4613      	mov	r3, r2
 80095c8:	009b      	lsls	r3, r3, #2
 80095ca:	4413      	add	r3, r2
 80095cc:	009b      	lsls	r3, r3, #2
 80095ce:	4a27      	ldr	r2, [pc, #156]	@ (800966c <xTaskResumeAll+0x128>)
 80095d0:	441a      	add	r2, r3
 80095d2:	68fb      	ldr	r3, [r7, #12]
 80095d4:	3304      	adds	r3, #4
 80095d6:	4619      	mov	r1, r3
 80095d8:	4610      	mov	r0, r2
 80095da:	f7fe fbd6 	bl	8007d8a <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80095de:	68fb      	ldr	r3, [r7, #12]
 80095e0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80095e2:	4b23      	ldr	r3, [pc, #140]	@ (8009670 <xTaskResumeAll+0x12c>)
 80095e4:	681b      	ldr	r3, [r3, #0]
 80095e6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80095e8:	429a      	cmp	r2, r3
 80095ea:	d302      	bcc.n	80095f2 <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 80095ec:	4b21      	ldr	r3, [pc, #132]	@ (8009674 <xTaskResumeAll+0x130>)
 80095ee:	2201      	movs	r2, #1
 80095f0:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80095f2:	4b1c      	ldr	r3, [pc, #112]	@ (8009664 <xTaskResumeAll+0x120>)
 80095f4:	681b      	ldr	r3, [r3, #0]
 80095f6:	2b00      	cmp	r3, #0
 80095f8:	d1cb      	bne.n	8009592 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 80095fa:	68fb      	ldr	r3, [r7, #12]
 80095fc:	2b00      	cmp	r3, #0
 80095fe:	d001      	beq.n	8009604 <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8009600:	f000 fc08 	bl	8009e14 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8009604:	4b1c      	ldr	r3, [pc, #112]	@ (8009678 <xTaskResumeAll+0x134>)
 8009606:	681b      	ldr	r3, [r3, #0]
 8009608:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800960a:	687b      	ldr	r3, [r7, #4]
 800960c:	2b00      	cmp	r3, #0
 800960e:	d010      	beq.n	8009632 <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8009610:	f000 f846 	bl	80096a0 <xTaskIncrementTick>
 8009614:	4603      	mov	r3, r0
 8009616:	2b00      	cmp	r3, #0
 8009618:	d002      	beq.n	8009620 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 800961a:	4b16      	ldr	r3, [pc, #88]	@ (8009674 <xTaskResumeAll+0x130>)
 800961c:	2201      	movs	r2, #1
 800961e:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 8009620:	687b      	ldr	r3, [r7, #4]
 8009622:	3b01      	subs	r3, #1
 8009624:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 8009626:	687b      	ldr	r3, [r7, #4]
 8009628:	2b00      	cmp	r3, #0
 800962a:	d1f1      	bne.n	8009610 <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 800962c:	4b12      	ldr	r3, [pc, #72]	@ (8009678 <xTaskResumeAll+0x134>)
 800962e:	2200      	movs	r2, #0
 8009630:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 8009632:	4b10      	ldr	r3, [pc, #64]	@ (8009674 <xTaskResumeAll+0x130>)
 8009634:	681b      	ldr	r3, [r3, #0]
 8009636:	2b00      	cmp	r3, #0
 8009638:	d009      	beq.n	800964e <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 800963a:	2301      	movs	r3, #1
 800963c:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 800963e:	4b0f      	ldr	r3, [pc, #60]	@ (800967c <xTaskResumeAll+0x138>)
 8009640:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009644:	601a      	str	r2, [r3, #0]
 8009646:	f3bf 8f4f 	dsb	sy
 800964a:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800964e:	f001 fae5 	bl	800ac1c <vPortExitCritical>

	return xAlreadyYielded;
 8009652:	68bb      	ldr	r3, [r7, #8]
}
 8009654:	4618      	mov	r0, r3
 8009656:	3710      	adds	r7, #16
 8009658:	46bd      	mov	sp, r7
 800965a:	bd80      	pop	{r7, pc}
 800965c:	20000fac 	.word	0x20000fac
 8009660:	20000f84 	.word	0x20000f84
 8009664:	20000f44 	.word	0x20000f44
 8009668:	20000f8c 	.word	0x20000f8c
 800966c:	20000ab4 	.word	0x20000ab4
 8009670:	20000ab0 	.word	0x20000ab0
 8009674:	20000f98 	.word	0x20000f98
 8009678:	20000f94 	.word	0x20000f94
 800967c:	e000ed04 	.word	0xe000ed04

08009680 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8009680:	b480      	push	{r7}
 8009682:	b083      	sub	sp, #12
 8009684:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 8009686:	4b05      	ldr	r3, [pc, #20]	@ (800969c <xTaskGetTickCount+0x1c>)
 8009688:	681b      	ldr	r3, [r3, #0]
 800968a:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 800968c:	687b      	ldr	r3, [r7, #4]
}
 800968e:	4618      	mov	r0, r3
 8009690:	370c      	adds	r7, #12
 8009692:	46bd      	mov	sp, r7
 8009694:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009698:	4770      	bx	lr
 800969a:	bf00      	nop
 800969c:	20000f88 	.word	0x20000f88

080096a0 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 80096a0:	b580      	push	{r7, lr}
 80096a2:	b086      	sub	sp, #24
 80096a4:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 80096a6:	2300      	movs	r3, #0
 80096a8:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80096aa:	4b4f      	ldr	r3, [pc, #316]	@ (80097e8 <xTaskIncrementTick+0x148>)
 80096ac:	681b      	ldr	r3, [r3, #0]
 80096ae:	2b00      	cmp	r3, #0
 80096b0:	f040 8090 	bne.w	80097d4 <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 80096b4:	4b4d      	ldr	r3, [pc, #308]	@ (80097ec <xTaskIncrementTick+0x14c>)
 80096b6:	681b      	ldr	r3, [r3, #0]
 80096b8:	3301      	adds	r3, #1
 80096ba:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 80096bc:	4a4b      	ldr	r2, [pc, #300]	@ (80097ec <xTaskIncrementTick+0x14c>)
 80096be:	693b      	ldr	r3, [r7, #16]
 80096c0:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 80096c2:	693b      	ldr	r3, [r7, #16]
 80096c4:	2b00      	cmp	r3, #0
 80096c6:	d121      	bne.n	800970c <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 80096c8:	4b49      	ldr	r3, [pc, #292]	@ (80097f0 <xTaskIncrementTick+0x150>)
 80096ca:	681b      	ldr	r3, [r3, #0]
 80096cc:	681b      	ldr	r3, [r3, #0]
 80096ce:	2b00      	cmp	r3, #0
 80096d0:	d00b      	beq.n	80096ea <xTaskIncrementTick+0x4a>
	__asm volatile
 80096d2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80096d6:	f383 8811 	msr	BASEPRI, r3
 80096da:	f3bf 8f6f 	isb	sy
 80096de:	f3bf 8f4f 	dsb	sy
 80096e2:	603b      	str	r3, [r7, #0]
}
 80096e4:	bf00      	nop
 80096e6:	bf00      	nop
 80096e8:	e7fd      	b.n	80096e6 <xTaskIncrementTick+0x46>
 80096ea:	4b41      	ldr	r3, [pc, #260]	@ (80097f0 <xTaskIncrementTick+0x150>)
 80096ec:	681b      	ldr	r3, [r3, #0]
 80096ee:	60fb      	str	r3, [r7, #12]
 80096f0:	4b40      	ldr	r3, [pc, #256]	@ (80097f4 <xTaskIncrementTick+0x154>)
 80096f2:	681b      	ldr	r3, [r3, #0]
 80096f4:	4a3e      	ldr	r2, [pc, #248]	@ (80097f0 <xTaskIncrementTick+0x150>)
 80096f6:	6013      	str	r3, [r2, #0]
 80096f8:	4a3e      	ldr	r2, [pc, #248]	@ (80097f4 <xTaskIncrementTick+0x154>)
 80096fa:	68fb      	ldr	r3, [r7, #12]
 80096fc:	6013      	str	r3, [r2, #0]
 80096fe:	4b3e      	ldr	r3, [pc, #248]	@ (80097f8 <xTaskIncrementTick+0x158>)
 8009700:	681b      	ldr	r3, [r3, #0]
 8009702:	3301      	adds	r3, #1
 8009704:	4a3c      	ldr	r2, [pc, #240]	@ (80097f8 <xTaskIncrementTick+0x158>)
 8009706:	6013      	str	r3, [r2, #0]
 8009708:	f000 fb84 	bl	8009e14 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 800970c:	4b3b      	ldr	r3, [pc, #236]	@ (80097fc <xTaskIncrementTick+0x15c>)
 800970e:	681b      	ldr	r3, [r3, #0]
 8009710:	693a      	ldr	r2, [r7, #16]
 8009712:	429a      	cmp	r2, r3
 8009714:	d349      	bcc.n	80097aa <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8009716:	4b36      	ldr	r3, [pc, #216]	@ (80097f0 <xTaskIncrementTick+0x150>)
 8009718:	681b      	ldr	r3, [r3, #0]
 800971a:	681b      	ldr	r3, [r3, #0]
 800971c:	2b00      	cmp	r3, #0
 800971e:	d104      	bne.n	800972a <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009720:	4b36      	ldr	r3, [pc, #216]	@ (80097fc <xTaskIncrementTick+0x15c>)
 8009722:	f04f 32ff 	mov.w	r2, #4294967295
 8009726:	601a      	str	r2, [r3, #0]
					break;
 8009728:	e03f      	b.n	80097aa <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800972a:	4b31      	ldr	r3, [pc, #196]	@ (80097f0 <xTaskIncrementTick+0x150>)
 800972c:	681b      	ldr	r3, [r3, #0]
 800972e:	68db      	ldr	r3, [r3, #12]
 8009730:	68db      	ldr	r3, [r3, #12]
 8009732:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8009734:	68bb      	ldr	r3, [r7, #8]
 8009736:	685b      	ldr	r3, [r3, #4]
 8009738:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 800973a:	693a      	ldr	r2, [r7, #16]
 800973c:	687b      	ldr	r3, [r7, #4]
 800973e:	429a      	cmp	r2, r3
 8009740:	d203      	bcs.n	800974a <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8009742:	4a2e      	ldr	r2, [pc, #184]	@ (80097fc <xTaskIncrementTick+0x15c>)
 8009744:	687b      	ldr	r3, [r7, #4]
 8009746:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8009748:	e02f      	b.n	80097aa <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800974a:	68bb      	ldr	r3, [r7, #8]
 800974c:	3304      	adds	r3, #4
 800974e:	4618      	mov	r0, r3
 8009750:	f7fe fb78 	bl	8007e44 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8009754:	68bb      	ldr	r3, [r7, #8]
 8009756:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009758:	2b00      	cmp	r3, #0
 800975a:	d004      	beq.n	8009766 <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800975c:	68bb      	ldr	r3, [r7, #8]
 800975e:	3318      	adds	r3, #24
 8009760:	4618      	mov	r0, r3
 8009762:	f7fe fb6f 	bl	8007e44 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8009766:	68bb      	ldr	r3, [r7, #8]
 8009768:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800976a:	4b25      	ldr	r3, [pc, #148]	@ (8009800 <xTaskIncrementTick+0x160>)
 800976c:	681b      	ldr	r3, [r3, #0]
 800976e:	429a      	cmp	r2, r3
 8009770:	d903      	bls.n	800977a <xTaskIncrementTick+0xda>
 8009772:	68bb      	ldr	r3, [r7, #8]
 8009774:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009776:	4a22      	ldr	r2, [pc, #136]	@ (8009800 <xTaskIncrementTick+0x160>)
 8009778:	6013      	str	r3, [r2, #0]
 800977a:	68bb      	ldr	r3, [r7, #8]
 800977c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800977e:	4613      	mov	r3, r2
 8009780:	009b      	lsls	r3, r3, #2
 8009782:	4413      	add	r3, r2
 8009784:	009b      	lsls	r3, r3, #2
 8009786:	4a1f      	ldr	r2, [pc, #124]	@ (8009804 <xTaskIncrementTick+0x164>)
 8009788:	441a      	add	r2, r3
 800978a:	68bb      	ldr	r3, [r7, #8]
 800978c:	3304      	adds	r3, #4
 800978e:	4619      	mov	r1, r3
 8009790:	4610      	mov	r0, r2
 8009792:	f7fe fafa 	bl	8007d8a <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8009796:	68bb      	ldr	r3, [r7, #8]
 8009798:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800979a:	4b1b      	ldr	r3, [pc, #108]	@ (8009808 <xTaskIncrementTick+0x168>)
 800979c:	681b      	ldr	r3, [r3, #0]
 800979e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80097a0:	429a      	cmp	r2, r3
 80097a2:	d3b8      	bcc.n	8009716 <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 80097a4:	2301      	movs	r3, #1
 80097a6:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80097a8:	e7b5      	b.n	8009716 <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 80097aa:	4b17      	ldr	r3, [pc, #92]	@ (8009808 <xTaskIncrementTick+0x168>)
 80097ac:	681b      	ldr	r3, [r3, #0]
 80097ae:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80097b0:	4914      	ldr	r1, [pc, #80]	@ (8009804 <xTaskIncrementTick+0x164>)
 80097b2:	4613      	mov	r3, r2
 80097b4:	009b      	lsls	r3, r3, #2
 80097b6:	4413      	add	r3, r2
 80097b8:	009b      	lsls	r3, r3, #2
 80097ba:	440b      	add	r3, r1
 80097bc:	681b      	ldr	r3, [r3, #0]
 80097be:	2b01      	cmp	r3, #1
 80097c0:	d901      	bls.n	80097c6 <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 80097c2:	2301      	movs	r3, #1
 80097c4:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 80097c6:	4b11      	ldr	r3, [pc, #68]	@ (800980c <xTaskIncrementTick+0x16c>)
 80097c8:	681b      	ldr	r3, [r3, #0]
 80097ca:	2b00      	cmp	r3, #0
 80097cc:	d007      	beq.n	80097de <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 80097ce:	2301      	movs	r3, #1
 80097d0:	617b      	str	r3, [r7, #20]
 80097d2:	e004      	b.n	80097de <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 80097d4:	4b0e      	ldr	r3, [pc, #56]	@ (8009810 <xTaskIncrementTick+0x170>)
 80097d6:	681b      	ldr	r3, [r3, #0]
 80097d8:	3301      	adds	r3, #1
 80097da:	4a0d      	ldr	r2, [pc, #52]	@ (8009810 <xTaskIncrementTick+0x170>)
 80097dc:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 80097de:	697b      	ldr	r3, [r7, #20]
}
 80097e0:	4618      	mov	r0, r3
 80097e2:	3718      	adds	r7, #24
 80097e4:	46bd      	mov	sp, r7
 80097e6:	bd80      	pop	{r7, pc}
 80097e8:	20000fac 	.word	0x20000fac
 80097ec:	20000f88 	.word	0x20000f88
 80097f0:	20000f3c 	.word	0x20000f3c
 80097f4:	20000f40 	.word	0x20000f40
 80097f8:	20000f9c 	.word	0x20000f9c
 80097fc:	20000fa4 	.word	0x20000fa4
 8009800:	20000f8c 	.word	0x20000f8c
 8009804:	20000ab4 	.word	0x20000ab4
 8009808:	20000ab0 	.word	0x20000ab0
 800980c:	20000f98 	.word	0x20000f98
 8009810:	20000f94 	.word	0x20000f94

08009814 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8009814:	b480      	push	{r7}
 8009816:	b085      	sub	sp, #20
 8009818:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 800981a:	4b2b      	ldr	r3, [pc, #172]	@ (80098c8 <vTaskSwitchContext+0xb4>)
 800981c:	681b      	ldr	r3, [r3, #0]
 800981e:	2b00      	cmp	r3, #0
 8009820:	d003      	beq.n	800982a <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8009822:	4b2a      	ldr	r3, [pc, #168]	@ (80098cc <vTaskSwitchContext+0xb8>)
 8009824:	2201      	movs	r2, #1
 8009826:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8009828:	e047      	b.n	80098ba <vTaskSwitchContext+0xa6>
		xYieldPending = pdFALSE;
 800982a:	4b28      	ldr	r3, [pc, #160]	@ (80098cc <vTaskSwitchContext+0xb8>)
 800982c:	2200      	movs	r2, #0
 800982e:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009830:	4b27      	ldr	r3, [pc, #156]	@ (80098d0 <vTaskSwitchContext+0xbc>)
 8009832:	681b      	ldr	r3, [r3, #0]
 8009834:	60fb      	str	r3, [r7, #12]
 8009836:	e011      	b.n	800985c <vTaskSwitchContext+0x48>
 8009838:	68fb      	ldr	r3, [r7, #12]
 800983a:	2b00      	cmp	r3, #0
 800983c:	d10b      	bne.n	8009856 <vTaskSwitchContext+0x42>
	__asm volatile
 800983e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009842:	f383 8811 	msr	BASEPRI, r3
 8009846:	f3bf 8f6f 	isb	sy
 800984a:	f3bf 8f4f 	dsb	sy
 800984e:	607b      	str	r3, [r7, #4]
}
 8009850:	bf00      	nop
 8009852:	bf00      	nop
 8009854:	e7fd      	b.n	8009852 <vTaskSwitchContext+0x3e>
 8009856:	68fb      	ldr	r3, [r7, #12]
 8009858:	3b01      	subs	r3, #1
 800985a:	60fb      	str	r3, [r7, #12]
 800985c:	491d      	ldr	r1, [pc, #116]	@ (80098d4 <vTaskSwitchContext+0xc0>)
 800985e:	68fa      	ldr	r2, [r7, #12]
 8009860:	4613      	mov	r3, r2
 8009862:	009b      	lsls	r3, r3, #2
 8009864:	4413      	add	r3, r2
 8009866:	009b      	lsls	r3, r3, #2
 8009868:	440b      	add	r3, r1
 800986a:	681b      	ldr	r3, [r3, #0]
 800986c:	2b00      	cmp	r3, #0
 800986e:	d0e3      	beq.n	8009838 <vTaskSwitchContext+0x24>
 8009870:	68fa      	ldr	r2, [r7, #12]
 8009872:	4613      	mov	r3, r2
 8009874:	009b      	lsls	r3, r3, #2
 8009876:	4413      	add	r3, r2
 8009878:	009b      	lsls	r3, r3, #2
 800987a:	4a16      	ldr	r2, [pc, #88]	@ (80098d4 <vTaskSwitchContext+0xc0>)
 800987c:	4413      	add	r3, r2
 800987e:	60bb      	str	r3, [r7, #8]
 8009880:	68bb      	ldr	r3, [r7, #8]
 8009882:	685b      	ldr	r3, [r3, #4]
 8009884:	685a      	ldr	r2, [r3, #4]
 8009886:	68bb      	ldr	r3, [r7, #8]
 8009888:	605a      	str	r2, [r3, #4]
 800988a:	68bb      	ldr	r3, [r7, #8]
 800988c:	685a      	ldr	r2, [r3, #4]
 800988e:	68bb      	ldr	r3, [r7, #8]
 8009890:	3308      	adds	r3, #8
 8009892:	429a      	cmp	r2, r3
 8009894:	d104      	bne.n	80098a0 <vTaskSwitchContext+0x8c>
 8009896:	68bb      	ldr	r3, [r7, #8]
 8009898:	685b      	ldr	r3, [r3, #4]
 800989a:	685a      	ldr	r2, [r3, #4]
 800989c:	68bb      	ldr	r3, [r7, #8]
 800989e:	605a      	str	r2, [r3, #4]
 80098a0:	68bb      	ldr	r3, [r7, #8]
 80098a2:	685b      	ldr	r3, [r3, #4]
 80098a4:	68db      	ldr	r3, [r3, #12]
 80098a6:	4a0c      	ldr	r2, [pc, #48]	@ (80098d8 <vTaskSwitchContext+0xc4>)
 80098a8:	6013      	str	r3, [r2, #0]
 80098aa:	4a09      	ldr	r2, [pc, #36]	@ (80098d0 <vTaskSwitchContext+0xbc>)
 80098ac:	68fb      	ldr	r3, [r7, #12]
 80098ae:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 80098b0:	4b09      	ldr	r3, [pc, #36]	@ (80098d8 <vTaskSwitchContext+0xc4>)
 80098b2:	681b      	ldr	r3, [r3, #0]
 80098b4:	3354      	adds	r3, #84	@ 0x54
 80098b6:	4a09      	ldr	r2, [pc, #36]	@ (80098dc <vTaskSwitchContext+0xc8>)
 80098b8:	6013      	str	r3, [r2, #0]
}
 80098ba:	bf00      	nop
 80098bc:	3714      	adds	r7, #20
 80098be:	46bd      	mov	sp, r7
 80098c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098c4:	4770      	bx	lr
 80098c6:	bf00      	nop
 80098c8:	20000fac 	.word	0x20000fac
 80098cc:	20000f98 	.word	0x20000f98
 80098d0:	20000f8c 	.word	0x20000f8c
 80098d4:	20000ab4 	.word	0x20000ab4
 80098d8:	20000ab0 	.word	0x20000ab0
 80098dc:	20000020 	.word	0x20000020

080098e0 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 80098e0:	b580      	push	{r7, lr}
 80098e2:	b084      	sub	sp, #16
 80098e4:	af00      	add	r7, sp, #0
 80098e6:	6078      	str	r0, [r7, #4]
 80098e8:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 80098ea:	687b      	ldr	r3, [r7, #4]
 80098ec:	2b00      	cmp	r3, #0
 80098ee:	d10b      	bne.n	8009908 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 80098f0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80098f4:	f383 8811 	msr	BASEPRI, r3
 80098f8:	f3bf 8f6f 	isb	sy
 80098fc:	f3bf 8f4f 	dsb	sy
 8009900:	60fb      	str	r3, [r7, #12]
}
 8009902:	bf00      	nop
 8009904:	bf00      	nop
 8009906:	e7fd      	b.n	8009904 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8009908:	4b07      	ldr	r3, [pc, #28]	@ (8009928 <vTaskPlaceOnEventList+0x48>)
 800990a:	681b      	ldr	r3, [r3, #0]
 800990c:	3318      	adds	r3, #24
 800990e:	4619      	mov	r1, r3
 8009910:	6878      	ldr	r0, [r7, #4]
 8009912:	f7fe fa5e 	bl	8007dd2 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8009916:	2101      	movs	r1, #1
 8009918:	6838      	ldr	r0, [r7, #0]
 800991a:	f000 fc51 	bl	800a1c0 <prvAddCurrentTaskToDelayedList>
}
 800991e:	bf00      	nop
 8009920:	3710      	adds	r7, #16
 8009922:	46bd      	mov	sp, r7
 8009924:	bd80      	pop	{r7, pc}
 8009926:	bf00      	nop
 8009928:	20000ab0 	.word	0x20000ab0

0800992c <vTaskPlaceOnUnorderedEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnUnorderedEventList( List_t * pxEventList, const TickType_t xItemValue, const TickType_t xTicksToWait )
{
 800992c:	b580      	push	{r7, lr}
 800992e:	b086      	sub	sp, #24
 8009930:	af00      	add	r7, sp, #0
 8009932:	60f8      	str	r0, [r7, #12]
 8009934:	60b9      	str	r1, [r7, #8]
 8009936:	607a      	str	r2, [r7, #4]
	configASSERT( pxEventList );
 8009938:	68fb      	ldr	r3, [r7, #12]
 800993a:	2b00      	cmp	r3, #0
 800993c:	d10b      	bne.n	8009956 <vTaskPlaceOnUnorderedEventList+0x2a>
	__asm volatile
 800993e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009942:	f383 8811 	msr	BASEPRI, r3
 8009946:	f3bf 8f6f 	isb	sy
 800994a:	f3bf 8f4f 	dsb	sy
 800994e:	617b      	str	r3, [r7, #20]
}
 8009950:	bf00      	nop
 8009952:	bf00      	nop
 8009954:	e7fd      	b.n	8009952 <vTaskPlaceOnUnorderedEventList+0x26>

	/* THIS FUNCTION MUST BE CALLED WITH THE SCHEDULER SUSPENDED.  It is used by
	the event groups implementation. */
	configASSERT( uxSchedulerSuspended != 0 );
 8009956:	4b12      	ldr	r3, [pc, #72]	@ (80099a0 <vTaskPlaceOnUnorderedEventList+0x74>)
 8009958:	681b      	ldr	r3, [r3, #0]
 800995a:	2b00      	cmp	r3, #0
 800995c:	d10b      	bne.n	8009976 <vTaskPlaceOnUnorderedEventList+0x4a>
	__asm volatile
 800995e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009962:	f383 8811 	msr	BASEPRI, r3
 8009966:	f3bf 8f6f 	isb	sy
 800996a:	f3bf 8f4f 	dsb	sy
 800996e:	613b      	str	r3, [r7, #16]
}
 8009970:	bf00      	nop
 8009972:	bf00      	nop
 8009974:	e7fd      	b.n	8009972 <vTaskPlaceOnUnorderedEventList+0x46>

	/* Store the item value in the event list item.  It is safe to access the
	event list item here as interrupts won't access the event list item of a
	task that is not in the Blocked state. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ), xItemValue | taskEVENT_LIST_ITEM_VALUE_IN_USE );
 8009976:	4b0b      	ldr	r3, [pc, #44]	@ (80099a4 <vTaskPlaceOnUnorderedEventList+0x78>)
 8009978:	681b      	ldr	r3, [r3, #0]
 800997a:	68ba      	ldr	r2, [r7, #8]
 800997c:	f042 4200 	orr.w	r2, r2, #2147483648	@ 0x80000000
 8009980:	619a      	str	r2, [r3, #24]
	/* Place the event list item of the TCB at the end of the appropriate event
	list.  It is safe to access the event list here because it is part of an
	event group implementation - and interrupts don't access event groups
	directly (instead they access them indirectly by pending function calls to
	the task level). */
	vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8009982:	4b08      	ldr	r3, [pc, #32]	@ (80099a4 <vTaskPlaceOnUnorderedEventList+0x78>)
 8009984:	681b      	ldr	r3, [r3, #0]
 8009986:	3318      	adds	r3, #24
 8009988:	4619      	mov	r1, r3
 800998a:	68f8      	ldr	r0, [r7, #12]
 800998c:	f7fe f9fd 	bl	8007d8a <vListInsertEnd>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8009990:	2101      	movs	r1, #1
 8009992:	6878      	ldr	r0, [r7, #4]
 8009994:	f000 fc14 	bl	800a1c0 <prvAddCurrentTaskToDelayedList>
}
 8009998:	bf00      	nop
 800999a:	3718      	adds	r7, #24
 800999c:	46bd      	mov	sp, r7
 800999e:	bd80      	pop	{r7, pc}
 80099a0:	20000fac 	.word	0x20000fac
 80099a4:	20000ab0 	.word	0x20000ab0

080099a8 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80099a8:	b580      	push	{r7, lr}
 80099aa:	b086      	sub	sp, #24
 80099ac:	af00      	add	r7, sp, #0
 80099ae:	60f8      	str	r0, [r7, #12]
 80099b0:	60b9      	str	r1, [r7, #8]
 80099b2:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 80099b4:	68fb      	ldr	r3, [r7, #12]
 80099b6:	2b00      	cmp	r3, #0
 80099b8:	d10b      	bne.n	80099d2 <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 80099ba:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80099be:	f383 8811 	msr	BASEPRI, r3
 80099c2:	f3bf 8f6f 	isb	sy
 80099c6:	f3bf 8f4f 	dsb	sy
 80099ca:	617b      	str	r3, [r7, #20]
}
 80099cc:	bf00      	nop
 80099ce:	bf00      	nop
 80099d0:	e7fd      	b.n	80099ce <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80099d2:	4b0a      	ldr	r3, [pc, #40]	@ (80099fc <vTaskPlaceOnEventListRestricted+0x54>)
 80099d4:	681b      	ldr	r3, [r3, #0]
 80099d6:	3318      	adds	r3, #24
 80099d8:	4619      	mov	r1, r3
 80099da:	68f8      	ldr	r0, [r7, #12]
 80099dc:	f7fe f9d5 	bl	8007d8a <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 80099e0:	687b      	ldr	r3, [r7, #4]
 80099e2:	2b00      	cmp	r3, #0
 80099e4:	d002      	beq.n	80099ec <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 80099e6:	f04f 33ff 	mov.w	r3, #4294967295
 80099ea:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 80099ec:	6879      	ldr	r1, [r7, #4]
 80099ee:	68b8      	ldr	r0, [r7, #8]
 80099f0:	f000 fbe6 	bl	800a1c0 <prvAddCurrentTaskToDelayedList>
	}
 80099f4:	bf00      	nop
 80099f6:	3718      	adds	r7, #24
 80099f8:	46bd      	mov	sp, r7
 80099fa:	bd80      	pop	{r7, pc}
 80099fc:	20000ab0 	.word	0x20000ab0

08009a00 <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8009a00:	b580      	push	{r7, lr}
 8009a02:	b086      	sub	sp, #24
 8009a04:	af00      	add	r7, sp, #0
 8009a06:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009a08:	687b      	ldr	r3, [r7, #4]
 8009a0a:	68db      	ldr	r3, [r3, #12]
 8009a0c:	68db      	ldr	r3, [r3, #12]
 8009a0e:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8009a10:	693b      	ldr	r3, [r7, #16]
 8009a12:	2b00      	cmp	r3, #0
 8009a14:	d10b      	bne.n	8009a2e <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 8009a16:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009a1a:	f383 8811 	msr	BASEPRI, r3
 8009a1e:	f3bf 8f6f 	isb	sy
 8009a22:	f3bf 8f4f 	dsb	sy
 8009a26:	60fb      	str	r3, [r7, #12]
}
 8009a28:	bf00      	nop
 8009a2a:	bf00      	nop
 8009a2c:	e7fd      	b.n	8009a2a <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8009a2e:	693b      	ldr	r3, [r7, #16]
 8009a30:	3318      	adds	r3, #24
 8009a32:	4618      	mov	r0, r3
 8009a34:	f7fe fa06 	bl	8007e44 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8009a38:	4b1d      	ldr	r3, [pc, #116]	@ (8009ab0 <xTaskRemoveFromEventList+0xb0>)
 8009a3a:	681b      	ldr	r3, [r3, #0]
 8009a3c:	2b00      	cmp	r3, #0
 8009a3e:	d11d      	bne.n	8009a7c <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8009a40:	693b      	ldr	r3, [r7, #16]
 8009a42:	3304      	adds	r3, #4
 8009a44:	4618      	mov	r0, r3
 8009a46:	f7fe f9fd 	bl	8007e44 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8009a4a:	693b      	ldr	r3, [r7, #16]
 8009a4c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009a4e:	4b19      	ldr	r3, [pc, #100]	@ (8009ab4 <xTaskRemoveFromEventList+0xb4>)
 8009a50:	681b      	ldr	r3, [r3, #0]
 8009a52:	429a      	cmp	r2, r3
 8009a54:	d903      	bls.n	8009a5e <xTaskRemoveFromEventList+0x5e>
 8009a56:	693b      	ldr	r3, [r7, #16]
 8009a58:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009a5a:	4a16      	ldr	r2, [pc, #88]	@ (8009ab4 <xTaskRemoveFromEventList+0xb4>)
 8009a5c:	6013      	str	r3, [r2, #0]
 8009a5e:	693b      	ldr	r3, [r7, #16]
 8009a60:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009a62:	4613      	mov	r3, r2
 8009a64:	009b      	lsls	r3, r3, #2
 8009a66:	4413      	add	r3, r2
 8009a68:	009b      	lsls	r3, r3, #2
 8009a6a:	4a13      	ldr	r2, [pc, #76]	@ (8009ab8 <xTaskRemoveFromEventList+0xb8>)
 8009a6c:	441a      	add	r2, r3
 8009a6e:	693b      	ldr	r3, [r7, #16]
 8009a70:	3304      	adds	r3, #4
 8009a72:	4619      	mov	r1, r3
 8009a74:	4610      	mov	r0, r2
 8009a76:	f7fe f988 	bl	8007d8a <vListInsertEnd>
 8009a7a:	e005      	b.n	8009a88 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8009a7c:	693b      	ldr	r3, [r7, #16]
 8009a7e:	3318      	adds	r3, #24
 8009a80:	4619      	mov	r1, r3
 8009a82:	480e      	ldr	r0, [pc, #56]	@ (8009abc <xTaskRemoveFromEventList+0xbc>)
 8009a84:	f7fe f981 	bl	8007d8a <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8009a88:	693b      	ldr	r3, [r7, #16]
 8009a8a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009a8c:	4b0c      	ldr	r3, [pc, #48]	@ (8009ac0 <xTaskRemoveFromEventList+0xc0>)
 8009a8e:	681b      	ldr	r3, [r3, #0]
 8009a90:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009a92:	429a      	cmp	r2, r3
 8009a94:	d905      	bls.n	8009aa2 <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8009a96:	2301      	movs	r3, #1
 8009a98:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8009a9a:	4b0a      	ldr	r3, [pc, #40]	@ (8009ac4 <xTaskRemoveFromEventList+0xc4>)
 8009a9c:	2201      	movs	r2, #1
 8009a9e:	601a      	str	r2, [r3, #0]
 8009aa0:	e001      	b.n	8009aa6 <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 8009aa2:	2300      	movs	r3, #0
 8009aa4:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8009aa6:	697b      	ldr	r3, [r7, #20]
}
 8009aa8:	4618      	mov	r0, r3
 8009aaa:	3718      	adds	r7, #24
 8009aac:	46bd      	mov	sp, r7
 8009aae:	bd80      	pop	{r7, pc}
 8009ab0:	20000fac 	.word	0x20000fac
 8009ab4:	20000f8c 	.word	0x20000f8c
 8009ab8:	20000ab4 	.word	0x20000ab4
 8009abc:	20000f44 	.word	0x20000f44
 8009ac0:	20000ab0 	.word	0x20000ab0
 8009ac4:	20000f98 	.word	0x20000f98

08009ac8 <vTaskRemoveFromUnorderedEventList>:
/*-----------------------------------------------------------*/

void vTaskRemoveFromUnorderedEventList( ListItem_t * pxEventListItem, const TickType_t xItemValue )
{
 8009ac8:	b580      	push	{r7, lr}
 8009aca:	b086      	sub	sp, #24
 8009acc:	af00      	add	r7, sp, #0
 8009ace:	6078      	str	r0, [r7, #4]
 8009ad0:	6039      	str	r1, [r7, #0]
TCB_t *pxUnblockedTCB;

	/* THIS FUNCTION MUST BE CALLED WITH THE SCHEDULER SUSPENDED.  It is used by
	the event flags implementation. */
	configASSERT( uxSchedulerSuspended != pdFALSE );
 8009ad2:	4b2a      	ldr	r3, [pc, #168]	@ (8009b7c <vTaskRemoveFromUnorderedEventList+0xb4>)
 8009ad4:	681b      	ldr	r3, [r3, #0]
 8009ad6:	2b00      	cmp	r3, #0
 8009ad8:	d10b      	bne.n	8009af2 <vTaskRemoveFromUnorderedEventList+0x2a>
	__asm volatile
 8009ada:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009ade:	f383 8811 	msr	BASEPRI, r3
 8009ae2:	f3bf 8f6f 	isb	sy
 8009ae6:	f3bf 8f4f 	dsb	sy
 8009aea:	613b      	str	r3, [r7, #16]
}
 8009aec:	bf00      	nop
 8009aee:	bf00      	nop
 8009af0:	e7fd      	b.n	8009aee <vTaskRemoveFromUnorderedEventList+0x26>

	/* Store the new item value in the event list. */
	listSET_LIST_ITEM_VALUE( pxEventListItem, xItemValue | taskEVENT_LIST_ITEM_VALUE_IN_USE );
 8009af2:	683b      	ldr	r3, [r7, #0]
 8009af4:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8009af8:	687b      	ldr	r3, [r7, #4]
 8009afa:	601a      	str	r2, [r3, #0]

	/* Remove the event list form the event flag.  Interrupts do not access
	event flags. */
	pxUnblockedTCB = listGET_LIST_ITEM_OWNER( pxEventListItem ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009afc:	687b      	ldr	r3, [r7, #4]
 8009afe:	68db      	ldr	r3, [r3, #12]
 8009b00:	617b      	str	r3, [r7, #20]
	configASSERT( pxUnblockedTCB );
 8009b02:	697b      	ldr	r3, [r7, #20]
 8009b04:	2b00      	cmp	r3, #0
 8009b06:	d10b      	bne.n	8009b20 <vTaskRemoveFromUnorderedEventList+0x58>
	__asm volatile
 8009b08:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009b0c:	f383 8811 	msr	BASEPRI, r3
 8009b10:	f3bf 8f6f 	isb	sy
 8009b14:	f3bf 8f4f 	dsb	sy
 8009b18:	60fb      	str	r3, [r7, #12]
}
 8009b1a:	bf00      	nop
 8009b1c:	bf00      	nop
 8009b1e:	e7fd      	b.n	8009b1c <vTaskRemoveFromUnorderedEventList+0x54>
	( void ) uxListRemove( pxEventListItem );
 8009b20:	6878      	ldr	r0, [r7, #4]
 8009b22:	f7fe f98f 	bl	8007e44 <uxListRemove>
	#endif

	/* Remove the task from the delayed list and add it to the ready list.  The
	scheduler is suspended so interrupts will not be accessing the ready
	lists. */
	( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8009b26:	697b      	ldr	r3, [r7, #20]
 8009b28:	3304      	adds	r3, #4
 8009b2a:	4618      	mov	r0, r3
 8009b2c:	f7fe f98a 	bl	8007e44 <uxListRemove>
	prvAddTaskToReadyList( pxUnblockedTCB );
 8009b30:	697b      	ldr	r3, [r7, #20]
 8009b32:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009b34:	4b12      	ldr	r3, [pc, #72]	@ (8009b80 <vTaskRemoveFromUnorderedEventList+0xb8>)
 8009b36:	681b      	ldr	r3, [r3, #0]
 8009b38:	429a      	cmp	r2, r3
 8009b3a:	d903      	bls.n	8009b44 <vTaskRemoveFromUnorderedEventList+0x7c>
 8009b3c:	697b      	ldr	r3, [r7, #20]
 8009b3e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009b40:	4a0f      	ldr	r2, [pc, #60]	@ (8009b80 <vTaskRemoveFromUnorderedEventList+0xb8>)
 8009b42:	6013      	str	r3, [r2, #0]
 8009b44:	697b      	ldr	r3, [r7, #20]
 8009b46:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009b48:	4613      	mov	r3, r2
 8009b4a:	009b      	lsls	r3, r3, #2
 8009b4c:	4413      	add	r3, r2
 8009b4e:	009b      	lsls	r3, r3, #2
 8009b50:	4a0c      	ldr	r2, [pc, #48]	@ (8009b84 <vTaskRemoveFromUnorderedEventList+0xbc>)
 8009b52:	441a      	add	r2, r3
 8009b54:	697b      	ldr	r3, [r7, #20]
 8009b56:	3304      	adds	r3, #4
 8009b58:	4619      	mov	r1, r3
 8009b5a:	4610      	mov	r0, r2
 8009b5c:	f7fe f915 	bl	8007d8a <vListInsertEnd>

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8009b60:	697b      	ldr	r3, [r7, #20]
 8009b62:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009b64:	4b08      	ldr	r3, [pc, #32]	@ (8009b88 <vTaskRemoveFromUnorderedEventList+0xc0>)
 8009b66:	681b      	ldr	r3, [r3, #0]
 8009b68:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009b6a:	429a      	cmp	r2, r3
 8009b6c:	d902      	bls.n	8009b74 <vTaskRemoveFromUnorderedEventList+0xac>
	{
		/* The unblocked task has a priority above that of the calling task, so
		a context switch is required.  This function is called with the
		scheduler suspended so xYieldPending is set so the context switch
		occurs immediately that the scheduler is resumed (unsuspended). */
		xYieldPending = pdTRUE;
 8009b6e:	4b07      	ldr	r3, [pc, #28]	@ (8009b8c <vTaskRemoveFromUnorderedEventList+0xc4>)
 8009b70:	2201      	movs	r2, #1
 8009b72:	601a      	str	r2, [r3, #0]
	}
}
 8009b74:	bf00      	nop
 8009b76:	3718      	adds	r7, #24
 8009b78:	46bd      	mov	sp, r7
 8009b7a:	bd80      	pop	{r7, pc}
 8009b7c:	20000fac 	.word	0x20000fac
 8009b80:	20000f8c 	.word	0x20000f8c
 8009b84:	20000ab4 	.word	0x20000ab4
 8009b88:	20000ab0 	.word	0x20000ab0
 8009b8c:	20000f98 	.word	0x20000f98

08009b90 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8009b90:	b480      	push	{r7}
 8009b92:	b083      	sub	sp, #12
 8009b94:	af00      	add	r7, sp, #0
 8009b96:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8009b98:	4b06      	ldr	r3, [pc, #24]	@ (8009bb4 <vTaskInternalSetTimeOutState+0x24>)
 8009b9a:	681a      	ldr	r2, [r3, #0]
 8009b9c:	687b      	ldr	r3, [r7, #4]
 8009b9e:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8009ba0:	4b05      	ldr	r3, [pc, #20]	@ (8009bb8 <vTaskInternalSetTimeOutState+0x28>)
 8009ba2:	681a      	ldr	r2, [r3, #0]
 8009ba4:	687b      	ldr	r3, [r7, #4]
 8009ba6:	605a      	str	r2, [r3, #4]
}
 8009ba8:	bf00      	nop
 8009baa:	370c      	adds	r7, #12
 8009bac:	46bd      	mov	sp, r7
 8009bae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009bb2:	4770      	bx	lr
 8009bb4:	20000f9c 	.word	0x20000f9c
 8009bb8:	20000f88 	.word	0x20000f88

08009bbc <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8009bbc:	b580      	push	{r7, lr}
 8009bbe:	b088      	sub	sp, #32
 8009bc0:	af00      	add	r7, sp, #0
 8009bc2:	6078      	str	r0, [r7, #4]
 8009bc4:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8009bc6:	687b      	ldr	r3, [r7, #4]
 8009bc8:	2b00      	cmp	r3, #0
 8009bca:	d10b      	bne.n	8009be4 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 8009bcc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009bd0:	f383 8811 	msr	BASEPRI, r3
 8009bd4:	f3bf 8f6f 	isb	sy
 8009bd8:	f3bf 8f4f 	dsb	sy
 8009bdc:	613b      	str	r3, [r7, #16]
}
 8009bde:	bf00      	nop
 8009be0:	bf00      	nop
 8009be2:	e7fd      	b.n	8009be0 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8009be4:	683b      	ldr	r3, [r7, #0]
 8009be6:	2b00      	cmp	r3, #0
 8009be8:	d10b      	bne.n	8009c02 <xTaskCheckForTimeOut+0x46>
	__asm volatile
 8009bea:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009bee:	f383 8811 	msr	BASEPRI, r3
 8009bf2:	f3bf 8f6f 	isb	sy
 8009bf6:	f3bf 8f4f 	dsb	sy
 8009bfa:	60fb      	str	r3, [r7, #12]
}
 8009bfc:	bf00      	nop
 8009bfe:	bf00      	nop
 8009c00:	e7fd      	b.n	8009bfe <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 8009c02:	f000 ffd9 	bl	800abb8 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8009c06:	4b1d      	ldr	r3, [pc, #116]	@ (8009c7c <xTaskCheckForTimeOut+0xc0>)
 8009c08:	681b      	ldr	r3, [r3, #0]
 8009c0a:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8009c0c:	687b      	ldr	r3, [r7, #4]
 8009c0e:	685b      	ldr	r3, [r3, #4]
 8009c10:	69ba      	ldr	r2, [r7, #24]
 8009c12:	1ad3      	subs	r3, r2, r3
 8009c14:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8009c16:	683b      	ldr	r3, [r7, #0]
 8009c18:	681b      	ldr	r3, [r3, #0]
 8009c1a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009c1e:	d102      	bne.n	8009c26 <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8009c20:	2300      	movs	r3, #0
 8009c22:	61fb      	str	r3, [r7, #28]
 8009c24:	e023      	b.n	8009c6e <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8009c26:	687b      	ldr	r3, [r7, #4]
 8009c28:	681a      	ldr	r2, [r3, #0]
 8009c2a:	4b15      	ldr	r3, [pc, #84]	@ (8009c80 <xTaskCheckForTimeOut+0xc4>)
 8009c2c:	681b      	ldr	r3, [r3, #0]
 8009c2e:	429a      	cmp	r2, r3
 8009c30:	d007      	beq.n	8009c42 <xTaskCheckForTimeOut+0x86>
 8009c32:	687b      	ldr	r3, [r7, #4]
 8009c34:	685b      	ldr	r3, [r3, #4]
 8009c36:	69ba      	ldr	r2, [r7, #24]
 8009c38:	429a      	cmp	r2, r3
 8009c3a:	d302      	bcc.n	8009c42 <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8009c3c:	2301      	movs	r3, #1
 8009c3e:	61fb      	str	r3, [r7, #28]
 8009c40:	e015      	b.n	8009c6e <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8009c42:	683b      	ldr	r3, [r7, #0]
 8009c44:	681b      	ldr	r3, [r3, #0]
 8009c46:	697a      	ldr	r2, [r7, #20]
 8009c48:	429a      	cmp	r2, r3
 8009c4a:	d20b      	bcs.n	8009c64 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8009c4c:	683b      	ldr	r3, [r7, #0]
 8009c4e:	681a      	ldr	r2, [r3, #0]
 8009c50:	697b      	ldr	r3, [r7, #20]
 8009c52:	1ad2      	subs	r2, r2, r3
 8009c54:	683b      	ldr	r3, [r7, #0]
 8009c56:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8009c58:	6878      	ldr	r0, [r7, #4]
 8009c5a:	f7ff ff99 	bl	8009b90 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8009c5e:	2300      	movs	r3, #0
 8009c60:	61fb      	str	r3, [r7, #28]
 8009c62:	e004      	b.n	8009c6e <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 8009c64:	683b      	ldr	r3, [r7, #0]
 8009c66:	2200      	movs	r2, #0
 8009c68:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8009c6a:	2301      	movs	r3, #1
 8009c6c:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8009c6e:	f000 ffd5 	bl	800ac1c <vPortExitCritical>

	return xReturn;
 8009c72:	69fb      	ldr	r3, [r7, #28]
}
 8009c74:	4618      	mov	r0, r3
 8009c76:	3720      	adds	r7, #32
 8009c78:	46bd      	mov	sp, r7
 8009c7a:	bd80      	pop	{r7, pc}
 8009c7c:	20000f88 	.word	0x20000f88
 8009c80:	20000f9c 	.word	0x20000f9c

08009c84 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8009c84:	b480      	push	{r7}
 8009c86:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8009c88:	4b03      	ldr	r3, [pc, #12]	@ (8009c98 <vTaskMissedYield+0x14>)
 8009c8a:	2201      	movs	r2, #1
 8009c8c:	601a      	str	r2, [r3, #0]
}
 8009c8e:	bf00      	nop
 8009c90:	46bd      	mov	sp, r7
 8009c92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c96:	4770      	bx	lr
 8009c98:	20000f98 	.word	0x20000f98

08009c9c <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8009c9c:	b580      	push	{r7, lr}
 8009c9e:	b082      	sub	sp, #8
 8009ca0:	af00      	add	r7, sp, #0
 8009ca2:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8009ca4:	f000 f852 	bl	8009d4c <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8009ca8:	4b06      	ldr	r3, [pc, #24]	@ (8009cc4 <prvIdleTask+0x28>)
 8009caa:	681b      	ldr	r3, [r3, #0]
 8009cac:	2b01      	cmp	r3, #1
 8009cae:	d9f9      	bls.n	8009ca4 <prvIdleTask+0x8>
			{
				taskYIELD();
 8009cb0:	4b05      	ldr	r3, [pc, #20]	@ (8009cc8 <prvIdleTask+0x2c>)
 8009cb2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009cb6:	601a      	str	r2, [r3, #0]
 8009cb8:	f3bf 8f4f 	dsb	sy
 8009cbc:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8009cc0:	e7f0      	b.n	8009ca4 <prvIdleTask+0x8>
 8009cc2:	bf00      	nop
 8009cc4:	20000ab4 	.word	0x20000ab4
 8009cc8:	e000ed04 	.word	0xe000ed04

08009ccc <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8009ccc:	b580      	push	{r7, lr}
 8009cce:	b082      	sub	sp, #8
 8009cd0:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8009cd2:	2300      	movs	r3, #0
 8009cd4:	607b      	str	r3, [r7, #4]
 8009cd6:	e00c      	b.n	8009cf2 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8009cd8:	687a      	ldr	r2, [r7, #4]
 8009cda:	4613      	mov	r3, r2
 8009cdc:	009b      	lsls	r3, r3, #2
 8009cde:	4413      	add	r3, r2
 8009ce0:	009b      	lsls	r3, r3, #2
 8009ce2:	4a12      	ldr	r2, [pc, #72]	@ (8009d2c <prvInitialiseTaskLists+0x60>)
 8009ce4:	4413      	add	r3, r2
 8009ce6:	4618      	mov	r0, r3
 8009ce8:	f7fe f822 	bl	8007d30 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8009cec:	687b      	ldr	r3, [r7, #4]
 8009cee:	3301      	adds	r3, #1
 8009cf0:	607b      	str	r3, [r7, #4]
 8009cf2:	687b      	ldr	r3, [r7, #4]
 8009cf4:	2b37      	cmp	r3, #55	@ 0x37
 8009cf6:	d9ef      	bls.n	8009cd8 <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8009cf8:	480d      	ldr	r0, [pc, #52]	@ (8009d30 <prvInitialiseTaskLists+0x64>)
 8009cfa:	f7fe f819 	bl	8007d30 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8009cfe:	480d      	ldr	r0, [pc, #52]	@ (8009d34 <prvInitialiseTaskLists+0x68>)
 8009d00:	f7fe f816 	bl	8007d30 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8009d04:	480c      	ldr	r0, [pc, #48]	@ (8009d38 <prvInitialiseTaskLists+0x6c>)
 8009d06:	f7fe f813 	bl	8007d30 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8009d0a:	480c      	ldr	r0, [pc, #48]	@ (8009d3c <prvInitialiseTaskLists+0x70>)
 8009d0c:	f7fe f810 	bl	8007d30 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8009d10:	480b      	ldr	r0, [pc, #44]	@ (8009d40 <prvInitialiseTaskLists+0x74>)
 8009d12:	f7fe f80d 	bl	8007d30 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8009d16:	4b0b      	ldr	r3, [pc, #44]	@ (8009d44 <prvInitialiseTaskLists+0x78>)
 8009d18:	4a05      	ldr	r2, [pc, #20]	@ (8009d30 <prvInitialiseTaskLists+0x64>)
 8009d1a:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8009d1c:	4b0a      	ldr	r3, [pc, #40]	@ (8009d48 <prvInitialiseTaskLists+0x7c>)
 8009d1e:	4a05      	ldr	r2, [pc, #20]	@ (8009d34 <prvInitialiseTaskLists+0x68>)
 8009d20:	601a      	str	r2, [r3, #0]
}
 8009d22:	bf00      	nop
 8009d24:	3708      	adds	r7, #8
 8009d26:	46bd      	mov	sp, r7
 8009d28:	bd80      	pop	{r7, pc}
 8009d2a:	bf00      	nop
 8009d2c:	20000ab4 	.word	0x20000ab4
 8009d30:	20000f14 	.word	0x20000f14
 8009d34:	20000f28 	.word	0x20000f28
 8009d38:	20000f44 	.word	0x20000f44
 8009d3c:	20000f58 	.word	0x20000f58
 8009d40:	20000f70 	.word	0x20000f70
 8009d44:	20000f3c 	.word	0x20000f3c
 8009d48:	20000f40 	.word	0x20000f40

08009d4c <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8009d4c:	b580      	push	{r7, lr}
 8009d4e:	b082      	sub	sp, #8
 8009d50:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8009d52:	e019      	b.n	8009d88 <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8009d54:	f000 ff30 	bl	800abb8 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009d58:	4b10      	ldr	r3, [pc, #64]	@ (8009d9c <prvCheckTasksWaitingTermination+0x50>)
 8009d5a:	68db      	ldr	r3, [r3, #12]
 8009d5c:	68db      	ldr	r3, [r3, #12]
 8009d5e:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8009d60:	687b      	ldr	r3, [r7, #4]
 8009d62:	3304      	adds	r3, #4
 8009d64:	4618      	mov	r0, r3
 8009d66:	f7fe f86d 	bl	8007e44 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8009d6a:	4b0d      	ldr	r3, [pc, #52]	@ (8009da0 <prvCheckTasksWaitingTermination+0x54>)
 8009d6c:	681b      	ldr	r3, [r3, #0]
 8009d6e:	3b01      	subs	r3, #1
 8009d70:	4a0b      	ldr	r2, [pc, #44]	@ (8009da0 <prvCheckTasksWaitingTermination+0x54>)
 8009d72:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8009d74:	4b0b      	ldr	r3, [pc, #44]	@ (8009da4 <prvCheckTasksWaitingTermination+0x58>)
 8009d76:	681b      	ldr	r3, [r3, #0]
 8009d78:	3b01      	subs	r3, #1
 8009d7a:	4a0a      	ldr	r2, [pc, #40]	@ (8009da4 <prvCheckTasksWaitingTermination+0x58>)
 8009d7c:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8009d7e:	f000 ff4d 	bl	800ac1c <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8009d82:	6878      	ldr	r0, [r7, #4]
 8009d84:	f000 f810 	bl	8009da8 <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8009d88:	4b06      	ldr	r3, [pc, #24]	@ (8009da4 <prvCheckTasksWaitingTermination+0x58>)
 8009d8a:	681b      	ldr	r3, [r3, #0]
 8009d8c:	2b00      	cmp	r3, #0
 8009d8e:	d1e1      	bne.n	8009d54 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8009d90:	bf00      	nop
 8009d92:	bf00      	nop
 8009d94:	3708      	adds	r7, #8
 8009d96:	46bd      	mov	sp, r7
 8009d98:	bd80      	pop	{r7, pc}
 8009d9a:	bf00      	nop
 8009d9c:	20000f58 	.word	0x20000f58
 8009da0:	20000f84 	.word	0x20000f84
 8009da4:	20000f6c 	.word	0x20000f6c

08009da8 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8009da8:	b580      	push	{r7, lr}
 8009daa:	b084      	sub	sp, #16
 8009dac:	af00      	add	r7, sp, #0
 8009dae:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8009db0:	687b      	ldr	r3, [r7, #4]
 8009db2:	3354      	adds	r3, #84	@ 0x54
 8009db4:	4618      	mov	r0, r3
 8009db6:	f001 fa4b 	bl	800b250 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 8009dba:	687b      	ldr	r3, [r7, #4]
 8009dbc:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8009dc0:	2b00      	cmp	r3, #0
 8009dc2:	d108      	bne.n	8009dd6 <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8009dc4:	687b      	ldr	r3, [r7, #4]
 8009dc6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009dc8:	4618      	mov	r0, r3
 8009dca:	f001 f8e5 	bl	800af98 <vPortFree>
				vPortFree( pxTCB );
 8009dce:	6878      	ldr	r0, [r7, #4]
 8009dd0:	f001 f8e2 	bl	800af98 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8009dd4:	e019      	b.n	8009e0a <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 8009dd6:	687b      	ldr	r3, [r7, #4]
 8009dd8:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8009ddc:	2b01      	cmp	r3, #1
 8009dde:	d103      	bne.n	8009de8 <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8009de0:	6878      	ldr	r0, [r7, #4]
 8009de2:	f001 f8d9 	bl	800af98 <vPortFree>
	}
 8009de6:	e010      	b.n	8009e0a <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 8009de8:	687b      	ldr	r3, [r7, #4]
 8009dea:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8009dee:	2b02      	cmp	r3, #2
 8009df0:	d00b      	beq.n	8009e0a <prvDeleteTCB+0x62>
	__asm volatile
 8009df2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009df6:	f383 8811 	msr	BASEPRI, r3
 8009dfa:	f3bf 8f6f 	isb	sy
 8009dfe:	f3bf 8f4f 	dsb	sy
 8009e02:	60fb      	str	r3, [r7, #12]
}
 8009e04:	bf00      	nop
 8009e06:	bf00      	nop
 8009e08:	e7fd      	b.n	8009e06 <prvDeleteTCB+0x5e>
	}
 8009e0a:	bf00      	nop
 8009e0c:	3710      	adds	r7, #16
 8009e0e:	46bd      	mov	sp, r7
 8009e10:	bd80      	pop	{r7, pc}
	...

08009e14 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8009e14:	b480      	push	{r7}
 8009e16:	b083      	sub	sp, #12
 8009e18:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8009e1a:	4b0c      	ldr	r3, [pc, #48]	@ (8009e4c <prvResetNextTaskUnblockTime+0x38>)
 8009e1c:	681b      	ldr	r3, [r3, #0]
 8009e1e:	681b      	ldr	r3, [r3, #0]
 8009e20:	2b00      	cmp	r3, #0
 8009e22:	d104      	bne.n	8009e2e <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8009e24:	4b0a      	ldr	r3, [pc, #40]	@ (8009e50 <prvResetNextTaskUnblockTime+0x3c>)
 8009e26:	f04f 32ff 	mov.w	r2, #4294967295
 8009e2a:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8009e2c:	e008      	b.n	8009e40 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009e2e:	4b07      	ldr	r3, [pc, #28]	@ (8009e4c <prvResetNextTaskUnblockTime+0x38>)
 8009e30:	681b      	ldr	r3, [r3, #0]
 8009e32:	68db      	ldr	r3, [r3, #12]
 8009e34:	68db      	ldr	r3, [r3, #12]
 8009e36:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8009e38:	687b      	ldr	r3, [r7, #4]
 8009e3a:	685b      	ldr	r3, [r3, #4]
 8009e3c:	4a04      	ldr	r2, [pc, #16]	@ (8009e50 <prvResetNextTaskUnblockTime+0x3c>)
 8009e3e:	6013      	str	r3, [r2, #0]
}
 8009e40:	bf00      	nop
 8009e42:	370c      	adds	r7, #12
 8009e44:	46bd      	mov	sp, r7
 8009e46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e4a:	4770      	bx	lr
 8009e4c:	20000f3c 	.word	0x20000f3c
 8009e50:	20000fa4 	.word	0x20000fa4

08009e54 <xTaskGetCurrentTaskHandle>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetCurrentTaskHandle == 1 ) || ( configUSE_MUTEXES == 1 ) )

	TaskHandle_t xTaskGetCurrentTaskHandle( void )
	{
 8009e54:	b480      	push	{r7}
 8009e56:	b083      	sub	sp, #12
 8009e58:	af00      	add	r7, sp, #0
	TaskHandle_t xReturn;

		/* A critical section is not required as this is not called from
		an interrupt and the current TCB will always be the same for any
		individual execution thread. */
		xReturn = pxCurrentTCB;
 8009e5a:	4b05      	ldr	r3, [pc, #20]	@ (8009e70 <xTaskGetCurrentTaskHandle+0x1c>)
 8009e5c:	681b      	ldr	r3, [r3, #0]
 8009e5e:	607b      	str	r3, [r7, #4]

		return xReturn;
 8009e60:	687b      	ldr	r3, [r7, #4]
	}
 8009e62:	4618      	mov	r0, r3
 8009e64:	370c      	adds	r7, #12
 8009e66:	46bd      	mov	sp, r7
 8009e68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e6c:	4770      	bx	lr
 8009e6e:	bf00      	nop
 8009e70:	20000ab0 	.word	0x20000ab0

08009e74 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8009e74:	b480      	push	{r7}
 8009e76:	b083      	sub	sp, #12
 8009e78:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8009e7a:	4b0b      	ldr	r3, [pc, #44]	@ (8009ea8 <xTaskGetSchedulerState+0x34>)
 8009e7c:	681b      	ldr	r3, [r3, #0]
 8009e7e:	2b00      	cmp	r3, #0
 8009e80:	d102      	bne.n	8009e88 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8009e82:	2301      	movs	r3, #1
 8009e84:	607b      	str	r3, [r7, #4]
 8009e86:	e008      	b.n	8009e9a <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8009e88:	4b08      	ldr	r3, [pc, #32]	@ (8009eac <xTaskGetSchedulerState+0x38>)
 8009e8a:	681b      	ldr	r3, [r3, #0]
 8009e8c:	2b00      	cmp	r3, #0
 8009e8e:	d102      	bne.n	8009e96 <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8009e90:	2302      	movs	r3, #2
 8009e92:	607b      	str	r3, [r7, #4]
 8009e94:	e001      	b.n	8009e9a <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8009e96:	2300      	movs	r3, #0
 8009e98:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8009e9a:	687b      	ldr	r3, [r7, #4]
	}
 8009e9c:	4618      	mov	r0, r3
 8009e9e:	370c      	adds	r7, #12
 8009ea0:	46bd      	mov	sp, r7
 8009ea2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ea6:	4770      	bx	lr
 8009ea8:	20000f90 	.word	0x20000f90
 8009eac:	20000fac 	.word	0x20000fac

08009eb0 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 8009eb0:	b580      	push	{r7, lr}
 8009eb2:	b084      	sub	sp, #16
 8009eb4:	af00      	add	r7, sp, #0
 8009eb6:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 8009eb8:	687b      	ldr	r3, [r7, #4]
 8009eba:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 8009ebc:	2300      	movs	r3, #0
 8009ebe:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 8009ec0:	687b      	ldr	r3, [r7, #4]
 8009ec2:	2b00      	cmp	r3, #0
 8009ec4:	d051      	beq.n	8009f6a <xTaskPriorityInherit+0xba>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 8009ec6:	68bb      	ldr	r3, [r7, #8]
 8009ec8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009eca:	4b2a      	ldr	r3, [pc, #168]	@ (8009f74 <xTaskPriorityInherit+0xc4>)
 8009ecc:	681b      	ldr	r3, [r3, #0]
 8009ece:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009ed0:	429a      	cmp	r2, r3
 8009ed2:	d241      	bcs.n	8009f58 <xTaskPriorityInherit+0xa8>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 8009ed4:	68bb      	ldr	r3, [r7, #8]
 8009ed6:	699b      	ldr	r3, [r3, #24]
 8009ed8:	2b00      	cmp	r3, #0
 8009eda:	db06      	blt.n	8009eea <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009edc:	4b25      	ldr	r3, [pc, #148]	@ (8009f74 <xTaskPriorityInherit+0xc4>)
 8009ede:	681b      	ldr	r3, [r3, #0]
 8009ee0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009ee2:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8009ee6:	68bb      	ldr	r3, [r7, #8]
 8009ee8:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 8009eea:	68bb      	ldr	r3, [r7, #8]
 8009eec:	6959      	ldr	r1, [r3, #20]
 8009eee:	68bb      	ldr	r3, [r7, #8]
 8009ef0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009ef2:	4613      	mov	r3, r2
 8009ef4:	009b      	lsls	r3, r3, #2
 8009ef6:	4413      	add	r3, r2
 8009ef8:	009b      	lsls	r3, r3, #2
 8009efa:	4a1f      	ldr	r2, [pc, #124]	@ (8009f78 <xTaskPriorityInherit+0xc8>)
 8009efc:	4413      	add	r3, r2
 8009efe:	4299      	cmp	r1, r3
 8009f00:	d122      	bne.n	8009f48 <xTaskPriorityInherit+0x98>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8009f02:	68bb      	ldr	r3, [r7, #8]
 8009f04:	3304      	adds	r3, #4
 8009f06:	4618      	mov	r0, r3
 8009f08:	f7fd ff9c 	bl	8007e44 <uxListRemove>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8009f0c:	4b19      	ldr	r3, [pc, #100]	@ (8009f74 <xTaskPriorityInherit+0xc4>)
 8009f0e:	681b      	ldr	r3, [r3, #0]
 8009f10:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009f12:	68bb      	ldr	r3, [r7, #8]
 8009f14:	62da      	str	r2, [r3, #44]	@ 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 8009f16:	68bb      	ldr	r3, [r7, #8]
 8009f18:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009f1a:	4b18      	ldr	r3, [pc, #96]	@ (8009f7c <xTaskPriorityInherit+0xcc>)
 8009f1c:	681b      	ldr	r3, [r3, #0]
 8009f1e:	429a      	cmp	r2, r3
 8009f20:	d903      	bls.n	8009f2a <xTaskPriorityInherit+0x7a>
 8009f22:	68bb      	ldr	r3, [r7, #8]
 8009f24:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009f26:	4a15      	ldr	r2, [pc, #84]	@ (8009f7c <xTaskPriorityInherit+0xcc>)
 8009f28:	6013      	str	r3, [r2, #0]
 8009f2a:	68bb      	ldr	r3, [r7, #8]
 8009f2c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009f2e:	4613      	mov	r3, r2
 8009f30:	009b      	lsls	r3, r3, #2
 8009f32:	4413      	add	r3, r2
 8009f34:	009b      	lsls	r3, r3, #2
 8009f36:	4a10      	ldr	r2, [pc, #64]	@ (8009f78 <xTaskPriorityInherit+0xc8>)
 8009f38:	441a      	add	r2, r3
 8009f3a:	68bb      	ldr	r3, [r7, #8]
 8009f3c:	3304      	adds	r3, #4
 8009f3e:	4619      	mov	r1, r3
 8009f40:	4610      	mov	r0, r2
 8009f42:	f7fd ff22 	bl	8007d8a <vListInsertEnd>
 8009f46:	e004      	b.n	8009f52 <xTaskPriorityInherit+0xa2>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 8009f48:	4b0a      	ldr	r3, [pc, #40]	@ (8009f74 <xTaskPriorityInherit+0xc4>)
 8009f4a:	681b      	ldr	r3, [r3, #0]
 8009f4c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009f4e:	68bb      	ldr	r3, [r7, #8]
 8009f50:	62da      	str	r2, [r3, #44]	@ 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 8009f52:	2301      	movs	r3, #1
 8009f54:	60fb      	str	r3, [r7, #12]
 8009f56:	e008      	b.n	8009f6a <xTaskPriorityInherit+0xba>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 8009f58:	68bb      	ldr	r3, [r7, #8]
 8009f5a:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8009f5c:	4b05      	ldr	r3, [pc, #20]	@ (8009f74 <xTaskPriorityInherit+0xc4>)
 8009f5e:	681b      	ldr	r3, [r3, #0]
 8009f60:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009f62:	429a      	cmp	r2, r3
 8009f64:	d201      	bcs.n	8009f6a <xTaskPriorityInherit+0xba>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 8009f66:	2301      	movs	r3, #1
 8009f68:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 8009f6a:	68fb      	ldr	r3, [r7, #12]
	}
 8009f6c:	4618      	mov	r0, r3
 8009f6e:	3710      	adds	r7, #16
 8009f70:	46bd      	mov	sp, r7
 8009f72:	bd80      	pop	{r7, pc}
 8009f74:	20000ab0 	.word	0x20000ab0
 8009f78:	20000ab4 	.word	0x20000ab4
 8009f7c:	20000f8c 	.word	0x20000f8c

08009f80 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 8009f80:	b580      	push	{r7, lr}
 8009f82:	b086      	sub	sp, #24
 8009f84:	af00      	add	r7, sp, #0
 8009f86:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 8009f88:	687b      	ldr	r3, [r7, #4]
 8009f8a:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 8009f8c:	2300      	movs	r3, #0
 8009f8e:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 8009f90:	687b      	ldr	r3, [r7, #4]
 8009f92:	2b00      	cmp	r3, #0
 8009f94:	d058      	beq.n	800a048 <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 8009f96:	4b2f      	ldr	r3, [pc, #188]	@ (800a054 <xTaskPriorityDisinherit+0xd4>)
 8009f98:	681b      	ldr	r3, [r3, #0]
 8009f9a:	693a      	ldr	r2, [r7, #16]
 8009f9c:	429a      	cmp	r2, r3
 8009f9e:	d00b      	beq.n	8009fb8 <xTaskPriorityDisinherit+0x38>
	__asm volatile
 8009fa0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009fa4:	f383 8811 	msr	BASEPRI, r3
 8009fa8:	f3bf 8f6f 	isb	sy
 8009fac:	f3bf 8f4f 	dsb	sy
 8009fb0:	60fb      	str	r3, [r7, #12]
}
 8009fb2:	bf00      	nop
 8009fb4:	bf00      	nop
 8009fb6:	e7fd      	b.n	8009fb4 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 8009fb8:	693b      	ldr	r3, [r7, #16]
 8009fba:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009fbc:	2b00      	cmp	r3, #0
 8009fbe:	d10b      	bne.n	8009fd8 <xTaskPriorityDisinherit+0x58>
	__asm volatile
 8009fc0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009fc4:	f383 8811 	msr	BASEPRI, r3
 8009fc8:	f3bf 8f6f 	isb	sy
 8009fcc:	f3bf 8f4f 	dsb	sy
 8009fd0:	60bb      	str	r3, [r7, #8]
}
 8009fd2:	bf00      	nop
 8009fd4:	bf00      	nop
 8009fd6:	e7fd      	b.n	8009fd4 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 8009fd8:	693b      	ldr	r3, [r7, #16]
 8009fda:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009fdc:	1e5a      	subs	r2, r3, #1
 8009fde:	693b      	ldr	r3, [r7, #16]
 8009fe0:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8009fe2:	693b      	ldr	r3, [r7, #16]
 8009fe4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009fe6:	693b      	ldr	r3, [r7, #16]
 8009fe8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8009fea:	429a      	cmp	r2, r3
 8009fec:	d02c      	beq.n	800a048 <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8009fee:	693b      	ldr	r3, [r7, #16]
 8009ff0:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8009ff2:	2b00      	cmp	r3, #0
 8009ff4:	d128      	bne.n	800a048 <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8009ff6:	693b      	ldr	r3, [r7, #16]
 8009ff8:	3304      	adds	r3, #4
 8009ffa:	4618      	mov	r0, r3
 8009ffc:	f7fd ff22 	bl	8007e44 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 800a000:	693b      	ldr	r3, [r7, #16]
 800a002:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800a004:	693b      	ldr	r3, [r7, #16]
 800a006:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a008:	693b      	ldr	r3, [r7, #16]
 800a00a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a00c:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800a010:	693b      	ldr	r3, [r7, #16]
 800a012:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 800a014:	693b      	ldr	r3, [r7, #16]
 800a016:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a018:	4b0f      	ldr	r3, [pc, #60]	@ (800a058 <xTaskPriorityDisinherit+0xd8>)
 800a01a:	681b      	ldr	r3, [r3, #0]
 800a01c:	429a      	cmp	r2, r3
 800a01e:	d903      	bls.n	800a028 <xTaskPriorityDisinherit+0xa8>
 800a020:	693b      	ldr	r3, [r7, #16]
 800a022:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a024:	4a0c      	ldr	r2, [pc, #48]	@ (800a058 <xTaskPriorityDisinherit+0xd8>)
 800a026:	6013      	str	r3, [r2, #0]
 800a028:	693b      	ldr	r3, [r7, #16]
 800a02a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a02c:	4613      	mov	r3, r2
 800a02e:	009b      	lsls	r3, r3, #2
 800a030:	4413      	add	r3, r2
 800a032:	009b      	lsls	r3, r3, #2
 800a034:	4a09      	ldr	r2, [pc, #36]	@ (800a05c <xTaskPriorityDisinherit+0xdc>)
 800a036:	441a      	add	r2, r3
 800a038:	693b      	ldr	r3, [r7, #16]
 800a03a:	3304      	adds	r3, #4
 800a03c:	4619      	mov	r1, r3
 800a03e:	4610      	mov	r0, r2
 800a040:	f7fd fea3 	bl	8007d8a <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 800a044:	2301      	movs	r3, #1
 800a046:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800a048:	697b      	ldr	r3, [r7, #20]
	}
 800a04a:	4618      	mov	r0, r3
 800a04c:	3718      	adds	r7, #24
 800a04e:	46bd      	mov	sp, r7
 800a050:	bd80      	pop	{r7, pc}
 800a052:	bf00      	nop
 800a054:	20000ab0 	.word	0x20000ab0
 800a058:	20000f8c 	.word	0x20000f8c
 800a05c:	20000ab4 	.word	0x20000ab4

0800a060 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 800a060:	b580      	push	{r7, lr}
 800a062:	b088      	sub	sp, #32
 800a064:	af00      	add	r7, sp, #0
 800a066:	6078      	str	r0, [r7, #4]
 800a068:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 800a06a:	687b      	ldr	r3, [r7, #4]
 800a06c:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 800a06e:	2301      	movs	r3, #1
 800a070:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800a072:	687b      	ldr	r3, [r7, #4]
 800a074:	2b00      	cmp	r3, #0
 800a076:	d06c      	beq.n	800a152 <vTaskPriorityDisinheritAfterTimeout+0xf2>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 800a078:	69bb      	ldr	r3, [r7, #24]
 800a07a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a07c:	2b00      	cmp	r3, #0
 800a07e:	d10b      	bne.n	800a098 <vTaskPriorityDisinheritAfterTimeout+0x38>
	__asm volatile
 800a080:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a084:	f383 8811 	msr	BASEPRI, r3
 800a088:	f3bf 8f6f 	isb	sy
 800a08c:	f3bf 8f4f 	dsb	sy
 800a090:	60fb      	str	r3, [r7, #12]
}
 800a092:	bf00      	nop
 800a094:	bf00      	nop
 800a096:	e7fd      	b.n	800a094 <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 800a098:	69bb      	ldr	r3, [r7, #24]
 800a09a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a09c:	683a      	ldr	r2, [r7, #0]
 800a09e:	429a      	cmp	r2, r3
 800a0a0:	d902      	bls.n	800a0a8 <vTaskPriorityDisinheritAfterTimeout+0x48>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 800a0a2:	683b      	ldr	r3, [r7, #0]
 800a0a4:	61fb      	str	r3, [r7, #28]
 800a0a6:	e002      	b.n	800a0ae <vTaskPriorityDisinheritAfterTimeout+0x4e>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 800a0a8:	69bb      	ldr	r3, [r7, #24]
 800a0aa:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800a0ac:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 800a0ae:	69bb      	ldr	r3, [r7, #24]
 800a0b0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a0b2:	69fa      	ldr	r2, [r7, #28]
 800a0b4:	429a      	cmp	r2, r3
 800a0b6:	d04c      	beq.n	800a152 <vTaskPriorityDisinheritAfterTimeout+0xf2>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 800a0b8:	69bb      	ldr	r3, [r7, #24]
 800a0ba:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800a0bc:	697a      	ldr	r2, [r7, #20]
 800a0be:	429a      	cmp	r2, r3
 800a0c0:	d147      	bne.n	800a152 <vTaskPriorityDisinheritAfterTimeout+0xf2>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 800a0c2:	4b26      	ldr	r3, [pc, #152]	@ (800a15c <vTaskPriorityDisinheritAfterTimeout+0xfc>)
 800a0c4:	681b      	ldr	r3, [r3, #0]
 800a0c6:	69ba      	ldr	r2, [r7, #24]
 800a0c8:	429a      	cmp	r2, r3
 800a0ca:	d10b      	bne.n	800a0e4 <vTaskPriorityDisinheritAfterTimeout+0x84>
	__asm volatile
 800a0cc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a0d0:	f383 8811 	msr	BASEPRI, r3
 800a0d4:	f3bf 8f6f 	isb	sy
 800a0d8:	f3bf 8f4f 	dsb	sy
 800a0dc:	60bb      	str	r3, [r7, #8]
}
 800a0de:	bf00      	nop
 800a0e0:	bf00      	nop
 800a0e2:	e7fd      	b.n	800a0e0 <vTaskPriorityDisinheritAfterTimeout+0x80>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 800a0e4:	69bb      	ldr	r3, [r7, #24]
 800a0e6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a0e8:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 800a0ea:	69bb      	ldr	r3, [r7, #24]
 800a0ec:	69fa      	ldr	r2, [r7, #28]
 800a0ee:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800a0f0:	69bb      	ldr	r3, [r7, #24]
 800a0f2:	699b      	ldr	r3, [r3, #24]
 800a0f4:	2b00      	cmp	r3, #0
 800a0f6:	db04      	blt.n	800a102 <vTaskPriorityDisinheritAfterTimeout+0xa2>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a0f8:	69fb      	ldr	r3, [r7, #28]
 800a0fa:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 800a0fe:	69bb      	ldr	r3, [r7, #24]
 800a100:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 800a102:	69bb      	ldr	r3, [r7, #24]
 800a104:	6959      	ldr	r1, [r3, #20]
 800a106:	693a      	ldr	r2, [r7, #16]
 800a108:	4613      	mov	r3, r2
 800a10a:	009b      	lsls	r3, r3, #2
 800a10c:	4413      	add	r3, r2
 800a10e:	009b      	lsls	r3, r3, #2
 800a110:	4a13      	ldr	r2, [pc, #76]	@ (800a160 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 800a112:	4413      	add	r3, r2
 800a114:	4299      	cmp	r1, r3
 800a116:	d11c      	bne.n	800a152 <vTaskPriorityDisinheritAfterTimeout+0xf2>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800a118:	69bb      	ldr	r3, [r7, #24]
 800a11a:	3304      	adds	r3, #4
 800a11c:	4618      	mov	r0, r3
 800a11e:	f7fd fe91 	bl	8007e44 <uxListRemove>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 800a122:	69bb      	ldr	r3, [r7, #24]
 800a124:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a126:	4b0f      	ldr	r3, [pc, #60]	@ (800a164 <vTaskPriorityDisinheritAfterTimeout+0x104>)
 800a128:	681b      	ldr	r3, [r3, #0]
 800a12a:	429a      	cmp	r2, r3
 800a12c:	d903      	bls.n	800a136 <vTaskPriorityDisinheritAfterTimeout+0xd6>
 800a12e:	69bb      	ldr	r3, [r7, #24]
 800a130:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a132:	4a0c      	ldr	r2, [pc, #48]	@ (800a164 <vTaskPriorityDisinheritAfterTimeout+0x104>)
 800a134:	6013      	str	r3, [r2, #0]
 800a136:	69bb      	ldr	r3, [r7, #24]
 800a138:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a13a:	4613      	mov	r3, r2
 800a13c:	009b      	lsls	r3, r3, #2
 800a13e:	4413      	add	r3, r2
 800a140:	009b      	lsls	r3, r3, #2
 800a142:	4a07      	ldr	r2, [pc, #28]	@ (800a160 <vTaskPriorityDisinheritAfterTimeout+0x100>)
 800a144:	441a      	add	r2, r3
 800a146:	69bb      	ldr	r3, [r7, #24]
 800a148:	3304      	adds	r3, #4
 800a14a:	4619      	mov	r1, r3
 800a14c:	4610      	mov	r0, r2
 800a14e:	f7fd fe1c 	bl	8007d8a <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800a152:	bf00      	nop
 800a154:	3720      	adds	r7, #32
 800a156:	46bd      	mov	sp, r7
 800a158:	bd80      	pop	{r7, pc}
 800a15a:	bf00      	nop
 800a15c:	20000ab0 	.word	0x20000ab0
 800a160:	20000ab4 	.word	0x20000ab4
 800a164:	20000f8c 	.word	0x20000f8c

0800a168 <uxTaskResetEventItemValue>:

#endif /* ( ( configGENERATE_RUN_TIME_STATS == 1 ) && ( configUSE_STATS_FORMATTING_FUNCTIONS > 0 ) && ( configSUPPORT_STATIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

TickType_t uxTaskResetEventItemValue( void )
{
 800a168:	b480      	push	{r7}
 800a16a:	b083      	sub	sp, #12
 800a16c:	af00      	add	r7, sp, #0
TickType_t uxReturn;

	uxReturn = listGET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ) );
 800a16e:	4b09      	ldr	r3, [pc, #36]	@ (800a194 <uxTaskResetEventItemValue+0x2c>)
 800a170:	681b      	ldr	r3, [r3, #0]
 800a172:	699b      	ldr	r3, [r3, #24]
 800a174:	607b      	str	r3, [r7, #4]

	/* Reset the event list item to its normal value - so it can be used with
	queues and semaphores. */
	listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xEventListItem ), ( ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a176:	4b07      	ldr	r3, [pc, #28]	@ (800a194 <uxTaskResetEventItemValue+0x2c>)
 800a178:	681b      	ldr	r3, [r3, #0]
 800a17a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a17c:	4b05      	ldr	r3, [pc, #20]	@ (800a194 <uxTaskResetEventItemValue+0x2c>)
 800a17e:	681b      	ldr	r3, [r3, #0]
 800a180:	f1c2 0238 	rsb	r2, r2, #56	@ 0x38
 800a184:	619a      	str	r2, [r3, #24]

	return uxReturn;
 800a186:	687b      	ldr	r3, [r7, #4]
}
 800a188:	4618      	mov	r0, r3
 800a18a:	370c      	adds	r7, #12
 800a18c:	46bd      	mov	sp, r7
 800a18e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a192:	4770      	bx	lr
 800a194:	20000ab0 	.word	0x20000ab0

0800a198 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 800a198:	b480      	push	{r7}
 800a19a:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 800a19c:	4b07      	ldr	r3, [pc, #28]	@ (800a1bc <pvTaskIncrementMutexHeldCount+0x24>)
 800a19e:	681b      	ldr	r3, [r3, #0]
 800a1a0:	2b00      	cmp	r3, #0
 800a1a2:	d004      	beq.n	800a1ae <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 800a1a4:	4b05      	ldr	r3, [pc, #20]	@ (800a1bc <pvTaskIncrementMutexHeldCount+0x24>)
 800a1a6:	681b      	ldr	r3, [r3, #0]
 800a1a8:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800a1aa:	3201      	adds	r2, #1
 800a1ac:	651a      	str	r2, [r3, #80]	@ 0x50
		}

		return pxCurrentTCB;
 800a1ae:	4b03      	ldr	r3, [pc, #12]	@ (800a1bc <pvTaskIncrementMutexHeldCount+0x24>)
 800a1b0:	681b      	ldr	r3, [r3, #0]
	}
 800a1b2:	4618      	mov	r0, r3
 800a1b4:	46bd      	mov	sp, r7
 800a1b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a1ba:	4770      	bx	lr
 800a1bc:	20000ab0 	.word	0x20000ab0

0800a1c0 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800a1c0:	b580      	push	{r7, lr}
 800a1c2:	b084      	sub	sp, #16
 800a1c4:	af00      	add	r7, sp, #0
 800a1c6:	6078      	str	r0, [r7, #4]
 800a1c8:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800a1ca:	4b21      	ldr	r3, [pc, #132]	@ (800a250 <prvAddCurrentTaskToDelayedList+0x90>)
 800a1cc:	681b      	ldr	r3, [r3, #0]
 800a1ce:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800a1d0:	4b20      	ldr	r3, [pc, #128]	@ (800a254 <prvAddCurrentTaskToDelayedList+0x94>)
 800a1d2:	681b      	ldr	r3, [r3, #0]
 800a1d4:	3304      	adds	r3, #4
 800a1d6:	4618      	mov	r0, r3
 800a1d8:	f7fd fe34 	bl	8007e44 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800a1dc:	687b      	ldr	r3, [r7, #4]
 800a1de:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a1e2:	d10a      	bne.n	800a1fa <prvAddCurrentTaskToDelayedList+0x3a>
 800a1e4:	683b      	ldr	r3, [r7, #0]
 800a1e6:	2b00      	cmp	r3, #0
 800a1e8:	d007      	beq.n	800a1fa <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800a1ea:	4b1a      	ldr	r3, [pc, #104]	@ (800a254 <prvAddCurrentTaskToDelayedList+0x94>)
 800a1ec:	681b      	ldr	r3, [r3, #0]
 800a1ee:	3304      	adds	r3, #4
 800a1f0:	4619      	mov	r1, r3
 800a1f2:	4819      	ldr	r0, [pc, #100]	@ (800a258 <prvAddCurrentTaskToDelayedList+0x98>)
 800a1f4:	f7fd fdc9 	bl	8007d8a <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800a1f8:	e026      	b.n	800a248 <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800a1fa:	68fa      	ldr	r2, [r7, #12]
 800a1fc:	687b      	ldr	r3, [r7, #4]
 800a1fe:	4413      	add	r3, r2
 800a200:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800a202:	4b14      	ldr	r3, [pc, #80]	@ (800a254 <prvAddCurrentTaskToDelayedList+0x94>)
 800a204:	681b      	ldr	r3, [r3, #0]
 800a206:	68ba      	ldr	r2, [r7, #8]
 800a208:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800a20a:	68ba      	ldr	r2, [r7, #8]
 800a20c:	68fb      	ldr	r3, [r7, #12]
 800a20e:	429a      	cmp	r2, r3
 800a210:	d209      	bcs.n	800a226 <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800a212:	4b12      	ldr	r3, [pc, #72]	@ (800a25c <prvAddCurrentTaskToDelayedList+0x9c>)
 800a214:	681a      	ldr	r2, [r3, #0]
 800a216:	4b0f      	ldr	r3, [pc, #60]	@ (800a254 <prvAddCurrentTaskToDelayedList+0x94>)
 800a218:	681b      	ldr	r3, [r3, #0]
 800a21a:	3304      	adds	r3, #4
 800a21c:	4619      	mov	r1, r3
 800a21e:	4610      	mov	r0, r2
 800a220:	f7fd fdd7 	bl	8007dd2 <vListInsert>
}
 800a224:	e010      	b.n	800a248 <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800a226:	4b0e      	ldr	r3, [pc, #56]	@ (800a260 <prvAddCurrentTaskToDelayedList+0xa0>)
 800a228:	681a      	ldr	r2, [r3, #0]
 800a22a:	4b0a      	ldr	r3, [pc, #40]	@ (800a254 <prvAddCurrentTaskToDelayedList+0x94>)
 800a22c:	681b      	ldr	r3, [r3, #0]
 800a22e:	3304      	adds	r3, #4
 800a230:	4619      	mov	r1, r3
 800a232:	4610      	mov	r0, r2
 800a234:	f7fd fdcd 	bl	8007dd2 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800a238:	4b0a      	ldr	r3, [pc, #40]	@ (800a264 <prvAddCurrentTaskToDelayedList+0xa4>)
 800a23a:	681b      	ldr	r3, [r3, #0]
 800a23c:	68ba      	ldr	r2, [r7, #8]
 800a23e:	429a      	cmp	r2, r3
 800a240:	d202      	bcs.n	800a248 <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 800a242:	4a08      	ldr	r2, [pc, #32]	@ (800a264 <prvAddCurrentTaskToDelayedList+0xa4>)
 800a244:	68bb      	ldr	r3, [r7, #8]
 800a246:	6013      	str	r3, [r2, #0]
}
 800a248:	bf00      	nop
 800a24a:	3710      	adds	r7, #16
 800a24c:	46bd      	mov	sp, r7
 800a24e:	bd80      	pop	{r7, pc}
 800a250:	20000f88 	.word	0x20000f88
 800a254:	20000ab0 	.word	0x20000ab0
 800a258:	20000f70 	.word	0x20000f70
 800a25c:	20000f40 	.word	0x20000f40
 800a260:	20000f3c 	.word	0x20000f3c
 800a264:	20000fa4 	.word	0x20000fa4

0800a268 <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 800a268:	b580      	push	{r7, lr}
 800a26a:	b08a      	sub	sp, #40	@ 0x28
 800a26c:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 800a26e:	2300      	movs	r3, #0
 800a270:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 800a272:	f000 fb13 	bl	800a89c <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 800a276:	4b1d      	ldr	r3, [pc, #116]	@ (800a2ec <xTimerCreateTimerTask+0x84>)
 800a278:	681b      	ldr	r3, [r3, #0]
 800a27a:	2b00      	cmp	r3, #0
 800a27c:	d021      	beq.n	800a2c2 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 800a27e:	2300      	movs	r3, #0
 800a280:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 800a282:	2300      	movs	r3, #0
 800a284:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 800a286:	1d3a      	adds	r2, r7, #4
 800a288:	f107 0108 	add.w	r1, r7, #8
 800a28c:	f107 030c 	add.w	r3, r7, #12
 800a290:	4618      	mov	r0, r3
 800a292:	f7fd fabf 	bl	8007814 <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 800a296:	6879      	ldr	r1, [r7, #4]
 800a298:	68bb      	ldr	r3, [r7, #8]
 800a29a:	68fa      	ldr	r2, [r7, #12]
 800a29c:	9202      	str	r2, [sp, #8]
 800a29e:	9301      	str	r3, [sp, #4]
 800a2a0:	2302      	movs	r3, #2
 800a2a2:	9300      	str	r3, [sp, #0]
 800a2a4:	2300      	movs	r3, #0
 800a2a6:	460a      	mov	r2, r1
 800a2a8:	4911      	ldr	r1, [pc, #68]	@ (800a2f0 <xTimerCreateTimerTask+0x88>)
 800a2aa:	4812      	ldr	r0, [pc, #72]	@ (800a2f4 <xTimerCreateTimerTask+0x8c>)
 800a2ac:	f7fe fed8 	bl	8009060 <xTaskCreateStatic>
 800a2b0:	4603      	mov	r3, r0
 800a2b2:	4a11      	ldr	r2, [pc, #68]	@ (800a2f8 <xTimerCreateTimerTask+0x90>)
 800a2b4:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 800a2b6:	4b10      	ldr	r3, [pc, #64]	@ (800a2f8 <xTimerCreateTimerTask+0x90>)
 800a2b8:	681b      	ldr	r3, [r3, #0]
 800a2ba:	2b00      	cmp	r3, #0
 800a2bc:	d001      	beq.n	800a2c2 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 800a2be:	2301      	movs	r3, #1
 800a2c0:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 800a2c2:	697b      	ldr	r3, [r7, #20]
 800a2c4:	2b00      	cmp	r3, #0
 800a2c6:	d10b      	bne.n	800a2e0 <xTimerCreateTimerTask+0x78>
	__asm volatile
 800a2c8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a2cc:	f383 8811 	msr	BASEPRI, r3
 800a2d0:	f3bf 8f6f 	isb	sy
 800a2d4:	f3bf 8f4f 	dsb	sy
 800a2d8:	613b      	str	r3, [r7, #16]
}
 800a2da:	bf00      	nop
 800a2dc:	bf00      	nop
 800a2de:	e7fd      	b.n	800a2dc <xTimerCreateTimerTask+0x74>
	return xReturn;
 800a2e0:	697b      	ldr	r3, [r7, #20]
}
 800a2e2:	4618      	mov	r0, r3
 800a2e4:	3718      	adds	r7, #24
 800a2e6:	46bd      	mov	sp, r7
 800a2e8:	bd80      	pop	{r7, pc}
 800a2ea:	bf00      	nop
 800a2ec:	20000fe0 	.word	0x20000fe0
 800a2f0:	0800bde4 	.word	0x0800bde4
 800a2f4:	0800a435 	.word	0x0800a435
 800a2f8:	20000fe4 	.word	0x20000fe4

0800a2fc <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 800a2fc:	b580      	push	{r7, lr}
 800a2fe:	b08a      	sub	sp, #40	@ 0x28
 800a300:	af00      	add	r7, sp, #0
 800a302:	60f8      	str	r0, [r7, #12]
 800a304:	60b9      	str	r1, [r7, #8]
 800a306:	607a      	str	r2, [r7, #4]
 800a308:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 800a30a:	2300      	movs	r3, #0
 800a30c:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 800a30e:	68fb      	ldr	r3, [r7, #12]
 800a310:	2b00      	cmp	r3, #0
 800a312:	d10b      	bne.n	800a32c <xTimerGenericCommand+0x30>
	__asm volatile
 800a314:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a318:	f383 8811 	msr	BASEPRI, r3
 800a31c:	f3bf 8f6f 	isb	sy
 800a320:	f3bf 8f4f 	dsb	sy
 800a324:	623b      	str	r3, [r7, #32]
}
 800a326:	bf00      	nop
 800a328:	bf00      	nop
 800a32a:	e7fd      	b.n	800a328 <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 800a32c:	4b19      	ldr	r3, [pc, #100]	@ (800a394 <xTimerGenericCommand+0x98>)
 800a32e:	681b      	ldr	r3, [r3, #0]
 800a330:	2b00      	cmp	r3, #0
 800a332:	d02a      	beq.n	800a38a <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 800a334:	68bb      	ldr	r3, [r7, #8]
 800a336:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 800a338:	687b      	ldr	r3, [r7, #4]
 800a33a:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 800a33c:	68fb      	ldr	r3, [r7, #12]
 800a33e:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 800a340:	68bb      	ldr	r3, [r7, #8]
 800a342:	2b05      	cmp	r3, #5
 800a344:	dc18      	bgt.n	800a378 <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 800a346:	f7ff fd95 	bl	8009e74 <xTaskGetSchedulerState>
 800a34a:	4603      	mov	r3, r0
 800a34c:	2b02      	cmp	r3, #2
 800a34e:	d109      	bne.n	800a364 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 800a350:	4b10      	ldr	r3, [pc, #64]	@ (800a394 <xTimerGenericCommand+0x98>)
 800a352:	6818      	ldr	r0, [r3, #0]
 800a354:	f107 0110 	add.w	r1, r7, #16
 800a358:	2300      	movs	r3, #0
 800a35a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800a35c:	f7fe f808 	bl	8008370 <xQueueGenericSend>
 800a360:	6278      	str	r0, [r7, #36]	@ 0x24
 800a362:	e012      	b.n	800a38a <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 800a364:	4b0b      	ldr	r3, [pc, #44]	@ (800a394 <xTimerGenericCommand+0x98>)
 800a366:	6818      	ldr	r0, [r3, #0]
 800a368:	f107 0110 	add.w	r1, r7, #16
 800a36c:	2300      	movs	r3, #0
 800a36e:	2200      	movs	r2, #0
 800a370:	f7fd fffe 	bl	8008370 <xQueueGenericSend>
 800a374:	6278      	str	r0, [r7, #36]	@ 0x24
 800a376:	e008      	b.n	800a38a <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800a378:	4b06      	ldr	r3, [pc, #24]	@ (800a394 <xTimerGenericCommand+0x98>)
 800a37a:	6818      	ldr	r0, [r3, #0]
 800a37c:	f107 0110 	add.w	r1, r7, #16
 800a380:	2300      	movs	r3, #0
 800a382:	683a      	ldr	r2, [r7, #0]
 800a384:	f7fe f8f6 	bl	8008574 <xQueueGenericSendFromISR>
 800a388:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 800a38a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800a38c:	4618      	mov	r0, r3
 800a38e:	3728      	adds	r7, #40	@ 0x28
 800a390:	46bd      	mov	sp, r7
 800a392:	bd80      	pop	{r7, pc}
 800a394:	20000fe0 	.word	0x20000fe0

0800a398 <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 800a398:	b580      	push	{r7, lr}
 800a39a:	b088      	sub	sp, #32
 800a39c:	af02      	add	r7, sp, #8
 800a39e:	6078      	str	r0, [r7, #4]
 800a3a0:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a3a2:	4b23      	ldr	r3, [pc, #140]	@ (800a430 <prvProcessExpiredTimer+0x98>)
 800a3a4:	681b      	ldr	r3, [r3, #0]
 800a3a6:	68db      	ldr	r3, [r3, #12]
 800a3a8:	68db      	ldr	r3, [r3, #12]
 800a3aa:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800a3ac:	697b      	ldr	r3, [r7, #20]
 800a3ae:	3304      	adds	r3, #4
 800a3b0:	4618      	mov	r0, r3
 800a3b2:	f7fd fd47 	bl	8007e44 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800a3b6:	697b      	ldr	r3, [r7, #20]
 800a3b8:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800a3bc:	f003 0304 	and.w	r3, r3, #4
 800a3c0:	2b00      	cmp	r3, #0
 800a3c2:	d023      	beq.n	800a40c <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 800a3c4:	697b      	ldr	r3, [r7, #20]
 800a3c6:	699a      	ldr	r2, [r3, #24]
 800a3c8:	687b      	ldr	r3, [r7, #4]
 800a3ca:	18d1      	adds	r1, r2, r3
 800a3cc:	687b      	ldr	r3, [r7, #4]
 800a3ce:	683a      	ldr	r2, [r7, #0]
 800a3d0:	6978      	ldr	r0, [r7, #20]
 800a3d2:	f000 f8d5 	bl	800a580 <prvInsertTimerInActiveList>
 800a3d6:	4603      	mov	r3, r0
 800a3d8:	2b00      	cmp	r3, #0
 800a3da:	d020      	beq.n	800a41e <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800a3dc:	2300      	movs	r3, #0
 800a3de:	9300      	str	r3, [sp, #0]
 800a3e0:	2300      	movs	r3, #0
 800a3e2:	687a      	ldr	r2, [r7, #4]
 800a3e4:	2100      	movs	r1, #0
 800a3e6:	6978      	ldr	r0, [r7, #20]
 800a3e8:	f7ff ff88 	bl	800a2fc <xTimerGenericCommand>
 800a3ec:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 800a3ee:	693b      	ldr	r3, [r7, #16]
 800a3f0:	2b00      	cmp	r3, #0
 800a3f2:	d114      	bne.n	800a41e <prvProcessExpiredTimer+0x86>
	__asm volatile
 800a3f4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a3f8:	f383 8811 	msr	BASEPRI, r3
 800a3fc:	f3bf 8f6f 	isb	sy
 800a400:	f3bf 8f4f 	dsb	sy
 800a404:	60fb      	str	r3, [r7, #12]
}
 800a406:	bf00      	nop
 800a408:	bf00      	nop
 800a40a:	e7fd      	b.n	800a408 <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800a40c:	697b      	ldr	r3, [r7, #20]
 800a40e:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800a412:	f023 0301 	bic.w	r3, r3, #1
 800a416:	b2da      	uxtb	r2, r3
 800a418:	697b      	ldr	r3, [r7, #20]
 800a41a:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800a41e:	697b      	ldr	r3, [r7, #20]
 800a420:	6a1b      	ldr	r3, [r3, #32]
 800a422:	6978      	ldr	r0, [r7, #20]
 800a424:	4798      	blx	r3
}
 800a426:	bf00      	nop
 800a428:	3718      	adds	r7, #24
 800a42a:	46bd      	mov	sp, r7
 800a42c:	bd80      	pop	{r7, pc}
 800a42e:	bf00      	nop
 800a430:	20000fd8 	.word	0x20000fd8

0800a434 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 800a434:	b580      	push	{r7, lr}
 800a436:	b084      	sub	sp, #16
 800a438:	af00      	add	r7, sp, #0
 800a43a:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800a43c:	f107 0308 	add.w	r3, r7, #8
 800a440:	4618      	mov	r0, r3
 800a442:	f000 f859 	bl	800a4f8 <prvGetNextExpireTime>
 800a446:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 800a448:	68bb      	ldr	r3, [r7, #8]
 800a44a:	4619      	mov	r1, r3
 800a44c:	68f8      	ldr	r0, [r7, #12]
 800a44e:	f000 f805 	bl	800a45c <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 800a452:	f000 f8d7 	bl	800a604 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 800a456:	bf00      	nop
 800a458:	e7f0      	b.n	800a43c <prvTimerTask+0x8>
	...

0800a45c <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 800a45c:	b580      	push	{r7, lr}
 800a45e:	b084      	sub	sp, #16
 800a460:	af00      	add	r7, sp, #0
 800a462:	6078      	str	r0, [r7, #4]
 800a464:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 800a466:	f7ff f85f 	bl	8009528 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800a46a:	f107 0308 	add.w	r3, r7, #8
 800a46e:	4618      	mov	r0, r3
 800a470:	f000 f866 	bl	800a540 <prvSampleTimeNow>
 800a474:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 800a476:	68bb      	ldr	r3, [r7, #8]
 800a478:	2b00      	cmp	r3, #0
 800a47a:	d130      	bne.n	800a4de <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 800a47c:	683b      	ldr	r3, [r7, #0]
 800a47e:	2b00      	cmp	r3, #0
 800a480:	d10a      	bne.n	800a498 <prvProcessTimerOrBlockTask+0x3c>
 800a482:	687a      	ldr	r2, [r7, #4]
 800a484:	68fb      	ldr	r3, [r7, #12]
 800a486:	429a      	cmp	r2, r3
 800a488:	d806      	bhi.n	800a498 <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 800a48a:	f7ff f85b 	bl	8009544 <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 800a48e:	68f9      	ldr	r1, [r7, #12]
 800a490:	6878      	ldr	r0, [r7, #4]
 800a492:	f7ff ff81 	bl	800a398 <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 800a496:	e024      	b.n	800a4e2 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 800a498:	683b      	ldr	r3, [r7, #0]
 800a49a:	2b00      	cmp	r3, #0
 800a49c:	d008      	beq.n	800a4b0 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 800a49e:	4b13      	ldr	r3, [pc, #76]	@ (800a4ec <prvProcessTimerOrBlockTask+0x90>)
 800a4a0:	681b      	ldr	r3, [r3, #0]
 800a4a2:	681b      	ldr	r3, [r3, #0]
 800a4a4:	2b00      	cmp	r3, #0
 800a4a6:	d101      	bne.n	800a4ac <prvProcessTimerOrBlockTask+0x50>
 800a4a8:	2301      	movs	r3, #1
 800a4aa:	e000      	b.n	800a4ae <prvProcessTimerOrBlockTask+0x52>
 800a4ac:	2300      	movs	r3, #0
 800a4ae:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 800a4b0:	4b0f      	ldr	r3, [pc, #60]	@ (800a4f0 <prvProcessTimerOrBlockTask+0x94>)
 800a4b2:	6818      	ldr	r0, [r3, #0]
 800a4b4:	687a      	ldr	r2, [r7, #4]
 800a4b6:	68fb      	ldr	r3, [r7, #12]
 800a4b8:	1ad3      	subs	r3, r2, r3
 800a4ba:	683a      	ldr	r2, [r7, #0]
 800a4bc:	4619      	mov	r1, r3
 800a4be:	f7fe fd9b 	bl	8008ff8 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 800a4c2:	f7ff f83f 	bl	8009544 <xTaskResumeAll>
 800a4c6:	4603      	mov	r3, r0
 800a4c8:	2b00      	cmp	r3, #0
 800a4ca:	d10a      	bne.n	800a4e2 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 800a4cc:	4b09      	ldr	r3, [pc, #36]	@ (800a4f4 <prvProcessTimerOrBlockTask+0x98>)
 800a4ce:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a4d2:	601a      	str	r2, [r3, #0]
 800a4d4:	f3bf 8f4f 	dsb	sy
 800a4d8:	f3bf 8f6f 	isb	sy
}
 800a4dc:	e001      	b.n	800a4e2 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 800a4de:	f7ff f831 	bl	8009544 <xTaskResumeAll>
}
 800a4e2:	bf00      	nop
 800a4e4:	3710      	adds	r7, #16
 800a4e6:	46bd      	mov	sp, r7
 800a4e8:	bd80      	pop	{r7, pc}
 800a4ea:	bf00      	nop
 800a4ec:	20000fdc 	.word	0x20000fdc
 800a4f0:	20000fe0 	.word	0x20000fe0
 800a4f4:	e000ed04 	.word	0xe000ed04

0800a4f8 <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 800a4f8:	b480      	push	{r7}
 800a4fa:	b085      	sub	sp, #20
 800a4fc:	af00      	add	r7, sp, #0
 800a4fe:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 800a500:	4b0e      	ldr	r3, [pc, #56]	@ (800a53c <prvGetNextExpireTime+0x44>)
 800a502:	681b      	ldr	r3, [r3, #0]
 800a504:	681b      	ldr	r3, [r3, #0]
 800a506:	2b00      	cmp	r3, #0
 800a508:	d101      	bne.n	800a50e <prvGetNextExpireTime+0x16>
 800a50a:	2201      	movs	r2, #1
 800a50c:	e000      	b.n	800a510 <prvGetNextExpireTime+0x18>
 800a50e:	2200      	movs	r2, #0
 800a510:	687b      	ldr	r3, [r7, #4]
 800a512:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 800a514:	687b      	ldr	r3, [r7, #4]
 800a516:	681b      	ldr	r3, [r3, #0]
 800a518:	2b00      	cmp	r3, #0
 800a51a:	d105      	bne.n	800a528 <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800a51c:	4b07      	ldr	r3, [pc, #28]	@ (800a53c <prvGetNextExpireTime+0x44>)
 800a51e:	681b      	ldr	r3, [r3, #0]
 800a520:	68db      	ldr	r3, [r3, #12]
 800a522:	681b      	ldr	r3, [r3, #0]
 800a524:	60fb      	str	r3, [r7, #12]
 800a526:	e001      	b.n	800a52c <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 800a528:	2300      	movs	r3, #0
 800a52a:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 800a52c:	68fb      	ldr	r3, [r7, #12]
}
 800a52e:	4618      	mov	r0, r3
 800a530:	3714      	adds	r7, #20
 800a532:	46bd      	mov	sp, r7
 800a534:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a538:	4770      	bx	lr
 800a53a:	bf00      	nop
 800a53c:	20000fd8 	.word	0x20000fd8

0800a540 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 800a540:	b580      	push	{r7, lr}
 800a542:	b084      	sub	sp, #16
 800a544:	af00      	add	r7, sp, #0
 800a546:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 800a548:	f7ff f89a 	bl	8009680 <xTaskGetTickCount>
 800a54c:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 800a54e:	4b0b      	ldr	r3, [pc, #44]	@ (800a57c <prvSampleTimeNow+0x3c>)
 800a550:	681b      	ldr	r3, [r3, #0]
 800a552:	68fa      	ldr	r2, [r7, #12]
 800a554:	429a      	cmp	r2, r3
 800a556:	d205      	bcs.n	800a564 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 800a558:	f000 f93a 	bl	800a7d0 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 800a55c:	687b      	ldr	r3, [r7, #4]
 800a55e:	2201      	movs	r2, #1
 800a560:	601a      	str	r2, [r3, #0]
 800a562:	e002      	b.n	800a56a <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 800a564:	687b      	ldr	r3, [r7, #4]
 800a566:	2200      	movs	r2, #0
 800a568:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 800a56a:	4a04      	ldr	r2, [pc, #16]	@ (800a57c <prvSampleTimeNow+0x3c>)
 800a56c:	68fb      	ldr	r3, [r7, #12]
 800a56e:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 800a570:	68fb      	ldr	r3, [r7, #12]
}
 800a572:	4618      	mov	r0, r3
 800a574:	3710      	adds	r7, #16
 800a576:	46bd      	mov	sp, r7
 800a578:	bd80      	pop	{r7, pc}
 800a57a:	bf00      	nop
 800a57c:	20000fe8 	.word	0x20000fe8

0800a580 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 800a580:	b580      	push	{r7, lr}
 800a582:	b086      	sub	sp, #24
 800a584:	af00      	add	r7, sp, #0
 800a586:	60f8      	str	r0, [r7, #12]
 800a588:	60b9      	str	r1, [r7, #8]
 800a58a:	607a      	str	r2, [r7, #4]
 800a58c:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 800a58e:	2300      	movs	r3, #0
 800a590:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 800a592:	68fb      	ldr	r3, [r7, #12]
 800a594:	68ba      	ldr	r2, [r7, #8]
 800a596:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800a598:	68fb      	ldr	r3, [r7, #12]
 800a59a:	68fa      	ldr	r2, [r7, #12]
 800a59c:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 800a59e:	68ba      	ldr	r2, [r7, #8]
 800a5a0:	687b      	ldr	r3, [r7, #4]
 800a5a2:	429a      	cmp	r2, r3
 800a5a4:	d812      	bhi.n	800a5cc <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a5a6:	687a      	ldr	r2, [r7, #4]
 800a5a8:	683b      	ldr	r3, [r7, #0]
 800a5aa:	1ad2      	subs	r2, r2, r3
 800a5ac:	68fb      	ldr	r3, [r7, #12]
 800a5ae:	699b      	ldr	r3, [r3, #24]
 800a5b0:	429a      	cmp	r2, r3
 800a5b2:	d302      	bcc.n	800a5ba <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 800a5b4:	2301      	movs	r3, #1
 800a5b6:	617b      	str	r3, [r7, #20]
 800a5b8:	e01b      	b.n	800a5f2 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 800a5ba:	4b10      	ldr	r3, [pc, #64]	@ (800a5fc <prvInsertTimerInActiveList+0x7c>)
 800a5bc:	681a      	ldr	r2, [r3, #0]
 800a5be:	68fb      	ldr	r3, [r7, #12]
 800a5c0:	3304      	adds	r3, #4
 800a5c2:	4619      	mov	r1, r3
 800a5c4:	4610      	mov	r0, r2
 800a5c6:	f7fd fc04 	bl	8007dd2 <vListInsert>
 800a5ca:	e012      	b.n	800a5f2 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 800a5cc:	687a      	ldr	r2, [r7, #4]
 800a5ce:	683b      	ldr	r3, [r7, #0]
 800a5d0:	429a      	cmp	r2, r3
 800a5d2:	d206      	bcs.n	800a5e2 <prvInsertTimerInActiveList+0x62>
 800a5d4:	68ba      	ldr	r2, [r7, #8]
 800a5d6:	683b      	ldr	r3, [r7, #0]
 800a5d8:	429a      	cmp	r2, r3
 800a5da:	d302      	bcc.n	800a5e2 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 800a5dc:	2301      	movs	r3, #1
 800a5de:	617b      	str	r3, [r7, #20]
 800a5e0:	e007      	b.n	800a5f2 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800a5e2:	4b07      	ldr	r3, [pc, #28]	@ (800a600 <prvInsertTimerInActiveList+0x80>)
 800a5e4:	681a      	ldr	r2, [r3, #0]
 800a5e6:	68fb      	ldr	r3, [r7, #12]
 800a5e8:	3304      	adds	r3, #4
 800a5ea:	4619      	mov	r1, r3
 800a5ec:	4610      	mov	r0, r2
 800a5ee:	f7fd fbf0 	bl	8007dd2 <vListInsert>
		}
	}

	return xProcessTimerNow;
 800a5f2:	697b      	ldr	r3, [r7, #20]
}
 800a5f4:	4618      	mov	r0, r3
 800a5f6:	3718      	adds	r7, #24
 800a5f8:	46bd      	mov	sp, r7
 800a5fa:	bd80      	pop	{r7, pc}
 800a5fc:	20000fdc 	.word	0x20000fdc
 800a600:	20000fd8 	.word	0x20000fd8

0800a604 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 800a604:	b580      	push	{r7, lr}
 800a606:	b08e      	sub	sp, #56	@ 0x38
 800a608:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800a60a:	e0ce      	b.n	800a7aa <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 800a60c:	687b      	ldr	r3, [r7, #4]
 800a60e:	2b00      	cmp	r3, #0
 800a610:	da19      	bge.n	800a646 <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 800a612:	1d3b      	adds	r3, r7, #4
 800a614:	3304      	adds	r3, #4
 800a616:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 800a618:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a61a:	2b00      	cmp	r3, #0
 800a61c:	d10b      	bne.n	800a636 <prvProcessReceivedCommands+0x32>
	__asm volatile
 800a61e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a622:	f383 8811 	msr	BASEPRI, r3
 800a626:	f3bf 8f6f 	isb	sy
 800a62a:	f3bf 8f4f 	dsb	sy
 800a62e:	61fb      	str	r3, [r7, #28]
}
 800a630:	bf00      	nop
 800a632:	bf00      	nop
 800a634:	e7fd      	b.n	800a632 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 800a636:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a638:	681b      	ldr	r3, [r3, #0]
 800a63a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800a63c:	6850      	ldr	r0, [r2, #4]
 800a63e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800a640:	6892      	ldr	r2, [r2, #8]
 800a642:	4611      	mov	r1, r2
 800a644:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 800a646:	687b      	ldr	r3, [r7, #4]
 800a648:	2b00      	cmp	r3, #0
 800a64a:	f2c0 80ae 	blt.w	800a7aa <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 800a64e:	68fb      	ldr	r3, [r7, #12]
 800a650:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 800a652:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a654:	695b      	ldr	r3, [r3, #20]
 800a656:	2b00      	cmp	r3, #0
 800a658:	d004      	beq.n	800a664 <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800a65a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a65c:	3304      	adds	r3, #4
 800a65e:	4618      	mov	r0, r3
 800a660:	f7fd fbf0 	bl	8007e44 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 800a664:	463b      	mov	r3, r7
 800a666:	4618      	mov	r0, r3
 800a668:	f7ff ff6a 	bl	800a540 <prvSampleTimeNow>
 800a66c:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 800a66e:	687b      	ldr	r3, [r7, #4]
 800a670:	2b09      	cmp	r3, #9
 800a672:	f200 8097 	bhi.w	800a7a4 <prvProcessReceivedCommands+0x1a0>
 800a676:	a201      	add	r2, pc, #4	@ (adr r2, 800a67c <prvProcessReceivedCommands+0x78>)
 800a678:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a67c:	0800a6a5 	.word	0x0800a6a5
 800a680:	0800a6a5 	.word	0x0800a6a5
 800a684:	0800a6a5 	.word	0x0800a6a5
 800a688:	0800a71b 	.word	0x0800a71b
 800a68c:	0800a72f 	.word	0x0800a72f
 800a690:	0800a77b 	.word	0x0800a77b
 800a694:	0800a6a5 	.word	0x0800a6a5
 800a698:	0800a6a5 	.word	0x0800a6a5
 800a69c:	0800a71b 	.word	0x0800a71b
 800a6a0:	0800a72f 	.word	0x0800a72f
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800a6a4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a6a6:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800a6aa:	f043 0301 	orr.w	r3, r3, #1
 800a6ae:	b2da      	uxtb	r2, r3
 800a6b0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a6b2:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 800a6b6:	68ba      	ldr	r2, [r7, #8]
 800a6b8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a6ba:	699b      	ldr	r3, [r3, #24]
 800a6bc:	18d1      	adds	r1, r2, r3
 800a6be:	68bb      	ldr	r3, [r7, #8]
 800a6c0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a6c2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800a6c4:	f7ff ff5c 	bl	800a580 <prvInsertTimerInActiveList>
 800a6c8:	4603      	mov	r3, r0
 800a6ca:	2b00      	cmp	r3, #0
 800a6cc:	d06c      	beq.n	800a7a8 <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800a6ce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a6d0:	6a1b      	ldr	r3, [r3, #32]
 800a6d2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800a6d4:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800a6d6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a6d8:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800a6dc:	f003 0304 	and.w	r3, r3, #4
 800a6e0:	2b00      	cmp	r3, #0
 800a6e2:	d061      	beq.n	800a7a8 <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 800a6e4:	68ba      	ldr	r2, [r7, #8]
 800a6e6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a6e8:	699b      	ldr	r3, [r3, #24]
 800a6ea:	441a      	add	r2, r3
 800a6ec:	2300      	movs	r3, #0
 800a6ee:	9300      	str	r3, [sp, #0]
 800a6f0:	2300      	movs	r3, #0
 800a6f2:	2100      	movs	r1, #0
 800a6f4:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800a6f6:	f7ff fe01 	bl	800a2fc <xTimerGenericCommand>
 800a6fa:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 800a6fc:	6a3b      	ldr	r3, [r7, #32]
 800a6fe:	2b00      	cmp	r3, #0
 800a700:	d152      	bne.n	800a7a8 <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 800a702:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a706:	f383 8811 	msr	BASEPRI, r3
 800a70a:	f3bf 8f6f 	isb	sy
 800a70e:	f3bf 8f4f 	dsb	sy
 800a712:	61bb      	str	r3, [r7, #24]
}
 800a714:	bf00      	nop
 800a716:	bf00      	nop
 800a718:	e7fd      	b.n	800a716 <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800a71a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a71c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800a720:	f023 0301 	bic.w	r3, r3, #1
 800a724:	b2da      	uxtb	r2, r3
 800a726:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a728:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800a72c:	e03d      	b.n	800a7aa <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 800a72e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a730:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800a734:	f043 0301 	orr.w	r3, r3, #1
 800a738:	b2da      	uxtb	r2, r3
 800a73a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a73c:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 800a740:	68ba      	ldr	r2, [r7, #8]
 800a742:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a744:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 800a746:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a748:	699b      	ldr	r3, [r3, #24]
 800a74a:	2b00      	cmp	r3, #0
 800a74c:	d10b      	bne.n	800a766 <prvProcessReceivedCommands+0x162>
	__asm volatile
 800a74e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a752:	f383 8811 	msr	BASEPRI, r3
 800a756:	f3bf 8f6f 	isb	sy
 800a75a:	f3bf 8f4f 	dsb	sy
 800a75e:	617b      	str	r3, [r7, #20]
}
 800a760:	bf00      	nop
 800a762:	bf00      	nop
 800a764:	e7fd      	b.n	800a762 <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 800a766:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a768:	699a      	ldr	r2, [r3, #24]
 800a76a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a76c:	18d1      	adds	r1, r2, r3
 800a76e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a770:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a772:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800a774:	f7ff ff04 	bl	800a580 <prvInsertTimerInActiveList>
					break;
 800a778:	e017      	b.n	800a7aa <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 800a77a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a77c:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800a780:	f003 0302 	and.w	r3, r3, #2
 800a784:	2b00      	cmp	r3, #0
 800a786:	d103      	bne.n	800a790 <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 800a788:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 800a78a:	f000 fc05 	bl	800af98 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 800a78e:	e00c      	b.n	800a7aa <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 800a790:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a792:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800a796:	f023 0301 	bic.w	r3, r3, #1
 800a79a:	b2da      	uxtb	r2, r3
 800a79c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a79e:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 800a7a2:	e002      	b.n	800a7aa <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 800a7a4:	bf00      	nop
 800a7a6:	e000      	b.n	800a7aa <prvProcessReceivedCommands+0x1a6>
					break;
 800a7a8:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 800a7aa:	4b08      	ldr	r3, [pc, #32]	@ (800a7cc <prvProcessReceivedCommands+0x1c8>)
 800a7ac:	681b      	ldr	r3, [r3, #0]
 800a7ae:	1d39      	adds	r1, r7, #4
 800a7b0:	2200      	movs	r2, #0
 800a7b2:	4618      	mov	r0, r3
 800a7b4:	f7fe f80c 	bl	80087d0 <xQueueReceive>
 800a7b8:	4603      	mov	r3, r0
 800a7ba:	2b00      	cmp	r3, #0
 800a7bc:	f47f af26 	bne.w	800a60c <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 800a7c0:	bf00      	nop
 800a7c2:	bf00      	nop
 800a7c4:	3730      	adds	r7, #48	@ 0x30
 800a7c6:	46bd      	mov	sp, r7
 800a7c8:	bd80      	pop	{r7, pc}
 800a7ca:	bf00      	nop
 800a7cc:	20000fe0 	.word	0x20000fe0

0800a7d0 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 800a7d0:	b580      	push	{r7, lr}
 800a7d2:	b088      	sub	sp, #32
 800a7d4:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800a7d6:	e049      	b.n	800a86c <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 800a7d8:	4b2e      	ldr	r3, [pc, #184]	@ (800a894 <prvSwitchTimerLists+0xc4>)
 800a7da:	681b      	ldr	r3, [r3, #0]
 800a7dc:	68db      	ldr	r3, [r3, #12]
 800a7de:	681b      	ldr	r3, [r3, #0]
 800a7e0:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800a7e2:	4b2c      	ldr	r3, [pc, #176]	@ (800a894 <prvSwitchTimerLists+0xc4>)
 800a7e4:	681b      	ldr	r3, [r3, #0]
 800a7e6:	68db      	ldr	r3, [r3, #12]
 800a7e8:	68db      	ldr	r3, [r3, #12]
 800a7ea:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 800a7ec:	68fb      	ldr	r3, [r7, #12]
 800a7ee:	3304      	adds	r3, #4
 800a7f0:	4618      	mov	r0, r3
 800a7f2:	f7fd fb27 	bl	8007e44 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 800a7f6:	68fb      	ldr	r3, [r7, #12]
 800a7f8:	6a1b      	ldr	r3, [r3, #32]
 800a7fa:	68f8      	ldr	r0, [r7, #12]
 800a7fc:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 800a7fe:	68fb      	ldr	r3, [r7, #12]
 800a800:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 800a804:	f003 0304 	and.w	r3, r3, #4
 800a808:	2b00      	cmp	r3, #0
 800a80a:	d02f      	beq.n	800a86c <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 800a80c:	68fb      	ldr	r3, [r7, #12]
 800a80e:	699b      	ldr	r3, [r3, #24]
 800a810:	693a      	ldr	r2, [r7, #16]
 800a812:	4413      	add	r3, r2
 800a814:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 800a816:	68ba      	ldr	r2, [r7, #8]
 800a818:	693b      	ldr	r3, [r7, #16]
 800a81a:	429a      	cmp	r2, r3
 800a81c:	d90e      	bls.n	800a83c <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 800a81e:	68fb      	ldr	r3, [r7, #12]
 800a820:	68ba      	ldr	r2, [r7, #8]
 800a822:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 800a824:	68fb      	ldr	r3, [r7, #12]
 800a826:	68fa      	ldr	r2, [r7, #12]
 800a828:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 800a82a:	4b1a      	ldr	r3, [pc, #104]	@ (800a894 <prvSwitchTimerLists+0xc4>)
 800a82c:	681a      	ldr	r2, [r3, #0]
 800a82e:	68fb      	ldr	r3, [r7, #12]
 800a830:	3304      	adds	r3, #4
 800a832:	4619      	mov	r1, r3
 800a834:	4610      	mov	r0, r2
 800a836:	f7fd facc 	bl	8007dd2 <vListInsert>
 800a83a:	e017      	b.n	800a86c <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 800a83c:	2300      	movs	r3, #0
 800a83e:	9300      	str	r3, [sp, #0]
 800a840:	2300      	movs	r3, #0
 800a842:	693a      	ldr	r2, [r7, #16]
 800a844:	2100      	movs	r1, #0
 800a846:	68f8      	ldr	r0, [r7, #12]
 800a848:	f7ff fd58 	bl	800a2fc <xTimerGenericCommand>
 800a84c:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 800a84e:	687b      	ldr	r3, [r7, #4]
 800a850:	2b00      	cmp	r3, #0
 800a852:	d10b      	bne.n	800a86c <prvSwitchTimerLists+0x9c>
	__asm volatile
 800a854:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a858:	f383 8811 	msr	BASEPRI, r3
 800a85c:	f3bf 8f6f 	isb	sy
 800a860:	f3bf 8f4f 	dsb	sy
 800a864:	603b      	str	r3, [r7, #0]
}
 800a866:	bf00      	nop
 800a868:	bf00      	nop
 800a86a:	e7fd      	b.n	800a868 <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 800a86c:	4b09      	ldr	r3, [pc, #36]	@ (800a894 <prvSwitchTimerLists+0xc4>)
 800a86e:	681b      	ldr	r3, [r3, #0]
 800a870:	681b      	ldr	r3, [r3, #0]
 800a872:	2b00      	cmp	r3, #0
 800a874:	d1b0      	bne.n	800a7d8 <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 800a876:	4b07      	ldr	r3, [pc, #28]	@ (800a894 <prvSwitchTimerLists+0xc4>)
 800a878:	681b      	ldr	r3, [r3, #0]
 800a87a:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 800a87c:	4b06      	ldr	r3, [pc, #24]	@ (800a898 <prvSwitchTimerLists+0xc8>)
 800a87e:	681b      	ldr	r3, [r3, #0]
 800a880:	4a04      	ldr	r2, [pc, #16]	@ (800a894 <prvSwitchTimerLists+0xc4>)
 800a882:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 800a884:	4a04      	ldr	r2, [pc, #16]	@ (800a898 <prvSwitchTimerLists+0xc8>)
 800a886:	697b      	ldr	r3, [r7, #20]
 800a888:	6013      	str	r3, [r2, #0]
}
 800a88a:	bf00      	nop
 800a88c:	3718      	adds	r7, #24
 800a88e:	46bd      	mov	sp, r7
 800a890:	bd80      	pop	{r7, pc}
 800a892:	bf00      	nop
 800a894:	20000fd8 	.word	0x20000fd8
 800a898:	20000fdc 	.word	0x20000fdc

0800a89c <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 800a89c:	b580      	push	{r7, lr}
 800a89e:	b082      	sub	sp, #8
 800a8a0:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 800a8a2:	f000 f989 	bl	800abb8 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 800a8a6:	4b15      	ldr	r3, [pc, #84]	@ (800a8fc <prvCheckForValidListAndQueue+0x60>)
 800a8a8:	681b      	ldr	r3, [r3, #0]
 800a8aa:	2b00      	cmp	r3, #0
 800a8ac:	d120      	bne.n	800a8f0 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 800a8ae:	4814      	ldr	r0, [pc, #80]	@ (800a900 <prvCheckForValidListAndQueue+0x64>)
 800a8b0:	f7fd fa3e 	bl	8007d30 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 800a8b4:	4813      	ldr	r0, [pc, #76]	@ (800a904 <prvCheckForValidListAndQueue+0x68>)
 800a8b6:	f7fd fa3b 	bl	8007d30 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 800a8ba:	4b13      	ldr	r3, [pc, #76]	@ (800a908 <prvCheckForValidListAndQueue+0x6c>)
 800a8bc:	4a10      	ldr	r2, [pc, #64]	@ (800a900 <prvCheckForValidListAndQueue+0x64>)
 800a8be:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 800a8c0:	4b12      	ldr	r3, [pc, #72]	@ (800a90c <prvCheckForValidListAndQueue+0x70>)
 800a8c2:	4a10      	ldr	r2, [pc, #64]	@ (800a904 <prvCheckForValidListAndQueue+0x68>)
 800a8c4:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 800a8c6:	2300      	movs	r3, #0
 800a8c8:	9300      	str	r3, [sp, #0]
 800a8ca:	4b11      	ldr	r3, [pc, #68]	@ (800a910 <prvCheckForValidListAndQueue+0x74>)
 800a8cc:	4a11      	ldr	r2, [pc, #68]	@ (800a914 <prvCheckForValidListAndQueue+0x78>)
 800a8ce:	2110      	movs	r1, #16
 800a8d0:	200a      	movs	r0, #10
 800a8d2:	f7fd fb4b 	bl	8007f6c <xQueueGenericCreateStatic>
 800a8d6:	4603      	mov	r3, r0
 800a8d8:	4a08      	ldr	r2, [pc, #32]	@ (800a8fc <prvCheckForValidListAndQueue+0x60>)
 800a8da:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 800a8dc:	4b07      	ldr	r3, [pc, #28]	@ (800a8fc <prvCheckForValidListAndQueue+0x60>)
 800a8de:	681b      	ldr	r3, [r3, #0]
 800a8e0:	2b00      	cmp	r3, #0
 800a8e2:	d005      	beq.n	800a8f0 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 800a8e4:	4b05      	ldr	r3, [pc, #20]	@ (800a8fc <prvCheckForValidListAndQueue+0x60>)
 800a8e6:	681b      	ldr	r3, [r3, #0]
 800a8e8:	490b      	ldr	r1, [pc, #44]	@ (800a918 <prvCheckForValidListAndQueue+0x7c>)
 800a8ea:	4618      	mov	r0, r3
 800a8ec:	f7fe fb30 	bl	8008f50 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 800a8f0:	f000 f994 	bl	800ac1c <vPortExitCritical>
}
 800a8f4:	bf00      	nop
 800a8f6:	46bd      	mov	sp, r7
 800a8f8:	bd80      	pop	{r7, pc}
 800a8fa:	bf00      	nop
 800a8fc:	20000fe0 	.word	0x20000fe0
 800a900:	20000fb0 	.word	0x20000fb0
 800a904:	20000fc4 	.word	0x20000fc4
 800a908:	20000fd8 	.word	0x20000fd8
 800a90c:	20000fdc 	.word	0x20000fdc
 800a910:	2000108c 	.word	0x2000108c
 800a914:	20000fec 	.word	0x20000fec
 800a918:	0800bdec 	.word	0x0800bdec

0800a91c <xTimerPendFunctionCallFromISR>:
/*-----------------------------------------------------------*/

#if( INCLUDE_xTimerPendFunctionCall == 1 )

	BaseType_t xTimerPendFunctionCallFromISR( PendedFunction_t xFunctionToPend, void *pvParameter1, uint32_t ulParameter2, BaseType_t *pxHigherPriorityTaskWoken )
	{
 800a91c:	b580      	push	{r7, lr}
 800a91e:	b08a      	sub	sp, #40	@ 0x28
 800a920:	af00      	add	r7, sp, #0
 800a922:	60f8      	str	r0, [r7, #12]
 800a924:	60b9      	str	r1, [r7, #8]
 800a926:	607a      	str	r2, [r7, #4]
 800a928:	603b      	str	r3, [r7, #0]
	DaemonTaskMessage_t xMessage;
	BaseType_t xReturn;

		/* Complete the message with the function parameters and post it to the
		daemon task. */
		xMessage.xMessageID = tmrCOMMAND_EXECUTE_CALLBACK_FROM_ISR;
 800a92a:	f06f 0301 	mvn.w	r3, #1
 800a92e:	617b      	str	r3, [r7, #20]
		xMessage.u.xCallbackParameters.pxCallbackFunction = xFunctionToPend;
 800a930:	68fb      	ldr	r3, [r7, #12]
 800a932:	61bb      	str	r3, [r7, #24]
		xMessage.u.xCallbackParameters.pvParameter1 = pvParameter1;
 800a934:	68bb      	ldr	r3, [r7, #8]
 800a936:	61fb      	str	r3, [r7, #28]
		xMessage.u.xCallbackParameters.ulParameter2 = ulParameter2;
 800a938:	687b      	ldr	r3, [r7, #4]
 800a93a:	623b      	str	r3, [r7, #32]

		xReturn = xQueueSendFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 800a93c:	4b06      	ldr	r3, [pc, #24]	@ (800a958 <xTimerPendFunctionCallFromISR+0x3c>)
 800a93e:	6818      	ldr	r0, [r3, #0]
 800a940:	f107 0114 	add.w	r1, r7, #20
 800a944:	2300      	movs	r3, #0
 800a946:	683a      	ldr	r2, [r7, #0]
 800a948:	f7fd fe14 	bl	8008574 <xQueueGenericSendFromISR>
 800a94c:	6278      	str	r0, [r7, #36]	@ 0x24

		tracePEND_FUNC_CALL_FROM_ISR( xFunctionToPend, pvParameter1, ulParameter2, xReturn );

		return xReturn;
 800a94e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
	}
 800a950:	4618      	mov	r0, r3
 800a952:	3728      	adds	r7, #40	@ 0x28
 800a954:	46bd      	mov	sp, r7
 800a956:	bd80      	pop	{r7, pc}
 800a958:	20000fe0 	.word	0x20000fe0

0800a95c <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800a95c:	b480      	push	{r7}
 800a95e:	b085      	sub	sp, #20
 800a960:	af00      	add	r7, sp, #0
 800a962:	60f8      	str	r0, [r7, #12]
 800a964:	60b9      	str	r1, [r7, #8]
 800a966:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800a968:	68fb      	ldr	r3, [r7, #12]
 800a96a:	3b04      	subs	r3, #4
 800a96c:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800a96e:	68fb      	ldr	r3, [r7, #12]
 800a970:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800a974:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800a976:	68fb      	ldr	r3, [r7, #12]
 800a978:	3b04      	subs	r3, #4
 800a97a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800a97c:	68bb      	ldr	r3, [r7, #8]
 800a97e:	f023 0201 	bic.w	r2, r3, #1
 800a982:	68fb      	ldr	r3, [r7, #12]
 800a984:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800a986:	68fb      	ldr	r3, [r7, #12]
 800a988:	3b04      	subs	r3, #4
 800a98a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800a98c:	4a0c      	ldr	r2, [pc, #48]	@ (800a9c0 <pxPortInitialiseStack+0x64>)
 800a98e:	68fb      	ldr	r3, [r7, #12]
 800a990:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800a992:	68fb      	ldr	r3, [r7, #12]
 800a994:	3b14      	subs	r3, #20
 800a996:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800a998:	687a      	ldr	r2, [r7, #4]
 800a99a:	68fb      	ldr	r3, [r7, #12]
 800a99c:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800a99e:	68fb      	ldr	r3, [r7, #12]
 800a9a0:	3b04      	subs	r3, #4
 800a9a2:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800a9a4:	68fb      	ldr	r3, [r7, #12]
 800a9a6:	f06f 0202 	mvn.w	r2, #2
 800a9aa:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800a9ac:	68fb      	ldr	r3, [r7, #12]
 800a9ae:	3b20      	subs	r3, #32
 800a9b0:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800a9b2:	68fb      	ldr	r3, [r7, #12]
}
 800a9b4:	4618      	mov	r0, r3
 800a9b6:	3714      	adds	r7, #20
 800a9b8:	46bd      	mov	sp, r7
 800a9ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a9be:	4770      	bx	lr
 800a9c0:	0800a9c5 	.word	0x0800a9c5

0800a9c4 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800a9c4:	b480      	push	{r7}
 800a9c6:	b085      	sub	sp, #20
 800a9c8:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800a9ca:	2300      	movs	r3, #0
 800a9cc:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800a9ce:	4b13      	ldr	r3, [pc, #76]	@ (800aa1c <prvTaskExitError+0x58>)
 800a9d0:	681b      	ldr	r3, [r3, #0]
 800a9d2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800a9d6:	d00b      	beq.n	800a9f0 <prvTaskExitError+0x2c>
	__asm volatile
 800a9d8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a9dc:	f383 8811 	msr	BASEPRI, r3
 800a9e0:	f3bf 8f6f 	isb	sy
 800a9e4:	f3bf 8f4f 	dsb	sy
 800a9e8:	60fb      	str	r3, [r7, #12]
}
 800a9ea:	bf00      	nop
 800a9ec:	bf00      	nop
 800a9ee:	e7fd      	b.n	800a9ec <prvTaskExitError+0x28>
	__asm volatile
 800a9f0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a9f4:	f383 8811 	msr	BASEPRI, r3
 800a9f8:	f3bf 8f6f 	isb	sy
 800a9fc:	f3bf 8f4f 	dsb	sy
 800aa00:	60bb      	str	r3, [r7, #8]
}
 800aa02:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800aa04:	bf00      	nop
 800aa06:	687b      	ldr	r3, [r7, #4]
 800aa08:	2b00      	cmp	r3, #0
 800aa0a:	d0fc      	beq.n	800aa06 <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800aa0c:	bf00      	nop
 800aa0e:	bf00      	nop
 800aa10:	3714      	adds	r7, #20
 800aa12:	46bd      	mov	sp, r7
 800aa14:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa18:	4770      	bx	lr
 800aa1a:	bf00      	nop
 800aa1c:	2000001c 	.word	0x2000001c

0800aa20 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800aa20:	4b07      	ldr	r3, [pc, #28]	@ (800aa40 <pxCurrentTCBConst2>)
 800aa22:	6819      	ldr	r1, [r3, #0]
 800aa24:	6808      	ldr	r0, [r1, #0]
 800aa26:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800aa2a:	f380 8809 	msr	PSP, r0
 800aa2e:	f3bf 8f6f 	isb	sy
 800aa32:	f04f 0000 	mov.w	r0, #0
 800aa36:	f380 8811 	msr	BASEPRI, r0
 800aa3a:	4770      	bx	lr
 800aa3c:	f3af 8000 	nop.w

0800aa40 <pxCurrentTCBConst2>:
 800aa40:	20000ab0 	.word	0x20000ab0
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800aa44:	bf00      	nop
 800aa46:	bf00      	nop

0800aa48 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800aa48:	4808      	ldr	r0, [pc, #32]	@ (800aa6c <prvPortStartFirstTask+0x24>)
 800aa4a:	6800      	ldr	r0, [r0, #0]
 800aa4c:	6800      	ldr	r0, [r0, #0]
 800aa4e:	f380 8808 	msr	MSP, r0
 800aa52:	f04f 0000 	mov.w	r0, #0
 800aa56:	f380 8814 	msr	CONTROL, r0
 800aa5a:	b662      	cpsie	i
 800aa5c:	b661      	cpsie	f
 800aa5e:	f3bf 8f4f 	dsb	sy
 800aa62:	f3bf 8f6f 	isb	sy
 800aa66:	df00      	svc	0
 800aa68:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800aa6a:	bf00      	nop
 800aa6c:	e000ed08 	.word	0xe000ed08

0800aa70 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800aa70:	b580      	push	{r7, lr}
 800aa72:	b086      	sub	sp, #24
 800aa74:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800aa76:	4b47      	ldr	r3, [pc, #284]	@ (800ab94 <xPortStartScheduler+0x124>)
 800aa78:	681b      	ldr	r3, [r3, #0]
 800aa7a:	4a47      	ldr	r2, [pc, #284]	@ (800ab98 <xPortStartScheduler+0x128>)
 800aa7c:	4293      	cmp	r3, r2
 800aa7e:	d10b      	bne.n	800aa98 <xPortStartScheduler+0x28>
	__asm volatile
 800aa80:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800aa84:	f383 8811 	msr	BASEPRI, r3
 800aa88:	f3bf 8f6f 	isb	sy
 800aa8c:	f3bf 8f4f 	dsb	sy
 800aa90:	613b      	str	r3, [r7, #16]
}
 800aa92:	bf00      	nop
 800aa94:	bf00      	nop
 800aa96:	e7fd      	b.n	800aa94 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800aa98:	4b3e      	ldr	r3, [pc, #248]	@ (800ab94 <xPortStartScheduler+0x124>)
 800aa9a:	681b      	ldr	r3, [r3, #0]
 800aa9c:	4a3f      	ldr	r2, [pc, #252]	@ (800ab9c <xPortStartScheduler+0x12c>)
 800aa9e:	4293      	cmp	r3, r2
 800aaa0:	d10b      	bne.n	800aaba <xPortStartScheduler+0x4a>
	__asm volatile
 800aaa2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800aaa6:	f383 8811 	msr	BASEPRI, r3
 800aaaa:	f3bf 8f6f 	isb	sy
 800aaae:	f3bf 8f4f 	dsb	sy
 800aab2:	60fb      	str	r3, [r7, #12]
}
 800aab4:	bf00      	nop
 800aab6:	bf00      	nop
 800aab8:	e7fd      	b.n	800aab6 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800aaba:	4b39      	ldr	r3, [pc, #228]	@ (800aba0 <xPortStartScheduler+0x130>)
 800aabc:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800aabe:	697b      	ldr	r3, [r7, #20]
 800aac0:	781b      	ldrb	r3, [r3, #0]
 800aac2:	b2db      	uxtb	r3, r3
 800aac4:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800aac6:	697b      	ldr	r3, [r7, #20]
 800aac8:	22ff      	movs	r2, #255	@ 0xff
 800aaca:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800aacc:	697b      	ldr	r3, [r7, #20]
 800aace:	781b      	ldrb	r3, [r3, #0]
 800aad0:	b2db      	uxtb	r3, r3
 800aad2:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800aad4:	78fb      	ldrb	r3, [r7, #3]
 800aad6:	b2db      	uxtb	r3, r3
 800aad8:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800aadc:	b2da      	uxtb	r2, r3
 800aade:	4b31      	ldr	r3, [pc, #196]	@ (800aba4 <xPortStartScheduler+0x134>)
 800aae0:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800aae2:	4b31      	ldr	r3, [pc, #196]	@ (800aba8 <xPortStartScheduler+0x138>)
 800aae4:	2207      	movs	r2, #7
 800aae6:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800aae8:	e009      	b.n	800aafe <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 800aaea:	4b2f      	ldr	r3, [pc, #188]	@ (800aba8 <xPortStartScheduler+0x138>)
 800aaec:	681b      	ldr	r3, [r3, #0]
 800aaee:	3b01      	subs	r3, #1
 800aaf0:	4a2d      	ldr	r2, [pc, #180]	@ (800aba8 <xPortStartScheduler+0x138>)
 800aaf2:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800aaf4:	78fb      	ldrb	r3, [r7, #3]
 800aaf6:	b2db      	uxtb	r3, r3
 800aaf8:	005b      	lsls	r3, r3, #1
 800aafa:	b2db      	uxtb	r3, r3
 800aafc:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800aafe:	78fb      	ldrb	r3, [r7, #3]
 800ab00:	b2db      	uxtb	r3, r3
 800ab02:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800ab06:	2b80      	cmp	r3, #128	@ 0x80
 800ab08:	d0ef      	beq.n	800aaea <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800ab0a:	4b27      	ldr	r3, [pc, #156]	@ (800aba8 <xPortStartScheduler+0x138>)
 800ab0c:	681b      	ldr	r3, [r3, #0]
 800ab0e:	f1c3 0307 	rsb	r3, r3, #7
 800ab12:	2b04      	cmp	r3, #4
 800ab14:	d00b      	beq.n	800ab2e <xPortStartScheduler+0xbe>
	__asm volatile
 800ab16:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ab1a:	f383 8811 	msr	BASEPRI, r3
 800ab1e:	f3bf 8f6f 	isb	sy
 800ab22:	f3bf 8f4f 	dsb	sy
 800ab26:	60bb      	str	r3, [r7, #8]
}
 800ab28:	bf00      	nop
 800ab2a:	bf00      	nop
 800ab2c:	e7fd      	b.n	800ab2a <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800ab2e:	4b1e      	ldr	r3, [pc, #120]	@ (800aba8 <xPortStartScheduler+0x138>)
 800ab30:	681b      	ldr	r3, [r3, #0]
 800ab32:	021b      	lsls	r3, r3, #8
 800ab34:	4a1c      	ldr	r2, [pc, #112]	@ (800aba8 <xPortStartScheduler+0x138>)
 800ab36:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800ab38:	4b1b      	ldr	r3, [pc, #108]	@ (800aba8 <xPortStartScheduler+0x138>)
 800ab3a:	681b      	ldr	r3, [r3, #0]
 800ab3c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800ab40:	4a19      	ldr	r2, [pc, #100]	@ (800aba8 <xPortStartScheduler+0x138>)
 800ab42:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800ab44:	687b      	ldr	r3, [r7, #4]
 800ab46:	b2da      	uxtb	r2, r3
 800ab48:	697b      	ldr	r3, [r7, #20]
 800ab4a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800ab4c:	4b17      	ldr	r3, [pc, #92]	@ (800abac <xPortStartScheduler+0x13c>)
 800ab4e:	681b      	ldr	r3, [r3, #0]
 800ab50:	4a16      	ldr	r2, [pc, #88]	@ (800abac <xPortStartScheduler+0x13c>)
 800ab52:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800ab56:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800ab58:	4b14      	ldr	r3, [pc, #80]	@ (800abac <xPortStartScheduler+0x13c>)
 800ab5a:	681b      	ldr	r3, [r3, #0]
 800ab5c:	4a13      	ldr	r2, [pc, #76]	@ (800abac <xPortStartScheduler+0x13c>)
 800ab5e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 800ab62:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800ab64:	f000 f8da 	bl	800ad1c <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800ab68:	4b11      	ldr	r3, [pc, #68]	@ (800abb0 <xPortStartScheduler+0x140>)
 800ab6a:	2200      	movs	r2, #0
 800ab6c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800ab6e:	f000 f8f9 	bl	800ad64 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800ab72:	4b10      	ldr	r3, [pc, #64]	@ (800abb4 <xPortStartScheduler+0x144>)
 800ab74:	681b      	ldr	r3, [r3, #0]
 800ab76:	4a0f      	ldr	r2, [pc, #60]	@ (800abb4 <xPortStartScheduler+0x144>)
 800ab78:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 800ab7c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800ab7e:	f7ff ff63 	bl	800aa48 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800ab82:	f7fe fe47 	bl	8009814 <vTaskSwitchContext>
	prvTaskExitError();
 800ab86:	f7ff ff1d 	bl	800a9c4 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800ab8a:	2300      	movs	r3, #0
}
 800ab8c:	4618      	mov	r0, r3
 800ab8e:	3718      	adds	r7, #24
 800ab90:	46bd      	mov	sp, r7
 800ab92:	bd80      	pop	{r7, pc}
 800ab94:	e000ed00 	.word	0xe000ed00
 800ab98:	410fc271 	.word	0x410fc271
 800ab9c:	410fc270 	.word	0x410fc270
 800aba0:	e000e400 	.word	0xe000e400
 800aba4:	200010dc 	.word	0x200010dc
 800aba8:	200010e0 	.word	0x200010e0
 800abac:	e000ed20 	.word	0xe000ed20
 800abb0:	2000001c 	.word	0x2000001c
 800abb4:	e000ef34 	.word	0xe000ef34

0800abb8 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800abb8:	b480      	push	{r7}
 800abba:	b083      	sub	sp, #12
 800abbc:	af00      	add	r7, sp, #0
	__asm volatile
 800abbe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800abc2:	f383 8811 	msr	BASEPRI, r3
 800abc6:	f3bf 8f6f 	isb	sy
 800abca:	f3bf 8f4f 	dsb	sy
 800abce:	607b      	str	r3, [r7, #4]
}
 800abd0:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800abd2:	4b10      	ldr	r3, [pc, #64]	@ (800ac14 <vPortEnterCritical+0x5c>)
 800abd4:	681b      	ldr	r3, [r3, #0]
 800abd6:	3301      	adds	r3, #1
 800abd8:	4a0e      	ldr	r2, [pc, #56]	@ (800ac14 <vPortEnterCritical+0x5c>)
 800abda:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800abdc:	4b0d      	ldr	r3, [pc, #52]	@ (800ac14 <vPortEnterCritical+0x5c>)
 800abde:	681b      	ldr	r3, [r3, #0]
 800abe0:	2b01      	cmp	r3, #1
 800abe2:	d110      	bne.n	800ac06 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800abe4:	4b0c      	ldr	r3, [pc, #48]	@ (800ac18 <vPortEnterCritical+0x60>)
 800abe6:	681b      	ldr	r3, [r3, #0]
 800abe8:	b2db      	uxtb	r3, r3
 800abea:	2b00      	cmp	r3, #0
 800abec:	d00b      	beq.n	800ac06 <vPortEnterCritical+0x4e>
	__asm volatile
 800abee:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800abf2:	f383 8811 	msr	BASEPRI, r3
 800abf6:	f3bf 8f6f 	isb	sy
 800abfa:	f3bf 8f4f 	dsb	sy
 800abfe:	603b      	str	r3, [r7, #0]
}
 800ac00:	bf00      	nop
 800ac02:	bf00      	nop
 800ac04:	e7fd      	b.n	800ac02 <vPortEnterCritical+0x4a>
	}
}
 800ac06:	bf00      	nop
 800ac08:	370c      	adds	r7, #12
 800ac0a:	46bd      	mov	sp, r7
 800ac0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac10:	4770      	bx	lr
 800ac12:	bf00      	nop
 800ac14:	2000001c 	.word	0x2000001c
 800ac18:	e000ed04 	.word	0xe000ed04

0800ac1c <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800ac1c:	b480      	push	{r7}
 800ac1e:	b083      	sub	sp, #12
 800ac20:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800ac22:	4b12      	ldr	r3, [pc, #72]	@ (800ac6c <vPortExitCritical+0x50>)
 800ac24:	681b      	ldr	r3, [r3, #0]
 800ac26:	2b00      	cmp	r3, #0
 800ac28:	d10b      	bne.n	800ac42 <vPortExitCritical+0x26>
	__asm volatile
 800ac2a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ac2e:	f383 8811 	msr	BASEPRI, r3
 800ac32:	f3bf 8f6f 	isb	sy
 800ac36:	f3bf 8f4f 	dsb	sy
 800ac3a:	607b      	str	r3, [r7, #4]
}
 800ac3c:	bf00      	nop
 800ac3e:	bf00      	nop
 800ac40:	e7fd      	b.n	800ac3e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800ac42:	4b0a      	ldr	r3, [pc, #40]	@ (800ac6c <vPortExitCritical+0x50>)
 800ac44:	681b      	ldr	r3, [r3, #0]
 800ac46:	3b01      	subs	r3, #1
 800ac48:	4a08      	ldr	r2, [pc, #32]	@ (800ac6c <vPortExitCritical+0x50>)
 800ac4a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800ac4c:	4b07      	ldr	r3, [pc, #28]	@ (800ac6c <vPortExitCritical+0x50>)
 800ac4e:	681b      	ldr	r3, [r3, #0]
 800ac50:	2b00      	cmp	r3, #0
 800ac52:	d105      	bne.n	800ac60 <vPortExitCritical+0x44>
 800ac54:	2300      	movs	r3, #0
 800ac56:	603b      	str	r3, [r7, #0]
	__asm volatile
 800ac58:	683b      	ldr	r3, [r7, #0]
 800ac5a:	f383 8811 	msr	BASEPRI, r3
}
 800ac5e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800ac60:	bf00      	nop
 800ac62:	370c      	adds	r7, #12
 800ac64:	46bd      	mov	sp, r7
 800ac66:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac6a:	4770      	bx	lr
 800ac6c:	2000001c 	.word	0x2000001c

0800ac70 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800ac70:	f3ef 8009 	mrs	r0, PSP
 800ac74:	f3bf 8f6f 	isb	sy
 800ac78:	4b15      	ldr	r3, [pc, #84]	@ (800acd0 <pxCurrentTCBConst>)
 800ac7a:	681a      	ldr	r2, [r3, #0]
 800ac7c:	f01e 0f10 	tst.w	lr, #16
 800ac80:	bf08      	it	eq
 800ac82:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800ac86:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ac8a:	6010      	str	r0, [r2, #0]
 800ac8c:	e92d 0009 	stmdb	sp!, {r0, r3}
 800ac90:	f04f 0050 	mov.w	r0, #80	@ 0x50
 800ac94:	f380 8811 	msr	BASEPRI, r0
 800ac98:	f3bf 8f4f 	dsb	sy
 800ac9c:	f3bf 8f6f 	isb	sy
 800aca0:	f7fe fdb8 	bl	8009814 <vTaskSwitchContext>
 800aca4:	f04f 0000 	mov.w	r0, #0
 800aca8:	f380 8811 	msr	BASEPRI, r0
 800acac:	bc09      	pop	{r0, r3}
 800acae:	6819      	ldr	r1, [r3, #0]
 800acb0:	6808      	ldr	r0, [r1, #0]
 800acb2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800acb6:	f01e 0f10 	tst.w	lr, #16
 800acba:	bf08      	it	eq
 800acbc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800acc0:	f380 8809 	msr	PSP, r0
 800acc4:	f3bf 8f6f 	isb	sy
 800acc8:	4770      	bx	lr
 800acca:	bf00      	nop
 800accc:	f3af 8000 	nop.w

0800acd0 <pxCurrentTCBConst>:
 800acd0:	20000ab0 	.word	0x20000ab0
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800acd4:	bf00      	nop
 800acd6:	bf00      	nop

0800acd8 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800acd8:	b580      	push	{r7, lr}
 800acda:	b082      	sub	sp, #8
 800acdc:	af00      	add	r7, sp, #0
	__asm volatile
 800acde:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ace2:	f383 8811 	msr	BASEPRI, r3
 800ace6:	f3bf 8f6f 	isb	sy
 800acea:	f3bf 8f4f 	dsb	sy
 800acee:	607b      	str	r3, [r7, #4]
}
 800acf0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800acf2:	f7fe fcd5 	bl	80096a0 <xTaskIncrementTick>
 800acf6:	4603      	mov	r3, r0
 800acf8:	2b00      	cmp	r3, #0
 800acfa:	d003      	beq.n	800ad04 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800acfc:	4b06      	ldr	r3, [pc, #24]	@ (800ad18 <xPortSysTickHandler+0x40>)
 800acfe:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800ad02:	601a      	str	r2, [r3, #0]
 800ad04:	2300      	movs	r3, #0
 800ad06:	603b      	str	r3, [r7, #0]
	__asm volatile
 800ad08:	683b      	ldr	r3, [r7, #0]
 800ad0a:	f383 8811 	msr	BASEPRI, r3
}
 800ad0e:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800ad10:	bf00      	nop
 800ad12:	3708      	adds	r7, #8
 800ad14:	46bd      	mov	sp, r7
 800ad16:	bd80      	pop	{r7, pc}
 800ad18:	e000ed04 	.word	0xe000ed04

0800ad1c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800ad1c:	b480      	push	{r7}
 800ad1e:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800ad20:	4b0b      	ldr	r3, [pc, #44]	@ (800ad50 <vPortSetupTimerInterrupt+0x34>)
 800ad22:	2200      	movs	r2, #0
 800ad24:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800ad26:	4b0b      	ldr	r3, [pc, #44]	@ (800ad54 <vPortSetupTimerInterrupt+0x38>)
 800ad28:	2200      	movs	r2, #0
 800ad2a:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800ad2c:	4b0a      	ldr	r3, [pc, #40]	@ (800ad58 <vPortSetupTimerInterrupt+0x3c>)
 800ad2e:	681b      	ldr	r3, [r3, #0]
 800ad30:	4a0a      	ldr	r2, [pc, #40]	@ (800ad5c <vPortSetupTimerInterrupt+0x40>)
 800ad32:	fba2 2303 	umull	r2, r3, r2, r3
 800ad36:	099b      	lsrs	r3, r3, #6
 800ad38:	4a09      	ldr	r2, [pc, #36]	@ (800ad60 <vPortSetupTimerInterrupt+0x44>)
 800ad3a:	3b01      	subs	r3, #1
 800ad3c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800ad3e:	4b04      	ldr	r3, [pc, #16]	@ (800ad50 <vPortSetupTimerInterrupt+0x34>)
 800ad40:	2207      	movs	r2, #7
 800ad42:	601a      	str	r2, [r3, #0]
}
 800ad44:	bf00      	nop
 800ad46:	46bd      	mov	sp, r7
 800ad48:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad4c:	4770      	bx	lr
 800ad4e:	bf00      	nop
 800ad50:	e000e010 	.word	0xe000e010
 800ad54:	e000e018 	.word	0xe000e018
 800ad58:	20000010 	.word	0x20000010
 800ad5c:	10624dd3 	.word	0x10624dd3
 800ad60:	e000e014 	.word	0xe000e014

0800ad64 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800ad64:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 800ad74 <vPortEnableVFP+0x10>
 800ad68:	6801      	ldr	r1, [r0, #0]
 800ad6a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800ad6e:	6001      	str	r1, [r0, #0]
 800ad70:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800ad72:	bf00      	nop
 800ad74:	e000ed88 	.word	0xe000ed88

0800ad78 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800ad78:	b480      	push	{r7}
 800ad7a:	b085      	sub	sp, #20
 800ad7c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800ad7e:	f3ef 8305 	mrs	r3, IPSR
 800ad82:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800ad84:	68fb      	ldr	r3, [r7, #12]
 800ad86:	2b0f      	cmp	r3, #15
 800ad88:	d915      	bls.n	800adb6 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800ad8a:	4a18      	ldr	r2, [pc, #96]	@ (800adec <vPortValidateInterruptPriority+0x74>)
 800ad8c:	68fb      	ldr	r3, [r7, #12]
 800ad8e:	4413      	add	r3, r2
 800ad90:	781b      	ldrb	r3, [r3, #0]
 800ad92:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800ad94:	4b16      	ldr	r3, [pc, #88]	@ (800adf0 <vPortValidateInterruptPriority+0x78>)
 800ad96:	781b      	ldrb	r3, [r3, #0]
 800ad98:	7afa      	ldrb	r2, [r7, #11]
 800ad9a:	429a      	cmp	r2, r3
 800ad9c:	d20b      	bcs.n	800adb6 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 800ad9e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ada2:	f383 8811 	msr	BASEPRI, r3
 800ada6:	f3bf 8f6f 	isb	sy
 800adaa:	f3bf 8f4f 	dsb	sy
 800adae:	607b      	str	r3, [r7, #4]
}
 800adb0:	bf00      	nop
 800adb2:	bf00      	nop
 800adb4:	e7fd      	b.n	800adb2 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800adb6:	4b0f      	ldr	r3, [pc, #60]	@ (800adf4 <vPortValidateInterruptPriority+0x7c>)
 800adb8:	681b      	ldr	r3, [r3, #0]
 800adba:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800adbe:	4b0e      	ldr	r3, [pc, #56]	@ (800adf8 <vPortValidateInterruptPriority+0x80>)
 800adc0:	681b      	ldr	r3, [r3, #0]
 800adc2:	429a      	cmp	r2, r3
 800adc4:	d90b      	bls.n	800adde <vPortValidateInterruptPriority+0x66>
	__asm volatile
 800adc6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800adca:	f383 8811 	msr	BASEPRI, r3
 800adce:	f3bf 8f6f 	isb	sy
 800add2:	f3bf 8f4f 	dsb	sy
 800add6:	603b      	str	r3, [r7, #0]
}
 800add8:	bf00      	nop
 800adda:	bf00      	nop
 800addc:	e7fd      	b.n	800adda <vPortValidateInterruptPriority+0x62>
	}
 800adde:	bf00      	nop
 800ade0:	3714      	adds	r7, #20
 800ade2:	46bd      	mov	sp, r7
 800ade4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ade8:	4770      	bx	lr
 800adea:	bf00      	nop
 800adec:	e000e3f0 	.word	0xe000e3f0
 800adf0:	200010dc 	.word	0x200010dc
 800adf4:	e000ed0c 	.word	0xe000ed0c
 800adf8:	200010e0 	.word	0x200010e0

0800adfc <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800adfc:	b580      	push	{r7, lr}
 800adfe:	b08a      	sub	sp, #40	@ 0x28
 800ae00:	af00      	add	r7, sp, #0
 800ae02:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800ae04:	2300      	movs	r3, #0
 800ae06:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800ae08:	f7fe fb8e 	bl	8009528 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800ae0c:	4b5c      	ldr	r3, [pc, #368]	@ (800af80 <pvPortMalloc+0x184>)
 800ae0e:	681b      	ldr	r3, [r3, #0]
 800ae10:	2b00      	cmp	r3, #0
 800ae12:	d101      	bne.n	800ae18 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800ae14:	f000 f924 	bl	800b060 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800ae18:	4b5a      	ldr	r3, [pc, #360]	@ (800af84 <pvPortMalloc+0x188>)
 800ae1a:	681a      	ldr	r2, [r3, #0]
 800ae1c:	687b      	ldr	r3, [r7, #4]
 800ae1e:	4013      	ands	r3, r2
 800ae20:	2b00      	cmp	r3, #0
 800ae22:	f040 8095 	bne.w	800af50 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800ae26:	687b      	ldr	r3, [r7, #4]
 800ae28:	2b00      	cmp	r3, #0
 800ae2a:	d01e      	beq.n	800ae6a <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 800ae2c:	2208      	movs	r2, #8
 800ae2e:	687b      	ldr	r3, [r7, #4]
 800ae30:	4413      	add	r3, r2
 800ae32:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800ae34:	687b      	ldr	r3, [r7, #4]
 800ae36:	f003 0307 	and.w	r3, r3, #7
 800ae3a:	2b00      	cmp	r3, #0
 800ae3c:	d015      	beq.n	800ae6a <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800ae3e:	687b      	ldr	r3, [r7, #4]
 800ae40:	f023 0307 	bic.w	r3, r3, #7
 800ae44:	3308      	adds	r3, #8
 800ae46:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800ae48:	687b      	ldr	r3, [r7, #4]
 800ae4a:	f003 0307 	and.w	r3, r3, #7
 800ae4e:	2b00      	cmp	r3, #0
 800ae50:	d00b      	beq.n	800ae6a <pvPortMalloc+0x6e>
	__asm volatile
 800ae52:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800ae56:	f383 8811 	msr	BASEPRI, r3
 800ae5a:	f3bf 8f6f 	isb	sy
 800ae5e:	f3bf 8f4f 	dsb	sy
 800ae62:	617b      	str	r3, [r7, #20]
}
 800ae64:	bf00      	nop
 800ae66:	bf00      	nop
 800ae68:	e7fd      	b.n	800ae66 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800ae6a:	687b      	ldr	r3, [r7, #4]
 800ae6c:	2b00      	cmp	r3, #0
 800ae6e:	d06f      	beq.n	800af50 <pvPortMalloc+0x154>
 800ae70:	4b45      	ldr	r3, [pc, #276]	@ (800af88 <pvPortMalloc+0x18c>)
 800ae72:	681b      	ldr	r3, [r3, #0]
 800ae74:	687a      	ldr	r2, [r7, #4]
 800ae76:	429a      	cmp	r2, r3
 800ae78:	d86a      	bhi.n	800af50 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800ae7a:	4b44      	ldr	r3, [pc, #272]	@ (800af8c <pvPortMalloc+0x190>)
 800ae7c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800ae7e:	4b43      	ldr	r3, [pc, #268]	@ (800af8c <pvPortMalloc+0x190>)
 800ae80:	681b      	ldr	r3, [r3, #0]
 800ae82:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800ae84:	e004      	b.n	800ae90 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 800ae86:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ae88:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800ae8a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ae8c:	681b      	ldr	r3, [r3, #0]
 800ae8e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800ae90:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ae92:	685b      	ldr	r3, [r3, #4]
 800ae94:	687a      	ldr	r2, [r7, #4]
 800ae96:	429a      	cmp	r2, r3
 800ae98:	d903      	bls.n	800aea2 <pvPortMalloc+0xa6>
 800ae9a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800ae9c:	681b      	ldr	r3, [r3, #0]
 800ae9e:	2b00      	cmp	r3, #0
 800aea0:	d1f1      	bne.n	800ae86 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800aea2:	4b37      	ldr	r3, [pc, #220]	@ (800af80 <pvPortMalloc+0x184>)
 800aea4:	681b      	ldr	r3, [r3, #0]
 800aea6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800aea8:	429a      	cmp	r2, r3
 800aeaa:	d051      	beq.n	800af50 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800aeac:	6a3b      	ldr	r3, [r7, #32]
 800aeae:	681b      	ldr	r3, [r3, #0]
 800aeb0:	2208      	movs	r2, #8
 800aeb2:	4413      	add	r3, r2
 800aeb4:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800aeb6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800aeb8:	681a      	ldr	r2, [r3, #0]
 800aeba:	6a3b      	ldr	r3, [r7, #32]
 800aebc:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800aebe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800aec0:	685a      	ldr	r2, [r3, #4]
 800aec2:	687b      	ldr	r3, [r7, #4]
 800aec4:	1ad2      	subs	r2, r2, r3
 800aec6:	2308      	movs	r3, #8
 800aec8:	005b      	lsls	r3, r3, #1
 800aeca:	429a      	cmp	r2, r3
 800aecc:	d920      	bls.n	800af10 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800aece:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800aed0:	687b      	ldr	r3, [r7, #4]
 800aed2:	4413      	add	r3, r2
 800aed4:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800aed6:	69bb      	ldr	r3, [r7, #24]
 800aed8:	f003 0307 	and.w	r3, r3, #7
 800aedc:	2b00      	cmp	r3, #0
 800aede:	d00b      	beq.n	800aef8 <pvPortMalloc+0xfc>
	__asm volatile
 800aee0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800aee4:	f383 8811 	msr	BASEPRI, r3
 800aee8:	f3bf 8f6f 	isb	sy
 800aeec:	f3bf 8f4f 	dsb	sy
 800aef0:	613b      	str	r3, [r7, #16]
}
 800aef2:	bf00      	nop
 800aef4:	bf00      	nop
 800aef6:	e7fd      	b.n	800aef4 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800aef8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800aefa:	685a      	ldr	r2, [r3, #4]
 800aefc:	687b      	ldr	r3, [r7, #4]
 800aefe:	1ad2      	subs	r2, r2, r3
 800af00:	69bb      	ldr	r3, [r7, #24]
 800af02:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800af04:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800af06:	687a      	ldr	r2, [r7, #4]
 800af08:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800af0a:	69b8      	ldr	r0, [r7, #24]
 800af0c:	f000 f90a 	bl	800b124 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800af10:	4b1d      	ldr	r3, [pc, #116]	@ (800af88 <pvPortMalloc+0x18c>)
 800af12:	681a      	ldr	r2, [r3, #0]
 800af14:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800af16:	685b      	ldr	r3, [r3, #4]
 800af18:	1ad3      	subs	r3, r2, r3
 800af1a:	4a1b      	ldr	r2, [pc, #108]	@ (800af88 <pvPortMalloc+0x18c>)
 800af1c:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800af1e:	4b1a      	ldr	r3, [pc, #104]	@ (800af88 <pvPortMalloc+0x18c>)
 800af20:	681a      	ldr	r2, [r3, #0]
 800af22:	4b1b      	ldr	r3, [pc, #108]	@ (800af90 <pvPortMalloc+0x194>)
 800af24:	681b      	ldr	r3, [r3, #0]
 800af26:	429a      	cmp	r2, r3
 800af28:	d203      	bcs.n	800af32 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800af2a:	4b17      	ldr	r3, [pc, #92]	@ (800af88 <pvPortMalloc+0x18c>)
 800af2c:	681b      	ldr	r3, [r3, #0]
 800af2e:	4a18      	ldr	r2, [pc, #96]	@ (800af90 <pvPortMalloc+0x194>)
 800af30:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800af32:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800af34:	685a      	ldr	r2, [r3, #4]
 800af36:	4b13      	ldr	r3, [pc, #76]	@ (800af84 <pvPortMalloc+0x188>)
 800af38:	681b      	ldr	r3, [r3, #0]
 800af3a:	431a      	orrs	r2, r3
 800af3c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800af3e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800af40:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800af42:	2200      	movs	r2, #0
 800af44:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800af46:	4b13      	ldr	r3, [pc, #76]	@ (800af94 <pvPortMalloc+0x198>)
 800af48:	681b      	ldr	r3, [r3, #0]
 800af4a:	3301      	adds	r3, #1
 800af4c:	4a11      	ldr	r2, [pc, #68]	@ (800af94 <pvPortMalloc+0x198>)
 800af4e:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800af50:	f7fe faf8 	bl	8009544 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800af54:	69fb      	ldr	r3, [r7, #28]
 800af56:	f003 0307 	and.w	r3, r3, #7
 800af5a:	2b00      	cmp	r3, #0
 800af5c:	d00b      	beq.n	800af76 <pvPortMalloc+0x17a>
	__asm volatile
 800af5e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800af62:	f383 8811 	msr	BASEPRI, r3
 800af66:	f3bf 8f6f 	isb	sy
 800af6a:	f3bf 8f4f 	dsb	sy
 800af6e:	60fb      	str	r3, [r7, #12]
}
 800af70:	bf00      	nop
 800af72:	bf00      	nop
 800af74:	e7fd      	b.n	800af72 <pvPortMalloc+0x176>
	return pvReturn;
 800af76:	69fb      	ldr	r3, [r7, #28]
}
 800af78:	4618      	mov	r0, r3
 800af7a:	3728      	adds	r7, #40	@ 0x28
 800af7c:	46bd      	mov	sp, r7
 800af7e:	bd80      	pop	{r7, pc}
 800af80:	20004cec 	.word	0x20004cec
 800af84:	20004d00 	.word	0x20004d00
 800af88:	20004cf0 	.word	0x20004cf0
 800af8c:	20004ce4 	.word	0x20004ce4
 800af90:	20004cf4 	.word	0x20004cf4
 800af94:	20004cf8 	.word	0x20004cf8

0800af98 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800af98:	b580      	push	{r7, lr}
 800af9a:	b086      	sub	sp, #24
 800af9c:	af00      	add	r7, sp, #0
 800af9e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800afa0:	687b      	ldr	r3, [r7, #4]
 800afa2:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800afa4:	687b      	ldr	r3, [r7, #4]
 800afa6:	2b00      	cmp	r3, #0
 800afa8:	d04f      	beq.n	800b04a <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800afaa:	2308      	movs	r3, #8
 800afac:	425b      	negs	r3, r3
 800afae:	697a      	ldr	r2, [r7, #20]
 800afb0:	4413      	add	r3, r2
 800afb2:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800afb4:	697b      	ldr	r3, [r7, #20]
 800afb6:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800afb8:	693b      	ldr	r3, [r7, #16]
 800afba:	685a      	ldr	r2, [r3, #4]
 800afbc:	4b25      	ldr	r3, [pc, #148]	@ (800b054 <vPortFree+0xbc>)
 800afbe:	681b      	ldr	r3, [r3, #0]
 800afc0:	4013      	ands	r3, r2
 800afc2:	2b00      	cmp	r3, #0
 800afc4:	d10b      	bne.n	800afde <vPortFree+0x46>
	__asm volatile
 800afc6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800afca:	f383 8811 	msr	BASEPRI, r3
 800afce:	f3bf 8f6f 	isb	sy
 800afd2:	f3bf 8f4f 	dsb	sy
 800afd6:	60fb      	str	r3, [r7, #12]
}
 800afd8:	bf00      	nop
 800afda:	bf00      	nop
 800afdc:	e7fd      	b.n	800afda <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800afde:	693b      	ldr	r3, [r7, #16]
 800afe0:	681b      	ldr	r3, [r3, #0]
 800afe2:	2b00      	cmp	r3, #0
 800afe4:	d00b      	beq.n	800affe <vPortFree+0x66>
	__asm volatile
 800afe6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800afea:	f383 8811 	msr	BASEPRI, r3
 800afee:	f3bf 8f6f 	isb	sy
 800aff2:	f3bf 8f4f 	dsb	sy
 800aff6:	60bb      	str	r3, [r7, #8]
}
 800aff8:	bf00      	nop
 800affa:	bf00      	nop
 800affc:	e7fd      	b.n	800affa <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800affe:	693b      	ldr	r3, [r7, #16]
 800b000:	685a      	ldr	r2, [r3, #4]
 800b002:	4b14      	ldr	r3, [pc, #80]	@ (800b054 <vPortFree+0xbc>)
 800b004:	681b      	ldr	r3, [r3, #0]
 800b006:	4013      	ands	r3, r2
 800b008:	2b00      	cmp	r3, #0
 800b00a:	d01e      	beq.n	800b04a <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800b00c:	693b      	ldr	r3, [r7, #16]
 800b00e:	681b      	ldr	r3, [r3, #0]
 800b010:	2b00      	cmp	r3, #0
 800b012:	d11a      	bne.n	800b04a <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800b014:	693b      	ldr	r3, [r7, #16]
 800b016:	685a      	ldr	r2, [r3, #4]
 800b018:	4b0e      	ldr	r3, [pc, #56]	@ (800b054 <vPortFree+0xbc>)
 800b01a:	681b      	ldr	r3, [r3, #0]
 800b01c:	43db      	mvns	r3, r3
 800b01e:	401a      	ands	r2, r3
 800b020:	693b      	ldr	r3, [r7, #16]
 800b022:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800b024:	f7fe fa80 	bl	8009528 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800b028:	693b      	ldr	r3, [r7, #16]
 800b02a:	685a      	ldr	r2, [r3, #4]
 800b02c:	4b0a      	ldr	r3, [pc, #40]	@ (800b058 <vPortFree+0xc0>)
 800b02e:	681b      	ldr	r3, [r3, #0]
 800b030:	4413      	add	r3, r2
 800b032:	4a09      	ldr	r2, [pc, #36]	@ (800b058 <vPortFree+0xc0>)
 800b034:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800b036:	6938      	ldr	r0, [r7, #16]
 800b038:	f000 f874 	bl	800b124 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800b03c:	4b07      	ldr	r3, [pc, #28]	@ (800b05c <vPortFree+0xc4>)
 800b03e:	681b      	ldr	r3, [r3, #0]
 800b040:	3301      	adds	r3, #1
 800b042:	4a06      	ldr	r2, [pc, #24]	@ (800b05c <vPortFree+0xc4>)
 800b044:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800b046:	f7fe fa7d 	bl	8009544 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800b04a:	bf00      	nop
 800b04c:	3718      	adds	r7, #24
 800b04e:	46bd      	mov	sp, r7
 800b050:	bd80      	pop	{r7, pc}
 800b052:	bf00      	nop
 800b054:	20004d00 	.word	0x20004d00
 800b058:	20004cf0 	.word	0x20004cf0
 800b05c:	20004cfc 	.word	0x20004cfc

0800b060 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800b060:	b480      	push	{r7}
 800b062:	b085      	sub	sp, #20
 800b064:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800b066:	f44f 5370 	mov.w	r3, #15360	@ 0x3c00
 800b06a:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800b06c:	4b27      	ldr	r3, [pc, #156]	@ (800b10c <prvHeapInit+0xac>)
 800b06e:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800b070:	68fb      	ldr	r3, [r7, #12]
 800b072:	f003 0307 	and.w	r3, r3, #7
 800b076:	2b00      	cmp	r3, #0
 800b078:	d00c      	beq.n	800b094 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800b07a:	68fb      	ldr	r3, [r7, #12]
 800b07c:	3307      	adds	r3, #7
 800b07e:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800b080:	68fb      	ldr	r3, [r7, #12]
 800b082:	f023 0307 	bic.w	r3, r3, #7
 800b086:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800b088:	68ba      	ldr	r2, [r7, #8]
 800b08a:	68fb      	ldr	r3, [r7, #12]
 800b08c:	1ad3      	subs	r3, r2, r3
 800b08e:	4a1f      	ldr	r2, [pc, #124]	@ (800b10c <prvHeapInit+0xac>)
 800b090:	4413      	add	r3, r2
 800b092:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800b094:	68fb      	ldr	r3, [r7, #12]
 800b096:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800b098:	4a1d      	ldr	r2, [pc, #116]	@ (800b110 <prvHeapInit+0xb0>)
 800b09a:	687b      	ldr	r3, [r7, #4]
 800b09c:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800b09e:	4b1c      	ldr	r3, [pc, #112]	@ (800b110 <prvHeapInit+0xb0>)
 800b0a0:	2200      	movs	r2, #0
 800b0a2:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800b0a4:	687b      	ldr	r3, [r7, #4]
 800b0a6:	68ba      	ldr	r2, [r7, #8]
 800b0a8:	4413      	add	r3, r2
 800b0aa:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800b0ac:	2208      	movs	r2, #8
 800b0ae:	68fb      	ldr	r3, [r7, #12]
 800b0b0:	1a9b      	subs	r3, r3, r2
 800b0b2:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800b0b4:	68fb      	ldr	r3, [r7, #12]
 800b0b6:	f023 0307 	bic.w	r3, r3, #7
 800b0ba:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800b0bc:	68fb      	ldr	r3, [r7, #12]
 800b0be:	4a15      	ldr	r2, [pc, #84]	@ (800b114 <prvHeapInit+0xb4>)
 800b0c0:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800b0c2:	4b14      	ldr	r3, [pc, #80]	@ (800b114 <prvHeapInit+0xb4>)
 800b0c4:	681b      	ldr	r3, [r3, #0]
 800b0c6:	2200      	movs	r2, #0
 800b0c8:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800b0ca:	4b12      	ldr	r3, [pc, #72]	@ (800b114 <prvHeapInit+0xb4>)
 800b0cc:	681b      	ldr	r3, [r3, #0]
 800b0ce:	2200      	movs	r2, #0
 800b0d0:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800b0d2:	687b      	ldr	r3, [r7, #4]
 800b0d4:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800b0d6:	683b      	ldr	r3, [r7, #0]
 800b0d8:	68fa      	ldr	r2, [r7, #12]
 800b0da:	1ad2      	subs	r2, r2, r3
 800b0dc:	683b      	ldr	r3, [r7, #0]
 800b0de:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800b0e0:	4b0c      	ldr	r3, [pc, #48]	@ (800b114 <prvHeapInit+0xb4>)
 800b0e2:	681a      	ldr	r2, [r3, #0]
 800b0e4:	683b      	ldr	r3, [r7, #0]
 800b0e6:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800b0e8:	683b      	ldr	r3, [r7, #0]
 800b0ea:	685b      	ldr	r3, [r3, #4]
 800b0ec:	4a0a      	ldr	r2, [pc, #40]	@ (800b118 <prvHeapInit+0xb8>)
 800b0ee:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800b0f0:	683b      	ldr	r3, [r7, #0]
 800b0f2:	685b      	ldr	r3, [r3, #4]
 800b0f4:	4a09      	ldr	r2, [pc, #36]	@ (800b11c <prvHeapInit+0xbc>)
 800b0f6:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800b0f8:	4b09      	ldr	r3, [pc, #36]	@ (800b120 <prvHeapInit+0xc0>)
 800b0fa:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800b0fe:	601a      	str	r2, [r3, #0]
}
 800b100:	bf00      	nop
 800b102:	3714      	adds	r7, #20
 800b104:	46bd      	mov	sp, r7
 800b106:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b10a:	4770      	bx	lr
 800b10c:	200010e4 	.word	0x200010e4
 800b110:	20004ce4 	.word	0x20004ce4
 800b114:	20004cec 	.word	0x20004cec
 800b118:	20004cf4 	.word	0x20004cf4
 800b11c:	20004cf0 	.word	0x20004cf0
 800b120:	20004d00 	.word	0x20004d00

0800b124 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800b124:	b480      	push	{r7}
 800b126:	b085      	sub	sp, #20
 800b128:	af00      	add	r7, sp, #0
 800b12a:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800b12c:	4b28      	ldr	r3, [pc, #160]	@ (800b1d0 <prvInsertBlockIntoFreeList+0xac>)
 800b12e:	60fb      	str	r3, [r7, #12]
 800b130:	e002      	b.n	800b138 <prvInsertBlockIntoFreeList+0x14>
 800b132:	68fb      	ldr	r3, [r7, #12]
 800b134:	681b      	ldr	r3, [r3, #0]
 800b136:	60fb      	str	r3, [r7, #12]
 800b138:	68fb      	ldr	r3, [r7, #12]
 800b13a:	681b      	ldr	r3, [r3, #0]
 800b13c:	687a      	ldr	r2, [r7, #4]
 800b13e:	429a      	cmp	r2, r3
 800b140:	d8f7      	bhi.n	800b132 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800b142:	68fb      	ldr	r3, [r7, #12]
 800b144:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800b146:	68fb      	ldr	r3, [r7, #12]
 800b148:	685b      	ldr	r3, [r3, #4]
 800b14a:	68ba      	ldr	r2, [r7, #8]
 800b14c:	4413      	add	r3, r2
 800b14e:	687a      	ldr	r2, [r7, #4]
 800b150:	429a      	cmp	r2, r3
 800b152:	d108      	bne.n	800b166 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800b154:	68fb      	ldr	r3, [r7, #12]
 800b156:	685a      	ldr	r2, [r3, #4]
 800b158:	687b      	ldr	r3, [r7, #4]
 800b15a:	685b      	ldr	r3, [r3, #4]
 800b15c:	441a      	add	r2, r3
 800b15e:	68fb      	ldr	r3, [r7, #12]
 800b160:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800b162:	68fb      	ldr	r3, [r7, #12]
 800b164:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800b166:	687b      	ldr	r3, [r7, #4]
 800b168:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800b16a:	687b      	ldr	r3, [r7, #4]
 800b16c:	685b      	ldr	r3, [r3, #4]
 800b16e:	68ba      	ldr	r2, [r7, #8]
 800b170:	441a      	add	r2, r3
 800b172:	68fb      	ldr	r3, [r7, #12]
 800b174:	681b      	ldr	r3, [r3, #0]
 800b176:	429a      	cmp	r2, r3
 800b178:	d118      	bne.n	800b1ac <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800b17a:	68fb      	ldr	r3, [r7, #12]
 800b17c:	681a      	ldr	r2, [r3, #0]
 800b17e:	4b15      	ldr	r3, [pc, #84]	@ (800b1d4 <prvInsertBlockIntoFreeList+0xb0>)
 800b180:	681b      	ldr	r3, [r3, #0]
 800b182:	429a      	cmp	r2, r3
 800b184:	d00d      	beq.n	800b1a2 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800b186:	687b      	ldr	r3, [r7, #4]
 800b188:	685a      	ldr	r2, [r3, #4]
 800b18a:	68fb      	ldr	r3, [r7, #12]
 800b18c:	681b      	ldr	r3, [r3, #0]
 800b18e:	685b      	ldr	r3, [r3, #4]
 800b190:	441a      	add	r2, r3
 800b192:	687b      	ldr	r3, [r7, #4]
 800b194:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800b196:	68fb      	ldr	r3, [r7, #12]
 800b198:	681b      	ldr	r3, [r3, #0]
 800b19a:	681a      	ldr	r2, [r3, #0]
 800b19c:	687b      	ldr	r3, [r7, #4]
 800b19e:	601a      	str	r2, [r3, #0]
 800b1a0:	e008      	b.n	800b1b4 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800b1a2:	4b0c      	ldr	r3, [pc, #48]	@ (800b1d4 <prvInsertBlockIntoFreeList+0xb0>)
 800b1a4:	681a      	ldr	r2, [r3, #0]
 800b1a6:	687b      	ldr	r3, [r7, #4]
 800b1a8:	601a      	str	r2, [r3, #0]
 800b1aa:	e003      	b.n	800b1b4 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800b1ac:	68fb      	ldr	r3, [r7, #12]
 800b1ae:	681a      	ldr	r2, [r3, #0]
 800b1b0:	687b      	ldr	r3, [r7, #4]
 800b1b2:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800b1b4:	68fa      	ldr	r2, [r7, #12]
 800b1b6:	687b      	ldr	r3, [r7, #4]
 800b1b8:	429a      	cmp	r2, r3
 800b1ba:	d002      	beq.n	800b1c2 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800b1bc:	68fb      	ldr	r3, [r7, #12]
 800b1be:	687a      	ldr	r2, [r7, #4]
 800b1c0:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800b1c2:	bf00      	nop
 800b1c4:	3714      	adds	r7, #20
 800b1c6:	46bd      	mov	sp, r7
 800b1c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b1cc:	4770      	bx	lr
 800b1ce:	bf00      	nop
 800b1d0:	20004ce4 	.word	0x20004ce4
 800b1d4:	20004cec 	.word	0x20004cec

0800b1d8 <sniprintf>:
 800b1d8:	b40c      	push	{r2, r3}
 800b1da:	b530      	push	{r4, r5, lr}
 800b1dc:	4b17      	ldr	r3, [pc, #92]	@ (800b23c <sniprintf+0x64>)
 800b1de:	1e0c      	subs	r4, r1, #0
 800b1e0:	681d      	ldr	r5, [r3, #0]
 800b1e2:	b09d      	sub	sp, #116	@ 0x74
 800b1e4:	da08      	bge.n	800b1f8 <sniprintf+0x20>
 800b1e6:	238b      	movs	r3, #139	@ 0x8b
 800b1e8:	602b      	str	r3, [r5, #0]
 800b1ea:	f04f 30ff 	mov.w	r0, #4294967295
 800b1ee:	b01d      	add	sp, #116	@ 0x74
 800b1f0:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800b1f4:	b002      	add	sp, #8
 800b1f6:	4770      	bx	lr
 800b1f8:	f44f 7302 	mov.w	r3, #520	@ 0x208
 800b1fc:	f8ad 3014 	strh.w	r3, [sp, #20]
 800b200:	bf14      	ite	ne
 800b202:	f104 33ff 	addne.w	r3, r4, #4294967295
 800b206:	4623      	moveq	r3, r4
 800b208:	9304      	str	r3, [sp, #16]
 800b20a:	9307      	str	r3, [sp, #28]
 800b20c:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800b210:	9002      	str	r0, [sp, #8]
 800b212:	9006      	str	r0, [sp, #24]
 800b214:	f8ad 3016 	strh.w	r3, [sp, #22]
 800b218:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800b21a:	ab21      	add	r3, sp, #132	@ 0x84
 800b21c:	a902      	add	r1, sp, #8
 800b21e:	4628      	mov	r0, r5
 800b220:	9301      	str	r3, [sp, #4]
 800b222:	f000 f9f9 	bl	800b618 <_svfiprintf_r>
 800b226:	1c43      	adds	r3, r0, #1
 800b228:	bfbc      	itt	lt
 800b22a:	238b      	movlt	r3, #139	@ 0x8b
 800b22c:	602b      	strlt	r3, [r5, #0]
 800b22e:	2c00      	cmp	r4, #0
 800b230:	d0dd      	beq.n	800b1ee <sniprintf+0x16>
 800b232:	9b02      	ldr	r3, [sp, #8]
 800b234:	2200      	movs	r2, #0
 800b236:	701a      	strb	r2, [r3, #0]
 800b238:	e7d9      	b.n	800b1ee <sniprintf+0x16>
 800b23a:	bf00      	nop
 800b23c:	20000020 	.word	0x20000020

0800b240 <memset>:
 800b240:	4402      	add	r2, r0
 800b242:	4603      	mov	r3, r0
 800b244:	4293      	cmp	r3, r2
 800b246:	d100      	bne.n	800b24a <memset+0xa>
 800b248:	4770      	bx	lr
 800b24a:	f803 1b01 	strb.w	r1, [r3], #1
 800b24e:	e7f9      	b.n	800b244 <memset+0x4>

0800b250 <_reclaim_reent>:
 800b250:	4b29      	ldr	r3, [pc, #164]	@ (800b2f8 <_reclaim_reent+0xa8>)
 800b252:	681b      	ldr	r3, [r3, #0]
 800b254:	4283      	cmp	r3, r0
 800b256:	b570      	push	{r4, r5, r6, lr}
 800b258:	4604      	mov	r4, r0
 800b25a:	d04b      	beq.n	800b2f4 <_reclaim_reent+0xa4>
 800b25c:	69c3      	ldr	r3, [r0, #28]
 800b25e:	b1ab      	cbz	r3, 800b28c <_reclaim_reent+0x3c>
 800b260:	68db      	ldr	r3, [r3, #12]
 800b262:	b16b      	cbz	r3, 800b280 <_reclaim_reent+0x30>
 800b264:	2500      	movs	r5, #0
 800b266:	69e3      	ldr	r3, [r4, #28]
 800b268:	68db      	ldr	r3, [r3, #12]
 800b26a:	5959      	ldr	r1, [r3, r5]
 800b26c:	2900      	cmp	r1, #0
 800b26e:	d13b      	bne.n	800b2e8 <_reclaim_reent+0x98>
 800b270:	3504      	adds	r5, #4
 800b272:	2d80      	cmp	r5, #128	@ 0x80
 800b274:	d1f7      	bne.n	800b266 <_reclaim_reent+0x16>
 800b276:	69e3      	ldr	r3, [r4, #28]
 800b278:	4620      	mov	r0, r4
 800b27a:	68d9      	ldr	r1, [r3, #12]
 800b27c:	f000 f878 	bl	800b370 <_free_r>
 800b280:	69e3      	ldr	r3, [r4, #28]
 800b282:	6819      	ldr	r1, [r3, #0]
 800b284:	b111      	cbz	r1, 800b28c <_reclaim_reent+0x3c>
 800b286:	4620      	mov	r0, r4
 800b288:	f000 f872 	bl	800b370 <_free_r>
 800b28c:	6961      	ldr	r1, [r4, #20]
 800b28e:	b111      	cbz	r1, 800b296 <_reclaim_reent+0x46>
 800b290:	4620      	mov	r0, r4
 800b292:	f000 f86d 	bl	800b370 <_free_r>
 800b296:	69e1      	ldr	r1, [r4, #28]
 800b298:	b111      	cbz	r1, 800b2a0 <_reclaim_reent+0x50>
 800b29a:	4620      	mov	r0, r4
 800b29c:	f000 f868 	bl	800b370 <_free_r>
 800b2a0:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 800b2a2:	b111      	cbz	r1, 800b2aa <_reclaim_reent+0x5a>
 800b2a4:	4620      	mov	r0, r4
 800b2a6:	f000 f863 	bl	800b370 <_free_r>
 800b2aa:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800b2ac:	b111      	cbz	r1, 800b2b4 <_reclaim_reent+0x64>
 800b2ae:	4620      	mov	r0, r4
 800b2b0:	f000 f85e 	bl	800b370 <_free_r>
 800b2b4:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 800b2b6:	b111      	cbz	r1, 800b2be <_reclaim_reent+0x6e>
 800b2b8:	4620      	mov	r0, r4
 800b2ba:	f000 f859 	bl	800b370 <_free_r>
 800b2be:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 800b2c0:	b111      	cbz	r1, 800b2c8 <_reclaim_reent+0x78>
 800b2c2:	4620      	mov	r0, r4
 800b2c4:	f000 f854 	bl	800b370 <_free_r>
 800b2c8:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 800b2ca:	b111      	cbz	r1, 800b2d2 <_reclaim_reent+0x82>
 800b2cc:	4620      	mov	r0, r4
 800b2ce:	f000 f84f 	bl	800b370 <_free_r>
 800b2d2:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 800b2d4:	b111      	cbz	r1, 800b2dc <_reclaim_reent+0x8c>
 800b2d6:	4620      	mov	r0, r4
 800b2d8:	f000 f84a 	bl	800b370 <_free_r>
 800b2dc:	6a23      	ldr	r3, [r4, #32]
 800b2de:	b14b      	cbz	r3, 800b2f4 <_reclaim_reent+0xa4>
 800b2e0:	4620      	mov	r0, r4
 800b2e2:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800b2e6:	4718      	bx	r3
 800b2e8:	680e      	ldr	r6, [r1, #0]
 800b2ea:	4620      	mov	r0, r4
 800b2ec:	f000 f840 	bl	800b370 <_free_r>
 800b2f0:	4631      	mov	r1, r6
 800b2f2:	e7bb      	b.n	800b26c <_reclaim_reent+0x1c>
 800b2f4:	bd70      	pop	{r4, r5, r6, pc}
 800b2f6:	bf00      	nop
 800b2f8:	20000020 	.word	0x20000020

0800b2fc <__errno>:
 800b2fc:	4b01      	ldr	r3, [pc, #4]	@ (800b304 <__errno+0x8>)
 800b2fe:	6818      	ldr	r0, [r3, #0]
 800b300:	4770      	bx	lr
 800b302:	bf00      	nop
 800b304:	20000020 	.word	0x20000020

0800b308 <__libc_init_array>:
 800b308:	b570      	push	{r4, r5, r6, lr}
 800b30a:	4d0d      	ldr	r5, [pc, #52]	@ (800b340 <__libc_init_array+0x38>)
 800b30c:	4c0d      	ldr	r4, [pc, #52]	@ (800b344 <__libc_init_array+0x3c>)
 800b30e:	1b64      	subs	r4, r4, r5
 800b310:	10a4      	asrs	r4, r4, #2
 800b312:	2600      	movs	r6, #0
 800b314:	42a6      	cmp	r6, r4
 800b316:	d109      	bne.n	800b32c <__libc_init_array+0x24>
 800b318:	4d0b      	ldr	r5, [pc, #44]	@ (800b348 <__libc_init_array+0x40>)
 800b31a:	4c0c      	ldr	r4, [pc, #48]	@ (800b34c <__libc_init_array+0x44>)
 800b31c:	f000 fc66 	bl	800bbec <_init>
 800b320:	1b64      	subs	r4, r4, r5
 800b322:	10a4      	asrs	r4, r4, #2
 800b324:	2600      	movs	r6, #0
 800b326:	42a6      	cmp	r6, r4
 800b328:	d105      	bne.n	800b336 <__libc_init_array+0x2e>
 800b32a:	bd70      	pop	{r4, r5, r6, pc}
 800b32c:	f855 3b04 	ldr.w	r3, [r5], #4
 800b330:	4798      	blx	r3
 800b332:	3601      	adds	r6, #1
 800b334:	e7ee      	b.n	800b314 <__libc_init_array+0xc>
 800b336:	f855 3b04 	ldr.w	r3, [r5], #4
 800b33a:	4798      	blx	r3
 800b33c:	3601      	adds	r6, #1
 800b33e:	e7f2      	b.n	800b326 <__libc_init_array+0x1e>
 800b340:	0800c01c 	.word	0x0800c01c
 800b344:	0800c01c 	.word	0x0800c01c
 800b348:	0800c01c 	.word	0x0800c01c
 800b34c:	0800c020 	.word	0x0800c020

0800b350 <__retarget_lock_acquire_recursive>:
 800b350:	4770      	bx	lr

0800b352 <__retarget_lock_release_recursive>:
 800b352:	4770      	bx	lr

0800b354 <memcpy>:
 800b354:	440a      	add	r2, r1
 800b356:	4291      	cmp	r1, r2
 800b358:	f100 33ff 	add.w	r3, r0, #4294967295
 800b35c:	d100      	bne.n	800b360 <memcpy+0xc>
 800b35e:	4770      	bx	lr
 800b360:	b510      	push	{r4, lr}
 800b362:	f811 4b01 	ldrb.w	r4, [r1], #1
 800b366:	f803 4f01 	strb.w	r4, [r3, #1]!
 800b36a:	4291      	cmp	r1, r2
 800b36c:	d1f9      	bne.n	800b362 <memcpy+0xe>
 800b36e:	bd10      	pop	{r4, pc}

0800b370 <_free_r>:
 800b370:	b538      	push	{r3, r4, r5, lr}
 800b372:	4605      	mov	r5, r0
 800b374:	2900      	cmp	r1, #0
 800b376:	d041      	beq.n	800b3fc <_free_r+0x8c>
 800b378:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b37c:	1f0c      	subs	r4, r1, #4
 800b37e:	2b00      	cmp	r3, #0
 800b380:	bfb8      	it	lt
 800b382:	18e4      	addlt	r4, r4, r3
 800b384:	f000 f8e0 	bl	800b548 <__malloc_lock>
 800b388:	4a1d      	ldr	r2, [pc, #116]	@ (800b400 <_free_r+0x90>)
 800b38a:	6813      	ldr	r3, [r2, #0]
 800b38c:	b933      	cbnz	r3, 800b39c <_free_r+0x2c>
 800b38e:	6063      	str	r3, [r4, #4]
 800b390:	6014      	str	r4, [r2, #0]
 800b392:	4628      	mov	r0, r5
 800b394:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800b398:	f000 b8dc 	b.w	800b554 <__malloc_unlock>
 800b39c:	42a3      	cmp	r3, r4
 800b39e:	d908      	bls.n	800b3b2 <_free_r+0x42>
 800b3a0:	6820      	ldr	r0, [r4, #0]
 800b3a2:	1821      	adds	r1, r4, r0
 800b3a4:	428b      	cmp	r3, r1
 800b3a6:	bf01      	itttt	eq
 800b3a8:	6819      	ldreq	r1, [r3, #0]
 800b3aa:	685b      	ldreq	r3, [r3, #4]
 800b3ac:	1809      	addeq	r1, r1, r0
 800b3ae:	6021      	streq	r1, [r4, #0]
 800b3b0:	e7ed      	b.n	800b38e <_free_r+0x1e>
 800b3b2:	461a      	mov	r2, r3
 800b3b4:	685b      	ldr	r3, [r3, #4]
 800b3b6:	b10b      	cbz	r3, 800b3bc <_free_r+0x4c>
 800b3b8:	42a3      	cmp	r3, r4
 800b3ba:	d9fa      	bls.n	800b3b2 <_free_r+0x42>
 800b3bc:	6811      	ldr	r1, [r2, #0]
 800b3be:	1850      	adds	r0, r2, r1
 800b3c0:	42a0      	cmp	r0, r4
 800b3c2:	d10b      	bne.n	800b3dc <_free_r+0x6c>
 800b3c4:	6820      	ldr	r0, [r4, #0]
 800b3c6:	4401      	add	r1, r0
 800b3c8:	1850      	adds	r0, r2, r1
 800b3ca:	4283      	cmp	r3, r0
 800b3cc:	6011      	str	r1, [r2, #0]
 800b3ce:	d1e0      	bne.n	800b392 <_free_r+0x22>
 800b3d0:	6818      	ldr	r0, [r3, #0]
 800b3d2:	685b      	ldr	r3, [r3, #4]
 800b3d4:	6053      	str	r3, [r2, #4]
 800b3d6:	4408      	add	r0, r1
 800b3d8:	6010      	str	r0, [r2, #0]
 800b3da:	e7da      	b.n	800b392 <_free_r+0x22>
 800b3dc:	d902      	bls.n	800b3e4 <_free_r+0x74>
 800b3de:	230c      	movs	r3, #12
 800b3e0:	602b      	str	r3, [r5, #0]
 800b3e2:	e7d6      	b.n	800b392 <_free_r+0x22>
 800b3e4:	6820      	ldr	r0, [r4, #0]
 800b3e6:	1821      	adds	r1, r4, r0
 800b3e8:	428b      	cmp	r3, r1
 800b3ea:	bf04      	itt	eq
 800b3ec:	6819      	ldreq	r1, [r3, #0]
 800b3ee:	685b      	ldreq	r3, [r3, #4]
 800b3f0:	6063      	str	r3, [r4, #4]
 800b3f2:	bf04      	itt	eq
 800b3f4:	1809      	addeq	r1, r1, r0
 800b3f6:	6021      	streq	r1, [r4, #0]
 800b3f8:	6054      	str	r4, [r2, #4]
 800b3fa:	e7ca      	b.n	800b392 <_free_r+0x22>
 800b3fc:	bd38      	pop	{r3, r4, r5, pc}
 800b3fe:	bf00      	nop
 800b400:	20004e48 	.word	0x20004e48

0800b404 <sbrk_aligned>:
 800b404:	b570      	push	{r4, r5, r6, lr}
 800b406:	4e0f      	ldr	r6, [pc, #60]	@ (800b444 <sbrk_aligned+0x40>)
 800b408:	460c      	mov	r4, r1
 800b40a:	6831      	ldr	r1, [r6, #0]
 800b40c:	4605      	mov	r5, r0
 800b40e:	b911      	cbnz	r1, 800b416 <sbrk_aligned+0x12>
 800b410:	f000 fba6 	bl	800bb60 <_sbrk_r>
 800b414:	6030      	str	r0, [r6, #0]
 800b416:	4621      	mov	r1, r4
 800b418:	4628      	mov	r0, r5
 800b41a:	f000 fba1 	bl	800bb60 <_sbrk_r>
 800b41e:	1c43      	adds	r3, r0, #1
 800b420:	d103      	bne.n	800b42a <sbrk_aligned+0x26>
 800b422:	f04f 34ff 	mov.w	r4, #4294967295
 800b426:	4620      	mov	r0, r4
 800b428:	bd70      	pop	{r4, r5, r6, pc}
 800b42a:	1cc4      	adds	r4, r0, #3
 800b42c:	f024 0403 	bic.w	r4, r4, #3
 800b430:	42a0      	cmp	r0, r4
 800b432:	d0f8      	beq.n	800b426 <sbrk_aligned+0x22>
 800b434:	1a21      	subs	r1, r4, r0
 800b436:	4628      	mov	r0, r5
 800b438:	f000 fb92 	bl	800bb60 <_sbrk_r>
 800b43c:	3001      	adds	r0, #1
 800b43e:	d1f2      	bne.n	800b426 <sbrk_aligned+0x22>
 800b440:	e7ef      	b.n	800b422 <sbrk_aligned+0x1e>
 800b442:	bf00      	nop
 800b444:	20004e44 	.word	0x20004e44

0800b448 <_malloc_r>:
 800b448:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b44c:	1ccd      	adds	r5, r1, #3
 800b44e:	f025 0503 	bic.w	r5, r5, #3
 800b452:	3508      	adds	r5, #8
 800b454:	2d0c      	cmp	r5, #12
 800b456:	bf38      	it	cc
 800b458:	250c      	movcc	r5, #12
 800b45a:	2d00      	cmp	r5, #0
 800b45c:	4606      	mov	r6, r0
 800b45e:	db01      	blt.n	800b464 <_malloc_r+0x1c>
 800b460:	42a9      	cmp	r1, r5
 800b462:	d904      	bls.n	800b46e <_malloc_r+0x26>
 800b464:	230c      	movs	r3, #12
 800b466:	6033      	str	r3, [r6, #0]
 800b468:	2000      	movs	r0, #0
 800b46a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b46e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800b544 <_malloc_r+0xfc>
 800b472:	f000 f869 	bl	800b548 <__malloc_lock>
 800b476:	f8d8 3000 	ldr.w	r3, [r8]
 800b47a:	461c      	mov	r4, r3
 800b47c:	bb44      	cbnz	r4, 800b4d0 <_malloc_r+0x88>
 800b47e:	4629      	mov	r1, r5
 800b480:	4630      	mov	r0, r6
 800b482:	f7ff ffbf 	bl	800b404 <sbrk_aligned>
 800b486:	1c43      	adds	r3, r0, #1
 800b488:	4604      	mov	r4, r0
 800b48a:	d158      	bne.n	800b53e <_malloc_r+0xf6>
 800b48c:	f8d8 4000 	ldr.w	r4, [r8]
 800b490:	4627      	mov	r7, r4
 800b492:	2f00      	cmp	r7, #0
 800b494:	d143      	bne.n	800b51e <_malloc_r+0xd6>
 800b496:	2c00      	cmp	r4, #0
 800b498:	d04b      	beq.n	800b532 <_malloc_r+0xea>
 800b49a:	6823      	ldr	r3, [r4, #0]
 800b49c:	4639      	mov	r1, r7
 800b49e:	4630      	mov	r0, r6
 800b4a0:	eb04 0903 	add.w	r9, r4, r3
 800b4a4:	f000 fb5c 	bl	800bb60 <_sbrk_r>
 800b4a8:	4581      	cmp	r9, r0
 800b4aa:	d142      	bne.n	800b532 <_malloc_r+0xea>
 800b4ac:	6821      	ldr	r1, [r4, #0]
 800b4ae:	1a6d      	subs	r5, r5, r1
 800b4b0:	4629      	mov	r1, r5
 800b4b2:	4630      	mov	r0, r6
 800b4b4:	f7ff ffa6 	bl	800b404 <sbrk_aligned>
 800b4b8:	3001      	adds	r0, #1
 800b4ba:	d03a      	beq.n	800b532 <_malloc_r+0xea>
 800b4bc:	6823      	ldr	r3, [r4, #0]
 800b4be:	442b      	add	r3, r5
 800b4c0:	6023      	str	r3, [r4, #0]
 800b4c2:	f8d8 3000 	ldr.w	r3, [r8]
 800b4c6:	685a      	ldr	r2, [r3, #4]
 800b4c8:	bb62      	cbnz	r2, 800b524 <_malloc_r+0xdc>
 800b4ca:	f8c8 7000 	str.w	r7, [r8]
 800b4ce:	e00f      	b.n	800b4f0 <_malloc_r+0xa8>
 800b4d0:	6822      	ldr	r2, [r4, #0]
 800b4d2:	1b52      	subs	r2, r2, r5
 800b4d4:	d420      	bmi.n	800b518 <_malloc_r+0xd0>
 800b4d6:	2a0b      	cmp	r2, #11
 800b4d8:	d917      	bls.n	800b50a <_malloc_r+0xc2>
 800b4da:	1961      	adds	r1, r4, r5
 800b4dc:	42a3      	cmp	r3, r4
 800b4de:	6025      	str	r5, [r4, #0]
 800b4e0:	bf18      	it	ne
 800b4e2:	6059      	strne	r1, [r3, #4]
 800b4e4:	6863      	ldr	r3, [r4, #4]
 800b4e6:	bf08      	it	eq
 800b4e8:	f8c8 1000 	streq.w	r1, [r8]
 800b4ec:	5162      	str	r2, [r4, r5]
 800b4ee:	604b      	str	r3, [r1, #4]
 800b4f0:	4630      	mov	r0, r6
 800b4f2:	f000 f82f 	bl	800b554 <__malloc_unlock>
 800b4f6:	f104 000b 	add.w	r0, r4, #11
 800b4fa:	1d23      	adds	r3, r4, #4
 800b4fc:	f020 0007 	bic.w	r0, r0, #7
 800b500:	1ac2      	subs	r2, r0, r3
 800b502:	bf1c      	itt	ne
 800b504:	1a1b      	subne	r3, r3, r0
 800b506:	50a3      	strne	r3, [r4, r2]
 800b508:	e7af      	b.n	800b46a <_malloc_r+0x22>
 800b50a:	6862      	ldr	r2, [r4, #4]
 800b50c:	42a3      	cmp	r3, r4
 800b50e:	bf0c      	ite	eq
 800b510:	f8c8 2000 	streq.w	r2, [r8]
 800b514:	605a      	strne	r2, [r3, #4]
 800b516:	e7eb      	b.n	800b4f0 <_malloc_r+0xa8>
 800b518:	4623      	mov	r3, r4
 800b51a:	6864      	ldr	r4, [r4, #4]
 800b51c:	e7ae      	b.n	800b47c <_malloc_r+0x34>
 800b51e:	463c      	mov	r4, r7
 800b520:	687f      	ldr	r7, [r7, #4]
 800b522:	e7b6      	b.n	800b492 <_malloc_r+0x4a>
 800b524:	461a      	mov	r2, r3
 800b526:	685b      	ldr	r3, [r3, #4]
 800b528:	42a3      	cmp	r3, r4
 800b52a:	d1fb      	bne.n	800b524 <_malloc_r+0xdc>
 800b52c:	2300      	movs	r3, #0
 800b52e:	6053      	str	r3, [r2, #4]
 800b530:	e7de      	b.n	800b4f0 <_malloc_r+0xa8>
 800b532:	230c      	movs	r3, #12
 800b534:	6033      	str	r3, [r6, #0]
 800b536:	4630      	mov	r0, r6
 800b538:	f000 f80c 	bl	800b554 <__malloc_unlock>
 800b53c:	e794      	b.n	800b468 <_malloc_r+0x20>
 800b53e:	6005      	str	r5, [r0, #0]
 800b540:	e7d6      	b.n	800b4f0 <_malloc_r+0xa8>
 800b542:	bf00      	nop
 800b544:	20004e48 	.word	0x20004e48

0800b548 <__malloc_lock>:
 800b548:	4801      	ldr	r0, [pc, #4]	@ (800b550 <__malloc_lock+0x8>)
 800b54a:	f7ff bf01 	b.w	800b350 <__retarget_lock_acquire_recursive>
 800b54e:	bf00      	nop
 800b550:	20004e40 	.word	0x20004e40

0800b554 <__malloc_unlock>:
 800b554:	4801      	ldr	r0, [pc, #4]	@ (800b55c <__malloc_unlock+0x8>)
 800b556:	f7ff befc 	b.w	800b352 <__retarget_lock_release_recursive>
 800b55a:	bf00      	nop
 800b55c:	20004e40 	.word	0x20004e40

0800b560 <__ssputs_r>:
 800b560:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b564:	688e      	ldr	r6, [r1, #8]
 800b566:	461f      	mov	r7, r3
 800b568:	42be      	cmp	r6, r7
 800b56a:	680b      	ldr	r3, [r1, #0]
 800b56c:	4682      	mov	sl, r0
 800b56e:	460c      	mov	r4, r1
 800b570:	4690      	mov	r8, r2
 800b572:	d82d      	bhi.n	800b5d0 <__ssputs_r+0x70>
 800b574:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800b578:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800b57c:	d026      	beq.n	800b5cc <__ssputs_r+0x6c>
 800b57e:	6965      	ldr	r5, [r4, #20]
 800b580:	6909      	ldr	r1, [r1, #16]
 800b582:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800b586:	eba3 0901 	sub.w	r9, r3, r1
 800b58a:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800b58e:	1c7b      	adds	r3, r7, #1
 800b590:	444b      	add	r3, r9
 800b592:	106d      	asrs	r5, r5, #1
 800b594:	429d      	cmp	r5, r3
 800b596:	bf38      	it	cc
 800b598:	461d      	movcc	r5, r3
 800b59a:	0553      	lsls	r3, r2, #21
 800b59c:	d527      	bpl.n	800b5ee <__ssputs_r+0x8e>
 800b59e:	4629      	mov	r1, r5
 800b5a0:	f7ff ff52 	bl	800b448 <_malloc_r>
 800b5a4:	4606      	mov	r6, r0
 800b5a6:	b360      	cbz	r0, 800b602 <__ssputs_r+0xa2>
 800b5a8:	6921      	ldr	r1, [r4, #16]
 800b5aa:	464a      	mov	r2, r9
 800b5ac:	f7ff fed2 	bl	800b354 <memcpy>
 800b5b0:	89a3      	ldrh	r3, [r4, #12]
 800b5b2:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800b5b6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800b5ba:	81a3      	strh	r3, [r4, #12]
 800b5bc:	6126      	str	r6, [r4, #16]
 800b5be:	6165      	str	r5, [r4, #20]
 800b5c0:	444e      	add	r6, r9
 800b5c2:	eba5 0509 	sub.w	r5, r5, r9
 800b5c6:	6026      	str	r6, [r4, #0]
 800b5c8:	60a5      	str	r5, [r4, #8]
 800b5ca:	463e      	mov	r6, r7
 800b5cc:	42be      	cmp	r6, r7
 800b5ce:	d900      	bls.n	800b5d2 <__ssputs_r+0x72>
 800b5d0:	463e      	mov	r6, r7
 800b5d2:	6820      	ldr	r0, [r4, #0]
 800b5d4:	4632      	mov	r2, r6
 800b5d6:	4641      	mov	r1, r8
 800b5d8:	f000 faa8 	bl	800bb2c <memmove>
 800b5dc:	68a3      	ldr	r3, [r4, #8]
 800b5de:	1b9b      	subs	r3, r3, r6
 800b5e0:	60a3      	str	r3, [r4, #8]
 800b5e2:	6823      	ldr	r3, [r4, #0]
 800b5e4:	4433      	add	r3, r6
 800b5e6:	6023      	str	r3, [r4, #0]
 800b5e8:	2000      	movs	r0, #0
 800b5ea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b5ee:	462a      	mov	r2, r5
 800b5f0:	f000 fac6 	bl	800bb80 <_realloc_r>
 800b5f4:	4606      	mov	r6, r0
 800b5f6:	2800      	cmp	r0, #0
 800b5f8:	d1e0      	bne.n	800b5bc <__ssputs_r+0x5c>
 800b5fa:	6921      	ldr	r1, [r4, #16]
 800b5fc:	4650      	mov	r0, sl
 800b5fe:	f7ff feb7 	bl	800b370 <_free_r>
 800b602:	230c      	movs	r3, #12
 800b604:	f8ca 3000 	str.w	r3, [sl]
 800b608:	89a3      	ldrh	r3, [r4, #12]
 800b60a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800b60e:	81a3      	strh	r3, [r4, #12]
 800b610:	f04f 30ff 	mov.w	r0, #4294967295
 800b614:	e7e9      	b.n	800b5ea <__ssputs_r+0x8a>
	...

0800b618 <_svfiprintf_r>:
 800b618:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b61c:	4698      	mov	r8, r3
 800b61e:	898b      	ldrh	r3, [r1, #12]
 800b620:	061b      	lsls	r3, r3, #24
 800b622:	b09d      	sub	sp, #116	@ 0x74
 800b624:	4607      	mov	r7, r0
 800b626:	460d      	mov	r5, r1
 800b628:	4614      	mov	r4, r2
 800b62a:	d510      	bpl.n	800b64e <_svfiprintf_r+0x36>
 800b62c:	690b      	ldr	r3, [r1, #16]
 800b62e:	b973      	cbnz	r3, 800b64e <_svfiprintf_r+0x36>
 800b630:	2140      	movs	r1, #64	@ 0x40
 800b632:	f7ff ff09 	bl	800b448 <_malloc_r>
 800b636:	6028      	str	r0, [r5, #0]
 800b638:	6128      	str	r0, [r5, #16]
 800b63a:	b930      	cbnz	r0, 800b64a <_svfiprintf_r+0x32>
 800b63c:	230c      	movs	r3, #12
 800b63e:	603b      	str	r3, [r7, #0]
 800b640:	f04f 30ff 	mov.w	r0, #4294967295
 800b644:	b01d      	add	sp, #116	@ 0x74
 800b646:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b64a:	2340      	movs	r3, #64	@ 0x40
 800b64c:	616b      	str	r3, [r5, #20]
 800b64e:	2300      	movs	r3, #0
 800b650:	9309      	str	r3, [sp, #36]	@ 0x24
 800b652:	2320      	movs	r3, #32
 800b654:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800b658:	f8cd 800c 	str.w	r8, [sp, #12]
 800b65c:	2330      	movs	r3, #48	@ 0x30
 800b65e:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800b7fc <_svfiprintf_r+0x1e4>
 800b662:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800b666:	f04f 0901 	mov.w	r9, #1
 800b66a:	4623      	mov	r3, r4
 800b66c:	469a      	mov	sl, r3
 800b66e:	f813 2b01 	ldrb.w	r2, [r3], #1
 800b672:	b10a      	cbz	r2, 800b678 <_svfiprintf_r+0x60>
 800b674:	2a25      	cmp	r2, #37	@ 0x25
 800b676:	d1f9      	bne.n	800b66c <_svfiprintf_r+0x54>
 800b678:	ebba 0b04 	subs.w	fp, sl, r4
 800b67c:	d00b      	beq.n	800b696 <_svfiprintf_r+0x7e>
 800b67e:	465b      	mov	r3, fp
 800b680:	4622      	mov	r2, r4
 800b682:	4629      	mov	r1, r5
 800b684:	4638      	mov	r0, r7
 800b686:	f7ff ff6b 	bl	800b560 <__ssputs_r>
 800b68a:	3001      	adds	r0, #1
 800b68c:	f000 80a7 	beq.w	800b7de <_svfiprintf_r+0x1c6>
 800b690:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800b692:	445a      	add	r2, fp
 800b694:	9209      	str	r2, [sp, #36]	@ 0x24
 800b696:	f89a 3000 	ldrb.w	r3, [sl]
 800b69a:	2b00      	cmp	r3, #0
 800b69c:	f000 809f 	beq.w	800b7de <_svfiprintf_r+0x1c6>
 800b6a0:	2300      	movs	r3, #0
 800b6a2:	f04f 32ff 	mov.w	r2, #4294967295
 800b6a6:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800b6aa:	f10a 0a01 	add.w	sl, sl, #1
 800b6ae:	9304      	str	r3, [sp, #16]
 800b6b0:	9307      	str	r3, [sp, #28]
 800b6b2:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800b6b6:	931a      	str	r3, [sp, #104]	@ 0x68
 800b6b8:	4654      	mov	r4, sl
 800b6ba:	2205      	movs	r2, #5
 800b6bc:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b6c0:	484e      	ldr	r0, [pc, #312]	@ (800b7fc <_svfiprintf_r+0x1e4>)
 800b6c2:	f7f4 fd95 	bl	80001f0 <memchr>
 800b6c6:	9a04      	ldr	r2, [sp, #16]
 800b6c8:	b9d8      	cbnz	r0, 800b702 <_svfiprintf_r+0xea>
 800b6ca:	06d0      	lsls	r0, r2, #27
 800b6cc:	bf44      	itt	mi
 800b6ce:	2320      	movmi	r3, #32
 800b6d0:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800b6d4:	0711      	lsls	r1, r2, #28
 800b6d6:	bf44      	itt	mi
 800b6d8:	232b      	movmi	r3, #43	@ 0x2b
 800b6da:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800b6de:	f89a 3000 	ldrb.w	r3, [sl]
 800b6e2:	2b2a      	cmp	r3, #42	@ 0x2a
 800b6e4:	d015      	beq.n	800b712 <_svfiprintf_r+0xfa>
 800b6e6:	9a07      	ldr	r2, [sp, #28]
 800b6e8:	4654      	mov	r4, sl
 800b6ea:	2000      	movs	r0, #0
 800b6ec:	f04f 0c0a 	mov.w	ip, #10
 800b6f0:	4621      	mov	r1, r4
 800b6f2:	f811 3b01 	ldrb.w	r3, [r1], #1
 800b6f6:	3b30      	subs	r3, #48	@ 0x30
 800b6f8:	2b09      	cmp	r3, #9
 800b6fa:	d94b      	bls.n	800b794 <_svfiprintf_r+0x17c>
 800b6fc:	b1b0      	cbz	r0, 800b72c <_svfiprintf_r+0x114>
 800b6fe:	9207      	str	r2, [sp, #28]
 800b700:	e014      	b.n	800b72c <_svfiprintf_r+0x114>
 800b702:	eba0 0308 	sub.w	r3, r0, r8
 800b706:	fa09 f303 	lsl.w	r3, r9, r3
 800b70a:	4313      	orrs	r3, r2
 800b70c:	9304      	str	r3, [sp, #16]
 800b70e:	46a2      	mov	sl, r4
 800b710:	e7d2      	b.n	800b6b8 <_svfiprintf_r+0xa0>
 800b712:	9b03      	ldr	r3, [sp, #12]
 800b714:	1d19      	adds	r1, r3, #4
 800b716:	681b      	ldr	r3, [r3, #0]
 800b718:	9103      	str	r1, [sp, #12]
 800b71a:	2b00      	cmp	r3, #0
 800b71c:	bfbb      	ittet	lt
 800b71e:	425b      	neglt	r3, r3
 800b720:	f042 0202 	orrlt.w	r2, r2, #2
 800b724:	9307      	strge	r3, [sp, #28]
 800b726:	9307      	strlt	r3, [sp, #28]
 800b728:	bfb8      	it	lt
 800b72a:	9204      	strlt	r2, [sp, #16]
 800b72c:	7823      	ldrb	r3, [r4, #0]
 800b72e:	2b2e      	cmp	r3, #46	@ 0x2e
 800b730:	d10a      	bne.n	800b748 <_svfiprintf_r+0x130>
 800b732:	7863      	ldrb	r3, [r4, #1]
 800b734:	2b2a      	cmp	r3, #42	@ 0x2a
 800b736:	d132      	bne.n	800b79e <_svfiprintf_r+0x186>
 800b738:	9b03      	ldr	r3, [sp, #12]
 800b73a:	1d1a      	adds	r2, r3, #4
 800b73c:	681b      	ldr	r3, [r3, #0]
 800b73e:	9203      	str	r2, [sp, #12]
 800b740:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800b744:	3402      	adds	r4, #2
 800b746:	9305      	str	r3, [sp, #20]
 800b748:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800b80c <_svfiprintf_r+0x1f4>
 800b74c:	7821      	ldrb	r1, [r4, #0]
 800b74e:	2203      	movs	r2, #3
 800b750:	4650      	mov	r0, sl
 800b752:	f7f4 fd4d 	bl	80001f0 <memchr>
 800b756:	b138      	cbz	r0, 800b768 <_svfiprintf_r+0x150>
 800b758:	9b04      	ldr	r3, [sp, #16]
 800b75a:	eba0 000a 	sub.w	r0, r0, sl
 800b75e:	2240      	movs	r2, #64	@ 0x40
 800b760:	4082      	lsls	r2, r0
 800b762:	4313      	orrs	r3, r2
 800b764:	3401      	adds	r4, #1
 800b766:	9304      	str	r3, [sp, #16]
 800b768:	f814 1b01 	ldrb.w	r1, [r4], #1
 800b76c:	4824      	ldr	r0, [pc, #144]	@ (800b800 <_svfiprintf_r+0x1e8>)
 800b76e:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800b772:	2206      	movs	r2, #6
 800b774:	f7f4 fd3c 	bl	80001f0 <memchr>
 800b778:	2800      	cmp	r0, #0
 800b77a:	d036      	beq.n	800b7ea <_svfiprintf_r+0x1d2>
 800b77c:	4b21      	ldr	r3, [pc, #132]	@ (800b804 <_svfiprintf_r+0x1ec>)
 800b77e:	bb1b      	cbnz	r3, 800b7c8 <_svfiprintf_r+0x1b0>
 800b780:	9b03      	ldr	r3, [sp, #12]
 800b782:	3307      	adds	r3, #7
 800b784:	f023 0307 	bic.w	r3, r3, #7
 800b788:	3308      	adds	r3, #8
 800b78a:	9303      	str	r3, [sp, #12]
 800b78c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b78e:	4433      	add	r3, r6
 800b790:	9309      	str	r3, [sp, #36]	@ 0x24
 800b792:	e76a      	b.n	800b66a <_svfiprintf_r+0x52>
 800b794:	fb0c 3202 	mla	r2, ip, r2, r3
 800b798:	460c      	mov	r4, r1
 800b79a:	2001      	movs	r0, #1
 800b79c:	e7a8      	b.n	800b6f0 <_svfiprintf_r+0xd8>
 800b79e:	2300      	movs	r3, #0
 800b7a0:	3401      	adds	r4, #1
 800b7a2:	9305      	str	r3, [sp, #20]
 800b7a4:	4619      	mov	r1, r3
 800b7a6:	f04f 0c0a 	mov.w	ip, #10
 800b7aa:	4620      	mov	r0, r4
 800b7ac:	f810 2b01 	ldrb.w	r2, [r0], #1
 800b7b0:	3a30      	subs	r2, #48	@ 0x30
 800b7b2:	2a09      	cmp	r2, #9
 800b7b4:	d903      	bls.n	800b7be <_svfiprintf_r+0x1a6>
 800b7b6:	2b00      	cmp	r3, #0
 800b7b8:	d0c6      	beq.n	800b748 <_svfiprintf_r+0x130>
 800b7ba:	9105      	str	r1, [sp, #20]
 800b7bc:	e7c4      	b.n	800b748 <_svfiprintf_r+0x130>
 800b7be:	fb0c 2101 	mla	r1, ip, r1, r2
 800b7c2:	4604      	mov	r4, r0
 800b7c4:	2301      	movs	r3, #1
 800b7c6:	e7f0      	b.n	800b7aa <_svfiprintf_r+0x192>
 800b7c8:	ab03      	add	r3, sp, #12
 800b7ca:	9300      	str	r3, [sp, #0]
 800b7cc:	462a      	mov	r2, r5
 800b7ce:	4b0e      	ldr	r3, [pc, #56]	@ (800b808 <_svfiprintf_r+0x1f0>)
 800b7d0:	a904      	add	r1, sp, #16
 800b7d2:	4638      	mov	r0, r7
 800b7d4:	f3af 8000 	nop.w
 800b7d8:	1c42      	adds	r2, r0, #1
 800b7da:	4606      	mov	r6, r0
 800b7dc:	d1d6      	bne.n	800b78c <_svfiprintf_r+0x174>
 800b7de:	89ab      	ldrh	r3, [r5, #12]
 800b7e0:	065b      	lsls	r3, r3, #25
 800b7e2:	f53f af2d 	bmi.w	800b640 <_svfiprintf_r+0x28>
 800b7e6:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800b7e8:	e72c      	b.n	800b644 <_svfiprintf_r+0x2c>
 800b7ea:	ab03      	add	r3, sp, #12
 800b7ec:	9300      	str	r3, [sp, #0]
 800b7ee:	462a      	mov	r2, r5
 800b7f0:	4b05      	ldr	r3, [pc, #20]	@ (800b808 <_svfiprintf_r+0x1f0>)
 800b7f2:	a904      	add	r1, sp, #16
 800b7f4:	4638      	mov	r0, r7
 800b7f6:	f000 f879 	bl	800b8ec <_printf_i>
 800b7fa:	e7ed      	b.n	800b7d8 <_svfiprintf_r+0x1c0>
 800b7fc:	0800bfe0 	.word	0x0800bfe0
 800b800:	0800bfea 	.word	0x0800bfea
 800b804:	00000000 	.word	0x00000000
 800b808:	0800b561 	.word	0x0800b561
 800b80c:	0800bfe6 	.word	0x0800bfe6

0800b810 <_printf_common>:
 800b810:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b814:	4616      	mov	r6, r2
 800b816:	4698      	mov	r8, r3
 800b818:	688a      	ldr	r2, [r1, #8]
 800b81a:	690b      	ldr	r3, [r1, #16]
 800b81c:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800b820:	4293      	cmp	r3, r2
 800b822:	bfb8      	it	lt
 800b824:	4613      	movlt	r3, r2
 800b826:	6033      	str	r3, [r6, #0]
 800b828:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800b82c:	4607      	mov	r7, r0
 800b82e:	460c      	mov	r4, r1
 800b830:	b10a      	cbz	r2, 800b836 <_printf_common+0x26>
 800b832:	3301      	adds	r3, #1
 800b834:	6033      	str	r3, [r6, #0]
 800b836:	6823      	ldr	r3, [r4, #0]
 800b838:	0699      	lsls	r1, r3, #26
 800b83a:	bf42      	ittt	mi
 800b83c:	6833      	ldrmi	r3, [r6, #0]
 800b83e:	3302      	addmi	r3, #2
 800b840:	6033      	strmi	r3, [r6, #0]
 800b842:	6825      	ldr	r5, [r4, #0]
 800b844:	f015 0506 	ands.w	r5, r5, #6
 800b848:	d106      	bne.n	800b858 <_printf_common+0x48>
 800b84a:	f104 0a19 	add.w	sl, r4, #25
 800b84e:	68e3      	ldr	r3, [r4, #12]
 800b850:	6832      	ldr	r2, [r6, #0]
 800b852:	1a9b      	subs	r3, r3, r2
 800b854:	42ab      	cmp	r3, r5
 800b856:	dc26      	bgt.n	800b8a6 <_printf_common+0x96>
 800b858:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800b85c:	6822      	ldr	r2, [r4, #0]
 800b85e:	3b00      	subs	r3, #0
 800b860:	bf18      	it	ne
 800b862:	2301      	movne	r3, #1
 800b864:	0692      	lsls	r2, r2, #26
 800b866:	d42b      	bmi.n	800b8c0 <_printf_common+0xb0>
 800b868:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800b86c:	4641      	mov	r1, r8
 800b86e:	4638      	mov	r0, r7
 800b870:	47c8      	blx	r9
 800b872:	3001      	adds	r0, #1
 800b874:	d01e      	beq.n	800b8b4 <_printf_common+0xa4>
 800b876:	6823      	ldr	r3, [r4, #0]
 800b878:	6922      	ldr	r2, [r4, #16]
 800b87a:	f003 0306 	and.w	r3, r3, #6
 800b87e:	2b04      	cmp	r3, #4
 800b880:	bf02      	ittt	eq
 800b882:	68e5      	ldreq	r5, [r4, #12]
 800b884:	6833      	ldreq	r3, [r6, #0]
 800b886:	1aed      	subeq	r5, r5, r3
 800b888:	68a3      	ldr	r3, [r4, #8]
 800b88a:	bf0c      	ite	eq
 800b88c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800b890:	2500      	movne	r5, #0
 800b892:	4293      	cmp	r3, r2
 800b894:	bfc4      	itt	gt
 800b896:	1a9b      	subgt	r3, r3, r2
 800b898:	18ed      	addgt	r5, r5, r3
 800b89a:	2600      	movs	r6, #0
 800b89c:	341a      	adds	r4, #26
 800b89e:	42b5      	cmp	r5, r6
 800b8a0:	d11a      	bne.n	800b8d8 <_printf_common+0xc8>
 800b8a2:	2000      	movs	r0, #0
 800b8a4:	e008      	b.n	800b8b8 <_printf_common+0xa8>
 800b8a6:	2301      	movs	r3, #1
 800b8a8:	4652      	mov	r2, sl
 800b8aa:	4641      	mov	r1, r8
 800b8ac:	4638      	mov	r0, r7
 800b8ae:	47c8      	blx	r9
 800b8b0:	3001      	adds	r0, #1
 800b8b2:	d103      	bne.n	800b8bc <_printf_common+0xac>
 800b8b4:	f04f 30ff 	mov.w	r0, #4294967295
 800b8b8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b8bc:	3501      	adds	r5, #1
 800b8be:	e7c6      	b.n	800b84e <_printf_common+0x3e>
 800b8c0:	18e1      	adds	r1, r4, r3
 800b8c2:	1c5a      	adds	r2, r3, #1
 800b8c4:	2030      	movs	r0, #48	@ 0x30
 800b8c6:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800b8ca:	4422      	add	r2, r4
 800b8cc:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800b8d0:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800b8d4:	3302      	adds	r3, #2
 800b8d6:	e7c7      	b.n	800b868 <_printf_common+0x58>
 800b8d8:	2301      	movs	r3, #1
 800b8da:	4622      	mov	r2, r4
 800b8dc:	4641      	mov	r1, r8
 800b8de:	4638      	mov	r0, r7
 800b8e0:	47c8      	blx	r9
 800b8e2:	3001      	adds	r0, #1
 800b8e4:	d0e6      	beq.n	800b8b4 <_printf_common+0xa4>
 800b8e6:	3601      	adds	r6, #1
 800b8e8:	e7d9      	b.n	800b89e <_printf_common+0x8e>
	...

0800b8ec <_printf_i>:
 800b8ec:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800b8f0:	7e0f      	ldrb	r7, [r1, #24]
 800b8f2:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800b8f4:	2f78      	cmp	r7, #120	@ 0x78
 800b8f6:	4691      	mov	r9, r2
 800b8f8:	4680      	mov	r8, r0
 800b8fa:	460c      	mov	r4, r1
 800b8fc:	469a      	mov	sl, r3
 800b8fe:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800b902:	d807      	bhi.n	800b914 <_printf_i+0x28>
 800b904:	2f62      	cmp	r7, #98	@ 0x62
 800b906:	d80a      	bhi.n	800b91e <_printf_i+0x32>
 800b908:	2f00      	cmp	r7, #0
 800b90a:	f000 80d2 	beq.w	800bab2 <_printf_i+0x1c6>
 800b90e:	2f58      	cmp	r7, #88	@ 0x58
 800b910:	f000 80b9 	beq.w	800ba86 <_printf_i+0x19a>
 800b914:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800b918:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800b91c:	e03a      	b.n	800b994 <_printf_i+0xa8>
 800b91e:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800b922:	2b15      	cmp	r3, #21
 800b924:	d8f6      	bhi.n	800b914 <_printf_i+0x28>
 800b926:	a101      	add	r1, pc, #4	@ (adr r1, 800b92c <_printf_i+0x40>)
 800b928:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800b92c:	0800b985 	.word	0x0800b985
 800b930:	0800b999 	.word	0x0800b999
 800b934:	0800b915 	.word	0x0800b915
 800b938:	0800b915 	.word	0x0800b915
 800b93c:	0800b915 	.word	0x0800b915
 800b940:	0800b915 	.word	0x0800b915
 800b944:	0800b999 	.word	0x0800b999
 800b948:	0800b915 	.word	0x0800b915
 800b94c:	0800b915 	.word	0x0800b915
 800b950:	0800b915 	.word	0x0800b915
 800b954:	0800b915 	.word	0x0800b915
 800b958:	0800ba99 	.word	0x0800ba99
 800b95c:	0800b9c3 	.word	0x0800b9c3
 800b960:	0800ba53 	.word	0x0800ba53
 800b964:	0800b915 	.word	0x0800b915
 800b968:	0800b915 	.word	0x0800b915
 800b96c:	0800babb 	.word	0x0800babb
 800b970:	0800b915 	.word	0x0800b915
 800b974:	0800b9c3 	.word	0x0800b9c3
 800b978:	0800b915 	.word	0x0800b915
 800b97c:	0800b915 	.word	0x0800b915
 800b980:	0800ba5b 	.word	0x0800ba5b
 800b984:	6833      	ldr	r3, [r6, #0]
 800b986:	1d1a      	adds	r2, r3, #4
 800b988:	681b      	ldr	r3, [r3, #0]
 800b98a:	6032      	str	r2, [r6, #0]
 800b98c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800b990:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800b994:	2301      	movs	r3, #1
 800b996:	e09d      	b.n	800bad4 <_printf_i+0x1e8>
 800b998:	6833      	ldr	r3, [r6, #0]
 800b99a:	6820      	ldr	r0, [r4, #0]
 800b99c:	1d19      	adds	r1, r3, #4
 800b99e:	6031      	str	r1, [r6, #0]
 800b9a0:	0606      	lsls	r6, r0, #24
 800b9a2:	d501      	bpl.n	800b9a8 <_printf_i+0xbc>
 800b9a4:	681d      	ldr	r5, [r3, #0]
 800b9a6:	e003      	b.n	800b9b0 <_printf_i+0xc4>
 800b9a8:	0645      	lsls	r5, r0, #25
 800b9aa:	d5fb      	bpl.n	800b9a4 <_printf_i+0xb8>
 800b9ac:	f9b3 5000 	ldrsh.w	r5, [r3]
 800b9b0:	2d00      	cmp	r5, #0
 800b9b2:	da03      	bge.n	800b9bc <_printf_i+0xd0>
 800b9b4:	232d      	movs	r3, #45	@ 0x2d
 800b9b6:	426d      	negs	r5, r5
 800b9b8:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800b9bc:	4859      	ldr	r0, [pc, #356]	@ (800bb24 <_printf_i+0x238>)
 800b9be:	230a      	movs	r3, #10
 800b9c0:	e011      	b.n	800b9e6 <_printf_i+0xfa>
 800b9c2:	6821      	ldr	r1, [r4, #0]
 800b9c4:	6833      	ldr	r3, [r6, #0]
 800b9c6:	0608      	lsls	r0, r1, #24
 800b9c8:	f853 5b04 	ldr.w	r5, [r3], #4
 800b9cc:	d402      	bmi.n	800b9d4 <_printf_i+0xe8>
 800b9ce:	0649      	lsls	r1, r1, #25
 800b9d0:	bf48      	it	mi
 800b9d2:	b2ad      	uxthmi	r5, r5
 800b9d4:	2f6f      	cmp	r7, #111	@ 0x6f
 800b9d6:	4853      	ldr	r0, [pc, #332]	@ (800bb24 <_printf_i+0x238>)
 800b9d8:	6033      	str	r3, [r6, #0]
 800b9da:	bf14      	ite	ne
 800b9dc:	230a      	movne	r3, #10
 800b9de:	2308      	moveq	r3, #8
 800b9e0:	2100      	movs	r1, #0
 800b9e2:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800b9e6:	6866      	ldr	r6, [r4, #4]
 800b9e8:	60a6      	str	r6, [r4, #8]
 800b9ea:	2e00      	cmp	r6, #0
 800b9ec:	bfa2      	ittt	ge
 800b9ee:	6821      	ldrge	r1, [r4, #0]
 800b9f0:	f021 0104 	bicge.w	r1, r1, #4
 800b9f4:	6021      	strge	r1, [r4, #0]
 800b9f6:	b90d      	cbnz	r5, 800b9fc <_printf_i+0x110>
 800b9f8:	2e00      	cmp	r6, #0
 800b9fa:	d04b      	beq.n	800ba94 <_printf_i+0x1a8>
 800b9fc:	4616      	mov	r6, r2
 800b9fe:	fbb5 f1f3 	udiv	r1, r5, r3
 800ba02:	fb03 5711 	mls	r7, r3, r1, r5
 800ba06:	5dc7      	ldrb	r7, [r0, r7]
 800ba08:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800ba0c:	462f      	mov	r7, r5
 800ba0e:	42bb      	cmp	r3, r7
 800ba10:	460d      	mov	r5, r1
 800ba12:	d9f4      	bls.n	800b9fe <_printf_i+0x112>
 800ba14:	2b08      	cmp	r3, #8
 800ba16:	d10b      	bne.n	800ba30 <_printf_i+0x144>
 800ba18:	6823      	ldr	r3, [r4, #0]
 800ba1a:	07df      	lsls	r7, r3, #31
 800ba1c:	d508      	bpl.n	800ba30 <_printf_i+0x144>
 800ba1e:	6923      	ldr	r3, [r4, #16]
 800ba20:	6861      	ldr	r1, [r4, #4]
 800ba22:	4299      	cmp	r1, r3
 800ba24:	bfde      	ittt	le
 800ba26:	2330      	movle	r3, #48	@ 0x30
 800ba28:	f806 3c01 	strble.w	r3, [r6, #-1]
 800ba2c:	f106 36ff 	addle.w	r6, r6, #4294967295
 800ba30:	1b92      	subs	r2, r2, r6
 800ba32:	6122      	str	r2, [r4, #16]
 800ba34:	f8cd a000 	str.w	sl, [sp]
 800ba38:	464b      	mov	r3, r9
 800ba3a:	aa03      	add	r2, sp, #12
 800ba3c:	4621      	mov	r1, r4
 800ba3e:	4640      	mov	r0, r8
 800ba40:	f7ff fee6 	bl	800b810 <_printf_common>
 800ba44:	3001      	adds	r0, #1
 800ba46:	d14a      	bne.n	800bade <_printf_i+0x1f2>
 800ba48:	f04f 30ff 	mov.w	r0, #4294967295
 800ba4c:	b004      	add	sp, #16
 800ba4e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ba52:	6823      	ldr	r3, [r4, #0]
 800ba54:	f043 0320 	orr.w	r3, r3, #32
 800ba58:	6023      	str	r3, [r4, #0]
 800ba5a:	4833      	ldr	r0, [pc, #204]	@ (800bb28 <_printf_i+0x23c>)
 800ba5c:	2778      	movs	r7, #120	@ 0x78
 800ba5e:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800ba62:	6823      	ldr	r3, [r4, #0]
 800ba64:	6831      	ldr	r1, [r6, #0]
 800ba66:	061f      	lsls	r7, r3, #24
 800ba68:	f851 5b04 	ldr.w	r5, [r1], #4
 800ba6c:	d402      	bmi.n	800ba74 <_printf_i+0x188>
 800ba6e:	065f      	lsls	r7, r3, #25
 800ba70:	bf48      	it	mi
 800ba72:	b2ad      	uxthmi	r5, r5
 800ba74:	6031      	str	r1, [r6, #0]
 800ba76:	07d9      	lsls	r1, r3, #31
 800ba78:	bf44      	itt	mi
 800ba7a:	f043 0320 	orrmi.w	r3, r3, #32
 800ba7e:	6023      	strmi	r3, [r4, #0]
 800ba80:	b11d      	cbz	r5, 800ba8a <_printf_i+0x19e>
 800ba82:	2310      	movs	r3, #16
 800ba84:	e7ac      	b.n	800b9e0 <_printf_i+0xf4>
 800ba86:	4827      	ldr	r0, [pc, #156]	@ (800bb24 <_printf_i+0x238>)
 800ba88:	e7e9      	b.n	800ba5e <_printf_i+0x172>
 800ba8a:	6823      	ldr	r3, [r4, #0]
 800ba8c:	f023 0320 	bic.w	r3, r3, #32
 800ba90:	6023      	str	r3, [r4, #0]
 800ba92:	e7f6      	b.n	800ba82 <_printf_i+0x196>
 800ba94:	4616      	mov	r6, r2
 800ba96:	e7bd      	b.n	800ba14 <_printf_i+0x128>
 800ba98:	6833      	ldr	r3, [r6, #0]
 800ba9a:	6825      	ldr	r5, [r4, #0]
 800ba9c:	6961      	ldr	r1, [r4, #20]
 800ba9e:	1d18      	adds	r0, r3, #4
 800baa0:	6030      	str	r0, [r6, #0]
 800baa2:	062e      	lsls	r6, r5, #24
 800baa4:	681b      	ldr	r3, [r3, #0]
 800baa6:	d501      	bpl.n	800baac <_printf_i+0x1c0>
 800baa8:	6019      	str	r1, [r3, #0]
 800baaa:	e002      	b.n	800bab2 <_printf_i+0x1c6>
 800baac:	0668      	lsls	r0, r5, #25
 800baae:	d5fb      	bpl.n	800baa8 <_printf_i+0x1bc>
 800bab0:	8019      	strh	r1, [r3, #0]
 800bab2:	2300      	movs	r3, #0
 800bab4:	6123      	str	r3, [r4, #16]
 800bab6:	4616      	mov	r6, r2
 800bab8:	e7bc      	b.n	800ba34 <_printf_i+0x148>
 800baba:	6833      	ldr	r3, [r6, #0]
 800babc:	1d1a      	adds	r2, r3, #4
 800babe:	6032      	str	r2, [r6, #0]
 800bac0:	681e      	ldr	r6, [r3, #0]
 800bac2:	6862      	ldr	r2, [r4, #4]
 800bac4:	2100      	movs	r1, #0
 800bac6:	4630      	mov	r0, r6
 800bac8:	f7f4 fb92 	bl	80001f0 <memchr>
 800bacc:	b108      	cbz	r0, 800bad2 <_printf_i+0x1e6>
 800bace:	1b80      	subs	r0, r0, r6
 800bad0:	6060      	str	r0, [r4, #4]
 800bad2:	6863      	ldr	r3, [r4, #4]
 800bad4:	6123      	str	r3, [r4, #16]
 800bad6:	2300      	movs	r3, #0
 800bad8:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800badc:	e7aa      	b.n	800ba34 <_printf_i+0x148>
 800bade:	6923      	ldr	r3, [r4, #16]
 800bae0:	4632      	mov	r2, r6
 800bae2:	4649      	mov	r1, r9
 800bae4:	4640      	mov	r0, r8
 800bae6:	47d0      	blx	sl
 800bae8:	3001      	adds	r0, #1
 800baea:	d0ad      	beq.n	800ba48 <_printf_i+0x15c>
 800baec:	6823      	ldr	r3, [r4, #0]
 800baee:	079b      	lsls	r3, r3, #30
 800baf0:	d413      	bmi.n	800bb1a <_printf_i+0x22e>
 800baf2:	68e0      	ldr	r0, [r4, #12]
 800baf4:	9b03      	ldr	r3, [sp, #12]
 800baf6:	4298      	cmp	r0, r3
 800baf8:	bfb8      	it	lt
 800bafa:	4618      	movlt	r0, r3
 800bafc:	e7a6      	b.n	800ba4c <_printf_i+0x160>
 800bafe:	2301      	movs	r3, #1
 800bb00:	4632      	mov	r2, r6
 800bb02:	4649      	mov	r1, r9
 800bb04:	4640      	mov	r0, r8
 800bb06:	47d0      	blx	sl
 800bb08:	3001      	adds	r0, #1
 800bb0a:	d09d      	beq.n	800ba48 <_printf_i+0x15c>
 800bb0c:	3501      	adds	r5, #1
 800bb0e:	68e3      	ldr	r3, [r4, #12]
 800bb10:	9903      	ldr	r1, [sp, #12]
 800bb12:	1a5b      	subs	r3, r3, r1
 800bb14:	42ab      	cmp	r3, r5
 800bb16:	dcf2      	bgt.n	800bafe <_printf_i+0x212>
 800bb18:	e7eb      	b.n	800baf2 <_printf_i+0x206>
 800bb1a:	2500      	movs	r5, #0
 800bb1c:	f104 0619 	add.w	r6, r4, #25
 800bb20:	e7f5      	b.n	800bb0e <_printf_i+0x222>
 800bb22:	bf00      	nop
 800bb24:	0800bff1 	.word	0x0800bff1
 800bb28:	0800c002 	.word	0x0800c002

0800bb2c <memmove>:
 800bb2c:	4288      	cmp	r0, r1
 800bb2e:	b510      	push	{r4, lr}
 800bb30:	eb01 0402 	add.w	r4, r1, r2
 800bb34:	d902      	bls.n	800bb3c <memmove+0x10>
 800bb36:	4284      	cmp	r4, r0
 800bb38:	4623      	mov	r3, r4
 800bb3a:	d807      	bhi.n	800bb4c <memmove+0x20>
 800bb3c:	1e43      	subs	r3, r0, #1
 800bb3e:	42a1      	cmp	r1, r4
 800bb40:	d008      	beq.n	800bb54 <memmove+0x28>
 800bb42:	f811 2b01 	ldrb.w	r2, [r1], #1
 800bb46:	f803 2f01 	strb.w	r2, [r3, #1]!
 800bb4a:	e7f8      	b.n	800bb3e <memmove+0x12>
 800bb4c:	4402      	add	r2, r0
 800bb4e:	4601      	mov	r1, r0
 800bb50:	428a      	cmp	r2, r1
 800bb52:	d100      	bne.n	800bb56 <memmove+0x2a>
 800bb54:	bd10      	pop	{r4, pc}
 800bb56:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800bb5a:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800bb5e:	e7f7      	b.n	800bb50 <memmove+0x24>

0800bb60 <_sbrk_r>:
 800bb60:	b538      	push	{r3, r4, r5, lr}
 800bb62:	4d06      	ldr	r5, [pc, #24]	@ (800bb7c <_sbrk_r+0x1c>)
 800bb64:	2300      	movs	r3, #0
 800bb66:	4604      	mov	r4, r0
 800bb68:	4608      	mov	r0, r1
 800bb6a:	602b      	str	r3, [r5, #0]
 800bb6c:	f7f6 fc44 	bl	80023f8 <_sbrk>
 800bb70:	1c43      	adds	r3, r0, #1
 800bb72:	d102      	bne.n	800bb7a <_sbrk_r+0x1a>
 800bb74:	682b      	ldr	r3, [r5, #0]
 800bb76:	b103      	cbz	r3, 800bb7a <_sbrk_r+0x1a>
 800bb78:	6023      	str	r3, [r4, #0]
 800bb7a:	bd38      	pop	{r3, r4, r5, pc}
 800bb7c:	20004e3c 	.word	0x20004e3c

0800bb80 <_realloc_r>:
 800bb80:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800bb84:	4680      	mov	r8, r0
 800bb86:	4615      	mov	r5, r2
 800bb88:	460c      	mov	r4, r1
 800bb8a:	b921      	cbnz	r1, 800bb96 <_realloc_r+0x16>
 800bb8c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800bb90:	4611      	mov	r1, r2
 800bb92:	f7ff bc59 	b.w	800b448 <_malloc_r>
 800bb96:	b92a      	cbnz	r2, 800bba4 <_realloc_r+0x24>
 800bb98:	f7ff fbea 	bl	800b370 <_free_r>
 800bb9c:	2400      	movs	r4, #0
 800bb9e:	4620      	mov	r0, r4
 800bba0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800bba4:	f000 f81a 	bl	800bbdc <_malloc_usable_size_r>
 800bba8:	4285      	cmp	r5, r0
 800bbaa:	4606      	mov	r6, r0
 800bbac:	d802      	bhi.n	800bbb4 <_realloc_r+0x34>
 800bbae:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 800bbb2:	d8f4      	bhi.n	800bb9e <_realloc_r+0x1e>
 800bbb4:	4629      	mov	r1, r5
 800bbb6:	4640      	mov	r0, r8
 800bbb8:	f7ff fc46 	bl	800b448 <_malloc_r>
 800bbbc:	4607      	mov	r7, r0
 800bbbe:	2800      	cmp	r0, #0
 800bbc0:	d0ec      	beq.n	800bb9c <_realloc_r+0x1c>
 800bbc2:	42b5      	cmp	r5, r6
 800bbc4:	462a      	mov	r2, r5
 800bbc6:	4621      	mov	r1, r4
 800bbc8:	bf28      	it	cs
 800bbca:	4632      	movcs	r2, r6
 800bbcc:	f7ff fbc2 	bl	800b354 <memcpy>
 800bbd0:	4621      	mov	r1, r4
 800bbd2:	4640      	mov	r0, r8
 800bbd4:	f7ff fbcc 	bl	800b370 <_free_r>
 800bbd8:	463c      	mov	r4, r7
 800bbda:	e7e0      	b.n	800bb9e <_realloc_r+0x1e>

0800bbdc <_malloc_usable_size_r>:
 800bbdc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800bbe0:	1f18      	subs	r0, r3, #4
 800bbe2:	2b00      	cmp	r3, #0
 800bbe4:	bfbc      	itt	lt
 800bbe6:	580b      	ldrlt	r3, [r1, r0]
 800bbe8:	18c0      	addlt	r0, r0, r3
 800bbea:	4770      	bx	lr

0800bbec <_init>:
 800bbec:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bbee:	bf00      	nop
 800bbf0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800bbf2:	bc08      	pop	{r3}
 800bbf4:	469e      	mov	lr, r3
 800bbf6:	4770      	bx	lr

0800bbf8 <_fini>:
 800bbf8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bbfa:	bf00      	nop
 800bbfc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800bbfe:	bc08      	pop	{r3}
 800bc00:	469e      	mov	lr, r3
 800bc02:	4770      	bx	lr
