{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1597209671027 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1597209671028 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Aug 12 09:51:10 2020 " "Processing started: Wed Aug 12 09:51:10 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1597209671028 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1597209671028 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off part3_2 -c part3_2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off part3_2 -c part3_2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1597209671028 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1597209671721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part3_2_block.bdf 1 1 " "Found 1 design units, including 1 entities, in source file part3_2_block.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 part3_2_block " "Found entity 1: part3_2_block" {  } { { "part3_2_block.bdf" "" { Schematic "C:/Users/rasou/Desktop/DLD lab/Lab 1/Part 3/3.2/part3_2_block.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1597209671845 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1597209671845 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part3_2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file part3_2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 part3_2 " "Found entity 1: part3_2" {  } { { "part3_2.bdf" "" { Schematic "C:/Users/rasou/Desktop/DLD lab/Lab 1/Part 3/3.2/part3_2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1597209671849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1597209671849 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "part3_2 " "Elaborating entity \"part3_2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1597209672156 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74191 74191:inst " "Elaborating entity \"74191\" for hierarchy \"74191:inst\"" {  } { { "part3_2.bdf" "inst" { Schematic "C:/Users/rasou/Desktop/DLD lab/Lab 1/Part 3/3.2/part3_2.bdf" { { 280 760 920 400 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1597209672217 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "74191:inst " "Elaborated megafunction instantiation \"74191:inst\"" {  } { { "part3_2.bdf" "" { Schematic "C:/Users/rasou/Desktop/DLD lab/Lab 1/Part 3/3.2/part3_2.bdf" { { 280 760 920 400 "inst" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1597209672248 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "f74191 74191:inst\|f74191:sub " "Elaborating entity \"f74191\" for hierarchy \"74191:inst\|f74191:sub\"" {  } { { "74191.tdf" "sub" { Text "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74191.tdf" 33 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1597209672312 ""}
{ "Warning" "WGDFX_PRIMITIVE_IGNORED" "VCC 125 " "Primitive \"VCC\" of instance \"125\" not used" {  } { { "f74191.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/f74191.bdf" { { 664 264 296 680 "125" "" } } } }  } 0 275008 "Primitive \"%1!s!\" of instance \"%2!s!\" not used" 0 0 "Quartus II" 0 -1 1597209672332 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "74191:inst\|f74191:sub 74191:inst " "Elaborated megafunction instantiation \"74191:inst\|f74191:sub\", which is child of megafunction instantiation \"74191:inst\"" {  } { { "74191.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74191.tdf" 33 3 0 } } { "part3_2.bdf" "" { Schematic "C:/Users/rasou/Desktop/DLD lab/Lab 1/Part 3/3.2/part3_2.bdf" { { 280 760 920 400 "inst" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1597209672336 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "inhb 74191:inst\|f74191:sub\|inhb:55 " "Elaborating entity \"inhb\" for hierarchy \"74191:inst\|f74191:sub\|inhb:55\"" {  } { { "f74191.bdf" "55" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/f74191.bdf" { { 168 568 632 208 "55" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1597209672370 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "74191:inst\|f74191:sub\|inhb:55 74191:inst " "Elaborated megafunction instantiation \"74191:inst\|f74191:sub\|inhb:55\", which is child of megafunction instantiation \"74191:inst\"" {  } { { "f74191.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/f74191.bdf" { { 168 568 632 208 "55" "" } } } } { "part3_2.bdf" "" { Schematic "C:/Users/rasou/Desktop/DLD lab/Lab 1/Part 3/3.2/part3_2.bdf" { { 280 760 920 400 "inst" "" } } } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Quartus II" 0 -1 1597209672390 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "7408 7408:inst2 " "Elaborating entity \"7408\" for hierarchy \"7408:inst2\"" {  } { { "part3_2.bdf" "inst2" { Schematic "C:/Users/rasou/Desktop/DLD lab/Lab 1/Part 3/3.2/part3_2.bdf" { { 408 1344 1408 448 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1597209672421 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "7408:inst2 " "Elaborated megafunction instantiation \"7408:inst2\"" {  } { { "part3_2.bdf" "" { Schematic "C:/Users/rasou/Desktop/DLD lab/Lab 1/Part 3/3.2/part3_2.bdf" { { 408 1344 1408 448 "inst2" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1597209672428 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74191 74191:inst1 " "Elaborating entity \"74191\" for hierarchy \"74191:inst1\"" {  } { { "part3_2.bdf" "inst1" { Schematic "C:/Users/rasou/Desktop/DLD lab/Lab 1/Part 3/3.2/part3_2.bdf" { { 280 984 1144 400 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1597209672438 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "74191:inst1 " "Elaborated megafunction instantiation \"74191:inst1\"" {  } { { "part3_2.bdf" "" { Schematic "C:/Users/rasou/Desktop/DLD lab/Lab 1/Part 3/3.2/part3_2.bdf" { { 280 984 1144 400 "inst1" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1597209672474 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "10 " "Ignored 10 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_CARRY" "10 " "Ignored 10 CARRY buffer(s)" {  } {  } 0 13015 "Ignored %1!d! CARRY buffer(s)" 0 0 "Quartus II" 0 -1 1597209672837 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Quartus II" 0 -1 1597209672837 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "74191:inst\|f74191:sub\|19 74191:inst\|f74191:sub\|19~_emulated 74191:inst\|f74191:sub\|19~1 " "Register \"74191:inst\|f74191:sub\|19\" is converted into an equivalent circuit using register \"74191:inst\|f74191:sub\|19~_emulated\" and latch \"74191:inst\|f74191:sub\|19~1\"" {  } { { "f74191.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/f74191.bdf" { { 1264 1032 1096 1344 "19" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1597209673168 "|part3_2|74191:inst|f74191:sub|19"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "74191:inst\|f74191:sub\|18 74191:inst\|f74191:sub\|18~_emulated 74191:inst\|f74191:sub\|18~1 " "Register \"74191:inst\|f74191:sub\|18\" is converted into an equivalent circuit using register \"74191:inst\|f74191:sub\|18~_emulated\" and latch \"74191:inst\|f74191:sub\|18~1\"" {  } { { "f74191.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/f74191.bdf" { { 904 1032 1096 984 "18" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1597209673168 "|part3_2|74191:inst|f74191:sub|18"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "74191:inst\|f74191:sub\|17 74191:inst\|f74191:sub\|17~_emulated 74191:inst\|f74191:sub\|17~1 " "Register \"74191:inst\|f74191:sub\|17\" is converted into an equivalent circuit using register \"74191:inst\|f74191:sub\|17~_emulated\" and latch \"74191:inst\|f74191:sub\|17~1\"" {  } { { "f74191.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/f74191.bdf" { { 536 1016 1080 616 "17" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1597209673168 "|part3_2|74191:inst|f74191:sub|17"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "74191:inst\|f74191:sub\|16 74191:inst\|f74191:sub\|16~_emulated 74191:inst\|f74191:sub\|16~1 " "Register \"74191:inst\|f74191:sub\|16\" is converted into an equivalent circuit using register \"74191:inst\|f74191:sub\|16~_emulated\" and latch \"74191:inst\|f74191:sub\|16~1\"" {  } { { "f74191.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/f74191.bdf" { { 160 1016 1080 240 "16" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1597209673168 "|part3_2|74191:inst|f74191:sub|16"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "74191:inst1\|f74191:sub\|19 74191:inst1\|f74191:sub\|19~_emulated 74191:inst1\|f74191:sub\|19~1 " "Register \"74191:inst1\|f74191:sub\|19\" is converted into an equivalent circuit using register \"74191:inst1\|f74191:sub\|19~_emulated\" and latch \"74191:inst1\|f74191:sub\|19~1\"" {  } { { "f74191.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/f74191.bdf" { { 1264 1032 1096 1344 "19" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1597209673168 "|part3_2|74191:inst1|f74191:sub|19"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "74191:inst1\|f74191:sub\|18 74191:inst1\|f74191:sub\|18~_emulated 74191:inst1\|f74191:sub\|18~1 " "Register \"74191:inst1\|f74191:sub\|18\" is converted into an equivalent circuit using register \"74191:inst1\|f74191:sub\|18~_emulated\" and latch \"74191:inst1\|f74191:sub\|18~1\"" {  } { { "f74191.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/f74191.bdf" { { 904 1032 1096 984 "18" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1597209673168 "|part3_2|74191:inst1|f74191:sub|18"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "74191:inst1\|f74191:sub\|17 74191:inst1\|f74191:sub\|17~_emulated 74191:inst1\|f74191:sub\|17~1 " "Register \"74191:inst1\|f74191:sub\|17\" is converted into an equivalent circuit using register \"74191:inst1\|f74191:sub\|17~_emulated\" and latch \"74191:inst1\|f74191:sub\|17~1\"" {  } { { "f74191.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/f74191.bdf" { { 536 1016 1080 616 "17" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1597209673168 "|part3_2|74191:inst1|f74191:sub|17"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "74191:inst1\|f74191:sub\|16 74191:inst1\|f74191:sub\|16~_emulated 74191:inst1\|f74191:sub\|16~1 " "Register \"74191:inst1\|f74191:sub\|16\" is converted into an equivalent circuit using register \"74191:inst1\|f74191:sub\|16~_emulated\" and latch \"74191:inst1\|f74191:sub\|16~1\"" {  } { { "f74191.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/f74191.bdf" { { 160 1016 1080 240 "16" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1597209673168 "|part3_2|74191:inst1|f74191:sub|16"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Quartus II" 0 -1 1597209673168 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1597209673328 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1597209674313 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1597209674313 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "58 " "Implemented 58 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1597209674681 ""} { "Info" "ICUT_CUT_TM_OPINS" "9 " "Implemented 9 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1597209674681 ""} { "Info" "ICUT_CUT_TM_LCELLS" "37 " "Implemented 37 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1597209674681 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1597209674681 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 11 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 11 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4591 " "Peak virtual memory: 4591 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1597209674756 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Aug 12 09:51:14 2020 " "Processing ended: Wed Aug 12 09:51:14 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1597209674756 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1597209674756 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1597209674756 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1597209674756 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1597209676319 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1597209676320 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Aug 12 09:51:15 2020 " "Processing started: Wed Aug 12 09:51:15 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1597209676320 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1597209676320 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off part3_2 -c part3_2 " "Command: quartus_fit --read_settings_files=off --write_settings_files=off part3_2 -c part3_2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1597209676320 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1597209676563 ""}
{ "Info" "0" "" "Project  = part3_2" {  } {  } 0 0 "Project  = part3_2" 0 0 "Fitter" 0 0 1597209676564 ""}
{ "Info" "0" "" "Revision = part3_2" {  } {  } 0 0 "Revision = part3_2" 0 0 "Fitter" 0 0 1597209676565 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1597209676731 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "part3_2 EP4CE6E22A7 " "Selected device EP4CE6E22A7 for design \"part3_2\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1597209676745 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1597209676800 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1597209676801 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 125 degrees C " "High junction temperature is 125 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1597209676802 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1597209677357 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1597209677392 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10E22A7 " "Device EP4CE10E22A7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1597209677900 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10E22C7 " "Device EP4CE10E22C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1597209677900 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10E22I7 " "Device EP4CE10E22I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1597209677900 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6E22C7 " "Device EP4CE6E22C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1597209677900 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6E22I7 " "Device EP4CE6E22I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1597209677900 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22C7 " "Device EP4CE15E22C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1597209677900 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22I7 " "Device EP4CE15E22I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1597209677900 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22A7 " "Device EP4CE22E22A7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1597209677900 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22C7 " "Device EP4CE22E22C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1597209677900 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22I7 " "Device EP4CE22E22I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1597209677900 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1597209677900 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/rasou/Desktop/DLD lab/Lab 1/Part 3/3.2/" { { 0 { 0 ""} 0 115 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1597209677912 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/rasou/Desktop/DLD lab/Lab 1/Part 3/3.2/" { { 0 { 0 ""} 0 117 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1597209677912 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/rasou/Desktop/DLD lab/Lab 1/Part 3/3.2/" { { 0 { 0 ""} 0 119 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1597209677912 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/rasou/Desktop/DLD lab/Lab 1/Part 3/3.2/" { { 0 { 0 ""} 0 121 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1597209677912 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ 101 " "Pin ~ALTERA_nCEO~ is reserved at location 101" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/rasou/Desktop/DLD lab/Lab 1/Part 3/3.2/" { { 0 { 0 ""} 0 123 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1597209677912 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1597209677912 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1597209677916 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "21 21 " "No exact pin location assignment(s) for 21 pins of 21 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outD_LSB " "Pin outD_LSB not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { outD_LSB } } } { "part3_2.bdf" "" { Schematic "C:/Users/rasou/Desktop/DLD lab/Lab 1/Part 3/3.2/part3_2.bdf" { { 472 824 840 648 "outD_LSB" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { outD_LSB } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/rasou/Desktop/DLD lab/Lab 1/Part 3/3.2/" { { 0 { 0 ""} 0 10 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1597209678228 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outC_LSB " "Pin outC_LSB not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { outC_LSB } } } { "part3_2.bdf" "" { Schematic "C:/Users/rasou/Desktop/DLD lab/Lab 1/Part 3/3.2/part3_2.bdf" { { 472 840 856 648 "outC_LSB" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { outC_LSB } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/rasou/Desktop/DLD lab/Lab 1/Part 3/3.2/" { { 0 { 0 ""} 0 23 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1597209678228 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outB_LSB " "Pin outB_LSB not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { outB_LSB } } } { "part3_2.bdf" "" { Schematic "C:/Users/rasou/Desktop/DLD lab/Lab 1/Part 3/3.2/part3_2.bdf" { { 472 856 872 648 "outB_LSB" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { outB_LSB } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/rasou/Desktop/DLD lab/Lab 1/Part 3/3.2/" { { 0 { 0 ""} 0 24 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1597209678228 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outA_LSB " "Pin outA_LSB not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { outA_LSB } } } { "part3_2.bdf" "" { Schematic "C:/Users/rasou/Desktop/DLD lab/Lab 1/Part 3/3.2/part3_2.bdf" { { 472 872 888 648 "outA_LSB" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { outA_LSB } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/rasou/Desktop/DLD lab/Lab 1/Part 3/3.2/" { { 0 { 0 ""} 0 25 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1597209678228 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outD_MSB " "Pin outD_MSB not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { outD_MSB } } } { "part3_2.bdf" "" { Schematic "C:/Users/rasou/Desktop/DLD lab/Lab 1/Part 3/3.2/part3_2.bdf" { { 472 1048 1064 648 "outD_MSB" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { outD_MSB } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/rasou/Desktop/DLD lab/Lab 1/Part 3/3.2/" { { 0 { 0 ""} 0 26 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1597209678228 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outC_MSB " "Pin outC_MSB not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { outC_MSB } } } { "part3_2.bdf" "" { Schematic "C:/Users/rasou/Desktop/DLD lab/Lab 1/Part 3/3.2/part3_2.bdf" { { 472 1064 1080 648 "outC_MSB" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { outC_MSB } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/rasou/Desktop/DLD lab/Lab 1/Part 3/3.2/" { { 0 { 0 ""} 0 27 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1597209678228 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outB_MSB " "Pin outB_MSB not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { outB_MSB } } } { "part3_2.bdf" "" { Schematic "C:/Users/rasou/Desktop/DLD lab/Lab 1/Part 3/3.2/part3_2.bdf" { { 472 1080 1096 648 "outB_MSB" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { outB_MSB } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/rasou/Desktop/DLD lab/Lab 1/Part 3/3.2/" { { 0 { 0 ""} 0 28 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1597209678228 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outA_MSB " "Pin outA_MSB not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { outA_MSB } } } { "part3_2.bdf" "" { Schematic "C:/Users/rasou/Desktop/DLD lab/Lab 1/Part 3/3.2/part3_2.bdf" { { 472 1096 1112 648 "outA_MSB" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { outA_MSB } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/rasou/Desktop/DLD lab/Lab 1/Part 3/3.2/" { { 0 { 0 ""} 0 29 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1597209678228 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "outMaxMin " "Pin outMaxMin not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { outMaxMin } } } { "part3_2.bdf" "" { Schematic "C:/Users/rasou/Desktop/DLD lab/Lab 1/Part 3/3.2/part3_2.bdf" { { 472 1032 1048 648 "outMaxMin" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { outMaxMin } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/rasou/Desktop/DLD lab/Lab 1/Part 3/3.2/" { { 0 { 0 ""} 0 30 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1597209678228 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DownUp " "Pin DownUp not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { DownUp } } } { "part3_2.bdf" "" { Schematic "C:/Users/rasou/Desktop/DLD lab/Lab 1/Part 3/3.2/part3_2.bdf" { { 264 552 720 280 "DownUp" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DownUp } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/rasou/Desktop/DLD lab/Lab 1/Part 3/3.2/" { { 0 { 0 ""} 0 16 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1597209678228 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "en " "Pin en not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { en } } } { "part3_2.bdf" "" { Schematic "C:/Users/rasou/Desktop/DLD lab/Lab 1/Part 3/3.2/part3_2.bdf" { { 184 552 720 200 "en" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { en } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/rasou/Desktop/DLD lab/Lab 1/Part 3/3.2/" { { 0 { 0 ""} 0 17 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1597209678228 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "D_LSB " "Pin D_LSB not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { D_LSB } } } { "part3_2.bdf" "" { Schematic "C:/Users/rasou/Desktop/DLD lab/Lab 1/Part 3/3.2/part3_2.bdf" { { 48 824 840 216 "D_LSB" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { D_LSB } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/rasou/Desktop/DLD lab/Lab 1/Part 3/3.2/" { { 0 { 0 ""} 0 18 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1597209678228 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "C_LSB " "Pin C_LSB not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { C_LSB } } } { "part3_2.bdf" "" { Schematic "C:/Users/rasou/Desktop/DLD lab/Lab 1/Part 3/3.2/part3_2.bdf" { { 48 840 856 216 "C_LSB" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { C_LSB } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/rasou/Desktop/DLD lab/Lab 1/Part 3/3.2/" { { 0 { 0 ""} 0 19 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1597209678228 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B_LSB " "Pin B_LSB not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { B_LSB } } } { "part3_2.bdf" "" { Schematic "C:/Users/rasou/Desktop/DLD lab/Lab 1/Part 3/3.2/part3_2.bdf" { { 48 856 872 216 "B_LSB" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B_LSB } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/rasou/Desktop/DLD lab/Lab 1/Part 3/3.2/" { { 0 { 0 ""} 0 20 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1597209678228 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A_LSB " "Pin A_LSB not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { A_LSB } } } { "part3_2.bdf" "" { Schematic "C:/Users/rasou/Desktop/DLD lab/Lab 1/Part 3/3.2/part3_2.bdf" { { 48 872 888 216 "A_LSB" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A_LSB } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/rasou/Desktop/DLD lab/Lab 1/Part 3/3.2/" { { 0 { 0 ""} 0 21 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1597209678228 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "D_MSB " "Pin D_MSB not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { D_MSB } } } { "part3_2.bdf" "" { Schematic "C:/Users/rasou/Desktop/DLD lab/Lab 1/Part 3/3.2/part3_2.bdf" { { 40 1048 1064 208 "D_MSB" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { D_MSB } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/rasou/Desktop/DLD lab/Lab 1/Part 3/3.2/" { { 0 { 0 ""} 0 12 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1597209678228 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "C_MSB " "Pin C_MSB not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { C_MSB } } } { "part3_2.bdf" "" { Schematic "C:/Users/rasou/Desktop/DLD lab/Lab 1/Part 3/3.2/part3_2.bdf" { { 40 1064 1080 208 "C_MSB" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { C_MSB } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/rasou/Desktop/DLD lab/Lab 1/Part 3/3.2/" { { 0 { 0 ""} 0 13 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1597209678228 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "B_MSB " "Pin B_MSB not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { B_MSB } } } { "part3_2.bdf" "" { Schematic "C:/Users/rasou/Desktop/DLD lab/Lab 1/Part 3/3.2/part3_2.bdf" { { 40 1080 1096 208 "B_MSB" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { B_MSB } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/rasou/Desktop/DLD lab/Lab 1/Part 3/3.2/" { { 0 { 0 ""} 0 14 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1597209678228 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "A_MSB " "Pin A_MSB not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { A_MSB } } } { "part3_2.bdf" "" { Schematic "C:/Users/rasou/Desktop/DLD lab/Lab 1/Part 3/3.2/part3_2.bdf" { { 40 1096 1112 208 "A_MSB" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { A_MSB } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/rasou/Desktop/DLD lab/Lab 1/Part 3/3.2/" { { 0 { 0 ""} 0 15 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1597209678228 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Pin clk not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { clk } } } { "part3_2.bdf" "" { Schematic "C:/Users/rasou/Desktop/DLD lab/Lab 1/Part 3/3.2/part3_2.bdf" { { 224 552 720 240 "clk" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/rasou/Desktop/DLD lab/Lab 1/Part 3/3.2/" { { 0 { 0 ""} 0 22 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1597209678228 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ld " "Pin ld not assigned to an exact location on the device" {  } { { "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/13.0sp1/quartus/bin64/pin_planner.ppl" { ld } } } { "part3_2.bdf" "" { Schematic "C:/Users/rasou/Desktop/DLD lab/Lab 1/Part 3/3.2/part3_2.bdf" { { 432 1152 1320 448 "ld" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ld } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/rasou/Desktop/DLD lab/Lab 1/Part 3/3.2/" { { 0 { 0 ""} 0 11 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1597209678228 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1597209678228 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "8 " "TimeQuest Timing Analyzer is analyzing 8 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Fitter" 0 -1 1597209678566 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "part3_2.sdc " "Synopsys Design Constraints File file not found: 'part3_2.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1597209678567 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1597209678568 ""}
{ "Warning" "WSTA_SCC_LOOP" "17 " "Found combinational loop of 17 nodes" { { "Warning" "WSTA_SCC_NODE" "inst1\|sub\|74~0\|datab " "Node \"inst1\|sub\|74~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1597209678572 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|sub\|74~0\|combout " "Node \"inst1\|sub\|74~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1597209678572 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|sub\|113~0\|dataa " "Node \"inst1\|sub\|113~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1597209678572 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|sub\|113~0\|combout " "Node \"inst1\|sub\|113~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1597209678572 ""} { "Warning" "WSTA_SCC_NODE" "inst2\|4\|dataa " "Node \"inst2\|4\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1597209678572 ""} { "Warning" "WSTA_SCC_NODE" "inst2\|4\|combout " "Node \"inst2\|4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1597209678572 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|sub\|19~2\|datac " "Node \"inst1\|sub\|19~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1597209678572 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|sub\|19~2\|combout " "Node \"inst1\|sub\|19~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1597209678572 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|sub\|113~0\|datab " "Node \"inst1\|sub\|113~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1597209678572 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|sub\|17~2\|datac " "Node \"inst1\|sub\|17~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1597209678572 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|sub\|17~2\|combout " "Node \"inst1\|sub\|17~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1597209678572 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|sub\|74~0\|dataa " "Node \"inst1\|sub\|74~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1597209678572 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|sub\|18~2\|datac " "Node \"inst1\|sub\|18~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1597209678572 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|sub\|18~2\|combout " "Node \"inst1\|sub\|18~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1597209678572 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|sub\|113~0\|datac " "Node \"inst1\|sub\|113~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1597209678572 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|sub\|16~2\|datac " "Node \"inst1\|sub\|16~2\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1597209678572 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|sub\|16~2\|combout " "Node \"inst1\|sub\|16~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1597209678572 ""}  } { { "f74191.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/f74191.bdf" { { 776 592 656 816 "74" "" } } } } { "f74191.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/f74191.bdf" { { 1504 592 656 1544 "113" "" } } } } { "7408.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/7408.bdf" { { 160 296 360 200 "4" "" } } } } { "f74191.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/f74191.bdf" { { 1264 1032 1096 1344 "19" "" } } } } { "f74191.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/f74191.bdf" { { 536 1016 1080 616 "17" "" } } } } { "f74191.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/f74191.bdf" { { 904 1032 1096 984 "18" "" } } } } { "f74191.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/f74191.bdf" { { 160 1016 1080 240 "16" "" } } } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Fitter" 0 -1 1597209678572 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst1\|sub\|16~2\|datad  to: inst1\|sub\|18~2\|combout " "From: inst1\|sub\|16~2\|datad  to: inst1\|sub\|18~2\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1597209678579 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|sub\|113  from: dataa  to: combout " "Cell: inst\|sub\|113  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1597209678579 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|sub\|113  from: datad  to: combout " "Cell: inst\|sub\|113  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1597209678579 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|sub\|16~2  from: datac  to: combout " "Cell: inst\|sub\|16~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1597209678579 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|sub\|17~2  from: datac  to: combout " "Cell: inst\|sub\|17~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1597209678579 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|sub\|18~2  from: datac  to: combout " "Cell: inst\|sub\|18~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1597209678579 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|sub\|19~2  from: datac  to: combout " "Cell: inst\|sub\|19~2  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1597209678579 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|sub\|74~0  from: dataa  to: combout " "Cell: inst\|sub\|74~0  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1597209678579 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|sub\|74~0  from: datab  to: combout " "Cell: inst\|sub\|74~0  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1597209678579 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Fitter" 0 -1 1597209678579 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1597209678580 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1597209678581 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1597209678582 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "7408:inst2\|4  " "Automatically promoted node 7408:inst2\|4 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1597209678591 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "74191:inst\|f74191:sub\|19~2 " "Destination node 74191:inst\|f74191:sub\|19~2" {  } { { "f74191.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/f74191.bdf" { { 1264 1032 1096 1344 "19" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { 74191:inst|f74191:sub|19~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/rasou/Desktop/DLD lab/Lab 1/Part 3/3.2/" { { 0 { 0 ""} 0 48 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1597209678591 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "74191:inst\|f74191:sub\|18~2 " "Destination node 74191:inst\|f74191:sub\|18~2" {  } { { "f74191.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/f74191.bdf" { { 904 1032 1096 984 "18" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { 74191:inst|f74191:sub|18~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/rasou/Desktop/DLD lab/Lab 1/Part 3/3.2/" { { 0 { 0 ""} 0 52 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1597209678591 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "74191:inst\|f74191:sub\|17~2 " "Destination node 74191:inst\|f74191:sub\|17~2" {  } { { "f74191.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/f74191.bdf" { { 536 1016 1080 616 "17" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { 74191:inst|f74191:sub|17~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/rasou/Desktop/DLD lab/Lab 1/Part 3/3.2/" { { 0 { 0 ""} 0 56 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1597209678591 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "74191:inst\|f74191:sub\|16~2 " "Destination node 74191:inst\|f74191:sub\|16~2" {  } { { "f74191.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/f74191.bdf" { { 160 1016 1080 240 "16" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { 74191:inst|f74191:sub|16~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/rasou/Desktop/DLD lab/Lab 1/Part 3/3.2/" { { 0 { 0 ""} 0 60 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1597209678591 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "74191:inst1\|f74191:sub\|19~2 " "Destination node 74191:inst1\|f74191:sub\|19~2" {  } { { "f74191.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/f74191.bdf" { { 1264 1032 1096 1344 "19" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { 74191:inst1|f74191:sub|19~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/rasou/Desktop/DLD lab/Lab 1/Part 3/3.2/" { { 0 { 0 ""} 0 64 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1597209678591 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "74191:inst1\|f74191:sub\|18~2 " "Destination node 74191:inst1\|f74191:sub\|18~2" {  } { { "f74191.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/f74191.bdf" { { 904 1032 1096 984 "18" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { 74191:inst1|f74191:sub|18~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/rasou/Desktop/DLD lab/Lab 1/Part 3/3.2/" { { 0 { 0 ""} 0 68 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1597209678591 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "74191:inst1\|f74191:sub\|17~2 " "Destination node 74191:inst1\|f74191:sub\|17~2" {  } { { "f74191.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/f74191.bdf" { { 536 1016 1080 616 "17" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { 74191:inst1|f74191:sub|17~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/rasou/Desktop/DLD lab/Lab 1/Part 3/3.2/" { { 0 { 0 ""} 0 72 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1597209678591 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "74191:inst1\|f74191:sub\|16~2 " "Destination node 74191:inst1\|f74191:sub\|16~2" {  } { { "f74191.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/f74191.bdf" { { 160 1016 1080 240 "16" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { 74191:inst1|f74191:sub|16~2 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/rasou/Desktop/DLD lab/Lab 1/Part 3/3.2/" { { 0 { 0 ""} 0 76 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1597209678591 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "74191:inst\|f74191:sub\|19~1 " "Destination node 74191:inst\|f74191:sub\|19~1" {  } { { "f74191.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/f74191.bdf" { { 1264 1032 1096 1344 "19" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { 74191:inst|f74191:sub|19~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/rasou/Desktop/DLD lab/Lab 1/Part 3/3.2/" { { 0 { 0 ""} 0 47 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1597209678591 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "74191:inst\|f74191:sub\|18~1 " "Destination node 74191:inst\|f74191:sub\|18~1" {  } { { "f74191.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/f74191.bdf" { { 904 1032 1096 984 "18" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { 74191:inst|f74191:sub|18~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/rasou/Desktop/DLD lab/Lab 1/Part 3/3.2/" { { 0 { 0 ""} 0 51 9224 9983 0}  }  } }  } 0 176357 "Destination node %1!s!" 0 0 "Quartus II" 0 -1 1597209678591 ""} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Non-global destination nodes limited to 10 nodes" {  } {  } 0 176358 "Non-global destination nodes limited to %1!d! nodes" 0 0 "Quartus II" 0 -1 1597209678591 ""}  } {  } 0 176356 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "Quartus II" 0 -1 1597209678591 ""}  } { { "7408.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/7408.bdf" { { 160 296 360 200 "4" "" } } } } { "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/13.0sp1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { 7408:inst2|4 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/rasou/Desktop/DLD lab/Lab 1/Part 3/3.2/" { { 0 { 0 ""} 0 31 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1597209678591 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1597209678964 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1597209678965 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1597209678965 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1597209678966 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1597209678966 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1597209678967 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1597209678967 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1597209678967 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1597209678967 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1597209678967 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1597209678967 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "21 unused 2.5V 12 9 0 " "Number of I/O pins in group: 21 (unused VREF, 2.5V VCCIO, 12 input, 9 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1597209678971 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1597209678971 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1597209678971 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 4 7 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  7 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1597209678972 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 8 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  8 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1597209678972 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 11 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  11 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1597209678972 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 14 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  14 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1597209678972 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 13 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1597209678972 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 9 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  9 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1597209678972 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 13 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1597209678972 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 12 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1597209678972 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1597209678972 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1597209678972 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1597209678996 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1597209680115 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1597209680184 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1597209680189 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1597209680545 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1597209680545 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1597209680930 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X23_Y0 X34_Y11 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X23_Y0 to location X34_Y11" {  } { { "loc" "" { Generic "C:/Users/rasou/Desktop/DLD lab/Lab 1/Part 3/3.2/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X23_Y0 to location X34_Y11"} { { 11 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X23_Y0 to location X34_Y11"} 23 0 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1597209681425 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1597209681425 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1597209682088 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1597209682088 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1597209682088 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.20 " "Total time spent on timing analysis during the Fitter is 0.20 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1597209682097 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1597209682186 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1597209682382 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1597209682445 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1597209682772 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1597209683409 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/rasou/Desktop/DLD lab/Lab 1/Part 3/3.2/output_files/part3_2.fit.smsg " "Generated suppressed messages file C:/Users/rasou/Desktop/DLD lab/Lab 1/Part 3/3.2/output_files/part3_2.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1597209683747 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 24 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 24 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4891 " "Peak virtual memory: 4891 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1597209684395 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Aug 12 09:51:24 2020 " "Processing ended: Wed Aug 12 09:51:24 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1597209684395 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1597209684395 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1597209684395 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1597209684395 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1597209685668 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1597209685668 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Aug 12 09:51:25 2020 " "Processing started: Wed Aug 12 09:51:25 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1597209685668 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1597209685668 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off part3_2 -c part3_2 " "Command: quartus_asm --read_settings_files=off --write_settings_files=off part3_2 -c part3_2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1597209685668 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1597209686365 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1597209686416 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4543 " "Peak virtual memory: 4543 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1597209686976 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Aug 12 09:51:26 2020 " "Processing ended: Wed Aug 12 09:51:26 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1597209686976 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1597209686976 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1597209686976 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1597209686976 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1597209687876 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1597209688717 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1597209688718 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Aug 12 09:51:28 2020 " "Processing started: Wed Aug 12 09:51:28 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1597209688718 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1597209688718 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta part3_2 -c part3_2 " "Command: quartus_sta part3_2 -c part3_2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1597209688718 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Quartus II" 0 0 1597209688899 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1597209689140 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1597209689141 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature -40 degrees C " "Low junction temperature is -40 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1597209689191 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 125 degrees C " "High junction temperature is 125 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1597209689192 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "8 " "TimeQuest Timing Analyzer is analyzing 8 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "Quartus II" 0 -1 1597209689432 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "part3_2.sdc " "Synopsys Design Constraints File file not found: 'part3_2.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Quartus II" 0 -1 1597209689675 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Quartus II" 0 -1 1597209689676 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name A_MSB A_MSB " "create_clock -period 1.000 -name A_MSB A_MSB" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1597209689676 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1597209689676 ""}  } {  } 0 332105 "%1!s!" 0 0 "Quartus II" 0 -1 1597209689676 ""}
{ "Warning" "WSTA_SCC_LOOP" "17 " "Found combinational loop of 17 nodes" { { "Warning" "WSTA_SCC_NODE" "inst1\|sub\|74~0\|datab " "Node \"inst1\|sub\|74~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1597209689679 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|sub\|74~0\|combout " "Node \"inst1\|sub\|74~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1597209689679 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|sub\|113~0\|datab " "Node \"inst1\|sub\|113~0\|datab\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1597209689679 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|sub\|113~0\|combout " "Node \"inst1\|sub\|113~0\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1597209689679 ""} { "Warning" "WSTA_SCC_NODE" "inst2\|4\|datac " "Node \"inst2\|4\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1597209689679 ""} { "Warning" "WSTA_SCC_NODE" "inst2\|4\|combout " "Node \"inst2\|4\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1597209689679 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|sub\|17~2\|dataa " "Node \"inst1\|sub\|17~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1597209689679 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|sub\|17~2\|combout " "Node \"inst1\|sub\|17~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1597209689679 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|sub\|19~2\|dataa " "Node \"inst1\|sub\|19~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1597209689679 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|sub\|19~2\|combout " "Node \"inst1\|sub\|19~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1597209689679 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|sub\|113~0\|dataa " "Node \"inst1\|sub\|113~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1597209689679 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|sub\|18~2\|dataa " "Node \"inst1\|sub\|18~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1597209689679 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|sub\|18~2\|combout " "Node \"inst1\|sub\|18~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1597209689679 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|sub\|113~0\|datac " "Node \"inst1\|sub\|113~0\|datac\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1597209689679 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|sub\|16~2\|dataa " "Node \"inst1\|sub\|16~2\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1597209689679 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|sub\|16~2\|combout " "Node \"inst1\|sub\|16~2\|combout\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1597209689679 ""} { "Warning" "WSTA_SCC_NODE" "inst1\|sub\|74~0\|dataa " "Node \"inst1\|sub\|74~0\|dataa\"" {  } {  } 0 332126 "Node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1597209689679 ""}  } { { "f74191.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/f74191.bdf" { { 776 592 656 816 "74" "" } } } } { "f74191.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/f74191.bdf" { { 1504 592 656 1544 "113" "" } } } } { "7408.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/7408.bdf" { { 160 296 360 200 "4" "" } } } } { "f74191.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/f74191.bdf" { { 536 1016 1080 616 "17" "" } } } } { "f74191.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/f74191.bdf" { { 1264 1032 1096 1344 "19" "" } } } } { "f74191.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/f74191.bdf" { { 904 1032 1096 984 "18" "" } } } } { "f74191.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/f74191.bdf" { { 160 1016 1080 240 "16" "" } } } }  } 0 332125 "Found combinational loop of %1!d! nodes" 0 0 "Quartus II" 0 -1 1597209689679 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst1\|sub\|16~2\|datad  to: inst1\|sub\|18~2\|combout " "From: inst1\|sub\|16~2\|datad  to: inst1\|sub\|18~2\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1597209689682 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|sub\|113  from: dataa  to: combout " "Cell: inst\|sub\|113  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1597209689682 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|sub\|113  from: datad  to: combout " "Cell: inst\|sub\|113  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1597209689682 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|sub\|16~2  from: datab  to: combout " "Cell: inst\|sub\|16~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1597209689682 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|sub\|17~2  from: datab  to: combout " "Cell: inst\|sub\|17~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1597209689682 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|sub\|18~2  from: datab  to: combout " "Cell: inst\|sub\|18~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1597209689682 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|sub\|19~2  from: datab  to: combout " "Cell: inst\|sub\|19~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1597209689682 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|sub\|74~0  from: datac  to: combout " "Cell: inst\|sub\|74~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1597209689682 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|sub\|74~0  from: datad  to: combout " "Cell: inst\|sub\|74~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1597209689682 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1597209689682 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1597209689683 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1597209689683 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1597209689684 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 125C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 125C Model" 0 0 "Quartus II" 0 0 1597209689702 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1597209689809 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1597209689809 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -11.203 " "Worst-case setup slack is -11.203" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1597209689825 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1597209689825 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.203       -43.062 clk  " "  -11.203       -43.062 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1597209689825 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.491       -29.411 A_MSB  " "   -7.491       -29.411 A_MSB " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1597209689825 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1597209689825 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -5.239 " "Worst-case hold slack is -5.239" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1597209689841 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1597209689841 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.239       -22.457 A_MSB  " "   -5.239       -22.457 A_MSB " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1597209689841 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.830         0.000 clk  " "    0.830         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1597209689841 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1597209689841 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -11.343 " "Worst-case recovery slack is -11.343" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1597209689852 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1597209689852 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -11.343       -45.372 clk  " "  -11.343       -45.372 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1597209689852 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.266       -25.064 A_MSB  " "   -6.266       -25.064 A_MSB " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1597209689852 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1597209689852 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -1.336 " "Worst-case removal slack is -1.336" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1597209689861 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1597209689861 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.336        -5.344 A_MSB  " "   -1.336        -5.344 A_MSB " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1597209689861 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.459         0.000 clk  " "    4.459         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1597209689861 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1597209689861 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1597209689872 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1597209689872 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -16.584 A_MSB  " "   -3.000       -16.584 A_MSB " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1597209689872 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000        -8.948 clk  " "   -3.000        -8.948 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1597209689872 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1597209689872 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV -40C Model" {  } {  } 0 0 "Analyzing Slow 1200mV -40C Model" 0 0 "Quartus II" 0 0 1597209690129 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1597209690160 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1597209690446 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst1\|sub\|16~2\|datad  to: inst1\|sub\|18~2\|combout " "From: inst1\|sub\|16~2\|datad  to: inst1\|sub\|18~2\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1597209690530 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|sub\|113  from: dataa  to: combout " "Cell: inst\|sub\|113  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1597209690530 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|sub\|113  from: datad  to: combout " "Cell: inst\|sub\|113  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1597209690530 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|sub\|16~2  from: datab  to: combout " "Cell: inst\|sub\|16~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1597209690530 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|sub\|17~2  from: datab  to: combout " "Cell: inst\|sub\|17~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1597209690530 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|sub\|18~2  from: datab  to: combout " "Cell: inst\|sub\|18~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1597209690530 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|sub\|19~2  from: datab  to: combout " "Cell: inst\|sub\|19~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1597209690530 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|sub\|74~0  from: datac  to: combout " "Cell: inst\|sub\|74~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1597209690530 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|sub\|74~0  from: datad  to: combout " "Cell: inst\|sub\|74~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1597209690530 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1597209690530 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1597209690535 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1597209690550 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1597209690550 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -9.705 " "Worst-case setup slack is -9.705" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1597209690562 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1597209690562 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.705       -37.406 clk  " "   -9.705       -37.406 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1597209690562 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.550       -25.691 A_MSB  " "   -6.550       -25.691 A_MSB " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1597209690562 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1597209690562 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -4.682 " "Worst-case hold slack is -4.682" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1597209690577 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1597209690577 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.682       -20.311 A_MSB  " "   -4.682       -20.311 A_MSB " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1597209690577 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.703         0.000 clk  " "    0.703         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1597209690577 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1597209690577 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -9.844 " "Worst-case recovery slack is -9.844" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1597209690599 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1597209690599 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -9.844       -39.376 clk  " "   -9.844       -39.376 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1597209690599 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.220       -20.880 A_MSB  " "   -5.220       -20.880 A_MSB " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1597209690599 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1597209690599 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -1.358 " "Worst-case removal slack is -1.358" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1597209690615 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1597209690615 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.358        -5.432 A_MSB  " "   -1.358        -5.432 A_MSB " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1597209690615 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.885         0.000 clk  " "    3.885         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1597209690615 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1597209690615 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1597209690629 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1597209690629 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -13.393 A_MSB  " "   -3.000       -13.393 A_MSB " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1597209690629 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000        -8.140 clk  " "   -3.000        -8.140 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1597209690629 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1597209690629 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV -40C Model" {  } {  } 0 0 "Analyzing Fast 1200mV -40C Model" 0 0 "Quartus II" 0 0 1597209690818 ""}
{ "Info" "ISTA_UNKNOWN_UNATE_EDGE_ASSUMED_POS" "" "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." { { "Info" "ISTA_CLOCK_MGR_INFO" "From: inst1\|sub\|16~2\|datad  to: inst1\|sub\|18~2\|combout " "From: inst1\|sub\|16~2\|datad  to: inst1\|sub\|18~2\|combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1597209691000 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|sub\|113  from: dataa  to: combout " "Cell: inst\|sub\|113  from: dataa  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1597209691000 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|sub\|113  from: datad  to: combout " "Cell: inst\|sub\|113  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1597209691000 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|sub\|16~2  from: datab  to: combout " "Cell: inst\|sub\|16~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1597209691000 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|sub\|17~2  from: datab  to: combout " "Cell: inst\|sub\|17~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1597209691000 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|sub\|18~2  from: datab  to: combout " "Cell: inst\|sub\|18~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1597209691000 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|sub\|19~2  from: datab  to: combout " "Cell: inst\|sub\|19~2  from: datab  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1597209691000 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|sub\|74~0  from: datac  to: combout " "Cell: inst\|sub\|74~0  from: datac  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1597209691000 ""} { "Info" "ISTA_CLOCK_MGR_INFO" "Cell: inst\|sub\|74~0  from: datad  to: combout " "Cell: inst\|sub\|74~0  from: datad  to: combout" {  } {  } 0 332098 "%1!s!" 0 0 "Quartus II" 0 -1 1597209691000 ""}  } {  } 0 332097 "The following timing edges are non-unate.  TimeQuest will assume pos-unate behavior for these edges in the clock network." 0 0 "Quartus II" 0 -1 1597209691000 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1597209691000 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "Quartus II" 0 -1 1597209691005 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Quartus II" 0 -1 1597209691005 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -5.027 " "Worst-case setup slack is -5.027" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1597209691021 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1597209691021 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.027       -19.333 clk  " "   -5.027       -19.333 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1597209691021 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.532       -13.992 A_MSB  " "   -3.532       -13.992 A_MSB " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1597209691021 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1597209691021 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -2.294 " "Worst-case hold slack is -2.294" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1597209691046 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1597209691046 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.294        -9.972 A_MSB  " "   -2.294        -9.972 A_MSB " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1597209691046 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.351         0.000 clk  " "    0.351         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1597209691046 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1597209691046 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -5.162 " "Worst-case recovery slack is -5.162" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1597209691060 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1597209691060 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.162       -20.648 clk  " "   -5.162       -20.648 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1597209691060 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.975       -11.900 A_MSB  " "   -2.975       -11.900 A_MSB " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1597209691060 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1597209691060 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.513 " "Worst-case removal slack is -0.513" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1597209691076 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1597209691076 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.513        -2.052 A_MSB  " "   -0.513        -2.052 A_MSB " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1597209691076 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.956         0.000 clk  " "    1.956         0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1597209691076 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1597209691076 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1597209691088 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1597209691088 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000       -16.143 A_MSB  " "   -3.000       -16.143 A_MSB " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1597209691088 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000        -7.144 clk  " "   -3.000        -7.144 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1597209691088 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1597209691088 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1597209691735 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1597209691735 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 24 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 24 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4604 " "Peak virtual memory: 4604 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1597209692027 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Aug 12 09:51:32 2020 " "Processing ended: Wed Aug 12 09:51:32 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1597209692027 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1597209692027 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1597209692027 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1597209692027 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1597209693375 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1597209693376 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Aug 12 09:51:33 2020 " "Processing started: Wed Aug 12 09:51:33 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1597209693376 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1597209693376 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off part3_2 -c part3_2 " "Command: quartus_eda --read_settings_files=off --write_settings_files=off part3_2 -c part3_2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1597209693376 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "part3_2_7_1200mv_125c_slow.vo C:/Users/rasou/Desktop/DLD lab/Lab 1/Part 3/3.2/simulation/modelsim/ simulation " "Generated file part3_2_7_1200mv_125c_slow.vo in folder \"C:/Users/rasou/Desktop/DLD lab/Lab 1/Part 3/3.2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1597209693875 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "part3_2_7_1200mv_-40c_slow.vo C:/Users/rasou/Desktop/DLD lab/Lab 1/Part 3/3.2/simulation/modelsim/ simulation " "Generated file part3_2_7_1200mv_-40c_slow.vo in folder \"C:/Users/rasou/Desktop/DLD lab/Lab 1/Part 3/3.2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1597209693915 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "part3_2_min_1200mv_-40c_fast.vo C:/Users/rasou/Desktop/DLD lab/Lab 1/Part 3/3.2/simulation/modelsim/ simulation " "Generated file part3_2_min_1200mv_-40c_fast.vo in folder \"C:/Users/rasou/Desktop/DLD lab/Lab 1/Part 3/3.2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1597209693945 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "part3_2.vo C:/Users/rasou/Desktop/DLD lab/Lab 1/Part 3/3.2/simulation/modelsim/ simulation " "Generated file part3_2.vo in folder \"C:/Users/rasou/Desktop/DLD lab/Lab 1/Part 3/3.2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1597209693979 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "part3_2_7_1200mv_125c_v_slow.sdo C:/Users/rasou/Desktop/DLD lab/Lab 1/Part 3/3.2/simulation/modelsim/ simulation " "Generated file part3_2_7_1200mv_125c_v_slow.sdo in folder \"C:/Users/rasou/Desktop/DLD lab/Lab 1/Part 3/3.2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1597209694016 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "part3_2_7_1200mv_-40c_v_slow.sdo C:/Users/rasou/Desktop/DLD lab/Lab 1/Part 3/3.2/simulation/modelsim/ simulation " "Generated file part3_2_7_1200mv_-40c_v_slow.sdo in folder \"C:/Users/rasou/Desktop/DLD lab/Lab 1/Part 3/3.2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1597209694060 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "part3_2_min_1200mv_-40c_v_fast.sdo C:/Users/rasou/Desktop/DLD lab/Lab 1/Part 3/3.2/simulation/modelsim/ simulation " "Generated file part3_2_min_1200mv_-40c_v_fast.sdo in folder \"C:/Users/rasou/Desktop/DLD lab/Lab 1/Part 3/3.2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1597209694105 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "part3_2_v.sdo C:/Users/rasou/Desktop/DLD lab/Lab 1/Part 3/3.2/simulation/modelsim/ simulation " "Generated file part3_2_v.sdo in folder \"C:/Users/rasou/Desktop/DLD lab/Lab 1/Part 3/3.2/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "Quartus II" 0 -1 1597209694160 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4516 " "Peak virtual memory: 4516 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1597209694379 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Aug 12 09:51:34 2020 " "Processing ended: Wed Aug 12 09:51:34 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1597209694379 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1597209694379 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1597209694379 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1597209694379 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 59 s " "Quartus II Full Compilation was successful. 0 errors, 59 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1597209695125 ""}
