{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Web Edition " "Info: Version 9.0 Build 132 02/25/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Aug 24 19:06:26 2022 " "Info: Processing started: Wed Aug 24 19:06:26 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off Project -c Project --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Project -c Project --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "Mux3:comb_11\|Z " "Warning: Node \"Mux3:comb_11\|Z\" is a latch" {  } { { "Mux3.v" "" { Text "C:/Users/moham/OneDrive/Desktop/Computer Engineering/ENCS2340/Project/Mux3.v" 1 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "Oper\[1\] " "Info: Assuming node \"Oper\[1\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "ALU1.v" "" { Text "C:/Users/moham/OneDrive/Desktop/Computer Engineering/ENCS2340/Project/ALU1.v" 3 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1} { "Info" "ITAN_NODE_MAP_TO_SPECIAL_CLK" "Oper\[0\] " "Info: Assuming node \"Oper\[0\]\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." {  } { { "ALU1.v" "" { Text "C:/Users/moham/OneDrive/Desktop/Computer Engineering/ENCS2340/Project/ALU1.v" 3 -1 0 } }  } 0 0 "Assuming node \"%1!s!\" is a latch enable and/or memory write/read enable. Will not compute fmax for this pin." 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "1 " "Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "Mux3:comb_11\|Z~3 " "Info: Detected gated clock \"Mux3:comb_11\|Z~3\" as buffer" {  } { { "Mux3.v" "" { Text "C:/Users/moham/OneDrive/Desktop/Computer Engineering/ENCS2340/Project/Mux3.v" 1 -1 0 } } { "c:/altera/90/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90/quartus/bin/Assignment Editor.qase" 1 { { 0 "Mux3:comb_11\|Z~3" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "Mux3:comb_11\|Z Oper\[1\] Oper\[0\] 5.923 ns register " "Info: tsu for register \"Mux3:comb_11\|Z\" (data pin = \"Oper\[1\]\", clock pin = \"Oper\[0\]\") is 5.923 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.225 ns + Longest pin register " "Info: + Longest pin to register delay is 7.225 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns Oper\[1\] 1 CLK PIN_8 3 " "Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_8; Fanout = 3; CLK Node = 'Oper\[1\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Oper[1] } "NODE_NAME" } } { "ALU1.v" "" { Text "C:/Users/moham/OneDrive/Desktop/Computer Engineering/ENCS2340/Project/ALU1.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.010 ns) + CELL(0.275 ns) 6.137 ns Mux3:comb_11\|Z~4 2 COMB LCCOMB_X1_Y6_N18 1 " "Info: 2: + IC(5.010 ns) + CELL(0.275 ns) = 6.137 ns; Loc. = LCCOMB_X1_Y6_N18; Fanout = 1; COMB Node = 'Mux3:comb_11\|Z~4'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.285 ns" { Oper[1] Mux3:comb_11|Z~4 } "NODE_NAME" } } { "Mux3.v" "" { Text "C:/Users/moham/OneDrive/Desktop/Computer Engineering/ENCS2340/Project/Mux3.v" 1 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.240 ns) + CELL(0.150 ns) 6.527 ns Mux3:comb_11\|Z~5 3 COMB LCCOMB_X1_Y6_N10 1 " "Info: 3: + IC(0.240 ns) + CELL(0.150 ns) = 6.527 ns; Loc. = LCCOMB_X1_Y6_N10; Fanout = 1; COMB Node = 'Mux3:comb_11\|Z~5'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.390 ns" { Mux3:comb_11|Z~4 Mux3:comb_11|Z~5 } "NODE_NAME" } } { "Mux3.v" "" { Text "C:/Users/moham/OneDrive/Desktop/Computer Engineering/ENCS2340/Project/Mux3.v" 1 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.260 ns) + CELL(0.438 ns) 7.225 ns Mux3:comb_11\|Z 4 REG LCCOMB_X1_Y6_N20 1 " "Info: 4: + IC(0.260 ns) + CELL(0.438 ns) = 7.225 ns; Loc. = LCCOMB_X1_Y6_N20; Fanout = 1; REG Node = 'Mux3:comb_11\|Z'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.698 ns" { Mux3:comb_11|Z~5 Mux3:comb_11|Z } "NODE_NAME" } } { "Mux3.v" "" { Text "C:/Users/moham/OneDrive/Desktop/Computer Engineering/ENCS2340/Project/Mux3.v" 1 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.715 ns ( 23.74 % ) " "Info: Total cell delay = 1.715 ns ( 23.74 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.510 ns ( 76.26 % ) " "Info: Total interconnect delay = 5.510 ns ( 76.26 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.225 ns" { Oper[1] Mux3:comb_11|Z~4 Mux3:comb_11|Z~5 Mux3:comb_11|Z } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.225 ns" { Oper[1] {} Oper[1]~combout {} Mux3:comb_11|Z~4 {} Mux3:comb_11|Z~5 {} Mux3:comb_11|Z {} } { 0.000ns 0.000ns 5.010ns 0.240ns 0.260ns } { 0.000ns 0.852ns 0.275ns 0.150ns 0.438ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.676 ns + " "Info: + Micro setup delay of destination is 0.676 ns" {  } { { "Mux3.v" "" { Text "C:/Users/moham/OneDrive/Desktop/Computer Engineering/ENCS2340/Project/Mux3.v" 1 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Oper\[0\] destination 1.978 ns - Shortest register " "Info: - Shortest clock path from clock \"Oper\[0\]\" to destination register is 1.978 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns Oper\[0\] 1 CLK PIN_22 2 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_22; Fanout = 2; CLK Node = 'Oper\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Oper[0] } "NODE_NAME" } } { "ALU1.v" "" { Text "C:/Users/moham/OneDrive/Desktop/Computer Engineering/ENCS2340/Project/ALU1.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.318 ns) + CELL(0.275 ns) 1.582 ns Mux3:comb_11\|Z~3 2 COMB LCCOMB_X1_Y6_N0 1 " "Info: 2: + IC(0.318 ns) + CELL(0.275 ns) = 1.582 ns; Loc. = LCCOMB_X1_Y6_N0; Fanout = 1; COMB Node = 'Mux3:comb_11\|Z~3'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.593 ns" { Oper[0] Mux3:comb_11|Z~3 } "NODE_NAME" } } { "Mux3.v" "" { Text "C:/Users/moham/OneDrive/Desktop/Computer Engineering/ENCS2340/Project/Mux3.v" 1 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.246 ns) + CELL(0.150 ns) 1.978 ns Mux3:comb_11\|Z 3 REG LCCOMB_X1_Y6_N20 1 " "Info: 3: + IC(0.246 ns) + CELL(0.150 ns) = 1.978 ns; Loc. = LCCOMB_X1_Y6_N20; Fanout = 1; REG Node = 'Mux3:comb_11\|Z'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.396 ns" { Mux3:comb_11|Z~3 Mux3:comb_11|Z } "NODE_NAME" } } { "Mux3.v" "" { Text "C:/Users/moham/OneDrive/Desktop/Computer Engineering/ENCS2340/Project/Mux3.v" 1 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.414 ns ( 71.49 % ) " "Info: Total cell delay = 1.414 ns ( 71.49 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.564 ns ( 28.51 % ) " "Info: Total interconnect delay = 0.564 ns ( 28.51 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.978 ns" { Oper[0] Mux3:comb_11|Z~3 Mux3:comb_11|Z } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "1.978 ns" { Oper[0] {} Oper[0]~combout {} Mux3:comb_11|Z~3 {} Mux3:comb_11|Z {} } { 0.000ns 0.000ns 0.318ns 0.246ns } { 0.000ns 0.989ns 0.275ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "7.225 ns" { Oper[1] Mux3:comb_11|Z~4 Mux3:comb_11|Z~5 Mux3:comb_11|Z } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "7.225 ns" { Oper[1] {} Oper[1]~combout {} Mux3:comb_11|Z~4 {} Mux3:comb_11|Z~5 {} Mux3:comb_11|Z {} } { 0.000ns 0.000ns 5.010ns 0.240ns 0.260ns } { 0.000ns 0.852ns 0.275ns 0.150ns 0.438ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.978 ns" { Oper[0] Mux3:comb_11|Z~3 Mux3:comb_11|Z } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "1.978 ns" { Oper[0] {} Oper[0]~combout {} Mux3:comb_11|Z~3 {} Mux3:comb_11|Z {} } { 0.000ns 0.000ns 0.318ns 0.246ns } { 0.000ns 0.989ns 0.275ns 0.150ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "Oper\[1\] Result Mux3:comb_11\|Z 6.410 ns register " "Info: tco from clock \"Oper\[1\]\" to destination pin \"Result\" through register \"Mux3:comb_11\|Z\" is 6.410 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Oper\[1\] source 2.629 ns + Longest register " "Info: + Longest clock path from clock \"Oper\[1\]\" to source register is 2.629 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns Oper\[1\] 1 CLK PIN_8 3 " "Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_8; Fanout = 3; CLK Node = 'Oper\[1\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Oper[1] } "NODE_NAME" } } { "ALU1.v" "" { Text "C:/Users/moham/OneDrive/Desktop/Computer Engineering/ENCS2340/Project/ALU1.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.231 ns) + CELL(0.150 ns) 2.233 ns Mux3:comb_11\|Z~3 2 COMB LCCOMB_X1_Y6_N0 1 " "Info: 2: + IC(1.231 ns) + CELL(0.150 ns) = 2.233 ns; Loc. = LCCOMB_X1_Y6_N0; Fanout = 1; COMB Node = 'Mux3:comb_11\|Z~3'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.381 ns" { Oper[1] Mux3:comb_11|Z~3 } "NODE_NAME" } } { "Mux3.v" "" { Text "C:/Users/moham/OneDrive/Desktop/Computer Engineering/ENCS2340/Project/Mux3.v" 1 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.246 ns) + CELL(0.150 ns) 2.629 ns Mux3:comb_11\|Z 3 REG LCCOMB_X1_Y6_N20 1 " "Info: 3: + IC(0.246 ns) + CELL(0.150 ns) = 2.629 ns; Loc. = LCCOMB_X1_Y6_N20; Fanout = 1; REG Node = 'Mux3:comb_11\|Z'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.396 ns" { Mux3:comb_11|Z~3 Mux3:comb_11|Z } "NODE_NAME" } } { "Mux3.v" "" { Text "C:/Users/moham/OneDrive/Desktop/Computer Engineering/ENCS2340/Project/Mux3.v" 1 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.152 ns ( 43.82 % ) " "Info: Total cell delay = 1.152 ns ( 43.82 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.477 ns ( 56.18 % ) " "Info: Total interconnect delay = 1.477 ns ( 56.18 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.629 ns" { Oper[1] Mux3:comb_11|Z~3 Mux3:comb_11|Z } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.629 ns" { Oper[1] {} Oper[1]~combout {} Mux3:comb_11|Z~3 {} Mux3:comb_11|Z {} } { 0.000ns 0.000ns 1.231ns 0.246ns } { 0.000ns 0.852ns 0.150ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "Mux3.v" "" { Text "C:/Users/moham/OneDrive/Desktop/Computer Engineering/ENCS2340/Project/Mux3.v" 1 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.781 ns + Longest register pin " "Info: + Longest register to pin delay is 3.781 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns Mux3:comb_11\|Z 1 REG LCCOMB_X1_Y6_N20 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X1_Y6_N20; Fanout = 1; REG Node = 'Mux3:comb_11\|Z'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Mux3:comb_11|Z } "NODE_NAME" } } { "Mux3.v" "" { Text "C:/Users/moham/OneDrive/Desktop/Computer Engineering/ENCS2340/Project/Mux3.v" 1 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.973 ns) + CELL(2.808 ns) 3.781 ns Result 2 PIN PIN_144 0 " "Info: 2: + IC(0.973 ns) + CELL(2.808 ns) = 3.781 ns; Loc. = PIN_144; Fanout = 0; PIN Node = 'Result'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.781 ns" { Mux3:comb_11|Z Result } "NODE_NAME" } } { "ALU1.v" "" { Text "C:/Users/moham/OneDrive/Desktop/Computer Engineering/ENCS2340/Project/ALU1.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.808 ns ( 74.27 % ) " "Info: Total cell delay = 2.808 ns ( 74.27 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.973 ns ( 25.73 % ) " "Info: Total interconnect delay = 0.973 ns ( 25.73 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.781 ns" { Mux3:comb_11|Z Result } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.781 ns" { Mux3:comb_11|Z {} Result {} } { 0.000ns 0.973ns } { 0.000ns 2.808ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.629 ns" { Oper[1] Mux3:comb_11|Z~3 Mux3:comb_11|Z } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.629 ns" { Oper[1] {} Oper[1]~combout {} Mux3:comb_11|Z~3 {} Mux3:comb_11|Z {} } { 0.000ns 0.000ns 1.231ns 0.246ns } { 0.000ns 0.852ns 0.150ns 0.150ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.781 ns" { Mux3:comb_11|Z Result } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "3.781 ns" { Mux3:comb_11|Z {} Result {} } { 0.000ns 0.973ns } { 0.000ns 2.808ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "B C_out 9.965 ns Longest " "Info: Longest tpd from source pin \"B\" to destination pin \"C_out\" is 9.965 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.860 ns) 0.860 ns B 1 PIN PIN_42 2 " "Info: 1: + IC(0.000 ns) + CELL(0.860 ns) = 0.860 ns; Loc. = PIN_42; Fanout = 2; PIN Node = 'B'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { B } "NODE_NAME" } } { "ALU1.v" "" { Text "C:/Users/moham/OneDrive/Desktop/Computer Engineering/ENCS2340/Project/ALU1.v" 2 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.126 ns) + CELL(0.271 ns) 6.257 ns Full_Adder:comb_10\|Add1~0 2 COMB LCCOMB_X1_Y6_N12 1 " "Info: 2: + IC(5.126 ns) + CELL(0.271 ns) = 6.257 ns; Loc. = LCCOMB_X1_Y6_N12; Fanout = 1; COMB Node = 'Full_Adder:comb_10\|Add1~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "5.397 ns" { B Full_Adder:comb_10|Add1~0 } "NODE_NAME" } } { "Full_Adder.v" "" { Text "C:/Users/moham/OneDrive/Desktop/Computer Engineering/ENCS2340/Project/Full_Adder.v" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.066 ns) + CELL(2.642 ns) 9.965 ns C_out 3 PIN PIN_7 0 " "Info: 3: + IC(1.066 ns) + CELL(2.642 ns) = 9.965 ns; Loc. = PIN_7; Fanout = 0; PIN Node = 'C_out'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.708 ns" { Full_Adder:comb_10|Add1~0 C_out } "NODE_NAME" } } { "ALU1.v" "" { Text "C:/Users/moham/OneDrive/Desktop/Computer Engineering/ENCS2340/Project/ALU1.v" 4 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.773 ns ( 37.86 % ) " "Info: Total cell delay = 3.773 ns ( 37.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.192 ns ( 62.14 % ) " "Info: Total interconnect delay = 6.192 ns ( 62.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "9.965 ns" { B Full_Adder:comb_10|Add1~0 C_out } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "9.965 ns" { B {} B~combout {} Full_Adder:comb_10|Add1~0 {} C_out {} } { 0.000ns 0.000ns 5.126ns 1.066ns } { 0.000ns 0.860ns 0.271ns 2.642ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "Mux3:comb_11\|Z Oper\[0\] Oper\[1\] 0.350 ns register " "Info: th for register \"Mux3:comb_11\|Z\" (data pin = \"Oper\[0\]\", clock pin = \"Oper\[1\]\") is 0.350 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "Oper\[1\] destination 2.629 ns + Longest register " "Info: + Longest clock path from clock \"Oper\[1\]\" to destination register is 2.629 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns Oper\[1\] 1 CLK PIN_8 3 " "Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_8; Fanout = 3; CLK Node = 'Oper\[1\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Oper[1] } "NODE_NAME" } } { "ALU1.v" "" { Text "C:/Users/moham/OneDrive/Desktop/Computer Engineering/ENCS2340/Project/ALU1.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.231 ns) + CELL(0.150 ns) 2.233 ns Mux3:comb_11\|Z~3 2 COMB LCCOMB_X1_Y6_N0 1 " "Info: 2: + IC(1.231 ns) + CELL(0.150 ns) = 2.233 ns; Loc. = LCCOMB_X1_Y6_N0; Fanout = 1; COMB Node = 'Mux3:comb_11\|Z~3'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.381 ns" { Oper[1] Mux3:comb_11|Z~3 } "NODE_NAME" } } { "Mux3.v" "" { Text "C:/Users/moham/OneDrive/Desktop/Computer Engineering/ENCS2340/Project/Mux3.v" 1 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.246 ns) + CELL(0.150 ns) 2.629 ns Mux3:comb_11\|Z 3 REG LCCOMB_X1_Y6_N20 1 " "Info: 3: + IC(0.246 ns) + CELL(0.150 ns) = 2.629 ns; Loc. = LCCOMB_X1_Y6_N20; Fanout = 1; REG Node = 'Mux3:comb_11\|Z'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.396 ns" { Mux3:comb_11|Z~3 Mux3:comb_11|Z } "NODE_NAME" } } { "Mux3.v" "" { Text "C:/Users/moham/OneDrive/Desktop/Computer Engineering/ENCS2340/Project/Mux3.v" 1 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.152 ns ( 43.82 % ) " "Info: Total cell delay = 1.152 ns ( 43.82 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.477 ns ( 56.18 % ) " "Info: Total interconnect delay = 1.477 ns ( 56.18 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.629 ns" { Oper[1] Mux3:comb_11|Z~3 Mux3:comb_11|Z } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.629 ns" { Oper[1] {} Oper[1]~combout {} Mux3:comb_11|Z~3 {} Mux3:comb_11|Z {} } { 0.000ns 0.000ns 1.231ns 0.246ns } { 0.000ns 0.852ns 0.150ns 0.150ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "Mux3.v" "" { Text "C:/Users/moham/OneDrive/Desktop/Computer Engineering/ENCS2340/Project/Mux3.v" 1 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.279 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.279 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns Oper\[0\] 1 CLK PIN_22 2 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_22; Fanout = 2; CLK Node = 'Oper\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { Oper[0] } "NODE_NAME" } } { "ALU1.v" "" { Text "C:/Users/moham/OneDrive/Desktop/Computer Engineering/ENCS2340/Project/ALU1.v" 3 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.317 ns) + CELL(0.275 ns) 1.581 ns Mux3:comb_11\|Z~5 2 COMB LCCOMB_X1_Y6_N10 1 " "Info: 2: + IC(0.317 ns) + CELL(0.275 ns) = 1.581 ns; Loc. = LCCOMB_X1_Y6_N10; Fanout = 1; COMB Node = 'Mux3:comb_11\|Z~5'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.592 ns" { Oper[0] Mux3:comb_11|Z~5 } "NODE_NAME" } } { "Mux3.v" "" { Text "C:/Users/moham/OneDrive/Desktop/Computer Engineering/ENCS2340/Project/Mux3.v" 1 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.260 ns) + CELL(0.438 ns) 2.279 ns Mux3:comb_11\|Z 3 REG LCCOMB_X1_Y6_N20 1 " "Info: 3: + IC(0.260 ns) + CELL(0.438 ns) = 2.279 ns; Loc. = LCCOMB_X1_Y6_N20; Fanout = 1; REG Node = 'Mux3:comb_11\|Z'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.698 ns" { Mux3:comb_11|Z~5 Mux3:comb_11|Z } "NODE_NAME" } } { "Mux3.v" "" { Text "C:/Users/moham/OneDrive/Desktop/Computer Engineering/ENCS2340/Project/Mux3.v" 1 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.702 ns ( 74.68 % ) " "Info: Total cell delay = 1.702 ns ( 74.68 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.577 ns ( 25.32 % ) " "Info: Total interconnect delay = 0.577 ns ( 25.32 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.279 ns" { Oper[0] Mux3:comb_11|Z~5 Mux3:comb_11|Z } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.279 ns" { Oper[0] {} Oper[0]~combout {} Mux3:comb_11|Z~5 {} Mux3:comb_11|Z {} } { 0.000ns 0.000ns 0.317ns 0.260ns } { 0.000ns 0.989ns 0.275ns 0.438ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.629 ns" { Oper[1] Mux3:comb_11|Z~3 Mux3:comb_11|Z } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.629 ns" { Oper[1] {} Oper[1]~combout {} Mux3:comb_11|Z~3 {} Mux3:comb_11|Z {} } { 0.000ns 0.000ns 1.231ns 0.246ns } { 0.000ns 0.852ns 0.150ns 0.150ns } "" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "2.279 ns" { Oper[0] Mux3:comb_11|Z~5 Mux3:comb_11|Z } "NODE_NAME" } } { "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90/quartus/bin/Technology_Viewer.qrui" "2.279 ns" { Oper[0] {} Oper[0]~combout {} Mux3:comb_11|Z~5 {} Mux3:comb_11|Z {} } { 0.000ns 0.000ns 0.317ns 0.260ns } { 0.000ns 0.989ns 0.275ns 0.438ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 4 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "191 " "Info: Peak virtual memory: 191 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Aug 24 19:06:26 2022 " "Info: Processing ended: Wed Aug 24 19:06:26 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
