#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Wed May  6 01:05:33 2020
# Process ID: 20540
# Current directory: C:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.runs/bd_fpga_axis_dot_40_20_0_0_synth_1
# Command line: vivado.exe -log bd_fpga_axis_dot_40_20_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source bd_fpga_axis_dot_40_20_0_0.tcl
# Log file: C:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.runs/bd_fpga_axis_dot_40_20_0_0_synth_1/bd_fpga_axis_dot_40_20_0_0.vds
# Journal file: C:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.runs/bd_fpga_axis_dot_40_20_0_0_synth_1\vivado.jou
#-----------------------------------------------------------
source bd_fpga_axis_dot_40_20_0_0.tcl -notrace
Command: synth_design -top bd_fpga_axis_dot_40_20_0_0 -part xc7z020clg400-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 21244 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 404.109 ; gain = 114.586
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'bd_fpga_axis_dot_40_20_0_0' [c:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.srcs/sources_1/bd/bd_fpga/ip/bd_fpga_axis_dot_40_20_0_0/synth/bd_fpga_axis_dot_40_20_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'axis_dot_40_20' [C:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.srcs/sources_1/new/axis_dot_40_20.v:23]
INFO: [Synth 8-6157] synthesizing module 'dot_40_20' [C:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.srcs/sources_1/new/dot_40_20.sv:23]
	Parameter ROWS bound to: 40 - type: integer 
	Parameter COLS bound to: 20 - type: integer 
	Parameter weights bound to: 25600'b1011111010011100000011100010110100111110110101111100110101110010001111011110001111101100111101110011101111010111001000001011010100111111010011010001100010011101001111011111110000100001101010101011111011111100000110100101011000111111001100011000000101111100001111110100010010110000011110010011110100000110100001111101101100111111010010101100110010100001101111101110001101000001001010100011111100010110000110001101111100111111011100101100000010011111001111101010001110110000100011111011111010001111111000010110010110111111001111110010110110111100101111010010110011110011010000011011111010011001111101000111101010111111011000101110101101010110101111011010100110010011010110011011110100001110110101011011100110111110101001111110100100000110001111101001011101101011011001101011111010000101101101001000001000111110101111011100101100100010101111010101110000100001001000101011111011001001001101010110011000111110001001001100110100001111001111101010110100101110010011101011110000000100010000110110101000111110110110100011110000111110101111101100100100111001100001000011111101111000111010001001110100111110001010111100111001101001001111011101100100001011110001110011111010110100111101000100000010111110101001010001001010010110101111101011001000110011001010011011111001011010111010100001100000111110010100010101110101001010001111110010011011111010111100011011111001001111000101000001001010111110101111111110011001111010001111100000000100100001110011100011110100100001011010100000001000111110000111101001011111000100001111110100011110000011110110110011111011011111011111010100110100111110010101000000101000111101101111110001111010000010110000010011111001101001110101001111101100111110110111100100101101110001101111110101100110111100011011110011111011100101111011000000010110111111001000101110100011101100001111110100000011110111001111001011111001100000000001111011001000111110101110010001010100010110101111110011111010010110100101010011110110101100000101000001010010111011101001011011001000100001101111101011010001101010101101011011111011011100101101111110001000111110100001111110111100000101101111001111011111011000001001001011111001101110011110100101000110111111001111100111110110111001101111011001101000100001110011101011111010100100101010001011101100111101000010111001000100010010101111100111001010011011001010011011111010000101010101010010110010111110010000101000010100000100001111101101001111110100101111000011111100001110111101000011111010111110110010111001110111110001101111010100111001001100110110100011110111011010010111101001001010111111001000000000001111101101001110110110000010000111111000001011111101111001001111000011011010111101101111111010010011000100101111011001111000010110111101010011111001111000110011001000101000111110001000101010110011000100101111001111110100100100110110110011111011111110111111110011010100111111000001001000100001001010101111101010101110000010101101101011111100100110000011000000100100111101001001101011111111011011001111011101100101100010111111110011111011101101011100010000011110111101100000000100101100101110101111101110111010001101111001000011111011100111110010010000110100111110010010010000110000101011101111100000101010110000111110010011111101010111110111010100101110111111000010000101010011000011101111110101110010010010001100111011111010001011010100100101000010111100101011000111111001100100001111101011100001100111010001001011111011000000110010011101101110111101111110101010011011011010001111101100011010011010010001100011110101011110011000001011100010111110011000001101010110111001001111110001101010110011110010010011110001101111000011111000101100111110010100000100111111010101101111101001110010100100001110000011110110010100101001110111101100111101101100110011110110110111101111110001000001001001011101010011110000010011111011110001111110111110000010101000111100110111001111101100000111011011100110000011111101101110011000000010110010111101101100011111100011101000001111100110000101011100100001011011111010111111010011110010000100111101000100111001011110011100001111101111001001100100010000000011111001011111001011111110000010111101100000011011101001101100001111101000100000100111100100011011110101110000000010111100110000111101100111000001111010011110001111011101110011010101111001110011110101100111101110010111010100111111100001111010110011001100001111101100100011101000011010000011100111100110111110010111001110111110100010110011111111010010101111101000100000010000011001111011110101100101100011010100010000111101011000001100101001111110101111101110011100100100111101000011111011101101110100111110011010111011000011010011101001111000101111101010010111100100010000011011110100010100011001000010010000111110101110110010110110011000001111101101100010101110001100011011111000101111011111001011010000111100101001111101110011101100001111101000010000000110100100100011111001100100000111011000101010111110000101001101011110111111001111011101111110101101010000101011111010000011100001000011011000111100110100111111011001001110101111101010000000111110000010101011111001010011111010011110000010111110110001110111000110110100001111110000010010010000111111000011110100010111010110001110001110111110101101111010011010101111101111110000101001100101110000010011110110011011010110011111101000111110100001100010101000011001101111010110000010011011001011101011110100100100101001100101001110111110100101111010111000100000001111110100111011100001110100011011111100011001001111110100101000111111000001010010100001011110101111011010110101110000011100100011111001101000110000110111111110111111011000000110000010111101001111010100000000001001110000011011111011010111000101001101010010111110111000011001111110000001101111110110011101101101000100010011111001010011011101101000000000111101010011100010011011011101101111101101101100001100000101011011111010100011101011101111110010111111001011101011011110011001001111101011001110100000100110010011111000010110011101010100011100111110001111111101011000000111101110111010001100001110011110110011111010110011001100010010101000111110111001111011110111100111001111110000111101011110111011110011110111000110010111110110100100111111001011010101100010000001001111100000001110111100110000110011111001101111011000111001101110111110100000111111110010000101001111010011001101001111111111100011111101000000010000111101111010111101110101001001000100100111001111011000011101111000110100011011110100001000100110010110000010111110111110000101001010111101001111110000011011011110000111101011111011000011010010010000100000111110100101001100010111010000001111100111011010100001100010000011110110110100101111100010001110111101111010100000110100011100001111011010010001110100101010001011111001110111110001010101100100111110110110010100101011111001101111101011011001001011010111111011111011010011111001100100111010111110001010000001010101001000001111101001101011011100101111110011110100110010000001011100000110111101111110110000111001001111101111101000100111101010110111010011111101110110101011001100000010111110100001101011001110010100101111011110101011101010110011111011111100000011000011110010100010111110111101111001010101111001001111101011000110101111100000110011111011100101111111001011111110111110100100010111011110100101001111101100110110111001000011110011111011010111011011100111001100111110101111010100010000011100001111001000000101110101111011000011111100110111001001110111001000111110111001101101111100111110001111100110000111000010110000111011110110110010100111010010111000111101000000110001011011001101001111100111100001001011110100011011110101111000101110001001001110111110011011110001000110001010001111101100110010100001000011100011110101011001110001100100110100111110011110101010111000111101101111100101110111011001011000100011111000110111101001000110100000111110000101010000100111110010001111101101110000011010010011110011111010101001000110001010101110111101110101010100101011000110101111011100110011110010101000101011111100001000110110101100110010111110010111101000100011011110001111100001010010100100111010101011110011110010000001001011110100111110100111101000001011011000101111101100100011111011000101100011111010111010001001110101011010111110101111011110100011000011101111101100000100010111101... (message truncated)
INFO: [Synth 8-6157] synthesizing module 'dot' [C:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.srcs/sources_1/new/dot.sv:23]
	Parameter ROWS bound to: 40 - type: integer 
	Parameter COLS bound to: 20 - type: integer 
	Parameter weights bound to: 25600'b1011111010011100000011100010110100111110110101111100110101110010001111011110001111101100111101110011101111010111001000001011010100111111010011010001100010011101001111011111110000100001101010101011111011111100000110100101011000111111001100011000000101111100001111110100010010110000011110010011110100000110100001111101101100111111010010101100110010100001101111101110001101000001001010100011111100010110000110001101111100111111011100101100000010011111001111101010001110110000100011111011111010001111111000010110010110111111001111110010110110111100101111010010110011110011010000011011111010011001111101000111101010111111011000101110101101010110101111011010100110010011010110011011110100001110110101011011100110111110101001111110100100000110001111101001011101101011011001101011111010000101101101001000001000111110101111011100101100100010101111010101110000100001001000101011111011001001001101010110011000111110001001001100110100001111001111101010110100101110010011101011110000000100010000110110101000111110110110100011110000111110101111101100100100111001100001000011111101111000111010001001110100111110001010111100111001101001001111011101100100001011110001110011111010110100111101000100000010111110101001010001001010010110101111101011001000110011001010011011111001011010111010100001100000111110010100010101110101001010001111110010011011111010111100011011111001001111000101000001001010111110101111111110011001111010001111100000000100100001110011100011110100100001011010100000001000111110000111101001011111000100001111110100011110000011110110110011111011011111011111010100110100111110010101000000101000111101101111110001111010000010110000010011111001101001110101001111101100111110110111100100101101110001101111110101100110111100011011110011111011100101111011000000010110111111001000101110100011101100001111110100000011110111001111001011111001100000000001111011001000111110101110010001010100010110101111110011111010010110100101010011110110101100000101000001010010111011101001011011001000100001101111101011010001101010101101011011111011011100101101111110001000111110100001111110111100000101101111001111011111011000001001001011111001101110011110100101000110111111001111100111110110111001101111011001101000100001110011101011111010100100101010001011101100111101000010111001000100010010101111100111001010011011001010011011111010000101010101010010110010111110010000101000010100000100001111101101001111110100101111000011111100001110111101000011111010111110110010111001110111110001101111010100111001001100110110100011110111011010010111101001001010111111001000000000001111101101001110110110000010000111111000001011111101111001001111000011011010111101101111111010010011000100101111011001111000010110111101010011111001111000110011001000101000111110001000101010110011000100101111001111110100100100110110110011111011111110111111110011010100111111000001001000100001001010101111101010101110000010101101101011111100100110000011000000100100111101001001101011111111011011001111011101100101100010111111110011111011101101011100010000011110111101100000000100101100101110101111101110111010001101111001000011111011100111110010010000110100111110010010010000110000101011101111100000101010110000111110010011111101010111110111010100101110111111000010000101010011000011101111110101110010010010001100111011111010001011010100100101000010111100101011000111111001100100001111101011100001100111010001001011111011000000110010011101101110111101111110101010011011011010001111101100011010011010010001100011110101011110011000001011100010111110011000001101010110111001001111110001101010110011110010010011110001101111000011111000101100111110010100000100111111010101101111101001110010100100001110000011110110010100101001110111101100111101101100110011110110110111101111110001000001001001011101010011110000010011111011110001111110111110000010101000111100110111001111101100000111011011100110000011111101101110011000000010110010111101101100011111100011101000001111100110000101011100100001011011111010111111010011110010000100111101000100111001011110011100001111101111001001100100010000000011111001011111001011111110000010111101100000011011101001101100001111101000100000100111100100011011110101110000000010111100110000111101100111000001111010011110001111011101110011010101111001110011110101100111101110010111010100111111100001111010110011001100001111101100100011101000011010000011100111100110111110010111001110111110100010110011111111010010101111101000100000010000011001111011110101100101100011010100010000111101011000001100101001111110101111101110011100100100111101000011111011101101110100111110011010111011000011010011101001111000101111101010010111100100010000011011110100010100011001000010010000111110101110110010110110011000001111101101100010101110001100011011111000101111011111001011010000111100101001111101110011101100001111101000010000000110100100100011111001100100000111011000101010111110000101001101011110111111001111011101111110101101010000101011111010000011100001000011011000111100110100111111011001001110101111101010000000111110000010101011111001010011111010011110000010111110110001110111000110110100001111110000010010010000111111000011110100010111010110001110001110111110101101111010011010101111101111110000101001100101110000010011110110011011010110011111101000111110100001100010101000011001101111010110000010011011001011101011110100100100101001100101001110111110100101111010111000100000001111110100111011100001110100011011111100011001001111110100101000111111000001010010100001011110101111011010110101110000011100100011111001101000110000110111111110111111011000000110000010111101001111010100000000001001110000011011111011010111000101001101010010111110111000011001111110000001101111110110011101101101000100010011111001010011011101101000000000111101010011100010011011011101101111101101101100001100000101011011111010100011101011101111110010111111001011101011011110011001001111101011001110100000100110010011111000010110011101010100011100111110001111111101011000000111101110111010001100001110011110110011111010110011001100010010101000111110111001111011110111100111001111110000111101011110111011110011110111000110010111110110100100111111001011010101100010000001001111100000001110111100110000110011111001101111011000111001101110111110100000111111110010000101001111010011001101001111111111100011111101000000010000111101111010111101110101001001000100100111001111011000011101111000110100011011110100001000100110010110000010111110111110000101001010111101001111110000011011011110000111101011111011000011010010010000100000111110100101001100010111010000001111100111011010100001100010000011110110110100101111100010001110111101111010100000110100011100001111011010010001110100101010001011111001110111110001010101100100111110110110010100101011111001101111101011011001001011010111111011111011010011111001100100111010111110001010000001010101001000001111101001101011011100101111110011110100110010000001011100000110111101111110110000111001001111101111101000100111101010110111010011111101110110101011001100000010111110100001101011001110010100101111011110101011101010110011111011111100000011000011110010100010111110111101111001010101111001001111101011000110101111100000110011111011100101111111001011111110111110100100010111011110100101001111101100110110111001000011110011111011010111011011100111001100111110101111010100010000011100001111001000000101110101111011000011111100110111001001110111001000111110111001101101111100111110001111100110000111000010110000111011110110110010100111010010111000111101000000110001011011001101001111100111100001001011110100011011110101111000101110001001001110111110011011110001000110001010001111101100110010100001000011100011110101011001110001100100110100111110011110101010111000111101101111100101110111011001011000100011111000110111101001000110100000111110000101010000100111110010001111101101110000011010010011110011111010101001000110001010101110111101110101010100101011000110101111011100110011110010101000101011111100001000110110101100110010111110010111101000100011011110001111100001010010100100111010101011110011110010000001001011110100111110100111101000001011011000101111101100100011111011000101100011111010111010001001110101011010111110101111011110100011000011101111101100000100010111101... (message truncated)
	Parameter FPU_DELAY bound to: 18 - type: integer 
	Parameter TIMER_SZ bound to: 5 - type: integer 
	Parameter ST_IDLE bound to: 0 - type: integer 
	Parameter ST_INPUT bound to: 1 - type: integer 
	Parameter ST_ROW bound to: 2 - type: integer 
	Parameter ST_ROW_DELAY bound to: 3 - type: integer 
	Parameter ST_COL_END bound to: 4 - type: integer 
	Parameter ST_SZ bound to: 3 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.srcs/sources_1/new/dot.sv:997]
INFO: [Synth 8-6155] done synthesizing module 'dot' (1#1) [C:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.srcs/sources_1/new/dot.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'dot_40_20' (2#1) [C:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.srcs/sources_1/new/dot_40_20.sv:23]
INFO: [Synth 8-6155] done synthesizing module 'axis_dot_40_20' (3#1) [C:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.srcs/sources_1/new/axis_dot_40_20.v:23]
INFO: [Synth 8-6155] done synthesizing module 'bd_fpga_axis_dot_40_20_0_0' (4#1) [c:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.srcs/sources_1/bd/bd_fpga/ip/bd_fpga_axis_dot_40_20_0_0/synth/bd_fpga_axis_dot_40_20_0_0.v:58]
WARNING: [Synth 8-3331] design dot has unconnected port INPUT_AXIS_TKEEP[3]
WARNING: [Synth 8-3331] design dot has unconnected port INPUT_AXIS_TKEEP[2]
WARNING: [Synth 8-3331] design dot has unconnected port INPUT_AXIS_TKEEP[1]
WARNING: [Synth 8-3331] design dot has unconnected port INPUT_AXIS_TKEEP[0]
WARNING: [Synth 8-3331] design dot has unconnected port INPUT_AXIS_TLAST
WARNING: [Synth 8-3331] design dot has unconnected port FPU_IN_AXIS_TKEEP[3]
WARNING: [Synth 8-3331] design dot has unconnected port FPU_IN_AXIS_TKEEP[2]
WARNING: [Synth 8-3331] design dot has unconnected port FPU_IN_AXIS_TKEEP[1]
WARNING: [Synth 8-3331] design dot has unconnected port FPU_IN_AXIS_TKEEP[0]
WARNING: [Synth 8-3331] design dot has unconnected port FPU_IN_AXIS_TLAST
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 462.016 ; gain = 172.492
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 462.016 ; gain = 172.492
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 462.016 ; gain = 172.492
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 802.047 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 802.047 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.082 . Memory (MB): peak = 805.148 ; gain = 3.102
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 805.148 ; gain = 515.625
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg400-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 805.148 ; gain = 515.625
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 805.148 ; gain = 515.625
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'dot'
INFO: [Synth 8-5545] ROM "outputs_reg[0]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "outputs_reg[1]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "outputs_reg[2]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "outputs_reg[3]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "outputs_reg[4]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "outputs_reg[5]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "outputs_reg[6]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "outputs_reg[7]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "outputs_reg[8]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "outputs_reg[9]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "outputs_reg[10]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "outputs_reg[11]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "outputs_reg[12]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "outputs_reg[13]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "outputs_reg[14]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "outputs_reg[15]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "outputs_reg[16]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "outputs_reg[17]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "outputs_reg[18]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "outputs_reg[19]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 ST_IDLE |                              000 |                              000
                ST_INPUT |                              001 |                              001
                  ST_ROW |                              010 |                              010
            ST_ROW_DELAY |                              011 |                              011
              ST_COL_END |                              100 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'dot'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:14 . Memory (MB): peak = 805.148 ; gain = 515.625
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 23    
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   5 Input     32 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 7     
	   5 Input      5 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 40    
	   5 Input      1 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module dot 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 2     
	   2 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               32 Bit    Registers := 23    
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   5 Input     32 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 7     
	   5 Input      5 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 40    
	   5 Input      1 Bit        Muxes := 8     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "next_state" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "outputs_reg[0]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "outputs_reg[1]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "outputs_reg[2]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "outputs_reg[3]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "outputs_reg[4]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "outputs_reg[5]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "outputs_reg[6]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "outputs_reg[7]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "outputs_reg[8]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "outputs_reg[9]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "outputs_reg[10]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "outputs_reg[11]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "outputs_reg[12]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "outputs_reg[13]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "outputs_reg[14]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "outputs_reg[15]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "outputs_reg[16]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "outputs_reg[17]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "outputs_reg[18]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "outputs_reg[19]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
WARNING: [Synth 8-3331] design dot has unconnected port INPUT_AXIS_TKEEP[3]
WARNING: [Synth 8-3331] design dot has unconnected port INPUT_AXIS_TKEEP[2]
WARNING: [Synth 8-3331] design dot has unconnected port INPUT_AXIS_TKEEP[1]
WARNING: [Synth 8-3331] design dot has unconnected port INPUT_AXIS_TKEEP[0]
WARNING: [Synth 8-3331] design dot has unconnected port INPUT_AXIS_TLAST
WARNING: [Synth 8-3331] design dot has unconnected port FPU_IN_AXIS_TKEEP[3]
WARNING: [Synth 8-3331] design dot has unconnected port FPU_IN_AXIS_TKEEP[2]
WARNING: [Synth 8-3331] design dot has unconnected port FPU_IN_AXIS_TKEEP[1]
WARNING: [Synth 8-3331] design dot has unconnected port FPU_IN_AXIS_TKEEP[0]
WARNING: [Synth 8-3331] design dot has unconnected port FPU_IN_AXIS_TLAST
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 805.148 ; gain = 515.625
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+------------+------------+---------------+----------------+
|Module Name | RTL Object | Depth x Width | Implemented As | 
+------------+------------+---------------+----------------+
|dot         | weights    | 64x32         | LUT            | 
|dot         | weights    | 64x32         | LUT            | 
|dot         | weights    | 64x32         | LUT            | 
|dot         | weights    | 64x32         | LUT            | 
|dot         | weights    | 64x32         | LUT            | 
|dot         | weights    | 64x32         | LUT            | 
|dot         | weights    | 64x32         | LUT            | 
|dot         | weights    | 64x32         | LUT            | 
|dot         | weights    | 64x32         | LUT            | 
|dot         | weights    | 64x32         | LUT            | 
|dot         | weights    | 64x32         | LUT            | 
|dot         | weights    | 64x32         | LUT            | 
|dot         | weights    | 64x32         | LUT            | 
|dot         | weights    | 64x32         | LUT            | 
|dot         | weights    | 64x32         | LUT            | 
|dot         | weights    | 64x32         | LUT            | 
|dot         | weights    | 64x32         | LUT            | 
|dot         | weights    | 64x32         | LUT            | 
|dot         | weights    | 64x32         | LUT            | 
|dot         | weights    | 64x32         | LUT            | 
|dot         | weights    | 64x32         | LUT            | 
|dot         | weights    | 64x32         | LUT            | 
|dot         | weights    | 64x32         | LUT            | 
|dot         | weights    | 64x32         | LUT            | 
|dot         | weights    | 64x32         | LUT            | 
|dot         | weights    | 64x32         | LUT            | 
|dot         | weights    | 64x32         | LUT            | 
|dot         | weights    | 64x32         | LUT            | 
|dot         | weights    | 64x32         | LUT            | 
|dot         | weights    | 64x32         | LUT            | 
|dot         | weights    | 64x32         | LUT            | 
|dot         | weights    | 64x32         | LUT            | 
|dot         | weights    | 64x32         | LUT            | 
|dot         | weights    | 64x32         | LUT            | 
|dot         | weights    | 64x32         | LUT            | 
+------------+------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:28 . Memory (MB): peak = 811.617 ; gain = 522.094
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 814.340 ; gain = 524.816
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:27 ; elapsed = 00:00:30 . Memory (MB): peak = 855.578 ; gain = 566.055
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 855.578 ; gain = 566.055
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 855.578 ; gain = 566.055
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 855.578 ; gain = 566.055
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 855.578 ; gain = 566.055
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 855.578 ; gain = 566.055
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 855.578 ; gain = 566.055
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    24|
|2     |LUT1   |     4|
|3     |LUT2   |    20|
|4     |LUT3   |    49|
|5     |LUT4   |    97|
|6     |LUT5   |   192|
|7     |LUT6   |  1199|
|8     |MUXF7  |   426|
|9     |MUXF8  |    31|
|10    |FDRE   |   813|
|11    |FDSE   |     2|
+------+-------+------+

Report Instance Areas: 
+------+-----------+---------------+------+
|      |Instance   |Module         |Cells |
+------+-----------+---------------+------+
|1     |top        |               |  2857|
|2     |  inst     |axis_dot_40_20 |  2857|
|3     |    dot0   |dot_40_20      |  2857|
|4     |      dot0 |dot            |  2847|
+------+-----------+---------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 855.578 ; gain = 566.055
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 10 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:19 ; elapsed = 00:00:25 . Memory (MB): peak = 855.578 ; gain = 222.922
Synthesis Optimization Complete : Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 855.578 ; gain = 566.055
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 481 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'bd_fpga_axis_dot_40_20_0_0' is not ideal for floorplanning, since the cellview 'dot' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 855.578 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
66 Infos, 22 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:34 . Memory (MB): peak = 855.578 ; gain = 578.637
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 855.578 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.runs/bd_fpga_axis_dot_40_20_0_0_synth_1/bd_fpga_axis_dot_40_20_0_0.dcp' has been generated.
INFO: [Coretcl 2-1174] Renamed 3 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 855.578 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/Tyler/Documents/GitHub/E315_Final/vivado_project/project_x_V5/project_x.runs/bd_fpga_axis_dot_40_20_0_0_synth_1/bd_fpga_axis_dot_40_20_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file bd_fpga_axis_dot_40_20_0_0_utilization_synth.rpt -pb bd_fpga_axis_dot_40_20_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed May  6 01:06:15 2020...
