static void rcar_i2c_write(struct rcar_i2c_priv *priv, int reg, u32 val)\r\n{\r\nwritel(val, priv->io + reg);\r\n}\r\nstatic u32 rcar_i2c_read(struct rcar_i2c_priv *priv, int reg)\r\n{\r\nreturn readl(priv->io + reg);\r\n}\r\nstatic void rcar_i2c_init(struct rcar_i2c_priv *priv)\r\n{\r\nrcar_i2c_write(priv, ICMIER, 0);\r\nrcar_i2c_write(priv, ICMCR, 0);\r\nrcar_i2c_write(priv, ICMSR, 0);\r\nrcar_i2c_write(priv, ICMAR, 0);\r\n}\r\nstatic int rcar_i2c_bus_barrier(struct rcar_i2c_priv *priv)\r\n{\r\nint i;\r\nfor (i = 0; i < LOOP_TIMEOUT; i++) {\r\nif (!(rcar_i2c_read(priv, ICMCR) & FSDA))\r\nreturn 0;\r\nudelay(1);\r\n}\r\nreturn -EBUSY;\r\n}\r\nstatic int rcar_i2c_clock_calculate(struct rcar_i2c_priv *priv,\r\nu32 bus_speed,\r\nstruct device *dev)\r\n{\r\nu32 scgd, cdf;\r\nu32 round, ick;\r\nu32 scl;\r\nu32 cdf_width;\r\nunsigned long rate;\r\nswitch (priv->devtype) {\r\ncase I2C_RCAR_GEN1:\r\ncdf_width = 2;\r\nbreak;\r\ncase I2C_RCAR_GEN2:\r\ncdf_width = 3;\r\nbreak;\r\ndefault:\r\ndev_err(dev, "device type error\n");\r\nreturn -EIO;\r\n}\r\nrate = clk_get_rate(priv->clk);\r\ncdf = rate / 20000000;\r\nif (cdf >= 1U << cdf_width) {\r\ndev_err(dev, "Input clock %lu too high\n", rate);\r\nreturn -EIO;\r\n}\r\nick = rate / (cdf + 1);\r\nround = (ick + 500000) / 1000000 * 285;\r\nround = (round + 500) / 1000;\r\nfor (scgd = 0; scgd < 0x40; scgd++) {\r\nscl = ick / (20 + (scgd * 8) + round);\r\nif (scl <= bus_speed)\r\ngoto scgd_find;\r\n}\r\ndev_err(dev, "it is impossible to calculate best SCL\n");\r\nreturn -EIO;\r\nscgd_find:\r\ndev_dbg(dev, "clk %d/%d(%lu), round %u, CDF:0x%x, SCGD: 0x%x\n",\r\nscl, bus_speed, clk_get_rate(priv->clk), round, cdf, scgd);\r\npriv->icccr = scgd << cdf_width | cdf;\r\nreturn 0;\r\n}\r\nstatic void rcar_i2c_prepare_msg(struct rcar_i2c_priv *priv)\r\n{\r\nint read = !!rcar_i2c_is_recv(priv);\r\nrcar_i2c_write(priv, ICMAR, (priv->msg->addr << 1) | read);\r\nrcar_i2c_write(priv, ICMSR, 0);\r\nrcar_i2c_write(priv, ICMCR, RCAR_BUS_PHASE_START);\r\nrcar_i2c_write(priv, ICMIER, read ? RCAR_IRQ_RECV : RCAR_IRQ_SEND);\r\n}\r\nstatic int rcar_i2c_irq_send(struct rcar_i2c_priv *priv, u32 msr)\r\n{\r\nstruct i2c_msg *msg = priv->msg;\r\nif (!(msr & MDE))\r\nreturn 0;\r\nif (msr & MAT)\r\nrcar_i2c_write(priv, ICMCR, RCAR_BUS_PHASE_DATA);\r\nif (priv->pos < msg->len) {\r\nrcar_i2c_write(priv, ICRXTX, msg->buf[priv->pos]);\r\npriv->pos++;\r\n} else {\r\nif (priv->flags & ID_LAST_MSG)\r\nrcar_i2c_write(priv, ICMCR, RCAR_BUS_PHASE_STOP);\r\nelse\r\nreturn ID_DONE;\r\n}\r\nrcar_i2c_write(priv, ICMSR, RCAR_IRQ_ACK_SEND);\r\nreturn 0;\r\n}\r\nstatic int rcar_i2c_irq_recv(struct rcar_i2c_priv *priv, u32 msr)\r\n{\r\nstruct i2c_msg *msg = priv->msg;\r\nif (!(msr & MDR))\r\nreturn 0;\r\nif (msr & MAT) {\r\n} else if (priv->pos < msg->len) {\r\nmsg->buf[priv->pos] = rcar_i2c_read(priv, ICRXTX);\r\npriv->pos++;\r\n}\r\nif (priv->pos + 1 >= msg->len)\r\nrcar_i2c_write(priv, ICMCR, RCAR_BUS_PHASE_STOP);\r\nelse\r\nrcar_i2c_write(priv, ICMCR, RCAR_BUS_PHASE_DATA);\r\nrcar_i2c_write(priv, ICMSR, RCAR_IRQ_ACK_RECV);\r\nreturn 0;\r\n}\r\nstatic bool rcar_i2c_slave_irq(struct rcar_i2c_priv *priv)\r\n{\r\nu32 ssr_raw, ssr_filtered;\r\nu8 value;\r\nssr_raw = rcar_i2c_read(priv, ICSSR) & 0xff;\r\nssr_filtered = ssr_raw & rcar_i2c_read(priv, ICSIER);\r\nif (!ssr_filtered)\r\nreturn false;\r\nif (ssr_filtered & SAR) {\r\nif (ssr_raw & STM) {\r\ni2c_slave_event(priv->slave, I2C_SLAVE_REQ_READ_START, &value);\r\nrcar_i2c_write(priv, ICRXTX, value);\r\nrcar_i2c_write(priv, ICSIER, SDE | SSR | SAR);\r\n} else {\r\ni2c_slave_event(priv->slave, I2C_SLAVE_REQ_WRITE_START, &value);\r\nrcar_i2c_read(priv, ICRXTX);\r\nrcar_i2c_write(priv, ICSIER, SDR | SSR | SAR);\r\n}\r\nrcar_i2c_write(priv, ICSSR, ~SAR & 0xff);\r\n}\r\nif (ssr_filtered & SSR) {\r\ni2c_slave_event(priv->slave, I2C_SLAVE_STOP, &value);\r\nrcar_i2c_write(priv, ICSIER, SAR | SSR);\r\nrcar_i2c_write(priv, ICSSR, ~SSR & 0xff);\r\n}\r\nif (ssr_filtered & SDR) {\r\nint ret;\r\nvalue = rcar_i2c_read(priv, ICRXTX);\r\nret = i2c_slave_event(priv->slave, I2C_SLAVE_REQ_WRITE_END, &value);\r\nrcar_i2c_write(priv, ICSCR, SIE | SDBS | (ret < 0 ? FNA : 0));\r\ni2c_slave_event(priv->slave, I2C_SLAVE_REQ_WRITE_START, &value);\r\nrcar_i2c_write(priv, ICSSR, ~SDR & 0xff);\r\n}\r\nif (ssr_filtered & SDE) {\r\ni2c_slave_event(priv->slave, I2C_SLAVE_REQ_READ_END, &value);\r\ni2c_slave_event(priv->slave, I2C_SLAVE_REQ_READ_START, &value);\r\nrcar_i2c_write(priv, ICRXTX, value);\r\nrcar_i2c_write(priv, ICSSR, ~SDE & 0xff);\r\n}\r\nreturn true;\r\n}\r\nstatic irqreturn_t rcar_i2c_irq(int irq, void *ptr)\r\n{\r\nstruct rcar_i2c_priv *priv = ptr;\r\nirqreturn_t result = IRQ_HANDLED;\r\nu32 msr;\r\nspin_lock(&priv->lock);\r\nif (rcar_i2c_slave_irq(priv))\r\ngoto exit;\r\nmsr = rcar_i2c_read(priv, ICMSR);\r\nmsr &= rcar_i2c_read(priv, ICMIER);\r\nif (!msr) {\r\nresult = IRQ_NONE;\r\ngoto exit;\r\n}\r\nif (msr & MAL) {\r\nrcar_i2c_flags_set(priv, (ID_DONE | ID_ARBLOST));\r\ngoto out;\r\n}\r\nif (msr & MNR) {\r\nrcar_i2c_write(priv, ICMCR, RCAR_BUS_PHASE_STOP);\r\nrcar_i2c_write(priv, ICMIER, RCAR_IRQ_STOP);\r\nrcar_i2c_flags_set(priv, ID_NACK);\r\ngoto out;\r\n}\r\nif (msr & MST) {\r\nrcar_i2c_flags_set(priv, ID_DONE);\r\ngoto out;\r\n}\r\nif (rcar_i2c_is_recv(priv))\r\nrcar_i2c_flags_set(priv, rcar_i2c_irq_recv(priv, msr));\r\nelse\r\nrcar_i2c_flags_set(priv, rcar_i2c_irq_send(priv, msr));\r\nout:\r\nif (rcar_i2c_flags_has(priv, ID_DONE)) {\r\nrcar_i2c_write(priv, ICMIER, 0);\r\nrcar_i2c_write(priv, ICMSR, 0);\r\nwake_up(&priv->wait);\r\n}\r\nexit:\r\nspin_unlock(&priv->lock);\r\nreturn result;\r\n}\r\nstatic int rcar_i2c_master_xfer(struct i2c_adapter *adap,\r\nstruct i2c_msg *msgs,\r\nint num)\r\n{\r\nstruct rcar_i2c_priv *priv = i2c_get_adapdata(adap);\r\nstruct device *dev = rcar_i2c_priv_to_dev(priv);\r\nunsigned long flags;\r\nint i, ret, timeout;\r\npm_runtime_get_sync(dev);\r\nspin_lock_irqsave(&priv->lock, flags);\r\nrcar_i2c_init(priv);\r\nrcar_i2c_write(priv, ICCCR, priv->icccr);\r\nspin_unlock_irqrestore(&priv->lock, flags);\r\nret = rcar_i2c_bus_barrier(priv);\r\nif (ret < 0)\r\ngoto out;\r\nfor (i = 0; i < num; i++) {\r\nif (msgs[i].len == 0) {\r\nret = -EOPNOTSUPP;\r\nbreak;\r\n}\r\nspin_lock_irqsave(&priv->lock, flags);\r\npriv->msg = &msgs[i];\r\npriv->pos = 0;\r\npriv->flags = 0;\r\nif (i == num - 1)\r\nrcar_i2c_flags_set(priv, ID_LAST_MSG);\r\nrcar_i2c_prepare_msg(priv);\r\nspin_unlock_irqrestore(&priv->lock, flags);\r\ntimeout = wait_event_timeout(priv->wait,\r\nrcar_i2c_flags_has(priv, ID_DONE),\r\n5 * HZ);\r\nif (!timeout) {\r\nret = -ETIMEDOUT;\r\nbreak;\r\n}\r\nif (rcar_i2c_flags_has(priv, ID_NACK)) {\r\nret = -ENXIO;\r\nbreak;\r\n}\r\nif (rcar_i2c_flags_has(priv, ID_ARBLOST)) {\r\nret = -EAGAIN;\r\nbreak;\r\n}\r\nif (rcar_i2c_flags_has(priv, ID_IOERROR)) {\r\nret = -EIO;\r\nbreak;\r\n}\r\nret = i + 1;\r\n}\r\nout:\r\npm_runtime_put(dev);\r\nif (ret < 0 && ret != -ENXIO)\r\ndev_err(dev, "error %d : %x\n", ret, priv->flags);\r\nreturn ret;\r\n}\r\nstatic int rcar_reg_slave(struct i2c_client *slave)\r\n{\r\nstruct rcar_i2c_priv *priv = i2c_get_adapdata(slave->adapter);\r\nif (priv->slave)\r\nreturn -EBUSY;\r\nif (slave->flags & I2C_CLIENT_TEN)\r\nreturn -EAFNOSUPPORT;\r\npm_runtime_forbid(rcar_i2c_priv_to_dev(priv));\r\npriv->slave = slave;\r\nrcar_i2c_write(priv, ICSAR, slave->addr);\r\nrcar_i2c_write(priv, ICSSR, 0);\r\nrcar_i2c_write(priv, ICSIER, SAR | SSR);\r\nrcar_i2c_write(priv, ICSCR, SIE | SDBS);\r\nreturn 0;\r\n}\r\nstatic int rcar_unreg_slave(struct i2c_client *slave)\r\n{\r\nstruct rcar_i2c_priv *priv = i2c_get_adapdata(slave->adapter);\r\nWARN_ON(!priv->slave);\r\nrcar_i2c_write(priv, ICSIER, 0);\r\nrcar_i2c_write(priv, ICSCR, 0);\r\npriv->slave = NULL;\r\npm_runtime_allow(rcar_i2c_priv_to_dev(priv));\r\nreturn 0;\r\n}\r\nstatic u32 rcar_i2c_func(struct i2c_adapter *adap)\r\n{\r\nreturn I2C_FUNC_I2C | (I2C_FUNC_SMBUS_EMUL & ~I2C_FUNC_SMBUS_QUICK);\r\n}\r\nstatic int rcar_i2c_probe(struct platform_device *pdev)\r\n{\r\nstruct i2c_rcar_platform_data *pdata = dev_get_platdata(&pdev->dev);\r\nstruct rcar_i2c_priv *priv;\r\nstruct i2c_adapter *adap;\r\nstruct resource *res;\r\nstruct device *dev = &pdev->dev;\r\nu32 bus_speed;\r\nint irq, ret;\r\npriv = devm_kzalloc(dev, sizeof(struct rcar_i2c_priv), GFP_KERNEL);\r\nif (!priv)\r\nreturn -ENOMEM;\r\npriv->clk = devm_clk_get(dev, NULL);\r\nif (IS_ERR(priv->clk)) {\r\ndev_err(dev, "cannot get clock\n");\r\nreturn PTR_ERR(priv->clk);\r\n}\r\nbus_speed = 100000;\r\nret = of_property_read_u32(dev->of_node, "clock-frequency", &bus_speed);\r\nif (ret < 0 && pdata && pdata->bus_speed)\r\nbus_speed = pdata->bus_speed;\r\nif (pdev->dev.of_node)\r\npriv->devtype = (long)of_match_device(rcar_i2c_dt_ids,\r\ndev)->data;\r\nelse\r\npriv->devtype = platform_get_device_id(pdev)->driver_data;\r\nret = rcar_i2c_clock_calculate(priv, bus_speed, dev);\r\nif (ret < 0)\r\nreturn ret;\r\nres = platform_get_resource(pdev, IORESOURCE_MEM, 0);\r\npriv->io = devm_ioremap_resource(dev, res);\r\nif (IS_ERR(priv->io))\r\nreturn PTR_ERR(priv->io);\r\nirq = platform_get_irq(pdev, 0);\r\ninit_waitqueue_head(&priv->wait);\r\nspin_lock_init(&priv->lock);\r\nadap = &priv->adap;\r\nadap->nr = pdev->id;\r\nadap->algo = &rcar_i2c_algo;\r\nadap->class = I2C_CLASS_DEPRECATED;\r\nadap->retries = 3;\r\nadap->dev.parent = dev;\r\nadap->dev.of_node = dev->of_node;\r\ni2c_set_adapdata(adap, priv);\r\nstrlcpy(adap->name, pdev->name, sizeof(adap->name));\r\nret = devm_request_irq(dev, irq, rcar_i2c_irq, 0,\r\ndev_name(dev), priv);\r\nif (ret < 0) {\r\ndev_err(dev, "cannot get irq %d\n", irq);\r\nreturn ret;\r\n}\r\nret = i2c_add_numbered_adapter(adap);\r\nif (ret < 0) {\r\ndev_err(dev, "reg adap failed: %d\n", ret);\r\nreturn ret;\r\n}\r\npm_runtime_enable(dev);\r\nplatform_set_drvdata(pdev, priv);\r\ndev_info(dev, "probed\n");\r\nreturn 0;\r\n}\r\nstatic int rcar_i2c_remove(struct platform_device *pdev)\r\n{\r\nstruct rcar_i2c_priv *priv = platform_get_drvdata(pdev);\r\nstruct device *dev = &pdev->dev;\r\ni2c_del_adapter(&priv->adap);\r\npm_runtime_disable(dev);\r\nreturn 0;\r\n}
