<profile>

<RTLDesignHierarchy>
<TopModule>
<ModuleName>matrixmul_accel_core</ModuleName>
<InstancesList>
<Instance>
<InstName>grp_inversion_matrix_fu_253</InstName>
<ModuleName>inversion_matrix</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>253</ID>
</Instance>
<Instance>
<InstName>grp_matrixmul_fu_258</InstName>
<ModuleName>matrixmul</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>258</ID>
</Instance>
<Instance>
<InstName>grp_transMatrix_fu_265</InstName>
<ModuleName>transMatrix</ModuleName>
<IsCompInst>true</IsCompInst>
<ID>265</ID>
</Instance>
</InstancesList>
</TopModule>
</RTLDesignHierarchy>

<ModuleInformation>
<Module>
<Name>inversion_matrix</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>10.00</TargetClockPeriod>
<ClockUncertainty>2.70</ClockUncertainty>
<EstimatedClockPeriod>8.441</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>3269</Best-caseLatency>
<Average-caseLatency>undef</Average-caseLatency>
<Worst-caseLatency>54853</Worst-caseLatency>
<Best-caseRealTimeLatency>32.690 us</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0.549 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>3269 ~ 54853</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<B>
<Name>B</Name>
<TripCount>32</TripCount>
<Latency>32</Latency>
<AbsoluteTimeLatency>0.320 us</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>1</PipelineDepth>
</B>
<B>
<Name>B</Name>
<TripCount>32</TripCount>
<Latency>32</Latency>
<AbsoluteTimeLatency>0.320 us</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>1</PipelineDepth>
</B>
<B>
<Name>B</Name>
<TripCount>32</TripCount>
<Latency>32</Latency>
<AbsoluteTimeLatency>0.320 us</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>1</PipelineDepth>
</B>
<B>
<Name>B</Name>
<TripCount>32</TripCount>
<Latency>32</Latency>
<AbsoluteTimeLatency>0.320 us</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>1</PipelineDepth>
</B>
<B>
<Name>B</Name>
<TripCount>32</TripCount>
<Latency>32</Latency>
<AbsoluteTimeLatency>0.320 us</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>1</PipelineDepth>
</B>
<B>
<Name>B</Name>
<TripCount>32</TripCount>
<Latency>32</Latency>
<AbsoluteTimeLatency>0.320 us</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>1</PipelineDepth>
</B>
<B>
<Name>B</Name>
<TripCount>32</TripCount>
<Latency>32</Latency>
<AbsoluteTimeLatency>0.320 us</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>1</PipelineDepth>
</B>
<B>
<Name>B</Name>
<TripCount>32</TripCount>
<Latency>32</Latency>
<AbsoluteTimeLatency>0.320 us</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>1</PipelineDepth>
</B>
<B>
<Name>B</Name>
<TripCount>32</TripCount>
<Latency>32</Latency>
<AbsoluteTimeLatency>0.320 us</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>1</PipelineDepth>
</B>
<B>
<Name>B</Name>
<TripCount>32</TripCount>
<Latency>32</Latency>
<AbsoluteTimeLatency>0.320 us</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>1</PipelineDepth>
</B>
<B>
<Name>B</Name>
<TripCount>32</TripCount>
<Latency>32</Latency>
<AbsoluteTimeLatency>0.320 us</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>1</PipelineDepth>
</B>
<B>
<Name>B</Name>
<TripCount>32</TripCount>
<Latency>32</Latency>
<AbsoluteTimeLatency>0.320 us</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>1</PipelineDepth>
</B>
<B>
<Name>B</Name>
<TripCount>32</TripCount>
<Latency>32</Latency>
<AbsoluteTimeLatency>0.320 us</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>1</PipelineDepth>
</B>
<B>
<Name>B</Name>
<TripCount>32</TripCount>
<Latency>32</Latency>
<AbsoluteTimeLatency>0.320 us</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>1</PipelineDepth>
</B>
<B>
<Name>B</Name>
<TripCount>32</TripCount>
<Latency>32</Latency>
<AbsoluteTimeLatency>0.320 us</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>1</PipelineDepth>
</B>
<B>
<Name>B</Name>
<TripCount>32</TripCount>
<Latency>32</Latency>
<AbsoluteTimeLatency>0.320 us</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>1</PipelineDepth>
</B>
<B>
<Name>B</Name>
<TripCount>32</TripCount>
<Latency>32</Latency>
<AbsoluteTimeLatency>0.320 us</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>1</PipelineDepth>
</B>
<B>
<Name>B</Name>
<TripCount>32</TripCount>
<Latency>32</Latency>
<AbsoluteTimeLatency>0.320 us</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>1</PipelineDepth>
</B>
<B>
<Name>B</Name>
<TripCount>32</TripCount>
<Latency>32</Latency>
<AbsoluteTimeLatency>0.320 us</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>1</PipelineDepth>
</B>
<B>
<Name>B</Name>
<TripCount>32</TripCount>
<Latency>32</Latency>
<AbsoluteTimeLatency>0.320 us</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>1</PipelineDepth>
</B>
<B>
<Name>B</Name>
<TripCount>32</TripCount>
<Latency>32</Latency>
<AbsoluteTimeLatency>0.320 us</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>1</PipelineDepth>
</B>
<B>
<Name>B</Name>
<TripCount>32</TripCount>
<Latency>32</Latency>
<AbsoluteTimeLatency>0.320 us</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>1</PipelineDepth>
</B>
<B>
<Name>B</Name>
<TripCount>32</TripCount>
<Latency>32</Latency>
<AbsoluteTimeLatency>0.320 us</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>1</PipelineDepth>
</B>
<B>
<Name>B</Name>
<TripCount>32</TripCount>
<Latency>32</Latency>
<AbsoluteTimeLatency>0.320 us</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>1</PipelineDepth>
</B>
<B>
<Name>B</Name>
<TripCount>32</TripCount>
<Latency>32</Latency>
<AbsoluteTimeLatency>0.320 us</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>1</PipelineDepth>
</B>
<B>
<Name>B</Name>
<TripCount>32</TripCount>
<Latency>32</Latency>
<AbsoluteTimeLatency>0.320 us</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>1</PipelineDepth>
</B>
<B>
<Name>B</Name>
<TripCount>32</TripCount>
<Latency>32</Latency>
<AbsoluteTimeLatency>0.320 us</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>1</PipelineDepth>
</B>
<B>
<Name>B</Name>
<TripCount>32</TripCount>
<Latency>32</Latency>
<AbsoluteTimeLatency>0.320 us</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>1</PipelineDepth>
</B>
<B>
<Name>B</Name>
<TripCount>32</TripCount>
<Latency>32</Latency>
<AbsoluteTimeLatency>0.320 us</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>1</PipelineDepth>
</B>
<B>
<Name>B</Name>
<TripCount>32</TripCount>
<Latency>32</Latency>
<AbsoluteTimeLatency>0.320 us</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>1</PipelineDepth>
</B>
<B>
<Name>B</Name>
<TripCount>32</TripCount>
<Latency>32</Latency>
<AbsoluteTimeLatency>0.320 us</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>1</PipelineDepth>
</B>
<B>
<Name>B</Name>
<TripCount>32</TripCount>
<Latency>32</Latency>
<AbsoluteTimeLatency>0.320 us</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>1</PipelineDepth>
</B>
<C>
<Name>C</Name>
<TripCount>32</TripCount>
<Latency>64 ~ 51648</Latency>
<AbsoluteTimeLatency>0.640 us ~ 0.516 ms</AbsoluteTimeLatency>
<IterationLatency>
<range>
<min>2</min>
<max>1614</max>
</range>
</IterationLatency>
<PipelineDepth>2 ~ 1614</PipelineDepth>
<D>
<Name>D</Name>
<TripCount>
<range>
<min>0</min>
<max>31</max>
</range>
</TripCount>
<Latency>0 ~ 1612</Latency>
<AbsoluteTimeLatency>0 ns ~ 16.120 us</AbsoluteTimeLatency>
<IterationLatency>52</IterationLatency>
<PipelineDepth>52</PipelineDepth>
</D>
</C>
<F>
<Name>F</Name>
<TripCount>32</TripCount>
<Latency>1087</Latency>
<AbsoluteTimeLatency>10.870 us</AbsoluteTimeLatency>
<PipelineII>33</PipelineII>
<PipelineDepth>65</PipelineDepth>
</F>
<H_I>
<Name>H_I</Name>
<TripCount>1024</TripCount>
<Latency>1025</Latency>
<AbsoluteTimeLatency>10.250 us</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>3</PipelineDepth>
</H_I>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>2</BRAM_18K>
<AVAIL_BRAM>280</AVAIL_BRAM>
<UTIL_BRAM>~0</UTIL_BRAM>
<DSP>224</DSP>
<AVAIL_DSP>220</AVAIL_DSP>
<UTIL_DSP>101</UTIL_DSP>
<FF>29224</FF>
<AVAIL_FF>106400</AVAIL_FF>
<UTIL_FF>27</UTIL_FF>
<LUT>35912</LUT>
<AVAIL_LUT>53200</AVAIL_LUT>
<UTIL_LUT>67</UTIL_LUT>
<URAM>0</URAM>
<AVAIL_URAM>0</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>inversion_matrix</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>inversion_matrix</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>inversion_matrix</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>inversion_matrix</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>inversion_matrix</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>inversion_matrix</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>A_address0</name>
<Object>A</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>10</Bits>
<Attribute>address</Attribute>
</RtlPorts>
<RtlPorts>
<name>A_ce0</name>
<Object>A</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>A_we0</name>
<Object>A</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>A_d0</name>
<Object>A</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>A_q0</name>
<Object>A</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>A_address1</name>
<Object>A</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>10</Bits>
<Attribute>address</Attribute>
</RtlPorts>
<RtlPorts>
<name>A_ce1</name>
<Object>A</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>A_we1</name>
<Object>A</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>A_d1</name>
<Object>A</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>A_q1</name>
<Object>A</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>transMatrix</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>10.00</TargetClockPeriod>
<ClockUncertainty>2.70</ClockUncertainty>
<EstimatedClockPeriod>6.508</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>1051</Best-caseLatency>
<Average-caseLatency>1051</Average-caseLatency>
<Worst-caseLatency>1051</Worst-caseLatency>
<Best-caseRealTimeLatency>10.510 us</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>10.510 us</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>10.510 us</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>1051</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<transMatrix_label1>
<Name>transMatrix_label1</Name>
<TripCount>31</TripCount>
<Latency>62</Latency>
<AbsoluteTimeLatency>0.620 us</AbsoluteTimeLatency>
<PipelineII>2</PipelineII>
<PipelineDepth>2</PipelineDepth>
</transMatrix_label1>
<transMatrix_label1>
<Name>transMatrix_label1</Name>
<TripCount>30</TripCount>
<Latency>60</Latency>
<AbsoluteTimeLatency>0.600 us</AbsoluteTimeLatency>
<PipelineII>2</PipelineII>
<PipelineDepth>2</PipelineDepth>
</transMatrix_label1>
<transMatrix_label1>
<Name>transMatrix_label1</Name>
<TripCount>29</TripCount>
<Latency>58</Latency>
<AbsoluteTimeLatency>0.580 us</AbsoluteTimeLatency>
<PipelineII>2</PipelineII>
<PipelineDepth>2</PipelineDepth>
</transMatrix_label1>
<transMatrix_label1>
<Name>transMatrix_label1</Name>
<TripCount>28</TripCount>
<Latency>56</Latency>
<AbsoluteTimeLatency>0.560 us</AbsoluteTimeLatency>
<PipelineII>2</PipelineII>
<PipelineDepth>2</PipelineDepth>
</transMatrix_label1>
<transMatrix_label1>
<Name>transMatrix_label1</Name>
<TripCount>27</TripCount>
<Latency>54</Latency>
<AbsoluteTimeLatency>0.540 us</AbsoluteTimeLatency>
<PipelineII>2</PipelineII>
<PipelineDepth>2</PipelineDepth>
</transMatrix_label1>
<transMatrix_label1>
<Name>transMatrix_label1</Name>
<TripCount>26</TripCount>
<Latency>52</Latency>
<AbsoluteTimeLatency>0.520 us</AbsoluteTimeLatency>
<PipelineII>2</PipelineII>
<PipelineDepth>2</PipelineDepth>
</transMatrix_label1>
<transMatrix_label1>
<Name>transMatrix_label1</Name>
<TripCount>25</TripCount>
<Latency>50</Latency>
<AbsoluteTimeLatency>0.500 us</AbsoluteTimeLatency>
<PipelineII>2</PipelineII>
<PipelineDepth>2</PipelineDepth>
</transMatrix_label1>
<transMatrix_label1>
<Name>transMatrix_label1</Name>
<TripCount>24</TripCount>
<Latency>48</Latency>
<AbsoluteTimeLatency>0.480 us</AbsoluteTimeLatency>
<PipelineII>2</PipelineII>
<PipelineDepth>2</PipelineDepth>
</transMatrix_label1>
<transMatrix_label1>
<Name>transMatrix_label1</Name>
<TripCount>23</TripCount>
<Latency>46</Latency>
<AbsoluteTimeLatency>0.460 us</AbsoluteTimeLatency>
<PipelineII>2</PipelineII>
<PipelineDepth>2</PipelineDepth>
</transMatrix_label1>
<transMatrix_label1>
<Name>transMatrix_label1</Name>
<TripCount>22</TripCount>
<Latency>44</Latency>
<AbsoluteTimeLatency>0.440 us</AbsoluteTimeLatency>
<PipelineII>2</PipelineII>
<PipelineDepth>2</PipelineDepth>
</transMatrix_label1>
<transMatrix_label1>
<Name>transMatrix_label1</Name>
<TripCount>21</TripCount>
<Latency>42</Latency>
<AbsoluteTimeLatency>0.420 us</AbsoluteTimeLatency>
<PipelineII>2</PipelineII>
<PipelineDepth>2</PipelineDepth>
</transMatrix_label1>
<transMatrix_label1>
<Name>transMatrix_label1</Name>
<TripCount>20</TripCount>
<Latency>40</Latency>
<AbsoluteTimeLatency>0.400 us</AbsoluteTimeLatency>
<PipelineII>2</PipelineII>
<PipelineDepth>2</PipelineDepth>
</transMatrix_label1>
<transMatrix_label1>
<Name>transMatrix_label1</Name>
<TripCount>19</TripCount>
<Latency>38</Latency>
<AbsoluteTimeLatency>0.380 us</AbsoluteTimeLatency>
<PipelineII>2</PipelineII>
<PipelineDepth>2</PipelineDepth>
</transMatrix_label1>
<transMatrix_label1>
<Name>transMatrix_label1</Name>
<TripCount>18</TripCount>
<Latency>36</Latency>
<AbsoluteTimeLatency>0.360 us</AbsoluteTimeLatency>
<PipelineII>2</PipelineII>
<PipelineDepth>2</PipelineDepth>
</transMatrix_label1>
<transMatrix_label1>
<Name>transMatrix_label1</Name>
<TripCount>17</TripCount>
<Latency>34</Latency>
<AbsoluteTimeLatency>0.340 us</AbsoluteTimeLatency>
<PipelineII>2</PipelineII>
<PipelineDepth>2</PipelineDepth>
</transMatrix_label1>
<transMatrix_label1>
<Name>transMatrix_label1</Name>
<TripCount>16</TripCount>
<Latency>32</Latency>
<AbsoluteTimeLatency>0.320 us</AbsoluteTimeLatency>
<PipelineII>2</PipelineII>
<PipelineDepth>2</PipelineDepth>
</transMatrix_label1>
<transMatrix_label1>
<Name>transMatrix_label1</Name>
<TripCount>15</TripCount>
<Latency>30</Latency>
<AbsoluteTimeLatency>0.300 us</AbsoluteTimeLatency>
<PipelineII>2</PipelineII>
<PipelineDepth>2</PipelineDepth>
</transMatrix_label1>
<transMatrix_label1>
<Name>transMatrix_label1</Name>
<TripCount>14</TripCount>
<Latency>28</Latency>
<AbsoluteTimeLatency>0.280 us</AbsoluteTimeLatency>
<PipelineII>2</PipelineII>
<PipelineDepth>2</PipelineDepth>
</transMatrix_label1>
<transMatrix_label1>
<Name>transMatrix_label1</Name>
<TripCount>13</TripCount>
<Latency>26</Latency>
<AbsoluteTimeLatency>0.260 us</AbsoluteTimeLatency>
<PipelineII>2</PipelineII>
<PipelineDepth>2</PipelineDepth>
</transMatrix_label1>
<transMatrix_label1>
<Name>transMatrix_label1</Name>
<TripCount>12</TripCount>
<Latency>24</Latency>
<AbsoluteTimeLatency>0.240 us</AbsoluteTimeLatency>
<PipelineII>2</PipelineII>
<PipelineDepth>2</PipelineDepth>
</transMatrix_label1>
<transMatrix_label1>
<Name>transMatrix_label1</Name>
<TripCount>11</TripCount>
<Latency>22</Latency>
<AbsoluteTimeLatency>0.220 us</AbsoluteTimeLatency>
<PipelineII>2</PipelineII>
<PipelineDepth>2</PipelineDepth>
</transMatrix_label1>
<transMatrix_label1>
<Name>transMatrix_label1</Name>
<TripCount>10</TripCount>
<Latency>20</Latency>
<AbsoluteTimeLatency>0.200 us</AbsoluteTimeLatency>
<PipelineII>2</PipelineII>
<PipelineDepth>2</PipelineDepth>
</transMatrix_label1>
<transMatrix_label1>
<Name>transMatrix_label1</Name>
<TripCount>9</TripCount>
<Latency>18</Latency>
<AbsoluteTimeLatency>0.180 us</AbsoluteTimeLatency>
<PipelineII>2</PipelineII>
<PipelineDepth>2</PipelineDepth>
</transMatrix_label1>
<transMatrix_label1>
<Name>transMatrix_label1</Name>
<TripCount>8</TripCount>
<Latency>16</Latency>
<AbsoluteTimeLatency>0.160 us</AbsoluteTimeLatency>
<PipelineII>2</PipelineII>
<PipelineDepth>2</PipelineDepth>
</transMatrix_label1>
<transMatrix_label1>
<Name>transMatrix_label1</Name>
<TripCount>7</TripCount>
<Latency>14</Latency>
<AbsoluteTimeLatency>0.140 us</AbsoluteTimeLatency>
<PipelineII>2</PipelineII>
<PipelineDepth>2</PipelineDepth>
</transMatrix_label1>
<transMatrix_label1>
<Name>transMatrix_label1</Name>
<TripCount>6</TripCount>
<Latency>12</Latency>
<AbsoluteTimeLatency>0.120 us</AbsoluteTimeLatency>
<PipelineII>2</PipelineII>
<PipelineDepth>2</PipelineDepth>
</transMatrix_label1>
<transMatrix_label1>
<Name>transMatrix_label1</Name>
<TripCount>5</TripCount>
<Latency>10</Latency>
<AbsoluteTimeLatency>0.100 us</AbsoluteTimeLatency>
<PipelineII>2</PipelineII>
<PipelineDepth>2</PipelineDepth>
</transMatrix_label1>
<transMatrix_label1>
<Name>transMatrix_label1</Name>
<TripCount>4</TripCount>
<Latency>8</Latency>
<AbsoluteTimeLatency>80.000 ns</AbsoluteTimeLatency>
<PipelineII>2</PipelineII>
<PipelineDepth>2</PipelineDepth>
</transMatrix_label1>
<transMatrix_label1>
<Name>transMatrix_label1</Name>
<TripCount>3</TripCount>
<Latency>6</Latency>
<AbsoluteTimeLatency>60.000 ns</AbsoluteTimeLatency>
<PipelineII>2</PipelineII>
<PipelineDepth>2</PipelineDepth>
</transMatrix_label1>
<transMatrix_label1>
<Name>transMatrix_label1</Name>
<TripCount>2</TripCount>
<Latency>4</Latency>
<AbsoluteTimeLatency>40.000 ns</AbsoluteTimeLatency>
<PipelineII>2</PipelineII>
<PipelineDepth>2</PipelineDepth>
</transMatrix_label1>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<FF>713</FF>
<AVAIL_FF>106400</AVAIL_FF>
<UTIL_FF>~0</UTIL_FF>
<LUT>2493</LUT>
<AVAIL_LUT>53200</AVAIL_LUT>
<UTIL_LUT>4</UTIL_LUT>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>280</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<DSP>0</DSP>
<AVAIL_DSP>220</AVAIL_DSP>
<UTIL_DSP>0</UTIL_DSP>
<URAM>0</URAM>
<AVAIL_URAM>0</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>transMatrix</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>transMatrix</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>transMatrix</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>transMatrix</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>transMatrix</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>transMatrix</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>mat_b_address0</name>
<Object>mat_b</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>10</Bits>
<Attribute>address</Attribute>
</RtlPorts>
<RtlPorts>
<name>mat_b_ce0</name>
<Object>mat_b</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>mat_b_we0</name>
<Object>mat_b</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>mat_b_d0</name>
<Object>mat_b</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>mat_b_q0</name>
<Object>mat_b</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>mat_b_address1</name>
<Object>mat_b</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>10</Bits>
<Attribute>address</Attribute>
</RtlPorts>
<RtlPorts>
<name>mat_b_ce1</name>
<Object>mat_b</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>mat_b_we1</name>
<Object>mat_b</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>mat_b_d1</name>
<Object>mat_b</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>mat_b_q1</name>
<Object>mat_b</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>matrixmul</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>10.00</TargetClockPeriod>
<ClockUncertainty>2.70</ClockUncertainty>
<EstimatedClockPeriod>8.317</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>16536</Best-caseLatency>
<Average-caseLatency>16536</Average-caseLatency>
<Worst-caseLatency>16536</Worst-caseLatency>
<Best-caseRealTimeLatency>0.165 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>0.165 ms</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0.165 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>16536</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<Row_Col>
<Name>Row_Col</Name>
<TripCount>1024</TripCount>
<Latency>16534</Latency>
<AbsoluteTimeLatency>0.165 ms</AbsoluteTimeLatency>
<PipelineII>16</PipelineII>
<PipelineDepth>167</PipelineDepth>
</Row_Col>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<DSP>10</DSP>
<AVAIL_DSP>220</AVAIL_DSP>
<UTIL_DSP>4</UTIL_DSP>
<FF>5021</FF>
<AVAIL_FF>106400</AVAIL_FF>
<UTIL_FF>4</UTIL_FF>
<LUT>4273</LUT>
<AVAIL_LUT>53200</AVAIL_LUT>
<UTIL_LUT>8</UTIL_LUT>
<BRAM_18K>0</BRAM_18K>
<AVAIL_BRAM>280</AVAIL_BRAM>
<UTIL_BRAM>0</UTIL_BRAM>
<URAM>0</URAM>
<AVAIL_URAM>0</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>matrixmul</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>matrixmul</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>matrixmul</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>matrixmul</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>matrixmul</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>matrixmul</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>a_address0</name>
<Object>a</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>10</Bits>
<Attribute>address</Attribute>
</RtlPorts>
<RtlPorts>
<name>a_ce0</name>
<Object>a</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>a_q0</name>
<Object>a</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>a_address1</name>
<Object>a</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>10</Bits>
<Attribute>address</Attribute>
</RtlPorts>
<RtlPorts>
<name>a_ce1</name>
<Object>a</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>a_q1</name>
<Object>a</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>b_address0</name>
<Object>b</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>10</Bits>
<Attribute>address</Attribute>
</RtlPorts>
<RtlPorts>
<name>b_ce0</name>
<Object>b</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>b_q0</name>
<Object>b</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>b_address1</name>
<Object>b</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>10</Bits>
<Attribute>address</Attribute>
</RtlPorts>
<RtlPorts>
<name>b_ce1</name>
<Object>b</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>b_q1</name>
<Object>b</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
</RtlPorts>
<RtlPorts>
<name>res_address0</name>
<Object>res</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>10</Bits>
<Attribute>address</Attribute>
</RtlPorts>
<RtlPorts>
<name>res_ce0</name>
<Object>res</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>res_we0</name>
<Object>res</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>res_d0</name>
<Object>res</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
</RtlPorts>
</InterfaceSummary>
</Module>
<Module>
<Name>matrixmul_accel_core</Name>
<PerformanceEstimates>
<SummaryOfTimingAnalysis>
<TargetClockPeriod>10.00</TargetClockPeriod>
<ClockUncertainty>2.70</ClockUncertainty>
<EstimatedClockPeriod>8.441</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<Best-caseLatency>22887</Best-caseLatency>
<Average-caseLatency>undef</Average-caseLatency>
<Worst-caseLatency>74471</Worst-caseLatency>
<Best-caseRealTimeLatency>0.229 ms</Best-caseRealTimeLatency>
<Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
<Worst-caseRealTimeLatency>0.745 ms</Worst-caseRealTimeLatency>
<PipelineInitiationInterval>22888 ~ 74472</PipelineInitiationInterval>
<PipelineType>none</PipelineType>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<read_a1_read_a2>
<Name>read_a1_read_a2</Name>
<TripCount>1024</TripCount>
<Latency>1024</Latency>
<AbsoluteTimeLatency>10.240 us</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>2</PipelineDepth>
</read_a1_read_a2>
<read_b1_read_b2>
<Name>read_b1_read_b2</Name>
<TripCount>1024</TripCount>
<Latency>1024</Latency>
<AbsoluteTimeLatency>10.240 us</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>2</PipelineDepth>
</read_b1_read_b2>
<write_res1_write_res2>
<Name>write_res1_write_res2</Name>
<TripCount>1024</TripCount>
<Latency>1025</Latency>
<AbsoluteTimeLatency>10.250 us</AbsoluteTimeLatency>
<PipelineII>1</PipelineII>
<PipelineDepth>3</PipelineDepth>
</write_res1_write_res2>
</SummaryOfLoopLatency>
</PerformanceEstimates>
<AreaEstimates>
<Resources>
<BRAM_18K>8</BRAM_18K>
<AVAIL_BRAM>280</AVAIL_BRAM>
<UTIL_BRAM>2</UTIL_BRAM>
<DSP>234</DSP>
<AVAIL_DSP>220</AVAIL_DSP>
<UTIL_DSP>106</UTIL_DSP>
<FF>35115</FF>
<AVAIL_FF>106400</AVAIL_FF>
<UTIL_FF>33</UTIL_FF>
<LUT>43453</LUT>
<AVAIL_LUT>53200</AVAIL_LUT>
<UTIL_LUT>81</UTIL_LUT>
<URAM>0</URAM>
<AVAIL_URAM>0</AVAIL_URAM>
<UTIL_URAM>0</UTIL_URAM>
</Resources>
</AreaEstimates>
<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>matrixmul_accel_core</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>matrixmul_accel_core</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>matrixmul_accel_core</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>matrixmul_accel_core</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>matrixmul_accel_core</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>matrixmul_accel_core</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>input_r_address0</name>
<Object>input_r</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>11</Bits>
<Attribute>address</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>input_r_ce0</name>
<Object>input_r</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>input_r_q0</name>
<Object>input_r</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>output_r_address0</name>
<Object>output_r</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>10</Bits>
<Attribute>address</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>output_r_ce0</name>
<Object>output_r</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>output_r_we0</name>
<Object>output_r</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>output_r_d0</name>
<Object>output_r</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
<CType>int</CType>
</RtlPorts>
</InterfaceSummary>
</Module>
</ModuleInformation>

</profile>
