Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.2.1 (lin64) Build 1302555 Wed Aug  5 13:06:02 MDT 2015
| Date         : Tue Dec  1 17:56:22 2015
| Host         : Lappytoppy running 64-bit Linux Mint 17.2 Rafaela
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file system_wrapper_timing_summary_routed.rpt -rpx system_wrapper_timing_summary_routed.rpx
| Design       : system_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
---------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 224 register/latch pins with no clock driven by root clock pin: system_i/CLK_DIV_0/U0/CLK_out_int_reg/C (HIGH)

 There are 16 register/latch pins with no clock driven by root clock pin: system_i/CLK_DIV_1/U0/CLK_out_int_reg/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 6 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There is 1 port with no output delay but with a timing clock defined on it or propagating through it (LOW)


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.733        0.000                      0                 3654        0.051        0.000                      0                 3654        4.020        0.000                       0                  2005  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock       Waveform(ns)         Period(ns)      Frequency(MHz)
-----       ------------         ----------      --------------
BCLK        {0.000 217.486}      434.972         2.299           
B_CLK       {0.000 217.486}      434.972         2.299           
clk_fpga_0  {0.000 5.000}        10.000          100.000         
clk_fpga_1  {0.000 3.333}        6.666           150.015         
clk_fpga_2  {0.000 40.769}       81.538          12.264          
s_axi_aclk  {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0          3.733        0.000                      0                 3340        0.051        0.000                      0                 3340        4.020        0.000                       0                  1798  
clk_fpga_2         78.765        0.000                      0                    2        0.280        0.000                      0                    2       40.269        0.000                       0                     3  
s_axi_aclk          6.030        0.000                      0                  271        0.108        0.000                      0                  271        4.500        0.000                       0                   204  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
s_axi_aclk    clk_fpga_0          8.564        0.000                      0                    6        0.099        0.000                      0                    6  
clk_fpga_0    s_axi_aclk          5.669        0.000                      0                   92        0.335        0.000                      0                   92  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        3.733ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.051ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.733ns  (required time - arrival time)
  Source:                 system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.034ns  (logic 3.143ns (52.087%)  route 2.891ns (47.913%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.734ns = ( 12.734 - 10.000 ) 
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        1.682     2.990    system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X12Y47         FDRE                                         r  system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y47         FDRE (Prop_fdre_C_Q)         0.478     3.468 r  system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/Q
                         net (fo=4, routed)           0.599     4.067    system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_ready_i
    SLICE_X13Y48         LUT2 (Prop_lut2_I0_O)        0.324     4.391 r  system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awready[0]_INST_0/O
                         net (fo=5, routed)           0.973     5.364    system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X4Y55          LUT6 (Prop_lut6_I3_O)        0.327     5.691 r  system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=46, routed)          0.739     6.430    system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0]
    SLICE_X4Y49          LUT6 (Prop_lut6_I0_O)        0.124     6.554 r  system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_incr[0]_i_10/O
                         net (fo=1, routed)           0.000     6.554    system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/S[1]
    SLICE_X4Y49          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.087 r  system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.001     7.088    system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[0]_i_4_n_0
    SLICE_X4Y50          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.403 r  system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]_i_4/O[3]
                         net (fo=1, routed)           0.580     7.982    system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/C[7]
    SLICE_X3Y50          LUT3 (Prop_lut3_I0_O)        0.307     8.289 r  system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[7]_i_2/O
                         net (fo=1, routed)           0.000     8.289    system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[7]_i_2_n_0
    SLICE_X3Y50          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.690 r  system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.690    system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]_i_3_n_0
    SLICE_X3Y51          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     9.024 r  system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]_i_3_CARRY4/O[1]
                         net (fo=1, routed)           0.000     9.024    system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]_i_1_n_0
    SLICE_X3Y51          FDRE                                         r  system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        1.542    12.734    system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X3Y51          FDRE                                         r  system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]/C
                         clock pessimism              0.116    12.850    
                         clock uncertainty           -0.154    12.696    
    SLICE_X3Y51          FDRE (Setup_fdre_C_D)        0.062    12.758    system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]
  -------------------------------------------------------------------
                         required time                         12.758    
                         arrival time                          -9.024    
  -------------------------------------------------------------------
                         slack                                  3.733    

Slack (MET) :             3.754ns  (required time - arrival time)
  Source:                 system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        6.013ns  (logic 3.122ns (51.919%)  route 2.891ns (48.081%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.734ns = ( 12.734 - 10.000 ) 
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        1.682     2.990    system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X12Y47         FDRE                                         r  system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y47         FDRE (Prop_fdre_C_Q)         0.478     3.468 r  system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/Q
                         net (fo=4, routed)           0.599     4.067    system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_ready_i
    SLICE_X13Y48         LUT2 (Prop_lut2_I0_O)        0.324     4.391 r  system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awready[0]_INST_0/O
                         net (fo=5, routed)           0.973     5.364    system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X4Y55          LUT6 (Prop_lut6_I3_O)        0.327     5.691 r  system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=46, routed)          0.739     6.430    system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0]
    SLICE_X4Y49          LUT6 (Prop_lut6_I0_O)        0.124     6.554 r  system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_incr[0]_i_10/O
                         net (fo=1, routed)           0.000     6.554    system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/S[1]
    SLICE_X4Y49          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.087 r  system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.001     7.088    system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[0]_i_4_n_0
    SLICE_X4Y50          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.403 r  system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]_i_4/O[3]
                         net (fo=1, routed)           0.580     7.982    system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/C[7]
    SLICE_X3Y50          LUT3 (Prop_lut3_I0_O)        0.307     8.289 r  system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[7]_i_2/O
                         net (fo=1, routed)           0.000     8.289    system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[7]_i_2_n_0
    SLICE_X3Y50          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.690 r  system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.690    system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]_i_3_n_0
    SLICE_X3Y51          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.003 r  system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]_i_3_CARRY4/O[3]
                         net (fo=1, routed)           0.000     9.003    system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]_i_1_n_0
    SLICE_X3Y51          FDRE                                         r  system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        1.542    12.734    system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X3Y51          FDRE                                         r  system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]/C
                         clock pessimism              0.116    12.850    
                         clock uncertainty           -0.154    12.696    
    SLICE_X3Y51          FDRE (Setup_fdre_C_D)        0.062    12.758    system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[11]
  -------------------------------------------------------------------
                         required time                         12.758    
                         arrival time                          -9.003    
  -------------------------------------------------------------------
                         slack                                  3.754    

Slack (MET) :             3.828ns  (required time - arrival time)
  Source:                 system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.939ns  (logic 3.048ns (51.320%)  route 2.891ns (48.680%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.734ns = ( 12.734 - 10.000 ) 
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        1.682     2.990    system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X12Y47         FDRE                                         r  system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y47         FDRE (Prop_fdre_C_Q)         0.478     3.468 r  system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/Q
                         net (fo=4, routed)           0.599     4.067    system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_ready_i
    SLICE_X13Y48         LUT2 (Prop_lut2_I0_O)        0.324     4.391 r  system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awready[0]_INST_0/O
                         net (fo=5, routed)           0.973     5.364    system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X4Y55          LUT6 (Prop_lut6_I3_O)        0.327     5.691 r  system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=46, routed)          0.739     6.430    system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0]
    SLICE_X4Y49          LUT6 (Prop_lut6_I0_O)        0.124     6.554 r  system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_incr[0]_i_10/O
                         net (fo=1, routed)           0.000     6.554    system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/S[1]
    SLICE_X4Y49          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.087 r  system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.001     7.088    system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[0]_i_4_n_0
    SLICE_X4Y50          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.403 r  system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]_i_4/O[3]
                         net (fo=1, routed)           0.580     7.982    system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/C[7]
    SLICE_X3Y50          LUT3 (Prop_lut3_I0_O)        0.307     8.289 r  system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[7]_i_2/O
                         net (fo=1, routed)           0.000     8.289    system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[7]_i_2_n_0
    SLICE_X3Y50          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.690 r  system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.690    system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]_i_3_n_0
    SLICE_X3Y51          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.929 r  system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]_i_3_CARRY4/O[2]
                         net (fo=1, routed)           0.000     8.929    system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]_i_1_n_0
    SLICE_X3Y51          FDRE                                         r  system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        1.542    12.734    system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X3Y51          FDRE                                         r  system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]/C
                         clock pessimism              0.116    12.850    
                         clock uncertainty           -0.154    12.696    
    SLICE_X3Y51          FDRE (Setup_fdre_C_D)        0.062    12.758    system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[10]
  -------------------------------------------------------------------
                         required time                         12.758    
                         arrival time                          -8.929    
  -------------------------------------------------------------------
                         slack                                  3.828    

Slack (MET) :             3.844ns  (required time - arrival time)
  Source:                 system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.923ns  (logic 3.032ns (51.189%)  route 2.891ns (48.811%))
  Logic Levels:           8  (CARRY4=4 LUT2=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.734ns = ( 12.734 - 10.000 ) 
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        1.682     2.990    system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X12Y47         FDRE                                         r  system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y47         FDRE (Prop_fdre_C_Q)         0.478     3.468 r  system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/Q
                         net (fo=4, routed)           0.599     4.067    system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_ready_i
    SLICE_X13Y48         LUT2 (Prop_lut2_I0_O)        0.324     4.391 r  system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awready[0]_INST_0/O
                         net (fo=5, routed)           0.973     5.364    system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X4Y55          LUT6 (Prop_lut6_I3_O)        0.327     5.691 r  system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=46, routed)          0.739     6.430    system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0]
    SLICE_X4Y49          LUT6 (Prop_lut6_I0_O)        0.124     6.554 r  system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_incr[0]_i_10/O
                         net (fo=1, routed)           0.000     6.554    system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/S[1]
    SLICE_X4Y49          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533     7.087 r  system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[0]_i_4/CO[3]
                         net (fo=1, routed)           0.001     7.088    system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[0]_i_4_n_0
    SLICE_X4Y50          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     7.403 r  system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]_i_4/O[3]
                         net (fo=1, routed)           0.580     7.982    system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/C[7]
    SLICE_X3Y50          LUT3 (Prop_lut3_I0_O)        0.307     8.289 r  system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[7]_i_2/O
                         net (fo=1, routed)           0.000     8.289    system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[7]_i_2_n_0
    SLICE_X3Y50          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.690 r  system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.690    system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]_i_3_n_0
    SLICE_X3Y51          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     8.913 r  system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[9]_i_3_CARRY4/O[0]
                         net (fo=1, routed)           0.000     8.913    system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]_i_1_n_0
    SLICE_X3Y51          FDRE                                         r  system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        1.542    12.734    system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X3Y51          FDRE                                         r  system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]/C
                         clock pessimism              0.116    12.850    
                         clock uncertainty           -0.154    12.696    
    SLICE_X3Y51          FDRE (Setup_fdre_C_D)        0.062    12.758    system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[8]
  -------------------------------------------------------------------
                         required time                         12.758    
                         arrival time                          -8.913    
  -------------------------------------------------------------------
                         slack                                  3.844    

Slack (MET) :             3.928ns  (required time - arrival time)
  Source:                 system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.839ns  (logic 2.938ns (50.315%)  route 2.901ns (49.686%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.734ns = ( 12.734 - 10.000 ) 
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        1.682     2.990    system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X12Y47         FDRE                                         r  system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y47         FDRE (Prop_fdre_C_Q)         0.478     3.468 r  system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/Q
                         net (fo=4, routed)           0.599     4.067    system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_ready_i
    SLICE_X13Y48         LUT2 (Prop_lut2_I0_O)        0.324     4.391 r  system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awready[0]_INST_0/O
                         net (fo=5, routed)           0.973     5.364    system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X4Y55          LUT6 (Prop_lut6_I3_O)        0.327     5.691 r  system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=46, routed)          0.739     6.430    system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0]
    SLICE_X4Y49          LUT6 (Prop_lut6_I0_O)        0.124     6.554 r  system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_incr[0]_i_10/O
                         net (fo=1, routed)           0.000     6.554    system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/S[1]
    SLICE_X4Y49          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     7.197 r  system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[0]_i_4/O[3]
                         net (fo=1, routed)           0.590     7.787    system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/C[3]
    SLICE_X3Y49          LUT5 (Prop_lut5_I4_O)        0.307     8.094 r  system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_2/O
                         net (fo=1, routed)           0.000     8.094    system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_2_n_0
    SLICE_X3Y49          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.495 r  system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[1]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.001     8.495    system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]_i_3_n_0
    SLICE_X3Y50          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.829 r  system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]_i_3_CARRY4/O[1]
                         net (fo=1, routed)           0.000     8.829    system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]_i_1_n_0
    SLICE_X3Y50          FDRE                                         r  system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        1.542    12.734    system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X3Y50          FDRE                                         r  system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]/C
                         clock pessimism              0.116    12.850    
                         clock uncertainty           -0.154    12.696    
    SLICE_X3Y50          FDRE (Setup_fdre_C_D)        0.062    12.758    system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]
  -------------------------------------------------------------------
                         required time                         12.758    
                         arrival time                          -8.829    
  -------------------------------------------------------------------
                         slack                                  3.928    

Slack (MET) :             3.949ns  (required time - arrival time)
  Source:                 system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.818ns  (logic 2.917ns (50.135%)  route 2.901ns (49.865%))
  Logic Levels:           7  (CARRY4=3 LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.734ns = ( 12.734 - 10.000 ) 
    Source Clock Delay      (SCD):    2.990ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        1.682     2.990    system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X12Y47         FDRE                                         r  system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y47         FDRE (Prop_fdre_C_Q)         0.478     3.468 r  system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.s_ready_i_reg[0]/Q
                         net (fo=4, routed)           0.599     4.067    system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_ready_i
    SLICE_X13Y48         LUT2 (Prop_lut2_I0_O)        0.324     4.391 r  system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_awready[0]_INST_0/O
                         net (fo=5, routed)           0.973     5.364    system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_axi_awready
    SLICE_X4Y55          LUT6 (Prop_lut6_I3_O)        0.327     5.691 r  system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/memory_reg[3][0]_srl4_i_1/O
                         net (fo=46, routed)          0.739     6.430    system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0]
    SLICE_X4Y49          LUT6 (Prop_lut6_I0_O)        0.124     6.554 r  system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_incr[0]_i_10/O
                         net (fo=1, routed)           0.000     6.554    system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/S[1]
    SLICE_X4Y49          CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     7.197 r  system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[0]_i_4/O[3]
                         net (fo=1, routed)           0.590     7.787    system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/C[3]
    SLICE_X3Y49          LUT5 (Prop_lut5_I4_O)        0.307     8.094 r  system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_2/O
                         net (fo=1, routed)           0.000     8.094    system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[3]_i_2_n_0
    SLICE_X3Y49          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     8.495 r  system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[1]_i_3_CARRY4/CO[3]
                         net (fo=1, routed)           0.001     8.495    system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[4]_i_3_n_0
    SLICE_X3Y50          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.808 r  system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[5]_i_3_CARRY4/O[3]
                         net (fo=1, routed)           0.000     8.808    system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]_i_1_n_0
    SLICE_X3Y50          FDRE                                         r  system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        1.542    12.734    system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/aclk
    SLICE_X3Y50          FDRE                                         r  system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]/C
                         clock pessimism              0.116    12.850    
                         clock uncertainty           -0.154    12.696    
    SLICE_X3Y50          FDRE (Setup_fdre_C_D)        0.062    12.758    system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr_reg[7]
  -------------------------------------------------------------------
                         required time                         12.758    
                         arrival time                          -8.808    
  -------------------------------------------------------------------
                         slack                                  3.949    

Slack (MET) :             3.972ns  (required time - arrival time)
  Source:                 system_i/processing_system7_0_axi_periph/m04_couplers/m04_regslice/inst/r_pipe/m_valid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CE
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.201ns  (logic 1.014ns (19.496%)  route 4.187ns (80.504%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 12.700 - 10.000 ) 
    Source Clock Delay      (SCD):    2.971ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        1.663     2.971    system_i/processing_system7_0_axi_periph/m04_couplers/m04_regslice/inst/r_pipe/aclk
    SLICE_X16Y56         FDRE                                         r  system_i/processing_system7_0_axi_periph/m04_couplers/m04_regslice/inst/r_pipe/m_valid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y56         FDRE (Prop_fdre_C_Q)         0.518     3.489 r  system_i/processing_system7_0_axi_periph/m04_couplers/m04_regslice/inst/r_pipe/m_valid_i_reg/Q
                         net (fo=3, routed)           1.245     4.734    system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/m_axi_rvalid[2]
    SLICE_X16Y45         LUT6 (Prop_lut6_I3_O)        0.124     4.858 r  system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_rvalid[0]_INST_0_i_4/O
                         net (fo=1, routed)           0.858     5.716    system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_axilite.s_axi_rvalid_i_reg_1
    SLICE_X13Y45         LUT6 (Prop_lut6_I5_O)        0.124     5.840 r  system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_rvalid[0]_INST_0_i_1/O
                         net (fo=3, routed)           0.564     6.404    system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/sr_rvalid
    SLICE_X11Y47         LUT2 (Prop_lut2_I1_O)        0.124     6.528 r  system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_rvalid[0]_INST_0/O
                         net (fo=1, routed)           0.472     7.000    system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/m_axi_rvalid
    SLICE_X8Y46          LUT6 (Prop_lut6_I0_O)        0.124     7.124 r  system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32_i_1/O
                         net (fo=56, routed)          1.048     8.172    system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0
    SLICE_X10Y43         SRLC32E                                      r  system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        1.507    12.699    system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X10Y43         SRLC32E                                      r  system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
                         clock pessimism              0.116    12.815    
                         clock uncertainty           -0.154    12.661    
    SLICE_X10Y43         SRLC32E (Setup_srlc32e_CLK_CE)
                                                     -0.517    12.144    system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32
  -------------------------------------------------------------------
                         required time                         12.144    
                         arrival time                          -8.172    
  -------------------------------------------------------------------
                         slack                                  3.972    

Slack (MET) :             3.972ns  (required time - arrival time)
  Source:                 system_i/processing_system7_0_axi_periph/m04_couplers/m04_regslice/inst/r_pipe/m_valid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CE
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.201ns  (logic 1.014ns (19.496%)  route 4.187ns (80.504%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 12.700 - 10.000 ) 
    Source Clock Delay      (SCD):    2.971ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        1.663     2.971    system_i/processing_system7_0_axi_periph/m04_couplers/m04_regslice/inst/r_pipe/aclk
    SLICE_X16Y56         FDRE                                         r  system_i/processing_system7_0_axi_periph/m04_couplers/m04_regslice/inst/r_pipe/m_valid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y56         FDRE (Prop_fdre_C_Q)         0.518     3.489 r  system_i/processing_system7_0_axi_periph/m04_couplers/m04_regslice/inst/r_pipe/m_valid_i_reg/Q
                         net (fo=3, routed)           1.245     4.734    system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/m_axi_rvalid[2]
    SLICE_X16Y45         LUT6 (Prop_lut6_I3_O)        0.124     4.858 r  system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_rvalid[0]_INST_0_i_4/O
                         net (fo=1, routed)           0.858     5.716    system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_axilite.s_axi_rvalid_i_reg_1
    SLICE_X13Y45         LUT6 (Prop_lut6_I5_O)        0.124     5.840 r  system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_rvalid[0]_INST_0_i_1/O
                         net (fo=3, routed)           0.564     6.404    system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/sr_rvalid
    SLICE_X11Y47         LUT2 (Prop_lut2_I1_O)        0.124     6.528 r  system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_rvalid[0]_INST_0/O
                         net (fo=1, routed)           0.472     7.000    system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/m_axi_rvalid
    SLICE_X8Y46          LUT6 (Prop_lut6_I0_O)        0.124     7.124 r  system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32_i_1/O
                         net (fo=56, routed)          1.048     8.172    system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0
    SLICE_X10Y43         SRLC32E                                      r  system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        1.507    12.699    system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X10Y43         SRLC32E                                      r  system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
                         clock pessimism              0.116    12.815    
                         clock uncertainty           -0.154    12.661    
    SLICE_X10Y43         SRLC32E (Setup_srlc32e_CLK_CE)
                                                     -0.517    12.144    system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32
  -------------------------------------------------------------------
                         required time                         12.144    
                         arrival time                          -8.172    
  -------------------------------------------------------------------
                         slack                                  3.972    

Slack (MET) :             3.972ns  (required time - arrival time)
  Source:                 system_i/processing_system7_0_axi_periph/m04_couplers/m04_regslice/inst/r_pipe/m_valid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CE
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.201ns  (logic 1.014ns (19.496%)  route 4.187ns (80.504%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 12.700 - 10.000 ) 
    Source Clock Delay      (SCD):    2.971ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        1.663     2.971    system_i/processing_system7_0_axi_periph/m04_couplers/m04_regslice/inst/r_pipe/aclk
    SLICE_X16Y56         FDRE                                         r  system_i/processing_system7_0_axi_periph/m04_couplers/m04_regslice/inst/r_pipe/m_valid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y56         FDRE (Prop_fdre_C_Q)         0.518     3.489 r  system_i/processing_system7_0_axi_periph/m04_couplers/m04_regslice/inst/r_pipe/m_valid_i_reg/Q
                         net (fo=3, routed)           1.245     4.734    system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/m_axi_rvalid[2]
    SLICE_X16Y45         LUT6 (Prop_lut6_I3_O)        0.124     4.858 r  system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_rvalid[0]_INST_0_i_4/O
                         net (fo=1, routed)           0.858     5.716    system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_axilite.s_axi_rvalid_i_reg_1
    SLICE_X13Y45         LUT6 (Prop_lut6_I5_O)        0.124     5.840 r  system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_rvalid[0]_INST_0_i_1/O
                         net (fo=3, routed)           0.564     6.404    system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/sr_rvalid
    SLICE_X11Y47         LUT2 (Prop_lut2_I1_O)        0.124     6.528 r  system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_rvalid[0]_INST_0/O
                         net (fo=1, routed)           0.472     7.000    system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/m_axi_rvalid
    SLICE_X8Y46          LUT6 (Prop_lut6_I0_O)        0.124     7.124 r  system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32_i_1/O
                         net (fo=56, routed)          1.048     8.172    system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0
    SLICE_X10Y43         SRLC32E                                      r  system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        1.507    12.699    system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X10Y43         SRLC32E                                      r  system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32/CLK
                         clock pessimism              0.116    12.815    
                         clock uncertainty           -0.154    12.661    
    SLICE_X10Y43         SRLC32E (Setup_srlc32e_CLK_CE)
                                                     -0.517    12.144    system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32
  -------------------------------------------------------------------
                         required time                         12.144    
                         arrival time                          -8.172    
  -------------------------------------------------------------------
                         slack                                  3.972    

Slack (MET) :             3.972ns  (required time - arrival time)
  Source:                 system_i/processing_system7_0_axi_periph/m04_couplers/m04_regslice/inst/r_pipe/m_valid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CE
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        5.201ns  (logic 1.014ns (19.496%)  route 4.187ns (80.504%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.156ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.699ns = ( 12.700 - 10.000 ) 
    Source Clock Delay      (SCD):    2.971ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        1.663     2.971    system_i/processing_system7_0_axi_periph/m04_couplers/m04_regslice/inst/r_pipe/aclk
    SLICE_X16Y56         FDRE                                         r  system_i/processing_system7_0_axi_periph/m04_couplers/m04_regslice/inst/r_pipe/m_valid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y56         FDRE (Prop_fdre_C_Q)         0.518     3.489 r  system_i/processing_system7_0_axi_periph/m04_couplers/m04_regslice/inst/r_pipe/m_valid_i_reg/Q
                         net (fo=3, routed)           1.245     4.734    system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/m_axi_rvalid[2]
    SLICE_X16Y45         LUT6 (Prop_lut6_I3_O)        0.124     4.858 r  system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/gen_decerr.decerr_slave_inst/s_axi_rvalid[0]_INST_0_i_4/O
                         net (fo=1, routed)           0.858     5.716    system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_axilite.s_axi_rvalid_i_reg_1
    SLICE_X13Y45         LUT6 (Prop_lut6_I5_O)        0.124     5.840 r  system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_rvalid[0]_INST_0_i_1/O
                         net (fo=3, routed)           0.564     6.404    system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/sr_rvalid
    SLICE_X11Y47         LUT2 (Prop_lut2_I1_O)        0.124     6.528 r  system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_rvalid[0]_INST_0/O
                         net (fo=1, routed)           0.472     7.000    system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/m_axi_rvalid
    SLICE_X8Y46          LUT6 (Prop_lut6_I0_O)        0.124     7.124 r  system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32_i_1/O
                         net (fo=56, routed)          1.048     8.172    system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0
    SLICE_X10Y43         SRLC32E                                      r  system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        1.507    12.699    system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X10Y43         SRLC32E                                      r  system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32/CLK
                         clock pessimism              0.116    12.815    
                         clock uncertainty           -0.154    12.661    
    SLICE_X10Y43         SRLC32E (Setup_srlc32e_CLK_CE)
                                                     -0.517    12.144    system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32
  -------------------------------------------------------------------
                         required time                         12.144    
                         arrival time                          -8.172    
  -------------------------------------------------------------------
                         slack                                  3.972    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[1]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.360ns  (logic 0.141ns (39.162%)  route 0.219ns (60.838%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        0.584     0.925    system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aclk
    SLICE_X2Y51          FDRE                                         r  system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y51          FDRE (Prop_fdre_C_Q)         0.141     1.066 r  system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[3]/Q
                         net (fo=1, routed)           0.219     1.285    system_i/processing_system7_0/inst/M_AXI_GP0_BID[1]
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        0.893     1.263    system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[1])
                                                      0.000     1.234    system_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           1.285    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 system_i/processing_system7_0_axi_periph/m05_couplers/m05_regslice/inst/w_pipe/m_payload_i_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/FIFO_top_0/U0/FIFO/U0/inst_blk_mem_gen/gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[28]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.164ns (60.728%)  route 0.106ns (39.272%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.247ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        0.567     0.907    system_i/processing_system7_0_axi_periph/m05_couplers/m05_regslice/inst/w_pipe/aclk
    SLICE_X6Y47          FDRE                                         r  system_i/processing_system7_0_axi_periph/m05_couplers/m05_regslice/inst/w_pipe/m_payload_i_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y47          FDRE (Prop_fdre_C_Q)         0.164     1.071 r  system_i/processing_system7_0_axi_periph/m05_couplers/m05_regslice/inst/w_pipe/m_payload_i_reg[28]/Q
                         net (fo=1, routed)           0.106     1.178    system_i/FIFO_top_0/U0/FIFO/U0/inst_blk_mem_gen/gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/s_axi_wdata[28]
    RAMB36_X0Y9          RAMB36E1                                     r  system_i/FIFO_top_0/U0/FIFO/U0/inst_blk_mem_gen/gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[28]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        0.877     1.247    system_i/FIFO_top_0/U0/FIFO/U0/inst_blk_mem_gen/gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/s_aclk
    RAMB36_X0Y9          RAMB36E1                                     r  system_i/FIFO_top_0/U0/FIFO/U0/inst_blk_mem_gen/gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.281     0.966    
    RAMB36_X0Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[28])
                                                      0.155     1.121    system_i/FIFO_top_0/U0/FIFO/U0/inst_blk_mem_gen/gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.121    
                         arrival time                           1.178    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 system_i/FIFO_top_0/U0/FIFO/U0/inst_blk_mem_gen/gaxibmg.axi_wr_fsm/gaxi_lite_addr_gen.S_AXI_AWADDR_OUT_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/FIFO_top_0/U0/FIFO/U0/inst_blk_mem_gen/gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.164ns (50.911%)  route 0.158ns (49.089%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.247ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        0.566     0.906    system_i/FIFO_top_0/U0/FIFO/U0/inst_blk_mem_gen/gaxibmg.axi_wr_fsm/s_aclk
    SLICE_X6Y45          FDCE                                         r  system_i/FIFO_top_0/U0/FIFO/U0/inst_blk_mem_gen/gaxibmg.axi_wr_fsm/gaxi_lite_addr_gen.S_AXI_AWADDR_OUT_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y45          FDCE (Prop_fdce_C_Q)         0.164     1.071 r  system_i/FIFO_top_0/U0/FIFO/U0/inst_blk_mem_gen/gaxibmg.axi_wr_fsm/gaxi_lite_addr_gen.S_AXI_AWADDR_OUT_reg[3]/Q
                         net (fo=1, routed)           0.158     1.229    system_i/FIFO_top_0/U0/FIFO/U0/inst_blk_mem_gen/gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/Q[3]
    RAMB36_X0Y9          RAMB36E1                                     r  system_i/FIFO_top_0/U0/FIFO/U0/inst_blk_mem_gen/gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        0.877     1.247    system_i/FIFO_top_0/U0/FIFO/U0/inst_blk_mem_gen/gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/s_aclk
    RAMB36_X0Y9          RAMB36E1                                     r  system_i/FIFO_top_0/U0/FIFO/U0/inst_blk_mem_gen/gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.281     0.966    
    RAMB36_X0Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     1.149    system_i/FIFO_top_0/U0/FIFO/U0/inst_blk_mem_gen/gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.149    
                         arrival time                           1.229    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[11]
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.141ns (36.263%)  route 0.248ns (63.737%))
  Logic Levels:           0  
  Clock Path Skew:        0.309ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.263ns
    Source Clock Delay      (SCD):    0.925ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        0.584     0.925    system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/aclk
    SLICE_X2Y51          FDRE                                         r  system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y51          FDRE (Prop_fdre_C_Q)         0.141     1.066 r  system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b_pipe/m_payload_i_reg[13]/Q
                         net (fo=1, routed)           0.248     1.313    system_i/processing_system7_0/inst/M_AXI_GP0_BID[11]
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0BID[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        0.893     1.263    system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0             PS7                                          r  system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                         clock pessimism             -0.029     1.234    
    PS7_X0Y0             PS7 (Hold_ps7_MAXIGP0ACLK_MAXIGP0BID[11])
                                                      0.000     1.234    system_i/processing_system7_0/inst/PS7_i
  -------------------------------------------------------------------
                         required time                         -1.234    
                         arrival time                           1.313    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 system_i/processing_system7_0_axi_periph/m05_couplers/m05_regslice/inst/w_pipe/skid_buffer_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/processing_system7_0_axi_periph/m05_couplers/m05_regslice/inst/w_pipe/m_payload_i_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.472ns  (logic 0.246ns (52.107%)  route 0.226ns (47.893%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.205ns
    Source Clock Delay      (SCD):    0.906ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        0.565     0.906    system_i/processing_system7_0_axi_periph/m05_couplers/m05_regslice/inst/w_pipe/aclk
    SLICE_X6Y51          FDRE                                         r  system_i/processing_system7_0_axi_periph/m05_couplers/m05_regslice/inst/w_pipe/skid_buffer_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y51          FDRE (Prop_fdre_C_Q)         0.148     1.054 r  system_i/processing_system7_0_axi_periph/m05_couplers/m05_regslice/inst/w_pipe/skid_buffer_reg[30]/Q
                         net (fo=1, routed)           0.226     1.280    system_i/processing_system7_0_axi_periph/m05_couplers/m05_regslice/inst/w_pipe/skid_buffer_reg_n_0_[30]
    SLICE_X6Y49          LUT3 (Prop_lut3_I1_O)        0.098     1.378 r  system_i/processing_system7_0_axi_periph/m05_couplers/m05_regslice/inst/w_pipe/m_payload_i[30]_i_1/O
                         net (fo=1, routed)           0.000     1.378    system_i/processing_system7_0_axi_periph/m05_couplers/m05_regslice/inst/w_pipe/skid_buffer[30]
    SLICE_X6Y49          FDRE                                         r  system_i/processing_system7_0_axi_periph/m05_couplers/m05_regslice/inst/w_pipe/m_payload_i_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        0.835     1.205    system_i/processing_system7_0_axi_periph/m05_couplers/m05_regslice/inst/w_pipe/aclk
    SLICE_X6Y49          FDRE                                         r  system_i/processing_system7_0_axi_periph/m05_couplers/m05_regslice/inst/w_pipe/m_payload_i_reg[30]/C
                         clock pessimism             -0.029     1.176    
    SLICE_X6Y49          FDRE (Hold_fdre_C_D)         0.121     1.297    system_i/processing_system7_0_axi_periph/m05_couplers/m05_regslice/inst/w_pipe/m_payload_i_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.297    
                         arrival time                           1.378    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.082ns  (arrival time - required time)
  Source:                 system_i/MyLED_0/U0/MyLED_v1_0_S_AXI_inst/slv_reg1_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/MyLED_0/U0/MyLED_v1_0_S_AXI_inst/axi_rdata_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.186ns (42.318%)  route 0.254ns (57.682%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    0.901ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        0.561     0.901    system_i/MyLED_0/U0/MyLED_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X22Y49         FDRE                                         r  system_i/MyLED_0/U0/MyLED_v1_0_S_AXI_inst/slv_reg1_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y49         FDRE (Prop_fdre_C_Q)         0.141     1.043 r  system_i/MyLED_0/U0/MyLED_v1_0_S_AXI_inst/slv_reg1_reg[12]/Q
                         net (fo=2, routed)           0.254     1.296    system_i/MyLED_0/U0/MyLED_v1_0_S_AXI_inst/slv_reg1[12]
    SLICE_X22Y53         LUT6 (Prop_lut6_I1_O)        0.045     1.341 r  system_i/MyLED_0/U0/MyLED_v1_0_S_AXI_inst/axi_rdata[12]_i_1/O
                         net (fo=1, routed)           0.000     1.341    system_i/MyLED_0/U0/MyLED_v1_0_S_AXI_inst/reg_data_out[12]
    SLICE_X22Y53         FDRE                                         r  system_i/MyLED_0/U0/MyLED_v1_0_S_AXI_inst/axi_rdata_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        0.827     1.197    system_i/MyLED_0/U0/MyLED_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X22Y53         FDRE                                         r  system_i/MyLED_0/U0/MyLED_v1_0_S_AXI_inst/axi_rdata_reg[12]/C
                         clock pessimism             -0.029     1.168    
    SLICE_X22Y53         FDRE (Hold_fdre_C_D)         0.091     1.259    system_i/MyLED_0/U0/MyLED_v1_0_S_AXI_inst/axi_rdata_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.259    
                         arrival time                           1.341    
  -------------------------------------------------------------------
                         slack                                  0.082    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.246ns (55.144%)  route 0.200ns (44.856%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.270ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.222ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        0.582     0.923    system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/aclk
    SLICE_X0Y50          FDRE                                         r  system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y50          FDRE (Prop_fdre_C_Q)         0.148     1.071 r  system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar_pipe/m_payload_i_reg[28]/Q
                         net (fo=1, routed)           0.200     1.271    system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_axi_araddr[28]
    SLICE_X1Y48          LUT4 (Prop_lut4_I0_O)        0.098     1.369 r  system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i[29]_i_1/O
                         net (fo=1, routed)           0.000     1.369    system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/s_amesg[29]
    SLICE_X1Y48          FDRE                                         r  system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        0.852     1.222    system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/aclk
    SLICE_X1Y48          FDRE                                         r  system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[29]/C
                         clock pessimism             -0.029     1.193    
    SLICE_X1Y48          FDRE (Hold_fdre_C_D)         0.092     1.285    system_i/processing_system7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/gen_no_arbiter.m_amesg_i_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.285    
                         arrival time                           1.369    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 system_i/processing_system7_0_axi_periph/m00_couplers/m00_regslice/inst/w_pipe/m_payload_i_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/MyLED_0/U0/MyLED_v1_0_S_AXI_inst/slv_reg2_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.186ns (40.587%)  route 0.272ns (59.413%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.029ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        0.559     0.900    system_i/processing_system7_0_axi_periph/m00_couplers/m00_regslice/inst/w_pipe/aclk
    SLICE_X25Y52         FDRE                                         r  system_i/processing_system7_0_axi_periph/m00_couplers/m00_regslice/inst/w_pipe/m_payload_i_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y52         FDRE (Prop_fdre_C_Q)         0.141     1.041 r  system_i/processing_system7_0_axi_periph/m00_couplers/m00_regslice/inst/w_pipe/m_payload_i_reg[12]/Q
                         net (fo=4, routed)           0.272     1.313    system_i/MyLED_0/U0/MyLED_v1_0_S_AXI_inst/s_axi_wdata[12]
    SLICE_X21Y49         LUT6 (Prop_lut6_I0_O)        0.045     1.358 r  system_i/MyLED_0/U0/MyLED_v1_0_S_AXI_inst/slv_reg2[12]_i_1/O
                         net (fo=1, routed)           0.000     1.358    system_i/MyLED_0/U0/MyLED_v1_0_S_AXI_inst/slv_reg2[12]_i_1_n_0
    SLICE_X21Y49         FDRE                                         r  system_i/MyLED_0/U0/MyLED_v1_0_S_AXI_inst/slv_reg2_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        0.831     1.201    system_i/MyLED_0/U0/MyLED_v1_0_S_AXI_inst/s_axi_aclk
    SLICE_X21Y49         FDRE                                         r  system_i/MyLED_0/U0/MyLED_v1_0_S_AXI_inst/slv_reg2_reg[12]/C
                         clock pessimism             -0.029     1.172    
    SLICE_X21Y49         FDRE (Hold_fdre_C_D)         0.091     1.263    system_i/MyLED_0/U0/MyLED_v1_0_S_AXI_inst/slv_reg2_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.263    
                         arrival time                           1.358    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 system_i/processing_system7_0_axi_periph/m05_couplers/m05_regslice/inst/w_pipe/m_payload_i_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/FIFO_top_0/U0/FIFO/U0/inst_blk_mem_gen/gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.148ns (57.086%)  route 0.111ns (42.914%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.247ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        0.567     0.907    system_i/processing_system7_0_axi_periph/m05_couplers/m05_regslice/inst/w_pipe/aclk
    SLICE_X6Y49          FDRE                                         r  system_i/processing_system7_0_axi_periph/m05_couplers/m05_regslice/inst/w_pipe/m_payload_i_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y49          FDRE (Prop_fdre_C_Q)         0.148     1.055 r  system_i/processing_system7_0_axi_periph/m05_couplers/m05_regslice/inst/w_pipe/m_payload_i_reg[15]/Q
                         net (fo=1, routed)           0.111     1.167    system_i/FIFO_top_0/U0/FIFO/U0/inst_blk_mem_gen/gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/s_axi_wdata[15]
    RAMB36_X0Y9          RAMB36E1                                     r  system_i/FIFO_top_0/U0/FIFO/U0/inst_blk_mem_gen/gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        0.877     1.247    system_i/FIFO_top_0/U0/FIFO/U0/inst_blk_mem_gen/gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/s_aclk
    RAMB36_X0Y9          RAMB36E1                                     r  system_i/FIFO_top_0/U0/FIFO/U0/inst_blk_mem_gen/gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.281     0.966    
    RAMB36_X0Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[15])
                                                      0.102     1.068    system_i/FIFO_top_0/U0/FIFO/U0/inst_blk_mem_gen/gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.068    
                         arrival time                           1.167    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 system_i/processing_system7_0_axi_periph/m05_couplers/m05_regslice/inst/w_pipe/m_payload_i_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/FIFO_top_0/U0/FIFO/U0/inst_blk_mem_gen/gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[31]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.148ns (56.929%)  route 0.112ns (43.071%))
  Logic Levels:           0  
  Clock Path Skew:        0.058ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.247ns
    Source Clock Delay      (SCD):    0.907ns
    Clock Pessimism Removal (CPR):    0.281ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        0.567     0.907    system_i/processing_system7_0_axi_periph/m05_couplers/m05_regslice/inst/w_pipe/aclk
    SLICE_X6Y49          FDRE                                         r  system_i/processing_system7_0_axi_periph/m05_couplers/m05_regslice/inst/w_pipe/m_payload_i_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y49          FDRE (Prop_fdre_C_Q)         0.148     1.055 r  system_i/processing_system7_0_axi_periph/m05_couplers/m05_regslice/inst/w_pipe/m_payload_i_reg[31]/Q
                         net (fo=1, routed)           0.112     1.167    system_i/FIFO_top_0/U0/FIFO/U0/inst_blk_mem_gen/gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/s_axi_wdata[31]
    RAMB36_X0Y9          RAMB36E1                                     r  system_i/FIFO_top_0/U0/FIFO/U0/inst_blk_mem_gen/gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[31]
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        0.877     1.247    system_i/FIFO_top_0/U0/FIFO/U0/inst_blk_mem_gen/gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/s_aclk
    RAMB36_X0Y9          RAMB36E1                                     r  system_i/FIFO_top_0/U0/FIFO/U0/inst_blk_mem_gen/gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.281     0.966    
    RAMB36_X0Y9          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[31])
                                                      0.102     1.068    system_i/FIFO_top_0/U0/FIFO/U0/inst_blk_mem_gen/gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.068    
                         arrival time                           1.167    
  -------------------------------------------------------------------
                         slack                                  0.099    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     XADC/DCLK           n/a            4.000         10.000      6.000      XADC_X0Y0      system_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/XADC_INST/DCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y9    system_i/FIFO_top_0/U0/FIFO/U0/inst_blk_mem_gen/gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X0Y9    system_i/FIFO_top_0/U0/FIFO/U0/inst_blk_mem_gen/gaxibmg.axi_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X12Y37   system_i/BTNs_4Bits/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X12Y37   system_i/BTNs_4Bits/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X12Y37   system_i/BTNs_4Bits/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X12Y37   system_i/BTNs_4Bits/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X11Y38   system_i/BTNs_4Bits/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/MEM_DECODE_GEN[0].cs_out_i_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X12Y39   system_i/BTNs_4Bits/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[2]/C
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X0Y54    system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X0Y51    system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X0Y51    system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X0Y51    system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X0Y52    system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X0Y52    system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X0Y52    system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X0Y52    system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][16]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X0Y52    system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][17]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X0Y52    system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][18]_srl4/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X4Y41    system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X4Y41    system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][1]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X4Y41    system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X4Y41    system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X4Y54    system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][6]_srl4/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.980         5.000       4.020      SLICE_X4Y54    system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][7]_srl4/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X8Y41    system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X10Y43   system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X10Y43   system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK         n/a            0.980         5.000       4.020      SLICE_X8Y41    system_i/axi_protocol_converter_0/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_2
  To Clock:  clk_fpga_2

Setup :            0  Failing Endpoints,  Worst Slack       78.765ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.280ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       40.269ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             78.765ns  (required time - arrival time)
  Source:                 system_i/CLK_DIV_0/U0/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@40.769ns period=81.538ns})
  Destination:            system_i/CLK_DIV_0/U0/CLK_out_int_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@40.769ns period=81.538ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.538ns  (clk_fpga_2 rise@81.538ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        1.626ns  (logic 0.773ns (47.526%)  route 0.853ns (52.474%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.677ns = ( 84.215 - 81.538 ) 
    Source Clock Delay      (SCD):    2.966ns
    Clock Pessimism Removal (CPR):    0.289ns
  Clock Uncertainty:      1.224ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    2.446ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=3, routed)           1.658     2.966    system_i/CLK_DIV_0/U0/CLK_in
    SLICE_X24Y55         FDRE                                         r  system_i/CLK_DIV_0/U0/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y55         FDRE (Prop_fdre_C_Q)         0.478     3.444 r  system_i/CLK_DIV_0/U0/cnt_reg[0]/Q
                         net (fo=2, routed)           0.853     4.297    system_i/CLK_DIV_0/U0/cnt
    SLICE_X24Y55         LUT3 (Prop_lut3_I1_O)        0.295     4.592 r  system_i/CLK_DIV_0/U0/CLK_out_int_i_1/O
                         net (fo=1, routed)           0.000     4.592    system_i/CLK_DIV_0/U0/CLK_out_int_i_1_n_0
    SLICE_X24Y55         FDRE                                         r  system_i/CLK_DIV_0/U0/CLK_out_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     81.538    81.538 r  
    PS7_X0Y0             PS7                          0.000    81.538 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.101    82.639    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    82.730 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=3, routed)           1.485    84.215    system_i/CLK_DIV_0/U0/CLK_in
    SLICE_X24Y55         FDRE                                         r  system_i/CLK_DIV_0/U0/CLK_out_int_reg/C
                         clock pessimism              0.289    84.504    
                         clock uncertainty           -1.224    83.280    
    SLICE_X24Y55         FDRE (Setup_fdre_C_D)        0.077    83.357    system_i/CLK_DIV_0/U0/CLK_out_int_reg
  -------------------------------------------------------------------
                         required time                         83.357    
                         arrival time                          -4.592    
  -------------------------------------------------------------------
                         slack                                 78.765    

Slack (MET) :             78.784ns  (required time - arrival time)
  Source:                 system_i/CLK_DIV_0/U0/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@40.769ns period=81.538ns})
  Destination:            system_i/CLK_DIV_0/U0/cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@40.769ns period=81.538ns})
  Path Group:             clk_fpga_2
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.538ns  (clk_fpga_2 rise@81.538ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        1.648ns  (logic 0.795ns (48.226%)  route 0.853ns (51.774%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.677ns = ( 84.215 - 81.538 ) 
    Source Clock Delay      (SCD):    2.966ns
    Clock Pessimism Removal (CPR):    0.289ns
  Clock Uncertainty:      1.224ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    2.446ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=3, routed)           1.658     2.966    system_i/CLK_DIV_0/U0/CLK_in
    SLICE_X24Y55         FDRE                                         r  system_i/CLK_DIV_0/U0/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y55         FDRE (Prop_fdre_C_Q)         0.478     3.444 f  system_i/CLK_DIV_0/U0/cnt_reg[0]/Q
                         net (fo=2, routed)           0.853     4.297    system_i/CLK_DIV_0/U0/cnt
    SLICE_X24Y55         LUT2 (Prop_lut2_I0_O)        0.317     4.614 r  system_i/CLK_DIV_0/U0/cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     4.614    system_i/CLK_DIV_0/U0/cnt[0]_i_1_n_0
    SLICE_X24Y55         FDRE                                         r  system_i/CLK_DIV_0/U0/cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                     81.538    81.538 r  
    PS7_X0Y0             PS7                          0.000    81.538 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           1.101    82.639    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    82.730 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=3, routed)           1.485    84.215    system_i/CLK_DIV_0/U0/CLK_in
    SLICE_X24Y55         FDRE                                         r  system_i/CLK_DIV_0/U0/cnt_reg[0]/C
                         clock pessimism              0.289    84.504    
                         clock uncertainty           -1.224    83.280    
    SLICE_X24Y55         FDRE (Setup_fdre_C_D)        0.118    83.398    system_i/CLK_DIV_0/U0/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         83.398    
                         arrival time                          -4.614    
  -------------------------------------------------------------------
                         slack                                 78.784    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 system_i/CLK_DIV_0/U0/CLK_out_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@40.769ns period=81.538ns})
  Destination:            system_i/CLK_DIV_0/U0/CLK_out_int_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@40.769ns period=81.538ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.209ns (52.249%)  route 0.191ns (47.751%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=3, routed)           0.558     0.899    system_i/CLK_DIV_0/U0/CLK_in
    SLICE_X24Y55         FDRE                                         r  system_i/CLK_DIV_0/U0/CLK_out_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y55         FDRE (Prop_fdre_C_Q)         0.164     1.063 r  system_i/CLK_DIV_0/U0/CLK_out_int_reg/Q
                         net (fo=4, routed)           0.191     1.254    system_i/CLK_DIV_0/U0/CLK_out
    SLICE_X24Y55         LUT3 (Prop_lut3_I0_O)        0.045     1.299 r  system_i/CLK_DIV_0/U0/CLK_out_int_i_1/O
                         net (fo=1, routed)           0.000     1.299    system_i/CLK_DIV_0/U0/CLK_out_int_i_1_n_0
    SLICE_X24Y55         FDRE                                         r  system_i/CLK_DIV_0/U0/CLK_out_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=3, routed)           0.827     1.197    system_i/CLK_DIV_0/U0/CLK_in
    SLICE_X24Y55         FDRE                                         r  system_i/CLK_DIV_0/U0/CLK_out_int_reg/C
                         clock pessimism             -0.298     0.899    
    SLICE_X24Y55         FDRE (Hold_fdre_C_D)         0.120     1.019    system_i/CLK_DIV_0/U0/CLK_out_int_reg
  -------------------------------------------------------------------
                         required time                         -1.019    
                         arrival time                           1.299    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.400ns  (arrival time - required time)
  Source:                 system_i/CLK_DIV_0/U0/cnt_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@40.769ns period=81.538ns})
  Destination:            system_i/CLK_DIV_0/U0/cnt_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_2  {rise@0.000ns fall@40.769ns period=81.538ns})
  Path Group:             clk_fpga_2
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_2 rise@0.000ns - clk_fpga_2 rise@0.000ns)
  Data Path Delay:        0.531ns  (logic 0.245ns (46.098%)  route 0.286ns (53.902%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.298ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=3, routed)           0.558     0.899    system_i/CLK_DIV_0/U0/CLK_in
    SLICE_X24Y55         FDRE                                         r  system_i/CLK_DIV_0/U0/cnt_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y55         FDRE (Prop_fdre_C_Q)         0.148     1.047 f  system_i/CLK_DIV_0/U0/cnt_reg[0]/Q
                         net (fo=2, routed)           0.286     1.333    system_i/CLK_DIV_0/U0/cnt
    SLICE_X24Y55         LUT2 (Prop_lut2_I0_O)        0.097     1.430 r  system_i/CLK_DIV_0/U0/cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     1.430    system_i/CLK_DIV_0/U0/cnt[0]_i_1_n_0
    SLICE_X24Y55         FDRE                                         r  system_i/CLK_DIV_0/U0/cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_2 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[2]
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/O
                         net (fo=3, routed)           0.827     1.197    system_i/CLK_DIV_0/U0/CLK_in
    SLICE_X24Y55         FDRE                                         r  system_i/CLK_DIV_0/U0/cnt_reg[0]/C
                         clock pessimism             -0.298     0.899    
    SLICE_X24Y55         FDRE (Hold_fdre_C_D)         0.131     1.030    system_i/CLK_DIV_0/U0/cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.030    
                         arrival time                           1.430    
  -------------------------------------------------------------------
                         slack                                  0.400    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_2
Waveform(ns):       { 0.000 40.769 }
Period(ns):         81.538
Sources:            { system_i/processing_system7_0/inst/PS7_i/FCLKCLK[2] }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         81.538      79.383     BUFGCTRL_X0Y1  system_i/processing_system7_0/inst/buffer_fclk_clk_2.FCLK_CLK_2_BUFG/I
Min Period        n/a     FDRE/C   n/a            1.000         81.538      80.538     SLICE_X24Y55   system_i/CLK_DIV_0/U0/CLK_out_int_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         81.538      80.538     SLICE_X24Y55   system_i/CLK_DIV_0/U0/cnt_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         40.769      40.269     SLICE_X24Y55   system_i/CLK_DIV_0/U0/CLK_out_int_reg/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         40.769      40.269     SLICE_X24Y55   system_i/CLK_DIV_0/U0/cnt_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         40.769      40.269     SLICE_X24Y55   system_i/CLK_DIV_0/U0/CLK_out_int_reg/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         40.769      40.269     SLICE_X24Y55   system_i/CLK_DIV_0/U0/cnt_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         40.769      40.269     SLICE_X24Y55   system_i/CLK_DIV_0/U0/CLK_out_int_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         40.769      40.269     SLICE_X24Y55   system_i/CLK_DIV_0/U0/CLK_out_int_reg/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         40.769      40.269     SLICE_X24Y55   system_i/CLK_DIV_0/U0/cnt_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         40.769      40.269     SLICE_X24Y55   system_i/CLK_DIV_0/U0/cnt_reg[0]/C



---------------------------------------------------------------------------------------------------
From Clock:  s_axi_aclk
  To Clock:  s_axi_aclk

Setup :            0  Failing Endpoints,  Worst Slack        6.030ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.108ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.030ns  (required time - arrival time)
  Source:                 system_i/Jaxc_I2S_1/U0/slave/cnt_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by s_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/Jaxc_I2S_1/U0/slave/cnt_out_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by s_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             s_axi_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (s_axi_aclk rise@10.000ns - s_axi_aclk rise@0.000ns)
  Data Path Delay:        3.411ns  (logic 1.002ns (29.379%)  route 2.409ns (70.621%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.496ns = ( 11.496 - 10.000 ) 
    Source Clock Delay      (SCD):    1.671ns
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_axi_aclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        1.671     1.671    system_i/Jaxc_I2S_1/U0/slave/s_axi_aclk
    SLICE_X28Y38         FDRE                                         r  system_i/Jaxc_I2S_1/U0/slave/cnt_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y38         FDRE (Prop_fdre_C_Q)         0.518     2.189 r  system_i/Jaxc_I2S_1/U0/slave/cnt_out_reg[3]/Q
                         net (fo=7, routed)           1.021     3.210    system_i/Jaxc_I2S_1/U0/slave/cnt_out_reg__0[3]
    SLICE_X28Y39         LUT4 (Prop_lut4_I2_O)        0.153     3.363 f  system_i/Jaxc_I2S_1/U0/slave/int_out_i_3/O
                         net (fo=2, routed)           0.672     4.035    system_i/Jaxc_I2S_1/U0/slave/req_sample/cnt_out_reg[5]
    SLICE_X27Y39         LUT6 (Prop_lut6_I2_O)        0.331     4.366 r  system_i/Jaxc_I2S_1/U0/slave/req_sample/cnt_out[7]_i_1/O
                         net (fo=8, routed)           0.716     5.082    system_i/Jaxc_I2S_1/U0/slave/req_sample_n_1
    SLICE_X28Y38         FDRE                                         r  system_i/Jaxc_I2S_1/U0/slave/cnt_out_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock s_axi_aclk rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        1.496    11.496    system_i/Jaxc_I2S_1/U0/slave/s_axi_aclk
    SLICE_X28Y38         FDRE                                         r  system_i/Jaxc_I2S_1/U0/slave/cnt_out_reg[1]/C
                         clock pessimism              0.175    11.671    
                         clock uncertainty           -0.035    11.636    
    SLICE_X28Y38         FDRE (Setup_fdre_C_R)       -0.524    11.112    system_i/Jaxc_I2S_1/U0/slave/cnt_out_reg[1]
  -------------------------------------------------------------------
                         required time                         11.112    
                         arrival time                          -5.082    
  -------------------------------------------------------------------
                         slack                                  6.030    

Slack (MET) :             6.030ns  (required time - arrival time)
  Source:                 system_i/Jaxc_I2S_1/U0/slave/cnt_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by s_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/Jaxc_I2S_1/U0/slave/cnt_out_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by s_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             s_axi_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (s_axi_aclk rise@10.000ns - s_axi_aclk rise@0.000ns)
  Data Path Delay:        3.411ns  (logic 1.002ns (29.379%)  route 2.409ns (70.621%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.496ns = ( 11.496 - 10.000 ) 
    Source Clock Delay      (SCD):    1.671ns
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_axi_aclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        1.671     1.671    system_i/Jaxc_I2S_1/U0/slave/s_axi_aclk
    SLICE_X28Y38         FDRE                                         r  system_i/Jaxc_I2S_1/U0/slave/cnt_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y38         FDRE (Prop_fdre_C_Q)         0.518     2.189 r  system_i/Jaxc_I2S_1/U0/slave/cnt_out_reg[3]/Q
                         net (fo=7, routed)           1.021     3.210    system_i/Jaxc_I2S_1/U0/slave/cnt_out_reg__0[3]
    SLICE_X28Y39         LUT4 (Prop_lut4_I2_O)        0.153     3.363 f  system_i/Jaxc_I2S_1/U0/slave/int_out_i_3/O
                         net (fo=2, routed)           0.672     4.035    system_i/Jaxc_I2S_1/U0/slave/req_sample/cnt_out_reg[5]
    SLICE_X27Y39         LUT6 (Prop_lut6_I2_O)        0.331     4.366 r  system_i/Jaxc_I2S_1/U0/slave/req_sample/cnt_out[7]_i_1/O
                         net (fo=8, routed)           0.716     5.082    system_i/Jaxc_I2S_1/U0/slave/req_sample_n_1
    SLICE_X28Y38         FDRE                                         r  system_i/Jaxc_I2S_1/U0/slave/cnt_out_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock s_axi_aclk rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        1.496    11.496    system_i/Jaxc_I2S_1/U0/slave/s_axi_aclk
    SLICE_X28Y38         FDRE                                         r  system_i/Jaxc_I2S_1/U0/slave/cnt_out_reg[2]/C
                         clock pessimism              0.175    11.671    
                         clock uncertainty           -0.035    11.636    
    SLICE_X28Y38         FDRE (Setup_fdre_C_R)       -0.524    11.112    system_i/Jaxc_I2S_1/U0/slave/cnt_out_reg[2]
  -------------------------------------------------------------------
                         required time                         11.112    
                         arrival time                          -5.082    
  -------------------------------------------------------------------
                         slack                                  6.030    

Slack (MET) :             6.030ns  (required time - arrival time)
  Source:                 system_i/Jaxc_I2S_1/U0/slave/cnt_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by s_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/Jaxc_I2S_1/U0/slave/cnt_out_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by s_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             s_axi_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (s_axi_aclk rise@10.000ns - s_axi_aclk rise@0.000ns)
  Data Path Delay:        3.411ns  (logic 1.002ns (29.379%)  route 2.409ns (70.621%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.496ns = ( 11.496 - 10.000 ) 
    Source Clock Delay      (SCD):    1.671ns
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_axi_aclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        1.671     1.671    system_i/Jaxc_I2S_1/U0/slave/s_axi_aclk
    SLICE_X28Y38         FDRE                                         r  system_i/Jaxc_I2S_1/U0/slave/cnt_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y38         FDRE (Prop_fdre_C_Q)         0.518     2.189 r  system_i/Jaxc_I2S_1/U0/slave/cnt_out_reg[3]/Q
                         net (fo=7, routed)           1.021     3.210    system_i/Jaxc_I2S_1/U0/slave/cnt_out_reg__0[3]
    SLICE_X28Y39         LUT4 (Prop_lut4_I2_O)        0.153     3.363 f  system_i/Jaxc_I2S_1/U0/slave/int_out_i_3/O
                         net (fo=2, routed)           0.672     4.035    system_i/Jaxc_I2S_1/U0/slave/req_sample/cnt_out_reg[5]
    SLICE_X27Y39         LUT6 (Prop_lut6_I2_O)        0.331     4.366 r  system_i/Jaxc_I2S_1/U0/slave/req_sample/cnt_out[7]_i_1/O
                         net (fo=8, routed)           0.716     5.082    system_i/Jaxc_I2S_1/U0/slave/req_sample_n_1
    SLICE_X28Y38         FDRE                                         r  system_i/Jaxc_I2S_1/U0/slave/cnt_out_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock s_axi_aclk rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        1.496    11.496    system_i/Jaxc_I2S_1/U0/slave/s_axi_aclk
    SLICE_X28Y38         FDRE                                         r  system_i/Jaxc_I2S_1/U0/slave/cnt_out_reg[3]/C
                         clock pessimism              0.175    11.671    
                         clock uncertainty           -0.035    11.636    
    SLICE_X28Y38         FDRE (Setup_fdre_C_R)       -0.524    11.112    system_i/Jaxc_I2S_1/U0/slave/cnt_out_reg[3]
  -------------------------------------------------------------------
                         required time                         11.112    
                         arrival time                          -5.082    
  -------------------------------------------------------------------
                         slack                                  6.030    

Slack (MET) :             6.030ns  (required time - arrival time)
  Source:                 system_i/Jaxc_I2S_1/U0/slave/cnt_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by s_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/Jaxc_I2S_1/U0/slave/cnt_out_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by s_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             s_axi_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (s_axi_aclk rise@10.000ns - s_axi_aclk rise@0.000ns)
  Data Path Delay:        3.411ns  (logic 1.002ns (29.379%)  route 2.409ns (70.621%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.496ns = ( 11.496 - 10.000 ) 
    Source Clock Delay      (SCD):    1.671ns
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_axi_aclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        1.671     1.671    system_i/Jaxc_I2S_1/U0/slave/s_axi_aclk
    SLICE_X28Y38         FDRE                                         r  system_i/Jaxc_I2S_1/U0/slave/cnt_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y38         FDRE (Prop_fdre_C_Q)         0.518     2.189 r  system_i/Jaxc_I2S_1/U0/slave/cnt_out_reg[3]/Q
                         net (fo=7, routed)           1.021     3.210    system_i/Jaxc_I2S_1/U0/slave/cnt_out_reg__0[3]
    SLICE_X28Y39         LUT4 (Prop_lut4_I2_O)        0.153     3.363 f  system_i/Jaxc_I2S_1/U0/slave/int_out_i_3/O
                         net (fo=2, routed)           0.672     4.035    system_i/Jaxc_I2S_1/U0/slave/req_sample/cnt_out_reg[5]
    SLICE_X27Y39         LUT6 (Prop_lut6_I2_O)        0.331     4.366 r  system_i/Jaxc_I2S_1/U0/slave/req_sample/cnt_out[7]_i_1/O
                         net (fo=8, routed)           0.716     5.082    system_i/Jaxc_I2S_1/U0/slave/req_sample_n_1
    SLICE_X28Y38         FDRE                                         r  system_i/Jaxc_I2S_1/U0/slave/cnt_out_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock s_axi_aclk rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        1.496    11.496    system_i/Jaxc_I2S_1/U0/slave/s_axi_aclk
    SLICE_X28Y38         FDRE                                         r  system_i/Jaxc_I2S_1/U0/slave/cnt_out_reg[4]/C
                         clock pessimism              0.175    11.671    
                         clock uncertainty           -0.035    11.636    
    SLICE_X28Y38         FDRE (Setup_fdre_C_R)       -0.524    11.112    system_i/Jaxc_I2S_1/U0/slave/cnt_out_reg[4]
  -------------------------------------------------------------------
                         required time                         11.112    
                         arrival time                          -5.082    
  -------------------------------------------------------------------
                         slack                                  6.030    

Slack (MET) :             6.030ns  (required time - arrival time)
  Source:                 system_i/Jaxc_I2S_1/U0/slave/cnt_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by s_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/Jaxc_I2S_1/U0/slave/cnt_out_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by s_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             s_axi_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (s_axi_aclk rise@10.000ns - s_axi_aclk rise@0.000ns)
  Data Path Delay:        3.411ns  (logic 1.002ns (29.379%)  route 2.409ns (70.621%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.496ns = ( 11.496 - 10.000 ) 
    Source Clock Delay      (SCD):    1.671ns
    Clock Pessimism Removal (CPR):    0.175ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_axi_aclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        1.671     1.671    system_i/Jaxc_I2S_1/U0/slave/s_axi_aclk
    SLICE_X28Y38         FDRE                                         r  system_i/Jaxc_I2S_1/U0/slave/cnt_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y38         FDRE (Prop_fdre_C_Q)         0.518     2.189 r  system_i/Jaxc_I2S_1/U0/slave/cnt_out_reg[3]/Q
                         net (fo=7, routed)           1.021     3.210    system_i/Jaxc_I2S_1/U0/slave/cnt_out_reg__0[3]
    SLICE_X28Y39         LUT4 (Prop_lut4_I2_O)        0.153     3.363 f  system_i/Jaxc_I2S_1/U0/slave/int_out_i_3/O
                         net (fo=2, routed)           0.672     4.035    system_i/Jaxc_I2S_1/U0/slave/req_sample/cnt_out_reg[5]
    SLICE_X27Y39         LUT6 (Prop_lut6_I2_O)        0.331     4.366 r  system_i/Jaxc_I2S_1/U0/slave/req_sample/cnt_out[7]_i_1/O
                         net (fo=8, routed)           0.716     5.082    system_i/Jaxc_I2S_1/U0/slave/req_sample_n_1
    SLICE_X28Y38         FDRE                                         r  system_i/Jaxc_I2S_1/U0/slave/cnt_out_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock s_axi_aclk rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        1.496    11.496    system_i/Jaxc_I2S_1/U0/slave/s_axi_aclk
    SLICE_X28Y38         FDRE                                         r  system_i/Jaxc_I2S_1/U0/slave/cnt_out_reg[5]/C
                         clock pessimism              0.175    11.671    
                         clock uncertainty           -0.035    11.636    
    SLICE_X28Y38         FDRE (Setup_fdre_C_R)       -0.524    11.112    system_i/Jaxc_I2S_1/U0/slave/cnt_out_reg[5]
  -------------------------------------------------------------------
                         required time                         11.112    
                         arrival time                          -5.082    
  -------------------------------------------------------------------
                         slack                                  6.030    

Slack (MET) :             6.147ns  (required time - arrival time)
  Source:                 system_i/Jaxc_I2S_1/U0/slave/cnt_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by s_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/Jaxc_I2S_1/U0/slave/cnt_out_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by s_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             s_axi_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (s_axi_aclk rise@10.000ns - s_axi_aclk rise@0.000ns)
  Data Path Delay:        3.270ns  (logic 1.002ns (30.645%)  route 2.268ns (69.355%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.497ns = ( 11.497 - 10.000 ) 
    Source Clock Delay      (SCD):    1.671ns
    Clock Pessimism Removal (CPR):    0.150ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_axi_aclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        1.671     1.671    system_i/Jaxc_I2S_1/U0/slave/s_axi_aclk
    SLICE_X28Y38         FDRE                                         r  system_i/Jaxc_I2S_1/U0/slave/cnt_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y38         FDRE (Prop_fdre_C_Q)         0.518     2.189 r  system_i/Jaxc_I2S_1/U0/slave/cnt_out_reg[3]/Q
                         net (fo=7, routed)           1.021     3.210    system_i/Jaxc_I2S_1/U0/slave/cnt_out_reg__0[3]
    SLICE_X28Y39         LUT4 (Prop_lut4_I2_O)        0.153     3.363 f  system_i/Jaxc_I2S_1/U0/slave/int_out_i_3/O
                         net (fo=2, routed)           0.672     4.035    system_i/Jaxc_I2S_1/U0/slave/req_sample/cnt_out_reg[5]
    SLICE_X27Y39         LUT6 (Prop_lut6_I2_O)        0.331     4.366 r  system_i/Jaxc_I2S_1/U0/slave/req_sample/cnt_out[7]_i_1/O
                         net (fo=8, routed)           0.575     4.941    system_i/Jaxc_I2S_1/U0/slave/req_sample_n_1
    SLICE_X28Y39         FDRE                                         r  system_i/Jaxc_I2S_1/U0/slave/cnt_out_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock s_axi_aclk rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        1.497    11.497    system_i/Jaxc_I2S_1/U0/slave/s_axi_aclk
    SLICE_X28Y39         FDRE                                         r  system_i/Jaxc_I2S_1/U0/slave/cnt_out_reg[0]/C
                         clock pessimism              0.150    11.647    
                         clock uncertainty           -0.035    11.612    
    SLICE_X28Y39         FDRE (Setup_fdre_C_R)       -0.524    11.088    system_i/Jaxc_I2S_1/U0/slave/cnt_out_reg[0]
  -------------------------------------------------------------------
                         required time                         11.088    
                         arrival time                          -4.941    
  -------------------------------------------------------------------
                         slack                                  6.147    

Slack (MET) :             6.147ns  (required time - arrival time)
  Source:                 system_i/Jaxc_I2S_1/U0/slave/cnt_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by s_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/Jaxc_I2S_1/U0/slave/cnt_out_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by s_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             s_axi_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (s_axi_aclk rise@10.000ns - s_axi_aclk rise@0.000ns)
  Data Path Delay:        3.270ns  (logic 1.002ns (30.645%)  route 2.268ns (69.355%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.497ns = ( 11.497 - 10.000 ) 
    Source Clock Delay      (SCD):    1.671ns
    Clock Pessimism Removal (CPR):    0.150ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_axi_aclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        1.671     1.671    system_i/Jaxc_I2S_1/U0/slave/s_axi_aclk
    SLICE_X28Y38         FDRE                                         r  system_i/Jaxc_I2S_1/U0/slave/cnt_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y38         FDRE (Prop_fdre_C_Q)         0.518     2.189 r  system_i/Jaxc_I2S_1/U0/slave/cnt_out_reg[3]/Q
                         net (fo=7, routed)           1.021     3.210    system_i/Jaxc_I2S_1/U0/slave/cnt_out_reg__0[3]
    SLICE_X28Y39         LUT4 (Prop_lut4_I2_O)        0.153     3.363 f  system_i/Jaxc_I2S_1/U0/slave/int_out_i_3/O
                         net (fo=2, routed)           0.672     4.035    system_i/Jaxc_I2S_1/U0/slave/req_sample/cnt_out_reg[5]
    SLICE_X27Y39         LUT6 (Prop_lut6_I2_O)        0.331     4.366 r  system_i/Jaxc_I2S_1/U0/slave/req_sample/cnt_out[7]_i_1/O
                         net (fo=8, routed)           0.575     4.941    system_i/Jaxc_I2S_1/U0/slave/req_sample_n_1
    SLICE_X28Y39         FDRE                                         r  system_i/Jaxc_I2S_1/U0/slave/cnt_out_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock s_axi_aclk rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        1.497    11.497    system_i/Jaxc_I2S_1/U0/slave/s_axi_aclk
    SLICE_X28Y39         FDRE                                         r  system_i/Jaxc_I2S_1/U0/slave/cnt_out_reg[6]/C
                         clock pessimism              0.150    11.647    
                         clock uncertainty           -0.035    11.612    
    SLICE_X28Y39         FDRE (Setup_fdre_C_R)       -0.524    11.088    system_i/Jaxc_I2S_1/U0/slave/cnt_out_reg[6]
  -------------------------------------------------------------------
                         required time                         11.088    
                         arrival time                          -4.941    
  -------------------------------------------------------------------
                         slack                                  6.147    

Slack (MET) :             6.147ns  (required time - arrival time)
  Source:                 system_i/Jaxc_I2S_1/U0/slave/cnt_out_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by s_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/Jaxc_I2S_1/U0/slave/cnt_out_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by s_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             s_axi_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (s_axi_aclk rise@10.000ns - s_axi_aclk rise@0.000ns)
  Data Path Delay:        3.270ns  (logic 1.002ns (30.645%)  route 2.268ns (69.355%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.497ns = ( 11.497 - 10.000 ) 
    Source Clock Delay      (SCD):    1.671ns
    Clock Pessimism Removal (CPR):    0.150ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_axi_aclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        1.671     1.671    system_i/Jaxc_I2S_1/U0/slave/s_axi_aclk
    SLICE_X28Y38         FDRE                                         r  system_i/Jaxc_I2S_1/U0/slave/cnt_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y38         FDRE (Prop_fdre_C_Q)         0.518     2.189 r  system_i/Jaxc_I2S_1/U0/slave/cnt_out_reg[3]/Q
                         net (fo=7, routed)           1.021     3.210    system_i/Jaxc_I2S_1/U0/slave/cnt_out_reg__0[3]
    SLICE_X28Y39         LUT4 (Prop_lut4_I2_O)        0.153     3.363 f  system_i/Jaxc_I2S_1/U0/slave/int_out_i_3/O
                         net (fo=2, routed)           0.672     4.035    system_i/Jaxc_I2S_1/U0/slave/req_sample/cnt_out_reg[5]
    SLICE_X27Y39         LUT6 (Prop_lut6_I2_O)        0.331     4.366 r  system_i/Jaxc_I2S_1/U0/slave/req_sample/cnt_out[7]_i_1/O
                         net (fo=8, routed)           0.575     4.941    system_i/Jaxc_I2S_1/U0/slave/req_sample_n_1
    SLICE_X28Y39         FDRE                                         r  system_i/Jaxc_I2S_1/U0/slave/cnt_out_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock s_axi_aclk rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        1.497    11.497    system_i/Jaxc_I2S_1/U0/slave/s_axi_aclk
    SLICE_X28Y39         FDRE                                         r  system_i/Jaxc_I2S_1/U0/slave/cnt_out_reg[7]/C
                         clock pessimism              0.150    11.647    
                         clock uncertainty           -0.035    11.612    
    SLICE_X28Y39         FDRE (Setup_fdre_C_R)       -0.524    11.088    system_i/Jaxc_I2S_1/U0/slave/cnt_out_reg[7]
  -------------------------------------------------------------------
                         required time                         11.088    
                         arrival time                          -4.941    
  -------------------------------------------------------------------
                         slack                                  6.147    

Slack (MET) :             6.290ns  (required time - arrival time)
  Source:                 system_i/Jaxc_I2S_1/U0/slave/RAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_sp.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by s_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/Jaxc_I2S_1/U0/slave/Sample_in_buf_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by s_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             s_axi_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (s_axi_aclk rise@10.000ns - s_axi_aclk rise@0.000ns)
  Data Path Delay:        3.582ns  (logic 2.454ns (68.502%)  route 1.128ns (31.498%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.575ns = ( 11.575 - 10.000 ) 
    Source Clock Delay      (SCD):    1.715ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_axi_aclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        1.715     1.715    system_i/Jaxc_I2S_1/U0/slave/RAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X1Y8          RAMB36E1                                     r  system_i/Jaxc_I2S_1/U0/slave/RAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_sp.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[28])
                                                      2.454     4.169 r  system_i/Jaxc_I2S_1/U0/slave/RAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_sp.ram/DOADO[28]
                         net (fo=1, routed)           1.128     5.298    system_i/Jaxc_I2S_1/U0/slave/doutb[28]
    SLICE_X36Y43         FDRE                                         r  system_i/Jaxc_I2S_1/U0/slave/Sample_in_buf_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_axi_aclk rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        1.575    11.575    system_i/Jaxc_I2S_1/U0/slave/s_axi_aclk
    SLICE_X36Y43         FDRE                                         r  system_i/Jaxc_I2S_1/U0/slave/Sample_in_buf_reg[28]/C
                         clock pessimism              0.115    11.690    
                         clock uncertainty           -0.035    11.655    
    SLICE_X36Y43         FDRE (Setup_fdre_C_D)       -0.067    11.588    system_i/Jaxc_I2S_1/U0/slave/Sample_in_buf_reg[28]
  -------------------------------------------------------------------
                         required time                         11.588    
                         arrival time                          -5.298    
  -------------------------------------------------------------------
                         slack                                  6.290    

Slack (MET) :             6.303ns  (required time - arrival time)
  Source:                 system_i/Jaxc_I2S_1/U0/slave/RAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_sp.ram/CLKARDCLK
                            (rising edge-triggered cell RAMB36E1 clocked by s_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/Jaxc_I2S_1/U0/slave/Sample_in_buf_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by s_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             s_axi_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (s_axi_aclk rise@10.000ns - s_axi_aclk rise@0.000ns)
  Data Path Delay:        3.532ns  (logic 2.454ns (69.479%)  route 1.078ns (30.521%))
  Logic Levels:           0  
  Clock Path Skew:        -0.067ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.499ns = ( 11.499 - 10.000 ) 
    Source Clock Delay      (SCD):    1.715ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_axi_aclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        1.715     1.715    system_i/Jaxc_I2S_1/U0/slave/RAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X1Y8          RAMB36E1                                     r  system_i/Jaxc_I2S_1/U0/slave/RAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_sp.ram/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB36_X1Y8          RAMB36E1 (Prop_ramb36e1_CLKARDCLK_DOADO[3])
                                                      2.454     4.169 r  system_i/Jaxc_I2S_1/U0/slave/RAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_sp.ram/DOADO[3]
                         net (fo=1, routed)           1.078     5.247    system_i/Jaxc_I2S_1/U0/slave/doutb[3]
    SLICE_X26Y46         FDRE                                         r  system_i/Jaxc_I2S_1/U0/slave/Sample_in_buf_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_axi_aclk rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        1.499    11.499    system_i/Jaxc_I2S_1/U0/slave/s_axi_aclk
    SLICE_X26Y46         FDRE                                         r  system_i/Jaxc_I2S_1/U0/slave/Sample_in_buf_reg[3]/C
                         clock pessimism              0.149    11.648    
                         clock uncertainty           -0.035    11.613    
    SLICE_X26Y46         FDRE (Setup_fdre_C_D)       -0.062    11.551    system_i/Jaxc_I2S_1/U0/slave/Sample_in_buf_reg[3]
  -------------------------------------------------------------------
                         required time                         11.551    
                         arrival time                          -5.247    
  -------------------------------------------------------------------
                         slack                                  6.303    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 system_i/Jaxc_I2S_1/U0/slave/slv_reg_in_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by s_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/Jaxc_I2S_1/U0/slave/RAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_sp.ram/DIBDI[12]
                            (rising edge-triggered cell RAMB36E1 clocked by s_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             s_axi_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_axi_aclk rise@0.000ns - s_axi_aclk rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.141ns (41.011%)  route 0.203ns (58.989%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.872ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_axi_aclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        0.559     0.559    system_i/Jaxc_I2S_1/U0/slave/s_axi_aclk
    SLICE_X25Y42         FDRE                                         r  system_i/Jaxc_I2S_1/U0/slave/slv_reg_in_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y42         FDRE (Prop_fdre_C_Q)         0.141     0.700 r  system_i/Jaxc_I2S_1/U0/slave/slv_reg_in_reg[12]/Q
                         net (fo=1, routed)           0.203     0.902    system_i/Jaxc_I2S_1/U0/slave/RAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[12]
    RAMB36_X1Y8          RAMB36E1                                     r  system_i/Jaxc_I2S_1/U0/slave/RAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_sp.ram/DIBDI[12]
  -------------------------------------------------------------------    -------------------

                         (clock s_axi_aclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        0.872     0.872    system_i/Jaxc_I2S_1/U0/slave/RAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y8          RAMB36E1                                     r  system_i/Jaxc_I2S_1/U0/slave/RAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_sp.ram/CLKBWRCLK
                         clock pessimism             -0.233     0.639    
    RAMB36_X1Y8          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[12])
                                                      0.155     0.794    system_i/Jaxc_I2S_1/U0/slave/RAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_sp.ram
  -------------------------------------------------------------------
                         required time                         -0.794    
                         arrival time                           0.902    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 system_i/Jaxc_I2S_1/U0/slave/slv_reg_in_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by s_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/Jaxc_I2S_1/U0/slave/RAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_sp.ram/DIBDI[19]
                            (rising edge-triggered cell RAMB36E1 clocked by s_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             s_axi_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_axi_aclk rise@0.000ns - s_axi_aclk rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.141ns (40.414%)  route 0.208ns (59.586%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.872ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_axi_aclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        0.560     0.560    system_i/Jaxc_I2S_1/U0/slave/s_axi_aclk
    SLICE_X22Y43         FDRE                                         r  system_i/Jaxc_I2S_1/U0/slave/slv_reg_in_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y43         FDRE (Prop_fdre_C_Q)         0.141     0.701 r  system_i/Jaxc_I2S_1/U0/slave/slv_reg_in_reg[19]/Q
                         net (fo=1, routed)           0.208     0.908    system_i/Jaxc_I2S_1/U0/slave/RAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[19]
    RAMB36_X1Y8          RAMB36E1                                     r  system_i/Jaxc_I2S_1/U0/slave/RAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_sp.ram/DIBDI[19]
  -------------------------------------------------------------------    -------------------

                         (clock s_axi_aclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        0.872     0.872    system_i/Jaxc_I2S_1/U0/slave/RAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y8          RAMB36E1                                     r  system_i/Jaxc_I2S_1/U0/slave/RAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_sp.ram/CLKBWRCLK
                         clock pessimism             -0.233     0.639    
    RAMB36_X1Y8          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[19])
                                                      0.155     0.794    system_i/Jaxc_I2S_1/U0/slave/RAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_sp.ram
  -------------------------------------------------------------------
                         required time                         -0.794    
                         arrival time                           0.908    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 system_i/Jaxc_I2S_1/U0/slave/read_addr_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by s_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/Jaxc_I2S_1/U0/slave/RAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_sp.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by s_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             s_axi_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_axi_aclk rise@0.000ns - s_axi_aclk rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.141ns (39.293%)  route 0.218ns (60.707%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.873ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_axi_aclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        0.561     0.561    system_i/Jaxc_I2S_1/U0/slave/s_axi_aclk
    SLICE_X27Y39         FDRE                                         r  system_i/Jaxc_I2S_1/U0/slave/read_addr_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y39         FDRE (Prop_fdre_C_Q)         0.141     0.702 r  system_i/Jaxc_I2S_1/U0/slave/read_addr_reg[2]/Q
                         net (fo=1, routed)           0.218     0.919    system_i/Jaxc_I2S_1/U0/slave/RAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[2]
    RAMB36_X1Y8          RAMB36E1                                     r  system_i/Jaxc_I2S_1/U0/slave/RAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_sp.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock s_axi_aclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        0.873     0.873    system_i/Jaxc_I2S_1/U0/slave/RAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X1Y8          RAMB36E1                                     r  system_i/Jaxc_I2S_1/U0/slave/RAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_sp.ram/CLKARDCLK
                         clock pessimism             -0.252     0.621    
    RAMB36_X1Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     0.804    system_i/Jaxc_I2S_1/U0/slave/RAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_sp.ram
  -------------------------------------------------------------------
                         required time                         -0.804    
                         arrival time                           0.919    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.129ns  (arrival time - required time)
  Source:                 system_i/Jaxc_I2S_1/U0/slave/slv_reg_in_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by s_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/Jaxc_I2S_1/U0/slave/RAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_sp.ram/DIBDI[22]
                            (rising edge-triggered cell RAMB36E1 clocked by s_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             s_axi_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_axi_aclk rise@0.000ns - s_axi_aclk rise@0.000ns)
  Data Path Delay:        0.365ns  (logic 0.164ns (44.949%)  route 0.201ns (55.051%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.872ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_axi_aclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        0.559     0.559    system_i/Jaxc_I2S_1/U0/slave/s_axi_aclk
    SLICE_X24Y41         FDRE                                         r  system_i/Jaxc_I2S_1/U0/slave/slv_reg_in_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y41         FDRE (Prop_fdre_C_Q)         0.164     0.723 r  system_i/Jaxc_I2S_1/U0/slave/slv_reg_in_reg[22]/Q
                         net (fo=1, routed)           0.201     0.923    system_i/Jaxc_I2S_1/U0/slave/RAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[22]
    RAMB36_X1Y8          RAMB36E1                                     r  system_i/Jaxc_I2S_1/U0/slave/RAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_sp.ram/DIBDI[22]
  -------------------------------------------------------------------    -------------------

                         (clock s_axi_aclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        0.872     0.872    system_i/Jaxc_I2S_1/U0/slave/RAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y8          RAMB36E1                                     r  system_i/Jaxc_I2S_1/U0/slave/RAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_sp.ram/CLKBWRCLK
                         clock pessimism             -0.233     0.639    
    RAMB36_X1Y8          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[22])
                                                      0.155     0.794    system_i/Jaxc_I2S_1/U0/slave/RAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_sp.ram
  -------------------------------------------------------------------
                         required time                         -0.794    
                         arrival time                           0.923    
  -------------------------------------------------------------------
                         slack                                  0.129    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 system_i/Jaxc_I2S_1/U0/slave/new_sample_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by s_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/Jaxc_I2S_1/U0/slave/req_read_reg/D
                            (rising edge-triggered cell FDRE clocked by s_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             s_axi_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_axi_aclk rise@0.000ns - s_axi_aclk rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.189ns (65.806%)  route 0.098ns (34.194%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.826ns
    Source Clock Delay      (SCD):    0.558ns
    Clock Pessimism Removal (CPR):    0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_axi_aclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        0.558     0.558    system_i/Jaxc_I2S_1/U0/slave/s_axi_aclk
    SLICE_X25Y39         FDRE                                         r  system_i/Jaxc_I2S_1/U0/slave/new_sample_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y39         FDRE (Prop_fdre_C_Q)         0.141     0.699 f  system_i/Jaxc_I2S_1/U0/slave/new_sample_reg[0]/Q
                         net (fo=3, routed)           0.098     0.797    system_i/Jaxc_I2S_1/U0/slave/req_sample/new_sample[0]
    SLICE_X24Y39         LUT5 (Prop_lut5_I1_O)        0.048     0.845 r  system_i/Jaxc_I2S_1/U0/slave/req_sample/req_read_i_1/O
                         net (fo=1, routed)           0.000     0.845    system_i/Jaxc_I2S_1/U0/slave/req_sample_n_4
    SLICE_X24Y39         FDRE                                         r  system_i/Jaxc_I2S_1/U0/slave/req_read_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock s_axi_aclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        0.826     0.826    system_i/Jaxc_I2S_1/U0/slave/s_axi_aclk
    SLICE_X24Y39         FDRE                                         r  system_i/Jaxc_I2S_1/U0/slave/req_read_reg/C
                         clock pessimism             -0.255     0.571    
    SLICE_X24Y39         FDRE (Hold_fdre_C_D)         0.133     0.704    system_i/Jaxc_I2S_1/U0/slave/req_read_reg
  -------------------------------------------------------------------
                         required time                         -0.704    
                         arrival time                           0.845    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 system_i/Jaxc_I2S_1/U0/slave/Sample_in_buf_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by s_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/Jaxc_I2S_1/U0/slave/new_input_sample/clk_a_buffer_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by s_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             s_axi_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_axi_aclk rise@0.000ns - s_axi_aclk rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.674%)  route 0.117ns (45.326%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.830ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_axi_aclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        0.562     0.562    system_i/Jaxc_I2S_1/U0/slave/s_axi_aclk
    SLICE_X27Y41         FDRE                                         r  system_i/Jaxc_I2S_1/U0/slave/Sample_in_buf_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y41         FDRE (Prop_fdre_C_Q)         0.141     0.703 r  system_i/Jaxc_I2S_1/U0/slave/Sample_in_buf_reg[10]/Q
                         net (fo=1, routed)           0.117     0.819    system_i/Jaxc_I2S_1/U0/slave/new_input_sample/Sample_in_buf_reg[63][10]
    SLICE_X28Y41         FDCE                                         r  system_i/Jaxc_I2S_1/U0/slave/new_input_sample/clk_a_buffer_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_axi_aclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        0.830     0.830    system_i/Jaxc_I2S_1/U0/slave/new_input_sample/s_axi_aclk
    SLICE_X28Y41         FDCE                                         r  system_i/Jaxc_I2S_1/U0/slave/new_input_sample/clk_a_buffer_reg[10]/C
                         clock pessimism             -0.233     0.597    
    SLICE_X28Y41         FDCE (Hold_fdce_C_D)         0.075     0.672    system_i/Jaxc_I2S_1/U0/slave/new_input_sample/clk_a_buffer_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.672    
                         arrival time                           0.819    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 system_i/Jaxc_I2S_1/U0/slave/read_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by s_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/Jaxc_I2S_1/U0/slave/RAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_sp.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by s_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             s_axi_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_axi_aclk rise@0.000ns - s_axi_aclk rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.141ns (35.794%)  route 0.253ns (64.206%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.873ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_axi_aclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        0.561     0.561    system_i/Jaxc_I2S_1/U0/slave/s_axi_aclk
    SLICE_X27Y39         FDRE                                         r  system_i/Jaxc_I2S_1/U0/slave/read_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y39         FDRE (Prop_fdre_C_Q)         0.141     0.702 r  system_i/Jaxc_I2S_1/U0/slave/read_addr_reg[1]/Q
                         net (fo=1, routed)           0.253     0.955    system_i/Jaxc_I2S_1/U0/slave/RAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[1]
    RAMB36_X1Y8          RAMB36E1                                     r  system_i/Jaxc_I2S_1/U0/slave/RAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_sp.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock s_axi_aclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        0.873     0.873    system_i/Jaxc_I2S_1/U0/slave/RAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X1Y8          RAMB36E1                                     r  system_i/Jaxc_I2S_1/U0/slave/RAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_sp.ram/CLKARDCLK
                         clock pessimism             -0.252     0.621    
    RAMB36_X1Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     0.804    system_i/Jaxc_I2S_1/U0/slave/RAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_sp.ram
  -------------------------------------------------------------------
                         required time                         -0.804    
                         arrival time                           0.955    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 system_i/Jaxc_I2S_1/U0/slave/slv_reg_in_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by s_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/Jaxc_I2S_1/U0/slave/RAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_sp.ram/DIBDI[2]
                            (rising edge-triggered cell RAMB36E1 clocked by s_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             s_axi_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_axi_aclk rise@0.000ns - s_axi_aclk rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.141ns (36.345%)  route 0.247ns (63.655%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.872ns
    Source Clock Delay      (SCD):    0.559ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_axi_aclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        0.559     0.559    system_i/Jaxc_I2S_1/U0/slave/s_axi_aclk
    SLICE_X23Y41         FDRE                                         r  system_i/Jaxc_I2S_1/U0/slave/slv_reg_in_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y41         FDRE (Prop_fdre_C_Q)         0.141     0.700 r  system_i/Jaxc_I2S_1/U0/slave/slv_reg_in_reg[2]/Q
                         net (fo=1, routed)           0.247     0.947    system_i/Jaxc_I2S_1/U0/slave/RAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[2]
    RAMB36_X1Y8          RAMB36E1                                     r  system_i/Jaxc_I2S_1/U0/slave/RAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_sp.ram/DIBDI[2]
  -------------------------------------------------------------------    -------------------

                         (clock s_axi_aclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        0.872     0.872    system_i/Jaxc_I2S_1/U0/slave/RAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y8          RAMB36E1                                     r  system_i/Jaxc_I2S_1/U0/slave/RAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_sp.ram/CLKBWRCLK
                         clock pessimism             -0.233     0.639    
    RAMB36_X1Y8          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[2])
                                                      0.155     0.794    system_i/Jaxc_I2S_1/U0/slave/RAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_sp.ram
  -------------------------------------------------------------------
                         required time                         -0.794    
                         arrival time                           0.947    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 system_i/Jaxc_I2S_1/U0/slave/slv_reg_in_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by s_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/Jaxc_I2S_1/U0/slave/RAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_sp.ram/DIBDI[3]
                            (rising edge-triggered cell RAMB36E1 clocked by s_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             s_axi_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_axi_aclk rise@0.000ns - s_axi_aclk rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.128ns (37.929%)  route 0.209ns (62.071%))
  Logic Levels:           0  
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.872ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_axi_aclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        0.560     0.560    system_i/Jaxc_I2S_1/U0/slave/s_axi_aclk
    SLICE_X22Y43         FDRE                                         r  system_i/Jaxc_I2S_1/U0/slave/slv_reg_in_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y43         FDRE (Prop_fdre_C_Q)         0.128     0.688 r  system_i/Jaxc_I2S_1/U0/slave/slv_reg_in_reg[3]/Q
                         net (fo=1, routed)           0.209     0.897    system_i/Jaxc_I2S_1/U0/slave/RAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/dina[3]
    RAMB36_X1Y8          RAMB36E1                                     r  system_i/Jaxc_I2S_1/U0/slave/RAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_sp.ram/DIBDI[3]
  -------------------------------------------------------------------    -------------------

                         (clock s_axi_aclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        0.872     0.872    system_i/Jaxc_I2S_1/U0/slave/RAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB36_X1Y8          RAMB36E1                                     r  system_i/Jaxc_I2S_1/U0/slave/RAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_sp.ram/CLKBWRCLK
                         clock pessimism             -0.233     0.639    
    RAMB36_X1Y8          RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIBDI[3])
                                                      0.102     0.741    system_i/Jaxc_I2S_1/U0/slave/RAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_sp.ram
  -------------------------------------------------------------------
                         required time                         -0.741    
                         arrival time                           0.897    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.157ns  (arrival time - required time)
  Source:                 system_i/Jaxc_I2S_1/U0/slave/read_addr_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by s_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/Jaxc_I2S_1/U0/slave/RAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_sp.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by s_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             s_axi_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_axi_aclk rise@0.000ns - s_axi_aclk rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.128ns (36.817%)  route 0.220ns (63.183%))
  Logic Levels:           0  
  Clock Path Skew:        0.060ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.873ns
    Source Clock Delay      (SCD):    0.561ns
    Clock Pessimism Removal (CPR):    0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_axi_aclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        0.561     0.561    system_i/Jaxc_I2S_1/U0/slave/s_axi_aclk
    SLICE_X27Y39         FDRE                                         r  system_i/Jaxc_I2S_1/U0/slave/read_addr_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y39         FDRE (Prop_fdre_C_Q)         0.128     0.689 r  system_i/Jaxc_I2S_1/U0/slave/read_addr_reg[7]/Q
                         net (fo=1, routed)           0.220     0.908    system_i/Jaxc_I2S_1/U0/slave/RAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addrb[7]
    RAMB36_X1Y8          RAMB36E1                                     r  system_i/Jaxc_I2S_1/U0/slave/RAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_sp.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock s_axi_aclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        0.873     0.873    system_i/Jaxc_I2S_1/U0/slave/RAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clkb
    RAMB36_X1Y8          RAMB36E1                                     r  system_i/Jaxc_I2S_1/U0/slave/RAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_sp.ram/CLKARDCLK
                         clock pessimism             -0.252     0.621    
    RAMB36_X1Y8          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.130     0.751    system_i/Jaxc_I2S_1/U0/slave/RAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_sp.ram
  -------------------------------------------------------------------
                         required time                         -0.751    
                         arrival time                           0.908    
  -------------------------------------------------------------------
                         slack                                  0.157    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         s_axi_aclk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { system_i/Jaxc_I2S_1/U0/s_axi_aclk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location      Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y8   system_i/Jaxc_I2S_1/U0/slave/RAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_sp.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.944         10.000      7.056      RAMB36_X1Y8   system_i/Jaxc_I2S_1/U0/slave/RAM/U0/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_sp.ram/CLKBWRCLK
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X21Y44  system_i/Jaxc_I2S_1/U0/slave/FSM_onehot_crnt_reg[write_state][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X21Y44  system_i/Jaxc_I2S_1/U0/slave/FSM_onehot_crnt_reg[write_state][1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X21Y44  system_i/Jaxc_I2S_1/U0/slave/FSM_onehot_crnt_reg[write_state][2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X19Y44  system_i/Jaxc_I2S_1/U0/slave/S_AXI_out_reg[S_AXI_AWREADY]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X20Y43  system_i/Jaxc_I2S_1/U0/slave/S_AXI_out_reg[S_AXI_BVALID]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X17Y45  system_i/Jaxc_I2S_1/U0/slave/S_AXI_out_reg[S_AXI_WREADY]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X27Y40  system_i/Jaxc_I2S_1/U0/slave/Sample_in_buf_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X27Y41  system_i/Jaxc_I2S_1/U0/slave/Sample_in_buf_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X21Y44  system_i/Jaxc_I2S_1/U0/slave/FSM_onehot_crnt_reg[write_state][0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X21Y44  system_i/Jaxc_I2S_1/U0/slave/FSM_onehot_crnt_reg[write_state][1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X21Y44  system_i/Jaxc_I2S_1/U0/slave/FSM_onehot_crnt_reg[write_state][2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X19Y44  system_i/Jaxc_I2S_1/U0/slave/S_AXI_out_reg[S_AXI_AWREADY]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X19Y44  system_i/Jaxc_I2S_1/U0/slave/S_AXI_out_reg[S_AXI_AWREADY]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X20Y43  system_i/Jaxc_I2S_1/U0/slave/S_AXI_out_reg[S_AXI_BVALID]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X17Y45  system_i/Jaxc_I2S_1/U0/slave/S_AXI_out_reg[S_AXI_WREADY]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X17Y45  system_i/Jaxc_I2S_1/U0/slave/S_AXI_out_reg[S_AXI_WREADY]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X27Y40  system_i/Jaxc_I2S_1/U0/slave/Sample_in_buf_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X27Y41  system_i/Jaxc_I2S_1/U0/slave/Sample_in_buf_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X27Y40  system_i/Jaxc_I2S_1/U0/slave/Sample_in_buf_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X27Y40  system_i/Jaxc_I2S_1/U0/slave/Sample_in_buf_reg[18]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X27Y40  system_i/Jaxc_I2S_1/U0/slave/Sample_in_buf_reg[22]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X27Y40  system_i/Jaxc_I2S_1/U0/slave/Sample_in_buf_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X26Y40  system_i/Jaxc_I2S_1/U0/slave/Sample_in_buf_reg[50]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X26Y40  system_i/Jaxc_I2S_1/U0/slave/Sample_in_buf_reg[52]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X26Y40  system_i/Jaxc_I2S_1/U0/slave/Sample_in_buf_reg[56]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X26Y40  system_i/Jaxc_I2S_1/U0/slave/Sample_in_buf_reg[58]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X26Y40  system_i/Jaxc_I2S_1/U0/slave/Sample_in_buf_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X26Y40  system_i/Jaxc_I2S_1/U0/slave/Sample_in_buf_reg[8]/C



---------------------------------------------------------------------------------------------------
From Clock:  s_axi_aclk
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        8.564ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.099ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.564ns  (required time - arrival time)
  Source:                 system_i/Jaxc_I2S_1/U0/slave/S_AXI_out_reg[S_AXI_BVALID]/C
                            (rising edge-triggered cell FDRE clocked by s_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/b_pipe/m_valid_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - s_axi_aclk rise@0.000ns)
  Data Path Delay:        2.445ns  (logic 0.642ns (26.261%)  route 1.803ns (73.739%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 12.693 - 10.000 ) 
    Source Clock Delay      (SCD):    1.673ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_axi_aclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        1.673     1.673    system_i/Jaxc_I2S_1/U0/slave/s_axi_aclk
    SLICE_X20Y43         FDRE                                         r  system_i/Jaxc_I2S_1/U0/slave/S_AXI_out_reg[S_AXI_BVALID]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y43         FDRE (Prop_fdre_C_Q)         0.518     2.191 r  system_i/Jaxc_I2S_1/U0/slave/S_AXI_out_reg[S_AXI_BVALID]/Q
                         net (fo=2, routed)           1.803     3.994    system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/b_pipe/m_axi_bvalid
    SLICE_X18Y43         LUT4 (Prop_lut4_I3_O)        0.124     4.118 r  system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/b_pipe/m_valid_i_i_1__1/O
                         net (fo=1, routed)           0.000     4.118    system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/b_pipe/m_valid_i_i_1__1_n_0
    SLICE_X18Y43         FDRE                                         r  system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/b_pipe/m_valid_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        1.500    12.692    system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/b_pipe/aclk
    SLICE_X18Y43         FDRE                                         r  system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/b_pipe/m_valid_i_reg/C
                         clock pessimism              0.115    12.807    
                         clock uncertainty           -0.154    12.653    
    SLICE_X18Y43         FDRE (Setup_fdre_C_D)        0.029    12.682    system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/b_pipe/m_valid_i_reg
  -------------------------------------------------------------------
                         required time                         12.682    
                         arrival time                          -4.118    
  -------------------------------------------------------------------
                         slack                                  8.564    

Slack (MET) :             8.598ns  (required time - arrival time)
  Source:                 system_i/Jaxc_I2S_1/U0/slave/S_AXI_out_reg[S_AXI_AWREADY]/C
                            (rising edge-triggered cell FDRE clocked by s_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/aw_pipe/m_valid_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - s_axi_aclk rise@0.000ns)
  Data Path Delay:        2.444ns  (logic 0.580ns (23.731%)  route 1.864ns (76.269%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 12.693 - 10.000 ) 
    Source Clock Delay      (SCD):    1.674ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_axi_aclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        1.674     1.674    system_i/Jaxc_I2S_1/U0/slave/s_axi_aclk
    SLICE_X19Y44         FDRE                                         r  system_i/Jaxc_I2S_1/U0/slave/S_AXI_out_reg[S_AXI_AWREADY]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y44         FDRE (Prop_fdre_C_Q)         0.456     2.130 f  system_i/Jaxc_I2S_1/U0/slave/S_AXI_out_reg[S_AXI_AWREADY]/Q
                         net (fo=2, routed)           1.864     3.994    system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/aw_pipe/m_axi_awready
    SLICE_X17Y44         LUT4 (Prop_lut4_I1_O)        0.124     4.118 r  system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/aw_pipe/m_valid_i_i_1/O
                         net (fo=1, routed)           0.000     4.118    system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/aw_pipe/m_valid_i_i_1_n_0
    SLICE_X17Y44         FDRE                                         r  system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/aw_pipe/m_valid_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        1.500    12.692    system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/aw_pipe/aclk
    SLICE_X17Y44         FDRE                                         r  system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/aw_pipe/m_valid_i_reg/C
                         clock pessimism              0.149    12.841    
                         clock uncertainty           -0.154    12.687    
    SLICE_X17Y44         FDRE (Setup_fdre_C_D)        0.029    12.716    system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/aw_pipe/m_valid_i_reg
  -------------------------------------------------------------------
                         required time                         12.716    
                         arrival time                          -4.118    
  -------------------------------------------------------------------
                         slack                                  8.598    

Slack (MET) :             8.629ns  (required time - arrival time)
  Source:                 system_i/Jaxc_I2S_1/U0/slave/S_AXI_out_reg[S_AXI_WREADY]/C
                            (rising edge-triggered cell FDRE clocked by s_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/w_pipe/s_ready_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - s_axi_aclk rise@0.000ns)
  Data Path Delay:        2.416ns  (logic 0.580ns (24.011%)  route 1.836ns (75.989%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 12.693 - 10.000 ) 
    Source Clock Delay      (SCD):    1.674ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_axi_aclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        1.674     1.674    system_i/Jaxc_I2S_1/U0/slave/s_axi_aclk
    SLICE_X17Y45         FDRE                                         r  system_i/Jaxc_I2S_1/U0/slave/S_AXI_out_reg[S_AXI_WREADY]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y45         FDRE (Prop_fdre_C_Q)         0.456     2.130 r  system_i/Jaxc_I2S_1/U0/slave/S_AXI_out_reg[S_AXI_WREADY]/Q
                         net (fo=2, routed)           1.836     3.966    system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/w_pipe/m_axi_wready
    SLICE_X17Y44         LUT5 (Prop_lut5_I2_O)        0.124     4.090 r  system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/w_pipe/s_ready_i_i_1__0/O
                         net (fo=1, routed)           0.000     4.090    system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/w_pipe/s_ready_i_i_1__0_n_0
    SLICE_X17Y44         FDRE                                         r  system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/w_pipe/s_ready_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        1.500    12.692    system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/w_pipe/aclk
    SLICE_X17Y44         FDRE                                         r  system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/w_pipe/s_ready_i_reg/C
                         clock pessimism              0.149    12.841    
                         clock uncertainty           -0.154    12.687    
    SLICE_X17Y44         FDRE (Setup_fdre_C_D)        0.032    12.719    system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/w_pipe/s_ready_i_reg
  -------------------------------------------------------------------
                         required time                         12.719    
                         arrival time                          -4.090    
  -------------------------------------------------------------------
                         slack                                  8.629    

Slack (MET) :             8.638ns  (required time - arrival time)
  Source:                 system_i/Jaxc_I2S_1/U0/slave/S_AXI_out_reg[S_AXI_BVALID]/C
                            (rising edge-triggered cell FDRE clocked by s_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/b_pipe/s_ready_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - s_axi_aclk rise@0.000ns)
  Data Path Delay:        2.373ns  (logic 0.642ns (27.058%)  route 1.731ns (72.942%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.134ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 12.693 - 10.000 ) 
    Source Clock Delay      (SCD):    1.673ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_axi_aclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        1.673     1.673    system_i/Jaxc_I2S_1/U0/slave/s_axi_aclk
    SLICE_X20Y43         FDRE                                         r  system_i/Jaxc_I2S_1/U0/slave/S_AXI_out_reg[S_AXI_BVALID]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y43         FDRE (Prop_fdre_C_Q)         0.518     2.191 f  system_i/Jaxc_I2S_1/U0/slave/S_AXI_out_reg[S_AXI_BVALID]/Q
                         net (fo=2, routed)           1.731     3.922    system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/b_pipe/m_axi_bvalid
    SLICE_X18Y43         LUT5 (Prop_lut5_I4_O)        0.124     4.046 r  system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/b_pipe/s_ready_i_i_1__1/O
                         net (fo=1, routed)           0.000     4.046    system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/b_pipe/s_ready_i_i_1__1_n_0
    SLICE_X18Y43         FDRE                                         r  system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/b_pipe/s_ready_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        1.500    12.692    system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/b_pipe/aclk
    SLICE_X18Y43         FDRE                                         r  system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/b_pipe/s_ready_i_reg/C
                         clock pessimism              0.115    12.807    
                         clock uncertainty           -0.154    12.653    
    SLICE_X18Y43         FDRE (Setup_fdre_C_D)        0.031    12.684    system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/b_pipe/s_ready_i_reg
  -------------------------------------------------------------------
                         required time                         12.684    
                         arrival time                          -4.046    
  -------------------------------------------------------------------
                         slack                                  8.638    

Slack (MET) :             8.711ns  (required time - arrival time)
  Source:                 system_i/Jaxc_I2S_1/U0/slave/S_AXI_out_reg[S_AXI_AWREADY]/C
                            (rising edge-triggered cell FDRE clocked by s_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/aw_pipe/s_ready_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - s_axi_aclk rise@0.000ns)
  Data Path Delay:        2.333ns  (logic 0.580ns (24.866%)  route 1.753ns (75.134%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 12.693 - 10.000 ) 
    Source Clock Delay      (SCD):    1.674ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_axi_aclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        1.674     1.674    system_i/Jaxc_I2S_1/U0/slave/s_axi_aclk
    SLICE_X19Y44         FDRE                                         r  system_i/Jaxc_I2S_1/U0/slave/S_AXI_out_reg[S_AXI_AWREADY]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y44         FDRE (Prop_fdre_C_Q)         0.456     2.130 r  system_i/Jaxc_I2S_1/U0/slave/S_AXI_out_reg[S_AXI_AWREADY]/Q
                         net (fo=2, routed)           1.753     3.883    system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/aw_pipe/m_axi_awready
    SLICE_X17Y44         LUT5 (Prop_lut5_I2_O)        0.124     4.007 r  system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/aw_pipe/s_ready_i_i_1/O
                         net (fo=1, routed)           0.000     4.007    system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/aw_pipe/s_ready_i_i_1_n_0
    SLICE_X17Y44         FDRE                                         r  system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/aw_pipe/s_ready_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        1.500    12.692    system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/aw_pipe/aclk
    SLICE_X17Y44         FDRE                                         r  system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/aw_pipe/s_ready_i_reg/C
                         clock pessimism              0.149    12.841    
                         clock uncertainty           -0.154    12.687    
    SLICE_X17Y44         FDRE (Setup_fdre_C_D)        0.031    12.718    system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/aw_pipe/s_ready_i_reg
  -------------------------------------------------------------------
                         required time                         12.718    
                         arrival time                          -4.007    
  -------------------------------------------------------------------
                         slack                                  8.711    

Slack (MET) :             8.860ns  (required time - arrival time)
  Source:                 system_i/Jaxc_I2S_1/U0/slave/S_AXI_out_reg[S_AXI_WREADY]/C
                            (rising edge-triggered cell FDRE clocked by s_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/w_pipe/m_valid_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - s_axi_aclk rise@0.000ns)
  Data Path Delay:        2.184ns  (logic 0.580ns (26.562%)  route 1.604ns (73.438%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.167ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.693ns = ( 12.693 - 10.000 ) 
    Source Clock Delay      (SCD):    1.674ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_axi_aclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        1.674     1.674    system_i/Jaxc_I2S_1/U0/slave/s_axi_aclk
    SLICE_X17Y45         FDRE                                         r  system_i/Jaxc_I2S_1/U0/slave/S_AXI_out_reg[S_AXI_WREADY]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y45         FDRE (Prop_fdre_C_Q)         0.456     2.130 f  system_i/Jaxc_I2S_1/U0/slave/S_AXI_out_reg[S_AXI_WREADY]/Q
                         net (fo=2, routed)           1.604     3.734    system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/w_pipe/m_axi_wready
    SLICE_X17Y44         LUT4 (Prop_lut4_I1_O)        0.124     3.858 r  system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/w_pipe/m_valid_i_i_1__0/O
                         net (fo=1, routed)           0.000     3.858    system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/w_pipe/m_valid_i_i_1__0_n_0
    SLICE_X17Y44         FDRE                                         r  system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/w_pipe/m_valid_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.101    11.101    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    11.192 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        1.500    12.692    system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/w_pipe/aclk
    SLICE_X17Y44         FDRE                                         r  system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/w_pipe/m_valid_i_reg/C
                         clock pessimism              0.149    12.841    
                         clock uncertainty           -0.154    12.687    
    SLICE_X17Y44         FDRE (Setup_fdre_C_D)        0.031    12.718    system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/w_pipe/m_valid_i_reg
  -------------------------------------------------------------------
                         required time                         12.718    
                         arrival time                          -3.858    
  -------------------------------------------------------------------
                         slack                                  8.860    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 system_i/Jaxc_I2S_1/U0/slave/S_AXI_out_reg[S_AXI_WREADY]/C
                            (rising edge-triggered cell FDRE clocked by s_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/w_pipe/m_valid_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - s_axi_aclk rise@0.000ns)
  Data Path Delay:        1.857ns  (logic 0.467ns (25.154%)  route 1.390ns (74.846%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        1.333ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.982ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_axi_aclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        1.500     1.500    system_i/Jaxc_I2S_1/U0/slave/s_axi_aclk
    SLICE_X17Y45         FDRE                                         r  system_i/Jaxc_I2S_1/U0/slave/S_AXI_out_reg[S_AXI_WREADY]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y45         FDRE (Prop_fdre_C_Q)         0.367     1.867 f  system_i/Jaxc_I2S_1/U0/slave/S_AXI_out_reg[S_AXI_WREADY]/Q
                         net (fo=2, routed)           1.390     3.257    system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/w_pipe/m_axi_wready
    SLICE_X17Y44         LUT4 (Prop_lut4_I1_O)        0.100     3.357 r  system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/w_pipe/m_valid_i_i_1__0/O
                         net (fo=1, routed)           0.000     3.357    system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/w_pipe/m_valid_i_i_1__0_n_0
    SLICE_X17Y44         FDRE                                         r  system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/w_pipe/m_valid_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        1.674     2.982    system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/w_pipe/aclk
    SLICE_X17Y44         FDRE                                         r  system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/w_pipe/m_valid_i_reg/C
                         clock pessimism             -0.149     2.833    
                         clock uncertainty            0.154     2.988    
    SLICE_X17Y44         FDRE (Hold_fdre_C_D)         0.270     3.258    system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/w_pipe/m_valid_i_reg
  -------------------------------------------------------------------
                         required time                         -3.258    
                         arrival time                           3.357    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 system_i/Jaxc_I2S_1/U0/slave/S_AXI_out_reg[S_AXI_AWREADY]/C
                            (rising edge-triggered cell FDRE clocked by s_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/aw_pipe/s_ready_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - s_axi_aclk rise@0.000ns)
  Data Path Delay:        1.921ns  (logic 0.467ns (24.316%)  route 1.454ns (75.684%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.333ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.982ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_axi_aclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        1.500     1.500    system_i/Jaxc_I2S_1/U0/slave/s_axi_aclk
    SLICE_X19Y44         FDRE                                         r  system_i/Jaxc_I2S_1/U0/slave/S_AXI_out_reg[S_AXI_AWREADY]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y44         FDRE (Prop_fdre_C_Q)         0.367     1.867 r  system_i/Jaxc_I2S_1/U0/slave/S_AXI_out_reg[S_AXI_AWREADY]/Q
                         net (fo=2, routed)           1.454     3.321    system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/aw_pipe/m_axi_awready
    SLICE_X17Y44         LUT5 (Prop_lut5_I2_O)        0.100     3.421 r  system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/aw_pipe/s_ready_i_i_1/O
                         net (fo=1, routed)           0.000     3.421    system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/aw_pipe/s_ready_i_i_1_n_0
    SLICE_X17Y44         FDRE                                         r  system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/aw_pipe/s_ready_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        1.674     2.982    system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/aw_pipe/aclk
    SLICE_X17Y44         FDRE                                         r  system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/aw_pipe/s_ready_i_reg/C
                         clock pessimism             -0.149     2.833    
                         clock uncertainty            0.154     2.988    
    SLICE_X17Y44         FDRE (Hold_fdre_C_D)         0.270     3.258    system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/aw_pipe/s_ready_i_reg
  -------------------------------------------------------------------
                         required time                         -3.258    
                         arrival time                           3.421    
  -------------------------------------------------------------------
                         slack                                  0.163    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 system_i/Jaxc_I2S_1/U0/slave/S_AXI_out_reg[S_AXI_BVALID]/C
                            (rising edge-triggered cell FDRE clocked by s_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/b_pipe/s_ready_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - s_axi_aclk rise@0.000ns)
  Data Path Delay:        1.969ns  (logic 0.518ns (26.312%)  route 1.451ns (73.688%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.368ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.982ns
    Source Clock Delay      (SCD):    1.499ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_axi_aclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        1.499     1.499    system_i/Jaxc_I2S_1/U0/slave/s_axi_aclk
    SLICE_X20Y43         FDRE                                         r  system_i/Jaxc_I2S_1/U0/slave/S_AXI_out_reg[S_AXI_BVALID]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y43         FDRE (Prop_fdre_C_Q)         0.418     1.917 f  system_i/Jaxc_I2S_1/U0/slave/S_AXI_out_reg[S_AXI_BVALID]/Q
                         net (fo=2, routed)           1.451     3.368    system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/b_pipe/m_axi_bvalid
    SLICE_X18Y43         LUT5 (Prop_lut5_I4_O)        0.100     3.468 r  system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/b_pipe/s_ready_i_i_1__1/O
                         net (fo=1, routed)           0.000     3.468    system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/b_pipe/s_ready_i_i_1__1_n_0
    SLICE_X18Y43         FDRE                                         r  system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/b_pipe/s_ready_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        1.674     2.982    system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/b_pipe/aclk
    SLICE_X18Y43         FDRE                                         r  system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/b_pipe/s_ready_i_reg/C
                         clock pessimism             -0.115     2.867    
                         clock uncertainty            0.154     3.022    
    SLICE_X18Y43         FDRE (Hold_fdre_C_D)         0.270     3.292    system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/b_pipe/s_ready_i_reg
  -------------------------------------------------------------------
                         required time                         -3.292    
                         arrival time                           3.468    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 system_i/Jaxc_I2S_1/U0/slave/S_AXI_out_reg[S_AXI_AWREADY]/C
                            (rising edge-triggered cell FDRE clocked by s_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/aw_pipe/m_valid_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - s_axi_aclk rise@0.000ns)
  Data Path Delay:        0.856ns  (logic 0.186ns (21.726%)  route 0.670ns (78.274%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.386ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.563ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_axi_aclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        0.563     0.563    system_i/Jaxc_I2S_1/U0/slave/s_axi_aclk
    SLICE_X19Y44         FDRE                                         r  system_i/Jaxc_I2S_1/U0/slave/S_AXI_out_reg[S_AXI_AWREADY]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y44         FDRE (Prop_fdre_C_Q)         0.141     0.704 f  system_i/Jaxc_I2S_1/U0/slave/S_AXI_out_reg[S_AXI_AWREADY]/Q
                         net (fo=2, routed)           0.670     1.374    system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/aw_pipe/m_axi_awready
    SLICE_X17Y44         LUT4 (Prop_lut4_I1_O)        0.045     1.419 r  system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/aw_pipe/m_valid_i_i_1/O
                         net (fo=1, routed)           0.000     1.419    system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/aw_pipe/m_valid_i_i_1_n_0
    SLICE_X17Y44         FDRE                                         r  system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/aw_pipe/m_valid_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        0.831     1.201    system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/aw_pipe/aclk
    SLICE_X17Y44         FDRE                                         r  system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/aw_pipe/m_valid_i_reg/C
                         clock pessimism             -0.252     0.949    
                         clock uncertainty            0.154     1.103    
    SLICE_X17Y44         FDRE (Hold_fdre_C_D)         0.091     1.194    system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/aw_pipe/m_valid_i_reg
  -------------------------------------------------------------------
                         required time                         -1.194    
                         arrival time                           1.419    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 system_i/Jaxc_I2S_1/U0/slave/S_AXI_out_reg[S_AXI_BVALID]/C
                            (rising edge-triggered cell FDRE clocked by s_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/b_pipe/m_valid_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - s_axi_aclk rise@0.000ns)
  Data Path Delay:        0.889ns  (logic 0.209ns (23.517%)  route 0.680ns (76.483%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.408ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.201ns
    Source Clock Delay      (SCD):    0.560ns
    Clock Pessimism Removal (CPR):    0.233ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_axi_aclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        0.560     0.560    system_i/Jaxc_I2S_1/U0/slave/s_axi_aclk
    SLICE_X20Y43         FDRE                                         r  system_i/Jaxc_I2S_1/U0/slave/S_AXI_out_reg[S_AXI_BVALID]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y43         FDRE (Prop_fdre_C_Q)         0.164     0.724 r  system_i/Jaxc_I2S_1/U0/slave/S_AXI_out_reg[S_AXI_BVALID]/Q
                         net (fo=2, routed)           0.680     1.403    system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/b_pipe/m_axi_bvalid
    SLICE_X18Y43         LUT4 (Prop_lut4_I3_O)        0.045     1.448 r  system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/b_pipe/m_valid_i_i_1__1/O
                         net (fo=1, routed)           0.000     1.448    system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/b_pipe/m_valid_i_i_1__1_n_0
    SLICE_X18Y43         FDRE                                         r  system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/b_pipe/m_valid_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.341     0.341    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.370 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        0.831     1.201    system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/b_pipe/aclk
    SLICE_X18Y43         FDRE                                         r  system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/b_pipe/m_valid_i_reg/C
                         clock pessimism             -0.233     0.968    
                         clock uncertainty            0.154     1.122    
    SLICE_X18Y43         FDRE (Hold_fdre_C_D)         0.091     1.213    system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/b_pipe/m_valid_i_reg
  -------------------------------------------------------------------
                         required time                         -1.213    
                         arrival time                           1.448    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.285ns  (arrival time - required time)
  Source:                 system_i/Jaxc_I2S_1/U0/slave/S_AXI_out_reg[S_AXI_WREADY]/C
                            (rising edge-triggered cell FDRE clocked by s_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/w_pipe/s_ready_i_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - s_axi_aclk rise@0.000ns)
  Data Path Delay:        2.044ns  (logic 0.467ns (22.852%)  route 1.577ns (77.148%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        1.333ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.982ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.149ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock s_axi_aclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        1.500     1.500    system_i/Jaxc_I2S_1/U0/slave/s_axi_aclk
    SLICE_X17Y45         FDRE                                         r  system_i/Jaxc_I2S_1/U0/slave/S_AXI_out_reg[S_AXI_WREADY]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y45         FDRE (Prop_fdre_C_Q)         0.367     1.867 r  system_i/Jaxc_I2S_1/U0/slave/S_AXI_out_reg[S_AXI_WREADY]/Q
                         net (fo=2, routed)           1.577     3.444    system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/w_pipe/m_axi_wready
    SLICE_X17Y44         LUT5 (Prop_lut5_I2_O)        0.100     3.544 r  system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/w_pipe/s_ready_i_i_1__0/O
                         net (fo=1, routed)           0.000     3.544    system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/w_pipe/s_ready_i_i_1__0_n_0
    SLICE_X17Y44         FDRE                                         r  system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/w_pipe/s_ready_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        1.674     2.982    system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/w_pipe/aclk
    SLICE_X17Y44         FDRE                                         r  system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/w_pipe/s_ready_i_reg/C
                         clock pessimism             -0.149     2.833    
                         clock uncertainty            0.154     2.988    
    SLICE_X17Y44         FDRE (Hold_fdre_C_D)         0.271     3.259    system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/w_pipe/s_ready_i_reg
  -------------------------------------------------------------------
                         required time                         -3.259    
                         arrival time                           3.544    
  -------------------------------------------------------------------
                         slack                                  0.285    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  s_axi_aclk

Setup :            0  Failing Endpoints,  Worst Slack        5.669ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.335ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.669ns  (required time - arrival time)
  Source:                 system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/aw_pipe/m_valid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/Jaxc_I2S_1/U0/slave/FSM_onehot_crnt_reg[write_state][0]/CE
                            (rising edge-triggered cell FDRE clocked by s_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             s_axi_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (s_axi_aclk rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.604ns  (logic 0.704ns (27.035%)  route 1.900ns (72.965%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -1.368ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.499ns = ( 11.499 - 10.000 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        1.674     2.982    system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/aw_pipe/aclk
    SLICE_X17Y44         FDRE                                         r  system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/aw_pipe/m_valid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y44         FDRE (Prop_fdre_C_Q)         0.456     3.438 r  system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/aw_pipe/m_valid_i_reg/Q
                         net (fo=7, routed)           0.600     4.038    system_i/Jaxc_I2S_1/U0/slave/s_axi_awvalid
    SLICE_X20Y44         LUT3 (Prop_lut3_I2_O)        0.124     4.162 r  system_i/Jaxc_I2S_1/U0/slave/FSM_onehot_crnt[write_state][3]_i_4/O
                         net (fo=1, routed)           0.656     4.818    system_i/Jaxc_I2S_1/U0/slave/FSM_onehot_crnt[write_state][3]_i_4_n_0
    SLICE_X21Y44         LUT6 (Prop_lut6_I2_O)        0.124     4.942 r  system_i/Jaxc_I2S_1/U0/slave/FSM_onehot_crnt[write_state][3]_i_1/O
                         net (fo=3, routed)           0.644     5.586    system_i/Jaxc_I2S_1/U0/slave/FSM_onehot_crnt[write_state][3]_i_1_n_0
    SLICE_X21Y44         FDRE                                         r  system_i/Jaxc_I2S_1/U0/slave/FSM_onehot_crnt_reg[write_state][0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock s_axi_aclk rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        1.499    11.499    system_i/Jaxc_I2S_1/U0/slave/s_axi_aclk
    SLICE_X21Y44         FDRE                                         r  system_i/Jaxc_I2S_1/U0/slave/FSM_onehot_crnt_reg[write_state][0]/C
                         clock pessimism              0.115    11.614    
                         clock uncertainty           -0.154    11.460    
    SLICE_X21Y44         FDRE (Setup_fdre_C_CE)      -0.205    11.255    system_i/Jaxc_I2S_1/U0/slave/FSM_onehot_crnt_reg[write_state][0]
  -------------------------------------------------------------------
                         required time                         11.255    
                         arrival time                          -5.586    
  -------------------------------------------------------------------
                         slack                                  5.669    

Slack (MET) :             5.669ns  (required time - arrival time)
  Source:                 system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/aw_pipe/m_valid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/Jaxc_I2S_1/U0/slave/FSM_onehot_crnt_reg[write_state][1]/CE
                            (rising edge-triggered cell FDRE clocked by s_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             s_axi_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (s_axi_aclk rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.604ns  (logic 0.704ns (27.035%)  route 1.900ns (72.965%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -1.368ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.499ns = ( 11.499 - 10.000 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        1.674     2.982    system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/aw_pipe/aclk
    SLICE_X17Y44         FDRE                                         r  system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/aw_pipe/m_valid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y44         FDRE (Prop_fdre_C_Q)         0.456     3.438 r  system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/aw_pipe/m_valid_i_reg/Q
                         net (fo=7, routed)           0.600     4.038    system_i/Jaxc_I2S_1/U0/slave/s_axi_awvalid
    SLICE_X20Y44         LUT3 (Prop_lut3_I2_O)        0.124     4.162 r  system_i/Jaxc_I2S_1/U0/slave/FSM_onehot_crnt[write_state][3]_i_4/O
                         net (fo=1, routed)           0.656     4.818    system_i/Jaxc_I2S_1/U0/slave/FSM_onehot_crnt[write_state][3]_i_4_n_0
    SLICE_X21Y44         LUT6 (Prop_lut6_I2_O)        0.124     4.942 r  system_i/Jaxc_I2S_1/U0/slave/FSM_onehot_crnt[write_state][3]_i_1/O
                         net (fo=3, routed)           0.644     5.586    system_i/Jaxc_I2S_1/U0/slave/FSM_onehot_crnt[write_state][3]_i_1_n_0
    SLICE_X21Y44         FDRE                                         r  system_i/Jaxc_I2S_1/U0/slave/FSM_onehot_crnt_reg[write_state][1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock s_axi_aclk rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        1.499    11.499    system_i/Jaxc_I2S_1/U0/slave/s_axi_aclk
    SLICE_X21Y44         FDRE                                         r  system_i/Jaxc_I2S_1/U0/slave/FSM_onehot_crnt_reg[write_state][1]/C
                         clock pessimism              0.115    11.614    
                         clock uncertainty           -0.154    11.460    
    SLICE_X21Y44         FDRE (Setup_fdre_C_CE)      -0.205    11.255    system_i/Jaxc_I2S_1/U0/slave/FSM_onehot_crnt_reg[write_state][1]
  -------------------------------------------------------------------
                         required time                         11.255    
                         arrival time                          -5.586    
  -------------------------------------------------------------------
                         slack                                  5.669    

Slack (MET) :             5.669ns  (required time - arrival time)
  Source:                 system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/aw_pipe/m_valid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/Jaxc_I2S_1/U0/slave/FSM_onehot_crnt_reg[write_state][2]/CE
                            (rising edge-triggered cell FDRE clocked by s_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             s_axi_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (s_axi_aclk rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.604ns  (logic 0.704ns (27.035%)  route 1.900ns (72.965%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -1.368ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.499ns = ( 11.499 - 10.000 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.115ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        1.674     2.982    system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/aw_pipe/aclk
    SLICE_X17Y44         FDRE                                         r  system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/aw_pipe/m_valid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y44         FDRE (Prop_fdre_C_Q)         0.456     3.438 r  system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/aw_pipe/m_valid_i_reg/Q
                         net (fo=7, routed)           0.600     4.038    system_i/Jaxc_I2S_1/U0/slave/s_axi_awvalid
    SLICE_X20Y44         LUT3 (Prop_lut3_I2_O)        0.124     4.162 r  system_i/Jaxc_I2S_1/U0/slave/FSM_onehot_crnt[write_state][3]_i_4/O
                         net (fo=1, routed)           0.656     4.818    system_i/Jaxc_I2S_1/U0/slave/FSM_onehot_crnt[write_state][3]_i_4_n_0
    SLICE_X21Y44         LUT6 (Prop_lut6_I2_O)        0.124     4.942 r  system_i/Jaxc_I2S_1/U0/slave/FSM_onehot_crnt[write_state][3]_i_1/O
                         net (fo=3, routed)           0.644     5.586    system_i/Jaxc_I2S_1/U0/slave/FSM_onehot_crnt[write_state][3]_i_1_n_0
    SLICE_X21Y44         FDRE                                         r  system_i/Jaxc_I2S_1/U0/slave/FSM_onehot_crnt_reg[write_state][2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock s_axi_aclk rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        1.499    11.499    system_i/Jaxc_I2S_1/U0/slave/s_axi_aclk
    SLICE_X21Y44         FDRE                                         r  system_i/Jaxc_I2S_1/U0/slave/FSM_onehot_crnt_reg[write_state][2]/C
                         clock pessimism              0.115    11.614    
                         clock uncertainty           -0.154    11.460    
    SLICE_X21Y44         FDRE (Setup_fdre_C_CE)      -0.205    11.255    system_i/Jaxc_I2S_1/U0/slave/FSM_onehot_crnt_reg[write_state][2]
  -------------------------------------------------------------------
                         required time                         11.255    
                         arrival time                          -5.586    
  -------------------------------------------------------------------
                         slack                                  5.669    

Slack (MET) :             5.761ns  (required time - arrival time)
  Source:                 system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/aw_pipe/m_valid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/Jaxc_I2S_1/U0/slave/loc_addr_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by s_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             s_axi_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (s_axi_aclk rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.442ns  (logic 0.580ns (23.754%)  route 1.862ns (76.246%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.475ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.493ns = ( 11.493 - 10.000 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        1.674     2.982    system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/aw_pipe/aclk
    SLICE_X17Y44         FDRE                                         r  system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/aw_pipe/m_valid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y44         FDRE (Prop_fdre_C_Q)         0.456     3.438 r  system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/aw_pipe/m_valid_i_reg/Q
                         net (fo=7, routed)           1.058     4.496    system_i/Jaxc_I2S_1/U0/slave/s_axi_awvalid
    SLICE_X22Y42         LUT2 (Prop_lut2_I0_O)        0.124     4.620 r  system_i/Jaxc_I2S_1/U0/slave/loc_addr[8]_i_1/O
                         net (fo=9, routed)           0.804     5.424    system_i/Jaxc_I2S_1/U0/slave/loc_addr0
    SLICE_X24Y40         FDRE                                         r  system_i/Jaxc_I2S_1/U0/slave/loc_addr_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock s_axi_aclk rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        1.493    11.493    system_i/Jaxc_I2S_1/U0/slave/s_axi_aclk
    SLICE_X24Y40         FDRE                                         r  system_i/Jaxc_I2S_1/U0/slave/loc_addr_reg[0]/C
                         clock pessimism              0.014    11.507    
                         clock uncertainty           -0.154    11.353    
    SLICE_X24Y40         FDRE (Setup_fdre_C_CE)      -0.169    11.184    system_i/Jaxc_I2S_1/U0/slave/loc_addr_reg[0]
  -------------------------------------------------------------------
                         required time                         11.184    
                         arrival time                          -5.424    
  -------------------------------------------------------------------
                         slack                                  5.761    

Slack (MET) :             5.761ns  (required time - arrival time)
  Source:                 system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/aw_pipe/m_valid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/Jaxc_I2S_1/U0/slave/loc_addr_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by s_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             s_axi_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (s_axi_aclk rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.442ns  (logic 0.580ns (23.754%)  route 1.862ns (76.246%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.475ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.493ns = ( 11.493 - 10.000 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        1.674     2.982    system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/aw_pipe/aclk
    SLICE_X17Y44         FDRE                                         r  system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/aw_pipe/m_valid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y44         FDRE (Prop_fdre_C_Q)         0.456     3.438 r  system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/aw_pipe/m_valid_i_reg/Q
                         net (fo=7, routed)           1.058     4.496    system_i/Jaxc_I2S_1/U0/slave/s_axi_awvalid
    SLICE_X22Y42         LUT2 (Prop_lut2_I0_O)        0.124     4.620 r  system_i/Jaxc_I2S_1/U0/slave/loc_addr[8]_i_1/O
                         net (fo=9, routed)           0.804     5.424    system_i/Jaxc_I2S_1/U0/slave/loc_addr0
    SLICE_X24Y40         FDRE                                         r  system_i/Jaxc_I2S_1/U0/slave/loc_addr_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock s_axi_aclk rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        1.493    11.493    system_i/Jaxc_I2S_1/U0/slave/s_axi_aclk
    SLICE_X24Y40         FDRE                                         r  system_i/Jaxc_I2S_1/U0/slave/loc_addr_reg[1]/C
                         clock pessimism              0.014    11.507    
                         clock uncertainty           -0.154    11.353    
    SLICE_X24Y40         FDRE (Setup_fdre_C_CE)      -0.169    11.184    system_i/Jaxc_I2S_1/U0/slave/loc_addr_reg[1]
  -------------------------------------------------------------------
                         required time                         11.184    
                         arrival time                          -5.424    
  -------------------------------------------------------------------
                         slack                                  5.761    

Slack (MET) :             5.761ns  (required time - arrival time)
  Source:                 system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/aw_pipe/m_valid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/Jaxc_I2S_1/U0/slave/loc_addr_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by s_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             s_axi_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (s_axi_aclk rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.442ns  (logic 0.580ns (23.754%)  route 1.862ns (76.246%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.475ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.493ns = ( 11.493 - 10.000 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        1.674     2.982    system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/aw_pipe/aclk
    SLICE_X17Y44         FDRE                                         r  system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/aw_pipe/m_valid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y44         FDRE (Prop_fdre_C_Q)         0.456     3.438 r  system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/aw_pipe/m_valid_i_reg/Q
                         net (fo=7, routed)           1.058     4.496    system_i/Jaxc_I2S_1/U0/slave/s_axi_awvalid
    SLICE_X22Y42         LUT2 (Prop_lut2_I0_O)        0.124     4.620 r  system_i/Jaxc_I2S_1/U0/slave/loc_addr[8]_i_1/O
                         net (fo=9, routed)           0.804     5.424    system_i/Jaxc_I2S_1/U0/slave/loc_addr0
    SLICE_X24Y40         FDRE                                         r  system_i/Jaxc_I2S_1/U0/slave/loc_addr_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock s_axi_aclk rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        1.493    11.493    system_i/Jaxc_I2S_1/U0/slave/s_axi_aclk
    SLICE_X24Y40         FDRE                                         r  system_i/Jaxc_I2S_1/U0/slave/loc_addr_reg[2]/C
                         clock pessimism              0.014    11.507    
                         clock uncertainty           -0.154    11.353    
    SLICE_X24Y40         FDRE (Setup_fdre_C_CE)      -0.169    11.184    system_i/Jaxc_I2S_1/U0/slave/loc_addr_reg[2]
  -------------------------------------------------------------------
                         required time                         11.184    
                         arrival time                          -5.424    
  -------------------------------------------------------------------
                         slack                                  5.761    

Slack (MET) :             5.761ns  (required time - arrival time)
  Source:                 system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/aw_pipe/m_valid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/Jaxc_I2S_1/U0/slave/loc_addr_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by s_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             s_axi_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (s_axi_aclk rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.442ns  (logic 0.580ns (23.754%)  route 1.862ns (76.246%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.475ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.493ns = ( 11.493 - 10.000 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        1.674     2.982    system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/aw_pipe/aclk
    SLICE_X17Y44         FDRE                                         r  system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/aw_pipe/m_valid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y44         FDRE (Prop_fdre_C_Q)         0.456     3.438 r  system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/aw_pipe/m_valid_i_reg/Q
                         net (fo=7, routed)           1.058     4.496    system_i/Jaxc_I2S_1/U0/slave/s_axi_awvalid
    SLICE_X22Y42         LUT2 (Prop_lut2_I0_O)        0.124     4.620 r  system_i/Jaxc_I2S_1/U0/slave/loc_addr[8]_i_1/O
                         net (fo=9, routed)           0.804     5.424    system_i/Jaxc_I2S_1/U0/slave/loc_addr0
    SLICE_X24Y40         FDRE                                         r  system_i/Jaxc_I2S_1/U0/slave/loc_addr_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock s_axi_aclk rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        1.493    11.493    system_i/Jaxc_I2S_1/U0/slave/s_axi_aclk
    SLICE_X24Y40         FDRE                                         r  system_i/Jaxc_I2S_1/U0/slave/loc_addr_reg[3]/C
                         clock pessimism              0.014    11.507    
                         clock uncertainty           -0.154    11.353    
    SLICE_X24Y40         FDRE (Setup_fdre_C_CE)      -0.169    11.184    system_i/Jaxc_I2S_1/U0/slave/loc_addr_reg[3]
  -------------------------------------------------------------------
                         required time                         11.184    
                         arrival time                          -5.424    
  -------------------------------------------------------------------
                         slack                                  5.761    

Slack (MET) :             5.761ns  (required time - arrival time)
  Source:                 system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/aw_pipe/m_valid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/Jaxc_I2S_1/U0/slave/loc_addr_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by s_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             s_axi_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (s_axi_aclk rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.442ns  (logic 0.580ns (23.754%)  route 1.862ns (76.246%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.475ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.493ns = ( 11.493 - 10.000 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        1.674     2.982    system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/aw_pipe/aclk
    SLICE_X17Y44         FDRE                                         r  system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/aw_pipe/m_valid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y44         FDRE (Prop_fdre_C_Q)         0.456     3.438 r  system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/aw_pipe/m_valid_i_reg/Q
                         net (fo=7, routed)           1.058     4.496    system_i/Jaxc_I2S_1/U0/slave/s_axi_awvalid
    SLICE_X22Y42         LUT2 (Prop_lut2_I0_O)        0.124     4.620 r  system_i/Jaxc_I2S_1/U0/slave/loc_addr[8]_i_1/O
                         net (fo=9, routed)           0.804     5.424    system_i/Jaxc_I2S_1/U0/slave/loc_addr0
    SLICE_X24Y40         FDRE                                         r  system_i/Jaxc_I2S_1/U0/slave/loc_addr_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock s_axi_aclk rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        1.493    11.493    system_i/Jaxc_I2S_1/U0/slave/s_axi_aclk
    SLICE_X24Y40         FDRE                                         r  system_i/Jaxc_I2S_1/U0/slave/loc_addr_reg[5]/C
                         clock pessimism              0.014    11.507    
                         clock uncertainty           -0.154    11.353    
    SLICE_X24Y40         FDRE (Setup_fdre_C_CE)      -0.169    11.184    system_i/Jaxc_I2S_1/U0/slave/loc_addr_reg[5]
  -------------------------------------------------------------------
                         required time                         11.184    
                         arrival time                          -5.424    
  -------------------------------------------------------------------
                         slack                                  5.761    

Slack (MET) :             5.761ns  (required time - arrival time)
  Source:                 system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/aw_pipe/m_valid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/Jaxc_I2S_1/U0/slave/loc_addr_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by s_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             s_axi_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (s_axi_aclk rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.442ns  (logic 0.580ns (23.754%)  route 1.862ns (76.246%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.475ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.493ns = ( 11.493 - 10.000 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        1.674     2.982    system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/aw_pipe/aclk
    SLICE_X17Y44         FDRE                                         r  system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/aw_pipe/m_valid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y44         FDRE (Prop_fdre_C_Q)         0.456     3.438 r  system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/aw_pipe/m_valid_i_reg/Q
                         net (fo=7, routed)           1.058     4.496    system_i/Jaxc_I2S_1/U0/slave/s_axi_awvalid
    SLICE_X22Y42         LUT2 (Prop_lut2_I0_O)        0.124     4.620 r  system_i/Jaxc_I2S_1/U0/slave/loc_addr[8]_i_1/O
                         net (fo=9, routed)           0.804     5.424    system_i/Jaxc_I2S_1/U0/slave/loc_addr0
    SLICE_X24Y40         FDRE                                         r  system_i/Jaxc_I2S_1/U0/slave/loc_addr_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock s_axi_aclk rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        1.493    11.493    system_i/Jaxc_I2S_1/U0/slave/s_axi_aclk
    SLICE_X24Y40         FDRE                                         r  system_i/Jaxc_I2S_1/U0/slave/loc_addr_reg[6]/C
                         clock pessimism              0.014    11.507    
                         clock uncertainty           -0.154    11.353    
    SLICE_X24Y40         FDRE (Setup_fdre_C_CE)      -0.169    11.184    system_i/Jaxc_I2S_1/U0/slave/loc_addr_reg[6]
  -------------------------------------------------------------------
                         required time                         11.184    
                         arrival time                          -5.424    
  -------------------------------------------------------------------
                         slack                                  5.761    

Slack (MET) :             5.761ns  (required time - arrival time)
  Source:                 system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/aw_pipe/m_valid_i_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/Jaxc_I2S_1/U0/slave/loc_addr_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by s_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             s_axi_aclk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (s_axi_aclk rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.442ns  (logic 0.580ns (23.754%)  route 1.862ns (76.246%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -1.475ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.493ns = ( 11.493 - 10.000 ) 
    Source Clock Delay      (SCD):    2.982ns
    Clock Pessimism Removal (CPR):    0.014ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.207     1.207    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.101     1.308 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        1.674     2.982    system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/aw_pipe/aclk
    SLICE_X17Y44         FDRE                                         r  system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/aw_pipe/m_valid_i_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y44         FDRE (Prop_fdre_C_Q)         0.456     3.438 r  system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/aw_pipe/m_valid_i_reg/Q
                         net (fo=7, routed)           1.058     4.496    system_i/Jaxc_I2S_1/U0/slave/s_axi_awvalid
    SLICE_X22Y42         LUT2 (Prop_lut2_I0_O)        0.124     4.620 r  system_i/Jaxc_I2S_1/U0/slave/loc_addr[8]_i_1/O
                         net (fo=9, routed)           0.804     5.424    system_i/Jaxc_I2S_1/U0/slave/loc_addr0
    SLICE_X24Y40         FDRE                                         r  system_i/Jaxc_I2S_1/U0/slave/loc_addr_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock s_axi_aclk rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    10.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        1.493    11.493    system_i/Jaxc_I2S_1/U0/slave/s_axi_aclk
    SLICE_X24Y40         FDRE                                         r  system_i/Jaxc_I2S_1/U0/slave/loc_addr_reg[7]/C
                         clock pessimism              0.014    11.507    
                         clock uncertainty           -0.154    11.353    
    SLICE_X24Y40         FDRE (Setup_fdre_C_CE)      -0.169    11.184    system_i/Jaxc_I2S_1/U0/slave/loc_addr_reg[7]
  -------------------------------------------------------------------
                         required time                         11.184    
                         arrival time                          -5.424    
  -------------------------------------------------------------------
                         slack                                  5.761    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.335ns  (arrival time - required time)
  Source:                 system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/aw_pipe/m_payload_i_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/Jaxc_I2S_1/U0/slave/loc_addr_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by s_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             s_axi_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_axi_aclk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.141ns (58.708%)  route 0.099ns (41.292%))
  Logic Levels:           0  
  Clock Path Skew:        -0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        0.559     0.900    system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/aw_pipe/aclk
    SLICE_X23Y40         FDRE                                         r  system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/aw_pipe/m_payload_i_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y40         FDRE (Prop_fdre_C_Q)         0.141     1.041 r  system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/aw_pipe/m_payload_i_reg[4]/Q
                         net (fo=1, routed)           0.099     1.140    system_i/Jaxc_I2S_1/U0/slave/s_axi_awaddr[2]
    SLICE_X24Y40         FDRE                                         r  system_i/Jaxc_I2S_1/U0/slave/loc_addr_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_axi_aclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        0.827     0.827    system_i/Jaxc_I2S_1/U0/slave/s_axi_aclk
    SLICE_X24Y40         FDRE                                         r  system_i/Jaxc_I2S_1/U0/slave/loc_addr_reg[2]/C
                         clock pessimism             -0.252     0.575    
                         clock uncertainty            0.154     0.729    
    SLICE_X24Y40         FDRE (Hold_fdre_C_D)         0.076     0.805    system_i/Jaxc_I2S_1/U0/slave/loc_addr_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.805    
                         arrival time                           1.140    
  -------------------------------------------------------------------
                         slack                                  0.335    

Slack (MET) :             0.343ns  (arrival time - required time)
  Source:                 system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/w_pipe/m_payload_i_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/Jaxc_I2S_1/U0/slave/slv_reg_in_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by s_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             s_axi_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_axi_aclk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.141ns (58.263%)  route 0.101ns (41.737%))
  Logic Levels:           0  
  Clock Path Skew:        -0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        0.559     0.900    system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/w_pipe/aclk
    SLICE_X23Y42         FDRE                                         r  system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/w_pipe/m_payload_i_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y42         FDRE (Prop_fdre_C_Q)         0.141     1.041 r  system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/w_pipe/m_payload_i_reg[23]/Q
                         net (fo=1, routed)           0.101     1.142    system_i/Jaxc_I2S_1/U0/slave/s_axi_wdata[23]
    SLICE_X25Y42         FDRE                                         r  system_i/Jaxc_I2S_1/U0/slave/slv_reg_in_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_axi_aclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        0.827     0.827    system_i/Jaxc_I2S_1/U0/slave/s_axi_aclk
    SLICE_X25Y42         FDRE                                         r  system_i/Jaxc_I2S_1/U0/slave/slv_reg_in_reg[23]/C
                         clock pessimism             -0.252     0.575    
                         clock uncertainty            0.154     0.729    
    SLICE_X25Y42         FDRE (Hold_fdre_C_D)         0.070     0.799    system_i/Jaxc_I2S_1/U0/slave/slv_reg_in_reg[23]
  -------------------------------------------------------------------
                         required time                         -0.799    
                         arrival time                           1.142    
  -------------------------------------------------------------------
                         slack                                  0.343    

Slack (MET) :             0.352ns  (arrival time - required time)
  Source:                 system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/w_pipe/m_payload_i_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/Jaxc_I2S_1/U0/slave/slv_reg_in_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by s_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             s_axi_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_axi_aclk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        -0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        0.559     0.900    system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/w_pipe/aclk
    SLICE_X23Y42         FDRE                                         r  system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/w_pipe/m_payload_i_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y42         FDRE (Prop_fdre_C_Q)         0.141     1.041 r  system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/w_pipe/m_payload_i_reg[10]/Q
                         net (fo=1, routed)           0.110     1.151    system_i/Jaxc_I2S_1/U0/slave/s_axi_wdata[10]
    SLICE_X23Y41         FDRE                                         r  system_i/Jaxc_I2S_1/U0/slave/slv_reg_in_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_axi_aclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        0.827     0.827    system_i/Jaxc_I2S_1/U0/slave/s_axi_aclk
    SLICE_X23Y41         FDRE                                         r  system_i/Jaxc_I2S_1/U0/slave/slv_reg_in_reg[10]/C
                         clock pessimism             -0.252     0.575    
                         clock uncertainty            0.154     0.729    
    SLICE_X23Y41         FDRE (Hold_fdre_C_D)         0.070     0.799    system_i/Jaxc_I2S_1/U0/slave/slv_reg_in_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.799    
                         arrival time                           1.151    
  -------------------------------------------------------------------
                         slack                                  0.352    

Slack (MET) :             0.356ns  (arrival time - required time)
  Source:                 system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/w_pipe/m_payload_i_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/Jaxc_I2S_1/U0/slave/slv_reg_in_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by s_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             s_axi_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_axi_aclk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.895%)  route 0.116ns (45.105%))
  Logic Levels:           0  
  Clock Path Skew:        -0.328ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        0.560     0.900    system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/w_pipe/aclk
    SLICE_X22Y44         FDRE                                         r  system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/w_pipe/m_payload_i_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y44         FDRE (Prop_fdre_C_Q)         0.141     1.041 r  system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/w_pipe/m_payload_i_reg[21]/Q
                         net (fo=1, routed)           0.116     1.157    system_i/Jaxc_I2S_1/U0/slave/s_axi_wdata[21]
    SLICE_X23Y44         FDRE                                         r  system_i/Jaxc_I2S_1/U0/slave/slv_reg_in_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_axi_aclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        0.828     0.828    system_i/Jaxc_I2S_1/U0/slave/s_axi_aclk
    SLICE_X23Y44         FDRE                                         r  system_i/Jaxc_I2S_1/U0/slave/slv_reg_in_reg[21]/C
                         clock pessimism             -0.255     0.573    
                         clock uncertainty            0.154     0.727    
    SLICE_X23Y44         FDRE (Hold_fdre_C_D)         0.075     0.802    system_i/Jaxc_I2S_1/U0/slave/slv_reg_in_reg[21]
  -------------------------------------------------------------------
                         required time                         -0.802    
                         arrival time                           1.157    
  -------------------------------------------------------------------
                         slack                                  0.356    

Slack (MET) :             0.361ns  (arrival time - required time)
  Source:                 system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/w_pipe/m_payload_i_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/Jaxc_I2S_1/U0/slave/slv_reg_in_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by s_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             s_axi_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_axi_aclk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.237ns  (logic 0.141ns (59.450%)  route 0.096ns (40.550%))
  Logic Levels:           0  
  Clock Path Skew:        -0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        0.559     0.900    system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/w_pipe/aclk
    SLICE_X23Y42         FDRE                                         r  system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/w_pipe/m_payload_i_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y42         FDRE (Prop_fdre_C_Q)         0.141     1.041 r  system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/w_pipe/m_payload_i_reg[20]/Q
                         net (fo=1, routed)           0.096     1.137    system_i/Jaxc_I2S_1/U0/slave/s_axi_wdata[20]
    SLICE_X25Y42         FDRE                                         r  system_i/Jaxc_I2S_1/U0/slave/slv_reg_in_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_axi_aclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        0.827     0.827    system_i/Jaxc_I2S_1/U0/slave/s_axi_aclk
    SLICE_X25Y42         FDRE                                         r  system_i/Jaxc_I2S_1/U0/slave/slv_reg_in_reg[20]/C
                         clock pessimism             -0.252     0.575    
                         clock uncertainty            0.154     0.729    
    SLICE_X25Y42         FDRE (Hold_fdre_C_D)         0.047     0.776    system_i/Jaxc_I2S_1/U0/slave/slv_reg_in_reg[20]
  -------------------------------------------------------------------
                         required time                         -0.776    
                         arrival time                           1.137    
  -------------------------------------------------------------------
                         slack                                  0.361    

Slack (MET) :             0.362ns  (arrival time - required time)
  Source:                 system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/aw_pipe/m_payload_i_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/Jaxc_I2S_1/U0/slave/loc_addr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by s_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             s_axi_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_axi_aclk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.141ns (53.727%)  route 0.121ns (46.273%))
  Logic Levels:           0  
  Clock Path Skew:        -0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.899ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        0.558     0.898    system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/aw_pipe/aclk
    SLICE_X22Y39         FDRE                                         r  system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/aw_pipe/m_payload_i_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y39         FDRE (Prop_fdre_C_Q)         0.141     1.039 r  system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/aw_pipe/m_payload_i_reg[6]/Q
                         net (fo=1, routed)           0.121     1.161    system_i/Jaxc_I2S_1/U0/slave/s_axi_awaddr[4]
    SLICE_X22Y40         FDRE                                         r  system_i/Jaxc_I2S_1/U0/slave/loc_addr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_axi_aclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        0.827     0.827    system_i/Jaxc_I2S_1/U0/slave/s_axi_aclk
    SLICE_X22Y40         FDRE                                         r  system_i/Jaxc_I2S_1/U0/slave/loc_addr_reg[4]/C
                         clock pessimism             -0.252     0.575    
                         clock uncertainty            0.154     0.729    
    SLICE_X22Y40         FDRE (Hold_fdre_C_D)         0.070     0.799    system_i/Jaxc_I2S_1/U0/slave/loc_addr_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.799    
                         arrival time                           1.161    
  -------------------------------------------------------------------
                         slack                                  0.362    

Slack (MET) :             0.369ns  (arrival time - required time)
  Source:                 system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/w_pipe/m_payload_i_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/Jaxc_I2S_1/U0/slave/slv_reg_in_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by s_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             s_axi_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_axi_aclk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.141ns (57.511%)  route 0.104ns (42.489%))
  Logic Levels:           0  
  Clock Path Skew:        -0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        0.560     0.900    system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/w_pipe/aclk
    SLICE_X23Y45         FDRE                                         r  system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/w_pipe/m_payload_i_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y45         FDRE (Prop_fdre_C_Q)         0.141     1.041 r  system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/w_pipe/m_payload_i_reg[13]/Q
                         net (fo=1, routed)           0.104     1.146    system_i/Jaxc_I2S_1/U0/slave/s_axi_wdata[13]
    SLICE_X23Y44         FDRE                                         r  system_i/Jaxc_I2S_1/U0/slave/slv_reg_in_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_axi_aclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        0.828     0.828    system_i/Jaxc_I2S_1/U0/slave/s_axi_aclk
    SLICE_X23Y44         FDRE                                         r  system_i/Jaxc_I2S_1/U0/slave/slv_reg_in_reg[13]/C
                         clock pessimism             -0.252     0.576    
                         clock uncertainty            0.154     0.730    
    SLICE_X23Y44         FDRE (Hold_fdre_C_D)         0.047     0.777    system_i/Jaxc_I2S_1/U0/slave/slv_reg_in_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.777    
                         arrival time                           1.146    
  -------------------------------------------------------------------
                         slack                                  0.369    

Slack (MET) :             0.386ns  (arrival time - required time)
  Source:                 system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/w_pipe/m_payload_i_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/Jaxc_I2S_1/U0/slave/slv_reg_in_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by s_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             s_axi_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_axi_aclk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.234ns  (logic 0.128ns (54.791%)  route 0.106ns (45.209%))
  Logic Levels:           0  
  Clock Path Skew:        -0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        0.559     0.900    system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/w_pipe/aclk
    SLICE_X23Y42         FDRE                                         r  system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/w_pipe/m_payload_i_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y42         FDRE (Prop_fdre_C_Q)         0.128     1.028 r  system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/w_pipe/m_payload_i_reg[30]/Q
                         net (fo=1, routed)           0.106     1.133    system_i/Jaxc_I2S_1/U0/slave/s_axi_wdata[30]
    SLICE_X25Y42         FDRE                                         r  system_i/Jaxc_I2S_1/U0/slave/slv_reg_in_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_axi_aclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        0.827     0.827    system_i/Jaxc_I2S_1/U0/slave/s_axi_aclk
    SLICE_X25Y42         FDRE                                         r  system_i/Jaxc_I2S_1/U0/slave/slv_reg_in_reg[30]/C
                         clock pessimism             -0.252     0.575    
                         clock uncertainty            0.154     0.729    
    SLICE_X25Y42         FDRE (Hold_fdre_C_D)         0.018     0.747    system_i/Jaxc_I2S_1/U0/slave/slv_reg_in_reg[30]
  -------------------------------------------------------------------
                         required time                         -0.747    
                         arrival time                           1.133    
  -------------------------------------------------------------------
                         slack                                  0.386    

Slack (MET) :             0.388ns  (arrival time - required time)
  Source:                 system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/aw_pipe/m_payload_i_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/Jaxc_I2S_1/U0/slave/loc_addr_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by s_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             s_axi_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_axi_aclk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.293ns  (logic 0.141ns (48.073%)  route 0.152ns (51.927%))
  Logic Levels:           0  
  Clock Path Skew:        -0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.827ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        0.559     0.900    system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/aw_pipe/aclk
    SLICE_X23Y40         FDRE                                         r  system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/aw_pipe/m_payload_i_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y40         FDRE (Prop_fdre_C_Q)         0.141     1.041 r  system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/aw_pipe/m_payload_i_reg[3]/Q
                         net (fo=1, routed)           0.152     1.193    system_i/Jaxc_I2S_1/U0/slave/s_axi_awaddr[1]
    SLICE_X24Y40         FDRE                                         r  system_i/Jaxc_I2S_1/U0/slave/loc_addr_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_axi_aclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        0.827     0.827    system_i/Jaxc_I2S_1/U0/slave/s_axi_aclk
    SLICE_X24Y40         FDRE                                         r  system_i/Jaxc_I2S_1/U0/slave/loc_addr_reg[1]/C
                         clock pessimism             -0.252     0.575    
                         clock uncertainty            0.154     0.729    
    SLICE_X24Y40         FDRE (Hold_fdre_C_D)         0.076     0.805    system_i/Jaxc_I2S_1/U0/slave/loc_addr_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.805    
                         arrival time                           1.193    
  -------------------------------------------------------------------
                         slack                                  0.388    

Slack (MET) :             0.393ns  (arrival time - required time)
  Source:                 system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/w_pipe/m_payload_i_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            system_i/Jaxc_I2S_1/U0/slave/slv_reg_in_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by s_axi_aclk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             s_axi_aclk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (s_axi_aclk rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.128ns (51.778%)  route 0.119ns (48.222%))
  Logic Levels:           0  
  Clock Path Skew:        -0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.828ns
    Source Clock Delay      (SCD):    0.900ns
    Clock Pessimism Removal (CPR):    0.252ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.315     0.315    system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.341 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        0.560     0.900    system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/w_pipe/aclk
    SLICE_X23Y45         FDRE                                         r  system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/w_pipe/m_payload_i_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y45         FDRE (Prop_fdre_C_Q)         0.128     1.028 r  system_i/processing_system7_0_axi_periph/m03_couplers/m03_regslice/inst/w_pipe/m_payload_i_reg[9]/Q
                         net (fo=1, routed)           0.119     1.148    system_i/Jaxc_I2S_1/U0/slave/s_axi_wdata[9]
    SLICE_X23Y44         FDRE                                         r  system_i/Jaxc_I2S_1/U0/slave/slv_reg_in_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock s_axi_aclk rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=2002, routed)        0.828     0.828    system_i/Jaxc_I2S_1/U0/slave/s_axi_aclk
    SLICE_X23Y44         FDRE                                         r  system_i/Jaxc_I2S_1/U0/slave/slv_reg_in_reg[9]/C
                         clock pessimism             -0.252     0.576    
                         clock uncertainty            0.154     0.730    
    SLICE_X23Y44         FDRE (Hold_fdre_C_D)         0.025     0.755    system_i/Jaxc_I2S_1/U0/slave/slv_reg_in_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.755    
                         arrival time                           1.148    
  -------------------------------------------------------------------
                         slack                                  0.393    





