FPGA/Targets/TimeCard_Verilog/TimeCard_Verilog
FPGA/Targets/TimeCard_NoVendIPs/TimeCard_NoVendIPs
*.log
*.jou
*.pb
work
