[*]
[*] GTKWave Analyzer v3.3.66 (w)1999-2015 BSI
[*] Wed Dec 30 11:45:00 2020
[*]
[dumpfile] "/home/hellwig/Oberon/THM-Oberon/fpga-RISC5/v0/sim/dump.vcd"
[dumpfile_mtime] "Wed Dec 30 11:40:46 2020"
[dumpfile_size] 10902830
[savefile] "/home/hellwig/Oberon/THM-Oberon/fpga-RISC5/v0/sim/risc5test.cfg"
[timestart] 0
[size] 1855 1056
[pos] -1 -1
*-17.000000 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1
[treeopen] risc5test.
[treeopen] risc5test.risc5_1.
[sst_width] 225
[signals_width] 158
[sst_expanded] 1
[sst_vpaned_height] 320
@200
-CLK, RST
@28
risc5test.risc5_1.pclk
risc5test.risc5_1.clk
risc5test.risc5_1.clk_q
risc5test.risc5_1.rst
@200
-CPU
@28
risc5test.risc5_1.memwait
@22
risc5test.risc5_1.inbus[31:0]
risc5test.risc5_1.inbus0[31:0]
risc5test.risc5_1.adr[23:0]
@28
risc5test.risc5_1.rd
risc5test.risc5_1.wr
risc5test.risc5_1.ben
@22
risc5test.risc5_1.outbus[31:0]
risc5test.risc5_1.cpu_1.pcmux_24[23:0]
risc5test.risc5_1.cpu_1.PC_24[23:0]
risc5test.risc5_1.cpu_1.ins[31:0]
@28
risc5test.risc5_1.cpu_1.stall
risc5test.risc5_1.cpu_1.stallL
risc5test.risc5_1.cpu_1.stall1
@200
-PROM
@28
risc5test.risc5_1.cpu_1.PM.en
@22
risc5test.risc5_1.cpu_1.PM.adr[8:0]
risc5test.risc5_1.cpu_1.PM.data[31:0]
@200
-RAM
@22
risc5test.risc5_1.ram_adr[19:0]
@28
risc5test.risc5_1.ram_en
risc5test.risc5_1.ben
risc5test.risc5_1.wr
@22
risc5test.risc5_1.outbus[31:0]
risc5test.risc5_1.inbus0[31:0]
@28
risc5test.risc5_1.memwait
@200
-SRAM
@22
risc5test.risc5_1.ram1.sram_1.addr[19:0]
risc5test.risc5_1.ram1.sram_1.data[15:0]
@28
risc5test.risc5_1.ram1.sram_1.ce_n
risc5test.risc5_1.ram1.sram_1.oe_n
risc5test.risc5_1.ram1.sram_1.we_n
risc5test.risc5_1.ram1.sram_1.lb_n
risc5test.risc5_1.ram1.sram_1.ub_n
@200
-Video
@28
risc5test.risc5_1.vid_en
risc5test.risc5_1.wr
@22
risc5test.risc5_1.vid_adr[19:0]
risc5test.risc5_1.outbus[31:0]
@200
-I/O
@28
risc5test.risc5_1.io_en
@22
risc5test.risc5_1.io_adr[3:0]
@200
-Timer
@28
risc5test.risc5_1.tmr_en
@22
risc5test.risc5_1.tmr_data[31:0]
@200
-RS232
@28
risc5test.risc5_1.ser_data_en
risc5test.risc5_1.ser_ctrl_en
risc5test.risc5_1.rd
risc5test.risc5_1.wr
@22
risc5test.risc5_1.outbus[31:0]
risc5test.risc5_1.ser_data[31:0]
risc5test.risc5_1.ser_status[31:0]
@200
-Board I/O
@28
risc5test.risc5_1.bio_en
risc5test.risc5_1.wr
@22
risc5test.risc5_1.outbus[31:0]
risc5test.risc5_1.bio_data[31:0]
[pattern_trace] 1
[pattern_trace] 0
