
motorcontrol.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001c4  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0001019c  080001d0  080001d0  000101d0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000017b4  08010370  08010370  00020370  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08011b24  08011b24  00030220  2**0
                  CONTENTS
  4 .ARM          00000008  08011b24  08011b24  00021b24  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08011b2c  08011b2c  00030220  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08011b2c  08011b2c  00021b2c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08011b30  08011b30  00021b30  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000220  20000000  08011b34  00030000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00009380  20000220  08011d54  00030220  2**3
                  ALLOC
 10 ._user_heap_stack 00000600  200095a0  08011d54  000395a0  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00030220  2**0
                  CONTENTS, READONLY
 12 .debug_info   00025bca  00000000  00000000  00030250  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00004d0a  00000000  00000000  00055e1a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000017a8  00000000  00000000  0005ab28  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000015e8  00000000  00000000  0005c2d0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00029484  00000000  00000000  0005d8b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001f119  00000000  00000000  00086d3c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000e74b9  00000000  00000000  000a5e55  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  0018d30e  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00007824  00000000  00000000  0018d364  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d0 <__do_global_dtors_aux>:
 80001d0:	b510      	push	{r4, lr}
 80001d2:	4c05      	ldr	r4, [pc, #20]	; (80001e8 <__do_global_dtors_aux+0x18>)
 80001d4:	7823      	ldrb	r3, [r4, #0]
 80001d6:	b933      	cbnz	r3, 80001e6 <__do_global_dtors_aux+0x16>
 80001d8:	4b04      	ldr	r3, [pc, #16]	; (80001ec <__do_global_dtors_aux+0x1c>)
 80001da:	b113      	cbz	r3, 80001e2 <__do_global_dtors_aux+0x12>
 80001dc:	4804      	ldr	r0, [pc, #16]	; (80001f0 <__do_global_dtors_aux+0x20>)
 80001de:	f3af 8000 	nop.w
 80001e2:	2301      	movs	r3, #1
 80001e4:	7023      	strb	r3, [r4, #0]
 80001e6:	bd10      	pop	{r4, pc}
 80001e8:	20000220 	.word	0x20000220
 80001ec:	00000000 	.word	0x00000000
 80001f0:	08010354 	.word	0x08010354

080001f4 <frame_dummy>:
 80001f4:	b508      	push	{r3, lr}
 80001f6:	4b03      	ldr	r3, [pc, #12]	; (8000204 <frame_dummy+0x10>)
 80001f8:	b11b      	cbz	r3, 8000202 <frame_dummy+0xe>
 80001fa:	4903      	ldr	r1, [pc, #12]	; (8000208 <frame_dummy+0x14>)
 80001fc:	4803      	ldr	r0, [pc, #12]	; (800020c <frame_dummy+0x18>)
 80001fe:	f3af 8000 	nop.w
 8000202:	bd08      	pop	{r3, pc}
 8000204:	00000000 	.word	0x00000000
 8000208:	20000224 	.word	0x20000224
 800020c:	08010354 	.word	0x08010354

08000210 <strlen>:
 8000210:	4603      	mov	r3, r0
 8000212:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000216:	2a00      	cmp	r2, #0
 8000218:	d1fb      	bne.n	8000212 <strlen+0x2>
 800021a:	1a18      	subs	r0, r3, r0
 800021c:	3801      	subs	r0, #1
 800021e:	4770      	bx	lr

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <__aeabi_drsub>:
 80002c0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002c4:	e002      	b.n	80002cc <__adddf3>
 80002c6:	bf00      	nop

080002c8 <__aeabi_dsub>:
 80002c8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002cc <__adddf3>:
 80002cc:	b530      	push	{r4, r5, lr}
 80002ce:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002d2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002d6:	ea94 0f05 	teq	r4, r5
 80002da:	bf08      	it	eq
 80002dc:	ea90 0f02 	teqeq	r0, r2
 80002e0:	bf1f      	itttt	ne
 80002e2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002e6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ea:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ee:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002f2:	f000 80e2 	beq.w	80004ba <__adddf3+0x1ee>
 80002f6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002fa:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002fe:	bfb8      	it	lt
 8000300:	426d      	neglt	r5, r5
 8000302:	dd0c      	ble.n	800031e <__adddf3+0x52>
 8000304:	442c      	add	r4, r5
 8000306:	ea80 0202 	eor.w	r2, r0, r2
 800030a:	ea81 0303 	eor.w	r3, r1, r3
 800030e:	ea82 0000 	eor.w	r0, r2, r0
 8000312:	ea83 0101 	eor.w	r1, r3, r1
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	2d36      	cmp	r5, #54	; 0x36
 8000320:	bf88      	it	hi
 8000322:	bd30      	pophi	{r4, r5, pc}
 8000324:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000328:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800032c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000330:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000334:	d002      	beq.n	800033c <__adddf3+0x70>
 8000336:	4240      	negs	r0, r0
 8000338:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800033c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000340:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000344:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000348:	d002      	beq.n	8000350 <__adddf3+0x84>
 800034a:	4252      	negs	r2, r2
 800034c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000350:	ea94 0f05 	teq	r4, r5
 8000354:	f000 80a7 	beq.w	80004a6 <__adddf3+0x1da>
 8000358:	f1a4 0401 	sub.w	r4, r4, #1
 800035c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000360:	db0d      	blt.n	800037e <__adddf3+0xb2>
 8000362:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000366:	fa22 f205 	lsr.w	r2, r2, r5
 800036a:	1880      	adds	r0, r0, r2
 800036c:	f141 0100 	adc.w	r1, r1, #0
 8000370:	fa03 f20e 	lsl.w	r2, r3, lr
 8000374:	1880      	adds	r0, r0, r2
 8000376:	fa43 f305 	asr.w	r3, r3, r5
 800037a:	4159      	adcs	r1, r3
 800037c:	e00e      	b.n	800039c <__adddf3+0xd0>
 800037e:	f1a5 0520 	sub.w	r5, r5, #32
 8000382:	f10e 0e20 	add.w	lr, lr, #32
 8000386:	2a01      	cmp	r2, #1
 8000388:	fa03 fc0e 	lsl.w	ip, r3, lr
 800038c:	bf28      	it	cs
 800038e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000392:	fa43 f305 	asr.w	r3, r3, r5
 8000396:	18c0      	adds	r0, r0, r3
 8000398:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800039c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003a0:	d507      	bpl.n	80003b2 <__adddf3+0xe6>
 80003a2:	f04f 0e00 	mov.w	lr, #0
 80003a6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003aa:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003ae:	eb6e 0101 	sbc.w	r1, lr, r1
 80003b2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003b6:	d31b      	bcc.n	80003f0 <__adddf3+0x124>
 80003b8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003bc:	d30c      	bcc.n	80003d8 <__adddf3+0x10c>
 80003be:	0849      	lsrs	r1, r1, #1
 80003c0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003c4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003c8:	f104 0401 	add.w	r4, r4, #1
 80003cc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003d0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003d4:	f080 809a 	bcs.w	800050c <__adddf3+0x240>
 80003d8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003dc:	bf08      	it	eq
 80003de:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003e2:	f150 0000 	adcs.w	r0, r0, #0
 80003e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ea:	ea41 0105 	orr.w	r1, r1, r5
 80003ee:	bd30      	pop	{r4, r5, pc}
 80003f0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003f4:	4140      	adcs	r0, r0
 80003f6:	eb41 0101 	adc.w	r1, r1, r1
 80003fa:	3c01      	subs	r4, #1
 80003fc:	bf28      	it	cs
 80003fe:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000402:	d2e9      	bcs.n	80003d8 <__adddf3+0x10c>
 8000404:	f091 0f00 	teq	r1, #0
 8000408:	bf04      	itt	eq
 800040a:	4601      	moveq	r1, r0
 800040c:	2000      	moveq	r0, #0
 800040e:	fab1 f381 	clz	r3, r1
 8000412:	bf08      	it	eq
 8000414:	3320      	addeq	r3, #32
 8000416:	f1a3 030b 	sub.w	r3, r3, #11
 800041a:	f1b3 0220 	subs.w	r2, r3, #32
 800041e:	da0c      	bge.n	800043a <__adddf3+0x16e>
 8000420:	320c      	adds	r2, #12
 8000422:	dd08      	ble.n	8000436 <__adddf3+0x16a>
 8000424:	f102 0c14 	add.w	ip, r2, #20
 8000428:	f1c2 020c 	rsb	r2, r2, #12
 800042c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000430:	fa21 f102 	lsr.w	r1, r1, r2
 8000434:	e00c      	b.n	8000450 <__adddf3+0x184>
 8000436:	f102 0214 	add.w	r2, r2, #20
 800043a:	bfd8      	it	le
 800043c:	f1c2 0c20 	rsble	ip, r2, #32
 8000440:	fa01 f102 	lsl.w	r1, r1, r2
 8000444:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000448:	bfdc      	itt	le
 800044a:	ea41 010c 	orrle.w	r1, r1, ip
 800044e:	4090      	lslle	r0, r2
 8000450:	1ae4      	subs	r4, r4, r3
 8000452:	bfa2      	ittt	ge
 8000454:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000458:	4329      	orrge	r1, r5
 800045a:	bd30      	popge	{r4, r5, pc}
 800045c:	ea6f 0404 	mvn.w	r4, r4
 8000460:	3c1f      	subs	r4, #31
 8000462:	da1c      	bge.n	800049e <__adddf3+0x1d2>
 8000464:	340c      	adds	r4, #12
 8000466:	dc0e      	bgt.n	8000486 <__adddf3+0x1ba>
 8000468:	f104 0414 	add.w	r4, r4, #20
 800046c:	f1c4 0220 	rsb	r2, r4, #32
 8000470:	fa20 f004 	lsr.w	r0, r0, r4
 8000474:	fa01 f302 	lsl.w	r3, r1, r2
 8000478:	ea40 0003 	orr.w	r0, r0, r3
 800047c:	fa21 f304 	lsr.w	r3, r1, r4
 8000480:	ea45 0103 	orr.w	r1, r5, r3
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f1c4 040c 	rsb	r4, r4, #12
 800048a:	f1c4 0220 	rsb	r2, r4, #32
 800048e:	fa20 f002 	lsr.w	r0, r0, r2
 8000492:	fa01 f304 	lsl.w	r3, r1, r4
 8000496:	ea40 0003 	orr.w	r0, r0, r3
 800049a:	4629      	mov	r1, r5
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	fa21 f004 	lsr.w	r0, r1, r4
 80004a2:	4629      	mov	r1, r5
 80004a4:	bd30      	pop	{r4, r5, pc}
 80004a6:	f094 0f00 	teq	r4, #0
 80004aa:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004ae:	bf06      	itte	eq
 80004b0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004b4:	3401      	addeq	r4, #1
 80004b6:	3d01      	subne	r5, #1
 80004b8:	e74e      	b.n	8000358 <__adddf3+0x8c>
 80004ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004be:	bf18      	it	ne
 80004c0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004c4:	d029      	beq.n	800051a <__adddf3+0x24e>
 80004c6:	ea94 0f05 	teq	r4, r5
 80004ca:	bf08      	it	eq
 80004cc:	ea90 0f02 	teqeq	r0, r2
 80004d0:	d005      	beq.n	80004de <__adddf3+0x212>
 80004d2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004d6:	bf04      	itt	eq
 80004d8:	4619      	moveq	r1, r3
 80004da:	4610      	moveq	r0, r2
 80004dc:	bd30      	pop	{r4, r5, pc}
 80004de:	ea91 0f03 	teq	r1, r3
 80004e2:	bf1e      	ittt	ne
 80004e4:	2100      	movne	r1, #0
 80004e6:	2000      	movne	r0, #0
 80004e8:	bd30      	popne	{r4, r5, pc}
 80004ea:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ee:	d105      	bne.n	80004fc <__adddf3+0x230>
 80004f0:	0040      	lsls	r0, r0, #1
 80004f2:	4149      	adcs	r1, r1
 80004f4:	bf28      	it	cs
 80004f6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004fa:	bd30      	pop	{r4, r5, pc}
 80004fc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000500:	bf3c      	itt	cc
 8000502:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000506:	bd30      	popcc	{r4, r5, pc}
 8000508:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800050c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000510:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000514:	f04f 0000 	mov.w	r0, #0
 8000518:	bd30      	pop	{r4, r5, pc}
 800051a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800051e:	bf1a      	itte	ne
 8000520:	4619      	movne	r1, r3
 8000522:	4610      	movne	r0, r2
 8000524:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000528:	bf1c      	itt	ne
 800052a:	460b      	movne	r3, r1
 800052c:	4602      	movne	r2, r0
 800052e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000532:	bf06      	itte	eq
 8000534:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000538:	ea91 0f03 	teqeq	r1, r3
 800053c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000540:	bd30      	pop	{r4, r5, pc}
 8000542:	bf00      	nop

08000544 <__aeabi_ui2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000558:	f04f 0500 	mov.w	r5, #0
 800055c:	f04f 0100 	mov.w	r1, #0
 8000560:	e750      	b.n	8000404 <__adddf3+0x138>
 8000562:	bf00      	nop

08000564 <__aeabi_i2d>:
 8000564:	f090 0f00 	teq	r0, #0
 8000568:	bf04      	itt	eq
 800056a:	2100      	moveq	r1, #0
 800056c:	4770      	bxeq	lr
 800056e:	b530      	push	{r4, r5, lr}
 8000570:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000574:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000578:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800057c:	bf48      	it	mi
 800057e:	4240      	negmi	r0, r0
 8000580:	f04f 0100 	mov.w	r1, #0
 8000584:	e73e      	b.n	8000404 <__adddf3+0x138>
 8000586:	bf00      	nop

08000588 <__aeabi_f2d>:
 8000588:	0042      	lsls	r2, r0, #1
 800058a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800058e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000592:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000596:	bf1f      	itttt	ne
 8000598:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800059c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005a0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005a4:	4770      	bxne	lr
 80005a6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005aa:	bf08      	it	eq
 80005ac:	4770      	bxeq	lr
 80005ae:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005b2:	bf04      	itt	eq
 80005b4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005b8:	4770      	bxeq	lr
 80005ba:	b530      	push	{r4, r5, lr}
 80005bc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005c0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005c4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005c8:	e71c      	b.n	8000404 <__adddf3+0x138>
 80005ca:	bf00      	nop

080005cc <__aeabi_ul2d>:
 80005cc:	ea50 0201 	orrs.w	r2, r0, r1
 80005d0:	bf08      	it	eq
 80005d2:	4770      	bxeq	lr
 80005d4:	b530      	push	{r4, r5, lr}
 80005d6:	f04f 0500 	mov.w	r5, #0
 80005da:	e00a      	b.n	80005f2 <__aeabi_l2d+0x16>

080005dc <__aeabi_l2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ea:	d502      	bpl.n	80005f2 <__aeabi_l2d+0x16>
 80005ec:	4240      	negs	r0, r0
 80005ee:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005f2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005f6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005fa:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005fe:	f43f aed8 	beq.w	80003b2 <__adddf3+0xe6>
 8000602:	f04f 0203 	mov.w	r2, #3
 8000606:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800060a:	bf18      	it	ne
 800060c:	3203      	addne	r2, #3
 800060e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000612:	bf18      	it	ne
 8000614:	3203      	addne	r2, #3
 8000616:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800061a:	f1c2 0320 	rsb	r3, r2, #32
 800061e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000622:	fa20 f002 	lsr.w	r0, r0, r2
 8000626:	fa01 fe03 	lsl.w	lr, r1, r3
 800062a:	ea40 000e 	orr.w	r0, r0, lr
 800062e:	fa21 f102 	lsr.w	r1, r1, r2
 8000632:	4414      	add	r4, r2
 8000634:	e6bd      	b.n	80003b2 <__adddf3+0xe6>
 8000636:	bf00      	nop

08000638 <__aeabi_dmul>:
 8000638:	b570      	push	{r4, r5, r6, lr}
 800063a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800063e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000642:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000646:	bf1d      	ittte	ne
 8000648:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800064c:	ea94 0f0c 	teqne	r4, ip
 8000650:	ea95 0f0c 	teqne	r5, ip
 8000654:	f000 f8de 	bleq	8000814 <__aeabi_dmul+0x1dc>
 8000658:	442c      	add	r4, r5
 800065a:	ea81 0603 	eor.w	r6, r1, r3
 800065e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000662:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000666:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800066a:	bf18      	it	ne
 800066c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000670:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000674:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000678:	d038      	beq.n	80006ec <__aeabi_dmul+0xb4>
 800067a:	fba0 ce02 	umull	ip, lr, r0, r2
 800067e:	f04f 0500 	mov.w	r5, #0
 8000682:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000686:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800068a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800068e:	f04f 0600 	mov.w	r6, #0
 8000692:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000696:	f09c 0f00 	teq	ip, #0
 800069a:	bf18      	it	ne
 800069c:	f04e 0e01 	orrne.w	lr, lr, #1
 80006a0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80006a4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006a8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006ac:	d204      	bcs.n	80006b8 <__aeabi_dmul+0x80>
 80006ae:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006b2:	416d      	adcs	r5, r5
 80006b4:	eb46 0606 	adc.w	r6, r6, r6
 80006b8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006bc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006c0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006c4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006c8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006cc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006d0:	bf88      	it	hi
 80006d2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006d6:	d81e      	bhi.n	8000716 <__aeabi_dmul+0xde>
 80006d8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006dc:	bf08      	it	eq
 80006de:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006e2:	f150 0000 	adcs.w	r0, r0, #0
 80006e6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	pop	{r4, r5, r6, pc}
 80006ec:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006f0:	ea46 0101 	orr.w	r1, r6, r1
 80006f4:	ea40 0002 	orr.w	r0, r0, r2
 80006f8:	ea81 0103 	eor.w	r1, r1, r3
 80006fc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000700:	bfc2      	ittt	gt
 8000702:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000706:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800070a:	bd70      	popgt	{r4, r5, r6, pc}
 800070c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000710:	f04f 0e00 	mov.w	lr, #0
 8000714:	3c01      	subs	r4, #1
 8000716:	f300 80ab 	bgt.w	8000870 <__aeabi_dmul+0x238>
 800071a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800071e:	bfde      	ittt	le
 8000720:	2000      	movle	r0, #0
 8000722:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000726:	bd70      	pople	{r4, r5, r6, pc}
 8000728:	f1c4 0400 	rsb	r4, r4, #0
 800072c:	3c20      	subs	r4, #32
 800072e:	da35      	bge.n	800079c <__aeabi_dmul+0x164>
 8000730:	340c      	adds	r4, #12
 8000732:	dc1b      	bgt.n	800076c <__aeabi_dmul+0x134>
 8000734:	f104 0414 	add.w	r4, r4, #20
 8000738:	f1c4 0520 	rsb	r5, r4, #32
 800073c:	fa00 f305 	lsl.w	r3, r0, r5
 8000740:	fa20 f004 	lsr.w	r0, r0, r4
 8000744:	fa01 f205 	lsl.w	r2, r1, r5
 8000748:	ea40 0002 	orr.w	r0, r0, r2
 800074c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000750:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000754:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000758:	fa21 f604 	lsr.w	r6, r1, r4
 800075c:	eb42 0106 	adc.w	r1, r2, r6
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 040c 	rsb	r4, r4, #12
 8000770:	f1c4 0520 	rsb	r5, r4, #32
 8000774:	fa00 f304 	lsl.w	r3, r0, r4
 8000778:	fa20 f005 	lsr.w	r0, r0, r5
 800077c:	fa01 f204 	lsl.w	r2, r1, r4
 8000780:	ea40 0002 	orr.w	r0, r0, r2
 8000784:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000788:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800078c:	f141 0100 	adc.w	r1, r1, #0
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 0520 	rsb	r5, r4, #32
 80007a0:	fa00 f205 	lsl.w	r2, r0, r5
 80007a4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007a8:	fa20 f304 	lsr.w	r3, r0, r4
 80007ac:	fa01 f205 	lsl.w	r2, r1, r5
 80007b0:	ea43 0302 	orr.w	r3, r3, r2
 80007b4:	fa21 f004 	lsr.w	r0, r1, r4
 80007b8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007bc:	fa21 f204 	lsr.w	r2, r1, r4
 80007c0:	ea20 0002 	bic.w	r0, r0, r2
 80007c4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007c8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007cc:	bf08      	it	eq
 80007ce:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007d2:	bd70      	pop	{r4, r5, r6, pc}
 80007d4:	f094 0f00 	teq	r4, #0
 80007d8:	d10f      	bne.n	80007fa <__aeabi_dmul+0x1c2>
 80007da:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007de:	0040      	lsls	r0, r0, #1
 80007e0:	eb41 0101 	adc.w	r1, r1, r1
 80007e4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3c01      	subeq	r4, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1a6>
 80007ee:	ea41 0106 	orr.w	r1, r1, r6
 80007f2:	f095 0f00 	teq	r5, #0
 80007f6:	bf18      	it	ne
 80007f8:	4770      	bxne	lr
 80007fa:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007fe:	0052      	lsls	r2, r2, #1
 8000800:	eb43 0303 	adc.w	r3, r3, r3
 8000804:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000808:	bf08      	it	eq
 800080a:	3d01      	subeq	r5, #1
 800080c:	d0f7      	beq.n	80007fe <__aeabi_dmul+0x1c6>
 800080e:	ea43 0306 	orr.w	r3, r3, r6
 8000812:	4770      	bx	lr
 8000814:	ea94 0f0c 	teq	r4, ip
 8000818:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800081c:	bf18      	it	ne
 800081e:	ea95 0f0c 	teqne	r5, ip
 8000822:	d00c      	beq.n	800083e <__aeabi_dmul+0x206>
 8000824:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000828:	bf18      	it	ne
 800082a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082e:	d1d1      	bne.n	80007d4 <__aeabi_dmul+0x19c>
 8000830:	ea81 0103 	eor.w	r1, r1, r3
 8000834:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000838:	f04f 0000 	mov.w	r0, #0
 800083c:	bd70      	pop	{r4, r5, r6, pc}
 800083e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000842:	bf06      	itte	eq
 8000844:	4610      	moveq	r0, r2
 8000846:	4619      	moveq	r1, r3
 8000848:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800084c:	d019      	beq.n	8000882 <__aeabi_dmul+0x24a>
 800084e:	ea94 0f0c 	teq	r4, ip
 8000852:	d102      	bne.n	800085a <__aeabi_dmul+0x222>
 8000854:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000858:	d113      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800085a:	ea95 0f0c 	teq	r5, ip
 800085e:	d105      	bne.n	800086c <__aeabi_dmul+0x234>
 8000860:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000864:	bf1c      	itt	ne
 8000866:	4610      	movne	r0, r2
 8000868:	4619      	movne	r1, r3
 800086a:	d10a      	bne.n	8000882 <__aeabi_dmul+0x24a>
 800086c:	ea81 0103 	eor.w	r1, r1, r3
 8000870:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000874:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000878:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800087c:	f04f 0000 	mov.w	r0, #0
 8000880:	bd70      	pop	{r4, r5, r6, pc}
 8000882:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000886:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800088a:	bd70      	pop	{r4, r5, r6, pc}

0800088c <__aeabi_ddiv>:
 800088c:	b570      	push	{r4, r5, r6, lr}
 800088e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000892:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000896:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800089a:	bf1d      	ittte	ne
 800089c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008a0:	ea94 0f0c 	teqne	r4, ip
 80008a4:	ea95 0f0c 	teqne	r5, ip
 80008a8:	f000 f8a7 	bleq	80009fa <__aeabi_ddiv+0x16e>
 80008ac:	eba4 0405 	sub.w	r4, r4, r5
 80008b0:	ea81 0e03 	eor.w	lr, r1, r3
 80008b4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008b8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008bc:	f000 8088 	beq.w	80009d0 <__aeabi_ddiv+0x144>
 80008c0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008c4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008c8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008cc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008d0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008d4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008d8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008dc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008e0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008e4:	429d      	cmp	r5, r3
 80008e6:	bf08      	it	eq
 80008e8:	4296      	cmpeq	r6, r2
 80008ea:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008ee:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008f2:	d202      	bcs.n	80008fa <__aeabi_ddiv+0x6e>
 80008f4:	085b      	lsrs	r3, r3, #1
 80008f6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fa:	1ab6      	subs	r6, r6, r2
 80008fc:	eb65 0503 	sbc.w	r5, r5, r3
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800090a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000938:	085b      	lsrs	r3, r3, #1
 800093a:	ea4f 0232 	mov.w	r2, r2, rrx
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000968:	ea55 0e06 	orrs.w	lr, r5, r6
 800096c:	d018      	beq.n	80009a0 <__aeabi_ddiv+0x114>
 800096e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000972:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000976:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800097a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800097e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000982:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000986:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800098a:	d1c0      	bne.n	800090e <__aeabi_ddiv+0x82>
 800098c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000990:	d10b      	bne.n	80009aa <__aeabi_ddiv+0x11e>
 8000992:	ea41 0100 	orr.w	r1, r1, r0
 8000996:	f04f 0000 	mov.w	r0, #0
 800099a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800099e:	e7b6      	b.n	800090e <__aeabi_ddiv+0x82>
 80009a0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009a4:	bf04      	itt	eq
 80009a6:	4301      	orreq	r1, r0
 80009a8:	2000      	moveq	r0, #0
 80009aa:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009ae:	bf88      	it	hi
 80009b0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009b4:	f63f aeaf 	bhi.w	8000716 <__aeabi_dmul+0xde>
 80009b8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009bc:	bf04      	itt	eq
 80009be:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009c2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009c6:	f150 0000 	adcs.w	r0, r0, #0
 80009ca:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ce:	bd70      	pop	{r4, r5, r6, pc}
 80009d0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009d4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009d8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009dc:	bfc2      	ittt	gt
 80009de:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009e2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009e6:	bd70      	popgt	{r4, r5, r6, pc}
 80009e8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009ec:	f04f 0e00 	mov.w	lr, #0
 80009f0:	3c01      	subs	r4, #1
 80009f2:	e690      	b.n	8000716 <__aeabi_dmul+0xde>
 80009f4:	ea45 0e06 	orr.w	lr, r5, r6
 80009f8:	e68d      	b.n	8000716 <__aeabi_dmul+0xde>
 80009fa:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009fe:	ea94 0f0c 	teq	r4, ip
 8000a02:	bf08      	it	eq
 8000a04:	ea95 0f0c 	teqeq	r5, ip
 8000a08:	f43f af3b 	beq.w	8000882 <__aeabi_dmul+0x24a>
 8000a0c:	ea94 0f0c 	teq	r4, ip
 8000a10:	d10a      	bne.n	8000a28 <__aeabi_ddiv+0x19c>
 8000a12:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a16:	f47f af34 	bne.w	8000882 <__aeabi_dmul+0x24a>
 8000a1a:	ea95 0f0c 	teq	r5, ip
 8000a1e:	f47f af25 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a22:	4610      	mov	r0, r2
 8000a24:	4619      	mov	r1, r3
 8000a26:	e72c      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a28:	ea95 0f0c 	teq	r5, ip
 8000a2c:	d106      	bne.n	8000a3c <__aeabi_ddiv+0x1b0>
 8000a2e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a32:	f43f aefd 	beq.w	8000830 <__aeabi_dmul+0x1f8>
 8000a36:	4610      	mov	r0, r2
 8000a38:	4619      	mov	r1, r3
 8000a3a:	e722      	b.n	8000882 <__aeabi_dmul+0x24a>
 8000a3c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a46:	f47f aec5 	bne.w	80007d4 <__aeabi_dmul+0x19c>
 8000a4a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a4e:	f47f af0d 	bne.w	800086c <__aeabi_dmul+0x234>
 8000a52:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a56:	f47f aeeb 	bne.w	8000830 <__aeabi_dmul+0x1f8>
 8000a5a:	e712      	b.n	8000882 <__aeabi_dmul+0x24a>

08000a5c <__gedf2>:
 8000a5c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a60:	e006      	b.n	8000a70 <__cmpdf2+0x4>
 8000a62:	bf00      	nop

08000a64 <__ledf2>:
 8000a64:	f04f 0c01 	mov.w	ip, #1
 8000a68:	e002      	b.n	8000a70 <__cmpdf2+0x4>
 8000a6a:	bf00      	nop

08000a6c <__cmpdf2>:
 8000a6c:	f04f 0c01 	mov.w	ip, #1
 8000a70:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a74:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a78:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a80:	bf18      	it	ne
 8000a82:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a86:	d01b      	beq.n	8000ac0 <__cmpdf2+0x54>
 8000a88:	b001      	add	sp, #4
 8000a8a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a8e:	bf0c      	ite	eq
 8000a90:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a94:	ea91 0f03 	teqne	r1, r3
 8000a98:	bf02      	ittt	eq
 8000a9a:	ea90 0f02 	teqeq	r0, r2
 8000a9e:	2000      	moveq	r0, #0
 8000aa0:	4770      	bxeq	lr
 8000aa2:	f110 0f00 	cmn.w	r0, #0
 8000aa6:	ea91 0f03 	teq	r1, r3
 8000aaa:	bf58      	it	pl
 8000aac:	4299      	cmppl	r1, r3
 8000aae:	bf08      	it	eq
 8000ab0:	4290      	cmpeq	r0, r2
 8000ab2:	bf2c      	ite	cs
 8000ab4:	17d8      	asrcs	r0, r3, #31
 8000ab6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aba:	f040 0001 	orr.w	r0, r0, #1
 8000abe:	4770      	bx	lr
 8000ac0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ac4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ac8:	d102      	bne.n	8000ad0 <__cmpdf2+0x64>
 8000aca:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ace:	d107      	bne.n	8000ae0 <__cmpdf2+0x74>
 8000ad0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d1d6      	bne.n	8000a88 <__cmpdf2+0x1c>
 8000ada:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000ade:	d0d3      	beq.n	8000a88 <__cmpdf2+0x1c>
 8000ae0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ae4:	4770      	bx	lr
 8000ae6:	bf00      	nop

08000ae8 <__aeabi_cdrcmple>:
 8000ae8:	4684      	mov	ip, r0
 8000aea:	4610      	mov	r0, r2
 8000aec:	4662      	mov	r2, ip
 8000aee:	468c      	mov	ip, r1
 8000af0:	4619      	mov	r1, r3
 8000af2:	4663      	mov	r3, ip
 8000af4:	e000      	b.n	8000af8 <__aeabi_cdcmpeq>
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdcmpeq>:
 8000af8:	b501      	push	{r0, lr}
 8000afa:	f7ff ffb7 	bl	8000a6c <__cmpdf2>
 8000afe:	2800      	cmp	r0, #0
 8000b00:	bf48      	it	mi
 8000b02:	f110 0f00 	cmnmi.w	r0, #0
 8000b06:	bd01      	pop	{r0, pc}

08000b08 <__aeabi_dcmpeq>:
 8000b08:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b0c:	f7ff fff4 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b10:	bf0c      	ite	eq
 8000b12:	2001      	moveq	r0, #1
 8000b14:	2000      	movne	r0, #0
 8000b16:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b1a:	bf00      	nop

08000b1c <__aeabi_dcmplt>:
 8000b1c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b20:	f7ff ffea 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b24:	bf34      	ite	cc
 8000b26:	2001      	movcc	r0, #1
 8000b28:	2000      	movcs	r0, #0
 8000b2a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2e:	bf00      	nop

08000b30 <__aeabi_dcmple>:
 8000b30:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b34:	f7ff ffe0 	bl	8000af8 <__aeabi_cdcmpeq>
 8000b38:	bf94      	ite	ls
 8000b3a:	2001      	movls	r0, #1
 8000b3c:	2000      	movhi	r0, #0
 8000b3e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b42:	bf00      	nop

08000b44 <__aeabi_dcmpge>:
 8000b44:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b48:	f7ff ffce 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b4c:	bf94      	ite	ls
 8000b4e:	2001      	movls	r0, #1
 8000b50:	2000      	movhi	r0, #0
 8000b52:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b56:	bf00      	nop

08000b58 <__aeabi_dcmpgt>:
 8000b58:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b5c:	f7ff ffc4 	bl	8000ae8 <__aeabi_cdrcmple>
 8000b60:	bf34      	ite	cc
 8000b62:	2001      	movcc	r0, #1
 8000b64:	2000      	movcs	r0, #0
 8000b66:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b6a:	bf00      	nop

08000b6c <__aeabi_dcmpun>:
 8000b6c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b70:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b74:	d102      	bne.n	8000b7c <__aeabi_dcmpun+0x10>
 8000b76:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b7a:	d10a      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b7c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x20>
 8000b86:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b8a:	d102      	bne.n	8000b92 <__aeabi_dcmpun+0x26>
 8000b8c:	f04f 0000 	mov.w	r0, #0
 8000b90:	4770      	bx	lr
 8000b92:	f04f 0001 	mov.w	r0, #1
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_d2iz>:
 8000b98:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b9c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000ba0:	d215      	bcs.n	8000bce <__aeabi_d2iz+0x36>
 8000ba2:	d511      	bpl.n	8000bc8 <__aeabi_d2iz+0x30>
 8000ba4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000ba8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bac:	d912      	bls.n	8000bd4 <__aeabi_d2iz+0x3c>
 8000bae:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bb2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bb6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bba:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bbe:	fa23 f002 	lsr.w	r0, r3, r2
 8000bc2:	bf18      	it	ne
 8000bc4:	4240      	negne	r0, r0
 8000bc6:	4770      	bx	lr
 8000bc8:	f04f 0000 	mov.w	r0, #0
 8000bcc:	4770      	bx	lr
 8000bce:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bd2:	d105      	bne.n	8000be0 <__aeabi_d2iz+0x48>
 8000bd4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000bd8:	bf08      	it	eq
 8000bda:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	bf00      	nop

08000be8 <__aeabi_d2uiz>:
 8000be8:	004a      	lsls	r2, r1, #1
 8000bea:	d211      	bcs.n	8000c10 <__aeabi_d2uiz+0x28>
 8000bec:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bf0:	d211      	bcs.n	8000c16 <__aeabi_d2uiz+0x2e>
 8000bf2:	d50d      	bpl.n	8000c10 <__aeabi_d2uiz+0x28>
 8000bf4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bf8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bfc:	d40e      	bmi.n	8000c1c <__aeabi_d2uiz+0x34>
 8000bfe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c02:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000c06:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c0a:	fa23 f002 	lsr.w	r0, r3, r2
 8000c0e:	4770      	bx	lr
 8000c10:	f04f 0000 	mov.w	r0, #0
 8000c14:	4770      	bx	lr
 8000c16:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c1a:	d102      	bne.n	8000c22 <__aeabi_d2uiz+0x3a>
 8000c1c:	f04f 30ff 	mov.w	r0, #4294967295
 8000c20:	4770      	bx	lr
 8000c22:	f04f 0000 	mov.w	r0, #0
 8000c26:	4770      	bx	lr

08000c28 <__aeabi_d2f>:
 8000c28:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c2c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000c30:	bf24      	itt	cs
 8000c32:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000c36:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c3a:	d90d      	bls.n	8000c58 <__aeabi_d2f+0x30>
 8000c3c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c40:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c44:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c48:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c4c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c50:	bf08      	it	eq
 8000c52:	f020 0001 	biceq.w	r0, r0, #1
 8000c56:	4770      	bx	lr
 8000c58:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c5c:	d121      	bne.n	8000ca2 <__aeabi_d2f+0x7a>
 8000c5e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c62:	bfbc      	itt	lt
 8000c64:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c68:	4770      	bxlt	lr
 8000c6a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c6e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c72:	f1c2 0218 	rsb	r2, r2, #24
 8000c76:	f1c2 0c20 	rsb	ip, r2, #32
 8000c7a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c7e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c82:	bf18      	it	ne
 8000c84:	f040 0001 	orrne.w	r0, r0, #1
 8000c88:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c8c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c90:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c94:	ea40 000c 	orr.w	r0, r0, ip
 8000c98:	fa23 f302 	lsr.w	r3, r3, r2
 8000c9c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000ca0:	e7cc      	b.n	8000c3c <__aeabi_d2f+0x14>
 8000ca2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000ca6:	d107      	bne.n	8000cb8 <__aeabi_d2f+0x90>
 8000ca8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000cac:	bf1e      	ittt	ne
 8000cae:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000cb2:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000cb6:	4770      	bxne	lr
 8000cb8:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000cbc:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000cc0:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000cc4:	4770      	bx	lr
 8000cc6:	bf00      	nop

08000cc8 <__aeabi_uldivmod>:
 8000cc8:	b953      	cbnz	r3, 8000ce0 <__aeabi_uldivmod+0x18>
 8000cca:	b94a      	cbnz	r2, 8000ce0 <__aeabi_uldivmod+0x18>
 8000ccc:	2900      	cmp	r1, #0
 8000cce:	bf08      	it	eq
 8000cd0:	2800      	cmpeq	r0, #0
 8000cd2:	bf1c      	itt	ne
 8000cd4:	f04f 31ff 	movne.w	r1, #4294967295
 8000cd8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cdc:	f000 b9a4 	b.w	8001028 <__aeabi_idiv0>
 8000ce0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ce4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ce8:	f000 f83c 	bl	8000d64 <__udivmoddi4>
 8000cec:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cf0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cf4:	b004      	add	sp, #16
 8000cf6:	4770      	bx	lr

08000cf8 <__aeabi_d2lz>:
 8000cf8:	b538      	push	{r3, r4, r5, lr}
 8000cfa:	2200      	movs	r2, #0
 8000cfc:	2300      	movs	r3, #0
 8000cfe:	4604      	mov	r4, r0
 8000d00:	460d      	mov	r5, r1
 8000d02:	f7ff ff0b 	bl	8000b1c <__aeabi_dcmplt>
 8000d06:	b928      	cbnz	r0, 8000d14 <__aeabi_d2lz+0x1c>
 8000d08:	4620      	mov	r0, r4
 8000d0a:	4629      	mov	r1, r5
 8000d0c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000d10:	f000 b80a 	b.w	8000d28 <__aeabi_d2ulz>
 8000d14:	4620      	mov	r0, r4
 8000d16:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8000d1a:	f000 f805 	bl	8000d28 <__aeabi_d2ulz>
 8000d1e:	4240      	negs	r0, r0
 8000d20:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d24:	bd38      	pop	{r3, r4, r5, pc}
 8000d26:	bf00      	nop

08000d28 <__aeabi_d2ulz>:
 8000d28:	b5d0      	push	{r4, r6, r7, lr}
 8000d2a:	4b0c      	ldr	r3, [pc, #48]	; (8000d5c <__aeabi_d2ulz+0x34>)
 8000d2c:	2200      	movs	r2, #0
 8000d2e:	4606      	mov	r6, r0
 8000d30:	460f      	mov	r7, r1
 8000d32:	f7ff fc81 	bl	8000638 <__aeabi_dmul>
 8000d36:	f7ff ff57 	bl	8000be8 <__aeabi_d2uiz>
 8000d3a:	4604      	mov	r4, r0
 8000d3c:	f7ff fc02 	bl	8000544 <__aeabi_ui2d>
 8000d40:	4b07      	ldr	r3, [pc, #28]	; (8000d60 <__aeabi_d2ulz+0x38>)
 8000d42:	2200      	movs	r2, #0
 8000d44:	f7ff fc78 	bl	8000638 <__aeabi_dmul>
 8000d48:	4602      	mov	r2, r0
 8000d4a:	460b      	mov	r3, r1
 8000d4c:	4630      	mov	r0, r6
 8000d4e:	4639      	mov	r1, r7
 8000d50:	f7ff faba 	bl	80002c8 <__aeabi_dsub>
 8000d54:	f7ff ff48 	bl	8000be8 <__aeabi_d2uiz>
 8000d58:	4621      	mov	r1, r4
 8000d5a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d5c:	3df00000 	.word	0x3df00000
 8000d60:	41f00000 	.word	0x41f00000

08000d64 <__udivmoddi4>:
 8000d64:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d68:	9d08      	ldr	r5, [sp, #32]
 8000d6a:	4604      	mov	r4, r0
 8000d6c:	468c      	mov	ip, r1
 8000d6e:	2b00      	cmp	r3, #0
 8000d70:	f040 8083 	bne.w	8000e7a <__udivmoddi4+0x116>
 8000d74:	428a      	cmp	r2, r1
 8000d76:	4617      	mov	r7, r2
 8000d78:	d947      	bls.n	8000e0a <__udivmoddi4+0xa6>
 8000d7a:	fab2 f282 	clz	r2, r2
 8000d7e:	b142      	cbz	r2, 8000d92 <__udivmoddi4+0x2e>
 8000d80:	f1c2 0020 	rsb	r0, r2, #32
 8000d84:	fa24 f000 	lsr.w	r0, r4, r0
 8000d88:	4091      	lsls	r1, r2
 8000d8a:	4097      	lsls	r7, r2
 8000d8c:	ea40 0c01 	orr.w	ip, r0, r1
 8000d90:	4094      	lsls	r4, r2
 8000d92:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000d96:	0c23      	lsrs	r3, r4, #16
 8000d98:	fbbc f6f8 	udiv	r6, ip, r8
 8000d9c:	fa1f fe87 	uxth.w	lr, r7
 8000da0:	fb08 c116 	mls	r1, r8, r6, ip
 8000da4:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000da8:	fb06 f10e 	mul.w	r1, r6, lr
 8000dac:	4299      	cmp	r1, r3
 8000dae:	d909      	bls.n	8000dc4 <__udivmoddi4+0x60>
 8000db0:	18fb      	adds	r3, r7, r3
 8000db2:	f106 30ff 	add.w	r0, r6, #4294967295
 8000db6:	f080 8119 	bcs.w	8000fec <__udivmoddi4+0x288>
 8000dba:	4299      	cmp	r1, r3
 8000dbc:	f240 8116 	bls.w	8000fec <__udivmoddi4+0x288>
 8000dc0:	3e02      	subs	r6, #2
 8000dc2:	443b      	add	r3, r7
 8000dc4:	1a5b      	subs	r3, r3, r1
 8000dc6:	b2a4      	uxth	r4, r4
 8000dc8:	fbb3 f0f8 	udiv	r0, r3, r8
 8000dcc:	fb08 3310 	mls	r3, r8, r0, r3
 8000dd0:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000dd4:	fb00 fe0e 	mul.w	lr, r0, lr
 8000dd8:	45a6      	cmp	lr, r4
 8000dda:	d909      	bls.n	8000df0 <__udivmoddi4+0x8c>
 8000ddc:	193c      	adds	r4, r7, r4
 8000dde:	f100 33ff 	add.w	r3, r0, #4294967295
 8000de2:	f080 8105 	bcs.w	8000ff0 <__udivmoddi4+0x28c>
 8000de6:	45a6      	cmp	lr, r4
 8000de8:	f240 8102 	bls.w	8000ff0 <__udivmoddi4+0x28c>
 8000dec:	3802      	subs	r0, #2
 8000dee:	443c      	add	r4, r7
 8000df0:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000df4:	eba4 040e 	sub.w	r4, r4, lr
 8000df8:	2600      	movs	r6, #0
 8000dfa:	b11d      	cbz	r5, 8000e04 <__udivmoddi4+0xa0>
 8000dfc:	40d4      	lsrs	r4, r2
 8000dfe:	2300      	movs	r3, #0
 8000e00:	e9c5 4300 	strd	r4, r3, [r5]
 8000e04:	4631      	mov	r1, r6
 8000e06:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e0a:	b902      	cbnz	r2, 8000e0e <__udivmoddi4+0xaa>
 8000e0c:	deff      	udf	#255	; 0xff
 8000e0e:	fab2 f282 	clz	r2, r2
 8000e12:	2a00      	cmp	r2, #0
 8000e14:	d150      	bne.n	8000eb8 <__udivmoddi4+0x154>
 8000e16:	1bcb      	subs	r3, r1, r7
 8000e18:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e1c:	fa1f f887 	uxth.w	r8, r7
 8000e20:	2601      	movs	r6, #1
 8000e22:	fbb3 fcfe 	udiv	ip, r3, lr
 8000e26:	0c21      	lsrs	r1, r4, #16
 8000e28:	fb0e 331c 	mls	r3, lr, ip, r3
 8000e2c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e30:	fb08 f30c 	mul.w	r3, r8, ip
 8000e34:	428b      	cmp	r3, r1
 8000e36:	d907      	bls.n	8000e48 <__udivmoddi4+0xe4>
 8000e38:	1879      	adds	r1, r7, r1
 8000e3a:	f10c 30ff 	add.w	r0, ip, #4294967295
 8000e3e:	d202      	bcs.n	8000e46 <__udivmoddi4+0xe2>
 8000e40:	428b      	cmp	r3, r1
 8000e42:	f200 80e9 	bhi.w	8001018 <__udivmoddi4+0x2b4>
 8000e46:	4684      	mov	ip, r0
 8000e48:	1ac9      	subs	r1, r1, r3
 8000e4a:	b2a3      	uxth	r3, r4
 8000e4c:	fbb1 f0fe 	udiv	r0, r1, lr
 8000e50:	fb0e 1110 	mls	r1, lr, r0, r1
 8000e54:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000e58:	fb08 f800 	mul.w	r8, r8, r0
 8000e5c:	45a0      	cmp	r8, r4
 8000e5e:	d907      	bls.n	8000e70 <__udivmoddi4+0x10c>
 8000e60:	193c      	adds	r4, r7, r4
 8000e62:	f100 33ff 	add.w	r3, r0, #4294967295
 8000e66:	d202      	bcs.n	8000e6e <__udivmoddi4+0x10a>
 8000e68:	45a0      	cmp	r8, r4
 8000e6a:	f200 80d9 	bhi.w	8001020 <__udivmoddi4+0x2bc>
 8000e6e:	4618      	mov	r0, r3
 8000e70:	eba4 0408 	sub.w	r4, r4, r8
 8000e74:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 8000e78:	e7bf      	b.n	8000dfa <__udivmoddi4+0x96>
 8000e7a:	428b      	cmp	r3, r1
 8000e7c:	d909      	bls.n	8000e92 <__udivmoddi4+0x12e>
 8000e7e:	2d00      	cmp	r5, #0
 8000e80:	f000 80b1 	beq.w	8000fe6 <__udivmoddi4+0x282>
 8000e84:	2600      	movs	r6, #0
 8000e86:	e9c5 0100 	strd	r0, r1, [r5]
 8000e8a:	4630      	mov	r0, r6
 8000e8c:	4631      	mov	r1, r6
 8000e8e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e92:	fab3 f683 	clz	r6, r3
 8000e96:	2e00      	cmp	r6, #0
 8000e98:	d14a      	bne.n	8000f30 <__udivmoddi4+0x1cc>
 8000e9a:	428b      	cmp	r3, r1
 8000e9c:	d302      	bcc.n	8000ea4 <__udivmoddi4+0x140>
 8000e9e:	4282      	cmp	r2, r0
 8000ea0:	f200 80b8 	bhi.w	8001014 <__udivmoddi4+0x2b0>
 8000ea4:	1a84      	subs	r4, r0, r2
 8000ea6:	eb61 0103 	sbc.w	r1, r1, r3
 8000eaa:	2001      	movs	r0, #1
 8000eac:	468c      	mov	ip, r1
 8000eae:	2d00      	cmp	r5, #0
 8000eb0:	d0a8      	beq.n	8000e04 <__udivmoddi4+0xa0>
 8000eb2:	e9c5 4c00 	strd	r4, ip, [r5]
 8000eb6:	e7a5      	b.n	8000e04 <__udivmoddi4+0xa0>
 8000eb8:	f1c2 0320 	rsb	r3, r2, #32
 8000ebc:	fa20 f603 	lsr.w	r6, r0, r3
 8000ec0:	4097      	lsls	r7, r2
 8000ec2:	fa01 f002 	lsl.w	r0, r1, r2
 8000ec6:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000eca:	40d9      	lsrs	r1, r3
 8000ecc:	4330      	orrs	r0, r6
 8000ece:	0c03      	lsrs	r3, r0, #16
 8000ed0:	fbb1 f6fe 	udiv	r6, r1, lr
 8000ed4:	fa1f f887 	uxth.w	r8, r7
 8000ed8:	fb0e 1116 	mls	r1, lr, r6, r1
 8000edc:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000ee0:	fb06 f108 	mul.w	r1, r6, r8
 8000ee4:	4299      	cmp	r1, r3
 8000ee6:	fa04 f402 	lsl.w	r4, r4, r2
 8000eea:	d909      	bls.n	8000f00 <__udivmoddi4+0x19c>
 8000eec:	18fb      	adds	r3, r7, r3
 8000eee:	f106 3cff 	add.w	ip, r6, #4294967295
 8000ef2:	f080 808d 	bcs.w	8001010 <__udivmoddi4+0x2ac>
 8000ef6:	4299      	cmp	r1, r3
 8000ef8:	f240 808a 	bls.w	8001010 <__udivmoddi4+0x2ac>
 8000efc:	3e02      	subs	r6, #2
 8000efe:	443b      	add	r3, r7
 8000f00:	1a5b      	subs	r3, r3, r1
 8000f02:	b281      	uxth	r1, r0
 8000f04:	fbb3 f0fe 	udiv	r0, r3, lr
 8000f08:	fb0e 3310 	mls	r3, lr, r0, r3
 8000f0c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f10:	fb00 f308 	mul.w	r3, r0, r8
 8000f14:	428b      	cmp	r3, r1
 8000f16:	d907      	bls.n	8000f28 <__udivmoddi4+0x1c4>
 8000f18:	1879      	adds	r1, r7, r1
 8000f1a:	f100 3cff 	add.w	ip, r0, #4294967295
 8000f1e:	d273      	bcs.n	8001008 <__udivmoddi4+0x2a4>
 8000f20:	428b      	cmp	r3, r1
 8000f22:	d971      	bls.n	8001008 <__udivmoddi4+0x2a4>
 8000f24:	3802      	subs	r0, #2
 8000f26:	4439      	add	r1, r7
 8000f28:	1acb      	subs	r3, r1, r3
 8000f2a:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 8000f2e:	e778      	b.n	8000e22 <__udivmoddi4+0xbe>
 8000f30:	f1c6 0c20 	rsb	ip, r6, #32
 8000f34:	fa03 f406 	lsl.w	r4, r3, r6
 8000f38:	fa22 f30c 	lsr.w	r3, r2, ip
 8000f3c:	431c      	orrs	r4, r3
 8000f3e:	fa20 f70c 	lsr.w	r7, r0, ip
 8000f42:	fa01 f306 	lsl.w	r3, r1, r6
 8000f46:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 8000f4a:	fa21 f10c 	lsr.w	r1, r1, ip
 8000f4e:	431f      	orrs	r7, r3
 8000f50:	0c3b      	lsrs	r3, r7, #16
 8000f52:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f56:	fa1f f884 	uxth.w	r8, r4
 8000f5a:	fb0e 1119 	mls	r1, lr, r9, r1
 8000f5e:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000f62:	fb09 fa08 	mul.w	sl, r9, r8
 8000f66:	458a      	cmp	sl, r1
 8000f68:	fa02 f206 	lsl.w	r2, r2, r6
 8000f6c:	fa00 f306 	lsl.w	r3, r0, r6
 8000f70:	d908      	bls.n	8000f84 <__udivmoddi4+0x220>
 8000f72:	1861      	adds	r1, r4, r1
 8000f74:	f109 30ff 	add.w	r0, r9, #4294967295
 8000f78:	d248      	bcs.n	800100c <__udivmoddi4+0x2a8>
 8000f7a:	458a      	cmp	sl, r1
 8000f7c:	d946      	bls.n	800100c <__udivmoddi4+0x2a8>
 8000f7e:	f1a9 0902 	sub.w	r9, r9, #2
 8000f82:	4421      	add	r1, r4
 8000f84:	eba1 010a 	sub.w	r1, r1, sl
 8000f88:	b2bf      	uxth	r7, r7
 8000f8a:	fbb1 f0fe 	udiv	r0, r1, lr
 8000f8e:	fb0e 1110 	mls	r1, lr, r0, r1
 8000f92:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000f96:	fb00 f808 	mul.w	r8, r0, r8
 8000f9a:	45b8      	cmp	r8, r7
 8000f9c:	d907      	bls.n	8000fae <__udivmoddi4+0x24a>
 8000f9e:	19e7      	adds	r7, r4, r7
 8000fa0:	f100 31ff 	add.w	r1, r0, #4294967295
 8000fa4:	d22e      	bcs.n	8001004 <__udivmoddi4+0x2a0>
 8000fa6:	45b8      	cmp	r8, r7
 8000fa8:	d92c      	bls.n	8001004 <__udivmoddi4+0x2a0>
 8000faa:	3802      	subs	r0, #2
 8000fac:	4427      	add	r7, r4
 8000fae:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 8000fb2:	eba7 0708 	sub.w	r7, r7, r8
 8000fb6:	fba0 8902 	umull	r8, r9, r0, r2
 8000fba:	454f      	cmp	r7, r9
 8000fbc:	46c6      	mov	lr, r8
 8000fbe:	4649      	mov	r1, r9
 8000fc0:	d31a      	bcc.n	8000ff8 <__udivmoddi4+0x294>
 8000fc2:	d017      	beq.n	8000ff4 <__udivmoddi4+0x290>
 8000fc4:	b15d      	cbz	r5, 8000fde <__udivmoddi4+0x27a>
 8000fc6:	ebb3 020e 	subs.w	r2, r3, lr
 8000fca:	eb67 0701 	sbc.w	r7, r7, r1
 8000fce:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000fd2:	40f2      	lsrs	r2, r6
 8000fd4:	ea4c 0202 	orr.w	r2, ip, r2
 8000fd8:	40f7      	lsrs	r7, r6
 8000fda:	e9c5 2700 	strd	r2, r7, [r5]
 8000fde:	2600      	movs	r6, #0
 8000fe0:	4631      	mov	r1, r6
 8000fe2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000fe6:	462e      	mov	r6, r5
 8000fe8:	4628      	mov	r0, r5
 8000fea:	e70b      	b.n	8000e04 <__udivmoddi4+0xa0>
 8000fec:	4606      	mov	r6, r0
 8000fee:	e6e9      	b.n	8000dc4 <__udivmoddi4+0x60>
 8000ff0:	4618      	mov	r0, r3
 8000ff2:	e6fd      	b.n	8000df0 <__udivmoddi4+0x8c>
 8000ff4:	4543      	cmp	r3, r8
 8000ff6:	d2e5      	bcs.n	8000fc4 <__udivmoddi4+0x260>
 8000ff8:	ebb8 0e02 	subs.w	lr, r8, r2
 8000ffc:	eb69 0104 	sbc.w	r1, r9, r4
 8001000:	3801      	subs	r0, #1
 8001002:	e7df      	b.n	8000fc4 <__udivmoddi4+0x260>
 8001004:	4608      	mov	r0, r1
 8001006:	e7d2      	b.n	8000fae <__udivmoddi4+0x24a>
 8001008:	4660      	mov	r0, ip
 800100a:	e78d      	b.n	8000f28 <__udivmoddi4+0x1c4>
 800100c:	4681      	mov	r9, r0
 800100e:	e7b9      	b.n	8000f84 <__udivmoddi4+0x220>
 8001010:	4666      	mov	r6, ip
 8001012:	e775      	b.n	8000f00 <__udivmoddi4+0x19c>
 8001014:	4630      	mov	r0, r6
 8001016:	e74a      	b.n	8000eae <__udivmoddi4+0x14a>
 8001018:	f1ac 0c02 	sub.w	ip, ip, #2
 800101c:	4439      	add	r1, r7
 800101e:	e713      	b.n	8000e48 <__udivmoddi4+0xe4>
 8001020:	3802      	subs	r0, #2
 8001022:	443c      	add	r4, r7
 8001024:	e724      	b.n	8000e70 <__udivmoddi4+0x10c>
 8001026:	bf00      	nop

08001028 <__aeabi_idiv0>:
 8001028:	4770      	bx	lr
 800102a:	bf00      	nop

0800102c <MX_ADC1_Init>:
ADC_HandleTypeDef hadc2;
ADC_HandleTypeDef hadc3;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 800102c:	b580      	push	{r7, lr}
 800102e:	b088      	sub	sp, #32
 8001030:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 8001032:	f107 0314 	add.w	r3, r7, #20
 8001036:	2200      	movs	r2, #0
 8001038:	601a      	str	r2, [r3, #0]
 800103a:	605a      	str	r2, [r3, #4]
 800103c:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 800103e:	1d3b      	adds	r3, r7, #4
 8001040:	2200      	movs	r2, #0
 8001042:	601a      	str	r2, [r3, #0]
 8001044:	605a      	str	r2, [r3, #4]
 8001046:	609a      	str	r2, [r3, #8]
 8001048:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC1_Init 1 */

  /* USER CODE END ADC1_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 800104a:	4b2a      	ldr	r3, [pc, #168]	; (80010f4 <MX_ADC1_Init+0xc8>)
 800104c:	4a2a      	ldr	r2, [pc, #168]	; (80010f8 <MX_ADC1_Init+0xcc>)
 800104e:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8001050:	4b28      	ldr	r3, [pc, #160]	; (80010f4 <MX_ADC1_Init+0xc8>)
 8001052:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 8001056:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001058:	4b26      	ldr	r3, [pc, #152]	; (80010f4 <MX_ADC1_Init+0xc8>)
 800105a:	2200      	movs	r2, #0
 800105c:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = DISABLE;
 800105e:	4b25      	ldr	r3, [pc, #148]	; (80010f4 <MX_ADC1_Init+0xc8>)
 8001060:	2200      	movs	r2, #0
 8001062:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8001064:	4b23      	ldr	r3, [pc, #140]	; (80010f4 <MX_ADC1_Init+0xc8>)
 8001066:	2200      	movs	r2, #0
 8001068:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 800106a:	4b22      	ldr	r3, [pc, #136]	; (80010f4 <MX_ADC1_Init+0xc8>)
 800106c:	2200      	movs	r2, #0
 800106e:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8001072:	4b20      	ldr	r3, [pc, #128]	; (80010f4 <MX_ADC1_Init+0xc8>)
 8001074:	2200      	movs	r2, #0
 8001076:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001078:	4b1e      	ldr	r3, [pc, #120]	; (80010f4 <MX_ADC1_Init+0xc8>)
 800107a:	4a20      	ldr	r2, [pc, #128]	; (80010fc <MX_ADC1_Init+0xd0>)
 800107c:	629a      	str	r2, [r3, #40]	; 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800107e:	4b1d      	ldr	r3, [pc, #116]	; (80010f4 <MX_ADC1_Init+0xc8>)
 8001080:	2200      	movs	r2, #0
 8001082:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 1;
 8001084:	4b1b      	ldr	r3, [pc, #108]	; (80010f4 <MX_ADC1_Init+0xc8>)
 8001086:	2201      	movs	r2, #1
 8001088:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = DISABLE;
 800108a:	4b1a      	ldr	r3, [pc, #104]	; (80010f4 <MX_ADC1_Init+0xc8>)
 800108c:	2200      	movs	r2, #0
 800108e:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001092:	4b18      	ldr	r3, [pc, #96]	; (80010f4 <MX_ADC1_Init+0xc8>)
 8001094:	2201      	movs	r2, #1
 8001096:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001098:	4816      	ldr	r0, [pc, #88]	; (80010f4 <MX_ADC1_Init+0xc8>)
 800109a:	f005 ff59 	bl	8006f50 <HAL_ADC_Init>
 800109e:	4603      	mov	r3, r0
 80010a0:	2b00      	cmp	r3, #0
 80010a2:	d001      	beq.n	80010a8 <MX_ADC1_Init+0x7c>
  {
    Error_Handler();
 80010a4:	f004 f976 	bl	8005394 <Error_Handler>
  }
  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_TRIPLEMODE_REGSIMULT;
 80010a8:	2316      	movs	r3, #22
 80010aa:	617b      	str	r3, [r7, #20]
  multimode.DMAAccessMode = ADC_DMAACCESSMODE_DISABLED;
 80010ac:	2300      	movs	r3, #0
 80010ae:	61bb      	str	r3, [r7, #24]
  multimode.TwoSamplingDelay = ADC_TWOSAMPLINGDELAY_5CYCLES;
 80010b0:	2300      	movs	r3, #0
 80010b2:	61fb      	str	r3, [r7, #28]
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 80010b4:	f107 0314 	add.w	r3, r7, #20
 80010b8:	4619      	mov	r1, r3
 80010ba:	480e      	ldr	r0, [pc, #56]	; (80010f4 <MX_ADC1_Init+0xc8>)
 80010bc:	f006 fb24 	bl	8007708 <HAL_ADCEx_MultiModeConfigChannel>
 80010c0:	4603      	mov	r3, r0
 80010c2:	2b00      	cmp	r3, #0
 80010c4:	d001      	beq.n	80010ca <MX_ADC1_Init+0x9e>
  {
    Error_Handler();
 80010c6:	f004 f965 	bl	8005394 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_10;
 80010ca:	230a      	movs	r3, #10
 80010cc:	607b      	str	r3, [r7, #4]
  sConfig.Rank = 1;
 80010ce:	2301      	movs	r3, #1
 80010d0:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 80010d2:	2300      	movs	r3, #0
 80010d4:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80010d6:	1d3b      	adds	r3, r7, #4
 80010d8:	4619      	mov	r1, r3
 80010da:	4806      	ldr	r0, [pc, #24]	; (80010f4 <MX_ADC1_Init+0xc8>)
 80010dc:	f006 f8e6 	bl	80072ac <HAL_ADC_ConfigChannel>
 80010e0:	4603      	mov	r3, r0
 80010e2:	2b00      	cmp	r3, #0
 80010e4:	d001      	beq.n	80010ea <MX_ADC1_Init+0xbe>
  {
    Error_Handler();
 80010e6:	f004 f955 	bl	8005394 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80010ea:	bf00      	nop
 80010ec:	3720      	adds	r7, #32
 80010ee:	46bd      	mov	sp, r7
 80010f0:	bd80      	pop	{r7, pc}
 80010f2:	bf00      	nop
 80010f4:	200002a8 	.word	0x200002a8
 80010f8:	40012000 	.word	0x40012000
 80010fc:	0f000001 	.word	0x0f000001

08001100 <MX_ADC2_Init>:
/* ADC2 init function */
void MX_ADC2_Init(void)
{
 8001100:	b580      	push	{r7, lr}
 8001102:	b084      	sub	sp, #16
 8001104:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001106:	463b      	mov	r3, r7
 8001108:	2200      	movs	r2, #0
 800110a:	601a      	str	r2, [r3, #0]
 800110c:	605a      	str	r2, [r3, #4]
 800110e:	609a      	str	r2, [r3, #8]
 8001110:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC2_Init 1 */

  /* USER CODE END ADC2_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc2.Instance = ADC2;
 8001112:	4b1e      	ldr	r3, [pc, #120]	; (800118c <MX_ADC2_Init+0x8c>)
 8001114:	4a1e      	ldr	r2, [pc, #120]	; (8001190 <MX_ADC2_Init+0x90>)
 8001116:	601a      	str	r2, [r3, #0]
  hadc2.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8001118:	4b1c      	ldr	r3, [pc, #112]	; (800118c <MX_ADC2_Init+0x8c>)
 800111a:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 800111e:	605a      	str	r2, [r3, #4]
  hadc2.Init.Resolution = ADC_RESOLUTION_12B;
 8001120:	4b1a      	ldr	r3, [pc, #104]	; (800118c <MX_ADC2_Init+0x8c>)
 8001122:	2200      	movs	r2, #0
 8001124:	609a      	str	r2, [r3, #8]
  hadc2.Init.ScanConvMode = DISABLE;
 8001126:	4b19      	ldr	r3, [pc, #100]	; (800118c <MX_ADC2_Init+0x8c>)
 8001128:	2200      	movs	r2, #0
 800112a:	611a      	str	r2, [r3, #16]
  hadc2.Init.ContinuousConvMode = DISABLE;
 800112c:	4b17      	ldr	r3, [pc, #92]	; (800118c <MX_ADC2_Init+0x8c>)
 800112e:	2200      	movs	r2, #0
 8001130:	761a      	strb	r2, [r3, #24]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 8001132:	4b16      	ldr	r3, [pc, #88]	; (800118c <MX_ADC2_Init+0x8c>)
 8001134:	2200      	movs	r2, #0
 8001136:	f883 2020 	strb.w	r2, [r3, #32]
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800113a:	4b14      	ldr	r3, [pc, #80]	; (800118c <MX_ADC2_Init+0x8c>)
 800113c:	2200      	movs	r2, #0
 800113e:	60da      	str	r2, [r3, #12]
  hadc2.Init.NbrOfConversion = 1;
 8001140:	4b12      	ldr	r3, [pc, #72]	; (800118c <MX_ADC2_Init+0x8c>)
 8001142:	2201      	movs	r2, #1
 8001144:	61da      	str	r2, [r3, #28]
  hadc2.Init.DMAContinuousRequests = DISABLE;
 8001146:	4b11      	ldr	r3, [pc, #68]	; (800118c <MX_ADC2_Init+0x8c>)
 8001148:	2200      	movs	r2, #0
 800114a:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc2.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800114e:	4b0f      	ldr	r3, [pc, #60]	; (800118c <MX_ADC2_Init+0x8c>)
 8001150:	2201      	movs	r2, #1
 8001152:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 8001154:	480d      	ldr	r0, [pc, #52]	; (800118c <MX_ADC2_Init+0x8c>)
 8001156:	f005 fefb 	bl	8006f50 <HAL_ADC_Init>
 800115a:	4603      	mov	r3, r0
 800115c:	2b00      	cmp	r3, #0
 800115e:	d001      	beq.n	8001164 <MX_ADC2_Init+0x64>
  {
    Error_Handler();
 8001160:	f004 f918 	bl	8005394 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_11;
 8001164:	230b      	movs	r3, #11
 8001166:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8001168:	2301      	movs	r3, #1
 800116a:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 800116c:	2300      	movs	r3, #0
 800116e:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8001170:	463b      	mov	r3, r7
 8001172:	4619      	mov	r1, r3
 8001174:	4805      	ldr	r0, [pc, #20]	; (800118c <MX_ADC2_Init+0x8c>)
 8001176:	f006 f899 	bl	80072ac <HAL_ADC_ConfigChannel>
 800117a:	4603      	mov	r3, r0
 800117c:	2b00      	cmp	r3, #0
 800117e:	d001      	beq.n	8001184 <MX_ADC2_Init+0x84>
  {
    Error_Handler();
 8001180:	f004 f908 	bl	8005394 <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 8001184:	bf00      	nop
 8001186:	3710      	adds	r7, #16
 8001188:	46bd      	mov	sp, r7
 800118a:	bd80      	pop	{r7, pc}
 800118c:	20000260 	.word	0x20000260
 8001190:	40012100 	.word	0x40012100

08001194 <MX_ADC3_Init>:
/* ADC3 init function */
void MX_ADC3_Init(void)
{
 8001194:	b580      	push	{r7, lr}
 8001196:	b084      	sub	sp, #16
 8001198:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC3_Init 0 */

  /* USER CODE END ADC3_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800119a:	463b      	mov	r3, r7
 800119c:	2200      	movs	r2, #0
 800119e:	601a      	str	r2, [r3, #0]
 80011a0:	605a      	str	r2, [r3, #4]
 80011a2:	609a      	str	r2, [r3, #8]
 80011a4:	60da      	str	r2, [r3, #12]
  /* USER CODE BEGIN ADC3_Init 1 */

  /* USER CODE END ADC3_Init 1 */
  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc3.Instance = ADC3;
 80011a6:	4b1e      	ldr	r3, [pc, #120]	; (8001220 <MX_ADC3_Init+0x8c>)
 80011a8:	4a1e      	ldr	r2, [pc, #120]	; (8001224 <MX_ADC3_Init+0x90>)
 80011aa:	601a      	str	r2, [r3, #0]
  hadc3.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80011ac:	4b1c      	ldr	r3, [pc, #112]	; (8001220 <MX_ADC3_Init+0x8c>)
 80011ae:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 80011b2:	605a      	str	r2, [r3, #4]
  hadc3.Init.Resolution = ADC_RESOLUTION_12B;
 80011b4:	4b1a      	ldr	r3, [pc, #104]	; (8001220 <MX_ADC3_Init+0x8c>)
 80011b6:	2200      	movs	r2, #0
 80011b8:	609a      	str	r2, [r3, #8]
  hadc3.Init.ScanConvMode = DISABLE;
 80011ba:	4b19      	ldr	r3, [pc, #100]	; (8001220 <MX_ADC3_Init+0x8c>)
 80011bc:	2200      	movs	r2, #0
 80011be:	611a      	str	r2, [r3, #16]
  hadc3.Init.ContinuousConvMode = DISABLE;
 80011c0:	4b17      	ldr	r3, [pc, #92]	; (8001220 <MX_ADC3_Init+0x8c>)
 80011c2:	2200      	movs	r2, #0
 80011c4:	761a      	strb	r2, [r3, #24]
  hadc3.Init.DiscontinuousConvMode = DISABLE;
 80011c6:	4b16      	ldr	r3, [pc, #88]	; (8001220 <MX_ADC3_Init+0x8c>)
 80011c8:	2200      	movs	r2, #0
 80011ca:	f883 2020 	strb.w	r2, [r3, #32]
  hadc3.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80011ce:	4b14      	ldr	r3, [pc, #80]	; (8001220 <MX_ADC3_Init+0x8c>)
 80011d0:	2200      	movs	r2, #0
 80011d2:	60da      	str	r2, [r3, #12]
  hadc3.Init.NbrOfConversion = 1;
 80011d4:	4b12      	ldr	r3, [pc, #72]	; (8001220 <MX_ADC3_Init+0x8c>)
 80011d6:	2201      	movs	r2, #1
 80011d8:	61da      	str	r2, [r3, #28]
  hadc3.Init.DMAContinuousRequests = DISABLE;
 80011da:	4b11      	ldr	r3, [pc, #68]	; (8001220 <MX_ADC3_Init+0x8c>)
 80011dc:	2200      	movs	r2, #0
 80011de:	f883 2030 	strb.w	r2, [r3, #48]	; 0x30
  hadc3.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 80011e2:	4b0f      	ldr	r3, [pc, #60]	; (8001220 <MX_ADC3_Init+0x8c>)
 80011e4:	2201      	movs	r2, #1
 80011e6:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc3) != HAL_OK)
 80011e8:	480d      	ldr	r0, [pc, #52]	; (8001220 <MX_ADC3_Init+0x8c>)
 80011ea:	f005 feb1 	bl	8006f50 <HAL_ADC_Init>
 80011ee:	4603      	mov	r3, r0
 80011f0:	2b00      	cmp	r3, #0
 80011f2:	d001      	beq.n	80011f8 <MX_ADC3_Init+0x64>
  {
    Error_Handler();
 80011f4:	f004 f8ce 	bl	8005394 <Error_Handler>
  }
  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 80011f8:	2300      	movs	r3, #0
 80011fa:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 80011fc:	2301      	movs	r3, #1
 80011fe:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_3CYCLES;
 8001200:	2300      	movs	r3, #0
 8001202:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc3, &sConfig) != HAL_OK)
 8001204:	463b      	mov	r3, r7
 8001206:	4619      	mov	r1, r3
 8001208:	4805      	ldr	r0, [pc, #20]	; (8001220 <MX_ADC3_Init+0x8c>)
 800120a:	f006 f84f 	bl	80072ac <HAL_ADC_ConfigChannel>
 800120e:	4603      	mov	r3, r0
 8001210:	2b00      	cmp	r3, #0
 8001212:	d001      	beq.n	8001218 <MX_ADC3_Init+0x84>
  {
    Error_Handler();
 8001214:	f004 f8be 	bl	8005394 <Error_Handler>
  }
  /* USER CODE BEGIN ADC3_Init 2 */

  /* USER CODE END ADC3_Init 2 */

}
 8001218:	bf00      	nop
 800121a:	3710      	adds	r7, #16
 800121c:	46bd      	mov	sp, r7
 800121e:	bd80      	pop	{r7, pc}
 8001220:	200002f0 	.word	0x200002f0
 8001224:	40012200 	.word	0x40012200

08001228 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8001228:	b580      	push	{r7, lr}
 800122a:	b08e      	sub	sp, #56	; 0x38
 800122c:	af00      	add	r7, sp, #0
 800122e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001230:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001234:	2200      	movs	r2, #0
 8001236:	601a      	str	r2, [r3, #0]
 8001238:	605a      	str	r2, [r3, #4]
 800123a:	609a      	str	r2, [r3, #8]
 800123c:	60da      	str	r2, [r3, #12]
 800123e:	611a      	str	r2, [r3, #16]
  if(adcHandle->Instance==ADC1)
 8001240:	687b      	ldr	r3, [r7, #4]
 8001242:	681b      	ldr	r3, [r3, #0]
 8001244:	4a45      	ldr	r2, [pc, #276]	; (800135c <HAL_ADC_MspInit+0x134>)
 8001246:	4293      	cmp	r3, r2
 8001248:	d128      	bne.n	800129c <HAL_ADC_MspInit+0x74>
  {
  /* USER CODE BEGIN ADC1_MspInit 0 */

  /* USER CODE END ADC1_MspInit 0 */
    /* ADC1 clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 800124a:	2300      	movs	r3, #0
 800124c:	623b      	str	r3, [r7, #32]
 800124e:	4b44      	ldr	r3, [pc, #272]	; (8001360 <HAL_ADC_MspInit+0x138>)
 8001250:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001252:	4a43      	ldr	r2, [pc, #268]	; (8001360 <HAL_ADC_MspInit+0x138>)
 8001254:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8001258:	6453      	str	r3, [r2, #68]	; 0x44
 800125a:	4b41      	ldr	r3, [pc, #260]	; (8001360 <HAL_ADC_MspInit+0x138>)
 800125c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800125e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001262:	623b      	str	r3, [r7, #32]
 8001264:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001266:	2300      	movs	r3, #0
 8001268:	61fb      	str	r3, [r7, #28]
 800126a:	4b3d      	ldr	r3, [pc, #244]	; (8001360 <HAL_ADC_MspInit+0x138>)
 800126c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800126e:	4a3c      	ldr	r2, [pc, #240]	; (8001360 <HAL_ADC_MspInit+0x138>)
 8001270:	f043 0304 	orr.w	r3, r3, #4
 8001274:	6313      	str	r3, [r2, #48]	; 0x30
 8001276:	4b3a      	ldr	r3, [pc, #232]	; (8001360 <HAL_ADC_MspInit+0x138>)
 8001278:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800127a:	f003 0304 	and.w	r3, r3, #4
 800127e:	61fb      	str	r3, [r7, #28]
 8001280:	69fb      	ldr	r3, [r7, #28]
    /**ADC1 GPIO Configuration
    PC0     ------> ADC1_IN10
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001282:	2301      	movs	r3, #1
 8001284:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001286:	2303      	movs	r3, #3
 8001288:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800128a:	2300      	movs	r3, #0
 800128c:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800128e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8001292:	4619      	mov	r1, r3
 8001294:	4833      	ldr	r0, [pc, #204]	; (8001364 <HAL_ADC_MspInit+0x13c>)
 8001296:	f007 fa67 	bl	8008768 <HAL_GPIO_Init>

  /* USER CODE BEGIN ADC3_MspInit 1 */

  /* USER CODE END ADC3_MspInit 1 */
  }
}
 800129a:	e05a      	b.n	8001352 <HAL_ADC_MspInit+0x12a>
  else if(adcHandle->Instance==ADC2)
 800129c:	687b      	ldr	r3, [r7, #4]
 800129e:	681b      	ldr	r3, [r3, #0]
 80012a0:	4a31      	ldr	r2, [pc, #196]	; (8001368 <HAL_ADC_MspInit+0x140>)
 80012a2:	4293      	cmp	r3, r2
 80012a4:	d128      	bne.n	80012f8 <HAL_ADC_MspInit+0xd0>
    __HAL_RCC_ADC2_CLK_ENABLE();
 80012a6:	2300      	movs	r3, #0
 80012a8:	61bb      	str	r3, [r7, #24]
 80012aa:	4b2d      	ldr	r3, [pc, #180]	; (8001360 <HAL_ADC_MspInit+0x138>)
 80012ac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80012ae:	4a2c      	ldr	r2, [pc, #176]	; (8001360 <HAL_ADC_MspInit+0x138>)
 80012b0:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80012b4:	6453      	str	r3, [r2, #68]	; 0x44
 80012b6:	4b2a      	ldr	r3, [pc, #168]	; (8001360 <HAL_ADC_MspInit+0x138>)
 80012b8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80012ba:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80012be:	61bb      	str	r3, [r7, #24]
 80012c0:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80012c2:	2300      	movs	r3, #0
 80012c4:	617b      	str	r3, [r7, #20]
 80012c6:	4b26      	ldr	r3, [pc, #152]	; (8001360 <HAL_ADC_MspInit+0x138>)
 80012c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012ca:	4a25      	ldr	r2, [pc, #148]	; (8001360 <HAL_ADC_MspInit+0x138>)
 80012cc:	f043 0304 	orr.w	r3, r3, #4
 80012d0:	6313      	str	r3, [r2, #48]	; 0x30
 80012d2:	4b23      	ldr	r3, [pc, #140]	; (8001360 <HAL_ADC_MspInit+0x138>)
 80012d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80012d6:	f003 0304 	and.w	r3, r3, #4
 80012da:	617b      	str	r3, [r7, #20]
 80012dc:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 80012de:	2302      	movs	r3, #2
 80012e0:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80012e2:	2303      	movs	r3, #3
 80012e4:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012e6:	2300      	movs	r3, #0
 80012e8:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80012ea:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80012ee:	4619      	mov	r1, r3
 80012f0:	481c      	ldr	r0, [pc, #112]	; (8001364 <HAL_ADC_MspInit+0x13c>)
 80012f2:	f007 fa39 	bl	8008768 <HAL_GPIO_Init>
}
 80012f6:	e02c      	b.n	8001352 <HAL_ADC_MspInit+0x12a>
  else if(adcHandle->Instance==ADC3)
 80012f8:	687b      	ldr	r3, [r7, #4]
 80012fa:	681b      	ldr	r3, [r3, #0]
 80012fc:	4a1b      	ldr	r2, [pc, #108]	; (800136c <HAL_ADC_MspInit+0x144>)
 80012fe:	4293      	cmp	r3, r2
 8001300:	d127      	bne.n	8001352 <HAL_ADC_MspInit+0x12a>
    __HAL_RCC_ADC3_CLK_ENABLE();
 8001302:	2300      	movs	r3, #0
 8001304:	613b      	str	r3, [r7, #16]
 8001306:	4b16      	ldr	r3, [pc, #88]	; (8001360 <HAL_ADC_MspInit+0x138>)
 8001308:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800130a:	4a15      	ldr	r2, [pc, #84]	; (8001360 <HAL_ADC_MspInit+0x138>)
 800130c:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8001310:	6453      	str	r3, [r2, #68]	; 0x44
 8001312:	4b13      	ldr	r3, [pc, #76]	; (8001360 <HAL_ADC_MspInit+0x138>)
 8001314:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001316:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800131a:	613b      	str	r3, [r7, #16]
 800131c:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800131e:	2300      	movs	r3, #0
 8001320:	60fb      	str	r3, [r7, #12]
 8001322:	4b0f      	ldr	r3, [pc, #60]	; (8001360 <HAL_ADC_MspInit+0x138>)
 8001324:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001326:	4a0e      	ldr	r2, [pc, #56]	; (8001360 <HAL_ADC_MspInit+0x138>)
 8001328:	f043 0301 	orr.w	r3, r3, #1
 800132c:	6313      	str	r3, [r2, #48]	; 0x30
 800132e:	4b0c      	ldr	r3, [pc, #48]	; (8001360 <HAL_ADC_MspInit+0x138>)
 8001330:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001332:	f003 0301 	and.w	r3, r3, #1
 8001336:	60fb      	str	r3, [r7, #12]
 8001338:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 800133a:	2301      	movs	r3, #1
 800133c:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800133e:	2303      	movs	r3, #3
 8001340:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001342:	2300      	movs	r3, #0
 8001344:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001346:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800134a:	4619      	mov	r1, r3
 800134c:	4808      	ldr	r0, [pc, #32]	; (8001370 <HAL_ADC_MspInit+0x148>)
 800134e:	f007 fa0b 	bl	8008768 <HAL_GPIO_Init>
}
 8001352:	bf00      	nop
 8001354:	3738      	adds	r7, #56	; 0x38
 8001356:	46bd      	mov	sp, r7
 8001358:	bd80      	pop	{r7, pc}
 800135a:	bf00      	nop
 800135c:	40012000 	.word	0x40012000
 8001360:	40023800 	.word	0x40023800
 8001364:	40020800 	.word	0x40020800
 8001368:	40012100 	.word	0x40012100
 800136c:	40012200 	.word	0x40012200
 8001370:	40020000 	.word	0x40020000

08001374 <order_phases>:
#include <stdio.h>
#include <stdlib.h>
#include "usart.h"
#include "math_ops.h"

void order_phases(EncoderStruct *encoder, ControllerStruct *controller, CalStruct * cal, int loop_count){
 8001374:	b5b0      	push	{r4, r5, r7, lr}
 8001376:	b088      	sub	sp, #32
 8001378:	af02      	add	r7, sp, #8
 800137a:	60f8      	str	r0, [r7, #12]
 800137c:	60b9      	str	r1, [r7, #8]
 800137e:	607a      	str	r2, [r7, #4]
 8001380:	603b      	str	r3, [r7, #0]
	/* Checks phase order, to ensure that positive Q current produces
	   torque in the positive direction wrt the position sensor */
	PHASE_ORDER = 0;
 8001382:	4b76      	ldr	r3, [pc, #472]	; (800155c <order_phases+0x1e8>)
 8001384:	2200      	movs	r2, #0
 8001386:	601a      	str	r2, [r3, #0]

	if(!cal->started){
 8001388:	687b      	ldr	r3, [r7, #4]
 800138a:	7c1b      	ldrb	r3, [r3, #16]
 800138c:	2b00      	cmp	r3, #0
 800138e:	d108      	bne.n	80013a2 <order_phases+0x2e>
		printf("Checking phase sign, pole pairs\r\n");
 8001390:	4873      	ldr	r0, [pc, #460]	; (8001560 <order_phases+0x1ec>)
 8001392:	f00b fbf7 	bl	800cb84 <puts>
		cal->started = 1;
 8001396:	687b      	ldr	r3, [r7, #4]
 8001398:	2201      	movs	r2, #1
 800139a:	741a      	strb	r2, [r3, #16]
		cal->start_count = loop_count;
 800139c:	687b      	ldr	r3, [r7, #4]
 800139e:	683a      	ldr	r2, [r7, #0]
 80013a0:	60da      	str	r2, [r3, #12]
	}
	cal->time = (float)(loop_count - cal->start_count)*DT;
 80013a2:	687b      	ldr	r3, [r7, #4]
 80013a4:	68db      	ldr	r3, [r3, #12]
 80013a6:	683a      	ldr	r2, [r7, #0]
 80013a8:	1ad3      	subs	r3, r2, r3
 80013aa:	ee07 3a90 	vmov	s15, r3
 80013ae:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80013b2:	ed9f 7a6c 	vldr	s14, [pc, #432]	; 8001564 <order_phases+0x1f0>
 80013b6:	ee67 7a87 	vmul.f32	s15, s15, s14
 80013ba:	687b      	ldr	r3, [r7, #4]
 80013bc:	edc3 7a05 	vstr	s15, [r3, #20]

    if(cal->time < T1){
 80013c0:	687b      	ldr	r3, [r7, #4]
 80013c2:	edd3 7a05 	vldr	s15, [r3, #20]
 80013c6:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80013ca:	eef4 7ac7 	vcmpe.f32	s15, s14
 80013ce:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80013d2:	d528      	bpl.n	8001426 <order_phases+0xb2>
        // Set voltage angle to zero, wait for rotor position to settle
        cal->theta_ref = 0;//W_CAL*cal->time;
 80013d4:	687b      	ldr	r3, [r7, #4]
 80013d6:	f04f 0200 	mov.w	r2, #0
 80013da:	609a      	str	r2, [r3, #8]
        cal->cal_position.elec_angle = cal->theta_ref;
 80013dc:	687b      	ldr	r3, [r7, #4]
 80013de:	689a      	ldr	r2, [r3, #8]
 80013e0:	687b      	ldr	r3, [r7, #4]
 80013e2:	f503 4302 	add.w	r3, r3, #33280	; 0x8200
 80013e6:	3388      	adds	r3, #136	; 0x88
 80013e8:	601a      	str	r2, [r3, #0]
        cal->cal_position.elec_velocity = 0;
 80013ea:	687b      	ldr	r3, [r7, #4]
 80013ec:	f503 4302 	add.w	r3, r3, #33280	; 0x8200
 80013f0:	3390      	adds	r3, #144	; 0x90
 80013f2:	f04f 0200 	mov.w	r2, #0
 80013f6:	601a      	str	r2, [r3, #0]
        controller->i_d_des = I_CAL;
 80013f8:	4b5b      	ldr	r3, [pc, #364]	; (8001568 <order_phases+0x1f4>)
 80013fa:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80013fc:	68bb      	ldr	r3, [r7, #8]
 80013fe:	f8c3 20ac 	str.w	r2, [r3, #172]	; 0xac
        controller->i_q_des = 0.0f;
 8001402:	68bb      	ldr	r3, [r7, #8]
 8001404:	f04f 0200 	mov.w	r2, #0
 8001408:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
        commutate(controller, &cal->cal_position);
 800140c:	687b      	ldr	r3, [r7, #4]
 800140e:	f503 4302 	add.w	r3, r3, #33280	; 0x8200
 8001412:	332c      	adds	r3, #44	; 0x2c
 8001414:	4619      	mov	r1, r3
 8001416:	68b8      	ldr	r0, [r7, #8]
 8001418:	f001 fdc0 	bl	8002f9c <commutate>
    	cal->theta_start = encoder->angle_multiturn[0];
 800141c:	68fb      	ldr	r3, [r7, #12]
 800141e:	68da      	ldr	r2, [r3, #12]
 8001420:	687b      	ldr	r3, [r7, #4]
 8001422:	619a      	str	r2, [r3, #24]
    	return;
 8001424:	e096      	b.n	8001554 <order_phases+0x1e0>
    }

    else if(cal->time < T1+2.0f*PI_F/W_CAL){
 8001426:	687b      	ldr	r3, [r7, #4]
 8001428:	edd3 7a05 	vldr	s15, [r3, #20]
 800142c:	ed9f 7a4f 	vldr	s14, [pc, #316]	; 800156c <order_phases+0x1f8>
 8001430:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001434:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001438:	d51d      	bpl.n	8001476 <order_phases+0x102>
    	// rotate voltage vector through one electrical cycle
    	cal->theta_ref = W_CAL*(cal->time-T1);
 800143a:	687b      	ldr	r3, [r7, #4]
 800143c:	edd3 7a05 	vldr	s15, [r3, #20]
 8001440:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8001444:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8001448:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 800144c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001450:	687b      	ldr	r3, [r7, #4]
 8001452:	edc3 7a02 	vstr	s15, [r3, #8]
    	cal->cal_position.elec_angle = cal->theta_ref;
 8001456:	687b      	ldr	r3, [r7, #4]
 8001458:	689a      	ldr	r2, [r3, #8]
 800145a:	687b      	ldr	r3, [r7, #4]
 800145c:	f503 4302 	add.w	r3, r3, #33280	; 0x8200
 8001460:	3388      	adds	r3, #136	; 0x88
 8001462:	601a      	str	r2, [r3, #0]
		commutate(controller, &cal->cal_position);
 8001464:	687b      	ldr	r3, [r7, #4]
 8001466:	f503 4302 	add.w	r3, r3, #33280	; 0x8200
 800146a:	332c      	adds	r3, #44	; 0x2c
 800146c:	4619      	mov	r1, r3
 800146e:	68b8      	ldr	r0, [r7, #8]
 8001470:	f001 fd94 	bl	8002f9c <commutate>
    	return;
 8001474:	e06e      	b.n	8001554 <order_phases+0x1e0>
    }

	reset_foc(controller);
 8001476:	68b8      	ldr	r0, [r7, #8]
 8001478:	f001 fc76 	bl	8002d68 <reset_foc>

	float theta_end = encoder->angle_multiturn[0];
 800147c:	68fb      	ldr	r3, [r7, #12]
 800147e:	68db      	ldr	r3, [r3, #12]
 8001480:	617b      	str	r3, [r7, #20]
	cal->ppairs = round(2.0f*PI_F/fabsf(theta_end-cal->theta_start));
 8001482:	687b      	ldr	r3, [r7, #4]
 8001484:	edd3 7a06 	vldr	s15, [r3, #24]
 8001488:	ed97 7a05 	vldr	s14, [r7, #20]
 800148c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001490:	eef0 7ae7 	vabs.f32	s15, s15
 8001494:	ed9f 7a36 	vldr	s14, [pc, #216]	; 8001570 <order_phases+0x1fc>
 8001498:	eec7 6a27 	vdiv.f32	s13, s14, s15
 800149c:	ee16 0a90 	vmov	r0, s13
 80014a0:	f7ff f872 	bl	8000588 <__aeabi_f2d>
 80014a4:	4602      	mov	r2, r0
 80014a6:	460b      	mov	r3, r1
 80014a8:	ec43 2b10 	vmov	d0, r2, r3
 80014ac:	f00a faca 	bl	800ba44 <round>
 80014b0:	ec53 2b10 	vmov	r2, r3, d0
 80014b4:	4610      	mov	r0, r2
 80014b6:	4619      	mov	r1, r3
 80014b8:	f7ff fb96 	bl	8000be8 <__aeabi_d2uiz>
 80014bc:	4603      	mov	r3, r0
 80014be:	b2da      	uxtb	r2, r3
 80014c0:	687b      	ldr	r3, [r7, #4]
 80014c2:	701a      	strb	r2, [r3, #0]

	if(cal->theta_start < theta_end){
 80014c4:	687b      	ldr	r3, [r7, #4]
 80014c6:	edd3 7a06 	vldr	s15, [r3, #24]
 80014ca:	ed97 7a05 	vldr	s14, [r7, #20]
 80014ce:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80014d2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80014d6:	dd07      	ble.n	80014e8 <order_phases+0x174>
		cal->phase_order = 0;
 80014d8:	687b      	ldr	r3, [r7, #4]
 80014da:	2200      	movs	r2, #0
 80014dc:	f883 2020 	strb.w	r2, [r3, #32]
		printf("Phase order correct\r\n");
 80014e0:	4824      	ldr	r0, [pc, #144]	; (8001574 <order_phases+0x200>)
 80014e2:	f00b fb4f 	bl	800cb84 <puts>
 80014e6:	e006      	b.n	80014f6 <order_phases+0x182>
	}
	else{
		cal->phase_order = 1;
 80014e8:	687b      	ldr	r3, [r7, #4]
 80014ea:	2201      	movs	r2, #1
 80014ec:	f883 2020 	strb.w	r2, [r3, #32]
		printf("Swapping phase sign\r\n");
 80014f0:	4821      	ldr	r0, [pc, #132]	; (8001578 <order_phases+0x204>)
 80014f2:	f00b fb47 	bl	800cb84 <puts>
	}
    printf("Pole Pairs: %d\r\n", cal->ppairs);
 80014f6:	687b      	ldr	r3, [r7, #4]
 80014f8:	781b      	ldrb	r3, [r3, #0]
 80014fa:	4619      	mov	r1, r3
 80014fc:	481f      	ldr	r0, [pc, #124]	; (800157c <order_phases+0x208>)
 80014fe:	f00b fabb 	bl	800ca78 <iprintf>
    printf("Start: %.3f   End: %.3f\r\n", cal->theta_start, theta_end);
 8001502:	687b      	ldr	r3, [r7, #4]
 8001504:	699b      	ldr	r3, [r3, #24]
 8001506:	4618      	mov	r0, r3
 8001508:	f7ff f83e 	bl	8000588 <__aeabi_f2d>
 800150c:	4604      	mov	r4, r0
 800150e:	460d      	mov	r5, r1
 8001510:	6978      	ldr	r0, [r7, #20]
 8001512:	f7ff f839 	bl	8000588 <__aeabi_f2d>
 8001516:	4602      	mov	r2, r0
 8001518:	460b      	mov	r3, r1
 800151a:	e9cd 2300 	strd	r2, r3, [sp]
 800151e:	4622      	mov	r2, r4
 8001520:	462b      	mov	r3, r5
 8001522:	4817      	ldr	r0, [pc, #92]	; (8001580 <order_phases+0x20c>)
 8001524:	f00b faa8 	bl	800ca78 <iprintf>
    PHASE_ORDER = cal->phase_order;
 8001528:	687b      	ldr	r3, [r7, #4]
 800152a:	f893 3020 	ldrb.w	r3, [r3, #32]
 800152e:	461a      	mov	r2, r3
 8001530:	4b0a      	ldr	r3, [pc, #40]	; (800155c <order_phases+0x1e8>)
 8001532:	601a      	str	r2, [r3, #0]
    PPAIRS = (float)cal->ppairs;
 8001534:	687b      	ldr	r3, [r7, #4]
 8001536:	781b      	ldrb	r3, [r3, #0]
 8001538:	ee07 3a90 	vmov	s15, r3
 800153c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001540:	4b09      	ldr	r3, [pc, #36]	; (8001568 <order_phases+0x1f4>)
 8001542:	edc3 7a0a 	vstr	s15, [r3, #40]	; 0x28
    cal->started = 0;
 8001546:	687b      	ldr	r3, [r7, #4]
 8001548:	2200      	movs	r2, #0
 800154a:	741a      	strb	r2, [r3, #16]
    cal->done_ordering = 1;	// Finished checking phase order
 800154c:	687b      	ldr	r3, [r7, #4]
 800154e:	2201      	movs	r2, #1
 8001550:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
}
 8001554:	3718      	adds	r7, #24
 8001556:	46bd      	mov	sp, r7
 8001558:	bdb0      	pop	{r4, r5, r7, pc}
 800155a:	bf00      	nop
 800155c:	20008fac 	.word	0x20008fac
 8001560:	08010370 	.word	0x08010370
 8001564:	37d1b717 	.word	0x37d1b717
 8001568:	20000694 	.word	0x20000694
 800156c:	3fd06cbe 	.word	0x3fd06cbe
 8001570:	40c90fdb 	.word	0x40c90fdb
 8001574:	08010394 	.word	0x08010394
 8001578:	080103ac 	.word	0x080103ac
 800157c:	080103c4 	.word	0x080103c4
 8001580:	080103d8 	.word	0x080103d8

08001584 <calibrate_encoder>:

void calibrate_encoder(EncoderStruct *encoder, ControllerStruct *controller, CalStruct * cal, int loop_count){
 8001584:	b5b0      	push	{r4, r5, r7, lr}
 8001586:	b094      	sub	sp, #80	; 0x50
 8001588:	af02      	add	r7, sp, #8
 800158a:	60f8      	str	r0, [r7, #12]
 800158c:	60b9      	str	r1, [r7, #8]
 800158e:	607a      	str	r2, [r7, #4]
 8001590:	603b      	str	r3, [r7, #0]
	/* Calibrates e-zero and encoder nonliearity */

	if(!cal->started){
 8001592:	687b      	ldr	r3, [r7, #4]
 8001594:	7c1b      	ldrb	r3, [r3, #16]
 8001596:	2b00      	cmp	r3, #0
 8001598:	d10f      	bne.n	80015ba <calibrate_encoder+0x36>
			printf("Starting offset cal and linearization\r\n");
 800159a:	489e      	ldr	r0, [pc, #632]	; (8001814 <calibrate_encoder+0x290>)
 800159c:	f00b faf2 	bl	800cb84 <puts>
			cal->started = 1;
 80015a0:	687b      	ldr	r3, [r7, #4]
 80015a2:	2201      	movs	r2, #1
 80015a4:	741a      	strb	r2, [r3, #16]
			cal->start_count = loop_count;
 80015a6:	687b      	ldr	r3, [r7, #4]
 80015a8:	683a      	ldr	r2, [r7, #0]
 80015aa:	60da      	str	r2, [r3, #12]
			cal->next_sample_time = T1;
 80015ac:	687b      	ldr	r3, [r7, #4]
 80015ae:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 80015b2:	629a      	str	r2, [r3, #40]	; 0x28
			cal->sample_count = 0;
 80015b4:	687b      	ldr	r3, [r7, #4]
 80015b6:	2200      	movs	r2, #0
 80015b8:	849a      	strh	r2, [r3, #36]	; 0x24
		}

	cal->time = (float)(loop_count - cal->start_count)*DT;
 80015ba:	687b      	ldr	r3, [r7, #4]
 80015bc:	68db      	ldr	r3, [r3, #12]
 80015be:	683a      	ldr	r2, [r7, #0]
 80015c0:	1ad3      	subs	r3, r2, r3
 80015c2:	ee07 3a90 	vmov	s15, r3
 80015c6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80015ca:	ed9f 7a93 	vldr	s14, [pc, #588]	; 8001818 <calibrate_encoder+0x294>
 80015ce:	ee67 7a87 	vmul.f32	s15, s15, s14
 80015d2:	687b      	ldr	r3, [r7, #4]
 80015d4:	edc3 7a05 	vstr	s15, [r3, #20]

    if(cal->time < T1){
 80015d8:	687b      	ldr	r3, [r7, #4]
 80015da:	edd3 7a05 	vldr	s15, [r3, #20]
 80015de:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80015e2:	eef4 7ac7 	vcmpe.f32	s15, s14
 80015e6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80015ea:	d525      	bpl.n	8001638 <calibrate_encoder+0xb4>
        // Set voltage angle to zero, wait for rotor position to settle
        cal->theta_ref = 0;//W_CAL*cal->time;
 80015ec:	687b      	ldr	r3, [r7, #4]
 80015ee:	f04f 0200 	mov.w	r2, #0
 80015f2:	609a      	str	r2, [r3, #8]
        cal->cal_position.elec_angle = cal->theta_ref;
 80015f4:	687b      	ldr	r3, [r7, #4]
 80015f6:	689a      	ldr	r2, [r3, #8]
 80015f8:	687b      	ldr	r3, [r7, #4]
 80015fa:	f503 4302 	add.w	r3, r3, #33280	; 0x8200
 80015fe:	3388      	adds	r3, #136	; 0x88
 8001600:	601a      	str	r2, [r3, #0]
        controller->i_d_des = I_CAL;
 8001602:	4b86      	ldr	r3, [pc, #536]	; (800181c <calibrate_encoder+0x298>)
 8001604:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8001606:	68bb      	ldr	r3, [r7, #8]
 8001608:	f8c3 20ac 	str.w	r2, [r3, #172]	; 0xac
        controller->i_q_des = 0.0f;
 800160c:	68bb      	ldr	r3, [r7, #8]
 800160e:	f04f 0200 	mov.w	r2, #0
 8001612:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
        commutate(controller, &cal->cal_position);
 8001616:	687b      	ldr	r3, [r7, #4]
 8001618:	f503 4302 	add.w	r3, r3, #33280	; 0x8200
 800161c:	332c      	adds	r3, #44	; 0x2c
 800161e:	4619      	mov	r1, r3
 8001620:	68b8      	ldr	r0, [r7, #8]
 8001622:	f001 fcbb 	bl	8002f9c <commutate>

    	cal->theta_start = encoder->angle_multiturn[0];
 8001626:	68fb      	ldr	r3, [r7, #12]
 8001628:	68da      	ldr	r2, [r3, #12]
 800162a:	687b      	ldr	r3, [r7, #4]
 800162c:	619a      	str	r2, [r3, #24]
    	cal->next_sample_time = cal->time;
 800162e:	687b      	ldr	r3, [r7, #4]
 8001630:	695a      	ldr	r2, [r3, #20]
 8001632:	687b      	ldr	r3, [r7, #4]
 8001634:	629a      	str	r2, [r3, #40]	; 0x28
    	return;
 8001636:	e259      	b.n	8001aec <calibrate_encoder+0x568>
    }
    else if (cal->time < T1+2.0f*PI_F*PPAIRS/W_CAL){
 8001638:	687b      	ldr	r3, [r7, #4]
 800163a:	ed93 7a05 	vldr	s14, [r3, #20]
 800163e:	4b77      	ldr	r3, [pc, #476]	; (800181c <calibrate_encoder+0x298>)
 8001640:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 8001644:	eddf 6a76 	vldr	s13, [pc, #472]	; 8001820 <calibrate_encoder+0x29c>
 8001648:	ee67 6aa6 	vmul.f32	s13, s15, s13
 800164c:	eeb2 6a04 	vmov.f32	s12, #36	; 0x41200000  10.0
 8001650:	eec6 7a86 	vdiv.f32	s15, s13, s12
 8001654:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8001658:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800165c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001660:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001664:	f140 808f 	bpl.w	8001786 <calibrate_encoder+0x202>
    	// rotate voltage vector through one mechanical rotation in the positive direction
		cal->theta_ref += W_CAL*DT;//(cal->time-T1);
 8001668:	687b      	ldr	r3, [r7, #4]
 800166a:	edd3 7a02 	vldr	s15, [r3, #8]
 800166e:	ed9f 7a6d 	vldr	s14, [pc, #436]	; 8001824 <calibrate_encoder+0x2a0>
 8001672:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001676:	687b      	ldr	r3, [r7, #4]
 8001678:	edc3 7a02 	vstr	s15, [r3, #8]
		cal->cal_position.elec_angle = cal->theta_ref;
 800167c:	687b      	ldr	r3, [r7, #4]
 800167e:	689a      	ldr	r2, [r3, #8]
 8001680:	687b      	ldr	r3, [r7, #4]
 8001682:	f503 4302 	add.w	r3, r3, #33280	; 0x8200
 8001686:	3388      	adds	r3, #136	; 0x88
 8001688:	601a      	str	r2, [r3, #0]
		commutate(controller, &cal->cal_position);
 800168a:	687b      	ldr	r3, [r7, #4]
 800168c:	f503 4302 	add.w	r3, r3, #33280	; 0x8200
 8001690:	332c      	adds	r3, #44	; 0x2c
 8001692:	4619      	mov	r1, r3
 8001694:	68b8      	ldr	r0, [r7, #8]
 8001696:	f001 fc81 	bl	8002f9c <commutate>

		// sample SAMPLES_PER_PPAIR times per pole-pair
		if(cal->time > cal->next_sample_time){
 800169a:	687b      	ldr	r3, [r7, #4]
 800169c:	ed93 7a05 	vldr	s14, [r3, #20]
 80016a0:	687b      	ldr	r3, [r7, #4]
 80016a2:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 80016a6:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80016aa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80016ae:	dc00      	bgt.n	80016b2 <calibrate_encoder+0x12e>
				return;
			}
			cal->sample_count++;

		}
		return;
 80016b0:	e21c      	b.n	8001aec <calibrate_encoder+0x568>
			int count_ref = cal->theta_ref * (float)ENC_CPR/(2.0f*PI_F*PPAIRS);
 80016b2:	687b      	ldr	r3, [r7, #4]
 80016b4:	edd3 7a02 	vldr	s15, [r3, #8]
 80016b8:	ed9f 7a5f 	vldr	s14, [pc, #380]	; 8001838 <calibrate_encoder+0x2b4>
 80016bc:	ee67 6a87 	vmul.f32	s13, s15, s14
 80016c0:	4b56      	ldr	r3, [pc, #344]	; (800181c <calibrate_encoder+0x298>)
 80016c2:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 80016c6:	ed9f 7a56 	vldr	s14, [pc, #344]	; 8001820 <calibrate_encoder+0x29c>
 80016ca:	ee27 7a87 	vmul.f32	s14, s15, s14
 80016ce:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80016d2:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80016d6:	ee17 3a90 	vmov	r3, s15
 80016da:	61bb      	str	r3, [r7, #24]
			int error = encoder->raw - count_ref;//- encoder->raw;
 80016dc:	68fb      	ldr	r3, [r7, #12]
 80016de:	6f5a      	ldr	r2, [r3, #116]	; 0x74
 80016e0:	69bb      	ldr	r3, [r7, #24]
 80016e2:	1ad3      	subs	r3, r2, r3
 80016e4:	617b      	str	r3, [r7, #20]
			cal->error_arr[cal->sample_count] = error + ENC_CPR*(error<0);
 80016e6:	697b      	ldr	r3, [r7, #20]
 80016e8:	13db      	asrs	r3, r3, #15
 80016ea:	f403 3280 	and.w	r2, r3, #65536	; 0x10000
 80016ee:	687b      	ldr	r3, [r7, #4]
 80016f0:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 80016f2:	4618      	mov	r0, r3
 80016f4:	697b      	ldr	r3, [r7, #20]
 80016f6:	441a      	add	r2, r3
 80016f8:	6879      	ldr	r1, [r7, #4]
 80016fa:	f100 030a 	add.w	r3, r0, #10
 80016fe:	009b      	lsls	r3, r3, #2
 8001700:	440b      	add	r3, r1
 8001702:	605a      	str	r2, [r3, #4]
			printf("%d %d %d %.3f\r\n", cal->sample_count, count_ref, cal->error_arr[cal->sample_count], cal->theta_ref);
 8001704:	687b      	ldr	r3, [r7, #4]
 8001706:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8001708:	461d      	mov	r5, r3
 800170a:	687b      	ldr	r3, [r7, #4]
 800170c:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 800170e:	687a      	ldr	r2, [r7, #4]
 8001710:	330a      	adds	r3, #10
 8001712:	009b      	lsls	r3, r3, #2
 8001714:	4413      	add	r3, r2
 8001716:	685c      	ldr	r4, [r3, #4]
 8001718:	687b      	ldr	r3, [r7, #4]
 800171a:	689b      	ldr	r3, [r3, #8]
 800171c:	4618      	mov	r0, r3
 800171e:	f7fe ff33 	bl	8000588 <__aeabi_f2d>
 8001722:	4602      	mov	r2, r0
 8001724:	460b      	mov	r3, r1
 8001726:	e9cd 2300 	strd	r2, r3, [sp]
 800172a:	4623      	mov	r3, r4
 800172c:	69ba      	ldr	r2, [r7, #24]
 800172e:	4629      	mov	r1, r5
 8001730:	483d      	ldr	r0, [pc, #244]	; (8001828 <calibrate_encoder+0x2a4>)
 8001732:	f00b f9a1 	bl	800ca78 <iprintf>
			cal->next_sample_time += 2.0f*PI_F/(W_CAL*SAMPLES_PER_PPAIR);
 8001736:	687b      	ldr	r3, [r7, #4]
 8001738:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 800173c:	ed9f 7a3b 	vldr	s14, [pc, #236]	; 800182c <calibrate_encoder+0x2a8>
 8001740:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001744:	687b      	ldr	r3, [r7, #4]
 8001746:	edc3 7a0a 	vstr	s15, [r3, #40]	; 0x28
			if(cal->sample_count == PPAIRS*SAMPLES_PER_PPAIR-1){
 800174a:	687b      	ldr	r3, [r7, #4]
 800174c:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 800174e:	ee07 3a90 	vmov	s15, r3
 8001752:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001756:	4b31      	ldr	r3, [pc, #196]	; (800181c <calibrate_encoder+0x298>)
 8001758:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 800175c:	eddf 6a34 	vldr	s13, [pc, #208]	; 8001830 <calibrate_encoder+0x2ac>
 8001760:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8001764:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8001768:	ee77 7ae6 	vsub.f32	s15, s15, s13
 800176c:	eeb4 7a67 	vcmp.f32	s14, s15
 8001770:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001774:	f000 81b7 	beq.w	8001ae6 <calibrate_encoder+0x562>
			cal->sample_count++;
 8001778:	687b      	ldr	r3, [r7, #4]
 800177a:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 800177c:	3301      	adds	r3, #1
 800177e:	b29a      	uxth	r2, r3
 8001780:	687b      	ldr	r3, [r7, #4]
 8001782:	849a      	strh	r2, [r3, #36]	; 0x24
		return;
 8001784:	e1b2      	b.n	8001aec <calibrate_encoder+0x568>
    }
	else if (cal->time < T1+4.0f*PI_F*PPAIRS/W_CAL){
 8001786:	687b      	ldr	r3, [r7, #4]
 8001788:	ed93 7a05 	vldr	s14, [r3, #20]
 800178c:	4b23      	ldr	r3, [pc, #140]	; (800181c <calibrate_encoder+0x298>)
 800178e:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 8001792:	eddf 6a28 	vldr	s13, [pc, #160]	; 8001834 <calibrate_encoder+0x2b0>
 8001796:	ee67 6aa6 	vmul.f32	s13, s15, s13
 800179a:	eeb2 6a04 	vmov.f32	s12, #36	; 0x41200000  10.0
 800179e:	eec6 7a86 	vdiv.f32	s15, s13, s12
 80017a2:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 80017a6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80017aa:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80017ae:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80017b2:	f140 80a9 	bpl.w	8001908 <calibrate_encoder+0x384>
		// rotate voltage vector through one mechanical rotation in the negative direction
		cal->theta_ref -= W_CAL*DT;//(cal->time-T1);
 80017b6:	687b      	ldr	r3, [r7, #4]
 80017b8:	edd3 7a02 	vldr	s15, [r3, #8]
 80017bc:	ed9f 7a19 	vldr	s14, [pc, #100]	; 8001824 <calibrate_encoder+0x2a0>
 80017c0:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80017c4:	687b      	ldr	r3, [r7, #4]
 80017c6:	edc3 7a02 	vstr	s15, [r3, #8]
		controller->i_d_des = I_CAL;
 80017ca:	4b14      	ldr	r3, [pc, #80]	; (800181c <calibrate_encoder+0x298>)
 80017cc:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80017ce:	68bb      	ldr	r3, [r7, #8]
 80017d0:	f8c3 20ac 	str.w	r2, [r3, #172]	; 0xac
		controller->i_q_des = 0.0f;
 80017d4:	68bb      	ldr	r3, [r7, #8]
 80017d6:	f04f 0200 	mov.w	r2, #0
 80017da:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
		cal->cal_position.elec_angle = cal->theta_ref;
 80017de:	687b      	ldr	r3, [r7, #4]
 80017e0:	689a      	ldr	r2, [r3, #8]
 80017e2:	687b      	ldr	r3, [r7, #4]
 80017e4:	f503 4302 	add.w	r3, r3, #33280	; 0x8200
 80017e8:	3388      	adds	r3, #136	; 0x88
 80017ea:	601a      	str	r2, [r3, #0]
		commutate(controller, &cal->cal_position);
 80017ec:	687b      	ldr	r3, [r7, #4]
 80017ee:	f503 4302 	add.w	r3, r3, #33280	; 0x8200
 80017f2:	332c      	adds	r3, #44	; 0x2c
 80017f4:	4619      	mov	r1, r3
 80017f6:	68b8      	ldr	r0, [r7, #8]
 80017f8:	f001 fbd0 	bl	8002f9c <commutate>

		// sample SAMPLES_PER_PPAIR times per pole-pair
		if((cal->time > cal->next_sample_time)&&(cal->sample_count>0)){
 80017fc:	687b      	ldr	r3, [r7, #4]
 80017fe:	ed93 7a05 	vldr	s14, [r3, #20]
 8001802:	687b      	ldr	r3, [r7, #4]
 8001804:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 8001808:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800180c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001810:	dc14      	bgt.n	800183c <calibrate_encoder+0x2b8>
			cal->error_arr[cal->sample_count] = (cal->error_arr[cal->sample_count] + error)/2;
			printf("%d %d %d %.3f\r\n", cal->sample_count, count_ref, cal->error_arr[cal->sample_count], cal->theta_ref);
			cal->sample_count--;
			cal->next_sample_time += 2.0f*PI_F/(W_CAL*SAMPLES_PER_PPAIR);
		}
		return;
 8001812:	e16a      	b.n	8001aea <calibrate_encoder+0x566>
 8001814:	080103f4 	.word	0x080103f4
 8001818:	37d1b717 	.word	0x37d1b717
 800181c:	20000694 	.word	0x20000694
 8001820:	40c90fdb 	.word	0x40c90fdb
 8001824:	3983126e 	.word	0x3983126e
 8001828:	0801041c 	.word	0x0801041c
 800182c:	3ba0d97c 	.word	0x3ba0d97c
 8001830:	43000000 	.word	0x43000000
 8001834:	41490fdb 	.word	0x41490fdb
 8001838:	47800000 	.word	0x47800000
		if((cal->time > cal->next_sample_time)&&(cal->sample_count>0)){
 800183c:	687b      	ldr	r3, [r7, #4]
 800183e:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 8001840:	2b00      	cmp	r3, #0
 8001842:	f000 8152 	beq.w	8001aea <calibrate_encoder+0x566>
			int count_ref = cal->theta_ref * (float)ENC_CPR/(2.0f*PI_F*PPAIRS);
 8001846:	687b      	ldr	r3, [r7, #4]
 8001848:	edd3 7a02 	vldr	s15, [r3, #8]
 800184c:	ed1f 7a06 	vldr	s14, [pc, #-24]	; 8001838 <calibrate_encoder+0x2b4>
 8001850:	ee67 6a87 	vmul.f32	s13, s15, s14
 8001854:	4ba7      	ldr	r3, [pc, #668]	; (8001af4 <calibrate_encoder+0x570>)
 8001856:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 800185a:	ed9f 7aa7 	vldr	s14, [pc, #668]	; 8001af8 <calibrate_encoder+0x574>
 800185e:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001862:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001866:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800186a:	ee17 3a90 	vmov	r3, s15
 800186e:	623b      	str	r3, [r7, #32]
			int error = encoder->raw - count_ref;// - encoder->raw;
 8001870:	68fb      	ldr	r3, [r7, #12]
 8001872:	6f5a      	ldr	r2, [r3, #116]	; 0x74
 8001874:	6a3b      	ldr	r3, [r7, #32]
 8001876:	1ad3      	subs	r3, r2, r3
 8001878:	61fb      	str	r3, [r7, #28]
			error = error + ENC_CPR*(error<0);
 800187a:	69fb      	ldr	r3, [r7, #28]
 800187c:	13db      	asrs	r3, r3, #15
 800187e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001882:	69fa      	ldr	r2, [r7, #28]
 8001884:	4413      	add	r3, r2
 8001886:	61fb      	str	r3, [r7, #28]
			cal->error_arr[cal->sample_count] = (cal->error_arr[cal->sample_count] + error)/2;
 8001888:	687b      	ldr	r3, [r7, #4]
 800188a:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 800188c:	687a      	ldr	r2, [r7, #4]
 800188e:	330a      	adds	r3, #10
 8001890:	009b      	lsls	r3, r3, #2
 8001892:	4413      	add	r3, r2
 8001894:	685a      	ldr	r2, [r3, #4]
 8001896:	69fb      	ldr	r3, [r7, #28]
 8001898:	4413      	add	r3, r2
 800189a:	687a      	ldr	r2, [r7, #4]
 800189c:	8c92      	ldrh	r2, [r2, #36]	; 0x24
 800189e:	4610      	mov	r0, r2
 80018a0:	0fda      	lsrs	r2, r3, #31
 80018a2:	4413      	add	r3, r2
 80018a4:	105b      	asrs	r3, r3, #1
 80018a6:	4619      	mov	r1, r3
 80018a8:	687a      	ldr	r2, [r7, #4]
 80018aa:	f100 030a 	add.w	r3, r0, #10
 80018ae:	009b      	lsls	r3, r3, #2
 80018b0:	4413      	add	r3, r2
 80018b2:	6059      	str	r1, [r3, #4]
			printf("%d %d %d %.3f\r\n", cal->sample_count, count_ref, cal->error_arr[cal->sample_count], cal->theta_ref);
 80018b4:	687b      	ldr	r3, [r7, #4]
 80018b6:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 80018b8:	461d      	mov	r5, r3
 80018ba:	687b      	ldr	r3, [r7, #4]
 80018bc:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 80018be:	687a      	ldr	r2, [r7, #4]
 80018c0:	330a      	adds	r3, #10
 80018c2:	009b      	lsls	r3, r3, #2
 80018c4:	4413      	add	r3, r2
 80018c6:	685c      	ldr	r4, [r3, #4]
 80018c8:	687b      	ldr	r3, [r7, #4]
 80018ca:	689b      	ldr	r3, [r3, #8]
 80018cc:	4618      	mov	r0, r3
 80018ce:	f7fe fe5b 	bl	8000588 <__aeabi_f2d>
 80018d2:	4602      	mov	r2, r0
 80018d4:	460b      	mov	r3, r1
 80018d6:	e9cd 2300 	strd	r2, r3, [sp]
 80018da:	4623      	mov	r3, r4
 80018dc:	6a3a      	ldr	r2, [r7, #32]
 80018de:	4629      	mov	r1, r5
 80018e0:	4886      	ldr	r0, [pc, #536]	; (8001afc <calibrate_encoder+0x578>)
 80018e2:	f00b f8c9 	bl	800ca78 <iprintf>
			cal->sample_count--;
 80018e6:	687b      	ldr	r3, [r7, #4]
 80018e8:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 80018ea:	3b01      	subs	r3, #1
 80018ec:	b29a      	uxth	r2, r3
 80018ee:	687b      	ldr	r3, [r7, #4]
 80018f0:	849a      	strh	r2, [r3, #36]	; 0x24
			cal->next_sample_time += 2.0f*PI_F/(W_CAL*SAMPLES_PER_PPAIR);
 80018f2:	687b      	ldr	r3, [r7, #4]
 80018f4:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 80018f8:	ed9f 7a81 	vldr	s14, [pc, #516]	; 8001b00 <calibrate_encoder+0x57c>
 80018fc:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001900:	687b      	ldr	r3, [r7, #4]
 8001902:	edc3 7a0a 	vstr	s15, [r3, #40]	; 0x28
		return;
 8001906:	e0f0      	b.n	8001aea <calibrate_encoder+0x566>
    }

    reset_foc(controller);
 8001908:	68b8      	ldr	r0, [r7, #8]
 800190a:	f001 fa2d 	bl	8002d68 <reset_foc>

    // Calculate average offset
    int ezero_mean = 0;
 800190e:	2300      	movs	r3, #0
 8001910:	647b      	str	r3, [r7, #68]	; 0x44
	for(int i = 0; i<((int)PPAIRS*SAMPLES_PER_PPAIR); i++){
 8001912:	2300      	movs	r3, #0
 8001914:	643b      	str	r3, [r7, #64]	; 0x40
 8001916:	e00b      	b.n	8001930 <calibrate_encoder+0x3ac>
		ezero_mean += cal->error_arr[i];
 8001918:	687a      	ldr	r2, [r7, #4]
 800191a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800191c:	330a      	adds	r3, #10
 800191e:	009b      	lsls	r3, r3, #2
 8001920:	4413      	add	r3, r2
 8001922:	685b      	ldr	r3, [r3, #4]
 8001924:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8001926:	4413      	add	r3, r2
 8001928:	647b      	str	r3, [r7, #68]	; 0x44
	for(int i = 0; i<((int)PPAIRS*SAMPLES_PER_PPAIR); i++){
 800192a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 800192c:	3301      	adds	r3, #1
 800192e:	643b      	str	r3, [r7, #64]	; 0x40
 8001930:	4b70      	ldr	r3, [pc, #448]	; (8001af4 <calibrate_encoder+0x570>)
 8001932:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 8001936:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800193a:	ee17 3a90 	vmov	r3, s15
 800193e:	01db      	lsls	r3, r3, #7
 8001940:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8001942:	429a      	cmp	r2, r3
 8001944:	dbe8      	blt.n	8001918 <calibrate_encoder+0x394>
	}
	cal->ezero = ezero_mean/(SAMPLES_PER_PPAIR*PPAIRS);
 8001946:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8001948:	ee07 3a90 	vmov	s15, r3
 800194c:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8001950:	4b68      	ldr	r3, [pc, #416]	; (8001af4 <calibrate_encoder+0x570>)
 8001952:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 8001956:	ed9f 7a6b 	vldr	s14, [pc, #428]	; 8001b04 <calibrate_encoder+0x580>
 800195a:	ee27 7a87 	vmul.f32	s14, s15, s14
 800195e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001962:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001966:	ee17 2a90 	vmov	r2, s15
 800196a:	687b      	ldr	r3, [r7, #4]
 800196c:	61da      	str	r2, [r3, #28]

	// Moving average to filter out cogging ripple

	int window = SAMPLES_PER_PPAIR;
 800196e:	2380      	movs	r3, #128	; 0x80
 8001970:	62bb      	str	r3, [r7, #40]	; 0x28
	int lut_offset = (ENC_CPR-cal->error_arr[0])*N_LUT/ENC_CPR;
 8001972:	687b      	ldr	r3, [r7, #4]
 8001974:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001976:	f5c3 3380 	rsb	r3, r3, #65536	; 0x10000
 800197a:	2b00      	cmp	r3, #0
 800197c:	da01      	bge.n	8001982 <calibrate_encoder+0x3fe>
 800197e:	f203 13ff 	addw	r3, r3, #511	; 0x1ff
 8001982:	125b      	asrs	r3, r3, #9
 8001984:	627b      	str	r3, [r7, #36]	; 0x24
	for(int i = 0; i<N_LUT; i++){
 8001986:	2300      	movs	r3, #0
 8001988:	63fb      	str	r3, [r7, #60]	; 0x3c
 800198a:	e0a0      	b.n	8001ace <calibrate_encoder+0x54a>
			int moving_avg = 0;
 800198c:	2300      	movs	r3, #0
 800198e:	63bb      	str	r3, [r7, #56]	; 0x38
			for(int j = (-window)/2; j<(window)/2; j++){
 8001990:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001992:	0fda      	lsrs	r2, r3, #31
 8001994:	4413      	add	r3, r2
 8001996:	105b      	asrs	r3, r3, #1
 8001998:	425b      	negs	r3, r3
 800199a:	637b      	str	r3, [r7, #52]	; 0x34
 800199c:	e068      	b.n	8001a70 <calibrate_encoder+0x4ec>
				int index = i*PPAIRS*SAMPLES_PER_PPAIR/N_LUT + j;
 800199e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80019a0:	ee07 3a90 	vmov	s15, r3
 80019a4:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80019a8:	4b52      	ldr	r3, [pc, #328]	; (8001af4 <calibrate_encoder+0x570>)
 80019aa:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 80019ae:	ee67 7a27 	vmul.f32	s15, s14, s15
 80019b2:	ed9f 7a54 	vldr	s14, [pc, #336]	; 8001b04 <calibrate_encoder+0x580>
 80019b6:	ee67 7a87 	vmul.f32	s15, s15, s14
 80019ba:	eddf 6a52 	vldr	s13, [pc, #328]	; 8001b04 <calibrate_encoder+0x580>
 80019be:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 80019c2:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 80019c4:	ee07 3a90 	vmov	s15, r3
 80019c8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80019cc:	ee77 7a27 	vadd.f32	s15, s14, s15
 80019d0:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80019d4:	ee17 3a90 	vmov	r3, s15
 80019d8:	633b      	str	r3, [r7, #48]	; 0x30
				if(index<0){index += (SAMPLES_PER_PPAIR*PPAIRS);}
 80019da:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80019dc:	2b00      	cmp	r3, #0
 80019de:	da13      	bge.n	8001a08 <calibrate_encoder+0x484>
 80019e0:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80019e2:	ee07 3a90 	vmov	s15, r3
 80019e6:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80019ea:	4b42      	ldr	r3, [pc, #264]	; (8001af4 <calibrate_encoder+0x570>)
 80019ec:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 80019f0:	eddf 6a44 	vldr	s13, [pc, #272]	; 8001b04 <calibrate_encoder+0x580>
 80019f4:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80019f8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80019fc:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001a00:	ee17 3a90 	vmov	r3, s15
 8001a04:	633b      	str	r3, [r7, #48]	; 0x30
 8001a06:	e027      	b.n	8001a58 <calibrate_encoder+0x4d4>
				else if(index>(SAMPLES_PER_PPAIR*PPAIRS-1)){index -= (SAMPLES_PER_PPAIR*PPAIRS);}
 8001a08:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001a0a:	ee07 3a90 	vmov	s15, r3
 8001a0e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001a12:	4b38      	ldr	r3, [pc, #224]	; (8001af4 <calibrate_encoder+0x570>)
 8001a14:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 8001a18:	eddf 6a3a 	vldr	s13, [pc, #232]	; 8001b04 <calibrate_encoder+0x580>
 8001a1c:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8001a20:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8001a24:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8001a28:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001a2c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001a30:	dd12      	ble.n	8001a58 <calibrate_encoder+0x4d4>
 8001a32:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001a34:	ee07 3a90 	vmov	s15, r3
 8001a38:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001a3c:	4b2d      	ldr	r3, [pc, #180]	; (8001af4 <calibrate_encoder+0x570>)
 8001a3e:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 8001a42:	eddf 6a30 	vldr	s13, [pc, #192]	; 8001b04 <calibrate_encoder+0x580>
 8001a46:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8001a4a:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001a4e:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001a52:	ee17 3a90 	vmov	r3, s15
 8001a56:	633b      	str	r3, [r7, #48]	; 0x30
				moving_avg += cal->error_arr[index];
 8001a58:	687a      	ldr	r2, [r7, #4]
 8001a5a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8001a5c:	330a      	adds	r3, #10
 8001a5e:	009b      	lsls	r3, r3, #2
 8001a60:	4413      	add	r3, r2
 8001a62:	685b      	ldr	r3, [r3, #4]
 8001a64:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8001a66:	4413      	add	r3, r2
 8001a68:	63bb      	str	r3, [r7, #56]	; 0x38
			for(int j = (-window)/2; j<(window)/2; j++){
 8001a6a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001a6c:	3301      	adds	r3, #1
 8001a6e:	637b      	str	r3, [r7, #52]	; 0x34
 8001a70:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001a72:	0fda      	lsrs	r2, r3, #31
 8001a74:	4413      	add	r3, r2
 8001a76:	105b      	asrs	r3, r3, #1
 8001a78:	461a      	mov	r2, r3
 8001a7a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8001a7c:	4293      	cmp	r3, r2
 8001a7e:	db8e      	blt.n	800199e <calibrate_encoder+0x41a>
			}
			moving_avg = moving_avg/window;
 8001a80:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8001a82:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001a84:	fb92 f3f3 	sdiv	r3, r2, r3
 8001a88:	63bb      	str	r3, [r7, #56]	; 0x38
			int lut_index = lut_offset + i;
 8001a8a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8001a8c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001a8e:	4413      	add	r3, r2
 8001a90:	62fb      	str	r3, [r7, #44]	; 0x2c
			if(lut_index>(N_LUT-1)){lut_index -= N_LUT;}
 8001a92:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001a94:	2b7f      	cmp	r3, #127	; 0x7f
 8001a96:	dd02      	ble.n	8001a9e <calibrate_encoder+0x51a>
 8001a98:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001a9a:	3b80      	subs	r3, #128	; 0x80
 8001a9c:	62fb      	str	r3, [r7, #44]	; 0x2c
			cal->lut_arr[lut_index] = moving_avg - cal->ezero;
 8001a9e:	687b      	ldr	r3, [r7, #4]
 8001aa0:	69db      	ldr	r3, [r3, #28]
 8001aa2:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8001aa4:	1ad2      	subs	r2, r2, r3
 8001aa6:	6879      	ldr	r1, [r7, #4]
 8001aa8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001aaa:	f503 5300 	add.w	r3, r3, #8192	; 0x2000
 8001aae:	330a      	adds	r3, #10
 8001ab0:	009b      	lsls	r3, r3, #2
 8001ab2:	440b      	add	r3, r1
 8001ab4:	605a      	str	r2, [r3, #4]
			printf("%d  %d\r\n", lut_index, moving_avg - cal->ezero);
 8001ab6:	687b      	ldr	r3, [r7, #4]
 8001ab8:	69db      	ldr	r3, [r3, #28]
 8001aba:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8001abc:	1ad3      	subs	r3, r2, r3
 8001abe:	461a      	mov	r2, r3
 8001ac0:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8001ac2:	4811      	ldr	r0, [pc, #68]	; (8001b08 <calibrate_encoder+0x584>)
 8001ac4:	f00a ffd8 	bl	800ca78 <iprintf>
	for(int i = 0; i<N_LUT; i++){
 8001ac8:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001aca:	3301      	adds	r3, #1
 8001acc:	63fb      	str	r3, [r7, #60]	; 0x3c
 8001ace:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8001ad0:	2b7f      	cmp	r3, #127	; 0x7f
 8001ad2:	f77f af5b 	ble.w	800198c <calibrate_encoder+0x408>

		}

	cal->started = 0;
 8001ad6:	687b      	ldr	r3, [r7, #4]
 8001ad8:	2200      	movs	r2, #0
 8001ada:	741a      	strb	r2, [r3, #16]
	cal->done_cal = 1;
 8001adc:	687b      	ldr	r3, [r7, #4]
 8001ade:	2201      	movs	r2, #1
 8001ae0:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
 8001ae4:	e002      	b.n	8001aec <calibrate_encoder+0x568>
				return;
 8001ae6:	bf00      	nop
 8001ae8:	e000      	b.n	8001aec <calibrate_encoder+0x568>
		return;
 8001aea:	bf00      	nop
}
 8001aec:	3748      	adds	r7, #72	; 0x48
 8001aee:	46bd      	mov	sp, r7
 8001af0:	bdb0      	pop	{r4, r5, r7, pc}
 8001af2:	bf00      	nop
 8001af4:	20000694 	.word	0x20000694
 8001af8:	40c90fdb 	.word	0x40c90fdb
 8001afc:	0801041c 	.word	0x0801041c
 8001b00:	3ba0d97c 	.word	0x3ba0d97c
 8001b04:	43000000 	.word	0x43000000
 8001b08:	0801042c 	.word	0x0801042c

08001b0c <MX_CAN1_Init>:

CAN_HandleTypeDef hcan1;

/* CAN1 init function */
void MX_CAN1_Init(void)
{
 8001b0c:	b580      	push	{r7, lr}
 8001b0e:	af00      	add	r7, sp, #0
  /* USER CODE END CAN1_Init 0 */

  /* USER CODE BEGIN CAN1_Init 1 */

  /* USER CODE END CAN1_Init 1 */
  hcan1.Instance = CAN1;
 8001b10:	4b17      	ldr	r3, [pc, #92]	; (8001b70 <MX_CAN1_Init+0x64>)
 8001b12:	4a18      	ldr	r2, [pc, #96]	; (8001b74 <MX_CAN1_Init+0x68>)
 8001b14:	601a      	str	r2, [r3, #0]
  hcan1.Init.Prescaler = 3;
 8001b16:	4b16      	ldr	r3, [pc, #88]	; (8001b70 <MX_CAN1_Init+0x64>)
 8001b18:	2203      	movs	r2, #3
 8001b1a:	605a      	str	r2, [r3, #4]
  hcan1.Init.Mode = CAN_MODE_NORMAL;
 8001b1c:	4b14      	ldr	r3, [pc, #80]	; (8001b70 <MX_CAN1_Init+0x64>)
 8001b1e:	2200      	movs	r2, #0
 8001b20:	609a      	str	r2, [r3, #8]
  hcan1.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8001b22:	4b13      	ldr	r3, [pc, #76]	; (8001b70 <MX_CAN1_Init+0x64>)
 8001b24:	2200      	movs	r2, #0
 8001b26:	60da      	str	r2, [r3, #12]
  hcan1.Init.TimeSeg1 = CAN_BS1_12TQ;
 8001b28:	4b11      	ldr	r3, [pc, #68]	; (8001b70 <MX_CAN1_Init+0x64>)
 8001b2a:	f44f 2230 	mov.w	r2, #720896	; 0xb0000
 8001b2e:	611a      	str	r2, [r3, #16]
  hcan1.Init.TimeSeg2 = CAN_BS2_2TQ;
 8001b30:	4b0f      	ldr	r3, [pc, #60]	; (8001b70 <MX_CAN1_Init+0x64>)
 8001b32:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
 8001b36:	615a      	str	r2, [r3, #20]
  hcan1.Init.TimeTriggeredMode = DISABLE;
 8001b38:	4b0d      	ldr	r3, [pc, #52]	; (8001b70 <MX_CAN1_Init+0x64>)
 8001b3a:	2200      	movs	r2, #0
 8001b3c:	761a      	strb	r2, [r3, #24]
  hcan1.Init.AutoBusOff = DISABLE;
 8001b3e:	4b0c      	ldr	r3, [pc, #48]	; (8001b70 <MX_CAN1_Init+0x64>)
 8001b40:	2200      	movs	r2, #0
 8001b42:	765a      	strb	r2, [r3, #25]
  hcan1.Init.AutoWakeUp = DISABLE;
 8001b44:	4b0a      	ldr	r3, [pc, #40]	; (8001b70 <MX_CAN1_Init+0x64>)
 8001b46:	2200      	movs	r2, #0
 8001b48:	769a      	strb	r2, [r3, #26]
  hcan1.Init.AutoRetransmission = DISABLE;
 8001b4a:	4b09      	ldr	r3, [pc, #36]	; (8001b70 <MX_CAN1_Init+0x64>)
 8001b4c:	2200      	movs	r2, #0
 8001b4e:	76da      	strb	r2, [r3, #27]
  hcan1.Init.ReceiveFifoLocked = DISABLE;
 8001b50:	4b07      	ldr	r3, [pc, #28]	; (8001b70 <MX_CAN1_Init+0x64>)
 8001b52:	2200      	movs	r2, #0
 8001b54:	771a      	strb	r2, [r3, #28]
  hcan1.Init.TransmitFifoPriority = DISABLE;
 8001b56:	4b06      	ldr	r3, [pc, #24]	; (8001b70 <MX_CAN1_Init+0x64>)
 8001b58:	2200      	movs	r2, #0
 8001b5a:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan1) != HAL_OK)
 8001b5c:	4804      	ldr	r0, [pc, #16]	; (8001b70 <MX_CAN1_Init+0x64>)
 8001b5e:	f005 fe19 	bl	8007794 <HAL_CAN_Init>
 8001b62:	4603      	mov	r3, r0
 8001b64:	2b00      	cmp	r3, #0
 8001b66:	d001      	beq.n	8001b6c <MX_CAN1_Init+0x60>
  {
    Error_Handler();
 8001b68:	f003 fc14 	bl	8005394 <Error_Handler>
  }
  /* USER CODE BEGIN CAN1_Init 2 */

  /* USER CODE END CAN1_Init 2 */

}
 8001b6c:	bf00      	nop
 8001b6e:	bd80      	pop	{r7, pc}
 8001b70:	20000338 	.word	0x20000338
 8001b74:	40006400 	.word	0x40006400

08001b78 <HAL_CAN_MspInit>:

void HAL_CAN_MspInit(CAN_HandleTypeDef* canHandle)
{
 8001b78:	b580      	push	{r7, lr}
 8001b7a:	b08a      	sub	sp, #40	; 0x28
 8001b7c:	af00      	add	r7, sp, #0
 8001b7e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001b80:	f107 0314 	add.w	r3, r7, #20
 8001b84:	2200      	movs	r2, #0
 8001b86:	601a      	str	r2, [r3, #0]
 8001b88:	605a      	str	r2, [r3, #4]
 8001b8a:	609a      	str	r2, [r3, #8]
 8001b8c:	60da      	str	r2, [r3, #12]
 8001b8e:	611a      	str	r2, [r3, #16]
  if(canHandle->Instance==CAN1)
 8001b90:	687b      	ldr	r3, [r7, #4]
 8001b92:	681b      	ldr	r3, [r3, #0]
 8001b94:	4a1d      	ldr	r2, [pc, #116]	; (8001c0c <HAL_CAN_MspInit+0x94>)
 8001b96:	4293      	cmp	r3, r2
 8001b98:	d134      	bne.n	8001c04 <HAL_CAN_MspInit+0x8c>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* CAN1 clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 8001b9a:	2300      	movs	r3, #0
 8001b9c:	613b      	str	r3, [r7, #16]
 8001b9e:	4b1c      	ldr	r3, [pc, #112]	; (8001c10 <HAL_CAN_MspInit+0x98>)
 8001ba0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001ba2:	4a1b      	ldr	r2, [pc, #108]	; (8001c10 <HAL_CAN_MspInit+0x98>)
 8001ba4:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 8001ba8:	6413      	str	r3, [r2, #64]	; 0x40
 8001baa:	4b19      	ldr	r3, [pc, #100]	; (8001c10 <HAL_CAN_MspInit+0x98>)
 8001bac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001bae:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001bb2:	613b      	str	r3, [r7, #16]
 8001bb4:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001bb6:	2300      	movs	r3, #0
 8001bb8:	60fb      	str	r3, [r7, #12]
 8001bba:	4b15      	ldr	r3, [pc, #84]	; (8001c10 <HAL_CAN_MspInit+0x98>)
 8001bbc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001bbe:	4a14      	ldr	r2, [pc, #80]	; (8001c10 <HAL_CAN_MspInit+0x98>)
 8001bc0:	f043 0302 	orr.w	r3, r3, #2
 8001bc4:	6313      	str	r3, [r2, #48]	; 0x30
 8001bc6:	4b12      	ldr	r3, [pc, #72]	; (8001c10 <HAL_CAN_MspInit+0x98>)
 8001bc8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001bca:	f003 0302 	and.w	r3, r3, #2
 8001bce:	60fb      	str	r3, [r7, #12]
 8001bd0:	68fb      	ldr	r3, [r7, #12]
    /**CAN1 GPIO Configuration
    PB8     ------> CAN1_RX
    PB9     ------> CAN1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 8001bd2:	f44f 7340 	mov.w	r3, #768	; 0x300
 8001bd6:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001bd8:	2302      	movs	r3, #2
 8001bda:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001bdc:	2300      	movs	r3, #0
 8001bde:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001be0:	2303      	movs	r3, #3
 8001be2:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF9_CAN1;
 8001be4:	2309      	movs	r3, #9
 8001be6:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001be8:	f107 0314 	add.w	r3, r7, #20
 8001bec:	4619      	mov	r1, r3
 8001bee:	4809      	ldr	r0, [pc, #36]	; (8001c14 <HAL_CAN_MspInit+0x9c>)
 8001bf0:	f006 fdba 	bl	8008768 <HAL_GPIO_Init>

    /* CAN1 interrupt Init */
    HAL_NVIC_SetPriority(CAN1_RX0_IRQn, 0, 0);
 8001bf4:	2200      	movs	r2, #0
 8001bf6:	2100      	movs	r1, #0
 8001bf8:	2014      	movs	r0, #20
 8001bfa:	f006 fcec 	bl	80085d6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(CAN1_RX0_IRQn);
 8001bfe:	2014      	movs	r0, #20
 8001c00:	f006 fd05 	bl	800860e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN CAN1_MspInit 1 */

  /* USER CODE END CAN1_MspInit 1 */
  }
}
 8001c04:	bf00      	nop
 8001c06:	3728      	adds	r7, #40	; 0x28
 8001c08:	46bd      	mov	sp, r7
 8001c0a:	bd80      	pop	{r7, pc}
 8001c0c:	40006400 	.word	0x40006400
 8001c10:	40023800 	.word	0x40023800
 8001c14:	40020400 	.word	0x40020400

08001c18 <can_rx_init>:
  }
}

/* USER CODE BEGIN 1 */

void can_rx_init(CANRxMessage *msg){
 8001c18:	b580      	push	{r7, lr}
 8001c1a:	b082      	sub	sp, #8
 8001c1c:	af00      	add	r7, sp, #0
 8001c1e:	6078      	str	r0, [r7, #4]
	msg->filter.FilterFIFOAssignment=CAN_FILTER_FIFO0; 	// set fifo assignment
 8001c20:	687b      	ldr	r3, [r7, #4]
 8001c22:	2200      	movs	r2, #0
 8001c24:	639a      	str	r2, [r3, #56]	; 0x38
	msg->filter.FilterIdHigh=CAN_ID<<5; 				// CAN ID
 8001c26:	4b11      	ldr	r3, [pc, #68]	; (8001c6c <can_rx_init+0x54>)
 8001c28:	685b      	ldr	r3, [r3, #4]
 8001c2a:	015b      	lsls	r3, r3, #5
 8001c2c:	461a      	mov	r2, r3
 8001c2e:	687b      	ldr	r3, [r7, #4]
 8001c30:	629a      	str	r2, [r3, #40]	; 0x28
	msg->filter.FilterIdLow=0x0;
 8001c32:	687b      	ldr	r3, [r7, #4]
 8001c34:	2200      	movs	r2, #0
 8001c36:	62da      	str	r2, [r3, #44]	; 0x2c
	msg->filter.FilterMaskIdHigh=0xFFF;
 8001c38:	687b      	ldr	r3, [r7, #4]
 8001c3a:	f640 72ff 	movw	r2, #4095	; 0xfff
 8001c3e:	631a      	str	r2, [r3, #48]	; 0x30
	msg->filter.FilterMaskIdLow=0;
 8001c40:	687b      	ldr	r3, [r7, #4]
 8001c42:	2200      	movs	r2, #0
 8001c44:	635a      	str	r2, [r3, #52]	; 0x34
	msg->filter.FilterMode = CAN_FILTERMODE_IDMASK;
 8001c46:	687b      	ldr	r3, [r7, #4]
 8001c48:	2200      	movs	r2, #0
 8001c4a:	641a      	str	r2, [r3, #64]	; 0x40
	msg->filter.FilterScale=CAN_FILTERSCALE_32BIT;
 8001c4c:	687b      	ldr	r3, [r7, #4]
 8001c4e:	2201      	movs	r2, #1
 8001c50:	645a      	str	r2, [r3, #68]	; 0x44
	msg->filter.FilterActivation=ENABLE;
 8001c52:	687b      	ldr	r3, [r7, #4]
 8001c54:	2201      	movs	r2, #1
 8001c56:	649a      	str	r2, [r3, #72]	; 0x48
	HAL_CAN_ConfigFilter(&CAN_H, &msg->filter);
 8001c58:	687b      	ldr	r3, [r7, #4]
 8001c5a:	3328      	adds	r3, #40	; 0x28
 8001c5c:	4619      	mov	r1, r3
 8001c5e:	4804      	ldr	r0, [pc, #16]	; (8001c70 <can_rx_init+0x58>)
 8001c60:	f005 fe94 	bl	800798c <HAL_CAN_ConfigFilter>
}
 8001c64:	bf00      	nop
 8001c66:	3708      	adds	r7, #8
 8001c68:	46bd      	mov	sp, r7
 8001c6a:	bd80      	pop	{r7, pc}
 8001c6c:	20008fac 	.word	0x20008fac
 8001c70:	20000338 	.word	0x20000338

08001c74 <can_tx_init>:

void can_tx_init(CANTxMessage *msg){
 8001c74:	b480      	push	{r7}
 8001c76:	b083      	sub	sp, #12
 8001c78:	af00      	add	r7, sp, #0
 8001c7a:	6078      	str	r0, [r7, #4]
	msg->tx_header.DLC = 7; 			// message size of 7 byte
 8001c7c:	687b      	ldr	r3, [r7, #4]
 8001c7e:	2207      	movs	r2, #7
 8001c80:	61da      	str	r2, [r3, #28]
	msg->tx_header.IDE=CAN_ID_STD; 		// set identifier to standard
 8001c82:	687b      	ldr	r3, [r7, #4]
 8001c84:	2200      	movs	r2, #0
 8001c86:	615a      	str	r2, [r3, #20]
	msg->tx_header.RTR=CAN_RTR_DATA; 	// set data type to remote transmission request?
 8001c88:	687b      	ldr	r3, [r7, #4]
 8001c8a:	2200      	movs	r2, #0
 8001c8c:	619a      	str	r2, [r3, #24]
	msg->tx_header.StdId = CAN_MASTER;  // recipient CAN ID
 8001c8e:	4b05      	ldr	r3, [pc, #20]	; (8001ca4 <can_tx_init+0x30>)
 8001c90:	689b      	ldr	r3, [r3, #8]
 8001c92:	461a      	mov	r2, r3
 8001c94:	687b      	ldr	r3, [r7, #4]
 8001c96:	60da      	str	r2, [r3, #12]
}
 8001c98:	bf00      	nop
 8001c9a:	370c      	adds	r7, #12
 8001c9c:	46bd      	mov	sp, r7
 8001c9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ca2:	4770      	bx	lr
 8001ca4:	20008fac 	.word	0x20008fac

08001ca8 <pack_reply>:
/// 0: [position[15-8]]
/// 1: [position[7-0]]
/// 2: [velocity[11-4]]
/// 3: [velocity[3-0], current[11-8]]
/// 4: [current[7-0]]
void pack_reply(CANTxMessage *msg, float p, float v, float t, int version, int calibrate_finish, int state, float iq_ref){
 8001ca8:	b580      	push	{r7, lr}
 8001caa:	b08c      	sub	sp, #48	; 0x30
 8001cac:	af00      	add	r7, sp, #0
 8001cae:	61f8      	str	r0, [r7, #28]
 8001cb0:	ed87 0a06 	vstr	s0, [r7, #24]
 8001cb4:	edc7 0a05 	vstr	s1, [r7, #20]
 8001cb8:	ed87 1a04 	vstr	s2, [r7, #16]
 8001cbc:	60f9      	str	r1, [r7, #12]
 8001cbe:	60ba      	str	r2, [r7, #8]
 8001cc0:	607b      	str	r3, [r7, #4]
 8001cc2:	edc7 1a00 	vstr	s3, [r7]
    int p_int = float_to_uint(p, P_REPLY_MIN, P_REPLY_MAX, 16);
 8001cc6:	2010      	movs	r0, #16
 8001cc8:	ed9f 1a3e 	vldr	s2, [pc, #248]	; 8001dc4 <pack_reply+0x11c>
 8001ccc:	eddf 0a3e 	vldr	s1, [pc, #248]	; 8001dc8 <pack_reply+0x120>
 8001cd0:	ed97 0a06 	vldr	s0, [r7, #24]
 8001cd4:	f003 fc4e 	bl	8005574 <float_to_uint>
 8001cd8:	62f8      	str	r0, [r7, #44]	; 0x2c
    int v_int = float_to_uint(v, V_MIN, V_MAX, 12);
 8001cda:	4b3c      	ldr	r3, [pc, #240]	; (8001dcc <pack_reply+0x124>)
 8001cdc:	edd3 7a15 	vldr	s15, [r3, #84]	; 0x54
 8001ce0:	4b3a      	ldr	r3, [pc, #232]	; (8001dcc <pack_reply+0x124>)
 8001ce2:	ed93 7a16 	vldr	s14, [r3, #88]	; 0x58
 8001ce6:	200c      	movs	r0, #12
 8001ce8:	eeb0 1a47 	vmov.f32	s2, s14
 8001cec:	eef0 0a67 	vmov.f32	s1, s15
 8001cf0:	ed97 0a05 	vldr	s0, [r7, #20]
 8001cf4:	f003 fc3e 	bl	8005574 <float_to_uint>
 8001cf8:	62b8      	str	r0, [r7, #40]	; 0x28
    int t_int = float_to_uint(t, -(I_MAX+SENSE_BUFFER)*KT*GR, (I_MAX+SENSE_BUFFER)*KT*GR, 12);
 8001cfa:	4b34      	ldr	r3, [pc, #208]	; (8001dcc <pack_reply+0x124>)
 8001cfc:	edd3 7a03 	vldr	s15, [r3, #12]
 8001d00:	ed9f 7a33 	vldr	s14, [pc, #204]	; 8001dd0 <pack_reply+0x128>
 8001d04:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001d08:	eeb1 7a67 	vneg.f32	s14, s15
 8001d0c:	4b2f      	ldr	r3, [pc, #188]	; (8001dcc <pack_reply+0x124>)
 8001d0e:	edd3 7a0e 	vldr	s15, [r3, #56]	; 0x38
 8001d12:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001d16:	4b2d      	ldr	r3, [pc, #180]	; (8001dcc <pack_reply+0x124>)
 8001d18:	edd3 7a11 	vldr	s15, [r3, #68]	; 0x44
 8001d1c:	ee67 6a27 	vmul.f32	s13, s14, s15
 8001d20:	4b2a      	ldr	r3, [pc, #168]	; (8001dcc <pack_reply+0x124>)
 8001d22:	edd3 7a03 	vldr	s15, [r3, #12]
 8001d26:	ed9f 7a2a 	vldr	s14, [pc, #168]	; 8001dd0 <pack_reply+0x128>
 8001d2a:	ee37 7a87 	vadd.f32	s14, s15, s14
 8001d2e:	4b27      	ldr	r3, [pc, #156]	; (8001dcc <pack_reply+0x124>)
 8001d30:	edd3 7a0e 	vldr	s15, [r3, #56]	; 0x38
 8001d34:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001d38:	4b24      	ldr	r3, [pc, #144]	; (8001dcc <pack_reply+0x124>)
 8001d3a:	edd3 7a11 	vldr	s15, [r3, #68]	; 0x44
 8001d3e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001d42:	200c      	movs	r0, #12
 8001d44:	eeb0 1a67 	vmov.f32	s2, s15
 8001d48:	eef0 0a66 	vmov.f32	s1, s13
 8001d4c:	ed97 0a04 	vldr	s0, [r7, #16]
 8001d50:	f003 fc10 	bl	8005574 <float_to_uint>
 8001d54:	6278      	str	r0, [r7, #36]	; 0x24

    msg->data[0] = CAN_ID;
 8001d56:	4b1f      	ldr	r3, [pc, #124]	; (8001dd4 <pack_reply+0x12c>)
 8001d58:	685b      	ldr	r3, [r3, #4]
 8001d5a:	b2da      	uxtb	r2, r3
 8001d5c:	69fb      	ldr	r3, [r7, #28]
 8001d5e:	705a      	strb	r2, [r3, #1]
    msg->data[1] = p_int>>8;
 8001d60:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001d62:	121b      	asrs	r3, r3, #8
 8001d64:	b2da      	uxtb	r2, r3
 8001d66:	69fb      	ldr	r3, [r7, #28]
 8001d68:	709a      	strb	r2, [r3, #2]
    msg->data[2] = p_int&0xFF;
 8001d6a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001d6c:	b2da      	uxtb	r2, r3
 8001d6e:	69fb      	ldr	r3, [r7, #28]
 8001d70:	70da      	strb	r2, [r3, #3]
    msg->data[3] = v_int>>4;
 8001d72:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001d74:	111b      	asrs	r3, r3, #4
 8001d76:	b2da      	uxtb	r2, r3
 8001d78:	69fb      	ldr	r3, [r7, #28]
 8001d7a:	711a      	strb	r2, [r3, #4]
    msg->data[4] = ((v_int&0xF)<<4) + (t_int>>8);
 8001d7c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8001d7e:	011b      	lsls	r3, r3, #4
 8001d80:	b2da      	uxtb	r2, r3
 8001d82:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d84:	121b      	asrs	r3, r3, #8
 8001d86:	b2db      	uxtb	r3, r3
 8001d88:	4413      	add	r3, r2
 8001d8a:	b2da      	uxtb	r2, r3
 8001d8c:	69fb      	ldr	r3, [r7, #28]
 8001d8e:	715a      	strb	r2, [r3, #5]
    msg->data[5] = t_int&0xFF;
 8001d90:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8001d92:	b2da      	uxtb	r2, r3
 8001d94:	69fb      	ldr	r3, [r7, #28]
 8001d96:	719a      	strb	r2, [r3, #6]
    msg->data[6] = (version<<4) + (calibrate_finish&0xF);
 8001d98:	68fb      	ldr	r3, [r7, #12]
 8001d9a:	b2db      	uxtb	r3, r3
 8001d9c:	011b      	lsls	r3, r3, #4
 8001d9e:	b2da      	uxtb	r2, r3
 8001da0:	68bb      	ldr	r3, [r7, #8]
 8001da2:	b2db      	uxtb	r3, r3
 8001da4:	f003 030f 	and.w	r3, r3, #15
 8001da8:	b2db      	uxtb	r3, r3
 8001daa:	4413      	add	r3, r2
 8001dac:	b2da      	uxtb	r2, r3
 8001dae:	69fb      	ldr	r3, [r7, #28]
 8001db0:	71da      	strb	r2, [r3, #7]
    msg->data[7] = state;
 8001db2:	687b      	ldr	r3, [r7, #4]
 8001db4:	b2da      	uxtb	r2, r3
 8001db6:	69fb      	ldr	r3, [r7, #28]
 8001db8:	721a      	strb	r2, [r3, #8]
    }
 8001dba:	bf00      	nop
 8001dbc:	3730      	adds	r7, #48	; 0x30
 8001dbe:	46bd      	mov	sp, r7
 8001dc0:	bd80      	pop	{r7, pc}
 8001dc2:	bf00      	nop
 8001dc4:	42bc7edd 	.word	0x42bc7edd
 8001dc8:	c2bc7edd 	.word	0xc2bc7edd
 8001dcc:	20000694 	.word	0x20000694
 8001dd0:	00000000 	.word	0x00000000
 8001dd4:	20008fac 	.word	0x20008fac

08001dd8 <unpack_cmd>:
/// 3: [velocity[3-0], kp[11-8]]
/// 4: [kp[7-0]]
/// 5: [kd[11-4]]
/// 6: [kd[3-0], torque[11-8]]
/// 7: [torque[7-0]]
void unpack_cmd(CANRxMessage msg, float *commands){// ControllerStruct * controller){
 8001dd8:	b084      	sub	sp, #16
 8001dda:	b590      	push	{r4, r7, lr}
 8001ddc:	b087      	sub	sp, #28
 8001dde:	af00      	add	r7, sp, #0
 8001de0:	f107 0428 	add.w	r4, r7, #40	; 0x28
 8001de4:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
        int p_int = (msg.data[0]<<8)|msg.data[1];
 8001de8:	f897 3029 	ldrb.w	r3, [r7, #41]	; 0x29
 8001dec:	021b      	lsls	r3, r3, #8
 8001dee:	f897 202a 	ldrb.w	r2, [r7, #42]	; 0x2a
 8001df2:	4313      	orrs	r3, r2
 8001df4:	617b      	str	r3, [r7, #20]
        int kp_int = (msg.data[2]<<4)|(msg.data[3]>>4);
 8001df6:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8001dfa:	011b      	lsls	r3, r3, #4
 8001dfc:	f897 202c 	ldrb.w	r2, [r7, #44]	; 0x2c
 8001e00:	0912      	lsrs	r2, r2, #4
 8001e02:	b2d2      	uxtb	r2, r2
 8001e04:	4313      	orrs	r3, r2
 8001e06:	613b      	str	r3, [r7, #16]
        int ki_int = ((msg.data[3]&0xF)<<8)|msg.data[4];
 8001e08:	f897 302c 	ldrb.w	r3, [r7, #44]	; 0x2c
 8001e0c:	021b      	lsls	r3, r3, #8
 8001e0e:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 8001e12:	f897 202d 	ldrb.w	r2, [r7, #45]	; 0x2d
 8001e16:	4313      	orrs	r3, r2
 8001e18:	60fb      	str	r3, [r7, #12]
        int kd_int = (msg.data[5]<<4)|(msg.data[6]>>4);
 8001e1a:	f897 302e 	ldrb.w	r3, [r7, #46]	; 0x2e
 8001e1e:	011b      	lsls	r3, r3, #4
 8001e20:	f897 202f 	ldrb.w	r2, [r7, #47]	; 0x2f
 8001e24:	0912      	lsrs	r2, r2, #4
 8001e26:	b2d2      	uxtb	r2, r2
 8001e28:	4313      	orrs	r3, r2
 8001e2a:	60bb      	str	r3, [r7, #8]
        int t_int = ((msg.data[6]&0xF)<<8)|msg.data[7];
 8001e2c:	f897 302f 	ldrb.w	r3, [r7, #47]	; 0x2f
 8001e30:	021b      	lsls	r3, r3, #8
 8001e32:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 8001e36:	f897 2030 	ldrb.w	r2, [r7, #48]	; 0x30
 8001e3a:	4313      	orrs	r3, r2
 8001e3c:	607b      	str	r3, [r7, #4]

        commands[0] = uint_to_float(p_int, P_MIN, P_MAX, 16);
 8001e3e:	4b3d      	ldr	r3, [pc, #244]	; (8001f34 <unpack_cmd+0x15c>)
 8001e40:	edd3 7a13 	vldr	s15, [r3, #76]	; 0x4c
 8001e44:	4b3b      	ldr	r3, [pc, #236]	; (8001f34 <unpack_cmd+0x15c>)
 8001e46:	ed93 7a14 	vldr	s14, [r3, #80]	; 0x50
 8001e4a:	2110      	movs	r1, #16
 8001e4c:	eef0 0a47 	vmov.f32	s1, s14
 8001e50:	eeb0 0a67 	vmov.f32	s0, s15
 8001e54:	6978      	ldr	r0, [r7, #20]
 8001e56:	f003 fbc0 	bl	80055da <uint_to_float>
 8001e5a:	eef0 7a40 	vmov.f32	s15, s0
 8001e5e:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8001e60:	edc3 7a00 	vstr	s15, [r3]
        commands[1] = uint_to_float(kp_int, KP_MIN, KP_MAX, 12);
 8001e64:	4b33      	ldr	r3, [pc, #204]	; (8001f34 <unpack_cmd+0x15c>)
 8001e66:	edd3 7a17 	vldr	s15, [r3, #92]	; 0x5c
 8001e6a:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8001e6c:	1d1c      	adds	r4, r3, #4
 8001e6e:	210c      	movs	r1, #12
 8001e70:	eef0 0a67 	vmov.f32	s1, s15
 8001e74:	ed9f 0a30 	vldr	s0, [pc, #192]	; 8001f38 <unpack_cmd+0x160>
 8001e78:	6938      	ldr	r0, [r7, #16]
 8001e7a:	f003 fbae 	bl	80055da <uint_to_float>
 8001e7e:	eef0 7a40 	vmov.f32	s15, s0
 8001e82:	edc4 7a00 	vstr	s15, [r4]
        commands[2] = uint_to_float(ki_int, KI_MIN, KI_MAX, 12);
 8001e86:	4b2b      	ldr	r3, [pc, #172]	; (8001f34 <unpack_cmd+0x15c>)
 8001e88:	edd3 7a18 	vldr	s15, [r3, #96]	; 0x60
 8001e8c:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8001e8e:	f103 0408 	add.w	r4, r3, #8
 8001e92:	210c      	movs	r1, #12
 8001e94:	eef0 0a67 	vmov.f32	s1, s15
 8001e98:	ed9f 0a27 	vldr	s0, [pc, #156]	; 8001f38 <unpack_cmd+0x160>
 8001e9c:	68f8      	ldr	r0, [r7, #12]
 8001e9e:	f003 fb9c 	bl	80055da <uint_to_float>
 8001ea2:	eef0 7a40 	vmov.f32	s15, s0
 8001ea6:	edc4 7a00 	vstr	s15, [r4]
        commands[3] = uint_to_float(kd_int, KD_MIN, KD_MAX, 12);
 8001eaa:	4b22      	ldr	r3, [pc, #136]	; (8001f34 <unpack_cmd+0x15c>)
 8001eac:	edd3 7a19 	vldr	s15, [r3, #100]	; 0x64
 8001eb0:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8001eb2:	f103 040c 	add.w	r4, r3, #12
 8001eb6:	210c      	movs	r1, #12
 8001eb8:	eef0 0a67 	vmov.f32	s1, s15
 8001ebc:	ed9f 0a1e 	vldr	s0, [pc, #120]	; 8001f38 <unpack_cmd+0x160>
 8001ec0:	68b8      	ldr	r0, [r7, #8]
 8001ec2:	f003 fb8a 	bl	80055da <uint_to_float>
 8001ec6:	eef0 7a40 	vmov.f32	s15, s0
 8001eca:	edc4 7a00 	vstr	s15, [r4]
        commands[4] = uint_to_float(t_int, -I_MAX*KT*GR, I_MAX*KT*GR, 12);
 8001ece:	4b19      	ldr	r3, [pc, #100]	; (8001f34 <unpack_cmd+0x15c>)
 8001ed0:	edd3 7a03 	vldr	s15, [r3, #12]
 8001ed4:	eeb1 7a67 	vneg.f32	s14, s15
 8001ed8:	4b16      	ldr	r3, [pc, #88]	; (8001f34 <unpack_cmd+0x15c>)
 8001eda:	edd3 7a0e 	vldr	s15, [r3, #56]	; 0x38
 8001ede:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001ee2:	4b14      	ldr	r3, [pc, #80]	; (8001f34 <unpack_cmd+0x15c>)
 8001ee4:	edd3 7a11 	vldr	s15, [r3, #68]	; 0x44
 8001ee8:	ee67 6a27 	vmul.f32	s13, s14, s15
 8001eec:	4b11      	ldr	r3, [pc, #68]	; (8001f34 <unpack_cmd+0x15c>)
 8001eee:	ed93 7a03 	vldr	s14, [r3, #12]
 8001ef2:	4b10      	ldr	r3, [pc, #64]	; (8001f34 <unpack_cmd+0x15c>)
 8001ef4:	edd3 7a0e 	vldr	s15, [r3, #56]	; 0x38
 8001ef8:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001efc:	4b0d      	ldr	r3, [pc, #52]	; (8001f34 <unpack_cmd+0x15c>)
 8001efe:	edd3 7a11 	vldr	s15, [r3, #68]	; 0x44
 8001f02:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001f06:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8001f08:	f103 0410 	add.w	r4, r3, #16
 8001f0c:	210c      	movs	r1, #12
 8001f0e:	eef0 0a67 	vmov.f32	s1, s15
 8001f12:	eeb0 0a66 	vmov.f32	s0, s13
 8001f16:	6878      	ldr	r0, [r7, #4]
 8001f18:	f003 fb5f 	bl	80055da <uint_to_float>
 8001f1c:	eef0 7a40 	vmov.f32	s15, s0
 8001f20:	edc4 7a00 	vstr	s15, [r4]
    //printf("Received   ");
    //printf("%.3f  %.3f  %.3f  %.3f  %.3f   %.3f", controller->p_des, controller->v_des, controller->kp, controller->kd, controller->t_ff, controller->i_q_ref);
    //printf("\n\r");
    }
 8001f24:	bf00      	nop
 8001f26:	371c      	adds	r7, #28
 8001f28:	46bd      	mov	sp, r7
 8001f2a:	e8bd 4090 	ldmia.w	sp!, {r4, r7, lr}
 8001f2e:	b004      	add	sp, #16
 8001f30:	4770      	bx	lr
 8001f32:	bf00      	nop
 8001f34:	20000694 	.word	0x20000694
 8001f38:	00000000 	.word	0x00000000

08001f3c <drv_spi_write>:
#include "drv8323.h"
#include <stdio.h>
#include "usart.h"
#include "hw_config.h"

uint16_t drv_spi_write(DRVStruct * drv, uint16_t val){
 8001f3c:	b580      	push	{r7, lr}
 8001f3e:	b084      	sub	sp, #16
 8001f40:	af02      	add	r7, sp, #8
 8001f42:	6078      	str	r0, [r7, #4]
 8001f44:	460b      	mov	r3, r1
 8001f46:	807b      	strh	r3, [r7, #2]
	drv->spi_tx_word = val;
 8001f48:	687b      	ldr	r3, [r7, #4]
 8001f4a:	887a      	ldrh	r2, [r7, #2]
 8001f4c:	801a      	strh	r2, [r3, #0]
	DRV_CS_LOW; 	// CS low
 8001f4e:	2200      	movs	r2, #0
 8001f50:	2110      	movs	r1, #16
 8001f52:	480f      	ldr	r0, [pc, #60]	; (8001f90 <drv_spi_write+0x54>)
 8001f54:	f006 fdb4 	bl	8008ac0 <HAL_GPIO_WritePin>
	HAL_SPI_TransmitReceive(&DRV_SPI, (uint8_t*)drv->spi_tx_buff, (uint8_t *)drv->spi_rx_buff, 1, 100);
 8001f58:	6879      	ldr	r1, [r7, #4]
 8001f5a:	687b      	ldr	r3, [r7, #4]
 8001f5c:	1c9a      	adds	r2, r3, #2
 8001f5e:	2364      	movs	r3, #100	; 0x64
 8001f60:	9300      	str	r3, [sp, #0]
 8001f62:	2301      	movs	r3, #1
 8001f64:	480b      	ldr	r0, [pc, #44]	; (8001f94 <drv_spi_write+0x58>)
 8001f66:	f007 fc08 	bl	800977a <HAL_SPI_TransmitReceive>
	while( DRV_SPI.State == HAL_SPI_STATE_BUSY );  					// wait for transmission complete
 8001f6a:	bf00      	nop
 8001f6c:	4b09      	ldr	r3, [pc, #36]	; (8001f94 <drv_spi_write+0x58>)
 8001f6e:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8001f72:	b2db      	uxtb	r3, r3
 8001f74:	2b02      	cmp	r3, #2
 8001f76:	d0f9      	beq.n	8001f6c <drv_spi_write+0x30>
	DRV_CS_HIGH; 	// CS high
 8001f78:	2201      	movs	r2, #1
 8001f7a:	2110      	movs	r1, #16
 8001f7c:	4804      	ldr	r0, [pc, #16]	; (8001f90 <drv_spi_write+0x54>)
 8001f7e:	f006 fd9f 	bl	8008ac0 <HAL_GPIO_WritePin>
	return drv->spi_rx_word;
 8001f82:	687b      	ldr	r3, [r7, #4]
 8001f84:	885b      	ldrh	r3, [r3, #2]
}
 8001f86:	4618      	mov	r0, r3
 8001f88:	3708      	adds	r7, #8
 8001f8a:	46bd      	mov	sp, r7
 8001f8c:	bd80      	pop	{r7, pc}
 8001f8e:	bf00      	nop
 8001f90:	40020000 	.word	0x40020000
 8001f94:	200094a8 	.word	0x200094a8

08001f98 <drv_read_FSR1>:
uint16_t drv_read_FSR1(DRVStruct drv){
 8001f98:	b580      	push	{r7, lr}
 8001f9a:	b082      	sub	sp, #8
 8001f9c:	af00      	add	r7, sp, #0
 8001f9e:	463b      	mov	r3, r7
 8001fa0:	e883 0003 	stmia.w	r3, {r0, r1}
	return drv_spi_write(&drv, (1<<15)|FSR1);
 8001fa4:	463b      	mov	r3, r7
 8001fa6:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001faa:	4618      	mov	r0, r3
 8001fac:	f7ff ffc6 	bl	8001f3c <drv_spi_write>
 8001fb0:	4603      	mov	r3, r0
}
 8001fb2:	4618      	mov	r0, r3
 8001fb4:	3708      	adds	r7, #8
 8001fb6:	46bd      	mov	sp, r7
 8001fb8:	bd80      	pop	{r7, pc}

08001fba <drv_read_FSR2>:

uint16_t drv_read_FSR2(DRVStruct drv){
 8001fba:	b580      	push	{r7, lr}
 8001fbc:	b082      	sub	sp, #8
 8001fbe:	af00      	add	r7, sp, #0
 8001fc0:	463b      	mov	r3, r7
 8001fc2:	e883 0003 	stmia.w	r3, {r0, r1}
	return drv_spi_write(&drv, (1<<15)|FSR2);
 8001fc6:	463b      	mov	r3, r7
 8001fc8:	f248 0101 	movw	r1, #32769	; 0x8001
 8001fcc:	4618      	mov	r0, r3
 8001fce:	f7ff ffb5 	bl	8001f3c <drv_spi_write>
 8001fd2:	4603      	mov	r3, r0
}
 8001fd4:	4618      	mov	r0, r3
 8001fd6:	3708      	adds	r7, #8
 8001fd8:	46bd      	mov	sp, r7
 8001fda:	bd80      	pop	{r7, pc}

08001fdc <drv_read_register>:

uint16_t drv_read_register(DRVStruct drv, int reg){
 8001fdc:	b580      	push	{r7, lr}
 8001fde:	b084      	sub	sp, #16
 8001fe0:	af00      	add	r7, sp, #0
 8001fe2:	f107 0308 	add.w	r3, r7, #8
 8001fe6:	e883 0003 	stmia.w	r3, {r0, r1}
 8001fea:	607a      	str	r2, [r7, #4]
	return drv_spi_write(&drv, (1<<15)|(reg<<11));
 8001fec:	687b      	ldr	r3, [r7, #4]
 8001fee:	02db      	lsls	r3, r3, #11
 8001ff0:	b21b      	sxth	r3, r3
 8001ff2:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8001ff6:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8001ffa:	b21b      	sxth	r3, r3
 8001ffc:	b29a      	uxth	r2, r3
 8001ffe:	f107 0308 	add.w	r3, r7, #8
 8002002:	4611      	mov	r1, r2
 8002004:	4618      	mov	r0, r3
 8002006:	f7ff ff99 	bl	8001f3c <drv_spi_write>
 800200a:	4603      	mov	r3, r0
}
 800200c:	4618      	mov	r0, r3
 800200e:	3710      	adds	r7, #16
 8002010:	46bd      	mov	sp, r7
 8002012:	bd80      	pop	{r7, pc}

08002014 <drv_write_register>:
void drv_write_register(DRVStruct drv, int reg, int val){
 8002014:	b590      	push	{r4, r7, lr}
 8002016:	b085      	sub	sp, #20
 8002018:	af00      	add	r7, sp, #0
 800201a:	f107 0408 	add.w	r4, r7, #8
 800201e:	e884 0003 	stmia.w	r4, {r0, r1}
 8002022:	607a      	str	r2, [r7, #4]
 8002024:	603b      	str	r3, [r7, #0]
	drv_spi_write(&drv, (reg<<11)|val);
 8002026:	687b      	ldr	r3, [r7, #4]
 8002028:	02db      	lsls	r3, r3, #11
 800202a:	b21a      	sxth	r2, r3
 800202c:	683b      	ldr	r3, [r7, #0]
 800202e:	b21b      	sxth	r3, r3
 8002030:	4313      	orrs	r3, r2
 8002032:	b21b      	sxth	r3, r3
 8002034:	b29a      	uxth	r2, r3
 8002036:	f107 0308 	add.w	r3, r7, #8
 800203a:	4611      	mov	r1, r2
 800203c:	4618      	mov	r0, r3
 800203e:	f7ff ff7d 	bl	8001f3c <drv_spi_write>
}
 8002042:	bf00      	nop
 8002044:	3714      	adds	r7, #20
 8002046:	46bd      	mov	sp, r7
 8002048:	bd90      	pop	{r4, r7, pc}

0800204a <drv_write_DCR>:
void drv_write_DCR(DRVStruct drv, int DIS_CPUV, int DIS_GDF, int OTW_REP, int PWM_MODE, int PWM_COM, int PWM_DIR, int COAST, int BRAKE, int CLR_FLT){
 800204a:	b590      	push	{r4, r7, lr}
 800204c:	b087      	sub	sp, #28
 800204e:	af00      	add	r7, sp, #0
 8002050:	f107 0408 	add.w	r4, r7, #8
 8002054:	e884 0003 	stmia.w	r4, {r0, r1}
 8002058:	607a      	str	r2, [r7, #4]
 800205a:	603b      	str	r3, [r7, #0]
	uint16_t val = (DCR<<11) | (DIS_CPUV<<9) | (DIS_GDF<<8) | (OTW_REP<<7) | (PWM_MODE<<5) | (PWM_COM<<4) | (PWM_DIR<<3) | (COAST<<2) | (BRAKE<<1) | CLR_FLT;
 800205c:	687b      	ldr	r3, [r7, #4]
 800205e:	025b      	lsls	r3, r3, #9
 8002060:	b21b      	sxth	r3, r3
 8002062:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8002066:	b21a      	sxth	r2, r3
 8002068:	683b      	ldr	r3, [r7, #0]
 800206a:	021b      	lsls	r3, r3, #8
 800206c:	b21b      	sxth	r3, r3
 800206e:	4313      	orrs	r3, r2
 8002070:	b21a      	sxth	r2, r3
 8002072:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002074:	01db      	lsls	r3, r3, #7
 8002076:	b21b      	sxth	r3, r3
 8002078:	4313      	orrs	r3, r2
 800207a:	b21a      	sxth	r2, r3
 800207c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800207e:	015b      	lsls	r3, r3, #5
 8002080:	b21b      	sxth	r3, r3
 8002082:	4313      	orrs	r3, r2
 8002084:	b21a      	sxth	r2, r3
 8002086:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002088:	011b      	lsls	r3, r3, #4
 800208a:	b21b      	sxth	r3, r3
 800208c:	4313      	orrs	r3, r2
 800208e:	b21a      	sxth	r2, r3
 8002090:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002092:	00db      	lsls	r3, r3, #3
 8002094:	b21b      	sxth	r3, r3
 8002096:	4313      	orrs	r3, r2
 8002098:	b21a      	sxth	r2, r3
 800209a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800209c:	009b      	lsls	r3, r3, #2
 800209e:	b21b      	sxth	r3, r3
 80020a0:	4313      	orrs	r3, r2
 80020a2:	b21a      	sxth	r2, r3
 80020a4:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80020a6:	005b      	lsls	r3, r3, #1
 80020a8:	b21b      	sxth	r3, r3
 80020aa:	4313      	orrs	r3, r2
 80020ac:	b21a      	sxth	r2, r3
 80020ae:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80020b0:	b21b      	sxth	r3, r3
 80020b2:	4313      	orrs	r3, r2
 80020b4:	b21b      	sxth	r3, r3
 80020b6:	82fb      	strh	r3, [r7, #22]
	drv_spi_write(&drv, val);
 80020b8:	8afa      	ldrh	r2, [r7, #22]
 80020ba:	f107 0308 	add.w	r3, r7, #8
 80020be:	4611      	mov	r1, r2
 80020c0:	4618      	mov	r0, r3
 80020c2:	f7ff ff3b 	bl	8001f3c <drv_spi_write>
}
 80020c6:	bf00      	nop
 80020c8:	371c      	adds	r7, #28
 80020ca:	46bd      	mov	sp, r7
 80020cc:	bd90      	pop	{r4, r7, pc}

080020ce <drv_write_OCPCR>:
}
void drv_write_LSR(DRVStruct drv, int CBC, int TDRIVE, int IDRIVEP_LS, int IDRIVEN_LS){
	uint16_t val = (LSR<<11) | (CBC<<10) | (TDRIVE<<8) | (IDRIVEP_LS<<4) | IDRIVEN_LS;
	drv_spi_write(&drv, val);
}
void drv_write_OCPCR(DRVStruct drv, int TRETRY, int DEAD_TIME, int OCP_MODE, int OCP_DEG, int VDS_LVL){
 80020ce:	b590      	push	{r4, r7, lr}
 80020d0:	b087      	sub	sp, #28
 80020d2:	af00      	add	r7, sp, #0
 80020d4:	f107 0408 	add.w	r4, r7, #8
 80020d8:	e884 0003 	stmia.w	r4, {r0, r1}
 80020dc:	607a      	str	r2, [r7, #4]
 80020de:	603b      	str	r3, [r7, #0]
	uint16_t val = (OCPCR<<11) | (TRETRY<<10) | (DEAD_TIME<<8) | (OCP_MODE<<6) | (OCP_DEG<<4) | VDS_LVL;
 80020e0:	687b      	ldr	r3, [r7, #4]
 80020e2:	029b      	lsls	r3, r3, #10
 80020e4:	b21b      	sxth	r3, r3
 80020e6:	f443 5320 	orr.w	r3, r3, #10240	; 0x2800
 80020ea:	b21a      	sxth	r2, r3
 80020ec:	683b      	ldr	r3, [r7, #0]
 80020ee:	021b      	lsls	r3, r3, #8
 80020f0:	b21b      	sxth	r3, r3
 80020f2:	4313      	orrs	r3, r2
 80020f4:	b21a      	sxth	r2, r3
 80020f6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80020f8:	019b      	lsls	r3, r3, #6
 80020fa:	b21b      	sxth	r3, r3
 80020fc:	4313      	orrs	r3, r2
 80020fe:	b21a      	sxth	r2, r3
 8002100:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002102:	011b      	lsls	r3, r3, #4
 8002104:	b21b      	sxth	r3, r3
 8002106:	4313      	orrs	r3, r2
 8002108:	b21a      	sxth	r2, r3
 800210a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800210c:	b21b      	sxth	r3, r3
 800210e:	4313      	orrs	r3, r2
 8002110:	b21b      	sxth	r3, r3
 8002112:	82fb      	strh	r3, [r7, #22]
	drv_spi_write(&drv, val);
 8002114:	8afa      	ldrh	r2, [r7, #22]
 8002116:	f107 0308 	add.w	r3, r7, #8
 800211a:	4611      	mov	r1, r2
 800211c:	4618      	mov	r0, r3
 800211e:	f7ff ff0d 	bl	8001f3c <drv_spi_write>
}
 8002122:	bf00      	nop
 8002124:	371c      	adds	r7, #28
 8002126:	46bd      	mov	sp, r7
 8002128:	bd90      	pop	{r4, r7, pc}

0800212a <drv_write_CSACR>:
void drv_write_CSACR(DRVStruct drv, int CSA_FET, int VREF_DIV, int LS_REF, int CSA_GAIN, int DIS_SEN, int CSA_CAL_A, int CSA_CAL_B, int CSA_CAL_C, int SEN_LVL){
 800212a:	b590      	push	{r4, r7, lr}
 800212c:	b087      	sub	sp, #28
 800212e:	af00      	add	r7, sp, #0
 8002130:	f107 0408 	add.w	r4, r7, #8
 8002134:	e884 0003 	stmia.w	r4, {r0, r1}
 8002138:	607a      	str	r2, [r7, #4]
 800213a:	603b      	str	r3, [r7, #0]
	uint16_t val = (CSACR<<11) | (CSA_FET<<10) | (VREF_DIV<<9) | (LS_REF<<8) | (CSA_GAIN<<6) | (DIS_SEN<<5) | (CSA_CAL_A<<4) | (CSA_CAL_B<<3) | (CSA_CAL_C<<2) | SEN_LVL;
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	029b      	lsls	r3, r3, #10
 8002140:	b21b      	sxth	r3, r3
 8002142:	f443 5340 	orr.w	r3, r3, #12288	; 0x3000
 8002146:	b21a      	sxth	r2, r3
 8002148:	683b      	ldr	r3, [r7, #0]
 800214a:	025b      	lsls	r3, r3, #9
 800214c:	b21b      	sxth	r3, r3
 800214e:	4313      	orrs	r3, r2
 8002150:	b21a      	sxth	r2, r3
 8002152:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002154:	021b      	lsls	r3, r3, #8
 8002156:	b21b      	sxth	r3, r3
 8002158:	4313      	orrs	r3, r2
 800215a:	b21a      	sxth	r2, r3
 800215c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800215e:	019b      	lsls	r3, r3, #6
 8002160:	b21b      	sxth	r3, r3
 8002162:	4313      	orrs	r3, r2
 8002164:	b21a      	sxth	r2, r3
 8002166:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002168:	015b      	lsls	r3, r3, #5
 800216a:	b21b      	sxth	r3, r3
 800216c:	4313      	orrs	r3, r2
 800216e:	b21a      	sxth	r2, r3
 8002170:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8002172:	011b      	lsls	r3, r3, #4
 8002174:	b21b      	sxth	r3, r3
 8002176:	4313      	orrs	r3, r2
 8002178:	b21a      	sxth	r2, r3
 800217a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800217c:	00db      	lsls	r3, r3, #3
 800217e:	b21b      	sxth	r3, r3
 8002180:	4313      	orrs	r3, r2
 8002182:	b21a      	sxth	r2, r3
 8002184:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8002186:	009b      	lsls	r3, r3, #2
 8002188:	b21b      	sxth	r3, r3
 800218a:	4313      	orrs	r3, r2
 800218c:	b21a      	sxth	r2, r3
 800218e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8002190:	b21b      	sxth	r3, r3
 8002192:	4313      	orrs	r3, r2
 8002194:	b21b      	sxth	r3, r3
 8002196:	82fb      	strh	r3, [r7, #22]
	drv_spi_write(&drv, val);
 8002198:	8afa      	ldrh	r2, [r7, #22]
 800219a:	f107 0308 	add.w	r3, r7, #8
 800219e:	4611      	mov	r1, r2
 80021a0:	4618      	mov	r0, r3
 80021a2:	f7ff fecb 	bl	8001f3c <drv_spi_write>
}
 80021a6:	bf00      	nop
 80021a8:	371c      	adds	r7, #28
 80021aa:	46bd      	mov	sp, r7
 80021ac:	bd90      	pop	{r4, r7, pc}

080021ae <drv_enable_gd>:
void drv_enable_gd(DRVStruct drv){
 80021ae:	b580      	push	{r7, lr}
 80021b0:	b084      	sub	sp, #16
 80021b2:	af00      	add	r7, sp, #0
 80021b4:	463b      	mov	r3, r7
 80021b6:	e883 0003 	stmia.w	r3, {r0, r1}
	uint16_t val = (drv_read_register(drv, DCR)) & (~(0x1<<2));
 80021ba:	2202      	movs	r2, #2
 80021bc:	463b      	mov	r3, r7
 80021be:	e893 0003 	ldmia.w	r3, {r0, r1}
 80021c2:	f7ff ff0b 	bl	8001fdc <drv_read_register>
 80021c6:	4603      	mov	r3, r0
 80021c8:	f023 0304 	bic.w	r3, r3, #4
 80021cc:	81fb      	strh	r3, [r7, #14]
	drv_write_register(drv, DCR, val);
 80021ce:	89fb      	ldrh	r3, [r7, #14]
 80021d0:	2202      	movs	r2, #2
 80021d2:	4639      	mov	r1, r7
 80021d4:	c903      	ldmia	r1, {r0, r1}
 80021d6:	f7ff ff1d 	bl	8002014 <drv_write_register>
}
 80021da:	bf00      	nop
 80021dc:	3710      	adds	r7, #16
 80021de:	46bd      	mov	sp, r7
 80021e0:	bd80      	pop	{r7, pc}

080021e2 <drv_disable_gd>:
void drv_disable_gd(DRVStruct drv){
 80021e2:	b580      	push	{r7, lr}
 80021e4:	b084      	sub	sp, #16
 80021e6:	af00      	add	r7, sp, #0
 80021e8:	463b      	mov	r3, r7
 80021ea:	e883 0003 	stmia.w	r3, {r0, r1}
	uint16_t val = (drv_read_register(drv, DCR)) | (0x1<<2);
 80021ee:	2202      	movs	r2, #2
 80021f0:	463b      	mov	r3, r7
 80021f2:	e893 0003 	ldmia.w	r3, {r0, r1}
 80021f6:	f7ff fef1 	bl	8001fdc <drv_read_register>
 80021fa:	4603      	mov	r3, r0
 80021fc:	f043 0304 	orr.w	r3, r3, #4
 8002200:	81fb      	strh	r3, [r7, #14]
	drv_write_register(drv, DCR, val);
 8002202:	89fb      	ldrh	r3, [r7, #14]
 8002204:	2202      	movs	r2, #2
 8002206:	4639      	mov	r1, r7
 8002208:	c903      	ldmia	r1, {r0, r1}
 800220a:	f7ff ff03 	bl	8002014 <drv_write_register>
}
 800220e:	bf00      	nop
 8002210:	3710      	adds	r7, #16
 8002212:	46bd      	mov	sp, r7
 8002214:	bd80      	pop	{r7, pc}

08002216 <drv_calibrate>:
void drv_calibrate(DRVStruct drv){
 8002216:	b580      	push	{r7, lr}
 8002218:	b084      	sub	sp, #16
 800221a:	af00      	add	r7, sp, #0
 800221c:	463b      	mov	r3, r7
 800221e:	e883 0003 	stmia.w	r3, {r0, r1}
	uint16_t val = (0x1<<4) + (0x1<<3) + (0x1<<2);
 8002222:	231c      	movs	r3, #28
 8002224:	81fb      	strh	r3, [r7, #14]
	drv_write_register(drv, CSACR, val);
 8002226:	89fb      	ldrh	r3, [r7, #14]
 8002228:	2206      	movs	r2, #6
 800222a:	4639      	mov	r1, r7
 800222c:	c903      	ldmia	r1, {r0, r1}
 800222e:	f7ff fef1 	bl	8002014 <drv_write_register>
}
 8002232:	bf00      	nop
 8002234:	3710      	adds	r7, #16
 8002236:	46bd      	mov	sp, r7
 8002238:	bd80      	pop	{r7, pc}
	...

0800223c <drv_print_faults>:
void drv_print_faults(DRVStruct drv){
 800223c:	b580      	push	{r7, lr}
 800223e:	b084      	sub	sp, #16
 8002240:	af00      	add	r7, sp, #0
 8002242:	463b      	mov	r3, r7
 8002244:	e883 0003 	stmia.w	r3, {r0, r1}
    uint16_t val1 = drv_read_FSR1(drv);
 8002248:	463b      	mov	r3, r7
 800224a:	e893 0003 	ldmia.w	r3, {r0, r1}
 800224e:	f7ff fea3 	bl	8001f98 <drv_read_FSR1>
 8002252:	4603      	mov	r3, r0
 8002254:	81fb      	strh	r3, [r7, #14]
    uint16_t val2 = drv_read_FSR2(drv);
 8002256:	463b      	mov	r3, r7
 8002258:	e893 0003 	ldmia.w	r3, {r0, r1}
 800225c:	f7ff fead 	bl	8001fba <drv_read_FSR2>
 8002260:	4603      	mov	r3, r0
 8002262:	81bb      	strh	r3, [r7, #12]

    if(val1 & (1<<10)){printf("\n\rFAULT\n\r");}
 8002264:	89fb      	ldrh	r3, [r7, #14]
 8002266:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800226a:	2b00      	cmp	r3, #0
 800226c:	d002      	beq.n	8002274 <drv_print_faults+0x38>
 800226e:	4857      	ldr	r0, [pc, #348]	; (80023cc <drv_print_faults+0x190>)
 8002270:	f00a fc02 	bl	800ca78 <iprintf>

    if(val1 & (1<<9)){printf("VDS_OCP\n\r");}
 8002274:	89fb      	ldrh	r3, [r7, #14]
 8002276:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800227a:	2b00      	cmp	r3, #0
 800227c:	d002      	beq.n	8002284 <drv_print_faults+0x48>
 800227e:	4854      	ldr	r0, [pc, #336]	; (80023d0 <drv_print_faults+0x194>)
 8002280:	f00a fbfa 	bl	800ca78 <iprintf>
    if(val1 & (1<<8)){printf("GDF\n\r");}
 8002284:	89fb      	ldrh	r3, [r7, #14]
 8002286:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800228a:	2b00      	cmp	r3, #0
 800228c:	d002      	beq.n	8002294 <drv_print_faults+0x58>
 800228e:	4851      	ldr	r0, [pc, #324]	; (80023d4 <drv_print_faults+0x198>)
 8002290:	f00a fbf2 	bl	800ca78 <iprintf>
    if(val1 & (1<<7)){printf("UVLO\n\r");}
 8002294:	89fb      	ldrh	r3, [r7, #14]
 8002296:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800229a:	2b00      	cmp	r3, #0
 800229c:	d002      	beq.n	80022a4 <drv_print_faults+0x68>
 800229e:	484e      	ldr	r0, [pc, #312]	; (80023d8 <drv_print_faults+0x19c>)
 80022a0:	f00a fbea 	bl	800ca78 <iprintf>
    if(val1 & (1<<6)){printf("OTSD\n\r");}
 80022a4:	89fb      	ldrh	r3, [r7, #14]
 80022a6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80022aa:	2b00      	cmp	r3, #0
 80022ac:	d002      	beq.n	80022b4 <drv_print_faults+0x78>
 80022ae:	484b      	ldr	r0, [pc, #300]	; (80023dc <drv_print_faults+0x1a0>)
 80022b0:	f00a fbe2 	bl	800ca78 <iprintf>
    if(val1 & (1<<5)){printf("VDS_HA\n\r");}
 80022b4:	89fb      	ldrh	r3, [r7, #14]
 80022b6:	f003 0320 	and.w	r3, r3, #32
 80022ba:	2b00      	cmp	r3, #0
 80022bc:	d002      	beq.n	80022c4 <drv_print_faults+0x88>
 80022be:	4848      	ldr	r0, [pc, #288]	; (80023e0 <drv_print_faults+0x1a4>)
 80022c0:	f00a fbda 	bl	800ca78 <iprintf>
    if(val1 & (1<<4)){printf("VDS_LA\n\r");}
 80022c4:	89fb      	ldrh	r3, [r7, #14]
 80022c6:	f003 0310 	and.w	r3, r3, #16
 80022ca:	2b00      	cmp	r3, #0
 80022cc:	d002      	beq.n	80022d4 <drv_print_faults+0x98>
 80022ce:	4845      	ldr	r0, [pc, #276]	; (80023e4 <drv_print_faults+0x1a8>)
 80022d0:	f00a fbd2 	bl	800ca78 <iprintf>
    if(val1 & (1<<3)){printf("VDS_HB\n\r");}
 80022d4:	89fb      	ldrh	r3, [r7, #14]
 80022d6:	f003 0308 	and.w	r3, r3, #8
 80022da:	2b00      	cmp	r3, #0
 80022dc:	d002      	beq.n	80022e4 <drv_print_faults+0xa8>
 80022de:	4842      	ldr	r0, [pc, #264]	; (80023e8 <drv_print_faults+0x1ac>)
 80022e0:	f00a fbca 	bl	800ca78 <iprintf>
    if(val1 & (1<<2)){printf("VDS_LB\n\r");}
 80022e4:	89fb      	ldrh	r3, [r7, #14]
 80022e6:	f003 0304 	and.w	r3, r3, #4
 80022ea:	2b00      	cmp	r3, #0
 80022ec:	d002      	beq.n	80022f4 <drv_print_faults+0xb8>
 80022ee:	483f      	ldr	r0, [pc, #252]	; (80023ec <drv_print_faults+0x1b0>)
 80022f0:	f00a fbc2 	bl	800ca78 <iprintf>
    if(val1 & (1<<1)){printf("VDS_HC\n\r");}
 80022f4:	89fb      	ldrh	r3, [r7, #14]
 80022f6:	f003 0302 	and.w	r3, r3, #2
 80022fa:	2b00      	cmp	r3, #0
 80022fc:	d002      	beq.n	8002304 <drv_print_faults+0xc8>
 80022fe:	483c      	ldr	r0, [pc, #240]	; (80023f0 <drv_print_faults+0x1b4>)
 8002300:	f00a fbba 	bl	800ca78 <iprintf>
    if(val1 & (1)){printf("VDS_LC\n\r");}
 8002304:	89fb      	ldrh	r3, [r7, #14]
 8002306:	f003 0301 	and.w	r3, r3, #1
 800230a:	2b00      	cmp	r3, #0
 800230c:	d002      	beq.n	8002314 <drv_print_faults+0xd8>
 800230e:	4839      	ldr	r0, [pc, #228]	; (80023f4 <drv_print_faults+0x1b8>)
 8002310:	f00a fbb2 	bl	800ca78 <iprintf>

    if(val2 & (1<<10)){printf("SA_OC\n\r");}
 8002314:	89bb      	ldrh	r3, [r7, #12]
 8002316:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800231a:	2b00      	cmp	r3, #0
 800231c:	d002      	beq.n	8002324 <drv_print_faults+0xe8>
 800231e:	4836      	ldr	r0, [pc, #216]	; (80023f8 <drv_print_faults+0x1bc>)
 8002320:	f00a fbaa 	bl	800ca78 <iprintf>
    if(val2 & (1<<9)){printf("SB_OC\n\r");}
 8002324:	89bb      	ldrh	r3, [r7, #12]
 8002326:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800232a:	2b00      	cmp	r3, #0
 800232c:	d002      	beq.n	8002334 <drv_print_faults+0xf8>
 800232e:	4833      	ldr	r0, [pc, #204]	; (80023fc <drv_print_faults+0x1c0>)
 8002330:	f00a fba2 	bl	800ca78 <iprintf>
    if(val2 & (1<<8)){printf("SC_OC\n\r");}
 8002334:	89bb      	ldrh	r3, [r7, #12]
 8002336:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800233a:	2b00      	cmp	r3, #0
 800233c:	d002      	beq.n	8002344 <drv_print_faults+0x108>
 800233e:	4830      	ldr	r0, [pc, #192]	; (8002400 <drv_print_faults+0x1c4>)
 8002340:	f00a fb9a 	bl	800ca78 <iprintf>
    if(val2 & (1<<7)){printf("OTW\n\r");}
 8002344:	89bb      	ldrh	r3, [r7, #12]
 8002346:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800234a:	2b00      	cmp	r3, #0
 800234c:	d002      	beq.n	8002354 <drv_print_faults+0x118>
 800234e:	482d      	ldr	r0, [pc, #180]	; (8002404 <drv_print_faults+0x1c8>)
 8002350:	f00a fb92 	bl	800ca78 <iprintf>
    if(val2 & (1<<6)){printf("CPUV\n\r");}
 8002354:	89bb      	ldrh	r3, [r7, #12]
 8002356:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800235a:	2b00      	cmp	r3, #0
 800235c:	d002      	beq.n	8002364 <drv_print_faults+0x128>
 800235e:	482a      	ldr	r0, [pc, #168]	; (8002408 <drv_print_faults+0x1cc>)
 8002360:	f00a fb8a 	bl	800ca78 <iprintf>
    if(val2 & (1<<5)){printf("VGS_HA\n\r");}
 8002364:	89bb      	ldrh	r3, [r7, #12]
 8002366:	f003 0320 	and.w	r3, r3, #32
 800236a:	2b00      	cmp	r3, #0
 800236c:	d002      	beq.n	8002374 <drv_print_faults+0x138>
 800236e:	4827      	ldr	r0, [pc, #156]	; (800240c <drv_print_faults+0x1d0>)
 8002370:	f00a fb82 	bl	800ca78 <iprintf>
    if(val2 & (1<<4)){printf("VGS_LA\n\r");}
 8002374:	89bb      	ldrh	r3, [r7, #12]
 8002376:	f003 0310 	and.w	r3, r3, #16
 800237a:	2b00      	cmp	r3, #0
 800237c:	d002      	beq.n	8002384 <drv_print_faults+0x148>
 800237e:	4824      	ldr	r0, [pc, #144]	; (8002410 <drv_print_faults+0x1d4>)
 8002380:	f00a fb7a 	bl	800ca78 <iprintf>
    if(val2 & (1<<3)){printf("VGS_HB\n\r");}
 8002384:	89bb      	ldrh	r3, [r7, #12]
 8002386:	f003 0308 	and.w	r3, r3, #8
 800238a:	2b00      	cmp	r3, #0
 800238c:	d002      	beq.n	8002394 <drv_print_faults+0x158>
 800238e:	4821      	ldr	r0, [pc, #132]	; (8002414 <drv_print_faults+0x1d8>)
 8002390:	f00a fb72 	bl	800ca78 <iprintf>
    if(val2 & (1<<2)){printf("VGS_LB\n\r");}
 8002394:	89bb      	ldrh	r3, [r7, #12]
 8002396:	f003 0304 	and.w	r3, r3, #4
 800239a:	2b00      	cmp	r3, #0
 800239c:	d002      	beq.n	80023a4 <drv_print_faults+0x168>
 800239e:	481e      	ldr	r0, [pc, #120]	; (8002418 <drv_print_faults+0x1dc>)
 80023a0:	f00a fb6a 	bl	800ca78 <iprintf>
    if(val2 & (1<<1)){printf("VGS_HC\n\r");}
 80023a4:	89bb      	ldrh	r3, [r7, #12]
 80023a6:	f003 0302 	and.w	r3, r3, #2
 80023aa:	2b00      	cmp	r3, #0
 80023ac:	d002      	beq.n	80023b4 <drv_print_faults+0x178>
 80023ae:	481b      	ldr	r0, [pc, #108]	; (800241c <drv_print_faults+0x1e0>)
 80023b0:	f00a fb62 	bl	800ca78 <iprintf>
    if(val2 & (1)){printf("VGS_LC\n\r");}
 80023b4:	89bb      	ldrh	r3, [r7, #12]
 80023b6:	f003 0301 	and.w	r3, r3, #1
 80023ba:	2b00      	cmp	r3, #0
 80023bc:	d002      	beq.n	80023c4 <drv_print_faults+0x188>
 80023be:	4818      	ldr	r0, [pc, #96]	; (8002420 <drv_print_faults+0x1e4>)
 80023c0:	f00a fb5a 	bl	800ca78 <iprintf>

}
 80023c4:	bf00      	nop
 80023c6:	3710      	adds	r7, #16
 80023c8:	46bd      	mov	sp, r7
 80023ca:	bd80      	pop	{r7, pc}
 80023cc:	08010438 	.word	0x08010438
 80023d0:	08010444 	.word	0x08010444
 80023d4:	08010450 	.word	0x08010450
 80023d8:	08010458 	.word	0x08010458
 80023dc:	08010460 	.word	0x08010460
 80023e0:	08010468 	.word	0x08010468
 80023e4:	08010474 	.word	0x08010474
 80023e8:	08010480 	.word	0x08010480
 80023ec:	0801048c 	.word	0x0801048c
 80023f0:	08010498 	.word	0x08010498
 80023f4:	080104a4 	.word	0x080104a4
 80023f8:	080104b0 	.word	0x080104b0
 80023fc:	080104b8 	.word	0x080104b8
 8002400:	080104c0 	.word	0x080104c0
 8002404:	080104c8 	.word	0x080104c8
 8002408:	080104d0 	.word	0x080104d0
 800240c:	080104d8 	.word	0x080104d8
 8002410:	080104e4 	.word	0x080104e4
 8002414:	080104f0 	.word	0x080104f0
 8002418:	080104fc 	.word	0x080104fc
 800241c:	08010508 	.word	0x08010508
 8002420:	08010514 	.word	0x08010514

08002424 <flash_writer_init>:
#include "flash_writer.h"




void flash_writer_init(FlashWriter *fw, uint32_t sector) {
 8002424:	b480      	push	{r7}
 8002426:	b083      	sub	sp, #12
 8002428:	af00      	add	r7, sp, #0
 800242a:	6078      	str	r0, [r7, #4]
 800242c:	6039      	str	r1, [r7, #0]
	if(sector>7) sector = 7;
 800242e:	683b      	ldr	r3, [r7, #0]
 8002430:	2b07      	cmp	r3, #7
 8002432:	d901      	bls.n	8002438 <flash_writer_init+0x14>
 8002434:	2307      	movs	r3, #7
 8002436:	603b      	str	r3, [r7, #0]
	fw->sector = sector;
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	683a      	ldr	r2, [r7, #0]
 800243c:	609a      	str	r2, [r3, #8]
	fw->base = __SECTOR_ADDRS[sector];
 800243e:	4a07      	ldr	r2, [pc, #28]	; (800245c <flash_writer_init+0x38>)
 8002440:	683b      	ldr	r3, [r7, #0]
 8002442:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8002446:	687b      	ldr	r3, [r7, #4]
 8002448:	605a      	str	r2, [r3, #4]
	fw->ready = false;
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	2200      	movs	r2, #0
 800244e:	701a      	strb	r2, [r3, #0]
}
 8002450:	bf00      	nop
 8002452:	370c      	adds	r7, #12
 8002454:	46bd      	mov	sp, r7
 8002456:	f85d 7b04 	ldr.w	r7, [sp], #4
 800245a:	4770      	bx	lr
 800245c:	20000000 	.word	0x20000000

08002460 <flash_writer_open>:
bool flash_writer_ready(FlashWriter fw) {
    return fw.ready;
}

void flash_writer_open(FlashWriter * fw) {
 8002460:	b580      	push	{r7, lr}
 8002462:	b082      	sub	sp, #8
 8002464:	af00      	add	r7, sp, #0
 8002466:	6078      	str	r0, [r7, #4]
    FLASH_Unlock();
 8002468:	f003 fcf8 	bl	8005e5c <FLASH_Unlock>
    FLASH_ClearFlag( FLASH_FLAG_EOP |  FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | FLASH_FLAG_PGPERR | FLASH_FLAG_PGSERR);
 800246c:	20f1      	movs	r0, #241	; 0xf1
 800246e:	f003 fdb1 	bl	8005fd4 <FLASH_ClearFlag>
    FLASH_EraseSector(__SECTORS[fw->sector], VoltageRange_3);
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	689b      	ldr	r3, [r3, #8]
 8002476:	4a07      	ldr	r2, [pc, #28]	; (8002494 <flash_writer_open+0x34>)
 8002478:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800247c:	2102      	movs	r1, #2
 800247e:	4618      	mov	r0, r3
 8002480:	f003 fd14 	bl	8005eac <FLASH_EraseSector>
    fw->ready = true;
 8002484:	687b      	ldr	r3, [r7, #4]
 8002486:	2201      	movs	r2, #1
 8002488:	701a      	strb	r2, [r3, #0]
}
 800248a:	bf00      	nop
 800248c:	3708      	adds	r7, #8
 800248e:	46bd      	mov	sp, r7
 8002490:	bd80      	pop	{r7, pc}
 8002492:	bf00      	nop
 8002494:	20000020 	.word	0x20000020

08002498 <flash_writer_write_int>:

void flash_writer_write_int(FlashWriter fw, uint32_t index, int x) {
 8002498:	b590      	push	{r4, r7, lr}
 800249a:	b087      	sub	sp, #28
 800249c:	af00      	add	r7, sp, #0
 800249e:	1d3c      	adds	r4, r7, #4
 80024a0:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 80024a4:	603b      	str	r3, [r7, #0]
    union UN {int a; uint32_t b;};
    union UN un;
    un.a = x;
 80024a6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80024a8:	617b      	str	r3, [r7, #20]
    FLASH_ProgramWord(fw.base + 4 * index, un.b);
 80024aa:	68ba      	ldr	r2, [r7, #8]
 80024ac:	683b      	ldr	r3, [r7, #0]
 80024ae:	009b      	lsls	r3, r3, #2
 80024b0:	4413      	add	r3, r2
 80024b2:	697a      	ldr	r2, [r7, #20]
 80024b4:	4611      	mov	r1, r2
 80024b6:	4618      	mov	r0, r3
 80024b8:	f003 fd58 	bl	8005f6c <FLASH_ProgramWord>
}
 80024bc:	bf00      	nop
 80024be:	371c      	adds	r7, #28
 80024c0:	46bd      	mov	sp, r7
 80024c2:	bd90      	pop	{r4, r7, pc}

080024c4 <flash_writer_write_float>:

void flash_writer_write_uint(FlashWriter fw, uint32_t index, unsigned int x) {
    FLASH_ProgramWord(fw.base + 4 * index, x);
}

void flash_writer_write_float(FlashWriter fw, uint32_t index, float x) {
 80024c4:	b590      	push	{r4, r7, lr}
 80024c6:	b089      	sub	sp, #36	; 0x24
 80024c8:	af00      	add	r7, sp, #0
 80024ca:	f107 040c 	add.w	r4, r7, #12
 80024ce:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 80024d2:	60bb      	str	r3, [r7, #8]
 80024d4:	ed87 0a01 	vstr	s0, [r7, #4]
    union UN {float a; uint32_t b;};
    union UN un;
    un.a = x;
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	61fb      	str	r3, [r7, #28]
    FLASH_ProgramWord(fw.base + 4 * index, un.b);
 80024dc:	693a      	ldr	r2, [r7, #16]
 80024de:	68bb      	ldr	r3, [r7, #8]
 80024e0:	009b      	lsls	r3, r3, #2
 80024e2:	4413      	add	r3, r2
 80024e4:	69fa      	ldr	r2, [r7, #28]
 80024e6:	4611      	mov	r1, r2
 80024e8:	4618      	mov	r0, r3
 80024ea:	f003 fd3f 	bl	8005f6c <FLASH_ProgramWord>
}
 80024ee:	bf00      	nop
 80024f0:	3724      	adds	r7, #36	; 0x24
 80024f2:	46bd      	mov	sp, r7
 80024f4:	bd90      	pop	{r4, r7, pc}

080024f6 <flash_writer_close>:

void flash_writer_close(FlashWriter * fw) {
 80024f6:	b580      	push	{r7, lr}
 80024f8:	b082      	sub	sp, #8
 80024fa:	af00      	add	r7, sp, #0
 80024fc:	6078      	str	r0, [r7, #4]
    FLASH_Lock();
 80024fe:	f003 fcc5 	bl	8005e8c <FLASH_Lock>
    fw->ready = false;
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	2200      	movs	r2, #0
 8002506:	701a      	strb	r2, [r3, #0]
}
 8002508:	bf00      	nop
 800250a:	3708      	adds	r7, #8
 800250c:	46bd      	mov	sp, r7
 800250e:	bd80      	pop	{r7, pc}

08002510 <flash_read_int>:

int flash_read_int(FlashWriter fw, uint32_t index) {
 8002510:	b490      	push	{r4, r7}
 8002512:	b084      	sub	sp, #16
 8002514:	af00      	add	r7, sp, #0
 8002516:	1d3c      	adds	r4, r7, #4
 8002518:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 800251c:	603b      	str	r3, [r7, #0]
    return *(int*) (__SECTOR_ADDRS[fw.sector] + 4 * index);
 800251e:	68fb      	ldr	r3, [r7, #12]
 8002520:	4a05      	ldr	r2, [pc, #20]	; (8002538 <flash_read_int+0x28>)
 8002522:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8002526:	683b      	ldr	r3, [r7, #0]
 8002528:	009b      	lsls	r3, r3, #2
 800252a:	4413      	add	r3, r2
 800252c:	681b      	ldr	r3, [r3, #0]
}
 800252e:	4618      	mov	r0, r3
 8002530:	3710      	adds	r7, #16
 8002532:	46bd      	mov	sp, r7
 8002534:	bc90      	pop	{r4, r7}
 8002536:	4770      	bx	lr
 8002538:	20000000 	.word	0x20000000

0800253c <flash_read_float>:

uint32_t flash_read_uint(FlashWriter fw, uint32_t index) {
    return *(uint32_t*) (__SECTOR_ADDRS[fw.sector] + 4 * index);
}

float flash_read_float(FlashWriter fw, uint32_t index) {
 800253c:	b490      	push	{r4, r7}
 800253e:	b084      	sub	sp, #16
 8002540:	af00      	add	r7, sp, #0
 8002542:	1d3c      	adds	r4, r7, #4
 8002544:	e884 0007 	stmia.w	r4, {r0, r1, r2}
 8002548:	603b      	str	r3, [r7, #0]
    return *(float*) (__SECTOR_ADDRS[fw.sector] + 4 * index);
 800254a:	68fb      	ldr	r3, [r7, #12]
 800254c:	4a07      	ldr	r2, [pc, #28]	; (800256c <flash_read_float+0x30>)
 800254e:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8002552:	683b      	ldr	r3, [r7, #0]
 8002554:	009b      	lsls	r3, r3, #2
 8002556:	4413      	add	r3, r2
 8002558:	681b      	ldr	r3, [r3, #0]
 800255a:	ee07 3a90 	vmov	s15, r3
}
 800255e:	eeb0 0a67 	vmov.f32	s0, s15
 8002562:	3710      	adds	r7, #16
 8002564:	46bd      	mov	sp, r7
 8002566:	bc90      	pop	{r4, r7}
 8002568:	4770      	bx	lr
 800256a:	bf00      	nop
 800256c:	20000000 	.word	0x20000000

08002570 <set_dtc>:
#include "position_sensor.h"
#include "math_ops.h"
#include "hw_config.h"
#include "user_config.h"

void set_dtc(ControllerStruct *controller){
 8002570:	b480      	push	{r7}
 8002572:	b087      	sub	sp, #28
 8002574:	af00      	add	r7, sp, #0
 8002576:	6078      	str	r0, [r7, #4]

	/* Invert duty cycle if that's how hardware is configured */

	float dtc_u = controller->dtc_u;
 8002578:	687b      	ldr	r3, [r7, #4]
 800257a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800257c:	617b      	str	r3, [r7, #20]
	float dtc_v = controller->dtc_v;
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002582:	613b      	str	r3, [r7, #16]
	float dtc_w = controller->dtc_w;
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8002588:	60fb      	str	r3, [r7, #12]

	if(INVERT_DTC){
		dtc_u = 1.0f - controller->dtc_u;
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	edd3 7a17 	vldr	s15, [r3, #92]	; 0x5c
 8002590:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8002594:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002598:	edc7 7a05 	vstr	s15, [r7, #20]
		dtc_v = 1.0f - controller->dtc_v;
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	edd3 7a18 	vldr	s15, [r3, #96]	; 0x60
 80025a2:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80025a6:	ee77 7a67 	vsub.f32	s15, s14, s15
 80025aa:	edc7 7a04 	vstr	s15, [r7, #16]
		dtc_w = 1.0f - controller->dtc_w;
 80025ae:	687b      	ldr	r3, [r7, #4]
 80025b0:	edd3 7a19 	vldr	s15, [r3, #100]	; 0x64
 80025b4:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 80025b8:	ee77 7a67 	vsub.f32	s15, s14, s15
 80025bc:	edc7 7a03 	vstr	s15, [r7, #12]
	}
	/* Handle phase order swapping so that voltage/current/torque match encoder direction */
	if(!PHASE_ORDER){
 80025c0:	4b3b      	ldr	r3, [pc, #236]	; (80026b0 <set_dtc+0x140>)
 80025c2:	681b      	ldr	r3, [r3, #0]
 80025c4:	2b00      	cmp	r3, #0
 80025c6:	d136      	bne.n	8002636 <set_dtc+0xc6>
		__HAL_TIM_SET_COMPARE(&TIM_PWM, TIM_CH_U, ((TIM_PWM.Instance->ARR))*dtc_u);
 80025c8:	4b3a      	ldr	r3, [pc, #232]	; (80026b4 <set_dtc+0x144>)
 80025ca:	681b      	ldr	r3, [r3, #0]
 80025cc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80025ce:	ee07 3a90 	vmov	s15, r3
 80025d2:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80025d6:	edd7 7a05 	vldr	s15, [r7, #20]
 80025da:	ee67 7a27 	vmul.f32	s15, s14, s15
 80025de:	4b35      	ldr	r3, [pc, #212]	; (80026b4 <set_dtc+0x144>)
 80025e0:	681b      	ldr	r3, [r3, #0]
 80025e2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80025e6:	ee17 2a90 	vmov	r2, s15
 80025ea:	635a      	str	r2, [r3, #52]	; 0x34
		__HAL_TIM_SET_COMPARE(&TIM_PWM, TIM_CH_V, ((TIM_PWM.Instance->ARR))*dtc_v);
 80025ec:	4b31      	ldr	r3, [pc, #196]	; (80026b4 <set_dtc+0x144>)
 80025ee:	681b      	ldr	r3, [r3, #0]
 80025f0:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80025f2:	ee07 3a90 	vmov	s15, r3
 80025f6:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80025fa:	edd7 7a04 	vldr	s15, [r7, #16]
 80025fe:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002602:	4b2c      	ldr	r3, [pc, #176]	; (80026b4 <set_dtc+0x144>)
 8002604:	681b      	ldr	r3, [r3, #0]
 8002606:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800260a:	ee17 2a90 	vmov	r2, s15
 800260e:	639a      	str	r2, [r3, #56]	; 0x38
		__HAL_TIM_SET_COMPARE(&TIM_PWM, TIM_CH_W, ((TIM_PWM.Instance->ARR))*dtc_w);
 8002610:	4b28      	ldr	r3, [pc, #160]	; (80026b4 <set_dtc+0x144>)
 8002612:	681b      	ldr	r3, [r3, #0]
 8002614:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002616:	ee07 3a90 	vmov	s15, r3
 800261a:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800261e:	edd7 7a03 	vldr	s15, [r7, #12]
 8002622:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002626:	4b23      	ldr	r3, [pc, #140]	; (80026b4 <set_dtc+0x144>)
 8002628:	681b      	ldr	r3, [r3, #0]
 800262a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800262e:	ee17 2a90 	vmov	r2, s15
 8002632:	63da      	str	r2, [r3, #60]	; 0x3c
	else{
		__HAL_TIM_SET_COMPARE(&TIM_PWM, TIM_CH_V, ((TIM_PWM.Instance->ARR))*dtc_u);
		__HAL_TIM_SET_COMPARE(&TIM_PWM, TIM_CH_U, ((TIM_PWM.Instance->ARR))*dtc_v);
		__HAL_TIM_SET_COMPARE(&TIM_PWM, TIM_CH_W, ((TIM_PWM.Instance->ARR))*dtc_w);
	}
}
 8002634:	e035      	b.n	80026a2 <set_dtc+0x132>
		__HAL_TIM_SET_COMPARE(&TIM_PWM, TIM_CH_V, ((TIM_PWM.Instance->ARR))*dtc_u);
 8002636:	4b1f      	ldr	r3, [pc, #124]	; (80026b4 <set_dtc+0x144>)
 8002638:	681b      	ldr	r3, [r3, #0]
 800263a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800263c:	ee07 3a90 	vmov	s15, r3
 8002640:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8002644:	edd7 7a05 	vldr	s15, [r7, #20]
 8002648:	ee67 7a27 	vmul.f32	s15, s14, s15
 800264c:	4b19      	ldr	r3, [pc, #100]	; (80026b4 <set_dtc+0x144>)
 800264e:	681b      	ldr	r3, [r3, #0]
 8002650:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002654:	ee17 2a90 	vmov	r2, s15
 8002658:	639a      	str	r2, [r3, #56]	; 0x38
		__HAL_TIM_SET_COMPARE(&TIM_PWM, TIM_CH_U, ((TIM_PWM.Instance->ARR))*dtc_v);
 800265a:	4b16      	ldr	r3, [pc, #88]	; (80026b4 <set_dtc+0x144>)
 800265c:	681b      	ldr	r3, [r3, #0]
 800265e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002660:	ee07 3a90 	vmov	s15, r3
 8002664:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8002668:	edd7 7a04 	vldr	s15, [r7, #16]
 800266c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002670:	4b10      	ldr	r3, [pc, #64]	; (80026b4 <set_dtc+0x144>)
 8002672:	681b      	ldr	r3, [r3, #0]
 8002674:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002678:	ee17 2a90 	vmov	r2, s15
 800267c:	635a      	str	r2, [r3, #52]	; 0x34
		__HAL_TIM_SET_COMPARE(&TIM_PWM, TIM_CH_W, ((TIM_PWM.Instance->ARR))*dtc_w);
 800267e:	4b0d      	ldr	r3, [pc, #52]	; (80026b4 <set_dtc+0x144>)
 8002680:	681b      	ldr	r3, [r3, #0]
 8002682:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002684:	ee07 3a90 	vmov	s15, r3
 8002688:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800268c:	edd7 7a03 	vldr	s15, [r7, #12]
 8002690:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002694:	4b07      	ldr	r3, [pc, #28]	; (80026b4 <set_dtc+0x144>)
 8002696:	681b      	ldr	r3, [r3, #0]
 8002698:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800269c:	ee17 2a90 	vmov	r2, s15
 80026a0:	63da      	str	r2, [r3, #60]	; 0x3c
}
 80026a2:	bf00      	nop
 80026a4:	371c      	adds	r7, #28
 80026a6:	46bd      	mov	sp, r7
 80026a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026ac:	4770      	bx	lr
 80026ae:	bf00      	nop
 80026b0:	20008fac 	.word	0x20008fac
 80026b4:	20009500 	.word	0x20009500

080026b8 <analog_sample>:

void analog_sample (ControllerStruct *controller){
 80026b8:	b580      	push	{r7, lr}
 80026ba:	b082      	sub	sp, #8
 80026bc:	af00      	add	r7, sp, #0
 80026be:	6078      	str	r0, [r7, #4]
	/* Sampe ADCs */
	/* Handle phase order swapping so that voltage/current/torque match encoder direction */
	if(!PHASE_ORDER){
 80026c0:	4b38      	ldr	r3, [pc, #224]	; (80027a4 <analog_sample+0xec>)
 80026c2:	681b      	ldr	r3, [r3, #0]
 80026c4:	2b00      	cmp	r3, #0
 80026c6:	d10e      	bne.n	80026e6 <analog_sample+0x2e>
		controller->adc_a_raw = HAL_ADC_GetValue(&ADC_CH_IA);
 80026c8:	4837      	ldr	r0, [pc, #220]	; (80027a8 <analog_sample+0xf0>)
 80026ca:	f004 fde2 	bl	8007292 <HAL_ADC_GetValue>
 80026ce:	4603      	mov	r3, r0
 80026d0:	461a      	mov	r2, r3
 80026d2:	687b      	ldr	r3, [r7, #4]
 80026d4:	605a      	str	r2, [r3, #4]
		controller->adc_b_raw = HAL_ADC_GetValue(&ADC_CH_IB);
 80026d6:	4835      	ldr	r0, [pc, #212]	; (80027ac <analog_sample+0xf4>)
 80026d8:	f004 fddb 	bl	8007292 <HAL_ADC_GetValue>
 80026dc:	4603      	mov	r3, r0
 80026de:	461a      	mov	r2, r3
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	609a      	str	r2, [r3, #8]
 80026e4:	e00d      	b.n	8002702 <analog_sample+0x4a>
		//adc_ch_ic = ADC_CH_IC;
	}
	else{
		controller->adc_a_raw = HAL_ADC_GetValue(&ADC_CH_IB);
 80026e6:	4831      	ldr	r0, [pc, #196]	; (80027ac <analog_sample+0xf4>)
 80026e8:	f004 fdd3 	bl	8007292 <HAL_ADC_GetValue>
 80026ec:	4603      	mov	r3, r0
 80026ee:	461a      	mov	r2, r3
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	605a      	str	r2, [r3, #4]
		controller->adc_b_raw = HAL_ADC_GetValue(&ADC_CH_IA);
 80026f4:	482c      	ldr	r0, [pc, #176]	; (80027a8 <analog_sample+0xf0>)
 80026f6:	f004 fdcc 	bl	8007292 <HAL_ADC_GetValue>
 80026fa:	4603      	mov	r3, r0
 80026fc:	461a      	mov	r2, r3
 80026fe:	687b      	ldr	r3, [r7, #4]
 8002700:	609a      	str	r2, [r3, #8]
		//adc_ch_ic = ADC_CH_IB;
	}


	HAL_ADC_Start(&ADC_CH_MAIN);
 8002702:	4829      	ldr	r0, [pc, #164]	; (80027a8 <analog_sample+0xf0>)
 8002704:	f004 fc68 	bl	8006fd8 <HAL_ADC_Start>
	HAL_ADC_PollForConversion(&ADC_CH_MAIN, HAL_MAX_DELAY);
 8002708:	f04f 31ff 	mov.w	r1, #4294967295
 800270c:	4826      	ldr	r0, [pc, #152]	; (80027a8 <analog_sample+0xf0>)
 800270e:	f004 fd35 	bl	800717c <HAL_ADC_PollForConversion>

	controller->adc_vbus_raw = HAL_ADC_GetValue(&ADC_CH_VBUS);
 8002712:	4827      	ldr	r0, [pc, #156]	; (80027b0 <analog_sample+0xf8>)
 8002714:	f004 fdbd 	bl	8007292 <HAL_ADC_GetValue>
 8002718:	4603      	mov	r3, r0
 800271a:	461a      	mov	r2, r3
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	611a      	str	r2, [r3, #16]
	controller->v_bus = (float)controller->adc_vbus_raw*V_SCALE;
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	691b      	ldr	r3, [r3, #16]
 8002724:	ee07 3a90 	vmov	s15, r3
 8002728:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800272c:	ed9f 7a21 	vldr	s14, [pc, #132]	; 80027b4 <analog_sample+0xfc>
 8002730:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002734:	687b      	ldr	r3, [r7, #4]
 8002736:	edc3 7a08 	vstr	s15, [r3, #32]

    controller->i_a = controller->i_scale*(float)(controller->adc_a_raw - controller->adc_a_offset);    // Calculate phase currents from ADC readings
 800273a:	687b      	ldr	r3, [r7, #4]
 800273c:	ed93 7a1d 	vldr	s14, [r3, #116]	; 0x74
 8002740:	687b      	ldr	r3, [r7, #4]
 8002742:	685a      	ldr	r2, [r3, #4]
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800274a:	1ad3      	subs	r3, r2, r3
 800274c:	ee07 3a90 	vmov	s15, r3
 8002750:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002754:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002758:	687b      	ldr	r3, [r7, #4]
 800275a:	edc3 7a05 	vstr	s15, [r3, #20]
    controller->i_b = controller->i_scale*(float)(controller->adc_b_raw - controller->adc_b_offset);
 800275e:	687b      	ldr	r3, [r7, #4]
 8002760:	ed93 7a1d 	vldr	s14, [r3, #116]	; 0x74
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	689a      	ldr	r2, [r3, #8]
 8002768:	687b      	ldr	r3, [r7, #4]
 800276a:	f8d3 30a0 	ldr.w	r3, [r3, #160]	; 0xa0
 800276e:	1ad3      	subs	r3, r2, r3
 8002770:	ee07 3a90 	vmov	s15, r3
 8002774:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002778:	ee67 7a27 	vmul.f32	s15, s14, s15
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	edc3 7a06 	vstr	s15, [r3, #24]
    controller->i_c = -controller->i_a - controller->i_b;
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	edd3 7a05 	vldr	s15, [r3, #20]
 8002788:	eeb1 7a67 	vneg.f32	s14, s15
 800278c:	687b      	ldr	r3, [r7, #4]
 800278e:	edd3 7a06 	vldr	s15, [r3, #24]
 8002792:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	edc3 7a07 	vstr	s15, [r3, #28]

}
 800279c:	bf00      	nop
 800279e:	3708      	adds	r7, #8
 80027a0:	46bd      	mov	sp, r7
 80027a2:	bd80      	pop	{r7, pc}
 80027a4:	20008fac 	.word	0x20008fac
 80027a8:	200002a8 	.word	0x200002a8
 80027ac:	20000260 	.word	0x20000260
 80027b0:	200002f0 	.word	0x200002f0
 80027b4:	3c533318 	.word	0x3c533318

080027b8 <abc>:

void abc( float theta, float d, float q, float *a, float *b, float *c){
 80027b8:	b580      	push	{r7, lr}
 80027ba:	b088      	sub	sp, #32
 80027bc:	af00      	add	r7, sp, #0
 80027be:	ed87 0a05 	vstr	s0, [r7, #20]
 80027c2:	edc7 0a04 	vstr	s1, [r7, #16]
 80027c6:	ed87 1a03 	vstr	s2, [r7, #12]
 80027ca:	60b8      	str	r0, [r7, #8]
 80027cc:	6079      	str	r1, [r7, #4]
 80027ce:	603a      	str	r2, [r7, #0]
    /* Inverse DQ0 Transform
    Phase current amplitude = lengh of dq vector
    i.e. iq = 1, id = 0, peak phase current of 1 */

    float cf = cos_lut(theta);
 80027d0:	ed97 0a05 	vldr	s0, [r7, #20]
 80027d4:	f002 ff6e 	bl	80056b4 <cos_lut>
 80027d8:	ed87 0a07 	vstr	s0, [r7, #28]
    float sf = sin_lut(theta);
 80027dc:	ed97 0a05 	vldr	s0, [r7, #20]
 80027e0:	f002 ff2e 	bl	8005640 <sin_lut>
 80027e4:	ed87 0a06 	vstr	s0, [r7, #24]

    *a = cf*d - sf*q;
 80027e8:	ed97 7a07 	vldr	s14, [r7, #28]
 80027ec:	edd7 7a04 	vldr	s15, [r7, #16]
 80027f0:	ee27 7a27 	vmul.f32	s14, s14, s15
 80027f4:	edd7 6a06 	vldr	s13, [r7, #24]
 80027f8:	edd7 7a03 	vldr	s15, [r7, #12]
 80027fc:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002800:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002804:	68bb      	ldr	r3, [r7, #8]
 8002806:	edc3 7a00 	vstr	s15, [r3]
    *b = (SQRT3_2*sf-.5f*cf)*d - (-SQRT3_2*cf-.5f*sf)*q;
 800280a:	edd7 7a06 	vldr	s15, [r7, #24]
 800280e:	ed9f 7a2a 	vldr	s14, [pc, #168]	; 80028b8 <abc+0x100>
 8002812:	ee27 7a87 	vmul.f32	s14, s15, s14
 8002816:	edd7 7a07 	vldr	s15, [r7, #28]
 800281a:	eef6 6a00 	vmov.f32	s13, #96	; 0x3f000000  0.5
 800281e:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8002822:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002826:	edd7 7a04 	vldr	s15, [r7, #16]
 800282a:	ee27 7a27 	vmul.f32	s14, s14, s15
 800282e:	edd7 7a07 	vldr	s15, [r7, #28]
 8002832:	eddf 6a22 	vldr	s13, [pc, #136]	; 80028bc <abc+0x104>
 8002836:	ee67 6aa6 	vmul.f32	s13, s15, s13
 800283a:	edd7 7a06 	vldr	s15, [r7, #24]
 800283e:	eeb6 6a00 	vmov.f32	s12, #96	; 0x3f000000  0.5
 8002842:	ee67 7a86 	vmul.f32	s15, s15, s12
 8002846:	ee76 6ae7 	vsub.f32	s13, s13, s15
 800284a:	edd7 7a03 	vldr	s15, [r7, #12]
 800284e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002852:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002856:	687b      	ldr	r3, [r7, #4]
 8002858:	edc3 7a00 	vstr	s15, [r3]
    *c = (-SQRT3_2*sf-.5f*cf)*d - (SQRT3_2*cf-.5f*sf)*q;
 800285c:	edd7 7a06 	vldr	s15, [r7, #24]
 8002860:	ed9f 7a16 	vldr	s14, [pc, #88]	; 80028bc <abc+0x104>
 8002864:	ee27 7a87 	vmul.f32	s14, s15, s14
 8002868:	edd7 7a07 	vldr	s15, [r7, #28]
 800286c:	eef6 6a00 	vmov.f32	s13, #96	; 0x3f000000  0.5
 8002870:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8002874:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002878:	edd7 7a04 	vldr	s15, [r7, #16]
 800287c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002880:	edd7 7a07 	vldr	s15, [r7, #28]
 8002884:	eddf 6a0c 	vldr	s13, [pc, #48]	; 80028b8 <abc+0x100>
 8002888:	ee67 6aa6 	vmul.f32	s13, s15, s13
 800288c:	edd7 7a06 	vldr	s15, [r7, #24]
 8002890:	eeb6 6a00 	vmov.f32	s12, #96	; 0x3f000000  0.5
 8002894:	ee67 7a86 	vmul.f32	s15, s15, s12
 8002898:	ee76 6ae7 	vsub.f32	s13, s13, s15
 800289c:	edd7 7a03 	vldr	s15, [r7, #12]
 80028a0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80028a4:	ee77 7a67 	vsub.f32	s15, s14, s15
 80028a8:	683b      	ldr	r3, [r7, #0]
 80028aa:	edc3 7a00 	vstr	s15, [r3]
    }
 80028ae:	bf00      	nop
 80028b0:	3720      	adds	r7, #32
 80028b2:	46bd      	mov	sp, r7
 80028b4:	bd80      	pop	{r7, pc}
 80028b6:	bf00      	nop
 80028b8:	3f5db3d7 	.word	0x3f5db3d7
 80028bc:	bf5db3d7 	.word	0xbf5db3d7

080028c0 <dq0>:


void dq0(float theta, float a, float b, float c, float *d, float *q){
 80028c0:	b580      	push	{r7, lr}
 80028c2:	b088      	sub	sp, #32
 80028c4:	af00      	add	r7, sp, #0
 80028c6:	ed87 0a05 	vstr	s0, [r7, #20]
 80028ca:	edc7 0a04 	vstr	s1, [r7, #16]
 80028ce:	ed87 1a03 	vstr	s2, [r7, #12]
 80028d2:	edc7 1a02 	vstr	s3, [r7, #8]
 80028d6:	6078      	str	r0, [r7, #4]
 80028d8:	6039      	str	r1, [r7, #0]
    /* DQ0 Transform
    Phase current amplitude = lengh of dq vector
    i.e. iq = 1, id = 0, peak phase current of 1*/

    float cf = cos_lut(theta);
 80028da:	ed97 0a05 	vldr	s0, [r7, #20]
 80028de:	f002 fee9 	bl	80056b4 <cos_lut>
 80028e2:	ed87 0a07 	vstr	s0, [r7, #28]
    float sf = sin_lut(theta);
 80028e6:	ed97 0a05 	vldr	s0, [r7, #20]
 80028ea:	f002 fea9 	bl	8005640 <sin_lut>
 80028ee:	ed87 0a06 	vstr	s0, [r7, #24]

    *d = 0.6666667f*(cf*a + (SQRT3_2*sf-.5f*cf)*b + (-SQRT3_2*sf-.5f*cf)*c);   ///Faster DQ0 Transform
 80028f2:	ed97 7a07 	vldr	s14, [r7, #28]
 80028f6:	edd7 7a04 	vldr	s15, [r7, #16]
 80028fa:	ee27 7a27 	vmul.f32	s14, s14, s15
 80028fe:	edd7 7a06 	vldr	s15, [r7, #24]
 8002902:	eddf 6a34 	vldr	s13, [pc, #208]	; 80029d4 <dq0+0x114>
 8002906:	ee67 6aa6 	vmul.f32	s13, s15, s13
 800290a:	edd7 7a07 	vldr	s15, [r7, #28]
 800290e:	eeb6 6a00 	vmov.f32	s12, #96	; 0x3f000000  0.5
 8002912:	ee67 7a86 	vmul.f32	s15, s15, s12
 8002916:	ee76 6ae7 	vsub.f32	s13, s13, s15
 800291a:	edd7 7a03 	vldr	s15, [r7, #12]
 800291e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002922:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002926:	edd7 7a06 	vldr	s15, [r7, #24]
 800292a:	eddf 6a2b 	vldr	s13, [pc, #172]	; 80029d8 <dq0+0x118>
 800292e:	ee67 6aa6 	vmul.f32	s13, s15, s13
 8002932:	edd7 7a07 	vldr	s15, [r7, #28]
 8002936:	eeb6 6a00 	vmov.f32	s12, #96	; 0x3f000000  0.5
 800293a:	ee67 7a86 	vmul.f32	s15, s15, s12
 800293e:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8002942:	edd7 7a02 	vldr	s15, [r7, #8]
 8002946:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800294a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800294e:	ed9f 7a23 	vldr	s14, [pc, #140]	; 80029dc <dq0+0x11c>
 8002952:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	edc3 7a00 	vstr	s15, [r3]
    *q = 0.6666667f*(-sf*a - (-SQRT3_2*cf-.5f*sf)*b - (SQRT3_2*cf-.5f*sf)*c);
 800295c:	edd7 7a06 	vldr	s15, [r7, #24]
 8002960:	eeb1 7a67 	vneg.f32	s14, s15
 8002964:	edd7 7a04 	vldr	s15, [r7, #16]
 8002968:	ee27 7a27 	vmul.f32	s14, s14, s15
 800296c:	edd7 7a07 	vldr	s15, [r7, #28]
 8002970:	eddf 6a19 	vldr	s13, [pc, #100]	; 80029d8 <dq0+0x118>
 8002974:	ee67 6aa6 	vmul.f32	s13, s15, s13
 8002978:	edd7 7a06 	vldr	s15, [r7, #24]
 800297c:	eeb6 6a00 	vmov.f32	s12, #96	; 0x3f000000  0.5
 8002980:	ee67 7a86 	vmul.f32	s15, s15, s12
 8002984:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8002988:	edd7 7a03 	vldr	s15, [r7, #12]
 800298c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002990:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002994:	edd7 7a07 	vldr	s15, [r7, #28]
 8002998:	eddf 6a0e 	vldr	s13, [pc, #56]	; 80029d4 <dq0+0x114>
 800299c:	ee67 6aa6 	vmul.f32	s13, s15, s13
 80029a0:	edd7 7a06 	vldr	s15, [r7, #24]
 80029a4:	eeb6 6a00 	vmov.f32	s12, #96	; 0x3f000000  0.5
 80029a8:	ee67 7a86 	vmul.f32	s15, s15, s12
 80029ac:	ee76 6ae7 	vsub.f32	s13, s13, s15
 80029b0:	edd7 7a02 	vldr	s15, [r7, #8]
 80029b4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80029b8:	ee77 7a67 	vsub.f32	s15, s14, s15
 80029bc:	ed9f 7a07 	vldr	s14, [pc, #28]	; 80029dc <dq0+0x11c>
 80029c0:	ee67 7a87 	vmul.f32	s15, s15, s14
 80029c4:	683b      	ldr	r3, [r7, #0]
 80029c6:	edc3 7a00 	vstr	s15, [r3]

    }
 80029ca:	bf00      	nop
 80029cc:	3720      	adds	r7, #32
 80029ce:	46bd      	mov	sp, r7
 80029d0:	bd80      	pop	{r7, pc}
 80029d2:	bf00      	nop
 80029d4:	3f5db3d7 	.word	0x3f5db3d7
 80029d8:	bf5db3d7 	.word	0xbf5db3d7
 80029dc:	3f2aaaab 	.word	0x3f2aaaab

080029e0 <svm>:

void svm(float v_max, float u, float v, float w, float *dtc_u, float *dtc_v, float *dtc_w){
 80029e0:	b580      	push	{r7, lr}
 80029e2:	ed2d 8b02 	vpush	{d8}
 80029e6:	b08a      	sub	sp, #40	; 0x28
 80029e8:	af00      	add	r7, sp, #0
 80029ea:	ed87 0a07 	vstr	s0, [r7, #28]
 80029ee:	edc7 0a06 	vstr	s1, [r7, #24]
 80029f2:	ed87 1a05 	vstr	s2, [r7, #20]
 80029f6:	edc7 1a04 	vstr	s3, [r7, #16]
 80029fa:	60f8      	str	r0, [r7, #12]
 80029fc:	60b9      	str	r1, [r7, #8]
 80029fe:	607a      	str	r2, [r7, #4]
    /* Space Vector Modulation
     u,v,w amplitude = v_bus for full modulation depth */

    float v_offset = (fminf3(u, v, w) + fmaxf3(u, v, w))*0.5f;
 8002a00:	ed97 1a04 	vldr	s2, [r7, #16]
 8002a04:	edd7 0a05 	vldr	s1, [r7, #20]
 8002a08:	ed97 0a06 	vldr	s0, [r7, #24]
 8002a0c:	f002 fd35 	bl	800547a <fminf3>
 8002a10:	eeb0 8a40 	vmov.f32	s16, s0
 8002a14:	ed97 1a04 	vldr	s2, [r7, #16]
 8002a18:	edd7 0a05 	vldr	s1, [r7, #20]
 8002a1c:	ed97 0a06 	vldr	s0, [r7, #24]
 8002a20:	f002 fcf7 	bl	8005412 <fmaxf3>
 8002a24:	eef0 7a40 	vmov.f32	s15, s0
 8002a28:	ee78 7a27 	vadd.f32	s15, s16, s15
 8002a2c:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8002a30:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002a34:	edc7 7a09 	vstr	s15, [r7, #36]	; 0x24
    float v_midpoint = .5f*(DTC_MAX+DTC_MIN);
 8002a38:	4b41      	ldr	r3, [pc, #260]	; (8002b40 <svm+0x160>)
 8002a3a:	623b      	str	r3, [r7, #32]

    *dtc_u = fast_fminf(fast_fmaxf((.5f*(u -v_offset)*OVERMODULATION/v_max + v_midpoint ), DTC_MIN), DTC_MAX);
 8002a3c:	ed97 7a06 	vldr	s14, [r7, #24]
 8002a40:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8002a44:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002a48:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8002a4c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002a50:	ed9f 7a3c 	vldr	s14, [pc, #240]	; 8002b44 <svm+0x164>
 8002a54:	ee67 6a87 	vmul.f32	s13, s15, s14
 8002a58:	edd7 7a07 	vldr	s15, [r7, #28]
 8002a5c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002a60:	edd7 7a08 	vldr	s15, [r7, #32]
 8002a64:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002a68:	eddf 0a37 	vldr	s1, [pc, #220]	; 8002b48 <svm+0x168>
 8002a6c:	eeb0 0a67 	vmov.f32	s0, s15
 8002a70:	f002 fc97 	bl	80053a2 <fast_fmaxf>
 8002a74:	eef0 7a40 	vmov.f32	s15, s0
 8002a78:	eddf 0a34 	vldr	s1, [pc, #208]	; 8002b4c <svm+0x16c>
 8002a7c:	eeb0 0a67 	vmov.f32	s0, s15
 8002a80:	f002 fcab 	bl	80053da <fast_fminf>
 8002a84:	eef0 7a40 	vmov.f32	s15, s0
 8002a88:	68fb      	ldr	r3, [r7, #12]
 8002a8a:	edc3 7a00 	vstr	s15, [r3]
    *dtc_v = fast_fminf(fast_fmaxf((.5f*(v -v_offset)*OVERMODULATION/v_max + v_midpoint ), DTC_MIN), DTC_MAX);
 8002a8e:	ed97 7a05 	vldr	s14, [r7, #20]
 8002a92:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8002a96:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002a9a:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8002a9e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002aa2:	ed9f 7a28 	vldr	s14, [pc, #160]	; 8002b44 <svm+0x164>
 8002aa6:	ee67 6a87 	vmul.f32	s13, s15, s14
 8002aaa:	edd7 7a07 	vldr	s15, [r7, #28]
 8002aae:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002ab2:	edd7 7a08 	vldr	s15, [r7, #32]
 8002ab6:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002aba:	eddf 0a23 	vldr	s1, [pc, #140]	; 8002b48 <svm+0x168>
 8002abe:	eeb0 0a67 	vmov.f32	s0, s15
 8002ac2:	f002 fc6e 	bl	80053a2 <fast_fmaxf>
 8002ac6:	eef0 7a40 	vmov.f32	s15, s0
 8002aca:	eddf 0a20 	vldr	s1, [pc, #128]	; 8002b4c <svm+0x16c>
 8002ace:	eeb0 0a67 	vmov.f32	s0, s15
 8002ad2:	f002 fc82 	bl	80053da <fast_fminf>
 8002ad6:	eef0 7a40 	vmov.f32	s15, s0
 8002ada:	68bb      	ldr	r3, [r7, #8]
 8002adc:	edc3 7a00 	vstr	s15, [r3]
    *dtc_w = fast_fminf(fast_fmaxf((.5f*(w -v_offset)*OVERMODULATION/v_max + v_midpoint ), DTC_MIN), DTC_MAX);
 8002ae0:	ed97 7a04 	vldr	s14, [r7, #16]
 8002ae4:	edd7 7a09 	vldr	s15, [r7, #36]	; 0x24
 8002ae8:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002aec:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8002af0:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002af4:	ed9f 7a13 	vldr	s14, [pc, #76]	; 8002b44 <svm+0x164>
 8002af8:	ee67 6a87 	vmul.f32	s13, s15, s14
 8002afc:	edd7 7a07 	vldr	s15, [r7, #28]
 8002b00:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8002b04:	edd7 7a08 	vldr	s15, [r7, #32]
 8002b08:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002b0c:	eddf 0a0e 	vldr	s1, [pc, #56]	; 8002b48 <svm+0x168>
 8002b10:	eeb0 0a67 	vmov.f32	s0, s15
 8002b14:	f002 fc45 	bl	80053a2 <fast_fmaxf>
 8002b18:	eef0 7a40 	vmov.f32	s15, s0
 8002b1c:	eddf 0a0b 	vldr	s1, [pc, #44]	; 8002b4c <svm+0x16c>
 8002b20:	eeb0 0a67 	vmov.f32	s0, s15
 8002b24:	f002 fc59 	bl	80053da <fast_fminf>
 8002b28:	eef0 7a40 	vmov.f32	s15, s0
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	edc3 7a00 	vstr	s15, [r3]

    }
 8002b32:	bf00      	nop
 8002b34:	3728      	adds	r7, #40	; 0x28
 8002b36:	46bd      	mov	sp, r7
 8002b38:	ecbd 8b02 	vpop	{d8}
 8002b3c:	bd80      	pop	{r7, pc}
 8002b3e:	bf00      	nop
 8002b40:	3ef0a3d7 	.word	0x3ef0a3d7
 8002b44:	3f933333 	.word	0x3f933333
 8002b48:	00000000 	.word	0x00000000
 8002b4c:	3f70a3d7 	.word	0x3f70a3d7

08002b50 <zero_current>:

void zero_current(ControllerStruct *controller){
 8002b50:	b580      	push	{r7, lr}
 8002b52:	b086      	sub	sp, #24
 8002b54:	af00      	add	r7, sp, #0
 8002b56:	6078      	str	r0, [r7, #4]
	/* Measure zero-current ADC offset */

    int adc_a_offset = 0;
 8002b58:	2300      	movs	r3, #0
 8002b5a:	617b      	str	r3, [r7, #20]
    int adc_b_offset = 0;
 8002b5c:	2300      	movs	r3, #0
 8002b5e:	613b      	str	r3, [r7, #16]
    int n = 1000;
 8002b60:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002b64:	60bb      	str	r3, [r7, #8]
    controller->dtc_u = 0.f;
 8002b66:	687b      	ldr	r3, [r7, #4]
 8002b68:	f04f 0200 	mov.w	r2, #0
 8002b6c:	65da      	str	r2, [r3, #92]	; 0x5c
    controller->dtc_v = 0.f;
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	f04f 0200 	mov.w	r2, #0
 8002b74:	661a      	str	r2, [r3, #96]	; 0x60
    controller->dtc_w = 0.f;
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	f04f 0200 	mov.w	r2, #0
 8002b7c:	665a      	str	r2, [r3, #100]	; 0x64
    set_dtc(controller);
 8002b7e:	6878      	ldr	r0, [r7, #4]
 8002b80:	f7ff fcf6 	bl	8002570 <set_dtc>

    for (int i = 0; i<n; i++){               // Average n samples
 8002b84:	2300      	movs	r3, #0
 8002b86:	60fb      	str	r3, [r7, #12]
 8002b88:	e00f      	b.n	8002baa <zero_current+0x5a>
    	analog_sample(controller);
 8002b8a:	6878      	ldr	r0, [r7, #4]
 8002b8c:	f7ff fd94 	bl	80026b8 <analog_sample>
    	adc_a_offset +=  controller->adc_a_raw;
 8002b90:	687b      	ldr	r3, [r7, #4]
 8002b92:	685b      	ldr	r3, [r3, #4]
 8002b94:	697a      	ldr	r2, [r7, #20]
 8002b96:	4413      	add	r3, r2
 8002b98:	617b      	str	r3, [r7, #20]
    	adc_b_offset += controller->adc_b_raw;
 8002b9a:	687b      	ldr	r3, [r7, #4]
 8002b9c:	689b      	ldr	r3, [r3, #8]
 8002b9e:	693a      	ldr	r2, [r7, #16]
 8002ba0:	4413      	add	r3, r2
 8002ba2:	613b      	str	r3, [r7, #16]
    for (int i = 0; i<n; i++){               // Average n samples
 8002ba4:	68fb      	ldr	r3, [r7, #12]
 8002ba6:	3301      	adds	r3, #1
 8002ba8:	60fb      	str	r3, [r7, #12]
 8002baa:	68fa      	ldr	r2, [r7, #12]
 8002bac:	68bb      	ldr	r3, [r7, #8]
 8002bae:	429a      	cmp	r2, r3
 8002bb0:	dbeb      	blt.n	8002b8a <zero_current+0x3a>
     }
    controller->adc_a_offset = adc_a_offset/n;
 8002bb2:	697a      	ldr	r2, [r7, #20]
 8002bb4:	68bb      	ldr	r3, [r7, #8]
 8002bb6:	fb92 f2f3 	sdiv	r2, r2, r3
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	f8c3 209c 	str.w	r2, [r3, #156]	; 0x9c
    controller->adc_b_offset = adc_b_offset/n;
 8002bc0:	693a      	ldr	r2, [r7, #16]
 8002bc2:	68bb      	ldr	r3, [r7, #8]
 8002bc4:	fb92 f2f3 	sdiv	r2, r2, r3
 8002bc8:	687b      	ldr	r3, [r7, #4]
 8002bca:	f8c3 20a0 	str.w	r2, [r3, #160]	; 0xa0

    }
 8002bce:	bf00      	nop
 8002bd0:	3718      	adds	r7, #24
 8002bd2:	46bd      	mov	sp, r7
 8002bd4:	bd80      	pop	{r7, pc}
	...

08002bd8 <init_controller_params>:

void init_controller_params(ControllerStruct *controller){
 8002bd8:	b580      	push	{r7, lr}
 8002bda:	b084      	sub	sp, #16
 8002bdc:	af00      	add	r7, sp, #0
 8002bde:	6078      	str	r0, [r7, #4]

	controller->ki_d = KI_D;
 8002be0:	687b      	ldr	r3, [r7, #4]
 8002be2:	4a53      	ldr	r2, [pc, #332]	; (8002d30 <init_controller_params+0x158>)
 8002be4:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    controller->ki_q = KI_Q;
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	4a51      	ldr	r2, [pc, #324]	; (8002d30 <init_controller_params+0x158>)
 8002bec:	f8c3 2084 	str.w	r2, [r3, #132]	; 0x84
    controller->k_d = K_SCALE*I_BW;
 8002bf0:	4b50      	ldr	r3, [pc, #320]	; (8002d34 <init_controller_params+0x15c>)
 8002bf2:	edd3 7a02 	vldr	s15, [r3, #8]
 8002bf6:	ed9f 7a50 	vldr	s14, [pc, #320]	; 8002d38 <init_controller_params+0x160>
 8002bfa:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	edc3 7a1e 	vstr	s15, [r3, #120]	; 0x78
    controller->k_q = K_SCALE*I_BW;
 8002c04:	4b4b      	ldr	r3, [pc, #300]	; (8002d34 <init_controller_params+0x15c>)
 8002c06:	edd3 7a02 	vldr	s15, [r3, #8]
 8002c0a:	ed9f 7a4b 	vldr	s14, [pc, #300]	; 8002d38 <init_controller_params+0x160>
 8002c0e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002c12:	687b      	ldr	r3, [r7, #4]
 8002c14:	edc3 7a1f 	vstr	s15, [r3, #124]	; 0x7c
    controller->alpha = 1.0f - 1.0f/(1.0f - DT*I_BW*TWO_PI_F);
 8002c18:	4b46      	ldr	r3, [pc, #280]	; (8002d34 <init_controller_params+0x15c>)
 8002c1a:	edd3 7a02 	vldr	s15, [r3, #8]
 8002c1e:	ed9f 7a47 	vldr	s14, [pc, #284]	; 8002d3c <init_controller_params+0x164>
 8002c22:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002c26:	ed9f 7a46 	vldr	s14, [pc, #280]	; 8002d40 <init_controller_params+0x168>
 8002c2a:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002c2e:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8002c32:	ee37 7a67 	vsub.f32	s14, s14, s15
 8002c36:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8002c3a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002c3e:	eeb7 7a00 	vmov.f32	s14, #112	; 0x3f800000  1.0
 8002c42:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	edc3 7a23 	vstr	s15, [r3, #140]	; 0x8c
    controller->ki_fw = .1f*controller->ki_d;
 8002c4c:	687b      	ldr	r3, [r7, #4]
 8002c4e:	edd3 7a20 	vldr	s15, [r3, #128]	; 0x80
 8002c52:	ed9f 7a3c 	vldr	s14, [pc, #240]	; 8002d44 <init_controller_params+0x16c>
 8002c56:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	edc3 7a22 	vstr	s15, [r3, #136]	; 0x88
    controller->phase_order = PHASE_ORDER;
 8002c60:	4b39      	ldr	r3, [pc, #228]	; (8002d48 <init_controller_params+0x170>)
 8002c62:	681a      	ldr	r2, [r3, #0]
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
    controller->flux_linkage = KT/(1.5f*PPAIRS);
 8002c6a:	4b32      	ldr	r3, [pc, #200]	; (8002d34 <init_controller_params+0x15c>)
 8002c6c:	edd3 6a0e 	vldr	s13, [r3, #56]	; 0x38
 8002c70:	4b30      	ldr	r3, [pc, #192]	; (8002d34 <init_controller_params+0x15c>)
 8002c72:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 8002c76:	eeb7 7a08 	vmov.f32	s14, #120	; 0x3fc00000  1.5
 8002c7a:	ee27 7a87 	vmul.f32	s14, s15, s14
 8002c7e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002c82:	687b      	ldr	r3, [r7, #4]
 8002c84:	edc3 7a24 	vstr	s15, [r3, #144]	; 0x90
    if(I_MAX <= 40.0f){controller->i_scale = I_SCALE;}
 8002c88:	4b2a      	ldr	r3, [pc, #168]	; (8002d34 <init_controller_params+0x15c>)
 8002c8a:	edd3 7a03 	vldr	s15, [r3, #12]
 8002c8e:	ed9f 7a2f 	vldr	s14, [pc, #188]	; 8002d4c <init_controller_params+0x174>
 8002c92:	eef4 7ac7 	vcmpe.f32	s15, s14
 8002c96:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002c9a:	d803      	bhi.n	8002ca4 <init_controller_params+0xcc>
 8002c9c:	687b      	ldr	r3, [r7, #4]
 8002c9e:	4a2c      	ldr	r2, [pc, #176]	; (8002d50 <init_controller_params+0x178>)
 8002ca0:	675a      	str	r2, [r3, #116]	; 0x74
 8002ca2:	e002      	b.n	8002caa <init_controller_params+0xd2>
    else{controller->i_scale = 2.0f*I_SCALE;}
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	4a2b      	ldr	r2, [pc, #172]	; (8002d54 <init_controller_params+0x17c>)
 8002ca8:	675a      	str	r2, [r3, #116]	; 0x74
    for(int i = 0; i<128; i++)	// Approximate duty cycle linearization
 8002caa:	2300      	movs	r3, #0
 8002cac:	60fb      	str	r3, [r7, #12]
 8002cae:	e036      	b.n	8002d1e <init_controller_params+0x146>
    {
        controller->inverter_tab[i] = 1.0f + 1.2f*exp(-0.0078125f*i/.032f);
 8002cb0:	68fb      	ldr	r3, [r7, #12]
 8002cb2:	ee07 3a90 	vmov	s15, r3
 8002cb6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002cba:	ed9f 7a27 	vldr	s14, [pc, #156]	; 8002d58 <init_controller_params+0x180>
 8002cbe:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002cc2:	ed9f 7a26 	vldr	s14, [pc, #152]	; 8002d5c <init_controller_params+0x184>
 8002cc6:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8002cca:	ee16 0a90 	vmov	r0, s13
 8002cce:	f7fd fc5b 	bl	8000588 <__aeabi_f2d>
 8002cd2:	4602      	mov	r2, r0
 8002cd4:	460b      	mov	r3, r1
 8002cd6:	ec43 2b10 	vmov	d0, r2, r3
 8002cda:	f008 ff71 	bl	800bbc0 <exp>
 8002cde:	ec51 0b10 	vmov	r0, r1, d0
 8002ce2:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8002ce6:	4b1e      	ldr	r3, [pc, #120]	; (8002d60 <init_controller_params+0x188>)
 8002ce8:	f7fd fca6 	bl	8000638 <__aeabi_dmul>
 8002cec:	4602      	mov	r2, r0
 8002cee:	460b      	mov	r3, r1
 8002cf0:	4610      	mov	r0, r2
 8002cf2:	4619      	mov	r1, r3
 8002cf4:	f04f 0200 	mov.w	r2, #0
 8002cf8:	4b1a      	ldr	r3, [pc, #104]	; (8002d64 <init_controller_params+0x18c>)
 8002cfa:	f7fd fae7 	bl	80002cc <__adddf3>
 8002cfe:	4602      	mov	r2, r0
 8002d00:	460b      	mov	r3, r1
 8002d02:	4610      	mov	r0, r2
 8002d04:	4619      	mov	r1, r3
 8002d06:	f7fd ff8f 	bl	8000c28 <__aeabi_d2f>
 8002d0a:	4601      	mov	r1, r0
 8002d0c:	687a      	ldr	r2, [r7, #4]
 8002d0e:	68fb      	ldr	r3, [r7, #12]
 8002d10:	3342      	adds	r3, #66	; 0x42
 8002d12:	009b      	lsls	r3, r3, #2
 8002d14:	4413      	add	r3, r2
 8002d16:	6019      	str	r1, [r3, #0]
    for(int i = 0; i<128; i++)	// Approximate duty cycle linearization
 8002d18:	68fb      	ldr	r3, [r7, #12]
 8002d1a:	3301      	adds	r3, #1
 8002d1c:	60fb      	str	r3, [r7, #12]
 8002d1e:	68fb      	ldr	r3, [r7, #12]
 8002d20:	2b7f      	cmp	r3, #127	; 0x7f
 8002d22:	ddc5      	ble.n	8002cb0 <init_controller_params+0xd8>
    }

    }
 8002d24:	bf00      	nop
 8002d26:	bf00      	nop
 8002d28:	3710      	adds	r7, #16
 8002d2a:	46bd      	mov	sp, r7
 8002d2c:	bd80      	pop	{r7, pc}
 8002d2e:	bf00      	nop
 8002d30:	3cd0e560 	.word	0x3cd0e560
 8002d34:	20000694 	.word	0x20000694
 8002d38:	38fba882 	.word	0x38fba882
 8002d3c:	37d1b717 	.word	0x37d1b717
 8002d40:	40c90fdb 	.word	0x40c90fdb
 8002d44:	3dcccccd 	.word	0x3dcccccd
 8002d48:	20008fac 	.word	0x20008fac
 8002d4c:	42200000 	.word	0x42200000
 8002d50:	3ca4ffff 	.word	0x3ca4ffff
 8002d54:	3d24ffff 	.word	0x3d24ffff
 8002d58:	bc000000 	.word	0xbc000000
 8002d5c:	3d03126f 	.word	0x3d03126f
 8002d60:	3ff33333 	.word	0x3ff33333
 8002d64:	3ff00000 	.word	0x3ff00000

08002d68 <reset_foc>:

void reset_foc(ControllerStruct *controller){
 8002d68:	b480      	push	{r7}
 8002d6a:	b083      	sub	sp, #12
 8002d6c:	af00      	add	r7, sp, #0
 8002d6e:	6078      	str	r0, [r7, #4]

	TIM_PWM.Instance->CCR3 = ((TIM_PWM.Instance->ARR))*(0.5f);
 8002d70:	4b36      	ldr	r3, [pc, #216]	; (8002e4c <reset_foc+0xe4>)
 8002d72:	681b      	ldr	r3, [r3, #0]
 8002d74:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002d76:	ee07 3a90 	vmov	s15, r3
 8002d7a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002d7e:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8002d82:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002d86:	4b31      	ldr	r3, [pc, #196]	; (8002e4c <reset_foc+0xe4>)
 8002d88:	681b      	ldr	r3, [r3, #0]
 8002d8a:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002d8e:	ee17 2a90 	vmov	r2, s15
 8002d92:	63da      	str	r2, [r3, #60]	; 0x3c
	TIM_PWM.Instance->CCR1 = ((TIM_PWM.Instance->ARR))*(0.5f);
 8002d94:	4b2d      	ldr	r3, [pc, #180]	; (8002e4c <reset_foc+0xe4>)
 8002d96:	681b      	ldr	r3, [r3, #0]
 8002d98:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002d9a:	ee07 3a90 	vmov	s15, r3
 8002d9e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002da2:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8002da6:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002daa:	4b28      	ldr	r3, [pc, #160]	; (8002e4c <reset_foc+0xe4>)
 8002dac:	681b      	ldr	r3, [r3, #0]
 8002dae:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002db2:	ee17 2a90 	vmov	r2, s15
 8002db6:	635a      	str	r2, [r3, #52]	; 0x34
	TIM_PWM.Instance->CCR2 = ((TIM_PWM.Instance->ARR))*(0.5f);
 8002db8:	4b24      	ldr	r3, [pc, #144]	; (8002e4c <reset_foc+0xe4>)
 8002dba:	681b      	ldr	r3, [r3, #0]
 8002dbc:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002dbe:	ee07 3a90 	vmov	s15, r3
 8002dc2:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002dc6:	eeb6 7a00 	vmov.f32	s14, #96	; 0x3f000000  0.5
 8002dca:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002dce:	4b1f      	ldr	r3, [pc, #124]	; (8002e4c <reset_foc+0xe4>)
 8002dd0:	681b      	ldr	r3, [r3, #0]
 8002dd2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002dd6:	ee17 2a90 	vmov	r2, s15
 8002dda:	639a      	str	r2, [r3, #56]	; 0x38
    controller->i_d_des = 0;
 8002ddc:	687b      	ldr	r3, [r7, #4]
 8002dde:	f04f 0200 	mov.w	r2, #0
 8002de2:	f8c3 20ac 	str.w	r2, [r3, #172]	; 0xac
    controller->i_q_des = 0;
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	f04f 0200 	mov.w	r2, #0
 8002dec:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
    controller->i_d = 0;
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	f04f 0200 	mov.w	r2, #0
 8002df6:	63da      	str	r2, [r3, #60]	; 0x3c
    controller->i_q = 0;
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	f04f 0200 	mov.w	r2, #0
 8002dfe:	641a      	str	r2, [r3, #64]	; 0x40
    controller->i_q_filt = 0;
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	f04f 0200 	mov.w	r2, #0
 8002e06:	645a      	str	r2, [r3, #68]	; 0x44
    controller->q_int = 0;
 8002e08:	687b      	ldr	r3, [r7, #4]
 8002e0a:	f04f 0200 	mov.w	r2, #0
 8002e0e:	f8c3 2098 	str.w	r2, [r3, #152]	; 0x98
    controller->d_int = 0;
 8002e12:	687b      	ldr	r3, [r7, #4]
 8002e14:	f04f 0200 	mov.w	r2, #0
 8002e18:	f8c3 2094 	str.w	r2, [r3, #148]	; 0x94
    controller->v_q = 0;
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	f04f 0200 	mov.w	r2, #0
 8002e22:	659a      	str	r2, [r3, #88]	; 0x58
    controller->v_d = 0;
 8002e24:	687b      	ldr	r3, [r7, #4]
 8002e26:	f04f 0200 	mov.w	r2, #0
 8002e2a:	655a      	str	r2, [r3, #84]	; 0x54
    controller->fw_int = 0;
 8002e2c:	687b      	ldr	r3, [r7, #4]
 8002e2e:	f04f 0200 	mov.w	r2, #0
 8002e32:	f8c3 20f8 	str.w	r2, [r3, #248]	; 0xf8
    controller->otw_flag = 0;
 8002e36:	687b      	ldr	r3, [r7, #4]
 8002e38:	2200      	movs	r2, #0
 8002e3a:	f8c3 2100 	str.w	r2, [r3, #256]	; 0x100

    }
 8002e3e:	bf00      	nop
 8002e40:	370c      	adds	r7, #12
 8002e42:	46bd      	mov	sp, r7
 8002e44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002e48:	4770      	bx	lr
 8002e4a:	bf00      	nop
 8002e4c:	20009500 	.word	0x20009500

08002e50 <field_weaken>:
    float val2 = controller->inverter_tab[index+1];
    return val1 + (val2 - val1)*(duty*128.0f - (float)index);
}

void field_weaken(ControllerStruct *controller)
{
 8002e50:	b580      	push	{r7, lr}
 8002e52:	b084      	sub	sp, #16
 8002e54:	af00      	add	r7, sp, #0
 8002e56:	6078      	str	r0, [r7, #4]
       /// Field Weakening ///

       controller->fw_int += controller->ki_fw*(controller->v_max - 1.0f - controller->v_ref);
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	ed93 7a3e 	vldr	s14, [r3, #248]	; 0xf8
 8002e5e:	687b      	ldr	r3, [r7, #4]
 8002e60:	edd3 6a22 	vldr	s13, [r3, #136]	; 0x88
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	edd3 7a3c 	vldr	s15, [r3, #240]	; 0xf0
 8002e6a:	eeb7 6a00 	vmov.f32	s12, #112	; 0x3f800000  1.0
 8002e6e:	ee37 6ac6 	vsub.f32	s12, s15, s12
 8002e72:	687b      	ldr	r3, [r7, #4]
 8002e74:	edd3 7a3d 	vldr	s15, [r3, #244]	; 0xf4
 8002e78:	ee76 7a67 	vsub.f32	s15, s12, s15
 8002e7c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002e80:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	edc3 7a3e 	vstr	s15, [r3, #248]	; 0xf8
       controller->fw_int = fast_fmaxf(fast_fminf(controller->fw_int, 0.0f), -I_FW_MAX);
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	edd3 7a3e 	vldr	s15, [r3, #248]	; 0xf8
 8002e90:	eddf 0a40 	vldr	s1, [pc, #256]	; 8002f94 <field_weaken+0x144>
 8002e94:	eeb0 0a67 	vmov.f32	s0, s15
 8002e98:	f002 fa9f 	bl	80053da <fast_fminf>
 8002e9c:	eeb0 7a40 	vmov.f32	s14, s0
 8002ea0:	4b3d      	ldr	r3, [pc, #244]	; (8002f98 <field_weaken+0x148>)
 8002ea2:	edd3 7a06 	vldr	s15, [r3, #24]
 8002ea6:	eef1 7a67 	vneg.f32	s15, s15
 8002eaa:	eef0 0a67 	vmov.f32	s1, s15
 8002eae:	eeb0 0a47 	vmov.f32	s0, s14
 8002eb2:	f002 fa76 	bl	80053a2 <fast_fmaxf>
 8002eb6:	eef0 7a40 	vmov.f32	s15, s0
 8002eba:	687b      	ldr	r3, [r7, #4]
 8002ebc:	edc3 7a3e 	vstr	s15, [r3, #248]	; 0xf8
       controller->i_q_des = controller->i_q_des + (controller->i_q_des > 0)*controller->fw_int + (controller->i_q_des < 0)*controller->fw_int;
 8002ec0:	687b      	ldr	r3, [r7, #4]
 8002ec2:	ed93 7a2c 	vldr	s14, [r3, #176]	; 0xb0
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	edd3 7a2c 	vldr	s15, [r3, #176]	; 0xb0
 8002ecc:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002ed0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002ed4:	dd02      	ble.n	8002edc <field_weaken+0x8c>
 8002ed6:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8002eda:	e001      	b.n	8002ee0 <field_weaken+0x90>
 8002edc:	eddf 6a2d 	vldr	s13, [pc, #180]	; 8002f94 <field_weaken+0x144>
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	edd3 7a3e 	vldr	s15, [r3, #248]	; 0xf8
 8002ee6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002eea:	ee37 7a27 	vadd.f32	s14, s14, s15
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	edd3 7a2c 	vldr	s15, [r3, #176]	; 0xb0
 8002ef4:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002ef8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002efc:	d502      	bpl.n	8002f04 <field_weaken+0xb4>
 8002efe:	eef7 6a00 	vmov.f32	s13, #112	; 0x3f800000  1.0
 8002f02:	e001      	b.n	8002f08 <field_weaken+0xb8>
 8002f04:	eddf 6a23 	vldr	s13, [pc, #140]	; 8002f94 <field_weaken+0x144>
 8002f08:	687b      	ldr	r3, [r7, #4]
 8002f0a:	edd3 7a3e 	vldr	s15, [r3, #248]	; 0xf8
 8002f0e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002f12:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002f16:	687b      	ldr	r3, [r7, #4]
 8002f18:	edc3 7a2c 	vstr	s15, [r3, #176]	; 0xb0
       controller->i_d_des = controller->fw_int;
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	f8d3 20f8 	ldr.w	r2, [r3, #248]	; 0xf8
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	f8c3 20ac 	str.w	r2, [r3, #172]	; 0xac
       float q_max = sqrtf(controller->i_max*controller->i_max - controller->i_d_des*controller->i_d_des);
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	ed93 7a41 	vldr	s14, [r3, #260]	; 0x104
 8002f2e:	687b      	ldr	r3, [r7, #4]
 8002f30:	edd3 7a41 	vldr	s15, [r3, #260]	; 0x104
 8002f34:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	edd3 6a2b 	vldr	s13, [r3, #172]	; 0xac
 8002f3e:	687b      	ldr	r3, [r7, #4]
 8002f40:	edd3 7a2b 	vldr	s15, [r3, #172]	; 0xac
 8002f44:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8002f48:	ee77 7a67 	vsub.f32	s15, s14, s15
 8002f4c:	eeb0 0a67 	vmov.f32	s0, s15
 8002f50:	f008 feb0 	bl	800bcb4 <sqrtf>
 8002f54:	ed87 0a03 	vstr	s0, [r7, #12]
       controller->i_q_des = fast_fmaxf(fast_fminf(controller->i_q_des, q_max), -q_max);
 8002f58:	687b      	ldr	r3, [r7, #4]
 8002f5a:	edd3 7a2c 	vldr	s15, [r3, #176]	; 0xb0
 8002f5e:	edd7 0a03 	vldr	s1, [r7, #12]
 8002f62:	eeb0 0a67 	vmov.f32	s0, s15
 8002f66:	f002 fa38 	bl	80053da <fast_fminf>
 8002f6a:	eeb0 7a40 	vmov.f32	s14, s0
 8002f6e:	edd7 7a03 	vldr	s15, [r7, #12]
 8002f72:	eef1 7a67 	vneg.f32	s15, s15
 8002f76:	eef0 0a67 	vmov.f32	s1, s15
 8002f7a:	eeb0 0a47 	vmov.f32	s0, s14
 8002f7e:	f002 fa10 	bl	80053a2 <fast_fmaxf>
 8002f82:	eef0 7a40 	vmov.f32	s15, s0
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	edc3 7a2c 	vstr	s15, [r3, #176]	; 0xb0


}
 8002f8c:	bf00      	nop
 8002f8e:	3710      	adds	r7, #16
 8002f90:	46bd      	mov	sp, r7
 8002f92:	bd80      	pop	{r7, pc}
 8002f94:	00000000 	.word	0x00000000
 8002f98:	20000694 	.word	0x20000694

08002f9c <commutate>:
void commutate(ControllerStruct *controller, EncoderStruct *encoder)
{
 8002f9c:	b580      	push	{r7, lr}
 8002f9e:	b088      	sub	sp, #32
 8002fa0:	af00      	add	r7, sp, #0
 8002fa2:	6078      	str	r0, [r7, #4]
 8002fa4:	6039      	str	r1, [r7, #0]
	/* Do Field Oriented Control */

		controller->theta_elec = encoder->elec_angle;
 8002fa6:	683b      	ldr	r3, [r7, #0]
 8002fa8:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	62da      	str	r2, [r3, #44]	; 0x2c
		controller->dtheta_elec = encoder->elec_velocity;
 8002fae:	683b      	ldr	r3, [r7, #0]
 8002fb0:	6e5a      	ldr	r2, [r3, #100]	; 0x64
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	635a      	str	r2, [r3, #52]	; 0x34
		controller->dtheta_mech = encoder->velocity/GR;
 8002fb6:	683b      	ldr	r3, [r7, #0]
 8002fb8:	edd3 6a18 	vldr	s13, [r3, #96]	; 0x60
 8002fbc:	4b5e      	ldr	r3, [pc, #376]	; (8003138 <commutate+0x19c>)
 8002fbe:	ed93 7a11 	vldr	s14, [r3, #68]	; 0x44
 8002fc2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	edc3 7a0c 	vstr	s15, [r3, #48]	; 0x30
		controller->theta_mech = encoder->angle_multiturn[0]/GR;
 8002fcc:	683b      	ldr	r3, [r7, #0]
 8002fce:	edd3 6a03 	vldr	s13, [r3, #12]
 8002fd2:	4b59      	ldr	r3, [pc, #356]	; (8003138 <commutate+0x19c>)
 8002fd4:	ed93 7a11 	vldr	s14, [r3, #68]	; 0x44
 8002fd8:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	edc3 7a0a 	vstr	s15, [r3, #40]	; 0x28

       /// Commutation  ///
       dq0(controller->theta_elec, controller->i_a, controller->i_b, controller->i_c, &controller->i_d, &controller->i_q);    //dq0 transform on currents - 3.8 us
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	edd3 7a0b 	vldr	s15, [r3, #44]	; 0x2c
 8002fe8:	687b      	ldr	r3, [r7, #4]
 8002fea:	ed93 7a05 	vldr	s14, [r3, #20]
 8002fee:	687b      	ldr	r3, [r7, #4]
 8002ff0:	edd3 6a06 	vldr	s13, [r3, #24]
 8002ff4:	687b      	ldr	r3, [r7, #4]
 8002ff6:	ed93 6a07 	vldr	s12, [r3, #28]
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	f103 023c 	add.w	r2, r3, #60	; 0x3c
 8003000:	687b      	ldr	r3, [r7, #4]
 8003002:	3340      	adds	r3, #64	; 0x40
 8003004:	4619      	mov	r1, r3
 8003006:	4610      	mov	r0, r2
 8003008:	eef0 1a46 	vmov.f32	s3, s12
 800300c:	eeb0 1a66 	vmov.f32	s2, s13
 8003010:	eef0 0a47 	vmov.f32	s1, s14
 8003014:	eeb0 0a67 	vmov.f32	s0, s15
 8003018:	f7ff fc52 	bl	80028c0 <dq0>

       controller->i_q_filt = (1.0f-CURRENT_FILT_ALPHA)*controller->i_q_filt + CURRENT_FILT_ALPHA*controller->i_q;	// these aren't used for control but are sometimes nice for debugging
 800301c:	687b      	ldr	r3, [r7, #4]
 800301e:	edd3 7a11 	vldr	s15, [r3, #68]	; 0x44
 8003022:	ed9f 7a46 	vldr	s14, [pc, #280]	; 800313c <commutate+0x1a0>
 8003026:	ee27 7a87 	vmul.f32	s14, s15, s14
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	edd3 7a10 	vldr	s15, [r3, #64]	; 0x40
 8003030:	eddf 6a43 	vldr	s13, [pc, #268]	; 8003140 <commutate+0x1a4>
 8003034:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8003038:	ee77 7a27 	vadd.f32	s15, s14, s15
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	edc3 7a11 	vstr	s15, [r3, #68]	; 0x44
       controller->i_d_filt = (1.0f-CURRENT_FILT_ALPHA)*controller->i_d_filt + CURRENT_FILT_ALPHA*controller->i_d;
 8003042:	687b      	ldr	r3, [r7, #4]
 8003044:	edd3 7a12 	vldr	s15, [r3, #72]	; 0x48
 8003048:	ed9f 7a3c 	vldr	s14, [pc, #240]	; 800313c <commutate+0x1a0>
 800304c:	ee27 7a87 	vmul.f32	s14, s15, s14
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	edd3 7a0f 	vldr	s15, [r3, #60]	; 0x3c
 8003056:	eddf 6a3a 	vldr	s13, [pc, #232]	; 8003140 <commutate+0x1a4>
 800305a:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800305e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	edc3 7a12 	vstr	s15, [r3, #72]	; 0x48
       controller->v_bus_filt = (1.0f-VBUS_FILT_ALPHA)*controller->v_bus_filt + VBUS_FILT_ALPHA*controller->v_bus;	// used for voltage saturation
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	edd3 7a09 	vldr	s15, [r3, #36]	; 0x24
 800306e:	ed9f 7a33 	vldr	s14, [pc, #204]	; 800313c <commutate+0x1a0>
 8003072:	ee27 7a87 	vmul.f32	s14, s15, s14
 8003076:	687b      	ldr	r3, [r7, #4]
 8003078:	edd3 7a08 	vldr	s15, [r3, #32]
 800307c:	eddf 6a30 	vldr	s13, [pc, #192]	; 8003140 <commutate+0x1a4>
 8003080:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8003084:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	edc3 7a09 	vstr	s15, [r3, #36]	; 0x24

       controller->v_max = OVERMODULATION*controller->v_bus_filt*(DTC_MAX-DTC_MIN)*SQRT1_3;
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	edd3 7a09 	vldr	s15, [r3, #36]	; 0x24
 8003094:	ed9f 7a2b 	vldr	s14, [pc, #172]	; 8003144 <commutate+0x1a8>
 8003098:	ee67 7a87 	vmul.f32	s15, s15, s14
 800309c:	ed9f 7a2a 	vldr	s14, [pc, #168]	; 8003148 <commutate+0x1ac>
 80030a0:	ee67 7a87 	vmul.f32	s15, s15, s14
 80030a4:	ed9f 7a29 	vldr	s14, [pc, #164]	; 800314c <commutate+0x1b0>
 80030a8:	ee67 7a87 	vmul.f32	s15, s15, s14
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	edc3 7a3c 	vstr	s15, [r3, #240]	; 0xf0
       controller->v_margin = controller->v_max - controller->v_ref;
 80030b2:	687b      	ldr	r3, [r7, #4]
 80030b4:	ed93 7a3c 	vldr	s14, [r3, #240]	; 0xf0
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	edd3 7a3d 	vldr	s15, [r3, #244]	; 0xf4
 80030be:	ee77 7a67 	vsub.f32	s15, s14, s15
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	edc3 7a3f 	vstr	s15, [r3, #252]	; 0xfc
       controller->i_max = I_MAX; //I_MAX*(!controller->otw_flag) + I_MAX_CONT*controller->otw_flag;
 80030c8:	4b1b      	ldr	r3, [pc, #108]	; (8003138 <commutate+0x19c>)
 80030ca:	68da      	ldr	r2, [r3, #12]
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	f8c3 2104 	str.w	r2, [r3, #260]	; 0x104

       limit_norm(&controller->i_d_des, &controller->i_q_des, controller->i_max);	// 2.3 us
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	f103 02ac 	add.w	r2, r3, #172	; 0xac
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	f103 01b0 	add.w	r1, r3, #176	; 0xb0
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	edd3 7a41 	vldr	s15, [r3, #260]	; 0x104
 80030e4:	eeb0 0a67 	vmov.f32	s0, s15
 80030e8:	4610      	mov	r0, r2
 80030ea:	f002 f9fa 	bl	80054e2 <limit_norm>

       /// PI Controller ///
       float i_d_error = controller->i_d_des - controller->i_d;
 80030ee:	687b      	ldr	r3, [r7, #4]
 80030f0:	ed93 7a2b 	vldr	s14, [r3, #172]	; 0xac
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	edd3 7a0f 	vldr	s15, [r3, #60]	; 0x3c
 80030fa:	ee77 7a67 	vsub.f32	s15, s14, s15
 80030fe:	edc7 7a07 	vstr	s15, [r7, #28]
       float i_q_error = controller->i_q_des - controller->i_q;
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	ed93 7a2c 	vldr	s14, [r3, #176]	; 0xb0
 8003108:	687b      	ldr	r3, [r7, #4]
 800310a:	edd3 7a10 	vldr	s15, [r3, #64]	; 0x40
 800310e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003112:	edc7 7a06 	vstr	s15, [r7, #24]

       if(controller->i_q > controller->i_mag_max){
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	ed93 7a10 	vldr	s14, [r3, #64]	; 0x40
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	edd3 7a14 	vldr	s15, [r3, #80]	; 0x50
 8003122:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003126:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800312a:	dd13      	ble.n	8003154 <commutate+0x1b8>
    	   controller->i_mag_max = controller->i_q;
 800312c:	687b      	ldr	r3, [r7, #4]
 800312e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8003130:	687b      	ldr	r3, [r7, #4]
 8003132:	651a      	str	r2, [r3, #80]	; 0x50
 8003134:	e00e      	b.n	8003154 <commutate+0x1b8>
 8003136:	bf00      	nop
 8003138:	20000694 	.word	0x20000694
 800313c:	3f666666 	.word	0x3f666666
 8003140:	3dcccccd 	.word	0x3dcccccd
 8003144:	3f933333 	.word	0x3f933333
 8003148:	3f70a3d7 	.word	0x3f70a3d7
 800314c:	3f13cd3a 	.word	0x3f13cd3a
 8003150:	381d4951 	.word	0x381d4951
       }


       // Calculate decoupling feed-forward voltages //

       float v_d_ff = 0.0f;//-SQRT3*controller->dtheta_elec*L_Q*controller->i_q;
 8003154:	f04f 0300 	mov.w	r3, #0
 8003158:	617b      	str	r3, [r7, #20]
       float v_q_ff = 0.0f;//SQRT3*controller->dtheta_elec*(0.0f*L_D*controller->i_d + controller->flux_linkage);
 800315a:	f04f 0300 	mov.w	r3, #0
 800315e:	613b      	str	r3, [r7, #16]

       controller->v_d = controller->k_d*i_d_error + controller->d_int + v_d_ff;
 8003160:	687b      	ldr	r3, [r7, #4]
 8003162:	ed93 7a1e 	vldr	s14, [r3, #120]	; 0x78
 8003166:	edd7 7a07 	vldr	s15, [r7, #28]
 800316a:	ee27 7a27 	vmul.f32	s14, s14, s15
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	edd3 7a25 	vldr	s15, [r3, #148]	; 0x94
 8003174:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003178:	edd7 7a05 	vldr	s15, [r7, #20]
 800317c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	edc3 7a15 	vstr	s15, [r3, #84]	; 0x54

       controller->v_d = fast_fmaxf(fast_fminf(controller->v_d, controller->v_max), -controller->v_max);
 8003186:	687b      	ldr	r3, [r7, #4]
 8003188:	edd3 7a15 	vldr	s15, [r3, #84]	; 0x54
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	ed93 7a3c 	vldr	s14, [r3, #240]	; 0xf0
 8003192:	eef0 0a47 	vmov.f32	s1, s14
 8003196:	eeb0 0a67 	vmov.f32	s0, s15
 800319a:	f002 f91e 	bl	80053da <fast_fminf>
 800319e:	eeb0 7a40 	vmov.f32	s14, s0
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	edd3 7a3c 	vldr	s15, [r3, #240]	; 0xf0
 80031a8:	eef1 7a67 	vneg.f32	s15, s15
 80031ac:	eef0 0a67 	vmov.f32	s1, s15
 80031b0:	eeb0 0a47 	vmov.f32	s0, s14
 80031b4:	f002 f8f5 	bl	80053a2 <fast_fmaxf>
 80031b8:	eef0 7a40 	vmov.f32	s15, s0
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	edc3 7a15 	vstr	s15, [r3, #84]	; 0x54

       controller->d_int += controller->k_d*controller->ki_d*i_d_error;
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	ed93 7a25 	vldr	s14, [r3, #148]	; 0x94
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	edd3 6a1e 	vldr	s13, [r3, #120]	; 0x78
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	edd3 7a20 	vldr	s15, [r3, #128]	; 0x80
 80031d4:	ee66 6aa7 	vmul.f32	s13, s13, s15
 80031d8:	edd7 7a07 	vldr	s15, [r7, #28]
 80031dc:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80031e0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	edc3 7a25 	vstr	s15, [r3, #148]	; 0x94
       controller->d_int = fast_fmaxf(fast_fminf(controller->d_int, controller->v_max), -controller->v_max);
 80031ea:	687b      	ldr	r3, [r7, #4]
 80031ec:	edd3 7a25 	vldr	s15, [r3, #148]	; 0x94
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	ed93 7a3c 	vldr	s14, [r3, #240]	; 0xf0
 80031f6:	eef0 0a47 	vmov.f32	s1, s14
 80031fa:	eeb0 0a67 	vmov.f32	s0, s15
 80031fe:	f002 f8ec 	bl	80053da <fast_fminf>
 8003202:	eeb0 7a40 	vmov.f32	s14, s0
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	edd3 7a3c 	vldr	s15, [r3, #240]	; 0xf0
 800320c:	eef1 7a67 	vneg.f32	s15, s15
 8003210:	eef0 0a67 	vmov.f32	s1, s15
 8003214:	eeb0 0a47 	vmov.f32	s0, s14
 8003218:	f002 f8c3 	bl	80053a2 <fast_fmaxf>
 800321c:	eef0 7a40 	vmov.f32	s15, s0
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	edc3 7a25 	vstr	s15, [r3, #148]	; 0x94
       float vq_max = controller->v_max;//sqrtf(controller->v_max*controller->v_max - controller->v_d*controller->v_d);
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	f8d3 30f0 	ldr.w	r3, [r3, #240]	; 0xf0
 800322c:	60fb      	str	r3, [r7, #12]

       controller->v_q = controller->k_q*i_q_error + controller->q_int + v_q_ff;
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	ed93 7a1f 	vldr	s14, [r3, #124]	; 0x7c
 8003234:	edd7 7a06 	vldr	s15, [r7, #24]
 8003238:	ee27 7a27 	vmul.f32	s14, s14, s15
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	edd3 7a26 	vldr	s15, [r3, #152]	; 0x98
 8003242:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003246:	edd7 7a04 	vldr	s15, [r7, #16]
 800324a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	edc3 7a16 	vstr	s15, [r3, #88]	; 0x58
       controller->q_int += controller->k_q*controller->ki_q*i_q_error;
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	ed93 7a26 	vldr	s14, [r3, #152]	; 0x98
 800325a:	687b      	ldr	r3, [r7, #4]
 800325c:	edd3 6a1f 	vldr	s13, [r3, #124]	; 0x7c
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	edd3 7a21 	vldr	s15, [r3, #132]	; 0x84
 8003266:	ee66 6aa7 	vmul.f32	s13, s13, s15
 800326a:	edd7 7a06 	vldr	s15, [r7, #24]
 800326e:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003272:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	edc3 7a26 	vstr	s15, [r3, #152]	; 0x98
       controller->q_int = fast_fmaxf(fast_fminf(controller->q_int, controller->v_max), -controller->v_max);
 800327c:	687b      	ldr	r3, [r7, #4]
 800327e:	edd3 7a26 	vldr	s15, [r3, #152]	; 0x98
 8003282:	687b      	ldr	r3, [r7, #4]
 8003284:	ed93 7a3c 	vldr	s14, [r3, #240]	; 0xf0
 8003288:	eef0 0a47 	vmov.f32	s1, s14
 800328c:	eeb0 0a67 	vmov.f32	s0, s15
 8003290:	f002 f8a3 	bl	80053da <fast_fminf>
 8003294:	eeb0 7a40 	vmov.f32	s14, s0
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	edd3 7a3c 	vldr	s15, [r3, #240]	; 0xf0
 800329e:	eef1 7a67 	vneg.f32	s15, s15
 80032a2:	eef0 0a67 	vmov.f32	s1, s15
 80032a6:	eeb0 0a47 	vmov.f32	s0, s14
 80032aa:	f002 f87a 	bl	80053a2 <fast_fmaxf>
 80032ae:	eef0 7a40 	vmov.f32	s15, s0
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	edc3 7a26 	vstr	s15, [r3, #152]	; 0x98
       controller->v_ref = sqrtf(controller->v_d*controller->v_d + controller->v_q*controller->v_q);
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	ed93 7a15 	vldr	s14, [r3, #84]	; 0x54
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	edd3 7a15 	vldr	s15, [r3, #84]	; 0x54
 80032c4:	ee27 7a27 	vmul.f32	s14, s14, s15
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	edd3 6a16 	vldr	s13, [r3, #88]	; 0x58
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	edd3 7a16 	vldr	s15, [r3, #88]	; 0x58
 80032d4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80032d8:	ee77 7a27 	vadd.f32	s15, s14, s15
 80032dc:	eeb0 0a67 	vmov.f32	s0, s15
 80032e0:	f008 fce8 	bl	800bcb4 <sqrtf>
 80032e4:	eef0 7a40 	vmov.f32	s15, s0
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	edc3 7a3d 	vstr	s15, [r3, #244]	; 0xf4
       controller->v_q = fast_fmaxf(fast_fminf(controller->v_q, vq_max), -vq_max);
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	edd3 7a16 	vldr	s15, [r3, #88]	; 0x58
 80032f4:	edd7 0a03 	vldr	s1, [r7, #12]
 80032f8:	eeb0 0a67 	vmov.f32	s0, s15
 80032fc:	f002 f86d 	bl	80053da <fast_fminf>
 8003300:	eeb0 7a40 	vmov.f32	s14, s0
 8003304:	edd7 7a03 	vldr	s15, [r7, #12]
 8003308:	eef1 7a67 	vneg.f32	s15, s15
 800330c:	eef0 0a67 	vmov.f32	s1, s15
 8003310:	eeb0 0a47 	vmov.f32	s0, s14
 8003314:	f002 f845 	bl	80053a2 <fast_fmaxf>
 8003318:	eef0 7a40 	vmov.f32	s15, s0
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	edc3 7a16 	vstr	s15, [r3, #88]	; 0x58

       limit_norm(&controller->v_d, &controller->v_q, controller->v_max);
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	f103 0254 	add.w	r2, r3, #84	; 0x54
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	f103 0158 	add.w	r1, r3, #88	; 0x58
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	edd3 7a3c 	vldr	s15, [r3, #240]	; 0xf0
 8003334:	eeb0 0a67 	vmov.f32	s0, s15
 8003338:	4610      	mov	r0, r2
 800333a:	f002 f8d2 	bl	80054e2 <limit_norm>

       abc(controller->theta_elec + 1.5f*DT*controller->dtheta_elec, controller->v_d, controller->v_q, &controller->v_u, &controller->v_v, &controller->v_w); //inverse dq0 transform on voltages
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	ed93 7a0b 	vldr	s14, [r3, #44]	; 0x2c
 8003344:	687b      	ldr	r3, [r7, #4]
 8003346:	edd3 7a0d 	vldr	s15, [r3, #52]	; 0x34
 800334a:	ed5f 6a7f 	vldr	s13, [pc, #-508]	; 8003150 <commutate+0x1b4>
 800334e:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8003352:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003356:	687b      	ldr	r3, [r7, #4]
 8003358:	ed93 7a15 	vldr	s14, [r3, #84]	; 0x54
 800335c:	687b      	ldr	r3, [r7, #4]
 800335e:	edd3 6a16 	vldr	s13, [r3, #88]	; 0x58
 8003362:	687b      	ldr	r3, [r7, #4]
 8003364:	f103 0068 	add.w	r0, r3, #104	; 0x68
 8003368:	687b      	ldr	r3, [r7, #4]
 800336a:	f103 016c 	add.w	r1, r3, #108	; 0x6c
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	3370      	adds	r3, #112	; 0x70
 8003372:	461a      	mov	r2, r3
 8003374:	eeb0 1a66 	vmov.f32	s2, s13
 8003378:	eef0 0a47 	vmov.f32	s1, s14
 800337c:	eeb0 0a67 	vmov.f32	s0, s15
 8003380:	f7ff fa1a 	bl	80027b8 <abc>
       svm(controller->v_max, controller->v_u, controller->v_v, controller->v_w, &controller->dtc_u, &controller->dtc_v, &controller->dtc_w); //space vector modulation
 8003384:	687b      	ldr	r3, [r7, #4]
 8003386:	edd3 7a3c 	vldr	s15, [r3, #240]	; 0xf0
 800338a:	687b      	ldr	r3, [r7, #4]
 800338c:	ed93 7a1a 	vldr	s14, [r3, #104]	; 0x68
 8003390:	687b      	ldr	r3, [r7, #4]
 8003392:	edd3 6a1b 	vldr	s13, [r3, #108]	; 0x6c
 8003396:	687b      	ldr	r3, [r7, #4]
 8003398:	ed93 6a1c 	vldr	s12, [r3, #112]	; 0x70
 800339c:	687b      	ldr	r3, [r7, #4]
 800339e:	f103 005c 	add.w	r0, r3, #92	; 0x5c
 80033a2:	687b      	ldr	r3, [r7, #4]
 80033a4:	f103 0160 	add.w	r1, r3, #96	; 0x60
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	3364      	adds	r3, #100	; 0x64
 80033ac:	461a      	mov	r2, r3
 80033ae:	eef0 1a46 	vmov.f32	s3, s12
 80033b2:	eeb0 1a66 	vmov.f32	s2, s13
 80033b6:	eef0 0a47 	vmov.f32	s1, s14
 80033ba:	eeb0 0a67 	vmov.f32	s0, s15
 80033be:	f7ff fb0f 	bl	80029e0 <svm>

       set_dtc(controller);
 80033c2:	6878      	ldr	r0, [r7, #4]
 80033c4:	f7ff f8d4 	bl	8002570 <set_dtc>

    }
 80033c8:	bf00      	nop
 80033ca:	3720      	adds	r7, #32
 80033cc:	46bd      	mov	sp, r7
 80033ce:	bd80      	pop	{r7, pc}

080033d0 <torque_control>:


void torque_control(ControllerStruct *controller){
 80033d0:	b580      	push	{r7, lr}
 80033d2:	b084      	sub	sp, #16
 80033d4:	af00      	add	r7, sp, #0
 80033d6:	6078      	str	r0, [r7, #4]
	/*----- convert theta_mech to 0~359.9999deg -----*/
	static float pos, round;
	pos = controller->theta_mech;
 80033d8:	687b      	ldr	r3, [r7, #4]
 80033da:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80033dc:	4a76      	ldr	r2, [pc, #472]	; (80035b8 <torque_control+0x1e8>)
 80033de:	6013      	str	r3, [r2, #0]
	modff(pos/(2*PI_F),&round);
 80033e0:	4b75      	ldr	r3, [pc, #468]	; (80035b8 <torque_control+0x1e8>)
 80033e2:	edd3 7a00 	vldr	s15, [r3]
 80033e6:	eddf 6a75 	vldr	s13, [pc, #468]	; 80035bc <torque_control+0x1ec>
 80033ea:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 80033ee:	4874      	ldr	r0, [pc, #464]	; (80035c0 <torque_control+0x1f0>)
 80033f0:	eeb0 0a47 	vmov.f32	s0, s14
 80033f4:	f008 fbbe 	bl	800bb74 <modff>
	pos = pos - round*2*PI_F;
 80033f8:	4b6f      	ldr	r3, [pc, #444]	; (80035b8 <torque_control+0x1e8>)
 80033fa:	ed93 7a00 	vldr	s14, [r3]
 80033fe:	4b70      	ldr	r3, [pc, #448]	; (80035c0 <torque_control+0x1f0>)
 8003400:	edd3 7a00 	vldr	s15, [r3]
 8003404:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8003408:	eddf 6a6e 	vldr	s13, [pc, #440]	; 80035c4 <torque_control+0x1f4>
 800340c:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8003410:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003414:	4b68      	ldr	r3, [pc, #416]	; (80035b8 <torque_control+0x1e8>)
 8003416:	edc3 7a00 	vstr	s15, [r3]
	if(pos < 0){
 800341a:	4b67      	ldr	r3, [pc, #412]	; (80035b8 <torque_control+0x1e8>)
 800341c:	edd3 7a00 	vldr	s15, [r3]
 8003420:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8003424:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003428:	d509      	bpl.n	800343e <torque_control+0x6e>
		pos = pos + 2*PI_F;
 800342a:	4b63      	ldr	r3, [pc, #396]	; (80035b8 <torque_control+0x1e8>)
 800342c:	edd3 7a00 	vldr	s15, [r3]
 8003430:	ed9f 7a62 	vldr	s14, [pc, #392]	; 80035bc <torque_control+0x1ec>
 8003434:	ee77 7a87 	vadd.f32	s15, s15, s14
 8003438:	4b5f      	ldr	r3, [pc, #380]	; (80035b8 <torque_control+0x1e8>)
 800343a:	edc3 7a00 	vstr	s15, [r3]
	}

	/*----- position PID control -----*/
	static float in_err = 0, err = 0; //integral of position error
	if(controller->p_des < pos){
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	ed93 7a36 	vldr	s14, [r3, #216]	; 0xd8
 8003444:	4b5c      	ldr	r3, [pc, #368]	; (80035b8 <torque_control+0x1e8>)
 8003446:	edd3 7a00 	vldr	s15, [r3]
 800344a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800344e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003452:	d534      	bpl.n	80034be <torque_control+0xee>
		if((controller->p_des + 2*PI_F - pos) < (pos - controller->p_des)){
 8003454:	687b      	ldr	r3, [r7, #4]
 8003456:	edd3 7a36 	vldr	s15, [r3, #216]	; 0xd8
 800345a:	ed9f 7a58 	vldr	s14, [pc, #352]	; 80035bc <torque_control+0x1ec>
 800345e:	ee37 7a87 	vadd.f32	s14, s15, s14
 8003462:	4b55      	ldr	r3, [pc, #340]	; (80035b8 <torque_control+0x1e8>)
 8003464:	edd3 7a00 	vldr	s15, [r3]
 8003468:	ee37 7a67 	vsub.f32	s14, s14, s15
 800346c:	4b52      	ldr	r3, [pc, #328]	; (80035b8 <torque_control+0x1e8>)
 800346e:	edd3 6a00 	vldr	s13, [r3]
 8003472:	687b      	ldr	r3, [r7, #4]
 8003474:	edd3 7a36 	vldr	s15, [r3, #216]	; 0xd8
 8003478:	ee76 7ae7 	vsub.f32	s15, s13, s15
 800347c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003480:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003484:	d50f      	bpl.n	80034a6 <torque_control+0xd6>
			err = 2*PI_F - pos + controller->p_des;
 8003486:	4b4c      	ldr	r3, [pc, #304]	; (80035b8 <torque_control+0x1e8>)
 8003488:	edd3 7a00 	vldr	s15, [r3]
 800348c:	ed9f 7a4b 	vldr	s14, [pc, #300]	; 80035bc <torque_control+0x1ec>
 8003490:	ee37 7a67 	vsub.f32	s14, s14, s15
 8003494:	687b      	ldr	r3, [r7, #4]
 8003496:	edd3 7a36 	vldr	s15, [r3, #216]	; 0xd8
 800349a:	ee77 7a27 	vadd.f32	s15, s14, s15
 800349e:	4b4a      	ldr	r3, [pc, #296]	; (80035c8 <torque_control+0x1f8>)
 80034a0:	edc3 7a00 	vstr	s15, [r3]
 80034a4:	e03f      	b.n	8003526 <torque_control+0x156>
		}
		else{
			err = controller->p_des - pos;
 80034a6:	687b      	ldr	r3, [r7, #4]
 80034a8:	ed93 7a36 	vldr	s14, [r3, #216]	; 0xd8
 80034ac:	4b42      	ldr	r3, [pc, #264]	; (80035b8 <torque_control+0x1e8>)
 80034ae:	edd3 7a00 	vldr	s15, [r3]
 80034b2:	ee77 7a67 	vsub.f32	s15, s14, s15
 80034b6:	4b44      	ldr	r3, [pc, #272]	; (80035c8 <torque_control+0x1f8>)
 80034b8:	edc3 7a00 	vstr	s15, [r3]
 80034bc:	e033      	b.n	8003526 <torque_control+0x156>
		}
	}
	else{
		if((pos + 2*PI_F - controller->p_des) < (controller->p_des - pos)){
 80034be:	4b3e      	ldr	r3, [pc, #248]	; (80035b8 <torque_control+0x1e8>)
 80034c0:	edd3 7a00 	vldr	s15, [r3]
 80034c4:	ed9f 7a3d 	vldr	s14, [pc, #244]	; 80035bc <torque_control+0x1ec>
 80034c8:	ee37 7a87 	vadd.f32	s14, s15, s14
 80034cc:	687b      	ldr	r3, [r7, #4]
 80034ce:	edd3 7a36 	vldr	s15, [r3, #216]	; 0xd8
 80034d2:	ee37 7a67 	vsub.f32	s14, s14, s15
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	edd3 6a36 	vldr	s13, [r3, #216]	; 0xd8
 80034dc:	4b36      	ldr	r3, [pc, #216]	; (80035b8 <torque_control+0x1e8>)
 80034de:	edd3 7a00 	vldr	s15, [r3]
 80034e2:	ee76 7ae7 	vsub.f32	s15, s13, s15
 80034e6:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80034ea:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80034ee:	d50f      	bpl.n	8003510 <torque_control+0x140>
			err = controller->p_des - 2*PI_F - pos;
 80034f0:	687b      	ldr	r3, [r7, #4]
 80034f2:	edd3 7a36 	vldr	s15, [r3, #216]	; 0xd8
 80034f6:	ed9f 7a31 	vldr	s14, [pc, #196]	; 80035bc <torque_control+0x1ec>
 80034fa:	ee37 7ac7 	vsub.f32	s14, s15, s14
 80034fe:	4b2e      	ldr	r3, [pc, #184]	; (80035b8 <torque_control+0x1e8>)
 8003500:	edd3 7a00 	vldr	s15, [r3]
 8003504:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003508:	4b2f      	ldr	r3, [pc, #188]	; (80035c8 <torque_control+0x1f8>)
 800350a:	edc3 7a00 	vstr	s15, [r3]
 800350e:	e00a      	b.n	8003526 <torque_control+0x156>
		}
		else{
			err = controller->p_des - pos;
 8003510:	687b      	ldr	r3, [r7, #4]
 8003512:	ed93 7a36 	vldr	s14, [r3, #216]	; 0xd8
 8003516:	4b28      	ldr	r3, [pc, #160]	; (80035b8 <torque_control+0x1e8>)
 8003518:	edd3 7a00 	vldr	s15, [r3]
 800351c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003520:	4b29      	ldr	r3, [pc, #164]	; (80035c8 <torque_control+0x1f8>)
 8003522:	edc3 7a00 	vstr	s15, [r3]
		}
	}
	in_err = in_err + err;
 8003526:	4b29      	ldr	r3, [pc, #164]	; (80035cc <torque_control+0x1fc>)
 8003528:	ed93 7a00 	vldr	s14, [r3]
 800352c:	4b26      	ldr	r3, [pc, #152]	; (80035c8 <torque_control+0x1f8>)
 800352e:	edd3 7a00 	vldr	s15, [r3]
 8003532:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003536:	4b25      	ldr	r3, [pc, #148]	; (80035cc <torque_control+0x1fc>)
 8003538:	edc3 7a00 	vstr	s15, [r3]

    float torque_ref = controller->kp*(err) + controller->t_ff + controller->ki*(in_err) + controller->kd*(-controller->dtheta_mech);
 800353c:	687b      	ldr	r3, [r7, #4]
 800353e:	ed93 7a37 	vldr	s14, [r3, #220]	; 0xdc
 8003542:	4b21      	ldr	r3, [pc, #132]	; (80035c8 <torque_control+0x1f8>)
 8003544:	edd3 7a00 	vldr	s15, [r3]
 8003548:	ee27 7a27 	vmul.f32	s14, s14, s15
 800354c:	687b      	ldr	r3, [r7, #4]
 800354e:	edd3 7a3a 	vldr	s15, [r3, #232]	; 0xe8
 8003552:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	edd3 6a38 	vldr	s13, [r3, #224]	; 0xe0
 800355c:	4b1b      	ldr	r3, [pc, #108]	; (80035cc <torque_control+0x1fc>)
 800355e:	edd3 7a00 	vldr	s15, [r3]
 8003562:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003566:	ee37 7a27 	vadd.f32	s14, s14, s15
 800356a:	687b      	ldr	r3, [r7, #4]
 800356c:	edd3 6a39 	vldr	s13, [r3, #228]	; 0xe4
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	edd3 7a0c 	vldr	s15, [r3, #48]	; 0x30
 8003576:	eef1 7a67 	vneg.f32	s15, s15
 800357a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800357e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003582:	edc7 7a03 	vstr	s15, [r7, #12]
    controller->i_q_des = torque_ref/(KT*GR);
 8003586:	4b12      	ldr	r3, [pc, #72]	; (80035d0 <torque_control+0x200>)
 8003588:	ed93 7a0e 	vldr	s14, [r3, #56]	; 0x38
 800358c:	4b10      	ldr	r3, [pc, #64]	; (80035d0 <torque_control+0x200>)
 800358e:	edd3 7a11 	vldr	s15, [r3, #68]	; 0x44
 8003592:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003596:	edd7 6a03 	vldr	s13, [r7, #12]
 800359a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800359e:	687b      	ldr	r3, [r7, #4]
 80035a0:	edc3 7a2c 	vstr	s15, [r3, #176]	; 0xb0
	controller->i_d_des = 0.0f;
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	f04f 0200 	mov.w	r2, #0
 80035aa:	f8c3 20ac 	str.w	r2, [r3, #172]	; 0xac
    
    }
 80035ae:	bf00      	nop
 80035b0:	3710      	adds	r7, #16
 80035b2:	46bd      	mov	sp, r7
 80035b4:	bd80      	pop	{r7, pc}
 80035b6:	bf00      	nop
 80035b8:	2000023c 	.word	0x2000023c
 80035bc:	40c90fdb 	.word	0x40c90fdb
 80035c0:	20000240 	.word	0x20000240
 80035c4:	40490fdb 	.word	0x40490fdb
 80035c8:	20000244 	.word	0x20000244
 80035cc:	20000248 	.word	0x20000248
 80035d0:	20000694 	.word	0x20000694

080035d4 <zero_commands>:



void zero_commands(ControllerStruct * controller){
 80035d4:	b480      	push	{r7}
 80035d6:	b083      	sub	sp, #12
 80035d8:	af00      	add	r7, sp, #0
 80035da:	6078      	str	r0, [r7, #4]
	controller->t_ff = 0;
 80035dc:	687b      	ldr	r3, [r7, #4]
 80035de:	f04f 0200 	mov.w	r2, #0
 80035e2:	f8c3 20e8 	str.w	r2, [r3, #232]	; 0xe8
	controller->kp = 0;
 80035e6:	687b      	ldr	r3, [r7, #4]
 80035e8:	f04f 0200 	mov.w	r2, #0
 80035ec:	f8c3 20dc 	str.w	r2, [r3, #220]	; 0xdc
	controller->ki = 0;
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	f04f 0200 	mov.w	r2, #0
 80035f6:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
	controller->kd = 0;
 80035fa:	687b      	ldr	r3, [r7, #4]
 80035fc:	f04f 0200 	mov.w	r2, #0
 8003600:	f8c3 20e4 	str.w	r2, [r3, #228]	; 0xe4
	controller->p_des = 0;
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	f04f 0200 	mov.w	r2, #0
 800360a:	f8c3 20d8 	str.w	r2, [r3, #216]	; 0xd8
	controller->v_des = 0;
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	f04f 0200 	mov.w	r2, #0
 8003614:	f8c3 20ec 	str.w	r2, [r3, #236]	; 0xec
	controller->i_q_des = 0;
 8003618:	687b      	ldr	r3, [r7, #4]
 800361a:	f04f 0200 	mov.w	r2, #0
 800361e:	f8c3 20b0 	str.w	r2, [r3, #176]	; 0xb0
}
 8003622:	bf00      	nop
 8003624:	370c      	adds	r7, #12
 8003626:	46bd      	mov	sp, r7
 8003628:	f85d 7b04 	ldr.w	r7, [sp], #4
 800362c:	4770      	bx	lr
	...

08003630 <run_fsm>:
#include "foc.h"
#include "math_ops.h"
#include "position_sensor.h"
#include "drv8323.h"

 void run_fsm(FSMStruct * fsmstate){
 8003630:	b590      	push	{r4, r7, lr}
 8003632:	b085      	sub	sp, #20
 8003634:	af02      	add	r7, sp, #8
 8003636:	6078      	str	r0, [r7, #4]
	 /* run_fsm is run every commutation interrupt cycle */

	 /* state transition management */
	 if(fsmstate->next_state != fsmstate->state){
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	785a      	ldrb	r2, [r3, #1]
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	781b      	ldrb	r3, [r3, #0]
 8003640:	429a      	cmp	r2, r3
 8003642:	d00d      	beq.n	8003660 <run_fsm+0x30>
		 fsm_exit_state(fsmstate);		// safely exit the old state
 8003644:	6878      	ldr	r0, [r7, #4]
 8003646:	f000 f98b 	bl	8003960 <fsm_exit_state>
		 if(fsmstate->ready){			// if the previous state is ready, enter the new state
 800364a:	687b      	ldr	r3, [r7, #4]
 800364c:	78db      	ldrb	r3, [r3, #3]
 800364e:	2b00      	cmp	r3, #0
 8003650:	d006      	beq.n	8003660 <run_fsm+0x30>
			 fsmstate->state = fsmstate->next_state;
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	785a      	ldrb	r2, [r3, #1]
 8003656:	687b      	ldr	r3, [r7, #4]
 8003658:	701a      	strb	r2, [r3, #0]
			 fsm_enter_state(fsmstate);
 800365a:	6878      	ldr	r0, [r7, #4]
 800365c:	f000 f8f2 	bl	8003844 <fsm_enter_state>
		 }
	 }

	 switch(fsmstate->state){
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	781b      	ldrb	r3, [r3, #0]
 8003664:	2b06      	cmp	r3, #6
 8003666:	f200 80d8 	bhi.w	800381a <run_fsm+0x1ea>
 800366a:	a201      	add	r2, pc, #4	; (adr r2, 8003670 <run_fsm+0x40>)
 800366c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003670:	08003819 	.word	0x08003819
 8003674:	080037db 	.word	0x080037db
 8003678:	08003791 	.word	0x08003791
 800367c:	0800381b 	.word	0x0800381b
 8003680:	08003819 	.word	0x08003819
 8003684:	0800368d 	.word	0x0800368d
 8003688:	080037d1 	.word	0x080037d1
		 case MENU_MODE:
			 break;

		 case ENCODER_CALIBRATE:
			 if(!comm_encoder_cal.done_ordering){
 800368c:	4b65      	ldr	r3, [pc, #404]	; (8003824 <run_fsm+0x1f4>)
 800368e:	f893 3021 	ldrb.w	r3, [r3, #33]	; 0x21
 8003692:	2b00      	cmp	r3, #0
 8003694:	d108      	bne.n	80036a8 <run_fsm+0x78>
				 order_phases(&comm_encoder, &controller, &comm_encoder_cal, controller.loop_count);
 8003696:	4b64      	ldr	r3, [pc, #400]	; (8003828 <run_fsm+0x1f8>)
 8003698:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 800369c:	4a61      	ldr	r2, [pc, #388]	; (8003824 <run_fsm+0x1f4>)
 800369e:	4962      	ldr	r1, [pc, #392]	; (8003828 <run_fsm+0x1f8>)
 80036a0:	4862      	ldr	r0, [pc, #392]	; (800382c <run_fsm+0x1fc>)
 80036a2:	f7fd fe67 	bl	8001374 <order_phases>
				 preference_writer_close(&prefs);
				 preference_writer_load(prefs);
				 update_fsm(fsmstate, 27);
			 }

			 break;
 80036a6:	e0b8      	b.n	800381a <run_fsm+0x1ea>
			 else if(!comm_encoder_cal.done_cal){
 80036a8:	4b5e      	ldr	r3, [pc, #376]	; (8003824 <run_fsm+0x1f4>)
 80036aa:	f893 3022 	ldrb.w	r3, [r3, #34]	; 0x22
 80036ae:	2b00      	cmp	r3, #0
 80036b0:	d108      	bne.n	80036c4 <run_fsm+0x94>
				 calibrate_encoder(&comm_encoder, &controller, &comm_encoder_cal, controller.loop_count);
 80036b2:	4b5d      	ldr	r3, [pc, #372]	; (8003828 <run_fsm+0x1f8>)
 80036b4:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 80036b8:	4a5a      	ldr	r2, [pc, #360]	; (8003824 <run_fsm+0x1f4>)
 80036ba:	495b      	ldr	r1, [pc, #364]	; (8003828 <run_fsm+0x1f8>)
 80036bc:	485b      	ldr	r0, [pc, #364]	; (800382c <run_fsm+0x1fc>)
 80036be:	f7fd ff61 	bl	8001584 <calibrate_encoder>
			 break;
 80036c2:	e0aa      	b.n	800381a <run_fsm+0x1ea>
				 E_ZERO = comm_encoder_cal.ezero;
 80036c4:	4b57      	ldr	r3, [pc, #348]	; (8003824 <run_fsm+0x1f4>)
 80036c6:	69db      	ldr	r3, [r3, #28]
 80036c8:	4a59      	ldr	r2, [pc, #356]	; (8003830 <run_fsm+0x200>)
 80036ca:	6153      	str	r3, [r2, #20]
				 printf("E_ZERO: %d  %f\r\n", E_ZERO, TWO_PI_F*fmodf((comm_encoder.ppairs*(float)(-E_ZERO))/((float)ENC_CPR), 1.0f));
 80036cc:	4b58      	ldr	r3, [pc, #352]	; (8003830 <run_fsm+0x200>)
 80036ce:	695c      	ldr	r4, [r3, #20]
 80036d0:	4b56      	ldr	r3, [pc, #344]	; (800382c <run_fsm+0x1fc>)
 80036d2:	ed93 7a1a 	vldr	s14, [r3, #104]	; 0x68
 80036d6:	4b56      	ldr	r3, [pc, #344]	; (8003830 <run_fsm+0x200>)
 80036d8:	695b      	ldr	r3, [r3, #20]
 80036da:	425b      	negs	r3, r3
 80036dc:	ee07 3a90 	vmov	s15, r3
 80036e0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80036e4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80036e8:	eddf 6a52 	vldr	s13, [pc, #328]	; 8003834 <run_fsm+0x204>
 80036ec:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 80036f0:	eef7 0a00 	vmov.f32	s1, #112	; 0x3f800000  1.0
 80036f4:	eeb0 0a47 	vmov.f32	s0, s14
 80036f8:	f008 fab0 	bl	800bc5c <fmodf>
 80036fc:	eef0 7a40 	vmov.f32	s15, s0
 8003700:	ed9f 7a4d 	vldr	s14, [pc, #308]	; 8003838 <run_fsm+0x208>
 8003704:	ee67 7a87 	vmul.f32	s15, s15, s14
 8003708:	ee17 0a90 	vmov	r0, s15
 800370c:	f7fc ff3c 	bl	8000588 <__aeabi_f2d>
 8003710:	4602      	mov	r2, r0
 8003712:	460b      	mov	r3, r1
 8003714:	4621      	mov	r1, r4
 8003716:	4849      	ldr	r0, [pc, #292]	; (800383c <run_fsm+0x20c>)
 8003718:	f009 f9ae 	bl	800ca78 <iprintf>
				 memcpy(&comm_encoder.offset_lut, comm_encoder_cal.lut_arr, sizeof(comm_encoder.offset_lut));
 800371c:	4a43      	ldr	r2, [pc, #268]	; (800382c <run_fsm+0x1fc>)
 800371e:	4b41      	ldr	r3, [pc, #260]	; (8003824 <run_fsm+0x1f4>)
 8003720:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 8003724:	332c      	adds	r3, #44	; 0x2c
 8003726:	f102 00dc 	add.w	r0, r2, #220	; 0xdc
 800372a:	4619      	mov	r1, r3
 800372c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003730:	461a      	mov	r2, r3
 8003732:	f008 fd21 	bl	800c178 <memcpy>
				 memcpy(&ENCODER_LUT, comm_encoder_cal.lut_arr, sizeof(comm_encoder_cal.lut_arr));
 8003736:	4a3e      	ldr	r2, [pc, #248]	; (8003830 <run_fsm+0x200>)
 8003738:	4b3a      	ldr	r3, [pc, #232]	; (8003824 <run_fsm+0x1f4>)
 800373a:	f503 4300 	add.w	r3, r3, #32768	; 0x8000
 800373e:	332c      	adds	r3, #44	; 0x2c
 8003740:	f102 001c 	add.w	r0, r2, #28
 8003744:	4619      	mov	r1, r3
 8003746:	f44f 7300 	mov.w	r3, #512	; 0x200
 800374a:	461a      	mov	r2, r3
 800374c:	f008 fd14 	bl	800c178 <memcpy>
				 if (!preference_writer_ready(prefs)){ preference_writer_open(&prefs);}
 8003750:	4b3b      	ldr	r3, [pc, #236]	; (8003840 <run_fsm+0x210>)
 8003752:	691a      	ldr	r2, [r3, #16]
 8003754:	9200      	str	r2, [sp, #0]
 8003756:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8003758:	f002 f9f6 	bl	8005b48 <preference_writer_ready>
 800375c:	4603      	mov	r3, r0
 800375e:	f083 0301 	eor.w	r3, r3, #1
 8003762:	b2db      	uxtb	r3, r3
 8003764:	2b00      	cmp	r3, #0
 8003766:	d002      	beq.n	800376e <run_fsm+0x13e>
 8003768:	4835      	ldr	r0, [pc, #212]	; (8003840 <run_fsm+0x210>)
 800376a:	f002 f9de 	bl	8005b2a <preference_writer_open>
				 preference_writer_flush(&prefs);
 800376e:	4834      	ldr	r0, [pc, #208]	; (8003840 <run_fsm+0x210>)
 8003770:	f002 f9f8 	bl	8005b64 <preference_writer_flush>
				 preference_writer_close(&prefs);
 8003774:	4832      	ldr	r0, [pc, #200]	; (8003840 <run_fsm+0x210>)
 8003776:	f002 fa73 	bl	8005c60 <preference_writer_close>
				 preference_writer_load(prefs);
 800377a:	4b31      	ldr	r3, [pc, #196]	; (8003840 <run_fsm+0x210>)
 800377c:	691a      	ldr	r2, [r3, #16]
 800377e:	9200      	str	r2, [sp, #0]
 8003780:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8003782:	f002 fa2b 	bl	8005bdc <preference_writer_load>
				 update_fsm(fsmstate, 27);
 8003786:	211b      	movs	r1, #27
 8003788:	6878      	ldr	r0, [r7, #4]
 800378a:	f000 f987 	bl	8003a9c <update_fsm>
			 break;
 800378e:	e044      	b.n	800381a <run_fsm+0x1ea>

		 case MOTOR_MODE:
			 /* If CAN has timed out, reset all commands */
			 if((CAN_TIMEOUT > 0 ) && (controller.timeout > CAN_TIMEOUT)){
 8003790:	4b27      	ldr	r3, [pc, #156]	; (8003830 <run_fsm+0x200>)
 8003792:	68db      	ldr	r3, [r3, #12]
 8003794:	2b00      	cmp	r3, #0
 8003796:	dd09      	ble.n	80037ac <run_fsm+0x17c>
 8003798:	4b23      	ldr	r3, [pc, #140]	; (8003828 <run_fsm+0x1f8>)
 800379a:	f8d3 20c4 	ldr.w	r2, [r3, #196]	; 0xc4
 800379e:	4b24      	ldr	r3, [pc, #144]	; (8003830 <run_fsm+0x200>)
 80037a0:	68db      	ldr	r3, [r3, #12]
 80037a2:	429a      	cmp	r2, r3
 80037a4:	dd02      	ble.n	80037ac <run_fsm+0x17c>
				 zero_commands(&controller);
 80037a6:	4820      	ldr	r0, [pc, #128]	; (8003828 <run_fsm+0x1f8>)
 80037a8:	f7ff ff14 	bl	80035d4 <zero_commands>
			 }
			 /* Otherwise, commutate */

			 torque_control(&controller);
 80037ac:	481e      	ldr	r0, [pc, #120]	; (8003828 <run_fsm+0x1f8>)
 80037ae:	f7ff fe0f 	bl	80033d0 <torque_control>
			 field_weaken(&controller);
 80037b2:	481d      	ldr	r0, [pc, #116]	; (8003828 <run_fsm+0x1f8>)
 80037b4:	f7ff fb4c 	bl	8002e50 <field_weaken>
			 commutate(&controller, &comm_encoder);
 80037b8:	491c      	ldr	r1, [pc, #112]	; (800382c <run_fsm+0x1fc>)
 80037ba:	481b      	ldr	r0, [pc, #108]	; (8003828 <run_fsm+0x1f8>)
 80037bc:	f7ff fbee 	bl	8002f9c <commutate>

			 controller.timeout ++;
 80037c0:	4b19      	ldr	r3, [pc, #100]	; (8003828 <run_fsm+0x1f8>)
 80037c2:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 80037c6:	3301      	adds	r3, #1
 80037c8:	4a17      	ldr	r2, [pc, #92]	; (8003828 <run_fsm+0x1f8>)
 80037ca:	f8c2 30c4 	str.w	r3, [r2, #196]	; 0xc4
			 break;
 80037ce:	e024      	b.n	800381a <run_fsm+0x1ea>

		 case SETUP_MODE:
			 break;

		 case ENCODER_MODE:
			 ps_print(&comm_encoder, 100);
 80037d0:	2164      	movs	r1, #100	; 0x64
 80037d2:	4816      	ldr	r0, [pc, #88]	; (800382c <run_fsm+0x1fc>)
 80037d4:	f002 f952 	bl	8005a7c <ps_print>
			 break;
 80037d8:	e01f      	b.n	800381a <run_fsm+0x1ea>

		 case HALL_CALIBRATE:
			 /* If CAN has timed out, reset all commands */
			 if((CAN_TIMEOUT > 0 ) && (controller.timeout > CAN_TIMEOUT)){
 80037da:	4b15      	ldr	r3, [pc, #84]	; (8003830 <run_fsm+0x200>)
 80037dc:	68db      	ldr	r3, [r3, #12]
 80037de:	2b00      	cmp	r3, #0
 80037e0:	dd09      	ble.n	80037f6 <run_fsm+0x1c6>
 80037e2:	4b11      	ldr	r3, [pc, #68]	; (8003828 <run_fsm+0x1f8>)
 80037e4:	f8d3 20c4 	ldr.w	r2, [r3, #196]	; 0xc4
 80037e8:	4b11      	ldr	r3, [pc, #68]	; (8003830 <run_fsm+0x200>)
 80037ea:	68db      	ldr	r3, [r3, #12]
 80037ec:	429a      	cmp	r2, r3
 80037ee:	dd02      	ble.n	80037f6 <run_fsm+0x1c6>
				 zero_commands(&controller);
 80037f0:	480d      	ldr	r0, [pc, #52]	; (8003828 <run_fsm+0x1f8>)
 80037f2:	f7ff feef 	bl	80035d4 <zero_commands>
			 }
			 /* Otherwise, commutate */

			 /* Calibrate Hall Sensor */
			 hall_calibrate();
 80037f6:	f000 ffaf 	bl	8004758 <hall_calibrate>

			 torque_control(&controller);
 80037fa:	480b      	ldr	r0, [pc, #44]	; (8003828 <run_fsm+0x1f8>)
 80037fc:	f7ff fde8 	bl	80033d0 <torque_control>
			 commutate(&controller, &comm_encoder);
 8003800:	490a      	ldr	r1, [pc, #40]	; (800382c <run_fsm+0x1fc>)
 8003802:	4809      	ldr	r0, [pc, #36]	; (8003828 <run_fsm+0x1f8>)
 8003804:	f7ff fbca 	bl	8002f9c <commutate>

			 controller.timeout ++;
 8003808:	4b07      	ldr	r3, [pc, #28]	; (8003828 <run_fsm+0x1f8>)
 800380a:	f8d3 30c4 	ldr.w	r3, [r3, #196]	; 0xc4
 800380e:	3301      	adds	r3, #1
 8003810:	4a05      	ldr	r2, [pc, #20]	; (8003828 <run_fsm+0x1f8>)
 8003812:	f8c2 30c4 	str.w	r3, [r2, #196]	; 0xc4
			 break;
 8003816:	e000      	b.n	800381a <run_fsm+0x1ea>
			 break;
 8003818:	bf00      	nop
	 }

 }
 800381a:	bf00      	nop
 800381c:	370c      	adds	r7, #12
 800381e:	46bd      	mov	sp, r7
 8003820:	bd90      	pop	{r4, r7, pc}
 8003822:	bf00      	nop
 8003824:	20000aa0 	.word	0x20000aa0
 8003828:	20000794 	.word	0x20000794
 800382c:	20000360 	.word	0x20000360
 8003830:	20008fac 	.word	0x20008fac
 8003834:	47800000 	.word	0x47800000
 8003838:	40c90fdb 	.word	0x40c90fdb
 800383c:	08010520 	.word	0x08010520
 8003840:	20000680 	.word	0x20000680

08003844 <fsm_enter_state>:

 void fsm_enter_state(FSMStruct * fsmstate){
 8003844:	b580      	push	{r7, lr}
 8003846:	b082      	sub	sp, #8
 8003848:	af00      	add	r7, sp, #0
 800384a:	6078      	str	r0, [r7, #4]
	 /* Called when entering a new state
	  * Do necessary setup   */

		switch(fsmstate->state){
 800384c:	687b      	ldr	r3, [r7, #4]
 800384e:	781b      	ldrb	r3, [r3, #0]
 8003850:	2b06      	cmp	r3, #6
 8003852:	d866      	bhi.n	8003922 <fsm_enter_state+0xde>
 8003854:	a201      	add	r2, pc, #4	; (adr r2, 800385c <fsm_enter_state+0x18>)
 8003856:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800385a:	bf00      	nop
 800385c:	08003879 	.word	0x08003879
 8003860:	080038fb 	.word	0x080038fb
 8003864:	08003899 	.word	0x08003899
 8003868:	08003923 	.word	0x08003923
 800386c:	08003885 	.word	0x08003885
 8003870:	080038a5 	.word	0x080038a5
 8003874:	08003891 	.word	0x08003891
				case MENU_MODE:
				printf("Entering Main Menu\r\n");
 8003878:	482c      	ldr	r0, [pc, #176]	; (800392c <fsm_enter_state+0xe8>)
 800387a:	f009 f983 	bl	800cb84 <puts>
				enter_menu_state();
 800387e:	f000 f9eb 	bl	8003c58 <enter_menu_state>
				break;
 8003882:	e04e      	b.n	8003922 <fsm_enter_state+0xde>
			case SETUP_MODE:
				printf("Entering Setup\r\n");
 8003884:	482a      	ldr	r0, [pc, #168]	; (8003930 <fsm_enter_state+0xec>)
 8003886:	f009 f97d 	bl	800cb84 <puts>
				enter_setup_state();
 800388a:	f000 fa11 	bl	8003cb0 <enter_setup_state>
				break;
 800388e:	e048      	b.n	8003922 <fsm_enter_state+0xde>
			case ENCODER_MODE:
				printf("Entering Encoder Mode\r\n");
 8003890:	4828      	ldr	r0, [pc, #160]	; (8003934 <fsm_enter_state+0xf0>)
 8003892:	f009 f977 	bl	800cb84 <puts>
				break;
 8003896:	e044      	b.n	8003922 <fsm_enter_state+0xde>
			case MOTOR_MODE:
				printf("Entering Motor Mode\r\n");
 8003898:	4827      	ldr	r0, [pc, #156]	; (8003938 <fsm_enter_state+0xf4>)
 800389a:	f009 f973 	bl	800cb84 <puts>
				enter_motor_mode();
 800389e:	f000 fefd 	bl	800469c <enter_motor_mode>
				break;
 80038a2:	e03e      	b.n	8003922 <fsm_enter_state+0xde>
			case ENCODER_CALIBRATE:
				printf("Entering Encoder Calibration Mode\r\n");
 80038a4:	4825      	ldr	r0, [pc, #148]	; (800393c <fsm_enter_state+0xf8>)
 80038a6:	f009 f96d 	bl	800cb84 <puts>
				/* zero out all calibrations before starting */

				comm_encoder_cal.done_cal = 0;
 80038aa:	4b25      	ldr	r3, [pc, #148]	; (8003940 <fsm_enter_state+0xfc>)
 80038ac:	2200      	movs	r2, #0
 80038ae:	f883 2022 	strb.w	r2, [r3, #34]	; 0x22
				comm_encoder_cal.done_ordering = 0;
 80038b2:	4b23      	ldr	r3, [pc, #140]	; (8003940 <fsm_enter_state+0xfc>)
 80038b4:	2200      	movs	r2, #0
 80038b6:	f883 2021 	strb.w	r2, [r3, #33]	; 0x21
				comm_encoder_cal.started = 0;
 80038ba:	4b21      	ldr	r3, [pc, #132]	; (8003940 <fsm_enter_state+0xfc>)
 80038bc:	2200      	movs	r2, #0
 80038be:	741a      	strb	r2, [r3, #16]
				comm_encoder.e_zero = 0;
 80038c0:	4b20      	ldr	r3, [pc, #128]	; (8003944 <fsm_enter_state+0x100>)
 80038c2:	2200      	movs	r2, #0
 80038c4:	f8c3 20d8 	str.w	r2, [r3, #216]	; 0xd8
				memset(&comm_encoder.offset_lut, 0, sizeof(comm_encoder.offset_lut));
 80038c8:	f44f 7200 	mov.w	r2, #512	; 0x200
 80038cc:	2100      	movs	r1, #0
 80038ce:	481e      	ldr	r0, [pc, #120]	; (8003948 <fsm_enter_state+0x104>)
 80038d0:	f008 fc60 	bl	800c194 <memset>
				drv_enable_gd(drv);
 80038d4:	4b1d      	ldr	r3, [pc, #116]	; (800394c <fsm_enter_state+0x108>)
 80038d6:	681a      	ldr	r2, [r3, #0]
 80038d8:	2100      	movs	r1, #0
 80038da:	4611      	mov	r1, r2
 80038dc:	889a      	ldrh	r2, [r3, #4]
 80038de:	2300      	movs	r3, #0
 80038e0:	f362 030f 	bfi	r3, r2, #0, #16
 80038e4:	4608      	mov	r0, r1
 80038e6:	4619      	mov	r1, r3
 80038e8:	f7fe fc61 	bl	80021ae <drv_enable_gd>
				GPIO_ENABLE;
 80038ec:	2201      	movs	r2, #1
 80038ee:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80038f2:	4817      	ldr	r0, [pc, #92]	; (8003950 <fsm_enter_state+0x10c>)
 80038f4:	f005 f8e4 	bl	8008ac0 <HAL_GPIO_WritePin>
				break;
 80038f8:	e013      	b.n	8003922 <fsm_enter_state+0xde>
			case HALL_CALIBRATE:
				printf("Entering Hall Calibration Mode\r\n");
 80038fa:	4816      	ldr	r0, [pc, #88]	; (8003954 <fsm_enter_state+0x110>)
 80038fc:	f009 f942 	bl	800cb84 <puts>
				controller.kp = 5.0f ;
 8003900:	4b15      	ldr	r3, [pc, #84]	; (8003958 <fsm_enter_state+0x114>)
 8003902:	4a16      	ldr	r2, [pc, #88]	; (800395c <fsm_enter_state+0x118>)
 8003904:	f8c3 20dc 	str.w	r2, [r3, #220]	; 0xdc
				controller.ki = 0.0f ;
 8003908:	4b13      	ldr	r3, [pc, #76]	; (8003958 <fsm_enter_state+0x114>)
 800390a:	f04f 0200 	mov.w	r2, #0
 800390e:	f8c3 20e0 	str.w	r2, [r3, #224]	; 0xe0
				controller.kd = 1.0f ;
 8003912:	4b11      	ldr	r3, [pc, #68]	; (8003958 <fsm_enter_state+0x114>)
 8003914:	f04f 527e 	mov.w	r2, #1065353216	; 0x3f800000
 8003918:	f8c3 20e4 	str.w	r2, [r3, #228]	; 0xe4
				enter_motor_mode();
 800391c:	f000 febe 	bl	800469c <enter_motor_mode>
				break;
 8003920:	bf00      	nop

		}
 }
 8003922:	bf00      	nop
 8003924:	3708      	adds	r7, #8
 8003926:	46bd      	mov	sp, r7
 8003928:	bd80      	pop	{r7, pc}
 800392a:	bf00      	nop
 800392c:	08010534 	.word	0x08010534
 8003930:	08010548 	.word	0x08010548
 8003934:	08010558 	.word	0x08010558
 8003938:	08010570 	.word	0x08010570
 800393c:	08010588 	.word	0x08010588
 8003940:	20000aa0 	.word	0x20000aa0
 8003944:	20000360 	.word	0x20000360
 8003948:	2000043c 	.word	0x2000043c
 800394c:	200093d0 	.word	0x200093d0
 8003950:	40020000 	.word	0x40020000
 8003954:	080105ac 	.word	0x080105ac
 8003958:	20000794 	.word	0x20000794
 800395c:	40a00000 	.word	0x40a00000

08003960 <fsm_exit_state>:

 void fsm_exit_state(FSMStruct * fsmstate){
 8003960:	b580      	push	{r7, lr}
 8003962:	b082      	sub	sp, #8
 8003964:	af00      	add	r7, sp, #0
 8003966:	6078      	str	r0, [r7, #4]
	 /* Called when exiting the current state
	  * Do necessary cleanup  */

		switch(fsmstate->state){
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	781b      	ldrb	r3, [r3, #0]
 800396c:	2b06      	cmp	r3, #6
 800396e:	d87c      	bhi.n	8003a6a <fsm_exit_state+0x10a>
 8003970:	a201      	add	r2, pc, #4	; (adr r2, 8003978 <fsm_exit_state+0x18>)
 8003972:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003976:	bf00      	nop
 8003978:	08003995 	.word	0x08003995
 800397c:	08003a39 	.word	0x08003a39
 8003980:	080039bf 	.word	0x080039bf
 8003984:	08003a6b 	.word	0x08003a6b
 8003988:	080039a3 	.word	0x080039a3
 800398c:	08003a07 	.word	0x08003a07
 8003990:	080039b1 	.word	0x080039b1
			case MENU_MODE:
				printf("Leaving Main Menu\r\n");
 8003994:	4837      	ldr	r0, [pc, #220]	; (8003a74 <fsm_exit_state+0x114>)
 8003996:	f009 f8f5 	bl	800cb84 <puts>
				fsmstate->ready = 1;
 800399a:	687b      	ldr	r3, [r7, #4]
 800399c:	2201      	movs	r2, #1
 800399e:	70da      	strb	r2, [r3, #3]
				break;
 80039a0:	e063      	b.n	8003a6a <fsm_exit_state+0x10a>
			case SETUP_MODE:
				printf("Leaving Setup Menu\r\n");
 80039a2:	4835      	ldr	r0, [pc, #212]	; (8003a78 <fsm_exit_state+0x118>)
 80039a4:	f009 f8ee 	bl	800cb84 <puts>
				fsmstate->ready = 1;
 80039a8:	687b      	ldr	r3, [r7, #4]
 80039aa:	2201      	movs	r2, #1
 80039ac:	70da      	strb	r2, [r3, #3]
				break;
 80039ae:	e05c      	b.n	8003a6a <fsm_exit_state+0x10a>
			case ENCODER_MODE:
				printf("Leaving Encoder Mode\r\n");
 80039b0:	4832      	ldr	r0, [pc, #200]	; (8003a7c <fsm_exit_state+0x11c>)
 80039b2:	f009 f8e7 	bl	800cb84 <puts>
				fsmstate->ready = 1;
 80039b6:	687b      	ldr	r3, [r7, #4]
 80039b8:	2201      	movs	r2, #1
 80039ba:	70da      	strb	r2, [r3, #3]
				break;
 80039bc:	e055      	b.n	8003a6a <fsm_exit_state+0x10a>
			case MOTOR_MODE:
				/* Don't stop commutating if there are high currents or FW happening */
				//if( (fabs(controller.i_q_filt)<1.0f) && (fabs(controller.i_d_filt)<1.0f) ){
				printf("Leaving Motor Mode\r\n");
 80039be:	4830      	ldr	r0, [pc, #192]	; (8003a80 <fsm_exit_state+0x120>)
 80039c0:	f009 f8e0 	bl	800cb84 <puts>
				fsmstate->ready = 1;
 80039c4:	687b      	ldr	r3, [r7, #4]
 80039c6:	2201      	movs	r2, #1
 80039c8:	70da      	strb	r2, [r3, #3]
				drv_disable_gd(drv);
 80039ca:	4b2e      	ldr	r3, [pc, #184]	; (8003a84 <fsm_exit_state+0x124>)
 80039cc:	681a      	ldr	r2, [r3, #0]
 80039ce:	2100      	movs	r1, #0
 80039d0:	4611      	mov	r1, r2
 80039d2:	889a      	ldrh	r2, [r3, #4]
 80039d4:	2300      	movs	r3, #0
 80039d6:	f362 030f 	bfi	r3, r2, #0, #16
 80039da:	4608      	mov	r0, r1
 80039dc:	4619      	mov	r1, r3
 80039de:	f7fe fc00 	bl	80021e2 <drv_disable_gd>
				reset_foc(&controller);
 80039e2:	4829      	ldr	r0, [pc, #164]	; (8003a88 <fsm_exit_state+0x128>)
 80039e4:	f7ff f9c0 	bl	8002d68 <reset_foc>
				GPIO_DISABLE;
 80039e8:	2200      	movs	r2, #0
 80039ea:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80039ee:	4827      	ldr	r0, [pc, #156]	; (8003a8c <fsm_exit_state+0x12c>)
 80039f0:	f005 f866 	bl	8008ac0 <HAL_GPIO_WritePin>
				LED_LOW;
 80039f4:	2200      	movs	r2, #0
 80039f6:	2120      	movs	r1, #32
 80039f8:	4825      	ldr	r0, [pc, #148]	; (8003a90 <fsm_exit_state+0x130>)
 80039fa:	f005 f861 	bl	8008ac0 <HAL_GPIO_WritePin>
				//}
				zero_commands(&controller);		// Set commands to zero
 80039fe:	4822      	ldr	r0, [pc, #136]	; (8003a88 <fsm_exit_state+0x128>)
 8003a00:	f7ff fde8 	bl	80035d4 <zero_commands>
				break;
 8003a04:	e031      	b.n	8003a6a <fsm_exit_state+0x10a>
			case ENCODER_CALIBRATE:
				printf("Exiting Encoder Calibration Mode\r\n");
 8003a06:	4823      	ldr	r0, [pc, #140]	; (8003a94 <fsm_exit_state+0x134>)
 8003a08:	f009 f8bc 	bl	800cb84 <puts>
				GPIO_DISABLE;
 8003a0c:	2200      	movs	r2, #0
 8003a0e:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8003a12:	481e      	ldr	r0, [pc, #120]	; (8003a8c <fsm_exit_state+0x12c>)
 8003a14:	f005 f854 	bl	8008ac0 <HAL_GPIO_WritePin>
				drv_disable_gd(drv);
 8003a18:	4b1a      	ldr	r3, [pc, #104]	; (8003a84 <fsm_exit_state+0x124>)
 8003a1a:	681a      	ldr	r2, [r3, #0]
 8003a1c:	2100      	movs	r1, #0
 8003a1e:	4611      	mov	r1, r2
 8003a20:	889a      	ldrh	r2, [r3, #4]
 8003a22:	2300      	movs	r3, #0
 8003a24:	f362 030f 	bfi	r3, r2, #0, #16
 8003a28:	4608      	mov	r0, r1
 8003a2a:	4619      	mov	r1, r3
 8003a2c:	f7fe fbd9 	bl	80021e2 <drv_disable_gd>
				//free(error_array);
				//free(lut_array);

				fsmstate->ready = 1;
 8003a30:	687b      	ldr	r3, [r7, #4]
 8003a32:	2201      	movs	r2, #1
 8003a34:	70da      	strb	r2, [r3, #3]
				break;
 8003a36:	e018      	b.n	8003a6a <fsm_exit_state+0x10a>
			case HALL_CALIBRATE:
				printf("Exiting Hall Calibration Mode\r\n");
 8003a38:	4817      	ldr	r0, [pc, #92]	; (8003a98 <fsm_exit_state+0x138>)
 8003a3a:	f009 f8a3 	bl	800cb84 <puts>
				GPIO_DISABLE;
 8003a3e:	2200      	movs	r2, #0
 8003a40:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8003a44:	4811      	ldr	r0, [pc, #68]	; (8003a8c <fsm_exit_state+0x12c>)
 8003a46:	f005 f83b 	bl	8008ac0 <HAL_GPIO_WritePin>
				drv_disable_gd(drv);
 8003a4a:	4b0e      	ldr	r3, [pc, #56]	; (8003a84 <fsm_exit_state+0x124>)
 8003a4c:	681a      	ldr	r2, [r3, #0]
 8003a4e:	2100      	movs	r1, #0
 8003a50:	4611      	mov	r1, r2
 8003a52:	889a      	ldrh	r2, [r3, #4]
 8003a54:	2300      	movs	r3, #0
 8003a56:	f362 030f 	bfi	r3, r2, #0, #16
 8003a5a:	4608      	mov	r0, r1
 8003a5c:	4619      	mov	r1, r3
 8003a5e:	f7fe fbc0 	bl	80021e2 <drv_disable_gd>
				fsmstate->ready = 1;
 8003a62:	687b      	ldr	r3, [r7, #4]
 8003a64:	2201      	movs	r2, #1
 8003a66:	70da      	strb	r2, [r3, #3]
				break;
 8003a68:	bf00      	nop
		}

 }
 8003a6a:	bf00      	nop
 8003a6c:	3708      	adds	r7, #8
 8003a6e:	46bd      	mov	sp, r7
 8003a70:	bd80      	pop	{r7, pc}
 8003a72:	bf00      	nop
 8003a74:	080105cc 	.word	0x080105cc
 8003a78:	080105e0 	.word	0x080105e0
 8003a7c:	080105f4 	.word	0x080105f4
 8003a80:	0801060c 	.word	0x0801060c
 8003a84:	200093d0 	.word	0x200093d0
 8003a88:	20000794 	.word	0x20000794
 8003a8c:	40020000 	.word	0x40020000
 8003a90:	40020800 	.word	0x40020800
 8003a94:	08010620 	.word	0x08010620
 8003a98:	08010644 	.word	0x08010644

08003a9c <update_fsm>:

 void update_fsm(FSMStruct * fsmstate, char fsm_input){
 8003a9c:	b580      	push	{r7, lr}
 8003a9e:	b086      	sub	sp, #24
 8003aa0:	af02      	add	r7, sp, #8
 8003aa2:	6078      	str	r0, [r7, #4]
 8003aa4:	460b      	mov	r3, r1
 8003aa6:	70fb      	strb	r3, [r7, #3]
	 /*update_fsm is only run when new state-change information is received
	  * on serial terminal input or CAN input
	  */
	if(fsm_input == MENU_CMD){	// escape to exit to rest mode
 8003aa8:	78fb      	ldrb	r3, [r7, #3]
 8003aaa:	2b1b      	cmp	r3, #27
 8003aac:	d106      	bne.n	8003abc <update_fsm+0x20>
		fsmstate->next_state = MENU_MODE;
 8003aae:	687b      	ldr	r3, [r7, #4]
 8003ab0:	2200      	movs	r2, #0
 8003ab2:	705a      	strb	r2, [r3, #1]
		fsmstate->ready = 0;
 8003ab4:	687b      	ldr	r3, [r7, #4]
 8003ab6:	2200      	movs	r2, #0
 8003ab8:	70da      	strb	r2, [r3, #3]
		return;
 8003aba:	e0c0      	b.n	8003c3e <update_fsm+0x1a2>
	}
	switch(fsmstate->state){
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	781b      	ldrb	r3, [r3, #0]
 8003ac0:	2b06      	cmp	r3, #6
 8003ac2:	f200 80bc 	bhi.w	8003c3e <update_fsm+0x1a2>
 8003ac6:	a201      	add	r2, pc, #4	; (adr r2, 8003acc <update_fsm+0x30>)
 8003ac8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003acc:	08003ae9 	.word	0x08003ae9
 8003ad0:	08003c3f 	.word	0x08003c3f
 8003ad4:	08003c3f 	.word	0x08003c3f
 8003ad8:	08003c3f 	.word	0x08003c3f
 8003adc:	08003c03 	.word	0x08003c03
 8003ae0:	08003c3f 	.word	0x08003c3f
 8003ae4:	08003c3f 	.word	0x08003c3f
		case MENU_MODE:
			switch (fsm_input){
 8003ae8:	78fb      	ldrb	r3, [r7, #3]
 8003aea:	3b63      	subs	r3, #99	; 0x63
 8003aec:	2b17      	cmp	r3, #23
 8003aee:	f200 80a5 	bhi.w	8003c3c <update_fsm+0x1a0>
 8003af2:	a201      	add	r2, pc, #4	; (adr r2, 8003af8 <update_fsm+0x5c>)
 8003af4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003af8:	08003b59 	.word	0x08003b59
 8003afc:	08003c3d 	.word	0x08003c3d
 8003b00:	08003b75 	.word	0x08003b75
 8003b04:	08003c3d 	.word	0x08003c3d
 8003b08:	08003c3d 	.word	0x08003c3d
 8003b0c:	08003bf3 	.word	0x08003bf3
 8003b10:	08003c3d 	.word	0x08003c3d
 8003b14:	08003c3d 	.word	0x08003c3d
 8003b18:	08003c3d 	.word	0x08003c3d
 8003b1c:	08003c3d 	.word	0x08003c3d
 8003b20:	08003b67 	.word	0x08003b67
 8003b24:	08003c3d 	.word	0x08003c3d
 8003b28:	08003c3d 	.word	0x08003c3d
 8003b2c:	08003c3d 	.word	0x08003c3d
 8003b30:	08003c3d 	.word	0x08003c3d
 8003b34:	08003c3d 	.word	0x08003c3d
 8003b38:	08003b83 	.word	0x08003b83
 8003b3c:	08003c3d 	.word	0x08003c3d
 8003b40:	08003c3d 	.word	0x08003c3d
 8003b44:	08003c3d 	.word	0x08003c3d
 8003b48:	08003c3d 	.word	0x08003c3d
 8003b4c:	08003c3d 	.word	0x08003c3d
 8003b50:	08003c3d 	.word	0x08003c3d
 8003b54:	08003b91 	.word	0x08003b91
				case ENCODER_CAL_CMD:
					fsmstate->next_state = ENCODER_CALIBRATE;
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	2205      	movs	r2, #5
 8003b5c:	705a      	strb	r2, [r3, #1]
					fsmstate->ready = 0;
 8003b5e:	687b      	ldr	r3, [r7, #4]
 8003b60:	2200      	movs	r2, #0
 8003b62:	70da      	strb	r2, [r3, #3]
					break;
 8003b64:	e04c      	b.n	8003c00 <update_fsm+0x164>
				case MOTOR_CMD:
					fsmstate->next_state = MOTOR_MODE;
 8003b66:	687b      	ldr	r3, [r7, #4]
 8003b68:	2202      	movs	r2, #2
 8003b6a:	705a      	strb	r2, [r3, #1]
					fsmstate->ready = 0;
 8003b6c:	687b      	ldr	r3, [r7, #4]
 8003b6e:	2200      	movs	r2, #0
 8003b70:	70da      	strb	r2, [r3, #3]
					break;
 8003b72:	e045      	b.n	8003c00 <update_fsm+0x164>
				case ENCODER_CMD:
					fsmstate->next_state = ENCODER_MODE;
 8003b74:	687b      	ldr	r3, [r7, #4]
 8003b76:	2206      	movs	r2, #6
 8003b78:	705a      	strb	r2, [r3, #1]
					fsmstate->ready = 0;
 8003b7a:	687b      	ldr	r3, [r7, #4]
 8003b7c:	2200      	movs	r2, #0
 8003b7e:	70da      	strb	r2, [r3, #3]
					break;
 8003b80:	e03e      	b.n	8003c00 <update_fsm+0x164>
				case SETUP_CMD:
					fsmstate->next_state = SETUP_MODE;
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	2204      	movs	r2, #4
 8003b86:	705a      	strb	r2, [r3, #1]
					fsmstate->ready = 0;
 8003b88:	687b      	ldr	r3, [r7, #4]
 8003b8a:	2200      	movs	r2, #0
 8003b8c:	70da      	strb	r2, [r3, #3]
					break;
 8003b8e:	e037      	b.n	8003c00 <update_fsm+0x164>
				case ZERO_CMD:
					comm_encoder.m_zero = 0;
 8003b90:	4b2c      	ldr	r3, [pc, #176]	; (8003c44 <update_fsm+0x1a8>)
 8003b92:	2200      	movs	r2, #0
 8003b94:	f8c3 20d4 	str.w	r2, [r3, #212]	; 0xd4
					ps_sample(&comm_encoder, DT);
 8003b98:	ed9f 0a2b 	vldr	s0, [pc, #172]	; 8003c48 <update_fsm+0x1ac>
 8003b9c:	4829      	ldr	r0, [pc, #164]	; (8003c44 <update_fsm+0x1a8>)
 8003b9e:	f001 fdd9 	bl	8005754 <ps_sample>
					int zero_count = comm_encoder.count;
 8003ba2:	4b28      	ldr	r3, [pc, #160]	; (8003c44 <update_fsm+0x1a8>)
 8003ba4:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8003ba6:	60fb      	str	r3, [r7, #12]
					M_ZERO = zero_count;
 8003ba8:	4a28      	ldr	r2, [pc, #160]	; (8003c4c <update_fsm+0x1b0>)
 8003baa:	68fb      	ldr	r3, [r7, #12]
 8003bac:	6113      	str	r3, [r2, #16]
					if (!preference_writer_ready(prefs)){ preference_writer_open(&prefs);}
 8003bae:	4b28      	ldr	r3, [pc, #160]	; (8003c50 <update_fsm+0x1b4>)
 8003bb0:	691a      	ldr	r2, [r3, #16]
 8003bb2:	9200      	str	r2, [sp, #0]
 8003bb4:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8003bb6:	f001 ffc7 	bl	8005b48 <preference_writer_ready>
 8003bba:	4603      	mov	r3, r0
 8003bbc:	f083 0301 	eor.w	r3, r3, #1
 8003bc0:	b2db      	uxtb	r3, r3
 8003bc2:	2b00      	cmp	r3, #0
 8003bc4:	d002      	beq.n	8003bcc <update_fsm+0x130>
 8003bc6:	4822      	ldr	r0, [pc, #136]	; (8003c50 <update_fsm+0x1b4>)
 8003bc8:	f001 ffaf 	bl	8005b2a <preference_writer_open>
					preference_writer_flush(&prefs);
 8003bcc:	4820      	ldr	r0, [pc, #128]	; (8003c50 <update_fsm+0x1b4>)
 8003bce:	f001 ffc9 	bl	8005b64 <preference_writer_flush>
					preference_writer_close(&prefs);
 8003bd2:	481f      	ldr	r0, [pc, #124]	; (8003c50 <update_fsm+0x1b4>)
 8003bd4:	f002 f844 	bl	8005c60 <preference_writer_close>
					preference_writer_load(prefs);
 8003bd8:	4b1d      	ldr	r3, [pc, #116]	; (8003c50 <update_fsm+0x1b4>)
 8003bda:	691a      	ldr	r2, [r3, #16]
 8003bdc:	9200      	str	r2, [sp, #0]
 8003bde:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8003be0:	f001 fffc 	bl	8005bdc <preference_writer_load>
					printf("\n\r  Saved new zero position:  %d\n\r\n\r", M_ZERO);
 8003be4:	4b19      	ldr	r3, [pc, #100]	; (8003c4c <update_fsm+0x1b0>)
 8003be6:	691b      	ldr	r3, [r3, #16]
 8003be8:	4619      	mov	r1, r3
 8003bea:	481a      	ldr	r0, [pc, #104]	; (8003c54 <update_fsm+0x1b8>)
 8003bec:	f008 ff44 	bl	800ca78 <iprintf>
					break;
 8003bf0:	e006      	b.n	8003c00 <update_fsm+0x164>
				case HALL_CAL_CMD:
					fsmstate->next_state = HALL_CALIBRATE;
 8003bf2:	687b      	ldr	r3, [r7, #4]
 8003bf4:	2201      	movs	r2, #1
 8003bf6:	705a      	strb	r2, [r3, #1]
					fsmstate->ready = 0;
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	2200      	movs	r2, #0
 8003bfc:	70da      	strb	r2, [r3, #3]
					break;
 8003bfe:	bf00      	nop
				}
			break;
 8003c00:	e01c      	b.n	8003c3c <update_fsm+0x1a0>
		case SETUP_MODE:
			if(fsm_input == ENTER_CMD){
 8003c02:	78fb      	ldrb	r3, [r7, #3]
 8003c04:	2b0d      	cmp	r3, #13
 8003c06:	d103      	bne.n	8003c10 <update_fsm+0x174>
				process_user_input(fsmstate);
 8003c08:	6878      	ldr	r0, [r7, #4]
 8003c0a:	f000 fa1f 	bl	800404c <process_user_input>
				break;
 8003c0e:	e016      	b.n	8003c3e <update_fsm+0x1a2>
			}
			if(fsmstate->bytecount == 0){fsmstate->cmd_id = fsm_input;}
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	7b1b      	ldrb	r3, [r3, #12]
 8003c14:	2b00      	cmp	r3, #0
 8003c16:	d103      	bne.n	8003c20 <update_fsm+0x184>
 8003c18:	687b      	ldr	r3, [r7, #4]
 8003c1a:	78fa      	ldrb	r2, [r7, #3]
 8003c1c:	735a      	strb	r2, [r3, #13]
 8003c1e:	e006      	b.n	8003c2e <update_fsm+0x192>
			else{
				fsmstate->cmd_buff[fsmstate->bytecount-1] = fsm_input;
 8003c20:	687b      	ldr	r3, [r7, #4]
 8003c22:	7b1b      	ldrb	r3, [r3, #12]
 8003c24:	3b01      	subs	r3, #1
 8003c26:	687a      	ldr	r2, [r7, #4]
 8003c28:	4413      	add	r3, r2
 8003c2a:	78fa      	ldrb	r2, [r7, #3]
 8003c2c:	711a      	strb	r2, [r3, #4]
				//fsmstate->bytecount = fsmstate->bytecount%(sizeof(fsmstate->cmd_buff)/sizeof(fsmstate->cmd_buff[0])); // reset when buffer is full
			}
			fsmstate->bytecount++;
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	7b1b      	ldrb	r3, [r3, #12]
 8003c32:	3301      	adds	r3, #1
 8003c34:	b2da      	uxtb	r2, r3
 8003c36:	687b      	ldr	r3, [r7, #4]
 8003c38:	731a      	strb	r2, [r3, #12]
			/* If enter is typed, process user input */

			break;
 8003c3a:	e000      	b.n	8003c3e <update_fsm+0x1a2>
			break;
 8003c3c:	bf00      	nop
			break;
		case MOTOR_MODE:
			break;
	}
	//printf("FSM State: %d  %d\r\n", fsmstate.state, fsmstate.state_change);
 }
 8003c3e:	3710      	adds	r7, #16
 8003c40:	46bd      	mov	sp, r7
 8003c42:	bd80      	pop	{r7, pc}
 8003c44:	20000360 	.word	0x20000360
 8003c48:	37d1b717 	.word	0x37d1b717
 8003c4c:	20008fac 	.word	0x20008fac
 8003c50:	20000680 	.word	0x20000680
 8003c54:	08010664 	.word	0x08010664

08003c58 <enter_menu_state>:


 void enter_menu_state(void){
 8003c58:	b580      	push	{r7, lr}
 8003c5a:	af00      	add	r7, sp, #0
	    //drv.disable_gd();
	    //reset_foc(&controller);
	    //gpio.enable->write(0);
	    printf("\n\r\n\r");
 8003c5c:	480c      	ldr	r0, [pc, #48]	; (8003c90 <enter_menu_state+0x38>)
 8003c5e:	f008 ff0b 	bl	800ca78 <iprintf>
	    printf(" Commands:\n\r");
 8003c62:	480c      	ldr	r0, [pc, #48]	; (8003c94 <enter_menu_state+0x3c>)
 8003c64:	f008 ff08 	bl	800ca78 <iprintf>
	    printf(" m - Motor Mode\n\r");
 8003c68:	480b      	ldr	r0, [pc, #44]	; (8003c98 <enter_menu_state+0x40>)
 8003c6a:	f008 ff05 	bl	800ca78 <iprintf>
	    printf(" c - Calibrate Encoder\n\r");
 8003c6e:	480b      	ldr	r0, [pc, #44]	; (8003c9c <enter_menu_state+0x44>)
 8003c70:	f008 ff02 	bl	800ca78 <iprintf>
	    printf(" s - Setup\n\r");
 8003c74:	480a      	ldr	r0, [pc, #40]	; (8003ca0 <enter_menu_state+0x48>)
 8003c76:	f008 feff 	bl	800ca78 <iprintf>
	    printf(" e - Display Encoder\n\r");
 8003c7a:	480a      	ldr	r0, [pc, #40]	; (8003ca4 <enter_menu_state+0x4c>)
 8003c7c:	f008 fefc 	bl	800ca78 <iprintf>
	    printf(" z - Set Zero Position\n\r");
 8003c80:	4809      	ldr	r0, [pc, #36]	; (8003ca8 <enter_menu_state+0x50>)
 8003c82:	f008 fef9 	bl	800ca78 <iprintf>
	    printf(" esc - Exit to Menu\n\r");
 8003c86:	4809      	ldr	r0, [pc, #36]	; (8003cac <enter_menu_state+0x54>)
 8003c88:	f008 fef6 	bl	800ca78 <iprintf>

	    //gpio.led->write(0);
 }
 8003c8c:	bf00      	nop
 8003c8e:	bd80      	pop	{r7, pc}
 8003c90:	0801068c 	.word	0x0801068c
 8003c94:	08010694 	.word	0x08010694
 8003c98:	080106a4 	.word	0x080106a4
 8003c9c:	080106b8 	.word	0x080106b8
 8003ca0:	080106d4 	.word	0x080106d4
 8003ca4:	080106e4 	.word	0x080106e4
 8003ca8:	080106fc 	.word	0x080106fc
 8003cac:	08010718 	.word	0x08010718

08003cb0 <enter_setup_state>:

 void enter_setup_state(void){
 8003cb0:	b580      	push	{r7, lr}
 8003cb2:	b084      	sub	sp, #16
 8003cb4:	af04      	add	r7, sp, #16
	    printf("\r\n Configuration Options \n\r");
 8003cb6:	4898      	ldr	r0, [pc, #608]	; (8003f18 <enter_setup_state+0x268>)
 8003cb8:	f008 fede 	bl	800ca78 <iprintf>
	    printf(" %-4s %-31s %-5s %-6s %-2s\r\n", "prefix", "parameter", "min", "max", "current value");
 8003cbc:	4b97      	ldr	r3, [pc, #604]	; (8003f1c <enter_setup_state+0x26c>)
 8003cbe:	9301      	str	r3, [sp, #4]
 8003cc0:	4b97      	ldr	r3, [pc, #604]	; (8003f20 <enter_setup_state+0x270>)
 8003cc2:	9300      	str	r3, [sp, #0]
 8003cc4:	4b97      	ldr	r3, [pc, #604]	; (8003f24 <enter_setup_state+0x274>)
 8003cc6:	4a98      	ldr	r2, [pc, #608]	; (8003f28 <enter_setup_state+0x278>)
 8003cc8:	4998      	ldr	r1, [pc, #608]	; (8003f2c <enter_setup_state+0x27c>)
 8003cca:	4899      	ldr	r0, [pc, #612]	; (8003f30 <enter_setup_state+0x280>)
 8003ccc:	f008 fed4 	bl	800ca78 <iprintf>
	    printf("\r\n Motor:\r\n");
 8003cd0:	4898      	ldr	r0, [pc, #608]	; (8003f34 <enter_setup_state+0x284>)
 8003cd2:	f008 ff57 	bl	800cb84 <puts>
	    printf(" %-4s %-31s %-5s %-6s %.3f\n\r", "g", "Gear Ratio",                                "0",   "-",      GR);
 8003cd6:	4b98      	ldr	r3, [pc, #608]	; (8003f38 <enter_setup_state+0x288>)
 8003cd8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003cda:	4618      	mov	r0, r3
 8003cdc:	f7fc fc54 	bl	8000588 <__aeabi_f2d>
 8003ce0:	4602      	mov	r2, r0
 8003ce2:	460b      	mov	r3, r1
 8003ce4:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8003ce8:	4b94      	ldr	r3, [pc, #592]	; (8003f3c <enter_setup_state+0x28c>)
 8003cea:	9300      	str	r3, [sp, #0]
 8003cec:	4b94      	ldr	r3, [pc, #592]	; (8003f40 <enter_setup_state+0x290>)
 8003cee:	4a95      	ldr	r2, [pc, #596]	; (8003f44 <enter_setup_state+0x294>)
 8003cf0:	4995      	ldr	r1, [pc, #596]	; (8003f48 <enter_setup_state+0x298>)
 8003cf2:	4896      	ldr	r0, [pc, #600]	; (8003f4c <enter_setup_state+0x29c>)
 8003cf4:	f008 fec0 	bl	800ca78 <iprintf>
	    printf(" %-4s %-31s %-5s %-6s %.5f\n\r", "t", "Torque Constant (N-m/A)",                   "0",   "-",      KT);
 8003cf8:	4b8f      	ldr	r3, [pc, #572]	; (8003f38 <enter_setup_state+0x288>)
 8003cfa:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003cfc:	4618      	mov	r0, r3
 8003cfe:	f7fc fc43 	bl	8000588 <__aeabi_f2d>
 8003d02:	4602      	mov	r2, r0
 8003d04:	460b      	mov	r3, r1
 8003d06:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8003d0a:	4b8c      	ldr	r3, [pc, #560]	; (8003f3c <enter_setup_state+0x28c>)
 8003d0c:	9300      	str	r3, [sp, #0]
 8003d0e:	4b8c      	ldr	r3, [pc, #560]	; (8003f40 <enter_setup_state+0x290>)
 8003d10:	4a8f      	ldr	r2, [pc, #572]	; (8003f50 <enter_setup_state+0x2a0>)
 8003d12:	4990      	ldr	r1, [pc, #576]	; (8003f54 <enter_setup_state+0x2a4>)
 8003d14:	4890      	ldr	r0, [pc, #576]	; (8003f58 <enter_setup_state+0x2a8>)
 8003d16:	f008 feaf 	bl	800ca78 <iprintf>
	    printf("\r\n Control:\r\n");
 8003d1a:	4890      	ldr	r0, [pc, #576]	; (8003f5c <enter_setup_state+0x2ac>)
 8003d1c:	f008 ff32 	bl	800cb84 <puts>
	    printf(" %-4s %-31s %-5s %-6s %.3f\n\r", "b", "Current Bandwidth (Hz)",                    "100", "2000",   I_BW);
 8003d20:	4b85      	ldr	r3, [pc, #532]	; (8003f38 <enter_setup_state+0x288>)
 8003d22:	689b      	ldr	r3, [r3, #8]
 8003d24:	4618      	mov	r0, r3
 8003d26:	f7fc fc2f 	bl	8000588 <__aeabi_f2d>
 8003d2a:	4602      	mov	r2, r0
 8003d2c:	460b      	mov	r3, r1
 8003d2e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8003d32:	4b8b      	ldr	r3, [pc, #556]	; (8003f60 <enter_setup_state+0x2b0>)
 8003d34:	9300      	str	r3, [sp, #0]
 8003d36:	4b8b      	ldr	r3, [pc, #556]	; (8003f64 <enter_setup_state+0x2b4>)
 8003d38:	4a8b      	ldr	r2, [pc, #556]	; (8003f68 <enter_setup_state+0x2b8>)
 8003d3a:	498c      	ldr	r1, [pc, #560]	; (8003f6c <enter_setup_state+0x2bc>)
 8003d3c:	4883      	ldr	r0, [pc, #524]	; (8003f4c <enter_setup_state+0x29c>)
 8003d3e:	f008 fe9b 	bl	800ca78 <iprintf>
	    printf(" %-4s %-31s %-5s %-6s %.3f\n\r", "l", "Current Limit (A)",                         "0.0", "75.0",   I_MAX);
 8003d42:	4b7d      	ldr	r3, [pc, #500]	; (8003f38 <enter_setup_state+0x288>)
 8003d44:	68db      	ldr	r3, [r3, #12]
 8003d46:	4618      	mov	r0, r3
 8003d48:	f7fc fc1e 	bl	8000588 <__aeabi_f2d>
 8003d4c:	4602      	mov	r2, r0
 8003d4e:	460b      	mov	r3, r1
 8003d50:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8003d54:	4b86      	ldr	r3, [pc, #536]	; (8003f70 <enter_setup_state+0x2c0>)
 8003d56:	9300      	str	r3, [sp, #0]
 8003d58:	4b86      	ldr	r3, [pc, #536]	; (8003f74 <enter_setup_state+0x2c4>)
 8003d5a:	4a87      	ldr	r2, [pc, #540]	; (8003f78 <enter_setup_state+0x2c8>)
 8003d5c:	4987      	ldr	r1, [pc, #540]	; (8003f7c <enter_setup_state+0x2cc>)
 8003d5e:	487b      	ldr	r0, [pc, #492]	; (8003f4c <enter_setup_state+0x29c>)
 8003d60:	f008 fe8a 	bl	800ca78 <iprintf>
	    printf(" %-4s %-31s %-5s %-6s %.3f\n\r", "p", "Max Position Setpoint (rad)",               "-",   "-",      P_MAX);
 8003d64:	4b74      	ldr	r3, [pc, #464]	; (8003f38 <enter_setup_state+0x288>)
 8003d66:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003d68:	4618      	mov	r0, r3
 8003d6a:	f7fc fc0d 	bl	8000588 <__aeabi_f2d>
 8003d6e:	4602      	mov	r2, r0
 8003d70:	460b      	mov	r3, r1
 8003d72:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8003d76:	4b71      	ldr	r3, [pc, #452]	; (8003f3c <enter_setup_state+0x28c>)
 8003d78:	9300      	str	r3, [sp, #0]
 8003d7a:	4b70      	ldr	r3, [pc, #448]	; (8003f3c <enter_setup_state+0x28c>)
 8003d7c:	4a80      	ldr	r2, [pc, #512]	; (8003f80 <enter_setup_state+0x2d0>)
 8003d7e:	4981      	ldr	r1, [pc, #516]	; (8003f84 <enter_setup_state+0x2d4>)
 8003d80:	4872      	ldr	r0, [pc, #456]	; (8003f4c <enter_setup_state+0x29c>)
 8003d82:	f008 fe79 	bl	800ca78 <iprintf>
	    printf(" %-4s %-31s %-5s %-6s %.3f\n\r", "v", "Max Velocity Setpoint (rad)/s",             "-",   "-",      V_MAX);
 8003d86:	4b6c      	ldr	r3, [pc, #432]	; (8003f38 <enter_setup_state+0x288>)
 8003d88:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003d8a:	4618      	mov	r0, r3
 8003d8c:	f7fc fbfc 	bl	8000588 <__aeabi_f2d>
 8003d90:	4602      	mov	r2, r0
 8003d92:	460b      	mov	r3, r1
 8003d94:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8003d98:	4b68      	ldr	r3, [pc, #416]	; (8003f3c <enter_setup_state+0x28c>)
 8003d9a:	9300      	str	r3, [sp, #0]
 8003d9c:	4b67      	ldr	r3, [pc, #412]	; (8003f3c <enter_setup_state+0x28c>)
 8003d9e:	4a7a      	ldr	r2, [pc, #488]	; (8003f88 <enter_setup_state+0x2d8>)
 8003da0:	497a      	ldr	r1, [pc, #488]	; (8003f8c <enter_setup_state+0x2dc>)
 8003da2:	486a      	ldr	r0, [pc, #424]	; (8003f4c <enter_setup_state+0x29c>)
 8003da4:	f008 fe68 	bl	800ca78 <iprintf>
	    printf(" %-4s %-31s %-5s %-6s %.3f\n\r", "k", "Max Gain for Position (N-m/rad)",           "0.0", "1000.0", KP_MAX);
 8003da8:	4b63      	ldr	r3, [pc, #396]	; (8003f38 <enter_setup_state+0x288>)
 8003daa:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003dac:	4618      	mov	r0, r3
 8003dae:	f7fc fbeb 	bl	8000588 <__aeabi_f2d>
 8003db2:	4602      	mov	r2, r0
 8003db4:	460b      	mov	r3, r1
 8003db6:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8003dba:	4b75      	ldr	r3, [pc, #468]	; (8003f90 <enter_setup_state+0x2e0>)
 8003dbc:	9300      	str	r3, [sp, #0]
 8003dbe:	4b6d      	ldr	r3, [pc, #436]	; (8003f74 <enter_setup_state+0x2c4>)
 8003dc0:	4a74      	ldr	r2, [pc, #464]	; (8003f94 <enter_setup_state+0x2e4>)
 8003dc2:	4975      	ldr	r1, [pc, #468]	; (8003f98 <enter_setup_state+0x2e8>)
 8003dc4:	4861      	ldr	r0, [pc, #388]	; (8003f4c <enter_setup_state+0x29c>)
 8003dc6:	f008 fe57 	bl	800ca78 <iprintf>
	    printf(" %-4s %-31s %-5s %-6s %.3f\n\r", "i", "Max Integral Gain for Position (N-m*s/rad)","0.0", "10.0",   KI_MAX);
 8003dca:	4b5b      	ldr	r3, [pc, #364]	; (8003f38 <enter_setup_state+0x288>)
 8003dcc:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8003dce:	4618      	mov	r0, r3
 8003dd0:	f7fc fbda 	bl	8000588 <__aeabi_f2d>
 8003dd4:	4602      	mov	r2, r0
 8003dd6:	460b      	mov	r3, r1
 8003dd8:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8003ddc:	4b6f      	ldr	r3, [pc, #444]	; (8003f9c <enter_setup_state+0x2ec>)
 8003dde:	9300      	str	r3, [sp, #0]
 8003de0:	4b64      	ldr	r3, [pc, #400]	; (8003f74 <enter_setup_state+0x2c4>)
 8003de2:	4a6f      	ldr	r2, [pc, #444]	; (8003fa0 <enter_setup_state+0x2f0>)
 8003de4:	496f      	ldr	r1, [pc, #444]	; (8003fa4 <enter_setup_state+0x2f4>)
 8003de6:	4859      	ldr	r0, [pc, #356]	; (8003f4c <enter_setup_state+0x29c>)
 8003de8:	f008 fe46 	bl	800ca78 <iprintf>
	    printf(" %-4s %-31s %-5s %-6s %.3f\n\r", "d", "Max Gain for Velocity (N-m/rad/s)",         "0.0", "5.0",    KD_MAX);
 8003dec:	4b52      	ldr	r3, [pc, #328]	; (8003f38 <enter_setup_state+0x288>)
 8003dee:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8003df0:	4618      	mov	r0, r3
 8003df2:	f7fc fbc9 	bl	8000588 <__aeabi_f2d>
 8003df6:	4602      	mov	r2, r0
 8003df8:	460b      	mov	r3, r1
 8003dfa:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8003dfe:	4b6a      	ldr	r3, [pc, #424]	; (8003fa8 <enter_setup_state+0x2f8>)
 8003e00:	9300      	str	r3, [sp, #0]
 8003e02:	4b5c      	ldr	r3, [pc, #368]	; (8003f74 <enter_setup_state+0x2c4>)
 8003e04:	4a69      	ldr	r2, [pc, #420]	; (8003fac <enter_setup_state+0x2fc>)
 8003e06:	496a      	ldr	r1, [pc, #424]	; (8003fb0 <enter_setup_state+0x300>)
 8003e08:	4850      	ldr	r0, [pc, #320]	; (8003f4c <enter_setup_state+0x29c>)
 8003e0a:	f008 fe35 	bl	800ca78 <iprintf>
	    printf(" %-4s %-31s %-5s %-6s %.3f\n\r", "f", "FW Current Limit (A)",                      "0.0", "33.0",   I_FW_MAX);
 8003e0e:	4b4a      	ldr	r3, [pc, #296]	; (8003f38 <enter_setup_state+0x288>)
 8003e10:	699b      	ldr	r3, [r3, #24]
 8003e12:	4618      	mov	r0, r3
 8003e14:	f7fc fbb8 	bl	8000588 <__aeabi_f2d>
 8003e18:	4602      	mov	r2, r0
 8003e1a:	460b      	mov	r3, r1
 8003e1c:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8003e20:	4b64      	ldr	r3, [pc, #400]	; (8003fb4 <enter_setup_state+0x304>)
 8003e22:	9300      	str	r3, [sp, #0]
 8003e24:	4b53      	ldr	r3, [pc, #332]	; (8003f74 <enter_setup_state+0x2c4>)
 8003e26:	4a64      	ldr	r2, [pc, #400]	; (8003fb8 <enter_setup_state+0x308>)
 8003e28:	4964      	ldr	r1, [pc, #400]	; (8003fbc <enter_setup_state+0x30c>)
 8003e2a:	4848      	ldr	r0, [pc, #288]	; (8003f4c <enter_setup_state+0x29c>)
 8003e2c:	f008 fe24 	bl	800ca78 <iprintf>
//	    printf(" %-4s %-31s %-5s %-6s %.1f\n\r", "h", "Temp Cutoff (C) (0 = none)",                "0",   "150",    TEMP_MAX);
	    printf(" %-4s %-31s %-5s %-6s %.3f\n\r", "c", "Continuous Current (A)",                    "0.0", "40.0",   I_MAX_CONT);
 8003e30:	4b41      	ldr	r3, [pc, #260]	; (8003f38 <enter_setup_state+0x288>)
 8003e32:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003e34:	4618      	mov	r0, r3
 8003e36:	f7fc fba7 	bl	8000588 <__aeabi_f2d>
 8003e3a:	4602      	mov	r2, r0
 8003e3c:	460b      	mov	r3, r1
 8003e3e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8003e42:	4b5f      	ldr	r3, [pc, #380]	; (8003fc0 <enter_setup_state+0x310>)
 8003e44:	9300      	str	r3, [sp, #0]
 8003e46:	4b4b      	ldr	r3, [pc, #300]	; (8003f74 <enter_setup_state+0x2c4>)
 8003e48:	4a5e      	ldr	r2, [pc, #376]	; (8003fc4 <enter_setup_state+0x314>)
 8003e4a:	495f      	ldr	r1, [pc, #380]	; (8003fc8 <enter_setup_state+0x318>)
 8003e4c:	483f      	ldr	r0, [pc, #252]	; (8003f4c <enter_setup_state+0x29c>)
 8003e4e:	f008 fe13 	bl	800ca78 <iprintf>
	    printf(" %-4s %-31s %-5s %-6s %.3f\n\r", "a", "Calibration Current (A)",                   "0.0", "20.0",   I_CAL);
 8003e52:	4b39      	ldr	r3, [pc, #228]	; (8003f38 <enter_setup_state+0x288>)
 8003e54:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8003e56:	4618      	mov	r0, r3
 8003e58:	f7fc fb96 	bl	8000588 <__aeabi_f2d>
 8003e5c:	4602      	mov	r2, r0
 8003e5e:	460b      	mov	r3, r1
 8003e60:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8003e64:	4b59      	ldr	r3, [pc, #356]	; (8003fcc <enter_setup_state+0x31c>)
 8003e66:	9300      	str	r3, [sp, #0]
 8003e68:	4b42      	ldr	r3, [pc, #264]	; (8003f74 <enter_setup_state+0x2c4>)
 8003e6a:	4a59      	ldr	r2, [pc, #356]	; (8003fd0 <enter_setup_state+0x320>)
 8003e6c:	4959      	ldr	r1, [pc, #356]	; (8003fd4 <enter_setup_state+0x324>)
 8003e6e:	4837      	ldr	r0, [pc, #220]	; (8003f4c <enter_setup_state+0x29c>)
 8003e70:	f008 fe02 	bl	800ca78 <iprintf>
		printf(" %-4s %-31s %-5s %-6s %d\n\r",   "r", "Hall Calibration Direction",                "-1",  "1",      HALL_CAL_DIR);
 8003e74:	4b58      	ldr	r3, [pc, #352]	; (8003fd8 <enter_setup_state+0x328>)
 8003e76:	699b      	ldr	r3, [r3, #24]
 8003e78:	9301      	str	r3, [sp, #4]
 8003e7a:	4b58      	ldr	r3, [pc, #352]	; (8003fdc <enter_setup_state+0x32c>)
 8003e7c:	9300      	str	r3, [sp, #0]
 8003e7e:	4b58      	ldr	r3, [pc, #352]	; (8003fe0 <enter_setup_state+0x330>)
 8003e80:	4a58      	ldr	r2, [pc, #352]	; (8003fe4 <enter_setup_state+0x334>)
 8003e82:	4959      	ldr	r1, [pc, #356]	; (8003fe8 <enter_setup_state+0x338>)
 8003e84:	4859      	ldr	r0, [pc, #356]	; (8003fec <enter_setup_state+0x33c>)
 8003e86:	f008 fdf7 	bl	800ca78 <iprintf>
		printf(" %-4s %-31s %-5s %-6s %.1f\n\r", "e", "Hall Calibration offset",                   "0.0", "143.0",  HALL_CAL_OFFSET);
 8003e8a:	4b2b      	ldr	r3, [pc, #172]	; (8003f38 <enter_setup_state+0x288>)
 8003e8c:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8003e8e:	4618      	mov	r0, r3
 8003e90:	f7fc fb7a 	bl	8000588 <__aeabi_f2d>
 8003e94:	4602      	mov	r2, r0
 8003e96:	460b      	mov	r3, r1
 8003e98:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8003e9c:	4b54      	ldr	r3, [pc, #336]	; (8003ff0 <enter_setup_state+0x340>)
 8003e9e:	9300      	str	r3, [sp, #0]
 8003ea0:	4b34      	ldr	r3, [pc, #208]	; (8003f74 <enter_setup_state+0x2c4>)
 8003ea2:	4a54      	ldr	r2, [pc, #336]	; (8003ff4 <enter_setup_state+0x344>)
 8003ea4:	4954      	ldr	r1, [pc, #336]	; (8003ff8 <enter_setup_state+0x348>)
 8003ea6:	4855      	ldr	r0, [pc, #340]	; (8003ffc <enter_setup_state+0x34c>)
 8003ea8:	f008 fde6 	bl	800ca78 <iprintf>
		printf(" %-4s %-31s %-5s %-6s %.1f\n\r", "s", "Hall Calibration Speed",                    "0.0", "10.0",   HALL_CAL_SPEED);
 8003eac:	4b22      	ldr	r3, [pc, #136]	; (8003f38 <enter_setup_state+0x288>)
 8003eae:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8003eb0:	4618      	mov	r0, r3
 8003eb2:	f7fc fb69 	bl	8000588 <__aeabi_f2d>
 8003eb6:	4602      	mov	r2, r0
 8003eb8:	460b      	mov	r3, r1
 8003eba:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8003ebe:	4b37      	ldr	r3, [pc, #220]	; (8003f9c <enter_setup_state+0x2ec>)
 8003ec0:	9300      	str	r3, [sp, #0]
 8003ec2:	4b2c      	ldr	r3, [pc, #176]	; (8003f74 <enter_setup_state+0x2c4>)
 8003ec4:	4a4e      	ldr	r2, [pc, #312]	; (8004000 <enter_setup_state+0x350>)
 8003ec6:	494f      	ldr	r1, [pc, #316]	; (8004004 <enter_setup_state+0x354>)
 8003ec8:	484c      	ldr	r0, [pc, #304]	; (8003ffc <enter_setup_state+0x34c>)
 8003eca:	f008 fdd5 	bl	800ca78 <iprintf>
	    printf("\r\n CAN:\r\n");
 8003ece:	484e      	ldr	r0, [pc, #312]	; (8004008 <enter_setup_state+0x358>)
 8003ed0:	f008 fe58 	bl	800cb84 <puts>
	    printf(" %-4s %-31s %-5s %-6s %-5i\n\r", "n", "CAN ID",                                    "0",   "127",    CAN_ID);
 8003ed4:	4b40      	ldr	r3, [pc, #256]	; (8003fd8 <enter_setup_state+0x328>)
 8003ed6:	685b      	ldr	r3, [r3, #4]
 8003ed8:	9301      	str	r3, [sp, #4]
 8003eda:	4b4c      	ldr	r3, [pc, #304]	; (800400c <enter_setup_state+0x35c>)
 8003edc:	9300      	str	r3, [sp, #0]
 8003ede:	4b18      	ldr	r3, [pc, #96]	; (8003f40 <enter_setup_state+0x290>)
 8003ee0:	4a4b      	ldr	r2, [pc, #300]	; (8004010 <enter_setup_state+0x360>)
 8003ee2:	494c      	ldr	r1, [pc, #304]	; (8004014 <enter_setup_state+0x364>)
 8003ee4:	484c      	ldr	r0, [pc, #304]	; (8004018 <enter_setup_state+0x368>)
 8003ee6:	f008 fdc7 	bl	800ca78 <iprintf>
	    printf(" %-4s %-31s %-5s %-6s %-5i\n\r", "m", "CAN TX ID",                                 "0",   "127",    CAN_MASTER);
 8003eea:	4b3b      	ldr	r3, [pc, #236]	; (8003fd8 <enter_setup_state+0x328>)
 8003eec:	689b      	ldr	r3, [r3, #8]
 8003eee:	9301      	str	r3, [sp, #4]
 8003ef0:	4b46      	ldr	r3, [pc, #280]	; (800400c <enter_setup_state+0x35c>)
 8003ef2:	9300      	str	r3, [sp, #0]
 8003ef4:	4b12      	ldr	r3, [pc, #72]	; (8003f40 <enter_setup_state+0x290>)
 8003ef6:	4a49      	ldr	r2, [pc, #292]	; (800401c <enter_setup_state+0x36c>)
 8003ef8:	4949      	ldr	r1, [pc, #292]	; (8004020 <enter_setup_state+0x370>)
 8003efa:	4847      	ldr	r0, [pc, #284]	; (8004018 <enter_setup_state+0x368>)
 8003efc:	f008 fdbc 	bl	800ca78 <iprintf>
	    printf(" %-4s %-31s %-5s %-6s %d\n\r",   "o", "CAN Timeout (cycles)(0 = none)",            "0",   "100000", CAN_TIMEOUT);
 8003f00:	4b35      	ldr	r3, [pc, #212]	; (8003fd8 <enter_setup_state+0x328>)
 8003f02:	68db      	ldr	r3, [r3, #12]
 8003f04:	9301      	str	r3, [sp, #4]
 8003f06:	4b47      	ldr	r3, [pc, #284]	; (8004024 <enter_setup_state+0x374>)
 8003f08:	9300      	str	r3, [sp, #0]
 8003f0a:	4b0d      	ldr	r3, [pc, #52]	; (8003f40 <enter_setup_state+0x290>)
 8003f0c:	4a46      	ldr	r2, [pc, #280]	; (8004028 <enter_setup_state+0x378>)
 8003f0e:	4947      	ldr	r1, [pc, #284]	; (800402c <enter_setup_state+0x37c>)
 8003f10:	4836      	ldr	r0, [pc, #216]	; (8003fec <enter_setup_state+0x33c>)
 8003f12:	f008 fdb1 	bl	800ca78 <iprintf>
 8003f16:	e08b      	b.n	8004030 <enter_setup_state+0x380>
 8003f18:	08010730 	.word	0x08010730
 8003f1c:	08010784 	.word	0x08010784
 8003f20:	08010794 	.word	0x08010794
 8003f24:	0801074c 	.word	0x0801074c
 8003f28:	08010750 	.word	0x08010750
 8003f2c:	0801075c 	.word	0x0801075c
 8003f30:	08010764 	.word	0x08010764
 8003f34:	08010798 	.word	0x08010798
 8003f38:	20000694 	.word	0x20000694
 8003f3c:	080107d8 	.word	0x080107d8
 8003f40:	080107a4 	.word	0x080107a4
 8003f44:	080107a8 	.word	0x080107a8
 8003f48:	080107b4 	.word	0x080107b4
 8003f4c:	080107b8 	.word	0x080107b8
 8003f50:	080107dc 	.word	0x080107dc
 8003f54:	080107f4 	.word	0x080107f4
 8003f58:	080107f8 	.word	0x080107f8
 8003f5c:	08010818 	.word	0x08010818
 8003f60:	08010848 	.word	0x08010848
 8003f64:	08010828 	.word	0x08010828
 8003f68:	0801082c 	.word	0x0801082c
 8003f6c:	08010844 	.word	0x08010844
 8003f70:	0801086c 	.word	0x0801086c
 8003f74:	08010850 	.word	0x08010850
 8003f78:	08010854 	.word	0x08010854
 8003f7c:	08010868 	.word	0x08010868
 8003f80:	08010874 	.word	0x08010874
 8003f84:	08010890 	.word	0x08010890
 8003f88:	08010894 	.word	0x08010894
 8003f8c:	080108b4 	.word	0x080108b4
 8003f90:	080108dc 	.word	0x080108dc
 8003f94:	080108b8 	.word	0x080108b8
 8003f98:	080108d8 	.word	0x080108d8
 8003f9c:	08010914 	.word	0x08010914
 8003fa0:	080108e4 	.word	0x080108e4
 8003fa4:	08010910 	.word	0x08010910
 8003fa8:	08010944 	.word	0x08010944
 8003fac:	0801091c 	.word	0x0801091c
 8003fb0:	08010940 	.word	0x08010940
 8003fb4:	08010964 	.word	0x08010964
 8003fb8:	08010948 	.word	0x08010948
 8003fbc:	08010960 	.word	0x08010960
 8003fc0:	08010988 	.word	0x08010988
 8003fc4:	0801096c 	.word	0x0801096c
 8003fc8:	08010984 	.word	0x08010984
 8003fcc:	080109ac 	.word	0x080109ac
 8003fd0:	08010990 	.word	0x08010990
 8003fd4:	080109a8 	.word	0x080109a8
 8003fd8:	20008fac 	.word	0x20008fac
 8003fdc:	080109f4 	.word	0x080109f4
 8003fe0:	080109b4 	.word	0x080109b4
 8003fe4:	080109b8 	.word	0x080109b8
 8003fe8:	080109d4 	.word	0x080109d4
 8003fec:	080109d8 	.word	0x080109d8
 8003ff0:	08010a34 	.word	0x08010a34
 8003ff4:	080109f8 	.word	0x080109f8
 8003ff8:	08010a10 	.word	0x08010a10
 8003ffc:	08010a14 	.word	0x08010a14
 8004000:	08010a3c 	.word	0x08010a3c
 8004004:	08010a54 	.word	0x08010a54
 8004008:	08010a58 	.word	0x08010a58
 800400c:	08010a90 	.word	0x08010a90
 8004010:	08010a64 	.word	0x08010a64
 8004014:	08010a6c 	.word	0x08010a6c
 8004018:	08010a70 	.word	0x08010a70
 800401c:	08010a94 	.word	0x08010a94
 8004020:	08010aa0 	.word	0x08010aa0
 8004024:	08010ac8 	.word	0x08010ac8
 8004028:	08010aa4 	.word	0x08010aa4
 800402c:	08010ac4 	.word	0x08010ac4
	    printf(" \n\r To change a value, type 'prefix''value''ENTER'\n\r e.g. 'b1000''ENTER'\r\n ");
 8004030:	4804      	ldr	r0, [pc, #16]	; (8004044 <enter_setup_state+0x394>)
 8004032:	f008 fd21 	bl	800ca78 <iprintf>
	    printf("VALUES NOT ACTIVE UNTIL POWER CYCLE! \n\r\n\r");
 8004036:	4804      	ldr	r0, [pc, #16]	; (8004048 <enter_setup_state+0x398>)
 8004038:	f008 fd1e 	bl	800ca78 <iprintf>
 }
 800403c:	bf00      	nop
 800403e:	46bd      	mov	sp, r7
 8004040:	bd80      	pop	{r7, pc}
 8004042:	bf00      	nop
 8004044:	08010ad0 	.word	0x08010ad0
 8004048:	08010b1c 	.word	0x08010b1c

0800404c <process_user_input>:

 void process_user_input(FSMStruct * fsmstate){
 800404c:	b580      	push	{r7, lr}
 800404e:	b084      	sub	sp, #16
 8004050:	af02      	add	r7, sp, #8
 8004052:	6078      	str	r0, [r7, #4]
	 /* Collects user input from serial (maybe eventually CAN) and updates settings */

	 switch (fsmstate->cmd_id){
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	7b5b      	ldrb	r3, [r3, #13]
 8004058:	3b61      	subs	r3, #97	; 0x61
 800405a:	2b15      	cmp	r3, #21
 800405c:	f200 82ce 	bhi.w	80045fc <process_user_input+0x5b0>
 8004060:	a201      	add	r2, pc, #4	; (adr r2, 8004068 <process_user_input+0x1c>)
 8004062:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004066:	bf00      	nop
 8004068:	08004455 	.word	0x08004455
 800406c:	08004149 	.word	0x08004149
 8004070:	080043b1 	.word	0x080043b1
 8004074:	08004319 	.word	0x08004319
 8004078:	080044fb 	.word	0x080044fb
 800407c:	0800435d 	.word	0x0800435d
 8004080:	080040c1 	.word	0x080040c1
 8004084:	080045fd 	.word	0x080045fd
 8004088:	080042d5 	.word	0x080042d5
 800408c:	080045fd 	.word	0x080045fd
 8004090:	08004291 	.word	0x08004291
 8004094:	0800419d 	.word	0x0800419d
 8004098:	080045c1 	.word	0x080045c1
 800409c:	080045a3 	.word	0x080045a3
 80040a0:	080045df 	.word	0x080045df
 80040a4:	080041f1 	.word	0x080041f1
 80040a8:	080045fd 	.word	0x080045fd
 80040ac:	080044a9 	.word	0x080044a9
 80040b0:	0800454f 	.word	0x0800454f
 80040b4:	08004105 	.word	0x08004105
 80040b8:	080045fd 	.word	0x080045fd
 80040bc:	0800423d 	.word	0x0800423d
		 case 'g':
			 GR = fmaxf(atof(fsmstate->cmd_buff), .001f);	// Limit prevents divide by zero if user tries to enter zero
 80040c0:	687b      	ldr	r3, [r7, #4]
 80040c2:	3304      	adds	r3, #4
 80040c4:	4618      	mov	r0, r3
 80040c6:	f008 f825 	bl	800c114 <atof>
 80040ca:	ec53 2b10 	vmov	r2, r3, d0
 80040ce:	4610      	mov	r0, r2
 80040d0:	4619      	mov	r1, r3
 80040d2:	f7fc fda9 	bl	8000c28 <__aeabi_d2f>
 80040d6:	4603      	mov	r3, r0
 80040d8:	eddf 0aca 	vldr	s1, [pc, #808]	; 8004404 <process_user_input+0x3b8>
 80040dc:	ee00 3a10 	vmov	s0, r3
 80040e0:	f007 fcf6 	bl	800bad0 <fmaxf>
 80040e4:	eef0 7a40 	vmov.f32	s15, s0
 80040e8:	4bc7      	ldr	r3, [pc, #796]	; (8004408 <process_user_input+0x3bc>)
 80040ea:	edc3 7a11 	vstr	s15, [r3, #68]	; 0x44
			 printf("GR set to %f\r\n", GR);
 80040ee:	4bc6      	ldr	r3, [pc, #792]	; (8004408 <process_user_input+0x3bc>)
 80040f0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80040f2:	4618      	mov	r0, r3
 80040f4:	f7fc fa48 	bl	8000588 <__aeabi_f2d>
 80040f8:	4602      	mov	r2, r0
 80040fa:	460b      	mov	r3, r1
 80040fc:	48c3      	ldr	r0, [pc, #780]	; (800440c <process_user_input+0x3c0>)
 80040fe:	f008 fcbb 	bl	800ca78 <iprintf>
			 break;
 8004102:	e282      	b.n	800460a <process_user_input+0x5be>
		 case 't':
			 KT = fmaxf(atof(fsmstate->cmd_buff), 0.0001f);	// Limit prevents divide by zero.  Seems like a reasonable LB?
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	3304      	adds	r3, #4
 8004108:	4618      	mov	r0, r3
 800410a:	f008 f803 	bl	800c114 <atof>
 800410e:	ec53 2b10 	vmov	r2, r3, d0
 8004112:	4610      	mov	r0, r2
 8004114:	4619      	mov	r1, r3
 8004116:	f7fc fd87 	bl	8000c28 <__aeabi_d2f>
 800411a:	4603      	mov	r3, r0
 800411c:	eddf 0abc 	vldr	s1, [pc, #752]	; 8004410 <process_user_input+0x3c4>
 8004120:	ee00 3a10 	vmov	s0, r3
 8004124:	f007 fcd4 	bl	800bad0 <fmaxf>
 8004128:	eef0 7a40 	vmov.f32	s15, s0
 800412c:	4bb6      	ldr	r3, [pc, #728]	; (8004408 <process_user_input+0x3bc>)
 800412e:	edc3 7a0e 	vstr	s15, [r3, #56]	; 0x38
			 printf("KT set to %f\r\n", KT);
 8004132:	4bb5      	ldr	r3, [pc, #724]	; (8004408 <process_user_input+0x3bc>)
 8004134:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004136:	4618      	mov	r0, r3
 8004138:	f7fc fa26 	bl	8000588 <__aeabi_f2d>
 800413c:	4602      	mov	r2, r0
 800413e:	460b      	mov	r3, r1
 8004140:	48b4      	ldr	r0, [pc, #720]	; (8004414 <process_user_input+0x3c8>)
 8004142:	f008 fc99 	bl	800ca78 <iprintf>
			 break;
 8004146:	e260      	b.n	800460a <process_user_input+0x5be>
		 case 'b':
			 I_BW = fmaxf(fminf(atof(fsmstate->cmd_buff), 2000.0f), 100.0f);
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	3304      	adds	r3, #4
 800414c:	4618      	mov	r0, r3
 800414e:	f007 ffe1 	bl	800c114 <atof>
 8004152:	ec53 2b10 	vmov	r2, r3, d0
 8004156:	4610      	mov	r0, r2
 8004158:	4619      	mov	r1, r3
 800415a:	f7fc fd65 	bl	8000c28 <__aeabi_d2f>
 800415e:	4603      	mov	r3, r0
 8004160:	eddf 0aad 	vldr	s1, [pc, #692]	; 8004418 <process_user_input+0x3cc>
 8004164:	ee00 3a10 	vmov	s0, r3
 8004168:	f007 fccd 	bl	800bb06 <fminf>
 800416c:	eef0 7a40 	vmov.f32	s15, s0
 8004170:	eddf 0aaa 	vldr	s1, [pc, #680]	; 800441c <process_user_input+0x3d0>
 8004174:	eeb0 0a67 	vmov.f32	s0, s15
 8004178:	f007 fcaa 	bl	800bad0 <fmaxf>
 800417c:	eef0 7a40 	vmov.f32	s15, s0
 8004180:	4ba1      	ldr	r3, [pc, #644]	; (8004408 <process_user_input+0x3bc>)
 8004182:	edc3 7a02 	vstr	s15, [r3, #8]
			 printf("I_BW set to %f\r\n", I_BW);
 8004186:	4ba0      	ldr	r3, [pc, #640]	; (8004408 <process_user_input+0x3bc>)
 8004188:	689b      	ldr	r3, [r3, #8]
 800418a:	4618      	mov	r0, r3
 800418c:	f7fc f9fc 	bl	8000588 <__aeabi_f2d>
 8004190:	4602      	mov	r2, r0
 8004192:	460b      	mov	r3, r1
 8004194:	48a2      	ldr	r0, [pc, #648]	; (8004420 <process_user_input+0x3d4>)
 8004196:	f008 fc6f 	bl	800ca78 <iprintf>
			 break;
 800419a:	e236      	b.n	800460a <process_user_input+0x5be>
		 case 'l':
			 I_MAX = fmaxf(fminf(atof(fsmstate->cmd_buff), 75.0f), 0.0f);
 800419c:	687b      	ldr	r3, [r7, #4]
 800419e:	3304      	adds	r3, #4
 80041a0:	4618      	mov	r0, r3
 80041a2:	f007 ffb7 	bl	800c114 <atof>
 80041a6:	ec53 2b10 	vmov	r2, r3, d0
 80041aa:	4610      	mov	r0, r2
 80041ac:	4619      	mov	r1, r3
 80041ae:	f7fc fd3b 	bl	8000c28 <__aeabi_d2f>
 80041b2:	4603      	mov	r3, r0
 80041b4:	eddf 0a9b 	vldr	s1, [pc, #620]	; 8004424 <process_user_input+0x3d8>
 80041b8:	ee00 3a10 	vmov	s0, r3
 80041bc:	f007 fca3 	bl	800bb06 <fminf>
 80041c0:	eef0 7a40 	vmov.f32	s15, s0
 80041c4:	eddf 0aa2 	vldr	s1, [pc, #648]	; 8004450 <process_user_input+0x404>
 80041c8:	eeb0 0a67 	vmov.f32	s0, s15
 80041cc:	f007 fc80 	bl	800bad0 <fmaxf>
 80041d0:	eef0 7a40 	vmov.f32	s15, s0
 80041d4:	4b8c      	ldr	r3, [pc, #560]	; (8004408 <process_user_input+0x3bc>)
 80041d6:	edc3 7a03 	vstr	s15, [r3, #12]
			 printf("I_MAX set to %f\r\n", I_MAX);
 80041da:	4b8b      	ldr	r3, [pc, #556]	; (8004408 <process_user_input+0x3bc>)
 80041dc:	68db      	ldr	r3, [r3, #12]
 80041de:	4618      	mov	r0, r3
 80041e0:	f7fc f9d2 	bl	8000588 <__aeabi_f2d>
 80041e4:	4602      	mov	r2, r0
 80041e6:	460b      	mov	r3, r1
 80041e8:	488f      	ldr	r0, [pc, #572]	; (8004428 <process_user_input+0x3dc>)
 80041ea:	f008 fc45 	bl	800ca78 <iprintf>
			 break;
 80041ee:	e20c      	b.n	800460a <process_user_input+0x5be>
		 case 'p':
			 P_MAX = fmaxf(atof(fsmstate->cmd_buff), 0.0f);
 80041f0:	687b      	ldr	r3, [r7, #4]
 80041f2:	3304      	adds	r3, #4
 80041f4:	4618      	mov	r0, r3
 80041f6:	f007 ff8d 	bl	800c114 <atof>
 80041fa:	ec53 2b10 	vmov	r2, r3, d0
 80041fe:	4610      	mov	r0, r2
 8004200:	4619      	mov	r1, r3
 8004202:	f7fc fd11 	bl	8000c28 <__aeabi_d2f>
 8004206:	4603      	mov	r3, r0
 8004208:	eddf 0a91 	vldr	s1, [pc, #580]	; 8004450 <process_user_input+0x404>
 800420c:	ee00 3a10 	vmov	s0, r3
 8004210:	f007 fc5e 	bl	800bad0 <fmaxf>
 8004214:	eef0 7a40 	vmov.f32	s15, s0
 8004218:	4b7b      	ldr	r3, [pc, #492]	; (8004408 <process_user_input+0x3bc>)
 800421a:	edc3 7a14 	vstr	s15, [r3, #80]	; 0x50
			 P_MIN = 0;
 800421e:	4b7a      	ldr	r3, [pc, #488]	; (8004408 <process_user_input+0x3bc>)
 8004220:	f04f 0200 	mov.w	r2, #0
 8004224:	64da      	str	r2, [r3, #76]	; 0x4c
			 printf("P_MAX set to %f\r\n", P_MAX);
 8004226:	4b78      	ldr	r3, [pc, #480]	; (8004408 <process_user_input+0x3bc>)
 8004228:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800422a:	4618      	mov	r0, r3
 800422c:	f7fc f9ac 	bl	8000588 <__aeabi_f2d>
 8004230:	4602      	mov	r2, r0
 8004232:	460b      	mov	r3, r1
 8004234:	487d      	ldr	r0, [pc, #500]	; (800442c <process_user_input+0x3e0>)
 8004236:	f008 fc1f 	bl	800ca78 <iprintf>
			 break;
 800423a:	e1e6      	b.n	800460a <process_user_input+0x5be>
		 case 'v':
			 V_MAX = fmaxf(atof(fsmstate->cmd_buff), 0.0f);
 800423c:	687b      	ldr	r3, [r7, #4]
 800423e:	3304      	adds	r3, #4
 8004240:	4618      	mov	r0, r3
 8004242:	f007 ff67 	bl	800c114 <atof>
 8004246:	ec53 2b10 	vmov	r2, r3, d0
 800424a:	4610      	mov	r0, r2
 800424c:	4619      	mov	r1, r3
 800424e:	f7fc fceb 	bl	8000c28 <__aeabi_d2f>
 8004252:	4603      	mov	r3, r0
 8004254:	eddf 0a7e 	vldr	s1, [pc, #504]	; 8004450 <process_user_input+0x404>
 8004258:	ee00 3a10 	vmov	s0, r3
 800425c:	f007 fc38 	bl	800bad0 <fmaxf>
 8004260:	eef0 7a40 	vmov.f32	s15, s0
 8004264:	4b68      	ldr	r3, [pc, #416]	; (8004408 <process_user_input+0x3bc>)
 8004266:	edc3 7a16 	vstr	s15, [r3, #88]	; 0x58
			 V_MIN = -V_MAX;
 800426a:	4b67      	ldr	r3, [pc, #412]	; (8004408 <process_user_input+0x3bc>)
 800426c:	edd3 7a16 	vldr	s15, [r3, #88]	; 0x58
 8004270:	eef1 7a67 	vneg.f32	s15, s15
 8004274:	4b64      	ldr	r3, [pc, #400]	; (8004408 <process_user_input+0x3bc>)
 8004276:	edc3 7a15 	vstr	s15, [r3, #84]	; 0x54
			 printf("V_MAX set to %f\r\n", V_MAX);
 800427a:	4b63      	ldr	r3, [pc, #396]	; (8004408 <process_user_input+0x3bc>)
 800427c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800427e:	4618      	mov	r0, r3
 8004280:	f7fc f982 	bl	8000588 <__aeabi_f2d>
 8004284:	4602      	mov	r2, r0
 8004286:	460b      	mov	r3, r1
 8004288:	4869      	ldr	r0, [pc, #420]	; (8004430 <process_user_input+0x3e4>)
 800428a:	f008 fbf5 	bl	800ca78 <iprintf>
			 break;
 800428e:	e1bc      	b.n	800460a <process_user_input+0x5be>
		 case 'k':
			 KP_MAX = fmaxf(atof(fsmstate->cmd_buff), 0.0f);
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	3304      	adds	r3, #4
 8004294:	4618      	mov	r0, r3
 8004296:	f007 ff3d 	bl	800c114 <atof>
 800429a:	ec53 2b10 	vmov	r2, r3, d0
 800429e:	4610      	mov	r0, r2
 80042a0:	4619      	mov	r1, r3
 80042a2:	f7fc fcc1 	bl	8000c28 <__aeabi_d2f>
 80042a6:	4603      	mov	r3, r0
 80042a8:	eddf 0a69 	vldr	s1, [pc, #420]	; 8004450 <process_user_input+0x404>
 80042ac:	ee00 3a10 	vmov	s0, r3
 80042b0:	f007 fc0e 	bl	800bad0 <fmaxf>
 80042b4:	eef0 7a40 	vmov.f32	s15, s0
 80042b8:	4b53      	ldr	r3, [pc, #332]	; (8004408 <process_user_input+0x3bc>)
 80042ba:	edc3 7a17 	vstr	s15, [r3, #92]	; 0x5c
			 printf("KP_MAX set to %f\r\n", KP_MAX);
 80042be:	4b52      	ldr	r3, [pc, #328]	; (8004408 <process_user_input+0x3bc>)
 80042c0:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80042c2:	4618      	mov	r0, r3
 80042c4:	f7fc f960 	bl	8000588 <__aeabi_f2d>
 80042c8:	4602      	mov	r2, r0
 80042ca:	460b      	mov	r3, r1
 80042cc:	4859      	ldr	r0, [pc, #356]	; (8004434 <process_user_input+0x3e8>)
 80042ce:	f008 fbd3 	bl	800ca78 <iprintf>
			 break;
 80042d2:	e19a      	b.n	800460a <process_user_input+0x5be>
		 case 'i':
			 KI_MAX = fmaxf(atof(fsmstate->cmd_buff), 0.0f);
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	3304      	adds	r3, #4
 80042d8:	4618      	mov	r0, r3
 80042da:	f007 ff1b 	bl	800c114 <atof>
 80042de:	ec53 2b10 	vmov	r2, r3, d0
 80042e2:	4610      	mov	r0, r2
 80042e4:	4619      	mov	r1, r3
 80042e6:	f7fc fc9f 	bl	8000c28 <__aeabi_d2f>
 80042ea:	4603      	mov	r3, r0
 80042ec:	eddf 0a58 	vldr	s1, [pc, #352]	; 8004450 <process_user_input+0x404>
 80042f0:	ee00 3a10 	vmov	s0, r3
 80042f4:	f007 fbec 	bl	800bad0 <fmaxf>
 80042f8:	eef0 7a40 	vmov.f32	s15, s0
 80042fc:	4b42      	ldr	r3, [pc, #264]	; (8004408 <process_user_input+0x3bc>)
 80042fe:	edc3 7a18 	vstr	s15, [r3, #96]	; 0x60
			 printf("KI_MAX set to %f\r\n", KI_MAX);
 8004302:	4b41      	ldr	r3, [pc, #260]	; (8004408 <process_user_input+0x3bc>)
 8004304:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004306:	4618      	mov	r0, r3
 8004308:	f7fc f93e 	bl	8000588 <__aeabi_f2d>
 800430c:	4602      	mov	r2, r0
 800430e:	460b      	mov	r3, r1
 8004310:	4849      	ldr	r0, [pc, #292]	; (8004438 <process_user_input+0x3ec>)
 8004312:	f008 fbb1 	bl	800ca78 <iprintf>
			 break;
 8004316:	e178      	b.n	800460a <process_user_input+0x5be>
		 case 'd':
			 KD_MAX = fmaxf(atof(fsmstate->cmd_buff), 0.0f);
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	3304      	adds	r3, #4
 800431c:	4618      	mov	r0, r3
 800431e:	f007 fef9 	bl	800c114 <atof>
 8004322:	ec53 2b10 	vmov	r2, r3, d0
 8004326:	4610      	mov	r0, r2
 8004328:	4619      	mov	r1, r3
 800432a:	f7fc fc7d 	bl	8000c28 <__aeabi_d2f>
 800432e:	4603      	mov	r3, r0
 8004330:	eddf 0a47 	vldr	s1, [pc, #284]	; 8004450 <process_user_input+0x404>
 8004334:	ee00 3a10 	vmov	s0, r3
 8004338:	f007 fbca 	bl	800bad0 <fmaxf>
 800433c:	eef0 7a40 	vmov.f32	s15, s0
 8004340:	4b31      	ldr	r3, [pc, #196]	; (8004408 <process_user_input+0x3bc>)
 8004342:	edc3 7a19 	vstr	s15, [r3, #100]	; 0x64
			 printf("KD_MAX set to %f\r\n", KD_MAX);
 8004346:	4b30      	ldr	r3, [pc, #192]	; (8004408 <process_user_input+0x3bc>)
 8004348:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800434a:	4618      	mov	r0, r3
 800434c:	f7fc f91c 	bl	8000588 <__aeabi_f2d>
 8004350:	4602      	mov	r2, r0
 8004352:	460b      	mov	r3, r1
 8004354:	4839      	ldr	r0, [pc, #228]	; (800443c <process_user_input+0x3f0>)
 8004356:	f008 fb8f 	bl	800ca78 <iprintf>
			 break;
 800435a:	e156      	b.n	800460a <process_user_input+0x5be>
		 case 'f':
			 I_FW_MAX = fmaxf(fminf(atof(fsmstate->cmd_buff), 33.0f), 0.0f);
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	3304      	adds	r3, #4
 8004360:	4618      	mov	r0, r3
 8004362:	f007 fed7 	bl	800c114 <atof>
 8004366:	ec53 2b10 	vmov	r2, r3, d0
 800436a:	4610      	mov	r0, r2
 800436c:	4619      	mov	r1, r3
 800436e:	f7fc fc5b 	bl	8000c28 <__aeabi_d2f>
 8004372:	4603      	mov	r3, r0
 8004374:	eddf 0a32 	vldr	s1, [pc, #200]	; 8004440 <process_user_input+0x3f4>
 8004378:	ee00 3a10 	vmov	s0, r3
 800437c:	f007 fbc3 	bl	800bb06 <fminf>
 8004380:	eef0 7a40 	vmov.f32	s15, s0
 8004384:	eddf 0a32 	vldr	s1, [pc, #200]	; 8004450 <process_user_input+0x404>
 8004388:	eeb0 0a67 	vmov.f32	s0, s15
 800438c:	f007 fba0 	bl	800bad0 <fmaxf>
 8004390:	eef0 7a40 	vmov.f32	s15, s0
 8004394:	4b1c      	ldr	r3, [pc, #112]	; (8004408 <process_user_input+0x3bc>)
 8004396:	edc3 7a06 	vstr	s15, [r3, #24]
			 printf("I_FW_MAX set to %f\r\n", I_FW_MAX);
 800439a:	4b1b      	ldr	r3, [pc, #108]	; (8004408 <process_user_input+0x3bc>)
 800439c:	699b      	ldr	r3, [r3, #24]
 800439e:	4618      	mov	r0, r3
 80043a0:	f7fc f8f2 	bl	8000588 <__aeabi_f2d>
 80043a4:	4602      	mov	r2, r0
 80043a6:	460b      	mov	r3, r1
 80043a8:	4826      	ldr	r0, [pc, #152]	; (8004444 <process_user_input+0x3f8>)
 80043aa:	f008 fb65 	bl	800ca78 <iprintf>
			 break;
 80043ae:	e12c      	b.n	800460a <process_user_input+0x5be>
		 case 'c':
			 I_MAX_CONT = fmaxf(fminf(atof(fsmstate->cmd_buff), 40.0f), 0.0f);
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	3304      	adds	r3, #4
 80043b4:	4618      	mov	r0, r3
 80043b6:	f007 fead 	bl	800c114 <atof>
 80043ba:	ec53 2b10 	vmov	r2, r3, d0
 80043be:	4610      	mov	r0, r2
 80043c0:	4619      	mov	r1, r3
 80043c2:	f7fc fc31 	bl	8000c28 <__aeabi_d2f>
 80043c6:	4603      	mov	r3, r0
 80043c8:	eddf 0a1f 	vldr	s1, [pc, #124]	; 8004448 <process_user_input+0x3fc>
 80043cc:	ee00 3a10 	vmov	s0, r3
 80043d0:	f007 fb99 	bl	800bb06 <fminf>
 80043d4:	eef0 7a40 	vmov.f32	s15, s0
 80043d8:	eddf 0a1d 	vldr	s1, [pc, #116]	; 8004450 <process_user_input+0x404>
 80043dc:	eeb0 0a67 	vmov.f32	s0, s15
 80043e0:	f007 fb76 	bl	800bad0 <fmaxf>
 80043e4:	eef0 7a40 	vmov.f32	s15, s0
 80043e8:	4b07      	ldr	r3, [pc, #28]	; (8004408 <process_user_input+0x3bc>)
 80043ea:	edc3 7a09 	vstr	s15, [r3, #36]	; 0x24
			 printf("I_MAX_CONT set to %f\r\n", I_MAX_CONT);
 80043ee:	4b06      	ldr	r3, [pc, #24]	; (8004408 <process_user_input+0x3bc>)
 80043f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80043f2:	4618      	mov	r0, r3
 80043f4:	f7fc f8c8 	bl	8000588 <__aeabi_f2d>
 80043f8:	4602      	mov	r2, r0
 80043fa:	460b      	mov	r3, r1
 80043fc:	4813      	ldr	r0, [pc, #76]	; (800444c <process_user_input+0x400>)
 80043fe:	f008 fb3b 	bl	800ca78 <iprintf>
			 break;
 8004402:	e102      	b.n	800460a <process_user_input+0x5be>
 8004404:	3a83126f 	.word	0x3a83126f
 8004408:	20000694 	.word	0x20000694
 800440c:	08010b48 	.word	0x08010b48
 8004410:	38d1b717 	.word	0x38d1b717
 8004414:	08010b58 	.word	0x08010b58
 8004418:	44fa0000 	.word	0x44fa0000
 800441c:	42c80000 	.word	0x42c80000
 8004420:	08010b68 	.word	0x08010b68
 8004424:	42960000 	.word	0x42960000
 8004428:	08010b7c 	.word	0x08010b7c
 800442c:	08010b90 	.word	0x08010b90
 8004430:	08010ba4 	.word	0x08010ba4
 8004434:	08010bb8 	.word	0x08010bb8
 8004438:	08010bcc 	.word	0x08010bcc
 800443c:	08010be0 	.word	0x08010be0
 8004440:	42040000 	.word	0x42040000
 8004444:	08010bf4 	.word	0x08010bf4
 8004448:	42200000 	.word	0x42200000
 800444c:	08010c0c 	.word	0x08010c0c
 8004450:	00000000 	.word	0x00000000
		 case 'a':
			 I_CAL = fmaxf(fminf(atof(fsmstate->cmd_buff), 20.0f), 0.0f);
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	3304      	adds	r3, #4
 8004458:	4618      	mov	r0, r3
 800445a:	f007 fe5b 	bl	800c114 <atof>
 800445e:	ec53 2b10 	vmov	r2, r3, d0
 8004462:	4610      	mov	r0, r2
 8004464:	4619      	mov	r1, r3
 8004466:	f7fc fbdf 	bl	8000c28 <__aeabi_d2f>
 800446a:	4603      	mov	r3, r0
 800446c:	eef3 0a04 	vmov.f32	s1, #52	; 0x41a00000  20.0
 8004470:	ee00 3a10 	vmov	s0, r3
 8004474:	f007 fb47 	bl	800bb06 <fminf>
 8004478:	eef0 7a40 	vmov.f32	s15, s0
 800447c:	ed5f 0a0c 	vldr	s1, [pc, #-48]	; 8004450 <process_user_input+0x404>
 8004480:	eeb0 0a67 	vmov.f32	s0, s15
 8004484:	f007 fb24 	bl	800bad0 <fmaxf>
 8004488:	eef0 7a40 	vmov.f32	s15, s0
 800448c:	4b76      	ldr	r3, [pc, #472]	; (8004668 <process_user_input+0x61c>)
 800448e:	edc3 7a12 	vstr	s15, [r3, #72]	; 0x48
			 printf("I_CAL set to %f\r\n", I_CAL);
 8004492:	4b75      	ldr	r3, [pc, #468]	; (8004668 <process_user_input+0x61c>)
 8004494:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004496:	4618      	mov	r0, r3
 8004498:	f7fc f876 	bl	8000588 <__aeabi_f2d>
 800449c:	4602      	mov	r2, r0
 800449e:	460b      	mov	r3, r1
 80044a0:	4872      	ldr	r0, [pc, #456]	; (800466c <process_user_input+0x620>)
 80044a2:	f008 fae9 	bl	800ca78 <iprintf>
			 break;
 80044a6:	e0b0      	b.n	800460a <process_user_input+0x5be>
		 case 'r':
			 HALL_CAL_DIR = fmaxf(fminf(atof(fsmstate->cmd_buff), 1.0f), -1.0f);
 80044a8:	687b      	ldr	r3, [r7, #4]
 80044aa:	3304      	adds	r3, #4
 80044ac:	4618      	mov	r0, r3
 80044ae:	f007 fe31 	bl	800c114 <atof>
 80044b2:	ec53 2b10 	vmov	r2, r3, d0
 80044b6:	4610      	mov	r0, r2
 80044b8:	4619      	mov	r1, r3
 80044ba:	f7fc fbb5 	bl	8000c28 <__aeabi_d2f>
 80044be:	4603      	mov	r3, r0
 80044c0:	eef7 0a00 	vmov.f32	s1, #112	; 0x3f800000  1.0
 80044c4:	ee00 3a10 	vmov	s0, r3
 80044c8:	f007 fb1d 	bl	800bb06 <fminf>
 80044cc:	eef0 7a40 	vmov.f32	s15, s0
 80044d0:	eeff 0a00 	vmov.f32	s1, #240	; 0xbf800000 -1.0
 80044d4:	eeb0 0a67 	vmov.f32	s0, s15
 80044d8:	f007 fafa 	bl	800bad0 <fmaxf>
 80044dc:	eef0 7a40 	vmov.f32	s15, s0
 80044e0:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80044e4:	ee17 2a90 	vmov	r2, s15
 80044e8:	4b61      	ldr	r3, [pc, #388]	; (8004670 <process_user_input+0x624>)
 80044ea:	619a      	str	r2, [r3, #24]
			 printf("HALL_CAL_DIR set to %d\r\n", HALL_CAL_DIR);
 80044ec:	4b60      	ldr	r3, [pc, #384]	; (8004670 <process_user_input+0x624>)
 80044ee:	699b      	ldr	r3, [r3, #24]
 80044f0:	4619      	mov	r1, r3
 80044f2:	4860      	ldr	r0, [pc, #384]	; (8004674 <process_user_input+0x628>)
 80044f4:	f008 fac0 	bl	800ca78 <iprintf>
			 break;
 80044f8:	e087      	b.n	800460a <process_user_input+0x5be>
		 case 'e':
			 HALL_CAL_OFFSET = fmaxf(fminf(atof(fsmstate->cmd_buff), 143.0f), 0.0f);
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	3304      	adds	r3, #4
 80044fe:	4618      	mov	r0, r3
 8004500:	f007 fe08 	bl	800c114 <atof>
 8004504:	ec53 2b10 	vmov	r2, r3, d0
 8004508:	4610      	mov	r0, r2
 800450a:	4619      	mov	r1, r3
 800450c:	f7fc fb8c 	bl	8000c28 <__aeabi_d2f>
 8004510:	4603      	mov	r3, r0
 8004512:	eddf 0a59 	vldr	s1, [pc, #356]	; 8004678 <process_user_input+0x62c>
 8004516:	ee00 3a10 	vmov	s0, r3
 800451a:	f007 faf4 	bl	800bb06 <fminf>
 800451e:	eef0 7a40 	vmov.f32	s15, s0
 8004522:	eddf 0a56 	vldr	s1, [pc, #344]	; 800467c <process_user_input+0x630>
 8004526:	eeb0 0a67 	vmov.f32	s0, s15
 800452a:	f007 fad1 	bl	800bad0 <fmaxf>
 800452e:	eef0 7a40 	vmov.f32	s15, s0
 8004532:	4b4d      	ldr	r3, [pc, #308]	; (8004668 <process_user_input+0x61c>)
 8004534:	edc3 7a1a 	vstr	s15, [r3, #104]	; 0x68
			 printf("HALL_CAL_OFFSET set to %f\r\n", HALL_CAL_OFFSET);
 8004538:	4b4b      	ldr	r3, [pc, #300]	; (8004668 <process_user_input+0x61c>)
 800453a:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 800453c:	4618      	mov	r0, r3
 800453e:	f7fc f823 	bl	8000588 <__aeabi_f2d>
 8004542:	4602      	mov	r2, r0
 8004544:	460b      	mov	r3, r1
 8004546:	484e      	ldr	r0, [pc, #312]	; (8004680 <process_user_input+0x634>)
 8004548:	f008 fa96 	bl	800ca78 <iprintf>
			 break;
 800454c:	e05d      	b.n	800460a <process_user_input+0x5be>
		 case 's':
			 HALL_CAL_SPEED = fmaxf(fminf(atof(fsmstate->cmd_buff), 10.0f), 0.0f);
 800454e:	687b      	ldr	r3, [r7, #4]
 8004550:	3304      	adds	r3, #4
 8004552:	4618      	mov	r0, r3
 8004554:	f007 fdde 	bl	800c114 <atof>
 8004558:	ec53 2b10 	vmov	r2, r3, d0
 800455c:	4610      	mov	r0, r2
 800455e:	4619      	mov	r1, r3
 8004560:	f7fc fb62 	bl	8000c28 <__aeabi_d2f>
 8004564:	4603      	mov	r3, r0
 8004566:	eef2 0a04 	vmov.f32	s1, #36	; 0x41200000  10.0
 800456a:	ee00 3a10 	vmov	s0, r3
 800456e:	f007 faca 	bl	800bb06 <fminf>
 8004572:	eef0 7a40 	vmov.f32	s15, s0
 8004576:	eddf 0a41 	vldr	s1, [pc, #260]	; 800467c <process_user_input+0x630>
 800457a:	eeb0 0a67 	vmov.f32	s0, s15
 800457e:	f007 faa7 	bl	800bad0 <fmaxf>
 8004582:	eef0 7a40 	vmov.f32	s15, s0
 8004586:	4b38      	ldr	r3, [pc, #224]	; (8004668 <process_user_input+0x61c>)
 8004588:	edc3 7a1b 	vstr	s15, [r3, #108]	; 0x6c
			 printf("HALL_CAL_SPEED set to %f\r\n", HALL_CAL_SPEED);
 800458c:	4b36      	ldr	r3, [pc, #216]	; (8004668 <process_user_input+0x61c>)
 800458e:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004590:	4618      	mov	r0, r3
 8004592:	f7fb fff9 	bl	8000588 <__aeabi_f2d>
 8004596:	4602      	mov	r2, r0
 8004598:	460b      	mov	r3, r1
 800459a:	483a      	ldr	r0, [pc, #232]	; (8004684 <process_user_input+0x638>)
 800459c:	f008 fa6c 	bl	800ca78 <iprintf>
			 break;
 80045a0:	e033      	b.n	800460a <process_user_input+0x5be>
		 case 'n':
			 CAN_ID = atoi(fsmstate->cmd_buff);
 80045a2:	687b      	ldr	r3, [r7, #4]
 80045a4:	3304      	adds	r3, #4
 80045a6:	4618      	mov	r0, r3
 80045a8:	f007 fdb7 	bl	800c11a <atoi>
 80045ac:	4603      	mov	r3, r0
 80045ae:	4a30      	ldr	r2, [pc, #192]	; (8004670 <process_user_input+0x624>)
 80045b0:	6053      	str	r3, [r2, #4]
			 printf("CAN_ID set to %d\r\n", CAN_ID);
 80045b2:	4b2f      	ldr	r3, [pc, #188]	; (8004670 <process_user_input+0x624>)
 80045b4:	685b      	ldr	r3, [r3, #4]
 80045b6:	4619      	mov	r1, r3
 80045b8:	4833      	ldr	r0, [pc, #204]	; (8004688 <process_user_input+0x63c>)
 80045ba:	f008 fa5d 	bl	800ca78 <iprintf>
			 break;
 80045be:	e024      	b.n	800460a <process_user_input+0x5be>
		 case 'm':
			 CAN_MASTER = atoi(fsmstate->cmd_buff);
 80045c0:	687b      	ldr	r3, [r7, #4]
 80045c2:	3304      	adds	r3, #4
 80045c4:	4618      	mov	r0, r3
 80045c6:	f007 fda8 	bl	800c11a <atoi>
 80045ca:	4603      	mov	r3, r0
 80045cc:	4a28      	ldr	r2, [pc, #160]	; (8004670 <process_user_input+0x624>)
 80045ce:	6093      	str	r3, [r2, #8]
			 printf("CAN_TX_ID set to %d\r\n", CAN_MASTER);
 80045d0:	4b27      	ldr	r3, [pc, #156]	; (8004670 <process_user_input+0x624>)
 80045d2:	689b      	ldr	r3, [r3, #8]
 80045d4:	4619      	mov	r1, r3
 80045d6:	482d      	ldr	r0, [pc, #180]	; (800468c <process_user_input+0x640>)
 80045d8:	f008 fa4e 	bl	800ca78 <iprintf>
			 break;
 80045dc:	e015      	b.n	800460a <process_user_input+0x5be>
		 case 'o':
			 CAN_TIMEOUT = atoi(fsmstate->cmd_buff);
 80045de:	687b      	ldr	r3, [r7, #4]
 80045e0:	3304      	adds	r3, #4
 80045e2:	4618      	mov	r0, r3
 80045e4:	f007 fd99 	bl	800c11a <atoi>
 80045e8:	4603      	mov	r3, r0
 80045ea:	4a21      	ldr	r2, [pc, #132]	; (8004670 <process_user_input+0x624>)
 80045ec:	60d3      	str	r3, [r2, #12]
			 printf("CAN_TIMEOUT set to %d\r\n", CAN_TIMEOUT);
 80045ee:	4b20      	ldr	r3, [pc, #128]	; (8004670 <process_user_input+0x624>)
 80045f0:	68db      	ldr	r3, [r3, #12]
 80045f2:	4619      	mov	r1, r3
 80045f4:	4826      	ldr	r0, [pc, #152]	; (8004690 <process_user_input+0x644>)
 80045f6:	f008 fa3f 	bl	800ca78 <iprintf>
			 break;
 80045fa:	e006      	b.n	800460a <process_user_input+0x5be>
//		 case 'h':
//			 TEMP_MAX = fmaxf(fminf(atof(fsmstate->cmd_buff), 150.0f), 0.0f);
//			 printf("TEMP_MAX set to %f\r\n", TEMP_MAX);
//			 break;
		 default:
			 printf("\n\r '%c' Not a valid command prefix\n\r\n\r", fsmstate->cmd_buff);
 80045fc:	687b      	ldr	r3, [r7, #4]
 80045fe:	3304      	adds	r3, #4
 8004600:	4619      	mov	r1, r3
 8004602:	4824      	ldr	r0, [pc, #144]	; (8004694 <process_user_input+0x648>)
 8004604:	f008 fa38 	bl	800ca78 <iprintf>
			 break;
 8004608:	bf00      	nop

		 }

	 /* Write new settings to flash */

	 if (!preference_writer_ready(prefs)){ preference_writer_open(&prefs);}
 800460a:	4b23      	ldr	r3, [pc, #140]	; (8004698 <process_user_input+0x64c>)
 800460c:	691a      	ldr	r2, [r3, #16]
 800460e:	9200      	str	r2, [sp, #0]
 8004610:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8004612:	f001 fa99 	bl	8005b48 <preference_writer_ready>
 8004616:	4603      	mov	r3, r0
 8004618:	f083 0301 	eor.w	r3, r3, #1
 800461c:	b2db      	uxtb	r3, r3
 800461e:	2b00      	cmp	r3, #0
 8004620:	d002      	beq.n	8004628 <process_user_input+0x5dc>
 8004622:	481d      	ldr	r0, [pc, #116]	; (8004698 <process_user_input+0x64c>)
 8004624:	f001 fa81 	bl	8005b2a <preference_writer_open>
	 preference_writer_flush(&prefs);
 8004628:	481b      	ldr	r0, [pc, #108]	; (8004698 <process_user_input+0x64c>)
 800462a:	f001 fa9b 	bl	8005b64 <preference_writer_flush>
	 preference_writer_close(&prefs);
 800462e:	481a      	ldr	r0, [pc, #104]	; (8004698 <process_user_input+0x64c>)
 8004630:	f001 fb16 	bl	8005c60 <preference_writer_close>
	 preference_writer_load(prefs);
 8004634:	4b18      	ldr	r3, [pc, #96]	; (8004698 <process_user_input+0x64c>)
 8004636:	691a      	ldr	r2, [r3, #16]
 8004638:	9200      	str	r2, [sp, #0]
 800463a:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800463c:	f001 face 	bl	8005bdc <preference_writer_load>

	 enter_setup_state();
 8004640:	f7ff fb36 	bl	8003cb0 <enter_setup_state>

	 fsmstate->bytecount = 0;
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	2200      	movs	r2, #0
 8004648:	731a      	strb	r2, [r3, #12]
	 fsmstate->cmd_id = 0;
 800464a:	687b      	ldr	r3, [r7, #4]
 800464c:	2200      	movs	r2, #0
 800464e:	735a      	strb	r2, [r3, #13]
	 memset(&fsmstate->cmd_buff, 0, sizeof(fsmstate->cmd_buff));
 8004650:	687b      	ldr	r3, [r7, #4]
 8004652:	3304      	adds	r3, #4
 8004654:	2208      	movs	r2, #8
 8004656:	2100      	movs	r1, #0
 8004658:	4618      	mov	r0, r3
 800465a:	f007 fd9b 	bl	800c194 <memset>
 }
 800465e:	bf00      	nop
 8004660:	3708      	adds	r7, #8
 8004662:	46bd      	mov	sp, r7
 8004664:	bd80      	pop	{r7, pc}
 8004666:	bf00      	nop
 8004668:	20000694 	.word	0x20000694
 800466c:	08010c24 	.word	0x08010c24
 8004670:	20008fac 	.word	0x20008fac
 8004674:	08010c38 	.word	0x08010c38
 8004678:	430f0000 	.word	0x430f0000
 800467c:	00000000 	.word	0x00000000
 8004680:	08010c54 	.word	0x08010c54
 8004684:	08010c70 	.word	0x08010c70
 8004688:	08010c8c 	.word	0x08010c8c
 800468c:	08010ca0 	.word	0x08010ca0
 8004690:	08010cb8 	.word	0x08010cb8
 8004694:	08010cd0 	.word	0x08010cd0
 8004698:	20000680 	.word	0x20000680

0800469c <enter_motor_mode>:

 void enter_motor_mode(void){
 800469c:	b580      	push	{r7, lr}
 800469e:	b082      	sub	sp, #8
 80046a0:	af00      	add	r7, sp, #0
	float _f_round, _f_p_des;
	_f_p_des = controller.theta_mech;
 80046a2:	4b27      	ldr	r3, [pc, #156]	; (8004740 <enter_motor_mode+0xa4>)
 80046a4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80046a6:	607b      	str	r3, [r7, #4]
	modff(_f_p_des/(2*PI_F),&_f_round);
 80046a8:	edd7 7a01 	vldr	s15, [r7, #4]
 80046ac:	eddf 6a25 	vldr	s13, [pc, #148]	; 8004744 <enter_motor_mode+0xa8>
 80046b0:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 80046b4:	463b      	mov	r3, r7
 80046b6:	4618      	mov	r0, r3
 80046b8:	eeb0 0a47 	vmov.f32	s0, s14
 80046bc:	f007 fa5a 	bl	800bb74 <modff>
	_f_p_des = _f_p_des - _f_round*2*PI_F;
 80046c0:	edd7 7a00 	vldr	s15, [r7]
 80046c4:	ee77 7aa7 	vadd.f32	s15, s15, s15
 80046c8:	ed9f 7a1f 	vldr	s14, [pc, #124]	; 8004748 <enter_motor_mode+0xac>
 80046cc:	ee67 7a87 	vmul.f32	s15, s15, s14
 80046d0:	ed97 7a01 	vldr	s14, [r7, #4]
 80046d4:	ee77 7a67 	vsub.f32	s15, s14, s15
 80046d8:	edc7 7a01 	vstr	s15, [r7, #4]
	if(_f_p_des < 0) _f_p_des = _f_p_des + 2*PI_F;
 80046dc:	edd7 7a01 	vldr	s15, [r7, #4]
 80046e0:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80046e4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80046e8:	d507      	bpl.n	80046fa <enter_motor_mode+0x5e>
 80046ea:	edd7 7a01 	vldr	s15, [r7, #4]
 80046ee:	ed9f 7a15 	vldr	s14, [pc, #84]	; 8004744 <enter_motor_mode+0xa8>
 80046f2:	ee77 7a87 	vadd.f32	s15, s15, s14
 80046f6:	edc7 7a01 	vstr	s15, [r7, #4]
	controller.p_des = _f_p_des;
 80046fa:	4a11      	ldr	r2, [pc, #68]	; (8004740 <enter_motor_mode+0xa4>)
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8

	GPIO_ENABLE;
 8004702:	2201      	movs	r2, #1
 8004704:	f44f 6100 	mov.w	r1, #2048	; 0x800
 8004708:	4810      	ldr	r0, [pc, #64]	; (800474c <enter_motor_mode+0xb0>)
 800470a:	f004 f9d9 	bl	8008ac0 <HAL_GPIO_WritePin>
	LED_HIGH;
 800470e:	2201      	movs	r2, #1
 8004710:	2120      	movs	r1, #32
 8004712:	480f      	ldr	r0, [pc, #60]	; (8004750 <enter_motor_mode+0xb4>)
 8004714:	f004 f9d4 	bl	8008ac0 <HAL_GPIO_WritePin>
	reset_foc(&controller);
 8004718:	4809      	ldr	r0, [pc, #36]	; (8004740 <enter_motor_mode+0xa4>)
 800471a:	f7fe fb25 	bl	8002d68 <reset_foc>
	drv_enable_gd(drv);
 800471e:	4b0d      	ldr	r3, [pc, #52]	; (8004754 <enter_motor_mode+0xb8>)
 8004720:	681a      	ldr	r2, [r3, #0]
 8004722:	2100      	movs	r1, #0
 8004724:	4611      	mov	r1, r2
 8004726:	889a      	ldrh	r2, [r3, #4]
 8004728:	2300      	movs	r3, #0
 800472a:	f362 030f 	bfi	r3, r2, #0, #16
 800472e:	4608      	mov	r0, r1
 8004730:	4619      	mov	r1, r3
 8004732:	f7fd fd3c 	bl	80021ae <drv_enable_gd>
 }
 8004736:	bf00      	nop
 8004738:	3708      	adds	r7, #8
 800473a:	46bd      	mov	sp, r7
 800473c:	bd80      	pop	{r7, pc}
 800473e:	bf00      	nop
 8004740:	20000794 	.word	0x20000794
 8004744:	40c90fdb 	.word	0x40c90fdb
 8004748:	40490fdb 	.word	0x40490fdb
 800474c:	40020000 	.word	0x40020000
 8004750:	40020800 	.word	0x40020800
 8004754:	200093d0 	.word	0x200093d0

08004758 <hall_calibrate>:


 void hall_calibrate(void){
 8004758:	b580      	push	{r7, lr}
 800475a:	af00      	add	r7, sp, #0
     if(hall_cal.hall_cal_state == 0 || hall_cal.hall_cal_state >= 2 );
 800475c:	4bb7      	ldr	r3, [pc, #732]	; (8004a3c <hall_calibrate+0x2e4>)
 800475e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004760:	2b00      	cmp	r3, #0
 8004762:	f000 81cb 	beq.w	8004afc <hall_calibrate+0x3a4>
 8004766:	4bb5      	ldr	r3, [pc, #724]	; (8004a3c <hall_calibrate+0x2e4>)
 8004768:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800476a:	2b01      	cmp	r3, #1
 800476c:	f300 81c6 	bgt.w	8004afc <hall_calibrate+0x3a4>
     else{
         // read hall sensor
     	hall_cal.hall_input = HAL_GPIO_ReadPin(HALL_IO);
 8004770:	2140      	movs	r1, #64	; 0x40
 8004772:	48b3      	ldr	r0, [pc, #716]	; (8004a40 <hall_calibrate+0x2e8>)
 8004774:	f004 f98c 	bl	8008a90 <HAL_GPIO_ReadPin>
 8004778:	4603      	mov	r3, r0
 800477a:	461a      	mov	r2, r3
 800477c:	4baf      	ldr	r3, [pc, #700]	; (8004a3c <hall_calibrate+0x2e4>)
 800477e:	601a      	str	r2, [r3, #0]
         // calculate new position
         if((HALL_CAL_DIR == 1 && controller.theta_mech >= hall_cal.hall_present_pos + 2*PI_F) || (HALL_CAL_DIR == -1 && controller.theta_mech <= hall_cal.hall_present_pos - 2*PI_F)){
 8004780:	4bb0      	ldr	r3, [pc, #704]	; (8004a44 <hall_calibrate+0x2ec>)
 8004782:	699b      	ldr	r3, [r3, #24]
 8004784:	2b01      	cmp	r3, #1
 8004786:	d10e      	bne.n	80047a6 <hall_calibrate+0x4e>
 8004788:	4baf      	ldr	r3, [pc, #700]	; (8004a48 <hall_calibrate+0x2f0>)
 800478a:	ed93 7a0a 	vldr	s14, [r3, #40]	; 0x28
 800478e:	4bab      	ldr	r3, [pc, #684]	; (8004a3c <hall_calibrate+0x2e4>)
 8004790:	edd3 7a04 	vldr	s15, [r3, #16]
 8004794:	eddf 6aad 	vldr	s13, [pc, #692]	; 8004a4c <hall_calibrate+0x2f4>
 8004798:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800479c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80047a0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80047a4:	da13      	bge.n	80047ce <hall_calibrate+0x76>
 80047a6:	4ba7      	ldr	r3, [pc, #668]	; (8004a44 <hall_calibrate+0x2ec>)
 80047a8:	699b      	ldr	r3, [r3, #24]
 80047aa:	f1b3 3fff 	cmp.w	r3, #4294967295
 80047ae:	d118      	bne.n	80047e2 <hall_calibrate+0x8a>
 80047b0:	4ba5      	ldr	r3, [pc, #660]	; (8004a48 <hall_calibrate+0x2f0>)
 80047b2:	ed93 7a0a 	vldr	s14, [r3, #40]	; 0x28
 80047b6:	4ba1      	ldr	r3, [pc, #644]	; (8004a3c <hall_calibrate+0x2e4>)
 80047b8:	edd3 7a04 	vldr	s15, [r3, #16]
 80047bc:	eddf 6aa3 	vldr	s13, [pc, #652]	; 8004a4c <hall_calibrate+0x2f4>
 80047c0:	ee77 7ae6 	vsub.f32	s15, s15, s13
 80047c4:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80047c8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80047cc:	d809      	bhi.n	80047e2 <hall_calibrate+0x8a>
         	hall_cal.hall_cal_state = 3 ;
 80047ce:	4b9b      	ldr	r3, [pc, #620]	; (8004a3c <hall_calibrate+0x2e4>)
 80047d0:	2203      	movs	r2, #3
 80047d2:	629a      	str	r2, [r3, #40]	; 0x28
             state.state = MENU_MODE ;
 80047d4:	4b9e      	ldr	r3, [pc, #632]	; (8004a50 <hall_calibrate+0x2f8>)
 80047d6:	2200      	movs	r2, #0
 80047d8:	701a      	strb	r2, [r3, #0]
             state.state_change = 1 ;
 80047da:	4b9d      	ldr	r3, [pc, #628]	; (8004a50 <hall_calibrate+0x2f8>)
 80047dc:	2201      	movs	r2, #1
 80047de:	709a      	strb	r2, [r3, #2]
 80047e0:	e188      	b.n	8004af4 <hall_calibrate+0x39c>
         else{
         	// rotate the motor forward and backward to read the hall sensor (1: no magnet detected, 0: magnet detected)
         	// record the position at the moment from 1 to 0 (in_pos), and keep rotating
             // record the position at the moment from 0 to 1 (out_pos), and stop rotating.
         	// calculate the average value of in_pos and out_pos, and rotate the motor to that position slowly
             if(hall_cal.hall_input != hall_cal.hall_preinput ) {
 80047e2:	4b96      	ldr	r3, [pc, #600]	; (8004a3c <hall_calibrate+0x2e4>)
 80047e4:	681a      	ldr	r2, [r3, #0]
 80047e6:	4b95      	ldr	r3, [pc, #596]	; (8004a3c <hall_calibrate+0x2e4>)
 80047e8:	685b      	ldr	r3, [r3, #4]
 80047ea:	429a      	cmp	r2, r3
 80047ec:	d020      	beq.n	8004830 <hall_calibrate+0xd8>
             	hall_cal.hall_cal_count += 1 ;
 80047ee:	4b93      	ldr	r3, [pc, #588]	; (8004a3c <hall_calibrate+0x2e4>)
 80047f0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80047f2:	3301      	adds	r3, #1
 80047f4:	4a91      	ldr	r2, [pc, #580]	; (8004a3c <hall_calibrate+0x2e4>)
 80047f6:	6253      	str	r3, [r2, #36]	; 0x24
                 if(hall_cal.hall_input == 0) hall_cal.hall_in_pos = controller.theta_mech ;
 80047f8:	4b90      	ldr	r3, [pc, #576]	; (8004a3c <hall_calibrate+0x2e4>)
 80047fa:	681b      	ldr	r3, [r3, #0]
 80047fc:	2b00      	cmp	r3, #0
 80047fe:	d104      	bne.n	800480a <hall_calibrate+0xb2>
 8004800:	4b91      	ldr	r3, [pc, #580]	; (8004a48 <hall_calibrate+0x2f0>)
 8004802:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004804:	4a8d      	ldr	r2, [pc, #564]	; (8004a3c <hall_calibrate+0x2e4>)
 8004806:	6153      	str	r3, [r2, #20]
 8004808:	e012      	b.n	8004830 <hall_calibrate+0xd8>
                 else{
                 	hall_cal.hall_out_pos = controller.theta_mech ;
 800480a:	4b8f      	ldr	r3, [pc, #572]	; (8004a48 <hall_calibrate+0x2f0>)
 800480c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800480e:	4a8b      	ldr	r2, [pc, #556]	; (8004a3c <hall_calibrate+0x2e4>)
 8004810:	6193      	str	r3, [r2, #24]
                 	hall_cal.hall_mid_pos = (hall_cal.hall_in_pos + hall_cal.hall_out_pos)/2.0f ;
 8004812:	4b8a      	ldr	r3, [pc, #552]	; (8004a3c <hall_calibrate+0x2e4>)
 8004814:	ed93 7a05 	vldr	s14, [r3, #20]
 8004818:	4b88      	ldr	r3, [pc, #544]	; (8004a3c <hall_calibrate+0x2e4>)
 800481a:	edd3 7a06 	vldr	s15, [r3, #24]
 800481e:	ee37 7a27 	vadd.f32	s14, s14, s15
 8004822:	eef0 6a00 	vmov.f32	s13, #0	; 0x40000000  2.0
 8004826:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800482a:	4b84      	ldr	r3, [pc, #528]	; (8004a3c <hall_calibrate+0x2e4>)
 800482c:	edc3 7a07 	vstr	s15, [r3, #28]
                 }
             }
             if(hall_cal.hall_cal_count <= 1) hall_cal.hall_cal_pcmd = hall_cal.hall_cal_pcmd + HALL_CAL_DIR*(1.0f/(40000.0f)*HALL_CAL_SPEED ) ;
 8004830:	4b82      	ldr	r3, [pc, #520]	; (8004a3c <hall_calibrate+0x2e4>)
 8004832:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004834:	2b01      	cmp	r3, #1
 8004836:	dc17      	bgt.n	8004868 <hall_calibrate+0x110>
 8004838:	4b80      	ldr	r3, [pc, #512]	; (8004a3c <hall_calibrate+0x2e4>)
 800483a:	ed93 7a02 	vldr	s14, [r3, #8]
 800483e:	4b81      	ldr	r3, [pc, #516]	; (8004a44 <hall_calibrate+0x2ec>)
 8004840:	699b      	ldr	r3, [r3, #24]
 8004842:	ee07 3a90 	vmov	s15, r3
 8004846:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 800484a:	4b82      	ldr	r3, [pc, #520]	; (8004a54 <hall_calibrate+0x2fc>)
 800484c:	edd3 7a1b 	vldr	s15, [r3, #108]	; 0x6c
 8004850:	ed9f 6a81 	vldr	s12, [pc, #516]	; 8004a58 <hall_calibrate+0x300>
 8004854:	ee67 7a86 	vmul.f32	s15, s15, s12
 8004858:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800485c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004860:	4b76      	ldr	r3, [pc, #472]	; (8004a3c <hall_calibrate+0x2e4>)
 8004862:	edc3 7a02 	vstr	s15, [r3, #8]
 8004866:	e10c      	b.n	8004a82 <hall_calibrate+0x32a>
             else{
                 if(HALL_CAL_DIR == 1 ){
 8004868:	4b76      	ldr	r3, [pc, #472]	; (8004a44 <hall_calibrate+0x2ec>)
 800486a:	699b      	ldr	r3, [r3, #24]
 800486c:	2b01      	cmp	r3, #1
 800486e:	d176      	bne.n	800495e <hall_calibrate+0x206>
                     if(HALL_CAL_OFFSET == 0){
 8004870:	4b78      	ldr	r3, [pc, #480]	; (8004a54 <hall_calibrate+0x2fc>)
 8004872:	edd3 7a1a 	vldr	s15, [r3, #104]	; 0x68
 8004876:	eef5 7a40 	vcmp.f32	s15, #0.0
 800487a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800487e:	d130      	bne.n	80048e2 <hall_calibrate+0x18a>
                         // keep turning
                         if(controller.theta_mech >= hall_cal.hall_mid_pos) hall_cal.hall_cal_pcmd = hall_cal.hall_cal_pcmd - HALL_CAL_DIR*1.0f/40000.0f*HALL_CAL_SPEED ;
 8004880:	4b71      	ldr	r3, [pc, #452]	; (8004a48 <hall_calibrate+0x2f0>)
 8004882:	ed93 7a0a 	vldr	s14, [r3, #40]	; 0x28
 8004886:	4b6d      	ldr	r3, [pc, #436]	; (8004a3c <hall_calibrate+0x2e4>)
 8004888:	edd3 7a07 	vldr	s15, [r3, #28]
 800488c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8004890:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004894:	db17      	blt.n	80048c6 <hall_calibrate+0x16e>
 8004896:	4b69      	ldr	r3, [pc, #420]	; (8004a3c <hall_calibrate+0x2e4>)
 8004898:	ed93 7a02 	vldr	s14, [r3, #8]
 800489c:	4b69      	ldr	r3, [pc, #420]	; (8004a44 <hall_calibrate+0x2ec>)
 800489e:	699b      	ldr	r3, [r3, #24]
 80048a0:	ee07 3a90 	vmov	s15, r3
 80048a4:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80048a8:	ed9f 6a6c 	vldr	s12, [pc, #432]	; 8004a5c <hall_calibrate+0x304>
 80048ac:	eec7 6a86 	vdiv.f32	s13, s15, s12
 80048b0:	4b68      	ldr	r3, [pc, #416]	; (8004a54 <hall_calibrate+0x2fc>)
 80048b2:	edd3 7a1b 	vldr	s15, [r3, #108]	; 0x6c
 80048b6:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80048ba:	ee77 7a67 	vsub.f32	s15, s14, s15
 80048be:	4b5f      	ldr	r3, [pc, #380]	; (8004a3c <hall_calibrate+0x2e4>)
 80048c0:	edc3 7a02 	vstr	s15, [r3, #8]
 80048c4:	e0dd      	b.n	8004a82 <hall_calibrate+0x32a>
                         else{
                         	// stop
                         	hall_cal.hall_cal_pcmd = 0.0f;
 80048c6:	4b5d      	ldr	r3, [pc, #372]	; (8004a3c <hall_calibrate+0x2e4>)
 80048c8:	f04f 0200 	mov.w	r2, #0
 80048cc:	609a      	str	r2, [r3, #8]
                         	hall_cal.hall_cal_state = 2; // success
 80048ce:	4b5b      	ldr	r3, [pc, #364]	; (8004a3c <hall_calibrate+0x2e4>)
 80048d0:	2202      	movs	r2, #2
 80048d2:	629a      	str	r2, [r3, #40]	; 0x28
                             // zero
                             hall_cal.hall_cal_count = 0 ;
 80048d4:	4b59      	ldr	r3, [pc, #356]	; (8004a3c <hall_calibrate+0x2e4>)
 80048d6:	2200      	movs	r2, #0
 80048d8:	625a      	str	r2, [r3, #36]	; 0x24
                             state.state = MOTOR_MODE;
 80048da:	4b5d      	ldr	r3, [pc, #372]	; (8004a50 <hall_calibrate+0x2f8>)
 80048dc:	2202      	movs	r2, #2
 80048de:	701a      	strb	r2, [r3, #0]
 80048e0:	e0cf      	b.n	8004a82 <hall_calibrate+0x32a>
                         }
                     }
                     else{
                         if(controller.theta_mech <= hall_cal.hall_mid_pos + HALL_CAL_OFFSET*PI_F/180)  hall_cal.hall_cal_pcmd = hall_cal.hall_cal_pcmd + HALL_CAL_DIR*1.0f/40000.0f*HALL_CAL_SPEED ;
 80048e2:	4b59      	ldr	r3, [pc, #356]	; (8004a48 <hall_calibrate+0x2f0>)
 80048e4:	ed93 7a0a 	vldr	s14, [r3, #40]	; 0x28
 80048e8:	4b54      	ldr	r3, [pc, #336]	; (8004a3c <hall_calibrate+0x2e4>)
 80048ea:	edd3 6a07 	vldr	s13, [r3, #28]
 80048ee:	4b59      	ldr	r3, [pc, #356]	; (8004a54 <hall_calibrate+0x2fc>)
 80048f0:	edd3 7a1a 	vldr	s15, [r3, #104]	; 0x68
 80048f4:	ed9f 6a5a 	vldr	s12, [pc, #360]	; 8004a60 <hall_calibrate+0x308>
 80048f8:	ee27 6a86 	vmul.f32	s12, s15, s12
 80048fc:	eddf 5a59 	vldr	s11, [pc, #356]	; 8004a64 <hall_calibrate+0x30c>
 8004900:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004904:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004908:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800490c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004910:	d817      	bhi.n	8004942 <hall_calibrate+0x1ea>
 8004912:	4b4a      	ldr	r3, [pc, #296]	; (8004a3c <hall_calibrate+0x2e4>)
 8004914:	ed93 7a02 	vldr	s14, [r3, #8]
 8004918:	4b4a      	ldr	r3, [pc, #296]	; (8004a44 <hall_calibrate+0x2ec>)
 800491a:	699b      	ldr	r3, [r3, #24]
 800491c:	ee07 3a90 	vmov	s15, r3
 8004920:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004924:	ed9f 6a4d 	vldr	s12, [pc, #308]	; 8004a5c <hall_calibrate+0x304>
 8004928:	eec7 6a86 	vdiv.f32	s13, s15, s12
 800492c:	4b49      	ldr	r3, [pc, #292]	; (8004a54 <hall_calibrate+0x2fc>)
 800492e:	edd3 7a1b 	vldr	s15, [r3, #108]	; 0x6c
 8004932:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8004936:	ee77 7a27 	vadd.f32	s15, s14, s15
 800493a:	4b40      	ldr	r3, [pc, #256]	; (8004a3c <hall_calibrate+0x2e4>)
 800493c:	edc3 7a02 	vstr	s15, [r3, #8]
 8004940:	e09f      	b.n	8004a82 <hall_calibrate+0x32a>
                         else{
                         	// stop
                         	hall_cal.hall_cal_pcmd = 0.0f;
 8004942:	4b3e      	ldr	r3, [pc, #248]	; (8004a3c <hall_calibrate+0x2e4>)
 8004944:	f04f 0200 	mov.w	r2, #0
 8004948:	609a      	str	r2, [r3, #8]
                         	hall_cal.hall_cal_state = 2; // success
 800494a:	4b3c      	ldr	r3, [pc, #240]	; (8004a3c <hall_calibrate+0x2e4>)
 800494c:	2202      	movs	r2, #2
 800494e:	629a      	str	r2, [r3, #40]	; 0x28
                             // zero
                             hall_cal.hall_cal_count = 0 ;
 8004950:	4b3a      	ldr	r3, [pc, #232]	; (8004a3c <hall_calibrate+0x2e4>)
 8004952:	2200      	movs	r2, #0
 8004954:	625a      	str	r2, [r3, #36]	; 0x24
                             state.state = MOTOR_MODE;
 8004956:	4b3e      	ldr	r3, [pc, #248]	; (8004a50 <hall_calibrate+0x2f8>)
 8004958:	2202      	movs	r2, #2
 800495a:	701a      	strb	r2, [r3, #0]
 800495c:	e091      	b.n	8004a82 <hall_calibrate+0x32a>
                         }
                     }
                 }
                 else if(HALL_CAL_DIR == -1){
 800495e:	4b39      	ldr	r3, [pc, #228]	; (8004a44 <hall_calibrate+0x2ec>)
 8004960:	699b      	ldr	r3, [r3, #24]
 8004962:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004966:	f040 808c 	bne.w	8004a82 <hall_calibrate+0x32a>
                     if(HALL_CAL_OFFSET == 0){
 800496a:	4b3a      	ldr	r3, [pc, #232]	; (8004a54 <hall_calibrate+0x2fc>)
 800496c:	edd3 7a1a 	vldr	s15, [r3, #104]	; 0x68
 8004970:	eef5 7a40 	vcmp.f32	s15, #0.0
 8004974:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004978:	d130      	bne.n	80049dc <hall_calibrate+0x284>
                         // keep turning
                         if(controller.theta_mech <= hall_cal.hall_mid_pos) hall_cal.hall_cal_pcmd = hall_cal.hall_cal_pcmd - HALL_CAL_DIR*1.0f/40000.0f*HALL_CAL_SPEED ;
 800497a:	4b33      	ldr	r3, [pc, #204]	; (8004a48 <hall_calibrate+0x2f0>)
 800497c:	ed93 7a0a 	vldr	s14, [r3, #40]	; 0x28
 8004980:	4b2e      	ldr	r3, [pc, #184]	; (8004a3c <hall_calibrate+0x2e4>)
 8004982:	edd3 7a07 	vldr	s15, [r3, #28]
 8004986:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800498a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800498e:	d817      	bhi.n	80049c0 <hall_calibrate+0x268>
 8004990:	4b2a      	ldr	r3, [pc, #168]	; (8004a3c <hall_calibrate+0x2e4>)
 8004992:	ed93 7a02 	vldr	s14, [r3, #8]
 8004996:	4b2b      	ldr	r3, [pc, #172]	; (8004a44 <hall_calibrate+0x2ec>)
 8004998:	699b      	ldr	r3, [r3, #24]
 800499a:	ee07 3a90 	vmov	s15, r3
 800499e:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80049a2:	ed9f 6a2e 	vldr	s12, [pc, #184]	; 8004a5c <hall_calibrate+0x304>
 80049a6:	eec7 6a86 	vdiv.f32	s13, s15, s12
 80049aa:	4b2a      	ldr	r3, [pc, #168]	; (8004a54 <hall_calibrate+0x2fc>)
 80049ac:	edd3 7a1b 	vldr	s15, [r3, #108]	; 0x6c
 80049b0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80049b4:	ee77 7a67 	vsub.f32	s15, s14, s15
 80049b8:	4b20      	ldr	r3, [pc, #128]	; (8004a3c <hall_calibrate+0x2e4>)
 80049ba:	edc3 7a02 	vstr	s15, [r3, #8]
 80049be:	e060      	b.n	8004a82 <hall_calibrate+0x32a>
                         else{
                         	// stop
                         	hall_cal.hall_cal_pcmd = 0.0f;
 80049c0:	4b1e      	ldr	r3, [pc, #120]	; (8004a3c <hall_calibrate+0x2e4>)
 80049c2:	f04f 0200 	mov.w	r2, #0
 80049c6:	609a      	str	r2, [r3, #8]
                         	hall_cal.hall_cal_state = 2; // success
 80049c8:	4b1c      	ldr	r3, [pc, #112]	; (8004a3c <hall_calibrate+0x2e4>)
 80049ca:	2202      	movs	r2, #2
 80049cc:	629a      	str	r2, [r3, #40]	; 0x28
                             // zero
                             hall_cal.hall_cal_count = 0 ;
 80049ce:	4b1b      	ldr	r3, [pc, #108]	; (8004a3c <hall_calibrate+0x2e4>)
 80049d0:	2200      	movs	r2, #0
 80049d2:	625a      	str	r2, [r3, #36]	; 0x24
                             state.state = MOTOR_MODE;
 80049d4:	4b1e      	ldr	r3, [pc, #120]	; (8004a50 <hall_calibrate+0x2f8>)
 80049d6:	2202      	movs	r2, #2
 80049d8:	701a      	strb	r2, [r3, #0]
 80049da:	e052      	b.n	8004a82 <hall_calibrate+0x32a>
                         }
                     }
                     else{
                     	// calibrate_offset != 0
                         if(controller.theta_mech >= hall_cal.hall_mid_pos - HALL_CAL_OFFSET*PI_F/180)  hall_cal.hall_cal_pcmd = hall_cal.hall_cal_pcmd + HALL_CAL_DIR*1.0f/40000.0f*HALL_CAL_SPEED ;
 80049dc:	4b1a      	ldr	r3, [pc, #104]	; (8004a48 <hall_calibrate+0x2f0>)
 80049de:	ed93 7a0a 	vldr	s14, [r3, #40]	; 0x28
 80049e2:	4b16      	ldr	r3, [pc, #88]	; (8004a3c <hall_calibrate+0x2e4>)
 80049e4:	edd3 6a07 	vldr	s13, [r3, #28]
 80049e8:	4b1a      	ldr	r3, [pc, #104]	; (8004a54 <hall_calibrate+0x2fc>)
 80049ea:	edd3 7a1a 	vldr	s15, [r3, #104]	; 0x68
 80049ee:	ed9f 6a1c 	vldr	s12, [pc, #112]	; 8004a60 <hall_calibrate+0x308>
 80049f2:	ee27 6a86 	vmul.f32	s12, s15, s12
 80049f6:	eddf 5a1b 	vldr	s11, [pc, #108]	; 8004a64 <hall_calibrate+0x30c>
 80049fa:	eec6 7a25 	vdiv.f32	s15, s12, s11
 80049fe:	ee76 7ae7 	vsub.f32	s15, s13, s15
 8004a02:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8004a06:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004a0a:	db2d      	blt.n	8004a68 <hall_calibrate+0x310>
 8004a0c:	4b0b      	ldr	r3, [pc, #44]	; (8004a3c <hall_calibrate+0x2e4>)
 8004a0e:	ed93 7a02 	vldr	s14, [r3, #8]
 8004a12:	4b0c      	ldr	r3, [pc, #48]	; (8004a44 <hall_calibrate+0x2ec>)
 8004a14:	699b      	ldr	r3, [r3, #24]
 8004a16:	ee07 3a90 	vmov	s15, r3
 8004a1a:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8004a1e:	ed9f 6a0f 	vldr	s12, [pc, #60]	; 8004a5c <hall_calibrate+0x304>
 8004a22:	eec7 6a86 	vdiv.f32	s13, s15, s12
 8004a26:	4b0b      	ldr	r3, [pc, #44]	; (8004a54 <hall_calibrate+0x2fc>)
 8004a28:	edd3 7a1b 	vldr	s15, [r3, #108]	; 0x6c
 8004a2c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8004a30:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004a34:	4b01      	ldr	r3, [pc, #4]	; (8004a3c <hall_calibrate+0x2e4>)
 8004a36:	edc3 7a02 	vstr	s15, [r3, #8]
 8004a3a:	e022      	b.n	8004a82 <hall_calibrate+0x32a>
 8004a3c:	20000640 	.word	0x20000640
 8004a40:	40020800 	.word	0x40020800
 8004a44:	20008fac 	.word	0x20008fac
 8004a48:	20000794 	.word	0x20000794
 8004a4c:	40c90fdb 	.word	0x40c90fdb
 8004a50:	20000670 	.word	0x20000670
 8004a54:	20000694 	.word	0x20000694
 8004a58:	37d1b717 	.word	0x37d1b717
 8004a5c:	471c4000 	.word	0x471c4000
 8004a60:	40490fdb 	.word	0x40490fdb
 8004a64:	43340000 	.word	0x43340000
                         else{
                         	// stop
                         	hall_cal.hall_cal_pcmd = 0.0f;
 8004a68:	4b25      	ldr	r3, [pc, #148]	; (8004b00 <hall_calibrate+0x3a8>)
 8004a6a:	f04f 0200 	mov.w	r2, #0
 8004a6e:	609a      	str	r2, [r3, #8]
                         	hall_cal.hall_cal_state = 2; // success
 8004a70:	4b23      	ldr	r3, [pc, #140]	; (8004b00 <hall_calibrate+0x3a8>)
 8004a72:	2202      	movs	r2, #2
 8004a74:	629a      	str	r2, [r3, #40]	; 0x28
                             // zero
                             hall_cal.hall_cal_count = 0 ;
 8004a76:	4b22      	ldr	r3, [pc, #136]	; (8004b00 <hall_calibrate+0x3a8>)
 8004a78:	2200      	movs	r2, #0
 8004a7a:	625a      	str	r2, [r3, #36]	; 0x24
                             state.state = MOTOR_MODE;
 8004a7c:	4b21      	ldr	r3, [pc, #132]	; (8004b04 <hall_calibrate+0x3ac>)
 8004a7e:	2202      	movs	r2, #2
 8004a80:	701a      	strb	r2, [r3, #0]
                         }
                     }
                 }
             }
             hall_cal.hall_cal_pcmd = (hall_cal.hall_cal_pcmd>2*PI_F) ? hall_cal.hall_cal_pcmd-=2*PI_F : hall_cal.hall_cal_pcmd ;
 8004a82:	4b1f      	ldr	r3, [pc, #124]	; (8004b00 <hall_calibrate+0x3a8>)
 8004a84:	edd3 7a02 	vldr	s15, [r3, #8]
 8004a88:	ed9f 7a1f 	vldr	s14, [pc, #124]	; 8004b08 <hall_calibrate+0x3b0>
 8004a8c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004a90:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004a94:	dd0c      	ble.n	8004ab0 <hall_calibrate+0x358>
 8004a96:	4b1a      	ldr	r3, [pc, #104]	; (8004b00 <hall_calibrate+0x3a8>)
 8004a98:	edd3 7a02 	vldr	s15, [r3, #8]
 8004a9c:	ed9f 7a1a 	vldr	s14, [pc, #104]	; 8004b08 <hall_calibrate+0x3b0>
 8004aa0:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8004aa4:	4b16      	ldr	r3, [pc, #88]	; (8004b00 <hall_calibrate+0x3a8>)
 8004aa6:	edc3 7a02 	vstr	s15, [r3, #8]
 8004aaa:	4b15      	ldr	r3, [pc, #84]	; (8004b00 <hall_calibrate+0x3a8>)
 8004aac:	689b      	ldr	r3, [r3, #8]
 8004aae:	e001      	b.n	8004ab4 <hall_calibrate+0x35c>
 8004ab0:	4b13      	ldr	r3, [pc, #76]	; (8004b00 <hall_calibrate+0x3a8>)
 8004ab2:	689b      	ldr	r3, [r3, #8]
 8004ab4:	4a12      	ldr	r2, [pc, #72]	; (8004b00 <hall_calibrate+0x3a8>)
 8004ab6:	6093      	str	r3, [r2, #8]
             hall_cal.hall_cal_pcmd = (hall_cal.hall_cal_pcmd < 0)  ? hall_cal.hall_cal_pcmd+=2*PI_F : hall_cal.hall_cal_pcmd ;
 8004ab8:	4b11      	ldr	r3, [pc, #68]	; (8004b00 <hall_calibrate+0x3a8>)
 8004aba:	edd3 7a02 	vldr	s15, [r3, #8]
 8004abe:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8004ac2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004ac6:	d50c      	bpl.n	8004ae2 <hall_calibrate+0x38a>
 8004ac8:	4b0d      	ldr	r3, [pc, #52]	; (8004b00 <hall_calibrate+0x3a8>)
 8004aca:	edd3 7a02 	vldr	s15, [r3, #8]
 8004ace:	ed9f 7a0e 	vldr	s14, [pc, #56]	; 8004b08 <hall_calibrate+0x3b0>
 8004ad2:	ee77 7a87 	vadd.f32	s15, s15, s14
 8004ad6:	4b0a      	ldr	r3, [pc, #40]	; (8004b00 <hall_calibrate+0x3a8>)
 8004ad8:	edc3 7a02 	vstr	s15, [r3, #8]
 8004adc:	4b08      	ldr	r3, [pc, #32]	; (8004b00 <hall_calibrate+0x3a8>)
 8004ade:	689b      	ldr	r3, [r3, #8]
 8004ae0:	e001      	b.n	8004ae6 <hall_calibrate+0x38e>
 8004ae2:	4b07      	ldr	r3, [pc, #28]	; (8004b00 <hall_calibrate+0x3a8>)
 8004ae4:	689b      	ldr	r3, [r3, #8]
 8004ae6:	4a06      	ldr	r2, [pc, #24]	; (8004b00 <hall_calibrate+0x3a8>)
 8004ae8:	6093      	str	r3, [r2, #8]
             controller.p_des = hall_cal.hall_cal_pcmd ;
 8004aea:	4b05      	ldr	r3, [pc, #20]	; (8004b00 <hall_calibrate+0x3a8>)
 8004aec:	689b      	ldr	r3, [r3, #8]
 8004aee:	4a07      	ldr	r2, [pc, #28]	; (8004b0c <hall_calibrate+0x3b4>)
 8004af0:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
         }
         hall_cal.hall_preinput = hall_cal.hall_input ;
 8004af4:	4b02      	ldr	r3, [pc, #8]	; (8004b00 <hall_calibrate+0x3a8>)
 8004af6:	681b      	ldr	r3, [r3, #0]
 8004af8:	4a01      	ldr	r2, [pc, #4]	; (8004b00 <hall_calibrate+0x3a8>)
 8004afa:	6053      	str	r3, [r2, #4]
     }
 }
 8004afc:	bf00      	nop
 8004afe:	bd80      	pop	{r7, pc}
 8004b00:	20000640 	.word	0x20000640
 8004b04:	20000670 	.word	0x20000670
 8004b08:	40c90fdb 	.word	0x40c90fdb
 8004b0c:	20000794 	.word	0x20000794

08004b10 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8004b10:	b580      	push	{r7, lr}
 8004b12:	b08a      	sub	sp, #40	; 0x28
 8004b14:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004b16:	f107 0314 	add.w	r3, r7, #20
 8004b1a:	2200      	movs	r2, #0
 8004b1c:	601a      	str	r2, [r3, #0]
 8004b1e:	605a      	str	r2, [r3, #4]
 8004b20:	609a      	str	r2, [r3, #8]
 8004b22:	60da      	str	r2, [r3, #12]
 8004b24:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8004b26:	2300      	movs	r3, #0
 8004b28:	613b      	str	r3, [r7, #16]
 8004b2a:	4b3d      	ldr	r3, [pc, #244]	; (8004c20 <MX_GPIO_Init+0x110>)
 8004b2c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004b2e:	4a3c      	ldr	r2, [pc, #240]	; (8004c20 <MX_GPIO_Init+0x110>)
 8004b30:	f043 0304 	orr.w	r3, r3, #4
 8004b34:	6313      	str	r3, [r2, #48]	; 0x30
 8004b36:	4b3a      	ldr	r3, [pc, #232]	; (8004c20 <MX_GPIO_Init+0x110>)
 8004b38:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004b3a:	f003 0304 	and.w	r3, r3, #4
 8004b3e:	613b      	str	r3, [r7, #16]
 8004b40:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8004b42:	2300      	movs	r3, #0
 8004b44:	60fb      	str	r3, [r7, #12]
 8004b46:	4b36      	ldr	r3, [pc, #216]	; (8004c20 <MX_GPIO_Init+0x110>)
 8004b48:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004b4a:	4a35      	ldr	r2, [pc, #212]	; (8004c20 <MX_GPIO_Init+0x110>)
 8004b4c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004b50:	6313      	str	r3, [r2, #48]	; 0x30
 8004b52:	4b33      	ldr	r3, [pc, #204]	; (8004c20 <MX_GPIO_Init+0x110>)
 8004b54:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004b56:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004b5a:	60fb      	str	r3, [r7, #12]
 8004b5c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8004b5e:	2300      	movs	r3, #0
 8004b60:	60bb      	str	r3, [r7, #8]
 8004b62:	4b2f      	ldr	r3, [pc, #188]	; (8004c20 <MX_GPIO_Init+0x110>)
 8004b64:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004b66:	4a2e      	ldr	r2, [pc, #184]	; (8004c20 <MX_GPIO_Init+0x110>)
 8004b68:	f043 0301 	orr.w	r3, r3, #1
 8004b6c:	6313      	str	r3, [r2, #48]	; 0x30
 8004b6e:	4b2c      	ldr	r3, [pc, #176]	; (8004c20 <MX_GPIO_Init+0x110>)
 8004b70:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004b72:	f003 0301 	and.w	r3, r3, #1
 8004b76:	60bb      	str	r3, [r7, #8]
 8004b78:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8004b7a:	2300      	movs	r3, #0
 8004b7c:	607b      	str	r3, [r7, #4]
 8004b7e:	4b28      	ldr	r3, [pc, #160]	; (8004c20 <MX_GPIO_Init+0x110>)
 8004b80:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004b82:	4a27      	ldr	r2, [pc, #156]	; (8004c20 <MX_GPIO_Init+0x110>)
 8004b84:	f043 0302 	orr.w	r3, r3, #2
 8004b88:	6313      	str	r3, [r2, #48]	; 0x30
 8004b8a:	4b25      	ldr	r3, [pc, #148]	; (8004c20 <MX_GPIO_Init+0x110>)
 8004b8c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004b8e:	f003 0302 	and.w	r3, r3, #2
 8004b92:	607b      	str	r3, [r7, #4]
 8004b94:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4|GPIO_PIN_11|GPIO_PIN_15, GPIO_PIN_RESET);
 8004b96:	2200      	movs	r2, #0
 8004b98:	f648 0110 	movw	r1, #34832	; 0x8810
 8004b9c:	4821      	ldr	r0, [pc, #132]	; (8004c24 <MX_GPIO_Init+0x114>)
 8004b9e:	f003 ff8f 	bl	8008ac0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_5, GPIO_PIN_RESET);
 8004ba2:	2200      	movs	r2, #0
 8004ba4:	2120      	movs	r1, #32
 8004ba6:	4820      	ldr	r0, [pc, #128]	; (8004c28 <MX_GPIO_Init+0x118>)
 8004ba8:	f003 ff8a 	bl	8008ac0 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : PtPin */
  GPIO_InitStruct.Pin = B1_Pin;
 8004bac:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8004bb0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8004bb2:	4b1e      	ldr	r3, [pc, #120]	; (8004c2c <MX_GPIO_Init+0x11c>)
 8004bb4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004bb6:	2300      	movs	r3, #0
 8004bb8:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8004bba:	f107 0314 	add.w	r3, r7, #20
 8004bbe:	4619      	mov	r1, r3
 8004bc0:	4819      	ldr	r0, [pc, #100]	; (8004c28 <MX_GPIO_Init+0x118>)
 8004bc2:	f003 fdd1 	bl	8008768 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA4 PA11 PA15 */
  GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_11|GPIO_PIN_15;
 8004bc6:	f648 0310 	movw	r3, #34832	; 0x8810
 8004bca:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004bcc:	2301      	movs	r3, #1
 8004bce:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004bd0:	2300      	movs	r3, #0
 8004bd2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004bd4:	2303      	movs	r3, #3
 8004bd6:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004bd8:	f107 0314 	add.w	r3, r7, #20
 8004bdc:	4619      	mov	r1, r3
 8004bde:	4811      	ldr	r0, [pc, #68]	; (8004c24 <MX_GPIO_Init+0x114>)
 8004be0:	f003 fdc2 	bl	8008768 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC5 */
  GPIO_InitStruct.Pin = GPIO_PIN_5;
 8004be4:	2320      	movs	r3, #32
 8004be6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8004be8:	2301      	movs	r3, #1
 8004bea:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004bec:	2300      	movs	r3, #0
 8004bee:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8004bf0:	2303      	movs	r3, #3
 8004bf2:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004bf4:	f107 0314 	add.w	r3, r7, #20
 8004bf8:	4619      	mov	r1, r3
 8004bfa:	480b      	ldr	r0, [pc, #44]	; (8004c28 <MX_GPIO_Init+0x118>)
 8004bfc:	f003 fdb4 	bl	8008768 <HAL_GPIO_Init>

  /*Configure GPIO pin : PC6 */
  GPIO_InitStruct.Pin = GPIO_PIN_6;
 8004c00:	2340      	movs	r3, #64	; 0x40
 8004c02:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8004c04:	2300      	movs	r3, #0
 8004c06:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004c08:	2300      	movs	r3, #0
 8004c0a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004c0c:	f107 0314 	add.w	r3, r7, #20
 8004c10:	4619      	mov	r1, r3
 8004c12:	4805      	ldr	r0, [pc, #20]	; (8004c28 <MX_GPIO_Init+0x118>)
 8004c14:	f003 fda8 	bl	8008768 <HAL_GPIO_Init>

}
 8004c18:	bf00      	nop
 8004c1a:	3728      	adds	r7, #40	; 0x28
 8004c1c:	46bd      	mov	sp, r7
 8004c1e:	bd80      	pop	{r7, pc}
 8004c20:	40023800 	.word	0x40023800
 8004c24:	40020000 	.word	0x40020000
 8004c28:	40020800 	.word	0x40020800
 8004c2c:	10210000 	.word	0x10210000

08004c30 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8004c30:	b580      	push	{r7, lr}
 8004c32:	b088      	sub	sp, #32
 8004c34:	af08      	add	r7, sp, #32
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8004c36:	f002 f8f5 	bl	8006e24 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8004c3a:	f000 fb39 	bl	80052b0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8004c3e:	f7ff ff67 	bl	8004b10 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8004c42:	f002 f827 	bl	8006c94 <MX_USART2_UART_Init>
  MX_TIM1_Init();
 8004c46:	f001 ff0b 	bl	8006a60 <MX_TIM1_Init>
  MX_CAN1_Init();
 8004c4a:	f7fc ff5f 	bl	8001b0c <MX_CAN1_Init>
  MX_SPI1_Init();
 8004c4e:	f001 f817 	bl	8005c80 <MX_SPI1_Init>
  MX_SPI3_Init();
 8004c52:	f001 f84d 	bl	8005cf0 <MX_SPI3_Init>
  MX_ADC1_Init();
 8004c56:	f7fc f9e9 	bl	800102c <MX_ADC1_Init>
  MX_ADC2_Init();
 8004c5a:	f7fc fa51 	bl	8001100 <MX_ADC2_Init>
  MX_ADC3_Init();
 8004c5e:	f7fc fa99 	bl	8001194 <MX_ADC3_Init>
  /* USER CODE BEGIN 2 */

  /* Load settings from flash */
  preference_writer_init(&prefs, 6);
 8004c62:	2106      	movs	r1, #6
 8004c64:	48b9      	ldr	r0, [pc, #740]	; (8004f4c <main+0x31c>)
 8004c66:	f000 ff4f 	bl	8005b08 <preference_writer_init>
  preference_writer_load(prefs);
 8004c6a:	4bb8      	ldr	r3, [pc, #736]	; (8004f4c <main+0x31c>)
 8004c6c:	691a      	ldr	r2, [r3, #16]
 8004c6e:	9200      	str	r2, [sp, #0]
 8004c70:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8004c72:	f000 ffb3 	bl	8005bdc <preference_writer_load>

  /* Sanitize configs in case flash is empty*/
  if(E_ZERO==-1)                                   {E_ZERO = 0;}
 8004c76:	4bb6      	ldr	r3, [pc, #728]	; (8004f50 <main+0x320>)
 8004c78:	695b      	ldr	r3, [r3, #20]
 8004c7a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004c7e:	d102      	bne.n	8004c86 <main+0x56>
 8004c80:	4bb3      	ldr	r3, [pc, #716]	; (8004f50 <main+0x320>)
 8004c82:	2200      	movs	r2, #0
 8004c84:	615a      	str	r2, [r3, #20]
  if(M_ZERO==-1)                                   {M_ZERO = 0;}
 8004c86:	4bb2      	ldr	r3, [pc, #712]	; (8004f50 <main+0x320>)
 8004c88:	691b      	ldr	r3, [r3, #16]
 8004c8a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004c8e:	d102      	bne.n	8004c96 <main+0x66>
 8004c90:	4baf      	ldr	r3, [pc, #700]	; (8004f50 <main+0x320>)
 8004c92:	2200      	movs	r2, #0
 8004c94:	611a      	str	r2, [r3, #16]
  if(isnan(GR) || GR==-1)                          {GR = 6.0f;}
 8004c96:	4baf      	ldr	r3, [pc, #700]	; (8004f54 <main+0x324>)
 8004c98:	edd3 7a11 	vldr	s15, [r3, #68]	; 0x44
 8004c9c:	eef4 7a67 	vcmp.f32	s15, s15
 8004ca0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004ca4:	d609      	bvs.n	8004cba <main+0x8a>
 8004ca6:	4bab      	ldr	r3, [pc, #684]	; (8004f54 <main+0x324>)
 8004ca8:	edd3 7a11 	vldr	s15, [r3, #68]	; 0x44
 8004cac:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 8004cb0:	eef4 7a47 	vcmp.f32	s15, s14
 8004cb4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004cb8:	d102      	bne.n	8004cc0 <main+0x90>
 8004cba:	4ba6      	ldr	r3, [pc, #664]	; (8004f54 <main+0x324>)
 8004cbc:	4aa6      	ldr	r2, [pc, #664]	; (8004f58 <main+0x328>)
 8004cbe:	645a      	str	r2, [r3, #68]	; 0x44
  if(isnan(KT) || KT==-1)                          {KT = 0.08f;}
 8004cc0:	4ba4      	ldr	r3, [pc, #656]	; (8004f54 <main+0x324>)
 8004cc2:	edd3 7a0e 	vldr	s15, [r3, #56]	; 0x38
 8004cc6:	eef4 7a67 	vcmp.f32	s15, s15
 8004cca:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004cce:	d609      	bvs.n	8004ce4 <main+0xb4>
 8004cd0:	4ba0      	ldr	r3, [pc, #640]	; (8004f54 <main+0x324>)
 8004cd2:	edd3 7a0e 	vldr	s15, [r3, #56]	; 0x38
 8004cd6:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 8004cda:	eef4 7a47 	vcmp.f32	s15, s14
 8004cde:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004ce2:	d102      	bne.n	8004cea <main+0xba>
 8004ce4:	4b9b      	ldr	r3, [pc, #620]	; (8004f54 <main+0x324>)
 8004ce6:	4a9d      	ldr	r2, [pc, #628]	; (8004f5c <main+0x32c>)
 8004ce8:	639a      	str	r2, [r3, #56]	; 0x38
  if(isnan(I_BW) || I_BW==-1)                      {I_BW = 1000;}
 8004cea:	4b9a      	ldr	r3, [pc, #616]	; (8004f54 <main+0x324>)
 8004cec:	edd3 7a02 	vldr	s15, [r3, #8]
 8004cf0:	eef4 7a67 	vcmp.f32	s15, s15
 8004cf4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004cf8:	d609      	bvs.n	8004d0e <main+0xde>
 8004cfa:	4b96      	ldr	r3, [pc, #600]	; (8004f54 <main+0x324>)
 8004cfc:	edd3 7a02 	vldr	s15, [r3, #8]
 8004d00:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 8004d04:	eef4 7a47 	vcmp.f32	s15, s14
 8004d08:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004d0c:	d102      	bne.n	8004d14 <main+0xe4>
 8004d0e:	4b91      	ldr	r3, [pc, #580]	; (8004f54 <main+0x324>)
 8004d10:	4a93      	ldr	r2, [pc, #588]	; (8004f60 <main+0x330>)
 8004d12:	609a      	str	r2, [r3, #8]
  if(isnan(I_MAX) || I_MAX ==-1)                   {I_MAX = 40;}
 8004d14:	4b8f      	ldr	r3, [pc, #572]	; (8004f54 <main+0x324>)
 8004d16:	edd3 7a03 	vldr	s15, [r3, #12]
 8004d1a:	eef4 7a67 	vcmp.f32	s15, s15
 8004d1e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004d22:	d609      	bvs.n	8004d38 <main+0x108>
 8004d24:	4b8b      	ldr	r3, [pc, #556]	; (8004f54 <main+0x324>)
 8004d26:	edd3 7a03 	vldr	s15, [r3, #12]
 8004d2a:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 8004d2e:	eef4 7a47 	vcmp.f32	s15, s14
 8004d32:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004d36:	d102      	bne.n	8004d3e <main+0x10e>
 8004d38:	4b86      	ldr	r3, [pc, #536]	; (8004f54 <main+0x324>)
 8004d3a:	4a8a      	ldr	r2, [pc, #552]	; (8004f64 <main+0x334>)
 8004d3c:	60da      	str	r2, [r3, #12]
  if(isnan(P_MAX))                                 {P_MAX = 6.283f;}
 8004d3e:	4b85      	ldr	r3, [pc, #532]	; (8004f54 <main+0x324>)
 8004d40:	edd3 7a14 	vldr	s15, [r3, #80]	; 0x50
 8004d44:	eef4 7a67 	vcmp.f32	s15, s15
 8004d48:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004d4c:	d702      	bvc.n	8004d54 <main+0x124>
 8004d4e:	4b81      	ldr	r3, [pc, #516]	; (8004f54 <main+0x324>)
 8004d50:	4a85      	ldr	r2, [pc, #532]	; (8004f68 <main+0x338>)
 8004d52:	651a      	str	r2, [r3, #80]	; 0x50
  if(isnan(P_MIN))                                 {P_MIN = 0.0f;}
 8004d54:	4b7f      	ldr	r3, [pc, #508]	; (8004f54 <main+0x324>)
 8004d56:	edd3 7a13 	vldr	s15, [r3, #76]	; 0x4c
 8004d5a:	eef4 7a67 	vcmp.f32	s15, s15
 8004d5e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004d62:	d703      	bvc.n	8004d6c <main+0x13c>
 8004d64:	4b7b      	ldr	r3, [pc, #492]	; (8004f54 <main+0x324>)
 8004d66:	f04f 0200 	mov.w	r2, #0
 8004d6a:	64da      	str	r2, [r3, #76]	; 0x4c
  if(isnan(V_MAX))                                 {V_MAX = 45.0f;}
 8004d6c:	4b79      	ldr	r3, [pc, #484]	; (8004f54 <main+0x324>)
 8004d6e:	edd3 7a16 	vldr	s15, [r3, #88]	; 0x58
 8004d72:	eef4 7a67 	vcmp.f32	s15, s15
 8004d76:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004d7a:	d702      	bvc.n	8004d82 <main+0x152>
 8004d7c:	4b75      	ldr	r3, [pc, #468]	; (8004f54 <main+0x324>)
 8004d7e:	4a7b      	ldr	r2, [pc, #492]	; (8004f6c <main+0x33c>)
 8004d80:	659a      	str	r2, [r3, #88]	; 0x58
  if(isnan(V_MIN))                                 {V_MIN = -45.0f;}
 8004d82:	4b74      	ldr	r3, [pc, #464]	; (8004f54 <main+0x324>)
 8004d84:	edd3 7a15 	vldr	s15, [r3, #84]	; 0x54
 8004d88:	eef4 7a67 	vcmp.f32	s15, s15
 8004d8c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004d90:	d702      	bvc.n	8004d98 <main+0x168>
 8004d92:	4b70      	ldr	r3, [pc, #448]	; (8004f54 <main+0x324>)
 8004d94:	4a76      	ldr	r2, [pc, #472]	; (8004f70 <main+0x340>)
 8004d96:	655a      	str	r2, [r3, #84]	; 0x54
  if(isnan(KP_MAX) || KP_MAX==-1)                  {KP_MAX = 500.0f;}
 8004d98:	4b6e      	ldr	r3, [pc, #440]	; (8004f54 <main+0x324>)
 8004d9a:	edd3 7a17 	vldr	s15, [r3, #92]	; 0x5c
 8004d9e:	eef4 7a67 	vcmp.f32	s15, s15
 8004da2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004da6:	d609      	bvs.n	8004dbc <main+0x18c>
 8004da8:	4b6a      	ldr	r3, [pc, #424]	; (8004f54 <main+0x324>)
 8004daa:	edd3 7a17 	vldr	s15, [r3, #92]	; 0x5c
 8004dae:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 8004db2:	eef4 7a47 	vcmp.f32	s15, s14
 8004db6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004dba:	d102      	bne.n	8004dc2 <main+0x192>
 8004dbc:	4b65      	ldr	r3, [pc, #404]	; (8004f54 <main+0x324>)
 8004dbe:	4a6d      	ldr	r2, [pc, #436]	; (8004f74 <main+0x344>)
 8004dc0:	65da      	str	r2, [r3, #92]	; 0x5c
  if(isnan(KI_MAX) || KI_MAX==-1)                  {KI_MAX = 0.0f;}
 8004dc2:	4b64      	ldr	r3, [pc, #400]	; (8004f54 <main+0x324>)
 8004dc4:	edd3 7a18 	vldr	s15, [r3, #96]	; 0x60
 8004dc8:	eef4 7a67 	vcmp.f32	s15, s15
 8004dcc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004dd0:	d609      	bvs.n	8004de6 <main+0x1b6>
 8004dd2:	4b60      	ldr	r3, [pc, #384]	; (8004f54 <main+0x324>)
 8004dd4:	edd3 7a18 	vldr	s15, [r3, #96]	; 0x60
 8004dd8:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 8004ddc:	eef4 7a47 	vcmp.f32	s15, s14
 8004de0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004de4:	d103      	bne.n	8004dee <main+0x1be>
 8004de6:	4b5b      	ldr	r3, [pc, #364]	; (8004f54 <main+0x324>)
 8004de8:	f04f 0200 	mov.w	r2, #0
 8004dec:	661a      	str	r2, [r3, #96]	; 0x60
  if(isnan(KD_MAX) || KD_MAX==-1)                  {KD_MAX = 5.0f;}
 8004dee:	4b59      	ldr	r3, [pc, #356]	; (8004f54 <main+0x324>)
 8004df0:	edd3 7a19 	vldr	s15, [r3, #100]	; 0x64
 8004df4:	eef4 7a67 	vcmp.f32	s15, s15
 8004df8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004dfc:	d609      	bvs.n	8004e12 <main+0x1e2>
 8004dfe:	4b55      	ldr	r3, [pc, #340]	; (8004f54 <main+0x324>)
 8004e00:	edd3 7a19 	vldr	s15, [r3, #100]	; 0x64
 8004e04:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 8004e08:	eef4 7a47 	vcmp.f32	s15, s14
 8004e0c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004e10:	d102      	bne.n	8004e18 <main+0x1e8>
 8004e12:	4b50      	ldr	r3, [pc, #320]	; (8004f54 <main+0x324>)
 8004e14:	4a58      	ldr	r2, [pc, #352]	; (8004f78 <main+0x348>)
 8004e16:	665a      	str	r2, [r3, #100]	; 0x64
  if(isnan(I_FW_MAX) || I_FW_MAX ==-1)             {I_FW_MAX = 0.0f;}
 8004e18:	4b4e      	ldr	r3, [pc, #312]	; (8004f54 <main+0x324>)
 8004e1a:	edd3 7a06 	vldr	s15, [r3, #24]
 8004e1e:	eef4 7a67 	vcmp.f32	s15, s15
 8004e22:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004e26:	d609      	bvs.n	8004e3c <main+0x20c>
 8004e28:	4b4a      	ldr	r3, [pc, #296]	; (8004f54 <main+0x324>)
 8004e2a:	edd3 7a06 	vldr	s15, [r3, #24]
 8004e2e:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 8004e32:	eef4 7a47 	vcmp.f32	s15, s14
 8004e36:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004e3a:	d103      	bne.n	8004e44 <main+0x214>
 8004e3c:	4b45      	ldr	r3, [pc, #276]	; (8004f54 <main+0x324>)
 8004e3e:	f04f 0200 	mov.w	r2, #0
 8004e42:	619a      	str	r2, [r3, #24]
  if(isnan(I_MAX_CONT) || I_MAX_CONT==-1)          {I_MAX_CONT = 14.0f;}
 8004e44:	4b43      	ldr	r3, [pc, #268]	; (8004f54 <main+0x324>)
 8004e46:	edd3 7a09 	vldr	s15, [r3, #36]	; 0x24
 8004e4a:	eef4 7a67 	vcmp.f32	s15, s15
 8004e4e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004e52:	d609      	bvs.n	8004e68 <main+0x238>
 8004e54:	4b3f      	ldr	r3, [pc, #252]	; (8004f54 <main+0x324>)
 8004e56:	edd3 7a09 	vldr	s15, [r3, #36]	; 0x24
 8004e5a:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 8004e5e:	eef4 7a47 	vcmp.f32	s15, s14
 8004e62:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004e66:	d102      	bne.n	8004e6e <main+0x23e>
 8004e68:	4b3a      	ldr	r3, [pc, #232]	; (8004f54 <main+0x324>)
 8004e6a:	4a44      	ldr	r2, [pc, #272]	; (8004f7c <main+0x34c>)
 8004e6c:	625a      	str	r2, [r3, #36]	; 0x24
  if(isnan(I_CAL) || I_CAL==-1)                    {I_CAL = 5.0f;}
 8004e6e:	4b39      	ldr	r3, [pc, #228]	; (8004f54 <main+0x324>)
 8004e70:	edd3 7a12 	vldr	s15, [r3, #72]	; 0x48
 8004e74:	eef4 7a67 	vcmp.f32	s15, s15
 8004e78:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004e7c:	d609      	bvs.n	8004e92 <main+0x262>
 8004e7e:	4b35      	ldr	r3, [pc, #212]	; (8004f54 <main+0x324>)
 8004e80:	edd3 7a12 	vldr	s15, [r3, #72]	; 0x48
 8004e84:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 8004e88:	eef4 7a47 	vcmp.f32	s15, s14
 8004e8c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004e90:	d102      	bne.n	8004e98 <main+0x268>
 8004e92:	4b30      	ldr	r3, [pc, #192]	; (8004f54 <main+0x324>)
 8004e94:	4a38      	ldr	r2, [pc, #224]	; (8004f78 <main+0x348>)
 8004e96:	649a      	str	r2, [r3, #72]	; 0x48
  if(HALL_CAL_DIR==-1)                             {HALL_CAL_DIR = 1;}
 8004e98:	4b2d      	ldr	r3, [pc, #180]	; (8004f50 <main+0x320>)
 8004e9a:	699b      	ldr	r3, [r3, #24]
 8004e9c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004ea0:	d102      	bne.n	8004ea8 <main+0x278>
 8004ea2:	4b2b      	ldr	r3, [pc, #172]	; (8004f50 <main+0x320>)
 8004ea4:	2201      	movs	r2, #1
 8004ea6:	619a      	str	r2, [r3, #24]
  if(isnan(HALL_CAL_OFFSET) || HALL_CAL_OFFSET==-1){HALL_CAL_OFFSET = 0.0f;}
 8004ea8:	4b2a      	ldr	r3, [pc, #168]	; (8004f54 <main+0x324>)
 8004eaa:	edd3 7a1a 	vldr	s15, [r3, #104]	; 0x68
 8004eae:	eef4 7a67 	vcmp.f32	s15, s15
 8004eb2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004eb6:	d609      	bvs.n	8004ecc <main+0x29c>
 8004eb8:	4b26      	ldr	r3, [pc, #152]	; (8004f54 <main+0x324>)
 8004eba:	edd3 7a1a 	vldr	s15, [r3, #104]	; 0x68
 8004ebe:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 8004ec2:	eef4 7a47 	vcmp.f32	s15, s14
 8004ec6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004eca:	d103      	bne.n	8004ed4 <main+0x2a4>
 8004ecc:	4b21      	ldr	r3, [pc, #132]	; (8004f54 <main+0x324>)
 8004ece:	f04f 0200 	mov.w	r2, #0
 8004ed2:	669a      	str	r2, [r3, #104]	; 0x68
  if(isnan(HALL_CAL_SPEED) || HALL_CAL_SPEED==-1)  {HALL_CAL_SPEED = 0.25f;}
 8004ed4:	4b1f      	ldr	r3, [pc, #124]	; (8004f54 <main+0x324>)
 8004ed6:	edd3 7a1b 	vldr	s15, [r3, #108]	; 0x6c
 8004eda:	eef4 7a67 	vcmp.f32	s15, s15
 8004ede:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004ee2:	d609      	bvs.n	8004ef8 <main+0x2c8>
 8004ee4:	4b1b      	ldr	r3, [pc, #108]	; (8004f54 <main+0x324>)
 8004ee6:	edd3 7a1b 	vldr	s15, [r3, #108]	; 0x6c
 8004eea:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 8004eee:	eef4 7a47 	vcmp.f32	s15, s14
 8004ef2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004ef6:	d103      	bne.n	8004f00 <main+0x2d0>
 8004ef8:	4b16      	ldr	r3, [pc, #88]	; (8004f54 <main+0x324>)
 8004efa:	f04f 527a 	mov.w	r2, #1048576000	; 0x3e800000
 8004efe:	66da      	str	r2, [r3, #108]	; 0x6c
  if(CAN_ID==-1)                                   {CAN_ID = 1;}
 8004f00:	4b13      	ldr	r3, [pc, #76]	; (8004f50 <main+0x320>)
 8004f02:	685b      	ldr	r3, [r3, #4]
 8004f04:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004f08:	d102      	bne.n	8004f10 <main+0x2e0>
 8004f0a:	4b11      	ldr	r3, [pc, #68]	; (8004f50 <main+0x320>)
 8004f0c:	2201      	movs	r2, #1
 8004f0e:	605a      	str	r2, [r3, #4]
  if(CAN_MASTER==-1)                               {CAN_MASTER = 0;}
 8004f10:	4b0f      	ldr	r3, [pc, #60]	; (8004f50 <main+0x320>)
 8004f12:	689b      	ldr	r3, [r3, #8]
 8004f14:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004f18:	d102      	bne.n	8004f20 <main+0x2f0>
 8004f1a:	4b0d      	ldr	r3, [pc, #52]	; (8004f50 <main+0x320>)
 8004f1c:	2200      	movs	r2, #0
 8004f1e:	609a      	str	r2, [r3, #8]
  if(CAN_TIMEOUT==-1)                              {CAN_TIMEOUT = 0;}
 8004f20:	4b0b      	ldr	r3, [pc, #44]	; (8004f50 <main+0x320>)
 8004f22:	68db      	ldr	r3, [r3, #12]
 8004f24:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004f28:	d102      	bne.n	8004f30 <main+0x300>
 8004f2a:	4b09      	ldr	r3, [pc, #36]	; (8004f50 <main+0x320>)
 8004f2c:	2200      	movs	r2, #0
 8004f2e:	60da      	str	r2, [r3, #12]
  if(isnan(R_NOMINAL) || R_NOMINAL==-1)            {R_NOMINAL = 0.0f;}
 8004f30:	4b08      	ldr	r3, [pc, #32]	; (8004f54 <main+0x324>)
 8004f32:	edd3 7a07 	vldr	s15, [r3, #28]
 8004f36:	eef4 7a67 	vcmp.f32	s15, s15
 8004f3a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004f3e:	d624      	bvs.n	8004f8a <main+0x35a>
 8004f40:	4b04      	ldr	r3, [pc, #16]	; (8004f54 <main+0x324>)
 8004f42:	edd3 7a07 	vldr	s15, [r3, #28]
 8004f46:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 8004f4a:	e019      	b.n	8004f80 <main+0x350>
 8004f4c:	20000680 	.word	0x20000680
 8004f50:	20008fac 	.word	0x20008fac
 8004f54:	20000694 	.word	0x20000694
 8004f58:	40c00000 	.word	0x40c00000
 8004f5c:	3da3d70a 	.word	0x3da3d70a
 8004f60:	447a0000 	.word	0x447a0000
 8004f64:	42200000 	.word	0x42200000
 8004f68:	40c90e56 	.word	0x40c90e56
 8004f6c:	42340000 	.word	0x42340000
 8004f70:	c2340000 	.word	0xc2340000
 8004f74:	43fa0000 	.word	0x43fa0000
 8004f78:	40a00000 	.word	0x40a00000
 8004f7c:	41600000 	.word	0x41600000
 8004f80:	eef4 7a47 	vcmp.f32	s15, s14
 8004f84:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004f88:	d103      	bne.n	8004f92 <main+0x362>
 8004f8a:	4bab      	ldr	r3, [pc, #684]	; (8005238 <main+0x608>)
 8004f8c:	f04f 0200 	mov.w	r2, #0
 8004f90:	61da      	str	r2, [r3, #28]
  if(isnan(TEMP_MAX) || TEMP_MAX==-1)              {TEMP_MAX = 125.0f;}
 8004f92:	4ba9      	ldr	r3, [pc, #676]	; (8005238 <main+0x608>)
 8004f94:	edd3 7a08 	vldr	s15, [r3, #32]
 8004f98:	eef4 7a67 	vcmp.f32	s15, s15
 8004f9c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004fa0:	d609      	bvs.n	8004fb6 <main+0x386>
 8004fa2:	4ba5      	ldr	r3, [pc, #660]	; (8005238 <main+0x608>)
 8004fa4:	edd3 7a08 	vldr	s15, [r3, #32]
 8004fa8:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 8004fac:	eef4 7a47 	vcmp.f32	s15, s14
 8004fb0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004fb4:	d102      	bne.n	8004fbc <main+0x38c>
 8004fb6:	4ba0      	ldr	r3, [pc, #640]	; (8005238 <main+0x608>)
 8004fb8:	4aa0      	ldr	r2, [pc, #640]	; (800523c <main+0x60c>)
 8004fba:	621a      	str	r2, [r3, #32]
  if(isnan(PPAIRS) || PPAIRS==-1)                  {PPAIRS = 21.0f;}
 8004fbc:	4b9e      	ldr	r3, [pc, #632]	; (8005238 <main+0x608>)
 8004fbe:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 8004fc2:	eef4 7a67 	vcmp.f32	s15, s15
 8004fc6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004fca:	d609      	bvs.n	8004fe0 <main+0x3b0>
 8004fcc:	4b9a      	ldr	r3, [pc, #616]	; (8005238 <main+0x608>)
 8004fce:	edd3 7a0a 	vldr	s15, [r3, #40]	; 0x28
 8004fd2:	eebf 7a00 	vmov.f32	s14, #240	; 0xbf800000 -1.0
 8004fd6:	eef4 7a47 	vcmp.f32	s15, s14
 8004fda:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004fde:	d102      	bne.n	8004fe6 <main+0x3b6>
 8004fe0:	4b95      	ldr	r3, [pc, #596]	; (8005238 <main+0x608>)
 8004fe2:	4a97      	ldr	r2, [pc, #604]	; (8005240 <main+0x610>)
 8004fe4:	629a      	str	r2, [r3, #40]	; 0x28

//  printf("\r\nFirmware Version Number: %.2f\r\n", VERSION_NUM);
  printf("\nFirmware Version:  %s\n", FIRMWARE_VERSION);
 8004fe6:	4997      	ldr	r1, [pc, #604]	; (8005244 <main+0x614>)
 8004fe8:	4897      	ldr	r0, [pc, #604]	; (8005248 <main+0x618>)
 8004fea:	f007 fd45 	bl	800ca78 <iprintf>
  printf("\nBuild Date:  %s\n", FIRMWARE_DATE);
 8004fee:	4997      	ldr	r1, [pc, #604]	; (800524c <main+0x61c>)
 8004ff0:	4897      	ldr	r0, [pc, #604]	; (8005250 <main+0x620>)
 8004ff2:	f007 fd41 	bl	800ca78 <iprintf>
  printf("Build Time:  %s\n", FIRMWARE_TIME);
 8004ff6:	4997      	ldr	r1, [pc, #604]	; (8005254 <main+0x624>)
 8004ff8:	4897      	ldr	r0, [pc, #604]	; (8005258 <main+0x628>)
 8004ffa:	f007 fd3d 	bl	800ca78 <iprintf>
  printf("\nAuthor:  %s\n", AUTHOR_NAME);
 8004ffe:	4997      	ldr	r1, [pc, #604]	; (800525c <main+0x62c>)
 8005000:	4897      	ldr	r0, [pc, #604]	; (8005260 <main+0x630>)
 8005002:	f007 fd39 	bl	800ca78 <iprintf>
  printf("\nModification Info:  %s\n", MODIFICATION_INFO);
 8005006:	4997      	ldr	r1, [pc, #604]	; (8005264 <main+0x634>)
 8005008:	4897      	ldr	r0, [pc, #604]	; (8005268 <main+0x638>)
 800500a:	f007 fd35 	bl	800ca78 <iprintf>
  }
  else{

  }

  init_controller_params(&controller);
 800500e:	4897      	ldr	r0, [pc, #604]	; (800526c <main+0x63c>)
 8005010:	f7fd fde2 	bl	8002bd8 <init_controller_params>

  /* calibration "encoder" zeroing */
  memset(&comm_encoder_cal.cal_position, 0, sizeof(EncoderStruct));
 8005014:	f44f 7238 	mov.w	r2, #736	; 0x2e0
 8005018:	2100      	movs	r1, #0
 800501a:	4895      	ldr	r0, [pc, #596]	; (8005270 <main+0x640>)
 800501c:	f007 f8ba 	bl	800c194 <memset>

  /* initialize the parameters of hall sensor */
  hall_cal.hall_input = 1;
 8005020:	4b94      	ldr	r3, [pc, #592]	; (8005274 <main+0x644>)
 8005022:	2201      	movs	r2, #1
 8005024:	601a      	str	r2, [r3, #0]
  hall_cal.hall_preinput = 1;
 8005026:	4b93      	ldr	r3, [pc, #588]	; (8005274 <main+0x644>)
 8005028:	2201      	movs	r2, #1
 800502a:	605a      	str	r2, [r3, #4]
  hall_cal.hall_cal_pcmd = 0;
 800502c:	4b91      	ldr	r3, [pc, #580]	; (8005274 <main+0x644>)
 800502e:	f04f 0200 	mov.w	r2, #0
 8005032:	609a      	str	r2, [r3, #8]
  hall_cal.hall_cal_speed = 0.25; // rad/s
 8005034:	4b8f      	ldr	r3, [pc, #572]	; (8005274 <main+0x644>)
 8005036:	f04f 527a 	mov.w	r2, #1048576000	; 0x3e800000
 800503a:	60da      	str	r2, [r3, #12]
  hall_cal.hall_present_pos = 0; // calibrate the previous position of encoder
 800503c:	4b8d      	ldr	r3, [pc, #564]	; (8005274 <main+0x644>)
 800503e:	f04f 0200 	mov.w	r2, #0
 8005042:	611a      	str	r2, [r3, #16]
  hall_cal.hall_in_pos = 0;  // read the position from 1 to 0 (magnet enters the area of hall sensor)
 8005044:	4b8b      	ldr	r3, [pc, #556]	; (8005274 <main+0x644>)
 8005046:	f04f 0200 	mov.w	r2, #0
 800504a:	615a      	str	r2, [r3, #20]
  hall_cal.hall_out_pos = 0; // read the position from 0 to 1 (magnet exits the area of hall sensor)
 800504c:	4b89      	ldr	r3, [pc, #548]	; (8005274 <main+0x644>)
 800504e:	f04f 0200 	mov.w	r2, #0
 8005052:	619a      	str	r2, [r3, #24]
  hall_cal.hall_mid_pos = 0;
 8005054:	4b87      	ldr	r3, [pc, #540]	; (8005274 <main+0x644>)
 8005056:	f04f 0200 	mov.w	r2, #0
 800505a:	61da      	str	r2, [r3, #28]
  hall_cal. hall_cal_offset = 0; // rad
 800505c:	4b85      	ldr	r3, [pc, #532]	; (8005274 <main+0x644>)
 800505e:	f04f 0200 	mov.w	r2, #0
 8005062:	621a      	str	r2, [r3, #32]
  hall_cal.hall_cal_count = 0;
 8005064:	4b83      	ldr	r3, [pc, #524]	; (8005274 <main+0x644>)
 8005066:	2200      	movs	r2, #0
 8005068:	625a      	str	r2, [r3, #36]	; 0x24
  hall_cal.hall_cal_state = 0;
 800506a:	4b82      	ldr	r3, [pc, #520]	; (8005274 <main+0x644>)
 800506c:	2200      	movs	r2, #0
 800506e:	629a      	str	r2, [r3, #40]	; 0x28

  /* commutation encoder setup */
  comm_encoder.m_zero = M_ZERO;
 8005070:	4b81      	ldr	r3, [pc, #516]	; (8005278 <main+0x648>)
 8005072:	691b      	ldr	r3, [r3, #16]
 8005074:	4a81      	ldr	r2, [pc, #516]	; (800527c <main+0x64c>)
 8005076:	f8c2 30d4 	str.w	r3, [r2, #212]	; 0xd4
  comm_encoder.e_zero = E_ZERO;
 800507a:	4b7f      	ldr	r3, [pc, #508]	; (8005278 <main+0x648>)
 800507c:	695b      	ldr	r3, [r3, #20]
 800507e:	4a7f      	ldr	r2, [pc, #508]	; (800527c <main+0x64c>)
 8005080:	f8c2 30d8 	str.w	r3, [r2, #216]	; 0xd8
  comm_encoder.ppairs = PPAIRS;
 8005084:	4b6c      	ldr	r3, [pc, #432]	; (8005238 <main+0x608>)
 8005086:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005088:	4a7c      	ldr	r2, [pc, #496]	; (800527c <main+0x64c>)
 800508a:	6693      	str	r3, [r2, #104]	; 0x68

  if(EN_ENC_LINEARIZATION){memcpy(&comm_encoder.offset_lut, &ENCODER_LUT, sizeof(comm_encoder.offset_lut));}	// Copy the linearization lookup table
 800508c:	4b7b      	ldr	r3, [pc, #492]	; (800527c <main+0x64c>)
 800508e:	4a7a      	ldr	r2, [pc, #488]	; (8005278 <main+0x648>)
 8005090:	33dc      	adds	r3, #220	; 0xdc
 8005092:	f102 011c 	add.w	r1, r2, #28
 8005096:	f44f 7200 	mov.w	r2, #512	; 0x200
 800509a:	4618      	mov	r0, r3
 800509c:	f007 f86c 	bl	800c178 <memcpy>
  else{memset(&comm_encoder.offset_lut, 0, sizeof(comm_encoder.offset_lut));}
  ps_warmup(&comm_encoder, 100);			// clear the noisy data when the encoder first turns on
 80050a0:	2164      	movs	r1, #100	; 0x64
 80050a2:	4876      	ldr	r0, [pc, #472]	; (800527c <main+0x64c>)
 80050a4:	f000 fb1e 	bl	80056e4 <ps_warmup>

  //for(int i = 0; i<128; i++){printf("%d\r\n", comm_encoder.offset_lut[i]);}

  /* Turn on ADCs */
  HAL_ADC_Start(&hadc1);
 80050a8:	4875      	ldr	r0, [pc, #468]	; (8005280 <main+0x650>)
 80050aa:	f001 ff95 	bl	8006fd8 <HAL_ADC_Start>
  HAL_ADC_Start(&hadc2);
 80050ae:	4875      	ldr	r0, [pc, #468]	; (8005284 <main+0x654>)
 80050b0:	f001 ff92 	bl	8006fd8 <HAL_ADC_Start>
  HAL_ADC_Start(&hadc3);
 80050b4:	4874      	ldr	r0, [pc, #464]	; (8005288 <main+0x658>)
 80050b6:	f001 ff8f 	bl	8006fd8 <HAL_ADC_Start>

  /* DRV8323 setup */
  DRV_CS_HIGH; 	// CS high
 80050ba:	2201      	movs	r2, #1
 80050bc:	2110      	movs	r1, #16
 80050be:	4873      	ldr	r0, [pc, #460]	; (800528c <main+0x65c>)
 80050c0:	f003 fcfe 	bl	8008ac0 <HAL_GPIO_WritePin>
  GPIO_ENABLE;   // GPIO ENABLE_PIN HIGH
 80050c4:	2201      	movs	r2, #1
 80050c6:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80050ca:	4870      	ldr	r0, [pc, #448]	; (800528c <main+0x65c>)
 80050cc:	f003 fcf8 	bl	8008ac0 <HAL_GPIO_WritePin>
  HAL_Delay(1);
 80050d0:	2001      	movs	r0, #1
 80050d2:	f001 ff19 	bl	8006f08 <HAL_Delay>
  drv_calibrate(drv);
 80050d6:	4b6e      	ldr	r3, [pc, #440]	; (8005290 <main+0x660>)
 80050d8:	681a      	ldr	r2, [r3, #0]
 80050da:	2100      	movs	r1, #0
 80050dc:	4611      	mov	r1, r2
 80050de:	889a      	ldrh	r2, [r3, #4]
 80050e0:	2300      	movs	r3, #0
 80050e2:	f362 030f 	bfi	r3, r2, #0, #16
 80050e6:	4608      	mov	r0, r1
 80050e8:	4619      	mov	r1, r3
 80050ea:	f7fd f894 	bl	8002216 <drv_calibrate>
  HAL_Delay(1);
 80050ee:	2001      	movs	r0, #1
 80050f0:	f001 ff0a 	bl	8006f08 <HAL_Delay>
  drv_write_DCR(drv, 0x0, 0x0, 0x0, PWM_MODE_3X, 0x0, 0x0, 0x0, 0x0, 0x1);
 80050f4:	4b66      	ldr	r3, [pc, #408]	; (8005290 <main+0x660>)
 80050f6:	2201      	movs	r2, #1
 80050f8:	9206      	str	r2, [sp, #24]
 80050fa:	2200      	movs	r2, #0
 80050fc:	9205      	str	r2, [sp, #20]
 80050fe:	2200      	movs	r2, #0
 8005100:	9204      	str	r2, [sp, #16]
 8005102:	2200      	movs	r2, #0
 8005104:	9203      	str	r2, [sp, #12]
 8005106:	2200      	movs	r2, #0
 8005108:	9202      	str	r2, [sp, #8]
 800510a:	2201      	movs	r2, #1
 800510c:	9201      	str	r2, [sp, #4]
 800510e:	2200      	movs	r2, #0
 8005110:	9200      	str	r2, [sp, #0]
 8005112:	681a      	ldr	r2, [r3, #0]
 8005114:	2000      	movs	r0, #0
 8005116:	4610      	mov	r0, r2
 8005118:	889b      	ldrh	r3, [r3, #4]
 800511a:	2100      	movs	r1, #0
 800511c:	f363 010f 	bfi	r1, r3, #0, #16
 8005120:	2300      	movs	r3, #0
 8005122:	2200      	movs	r2, #0
 8005124:	f7fc ff91 	bl	800204a <drv_write_DCR>
  HAL_Delay(1);
 8005128:	2001      	movs	r0, #1
 800512a:	f001 feed 	bl	8006f08 <HAL_Delay>
  drv_write_CSACR(drv, 0x0, 0x1, 0x0, CSA_GAIN_40, 0x0, 0x0, 0x0, 0x0, SEN_LVL_1_0);
 800512e:	4b58      	ldr	r3, [pc, #352]	; (8005290 <main+0x660>)
 8005130:	2203      	movs	r2, #3
 8005132:	9206      	str	r2, [sp, #24]
 8005134:	2200      	movs	r2, #0
 8005136:	9205      	str	r2, [sp, #20]
 8005138:	2200      	movs	r2, #0
 800513a:	9204      	str	r2, [sp, #16]
 800513c:	2200      	movs	r2, #0
 800513e:	9203      	str	r2, [sp, #12]
 8005140:	2200      	movs	r2, #0
 8005142:	9202      	str	r2, [sp, #8]
 8005144:	2203      	movs	r2, #3
 8005146:	9201      	str	r2, [sp, #4]
 8005148:	2200      	movs	r2, #0
 800514a:	9200      	str	r2, [sp, #0]
 800514c:	681a      	ldr	r2, [r3, #0]
 800514e:	2000      	movs	r0, #0
 8005150:	4610      	mov	r0, r2
 8005152:	889b      	ldrh	r3, [r3, #4]
 8005154:	2100      	movs	r1, #0
 8005156:	f363 010f 	bfi	r1, r3, #0, #16
 800515a:	2301      	movs	r3, #1
 800515c:	2200      	movs	r2, #0
 800515e:	f7fc ffe4 	bl	800212a <drv_write_CSACR>
  HAL_Delay(1);
 8005162:	2001      	movs	r0, #1
 8005164:	f001 fed0 	bl	8006f08 <HAL_Delay>
  drv_write_OCPCR(drv, TRETRY_4MS, DEADTIME_200NS, OCP_RETRY, OCP_DEG_8US, VDS_LVL_1_88);
 8005168:	4b49      	ldr	r3, [pc, #292]	; (8005290 <main+0x660>)
 800516a:	220f      	movs	r2, #15
 800516c:	9202      	str	r2, [sp, #8]
 800516e:	2203      	movs	r2, #3
 8005170:	9201      	str	r2, [sp, #4]
 8005172:	2201      	movs	r2, #1
 8005174:	9200      	str	r2, [sp, #0]
 8005176:	681a      	ldr	r2, [r3, #0]
 8005178:	2000      	movs	r0, #0
 800517a:	4610      	mov	r0, r2
 800517c:	889b      	ldrh	r3, [r3, #4]
 800517e:	2100      	movs	r1, #0
 8005180:	f363 010f 	bfi	r1, r3, #0, #16
 8005184:	2302      	movs	r3, #2
 8005186:	2200      	movs	r2, #0
 8005188:	f7fc ffa1 	bl	80020ce <drv_write_OCPCR>
  zero_current(&controller);
 800518c:	4837      	ldr	r0, [pc, #220]	; (800526c <main+0x63c>)
 800518e:	f7fd fcdf 	bl	8002b50 <zero_current>
  drv_enable_gd(drv);
 8005192:	4b3f      	ldr	r3, [pc, #252]	; (8005290 <main+0x660>)
 8005194:	681a      	ldr	r2, [r3, #0]
 8005196:	2100      	movs	r1, #0
 8005198:	4611      	mov	r1, r2
 800519a:	889a      	ldrh	r2, [r3, #4]
 800519c:	2300      	movs	r3, #0
 800519e:	f362 030f 	bfi	r3, r2, #0, #16
 80051a2:	4608      	mov	r0, r1
 80051a4:	4619      	mov	r1, r3
 80051a6:	f7fd f802 	bl	80021ae <drv_enable_gd>
  GPIO_DISABLE;
 80051aa:	2200      	movs	r2, #0
 80051ac:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80051b0:	4836      	ldr	r0, [pc, #216]	; (800528c <main+0x65c>)
 80051b2:	f003 fc85 	bl	8008ac0 <HAL_GPIO_WritePin>
//  printf("ADC A OFFSET: %d     ADC B OFFSET: %d\r\n", controller.adc_a_offset, controller.adc_b_offset);

  /* Turn on PWM */
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_1);
 80051b6:	2100      	movs	r1, #0
 80051b8:	4836      	ldr	r0, [pc, #216]	; (8005294 <main+0x664>)
 80051ba:	f004 fe65 	bl	8009e88 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_2);
 80051be:	2104      	movs	r1, #4
 80051c0:	4834      	ldr	r0, [pc, #208]	; (8005294 <main+0x664>)
 80051c2:	f004 fe61 	bl	8009e88 <HAL_TIM_PWM_Start>
  HAL_TIM_PWM_Start(&htim1, TIM_CHANNEL_3);
 80051c6:	2108      	movs	r1, #8
 80051c8:	4832      	ldr	r0, [pc, #200]	; (8005294 <main+0x664>)
 80051ca:	f004 fe5d 	bl	8009e88 <HAL_TIM_PWM_Start>

  /* CAN setup */
  can_rx_init(&can_rx);
 80051ce:	4832      	ldr	r0, [pc, #200]	; (8005298 <main+0x668>)
 80051d0:	f7fc fd22 	bl	8001c18 <can_rx_init>
  can_tx_init(&can_tx);
 80051d4:	4831      	ldr	r0, [pc, #196]	; (800529c <main+0x66c>)
 80051d6:	f7fc fd4d 	bl	8001c74 <can_tx_init>
  HAL_CAN_Start(&CAN_H); //start CAN
 80051da:	4831      	ldr	r0, [pc, #196]	; (80052a0 <main+0x670>)
 80051dc:	f002 fcb6 	bl	8007b4c <HAL_CAN_Start>
  //__HAL_CAN_ENABLE_IT(&CAN_H, CAN_IT_RX_FIFO0_MSG_PENDING); // Start can interrupt

  /* Set Interrupt Priorities */
  HAL_NVIC_SetPriority(PWM_ISR, 0x0,0x0); // commutation > communication
 80051e0:	2200      	movs	r2, #0
 80051e2:	2100      	movs	r1, #0
 80051e4:	2019      	movs	r0, #25
 80051e6:	f003 f9f6 	bl	80085d6 <HAL_NVIC_SetPriority>
  HAL_NVIC_SetPriority(CAN_ISR, 0x01, 0x01);
 80051ea:	2201      	movs	r2, #1
 80051ec:	2101      	movs	r1, #1
 80051ee:	2014      	movs	r0, #20
 80051f0:	f003 f9f1 	bl	80085d6 <HAL_NVIC_SetPriority>

  /* Start the FSM */
  state.state = MENU_MODE;
 80051f4:	4b2b      	ldr	r3, [pc, #172]	; (80052a4 <main+0x674>)
 80051f6:	2200      	movs	r2, #0
 80051f8:	701a      	strb	r2, [r3, #0]
  state.next_state = MENU_MODE;
 80051fa:	4b2a      	ldr	r3, [pc, #168]	; (80052a4 <main+0x674>)
 80051fc:	2200      	movs	r2, #0
 80051fe:	705a      	strb	r2, [r3, #1]
  state.ready = 1;
 8005200:	4b28      	ldr	r3, [pc, #160]	; (80052a4 <main+0x674>)
 8005202:	2201      	movs	r2, #1
 8005204:	70da      	strb	r2, [r3, #3]


  /* Turn on interrupts */
  HAL_UART_Receive_IT(&huart2, (uint8_t *)Serial2RxBuffer, 1);
 8005206:	2201      	movs	r2, #1
 8005208:	4927      	ldr	r1, [pc, #156]	; (80052a8 <main+0x678>)
 800520a:	4828      	ldr	r0, [pc, #160]	; (80052ac <main+0x67c>)
 800520c:	f005 fe91 	bl	800af32 <HAL_UART_Receive_IT>
  HAL_TIM_Base_Start_IT(&htim1);
 8005210:	4820      	ldr	r0, [pc, #128]	; (8005294 <main+0x664>)
 8005212:	f004 fd6f 	bl	8009cf4 <HAL_TIM_Base_Start_IT>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {

	  HAL_Delay(100);
 8005216:	2064      	movs	r0, #100	; 0x64
 8005218:	f001 fe76 	bl	8006f08 <HAL_Delay>
	  drv_print_faults(drv);
 800521c:	4b1c      	ldr	r3, [pc, #112]	; (8005290 <main+0x660>)
 800521e:	681a      	ldr	r2, [r3, #0]
 8005220:	2100      	movs	r1, #0
 8005222:	4611      	mov	r1, r2
 8005224:	889a      	ldrh	r2, [r3, #4]
 8005226:	2300      	movs	r3, #0
 8005228:	f362 030f 	bfi	r3, r2, #0, #16
 800522c:	4608      	mov	r0, r1
 800522e:	4619      	mov	r1, r3
 8005230:	f7fd f804 	bl	800223c <drv_print_faults>
	  HAL_Delay(100);
 8005234:	e7ef      	b.n	8005216 <main+0x5e6>
 8005236:	bf00      	nop
 8005238:	20000694 	.word	0x20000694
 800523c:	42fa0000 	.word	0x42fa0000
 8005240:	41a80000 	.word	0x41a80000
 8005244:	08010cf8 	.word	0x08010cf8
 8005248:	08010d00 	.word	0x08010d00
 800524c:	08010d18 	.word	0x08010d18
 8005250:	08010d24 	.word	0x08010d24
 8005254:	08010d38 	.word	0x08010d38
 8005258:	08010d44 	.word	0x08010d44
 800525c:	08010d58 	.word	0x08010d58
 8005260:	08010d74 	.word	0x08010d74
 8005264:	08010d84 	.word	0x08010d84
 8005268:	08010da0 	.word	0x08010da0
 800526c:	20000794 	.word	0x20000794
 8005270:	20008ccc 	.word	0x20008ccc
 8005274:	20000640 	.word	0x20000640
 8005278:	20008fac 	.word	0x20008fac
 800527c:	20000360 	.word	0x20000360
 8005280:	200002a8 	.word	0x200002a8
 8005284:	20000260 	.word	0x20000260
 8005288:	200002f0 	.word	0x200002f0
 800528c:	40020000 	.word	0x40020000
 8005290:	200093d0 	.word	0x200093d0
 8005294:	20009500 	.word	0x20009500
 8005298:	200093d8 	.word	0x200093d8
 800529c:	200093ac 	.word	0x200093ac
 80052a0:	20000338 	.word	0x20000338
 80052a4:	20000670 	.word	0x20000670
 80052a8:	2000066c 	.word	0x2000066c
 80052ac:	20009548 	.word	0x20009548

080052b0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80052b0:	b580      	push	{r7, lr}
 80052b2:	b094      	sub	sp, #80	; 0x50
 80052b4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80052b6:	f107 031c 	add.w	r3, r7, #28
 80052ba:	2234      	movs	r2, #52	; 0x34
 80052bc:	2100      	movs	r1, #0
 80052be:	4618      	mov	r0, r3
 80052c0:	f006 ff68 	bl	800c194 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80052c4:	f107 0308 	add.w	r3, r7, #8
 80052c8:	2200      	movs	r2, #0
 80052ca:	601a      	str	r2, [r3, #0]
 80052cc:	605a      	str	r2, [r3, #4]
 80052ce:	609a      	str	r2, [r3, #8]
 80052d0:	60da      	str	r2, [r3, #12]
 80052d2:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80052d4:	2300      	movs	r3, #0
 80052d6:	607b      	str	r3, [r7, #4]
 80052d8:	4b2c      	ldr	r3, [pc, #176]	; (800538c <SystemClock_Config+0xdc>)
 80052da:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80052dc:	4a2b      	ldr	r2, [pc, #172]	; (800538c <SystemClock_Config+0xdc>)
 80052de:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80052e2:	6413      	str	r3, [r2, #64]	; 0x40
 80052e4:	4b29      	ldr	r3, [pc, #164]	; (800538c <SystemClock_Config+0xdc>)
 80052e6:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80052e8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80052ec:	607b      	str	r3, [r7, #4]
 80052ee:	687b      	ldr	r3, [r7, #4]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80052f0:	2300      	movs	r3, #0
 80052f2:	603b      	str	r3, [r7, #0]
 80052f4:	4b26      	ldr	r3, [pc, #152]	; (8005390 <SystemClock_Config+0xe0>)
 80052f6:	681b      	ldr	r3, [r3, #0]
 80052f8:	4a25      	ldr	r2, [pc, #148]	; (8005390 <SystemClock_Config+0xe0>)
 80052fa:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 80052fe:	6013      	str	r3, [r2, #0]
 8005300:	4b23      	ldr	r3, [pc, #140]	; (8005390 <SystemClock_Config+0xe0>)
 8005302:	681b      	ldr	r3, [r3, #0]
 8005304:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8005308:	603b      	str	r3, [r7, #0]
 800530a:	683b      	ldr	r3, [r7, #0]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 800530c:	2301      	movs	r3, #1
 800530e:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8005310:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8005314:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8005316:	2302      	movs	r3, #2
 8005318:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800531a:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 800531e:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLM = 4;
 8005320:	2304      	movs	r3, #4
 8005322:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLN = 180;
 8005324:	23b4      	movs	r3, #180	; 0xb4
 8005326:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8005328:	2302      	movs	r3, #2
 800532a:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLQ = 2;
 800532c:	2302      	movs	r3, #2
 800532e:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLR = 2;
 8005330:	2302      	movs	r3, #2
 8005332:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8005334:	f107 031c 	add.w	r3, r7, #28
 8005338:	4618      	mov	r0, r3
 800533a:	f003 fef7 	bl	800912c <HAL_RCC_OscConfig>
 800533e:	4603      	mov	r3, r0
 8005340:	2b00      	cmp	r3, #0
 8005342:	d001      	beq.n	8005348 <SystemClock_Config+0x98>
  {
    Error_Handler();
 8005344:	f000 f826 	bl	8005394 <Error_Handler>
  }
  /** Activate the Over-Drive mode
  */
  if (HAL_PWREx_EnableOverDrive() != HAL_OK)
 8005348:	f003 fbd4 	bl	8008af4 <HAL_PWREx_EnableOverDrive>
 800534c:	4603      	mov	r3, r0
 800534e:	2b00      	cmp	r3, #0
 8005350:	d001      	beq.n	8005356 <SystemClock_Config+0xa6>
  {
    Error_Handler();
 8005352:	f000 f81f 	bl	8005394 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8005356:	230f      	movs	r3, #15
 8005358:	60bb      	str	r3, [r7, #8]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800535a:	2302      	movs	r3, #2
 800535c:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800535e:	2300      	movs	r3, #0
 8005360:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8005362:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8005366:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8005368:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800536c:	61bb      	str	r3, [r7, #24]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 800536e:	f107 0308 	add.w	r3, r7, #8
 8005372:	2105      	movs	r1, #5
 8005374:	4618      	mov	r0, r3
 8005376:	f003 fc0d 	bl	8008b94 <HAL_RCC_ClockConfig>
 800537a:	4603      	mov	r3, r0
 800537c:	2b00      	cmp	r3, #0
 800537e:	d001      	beq.n	8005384 <SystemClock_Config+0xd4>
  {
    Error_Handler();
 8005380:	f000 f808 	bl	8005394 <Error_Handler>
  }
}
 8005384:	bf00      	nop
 8005386:	3750      	adds	r7, #80	; 0x50
 8005388:	46bd      	mov	sp, r7
 800538a:	bd80      	pop	{r7, pc}
 800538c:	40023800 	.word	0x40023800
 8005390:	40007000 	.word	0x40007000

08005394 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8005394:	b480      	push	{r7}
 8005396:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8005398:	bf00      	nop
 800539a:	46bd      	mov	sp, r7
 800539c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053a0:	4770      	bx	lr

080053a2 <fast_fmaxf>:

#include "math_ops.h"
#include "lookup.h"


float fast_fmaxf(float x, float y){
 80053a2:	b480      	push	{r7}
 80053a4:	b083      	sub	sp, #12
 80053a6:	af00      	add	r7, sp, #0
 80053a8:	ed87 0a01 	vstr	s0, [r7, #4]
 80053ac:	edc7 0a00 	vstr	s1, [r7]
    /// Returns maximum of x, y ///
    return (((x)>(y))?(x):(y));
 80053b0:	ed97 7a01 	vldr	s14, [r7, #4]
 80053b4:	edd7 7a00 	vldr	s15, [r7]
 80053b8:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80053bc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80053c0:	dd01      	ble.n	80053c6 <fast_fmaxf+0x24>
 80053c2:	687b      	ldr	r3, [r7, #4]
 80053c4:	e000      	b.n	80053c8 <fast_fmaxf+0x26>
 80053c6:	683b      	ldr	r3, [r7, #0]
 80053c8:	ee07 3a90 	vmov	s15, r3
    }
 80053cc:	eeb0 0a67 	vmov.f32	s0, s15
 80053d0:	370c      	adds	r7, #12
 80053d2:	46bd      	mov	sp, r7
 80053d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053d8:	4770      	bx	lr

080053da <fast_fminf>:

float fast_fminf(float x, float y){
 80053da:	b480      	push	{r7}
 80053dc:	b083      	sub	sp, #12
 80053de:	af00      	add	r7, sp, #0
 80053e0:	ed87 0a01 	vstr	s0, [r7, #4]
 80053e4:	edc7 0a00 	vstr	s1, [r7]
    /// Returns minimum of x, y ///
    return (((x)<(y))?(x):(y));
 80053e8:	ed97 7a01 	vldr	s14, [r7, #4]
 80053ec:	edd7 7a00 	vldr	s15, [r7]
 80053f0:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80053f4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80053f8:	d501      	bpl.n	80053fe <fast_fminf+0x24>
 80053fa:	687b      	ldr	r3, [r7, #4]
 80053fc:	e000      	b.n	8005400 <fast_fminf+0x26>
 80053fe:	683b      	ldr	r3, [r7, #0]
 8005400:	ee07 3a90 	vmov	s15, r3
    }
 8005404:	eeb0 0a67 	vmov.f32	s0, s15
 8005408:	370c      	adds	r7, #12
 800540a:	46bd      	mov	sp, r7
 800540c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005410:	4770      	bx	lr

08005412 <fmaxf3>:

float fmaxf3(float x, float y, float z){
 8005412:	b480      	push	{r7}
 8005414:	b085      	sub	sp, #20
 8005416:	af00      	add	r7, sp, #0
 8005418:	ed87 0a03 	vstr	s0, [r7, #12]
 800541c:	edc7 0a02 	vstr	s1, [r7, #8]
 8005420:	ed87 1a01 	vstr	s2, [r7, #4]
    /// Returns maximum of x, y, z ///
    return (x > y ? (x > z ? x : z) : (y > z ? y : z));
 8005424:	ed97 7a03 	vldr	s14, [r7, #12]
 8005428:	edd7 7a02 	vldr	s15, [r7, #8]
 800542c:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8005430:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005434:	dd0c      	ble.n	8005450 <fmaxf3+0x3e>
 8005436:	ed97 7a03 	vldr	s14, [r7, #12]
 800543a:	edd7 7a01 	vldr	s15, [r7, #4]
 800543e:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8005442:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005446:	dd01      	ble.n	800544c <fmaxf3+0x3a>
 8005448:	68fb      	ldr	r3, [r7, #12]
 800544a:	e00d      	b.n	8005468 <fmaxf3+0x56>
 800544c:	687b      	ldr	r3, [r7, #4]
 800544e:	e00b      	b.n	8005468 <fmaxf3+0x56>
 8005450:	ed97 7a02 	vldr	s14, [r7, #8]
 8005454:	edd7 7a01 	vldr	s15, [r7, #4]
 8005458:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800545c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005460:	dd01      	ble.n	8005466 <fmaxf3+0x54>
 8005462:	68bb      	ldr	r3, [r7, #8]
 8005464:	e000      	b.n	8005468 <fmaxf3+0x56>
 8005466:	687b      	ldr	r3, [r7, #4]
 8005468:	ee07 3a90 	vmov	s15, r3
    }
 800546c:	eeb0 0a67 	vmov.f32	s0, s15
 8005470:	3714      	adds	r7, #20
 8005472:	46bd      	mov	sp, r7
 8005474:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005478:	4770      	bx	lr

0800547a <fminf3>:

float fminf3(float x, float y, float z){
 800547a:	b480      	push	{r7}
 800547c:	b085      	sub	sp, #20
 800547e:	af00      	add	r7, sp, #0
 8005480:	ed87 0a03 	vstr	s0, [r7, #12]
 8005484:	edc7 0a02 	vstr	s1, [r7, #8]
 8005488:	ed87 1a01 	vstr	s2, [r7, #4]
    /// Returns minimum of x, y, z ///
    return (x < y ? (x < z ? x : z) : (y < z ? y : z));
 800548c:	ed97 7a03 	vldr	s14, [r7, #12]
 8005490:	edd7 7a02 	vldr	s15, [r7, #8]
 8005494:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8005498:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800549c:	d50c      	bpl.n	80054b8 <fminf3+0x3e>
 800549e:	ed97 7a03 	vldr	s14, [r7, #12]
 80054a2:	edd7 7a01 	vldr	s15, [r7, #4]
 80054a6:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80054aa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80054ae:	d501      	bpl.n	80054b4 <fminf3+0x3a>
 80054b0:	68fb      	ldr	r3, [r7, #12]
 80054b2:	e00d      	b.n	80054d0 <fminf3+0x56>
 80054b4:	687b      	ldr	r3, [r7, #4]
 80054b6:	e00b      	b.n	80054d0 <fminf3+0x56>
 80054b8:	ed97 7a02 	vldr	s14, [r7, #8]
 80054bc:	edd7 7a01 	vldr	s15, [r7, #4]
 80054c0:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80054c4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80054c8:	d501      	bpl.n	80054ce <fminf3+0x54>
 80054ca:	68bb      	ldr	r3, [r7, #8]
 80054cc:	e000      	b.n	80054d0 <fminf3+0x56>
 80054ce:	687b      	ldr	r3, [r7, #4]
 80054d0:	ee07 3a90 	vmov	s15, r3
    }
 80054d4:	eeb0 0a67 	vmov.f32	s0, s15
 80054d8:	3714      	adds	r7, #20
 80054da:	46bd      	mov	sp, r7
 80054dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054e0:	4770      	bx	lr

080054e2 <limit_norm>:
float roundf(float x){
    /// Returns nearest integer ///
    return x < 0.0f ? ceilf(x - 0.5f) : floorf(x + 0.5f);
    }
  */
void limit_norm(float *x, float *y, float limit){
 80054e2:	b580      	push	{r7, lr}
 80054e4:	b086      	sub	sp, #24
 80054e6:	af00      	add	r7, sp, #0
 80054e8:	60f8      	str	r0, [r7, #12]
 80054ea:	60b9      	str	r1, [r7, #8]
 80054ec:	ed87 0a01 	vstr	s0, [r7, #4]
    /// Scales the lenght of vector (x, y) to be <= limit ///
    float norm = sqrtf(*x * *x + *y * *y);
 80054f0:	68fb      	ldr	r3, [r7, #12]
 80054f2:	ed93 7a00 	vldr	s14, [r3]
 80054f6:	68fb      	ldr	r3, [r7, #12]
 80054f8:	edd3 7a00 	vldr	s15, [r3]
 80054fc:	ee27 7a27 	vmul.f32	s14, s14, s15
 8005500:	68bb      	ldr	r3, [r7, #8]
 8005502:	edd3 6a00 	vldr	s13, [r3]
 8005506:	68bb      	ldr	r3, [r7, #8]
 8005508:	edd3 7a00 	vldr	s15, [r3]
 800550c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8005510:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005514:	eeb0 0a67 	vmov.f32	s0, s15
 8005518:	f006 fbcc 	bl	800bcb4 <sqrtf>
 800551c:	ed87 0a05 	vstr	s0, [r7, #20]
    if(norm > limit){
 8005520:	ed97 7a05 	vldr	s14, [r7, #20]
 8005524:	edd7 7a01 	vldr	s15, [r7, #4]
 8005528:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800552c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005530:	dc00      	bgt.n	8005534 <limit_norm+0x52>
        *x = *x * limit/norm;
        *y = *y * limit/norm;
        }
    }
 8005532:	e01b      	b.n	800556c <limit_norm+0x8a>
        *x = *x * limit/norm;
 8005534:	68fb      	ldr	r3, [r7, #12]
 8005536:	ed93 7a00 	vldr	s14, [r3]
 800553a:	edd7 7a01 	vldr	s15, [r7, #4]
 800553e:	ee67 6a27 	vmul.f32	s13, s14, s15
 8005542:	ed97 7a05 	vldr	s14, [r7, #20]
 8005546:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800554a:	68fb      	ldr	r3, [r7, #12]
 800554c:	edc3 7a00 	vstr	s15, [r3]
        *y = *y * limit/norm;
 8005550:	68bb      	ldr	r3, [r7, #8]
 8005552:	ed93 7a00 	vldr	s14, [r3]
 8005556:	edd7 7a01 	vldr	s15, [r7, #4]
 800555a:	ee67 6a27 	vmul.f32	s13, s14, s15
 800555e:	ed97 7a05 	vldr	s14, [r7, #20]
 8005562:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005566:	68bb      	ldr	r3, [r7, #8]
 8005568:	edc3 7a00 	vstr	s15, [r3]
    }
 800556c:	bf00      	nop
 800556e:	3718      	adds	r7, #24
 8005570:	46bd      	mov	sp, r7
 8005572:	bd80      	pop	{r7, pc}

08005574 <float_to_uint>:
    
void limit(float *x, float min, float max){
    *x = fast_fmaxf(fast_fminf(*x, max), min);
    }

int float_to_uint(float x, float x_min, float x_max, int bits){
 8005574:	b480      	push	{r7}
 8005576:	b087      	sub	sp, #28
 8005578:	af00      	add	r7, sp, #0
 800557a:	ed87 0a03 	vstr	s0, [r7, #12]
 800557e:	edc7 0a02 	vstr	s1, [r7, #8]
 8005582:	ed87 1a01 	vstr	s2, [r7, #4]
 8005586:	6038      	str	r0, [r7, #0]
    /// Converts a float to an unsigned int, given range and number of bits ///
    float span = x_max - x_min;
 8005588:	ed97 7a01 	vldr	s14, [r7, #4]
 800558c:	edd7 7a02 	vldr	s15, [r7, #8]
 8005590:	ee77 7a67 	vsub.f32	s15, s14, s15
 8005594:	edc7 7a05 	vstr	s15, [r7, #20]
    float offset = x_min;
 8005598:	68bb      	ldr	r3, [r7, #8]
 800559a:	613b      	str	r3, [r7, #16]
    return (int) ((x-offset)*((float)((1<<bits)-1))/span);
 800559c:	ed97 7a03 	vldr	s14, [r7, #12]
 80055a0:	edd7 7a04 	vldr	s15, [r7, #16]
 80055a4:	ee37 7a67 	vsub.f32	s14, s14, s15
 80055a8:	2201      	movs	r2, #1
 80055aa:	683b      	ldr	r3, [r7, #0]
 80055ac:	fa02 f303 	lsl.w	r3, r2, r3
 80055b0:	3b01      	subs	r3, #1
 80055b2:	ee07 3a90 	vmov	s15, r3
 80055b6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80055ba:	ee67 6a27 	vmul.f32	s13, s14, s15
 80055be:	ed97 7a05 	vldr	s14, [r7, #20]
 80055c2:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80055c6:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80055ca:	ee17 3a90 	vmov	r3, s15
    }
 80055ce:	4618      	mov	r0, r3
 80055d0:	371c      	adds	r7, #28
 80055d2:	46bd      	mov	sp, r7
 80055d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055d8:	4770      	bx	lr

080055da <uint_to_float>:
    
    
float uint_to_float(int x_int, float x_min, float x_max, int bits){
 80055da:	b480      	push	{r7}
 80055dc:	b087      	sub	sp, #28
 80055de:	af00      	add	r7, sp, #0
 80055e0:	60f8      	str	r0, [r7, #12]
 80055e2:	ed87 0a02 	vstr	s0, [r7, #8]
 80055e6:	edc7 0a01 	vstr	s1, [r7, #4]
 80055ea:	6039      	str	r1, [r7, #0]
    /// converts unsigned int to float, given range and number of bits ///
    float span = x_max - x_min;
 80055ec:	ed97 7a01 	vldr	s14, [r7, #4]
 80055f0:	edd7 7a02 	vldr	s15, [r7, #8]
 80055f4:	ee77 7a67 	vsub.f32	s15, s14, s15
 80055f8:	edc7 7a05 	vstr	s15, [r7, #20]
    float offset = x_min;
 80055fc:	68bb      	ldr	r3, [r7, #8]
 80055fe:	613b      	str	r3, [r7, #16]
    return ((float)x_int)*span/((float)((1<<bits)-1)) + offset;
 8005600:	68fb      	ldr	r3, [r7, #12]
 8005602:	ee07 3a90 	vmov	s15, r3
 8005606:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800560a:	edd7 7a05 	vldr	s15, [r7, #20]
 800560e:	ee67 6a27 	vmul.f32	s13, s14, s15
 8005612:	2201      	movs	r2, #1
 8005614:	683b      	ldr	r3, [r7, #0]
 8005616:	fa02 f303 	lsl.w	r3, r2, r3
 800561a:	3b01      	subs	r3, #1
 800561c:	ee07 3a90 	vmov	s15, r3
 8005620:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8005624:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8005628:	edd7 7a04 	vldr	s15, [r7, #16]
 800562c:	ee77 7a27 	vadd.f32	s15, s14, s15
    }
 8005630:	eeb0 0a67 	vmov.f32	s0, s15
 8005634:	371c      	adds	r7, #28
 8005636:	46bd      	mov	sp, r7
 8005638:	f85d 7b04 	ldr.w	r7, [sp], #4
 800563c:	4770      	bx	lr
	...

08005640 <sin_lut>:

float sin_lut(float theta){
 8005640:	b580      	push	{r7, lr}
 8005642:	b082      	sub	sp, #8
 8005644:	af00      	add	r7, sp, #0
 8005646:	ed87 0a01 	vstr	s0, [r7, #4]
	theta = fmodf(theta, TWO_PI_F);
 800564a:	eddf 0a17 	vldr	s1, [pc, #92]	; 80056a8 <sin_lut+0x68>
 800564e:	ed97 0a01 	vldr	s0, [r7, #4]
 8005652:	f006 fb03 	bl	800bc5c <fmodf>
 8005656:	ed87 0a01 	vstr	s0, [r7, #4]
	theta = theta<0 ? theta + TWO_PI_F : theta;
 800565a:	edd7 7a01 	vldr	s15, [r7, #4]
 800565e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8005662:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005666:	d506      	bpl.n	8005676 <sin_lut+0x36>
 8005668:	edd7 7a01 	vldr	s15, [r7, #4]
 800566c:	ed9f 7a0e 	vldr	s14, [pc, #56]	; 80056a8 <sin_lut+0x68>
 8005670:	ee77 7a87 	vadd.f32	s15, s15, s14
 8005674:	e001      	b.n	800567a <sin_lut+0x3a>
 8005676:	edd7 7a01 	vldr	s15, [r7, #4]
 800567a:	edc7 7a01 	vstr	s15, [r7, #4]

	return sin_tab[(int) (LUT_MULT*theta)];
 800567e:	edd7 7a01 	vldr	s15, [r7, #4]
 8005682:	ed9f 7a0a 	vldr	s14, [pc, #40]	; 80056ac <sin_lut+0x6c>
 8005686:	ee67 7a87 	vmul.f32	s15, s15, s14
 800568a:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 800568e:	ee17 3a90 	vmov	r3, s15
 8005692:	4a07      	ldr	r2, [pc, #28]	; (80056b0 <sin_lut+0x70>)
 8005694:	009b      	lsls	r3, r3, #2
 8005696:	4413      	add	r3, r2
 8005698:	681b      	ldr	r3, [r3, #0]
 800569a:	ee07 3a90 	vmov	s15, r3
}
 800569e:	eeb0 0a67 	vmov.f32	s0, s15
 80056a2:	3708      	adds	r7, #8
 80056a4:	46bd      	mov	sp, r7
 80056a6:	bd80      	pop	{r7, pc}
 80056a8:	40c90fdb 	.word	0x40c90fdb
 80056ac:	42a2f983 	.word	0x42a2f983
 80056b0:	08010e28 	.word	0x08010e28

080056b4 <cos_lut>:

float cos_lut(float theta){
 80056b4:	b580      	push	{r7, lr}
 80056b6:	b082      	sub	sp, #8
 80056b8:	af00      	add	r7, sp, #0
 80056ba:	ed87 0a01 	vstr	s0, [r7, #4]
	return sin_lut(PI_OVER_2_F - theta);
 80056be:	ed9f 7a08 	vldr	s14, [pc, #32]	; 80056e0 <cos_lut+0x2c>
 80056c2:	edd7 7a01 	vldr	s15, [r7, #4]
 80056c6:	ee77 7a67 	vsub.f32	s15, s14, s15
 80056ca:	eeb0 0a67 	vmov.f32	s0, s15
 80056ce:	f7ff ffb7 	bl	8005640 <sin_lut>
 80056d2:	eef0 7a40 	vmov.f32	s15, s0
}
 80056d6:	eeb0 0a67 	vmov.f32	s0, s15
 80056da:	3708      	adds	r7, #8
 80056dc:	46bd      	mov	sp, r7
 80056de:	bd80      	pop	{r7, pc}
 80056e0:	3fc90fdb 	.word	0x3fc90fdb

080056e4 <ps_warmup>:
#include "position_sensor.h"
#include "math_ops.h"
#include "hw_config.h"
#include "user_config.h"

void ps_warmup(EncoderStruct * encoder, int n){
 80056e4:	b580      	push	{r7, lr}
 80056e6:	b086      	sub	sp, #24
 80056e8:	af02      	add	r7, sp, #8
 80056ea:	6078      	str	r0, [r7, #4]
 80056ec:	6039      	str	r1, [r7, #0]
	/* Hall position sensors noisy on startup.  Take a bunch of samples to clear this data */
	for(int i = 0; i<n; i++){
 80056ee:	2300      	movs	r3, #0
 80056f0:	60fb      	str	r3, [r7, #12]
 80056f2:	e021      	b.n	8005738 <ps_warmup+0x54>
		encoder->spi_tx_word = 0x0000;
 80056f4:	687b      	ldr	r3, [r7, #4]
 80056f6:	2200      	movs	r2, #0
 80056f8:	801a      	strh	r2, [r3, #0]
		ENC_CS_LOW; 	// CS low
 80056fa:	2200      	movs	r2, #0
 80056fc:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8005700:	4812      	ldr	r0, [pc, #72]	; (800574c <ps_warmup+0x68>)
 8005702:	f003 f9dd 	bl	8008ac0 <HAL_GPIO_WritePin>
		HAL_SPI_TransmitReceive(&ENC_SPI, (uint8_t*)encoder->spi_tx_buff, (uint8_t *)encoder->spi_rx_buff, 1, 100);
 8005706:	6879      	ldr	r1, [r7, #4]
 8005708:	687b      	ldr	r3, [r7, #4]
 800570a:	1c9a      	adds	r2, r3, #2
 800570c:	2364      	movs	r3, #100	; 0x64
 800570e:	9300      	str	r3, [sp, #0]
 8005710:	2301      	movs	r3, #1
 8005712:	480f      	ldr	r0, [pc, #60]	; (8005750 <ps_warmup+0x6c>)
 8005714:	f004 f831 	bl	800977a <HAL_SPI_TransmitReceive>
		while( ENC_SPI.State == HAL_SPI_STATE_BUSY );  					// wait for transmission complete
 8005718:	bf00      	nop
 800571a:	4b0d      	ldr	r3, [pc, #52]	; (8005750 <ps_warmup+0x6c>)
 800571c:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8005720:	b2db      	uxtb	r3, r3
 8005722:	2b02      	cmp	r3, #2
 8005724:	d0f9      	beq.n	800571a <ps_warmup+0x36>
		ENC_CS_HIGH; 	// CS high
 8005726:	2201      	movs	r2, #1
 8005728:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800572c:	4807      	ldr	r0, [pc, #28]	; (800574c <ps_warmup+0x68>)
 800572e:	f003 f9c7 	bl	8008ac0 <HAL_GPIO_WritePin>
	for(int i = 0; i<n; i++){
 8005732:	68fb      	ldr	r3, [r7, #12]
 8005734:	3301      	adds	r3, #1
 8005736:	60fb      	str	r3, [r7, #12]
 8005738:	68fa      	ldr	r2, [r7, #12]
 800573a:	683b      	ldr	r3, [r7, #0]
 800573c:	429a      	cmp	r2, r3
 800573e:	dbd9      	blt.n	80056f4 <ps_warmup+0x10>
	}
}
 8005740:	bf00      	nop
 8005742:	bf00      	nop
 8005744:	3710      	adds	r7, #16
 8005746:	46bd      	mov	sp, r7
 8005748:	bd80      	pop	{r7, pc}
 800574a:	bf00      	nop
 800574c:	40020000 	.word	0x40020000
 8005750:	20009450 	.word	0x20009450

08005754 <ps_sample>:

void ps_sample(EncoderStruct * encoder, float dt){
 8005754:	b580      	push	{r7, lr}
 8005756:	b08c      	sub	sp, #48	; 0x30
 8005758:	af02      	add	r7, sp, #8
 800575a:	6078      	str	r0, [r7, #4]
 800575c:	ed87 0a00 	vstr	s0, [r7]
	/* updates EncoderStruct encoder with the latest sample
	 * after elapsed time dt */

	/* Shift around previous samples */
	encoder->old_angle = encoder->angle_singleturn;
 8005760:	687b      	ldr	r3, [r7, #4]
 8005762:	685a      	ldr	r2, [r3, #4]
 8005764:	687b      	ldr	r3, [r7, #4]
 8005766:	609a      	str	r2, [r3, #8]
	for(int i = N_POS_SAMPLES-1; i>0; i--){encoder->angle_multiturn[i] = encoder->angle_multiturn[i-1];}
 8005768:	2313      	movs	r3, #19
 800576a:	627b      	str	r3, [r7, #36]	; 0x24
 800576c:	e011      	b.n	8005792 <ps_sample+0x3e>
 800576e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005770:	3b01      	subs	r3, #1
 8005772:	687a      	ldr	r2, [r7, #4]
 8005774:	3302      	adds	r3, #2
 8005776:	009b      	lsls	r3, r3, #2
 8005778:	4413      	add	r3, r2
 800577a:	3304      	adds	r3, #4
 800577c:	681a      	ldr	r2, [r3, #0]
 800577e:	6879      	ldr	r1, [r7, #4]
 8005780:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005782:	3302      	adds	r3, #2
 8005784:	009b      	lsls	r3, r3, #2
 8005786:	440b      	add	r3, r1
 8005788:	3304      	adds	r3, #4
 800578a:	601a      	str	r2, [r3, #0]
 800578c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800578e:	3b01      	subs	r3, #1
 8005790:	627b      	str	r3, [r7, #36]	; 0x24
 8005792:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005794:	2b00      	cmp	r3, #0
 8005796:	dcea      	bgt.n	800576e <ps_sample+0x1a>
	//for(int i = N_POS_SAMPLES-1; i>0; i--){encoder->count_buff[i] = encoder->count_buff[i-1];}
	//memmove(&encoder->angle_multiturn[1], &encoder->angle_multiturn[0], (N_POS_SAMPLES-1)*sizeof(float)); // this is much slower for some reason

	/* SPI read/write */
	encoder->spi_tx_word = ENC_READ_WORD;
 8005798:	687b      	ldr	r3, [r7, #4]
 800579a:	2200      	movs	r2, #0
 800579c:	801a      	strh	r2, [r3, #0]
	ENC_CS_LOW; 	// CS low
 800579e:	2200      	movs	r2, #0
 80057a0:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80057a4:	48ac      	ldr	r0, [pc, #688]	; (8005a58 <ps_sample+0x304>)
 80057a6:	f003 f98b 	bl	8008ac0 <HAL_GPIO_WritePin>
	HAL_SPI_TransmitReceive(&ENC_SPI, (uint8_t*)encoder->spi_tx_buff, (uint8_t *)encoder->spi_rx_buff, 1, 100);
 80057aa:	6879      	ldr	r1, [r7, #4]
 80057ac:	687b      	ldr	r3, [r7, #4]
 80057ae:	1c9a      	adds	r2, r3, #2
 80057b0:	2364      	movs	r3, #100	; 0x64
 80057b2:	9300      	str	r3, [sp, #0]
 80057b4:	2301      	movs	r3, #1
 80057b6:	48a9      	ldr	r0, [pc, #676]	; (8005a5c <ps_sample+0x308>)
 80057b8:	f003 ffdf 	bl	800977a <HAL_SPI_TransmitReceive>
	while( ENC_SPI.State == HAL_SPI_STATE_BUSY );  					// wait for transmission complete
 80057bc:	bf00      	nop
 80057be:	4ba7      	ldr	r3, [pc, #668]	; (8005a5c <ps_sample+0x308>)
 80057c0:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80057c4:	b2db      	uxtb	r3, r3
 80057c6:	2b02      	cmp	r3, #2
 80057c8:	d0f9      	beq.n	80057be <ps_sample+0x6a>
	ENC_CS_HIGH; 	// CS high
 80057ca:	2201      	movs	r2, #1
 80057cc:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 80057d0:	48a1      	ldr	r0, [pc, #644]	; (8005a58 <ps_sample+0x304>)
 80057d2:	f003 f975 	bl	8008ac0 <HAL_GPIO_WritePin>
	encoder->raw = encoder ->spi_rx_word;
 80057d6:	687b      	ldr	r3, [r7, #4]
 80057d8:	885b      	ldrh	r3, [r3, #2]
 80057da:	461a      	mov	r2, r3
 80057dc:	687b      	ldr	r3, [r7, #4]
 80057de:	675a      	str	r2, [r3, #116]	; 0x74

	/* Linearization */
	int off_1 = encoder->offset_lut[(encoder->raw)>>9];				// lookup table lower entry
 80057e0:	687b      	ldr	r3, [r7, #4]
 80057e2:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80057e4:	125b      	asrs	r3, r3, #9
 80057e6:	687a      	ldr	r2, [r7, #4]
 80057e8:	3336      	adds	r3, #54	; 0x36
 80057ea:	009b      	lsls	r3, r3, #2
 80057ec:	4413      	add	r3, r2
 80057ee:	685b      	ldr	r3, [r3, #4]
 80057f0:	61fb      	str	r3, [r7, #28]
	int off_2 = encoder->offset_lut[((encoder->raw>>9)+1)%128];		// lookup table higher entry
 80057f2:	687b      	ldr	r3, [r7, #4]
 80057f4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80057f6:	125b      	asrs	r3, r3, #9
 80057f8:	3301      	adds	r3, #1
 80057fa:	425a      	negs	r2, r3
 80057fc:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005800:	f002 027f 	and.w	r2, r2, #127	; 0x7f
 8005804:	bf58      	it	pl
 8005806:	4253      	negpl	r3, r2
 8005808:	687a      	ldr	r2, [r7, #4]
 800580a:	3336      	adds	r3, #54	; 0x36
 800580c:	009b      	lsls	r3, r3, #2
 800580e:	4413      	add	r3, r2
 8005810:	685b      	ldr	r3, [r3, #4]
 8005812:	61bb      	str	r3, [r7, #24]
	int off_interp = off_1 + ((off_2 - off_1)*(encoder->raw - ((encoder->raw>>9)<<9))>>9);     // Interpolate between lookup table entries
 8005814:	69ba      	ldr	r2, [r7, #24]
 8005816:	69fb      	ldr	r3, [r7, #28]
 8005818:	1ad3      	subs	r3, r2, r3
 800581a:	687a      	ldr	r2, [r7, #4]
 800581c:	6f52      	ldr	r2, [r2, #116]	; 0x74
 800581e:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005822:	fb02 f303 	mul.w	r3, r2, r3
 8005826:	125b      	asrs	r3, r3, #9
 8005828:	69fa      	ldr	r2, [r7, #28]
 800582a:	4413      	add	r3, r2
 800582c:	617b      	str	r3, [r7, #20]
	encoder->count = encoder->raw + off_interp;
 800582e:	687b      	ldr	r3, [r7, #4]
 8005830:	6f5a      	ldr	r2, [r3, #116]	; 0x74
 8005832:	697b      	ldr	r3, [r7, #20]
 8005834:	441a      	add	r2, r3
 8005836:	687b      	ldr	r3, [r7, #4]
 8005838:	679a      	str	r2, [r3, #120]	; 0x78


	/* Real angles in radians */
	encoder->angle_singleturn = ((float)(encoder->count-M_ZERO))/((float)ENC_CPR);
 800583a:	687b      	ldr	r3, [r7, #4]
 800583c:	6f9a      	ldr	r2, [r3, #120]	; 0x78
 800583e:	4b88      	ldr	r3, [pc, #544]	; (8005a60 <ps_sample+0x30c>)
 8005840:	691b      	ldr	r3, [r3, #16]
 8005842:	1ad3      	subs	r3, r2, r3
 8005844:	ee07 3a90 	vmov	s15, r3
 8005848:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800584c:	eddf 6a85 	vldr	s13, [pc, #532]	; 8005a64 <ps_sample+0x310>
 8005850:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8005854:	687b      	ldr	r3, [r7, #4]
 8005856:	edc3 7a01 	vstr	s15, [r3, #4]
	int int_angle = encoder->angle_singleturn;
 800585a:	687b      	ldr	r3, [r7, #4]
 800585c:	edd3 7a01 	vldr	s15, [r3, #4]
 8005860:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8005864:	ee17 3a90 	vmov	r3, s15
 8005868:	613b      	str	r3, [r7, #16]
	encoder->angle_singleturn = TWO_PI_F*(encoder->angle_singleturn - (float)int_angle);
 800586a:	687b      	ldr	r3, [r7, #4]
 800586c:	ed93 7a01 	vldr	s14, [r3, #4]
 8005870:	693b      	ldr	r3, [r7, #16]
 8005872:	ee07 3a90 	vmov	s15, r3
 8005876:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800587a:	ee77 7a67 	vsub.f32	s15, s14, s15
 800587e:	ed9f 7a7a 	vldr	s14, [pc, #488]	; 8005a68 <ps_sample+0x314>
 8005882:	ee67 7a87 	vmul.f32	s15, s15, s14
 8005886:	687b      	ldr	r3, [r7, #4]
 8005888:	edc3 7a01 	vstr	s15, [r3, #4]
	//encoder->angle_singleturn = TWO_PI_F*fmodf(((float)(encoder->count-M_ZERO))/((float)ENC_CPR), 1.0f);
	encoder->angle_singleturn = encoder->angle_singleturn<0 ? encoder->angle_singleturn + TWO_PI_F : encoder->angle_singleturn;
 800588c:	687b      	ldr	r3, [r7, #4]
 800588e:	edd3 7a01 	vldr	s15, [r3, #4]
 8005892:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8005896:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800589a:	d507      	bpl.n	80058ac <ps_sample+0x158>
 800589c:	687b      	ldr	r3, [r7, #4]
 800589e:	edd3 7a01 	vldr	s15, [r3, #4]
 80058a2:	ed9f 7a71 	vldr	s14, [pc, #452]	; 8005a68 <ps_sample+0x314>
 80058a6:	ee77 7a87 	vadd.f32	s15, s15, s14
 80058aa:	e002      	b.n	80058b2 <ps_sample+0x15e>
 80058ac:	687b      	ldr	r3, [r7, #4]
 80058ae:	edd3 7a01 	vldr	s15, [r3, #4]
 80058b2:	687b      	ldr	r3, [r7, #4]
 80058b4:	edc3 7a01 	vstr	s15, [r3, #4]

	encoder->elec_angle = (encoder->ppairs*(float)(encoder->count-E_ZERO))/((float)ENC_CPR);
 80058b8:	687b      	ldr	r3, [r7, #4]
 80058ba:	ed93 7a1a 	vldr	s14, [r3, #104]	; 0x68
 80058be:	687b      	ldr	r3, [r7, #4]
 80058c0:	6f9a      	ldr	r2, [r3, #120]	; 0x78
 80058c2:	4b67      	ldr	r3, [pc, #412]	; (8005a60 <ps_sample+0x30c>)
 80058c4:	695b      	ldr	r3, [r3, #20]
 80058c6:	1ad3      	subs	r3, r2, r3
 80058c8:	ee07 3a90 	vmov	s15, r3
 80058cc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80058d0:	ee27 7a27 	vmul.f32	s14, s14, s15
 80058d4:	eddf 6a63 	vldr	s13, [pc, #396]	; 8005a64 <ps_sample+0x310>
 80058d8:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80058dc:	687b      	ldr	r3, [r7, #4]
 80058de:	edc3 7a17 	vstr	s15, [r3, #92]	; 0x5c
	int_angle = (int)encoder->elec_angle;
 80058e2:	687b      	ldr	r3, [r7, #4]
 80058e4:	edd3 7a17 	vldr	s15, [r3, #92]	; 0x5c
 80058e8:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80058ec:	ee17 3a90 	vmov	r3, s15
 80058f0:	613b      	str	r3, [r7, #16]
	encoder->elec_angle = TWO_PI_F*(encoder->elec_angle - (float)int_angle);
 80058f2:	687b      	ldr	r3, [r7, #4]
 80058f4:	ed93 7a17 	vldr	s14, [r3, #92]	; 0x5c
 80058f8:	693b      	ldr	r3, [r7, #16]
 80058fa:	ee07 3a90 	vmov	s15, r3
 80058fe:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8005902:	ee77 7a67 	vsub.f32	s15, s14, s15
 8005906:	ed9f 7a58 	vldr	s14, [pc, #352]	; 8005a68 <ps_sample+0x314>
 800590a:	ee67 7a87 	vmul.f32	s15, s15, s14
 800590e:	687b      	ldr	r3, [r7, #4]
 8005910:	edc3 7a17 	vstr	s15, [r3, #92]	; 0x5c
	//encoder->elec_angle = TWO_PI_F*fmodf((encoder->ppairs*(float)(encoder->count-E_ZERO))/((float)ENC_CPR), 1.0f);
	encoder->elec_angle = encoder->elec_angle<0 ? encoder->elec_angle + TWO_PI_F : encoder->elec_angle;	// Add 2*pi to negative numbers
 8005914:	687b      	ldr	r3, [r7, #4]
 8005916:	edd3 7a17 	vldr	s15, [r3, #92]	; 0x5c
 800591a:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800591e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005922:	d507      	bpl.n	8005934 <ps_sample+0x1e0>
 8005924:	687b      	ldr	r3, [r7, #4]
 8005926:	edd3 7a17 	vldr	s15, [r3, #92]	; 0x5c
 800592a:	ed9f 7a4f 	vldr	s14, [pc, #316]	; 8005a68 <ps_sample+0x314>
 800592e:	ee77 7a87 	vadd.f32	s15, s15, s14
 8005932:	e002      	b.n	800593a <ps_sample+0x1e6>
 8005934:	687b      	ldr	r3, [r7, #4]
 8005936:	edd3 7a17 	vldr	s15, [r3, #92]	; 0x5c
 800593a:	687b      	ldr	r3, [r7, #4]
 800593c:	edc3 7a17 	vstr	s15, [r3, #92]	; 0x5c
	/* Rollover */
	int rollover = 0;
 8005940:	2300      	movs	r3, #0
 8005942:	623b      	str	r3, [r7, #32]
	float angle_diff = encoder->angle_singleturn - encoder->old_angle;
 8005944:	687b      	ldr	r3, [r7, #4]
 8005946:	ed93 7a01 	vldr	s14, [r3, #4]
 800594a:	687b      	ldr	r3, [r7, #4]
 800594c:	edd3 7a02 	vldr	s15, [r3, #8]
 8005950:	ee77 7a67 	vsub.f32	s15, s14, s15
 8005954:	edc7 7a03 	vstr	s15, [r7, #12]
	if(angle_diff > PI_F){rollover = -1;}
 8005958:	edd7 7a03 	vldr	s15, [r7, #12]
 800595c:	ed9f 7a43 	vldr	s14, [pc, #268]	; 8005a6c <ps_sample+0x318>
 8005960:	eef4 7ac7 	vcmpe.f32	s15, s14
 8005964:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005968:	dd03      	ble.n	8005972 <ps_sample+0x21e>
 800596a:	f04f 33ff 	mov.w	r3, #4294967295
 800596e:	623b      	str	r3, [r7, #32]
 8005970:	e00a      	b.n	8005988 <ps_sample+0x234>
	else if(angle_diff < -PI_F){rollover = 1;}
 8005972:	edd7 7a03 	vldr	s15, [r7, #12]
 8005976:	ed9f 7a3e 	vldr	s14, [pc, #248]	; 8005a70 <ps_sample+0x31c>
 800597a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800597e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8005982:	d501      	bpl.n	8005988 <ps_sample+0x234>
 8005984:	2301      	movs	r3, #1
 8005986:	623b      	str	r3, [r7, #32]
	encoder->turns += rollover;
 8005988:	687b      	ldr	r3, [r7, #4]
 800598a:	f8d3 2080 	ldr.w	r2, [r3, #128]	; 0x80
 800598e:	6a3b      	ldr	r3, [r7, #32]
 8005990:	441a      	add	r2, r3
 8005992:	687b      	ldr	r3, [r7, #4]
 8005994:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
	if(!encoder->first_sample){
 8005998:	687b      	ldr	r3, [r7, #4]
 800599a:	f893 32dc 	ldrb.w	r3, [r3, #732]	; 0x2dc
 800599e:	2b00      	cmp	r3, #0
 80059a0:	d125      	bne.n	80059ee <ps_sample+0x29a>
		encoder->turns = 0;
 80059a2:	687b      	ldr	r3, [r7, #4]
 80059a4:	2200      	movs	r2, #0
 80059a6:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
		if(encoder->angle_singleturn > PI_OVER_2_F){encoder->turns = -1;}
 80059aa:	687b      	ldr	r3, [r7, #4]
 80059ac:	edd3 7a01 	vldr	s15, [r3, #4]
 80059b0:	ed9f 7a30 	vldr	s14, [pc, #192]	; 8005a74 <ps_sample+0x320>
 80059b4:	eef4 7ac7 	vcmpe.f32	s15, s14
 80059b8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80059bc:	dd05      	ble.n	80059ca <ps_sample+0x276>
 80059be:	687b      	ldr	r3, [r7, #4]
 80059c0:	f04f 32ff 	mov.w	r2, #4294967295
 80059c4:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
 80059c8:	e00d      	b.n	80059e6 <ps_sample+0x292>
		else if(encoder->angle_singleturn < -PI_OVER_2_F){encoder->turns = 1;}
 80059ca:	687b      	ldr	r3, [r7, #4]
 80059cc:	edd3 7a01 	vldr	s15, [r3, #4]
 80059d0:	ed9f 7a29 	vldr	s14, [pc, #164]	; 8005a78 <ps_sample+0x324>
 80059d4:	eef4 7ac7 	vcmpe.f32	s15, s14
 80059d8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80059dc:	d503      	bpl.n	80059e6 <ps_sample+0x292>
 80059de:	687b      	ldr	r3, [r7, #4]
 80059e0:	2201      	movs	r2, #1
 80059e2:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
		encoder->first_sample = 1;
 80059e6:	687b      	ldr	r3, [r7, #4]
 80059e8:	2201      	movs	r2, #1
 80059ea:	f883 22dc 	strb.w	r2, [r3, #732]	; 0x2dc
	}



	/* Multi-turn position */
	encoder->angle_multiturn[0] = encoder->angle_singleturn + TWO_PI_F*(float)encoder->turns;
 80059ee:	687b      	ldr	r3, [r7, #4]
 80059f0:	ed93 7a01 	vldr	s14, [r3, #4]
 80059f4:	687b      	ldr	r3, [r7, #4]
 80059f6:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80059fa:	ee07 3a90 	vmov	s15, r3
 80059fe:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8005a02:	eddf 6a19 	vldr	s13, [pc, #100]	; 8005a68 <ps_sample+0x314>
 8005a06:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8005a0a:	ee77 7a27 	vadd.f32	s15, s14, s15
 8005a0e:	687b      	ldr	r3, [r7, #4]
 8005a10:	edc3 7a03 	vstr	s15, [r3, #12]
			c1 += encoder->angle_multiturn[i]*q*(i - ibar);
		}
		encoder->vel2 = -c1/dt;
*/
	//encoder->velocity = vel2
	encoder->velocity = (encoder->angle_multiturn[0] - encoder->angle_multiturn[N_POS_SAMPLES-1])/(dt*(float)(N_POS_SAMPLES-1));
 8005a14:	687b      	ldr	r3, [r7, #4]
 8005a16:	ed93 7a03 	vldr	s14, [r3, #12]
 8005a1a:	687b      	ldr	r3, [r7, #4]
 8005a1c:	edd3 7a16 	vldr	s15, [r3, #88]	; 0x58
 8005a20:	ee77 6a67 	vsub.f32	s13, s14, s15
 8005a24:	edd7 7a00 	vldr	s15, [r7]
 8005a28:	eeb3 7a03 	vmov.f32	s14, #51	; 0x41980000  19.0
 8005a2c:	ee27 7a87 	vmul.f32	s14, s15, s14
 8005a30:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005a34:	687b      	ldr	r3, [r7, #4]
 8005a36:	edc3 7a18 	vstr	s15, [r3, #96]	; 0x60
	encoder->elec_velocity = encoder->ppairs*encoder->velocity;
 8005a3a:	687b      	ldr	r3, [r7, #4]
 8005a3c:	ed93 7a1a 	vldr	s14, [r3, #104]	; 0x68
 8005a40:	687b      	ldr	r3, [r7, #4]
 8005a42:	edd3 7a18 	vldr	s15, [r3, #96]	; 0x60
 8005a46:	ee67 7a27 	vmul.f32	s15, s14, s15
 8005a4a:	687b      	ldr	r3, [r7, #4]
 8005a4c:	edc3 7a19 	vstr	s15, [r3, #100]	; 0x64

}
 8005a50:	bf00      	nop
 8005a52:	3728      	adds	r7, #40	; 0x28
 8005a54:	46bd      	mov	sp, r7
 8005a56:	bd80      	pop	{r7, pc}
 8005a58:	40020000 	.word	0x40020000
 8005a5c:	20009450 	.word	0x20009450
 8005a60:	20008fac 	.word	0x20008fac
 8005a64:	47800000 	.word	0x47800000
 8005a68:	40c90fdb 	.word	0x40c90fdb
 8005a6c:	40490fdb 	.word	0x40490fdb
 8005a70:	c0490fdb 	.word	0xc0490fdb
 8005a74:	3fc90fdb 	.word	0x3fc90fdb
 8005a78:	bfc90fdb 	.word	0xbfc90fdb

08005a7c <ps_print>:

void ps_print(EncoderStruct * encoder, int dt_ms){
 8005a7c:	b580      	push	{r7, lr}
 8005a7e:	b082      	sub	sp, #8
 8005a80:	af00      	add	r7, sp, #0
 8005a82:	6078      	str	r0, [r7, #4]
 8005a84:	6039      	str	r1, [r7, #0]
	printf("Raw: %d", encoder->raw);
 8005a86:	687b      	ldr	r3, [r7, #4]
 8005a88:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8005a8a:	4619      	mov	r1, r3
 8005a8c:	4818      	ldr	r0, [pc, #96]	; (8005af0 <ps_print+0x74>)
 8005a8e:	f006 fff3 	bl	800ca78 <iprintf>
	printf("   Linearized Count: %d", encoder->count);
 8005a92:	687b      	ldr	r3, [r7, #4]
 8005a94:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8005a96:	4619      	mov	r1, r3
 8005a98:	4816      	ldr	r0, [pc, #88]	; (8005af4 <ps_print+0x78>)
 8005a9a:	f006 ffed 	bl	800ca78 <iprintf>
	printf("   Single Turn: %f", encoder->angle_singleturn);
 8005a9e:	687b      	ldr	r3, [r7, #4]
 8005aa0:	685b      	ldr	r3, [r3, #4]
 8005aa2:	4618      	mov	r0, r3
 8005aa4:	f7fa fd70 	bl	8000588 <__aeabi_f2d>
 8005aa8:	4602      	mov	r2, r0
 8005aaa:	460b      	mov	r3, r1
 8005aac:	4812      	ldr	r0, [pc, #72]	; (8005af8 <ps_print+0x7c>)
 8005aae:	f006 ffe3 	bl	800ca78 <iprintf>
	printf("   Multiturn: %f", encoder->angle_multiturn[0]);
 8005ab2:	687b      	ldr	r3, [r7, #4]
 8005ab4:	68db      	ldr	r3, [r3, #12]
 8005ab6:	4618      	mov	r0, r3
 8005ab8:	f7fa fd66 	bl	8000588 <__aeabi_f2d>
 8005abc:	4602      	mov	r2, r0
 8005abe:	460b      	mov	r3, r1
 8005ac0:	480e      	ldr	r0, [pc, #56]	; (8005afc <ps_print+0x80>)
 8005ac2:	f006 ffd9 	bl	800ca78 <iprintf>
	printf("   Electrical: %f", encoder->elec_angle);
 8005ac6:	687b      	ldr	r3, [r7, #4]
 8005ac8:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8005aca:	4618      	mov	r0, r3
 8005acc:	f7fa fd5c 	bl	8000588 <__aeabi_f2d>
 8005ad0:	4602      	mov	r2, r0
 8005ad2:	460b      	mov	r3, r1
 8005ad4:	480a      	ldr	r0, [pc, #40]	; (8005b00 <ps_print+0x84>)
 8005ad6:	f006 ffcf 	bl	800ca78 <iprintf>
	printf("   Turns:  %d\r\n", encoder->turns);
 8005ada:	687b      	ldr	r3, [r7, #4]
 8005adc:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8005ae0:	4619      	mov	r1, r3
 8005ae2:	4808      	ldr	r0, [pc, #32]	; (8005b04 <ps_print+0x88>)
 8005ae4:	f006 ffc8 	bl	800ca78 <iprintf>
	//HAL_Delay(dt_ms);
}
 8005ae8:	bf00      	nop
 8005aea:	3708      	adds	r7, #8
 8005aec:	46bd      	mov	sp, r7
 8005aee:	bd80      	pop	{r7, pc}
 8005af0:	08010dbc 	.word	0x08010dbc
 8005af4:	08010dc4 	.word	0x08010dc4
 8005af8:	08010ddc 	.word	0x08010ddc
 8005afc:	08010df0 	.word	0x08010df0
 8005b00:	08010e04 	.word	0x08010e04
 8005b04:	08010e18 	.word	0x08010e18

08005b08 <preference_writer_init>:
    __sector = sector;
    __ready = false;
}
*/

void preference_writer_init(PreferenceWriter * pr, uint32_t sector){
 8005b08:	b580      	push	{r7, lr}
 8005b0a:	b082      	sub	sp, #8
 8005b0c:	af00      	add	r7, sp, #0
 8005b0e:	6078      	str	r0, [r7, #4]
 8005b10:	6039      	str	r1, [r7, #0]
	flash_writer_init(&pr->fw, sector);
 8005b12:	687b      	ldr	r3, [r7, #4]
 8005b14:	6839      	ldr	r1, [r7, #0]
 8005b16:	4618      	mov	r0, r3
 8005b18:	f7fc fc84 	bl	8002424 <flash_writer_init>
	pr->sector = sector;
 8005b1c:	687b      	ldr	r3, [r7, #4]
 8005b1e:	683a      	ldr	r2, [r7, #0]
 8005b20:	60da      	str	r2, [r3, #12]
}
 8005b22:	bf00      	nop
 8005b24:	3708      	adds	r7, #8
 8005b26:	46bd      	mov	sp, r7
 8005b28:	bd80      	pop	{r7, pc}

08005b2a <preference_writer_open>:


void preference_writer_open(PreferenceWriter * pr) {
 8005b2a:	b580      	push	{r7, lr}
 8005b2c:	b082      	sub	sp, #8
 8005b2e:	af00      	add	r7, sp, #0
 8005b30:	6078      	str	r0, [r7, #4]
    flash_writer_open(&pr->fw);
 8005b32:	687b      	ldr	r3, [r7, #4]
 8005b34:	4618      	mov	r0, r3
 8005b36:	f7fc fc93 	bl	8002460 <flash_writer_open>
    pr->ready = true;
 8005b3a:	687b      	ldr	r3, [r7, #4]
 8005b3c:	2201      	movs	r2, #1
 8005b3e:	741a      	strb	r2, [r3, #16]
}
 8005b40:	bf00      	nop
 8005b42:	3708      	adds	r7, #8
 8005b44:	46bd      	mov	sp, r7
 8005b46:	bd80      	pop	{r7, pc}

08005b48 <preference_writer_ready>:

bool  preference_writer_ready(PreferenceWriter pr) {
 8005b48:	b084      	sub	sp, #16
 8005b4a:	b490      	push	{r4, r7}
 8005b4c:	af00      	add	r7, sp, #0
 8005b4e:	f107 0408 	add.w	r4, r7, #8
 8005b52:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
    return pr.ready;
 8005b56:	7e3b      	ldrb	r3, [r7, #24]
}
 8005b58:	4618      	mov	r0, r3
 8005b5a:	46bd      	mov	sp, r7
 8005b5c:	bc90      	pop	{r4, r7}
 8005b5e:	b004      	add	sp, #16
 8005b60:	4770      	bx	lr
	...

08005b64 <preference_writer_flush>:

void preference_writer_write_float(float x, int index) {
    __float_reg[index] = x;
}

void preference_writer_flush(PreferenceWriter * pr) {
 8005b64:	b580      	push	{r7, lr}
 8005b66:	b086      	sub	sp, #24
 8005b68:	af02      	add	r7, sp, #8
 8005b6a:	6078      	str	r0, [r7, #4]
    int offs;
    for (offs = 0; offs < 256; offs++) {
 8005b6c:	2300      	movs	r3, #0
 8005b6e:	60fb      	str	r3, [r7, #12]
 8005b70:	e00d      	b.n	8005b8e <preference_writer_flush+0x2a>
        flash_writer_write_int(pr->fw, offs, __int_reg[offs]);
 8005b72:	68f9      	ldr	r1, [r7, #12]
 8005b74:	4a17      	ldr	r2, [pc, #92]	; (8005bd4 <preference_writer_flush+0x70>)
 8005b76:	68fb      	ldr	r3, [r7, #12]
 8005b78:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005b7c:	687a      	ldr	r2, [r7, #4]
 8005b7e:	9300      	str	r3, [sp, #0]
 8005b80:	460b      	mov	r3, r1
 8005b82:	ca07      	ldmia	r2, {r0, r1, r2}
 8005b84:	f7fc fc88 	bl	8002498 <flash_writer_write_int>
    for (offs = 0; offs < 256; offs++) {
 8005b88:	68fb      	ldr	r3, [r7, #12]
 8005b8a:	3301      	adds	r3, #1
 8005b8c:	60fb      	str	r3, [r7, #12]
 8005b8e:	68fb      	ldr	r3, [r7, #12]
 8005b90:	2bff      	cmp	r3, #255	; 0xff
 8005b92:	ddee      	ble.n	8005b72 <preference_writer_flush+0xe>
    }
    for (; offs < 320; offs++) {
 8005b94:	e012      	b.n	8005bbc <preference_writer_flush+0x58>
        flash_writer_write_float(pr->fw, offs, __float_reg[offs - 256]);
 8005b96:	68f9      	ldr	r1, [r7, #12]
 8005b98:	68fb      	ldr	r3, [r7, #12]
 8005b9a:	f5a3 7380 	sub.w	r3, r3, #256	; 0x100
 8005b9e:	4a0e      	ldr	r2, [pc, #56]	; (8005bd8 <preference_writer_flush+0x74>)
 8005ba0:	009b      	lsls	r3, r3, #2
 8005ba2:	4413      	add	r3, r2
 8005ba4:	edd3 7a00 	vldr	s15, [r3]
 8005ba8:	687a      	ldr	r2, [r7, #4]
 8005baa:	eeb0 0a67 	vmov.f32	s0, s15
 8005bae:	460b      	mov	r3, r1
 8005bb0:	ca07      	ldmia	r2, {r0, r1, r2}
 8005bb2:	f7fc fc87 	bl	80024c4 <flash_writer_write_float>
    for (; offs < 320; offs++) {
 8005bb6:	68fb      	ldr	r3, [r7, #12]
 8005bb8:	3301      	adds	r3, #1
 8005bba:	60fb      	str	r3, [r7, #12]
 8005bbc:	68fb      	ldr	r3, [r7, #12]
 8005bbe:	f5b3 7fa0 	cmp.w	r3, #320	; 0x140
 8005bc2:	dbe8      	blt.n	8005b96 <preference_writer_flush+0x32>
    }
    pr->ready = false;
 8005bc4:	687b      	ldr	r3, [r7, #4]
 8005bc6:	2200      	movs	r2, #0
 8005bc8:	741a      	strb	r2, [r3, #16]
}
 8005bca:	bf00      	nop
 8005bcc:	3710      	adds	r7, #16
 8005bce:	46bd      	mov	sp, r7
 8005bd0:	bd80      	pop	{r7, pc}
 8005bd2:	bf00      	nop
 8005bd4:	20008fac 	.word	0x20008fac
 8005bd8:	20000694 	.word	0x20000694

08005bdc <preference_writer_load>:

void preference_writer_load(PreferenceWriter pr) {
 8005bdc:	b084      	sub	sp, #16
 8005bde:	b590      	push	{r4, r7, lr}
 8005be0:	b083      	sub	sp, #12
 8005be2:	af00      	add	r7, sp, #0
 8005be4:	f107 0418 	add.w	r4, r7, #24
 8005be8:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
    int offs;
    for (offs = 0; offs < 256; offs++) {
 8005bec:	2300      	movs	r3, #0
 8005bee:	607b      	str	r3, [r7, #4]
 8005bf0:	e00d      	b.n	8005c0e <preference_writer_load+0x32>
        __int_reg[offs] = flash_read_int(pr.fw, offs);
 8005bf2:	687b      	ldr	r3, [r7, #4]
 8005bf4:	f107 0218 	add.w	r2, r7, #24
 8005bf8:	ca07      	ldmia	r2, {r0, r1, r2}
 8005bfa:	f7fc fc89 	bl	8002510 <flash_read_int>
 8005bfe:	4602      	mov	r2, r0
 8005c00:	4915      	ldr	r1, [pc, #84]	; (8005c58 <preference_writer_load+0x7c>)
 8005c02:	687b      	ldr	r3, [r7, #4]
 8005c04:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    for (offs = 0; offs < 256; offs++) {
 8005c08:	687b      	ldr	r3, [r7, #4]
 8005c0a:	3301      	adds	r3, #1
 8005c0c:	607b      	str	r3, [r7, #4]
 8005c0e:	687b      	ldr	r3, [r7, #4]
 8005c10:	2bff      	cmp	r3, #255	; 0xff
 8005c12:	ddee      	ble.n	8005bf2 <preference_writer_load+0x16>
    }
    for(; offs < 320; offs++) {
 8005c14:	e013      	b.n	8005c3e <preference_writer_load+0x62>
        __float_reg[offs - 256] = flash_read_float(pr.fw, offs);
 8005c16:	687a      	ldr	r2, [r7, #4]
 8005c18:	687b      	ldr	r3, [r7, #4]
 8005c1a:	f5a3 7480 	sub.w	r4, r3, #256	; 0x100
 8005c1e:	4613      	mov	r3, r2
 8005c20:	f107 0218 	add.w	r2, r7, #24
 8005c24:	ca07      	ldmia	r2, {r0, r1, r2}
 8005c26:	f7fc fc89 	bl	800253c <flash_read_float>
 8005c2a:	eef0 7a40 	vmov.f32	s15, s0
 8005c2e:	4a0b      	ldr	r2, [pc, #44]	; (8005c5c <preference_writer_load+0x80>)
 8005c30:	00a3      	lsls	r3, r4, #2
 8005c32:	4413      	add	r3, r2
 8005c34:	edc3 7a00 	vstr	s15, [r3]
    for(; offs < 320; offs++) {
 8005c38:	687b      	ldr	r3, [r7, #4]
 8005c3a:	3301      	adds	r3, #1
 8005c3c:	607b      	str	r3, [r7, #4]
 8005c3e:	687b      	ldr	r3, [r7, #4]
 8005c40:	f5b3 7fa0 	cmp.w	r3, #320	; 0x140
 8005c44:	dbe7      	blt.n	8005c16 <preference_writer_load+0x3a>
    }
}
 8005c46:	bf00      	nop
 8005c48:	bf00      	nop
 8005c4a:	370c      	adds	r7, #12
 8005c4c:	46bd      	mov	sp, r7
 8005c4e:	e8bd 4090 	ldmia.w	sp!, {r4, r7, lr}
 8005c52:	b004      	add	sp, #16
 8005c54:	4770      	bx	lr
 8005c56:	bf00      	nop
 8005c58:	20008fac 	.word	0x20008fac
 8005c5c:	20000694 	.word	0x20000694

08005c60 <preference_writer_close>:

void preference_writer_close(PreferenceWriter *pr) {
 8005c60:	b580      	push	{r7, lr}
 8005c62:	b082      	sub	sp, #8
 8005c64:	af00      	add	r7, sp, #0
 8005c66:	6078      	str	r0, [r7, #4]
    pr->ready = false;
 8005c68:	687b      	ldr	r3, [r7, #4]
 8005c6a:	2200      	movs	r2, #0
 8005c6c:	741a      	strb	r2, [r3, #16]
    flash_writer_close(&pr->fw);
 8005c6e:	687b      	ldr	r3, [r7, #4]
 8005c70:	4618      	mov	r0, r3
 8005c72:	f7fc fc40 	bl	80024f6 <flash_writer_close>
}
 8005c76:	bf00      	nop
 8005c78:	3708      	adds	r7, #8
 8005c7a:	46bd      	mov	sp, r7
 8005c7c:	bd80      	pop	{r7, pc}
	...

08005c80 <MX_SPI1_Init>:
SPI_HandleTypeDef hspi1;
SPI_HandleTypeDef hspi3;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8005c80:	b580      	push	{r7, lr}
 8005c82:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 8005c84:	4b18      	ldr	r3, [pc, #96]	; (8005ce8 <MX_SPI1_Init+0x68>)
 8005c86:	4a19      	ldr	r2, [pc, #100]	; (8005cec <MX_SPI1_Init+0x6c>)
 8005c88:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8005c8a:	4b17      	ldr	r3, [pc, #92]	; (8005ce8 <MX_SPI1_Init+0x68>)
 8005c8c:	f44f 7282 	mov.w	r2, #260	; 0x104
 8005c90:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8005c92:	4b15      	ldr	r3, [pc, #84]	; (8005ce8 <MX_SPI1_Init+0x68>)
 8005c94:	2200      	movs	r2, #0
 8005c96:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_16BIT;
 8005c98:	4b13      	ldr	r3, [pc, #76]	; (8005ce8 <MX_SPI1_Init+0x68>)
 8005c9a:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8005c9e:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8005ca0:	4b11      	ldr	r3, [pc, #68]	; (8005ce8 <MX_SPI1_Init+0x68>)
 8005ca2:	2200      	movs	r2, #0
 8005ca4:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_2EDGE;
 8005ca6:	4b10      	ldr	r3, [pc, #64]	; (8005ce8 <MX_SPI1_Init+0x68>)
 8005ca8:	2201      	movs	r2, #1
 8005caa:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8005cac:	4b0e      	ldr	r3, [pc, #56]	; (8005ce8 <MX_SPI1_Init+0x68>)
 8005cae:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005cb2:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_64;
 8005cb4:	4b0c      	ldr	r3, [pc, #48]	; (8005ce8 <MX_SPI1_Init+0x68>)
 8005cb6:	2228      	movs	r2, #40	; 0x28
 8005cb8:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8005cba:	4b0b      	ldr	r3, [pc, #44]	; (8005ce8 <MX_SPI1_Init+0x68>)
 8005cbc:	2200      	movs	r2, #0
 8005cbe:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8005cc0:	4b09      	ldr	r3, [pc, #36]	; (8005ce8 <MX_SPI1_Init+0x68>)
 8005cc2:	2200      	movs	r2, #0
 8005cc4:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005cc6:	4b08      	ldr	r3, [pc, #32]	; (8005ce8 <MX_SPI1_Init+0x68>)
 8005cc8:	2200      	movs	r2, #0
 8005cca:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 8005ccc:	4b06      	ldr	r3, [pc, #24]	; (8005ce8 <MX_SPI1_Init+0x68>)
 8005cce:	220a      	movs	r2, #10
 8005cd0:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8005cd2:	4805      	ldr	r0, [pc, #20]	; (8005ce8 <MX_SPI1_Init+0x68>)
 8005cd4:	f003 fcc8 	bl	8009668 <HAL_SPI_Init>
 8005cd8:	4603      	mov	r3, r0
 8005cda:	2b00      	cmp	r3, #0
 8005cdc:	d001      	beq.n	8005ce2 <MX_SPI1_Init+0x62>
  {
    Error_Handler();
 8005cde:	f7ff fb59 	bl	8005394 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8005ce2:	bf00      	nop
 8005ce4:	bd80      	pop	{r7, pc}
 8005ce6:	bf00      	nop
 8005ce8:	200094a8 	.word	0x200094a8
 8005cec:	40013000 	.word	0x40013000

08005cf0 <MX_SPI3_Init>:
/* SPI3 init function */
void MX_SPI3_Init(void)
{
 8005cf0:	b580      	push	{r7, lr}
 8005cf2:	af00      	add	r7, sp, #0
  /* USER CODE END SPI3_Init 0 */

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  hspi3.Instance = SPI3;
 8005cf4:	4b18      	ldr	r3, [pc, #96]	; (8005d58 <MX_SPI3_Init+0x68>)
 8005cf6:	4a19      	ldr	r2, [pc, #100]	; (8005d5c <MX_SPI3_Init+0x6c>)
 8005cf8:	601a      	str	r2, [r3, #0]
  hspi3.Init.Mode = SPI_MODE_MASTER;
 8005cfa:	4b17      	ldr	r3, [pc, #92]	; (8005d58 <MX_SPI3_Init+0x68>)
 8005cfc:	f44f 7282 	mov.w	r2, #260	; 0x104
 8005d00:	605a      	str	r2, [r3, #4]
  hspi3.Init.Direction = SPI_DIRECTION_2LINES;
 8005d02:	4b15      	ldr	r3, [pc, #84]	; (8005d58 <MX_SPI3_Init+0x68>)
 8005d04:	2200      	movs	r2, #0
 8005d06:	609a      	str	r2, [r3, #8]
  hspi3.Init.DataSize = SPI_DATASIZE_16BIT;
 8005d08:	4b13      	ldr	r3, [pc, #76]	; (8005d58 <MX_SPI3_Init+0x68>)
 8005d0a:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8005d0e:	60da      	str	r2, [r3, #12]
  hspi3.Init.CLKPolarity = SPI_POLARITY_LOW;
 8005d10:	4b11      	ldr	r3, [pc, #68]	; (8005d58 <MX_SPI3_Init+0x68>)
 8005d12:	2200      	movs	r2, #0
 8005d14:	611a      	str	r2, [r3, #16]
  hspi3.Init.CLKPhase = SPI_PHASE_1EDGE;
 8005d16:	4b10      	ldr	r3, [pc, #64]	; (8005d58 <MX_SPI3_Init+0x68>)
 8005d18:	2200      	movs	r2, #0
 8005d1a:	615a      	str	r2, [r3, #20]
  hspi3.Init.NSS = SPI_NSS_SOFT;
 8005d1c:	4b0e      	ldr	r3, [pc, #56]	; (8005d58 <MX_SPI3_Init+0x68>)
 8005d1e:	f44f 7200 	mov.w	r2, #512	; 0x200
 8005d22:	619a      	str	r2, [r3, #24]
  hspi3.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8005d24:	4b0c      	ldr	r3, [pc, #48]	; (8005d58 <MX_SPI3_Init+0x68>)
 8005d26:	2200      	movs	r2, #0
 8005d28:	61da      	str	r2, [r3, #28]
  hspi3.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8005d2a:	4b0b      	ldr	r3, [pc, #44]	; (8005d58 <MX_SPI3_Init+0x68>)
 8005d2c:	2200      	movs	r2, #0
 8005d2e:	621a      	str	r2, [r3, #32]
  hspi3.Init.TIMode = SPI_TIMODE_DISABLE;
 8005d30:	4b09      	ldr	r3, [pc, #36]	; (8005d58 <MX_SPI3_Init+0x68>)
 8005d32:	2200      	movs	r2, #0
 8005d34:	625a      	str	r2, [r3, #36]	; 0x24
  hspi3.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8005d36:	4b08      	ldr	r3, [pc, #32]	; (8005d58 <MX_SPI3_Init+0x68>)
 8005d38:	2200      	movs	r2, #0
 8005d3a:	629a      	str	r2, [r3, #40]	; 0x28
  hspi3.Init.CRCPolynomial = 10;
 8005d3c:	4b06      	ldr	r3, [pc, #24]	; (8005d58 <MX_SPI3_Init+0x68>)
 8005d3e:	220a      	movs	r2, #10
 8005d40:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi3) != HAL_OK)
 8005d42:	4805      	ldr	r0, [pc, #20]	; (8005d58 <MX_SPI3_Init+0x68>)
 8005d44:	f003 fc90 	bl	8009668 <HAL_SPI_Init>
 8005d48:	4603      	mov	r3, r0
 8005d4a:	2b00      	cmp	r3, #0
 8005d4c:	d001      	beq.n	8005d52 <MX_SPI3_Init+0x62>
  {
    Error_Handler();
 8005d4e:	f7ff fb21 	bl	8005394 <Error_Handler>
  }
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 8005d52:	bf00      	nop
 8005d54:	bd80      	pop	{r7, pc}
 8005d56:	bf00      	nop
 8005d58:	20009450 	.word	0x20009450
 8005d5c:	40003c00 	.word	0x40003c00

08005d60 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 8005d60:	b580      	push	{r7, lr}
 8005d62:	b08c      	sub	sp, #48	; 0x30
 8005d64:	af00      	add	r7, sp, #0
 8005d66:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8005d68:	f107 031c 	add.w	r3, r7, #28
 8005d6c:	2200      	movs	r2, #0
 8005d6e:	601a      	str	r2, [r3, #0]
 8005d70:	605a      	str	r2, [r3, #4]
 8005d72:	609a      	str	r2, [r3, #8]
 8005d74:	60da      	str	r2, [r3, #12]
 8005d76:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 8005d78:	687b      	ldr	r3, [r7, #4]
 8005d7a:	681b      	ldr	r3, [r3, #0]
 8005d7c:	4a32      	ldr	r2, [pc, #200]	; (8005e48 <HAL_SPI_MspInit+0xe8>)
 8005d7e:	4293      	cmp	r3, r2
 8005d80:	d12c      	bne.n	8005ddc <HAL_SPI_MspInit+0x7c>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8005d82:	2300      	movs	r3, #0
 8005d84:	61bb      	str	r3, [r7, #24]
 8005d86:	4b31      	ldr	r3, [pc, #196]	; (8005e4c <HAL_SPI_MspInit+0xec>)
 8005d88:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005d8a:	4a30      	ldr	r2, [pc, #192]	; (8005e4c <HAL_SPI_MspInit+0xec>)
 8005d8c:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8005d90:	6453      	str	r3, [r2, #68]	; 0x44
 8005d92:	4b2e      	ldr	r3, [pc, #184]	; (8005e4c <HAL_SPI_MspInit+0xec>)
 8005d94:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005d96:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8005d9a:	61bb      	str	r3, [r7, #24]
 8005d9c:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005d9e:	2300      	movs	r3, #0
 8005da0:	617b      	str	r3, [r7, #20]
 8005da2:	4b2a      	ldr	r3, [pc, #168]	; (8005e4c <HAL_SPI_MspInit+0xec>)
 8005da4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005da6:	4a29      	ldr	r2, [pc, #164]	; (8005e4c <HAL_SPI_MspInit+0xec>)
 8005da8:	f043 0301 	orr.w	r3, r3, #1
 8005dac:	6313      	str	r3, [r2, #48]	; 0x30
 8005dae:	4b27      	ldr	r3, [pc, #156]	; (8005e4c <HAL_SPI_MspInit+0xec>)
 8005db0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005db2:	f003 0301 	and.w	r3, r3, #1
 8005db6:	617b      	str	r3, [r7, #20]
 8005db8:	697b      	ldr	r3, [r7, #20]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_6|GPIO_PIN_7;
 8005dba:	23e0      	movs	r3, #224	; 0xe0
 8005dbc:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005dbe:	2302      	movs	r3, #2
 8005dc0:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005dc2:	2300      	movs	r3, #0
 8005dc4:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005dc6:	2303      	movs	r3, #3
 8005dc8:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8005dca:	2305      	movs	r3, #5
 8005dcc:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005dce:	f107 031c 	add.w	r3, r7, #28
 8005dd2:	4619      	mov	r1, r3
 8005dd4:	481e      	ldr	r0, [pc, #120]	; (8005e50 <HAL_SPI_MspInit+0xf0>)
 8005dd6:	f002 fcc7 	bl	8008768 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI3_MspInit 1 */

  /* USER CODE END SPI3_MspInit 1 */
  }
}
 8005dda:	e031      	b.n	8005e40 <HAL_SPI_MspInit+0xe0>
  else if(spiHandle->Instance==SPI3)
 8005ddc:	687b      	ldr	r3, [r7, #4]
 8005dde:	681b      	ldr	r3, [r3, #0]
 8005de0:	4a1c      	ldr	r2, [pc, #112]	; (8005e54 <HAL_SPI_MspInit+0xf4>)
 8005de2:	4293      	cmp	r3, r2
 8005de4:	d12c      	bne.n	8005e40 <HAL_SPI_MspInit+0xe0>
    __HAL_RCC_SPI3_CLK_ENABLE();
 8005de6:	2300      	movs	r3, #0
 8005de8:	613b      	str	r3, [r7, #16]
 8005dea:	4b18      	ldr	r3, [pc, #96]	; (8005e4c <HAL_SPI_MspInit+0xec>)
 8005dec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005dee:	4a17      	ldr	r2, [pc, #92]	; (8005e4c <HAL_SPI_MspInit+0xec>)
 8005df0:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8005df4:	6413      	str	r3, [r2, #64]	; 0x40
 8005df6:	4b15      	ldr	r3, [pc, #84]	; (8005e4c <HAL_SPI_MspInit+0xec>)
 8005df8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8005dfa:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8005dfe:	613b      	str	r3, [r7, #16]
 8005e00:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8005e02:	2300      	movs	r3, #0
 8005e04:	60fb      	str	r3, [r7, #12]
 8005e06:	4b11      	ldr	r3, [pc, #68]	; (8005e4c <HAL_SPI_MspInit+0xec>)
 8005e08:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005e0a:	4a10      	ldr	r2, [pc, #64]	; (8005e4c <HAL_SPI_MspInit+0xec>)
 8005e0c:	f043 0304 	orr.w	r3, r3, #4
 8005e10:	6313      	str	r3, [r2, #48]	; 0x30
 8005e12:	4b0e      	ldr	r3, [pc, #56]	; (8005e4c <HAL_SPI_MspInit+0xec>)
 8005e14:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005e16:	f003 0304 	and.w	r3, r3, #4
 8005e1a:	60fb      	str	r3, [r7, #12]
 8005e1c:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12;
 8005e1e:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 8005e22:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005e24:	2302      	movs	r3, #2
 8005e26:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005e28:	2300      	movs	r3, #0
 8005e2a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8005e2c:	2303      	movs	r3, #3
 8005e2e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8005e30:	2306      	movs	r3, #6
 8005e32:	62fb      	str	r3, [r7, #44]	; 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8005e34:	f107 031c 	add.w	r3, r7, #28
 8005e38:	4619      	mov	r1, r3
 8005e3a:	4807      	ldr	r0, [pc, #28]	; (8005e58 <HAL_SPI_MspInit+0xf8>)
 8005e3c:	f002 fc94 	bl	8008768 <HAL_GPIO_Init>
}
 8005e40:	bf00      	nop
 8005e42:	3730      	adds	r7, #48	; 0x30
 8005e44:	46bd      	mov	sp, r7
 8005e46:	bd80      	pop	{r7, pc}
 8005e48:	40013000 	.word	0x40013000
 8005e4c:	40023800 	.word	0x40023800
 8005e50:	40020000 	.word	0x40020000
 8005e54:	40003c00 	.word	0x40003c00
 8005e58:	40020800 	.word	0x40020800

08005e5c <FLASH_Unlock>:
  * @brief  Unlocks the FLASH control register access
  * @param  None
  * @retval None
  */
void FLASH_Unlock(void)
{
 8005e5c:	b480      	push	{r7}
 8005e5e:	af00      	add	r7, sp, #0
  if((FLASH->CR & FLASH_CR_LOCK) != RESET)
 8005e60:	4b07      	ldr	r3, [pc, #28]	; (8005e80 <FLASH_Unlock+0x24>)
 8005e62:	691b      	ldr	r3, [r3, #16]
 8005e64:	2b00      	cmp	r3, #0
 8005e66:	da05      	bge.n	8005e74 <FLASH_Unlock+0x18>
  {
    /* Authorize the FLASH Registers access */
    FLASH->KEYR = FLASH_KEY1;
 8005e68:	4b05      	ldr	r3, [pc, #20]	; (8005e80 <FLASH_Unlock+0x24>)
 8005e6a:	4a06      	ldr	r2, [pc, #24]	; (8005e84 <FLASH_Unlock+0x28>)
 8005e6c:	605a      	str	r2, [r3, #4]
    FLASH->KEYR = FLASH_KEY2;
 8005e6e:	4b04      	ldr	r3, [pc, #16]	; (8005e80 <FLASH_Unlock+0x24>)
 8005e70:	4a05      	ldr	r2, [pc, #20]	; (8005e88 <FLASH_Unlock+0x2c>)
 8005e72:	605a      	str	r2, [r3, #4]
  }  
}
 8005e74:	bf00      	nop
 8005e76:	46bd      	mov	sp, r7
 8005e78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005e7c:	4770      	bx	lr
 8005e7e:	bf00      	nop
 8005e80:	40023c00 	.word	0x40023c00
 8005e84:	45670123 	.word	0x45670123
 8005e88:	cdef89ab 	.word	0xcdef89ab

08005e8c <FLASH_Lock>:
  * @brief  Locks the FLASH control register access
  * @param  None
  * @retval None
  */
void FLASH_Lock(void)
{
 8005e8c:	b480      	push	{r7}
 8005e8e:	af00      	add	r7, sp, #0
  /* Set the LOCK Bit to lock the FLASH Registers access */
  FLASH->CR |= FLASH_CR_LOCK;
 8005e90:	4b05      	ldr	r3, [pc, #20]	; (8005ea8 <FLASH_Lock+0x1c>)
 8005e92:	691b      	ldr	r3, [r3, #16]
 8005e94:	4a04      	ldr	r2, [pc, #16]	; (8005ea8 <FLASH_Lock+0x1c>)
 8005e96:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8005e9a:	6113      	str	r3, [r2, #16]
}
 8005e9c:	bf00      	nop
 8005e9e:	46bd      	mov	sp, r7
 8005ea0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ea4:	4770      	bx	lr
 8005ea6:	bf00      	nop
 8005ea8:	40023c00 	.word	0x40023c00

08005eac <FLASH_EraseSector>:
  *       
  * @retval FLASH Status: The returned value can be: FLASH_BUSY2, FLASH_ERROR_PROGRAM2,
  *                       FLASH_ERROR_WRP2, FLASH_ERROR_OPERATION2 or FLASH_COMPLETE2.
  */
FLASH_Status FLASH_EraseSector(uint32_t FLASH_Sector, uint8_t VoltageRange)
{
 8005eac:	b580      	push	{r7, lr}
 8005eae:	b084      	sub	sp, #16
 8005eb0:	af00      	add	r7, sp, #0
 8005eb2:	6078      	str	r0, [r7, #4]
 8005eb4:	460b      	mov	r3, r1
 8005eb6:	70fb      	strb	r3, [r7, #3]
  uint32_t tmp_psize = 0x0;
 8005eb8:	2300      	movs	r3, #0
 8005eba:	60fb      	str	r3, [r7, #12]
  FLASH_Status status = FLASH_COMPLETE2;
 8005ebc:	2309      	movs	r3, #9
 8005ebe:	72fb      	strb	r3, [r7, #11]
 
  /* Check the parameters */
  assert_param(IS_FLASH_SECTOR(FLASH_Sector));
  assert_param(IS_VOLTAGERANGE(VoltageRange));
  
  if(VoltageRange == VoltageRange_1)
 8005ec0:	78fb      	ldrb	r3, [r7, #3]
 8005ec2:	2b00      	cmp	r3, #0
 8005ec4:	d102      	bne.n	8005ecc <FLASH_EraseSector+0x20>
  {
     tmp_psize = FLASH_PSIZE_BYTE;
 8005ec6:	2300      	movs	r3, #0
 8005ec8:	60fb      	str	r3, [r7, #12]
 8005eca:	e010      	b.n	8005eee <FLASH_EraseSector+0x42>
  }
  else if(VoltageRange == VoltageRange_2)
 8005ecc:	78fb      	ldrb	r3, [r7, #3]
 8005ece:	2b01      	cmp	r3, #1
 8005ed0:	d103      	bne.n	8005eda <FLASH_EraseSector+0x2e>
  {
    tmp_psize = FLASH_PSIZE_HALF_WORD;
 8005ed2:	f44f 7380 	mov.w	r3, #256	; 0x100
 8005ed6:	60fb      	str	r3, [r7, #12]
 8005ed8:	e009      	b.n	8005eee <FLASH_EraseSector+0x42>
  }
  else if(VoltageRange == VoltageRange_3)
 8005eda:	78fb      	ldrb	r3, [r7, #3]
 8005edc:	2b02      	cmp	r3, #2
 8005ede:	d103      	bne.n	8005ee8 <FLASH_EraseSector+0x3c>
  {
    tmp_psize = FLASH_PSIZE_WORD;
 8005ee0:	f44f 7300 	mov.w	r3, #512	; 0x200
 8005ee4:	60fb      	str	r3, [r7, #12]
 8005ee6:	e002      	b.n	8005eee <FLASH_EraseSector+0x42>
  }
  else
  {
    tmp_psize = FLASH_PSIZE_DOUBLE_WORD;
 8005ee8:	f44f 7340 	mov.w	r3, #768	; 0x300
 8005eec:	60fb      	str	r3, [r7, #12]
  }
  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation2();
 8005eee:	f000 f8bf 	bl	8006070 <FLASH_WaitForLastOperation2>
 8005ef2:	4603      	mov	r3, r0
 8005ef4:	72fb      	strb	r3, [r7, #11]
  
  if(status == FLASH_COMPLETE2)
 8005ef6:	7afb      	ldrb	r3, [r7, #11]
 8005ef8:	2b09      	cmp	r3, #9
 8005efa:	d12f      	bne.n	8005f5c <FLASH_EraseSector+0xb0>
  { 
    /* if the previous operation is completed, proceed to erase the sector */
    FLASH->CR &= CR_PSIZE_MASK;
 8005efc:	4b1a      	ldr	r3, [pc, #104]	; (8005f68 <FLASH_EraseSector+0xbc>)
 8005efe:	691b      	ldr	r3, [r3, #16]
 8005f00:	4a19      	ldr	r2, [pc, #100]	; (8005f68 <FLASH_EraseSector+0xbc>)
 8005f02:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005f06:	6113      	str	r3, [r2, #16]
    FLASH->CR |= tmp_psize;
 8005f08:	4b17      	ldr	r3, [pc, #92]	; (8005f68 <FLASH_EraseSector+0xbc>)
 8005f0a:	691a      	ldr	r2, [r3, #16]
 8005f0c:	4916      	ldr	r1, [pc, #88]	; (8005f68 <FLASH_EraseSector+0xbc>)
 8005f0e:	68fb      	ldr	r3, [r7, #12]
 8005f10:	4313      	orrs	r3, r2
 8005f12:	610b      	str	r3, [r1, #16]
    FLASH->CR &= SECTOR_MASK;
 8005f14:	4b14      	ldr	r3, [pc, #80]	; (8005f68 <FLASH_EraseSector+0xbc>)
 8005f16:	691b      	ldr	r3, [r3, #16]
 8005f18:	4a13      	ldr	r2, [pc, #76]	; (8005f68 <FLASH_EraseSector+0xbc>)
 8005f1a:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8005f1e:	6113      	str	r3, [r2, #16]
    FLASH->CR |= FLASH_CR_SER | FLASH_Sector;
 8005f20:	4b11      	ldr	r3, [pc, #68]	; (8005f68 <FLASH_EraseSector+0xbc>)
 8005f22:	691a      	ldr	r2, [r3, #16]
 8005f24:	687b      	ldr	r3, [r7, #4]
 8005f26:	4313      	orrs	r3, r2
 8005f28:	4a0f      	ldr	r2, [pc, #60]	; (8005f68 <FLASH_EraseSector+0xbc>)
 8005f2a:	f043 0302 	orr.w	r3, r3, #2
 8005f2e:	6113      	str	r3, [r2, #16]
    FLASH->CR |= FLASH_CR_STRT;
 8005f30:	4b0d      	ldr	r3, [pc, #52]	; (8005f68 <FLASH_EraseSector+0xbc>)
 8005f32:	691b      	ldr	r3, [r3, #16]
 8005f34:	4a0c      	ldr	r2, [pc, #48]	; (8005f68 <FLASH_EraseSector+0xbc>)
 8005f36:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005f3a:	6113      	str	r3, [r2, #16]
    
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation2();
 8005f3c:	f000 f898 	bl	8006070 <FLASH_WaitForLastOperation2>
 8005f40:	4603      	mov	r3, r0
 8005f42:	72fb      	strb	r3, [r7, #11]
    
    /* if the erase operation is completed, disable the SER Bit */
    FLASH->CR &= (~FLASH_CR_SER);
 8005f44:	4b08      	ldr	r3, [pc, #32]	; (8005f68 <FLASH_EraseSector+0xbc>)
 8005f46:	691b      	ldr	r3, [r3, #16]
 8005f48:	4a07      	ldr	r2, [pc, #28]	; (8005f68 <FLASH_EraseSector+0xbc>)
 8005f4a:	f023 0302 	bic.w	r3, r3, #2
 8005f4e:	6113      	str	r3, [r2, #16]
    FLASH->CR &= SECTOR_MASK; 
 8005f50:	4b05      	ldr	r3, [pc, #20]	; (8005f68 <FLASH_EraseSector+0xbc>)
 8005f52:	691b      	ldr	r3, [r3, #16]
 8005f54:	4a04      	ldr	r2, [pc, #16]	; (8005f68 <FLASH_EraseSector+0xbc>)
 8005f56:	f023 03f8 	bic.w	r3, r3, #248	; 0xf8
 8005f5a:	6113      	str	r3, [r2, #16]
  }
  /* Return the Erase Status */
  return status;
 8005f5c:	7afb      	ldrb	r3, [r7, #11]
}
 8005f5e:	4618      	mov	r0, r3
 8005f60:	3710      	adds	r7, #16
 8005f62:	46bd      	mov	sp, r7
 8005f64:	bd80      	pop	{r7, pc}
 8005f66:	bf00      	nop
 8005f68:	40023c00 	.word	0x40023c00

08005f6c <FLASH_ProgramWord>:
  * @param  Data: specifies the data to be programmed.
  * @retval FLASH Status: The returned value can be: FLASH_BUSY2, FLASH_ERROR_PROGRAM2,
  *                       FLASH_ERROR_WRP2, FLASH_ERROR_OPERATION2 or FLASH_COMPLETE2.
  */
FLASH_Status FLASH_ProgramWord(uint32_t Address, uint32_t Data)
{
 8005f6c:	b580      	push	{r7, lr}
 8005f6e:	b084      	sub	sp, #16
 8005f70:	af00      	add	r7, sp, #0
 8005f72:	6078      	str	r0, [r7, #4]
 8005f74:	6039      	str	r1, [r7, #0]
  FLASH_Status status = FLASH_COMPLETE2;
 8005f76:	2309      	movs	r3, #9
 8005f78:	73fb      	strb	r3, [r7, #15]
 
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));
 
  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation2();
 8005f7a:	f000 f879 	bl	8006070 <FLASH_WaitForLastOperation2>
 8005f7e:	4603      	mov	r3, r0
 8005f80:	73fb      	strb	r3, [r7, #15]
  
  if(status == FLASH_COMPLETE2)
 8005f82:	7bfb      	ldrb	r3, [r7, #15]
 8005f84:	2b09      	cmp	r3, #9
 8005f86:	d11e      	bne.n	8005fc6 <FLASH_ProgramWord+0x5a>
  {
    /* if the previous operation is completed, proceed to program the new data */
    FLASH->CR &= CR_PSIZE_MASK;
 8005f88:	4b11      	ldr	r3, [pc, #68]	; (8005fd0 <FLASH_ProgramWord+0x64>)
 8005f8a:	691b      	ldr	r3, [r3, #16]
 8005f8c:	4a10      	ldr	r2, [pc, #64]	; (8005fd0 <FLASH_ProgramWord+0x64>)
 8005f8e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8005f92:	6113      	str	r3, [r2, #16]
    FLASH->CR |= FLASH_PSIZE_WORD;
 8005f94:	4b0e      	ldr	r3, [pc, #56]	; (8005fd0 <FLASH_ProgramWord+0x64>)
 8005f96:	691b      	ldr	r3, [r3, #16]
 8005f98:	4a0d      	ldr	r2, [pc, #52]	; (8005fd0 <FLASH_ProgramWord+0x64>)
 8005f9a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8005f9e:	6113      	str	r3, [r2, #16]
    FLASH->CR |= FLASH_CR_PG;
 8005fa0:	4b0b      	ldr	r3, [pc, #44]	; (8005fd0 <FLASH_ProgramWord+0x64>)
 8005fa2:	691b      	ldr	r3, [r3, #16]
 8005fa4:	4a0a      	ldr	r2, [pc, #40]	; (8005fd0 <FLASH_ProgramWord+0x64>)
 8005fa6:	f043 0301 	orr.w	r3, r3, #1
 8005faa:	6113      	str	r3, [r2, #16]
  
    *(__IO uint32_t*)Address = Data;
 8005fac:	687b      	ldr	r3, [r7, #4]
 8005fae:	683a      	ldr	r2, [r7, #0]
 8005fb0:	601a      	str	r2, [r3, #0]
        
    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation2();
 8005fb2:	f000 f85d 	bl	8006070 <FLASH_WaitForLastOperation2>
 8005fb6:	4603      	mov	r3, r0
 8005fb8:	73fb      	strb	r3, [r7, #15]
 
    /* if the program operation is completed, disable the PG Bit */
    FLASH->CR &= (~FLASH_CR_PG);
 8005fba:	4b05      	ldr	r3, [pc, #20]	; (8005fd0 <FLASH_ProgramWord+0x64>)
 8005fbc:	691b      	ldr	r3, [r3, #16]
 8005fbe:	4a04      	ldr	r2, [pc, #16]	; (8005fd0 <FLASH_ProgramWord+0x64>)
 8005fc0:	f023 0301 	bic.w	r3, r3, #1
 8005fc4:	6113      	str	r3, [r2, #16]
  } 
  /* Return the Program Status */
  return status;
 8005fc6:	7bfb      	ldrb	r3, [r7, #15]
}
 8005fc8:	4618      	mov	r0, r3
 8005fca:	3710      	adds	r7, #16
 8005fcc:	46bd      	mov	sp, r7
 8005fce:	bd80      	pop	{r7, pc}
 8005fd0:	40023c00 	.word	0x40023c00

08005fd4 <FLASH_ClearFlag>:
  *            @arg FLASH_FLAG_PGSERR: FLASH Programming Sequence error flag
  *            @arg FLASH_FLAG_RDERR: FLASH Read Protection error flag (STM32F42xx/43xxx and STM32F401xx/411xE devices)   
  * @retval None
  */
void FLASH_ClearFlag(uint32_t FLASH_FLAG)
{
 8005fd4:	b480      	push	{r7}
 8005fd6:	b083      	sub	sp, #12
 8005fd8:	af00      	add	r7, sp, #0
 8005fda:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_FLASH_CLEAR_FLAG(FLASH_FLAG));
  
  /* Clear the flags */
  FLASH->SR = FLASH_FLAG;
 8005fdc:	4a04      	ldr	r2, [pc, #16]	; (8005ff0 <FLASH_ClearFlag+0x1c>)
 8005fde:	687b      	ldr	r3, [r7, #4]
 8005fe0:	60d3      	str	r3, [r2, #12]
}
 8005fe2:	bf00      	nop
 8005fe4:	370c      	adds	r7, #12
 8005fe6:	46bd      	mov	sp, r7
 8005fe8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005fec:	4770      	bx	lr
 8005fee:	bf00      	nop
 8005ff0:	40023c00 	.word	0x40023c00

08005ff4 <FLASH_GetStatus>:
  * @param  None
  * @retval FLASH Status: The returned value can be: FLASH_BUSY2, FLASH_ERROR_PROGRAM2,
  *                       FLASH_ERROR_WRP2, FLASH_ERROR_RD2, FLASH_ERROR_OPERATION2 or FLASH_COMPLETE2.
  */
FLASH_Status FLASH_GetStatus(void)
{
 8005ff4:	b480      	push	{r7}
 8005ff6:	b083      	sub	sp, #12
 8005ff8:	af00      	add	r7, sp, #0
  FLASH_Status flashstatus = FLASH_COMPLETE2;
 8005ffa:	2309      	movs	r3, #9
 8005ffc:	71fb      	strb	r3, [r7, #7]
  
  if((FLASH->SR & FLASH_FLAG_BSY) == FLASH_FLAG_BSY) 
 8005ffe:	4b1b      	ldr	r3, [pc, #108]	; (800606c <FLASH_GetStatus+0x78>)
 8006000:	68db      	ldr	r3, [r3, #12]
 8006002:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8006006:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800600a:	d102      	bne.n	8006012 <FLASH_GetStatus+0x1e>
  {
    flashstatus = FLASH_BUSY2;
 800600c:	2301      	movs	r3, #1
 800600e:	71fb      	strb	r3, [r7, #7]
 8006010:	e025      	b.n	800605e <FLASH_GetStatus+0x6a>
  }
  else 
  {  
    if((FLASH->SR & FLASH_FLAG_WRPERR) != (uint32_t)0x00)
 8006012:	4b16      	ldr	r3, [pc, #88]	; (800606c <FLASH_GetStatus+0x78>)
 8006014:	68db      	ldr	r3, [r3, #12]
 8006016:	f003 0310 	and.w	r3, r3, #16
 800601a:	2b00      	cmp	r3, #0
 800601c:	d002      	beq.n	8006024 <FLASH_GetStatus+0x30>
    { 
      flashstatus = FLASH_ERROR_WRP2;
 800601e:	2306      	movs	r3, #6
 8006020:	71fb      	strb	r3, [r7, #7]
 8006022:	e01c      	b.n	800605e <FLASH_GetStatus+0x6a>
    }
    else
    {
      if((FLASH->SR & FLASH_FLAG_RDERR) != (uint32_t)0x00)
 8006024:	4b11      	ldr	r3, [pc, #68]	; (800606c <FLASH_GetStatus+0x78>)
 8006026:	68db      	ldr	r3, [r3, #12]
 8006028:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800602c:	2b00      	cmp	r3, #0
 800602e:	d002      	beq.n	8006036 <FLASH_GetStatus+0x42>
      { 
        flashstatus = FLASH_ERROR_RD2;
 8006030:	2302      	movs	r3, #2
 8006032:	71fb      	strb	r3, [r7, #7]
 8006034:	e013      	b.n	800605e <FLASH_GetStatus+0x6a>
      } 
      else 
      {
        if((FLASH->SR & (uint32_t)0xE0) != (uint32_t)0x00)
 8006036:	4b0d      	ldr	r3, [pc, #52]	; (800606c <FLASH_GetStatus+0x78>)
 8006038:	68db      	ldr	r3, [r3, #12]
 800603a:	f003 03e0 	and.w	r3, r3, #224	; 0xe0
 800603e:	2b00      	cmp	r3, #0
 8006040:	d002      	beq.n	8006048 <FLASH_GetStatus+0x54>
        {
          flashstatus = FLASH_ERROR_PROGRAM2; 
 8006042:	2307      	movs	r3, #7
 8006044:	71fb      	strb	r3, [r7, #7]
 8006046:	e00a      	b.n	800605e <FLASH_GetStatus+0x6a>
        }
        else
        {
          if((FLASH->SR & FLASH_FLAG_OPERR) != (uint32_t)0x00)
 8006048:	4b08      	ldr	r3, [pc, #32]	; (800606c <FLASH_GetStatus+0x78>)
 800604a:	68db      	ldr	r3, [r3, #12]
 800604c:	f003 0302 	and.w	r3, r3, #2
 8006050:	2b00      	cmp	r3, #0
 8006052:	d002      	beq.n	800605a <FLASH_GetStatus+0x66>
          {
            flashstatus = FLASH_ERROR_OPERATION2;
 8006054:	2308      	movs	r3, #8
 8006056:	71fb      	strb	r3, [r7, #7]
 8006058:	e001      	b.n	800605e <FLASH_GetStatus+0x6a>
          }
          else
          {
            flashstatus = FLASH_COMPLETE2;
 800605a:	2309      	movs	r3, #9
 800605c:	71fb      	strb	r3, [r7, #7]
        }
      }
    }
  }
  /* Return the FLASH Status */
  return flashstatus;
 800605e:	79fb      	ldrb	r3, [r7, #7]
}
 8006060:	4618      	mov	r0, r3
 8006062:	370c      	adds	r7, #12
 8006064:	46bd      	mov	sp, r7
 8006066:	f85d 7b04 	ldr.w	r7, [sp], #4
 800606a:	4770      	bx	lr
 800606c:	40023c00 	.word	0x40023c00

08006070 <FLASH_WaitForLastOperation2>:
  * @param  None
  * @retval FLASH Status: The returned value can be: FLASH_BUSY2, FLASH_ERROR_PROGRAM2,
  *                       FLASH_ERROR_WRP2, FLASH_ERROR_OPERATION2 or FLASH_COMPLETE2.
  */
FLASH_Status FLASH_WaitForLastOperation2(void)
{ 
 8006070:	b580      	push	{r7, lr}
 8006072:	b082      	sub	sp, #8
 8006074:	af00      	add	r7, sp, #0
  __IO FLASH_Status status = FLASH_COMPLETE2;
 8006076:	2309      	movs	r3, #9
 8006078:	71fb      	strb	r3, [r7, #7]
   
  /* Check for the FLASH Status */
  status = FLASH_GetStatus();
 800607a:	f7ff ffbb 	bl	8005ff4 <FLASH_GetStatus>
 800607e:	4603      	mov	r3, r0
 8006080:	71fb      	strb	r3, [r7, #7]
 
  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */
  while(status == FLASH_BUSY2)
 8006082:	e003      	b.n	800608c <FLASH_WaitForLastOperation2+0x1c>
  {
    status = FLASH_GetStatus();
 8006084:	f7ff ffb6 	bl	8005ff4 <FLASH_GetStatus>
 8006088:	4603      	mov	r3, r0
 800608a:	71fb      	strb	r3, [r7, #7]
  while(status == FLASH_BUSY2)
 800608c:	79fb      	ldrb	r3, [r7, #7]
 800608e:	b2db      	uxtb	r3, r3
 8006090:	2b01      	cmp	r3, #1
 8006092:	d0f7      	beq.n	8006084 <FLASH_WaitForLastOperation2+0x14>
  }
  /* Return the operation status */
  return status;
 8006094:	79fb      	ldrb	r3, [r7, #7]
 8006096:	b2db      	uxtb	r3, r3
}
 8006098:	4618      	mov	r0, r3
 800609a:	3708      	adds	r7, #8
 800609c:	46bd      	mov	sp, r7
 800609e:	bd80      	pop	{r7, pc}

080060a0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80060a0:	b580      	push	{r7, lr}
 80060a2:	b082      	sub	sp, #8
 80060a4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80060a6:	2300      	movs	r3, #0
 80060a8:	607b      	str	r3, [r7, #4]
 80060aa:	4b10      	ldr	r3, [pc, #64]	; (80060ec <HAL_MspInit+0x4c>)
 80060ac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80060ae:	4a0f      	ldr	r2, [pc, #60]	; (80060ec <HAL_MspInit+0x4c>)
 80060b0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80060b4:	6453      	str	r3, [r2, #68]	; 0x44
 80060b6:	4b0d      	ldr	r3, [pc, #52]	; (80060ec <HAL_MspInit+0x4c>)
 80060b8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80060ba:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80060be:	607b      	str	r3, [r7, #4]
 80060c0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80060c2:	2300      	movs	r3, #0
 80060c4:	603b      	str	r3, [r7, #0]
 80060c6:	4b09      	ldr	r3, [pc, #36]	; (80060ec <HAL_MspInit+0x4c>)
 80060c8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80060ca:	4a08      	ldr	r2, [pc, #32]	; (80060ec <HAL_MspInit+0x4c>)
 80060cc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80060d0:	6413      	str	r3, [r2, #64]	; 0x40
 80060d2:	4b06      	ldr	r3, [pc, #24]	; (80060ec <HAL_MspInit+0x4c>)
 80060d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80060d6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80060da:	603b      	str	r3, [r7, #0]
 80060dc:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 80060de:	2007      	movs	r0, #7
 80060e0:	f002 fa6e 	bl	80085c0 <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80060e4:	bf00      	nop
 80060e6:	3708      	adds	r7, #8
 80060e8:	46bd      	mov	sp, r7
 80060ea:	bd80      	pop	{r7, pc}
 80060ec:	40023800 	.word	0x40023800

080060f0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80060f0:	b480      	push	{r7}
 80060f2:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 80060f4:	bf00      	nop
 80060f6:	46bd      	mov	sp, r7
 80060f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060fc:	4770      	bx	lr

080060fe <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80060fe:	b480      	push	{r7}
 8006100:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8006102:	e7fe      	b.n	8006102 <HardFault_Handler+0x4>

08006104 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8006104:	b480      	push	{r7}
 8006106:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8006108:	e7fe      	b.n	8006108 <MemManage_Handler+0x4>

0800610a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800610a:	b480      	push	{r7}
 800610c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800610e:	e7fe      	b.n	800610e <BusFault_Handler+0x4>

08006110 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8006110:	b480      	push	{r7}
 8006112:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8006114:	e7fe      	b.n	8006114 <UsageFault_Handler+0x4>

08006116 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8006116:	b480      	push	{r7}
 8006118:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 800611a:	bf00      	nop
 800611c:	46bd      	mov	sp, r7
 800611e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006122:	4770      	bx	lr

08006124 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8006124:	b480      	push	{r7}
 8006126:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8006128:	bf00      	nop
 800612a:	46bd      	mov	sp, r7
 800612c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006130:	4770      	bx	lr

08006132 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8006132:	b480      	push	{r7}
 8006134:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8006136:	bf00      	nop
 8006138:	46bd      	mov	sp, r7
 800613a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800613e:	4770      	bx	lr

08006140 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8006140:	b580      	push	{r7, lr}
 8006142:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8006144:	f000 fec0 	bl	8006ec8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8006148:	bf00      	nop
 800614a:	bd80      	pop	{r7, pc}

0800614c <CAN1_RX0_IRQHandler>:

/**
  * @brief This function handles CAN1 RX0 interrupt.
  */
void CAN1_RX0_IRQHandler(void)
{
 800614c:	b5f0      	push	{r4, r5, r6, r7, lr}
 800614e:	b095      	sub	sp, #84	; 0x54
 8006150:	af12      	add	r7, sp, #72	; 0x48
  /* USER CODE BEGIN CAN1_RX0_IRQn 0 */

  /* USER CODE END CAN1_RX0_IRQn 0 */
  HAL_CAN_IRQHandler(&hcan1);
 8006152:	4879      	ldr	r0, [pc, #484]	; (8006338 <CAN1_RX0_IRQHandler+0x1ec>)
 8006154:	f001 ff2b 	bl	8007fae <HAL_CAN_IRQHandler>
  /* USER CODE BEGIN CAN1_RX0_IRQn 1 */

  HAL_CAN_GetRxMessage(&CAN_H, CAN_RX_FIFO0, &can_rx.rx_header, can_rx.data);	// Read CAN
 8006158:	4b78      	ldr	r3, [pc, #480]	; (800633c <CAN1_RX0_IRQHandler+0x1f0>)
 800615a:	4a79      	ldr	r2, [pc, #484]	; (8006340 <CAN1_RX0_IRQHandler+0x1f4>)
 800615c:	2100      	movs	r1, #0
 800615e:	4876      	ldr	r0, [pc, #472]	; (8006338 <CAN1_RX0_IRQHandler+0x1ec>)
 8006160:	f001 fe13 	bl	8007d8a <HAL_CAN_GetRxMessage>
  uint32_t TxMailbox;
  pack_reply(&can_tx, comm_encoder.angle_multiturn[0]/GR, comm_encoder.velocity/GR, controller.i_q_filt*KT*GR, VERSION_NUM, hall_cal.hall_cal_state, state.state, controller.i_q_des);	// Pack response
 8006164:	4b77      	ldr	r3, [pc, #476]	; (8006344 <CAN1_RX0_IRQHandler+0x1f8>)
 8006166:	ed93 7a03 	vldr	s14, [r3, #12]
 800616a:	4b77      	ldr	r3, [pc, #476]	; (8006348 <CAN1_RX0_IRQHandler+0x1fc>)
 800616c:	edd3 7a11 	vldr	s15, [r3, #68]	; 0x44
 8006170:	eec7 6a27 	vdiv.f32	s13, s14, s15
 8006174:	4b73      	ldr	r3, [pc, #460]	; (8006344 <CAN1_RX0_IRQHandler+0x1f8>)
 8006176:	ed93 7a18 	vldr	s14, [r3, #96]	; 0x60
 800617a:	4b73      	ldr	r3, [pc, #460]	; (8006348 <CAN1_RX0_IRQHandler+0x1fc>)
 800617c:	edd3 7a11 	vldr	s15, [r3, #68]	; 0x44
 8006180:	ee87 6a27 	vdiv.f32	s12, s14, s15
 8006184:	4b71      	ldr	r3, [pc, #452]	; (800634c <CAN1_RX0_IRQHandler+0x200>)
 8006186:	ed93 7a11 	vldr	s14, [r3, #68]	; 0x44
 800618a:	4b6f      	ldr	r3, [pc, #444]	; (8006348 <CAN1_RX0_IRQHandler+0x1fc>)
 800618c:	edd3 7a0e 	vldr	s15, [r3, #56]	; 0x38
 8006190:	ee27 7a27 	vmul.f32	s14, s14, s15
 8006194:	4b6c      	ldr	r3, [pc, #432]	; (8006348 <CAN1_RX0_IRQHandler+0x1fc>)
 8006196:	edd3 7a11 	vldr	s15, [r3, #68]	; 0x44
 800619a:	ee67 7a27 	vmul.f32	s15, s14, s15
 800619e:	4b6c      	ldr	r3, [pc, #432]	; (8006350 <CAN1_RX0_IRQHandler+0x204>)
 80061a0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80061a2:	4b6c      	ldr	r3, [pc, #432]	; (8006354 <CAN1_RX0_IRQHandler+0x208>)
 80061a4:	781b      	ldrb	r3, [r3, #0]
 80061a6:	4619      	mov	r1, r3
 80061a8:	4b68      	ldr	r3, [pc, #416]	; (800634c <CAN1_RX0_IRQHandler+0x200>)
 80061aa:	ed93 7a2c 	vldr	s14, [r3, #176]	; 0xb0
 80061ae:	eef0 1a47 	vmov.f32	s3, s14
 80061b2:	460b      	mov	r3, r1
 80061b4:	2103      	movs	r1, #3
 80061b6:	eeb0 1a67 	vmov.f32	s2, s15
 80061ba:	eef0 0a46 	vmov.f32	s1, s12
 80061be:	eeb0 0a66 	vmov.f32	s0, s13
 80061c2:	4865      	ldr	r0, [pc, #404]	; (8006358 <CAN1_RX0_IRQHandler+0x20c>)
 80061c4:	f7fb fd70 	bl	8001ca8 <pack_reply>
  HAL_CAN_AddTxMessage(&CAN_H, &can_tx.tx_header, can_tx.data, &TxMailbox);	// Send response
 80061c8:	1d3b      	adds	r3, r7, #4
 80061ca:	4a64      	ldr	r2, [pc, #400]	; (800635c <CAN1_RX0_IRQHandler+0x210>)
 80061cc:	4964      	ldr	r1, [pc, #400]	; (8006360 <CAN1_RX0_IRQHandler+0x214>)
 80061ce:	485a      	ldr	r0, [pc, #360]	; (8006338 <CAN1_RX0_IRQHandler+0x1ec>)
 80061d0:	f001 fd00 	bl	8007bd4 <HAL_CAN_AddTxMessage>

  /* Check for special Commands */
  if(((can_rx.data[0]==0xFF) & (can_rx.data[1]==0xFF) & (can_rx.data[2]==0xFF) & (can_rx.data[3]==0xFF) & (can_rx.data[4]==0xFF) & (can_rx.data[5]==0xFF) & (can_rx.data[6]==0xFF) & (can_rx.data[7]==0xFC))){
 80061d4:	4b63      	ldr	r3, [pc, #396]	; (8006364 <CAN1_RX0_IRQHandler+0x218>)
 80061d6:	785a      	ldrb	r2, [r3, #1]
 80061d8:	4b62      	ldr	r3, [pc, #392]	; (8006364 <CAN1_RX0_IRQHandler+0x218>)
 80061da:	789b      	ldrb	r3, [r3, #2]
 80061dc:	4013      	ands	r3, r2
 80061de:	b2da      	uxtb	r2, r3
 80061e0:	4b60      	ldr	r3, [pc, #384]	; (8006364 <CAN1_RX0_IRQHandler+0x218>)
 80061e2:	78db      	ldrb	r3, [r3, #3]
 80061e4:	4013      	ands	r3, r2
 80061e6:	b2da      	uxtb	r2, r3
 80061e8:	4b5e      	ldr	r3, [pc, #376]	; (8006364 <CAN1_RX0_IRQHandler+0x218>)
 80061ea:	791b      	ldrb	r3, [r3, #4]
 80061ec:	4013      	ands	r3, r2
 80061ee:	b2da      	uxtb	r2, r3
 80061f0:	4b5c      	ldr	r3, [pc, #368]	; (8006364 <CAN1_RX0_IRQHandler+0x218>)
 80061f2:	795b      	ldrb	r3, [r3, #5]
 80061f4:	4013      	ands	r3, r2
 80061f6:	b2da      	uxtb	r2, r3
 80061f8:	4b5a      	ldr	r3, [pc, #360]	; (8006364 <CAN1_RX0_IRQHandler+0x218>)
 80061fa:	799b      	ldrb	r3, [r3, #6]
 80061fc:	4013      	ands	r3, r2
 80061fe:	b2da      	uxtb	r2, r3
 8006200:	4b58      	ldr	r3, [pc, #352]	; (8006364 <CAN1_RX0_IRQHandler+0x218>)
 8006202:	79db      	ldrb	r3, [r3, #7]
 8006204:	4013      	ands	r3, r2
 8006206:	b2db      	uxtb	r3, r3
 8006208:	2bff      	cmp	r3, #255	; 0xff
 800620a:	bf0c      	ite	eq
 800620c:	2301      	moveq	r3, #1
 800620e:	2300      	movne	r3, #0
 8006210:	b2da      	uxtb	r2, r3
 8006212:	4b54      	ldr	r3, [pc, #336]	; (8006364 <CAN1_RX0_IRQHandler+0x218>)
 8006214:	7a1b      	ldrb	r3, [r3, #8]
 8006216:	2bfc      	cmp	r3, #252	; 0xfc
 8006218:	bf0c      	ite	eq
 800621a:	2301      	moveq	r3, #1
 800621c:	2300      	movne	r3, #0
 800621e:	b2db      	uxtb	r3, r3
 8006220:	4013      	ands	r3, r2
 8006222:	b2db      	uxtb	r3, r3
 8006224:	2b00      	cmp	r3, #0
 8006226:	d004      	beq.n	8006232 <CAN1_RX0_IRQHandler+0xe6>
	  update_fsm(&state, MOTOR_CMD);
 8006228:	216d      	movs	r1, #109	; 0x6d
 800622a:	484a      	ldr	r0, [pc, #296]	; (8006354 <CAN1_RX0_IRQHandler+0x208>)
 800622c:	f7fd fc36 	bl	8003a9c <update_fsm>
	  unpack_cmd(can_rx, controller.commands);	// Unpack commands
	  controller.timeout = 0;					// Reset timeout counter
  }

  /* USER CODE END CAN1_RX0_IRQn 1 */
}
 8006230:	e130      	b.n	8006494 <CAN1_RX0_IRQHandler+0x348>
  else if(((can_rx.data[0]==0xFF) & (can_rx.data[1]==0xFF) & (can_rx.data[2]==0xFF) & (can_rx.data[3]==0xFF) * (can_rx.data[4]==0xFF) & (can_rx.data[5]==0xFF) & (can_rx.data[6]==0xFF) & (can_rx.data[7]==0xFD))){
 8006232:	4b4c      	ldr	r3, [pc, #304]	; (8006364 <CAN1_RX0_IRQHandler+0x218>)
 8006234:	785a      	ldrb	r2, [r3, #1]
 8006236:	4b4b      	ldr	r3, [pc, #300]	; (8006364 <CAN1_RX0_IRQHandler+0x218>)
 8006238:	789b      	ldrb	r3, [r3, #2]
 800623a:	4013      	ands	r3, r2
 800623c:	b2da      	uxtb	r2, r3
 800623e:	4b49      	ldr	r3, [pc, #292]	; (8006364 <CAN1_RX0_IRQHandler+0x218>)
 8006240:	78db      	ldrb	r3, [r3, #3]
 8006242:	4013      	ands	r3, r2
 8006244:	b2db      	uxtb	r3, r3
 8006246:	2bff      	cmp	r3, #255	; 0xff
 8006248:	bf0c      	ite	eq
 800624a:	2301      	moveq	r3, #1
 800624c:	2300      	movne	r3, #0
 800624e:	b2db      	uxtb	r3, r3
 8006250:	461a      	mov	r2, r3
 8006252:	4b44      	ldr	r3, [pc, #272]	; (8006364 <CAN1_RX0_IRQHandler+0x218>)
 8006254:	791b      	ldrb	r3, [r3, #4]
 8006256:	2bff      	cmp	r3, #255	; 0xff
 8006258:	bf0c      	ite	eq
 800625a:	2301      	moveq	r3, #1
 800625c:	2300      	movne	r3, #0
 800625e:	b2db      	uxtb	r3, r3
 8006260:	4619      	mov	r1, r3
 8006262:	4b40      	ldr	r3, [pc, #256]	; (8006364 <CAN1_RX0_IRQHandler+0x218>)
 8006264:	795b      	ldrb	r3, [r3, #5]
 8006266:	2bff      	cmp	r3, #255	; 0xff
 8006268:	bf0c      	ite	eq
 800626a:	2301      	moveq	r3, #1
 800626c:	2300      	movne	r3, #0
 800626e:	b2db      	uxtb	r3, r3
 8006270:	fb03 f301 	mul.w	r3, r3, r1
 8006274:	4013      	ands	r3, r2
 8006276:	4a3b      	ldr	r2, [pc, #236]	; (8006364 <CAN1_RX0_IRQHandler+0x218>)
 8006278:	7992      	ldrb	r2, [r2, #6]
 800627a:	2aff      	cmp	r2, #255	; 0xff
 800627c:	bf0c      	ite	eq
 800627e:	2201      	moveq	r2, #1
 8006280:	2200      	movne	r2, #0
 8006282:	b2d2      	uxtb	r2, r2
 8006284:	4013      	ands	r3, r2
 8006286:	4a37      	ldr	r2, [pc, #220]	; (8006364 <CAN1_RX0_IRQHandler+0x218>)
 8006288:	79d2      	ldrb	r2, [r2, #7]
 800628a:	2aff      	cmp	r2, #255	; 0xff
 800628c:	bf0c      	ite	eq
 800628e:	2201      	moveq	r2, #1
 8006290:	2200      	movne	r2, #0
 8006292:	b2d2      	uxtb	r2, r2
 8006294:	4013      	ands	r3, r2
 8006296:	4a33      	ldr	r2, [pc, #204]	; (8006364 <CAN1_RX0_IRQHandler+0x218>)
 8006298:	7a12      	ldrb	r2, [r2, #8]
 800629a:	2afd      	cmp	r2, #253	; 0xfd
 800629c:	bf0c      	ite	eq
 800629e:	2201      	moveq	r2, #1
 80062a0:	2200      	movne	r2, #0
 80062a2:	b2d2      	uxtb	r2, r2
 80062a4:	4013      	ands	r3, r2
 80062a6:	2b00      	cmp	r3, #0
 80062a8:	d004      	beq.n	80062b4 <CAN1_RX0_IRQHandler+0x168>
      update_fsm(&state, MENU_CMD);
 80062aa:	211b      	movs	r1, #27
 80062ac:	4829      	ldr	r0, [pc, #164]	; (8006354 <CAN1_RX0_IRQHandler+0x208>)
 80062ae:	f7fd fbf5 	bl	8003a9c <update_fsm>
}
 80062b2:	e0ef      	b.n	8006494 <CAN1_RX0_IRQHandler+0x348>
  else if(((can_rx.data[0]==0xFF) & (can_rx.data[1]==0xFF) & (can_rx.data[2]==0xFF) & (can_rx.data[3]==0xFF) * (can_rx.data[4]==0xFF) & (can_rx.data[5]==0xFF) & (can_rx.data[6]==0xFF) & (can_rx.data[7]==0xFE))){
 80062b4:	4b2b      	ldr	r3, [pc, #172]	; (8006364 <CAN1_RX0_IRQHandler+0x218>)
 80062b6:	785a      	ldrb	r2, [r3, #1]
 80062b8:	4b2a      	ldr	r3, [pc, #168]	; (8006364 <CAN1_RX0_IRQHandler+0x218>)
 80062ba:	789b      	ldrb	r3, [r3, #2]
 80062bc:	4013      	ands	r3, r2
 80062be:	b2da      	uxtb	r2, r3
 80062c0:	4b28      	ldr	r3, [pc, #160]	; (8006364 <CAN1_RX0_IRQHandler+0x218>)
 80062c2:	78db      	ldrb	r3, [r3, #3]
 80062c4:	4013      	ands	r3, r2
 80062c6:	b2db      	uxtb	r3, r3
 80062c8:	2bff      	cmp	r3, #255	; 0xff
 80062ca:	bf0c      	ite	eq
 80062cc:	2301      	moveq	r3, #1
 80062ce:	2300      	movne	r3, #0
 80062d0:	b2db      	uxtb	r3, r3
 80062d2:	461a      	mov	r2, r3
 80062d4:	4b23      	ldr	r3, [pc, #140]	; (8006364 <CAN1_RX0_IRQHandler+0x218>)
 80062d6:	791b      	ldrb	r3, [r3, #4]
 80062d8:	2bff      	cmp	r3, #255	; 0xff
 80062da:	bf0c      	ite	eq
 80062dc:	2301      	moveq	r3, #1
 80062de:	2300      	movne	r3, #0
 80062e0:	b2db      	uxtb	r3, r3
 80062e2:	4619      	mov	r1, r3
 80062e4:	4b1f      	ldr	r3, [pc, #124]	; (8006364 <CAN1_RX0_IRQHandler+0x218>)
 80062e6:	795b      	ldrb	r3, [r3, #5]
 80062e8:	2bff      	cmp	r3, #255	; 0xff
 80062ea:	bf0c      	ite	eq
 80062ec:	2301      	moveq	r3, #1
 80062ee:	2300      	movne	r3, #0
 80062f0:	b2db      	uxtb	r3, r3
 80062f2:	fb03 f301 	mul.w	r3, r3, r1
 80062f6:	4013      	ands	r3, r2
 80062f8:	4a1a      	ldr	r2, [pc, #104]	; (8006364 <CAN1_RX0_IRQHandler+0x218>)
 80062fa:	7992      	ldrb	r2, [r2, #6]
 80062fc:	2aff      	cmp	r2, #255	; 0xff
 80062fe:	bf0c      	ite	eq
 8006300:	2201      	moveq	r2, #1
 8006302:	2200      	movne	r2, #0
 8006304:	b2d2      	uxtb	r2, r2
 8006306:	4013      	ands	r3, r2
 8006308:	4a16      	ldr	r2, [pc, #88]	; (8006364 <CAN1_RX0_IRQHandler+0x218>)
 800630a:	79d2      	ldrb	r2, [r2, #7]
 800630c:	2aff      	cmp	r2, #255	; 0xff
 800630e:	bf0c      	ite	eq
 8006310:	2201      	moveq	r2, #1
 8006312:	2200      	movne	r2, #0
 8006314:	b2d2      	uxtb	r2, r2
 8006316:	4013      	ands	r3, r2
 8006318:	4a12      	ldr	r2, [pc, #72]	; (8006364 <CAN1_RX0_IRQHandler+0x218>)
 800631a:	7a12      	ldrb	r2, [r2, #8]
 800631c:	2afe      	cmp	r2, #254	; 0xfe
 800631e:	bf0c      	ite	eq
 8006320:	2201      	moveq	r2, #1
 8006322:	2200      	movne	r2, #0
 8006324:	b2d2      	uxtb	r2, r2
 8006326:	4013      	ands	r3, r2
 8006328:	2b00      	cmp	r3, #0
 800632a:	d01d      	beq.n	8006368 <CAN1_RX0_IRQHandler+0x21c>
	  update_fsm(&state, ZERO_CMD);
 800632c:	217a      	movs	r1, #122	; 0x7a
 800632e:	4809      	ldr	r0, [pc, #36]	; (8006354 <CAN1_RX0_IRQHandler+0x208>)
 8006330:	f7fd fbb4 	bl	8003a9c <update_fsm>
}
 8006334:	e0ae      	b.n	8006494 <CAN1_RX0_IRQHandler+0x348>
 8006336:	bf00      	nop
 8006338:	20000338 	.word	0x20000338
 800633c:	200093d9 	.word	0x200093d9
 8006340:	200093e4 	.word	0x200093e4
 8006344:	20000360 	.word	0x20000360
 8006348:	20000694 	.word	0x20000694
 800634c:	20000794 	.word	0x20000794
 8006350:	20000640 	.word	0x20000640
 8006354:	20000670 	.word	0x20000670
 8006358:	200093ac 	.word	0x200093ac
 800635c:	200093ad 	.word	0x200093ad
 8006360:	200093b8 	.word	0x200093b8
 8006364:	200093d8 	.word	0x200093d8
  else if(((can_rx.data[0]==0xFF) & (can_rx.data[1]==0xFF) & (can_rx.data[2]==0xFF) & (can_rx.data[3]==0xFF) * (can_rx.data[4]==0xFF) & (can_rx.data[5]==0xFF) & (can_rx.data[6]==0xFF) & (can_rx.data[7]==0xFA))){
 8006368:	4b4c      	ldr	r3, [pc, #304]	; (800649c <CAN1_RX0_IRQHandler+0x350>)
 800636a:	785a      	ldrb	r2, [r3, #1]
 800636c:	4b4b      	ldr	r3, [pc, #300]	; (800649c <CAN1_RX0_IRQHandler+0x350>)
 800636e:	789b      	ldrb	r3, [r3, #2]
 8006370:	4013      	ands	r3, r2
 8006372:	b2da      	uxtb	r2, r3
 8006374:	4b49      	ldr	r3, [pc, #292]	; (800649c <CAN1_RX0_IRQHandler+0x350>)
 8006376:	78db      	ldrb	r3, [r3, #3]
 8006378:	4013      	ands	r3, r2
 800637a:	b2db      	uxtb	r3, r3
 800637c:	2bff      	cmp	r3, #255	; 0xff
 800637e:	bf0c      	ite	eq
 8006380:	2301      	moveq	r3, #1
 8006382:	2300      	movne	r3, #0
 8006384:	b2db      	uxtb	r3, r3
 8006386:	461a      	mov	r2, r3
 8006388:	4b44      	ldr	r3, [pc, #272]	; (800649c <CAN1_RX0_IRQHandler+0x350>)
 800638a:	791b      	ldrb	r3, [r3, #4]
 800638c:	2bff      	cmp	r3, #255	; 0xff
 800638e:	bf0c      	ite	eq
 8006390:	2301      	moveq	r3, #1
 8006392:	2300      	movne	r3, #0
 8006394:	b2db      	uxtb	r3, r3
 8006396:	4619      	mov	r1, r3
 8006398:	4b40      	ldr	r3, [pc, #256]	; (800649c <CAN1_RX0_IRQHandler+0x350>)
 800639a:	795b      	ldrb	r3, [r3, #5]
 800639c:	2bff      	cmp	r3, #255	; 0xff
 800639e:	bf0c      	ite	eq
 80063a0:	2301      	moveq	r3, #1
 80063a2:	2300      	movne	r3, #0
 80063a4:	b2db      	uxtb	r3, r3
 80063a6:	fb03 f301 	mul.w	r3, r3, r1
 80063aa:	4013      	ands	r3, r2
 80063ac:	4a3b      	ldr	r2, [pc, #236]	; (800649c <CAN1_RX0_IRQHandler+0x350>)
 80063ae:	7992      	ldrb	r2, [r2, #6]
 80063b0:	2aff      	cmp	r2, #255	; 0xff
 80063b2:	bf0c      	ite	eq
 80063b4:	2201      	moveq	r2, #1
 80063b6:	2200      	movne	r2, #0
 80063b8:	b2d2      	uxtb	r2, r2
 80063ba:	4013      	ands	r3, r2
 80063bc:	4a37      	ldr	r2, [pc, #220]	; (800649c <CAN1_RX0_IRQHandler+0x350>)
 80063be:	79d2      	ldrb	r2, [r2, #7]
 80063c0:	2aff      	cmp	r2, #255	; 0xff
 80063c2:	bf0c      	ite	eq
 80063c4:	2201      	moveq	r2, #1
 80063c6:	2200      	movne	r2, #0
 80063c8:	b2d2      	uxtb	r2, r2
 80063ca:	4013      	ands	r3, r2
 80063cc:	4a33      	ldr	r2, [pc, #204]	; (800649c <CAN1_RX0_IRQHandler+0x350>)
 80063ce:	7a12      	ldrb	r2, [r2, #8]
 80063d0:	2afa      	cmp	r2, #250	; 0xfa
 80063d2:	bf0c      	ite	eq
 80063d4:	2201      	moveq	r2, #1
 80063d6:	2200      	movne	r2, #0
 80063d8:	b2d2      	uxtb	r2, r2
 80063da:	4013      	ands	r3, r2
 80063dc:	2b00      	cmp	r3, #0
 80063de:	d041      	beq.n	8006464 <CAN1_RX0_IRQHandler+0x318>
      hall_cal.hall_cal_count = 0;
 80063e0:	4b2f      	ldr	r3, [pc, #188]	; (80064a0 <CAN1_RX0_IRQHandler+0x354>)
 80063e2:	2200      	movs	r2, #0
 80063e4:	625a      	str	r2, [r3, #36]	; 0x24
      hall_cal.hall_cal_state = 1; // calibrating
 80063e6:	4b2e      	ldr	r3, [pc, #184]	; (80064a0 <CAN1_RX0_IRQHandler+0x354>)
 80063e8:	2201      	movs	r2, #1
 80063ea:	629a      	str	r2, [r3, #40]	; 0x28
      hall_cal.hall_present_pos = controller.theta_mech;
 80063ec:	4b2d      	ldr	r3, [pc, #180]	; (80064a4 <CAN1_RX0_IRQHandler+0x358>)
 80063ee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80063f0:	4a2b      	ldr	r2, [pc, #172]	; (80064a0 <CAN1_RX0_IRQHandler+0x354>)
 80063f2:	6113      	str	r3, [r2, #16]
      hall_cal.hall_cal_pcmd = controller.theta_mech;
 80063f4:	4b2b      	ldr	r3, [pc, #172]	; (80064a4 <CAN1_RX0_IRQHandler+0x358>)
 80063f6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80063f8:	4a29      	ldr	r2, [pc, #164]	; (80064a0 <CAN1_RX0_IRQHandler+0x354>)
 80063fa:	6093      	str	r3, [r2, #8]
      modff(hall_cal.hall_cal_pcmd/(2*PI_F),&_f_cal_round);
 80063fc:	4b28      	ldr	r3, [pc, #160]	; (80064a0 <CAN1_RX0_IRQHandler+0x354>)
 80063fe:	edd3 7a02 	vldr	s15, [r3, #8]
 8006402:	eddf 6a29 	vldr	s13, [pc, #164]	; 80064a8 <CAN1_RX0_IRQHandler+0x35c>
 8006406:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 800640a:	4828      	ldr	r0, [pc, #160]	; (80064ac <CAN1_RX0_IRQHandler+0x360>)
 800640c:	eeb0 0a47 	vmov.f32	s0, s14
 8006410:	f005 fbb0 	bl	800bb74 <modff>
      hall_cal.hall_cal_pcmd = hall_cal.hall_cal_pcmd - _f_cal_round*2*PI_F;
 8006414:	4b22      	ldr	r3, [pc, #136]	; (80064a0 <CAN1_RX0_IRQHandler+0x354>)
 8006416:	ed93 7a02 	vldr	s14, [r3, #8]
 800641a:	4b24      	ldr	r3, [pc, #144]	; (80064ac <CAN1_RX0_IRQHandler+0x360>)
 800641c:	edd3 7a00 	vldr	s15, [r3]
 8006420:	ee77 7aa7 	vadd.f32	s15, s15, s15
 8006424:	eddf 6a22 	vldr	s13, [pc, #136]	; 80064b0 <CAN1_RX0_IRQHandler+0x364>
 8006428:	ee67 7aa6 	vmul.f32	s15, s15, s13
 800642c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8006430:	4b1b      	ldr	r3, [pc, #108]	; (80064a0 <CAN1_RX0_IRQHandler+0x354>)
 8006432:	edc3 7a02 	vstr	s15, [r3, #8]
      if(hall_cal.hall_cal_pcmd < 0) hall_cal.hall_cal_pcmd = hall_cal.hall_cal_pcmd + 2*PI_F;
 8006436:	4b1a      	ldr	r3, [pc, #104]	; (80064a0 <CAN1_RX0_IRQHandler+0x354>)
 8006438:	edd3 7a02 	vldr	s15, [r3, #8]
 800643c:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8006440:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8006444:	d509      	bpl.n	800645a <CAN1_RX0_IRQHandler+0x30e>
 8006446:	4b16      	ldr	r3, [pc, #88]	; (80064a0 <CAN1_RX0_IRQHandler+0x354>)
 8006448:	edd3 7a02 	vldr	s15, [r3, #8]
 800644c:	ed9f 7a16 	vldr	s14, [pc, #88]	; 80064a8 <CAN1_RX0_IRQHandler+0x35c>
 8006450:	ee77 7a87 	vadd.f32	s15, s15, s14
 8006454:	4b12      	ldr	r3, [pc, #72]	; (80064a0 <CAN1_RX0_IRQHandler+0x354>)
 8006456:	edc3 7a02 	vstr	s15, [r3, #8]
      update_fsm(&state, HALL_CAL_CMD);
 800645a:	2168      	movs	r1, #104	; 0x68
 800645c:	4815      	ldr	r0, [pc, #84]	; (80064b4 <CAN1_RX0_IRQHandler+0x368>)
 800645e:	f7fd fb1d 	bl	8003a9c <update_fsm>
}
 8006462:	e017      	b.n	8006494 <CAN1_RX0_IRQHandler+0x348>
	  unpack_cmd(can_rx, controller.commands);	// Unpack commands
 8006464:	4e0d      	ldr	r6, [pc, #52]	; (800649c <CAN1_RX0_IRQHandler+0x350>)
 8006466:	4b14      	ldr	r3, [pc, #80]	; (80064b8 <CAN1_RX0_IRQHandler+0x36c>)
 8006468:	9310      	str	r3, [sp, #64]	; 0x40
 800646a:	466d      	mov	r5, sp
 800646c:	f106 0410 	add.w	r4, r6, #16
 8006470:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8006472:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8006474:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8006476:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8006478:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800647a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800647c:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8006480:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 8006484:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 8006488:	f7fb fca6 	bl	8001dd8 <unpack_cmd>
	  controller.timeout = 0;					// Reset timeout counter
 800648c:	4b05      	ldr	r3, [pc, #20]	; (80064a4 <CAN1_RX0_IRQHandler+0x358>)
 800648e:	2200      	movs	r2, #0
 8006490:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4
}
 8006494:	bf00      	nop
 8006496:	370c      	adds	r7, #12
 8006498:	46bd      	mov	sp, r7
 800649a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800649c:	200093d8 	.word	0x200093d8
 80064a0:	20000640 	.word	0x20000640
 80064a4:	20000794 	.word	0x20000794
 80064a8:	40c90fdb 	.word	0x40c90fdb
 80064ac:	2000024c 	.word	0x2000024c
 80064b0:	40490fdb 	.word	0x40490fdb
 80064b4:	20000670 	.word	0x20000670
 80064b8:	2000086c 	.word	0x2000086c

080064bc <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 80064bc:	b580      	push	{r7, lr}
 80064be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */
	//LED_HIGH	// Useful for timing

	/* Sample ADCs */
	analog_sample(&controller);
 80064c0:	480c      	ldr	r0, [pc, #48]	; (80064f4 <TIM1_UP_TIM10_IRQHandler+0x38>)
 80064c2:	f7fc f8f9 	bl	80026b8 <analog_sample>

	/* Sample position sensor */
	ps_sample(&comm_encoder, DT);
 80064c6:	ed9f 0a0c 	vldr	s0, [pc, #48]	; 80064f8 <TIM1_UP_TIM10_IRQHandler+0x3c>
 80064ca:	480c      	ldr	r0, [pc, #48]	; (80064fc <TIM1_UP_TIM10_IRQHandler+0x40>)
 80064cc:	f7ff f942 	bl	8005754 <ps_sample>

	/* Run Finite State Machine */
	run_fsm(&state);
 80064d0:	480b      	ldr	r0, [pc, #44]	; (8006500 <TIM1_UP_TIM10_IRQHandler+0x44>)
 80064d2:	f7fd f8ad 	bl	8003630 <run_fsm>

	/* Check for CAN messages */
	can_tx_rx();
 80064d6:	f000 f833 	bl	8006540 <can_tx_rx>

	/* increment loop count */
	controller.loop_count++;
 80064da:	4b06      	ldr	r3, [pc, #24]	; (80064f4 <TIM1_UP_TIM10_IRQHandler+0x38>)
 80064dc:	f8d3 30c0 	ldr.w	r3, [r3, #192]	; 0xc0
 80064e0:	3301      	adds	r3, #1
 80064e2:	4a04      	ldr	r2, [pc, #16]	; (80064f4 <TIM1_UP_TIM10_IRQHandler+0x38>)
 80064e4:	f8c2 30c0 	str.w	r3, [r2, #192]	; 0xc0
	//LED_LOW;

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80064e8:	4806      	ldr	r0, [pc, #24]	; (8006504 <TIM1_UP_TIM10_IRQHandler+0x48>)
 80064ea:	f003 fd95 	bl	800a018 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */
  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 80064ee:	bf00      	nop
 80064f0:	bd80      	pop	{r7, pc}
 80064f2:	bf00      	nop
 80064f4:	20000794 	.word	0x20000794
 80064f8:	37d1b717 	.word	0x37d1b717
 80064fc:	20000360 	.word	0x20000360
 8006500:	20000670 	.word	0x20000670
 8006504:	20009500 	.word	0x20009500

08006508 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8006508:	b580      	push	{r7, lr}
 800650a:	b082      	sub	sp, #8
 800650c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */
	HAL_UART_IRQHandler(&huart2);
 800650e:	4809      	ldr	r0, [pc, #36]	; (8006534 <USART2_IRQHandler+0x2c>)
 8006510:	f004 fd40 	bl	800af94 <HAL_UART_IRQHandler>

	char c = Serial2RxBuffer[0];
 8006514:	4b08      	ldr	r3, [pc, #32]	; (8006538 <USART2_IRQHandler+0x30>)
 8006516:	781b      	ldrb	r3, [r3, #0]
 8006518:	71fb      	strb	r3, [r7, #7]
	update_fsm(&state, c);
 800651a:	79fb      	ldrb	r3, [r7, #7]
 800651c:	4619      	mov	r1, r3
 800651e:	4807      	ldr	r0, [pc, #28]	; (800653c <USART2_IRQHandler+0x34>)
 8006520:	f7fd fabc 	bl	8003a9c <update_fsm>

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8006524:	4803      	ldr	r0, [pc, #12]	; (8006534 <USART2_IRQHandler+0x2c>)
 8006526:	f004 fd35 	bl	800af94 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */
  /* USER CODE END USART2_IRQn 1 */
}
 800652a:	bf00      	nop
 800652c:	3708      	adds	r7, #8
 800652e:	46bd      	mov	sp, r7
 8006530:	bd80      	pop	{r7, pc}
 8006532:	bf00      	nop
 8006534:	20009548 	.word	0x20009548
 8006538:	2000066c 	.word	0x2000066c
 800653c:	20000670 	.word	0x20000670

08006540 <can_tx_rx>:

/* USER CODE BEGIN 1 */

void can_tx_rx(void){
 8006540:	b5f0      	push	{r4, r5, r6, r7, lr}
 8006542:	b095      	sub	sp, #84	; 0x54
 8006544:	af12      	add	r7, sp, #72	; 0x48

	int no_mesage = HAL_CAN_GetRxMessage(&CAN_H, CAN_RX_FIFO0, &can_rx.rx_header, can_rx.data);	// Read CAN
 8006546:	4b7a      	ldr	r3, [pc, #488]	; (8006730 <can_tx_rx+0x1f0>)
 8006548:	4a7a      	ldr	r2, [pc, #488]	; (8006734 <can_tx_rx+0x1f4>)
 800654a:	2100      	movs	r1, #0
 800654c:	487a      	ldr	r0, [pc, #488]	; (8006738 <can_tx_rx+0x1f8>)
 800654e:	f001 fc1c 	bl	8007d8a <HAL_CAN_GetRxMessage>
 8006552:	4603      	mov	r3, r0
 8006554:	607b      	str	r3, [r7, #4]
	if(!no_mesage){
 8006556:	687b      	ldr	r3, [r7, #4]
 8006558:	2b00      	cmp	r3, #0
 800655a:	f040 819b 	bne.w	8006894 <can_tx_rx+0x354>
		uint32_t TxMailbox;
		pack_reply(&can_tx, comm_encoder.angle_multiturn[0]/GR, comm_encoder.velocity/GR, controller.i_q_filt*KT*GR, VERSION_NUM, hall_cal.hall_cal_state, state.state, controller.i_q_des);	// Pack response
 800655e:	4b77      	ldr	r3, [pc, #476]	; (800673c <can_tx_rx+0x1fc>)
 8006560:	ed93 7a03 	vldr	s14, [r3, #12]
 8006564:	4b76      	ldr	r3, [pc, #472]	; (8006740 <can_tx_rx+0x200>)
 8006566:	edd3 7a11 	vldr	s15, [r3, #68]	; 0x44
 800656a:	eec7 6a27 	vdiv.f32	s13, s14, s15
 800656e:	4b73      	ldr	r3, [pc, #460]	; (800673c <can_tx_rx+0x1fc>)
 8006570:	ed93 7a18 	vldr	s14, [r3, #96]	; 0x60
 8006574:	4b72      	ldr	r3, [pc, #456]	; (8006740 <can_tx_rx+0x200>)
 8006576:	edd3 7a11 	vldr	s15, [r3, #68]	; 0x44
 800657a:	ee87 6a27 	vdiv.f32	s12, s14, s15
 800657e:	4b71      	ldr	r3, [pc, #452]	; (8006744 <can_tx_rx+0x204>)
 8006580:	ed93 7a11 	vldr	s14, [r3, #68]	; 0x44
 8006584:	4b6e      	ldr	r3, [pc, #440]	; (8006740 <can_tx_rx+0x200>)
 8006586:	edd3 7a0e 	vldr	s15, [r3, #56]	; 0x38
 800658a:	ee27 7a27 	vmul.f32	s14, s14, s15
 800658e:	4b6c      	ldr	r3, [pc, #432]	; (8006740 <can_tx_rx+0x200>)
 8006590:	edd3 7a11 	vldr	s15, [r3, #68]	; 0x44
 8006594:	ee67 7a27 	vmul.f32	s15, s14, s15
 8006598:	4b6b      	ldr	r3, [pc, #428]	; (8006748 <can_tx_rx+0x208>)
 800659a:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 800659c:	4b6b      	ldr	r3, [pc, #428]	; (800674c <can_tx_rx+0x20c>)
 800659e:	781b      	ldrb	r3, [r3, #0]
 80065a0:	4619      	mov	r1, r3
 80065a2:	4b68      	ldr	r3, [pc, #416]	; (8006744 <can_tx_rx+0x204>)
 80065a4:	ed93 7a2c 	vldr	s14, [r3, #176]	; 0xb0
 80065a8:	eef0 1a47 	vmov.f32	s3, s14
 80065ac:	460b      	mov	r3, r1
 80065ae:	2103      	movs	r1, #3
 80065b0:	eeb0 1a67 	vmov.f32	s2, s15
 80065b4:	eef0 0a46 	vmov.f32	s1, s12
 80065b8:	eeb0 0a66 	vmov.f32	s0, s13
 80065bc:	4864      	ldr	r0, [pc, #400]	; (8006750 <can_tx_rx+0x210>)
 80065be:	f7fb fb73 	bl	8001ca8 <pack_reply>
		HAL_CAN_AddTxMessage(&CAN_H, &can_tx.tx_header, can_tx.data, &TxMailbox);	// Send response
 80065c2:	463b      	mov	r3, r7
 80065c4:	4a63      	ldr	r2, [pc, #396]	; (8006754 <can_tx_rx+0x214>)
 80065c6:	4964      	ldr	r1, [pc, #400]	; (8006758 <can_tx_rx+0x218>)
 80065c8:	485b      	ldr	r0, [pc, #364]	; (8006738 <can_tx_rx+0x1f8>)
 80065ca:	f001 fb03 	bl	8007bd4 <HAL_CAN_AddTxMessage>

		/* Check for special Commands */
		if(((can_rx.data[0]==0xFF) & (can_rx.data[1]==0xFF) & (can_rx.data[2]==0xFF) & (can_rx.data[3]==0xFF) & (can_rx.data[4]==0xFF) & (can_rx.data[5]==0xFF) & (can_rx.data[6]==0xFF) & (can_rx.data[7]==0xFC))){
 80065ce:	4b63      	ldr	r3, [pc, #396]	; (800675c <can_tx_rx+0x21c>)
 80065d0:	785a      	ldrb	r2, [r3, #1]
 80065d2:	4b62      	ldr	r3, [pc, #392]	; (800675c <can_tx_rx+0x21c>)
 80065d4:	789b      	ldrb	r3, [r3, #2]
 80065d6:	4013      	ands	r3, r2
 80065d8:	b2da      	uxtb	r2, r3
 80065da:	4b60      	ldr	r3, [pc, #384]	; (800675c <can_tx_rx+0x21c>)
 80065dc:	78db      	ldrb	r3, [r3, #3]
 80065de:	4013      	ands	r3, r2
 80065e0:	b2da      	uxtb	r2, r3
 80065e2:	4b5e      	ldr	r3, [pc, #376]	; (800675c <can_tx_rx+0x21c>)
 80065e4:	791b      	ldrb	r3, [r3, #4]
 80065e6:	4013      	ands	r3, r2
 80065e8:	b2da      	uxtb	r2, r3
 80065ea:	4b5c      	ldr	r3, [pc, #368]	; (800675c <can_tx_rx+0x21c>)
 80065ec:	795b      	ldrb	r3, [r3, #5]
 80065ee:	4013      	ands	r3, r2
 80065f0:	b2da      	uxtb	r2, r3
 80065f2:	4b5a      	ldr	r3, [pc, #360]	; (800675c <can_tx_rx+0x21c>)
 80065f4:	799b      	ldrb	r3, [r3, #6]
 80065f6:	4013      	ands	r3, r2
 80065f8:	b2da      	uxtb	r2, r3
 80065fa:	4b58      	ldr	r3, [pc, #352]	; (800675c <can_tx_rx+0x21c>)
 80065fc:	79db      	ldrb	r3, [r3, #7]
 80065fe:	4013      	ands	r3, r2
 8006600:	b2db      	uxtb	r3, r3
 8006602:	2bff      	cmp	r3, #255	; 0xff
 8006604:	bf0c      	ite	eq
 8006606:	2301      	moveq	r3, #1
 8006608:	2300      	movne	r3, #0
 800660a:	b2da      	uxtb	r2, r3
 800660c:	4b53      	ldr	r3, [pc, #332]	; (800675c <can_tx_rx+0x21c>)
 800660e:	7a1b      	ldrb	r3, [r3, #8]
 8006610:	2bfc      	cmp	r3, #252	; 0xfc
 8006612:	bf0c      	ite	eq
 8006614:	2301      	moveq	r3, #1
 8006616:	2300      	movne	r3, #0
 8006618:	b2db      	uxtb	r3, r3
 800661a:	4013      	ands	r3, r2
 800661c:	b2db      	uxtb	r3, r3
 800661e:	2b00      	cmp	r3, #0
 8006620:	d004      	beq.n	800662c <can_tx_rx+0xec>
			  update_fsm(&state, MOTOR_CMD);
 8006622:	216d      	movs	r1, #109	; 0x6d
 8006624:	4849      	ldr	r0, [pc, #292]	; (800674c <can_tx_rx+0x20c>)
 8006626:	f7fd fa39 	bl	8003a9c <update_fsm>
			  controller.timeout = 0;					// Reset timeout counter
		controller.i_mag_max = controller.i_q;
		}
	}

}
 800662a:	e133      	b.n	8006894 <can_tx_rx+0x354>
		else if(((can_rx.data[0]==0xFF) & (can_rx.data[1]==0xFF) & (can_rx.data[2]==0xFF) & (can_rx.data[3]==0xFF) * (can_rx.data[4]==0xFF) & (can_rx.data[5]==0xFF) & (can_rx.data[6]==0xFF) & (can_rx.data[7]==0xFD))){
 800662c:	4b4b      	ldr	r3, [pc, #300]	; (800675c <can_tx_rx+0x21c>)
 800662e:	785a      	ldrb	r2, [r3, #1]
 8006630:	4b4a      	ldr	r3, [pc, #296]	; (800675c <can_tx_rx+0x21c>)
 8006632:	789b      	ldrb	r3, [r3, #2]
 8006634:	4013      	ands	r3, r2
 8006636:	b2da      	uxtb	r2, r3
 8006638:	4b48      	ldr	r3, [pc, #288]	; (800675c <can_tx_rx+0x21c>)
 800663a:	78db      	ldrb	r3, [r3, #3]
 800663c:	4013      	ands	r3, r2
 800663e:	b2db      	uxtb	r3, r3
 8006640:	2bff      	cmp	r3, #255	; 0xff
 8006642:	bf0c      	ite	eq
 8006644:	2301      	moveq	r3, #1
 8006646:	2300      	movne	r3, #0
 8006648:	b2db      	uxtb	r3, r3
 800664a:	461a      	mov	r2, r3
 800664c:	4b43      	ldr	r3, [pc, #268]	; (800675c <can_tx_rx+0x21c>)
 800664e:	791b      	ldrb	r3, [r3, #4]
 8006650:	2bff      	cmp	r3, #255	; 0xff
 8006652:	bf0c      	ite	eq
 8006654:	2301      	moveq	r3, #1
 8006656:	2300      	movne	r3, #0
 8006658:	b2db      	uxtb	r3, r3
 800665a:	4619      	mov	r1, r3
 800665c:	4b3f      	ldr	r3, [pc, #252]	; (800675c <can_tx_rx+0x21c>)
 800665e:	795b      	ldrb	r3, [r3, #5]
 8006660:	2bff      	cmp	r3, #255	; 0xff
 8006662:	bf0c      	ite	eq
 8006664:	2301      	moveq	r3, #1
 8006666:	2300      	movne	r3, #0
 8006668:	b2db      	uxtb	r3, r3
 800666a:	fb03 f301 	mul.w	r3, r3, r1
 800666e:	4013      	ands	r3, r2
 8006670:	4a3a      	ldr	r2, [pc, #232]	; (800675c <can_tx_rx+0x21c>)
 8006672:	7992      	ldrb	r2, [r2, #6]
 8006674:	2aff      	cmp	r2, #255	; 0xff
 8006676:	bf0c      	ite	eq
 8006678:	2201      	moveq	r2, #1
 800667a:	2200      	movne	r2, #0
 800667c:	b2d2      	uxtb	r2, r2
 800667e:	4013      	ands	r3, r2
 8006680:	4a36      	ldr	r2, [pc, #216]	; (800675c <can_tx_rx+0x21c>)
 8006682:	79d2      	ldrb	r2, [r2, #7]
 8006684:	2aff      	cmp	r2, #255	; 0xff
 8006686:	bf0c      	ite	eq
 8006688:	2201      	moveq	r2, #1
 800668a:	2200      	movne	r2, #0
 800668c:	b2d2      	uxtb	r2, r2
 800668e:	4013      	ands	r3, r2
 8006690:	4a32      	ldr	r2, [pc, #200]	; (800675c <can_tx_rx+0x21c>)
 8006692:	7a12      	ldrb	r2, [r2, #8]
 8006694:	2afd      	cmp	r2, #253	; 0xfd
 8006696:	bf0c      	ite	eq
 8006698:	2201      	moveq	r2, #1
 800669a:	2200      	movne	r2, #0
 800669c:	b2d2      	uxtb	r2, r2
 800669e:	4013      	ands	r3, r2
 80066a0:	2b00      	cmp	r3, #0
 80066a2:	d004      	beq.n	80066ae <can_tx_rx+0x16e>
			update_fsm(&state, MENU_CMD);
 80066a4:	211b      	movs	r1, #27
 80066a6:	4829      	ldr	r0, [pc, #164]	; (800674c <can_tx_rx+0x20c>)
 80066a8:	f7fd f9f8 	bl	8003a9c <update_fsm>
}
 80066ac:	e0f2      	b.n	8006894 <can_tx_rx+0x354>
		else if(((can_rx.data[0]==0xFF) & (can_rx.data[1]==0xFF) & (can_rx.data[2]==0xFF) & (can_rx.data[3]==0xFF) * (can_rx.data[4]==0xFF) & (can_rx.data[5]==0xFF) & (can_rx.data[6]==0xFF) & (can_rx.data[7]==0xFE))){
 80066ae:	4b2b      	ldr	r3, [pc, #172]	; (800675c <can_tx_rx+0x21c>)
 80066b0:	785a      	ldrb	r2, [r3, #1]
 80066b2:	4b2a      	ldr	r3, [pc, #168]	; (800675c <can_tx_rx+0x21c>)
 80066b4:	789b      	ldrb	r3, [r3, #2]
 80066b6:	4013      	ands	r3, r2
 80066b8:	b2da      	uxtb	r2, r3
 80066ba:	4b28      	ldr	r3, [pc, #160]	; (800675c <can_tx_rx+0x21c>)
 80066bc:	78db      	ldrb	r3, [r3, #3]
 80066be:	4013      	ands	r3, r2
 80066c0:	b2db      	uxtb	r3, r3
 80066c2:	2bff      	cmp	r3, #255	; 0xff
 80066c4:	bf0c      	ite	eq
 80066c6:	2301      	moveq	r3, #1
 80066c8:	2300      	movne	r3, #0
 80066ca:	b2db      	uxtb	r3, r3
 80066cc:	461a      	mov	r2, r3
 80066ce:	4b23      	ldr	r3, [pc, #140]	; (800675c <can_tx_rx+0x21c>)
 80066d0:	791b      	ldrb	r3, [r3, #4]
 80066d2:	2bff      	cmp	r3, #255	; 0xff
 80066d4:	bf0c      	ite	eq
 80066d6:	2301      	moveq	r3, #1
 80066d8:	2300      	movne	r3, #0
 80066da:	b2db      	uxtb	r3, r3
 80066dc:	4619      	mov	r1, r3
 80066de:	4b1f      	ldr	r3, [pc, #124]	; (800675c <can_tx_rx+0x21c>)
 80066e0:	795b      	ldrb	r3, [r3, #5]
 80066e2:	2bff      	cmp	r3, #255	; 0xff
 80066e4:	bf0c      	ite	eq
 80066e6:	2301      	moveq	r3, #1
 80066e8:	2300      	movne	r3, #0
 80066ea:	b2db      	uxtb	r3, r3
 80066ec:	fb03 f301 	mul.w	r3, r3, r1
 80066f0:	4013      	ands	r3, r2
 80066f2:	4a1a      	ldr	r2, [pc, #104]	; (800675c <can_tx_rx+0x21c>)
 80066f4:	7992      	ldrb	r2, [r2, #6]
 80066f6:	2aff      	cmp	r2, #255	; 0xff
 80066f8:	bf0c      	ite	eq
 80066fa:	2201      	moveq	r2, #1
 80066fc:	2200      	movne	r2, #0
 80066fe:	b2d2      	uxtb	r2, r2
 8006700:	4013      	ands	r3, r2
 8006702:	4a16      	ldr	r2, [pc, #88]	; (800675c <can_tx_rx+0x21c>)
 8006704:	79d2      	ldrb	r2, [r2, #7]
 8006706:	2aff      	cmp	r2, #255	; 0xff
 8006708:	bf0c      	ite	eq
 800670a:	2201      	moveq	r2, #1
 800670c:	2200      	movne	r2, #0
 800670e:	b2d2      	uxtb	r2, r2
 8006710:	4013      	ands	r3, r2
 8006712:	4a12      	ldr	r2, [pc, #72]	; (800675c <can_tx_rx+0x21c>)
 8006714:	7a12      	ldrb	r2, [r2, #8]
 8006716:	2afe      	cmp	r2, #254	; 0xfe
 8006718:	bf0c      	ite	eq
 800671a:	2201      	moveq	r2, #1
 800671c:	2200      	movne	r2, #0
 800671e:	b2d2      	uxtb	r2, r2
 8006720:	4013      	ands	r3, r2
 8006722:	2b00      	cmp	r3, #0
 8006724:	d01c      	beq.n	8006760 <can_tx_rx+0x220>
			  update_fsm(&state, ZERO_CMD);
 8006726:	217a      	movs	r1, #122	; 0x7a
 8006728:	4808      	ldr	r0, [pc, #32]	; (800674c <can_tx_rx+0x20c>)
 800672a:	f7fd f9b7 	bl	8003a9c <update_fsm>
}
 800672e:	e0b1      	b.n	8006894 <can_tx_rx+0x354>
 8006730:	200093d9 	.word	0x200093d9
 8006734:	200093e4 	.word	0x200093e4
 8006738:	20000338 	.word	0x20000338
 800673c:	20000360 	.word	0x20000360
 8006740:	20000694 	.word	0x20000694
 8006744:	20000794 	.word	0x20000794
 8006748:	20000640 	.word	0x20000640
 800674c:	20000670 	.word	0x20000670
 8006750:	200093ac 	.word	0x200093ac
 8006754:	200093ad 	.word	0x200093ad
 8006758:	200093b8 	.word	0x200093b8
 800675c:	200093d8 	.word	0x200093d8
		else if(((can_rx.data[0]==0xFF) & (can_rx.data[1]==0xFF) & (can_rx.data[2]==0xFF) & (can_rx.data[3]==0xFF) * (can_rx.data[4]==0xFF) & (can_rx.data[5]==0xFF) & (can_rx.data[6]==0xFF) & (can_rx.data[7]==0xFA))){
 8006760:	4b4e      	ldr	r3, [pc, #312]	; (800689c <can_tx_rx+0x35c>)
 8006762:	785a      	ldrb	r2, [r3, #1]
 8006764:	4b4d      	ldr	r3, [pc, #308]	; (800689c <can_tx_rx+0x35c>)
 8006766:	789b      	ldrb	r3, [r3, #2]
 8006768:	4013      	ands	r3, r2
 800676a:	b2da      	uxtb	r2, r3
 800676c:	4b4b      	ldr	r3, [pc, #300]	; (800689c <can_tx_rx+0x35c>)
 800676e:	78db      	ldrb	r3, [r3, #3]
 8006770:	4013      	ands	r3, r2
 8006772:	b2db      	uxtb	r3, r3
 8006774:	2bff      	cmp	r3, #255	; 0xff
 8006776:	bf0c      	ite	eq
 8006778:	2301      	moveq	r3, #1
 800677a:	2300      	movne	r3, #0
 800677c:	b2db      	uxtb	r3, r3
 800677e:	461a      	mov	r2, r3
 8006780:	4b46      	ldr	r3, [pc, #280]	; (800689c <can_tx_rx+0x35c>)
 8006782:	791b      	ldrb	r3, [r3, #4]
 8006784:	2bff      	cmp	r3, #255	; 0xff
 8006786:	bf0c      	ite	eq
 8006788:	2301      	moveq	r3, #1
 800678a:	2300      	movne	r3, #0
 800678c:	b2db      	uxtb	r3, r3
 800678e:	4619      	mov	r1, r3
 8006790:	4b42      	ldr	r3, [pc, #264]	; (800689c <can_tx_rx+0x35c>)
 8006792:	795b      	ldrb	r3, [r3, #5]
 8006794:	2bff      	cmp	r3, #255	; 0xff
 8006796:	bf0c      	ite	eq
 8006798:	2301      	moveq	r3, #1
 800679a:	2300      	movne	r3, #0
 800679c:	b2db      	uxtb	r3, r3
 800679e:	fb03 f301 	mul.w	r3, r3, r1
 80067a2:	4013      	ands	r3, r2
 80067a4:	4a3d      	ldr	r2, [pc, #244]	; (800689c <can_tx_rx+0x35c>)
 80067a6:	7992      	ldrb	r2, [r2, #6]
 80067a8:	2aff      	cmp	r2, #255	; 0xff
 80067aa:	bf0c      	ite	eq
 80067ac:	2201      	moveq	r2, #1
 80067ae:	2200      	movne	r2, #0
 80067b0:	b2d2      	uxtb	r2, r2
 80067b2:	4013      	ands	r3, r2
 80067b4:	4a39      	ldr	r2, [pc, #228]	; (800689c <can_tx_rx+0x35c>)
 80067b6:	79d2      	ldrb	r2, [r2, #7]
 80067b8:	2aff      	cmp	r2, #255	; 0xff
 80067ba:	bf0c      	ite	eq
 80067bc:	2201      	moveq	r2, #1
 80067be:	2200      	movne	r2, #0
 80067c0:	b2d2      	uxtb	r2, r2
 80067c2:	4013      	ands	r3, r2
 80067c4:	4a35      	ldr	r2, [pc, #212]	; (800689c <can_tx_rx+0x35c>)
 80067c6:	7a12      	ldrb	r2, [r2, #8]
 80067c8:	2afa      	cmp	r2, #250	; 0xfa
 80067ca:	bf0c      	ite	eq
 80067cc:	2201      	moveq	r2, #1
 80067ce:	2200      	movne	r2, #0
 80067d0:	b2d2      	uxtb	r2, r2
 80067d2:	4013      	ands	r3, r2
 80067d4:	2b00      	cmp	r3, #0
 80067d6:	d041      	beq.n	800685c <can_tx_rx+0x31c>
		      hall_cal.hall_cal_count = 0;
 80067d8:	4b31      	ldr	r3, [pc, #196]	; (80068a0 <can_tx_rx+0x360>)
 80067da:	2200      	movs	r2, #0
 80067dc:	625a      	str	r2, [r3, #36]	; 0x24
		      hall_cal.hall_cal_state = 1; // calibrating
 80067de:	4b30      	ldr	r3, [pc, #192]	; (80068a0 <can_tx_rx+0x360>)
 80067e0:	2201      	movs	r2, #1
 80067e2:	629a      	str	r2, [r3, #40]	; 0x28
		      hall_cal.hall_present_pos = controller.theta_mech;
 80067e4:	4b2f      	ldr	r3, [pc, #188]	; (80068a4 <can_tx_rx+0x364>)
 80067e6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80067e8:	4a2d      	ldr	r2, [pc, #180]	; (80068a0 <can_tx_rx+0x360>)
 80067ea:	6113      	str	r3, [r2, #16]
		      hall_cal.hall_cal_pcmd = controller.theta_mech;
 80067ec:	4b2d      	ldr	r3, [pc, #180]	; (80068a4 <can_tx_rx+0x364>)
 80067ee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80067f0:	4a2b      	ldr	r2, [pc, #172]	; (80068a0 <can_tx_rx+0x360>)
 80067f2:	6093      	str	r3, [r2, #8]
		      modff(hall_cal.hall_cal_pcmd/(2*PI_F),&_f_cal_round);
 80067f4:	4b2a      	ldr	r3, [pc, #168]	; (80068a0 <can_tx_rx+0x360>)
 80067f6:	edd3 7a02 	vldr	s15, [r3, #8]
 80067fa:	eddf 6a2b 	vldr	s13, [pc, #172]	; 80068a8 <can_tx_rx+0x368>
 80067fe:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8006802:	482a      	ldr	r0, [pc, #168]	; (80068ac <can_tx_rx+0x36c>)
 8006804:	eeb0 0a47 	vmov.f32	s0, s14
 8006808:	f005 f9b4 	bl	800bb74 <modff>
		      hall_cal.hall_cal_pcmd = hall_cal.hall_cal_pcmd - _f_cal_round*2*PI_F;
 800680c:	4b24      	ldr	r3, [pc, #144]	; (80068a0 <can_tx_rx+0x360>)
 800680e:	ed93 7a02 	vldr	s14, [r3, #8]
 8006812:	4b26      	ldr	r3, [pc, #152]	; (80068ac <can_tx_rx+0x36c>)
 8006814:	edd3 7a00 	vldr	s15, [r3]
 8006818:	ee77 7aa7 	vadd.f32	s15, s15, s15
 800681c:	eddf 6a24 	vldr	s13, [pc, #144]	; 80068b0 <can_tx_rx+0x370>
 8006820:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8006824:	ee77 7a67 	vsub.f32	s15, s14, s15
 8006828:	4b1d      	ldr	r3, [pc, #116]	; (80068a0 <can_tx_rx+0x360>)
 800682a:	edc3 7a02 	vstr	s15, [r3, #8]
		      if(hall_cal.hall_cal_pcmd < 0) hall_cal.hall_cal_pcmd = hall_cal.hall_cal_pcmd + 2*PI_F;
 800682e:	4b1c      	ldr	r3, [pc, #112]	; (80068a0 <can_tx_rx+0x360>)
 8006830:	edd3 7a02 	vldr	s15, [r3, #8]
 8006834:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8006838:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800683c:	d509      	bpl.n	8006852 <can_tx_rx+0x312>
 800683e:	4b18      	ldr	r3, [pc, #96]	; (80068a0 <can_tx_rx+0x360>)
 8006840:	edd3 7a02 	vldr	s15, [r3, #8]
 8006844:	ed9f 7a18 	vldr	s14, [pc, #96]	; 80068a8 <can_tx_rx+0x368>
 8006848:	ee77 7a87 	vadd.f32	s15, s15, s14
 800684c:	4b14      	ldr	r3, [pc, #80]	; (80068a0 <can_tx_rx+0x360>)
 800684e:	edc3 7a02 	vstr	s15, [r3, #8]
		      update_fsm(&state, HALL_CAL_CMD);
 8006852:	2168      	movs	r1, #104	; 0x68
 8006854:	4817      	ldr	r0, [pc, #92]	; (80068b4 <can_tx_rx+0x374>)
 8006856:	f7fd f921 	bl	8003a9c <update_fsm>
}
 800685a:	e01b      	b.n	8006894 <can_tx_rx+0x354>
			  unpack_cmd(can_rx, controller.commands);	// Unpack commands
 800685c:	4e0f      	ldr	r6, [pc, #60]	; (800689c <can_tx_rx+0x35c>)
 800685e:	4b16      	ldr	r3, [pc, #88]	; (80068b8 <can_tx_rx+0x378>)
 8006860:	9310      	str	r3, [sp, #64]	; 0x40
 8006862:	466d      	mov	r5, sp
 8006864:	f106 0410 	add.w	r4, r6, #16
 8006868:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800686a:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800686c:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 800686e:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8006870:	cc0f      	ldmia	r4!, {r0, r1, r2, r3}
 8006872:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8006874:	e894 000f 	ldmia.w	r4, {r0, r1, r2, r3}
 8006878:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 800687c:	e896 000f 	ldmia.w	r6, {r0, r1, r2, r3}
 8006880:	f7fb faaa 	bl	8001dd8 <unpack_cmd>
			  controller.timeout = 0;					// Reset timeout counter
 8006884:	4b07      	ldr	r3, [pc, #28]	; (80068a4 <can_tx_rx+0x364>)
 8006886:	2200      	movs	r2, #0
 8006888:	f8c3 20c4 	str.w	r2, [r3, #196]	; 0xc4
		controller.i_mag_max = controller.i_q;
 800688c:	4b05      	ldr	r3, [pc, #20]	; (80068a4 <can_tx_rx+0x364>)
 800688e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006890:	4a04      	ldr	r2, [pc, #16]	; (80068a4 <can_tx_rx+0x364>)
 8006892:	6513      	str	r3, [r2, #80]	; 0x50
}
 8006894:	bf00      	nop
 8006896:	370c      	adds	r7, #12
 8006898:	46bd      	mov	sp, r7
 800689a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800689c:	200093d8 	.word	0x200093d8
 80068a0:	20000640 	.word	0x20000640
 80068a4:	20000794 	.word	0x20000794
 80068a8:	40c90fdb 	.word	0x40c90fdb
 80068ac:	20000250 	.word	0x20000250
 80068b0:	40490fdb 	.word	0x40490fdb
 80068b4:	20000670 	.word	0x20000670
 80068b8:	2000086c 	.word	0x2000086c

080068bc <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80068bc:	b480      	push	{r7}
 80068be:	af00      	add	r7, sp, #0
	return 1;
 80068c0:	2301      	movs	r3, #1
}
 80068c2:	4618      	mov	r0, r3
 80068c4:	46bd      	mov	sp, r7
 80068c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068ca:	4770      	bx	lr

080068cc <_kill>:

int _kill(int pid, int sig)
{
 80068cc:	b580      	push	{r7, lr}
 80068ce:	b082      	sub	sp, #8
 80068d0:	af00      	add	r7, sp, #0
 80068d2:	6078      	str	r0, [r7, #4]
 80068d4:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 80068d6:	f005 fc25 	bl	800c124 <__errno>
 80068da:	4603      	mov	r3, r0
 80068dc:	2216      	movs	r2, #22
 80068de:	601a      	str	r2, [r3, #0]
	return -1;
 80068e0:	f04f 33ff 	mov.w	r3, #4294967295
}
 80068e4:	4618      	mov	r0, r3
 80068e6:	3708      	adds	r7, #8
 80068e8:	46bd      	mov	sp, r7
 80068ea:	bd80      	pop	{r7, pc}

080068ec <_exit>:

void _exit (int status)
{
 80068ec:	b580      	push	{r7, lr}
 80068ee:	b082      	sub	sp, #8
 80068f0:	af00      	add	r7, sp, #0
 80068f2:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 80068f4:	f04f 31ff 	mov.w	r1, #4294967295
 80068f8:	6878      	ldr	r0, [r7, #4]
 80068fa:	f7ff ffe7 	bl	80068cc <_kill>
	while (1) {}		/* Make sure we hang here */
 80068fe:	e7fe      	b.n	80068fe <_exit+0x12>

08006900 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8006900:	b580      	push	{r7, lr}
 8006902:	b086      	sub	sp, #24
 8006904:	af00      	add	r7, sp, #0
 8006906:	60f8      	str	r0, [r7, #12]
 8006908:	60b9      	str	r1, [r7, #8]
 800690a:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800690c:	2300      	movs	r3, #0
 800690e:	617b      	str	r3, [r7, #20]
 8006910:	e00a      	b.n	8006928 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8006912:	f3af 8000 	nop.w
 8006916:	4601      	mov	r1, r0
 8006918:	68bb      	ldr	r3, [r7, #8]
 800691a:	1c5a      	adds	r2, r3, #1
 800691c:	60ba      	str	r2, [r7, #8]
 800691e:	b2ca      	uxtb	r2, r1
 8006920:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8006922:	697b      	ldr	r3, [r7, #20]
 8006924:	3301      	adds	r3, #1
 8006926:	617b      	str	r3, [r7, #20]
 8006928:	697a      	ldr	r2, [r7, #20]
 800692a:	687b      	ldr	r3, [r7, #4]
 800692c:	429a      	cmp	r2, r3
 800692e:	dbf0      	blt.n	8006912 <_read+0x12>
	}

return len;
 8006930:	687b      	ldr	r3, [r7, #4]
}
 8006932:	4618      	mov	r0, r3
 8006934:	3718      	adds	r7, #24
 8006936:	46bd      	mov	sp, r7
 8006938:	bd80      	pop	{r7, pc}

0800693a <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800693a:	b580      	push	{r7, lr}
 800693c:	b086      	sub	sp, #24
 800693e:	af00      	add	r7, sp, #0
 8006940:	60f8      	str	r0, [r7, #12]
 8006942:	60b9      	str	r1, [r7, #8]
 8006944:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8006946:	2300      	movs	r3, #0
 8006948:	617b      	str	r3, [r7, #20]
 800694a:	e009      	b.n	8006960 <_write+0x26>
	{
		__io_putchar(*ptr++);
 800694c:	68bb      	ldr	r3, [r7, #8]
 800694e:	1c5a      	adds	r2, r3, #1
 8006950:	60ba      	str	r2, [r7, #8]
 8006952:	781b      	ldrb	r3, [r3, #0]
 8006954:	4618      	mov	r0, r3
 8006956:	f000 fa17 	bl	8006d88 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800695a:	697b      	ldr	r3, [r7, #20]
 800695c:	3301      	adds	r3, #1
 800695e:	617b      	str	r3, [r7, #20]
 8006960:	697a      	ldr	r2, [r7, #20]
 8006962:	687b      	ldr	r3, [r7, #4]
 8006964:	429a      	cmp	r2, r3
 8006966:	dbf1      	blt.n	800694c <_write+0x12>
	}
	return len;
 8006968:	687b      	ldr	r3, [r7, #4]
}
 800696a:	4618      	mov	r0, r3
 800696c:	3718      	adds	r7, #24
 800696e:	46bd      	mov	sp, r7
 8006970:	bd80      	pop	{r7, pc}

08006972 <_close>:

int _close(int file)
{
 8006972:	b480      	push	{r7}
 8006974:	b083      	sub	sp, #12
 8006976:	af00      	add	r7, sp, #0
 8006978:	6078      	str	r0, [r7, #4]
	return -1;
 800697a:	f04f 33ff 	mov.w	r3, #4294967295
}
 800697e:	4618      	mov	r0, r3
 8006980:	370c      	adds	r7, #12
 8006982:	46bd      	mov	sp, r7
 8006984:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006988:	4770      	bx	lr

0800698a <_fstat>:


int _fstat(int file, struct stat *st)
{
 800698a:	b480      	push	{r7}
 800698c:	b083      	sub	sp, #12
 800698e:	af00      	add	r7, sp, #0
 8006990:	6078      	str	r0, [r7, #4]
 8006992:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8006994:	683b      	ldr	r3, [r7, #0]
 8006996:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 800699a:	605a      	str	r2, [r3, #4]
	return 0;
 800699c:	2300      	movs	r3, #0
}
 800699e:	4618      	mov	r0, r3
 80069a0:	370c      	adds	r7, #12
 80069a2:	46bd      	mov	sp, r7
 80069a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069a8:	4770      	bx	lr

080069aa <_isatty>:

int _isatty(int file)
{
 80069aa:	b480      	push	{r7}
 80069ac:	b083      	sub	sp, #12
 80069ae:	af00      	add	r7, sp, #0
 80069b0:	6078      	str	r0, [r7, #4]
	return 1;
 80069b2:	2301      	movs	r3, #1
}
 80069b4:	4618      	mov	r0, r3
 80069b6:	370c      	adds	r7, #12
 80069b8:	46bd      	mov	sp, r7
 80069ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069be:	4770      	bx	lr

080069c0 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80069c0:	b480      	push	{r7}
 80069c2:	b085      	sub	sp, #20
 80069c4:	af00      	add	r7, sp, #0
 80069c6:	60f8      	str	r0, [r7, #12]
 80069c8:	60b9      	str	r1, [r7, #8]
 80069ca:	607a      	str	r2, [r7, #4]
	return 0;
 80069cc:	2300      	movs	r3, #0
}
 80069ce:	4618      	mov	r0, r3
 80069d0:	3714      	adds	r7, #20
 80069d2:	46bd      	mov	sp, r7
 80069d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069d8:	4770      	bx	lr
	...

080069dc <_sbrk>:
/**
 _sbrk
 Increase program data space. Malloc and related functions depend on this
**/
caddr_t _sbrk(int incr)
{
 80069dc:	b580      	push	{r7, lr}
 80069de:	b084      	sub	sp, #16
 80069e0:	af00      	add	r7, sp, #0
 80069e2:	6078      	str	r0, [r7, #4]
	extern char end asm("end");
	static char *heap_end;
	char *prev_heap_end;

	if (heap_end == 0)
 80069e4:	4b11      	ldr	r3, [pc, #68]	; (8006a2c <_sbrk+0x50>)
 80069e6:	681b      	ldr	r3, [r3, #0]
 80069e8:	2b00      	cmp	r3, #0
 80069ea:	d102      	bne.n	80069f2 <_sbrk+0x16>
		heap_end = &end;
 80069ec:	4b0f      	ldr	r3, [pc, #60]	; (8006a2c <_sbrk+0x50>)
 80069ee:	4a10      	ldr	r2, [pc, #64]	; (8006a30 <_sbrk+0x54>)
 80069f0:	601a      	str	r2, [r3, #0]

	prev_heap_end = heap_end;
 80069f2:	4b0e      	ldr	r3, [pc, #56]	; (8006a2c <_sbrk+0x50>)
 80069f4:	681b      	ldr	r3, [r3, #0]
 80069f6:	60fb      	str	r3, [r7, #12]
	if (heap_end + incr > stack_ptr)
 80069f8:	4b0c      	ldr	r3, [pc, #48]	; (8006a2c <_sbrk+0x50>)
 80069fa:	681a      	ldr	r2, [r3, #0]
 80069fc:	687b      	ldr	r3, [r7, #4]
 80069fe:	4413      	add	r3, r2
 8006a00:	466a      	mov	r2, sp
 8006a02:	4293      	cmp	r3, r2
 8006a04:	d907      	bls.n	8006a16 <_sbrk+0x3a>
	{
		errno = ENOMEM;
 8006a06:	f005 fb8d 	bl	800c124 <__errno>
 8006a0a:	4603      	mov	r3, r0
 8006a0c:	220c      	movs	r2, #12
 8006a0e:	601a      	str	r2, [r3, #0]
		return (caddr_t) -1;
 8006a10:	f04f 33ff 	mov.w	r3, #4294967295
 8006a14:	e006      	b.n	8006a24 <_sbrk+0x48>
	}

	heap_end += incr;
 8006a16:	4b05      	ldr	r3, [pc, #20]	; (8006a2c <_sbrk+0x50>)
 8006a18:	681a      	ldr	r2, [r3, #0]
 8006a1a:	687b      	ldr	r3, [r7, #4]
 8006a1c:	4413      	add	r3, r2
 8006a1e:	4a03      	ldr	r2, [pc, #12]	; (8006a2c <_sbrk+0x50>)
 8006a20:	6013      	str	r3, [r2, #0]

	return (caddr_t) prev_heap_end;
 8006a22:	68fb      	ldr	r3, [r7, #12]
}
 8006a24:	4618      	mov	r0, r3
 8006a26:	3710      	adds	r7, #16
 8006a28:	46bd      	mov	sp, r7
 8006a2a:	bd80      	pop	{r7, pc}
 8006a2c:	20000254 	.word	0x20000254
 8006a30:	200095a0 	.word	0x200095a0

08006a34 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8006a34:	b480      	push	{r7}
 8006a36:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8006a38:	4b08      	ldr	r3, [pc, #32]	; (8006a5c <SystemInit+0x28>)
 8006a3a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8006a3e:	4a07      	ldr	r2, [pc, #28]	; (8006a5c <SystemInit+0x28>)
 8006a40:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8006a44:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8006a48:	4b04      	ldr	r3, [pc, #16]	; (8006a5c <SystemInit+0x28>)
 8006a4a:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8006a4e:	609a      	str	r2, [r3, #8]
#endif
}
 8006a50:	bf00      	nop
 8006a52:	46bd      	mov	sp, r7
 8006a54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a58:	4770      	bx	lr
 8006a5a:	bf00      	nop
 8006a5c:	e000ed00 	.word	0xe000ed00

08006a60 <MX_TIM1_Init>:

TIM_HandleTypeDef htim1;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8006a60:	b580      	push	{r7, lr}
 8006a62:	b096      	sub	sp, #88	; 0x58
 8006a64:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8006a66:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8006a6a:	2200      	movs	r2, #0
 8006a6c:	601a      	str	r2, [r3, #0]
 8006a6e:	605a      	str	r2, [r3, #4]
 8006a70:	609a      	str	r2, [r3, #8]
 8006a72:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8006a74:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8006a78:	2200      	movs	r2, #0
 8006a7a:	601a      	str	r2, [r3, #0]
 8006a7c:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8006a7e:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8006a82:	2200      	movs	r2, #0
 8006a84:	601a      	str	r2, [r3, #0]
 8006a86:	605a      	str	r2, [r3, #4]
 8006a88:	609a      	str	r2, [r3, #8]
 8006a8a:	60da      	str	r2, [r3, #12]
 8006a8c:	611a      	str	r2, [r3, #16]
 8006a8e:	615a      	str	r2, [r3, #20]
 8006a90:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8006a92:	1d3b      	adds	r3, r7, #4
 8006a94:	2220      	movs	r2, #32
 8006a96:	2100      	movs	r1, #0
 8006a98:	4618      	mov	r0, r3
 8006a9a:	f005 fb7b 	bl	800c194 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8006a9e:	4b4a      	ldr	r3, [pc, #296]	; (8006bc8 <MX_TIM1_Init+0x168>)
 8006aa0:	4a4a      	ldr	r2, [pc, #296]	; (8006bcc <MX_TIM1_Init+0x16c>)
 8006aa2:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8006aa4:	4b48      	ldr	r3, [pc, #288]	; (8006bc8 <MX_TIM1_Init+0x168>)
 8006aa6:	2200      	movs	r2, #0
 8006aa8:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_CENTERALIGNED1;
 8006aaa:	4b47      	ldr	r3, [pc, #284]	; (8006bc8 <MX_TIM1_Init+0x168>)
 8006aac:	2220      	movs	r2, #32
 8006aae:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 0x8CA;
 8006ab0:	4b45      	ldr	r3, [pc, #276]	; (8006bc8 <MX_TIM1_Init+0x168>)
 8006ab2:	f640 02ca 	movw	r2, #2250	; 0x8ca
 8006ab6:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8006ab8:	4b43      	ldr	r3, [pc, #268]	; (8006bc8 <MX_TIM1_Init+0x168>)
 8006aba:	2200      	movs	r2, #0
 8006abc:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 1;
 8006abe:	4b42      	ldr	r3, [pc, #264]	; (8006bc8 <MX_TIM1_Init+0x168>)
 8006ac0:	2201      	movs	r2, #1
 8006ac2:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8006ac4:	4b40      	ldr	r3, [pc, #256]	; (8006bc8 <MX_TIM1_Init+0x168>)
 8006ac6:	2280      	movs	r2, #128	; 0x80
 8006ac8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8006aca:	483f      	ldr	r0, [pc, #252]	; (8006bc8 <MX_TIM1_Init+0x168>)
 8006acc:	f003 f8c2 	bl	8009c54 <HAL_TIM_Base_Init>
 8006ad0:	4603      	mov	r3, r0
 8006ad2:	2b00      	cmp	r3, #0
 8006ad4:	d001      	beq.n	8006ada <MX_TIM1_Init+0x7a>
  {
    Error_Handler();
 8006ad6:	f7fe fc5d 	bl	8005394 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8006ada:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8006ade:	64bb      	str	r3, [r7, #72]	; 0x48
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8006ae0:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8006ae4:	4619      	mov	r1, r3
 8006ae6:	4838      	ldr	r0, [pc, #224]	; (8006bc8 <MX_TIM1_Init+0x168>)
 8006ae8:	f003 fc5c 	bl	800a3a4 <HAL_TIM_ConfigClockSource>
 8006aec:	4603      	mov	r3, r0
 8006aee:	2b00      	cmp	r3, #0
 8006af0:	d001      	beq.n	8006af6 <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 8006af2:	f7fe fc4f 	bl	8005394 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 8006af6:	4834      	ldr	r0, [pc, #208]	; (8006bc8 <MX_TIM1_Init+0x168>)
 8006af8:	f003 f96c 	bl	8009dd4 <HAL_TIM_PWM_Init>
 8006afc:	4603      	mov	r3, r0
 8006afe:	2b00      	cmp	r3, #0
 8006b00:	d001      	beq.n	8006b06 <MX_TIM1_Init+0xa6>
  {
    Error_Handler();
 8006b02:	f7fe fc47 	bl	8005394 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8006b06:	2300      	movs	r3, #0
 8006b08:	643b      	str	r3, [r7, #64]	; 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8006b0a:	2300      	movs	r3, #0
 8006b0c:	647b      	str	r3, [r7, #68]	; 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8006b0e:	f107 0340 	add.w	r3, r7, #64	; 0x40
 8006b12:	4619      	mov	r1, r3
 8006b14:	482c      	ldr	r0, [pc, #176]	; (8006bc8 <MX_TIM1_Init+0x168>)
 8006b16:	f004 f84b 	bl	800abb0 <HAL_TIMEx_MasterConfigSynchronization>
 8006b1a:	4603      	mov	r3, r0
 8006b1c:	2b00      	cmp	r3, #0
 8006b1e:	d001      	beq.n	8006b24 <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
 8006b20:	f7fe fc38 	bl	8005394 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8006b24:	2360      	movs	r3, #96	; 0x60
 8006b26:	627b      	str	r3, [r7, #36]	; 0x24
  sConfigOC.Pulse = 0;
 8006b28:	2300      	movs	r3, #0
 8006b2a:	62bb      	str	r3, [r7, #40]	; 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_LOW;
 8006b2c:	2302      	movs	r3, #2
 8006b2e:	62fb      	str	r3, [r7, #44]	; 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8006b30:	2300      	movs	r3, #0
 8006b32:	633b      	str	r3, [r7, #48]	; 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_ENABLE;
 8006b34:	2304      	movs	r3, #4
 8006b36:	637b      	str	r3, [r7, #52]	; 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8006b38:	2300      	movs	r3, #0
 8006b3a:	63bb      	str	r3, [r7, #56]	; 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8006b3c:	2300      	movs	r3, #0
 8006b3e:	63fb      	str	r3, [r7, #60]	; 0x3c
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8006b40:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8006b44:	2200      	movs	r2, #0
 8006b46:	4619      	mov	r1, r3
 8006b48:	481f      	ldr	r0, [pc, #124]	; (8006bc8 <MX_TIM1_Init+0x168>)
 8006b4a:	f003 fb6d 	bl	800a228 <HAL_TIM_PWM_ConfigChannel>
 8006b4e:	4603      	mov	r3, r0
 8006b50:	2b00      	cmp	r3, #0
 8006b52:	d001      	beq.n	8006b58 <MX_TIM1_Init+0xf8>
  {
    Error_Handler();
 8006b54:	f7fe fc1e 	bl	8005394 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8006b58:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8006b5c:	2204      	movs	r2, #4
 8006b5e:	4619      	mov	r1, r3
 8006b60:	4819      	ldr	r0, [pc, #100]	; (8006bc8 <MX_TIM1_Init+0x168>)
 8006b62:	f003 fb61 	bl	800a228 <HAL_TIM_PWM_ConfigChannel>
 8006b66:	4603      	mov	r3, r0
 8006b68:	2b00      	cmp	r3, #0
 8006b6a:	d001      	beq.n	8006b70 <MX_TIM1_Init+0x110>
  {
    Error_Handler();
 8006b6c:	f7fe fc12 	bl	8005394 <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8006b70:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8006b74:	2208      	movs	r2, #8
 8006b76:	4619      	mov	r1, r3
 8006b78:	4813      	ldr	r0, [pc, #76]	; (8006bc8 <MX_TIM1_Init+0x168>)
 8006b7a:	f003 fb55 	bl	800a228 <HAL_TIM_PWM_ConfigChannel>
 8006b7e:	4603      	mov	r3, r0
 8006b80:	2b00      	cmp	r3, #0
 8006b82:	d001      	beq.n	8006b88 <MX_TIM1_Init+0x128>
  {
    Error_Handler();
 8006b84:	f7fe fc06 	bl	8005394 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8006b88:	2300      	movs	r3, #0
 8006b8a:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8006b8c:	2300      	movs	r3, #0
 8006b8e:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8006b90:	2300      	movs	r3, #0
 8006b92:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8006b94:	2300      	movs	r3, #0
 8006b96:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8006b98:	2300      	movs	r3, #0
 8006b9a:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8006b9c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8006ba0:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8006ba2:	2300      	movs	r3, #0
 8006ba4:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8006ba6:	1d3b      	adds	r3, r7, #4
 8006ba8:	4619      	mov	r1, r3
 8006baa:	4807      	ldr	r0, [pc, #28]	; (8006bc8 <MX_TIM1_Init+0x168>)
 8006bac:	f004 f87c 	bl	800aca8 <HAL_TIMEx_ConfigBreakDeadTime>
 8006bb0:	4603      	mov	r3, r0
 8006bb2:	2b00      	cmp	r3, #0
 8006bb4:	d001      	beq.n	8006bba <MX_TIM1_Init+0x15a>
  {
    Error_Handler();
 8006bb6:	f7fe fbed 	bl	8005394 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8006bba:	4803      	ldr	r0, [pc, #12]	; (8006bc8 <MX_TIM1_Init+0x168>)
 8006bbc:	f000 f830 	bl	8006c20 <HAL_TIM_MspPostInit>

}
 8006bc0:	bf00      	nop
 8006bc2:	3758      	adds	r7, #88	; 0x58
 8006bc4:	46bd      	mov	sp, r7
 8006bc6:	bd80      	pop	{r7, pc}
 8006bc8:	20009500 	.word	0x20009500
 8006bcc:	40010000 	.word	0x40010000

08006bd0 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8006bd0:	b580      	push	{r7, lr}
 8006bd2:	b084      	sub	sp, #16
 8006bd4:	af00      	add	r7, sp, #0
 8006bd6:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM1)
 8006bd8:	687b      	ldr	r3, [r7, #4]
 8006bda:	681b      	ldr	r3, [r3, #0]
 8006bdc:	4a0e      	ldr	r2, [pc, #56]	; (8006c18 <HAL_TIM_Base_MspInit+0x48>)
 8006bde:	4293      	cmp	r3, r2
 8006be0:	d115      	bne.n	8006c0e <HAL_TIM_Base_MspInit+0x3e>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8006be2:	2300      	movs	r3, #0
 8006be4:	60fb      	str	r3, [r7, #12]
 8006be6:	4b0d      	ldr	r3, [pc, #52]	; (8006c1c <HAL_TIM_Base_MspInit+0x4c>)
 8006be8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006bea:	4a0c      	ldr	r2, [pc, #48]	; (8006c1c <HAL_TIM_Base_MspInit+0x4c>)
 8006bec:	f043 0301 	orr.w	r3, r3, #1
 8006bf0:	6453      	str	r3, [r2, #68]	; 0x44
 8006bf2:	4b0a      	ldr	r3, [pc, #40]	; (8006c1c <HAL_TIM_Base_MspInit+0x4c>)
 8006bf4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8006bf6:	f003 0301 	and.w	r3, r3, #1
 8006bfa:	60fb      	str	r3, [r7, #12]
 8006bfc:	68fb      	ldr	r3, [r7, #12]

    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 0, 0);
 8006bfe:	2200      	movs	r2, #0
 8006c00:	2100      	movs	r1, #0
 8006c02:	2019      	movs	r0, #25
 8006c04:	f001 fce7 	bl	80085d6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8006c08:	2019      	movs	r0, #25
 8006c0a:	f001 fd00 	bl	800860e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM1_MspInit 1 */

  /* USER CODE END TIM1_MspInit 1 */
  }
}
 8006c0e:	bf00      	nop
 8006c10:	3710      	adds	r7, #16
 8006c12:	46bd      	mov	sp, r7
 8006c14:	bd80      	pop	{r7, pc}
 8006c16:	bf00      	nop
 8006c18:	40010000 	.word	0x40010000
 8006c1c:	40023800 	.word	0x40023800

08006c20 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8006c20:	b580      	push	{r7, lr}
 8006c22:	b088      	sub	sp, #32
 8006c24:	af00      	add	r7, sp, #0
 8006c26:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006c28:	f107 030c 	add.w	r3, r7, #12
 8006c2c:	2200      	movs	r2, #0
 8006c2e:	601a      	str	r2, [r3, #0]
 8006c30:	605a      	str	r2, [r3, #4]
 8006c32:	609a      	str	r2, [r3, #8]
 8006c34:	60da      	str	r2, [r3, #12]
 8006c36:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM1)
 8006c38:	687b      	ldr	r3, [r7, #4]
 8006c3a:	681b      	ldr	r3, [r3, #0]
 8006c3c:	4a12      	ldr	r2, [pc, #72]	; (8006c88 <HAL_TIM_MspPostInit+0x68>)
 8006c3e:	4293      	cmp	r3, r2
 8006c40:	d11e      	bne.n	8006c80 <HAL_TIM_MspPostInit+0x60>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8006c42:	2300      	movs	r3, #0
 8006c44:	60bb      	str	r3, [r7, #8]
 8006c46:	4b11      	ldr	r3, [pc, #68]	; (8006c8c <HAL_TIM_MspPostInit+0x6c>)
 8006c48:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006c4a:	4a10      	ldr	r2, [pc, #64]	; (8006c8c <HAL_TIM_MspPostInit+0x6c>)
 8006c4c:	f043 0301 	orr.w	r3, r3, #1
 8006c50:	6313      	str	r3, [r2, #48]	; 0x30
 8006c52:	4b0e      	ldr	r3, [pc, #56]	; (8006c8c <HAL_TIM_MspPostInit+0x6c>)
 8006c54:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006c56:	f003 0301 	and.w	r3, r3, #1
 8006c5a:	60bb      	str	r3, [r7, #8]
 8006c5c:	68bb      	ldr	r3, [r7, #8]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    PA9     ------> TIM1_CH2
    PA10     ------> TIM1_CH3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10;
 8006c5e:	f44f 63e0 	mov.w	r3, #1792	; 0x700
 8006c62:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006c64:	2302      	movs	r3, #2
 8006c66:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006c68:	2300      	movs	r3, #0
 8006c6a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8006c6c:	2303      	movs	r3, #3
 8006c6e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 8006c70:	2301      	movs	r3, #1
 8006c72:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8006c74:	f107 030c 	add.w	r3, r7, #12
 8006c78:	4619      	mov	r1, r3
 8006c7a:	4805      	ldr	r0, [pc, #20]	; (8006c90 <HAL_TIM_MspPostInit+0x70>)
 8006c7c:	f001 fd74 	bl	8008768 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM1_MspPostInit 1 */

  /* USER CODE END TIM1_MspPostInit 1 */
  }

}
 8006c80:	bf00      	nop
 8006c82:	3720      	adds	r7, #32
 8006c84:	46bd      	mov	sp, r7
 8006c86:	bd80      	pop	{r7, pc}
 8006c88:	40010000 	.word	0x40010000
 8006c8c:	40023800 	.word	0x40023800
 8006c90:	40020000 	.word	0x40020000

08006c94 <MX_USART2_UART_Init>:
UART_HandleTypeDef huart2;

/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8006c94:	b580      	push	{r7, lr}
 8006c96:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8006c98:	4b11      	ldr	r3, [pc, #68]	; (8006ce0 <MX_USART2_UART_Init+0x4c>)
 8006c9a:	4a12      	ldr	r2, [pc, #72]	; (8006ce4 <MX_USART2_UART_Init+0x50>)
 8006c9c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8006c9e:	4b10      	ldr	r3, [pc, #64]	; (8006ce0 <MX_USART2_UART_Init+0x4c>)
 8006ca0:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8006ca4:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8006ca6:	4b0e      	ldr	r3, [pc, #56]	; (8006ce0 <MX_USART2_UART_Init+0x4c>)
 8006ca8:	2200      	movs	r2, #0
 8006caa:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8006cac:	4b0c      	ldr	r3, [pc, #48]	; (8006ce0 <MX_USART2_UART_Init+0x4c>)
 8006cae:	2200      	movs	r2, #0
 8006cb0:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8006cb2:	4b0b      	ldr	r3, [pc, #44]	; (8006ce0 <MX_USART2_UART_Init+0x4c>)
 8006cb4:	2200      	movs	r2, #0
 8006cb6:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8006cb8:	4b09      	ldr	r3, [pc, #36]	; (8006ce0 <MX_USART2_UART_Init+0x4c>)
 8006cba:	220c      	movs	r2, #12
 8006cbc:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8006cbe:	4b08      	ldr	r3, [pc, #32]	; (8006ce0 <MX_USART2_UART_Init+0x4c>)
 8006cc0:	2200      	movs	r2, #0
 8006cc2:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8006cc4:	4b06      	ldr	r3, [pc, #24]	; (8006ce0 <MX_USART2_UART_Init+0x4c>)
 8006cc6:	2200      	movs	r2, #0
 8006cc8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8006cca:	4805      	ldr	r0, [pc, #20]	; (8006ce0 <MX_USART2_UART_Init+0x4c>)
 8006ccc:	f004 f852 	bl	800ad74 <HAL_UART_Init>
 8006cd0:	4603      	mov	r3, r0
 8006cd2:	2b00      	cmp	r3, #0
 8006cd4:	d001      	beq.n	8006cda <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8006cd6:	f7fe fb5d 	bl	8005394 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8006cda:	bf00      	nop
 8006cdc:	bd80      	pop	{r7, pc}
 8006cde:	bf00      	nop
 8006ce0:	20009548 	.word	0x20009548
 8006ce4:	40004400 	.word	0x40004400

08006ce8 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8006ce8:	b580      	push	{r7, lr}
 8006cea:	b08a      	sub	sp, #40	; 0x28
 8006cec:	af00      	add	r7, sp, #0
 8006cee:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8006cf0:	f107 0314 	add.w	r3, r7, #20
 8006cf4:	2200      	movs	r2, #0
 8006cf6:	601a      	str	r2, [r3, #0]
 8006cf8:	605a      	str	r2, [r3, #4]
 8006cfa:	609a      	str	r2, [r3, #8]
 8006cfc:	60da      	str	r2, [r3, #12]
 8006cfe:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==USART2)
 8006d00:	687b      	ldr	r3, [r7, #4]
 8006d02:	681b      	ldr	r3, [r3, #0]
 8006d04:	4a1d      	ldr	r2, [pc, #116]	; (8006d7c <HAL_UART_MspInit+0x94>)
 8006d06:	4293      	cmp	r3, r2
 8006d08:	d133      	bne.n	8006d72 <HAL_UART_MspInit+0x8a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* USART2 clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 8006d0a:	2300      	movs	r3, #0
 8006d0c:	613b      	str	r3, [r7, #16]
 8006d0e:	4b1c      	ldr	r3, [pc, #112]	; (8006d80 <HAL_UART_MspInit+0x98>)
 8006d10:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006d12:	4a1b      	ldr	r2, [pc, #108]	; (8006d80 <HAL_UART_MspInit+0x98>)
 8006d14:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8006d18:	6413      	str	r3, [r2, #64]	; 0x40
 8006d1a:	4b19      	ldr	r3, [pc, #100]	; (8006d80 <HAL_UART_MspInit+0x98>)
 8006d1c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006d1e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8006d22:	613b      	str	r3, [r7, #16]
 8006d24:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8006d26:	2300      	movs	r3, #0
 8006d28:	60fb      	str	r3, [r7, #12]
 8006d2a:	4b15      	ldr	r3, [pc, #84]	; (8006d80 <HAL_UART_MspInit+0x98>)
 8006d2c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006d2e:	4a14      	ldr	r2, [pc, #80]	; (8006d80 <HAL_UART_MspInit+0x98>)
 8006d30:	f043 0301 	orr.w	r3, r3, #1
 8006d34:	6313      	str	r3, [r2, #48]	; 0x30
 8006d36:	4b12      	ldr	r3, [pc, #72]	; (8006d80 <HAL_UART_MspInit+0x98>)
 8006d38:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8006d3a:	f003 0301 	and.w	r3, r3, #1
 8006d3e:	60fb      	str	r3, [r7, #12]
 8006d40:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8006d42:	230c      	movs	r3, #12
 8006d44:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8006d46:	2302      	movs	r3, #2
 8006d48:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8006d4a:	2300      	movs	r3, #0
 8006d4c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8006d4e:	2303      	movs	r3, #3
 8006d50:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8006d52:	2307      	movs	r3, #7
 8006d54:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8006d56:	f107 0314 	add.w	r3, r7, #20
 8006d5a:	4619      	mov	r1, r3
 8006d5c:	4809      	ldr	r0, [pc, #36]	; (8006d84 <HAL_UART_MspInit+0x9c>)
 8006d5e:	f001 fd03 	bl	8008768 <HAL_GPIO_Init>

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 8006d62:	2200      	movs	r2, #0
 8006d64:	2100      	movs	r1, #0
 8006d66:	2026      	movs	r0, #38	; 0x26
 8006d68:	f001 fc35 	bl	80085d6 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8006d6c:	2026      	movs	r0, #38	; 0x26
 8006d6e:	f001 fc4e 	bl	800860e <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }
}
 8006d72:	bf00      	nop
 8006d74:	3728      	adds	r7, #40	; 0x28
 8006d76:	46bd      	mov	sp, r7
 8006d78:	bd80      	pop	{r7, pc}
 8006d7a:	bf00      	nop
 8006d7c:	40004400 	.word	0x40004400
 8006d80:	40023800 	.word	0x40023800
 8006d84:	40020000 	.word	0x40020000

08006d88 <__io_putchar>:
  /* USER CODE END USART2_MspDeInit 1 */
  }
}

/* USER CODE BEGIN 1 */
int __io_putchar(int ch) {
 8006d88:	b580      	push	{r7, lr}
 8006d8a:	b082      	sub	sp, #8
 8006d8c:	af00      	add	r7, sp, #0
 8006d8e:	6078      	str	r0, [r7, #4]
HAL_UART_Transmit(&huart2, (uint8_t*)&ch, 1, 0xffff);
 8006d90:	1d39      	adds	r1, r7, #4
 8006d92:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8006d96:	2201      	movs	r2, #1
 8006d98:	4803      	ldr	r0, [pc, #12]	; (8006da8 <__io_putchar+0x20>)
 8006d9a:	f004 f838 	bl	800ae0e <HAL_UART_Transmit>
return 0;
 8006d9e:	2300      	movs	r3, #0
}
 8006da0:	4618      	mov	r0, r3
 8006da2:	3708      	adds	r7, #8
 8006da4:	46bd      	mov	sp, r7
 8006da6:	bd80      	pop	{r7, pc}
 8006da8:	20009548 	.word	0x20009548

08006dac <HAL_UART_RxCpltCallback>:

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8006dac:	b580      	push	{r7, lr}
 8006dae:	b082      	sub	sp, #8
 8006db0:	af00      	add	r7, sp, #0
 8006db2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
	HAL_UART_Receive_IT(&huart2, (uint8_t *)Serial2RxBuffer, 1);
 8006db4:	2201      	movs	r2, #1
 8006db6:	4904      	ldr	r1, [pc, #16]	; (8006dc8 <HAL_UART_RxCpltCallback+0x1c>)
 8006db8:	4804      	ldr	r0, [pc, #16]	; (8006dcc <HAL_UART_RxCpltCallback+0x20>)
 8006dba:	f004 f8ba 	bl	800af32 <HAL_UART_Receive_IT>
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 8006dbe:	bf00      	nop
 8006dc0:	3708      	adds	r7, #8
 8006dc2:	46bd      	mov	sp, r7
 8006dc4:	bd80      	pop	{r7, pc}
 8006dc6:	bf00      	nop
 8006dc8:	2000066c 	.word	0x2000066c
 8006dcc:	20009548 	.word	0x20009548

08006dd0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack      /* set stack pointer */
 8006dd0:	f8df d034 	ldr.w	sp, [pc, #52]	; 8006e08 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8006dd4:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8006dd6:	e003      	b.n	8006de0 <LoopCopyDataInit>

08006dd8 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8006dd8:	4b0c      	ldr	r3, [pc, #48]	; (8006e0c <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8006dda:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8006ddc:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8006dde:	3104      	adds	r1, #4

08006de0 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8006de0:	480b      	ldr	r0, [pc, #44]	; (8006e10 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8006de2:	4b0c      	ldr	r3, [pc, #48]	; (8006e14 <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8006de4:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8006de6:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8006de8:	d3f6      	bcc.n	8006dd8 <CopyDataInit>
  ldr  r2, =_sbss
 8006dea:	4a0b      	ldr	r2, [pc, #44]	; (8006e18 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8006dec:	e002      	b.n	8006df4 <LoopFillZerobss>

08006dee <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8006dee:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8006df0:	f842 3b04 	str.w	r3, [r2], #4

08006df4 <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8006df4:	4b09      	ldr	r3, [pc, #36]	; (8006e1c <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8006df6:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8006df8:	d3f9      	bcc.n	8006dee <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8006dfa:	f7ff fe1b 	bl	8006a34 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8006dfe:	f005 f997 	bl	800c130 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8006e02:	f7fd ff15 	bl	8004c30 <main>
  bx  lr    
 8006e06:	4770      	bx	lr
  ldr   sp, =_estack      /* set stack pointer */
 8006e08:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 8006e0c:	08011b34 	.word	0x08011b34
  ldr  r0, =_sdata
 8006e10:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8006e14:	20000220 	.word	0x20000220
  ldr  r2, =_sbss
 8006e18:	20000220 	.word	0x20000220
  ldr  r3, = _ebss
 8006e1c:	200095a0 	.word	0x200095a0

08006e20 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8006e20:	e7fe      	b.n	8006e20 <ADC_IRQHandler>
	...

08006e24 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8006e24:	b580      	push	{r7, lr}
 8006e26:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8006e28:	4b0e      	ldr	r3, [pc, #56]	; (8006e64 <HAL_Init+0x40>)
 8006e2a:	681b      	ldr	r3, [r3, #0]
 8006e2c:	4a0d      	ldr	r2, [pc, #52]	; (8006e64 <HAL_Init+0x40>)
 8006e2e:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8006e32:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8006e34:	4b0b      	ldr	r3, [pc, #44]	; (8006e64 <HAL_Init+0x40>)
 8006e36:	681b      	ldr	r3, [r3, #0]
 8006e38:	4a0a      	ldr	r2, [pc, #40]	; (8006e64 <HAL_Init+0x40>)
 8006e3a:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8006e3e:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8006e40:	4b08      	ldr	r3, [pc, #32]	; (8006e64 <HAL_Init+0x40>)
 8006e42:	681b      	ldr	r3, [r3, #0]
 8006e44:	4a07      	ldr	r2, [pc, #28]	; (8006e64 <HAL_Init+0x40>)
 8006e46:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8006e4a:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8006e4c:	2003      	movs	r0, #3
 8006e4e:	f001 fbb7 	bl	80085c0 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8006e52:	2000      	movs	r0, #0
 8006e54:	f000 f808 	bl	8006e68 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8006e58:	f7ff f922 	bl	80060a0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8006e5c:	2300      	movs	r3, #0
}
 8006e5e:	4618      	mov	r0, r3
 8006e60:	bd80      	pop	{r7, pc}
 8006e62:	bf00      	nop
 8006e64:	40023c00 	.word	0x40023c00

08006e68 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8006e68:	b580      	push	{r7, lr}
 8006e6a:	b082      	sub	sp, #8
 8006e6c:	af00      	add	r7, sp, #0
 8006e6e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8006e70:	4b12      	ldr	r3, [pc, #72]	; (8006ebc <HAL_InitTick+0x54>)
 8006e72:	681a      	ldr	r2, [r3, #0]
 8006e74:	4b12      	ldr	r3, [pc, #72]	; (8006ec0 <HAL_InitTick+0x58>)
 8006e76:	781b      	ldrb	r3, [r3, #0]
 8006e78:	4619      	mov	r1, r3
 8006e7a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8006e7e:	fbb3 f3f1 	udiv	r3, r3, r1
 8006e82:	fbb2 f3f3 	udiv	r3, r2, r3
 8006e86:	4618      	mov	r0, r3
 8006e88:	f001 fbcf 	bl	800862a <HAL_SYSTICK_Config>
 8006e8c:	4603      	mov	r3, r0
 8006e8e:	2b00      	cmp	r3, #0
 8006e90:	d001      	beq.n	8006e96 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8006e92:	2301      	movs	r3, #1
 8006e94:	e00e      	b.n	8006eb4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8006e96:	687b      	ldr	r3, [r7, #4]
 8006e98:	2b0f      	cmp	r3, #15
 8006e9a:	d80a      	bhi.n	8006eb2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8006e9c:	2200      	movs	r2, #0
 8006e9e:	6879      	ldr	r1, [r7, #4]
 8006ea0:	f04f 30ff 	mov.w	r0, #4294967295
 8006ea4:	f001 fb97 	bl	80085d6 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8006ea8:	4a06      	ldr	r2, [pc, #24]	; (8006ec4 <HAL_InitTick+0x5c>)
 8006eaa:	687b      	ldr	r3, [r7, #4]
 8006eac:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8006eae:	2300      	movs	r3, #0
 8006eb0:	e000      	b.n	8006eb4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8006eb2:	2301      	movs	r3, #1
}
 8006eb4:	4618      	mov	r0, r3
 8006eb6:	3708      	adds	r7, #8
 8006eb8:	46bd      	mov	sp, r7
 8006eba:	bd80      	pop	{r7, pc}
 8006ebc:	20000040 	.word	0x20000040
 8006ec0:	20000048 	.word	0x20000048
 8006ec4:	20000044 	.word	0x20000044

08006ec8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8006ec8:	b480      	push	{r7}
 8006eca:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8006ecc:	4b06      	ldr	r3, [pc, #24]	; (8006ee8 <HAL_IncTick+0x20>)
 8006ece:	781b      	ldrb	r3, [r3, #0]
 8006ed0:	461a      	mov	r2, r3
 8006ed2:	4b06      	ldr	r3, [pc, #24]	; (8006eec <HAL_IncTick+0x24>)
 8006ed4:	681b      	ldr	r3, [r3, #0]
 8006ed6:	4413      	add	r3, r2
 8006ed8:	4a04      	ldr	r2, [pc, #16]	; (8006eec <HAL_IncTick+0x24>)
 8006eda:	6013      	str	r3, [r2, #0]
}
 8006edc:	bf00      	nop
 8006ede:	46bd      	mov	sp, r7
 8006ee0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ee4:	4770      	bx	lr
 8006ee6:	bf00      	nop
 8006ee8:	20000048 	.word	0x20000048
 8006eec:	2000958c 	.word	0x2000958c

08006ef0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8006ef0:	b480      	push	{r7}
 8006ef2:	af00      	add	r7, sp, #0
  return uwTick;
 8006ef4:	4b03      	ldr	r3, [pc, #12]	; (8006f04 <HAL_GetTick+0x14>)
 8006ef6:	681b      	ldr	r3, [r3, #0]
}
 8006ef8:	4618      	mov	r0, r3
 8006efa:	46bd      	mov	sp, r7
 8006efc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f00:	4770      	bx	lr
 8006f02:	bf00      	nop
 8006f04:	2000958c 	.word	0x2000958c

08006f08 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8006f08:	b580      	push	{r7, lr}
 8006f0a:	b084      	sub	sp, #16
 8006f0c:	af00      	add	r7, sp, #0
 8006f0e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8006f10:	f7ff ffee 	bl	8006ef0 <HAL_GetTick>
 8006f14:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8006f16:	687b      	ldr	r3, [r7, #4]
 8006f18:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8006f1a:	68fb      	ldr	r3, [r7, #12]
 8006f1c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006f20:	d005      	beq.n	8006f2e <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8006f22:	4b0a      	ldr	r3, [pc, #40]	; (8006f4c <HAL_Delay+0x44>)
 8006f24:	781b      	ldrb	r3, [r3, #0]
 8006f26:	461a      	mov	r2, r3
 8006f28:	68fb      	ldr	r3, [r7, #12]
 8006f2a:	4413      	add	r3, r2
 8006f2c:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8006f2e:	bf00      	nop
 8006f30:	f7ff ffde 	bl	8006ef0 <HAL_GetTick>
 8006f34:	4602      	mov	r2, r0
 8006f36:	68bb      	ldr	r3, [r7, #8]
 8006f38:	1ad3      	subs	r3, r2, r3
 8006f3a:	68fa      	ldr	r2, [r7, #12]
 8006f3c:	429a      	cmp	r2, r3
 8006f3e:	d8f7      	bhi.n	8006f30 <HAL_Delay+0x28>
  {
  }
}
 8006f40:	bf00      	nop
 8006f42:	bf00      	nop
 8006f44:	3710      	adds	r7, #16
 8006f46:	46bd      	mov	sp, r7
 8006f48:	bd80      	pop	{r7, pc}
 8006f4a:	bf00      	nop
 8006f4c:	20000048 	.word	0x20000048

08006f50 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 8006f50:	b580      	push	{r7, lr}
 8006f52:	b084      	sub	sp, #16
 8006f54:	af00      	add	r7, sp, #0
 8006f56:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8006f58:	2300      	movs	r3, #0
 8006f5a:	73fb      	strb	r3, [r7, #15]
  
  /* Check ADC handle */
  if(hadc == NULL)
 8006f5c:	687b      	ldr	r3, [r7, #4]
 8006f5e:	2b00      	cmp	r3, #0
 8006f60:	d101      	bne.n	8006f66 <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8006f62:	2301      	movs	r3, #1
 8006f64:	e033      	b.n	8006fce <HAL_ADC_Init+0x7e>
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }
  
  if(hadc->State == HAL_ADC_STATE_RESET)
 8006f66:	687b      	ldr	r3, [r7, #4]
 8006f68:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006f6a:	2b00      	cmp	r3, #0
 8006f6c:	d109      	bne.n	8006f82 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8006f6e:	6878      	ldr	r0, [r7, #4]
 8006f70:	f7fa f95a 	bl	8001228 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8006f74:	687b      	ldr	r3, [r7, #4]
 8006f76:	2200      	movs	r2, #0
 8006f78:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 8006f7a:	687b      	ldr	r3, [r7, #4]
 8006f7c:	2200      	movs	r2, #0
 8006f7e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  }
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8006f82:	687b      	ldr	r3, [r7, #4]
 8006f84:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006f86:	f003 0310 	and.w	r3, r3, #16
 8006f8a:	2b00      	cmp	r3, #0
 8006f8c:	d118      	bne.n	8006fc0 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8006f8e:	687b      	ldr	r3, [r7, #4]
 8006f90:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006f92:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 8006f96:	f023 0302 	bic.w	r3, r3, #2
 8006f9a:	f043 0202 	orr.w	r2, r3, #2
 8006f9e:	687b      	ldr	r3, [r7, #4]
 8006fa0:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);
    
    /* Set ADC parameters */
    ADC_Init(hadc);
 8006fa2:	6878      	ldr	r0, [r7, #4]
 8006fa4:	f000 fab4 	bl	8007510 <ADC_Init>
    
    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8006fa8:	687b      	ldr	r3, [r7, #4]
 8006faa:	2200      	movs	r2, #0
 8006fac:	645a      	str	r2, [r3, #68]	; 0x44
    
    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8006fae:	687b      	ldr	r3, [r7, #4]
 8006fb0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8006fb2:	f023 0303 	bic.w	r3, r3, #3
 8006fb6:	f043 0201 	orr.w	r2, r3, #1
 8006fba:	687b      	ldr	r3, [r7, #4]
 8006fbc:	641a      	str	r2, [r3, #64]	; 0x40
 8006fbe:	e001      	b.n	8006fc4 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 8006fc0:	2301      	movs	r3, #1
 8006fc2:	73fb      	strb	r3, [r7, #15]
  }
  
  /* Release Lock */
  __HAL_UNLOCK(hadc);
 8006fc4:	687b      	ldr	r3, [r7, #4]
 8006fc6:	2200      	movs	r2, #0
 8006fc8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Return function status */
  return tmp_hal_status;
 8006fcc:	7bfb      	ldrb	r3, [r7, #15]
}
 8006fce:	4618      	mov	r0, r3
 8006fd0:	3710      	adds	r7, #16
 8006fd2:	46bd      	mov	sp, r7
 8006fd4:	bd80      	pop	{r7, pc}
	...

08006fd8 <HAL_ADC_Start>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 8006fd8:	b480      	push	{r7}
 8006fda:	b085      	sub	sp, #20
 8006fdc:	af00      	add	r7, sp, #0
 8006fde:	6078      	str	r0, [r7, #4]
  __IO uint32_t counter = 0U;
 8006fe0:	2300      	movs	r3, #0
 8006fe2:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge)); 
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8006fe4:	687b      	ldr	r3, [r7, #4]
 8006fe6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8006fea:	2b01      	cmp	r3, #1
 8006fec:	d101      	bne.n	8006ff2 <HAL_ADC_Start+0x1a>
 8006fee:	2302      	movs	r3, #2
 8006ff0:	e0b2      	b.n	8007158 <HAL_ADC_Start+0x180>
 8006ff2:	687b      	ldr	r3, [r7, #4]
 8006ff4:	2201      	movs	r2, #1
 8006ff6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during 
  Tstab time the ADC's stabilization */
  if((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8006ffa:	687b      	ldr	r3, [r7, #4]
 8006ffc:	681b      	ldr	r3, [r3, #0]
 8006ffe:	689b      	ldr	r3, [r3, #8]
 8007000:	f003 0301 	and.w	r3, r3, #1
 8007004:	2b01      	cmp	r3, #1
 8007006:	d018      	beq.n	800703a <HAL_ADC_Start+0x62>
  {  
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8007008:	687b      	ldr	r3, [r7, #4]
 800700a:	681b      	ldr	r3, [r3, #0]
 800700c:	689a      	ldr	r2, [r3, #8]
 800700e:	687b      	ldr	r3, [r7, #4]
 8007010:	681b      	ldr	r3, [r3, #0]
 8007012:	f042 0201 	orr.w	r2, r2, #1
 8007016:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8007018:	4b52      	ldr	r3, [pc, #328]	; (8007164 <HAL_ADC_Start+0x18c>)
 800701a:	681b      	ldr	r3, [r3, #0]
 800701c:	4a52      	ldr	r2, [pc, #328]	; (8007168 <HAL_ADC_Start+0x190>)
 800701e:	fba2 2303 	umull	r2, r3, r2, r3
 8007022:	0c9a      	lsrs	r2, r3, #18
 8007024:	4613      	mov	r3, r2
 8007026:	005b      	lsls	r3, r3, #1
 8007028:	4413      	add	r3, r2
 800702a:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 800702c:	e002      	b.n	8007034 <HAL_ADC_Start+0x5c>
    {
      counter--;
 800702e:	68bb      	ldr	r3, [r7, #8]
 8007030:	3b01      	subs	r3, #1
 8007032:	60bb      	str	r3, [r7, #8]
    while(counter != 0U)
 8007034:	68bb      	ldr	r3, [r7, #8]
 8007036:	2b00      	cmp	r3, #0
 8007038:	d1f9      	bne.n	800702e <HAL_ADC_Start+0x56>
    }
  }
  
  /* Start conversion if ADC is effectively enabled */
  if(HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 800703a:	687b      	ldr	r3, [r7, #4]
 800703c:	681b      	ldr	r3, [r3, #0]
 800703e:	689b      	ldr	r3, [r3, #8]
 8007040:	f003 0301 	and.w	r3, r3, #1
 8007044:	2b01      	cmp	r3, #1
 8007046:	d17a      	bne.n	800713e <HAL_ADC_Start+0x166>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8007048:	687b      	ldr	r3, [r7, #4]
 800704a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800704c:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8007050:	f023 0301 	bic.w	r3, r3, #1
 8007054:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8007058:	687b      	ldr	r3, [r7, #4]
 800705a:	641a      	str	r2, [r3, #64]	; 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);
    
    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 800705c:	687b      	ldr	r3, [r7, #4]
 800705e:	681b      	ldr	r3, [r3, #0]
 8007060:	685b      	ldr	r3, [r3, #4]
 8007062:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007066:	2b00      	cmp	r3, #0
 8007068:	d007      	beq.n	800707a <HAL_ADC_Start+0xa2>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 800706a:	687b      	ldr	r3, [r7, #4]
 800706c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800706e:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 8007072:	f443 5280 	orr.w	r2, r3, #4096	; 0x1000
 8007076:	687b      	ldr	r3, [r7, #4]
 8007078:	641a      	str	r2, [r3, #64]	; 0x40
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800707a:	687b      	ldr	r3, [r7, #4]
 800707c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800707e:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8007082:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8007086:	d106      	bne.n	8007096 <HAL_ADC_Start+0xbe>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8007088:	687b      	ldr	r3, [r7, #4]
 800708a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800708c:	f023 0206 	bic.w	r2, r3, #6
 8007090:	687b      	ldr	r3, [r7, #4]
 8007092:	645a      	str	r2, [r3, #68]	; 0x44
 8007094:	e002      	b.n	800709c <HAL_ADC_Start+0xc4>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8007096:	687b      	ldr	r3, [r7, #4]
 8007098:	2200      	movs	r2, #0
 800709a:	645a      	str	r2, [r3, #68]	; 0x44
    } 

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 800709c:	687b      	ldr	r3, [r7, #4]
 800709e:	2200      	movs	r2, #0
 80070a0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 80070a4:	4b31      	ldr	r3, [pc, #196]	; (800716c <HAL_ADC_Start+0x194>)
 80070a6:	60fb      	str	r3, [r7, #12]

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 80070a8:	687b      	ldr	r3, [r7, #4]
 80070aa:	681b      	ldr	r3, [r3, #0]
 80070ac:	f06f 0222 	mvn.w	r2, #34	; 0x22
 80070b0:	601a      	str	r2, [r3, #0]
    
    /* Check if Multimode enabled */
    if(HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 80070b2:	68fb      	ldr	r3, [r7, #12]
 80070b4:	685b      	ldr	r3, [r3, #4]
 80070b6:	f003 031f 	and.w	r3, r3, #31
 80070ba:	2b00      	cmp	r3, #0
 80070bc:	d12a      	bne.n	8007114 <HAL_ADC_Start+0x13c>
    {
#if defined(ADC2) && defined(ADC3)
      if((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
 80070be:	687b      	ldr	r3, [r7, #4]
 80070c0:	681b      	ldr	r3, [r3, #0]
 80070c2:	4a2b      	ldr	r2, [pc, #172]	; (8007170 <HAL_ADC_Start+0x198>)
 80070c4:	4293      	cmp	r3, r2
 80070c6:	d015      	beq.n	80070f4 <HAL_ADC_Start+0x11c>
 80070c8:	687b      	ldr	r3, [r7, #4]
 80070ca:	681b      	ldr	r3, [r3, #0]
 80070cc:	4a29      	ldr	r2, [pc, #164]	; (8007174 <HAL_ADC_Start+0x19c>)
 80070ce:	4293      	cmp	r3, r2
 80070d0:	d105      	bne.n	80070de <HAL_ADC_Start+0x106>
 80070d2:	4b26      	ldr	r3, [pc, #152]	; (800716c <HAL_ADC_Start+0x194>)
 80070d4:	685b      	ldr	r3, [r3, #4]
 80070d6:	f003 031f 	and.w	r3, r3, #31
 80070da:	2b00      	cmp	r3, #0
 80070dc:	d00a      	beq.n	80070f4 <HAL_ADC_Start+0x11c>
                                  || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
 80070de:	687b      	ldr	r3, [r7, #4]
 80070e0:	681b      	ldr	r3, [r3, #0]
 80070e2:	4a25      	ldr	r2, [pc, #148]	; (8007178 <HAL_ADC_Start+0x1a0>)
 80070e4:	4293      	cmp	r3, r2
 80070e6:	d136      	bne.n	8007156 <HAL_ADC_Start+0x17e>
 80070e8:	4b20      	ldr	r3, [pc, #128]	; (800716c <HAL_ADC_Start+0x194>)
 80070ea:	685b      	ldr	r3, [r3, #4]
 80070ec:	f003 0310 	and.w	r3, r3, #16
 80070f0:	2b00      	cmp	r3, #0
 80070f2:	d130      	bne.n	8007156 <HAL_ADC_Start+0x17e>
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET) 
 80070f4:	687b      	ldr	r3, [r7, #4]
 80070f6:	681b      	ldr	r3, [r3, #0]
 80070f8:	689b      	ldr	r3, [r3, #8]
 80070fa:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 80070fe:	2b00      	cmp	r3, #0
 8007100:	d129      	bne.n	8007156 <HAL_ADC_Start+0x17e>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8007102:	687b      	ldr	r3, [r7, #4]
 8007104:	681b      	ldr	r3, [r3, #0]
 8007106:	689a      	ldr	r2, [r3, #8]
 8007108:	687b      	ldr	r3, [r7, #4]
 800710a:	681b      	ldr	r3, [r3, #0]
 800710c:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 8007110:	609a      	str	r2, [r3, #8]
 8007112:	e020      	b.n	8007156 <HAL_ADC_Start+0x17e>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8007114:	687b      	ldr	r3, [r7, #4]
 8007116:	681b      	ldr	r3, [r3, #0]
 8007118:	4a15      	ldr	r2, [pc, #84]	; (8007170 <HAL_ADC_Start+0x198>)
 800711a:	4293      	cmp	r3, r2
 800711c:	d11b      	bne.n	8007156 <HAL_ADC_Start+0x17e>
 800711e:	687b      	ldr	r3, [r7, #4]
 8007120:	681b      	ldr	r3, [r3, #0]
 8007122:	689b      	ldr	r3, [r3, #8]
 8007124:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 8007128:	2b00      	cmp	r3, #0
 800712a:	d114      	bne.n	8007156 <HAL_ADC_Start+0x17e>
      {
        /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 800712c:	687b      	ldr	r3, [r7, #4]
 800712e:	681b      	ldr	r3, [r3, #0]
 8007130:	689a      	ldr	r2, [r3, #8]
 8007132:	687b      	ldr	r3, [r7, #4]
 8007134:	681b      	ldr	r3, [r3, #0]
 8007136:	f042 4280 	orr.w	r2, r2, #1073741824	; 0x40000000
 800713a:	609a      	str	r2, [r3, #8]
 800713c:	e00b      	b.n	8007156 <HAL_ADC_Start+0x17e>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800713e:	687b      	ldr	r3, [r7, #4]
 8007140:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007142:	f043 0210 	orr.w	r2, r3, #16
 8007146:	687b      	ldr	r3, [r7, #4]
 8007148:	641a      	str	r2, [r3, #64]	; 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800714a:	687b      	ldr	r3, [r7, #4]
 800714c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800714e:	f043 0201 	orr.w	r2, r3, #1
 8007152:	687b      	ldr	r3, [r7, #4]
 8007154:	645a      	str	r2, [r3, #68]	; 0x44
  }
  
  /* Return function status */
  return HAL_OK;
 8007156:	2300      	movs	r3, #0
}
 8007158:	4618      	mov	r0, r3
 800715a:	3714      	adds	r7, #20
 800715c:	46bd      	mov	sp, r7
 800715e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007162:	4770      	bx	lr
 8007164:	20000040 	.word	0x20000040
 8007168:	431bde83 	.word	0x431bde83
 800716c:	40012300 	.word	0x40012300
 8007170:	40012000 	.word	0x40012000
 8007174:	40012100 	.word	0x40012100
 8007178:	40012200 	.word	0x40012200

0800717c <HAL_ADC_PollForConversion>:
  *         the configuration information for the specified ADC.
  * @param  Timeout Timeout value in millisecond.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 800717c:	b580      	push	{r7, lr}
 800717e:	b084      	sub	sp, #16
 8007180:	af00      	add	r7, sp, #0
 8007182:	6078      	str	r0, [r7, #4]
 8007184:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8007186:	2300      	movs	r3, #0
 8007188:	60fb      	str	r3, [r7, #12]
  /* each conversion:                                                       */
  /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
  /* several ranks and polling for end of each conversion.                  */
  /* For code simplicity sake, this particular case is generalized to       */
  /* ADC configured in DMA mode and polling for end of each conversion.     */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 800718a:	687b      	ldr	r3, [r7, #4]
 800718c:	681b      	ldr	r3, [r3, #0]
 800718e:	689b      	ldr	r3, [r3, #8]
 8007190:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8007194:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8007198:	d113      	bne.n	80071c2 <HAL_ADC_PollForConversion+0x46>
      HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA)    )
 800719a:	687b      	ldr	r3, [r7, #4]
 800719c:	681b      	ldr	r3, [r3, #0]
 800719e:	689b      	ldr	r3, [r3, #8]
 80071a0:	f403 7380 	and.w	r3, r3, #256	; 0x100
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_EOCS) &&
 80071a4:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80071a8:	d10b      	bne.n	80071c2 <HAL_ADC_PollForConversion+0x46>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80071aa:	687b      	ldr	r3, [r7, #4]
 80071ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80071ae:	f043 0220 	orr.w	r2, r3, #32
 80071b2:	687b      	ldr	r3, [r7, #4]
 80071b4:	641a      	str	r2, [r3, #64]	; 0x40
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 80071b6:	687b      	ldr	r3, [r7, #4]
 80071b8:	2200      	movs	r2, #0
 80071ba:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
    return HAL_ERROR;
 80071be:	2301      	movs	r3, #1
 80071c0:	e063      	b.n	800728a <HAL_ADC_PollForConversion+0x10e>
  }

  /* Get tick */ 
  tickstart = HAL_GetTick();
 80071c2:	f7ff fe95 	bl	8006ef0 <HAL_GetTick>
 80071c6:	60f8      	str	r0, [r7, #12]

  /* Check End of conversion flag */
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 80071c8:	e021      	b.n	800720e <HAL_ADC_PollForConversion+0x92>
  {
    /* Check if timeout is disabled (set to infinite wait) */
    if(Timeout != HAL_MAX_DELAY)
 80071ca:	683b      	ldr	r3, [r7, #0]
 80071cc:	f1b3 3fff 	cmp.w	r3, #4294967295
 80071d0:	d01d      	beq.n	800720e <HAL_ADC_PollForConversion+0x92>
    {
      if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 80071d2:	683b      	ldr	r3, [r7, #0]
 80071d4:	2b00      	cmp	r3, #0
 80071d6:	d007      	beq.n	80071e8 <HAL_ADC_PollForConversion+0x6c>
 80071d8:	f7ff fe8a 	bl	8006ef0 <HAL_GetTick>
 80071dc:	4602      	mov	r2, r0
 80071de:	68fb      	ldr	r3, [r7, #12]
 80071e0:	1ad3      	subs	r3, r2, r3
 80071e2:	683a      	ldr	r2, [r7, #0]
 80071e4:	429a      	cmp	r2, r3
 80071e6:	d212      	bcs.n	800720e <HAL_ADC_PollForConversion+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 80071e8:	687b      	ldr	r3, [r7, #4]
 80071ea:	681b      	ldr	r3, [r3, #0]
 80071ec:	681b      	ldr	r3, [r3, #0]
 80071ee:	f003 0302 	and.w	r3, r3, #2
 80071f2:	2b02      	cmp	r3, #2
 80071f4:	d00b      	beq.n	800720e <HAL_ADC_PollForConversion+0x92>
        {
          /* Update ADC state machine to timeout */
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 80071f6:	687b      	ldr	r3, [r7, #4]
 80071f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80071fa:	f043 0204 	orr.w	r2, r3, #4
 80071fe:	687b      	ldr	r3, [r7, #4]
 8007200:	641a      	str	r2, [r3, #64]	; 0x40
          
          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8007202:	687b      	ldr	r3, [r7, #4]
 8007204:	2200      	movs	r2, #0
 8007206:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
          
          return HAL_TIMEOUT;
 800720a:	2303      	movs	r3, #3
 800720c:	e03d      	b.n	800728a <HAL_ADC_PollForConversion+0x10e>
  while(!(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOC)))
 800720e:	687b      	ldr	r3, [r7, #4]
 8007210:	681b      	ldr	r3, [r3, #0]
 8007212:	681b      	ldr	r3, [r3, #0]
 8007214:	f003 0302 	and.w	r3, r3, #2
 8007218:	2b02      	cmp	r3, #2
 800721a:	d1d6      	bne.n	80071ca <HAL_ADC_PollForConversion+0x4e>
      }
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 800721c:	687b      	ldr	r3, [r7, #4]
 800721e:	681b      	ldr	r3, [r3, #0]
 8007220:	f06f 0212 	mvn.w	r2, #18
 8007224:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8007226:	687b      	ldr	r3, [r7, #4]
 8007228:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800722a:	f443 7200 	orr.w	r2, r3, #512	; 0x200
 800722e:	687b      	ldr	r3, [r7, #4]
 8007230:	641a      	str	r2, [r3, #64]	; 0x40
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F4, there is no independent flag of end of sequence.       */
  /*       The test of scan sequence on going is done either with scan        */
  /*       sequence disabled or with end of conversion flag set to            */
  /*       of end of sequence.                                                */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8007232:	687b      	ldr	r3, [r7, #4]
 8007234:	681b      	ldr	r3, [r3, #0]
 8007236:	689b      	ldr	r3, [r3, #8]
 8007238:	f003 5340 	and.w	r3, r3, #805306368	; 0x30000000
 800723c:	2b00      	cmp	r3, #0
 800723e:	d123      	bne.n	8007288 <HAL_ADC_PollForConversion+0x10c>
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8007240:	687b      	ldr	r3, [r7, #4]
 8007242:	7e1b      	ldrb	r3, [r3, #24]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8007244:	2b00      	cmp	r3, #0
 8007246:	d11f      	bne.n	8007288 <HAL_ADC_PollForConversion+0x10c>
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8007248:	687b      	ldr	r3, [r7, #4]
 800724a:	681b      	ldr	r3, [r3, #0]
 800724c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800724e:	f403 0370 	and.w	r3, r3, #15728640	; 0xf00000
     (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8007252:	2b00      	cmp	r3, #0
 8007254:	d006      	beq.n	8007264 <HAL_ADC_PollForConversion+0xe8>
      HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)  )   )
 8007256:	687b      	ldr	r3, [r7, #4]
 8007258:	681b      	ldr	r3, [r3, #0]
 800725a:	689b      	ldr	r3, [r3, #8]
 800725c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
     (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8007260:	2b00      	cmp	r3, #0
 8007262:	d111      	bne.n	8007288 <HAL_ADC_PollForConversion+0x10c>
  {
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 8007264:	687b      	ldr	r3, [r7, #4]
 8007266:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007268:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800726c:	687b      	ldr	r3, [r7, #4]
 800726e:	641a      	str	r2, [r3, #64]	; 0x40
    
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8007270:	687b      	ldr	r3, [r7, #4]
 8007272:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007274:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8007278:	2b00      	cmp	r3, #0
 800727a:	d105      	bne.n	8007288 <HAL_ADC_PollForConversion+0x10c>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800727c:	687b      	ldr	r3, [r7, #4]
 800727e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8007280:	f043 0201 	orr.w	r2, r3, #1
 8007284:	687b      	ldr	r3, [r7, #4]
 8007286:	641a      	str	r2, [r3, #64]	; 0x40
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 8007288:	2300      	movs	r3, #0
}
 800728a:	4618      	mov	r0, r3
 800728c:	3710      	adds	r7, #16
 800728e:	46bd      	mov	sp, r7
 8007290:	bd80      	pop	{r7, pc}

08007292 <HAL_ADC_GetValue>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval Converted value
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{       
 8007292:	b480      	push	{r7}
 8007294:	b083      	sub	sp, #12
 8007296:	af00      	add	r7, sp, #0
 8007298:	6078      	str	r0, [r7, #4]
  /* Return the selected ADC converted value */ 
  return hadc->Instance->DR;
 800729a:	687b      	ldr	r3, [r7, #4]
 800729c:	681b      	ldr	r3, [r3, #0]
 800729e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
}
 80072a0:	4618      	mov	r0, r3
 80072a2:	370c      	adds	r7, #12
 80072a4:	46bd      	mov	sp, r7
 80072a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072aa:	4770      	bx	lr

080072ac <HAL_ADC_ConfigChannel>:
  *         the configuration information for the specified ADC.
  * @param  sConfig ADC configuration structure. 
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{
 80072ac:	b480      	push	{r7}
 80072ae:	b085      	sub	sp, #20
 80072b0:	af00      	add	r7, sp, #0
 80072b2:	6078      	str	r0, [r7, #4]
 80072b4:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 80072b6:	2300      	movs	r3, #0
 80072b8:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80072ba:	687b      	ldr	r3, [r7, #4]
 80072bc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80072c0:	2b01      	cmp	r3, #1
 80072c2:	d101      	bne.n	80072c8 <HAL_ADC_ConfigChannel+0x1c>
 80072c4:	2302      	movs	r3, #2
 80072c6:	e113      	b.n	80074f0 <HAL_ADC_ConfigChannel+0x244>
 80072c8:	687b      	ldr	r3, [r7, #4]
 80072ca:	2201      	movs	r2, #1
 80072cc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    
  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 80072d0:	683b      	ldr	r3, [r7, #0]
 80072d2:	681b      	ldr	r3, [r3, #0]
 80072d4:	2b09      	cmp	r3, #9
 80072d6:	d925      	bls.n	8007324 <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 80072d8:	687b      	ldr	r3, [r7, #4]
 80072da:	681b      	ldr	r3, [r3, #0]
 80072dc:	68d9      	ldr	r1, [r3, #12]
 80072de:	683b      	ldr	r3, [r7, #0]
 80072e0:	681b      	ldr	r3, [r3, #0]
 80072e2:	b29b      	uxth	r3, r3
 80072e4:	461a      	mov	r2, r3
 80072e6:	4613      	mov	r3, r2
 80072e8:	005b      	lsls	r3, r3, #1
 80072ea:	4413      	add	r3, r2
 80072ec:	3b1e      	subs	r3, #30
 80072ee:	2207      	movs	r2, #7
 80072f0:	fa02 f303 	lsl.w	r3, r2, r3
 80072f4:	43da      	mvns	r2, r3
 80072f6:	687b      	ldr	r3, [r7, #4]
 80072f8:	681b      	ldr	r3, [r3, #0]
 80072fa:	400a      	ands	r2, r1
 80072fc:	60da      	str	r2, [r3, #12]
    
    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 80072fe:	687b      	ldr	r3, [r7, #4]
 8007300:	681b      	ldr	r3, [r3, #0]
 8007302:	68d9      	ldr	r1, [r3, #12]
 8007304:	683b      	ldr	r3, [r7, #0]
 8007306:	689a      	ldr	r2, [r3, #8]
 8007308:	683b      	ldr	r3, [r7, #0]
 800730a:	681b      	ldr	r3, [r3, #0]
 800730c:	b29b      	uxth	r3, r3
 800730e:	4618      	mov	r0, r3
 8007310:	4603      	mov	r3, r0
 8007312:	005b      	lsls	r3, r3, #1
 8007314:	4403      	add	r3, r0
 8007316:	3b1e      	subs	r3, #30
 8007318:	409a      	lsls	r2, r3
 800731a:	687b      	ldr	r3, [r7, #4]
 800731c:	681b      	ldr	r3, [r3, #0]
 800731e:	430a      	orrs	r2, r1
 8007320:	60da      	str	r2, [r3, #12]
 8007322:	e022      	b.n	800736a <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8007324:	687b      	ldr	r3, [r7, #4]
 8007326:	681b      	ldr	r3, [r3, #0]
 8007328:	6919      	ldr	r1, [r3, #16]
 800732a:	683b      	ldr	r3, [r7, #0]
 800732c:	681b      	ldr	r3, [r3, #0]
 800732e:	b29b      	uxth	r3, r3
 8007330:	461a      	mov	r2, r3
 8007332:	4613      	mov	r3, r2
 8007334:	005b      	lsls	r3, r3, #1
 8007336:	4413      	add	r3, r2
 8007338:	2207      	movs	r2, #7
 800733a:	fa02 f303 	lsl.w	r3, r2, r3
 800733e:	43da      	mvns	r2, r3
 8007340:	687b      	ldr	r3, [r7, #4]
 8007342:	681b      	ldr	r3, [r3, #0]
 8007344:	400a      	ands	r2, r1
 8007346:	611a      	str	r2, [r3, #16]
    
    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8007348:	687b      	ldr	r3, [r7, #4]
 800734a:	681b      	ldr	r3, [r3, #0]
 800734c:	6919      	ldr	r1, [r3, #16]
 800734e:	683b      	ldr	r3, [r7, #0]
 8007350:	689a      	ldr	r2, [r3, #8]
 8007352:	683b      	ldr	r3, [r7, #0]
 8007354:	681b      	ldr	r3, [r3, #0]
 8007356:	b29b      	uxth	r3, r3
 8007358:	4618      	mov	r0, r3
 800735a:	4603      	mov	r3, r0
 800735c:	005b      	lsls	r3, r3, #1
 800735e:	4403      	add	r3, r0
 8007360:	409a      	lsls	r2, r3
 8007362:	687b      	ldr	r3, [r7, #4]
 8007364:	681b      	ldr	r3, [r3, #0]
 8007366:	430a      	orrs	r2, r1
 8007368:	611a      	str	r2, [r3, #16]
  }
  
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 800736a:	683b      	ldr	r3, [r7, #0]
 800736c:	685b      	ldr	r3, [r3, #4]
 800736e:	2b06      	cmp	r3, #6
 8007370:	d824      	bhi.n	80073bc <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8007372:	687b      	ldr	r3, [r7, #4]
 8007374:	681b      	ldr	r3, [r3, #0]
 8007376:	6b59      	ldr	r1, [r3, #52]	; 0x34
 8007378:	683b      	ldr	r3, [r7, #0]
 800737a:	685a      	ldr	r2, [r3, #4]
 800737c:	4613      	mov	r3, r2
 800737e:	009b      	lsls	r3, r3, #2
 8007380:	4413      	add	r3, r2
 8007382:	3b05      	subs	r3, #5
 8007384:	221f      	movs	r2, #31
 8007386:	fa02 f303 	lsl.w	r3, r2, r3
 800738a:	43da      	mvns	r2, r3
 800738c:	687b      	ldr	r3, [r7, #4]
 800738e:	681b      	ldr	r3, [r3, #0]
 8007390:	400a      	ands	r2, r1
 8007392:	635a      	str	r2, [r3, #52]	; 0x34
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8007394:	687b      	ldr	r3, [r7, #4]
 8007396:	681b      	ldr	r3, [r3, #0]
 8007398:	6b59      	ldr	r1, [r3, #52]	; 0x34
 800739a:	683b      	ldr	r3, [r7, #0]
 800739c:	681b      	ldr	r3, [r3, #0]
 800739e:	b29b      	uxth	r3, r3
 80073a0:	4618      	mov	r0, r3
 80073a2:	683b      	ldr	r3, [r7, #0]
 80073a4:	685a      	ldr	r2, [r3, #4]
 80073a6:	4613      	mov	r3, r2
 80073a8:	009b      	lsls	r3, r3, #2
 80073aa:	4413      	add	r3, r2
 80073ac:	3b05      	subs	r3, #5
 80073ae:	fa00 f203 	lsl.w	r2, r0, r3
 80073b2:	687b      	ldr	r3, [r7, #4]
 80073b4:	681b      	ldr	r3, [r3, #0]
 80073b6:	430a      	orrs	r2, r1
 80073b8:	635a      	str	r2, [r3, #52]	; 0x34
 80073ba:	e04c      	b.n	8007456 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 80073bc:	683b      	ldr	r3, [r7, #0]
 80073be:	685b      	ldr	r3, [r3, #4]
 80073c0:	2b0c      	cmp	r3, #12
 80073c2:	d824      	bhi.n	800740e <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 80073c4:	687b      	ldr	r3, [r7, #4]
 80073c6:	681b      	ldr	r3, [r3, #0]
 80073c8:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80073ca:	683b      	ldr	r3, [r7, #0]
 80073cc:	685a      	ldr	r2, [r3, #4]
 80073ce:	4613      	mov	r3, r2
 80073d0:	009b      	lsls	r3, r3, #2
 80073d2:	4413      	add	r3, r2
 80073d4:	3b23      	subs	r3, #35	; 0x23
 80073d6:	221f      	movs	r2, #31
 80073d8:	fa02 f303 	lsl.w	r3, r2, r3
 80073dc:	43da      	mvns	r2, r3
 80073de:	687b      	ldr	r3, [r7, #4]
 80073e0:	681b      	ldr	r3, [r3, #0]
 80073e2:	400a      	ands	r2, r1
 80073e4:	631a      	str	r2, [r3, #48]	; 0x30
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 80073e6:	687b      	ldr	r3, [r7, #4]
 80073e8:	681b      	ldr	r3, [r3, #0]
 80073ea:	6b19      	ldr	r1, [r3, #48]	; 0x30
 80073ec:	683b      	ldr	r3, [r7, #0]
 80073ee:	681b      	ldr	r3, [r3, #0]
 80073f0:	b29b      	uxth	r3, r3
 80073f2:	4618      	mov	r0, r3
 80073f4:	683b      	ldr	r3, [r7, #0]
 80073f6:	685a      	ldr	r2, [r3, #4]
 80073f8:	4613      	mov	r3, r2
 80073fa:	009b      	lsls	r3, r3, #2
 80073fc:	4413      	add	r3, r2
 80073fe:	3b23      	subs	r3, #35	; 0x23
 8007400:	fa00 f203 	lsl.w	r2, r0, r3
 8007404:	687b      	ldr	r3, [r7, #4]
 8007406:	681b      	ldr	r3, [r3, #0]
 8007408:	430a      	orrs	r2, r1
 800740a:	631a      	str	r2, [r3, #48]	; 0x30
 800740c:	e023      	b.n	8007456 <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 800740e:	687b      	ldr	r3, [r7, #4]
 8007410:	681b      	ldr	r3, [r3, #0]
 8007412:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8007414:	683b      	ldr	r3, [r7, #0]
 8007416:	685a      	ldr	r2, [r3, #4]
 8007418:	4613      	mov	r3, r2
 800741a:	009b      	lsls	r3, r3, #2
 800741c:	4413      	add	r3, r2
 800741e:	3b41      	subs	r3, #65	; 0x41
 8007420:	221f      	movs	r2, #31
 8007422:	fa02 f303 	lsl.w	r3, r2, r3
 8007426:	43da      	mvns	r2, r3
 8007428:	687b      	ldr	r3, [r7, #4]
 800742a:	681b      	ldr	r3, [r3, #0]
 800742c:	400a      	ands	r2, r1
 800742e:	62da      	str	r2, [r3, #44]	; 0x2c
    
    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8007430:	687b      	ldr	r3, [r7, #4]
 8007432:	681b      	ldr	r3, [r3, #0]
 8007434:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 8007436:	683b      	ldr	r3, [r7, #0]
 8007438:	681b      	ldr	r3, [r3, #0]
 800743a:	b29b      	uxth	r3, r3
 800743c:	4618      	mov	r0, r3
 800743e:	683b      	ldr	r3, [r7, #0]
 8007440:	685a      	ldr	r2, [r3, #4]
 8007442:	4613      	mov	r3, r2
 8007444:	009b      	lsls	r3, r3, #2
 8007446:	4413      	add	r3, r2
 8007448:	3b41      	subs	r3, #65	; 0x41
 800744a:	fa00 f203 	lsl.w	r2, r0, r3
 800744e:	687b      	ldr	r3, [r7, #4]
 8007450:	681b      	ldr	r3, [r3, #0]
 8007452:	430a      	orrs	r2, r1
 8007454:	62da      	str	r2, [r3, #44]	; 0x2c
  }

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8007456:	4b29      	ldr	r3, [pc, #164]	; (80074fc <HAL_ADC_ConfigChannel+0x250>)
 8007458:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 800745a:	687b      	ldr	r3, [r7, #4]
 800745c:	681b      	ldr	r3, [r3, #0]
 800745e:	4a28      	ldr	r2, [pc, #160]	; (8007500 <HAL_ADC_ConfigChannel+0x254>)
 8007460:	4293      	cmp	r3, r2
 8007462:	d10f      	bne.n	8007484 <HAL_ADC_ConfigChannel+0x1d8>
 8007464:	683b      	ldr	r3, [r7, #0]
 8007466:	681b      	ldr	r3, [r3, #0]
 8007468:	2b12      	cmp	r3, #18
 800746a:	d10b      	bne.n	8007484 <HAL_ADC_ConfigChannel+0x1d8>
  {
    /* Disable the TEMPSENSOR channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/    
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
 800746c:	68fb      	ldr	r3, [r7, #12]
 800746e:	685b      	ldr	r3, [r3, #4]
 8007470:	f423 0200 	bic.w	r2, r3, #8388608	; 0x800000
 8007474:	68fb      	ldr	r3, [r7, #12]
 8007476:	605a      	str	r2, [r3, #4]
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8007478:	68fb      	ldr	r3, [r7, #12]
 800747a:	685b      	ldr	r3, [r3, #4]
 800747c:	f443 0280 	orr.w	r2, r3, #4194304	; 0x400000
 8007480:	68fb      	ldr	r3, [r7, #12]
 8007482:	605a      	str	r2, [r3, #4]
  }
  
  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or 
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8007484:	687b      	ldr	r3, [r7, #4]
 8007486:	681b      	ldr	r3, [r3, #0]
 8007488:	4a1d      	ldr	r2, [pc, #116]	; (8007500 <HAL_ADC_ConfigChannel+0x254>)
 800748a:	4293      	cmp	r3, r2
 800748c:	d12b      	bne.n	80074e6 <HAL_ADC_ConfigChannel+0x23a>
 800748e:	683b      	ldr	r3, [r7, #0]
 8007490:	681b      	ldr	r3, [r3, #0]
 8007492:	4a1c      	ldr	r2, [pc, #112]	; (8007504 <HAL_ADC_ConfigChannel+0x258>)
 8007494:	4293      	cmp	r3, r2
 8007496:	d003      	beq.n	80074a0 <HAL_ADC_ConfigChannel+0x1f4>
 8007498:	683b      	ldr	r3, [r7, #0]
 800749a:	681b      	ldr	r3, [r3, #0]
 800749c:	2b11      	cmp	r3, #17
 800749e:	d122      	bne.n	80074e6 <HAL_ADC_ConfigChannel+0x23a>
  {
    /* Disable the VBAT channel in case of using board with multiplixed ADC_CHANNEL_VBAT & ADC_CHANNEL_TEMPSENSOR*/
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
 80074a0:	68fb      	ldr	r3, [r7, #12]
 80074a2:	685b      	ldr	r3, [r3, #4]
 80074a4:	f423 0280 	bic.w	r2, r3, #4194304	; 0x400000
 80074a8:	68fb      	ldr	r3, [r7, #12]
 80074aa:	605a      	str	r2, [r3, #4]
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 80074ac:	68fb      	ldr	r3, [r7, #12]
 80074ae:	685b      	ldr	r3, [r3, #4]
 80074b0:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 80074b4:	68fb      	ldr	r3, [r7, #12]
 80074b6:	605a      	str	r2, [r3, #4]
    
    if((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR))
 80074b8:	683b      	ldr	r3, [r7, #0]
 80074ba:	681b      	ldr	r3, [r3, #0]
 80074bc:	4a11      	ldr	r2, [pc, #68]	; (8007504 <HAL_ADC_ConfigChannel+0x258>)
 80074be:	4293      	cmp	r3, r2
 80074c0:	d111      	bne.n	80074e6 <HAL_ADC_ConfigChannel+0x23a>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 80074c2:	4b11      	ldr	r3, [pc, #68]	; (8007508 <HAL_ADC_ConfigChannel+0x25c>)
 80074c4:	681b      	ldr	r3, [r3, #0]
 80074c6:	4a11      	ldr	r2, [pc, #68]	; (800750c <HAL_ADC_ConfigChannel+0x260>)
 80074c8:	fba2 2303 	umull	r2, r3, r2, r3
 80074cc:	0c9a      	lsrs	r2, r3, #18
 80074ce:	4613      	mov	r3, r2
 80074d0:	009b      	lsls	r3, r3, #2
 80074d2:	4413      	add	r3, r2
 80074d4:	005b      	lsls	r3, r3, #1
 80074d6:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 80074d8:	e002      	b.n	80074e0 <HAL_ADC_ConfigChannel+0x234>
      {
        counter--;
 80074da:	68bb      	ldr	r3, [r7, #8]
 80074dc:	3b01      	subs	r3, #1
 80074de:	60bb      	str	r3, [r7, #8]
      while(counter != 0U)
 80074e0:	68bb      	ldr	r3, [r7, #8]
 80074e2:	2b00      	cmp	r3, #0
 80074e4:	d1f9      	bne.n	80074da <HAL_ADC_ConfigChannel+0x22e>
      }
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80074e6:	687b      	ldr	r3, [r7, #4]
 80074e8:	2200      	movs	r2, #0
 80074ea:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 80074ee:	2300      	movs	r3, #0
}
 80074f0:	4618      	mov	r0, r3
 80074f2:	3714      	adds	r7, #20
 80074f4:	46bd      	mov	sp, r7
 80074f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074fa:	4770      	bx	lr
 80074fc:	40012300 	.word	0x40012300
 8007500:	40012000 	.word	0x40012000
 8007504:	10000012 	.word	0x10000012
 8007508:	20000040 	.word	0x20000040
 800750c:	431bde83 	.word	0x431bde83

08007510 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.  
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef* hadc)
{
 8007510:	b480      	push	{r7}
 8007512:	b085      	sub	sp, #20
 8007514:	af00      	add	r7, sp, #0
 8007516:	6078      	str	r0, [r7, #4]
  
  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8007518:	4b79      	ldr	r3, [pc, #484]	; (8007700 <ADC_Init+0x1f0>)
 800751a:	60fb      	str	r3, [r7, #12]
  
  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 800751c:	68fb      	ldr	r3, [r7, #12]
 800751e:	685b      	ldr	r3, [r3, #4]
 8007520:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8007524:	68fb      	ldr	r3, [r7, #12]
 8007526:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8007528:	68fb      	ldr	r3, [r7, #12]
 800752a:	685a      	ldr	r2, [r3, #4]
 800752c:	687b      	ldr	r3, [r7, #4]
 800752e:	685b      	ldr	r3, [r3, #4]
 8007530:	431a      	orrs	r2, r3
 8007532:	68fb      	ldr	r3, [r7, #12]
 8007534:	605a      	str	r2, [r3, #4]
  
  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 8007536:	687b      	ldr	r3, [r7, #4]
 8007538:	681b      	ldr	r3, [r3, #0]
 800753a:	685a      	ldr	r2, [r3, #4]
 800753c:	687b      	ldr	r3, [r7, #4]
 800753e:	681b      	ldr	r3, [r3, #0]
 8007540:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8007544:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 8007546:	687b      	ldr	r3, [r7, #4]
 8007548:	681b      	ldr	r3, [r3, #0]
 800754a:	6859      	ldr	r1, [r3, #4]
 800754c:	687b      	ldr	r3, [r7, #4]
 800754e:	691b      	ldr	r3, [r3, #16]
 8007550:	021a      	lsls	r2, r3, #8
 8007552:	687b      	ldr	r3, [r7, #4]
 8007554:	681b      	ldr	r3, [r3, #0]
 8007556:	430a      	orrs	r2, r1
 8007558:	605a      	str	r2, [r3, #4]
  
  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 800755a:	687b      	ldr	r3, [r7, #4]
 800755c:	681b      	ldr	r3, [r3, #0]
 800755e:	685a      	ldr	r2, [r3, #4]
 8007560:	687b      	ldr	r3, [r7, #4]
 8007562:	681b      	ldr	r3, [r3, #0]
 8007564:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8007568:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 800756a:	687b      	ldr	r3, [r7, #4]
 800756c:	681b      	ldr	r3, [r3, #0]
 800756e:	6859      	ldr	r1, [r3, #4]
 8007570:	687b      	ldr	r3, [r7, #4]
 8007572:	689a      	ldr	r2, [r3, #8]
 8007574:	687b      	ldr	r3, [r7, #4]
 8007576:	681b      	ldr	r3, [r3, #0]
 8007578:	430a      	orrs	r2, r1
 800757a:	605a      	str	r2, [r3, #4]
  
  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 800757c:	687b      	ldr	r3, [r7, #4]
 800757e:	681b      	ldr	r3, [r3, #0]
 8007580:	689a      	ldr	r2, [r3, #8]
 8007582:	687b      	ldr	r3, [r7, #4]
 8007584:	681b      	ldr	r3, [r3, #0]
 8007586:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800758a:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 800758c:	687b      	ldr	r3, [r7, #4]
 800758e:	681b      	ldr	r3, [r3, #0]
 8007590:	6899      	ldr	r1, [r3, #8]
 8007592:	687b      	ldr	r3, [r7, #4]
 8007594:	68da      	ldr	r2, [r3, #12]
 8007596:	687b      	ldr	r3, [r7, #4]
 8007598:	681b      	ldr	r3, [r3, #0]
 800759a:	430a      	orrs	r2, r1
 800759c:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if(hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800759e:	687b      	ldr	r3, [r7, #4]
 80075a0:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80075a2:	4a58      	ldr	r2, [pc, #352]	; (8007704 <ADC_Init+0x1f4>)
 80075a4:	4293      	cmp	r3, r2
 80075a6:	d022      	beq.n	80075ee <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80075a8:	687b      	ldr	r3, [r7, #4]
 80075aa:	681b      	ldr	r3, [r3, #0]
 80075ac:	689a      	ldr	r2, [r3, #8]
 80075ae:	687b      	ldr	r3, [r7, #4]
 80075b0:	681b      	ldr	r3, [r3, #0]
 80075b2:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80075b6:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 80075b8:	687b      	ldr	r3, [r7, #4]
 80075ba:	681b      	ldr	r3, [r3, #0]
 80075bc:	6899      	ldr	r1, [r3, #8]
 80075be:	687b      	ldr	r3, [r7, #4]
 80075c0:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80075c2:	687b      	ldr	r3, [r7, #4]
 80075c4:	681b      	ldr	r3, [r3, #0]
 80075c6:	430a      	orrs	r2, r1
 80075c8:	609a      	str	r2, [r3, #8]
    
    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80075ca:	687b      	ldr	r3, [r7, #4]
 80075cc:	681b      	ldr	r3, [r3, #0]
 80075ce:	689a      	ldr	r2, [r3, #8]
 80075d0:	687b      	ldr	r3, [r7, #4]
 80075d2:	681b      	ldr	r3, [r3, #0]
 80075d4:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80075d8:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 80075da:	687b      	ldr	r3, [r7, #4]
 80075dc:	681b      	ldr	r3, [r3, #0]
 80075de:	6899      	ldr	r1, [r3, #8]
 80075e0:	687b      	ldr	r3, [r7, #4]
 80075e2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80075e4:	687b      	ldr	r3, [r7, #4]
 80075e6:	681b      	ldr	r3, [r3, #0]
 80075e8:	430a      	orrs	r2, r1
 80075ea:	609a      	str	r2, [r3, #8]
 80075ec:	e00f      	b.n	800760e <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80075ee:	687b      	ldr	r3, [r7, #4]
 80075f0:	681b      	ldr	r3, [r3, #0]
 80075f2:	689a      	ldr	r2, [r3, #8]
 80075f4:	687b      	ldr	r3, [r7, #4]
 80075f6:	681b      	ldr	r3, [r3, #0]
 80075f8:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 80075fc:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80075fe:	687b      	ldr	r3, [r7, #4]
 8007600:	681b      	ldr	r3, [r3, #0]
 8007602:	689a      	ldr	r2, [r3, #8]
 8007604:	687b      	ldr	r3, [r7, #4]
 8007606:	681b      	ldr	r3, [r3, #0]
 8007608:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 800760c:	609a      	str	r2, [r3, #8]
  }
  
  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 800760e:	687b      	ldr	r3, [r7, #4]
 8007610:	681b      	ldr	r3, [r3, #0]
 8007612:	689a      	ldr	r2, [r3, #8]
 8007614:	687b      	ldr	r3, [r7, #4]
 8007616:	681b      	ldr	r3, [r3, #0]
 8007618:	f022 0202 	bic.w	r2, r2, #2
 800761c:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 800761e:	687b      	ldr	r3, [r7, #4]
 8007620:	681b      	ldr	r3, [r3, #0]
 8007622:	6899      	ldr	r1, [r3, #8]
 8007624:	687b      	ldr	r3, [r7, #4]
 8007626:	7e1b      	ldrb	r3, [r3, #24]
 8007628:	005a      	lsls	r2, r3, #1
 800762a:	687b      	ldr	r3, [r7, #4]
 800762c:	681b      	ldr	r3, [r3, #0]
 800762e:	430a      	orrs	r2, r1
 8007630:	609a      	str	r2, [r3, #8]
  
  if(hadc->Init.DiscontinuousConvMode != DISABLE)
 8007632:	687b      	ldr	r3, [r7, #4]
 8007634:	f893 3020 	ldrb.w	r3, [r3, #32]
 8007638:	2b00      	cmp	r3, #0
 800763a:	d01b      	beq.n	8007674 <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));
  
    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 800763c:	687b      	ldr	r3, [r7, #4]
 800763e:	681b      	ldr	r3, [r3, #0]
 8007640:	685a      	ldr	r2, [r3, #4]
 8007642:	687b      	ldr	r3, [r7, #4]
 8007644:	681b      	ldr	r3, [r3, #0]
 8007646:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800764a:	605a      	str	r2, [r3, #4]
    
    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 800764c:	687b      	ldr	r3, [r7, #4]
 800764e:	681b      	ldr	r3, [r3, #0]
 8007650:	685a      	ldr	r2, [r3, #4]
 8007652:	687b      	ldr	r3, [r7, #4]
 8007654:	681b      	ldr	r3, [r3, #0]
 8007656:	f422 4260 	bic.w	r2, r2, #57344	; 0xe000
 800765a:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 800765c:	687b      	ldr	r3, [r7, #4]
 800765e:	681b      	ldr	r3, [r3, #0]
 8007660:	6859      	ldr	r1, [r3, #4]
 8007662:	687b      	ldr	r3, [r7, #4]
 8007664:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007666:	3b01      	subs	r3, #1
 8007668:	035a      	lsls	r2, r3, #13
 800766a:	687b      	ldr	r3, [r7, #4]
 800766c:	681b      	ldr	r3, [r3, #0]
 800766e:	430a      	orrs	r2, r1
 8007670:	605a      	str	r2, [r3, #4]
 8007672:	e007      	b.n	8007684 <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 8007674:	687b      	ldr	r3, [r7, #4]
 8007676:	681b      	ldr	r3, [r3, #0]
 8007678:	685a      	ldr	r2, [r3, #4]
 800767a:	687b      	ldr	r3, [r7, #4]
 800767c:	681b      	ldr	r3, [r3, #0]
 800767e:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8007682:	605a      	str	r2, [r3, #4]
  }
  
  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 8007684:	687b      	ldr	r3, [r7, #4]
 8007686:	681b      	ldr	r3, [r3, #0]
 8007688:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800768a:	687b      	ldr	r3, [r7, #4]
 800768c:	681b      	ldr	r3, [r3, #0]
 800768e:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
 8007692:	62da      	str	r2, [r3, #44]	; 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 8007694:	687b      	ldr	r3, [r7, #4]
 8007696:	681b      	ldr	r3, [r3, #0]
 8007698:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 800769a:	687b      	ldr	r3, [r7, #4]
 800769c:	69db      	ldr	r3, [r3, #28]
 800769e:	3b01      	subs	r3, #1
 80076a0:	051a      	lsls	r2, r3, #20
 80076a2:	687b      	ldr	r3, [r7, #4]
 80076a4:	681b      	ldr	r3, [r3, #0]
 80076a6:	430a      	orrs	r2, r1
 80076a8:	62da      	str	r2, [r3, #44]	; 0x2c
  
  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 80076aa:	687b      	ldr	r3, [r7, #4]
 80076ac:	681b      	ldr	r3, [r3, #0]
 80076ae:	689a      	ldr	r2, [r3, #8]
 80076b0:	687b      	ldr	r3, [r7, #4]
 80076b2:	681b      	ldr	r3, [r3, #0]
 80076b4:	f422 7200 	bic.w	r2, r2, #512	; 0x200
 80076b8:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 80076ba:	687b      	ldr	r3, [r7, #4]
 80076bc:	681b      	ldr	r3, [r3, #0]
 80076be:	6899      	ldr	r1, [r3, #8]
 80076c0:	687b      	ldr	r3, [r7, #4]
 80076c2:	f893 3030 	ldrb.w	r3, [r3, #48]	; 0x30
 80076c6:	025a      	lsls	r2, r3, #9
 80076c8:	687b      	ldr	r3, [r7, #4]
 80076ca:	681b      	ldr	r3, [r3, #0]
 80076cc:	430a      	orrs	r2, r1
 80076ce:	609a      	str	r2, [r3, #8]
  
  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 80076d0:	687b      	ldr	r3, [r7, #4]
 80076d2:	681b      	ldr	r3, [r3, #0]
 80076d4:	689a      	ldr	r2, [r3, #8]
 80076d6:	687b      	ldr	r3, [r7, #4]
 80076d8:	681b      	ldr	r3, [r3, #0]
 80076da:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80076de:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 80076e0:	687b      	ldr	r3, [r7, #4]
 80076e2:	681b      	ldr	r3, [r3, #0]
 80076e4:	6899      	ldr	r1, [r3, #8]
 80076e6:	687b      	ldr	r3, [r7, #4]
 80076e8:	695b      	ldr	r3, [r3, #20]
 80076ea:	029a      	lsls	r2, r3, #10
 80076ec:	687b      	ldr	r3, [r7, #4]
 80076ee:	681b      	ldr	r3, [r3, #0]
 80076f0:	430a      	orrs	r2, r1
 80076f2:	609a      	str	r2, [r3, #8]
}
 80076f4:	bf00      	nop
 80076f6:	3714      	adds	r7, #20
 80076f8:	46bd      	mov	sp, r7
 80076fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80076fe:	4770      	bx	lr
 8007700:	40012300 	.word	0x40012300
 8007704:	0f000001 	.word	0x0f000001

08007708 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param  multimode  pointer to an ADC_MultiModeTypeDef structure that contains 
  *                     the configuration information for  multimode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef* hadc, ADC_MultiModeTypeDef* multimode)
{
 8007708:	b480      	push	{r7}
 800770a:	b085      	sub	sp, #20
 800770c:	af00      	add	r7, sp, #0
 800770e:	6078      	str	r0, [r7, #4]
 8007710:	6039      	str	r1, [r7, #0]
  assert_param(IS_ADC_MODE(multimode->Mode));
  assert_param(IS_ADC_DMA_ACCESS_MODE(multimode->DMAAccessMode));
  assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 8007712:	687b      	ldr	r3, [r7, #4]
 8007714:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8007718:	2b01      	cmp	r3, #1
 800771a:	d101      	bne.n	8007720 <HAL_ADCEx_MultiModeConfigChannel+0x18>
 800771c:	2302      	movs	r3, #2
 800771e:	e031      	b.n	8007784 <HAL_ADCEx_MultiModeConfigChannel+0x7c>
 8007720:	687b      	ldr	r3, [r7, #4]
 8007722:	2201      	movs	r2, #1
 8007724:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADC and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8007728:	4b19      	ldr	r3, [pc, #100]	; (8007790 <HAL_ADCEx_MultiModeConfigChannel+0x88>)
 800772a:	60fb      	str	r3, [r7, #12]

  /* Set ADC mode */
  tmpADC_Common->CCR &= ~(ADC_CCR_MULTI);
 800772c:	68fb      	ldr	r3, [r7, #12]
 800772e:	685b      	ldr	r3, [r3, #4]
 8007730:	f023 021f 	bic.w	r2, r3, #31
 8007734:	68fb      	ldr	r3, [r7, #12]
 8007736:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |= multimode->Mode;
 8007738:	68fb      	ldr	r3, [r7, #12]
 800773a:	685a      	ldr	r2, [r3, #4]
 800773c:	683b      	ldr	r3, [r7, #0]
 800773e:	681b      	ldr	r3, [r3, #0]
 8007740:	431a      	orrs	r2, r3
 8007742:	68fb      	ldr	r3, [r7, #12]
 8007744:	605a      	str	r2, [r3, #4]
  
  /* Set the ADC DMA access mode */
  tmpADC_Common->CCR &= ~(ADC_CCR_DMA);
 8007746:	68fb      	ldr	r3, [r7, #12]
 8007748:	685b      	ldr	r3, [r3, #4]
 800774a:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 800774e:	68fb      	ldr	r3, [r7, #12]
 8007750:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |= multimode->DMAAccessMode;
 8007752:	68fb      	ldr	r3, [r7, #12]
 8007754:	685a      	ldr	r2, [r3, #4]
 8007756:	683b      	ldr	r3, [r7, #0]
 8007758:	685b      	ldr	r3, [r3, #4]
 800775a:	431a      	orrs	r2, r3
 800775c:	68fb      	ldr	r3, [r7, #12]
 800775e:	605a      	str	r2, [r3, #4]
  
  /* Set delay between two sampling phases */
  tmpADC_Common->CCR &= ~(ADC_CCR_DELAY);
 8007760:	68fb      	ldr	r3, [r7, #12]
 8007762:	685b      	ldr	r3, [r3, #4]
 8007764:	f423 6270 	bic.w	r2, r3, #3840	; 0xf00
 8007768:	68fb      	ldr	r3, [r7, #12]
 800776a:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |= multimode->TwoSamplingDelay;
 800776c:	68fb      	ldr	r3, [r7, #12]
 800776e:	685a      	ldr	r2, [r3, #4]
 8007770:	683b      	ldr	r3, [r7, #0]
 8007772:	689b      	ldr	r3, [r3, #8]
 8007774:	431a      	orrs	r2, r3
 8007776:	68fb      	ldr	r3, [r7, #12]
 8007778:	605a      	str	r2, [r3, #4]
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 800777a:	687b      	ldr	r3, [r7, #4]
 800777c:	2200      	movs	r2, #0
 800777e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
  
  /* Return function status */
  return HAL_OK;
 8007782:	2300      	movs	r3, #0
}
 8007784:	4618      	mov	r0, r3
 8007786:	3714      	adds	r7, #20
 8007788:	46bd      	mov	sp, r7
 800778a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800778e:	4770      	bx	lr
 8007790:	40012300 	.word	0x40012300

08007794 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8007794:	b580      	push	{r7, lr}
 8007796:	b084      	sub	sp, #16
 8007798:	af00      	add	r7, sp, #0
 800779a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 800779c:	687b      	ldr	r3, [r7, #4]
 800779e:	2b00      	cmp	r3, #0
 80077a0:	d101      	bne.n	80077a6 <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 80077a2:	2301      	movs	r3, #1
 80077a4:	e0ed      	b.n	8007982 <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 80077a6:	687b      	ldr	r3, [r7, #4]
 80077a8:	f893 3020 	ldrb.w	r3, [r3, #32]
 80077ac:	b2db      	uxtb	r3, r3
 80077ae:	2b00      	cmp	r3, #0
 80077b0:	d102      	bne.n	80077b8 <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 80077b2:	6878      	ldr	r0, [r7, #4]
 80077b4:	f7fa f9e0 	bl	8001b78 <HAL_CAN_MspInit>
  }
#endif /* (USE_HAL_CAN_REGISTER_CALLBACKS) */

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 80077b8:	687b      	ldr	r3, [r7, #4]
 80077ba:	681b      	ldr	r3, [r3, #0]
 80077bc:	681a      	ldr	r2, [r3, #0]
 80077be:	687b      	ldr	r3, [r7, #4]
 80077c0:	681b      	ldr	r3, [r3, #0]
 80077c2:	f022 0202 	bic.w	r2, r2, #2
 80077c6:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80077c8:	f7ff fb92 	bl	8006ef0 <HAL_GetTick>
 80077cc:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 80077ce:	e012      	b.n	80077f6 <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80077d0:	f7ff fb8e 	bl	8006ef0 <HAL_GetTick>
 80077d4:	4602      	mov	r2, r0
 80077d6:	68fb      	ldr	r3, [r7, #12]
 80077d8:	1ad3      	subs	r3, r2, r3
 80077da:	2b0a      	cmp	r3, #10
 80077dc:	d90b      	bls.n	80077f6 <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80077de:	687b      	ldr	r3, [r7, #4]
 80077e0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80077e2:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 80077e6:	687b      	ldr	r3, [r7, #4]
 80077e8:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 80077ea:	687b      	ldr	r3, [r7, #4]
 80077ec:	2205      	movs	r2, #5
 80077ee:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 80077f2:	2301      	movs	r3, #1
 80077f4:	e0c5      	b.n	8007982 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 80077f6:	687b      	ldr	r3, [r7, #4]
 80077f8:	681b      	ldr	r3, [r3, #0]
 80077fa:	685b      	ldr	r3, [r3, #4]
 80077fc:	f003 0302 	and.w	r3, r3, #2
 8007800:	2b00      	cmp	r3, #0
 8007802:	d1e5      	bne.n	80077d0 <HAL_CAN_Init+0x3c>
    }
  }

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8007804:	687b      	ldr	r3, [r7, #4]
 8007806:	681b      	ldr	r3, [r3, #0]
 8007808:	681a      	ldr	r2, [r3, #0]
 800780a:	687b      	ldr	r3, [r7, #4]
 800780c:	681b      	ldr	r3, [r3, #0]
 800780e:	f042 0201 	orr.w	r2, r2, #1
 8007812:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8007814:	f7ff fb6c 	bl	8006ef0 <HAL_GetTick>
 8007818:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 800781a:	e012      	b.n	8007842 <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 800781c:	f7ff fb68 	bl	8006ef0 <HAL_GetTick>
 8007820:	4602      	mov	r2, r0
 8007822:	68fb      	ldr	r3, [r7, #12]
 8007824:	1ad3      	subs	r3, r2, r3
 8007826:	2b0a      	cmp	r3, #10
 8007828:	d90b      	bls.n	8007842 <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 800782a:	687b      	ldr	r3, [r7, #4]
 800782c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800782e:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8007832:	687b      	ldr	r3, [r7, #4]
 8007834:	625a      	str	r2, [r3, #36]	; 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 8007836:	687b      	ldr	r3, [r7, #4]
 8007838:	2205      	movs	r2, #5
 800783a:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 800783e:	2301      	movs	r3, #1
 8007840:	e09f      	b.n	8007982 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 8007842:	687b      	ldr	r3, [r7, #4]
 8007844:	681b      	ldr	r3, [r3, #0]
 8007846:	685b      	ldr	r3, [r3, #4]
 8007848:	f003 0301 	and.w	r3, r3, #1
 800784c:	2b00      	cmp	r3, #0
 800784e:	d0e5      	beq.n	800781c <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8007850:	687b      	ldr	r3, [r7, #4]
 8007852:	7e1b      	ldrb	r3, [r3, #24]
 8007854:	2b01      	cmp	r3, #1
 8007856:	d108      	bne.n	800786a <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 8007858:	687b      	ldr	r3, [r7, #4]
 800785a:	681b      	ldr	r3, [r3, #0]
 800785c:	681a      	ldr	r2, [r3, #0]
 800785e:	687b      	ldr	r3, [r7, #4]
 8007860:	681b      	ldr	r3, [r3, #0]
 8007862:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8007866:	601a      	str	r2, [r3, #0]
 8007868:	e007      	b.n	800787a <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 800786a:	687b      	ldr	r3, [r7, #4]
 800786c:	681b      	ldr	r3, [r3, #0]
 800786e:	681a      	ldr	r2, [r3, #0]
 8007870:	687b      	ldr	r3, [r7, #4]
 8007872:	681b      	ldr	r3, [r3, #0]
 8007874:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8007878:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 800787a:	687b      	ldr	r3, [r7, #4]
 800787c:	7e5b      	ldrb	r3, [r3, #25]
 800787e:	2b01      	cmp	r3, #1
 8007880:	d108      	bne.n	8007894 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8007882:	687b      	ldr	r3, [r7, #4]
 8007884:	681b      	ldr	r3, [r3, #0]
 8007886:	681a      	ldr	r2, [r3, #0]
 8007888:	687b      	ldr	r3, [r7, #4]
 800788a:	681b      	ldr	r3, [r3, #0]
 800788c:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8007890:	601a      	str	r2, [r3, #0]
 8007892:	e007      	b.n	80078a4 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8007894:	687b      	ldr	r3, [r7, #4]
 8007896:	681b      	ldr	r3, [r3, #0]
 8007898:	681a      	ldr	r2, [r3, #0]
 800789a:	687b      	ldr	r3, [r7, #4]
 800789c:	681b      	ldr	r3, [r3, #0]
 800789e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80078a2:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 80078a4:	687b      	ldr	r3, [r7, #4]
 80078a6:	7e9b      	ldrb	r3, [r3, #26]
 80078a8:	2b01      	cmp	r3, #1
 80078aa:	d108      	bne.n	80078be <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 80078ac:	687b      	ldr	r3, [r7, #4]
 80078ae:	681b      	ldr	r3, [r3, #0]
 80078b0:	681a      	ldr	r2, [r3, #0]
 80078b2:	687b      	ldr	r3, [r7, #4]
 80078b4:	681b      	ldr	r3, [r3, #0]
 80078b6:	f042 0220 	orr.w	r2, r2, #32
 80078ba:	601a      	str	r2, [r3, #0]
 80078bc:	e007      	b.n	80078ce <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 80078be:	687b      	ldr	r3, [r7, #4]
 80078c0:	681b      	ldr	r3, [r3, #0]
 80078c2:	681a      	ldr	r2, [r3, #0]
 80078c4:	687b      	ldr	r3, [r7, #4]
 80078c6:	681b      	ldr	r3, [r3, #0]
 80078c8:	f022 0220 	bic.w	r2, r2, #32
 80078cc:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 80078ce:	687b      	ldr	r3, [r7, #4]
 80078d0:	7edb      	ldrb	r3, [r3, #27]
 80078d2:	2b01      	cmp	r3, #1
 80078d4:	d108      	bne.n	80078e8 <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 80078d6:	687b      	ldr	r3, [r7, #4]
 80078d8:	681b      	ldr	r3, [r3, #0]
 80078da:	681a      	ldr	r2, [r3, #0]
 80078dc:	687b      	ldr	r3, [r7, #4]
 80078de:	681b      	ldr	r3, [r3, #0]
 80078e0:	f022 0210 	bic.w	r2, r2, #16
 80078e4:	601a      	str	r2, [r3, #0]
 80078e6:	e007      	b.n	80078f8 <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 80078e8:	687b      	ldr	r3, [r7, #4]
 80078ea:	681b      	ldr	r3, [r3, #0]
 80078ec:	681a      	ldr	r2, [r3, #0]
 80078ee:	687b      	ldr	r3, [r7, #4]
 80078f0:	681b      	ldr	r3, [r3, #0]
 80078f2:	f042 0210 	orr.w	r2, r2, #16
 80078f6:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 80078f8:	687b      	ldr	r3, [r7, #4]
 80078fa:	7f1b      	ldrb	r3, [r3, #28]
 80078fc:	2b01      	cmp	r3, #1
 80078fe:	d108      	bne.n	8007912 <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8007900:	687b      	ldr	r3, [r7, #4]
 8007902:	681b      	ldr	r3, [r3, #0]
 8007904:	681a      	ldr	r2, [r3, #0]
 8007906:	687b      	ldr	r3, [r7, #4]
 8007908:	681b      	ldr	r3, [r3, #0]
 800790a:	f042 0208 	orr.w	r2, r2, #8
 800790e:	601a      	str	r2, [r3, #0]
 8007910:	e007      	b.n	8007922 <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8007912:	687b      	ldr	r3, [r7, #4]
 8007914:	681b      	ldr	r3, [r3, #0]
 8007916:	681a      	ldr	r2, [r3, #0]
 8007918:	687b      	ldr	r3, [r7, #4]
 800791a:	681b      	ldr	r3, [r3, #0]
 800791c:	f022 0208 	bic.w	r2, r2, #8
 8007920:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8007922:	687b      	ldr	r3, [r7, #4]
 8007924:	7f5b      	ldrb	r3, [r3, #29]
 8007926:	2b01      	cmp	r3, #1
 8007928:	d108      	bne.n	800793c <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 800792a:	687b      	ldr	r3, [r7, #4]
 800792c:	681b      	ldr	r3, [r3, #0]
 800792e:	681a      	ldr	r2, [r3, #0]
 8007930:	687b      	ldr	r3, [r7, #4]
 8007932:	681b      	ldr	r3, [r3, #0]
 8007934:	f042 0204 	orr.w	r2, r2, #4
 8007938:	601a      	str	r2, [r3, #0]
 800793a:	e007      	b.n	800794c <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 800793c:	687b      	ldr	r3, [r7, #4]
 800793e:	681b      	ldr	r3, [r3, #0]
 8007940:	681a      	ldr	r2, [r3, #0]
 8007942:	687b      	ldr	r3, [r7, #4]
 8007944:	681b      	ldr	r3, [r3, #0]
 8007946:	f022 0204 	bic.w	r2, r2, #4
 800794a:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 800794c:	687b      	ldr	r3, [r7, #4]
 800794e:	689a      	ldr	r2, [r3, #8]
 8007950:	687b      	ldr	r3, [r7, #4]
 8007952:	68db      	ldr	r3, [r3, #12]
 8007954:	431a      	orrs	r2, r3
 8007956:	687b      	ldr	r3, [r7, #4]
 8007958:	691b      	ldr	r3, [r3, #16]
 800795a:	431a      	orrs	r2, r3
 800795c:	687b      	ldr	r3, [r7, #4]
 800795e:	695b      	ldr	r3, [r3, #20]
 8007960:	ea42 0103 	orr.w	r1, r2, r3
 8007964:	687b      	ldr	r3, [r7, #4]
 8007966:	685b      	ldr	r3, [r3, #4]
 8007968:	1e5a      	subs	r2, r3, #1
 800796a:	687b      	ldr	r3, [r7, #4]
 800796c:	681b      	ldr	r3, [r3, #0]
 800796e:	430a      	orrs	r2, r1
 8007970:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8007972:	687b      	ldr	r3, [r7, #4]
 8007974:	2200      	movs	r2, #0
 8007976:	625a      	str	r2, [r3, #36]	; 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8007978:	687b      	ldr	r3, [r7, #4]
 800797a:	2201      	movs	r2, #1
 800797c:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8007980:	2300      	movs	r3, #0
}
 8007982:	4618      	mov	r0, r3
 8007984:	3710      	adds	r7, #16
 8007986:	46bd      	mov	sp, r7
 8007988:	bd80      	pop	{r7, pc}
	...

0800798c <HAL_CAN_ConfigFilter>:
  * @param  sFilterConfig pointer to a CAN_FilterTypeDef structure that
  *         contains the filter configuration information.
  * @retval None
  */
HAL_StatusTypeDef HAL_CAN_ConfigFilter(CAN_HandleTypeDef *hcan, CAN_FilterTypeDef *sFilterConfig)
{
 800798c:	b480      	push	{r7}
 800798e:	b087      	sub	sp, #28
 8007990:	af00      	add	r7, sp, #0
 8007992:	6078      	str	r0, [r7, #4]
 8007994:	6039      	str	r1, [r7, #0]
  uint32_t filternbrbitpos;
  CAN_TypeDef *can_ip = hcan->Instance;
 8007996:	687b      	ldr	r3, [r7, #4]
 8007998:	681b      	ldr	r3, [r3, #0]
 800799a:	617b      	str	r3, [r7, #20]
  HAL_CAN_StateTypeDef state = hcan->State;
 800799c:	687b      	ldr	r3, [r7, #4]
 800799e:	f893 3020 	ldrb.w	r3, [r3, #32]
 80079a2:	74fb      	strb	r3, [r7, #19]

  if ((state == HAL_CAN_STATE_READY) ||
 80079a4:	7cfb      	ldrb	r3, [r7, #19]
 80079a6:	2b01      	cmp	r3, #1
 80079a8:	d003      	beq.n	80079b2 <HAL_CAN_ConfigFilter+0x26>
 80079aa:	7cfb      	ldrb	r3, [r7, #19]
 80079ac:	2b02      	cmp	r3, #2
 80079ae:	f040 80be 	bne.w	8007b2e <HAL_CAN_ConfigFilter+0x1a2>
      assert_param(IS_CAN_FILTER_BANK_DUAL(sFilterConfig->SlaveStartFilterBank));
    }
#elif defined(CAN2)
    /* CAN1 and CAN2 are dual instances with 28 common filters banks */
    /* Select master instance to access the filter banks */
    can_ip = CAN1;
 80079b2:	4b65      	ldr	r3, [pc, #404]	; (8007b48 <HAL_CAN_ConfigFilter+0x1bc>)
 80079b4:	617b      	str	r3, [r7, #20]
    /* Check the parameters */
    assert_param(IS_CAN_FILTER_BANK_SINGLE(sFilterConfig->FilterBank));
#endif

    /* Initialisation mode for the filter */
    SET_BIT(can_ip->FMR, CAN_FMR_FINIT);
 80079b6:	697b      	ldr	r3, [r7, #20]
 80079b8:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80079bc:	f043 0201 	orr.w	r2, r3, #1
 80079c0:	697b      	ldr	r3, [r7, #20]
 80079c2:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
      SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
    }

#elif defined(CAN2)
    /* Select the start filter number of CAN2 slave instance */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_CAN2SB);
 80079c6:	697b      	ldr	r3, [r7, #20]
 80079c8:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 80079cc:	f423 527c 	bic.w	r2, r3, #16128	; 0x3f00
 80079d0:	697b      	ldr	r3, [r7, #20]
 80079d2:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200
    SET_BIT(can_ip->FMR, sFilterConfig->SlaveStartFilterBank << CAN_FMR_CAN2SB_Pos);
 80079d6:	697b      	ldr	r3, [r7, #20]
 80079d8:	f8d3 2200 	ldr.w	r2, [r3, #512]	; 0x200
 80079dc:	683b      	ldr	r3, [r7, #0]
 80079de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80079e0:	021b      	lsls	r3, r3, #8
 80079e2:	431a      	orrs	r2, r3
 80079e4:	697b      	ldr	r3, [r7, #20]
 80079e6:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

#endif
    /* Convert filter number into bit position */
    filternbrbitpos = (uint32_t)1 << (sFilterConfig->FilterBank & 0x1FU);
 80079ea:	683b      	ldr	r3, [r7, #0]
 80079ec:	695b      	ldr	r3, [r3, #20]
 80079ee:	f003 031f 	and.w	r3, r3, #31
 80079f2:	2201      	movs	r2, #1
 80079f4:	fa02 f303 	lsl.w	r3, r2, r3
 80079f8:	60fb      	str	r3, [r7, #12]

    /* Filter Deactivation */
    CLEAR_BIT(can_ip->FA1R, filternbrbitpos);
 80079fa:	697b      	ldr	r3, [r7, #20]
 80079fc:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 8007a00:	68fb      	ldr	r3, [r7, #12]
 8007a02:	43db      	mvns	r3, r3
 8007a04:	401a      	ands	r2, r3
 8007a06:	697b      	ldr	r3, [r7, #20]
 8007a08:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c

    /* Filter Scale */
    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_16BIT)
 8007a0c:	683b      	ldr	r3, [r7, #0]
 8007a0e:	69db      	ldr	r3, [r3, #28]
 8007a10:	2b00      	cmp	r3, #0
 8007a12:	d123      	bne.n	8007a5c <HAL_CAN_ConfigFilter+0xd0>
    {
      /* 16-bit scale for the filter */
      CLEAR_BIT(can_ip->FS1R, filternbrbitpos);
 8007a14:	697b      	ldr	r3, [r7, #20]
 8007a16:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 8007a1a:	68fb      	ldr	r3, [r7, #12]
 8007a1c:	43db      	mvns	r3, r3
 8007a1e:	401a      	ands	r2, r3
 8007a20:	697b      	ldr	r3, [r7, #20]
 8007a22:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* First 16-bit identifier and First 16-bit mask */
      /* Or First 16-bit identifier and Second 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8007a26:	683b      	ldr	r3, [r7, #0]
 8007a28:	68db      	ldr	r3, [r3, #12]
 8007a2a:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8007a2c:	683b      	ldr	r3, [r7, #0]
 8007a2e:	685b      	ldr	r3, [r3, #4]
 8007a30:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8007a32:	683a      	ldr	r2, [r7, #0]
 8007a34:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow) << 16U) |
 8007a36:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8007a38:	697b      	ldr	r3, [r7, #20]
 8007a3a:	3248      	adds	r2, #72	; 0x48
 8007a3c:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* Second 16-bit identifier and Second 16-bit mask */
      /* Or Third 16-bit identifier and Fourth 16-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8007a40:	683b      	ldr	r3, [r7, #0]
 8007a42:	689b      	ldr	r3, [r3, #8]
 8007a44:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh);
 8007a46:	683b      	ldr	r3, [r7, #0]
 8007a48:	681b      	ldr	r3, [r3, #0]
 8007a4a:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8007a4c:	683b      	ldr	r3, [r7, #0]
 8007a4e:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8007a50:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8007a52:	6979      	ldr	r1, [r7, #20]
 8007a54:	3348      	adds	r3, #72	; 0x48
 8007a56:	00db      	lsls	r3, r3, #3
 8007a58:	440b      	add	r3, r1
 8007a5a:	605a      	str	r2, [r3, #4]
    }

    if (sFilterConfig->FilterScale == CAN_FILTERSCALE_32BIT)
 8007a5c:	683b      	ldr	r3, [r7, #0]
 8007a5e:	69db      	ldr	r3, [r3, #28]
 8007a60:	2b01      	cmp	r3, #1
 8007a62:	d122      	bne.n	8007aaa <HAL_CAN_ConfigFilter+0x11e>
    {
      /* 32-bit scale for the filter */
      SET_BIT(can_ip->FS1R, filternbrbitpos);
 8007a64:	697b      	ldr	r3, [r7, #20]
 8007a66:	f8d3 220c 	ldr.w	r2, [r3, #524]	; 0x20c
 8007a6a:	68fb      	ldr	r3, [r7, #12]
 8007a6c:	431a      	orrs	r2, r3
 8007a6e:	697b      	ldr	r3, [r7, #20]
 8007a70:	f8c3 220c 	str.w	r2, [r3, #524]	; 0x20c

      /* 32-bit identifier or First 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8007a74:	683b      	ldr	r3, [r7, #0]
 8007a76:	681b      	ldr	r3, [r3, #0]
 8007a78:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdLow);
 8007a7a:	683b      	ldr	r3, [r7, #0]
 8007a7c:	685b      	ldr	r3, [r3, #4]
 8007a7e:	b29b      	uxth	r3, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8007a80:	683a      	ldr	r2, [r7, #0]
 8007a82:	6952      	ldr	r2, [r2, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterIdHigh) << 16U) |
 8007a84:	4319      	orrs	r1, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR1 =
 8007a86:	697b      	ldr	r3, [r7, #20]
 8007a88:	3248      	adds	r2, #72	; 0x48
 8007a8a:	f843 1032 	str.w	r1, [r3, r2, lsl #3]

      /* 32-bit mask or Second 32-bit identifier */
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8007a8e:	683b      	ldr	r3, [r7, #0]
 8007a90:	689b      	ldr	r3, [r3, #8]
 8007a92:	0419      	lsls	r1, r3, #16
        (0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdLow);
 8007a94:	683b      	ldr	r3, [r7, #0]
 8007a96:	68db      	ldr	r3, [r3, #12]
 8007a98:	b29a      	uxth	r2, r3
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8007a9a:	683b      	ldr	r3, [r7, #0]
 8007a9c:	695b      	ldr	r3, [r3, #20]
        ((0x0000FFFFU & (uint32_t)sFilterConfig->FilterMaskIdHigh) << 16U) |
 8007a9e:	430a      	orrs	r2, r1
      can_ip->sFilterRegister[sFilterConfig->FilterBank].FR2 =
 8007aa0:	6979      	ldr	r1, [r7, #20]
 8007aa2:	3348      	adds	r3, #72	; 0x48
 8007aa4:	00db      	lsls	r3, r3, #3
 8007aa6:	440b      	add	r3, r1
 8007aa8:	605a      	str	r2, [r3, #4]
    }

    /* Filter Mode */
    if (sFilterConfig->FilterMode == CAN_FILTERMODE_IDMASK)
 8007aaa:	683b      	ldr	r3, [r7, #0]
 8007aac:	699b      	ldr	r3, [r3, #24]
 8007aae:	2b00      	cmp	r3, #0
 8007ab0:	d109      	bne.n	8007ac6 <HAL_CAN_ConfigFilter+0x13a>
    {
      /* Id/Mask mode for the filter*/
      CLEAR_BIT(can_ip->FM1R, filternbrbitpos);
 8007ab2:	697b      	ldr	r3, [r7, #20]
 8007ab4:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8007ab8:	68fb      	ldr	r3, [r7, #12]
 8007aba:	43db      	mvns	r3, r3
 8007abc:	401a      	ands	r2, r3
 8007abe:	697b      	ldr	r3, [r7, #20]
 8007ac0:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
 8007ac4:	e007      	b.n	8007ad6 <HAL_CAN_ConfigFilter+0x14a>
    }
    else /* CAN_FilterInitStruct->CAN_FilterMode == CAN_FilterMode_IdList */
    {
      /* Identifier list mode for the filter*/
      SET_BIT(can_ip->FM1R, filternbrbitpos);
 8007ac6:	697b      	ldr	r3, [r7, #20]
 8007ac8:	f8d3 2204 	ldr.w	r2, [r3, #516]	; 0x204
 8007acc:	68fb      	ldr	r3, [r7, #12]
 8007ace:	431a      	orrs	r2, r3
 8007ad0:	697b      	ldr	r3, [r7, #20]
 8007ad2:	f8c3 2204 	str.w	r2, [r3, #516]	; 0x204
    }

    /* Filter FIFO assignment */
    if (sFilterConfig->FilterFIFOAssignment == CAN_FILTER_FIFO0)
 8007ad6:	683b      	ldr	r3, [r7, #0]
 8007ad8:	691b      	ldr	r3, [r3, #16]
 8007ada:	2b00      	cmp	r3, #0
 8007adc:	d109      	bne.n	8007af2 <HAL_CAN_ConfigFilter+0x166>
    {
      /* FIFO 0 assignation for the filter */
      CLEAR_BIT(can_ip->FFA1R, filternbrbitpos);
 8007ade:	697b      	ldr	r3, [r7, #20]
 8007ae0:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 8007ae4:	68fb      	ldr	r3, [r7, #12]
 8007ae6:	43db      	mvns	r3, r3
 8007ae8:	401a      	ands	r2, r3
 8007aea:	697b      	ldr	r3, [r7, #20]
 8007aec:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
 8007af0:	e007      	b.n	8007b02 <HAL_CAN_ConfigFilter+0x176>
    }
    else
    {
      /* FIFO 1 assignation for the filter */
      SET_BIT(can_ip->FFA1R, filternbrbitpos);
 8007af2:	697b      	ldr	r3, [r7, #20]
 8007af4:	f8d3 2214 	ldr.w	r2, [r3, #532]	; 0x214
 8007af8:	68fb      	ldr	r3, [r7, #12]
 8007afa:	431a      	orrs	r2, r3
 8007afc:	697b      	ldr	r3, [r7, #20]
 8007afe:	f8c3 2214 	str.w	r2, [r3, #532]	; 0x214
    }

    /* Filter activation */
    if (sFilterConfig->FilterActivation == CAN_FILTER_ENABLE)
 8007b02:	683b      	ldr	r3, [r7, #0]
 8007b04:	6a1b      	ldr	r3, [r3, #32]
 8007b06:	2b01      	cmp	r3, #1
 8007b08:	d107      	bne.n	8007b1a <HAL_CAN_ConfigFilter+0x18e>
    {
      SET_BIT(can_ip->FA1R, filternbrbitpos);
 8007b0a:	697b      	ldr	r3, [r7, #20]
 8007b0c:	f8d3 221c 	ldr.w	r2, [r3, #540]	; 0x21c
 8007b10:	68fb      	ldr	r3, [r7, #12]
 8007b12:	431a      	orrs	r2, r3
 8007b14:	697b      	ldr	r3, [r7, #20]
 8007b16:	f8c3 221c 	str.w	r2, [r3, #540]	; 0x21c
    }

    /* Leave the initialisation mode for the filter */
    CLEAR_BIT(can_ip->FMR, CAN_FMR_FINIT);
 8007b1a:	697b      	ldr	r3, [r7, #20]
 8007b1c:	f8d3 3200 	ldr.w	r3, [r3, #512]	; 0x200
 8007b20:	f023 0201 	bic.w	r2, r3, #1
 8007b24:	697b      	ldr	r3, [r7, #20]
 8007b26:	f8c3 2200 	str.w	r2, [r3, #512]	; 0x200

    /* Return function status */
    return HAL_OK;
 8007b2a:	2300      	movs	r3, #0
 8007b2c:	e006      	b.n	8007b3c <HAL_CAN_ConfigFilter+0x1b0>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8007b2e:	687b      	ldr	r3, [r7, #4]
 8007b30:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007b32:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8007b36:	687b      	ldr	r3, [r7, #4]
 8007b38:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8007b3a:	2301      	movs	r3, #1
  }
}
 8007b3c:	4618      	mov	r0, r3
 8007b3e:	371c      	adds	r7, #28
 8007b40:	46bd      	mov	sp, r7
 8007b42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b46:	4770      	bx	lr
 8007b48:	40006400 	.word	0x40006400

08007b4c <HAL_CAN_Start>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Start(CAN_HandleTypeDef *hcan)
{
 8007b4c:	b580      	push	{r7, lr}
 8007b4e:	b084      	sub	sp, #16
 8007b50:	af00      	add	r7, sp, #0
 8007b52:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  if (hcan->State == HAL_CAN_STATE_READY)
 8007b54:	687b      	ldr	r3, [r7, #4]
 8007b56:	f893 3020 	ldrb.w	r3, [r3, #32]
 8007b5a:	b2db      	uxtb	r3, r3
 8007b5c:	2b01      	cmp	r3, #1
 8007b5e:	d12e      	bne.n	8007bbe <HAL_CAN_Start+0x72>
  {
    /* Change CAN peripheral state */
    hcan->State = HAL_CAN_STATE_LISTENING;
 8007b60:	687b      	ldr	r3, [r7, #4]
 8007b62:	2202      	movs	r2, #2
 8007b64:	f883 2020 	strb.w	r2, [r3, #32]

    /* Request leave initialisation */
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 8007b68:	687b      	ldr	r3, [r7, #4]
 8007b6a:	681b      	ldr	r3, [r3, #0]
 8007b6c:	681a      	ldr	r2, [r3, #0]
 8007b6e:	687b      	ldr	r3, [r7, #4]
 8007b70:	681b      	ldr	r3, [r3, #0]
 8007b72:	f022 0201 	bic.w	r2, r2, #1
 8007b76:	601a      	str	r2, [r3, #0]

    /* Get tick */
    tickstart = HAL_GetTick();
 8007b78:	f7ff f9ba 	bl	8006ef0 <HAL_GetTick>
 8007b7c:	60f8      	str	r0, [r7, #12]

    /* Wait the acknowledge */
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8007b7e:	e012      	b.n	8007ba6 <HAL_CAN_Start+0x5a>
    {
      /* Check for the Timeout */
      if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8007b80:	f7ff f9b6 	bl	8006ef0 <HAL_GetTick>
 8007b84:	4602      	mov	r2, r0
 8007b86:	68fb      	ldr	r3, [r7, #12]
 8007b88:	1ad3      	subs	r3, r2, r3
 8007b8a:	2b0a      	cmp	r3, #10
 8007b8c:	d90b      	bls.n	8007ba6 <HAL_CAN_Start+0x5a>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 8007b8e:	687b      	ldr	r3, [r7, #4]
 8007b90:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007b92:	f443 3200 	orr.w	r2, r3, #131072	; 0x20000
 8007b96:	687b      	ldr	r3, [r7, #4]
 8007b98:	625a      	str	r2, [r3, #36]	; 0x24

        /* Change CAN state */
        hcan->State = HAL_CAN_STATE_ERROR;
 8007b9a:	687b      	ldr	r3, [r7, #4]
 8007b9c:	2205      	movs	r2, #5
 8007b9e:	f883 2020 	strb.w	r2, [r3, #32]

        return HAL_ERROR;
 8007ba2:	2301      	movs	r3, #1
 8007ba4:	e012      	b.n	8007bcc <HAL_CAN_Start+0x80>
    while ((hcan->Instance->MSR & CAN_MSR_INAK) != 0U)
 8007ba6:	687b      	ldr	r3, [r7, #4]
 8007ba8:	681b      	ldr	r3, [r3, #0]
 8007baa:	685b      	ldr	r3, [r3, #4]
 8007bac:	f003 0301 	and.w	r3, r3, #1
 8007bb0:	2b00      	cmp	r3, #0
 8007bb2:	d1e5      	bne.n	8007b80 <HAL_CAN_Start+0x34>
      }
    }

    /* Reset the CAN ErrorCode */
    hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8007bb4:	687b      	ldr	r3, [r7, #4]
 8007bb6:	2200      	movs	r2, #0
 8007bb8:	625a      	str	r2, [r3, #36]	; 0x24

    /* Return function status */
    return HAL_OK;
 8007bba:	2300      	movs	r3, #0
 8007bbc:	e006      	b.n	8007bcc <HAL_CAN_Start+0x80>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_READY;
 8007bbe:	687b      	ldr	r3, [r7, #4]
 8007bc0:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007bc2:	f443 2200 	orr.w	r2, r3, #524288	; 0x80000
 8007bc6:	687b      	ldr	r3, [r7, #4]
 8007bc8:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8007bca:	2301      	movs	r3, #1
  }
}
 8007bcc:	4618      	mov	r0, r3
 8007bce:	3710      	adds	r7, #16
 8007bd0:	46bd      	mov	sp, r7
 8007bd2:	bd80      	pop	{r7, pc}

08007bd4 <HAL_CAN_AddTxMessage>:
  *         the TxMailbox used to store the Tx message.
  *         This parameter can be a value of @arg CAN_Tx_Mailboxes.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_AddTxMessage(CAN_HandleTypeDef *hcan, CAN_TxHeaderTypeDef *pHeader, uint8_t aData[], uint32_t *pTxMailbox)
{
 8007bd4:	b480      	push	{r7}
 8007bd6:	b089      	sub	sp, #36	; 0x24
 8007bd8:	af00      	add	r7, sp, #0
 8007bda:	60f8      	str	r0, [r7, #12]
 8007bdc:	60b9      	str	r1, [r7, #8]
 8007bde:	607a      	str	r2, [r7, #4]
 8007be0:	603b      	str	r3, [r7, #0]
  uint32_t transmitmailbox;
  HAL_CAN_StateTypeDef state = hcan->State;
 8007be2:	68fb      	ldr	r3, [r7, #12]
 8007be4:	f893 3020 	ldrb.w	r3, [r3, #32]
 8007be8:	77fb      	strb	r3, [r7, #31]
  uint32_t tsr = READ_REG(hcan->Instance->TSR);
 8007bea:	68fb      	ldr	r3, [r7, #12]
 8007bec:	681b      	ldr	r3, [r3, #0]
 8007bee:	689b      	ldr	r3, [r3, #8]
 8007bf0:	61bb      	str	r3, [r7, #24]
  {
    assert_param(IS_CAN_EXTID(pHeader->ExtId));
  }
  assert_param(IS_FUNCTIONAL_STATE(pHeader->TransmitGlobalTime));

  if ((state == HAL_CAN_STATE_READY) ||
 8007bf2:	7ffb      	ldrb	r3, [r7, #31]
 8007bf4:	2b01      	cmp	r3, #1
 8007bf6:	d003      	beq.n	8007c00 <HAL_CAN_AddTxMessage+0x2c>
 8007bf8:	7ffb      	ldrb	r3, [r7, #31]
 8007bfa:	2b02      	cmp	r3, #2
 8007bfc:	f040 80b8 	bne.w	8007d70 <HAL_CAN_AddTxMessage+0x19c>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check that all the Tx mailboxes are not full */
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8007c00:	69bb      	ldr	r3, [r7, #24]
 8007c02:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8007c06:	2b00      	cmp	r3, #0
 8007c08:	d10a      	bne.n	8007c20 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8007c0a:	69bb      	ldr	r3, [r7, #24]
 8007c0c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
    if (((tsr & CAN_TSR_TME0) != 0U) ||
 8007c10:	2b00      	cmp	r3, #0
 8007c12:	d105      	bne.n	8007c20 <HAL_CAN_AddTxMessage+0x4c>
        ((tsr & CAN_TSR_TME2) != 0U))
 8007c14:	69bb      	ldr	r3, [r7, #24]
 8007c16:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
        ((tsr & CAN_TSR_TME1) != 0U) ||
 8007c1a:	2b00      	cmp	r3, #0
 8007c1c:	f000 80a0 	beq.w	8007d60 <HAL_CAN_AddTxMessage+0x18c>
    {
      /* Select an empty transmit mailbox */
      transmitmailbox = (tsr & CAN_TSR_CODE) >> CAN_TSR_CODE_Pos;
 8007c20:	69bb      	ldr	r3, [r7, #24]
 8007c22:	0e1b      	lsrs	r3, r3, #24
 8007c24:	f003 0303 	and.w	r3, r3, #3
 8007c28:	617b      	str	r3, [r7, #20]

      /* Check transmit mailbox value */
      if (transmitmailbox > 2U)
 8007c2a:	697b      	ldr	r3, [r7, #20]
 8007c2c:	2b02      	cmp	r3, #2
 8007c2e:	d907      	bls.n	8007c40 <HAL_CAN_AddTxMessage+0x6c>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_INTERNAL;
 8007c30:	68fb      	ldr	r3, [r7, #12]
 8007c32:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007c34:	f443 0200 	orr.w	r2, r3, #8388608	; 0x800000
 8007c38:	68fb      	ldr	r3, [r7, #12]
 8007c3a:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8007c3c:	2301      	movs	r3, #1
 8007c3e:	e09e      	b.n	8007d7e <HAL_CAN_AddTxMessage+0x1aa>
      }

      /* Store the Tx mailbox */
      *pTxMailbox = (uint32_t)1 << transmitmailbox;
 8007c40:	2201      	movs	r2, #1
 8007c42:	697b      	ldr	r3, [r7, #20]
 8007c44:	409a      	lsls	r2, r3
 8007c46:	683b      	ldr	r3, [r7, #0]
 8007c48:	601a      	str	r2, [r3, #0]

      /* Set up the Id */
      if (pHeader->IDE == CAN_ID_STD)
 8007c4a:	68bb      	ldr	r3, [r7, #8]
 8007c4c:	689b      	ldr	r3, [r3, #8]
 8007c4e:	2b00      	cmp	r3, #0
 8007c50:	d10d      	bne.n	8007c6e <HAL_CAN_AddTxMessage+0x9a>
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8007c52:	68bb      	ldr	r3, [r7, #8]
 8007c54:	681b      	ldr	r3, [r3, #0]
 8007c56:	055a      	lsls	r2, r3, #21
                                                           pHeader->RTR);
 8007c58:	68bb      	ldr	r3, [r7, #8]
 8007c5a:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->StdId << CAN_TI0R_STID_Pos) |
 8007c5c:	68f9      	ldr	r1, [r7, #12]
 8007c5e:	6809      	ldr	r1, [r1, #0]
 8007c60:	431a      	orrs	r2, r3
 8007c62:	697b      	ldr	r3, [r7, #20]
 8007c64:	3318      	adds	r3, #24
 8007c66:	011b      	lsls	r3, r3, #4
 8007c68:	440b      	add	r3, r1
 8007c6a:	601a      	str	r2, [r3, #0]
 8007c6c:	e00f      	b.n	8007c8e <HAL_CAN_AddTxMessage+0xba>
      }
      else
      {
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8007c6e:	68bb      	ldr	r3, [r7, #8]
 8007c70:	685b      	ldr	r3, [r3, #4]
 8007c72:	00da      	lsls	r2, r3, #3
                                                           pHeader->IDE |
 8007c74:	68bb      	ldr	r3, [r7, #8]
 8007c76:	689b      	ldr	r3, [r3, #8]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8007c78:	431a      	orrs	r2, r3
                                                           pHeader->RTR);
 8007c7a:	68bb      	ldr	r3, [r7, #8]
 8007c7c:	68db      	ldr	r3, [r3, #12]
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8007c7e:	68f9      	ldr	r1, [r7, #12]
 8007c80:	6809      	ldr	r1, [r1, #0]
                                                           pHeader->IDE |
 8007c82:	431a      	orrs	r2, r3
        hcan->Instance->sTxMailBox[transmitmailbox].TIR = ((pHeader->ExtId << CAN_TI0R_EXID_Pos) |
 8007c84:	697b      	ldr	r3, [r7, #20]
 8007c86:	3318      	adds	r3, #24
 8007c88:	011b      	lsls	r3, r3, #4
 8007c8a:	440b      	add	r3, r1
 8007c8c:	601a      	str	r2, [r3, #0]
      }

      /* Set up the DLC */
      hcan->Instance->sTxMailBox[transmitmailbox].TDTR = (pHeader->DLC);
 8007c8e:	68fb      	ldr	r3, [r7, #12]
 8007c90:	6819      	ldr	r1, [r3, #0]
 8007c92:	68bb      	ldr	r3, [r7, #8]
 8007c94:	691a      	ldr	r2, [r3, #16]
 8007c96:	697b      	ldr	r3, [r7, #20]
 8007c98:	3318      	adds	r3, #24
 8007c9a:	011b      	lsls	r3, r3, #4
 8007c9c:	440b      	add	r3, r1
 8007c9e:	3304      	adds	r3, #4
 8007ca0:	601a      	str	r2, [r3, #0]

      /* Set up the Transmit Global Time mode */
      if (pHeader->TransmitGlobalTime == ENABLE)
 8007ca2:	68bb      	ldr	r3, [r7, #8]
 8007ca4:	7d1b      	ldrb	r3, [r3, #20]
 8007ca6:	2b01      	cmp	r3, #1
 8007ca8:	d111      	bne.n	8007cce <HAL_CAN_AddTxMessage+0xfa>
      {
        SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TDTR, CAN_TDT0R_TGT);
 8007caa:	68fb      	ldr	r3, [r7, #12]
 8007cac:	681a      	ldr	r2, [r3, #0]
 8007cae:	697b      	ldr	r3, [r7, #20]
 8007cb0:	3318      	adds	r3, #24
 8007cb2:	011b      	lsls	r3, r3, #4
 8007cb4:	4413      	add	r3, r2
 8007cb6:	3304      	adds	r3, #4
 8007cb8:	681b      	ldr	r3, [r3, #0]
 8007cba:	68fa      	ldr	r2, [r7, #12]
 8007cbc:	6811      	ldr	r1, [r2, #0]
 8007cbe:	f443 7280 	orr.w	r2, r3, #256	; 0x100
 8007cc2:	697b      	ldr	r3, [r7, #20]
 8007cc4:	3318      	adds	r3, #24
 8007cc6:	011b      	lsls	r3, r3, #4
 8007cc8:	440b      	add	r3, r1
 8007cca:	3304      	adds	r3, #4
 8007ccc:	601a      	str	r2, [r3, #0]
      }

      /* Set up the data field */
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDHR,
 8007cce:	687b      	ldr	r3, [r7, #4]
 8007cd0:	3307      	adds	r3, #7
 8007cd2:	781b      	ldrb	r3, [r3, #0]
 8007cd4:	061a      	lsls	r2, r3, #24
 8007cd6:	687b      	ldr	r3, [r7, #4]
 8007cd8:	3306      	adds	r3, #6
 8007cda:	781b      	ldrb	r3, [r3, #0]
 8007cdc:	041b      	lsls	r3, r3, #16
 8007cde:	431a      	orrs	r2, r3
 8007ce0:	687b      	ldr	r3, [r7, #4]
 8007ce2:	3305      	adds	r3, #5
 8007ce4:	781b      	ldrb	r3, [r3, #0]
 8007ce6:	021b      	lsls	r3, r3, #8
 8007ce8:	4313      	orrs	r3, r2
 8007cea:	687a      	ldr	r2, [r7, #4]
 8007cec:	3204      	adds	r2, #4
 8007cee:	7812      	ldrb	r2, [r2, #0]
 8007cf0:	4610      	mov	r0, r2
 8007cf2:	68fa      	ldr	r2, [r7, #12]
 8007cf4:	6811      	ldr	r1, [r2, #0]
 8007cf6:	ea43 0200 	orr.w	r2, r3, r0
 8007cfa:	697b      	ldr	r3, [r7, #20]
 8007cfc:	011b      	lsls	r3, r3, #4
 8007cfe:	440b      	add	r3, r1
 8007d00:	f503 73c6 	add.w	r3, r3, #396	; 0x18c
 8007d04:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[7] << CAN_TDH0R_DATA7_Pos) |
                ((uint32_t)aData[6] << CAN_TDH0R_DATA6_Pos) |
                ((uint32_t)aData[5] << CAN_TDH0R_DATA5_Pos) |
                ((uint32_t)aData[4] << CAN_TDH0R_DATA4_Pos));
      WRITE_REG(hcan->Instance->sTxMailBox[transmitmailbox].TDLR,
 8007d06:	687b      	ldr	r3, [r7, #4]
 8007d08:	3303      	adds	r3, #3
 8007d0a:	781b      	ldrb	r3, [r3, #0]
 8007d0c:	061a      	lsls	r2, r3, #24
 8007d0e:	687b      	ldr	r3, [r7, #4]
 8007d10:	3302      	adds	r3, #2
 8007d12:	781b      	ldrb	r3, [r3, #0]
 8007d14:	041b      	lsls	r3, r3, #16
 8007d16:	431a      	orrs	r2, r3
 8007d18:	687b      	ldr	r3, [r7, #4]
 8007d1a:	3301      	adds	r3, #1
 8007d1c:	781b      	ldrb	r3, [r3, #0]
 8007d1e:	021b      	lsls	r3, r3, #8
 8007d20:	4313      	orrs	r3, r2
 8007d22:	687a      	ldr	r2, [r7, #4]
 8007d24:	7812      	ldrb	r2, [r2, #0]
 8007d26:	4610      	mov	r0, r2
 8007d28:	68fa      	ldr	r2, [r7, #12]
 8007d2a:	6811      	ldr	r1, [r2, #0]
 8007d2c:	ea43 0200 	orr.w	r2, r3, r0
 8007d30:	697b      	ldr	r3, [r7, #20]
 8007d32:	011b      	lsls	r3, r3, #4
 8007d34:	440b      	add	r3, r1
 8007d36:	f503 73c4 	add.w	r3, r3, #392	; 0x188
 8007d3a:	601a      	str	r2, [r3, #0]
                ((uint32_t)aData[2] << CAN_TDL0R_DATA2_Pos) |
                ((uint32_t)aData[1] << CAN_TDL0R_DATA1_Pos) |
                ((uint32_t)aData[0] << CAN_TDL0R_DATA0_Pos));

      /* Request transmission */
      SET_BIT(hcan->Instance->sTxMailBox[transmitmailbox].TIR, CAN_TI0R_TXRQ);
 8007d3c:	68fb      	ldr	r3, [r7, #12]
 8007d3e:	681a      	ldr	r2, [r3, #0]
 8007d40:	697b      	ldr	r3, [r7, #20]
 8007d42:	3318      	adds	r3, #24
 8007d44:	011b      	lsls	r3, r3, #4
 8007d46:	4413      	add	r3, r2
 8007d48:	681b      	ldr	r3, [r3, #0]
 8007d4a:	68fa      	ldr	r2, [r7, #12]
 8007d4c:	6811      	ldr	r1, [r2, #0]
 8007d4e:	f043 0201 	orr.w	r2, r3, #1
 8007d52:	697b      	ldr	r3, [r7, #20]
 8007d54:	3318      	adds	r3, #24
 8007d56:	011b      	lsls	r3, r3, #4
 8007d58:	440b      	add	r3, r1
 8007d5a:	601a      	str	r2, [r3, #0]

      /* Return function status */
      return HAL_OK;
 8007d5c:	2300      	movs	r3, #0
 8007d5e:	e00e      	b.n	8007d7e <HAL_CAN_AddTxMessage+0x1aa>
    }
    else
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8007d60:	68fb      	ldr	r3, [r7, #12]
 8007d62:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007d64:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8007d68:	68fb      	ldr	r3, [r7, #12]
 8007d6a:	625a      	str	r2, [r3, #36]	; 0x24

      return HAL_ERROR;
 8007d6c:	2301      	movs	r3, #1
 8007d6e:	e006      	b.n	8007d7e <HAL_CAN_AddTxMessage+0x1aa>
    }
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8007d70:	68fb      	ldr	r3, [r7, #12]
 8007d72:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007d74:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8007d78:	68fb      	ldr	r3, [r7, #12]
 8007d7a:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8007d7c:	2301      	movs	r3, #1
  }
}
 8007d7e:	4618      	mov	r0, r3
 8007d80:	3724      	adds	r7, #36	; 0x24
 8007d82:	46bd      	mov	sp, r7
 8007d84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d88:	4770      	bx	lr

08007d8a <HAL_CAN_GetRxMessage>:
  *         of the Rx frame will be stored.
  * @param  aData array where the payload of the Rx frame will be stored.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_GetRxMessage(CAN_HandleTypeDef *hcan, uint32_t RxFifo, CAN_RxHeaderTypeDef *pHeader, uint8_t aData[])
{
 8007d8a:	b480      	push	{r7}
 8007d8c:	b087      	sub	sp, #28
 8007d8e:	af00      	add	r7, sp, #0
 8007d90:	60f8      	str	r0, [r7, #12]
 8007d92:	60b9      	str	r1, [r7, #8]
 8007d94:	607a      	str	r2, [r7, #4]
 8007d96:	603b      	str	r3, [r7, #0]
  HAL_CAN_StateTypeDef state = hcan->State;
 8007d98:	68fb      	ldr	r3, [r7, #12]
 8007d9a:	f893 3020 	ldrb.w	r3, [r3, #32]
 8007d9e:	75fb      	strb	r3, [r7, #23]

  assert_param(IS_CAN_RX_FIFO(RxFifo));

  if ((state == HAL_CAN_STATE_READY) ||
 8007da0:	7dfb      	ldrb	r3, [r7, #23]
 8007da2:	2b01      	cmp	r3, #1
 8007da4:	d003      	beq.n	8007dae <HAL_CAN_GetRxMessage+0x24>
 8007da6:	7dfb      	ldrb	r3, [r7, #23]
 8007da8:	2b02      	cmp	r3, #2
 8007daa:	f040 80f3 	bne.w	8007f94 <HAL_CAN_GetRxMessage+0x20a>
      (state == HAL_CAN_STATE_LISTENING))
  {
    /* Check the Rx FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8007dae:	68bb      	ldr	r3, [r7, #8]
 8007db0:	2b00      	cmp	r3, #0
 8007db2:	d10e      	bne.n	8007dd2 <HAL_CAN_GetRxMessage+0x48>
    {
      /* Check that the Rx FIFO 0 is not empty */
      if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) == 0U)
 8007db4:	68fb      	ldr	r3, [r7, #12]
 8007db6:	681b      	ldr	r3, [r3, #0]
 8007db8:	68db      	ldr	r3, [r3, #12]
 8007dba:	f003 0303 	and.w	r3, r3, #3
 8007dbe:	2b00      	cmp	r3, #0
 8007dc0:	d116      	bne.n	8007df0 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8007dc2:	68fb      	ldr	r3, [r7, #12]
 8007dc4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007dc6:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8007dca:	68fb      	ldr	r3, [r7, #12]
 8007dcc:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8007dce:	2301      	movs	r3, #1
 8007dd0:	e0e7      	b.n	8007fa2 <HAL_CAN_GetRxMessage+0x218>
      }
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Check that the Rx FIFO 1 is not empty */
      if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) == 0U)
 8007dd2:	68fb      	ldr	r3, [r7, #12]
 8007dd4:	681b      	ldr	r3, [r3, #0]
 8007dd6:	691b      	ldr	r3, [r3, #16]
 8007dd8:	f003 0303 	and.w	r3, r3, #3
 8007ddc:	2b00      	cmp	r3, #0
 8007dde:	d107      	bne.n	8007df0 <HAL_CAN_GetRxMessage+0x66>
      {
        /* Update error code */
        hcan->ErrorCode |= HAL_CAN_ERROR_PARAM;
 8007de0:	68fb      	ldr	r3, [r7, #12]
 8007de2:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007de4:	f443 1200 	orr.w	r2, r3, #2097152	; 0x200000
 8007de8:	68fb      	ldr	r3, [r7, #12]
 8007dea:	625a      	str	r2, [r3, #36]	; 0x24

        return HAL_ERROR;
 8007dec:	2301      	movs	r3, #1
 8007dee:	e0d8      	b.n	8007fa2 <HAL_CAN_GetRxMessage+0x218>
      }
    }

    /* Get the header */
    pHeader->IDE = CAN_RI0R_IDE & hcan->Instance->sFIFOMailBox[RxFifo].RIR;
 8007df0:	68fb      	ldr	r3, [r7, #12]
 8007df2:	681a      	ldr	r2, [r3, #0]
 8007df4:	68bb      	ldr	r3, [r7, #8]
 8007df6:	331b      	adds	r3, #27
 8007df8:	011b      	lsls	r3, r3, #4
 8007dfa:	4413      	add	r3, r2
 8007dfc:	681b      	ldr	r3, [r3, #0]
 8007dfe:	f003 0204 	and.w	r2, r3, #4
 8007e02:	687b      	ldr	r3, [r7, #4]
 8007e04:	609a      	str	r2, [r3, #8]
    if (pHeader->IDE == CAN_ID_STD)
 8007e06:	687b      	ldr	r3, [r7, #4]
 8007e08:	689b      	ldr	r3, [r3, #8]
 8007e0a:	2b00      	cmp	r3, #0
 8007e0c:	d10c      	bne.n	8007e28 <HAL_CAN_GetRxMessage+0x9e>
    {
      pHeader->StdId = (CAN_RI0R_STID & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_TI0R_STID_Pos;
 8007e0e:	68fb      	ldr	r3, [r7, #12]
 8007e10:	681a      	ldr	r2, [r3, #0]
 8007e12:	68bb      	ldr	r3, [r7, #8]
 8007e14:	331b      	adds	r3, #27
 8007e16:	011b      	lsls	r3, r3, #4
 8007e18:	4413      	add	r3, r2
 8007e1a:	681b      	ldr	r3, [r3, #0]
 8007e1c:	0d5b      	lsrs	r3, r3, #21
 8007e1e:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8007e22:	687b      	ldr	r3, [r7, #4]
 8007e24:	601a      	str	r2, [r3, #0]
 8007e26:	e00b      	b.n	8007e40 <HAL_CAN_GetRxMessage+0xb6>
    }
    else
    {
      pHeader->ExtId = ((CAN_RI0R_EXID | CAN_RI0R_STID) & hcan->Instance->sFIFOMailBox[RxFifo].RIR) >> CAN_RI0R_EXID_Pos;
 8007e28:	68fb      	ldr	r3, [r7, #12]
 8007e2a:	681a      	ldr	r2, [r3, #0]
 8007e2c:	68bb      	ldr	r3, [r7, #8]
 8007e2e:	331b      	adds	r3, #27
 8007e30:	011b      	lsls	r3, r3, #4
 8007e32:	4413      	add	r3, r2
 8007e34:	681b      	ldr	r3, [r3, #0]
 8007e36:	08db      	lsrs	r3, r3, #3
 8007e38:	f023 4260 	bic.w	r2, r3, #3758096384	; 0xe0000000
 8007e3c:	687b      	ldr	r3, [r7, #4]
 8007e3e:	605a      	str	r2, [r3, #4]
    }
    pHeader->RTR = (CAN_RI0R_RTR & hcan->Instance->sFIFOMailBox[RxFifo].RIR);
 8007e40:	68fb      	ldr	r3, [r7, #12]
 8007e42:	681a      	ldr	r2, [r3, #0]
 8007e44:	68bb      	ldr	r3, [r7, #8]
 8007e46:	331b      	adds	r3, #27
 8007e48:	011b      	lsls	r3, r3, #4
 8007e4a:	4413      	add	r3, r2
 8007e4c:	681b      	ldr	r3, [r3, #0]
 8007e4e:	f003 0202 	and.w	r2, r3, #2
 8007e52:	687b      	ldr	r3, [r7, #4]
 8007e54:	60da      	str	r2, [r3, #12]
    pHeader->DLC = (CAN_RDT0R_DLC & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_DLC_Pos;
 8007e56:	68fb      	ldr	r3, [r7, #12]
 8007e58:	681a      	ldr	r2, [r3, #0]
 8007e5a:	68bb      	ldr	r3, [r7, #8]
 8007e5c:	331b      	adds	r3, #27
 8007e5e:	011b      	lsls	r3, r3, #4
 8007e60:	4413      	add	r3, r2
 8007e62:	3304      	adds	r3, #4
 8007e64:	681b      	ldr	r3, [r3, #0]
 8007e66:	f003 020f 	and.w	r2, r3, #15
 8007e6a:	687b      	ldr	r3, [r7, #4]
 8007e6c:	611a      	str	r2, [r3, #16]
    pHeader->FilterMatchIndex = (CAN_RDT0R_FMI & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_FMI_Pos;
 8007e6e:	68fb      	ldr	r3, [r7, #12]
 8007e70:	681a      	ldr	r2, [r3, #0]
 8007e72:	68bb      	ldr	r3, [r7, #8]
 8007e74:	331b      	adds	r3, #27
 8007e76:	011b      	lsls	r3, r3, #4
 8007e78:	4413      	add	r3, r2
 8007e7a:	3304      	adds	r3, #4
 8007e7c:	681b      	ldr	r3, [r3, #0]
 8007e7e:	0a1b      	lsrs	r3, r3, #8
 8007e80:	b2da      	uxtb	r2, r3
 8007e82:	687b      	ldr	r3, [r7, #4]
 8007e84:	619a      	str	r2, [r3, #24]
    pHeader->Timestamp = (CAN_RDT0R_TIME & hcan->Instance->sFIFOMailBox[RxFifo].RDTR) >> CAN_RDT0R_TIME_Pos;
 8007e86:	68fb      	ldr	r3, [r7, #12]
 8007e88:	681a      	ldr	r2, [r3, #0]
 8007e8a:	68bb      	ldr	r3, [r7, #8]
 8007e8c:	331b      	adds	r3, #27
 8007e8e:	011b      	lsls	r3, r3, #4
 8007e90:	4413      	add	r3, r2
 8007e92:	3304      	adds	r3, #4
 8007e94:	681b      	ldr	r3, [r3, #0]
 8007e96:	0c1b      	lsrs	r3, r3, #16
 8007e98:	b29a      	uxth	r2, r3
 8007e9a:	687b      	ldr	r3, [r7, #4]
 8007e9c:	615a      	str	r2, [r3, #20]

    /* Get the data */
    aData[0] = (uint8_t)((CAN_RDL0R_DATA0 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA0_Pos);
 8007e9e:	68fb      	ldr	r3, [r7, #12]
 8007ea0:	681a      	ldr	r2, [r3, #0]
 8007ea2:	68bb      	ldr	r3, [r7, #8]
 8007ea4:	011b      	lsls	r3, r3, #4
 8007ea6:	4413      	add	r3, r2
 8007ea8:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8007eac:	681b      	ldr	r3, [r3, #0]
 8007eae:	b2da      	uxtb	r2, r3
 8007eb0:	683b      	ldr	r3, [r7, #0]
 8007eb2:	701a      	strb	r2, [r3, #0]
    aData[1] = (uint8_t)((CAN_RDL0R_DATA1 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA1_Pos);
 8007eb4:	68fb      	ldr	r3, [r7, #12]
 8007eb6:	681a      	ldr	r2, [r3, #0]
 8007eb8:	68bb      	ldr	r3, [r7, #8]
 8007eba:	011b      	lsls	r3, r3, #4
 8007ebc:	4413      	add	r3, r2
 8007ebe:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8007ec2:	681b      	ldr	r3, [r3, #0]
 8007ec4:	0a1a      	lsrs	r2, r3, #8
 8007ec6:	683b      	ldr	r3, [r7, #0]
 8007ec8:	3301      	adds	r3, #1
 8007eca:	b2d2      	uxtb	r2, r2
 8007ecc:	701a      	strb	r2, [r3, #0]
    aData[2] = (uint8_t)((CAN_RDL0R_DATA2 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA2_Pos);
 8007ece:	68fb      	ldr	r3, [r7, #12]
 8007ed0:	681a      	ldr	r2, [r3, #0]
 8007ed2:	68bb      	ldr	r3, [r7, #8]
 8007ed4:	011b      	lsls	r3, r3, #4
 8007ed6:	4413      	add	r3, r2
 8007ed8:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8007edc:	681b      	ldr	r3, [r3, #0]
 8007ede:	0c1a      	lsrs	r2, r3, #16
 8007ee0:	683b      	ldr	r3, [r7, #0]
 8007ee2:	3302      	adds	r3, #2
 8007ee4:	b2d2      	uxtb	r2, r2
 8007ee6:	701a      	strb	r2, [r3, #0]
    aData[3] = (uint8_t)((CAN_RDL0R_DATA3 & hcan->Instance->sFIFOMailBox[RxFifo].RDLR) >> CAN_RDL0R_DATA3_Pos);
 8007ee8:	68fb      	ldr	r3, [r7, #12]
 8007eea:	681a      	ldr	r2, [r3, #0]
 8007eec:	68bb      	ldr	r3, [r7, #8]
 8007eee:	011b      	lsls	r3, r3, #4
 8007ef0:	4413      	add	r3, r2
 8007ef2:	f503 73dc 	add.w	r3, r3, #440	; 0x1b8
 8007ef6:	681b      	ldr	r3, [r3, #0]
 8007ef8:	0e1a      	lsrs	r2, r3, #24
 8007efa:	683b      	ldr	r3, [r7, #0]
 8007efc:	3303      	adds	r3, #3
 8007efe:	b2d2      	uxtb	r2, r2
 8007f00:	701a      	strb	r2, [r3, #0]
    aData[4] = (uint8_t)((CAN_RDH0R_DATA4 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA4_Pos);
 8007f02:	68fb      	ldr	r3, [r7, #12]
 8007f04:	681a      	ldr	r2, [r3, #0]
 8007f06:	68bb      	ldr	r3, [r7, #8]
 8007f08:	011b      	lsls	r3, r3, #4
 8007f0a:	4413      	add	r3, r2
 8007f0c:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8007f10:	681a      	ldr	r2, [r3, #0]
 8007f12:	683b      	ldr	r3, [r7, #0]
 8007f14:	3304      	adds	r3, #4
 8007f16:	b2d2      	uxtb	r2, r2
 8007f18:	701a      	strb	r2, [r3, #0]
    aData[5] = (uint8_t)((CAN_RDH0R_DATA5 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA5_Pos);
 8007f1a:	68fb      	ldr	r3, [r7, #12]
 8007f1c:	681a      	ldr	r2, [r3, #0]
 8007f1e:	68bb      	ldr	r3, [r7, #8]
 8007f20:	011b      	lsls	r3, r3, #4
 8007f22:	4413      	add	r3, r2
 8007f24:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8007f28:	681b      	ldr	r3, [r3, #0]
 8007f2a:	0a1a      	lsrs	r2, r3, #8
 8007f2c:	683b      	ldr	r3, [r7, #0]
 8007f2e:	3305      	adds	r3, #5
 8007f30:	b2d2      	uxtb	r2, r2
 8007f32:	701a      	strb	r2, [r3, #0]
    aData[6] = (uint8_t)((CAN_RDH0R_DATA6 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA6_Pos);
 8007f34:	68fb      	ldr	r3, [r7, #12]
 8007f36:	681a      	ldr	r2, [r3, #0]
 8007f38:	68bb      	ldr	r3, [r7, #8]
 8007f3a:	011b      	lsls	r3, r3, #4
 8007f3c:	4413      	add	r3, r2
 8007f3e:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8007f42:	681b      	ldr	r3, [r3, #0]
 8007f44:	0c1a      	lsrs	r2, r3, #16
 8007f46:	683b      	ldr	r3, [r7, #0]
 8007f48:	3306      	adds	r3, #6
 8007f4a:	b2d2      	uxtb	r2, r2
 8007f4c:	701a      	strb	r2, [r3, #0]
    aData[7] = (uint8_t)((CAN_RDH0R_DATA7 & hcan->Instance->sFIFOMailBox[RxFifo].RDHR) >> CAN_RDH0R_DATA7_Pos);
 8007f4e:	68fb      	ldr	r3, [r7, #12]
 8007f50:	681a      	ldr	r2, [r3, #0]
 8007f52:	68bb      	ldr	r3, [r7, #8]
 8007f54:	011b      	lsls	r3, r3, #4
 8007f56:	4413      	add	r3, r2
 8007f58:	f503 73de 	add.w	r3, r3, #444	; 0x1bc
 8007f5c:	681b      	ldr	r3, [r3, #0]
 8007f5e:	0e1a      	lsrs	r2, r3, #24
 8007f60:	683b      	ldr	r3, [r7, #0]
 8007f62:	3307      	adds	r3, #7
 8007f64:	b2d2      	uxtb	r2, r2
 8007f66:	701a      	strb	r2, [r3, #0]

    /* Release the FIFO */
    if (RxFifo == CAN_RX_FIFO0) /* Rx element is assigned to Rx FIFO 0 */
 8007f68:	68bb      	ldr	r3, [r7, #8]
 8007f6a:	2b00      	cmp	r3, #0
 8007f6c:	d108      	bne.n	8007f80 <HAL_CAN_GetRxMessage+0x1f6>
    {
      /* Release RX FIFO 0 */
      SET_BIT(hcan->Instance->RF0R, CAN_RF0R_RFOM0);
 8007f6e:	68fb      	ldr	r3, [r7, #12]
 8007f70:	681b      	ldr	r3, [r3, #0]
 8007f72:	68da      	ldr	r2, [r3, #12]
 8007f74:	68fb      	ldr	r3, [r7, #12]
 8007f76:	681b      	ldr	r3, [r3, #0]
 8007f78:	f042 0220 	orr.w	r2, r2, #32
 8007f7c:	60da      	str	r2, [r3, #12]
 8007f7e:	e007      	b.n	8007f90 <HAL_CAN_GetRxMessage+0x206>
    }
    else /* Rx element is assigned to Rx FIFO 1 */
    {
      /* Release RX FIFO 1 */
      SET_BIT(hcan->Instance->RF1R, CAN_RF1R_RFOM1);
 8007f80:	68fb      	ldr	r3, [r7, #12]
 8007f82:	681b      	ldr	r3, [r3, #0]
 8007f84:	691a      	ldr	r2, [r3, #16]
 8007f86:	68fb      	ldr	r3, [r7, #12]
 8007f88:	681b      	ldr	r3, [r3, #0]
 8007f8a:	f042 0220 	orr.w	r2, r2, #32
 8007f8e:	611a      	str	r2, [r3, #16]
    }

    /* Return function status */
    return HAL_OK;
 8007f90:	2300      	movs	r3, #0
 8007f92:	e006      	b.n	8007fa2 <HAL_CAN_GetRxMessage+0x218>
  }
  else
  {
    /* Update error code */
    hcan->ErrorCode |= HAL_CAN_ERROR_NOT_INITIALIZED;
 8007f94:	68fb      	ldr	r3, [r7, #12]
 8007f96:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8007f98:	f443 2280 	orr.w	r2, r3, #262144	; 0x40000
 8007f9c:	68fb      	ldr	r3, [r7, #12]
 8007f9e:	625a      	str	r2, [r3, #36]	; 0x24

    return HAL_ERROR;
 8007fa0:	2301      	movs	r3, #1
  }
}
 8007fa2:	4618      	mov	r0, r3
 8007fa4:	371c      	adds	r7, #28
 8007fa6:	46bd      	mov	sp, r7
 8007fa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fac:	4770      	bx	lr

08007fae <HAL_CAN_IRQHandler>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
void HAL_CAN_IRQHandler(CAN_HandleTypeDef *hcan)
{
 8007fae:	b580      	push	{r7, lr}
 8007fb0:	b08a      	sub	sp, #40	; 0x28
 8007fb2:	af00      	add	r7, sp, #0
 8007fb4:	6078      	str	r0, [r7, #4]
  uint32_t errorcode = HAL_CAN_ERROR_NONE;
 8007fb6:	2300      	movs	r3, #0
 8007fb8:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t interrupts = READ_REG(hcan->Instance->IER);
 8007fba:	687b      	ldr	r3, [r7, #4]
 8007fbc:	681b      	ldr	r3, [r3, #0]
 8007fbe:	695b      	ldr	r3, [r3, #20]
 8007fc0:	623b      	str	r3, [r7, #32]
  uint32_t msrflags = READ_REG(hcan->Instance->MSR);
 8007fc2:	687b      	ldr	r3, [r7, #4]
 8007fc4:	681b      	ldr	r3, [r3, #0]
 8007fc6:	685b      	ldr	r3, [r3, #4]
 8007fc8:	61fb      	str	r3, [r7, #28]
  uint32_t tsrflags = READ_REG(hcan->Instance->TSR);
 8007fca:	687b      	ldr	r3, [r7, #4]
 8007fcc:	681b      	ldr	r3, [r3, #0]
 8007fce:	689b      	ldr	r3, [r3, #8]
 8007fd0:	61bb      	str	r3, [r7, #24]
  uint32_t rf0rflags = READ_REG(hcan->Instance->RF0R);
 8007fd2:	687b      	ldr	r3, [r7, #4]
 8007fd4:	681b      	ldr	r3, [r3, #0]
 8007fd6:	68db      	ldr	r3, [r3, #12]
 8007fd8:	617b      	str	r3, [r7, #20]
  uint32_t rf1rflags = READ_REG(hcan->Instance->RF1R);
 8007fda:	687b      	ldr	r3, [r7, #4]
 8007fdc:	681b      	ldr	r3, [r3, #0]
 8007fde:	691b      	ldr	r3, [r3, #16]
 8007fe0:	613b      	str	r3, [r7, #16]
  uint32_t esrflags = READ_REG(hcan->Instance->ESR);
 8007fe2:	687b      	ldr	r3, [r7, #4]
 8007fe4:	681b      	ldr	r3, [r3, #0]
 8007fe6:	699b      	ldr	r3, [r3, #24]
 8007fe8:	60fb      	str	r3, [r7, #12]

  /* Transmit Mailbox empty interrupt management *****************************/
  if ((interrupts & CAN_IT_TX_MAILBOX_EMPTY) != 0U)
 8007fea:	6a3b      	ldr	r3, [r7, #32]
 8007fec:	f003 0301 	and.w	r3, r3, #1
 8007ff0:	2b00      	cmp	r3, #0
 8007ff2:	d07c      	beq.n	80080ee <HAL_CAN_IRQHandler+0x140>
  {
    /* Transmit Mailbox 0 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP0) != 0U)
 8007ff4:	69bb      	ldr	r3, [r7, #24]
 8007ff6:	f003 0301 	and.w	r3, r3, #1
 8007ffa:	2b00      	cmp	r3, #0
 8007ffc:	d023      	beq.n	8008046 <HAL_CAN_IRQHandler+0x98>
    {
      /* Clear the Transmission Complete flag (and TXOK0,ALST0,TERR0 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP0);
 8007ffe:	687b      	ldr	r3, [r7, #4]
 8008000:	681b      	ldr	r3, [r3, #0]
 8008002:	2201      	movs	r2, #1
 8008004:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK0) != 0U)
 8008006:	69bb      	ldr	r3, [r7, #24]
 8008008:	f003 0302 	and.w	r3, r3, #2
 800800c:	2b00      	cmp	r3, #0
 800800e:	d003      	beq.n	8008018 <HAL_CAN_IRQHandler+0x6a>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox0CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox0CompleteCallback(hcan);
 8008010:	6878      	ldr	r0, [r7, #4]
 8008012:	f000 f983 	bl	800831c <HAL_CAN_TxMailbox0CompleteCallback>
 8008016:	e016      	b.n	8008046 <HAL_CAN_IRQHandler+0x98>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST0) != 0U)
 8008018:	69bb      	ldr	r3, [r7, #24]
 800801a:	f003 0304 	and.w	r3, r3, #4
 800801e:	2b00      	cmp	r3, #0
 8008020:	d004      	beq.n	800802c <HAL_CAN_IRQHandler+0x7e>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST0;
 8008022:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008024:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
 8008028:	627b      	str	r3, [r7, #36]	; 0x24
 800802a:	e00c      	b.n	8008046 <HAL_CAN_IRQHandler+0x98>
        }
        else if ((tsrflags & CAN_TSR_TERR0) != 0U)
 800802c:	69bb      	ldr	r3, [r7, #24]
 800802e:	f003 0308 	and.w	r3, r3, #8
 8008032:	2b00      	cmp	r3, #0
 8008034:	d004      	beq.n	8008040 <HAL_CAN_IRQHandler+0x92>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR0;
 8008036:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008038:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800803c:	627b      	str	r3, [r7, #36]	; 0x24
 800803e:	e002      	b.n	8008046 <HAL_CAN_IRQHandler+0x98>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox0AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox0AbortCallback(hcan);
 8008040:	6878      	ldr	r0, [r7, #4]
 8008042:	f000 f989 	bl	8008358 <HAL_CAN_TxMailbox0AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 1 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP1) != 0U)
 8008046:	69bb      	ldr	r3, [r7, #24]
 8008048:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800804c:	2b00      	cmp	r3, #0
 800804e:	d024      	beq.n	800809a <HAL_CAN_IRQHandler+0xec>
    {
      /* Clear the Transmission Complete flag (and TXOK1,ALST1,TERR1 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP1);
 8008050:	687b      	ldr	r3, [r7, #4]
 8008052:	681b      	ldr	r3, [r3, #0]
 8008054:	f44f 7280 	mov.w	r2, #256	; 0x100
 8008058:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK1) != 0U)
 800805a:	69bb      	ldr	r3, [r7, #24]
 800805c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8008060:	2b00      	cmp	r3, #0
 8008062:	d003      	beq.n	800806c <HAL_CAN_IRQHandler+0xbe>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox1CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox1CompleteCallback(hcan);
 8008064:	6878      	ldr	r0, [r7, #4]
 8008066:	f000 f963 	bl	8008330 <HAL_CAN_TxMailbox1CompleteCallback>
 800806a:	e016      	b.n	800809a <HAL_CAN_IRQHandler+0xec>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST1) != 0U)
 800806c:	69bb      	ldr	r3, [r7, #24]
 800806e:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8008072:	2b00      	cmp	r3, #0
 8008074:	d004      	beq.n	8008080 <HAL_CAN_IRQHandler+0xd2>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST1;
 8008076:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008078:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800807c:	627b      	str	r3, [r7, #36]	; 0x24
 800807e:	e00c      	b.n	800809a <HAL_CAN_IRQHandler+0xec>
        }
        else if ((tsrflags & CAN_TSR_TERR1) != 0U)
 8008080:	69bb      	ldr	r3, [r7, #24]
 8008082:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8008086:	2b00      	cmp	r3, #0
 8008088:	d004      	beq.n	8008094 <HAL_CAN_IRQHandler+0xe6>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR1;
 800808a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800808c:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8008090:	627b      	str	r3, [r7, #36]	; 0x24
 8008092:	e002      	b.n	800809a <HAL_CAN_IRQHandler+0xec>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox1AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox1AbortCallback(hcan);
 8008094:	6878      	ldr	r0, [r7, #4]
 8008096:	f000 f969 	bl	800836c <HAL_CAN_TxMailbox1AbortCallback>
        }
      }
    }

    /* Transmit Mailbox 2 management *****************************************/
    if ((tsrflags & CAN_TSR_RQCP2) != 0U)
 800809a:	69bb      	ldr	r3, [r7, #24]
 800809c:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80080a0:	2b00      	cmp	r3, #0
 80080a2:	d024      	beq.n	80080ee <HAL_CAN_IRQHandler+0x140>
    {
      /* Clear the Transmission Complete flag (and TXOK2,ALST2,TERR2 bits) */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_RQCP2);
 80080a4:	687b      	ldr	r3, [r7, #4]
 80080a6:	681b      	ldr	r3, [r3, #0]
 80080a8:	f44f 3280 	mov.w	r2, #65536	; 0x10000
 80080ac:	609a      	str	r2, [r3, #8]

      if ((tsrflags & CAN_TSR_TXOK2) != 0U)
 80080ae:	69bb      	ldr	r3, [r7, #24]
 80080b0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80080b4:	2b00      	cmp	r3, #0
 80080b6:	d003      	beq.n	80080c0 <HAL_CAN_IRQHandler+0x112>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
        /* Call registered callback*/
        hcan->TxMailbox2CompleteCallback(hcan);
#else
        /* Call weak (surcharged) callback */
        HAL_CAN_TxMailbox2CompleteCallback(hcan);
 80080b8:	6878      	ldr	r0, [r7, #4]
 80080ba:	f000 f943 	bl	8008344 <HAL_CAN_TxMailbox2CompleteCallback>
 80080be:	e016      	b.n	80080ee <HAL_CAN_IRQHandler+0x140>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
      }
      else
      {
        if ((tsrflags & CAN_TSR_ALST2) != 0U)
 80080c0:	69bb      	ldr	r3, [r7, #24]
 80080c2:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80080c6:	2b00      	cmp	r3, #0
 80080c8:	d004      	beq.n	80080d4 <HAL_CAN_IRQHandler+0x126>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_ALST2;
 80080ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80080cc:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80080d0:	627b      	str	r3, [r7, #36]	; 0x24
 80080d2:	e00c      	b.n	80080ee <HAL_CAN_IRQHandler+0x140>
        }
        else if ((tsrflags & CAN_TSR_TERR2) != 0U)
 80080d4:	69bb      	ldr	r3, [r7, #24]
 80080d6:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80080da:	2b00      	cmp	r3, #0
 80080dc:	d004      	beq.n	80080e8 <HAL_CAN_IRQHandler+0x13a>
        {
          /* Update error code */
          errorcode |= HAL_CAN_ERROR_TX_TERR2;
 80080de:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80080e0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80080e4:	627b      	str	r3, [r7, #36]	; 0x24
 80080e6:	e002      	b.n	80080ee <HAL_CAN_IRQHandler+0x140>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
          /* Call registered callback*/
          hcan->TxMailbox2AbortCallback(hcan);
#else
          /* Call weak (surcharged) callback */
          HAL_CAN_TxMailbox2AbortCallback(hcan);
 80080e8:	6878      	ldr	r0, [r7, #4]
 80080ea:	f000 f949 	bl	8008380 <HAL_CAN_TxMailbox2AbortCallback>
      }
    }
  }

  /* Receive FIFO 0 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO0_OVERRUN) != 0U)
 80080ee:	6a3b      	ldr	r3, [r7, #32]
 80080f0:	f003 0308 	and.w	r3, r3, #8
 80080f4:	2b00      	cmp	r3, #0
 80080f6:	d00c      	beq.n	8008112 <HAL_CAN_IRQHandler+0x164>
  {
    if ((rf0rflags & CAN_RF0R_FOVR0) != 0U)
 80080f8:	697b      	ldr	r3, [r7, #20]
 80080fa:	f003 0310 	and.w	r3, r3, #16
 80080fe:	2b00      	cmp	r3, #0
 8008100:	d007      	beq.n	8008112 <HAL_CAN_IRQHandler+0x164>
    {
      /* Set CAN error code to Rx Fifo 0 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV0;
 8008102:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008104:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8008108:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO0 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV0);
 800810a:	687b      	ldr	r3, [r7, #4]
 800810c:	681b      	ldr	r3, [r3, #0]
 800810e:	2210      	movs	r2, #16
 8008110:	60da      	str	r2, [r3, #12]
    }
  }

  /* Receive FIFO 0 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO0_FULL) != 0U)
 8008112:	6a3b      	ldr	r3, [r7, #32]
 8008114:	f003 0304 	and.w	r3, r3, #4
 8008118:	2b00      	cmp	r3, #0
 800811a:	d00b      	beq.n	8008134 <HAL_CAN_IRQHandler+0x186>
  {
    if ((rf0rflags & CAN_RF0R_FULL0) != 0U)
 800811c:	697b      	ldr	r3, [r7, #20]
 800811e:	f003 0308 	and.w	r3, r3, #8
 8008122:	2b00      	cmp	r3, #0
 8008124:	d006      	beq.n	8008134 <HAL_CAN_IRQHandler+0x186>
    {
      /* Clear FIFO 0 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF0);
 8008126:	687b      	ldr	r3, [r7, #4]
 8008128:	681b      	ldr	r3, [r3, #0]
 800812a:	2208      	movs	r2, #8
 800812c:	60da      	str	r2, [r3, #12]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0FullCallback(hcan);
 800812e:	6878      	ldr	r0, [r7, #4]
 8008130:	f000 f93a 	bl	80083a8 <HAL_CAN_RxFifo0FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 0 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO0_MSG_PENDING) != 0U)
 8008134:	6a3b      	ldr	r3, [r7, #32]
 8008136:	f003 0302 	and.w	r3, r3, #2
 800813a:	2b00      	cmp	r3, #0
 800813c:	d009      	beq.n	8008152 <HAL_CAN_IRQHandler+0x1a4>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF0R & CAN_RF0R_FMP0) != 0U)
 800813e:	687b      	ldr	r3, [r7, #4]
 8008140:	681b      	ldr	r3, [r3, #0]
 8008142:	68db      	ldr	r3, [r3, #12]
 8008144:	f003 0303 	and.w	r3, r3, #3
 8008148:	2b00      	cmp	r3, #0
 800814a:	d002      	beq.n	8008152 <HAL_CAN_IRQHandler+0x1a4>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo0MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo0MsgPendingCallback(hcan);
 800814c:	6878      	ldr	r0, [r7, #4]
 800814e:	f000 f921 	bl	8008394 <HAL_CAN_RxFifo0MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 overrun interrupt management *****************************/
  if ((interrupts & CAN_IT_RX_FIFO1_OVERRUN) != 0U)
 8008152:	6a3b      	ldr	r3, [r7, #32]
 8008154:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008158:	2b00      	cmp	r3, #0
 800815a:	d00c      	beq.n	8008176 <HAL_CAN_IRQHandler+0x1c8>
  {
    if ((rf1rflags & CAN_RF1R_FOVR1) != 0U)
 800815c:	693b      	ldr	r3, [r7, #16]
 800815e:	f003 0310 	and.w	r3, r3, #16
 8008162:	2b00      	cmp	r3, #0
 8008164:	d007      	beq.n	8008176 <HAL_CAN_IRQHandler+0x1c8>
    {
      /* Set CAN error code to Rx Fifo 1 overrun error */
      errorcode |= HAL_CAN_ERROR_RX_FOV1;
 8008166:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008168:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800816c:	627b      	str	r3, [r7, #36]	; 0x24

      /* Clear FIFO1 Overrun Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FOV1);
 800816e:	687b      	ldr	r3, [r7, #4]
 8008170:	681b      	ldr	r3, [r3, #0]
 8008172:	2210      	movs	r2, #16
 8008174:	611a      	str	r2, [r3, #16]
    }
  }

  /* Receive FIFO 1 full interrupt management ********************************/
  if ((interrupts & CAN_IT_RX_FIFO1_FULL) != 0U)
 8008176:	6a3b      	ldr	r3, [r7, #32]
 8008178:	f003 0320 	and.w	r3, r3, #32
 800817c:	2b00      	cmp	r3, #0
 800817e:	d00b      	beq.n	8008198 <HAL_CAN_IRQHandler+0x1ea>
  {
    if ((rf1rflags & CAN_RF1R_FULL1) != 0U)
 8008180:	693b      	ldr	r3, [r7, #16]
 8008182:	f003 0308 	and.w	r3, r3, #8
 8008186:	2b00      	cmp	r3, #0
 8008188:	d006      	beq.n	8008198 <HAL_CAN_IRQHandler+0x1ea>
    {
      /* Clear FIFO 1 full Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_FF1);
 800818a:	687b      	ldr	r3, [r7, #4]
 800818c:	681b      	ldr	r3, [r3, #0]
 800818e:	2208      	movs	r2, #8
 8008190:	611a      	str	r2, [r3, #16]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1FullCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1FullCallback(hcan);
 8008192:	6878      	ldr	r0, [r7, #4]
 8008194:	f000 f91c 	bl	80083d0 <HAL_CAN_RxFifo1FullCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Receive FIFO 1 message pending interrupt management *********************/
  if ((interrupts & CAN_IT_RX_FIFO1_MSG_PENDING) != 0U)
 8008198:	6a3b      	ldr	r3, [r7, #32]
 800819a:	f003 0310 	and.w	r3, r3, #16
 800819e:	2b00      	cmp	r3, #0
 80081a0:	d009      	beq.n	80081b6 <HAL_CAN_IRQHandler+0x208>
  {
    /* Check if message is still pending */
    if ((hcan->Instance->RF1R & CAN_RF1R_FMP1) != 0U)
 80081a2:	687b      	ldr	r3, [r7, #4]
 80081a4:	681b      	ldr	r3, [r3, #0]
 80081a6:	691b      	ldr	r3, [r3, #16]
 80081a8:	f003 0303 	and.w	r3, r3, #3
 80081ac:	2b00      	cmp	r3, #0
 80081ae:	d002      	beq.n	80081b6 <HAL_CAN_IRQHandler+0x208>
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->RxFifo1MsgPendingCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_RxFifo1MsgPendingCallback(hcan);
 80081b0:	6878      	ldr	r0, [r7, #4]
 80081b2:	f000 f903 	bl	80083bc <HAL_CAN_RxFifo1MsgPendingCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Sleep interrupt management *********************************************/
  if ((interrupts & CAN_IT_SLEEP_ACK) != 0U)
 80081b6:	6a3b      	ldr	r3, [r7, #32]
 80081b8:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80081bc:	2b00      	cmp	r3, #0
 80081be:	d00b      	beq.n	80081d8 <HAL_CAN_IRQHandler+0x22a>
  {
    if ((msrflags & CAN_MSR_SLAKI) != 0U)
 80081c0:	69fb      	ldr	r3, [r7, #28]
 80081c2:	f003 0310 	and.w	r3, r3, #16
 80081c6:	2b00      	cmp	r3, #0
 80081c8:	d006      	beq.n	80081d8 <HAL_CAN_IRQHandler+0x22a>
    {
      /* Clear Sleep interrupt Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_SLAKI);
 80081ca:	687b      	ldr	r3, [r7, #4]
 80081cc:	681b      	ldr	r3, [r3, #0]
 80081ce:	2210      	movs	r2, #16
 80081d0:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->SleepCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_SleepCallback(hcan);
 80081d2:	6878      	ldr	r0, [r7, #4]
 80081d4:	f000 f906 	bl	80083e4 <HAL_CAN_SleepCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* WakeUp interrupt management *********************************************/
  if ((interrupts & CAN_IT_WAKEUP) != 0U)
 80081d8:	6a3b      	ldr	r3, [r7, #32]
 80081da:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80081de:	2b00      	cmp	r3, #0
 80081e0:	d00b      	beq.n	80081fa <HAL_CAN_IRQHandler+0x24c>
  {
    if ((msrflags & CAN_MSR_WKUI) != 0U)
 80081e2:	69fb      	ldr	r3, [r7, #28]
 80081e4:	f003 0308 	and.w	r3, r3, #8
 80081e8:	2b00      	cmp	r3, #0
 80081ea:	d006      	beq.n	80081fa <HAL_CAN_IRQHandler+0x24c>
    {
      /* Clear WakeUp Flag */
      __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_WKU);
 80081ec:	687b      	ldr	r3, [r7, #4]
 80081ee:	681b      	ldr	r3, [r3, #0]
 80081f0:	2208      	movs	r2, #8
 80081f2:	605a      	str	r2, [r3, #4]
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
      /* Call registered callback*/
      hcan->WakeUpFromRxMsgCallback(hcan);
#else
      /* Call weak (surcharged) callback */
      HAL_CAN_WakeUpFromRxMsgCallback(hcan);
 80081f4:	6878      	ldr	r0, [r7, #4]
 80081f6:	f000 f8ff 	bl	80083f8 <HAL_CAN_WakeUpFromRxMsgCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
    }
  }

  /* Error interrupts management *********************************************/
  if ((interrupts & CAN_IT_ERROR) != 0U)
 80081fa:	6a3b      	ldr	r3, [r7, #32]
 80081fc:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8008200:	2b00      	cmp	r3, #0
 8008202:	d07b      	beq.n	80082fc <HAL_CAN_IRQHandler+0x34e>
  {
    if ((msrflags & CAN_MSR_ERRI) != 0U)
 8008204:	69fb      	ldr	r3, [r7, #28]
 8008206:	f003 0304 	and.w	r3, r3, #4
 800820a:	2b00      	cmp	r3, #0
 800820c:	d072      	beq.n	80082f4 <HAL_CAN_IRQHandler+0x346>
    {
      /* Check Error Warning Flag */
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 800820e:	6a3b      	ldr	r3, [r7, #32]
 8008210:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8008214:	2b00      	cmp	r3, #0
 8008216:	d008      	beq.n	800822a <HAL_CAN_IRQHandler+0x27c>
          ((esrflags & CAN_ESR_EWGF) != 0U))
 8008218:	68fb      	ldr	r3, [r7, #12]
 800821a:	f003 0301 	and.w	r3, r3, #1
      if (((interrupts & CAN_IT_ERROR_WARNING) != 0U) &&
 800821e:	2b00      	cmp	r3, #0
 8008220:	d003      	beq.n	800822a <HAL_CAN_IRQHandler+0x27c>
      {
        /* Set CAN error code to Error Warning */
        errorcode |= HAL_CAN_ERROR_EWG;
 8008222:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008224:	f043 0301 	orr.w	r3, r3, #1
 8008228:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Warning Flag as read-only */
      }

      /* Check Error Passive Flag */
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 800822a:	6a3b      	ldr	r3, [r7, #32]
 800822c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8008230:	2b00      	cmp	r3, #0
 8008232:	d008      	beq.n	8008246 <HAL_CAN_IRQHandler+0x298>
          ((esrflags & CAN_ESR_EPVF) != 0U))
 8008234:	68fb      	ldr	r3, [r7, #12]
 8008236:	f003 0302 	and.w	r3, r3, #2
      if (((interrupts & CAN_IT_ERROR_PASSIVE) != 0U) &&
 800823a:	2b00      	cmp	r3, #0
 800823c:	d003      	beq.n	8008246 <HAL_CAN_IRQHandler+0x298>
      {
        /* Set CAN error code to Error Passive */
        errorcode |= HAL_CAN_ERROR_EPV;
 800823e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008240:	f043 0302 	orr.w	r3, r3, #2
 8008244:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Passive Flag as read-only */
      }

      /* Check Bus-off Flag */
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8008246:	6a3b      	ldr	r3, [r7, #32]
 8008248:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800824c:	2b00      	cmp	r3, #0
 800824e:	d008      	beq.n	8008262 <HAL_CAN_IRQHandler+0x2b4>
          ((esrflags & CAN_ESR_BOFF) != 0U))
 8008250:	68fb      	ldr	r3, [r7, #12]
 8008252:	f003 0304 	and.w	r3, r3, #4
      if (((interrupts & CAN_IT_BUSOFF) != 0U) &&
 8008256:	2b00      	cmp	r3, #0
 8008258:	d003      	beq.n	8008262 <HAL_CAN_IRQHandler+0x2b4>
      {
        /* Set CAN error code to Bus-Off */
        errorcode |= HAL_CAN_ERROR_BOF;
 800825a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800825c:	f043 0304 	orr.w	r3, r3, #4
 8008260:	627b      	str	r3, [r7, #36]	; 0x24

        /* No need for clear of Error Bus-Off as read-only */
      }

      /* Check Last Error Code Flag */
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8008262:	6a3b      	ldr	r3, [r7, #32]
 8008264:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8008268:	2b00      	cmp	r3, #0
 800826a:	d043      	beq.n	80082f4 <HAL_CAN_IRQHandler+0x346>
          ((esrflags & CAN_ESR_LEC) != 0U))
 800826c:	68fb      	ldr	r3, [r7, #12]
 800826e:	f003 0370 	and.w	r3, r3, #112	; 0x70
      if (((interrupts & CAN_IT_LAST_ERROR_CODE) != 0U) &&
 8008272:	2b00      	cmp	r3, #0
 8008274:	d03e      	beq.n	80082f4 <HAL_CAN_IRQHandler+0x346>
      {
        switch (esrflags & CAN_ESR_LEC)
 8008276:	68fb      	ldr	r3, [r7, #12]
 8008278:	f003 0370 	and.w	r3, r3, #112	; 0x70
 800827c:	2b60      	cmp	r3, #96	; 0x60
 800827e:	d02b      	beq.n	80082d8 <HAL_CAN_IRQHandler+0x32a>
 8008280:	2b60      	cmp	r3, #96	; 0x60
 8008282:	d82e      	bhi.n	80082e2 <HAL_CAN_IRQHandler+0x334>
 8008284:	2b50      	cmp	r3, #80	; 0x50
 8008286:	d022      	beq.n	80082ce <HAL_CAN_IRQHandler+0x320>
 8008288:	2b50      	cmp	r3, #80	; 0x50
 800828a:	d82a      	bhi.n	80082e2 <HAL_CAN_IRQHandler+0x334>
 800828c:	2b40      	cmp	r3, #64	; 0x40
 800828e:	d019      	beq.n	80082c4 <HAL_CAN_IRQHandler+0x316>
 8008290:	2b40      	cmp	r3, #64	; 0x40
 8008292:	d826      	bhi.n	80082e2 <HAL_CAN_IRQHandler+0x334>
 8008294:	2b30      	cmp	r3, #48	; 0x30
 8008296:	d010      	beq.n	80082ba <HAL_CAN_IRQHandler+0x30c>
 8008298:	2b30      	cmp	r3, #48	; 0x30
 800829a:	d822      	bhi.n	80082e2 <HAL_CAN_IRQHandler+0x334>
 800829c:	2b10      	cmp	r3, #16
 800829e:	d002      	beq.n	80082a6 <HAL_CAN_IRQHandler+0x2f8>
 80082a0:	2b20      	cmp	r3, #32
 80082a2:	d005      	beq.n	80082b0 <HAL_CAN_IRQHandler+0x302>
          case (CAN_ESR_LEC_2 | CAN_ESR_LEC_1):
            /* Set CAN error code to CRC error */
            errorcode |= HAL_CAN_ERROR_CRC;
            break;
          default:
            break;
 80082a4:	e01d      	b.n	80082e2 <HAL_CAN_IRQHandler+0x334>
            errorcode |= HAL_CAN_ERROR_STF;
 80082a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80082a8:	f043 0308 	orr.w	r3, r3, #8
 80082ac:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 80082ae:	e019      	b.n	80082e4 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_FOR;
 80082b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80082b2:	f043 0310 	orr.w	r3, r3, #16
 80082b6:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 80082b8:	e014      	b.n	80082e4 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_ACK;
 80082ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80082bc:	f043 0320 	orr.w	r3, r3, #32
 80082c0:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 80082c2:	e00f      	b.n	80082e4 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BR;
 80082c4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80082c6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80082ca:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 80082cc:	e00a      	b.n	80082e4 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_BD;
 80082ce:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80082d0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80082d4:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 80082d6:	e005      	b.n	80082e4 <HAL_CAN_IRQHandler+0x336>
            errorcode |= HAL_CAN_ERROR_CRC;
 80082d8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80082da:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80082de:	627b      	str	r3, [r7, #36]	; 0x24
            break;
 80082e0:	e000      	b.n	80082e4 <HAL_CAN_IRQHandler+0x336>
            break;
 80082e2:	bf00      	nop
        }

        /* Clear Last error code Flag */
        CLEAR_BIT(hcan->Instance->ESR, CAN_ESR_LEC);
 80082e4:	687b      	ldr	r3, [r7, #4]
 80082e6:	681b      	ldr	r3, [r3, #0]
 80082e8:	699a      	ldr	r2, [r3, #24]
 80082ea:	687b      	ldr	r3, [r7, #4]
 80082ec:	681b      	ldr	r3, [r3, #0]
 80082ee:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 80082f2:	619a      	str	r2, [r3, #24]
      }
    }

    /* Clear ERRI Flag */
    __HAL_CAN_CLEAR_FLAG(hcan, CAN_FLAG_ERRI);
 80082f4:	687b      	ldr	r3, [r7, #4]
 80082f6:	681b      	ldr	r3, [r3, #0]
 80082f8:	2204      	movs	r2, #4
 80082fa:	605a      	str	r2, [r3, #4]
  }

  /* Call the Error call Back in case of Errors */
  if (errorcode != HAL_CAN_ERROR_NONE)
 80082fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80082fe:	2b00      	cmp	r3, #0
 8008300:	d008      	beq.n	8008314 <HAL_CAN_IRQHandler+0x366>
  {
    /* Update error code in handle */
    hcan->ErrorCode |= errorcode;
 8008302:	687b      	ldr	r3, [r7, #4]
 8008304:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8008306:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8008308:	431a      	orrs	r2, r3
 800830a:	687b      	ldr	r3, [r7, #4]
 800830c:	625a      	str	r2, [r3, #36]	; 0x24
#if USE_HAL_CAN_REGISTER_CALLBACKS == 1
    /* Call registered callback*/
    hcan->ErrorCallback(hcan);
#else
    /* Call weak (surcharged) callback */
    HAL_CAN_ErrorCallback(hcan);
 800830e:	6878      	ldr	r0, [r7, #4]
 8008310:	f000 f87c 	bl	800840c <HAL_CAN_ErrorCallback>
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */
  }
}
 8008314:	bf00      	nop
 8008316:	3728      	adds	r7, #40	; 0x28
 8008318:	46bd      	mov	sp, r7
 800831a:	bd80      	pop	{r7, pc}

0800831c <HAL_CAN_TxMailbox0CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0CompleteCallback(CAN_HandleTypeDef *hcan)
{
 800831c:	b480      	push	{r7}
 800831e:	b083      	sub	sp, #12
 8008320:	af00      	add	r7, sp, #0
 8008322:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0CompleteCallback could be implemented in the
            user file
   */
}
 8008324:	bf00      	nop
 8008326:	370c      	adds	r7, #12
 8008328:	46bd      	mov	sp, r7
 800832a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800832e:	4770      	bx	lr

08008330 <HAL_CAN_TxMailbox1CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8008330:	b480      	push	{r7}
 8008332:	b083      	sub	sp, #12
 8008334:	af00      	add	r7, sp, #0
 8008336:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1CompleteCallback could be implemented in the
            user file
   */
}
 8008338:	bf00      	nop
 800833a:	370c      	adds	r7, #12
 800833c:	46bd      	mov	sp, r7
 800833e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008342:	4770      	bx	lr

08008344 <HAL_CAN_TxMailbox2CompleteCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2CompleteCallback(CAN_HandleTypeDef *hcan)
{
 8008344:	b480      	push	{r7}
 8008346:	b083      	sub	sp, #12
 8008348:	af00      	add	r7, sp, #0
 800834a:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2CompleteCallback could be implemented in the
            user file
   */
}
 800834c:	bf00      	nop
 800834e:	370c      	adds	r7, #12
 8008350:	46bd      	mov	sp, r7
 8008352:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008356:	4770      	bx	lr

08008358 <HAL_CAN_TxMailbox0AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox0AbortCallback(CAN_HandleTypeDef *hcan)
{
 8008358:	b480      	push	{r7}
 800835a:	b083      	sub	sp, #12
 800835c:	af00      	add	r7, sp, #0
 800835e:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox0AbortCallback could be implemented in the
            user file
   */
}
 8008360:	bf00      	nop
 8008362:	370c      	adds	r7, #12
 8008364:	46bd      	mov	sp, r7
 8008366:	f85d 7b04 	ldr.w	r7, [sp], #4
 800836a:	4770      	bx	lr

0800836c <HAL_CAN_TxMailbox1AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox1AbortCallback(CAN_HandleTypeDef *hcan)
{
 800836c:	b480      	push	{r7}
 800836e:	b083      	sub	sp, #12
 8008370:	af00      	add	r7, sp, #0
 8008372:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox1AbortCallback could be implemented in the
            user file
   */
}
 8008374:	bf00      	nop
 8008376:	370c      	adds	r7, #12
 8008378:	46bd      	mov	sp, r7
 800837a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800837e:	4770      	bx	lr

08008380 <HAL_CAN_TxMailbox2AbortCallback>:
  * @param  hcan pointer to an CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_TxMailbox2AbortCallback(CAN_HandleTypeDef *hcan)
{
 8008380:	b480      	push	{r7}
 8008382:	b083      	sub	sp, #12
 8008384:	af00      	add	r7, sp, #0
 8008386:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_TxMailbox2AbortCallback could be implemented in the
            user file
   */
}
 8008388:	bf00      	nop
 800838a:	370c      	adds	r7, #12
 800838c:	46bd      	mov	sp, r7
 800838e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008392:	4770      	bx	lr

08008394 <HAL_CAN_RxFifo0MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 8008394:	b480      	push	{r7}
 8008396:	b083      	sub	sp, #12
 8008398:	af00      	add	r7, sp, #0
 800839a:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0MsgPendingCallback could be implemented in the
            user file
   */
}
 800839c:	bf00      	nop
 800839e:	370c      	adds	r7, #12
 80083a0:	46bd      	mov	sp, r7
 80083a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083a6:	4770      	bx	lr

080083a8 <HAL_CAN_RxFifo0FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo0FullCallback(CAN_HandleTypeDef *hcan)
{
 80083a8:	b480      	push	{r7}
 80083aa:	b083      	sub	sp, #12
 80083ac:	af00      	add	r7, sp, #0
 80083ae:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo0FullCallback could be implemented in the user
            file
   */
}
 80083b0:	bf00      	nop
 80083b2:	370c      	adds	r7, #12
 80083b4:	46bd      	mov	sp, r7
 80083b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083ba:	4770      	bx	lr

080083bc <HAL_CAN_RxFifo1MsgPendingCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1MsgPendingCallback(CAN_HandleTypeDef *hcan)
{
 80083bc:	b480      	push	{r7}
 80083be:	b083      	sub	sp, #12
 80083c0:	af00      	add	r7, sp, #0
 80083c2:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1MsgPendingCallback could be implemented in the
            user file
   */
}
 80083c4:	bf00      	nop
 80083c6:	370c      	adds	r7, #12
 80083c8:	46bd      	mov	sp, r7
 80083ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083ce:	4770      	bx	lr

080083d0 <HAL_CAN_RxFifo1FullCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_RxFifo1FullCallback(CAN_HandleTypeDef *hcan)
{
 80083d0:	b480      	push	{r7}
 80083d2:	b083      	sub	sp, #12
 80083d4:	af00      	add	r7, sp, #0
 80083d6:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_RxFifo1FullCallback could be implemented in the user
            file
   */
}
 80083d8:	bf00      	nop
 80083da:	370c      	adds	r7, #12
 80083dc:	46bd      	mov	sp, r7
 80083de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083e2:	4770      	bx	lr

080083e4 <HAL_CAN_SleepCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_SleepCallback(CAN_HandleTypeDef *hcan)
{
 80083e4:	b480      	push	{r7}
 80083e6:	b083      	sub	sp, #12
 80083e8:	af00      	add	r7, sp, #0
 80083ea:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_SleepCallback could be implemented in the user file
   */
}
 80083ec:	bf00      	nop
 80083ee:	370c      	adds	r7, #12
 80083f0:	46bd      	mov	sp, r7
 80083f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80083f6:	4770      	bx	lr

080083f8 <HAL_CAN_WakeUpFromRxMsgCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_WakeUpFromRxMsgCallback(CAN_HandleTypeDef *hcan)
{
 80083f8:	b480      	push	{r7}
 80083fa:	b083      	sub	sp, #12
 80083fc:	af00      	add	r7, sp, #0
 80083fe:	6078      	str	r0, [r7, #4]

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_WakeUpFromRxMsgCallback could be implemented in the
            user file
   */
}
 8008400:	bf00      	nop
 8008402:	370c      	adds	r7, #12
 8008404:	46bd      	mov	sp, r7
 8008406:	f85d 7b04 	ldr.w	r7, [sp], #4
 800840a:	4770      	bx	lr

0800840c <HAL_CAN_ErrorCallback>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval None
  */
__weak void HAL_CAN_ErrorCallback(CAN_HandleTypeDef *hcan)
{
 800840c:	b480      	push	{r7}
 800840e:	b083      	sub	sp, #12
 8008410:	af00      	add	r7, sp, #0
 8008412:	6078      	str	r0, [r7, #4]
  UNUSED(hcan);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_CAN_ErrorCallback could be implemented in the user file
   */
}
 8008414:	bf00      	nop
 8008416:	370c      	adds	r7, #12
 8008418:	46bd      	mov	sp, r7
 800841a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800841e:	4770      	bx	lr

08008420 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8008420:	b480      	push	{r7}
 8008422:	b085      	sub	sp, #20
 8008424:	af00      	add	r7, sp, #0
 8008426:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8008428:	687b      	ldr	r3, [r7, #4]
 800842a:	f003 0307 	and.w	r3, r3, #7
 800842e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8008430:	4b0c      	ldr	r3, [pc, #48]	; (8008464 <__NVIC_SetPriorityGrouping+0x44>)
 8008432:	68db      	ldr	r3, [r3, #12]
 8008434:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8008436:	68ba      	ldr	r2, [r7, #8]
 8008438:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 800843c:	4013      	ands	r3, r2
 800843e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8008440:	68fb      	ldr	r3, [r7, #12]
 8008442:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8008444:	68bb      	ldr	r3, [r7, #8]
 8008446:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8008448:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 800844c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8008450:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8008452:	4a04      	ldr	r2, [pc, #16]	; (8008464 <__NVIC_SetPriorityGrouping+0x44>)
 8008454:	68bb      	ldr	r3, [r7, #8]
 8008456:	60d3      	str	r3, [r2, #12]
}
 8008458:	bf00      	nop
 800845a:	3714      	adds	r7, #20
 800845c:	46bd      	mov	sp, r7
 800845e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008462:	4770      	bx	lr
 8008464:	e000ed00 	.word	0xe000ed00

08008468 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8008468:	b480      	push	{r7}
 800846a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 800846c:	4b04      	ldr	r3, [pc, #16]	; (8008480 <__NVIC_GetPriorityGrouping+0x18>)
 800846e:	68db      	ldr	r3, [r3, #12]
 8008470:	0a1b      	lsrs	r3, r3, #8
 8008472:	f003 0307 	and.w	r3, r3, #7
}
 8008476:	4618      	mov	r0, r3
 8008478:	46bd      	mov	sp, r7
 800847a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800847e:	4770      	bx	lr
 8008480:	e000ed00 	.word	0xe000ed00

08008484 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8008484:	b480      	push	{r7}
 8008486:	b083      	sub	sp, #12
 8008488:	af00      	add	r7, sp, #0
 800848a:	4603      	mov	r3, r0
 800848c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800848e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8008492:	2b00      	cmp	r3, #0
 8008494:	db0b      	blt.n	80084ae <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8008496:	79fb      	ldrb	r3, [r7, #7]
 8008498:	f003 021f 	and.w	r2, r3, #31
 800849c:	4907      	ldr	r1, [pc, #28]	; (80084bc <__NVIC_EnableIRQ+0x38>)
 800849e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80084a2:	095b      	lsrs	r3, r3, #5
 80084a4:	2001      	movs	r0, #1
 80084a6:	fa00 f202 	lsl.w	r2, r0, r2
 80084aa:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 80084ae:	bf00      	nop
 80084b0:	370c      	adds	r7, #12
 80084b2:	46bd      	mov	sp, r7
 80084b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084b8:	4770      	bx	lr
 80084ba:	bf00      	nop
 80084bc:	e000e100 	.word	0xe000e100

080084c0 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80084c0:	b480      	push	{r7}
 80084c2:	b083      	sub	sp, #12
 80084c4:	af00      	add	r7, sp, #0
 80084c6:	4603      	mov	r3, r0
 80084c8:	6039      	str	r1, [r7, #0]
 80084ca:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80084cc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80084d0:	2b00      	cmp	r3, #0
 80084d2:	db0a      	blt.n	80084ea <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80084d4:	683b      	ldr	r3, [r7, #0]
 80084d6:	b2da      	uxtb	r2, r3
 80084d8:	490c      	ldr	r1, [pc, #48]	; (800850c <__NVIC_SetPriority+0x4c>)
 80084da:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80084de:	0112      	lsls	r2, r2, #4
 80084e0:	b2d2      	uxtb	r2, r2
 80084e2:	440b      	add	r3, r1
 80084e4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80084e8:	e00a      	b.n	8008500 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80084ea:	683b      	ldr	r3, [r7, #0]
 80084ec:	b2da      	uxtb	r2, r3
 80084ee:	4908      	ldr	r1, [pc, #32]	; (8008510 <__NVIC_SetPriority+0x50>)
 80084f0:	79fb      	ldrb	r3, [r7, #7]
 80084f2:	f003 030f 	and.w	r3, r3, #15
 80084f6:	3b04      	subs	r3, #4
 80084f8:	0112      	lsls	r2, r2, #4
 80084fa:	b2d2      	uxtb	r2, r2
 80084fc:	440b      	add	r3, r1
 80084fe:	761a      	strb	r2, [r3, #24]
}
 8008500:	bf00      	nop
 8008502:	370c      	adds	r7, #12
 8008504:	46bd      	mov	sp, r7
 8008506:	f85d 7b04 	ldr.w	r7, [sp], #4
 800850a:	4770      	bx	lr
 800850c:	e000e100 	.word	0xe000e100
 8008510:	e000ed00 	.word	0xe000ed00

08008514 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8008514:	b480      	push	{r7}
 8008516:	b089      	sub	sp, #36	; 0x24
 8008518:	af00      	add	r7, sp, #0
 800851a:	60f8      	str	r0, [r7, #12]
 800851c:	60b9      	str	r1, [r7, #8]
 800851e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8008520:	68fb      	ldr	r3, [r7, #12]
 8008522:	f003 0307 	and.w	r3, r3, #7
 8008526:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8008528:	69fb      	ldr	r3, [r7, #28]
 800852a:	f1c3 0307 	rsb	r3, r3, #7
 800852e:	2b04      	cmp	r3, #4
 8008530:	bf28      	it	cs
 8008532:	2304      	movcs	r3, #4
 8008534:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8008536:	69fb      	ldr	r3, [r7, #28]
 8008538:	3304      	adds	r3, #4
 800853a:	2b06      	cmp	r3, #6
 800853c:	d902      	bls.n	8008544 <NVIC_EncodePriority+0x30>
 800853e:	69fb      	ldr	r3, [r7, #28]
 8008540:	3b03      	subs	r3, #3
 8008542:	e000      	b.n	8008546 <NVIC_EncodePriority+0x32>
 8008544:	2300      	movs	r3, #0
 8008546:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8008548:	f04f 32ff 	mov.w	r2, #4294967295
 800854c:	69bb      	ldr	r3, [r7, #24]
 800854e:	fa02 f303 	lsl.w	r3, r2, r3
 8008552:	43da      	mvns	r2, r3
 8008554:	68bb      	ldr	r3, [r7, #8]
 8008556:	401a      	ands	r2, r3
 8008558:	697b      	ldr	r3, [r7, #20]
 800855a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 800855c:	f04f 31ff 	mov.w	r1, #4294967295
 8008560:	697b      	ldr	r3, [r7, #20]
 8008562:	fa01 f303 	lsl.w	r3, r1, r3
 8008566:	43d9      	mvns	r1, r3
 8008568:	687b      	ldr	r3, [r7, #4]
 800856a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800856c:	4313      	orrs	r3, r2
         );
}
 800856e:	4618      	mov	r0, r3
 8008570:	3724      	adds	r7, #36	; 0x24
 8008572:	46bd      	mov	sp, r7
 8008574:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008578:	4770      	bx	lr
	...

0800857c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 800857c:	b580      	push	{r7, lr}
 800857e:	b082      	sub	sp, #8
 8008580:	af00      	add	r7, sp, #0
 8008582:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8008584:	687b      	ldr	r3, [r7, #4]
 8008586:	3b01      	subs	r3, #1
 8008588:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 800858c:	d301      	bcc.n	8008592 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800858e:	2301      	movs	r3, #1
 8008590:	e00f      	b.n	80085b2 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8008592:	4a0a      	ldr	r2, [pc, #40]	; (80085bc <SysTick_Config+0x40>)
 8008594:	687b      	ldr	r3, [r7, #4]
 8008596:	3b01      	subs	r3, #1
 8008598:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800859a:	210f      	movs	r1, #15
 800859c:	f04f 30ff 	mov.w	r0, #4294967295
 80085a0:	f7ff ff8e 	bl	80084c0 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 80085a4:	4b05      	ldr	r3, [pc, #20]	; (80085bc <SysTick_Config+0x40>)
 80085a6:	2200      	movs	r2, #0
 80085a8:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80085aa:	4b04      	ldr	r3, [pc, #16]	; (80085bc <SysTick_Config+0x40>)
 80085ac:	2207      	movs	r2, #7
 80085ae:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80085b0:	2300      	movs	r3, #0
}
 80085b2:	4618      	mov	r0, r3
 80085b4:	3708      	adds	r7, #8
 80085b6:	46bd      	mov	sp, r7
 80085b8:	bd80      	pop	{r7, pc}
 80085ba:	bf00      	nop
 80085bc:	e000e010 	.word	0xe000e010

080085c0 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80085c0:	b580      	push	{r7, lr}
 80085c2:	b082      	sub	sp, #8
 80085c4:	af00      	add	r7, sp, #0
 80085c6:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80085c8:	6878      	ldr	r0, [r7, #4]
 80085ca:	f7ff ff29 	bl	8008420 <__NVIC_SetPriorityGrouping>
}
 80085ce:	bf00      	nop
 80085d0:	3708      	adds	r7, #8
 80085d2:	46bd      	mov	sp, r7
 80085d4:	bd80      	pop	{r7, pc}

080085d6 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80085d6:	b580      	push	{r7, lr}
 80085d8:	b086      	sub	sp, #24
 80085da:	af00      	add	r7, sp, #0
 80085dc:	4603      	mov	r3, r0
 80085de:	60b9      	str	r1, [r7, #8]
 80085e0:	607a      	str	r2, [r7, #4]
 80085e2:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80085e4:	2300      	movs	r3, #0
 80085e6:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80085e8:	f7ff ff3e 	bl	8008468 <__NVIC_GetPriorityGrouping>
 80085ec:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80085ee:	687a      	ldr	r2, [r7, #4]
 80085f0:	68b9      	ldr	r1, [r7, #8]
 80085f2:	6978      	ldr	r0, [r7, #20]
 80085f4:	f7ff ff8e 	bl	8008514 <NVIC_EncodePriority>
 80085f8:	4602      	mov	r2, r0
 80085fa:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80085fe:	4611      	mov	r1, r2
 8008600:	4618      	mov	r0, r3
 8008602:	f7ff ff5d 	bl	80084c0 <__NVIC_SetPriority>
}
 8008606:	bf00      	nop
 8008608:	3718      	adds	r7, #24
 800860a:	46bd      	mov	sp, r7
 800860c:	bd80      	pop	{r7, pc}

0800860e <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800860e:	b580      	push	{r7, lr}
 8008610:	b082      	sub	sp, #8
 8008612:	af00      	add	r7, sp, #0
 8008614:	4603      	mov	r3, r0
 8008616:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8008618:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800861c:	4618      	mov	r0, r3
 800861e:	f7ff ff31 	bl	8008484 <__NVIC_EnableIRQ>
}
 8008622:	bf00      	nop
 8008624:	3708      	adds	r7, #8
 8008626:	46bd      	mov	sp, r7
 8008628:	bd80      	pop	{r7, pc}

0800862a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800862a:	b580      	push	{r7, lr}
 800862c:	b082      	sub	sp, #8
 800862e:	af00      	add	r7, sp, #0
 8008630:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8008632:	6878      	ldr	r0, [r7, #4]
 8008634:	f7ff ffa2 	bl	800857c <SysTick_Config>
 8008638:	4603      	mov	r3, r0
}
 800863a:	4618      	mov	r0, r3
 800863c:	3708      	adds	r7, #8
 800863e:	46bd      	mov	sp, r7
 8008640:	bd80      	pop	{r7, pc}

08008642 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8008642:	b580      	push	{r7, lr}
 8008644:	b084      	sub	sp, #16
 8008646:	af00      	add	r7, sp, #0
 8008648:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 800864a:	687b      	ldr	r3, [r7, #4]
 800864c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800864e:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8008650:	f7fe fc4e 	bl	8006ef0 <HAL_GetTick>
 8008654:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8008656:	687b      	ldr	r3, [r7, #4]
 8008658:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800865c:	b2db      	uxtb	r3, r3
 800865e:	2b02      	cmp	r3, #2
 8008660:	d008      	beq.n	8008674 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8008662:	687b      	ldr	r3, [r7, #4]
 8008664:	2280      	movs	r2, #128	; 0x80
 8008666:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8008668:	687b      	ldr	r3, [r7, #4]
 800866a:	2200      	movs	r2, #0
 800866c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8008670:	2301      	movs	r3, #1
 8008672:	e052      	b.n	800871a <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8008674:	687b      	ldr	r3, [r7, #4]
 8008676:	681b      	ldr	r3, [r3, #0]
 8008678:	681a      	ldr	r2, [r3, #0]
 800867a:	687b      	ldr	r3, [r7, #4]
 800867c:	681b      	ldr	r3, [r3, #0]
 800867e:	f022 0216 	bic.w	r2, r2, #22
 8008682:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8008684:	687b      	ldr	r3, [r7, #4]
 8008686:	681b      	ldr	r3, [r3, #0]
 8008688:	695a      	ldr	r2, [r3, #20]
 800868a:	687b      	ldr	r3, [r7, #4]
 800868c:	681b      	ldr	r3, [r3, #0]
 800868e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8008692:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8008694:	687b      	ldr	r3, [r7, #4]
 8008696:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008698:	2b00      	cmp	r3, #0
 800869a:	d103      	bne.n	80086a4 <HAL_DMA_Abort+0x62>
 800869c:	687b      	ldr	r3, [r7, #4]
 800869e:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80086a0:	2b00      	cmp	r3, #0
 80086a2:	d007      	beq.n	80086b4 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 80086a4:	687b      	ldr	r3, [r7, #4]
 80086a6:	681b      	ldr	r3, [r3, #0]
 80086a8:	681a      	ldr	r2, [r3, #0]
 80086aa:	687b      	ldr	r3, [r7, #4]
 80086ac:	681b      	ldr	r3, [r3, #0]
 80086ae:	f022 0208 	bic.w	r2, r2, #8
 80086b2:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80086b4:	687b      	ldr	r3, [r7, #4]
 80086b6:	681b      	ldr	r3, [r3, #0]
 80086b8:	681a      	ldr	r2, [r3, #0]
 80086ba:	687b      	ldr	r3, [r7, #4]
 80086bc:	681b      	ldr	r3, [r3, #0]
 80086be:	f022 0201 	bic.w	r2, r2, #1
 80086c2:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80086c4:	e013      	b.n	80086ee <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80086c6:	f7fe fc13 	bl	8006ef0 <HAL_GetTick>
 80086ca:	4602      	mov	r2, r0
 80086cc:	68bb      	ldr	r3, [r7, #8]
 80086ce:	1ad3      	subs	r3, r2, r3
 80086d0:	2b05      	cmp	r3, #5
 80086d2:	d90c      	bls.n	80086ee <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80086d4:	687b      	ldr	r3, [r7, #4]
 80086d6:	2220      	movs	r2, #32
 80086d8:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80086da:	687b      	ldr	r3, [r7, #4]
 80086dc:	2200      	movs	r2, #0
 80086de:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 80086e2:	687b      	ldr	r3, [r7, #4]
 80086e4:	2203      	movs	r2, #3
 80086e6:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_TIMEOUT;
 80086ea:	2303      	movs	r3, #3
 80086ec:	e015      	b.n	800871a <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80086ee:	687b      	ldr	r3, [r7, #4]
 80086f0:	681b      	ldr	r3, [r3, #0]
 80086f2:	681b      	ldr	r3, [r3, #0]
 80086f4:	f003 0301 	and.w	r3, r3, #1
 80086f8:	2b00      	cmp	r3, #0
 80086fa:	d1e4      	bne.n	80086c6 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80086fc:	687b      	ldr	r3, [r7, #4]
 80086fe:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8008700:	223f      	movs	r2, #63	; 0x3f
 8008702:	409a      	lsls	r2, r3
 8008704:	68fb      	ldr	r3, [r7, #12]
 8008706:	609a      	str	r2, [r3, #8]
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8008708:	687b      	ldr	r3, [r7, #4]
 800870a:	2200      	movs	r2, #0
 800870c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8008710:	687b      	ldr	r3, [r7, #4]
 8008712:	2201      	movs	r2, #1
 8008714:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
  }
  return HAL_OK;
 8008718:	2300      	movs	r3, #0
}
 800871a:	4618      	mov	r0, r3
 800871c:	3710      	adds	r7, #16
 800871e:	46bd      	mov	sp, r7
 8008720:	bd80      	pop	{r7, pc}

08008722 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8008722:	b480      	push	{r7}
 8008724:	b083      	sub	sp, #12
 8008726:	af00      	add	r7, sp, #0
 8008728:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800872a:	687b      	ldr	r3, [r7, #4]
 800872c:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8008730:	b2db      	uxtb	r3, r3
 8008732:	2b02      	cmp	r3, #2
 8008734:	d004      	beq.n	8008740 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8008736:	687b      	ldr	r3, [r7, #4]
 8008738:	2280      	movs	r2, #128	; 0x80
 800873a:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 800873c:	2301      	movs	r3, #1
 800873e:	e00c      	b.n	800875a <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8008740:	687b      	ldr	r3, [r7, #4]
 8008742:	2205      	movs	r2, #5
 8008744:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8008748:	687b      	ldr	r3, [r7, #4]
 800874a:	681b      	ldr	r3, [r3, #0]
 800874c:	681a      	ldr	r2, [r3, #0]
 800874e:	687b      	ldr	r3, [r7, #4]
 8008750:	681b      	ldr	r3, [r3, #0]
 8008752:	f022 0201 	bic.w	r2, r2, #1
 8008756:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8008758:	2300      	movs	r3, #0
}
 800875a:	4618      	mov	r0, r3
 800875c:	370c      	adds	r7, #12
 800875e:	46bd      	mov	sp, r7
 8008760:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008764:	4770      	bx	lr
	...

08008768 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8008768:	b480      	push	{r7}
 800876a:	b089      	sub	sp, #36	; 0x24
 800876c:	af00      	add	r7, sp, #0
 800876e:	6078      	str	r0, [r7, #4]
 8008770:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8008772:	2300      	movs	r3, #0
 8008774:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8008776:	2300      	movs	r3, #0
 8008778:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 800877a:	2300      	movs	r3, #0
 800877c:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 800877e:	2300      	movs	r3, #0
 8008780:	61fb      	str	r3, [r7, #28]
 8008782:	e165      	b.n	8008a50 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8008784:	2201      	movs	r2, #1
 8008786:	69fb      	ldr	r3, [r7, #28]
 8008788:	fa02 f303 	lsl.w	r3, r2, r3
 800878c:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800878e:	683b      	ldr	r3, [r7, #0]
 8008790:	681b      	ldr	r3, [r3, #0]
 8008792:	697a      	ldr	r2, [r7, #20]
 8008794:	4013      	ands	r3, r2
 8008796:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8008798:	693a      	ldr	r2, [r7, #16]
 800879a:	697b      	ldr	r3, [r7, #20]
 800879c:	429a      	cmp	r2, r3
 800879e:	f040 8154 	bne.w	8008a4a <HAL_GPIO_Init+0x2e2>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80087a2:	683b      	ldr	r3, [r7, #0]
 80087a4:	685b      	ldr	r3, [r3, #4]
 80087a6:	f003 0303 	and.w	r3, r3, #3
 80087aa:	2b01      	cmp	r3, #1
 80087ac:	d005      	beq.n	80087ba <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80087ae:	683b      	ldr	r3, [r7, #0]
 80087b0:	685b      	ldr	r3, [r3, #4]
 80087b2:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 80087b6:	2b02      	cmp	r3, #2
 80087b8:	d130      	bne.n	800881c <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 80087ba:	687b      	ldr	r3, [r7, #4]
 80087bc:	689b      	ldr	r3, [r3, #8]
 80087be:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 80087c0:	69fb      	ldr	r3, [r7, #28]
 80087c2:	005b      	lsls	r3, r3, #1
 80087c4:	2203      	movs	r2, #3
 80087c6:	fa02 f303 	lsl.w	r3, r2, r3
 80087ca:	43db      	mvns	r3, r3
 80087cc:	69ba      	ldr	r2, [r7, #24]
 80087ce:	4013      	ands	r3, r2
 80087d0:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 80087d2:	683b      	ldr	r3, [r7, #0]
 80087d4:	68da      	ldr	r2, [r3, #12]
 80087d6:	69fb      	ldr	r3, [r7, #28]
 80087d8:	005b      	lsls	r3, r3, #1
 80087da:	fa02 f303 	lsl.w	r3, r2, r3
 80087de:	69ba      	ldr	r2, [r7, #24]
 80087e0:	4313      	orrs	r3, r2
 80087e2:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 80087e4:	687b      	ldr	r3, [r7, #4]
 80087e6:	69ba      	ldr	r2, [r7, #24]
 80087e8:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80087ea:	687b      	ldr	r3, [r7, #4]
 80087ec:	685b      	ldr	r3, [r3, #4]
 80087ee:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80087f0:	2201      	movs	r2, #1
 80087f2:	69fb      	ldr	r3, [r7, #28]
 80087f4:	fa02 f303 	lsl.w	r3, r2, r3
 80087f8:	43db      	mvns	r3, r3
 80087fa:	69ba      	ldr	r2, [r7, #24]
 80087fc:	4013      	ands	r3, r2
 80087fe:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8008800:	683b      	ldr	r3, [r7, #0]
 8008802:	685b      	ldr	r3, [r3, #4]
 8008804:	091b      	lsrs	r3, r3, #4
 8008806:	f003 0201 	and.w	r2, r3, #1
 800880a:	69fb      	ldr	r3, [r7, #28]
 800880c:	fa02 f303 	lsl.w	r3, r2, r3
 8008810:	69ba      	ldr	r2, [r7, #24]
 8008812:	4313      	orrs	r3, r2
 8008814:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8008816:	687b      	ldr	r3, [r7, #4]
 8008818:	69ba      	ldr	r2, [r7, #24]
 800881a:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 800881c:	683b      	ldr	r3, [r7, #0]
 800881e:	685b      	ldr	r3, [r3, #4]
 8008820:	f003 0303 	and.w	r3, r3, #3
 8008824:	2b03      	cmp	r3, #3
 8008826:	d017      	beq.n	8008858 <HAL_GPIO_Init+0xf0>
      {
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8008828:	687b      	ldr	r3, [r7, #4]
 800882a:	68db      	ldr	r3, [r3, #12]
 800882c:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 800882e:	69fb      	ldr	r3, [r7, #28]
 8008830:	005b      	lsls	r3, r3, #1
 8008832:	2203      	movs	r2, #3
 8008834:	fa02 f303 	lsl.w	r3, r2, r3
 8008838:	43db      	mvns	r3, r3
 800883a:	69ba      	ldr	r2, [r7, #24]
 800883c:	4013      	ands	r3, r2
 800883e:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8008840:	683b      	ldr	r3, [r7, #0]
 8008842:	689a      	ldr	r2, [r3, #8]
 8008844:	69fb      	ldr	r3, [r7, #28]
 8008846:	005b      	lsls	r3, r3, #1
 8008848:	fa02 f303 	lsl.w	r3, r2, r3
 800884c:	69ba      	ldr	r2, [r7, #24]
 800884e:	4313      	orrs	r3, r2
 8008850:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8008852:	687b      	ldr	r3, [r7, #4]
 8008854:	69ba      	ldr	r2, [r7, #24]
 8008856:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8008858:	683b      	ldr	r3, [r7, #0]
 800885a:	685b      	ldr	r3, [r3, #4]
 800885c:	f003 0303 	and.w	r3, r3, #3
 8008860:	2b02      	cmp	r3, #2
 8008862:	d123      	bne.n	80088ac <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8008864:	69fb      	ldr	r3, [r7, #28]
 8008866:	08da      	lsrs	r2, r3, #3
 8008868:	687b      	ldr	r3, [r7, #4]
 800886a:	3208      	adds	r2, #8
 800886c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008870:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8008872:	69fb      	ldr	r3, [r7, #28]
 8008874:	f003 0307 	and.w	r3, r3, #7
 8008878:	009b      	lsls	r3, r3, #2
 800887a:	220f      	movs	r2, #15
 800887c:	fa02 f303 	lsl.w	r3, r2, r3
 8008880:	43db      	mvns	r3, r3
 8008882:	69ba      	ldr	r2, [r7, #24]
 8008884:	4013      	ands	r3, r2
 8008886:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8008888:	683b      	ldr	r3, [r7, #0]
 800888a:	691a      	ldr	r2, [r3, #16]
 800888c:	69fb      	ldr	r3, [r7, #28]
 800888e:	f003 0307 	and.w	r3, r3, #7
 8008892:	009b      	lsls	r3, r3, #2
 8008894:	fa02 f303 	lsl.w	r3, r2, r3
 8008898:	69ba      	ldr	r2, [r7, #24]
 800889a:	4313      	orrs	r3, r2
 800889c:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 800889e:	69fb      	ldr	r3, [r7, #28]
 80088a0:	08da      	lsrs	r2, r3, #3
 80088a2:	687b      	ldr	r3, [r7, #4]
 80088a4:	3208      	adds	r2, #8
 80088a6:	69b9      	ldr	r1, [r7, #24]
 80088a8:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 80088ac:	687b      	ldr	r3, [r7, #4]
 80088ae:	681b      	ldr	r3, [r3, #0]
 80088b0:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 80088b2:	69fb      	ldr	r3, [r7, #28]
 80088b4:	005b      	lsls	r3, r3, #1
 80088b6:	2203      	movs	r2, #3
 80088b8:	fa02 f303 	lsl.w	r3, r2, r3
 80088bc:	43db      	mvns	r3, r3
 80088be:	69ba      	ldr	r2, [r7, #24]
 80088c0:	4013      	ands	r3, r2
 80088c2:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 80088c4:	683b      	ldr	r3, [r7, #0]
 80088c6:	685b      	ldr	r3, [r3, #4]
 80088c8:	f003 0203 	and.w	r2, r3, #3
 80088cc:	69fb      	ldr	r3, [r7, #28]
 80088ce:	005b      	lsls	r3, r3, #1
 80088d0:	fa02 f303 	lsl.w	r3, r2, r3
 80088d4:	69ba      	ldr	r2, [r7, #24]
 80088d6:	4313      	orrs	r3, r2
 80088d8:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 80088da:	687b      	ldr	r3, [r7, #4]
 80088dc:	69ba      	ldr	r2, [r7, #24]
 80088de:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 80088e0:	683b      	ldr	r3, [r7, #0]
 80088e2:	685b      	ldr	r3, [r3, #4]
 80088e4:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80088e8:	2b00      	cmp	r3, #0
 80088ea:	f000 80ae 	beq.w	8008a4a <HAL_GPIO_Init+0x2e2>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80088ee:	2300      	movs	r3, #0
 80088f0:	60fb      	str	r3, [r7, #12]
 80088f2:	4b5d      	ldr	r3, [pc, #372]	; (8008a68 <HAL_GPIO_Init+0x300>)
 80088f4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80088f6:	4a5c      	ldr	r2, [pc, #368]	; (8008a68 <HAL_GPIO_Init+0x300>)
 80088f8:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80088fc:	6453      	str	r3, [r2, #68]	; 0x44
 80088fe:	4b5a      	ldr	r3, [pc, #360]	; (8008a68 <HAL_GPIO_Init+0x300>)
 8008900:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8008902:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8008906:	60fb      	str	r3, [r7, #12]
 8008908:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 800890a:	4a58      	ldr	r2, [pc, #352]	; (8008a6c <HAL_GPIO_Init+0x304>)
 800890c:	69fb      	ldr	r3, [r7, #28]
 800890e:	089b      	lsrs	r3, r3, #2
 8008910:	3302      	adds	r3, #2
 8008912:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8008916:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8008918:	69fb      	ldr	r3, [r7, #28]
 800891a:	f003 0303 	and.w	r3, r3, #3
 800891e:	009b      	lsls	r3, r3, #2
 8008920:	220f      	movs	r2, #15
 8008922:	fa02 f303 	lsl.w	r3, r2, r3
 8008926:	43db      	mvns	r3, r3
 8008928:	69ba      	ldr	r2, [r7, #24]
 800892a:	4013      	ands	r3, r2
 800892c:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800892e:	687b      	ldr	r3, [r7, #4]
 8008930:	4a4f      	ldr	r2, [pc, #316]	; (8008a70 <HAL_GPIO_Init+0x308>)
 8008932:	4293      	cmp	r3, r2
 8008934:	d025      	beq.n	8008982 <HAL_GPIO_Init+0x21a>
 8008936:	687b      	ldr	r3, [r7, #4]
 8008938:	4a4e      	ldr	r2, [pc, #312]	; (8008a74 <HAL_GPIO_Init+0x30c>)
 800893a:	4293      	cmp	r3, r2
 800893c:	d01f      	beq.n	800897e <HAL_GPIO_Init+0x216>
 800893e:	687b      	ldr	r3, [r7, #4]
 8008940:	4a4d      	ldr	r2, [pc, #308]	; (8008a78 <HAL_GPIO_Init+0x310>)
 8008942:	4293      	cmp	r3, r2
 8008944:	d019      	beq.n	800897a <HAL_GPIO_Init+0x212>
 8008946:	687b      	ldr	r3, [r7, #4]
 8008948:	4a4c      	ldr	r2, [pc, #304]	; (8008a7c <HAL_GPIO_Init+0x314>)
 800894a:	4293      	cmp	r3, r2
 800894c:	d013      	beq.n	8008976 <HAL_GPIO_Init+0x20e>
 800894e:	687b      	ldr	r3, [r7, #4]
 8008950:	4a4b      	ldr	r2, [pc, #300]	; (8008a80 <HAL_GPIO_Init+0x318>)
 8008952:	4293      	cmp	r3, r2
 8008954:	d00d      	beq.n	8008972 <HAL_GPIO_Init+0x20a>
 8008956:	687b      	ldr	r3, [r7, #4]
 8008958:	4a4a      	ldr	r2, [pc, #296]	; (8008a84 <HAL_GPIO_Init+0x31c>)
 800895a:	4293      	cmp	r3, r2
 800895c:	d007      	beq.n	800896e <HAL_GPIO_Init+0x206>
 800895e:	687b      	ldr	r3, [r7, #4]
 8008960:	4a49      	ldr	r2, [pc, #292]	; (8008a88 <HAL_GPIO_Init+0x320>)
 8008962:	4293      	cmp	r3, r2
 8008964:	d101      	bne.n	800896a <HAL_GPIO_Init+0x202>
 8008966:	2306      	movs	r3, #6
 8008968:	e00c      	b.n	8008984 <HAL_GPIO_Init+0x21c>
 800896a:	2307      	movs	r3, #7
 800896c:	e00a      	b.n	8008984 <HAL_GPIO_Init+0x21c>
 800896e:	2305      	movs	r3, #5
 8008970:	e008      	b.n	8008984 <HAL_GPIO_Init+0x21c>
 8008972:	2304      	movs	r3, #4
 8008974:	e006      	b.n	8008984 <HAL_GPIO_Init+0x21c>
 8008976:	2303      	movs	r3, #3
 8008978:	e004      	b.n	8008984 <HAL_GPIO_Init+0x21c>
 800897a:	2302      	movs	r3, #2
 800897c:	e002      	b.n	8008984 <HAL_GPIO_Init+0x21c>
 800897e:	2301      	movs	r3, #1
 8008980:	e000      	b.n	8008984 <HAL_GPIO_Init+0x21c>
 8008982:	2300      	movs	r3, #0
 8008984:	69fa      	ldr	r2, [r7, #28]
 8008986:	f002 0203 	and.w	r2, r2, #3
 800898a:	0092      	lsls	r2, r2, #2
 800898c:	4093      	lsls	r3, r2
 800898e:	69ba      	ldr	r2, [r7, #24]
 8008990:	4313      	orrs	r3, r2
 8008992:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8008994:	4935      	ldr	r1, [pc, #212]	; (8008a6c <HAL_GPIO_Init+0x304>)
 8008996:	69fb      	ldr	r3, [r7, #28]
 8008998:	089b      	lsrs	r3, r3, #2
 800899a:	3302      	adds	r3, #2
 800899c:	69ba      	ldr	r2, [r7, #24]
 800899e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80089a2:	4b3a      	ldr	r3, [pc, #232]	; (8008a8c <HAL_GPIO_Init+0x324>)
 80089a4:	681b      	ldr	r3, [r3, #0]
 80089a6:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80089a8:	693b      	ldr	r3, [r7, #16]
 80089aa:	43db      	mvns	r3, r3
 80089ac:	69ba      	ldr	r2, [r7, #24]
 80089ae:	4013      	ands	r3, r2
 80089b0:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 80089b2:	683b      	ldr	r3, [r7, #0]
 80089b4:	685b      	ldr	r3, [r3, #4]
 80089b6:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80089ba:	2b00      	cmp	r3, #0
 80089bc:	d003      	beq.n	80089c6 <HAL_GPIO_Init+0x25e>
        {
          temp |= iocurrent;
 80089be:	69ba      	ldr	r2, [r7, #24]
 80089c0:	693b      	ldr	r3, [r7, #16]
 80089c2:	4313      	orrs	r3, r2
 80089c4:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80089c6:	4a31      	ldr	r2, [pc, #196]	; (8008a8c <HAL_GPIO_Init+0x324>)
 80089c8:	69bb      	ldr	r3, [r7, #24]
 80089ca:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 80089cc:	4b2f      	ldr	r3, [pc, #188]	; (8008a8c <HAL_GPIO_Init+0x324>)
 80089ce:	685b      	ldr	r3, [r3, #4]
 80089d0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80089d2:	693b      	ldr	r3, [r7, #16]
 80089d4:	43db      	mvns	r3, r3
 80089d6:	69ba      	ldr	r2, [r7, #24]
 80089d8:	4013      	ands	r3, r2
 80089da:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 80089dc:	683b      	ldr	r3, [r7, #0]
 80089de:	685b      	ldr	r3, [r3, #4]
 80089e0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80089e4:	2b00      	cmp	r3, #0
 80089e6:	d003      	beq.n	80089f0 <HAL_GPIO_Init+0x288>
        {
          temp |= iocurrent;
 80089e8:	69ba      	ldr	r2, [r7, #24]
 80089ea:	693b      	ldr	r3, [r7, #16]
 80089ec:	4313      	orrs	r3, r2
 80089ee:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80089f0:	4a26      	ldr	r2, [pc, #152]	; (8008a8c <HAL_GPIO_Init+0x324>)
 80089f2:	69bb      	ldr	r3, [r7, #24]
 80089f4:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 80089f6:	4b25      	ldr	r3, [pc, #148]	; (8008a8c <HAL_GPIO_Init+0x324>)
 80089f8:	689b      	ldr	r3, [r3, #8]
 80089fa:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80089fc:	693b      	ldr	r3, [r7, #16]
 80089fe:	43db      	mvns	r3, r3
 8008a00:	69ba      	ldr	r2, [r7, #24]
 8008a02:	4013      	ands	r3, r2
 8008a04:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8008a06:	683b      	ldr	r3, [r7, #0]
 8008a08:	685b      	ldr	r3, [r3, #4]
 8008a0a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8008a0e:	2b00      	cmp	r3, #0
 8008a10:	d003      	beq.n	8008a1a <HAL_GPIO_Init+0x2b2>
        {
          temp |= iocurrent;
 8008a12:	69ba      	ldr	r2, [r7, #24]
 8008a14:	693b      	ldr	r3, [r7, #16]
 8008a16:	4313      	orrs	r3, r2
 8008a18:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8008a1a:	4a1c      	ldr	r2, [pc, #112]	; (8008a8c <HAL_GPIO_Init+0x324>)
 8008a1c:	69bb      	ldr	r3, [r7, #24]
 8008a1e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8008a20:	4b1a      	ldr	r3, [pc, #104]	; (8008a8c <HAL_GPIO_Init+0x324>)
 8008a22:	68db      	ldr	r3, [r3, #12]
 8008a24:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8008a26:	693b      	ldr	r3, [r7, #16]
 8008a28:	43db      	mvns	r3, r3
 8008a2a:	69ba      	ldr	r2, [r7, #24]
 8008a2c:	4013      	ands	r3, r2
 8008a2e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8008a30:	683b      	ldr	r3, [r7, #0]
 8008a32:	685b      	ldr	r3, [r3, #4]
 8008a34:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8008a38:	2b00      	cmp	r3, #0
 8008a3a:	d003      	beq.n	8008a44 <HAL_GPIO_Init+0x2dc>
        {
          temp |= iocurrent;
 8008a3c:	69ba      	ldr	r2, [r7, #24]
 8008a3e:	693b      	ldr	r3, [r7, #16]
 8008a40:	4313      	orrs	r3, r2
 8008a42:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8008a44:	4a11      	ldr	r2, [pc, #68]	; (8008a8c <HAL_GPIO_Init+0x324>)
 8008a46:	69bb      	ldr	r3, [r7, #24]
 8008a48:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8008a4a:	69fb      	ldr	r3, [r7, #28]
 8008a4c:	3301      	adds	r3, #1
 8008a4e:	61fb      	str	r3, [r7, #28]
 8008a50:	69fb      	ldr	r3, [r7, #28]
 8008a52:	2b0f      	cmp	r3, #15
 8008a54:	f67f ae96 	bls.w	8008784 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8008a58:	bf00      	nop
 8008a5a:	bf00      	nop
 8008a5c:	3724      	adds	r7, #36	; 0x24
 8008a5e:	46bd      	mov	sp, r7
 8008a60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a64:	4770      	bx	lr
 8008a66:	bf00      	nop
 8008a68:	40023800 	.word	0x40023800
 8008a6c:	40013800 	.word	0x40013800
 8008a70:	40020000 	.word	0x40020000
 8008a74:	40020400 	.word	0x40020400
 8008a78:	40020800 	.word	0x40020800
 8008a7c:	40020c00 	.word	0x40020c00
 8008a80:	40021000 	.word	0x40021000
 8008a84:	40021400 	.word	0x40021400
 8008a88:	40021800 	.word	0x40021800
 8008a8c:	40013c00 	.word	0x40013c00

08008a90 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8008a90:	b480      	push	{r7}
 8008a92:	b085      	sub	sp, #20
 8008a94:	af00      	add	r7, sp, #0
 8008a96:	6078      	str	r0, [r7, #4]
 8008a98:	460b      	mov	r3, r1
 8008a9a:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8008a9c:	687b      	ldr	r3, [r7, #4]
 8008a9e:	691a      	ldr	r2, [r3, #16]
 8008aa0:	887b      	ldrh	r3, [r7, #2]
 8008aa2:	4013      	ands	r3, r2
 8008aa4:	2b00      	cmp	r3, #0
 8008aa6:	d002      	beq.n	8008aae <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8008aa8:	2301      	movs	r3, #1
 8008aaa:	73fb      	strb	r3, [r7, #15]
 8008aac:	e001      	b.n	8008ab2 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8008aae:	2300      	movs	r3, #0
 8008ab0:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8008ab2:	7bfb      	ldrb	r3, [r7, #15]
}
 8008ab4:	4618      	mov	r0, r3
 8008ab6:	3714      	adds	r7, #20
 8008ab8:	46bd      	mov	sp, r7
 8008aba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008abe:	4770      	bx	lr

08008ac0 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8008ac0:	b480      	push	{r7}
 8008ac2:	b083      	sub	sp, #12
 8008ac4:	af00      	add	r7, sp, #0
 8008ac6:	6078      	str	r0, [r7, #4]
 8008ac8:	460b      	mov	r3, r1
 8008aca:	807b      	strh	r3, [r7, #2]
 8008acc:	4613      	mov	r3, r2
 8008ace:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8008ad0:	787b      	ldrb	r3, [r7, #1]
 8008ad2:	2b00      	cmp	r3, #0
 8008ad4:	d003      	beq.n	8008ade <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8008ad6:	887a      	ldrh	r2, [r7, #2]
 8008ad8:	687b      	ldr	r3, [r7, #4]
 8008ada:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8008adc:	e003      	b.n	8008ae6 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8008ade:	887b      	ldrh	r3, [r7, #2]
 8008ae0:	041a      	lsls	r2, r3, #16
 8008ae2:	687b      	ldr	r3, [r7, #4]
 8008ae4:	619a      	str	r2, [r3, #24]
}
 8008ae6:	bf00      	nop
 8008ae8:	370c      	adds	r7, #12
 8008aea:	46bd      	mov	sp, r7
 8008aec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008af0:	4770      	bx	lr
	...

08008af4 <HAL_PWREx_EnableOverDrive>:
  *         During the Over-drive switch activation, no peripheral clocks should be enabled.   
  *         The peripheral clocks must be enabled once the Over-drive mode is activated.   
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PWREx_EnableOverDrive(void)
{
 8008af4:	b580      	push	{r7, lr}
 8008af6:	b082      	sub	sp, #8
 8008af8:	af00      	add	r7, sp, #0
  uint32_t tickstart = 0U;
 8008afa:	2300      	movs	r3, #0
 8008afc:	607b      	str	r3, [r7, #4]

  __HAL_RCC_PWR_CLK_ENABLE();
 8008afe:	2300      	movs	r3, #0
 8008b00:	603b      	str	r3, [r7, #0]
 8008b02:	4b20      	ldr	r3, [pc, #128]	; (8008b84 <HAL_PWREx_EnableOverDrive+0x90>)
 8008b04:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008b06:	4a1f      	ldr	r2, [pc, #124]	; (8008b84 <HAL_PWREx_EnableOverDrive+0x90>)
 8008b08:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8008b0c:	6413      	str	r3, [r2, #64]	; 0x40
 8008b0e:	4b1d      	ldr	r3, [pc, #116]	; (8008b84 <HAL_PWREx_EnableOverDrive+0x90>)
 8008b10:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8008b12:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8008b16:	603b      	str	r3, [r7, #0]
 8008b18:	683b      	ldr	r3, [r7, #0]
  
  /* Enable the Over-drive to extend the clock frequency to 180 Mhz */
  __HAL_PWR_OVERDRIVE_ENABLE();
 8008b1a:	4b1b      	ldr	r3, [pc, #108]	; (8008b88 <HAL_PWREx_EnableOverDrive+0x94>)
 8008b1c:	2201      	movs	r2, #1
 8008b1e:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8008b20:	f7fe f9e6 	bl	8006ef0 <HAL_GetTick>
 8008b24:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8008b26:	e009      	b.n	8008b3c <HAL_PWREx_EnableOverDrive+0x48>
  {
    if((HAL_GetTick() - tickstart) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8008b28:	f7fe f9e2 	bl	8006ef0 <HAL_GetTick>
 8008b2c:	4602      	mov	r2, r0
 8008b2e:	687b      	ldr	r3, [r7, #4]
 8008b30:	1ad3      	subs	r3, r2, r3
 8008b32:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8008b36:	d901      	bls.n	8008b3c <HAL_PWREx_EnableOverDrive+0x48>
    {
      return HAL_TIMEOUT;
 8008b38:	2303      	movs	r3, #3
 8008b3a:	e01f      	b.n	8008b7c <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODRDY))
 8008b3c:	4b13      	ldr	r3, [pc, #76]	; (8008b8c <HAL_PWREx_EnableOverDrive+0x98>)
 8008b3e:	685b      	ldr	r3, [r3, #4]
 8008b40:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8008b44:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8008b48:	d1ee      	bne.n	8008b28 <HAL_PWREx_EnableOverDrive+0x34>
    }
  }
  
  /* Enable the Over-drive switch */
  __HAL_PWR_OVERDRIVESWITCHING_ENABLE();
 8008b4a:	4b11      	ldr	r3, [pc, #68]	; (8008b90 <HAL_PWREx_EnableOverDrive+0x9c>)
 8008b4c:	2201      	movs	r2, #1
 8008b4e:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8008b50:	f7fe f9ce 	bl	8006ef0 <HAL_GetTick>
 8008b54:	6078      	str	r0, [r7, #4]

  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8008b56:	e009      	b.n	8008b6c <HAL_PWREx_EnableOverDrive+0x78>
  {
    if((HAL_GetTick() - tickstart ) > PWR_OVERDRIVE_TIMEOUT_VALUE)
 8008b58:	f7fe f9ca 	bl	8006ef0 <HAL_GetTick>
 8008b5c:	4602      	mov	r2, r0
 8008b5e:	687b      	ldr	r3, [r7, #4]
 8008b60:	1ad3      	subs	r3, r2, r3
 8008b62:	f5b3 7f7a 	cmp.w	r3, #1000	; 0x3e8
 8008b66:	d901      	bls.n	8008b6c <HAL_PWREx_EnableOverDrive+0x78>
    {
      return HAL_TIMEOUT;
 8008b68:	2303      	movs	r3, #3
 8008b6a:	e007      	b.n	8008b7c <HAL_PWREx_EnableOverDrive+0x88>
  while(!__HAL_PWR_GET_FLAG(PWR_FLAG_ODSWRDY))
 8008b6c:	4b07      	ldr	r3, [pc, #28]	; (8008b8c <HAL_PWREx_EnableOverDrive+0x98>)
 8008b6e:	685b      	ldr	r3, [r3, #4]
 8008b70:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008b74:	f5b3 3f00 	cmp.w	r3, #131072	; 0x20000
 8008b78:	d1ee      	bne.n	8008b58 <HAL_PWREx_EnableOverDrive+0x64>
    }
  } 
  return HAL_OK;
 8008b7a:	2300      	movs	r3, #0
}
 8008b7c:	4618      	mov	r0, r3
 8008b7e:	3708      	adds	r7, #8
 8008b80:	46bd      	mov	sp, r7
 8008b82:	bd80      	pop	{r7, pc}
 8008b84:	40023800 	.word	0x40023800
 8008b88:	420e0040 	.word	0x420e0040
 8008b8c:	40007000 	.word	0x40007000
 8008b90:	420e0044 	.word	0x420e0044

08008b94 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8008b94:	b580      	push	{r7, lr}
 8008b96:	b084      	sub	sp, #16
 8008b98:	af00      	add	r7, sp, #0
 8008b9a:	6078      	str	r0, [r7, #4]
 8008b9c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8008b9e:	687b      	ldr	r3, [r7, #4]
 8008ba0:	2b00      	cmp	r3, #0
 8008ba2:	d101      	bne.n	8008ba8 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8008ba4:	2301      	movs	r3, #1
 8008ba6:	e0cc      	b.n	8008d42 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8008ba8:	4b68      	ldr	r3, [pc, #416]	; (8008d4c <HAL_RCC_ClockConfig+0x1b8>)
 8008baa:	681b      	ldr	r3, [r3, #0]
 8008bac:	f003 030f 	and.w	r3, r3, #15
 8008bb0:	683a      	ldr	r2, [r7, #0]
 8008bb2:	429a      	cmp	r2, r3
 8008bb4:	d90c      	bls.n	8008bd0 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8008bb6:	4b65      	ldr	r3, [pc, #404]	; (8008d4c <HAL_RCC_ClockConfig+0x1b8>)
 8008bb8:	683a      	ldr	r2, [r7, #0]
 8008bba:	b2d2      	uxtb	r2, r2
 8008bbc:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8008bbe:	4b63      	ldr	r3, [pc, #396]	; (8008d4c <HAL_RCC_ClockConfig+0x1b8>)
 8008bc0:	681b      	ldr	r3, [r3, #0]
 8008bc2:	f003 030f 	and.w	r3, r3, #15
 8008bc6:	683a      	ldr	r2, [r7, #0]
 8008bc8:	429a      	cmp	r2, r3
 8008bca:	d001      	beq.n	8008bd0 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8008bcc:	2301      	movs	r3, #1
 8008bce:	e0b8      	b.n	8008d42 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8008bd0:	687b      	ldr	r3, [r7, #4]
 8008bd2:	681b      	ldr	r3, [r3, #0]
 8008bd4:	f003 0302 	and.w	r3, r3, #2
 8008bd8:	2b00      	cmp	r3, #0
 8008bda:	d020      	beq.n	8008c1e <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8008bdc:	687b      	ldr	r3, [r7, #4]
 8008bde:	681b      	ldr	r3, [r3, #0]
 8008be0:	f003 0304 	and.w	r3, r3, #4
 8008be4:	2b00      	cmp	r3, #0
 8008be6:	d005      	beq.n	8008bf4 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8008be8:	4b59      	ldr	r3, [pc, #356]	; (8008d50 <HAL_RCC_ClockConfig+0x1bc>)
 8008bea:	689b      	ldr	r3, [r3, #8]
 8008bec:	4a58      	ldr	r2, [pc, #352]	; (8008d50 <HAL_RCC_ClockConfig+0x1bc>)
 8008bee:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8008bf2:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8008bf4:	687b      	ldr	r3, [r7, #4]
 8008bf6:	681b      	ldr	r3, [r3, #0]
 8008bf8:	f003 0308 	and.w	r3, r3, #8
 8008bfc:	2b00      	cmp	r3, #0
 8008bfe:	d005      	beq.n	8008c0c <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8008c00:	4b53      	ldr	r3, [pc, #332]	; (8008d50 <HAL_RCC_ClockConfig+0x1bc>)
 8008c02:	689b      	ldr	r3, [r3, #8]
 8008c04:	4a52      	ldr	r2, [pc, #328]	; (8008d50 <HAL_RCC_ClockConfig+0x1bc>)
 8008c06:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8008c0a:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8008c0c:	4b50      	ldr	r3, [pc, #320]	; (8008d50 <HAL_RCC_ClockConfig+0x1bc>)
 8008c0e:	689b      	ldr	r3, [r3, #8]
 8008c10:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8008c14:	687b      	ldr	r3, [r7, #4]
 8008c16:	689b      	ldr	r3, [r3, #8]
 8008c18:	494d      	ldr	r1, [pc, #308]	; (8008d50 <HAL_RCC_ClockConfig+0x1bc>)
 8008c1a:	4313      	orrs	r3, r2
 8008c1c:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8008c1e:	687b      	ldr	r3, [r7, #4]
 8008c20:	681b      	ldr	r3, [r3, #0]
 8008c22:	f003 0301 	and.w	r3, r3, #1
 8008c26:	2b00      	cmp	r3, #0
 8008c28:	d044      	beq.n	8008cb4 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8008c2a:	687b      	ldr	r3, [r7, #4]
 8008c2c:	685b      	ldr	r3, [r3, #4]
 8008c2e:	2b01      	cmp	r3, #1
 8008c30:	d107      	bne.n	8008c42 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8008c32:	4b47      	ldr	r3, [pc, #284]	; (8008d50 <HAL_RCC_ClockConfig+0x1bc>)
 8008c34:	681b      	ldr	r3, [r3, #0]
 8008c36:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8008c3a:	2b00      	cmp	r3, #0
 8008c3c:	d119      	bne.n	8008c72 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8008c3e:	2301      	movs	r3, #1
 8008c40:	e07f      	b.n	8008d42 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8008c42:	687b      	ldr	r3, [r7, #4]
 8008c44:	685b      	ldr	r3, [r3, #4]
 8008c46:	2b02      	cmp	r3, #2
 8008c48:	d003      	beq.n	8008c52 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8008c4a:	687b      	ldr	r3, [r7, #4]
 8008c4c:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8008c4e:	2b03      	cmp	r3, #3
 8008c50:	d107      	bne.n	8008c62 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8008c52:	4b3f      	ldr	r3, [pc, #252]	; (8008d50 <HAL_RCC_ClockConfig+0x1bc>)
 8008c54:	681b      	ldr	r3, [r3, #0]
 8008c56:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8008c5a:	2b00      	cmp	r3, #0
 8008c5c:	d109      	bne.n	8008c72 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8008c5e:	2301      	movs	r3, #1
 8008c60:	e06f      	b.n	8008d42 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8008c62:	4b3b      	ldr	r3, [pc, #236]	; (8008d50 <HAL_RCC_ClockConfig+0x1bc>)
 8008c64:	681b      	ldr	r3, [r3, #0]
 8008c66:	f003 0302 	and.w	r3, r3, #2
 8008c6a:	2b00      	cmp	r3, #0
 8008c6c:	d101      	bne.n	8008c72 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8008c6e:	2301      	movs	r3, #1
 8008c70:	e067      	b.n	8008d42 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8008c72:	4b37      	ldr	r3, [pc, #220]	; (8008d50 <HAL_RCC_ClockConfig+0x1bc>)
 8008c74:	689b      	ldr	r3, [r3, #8]
 8008c76:	f023 0203 	bic.w	r2, r3, #3
 8008c7a:	687b      	ldr	r3, [r7, #4]
 8008c7c:	685b      	ldr	r3, [r3, #4]
 8008c7e:	4934      	ldr	r1, [pc, #208]	; (8008d50 <HAL_RCC_ClockConfig+0x1bc>)
 8008c80:	4313      	orrs	r3, r2
 8008c82:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8008c84:	f7fe f934 	bl	8006ef0 <HAL_GetTick>
 8008c88:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8008c8a:	e00a      	b.n	8008ca2 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8008c8c:	f7fe f930 	bl	8006ef0 <HAL_GetTick>
 8008c90:	4602      	mov	r2, r0
 8008c92:	68fb      	ldr	r3, [r7, #12]
 8008c94:	1ad3      	subs	r3, r2, r3
 8008c96:	f241 3288 	movw	r2, #5000	; 0x1388
 8008c9a:	4293      	cmp	r3, r2
 8008c9c:	d901      	bls.n	8008ca2 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8008c9e:	2303      	movs	r3, #3
 8008ca0:	e04f      	b.n	8008d42 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8008ca2:	4b2b      	ldr	r3, [pc, #172]	; (8008d50 <HAL_RCC_ClockConfig+0x1bc>)
 8008ca4:	689b      	ldr	r3, [r3, #8]
 8008ca6:	f003 020c 	and.w	r2, r3, #12
 8008caa:	687b      	ldr	r3, [r7, #4]
 8008cac:	685b      	ldr	r3, [r3, #4]
 8008cae:	009b      	lsls	r3, r3, #2
 8008cb0:	429a      	cmp	r2, r3
 8008cb2:	d1eb      	bne.n	8008c8c <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8008cb4:	4b25      	ldr	r3, [pc, #148]	; (8008d4c <HAL_RCC_ClockConfig+0x1b8>)
 8008cb6:	681b      	ldr	r3, [r3, #0]
 8008cb8:	f003 030f 	and.w	r3, r3, #15
 8008cbc:	683a      	ldr	r2, [r7, #0]
 8008cbe:	429a      	cmp	r2, r3
 8008cc0:	d20c      	bcs.n	8008cdc <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8008cc2:	4b22      	ldr	r3, [pc, #136]	; (8008d4c <HAL_RCC_ClockConfig+0x1b8>)
 8008cc4:	683a      	ldr	r2, [r7, #0]
 8008cc6:	b2d2      	uxtb	r2, r2
 8008cc8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8008cca:	4b20      	ldr	r3, [pc, #128]	; (8008d4c <HAL_RCC_ClockConfig+0x1b8>)
 8008ccc:	681b      	ldr	r3, [r3, #0]
 8008cce:	f003 030f 	and.w	r3, r3, #15
 8008cd2:	683a      	ldr	r2, [r7, #0]
 8008cd4:	429a      	cmp	r2, r3
 8008cd6:	d001      	beq.n	8008cdc <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8008cd8:	2301      	movs	r3, #1
 8008cda:	e032      	b.n	8008d42 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8008cdc:	687b      	ldr	r3, [r7, #4]
 8008cde:	681b      	ldr	r3, [r3, #0]
 8008ce0:	f003 0304 	and.w	r3, r3, #4
 8008ce4:	2b00      	cmp	r3, #0
 8008ce6:	d008      	beq.n	8008cfa <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8008ce8:	4b19      	ldr	r3, [pc, #100]	; (8008d50 <HAL_RCC_ClockConfig+0x1bc>)
 8008cea:	689b      	ldr	r3, [r3, #8]
 8008cec:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8008cf0:	687b      	ldr	r3, [r7, #4]
 8008cf2:	68db      	ldr	r3, [r3, #12]
 8008cf4:	4916      	ldr	r1, [pc, #88]	; (8008d50 <HAL_RCC_ClockConfig+0x1bc>)
 8008cf6:	4313      	orrs	r3, r2
 8008cf8:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8008cfa:	687b      	ldr	r3, [r7, #4]
 8008cfc:	681b      	ldr	r3, [r3, #0]
 8008cfe:	f003 0308 	and.w	r3, r3, #8
 8008d02:	2b00      	cmp	r3, #0
 8008d04:	d009      	beq.n	8008d1a <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8008d06:	4b12      	ldr	r3, [pc, #72]	; (8008d50 <HAL_RCC_ClockConfig+0x1bc>)
 8008d08:	689b      	ldr	r3, [r3, #8]
 8008d0a:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8008d0e:	687b      	ldr	r3, [r7, #4]
 8008d10:	691b      	ldr	r3, [r3, #16]
 8008d12:	00db      	lsls	r3, r3, #3
 8008d14:	490e      	ldr	r1, [pc, #56]	; (8008d50 <HAL_RCC_ClockConfig+0x1bc>)
 8008d16:	4313      	orrs	r3, r2
 8008d18:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8008d1a:	f000 f855 	bl	8008dc8 <HAL_RCC_GetSysClockFreq>
 8008d1e:	4602      	mov	r2, r0
 8008d20:	4b0b      	ldr	r3, [pc, #44]	; (8008d50 <HAL_RCC_ClockConfig+0x1bc>)
 8008d22:	689b      	ldr	r3, [r3, #8]
 8008d24:	091b      	lsrs	r3, r3, #4
 8008d26:	f003 030f 	and.w	r3, r3, #15
 8008d2a:	490a      	ldr	r1, [pc, #40]	; (8008d54 <HAL_RCC_ClockConfig+0x1c0>)
 8008d2c:	5ccb      	ldrb	r3, [r1, r3]
 8008d2e:	fa22 f303 	lsr.w	r3, r2, r3
 8008d32:	4a09      	ldr	r2, [pc, #36]	; (8008d58 <HAL_RCC_ClockConfig+0x1c4>)
 8008d34:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8008d36:	4b09      	ldr	r3, [pc, #36]	; (8008d5c <HAL_RCC_ClockConfig+0x1c8>)
 8008d38:	681b      	ldr	r3, [r3, #0]
 8008d3a:	4618      	mov	r0, r3
 8008d3c:	f7fe f894 	bl	8006e68 <HAL_InitTick>

  return HAL_OK;
 8008d40:	2300      	movs	r3, #0
}
 8008d42:	4618      	mov	r0, r3
 8008d44:	3710      	adds	r7, #16
 8008d46:	46bd      	mov	sp, r7
 8008d48:	bd80      	pop	{r7, pc}
 8008d4a:	bf00      	nop
 8008d4c:	40023c00 	.word	0x40023c00
 8008d50:	40023800 	.word	0x40023800
 8008d54:	08011628 	.word	0x08011628
 8008d58:	20000040 	.word	0x20000040
 8008d5c:	20000044 	.word	0x20000044

08008d60 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8008d60:	b480      	push	{r7}
 8008d62:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8008d64:	4b03      	ldr	r3, [pc, #12]	; (8008d74 <HAL_RCC_GetHCLKFreq+0x14>)
 8008d66:	681b      	ldr	r3, [r3, #0]
}
 8008d68:	4618      	mov	r0, r3
 8008d6a:	46bd      	mov	sp, r7
 8008d6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d70:	4770      	bx	lr
 8008d72:	bf00      	nop
 8008d74:	20000040 	.word	0x20000040

08008d78 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8008d78:	b580      	push	{r7, lr}
 8008d7a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8008d7c:	f7ff fff0 	bl	8008d60 <HAL_RCC_GetHCLKFreq>
 8008d80:	4602      	mov	r2, r0
 8008d82:	4b05      	ldr	r3, [pc, #20]	; (8008d98 <HAL_RCC_GetPCLK1Freq+0x20>)
 8008d84:	689b      	ldr	r3, [r3, #8]
 8008d86:	0a9b      	lsrs	r3, r3, #10
 8008d88:	f003 0307 	and.w	r3, r3, #7
 8008d8c:	4903      	ldr	r1, [pc, #12]	; (8008d9c <HAL_RCC_GetPCLK1Freq+0x24>)
 8008d8e:	5ccb      	ldrb	r3, [r1, r3]
 8008d90:	fa22 f303 	lsr.w	r3, r2, r3
}
 8008d94:	4618      	mov	r0, r3
 8008d96:	bd80      	pop	{r7, pc}
 8008d98:	40023800 	.word	0x40023800
 8008d9c:	08011638 	.word	0x08011638

08008da0 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8008da0:	b580      	push	{r7, lr}
 8008da2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8008da4:	f7ff ffdc 	bl	8008d60 <HAL_RCC_GetHCLKFreq>
 8008da8:	4602      	mov	r2, r0
 8008daa:	4b05      	ldr	r3, [pc, #20]	; (8008dc0 <HAL_RCC_GetPCLK2Freq+0x20>)
 8008dac:	689b      	ldr	r3, [r3, #8]
 8008dae:	0b5b      	lsrs	r3, r3, #13
 8008db0:	f003 0307 	and.w	r3, r3, #7
 8008db4:	4903      	ldr	r1, [pc, #12]	; (8008dc4 <HAL_RCC_GetPCLK2Freq+0x24>)
 8008db6:	5ccb      	ldrb	r3, [r1, r3]
 8008db8:	fa22 f303 	lsr.w	r3, r2, r3
}
 8008dbc:	4618      	mov	r0, r3
 8008dbe:	bd80      	pop	{r7, pc}
 8008dc0:	40023800 	.word	0x40023800
 8008dc4:	08011638 	.word	0x08011638

08008dc8 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8008dc8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8008dcc:	b088      	sub	sp, #32
 8008dce:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8008dd0:	2300      	movs	r3, #0
 8008dd2:	617b      	str	r3, [r7, #20]
  uint32_t pllvco = 0U;
 8008dd4:	2300      	movs	r3, #0
 8008dd6:	61fb      	str	r3, [r7, #28]
  uint32_t pllp = 0U;
 8008dd8:	2300      	movs	r3, #0
 8008dda:	613b      	str	r3, [r7, #16]
  uint32_t pllr = 0U;
 8008ddc:	2300      	movs	r3, #0
 8008dde:	60fb      	str	r3, [r7, #12]
  uint32_t sysclockfreq = 0U;
 8008de0:	2300      	movs	r3, #0
 8008de2:	61bb      	str	r3, [r7, #24]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8008de4:	4bce      	ldr	r3, [pc, #824]	; (8009120 <HAL_RCC_GetSysClockFreq+0x358>)
 8008de6:	689b      	ldr	r3, [r3, #8]
 8008de8:	f003 030c 	and.w	r3, r3, #12
 8008dec:	2b0c      	cmp	r3, #12
 8008dee:	f200 818d 	bhi.w	800910c <HAL_RCC_GetSysClockFreq+0x344>
 8008df2:	a201      	add	r2, pc, #4	; (adr r2, 8008df8 <HAL_RCC_GetSysClockFreq+0x30>)
 8008df4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008df8:	08008e2d 	.word	0x08008e2d
 8008dfc:	0800910d 	.word	0x0800910d
 8008e00:	0800910d 	.word	0x0800910d
 8008e04:	0800910d 	.word	0x0800910d
 8008e08:	08008e33 	.word	0x08008e33
 8008e0c:	0800910d 	.word	0x0800910d
 8008e10:	0800910d 	.word	0x0800910d
 8008e14:	0800910d 	.word	0x0800910d
 8008e18:	08008e39 	.word	0x08008e39
 8008e1c:	0800910d 	.word	0x0800910d
 8008e20:	0800910d 	.word	0x0800910d
 8008e24:	0800910d 	.word	0x0800910d
 8008e28:	08008fad 	.word	0x08008fad
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8008e2c:	4bbd      	ldr	r3, [pc, #756]	; (8009124 <HAL_RCC_GetSysClockFreq+0x35c>)
 8008e2e:	61bb      	str	r3, [r7, #24]
       break;
 8008e30:	e16f      	b.n	8009112 <HAL_RCC_GetSysClockFreq+0x34a>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8008e32:	4bbd      	ldr	r3, [pc, #756]	; (8009128 <HAL_RCC_GetSysClockFreq+0x360>)
 8008e34:	61bb      	str	r3, [r7, #24]
      break;
 8008e36:	e16c      	b.n	8009112 <HAL_RCC_GetSysClockFreq+0x34a>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL/PLLP used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8008e38:	4bb9      	ldr	r3, [pc, #740]	; (8009120 <HAL_RCC_GetSysClockFreq+0x358>)
 8008e3a:	685b      	ldr	r3, [r3, #4]
 8008e3c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8008e40:	617b      	str	r3, [r7, #20]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8008e42:	4bb7      	ldr	r3, [pc, #732]	; (8009120 <HAL_RCC_GetSysClockFreq+0x358>)
 8008e44:	685b      	ldr	r3, [r3, #4]
 8008e46:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8008e4a:	2b00      	cmp	r3, #0
 8008e4c:	d053      	beq.n	8008ef6 <HAL_RCC_GetSysClockFreq+0x12e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8008e4e:	4bb4      	ldr	r3, [pc, #720]	; (8009120 <HAL_RCC_GetSysClockFreq+0x358>)
 8008e50:	685b      	ldr	r3, [r3, #4]
 8008e52:	099b      	lsrs	r3, r3, #6
 8008e54:	461a      	mov	r2, r3
 8008e56:	f04f 0300 	mov.w	r3, #0
 8008e5a:	f240 10ff 	movw	r0, #511	; 0x1ff
 8008e5e:	f04f 0100 	mov.w	r1, #0
 8008e62:	ea02 0400 	and.w	r4, r2, r0
 8008e66:	603c      	str	r4, [r7, #0]
 8008e68:	400b      	ands	r3, r1
 8008e6a:	607b      	str	r3, [r7, #4]
 8008e6c:	e9d7 4500 	ldrd	r4, r5, [r7]
 8008e70:	4620      	mov	r0, r4
 8008e72:	4629      	mov	r1, r5
 8008e74:	f04f 0200 	mov.w	r2, #0
 8008e78:	f04f 0300 	mov.w	r3, #0
 8008e7c:	014b      	lsls	r3, r1, #5
 8008e7e:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8008e82:	0142      	lsls	r2, r0, #5
 8008e84:	4610      	mov	r0, r2
 8008e86:	4619      	mov	r1, r3
 8008e88:	4623      	mov	r3, r4
 8008e8a:	1ac0      	subs	r0, r0, r3
 8008e8c:	462b      	mov	r3, r5
 8008e8e:	eb61 0103 	sbc.w	r1, r1, r3
 8008e92:	f04f 0200 	mov.w	r2, #0
 8008e96:	f04f 0300 	mov.w	r3, #0
 8008e9a:	018b      	lsls	r3, r1, #6
 8008e9c:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8008ea0:	0182      	lsls	r2, r0, #6
 8008ea2:	1a12      	subs	r2, r2, r0
 8008ea4:	eb63 0301 	sbc.w	r3, r3, r1
 8008ea8:	f04f 0000 	mov.w	r0, #0
 8008eac:	f04f 0100 	mov.w	r1, #0
 8008eb0:	00d9      	lsls	r1, r3, #3
 8008eb2:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8008eb6:	00d0      	lsls	r0, r2, #3
 8008eb8:	4602      	mov	r2, r0
 8008eba:	460b      	mov	r3, r1
 8008ebc:	4621      	mov	r1, r4
 8008ebe:	1852      	adds	r2, r2, r1
 8008ec0:	4629      	mov	r1, r5
 8008ec2:	eb43 0101 	adc.w	r1, r3, r1
 8008ec6:	460b      	mov	r3, r1
 8008ec8:	f04f 0000 	mov.w	r0, #0
 8008ecc:	f04f 0100 	mov.w	r1, #0
 8008ed0:	0259      	lsls	r1, r3, #9
 8008ed2:	ea41 51d2 	orr.w	r1, r1, r2, lsr #23
 8008ed6:	0250      	lsls	r0, r2, #9
 8008ed8:	4602      	mov	r2, r0
 8008eda:	460b      	mov	r3, r1
 8008edc:	4610      	mov	r0, r2
 8008ede:	4619      	mov	r1, r3
 8008ee0:	697b      	ldr	r3, [r7, #20]
 8008ee2:	461a      	mov	r2, r3
 8008ee4:	f04f 0300 	mov.w	r3, #0
 8008ee8:	f7f7 feee 	bl	8000cc8 <__aeabi_uldivmod>
 8008eec:	4602      	mov	r2, r0
 8008eee:	460b      	mov	r3, r1
 8008ef0:	4613      	mov	r3, r2
 8008ef2:	61fb      	str	r3, [r7, #28]
 8008ef4:	e04c      	b.n	8008f90 <HAL_RCC_GetSysClockFreq+0x1c8>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8008ef6:	4b8a      	ldr	r3, [pc, #552]	; (8009120 <HAL_RCC_GetSysClockFreq+0x358>)
 8008ef8:	685b      	ldr	r3, [r3, #4]
 8008efa:	099b      	lsrs	r3, r3, #6
 8008efc:	461a      	mov	r2, r3
 8008efe:	f04f 0300 	mov.w	r3, #0
 8008f02:	f240 10ff 	movw	r0, #511	; 0x1ff
 8008f06:	f04f 0100 	mov.w	r1, #0
 8008f0a:	ea02 0a00 	and.w	sl, r2, r0
 8008f0e:	ea03 0b01 	and.w	fp, r3, r1
 8008f12:	4650      	mov	r0, sl
 8008f14:	4659      	mov	r1, fp
 8008f16:	f04f 0200 	mov.w	r2, #0
 8008f1a:	f04f 0300 	mov.w	r3, #0
 8008f1e:	014b      	lsls	r3, r1, #5
 8008f20:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8008f24:	0142      	lsls	r2, r0, #5
 8008f26:	4610      	mov	r0, r2
 8008f28:	4619      	mov	r1, r3
 8008f2a:	ebb0 000a 	subs.w	r0, r0, sl
 8008f2e:	eb61 010b 	sbc.w	r1, r1, fp
 8008f32:	f04f 0200 	mov.w	r2, #0
 8008f36:	f04f 0300 	mov.w	r3, #0
 8008f3a:	018b      	lsls	r3, r1, #6
 8008f3c:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8008f40:	0182      	lsls	r2, r0, #6
 8008f42:	1a12      	subs	r2, r2, r0
 8008f44:	eb63 0301 	sbc.w	r3, r3, r1
 8008f48:	f04f 0000 	mov.w	r0, #0
 8008f4c:	f04f 0100 	mov.w	r1, #0
 8008f50:	00d9      	lsls	r1, r3, #3
 8008f52:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8008f56:	00d0      	lsls	r0, r2, #3
 8008f58:	4602      	mov	r2, r0
 8008f5a:	460b      	mov	r3, r1
 8008f5c:	eb12 020a 	adds.w	r2, r2, sl
 8008f60:	eb43 030b 	adc.w	r3, r3, fp
 8008f64:	f04f 0000 	mov.w	r0, #0
 8008f68:	f04f 0100 	mov.w	r1, #0
 8008f6c:	0299      	lsls	r1, r3, #10
 8008f6e:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 8008f72:	0290      	lsls	r0, r2, #10
 8008f74:	4602      	mov	r2, r0
 8008f76:	460b      	mov	r3, r1
 8008f78:	4610      	mov	r0, r2
 8008f7a:	4619      	mov	r1, r3
 8008f7c:	697b      	ldr	r3, [r7, #20]
 8008f7e:	461a      	mov	r2, r3
 8008f80:	f04f 0300 	mov.w	r3, #0
 8008f84:	f7f7 fea0 	bl	8000cc8 <__aeabi_uldivmod>
 8008f88:	4602      	mov	r2, r0
 8008f8a:	460b      	mov	r3, r1
 8008f8c:	4613      	mov	r3, r2
 8008f8e:	61fb      	str	r3, [r7, #28]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8008f90:	4b63      	ldr	r3, [pc, #396]	; (8009120 <HAL_RCC_GetSysClockFreq+0x358>)
 8008f92:	685b      	ldr	r3, [r3, #4]
 8008f94:	0c1b      	lsrs	r3, r3, #16
 8008f96:	f003 0303 	and.w	r3, r3, #3
 8008f9a:	3301      	adds	r3, #1
 8008f9c:	005b      	lsls	r3, r3, #1
 8008f9e:	613b      	str	r3, [r7, #16]

      sysclockfreq = pllvco/pllp;
 8008fa0:	69fa      	ldr	r2, [r7, #28]
 8008fa2:	693b      	ldr	r3, [r7, #16]
 8008fa4:	fbb2 f3f3 	udiv	r3, r2, r3
 8008fa8:	61bb      	str	r3, [r7, #24]
      break;
 8008faa:	e0b2      	b.n	8009112 <HAL_RCC_GetSysClockFreq+0x34a>
    }
    case RCC_CFGR_SWS_PLLR:  /* PLL/PLLR used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLR */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8008fac:	4b5c      	ldr	r3, [pc, #368]	; (8009120 <HAL_RCC_GetSysClockFreq+0x358>)
 8008fae:	685b      	ldr	r3, [r3, #4]
 8008fb0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8008fb4:	617b      	str	r3, [r7, #20]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8008fb6:	4b5a      	ldr	r3, [pc, #360]	; (8009120 <HAL_RCC_GetSysClockFreq+0x358>)
 8008fb8:	685b      	ldr	r3, [r3, #4]
 8008fba:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8008fbe:	2b00      	cmp	r3, #0
 8008fc0:	d04d      	beq.n	800905e <HAL_RCC_GetSysClockFreq+0x296>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8008fc2:	4b57      	ldr	r3, [pc, #348]	; (8009120 <HAL_RCC_GetSysClockFreq+0x358>)
 8008fc4:	685b      	ldr	r3, [r3, #4]
 8008fc6:	099b      	lsrs	r3, r3, #6
 8008fc8:	461a      	mov	r2, r3
 8008fca:	f04f 0300 	mov.w	r3, #0
 8008fce:	f240 10ff 	movw	r0, #511	; 0x1ff
 8008fd2:	f04f 0100 	mov.w	r1, #0
 8008fd6:	ea02 0800 	and.w	r8, r2, r0
 8008fda:	ea03 0901 	and.w	r9, r3, r1
 8008fde:	4640      	mov	r0, r8
 8008fe0:	4649      	mov	r1, r9
 8008fe2:	f04f 0200 	mov.w	r2, #0
 8008fe6:	f04f 0300 	mov.w	r3, #0
 8008fea:	014b      	lsls	r3, r1, #5
 8008fec:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8008ff0:	0142      	lsls	r2, r0, #5
 8008ff2:	4610      	mov	r0, r2
 8008ff4:	4619      	mov	r1, r3
 8008ff6:	ebb0 0008 	subs.w	r0, r0, r8
 8008ffa:	eb61 0109 	sbc.w	r1, r1, r9
 8008ffe:	f04f 0200 	mov.w	r2, #0
 8009002:	f04f 0300 	mov.w	r3, #0
 8009006:	018b      	lsls	r3, r1, #6
 8009008:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 800900c:	0182      	lsls	r2, r0, #6
 800900e:	1a12      	subs	r2, r2, r0
 8009010:	eb63 0301 	sbc.w	r3, r3, r1
 8009014:	f04f 0000 	mov.w	r0, #0
 8009018:	f04f 0100 	mov.w	r1, #0
 800901c:	00d9      	lsls	r1, r3, #3
 800901e:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8009022:	00d0      	lsls	r0, r2, #3
 8009024:	4602      	mov	r2, r0
 8009026:	460b      	mov	r3, r1
 8009028:	eb12 0208 	adds.w	r2, r2, r8
 800902c:	eb43 0309 	adc.w	r3, r3, r9
 8009030:	f04f 0000 	mov.w	r0, #0
 8009034:	f04f 0100 	mov.w	r1, #0
 8009038:	0259      	lsls	r1, r3, #9
 800903a:	ea41 51d2 	orr.w	r1, r1, r2, lsr #23
 800903e:	0250      	lsls	r0, r2, #9
 8009040:	4602      	mov	r2, r0
 8009042:	460b      	mov	r3, r1
 8009044:	4610      	mov	r0, r2
 8009046:	4619      	mov	r1, r3
 8009048:	697b      	ldr	r3, [r7, #20]
 800904a:	461a      	mov	r2, r3
 800904c:	f04f 0300 	mov.w	r3, #0
 8009050:	f7f7 fe3a 	bl	8000cc8 <__aeabi_uldivmod>
 8009054:	4602      	mov	r2, r0
 8009056:	460b      	mov	r3, r1
 8009058:	4613      	mov	r3, r2
 800905a:	61fb      	str	r3, [r7, #28]
 800905c:	e04a      	b.n	80090f4 <HAL_RCC_GetSysClockFreq+0x32c>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800905e:	4b30      	ldr	r3, [pc, #192]	; (8009120 <HAL_RCC_GetSysClockFreq+0x358>)
 8009060:	685b      	ldr	r3, [r3, #4]
 8009062:	099b      	lsrs	r3, r3, #6
 8009064:	461a      	mov	r2, r3
 8009066:	f04f 0300 	mov.w	r3, #0
 800906a:	f240 10ff 	movw	r0, #511	; 0x1ff
 800906e:	f04f 0100 	mov.w	r1, #0
 8009072:	ea02 0400 	and.w	r4, r2, r0
 8009076:	ea03 0501 	and.w	r5, r3, r1
 800907a:	4620      	mov	r0, r4
 800907c:	4629      	mov	r1, r5
 800907e:	f04f 0200 	mov.w	r2, #0
 8009082:	f04f 0300 	mov.w	r3, #0
 8009086:	014b      	lsls	r3, r1, #5
 8009088:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 800908c:	0142      	lsls	r2, r0, #5
 800908e:	4610      	mov	r0, r2
 8009090:	4619      	mov	r1, r3
 8009092:	1b00      	subs	r0, r0, r4
 8009094:	eb61 0105 	sbc.w	r1, r1, r5
 8009098:	f04f 0200 	mov.w	r2, #0
 800909c:	f04f 0300 	mov.w	r3, #0
 80090a0:	018b      	lsls	r3, r1, #6
 80090a2:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 80090a6:	0182      	lsls	r2, r0, #6
 80090a8:	1a12      	subs	r2, r2, r0
 80090aa:	eb63 0301 	sbc.w	r3, r3, r1
 80090ae:	f04f 0000 	mov.w	r0, #0
 80090b2:	f04f 0100 	mov.w	r1, #0
 80090b6:	00d9      	lsls	r1, r3, #3
 80090b8:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80090bc:	00d0      	lsls	r0, r2, #3
 80090be:	4602      	mov	r2, r0
 80090c0:	460b      	mov	r3, r1
 80090c2:	1912      	adds	r2, r2, r4
 80090c4:	eb45 0303 	adc.w	r3, r5, r3
 80090c8:	f04f 0000 	mov.w	r0, #0
 80090cc:	f04f 0100 	mov.w	r1, #0
 80090d0:	0299      	lsls	r1, r3, #10
 80090d2:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 80090d6:	0290      	lsls	r0, r2, #10
 80090d8:	4602      	mov	r2, r0
 80090da:	460b      	mov	r3, r1
 80090dc:	4610      	mov	r0, r2
 80090de:	4619      	mov	r1, r3
 80090e0:	697b      	ldr	r3, [r7, #20]
 80090e2:	461a      	mov	r2, r3
 80090e4:	f04f 0300 	mov.w	r3, #0
 80090e8:	f7f7 fdee 	bl	8000cc8 <__aeabi_uldivmod>
 80090ec:	4602      	mov	r2, r0
 80090ee:	460b      	mov	r3, r1
 80090f0:	4613      	mov	r3, r2
 80090f2:	61fb      	str	r3, [r7, #28]
      }
      pllr = ((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos);
 80090f4:	4b0a      	ldr	r3, [pc, #40]	; (8009120 <HAL_RCC_GetSysClockFreq+0x358>)
 80090f6:	685b      	ldr	r3, [r3, #4]
 80090f8:	0f1b      	lsrs	r3, r3, #28
 80090fa:	f003 0307 	and.w	r3, r3, #7
 80090fe:	60fb      	str	r3, [r7, #12]

      sysclockfreq = pllvco/pllr;
 8009100:	69fa      	ldr	r2, [r7, #28]
 8009102:	68fb      	ldr	r3, [r7, #12]
 8009104:	fbb2 f3f3 	udiv	r3, r2, r3
 8009108:	61bb      	str	r3, [r7, #24]
      break;
 800910a:	e002      	b.n	8009112 <HAL_RCC_GetSysClockFreq+0x34a>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 800910c:	4b05      	ldr	r3, [pc, #20]	; (8009124 <HAL_RCC_GetSysClockFreq+0x35c>)
 800910e:	61bb      	str	r3, [r7, #24]
      break;
 8009110:	bf00      	nop
    }
  }
  return sysclockfreq;
 8009112:	69bb      	ldr	r3, [r7, #24]
}
 8009114:	4618      	mov	r0, r3
 8009116:	3720      	adds	r7, #32
 8009118:	46bd      	mov	sp, r7
 800911a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800911e:	bf00      	nop
 8009120:	40023800 	.word	0x40023800
 8009124:	00f42400 	.word	0x00f42400
 8009128:	007a1200 	.word	0x007a1200

0800912c <HAL_RCC_OscConfig>:
  * @note   This function add the PLL/PLLR factor management during PLL configuration this feature
  *         is only available in STM32F410xx/STM32F446xx/STM32F469xx/STM32F479xx/STM32F412Zx/STM32F412Vx/STM32F412Rx/STM32F412Cx devices
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800912c:	b580      	push	{r7, lr}
 800912e:	b086      	sub	sp, #24
 8009130:	af00      	add	r7, sp, #0
 8009132:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8009134:	687b      	ldr	r3, [r7, #4]
 8009136:	2b00      	cmp	r3, #0
 8009138:	d101      	bne.n	800913e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800913a:	2301      	movs	r3, #1
 800913c:	e28d      	b.n	800965a <HAL_RCC_OscConfig+0x52e>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800913e:	687b      	ldr	r3, [r7, #4]
 8009140:	681b      	ldr	r3, [r3, #0]
 8009142:	f003 0301 	and.w	r3, r3, #1
 8009146:	2b00      	cmp	r3, #0
 8009148:	f000 8083 	beq.w	8009252 <HAL_RCC_OscConfig+0x126>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 800914c:	4b94      	ldr	r3, [pc, #592]	; (80093a0 <HAL_RCC_OscConfig+0x274>)
 800914e:	689b      	ldr	r3, [r3, #8]
 8009150:	f003 030c 	and.w	r3, r3, #12
 8009154:	2b04      	cmp	r3, #4
 8009156:	d019      	beq.n	800918c <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8009158:	4b91      	ldr	r3, [pc, #580]	; (80093a0 <HAL_RCC_OscConfig+0x274>)
 800915a:	689b      	ldr	r3, [r3, #8]
 800915c:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
 8009160:	2b08      	cmp	r3, #8
 8009162:	d106      	bne.n	8009172 <HAL_RCC_OscConfig+0x46>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 8009164:	4b8e      	ldr	r3, [pc, #568]	; (80093a0 <HAL_RCC_OscConfig+0x274>)
 8009166:	685b      	ldr	r3, [r3, #4]
 8009168:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800916c:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8009170:	d00c      	beq.n	800918c <HAL_RCC_OscConfig+0x60>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8009172:	4b8b      	ldr	r3, [pc, #556]	; (80093a0 <HAL_RCC_OscConfig+0x274>)
 8009174:	689b      	ldr	r3, [r3, #8]
 8009176:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)) ||\
 800917a:	2b0c      	cmp	r3, #12
 800917c:	d112      	bne.n	80091a4 <HAL_RCC_OscConfig+0x78>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800917e:	4b88      	ldr	r3, [pc, #544]	; (80093a0 <HAL_RCC_OscConfig+0x274>)
 8009180:	685b      	ldr	r3, [r3, #4]
 8009182:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8009186:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 800918a:	d10b      	bne.n	80091a4 <HAL_RCC_OscConfig+0x78>
#else
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
#endif /* STM32F446xx */
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800918c:	4b84      	ldr	r3, [pc, #528]	; (80093a0 <HAL_RCC_OscConfig+0x274>)
 800918e:	681b      	ldr	r3, [r3, #0]
 8009190:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8009194:	2b00      	cmp	r3, #0
 8009196:	d05b      	beq.n	8009250 <HAL_RCC_OscConfig+0x124>
 8009198:	687b      	ldr	r3, [r7, #4]
 800919a:	685b      	ldr	r3, [r3, #4]
 800919c:	2b00      	cmp	r3, #0
 800919e:	d157      	bne.n	8009250 <HAL_RCC_OscConfig+0x124>
      {
        return HAL_ERROR;
 80091a0:	2301      	movs	r3, #1
 80091a2:	e25a      	b.n	800965a <HAL_RCC_OscConfig+0x52e>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80091a4:	687b      	ldr	r3, [r7, #4]
 80091a6:	685b      	ldr	r3, [r3, #4]
 80091a8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80091ac:	d106      	bne.n	80091bc <HAL_RCC_OscConfig+0x90>
 80091ae:	4b7c      	ldr	r3, [pc, #496]	; (80093a0 <HAL_RCC_OscConfig+0x274>)
 80091b0:	681b      	ldr	r3, [r3, #0]
 80091b2:	4a7b      	ldr	r2, [pc, #492]	; (80093a0 <HAL_RCC_OscConfig+0x274>)
 80091b4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80091b8:	6013      	str	r3, [r2, #0]
 80091ba:	e01d      	b.n	80091f8 <HAL_RCC_OscConfig+0xcc>
 80091bc:	687b      	ldr	r3, [r7, #4]
 80091be:	685b      	ldr	r3, [r3, #4]
 80091c0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80091c4:	d10c      	bne.n	80091e0 <HAL_RCC_OscConfig+0xb4>
 80091c6:	4b76      	ldr	r3, [pc, #472]	; (80093a0 <HAL_RCC_OscConfig+0x274>)
 80091c8:	681b      	ldr	r3, [r3, #0]
 80091ca:	4a75      	ldr	r2, [pc, #468]	; (80093a0 <HAL_RCC_OscConfig+0x274>)
 80091cc:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 80091d0:	6013      	str	r3, [r2, #0]
 80091d2:	4b73      	ldr	r3, [pc, #460]	; (80093a0 <HAL_RCC_OscConfig+0x274>)
 80091d4:	681b      	ldr	r3, [r3, #0]
 80091d6:	4a72      	ldr	r2, [pc, #456]	; (80093a0 <HAL_RCC_OscConfig+0x274>)
 80091d8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80091dc:	6013      	str	r3, [r2, #0]
 80091de:	e00b      	b.n	80091f8 <HAL_RCC_OscConfig+0xcc>
 80091e0:	4b6f      	ldr	r3, [pc, #444]	; (80093a0 <HAL_RCC_OscConfig+0x274>)
 80091e2:	681b      	ldr	r3, [r3, #0]
 80091e4:	4a6e      	ldr	r2, [pc, #440]	; (80093a0 <HAL_RCC_OscConfig+0x274>)
 80091e6:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 80091ea:	6013      	str	r3, [r2, #0]
 80091ec:	4b6c      	ldr	r3, [pc, #432]	; (80093a0 <HAL_RCC_OscConfig+0x274>)
 80091ee:	681b      	ldr	r3, [r3, #0]
 80091f0:	4a6b      	ldr	r2, [pc, #428]	; (80093a0 <HAL_RCC_OscConfig+0x274>)
 80091f2:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 80091f6:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 80091f8:	687b      	ldr	r3, [r7, #4]
 80091fa:	685b      	ldr	r3, [r3, #4]
 80091fc:	2b00      	cmp	r3, #0
 80091fe:	d013      	beq.n	8009228 <HAL_RCC_OscConfig+0xfc>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009200:	f7fd fe76 	bl	8006ef0 <HAL_GetTick>
 8009204:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8009206:	e008      	b.n	800921a <HAL_RCC_OscConfig+0xee>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8009208:	f7fd fe72 	bl	8006ef0 <HAL_GetTick>
 800920c:	4602      	mov	r2, r0
 800920e:	693b      	ldr	r3, [r7, #16]
 8009210:	1ad3      	subs	r3, r2, r3
 8009212:	2b64      	cmp	r3, #100	; 0x64
 8009214:	d901      	bls.n	800921a <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 8009216:	2303      	movs	r3, #3
 8009218:	e21f      	b.n	800965a <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800921a:	4b61      	ldr	r3, [pc, #388]	; (80093a0 <HAL_RCC_OscConfig+0x274>)
 800921c:	681b      	ldr	r3, [r3, #0]
 800921e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8009222:	2b00      	cmp	r3, #0
 8009224:	d0f0      	beq.n	8009208 <HAL_RCC_OscConfig+0xdc>
 8009226:	e014      	b.n	8009252 <HAL_RCC_OscConfig+0x126>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009228:	f7fd fe62 	bl	8006ef0 <HAL_GetTick>
 800922c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800922e:	e008      	b.n	8009242 <HAL_RCC_OscConfig+0x116>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8009230:	f7fd fe5e 	bl	8006ef0 <HAL_GetTick>
 8009234:	4602      	mov	r2, r0
 8009236:	693b      	ldr	r3, [r7, #16]
 8009238:	1ad3      	subs	r3, r2, r3
 800923a:	2b64      	cmp	r3, #100	; 0x64
 800923c:	d901      	bls.n	8009242 <HAL_RCC_OscConfig+0x116>
          {
            return HAL_TIMEOUT;
 800923e:	2303      	movs	r3, #3
 8009240:	e20b      	b.n	800965a <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8009242:	4b57      	ldr	r3, [pc, #348]	; (80093a0 <HAL_RCC_OscConfig+0x274>)
 8009244:	681b      	ldr	r3, [r3, #0]
 8009246:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800924a:	2b00      	cmp	r3, #0
 800924c:	d1f0      	bne.n	8009230 <HAL_RCC_OscConfig+0x104>
 800924e:	e000      	b.n	8009252 <HAL_RCC_OscConfig+0x126>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8009250:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8009252:	687b      	ldr	r3, [r7, #4]
 8009254:	681b      	ldr	r3, [r3, #0]
 8009256:	f003 0302 	and.w	r3, r3, #2
 800925a:	2b00      	cmp	r3, #0
 800925c:	d06f      	beq.n	800933e <HAL_RCC_OscConfig+0x212>
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
#if defined(STM32F446xx)
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 800925e:	4b50      	ldr	r3, [pc, #320]	; (80093a0 <HAL_RCC_OscConfig+0x274>)
 8009260:	689b      	ldr	r3, [r3, #8]
 8009262:	f003 030c 	and.w	r3, r3, #12
 8009266:	2b00      	cmp	r3, #0
 8009268:	d017      	beq.n	800929a <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 800926a:	4b4d      	ldr	r3, [pc, #308]	; (80093a0 <HAL_RCC_OscConfig+0x274>)
 800926c:	689b      	ldr	r3, [r3, #8]
 800926e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
 8009272:	2b08      	cmp	r3, #8
 8009274:	d105      	bne.n	8009282 <HAL_RCC_OscConfig+0x156>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 8009276:	4b4a      	ldr	r3, [pc, #296]	; (80093a0 <HAL_RCC_OscConfig+0x274>)
 8009278:	685b      	ldr	r3, [r3, #4]
 800927a:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800927e:	2b00      	cmp	r3, #0
 8009280:	d00b      	beq.n	800929a <HAL_RCC_OscConfig+0x16e>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8009282:	4b47      	ldr	r3, [pc, #284]	; (80093a0 <HAL_RCC_OscConfig+0x274>)
 8009284:	689b      	ldr	r3, [r3, #8]
 8009286:	f003 030c 	and.w	r3, r3, #12
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)) ||\
 800928a:	2b0c      	cmp	r3, #12
 800928c:	d11c      	bne.n	80092c8 <HAL_RCC_OscConfig+0x19c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLLR) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800928e:	4b44      	ldr	r3, [pc, #272]	; (80093a0 <HAL_RCC_OscConfig+0x274>)
 8009290:	685b      	ldr	r3, [r3, #4]
 8009292:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8009296:	2b00      	cmp	r3, #0
 8009298:	d116      	bne.n	80092c8 <HAL_RCC_OscConfig+0x19c>
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)                                                                     ||\
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
#endif /* STM32F446xx */
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800929a:	4b41      	ldr	r3, [pc, #260]	; (80093a0 <HAL_RCC_OscConfig+0x274>)
 800929c:	681b      	ldr	r3, [r3, #0]
 800929e:	f003 0302 	and.w	r3, r3, #2
 80092a2:	2b00      	cmp	r3, #0
 80092a4:	d005      	beq.n	80092b2 <HAL_RCC_OscConfig+0x186>
 80092a6:	687b      	ldr	r3, [r7, #4]
 80092a8:	68db      	ldr	r3, [r3, #12]
 80092aa:	2b01      	cmp	r3, #1
 80092ac:	d001      	beq.n	80092b2 <HAL_RCC_OscConfig+0x186>
      {
        return HAL_ERROR;
 80092ae:	2301      	movs	r3, #1
 80092b0:	e1d3      	b.n	800965a <HAL_RCC_OscConfig+0x52e>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80092b2:	4b3b      	ldr	r3, [pc, #236]	; (80093a0 <HAL_RCC_OscConfig+0x274>)
 80092b4:	681b      	ldr	r3, [r3, #0]
 80092b6:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80092ba:	687b      	ldr	r3, [r7, #4]
 80092bc:	691b      	ldr	r3, [r3, #16]
 80092be:	00db      	lsls	r3, r3, #3
 80092c0:	4937      	ldr	r1, [pc, #220]	; (80093a0 <HAL_RCC_OscConfig+0x274>)
 80092c2:	4313      	orrs	r3, r2
 80092c4:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80092c6:	e03a      	b.n	800933e <HAL_RCC_OscConfig+0x212>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80092c8:	687b      	ldr	r3, [r7, #4]
 80092ca:	68db      	ldr	r3, [r3, #12]
 80092cc:	2b00      	cmp	r3, #0
 80092ce:	d020      	beq.n	8009312 <HAL_RCC_OscConfig+0x1e6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80092d0:	4b34      	ldr	r3, [pc, #208]	; (80093a4 <HAL_RCC_OscConfig+0x278>)
 80092d2:	2201      	movs	r2, #1
 80092d4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80092d6:	f7fd fe0b 	bl	8006ef0 <HAL_GetTick>
 80092da:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80092dc:	e008      	b.n	80092f0 <HAL_RCC_OscConfig+0x1c4>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80092de:	f7fd fe07 	bl	8006ef0 <HAL_GetTick>
 80092e2:	4602      	mov	r2, r0
 80092e4:	693b      	ldr	r3, [r7, #16]
 80092e6:	1ad3      	subs	r3, r2, r3
 80092e8:	2b02      	cmp	r3, #2
 80092ea:	d901      	bls.n	80092f0 <HAL_RCC_OscConfig+0x1c4>
          {
            return HAL_TIMEOUT;
 80092ec:	2303      	movs	r3, #3
 80092ee:	e1b4      	b.n	800965a <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80092f0:	4b2b      	ldr	r3, [pc, #172]	; (80093a0 <HAL_RCC_OscConfig+0x274>)
 80092f2:	681b      	ldr	r3, [r3, #0]
 80092f4:	f003 0302 	and.w	r3, r3, #2
 80092f8:	2b00      	cmp	r3, #0
 80092fa:	d0f0      	beq.n	80092de <HAL_RCC_OscConfig+0x1b2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80092fc:	4b28      	ldr	r3, [pc, #160]	; (80093a0 <HAL_RCC_OscConfig+0x274>)
 80092fe:	681b      	ldr	r3, [r3, #0]
 8009300:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8009304:	687b      	ldr	r3, [r7, #4]
 8009306:	691b      	ldr	r3, [r3, #16]
 8009308:	00db      	lsls	r3, r3, #3
 800930a:	4925      	ldr	r1, [pc, #148]	; (80093a0 <HAL_RCC_OscConfig+0x274>)
 800930c:	4313      	orrs	r3, r2
 800930e:	600b      	str	r3, [r1, #0]
 8009310:	e015      	b.n	800933e <HAL_RCC_OscConfig+0x212>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8009312:	4b24      	ldr	r3, [pc, #144]	; (80093a4 <HAL_RCC_OscConfig+0x278>)
 8009314:	2200      	movs	r2, #0
 8009316:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009318:	f7fd fdea 	bl	8006ef0 <HAL_GetTick>
 800931c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800931e:	e008      	b.n	8009332 <HAL_RCC_OscConfig+0x206>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8009320:	f7fd fde6 	bl	8006ef0 <HAL_GetTick>
 8009324:	4602      	mov	r2, r0
 8009326:	693b      	ldr	r3, [r7, #16]
 8009328:	1ad3      	subs	r3, r2, r3
 800932a:	2b02      	cmp	r3, #2
 800932c:	d901      	bls.n	8009332 <HAL_RCC_OscConfig+0x206>
          {
            return HAL_TIMEOUT;
 800932e:	2303      	movs	r3, #3
 8009330:	e193      	b.n	800965a <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8009332:	4b1b      	ldr	r3, [pc, #108]	; (80093a0 <HAL_RCC_OscConfig+0x274>)
 8009334:	681b      	ldr	r3, [r3, #0]
 8009336:	f003 0302 	and.w	r3, r3, #2
 800933a:	2b00      	cmp	r3, #0
 800933c:	d1f0      	bne.n	8009320 <HAL_RCC_OscConfig+0x1f4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800933e:	687b      	ldr	r3, [r7, #4]
 8009340:	681b      	ldr	r3, [r3, #0]
 8009342:	f003 0308 	and.w	r3, r3, #8
 8009346:	2b00      	cmp	r3, #0
 8009348:	d036      	beq.n	80093b8 <HAL_RCC_OscConfig+0x28c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 800934a:	687b      	ldr	r3, [r7, #4]
 800934c:	695b      	ldr	r3, [r3, #20]
 800934e:	2b00      	cmp	r3, #0
 8009350:	d016      	beq.n	8009380 <HAL_RCC_OscConfig+0x254>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8009352:	4b15      	ldr	r3, [pc, #84]	; (80093a8 <HAL_RCC_OscConfig+0x27c>)
 8009354:	2201      	movs	r2, #1
 8009356:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009358:	f7fd fdca 	bl	8006ef0 <HAL_GetTick>
 800935c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800935e:	e008      	b.n	8009372 <HAL_RCC_OscConfig+0x246>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8009360:	f7fd fdc6 	bl	8006ef0 <HAL_GetTick>
 8009364:	4602      	mov	r2, r0
 8009366:	693b      	ldr	r3, [r7, #16]
 8009368:	1ad3      	subs	r3, r2, r3
 800936a:	2b02      	cmp	r3, #2
 800936c:	d901      	bls.n	8009372 <HAL_RCC_OscConfig+0x246>
        {
          return HAL_TIMEOUT;
 800936e:	2303      	movs	r3, #3
 8009370:	e173      	b.n	800965a <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8009372:	4b0b      	ldr	r3, [pc, #44]	; (80093a0 <HAL_RCC_OscConfig+0x274>)
 8009374:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8009376:	f003 0302 	and.w	r3, r3, #2
 800937a:	2b00      	cmp	r3, #0
 800937c:	d0f0      	beq.n	8009360 <HAL_RCC_OscConfig+0x234>
 800937e:	e01b      	b.n	80093b8 <HAL_RCC_OscConfig+0x28c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8009380:	4b09      	ldr	r3, [pc, #36]	; (80093a8 <HAL_RCC_OscConfig+0x27c>)
 8009382:	2200      	movs	r2, #0
 8009384:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8009386:	f7fd fdb3 	bl	8006ef0 <HAL_GetTick>
 800938a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800938c:	e00e      	b.n	80093ac <HAL_RCC_OscConfig+0x280>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800938e:	f7fd fdaf 	bl	8006ef0 <HAL_GetTick>
 8009392:	4602      	mov	r2, r0
 8009394:	693b      	ldr	r3, [r7, #16]
 8009396:	1ad3      	subs	r3, r2, r3
 8009398:	2b02      	cmp	r3, #2
 800939a:	d907      	bls.n	80093ac <HAL_RCC_OscConfig+0x280>
        {
          return HAL_TIMEOUT;
 800939c:	2303      	movs	r3, #3
 800939e:	e15c      	b.n	800965a <HAL_RCC_OscConfig+0x52e>
 80093a0:	40023800 	.word	0x40023800
 80093a4:	42470000 	.word	0x42470000
 80093a8:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80093ac:	4b8a      	ldr	r3, [pc, #552]	; (80095d8 <HAL_RCC_OscConfig+0x4ac>)
 80093ae:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80093b0:	f003 0302 	and.w	r3, r3, #2
 80093b4:	2b00      	cmp	r3, #0
 80093b6:	d1ea      	bne.n	800938e <HAL_RCC_OscConfig+0x262>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80093b8:	687b      	ldr	r3, [r7, #4]
 80093ba:	681b      	ldr	r3, [r3, #0]
 80093bc:	f003 0304 	and.w	r3, r3, #4
 80093c0:	2b00      	cmp	r3, #0
 80093c2:	f000 8097 	beq.w	80094f4 <HAL_RCC_OscConfig+0x3c8>
  {
    FlagStatus       pwrclkchanged = RESET;
 80093c6:	2300      	movs	r3, #0
 80093c8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80093ca:	4b83      	ldr	r3, [pc, #524]	; (80095d8 <HAL_RCC_OscConfig+0x4ac>)
 80093cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80093ce:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80093d2:	2b00      	cmp	r3, #0
 80093d4:	d10f      	bne.n	80093f6 <HAL_RCC_OscConfig+0x2ca>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80093d6:	2300      	movs	r3, #0
 80093d8:	60bb      	str	r3, [r7, #8]
 80093da:	4b7f      	ldr	r3, [pc, #508]	; (80095d8 <HAL_RCC_OscConfig+0x4ac>)
 80093dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80093de:	4a7e      	ldr	r2, [pc, #504]	; (80095d8 <HAL_RCC_OscConfig+0x4ac>)
 80093e0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80093e4:	6413      	str	r3, [r2, #64]	; 0x40
 80093e6:	4b7c      	ldr	r3, [pc, #496]	; (80095d8 <HAL_RCC_OscConfig+0x4ac>)
 80093e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80093ea:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80093ee:	60bb      	str	r3, [r7, #8]
 80093f0:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80093f2:	2301      	movs	r3, #1
 80093f4:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80093f6:	4b79      	ldr	r3, [pc, #484]	; (80095dc <HAL_RCC_OscConfig+0x4b0>)
 80093f8:	681b      	ldr	r3, [r3, #0]
 80093fa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80093fe:	2b00      	cmp	r3, #0
 8009400:	d118      	bne.n	8009434 <HAL_RCC_OscConfig+0x308>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8009402:	4b76      	ldr	r3, [pc, #472]	; (80095dc <HAL_RCC_OscConfig+0x4b0>)
 8009404:	681b      	ldr	r3, [r3, #0]
 8009406:	4a75      	ldr	r2, [pc, #468]	; (80095dc <HAL_RCC_OscConfig+0x4b0>)
 8009408:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800940c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800940e:	f7fd fd6f 	bl	8006ef0 <HAL_GetTick>
 8009412:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8009414:	e008      	b.n	8009428 <HAL_RCC_OscConfig+0x2fc>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8009416:	f7fd fd6b 	bl	8006ef0 <HAL_GetTick>
 800941a:	4602      	mov	r2, r0
 800941c:	693b      	ldr	r3, [r7, #16]
 800941e:	1ad3      	subs	r3, r2, r3
 8009420:	2b02      	cmp	r3, #2
 8009422:	d901      	bls.n	8009428 <HAL_RCC_OscConfig+0x2fc>
        {
          return HAL_TIMEOUT;
 8009424:	2303      	movs	r3, #3
 8009426:	e118      	b.n	800965a <HAL_RCC_OscConfig+0x52e>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8009428:	4b6c      	ldr	r3, [pc, #432]	; (80095dc <HAL_RCC_OscConfig+0x4b0>)
 800942a:	681b      	ldr	r3, [r3, #0]
 800942c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8009430:	2b00      	cmp	r3, #0
 8009432:	d0f0      	beq.n	8009416 <HAL_RCC_OscConfig+0x2ea>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8009434:	687b      	ldr	r3, [r7, #4]
 8009436:	689b      	ldr	r3, [r3, #8]
 8009438:	2b01      	cmp	r3, #1
 800943a:	d106      	bne.n	800944a <HAL_RCC_OscConfig+0x31e>
 800943c:	4b66      	ldr	r3, [pc, #408]	; (80095d8 <HAL_RCC_OscConfig+0x4ac>)
 800943e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009440:	4a65      	ldr	r2, [pc, #404]	; (80095d8 <HAL_RCC_OscConfig+0x4ac>)
 8009442:	f043 0301 	orr.w	r3, r3, #1
 8009446:	6713      	str	r3, [r2, #112]	; 0x70
 8009448:	e01c      	b.n	8009484 <HAL_RCC_OscConfig+0x358>
 800944a:	687b      	ldr	r3, [r7, #4]
 800944c:	689b      	ldr	r3, [r3, #8]
 800944e:	2b05      	cmp	r3, #5
 8009450:	d10c      	bne.n	800946c <HAL_RCC_OscConfig+0x340>
 8009452:	4b61      	ldr	r3, [pc, #388]	; (80095d8 <HAL_RCC_OscConfig+0x4ac>)
 8009454:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009456:	4a60      	ldr	r2, [pc, #384]	; (80095d8 <HAL_RCC_OscConfig+0x4ac>)
 8009458:	f043 0304 	orr.w	r3, r3, #4
 800945c:	6713      	str	r3, [r2, #112]	; 0x70
 800945e:	4b5e      	ldr	r3, [pc, #376]	; (80095d8 <HAL_RCC_OscConfig+0x4ac>)
 8009460:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009462:	4a5d      	ldr	r2, [pc, #372]	; (80095d8 <HAL_RCC_OscConfig+0x4ac>)
 8009464:	f043 0301 	orr.w	r3, r3, #1
 8009468:	6713      	str	r3, [r2, #112]	; 0x70
 800946a:	e00b      	b.n	8009484 <HAL_RCC_OscConfig+0x358>
 800946c:	4b5a      	ldr	r3, [pc, #360]	; (80095d8 <HAL_RCC_OscConfig+0x4ac>)
 800946e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8009470:	4a59      	ldr	r2, [pc, #356]	; (80095d8 <HAL_RCC_OscConfig+0x4ac>)
 8009472:	f023 0301 	bic.w	r3, r3, #1
 8009476:	6713      	str	r3, [r2, #112]	; 0x70
 8009478:	4b57      	ldr	r3, [pc, #348]	; (80095d8 <HAL_RCC_OscConfig+0x4ac>)
 800947a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800947c:	4a56      	ldr	r2, [pc, #344]	; (80095d8 <HAL_RCC_OscConfig+0x4ac>)
 800947e:	f023 0304 	bic.w	r3, r3, #4
 8009482:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8009484:	687b      	ldr	r3, [r7, #4]
 8009486:	689b      	ldr	r3, [r3, #8]
 8009488:	2b00      	cmp	r3, #0
 800948a:	d015      	beq.n	80094b8 <HAL_RCC_OscConfig+0x38c>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800948c:	f7fd fd30 	bl	8006ef0 <HAL_GetTick>
 8009490:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8009492:	e00a      	b.n	80094aa <HAL_RCC_OscConfig+0x37e>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8009494:	f7fd fd2c 	bl	8006ef0 <HAL_GetTick>
 8009498:	4602      	mov	r2, r0
 800949a:	693b      	ldr	r3, [r7, #16]
 800949c:	1ad3      	subs	r3, r2, r3
 800949e:	f241 3288 	movw	r2, #5000	; 0x1388
 80094a2:	4293      	cmp	r3, r2
 80094a4:	d901      	bls.n	80094aa <HAL_RCC_OscConfig+0x37e>
        {
          return HAL_TIMEOUT;
 80094a6:	2303      	movs	r3, #3
 80094a8:	e0d7      	b.n	800965a <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80094aa:	4b4b      	ldr	r3, [pc, #300]	; (80095d8 <HAL_RCC_OscConfig+0x4ac>)
 80094ac:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80094ae:	f003 0302 	and.w	r3, r3, #2
 80094b2:	2b00      	cmp	r3, #0
 80094b4:	d0ee      	beq.n	8009494 <HAL_RCC_OscConfig+0x368>
 80094b6:	e014      	b.n	80094e2 <HAL_RCC_OscConfig+0x3b6>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80094b8:	f7fd fd1a 	bl	8006ef0 <HAL_GetTick>
 80094bc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80094be:	e00a      	b.n	80094d6 <HAL_RCC_OscConfig+0x3aa>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80094c0:	f7fd fd16 	bl	8006ef0 <HAL_GetTick>
 80094c4:	4602      	mov	r2, r0
 80094c6:	693b      	ldr	r3, [r7, #16]
 80094c8:	1ad3      	subs	r3, r2, r3
 80094ca:	f241 3288 	movw	r2, #5000	; 0x1388
 80094ce:	4293      	cmp	r3, r2
 80094d0:	d901      	bls.n	80094d6 <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 80094d2:	2303      	movs	r3, #3
 80094d4:	e0c1      	b.n	800965a <HAL_RCC_OscConfig+0x52e>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80094d6:	4b40      	ldr	r3, [pc, #256]	; (80095d8 <HAL_RCC_OscConfig+0x4ac>)
 80094d8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80094da:	f003 0302 	and.w	r3, r3, #2
 80094de:	2b00      	cmp	r3, #0
 80094e0:	d1ee      	bne.n	80094c0 <HAL_RCC_OscConfig+0x394>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80094e2:	7dfb      	ldrb	r3, [r7, #23]
 80094e4:	2b01      	cmp	r3, #1
 80094e6:	d105      	bne.n	80094f4 <HAL_RCC_OscConfig+0x3c8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80094e8:	4b3b      	ldr	r3, [pc, #236]	; (80095d8 <HAL_RCC_OscConfig+0x4ac>)
 80094ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80094ec:	4a3a      	ldr	r2, [pc, #232]	; (80095d8 <HAL_RCC_OscConfig+0x4ac>)
 80094ee:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80094f2:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80094f4:	687b      	ldr	r3, [r7, #4]
 80094f6:	699b      	ldr	r3, [r3, #24]
 80094f8:	2b00      	cmp	r3, #0
 80094fa:	f000 80ad 	beq.w	8009658 <HAL_RCC_OscConfig+0x52c>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80094fe:	4b36      	ldr	r3, [pc, #216]	; (80095d8 <HAL_RCC_OscConfig+0x4ac>)
 8009500:	689b      	ldr	r3, [r3, #8]
 8009502:	f003 030c 	and.w	r3, r3, #12
 8009506:	2b08      	cmp	r3, #8
 8009508:	d060      	beq.n	80095cc <HAL_RCC_OscConfig+0x4a0>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800950a:	687b      	ldr	r3, [r7, #4]
 800950c:	699b      	ldr	r3, [r3, #24]
 800950e:	2b02      	cmp	r3, #2
 8009510:	d145      	bne.n	800959e <HAL_RCC_OscConfig+0x472>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8009512:	4b33      	ldr	r3, [pc, #204]	; (80095e0 <HAL_RCC_OscConfig+0x4b4>)
 8009514:	2200      	movs	r2, #0
 8009516:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009518:	f7fd fcea 	bl	8006ef0 <HAL_GetTick>
 800951c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800951e:	e008      	b.n	8009532 <HAL_RCC_OscConfig+0x406>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8009520:	f7fd fce6 	bl	8006ef0 <HAL_GetTick>
 8009524:	4602      	mov	r2, r0
 8009526:	693b      	ldr	r3, [r7, #16]
 8009528:	1ad3      	subs	r3, r2, r3
 800952a:	2b02      	cmp	r3, #2
 800952c:	d901      	bls.n	8009532 <HAL_RCC_OscConfig+0x406>
          {
            return HAL_TIMEOUT;
 800952e:	2303      	movs	r3, #3
 8009530:	e093      	b.n	800965a <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8009532:	4b29      	ldr	r3, [pc, #164]	; (80095d8 <HAL_RCC_OscConfig+0x4ac>)
 8009534:	681b      	ldr	r3, [r3, #0]
 8009536:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800953a:	2b00      	cmp	r3, #0
 800953c:	d1f0      	bne.n	8009520 <HAL_RCC_OscConfig+0x3f4>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800953e:	687b      	ldr	r3, [r7, #4]
 8009540:	69da      	ldr	r2, [r3, #28]
 8009542:	687b      	ldr	r3, [r7, #4]
 8009544:	6a1b      	ldr	r3, [r3, #32]
 8009546:	431a      	orrs	r2, r3
 8009548:	687b      	ldr	r3, [r7, #4]
 800954a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800954c:	019b      	lsls	r3, r3, #6
 800954e:	431a      	orrs	r2, r3
 8009550:	687b      	ldr	r3, [r7, #4]
 8009552:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009554:	085b      	lsrs	r3, r3, #1
 8009556:	3b01      	subs	r3, #1
 8009558:	041b      	lsls	r3, r3, #16
 800955a:	431a      	orrs	r2, r3
 800955c:	687b      	ldr	r3, [r7, #4]
 800955e:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8009560:	061b      	lsls	r3, r3, #24
 8009562:	431a      	orrs	r2, r3
 8009564:	687b      	ldr	r3, [r7, #4]
 8009566:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009568:	071b      	lsls	r3, r3, #28
 800956a:	491b      	ldr	r1, [pc, #108]	; (80095d8 <HAL_RCC_OscConfig+0x4ac>)
 800956c:	4313      	orrs	r3, r2
 800956e:	604b      	str	r3, [r1, #4]
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)                       | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos)        | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)                       | \
                                 (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8009570:	4b1b      	ldr	r3, [pc, #108]	; (80095e0 <HAL_RCC_OscConfig+0x4b4>)
 8009572:	2201      	movs	r2, #1
 8009574:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8009576:	f7fd fcbb 	bl	8006ef0 <HAL_GetTick>
 800957a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800957c:	e008      	b.n	8009590 <HAL_RCC_OscConfig+0x464>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 800957e:	f7fd fcb7 	bl	8006ef0 <HAL_GetTick>
 8009582:	4602      	mov	r2, r0
 8009584:	693b      	ldr	r3, [r7, #16]
 8009586:	1ad3      	subs	r3, r2, r3
 8009588:	2b02      	cmp	r3, #2
 800958a:	d901      	bls.n	8009590 <HAL_RCC_OscConfig+0x464>
          {
            return HAL_TIMEOUT;
 800958c:	2303      	movs	r3, #3
 800958e:	e064      	b.n	800965a <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8009590:	4b11      	ldr	r3, [pc, #68]	; (80095d8 <HAL_RCC_OscConfig+0x4ac>)
 8009592:	681b      	ldr	r3, [r3, #0]
 8009594:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8009598:	2b00      	cmp	r3, #0
 800959a:	d0f0      	beq.n	800957e <HAL_RCC_OscConfig+0x452>
 800959c:	e05c      	b.n	8009658 <HAL_RCC_OscConfig+0x52c>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800959e:	4b10      	ldr	r3, [pc, #64]	; (80095e0 <HAL_RCC_OscConfig+0x4b4>)
 80095a0:	2200      	movs	r2, #0
 80095a2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80095a4:	f7fd fca4 	bl	8006ef0 <HAL_GetTick>
 80095a8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80095aa:	e008      	b.n	80095be <HAL_RCC_OscConfig+0x492>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80095ac:	f7fd fca0 	bl	8006ef0 <HAL_GetTick>
 80095b0:	4602      	mov	r2, r0
 80095b2:	693b      	ldr	r3, [r7, #16]
 80095b4:	1ad3      	subs	r3, r2, r3
 80095b6:	2b02      	cmp	r3, #2
 80095b8:	d901      	bls.n	80095be <HAL_RCC_OscConfig+0x492>
          {
            return HAL_TIMEOUT;
 80095ba:	2303      	movs	r3, #3
 80095bc:	e04d      	b.n	800965a <HAL_RCC_OscConfig+0x52e>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80095be:	4b06      	ldr	r3, [pc, #24]	; (80095d8 <HAL_RCC_OscConfig+0x4ac>)
 80095c0:	681b      	ldr	r3, [r3, #0]
 80095c2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80095c6:	2b00      	cmp	r3, #0
 80095c8:	d1f0      	bne.n	80095ac <HAL_RCC_OscConfig+0x480>
 80095ca:	e045      	b.n	8009658 <HAL_RCC_OscConfig+0x52c>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80095cc:	687b      	ldr	r3, [r7, #4]
 80095ce:	699b      	ldr	r3, [r3, #24]
 80095d0:	2b01      	cmp	r3, #1
 80095d2:	d107      	bne.n	80095e4 <HAL_RCC_OscConfig+0x4b8>
      {
        return HAL_ERROR;
 80095d4:	2301      	movs	r3, #1
 80095d6:	e040      	b.n	800965a <HAL_RCC_OscConfig+0x52e>
 80095d8:	40023800 	.word	0x40023800
 80095dc:	40007000 	.word	0x40007000
 80095e0:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80095e4:	4b1f      	ldr	r3, [pc, #124]	; (8009664 <HAL_RCC_OscConfig+0x538>)
 80095e6:	685b      	ldr	r3, [r3, #4]
 80095e8:	60fb      	str	r3, [r7, #12]
#if defined (RCC_PLLCFGR_PLLR)
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80095ea:	687b      	ldr	r3, [r7, #4]
 80095ec:	699b      	ldr	r3, [r3, #24]
 80095ee:	2b01      	cmp	r3, #1
 80095f0:	d030      	beq.n	8009654 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80095f2:	68fb      	ldr	r3, [r7, #12]
 80095f4:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 80095f8:	687b      	ldr	r3, [r7, #4]
 80095fa:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80095fc:	429a      	cmp	r2, r3
 80095fe:	d129      	bne.n	8009654 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8009600:	68fb      	ldr	r3, [r7, #12]
 8009602:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8009606:	687b      	ldr	r3, [r7, #4]
 8009608:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800960a:	429a      	cmp	r2, r3
 800960c:	d122      	bne.n	8009654 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 800960e:	68fa      	ldr	r2, [r7, #12]
 8009610:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8009614:	4013      	ands	r3, r2
 8009616:	687a      	ldr	r2, [r7, #4]
 8009618:	6a52      	ldr	r2, [r2, #36]	; 0x24
 800961a:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800961c:	4293      	cmp	r3, r2
 800961e:	d119      	bne.n	8009654 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8009620:	68fb      	ldr	r3, [r7, #12]
 8009622:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8009626:	687b      	ldr	r3, [r7, #4]
 8009628:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800962a:	085b      	lsrs	r3, r3, #1
 800962c:	3b01      	subs	r3, #1
 800962e:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8009630:	429a      	cmp	r2, r3
 8009632:	d10f      	bne.n	8009654 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8009634:	68fb      	ldr	r3, [r7, #12]
 8009636:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 800963a:	687b      	ldr	r3, [r7, #4]
 800963c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800963e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8009640:	429a      	cmp	r2, r3
 8009642:	d107      	bne.n	8009654 <HAL_RCC_OscConfig+0x528>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
 8009644:	68fb      	ldr	r3, [r7, #12]
 8009646:	f003 42e0 	and.w	r2, r3, #1879048192	; 0x70000000
 800964a:	687b      	ldr	r3, [r7, #4]
 800964c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800964e:	071b      	lsls	r3, r3, #28
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
 8009650:	429a      	cmp	r2, r3
 8009652:	d001      	beq.n	8009658 <HAL_RCC_OscConfig+0x52c>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
#endif
        {
          return HAL_ERROR;
 8009654:	2301      	movs	r3, #1
 8009656:	e000      	b.n	800965a <HAL_RCC_OscConfig+0x52e>
        }
      }
    }
  }
  return HAL_OK;
 8009658:	2300      	movs	r3, #0
}
 800965a:	4618      	mov	r0, r3
 800965c:	3718      	adds	r7, #24
 800965e:	46bd      	mov	sp, r7
 8009660:	bd80      	pop	{r7, pc}
 8009662:	bf00      	nop
 8009664:	40023800 	.word	0x40023800

08009668 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8009668:	b580      	push	{r7, lr}
 800966a:	b082      	sub	sp, #8
 800966c:	af00      	add	r7, sp, #0
 800966e:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8009670:	687b      	ldr	r3, [r7, #4]
 8009672:	2b00      	cmp	r3, #0
 8009674:	d101      	bne.n	800967a <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8009676:	2301      	movs	r3, #1
 8009678:	e07b      	b.n	8009772 <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800967a:	687b      	ldr	r3, [r7, #4]
 800967c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800967e:	2b00      	cmp	r3, #0
 8009680:	d108      	bne.n	8009694 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8009682:	687b      	ldr	r3, [r7, #4]
 8009684:	685b      	ldr	r3, [r3, #4]
 8009686:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800968a:	d009      	beq.n	80096a0 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800968c:	687b      	ldr	r3, [r7, #4]
 800968e:	2200      	movs	r2, #0
 8009690:	61da      	str	r2, [r3, #28]
 8009692:	e005      	b.n	80096a0 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8009694:	687b      	ldr	r3, [r7, #4]
 8009696:	2200      	movs	r2, #0
 8009698:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800969a:	687b      	ldr	r3, [r7, #4]
 800969c:	2200      	movs	r2, #0
 800969e:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80096a0:	687b      	ldr	r3, [r7, #4]
 80096a2:	2200      	movs	r2, #0
 80096a4:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80096a6:	687b      	ldr	r3, [r7, #4]
 80096a8:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80096ac:	b2db      	uxtb	r3, r3
 80096ae:	2b00      	cmp	r3, #0
 80096b0:	d106      	bne.n	80096c0 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80096b2:	687b      	ldr	r3, [r7, #4]
 80096b4:	2200      	movs	r2, #0
 80096b6:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80096ba:	6878      	ldr	r0, [r7, #4]
 80096bc:	f7fc fb50 	bl	8005d60 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80096c0:	687b      	ldr	r3, [r7, #4]
 80096c2:	2202      	movs	r2, #2
 80096c4:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80096c8:	687b      	ldr	r3, [r7, #4]
 80096ca:	681b      	ldr	r3, [r3, #0]
 80096cc:	681a      	ldr	r2, [r3, #0]
 80096ce:	687b      	ldr	r3, [r7, #4]
 80096d0:	681b      	ldr	r3, [r3, #0]
 80096d2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80096d6:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80096d8:	687b      	ldr	r3, [r7, #4]
 80096da:	685b      	ldr	r3, [r3, #4]
 80096dc:	f403 7282 	and.w	r2, r3, #260	; 0x104
 80096e0:	687b      	ldr	r3, [r7, #4]
 80096e2:	689b      	ldr	r3, [r3, #8]
 80096e4:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 80096e8:	431a      	orrs	r2, r3
 80096ea:	687b      	ldr	r3, [r7, #4]
 80096ec:	68db      	ldr	r3, [r3, #12]
 80096ee:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80096f2:	431a      	orrs	r2, r3
 80096f4:	687b      	ldr	r3, [r7, #4]
 80096f6:	691b      	ldr	r3, [r3, #16]
 80096f8:	f003 0302 	and.w	r3, r3, #2
 80096fc:	431a      	orrs	r2, r3
 80096fe:	687b      	ldr	r3, [r7, #4]
 8009700:	695b      	ldr	r3, [r3, #20]
 8009702:	f003 0301 	and.w	r3, r3, #1
 8009706:	431a      	orrs	r2, r3
 8009708:	687b      	ldr	r3, [r7, #4]
 800970a:	699b      	ldr	r3, [r3, #24]
 800970c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8009710:	431a      	orrs	r2, r3
 8009712:	687b      	ldr	r3, [r7, #4]
 8009714:	69db      	ldr	r3, [r3, #28]
 8009716:	f003 0338 	and.w	r3, r3, #56	; 0x38
 800971a:	431a      	orrs	r2, r3
 800971c:	687b      	ldr	r3, [r7, #4]
 800971e:	6a1b      	ldr	r3, [r3, #32]
 8009720:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009724:	ea42 0103 	orr.w	r1, r2, r3
 8009728:	687b      	ldr	r3, [r7, #4]
 800972a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800972c:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 8009730:	687b      	ldr	r3, [r7, #4]
 8009732:	681b      	ldr	r3, [r3, #0]
 8009734:	430a      	orrs	r2, r1
 8009736:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8009738:	687b      	ldr	r3, [r7, #4]
 800973a:	699b      	ldr	r3, [r3, #24]
 800973c:	0c1b      	lsrs	r3, r3, #16
 800973e:	f003 0104 	and.w	r1, r3, #4
 8009742:	687b      	ldr	r3, [r7, #4]
 8009744:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8009746:	f003 0210 	and.w	r2, r3, #16
 800974a:	687b      	ldr	r3, [r7, #4]
 800974c:	681b      	ldr	r3, [r3, #0]
 800974e:	430a      	orrs	r2, r1
 8009750:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8009752:	687b      	ldr	r3, [r7, #4]
 8009754:	681b      	ldr	r3, [r3, #0]
 8009756:	69da      	ldr	r2, [r3, #28]
 8009758:	687b      	ldr	r3, [r7, #4]
 800975a:	681b      	ldr	r3, [r3, #0]
 800975c:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8009760:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8009762:	687b      	ldr	r3, [r7, #4]
 8009764:	2200      	movs	r2, #0
 8009766:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8009768:	687b      	ldr	r3, [r7, #4]
 800976a:	2201      	movs	r2, #1
 800976c:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 8009770:	2300      	movs	r3, #0
}
 8009772:	4618      	mov	r0, r3
 8009774:	3708      	adds	r7, #8
 8009776:	46bd      	mov	sp, r7
 8009778:	bd80      	pop	{r7, pc}

0800977a <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 800977a:	b580      	push	{r7, lr}
 800977c:	b08c      	sub	sp, #48	; 0x30
 800977e:	af00      	add	r7, sp, #0
 8009780:	60f8      	str	r0, [r7, #12]
 8009782:	60b9      	str	r1, [r7, #8]
 8009784:	607a      	str	r2, [r7, #4]
 8009786:	807b      	strh	r3, [r7, #2]
  uint32_t             tmp_mode;
  HAL_SPI_StateTypeDef tmp_state;
  uint32_t             tickstart;

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8009788:	2301      	movs	r3, #1
 800978a:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 800978c:	2300      	movs	r3, #0
 800978e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8009792:	68fb      	ldr	r3, [r7, #12]
 8009794:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8009798:	2b01      	cmp	r3, #1
 800979a:	d101      	bne.n	80097a0 <HAL_SPI_TransmitReceive+0x26>
 800979c:	2302      	movs	r3, #2
 800979e:	e18a      	b.n	8009ab6 <HAL_SPI_TransmitReceive+0x33c>
 80097a0:	68fb      	ldr	r3, [r7, #12]
 80097a2:	2201      	movs	r2, #1
 80097a4:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80097a8:	f7fd fba2 	bl	8006ef0 <HAL_GetTick>
 80097ac:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 80097ae:	68fb      	ldr	r3, [r7, #12]
 80097b0:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80097b4:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 80097b8:	68fb      	ldr	r3, [r7, #12]
 80097ba:	685b      	ldr	r3, [r3, #4]
 80097bc:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 80097be:	887b      	ldrh	r3, [r7, #2]
 80097c0:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 80097c2:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80097c6:	2b01      	cmp	r3, #1
 80097c8:	d00f      	beq.n	80097ea <HAL_SPI_TransmitReceive+0x70>
 80097ca:	69fb      	ldr	r3, [r7, #28]
 80097cc:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80097d0:	d107      	bne.n	80097e2 <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 80097d2:	68fb      	ldr	r3, [r7, #12]
 80097d4:	689b      	ldr	r3, [r3, #8]
 80097d6:	2b00      	cmp	r3, #0
 80097d8:	d103      	bne.n	80097e2 <HAL_SPI_TransmitReceive+0x68>
 80097da:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 80097de:	2b04      	cmp	r3, #4
 80097e0:	d003      	beq.n	80097ea <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 80097e2:	2302      	movs	r3, #2
 80097e4:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 80097e8:	e15b      	b.n	8009aa2 <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 80097ea:	68bb      	ldr	r3, [r7, #8]
 80097ec:	2b00      	cmp	r3, #0
 80097ee:	d005      	beq.n	80097fc <HAL_SPI_TransmitReceive+0x82>
 80097f0:	687b      	ldr	r3, [r7, #4]
 80097f2:	2b00      	cmp	r3, #0
 80097f4:	d002      	beq.n	80097fc <HAL_SPI_TransmitReceive+0x82>
 80097f6:	887b      	ldrh	r3, [r7, #2]
 80097f8:	2b00      	cmp	r3, #0
 80097fa:	d103      	bne.n	8009804 <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 80097fc:	2301      	movs	r3, #1
 80097fe:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8009802:	e14e      	b.n	8009aa2 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8009804:	68fb      	ldr	r3, [r7, #12]
 8009806:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800980a:	b2db      	uxtb	r3, r3
 800980c:	2b04      	cmp	r3, #4
 800980e:	d003      	beq.n	8009818 <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8009810:	68fb      	ldr	r3, [r7, #12]
 8009812:	2205      	movs	r2, #5
 8009814:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8009818:	68fb      	ldr	r3, [r7, #12]
 800981a:	2200      	movs	r2, #0
 800981c:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800981e:	68fb      	ldr	r3, [r7, #12]
 8009820:	687a      	ldr	r2, [r7, #4]
 8009822:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 8009824:	68fb      	ldr	r3, [r7, #12]
 8009826:	887a      	ldrh	r2, [r7, #2]
 8009828:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 800982a:	68fb      	ldr	r3, [r7, #12]
 800982c:	887a      	ldrh	r2, [r7, #2]
 800982e:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 8009830:	68fb      	ldr	r3, [r7, #12]
 8009832:	68ba      	ldr	r2, [r7, #8]
 8009834:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 8009836:	68fb      	ldr	r3, [r7, #12]
 8009838:	887a      	ldrh	r2, [r7, #2]
 800983a:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 800983c:	68fb      	ldr	r3, [r7, #12]
 800983e:	887a      	ldrh	r2, [r7, #2]
 8009840:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8009842:	68fb      	ldr	r3, [r7, #12]
 8009844:	2200      	movs	r2, #0
 8009846:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 8009848:	68fb      	ldr	r3, [r7, #12]
 800984a:	2200      	movs	r2, #0
 800984c:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800984e:	68fb      	ldr	r3, [r7, #12]
 8009850:	681b      	ldr	r3, [r3, #0]
 8009852:	681b      	ldr	r3, [r3, #0]
 8009854:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8009858:	2b40      	cmp	r3, #64	; 0x40
 800985a:	d007      	beq.n	800986c <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800985c:	68fb      	ldr	r3, [r7, #12]
 800985e:	681b      	ldr	r3, [r3, #0]
 8009860:	681a      	ldr	r2, [r3, #0]
 8009862:	68fb      	ldr	r3, [r7, #12]
 8009864:	681b      	ldr	r3, [r3, #0]
 8009866:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800986a:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 800986c:	68fb      	ldr	r3, [r7, #12]
 800986e:	68db      	ldr	r3, [r3, #12]
 8009870:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8009874:	d178      	bne.n	8009968 <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8009876:	68fb      	ldr	r3, [r7, #12]
 8009878:	685b      	ldr	r3, [r3, #4]
 800987a:	2b00      	cmp	r3, #0
 800987c:	d002      	beq.n	8009884 <HAL_SPI_TransmitReceive+0x10a>
 800987e:	8b7b      	ldrh	r3, [r7, #26]
 8009880:	2b01      	cmp	r3, #1
 8009882:	d166      	bne.n	8009952 <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 8009884:	68fb      	ldr	r3, [r7, #12]
 8009886:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009888:	881a      	ldrh	r2, [r3, #0]
 800988a:	68fb      	ldr	r3, [r7, #12]
 800988c:	681b      	ldr	r3, [r3, #0]
 800988e:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8009890:	68fb      	ldr	r3, [r7, #12]
 8009892:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009894:	1c9a      	adds	r2, r3, #2
 8009896:	68fb      	ldr	r3, [r7, #12]
 8009898:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800989a:	68fb      	ldr	r3, [r7, #12]
 800989c:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800989e:	b29b      	uxth	r3, r3
 80098a0:	3b01      	subs	r3, #1
 80098a2:	b29a      	uxth	r2, r3
 80098a4:	68fb      	ldr	r3, [r7, #12]
 80098a6:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80098a8:	e053      	b.n	8009952 <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80098aa:	68fb      	ldr	r3, [r7, #12]
 80098ac:	681b      	ldr	r3, [r3, #0]
 80098ae:	689b      	ldr	r3, [r3, #8]
 80098b0:	f003 0302 	and.w	r3, r3, #2
 80098b4:	2b02      	cmp	r3, #2
 80098b6:	d11b      	bne.n	80098f0 <HAL_SPI_TransmitReceive+0x176>
 80098b8:	68fb      	ldr	r3, [r7, #12]
 80098ba:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80098bc:	b29b      	uxth	r3, r3
 80098be:	2b00      	cmp	r3, #0
 80098c0:	d016      	beq.n	80098f0 <HAL_SPI_TransmitReceive+0x176>
 80098c2:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80098c4:	2b01      	cmp	r3, #1
 80098c6:	d113      	bne.n	80098f0 <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80098c8:	68fb      	ldr	r3, [r7, #12]
 80098ca:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80098cc:	881a      	ldrh	r2, [r3, #0]
 80098ce:	68fb      	ldr	r3, [r7, #12]
 80098d0:	681b      	ldr	r3, [r3, #0]
 80098d2:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80098d4:	68fb      	ldr	r3, [r7, #12]
 80098d6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80098d8:	1c9a      	adds	r2, r3, #2
 80098da:	68fb      	ldr	r3, [r7, #12]
 80098dc:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80098de:	68fb      	ldr	r3, [r7, #12]
 80098e0:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80098e2:	b29b      	uxth	r3, r3
 80098e4:	3b01      	subs	r3, #1
 80098e6:	b29a      	uxth	r2, r3
 80098e8:	68fb      	ldr	r3, [r7, #12]
 80098ea:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80098ec:	2300      	movs	r3, #0
 80098ee:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80098f0:	68fb      	ldr	r3, [r7, #12]
 80098f2:	681b      	ldr	r3, [r3, #0]
 80098f4:	689b      	ldr	r3, [r3, #8]
 80098f6:	f003 0301 	and.w	r3, r3, #1
 80098fa:	2b01      	cmp	r3, #1
 80098fc:	d119      	bne.n	8009932 <HAL_SPI_TransmitReceive+0x1b8>
 80098fe:	68fb      	ldr	r3, [r7, #12]
 8009900:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8009902:	b29b      	uxth	r3, r3
 8009904:	2b00      	cmp	r3, #0
 8009906:	d014      	beq.n	8009932 <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 8009908:	68fb      	ldr	r3, [r7, #12]
 800990a:	681b      	ldr	r3, [r3, #0]
 800990c:	68da      	ldr	r2, [r3, #12]
 800990e:	68fb      	ldr	r3, [r7, #12]
 8009910:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009912:	b292      	uxth	r2, r2
 8009914:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8009916:	68fb      	ldr	r3, [r7, #12]
 8009918:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800991a:	1c9a      	adds	r2, r3, #2
 800991c:	68fb      	ldr	r3, [r7, #12]
 800991e:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8009920:	68fb      	ldr	r3, [r7, #12]
 8009922:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8009924:	b29b      	uxth	r3, r3
 8009926:	3b01      	subs	r3, #1
 8009928:	b29a      	uxth	r2, r3
 800992a:	68fb      	ldr	r3, [r7, #12]
 800992c:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800992e:	2301      	movs	r3, #1
 8009930:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8009932:	f7fd fadd 	bl	8006ef0 <HAL_GetTick>
 8009936:	4602      	mov	r2, r0
 8009938:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800993a:	1ad3      	subs	r3, r2, r3
 800993c:	6bba      	ldr	r2, [r7, #56]	; 0x38
 800993e:	429a      	cmp	r2, r3
 8009940:	d807      	bhi.n	8009952 <HAL_SPI_TransmitReceive+0x1d8>
 8009942:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009944:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009948:	d003      	beq.n	8009952 <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 800994a:	2303      	movs	r3, #3
 800994c:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8009950:	e0a7      	b.n	8009aa2 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8009952:	68fb      	ldr	r3, [r7, #12]
 8009954:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8009956:	b29b      	uxth	r3, r3
 8009958:	2b00      	cmp	r3, #0
 800995a:	d1a6      	bne.n	80098aa <HAL_SPI_TransmitReceive+0x130>
 800995c:	68fb      	ldr	r3, [r7, #12]
 800995e:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8009960:	b29b      	uxth	r3, r3
 8009962:	2b00      	cmp	r3, #0
 8009964:	d1a1      	bne.n	80098aa <HAL_SPI_TransmitReceive+0x130>
 8009966:	e07c      	b.n	8009a62 <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8009968:	68fb      	ldr	r3, [r7, #12]
 800996a:	685b      	ldr	r3, [r3, #4]
 800996c:	2b00      	cmp	r3, #0
 800996e:	d002      	beq.n	8009976 <HAL_SPI_TransmitReceive+0x1fc>
 8009970:	8b7b      	ldrh	r3, [r7, #26]
 8009972:	2b01      	cmp	r3, #1
 8009974:	d16b      	bne.n	8009a4e <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8009976:	68fb      	ldr	r3, [r7, #12]
 8009978:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800997a:	68fb      	ldr	r3, [r7, #12]
 800997c:	681b      	ldr	r3, [r3, #0]
 800997e:	330c      	adds	r3, #12
 8009980:	7812      	ldrb	r2, [r2, #0]
 8009982:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8009984:	68fb      	ldr	r3, [r7, #12]
 8009986:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8009988:	1c5a      	adds	r2, r3, #1
 800998a:	68fb      	ldr	r3, [r7, #12]
 800998c:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800998e:	68fb      	ldr	r3, [r7, #12]
 8009990:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8009992:	b29b      	uxth	r3, r3
 8009994:	3b01      	subs	r3, #1
 8009996:	b29a      	uxth	r2, r3
 8009998:	68fb      	ldr	r3, [r7, #12]
 800999a:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800999c:	e057      	b.n	8009a4e <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800999e:	68fb      	ldr	r3, [r7, #12]
 80099a0:	681b      	ldr	r3, [r3, #0]
 80099a2:	689b      	ldr	r3, [r3, #8]
 80099a4:	f003 0302 	and.w	r3, r3, #2
 80099a8:	2b02      	cmp	r3, #2
 80099aa:	d11c      	bne.n	80099e6 <HAL_SPI_TransmitReceive+0x26c>
 80099ac:	68fb      	ldr	r3, [r7, #12]
 80099ae:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80099b0:	b29b      	uxth	r3, r3
 80099b2:	2b00      	cmp	r3, #0
 80099b4:	d017      	beq.n	80099e6 <HAL_SPI_TransmitReceive+0x26c>
 80099b6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80099b8:	2b01      	cmp	r3, #1
 80099ba:	d114      	bne.n	80099e6 <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 80099bc:	68fb      	ldr	r3, [r7, #12]
 80099be:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80099c0:	68fb      	ldr	r3, [r7, #12]
 80099c2:	681b      	ldr	r3, [r3, #0]
 80099c4:	330c      	adds	r3, #12
 80099c6:	7812      	ldrb	r2, [r2, #0]
 80099c8:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 80099ca:	68fb      	ldr	r3, [r7, #12]
 80099cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80099ce:	1c5a      	adds	r2, r3, #1
 80099d0:	68fb      	ldr	r3, [r7, #12]
 80099d2:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80099d4:	68fb      	ldr	r3, [r7, #12]
 80099d6:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80099d8:	b29b      	uxth	r3, r3
 80099da:	3b01      	subs	r3, #1
 80099dc:	b29a      	uxth	r2, r3
 80099de:	68fb      	ldr	r3, [r7, #12]
 80099e0:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80099e2:	2300      	movs	r3, #0
 80099e4:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80099e6:	68fb      	ldr	r3, [r7, #12]
 80099e8:	681b      	ldr	r3, [r3, #0]
 80099ea:	689b      	ldr	r3, [r3, #8]
 80099ec:	f003 0301 	and.w	r3, r3, #1
 80099f0:	2b01      	cmp	r3, #1
 80099f2:	d119      	bne.n	8009a28 <HAL_SPI_TransmitReceive+0x2ae>
 80099f4:	68fb      	ldr	r3, [r7, #12]
 80099f6:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80099f8:	b29b      	uxth	r3, r3
 80099fa:	2b00      	cmp	r3, #0
 80099fc:	d014      	beq.n	8009a28 <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 80099fe:	68fb      	ldr	r3, [r7, #12]
 8009a00:	681b      	ldr	r3, [r3, #0]
 8009a02:	68da      	ldr	r2, [r3, #12]
 8009a04:	68fb      	ldr	r3, [r7, #12]
 8009a06:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009a08:	b2d2      	uxtb	r2, r2
 8009a0a:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8009a0c:	68fb      	ldr	r3, [r7, #12]
 8009a0e:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8009a10:	1c5a      	adds	r2, r3, #1
 8009a12:	68fb      	ldr	r3, [r7, #12]
 8009a14:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8009a16:	68fb      	ldr	r3, [r7, #12]
 8009a18:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8009a1a:	b29b      	uxth	r3, r3
 8009a1c:	3b01      	subs	r3, #1
 8009a1e:	b29a      	uxth	r2, r3
 8009a20:	68fb      	ldr	r3, [r7, #12]
 8009a22:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8009a24:	2301      	movs	r3, #1
 8009a26:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 8009a28:	f7fd fa62 	bl	8006ef0 <HAL_GetTick>
 8009a2c:	4602      	mov	r2, r0
 8009a2e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8009a30:	1ad3      	subs	r3, r2, r3
 8009a32:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8009a34:	429a      	cmp	r2, r3
 8009a36:	d803      	bhi.n	8009a40 <HAL_SPI_TransmitReceive+0x2c6>
 8009a38:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009a3a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009a3e:	d102      	bne.n	8009a46 <HAL_SPI_TransmitReceive+0x2cc>
 8009a40:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8009a42:	2b00      	cmp	r3, #0
 8009a44:	d103      	bne.n	8009a4e <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 8009a46:	2303      	movs	r3, #3
 8009a48:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 8009a4c:	e029      	b.n	8009aa2 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8009a4e:	68fb      	ldr	r3, [r7, #12]
 8009a50:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8009a52:	b29b      	uxth	r3, r3
 8009a54:	2b00      	cmp	r3, #0
 8009a56:	d1a2      	bne.n	800999e <HAL_SPI_TransmitReceive+0x224>
 8009a58:	68fb      	ldr	r3, [r7, #12]
 8009a5a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8009a5c:	b29b      	uxth	r3, r3
 8009a5e:	2b00      	cmp	r3, #0
 8009a60:	d19d      	bne.n	800999e <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8009a62:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8009a64:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 8009a66:	68f8      	ldr	r0, [r7, #12]
 8009a68:	f000 f8b2 	bl	8009bd0 <SPI_EndRxTxTransaction>
 8009a6c:	4603      	mov	r3, r0
 8009a6e:	2b00      	cmp	r3, #0
 8009a70:	d006      	beq.n	8009a80 <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 8009a72:	2301      	movs	r3, #1
 8009a74:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8009a78:	68fb      	ldr	r3, [r7, #12]
 8009a7a:	2220      	movs	r2, #32
 8009a7c:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 8009a7e:	e010      	b.n	8009aa2 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8009a80:	68fb      	ldr	r3, [r7, #12]
 8009a82:	689b      	ldr	r3, [r3, #8]
 8009a84:	2b00      	cmp	r3, #0
 8009a86:	d10b      	bne.n	8009aa0 <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8009a88:	2300      	movs	r3, #0
 8009a8a:	617b      	str	r3, [r7, #20]
 8009a8c:	68fb      	ldr	r3, [r7, #12]
 8009a8e:	681b      	ldr	r3, [r3, #0]
 8009a90:	68db      	ldr	r3, [r3, #12]
 8009a92:	617b      	str	r3, [r7, #20]
 8009a94:	68fb      	ldr	r3, [r7, #12]
 8009a96:	681b      	ldr	r3, [r3, #0]
 8009a98:	689b      	ldr	r3, [r3, #8]
 8009a9a:	617b      	str	r3, [r7, #20]
 8009a9c:	697b      	ldr	r3, [r7, #20]
 8009a9e:	e000      	b.n	8009aa2 <HAL_SPI_TransmitReceive+0x328>
  }

error :
 8009aa0:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8009aa2:	68fb      	ldr	r3, [r7, #12]
 8009aa4:	2201      	movs	r2, #1
 8009aa6:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 8009aaa:	68fb      	ldr	r3, [r7, #12]
 8009aac:	2200      	movs	r2, #0
 8009aae:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8009ab2:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 8009ab6:	4618      	mov	r0, r3
 8009ab8:	3730      	adds	r7, #48	; 0x30
 8009aba:	46bd      	mov	sp, r7
 8009abc:	bd80      	pop	{r7, pc}
	...

08009ac0 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8009ac0:	b580      	push	{r7, lr}
 8009ac2:	b088      	sub	sp, #32
 8009ac4:	af00      	add	r7, sp, #0
 8009ac6:	60f8      	str	r0, [r7, #12]
 8009ac8:	60b9      	str	r1, [r7, #8]
 8009aca:	603b      	str	r3, [r7, #0]
 8009acc:	4613      	mov	r3, r2
 8009ace:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8009ad0:	f7fd fa0e 	bl	8006ef0 <HAL_GetTick>
 8009ad4:	4602      	mov	r2, r0
 8009ad6:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8009ad8:	1a9b      	subs	r3, r3, r2
 8009ada:	683a      	ldr	r2, [r7, #0]
 8009adc:	4413      	add	r3, r2
 8009ade:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8009ae0:	f7fd fa06 	bl	8006ef0 <HAL_GetTick>
 8009ae4:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8009ae6:	4b39      	ldr	r3, [pc, #228]	; (8009bcc <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8009ae8:	681b      	ldr	r3, [r3, #0]
 8009aea:	015b      	lsls	r3, r3, #5
 8009aec:	0d1b      	lsrs	r3, r3, #20
 8009aee:	69fa      	ldr	r2, [r7, #28]
 8009af0:	fb02 f303 	mul.w	r3, r2, r3
 8009af4:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8009af6:	e054      	b.n	8009ba2 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8009af8:	683b      	ldr	r3, [r7, #0]
 8009afa:	f1b3 3fff 	cmp.w	r3, #4294967295
 8009afe:	d050      	beq.n	8009ba2 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8009b00:	f7fd f9f6 	bl	8006ef0 <HAL_GetTick>
 8009b04:	4602      	mov	r2, r0
 8009b06:	69bb      	ldr	r3, [r7, #24]
 8009b08:	1ad3      	subs	r3, r2, r3
 8009b0a:	69fa      	ldr	r2, [r7, #28]
 8009b0c:	429a      	cmp	r2, r3
 8009b0e:	d902      	bls.n	8009b16 <SPI_WaitFlagStateUntilTimeout+0x56>
 8009b10:	69fb      	ldr	r3, [r7, #28]
 8009b12:	2b00      	cmp	r3, #0
 8009b14:	d13d      	bne.n	8009b92 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 8009b16:	68fb      	ldr	r3, [r7, #12]
 8009b18:	681b      	ldr	r3, [r3, #0]
 8009b1a:	685a      	ldr	r2, [r3, #4]
 8009b1c:	68fb      	ldr	r3, [r7, #12]
 8009b1e:	681b      	ldr	r3, [r3, #0]
 8009b20:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 8009b24:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8009b26:	68fb      	ldr	r3, [r7, #12]
 8009b28:	685b      	ldr	r3, [r3, #4]
 8009b2a:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8009b2e:	d111      	bne.n	8009b54 <SPI_WaitFlagStateUntilTimeout+0x94>
 8009b30:	68fb      	ldr	r3, [r7, #12]
 8009b32:	689b      	ldr	r3, [r3, #8]
 8009b34:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8009b38:	d004      	beq.n	8009b44 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8009b3a:	68fb      	ldr	r3, [r7, #12]
 8009b3c:	689b      	ldr	r3, [r3, #8]
 8009b3e:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8009b42:	d107      	bne.n	8009b54 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8009b44:	68fb      	ldr	r3, [r7, #12]
 8009b46:	681b      	ldr	r3, [r3, #0]
 8009b48:	681a      	ldr	r2, [r3, #0]
 8009b4a:	68fb      	ldr	r3, [r7, #12]
 8009b4c:	681b      	ldr	r3, [r3, #0]
 8009b4e:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8009b52:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8009b54:	68fb      	ldr	r3, [r7, #12]
 8009b56:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8009b58:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8009b5c:	d10f      	bne.n	8009b7e <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 8009b5e:	68fb      	ldr	r3, [r7, #12]
 8009b60:	681b      	ldr	r3, [r3, #0]
 8009b62:	681a      	ldr	r2, [r3, #0]
 8009b64:	68fb      	ldr	r3, [r7, #12]
 8009b66:	681b      	ldr	r3, [r3, #0]
 8009b68:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8009b6c:	601a      	str	r2, [r3, #0]
 8009b6e:	68fb      	ldr	r3, [r7, #12]
 8009b70:	681b      	ldr	r3, [r3, #0]
 8009b72:	681a      	ldr	r2, [r3, #0]
 8009b74:	68fb      	ldr	r3, [r7, #12]
 8009b76:	681b      	ldr	r3, [r3, #0]
 8009b78:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8009b7c:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8009b7e:	68fb      	ldr	r3, [r7, #12]
 8009b80:	2201      	movs	r2, #1
 8009b82:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8009b86:	68fb      	ldr	r3, [r7, #12]
 8009b88:	2200      	movs	r2, #0
 8009b8a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 8009b8e:	2303      	movs	r3, #3
 8009b90:	e017      	b.n	8009bc2 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 8009b92:	697b      	ldr	r3, [r7, #20]
 8009b94:	2b00      	cmp	r3, #0
 8009b96:	d101      	bne.n	8009b9c <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8009b98:	2300      	movs	r3, #0
 8009b9a:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8009b9c:	697b      	ldr	r3, [r7, #20]
 8009b9e:	3b01      	subs	r3, #1
 8009ba0:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8009ba2:	68fb      	ldr	r3, [r7, #12]
 8009ba4:	681b      	ldr	r3, [r3, #0]
 8009ba6:	689a      	ldr	r2, [r3, #8]
 8009ba8:	68bb      	ldr	r3, [r7, #8]
 8009baa:	4013      	ands	r3, r2
 8009bac:	68ba      	ldr	r2, [r7, #8]
 8009bae:	429a      	cmp	r2, r3
 8009bb0:	bf0c      	ite	eq
 8009bb2:	2301      	moveq	r3, #1
 8009bb4:	2300      	movne	r3, #0
 8009bb6:	b2db      	uxtb	r3, r3
 8009bb8:	461a      	mov	r2, r3
 8009bba:	79fb      	ldrb	r3, [r7, #7]
 8009bbc:	429a      	cmp	r2, r3
 8009bbe:	d19b      	bne.n	8009af8 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8009bc0:	2300      	movs	r3, #0
}
 8009bc2:	4618      	mov	r0, r3
 8009bc4:	3720      	adds	r7, #32
 8009bc6:	46bd      	mov	sp, r7
 8009bc8:	bd80      	pop	{r7, pc}
 8009bca:	bf00      	nop
 8009bcc:	20000040 	.word	0x20000040

08009bd0 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8009bd0:	b580      	push	{r7, lr}
 8009bd2:	b088      	sub	sp, #32
 8009bd4:	af02      	add	r7, sp, #8
 8009bd6:	60f8      	str	r0, [r7, #12]
 8009bd8:	60b9      	str	r1, [r7, #8]
 8009bda:	607a      	str	r2, [r7, #4]
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 8009bdc:	4b1b      	ldr	r3, [pc, #108]	; (8009c4c <SPI_EndRxTxTransaction+0x7c>)
 8009bde:	681b      	ldr	r3, [r3, #0]
 8009be0:	4a1b      	ldr	r2, [pc, #108]	; (8009c50 <SPI_EndRxTxTransaction+0x80>)
 8009be2:	fba2 2303 	umull	r2, r3, r2, r3
 8009be6:	0d5b      	lsrs	r3, r3, #21
 8009be8:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8009bec:	fb02 f303 	mul.w	r3, r2, r3
 8009bf0:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8009bf2:	68fb      	ldr	r3, [r7, #12]
 8009bf4:	685b      	ldr	r3, [r3, #4]
 8009bf6:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8009bfa:	d112      	bne.n	8009c22 <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 8009bfc:	687b      	ldr	r3, [r7, #4]
 8009bfe:	9300      	str	r3, [sp, #0]
 8009c00:	68bb      	ldr	r3, [r7, #8]
 8009c02:	2200      	movs	r2, #0
 8009c04:	2180      	movs	r1, #128	; 0x80
 8009c06:	68f8      	ldr	r0, [r7, #12]
 8009c08:	f7ff ff5a 	bl	8009ac0 <SPI_WaitFlagStateUntilTimeout>
 8009c0c:	4603      	mov	r3, r0
 8009c0e:	2b00      	cmp	r3, #0
 8009c10:	d016      	beq.n	8009c40 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8009c12:	68fb      	ldr	r3, [r7, #12]
 8009c14:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8009c16:	f043 0220 	orr.w	r2, r3, #32
 8009c1a:	68fb      	ldr	r3, [r7, #12]
 8009c1c:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 8009c1e:	2303      	movs	r3, #3
 8009c20:	e00f      	b.n	8009c42 <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8009c22:	697b      	ldr	r3, [r7, #20]
 8009c24:	2b00      	cmp	r3, #0
 8009c26:	d00a      	beq.n	8009c3e <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 8009c28:	697b      	ldr	r3, [r7, #20]
 8009c2a:	3b01      	subs	r3, #1
 8009c2c:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8009c2e:	68fb      	ldr	r3, [r7, #12]
 8009c30:	681b      	ldr	r3, [r3, #0]
 8009c32:	689b      	ldr	r3, [r3, #8]
 8009c34:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8009c38:	2b80      	cmp	r3, #128	; 0x80
 8009c3a:	d0f2      	beq.n	8009c22 <SPI_EndRxTxTransaction+0x52>
 8009c3c:	e000      	b.n	8009c40 <SPI_EndRxTxTransaction+0x70>
        break;
 8009c3e:	bf00      	nop
  }

  return HAL_OK;
 8009c40:	2300      	movs	r3, #0
}
 8009c42:	4618      	mov	r0, r3
 8009c44:	3718      	adds	r7, #24
 8009c46:	46bd      	mov	sp, r7
 8009c48:	bd80      	pop	{r7, pc}
 8009c4a:	bf00      	nop
 8009c4c:	20000040 	.word	0x20000040
 8009c50:	165e9f81 	.word	0x165e9f81

08009c54 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8009c54:	b580      	push	{r7, lr}
 8009c56:	b082      	sub	sp, #8
 8009c58:	af00      	add	r7, sp, #0
 8009c5a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8009c5c:	687b      	ldr	r3, [r7, #4]
 8009c5e:	2b00      	cmp	r3, #0
 8009c60:	d101      	bne.n	8009c66 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8009c62:	2301      	movs	r3, #1
 8009c64:	e041      	b.n	8009cea <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8009c66:	687b      	ldr	r3, [r7, #4]
 8009c68:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8009c6c:	b2db      	uxtb	r3, r3
 8009c6e:	2b00      	cmp	r3, #0
 8009c70:	d106      	bne.n	8009c80 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8009c72:	687b      	ldr	r3, [r7, #4]
 8009c74:	2200      	movs	r2, #0
 8009c76:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8009c7a:	6878      	ldr	r0, [r7, #4]
 8009c7c:	f7fc ffa8 	bl	8006bd0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009c80:	687b      	ldr	r3, [r7, #4]
 8009c82:	2202      	movs	r2, #2
 8009c84:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8009c88:	687b      	ldr	r3, [r7, #4]
 8009c8a:	681a      	ldr	r2, [r3, #0]
 8009c8c:	687b      	ldr	r3, [r7, #4]
 8009c8e:	3304      	adds	r3, #4
 8009c90:	4619      	mov	r1, r3
 8009c92:	4610      	mov	r0, r2
 8009c94:	f000 fc7c 	bl	800a590 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8009c98:	687b      	ldr	r3, [r7, #4]
 8009c9a:	2201      	movs	r2, #1
 8009c9c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009ca0:	687b      	ldr	r3, [r7, #4]
 8009ca2:	2201      	movs	r2, #1
 8009ca4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8009ca8:	687b      	ldr	r3, [r7, #4]
 8009caa:	2201      	movs	r2, #1
 8009cac:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8009cb0:	687b      	ldr	r3, [r7, #4]
 8009cb2:	2201      	movs	r2, #1
 8009cb4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8009cb8:	687b      	ldr	r3, [r7, #4]
 8009cba:	2201      	movs	r2, #1
 8009cbc:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009cc0:	687b      	ldr	r3, [r7, #4]
 8009cc2:	2201      	movs	r2, #1
 8009cc4:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8009cc8:	687b      	ldr	r3, [r7, #4]
 8009cca:	2201      	movs	r2, #1
 8009ccc:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8009cd0:	687b      	ldr	r3, [r7, #4]
 8009cd2:	2201      	movs	r2, #1
 8009cd4:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8009cd8:	687b      	ldr	r3, [r7, #4]
 8009cda:	2201      	movs	r2, #1
 8009cdc:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8009ce0:	687b      	ldr	r3, [r7, #4]
 8009ce2:	2201      	movs	r2, #1
 8009ce4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8009ce8:	2300      	movs	r3, #0
}
 8009cea:	4618      	mov	r0, r3
 8009cec:	3708      	adds	r7, #8
 8009cee:	46bd      	mov	sp, r7
 8009cf0:	bd80      	pop	{r7, pc}
	...

08009cf4 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8009cf4:	b480      	push	{r7}
 8009cf6:	b085      	sub	sp, #20
 8009cf8:	af00      	add	r7, sp, #0
 8009cfa:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8009cfc:	687b      	ldr	r3, [r7, #4]
 8009cfe:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8009d02:	b2db      	uxtb	r3, r3
 8009d04:	2b01      	cmp	r3, #1
 8009d06:	d001      	beq.n	8009d0c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8009d08:	2301      	movs	r3, #1
 8009d0a:	e04e      	b.n	8009daa <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009d0c:	687b      	ldr	r3, [r7, #4]
 8009d0e:	2202      	movs	r2, #2
 8009d10:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8009d14:	687b      	ldr	r3, [r7, #4]
 8009d16:	681b      	ldr	r3, [r3, #0]
 8009d18:	68da      	ldr	r2, [r3, #12]
 8009d1a:	687b      	ldr	r3, [r7, #4]
 8009d1c:	681b      	ldr	r3, [r3, #0]
 8009d1e:	f042 0201 	orr.w	r2, r2, #1
 8009d22:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8009d24:	687b      	ldr	r3, [r7, #4]
 8009d26:	681b      	ldr	r3, [r3, #0]
 8009d28:	4a23      	ldr	r2, [pc, #140]	; (8009db8 <HAL_TIM_Base_Start_IT+0xc4>)
 8009d2a:	4293      	cmp	r3, r2
 8009d2c:	d022      	beq.n	8009d74 <HAL_TIM_Base_Start_IT+0x80>
 8009d2e:	687b      	ldr	r3, [r7, #4]
 8009d30:	681b      	ldr	r3, [r3, #0]
 8009d32:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009d36:	d01d      	beq.n	8009d74 <HAL_TIM_Base_Start_IT+0x80>
 8009d38:	687b      	ldr	r3, [r7, #4]
 8009d3a:	681b      	ldr	r3, [r3, #0]
 8009d3c:	4a1f      	ldr	r2, [pc, #124]	; (8009dbc <HAL_TIM_Base_Start_IT+0xc8>)
 8009d3e:	4293      	cmp	r3, r2
 8009d40:	d018      	beq.n	8009d74 <HAL_TIM_Base_Start_IT+0x80>
 8009d42:	687b      	ldr	r3, [r7, #4]
 8009d44:	681b      	ldr	r3, [r3, #0]
 8009d46:	4a1e      	ldr	r2, [pc, #120]	; (8009dc0 <HAL_TIM_Base_Start_IT+0xcc>)
 8009d48:	4293      	cmp	r3, r2
 8009d4a:	d013      	beq.n	8009d74 <HAL_TIM_Base_Start_IT+0x80>
 8009d4c:	687b      	ldr	r3, [r7, #4]
 8009d4e:	681b      	ldr	r3, [r3, #0]
 8009d50:	4a1c      	ldr	r2, [pc, #112]	; (8009dc4 <HAL_TIM_Base_Start_IT+0xd0>)
 8009d52:	4293      	cmp	r3, r2
 8009d54:	d00e      	beq.n	8009d74 <HAL_TIM_Base_Start_IT+0x80>
 8009d56:	687b      	ldr	r3, [r7, #4]
 8009d58:	681b      	ldr	r3, [r3, #0]
 8009d5a:	4a1b      	ldr	r2, [pc, #108]	; (8009dc8 <HAL_TIM_Base_Start_IT+0xd4>)
 8009d5c:	4293      	cmp	r3, r2
 8009d5e:	d009      	beq.n	8009d74 <HAL_TIM_Base_Start_IT+0x80>
 8009d60:	687b      	ldr	r3, [r7, #4]
 8009d62:	681b      	ldr	r3, [r3, #0]
 8009d64:	4a19      	ldr	r2, [pc, #100]	; (8009dcc <HAL_TIM_Base_Start_IT+0xd8>)
 8009d66:	4293      	cmp	r3, r2
 8009d68:	d004      	beq.n	8009d74 <HAL_TIM_Base_Start_IT+0x80>
 8009d6a:	687b      	ldr	r3, [r7, #4]
 8009d6c:	681b      	ldr	r3, [r3, #0]
 8009d6e:	4a18      	ldr	r2, [pc, #96]	; (8009dd0 <HAL_TIM_Base_Start_IT+0xdc>)
 8009d70:	4293      	cmp	r3, r2
 8009d72:	d111      	bne.n	8009d98 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8009d74:	687b      	ldr	r3, [r7, #4]
 8009d76:	681b      	ldr	r3, [r3, #0]
 8009d78:	689b      	ldr	r3, [r3, #8]
 8009d7a:	f003 0307 	and.w	r3, r3, #7
 8009d7e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009d80:	68fb      	ldr	r3, [r7, #12]
 8009d82:	2b06      	cmp	r3, #6
 8009d84:	d010      	beq.n	8009da8 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8009d86:	687b      	ldr	r3, [r7, #4]
 8009d88:	681b      	ldr	r3, [r3, #0]
 8009d8a:	681a      	ldr	r2, [r3, #0]
 8009d8c:	687b      	ldr	r3, [r7, #4]
 8009d8e:	681b      	ldr	r3, [r3, #0]
 8009d90:	f042 0201 	orr.w	r2, r2, #1
 8009d94:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009d96:	e007      	b.n	8009da8 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8009d98:	687b      	ldr	r3, [r7, #4]
 8009d9a:	681b      	ldr	r3, [r3, #0]
 8009d9c:	681a      	ldr	r2, [r3, #0]
 8009d9e:	687b      	ldr	r3, [r7, #4]
 8009da0:	681b      	ldr	r3, [r3, #0]
 8009da2:	f042 0201 	orr.w	r2, r2, #1
 8009da6:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8009da8:	2300      	movs	r3, #0
}
 8009daa:	4618      	mov	r0, r3
 8009dac:	3714      	adds	r7, #20
 8009dae:	46bd      	mov	sp, r7
 8009db0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009db4:	4770      	bx	lr
 8009db6:	bf00      	nop
 8009db8:	40010000 	.word	0x40010000
 8009dbc:	40000400 	.word	0x40000400
 8009dc0:	40000800 	.word	0x40000800
 8009dc4:	40000c00 	.word	0x40000c00
 8009dc8:	40010400 	.word	0x40010400
 8009dcc:	40014000 	.word	0x40014000
 8009dd0:	40001800 	.word	0x40001800

08009dd4 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8009dd4:	b580      	push	{r7, lr}
 8009dd6:	b082      	sub	sp, #8
 8009dd8:	af00      	add	r7, sp, #0
 8009dda:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8009ddc:	687b      	ldr	r3, [r7, #4]
 8009dde:	2b00      	cmp	r3, #0
 8009de0:	d101      	bne.n	8009de6 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8009de2:	2301      	movs	r3, #1
 8009de4:	e041      	b.n	8009e6a <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8009de6:	687b      	ldr	r3, [r7, #4]
 8009de8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8009dec:	b2db      	uxtb	r3, r3
 8009dee:	2b00      	cmp	r3, #0
 8009df0:	d106      	bne.n	8009e00 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8009df2:	687b      	ldr	r3, [r7, #4]
 8009df4:	2200      	movs	r2, #0
 8009df6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8009dfa:	6878      	ldr	r0, [r7, #4]
 8009dfc:	f000 f839 	bl	8009e72 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009e00:	687b      	ldr	r3, [r7, #4]
 8009e02:	2202      	movs	r2, #2
 8009e04:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8009e08:	687b      	ldr	r3, [r7, #4]
 8009e0a:	681a      	ldr	r2, [r3, #0]
 8009e0c:	687b      	ldr	r3, [r7, #4]
 8009e0e:	3304      	adds	r3, #4
 8009e10:	4619      	mov	r1, r3
 8009e12:	4610      	mov	r0, r2
 8009e14:	f000 fbbc 	bl	800a590 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8009e18:	687b      	ldr	r3, [r7, #4]
 8009e1a:	2201      	movs	r2, #1
 8009e1c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009e20:	687b      	ldr	r3, [r7, #4]
 8009e22:	2201      	movs	r2, #1
 8009e24:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8009e28:	687b      	ldr	r3, [r7, #4]
 8009e2a:	2201      	movs	r2, #1
 8009e2c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8009e30:	687b      	ldr	r3, [r7, #4]
 8009e32:	2201      	movs	r2, #1
 8009e34:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8009e38:	687b      	ldr	r3, [r7, #4]
 8009e3a:	2201      	movs	r2, #1
 8009e3c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009e40:	687b      	ldr	r3, [r7, #4]
 8009e42:	2201      	movs	r2, #1
 8009e44:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8009e48:	687b      	ldr	r3, [r7, #4]
 8009e4a:	2201      	movs	r2, #1
 8009e4c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8009e50:	687b      	ldr	r3, [r7, #4]
 8009e52:	2201      	movs	r2, #1
 8009e54:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8009e58:	687b      	ldr	r3, [r7, #4]
 8009e5a:	2201      	movs	r2, #1
 8009e5c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8009e60:	687b      	ldr	r3, [r7, #4]
 8009e62:	2201      	movs	r2, #1
 8009e64:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8009e68:	2300      	movs	r3, #0
}
 8009e6a:	4618      	mov	r0, r3
 8009e6c:	3708      	adds	r7, #8
 8009e6e:	46bd      	mov	sp, r7
 8009e70:	bd80      	pop	{r7, pc}

08009e72 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8009e72:	b480      	push	{r7}
 8009e74:	b083      	sub	sp, #12
 8009e76:	af00      	add	r7, sp, #0
 8009e78:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8009e7a:	bf00      	nop
 8009e7c:	370c      	adds	r7, #12
 8009e7e:	46bd      	mov	sp, r7
 8009e80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e84:	4770      	bx	lr
	...

08009e88 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8009e88:	b580      	push	{r7, lr}
 8009e8a:	b084      	sub	sp, #16
 8009e8c:	af00      	add	r7, sp, #0
 8009e8e:	6078      	str	r0, [r7, #4]
 8009e90:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8009e92:	683b      	ldr	r3, [r7, #0]
 8009e94:	2b00      	cmp	r3, #0
 8009e96:	d109      	bne.n	8009eac <HAL_TIM_PWM_Start+0x24>
 8009e98:	687b      	ldr	r3, [r7, #4]
 8009e9a:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8009e9e:	b2db      	uxtb	r3, r3
 8009ea0:	2b01      	cmp	r3, #1
 8009ea2:	bf14      	ite	ne
 8009ea4:	2301      	movne	r3, #1
 8009ea6:	2300      	moveq	r3, #0
 8009ea8:	b2db      	uxtb	r3, r3
 8009eaa:	e022      	b.n	8009ef2 <HAL_TIM_PWM_Start+0x6a>
 8009eac:	683b      	ldr	r3, [r7, #0]
 8009eae:	2b04      	cmp	r3, #4
 8009eb0:	d109      	bne.n	8009ec6 <HAL_TIM_PWM_Start+0x3e>
 8009eb2:	687b      	ldr	r3, [r7, #4]
 8009eb4:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8009eb8:	b2db      	uxtb	r3, r3
 8009eba:	2b01      	cmp	r3, #1
 8009ebc:	bf14      	ite	ne
 8009ebe:	2301      	movne	r3, #1
 8009ec0:	2300      	moveq	r3, #0
 8009ec2:	b2db      	uxtb	r3, r3
 8009ec4:	e015      	b.n	8009ef2 <HAL_TIM_PWM_Start+0x6a>
 8009ec6:	683b      	ldr	r3, [r7, #0]
 8009ec8:	2b08      	cmp	r3, #8
 8009eca:	d109      	bne.n	8009ee0 <HAL_TIM_PWM_Start+0x58>
 8009ecc:	687b      	ldr	r3, [r7, #4]
 8009ece:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8009ed2:	b2db      	uxtb	r3, r3
 8009ed4:	2b01      	cmp	r3, #1
 8009ed6:	bf14      	ite	ne
 8009ed8:	2301      	movne	r3, #1
 8009eda:	2300      	moveq	r3, #0
 8009edc:	b2db      	uxtb	r3, r3
 8009ede:	e008      	b.n	8009ef2 <HAL_TIM_PWM_Start+0x6a>
 8009ee0:	687b      	ldr	r3, [r7, #4]
 8009ee2:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8009ee6:	b2db      	uxtb	r3, r3
 8009ee8:	2b01      	cmp	r3, #1
 8009eea:	bf14      	ite	ne
 8009eec:	2301      	movne	r3, #1
 8009eee:	2300      	moveq	r3, #0
 8009ef0:	b2db      	uxtb	r3, r3
 8009ef2:	2b00      	cmp	r3, #0
 8009ef4:	d001      	beq.n	8009efa <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8009ef6:	2301      	movs	r3, #1
 8009ef8:	e07c      	b.n	8009ff4 <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8009efa:	683b      	ldr	r3, [r7, #0]
 8009efc:	2b00      	cmp	r3, #0
 8009efe:	d104      	bne.n	8009f0a <HAL_TIM_PWM_Start+0x82>
 8009f00:	687b      	ldr	r3, [r7, #4]
 8009f02:	2202      	movs	r2, #2
 8009f04:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8009f08:	e013      	b.n	8009f32 <HAL_TIM_PWM_Start+0xaa>
 8009f0a:	683b      	ldr	r3, [r7, #0]
 8009f0c:	2b04      	cmp	r3, #4
 8009f0e:	d104      	bne.n	8009f1a <HAL_TIM_PWM_Start+0x92>
 8009f10:	687b      	ldr	r3, [r7, #4]
 8009f12:	2202      	movs	r2, #2
 8009f14:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8009f18:	e00b      	b.n	8009f32 <HAL_TIM_PWM_Start+0xaa>
 8009f1a:	683b      	ldr	r3, [r7, #0]
 8009f1c:	2b08      	cmp	r3, #8
 8009f1e:	d104      	bne.n	8009f2a <HAL_TIM_PWM_Start+0xa2>
 8009f20:	687b      	ldr	r3, [r7, #4]
 8009f22:	2202      	movs	r2, #2
 8009f24:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8009f28:	e003      	b.n	8009f32 <HAL_TIM_PWM_Start+0xaa>
 8009f2a:	687b      	ldr	r3, [r7, #4]
 8009f2c:	2202      	movs	r2, #2
 8009f2e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8009f32:	687b      	ldr	r3, [r7, #4]
 8009f34:	681b      	ldr	r3, [r3, #0]
 8009f36:	2201      	movs	r2, #1
 8009f38:	6839      	ldr	r1, [r7, #0]
 8009f3a:	4618      	mov	r0, r3
 8009f3c:	f000 fe12 	bl	800ab64 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8009f40:	687b      	ldr	r3, [r7, #4]
 8009f42:	681b      	ldr	r3, [r3, #0]
 8009f44:	4a2d      	ldr	r2, [pc, #180]	; (8009ffc <HAL_TIM_PWM_Start+0x174>)
 8009f46:	4293      	cmp	r3, r2
 8009f48:	d004      	beq.n	8009f54 <HAL_TIM_PWM_Start+0xcc>
 8009f4a:	687b      	ldr	r3, [r7, #4]
 8009f4c:	681b      	ldr	r3, [r3, #0]
 8009f4e:	4a2c      	ldr	r2, [pc, #176]	; (800a000 <HAL_TIM_PWM_Start+0x178>)
 8009f50:	4293      	cmp	r3, r2
 8009f52:	d101      	bne.n	8009f58 <HAL_TIM_PWM_Start+0xd0>
 8009f54:	2301      	movs	r3, #1
 8009f56:	e000      	b.n	8009f5a <HAL_TIM_PWM_Start+0xd2>
 8009f58:	2300      	movs	r3, #0
 8009f5a:	2b00      	cmp	r3, #0
 8009f5c:	d007      	beq.n	8009f6e <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8009f5e:	687b      	ldr	r3, [r7, #4]
 8009f60:	681b      	ldr	r3, [r3, #0]
 8009f62:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8009f64:	687b      	ldr	r3, [r7, #4]
 8009f66:	681b      	ldr	r3, [r3, #0]
 8009f68:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8009f6c:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8009f6e:	687b      	ldr	r3, [r7, #4]
 8009f70:	681b      	ldr	r3, [r3, #0]
 8009f72:	4a22      	ldr	r2, [pc, #136]	; (8009ffc <HAL_TIM_PWM_Start+0x174>)
 8009f74:	4293      	cmp	r3, r2
 8009f76:	d022      	beq.n	8009fbe <HAL_TIM_PWM_Start+0x136>
 8009f78:	687b      	ldr	r3, [r7, #4]
 8009f7a:	681b      	ldr	r3, [r3, #0]
 8009f7c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8009f80:	d01d      	beq.n	8009fbe <HAL_TIM_PWM_Start+0x136>
 8009f82:	687b      	ldr	r3, [r7, #4]
 8009f84:	681b      	ldr	r3, [r3, #0]
 8009f86:	4a1f      	ldr	r2, [pc, #124]	; (800a004 <HAL_TIM_PWM_Start+0x17c>)
 8009f88:	4293      	cmp	r3, r2
 8009f8a:	d018      	beq.n	8009fbe <HAL_TIM_PWM_Start+0x136>
 8009f8c:	687b      	ldr	r3, [r7, #4]
 8009f8e:	681b      	ldr	r3, [r3, #0]
 8009f90:	4a1d      	ldr	r2, [pc, #116]	; (800a008 <HAL_TIM_PWM_Start+0x180>)
 8009f92:	4293      	cmp	r3, r2
 8009f94:	d013      	beq.n	8009fbe <HAL_TIM_PWM_Start+0x136>
 8009f96:	687b      	ldr	r3, [r7, #4]
 8009f98:	681b      	ldr	r3, [r3, #0]
 8009f9a:	4a1c      	ldr	r2, [pc, #112]	; (800a00c <HAL_TIM_PWM_Start+0x184>)
 8009f9c:	4293      	cmp	r3, r2
 8009f9e:	d00e      	beq.n	8009fbe <HAL_TIM_PWM_Start+0x136>
 8009fa0:	687b      	ldr	r3, [r7, #4]
 8009fa2:	681b      	ldr	r3, [r3, #0]
 8009fa4:	4a16      	ldr	r2, [pc, #88]	; (800a000 <HAL_TIM_PWM_Start+0x178>)
 8009fa6:	4293      	cmp	r3, r2
 8009fa8:	d009      	beq.n	8009fbe <HAL_TIM_PWM_Start+0x136>
 8009faa:	687b      	ldr	r3, [r7, #4]
 8009fac:	681b      	ldr	r3, [r3, #0]
 8009fae:	4a18      	ldr	r2, [pc, #96]	; (800a010 <HAL_TIM_PWM_Start+0x188>)
 8009fb0:	4293      	cmp	r3, r2
 8009fb2:	d004      	beq.n	8009fbe <HAL_TIM_PWM_Start+0x136>
 8009fb4:	687b      	ldr	r3, [r7, #4]
 8009fb6:	681b      	ldr	r3, [r3, #0]
 8009fb8:	4a16      	ldr	r2, [pc, #88]	; (800a014 <HAL_TIM_PWM_Start+0x18c>)
 8009fba:	4293      	cmp	r3, r2
 8009fbc:	d111      	bne.n	8009fe2 <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8009fbe:	687b      	ldr	r3, [r7, #4]
 8009fc0:	681b      	ldr	r3, [r3, #0]
 8009fc2:	689b      	ldr	r3, [r3, #8]
 8009fc4:	f003 0307 	and.w	r3, r3, #7
 8009fc8:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009fca:	68fb      	ldr	r3, [r7, #12]
 8009fcc:	2b06      	cmp	r3, #6
 8009fce:	d010      	beq.n	8009ff2 <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 8009fd0:	687b      	ldr	r3, [r7, #4]
 8009fd2:	681b      	ldr	r3, [r3, #0]
 8009fd4:	681a      	ldr	r2, [r3, #0]
 8009fd6:	687b      	ldr	r3, [r7, #4]
 8009fd8:	681b      	ldr	r3, [r3, #0]
 8009fda:	f042 0201 	orr.w	r2, r2, #1
 8009fde:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009fe0:	e007      	b.n	8009ff2 <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8009fe2:	687b      	ldr	r3, [r7, #4]
 8009fe4:	681b      	ldr	r3, [r3, #0]
 8009fe6:	681a      	ldr	r2, [r3, #0]
 8009fe8:	687b      	ldr	r3, [r7, #4]
 8009fea:	681b      	ldr	r3, [r3, #0]
 8009fec:	f042 0201 	orr.w	r2, r2, #1
 8009ff0:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8009ff2:	2300      	movs	r3, #0
}
 8009ff4:	4618      	mov	r0, r3
 8009ff6:	3710      	adds	r7, #16
 8009ff8:	46bd      	mov	sp, r7
 8009ffa:	bd80      	pop	{r7, pc}
 8009ffc:	40010000 	.word	0x40010000
 800a000:	40010400 	.word	0x40010400
 800a004:	40000400 	.word	0x40000400
 800a008:	40000800 	.word	0x40000800
 800a00c:	40000c00 	.word	0x40000c00
 800a010:	40014000 	.word	0x40014000
 800a014:	40001800 	.word	0x40001800

0800a018 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800a018:	b580      	push	{r7, lr}
 800a01a:	b082      	sub	sp, #8
 800a01c:	af00      	add	r7, sp, #0
 800a01e:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 800a020:	687b      	ldr	r3, [r7, #4]
 800a022:	681b      	ldr	r3, [r3, #0]
 800a024:	691b      	ldr	r3, [r3, #16]
 800a026:	f003 0302 	and.w	r3, r3, #2
 800a02a:	2b02      	cmp	r3, #2
 800a02c:	d122      	bne.n	800a074 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 800a02e:	687b      	ldr	r3, [r7, #4]
 800a030:	681b      	ldr	r3, [r3, #0]
 800a032:	68db      	ldr	r3, [r3, #12]
 800a034:	f003 0302 	and.w	r3, r3, #2
 800a038:	2b02      	cmp	r3, #2
 800a03a:	d11b      	bne.n	800a074 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 800a03c:	687b      	ldr	r3, [r7, #4]
 800a03e:	681b      	ldr	r3, [r3, #0]
 800a040:	f06f 0202 	mvn.w	r2, #2
 800a044:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800a046:	687b      	ldr	r3, [r7, #4]
 800a048:	2201      	movs	r2, #1
 800a04a:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800a04c:	687b      	ldr	r3, [r7, #4]
 800a04e:	681b      	ldr	r3, [r3, #0]
 800a050:	699b      	ldr	r3, [r3, #24]
 800a052:	f003 0303 	and.w	r3, r3, #3
 800a056:	2b00      	cmp	r3, #0
 800a058:	d003      	beq.n	800a062 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800a05a:	6878      	ldr	r0, [r7, #4]
 800a05c:	f000 fa7a 	bl	800a554 <HAL_TIM_IC_CaptureCallback>
 800a060:	e005      	b.n	800a06e <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800a062:	6878      	ldr	r0, [r7, #4]
 800a064:	f000 fa6c 	bl	800a540 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800a068:	6878      	ldr	r0, [r7, #4]
 800a06a:	f000 fa7d 	bl	800a568 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800a06e:	687b      	ldr	r3, [r7, #4]
 800a070:	2200      	movs	r2, #0
 800a072:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 800a074:	687b      	ldr	r3, [r7, #4]
 800a076:	681b      	ldr	r3, [r3, #0]
 800a078:	691b      	ldr	r3, [r3, #16]
 800a07a:	f003 0304 	and.w	r3, r3, #4
 800a07e:	2b04      	cmp	r3, #4
 800a080:	d122      	bne.n	800a0c8 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 800a082:	687b      	ldr	r3, [r7, #4]
 800a084:	681b      	ldr	r3, [r3, #0]
 800a086:	68db      	ldr	r3, [r3, #12]
 800a088:	f003 0304 	and.w	r3, r3, #4
 800a08c:	2b04      	cmp	r3, #4
 800a08e:	d11b      	bne.n	800a0c8 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 800a090:	687b      	ldr	r3, [r7, #4]
 800a092:	681b      	ldr	r3, [r3, #0]
 800a094:	f06f 0204 	mvn.w	r2, #4
 800a098:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800a09a:	687b      	ldr	r3, [r7, #4]
 800a09c:	2202      	movs	r2, #2
 800a09e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800a0a0:	687b      	ldr	r3, [r7, #4]
 800a0a2:	681b      	ldr	r3, [r3, #0]
 800a0a4:	699b      	ldr	r3, [r3, #24]
 800a0a6:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800a0aa:	2b00      	cmp	r3, #0
 800a0ac:	d003      	beq.n	800a0b6 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800a0ae:	6878      	ldr	r0, [r7, #4]
 800a0b0:	f000 fa50 	bl	800a554 <HAL_TIM_IC_CaptureCallback>
 800a0b4:	e005      	b.n	800a0c2 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800a0b6:	6878      	ldr	r0, [r7, #4]
 800a0b8:	f000 fa42 	bl	800a540 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800a0bc:	6878      	ldr	r0, [r7, #4]
 800a0be:	f000 fa53 	bl	800a568 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800a0c2:	687b      	ldr	r3, [r7, #4]
 800a0c4:	2200      	movs	r2, #0
 800a0c6:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 800a0c8:	687b      	ldr	r3, [r7, #4]
 800a0ca:	681b      	ldr	r3, [r3, #0]
 800a0cc:	691b      	ldr	r3, [r3, #16]
 800a0ce:	f003 0308 	and.w	r3, r3, #8
 800a0d2:	2b08      	cmp	r3, #8
 800a0d4:	d122      	bne.n	800a11c <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 800a0d6:	687b      	ldr	r3, [r7, #4]
 800a0d8:	681b      	ldr	r3, [r3, #0]
 800a0da:	68db      	ldr	r3, [r3, #12]
 800a0dc:	f003 0308 	and.w	r3, r3, #8
 800a0e0:	2b08      	cmp	r3, #8
 800a0e2:	d11b      	bne.n	800a11c <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 800a0e4:	687b      	ldr	r3, [r7, #4]
 800a0e6:	681b      	ldr	r3, [r3, #0]
 800a0e8:	f06f 0208 	mvn.w	r2, #8
 800a0ec:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800a0ee:	687b      	ldr	r3, [r7, #4]
 800a0f0:	2204      	movs	r2, #4
 800a0f2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800a0f4:	687b      	ldr	r3, [r7, #4]
 800a0f6:	681b      	ldr	r3, [r3, #0]
 800a0f8:	69db      	ldr	r3, [r3, #28]
 800a0fa:	f003 0303 	and.w	r3, r3, #3
 800a0fe:	2b00      	cmp	r3, #0
 800a100:	d003      	beq.n	800a10a <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800a102:	6878      	ldr	r0, [r7, #4]
 800a104:	f000 fa26 	bl	800a554 <HAL_TIM_IC_CaptureCallback>
 800a108:	e005      	b.n	800a116 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800a10a:	6878      	ldr	r0, [r7, #4]
 800a10c:	f000 fa18 	bl	800a540 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800a110:	6878      	ldr	r0, [r7, #4]
 800a112:	f000 fa29 	bl	800a568 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800a116:	687b      	ldr	r3, [r7, #4]
 800a118:	2200      	movs	r2, #0
 800a11a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 800a11c:	687b      	ldr	r3, [r7, #4]
 800a11e:	681b      	ldr	r3, [r3, #0]
 800a120:	691b      	ldr	r3, [r3, #16]
 800a122:	f003 0310 	and.w	r3, r3, #16
 800a126:	2b10      	cmp	r3, #16
 800a128:	d122      	bne.n	800a170 <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 800a12a:	687b      	ldr	r3, [r7, #4]
 800a12c:	681b      	ldr	r3, [r3, #0]
 800a12e:	68db      	ldr	r3, [r3, #12]
 800a130:	f003 0310 	and.w	r3, r3, #16
 800a134:	2b10      	cmp	r3, #16
 800a136:	d11b      	bne.n	800a170 <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 800a138:	687b      	ldr	r3, [r7, #4]
 800a13a:	681b      	ldr	r3, [r3, #0]
 800a13c:	f06f 0210 	mvn.w	r2, #16
 800a140:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800a142:	687b      	ldr	r3, [r7, #4]
 800a144:	2208      	movs	r2, #8
 800a146:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800a148:	687b      	ldr	r3, [r7, #4]
 800a14a:	681b      	ldr	r3, [r3, #0]
 800a14c:	69db      	ldr	r3, [r3, #28]
 800a14e:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800a152:	2b00      	cmp	r3, #0
 800a154:	d003      	beq.n	800a15e <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800a156:	6878      	ldr	r0, [r7, #4]
 800a158:	f000 f9fc 	bl	800a554 <HAL_TIM_IC_CaptureCallback>
 800a15c:	e005      	b.n	800a16a <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800a15e:	6878      	ldr	r0, [r7, #4]
 800a160:	f000 f9ee 	bl	800a540 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800a164:	6878      	ldr	r0, [r7, #4]
 800a166:	f000 f9ff 	bl	800a568 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800a16a:	687b      	ldr	r3, [r7, #4]
 800a16c:	2200      	movs	r2, #0
 800a16e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 800a170:	687b      	ldr	r3, [r7, #4]
 800a172:	681b      	ldr	r3, [r3, #0]
 800a174:	691b      	ldr	r3, [r3, #16]
 800a176:	f003 0301 	and.w	r3, r3, #1
 800a17a:	2b01      	cmp	r3, #1
 800a17c:	d10e      	bne.n	800a19c <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 800a17e:	687b      	ldr	r3, [r7, #4]
 800a180:	681b      	ldr	r3, [r3, #0]
 800a182:	68db      	ldr	r3, [r3, #12]
 800a184:	f003 0301 	and.w	r3, r3, #1
 800a188:	2b01      	cmp	r3, #1
 800a18a:	d107      	bne.n	800a19c <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 800a18c:	687b      	ldr	r3, [r7, #4]
 800a18e:	681b      	ldr	r3, [r3, #0]
 800a190:	f06f 0201 	mvn.w	r2, #1
 800a194:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800a196:	6878      	ldr	r0, [r7, #4]
 800a198:	f000 f9c8 	bl	800a52c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 800a19c:	687b      	ldr	r3, [r7, #4]
 800a19e:	681b      	ldr	r3, [r3, #0]
 800a1a0:	691b      	ldr	r3, [r3, #16]
 800a1a2:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a1a6:	2b80      	cmp	r3, #128	; 0x80
 800a1a8:	d10e      	bne.n	800a1c8 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 800a1aa:	687b      	ldr	r3, [r7, #4]
 800a1ac:	681b      	ldr	r3, [r3, #0]
 800a1ae:	68db      	ldr	r3, [r3, #12]
 800a1b0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800a1b4:	2b80      	cmp	r3, #128	; 0x80
 800a1b6:	d107      	bne.n	800a1c8 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 800a1b8:	687b      	ldr	r3, [r7, #4]
 800a1ba:	681b      	ldr	r3, [r3, #0]
 800a1bc:	f06f 0280 	mvn.w	r2, #128	; 0x80
 800a1c0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800a1c2:	6878      	ldr	r0, [r7, #4]
 800a1c4:	f000 fdcc 	bl	800ad60 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 800a1c8:	687b      	ldr	r3, [r7, #4]
 800a1ca:	681b      	ldr	r3, [r3, #0]
 800a1cc:	691b      	ldr	r3, [r3, #16]
 800a1ce:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a1d2:	2b40      	cmp	r3, #64	; 0x40
 800a1d4:	d10e      	bne.n	800a1f4 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 800a1d6:	687b      	ldr	r3, [r7, #4]
 800a1d8:	681b      	ldr	r3, [r3, #0]
 800a1da:	68db      	ldr	r3, [r3, #12]
 800a1dc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800a1e0:	2b40      	cmp	r3, #64	; 0x40
 800a1e2:	d107      	bne.n	800a1f4 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 800a1e4:	687b      	ldr	r3, [r7, #4]
 800a1e6:	681b      	ldr	r3, [r3, #0]
 800a1e8:	f06f 0240 	mvn.w	r2, #64	; 0x40
 800a1ec:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800a1ee:	6878      	ldr	r0, [r7, #4]
 800a1f0:	f000 f9c4 	bl	800a57c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 800a1f4:	687b      	ldr	r3, [r7, #4]
 800a1f6:	681b      	ldr	r3, [r3, #0]
 800a1f8:	691b      	ldr	r3, [r3, #16]
 800a1fa:	f003 0320 	and.w	r3, r3, #32
 800a1fe:	2b20      	cmp	r3, #32
 800a200:	d10e      	bne.n	800a220 <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 800a202:	687b      	ldr	r3, [r7, #4]
 800a204:	681b      	ldr	r3, [r3, #0]
 800a206:	68db      	ldr	r3, [r3, #12]
 800a208:	f003 0320 	and.w	r3, r3, #32
 800a20c:	2b20      	cmp	r3, #32
 800a20e:	d107      	bne.n	800a220 <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 800a210:	687b      	ldr	r3, [r7, #4]
 800a212:	681b      	ldr	r3, [r3, #0]
 800a214:	f06f 0220 	mvn.w	r2, #32
 800a218:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800a21a:	6878      	ldr	r0, [r7, #4]
 800a21c:	f000 fd96 	bl	800ad4c <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800a220:	bf00      	nop
 800a222:	3708      	adds	r7, #8
 800a224:	46bd      	mov	sp, r7
 800a226:	bd80      	pop	{r7, pc}

0800a228 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800a228:	b580      	push	{r7, lr}
 800a22a:	b084      	sub	sp, #16
 800a22c:	af00      	add	r7, sp, #0
 800a22e:	60f8      	str	r0, [r7, #12]
 800a230:	60b9      	str	r1, [r7, #8]
 800a232:	607a      	str	r2, [r7, #4]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800a234:	68fb      	ldr	r3, [r7, #12]
 800a236:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800a23a:	2b01      	cmp	r3, #1
 800a23c:	d101      	bne.n	800a242 <HAL_TIM_PWM_ConfigChannel+0x1a>
 800a23e:	2302      	movs	r3, #2
 800a240:	e0ac      	b.n	800a39c <HAL_TIM_PWM_ConfigChannel+0x174>
 800a242:	68fb      	ldr	r3, [r7, #12]
 800a244:	2201      	movs	r2, #1
 800a246:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
 800a24a:	687b      	ldr	r3, [r7, #4]
 800a24c:	2b0c      	cmp	r3, #12
 800a24e:	f200 809f 	bhi.w	800a390 <HAL_TIM_PWM_ConfigChannel+0x168>
 800a252:	a201      	add	r2, pc, #4	; (adr r2, 800a258 <HAL_TIM_PWM_ConfigChannel+0x30>)
 800a254:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a258:	0800a28d 	.word	0x0800a28d
 800a25c:	0800a391 	.word	0x0800a391
 800a260:	0800a391 	.word	0x0800a391
 800a264:	0800a391 	.word	0x0800a391
 800a268:	0800a2cd 	.word	0x0800a2cd
 800a26c:	0800a391 	.word	0x0800a391
 800a270:	0800a391 	.word	0x0800a391
 800a274:	0800a391 	.word	0x0800a391
 800a278:	0800a30f 	.word	0x0800a30f
 800a27c:	0800a391 	.word	0x0800a391
 800a280:	0800a391 	.word	0x0800a391
 800a284:	0800a391 	.word	0x0800a391
 800a288:	0800a34f 	.word	0x0800a34f
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800a28c:	68fb      	ldr	r3, [r7, #12]
 800a28e:	681b      	ldr	r3, [r3, #0]
 800a290:	68b9      	ldr	r1, [r7, #8]
 800a292:	4618      	mov	r0, r3
 800a294:	f000 fa1c 	bl	800a6d0 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800a298:	68fb      	ldr	r3, [r7, #12]
 800a29a:	681b      	ldr	r3, [r3, #0]
 800a29c:	699a      	ldr	r2, [r3, #24]
 800a29e:	68fb      	ldr	r3, [r7, #12]
 800a2a0:	681b      	ldr	r3, [r3, #0]
 800a2a2:	f042 0208 	orr.w	r2, r2, #8
 800a2a6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800a2a8:	68fb      	ldr	r3, [r7, #12]
 800a2aa:	681b      	ldr	r3, [r3, #0]
 800a2ac:	699a      	ldr	r2, [r3, #24]
 800a2ae:	68fb      	ldr	r3, [r7, #12]
 800a2b0:	681b      	ldr	r3, [r3, #0]
 800a2b2:	f022 0204 	bic.w	r2, r2, #4
 800a2b6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800a2b8:	68fb      	ldr	r3, [r7, #12]
 800a2ba:	681b      	ldr	r3, [r3, #0]
 800a2bc:	6999      	ldr	r1, [r3, #24]
 800a2be:	68bb      	ldr	r3, [r7, #8]
 800a2c0:	691a      	ldr	r2, [r3, #16]
 800a2c2:	68fb      	ldr	r3, [r7, #12]
 800a2c4:	681b      	ldr	r3, [r3, #0]
 800a2c6:	430a      	orrs	r2, r1
 800a2c8:	619a      	str	r2, [r3, #24]
      break;
 800a2ca:	e062      	b.n	800a392 <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800a2cc:	68fb      	ldr	r3, [r7, #12]
 800a2ce:	681b      	ldr	r3, [r3, #0]
 800a2d0:	68b9      	ldr	r1, [r7, #8]
 800a2d2:	4618      	mov	r0, r3
 800a2d4:	f000 fa6c 	bl	800a7b0 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800a2d8:	68fb      	ldr	r3, [r7, #12]
 800a2da:	681b      	ldr	r3, [r3, #0]
 800a2dc:	699a      	ldr	r2, [r3, #24]
 800a2de:	68fb      	ldr	r3, [r7, #12]
 800a2e0:	681b      	ldr	r3, [r3, #0]
 800a2e2:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800a2e6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800a2e8:	68fb      	ldr	r3, [r7, #12]
 800a2ea:	681b      	ldr	r3, [r3, #0]
 800a2ec:	699a      	ldr	r2, [r3, #24]
 800a2ee:	68fb      	ldr	r3, [r7, #12]
 800a2f0:	681b      	ldr	r3, [r3, #0]
 800a2f2:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800a2f6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800a2f8:	68fb      	ldr	r3, [r7, #12]
 800a2fa:	681b      	ldr	r3, [r3, #0]
 800a2fc:	6999      	ldr	r1, [r3, #24]
 800a2fe:	68bb      	ldr	r3, [r7, #8]
 800a300:	691b      	ldr	r3, [r3, #16]
 800a302:	021a      	lsls	r2, r3, #8
 800a304:	68fb      	ldr	r3, [r7, #12]
 800a306:	681b      	ldr	r3, [r3, #0]
 800a308:	430a      	orrs	r2, r1
 800a30a:	619a      	str	r2, [r3, #24]
      break;
 800a30c:	e041      	b.n	800a392 <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800a30e:	68fb      	ldr	r3, [r7, #12]
 800a310:	681b      	ldr	r3, [r3, #0]
 800a312:	68b9      	ldr	r1, [r7, #8]
 800a314:	4618      	mov	r0, r3
 800a316:	f000 fac1 	bl	800a89c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800a31a:	68fb      	ldr	r3, [r7, #12]
 800a31c:	681b      	ldr	r3, [r3, #0]
 800a31e:	69da      	ldr	r2, [r3, #28]
 800a320:	68fb      	ldr	r3, [r7, #12]
 800a322:	681b      	ldr	r3, [r3, #0]
 800a324:	f042 0208 	orr.w	r2, r2, #8
 800a328:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800a32a:	68fb      	ldr	r3, [r7, #12]
 800a32c:	681b      	ldr	r3, [r3, #0]
 800a32e:	69da      	ldr	r2, [r3, #28]
 800a330:	68fb      	ldr	r3, [r7, #12]
 800a332:	681b      	ldr	r3, [r3, #0]
 800a334:	f022 0204 	bic.w	r2, r2, #4
 800a338:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800a33a:	68fb      	ldr	r3, [r7, #12]
 800a33c:	681b      	ldr	r3, [r3, #0]
 800a33e:	69d9      	ldr	r1, [r3, #28]
 800a340:	68bb      	ldr	r3, [r7, #8]
 800a342:	691a      	ldr	r2, [r3, #16]
 800a344:	68fb      	ldr	r3, [r7, #12]
 800a346:	681b      	ldr	r3, [r3, #0]
 800a348:	430a      	orrs	r2, r1
 800a34a:	61da      	str	r2, [r3, #28]
      break;
 800a34c:	e021      	b.n	800a392 <HAL_TIM_PWM_ConfigChannel+0x16a>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800a34e:	68fb      	ldr	r3, [r7, #12]
 800a350:	681b      	ldr	r3, [r3, #0]
 800a352:	68b9      	ldr	r1, [r7, #8]
 800a354:	4618      	mov	r0, r3
 800a356:	f000 fb15 	bl	800a984 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800a35a:	68fb      	ldr	r3, [r7, #12]
 800a35c:	681b      	ldr	r3, [r3, #0]
 800a35e:	69da      	ldr	r2, [r3, #28]
 800a360:	68fb      	ldr	r3, [r7, #12]
 800a362:	681b      	ldr	r3, [r3, #0]
 800a364:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800a368:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800a36a:	68fb      	ldr	r3, [r7, #12]
 800a36c:	681b      	ldr	r3, [r3, #0]
 800a36e:	69da      	ldr	r2, [r3, #28]
 800a370:	68fb      	ldr	r3, [r7, #12]
 800a372:	681b      	ldr	r3, [r3, #0]
 800a374:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800a378:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800a37a:	68fb      	ldr	r3, [r7, #12]
 800a37c:	681b      	ldr	r3, [r3, #0]
 800a37e:	69d9      	ldr	r1, [r3, #28]
 800a380:	68bb      	ldr	r3, [r7, #8]
 800a382:	691b      	ldr	r3, [r3, #16]
 800a384:	021a      	lsls	r2, r3, #8
 800a386:	68fb      	ldr	r3, [r7, #12]
 800a388:	681b      	ldr	r3, [r3, #0]
 800a38a:	430a      	orrs	r2, r1
 800a38c:	61da      	str	r2, [r3, #28]
      break;
 800a38e:	e000      	b.n	800a392 <HAL_TIM_PWM_ConfigChannel+0x16a>
    }

    default:
      break;
 800a390:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800a392:	68fb      	ldr	r3, [r7, #12]
 800a394:	2200      	movs	r2, #0
 800a396:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800a39a:	2300      	movs	r3, #0
}
 800a39c:	4618      	mov	r0, r3
 800a39e:	3710      	adds	r7, #16
 800a3a0:	46bd      	mov	sp, r7
 800a3a2:	bd80      	pop	{r7, pc}

0800a3a4 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800a3a4:	b580      	push	{r7, lr}
 800a3a6:	b084      	sub	sp, #16
 800a3a8:	af00      	add	r7, sp, #0
 800a3aa:	6078      	str	r0, [r7, #4]
 800a3ac:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800a3ae:	687b      	ldr	r3, [r7, #4]
 800a3b0:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800a3b4:	2b01      	cmp	r3, #1
 800a3b6:	d101      	bne.n	800a3bc <HAL_TIM_ConfigClockSource+0x18>
 800a3b8:	2302      	movs	r3, #2
 800a3ba:	e0b3      	b.n	800a524 <HAL_TIM_ConfigClockSource+0x180>
 800a3bc:	687b      	ldr	r3, [r7, #4]
 800a3be:	2201      	movs	r2, #1
 800a3c0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800a3c4:	687b      	ldr	r3, [r7, #4]
 800a3c6:	2202      	movs	r2, #2
 800a3c8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800a3cc:	687b      	ldr	r3, [r7, #4]
 800a3ce:	681b      	ldr	r3, [r3, #0]
 800a3d0:	689b      	ldr	r3, [r3, #8]
 800a3d2:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800a3d4:	68fb      	ldr	r3, [r7, #12]
 800a3d6:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 800a3da:	60fb      	str	r3, [r7, #12]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800a3dc:	68fb      	ldr	r3, [r7, #12]
 800a3de:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800a3e2:	60fb      	str	r3, [r7, #12]
  htim->Instance->SMCR = tmpsmcr;
 800a3e4:	687b      	ldr	r3, [r7, #4]
 800a3e6:	681b      	ldr	r3, [r3, #0]
 800a3e8:	68fa      	ldr	r2, [r7, #12]
 800a3ea:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800a3ec:	683b      	ldr	r3, [r7, #0]
 800a3ee:	681b      	ldr	r3, [r3, #0]
 800a3f0:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800a3f4:	d03e      	beq.n	800a474 <HAL_TIM_ConfigClockSource+0xd0>
 800a3f6:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800a3fa:	f200 8087 	bhi.w	800a50c <HAL_TIM_ConfigClockSource+0x168>
 800a3fe:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800a402:	f000 8085 	beq.w	800a510 <HAL_TIM_ConfigClockSource+0x16c>
 800a406:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800a40a:	d87f      	bhi.n	800a50c <HAL_TIM_ConfigClockSource+0x168>
 800a40c:	2b70      	cmp	r3, #112	; 0x70
 800a40e:	d01a      	beq.n	800a446 <HAL_TIM_ConfigClockSource+0xa2>
 800a410:	2b70      	cmp	r3, #112	; 0x70
 800a412:	d87b      	bhi.n	800a50c <HAL_TIM_ConfigClockSource+0x168>
 800a414:	2b60      	cmp	r3, #96	; 0x60
 800a416:	d050      	beq.n	800a4ba <HAL_TIM_ConfigClockSource+0x116>
 800a418:	2b60      	cmp	r3, #96	; 0x60
 800a41a:	d877      	bhi.n	800a50c <HAL_TIM_ConfigClockSource+0x168>
 800a41c:	2b50      	cmp	r3, #80	; 0x50
 800a41e:	d03c      	beq.n	800a49a <HAL_TIM_ConfigClockSource+0xf6>
 800a420:	2b50      	cmp	r3, #80	; 0x50
 800a422:	d873      	bhi.n	800a50c <HAL_TIM_ConfigClockSource+0x168>
 800a424:	2b40      	cmp	r3, #64	; 0x40
 800a426:	d058      	beq.n	800a4da <HAL_TIM_ConfigClockSource+0x136>
 800a428:	2b40      	cmp	r3, #64	; 0x40
 800a42a:	d86f      	bhi.n	800a50c <HAL_TIM_ConfigClockSource+0x168>
 800a42c:	2b30      	cmp	r3, #48	; 0x30
 800a42e:	d064      	beq.n	800a4fa <HAL_TIM_ConfigClockSource+0x156>
 800a430:	2b30      	cmp	r3, #48	; 0x30
 800a432:	d86b      	bhi.n	800a50c <HAL_TIM_ConfigClockSource+0x168>
 800a434:	2b20      	cmp	r3, #32
 800a436:	d060      	beq.n	800a4fa <HAL_TIM_ConfigClockSource+0x156>
 800a438:	2b20      	cmp	r3, #32
 800a43a:	d867      	bhi.n	800a50c <HAL_TIM_ConfigClockSource+0x168>
 800a43c:	2b00      	cmp	r3, #0
 800a43e:	d05c      	beq.n	800a4fa <HAL_TIM_ConfigClockSource+0x156>
 800a440:	2b10      	cmp	r3, #16
 800a442:	d05a      	beq.n	800a4fa <HAL_TIM_ConfigClockSource+0x156>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
        break;
      }

    default:
      break;
 800a444:	e062      	b.n	800a50c <HAL_TIM_ConfigClockSource+0x168>
      TIM_ETR_SetConfig(htim->Instance,
 800a446:	687b      	ldr	r3, [r7, #4]
 800a448:	6818      	ldr	r0, [r3, #0]
 800a44a:	683b      	ldr	r3, [r7, #0]
 800a44c:	6899      	ldr	r1, [r3, #8]
 800a44e:	683b      	ldr	r3, [r7, #0]
 800a450:	685a      	ldr	r2, [r3, #4]
 800a452:	683b      	ldr	r3, [r7, #0]
 800a454:	68db      	ldr	r3, [r3, #12]
 800a456:	f000 fb65 	bl	800ab24 <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 800a45a:	687b      	ldr	r3, [r7, #4]
 800a45c:	681b      	ldr	r3, [r3, #0]
 800a45e:	689b      	ldr	r3, [r3, #8]
 800a460:	60fb      	str	r3, [r7, #12]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800a462:	68fb      	ldr	r3, [r7, #12]
 800a464:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 800a468:	60fb      	str	r3, [r7, #12]
      htim->Instance->SMCR = tmpsmcr;
 800a46a:	687b      	ldr	r3, [r7, #4]
 800a46c:	681b      	ldr	r3, [r3, #0]
 800a46e:	68fa      	ldr	r2, [r7, #12]
 800a470:	609a      	str	r2, [r3, #8]
      break;
 800a472:	e04e      	b.n	800a512 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_ETR_SetConfig(htim->Instance,
 800a474:	687b      	ldr	r3, [r7, #4]
 800a476:	6818      	ldr	r0, [r3, #0]
 800a478:	683b      	ldr	r3, [r7, #0]
 800a47a:	6899      	ldr	r1, [r3, #8]
 800a47c:	683b      	ldr	r3, [r7, #0]
 800a47e:	685a      	ldr	r2, [r3, #4]
 800a480:	683b      	ldr	r3, [r7, #0]
 800a482:	68db      	ldr	r3, [r3, #12]
 800a484:	f000 fb4e 	bl	800ab24 <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800a488:	687b      	ldr	r3, [r7, #4]
 800a48a:	681b      	ldr	r3, [r3, #0]
 800a48c:	689a      	ldr	r2, [r3, #8]
 800a48e:	687b      	ldr	r3, [r7, #4]
 800a490:	681b      	ldr	r3, [r3, #0]
 800a492:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 800a496:	609a      	str	r2, [r3, #8]
      break;
 800a498:	e03b      	b.n	800a512 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800a49a:	687b      	ldr	r3, [r7, #4]
 800a49c:	6818      	ldr	r0, [r3, #0]
 800a49e:	683b      	ldr	r3, [r7, #0]
 800a4a0:	6859      	ldr	r1, [r3, #4]
 800a4a2:	683b      	ldr	r3, [r7, #0]
 800a4a4:	68db      	ldr	r3, [r3, #12]
 800a4a6:	461a      	mov	r2, r3
 800a4a8:	f000 fac2 	bl	800aa30 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800a4ac:	687b      	ldr	r3, [r7, #4]
 800a4ae:	681b      	ldr	r3, [r3, #0]
 800a4b0:	2150      	movs	r1, #80	; 0x50
 800a4b2:	4618      	mov	r0, r3
 800a4b4:	f000 fb1b 	bl	800aaee <TIM_ITRx_SetConfig>
      break;
 800a4b8:	e02b      	b.n	800a512 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI2_ConfigInputStage(htim->Instance,
 800a4ba:	687b      	ldr	r3, [r7, #4]
 800a4bc:	6818      	ldr	r0, [r3, #0]
 800a4be:	683b      	ldr	r3, [r7, #0]
 800a4c0:	6859      	ldr	r1, [r3, #4]
 800a4c2:	683b      	ldr	r3, [r7, #0]
 800a4c4:	68db      	ldr	r3, [r3, #12]
 800a4c6:	461a      	mov	r2, r3
 800a4c8:	f000 fae1 	bl	800aa8e <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800a4cc:	687b      	ldr	r3, [r7, #4]
 800a4ce:	681b      	ldr	r3, [r3, #0]
 800a4d0:	2160      	movs	r1, #96	; 0x60
 800a4d2:	4618      	mov	r0, r3
 800a4d4:	f000 fb0b 	bl	800aaee <TIM_ITRx_SetConfig>
      break;
 800a4d8:	e01b      	b.n	800a512 <HAL_TIM_ConfigClockSource+0x16e>
      TIM_TI1_ConfigInputStage(htim->Instance,
 800a4da:	687b      	ldr	r3, [r7, #4]
 800a4dc:	6818      	ldr	r0, [r3, #0]
 800a4de:	683b      	ldr	r3, [r7, #0]
 800a4e0:	6859      	ldr	r1, [r3, #4]
 800a4e2:	683b      	ldr	r3, [r7, #0]
 800a4e4:	68db      	ldr	r3, [r3, #12]
 800a4e6:	461a      	mov	r2, r3
 800a4e8:	f000 faa2 	bl	800aa30 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800a4ec:	687b      	ldr	r3, [r7, #4]
 800a4ee:	681b      	ldr	r3, [r3, #0]
 800a4f0:	2140      	movs	r1, #64	; 0x40
 800a4f2:	4618      	mov	r0, r3
 800a4f4:	f000 fafb 	bl	800aaee <TIM_ITRx_SetConfig>
      break;
 800a4f8:	e00b      	b.n	800a512 <HAL_TIM_ConfigClockSource+0x16e>
        TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800a4fa:	687b      	ldr	r3, [r7, #4]
 800a4fc:	681a      	ldr	r2, [r3, #0]
 800a4fe:	683b      	ldr	r3, [r7, #0]
 800a500:	681b      	ldr	r3, [r3, #0]
 800a502:	4619      	mov	r1, r3
 800a504:	4610      	mov	r0, r2
 800a506:	f000 faf2 	bl	800aaee <TIM_ITRx_SetConfig>
        break;
 800a50a:	e002      	b.n	800a512 <HAL_TIM_ConfigClockSource+0x16e>
      break;
 800a50c:	bf00      	nop
 800a50e:	e000      	b.n	800a512 <HAL_TIM_ConfigClockSource+0x16e>
      break;
 800a510:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800a512:	687b      	ldr	r3, [r7, #4]
 800a514:	2201      	movs	r2, #1
 800a516:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800a51a:	687b      	ldr	r3, [r7, #4]
 800a51c:	2200      	movs	r2, #0
 800a51e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800a522:	2300      	movs	r3, #0
}
 800a524:	4618      	mov	r0, r3
 800a526:	3710      	adds	r7, #16
 800a528:	46bd      	mov	sp, r7
 800a52a:	bd80      	pop	{r7, pc}

0800a52c <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800a52c:	b480      	push	{r7}
 800a52e:	b083      	sub	sp, #12
 800a530:	af00      	add	r7, sp, #0
 800a532:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 800a534:	bf00      	nop
 800a536:	370c      	adds	r7, #12
 800a538:	46bd      	mov	sp, r7
 800a53a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a53e:	4770      	bx	lr

0800a540 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800a540:	b480      	push	{r7}
 800a542:	b083      	sub	sp, #12
 800a544:	af00      	add	r7, sp, #0
 800a546:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800a548:	bf00      	nop
 800a54a:	370c      	adds	r7, #12
 800a54c:	46bd      	mov	sp, r7
 800a54e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a552:	4770      	bx	lr

0800a554 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800a554:	b480      	push	{r7}
 800a556:	b083      	sub	sp, #12
 800a558:	af00      	add	r7, sp, #0
 800a55a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800a55c:	bf00      	nop
 800a55e:	370c      	adds	r7, #12
 800a560:	46bd      	mov	sp, r7
 800a562:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a566:	4770      	bx	lr

0800a568 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800a568:	b480      	push	{r7}
 800a56a:	b083      	sub	sp, #12
 800a56c:	af00      	add	r7, sp, #0
 800a56e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800a570:	bf00      	nop
 800a572:	370c      	adds	r7, #12
 800a574:	46bd      	mov	sp, r7
 800a576:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a57a:	4770      	bx	lr

0800a57c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800a57c:	b480      	push	{r7}
 800a57e:	b083      	sub	sp, #12
 800a580:	af00      	add	r7, sp, #0
 800a582:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800a584:	bf00      	nop
 800a586:	370c      	adds	r7, #12
 800a588:	46bd      	mov	sp, r7
 800a58a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a58e:	4770      	bx	lr

0800a590 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 800a590:	b480      	push	{r7}
 800a592:	b085      	sub	sp, #20
 800a594:	af00      	add	r7, sp, #0
 800a596:	6078      	str	r0, [r7, #4]
 800a598:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800a59a:	687b      	ldr	r3, [r7, #4]
 800a59c:	681b      	ldr	r3, [r3, #0]
 800a59e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800a5a0:	687b      	ldr	r3, [r7, #4]
 800a5a2:	4a40      	ldr	r2, [pc, #256]	; (800a6a4 <TIM_Base_SetConfig+0x114>)
 800a5a4:	4293      	cmp	r3, r2
 800a5a6:	d013      	beq.n	800a5d0 <TIM_Base_SetConfig+0x40>
 800a5a8:	687b      	ldr	r3, [r7, #4]
 800a5aa:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800a5ae:	d00f      	beq.n	800a5d0 <TIM_Base_SetConfig+0x40>
 800a5b0:	687b      	ldr	r3, [r7, #4]
 800a5b2:	4a3d      	ldr	r2, [pc, #244]	; (800a6a8 <TIM_Base_SetConfig+0x118>)
 800a5b4:	4293      	cmp	r3, r2
 800a5b6:	d00b      	beq.n	800a5d0 <TIM_Base_SetConfig+0x40>
 800a5b8:	687b      	ldr	r3, [r7, #4]
 800a5ba:	4a3c      	ldr	r2, [pc, #240]	; (800a6ac <TIM_Base_SetConfig+0x11c>)
 800a5bc:	4293      	cmp	r3, r2
 800a5be:	d007      	beq.n	800a5d0 <TIM_Base_SetConfig+0x40>
 800a5c0:	687b      	ldr	r3, [r7, #4]
 800a5c2:	4a3b      	ldr	r2, [pc, #236]	; (800a6b0 <TIM_Base_SetConfig+0x120>)
 800a5c4:	4293      	cmp	r3, r2
 800a5c6:	d003      	beq.n	800a5d0 <TIM_Base_SetConfig+0x40>
 800a5c8:	687b      	ldr	r3, [r7, #4]
 800a5ca:	4a3a      	ldr	r2, [pc, #232]	; (800a6b4 <TIM_Base_SetConfig+0x124>)
 800a5cc:	4293      	cmp	r3, r2
 800a5ce:	d108      	bne.n	800a5e2 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800a5d0:	68fb      	ldr	r3, [r7, #12]
 800a5d2:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a5d6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800a5d8:	683b      	ldr	r3, [r7, #0]
 800a5da:	685b      	ldr	r3, [r3, #4]
 800a5dc:	68fa      	ldr	r2, [r7, #12]
 800a5de:	4313      	orrs	r3, r2
 800a5e0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800a5e2:	687b      	ldr	r3, [r7, #4]
 800a5e4:	4a2f      	ldr	r2, [pc, #188]	; (800a6a4 <TIM_Base_SetConfig+0x114>)
 800a5e6:	4293      	cmp	r3, r2
 800a5e8:	d02b      	beq.n	800a642 <TIM_Base_SetConfig+0xb2>
 800a5ea:	687b      	ldr	r3, [r7, #4]
 800a5ec:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800a5f0:	d027      	beq.n	800a642 <TIM_Base_SetConfig+0xb2>
 800a5f2:	687b      	ldr	r3, [r7, #4]
 800a5f4:	4a2c      	ldr	r2, [pc, #176]	; (800a6a8 <TIM_Base_SetConfig+0x118>)
 800a5f6:	4293      	cmp	r3, r2
 800a5f8:	d023      	beq.n	800a642 <TIM_Base_SetConfig+0xb2>
 800a5fa:	687b      	ldr	r3, [r7, #4]
 800a5fc:	4a2b      	ldr	r2, [pc, #172]	; (800a6ac <TIM_Base_SetConfig+0x11c>)
 800a5fe:	4293      	cmp	r3, r2
 800a600:	d01f      	beq.n	800a642 <TIM_Base_SetConfig+0xb2>
 800a602:	687b      	ldr	r3, [r7, #4]
 800a604:	4a2a      	ldr	r2, [pc, #168]	; (800a6b0 <TIM_Base_SetConfig+0x120>)
 800a606:	4293      	cmp	r3, r2
 800a608:	d01b      	beq.n	800a642 <TIM_Base_SetConfig+0xb2>
 800a60a:	687b      	ldr	r3, [r7, #4]
 800a60c:	4a29      	ldr	r2, [pc, #164]	; (800a6b4 <TIM_Base_SetConfig+0x124>)
 800a60e:	4293      	cmp	r3, r2
 800a610:	d017      	beq.n	800a642 <TIM_Base_SetConfig+0xb2>
 800a612:	687b      	ldr	r3, [r7, #4]
 800a614:	4a28      	ldr	r2, [pc, #160]	; (800a6b8 <TIM_Base_SetConfig+0x128>)
 800a616:	4293      	cmp	r3, r2
 800a618:	d013      	beq.n	800a642 <TIM_Base_SetConfig+0xb2>
 800a61a:	687b      	ldr	r3, [r7, #4]
 800a61c:	4a27      	ldr	r2, [pc, #156]	; (800a6bc <TIM_Base_SetConfig+0x12c>)
 800a61e:	4293      	cmp	r3, r2
 800a620:	d00f      	beq.n	800a642 <TIM_Base_SetConfig+0xb2>
 800a622:	687b      	ldr	r3, [r7, #4]
 800a624:	4a26      	ldr	r2, [pc, #152]	; (800a6c0 <TIM_Base_SetConfig+0x130>)
 800a626:	4293      	cmp	r3, r2
 800a628:	d00b      	beq.n	800a642 <TIM_Base_SetConfig+0xb2>
 800a62a:	687b      	ldr	r3, [r7, #4]
 800a62c:	4a25      	ldr	r2, [pc, #148]	; (800a6c4 <TIM_Base_SetConfig+0x134>)
 800a62e:	4293      	cmp	r3, r2
 800a630:	d007      	beq.n	800a642 <TIM_Base_SetConfig+0xb2>
 800a632:	687b      	ldr	r3, [r7, #4]
 800a634:	4a24      	ldr	r2, [pc, #144]	; (800a6c8 <TIM_Base_SetConfig+0x138>)
 800a636:	4293      	cmp	r3, r2
 800a638:	d003      	beq.n	800a642 <TIM_Base_SetConfig+0xb2>
 800a63a:	687b      	ldr	r3, [r7, #4]
 800a63c:	4a23      	ldr	r2, [pc, #140]	; (800a6cc <TIM_Base_SetConfig+0x13c>)
 800a63e:	4293      	cmp	r3, r2
 800a640:	d108      	bne.n	800a654 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800a642:	68fb      	ldr	r3, [r7, #12]
 800a644:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800a648:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800a64a:	683b      	ldr	r3, [r7, #0]
 800a64c:	68db      	ldr	r3, [r3, #12]
 800a64e:	68fa      	ldr	r2, [r7, #12]
 800a650:	4313      	orrs	r3, r2
 800a652:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800a654:	68fb      	ldr	r3, [r7, #12]
 800a656:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 800a65a:	683b      	ldr	r3, [r7, #0]
 800a65c:	695b      	ldr	r3, [r3, #20]
 800a65e:	4313      	orrs	r3, r2
 800a660:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800a662:	687b      	ldr	r3, [r7, #4]
 800a664:	68fa      	ldr	r2, [r7, #12]
 800a666:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800a668:	683b      	ldr	r3, [r7, #0]
 800a66a:	689a      	ldr	r2, [r3, #8]
 800a66c:	687b      	ldr	r3, [r7, #4]
 800a66e:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800a670:	683b      	ldr	r3, [r7, #0]
 800a672:	681a      	ldr	r2, [r3, #0]
 800a674:	687b      	ldr	r3, [r7, #4]
 800a676:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800a678:	687b      	ldr	r3, [r7, #4]
 800a67a:	4a0a      	ldr	r2, [pc, #40]	; (800a6a4 <TIM_Base_SetConfig+0x114>)
 800a67c:	4293      	cmp	r3, r2
 800a67e:	d003      	beq.n	800a688 <TIM_Base_SetConfig+0xf8>
 800a680:	687b      	ldr	r3, [r7, #4]
 800a682:	4a0c      	ldr	r2, [pc, #48]	; (800a6b4 <TIM_Base_SetConfig+0x124>)
 800a684:	4293      	cmp	r3, r2
 800a686:	d103      	bne.n	800a690 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800a688:	683b      	ldr	r3, [r7, #0]
 800a68a:	691a      	ldr	r2, [r3, #16]
 800a68c:	687b      	ldr	r3, [r7, #4]
 800a68e:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800a690:	687b      	ldr	r3, [r7, #4]
 800a692:	2201      	movs	r2, #1
 800a694:	615a      	str	r2, [r3, #20]
}
 800a696:	bf00      	nop
 800a698:	3714      	adds	r7, #20
 800a69a:	46bd      	mov	sp, r7
 800a69c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6a0:	4770      	bx	lr
 800a6a2:	bf00      	nop
 800a6a4:	40010000 	.word	0x40010000
 800a6a8:	40000400 	.word	0x40000400
 800a6ac:	40000800 	.word	0x40000800
 800a6b0:	40000c00 	.word	0x40000c00
 800a6b4:	40010400 	.word	0x40010400
 800a6b8:	40014000 	.word	0x40014000
 800a6bc:	40014400 	.word	0x40014400
 800a6c0:	40014800 	.word	0x40014800
 800a6c4:	40001800 	.word	0x40001800
 800a6c8:	40001c00 	.word	0x40001c00
 800a6cc:	40002000 	.word	0x40002000

0800a6d0 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800a6d0:	b480      	push	{r7}
 800a6d2:	b087      	sub	sp, #28
 800a6d4:	af00      	add	r7, sp, #0
 800a6d6:	6078      	str	r0, [r7, #4]
 800a6d8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800a6da:	687b      	ldr	r3, [r7, #4]
 800a6dc:	6a1b      	ldr	r3, [r3, #32]
 800a6de:	f023 0201 	bic.w	r2, r3, #1
 800a6e2:	687b      	ldr	r3, [r7, #4]
 800a6e4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a6e6:	687b      	ldr	r3, [r7, #4]
 800a6e8:	6a1b      	ldr	r3, [r3, #32]
 800a6ea:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a6ec:	687b      	ldr	r3, [r7, #4]
 800a6ee:	685b      	ldr	r3, [r3, #4]
 800a6f0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800a6f2:	687b      	ldr	r3, [r7, #4]
 800a6f4:	699b      	ldr	r3, [r3, #24]
 800a6f6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800a6f8:	68fb      	ldr	r3, [r7, #12]
 800a6fa:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a6fe:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800a700:	68fb      	ldr	r3, [r7, #12]
 800a702:	f023 0303 	bic.w	r3, r3, #3
 800a706:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800a708:	683b      	ldr	r3, [r7, #0]
 800a70a:	681b      	ldr	r3, [r3, #0]
 800a70c:	68fa      	ldr	r2, [r7, #12]
 800a70e:	4313      	orrs	r3, r2
 800a710:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800a712:	697b      	ldr	r3, [r7, #20]
 800a714:	f023 0302 	bic.w	r3, r3, #2
 800a718:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800a71a:	683b      	ldr	r3, [r7, #0]
 800a71c:	689b      	ldr	r3, [r3, #8]
 800a71e:	697a      	ldr	r2, [r7, #20]
 800a720:	4313      	orrs	r3, r2
 800a722:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800a724:	687b      	ldr	r3, [r7, #4]
 800a726:	4a20      	ldr	r2, [pc, #128]	; (800a7a8 <TIM_OC1_SetConfig+0xd8>)
 800a728:	4293      	cmp	r3, r2
 800a72a:	d003      	beq.n	800a734 <TIM_OC1_SetConfig+0x64>
 800a72c:	687b      	ldr	r3, [r7, #4]
 800a72e:	4a1f      	ldr	r2, [pc, #124]	; (800a7ac <TIM_OC1_SetConfig+0xdc>)
 800a730:	4293      	cmp	r3, r2
 800a732:	d10c      	bne.n	800a74e <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800a734:	697b      	ldr	r3, [r7, #20]
 800a736:	f023 0308 	bic.w	r3, r3, #8
 800a73a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800a73c:	683b      	ldr	r3, [r7, #0]
 800a73e:	68db      	ldr	r3, [r3, #12]
 800a740:	697a      	ldr	r2, [r7, #20]
 800a742:	4313      	orrs	r3, r2
 800a744:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800a746:	697b      	ldr	r3, [r7, #20]
 800a748:	f023 0304 	bic.w	r3, r3, #4
 800a74c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a74e:	687b      	ldr	r3, [r7, #4]
 800a750:	4a15      	ldr	r2, [pc, #84]	; (800a7a8 <TIM_OC1_SetConfig+0xd8>)
 800a752:	4293      	cmp	r3, r2
 800a754:	d003      	beq.n	800a75e <TIM_OC1_SetConfig+0x8e>
 800a756:	687b      	ldr	r3, [r7, #4]
 800a758:	4a14      	ldr	r2, [pc, #80]	; (800a7ac <TIM_OC1_SetConfig+0xdc>)
 800a75a:	4293      	cmp	r3, r2
 800a75c:	d111      	bne.n	800a782 <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800a75e:	693b      	ldr	r3, [r7, #16]
 800a760:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800a764:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800a766:	693b      	ldr	r3, [r7, #16]
 800a768:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800a76c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800a76e:	683b      	ldr	r3, [r7, #0]
 800a770:	695b      	ldr	r3, [r3, #20]
 800a772:	693a      	ldr	r2, [r7, #16]
 800a774:	4313      	orrs	r3, r2
 800a776:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800a778:	683b      	ldr	r3, [r7, #0]
 800a77a:	699b      	ldr	r3, [r3, #24]
 800a77c:	693a      	ldr	r2, [r7, #16]
 800a77e:	4313      	orrs	r3, r2
 800a780:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a782:	687b      	ldr	r3, [r7, #4]
 800a784:	693a      	ldr	r2, [r7, #16]
 800a786:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800a788:	687b      	ldr	r3, [r7, #4]
 800a78a:	68fa      	ldr	r2, [r7, #12]
 800a78c:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800a78e:	683b      	ldr	r3, [r7, #0]
 800a790:	685a      	ldr	r2, [r3, #4]
 800a792:	687b      	ldr	r3, [r7, #4]
 800a794:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a796:	687b      	ldr	r3, [r7, #4]
 800a798:	697a      	ldr	r2, [r7, #20]
 800a79a:	621a      	str	r2, [r3, #32]
}
 800a79c:	bf00      	nop
 800a79e:	371c      	adds	r7, #28
 800a7a0:	46bd      	mov	sp, r7
 800a7a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a7a6:	4770      	bx	lr
 800a7a8:	40010000 	.word	0x40010000
 800a7ac:	40010400 	.word	0x40010400

0800a7b0 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800a7b0:	b480      	push	{r7}
 800a7b2:	b087      	sub	sp, #28
 800a7b4:	af00      	add	r7, sp, #0
 800a7b6:	6078      	str	r0, [r7, #4]
 800a7b8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800a7ba:	687b      	ldr	r3, [r7, #4]
 800a7bc:	6a1b      	ldr	r3, [r3, #32]
 800a7be:	f023 0210 	bic.w	r2, r3, #16
 800a7c2:	687b      	ldr	r3, [r7, #4]
 800a7c4:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a7c6:	687b      	ldr	r3, [r7, #4]
 800a7c8:	6a1b      	ldr	r3, [r3, #32]
 800a7ca:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a7cc:	687b      	ldr	r3, [r7, #4]
 800a7ce:	685b      	ldr	r3, [r3, #4]
 800a7d0:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800a7d2:	687b      	ldr	r3, [r7, #4]
 800a7d4:	699b      	ldr	r3, [r3, #24]
 800a7d6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800a7d8:	68fb      	ldr	r3, [r7, #12]
 800a7da:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800a7de:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800a7e0:	68fb      	ldr	r3, [r7, #12]
 800a7e2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800a7e6:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800a7e8:	683b      	ldr	r3, [r7, #0]
 800a7ea:	681b      	ldr	r3, [r3, #0]
 800a7ec:	021b      	lsls	r3, r3, #8
 800a7ee:	68fa      	ldr	r2, [r7, #12]
 800a7f0:	4313      	orrs	r3, r2
 800a7f2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800a7f4:	697b      	ldr	r3, [r7, #20]
 800a7f6:	f023 0320 	bic.w	r3, r3, #32
 800a7fa:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800a7fc:	683b      	ldr	r3, [r7, #0]
 800a7fe:	689b      	ldr	r3, [r3, #8]
 800a800:	011b      	lsls	r3, r3, #4
 800a802:	697a      	ldr	r2, [r7, #20]
 800a804:	4313      	orrs	r3, r2
 800a806:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800a808:	687b      	ldr	r3, [r7, #4]
 800a80a:	4a22      	ldr	r2, [pc, #136]	; (800a894 <TIM_OC2_SetConfig+0xe4>)
 800a80c:	4293      	cmp	r3, r2
 800a80e:	d003      	beq.n	800a818 <TIM_OC2_SetConfig+0x68>
 800a810:	687b      	ldr	r3, [r7, #4]
 800a812:	4a21      	ldr	r2, [pc, #132]	; (800a898 <TIM_OC2_SetConfig+0xe8>)
 800a814:	4293      	cmp	r3, r2
 800a816:	d10d      	bne.n	800a834 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800a818:	697b      	ldr	r3, [r7, #20]
 800a81a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800a81e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800a820:	683b      	ldr	r3, [r7, #0]
 800a822:	68db      	ldr	r3, [r3, #12]
 800a824:	011b      	lsls	r3, r3, #4
 800a826:	697a      	ldr	r2, [r7, #20]
 800a828:	4313      	orrs	r3, r2
 800a82a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800a82c:	697b      	ldr	r3, [r7, #20]
 800a82e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800a832:	617b      	str	r3, [r7, #20]

  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a834:	687b      	ldr	r3, [r7, #4]
 800a836:	4a17      	ldr	r2, [pc, #92]	; (800a894 <TIM_OC2_SetConfig+0xe4>)
 800a838:	4293      	cmp	r3, r2
 800a83a:	d003      	beq.n	800a844 <TIM_OC2_SetConfig+0x94>
 800a83c:	687b      	ldr	r3, [r7, #4]
 800a83e:	4a16      	ldr	r2, [pc, #88]	; (800a898 <TIM_OC2_SetConfig+0xe8>)
 800a840:	4293      	cmp	r3, r2
 800a842:	d113      	bne.n	800a86c <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800a844:	693b      	ldr	r3, [r7, #16]
 800a846:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800a84a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800a84c:	693b      	ldr	r3, [r7, #16]
 800a84e:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800a852:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800a854:	683b      	ldr	r3, [r7, #0]
 800a856:	695b      	ldr	r3, [r3, #20]
 800a858:	009b      	lsls	r3, r3, #2
 800a85a:	693a      	ldr	r2, [r7, #16]
 800a85c:	4313      	orrs	r3, r2
 800a85e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800a860:	683b      	ldr	r3, [r7, #0]
 800a862:	699b      	ldr	r3, [r3, #24]
 800a864:	009b      	lsls	r3, r3, #2
 800a866:	693a      	ldr	r2, [r7, #16]
 800a868:	4313      	orrs	r3, r2
 800a86a:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a86c:	687b      	ldr	r3, [r7, #4]
 800a86e:	693a      	ldr	r2, [r7, #16]
 800a870:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800a872:	687b      	ldr	r3, [r7, #4]
 800a874:	68fa      	ldr	r2, [r7, #12]
 800a876:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800a878:	683b      	ldr	r3, [r7, #0]
 800a87a:	685a      	ldr	r2, [r3, #4]
 800a87c:	687b      	ldr	r3, [r7, #4]
 800a87e:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a880:	687b      	ldr	r3, [r7, #4]
 800a882:	697a      	ldr	r2, [r7, #20]
 800a884:	621a      	str	r2, [r3, #32]
}
 800a886:	bf00      	nop
 800a888:	371c      	adds	r7, #28
 800a88a:	46bd      	mov	sp, r7
 800a88c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a890:	4770      	bx	lr
 800a892:	bf00      	nop
 800a894:	40010000 	.word	0x40010000
 800a898:	40010400 	.word	0x40010400

0800a89c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800a89c:	b480      	push	{r7}
 800a89e:	b087      	sub	sp, #28
 800a8a0:	af00      	add	r7, sp, #0
 800a8a2:	6078      	str	r0, [r7, #4]
 800a8a4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800a8a6:	687b      	ldr	r3, [r7, #4]
 800a8a8:	6a1b      	ldr	r3, [r3, #32]
 800a8aa:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 800a8ae:	687b      	ldr	r3, [r7, #4]
 800a8b0:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a8b2:	687b      	ldr	r3, [r7, #4]
 800a8b4:	6a1b      	ldr	r3, [r3, #32]
 800a8b6:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a8b8:	687b      	ldr	r3, [r7, #4]
 800a8ba:	685b      	ldr	r3, [r3, #4]
 800a8bc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800a8be:	687b      	ldr	r3, [r7, #4]
 800a8c0:	69db      	ldr	r3, [r3, #28]
 800a8c2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800a8c4:	68fb      	ldr	r3, [r7, #12]
 800a8c6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800a8ca:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800a8cc:	68fb      	ldr	r3, [r7, #12]
 800a8ce:	f023 0303 	bic.w	r3, r3, #3
 800a8d2:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800a8d4:	683b      	ldr	r3, [r7, #0]
 800a8d6:	681b      	ldr	r3, [r3, #0]
 800a8d8:	68fa      	ldr	r2, [r7, #12]
 800a8da:	4313      	orrs	r3, r2
 800a8dc:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800a8de:	697b      	ldr	r3, [r7, #20]
 800a8e0:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 800a8e4:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800a8e6:	683b      	ldr	r3, [r7, #0]
 800a8e8:	689b      	ldr	r3, [r3, #8]
 800a8ea:	021b      	lsls	r3, r3, #8
 800a8ec:	697a      	ldr	r2, [r7, #20]
 800a8ee:	4313      	orrs	r3, r2
 800a8f0:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800a8f2:	687b      	ldr	r3, [r7, #4]
 800a8f4:	4a21      	ldr	r2, [pc, #132]	; (800a97c <TIM_OC3_SetConfig+0xe0>)
 800a8f6:	4293      	cmp	r3, r2
 800a8f8:	d003      	beq.n	800a902 <TIM_OC3_SetConfig+0x66>
 800a8fa:	687b      	ldr	r3, [r7, #4]
 800a8fc:	4a20      	ldr	r2, [pc, #128]	; (800a980 <TIM_OC3_SetConfig+0xe4>)
 800a8fe:	4293      	cmp	r3, r2
 800a900:	d10d      	bne.n	800a91e <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800a902:	697b      	ldr	r3, [r7, #20]
 800a904:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 800a908:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800a90a:	683b      	ldr	r3, [r7, #0]
 800a90c:	68db      	ldr	r3, [r3, #12]
 800a90e:	021b      	lsls	r3, r3, #8
 800a910:	697a      	ldr	r2, [r7, #20]
 800a912:	4313      	orrs	r3, r2
 800a914:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800a916:	697b      	ldr	r3, [r7, #20]
 800a918:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 800a91c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a91e:	687b      	ldr	r3, [r7, #4]
 800a920:	4a16      	ldr	r2, [pc, #88]	; (800a97c <TIM_OC3_SetConfig+0xe0>)
 800a922:	4293      	cmp	r3, r2
 800a924:	d003      	beq.n	800a92e <TIM_OC3_SetConfig+0x92>
 800a926:	687b      	ldr	r3, [r7, #4]
 800a928:	4a15      	ldr	r2, [pc, #84]	; (800a980 <TIM_OC3_SetConfig+0xe4>)
 800a92a:	4293      	cmp	r3, r2
 800a92c:	d113      	bne.n	800a956 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800a92e:	693b      	ldr	r3, [r7, #16]
 800a930:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800a934:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800a936:	693b      	ldr	r3, [r7, #16]
 800a938:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800a93c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800a93e:	683b      	ldr	r3, [r7, #0]
 800a940:	695b      	ldr	r3, [r3, #20]
 800a942:	011b      	lsls	r3, r3, #4
 800a944:	693a      	ldr	r2, [r7, #16]
 800a946:	4313      	orrs	r3, r2
 800a948:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800a94a:	683b      	ldr	r3, [r7, #0]
 800a94c:	699b      	ldr	r3, [r3, #24]
 800a94e:	011b      	lsls	r3, r3, #4
 800a950:	693a      	ldr	r2, [r7, #16]
 800a952:	4313      	orrs	r3, r2
 800a954:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a956:	687b      	ldr	r3, [r7, #4]
 800a958:	693a      	ldr	r2, [r7, #16]
 800a95a:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800a95c:	687b      	ldr	r3, [r7, #4]
 800a95e:	68fa      	ldr	r2, [r7, #12]
 800a960:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800a962:	683b      	ldr	r3, [r7, #0]
 800a964:	685a      	ldr	r2, [r3, #4]
 800a966:	687b      	ldr	r3, [r7, #4]
 800a968:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a96a:	687b      	ldr	r3, [r7, #4]
 800a96c:	697a      	ldr	r2, [r7, #20]
 800a96e:	621a      	str	r2, [r3, #32]
}
 800a970:	bf00      	nop
 800a972:	371c      	adds	r7, #28
 800a974:	46bd      	mov	sp, r7
 800a976:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a97a:	4770      	bx	lr
 800a97c:	40010000 	.word	0x40010000
 800a980:	40010400 	.word	0x40010400

0800a984 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, TIM_OC_InitTypeDef *OC_Config)
{
 800a984:	b480      	push	{r7}
 800a986:	b087      	sub	sp, #28
 800a988:	af00      	add	r7, sp, #0
 800a98a:	6078      	str	r0, [r7, #4]
 800a98c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800a98e:	687b      	ldr	r3, [r7, #4]
 800a990:	6a1b      	ldr	r3, [r3, #32]
 800a992:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800a996:	687b      	ldr	r3, [r7, #4]
 800a998:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a99a:	687b      	ldr	r3, [r7, #4]
 800a99c:	6a1b      	ldr	r3, [r3, #32]
 800a99e:	613b      	str	r3, [r7, #16]
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a9a0:	687b      	ldr	r3, [r7, #4]
 800a9a2:	685b      	ldr	r3, [r3, #4]
 800a9a4:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800a9a6:	687b      	ldr	r3, [r7, #4]
 800a9a8:	69db      	ldr	r3, [r3, #28]
 800a9aa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800a9ac:	68fb      	ldr	r3, [r7, #12]
 800a9ae:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 800a9b2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800a9b4:	68fb      	ldr	r3, [r7, #12]
 800a9b6:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 800a9ba:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800a9bc:	683b      	ldr	r3, [r7, #0]
 800a9be:	681b      	ldr	r3, [r3, #0]
 800a9c0:	021b      	lsls	r3, r3, #8
 800a9c2:	68fa      	ldr	r2, [r7, #12]
 800a9c4:	4313      	orrs	r3, r2
 800a9c6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800a9c8:	693b      	ldr	r3, [r7, #16]
 800a9ca:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800a9ce:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800a9d0:	683b      	ldr	r3, [r7, #0]
 800a9d2:	689b      	ldr	r3, [r3, #8]
 800a9d4:	031b      	lsls	r3, r3, #12
 800a9d6:	693a      	ldr	r2, [r7, #16]
 800a9d8:	4313      	orrs	r3, r2
 800a9da:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a9dc:	687b      	ldr	r3, [r7, #4]
 800a9de:	4a12      	ldr	r2, [pc, #72]	; (800aa28 <TIM_OC4_SetConfig+0xa4>)
 800a9e0:	4293      	cmp	r3, r2
 800a9e2:	d003      	beq.n	800a9ec <TIM_OC4_SetConfig+0x68>
 800a9e4:	687b      	ldr	r3, [r7, #4]
 800a9e6:	4a11      	ldr	r2, [pc, #68]	; (800aa2c <TIM_OC4_SetConfig+0xa8>)
 800a9e8:	4293      	cmp	r3, r2
 800a9ea:	d109      	bne.n	800aa00 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800a9ec:	697b      	ldr	r3, [r7, #20]
 800a9ee:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800a9f2:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800a9f4:	683b      	ldr	r3, [r7, #0]
 800a9f6:	695b      	ldr	r3, [r3, #20]
 800a9f8:	019b      	lsls	r3, r3, #6
 800a9fa:	697a      	ldr	r2, [r7, #20]
 800a9fc:	4313      	orrs	r3, r2
 800a9fe:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800aa00:	687b      	ldr	r3, [r7, #4]
 800aa02:	697a      	ldr	r2, [r7, #20]
 800aa04:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800aa06:	687b      	ldr	r3, [r7, #4]
 800aa08:	68fa      	ldr	r2, [r7, #12]
 800aa0a:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800aa0c:	683b      	ldr	r3, [r7, #0]
 800aa0e:	685a      	ldr	r2, [r3, #4]
 800aa10:	687b      	ldr	r3, [r7, #4]
 800aa12:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800aa14:	687b      	ldr	r3, [r7, #4]
 800aa16:	693a      	ldr	r2, [r7, #16]
 800aa18:	621a      	str	r2, [r3, #32]
}
 800aa1a:	bf00      	nop
 800aa1c:	371c      	adds	r7, #28
 800aa1e:	46bd      	mov	sp, r7
 800aa20:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa24:	4770      	bx	lr
 800aa26:	bf00      	nop
 800aa28:	40010000 	.word	0x40010000
 800aa2c:	40010400 	.word	0x40010400

0800aa30 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800aa30:	b480      	push	{r7}
 800aa32:	b087      	sub	sp, #28
 800aa34:	af00      	add	r7, sp, #0
 800aa36:	60f8      	str	r0, [r7, #12]
 800aa38:	60b9      	str	r1, [r7, #8]
 800aa3a:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800aa3c:	68fb      	ldr	r3, [r7, #12]
 800aa3e:	6a1b      	ldr	r3, [r3, #32]
 800aa40:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800aa42:	68fb      	ldr	r3, [r7, #12]
 800aa44:	6a1b      	ldr	r3, [r3, #32]
 800aa46:	f023 0201 	bic.w	r2, r3, #1
 800aa4a:	68fb      	ldr	r3, [r7, #12]
 800aa4c:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800aa4e:	68fb      	ldr	r3, [r7, #12]
 800aa50:	699b      	ldr	r3, [r3, #24]
 800aa52:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800aa54:	693b      	ldr	r3, [r7, #16]
 800aa56:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800aa5a:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800aa5c:	687b      	ldr	r3, [r7, #4]
 800aa5e:	011b      	lsls	r3, r3, #4
 800aa60:	693a      	ldr	r2, [r7, #16]
 800aa62:	4313      	orrs	r3, r2
 800aa64:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800aa66:	697b      	ldr	r3, [r7, #20]
 800aa68:	f023 030a 	bic.w	r3, r3, #10
 800aa6c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800aa6e:	697a      	ldr	r2, [r7, #20]
 800aa70:	68bb      	ldr	r3, [r7, #8]
 800aa72:	4313      	orrs	r3, r2
 800aa74:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800aa76:	68fb      	ldr	r3, [r7, #12]
 800aa78:	693a      	ldr	r2, [r7, #16]
 800aa7a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800aa7c:	68fb      	ldr	r3, [r7, #12]
 800aa7e:	697a      	ldr	r2, [r7, #20]
 800aa80:	621a      	str	r2, [r3, #32]
}
 800aa82:	bf00      	nop
 800aa84:	371c      	adds	r7, #28
 800aa86:	46bd      	mov	sp, r7
 800aa88:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa8c:	4770      	bx	lr

0800aa8e <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800aa8e:	b480      	push	{r7}
 800aa90:	b087      	sub	sp, #28
 800aa92:	af00      	add	r7, sp, #0
 800aa94:	60f8      	str	r0, [r7, #12]
 800aa96:	60b9      	str	r1, [r7, #8]
 800aa98:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800aa9a:	68fb      	ldr	r3, [r7, #12]
 800aa9c:	6a1b      	ldr	r3, [r3, #32]
 800aa9e:	f023 0210 	bic.w	r2, r3, #16
 800aaa2:	68fb      	ldr	r3, [r7, #12]
 800aaa4:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800aaa6:	68fb      	ldr	r3, [r7, #12]
 800aaa8:	699b      	ldr	r3, [r3, #24]
 800aaaa:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 800aaac:	68fb      	ldr	r3, [r7, #12]
 800aaae:	6a1b      	ldr	r3, [r3, #32]
 800aab0:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800aab2:	697b      	ldr	r3, [r7, #20]
 800aab4:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800aab8:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800aaba:	687b      	ldr	r3, [r7, #4]
 800aabc:	031b      	lsls	r3, r3, #12
 800aabe:	697a      	ldr	r2, [r7, #20]
 800aac0:	4313      	orrs	r3, r2
 800aac2:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800aac4:	693b      	ldr	r3, [r7, #16]
 800aac6:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800aaca:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 800aacc:	68bb      	ldr	r3, [r7, #8]
 800aace:	011b      	lsls	r3, r3, #4
 800aad0:	693a      	ldr	r2, [r7, #16]
 800aad2:	4313      	orrs	r3, r2
 800aad4:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800aad6:	68fb      	ldr	r3, [r7, #12]
 800aad8:	697a      	ldr	r2, [r7, #20]
 800aada:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800aadc:	68fb      	ldr	r3, [r7, #12]
 800aade:	693a      	ldr	r2, [r7, #16]
 800aae0:	621a      	str	r2, [r3, #32]
}
 800aae2:	bf00      	nop
 800aae4:	371c      	adds	r7, #28
 800aae6:	46bd      	mov	sp, r7
 800aae8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aaec:	4770      	bx	lr

0800aaee <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800aaee:	b480      	push	{r7}
 800aaf0:	b085      	sub	sp, #20
 800aaf2:	af00      	add	r7, sp, #0
 800aaf4:	6078      	str	r0, [r7, #4]
 800aaf6:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800aaf8:	687b      	ldr	r3, [r7, #4]
 800aafa:	689b      	ldr	r3, [r3, #8]
 800aafc:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800aafe:	68fb      	ldr	r3, [r7, #12]
 800ab00:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800ab04:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800ab06:	683a      	ldr	r2, [r7, #0]
 800ab08:	68fb      	ldr	r3, [r7, #12]
 800ab0a:	4313      	orrs	r3, r2
 800ab0c:	f043 0307 	orr.w	r3, r3, #7
 800ab10:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800ab12:	687b      	ldr	r3, [r7, #4]
 800ab14:	68fa      	ldr	r2, [r7, #12]
 800ab16:	609a      	str	r2, [r3, #8]
}
 800ab18:	bf00      	nop
 800ab1a:	3714      	adds	r7, #20
 800ab1c:	46bd      	mov	sp, r7
 800ab1e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab22:	4770      	bx	lr

0800ab24 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800ab24:	b480      	push	{r7}
 800ab26:	b087      	sub	sp, #28
 800ab28:	af00      	add	r7, sp, #0
 800ab2a:	60f8      	str	r0, [r7, #12]
 800ab2c:	60b9      	str	r1, [r7, #8]
 800ab2e:	607a      	str	r2, [r7, #4]
 800ab30:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800ab32:	68fb      	ldr	r3, [r7, #12]
 800ab34:	689b      	ldr	r3, [r3, #8]
 800ab36:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800ab38:	697b      	ldr	r3, [r7, #20]
 800ab3a:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800ab3e:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800ab40:	683b      	ldr	r3, [r7, #0]
 800ab42:	021a      	lsls	r2, r3, #8
 800ab44:	687b      	ldr	r3, [r7, #4]
 800ab46:	431a      	orrs	r2, r3
 800ab48:	68bb      	ldr	r3, [r7, #8]
 800ab4a:	4313      	orrs	r3, r2
 800ab4c:	697a      	ldr	r2, [r7, #20]
 800ab4e:	4313      	orrs	r3, r2
 800ab50:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800ab52:	68fb      	ldr	r3, [r7, #12]
 800ab54:	697a      	ldr	r2, [r7, #20]
 800ab56:	609a      	str	r2, [r3, #8]
}
 800ab58:	bf00      	nop
 800ab5a:	371c      	adds	r7, #28
 800ab5c:	46bd      	mov	sp, r7
 800ab5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab62:	4770      	bx	lr

0800ab64 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800ab64:	b480      	push	{r7}
 800ab66:	b087      	sub	sp, #28
 800ab68:	af00      	add	r7, sp, #0
 800ab6a:	60f8      	str	r0, [r7, #12]
 800ab6c:	60b9      	str	r1, [r7, #8]
 800ab6e:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800ab70:	68bb      	ldr	r3, [r7, #8]
 800ab72:	f003 031f 	and.w	r3, r3, #31
 800ab76:	2201      	movs	r2, #1
 800ab78:	fa02 f303 	lsl.w	r3, r2, r3
 800ab7c:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800ab7e:	68fb      	ldr	r3, [r7, #12]
 800ab80:	6a1a      	ldr	r2, [r3, #32]
 800ab82:	697b      	ldr	r3, [r7, #20]
 800ab84:	43db      	mvns	r3, r3
 800ab86:	401a      	ands	r2, r3
 800ab88:	68fb      	ldr	r3, [r7, #12]
 800ab8a:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800ab8c:	68fb      	ldr	r3, [r7, #12]
 800ab8e:	6a1a      	ldr	r2, [r3, #32]
 800ab90:	68bb      	ldr	r3, [r7, #8]
 800ab92:	f003 031f 	and.w	r3, r3, #31
 800ab96:	6879      	ldr	r1, [r7, #4]
 800ab98:	fa01 f303 	lsl.w	r3, r1, r3
 800ab9c:	431a      	orrs	r2, r3
 800ab9e:	68fb      	ldr	r3, [r7, #12]
 800aba0:	621a      	str	r2, [r3, #32]
}
 800aba2:	bf00      	nop
 800aba4:	371c      	adds	r7, #28
 800aba6:	46bd      	mov	sp, r7
 800aba8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800abac:	4770      	bx	lr
	...

0800abb0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 800abb0:	b480      	push	{r7}
 800abb2:	b085      	sub	sp, #20
 800abb4:	af00      	add	r7, sp, #0
 800abb6:	6078      	str	r0, [r7, #4]
 800abb8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800abba:	687b      	ldr	r3, [r7, #4]
 800abbc:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800abc0:	2b01      	cmp	r3, #1
 800abc2:	d101      	bne.n	800abc8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800abc4:	2302      	movs	r3, #2
 800abc6:	e05a      	b.n	800ac7e <HAL_TIMEx_MasterConfigSynchronization+0xce>
 800abc8:	687b      	ldr	r3, [r7, #4]
 800abca:	2201      	movs	r2, #1
 800abcc:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800abd0:	687b      	ldr	r3, [r7, #4]
 800abd2:	2202      	movs	r2, #2
 800abd4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800abd8:	687b      	ldr	r3, [r7, #4]
 800abda:	681b      	ldr	r3, [r3, #0]
 800abdc:	685b      	ldr	r3, [r3, #4]
 800abde:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800abe0:	687b      	ldr	r3, [r7, #4]
 800abe2:	681b      	ldr	r3, [r3, #0]
 800abe4:	689b      	ldr	r3, [r3, #8]
 800abe6:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800abe8:	68fb      	ldr	r3, [r7, #12]
 800abea:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800abee:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800abf0:	683b      	ldr	r3, [r7, #0]
 800abf2:	681b      	ldr	r3, [r3, #0]
 800abf4:	68fa      	ldr	r2, [r7, #12]
 800abf6:	4313      	orrs	r3, r2
 800abf8:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800abfa:	687b      	ldr	r3, [r7, #4]
 800abfc:	681b      	ldr	r3, [r3, #0]
 800abfe:	68fa      	ldr	r2, [r7, #12]
 800ac00:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800ac02:	687b      	ldr	r3, [r7, #4]
 800ac04:	681b      	ldr	r3, [r3, #0]
 800ac06:	4a21      	ldr	r2, [pc, #132]	; (800ac8c <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 800ac08:	4293      	cmp	r3, r2
 800ac0a:	d022      	beq.n	800ac52 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800ac0c:	687b      	ldr	r3, [r7, #4]
 800ac0e:	681b      	ldr	r3, [r3, #0]
 800ac10:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800ac14:	d01d      	beq.n	800ac52 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800ac16:	687b      	ldr	r3, [r7, #4]
 800ac18:	681b      	ldr	r3, [r3, #0]
 800ac1a:	4a1d      	ldr	r2, [pc, #116]	; (800ac90 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 800ac1c:	4293      	cmp	r3, r2
 800ac1e:	d018      	beq.n	800ac52 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800ac20:	687b      	ldr	r3, [r7, #4]
 800ac22:	681b      	ldr	r3, [r3, #0]
 800ac24:	4a1b      	ldr	r2, [pc, #108]	; (800ac94 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 800ac26:	4293      	cmp	r3, r2
 800ac28:	d013      	beq.n	800ac52 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800ac2a:	687b      	ldr	r3, [r7, #4]
 800ac2c:	681b      	ldr	r3, [r3, #0]
 800ac2e:	4a1a      	ldr	r2, [pc, #104]	; (800ac98 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 800ac30:	4293      	cmp	r3, r2
 800ac32:	d00e      	beq.n	800ac52 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800ac34:	687b      	ldr	r3, [r7, #4]
 800ac36:	681b      	ldr	r3, [r3, #0]
 800ac38:	4a18      	ldr	r2, [pc, #96]	; (800ac9c <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 800ac3a:	4293      	cmp	r3, r2
 800ac3c:	d009      	beq.n	800ac52 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800ac3e:	687b      	ldr	r3, [r7, #4]
 800ac40:	681b      	ldr	r3, [r3, #0]
 800ac42:	4a17      	ldr	r2, [pc, #92]	; (800aca0 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 800ac44:	4293      	cmp	r3, r2
 800ac46:	d004      	beq.n	800ac52 <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800ac48:	687b      	ldr	r3, [r7, #4]
 800ac4a:	681b      	ldr	r3, [r3, #0]
 800ac4c:	4a15      	ldr	r2, [pc, #84]	; (800aca4 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800ac4e:	4293      	cmp	r3, r2
 800ac50:	d10c      	bne.n	800ac6c <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800ac52:	68bb      	ldr	r3, [r7, #8]
 800ac54:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800ac58:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800ac5a:	683b      	ldr	r3, [r7, #0]
 800ac5c:	685b      	ldr	r3, [r3, #4]
 800ac5e:	68ba      	ldr	r2, [r7, #8]
 800ac60:	4313      	orrs	r3, r2
 800ac62:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800ac64:	687b      	ldr	r3, [r7, #4]
 800ac66:	681b      	ldr	r3, [r3, #0]
 800ac68:	68ba      	ldr	r2, [r7, #8]
 800ac6a:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800ac6c:	687b      	ldr	r3, [r7, #4]
 800ac6e:	2201      	movs	r2, #1
 800ac70:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 800ac74:	687b      	ldr	r3, [r7, #4]
 800ac76:	2200      	movs	r2, #0
 800ac78:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800ac7c:	2300      	movs	r3, #0
}
 800ac7e:	4618      	mov	r0, r3
 800ac80:	3714      	adds	r7, #20
 800ac82:	46bd      	mov	sp, r7
 800ac84:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac88:	4770      	bx	lr
 800ac8a:	bf00      	nop
 800ac8c:	40010000 	.word	0x40010000
 800ac90:	40000400 	.word	0x40000400
 800ac94:	40000800 	.word	0x40000800
 800ac98:	40000c00 	.word	0x40000c00
 800ac9c:	40010400 	.word	0x40010400
 800aca0:	40014000 	.word	0x40014000
 800aca4:	40001800 	.word	0x40001800

0800aca8 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 800aca8:	b480      	push	{r7}
 800acaa:	b085      	sub	sp, #20
 800acac:	af00      	add	r7, sp, #0
 800acae:	6078      	str	r0, [r7, #4]
 800acb0:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 800acb2:	2300      	movs	r3, #0
 800acb4:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 800acb6:	687b      	ldr	r3, [r7, #4]
 800acb8:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800acbc:	2b01      	cmp	r3, #1
 800acbe:	d101      	bne.n	800acc4 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 800acc0:	2302      	movs	r3, #2
 800acc2:	e03d      	b.n	800ad40 <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 800acc4:	687b      	ldr	r3, [r7, #4]
 800acc6:	2201      	movs	r2, #1
 800acc8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 800accc:	68fb      	ldr	r3, [r7, #12]
 800acce:	f023 02ff 	bic.w	r2, r3, #255	; 0xff
 800acd2:	683b      	ldr	r3, [r7, #0]
 800acd4:	68db      	ldr	r3, [r3, #12]
 800acd6:	4313      	orrs	r3, r2
 800acd8:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800acda:	68fb      	ldr	r3, [r7, #12]
 800acdc:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 800ace0:	683b      	ldr	r3, [r7, #0]
 800ace2:	689b      	ldr	r3, [r3, #8]
 800ace4:	4313      	orrs	r3, r2
 800ace6:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800ace8:	68fb      	ldr	r3, [r7, #12]
 800acea:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 800acee:	683b      	ldr	r3, [r7, #0]
 800acf0:	685b      	ldr	r3, [r3, #4]
 800acf2:	4313      	orrs	r3, r2
 800acf4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 800acf6:	68fb      	ldr	r3, [r7, #12]
 800acf8:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 800acfc:	683b      	ldr	r3, [r7, #0]
 800acfe:	681b      	ldr	r3, [r3, #0]
 800ad00:	4313      	orrs	r3, r2
 800ad02:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800ad04:	68fb      	ldr	r3, [r7, #12]
 800ad06:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 800ad0a:	683b      	ldr	r3, [r7, #0]
 800ad0c:	691b      	ldr	r3, [r3, #16]
 800ad0e:	4313      	orrs	r3, r2
 800ad10:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800ad12:	68fb      	ldr	r3, [r7, #12]
 800ad14:	f423 5200 	bic.w	r2, r3, #8192	; 0x2000
 800ad18:	683b      	ldr	r3, [r7, #0]
 800ad1a:	695b      	ldr	r3, [r3, #20]
 800ad1c:	4313      	orrs	r3, r2
 800ad1e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800ad20:	68fb      	ldr	r3, [r7, #12]
 800ad22:	f423 4280 	bic.w	r2, r3, #16384	; 0x4000
 800ad26:	683b      	ldr	r3, [r7, #0]
 800ad28:	69db      	ldr	r3, [r3, #28]
 800ad2a:	4313      	orrs	r3, r2
 800ad2c:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 800ad2e:	687b      	ldr	r3, [r7, #4]
 800ad30:	681b      	ldr	r3, [r3, #0]
 800ad32:	68fa      	ldr	r2, [r7, #12]
 800ad34:	645a      	str	r2, [r3, #68]	; 0x44

  __HAL_UNLOCK(htim);
 800ad36:	687b      	ldr	r3, [r7, #4]
 800ad38:	2200      	movs	r2, #0
 800ad3a:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 800ad3e:	2300      	movs	r3, #0
}
 800ad40:	4618      	mov	r0, r3
 800ad42:	3714      	adds	r7, #20
 800ad44:	46bd      	mov	sp, r7
 800ad46:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad4a:	4770      	bx	lr

0800ad4c <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800ad4c:	b480      	push	{r7}
 800ad4e:	b083      	sub	sp, #12
 800ad50:	af00      	add	r7, sp, #0
 800ad52:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800ad54:	bf00      	nop
 800ad56:	370c      	adds	r7, #12
 800ad58:	46bd      	mov	sp, r7
 800ad5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad5e:	4770      	bx	lr

0800ad60 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800ad60:	b480      	push	{r7}
 800ad62:	b083      	sub	sp, #12
 800ad64:	af00      	add	r7, sp, #0
 800ad66:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800ad68:	bf00      	nop
 800ad6a:	370c      	adds	r7, #12
 800ad6c:	46bd      	mov	sp, r7
 800ad6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad72:	4770      	bx	lr

0800ad74 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800ad74:	b580      	push	{r7, lr}
 800ad76:	b082      	sub	sp, #8
 800ad78:	af00      	add	r7, sp, #0
 800ad7a:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800ad7c:	687b      	ldr	r3, [r7, #4]
 800ad7e:	2b00      	cmp	r3, #0
 800ad80:	d101      	bne.n	800ad86 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800ad82:	2301      	movs	r3, #1
 800ad84:	e03f      	b.n	800ae06 <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 800ad86:	687b      	ldr	r3, [r7, #4]
 800ad88:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800ad8c:	b2db      	uxtb	r3, r3
 800ad8e:	2b00      	cmp	r3, #0
 800ad90:	d106      	bne.n	800ada0 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800ad92:	687b      	ldr	r3, [r7, #4]
 800ad94:	2200      	movs	r2, #0
 800ad96:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800ad9a:	6878      	ldr	r0, [r7, #4]
 800ad9c:	f7fb ffa4 	bl	8006ce8 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800ada0:	687b      	ldr	r3, [r7, #4]
 800ada2:	2224      	movs	r2, #36	; 0x24
 800ada4:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 800ada8:	687b      	ldr	r3, [r7, #4]
 800adaa:	681b      	ldr	r3, [r3, #0]
 800adac:	68da      	ldr	r2, [r3, #12]
 800adae:	687b      	ldr	r3, [r7, #4]
 800adb0:	681b      	ldr	r3, [r3, #0]
 800adb2:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800adb6:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 800adb8:	6878      	ldr	r0, [r7, #4]
 800adba:	f000 fc7b 	bl	800b6b4 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800adbe:	687b      	ldr	r3, [r7, #4]
 800adc0:	681b      	ldr	r3, [r3, #0]
 800adc2:	691a      	ldr	r2, [r3, #16]
 800adc4:	687b      	ldr	r3, [r7, #4]
 800adc6:	681b      	ldr	r3, [r3, #0]
 800adc8:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800adcc:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800adce:	687b      	ldr	r3, [r7, #4]
 800add0:	681b      	ldr	r3, [r3, #0]
 800add2:	695a      	ldr	r2, [r3, #20]
 800add4:	687b      	ldr	r3, [r7, #4]
 800add6:	681b      	ldr	r3, [r3, #0]
 800add8:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800addc:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800adde:	687b      	ldr	r3, [r7, #4]
 800ade0:	681b      	ldr	r3, [r3, #0]
 800ade2:	68da      	ldr	r2, [r3, #12]
 800ade4:	687b      	ldr	r3, [r7, #4]
 800ade6:	681b      	ldr	r3, [r3, #0]
 800ade8:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800adec:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800adee:	687b      	ldr	r3, [r7, #4]
 800adf0:	2200      	movs	r2, #0
 800adf2:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 800adf4:	687b      	ldr	r3, [r7, #4]
 800adf6:	2220      	movs	r2, #32
 800adf8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 800adfc:	687b      	ldr	r3, [r7, #4]
 800adfe:	2220      	movs	r2, #32
 800ae00:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 800ae04:	2300      	movs	r3, #0
}
 800ae06:	4618      	mov	r0, r3
 800ae08:	3708      	adds	r7, #8
 800ae0a:	46bd      	mov	sp, r7
 800ae0c:	bd80      	pop	{r7, pc}

0800ae0e <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800ae0e:	b580      	push	{r7, lr}
 800ae10:	b08a      	sub	sp, #40	; 0x28
 800ae12:	af02      	add	r7, sp, #8
 800ae14:	60f8      	str	r0, [r7, #12]
 800ae16:	60b9      	str	r1, [r7, #8]
 800ae18:	603b      	str	r3, [r7, #0]
 800ae1a:	4613      	mov	r3, r2
 800ae1c:	80fb      	strh	r3, [r7, #6]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 800ae1e:	2300      	movs	r3, #0
 800ae20:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800ae22:	68fb      	ldr	r3, [r7, #12]
 800ae24:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800ae28:	b2db      	uxtb	r3, r3
 800ae2a:	2b20      	cmp	r3, #32
 800ae2c:	d17c      	bne.n	800af28 <HAL_UART_Transmit+0x11a>
  {
    if ((pData == NULL) || (Size == 0U))
 800ae2e:	68bb      	ldr	r3, [r7, #8]
 800ae30:	2b00      	cmp	r3, #0
 800ae32:	d002      	beq.n	800ae3a <HAL_UART_Transmit+0x2c>
 800ae34:	88fb      	ldrh	r3, [r7, #6]
 800ae36:	2b00      	cmp	r3, #0
 800ae38:	d101      	bne.n	800ae3e <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 800ae3a:	2301      	movs	r3, #1
 800ae3c:	e075      	b.n	800af2a <HAL_UART_Transmit+0x11c>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800ae3e:	68fb      	ldr	r3, [r7, #12]
 800ae40:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800ae44:	2b01      	cmp	r3, #1
 800ae46:	d101      	bne.n	800ae4c <HAL_UART_Transmit+0x3e>
 800ae48:	2302      	movs	r3, #2
 800ae4a:	e06e      	b.n	800af2a <HAL_UART_Transmit+0x11c>
 800ae4c:	68fb      	ldr	r3, [r7, #12]
 800ae4e:	2201      	movs	r2, #1
 800ae50:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800ae54:	68fb      	ldr	r3, [r7, #12]
 800ae56:	2200      	movs	r2, #0
 800ae58:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800ae5a:	68fb      	ldr	r3, [r7, #12]
 800ae5c:	2221      	movs	r2, #33	; 0x21
 800ae5e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800ae62:	f7fc f845 	bl	8006ef0 <HAL_GetTick>
 800ae66:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 800ae68:	68fb      	ldr	r3, [r7, #12]
 800ae6a:	88fa      	ldrh	r2, [r7, #6]
 800ae6c:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 800ae6e:	68fb      	ldr	r3, [r7, #12]
 800ae70:	88fa      	ldrh	r2, [r7, #6]
 800ae72:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800ae74:	68fb      	ldr	r3, [r7, #12]
 800ae76:	689b      	ldr	r3, [r3, #8]
 800ae78:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800ae7c:	d108      	bne.n	800ae90 <HAL_UART_Transmit+0x82>
 800ae7e:	68fb      	ldr	r3, [r7, #12]
 800ae80:	691b      	ldr	r3, [r3, #16]
 800ae82:	2b00      	cmp	r3, #0
 800ae84:	d104      	bne.n	800ae90 <HAL_UART_Transmit+0x82>
    {
      pdata8bits  = NULL;
 800ae86:	2300      	movs	r3, #0
 800ae88:	61fb      	str	r3, [r7, #28]
      pdata16bits = (uint16_t *) pData;
 800ae8a:	68bb      	ldr	r3, [r7, #8]
 800ae8c:	61bb      	str	r3, [r7, #24]
 800ae8e:	e003      	b.n	800ae98 <HAL_UART_Transmit+0x8a>
    }
    else
    {
      pdata8bits  = pData;
 800ae90:	68bb      	ldr	r3, [r7, #8]
 800ae92:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800ae94:	2300      	movs	r3, #0
 800ae96:	61bb      	str	r3, [r7, #24]
    }

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 800ae98:	68fb      	ldr	r3, [r7, #12]
 800ae9a:	2200      	movs	r2, #0
 800ae9c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    while (huart->TxXferCount > 0U)
 800aea0:	e02a      	b.n	800aef8 <HAL_UART_Transmit+0xea>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800aea2:	683b      	ldr	r3, [r7, #0]
 800aea4:	9300      	str	r3, [sp, #0]
 800aea6:	697b      	ldr	r3, [r7, #20]
 800aea8:	2200      	movs	r2, #0
 800aeaa:	2180      	movs	r1, #128	; 0x80
 800aeac:	68f8      	ldr	r0, [r7, #12]
 800aeae:	f000 fa3d 	bl	800b32c <UART_WaitOnFlagUntilTimeout>
 800aeb2:	4603      	mov	r3, r0
 800aeb4:	2b00      	cmp	r3, #0
 800aeb6:	d001      	beq.n	800aebc <HAL_UART_Transmit+0xae>
      {
        return HAL_TIMEOUT;
 800aeb8:	2303      	movs	r3, #3
 800aeba:	e036      	b.n	800af2a <HAL_UART_Transmit+0x11c>
      }
      if (pdata8bits == NULL)
 800aebc:	69fb      	ldr	r3, [r7, #28]
 800aebe:	2b00      	cmp	r3, #0
 800aec0:	d10b      	bne.n	800aeda <HAL_UART_Transmit+0xcc>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 800aec2:	69bb      	ldr	r3, [r7, #24]
 800aec4:	881b      	ldrh	r3, [r3, #0]
 800aec6:	461a      	mov	r2, r3
 800aec8:	68fb      	ldr	r3, [r7, #12]
 800aeca:	681b      	ldr	r3, [r3, #0]
 800aecc:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800aed0:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 800aed2:	69bb      	ldr	r3, [r7, #24]
 800aed4:	3302      	adds	r3, #2
 800aed6:	61bb      	str	r3, [r7, #24]
 800aed8:	e007      	b.n	800aeea <HAL_UART_Transmit+0xdc>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800aeda:	69fb      	ldr	r3, [r7, #28]
 800aedc:	781a      	ldrb	r2, [r3, #0]
 800aede:	68fb      	ldr	r3, [r7, #12]
 800aee0:	681b      	ldr	r3, [r3, #0]
 800aee2:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 800aee4:	69fb      	ldr	r3, [r7, #28]
 800aee6:	3301      	adds	r3, #1
 800aee8:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800aeea:	68fb      	ldr	r3, [r7, #12]
 800aeec:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800aeee:	b29b      	uxth	r3, r3
 800aef0:	3b01      	subs	r3, #1
 800aef2:	b29a      	uxth	r2, r3
 800aef4:	68fb      	ldr	r3, [r7, #12]
 800aef6:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 800aef8:	68fb      	ldr	r3, [r7, #12]
 800aefa:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800aefc:	b29b      	uxth	r3, r3
 800aefe:	2b00      	cmp	r3, #0
 800af00:	d1cf      	bne.n	800aea2 <HAL_UART_Transmit+0x94>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800af02:	683b      	ldr	r3, [r7, #0]
 800af04:	9300      	str	r3, [sp, #0]
 800af06:	697b      	ldr	r3, [r7, #20]
 800af08:	2200      	movs	r2, #0
 800af0a:	2140      	movs	r1, #64	; 0x40
 800af0c:	68f8      	ldr	r0, [r7, #12]
 800af0e:	f000 fa0d 	bl	800b32c <UART_WaitOnFlagUntilTimeout>
 800af12:	4603      	mov	r3, r0
 800af14:	2b00      	cmp	r3, #0
 800af16:	d001      	beq.n	800af1c <HAL_UART_Transmit+0x10e>
    {
      return HAL_TIMEOUT;
 800af18:	2303      	movs	r3, #3
 800af1a:	e006      	b.n	800af2a <HAL_UART_Transmit+0x11c>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800af1c:	68fb      	ldr	r3, [r7, #12]
 800af1e:	2220      	movs	r2, #32
 800af20:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    return HAL_OK;
 800af24:	2300      	movs	r3, #0
 800af26:	e000      	b.n	800af2a <HAL_UART_Transmit+0x11c>
  }
  else
  {
    return HAL_BUSY;
 800af28:	2302      	movs	r3, #2
  }
}
 800af2a:	4618      	mov	r0, r3
 800af2c:	3720      	adds	r7, #32
 800af2e:	46bd      	mov	sp, r7
 800af30:	bd80      	pop	{r7, pc}

0800af32 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800af32:	b580      	push	{r7, lr}
 800af34:	b084      	sub	sp, #16
 800af36:	af00      	add	r7, sp, #0
 800af38:	60f8      	str	r0, [r7, #12]
 800af3a:	60b9      	str	r1, [r7, #8]
 800af3c:	4613      	mov	r3, r2
 800af3e:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800af40:	68fb      	ldr	r3, [r7, #12]
 800af42:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800af46:	b2db      	uxtb	r3, r3
 800af48:	2b20      	cmp	r3, #32
 800af4a:	d11d      	bne.n	800af88 <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 800af4c:	68bb      	ldr	r3, [r7, #8]
 800af4e:	2b00      	cmp	r3, #0
 800af50:	d002      	beq.n	800af58 <HAL_UART_Receive_IT+0x26>
 800af52:	88fb      	ldrh	r3, [r7, #6]
 800af54:	2b00      	cmp	r3, #0
 800af56:	d101      	bne.n	800af5c <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 800af58:	2301      	movs	r3, #1
 800af5a:	e016      	b.n	800af8a <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800af5c:	68fb      	ldr	r3, [r7, #12]
 800af5e:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800af62:	2b01      	cmp	r3, #1
 800af64:	d101      	bne.n	800af6a <HAL_UART_Receive_IT+0x38>
 800af66:	2302      	movs	r3, #2
 800af68:	e00f      	b.n	800af8a <HAL_UART_Receive_IT+0x58>
 800af6a:	68fb      	ldr	r3, [r7, #12]
 800af6c:	2201      	movs	r2, #1
 800af6e:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800af72:	68fb      	ldr	r3, [r7, #12]
 800af74:	2200      	movs	r2, #0
 800af76:	631a      	str	r2, [r3, #48]	; 0x30

    return(UART_Start_Receive_IT(huart, pData, Size));
 800af78:	88fb      	ldrh	r3, [r7, #6]
 800af7a:	461a      	mov	r2, r3
 800af7c:	68b9      	ldr	r1, [r7, #8]
 800af7e:	68f8      	ldr	r0, [r7, #12]
 800af80:	f000 fa1e 	bl	800b3c0 <UART_Start_Receive_IT>
 800af84:	4603      	mov	r3, r0
 800af86:	e000      	b.n	800af8a <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 800af88:	2302      	movs	r3, #2
  }
}
 800af8a:	4618      	mov	r0, r3
 800af8c:	3710      	adds	r7, #16
 800af8e:	46bd      	mov	sp, r7
 800af90:	bd80      	pop	{r7, pc}
	...

0800af94 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800af94:	b580      	push	{r7, lr}
 800af96:	b08a      	sub	sp, #40	; 0x28
 800af98:	af00      	add	r7, sp, #0
 800af9a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 800af9c:	687b      	ldr	r3, [r7, #4]
 800af9e:	681b      	ldr	r3, [r3, #0]
 800afa0:	681b      	ldr	r3, [r3, #0]
 800afa2:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800afa4:	687b      	ldr	r3, [r7, #4]
 800afa6:	681b      	ldr	r3, [r3, #0]
 800afa8:	68db      	ldr	r3, [r3, #12]
 800afaa:	623b      	str	r3, [r7, #32]
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800afac:	687b      	ldr	r3, [r7, #4]
 800afae:	681b      	ldr	r3, [r3, #0]
 800afb0:	695b      	ldr	r3, [r3, #20]
 800afb2:	61fb      	str	r3, [r7, #28]
  uint32_t errorflags = 0x00U;
 800afb4:	2300      	movs	r3, #0
 800afb6:	61bb      	str	r3, [r7, #24]
  uint32_t dmarequest = 0x00U;
 800afb8:	2300      	movs	r3, #0
 800afba:	617b      	str	r3, [r7, #20]

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 800afbc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800afbe:	f003 030f 	and.w	r3, r3, #15
 800afc2:	61bb      	str	r3, [r7, #24]
  if (errorflags == RESET)
 800afc4:	69bb      	ldr	r3, [r7, #24]
 800afc6:	2b00      	cmp	r3, #0
 800afc8:	d10d      	bne.n	800afe6 <HAL_UART_IRQHandler+0x52>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800afca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800afcc:	f003 0320 	and.w	r3, r3, #32
 800afd0:	2b00      	cmp	r3, #0
 800afd2:	d008      	beq.n	800afe6 <HAL_UART_IRQHandler+0x52>
 800afd4:	6a3b      	ldr	r3, [r7, #32]
 800afd6:	f003 0320 	and.w	r3, r3, #32
 800afda:	2b00      	cmp	r3, #0
 800afdc:	d003      	beq.n	800afe6 <HAL_UART_IRQHandler+0x52>
    {
      UART_Receive_IT(huart);
 800afde:	6878      	ldr	r0, [r7, #4]
 800afe0:	f000 fad1 	bl	800b586 <UART_Receive_IT>
      return;
 800afe4:	e17c      	b.n	800b2e0 <HAL_UART_IRQHandler+0x34c>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET) || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 800afe6:	69bb      	ldr	r3, [r7, #24]
 800afe8:	2b00      	cmp	r3, #0
 800afea:	f000 80b1 	beq.w	800b150 <HAL_UART_IRQHandler+0x1bc>
 800afee:	69fb      	ldr	r3, [r7, #28]
 800aff0:	f003 0301 	and.w	r3, r3, #1
 800aff4:	2b00      	cmp	r3, #0
 800aff6:	d105      	bne.n	800b004 <HAL_UART_IRQHandler+0x70>
 800aff8:	6a3b      	ldr	r3, [r7, #32]
 800affa:	f403 7390 	and.w	r3, r3, #288	; 0x120
 800affe:	2b00      	cmp	r3, #0
 800b000:	f000 80a6 	beq.w	800b150 <HAL_UART_IRQHandler+0x1bc>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 800b004:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b006:	f003 0301 	and.w	r3, r3, #1
 800b00a:	2b00      	cmp	r3, #0
 800b00c:	d00a      	beq.n	800b024 <HAL_UART_IRQHandler+0x90>
 800b00e:	6a3b      	ldr	r3, [r7, #32]
 800b010:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800b014:	2b00      	cmp	r3, #0
 800b016:	d005      	beq.n	800b024 <HAL_UART_IRQHandler+0x90>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800b018:	687b      	ldr	r3, [r7, #4]
 800b01a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b01c:	f043 0201 	orr.w	r2, r3, #1
 800b020:	687b      	ldr	r3, [r7, #4]
 800b022:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800b024:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b026:	f003 0304 	and.w	r3, r3, #4
 800b02a:	2b00      	cmp	r3, #0
 800b02c:	d00a      	beq.n	800b044 <HAL_UART_IRQHandler+0xb0>
 800b02e:	69fb      	ldr	r3, [r7, #28]
 800b030:	f003 0301 	and.w	r3, r3, #1
 800b034:	2b00      	cmp	r3, #0
 800b036:	d005      	beq.n	800b044 <HAL_UART_IRQHandler+0xb0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800b038:	687b      	ldr	r3, [r7, #4]
 800b03a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b03c:	f043 0202 	orr.w	r2, r3, #2
 800b040:	687b      	ldr	r3, [r7, #4]
 800b042:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800b044:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b046:	f003 0302 	and.w	r3, r3, #2
 800b04a:	2b00      	cmp	r3, #0
 800b04c:	d00a      	beq.n	800b064 <HAL_UART_IRQHandler+0xd0>
 800b04e:	69fb      	ldr	r3, [r7, #28]
 800b050:	f003 0301 	and.w	r3, r3, #1
 800b054:	2b00      	cmp	r3, #0
 800b056:	d005      	beq.n	800b064 <HAL_UART_IRQHandler+0xd0>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800b058:	687b      	ldr	r3, [r7, #4]
 800b05a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b05c:	f043 0204 	orr.w	r2, r3, #4
 800b060:	687b      	ldr	r3, [r7, #4]
 800b062:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET) || ((cr3its & USART_CR3_EIE) != RESET)))
 800b064:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b066:	f003 0308 	and.w	r3, r3, #8
 800b06a:	2b00      	cmp	r3, #0
 800b06c:	d00f      	beq.n	800b08e <HAL_UART_IRQHandler+0xfa>
 800b06e:	6a3b      	ldr	r3, [r7, #32]
 800b070:	f003 0320 	and.w	r3, r3, #32
 800b074:	2b00      	cmp	r3, #0
 800b076:	d104      	bne.n	800b082 <HAL_UART_IRQHandler+0xee>
 800b078:	69fb      	ldr	r3, [r7, #28]
 800b07a:	f003 0301 	and.w	r3, r3, #1
 800b07e:	2b00      	cmp	r3, #0
 800b080:	d005      	beq.n	800b08e <HAL_UART_IRQHandler+0xfa>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800b082:	687b      	ldr	r3, [r7, #4]
 800b084:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b086:	f043 0208 	orr.w	r2, r3, #8
 800b08a:	687b      	ldr	r3, [r7, #4]
 800b08c:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800b08e:	687b      	ldr	r3, [r7, #4]
 800b090:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b092:	2b00      	cmp	r3, #0
 800b094:	f000 811f 	beq.w	800b2d6 <HAL_UART_IRQHandler+0x342>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 800b098:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b09a:	f003 0320 	and.w	r3, r3, #32
 800b09e:	2b00      	cmp	r3, #0
 800b0a0:	d007      	beq.n	800b0b2 <HAL_UART_IRQHandler+0x11e>
 800b0a2:	6a3b      	ldr	r3, [r7, #32]
 800b0a4:	f003 0320 	and.w	r3, r3, #32
 800b0a8:	2b00      	cmp	r3, #0
 800b0aa:	d002      	beq.n	800b0b2 <HAL_UART_IRQHandler+0x11e>
      {
        UART_Receive_IT(huart);
 800b0ac:	6878      	ldr	r0, [r7, #4]
 800b0ae:	f000 fa6a 	bl	800b586 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800b0b2:	687b      	ldr	r3, [r7, #4]
 800b0b4:	681b      	ldr	r3, [r3, #0]
 800b0b6:	695b      	ldr	r3, [r3, #20]
 800b0b8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b0bc:	2b40      	cmp	r3, #64	; 0x40
 800b0be:	bf0c      	ite	eq
 800b0c0:	2301      	moveq	r3, #1
 800b0c2:	2300      	movne	r3, #0
 800b0c4:	b2db      	uxtb	r3, r3
 800b0c6:	617b      	str	r3, [r7, #20]
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800b0c8:	687b      	ldr	r3, [r7, #4]
 800b0ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800b0cc:	f003 0308 	and.w	r3, r3, #8
 800b0d0:	2b00      	cmp	r3, #0
 800b0d2:	d102      	bne.n	800b0da <HAL_UART_IRQHandler+0x146>
 800b0d4:	697b      	ldr	r3, [r7, #20]
 800b0d6:	2b00      	cmp	r3, #0
 800b0d8:	d031      	beq.n	800b13e <HAL_UART_IRQHandler+0x1aa>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800b0da:	6878      	ldr	r0, [r7, #4]
 800b0dc:	f000 f9aa 	bl	800b434 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800b0e0:	687b      	ldr	r3, [r7, #4]
 800b0e2:	681b      	ldr	r3, [r3, #0]
 800b0e4:	695b      	ldr	r3, [r3, #20]
 800b0e6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b0ea:	2b40      	cmp	r3, #64	; 0x40
 800b0ec:	d123      	bne.n	800b136 <HAL_UART_IRQHandler+0x1a2>
        {
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800b0ee:	687b      	ldr	r3, [r7, #4]
 800b0f0:	681b      	ldr	r3, [r3, #0]
 800b0f2:	695a      	ldr	r2, [r3, #20]
 800b0f4:	687b      	ldr	r3, [r7, #4]
 800b0f6:	681b      	ldr	r3, [r3, #0]
 800b0f8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800b0fc:	615a      	str	r2, [r3, #20]

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 800b0fe:	687b      	ldr	r3, [r7, #4]
 800b100:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b102:	2b00      	cmp	r3, #0
 800b104:	d013      	beq.n	800b12e <HAL_UART_IRQHandler+0x19a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800b106:	687b      	ldr	r3, [r7, #4]
 800b108:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b10a:	4a77      	ldr	r2, [pc, #476]	; (800b2e8 <HAL_UART_IRQHandler+0x354>)
 800b10c:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800b10e:	687b      	ldr	r3, [r7, #4]
 800b110:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b112:	4618      	mov	r0, r3
 800b114:	f7fd fb05 	bl	8008722 <HAL_DMA_Abort_IT>
 800b118:	4603      	mov	r3, r0
 800b11a:	2b00      	cmp	r3, #0
 800b11c:	d016      	beq.n	800b14c <HAL_UART_IRQHandler+0x1b8>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800b11e:	687b      	ldr	r3, [r7, #4]
 800b120:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b122:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800b124:	687a      	ldr	r2, [r7, #4]
 800b126:	6b92      	ldr	r2, [r2, #56]	; 0x38
 800b128:	4610      	mov	r0, r2
 800b12a:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800b12c:	e00e      	b.n	800b14c <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800b12e:	6878      	ldr	r0, [r7, #4]
 800b130:	f000 f8e6 	bl	800b300 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800b134:	e00a      	b.n	800b14c <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800b136:	6878      	ldr	r0, [r7, #4]
 800b138:	f000 f8e2 	bl	800b300 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800b13c:	e006      	b.n	800b14c <HAL_UART_IRQHandler+0x1b8>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800b13e:	6878      	ldr	r0, [r7, #4]
 800b140:	f000 f8de 	bl	800b300 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800b144:	687b      	ldr	r3, [r7, #4]
 800b146:	2200      	movs	r2, #0
 800b148:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 800b14a:	e0c4      	b.n	800b2d6 <HAL_UART_IRQHandler+0x342>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800b14c:	bf00      	nop
    return;
 800b14e:	e0c2      	b.n	800b2d6 <HAL_UART_IRQHandler+0x342>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if (  (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800b150:	687b      	ldr	r3, [r7, #4]
 800b152:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b154:	2b01      	cmp	r3, #1
 800b156:	f040 80a2 	bne.w	800b29e <HAL_UART_IRQHandler+0x30a>
      &&((isrflags & USART_SR_IDLE) != 0U)
 800b15a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b15c:	f003 0310 	and.w	r3, r3, #16
 800b160:	2b00      	cmp	r3, #0
 800b162:	f000 809c 	beq.w	800b29e <HAL_UART_IRQHandler+0x30a>
      &&((cr1its & USART_SR_IDLE) != 0U))
 800b166:	6a3b      	ldr	r3, [r7, #32]
 800b168:	f003 0310 	and.w	r3, r3, #16
 800b16c:	2b00      	cmp	r3, #0
 800b16e:	f000 8096 	beq.w	800b29e <HAL_UART_IRQHandler+0x30a>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800b172:	2300      	movs	r3, #0
 800b174:	60fb      	str	r3, [r7, #12]
 800b176:	687b      	ldr	r3, [r7, #4]
 800b178:	681b      	ldr	r3, [r3, #0]
 800b17a:	681b      	ldr	r3, [r3, #0]
 800b17c:	60fb      	str	r3, [r7, #12]
 800b17e:	687b      	ldr	r3, [r7, #4]
 800b180:	681b      	ldr	r3, [r3, #0]
 800b182:	685b      	ldr	r3, [r3, #4]
 800b184:	60fb      	str	r3, [r7, #12]
 800b186:	68fb      	ldr	r3, [r7, #12]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800b188:	687b      	ldr	r3, [r7, #4]
 800b18a:	681b      	ldr	r3, [r3, #0]
 800b18c:	695b      	ldr	r3, [r3, #20]
 800b18e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b192:	2b40      	cmp	r3, #64	; 0x40
 800b194:	d14f      	bne.n	800b236 <HAL_UART_IRQHandler+0x2a2>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800b196:	687b      	ldr	r3, [r7, #4]
 800b198:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b19a:	681b      	ldr	r3, [r3, #0]
 800b19c:	685b      	ldr	r3, [r3, #4]
 800b19e:	823b      	strh	r3, [r7, #16]
      if (  (nb_remaining_rx_data > 0U)
 800b1a0:	8a3b      	ldrh	r3, [r7, #16]
 800b1a2:	2b00      	cmp	r3, #0
 800b1a4:	f000 8099 	beq.w	800b2da <HAL_UART_IRQHandler+0x346>
          &&(nb_remaining_rx_data < huart->RxXferSize))
 800b1a8:	687b      	ldr	r3, [r7, #4]
 800b1aa:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800b1ac:	8a3a      	ldrh	r2, [r7, #16]
 800b1ae:	429a      	cmp	r2, r3
 800b1b0:	f080 8093 	bcs.w	800b2da <HAL_UART_IRQHandler+0x346>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800b1b4:	687b      	ldr	r3, [r7, #4]
 800b1b6:	8a3a      	ldrh	r2, [r7, #16]
 800b1b8:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800b1ba:	687b      	ldr	r3, [r7, #4]
 800b1bc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b1be:	69db      	ldr	r3, [r3, #28]
 800b1c0:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800b1c4:	d02b      	beq.n	800b21e <HAL_UART_IRQHandler+0x28a>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800b1c6:	687b      	ldr	r3, [r7, #4]
 800b1c8:	681b      	ldr	r3, [r3, #0]
 800b1ca:	68da      	ldr	r2, [r3, #12]
 800b1cc:	687b      	ldr	r3, [r7, #4]
 800b1ce:	681b      	ldr	r3, [r3, #0]
 800b1d0:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800b1d4:	60da      	str	r2, [r3, #12]
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800b1d6:	687b      	ldr	r3, [r7, #4]
 800b1d8:	681b      	ldr	r3, [r3, #0]
 800b1da:	695a      	ldr	r2, [r3, #20]
 800b1dc:	687b      	ldr	r3, [r7, #4]
 800b1de:	681b      	ldr	r3, [r3, #0]
 800b1e0:	f022 0201 	bic.w	r2, r2, #1
 800b1e4:	615a      	str	r2, [r3, #20]

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800b1e6:	687b      	ldr	r3, [r7, #4]
 800b1e8:	681b      	ldr	r3, [r3, #0]
 800b1ea:	695a      	ldr	r2, [r3, #20]
 800b1ec:	687b      	ldr	r3, [r7, #4]
 800b1ee:	681b      	ldr	r3, [r3, #0]
 800b1f0:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800b1f4:	615a      	str	r2, [r3, #20]

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800b1f6:	687b      	ldr	r3, [r7, #4]
 800b1f8:	2220      	movs	r2, #32
 800b1fa:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b1fe:	687b      	ldr	r3, [r7, #4]
 800b200:	2200      	movs	r2, #0
 800b202:	631a      	str	r2, [r3, #48]	; 0x30

          CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800b204:	687b      	ldr	r3, [r7, #4]
 800b206:	681b      	ldr	r3, [r3, #0]
 800b208:	68da      	ldr	r2, [r3, #12]
 800b20a:	687b      	ldr	r3, [r7, #4]
 800b20c:	681b      	ldr	r3, [r3, #0]
 800b20e:	f022 0210 	bic.w	r2, r2, #16
 800b212:	60da      	str	r2, [r3, #12]

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800b214:	687b      	ldr	r3, [r7, #4]
 800b216:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b218:	4618      	mov	r0, r3
 800b21a:	f7fd fa12 	bl	8008642 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800b21e:	687b      	ldr	r3, [r7, #4]
 800b220:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 800b222:	687b      	ldr	r3, [r7, #4]
 800b224:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800b226:	b29b      	uxth	r3, r3
 800b228:	1ad3      	subs	r3, r2, r3
 800b22a:	b29b      	uxth	r3, r3
 800b22c:	4619      	mov	r1, r3
 800b22e:	6878      	ldr	r0, [r7, #4]
 800b230:	f000 f870 	bl	800b314 <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 800b234:	e051      	b.n	800b2da <HAL_UART_IRQHandler+0x346>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800b236:	687b      	ldr	r3, [r7, #4]
 800b238:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 800b23a:	687b      	ldr	r3, [r7, #4]
 800b23c:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800b23e:	b29b      	uxth	r3, r3
 800b240:	1ad3      	subs	r3, r2, r3
 800b242:	827b      	strh	r3, [r7, #18]
      if (  (huart->RxXferCount > 0U)
 800b244:	687b      	ldr	r3, [r7, #4]
 800b246:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800b248:	b29b      	uxth	r3, r3
 800b24a:	2b00      	cmp	r3, #0
 800b24c:	d047      	beq.n	800b2de <HAL_UART_IRQHandler+0x34a>
          &&(nb_rx_data > 0U) )
 800b24e:	8a7b      	ldrh	r3, [r7, #18]
 800b250:	2b00      	cmp	r3, #0
 800b252:	d044      	beq.n	800b2de <HAL_UART_IRQHandler+0x34a>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800b254:	687b      	ldr	r3, [r7, #4]
 800b256:	681b      	ldr	r3, [r3, #0]
 800b258:	68da      	ldr	r2, [r3, #12]
 800b25a:	687b      	ldr	r3, [r7, #4]
 800b25c:	681b      	ldr	r3, [r3, #0]
 800b25e:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 800b262:	60da      	str	r2, [r3, #12]

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800b264:	687b      	ldr	r3, [r7, #4]
 800b266:	681b      	ldr	r3, [r3, #0]
 800b268:	695a      	ldr	r2, [r3, #20]
 800b26a:	687b      	ldr	r3, [r7, #4]
 800b26c:	681b      	ldr	r3, [r3, #0]
 800b26e:	f022 0201 	bic.w	r2, r2, #1
 800b272:	615a      	str	r2, [r3, #20]

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800b274:	687b      	ldr	r3, [r7, #4]
 800b276:	2220      	movs	r2, #32
 800b278:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b27c:	687b      	ldr	r3, [r7, #4]
 800b27e:	2200      	movs	r2, #0
 800b280:	631a      	str	r2, [r3, #48]	; 0x30

        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800b282:	687b      	ldr	r3, [r7, #4]
 800b284:	681b      	ldr	r3, [r3, #0]
 800b286:	68da      	ldr	r2, [r3, #12]
 800b288:	687b      	ldr	r3, [r7, #4]
 800b28a:	681b      	ldr	r3, [r3, #0]
 800b28c:	f022 0210 	bic.w	r2, r2, #16
 800b290:	60da      	str	r2, [r3, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800b292:	8a7b      	ldrh	r3, [r7, #18]
 800b294:	4619      	mov	r1, r3
 800b296:	6878      	ldr	r0, [r7, #4]
 800b298:	f000 f83c 	bl	800b314 <HAL_UARTEx_RxEventCallback>
#endif
      }
      return;
 800b29c:	e01f      	b.n	800b2de <HAL_UART_IRQHandler+0x34a>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800b29e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b2a0:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800b2a4:	2b00      	cmp	r3, #0
 800b2a6:	d008      	beq.n	800b2ba <HAL_UART_IRQHandler+0x326>
 800b2a8:	6a3b      	ldr	r3, [r7, #32]
 800b2aa:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800b2ae:	2b00      	cmp	r3, #0
 800b2b0:	d003      	beq.n	800b2ba <HAL_UART_IRQHandler+0x326>
  {
    UART_Transmit_IT(huart);
 800b2b2:	6878      	ldr	r0, [r7, #4]
 800b2b4:	f000 f8ff 	bl	800b4b6 <UART_Transmit_IT>
    return;
 800b2b8:	e012      	b.n	800b2e0 <HAL_UART_IRQHandler+0x34c>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800b2ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800b2bc:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b2c0:	2b00      	cmp	r3, #0
 800b2c2:	d00d      	beq.n	800b2e0 <HAL_UART_IRQHandler+0x34c>
 800b2c4:	6a3b      	ldr	r3, [r7, #32]
 800b2c6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800b2ca:	2b00      	cmp	r3, #0
 800b2cc:	d008      	beq.n	800b2e0 <HAL_UART_IRQHandler+0x34c>
  {
    UART_EndTransmit_IT(huart);
 800b2ce:	6878      	ldr	r0, [r7, #4]
 800b2d0:	f000 f941 	bl	800b556 <UART_EndTransmit_IT>
    return;
 800b2d4:	e004      	b.n	800b2e0 <HAL_UART_IRQHandler+0x34c>
    return;
 800b2d6:	bf00      	nop
 800b2d8:	e002      	b.n	800b2e0 <HAL_UART_IRQHandler+0x34c>
      return;
 800b2da:	bf00      	nop
 800b2dc:	e000      	b.n	800b2e0 <HAL_UART_IRQHandler+0x34c>
      return;
 800b2de:	bf00      	nop
  }
}
 800b2e0:	3728      	adds	r7, #40	; 0x28
 800b2e2:	46bd      	mov	sp, r7
 800b2e4:	bd80      	pop	{r7, pc}
 800b2e6:	bf00      	nop
 800b2e8:	0800b48f 	.word	0x0800b48f

0800b2ec <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800b2ec:	b480      	push	{r7}
 800b2ee:	b083      	sub	sp, #12
 800b2f0:	af00      	add	r7, sp, #0
 800b2f2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 800b2f4:	bf00      	nop
 800b2f6:	370c      	adds	r7, #12
 800b2f8:	46bd      	mov	sp, r7
 800b2fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b2fe:	4770      	bx	lr

0800b300 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800b300:	b480      	push	{r7}
 800b302:	b083      	sub	sp, #12
 800b304:	af00      	add	r7, sp, #0
 800b306:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 800b308:	bf00      	nop
 800b30a:	370c      	adds	r7, #12
 800b30c:	46bd      	mov	sp, r7
 800b30e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b312:	4770      	bx	lr

0800b314 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800b314:	b480      	push	{r7}
 800b316:	b083      	sub	sp, #12
 800b318:	af00      	add	r7, sp, #0
 800b31a:	6078      	str	r0, [r7, #4]
 800b31c:	460b      	mov	r3, r1
 800b31e:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800b320:	bf00      	nop
 800b322:	370c      	adds	r7, #12
 800b324:	46bd      	mov	sp, r7
 800b326:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b32a:	4770      	bx	lr

0800b32c <UART_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status, uint32_t Tickstart, uint32_t Timeout)
{
 800b32c:	b580      	push	{r7, lr}
 800b32e:	b084      	sub	sp, #16
 800b330:	af00      	add	r7, sp, #0
 800b332:	60f8      	str	r0, [r7, #12]
 800b334:	60b9      	str	r1, [r7, #8]
 800b336:	603b      	str	r3, [r7, #0]
 800b338:	4613      	mov	r3, r2
 800b33a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800b33c:	e02c      	b.n	800b398 <UART_WaitOnFlagUntilTimeout+0x6c>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800b33e:	69bb      	ldr	r3, [r7, #24]
 800b340:	f1b3 3fff 	cmp.w	r3, #4294967295
 800b344:	d028      	beq.n	800b398 <UART_WaitOnFlagUntilTimeout+0x6c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - Tickstart) > Timeout))
 800b346:	69bb      	ldr	r3, [r7, #24]
 800b348:	2b00      	cmp	r3, #0
 800b34a:	d007      	beq.n	800b35c <UART_WaitOnFlagUntilTimeout+0x30>
 800b34c:	f7fb fdd0 	bl	8006ef0 <HAL_GetTick>
 800b350:	4602      	mov	r2, r0
 800b352:	683b      	ldr	r3, [r7, #0]
 800b354:	1ad3      	subs	r3, r2, r3
 800b356:	69ba      	ldr	r2, [r7, #24]
 800b358:	429a      	cmp	r2, r3
 800b35a:	d21d      	bcs.n	800b398 <UART_WaitOnFlagUntilTimeout+0x6c>
      {
        /* Disable TXE, RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts for the interrupt process */
        CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE | USART_CR1_TXEIE));
 800b35c:	68fb      	ldr	r3, [r7, #12]
 800b35e:	681b      	ldr	r3, [r3, #0]
 800b360:	68da      	ldr	r2, [r3, #12]
 800b362:	68fb      	ldr	r3, [r7, #12]
 800b364:	681b      	ldr	r3, [r3, #0]
 800b366:	f422 72d0 	bic.w	r2, r2, #416	; 0x1a0
 800b36a:	60da      	str	r2, [r3, #12]
        CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800b36c:	68fb      	ldr	r3, [r7, #12]
 800b36e:	681b      	ldr	r3, [r3, #0]
 800b370:	695a      	ldr	r2, [r3, #20]
 800b372:	68fb      	ldr	r3, [r7, #12]
 800b374:	681b      	ldr	r3, [r3, #0]
 800b376:	f022 0201 	bic.w	r2, r2, #1
 800b37a:	615a      	str	r2, [r3, #20]

        huart->gState  = HAL_UART_STATE_READY;
 800b37c:	68fb      	ldr	r3, [r7, #12]
 800b37e:	2220      	movs	r2, #32
 800b380:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        huart->RxState = HAL_UART_STATE_READY;
 800b384:	68fb      	ldr	r3, [r7, #12]
 800b386:	2220      	movs	r2, #32
 800b388:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

        /* Process Unlocked */
        __HAL_UNLOCK(huart);
 800b38c:	68fb      	ldr	r3, [r7, #12]
 800b38e:	2200      	movs	r2, #0
 800b390:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_TIMEOUT;
 800b394:	2303      	movs	r3, #3
 800b396:	e00f      	b.n	800b3b8 <UART_WaitOnFlagUntilTimeout+0x8c>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800b398:	68fb      	ldr	r3, [r7, #12]
 800b39a:	681b      	ldr	r3, [r3, #0]
 800b39c:	681a      	ldr	r2, [r3, #0]
 800b39e:	68bb      	ldr	r3, [r7, #8]
 800b3a0:	4013      	ands	r3, r2
 800b3a2:	68ba      	ldr	r2, [r7, #8]
 800b3a4:	429a      	cmp	r2, r3
 800b3a6:	bf0c      	ite	eq
 800b3a8:	2301      	moveq	r3, #1
 800b3aa:	2300      	movne	r3, #0
 800b3ac:	b2db      	uxtb	r3, r3
 800b3ae:	461a      	mov	r2, r3
 800b3b0:	79fb      	ldrb	r3, [r7, #7]
 800b3b2:	429a      	cmp	r2, r3
 800b3b4:	d0c3      	beq.n	800b33e <UART_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800b3b6:	2300      	movs	r3, #0
}
 800b3b8:	4618      	mov	r0, r3
 800b3ba:	3710      	adds	r7, #16
 800b3bc:	46bd      	mov	sp, r7
 800b3be:	bd80      	pop	{r7, pc}

0800b3c0 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800b3c0:	b480      	push	{r7}
 800b3c2:	b085      	sub	sp, #20
 800b3c4:	af00      	add	r7, sp, #0
 800b3c6:	60f8      	str	r0, [r7, #12]
 800b3c8:	60b9      	str	r1, [r7, #8]
 800b3ca:	4613      	mov	r3, r2
 800b3cc:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 800b3ce:	68fb      	ldr	r3, [r7, #12]
 800b3d0:	68ba      	ldr	r2, [r7, #8]
 800b3d2:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 800b3d4:	68fb      	ldr	r3, [r7, #12]
 800b3d6:	88fa      	ldrh	r2, [r7, #6]
 800b3d8:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 800b3da:	68fb      	ldr	r3, [r7, #12]
 800b3dc:	88fa      	ldrh	r2, [r7, #6]
 800b3de:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800b3e0:	68fb      	ldr	r3, [r7, #12]
 800b3e2:	2200      	movs	r2, #0
 800b3e4:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800b3e6:	68fb      	ldr	r3, [r7, #12]
 800b3e8:	2222      	movs	r2, #34	; 0x22
 800b3ea:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800b3ee:	68fb      	ldr	r3, [r7, #12]
 800b3f0:	2200      	movs	r2, #0
 800b3f2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Enable the UART Parity Error Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 800b3f6:	68fb      	ldr	r3, [r7, #12]
 800b3f8:	681b      	ldr	r3, [r3, #0]
 800b3fa:	68da      	ldr	r2, [r3, #12]
 800b3fc:	68fb      	ldr	r3, [r7, #12]
 800b3fe:	681b      	ldr	r3, [r3, #0]
 800b400:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800b404:	60da      	str	r2, [r3, #12]

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 800b406:	68fb      	ldr	r3, [r7, #12]
 800b408:	681b      	ldr	r3, [r3, #0]
 800b40a:	695a      	ldr	r2, [r3, #20]
 800b40c:	68fb      	ldr	r3, [r7, #12]
 800b40e:	681b      	ldr	r3, [r3, #0]
 800b410:	f042 0201 	orr.w	r2, r2, #1
 800b414:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 800b416:	68fb      	ldr	r3, [r7, #12]
 800b418:	681b      	ldr	r3, [r3, #0]
 800b41a:	68da      	ldr	r2, [r3, #12]
 800b41c:	68fb      	ldr	r3, [r7, #12]
 800b41e:	681b      	ldr	r3, [r3, #0]
 800b420:	f042 0220 	orr.w	r2, r2, #32
 800b424:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 800b426:	2300      	movs	r3, #0
}
 800b428:	4618      	mov	r0, r3
 800b42a:	3714      	adds	r7, #20
 800b42c:	46bd      	mov	sp, r7
 800b42e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b432:	4770      	bx	lr

0800b434 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800b434:	b480      	push	{r7}
 800b436:	b083      	sub	sp, #12
 800b438:	af00      	add	r7, sp, #0
 800b43a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800b43c:	687b      	ldr	r3, [r7, #4]
 800b43e:	681b      	ldr	r3, [r3, #0]
 800b440:	68da      	ldr	r2, [r3, #12]
 800b442:	687b      	ldr	r3, [r7, #4]
 800b444:	681b      	ldr	r3, [r3, #0]
 800b446:	f422 7290 	bic.w	r2, r2, #288	; 0x120
 800b44a:	60da      	str	r2, [r3, #12]
  CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800b44c:	687b      	ldr	r3, [r7, #4]
 800b44e:	681b      	ldr	r3, [r3, #0]
 800b450:	695a      	ldr	r2, [r3, #20]
 800b452:	687b      	ldr	r3, [r7, #4]
 800b454:	681b      	ldr	r3, [r3, #0]
 800b456:	f022 0201 	bic.w	r2, r2, #1
 800b45a:	615a      	str	r2, [r3, #20]

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800b45c:	687b      	ldr	r3, [r7, #4]
 800b45e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b460:	2b01      	cmp	r3, #1
 800b462:	d107      	bne.n	800b474 <UART_EndRxTransfer+0x40>
  {
    CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800b464:	687b      	ldr	r3, [r7, #4]
 800b466:	681b      	ldr	r3, [r3, #0]
 800b468:	68da      	ldr	r2, [r3, #12]
 800b46a:	687b      	ldr	r3, [r7, #4]
 800b46c:	681b      	ldr	r3, [r3, #0]
 800b46e:	f022 0210 	bic.w	r2, r2, #16
 800b472:	60da      	str	r2, [r3, #12]
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800b474:	687b      	ldr	r3, [r7, #4]
 800b476:	2220      	movs	r2, #32
 800b478:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b47c:	687b      	ldr	r3, [r7, #4]
 800b47e:	2200      	movs	r2, #0
 800b480:	631a      	str	r2, [r3, #48]	; 0x30
}
 800b482:	bf00      	nop
 800b484:	370c      	adds	r7, #12
 800b486:	46bd      	mov	sp, r7
 800b488:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b48c:	4770      	bx	lr

0800b48e <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800b48e:	b580      	push	{r7, lr}
 800b490:	b084      	sub	sp, #16
 800b492:	af00      	add	r7, sp, #0
 800b494:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800b496:	687b      	ldr	r3, [r7, #4]
 800b498:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800b49a:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 800b49c:	68fb      	ldr	r3, [r7, #12]
 800b49e:	2200      	movs	r2, #0
 800b4a0:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 800b4a2:	68fb      	ldr	r3, [r7, #12]
 800b4a4:	2200      	movs	r2, #0
 800b4a6:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800b4a8:	68f8      	ldr	r0, [r7, #12]
 800b4aa:	f7ff ff29 	bl	800b300 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800b4ae:	bf00      	nop
 800b4b0:	3710      	adds	r7, #16
 800b4b2:	46bd      	mov	sp, r7
 800b4b4:	bd80      	pop	{r7, pc}

0800b4b6 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800b4b6:	b480      	push	{r7}
 800b4b8:	b085      	sub	sp, #20
 800b4ba:	af00      	add	r7, sp, #0
 800b4bc:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 800b4be:	687b      	ldr	r3, [r7, #4]
 800b4c0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800b4c4:	b2db      	uxtb	r3, r3
 800b4c6:	2b21      	cmp	r3, #33	; 0x21
 800b4c8:	d13e      	bne.n	800b548 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800b4ca:	687b      	ldr	r3, [r7, #4]
 800b4cc:	689b      	ldr	r3, [r3, #8]
 800b4ce:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800b4d2:	d114      	bne.n	800b4fe <UART_Transmit_IT+0x48>
 800b4d4:	687b      	ldr	r3, [r7, #4]
 800b4d6:	691b      	ldr	r3, [r3, #16]
 800b4d8:	2b00      	cmp	r3, #0
 800b4da:	d110      	bne.n	800b4fe <UART_Transmit_IT+0x48>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 800b4dc:	687b      	ldr	r3, [r7, #4]
 800b4de:	6a1b      	ldr	r3, [r3, #32]
 800b4e0:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 800b4e2:	68fb      	ldr	r3, [r7, #12]
 800b4e4:	881b      	ldrh	r3, [r3, #0]
 800b4e6:	461a      	mov	r2, r3
 800b4e8:	687b      	ldr	r3, [r7, #4]
 800b4ea:	681b      	ldr	r3, [r3, #0]
 800b4ec:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800b4f0:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 800b4f2:	687b      	ldr	r3, [r7, #4]
 800b4f4:	6a1b      	ldr	r3, [r3, #32]
 800b4f6:	1c9a      	adds	r2, r3, #2
 800b4f8:	687b      	ldr	r3, [r7, #4]
 800b4fa:	621a      	str	r2, [r3, #32]
 800b4fc:	e008      	b.n	800b510 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 800b4fe:	687b      	ldr	r3, [r7, #4]
 800b500:	6a1b      	ldr	r3, [r3, #32]
 800b502:	1c59      	adds	r1, r3, #1
 800b504:	687a      	ldr	r2, [r7, #4]
 800b506:	6211      	str	r1, [r2, #32]
 800b508:	781a      	ldrb	r2, [r3, #0]
 800b50a:	687b      	ldr	r3, [r7, #4]
 800b50c:	681b      	ldr	r3, [r3, #0]
 800b50e:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800b510:	687b      	ldr	r3, [r7, #4]
 800b512:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800b514:	b29b      	uxth	r3, r3
 800b516:	3b01      	subs	r3, #1
 800b518:	b29b      	uxth	r3, r3
 800b51a:	687a      	ldr	r2, [r7, #4]
 800b51c:	4619      	mov	r1, r3
 800b51e:	84d1      	strh	r1, [r2, #38]	; 0x26
 800b520:	2b00      	cmp	r3, #0
 800b522:	d10f      	bne.n	800b544 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 800b524:	687b      	ldr	r3, [r7, #4]
 800b526:	681b      	ldr	r3, [r3, #0]
 800b528:	68da      	ldr	r2, [r3, #12]
 800b52a:	687b      	ldr	r3, [r7, #4]
 800b52c:	681b      	ldr	r3, [r3, #0]
 800b52e:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800b532:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 800b534:	687b      	ldr	r3, [r7, #4]
 800b536:	681b      	ldr	r3, [r3, #0]
 800b538:	68da      	ldr	r2, [r3, #12]
 800b53a:	687b      	ldr	r3, [r7, #4]
 800b53c:	681b      	ldr	r3, [r3, #0]
 800b53e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 800b542:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 800b544:	2300      	movs	r3, #0
 800b546:	e000      	b.n	800b54a <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 800b548:	2302      	movs	r3, #2
  }
}
 800b54a:	4618      	mov	r0, r3
 800b54c:	3714      	adds	r7, #20
 800b54e:	46bd      	mov	sp, r7
 800b550:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b554:	4770      	bx	lr

0800b556 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800b556:	b580      	push	{r7, lr}
 800b558:	b082      	sub	sp, #8
 800b55a:	af00      	add	r7, sp, #0
 800b55c:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 800b55e:	687b      	ldr	r3, [r7, #4]
 800b560:	681b      	ldr	r3, [r3, #0]
 800b562:	68da      	ldr	r2, [r3, #12]
 800b564:	687b      	ldr	r3, [r7, #4]
 800b566:	681b      	ldr	r3, [r3, #0]
 800b568:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 800b56c:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800b56e:	687b      	ldr	r3, [r7, #4]
 800b570:	2220      	movs	r2, #32
 800b572:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800b576:	6878      	ldr	r0, [r7, #4]
 800b578:	f7ff feb8 	bl	800b2ec <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 800b57c:	2300      	movs	r3, #0
}
 800b57e:	4618      	mov	r0, r3
 800b580:	3708      	adds	r7, #8
 800b582:	46bd      	mov	sp, r7
 800b584:	bd80      	pop	{r7, pc}

0800b586 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800b586:	b580      	push	{r7, lr}
 800b588:	b084      	sub	sp, #16
 800b58a:	af00      	add	r7, sp, #0
 800b58c:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800b58e:	687b      	ldr	r3, [r7, #4]
 800b590:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 800b594:	b2db      	uxtb	r3, r3
 800b596:	2b22      	cmp	r3, #34	; 0x22
 800b598:	f040 8087 	bne.w	800b6aa <UART_Receive_IT+0x124>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800b59c:	687b      	ldr	r3, [r7, #4]
 800b59e:	689b      	ldr	r3, [r3, #8]
 800b5a0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800b5a4:	d117      	bne.n	800b5d6 <UART_Receive_IT+0x50>
 800b5a6:	687b      	ldr	r3, [r7, #4]
 800b5a8:	691b      	ldr	r3, [r3, #16]
 800b5aa:	2b00      	cmp	r3, #0
 800b5ac:	d113      	bne.n	800b5d6 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 800b5ae:	2300      	movs	r3, #0
 800b5b0:	60fb      	str	r3, [r7, #12]
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800b5b2:	687b      	ldr	r3, [r7, #4]
 800b5b4:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b5b6:	60bb      	str	r3, [r7, #8]
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 800b5b8:	687b      	ldr	r3, [r7, #4]
 800b5ba:	681b      	ldr	r3, [r3, #0]
 800b5bc:	685b      	ldr	r3, [r3, #4]
 800b5be:	b29b      	uxth	r3, r3
 800b5c0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800b5c4:	b29a      	uxth	r2, r3
 800b5c6:	68bb      	ldr	r3, [r7, #8]
 800b5c8:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800b5ca:	687b      	ldr	r3, [r7, #4]
 800b5cc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b5ce:	1c9a      	adds	r2, r3, #2
 800b5d0:	687b      	ldr	r3, [r7, #4]
 800b5d2:	629a      	str	r2, [r3, #40]	; 0x28
 800b5d4:	e026      	b.n	800b624 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800b5d6:	687b      	ldr	r3, [r7, #4]
 800b5d8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b5da:	60fb      	str	r3, [r7, #12]
      pdata16bits  = NULL;
 800b5dc:	2300      	movs	r3, #0
 800b5de:	60bb      	str	r3, [r7, #8]

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 800b5e0:	687b      	ldr	r3, [r7, #4]
 800b5e2:	689b      	ldr	r3, [r3, #8]
 800b5e4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 800b5e8:	d007      	beq.n	800b5fa <UART_Receive_IT+0x74>
 800b5ea:	687b      	ldr	r3, [r7, #4]
 800b5ec:	689b      	ldr	r3, [r3, #8]
 800b5ee:	2b00      	cmp	r3, #0
 800b5f0:	d10a      	bne.n	800b608 <UART_Receive_IT+0x82>
 800b5f2:	687b      	ldr	r3, [r7, #4]
 800b5f4:	691b      	ldr	r3, [r3, #16]
 800b5f6:	2b00      	cmp	r3, #0
 800b5f8:	d106      	bne.n	800b608 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800b5fa:	687b      	ldr	r3, [r7, #4]
 800b5fc:	681b      	ldr	r3, [r3, #0]
 800b5fe:	685b      	ldr	r3, [r3, #4]
 800b600:	b2da      	uxtb	r2, r3
 800b602:	68fb      	ldr	r3, [r7, #12]
 800b604:	701a      	strb	r2, [r3, #0]
 800b606:	e008      	b.n	800b61a <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 800b608:	687b      	ldr	r3, [r7, #4]
 800b60a:	681b      	ldr	r3, [r3, #0]
 800b60c:	685b      	ldr	r3, [r3, #4]
 800b60e:	b2db      	uxtb	r3, r3
 800b610:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 800b614:	b2da      	uxtb	r2, r3
 800b616:	68fb      	ldr	r3, [r7, #12]
 800b618:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 800b61a:	687b      	ldr	r3, [r7, #4]
 800b61c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800b61e:	1c5a      	adds	r2, r3, #1
 800b620:	687b      	ldr	r3, [r7, #4]
 800b622:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 800b624:	687b      	ldr	r3, [r7, #4]
 800b626:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800b628:	b29b      	uxth	r3, r3
 800b62a:	3b01      	subs	r3, #1
 800b62c:	b29b      	uxth	r3, r3
 800b62e:	687a      	ldr	r2, [r7, #4]
 800b630:	4619      	mov	r1, r3
 800b632:	85d1      	strh	r1, [r2, #46]	; 0x2e
 800b634:	2b00      	cmp	r3, #0
 800b636:	d136      	bne.n	800b6a6 <UART_Receive_IT+0x120>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 800b638:	687b      	ldr	r3, [r7, #4]
 800b63a:	681b      	ldr	r3, [r3, #0]
 800b63c:	68da      	ldr	r2, [r3, #12]
 800b63e:	687b      	ldr	r3, [r7, #4]
 800b640:	681b      	ldr	r3, [r3, #0]
 800b642:	f022 0220 	bic.w	r2, r2, #32
 800b646:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 800b648:	687b      	ldr	r3, [r7, #4]
 800b64a:	681b      	ldr	r3, [r3, #0]
 800b64c:	68da      	ldr	r2, [r3, #12]
 800b64e:	687b      	ldr	r3, [r7, #4]
 800b650:	681b      	ldr	r3, [r3, #0]
 800b652:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 800b656:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 800b658:	687b      	ldr	r3, [r7, #4]
 800b65a:	681b      	ldr	r3, [r3, #0]
 800b65c:	695a      	ldr	r2, [r3, #20]
 800b65e:	687b      	ldr	r3, [r7, #4]
 800b660:	681b      	ldr	r3, [r3, #0]
 800b662:	f022 0201 	bic.w	r2, r2, #1
 800b666:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800b668:	687b      	ldr	r3, [r7, #4]
 800b66a:	2220      	movs	r2, #32
 800b66c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800b670:	687b      	ldr	r3, [r7, #4]
 800b672:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800b674:	2b01      	cmp	r3, #1
 800b676:	d10e      	bne.n	800b696 <UART_Receive_IT+0x110>
      {
        /* Disable IDLE interrupt */
        CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800b678:	687b      	ldr	r3, [r7, #4]
 800b67a:	681b      	ldr	r3, [r3, #0]
 800b67c:	68da      	ldr	r2, [r3, #12]
 800b67e:	687b      	ldr	r3, [r7, #4]
 800b680:	681b      	ldr	r3, [r3, #0]
 800b682:	f022 0210 	bic.w	r2, r2, #16
 800b686:	60da      	str	r2, [r3, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800b688:	687b      	ldr	r3, [r7, #4]
 800b68a:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 800b68c:	4619      	mov	r1, r3
 800b68e:	6878      	ldr	r0, [r7, #4]
 800b690:	f7ff fe40 	bl	800b314 <HAL_UARTEx_RxEventCallback>
 800b694:	e002      	b.n	800b69c <UART_Receive_IT+0x116>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)		  
       /*Call registered Rx complete callback*/
       huart->RxCpltCallback(huart);
#else
       /*Call legacy weak Rx complete callback*/
       HAL_UART_RxCpltCallback(huart);
 800b696:	6878      	ldr	r0, [r7, #4]
 800b698:	f7fb fb88 	bl	8006dac <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b69c:	687b      	ldr	r3, [r7, #4]
 800b69e:	2200      	movs	r2, #0
 800b6a0:	631a      	str	r2, [r3, #48]	; 0x30
      return HAL_OK;
 800b6a2:	2300      	movs	r3, #0
 800b6a4:	e002      	b.n	800b6ac <UART_Receive_IT+0x126>
    }
    return HAL_OK;
 800b6a6:	2300      	movs	r3, #0
 800b6a8:	e000      	b.n	800b6ac <UART_Receive_IT+0x126>
  }
  else
  {
    return HAL_BUSY;
 800b6aa:	2302      	movs	r3, #2
  }
}
 800b6ac:	4618      	mov	r0, r3
 800b6ae:	3710      	adds	r7, #16
 800b6b0:	46bd      	mov	sp, r7
 800b6b2:	bd80      	pop	{r7, pc}

0800b6b4 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 800b6b4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b6b8:	b09f      	sub	sp, #124	; 0x7c
 800b6ba:	af00      	add	r7, sp, #0
 800b6bc:	66f8      	str	r0, [r7, #108]	; 0x6c
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800b6be:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800b6c0:	681b      	ldr	r3, [r3, #0]
 800b6c2:	691b      	ldr	r3, [r3, #16]
 800b6c4:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 800b6c8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800b6ca:	68d9      	ldr	r1, [r3, #12]
 800b6cc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800b6ce:	681a      	ldr	r2, [r3, #0]
 800b6d0:	ea40 0301 	orr.w	r3, r0, r1
 800b6d4:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800b6d6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800b6d8:	689a      	ldr	r2, [r3, #8]
 800b6da:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800b6dc:	691b      	ldr	r3, [r3, #16]
 800b6de:	431a      	orrs	r2, r3
 800b6e0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800b6e2:	695b      	ldr	r3, [r3, #20]
 800b6e4:	431a      	orrs	r2, r3
 800b6e6:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800b6e8:	69db      	ldr	r3, [r3, #28]
 800b6ea:	4313      	orrs	r3, r2
 800b6ec:	673b      	str	r3, [r7, #112]	; 0x70
  MODIFY_REG(huart->Instance->CR1,
 800b6ee:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800b6f0:	681b      	ldr	r3, [r3, #0]
 800b6f2:	68db      	ldr	r3, [r3, #12]
 800b6f4:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 800b6f8:	f021 010c 	bic.w	r1, r1, #12
 800b6fc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800b6fe:	681a      	ldr	r2, [r3, #0]
 800b700:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 800b702:	430b      	orrs	r3, r1
 800b704:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800b706:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800b708:	681b      	ldr	r3, [r3, #0]
 800b70a:	695b      	ldr	r3, [r3, #20]
 800b70c:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 800b710:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800b712:	6999      	ldr	r1, [r3, #24]
 800b714:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800b716:	681a      	ldr	r2, [r3, #0]
 800b718:	ea40 0301 	orr.w	r3, r0, r1
 800b71c:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 800b71e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800b720:	681a      	ldr	r2, [r3, #0]
 800b722:	4bc5      	ldr	r3, [pc, #788]	; (800ba38 <UART_SetConfig+0x384>)
 800b724:	429a      	cmp	r2, r3
 800b726:	d004      	beq.n	800b732 <UART_SetConfig+0x7e>
 800b728:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800b72a:	681a      	ldr	r2, [r3, #0]
 800b72c:	4bc3      	ldr	r3, [pc, #780]	; (800ba3c <UART_SetConfig+0x388>)
 800b72e:	429a      	cmp	r2, r3
 800b730:	d103      	bne.n	800b73a <UART_SetConfig+0x86>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 800b732:	f7fd fb35 	bl	8008da0 <HAL_RCC_GetPCLK2Freq>
 800b736:	6778      	str	r0, [r7, #116]	; 0x74
 800b738:	e002      	b.n	800b740 <UART_SetConfig+0x8c>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800b73a:	f7fd fb1d 	bl	8008d78 <HAL_RCC_GetPCLK1Freq>
 800b73e:	6778      	str	r0, [r7, #116]	; 0x74
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800b740:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800b742:	69db      	ldr	r3, [r3, #28]
 800b744:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 800b748:	f040 80b6 	bne.w	800b8b8 <UART_SetConfig+0x204>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 800b74c:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800b74e:	461c      	mov	r4, r3
 800b750:	f04f 0500 	mov.w	r5, #0
 800b754:	4622      	mov	r2, r4
 800b756:	462b      	mov	r3, r5
 800b758:	1891      	adds	r1, r2, r2
 800b75a:	6439      	str	r1, [r7, #64]	; 0x40
 800b75c:	415b      	adcs	r3, r3
 800b75e:	647b      	str	r3, [r7, #68]	; 0x44
 800b760:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 800b764:	1912      	adds	r2, r2, r4
 800b766:	eb45 0303 	adc.w	r3, r5, r3
 800b76a:	f04f 0000 	mov.w	r0, #0
 800b76e:	f04f 0100 	mov.w	r1, #0
 800b772:	00d9      	lsls	r1, r3, #3
 800b774:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800b778:	00d0      	lsls	r0, r2, #3
 800b77a:	4602      	mov	r2, r0
 800b77c:	460b      	mov	r3, r1
 800b77e:	1911      	adds	r1, r2, r4
 800b780:	6639      	str	r1, [r7, #96]	; 0x60
 800b782:	416b      	adcs	r3, r5
 800b784:	667b      	str	r3, [r7, #100]	; 0x64
 800b786:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800b788:	685b      	ldr	r3, [r3, #4]
 800b78a:	461a      	mov	r2, r3
 800b78c:	f04f 0300 	mov.w	r3, #0
 800b790:	1891      	adds	r1, r2, r2
 800b792:	63b9      	str	r1, [r7, #56]	; 0x38
 800b794:	415b      	adcs	r3, r3
 800b796:	63fb      	str	r3, [r7, #60]	; 0x3c
 800b798:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 800b79c:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 800b7a0:	f7f5 fa92 	bl	8000cc8 <__aeabi_uldivmod>
 800b7a4:	4602      	mov	r2, r0
 800b7a6:	460b      	mov	r3, r1
 800b7a8:	4ba5      	ldr	r3, [pc, #660]	; (800ba40 <UART_SetConfig+0x38c>)
 800b7aa:	fba3 2302 	umull	r2, r3, r3, r2
 800b7ae:	095b      	lsrs	r3, r3, #5
 800b7b0:	011e      	lsls	r6, r3, #4
 800b7b2:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800b7b4:	461c      	mov	r4, r3
 800b7b6:	f04f 0500 	mov.w	r5, #0
 800b7ba:	4622      	mov	r2, r4
 800b7bc:	462b      	mov	r3, r5
 800b7be:	1891      	adds	r1, r2, r2
 800b7c0:	6339      	str	r1, [r7, #48]	; 0x30
 800b7c2:	415b      	adcs	r3, r3
 800b7c4:	637b      	str	r3, [r7, #52]	; 0x34
 800b7c6:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 800b7ca:	1912      	adds	r2, r2, r4
 800b7cc:	eb45 0303 	adc.w	r3, r5, r3
 800b7d0:	f04f 0000 	mov.w	r0, #0
 800b7d4:	f04f 0100 	mov.w	r1, #0
 800b7d8:	00d9      	lsls	r1, r3, #3
 800b7da:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800b7de:	00d0      	lsls	r0, r2, #3
 800b7e0:	4602      	mov	r2, r0
 800b7e2:	460b      	mov	r3, r1
 800b7e4:	1911      	adds	r1, r2, r4
 800b7e6:	65b9      	str	r1, [r7, #88]	; 0x58
 800b7e8:	416b      	adcs	r3, r5
 800b7ea:	65fb      	str	r3, [r7, #92]	; 0x5c
 800b7ec:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800b7ee:	685b      	ldr	r3, [r3, #4]
 800b7f0:	461a      	mov	r2, r3
 800b7f2:	f04f 0300 	mov.w	r3, #0
 800b7f6:	1891      	adds	r1, r2, r2
 800b7f8:	62b9      	str	r1, [r7, #40]	; 0x28
 800b7fa:	415b      	adcs	r3, r3
 800b7fc:	62fb      	str	r3, [r7, #44]	; 0x2c
 800b7fe:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800b802:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
 800b806:	f7f5 fa5f 	bl	8000cc8 <__aeabi_uldivmod>
 800b80a:	4602      	mov	r2, r0
 800b80c:	460b      	mov	r3, r1
 800b80e:	4b8c      	ldr	r3, [pc, #560]	; (800ba40 <UART_SetConfig+0x38c>)
 800b810:	fba3 1302 	umull	r1, r3, r3, r2
 800b814:	095b      	lsrs	r3, r3, #5
 800b816:	2164      	movs	r1, #100	; 0x64
 800b818:	fb01 f303 	mul.w	r3, r1, r3
 800b81c:	1ad3      	subs	r3, r2, r3
 800b81e:	00db      	lsls	r3, r3, #3
 800b820:	3332      	adds	r3, #50	; 0x32
 800b822:	4a87      	ldr	r2, [pc, #540]	; (800ba40 <UART_SetConfig+0x38c>)
 800b824:	fba2 2303 	umull	r2, r3, r2, r3
 800b828:	095b      	lsrs	r3, r3, #5
 800b82a:	005b      	lsls	r3, r3, #1
 800b82c:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800b830:	441e      	add	r6, r3
 800b832:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800b834:	4618      	mov	r0, r3
 800b836:	f04f 0100 	mov.w	r1, #0
 800b83a:	4602      	mov	r2, r0
 800b83c:	460b      	mov	r3, r1
 800b83e:	1894      	adds	r4, r2, r2
 800b840:	623c      	str	r4, [r7, #32]
 800b842:	415b      	adcs	r3, r3
 800b844:	627b      	str	r3, [r7, #36]	; 0x24
 800b846:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800b84a:	1812      	adds	r2, r2, r0
 800b84c:	eb41 0303 	adc.w	r3, r1, r3
 800b850:	f04f 0400 	mov.w	r4, #0
 800b854:	f04f 0500 	mov.w	r5, #0
 800b858:	00dd      	lsls	r5, r3, #3
 800b85a:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 800b85e:	00d4      	lsls	r4, r2, #3
 800b860:	4622      	mov	r2, r4
 800b862:	462b      	mov	r3, r5
 800b864:	1814      	adds	r4, r2, r0
 800b866:	653c      	str	r4, [r7, #80]	; 0x50
 800b868:	414b      	adcs	r3, r1
 800b86a:	657b      	str	r3, [r7, #84]	; 0x54
 800b86c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800b86e:	685b      	ldr	r3, [r3, #4]
 800b870:	461a      	mov	r2, r3
 800b872:	f04f 0300 	mov.w	r3, #0
 800b876:	1891      	adds	r1, r2, r2
 800b878:	61b9      	str	r1, [r7, #24]
 800b87a:	415b      	adcs	r3, r3
 800b87c:	61fb      	str	r3, [r7, #28]
 800b87e:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800b882:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 800b886:	f7f5 fa1f 	bl	8000cc8 <__aeabi_uldivmod>
 800b88a:	4602      	mov	r2, r0
 800b88c:	460b      	mov	r3, r1
 800b88e:	4b6c      	ldr	r3, [pc, #432]	; (800ba40 <UART_SetConfig+0x38c>)
 800b890:	fba3 1302 	umull	r1, r3, r3, r2
 800b894:	095b      	lsrs	r3, r3, #5
 800b896:	2164      	movs	r1, #100	; 0x64
 800b898:	fb01 f303 	mul.w	r3, r1, r3
 800b89c:	1ad3      	subs	r3, r2, r3
 800b89e:	00db      	lsls	r3, r3, #3
 800b8a0:	3332      	adds	r3, #50	; 0x32
 800b8a2:	4a67      	ldr	r2, [pc, #412]	; (800ba40 <UART_SetConfig+0x38c>)
 800b8a4:	fba2 2303 	umull	r2, r3, r2, r3
 800b8a8:	095b      	lsrs	r3, r3, #5
 800b8aa:	f003 0207 	and.w	r2, r3, #7
 800b8ae:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800b8b0:	681b      	ldr	r3, [r3, #0]
 800b8b2:	4432      	add	r2, r6
 800b8b4:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800b8b6:	e0b9      	b.n	800ba2c <UART_SetConfig+0x378>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800b8b8:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800b8ba:	461c      	mov	r4, r3
 800b8bc:	f04f 0500 	mov.w	r5, #0
 800b8c0:	4622      	mov	r2, r4
 800b8c2:	462b      	mov	r3, r5
 800b8c4:	1891      	adds	r1, r2, r2
 800b8c6:	6139      	str	r1, [r7, #16]
 800b8c8:	415b      	adcs	r3, r3
 800b8ca:	617b      	str	r3, [r7, #20]
 800b8cc:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 800b8d0:	1912      	adds	r2, r2, r4
 800b8d2:	eb45 0303 	adc.w	r3, r5, r3
 800b8d6:	f04f 0000 	mov.w	r0, #0
 800b8da:	f04f 0100 	mov.w	r1, #0
 800b8de:	00d9      	lsls	r1, r3, #3
 800b8e0:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 800b8e4:	00d0      	lsls	r0, r2, #3
 800b8e6:	4602      	mov	r2, r0
 800b8e8:	460b      	mov	r3, r1
 800b8ea:	eb12 0804 	adds.w	r8, r2, r4
 800b8ee:	eb43 0905 	adc.w	r9, r3, r5
 800b8f2:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800b8f4:	685b      	ldr	r3, [r3, #4]
 800b8f6:	4618      	mov	r0, r3
 800b8f8:	f04f 0100 	mov.w	r1, #0
 800b8fc:	f04f 0200 	mov.w	r2, #0
 800b900:	f04f 0300 	mov.w	r3, #0
 800b904:	008b      	lsls	r3, r1, #2
 800b906:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 800b90a:	0082      	lsls	r2, r0, #2
 800b90c:	4640      	mov	r0, r8
 800b90e:	4649      	mov	r1, r9
 800b910:	f7f5 f9da 	bl	8000cc8 <__aeabi_uldivmod>
 800b914:	4602      	mov	r2, r0
 800b916:	460b      	mov	r3, r1
 800b918:	4b49      	ldr	r3, [pc, #292]	; (800ba40 <UART_SetConfig+0x38c>)
 800b91a:	fba3 2302 	umull	r2, r3, r3, r2
 800b91e:	095b      	lsrs	r3, r3, #5
 800b920:	011e      	lsls	r6, r3, #4
 800b922:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800b924:	4618      	mov	r0, r3
 800b926:	f04f 0100 	mov.w	r1, #0
 800b92a:	4602      	mov	r2, r0
 800b92c:	460b      	mov	r3, r1
 800b92e:	1894      	adds	r4, r2, r2
 800b930:	60bc      	str	r4, [r7, #8]
 800b932:	415b      	adcs	r3, r3
 800b934:	60fb      	str	r3, [r7, #12]
 800b936:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 800b93a:	1812      	adds	r2, r2, r0
 800b93c:	eb41 0303 	adc.w	r3, r1, r3
 800b940:	f04f 0400 	mov.w	r4, #0
 800b944:	f04f 0500 	mov.w	r5, #0
 800b948:	00dd      	lsls	r5, r3, #3
 800b94a:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 800b94e:	00d4      	lsls	r4, r2, #3
 800b950:	4622      	mov	r2, r4
 800b952:	462b      	mov	r3, r5
 800b954:	1814      	adds	r4, r2, r0
 800b956:	64bc      	str	r4, [r7, #72]	; 0x48
 800b958:	414b      	adcs	r3, r1
 800b95a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800b95c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800b95e:	685b      	ldr	r3, [r3, #4]
 800b960:	4618      	mov	r0, r3
 800b962:	f04f 0100 	mov.w	r1, #0
 800b966:	f04f 0200 	mov.w	r2, #0
 800b96a:	f04f 0300 	mov.w	r3, #0
 800b96e:	008b      	lsls	r3, r1, #2
 800b970:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 800b974:	0082      	lsls	r2, r0, #2
 800b976:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 800b97a:	f7f5 f9a5 	bl	8000cc8 <__aeabi_uldivmod>
 800b97e:	4602      	mov	r2, r0
 800b980:	460b      	mov	r3, r1
 800b982:	4b2f      	ldr	r3, [pc, #188]	; (800ba40 <UART_SetConfig+0x38c>)
 800b984:	fba3 1302 	umull	r1, r3, r3, r2
 800b988:	095b      	lsrs	r3, r3, #5
 800b98a:	2164      	movs	r1, #100	; 0x64
 800b98c:	fb01 f303 	mul.w	r3, r1, r3
 800b990:	1ad3      	subs	r3, r2, r3
 800b992:	011b      	lsls	r3, r3, #4
 800b994:	3332      	adds	r3, #50	; 0x32
 800b996:	4a2a      	ldr	r2, [pc, #168]	; (800ba40 <UART_SetConfig+0x38c>)
 800b998:	fba2 2303 	umull	r2, r3, r2, r3
 800b99c:	095b      	lsrs	r3, r3, #5
 800b99e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800b9a2:	441e      	add	r6, r3
 800b9a4:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 800b9a6:	4618      	mov	r0, r3
 800b9a8:	f04f 0100 	mov.w	r1, #0
 800b9ac:	4602      	mov	r2, r0
 800b9ae:	460b      	mov	r3, r1
 800b9b0:	1894      	adds	r4, r2, r2
 800b9b2:	603c      	str	r4, [r7, #0]
 800b9b4:	415b      	adcs	r3, r3
 800b9b6:	607b      	str	r3, [r7, #4]
 800b9b8:	e9d7 2300 	ldrd	r2, r3, [r7]
 800b9bc:	1812      	adds	r2, r2, r0
 800b9be:	eb41 0303 	adc.w	r3, r1, r3
 800b9c2:	f04f 0400 	mov.w	r4, #0
 800b9c6:	f04f 0500 	mov.w	r5, #0
 800b9ca:	00dd      	lsls	r5, r3, #3
 800b9cc:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 800b9d0:	00d4      	lsls	r4, r2, #3
 800b9d2:	4622      	mov	r2, r4
 800b9d4:	462b      	mov	r3, r5
 800b9d6:	eb12 0a00 	adds.w	sl, r2, r0
 800b9da:	eb43 0b01 	adc.w	fp, r3, r1
 800b9de:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800b9e0:	685b      	ldr	r3, [r3, #4]
 800b9e2:	4618      	mov	r0, r3
 800b9e4:	f04f 0100 	mov.w	r1, #0
 800b9e8:	f04f 0200 	mov.w	r2, #0
 800b9ec:	f04f 0300 	mov.w	r3, #0
 800b9f0:	008b      	lsls	r3, r1, #2
 800b9f2:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 800b9f6:	0082      	lsls	r2, r0, #2
 800b9f8:	4650      	mov	r0, sl
 800b9fa:	4659      	mov	r1, fp
 800b9fc:	f7f5 f964 	bl	8000cc8 <__aeabi_uldivmod>
 800ba00:	4602      	mov	r2, r0
 800ba02:	460b      	mov	r3, r1
 800ba04:	4b0e      	ldr	r3, [pc, #56]	; (800ba40 <UART_SetConfig+0x38c>)
 800ba06:	fba3 1302 	umull	r1, r3, r3, r2
 800ba0a:	095b      	lsrs	r3, r3, #5
 800ba0c:	2164      	movs	r1, #100	; 0x64
 800ba0e:	fb01 f303 	mul.w	r3, r1, r3
 800ba12:	1ad3      	subs	r3, r2, r3
 800ba14:	011b      	lsls	r3, r3, #4
 800ba16:	3332      	adds	r3, #50	; 0x32
 800ba18:	4a09      	ldr	r2, [pc, #36]	; (800ba40 <UART_SetConfig+0x38c>)
 800ba1a:	fba2 2303 	umull	r2, r3, r2, r3
 800ba1e:	095b      	lsrs	r3, r3, #5
 800ba20:	f003 020f 	and.w	r2, r3, #15
 800ba24:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 800ba26:	681b      	ldr	r3, [r3, #0]
 800ba28:	4432      	add	r2, r6
 800ba2a:	609a      	str	r2, [r3, #8]
}
 800ba2c:	bf00      	nop
 800ba2e:	377c      	adds	r7, #124	; 0x7c
 800ba30:	46bd      	mov	sp, r7
 800ba32:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ba36:	bf00      	nop
 800ba38:	40011000 	.word	0x40011000
 800ba3c:	40011400 	.word	0x40011400
 800ba40:	51eb851f 	.word	0x51eb851f

0800ba44 <round>:
 800ba44:	ec51 0b10 	vmov	r0, r1, d0
 800ba48:	b570      	push	{r4, r5, r6, lr}
 800ba4a:	f3c1 550a 	ubfx	r5, r1, #20, #11
 800ba4e:	f2a5 34ff 	subw	r4, r5, #1023	; 0x3ff
 800ba52:	2c13      	cmp	r4, #19
 800ba54:	ee10 2a10 	vmov	r2, s0
 800ba58:	460b      	mov	r3, r1
 800ba5a:	dc19      	bgt.n	800ba90 <round+0x4c>
 800ba5c:	2c00      	cmp	r4, #0
 800ba5e:	da09      	bge.n	800ba74 <round+0x30>
 800ba60:	3401      	adds	r4, #1
 800ba62:	f001 4300 	and.w	r3, r1, #2147483648	; 0x80000000
 800ba66:	d103      	bne.n	800ba70 <round+0x2c>
 800ba68:	f043 537f 	orr.w	r3, r3, #1069547520	; 0x3fc00000
 800ba6c:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 800ba70:	2100      	movs	r1, #0
 800ba72:	e028      	b.n	800bac6 <round+0x82>
 800ba74:	4d15      	ldr	r5, [pc, #84]	; (800bacc <round+0x88>)
 800ba76:	4125      	asrs	r5, r4
 800ba78:	ea01 0605 	and.w	r6, r1, r5
 800ba7c:	4332      	orrs	r2, r6
 800ba7e:	d00e      	beq.n	800ba9e <round+0x5a>
 800ba80:	f44f 2200 	mov.w	r2, #524288	; 0x80000
 800ba84:	fa42 f404 	asr.w	r4, r2, r4
 800ba88:	4423      	add	r3, r4
 800ba8a:	ea23 0305 	bic.w	r3, r3, r5
 800ba8e:	e7ef      	b.n	800ba70 <round+0x2c>
 800ba90:	2c33      	cmp	r4, #51	; 0x33
 800ba92:	dd07      	ble.n	800baa4 <round+0x60>
 800ba94:	f5b4 6f80 	cmp.w	r4, #1024	; 0x400
 800ba98:	d101      	bne.n	800ba9e <round+0x5a>
 800ba9a:	f7f4 fc17 	bl	80002cc <__adddf3>
 800ba9e:	ec41 0b10 	vmov	d0, r0, r1
 800baa2:	bd70      	pop	{r4, r5, r6, pc}
 800baa4:	f2a5 4613 	subw	r6, r5, #1043	; 0x413
 800baa8:	f04f 35ff 	mov.w	r5, #4294967295
 800baac:	40f5      	lsrs	r5, r6
 800baae:	4228      	tst	r0, r5
 800bab0:	d0f5      	beq.n	800ba9e <round+0x5a>
 800bab2:	2101      	movs	r1, #1
 800bab4:	f1c4 0433 	rsb	r4, r4, #51	; 0x33
 800bab8:	fa01 f404 	lsl.w	r4, r1, r4
 800babc:	1912      	adds	r2, r2, r4
 800babe:	bf28      	it	cs
 800bac0:	185b      	addcs	r3, r3, r1
 800bac2:	ea22 0105 	bic.w	r1, r2, r5
 800bac6:	4608      	mov	r0, r1
 800bac8:	4619      	mov	r1, r3
 800baca:	e7e8      	b.n	800ba9e <round+0x5a>
 800bacc:	000fffff 	.word	0x000fffff

0800bad0 <fmaxf>:
 800bad0:	b508      	push	{r3, lr}
 800bad2:	ed2d 8b02 	vpush	{d8}
 800bad6:	eeb0 8a40 	vmov.f32	s16, s0
 800bada:	eef0 8a60 	vmov.f32	s17, s1
 800bade:	f000 f82d 	bl	800bb3c <__fpclassifyf>
 800bae2:	b148      	cbz	r0, 800baf8 <fmaxf+0x28>
 800bae4:	eeb0 0a68 	vmov.f32	s0, s17
 800bae8:	f000 f828 	bl	800bb3c <__fpclassifyf>
 800baec:	b130      	cbz	r0, 800bafc <fmaxf+0x2c>
 800baee:	eeb4 8ae8 	vcmpe.f32	s16, s17
 800baf2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800baf6:	dc01      	bgt.n	800bafc <fmaxf+0x2c>
 800baf8:	eeb0 8a68 	vmov.f32	s16, s17
 800bafc:	eeb0 0a48 	vmov.f32	s0, s16
 800bb00:	ecbd 8b02 	vpop	{d8}
 800bb04:	bd08      	pop	{r3, pc}

0800bb06 <fminf>:
 800bb06:	b508      	push	{r3, lr}
 800bb08:	ed2d 8b02 	vpush	{d8}
 800bb0c:	eeb0 8a40 	vmov.f32	s16, s0
 800bb10:	eef0 8a60 	vmov.f32	s17, s1
 800bb14:	f000 f812 	bl	800bb3c <__fpclassifyf>
 800bb18:	b148      	cbz	r0, 800bb2e <fminf+0x28>
 800bb1a:	eeb0 0a68 	vmov.f32	s0, s17
 800bb1e:	f000 f80d 	bl	800bb3c <__fpclassifyf>
 800bb22:	b130      	cbz	r0, 800bb32 <fminf+0x2c>
 800bb24:	eeb4 8ae8 	vcmpe.f32	s16, s17
 800bb28:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800bb2c:	d401      	bmi.n	800bb32 <fminf+0x2c>
 800bb2e:	eeb0 8a68 	vmov.f32	s16, s17
 800bb32:	eeb0 0a48 	vmov.f32	s0, s16
 800bb36:	ecbd 8b02 	vpop	{d8}
 800bb3a:	bd08      	pop	{r3, pc}

0800bb3c <__fpclassifyf>:
 800bb3c:	ee10 3a10 	vmov	r3, s0
 800bb40:	f033 4000 	bics.w	r0, r3, #2147483648	; 0x80000000
 800bb44:	d00d      	beq.n	800bb62 <__fpclassifyf+0x26>
 800bb46:	f5a0 0300 	sub.w	r3, r0, #8388608	; 0x800000
 800bb4a:	f1b3 4ffe 	cmp.w	r3, #2130706432	; 0x7f000000
 800bb4e:	d30a      	bcc.n	800bb66 <__fpclassifyf+0x2a>
 800bb50:	4b07      	ldr	r3, [pc, #28]	; (800bb70 <__fpclassifyf+0x34>)
 800bb52:	1e42      	subs	r2, r0, #1
 800bb54:	429a      	cmp	r2, r3
 800bb56:	d908      	bls.n	800bb6a <__fpclassifyf+0x2e>
 800bb58:	f1a0 43ff 	sub.w	r3, r0, #2139095040	; 0x7f800000
 800bb5c:	4258      	negs	r0, r3
 800bb5e:	4158      	adcs	r0, r3
 800bb60:	4770      	bx	lr
 800bb62:	2002      	movs	r0, #2
 800bb64:	4770      	bx	lr
 800bb66:	2004      	movs	r0, #4
 800bb68:	4770      	bx	lr
 800bb6a:	2003      	movs	r0, #3
 800bb6c:	4770      	bx	lr
 800bb6e:	bf00      	nop
 800bb70:	007ffffe 	.word	0x007ffffe

0800bb74 <modff>:
 800bb74:	ee10 3a10 	vmov	r3, s0
 800bb78:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 800bb7c:	3a7f      	subs	r2, #127	; 0x7f
 800bb7e:	2a16      	cmp	r2, #22
 800bb80:	dc0a      	bgt.n	800bb98 <modff+0x24>
 800bb82:	2a00      	cmp	r2, #0
 800bb84:	da03      	bge.n	800bb8e <modff+0x1a>
 800bb86:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800bb8a:	6003      	str	r3, [r0, #0]
 800bb8c:	4770      	bx	lr
 800bb8e:	490a      	ldr	r1, [pc, #40]	; (800bbb8 <modff+0x44>)
 800bb90:	fa41 f202 	asr.w	r2, r1, r2
 800bb94:	4213      	tst	r3, r2
 800bb96:	d106      	bne.n	800bba6 <modff+0x32>
 800bb98:	f003 4300 	and.w	r3, r3, #2147483648	; 0x80000000
 800bb9c:	ed80 0a00 	vstr	s0, [r0]
 800bba0:	ee00 3a10 	vmov	s0, r3
 800bba4:	4770      	bx	lr
 800bba6:	ea23 0302 	bic.w	r3, r3, r2
 800bbaa:	ee07 3a90 	vmov	s15, r3
 800bbae:	6003      	str	r3, [r0, #0]
 800bbb0:	ee30 0a67 	vsub.f32	s0, s0, s15
 800bbb4:	4770      	bx	lr
 800bbb6:	bf00      	nop
 800bbb8:	007fffff 	.word	0x007fffff
 800bbbc:	00000000 	.word	0x00000000

0800bbc0 <exp>:
 800bbc0:	b538      	push	{r3, r4, r5, lr}
 800bbc2:	ed2d 8b02 	vpush	{d8}
 800bbc6:	ec55 4b10 	vmov	r4, r5, d0
 800bbca:	f000 f899 	bl	800bd00 <__ieee754_exp>
 800bbce:	4b22      	ldr	r3, [pc, #136]	; (800bc58 <exp+0x98>)
 800bbd0:	eeb0 8a40 	vmov.f32	s16, s0
 800bbd4:	eef0 8a60 	vmov.f32	s17, s1
 800bbd8:	f993 3000 	ldrsb.w	r3, [r3]
 800bbdc:	3301      	adds	r3, #1
 800bbde:	d012      	beq.n	800bc06 <exp+0x46>
 800bbe0:	ec45 4b10 	vmov	d0, r4, r5
 800bbe4:	f000 fa8b 	bl	800c0fe <finite>
 800bbe8:	b168      	cbz	r0, 800bc06 <exp+0x46>
 800bbea:	a313      	add	r3, pc, #76	; (adr r3, 800bc38 <exp+0x78>)
 800bbec:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bbf0:	4620      	mov	r0, r4
 800bbf2:	4629      	mov	r1, r5
 800bbf4:	f7f4 ffb0 	bl	8000b58 <__aeabi_dcmpgt>
 800bbf8:	b160      	cbz	r0, 800bc14 <exp+0x54>
 800bbfa:	f000 fa93 	bl	800c124 <__errno>
 800bbfe:	ed9f 8b10 	vldr	d8, [pc, #64]	; 800bc40 <exp+0x80>
 800bc02:	2322      	movs	r3, #34	; 0x22
 800bc04:	6003      	str	r3, [r0, #0]
 800bc06:	eeb0 0a48 	vmov.f32	s0, s16
 800bc0a:	eef0 0a68 	vmov.f32	s1, s17
 800bc0e:	ecbd 8b02 	vpop	{d8}
 800bc12:	bd38      	pop	{r3, r4, r5, pc}
 800bc14:	a30c      	add	r3, pc, #48	; (adr r3, 800bc48 <exp+0x88>)
 800bc16:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bc1a:	4620      	mov	r0, r4
 800bc1c:	4629      	mov	r1, r5
 800bc1e:	f7f4 ff7d 	bl	8000b1c <__aeabi_dcmplt>
 800bc22:	2800      	cmp	r0, #0
 800bc24:	d0ef      	beq.n	800bc06 <exp+0x46>
 800bc26:	f000 fa7d 	bl	800c124 <__errno>
 800bc2a:	2322      	movs	r3, #34	; 0x22
 800bc2c:	ed9f 8b08 	vldr	d8, [pc, #32]	; 800bc50 <exp+0x90>
 800bc30:	6003      	str	r3, [r0, #0]
 800bc32:	e7e8      	b.n	800bc06 <exp+0x46>
 800bc34:	f3af 8000 	nop.w
 800bc38:	fefa39ef 	.word	0xfefa39ef
 800bc3c:	40862e42 	.word	0x40862e42
 800bc40:	00000000 	.word	0x00000000
 800bc44:	7ff00000 	.word	0x7ff00000
 800bc48:	d52d3051 	.word	0xd52d3051
 800bc4c:	c0874910 	.word	0xc0874910
	...
 800bc58:	20000049 	.word	0x20000049

0800bc5c <fmodf>:
 800bc5c:	b508      	push	{r3, lr}
 800bc5e:	ed2d 8b02 	vpush	{d8}
 800bc62:	eef0 8a40 	vmov.f32	s17, s0
 800bc66:	eeb0 8a60 	vmov.f32	s16, s1
 800bc6a:	f000 f9c3 	bl	800bff4 <__ieee754_fmodf>
 800bc6e:	4b0f      	ldr	r3, [pc, #60]	; (800bcac <fmodf+0x50>)
 800bc70:	f993 3000 	ldrsb.w	r3, [r3]
 800bc74:	3301      	adds	r3, #1
 800bc76:	d016      	beq.n	800bca6 <fmodf+0x4a>
 800bc78:	eeb4 8a48 	vcmp.f32	s16, s16
 800bc7c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800bc80:	d611      	bvs.n	800bca6 <fmodf+0x4a>
 800bc82:	eef4 8a68 	vcmp.f32	s17, s17
 800bc86:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800bc8a:	d60c      	bvs.n	800bca6 <fmodf+0x4a>
 800bc8c:	eddf 8a08 	vldr	s17, [pc, #32]	; 800bcb0 <fmodf+0x54>
 800bc90:	eeb4 8a68 	vcmp.f32	s16, s17
 800bc94:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800bc98:	d105      	bne.n	800bca6 <fmodf+0x4a>
 800bc9a:	f000 fa43 	bl	800c124 <__errno>
 800bc9e:	ee88 0aa8 	vdiv.f32	s0, s17, s17
 800bca2:	2321      	movs	r3, #33	; 0x21
 800bca4:	6003      	str	r3, [r0, #0]
 800bca6:	ecbd 8b02 	vpop	{d8}
 800bcaa:	bd08      	pop	{r3, pc}
 800bcac:	20000049 	.word	0x20000049
 800bcb0:	00000000 	.word	0x00000000

0800bcb4 <sqrtf>:
 800bcb4:	b508      	push	{r3, lr}
 800bcb6:	ed2d 8b02 	vpush	{d8}
 800bcba:	eeb0 8a40 	vmov.f32	s16, s0
 800bcbe:	f000 fa1b 	bl	800c0f8 <__ieee754_sqrtf>
 800bcc2:	4b0d      	ldr	r3, [pc, #52]	; (800bcf8 <sqrtf+0x44>)
 800bcc4:	f993 3000 	ldrsb.w	r3, [r3]
 800bcc8:	3301      	adds	r3, #1
 800bcca:	d011      	beq.n	800bcf0 <sqrtf+0x3c>
 800bccc:	eeb4 8a48 	vcmp.f32	s16, s16
 800bcd0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800bcd4:	d60c      	bvs.n	800bcf0 <sqrtf+0x3c>
 800bcd6:	eddf 8a09 	vldr	s17, [pc, #36]	; 800bcfc <sqrtf+0x48>
 800bcda:	eeb4 8ae8 	vcmpe.f32	s16, s17
 800bcde:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800bce2:	d505      	bpl.n	800bcf0 <sqrtf+0x3c>
 800bce4:	f000 fa1e 	bl	800c124 <__errno>
 800bce8:	ee88 0aa8 	vdiv.f32	s0, s17, s17
 800bcec:	2321      	movs	r3, #33	; 0x21
 800bcee:	6003      	str	r3, [r0, #0]
 800bcf0:	ecbd 8b02 	vpop	{d8}
 800bcf4:	bd08      	pop	{r3, pc}
 800bcf6:	bf00      	nop
 800bcf8:	20000049 	.word	0x20000049
 800bcfc:	00000000 	.word	0x00000000

0800bd00 <__ieee754_exp>:
 800bd00:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800bd04:	ec55 4b10 	vmov	r4, r5, d0
 800bd08:	49b1      	ldr	r1, [pc, #708]	; (800bfd0 <__ieee754_exp+0x2d0>)
 800bd0a:	f025 4300 	bic.w	r3, r5, #2147483648	; 0x80000000
 800bd0e:	428b      	cmp	r3, r1
 800bd10:	ed2d 8b04 	vpush	{d8-d9}
 800bd14:	ea4f 76d5 	mov.w	r6, r5, lsr #31
 800bd18:	d937      	bls.n	800bd8a <__ieee754_exp+0x8a>
 800bd1a:	49ae      	ldr	r1, [pc, #696]	; (800bfd4 <__ieee754_exp+0x2d4>)
 800bd1c:	428b      	cmp	r3, r1
 800bd1e:	d916      	bls.n	800bd4e <__ieee754_exp+0x4e>
 800bd20:	ee10 3a10 	vmov	r3, s0
 800bd24:	f3c5 0213 	ubfx	r2, r5, #0, #20
 800bd28:	4313      	orrs	r3, r2
 800bd2a:	d009      	beq.n	800bd40 <__ieee754_exp+0x40>
 800bd2c:	ee10 2a10 	vmov	r2, s0
 800bd30:	462b      	mov	r3, r5
 800bd32:	4620      	mov	r0, r4
 800bd34:	4629      	mov	r1, r5
 800bd36:	f7f4 fac9 	bl	80002cc <__adddf3>
 800bd3a:	4604      	mov	r4, r0
 800bd3c:	460d      	mov	r5, r1
 800bd3e:	e000      	b.n	800bd42 <__ieee754_exp+0x42>
 800bd40:	bb06      	cbnz	r6, 800bd84 <__ieee754_exp+0x84>
 800bd42:	ecbd 8b04 	vpop	{d8-d9}
 800bd46:	ec45 4b10 	vmov	d0, r4, r5
 800bd4a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bd4e:	a38a      	add	r3, pc, #552	; (adr r3, 800bf78 <__ieee754_exp+0x278>)
 800bd50:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bd54:	ee10 0a10 	vmov	r0, s0
 800bd58:	4629      	mov	r1, r5
 800bd5a:	f7f4 fefd 	bl	8000b58 <__aeabi_dcmpgt>
 800bd5e:	b138      	cbz	r0, 800bd70 <__ieee754_exp+0x70>
 800bd60:	a387      	add	r3, pc, #540	; (adr r3, 800bf80 <__ieee754_exp+0x280>)
 800bd62:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bd66:	4610      	mov	r0, r2
 800bd68:	4619      	mov	r1, r3
 800bd6a:	f7f4 fc65 	bl	8000638 <__aeabi_dmul>
 800bd6e:	e7e4      	b.n	800bd3a <__ieee754_exp+0x3a>
 800bd70:	a385      	add	r3, pc, #532	; (adr r3, 800bf88 <__ieee754_exp+0x288>)
 800bd72:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bd76:	4620      	mov	r0, r4
 800bd78:	4629      	mov	r1, r5
 800bd7a:	f7f4 fecf 	bl	8000b1c <__aeabi_dcmplt>
 800bd7e:	2800      	cmp	r0, #0
 800bd80:	f000 8087 	beq.w	800be92 <__ieee754_exp+0x192>
 800bd84:	2400      	movs	r4, #0
 800bd86:	2500      	movs	r5, #0
 800bd88:	e7db      	b.n	800bd42 <__ieee754_exp+0x42>
 800bd8a:	4a93      	ldr	r2, [pc, #588]	; (800bfd8 <__ieee754_exp+0x2d8>)
 800bd8c:	4293      	cmp	r3, r2
 800bd8e:	f240 80ac 	bls.w	800beea <__ieee754_exp+0x1ea>
 800bd92:	4a92      	ldr	r2, [pc, #584]	; (800bfdc <__ieee754_exp+0x2dc>)
 800bd94:	4293      	cmp	r3, r2
 800bd96:	d87c      	bhi.n	800be92 <__ieee754_exp+0x192>
 800bd98:	4b91      	ldr	r3, [pc, #580]	; (800bfe0 <__ieee754_exp+0x2e0>)
 800bd9a:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800bd9e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bda2:	ee10 0a10 	vmov	r0, s0
 800bda6:	4629      	mov	r1, r5
 800bda8:	f7f4 fa8e 	bl	80002c8 <__aeabi_dsub>
 800bdac:	4b8d      	ldr	r3, [pc, #564]	; (800bfe4 <__ieee754_exp+0x2e4>)
 800bdae:	00f7      	lsls	r7, r6, #3
 800bdb0:	443b      	add	r3, r7
 800bdb2:	ed93 7b00 	vldr	d7, [r3]
 800bdb6:	f1c6 0a01 	rsb	sl, r6, #1
 800bdba:	4680      	mov	r8, r0
 800bdbc:	4689      	mov	r9, r1
 800bdbe:	ebaa 0a06 	sub.w	sl, sl, r6
 800bdc2:	eeb0 8a47 	vmov.f32	s16, s14
 800bdc6:	eef0 8a67 	vmov.f32	s17, s15
 800bdca:	ec53 2b18 	vmov	r2, r3, d8
 800bdce:	4640      	mov	r0, r8
 800bdd0:	4649      	mov	r1, r9
 800bdd2:	f7f4 fa79 	bl	80002c8 <__aeabi_dsub>
 800bdd6:	4604      	mov	r4, r0
 800bdd8:	460d      	mov	r5, r1
 800bdda:	4622      	mov	r2, r4
 800bddc:	462b      	mov	r3, r5
 800bdde:	4620      	mov	r0, r4
 800bde0:	4629      	mov	r1, r5
 800bde2:	f7f4 fc29 	bl	8000638 <__aeabi_dmul>
 800bde6:	a36a      	add	r3, pc, #424	; (adr r3, 800bf90 <__ieee754_exp+0x290>)
 800bde8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bdec:	4606      	mov	r6, r0
 800bdee:	460f      	mov	r7, r1
 800bdf0:	f7f4 fc22 	bl	8000638 <__aeabi_dmul>
 800bdf4:	a368      	add	r3, pc, #416	; (adr r3, 800bf98 <__ieee754_exp+0x298>)
 800bdf6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bdfa:	f7f4 fa65 	bl	80002c8 <__aeabi_dsub>
 800bdfe:	4632      	mov	r2, r6
 800be00:	463b      	mov	r3, r7
 800be02:	f7f4 fc19 	bl	8000638 <__aeabi_dmul>
 800be06:	a366      	add	r3, pc, #408	; (adr r3, 800bfa0 <__ieee754_exp+0x2a0>)
 800be08:	e9d3 2300 	ldrd	r2, r3, [r3]
 800be0c:	f7f4 fa5e 	bl	80002cc <__adddf3>
 800be10:	4632      	mov	r2, r6
 800be12:	463b      	mov	r3, r7
 800be14:	f7f4 fc10 	bl	8000638 <__aeabi_dmul>
 800be18:	a363      	add	r3, pc, #396	; (adr r3, 800bfa8 <__ieee754_exp+0x2a8>)
 800be1a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800be1e:	f7f4 fa53 	bl	80002c8 <__aeabi_dsub>
 800be22:	4632      	mov	r2, r6
 800be24:	463b      	mov	r3, r7
 800be26:	f7f4 fc07 	bl	8000638 <__aeabi_dmul>
 800be2a:	a361      	add	r3, pc, #388	; (adr r3, 800bfb0 <__ieee754_exp+0x2b0>)
 800be2c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800be30:	f7f4 fa4c 	bl	80002cc <__adddf3>
 800be34:	4632      	mov	r2, r6
 800be36:	463b      	mov	r3, r7
 800be38:	f7f4 fbfe 	bl	8000638 <__aeabi_dmul>
 800be3c:	4602      	mov	r2, r0
 800be3e:	460b      	mov	r3, r1
 800be40:	4620      	mov	r0, r4
 800be42:	4629      	mov	r1, r5
 800be44:	f7f4 fa40 	bl	80002c8 <__aeabi_dsub>
 800be48:	4602      	mov	r2, r0
 800be4a:	460b      	mov	r3, r1
 800be4c:	4606      	mov	r6, r0
 800be4e:	460f      	mov	r7, r1
 800be50:	4620      	mov	r0, r4
 800be52:	4629      	mov	r1, r5
 800be54:	f7f4 fbf0 	bl	8000638 <__aeabi_dmul>
 800be58:	ec41 0b19 	vmov	d9, r0, r1
 800be5c:	f1ba 0f00 	cmp.w	sl, #0
 800be60:	d15d      	bne.n	800bf1e <__ieee754_exp+0x21e>
 800be62:	2200      	movs	r2, #0
 800be64:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800be68:	4630      	mov	r0, r6
 800be6a:	4639      	mov	r1, r7
 800be6c:	f7f4 fa2c 	bl	80002c8 <__aeabi_dsub>
 800be70:	4602      	mov	r2, r0
 800be72:	460b      	mov	r3, r1
 800be74:	ec51 0b19 	vmov	r0, r1, d9
 800be78:	f7f4 fd08 	bl	800088c <__aeabi_ddiv>
 800be7c:	4622      	mov	r2, r4
 800be7e:	462b      	mov	r3, r5
 800be80:	f7f4 fa22 	bl	80002c8 <__aeabi_dsub>
 800be84:	4602      	mov	r2, r0
 800be86:	460b      	mov	r3, r1
 800be88:	2000      	movs	r0, #0
 800be8a:	4957      	ldr	r1, [pc, #348]	; (800bfe8 <__ieee754_exp+0x2e8>)
 800be8c:	f7f4 fa1c 	bl	80002c8 <__aeabi_dsub>
 800be90:	e753      	b.n	800bd3a <__ieee754_exp+0x3a>
 800be92:	4856      	ldr	r0, [pc, #344]	; (800bfec <__ieee754_exp+0x2ec>)
 800be94:	a348      	add	r3, pc, #288	; (adr r3, 800bfb8 <__ieee754_exp+0x2b8>)
 800be96:	e9d3 2300 	ldrd	r2, r3, [r3]
 800be9a:	eb00 06c6 	add.w	r6, r0, r6, lsl #3
 800be9e:	4629      	mov	r1, r5
 800bea0:	4620      	mov	r0, r4
 800bea2:	f7f4 fbc9 	bl	8000638 <__aeabi_dmul>
 800bea6:	e9d6 2300 	ldrd	r2, r3, [r6]
 800beaa:	f7f4 fa0f 	bl	80002cc <__adddf3>
 800beae:	f7f4 fe73 	bl	8000b98 <__aeabi_d2iz>
 800beb2:	4682      	mov	sl, r0
 800beb4:	f7f4 fb56 	bl	8000564 <__aeabi_i2d>
 800beb8:	a341      	add	r3, pc, #260	; (adr r3, 800bfc0 <__ieee754_exp+0x2c0>)
 800beba:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bebe:	4606      	mov	r6, r0
 800bec0:	460f      	mov	r7, r1
 800bec2:	f7f4 fbb9 	bl	8000638 <__aeabi_dmul>
 800bec6:	4602      	mov	r2, r0
 800bec8:	460b      	mov	r3, r1
 800beca:	4620      	mov	r0, r4
 800becc:	4629      	mov	r1, r5
 800bece:	f7f4 f9fb 	bl	80002c8 <__aeabi_dsub>
 800bed2:	a33d      	add	r3, pc, #244	; (adr r3, 800bfc8 <__ieee754_exp+0x2c8>)
 800bed4:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bed8:	4680      	mov	r8, r0
 800beda:	4689      	mov	r9, r1
 800bedc:	4630      	mov	r0, r6
 800bede:	4639      	mov	r1, r7
 800bee0:	f7f4 fbaa 	bl	8000638 <__aeabi_dmul>
 800bee4:	ec41 0b18 	vmov	d8, r0, r1
 800bee8:	e76f      	b.n	800bdca <__ieee754_exp+0xca>
 800beea:	4a41      	ldr	r2, [pc, #260]	; (800bff0 <__ieee754_exp+0x2f0>)
 800beec:	4293      	cmp	r3, r2
 800beee:	d811      	bhi.n	800bf14 <__ieee754_exp+0x214>
 800bef0:	a323      	add	r3, pc, #140	; (adr r3, 800bf80 <__ieee754_exp+0x280>)
 800bef2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bef6:	ee10 0a10 	vmov	r0, s0
 800befa:	4629      	mov	r1, r5
 800befc:	f7f4 f9e6 	bl	80002cc <__adddf3>
 800bf00:	4b39      	ldr	r3, [pc, #228]	; (800bfe8 <__ieee754_exp+0x2e8>)
 800bf02:	2200      	movs	r2, #0
 800bf04:	f7f4 fe28 	bl	8000b58 <__aeabi_dcmpgt>
 800bf08:	b138      	cbz	r0, 800bf1a <__ieee754_exp+0x21a>
 800bf0a:	4b37      	ldr	r3, [pc, #220]	; (800bfe8 <__ieee754_exp+0x2e8>)
 800bf0c:	2200      	movs	r2, #0
 800bf0e:	4620      	mov	r0, r4
 800bf10:	4629      	mov	r1, r5
 800bf12:	e710      	b.n	800bd36 <__ieee754_exp+0x36>
 800bf14:	f04f 0a00 	mov.w	sl, #0
 800bf18:	e75f      	b.n	800bdda <__ieee754_exp+0xda>
 800bf1a:	4682      	mov	sl, r0
 800bf1c:	e75d      	b.n	800bdda <__ieee754_exp+0xda>
 800bf1e:	4632      	mov	r2, r6
 800bf20:	463b      	mov	r3, r7
 800bf22:	2000      	movs	r0, #0
 800bf24:	f04f 4180 	mov.w	r1, #1073741824	; 0x40000000
 800bf28:	f7f4 f9ce 	bl	80002c8 <__aeabi_dsub>
 800bf2c:	4602      	mov	r2, r0
 800bf2e:	460b      	mov	r3, r1
 800bf30:	ec51 0b19 	vmov	r0, r1, d9
 800bf34:	f7f4 fcaa 	bl	800088c <__aeabi_ddiv>
 800bf38:	4602      	mov	r2, r0
 800bf3a:	460b      	mov	r3, r1
 800bf3c:	ec51 0b18 	vmov	r0, r1, d8
 800bf40:	f7f4 f9c2 	bl	80002c8 <__aeabi_dsub>
 800bf44:	4642      	mov	r2, r8
 800bf46:	464b      	mov	r3, r9
 800bf48:	f7f4 f9be 	bl	80002c8 <__aeabi_dsub>
 800bf4c:	4602      	mov	r2, r0
 800bf4e:	460b      	mov	r3, r1
 800bf50:	2000      	movs	r0, #0
 800bf52:	4925      	ldr	r1, [pc, #148]	; (800bfe8 <__ieee754_exp+0x2e8>)
 800bf54:	f7f4 f9b8 	bl	80002c8 <__aeabi_dsub>
 800bf58:	f46f 727f 	mvn.w	r2, #1020	; 0x3fc
 800bf5c:	4592      	cmp	sl, r2
 800bf5e:	db02      	blt.n	800bf66 <__ieee754_exp+0x266>
 800bf60:	eb01 510a 	add.w	r1, r1, sl, lsl #20
 800bf64:	e6e9      	b.n	800bd3a <__ieee754_exp+0x3a>
 800bf66:	f50a 7a7a 	add.w	sl, sl, #1000	; 0x3e8
 800bf6a:	eb01 510a 	add.w	r1, r1, sl, lsl #20
 800bf6e:	2200      	movs	r2, #0
 800bf70:	f04f 73b8 	mov.w	r3, #24117248	; 0x1700000
 800bf74:	e6f9      	b.n	800bd6a <__ieee754_exp+0x6a>
 800bf76:	bf00      	nop
 800bf78:	fefa39ef 	.word	0xfefa39ef
 800bf7c:	40862e42 	.word	0x40862e42
 800bf80:	8800759c 	.word	0x8800759c
 800bf84:	7e37e43c 	.word	0x7e37e43c
 800bf88:	d52d3051 	.word	0xd52d3051
 800bf8c:	c0874910 	.word	0xc0874910
 800bf90:	72bea4d0 	.word	0x72bea4d0
 800bf94:	3e663769 	.word	0x3e663769
 800bf98:	c5d26bf1 	.word	0xc5d26bf1
 800bf9c:	3ebbbd41 	.word	0x3ebbbd41
 800bfa0:	af25de2c 	.word	0xaf25de2c
 800bfa4:	3f11566a 	.word	0x3f11566a
 800bfa8:	16bebd93 	.word	0x16bebd93
 800bfac:	3f66c16c 	.word	0x3f66c16c
 800bfb0:	5555553e 	.word	0x5555553e
 800bfb4:	3fc55555 	.word	0x3fc55555
 800bfb8:	652b82fe 	.word	0x652b82fe
 800bfbc:	3ff71547 	.word	0x3ff71547
 800bfc0:	fee00000 	.word	0xfee00000
 800bfc4:	3fe62e42 	.word	0x3fe62e42
 800bfc8:	35793c76 	.word	0x35793c76
 800bfcc:	3dea39ef 	.word	0x3dea39ef
 800bfd0:	40862e41 	.word	0x40862e41
 800bfd4:	7fefffff 	.word	0x7fefffff
 800bfd8:	3fd62e42 	.word	0x3fd62e42
 800bfdc:	3ff0a2b1 	.word	0x3ff0a2b1
 800bfe0:	08011650 	.word	0x08011650
 800bfe4:	08011660 	.word	0x08011660
 800bfe8:	3ff00000 	.word	0x3ff00000
 800bfec:	08011640 	.word	0x08011640
 800bff0:	3e2fffff 	.word	0x3e2fffff

0800bff4 <__ieee754_fmodf>:
 800bff4:	b5f0      	push	{r4, r5, r6, r7, lr}
 800bff6:	ee10 6a90 	vmov	r6, s1
 800bffa:	f036 4500 	bics.w	r5, r6, #2147483648	; 0x80000000
 800bffe:	d009      	beq.n	800c014 <__ieee754_fmodf+0x20>
 800c000:	ee10 2a10 	vmov	r2, s0
 800c004:	f022 4300 	bic.w	r3, r2, #2147483648	; 0x80000000
 800c008:	f1b3 4fff 	cmp.w	r3, #2139095040	; 0x7f800000
 800c00c:	da02      	bge.n	800c014 <__ieee754_fmodf+0x20>
 800c00e:	f1b5 4fff 	cmp.w	r5, #2139095040	; 0x7f800000
 800c012:	dd04      	ble.n	800c01e <__ieee754_fmodf+0x2a>
 800c014:	ee60 0a20 	vmul.f32	s1, s0, s1
 800c018:	ee80 0aa0 	vdiv.f32	s0, s1, s1
 800c01c:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c01e:	42ab      	cmp	r3, r5
 800c020:	dbfc      	blt.n	800c01c <__ieee754_fmodf+0x28>
 800c022:	f002 4400 	and.w	r4, r2, #2147483648	; 0x80000000
 800c026:	d106      	bne.n	800c036 <__ieee754_fmodf+0x42>
 800c028:	4a32      	ldr	r2, [pc, #200]	; (800c0f4 <__ieee754_fmodf+0x100>)
 800c02a:	0fe3      	lsrs	r3, r4, #31
 800c02c:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800c030:	ed93 0a00 	vldr	s0, [r3]
 800c034:	e7f2      	b.n	800c01c <__ieee754_fmodf+0x28>
 800c036:	f012 4fff 	tst.w	r2, #2139095040	; 0x7f800000
 800c03a:	d13f      	bne.n	800c0bc <__ieee754_fmodf+0xc8>
 800c03c:	0219      	lsls	r1, r3, #8
 800c03e:	f06f 007d 	mvn.w	r0, #125	; 0x7d
 800c042:	2900      	cmp	r1, #0
 800c044:	dc37      	bgt.n	800c0b6 <__ieee754_fmodf+0xc2>
 800c046:	f016 4fff 	tst.w	r6, #2139095040	; 0x7f800000
 800c04a:	d13d      	bne.n	800c0c8 <__ieee754_fmodf+0xd4>
 800c04c:	022f      	lsls	r7, r5, #8
 800c04e:	f06f 017d 	mvn.w	r1, #125	; 0x7d
 800c052:	2f00      	cmp	r7, #0
 800c054:	da35      	bge.n	800c0c2 <__ieee754_fmodf+0xce>
 800c056:	f110 0f7e 	cmn.w	r0, #126	; 0x7e
 800c05a:	bfbb      	ittet	lt
 800c05c:	f06f 027d 	mvnlt.w	r2, #125	; 0x7d
 800c060:	1a12      	sublt	r2, r2, r0
 800c062:	f3c2 0316 	ubfxge	r3, r2, #0, #23
 800c066:	4093      	lsllt	r3, r2
 800c068:	bfa8      	it	ge
 800c06a:	f443 0300 	orrge.w	r3, r3, #8388608	; 0x800000
 800c06e:	f111 0f7e 	cmn.w	r1, #126	; 0x7e
 800c072:	bfb5      	itete	lt
 800c074:	f06f 027d 	mvnlt.w	r2, #125	; 0x7d
 800c078:	f3c6 0516 	ubfxge	r5, r6, #0, #23
 800c07c:	1a52      	sublt	r2, r2, r1
 800c07e:	f445 0500 	orrge.w	r5, r5, #8388608	; 0x800000
 800c082:	bfb8      	it	lt
 800c084:	4095      	lsllt	r5, r2
 800c086:	1a40      	subs	r0, r0, r1
 800c088:	1b5a      	subs	r2, r3, r5
 800c08a:	bb00      	cbnz	r0, 800c0ce <__ieee754_fmodf+0xda>
 800c08c:	ea13 0322 	ands.w	r3, r3, r2, asr #32
 800c090:	bf38      	it	cc
 800c092:	4613      	movcc	r3, r2
 800c094:	2b00      	cmp	r3, #0
 800c096:	d0c7      	beq.n	800c028 <__ieee754_fmodf+0x34>
 800c098:	f5b3 0f00 	cmp.w	r3, #8388608	; 0x800000
 800c09c:	db1f      	blt.n	800c0de <__ieee754_fmodf+0xea>
 800c09e:	f111 0f7e 	cmn.w	r1, #126	; 0x7e
 800c0a2:	db1f      	blt.n	800c0e4 <__ieee754_fmodf+0xf0>
 800c0a4:	f5a3 0300 	sub.w	r3, r3, #8388608	; 0x800000
 800c0a8:	317f      	adds	r1, #127	; 0x7f
 800c0aa:	4323      	orrs	r3, r4
 800c0ac:	ea43 53c1 	orr.w	r3, r3, r1, lsl #23
 800c0b0:	ee00 3a10 	vmov	s0, r3
 800c0b4:	e7b2      	b.n	800c01c <__ieee754_fmodf+0x28>
 800c0b6:	3801      	subs	r0, #1
 800c0b8:	0049      	lsls	r1, r1, #1
 800c0ba:	e7c2      	b.n	800c042 <__ieee754_fmodf+0x4e>
 800c0bc:	15d8      	asrs	r0, r3, #23
 800c0be:	387f      	subs	r0, #127	; 0x7f
 800c0c0:	e7c1      	b.n	800c046 <__ieee754_fmodf+0x52>
 800c0c2:	3901      	subs	r1, #1
 800c0c4:	007f      	lsls	r7, r7, #1
 800c0c6:	e7c4      	b.n	800c052 <__ieee754_fmodf+0x5e>
 800c0c8:	15e9      	asrs	r1, r5, #23
 800c0ca:	397f      	subs	r1, #127	; 0x7f
 800c0cc:	e7c3      	b.n	800c056 <__ieee754_fmodf+0x62>
 800c0ce:	2a00      	cmp	r2, #0
 800c0d0:	da02      	bge.n	800c0d8 <__ieee754_fmodf+0xe4>
 800c0d2:	005b      	lsls	r3, r3, #1
 800c0d4:	3801      	subs	r0, #1
 800c0d6:	e7d7      	b.n	800c088 <__ieee754_fmodf+0x94>
 800c0d8:	d0a6      	beq.n	800c028 <__ieee754_fmodf+0x34>
 800c0da:	0053      	lsls	r3, r2, #1
 800c0dc:	e7fa      	b.n	800c0d4 <__ieee754_fmodf+0xe0>
 800c0de:	005b      	lsls	r3, r3, #1
 800c0e0:	3901      	subs	r1, #1
 800c0e2:	e7d9      	b.n	800c098 <__ieee754_fmodf+0xa4>
 800c0e4:	f1c1 21ff 	rsb	r1, r1, #4278255360	; 0xff00ff00
 800c0e8:	f501 017f 	add.w	r1, r1, #16711680	; 0xff0000
 800c0ec:	3182      	adds	r1, #130	; 0x82
 800c0ee:	410b      	asrs	r3, r1
 800c0f0:	4323      	orrs	r3, r4
 800c0f2:	e7dd      	b.n	800c0b0 <__ieee754_fmodf+0xbc>
 800c0f4:	08011670 	.word	0x08011670

0800c0f8 <__ieee754_sqrtf>:
 800c0f8:	eeb1 0ac0 	vsqrt.f32	s0, s0
 800c0fc:	4770      	bx	lr

0800c0fe <finite>:
 800c0fe:	b082      	sub	sp, #8
 800c100:	ed8d 0b00 	vstr	d0, [sp]
 800c104:	9801      	ldr	r0, [sp, #4]
 800c106:	f040 4000 	orr.w	r0, r0, #2147483648	; 0x80000000
 800c10a:	f500 1080 	add.w	r0, r0, #1048576	; 0x100000
 800c10e:	0fc0      	lsrs	r0, r0, #31
 800c110:	b002      	add	sp, #8
 800c112:	4770      	bx	lr

0800c114 <atof>:
 800c114:	2100      	movs	r1, #0
 800c116:	f001 bb65 	b.w	800d7e4 <strtod>

0800c11a <atoi>:
 800c11a:	220a      	movs	r2, #10
 800c11c:	2100      	movs	r1, #0
 800c11e:	f001 bbf1 	b.w	800d904 <strtol>
	...

0800c124 <__errno>:
 800c124:	4b01      	ldr	r3, [pc, #4]	; (800c12c <__errno+0x8>)
 800c126:	6818      	ldr	r0, [r3, #0]
 800c128:	4770      	bx	lr
 800c12a:	bf00      	nop
 800c12c:	2000004c 	.word	0x2000004c

0800c130 <__libc_init_array>:
 800c130:	b570      	push	{r4, r5, r6, lr}
 800c132:	4d0d      	ldr	r5, [pc, #52]	; (800c168 <__libc_init_array+0x38>)
 800c134:	4c0d      	ldr	r4, [pc, #52]	; (800c16c <__libc_init_array+0x3c>)
 800c136:	1b64      	subs	r4, r4, r5
 800c138:	10a4      	asrs	r4, r4, #2
 800c13a:	2600      	movs	r6, #0
 800c13c:	42a6      	cmp	r6, r4
 800c13e:	d109      	bne.n	800c154 <__libc_init_array+0x24>
 800c140:	4d0b      	ldr	r5, [pc, #44]	; (800c170 <__libc_init_array+0x40>)
 800c142:	4c0c      	ldr	r4, [pc, #48]	; (800c174 <__libc_init_array+0x44>)
 800c144:	f004 f906 	bl	8010354 <_init>
 800c148:	1b64      	subs	r4, r4, r5
 800c14a:	10a4      	asrs	r4, r4, #2
 800c14c:	2600      	movs	r6, #0
 800c14e:	42a6      	cmp	r6, r4
 800c150:	d105      	bne.n	800c15e <__libc_init_array+0x2e>
 800c152:	bd70      	pop	{r4, r5, r6, pc}
 800c154:	f855 3b04 	ldr.w	r3, [r5], #4
 800c158:	4798      	blx	r3
 800c15a:	3601      	adds	r6, #1
 800c15c:	e7ee      	b.n	800c13c <__libc_init_array+0xc>
 800c15e:	f855 3b04 	ldr.w	r3, [r5], #4
 800c162:	4798      	blx	r3
 800c164:	3601      	adds	r6, #1
 800c166:	e7f2      	b.n	800c14e <__libc_init_array+0x1e>
 800c168:	08011b2c 	.word	0x08011b2c
 800c16c:	08011b2c 	.word	0x08011b2c
 800c170:	08011b2c 	.word	0x08011b2c
 800c174:	08011b30 	.word	0x08011b30

0800c178 <memcpy>:
 800c178:	440a      	add	r2, r1
 800c17a:	4291      	cmp	r1, r2
 800c17c:	f100 33ff 	add.w	r3, r0, #4294967295
 800c180:	d100      	bne.n	800c184 <memcpy+0xc>
 800c182:	4770      	bx	lr
 800c184:	b510      	push	{r4, lr}
 800c186:	f811 4b01 	ldrb.w	r4, [r1], #1
 800c18a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800c18e:	4291      	cmp	r1, r2
 800c190:	d1f9      	bne.n	800c186 <memcpy+0xe>
 800c192:	bd10      	pop	{r4, pc}

0800c194 <memset>:
 800c194:	4402      	add	r2, r0
 800c196:	4603      	mov	r3, r0
 800c198:	4293      	cmp	r3, r2
 800c19a:	d100      	bne.n	800c19e <memset+0xa>
 800c19c:	4770      	bx	lr
 800c19e:	f803 1b01 	strb.w	r1, [r3], #1
 800c1a2:	e7f9      	b.n	800c198 <memset+0x4>

0800c1a4 <__cvt>:
 800c1a4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800c1a8:	ec55 4b10 	vmov	r4, r5, d0
 800c1ac:	2d00      	cmp	r5, #0
 800c1ae:	460e      	mov	r6, r1
 800c1b0:	4619      	mov	r1, r3
 800c1b2:	462b      	mov	r3, r5
 800c1b4:	bfbb      	ittet	lt
 800c1b6:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800c1ba:	461d      	movlt	r5, r3
 800c1bc:	2300      	movge	r3, #0
 800c1be:	232d      	movlt	r3, #45	; 0x2d
 800c1c0:	700b      	strb	r3, [r1, #0]
 800c1c2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800c1c4:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800c1c8:	4691      	mov	r9, r2
 800c1ca:	f023 0820 	bic.w	r8, r3, #32
 800c1ce:	bfbc      	itt	lt
 800c1d0:	4622      	movlt	r2, r4
 800c1d2:	4614      	movlt	r4, r2
 800c1d4:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800c1d8:	d005      	beq.n	800c1e6 <__cvt+0x42>
 800c1da:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800c1de:	d100      	bne.n	800c1e2 <__cvt+0x3e>
 800c1e0:	3601      	adds	r6, #1
 800c1e2:	2102      	movs	r1, #2
 800c1e4:	e000      	b.n	800c1e8 <__cvt+0x44>
 800c1e6:	2103      	movs	r1, #3
 800c1e8:	ab03      	add	r3, sp, #12
 800c1ea:	9301      	str	r3, [sp, #4]
 800c1ec:	ab02      	add	r3, sp, #8
 800c1ee:	9300      	str	r3, [sp, #0]
 800c1f0:	ec45 4b10 	vmov	d0, r4, r5
 800c1f4:	4653      	mov	r3, sl
 800c1f6:	4632      	mov	r2, r6
 800c1f8:	f001 fcda 	bl	800dbb0 <_dtoa_r>
 800c1fc:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800c200:	4607      	mov	r7, r0
 800c202:	d102      	bne.n	800c20a <__cvt+0x66>
 800c204:	f019 0f01 	tst.w	r9, #1
 800c208:	d022      	beq.n	800c250 <__cvt+0xac>
 800c20a:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800c20e:	eb07 0906 	add.w	r9, r7, r6
 800c212:	d110      	bne.n	800c236 <__cvt+0x92>
 800c214:	783b      	ldrb	r3, [r7, #0]
 800c216:	2b30      	cmp	r3, #48	; 0x30
 800c218:	d10a      	bne.n	800c230 <__cvt+0x8c>
 800c21a:	2200      	movs	r2, #0
 800c21c:	2300      	movs	r3, #0
 800c21e:	4620      	mov	r0, r4
 800c220:	4629      	mov	r1, r5
 800c222:	f7f4 fc71 	bl	8000b08 <__aeabi_dcmpeq>
 800c226:	b918      	cbnz	r0, 800c230 <__cvt+0x8c>
 800c228:	f1c6 0601 	rsb	r6, r6, #1
 800c22c:	f8ca 6000 	str.w	r6, [sl]
 800c230:	f8da 3000 	ldr.w	r3, [sl]
 800c234:	4499      	add	r9, r3
 800c236:	2200      	movs	r2, #0
 800c238:	2300      	movs	r3, #0
 800c23a:	4620      	mov	r0, r4
 800c23c:	4629      	mov	r1, r5
 800c23e:	f7f4 fc63 	bl	8000b08 <__aeabi_dcmpeq>
 800c242:	b108      	cbz	r0, 800c248 <__cvt+0xa4>
 800c244:	f8cd 900c 	str.w	r9, [sp, #12]
 800c248:	2230      	movs	r2, #48	; 0x30
 800c24a:	9b03      	ldr	r3, [sp, #12]
 800c24c:	454b      	cmp	r3, r9
 800c24e:	d307      	bcc.n	800c260 <__cvt+0xbc>
 800c250:	9b03      	ldr	r3, [sp, #12]
 800c252:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800c254:	1bdb      	subs	r3, r3, r7
 800c256:	4638      	mov	r0, r7
 800c258:	6013      	str	r3, [r2, #0]
 800c25a:	b004      	add	sp, #16
 800c25c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c260:	1c59      	adds	r1, r3, #1
 800c262:	9103      	str	r1, [sp, #12]
 800c264:	701a      	strb	r2, [r3, #0]
 800c266:	e7f0      	b.n	800c24a <__cvt+0xa6>

0800c268 <__exponent>:
 800c268:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800c26a:	4603      	mov	r3, r0
 800c26c:	2900      	cmp	r1, #0
 800c26e:	bfb8      	it	lt
 800c270:	4249      	neglt	r1, r1
 800c272:	f803 2b02 	strb.w	r2, [r3], #2
 800c276:	bfb4      	ite	lt
 800c278:	222d      	movlt	r2, #45	; 0x2d
 800c27a:	222b      	movge	r2, #43	; 0x2b
 800c27c:	2909      	cmp	r1, #9
 800c27e:	7042      	strb	r2, [r0, #1]
 800c280:	dd2a      	ble.n	800c2d8 <__exponent+0x70>
 800c282:	f10d 0407 	add.w	r4, sp, #7
 800c286:	46a4      	mov	ip, r4
 800c288:	270a      	movs	r7, #10
 800c28a:	46a6      	mov	lr, r4
 800c28c:	460a      	mov	r2, r1
 800c28e:	fb91 f6f7 	sdiv	r6, r1, r7
 800c292:	fb07 1516 	mls	r5, r7, r6, r1
 800c296:	3530      	adds	r5, #48	; 0x30
 800c298:	2a63      	cmp	r2, #99	; 0x63
 800c29a:	f104 34ff 	add.w	r4, r4, #4294967295
 800c29e:	f80e 5c01 	strb.w	r5, [lr, #-1]
 800c2a2:	4631      	mov	r1, r6
 800c2a4:	dcf1      	bgt.n	800c28a <__exponent+0x22>
 800c2a6:	3130      	adds	r1, #48	; 0x30
 800c2a8:	f1ae 0502 	sub.w	r5, lr, #2
 800c2ac:	f804 1c01 	strb.w	r1, [r4, #-1]
 800c2b0:	1c44      	adds	r4, r0, #1
 800c2b2:	4629      	mov	r1, r5
 800c2b4:	4561      	cmp	r1, ip
 800c2b6:	d30a      	bcc.n	800c2ce <__exponent+0x66>
 800c2b8:	f10d 0209 	add.w	r2, sp, #9
 800c2bc:	eba2 020e 	sub.w	r2, r2, lr
 800c2c0:	4565      	cmp	r5, ip
 800c2c2:	bf88      	it	hi
 800c2c4:	2200      	movhi	r2, #0
 800c2c6:	4413      	add	r3, r2
 800c2c8:	1a18      	subs	r0, r3, r0
 800c2ca:	b003      	add	sp, #12
 800c2cc:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800c2ce:	f811 2b01 	ldrb.w	r2, [r1], #1
 800c2d2:	f804 2f01 	strb.w	r2, [r4, #1]!
 800c2d6:	e7ed      	b.n	800c2b4 <__exponent+0x4c>
 800c2d8:	2330      	movs	r3, #48	; 0x30
 800c2da:	3130      	adds	r1, #48	; 0x30
 800c2dc:	7083      	strb	r3, [r0, #2]
 800c2de:	70c1      	strb	r1, [r0, #3]
 800c2e0:	1d03      	adds	r3, r0, #4
 800c2e2:	e7f1      	b.n	800c2c8 <__exponent+0x60>

0800c2e4 <_printf_float>:
 800c2e4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c2e8:	ed2d 8b02 	vpush	{d8}
 800c2ec:	b08d      	sub	sp, #52	; 0x34
 800c2ee:	460c      	mov	r4, r1
 800c2f0:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 800c2f4:	4616      	mov	r6, r2
 800c2f6:	461f      	mov	r7, r3
 800c2f8:	4605      	mov	r5, r0
 800c2fa:	f002 ff6b 	bl	800f1d4 <_localeconv_r>
 800c2fe:	f8d0 a000 	ldr.w	sl, [r0]
 800c302:	4650      	mov	r0, sl
 800c304:	f7f3 ff84 	bl	8000210 <strlen>
 800c308:	2300      	movs	r3, #0
 800c30a:	930a      	str	r3, [sp, #40]	; 0x28
 800c30c:	6823      	ldr	r3, [r4, #0]
 800c30e:	9305      	str	r3, [sp, #20]
 800c310:	f8d8 3000 	ldr.w	r3, [r8]
 800c314:	f894 b018 	ldrb.w	fp, [r4, #24]
 800c318:	3307      	adds	r3, #7
 800c31a:	f023 0307 	bic.w	r3, r3, #7
 800c31e:	f103 0208 	add.w	r2, r3, #8
 800c322:	f8c8 2000 	str.w	r2, [r8]
 800c326:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c32a:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800c32e:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 800c332:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800c336:	9307      	str	r3, [sp, #28]
 800c338:	f8cd 8018 	str.w	r8, [sp, #24]
 800c33c:	ee08 0a10 	vmov	s16, r0
 800c340:	4b9f      	ldr	r3, [pc, #636]	; (800c5c0 <_printf_float+0x2dc>)
 800c342:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800c346:	f04f 32ff 	mov.w	r2, #4294967295
 800c34a:	f7f4 fc0f 	bl	8000b6c <__aeabi_dcmpun>
 800c34e:	bb88      	cbnz	r0, 800c3b4 <_printf_float+0xd0>
 800c350:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800c354:	4b9a      	ldr	r3, [pc, #616]	; (800c5c0 <_printf_float+0x2dc>)
 800c356:	f04f 32ff 	mov.w	r2, #4294967295
 800c35a:	f7f4 fbe9 	bl	8000b30 <__aeabi_dcmple>
 800c35e:	bb48      	cbnz	r0, 800c3b4 <_printf_float+0xd0>
 800c360:	2200      	movs	r2, #0
 800c362:	2300      	movs	r3, #0
 800c364:	4640      	mov	r0, r8
 800c366:	4649      	mov	r1, r9
 800c368:	f7f4 fbd8 	bl	8000b1c <__aeabi_dcmplt>
 800c36c:	b110      	cbz	r0, 800c374 <_printf_float+0x90>
 800c36e:	232d      	movs	r3, #45	; 0x2d
 800c370:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800c374:	4b93      	ldr	r3, [pc, #588]	; (800c5c4 <_printf_float+0x2e0>)
 800c376:	4894      	ldr	r0, [pc, #592]	; (800c5c8 <_printf_float+0x2e4>)
 800c378:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 800c37c:	bf94      	ite	ls
 800c37e:	4698      	movls	r8, r3
 800c380:	4680      	movhi	r8, r0
 800c382:	2303      	movs	r3, #3
 800c384:	6123      	str	r3, [r4, #16]
 800c386:	9b05      	ldr	r3, [sp, #20]
 800c388:	f023 0204 	bic.w	r2, r3, #4
 800c38c:	6022      	str	r2, [r4, #0]
 800c38e:	f04f 0900 	mov.w	r9, #0
 800c392:	9700      	str	r7, [sp, #0]
 800c394:	4633      	mov	r3, r6
 800c396:	aa0b      	add	r2, sp, #44	; 0x2c
 800c398:	4621      	mov	r1, r4
 800c39a:	4628      	mov	r0, r5
 800c39c:	f000 f9d8 	bl	800c750 <_printf_common>
 800c3a0:	3001      	adds	r0, #1
 800c3a2:	f040 8090 	bne.w	800c4c6 <_printf_float+0x1e2>
 800c3a6:	f04f 30ff 	mov.w	r0, #4294967295
 800c3aa:	b00d      	add	sp, #52	; 0x34
 800c3ac:	ecbd 8b02 	vpop	{d8}
 800c3b0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c3b4:	4642      	mov	r2, r8
 800c3b6:	464b      	mov	r3, r9
 800c3b8:	4640      	mov	r0, r8
 800c3ba:	4649      	mov	r1, r9
 800c3bc:	f7f4 fbd6 	bl	8000b6c <__aeabi_dcmpun>
 800c3c0:	b140      	cbz	r0, 800c3d4 <_printf_float+0xf0>
 800c3c2:	464b      	mov	r3, r9
 800c3c4:	2b00      	cmp	r3, #0
 800c3c6:	bfbc      	itt	lt
 800c3c8:	232d      	movlt	r3, #45	; 0x2d
 800c3ca:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800c3ce:	487f      	ldr	r0, [pc, #508]	; (800c5cc <_printf_float+0x2e8>)
 800c3d0:	4b7f      	ldr	r3, [pc, #508]	; (800c5d0 <_printf_float+0x2ec>)
 800c3d2:	e7d1      	b.n	800c378 <_printf_float+0x94>
 800c3d4:	6863      	ldr	r3, [r4, #4]
 800c3d6:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 800c3da:	9206      	str	r2, [sp, #24]
 800c3dc:	1c5a      	adds	r2, r3, #1
 800c3de:	d13f      	bne.n	800c460 <_printf_float+0x17c>
 800c3e0:	2306      	movs	r3, #6
 800c3e2:	6063      	str	r3, [r4, #4]
 800c3e4:	9b05      	ldr	r3, [sp, #20]
 800c3e6:	6861      	ldr	r1, [r4, #4]
 800c3e8:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 800c3ec:	2300      	movs	r3, #0
 800c3ee:	9303      	str	r3, [sp, #12]
 800c3f0:	ab0a      	add	r3, sp, #40	; 0x28
 800c3f2:	e9cd b301 	strd	fp, r3, [sp, #4]
 800c3f6:	ab09      	add	r3, sp, #36	; 0x24
 800c3f8:	ec49 8b10 	vmov	d0, r8, r9
 800c3fc:	9300      	str	r3, [sp, #0]
 800c3fe:	6022      	str	r2, [r4, #0]
 800c400:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800c404:	4628      	mov	r0, r5
 800c406:	f7ff fecd 	bl	800c1a4 <__cvt>
 800c40a:	9b06      	ldr	r3, [sp, #24]
 800c40c:	9909      	ldr	r1, [sp, #36]	; 0x24
 800c40e:	2b47      	cmp	r3, #71	; 0x47
 800c410:	4680      	mov	r8, r0
 800c412:	d108      	bne.n	800c426 <_printf_float+0x142>
 800c414:	1cc8      	adds	r0, r1, #3
 800c416:	db02      	blt.n	800c41e <_printf_float+0x13a>
 800c418:	6863      	ldr	r3, [r4, #4]
 800c41a:	4299      	cmp	r1, r3
 800c41c:	dd41      	ble.n	800c4a2 <_printf_float+0x1be>
 800c41e:	f1ab 0b02 	sub.w	fp, fp, #2
 800c422:	fa5f fb8b 	uxtb.w	fp, fp
 800c426:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800c42a:	d820      	bhi.n	800c46e <_printf_float+0x18a>
 800c42c:	3901      	subs	r1, #1
 800c42e:	465a      	mov	r2, fp
 800c430:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800c434:	9109      	str	r1, [sp, #36]	; 0x24
 800c436:	f7ff ff17 	bl	800c268 <__exponent>
 800c43a:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800c43c:	1813      	adds	r3, r2, r0
 800c43e:	2a01      	cmp	r2, #1
 800c440:	4681      	mov	r9, r0
 800c442:	6123      	str	r3, [r4, #16]
 800c444:	dc02      	bgt.n	800c44c <_printf_float+0x168>
 800c446:	6822      	ldr	r2, [r4, #0]
 800c448:	07d2      	lsls	r2, r2, #31
 800c44a:	d501      	bpl.n	800c450 <_printf_float+0x16c>
 800c44c:	3301      	adds	r3, #1
 800c44e:	6123      	str	r3, [r4, #16]
 800c450:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 800c454:	2b00      	cmp	r3, #0
 800c456:	d09c      	beq.n	800c392 <_printf_float+0xae>
 800c458:	232d      	movs	r3, #45	; 0x2d
 800c45a:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800c45e:	e798      	b.n	800c392 <_printf_float+0xae>
 800c460:	9a06      	ldr	r2, [sp, #24]
 800c462:	2a47      	cmp	r2, #71	; 0x47
 800c464:	d1be      	bne.n	800c3e4 <_printf_float+0x100>
 800c466:	2b00      	cmp	r3, #0
 800c468:	d1bc      	bne.n	800c3e4 <_printf_float+0x100>
 800c46a:	2301      	movs	r3, #1
 800c46c:	e7b9      	b.n	800c3e2 <_printf_float+0xfe>
 800c46e:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 800c472:	d118      	bne.n	800c4a6 <_printf_float+0x1c2>
 800c474:	2900      	cmp	r1, #0
 800c476:	6863      	ldr	r3, [r4, #4]
 800c478:	dd0b      	ble.n	800c492 <_printf_float+0x1ae>
 800c47a:	6121      	str	r1, [r4, #16]
 800c47c:	b913      	cbnz	r3, 800c484 <_printf_float+0x1a0>
 800c47e:	6822      	ldr	r2, [r4, #0]
 800c480:	07d0      	lsls	r0, r2, #31
 800c482:	d502      	bpl.n	800c48a <_printf_float+0x1a6>
 800c484:	3301      	adds	r3, #1
 800c486:	440b      	add	r3, r1
 800c488:	6123      	str	r3, [r4, #16]
 800c48a:	65a1      	str	r1, [r4, #88]	; 0x58
 800c48c:	f04f 0900 	mov.w	r9, #0
 800c490:	e7de      	b.n	800c450 <_printf_float+0x16c>
 800c492:	b913      	cbnz	r3, 800c49a <_printf_float+0x1b6>
 800c494:	6822      	ldr	r2, [r4, #0]
 800c496:	07d2      	lsls	r2, r2, #31
 800c498:	d501      	bpl.n	800c49e <_printf_float+0x1ba>
 800c49a:	3302      	adds	r3, #2
 800c49c:	e7f4      	b.n	800c488 <_printf_float+0x1a4>
 800c49e:	2301      	movs	r3, #1
 800c4a0:	e7f2      	b.n	800c488 <_printf_float+0x1a4>
 800c4a2:	f04f 0b67 	mov.w	fp, #103	; 0x67
 800c4a6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c4a8:	4299      	cmp	r1, r3
 800c4aa:	db05      	blt.n	800c4b8 <_printf_float+0x1d4>
 800c4ac:	6823      	ldr	r3, [r4, #0]
 800c4ae:	6121      	str	r1, [r4, #16]
 800c4b0:	07d8      	lsls	r0, r3, #31
 800c4b2:	d5ea      	bpl.n	800c48a <_printf_float+0x1a6>
 800c4b4:	1c4b      	adds	r3, r1, #1
 800c4b6:	e7e7      	b.n	800c488 <_printf_float+0x1a4>
 800c4b8:	2900      	cmp	r1, #0
 800c4ba:	bfd4      	ite	le
 800c4bc:	f1c1 0202 	rsble	r2, r1, #2
 800c4c0:	2201      	movgt	r2, #1
 800c4c2:	4413      	add	r3, r2
 800c4c4:	e7e0      	b.n	800c488 <_printf_float+0x1a4>
 800c4c6:	6823      	ldr	r3, [r4, #0]
 800c4c8:	055a      	lsls	r2, r3, #21
 800c4ca:	d407      	bmi.n	800c4dc <_printf_float+0x1f8>
 800c4cc:	6923      	ldr	r3, [r4, #16]
 800c4ce:	4642      	mov	r2, r8
 800c4d0:	4631      	mov	r1, r6
 800c4d2:	4628      	mov	r0, r5
 800c4d4:	47b8      	blx	r7
 800c4d6:	3001      	adds	r0, #1
 800c4d8:	d12c      	bne.n	800c534 <_printf_float+0x250>
 800c4da:	e764      	b.n	800c3a6 <_printf_float+0xc2>
 800c4dc:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800c4e0:	f240 80e0 	bls.w	800c6a4 <_printf_float+0x3c0>
 800c4e4:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800c4e8:	2200      	movs	r2, #0
 800c4ea:	2300      	movs	r3, #0
 800c4ec:	f7f4 fb0c 	bl	8000b08 <__aeabi_dcmpeq>
 800c4f0:	2800      	cmp	r0, #0
 800c4f2:	d034      	beq.n	800c55e <_printf_float+0x27a>
 800c4f4:	4a37      	ldr	r2, [pc, #220]	; (800c5d4 <_printf_float+0x2f0>)
 800c4f6:	2301      	movs	r3, #1
 800c4f8:	4631      	mov	r1, r6
 800c4fa:	4628      	mov	r0, r5
 800c4fc:	47b8      	blx	r7
 800c4fe:	3001      	adds	r0, #1
 800c500:	f43f af51 	beq.w	800c3a6 <_printf_float+0xc2>
 800c504:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800c508:	429a      	cmp	r2, r3
 800c50a:	db02      	blt.n	800c512 <_printf_float+0x22e>
 800c50c:	6823      	ldr	r3, [r4, #0]
 800c50e:	07d8      	lsls	r0, r3, #31
 800c510:	d510      	bpl.n	800c534 <_printf_float+0x250>
 800c512:	ee18 3a10 	vmov	r3, s16
 800c516:	4652      	mov	r2, sl
 800c518:	4631      	mov	r1, r6
 800c51a:	4628      	mov	r0, r5
 800c51c:	47b8      	blx	r7
 800c51e:	3001      	adds	r0, #1
 800c520:	f43f af41 	beq.w	800c3a6 <_printf_float+0xc2>
 800c524:	f04f 0800 	mov.w	r8, #0
 800c528:	f104 091a 	add.w	r9, r4, #26
 800c52c:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c52e:	3b01      	subs	r3, #1
 800c530:	4543      	cmp	r3, r8
 800c532:	dc09      	bgt.n	800c548 <_printf_float+0x264>
 800c534:	6823      	ldr	r3, [r4, #0]
 800c536:	079b      	lsls	r3, r3, #30
 800c538:	f100 8105 	bmi.w	800c746 <_printf_float+0x462>
 800c53c:	68e0      	ldr	r0, [r4, #12]
 800c53e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800c540:	4298      	cmp	r0, r3
 800c542:	bfb8      	it	lt
 800c544:	4618      	movlt	r0, r3
 800c546:	e730      	b.n	800c3aa <_printf_float+0xc6>
 800c548:	2301      	movs	r3, #1
 800c54a:	464a      	mov	r2, r9
 800c54c:	4631      	mov	r1, r6
 800c54e:	4628      	mov	r0, r5
 800c550:	47b8      	blx	r7
 800c552:	3001      	adds	r0, #1
 800c554:	f43f af27 	beq.w	800c3a6 <_printf_float+0xc2>
 800c558:	f108 0801 	add.w	r8, r8, #1
 800c55c:	e7e6      	b.n	800c52c <_printf_float+0x248>
 800c55e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c560:	2b00      	cmp	r3, #0
 800c562:	dc39      	bgt.n	800c5d8 <_printf_float+0x2f4>
 800c564:	4a1b      	ldr	r2, [pc, #108]	; (800c5d4 <_printf_float+0x2f0>)
 800c566:	2301      	movs	r3, #1
 800c568:	4631      	mov	r1, r6
 800c56a:	4628      	mov	r0, r5
 800c56c:	47b8      	blx	r7
 800c56e:	3001      	adds	r0, #1
 800c570:	f43f af19 	beq.w	800c3a6 <_printf_float+0xc2>
 800c574:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800c578:	4313      	orrs	r3, r2
 800c57a:	d102      	bne.n	800c582 <_printf_float+0x29e>
 800c57c:	6823      	ldr	r3, [r4, #0]
 800c57e:	07d9      	lsls	r1, r3, #31
 800c580:	d5d8      	bpl.n	800c534 <_printf_float+0x250>
 800c582:	ee18 3a10 	vmov	r3, s16
 800c586:	4652      	mov	r2, sl
 800c588:	4631      	mov	r1, r6
 800c58a:	4628      	mov	r0, r5
 800c58c:	47b8      	blx	r7
 800c58e:	3001      	adds	r0, #1
 800c590:	f43f af09 	beq.w	800c3a6 <_printf_float+0xc2>
 800c594:	f04f 0900 	mov.w	r9, #0
 800c598:	f104 0a1a 	add.w	sl, r4, #26
 800c59c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c59e:	425b      	negs	r3, r3
 800c5a0:	454b      	cmp	r3, r9
 800c5a2:	dc01      	bgt.n	800c5a8 <_printf_float+0x2c4>
 800c5a4:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c5a6:	e792      	b.n	800c4ce <_printf_float+0x1ea>
 800c5a8:	2301      	movs	r3, #1
 800c5aa:	4652      	mov	r2, sl
 800c5ac:	4631      	mov	r1, r6
 800c5ae:	4628      	mov	r0, r5
 800c5b0:	47b8      	blx	r7
 800c5b2:	3001      	adds	r0, #1
 800c5b4:	f43f aef7 	beq.w	800c3a6 <_printf_float+0xc2>
 800c5b8:	f109 0901 	add.w	r9, r9, #1
 800c5bc:	e7ee      	b.n	800c59c <_printf_float+0x2b8>
 800c5be:	bf00      	nop
 800c5c0:	7fefffff 	.word	0x7fefffff
 800c5c4:	0801167c 	.word	0x0801167c
 800c5c8:	08011680 	.word	0x08011680
 800c5cc:	08011688 	.word	0x08011688
 800c5d0:	08011684 	.word	0x08011684
 800c5d4:	0801168c 	.word	0x0801168c
 800c5d8:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800c5da:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800c5dc:	429a      	cmp	r2, r3
 800c5de:	bfa8      	it	ge
 800c5e0:	461a      	movge	r2, r3
 800c5e2:	2a00      	cmp	r2, #0
 800c5e4:	4691      	mov	r9, r2
 800c5e6:	dc37      	bgt.n	800c658 <_printf_float+0x374>
 800c5e8:	f04f 0b00 	mov.w	fp, #0
 800c5ec:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800c5f0:	f104 021a 	add.w	r2, r4, #26
 800c5f4:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800c5f6:	9305      	str	r3, [sp, #20]
 800c5f8:	eba3 0309 	sub.w	r3, r3, r9
 800c5fc:	455b      	cmp	r3, fp
 800c5fe:	dc33      	bgt.n	800c668 <_printf_float+0x384>
 800c600:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800c604:	429a      	cmp	r2, r3
 800c606:	db3b      	blt.n	800c680 <_printf_float+0x39c>
 800c608:	6823      	ldr	r3, [r4, #0]
 800c60a:	07da      	lsls	r2, r3, #31
 800c60c:	d438      	bmi.n	800c680 <_printf_float+0x39c>
 800c60e:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800c610:	9b05      	ldr	r3, [sp, #20]
 800c612:	9909      	ldr	r1, [sp, #36]	; 0x24
 800c614:	1ad3      	subs	r3, r2, r3
 800c616:	eba2 0901 	sub.w	r9, r2, r1
 800c61a:	4599      	cmp	r9, r3
 800c61c:	bfa8      	it	ge
 800c61e:	4699      	movge	r9, r3
 800c620:	f1b9 0f00 	cmp.w	r9, #0
 800c624:	dc35      	bgt.n	800c692 <_printf_float+0x3ae>
 800c626:	f04f 0800 	mov.w	r8, #0
 800c62a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800c62e:	f104 0a1a 	add.w	sl, r4, #26
 800c632:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800c636:	1a9b      	subs	r3, r3, r2
 800c638:	eba3 0309 	sub.w	r3, r3, r9
 800c63c:	4543      	cmp	r3, r8
 800c63e:	f77f af79 	ble.w	800c534 <_printf_float+0x250>
 800c642:	2301      	movs	r3, #1
 800c644:	4652      	mov	r2, sl
 800c646:	4631      	mov	r1, r6
 800c648:	4628      	mov	r0, r5
 800c64a:	47b8      	blx	r7
 800c64c:	3001      	adds	r0, #1
 800c64e:	f43f aeaa 	beq.w	800c3a6 <_printf_float+0xc2>
 800c652:	f108 0801 	add.w	r8, r8, #1
 800c656:	e7ec      	b.n	800c632 <_printf_float+0x34e>
 800c658:	4613      	mov	r3, r2
 800c65a:	4631      	mov	r1, r6
 800c65c:	4642      	mov	r2, r8
 800c65e:	4628      	mov	r0, r5
 800c660:	47b8      	blx	r7
 800c662:	3001      	adds	r0, #1
 800c664:	d1c0      	bne.n	800c5e8 <_printf_float+0x304>
 800c666:	e69e      	b.n	800c3a6 <_printf_float+0xc2>
 800c668:	2301      	movs	r3, #1
 800c66a:	4631      	mov	r1, r6
 800c66c:	4628      	mov	r0, r5
 800c66e:	9205      	str	r2, [sp, #20]
 800c670:	47b8      	blx	r7
 800c672:	3001      	adds	r0, #1
 800c674:	f43f ae97 	beq.w	800c3a6 <_printf_float+0xc2>
 800c678:	9a05      	ldr	r2, [sp, #20]
 800c67a:	f10b 0b01 	add.w	fp, fp, #1
 800c67e:	e7b9      	b.n	800c5f4 <_printf_float+0x310>
 800c680:	ee18 3a10 	vmov	r3, s16
 800c684:	4652      	mov	r2, sl
 800c686:	4631      	mov	r1, r6
 800c688:	4628      	mov	r0, r5
 800c68a:	47b8      	blx	r7
 800c68c:	3001      	adds	r0, #1
 800c68e:	d1be      	bne.n	800c60e <_printf_float+0x32a>
 800c690:	e689      	b.n	800c3a6 <_printf_float+0xc2>
 800c692:	9a05      	ldr	r2, [sp, #20]
 800c694:	464b      	mov	r3, r9
 800c696:	4442      	add	r2, r8
 800c698:	4631      	mov	r1, r6
 800c69a:	4628      	mov	r0, r5
 800c69c:	47b8      	blx	r7
 800c69e:	3001      	adds	r0, #1
 800c6a0:	d1c1      	bne.n	800c626 <_printf_float+0x342>
 800c6a2:	e680      	b.n	800c3a6 <_printf_float+0xc2>
 800c6a4:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800c6a6:	2a01      	cmp	r2, #1
 800c6a8:	dc01      	bgt.n	800c6ae <_printf_float+0x3ca>
 800c6aa:	07db      	lsls	r3, r3, #31
 800c6ac:	d538      	bpl.n	800c720 <_printf_float+0x43c>
 800c6ae:	2301      	movs	r3, #1
 800c6b0:	4642      	mov	r2, r8
 800c6b2:	4631      	mov	r1, r6
 800c6b4:	4628      	mov	r0, r5
 800c6b6:	47b8      	blx	r7
 800c6b8:	3001      	adds	r0, #1
 800c6ba:	f43f ae74 	beq.w	800c3a6 <_printf_float+0xc2>
 800c6be:	ee18 3a10 	vmov	r3, s16
 800c6c2:	4652      	mov	r2, sl
 800c6c4:	4631      	mov	r1, r6
 800c6c6:	4628      	mov	r0, r5
 800c6c8:	47b8      	blx	r7
 800c6ca:	3001      	adds	r0, #1
 800c6cc:	f43f ae6b 	beq.w	800c3a6 <_printf_float+0xc2>
 800c6d0:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800c6d4:	2200      	movs	r2, #0
 800c6d6:	2300      	movs	r3, #0
 800c6d8:	f7f4 fa16 	bl	8000b08 <__aeabi_dcmpeq>
 800c6dc:	b9d8      	cbnz	r0, 800c716 <_printf_float+0x432>
 800c6de:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c6e0:	f108 0201 	add.w	r2, r8, #1
 800c6e4:	3b01      	subs	r3, #1
 800c6e6:	4631      	mov	r1, r6
 800c6e8:	4628      	mov	r0, r5
 800c6ea:	47b8      	blx	r7
 800c6ec:	3001      	adds	r0, #1
 800c6ee:	d10e      	bne.n	800c70e <_printf_float+0x42a>
 800c6f0:	e659      	b.n	800c3a6 <_printf_float+0xc2>
 800c6f2:	2301      	movs	r3, #1
 800c6f4:	4652      	mov	r2, sl
 800c6f6:	4631      	mov	r1, r6
 800c6f8:	4628      	mov	r0, r5
 800c6fa:	47b8      	blx	r7
 800c6fc:	3001      	adds	r0, #1
 800c6fe:	f43f ae52 	beq.w	800c3a6 <_printf_float+0xc2>
 800c702:	f108 0801 	add.w	r8, r8, #1
 800c706:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c708:	3b01      	subs	r3, #1
 800c70a:	4543      	cmp	r3, r8
 800c70c:	dcf1      	bgt.n	800c6f2 <_printf_float+0x40e>
 800c70e:	464b      	mov	r3, r9
 800c710:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800c714:	e6dc      	b.n	800c4d0 <_printf_float+0x1ec>
 800c716:	f04f 0800 	mov.w	r8, #0
 800c71a:	f104 0a1a 	add.w	sl, r4, #26
 800c71e:	e7f2      	b.n	800c706 <_printf_float+0x422>
 800c720:	2301      	movs	r3, #1
 800c722:	4642      	mov	r2, r8
 800c724:	e7df      	b.n	800c6e6 <_printf_float+0x402>
 800c726:	2301      	movs	r3, #1
 800c728:	464a      	mov	r2, r9
 800c72a:	4631      	mov	r1, r6
 800c72c:	4628      	mov	r0, r5
 800c72e:	47b8      	blx	r7
 800c730:	3001      	adds	r0, #1
 800c732:	f43f ae38 	beq.w	800c3a6 <_printf_float+0xc2>
 800c736:	f108 0801 	add.w	r8, r8, #1
 800c73a:	68e3      	ldr	r3, [r4, #12]
 800c73c:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800c73e:	1a5b      	subs	r3, r3, r1
 800c740:	4543      	cmp	r3, r8
 800c742:	dcf0      	bgt.n	800c726 <_printf_float+0x442>
 800c744:	e6fa      	b.n	800c53c <_printf_float+0x258>
 800c746:	f04f 0800 	mov.w	r8, #0
 800c74a:	f104 0919 	add.w	r9, r4, #25
 800c74e:	e7f4      	b.n	800c73a <_printf_float+0x456>

0800c750 <_printf_common>:
 800c750:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c754:	4616      	mov	r6, r2
 800c756:	4699      	mov	r9, r3
 800c758:	688a      	ldr	r2, [r1, #8]
 800c75a:	690b      	ldr	r3, [r1, #16]
 800c75c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800c760:	4293      	cmp	r3, r2
 800c762:	bfb8      	it	lt
 800c764:	4613      	movlt	r3, r2
 800c766:	6033      	str	r3, [r6, #0]
 800c768:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800c76c:	4607      	mov	r7, r0
 800c76e:	460c      	mov	r4, r1
 800c770:	b10a      	cbz	r2, 800c776 <_printf_common+0x26>
 800c772:	3301      	adds	r3, #1
 800c774:	6033      	str	r3, [r6, #0]
 800c776:	6823      	ldr	r3, [r4, #0]
 800c778:	0699      	lsls	r1, r3, #26
 800c77a:	bf42      	ittt	mi
 800c77c:	6833      	ldrmi	r3, [r6, #0]
 800c77e:	3302      	addmi	r3, #2
 800c780:	6033      	strmi	r3, [r6, #0]
 800c782:	6825      	ldr	r5, [r4, #0]
 800c784:	f015 0506 	ands.w	r5, r5, #6
 800c788:	d106      	bne.n	800c798 <_printf_common+0x48>
 800c78a:	f104 0a19 	add.w	sl, r4, #25
 800c78e:	68e3      	ldr	r3, [r4, #12]
 800c790:	6832      	ldr	r2, [r6, #0]
 800c792:	1a9b      	subs	r3, r3, r2
 800c794:	42ab      	cmp	r3, r5
 800c796:	dc26      	bgt.n	800c7e6 <_printf_common+0x96>
 800c798:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800c79c:	1e13      	subs	r3, r2, #0
 800c79e:	6822      	ldr	r2, [r4, #0]
 800c7a0:	bf18      	it	ne
 800c7a2:	2301      	movne	r3, #1
 800c7a4:	0692      	lsls	r2, r2, #26
 800c7a6:	d42b      	bmi.n	800c800 <_printf_common+0xb0>
 800c7a8:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800c7ac:	4649      	mov	r1, r9
 800c7ae:	4638      	mov	r0, r7
 800c7b0:	47c0      	blx	r8
 800c7b2:	3001      	adds	r0, #1
 800c7b4:	d01e      	beq.n	800c7f4 <_printf_common+0xa4>
 800c7b6:	6823      	ldr	r3, [r4, #0]
 800c7b8:	68e5      	ldr	r5, [r4, #12]
 800c7ba:	6832      	ldr	r2, [r6, #0]
 800c7bc:	f003 0306 	and.w	r3, r3, #6
 800c7c0:	2b04      	cmp	r3, #4
 800c7c2:	bf08      	it	eq
 800c7c4:	1aad      	subeq	r5, r5, r2
 800c7c6:	68a3      	ldr	r3, [r4, #8]
 800c7c8:	6922      	ldr	r2, [r4, #16]
 800c7ca:	bf0c      	ite	eq
 800c7cc:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800c7d0:	2500      	movne	r5, #0
 800c7d2:	4293      	cmp	r3, r2
 800c7d4:	bfc4      	itt	gt
 800c7d6:	1a9b      	subgt	r3, r3, r2
 800c7d8:	18ed      	addgt	r5, r5, r3
 800c7da:	2600      	movs	r6, #0
 800c7dc:	341a      	adds	r4, #26
 800c7de:	42b5      	cmp	r5, r6
 800c7e0:	d11a      	bne.n	800c818 <_printf_common+0xc8>
 800c7e2:	2000      	movs	r0, #0
 800c7e4:	e008      	b.n	800c7f8 <_printf_common+0xa8>
 800c7e6:	2301      	movs	r3, #1
 800c7e8:	4652      	mov	r2, sl
 800c7ea:	4649      	mov	r1, r9
 800c7ec:	4638      	mov	r0, r7
 800c7ee:	47c0      	blx	r8
 800c7f0:	3001      	adds	r0, #1
 800c7f2:	d103      	bne.n	800c7fc <_printf_common+0xac>
 800c7f4:	f04f 30ff 	mov.w	r0, #4294967295
 800c7f8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c7fc:	3501      	adds	r5, #1
 800c7fe:	e7c6      	b.n	800c78e <_printf_common+0x3e>
 800c800:	18e1      	adds	r1, r4, r3
 800c802:	1c5a      	adds	r2, r3, #1
 800c804:	2030      	movs	r0, #48	; 0x30
 800c806:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800c80a:	4422      	add	r2, r4
 800c80c:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800c810:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800c814:	3302      	adds	r3, #2
 800c816:	e7c7      	b.n	800c7a8 <_printf_common+0x58>
 800c818:	2301      	movs	r3, #1
 800c81a:	4622      	mov	r2, r4
 800c81c:	4649      	mov	r1, r9
 800c81e:	4638      	mov	r0, r7
 800c820:	47c0      	blx	r8
 800c822:	3001      	adds	r0, #1
 800c824:	d0e6      	beq.n	800c7f4 <_printf_common+0xa4>
 800c826:	3601      	adds	r6, #1
 800c828:	e7d9      	b.n	800c7de <_printf_common+0x8e>
	...

0800c82c <_printf_i>:
 800c82c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800c830:	460c      	mov	r4, r1
 800c832:	4691      	mov	r9, r2
 800c834:	7e27      	ldrb	r7, [r4, #24]
 800c836:	990c      	ldr	r1, [sp, #48]	; 0x30
 800c838:	2f78      	cmp	r7, #120	; 0x78
 800c83a:	4680      	mov	r8, r0
 800c83c:	469a      	mov	sl, r3
 800c83e:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800c842:	d807      	bhi.n	800c854 <_printf_i+0x28>
 800c844:	2f62      	cmp	r7, #98	; 0x62
 800c846:	d80a      	bhi.n	800c85e <_printf_i+0x32>
 800c848:	2f00      	cmp	r7, #0
 800c84a:	f000 80d8 	beq.w	800c9fe <_printf_i+0x1d2>
 800c84e:	2f58      	cmp	r7, #88	; 0x58
 800c850:	f000 80a3 	beq.w	800c99a <_printf_i+0x16e>
 800c854:	f104 0642 	add.w	r6, r4, #66	; 0x42
 800c858:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800c85c:	e03a      	b.n	800c8d4 <_printf_i+0xa8>
 800c85e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800c862:	2b15      	cmp	r3, #21
 800c864:	d8f6      	bhi.n	800c854 <_printf_i+0x28>
 800c866:	a001      	add	r0, pc, #4	; (adr r0, 800c86c <_printf_i+0x40>)
 800c868:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 800c86c:	0800c8c5 	.word	0x0800c8c5
 800c870:	0800c8d9 	.word	0x0800c8d9
 800c874:	0800c855 	.word	0x0800c855
 800c878:	0800c855 	.word	0x0800c855
 800c87c:	0800c855 	.word	0x0800c855
 800c880:	0800c855 	.word	0x0800c855
 800c884:	0800c8d9 	.word	0x0800c8d9
 800c888:	0800c855 	.word	0x0800c855
 800c88c:	0800c855 	.word	0x0800c855
 800c890:	0800c855 	.word	0x0800c855
 800c894:	0800c855 	.word	0x0800c855
 800c898:	0800c9e5 	.word	0x0800c9e5
 800c89c:	0800c909 	.word	0x0800c909
 800c8a0:	0800c9c7 	.word	0x0800c9c7
 800c8a4:	0800c855 	.word	0x0800c855
 800c8a8:	0800c855 	.word	0x0800c855
 800c8ac:	0800ca07 	.word	0x0800ca07
 800c8b0:	0800c855 	.word	0x0800c855
 800c8b4:	0800c909 	.word	0x0800c909
 800c8b8:	0800c855 	.word	0x0800c855
 800c8bc:	0800c855 	.word	0x0800c855
 800c8c0:	0800c9cf 	.word	0x0800c9cf
 800c8c4:	680b      	ldr	r3, [r1, #0]
 800c8c6:	1d1a      	adds	r2, r3, #4
 800c8c8:	681b      	ldr	r3, [r3, #0]
 800c8ca:	600a      	str	r2, [r1, #0]
 800c8cc:	f104 0642 	add.w	r6, r4, #66	; 0x42
 800c8d0:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800c8d4:	2301      	movs	r3, #1
 800c8d6:	e0a3      	b.n	800ca20 <_printf_i+0x1f4>
 800c8d8:	6825      	ldr	r5, [r4, #0]
 800c8da:	6808      	ldr	r0, [r1, #0]
 800c8dc:	062e      	lsls	r6, r5, #24
 800c8de:	f100 0304 	add.w	r3, r0, #4
 800c8e2:	d50a      	bpl.n	800c8fa <_printf_i+0xce>
 800c8e4:	6805      	ldr	r5, [r0, #0]
 800c8e6:	600b      	str	r3, [r1, #0]
 800c8e8:	2d00      	cmp	r5, #0
 800c8ea:	da03      	bge.n	800c8f4 <_printf_i+0xc8>
 800c8ec:	232d      	movs	r3, #45	; 0x2d
 800c8ee:	426d      	negs	r5, r5
 800c8f0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800c8f4:	485e      	ldr	r0, [pc, #376]	; (800ca70 <_printf_i+0x244>)
 800c8f6:	230a      	movs	r3, #10
 800c8f8:	e019      	b.n	800c92e <_printf_i+0x102>
 800c8fa:	f015 0f40 	tst.w	r5, #64	; 0x40
 800c8fe:	6805      	ldr	r5, [r0, #0]
 800c900:	600b      	str	r3, [r1, #0]
 800c902:	bf18      	it	ne
 800c904:	b22d      	sxthne	r5, r5
 800c906:	e7ef      	b.n	800c8e8 <_printf_i+0xbc>
 800c908:	680b      	ldr	r3, [r1, #0]
 800c90a:	6825      	ldr	r5, [r4, #0]
 800c90c:	1d18      	adds	r0, r3, #4
 800c90e:	6008      	str	r0, [r1, #0]
 800c910:	0628      	lsls	r0, r5, #24
 800c912:	d501      	bpl.n	800c918 <_printf_i+0xec>
 800c914:	681d      	ldr	r5, [r3, #0]
 800c916:	e002      	b.n	800c91e <_printf_i+0xf2>
 800c918:	0669      	lsls	r1, r5, #25
 800c91a:	d5fb      	bpl.n	800c914 <_printf_i+0xe8>
 800c91c:	881d      	ldrh	r5, [r3, #0]
 800c91e:	4854      	ldr	r0, [pc, #336]	; (800ca70 <_printf_i+0x244>)
 800c920:	2f6f      	cmp	r7, #111	; 0x6f
 800c922:	bf0c      	ite	eq
 800c924:	2308      	moveq	r3, #8
 800c926:	230a      	movne	r3, #10
 800c928:	2100      	movs	r1, #0
 800c92a:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800c92e:	6866      	ldr	r6, [r4, #4]
 800c930:	60a6      	str	r6, [r4, #8]
 800c932:	2e00      	cmp	r6, #0
 800c934:	bfa2      	ittt	ge
 800c936:	6821      	ldrge	r1, [r4, #0]
 800c938:	f021 0104 	bicge.w	r1, r1, #4
 800c93c:	6021      	strge	r1, [r4, #0]
 800c93e:	b90d      	cbnz	r5, 800c944 <_printf_i+0x118>
 800c940:	2e00      	cmp	r6, #0
 800c942:	d04d      	beq.n	800c9e0 <_printf_i+0x1b4>
 800c944:	4616      	mov	r6, r2
 800c946:	fbb5 f1f3 	udiv	r1, r5, r3
 800c94a:	fb03 5711 	mls	r7, r3, r1, r5
 800c94e:	5dc7      	ldrb	r7, [r0, r7]
 800c950:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800c954:	462f      	mov	r7, r5
 800c956:	42bb      	cmp	r3, r7
 800c958:	460d      	mov	r5, r1
 800c95a:	d9f4      	bls.n	800c946 <_printf_i+0x11a>
 800c95c:	2b08      	cmp	r3, #8
 800c95e:	d10b      	bne.n	800c978 <_printf_i+0x14c>
 800c960:	6823      	ldr	r3, [r4, #0]
 800c962:	07df      	lsls	r7, r3, #31
 800c964:	d508      	bpl.n	800c978 <_printf_i+0x14c>
 800c966:	6923      	ldr	r3, [r4, #16]
 800c968:	6861      	ldr	r1, [r4, #4]
 800c96a:	4299      	cmp	r1, r3
 800c96c:	bfde      	ittt	le
 800c96e:	2330      	movle	r3, #48	; 0x30
 800c970:	f806 3c01 	strble.w	r3, [r6, #-1]
 800c974:	f106 36ff 	addle.w	r6, r6, #4294967295
 800c978:	1b92      	subs	r2, r2, r6
 800c97a:	6122      	str	r2, [r4, #16]
 800c97c:	f8cd a000 	str.w	sl, [sp]
 800c980:	464b      	mov	r3, r9
 800c982:	aa03      	add	r2, sp, #12
 800c984:	4621      	mov	r1, r4
 800c986:	4640      	mov	r0, r8
 800c988:	f7ff fee2 	bl	800c750 <_printf_common>
 800c98c:	3001      	adds	r0, #1
 800c98e:	d14c      	bne.n	800ca2a <_printf_i+0x1fe>
 800c990:	f04f 30ff 	mov.w	r0, #4294967295
 800c994:	b004      	add	sp, #16
 800c996:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c99a:	4835      	ldr	r0, [pc, #212]	; (800ca70 <_printf_i+0x244>)
 800c99c:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 800c9a0:	6823      	ldr	r3, [r4, #0]
 800c9a2:	680e      	ldr	r6, [r1, #0]
 800c9a4:	061f      	lsls	r7, r3, #24
 800c9a6:	f856 5b04 	ldr.w	r5, [r6], #4
 800c9aa:	600e      	str	r6, [r1, #0]
 800c9ac:	d514      	bpl.n	800c9d8 <_printf_i+0x1ac>
 800c9ae:	07d9      	lsls	r1, r3, #31
 800c9b0:	bf44      	itt	mi
 800c9b2:	f043 0320 	orrmi.w	r3, r3, #32
 800c9b6:	6023      	strmi	r3, [r4, #0]
 800c9b8:	b91d      	cbnz	r5, 800c9c2 <_printf_i+0x196>
 800c9ba:	6823      	ldr	r3, [r4, #0]
 800c9bc:	f023 0320 	bic.w	r3, r3, #32
 800c9c0:	6023      	str	r3, [r4, #0]
 800c9c2:	2310      	movs	r3, #16
 800c9c4:	e7b0      	b.n	800c928 <_printf_i+0xfc>
 800c9c6:	6823      	ldr	r3, [r4, #0]
 800c9c8:	f043 0320 	orr.w	r3, r3, #32
 800c9cc:	6023      	str	r3, [r4, #0]
 800c9ce:	2378      	movs	r3, #120	; 0x78
 800c9d0:	4828      	ldr	r0, [pc, #160]	; (800ca74 <_printf_i+0x248>)
 800c9d2:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800c9d6:	e7e3      	b.n	800c9a0 <_printf_i+0x174>
 800c9d8:	065e      	lsls	r6, r3, #25
 800c9da:	bf48      	it	mi
 800c9dc:	b2ad      	uxthmi	r5, r5
 800c9de:	e7e6      	b.n	800c9ae <_printf_i+0x182>
 800c9e0:	4616      	mov	r6, r2
 800c9e2:	e7bb      	b.n	800c95c <_printf_i+0x130>
 800c9e4:	680b      	ldr	r3, [r1, #0]
 800c9e6:	6826      	ldr	r6, [r4, #0]
 800c9e8:	6960      	ldr	r0, [r4, #20]
 800c9ea:	1d1d      	adds	r5, r3, #4
 800c9ec:	600d      	str	r5, [r1, #0]
 800c9ee:	0635      	lsls	r5, r6, #24
 800c9f0:	681b      	ldr	r3, [r3, #0]
 800c9f2:	d501      	bpl.n	800c9f8 <_printf_i+0x1cc>
 800c9f4:	6018      	str	r0, [r3, #0]
 800c9f6:	e002      	b.n	800c9fe <_printf_i+0x1d2>
 800c9f8:	0671      	lsls	r1, r6, #25
 800c9fa:	d5fb      	bpl.n	800c9f4 <_printf_i+0x1c8>
 800c9fc:	8018      	strh	r0, [r3, #0]
 800c9fe:	2300      	movs	r3, #0
 800ca00:	6123      	str	r3, [r4, #16]
 800ca02:	4616      	mov	r6, r2
 800ca04:	e7ba      	b.n	800c97c <_printf_i+0x150>
 800ca06:	680b      	ldr	r3, [r1, #0]
 800ca08:	1d1a      	adds	r2, r3, #4
 800ca0a:	600a      	str	r2, [r1, #0]
 800ca0c:	681e      	ldr	r6, [r3, #0]
 800ca0e:	6862      	ldr	r2, [r4, #4]
 800ca10:	2100      	movs	r1, #0
 800ca12:	4630      	mov	r0, r6
 800ca14:	f7f3 fc04 	bl	8000220 <memchr>
 800ca18:	b108      	cbz	r0, 800ca1e <_printf_i+0x1f2>
 800ca1a:	1b80      	subs	r0, r0, r6
 800ca1c:	6060      	str	r0, [r4, #4]
 800ca1e:	6863      	ldr	r3, [r4, #4]
 800ca20:	6123      	str	r3, [r4, #16]
 800ca22:	2300      	movs	r3, #0
 800ca24:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800ca28:	e7a8      	b.n	800c97c <_printf_i+0x150>
 800ca2a:	6923      	ldr	r3, [r4, #16]
 800ca2c:	4632      	mov	r2, r6
 800ca2e:	4649      	mov	r1, r9
 800ca30:	4640      	mov	r0, r8
 800ca32:	47d0      	blx	sl
 800ca34:	3001      	adds	r0, #1
 800ca36:	d0ab      	beq.n	800c990 <_printf_i+0x164>
 800ca38:	6823      	ldr	r3, [r4, #0]
 800ca3a:	079b      	lsls	r3, r3, #30
 800ca3c:	d413      	bmi.n	800ca66 <_printf_i+0x23a>
 800ca3e:	68e0      	ldr	r0, [r4, #12]
 800ca40:	9b03      	ldr	r3, [sp, #12]
 800ca42:	4298      	cmp	r0, r3
 800ca44:	bfb8      	it	lt
 800ca46:	4618      	movlt	r0, r3
 800ca48:	e7a4      	b.n	800c994 <_printf_i+0x168>
 800ca4a:	2301      	movs	r3, #1
 800ca4c:	4632      	mov	r2, r6
 800ca4e:	4649      	mov	r1, r9
 800ca50:	4640      	mov	r0, r8
 800ca52:	47d0      	blx	sl
 800ca54:	3001      	adds	r0, #1
 800ca56:	d09b      	beq.n	800c990 <_printf_i+0x164>
 800ca58:	3501      	adds	r5, #1
 800ca5a:	68e3      	ldr	r3, [r4, #12]
 800ca5c:	9903      	ldr	r1, [sp, #12]
 800ca5e:	1a5b      	subs	r3, r3, r1
 800ca60:	42ab      	cmp	r3, r5
 800ca62:	dcf2      	bgt.n	800ca4a <_printf_i+0x21e>
 800ca64:	e7eb      	b.n	800ca3e <_printf_i+0x212>
 800ca66:	2500      	movs	r5, #0
 800ca68:	f104 0619 	add.w	r6, r4, #25
 800ca6c:	e7f5      	b.n	800ca5a <_printf_i+0x22e>
 800ca6e:	bf00      	nop
 800ca70:	0801168e 	.word	0x0801168e
 800ca74:	0801169f 	.word	0x0801169f

0800ca78 <iprintf>:
 800ca78:	b40f      	push	{r0, r1, r2, r3}
 800ca7a:	4b0a      	ldr	r3, [pc, #40]	; (800caa4 <iprintf+0x2c>)
 800ca7c:	b513      	push	{r0, r1, r4, lr}
 800ca7e:	681c      	ldr	r4, [r3, #0]
 800ca80:	b124      	cbz	r4, 800ca8c <iprintf+0x14>
 800ca82:	69a3      	ldr	r3, [r4, #24]
 800ca84:	b913      	cbnz	r3, 800ca8c <iprintf+0x14>
 800ca86:	4620      	mov	r0, r4
 800ca88:	f001 ff98 	bl	800e9bc <__sinit>
 800ca8c:	ab05      	add	r3, sp, #20
 800ca8e:	9a04      	ldr	r2, [sp, #16]
 800ca90:	68a1      	ldr	r1, [r4, #8]
 800ca92:	9301      	str	r3, [sp, #4]
 800ca94:	4620      	mov	r0, r4
 800ca96:	f003 f9c1 	bl	800fe1c <_vfiprintf_r>
 800ca9a:	b002      	add	sp, #8
 800ca9c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800caa0:	b004      	add	sp, #16
 800caa2:	4770      	bx	lr
 800caa4:	2000004c 	.word	0x2000004c

0800caa8 <_puts_r>:
 800caa8:	b570      	push	{r4, r5, r6, lr}
 800caaa:	460e      	mov	r6, r1
 800caac:	4605      	mov	r5, r0
 800caae:	b118      	cbz	r0, 800cab8 <_puts_r+0x10>
 800cab0:	6983      	ldr	r3, [r0, #24]
 800cab2:	b90b      	cbnz	r3, 800cab8 <_puts_r+0x10>
 800cab4:	f001 ff82 	bl	800e9bc <__sinit>
 800cab8:	69ab      	ldr	r3, [r5, #24]
 800caba:	68ac      	ldr	r4, [r5, #8]
 800cabc:	b913      	cbnz	r3, 800cac4 <_puts_r+0x1c>
 800cabe:	4628      	mov	r0, r5
 800cac0:	f001 ff7c 	bl	800e9bc <__sinit>
 800cac4:	4b2c      	ldr	r3, [pc, #176]	; (800cb78 <_puts_r+0xd0>)
 800cac6:	429c      	cmp	r4, r3
 800cac8:	d120      	bne.n	800cb0c <_puts_r+0x64>
 800caca:	686c      	ldr	r4, [r5, #4]
 800cacc:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800cace:	07db      	lsls	r3, r3, #31
 800cad0:	d405      	bmi.n	800cade <_puts_r+0x36>
 800cad2:	89a3      	ldrh	r3, [r4, #12]
 800cad4:	0598      	lsls	r0, r3, #22
 800cad6:	d402      	bmi.n	800cade <_puts_r+0x36>
 800cad8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800cada:	f002 fb80 	bl	800f1de <__retarget_lock_acquire_recursive>
 800cade:	89a3      	ldrh	r3, [r4, #12]
 800cae0:	0719      	lsls	r1, r3, #28
 800cae2:	d51d      	bpl.n	800cb20 <_puts_r+0x78>
 800cae4:	6923      	ldr	r3, [r4, #16]
 800cae6:	b1db      	cbz	r3, 800cb20 <_puts_r+0x78>
 800cae8:	3e01      	subs	r6, #1
 800caea:	68a3      	ldr	r3, [r4, #8]
 800caec:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800caf0:	3b01      	subs	r3, #1
 800caf2:	60a3      	str	r3, [r4, #8]
 800caf4:	bb39      	cbnz	r1, 800cb46 <_puts_r+0x9e>
 800caf6:	2b00      	cmp	r3, #0
 800caf8:	da38      	bge.n	800cb6c <_puts_r+0xc4>
 800cafa:	4622      	mov	r2, r4
 800cafc:	210a      	movs	r1, #10
 800cafe:	4628      	mov	r0, r5
 800cb00:	f000 ff0a 	bl	800d918 <__swbuf_r>
 800cb04:	3001      	adds	r0, #1
 800cb06:	d011      	beq.n	800cb2c <_puts_r+0x84>
 800cb08:	250a      	movs	r5, #10
 800cb0a:	e011      	b.n	800cb30 <_puts_r+0x88>
 800cb0c:	4b1b      	ldr	r3, [pc, #108]	; (800cb7c <_puts_r+0xd4>)
 800cb0e:	429c      	cmp	r4, r3
 800cb10:	d101      	bne.n	800cb16 <_puts_r+0x6e>
 800cb12:	68ac      	ldr	r4, [r5, #8]
 800cb14:	e7da      	b.n	800cacc <_puts_r+0x24>
 800cb16:	4b1a      	ldr	r3, [pc, #104]	; (800cb80 <_puts_r+0xd8>)
 800cb18:	429c      	cmp	r4, r3
 800cb1a:	bf08      	it	eq
 800cb1c:	68ec      	ldreq	r4, [r5, #12]
 800cb1e:	e7d5      	b.n	800cacc <_puts_r+0x24>
 800cb20:	4621      	mov	r1, r4
 800cb22:	4628      	mov	r0, r5
 800cb24:	f000 ff4a 	bl	800d9bc <__swsetup_r>
 800cb28:	2800      	cmp	r0, #0
 800cb2a:	d0dd      	beq.n	800cae8 <_puts_r+0x40>
 800cb2c:	f04f 35ff 	mov.w	r5, #4294967295
 800cb30:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800cb32:	07da      	lsls	r2, r3, #31
 800cb34:	d405      	bmi.n	800cb42 <_puts_r+0x9a>
 800cb36:	89a3      	ldrh	r3, [r4, #12]
 800cb38:	059b      	lsls	r3, r3, #22
 800cb3a:	d402      	bmi.n	800cb42 <_puts_r+0x9a>
 800cb3c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800cb3e:	f002 fb4f 	bl	800f1e0 <__retarget_lock_release_recursive>
 800cb42:	4628      	mov	r0, r5
 800cb44:	bd70      	pop	{r4, r5, r6, pc}
 800cb46:	2b00      	cmp	r3, #0
 800cb48:	da04      	bge.n	800cb54 <_puts_r+0xac>
 800cb4a:	69a2      	ldr	r2, [r4, #24]
 800cb4c:	429a      	cmp	r2, r3
 800cb4e:	dc06      	bgt.n	800cb5e <_puts_r+0xb6>
 800cb50:	290a      	cmp	r1, #10
 800cb52:	d004      	beq.n	800cb5e <_puts_r+0xb6>
 800cb54:	6823      	ldr	r3, [r4, #0]
 800cb56:	1c5a      	adds	r2, r3, #1
 800cb58:	6022      	str	r2, [r4, #0]
 800cb5a:	7019      	strb	r1, [r3, #0]
 800cb5c:	e7c5      	b.n	800caea <_puts_r+0x42>
 800cb5e:	4622      	mov	r2, r4
 800cb60:	4628      	mov	r0, r5
 800cb62:	f000 fed9 	bl	800d918 <__swbuf_r>
 800cb66:	3001      	adds	r0, #1
 800cb68:	d1bf      	bne.n	800caea <_puts_r+0x42>
 800cb6a:	e7df      	b.n	800cb2c <_puts_r+0x84>
 800cb6c:	6823      	ldr	r3, [r4, #0]
 800cb6e:	250a      	movs	r5, #10
 800cb70:	1c5a      	adds	r2, r3, #1
 800cb72:	6022      	str	r2, [r4, #0]
 800cb74:	701d      	strb	r5, [r3, #0]
 800cb76:	e7db      	b.n	800cb30 <_puts_r+0x88>
 800cb78:	080118b8 	.word	0x080118b8
 800cb7c:	080118d8 	.word	0x080118d8
 800cb80:	08011898 	.word	0x08011898

0800cb84 <puts>:
 800cb84:	4b02      	ldr	r3, [pc, #8]	; (800cb90 <puts+0xc>)
 800cb86:	4601      	mov	r1, r0
 800cb88:	6818      	ldr	r0, [r3, #0]
 800cb8a:	f7ff bf8d 	b.w	800caa8 <_puts_r>
 800cb8e:	bf00      	nop
 800cb90:	2000004c 	.word	0x2000004c

0800cb94 <sulp>:
 800cb94:	b570      	push	{r4, r5, r6, lr}
 800cb96:	4604      	mov	r4, r0
 800cb98:	460d      	mov	r5, r1
 800cb9a:	ec45 4b10 	vmov	d0, r4, r5
 800cb9e:	4616      	mov	r6, r2
 800cba0:	f002 ff0a 	bl	800f9b8 <__ulp>
 800cba4:	ec51 0b10 	vmov	r0, r1, d0
 800cba8:	b17e      	cbz	r6, 800cbca <sulp+0x36>
 800cbaa:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800cbae:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800cbb2:	2b00      	cmp	r3, #0
 800cbb4:	dd09      	ble.n	800cbca <sulp+0x36>
 800cbb6:	051b      	lsls	r3, r3, #20
 800cbb8:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 800cbbc:	2400      	movs	r4, #0
 800cbbe:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 800cbc2:	4622      	mov	r2, r4
 800cbc4:	462b      	mov	r3, r5
 800cbc6:	f7f3 fd37 	bl	8000638 <__aeabi_dmul>
 800cbca:	bd70      	pop	{r4, r5, r6, pc}
 800cbcc:	0000      	movs	r0, r0
	...

0800cbd0 <_strtod_l>:
 800cbd0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cbd4:	b0a3      	sub	sp, #140	; 0x8c
 800cbd6:	461f      	mov	r7, r3
 800cbd8:	2300      	movs	r3, #0
 800cbda:	931e      	str	r3, [sp, #120]	; 0x78
 800cbdc:	4ba4      	ldr	r3, [pc, #656]	; (800ce70 <_strtod_l+0x2a0>)
 800cbde:	9219      	str	r2, [sp, #100]	; 0x64
 800cbe0:	681b      	ldr	r3, [r3, #0]
 800cbe2:	9307      	str	r3, [sp, #28]
 800cbe4:	4604      	mov	r4, r0
 800cbe6:	4618      	mov	r0, r3
 800cbe8:	4688      	mov	r8, r1
 800cbea:	f7f3 fb11 	bl	8000210 <strlen>
 800cbee:	f04f 0a00 	mov.w	sl, #0
 800cbf2:	4605      	mov	r5, r0
 800cbf4:	f04f 0b00 	mov.w	fp, #0
 800cbf8:	f8cd 8074 	str.w	r8, [sp, #116]	; 0x74
 800cbfc:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800cbfe:	781a      	ldrb	r2, [r3, #0]
 800cc00:	2a2b      	cmp	r2, #43	; 0x2b
 800cc02:	d04c      	beq.n	800cc9e <_strtod_l+0xce>
 800cc04:	d839      	bhi.n	800cc7a <_strtod_l+0xaa>
 800cc06:	2a0d      	cmp	r2, #13
 800cc08:	d832      	bhi.n	800cc70 <_strtod_l+0xa0>
 800cc0a:	2a08      	cmp	r2, #8
 800cc0c:	d832      	bhi.n	800cc74 <_strtod_l+0xa4>
 800cc0e:	2a00      	cmp	r2, #0
 800cc10:	d03c      	beq.n	800cc8c <_strtod_l+0xbc>
 800cc12:	2300      	movs	r3, #0
 800cc14:	930e      	str	r3, [sp, #56]	; 0x38
 800cc16:	9e1d      	ldr	r6, [sp, #116]	; 0x74
 800cc18:	7833      	ldrb	r3, [r6, #0]
 800cc1a:	2b30      	cmp	r3, #48	; 0x30
 800cc1c:	f040 80b4 	bne.w	800cd88 <_strtod_l+0x1b8>
 800cc20:	7873      	ldrb	r3, [r6, #1]
 800cc22:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800cc26:	2b58      	cmp	r3, #88	; 0x58
 800cc28:	d16c      	bne.n	800cd04 <_strtod_l+0x134>
 800cc2a:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800cc2c:	9301      	str	r3, [sp, #4]
 800cc2e:	ab1e      	add	r3, sp, #120	; 0x78
 800cc30:	9702      	str	r7, [sp, #8]
 800cc32:	9300      	str	r3, [sp, #0]
 800cc34:	4a8f      	ldr	r2, [pc, #572]	; (800ce74 <_strtod_l+0x2a4>)
 800cc36:	ab1f      	add	r3, sp, #124	; 0x7c
 800cc38:	a91d      	add	r1, sp, #116	; 0x74
 800cc3a:	4620      	mov	r0, r4
 800cc3c:	f001 ffc2 	bl	800ebc4 <__gethex>
 800cc40:	f010 0707 	ands.w	r7, r0, #7
 800cc44:	4605      	mov	r5, r0
 800cc46:	d005      	beq.n	800cc54 <_strtod_l+0x84>
 800cc48:	2f06      	cmp	r7, #6
 800cc4a:	d12a      	bne.n	800cca2 <_strtod_l+0xd2>
 800cc4c:	3601      	adds	r6, #1
 800cc4e:	2300      	movs	r3, #0
 800cc50:	961d      	str	r6, [sp, #116]	; 0x74
 800cc52:	930e      	str	r3, [sp, #56]	; 0x38
 800cc54:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800cc56:	2b00      	cmp	r3, #0
 800cc58:	f040 8596 	bne.w	800d788 <_strtod_l+0xbb8>
 800cc5c:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800cc5e:	b1db      	cbz	r3, 800cc98 <_strtod_l+0xc8>
 800cc60:	4652      	mov	r2, sl
 800cc62:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 800cc66:	ec43 2b10 	vmov	d0, r2, r3
 800cc6a:	b023      	add	sp, #140	; 0x8c
 800cc6c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cc70:	2a20      	cmp	r2, #32
 800cc72:	d1ce      	bne.n	800cc12 <_strtod_l+0x42>
 800cc74:	3301      	adds	r3, #1
 800cc76:	931d      	str	r3, [sp, #116]	; 0x74
 800cc78:	e7c0      	b.n	800cbfc <_strtod_l+0x2c>
 800cc7a:	2a2d      	cmp	r2, #45	; 0x2d
 800cc7c:	d1c9      	bne.n	800cc12 <_strtod_l+0x42>
 800cc7e:	2201      	movs	r2, #1
 800cc80:	920e      	str	r2, [sp, #56]	; 0x38
 800cc82:	1c5a      	adds	r2, r3, #1
 800cc84:	921d      	str	r2, [sp, #116]	; 0x74
 800cc86:	785b      	ldrb	r3, [r3, #1]
 800cc88:	2b00      	cmp	r3, #0
 800cc8a:	d1c4      	bne.n	800cc16 <_strtod_l+0x46>
 800cc8c:	9b19      	ldr	r3, [sp, #100]	; 0x64
 800cc8e:	f8cd 8074 	str.w	r8, [sp, #116]	; 0x74
 800cc92:	2b00      	cmp	r3, #0
 800cc94:	f040 8576 	bne.w	800d784 <_strtod_l+0xbb4>
 800cc98:	4652      	mov	r2, sl
 800cc9a:	465b      	mov	r3, fp
 800cc9c:	e7e3      	b.n	800cc66 <_strtod_l+0x96>
 800cc9e:	2200      	movs	r2, #0
 800cca0:	e7ee      	b.n	800cc80 <_strtod_l+0xb0>
 800cca2:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 800cca4:	b13a      	cbz	r2, 800ccb6 <_strtod_l+0xe6>
 800cca6:	2135      	movs	r1, #53	; 0x35
 800cca8:	a820      	add	r0, sp, #128	; 0x80
 800ccaa:	f002 ff90 	bl	800fbce <__copybits>
 800ccae:	991e      	ldr	r1, [sp, #120]	; 0x78
 800ccb0:	4620      	mov	r0, r4
 800ccb2:	f002 fb55 	bl	800f360 <_Bfree>
 800ccb6:	3f01      	subs	r7, #1
 800ccb8:	2f05      	cmp	r7, #5
 800ccba:	d807      	bhi.n	800cccc <_strtod_l+0xfc>
 800ccbc:	e8df f007 	tbb	[pc, r7]
 800ccc0:	1d180b0e 	.word	0x1d180b0e
 800ccc4:	030e      	.short	0x030e
 800ccc6:	f04f 0b00 	mov.w	fp, #0
 800ccca:	46da      	mov	sl, fp
 800cccc:	0728      	lsls	r0, r5, #28
 800ccce:	d5c1      	bpl.n	800cc54 <_strtod_l+0x84>
 800ccd0:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 800ccd4:	e7be      	b.n	800cc54 <_strtod_l+0x84>
 800ccd6:	e9dd ab20 	ldrd	sl, fp, [sp, #128]	; 0x80
 800ccda:	e7f7      	b.n	800cccc <_strtod_l+0xfc>
 800ccdc:	e9dd a320 	ldrd	sl, r3, [sp, #128]	; 0x80
 800cce0:	9a1f      	ldr	r2, [sp, #124]	; 0x7c
 800cce2:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 800cce6:	f202 4233 	addw	r2, r2, #1075	; 0x433
 800ccea:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800ccee:	e7ed      	b.n	800cccc <_strtod_l+0xfc>
 800ccf0:	f8df b184 	ldr.w	fp, [pc, #388]	; 800ce78 <_strtod_l+0x2a8>
 800ccf4:	f04f 0a00 	mov.w	sl, #0
 800ccf8:	e7e8      	b.n	800cccc <_strtod_l+0xfc>
 800ccfa:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 800ccfe:	f04f 3aff 	mov.w	sl, #4294967295
 800cd02:	e7e3      	b.n	800cccc <_strtod_l+0xfc>
 800cd04:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800cd06:	1c5a      	adds	r2, r3, #1
 800cd08:	921d      	str	r2, [sp, #116]	; 0x74
 800cd0a:	785b      	ldrb	r3, [r3, #1]
 800cd0c:	2b30      	cmp	r3, #48	; 0x30
 800cd0e:	d0f9      	beq.n	800cd04 <_strtod_l+0x134>
 800cd10:	2b00      	cmp	r3, #0
 800cd12:	d09f      	beq.n	800cc54 <_strtod_l+0x84>
 800cd14:	2301      	movs	r3, #1
 800cd16:	f04f 0900 	mov.w	r9, #0
 800cd1a:	9304      	str	r3, [sp, #16]
 800cd1c:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800cd1e:	930a      	str	r3, [sp, #40]	; 0x28
 800cd20:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 800cd24:	464f      	mov	r7, r9
 800cd26:	220a      	movs	r2, #10
 800cd28:	981d      	ldr	r0, [sp, #116]	; 0x74
 800cd2a:	7806      	ldrb	r6, [r0, #0]
 800cd2c:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 800cd30:	b2d9      	uxtb	r1, r3
 800cd32:	2909      	cmp	r1, #9
 800cd34:	d92a      	bls.n	800cd8c <_strtod_l+0x1bc>
 800cd36:	9907      	ldr	r1, [sp, #28]
 800cd38:	462a      	mov	r2, r5
 800cd3a:	f003 f9fc 	bl	8010136 <strncmp>
 800cd3e:	b398      	cbz	r0, 800cda8 <_strtod_l+0x1d8>
 800cd40:	2000      	movs	r0, #0
 800cd42:	4633      	mov	r3, r6
 800cd44:	463d      	mov	r5, r7
 800cd46:	9007      	str	r0, [sp, #28]
 800cd48:	4602      	mov	r2, r0
 800cd4a:	2b65      	cmp	r3, #101	; 0x65
 800cd4c:	d001      	beq.n	800cd52 <_strtod_l+0x182>
 800cd4e:	2b45      	cmp	r3, #69	; 0x45
 800cd50:	d118      	bne.n	800cd84 <_strtod_l+0x1b4>
 800cd52:	b91d      	cbnz	r5, 800cd5c <_strtod_l+0x18c>
 800cd54:	9b04      	ldr	r3, [sp, #16]
 800cd56:	4303      	orrs	r3, r0
 800cd58:	d098      	beq.n	800cc8c <_strtod_l+0xbc>
 800cd5a:	2500      	movs	r5, #0
 800cd5c:	f8dd 8074 	ldr.w	r8, [sp, #116]	; 0x74
 800cd60:	f108 0301 	add.w	r3, r8, #1
 800cd64:	931d      	str	r3, [sp, #116]	; 0x74
 800cd66:	f898 3001 	ldrb.w	r3, [r8, #1]
 800cd6a:	2b2b      	cmp	r3, #43	; 0x2b
 800cd6c:	d075      	beq.n	800ce5a <_strtod_l+0x28a>
 800cd6e:	2b2d      	cmp	r3, #45	; 0x2d
 800cd70:	d07b      	beq.n	800ce6a <_strtod_l+0x29a>
 800cd72:	f04f 0c00 	mov.w	ip, #0
 800cd76:	f1a3 0130 	sub.w	r1, r3, #48	; 0x30
 800cd7a:	2909      	cmp	r1, #9
 800cd7c:	f240 8082 	bls.w	800ce84 <_strtod_l+0x2b4>
 800cd80:	f8cd 8074 	str.w	r8, [sp, #116]	; 0x74
 800cd84:	2600      	movs	r6, #0
 800cd86:	e09d      	b.n	800cec4 <_strtod_l+0x2f4>
 800cd88:	2300      	movs	r3, #0
 800cd8a:	e7c4      	b.n	800cd16 <_strtod_l+0x146>
 800cd8c:	2f08      	cmp	r7, #8
 800cd8e:	bfd8      	it	le
 800cd90:	9909      	ldrle	r1, [sp, #36]	; 0x24
 800cd92:	f100 0001 	add.w	r0, r0, #1
 800cd96:	bfda      	itte	le
 800cd98:	fb02 3301 	mlale	r3, r2, r1, r3
 800cd9c:	9309      	strle	r3, [sp, #36]	; 0x24
 800cd9e:	fb02 3909 	mlagt	r9, r2, r9, r3
 800cda2:	3701      	adds	r7, #1
 800cda4:	901d      	str	r0, [sp, #116]	; 0x74
 800cda6:	e7bf      	b.n	800cd28 <_strtod_l+0x158>
 800cda8:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800cdaa:	195a      	adds	r2, r3, r5
 800cdac:	921d      	str	r2, [sp, #116]	; 0x74
 800cdae:	5d5b      	ldrb	r3, [r3, r5]
 800cdb0:	2f00      	cmp	r7, #0
 800cdb2:	d037      	beq.n	800ce24 <_strtod_l+0x254>
 800cdb4:	9007      	str	r0, [sp, #28]
 800cdb6:	463d      	mov	r5, r7
 800cdb8:	f1a3 0230 	sub.w	r2, r3, #48	; 0x30
 800cdbc:	2a09      	cmp	r2, #9
 800cdbe:	d912      	bls.n	800cde6 <_strtod_l+0x216>
 800cdc0:	2201      	movs	r2, #1
 800cdc2:	e7c2      	b.n	800cd4a <_strtod_l+0x17a>
 800cdc4:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800cdc6:	1c5a      	adds	r2, r3, #1
 800cdc8:	921d      	str	r2, [sp, #116]	; 0x74
 800cdca:	785b      	ldrb	r3, [r3, #1]
 800cdcc:	3001      	adds	r0, #1
 800cdce:	2b30      	cmp	r3, #48	; 0x30
 800cdd0:	d0f8      	beq.n	800cdc4 <_strtod_l+0x1f4>
 800cdd2:	f1a3 0231 	sub.w	r2, r3, #49	; 0x31
 800cdd6:	2a08      	cmp	r2, #8
 800cdd8:	f200 84db 	bhi.w	800d792 <_strtod_l+0xbc2>
 800cddc:	9a1d      	ldr	r2, [sp, #116]	; 0x74
 800cdde:	9007      	str	r0, [sp, #28]
 800cde0:	2000      	movs	r0, #0
 800cde2:	920a      	str	r2, [sp, #40]	; 0x28
 800cde4:	4605      	mov	r5, r0
 800cde6:	3b30      	subs	r3, #48	; 0x30
 800cde8:	f100 0201 	add.w	r2, r0, #1
 800cdec:	d014      	beq.n	800ce18 <_strtod_l+0x248>
 800cdee:	9907      	ldr	r1, [sp, #28]
 800cdf0:	4411      	add	r1, r2
 800cdf2:	9107      	str	r1, [sp, #28]
 800cdf4:	462a      	mov	r2, r5
 800cdf6:	eb00 0e05 	add.w	lr, r0, r5
 800cdfa:	210a      	movs	r1, #10
 800cdfc:	4572      	cmp	r2, lr
 800cdfe:	d113      	bne.n	800ce28 <_strtod_l+0x258>
 800ce00:	182a      	adds	r2, r5, r0
 800ce02:	2a08      	cmp	r2, #8
 800ce04:	f105 0501 	add.w	r5, r5, #1
 800ce08:	4405      	add	r5, r0
 800ce0a:	dc1c      	bgt.n	800ce46 <_strtod_l+0x276>
 800ce0c:	9909      	ldr	r1, [sp, #36]	; 0x24
 800ce0e:	220a      	movs	r2, #10
 800ce10:	fb02 3301 	mla	r3, r2, r1, r3
 800ce14:	9309      	str	r3, [sp, #36]	; 0x24
 800ce16:	2200      	movs	r2, #0
 800ce18:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800ce1a:	1c59      	adds	r1, r3, #1
 800ce1c:	911d      	str	r1, [sp, #116]	; 0x74
 800ce1e:	785b      	ldrb	r3, [r3, #1]
 800ce20:	4610      	mov	r0, r2
 800ce22:	e7c9      	b.n	800cdb8 <_strtod_l+0x1e8>
 800ce24:	4638      	mov	r0, r7
 800ce26:	e7d2      	b.n	800cdce <_strtod_l+0x1fe>
 800ce28:	2a08      	cmp	r2, #8
 800ce2a:	dc04      	bgt.n	800ce36 <_strtod_l+0x266>
 800ce2c:	9e09      	ldr	r6, [sp, #36]	; 0x24
 800ce2e:	434e      	muls	r6, r1
 800ce30:	9609      	str	r6, [sp, #36]	; 0x24
 800ce32:	3201      	adds	r2, #1
 800ce34:	e7e2      	b.n	800cdfc <_strtod_l+0x22c>
 800ce36:	f102 0c01 	add.w	ip, r2, #1
 800ce3a:	f1bc 0f10 	cmp.w	ip, #16
 800ce3e:	bfd8      	it	le
 800ce40:	fb01 f909 	mulle.w	r9, r1, r9
 800ce44:	e7f5      	b.n	800ce32 <_strtod_l+0x262>
 800ce46:	2d10      	cmp	r5, #16
 800ce48:	bfdc      	itt	le
 800ce4a:	220a      	movle	r2, #10
 800ce4c:	fb02 3909 	mlale	r9, r2, r9, r3
 800ce50:	e7e1      	b.n	800ce16 <_strtod_l+0x246>
 800ce52:	2300      	movs	r3, #0
 800ce54:	9307      	str	r3, [sp, #28]
 800ce56:	2201      	movs	r2, #1
 800ce58:	e77c      	b.n	800cd54 <_strtod_l+0x184>
 800ce5a:	f04f 0c00 	mov.w	ip, #0
 800ce5e:	f108 0302 	add.w	r3, r8, #2
 800ce62:	931d      	str	r3, [sp, #116]	; 0x74
 800ce64:	f898 3002 	ldrb.w	r3, [r8, #2]
 800ce68:	e785      	b.n	800cd76 <_strtod_l+0x1a6>
 800ce6a:	f04f 0c01 	mov.w	ip, #1
 800ce6e:	e7f6      	b.n	800ce5e <_strtod_l+0x28e>
 800ce70:	08011964 	.word	0x08011964
 800ce74:	080116b0 	.word	0x080116b0
 800ce78:	7ff00000 	.word	0x7ff00000
 800ce7c:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800ce7e:	1c59      	adds	r1, r3, #1
 800ce80:	911d      	str	r1, [sp, #116]	; 0x74
 800ce82:	785b      	ldrb	r3, [r3, #1]
 800ce84:	2b30      	cmp	r3, #48	; 0x30
 800ce86:	d0f9      	beq.n	800ce7c <_strtod_l+0x2ac>
 800ce88:	f1a3 0131 	sub.w	r1, r3, #49	; 0x31
 800ce8c:	2908      	cmp	r1, #8
 800ce8e:	f63f af79 	bhi.w	800cd84 <_strtod_l+0x1b4>
 800ce92:	f1a3 0e30 	sub.w	lr, r3, #48	; 0x30
 800ce96:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800ce98:	9308      	str	r3, [sp, #32]
 800ce9a:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800ce9c:	1c59      	adds	r1, r3, #1
 800ce9e:	911d      	str	r1, [sp, #116]	; 0x74
 800cea0:	785b      	ldrb	r3, [r3, #1]
 800cea2:	f1a3 0630 	sub.w	r6, r3, #48	; 0x30
 800cea6:	2e09      	cmp	r6, #9
 800cea8:	d937      	bls.n	800cf1a <_strtod_l+0x34a>
 800ceaa:	9e08      	ldr	r6, [sp, #32]
 800ceac:	1b89      	subs	r1, r1, r6
 800ceae:	2908      	cmp	r1, #8
 800ceb0:	f644 661f 	movw	r6, #19999	; 0x4e1f
 800ceb4:	dc02      	bgt.n	800cebc <_strtod_l+0x2ec>
 800ceb6:	4576      	cmp	r6, lr
 800ceb8:	bfa8      	it	ge
 800ceba:	4676      	movge	r6, lr
 800cebc:	f1bc 0f00 	cmp.w	ip, #0
 800cec0:	d000      	beq.n	800cec4 <_strtod_l+0x2f4>
 800cec2:	4276      	negs	r6, r6
 800cec4:	2d00      	cmp	r5, #0
 800cec6:	d14f      	bne.n	800cf68 <_strtod_l+0x398>
 800cec8:	9904      	ldr	r1, [sp, #16]
 800ceca:	4301      	orrs	r1, r0
 800cecc:	f47f aec2 	bne.w	800cc54 <_strtod_l+0x84>
 800ced0:	2a00      	cmp	r2, #0
 800ced2:	f47f aedb 	bne.w	800cc8c <_strtod_l+0xbc>
 800ced6:	2b69      	cmp	r3, #105	; 0x69
 800ced8:	d027      	beq.n	800cf2a <_strtod_l+0x35a>
 800ceda:	dc24      	bgt.n	800cf26 <_strtod_l+0x356>
 800cedc:	2b49      	cmp	r3, #73	; 0x49
 800cede:	d024      	beq.n	800cf2a <_strtod_l+0x35a>
 800cee0:	2b4e      	cmp	r3, #78	; 0x4e
 800cee2:	f47f aed3 	bne.w	800cc8c <_strtod_l+0xbc>
 800cee6:	499e      	ldr	r1, [pc, #632]	; (800d160 <_strtod_l+0x590>)
 800cee8:	a81d      	add	r0, sp, #116	; 0x74
 800ceea:	f002 f8c3 	bl	800f074 <__match>
 800ceee:	2800      	cmp	r0, #0
 800cef0:	f43f aecc 	beq.w	800cc8c <_strtod_l+0xbc>
 800cef4:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800cef6:	781b      	ldrb	r3, [r3, #0]
 800cef8:	2b28      	cmp	r3, #40	; 0x28
 800cefa:	d12d      	bne.n	800cf58 <_strtod_l+0x388>
 800cefc:	4999      	ldr	r1, [pc, #612]	; (800d164 <_strtod_l+0x594>)
 800cefe:	aa20      	add	r2, sp, #128	; 0x80
 800cf00:	a81d      	add	r0, sp, #116	; 0x74
 800cf02:	f002 f8cb 	bl	800f09c <__hexnan>
 800cf06:	2805      	cmp	r0, #5
 800cf08:	d126      	bne.n	800cf58 <_strtod_l+0x388>
 800cf0a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800cf0c:	f8dd a080 	ldr.w	sl, [sp, #128]	; 0x80
 800cf10:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 800cf14:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 800cf18:	e69c      	b.n	800cc54 <_strtod_l+0x84>
 800cf1a:	210a      	movs	r1, #10
 800cf1c:	fb01 3e0e 	mla	lr, r1, lr, r3
 800cf20:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 800cf24:	e7b9      	b.n	800ce9a <_strtod_l+0x2ca>
 800cf26:	2b6e      	cmp	r3, #110	; 0x6e
 800cf28:	e7db      	b.n	800cee2 <_strtod_l+0x312>
 800cf2a:	498f      	ldr	r1, [pc, #572]	; (800d168 <_strtod_l+0x598>)
 800cf2c:	a81d      	add	r0, sp, #116	; 0x74
 800cf2e:	f002 f8a1 	bl	800f074 <__match>
 800cf32:	2800      	cmp	r0, #0
 800cf34:	f43f aeaa 	beq.w	800cc8c <_strtod_l+0xbc>
 800cf38:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800cf3a:	498c      	ldr	r1, [pc, #560]	; (800d16c <_strtod_l+0x59c>)
 800cf3c:	3b01      	subs	r3, #1
 800cf3e:	a81d      	add	r0, sp, #116	; 0x74
 800cf40:	931d      	str	r3, [sp, #116]	; 0x74
 800cf42:	f002 f897 	bl	800f074 <__match>
 800cf46:	b910      	cbnz	r0, 800cf4e <_strtod_l+0x37e>
 800cf48:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800cf4a:	3301      	adds	r3, #1
 800cf4c:	931d      	str	r3, [sp, #116]	; 0x74
 800cf4e:	f8df b22c 	ldr.w	fp, [pc, #556]	; 800d17c <_strtod_l+0x5ac>
 800cf52:	f04f 0a00 	mov.w	sl, #0
 800cf56:	e67d      	b.n	800cc54 <_strtod_l+0x84>
 800cf58:	4885      	ldr	r0, [pc, #532]	; (800d170 <_strtod_l+0x5a0>)
 800cf5a:	f003 f891 	bl	8010080 <nan>
 800cf5e:	ed8d 0b04 	vstr	d0, [sp, #16]
 800cf62:	e9dd ab04 	ldrd	sl, fp, [sp, #16]
 800cf66:	e675      	b.n	800cc54 <_strtod_l+0x84>
 800cf68:	9b07      	ldr	r3, [sp, #28]
 800cf6a:	9809      	ldr	r0, [sp, #36]	; 0x24
 800cf6c:	1af3      	subs	r3, r6, r3
 800cf6e:	2f00      	cmp	r7, #0
 800cf70:	bf08      	it	eq
 800cf72:	462f      	moveq	r7, r5
 800cf74:	2d10      	cmp	r5, #16
 800cf76:	9308      	str	r3, [sp, #32]
 800cf78:	46a8      	mov	r8, r5
 800cf7a:	bfa8      	it	ge
 800cf7c:	f04f 0810 	movge.w	r8, #16
 800cf80:	f7f3 fae0 	bl	8000544 <__aeabi_ui2d>
 800cf84:	2d09      	cmp	r5, #9
 800cf86:	4682      	mov	sl, r0
 800cf88:	468b      	mov	fp, r1
 800cf8a:	dd13      	ble.n	800cfb4 <_strtod_l+0x3e4>
 800cf8c:	4b79      	ldr	r3, [pc, #484]	; (800d174 <_strtod_l+0x5a4>)
 800cf8e:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 800cf92:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 800cf96:	f7f3 fb4f 	bl	8000638 <__aeabi_dmul>
 800cf9a:	4682      	mov	sl, r0
 800cf9c:	4648      	mov	r0, r9
 800cf9e:	468b      	mov	fp, r1
 800cfa0:	f7f3 fad0 	bl	8000544 <__aeabi_ui2d>
 800cfa4:	4602      	mov	r2, r0
 800cfa6:	460b      	mov	r3, r1
 800cfa8:	4650      	mov	r0, sl
 800cfaa:	4659      	mov	r1, fp
 800cfac:	f7f3 f98e 	bl	80002cc <__adddf3>
 800cfb0:	4682      	mov	sl, r0
 800cfb2:	468b      	mov	fp, r1
 800cfb4:	2d0f      	cmp	r5, #15
 800cfb6:	dc38      	bgt.n	800d02a <_strtod_l+0x45a>
 800cfb8:	9b08      	ldr	r3, [sp, #32]
 800cfba:	2b00      	cmp	r3, #0
 800cfbc:	f43f ae4a 	beq.w	800cc54 <_strtod_l+0x84>
 800cfc0:	dd24      	ble.n	800d00c <_strtod_l+0x43c>
 800cfc2:	2b16      	cmp	r3, #22
 800cfc4:	dc0b      	bgt.n	800cfde <_strtod_l+0x40e>
 800cfc6:	4d6b      	ldr	r5, [pc, #428]	; (800d174 <_strtod_l+0x5a4>)
 800cfc8:	eb05 05c3 	add.w	r5, r5, r3, lsl #3
 800cfcc:	e9d5 0100 	ldrd	r0, r1, [r5]
 800cfd0:	4652      	mov	r2, sl
 800cfd2:	465b      	mov	r3, fp
 800cfd4:	f7f3 fb30 	bl	8000638 <__aeabi_dmul>
 800cfd8:	4682      	mov	sl, r0
 800cfda:	468b      	mov	fp, r1
 800cfdc:	e63a      	b.n	800cc54 <_strtod_l+0x84>
 800cfde:	9a08      	ldr	r2, [sp, #32]
 800cfe0:	f1c5 0325 	rsb	r3, r5, #37	; 0x25
 800cfe4:	4293      	cmp	r3, r2
 800cfe6:	db20      	blt.n	800d02a <_strtod_l+0x45a>
 800cfe8:	4c62      	ldr	r4, [pc, #392]	; (800d174 <_strtod_l+0x5a4>)
 800cfea:	f1c5 050f 	rsb	r5, r5, #15
 800cfee:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 800cff2:	4652      	mov	r2, sl
 800cff4:	465b      	mov	r3, fp
 800cff6:	e9d1 0100 	ldrd	r0, r1, [r1]
 800cffa:	f7f3 fb1d 	bl	8000638 <__aeabi_dmul>
 800cffe:	9b08      	ldr	r3, [sp, #32]
 800d000:	1b5d      	subs	r5, r3, r5
 800d002:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 800d006:	e9d4 2300 	ldrd	r2, r3, [r4]
 800d00a:	e7e3      	b.n	800cfd4 <_strtod_l+0x404>
 800d00c:	9b08      	ldr	r3, [sp, #32]
 800d00e:	3316      	adds	r3, #22
 800d010:	db0b      	blt.n	800d02a <_strtod_l+0x45a>
 800d012:	9b07      	ldr	r3, [sp, #28]
 800d014:	4a57      	ldr	r2, [pc, #348]	; (800d174 <_strtod_l+0x5a4>)
 800d016:	1b9e      	subs	r6, r3, r6
 800d018:	eb02 06c6 	add.w	r6, r2, r6, lsl #3
 800d01c:	e9d6 2300 	ldrd	r2, r3, [r6]
 800d020:	4650      	mov	r0, sl
 800d022:	4659      	mov	r1, fp
 800d024:	f7f3 fc32 	bl	800088c <__aeabi_ddiv>
 800d028:	e7d6      	b.n	800cfd8 <_strtod_l+0x408>
 800d02a:	9b08      	ldr	r3, [sp, #32]
 800d02c:	eba5 0808 	sub.w	r8, r5, r8
 800d030:	4498      	add	r8, r3
 800d032:	f1b8 0f00 	cmp.w	r8, #0
 800d036:	dd71      	ble.n	800d11c <_strtod_l+0x54c>
 800d038:	f018 030f 	ands.w	r3, r8, #15
 800d03c:	d00a      	beq.n	800d054 <_strtod_l+0x484>
 800d03e:	494d      	ldr	r1, [pc, #308]	; (800d174 <_strtod_l+0x5a4>)
 800d040:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800d044:	4652      	mov	r2, sl
 800d046:	465b      	mov	r3, fp
 800d048:	e9d1 0100 	ldrd	r0, r1, [r1]
 800d04c:	f7f3 faf4 	bl	8000638 <__aeabi_dmul>
 800d050:	4682      	mov	sl, r0
 800d052:	468b      	mov	fp, r1
 800d054:	f038 080f 	bics.w	r8, r8, #15
 800d058:	d04d      	beq.n	800d0f6 <_strtod_l+0x526>
 800d05a:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 800d05e:	dd22      	ble.n	800d0a6 <_strtod_l+0x4d6>
 800d060:	2500      	movs	r5, #0
 800d062:	462e      	mov	r6, r5
 800d064:	9509      	str	r5, [sp, #36]	; 0x24
 800d066:	9507      	str	r5, [sp, #28]
 800d068:	2322      	movs	r3, #34	; 0x22
 800d06a:	f8df b110 	ldr.w	fp, [pc, #272]	; 800d17c <_strtod_l+0x5ac>
 800d06e:	6023      	str	r3, [r4, #0]
 800d070:	f04f 0a00 	mov.w	sl, #0
 800d074:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d076:	2b00      	cmp	r3, #0
 800d078:	f43f adec 	beq.w	800cc54 <_strtod_l+0x84>
 800d07c:	991e      	ldr	r1, [sp, #120]	; 0x78
 800d07e:	4620      	mov	r0, r4
 800d080:	f002 f96e 	bl	800f360 <_Bfree>
 800d084:	9907      	ldr	r1, [sp, #28]
 800d086:	4620      	mov	r0, r4
 800d088:	f002 f96a 	bl	800f360 <_Bfree>
 800d08c:	4631      	mov	r1, r6
 800d08e:	4620      	mov	r0, r4
 800d090:	f002 f966 	bl	800f360 <_Bfree>
 800d094:	9909      	ldr	r1, [sp, #36]	; 0x24
 800d096:	4620      	mov	r0, r4
 800d098:	f002 f962 	bl	800f360 <_Bfree>
 800d09c:	4629      	mov	r1, r5
 800d09e:	4620      	mov	r0, r4
 800d0a0:	f002 f95e 	bl	800f360 <_Bfree>
 800d0a4:	e5d6      	b.n	800cc54 <_strtod_l+0x84>
 800d0a6:	2300      	movs	r3, #0
 800d0a8:	ea4f 1828 	mov.w	r8, r8, asr #4
 800d0ac:	4650      	mov	r0, sl
 800d0ae:	4659      	mov	r1, fp
 800d0b0:	4699      	mov	r9, r3
 800d0b2:	f1b8 0f01 	cmp.w	r8, #1
 800d0b6:	dc21      	bgt.n	800d0fc <_strtod_l+0x52c>
 800d0b8:	b10b      	cbz	r3, 800d0be <_strtod_l+0x4ee>
 800d0ba:	4682      	mov	sl, r0
 800d0bc:	468b      	mov	fp, r1
 800d0be:	4b2e      	ldr	r3, [pc, #184]	; (800d178 <_strtod_l+0x5a8>)
 800d0c0:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 800d0c4:	eb03 09c9 	add.w	r9, r3, r9, lsl #3
 800d0c8:	4652      	mov	r2, sl
 800d0ca:	465b      	mov	r3, fp
 800d0cc:	e9d9 0100 	ldrd	r0, r1, [r9]
 800d0d0:	f7f3 fab2 	bl	8000638 <__aeabi_dmul>
 800d0d4:	4b29      	ldr	r3, [pc, #164]	; (800d17c <_strtod_l+0x5ac>)
 800d0d6:	460a      	mov	r2, r1
 800d0d8:	400b      	ands	r3, r1
 800d0da:	4929      	ldr	r1, [pc, #164]	; (800d180 <_strtod_l+0x5b0>)
 800d0dc:	428b      	cmp	r3, r1
 800d0de:	4682      	mov	sl, r0
 800d0e0:	d8be      	bhi.n	800d060 <_strtod_l+0x490>
 800d0e2:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 800d0e6:	428b      	cmp	r3, r1
 800d0e8:	bf86      	itte	hi
 800d0ea:	f8df b098 	ldrhi.w	fp, [pc, #152]	; 800d184 <_strtod_l+0x5b4>
 800d0ee:	f04f 3aff 	movhi.w	sl, #4294967295
 800d0f2:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 800d0f6:	2300      	movs	r3, #0
 800d0f8:	9304      	str	r3, [sp, #16]
 800d0fa:	e081      	b.n	800d200 <_strtod_l+0x630>
 800d0fc:	f018 0f01 	tst.w	r8, #1
 800d100:	d007      	beq.n	800d112 <_strtod_l+0x542>
 800d102:	4b1d      	ldr	r3, [pc, #116]	; (800d178 <_strtod_l+0x5a8>)
 800d104:	eb03 03c9 	add.w	r3, r3, r9, lsl #3
 800d108:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d10c:	f7f3 fa94 	bl	8000638 <__aeabi_dmul>
 800d110:	2301      	movs	r3, #1
 800d112:	f109 0901 	add.w	r9, r9, #1
 800d116:	ea4f 0868 	mov.w	r8, r8, asr #1
 800d11a:	e7ca      	b.n	800d0b2 <_strtod_l+0x4e2>
 800d11c:	d0eb      	beq.n	800d0f6 <_strtod_l+0x526>
 800d11e:	f1c8 0800 	rsb	r8, r8, #0
 800d122:	f018 020f 	ands.w	r2, r8, #15
 800d126:	d00a      	beq.n	800d13e <_strtod_l+0x56e>
 800d128:	4b12      	ldr	r3, [pc, #72]	; (800d174 <_strtod_l+0x5a4>)
 800d12a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800d12e:	4650      	mov	r0, sl
 800d130:	4659      	mov	r1, fp
 800d132:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d136:	f7f3 fba9 	bl	800088c <__aeabi_ddiv>
 800d13a:	4682      	mov	sl, r0
 800d13c:	468b      	mov	fp, r1
 800d13e:	ea5f 1828 	movs.w	r8, r8, asr #4
 800d142:	d0d8      	beq.n	800d0f6 <_strtod_l+0x526>
 800d144:	f1b8 0f1f 	cmp.w	r8, #31
 800d148:	dd1e      	ble.n	800d188 <_strtod_l+0x5b8>
 800d14a:	2500      	movs	r5, #0
 800d14c:	462e      	mov	r6, r5
 800d14e:	9509      	str	r5, [sp, #36]	; 0x24
 800d150:	9507      	str	r5, [sp, #28]
 800d152:	2322      	movs	r3, #34	; 0x22
 800d154:	f04f 0a00 	mov.w	sl, #0
 800d158:	f04f 0b00 	mov.w	fp, #0
 800d15c:	6023      	str	r3, [r4, #0]
 800d15e:	e789      	b.n	800d074 <_strtod_l+0x4a4>
 800d160:	08011689 	.word	0x08011689
 800d164:	080116c4 	.word	0x080116c4
 800d168:	08011681 	.word	0x08011681
 800d16c:	08011804 	.word	0x08011804
 800d170:	08011b20 	.word	0x08011b20
 800d174:	08011a00 	.word	0x08011a00
 800d178:	080119d8 	.word	0x080119d8
 800d17c:	7ff00000 	.word	0x7ff00000
 800d180:	7ca00000 	.word	0x7ca00000
 800d184:	7fefffff 	.word	0x7fefffff
 800d188:	f018 0310 	ands.w	r3, r8, #16
 800d18c:	bf18      	it	ne
 800d18e:	236a      	movne	r3, #106	; 0x6a
 800d190:	f8df 93b4 	ldr.w	r9, [pc, #948]	; 800d548 <_strtod_l+0x978>
 800d194:	9304      	str	r3, [sp, #16]
 800d196:	4650      	mov	r0, sl
 800d198:	4659      	mov	r1, fp
 800d19a:	2300      	movs	r3, #0
 800d19c:	f018 0f01 	tst.w	r8, #1
 800d1a0:	d004      	beq.n	800d1ac <_strtod_l+0x5dc>
 800d1a2:	e9d9 2300 	ldrd	r2, r3, [r9]
 800d1a6:	f7f3 fa47 	bl	8000638 <__aeabi_dmul>
 800d1aa:	2301      	movs	r3, #1
 800d1ac:	ea5f 0868 	movs.w	r8, r8, asr #1
 800d1b0:	f109 0908 	add.w	r9, r9, #8
 800d1b4:	d1f2      	bne.n	800d19c <_strtod_l+0x5cc>
 800d1b6:	b10b      	cbz	r3, 800d1bc <_strtod_l+0x5ec>
 800d1b8:	4682      	mov	sl, r0
 800d1ba:	468b      	mov	fp, r1
 800d1bc:	9b04      	ldr	r3, [sp, #16]
 800d1be:	b1bb      	cbz	r3, 800d1f0 <_strtod_l+0x620>
 800d1c0:	f3cb 530a 	ubfx	r3, fp, #20, #11
 800d1c4:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 800d1c8:	2b00      	cmp	r3, #0
 800d1ca:	4659      	mov	r1, fp
 800d1cc:	dd10      	ble.n	800d1f0 <_strtod_l+0x620>
 800d1ce:	2b1f      	cmp	r3, #31
 800d1d0:	f340 8128 	ble.w	800d424 <_strtod_l+0x854>
 800d1d4:	2b34      	cmp	r3, #52	; 0x34
 800d1d6:	bfde      	ittt	le
 800d1d8:	3b20      	suble	r3, #32
 800d1da:	f04f 32ff 	movle.w	r2, #4294967295
 800d1de:	fa02 f303 	lslle.w	r3, r2, r3
 800d1e2:	f04f 0a00 	mov.w	sl, #0
 800d1e6:	bfcc      	ite	gt
 800d1e8:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 800d1ec:	ea03 0b01 	andle.w	fp, r3, r1
 800d1f0:	2200      	movs	r2, #0
 800d1f2:	2300      	movs	r3, #0
 800d1f4:	4650      	mov	r0, sl
 800d1f6:	4659      	mov	r1, fp
 800d1f8:	f7f3 fc86 	bl	8000b08 <__aeabi_dcmpeq>
 800d1fc:	2800      	cmp	r0, #0
 800d1fe:	d1a4      	bne.n	800d14a <_strtod_l+0x57a>
 800d200:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d202:	9300      	str	r3, [sp, #0]
 800d204:	990a      	ldr	r1, [sp, #40]	; 0x28
 800d206:	462b      	mov	r3, r5
 800d208:	463a      	mov	r2, r7
 800d20a:	4620      	mov	r0, r4
 800d20c:	f002 f914 	bl	800f438 <__s2b>
 800d210:	9009      	str	r0, [sp, #36]	; 0x24
 800d212:	2800      	cmp	r0, #0
 800d214:	f43f af24 	beq.w	800d060 <_strtod_l+0x490>
 800d218:	9b07      	ldr	r3, [sp, #28]
 800d21a:	1b9e      	subs	r6, r3, r6
 800d21c:	9b08      	ldr	r3, [sp, #32]
 800d21e:	2b00      	cmp	r3, #0
 800d220:	bfb4      	ite	lt
 800d222:	4633      	movlt	r3, r6
 800d224:	2300      	movge	r3, #0
 800d226:	9310      	str	r3, [sp, #64]	; 0x40
 800d228:	9b08      	ldr	r3, [sp, #32]
 800d22a:	2500      	movs	r5, #0
 800d22c:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 800d230:	9318      	str	r3, [sp, #96]	; 0x60
 800d232:	462e      	mov	r6, r5
 800d234:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d236:	4620      	mov	r0, r4
 800d238:	6859      	ldr	r1, [r3, #4]
 800d23a:	f002 f851 	bl	800f2e0 <_Balloc>
 800d23e:	9007      	str	r0, [sp, #28]
 800d240:	2800      	cmp	r0, #0
 800d242:	f43f af11 	beq.w	800d068 <_strtod_l+0x498>
 800d246:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800d248:	691a      	ldr	r2, [r3, #16]
 800d24a:	3202      	adds	r2, #2
 800d24c:	f103 010c 	add.w	r1, r3, #12
 800d250:	0092      	lsls	r2, r2, #2
 800d252:	300c      	adds	r0, #12
 800d254:	f7fe ff90 	bl	800c178 <memcpy>
 800d258:	ec4b ab10 	vmov	d0, sl, fp
 800d25c:	aa20      	add	r2, sp, #128	; 0x80
 800d25e:	a91f      	add	r1, sp, #124	; 0x7c
 800d260:	4620      	mov	r0, r4
 800d262:	e9cd ab0a 	strd	sl, fp, [sp, #40]	; 0x28
 800d266:	f002 fc23 	bl	800fab0 <__d2b>
 800d26a:	901e      	str	r0, [sp, #120]	; 0x78
 800d26c:	2800      	cmp	r0, #0
 800d26e:	f43f aefb 	beq.w	800d068 <_strtod_l+0x498>
 800d272:	2101      	movs	r1, #1
 800d274:	4620      	mov	r0, r4
 800d276:	f002 f979 	bl	800f56c <__i2b>
 800d27a:	4606      	mov	r6, r0
 800d27c:	2800      	cmp	r0, #0
 800d27e:	f43f aef3 	beq.w	800d068 <_strtod_l+0x498>
 800d282:	9b1f      	ldr	r3, [sp, #124]	; 0x7c
 800d284:	9904      	ldr	r1, [sp, #16]
 800d286:	2b00      	cmp	r3, #0
 800d288:	bfab      	itete	ge
 800d28a:	9a10      	ldrge	r2, [sp, #64]	; 0x40
 800d28c:	9a18      	ldrlt	r2, [sp, #96]	; 0x60
 800d28e:	9f18      	ldrge	r7, [sp, #96]	; 0x60
 800d290:	f8dd 9040 	ldrlt.w	r9, [sp, #64]	; 0x40
 800d294:	bfac      	ite	ge
 800d296:	eb03 0902 	addge.w	r9, r3, r2
 800d29a:	1ad7      	sublt	r7, r2, r3
 800d29c:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800d29e:	eba3 0801 	sub.w	r8, r3, r1
 800d2a2:	4490      	add	r8, r2
 800d2a4:	4ba3      	ldr	r3, [pc, #652]	; (800d534 <_strtod_l+0x964>)
 800d2a6:	f108 38ff 	add.w	r8, r8, #4294967295
 800d2aa:	4598      	cmp	r8, r3
 800d2ac:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 800d2b0:	f280 80cc 	bge.w	800d44c <_strtod_l+0x87c>
 800d2b4:	eba3 0308 	sub.w	r3, r3, r8
 800d2b8:	2b1f      	cmp	r3, #31
 800d2ba:	eba2 0203 	sub.w	r2, r2, r3
 800d2be:	f04f 0101 	mov.w	r1, #1
 800d2c2:	f300 80b6 	bgt.w	800d432 <_strtod_l+0x862>
 800d2c6:	fa01 f303 	lsl.w	r3, r1, r3
 800d2ca:	9311      	str	r3, [sp, #68]	; 0x44
 800d2cc:	2300      	movs	r3, #0
 800d2ce:	930c      	str	r3, [sp, #48]	; 0x30
 800d2d0:	eb09 0802 	add.w	r8, r9, r2
 800d2d4:	9b04      	ldr	r3, [sp, #16]
 800d2d6:	45c1      	cmp	r9, r8
 800d2d8:	4417      	add	r7, r2
 800d2da:	441f      	add	r7, r3
 800d2dc:	464b      	mov	r3, r9
 800d2de:	bfa8      	it	ge
 800d2e0:	4643      	movge	r3, r8
 800d2e2:	42bb      	cmp	r3, r7
 800d2e4:	bfa8      	it	ge
 800d2e6:	463b      	movge	r3, r7
 800d2e8:	2b00      	cmp	r3, #0
 800d2ea:	bfc2      	ittt	gt
 800d2ec:	eba8 0803 	subgt.w	r8, r8, r3
 800d2f0:	1aff      	subgt	r7, r7, r3
 800d2f2:	eba9 0903 	subgt.w	r9, r9, r3
 800d2f6:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800d2f8:	2b00      	cmp	r3, #0
 800d2fa:	dd17      	ble.n	800d32c <_strtod_l+0x75c>
 800d2fc:	4631      	mov	r1, r6
 800d2fe:	461a      	mov	r2, r3
 800d300:	4620      	mov	r0, r4
 800d302:	f002 f9ef 	bl	800f6e4 <__pow5mult>
 800d306:	4606      	mov	r6, r0
 800d308:	2800      	cmp	r0, #0
 800d30a:	f43f aead 	beq.w	800d068 <_strtod_l+0x498>
 800d30e:	4601      	mov	r1, r0
 800d310:	9a1e      	ldr	r2, [sp, #120]	; 0x78
 800d312:	4620      	mov	r0, r4
 800d314:	f002 f940 	bl	800f598 <__multiply>
 800d318:	900f      	str	r0, [sp, #60]	; 0x3c
 800d31a:	2800      	cmp	r0, #0
 800d31c:	f43f aea4 	beq.w	800d068 <_strtod_l+0x498>
 800d320:	991e      	ldr	r1, [sp, #120]	; 0x78
 800d322:	4620      	mov	r0, r4
 800d324:	f002 f81c 	bl	800f360 <_Bfree>
 800d328:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800d32a:	931e      	str	r3, [sp, #120]	; 0x78
 800d32c:	f1b8 0f00 	cmp.w	r8, #0
 800d330:	f300 8091 	bgt.w	800d456 <_strtod_l+0x886>
 800d334:	9b08      	ldr	r3, [sp, #32]
 800d336:	2b00      	cmp	r3, #0
 800d338:	dd08      	ble.n	800d34c <_strtod_l+0x77c>
 800d33a:	9a18      	ldr	r2, [sp, #96]	; 0x60
 800d33c:	9907      	ldr	r1, [sp, #28]
 800d33e:	4620      	mov	r0, r4
 800d340:	f002 f9d0 	bl	800f6e4 <__pow5mult>
 800d344:	9007      	str	r0, [sp, #28]
 800d346:	2800      	cmp	r0, #0
 800d348:	f43f ae8e 	beq.w	800d068 <_strtod_l+0x498>
 800d34c:	2f00      	cmp	r7, #0
 800d34e:	dd08      	ble.n	800d362 <_strtod_l+0x792>
 800d350:	9907      	ldr	r1, [sp, #28]
 800d352:	463a      	mov	r2, r7
 800d354:	4620      	mov	r0, r4
 800d356:	f002 fa1f 	bl	800f798 <__lshift>
 800d35a:	9007      	str	r0, [sp, #28]
 800d35c:	2800      	cmp	r0, #0
 800d35e:	f43f ae83 	beq.w	800d068 <_strtod_l+0x498>
 800d362:	f1b9 0f00 	cmp.w	r9, #0
 800d366:	dd08      	ble.n	800d37a <_strtod_l+0x7aa>
 800d368:	4631      	mov	r1, r6
 800d36a:	464a      	mov	r2, r9
 800d36c:	4620      	mov	r0, r4
 800d36e:	f002 fa13 	bl	800f798 <__lshift>
 800d372:	4606      	mov	r6, r0
 800d374:	2800      	cmp	r0, #0
 800d376:	f43f ae77 	beq.w	800d068 <_strtod_l+0x498>
 800d37a:	9a07      	ldr	r2, [sp, #28]
 800d37c:	991e      	ldr	r1, [sp, #120]	; 0x78
 800d37e:	4620      	mov	r0, r4
 800d380:	f002 fa92 	bl	800f8a8 <__mdiff>
 800d384:	4605      	mov	r5, r0
 800d386:	2800      	cmp	r0, #0
 800d388:	f43f ae6e 	beq.w	800d068 <_strtod_l+0x498>
 800d38c:	68c3      	ldr	r3, [r0, #12]
 800d38e:	930f      	str	r3, [sp, #60]	; 0x3c
 800d390:	2300      	movs	r3, #0
 800d392:	60c3      	str	r3, [r0, #12]
 800d394:	4631      	mov	r1, r6
 800d396:	f002 fa6b 	bl	800f870 <__mcmp>
 800d39a:	2800      	cmp	r0, #0
 800d39c:	da65      	bge.n	800d46a <_strtod_l+0x89a>
 800d39e:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800d3a0:	ea53 030a 	orrs.w	r3, r3, sl
 800d3a4:	f040 8087 	bne.w	800d4b6 <_strtod_l+0x8e6>
 800d3a8:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800d3ac:	2b00      	cmp	r3, #0
 800d3ae:	f040 8082 	bne.w	800d4b6 <_strtod_l+0x8e6>
 800d3b2:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800d3b6:	0d1b      	lsrs	r3, r3, #20
 800d3b8:	051b      	lsls	r3, r3, #20
 800d3ba:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 800d3be:	d97a      	bls.n	800d4b6 <_strtod_l+0x8e6>
 800d3c0:	696b      	ldr	r3, [r5, #20]
 800d3c2:	b913      	cbnz	r3, 800d3ca <_strtod_l+0x7fa>
 800d3c4:	692b      	ldr	r3, [r5, #16]
 800d3c6:	2b01      	cmp	r3, #1
 800d3c8:	dd75      	ble.n	800d4b6 <_strtod_l+0x8e6>
 800d3ca:	4629      	mov	r1, r5
 800d3cc:	2201      	movs	r2, #1
 800d3ce:	4620      	mov	r0, r4
 800d3d0:	f002 f9e2 	bl	800f798 <__lshift>
 800d3d4:	4631      	mov	r1, r6
 800d3d6:	4605      	mov	r5, r0
 800d3d8:	f002 fa4a 	bl	800f870 <__mcmp>
 800d3dc:	2800      	cmp	r0, #0
 800d3de:	dd6a      	ble.n	800d4b6 <_strtod_l+0x8e6>
 800d3e0:	9904      	ldr	r1, [sp, #16]
 800d3e2:	4a55      	ldr	r2, [pc, #340]	; (800d538 <_strtod_l+0x968>)
 800d3e4:	465b      	mov	r3, fp
 800d3e6:	2900      	cmp	r1, #0
 800d3e8:	f000 8085 	beq.w	800d4f6 <_strtod_l+0x926>
 800d3ec:	ea02 010b 	and.w	r1, r2, fp
 800d3f0:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 800d3f4:	dc7f      	bgt.n	800d4f6 <_strtod_l+0x926>
 800d3f6:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 800d3fa:	f77f aeaa 	ble.w	800d152 <_strtod_l+0x582>
 800d3fe:	4a4f      	ldr	r2, [pc, #316]	; (800d53c <_strtod_l+0x96c>)
 800d400:	2300      	movs	r3, #0
 800d402:	e9cd 3216 	strd	r3, r2, [sp, #88]	; 0x58
 800d406:	4650      	mov	r0, sl
 800d408:	e9dd 2316 	ldrd	r2, r3, [sp, #88]	; 0x58
 800d40c:	4659      	mov	r1, fp
 800d40e:	f7f3 f913 	bl	8000638 <__aeabi_dmul>
 800d412:	460b      	mov	r3, r1
 800d414:	4303      	orrs	r3, r0
 800d416:	bf08      	it	eq
 800d418:	2322      	moveq	r3, #34	; 0x22
 800d41a:	4682      	mov	sl, r0
 800d41c:	468b      	mov	fp, r1
 800d41e:	bf08      	it	eq
 800d420:	6023      	streq	r3, [r4, #0]
 800d422:	e62b      	b.n	800d07c <_strtod_l+0x4ac>
 800d424:	f04f 32ff 	mov.w	r2, #4294967295
 800d428:	fa02 f303 	lsl.w	r3, r2, r3
 800d42c:	ea03 0a0a 	and.w	sl, r3, sl
 800d430:	e6de      	b.n	800d1f0 <_strtod_l+0x620>
 800d432:	f1c8 487f 	rsb	r8, r8, #4278190080	; 0xff000000
 800d436:	f508 087f 	add.w	r8, r8, #16711680	; 0xff0000
 800d43a:	f508 487b 	add.w	r8, r8, #64256	; 0xfb00
 800d43e:	f108 08e2 	add.w	r8, r8, #226	; 0xe2
 800d442:	fa01 f308 	lsl.w	r3, r1, r8
 800d446:	930c      	str	r3, [sp, #48]	; 0x30
 800d448:	9111      	str	r1, [sp, #68]	; 0x44
 800d44a:	e741      	b.n	800d2d0 <_strtod_l+0x700>
 800d44c:	2300      	movs	r3, #0
 800d44e:	930c      	str	r3, [sp, #48]	; 0x30
 800d450:	2301      	movs	r3, #1
 800d452:	9311      	str	r3, [sp, #68]	; 0x44
 800d454:	e73c      	b.n	800d2d0 <_strtod_l+0x700>
 800d456:	991e      	ldr	r1, [sp, #120]	; 0x78
 800d458:	4642      	mov	r2, r8
 800d45a:	4620      	mov	r0, r4
 800d45c:	f002 f99c 	bl	800f798 <__lshift>
 800d460:	901e      	str	r0, [sp, #120]	; 0x78
 800d462:	2800      	cmp	r0, #0
 800d464:	f47f af66 	bne.w	800d334 <_strtod_l+0x764>
 800d468:	e5fe      	b.n	800d068 <_strtod_l+0x498>
 800d46a:	465f      	mov	r7, fp
 800d46c:	d16e      	bne.n	800d54c <_strtod_l+0x97c>
 800d46e:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800d470:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800d474:	b342      	cbz	r2, 800d4c8 <_strtod_l+0x8f8>
 800d476:	4a32      	ldr	r2, [pc, #200]	; (800d540 <_strtod_l+0x970>)
 800d478:	4293      	cmp	r3, r2
 800d47a:	d128      	bne.n	800d4ce <_strtod_l+0x8fe>
 800d47c:	9b04      	ldr	r3, [sp, #16]
 800d47e:	4650      	mov	r0, sl
 800d480:	b1eb      	cbz	r3, 800d4be <_strtod_l+0x8ee>
 800d482:	4a2d      	ldr	r2, [pc, #180]	; (800d538 <_strtod_l+0x968>)
 800d484:	403a      	ands	r2, r7
 800d486:	f1b2 6fd4 	cmp.w	r2, #111149056	; 0x6a00000
 800d48a:	f04f 31ff 	mov.w	r1, #4294967295
 800d48e:	d819      	bhi.n	800d4c4 <_strtod_l+0x8f4>
 800d490:	0d12      	lsrs	r2, r2, #20
 800d492:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 800d496:	fa01 f303 	lsl.w	r3, r1, r3
 800d49a:	4298      	cmp	r0, r3
 800d49c:	d117      	bne.n	800d4ce <_strtod_l+0x8fe>
 800d49e:	4b29      	ldr	r3, [pc, #164]	; (800d544 <_strtod_l+0x974>)
 800d4a0:	429f      	cmp	r7, r3
 800d4a2:	d102      	bne.n	800d4aa <_strtod_l+0x8da>
 800d4a4:	3001      	adds	r0, #1
 800d4a6:	f43f addf 	beq.w	800d068 <_strtod_l+0x498>
 800d4aa:	4b23      	ldr	r3, [pc, #140]	; (800d538 <_strtod_l+0x968>)
 800d4ac:	403b      	ands	r3, r7
 800d4ae:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 800d4b2:	f04f 0a00 	mov.w	sl, #0
 800d4b6:	9b04      	ldr	r3, [sp, #16]
 800d4b8:	2b00      	cmp	r3, #0
 800d4ba:	d1a0      	bne.n	800d3fe <_strtod_l+0x82e>
 800d4bc:	e5de      	b.n	800d07c <_strtod_l+0x4ac>
 800d4be:	f04f 33ff 	mov.w	r3, #4294967295
 800d4c2:	e7ea      	b.n	800d49a <_strtod_l+0x8ca>
 800d4c4:	460b      	mov	r3, r1
 800d4c6:	e7e8      	b.n	800d49a <_strtod_l+0x8ca>
 800d4c8:	ea53 030a 	orrs.w	r3, r3, sl
 800d4cc:	d088      	beq.n	800d3e0 <_strtod_l+0x810>
 800d4ce:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800d4d0:	b1db      	cbz	r3, 800d50a <_strtod_l+0x93a>
 800d4d2:	423b      	tst	r3, r7
 800d4d4:	d0ef      	beq.n	800d4b6 <_strtod_l+0x8e6>
 800d4d6:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800d4d8:	9a04      	ldr	r2, [sp, #16]
 800d4da:	4650      	mov	r0, sl
 800d4dc:	4659      	mov	r1, fp
 800d4de:	b1c3      	cbz	r3, 800d512 <_strtod_l+0x942>
 800d4e0:	f7ff fb58 	bl	800cb94 <sulp>
 800d4e4:	4602      	mov	r2, r0
 800d4e6:	460b      	mov	r3, r1
 800d4e8:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800d4ec:	f7f2 feee 	bl	80002cc <__adddf3>
 800d4f0:	4682      	mov	sl, r0
 800d4f2:	468b      	mov	fp, r1
 800d4f4:	e7df      	b.n	800d4b6 <_strtod_l+0x8e6>
 800d4f6:	4013      	ands	r3, r2
 800d4f8:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 800d4fc:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800d500:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800d504:	f04f 3aff 	mov.w	sl, #4294967295
 800d508:	e7d5      	b.n	800d4b6 <_strtod_l+0x8e6>
 800d50a:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800d50c:	ea13 0f0a 	tst.w	r3, sl
 800d510:	e7e0      	b.n	800d4d4 <_strtod_l+0x904>
 800d512:	f7ff fb3f 	bl	800cb94 <sulp>
 800d516:	4602      	mov	r2, r0
 800d518:	460b      	mov	r3, r1
 800d51a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800d51e:	f7f2 fed3 	bl	80002c8 <__aeabi_dsub>
 800d522:	2200      	movs	r2, #0
 800d524:	2300      	movs	r3, #0
 800d526:	4682      	mov	sl, r0
 800d528:	468b      	mov	fp, r1
 800d52a:	f7f3 faed 	bl	8000b08 <__aeabi_dcmpeq>
 800d52e:	2800      	cmp	r0, #0
 800d530:	d0c1      	beq.n	800d4b6 <_strtod_l+0x8e6>
 800d532:	e60e      	b.n	800d152 <_strtod_l+0x582>
 800d534:	fffffc02 	.word	0xfffffc02
 800d538:	7ff00000 	.word	0x7ff00000
 800d53c:	39500000 	.word	0x39500000
 800d540:	000fffff 	.word	0x000fffff
 800d544:	7fefffff 	.word	0x7fefffff
 800d548:	080116d8 	.word	0x080116d8
 800d54c:	4631      	mov	r1, r6
 800d54e:	4628      	mov	r0, r5
 800d550:	f002 fb0a 	bl	800fb68 <__ratio>
 800d554:	ec59 8b10 	vmov	r8, r9, d0
 800d558:	ee10 0a10 	vmov	r0, s0
 800d55c:	2200      	movs	r2, #0
 800d55e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 800d562:	4649      	mov	r1, r9
 800d564:	f7f3 fae4 	bl	8000b30 <__aeabi_dcmple>
 800d568:	2800      	cmp	r0, #0
 800d56a:	d07c      	beq.n	800d666 <_strtod_l+0xa96>
 800d56c:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800d56e:	2b00      	cmp	r3, #0
 800d570:	d04c      	beq.n	800d60c <_strtod_l+0xa3c>
 800d572:	4b95      	ldr	r3, [pc, #596]	; (800d7c8 <_strtod_l+0xbf8>)
 800d574:	2200      	movs	r2, #0
 800d576:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 800d57a:	f8df 924c 	ldr.w	r9, [pc, #588]	; 800d7c8 <_strtod_l+0xbf8>
 800d57e:	f04f 0800 	mov.w	r8, #0
 800d582:	4b92      	ldr	r3, [pc, #584]	; (800d7cc <_strtod_l+0xbfc>)
 800d584:	403b      	ands	r3, r7
 800d586:	9311      	str	r3, [sp, #68]	; 0x44
 800d588:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800d58a:	4b91      	ldr	r3, [pc, #580]	; (800d7d0 <_strtod_l+0xc00>)
 800d58c:	429a      	cmp	r2, r3
 800d58e:	f040 80b2 	bne.w	800d6f6 <_strtod_l+0xb26>
 800d592:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800d596:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800d59a:	f1a7 7b54 	sub.w	fp, r7, #55574528	; 0x3500000
 800d59e:	ec4b ab10 	vmov	d0, sl, fp
 800d5a2:	e9cd 2316 	strd	r2, r3, [sp, #88]	; 0x58
 800d5a6:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 800d5aa:	f002 fa05 	bl	800f9b8 <__ulp>
 800d5ae:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800d5b2:	ec53 2b10 	vmov	r2, r3, d0
 800d5b6:	f7f3 f83f 	bl	8000638 <__aeabi_dmul>
 800d5ba:	4652      	mov	r2, sl
 800d5bc:	465b      	mov	r3, fp
 800d5be:	f7f2 fe85 	bl	80002cc <__adddf3>
 800d5c2:	460b      	mov	r3, r1
 800d5c4:	4981      	ldr	r1, [pc, #516]	; (800d7cc <_strtod_l+0xbfc>)
 800d5c6:	4a83      	ldr	r2, [pc, #524]	; (800d7d4 <_strtod_l+0xc04>)
 800d5c8:	4019      	ands	r1, r3
 800d5ca:	4291      	cmp	r1, r2
 800d5cc:	4682      	mov	sl, r0
 800d5ce:	d95e      	bls.n	800d68e <_strtod_l+0xabe>
 800d5d0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800d5d2:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 800d5d6:	4293      	cmp	r3, r2
 800d5d8:	d103      	bne.n	800d5e2 <_strtod_l+0xa12>
 800d5da:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800d5dc:	3301      	adds	r3, #1
 800d5de:	f43f ad43 	beq.w	800d068 <_strtod_l+0x498>
 800d5e2:	f8df b1fc 	ldr.w	fp, [pc, #508]	; 800d7e0 <_strtod_l+0xc10>
 800d5e6:	f04f 3aff 	mov.w	sl, #4294967295
 800d5ea:	991e      	ldr	r1, [sp, #120]	; 0x78
 800d5ec:	4620      	mov	r0, r4
 800d5ee:	f001 feb7 	bl	800f360 <_Bfree>
 800d5f2:	9907      	ldr	r1, [sp, #28]
 800d5f4:	4620      	mov	r0, r4
 800d5f6:	f001 feb3 	bl	800f360 <_Bfree>
 800d5fa:	4631      	mov	r1, r6
 800d5fc:	4620      	mov	r0, r4
 800d5fe:	f001 feaf 	bl	800f360 <_Bfree>
 800d602:	4629      	mov	r1, r5
 800d604:	4620      	mov	r0, r4
 800d606:	f001 feab 	bl	800f360 <_Bfree>
 800d60a:	e613      	b.n	800d234 <_strtod_l+0x664>
 800d60c:	f1ba 0f00 	cmp.w	sl, #0
 800d610:	d11b      	bne.n	800d64a <_strtod_l+0xa7a>
 800d612:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800d616:	b9f3      	cbnz	r3, 800d656 <_strtod_l+0xa86>
 800d618:	4b6b      	ldr	r3, [pc, #428]	; (800d7c8 <_strtod_l+0xbf8>)
 800d61a:	2200      	movs	r2, #0
 800d61c:	4640      	mov	r0, r8
 800d61e:	4649      	mov	r1, r9
 800d620:	f7f3 fa7c 	bl	8000b1c <__aeabi_dcmplt>
 800d624:	b9d0      	cbnz	r0, 800d65c <_strtod_l+0xa8c>
 800d626:	4640      	mov	r0, r8
 800d628:	4649      	mov	r1, r9
 800d62a:	4b6b      	ldr	r3, [pc, #428]	; (800d7d8 <_strtod_l+0xc08>)
 800d62c:	2200      	movs	r2, #0
 800d62e:	f7f3 f803 	bl	8000638 <__aeabi_dmul>
 800d632:	4680      	mov	r8, r0
 800d634:	4689      	mov	r9, r1
 800d636:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 800d63a:	f8cd 8068 	str.w	r8, [sp, #104]	; 0x68
 800d63e:	931b      	str	r3, [sp, #108]	; 0x6c
 800d640:	e9dd 231a 	ldrd	r2, r3, [sp, #104]	; 0x68
 800d644:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 800d648:	e79b      	b.n	800d582 <_strtod_l+0x9b2>
 800d64a:	f1ba 0f01 	cmp.w	sl, #1
 800d64e:	d102      	bne.n	800d656 <_strtod_l+0xa86>
 800d650:	2f00      	cmp	r7, #0
 800d652:	f43f ad7e 	beq.w	800d152 <_strtod_l+0x582>
 800d656:	4b61      	ldr	r3, [pc, #388]	; (800d7dc <_strtod_l+0xc0c>)
 800d658:	2200      	movs	r2, #0
 800d65a:	e78c      	b.n	800d576 <_strtod_l+0x9a6>
 800d65c:	f8df 9178 	ldr.w	r9, [pc, #376]	; 800d7d8 <_strtod_l+0xc08>
 800d660:	f04f 0800 	mov.w	r8, #0
 800d664:	e7e7      	b.n	800d636 <_strtod_l+0xa66>
 800d666:	4b5c      	ldr	r3, [pc, #368]	; (800d7d8 <_strtod_l+0xc08>)
 800d668:	4640      	mov	r0, r8
 800d66a:	4649      	mov	r1, r9
 800d66c:	2200      	movs	r2, #0
 800d66e:	f7f2 ffe3 	bl	8000638 <__aeabi_dmul>
 800d672:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800d674:	4680      	mov	r8, r0
 800d676:	4689      	mov	r9, r1
 800d678:	b933      	cbnz	r3, 800d688 <_strtod_l+0xab8>
 800d67a:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800d67e:	9012      	str	r0, [sp, #72]	; 0x48
 800d680:	9313      	str	r3, [sp, #76]	; 0x4c
 800d682:	e9dd 2312 	ldrd	r2, r3, [sp, #72]	; 0x48
 800d686:	e7dd      	b.n	800d644 <_strtod_l+0xa74>
 800d688:	e9cd 8912 	strd	r8, r9, [sp, #72]	; 0x48
 800d68c:	e7f9      	b.n	800d682 <_strtod_l+0xab2>
 800d68e:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 800d692:	9b04      	ldr	r3, [sp, #16]
 800d694:	2b00      	cmp	r3, #0
 800d696:	d1a8      	bne.n	800d5ea <_strtod_l+0xa1a>
 800d698:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800d69c:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800d69e:	0d1b      	lsrs	r3, r3, #20
 800d6a0:	051b      	lsls	r3, r3, #20
 800d6a2:	429a      	cmp	r2, r3
 800d6a4:	d1a1      	bne.n	800d5ea <_strtod_l+0xa1a>
 800d6a6:	4640      	mov	r0, r8
 800d6a8:	4649      	mov	r1, r9
 800d6aa:	f7f3 fb25 	bl	8000cf8 <__aeabi_d2lz>
 800d6ae:	f7f2 ff95 	bl	80005dc <__aeabi_l2d>
 800d6b2:	4602      	mov	r2, r0
 800d6b4:	460b      	mov	r3, r1
 800d6b6:	4640      	mov	r0, r8
 800d6b8:	4649      	mov	r1, r9
 800d6ba:	f7f2 fe05 	bl	80002c8 <__aeabi_dsub>
 800d6be:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800d6c0:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800d6c4:	ea43 030a 	orr.w	r3, r3, sl
 800d6c8:	4313      	orrs	r3, r2
 800d6ca:	4680      	mov	r8, r0
 800d6cc:	4689      	mov	r9, r1
 800d6ce:	d053      	beq.n	800d778 <_strtod_l+0xba8>
 800d6d0:	a335      	add	r3, pc, #212	; (adr r3, 800d7a8 <_strtod_l+0xbd8>)
 800d6d2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d6d6:	f7f3 fa21 	bl	8000b1c <__aeabi_dcmplt>
 800d6da:	2800      	cmp	r0, #0
 800d6dc:	f47f acce 	bne.w	800d07c <_strtod_l+0x4ac>
 800d6e0:	a333      	add	r3, pc, #204	; (adr r3, 800d7b0 <_strtod_l+0xbe0>)
 800d6e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d6e6:	4640      	mov	r0, r8
 800d6e8:	4649      	mov	r1, r9
 800d6ea:	f7f3 fa35 	bl	8000b58 <__aeabi_dcmpgt>
 800d6ee:	2800      	cmp	r0, #0
 800d6f0:	f43f af7b 	beq.w	800d5ea <_strtod_l+0xa1a>
 800d6f4:	e4c2      	b.n	800d07c <_strtod_l+0x4ac>
 800d6f6:	9b04      	ldr	r3, [sp, #16]
 800d6f8:	b333      	cbz	r3, 800d748 <_strtod_l+0xb78>
 800d6fa:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800d6fc:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 800d700:	d822      	bhi.n	800d748 <_strtod_l+0xb78>
 800d702:	a32d      	add	r3, pc, #180	; (adr r3, 800d7b8 <_strtod_l+0xbe8>)
 800d704:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d708:	4640      	mov	r0, r8
 800d70a:	4649      	mov	r1, r9
 800d70c:	f7f3 fa10 	bl	8000b30 <__aeabi_dcmple>
 800d710:	b1a0      	cbz	r0, 800d73c <_strtod_l+0xb6c>
 800d712:	4649      	mov	r1, r9
 800d714:	4640      	mov	r0, r8
 800d716:	f7f3 fa67 	bl	8000be8 <__aeabi_d2uiz>
 800d71a:	2801      	cmp	r0, #1
 800d71c:	bf38      	it	cc
 800d71e:	2001      	movcc	r0, #1
 800d720:	f7f2 ff10 	bl	8000544 <__aeabi_ui2d>
 800d724:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800d726:	4680      	mov	r8, r0
 800d728:	4689      	mov	r9, r1
 800d72a:	bb13      	cbnz	r3, 800d772 <_strtod_l+0xba2>
 800d72c:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800d730:	9014      	str	r0, [sp, #80]	; 0x50
 800d732:	9315      	str	r3, [sp, #84]	; 0x54
 800d734:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 800d738:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
 800d73c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800d73e:	9a11      	ldr	r2, [sp, #68]	; 0x44
 800d740:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 800d744:	1a9b      	subs	r3, r3, r2
 800d746:	930d      	str	r3, [sp, #52]	; 0x34
 800d748:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800d74c:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 800d750:	e9cd 010c 	strd	r0, r1, [sp, #48]	; 0x30
 800d754:	f002 f930 	bl	800f9b8 <__ulp>
 800d758:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	; 0x30
 800d75c:	ec53 2b10 	vmov	r2, r3, d0
 800d760:	f7f2 ff6a 	bl	8000638 <__aeabi_dmul>
 800d764:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800d768:	f7f2 fdb0 	bl	80002cc <__adddf3>
 800d76c:	4682      	mov	sl, r0
 800d76e:	468b      	mov	fp, r1
 800d770:	e78f      	b.n	800d692 <_strtod_l+0xac2>
 800d772:	e9cd 8914 	strd	r8, r9, [sp, #80]	; 0x50
 800d776:	e7dd      	b.n	800d734 <_strtod_l+0xb64>
 800d778:	a311      	add	r3, pc, #68	; (adr r3, 800d7c0 <_strtod_l+0xbf0>)
 800d77a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800d77e:	f7f3 f9cd 	bl	8000b1c <__aeabi_dcmplt>
 800d782:	e7b4      	b.n	800d6ee <_strtod_l+0xb1e>
 800d784:	2300      	movs	r3, #0
 800d786:	930e      	str	r3, [sp, #56]	; 0x38
 800d788:	9a19      	ldr	r2, [sp, #100]	; 0x64
 800d78a:	9b1d      	ldr	r3, [sp, #116]	; 0x74
 800d78c:	6013      	str	r3, [r2, #0]
 800d78e:	f7ff ba65 	b.w	800cc5c <_strtod_l+0x8c>
 800d792:	2b65      	cmp	r3, #101	; 0x65
 800d794:	f43f ab5d 	beq.w	800ce52 <_strtod_l+0x282>
 800d798:	2b45      	cmp	r3, #69	; 0x45
 800d79a:	f43f ab5a 	beq.w	800ce52 <_strtod_l+0x282>
 800d79e:	2201      	movs	r2, #1
 800d7a0:	f7ff bb92 	b.w	800cec8 <_strtod_l+0x2f8>
 800d7a4:	f3af 8000 	nop.w
 800d7a8:	94a03595 	.word	0x94a03595
 800d7ac:	3fdfffff 	.word	0x3fdfffff
 800d7b0:	35afe535 	.word	0x35afe535
 800d7b4:	3fe00000 	.word	0x3fe00000
 800d7b8:	ffc00000 	.word	0xffc00000
 800d7bc:	41dfffff 	.word	0x41dfffff
 800d7c0:	94a03595 	.word	0x94a03595
 800d7c4:	3fcfffff 	.word	0x3fcfffff
 800d7c8:	3ff00000 	.word	0x3ff00000
 800d7cc:	7ff00000 	.word	0x7ff00000
 800d7d0:	7fe00000 	.word	0x7fe00000
 800d7d4:	7c9fffff 	.word	0x7c9fffff
 800d7d8:	3fe00000 	.word	0x3fe00000
 800d7dc:	bff00000 	.word	0xbff00000
 800d7e0:	7fefffff 	.word	0x7fefffff

0800d7e4 <strtod>:
 800d7e4:	460a      	mov	r2, r1
 800d7e6:	4601      	mov	r1, r0
 800d7e8:	4802      	ldr	r0, [pc, #8]	; (800d7f4 <strtod+0x10>)
 800d7ea:	4b03      	ldr	r3, [pc, #12]	; (800d7f8 <strtod+0x14>)
 800d7ec:	6800      	ldr	r0, [r0, #0]
 800d7ee:	f7ff b9ef 	b.w	800cbd0 <_strtod_l>
 800d7f2:	bf00      	nop
 800d7f4:	2000004c 	.word	0x2000004c
 800d7f8:	200000b4 	.word	0x200000b4

0800d7fc <_strtol_l.isra.0>:
 800d7fc:	2b01      	cmp	r3, #1
 800d7fe:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d802:	d001      	beq.n	800d808 <_strtol_l.isra.0+0xc>
 800d804:	2b24      	cmp	r3, #36	; 0x24
 800d806:	d906      	bls.n	800d816 <_strtol_l.isra.0+0x1a>
 800d808:	f7fe fc8c 	bl	800c124 <__errno>
 800d80c:	2316      	movs	r3, #22
 800d80e:	6003      	str	r3, [r0, #0]
 800d810:	2000      	movs	r0, #0
 800d812:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d816:	4f3a      	ldr	r7, [pc, #232]	; (800d900 <_strtol_l.isra.0+0x104>)
 800d818:	468e      	mov	lr, r1
 800d81a:	4676      	mov	r6, lr
 800d81c:	f81e 4b01 	ldrb.w	r4, [lr], #1
 800d820:	5de5      	ldrb	r5, [r4, r7]
 800d822:	f015 0508 	ands.w	r5, r5, #8
 800d826:	d1f8      	bne.n	800d81a <_strtol_l.isra.0+0x1e>
 800d828:	2c2d      	cmp	r4, #45	; 0x2d
 800d82a:	d134      	bne.n	800d896 <_strtol_l.isra.0+0x9a>
 800d82c:	f89e 4000 	ldrb.w	r4, [lr]
 800d830:	f04f 0801 	mov.w	r8, #1
 800d834:	f106 0e02 	add.w	lr, r6, #2
 800d838:	2b00      	cmp	r3, #0
 800d83a:	d05c      	beq.n	800d8f6 <_strtol_l.isra.0+0xfa>
 800d83c:	2b10      	cmp	r3, #16
 800d83e:	d10c      	bne.n	800d85a <_strtol_l.isra.0+0x5e>
 800d840:	2c30      	cmp	r4, #48	; 0x30
 800d842:	d10a      	bne.n	800d85a <_strtol_l.isra.0+0x5e>
 800d844:	f89e 4000 	ldrb.w	r4, [lr]
 800d848:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 800d84c:	2c58      	cmp	r4, #88	; 0x58
 800d84e:	d14d      	bne.n	800d8ec <_strtol_l.isra.0+0xf0>
 800d850:	f89e 4001 	ldrb.w	r4, [lr, #1]
 800d854:	2310      	movs	r3, #16
 800d856:	f10e 0e02 	add.w	lr, lr, #2
 800d85a:	f108 4c00 	add.w	ip, r8, #2147483648	; 0x80000000
 800d85e:	f10c 3cff 	add.w	ip, ip, #4294967295
 800d862:	2600      	movs	r6, #0
 800d864:	fbbc f9f3 	udiv	r9, ip, r3
 800d868:	4635      	mov	r5, r6
 800d86a:	fb03 ca19 	mls	sl, r3, r9, ip
 800d86e:	f1a4 0730 	sub.w	r7, r4, #48	; 0x30
 800d872:	2f09      	cmp	r7, #9
 800d874:	d818      	bhi.n	800d8a8 <_strtol_l.isra.0+0xac>
 800d876:	463c      	mov	r4, r7
 800d878:	42a3      	cmp	r3, r4
 800d87a:	dd24      	ble.n	800d8c6 <_strtol_l.isra.0+0xca>
 800d87c:	2e00      	cmp	r6, #0
 800d87e:	db1f      	blt.n	800d8c0 <_strtol_l.isra.0+0xc4>
 800d880:	45a9      	cmp	r9, r5
 800d882:	d31d      	bcc.n	800d8c0 <_strtol_l.isra.0+0xc4>
 800d884:	d101      	bne.n	800d88a <_strtol_l.isra.0+0x8e>
 800d886:	45a2      	cmp	sl, r4
 800d888:	db1a      	blt.n	800d8c0 <_strtol_l.isra.0+0xc4>
 800d88a:	fb05 4503 	mla	r5, r5, r3, r4
 800d88e:	2601      	movs	r6, #1
 800d890:	f81e 4b01 	ldrb.w	r4, [lr], #1
 800d894:	e7eb      	b.n	800d86e <_strtol_l.isra.0+0x72>
 800d896:	2c2b      	cmp	r4, #43	; 0x2b
 800d898:	bf08      	it	eq
 800d89a:	f89e 4000 	ldrbeq.w	r4, [lr]
 800d89e:	46a8      	mov	r8, r5
 800d8a0:	bf08      	it	eq
 800d8a2:	f106 0e02 	addeq.w	lr, r6, #2
 800d8a6:	e7c7      	b.n	800d838 <_strtol_l.isra.0+0x3c>
 800d8a8:	f1a4 0741 	sub.w	r7, r4, #65	; 0x41
 800d8ac:	2f19      	cmp	r7, #25
 800d8ae:	d801      	bhi.n	800d8b4 <_strtol_l.isra.0+0xb8>
 800d8b0:	3c37      	subs	r4, #55	; 0x37
 800d8b2:	e7e1      	b.n	800d878 <_strtol_l.isra.0+0x7c>
 800d8b4:	f1a4 0761 	sub.w	r7, r4, #97	; 0x61
 800d8b8:	2f19      	cmp	r7, #25
 800d8ba:	d804      	bhi.n	800d8c6 <_strtol_l.isra.0+0xca>
 800d8bc:	3c57      	subs	r4, #87	; 0x57
 800d8be:	e7db      	b.n	800d878 <_strtol_l.isra.0+0x7c>
 800d8c0:	f04f 36ff 	mov.w	r6, #4294967295
 800d8c4:	e7e4      	b.n	800d890 <_strtol_l.isra.0+0x94>
 800d8c6:	2e00      	cmp	r6, #0
 800d8c8:	da05      	bge.n	800d8d6 <_strtol_l.isra.0+0xda>
 800d8ca:	2322      	movs	r3, #34	; 0x22
 800d8cc:	6003      	str	r3, [r0, #0]
 800d8ce:	4665      	mov	r5, ip
 800d8d0:	b942      	cbnz	r2, 800d8e4 <_strtol_l.isra.0+0xe8>
 800d8d2:	4628      	mov	r0, r5
 800d8d4:	e79d      	b.n	800d812 <_strtol_l.isra.0+0x16>
 800d8d6:	f1b8 0f00 	cmp.w	r8, #0
 800d8da:	d000      	beq.n	800d8de <_strtol_l.isra.0+0xe2>
 800d8dc:	426d      	negs	r5, r5
 800d8de:	2a00      	cmp	r2, #0
 800d8e0:	d0f7      	beq.n	800d8d2 <_strtol_l.isra.0+0xd6>
 800d8e2:	b10e      	cbz	r6, 800d8e8 <_strtol_l.isra.0+0xec>
 800d8e4:	f10e 31ff 	add.w	r1, lr, #4294967295
 800d8e8:	6011      	str	r1, [r2, #0]
 800d8ea:	e7f2      	b.n	800d8d2 <_strtol_l.isra.0+0xd6>
 800d8ec:	2430      	movs	r4, #48	; 0x30
 800d8ee:	2b00      	cmp	r3, #0
 800d8f0:	d1b3      	bne.n	800d85a <_strtol_l.isra.0+0x5e>
 800d8f2:	2308      	movs	r3, #8
 800d8f4:	e7b1      	b.n	800d85a <_strtol_l.isra.0+0x5e>
 800d8f6:	2c30      	cmp	r4, #48	; 0x30
 800d8f8:	d0a4      	beq.n	800d844 <_strtol_l.isra.0+0x48>
 800d8fa:	230a      	movs	r3, #10
 800d8fc:	e7ad      	b.n	800d85a <_strtol_l.isra.0+0x5e>
 800d8fe:	bf00      	nop
 800d900:	08011701 	.word	0x08011701

0800d904 <strtol>:
 800d904:	4613      	mov	r3, r2
 800d906:	460a      	mov	r2, r1
 800d908:	4601      	mov	r1, r0
 800d90a:	4802      	ldr	r0, [pc, #8]	; (800d914 <strtol+0x10>)
 800d90c:	6800      	ldr	r0, [r0, #0]
 800d90e:	f7ff bf75 	b.w	800d7fc <_strtol_l.isra.0>
 800d912:	bf00      	nop
 800d914:	2000004c 	.word	0x2000004c

0800d918 <__swbuf_r>:
 800d918:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d91a:	460e      	mov	r6, r1
 800d91c:	4614      	mov	r4, r2
 800d91e:	4605      	mov	r5, r0
 800d920:	b118      	cbz	r0, 800d92a <__swbuf_r+0x12>
 800d922:	6983      	ldr	r3, [r0, #24]
 800d924:	b90b      	cbnz	r3, 800d92a <__swbuf_r+0x12>
 800d926:	f001 f849 	bl	800e9bc <__sinit>
 800d92a:	4b21      	ldr	r3, [pc, #132]	; (800d9b0 <__swbuf_r+0x98>)
 800d92c:	429c      	cmp	r4, r3
 800d92e:	d12b      	bne.n	800d988 <__swbuf_r+0x70>
 800d930:	686c      	ldr	r4, [r5, #4]
 800d932:	69a3      	ldr	r3, [r4, #24]
 800d934:	60a3      	str	r3, [r4, #8]
 800d936:	89a3      	ldrh	r3, [r4, #12]
 800d938:	071a      	lsls	r2, r3, #28
 800d93a:	d52f      	bpl.n	800d99c <__swbuf_r+0x84>
 800d93c:	6923      	ldr	r3, [r4, #16]
 800d93e:	b36b      	cbz	r3, 800d99c <__swbuf_r+0x84>
 800d940:	6923      	ldr	r3, [r4, #16]
 800d942:	6820      	ldr	r0, [r4, #0]
 800d944:	1ac0      	subs	r0, r0, r3
 800d946:	6963      	ldr	r3, [r4, #20]
 800d948:	b2f6      	uxtb	r6, r6
 800d94a:	4283      	cmp	r3, r0
 800d94c:	4637      	mov	r7, r6
 800d94e:	dc04      	bgt.n	800d95a <__swbuf_r+0x42>
 800d950:	4621      	mov	r1, r4
 800d952:	4628      	mov	r0, r5
 800d954:	f000 ff9e 	bl	800e894 <_fflush_r>
 800d958:	bb30      	cbnz	r0, 800d9a8 <__swbuf_r+0x90>
 800d95a:	68a3      	ldr	r3, [r4, #8]
 800d95c:	3b01      	subs	r3, #1
 800d95e:	60a3      	str	r3, [r4, #8]
 800d960:	6823      	ldr	r3, [r4, #0]
 800d962:	1c5a      	adds	r2, r3, #1
 800d964:	6022      	str	r2, [r4, #0]
 800d966:	701e      	strb	r6, [r3, #0]
 800d968:	6963      	ldr	r3, [r4, #20]
 800d96a:	3001      	adds	r0, #1
 800d96c:	4283      	cmp	r3, r0
 800d96e:	d004      	beq.n	800d97a <__swbuf_r+0x62>
 800d970:	89a3      	ldrh	r3, [r4, #12]
 800d972:	07db      	lsls	r3, r3, #31
 800d974:	d506      	bpl.n	800d984 <__swbuf_r+0x6c>
 800d976:	2e0a      	cmp	r6, #10
 800d978:	d104      	bne.n	800d984 <__swbuf_r+0x6c>
 800d97a:	4621      	mov	r1, r4
 800d97c:	4628      	mov	r0, r5
 800d97e:	f000 ff89 	bl	800e894 <_fflush_r>
 800d982:	b988      	cbnz	r0, 800d9a8 <__swbuf_r+0x90>
 800d984:	4638      	mov	r0, r7
 800d986:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800d988:	4b0a      	ldr	r3, [pc, #40]	; (800d9b4 <__swbuf_r+0x9c>)
 800d98a:	429c      	cmp	r4, r3
 800d98c:	d101      	bne.n	800d992 <__swbuf_r+0x7a>
 800d98e:	68ac      	ldr	r4, [r5, #8]
 800d990:	e7cf      	b.n	800d932 <__swbuf_r+0x1a>
 800d992:	4b09      	ldr	r3, [pc, #36]	; (800d9b8 <__swbuf_r+0xa0>)
 800d994:	429c      	cmp	r4, r3
 800d996:	bf08      	it	eq
 800d998:	68ec      	ldreq	r4, [r5, #12]
 800d99a:	e7ca      	b.n	800d932 <__swbuf_r+0x1a>
 800d99c:	4621      	mov	r1, r4
 800d99e:	4628      	mov	r0, r5
 800d9a0:	f000 f80c 	bl	800d9bc <__swsetup_r>
 800d9a4:	2800      	cmp	r0, #0
 800d9a6:	d0cb      	beq.n	800d940 <__swbuf_r+0x28>
 800d9a8:	f04f 37ff 	mov.w	r7, #4294967295
 800d9ac:	e7ea      	b.n	800d984 <__swbuf_r+0x6c>
 800d9ae:	bf00      	nop
 800d9b0:	080118b8 	.word	0x080118b8
 800d9b4:	080118d8 	.word	0x080118d8
 800d9b8:	08011898 	.word	0x08011898

0800d9bc <__swsetup_r>:
 800d9bc:	4b32      	ldr	r3, [pc, #200]	; (800da88 <__swsetup_r+0xcc>)
 800d9be:	b570      	push	{r4, r5, r6, lr}
 800d9c0:	681d      	ldr	r5, [r3, #0]
 800d9c2:	4606      	mov	r6, r0
 800d9c4:	460c      	mov	r4, r1
 800d9c6:	b125      	cbz	r5, 800d9d2 <__swsetup_r+0x16>
 800d9c8:	69ab      	ldr	r3, [r5, #24]
 800d9ca:	b913      	cbnz	r3, 800d9d2 <__swsetup_r+0x16>
 800d9cc:	4628      	mov	r0, r5
 800d9ce:	f000 fff5 	bl	800e9bc <__sinit>
 800d9d2:	4b2e      	ldr	r3, [pc, #184]	; (800da8c <__swsetup_r+0xd0>)
 800d9d4:	429c      	cmp	r4, r3
 800d9d6:	d10f      	bne.n	800d9f8 <__swsetup_r+0x3c>
 800d9d8:	686c      	ldr	r4, [r5, #4]
 800d9da:	89a3      	ldrh	r3, [r4, #12]
 800d9dc:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800d9e0:	0719      	lsls	r1, r3, #28
 800d9e2:	d42c      	bmi.n	800da3e <__swsetup_r+0x82>
 800d9e4:	06dd      	lsls	r5, r3, #27
 800d9e6:	d411      	bmi.n	800da0c <__swsetup_r+0x50>
 800d9e8:	2309      	movs	r3, #9
 800d9ea:	6033      	str	r3, [r6, #0]
 800d9ec:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800d9f0:	81a3      	strh	r3, [r4, #12]
 800d9f2:	f04f 30ff 	mov.w	r0, #4294967295
 800d9f6:	e03e      	b.n	800da76 <__swsetup_r+0xba>
 800d9f8:	4b25      	ldr	r3, [pc, #148]	; (800da90 <__swsetup_r+0xd4>)
 800d9fa:	429c      	cmp	r4, r3
 800d9fc:	d101      	bne.n	800da02 <__swsetup_r+0x46>
 800d9fe:	68ac      	ldr	r4, [r5, #8]
 800da00:	e7eb      	b.n	800d9da <__swsetup_r+0x1e>
 800da02:	4b24      	ldr	r3, [pc, #144]	; (800da94 <__swsetup_r+0xd8>)
 800da04:	429c      	cmp	r4, r3
 800da06:	bf08      	it	eq
 800da08:	68ec      	ldreq	r4, [r5, #12]
 800da0a:	e7e6      	b.n	800d9da <__swsetup_r+0x1e>
 800da0c:	0758      	lsls	r0, r3, #29
 800da0e:	d512      	bpl.n	800da36 <__swsetup_r+0x7a>
 800da10:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800da12:	b141      	cbz	r1, 800da26 <__swsetup_r+0x6a>
 800da14:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800da18:	4299      	cmp	r1, r3
 800da1a:	d002      	beq.n	800da22 <__swsetup_r+0x66>
 800da1c:	4630      	mov	r0, r6
 800da1e:	f002 f929 	bl	800fc74 <_free_r>
 800da22:	2300      	movs	r3, #0
 800da24:	6363      	str	r3, [r4, #52]	; 0x34
 800da26:	89a3      	ldrh	r3, [r4, #12]
 800da28:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800da2c:	81a3      	strh	r3, [r4, #12]
 800da2e:	2300      	movs	r3, #0
 800da30:	6063      	str	r3, [r4, #4]
 800da32:	6923      	ldr	r3, [r4, #16]
 800da34:	6023      	str	r3, [r4, #0]
 800da36:	89a3      	ldrh	r3, [r4, #12]
 800da38:	f043 0308 	orr.w	r3, r3, #8
 800da3c:	81a3      	strh	r3, [r4, #12]
 800da3e:	6923      	ldr	r3, [r4, #16]
 800da40:	b94b      	cbnz	r3, 800da56 <__swsetup_r+0x9a>
 800da42:	89a3      	ldrh	r3, [r4, #12]
 800da44:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800da48:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800da4c:	d003      	beq.n	800da56 <__swsetup_r+0x9a>
 800da4e:	4621      	mov	r1, r4
 800da50:	4630      	mov	r0, r6
 800da52:	f001 fbeb 	bl	800f22c <__smakebuf_r>
 800da56:	89a0      	ldrh	r0, [r4, #12]
 800da58:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800da5c:	f010 0301 	ands.w	r3, r0, #1
 800da60:	d00a      	beq.n	800da78 <__swsetup_r+0xbc>
 800da62:	2300      	movs	r3, #0
 800da64:	60a3      	str	r3, [r4, #8]
 800da66:	6963      	ldr	r3, [r4, #20]
 800da68:	425b      	negs	r3, r3
 800da6a:	61a3      	str	r3, [r4, #24]
 800da6c:	6923      	ldr	r3, [r4, #16]
 800da6e:	b943      	cbnz	r3, 800da82 <__swsetup_r+0xc6>
 800da70:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800da74:	d1ba      	bne.n	800d9ec <__swsetup_r+0x30>
 800da76:	bd70      	pop	{r4, r5, r6, pc}
 800da78:	0781      	lsls	r1, r0, #30
 800da7a:	bf58      	it	pl
 800da7c:	6963      	ldrpl	r3, [r4, #20]
 800da7e:	60a3      	str	r3, [r4, #8]
 800da80:	e7f4      	b.n	800da6c <__swsetup_r+0xb0>
 800da82:	2000      	movs	r0, #0
 800da84:	e7f7      	b.n	800da76 <__swsetup_r+0xba>
 800da86:	bf00      	nop
 800da88:	2000004c 	.word	0x2000004c
 800da8c:	080118b8 	.word	0x080118b8
 800da90:	080118d8 	.word	0x080118d8
 800da94:	08011898 	.word	0x08011898

0800da98 <quorem>:
 800da98:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800da9c:	6903      	ldr	r3, [r0, #16]
 800da9e:	690c      	ldr	r4, [r1, #16]
 800daa0:	42a3      	cmp	r3, r4
 800daa2:	4607      	mov	r7, r0
 800daa4:	f2c0 8081 	blt.w	800dbaa <quorem+0x112>
 800daa8:	3c01      	subs	r4, #1
 800daaa:	f101 0814 	add.w	r8, r1, #20
 800daae:	f100 0514 	add.w	r5, r0, #20
 800dab2:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800dab6:	9301      	str	r3, [sp, #4]
 800dab8:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800dabc:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800dac0:	3301      	adds	r3, #1
 800dac2:	429a      	cmp	r2, r3
 800dac4:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800dac8:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800dacc:	fbb2 f6f3 	udiv	r6, r2, r3
 800dad0:	d331      	bcc.n	800db36 <quorem+0x9e>
 800dad2:	f04f 0e00 	mov.w	lr, #0
 800dad6:	4640      	mov	r0, r8
 800dad8:	46ac      	mov	ip, r5
 800dada:	46f2      	mov	sl, lr
 800dadc:	f850 2b04 	ldr.w	r2, [r0], #4
 800dae0:	b293      	uxth	r3, r2
 800dae2:	fb06 e303 	mla	r3, r6, r3, lr
 800dae6:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 800daea:	b29b      	uxth	r3, r3
 800daec:	ebaa 0303 	sub.w	r3, sl, r3
 800daf0:	0c12      	lsrs	r2, r2, #16
 800daf2:	f8dc a000 	ldr.w	sl, [ip]
 800daf6:	fb06 e202 	mla	r2, r6, r2, lr
 800dafa:	fa13 f38a 	uxtah	r3, r3, sl
 800dafe:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800db02:	fa1f fa82 	uxth.w	sl, r2
 800db06:	f8dc 2000 	ldr.w	r2, [ip]
 800db0a:	ebca 4212 	rsb	r2, sl, r2, lsr #16
 800db0e:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800db12:	b29b      	uxth	r3, r3
 800db14:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800db18:	4581      	cmp	r9, r0
 800db1a:	f84c 3b04 	str.w	r3, [ip], #4
 800db1e:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800db22:	d2db      	bcs.n	800dadc <quorem+0x44>
 800db24:	f855 300b 	ldr.w	r3, [r5, fp]
 800db28:	b92b      	cbnz	r3, 800db36 <quorem+0x9e>
 800db2a:	9b01      	ldr	r3, [sp, #4]
 800db2c:	3b04      	subs	r3, #4
 800db2e:	429d      	cmp	r5, r3
 800db30:	461a      	mov	r2, r3
 800db32:	d32e      	bcc.n	800db92 <quorem+0xfa>
 800db34:	613c      	str	r4, [r7, #16]
 800db36:	4638      	mov	r0, r7
 800db38:	f001 fe9a 	bl	800f870 <__mcmp>
 800db3c:	2800      	cmp	r0, #0
 800db3e:	db24      	blt.n	800db8a <quorem+0xf2>
 800db40:	3601      	adds	r6, #1
 800db42:	4628      	mov	r0, r5
 800db44:	f04f 0c00 	mov.w	ip, #0
 800db48:	f858 2b04 	ldr.w	r2, [r8], #4
 800db4c:	f8d0 e000 	ldr.w	lr, [r0]
 800db50:	b293      	uxth	r3, r2
 800db52:	ebac 0303 	sub.w	r3, ip, r3
 800db56:	0c12      	lsrs	r2, r2, #16
 800db58:	fa13 f38e 	uxtah	r3, r3, lr
 800db5c:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800db60:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800db64:	b29b      	uxth	r3, r3
 800db66:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800db6a:	45c1      	cmp	r9, r8
 800db6c:	f840 3b04 	str.w	r3, [r0], #4
 800db70:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800db74:	d2e8      	bcs.n	800db48 <quorem+0xb0>
 800db76:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800db7a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800db7e:	b922      	cbnz	r2, 800db8a <quorem+0xf2>
 800db80:	3b04      	subs	r3, #4
 800db82:	429d      	cmp	r5, r3
 800db84:	461a      	mov	r2, r3
 800db86:	d30a      	bcc.n	800db9e <quorem+0x106>
 800db88:	613c      	str	r4, [r7, #16]
 800db8a:	4630      	mov	r0, r6
 800db8c:	b003      	add	sp, #12
 800db8e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800db92:	6812      	ldr	r2, [r2, #0]
 800db94:	3b04      	subs	r3, #4
 800db96:	2a00      	cmp	r2, #0
 800db98:	d1cc      	bne.n	800db34 <quorem+0x9c>
 800db9a:	3c01      	subs	r4, #1
 800db9c:	e7c7      	b.n	800db2e <quorem+0x96>
 800db9e:	6812      	ldr	r2, [r2, #0]
 800dba0:	3b04      	subs	r3, #4
 800dba2:	2a00      	cmp	r2, #0
 800dba4:	d1f0      	bne.n	800db88 <quorem+0xf0>
 800dba6:	3c01      	subs	r4, #1
 800dba8:	e7eb      	b.n	800db82 <quorem+0xea>
 800dbaa:	2000      	movs	r0, #0
 800dbac:	e7ee      	b.n	800db8c <quorem+0xf4>
	...

0800dbb0 <_dtoa_r>:
 800dbb0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800dbb4:	ed2d 8b02 	vpush	{d8}
 800dbb8:	ec57 6b10 	vmov	r6, r7, d0
 800dbbc:	b095      	sub	sp, #84	; 0x54
 800dbbe:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800dbc0:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800dbc4:	9105      	str	r1, [sp, #20]
 800dbc6:	e9cd 6702 	strd	r6, r7, [sp, #8]
 800dbca:	4604      	mov	r4, r0
 800dbcc:	9209      	str	r2, [sp, #36]	; 0x24
 800dbce:	930f      	str	r3, [sp, #60]	; 0x3c
 800dbd0:	b975      	cbnz	r5, 800dbf0 <_dtoa_r+0x40>
 800dbd2:	2010      	movs	r0, #16
 800dbd4:	f001 fb6a 	bl	800f2ac <malloc>
 800dbd8:	4602      	mov	r2, r0
 800dbda:	6260      	str	r0, [r4, #36]	; 0x24
 800dbdc:	b920      	cbnz	r0, 800dbe8 <_dtoa_r+0x38>
 800dbde:	4bb2      	ldr	r3, [pc, #712]	; (800dea8 <_dtoa_r+0x2f8>)
 800dbe0:	21ea      	movs	r1, #234	; 0xea
 800dbe2:	48b2      	ldr	r0, [pc, #712]	; (800deac <_dtoa_r+0x2fc>)
 800dbe4:	f002 fad8 	bl	8010198 <__assert_func>
 800dbe8:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800dbec:	6005      	str	r5, [r0, #0]
 800dbee:	60c5      	str	r5, [r0, #12]
 800dbf0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800dbf2:	6819      	ldr	r1, [r3, #0]
 800dbf4:	b151      	cbz	r1, 800dc0c <_dtoa_r+0x5c>
 800dbf6:	685a      	ldr	r2, [r3, #4]
 800dbf8:	604a      	str	r2, [r1, #4]
 800dbfa:	2301      	movs	r3, #1
 800dbfc:	4093      	lsls	r3, r2
 800dbfe:	608b      	str	r3, [r1, #8]
 800dc00:	4620      	mov	r0, r4
 800dc02:	f001 fbad 	bl	800f360 <_Bfree>
 800dc06:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800dc08:	2200      	movs	r2, #0
 800dc0a:	601a      	str	r2, [r3, #0]
 800dc0c:	1e3b      	subs	r3, r7, #0
 800dc0e:	bfb9      	ittee	lt
 800dc10:	f023 4300 	biclt.w	r3, r3, #2147483648	; 0x80000000
 800dc14:	9303      	strlt	r3, [sp, #12]
 800dc16:	2300      	movge	r3, #0
 800dc18:	f8c8 3000 	strge.w	r3, [r8]
 800dc1c:	f8dd 900c 	ldr.w	r9, [sp, #12]
 800dc20:	4ba3      	ldr	r3, [pc, #652]	; (800deb0 <_dtoa_r+0x300>)
 800dc22:	bfbc      	itt	lt
 800dc24:	2201      	movlt	r2, #1
 800dc26:	f8c8 2000 	strlt.w	r2, [r8]
 800dc2a:	ea33 0309 	bics.w	r3, r3, r9
 800dc2e:	d11b      	bne.n	800dc68 <_dtoa_r+0xb8>
 800dc30:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800dc32:	f242 730f 	movw	r3, #9999	; 0x270f
 800dc36:	6013      	str	r3, [r2, #0]
 800dc38:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800dc3c:	4333      	orrs	r3, r6
 800dc3e:	f000 857a 	beq.w	800e736 <_dtoa_r+0xb86>
 800dc42:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800dc44:	b963      	cbnz	r3, 800dc60 <_dtoa_r+0xb0>
 800dc46:	4b9b      	ldr	r3, [pc, #620]	; (800deb4 <_dtoa_r+0x304>)
 800dc48:	e024      	b.n	800dc94 <_dtoa_r+0xe4>
 800dc4a:	4b9b      	ldr	r3, [pc, #620]	; (800deb8 <_dtoa_r+0x308>)
 800dc4c:	9300      	str	r3, [sp, #0]
 800dc4e:	3308      	adds	r3, #8
 800dc50:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800dc52:	6013      	str	r3, [r2, #0]
 800dc54:	9800      	ldr	r0, [sp, #0]
 800dc56:	b015      	add	sp, #84	; 0x54
 800dc58:	ecbd 8b02 	vpop	{d8}
 800dc5c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800dc60:	4b94      	ldr	r3, [pc, #592]	; (800deb4 <_dtoa_r+0x304>)
 800dc62:	9300      	str	r3, [sp, #0]
 800dc64:	3303      	adds	r3, #3
 800dc66:	e7f3      	b.n	800dc50 <_dtoa_r+0xa0>
 800dc68:	ed9d 7b02 	vldr	d7, [sp, #8]
 800dc6c:	2200      	movs	r2, #0
 800dc6e:	ec51 0b17 	vmov	r0, r1, d7
 800dc72:	2300      	movs	r3, #0
 800dc74:	ed8d 7b0a 	vstr	d7, [sp, #40]	; 0x28
 800dc78:	f7f2 ff46 	bl	8000b08 <__aeabi_dcmpeq>
 800dc7c:	4680      	mov	r8, r0
 800dc7e:	b158      	cbz	r0, 800dc98 <_dtoa_r+0xe8>
 800dc80:	9a0f      	ldr	r2, [sp, #60]	; 0x3c
 800dc82:	2301      	movs	r3, #1
 800dc84:	6013      	str	r3, [r2, #0]
 800dc86:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800dc88:	2b00      	cmp	r3, #0
 800dc8a:	f000 8551 	beq.w	800e730 <_dtoa_r+0xb80>
 800dc8e:	488b      	ldr	r0, [pc, #556]	; (800debc <_dtoa_r+0x30c>)
 800dc90:	6018      	str	r0, [r3, #0]
 800dc92:	1e43      	subs	r3, r0, #1
 800dc94:	9300      	str	r3, [sp, #0]
 800dc96:	e7dd      	b.n	800dc54 <_dtoa_r+0xa4>
 800dc98:	ed9d 0b0a 	vldr	d0, [sp, #40]	; 0x28
 800dc9c:	aa12      	add	r2, sp, #72	; 0x48
 800dc9e:	a913      	add	r1, sp, #76	; 0x4c
 800dca0:	4620      	mov	r0, r4
 800dca2:	f001 ff05 	bl	800fab0 <__d2b>
 800dca6:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800dcaa:	4683      	mov	fp, r0
 800dcac:	2d00      	cmp	r5, #0
 800dcae:	d07c      	beq.n	800ddaa <_dtoa_r+0x1fa>
 800dcb0:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800dcb2:	f8cd 8040 	str.w	r8, [sp, #64]	; 0x40
 800dcb6:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800dcba:	e9dd 670a 	ldrd	r6, r7, [sp, #40]	; 0x28
 800dcbe:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 800dcc2:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 800dcc6:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800dcca:	4b7d      	ldr	r3, [pc, #500]	; (800dec0 <_dtoa_r+0x310>)
 800dccc:	2200      	movs	r2, #0
 800dcce:	4630      	mov	r0, r6
 800dcd0:	4639      	mov	r1, r7
 800dcd2:	f7f2 faf9 	bl	80002c8 <__aeabi_dsub>
 800dcd6:	a36e      	add	r3, pc, #440	; (adr r3, 800de90 <_dtoa_r+0x2e0>)
 800dcd8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dcdc:	f7f2 fcac 	bl	8000638 <__aeabi_dmul>
 800dce0:	a36d      	add	r3, pc, #436	; (adr r3, 800de98 <_dtoa_r+0x2e8>)
 800dce2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dce6:	f7f2 faf1 	bl	80002cc <__adddf3>
 800dcea:	4606      	mov	r6, r0
 800dcec:	4628      	mov	r0, r5
 800dcee:	460f      	mov	r7, r1
 800dcf0:	f7f2 fc38 	bl	8000564 <__aeabi_i2d>
 800dcf4:	a36a      	add	r3, pc, #424	; (adr r3, 800dea0 <_dtoa_r+0x2f0>)
 800dcf6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dcfa:	f7f2 fc9d 	bl	8000638 <__aeabi_dmul>
 800dcfe:	4602      	mov	r2, r0
 800dd00:	460b      	mov	r3, r1
 800dd02:	4630      	mov	r0, r6
 800dd04:	4639      	mov	r1, r7
 800dd06:	f7f2 fae1 	bl	80002cc <__adddf3>
 800dd0a:	4606      	mov	r6, r0
 800dd0c:	460f      	mov	r7, r1
 800dd0e:	f7f2 ff43 	bl	8000b98 <__aeabi_d2iz>
 800dd12:	2200      	movs	r2, #0
 800dd14:	4682      	mov	sl, r0
 800dd16:	2300      	movs	r3, #0
 800dd18:	4630      	mov	r0, r6
 800dd1a:	4639      	mov	r1, r7
 800dd1c:	f7f2 fefe 	bl	8000b1c <__aeabi_dcmplt>
 800dd20:	b148      	cbz	r0, 800dd36 <_dtoa_r+0x186>
 800dd22:	4650      	mov	r0, sl
 800dd24:	f7f2 fc1e 	bl	8000564 <__aeabi_i2d>
 800dd28:	4632      	mov	r2, r6
 800dd2a:	463b      	mov	r3, r7
 800dd2c:	f7f2 feec 	bl	8000b08 <__aeabi_dcmpeq>
 800dd30:	b908      	cbnz	r0, 800dd36 <_dtoa_r+0x186>
 800dd32:	f10a 3aff 	add.w	sl, sl, #4294967295
 800dd36:	f1ba 0f16 	cmp.w	sl, #22
 800dd3a:	d854      	bhi.n	800dde6 <_dtoa_r+0x236>
 800dd3c:	4b61      	ldr	r3, [pc, #388]	; (800dec4 <_dtoa_r+0x314>)
 800dd3e:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800dd42:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dd46:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800dd4a:	f7f2 fee7 	bl	8000b1c <__aeabi_dcmplt>
 800dd4e:	2800      	cmp	r0, #0
 800dd50:	d04b      	beq.n	800ddea <_dtoa_r+0x23a>
 800dd52:	f10a 3aff 	add.w	sl, sl, #4294967295
 800dd56:	2300      	movs	r3, #0
 800dd58:	930e      	str	r3, [sp, #56]	; 0x38
 800dd5a:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800dd5c:	1b5d      	subs	r5, r3, r5
 800dd5e:	1e6b      	subs	r3, r5, #1
 800dd60:	9304      	str	r3, [sp, #16]
 800dd62:	bf43      	ittte	mi
 800dd64:	2300      	movmi	r3, #0
 800dd66:	f1c5 0801 	rsbmi	r8, r5, #1
 800dd6a:	9304      	strmi	r3, [sp, #16]
 800dd6c:	f04f 0800 	movpl.w	r8, #0
 800dd70:	f1ba 0f00 	cmp.w	sl, #0
 800dd74:	db3b      	blt.n	800ddee <_dtoa_r+0x23e>
 800dd76:	9b04      	ldr	r3, [sp, #16]
 800dd78:	f8cd a034 	str.w	sl, [sp, #52]	; 0x34
 800dd7c:	4453      	add	r3, sl
 800dd7e:	9304      	str	r3, [sp, #16]
 800dd80:	2300      	movs	r3, #0
 800dd82:	9306      	str	r3, [sp, #24]
 800dd84:	9b05      	ldr	r3, [sp, #20]
 800dd86:	2b09      	cmp	r3, #9
 800dd88:	d869      	bhi.n	800de5e <_dtoa_r+0x2ae>
 800dd8a:	2b05      	cmp	r3, #5
 800dd8c:	bfc4      	itt	gt
 800dd8e:	3b04      	subgt	r3, #4
 800dd90:	9305      	strgt	r3, [sp, #20]
 800dd92:	9b05      	ldr	r3, [sp, #20]
 800dd94:	f1a3 0302 	sub.w	r3, r3, #2
 800dd98:	bfcc      	ite	gt
 800dd9a:	2500      	movgt	r5, #0
 800dd9c:	2501      	movle	r5, #1
 800dd9e:	2b03      	cmp	r3, #3
 800dda0:	d869      	bhi.n	800de76 <_dtoa_r+0x2c6>
 800dda2:	e8df f003 	tbb	[pc, r3]
 800dda6:	4e2c      	.short	0x4e2c
 800dda8:	5a4c      	.short	0x5a4c
 800ddaa:	e9dd 5312 	ldrd	r5, r3, [sp, #72]	; 0x48
 800ddae:	441d      	add	r5, r3
 800ddb0:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800ddb4:	2b20      	cmp	r3, #32
 800ddb6:	bfc1      	itttt	gt
 800ddb8:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800ddbc:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 800ddc0:	fa09 f303 	lslgt.w	r3, r9, r3
 800ddc4:	fa26 f000 	lsrgt.w	r0, r6, r0
 800ddc8:	bfda      	itte	le
 800ddca:	f1c3 0320 	rsble	r3, r3, #32
 800ddce:	fa06 f003 	lslle.w	r0, r6, r3
 800ddd2:	4318      	orrgt	r0, r3
 800ddd4:	f7f2 fbb6 	bl	8000544 <__aeabi_ui2d>
 800ddd8:	2301      	movs	r3, #1
 800ddda:	4606      	mov	r6, r0
 800dddc:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 800dde0:	3d01      	subs	r5, #1
 800dde2:	9310      	str	r3, [sp, #64]	; 0x40
 800dde4:	e771      	b.n	800dcca <_dtoa_r+0x11a>
 800dde6:	2301      	movs	r3, #1
 800dde8:	e7b6      	b.n	800dd58 <_dtoa_r+0x1a8>
 800ddea:	900e      	str	r0, [sp, #56]	; 0x38
 800ddec:	e7b5      	b.n	800dd5a <_dtoa_r+0x1aa>
 800ddee:	f1ca 0300 	rsb	r3, sl, #0
 800ddf2:	9306      	str	r3, [sp, #24]
 800ddf4:	2300      	movs	r3, #0
 800ddf6:	eba8 080a 	sub.w	r8, r8, sl
 800ddfa:	930d      	str	r3, [sp, #52]	; 0x34
 800ddfc:	e7c2      	b.n	800dd84 <_dtoa_r+0x1d4>
 800ddfe:	2300      	movs	r3, #0
 800de00:	9308      	str	r3, [sp, #32]
 800de02:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800de04:	2b00      	cmp	r3, #0
 800de06:	dc39      	bgt.n	800de7c <_dtoa_r+0x2cc>
 800de08:	f04f 0901 	mov.w	r9, #1
 800de0c:	f8cd 9004 	str.w	r9, [sp, #4]
 800de10:	464b      	mov	r3, r9
 800de12:	f8cd 9024 	str.w	r9, [sp, #36]	; 0x24
 800de16:	6a60      	ldr	r0, [r4, #36]	; 0x24
 800de18:	2200      	movs	r2, #0
 800de1a:	6042      	str	r2, [r0, #4]
 800de1c:	2204      	movs	r2, #4
 800de1e:	f102 0614 	add.w	r6, r2, #20
 800de22:	429e      	cmp	r6, r3
 800de24:	6841      	ldr	r1, [r0, #4]
 800de26:	d92f      	bls.n	800de88 <_dtoa_r+0x2d8>
 800de28:	4620      	mov	r0, r4
 800de2a:	f001 fa59 	bl	800f2e0 <_Balloc>
 800de2e:	9000      	str	r0, [sp, #0]
 800de30:	2800      	cmp	r0, #0
 800de32:	d14b      	bne.n	800decc <_dtoa_r+0x31c>
 800de34:	4b24      	ldr	r3, [pc, #144]	; (800dec8 <_dtoa_r+0x318>)
 800de36:	4602      	mov	r2, r0
 800de38:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 800de3c:	e6d1      	b.n	800dbe2 <_dtoa_r+0x32>
 800de3e:	2301      	movs	r3, #1
 800de40:	e7de      	b.n	800de00 <_dtoa_r+0x250>
 800de42:	2300      	movs	r3, #0
 800de44:	9308      	str	r3, [sp, #32]
 800de46:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800de48:	eb0a 0903 	add.w	r9, sl, r3
 800de4c:	f109 0301 	add.w	r3, r9, #1
 800de50:	2b01      	cmp	r3, #1
 800de52:	9301      	str	r3, [sp, #4]
 800de54:	bfb8      	it	lt
 800de56:	2301      	movlt	r3, #1
 800de58:	e7dd      	b.n	800de16 <_dtoa_r+0x266>
 800de5a:	2301      	movs	r3, #1
 800de5c:	e7f2      	b.n	800de44 <_dtoa_r+0x294>
 800de5e:	2501      	movs	r5, #1
 800de60:	2300      	movs	r3, #0
 800de62:	9305      	str	r3, [sp, #20]
 800de64:	9508      	str	r5, [sp, #32]
 800de66:	f04f 39ff 	mov.w	r9, #4294967295
 800de6a:	2200      	movs	r2, #0
 800de6c:	f8cd 9004 	str.w	r9, [sp, #4]
 800de70:	2312      	movs	r3, #18
 800de72:	9209      	str	r2, [sp, #36]	; 0x24
 800de74:	e7cf      	b.n	800de16 <_dtoa_r+0x266>
 800de76:	2301      	movs	r3, #1
 800de78:	9308      	str	r3, [sp, #32]
 800de7a:	e7f4      	b.n	800de66 <_dtoa_r+0x2b6>
 800de7c:	f8dd 9024 	ldr.w	r9, [sp, #36]	; 0x24
 800de80:	f8cd 9004 	str.w	r9, [sp, #4]
 800de84:	464b      	mov	r3, r9
 800de86:	e7c6      	b.n	800de16 <_dtoa_r+0x266>
 800de88:	3101      	adds	r1, #1
 800de8a:	6041      	str	r1, [r0, #4]
 800de8c:	0052      	lsls	r2, r2, #1
 800de8e:	e7c6      	b.n	800de1e <_dtoa_r+0x26e>
 800de90:	636f4361 	.word	0x636f4361
 800de94:	3fd287a7 	.word	0x3fd287a7
 800de98:	8b60c8b3 	.word	0x8b60c8b3
 800de9c:	3fc68a28 	.word	0x3fc68a28
 800dea0:	509f79fb 	.word	0x509f79fb
 800dea4:	3fd34413 	.word	0x3fd34413
 800dea8:	0801180e 	.word	0x0801180e
 800deac:	08011825 	.word	0x08011825
 800deb0:	7ff00000 	.word	0x7ff00000
 800deb4:	0801180a 	.word	0x0801180a
 800deb8:	08011801 	.word	0x08011801
 800debc:	0801168d 	.word	0x0801168d
 800dec0:	3ff80000 	.word	0x3ff80000
 800dec4:	08011a00 	.word	0x08011a00
 800dec8:	08011884 	.word	0x08011884
 800decc:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800dece:	9a00      	ldr	r2, [sp, #0]
 800ded0:	601a      	str	r2, [r3, #0]
 800ded2:	9b01      	ldr	r3, [sp, #4]
 800ded4:	2b0e      	cmp	r3, #14
 800ded6:	f200 80ad 	bhi.w	800e034 <_dtoa_r+0x484>
 800deda:	2d00      	cmp	r5, #0
 800dedc:	f000 80aa 	beq.w	800e034 <_dtoa_r+0x484>
 800dee0:	f1ba 0f00 	cmp.w	sl, #0
 800dee4:	dd36      	ble.n	800df54 <_dtoa_r+0x3a4>
 800dee6:	4ac3      	ldr	r2, [pc, #780]	; (800e1f4 <_dtoa_r+0x644>)
 800dee8:	f00a 030f 	and.w	r3, sl, #15
 800deec:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800def0:	ed93 7b00 	vldr	d7, [r3]
 800def4:	f41a 7f80 	tst.w	sl, #256	; 0x100
 800def8:	ea4f 172a 	mov.w	r7, sl, asr #4
 800defc:	eeb0 8a47 	vmov.f32	s16, s14
 800df00:	eef0 8a67 	vmov.f32	s17, s15
 800df04:	d016      	beq.n	800df34 <_dtoa_r+0x384>
 800df06:	4bbc      	ldr	r3, [pc, #752]	; (800e1f8 <_dtoa_r+0x648>)
 800df08:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800df0c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800df10:	f7f2 fcbc 	bl	800088c <__aeabi_ddiv>
 800df14:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800df18:	f007 070f 	and.w	r7, r7, #15
 800df1c:	2503      	movs	r5, #3
 800df1e:	4eb6      	ldr	r6, [pc, #728]	; (800e1f8 <_dtoa_r+0x648>)
 800df20:	b957      	cbnz	r7, 800df38 <_dtoa_r+0x388>
 800df22:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 800df26:	ec53 2b18 	vmov	r2, r3, d8
 800df2a:	f7f2 fcaf 	bl	800088c <__aeabi_ddiv>
 800df2e:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800df32:	e029      	b.n	800df88 <_dtoa_r+0x3d8>
 800df34:	2502      	movs	r5, #2
 800df36:	e7f2      	b.n	800df1e <_dtoa_r+0x36e>
 800df38:	07f9      	lsls	r1, r7, #31
 800df3a:	d508      	bpl.n	800df4e <_dtoa_r+0x39e>
 800df3c:	ec51 0b18 	vmov	r0, r1, d8
 800df40:	e9d6 2300 	ldrd	r2, r3, [r6]
 800df44:	f7f2 fb78 	bl	8000638 <__aeabi_dmul>
 800df48:	ec41 0b18 	vmov	d8, r0, r1
 800df4c:	3501      	adds	r5, #1
 800df4e:	107f      	asrs	r7, r7, #1
 800df50:	3608      	adds	r6, #8
 800df52:	e7e5      	b.n	800df20 <_dtoa_r+0x370>
 800df54:	f000 80a6 	beq.w	800e0a4 <_dtoa_r+0x4f4>
 800df58:	f1ca 0600 	rsb	r6, sl, #0
 800df5c:	4ba5      	ldr	r3, [pc, #660]	; (800e1f4 <_dtoa_r+0x644>)
 800df5e:	4fa6      	ldr	r7, [pc, #664]	; (800e1f8 <_dtoa_r+0x648>)
 800df60:	f006 020f 	and.w	r2, r6, #15
 800df64:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800df68:	e9d3 2300 	ldrd	r2, r3, [r3]
 800df6c:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	; 0x28
 800df70:	f7f2 fb62 	bl	8000638 <__aeabi_dmul>
 800df74:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800df78:	1136      	asrs	r6, r6, #4
 800df7a:	2300      	movs	r3, #0
 800df7c:	2502      	movs	r5, #2
 800df7e:	2e00      	cmp	r6, #0
 800df80:	f040 8085 	bne.w	800e08e <_dtoa_r+0x4de>
 800df84:	2b00      	cmp	r3, #0
 800df86:	d1d2      	bne.n	800df2e <_dtoa_r+0x37e>
 800df88:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800df8a:	2b00      	cmp	r3, #0
 800df8c:	f000 808c 	beq.w	800e0a8 <_dtoa_r+0x4f8>
 800df90:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800df94:	4b99      	ldr	r3, [pc, #612]	; (800e1fc <_dtoa_r+0x64c>)
 800df96:	2200      	movs	r2, #0
 800df98:	4630      	mov	r0, r6
 800df9a:	4639      	mov	r1, r7
 800df9c:	f7f2 fdbe 	bl	8000b1c <__aeabi_dcmplt>
 800dfa0:	2800      	cmp	r0, #0
 800dfa2:	f000 8081 	beq.w	800e0a8 <_dtoa_r+0x4f8>
 800dfa6:	9b01      	ldr	r3, [sp, #4]
 800dfa8:	2b00      	cmp	r3, #0
 800dfaa:	d07d      	beq.n	800e0a8 <_dtoa_r+0x4f8>
 800dfac:	f1b9 0f00 	cmp.w	r9, #0
 800dfb0:	dd3c      	ble.n	800e02c <_dtoa_r+0x47c>
 800dfb2:	f10a 33ff 	add.w	r3, sl, #4294967295
 800dfb6:	9307      	str	r3, [sp, #28]
 800dfb8:	2200      	movs	r2, #0
 800dfba:	4b91      	ldr	r3, [pc, #580]	; (800e200 <_dtoa_r+0x650>)
 800dfbc:	4630      	mov	r0, r6
 800dfbe:	4639      	mov	r1, r7
 800dfc0:	f7f2 fb3a 	bl	8000638 <__aeabi_dmul>
 800dfc4:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800dfc8:	3501      	adds	r5, #1
 800dfca:	f8cd 9030 	str.w	r9, [sp, #48]	; 0x30
 800dfce:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800dfd2:	4628      	mov	r0, r5
 800dfd4:	f7f2 fac6 	bl	8000564 <__aeabi_i2d>
 800dfd8:	4632      	mov	r2, r6
 800dfda:	463b      	mov	r3, r7
 800dfdc:	f7f2 fb2c 	bl	8000638 <__aeabi_dmul>
 800dfe0:	4b88      	ldr	r3, [pc, #544]	; (800e204 <_dtoa_r+0x654>)
 800dfe2:	2200      	movs	r2, #0
 800dfe4:	f7f2 f972 	bl	80002cc <__adddf3>
 800dfe8:	f1a1 7350 	sub.w	r3, r1, #54525952	; 0x3400000
 800dfec:	e9cd 0102 	strd	r0, r1, [sp, #8]
 800dff0:	9303      	str	r3, [sp, #12]
 800dff2:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800dff4:	2b00      	cmp	r3, #0
 800dff6:	d15c      	bne.n	800e0b2 <_dtoa_r+0x502>
 800dff8:	4b83      	ldr	r3, [pc, #524]	; (800e208 <_dtoa_r+0x658>)
 800dffa:	2200      	movs	r2, #0
 800dffc:	4630      	mov	r0, r6
 800dffe:	4639      	mov	r1, r7
 800e000:	f7f2 f962 	bl	80002c8 <__aeabi_dsub>
 800e004:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800e008:	4606      	mov	r6, r0
 800e00a:	460f      	mov	r7, r1
 800e00c:	f7f2 fda4 	bl	8000b58 <__aeabi_dcmpgt>
 800e010:	2800      	cmp	r0, #0
 800e012:	f040 8296 	bne.w	800e542 <_dtoa_r+0x992>
 800e016:	e9dd 2102 	ldrd	r2, r1, [sp, #8]
 800e01a:	4630      	mov	r0, r6
 800e01c:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 800e020:	4639      	mov	r1, r7
 800e022:	f7f2 fd7b 	bl	8000b1c <__aeabi_dcmplt>
 800e026:	2800      	cmp	r0, #0
 800e028:	f040 8288 	bne.w	800e53c <_dtoa_r+0x98c>
 800e02c:	e9dd 230a 	ldrd	r2, r3, [sp, #40]	; 0x28
 800e030:	e9cd 2302 	strd	r2, r3, [sp, #8]
 800e034:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 800e036:	2b00      	cmp	r3, #0
 800e038:	f2c0 8158 	blt.w	800e2ec <_dtoa_r+0x73c>
 800e03c:	f1ba 0f0e 	cmp.w	sl, #14
 800e040:	f300 8154 	bgt.w	800e2ec <_dtoa_r+0x73c>
 800e044:	4b6b      	ldr	r3, [pc, #428]	; (800e1f4 <_dtoa_r+0x644>)
 800e046:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800e04a:	e9d3 8900 	ldrd	r8, r9, [r3]
 800e04e:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e050:	2b00      	cmp	r3, #0
 800e052:	f280 80e3 	bge.w	800e21c <_dtoa_r+0x66c>
 800e056:	9b01      	ldr	r3, [sp, #4]
 800e058:	2b00      	cmp	r3, #0
 800e05a:	f300 80df 	bgt.w	800e21c <_dtoa_r+0x66c>
 800e05e:	f040 826d 	bne.w	800e53c <_dtoa_r+0x98c>
 800e062:	4b69      	ldr	r3, [pc, #420]	; (800e208 <_dtoa_r+0x658>)
 800e064:	2200      	movs	r2, #0
 800e066:	4640      	mov	r0, r8
 800e068:	4649      	mov	r1, r9
 800e06a:	f7f2 fae5 	bl	8000638 <__aeabi_dmul>
 800e06e:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800e072:	f7f2 fd67 	bl	8000b44 <__aeabi_dcmpge>
 800e076:	9e01      	ldr	r6, [sp, #4]
 800e078:	4637      	mov	r7, r6
 800e07a:	2800      	cmp	r0, #0
 800e07c:	f040 8243 	bne.w	800e506 <_dtoa_r+0x956>
 800e080:	9d00      	ldr	r5, [sp, #0]
 800e082:	2331      	movs	r3, #49	; 0x31
 800e084:	f805 3b01 	strb.w	r3, [r5], #1
 800e088:	f10a 0a01 	add.w	sl, sl, #1
 800e08c:	e23f      	b.n	800e50e <_dtoa_r+0x95e>
 800e08e:	07f2      	lsls	r2, r6, #31
 800e090:	d505      	bpl.n	800e09e <_dtoa_r+0x4ee>
 800e092:	e9d7 2300 	ldrd	r2, r3, [r7]
 800e096:	f7f2 facf 	bl	8000638 <__aeabi_dmul>
 800e09a:	3501      	adds	r5, #1
 800e09c:	2301      	movs	r3, #1
 800e09e:	1076      	asrs	r6, r6, #1
 800e0a0:	3708      	adds	r7, #8
 800e0a2:	e76c      	b.n	800df7e <_dtoa_r+0x3ce>
 800e0a4:	2502      	movs	r5, #2
 800e0a6:	e76f      	b.n	800df88 <_dtoa_r+0x3d8>
 800e0a8:	9b01      	ldr	r3, [sp, #4]
 800e0aa:	f8cd a01c 	str.w	sl, [sp, #28]
 800e0ae:	930c      	str	r3, [sp, #48]	; 0x30
 800e0b0:	e78d      	b.n	800dfce <_dtoa_r+0x41e>
 800e0b2:	9900      	ldr	r1, [sp, #0]
 800e0b4:	980c      	ldr	r0, [sp, #48]	; 0x30
 800e0b6:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800e0b8:	4b4e      	ldr	r3, [pc, #312]	; (800e1f4 <_dtoa_r+0x644>)
 800e0ba:	ed9d 7b02 	vldr	d7, [sp, #8]
 800e0be:	4401      	add	r1, r0
 800e0c0:	9102      	str	r1, [sp, #8]
 800e0c2:	9908      	ldr	r1, [sp, #32]
 800e0c4:	eeb0 8a47 	vmov.f32	s16, s14
 800e0c8:	eef0 8a67 	vmov.f32	s17, s15
 800e0cc:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800e0d0:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800e0d4:	2900      	cmp	r1, #0
 800e0d6:	d045      	beq.n	800e164 <_dtoa_r+0x5b4>
 800e0d8:	494c      	ldr	r1, [pc, #304]	; (800e20c <_dtoa_r+0x65c>)
 800e0da:	2000      	movs	r0, #0
 800e0dc:	f7f2 fbd6 	bl	800088c <__aeabi_ddiv>
 800e0e0:	ec53 2b18 	vmov	r2, r3, d8
 800e0e4:	f7f2 f8f0 	bl	80002c8 <__aeabi_dsub>
 800e0e8:	9d00      	ldr	r5, [sp, #0]
 800e0ea:	ec41 0b18 	vmov	d8, r0, r1
 800e0ee:	4639      	mov	r1, r7
 800e0f0:	4630      	mov	r0, r6
 800e0f2:	f7f2 fd51 	bl	8000b98 <__aeabi_d2iz>
 800e0f6:	900c      	str	r0, [sp, #48]	; 0x30
 800e0f8:	f7f2 fa34 	bl	8000564 <__aeabi_i2d>
 800e0fc:	4602      	mov	r2, r0
 800e0fe:	460b      	mov	r3, r1
 800e100:	4630      	mov	r0, r6
 800e102:	4639      	mov	r1, r7
 800e104:	f7f2 f8e0 	bl	80002c8 <__aeabi_dsub>
 800e108:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800e10a:	3330      	adds	r3, #48	; 0x30
 800e10c:	f805 3b01 	strb.w	r3, [r5], #1
 800e110:	ec53 2b18 	vmov	r2, r3, d8
 800e114:	4606      	mov	r6, r0
 800e116:	460f      	mov	r7, r1
 800e118:	f7f2 fd00 	bl	8000b1c <__aeabi_dcmplt>
 800e11c:	2800      	cmp	r0, #0
 800e11e:	d165      	bne.n	800e1ec <_dtoa_r+0x63c>
 800e120:	4632      	mov	r2, r6
 800e122:	463b      	mov	r3, r7
 800e124:	4935      	ldr	r1, [pc, #212]	; (800e1fc <_dtoa_r+0x64c>)
 800e126:	2000      	movs	r0, #0
 800e128:	f7f2 f8ce 	bl	80002c8 <__aeabi_dsub>
 800e12c:	ec53 2b18 	vmov	r2, r3, d8
 800e130:	f7f2 fcf4 	bl	8000b1c <__aeabi_dcmplt>
 800e134:	2800      	cmp	r0, #0
 800e136:	f040 80b9 	bne.w	800e2ac <_dtoa_r+0x6fc>
 800e13a:	9b02      	ldr	r3, [sp, #8]
 800e13c:	429d      	cmp	r5, r3
 800e13e:	f43f af75 	beq.w	800e02c <_dtoa_r+0x47c>
 800e142:	4b2f      	ldr	r3, [pc, #188]	; (800e200 <_dtoa_r+0x650>)
 800e144:	ec51 0b18 	vmov	r0, r1, d8
 800e148:	2200      	movs	r2, #0
 800e14a:	f7f2 fa75 	bl	8000638 <__aeabi_dmul>
 800e14e:	4b2c      	ldr	r3, [pc, #176]	; (800e200 <_dtoa_r+0x650>)
 800e150:	ec41 0b18 	vmov	d8, r0, r1
 800e154:	2200      	movs	r2, #0
 800e156:	4630      	mov	r0, r6
 800e158:	4639      	mov	r1, r7
 800e15a:	f7f2 fa6d 	bl	8000638 <__aeabi_dmul>
 800e15e:	4606      	mov	r6, r0
 800e160:	460f      	mov	r7, r1
 800e162:	e7c4      	b.n	800e0ee <_dtoa_r+0x53e>
 800e164:	ec51 0b17 	vmov	r0, r1, d7
 800e168:	f7f2 fa66 	bl	8000638 <__aeabi_dmul>
 800e16c:	9b02      	ldr	r3, [sp, #8]
 800e16e:	9d00      	ldr	r5, [sp, #0]
 800e170:	930c      	str	r3, [sp, #48]	; 0x30
 800e172:	ec41 0b18 	vmov	d8, r0, r1
 800e176:	4639      	mov	r1, r7
 800e178:	4630      	mov	r0, r6
 800e17a:	f7f2 fd0d 	bl	8000b98 <__aeabi_d2iz>
 800e17e:	9011      	str	r0, [sp, #68]	; 0x44
 800e180:	f7f2 f9f0 	bl	8000564 <__aeabi_i2d>
 800e184:	4602      	mov	r2, r0
 800e186:	460b      	mov	r3, r1
 800e188:	4630      	mov	r0, r6
 800e18a:	4639      	mov	r1, r7
 800e18c:	f7f2 f89c 	bl	80002c8 <__aeabi_dsub>
 800e190:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800e192:	3330      	adds	r3, #48	; 0x30
 800e194:	f805 3b01 	strb.w	r3, [r5], #1
 800e198:	9b02      	ldr	r3, [sp, #8]
 800e19a:	429d      	cmp	r5, r3
 800e19c:	4606      	mov	r6, r0
 800e19e:	460f      	mov	r7, r1
 800e1a0:	f04f 0200 	mov.w	r2, #0
 800e1a4:	d134      	bne.n	800e210 <_dtoa_r+0x660>
 800e1a6:	4b19      	ldr	r3, [pc, #100]	; (800e20c <_dtoa_r+0x65c>)
 800e1a8:	ec51 0b18 	vmov	r0, r1, d8
 800e1ac:	f7f2 f88e 	bl	80002cc <__adddf3>
 800e1b0:	4602      	mov	r2, r0
 800e1b2:	460b      	mov	r3, r1
 800e1b4:	4630      	mov	r0, r6
 800e1b6:	4639      	mov	r1, r7
 800e1b8:	f7f2 fcce 	bl	8000b58 <__aeabi_dcmpgt>
 800e1bc:	2800      	cmp	r0, #0
 800e1be:	d175      	bne.n	800e2ac <_dtoa_r+0x6fc>
 800e1c0:	ec53 2b18 	vmov	r2, r3, d8
 800e1c4:	4911      	ldr	r1, [pc, #68]	; (800e20c <_dtoa_r+0x65c>)
 800e1c6:	2000      	movs	r0, #0
 800e1c8:	f7f2 f87e 	bl	80002c8 <__aeabi_dsub>
 800e1cc:	4602      	mov	r2, r0
 800e1ce:	460b      	mov	r3, r1
 800e1d0:	4630      	mov	r0, r6
 800e1d2:	4639      	mov	r1, r7
 800e1d4:	f7f2 fca2 	bl	8000b1c <__aeabi_dcmplt>
 800e1d8:	2800      	cmp	r0, #0
 800e1da:	f43f af27 	beq.w	800e02c <_dtoa_r+0x47c>
 800e1de:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800e1e0:	1e6b      	subs	r3, r5, #1
 800e1e2:	930c      	str	r3, [sp, #48]	; 0x30
 800e1e4:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800e1e8:	2b30      	cmp	r3, #48	; 0x30
 800e1ea:	d0f8      	beq.n	800e1de <_dtoa_r+0x62e>
 800e1ec:	f8dd a01c 	ldr.w	sl, [sp, #28]
 800e1f0:	e04a      	b.n	800e288 <_dtoa_r+0x6d8>
 800e1f2:	bf00      	nop
 800e1f4:	08011a00 	.word	0x08011a00
 800e1f8:	080119d8 	.word	0x080119d8
 800e1fc:	3ff00000 	.word	0x3ff00000
 800e200:	40240000 	.word	0x40240000
 800e204:	401c0000 	.word	0x401c0000
 800e208:	40140000 	.word	0x40140000
 800e20c:	3fe00000 	.word	0x3fe00000
 800e210:	4baf      	ldr	r3, [pc, #700]	; (800e4d0 <_dtoa_r+0x920>)
 800e212:	f7f2 fa11 	bl	8000638 <__aeabi_dmul>
 800e216:	4606      	mov	r6, r0
 800e218:	460f      	mov	r7, r1
 800e21a:	e7ac      	b.n	800e176 <_dtoa_r+0x5c6>
 800e21c:	e9dd 6702 	ldrd	r6, r7, [sp, #8]
 800e220:	9d00      	ldr	r5, [sp, #0]
 800e222:	4642      	mov	r2, r8
 800e224:	464b      	mov	r3, r9
 800e226:	4630      	mov	r0, r6
 800e228:	4639      	mov	r1, r7
 800e22a:	f7f2 fb2f 	bl	800088c <__aeabi_ddiv>
 800e22e:	f7f2 fcb3 	bl	8000b98 <__aeabi_d2iz>
 800e232:	9002      	str	r0, [sp, #8]
 800e234:	f7f2 f996 	bl	8000564 <__aeabi_i2d>
 800e238:	4642      	mov	r2, r8
 800e23a:	464b      	mov	r3, r9
 800e23c:	f7f2 f9fc 	bl	8000638 <__aeabi_dmul>
 800e240:	4602      	mov	r2, r0
 800e242:	460b      	mov	r3, r1
 800e244:	4630      	mov	r0, r6
 800e246:	4639      	mov	r1, r7
 800e248:	f7f2 f83e 	bl	80002c8 <__aeabi_dsub>
 800e24c:	9e02      	ldr	r6, [sp, #8]
 800e24e:	9f01      	ldr	r7, [sp, #4]
 800e250:	3630      	adds	r6, #48	; 0x30
 800e252:	f805 6b01 	strb.w	r6, [r5], #1
 800e256:	9e00      	ldr	r6, [sp, #0]
 800e258:	1bae      	subs	r6, r5, r6
 800e25a:	42b7      	cmp	r7, r6
 800e25c:	4602      	mov	r2, r0
 800e25e:	460b      	mov	r3, r1
 800e260:	d137      	bne.n	800e2d2 <_dtoa_r+0x722>
 800e262:	f7f2 f833 	bl	80002cc <__adddf3>
 800e266:	4642      	mov	r2, r8
 800e268:	464b      	mov	r3, r9
 800e26a:	4606      	mov	r6, r0
 800e26c:	460f      	mov	r7, r1
 800e26e:	f7f2 fc73 	bl	8000b58 <__aeabi_dcmpgt>
 800e272:	b9c8      	cbnz	r0, 800e2a8 <_dtoa_r+0x6f8>
 800e274:	4642      	mov	r2, r8
 800e276:	464b      	mov	r3, r9
 800e278:	4630      	mov	r0, r6
 800e27a:	4639      	mov	r1, r7
 800e27c:	f7f2 fc44 	bl	8000b08 <__aeabi_dcmpeq>
 800e280:	b110      	cbz	r0, 800e288 <_dtoa_r+0x6d8>
 800e282:	9b02      	ldr	r3, [sp, #8]
 800e284:	07d9      	lsls	r1, r3, #31
 800e286:	d40f      	bmi.n	800e2a8 <_dtoa_r+0x6f8>
 800e288:	4620      	mov	r0, r4
 800e28a:	4659      	mov	r1, fp
 800e28c:	f001 f868 	bl	800f360 <_Bfree>
 800e290:	2300      	movs	r3, #0
 800e292:	702b      	strb	r3, [r5, #0]
 800e294:	9b0f      	ldr	r3, [sp, #60]	; 0x3c
 800e296:	f10a 0001 	add.w	r0, sl, #1
 800e29a:	6018      	str	r0, [r3, #0]
 800e29c:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800e29e:	2b00      	cmp	r3, #0
 800e2a0:	f43f acd8 	beq.w	800dc54 <_dtoa_r+0xa4>
 800e2a4:	601d      	str	r5, [r3, #0]
 800e2a6:	e4d5      	b.n	800dc54 <_dtoa_r+0xa4>
 800e2a8:	f8cd a01c 	str.w	sl, [sp, #28]
 800e2ac:	462b      	mov	r3, r5
 800e2ae:	461d      	mov	r5, r3
 800e2b0:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800e2b4:	2a39      	cmp	r2, #57	; 0x39
 800e2b6:	d108      	bne.n	800e2ca <_dtoa_r+0x71a>
 800e2b8:	9a00      	ldr	r2, [sp, #0]
 800e2ba:	429a      	cmp	r2, r3
 800e2bc:	d1f7      	bne.n	800e2ae <_dtoa_r+0x6fe>
 800e2be:	9a07      	ldr	r2, [sp, #28]
 800e2c0:	9900      	ldr	r1, [sp, #0]
 800e2c2:	3201      	adds	r2, #1
 800e2c4:	9207      	str	r2, [sp, #28]
 800e2c6:	2230      	movs	r2, #48	; 0x30
 800e2c8:	700a      	strb	r2, [r1, #0]
 800e2ca:	781a      	ldrb	r2, [r3, #0]
 800e2cc:	3201      	adds	r2, #1
 800e2ce:	701a      	strb	r2, [r3, #0]
 800e2d0:	e78c      	b.n	800e1ec <_dtoa_r+0x63c>
 800e2d2:	4b7f      	ldr	r3, [pc, #508]	; (800e4d0 <_dtoa_r+0x920>)
 800e2d4:	2200      	movs	r2, #0
 800e2d6:	f7f2 f9af 	bl	8000638 <__aeabi_dmul>
 800e2da:	2200      	movs	r2, #0
 800e2dc:	2300      	movs	r3, #0
 800e2de:	4606      	mov	r6, r0
 800e2e0:	460f      	mov	r7, r1
 800e2e2:	f7f2 fc11 	bl	8000b08 <__aeabi_dcmpeq>
 800e2e6:	2800      	cmp	r0, #0
 800e2e8:	d09b      	beq.n	800e222 <_dtoa_r+0x672>
 800e2ea:	e7cd      	b.n	800e288 <_dtoa_r+0x6d8>
 800e2ec:	9a08      	ldr	r2, [sp, #32]
 800e2ee:	2a00      	cmp	r2, #0
 800e2f0:	f000 80c4 	beq.w	800e47c <_dtoa_r+0x8cc>
 800e2f4:	9a05      	ldr	r2, [sp, #20]
 800e2f6:	2a01      	cmp	r2, #1
 800e2f8:	f300 80a8 	bgt.w	800e44c <_dtoa_r+0x89c>
 800e2fc:	9a10      	ldr	r2, [sp, #64]	; 0x40
 800e2fe:	2a00      	cmp	r2, #0
 800e300:	f000 80a0 	beq.w	800e444 <_dtoa_r+0x894>
 800e304:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800e308:	9e06      	ldr	r6, [sp, #24]
 800e30a:	4645      	mov	r5, r8
 800e30c:	9a04      	ldr	r2, [sp, #16]
 800e30e:	2101      	movs	r1, #1
 800e310:	441a      	add	r2, r3
 800e312:	4620      	mov	r0, r4
 800e314:	4498      	add	r8, r3
 800e316:	9204      	str	r2, [sp, #16]
 800e318:	f001 f928 	bl	800f56c <__i2b>
 800e31c:	4607      	mov	r7, r0
 800e31e:	2d00      	cmp	r5, #0
 800e320:	dd0b      	ble.n	800e33a <_dtoa_r+0x78a>
 800e322:	9b04      	ldr	r3, [sp, #16]
 800e324:	2b00      	cmp	r3, #0
 800e326:	dd08      	ble.n	800e33a <_dtoa_r+0x78a>
 800e328:	42ab      	cmp	r3, r5
 800e32a:	9a04      	ldr	r2, [sp, #16]
 800e32c:	bfa8      	it	ge
 800e32e:	462b      	movge	r3, r5
 800e330:	eba8 0803 	sub.w	r8, r8, r3
 800e334:	1aed      	subs	r5, r5, r3
 800e336:	1ad3      	subs	r3, r2, r3
 800e338:	9304      	str	r3, [sp, #16]
 800e33a:	9b06      	ldr	r3, [sp, #24]
 800e33c:	b1fb      	cbz	r3, 800e37e <_dtoa_r+0x7ce>
 800e33e:	9b08      	ldr	r3, [sp, #32]
 800e340:	2b00      	cmp	r3, #0
 800e342:	f000 809f 	beq.w	800e484 <_dtoa_r+0x8d4>
 800e346:	2e00      	cmp	r6, #0
 800e348:	dd11      	ble.n	800e36e <_dtoa_r+0x7be>
 800e34a:	4639      	mov	r1, r7
 800e34c:	4632      	mov	r2, r6
 800e34e:	4620      	mov	r0, r4
 800e350:	f001 f9c8 	bl	800f6e4 <__pow5mult>
 800e354:	465a      	mov	r2, fp
 800e356:	4601      	mov	r1, r0
 800e358:	4607      	mov	r7, r0
 800e35a:	4620      	mov	r0, r4
 800e35c:	f001 f91c 	bl	800f598 <__multiply>
 800e360:	4659      	mov	r1, fp
 800e362:	9007      	str	r0, [sp, #28]
 800e364:	4620      	mov	r0, r4
 800e366:	f000 fffb 	bl	800f360 <_Bfree>
 800e36a:	9b07      	ldr	r3, [sp, #28]
 800e36c:	469b      	mov	fp, r3
 800e36e:	9b06      	ldr	r3, [sp, #24]
 800e370:	1b9a      	subs	r2, r3, r6
 800e372:	d004      	beq.n	800e37e <_dtoa_r+0x7ce>
 800e374:	4659      	mov	r1, fp
 800e376:	4620      	mov	r0, r4
 800e378:	f001 f9b4 	bl	800f6e4 <__pow5mult>
 800e37c:	4683      	mov	fp, r0
 800e37e:	2101      	movs	r1, #1
 800e380:	4620      	mov	r0, r4
 800e382:	f001 f8f3 	bl	800f56c <__i2b>
 800e386:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800e388:	2b00      	cmp	r3, #0
 800e38a:	4606      	mov	r6, r0
 800e38c:	dd7c      	ble.n	800e488 <_dtoa_r+0x8d8>
 800e38e:	461a      	mov	r2, r3
 800e390:	4601      	mov	r1, r0
 800e392:	4620      	mov	r0, r4
 800e394:	f001 f9a6 	bl	800f6e4 <__pow5mult>
 800e398:	9b05      	ldr	r3, [sp, #20]
 800e39a:	2b01      	cmp	r3, #1
 800e39c:	4606      	mov	r6, r0
 800e39e:	dd76      	ble.n	800e48e <_dtoa_r+0x8de>
 800e3a0:	2300      	movs	r3, #0
 800e3a2:	9306      	str	r3, [sp, #24]
 800e3a4:	6933      	ldr	r3, [r6, #16]
 800e3a6:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800e3aa:	6918      	ldr	r0, [r3, #16]
 800e3ac:	f001 f88e 	bl	800f4cc <__hi0bits>
 800e3b0:	f1c0 0020 	rsb	r0, r0, #32
 800e3b4:	9b04      	ldr	r3, [sp, #16]
 800e3b6:	4418      	add	r0, r3
 800e3b8:	f010 001f 	ands.w	r0, r0, #31
 800e3bc:	f000 8086 	beq.w	800e4cc <_dtoa_r+0x91c>
 800e3c0:	f1c0 0320 	rsb	r3, r0, #32
 800e3c4:	2b04      	cmp	r3, #4
 800e3c6:	dd7f      	ble.n	800e4c8 <_dtoa_r+0x918>
 800e3c8:	f1c0 001c 	rsb	r0, r0, #28
 800e3cc:	9b04      	ldr	r3, [sp, #16]
 800e3ce:	4403      	add	r3, r0
 800e3d0:	4480      	add	r8, r0
 800e3d2:	4405      	add	r5, r0
 800e3d4:	9304      	str	r3, [sp, #16]
 800e3d6:	f1b8 0f00 	cmp.w	r8, #0
 800e3da:	dd05      	ble.n	800e3e8 <_dtoa_r+0x838>
 800e3dc:	4659      	mov	r1, fp
 800e3de:	4642      	mov	r2, r8
 800e3e0:	4620      	mov	r0, r4
 800e3e2:	f001 f9d9 	bl	800f798 <__lshift>
 800e3e6:	4683      	mov	fp, r0
 800e3e8:	9b04      	ldr	r3, [sp, #16]
 800e3ea:	2b00      	cmp	r3, #0
 800e3ec:	dd05      	ble.n	800e3fa <_dtoa_r+0x84a>
 800e3ee:	4631      	mov	r1, r6
 800e3f0:	461a      	mov	r2, r3
 800e3f2:	4620      	mov	r0, r4
 800e3f4:	f001 f9d0 	bl	800f798 <__lshift>
 800e3f8:	4606      	mov	r6, r0
 800e3fa:	9b0e      	ldr	r3, [sp, #56]	; 0x38
 800e3fc:	2b00      	cmp	r3, #0
 800e3fe:	d069      	beq.n	800e4d4 <_dtoa_r+0x924>
 800e400:	4631      	mov	r1, r6
 800e402:	4658      	mov	r0, fp
 800e404:	f001 fa34 	bl	800f870 <__mcmp>
 800e408:	2800      	cmp	r0, #0
 800e40a:	da63      	bge.n	800e4d4 <_dtoa_r+0x924>
 800e40c:	2300      	movs	r3, #0
 800e40e:	4659      	mov	r1, fp
 800e410:	220a      	movs	r2, #10
 800e412:	4620      	mov	r0, r4
 800e414:	f000 ffc6 	bl	800f3a4 <__multadd>
 800e418:	9b08      	ldr	r3, [sp, #32]
 800e41a:	f10a 3aff 	add.w	sl, sl, #4294967295
 800e41e:	4683      	mov	fp, r0
 800e420:	2b00      	cmp	r3, #0
 800e422:	f000 818f 	beq.w	800e744 <_dtoa_r+0xb94>
 800e426:	4639      	mov	r1, r7
 800e428:	2300      	movs	r3, #0
 800e42a:	220a      	movs	r2, #10
 800e42c:	4620      	mov	r0, r4
 800e42e:	f000 ffb9 	bl	800f3a4 <__multadd>
 800e432:	f1b9 0f00 	cmp.w	r9, #0
 800e436:	4607      	mov	r7, r0
 800e438:	f300 808e 	bgt.w	800e558 <_dtoa_r+0x9a8>
 800e43c:	9b05      	ldr	r3, [sp, #20]
 800e43e:	2b02      	cmp	r3, #2
 800e440:	dc50      	bgt.n	800e4e4 <_dtoa_r+0x934>
 800e442:	e089      	b.n	800e558 <_dtoa_r+0x9a8>
 800e444:	9b12      	ldr	r3, [sp, #72]	; 0x48
 800e446:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800e44a:	e75d      	b.n	800e308 <_dtoa_r+0x758>
 800e44c:	9b01      	ldr	r3, [sp, #4]
 800e44e:	1e5e      	subs	r6, r3, #1
 800e450:	9b06      	ldr	r3, [sp, #24]
 800e452:	42b3      	cmp	r3, r6
 800e454:	bfbf      	itttt	lt
 800e456:	9b06      	ldrlt	r3, [sp, #24]
 800e458:	9606      	strlt	r6, [sp, #24]
 800e45a:	1af2      	sublt	r2, r6, r3
 800e45c:	9b0d      	ldrlt	r3, [sp, #52]	; 0x34
 800e45e:	bfb6      	itet	lt
 800e460:	189b      	addlt	r3, r3, r2
 800e462:	1b9e      	subge	r6, r3, r6
 800e464:	930d      	strlt	r3, [sp, #52]	; 0x34
 800e466:	9b01      	ldr	r3, [sp, #4]
 800e468:	bfb8      	it	lt
 800e46a:	2600      	movlt	r6, #0
 800e46c:	2b00      	cmp	r3, #0
 800e46e:	bfb5      	itete	lt
 800e470:	eba8 0503 	sublt.w	r5, r8, r3
 800e474:	9b01      	ldrge	r3, [sp, #4]
 800e476:	2300      	movlt	r3, #0
 800e478:	4645      	movge	r5, r8
 800e47a:	e747      	b.n	800e30c <_dtoa_r+0x75c>
 800e47c:	9e06      	ldr	r6, [sp, #24]
 800e47e:	9f08      	ldr	r7, [sp, #32]
 800e480:	4645      	mov	r5, r8
 800e482:	e74c      	b.n	800e31e <_dtoa_r+0x76e>
 800e484:	9a06      	ldr	r2, [sp, #24]
 800e486:	e775      	b.n	800e374 <_dtoa_r+0x7c4>
 800e488:	9b05      	ldr	r3, [sp, #20]
 800e48a:	2b01      	cmp	r3, #1
 800e48c:	dc18      	bgt.n	800e4c0 <_dtoa_r+0x910>
 800e48e:	9b02      	ldr	r3, [sp, #8]
 800e490:	b9b3      	cbnz	r3, 800e4c0 <_dtoa_r+0x910>
 800e492:	9b03      	ldr	r3, [sp, #12]
 800e494:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800e498:	b9a3      	cbnz	r3, 800e4c4 <_dtoa_r+0x914>
 800e49a:	9b03      	ldr	r3, [sp, #12]
 800e49c:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800e4a0:	0d1b      	lsrs	r3, r3, #20
 800e4a2:	051b      	lsls	r3, r3, #20
 800e4a4:	b12b      	cbz	r3, 800e4b2 <_dtoa_r+0x902>
 800e4a6:	9b04      	ldr	r3, [sp, #16]
 800e4a8:	3301      	adds	r3, #1
 800e4aa:	9304      	str	r3, [sp, #16]
 800e4ac:	f108 0801 	add.w	r8, r8, #1
 800e4b0:	2301      	movs	r3, #1
 800e4b2:	9306      	str	r3, [sp, #24]
 800e4b4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800e4b6:	2b00      	cmp	r3, #0
 800e4b8:	f47f af74 	bne.w	800e3a4 <_dtoa_r+0x7f4>
 800e4bc:	2001      	movs	r0, #1
 800e4be:	e779      	b.n	800e3b4 <_dtoa_r+0x804>
 800e4c0:	2300      	movs	r3, #0
 800e4c2:	e7f6      	b.n	800e4b2 <_dtoa_r+0x902>
 800e4c4:	9b02      	ldr	r3, [sp, #8]
 800e4c6:	e7f4      	b.n	800e4b2 <_dtoa_r+0x902>
 800e4c8:	d085      	beq.n	800e3d6 <_dtoa_r+0x826>
 800e4ca:	4618      	mov	r0, r3
 800e4cc:	301c      	adds	r0, #28
 800e4ce:	e77d      	b.n	800e3cc <_dtoa_r+0x81c>
 800e4d0:	40240000 	.word	0x40240000
 800e4d4:	9b01      	ldr	r3, [sp, #4]
 800e4d6:	2b00      	cmp	r3, #0
 800e4d8:	dc38      	bgt.n	800e54c <_dtoa_r+0x99c>
 800e4da:	9b05      	ldr	r3, [sp, #20]
 800e4dc:	2b02      	cmp	r3, #2
 800e4de:	dd35      	ble.n	800e54c <_dtoa_r+0x99c>
 800e4e0:	f8dd 9004 	ldr.w	r9, [sp, #4]
 800e4e4:	f1b9 0f00 	cmp.w	r9, #0
 800e4e8:	d10d      	bne.n	800e506 <_dtoa_r+0x956>
 800e4ea:	4631      	mov	r1, r6
 800e4ec:	464b      	mov	r3, r9
 800e4ee:	2205      	movs	r2, #5
 800e4f0:	4620      	mov	r0, r4
 800e4f2:	f000 ff57 	bl	800f3a4 <__multadd>
 800e4f6:	4601      	mov	r1, r0
 800e4f8:	4606      	mov	r6, r0
 800e4fa:	4658      	mov	r0, fp
 800e4fc:	f001 f9b8 	bl	800f870 <__mcmp>
 800e500:	2800      	cmp	r0, #0
 800e502:	f73f adbd 	bgt.w	800e080 <_dtoa_r+0x4d0>
 800e506:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800e508:	9d00      	ldr	r5, [sp, #0]
 800e50a:	ea6f 0a03 	mvn.w	sl, r3
 800e50e:	f04f 0800 	mov.w	r8, #0
 800e512:	4631      	mov	r1, r6
 800e514:	4620      	mov	r0, r4
 800e516:	f000 ff23 	bl	800f360 <_Bfree>
 800e51a:	2f00      	cmp	r7, #0
 800e51c:	f43f aeb4 	beq.w	800e288 <_dtoa_r+0x6d8>
 800e520:	f1b8 0f00 	cmp.w	r8, #0
 800e524:	d005      	beq.n	800e532 <_dtoa_r+0x982>
 800e526:	45b8      	cmp	r8, r7
 800e528:	d003      	beq.n	800e532 <_dtoa_r+0x982>
 800e52a:	4641      	mov	r1, r8
 800e52c:	4620      	mov	r0, r4
 800e52e:	f000 ff17 	bl	800f360 <_Bfree>
 800e532:	4639      	mov	r1, r7
 800e534:	4620      	mov	r0, r4
 800e536:	f000 ff13 	bl	800f360 <_Bfree>
 800e53a:	e6a5      	b.n	800e288 <_dtoa_r+0x6d8>
 800e53c:	2600      	movs	r6, #0
 800e53e:	4637      	mov	r7, r6
 800e540:	e7e1      	b.n	800e506 <_dtoa_r+0x956>
 800e542:	9e0c      	ldr	r6, [sp, #48]	; 0x30
 800e544:	f8dd a01c 	ldr.w	sl, [sp, #28]
 800e548:	4637      	mov	r7, r6
 800e54a:	e599      	b.n	800e080 <_dtoa_r+0x4d0>
 800e54c:	9b08      	ldr	r3, [sp, #32]
 800e54e:	f8dd 9004 	ldr.w	r9, [sp, #4]
 800e552:	2b00      	cmp	r3, #0
 800e554:	f000 80fd 	beq.w	800e752 <_dtoa_r+0xba2>
 800e558:	2d00      	cmp	r5, #0
 800e55a:	dd05      	ble.n	800e568 <_dtoa_r+0x9b8>
 800e55c:	4639      	mov	r1, r7
 800e55e:	462a      	mov	r2, r5
 800e560:	4620      	mov	r0, r4
 800e562:	f001 f919 	bl	800f798 <__lshift>
 800e566:	4607      	mov	r7, r0
 800e568:	9b06      	ldr	r3, [sp, #24]
 800e56a:	2b00      	cmp	r3, #0
 800e56c:	d05c      	beq.n	800e628 <_dtoa_r+0xa78>
 800e56e:	6879      	ldr	r1, [r7, #4]
 800e570:	4620      	mov	r0, r4
 800e572:	f000 feb5 	bl	800f2e0 <_Balloc>
 800e576:	4605      	mov	r5, r0
 800e578:	b928      	cbnz	r0, 800e586 <_dtoa_r+0x9d6>
 800e57a:	4b80      	ldr	r3, [pc, #512]	; (800e77c <_dtoa_r+0xbcc>)
 800e57c:	4602      	mov	r2, r0
 800e57e:	f240 21ea 	movw	r1, #746	; 0x2ea
 800e582:	f7ff bb2e 	b.w	800dbe2 <_dtoa_r+0x32>
 800e586:	693a      	ldr	r2, [r7, #16]
 800e588:	3202      	adds	r2, #2
 800e58a:	0092      	lsls	r2, r2, #2
 800e58c:	f107 010c 	add.w	r1, r7, #12
 800e590:	300c      	adds	r0, #12
 800e592:	f7fd fdf1 	bl	800c178 <memcpy>
 800e596:	2201      	movs	r2, #1
 800e598:	4629      	mov	r1, r5
 800e59a:	4620      	mov	r0, r4
 800e59c:	f001 f8fc 	bl	800f798 <__lshift>
 800e5a0:	9b00      	ldr	r3, [sp, #0]
 800e5a2:	3301      	adds	r3, #1
 800e5a4:	9301      	str	r3, [sp, #4]
 800e5a6:	9b00      	ldr	r3, [sp, #0]
 800e5a8:	444b      	add	r3, r9
 800e5aa:	9307      	str	r3, [sp, #28]
 800e5ac:	9b02      	ldr	r3, [sp, #8]
 800e5ae:	f003 0301 	and.w	r3, r3, #1
 800e5b2:	46b8      	mov	r8, r7
 800e5b4:	9306      	str	r3, [sp, #24]
 800e5b6:	4607      	mov	r7, r0
 800e5b8:	9b01      	ldr	r3, [sp, #4]
 800e5ba:	4631      	mov	r1, r6
 800e5bc:	3b01      	subs	r3, #1
 800e5be:	4658      	mov	r0, fp
 800e5c0:	9302      	str	r3, [sp, #8]
 800e5c2:	f7ff fa69 	bl	800da98 <quorem>
 800e5c6:	4603      	mov	r3, r0
 800e5c8:	3330      	adds	r3, #48	; 0x30
 800e5ca:	9004      	str	r0, [sp, #16]
 800e5cc:	4641      	mov	r1, r8
 800e5ce:	4658      	mov	r0, fp
 800e5d0:	9308      	str	r3, [sp, #32]
 800e5d2:	f001 f94d 	bl	800f870 <__mcmp>
 800e5d6:	463a      	mov	r2, r7
 800e5d8:	4681      	mov	r9, r0
 800e5da:	4631      	mov	r1, r6
 800e5dc:	4620      	mov	r0, r4
 800e5de:	f001 f963 	bl	800f8a8 <__mdiff>
 800e5e2:	68c2      	ldr	r2, [r0, #12]
 800e5e4:	9b08      	ldr	r3, [sp, #32]
 800e5e6:	4605      	mov	r5, r0
 800e5e8:	bb02      	cbnz	r2, 800e62c <_dtoa_r+0xa7c>
 800e5ea:	4601      	mov	r1, r0
 800e5ec:	4658      	mov	r0, fp
 800e5ee:	f001 f93f 	bl	800f870 <__mcmp>
 800e5f2:	9b08      	ldr	r3, [sp, #32]
 800e5f4:	4602      	mov	r2, r0
 800e5f6:	4629      	mov	r1, r5
 800e5f8:	4620      	mov	r0, r4
 800e5fa:	e9cd 3208 	strd	r3, r2, [sp, #32]
 800e5fe:	f000 feaf 	bl	800f360 <_Bfree>
 800e602:	9b05      	ldr	r3, [sp, #20]
 800e604:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800e606:	9d01      	ldr	r5, [sp, #4]
 800e608:	ea43 0102 	orr.w	r1, r3, r2
 800e60c:	9b06      	ldr	r3, [sp, #24]
 800e60e:	430b      	orrs	r3, r1
 800e610:	9b08      	ldr	r3, [sp, #32]
 800e612:	d10d      	bne.n	800e630 <_dtoa_r+0xa80>
 800e614:	2b39      	cmp	r3, #57	; 0x39
 800e616:	d029      	beq.n	800e66c <_dtoa_r+0xabc>
 800e618:	f1b9 0f00 	cmp.w	r9, #0
 800e61c:	dd01      	ble.n	800e622 <_dtoa_r+0xa72>
 800e61e:	9b04      	ldr	r3, [sp, #16]
 800e620:	3331      	adds	r3, #49	; 0x31
 800e622:	9a02      	ldr	r2, [sp, #8]
 800e624:	7013      	strb	r3, [r2, #0]
 800e626:	e774      	b.n	800e512 <_dtoa_r+0x962>
 800e628:	4638      	mov	r0, r7
 800e62a:	e7b9      	b.n	800e5a0 <_dtoa_r+0x9f0>
 800e62c:	2201      	movs	r2, #1
 800e62e:	e7e2      	b.n	800e5f6 <_dtoa_r+0xa46>
 800e630:	f1b9 0f00 	cmp.w	r9, #0
 800e634:	db06      	blt.n	800e644 <_dtoa_r+0xa94>
 800e636:	9905      	ldr	r1, [sp, #20]
 800e638:	ea41 0909 	orr.w	r9, r1, r9
 800e63c:	9906      	ldr	r1, [sp, #24]
 800e63e:	ea59 0101 	orrs.w	r1, r9, r1
 800e642:	d120      	bne.n	800e686 <_dtoa_r+0xad6>
 800e644:	2a00      	cmp	r2, #0
 800e646:	ddec      	ble.n	800e622 <_dtoa_r+0xa72>
 800e648:	4659      	mov	r1, fp
 800e64a:	2201      	movs	r2, #1
 800e64c:	4620      	mov	r0, r4
 800e64e:	9301      	str	r3, [sp, #4]
 800e650:	f001 f8a2 	bl	800f798 <__lshift>
 800e654:	4631      	mov	r1, r6
 800e656:	4683      	mov	fp, r0
 800e658:	f001 f90a 	bl	800f870 <__mcmp>
 800e65c:	2800      	cmp	r0, #0
 800e65e:	9b01      	ldr	r3, [sp, #4]
 800e660:	dc02      	bgt.n	800e668 <_dtoa_r+0xab8>
 800e662:	d1de      	bne.n	800e622 <_dtoa_r+0xa72>
 800e664:	07da      	lsls	r2, r3, #31
 800e666:	d5dc      	bpl.n	800e622 <_dtoa_r+0xa72>
 800e668:	2b39      	cmp	r3, #57	; 0x39
 800e66a:	d1d8      	bne.n	800e61e <_dtoa_r+0xa6e>
 800e66c:	9a02      	ldr	r2, [sp, #8]
 800e66e:	2339      	movs	r3, #57	; 0x39
 800e670:	7013      	strb	r3, [r2, #0]
 800e672:	462b      	mov	r3, r5
 800e674:	461d      	mov	r5, r3
 800e676:	3b01      	subs	r3, #1
 800e678:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800e67c:	2a39      	cmp	r2, #57	; 0x39
 800e67e:	d050      	beq.n	800e722 <_dtoa_r+0xb72>
 800e680:	3201      	adds	r2, #1
 800e682:	701a      	strb	r2, [r3, #0]
 800e684:	e745      	b.n	800e512 <_dtoa_r+0x962>
 800e686:	2a00      	cmp	r2, #0
 800e688:	dd03      	ble.n	800e692 <_dtoa_r+0xae2>
 800e68a:	2b39      	cmp	r3, #57	; 0x39
 800e68c:	d0ee      	beq.n	800e66c <_dtoa_r+0xabc>
 800e68e:	3301      	adds	r3, #1
 800e690:	e7c7      	b.n	800e622 <_dtoa_r+0xa72>
 800e692:	9a01      	ldr	r2, [sp, #4]
 800e694:	9907      	ldr	r1, [sp, #28]
 800e696:	f802 3c01 	strb.w	r3, [r2, #-1]
 800e69a:	428a      	cmp	r2, r1
 800e69c:	d02a      	beq.n	800e6f4 <_dtoa_r+0xb44>
 800e69e:	4659      	mov	r1, fp
 800e6a0:	2300      	movs	r3, #0
 800e6a2:	220a      	movs	r2, #10
 800e6a4:	4620      	mov	r0, r4
 800e6a6:	f000 fe7d 	bl	800f3a4 <__multadd>
 800e6aa:	45b8      	cmp	r8, r7
 800e6ac:	4683      	mov	fp, r0
 800e6ae:	f04f 0300 	mov.w	r3, #0
 800e6b2:	f04f 020a 	mov.w	r2, #10
 800e6b6:	4641      	mov	r1, r8
 800e6b8:	4620      	mov	r0, r4
 800e6ba:	d107      	bne.n	800e6cc <_dtoa_r+0xb1c>
 800e6bc:	f000 fe72 	bl	800f3a4 <__multadd>
 800e6c0:	4680      	mov	r8, r0
 800e6c2:	4607      	mov	r7, r0
 800e6c4:	9b01      	ldr	r3, [sp, #4]
 800e6c6:	3301      	adds	r3, #1
 800e6c8:	9301      	str	r3, [sp, #4]
 800e6ca:	e775      	b.n	800e5b8 <_dtoa_r+0xa08>
 800e6cc:	f000 fe6a 	bl	800f3a4 <__multadd>
 800e6d0:	4639      	mov	r1, r7
 800e6d2:	4680      	mov	r8, r0
 800e6d4:	2300      	movs	r3, #0
 800e6d6:	220a      	movs	r2, #10
 800e6d8:	4620      	mov	r0, r4
 800e6da:	f000 fe63 	bl	800f3a4 <__multadd>
 800e6de:	4607      	mov	r7, r0
 800e6e0:	e7f0      	b.n	800e6c4 <_dtoa_r+0xb14>
 800e6e2:	f1b9 0f00 	cmp.w	r9, #0
 800e6e6:	9a00      	ldr	r2, [sp, #0]
 800e6e8:	bfcc      	ite	gt
 800e6ea:	464d      	movgt	r5, r9
 800e6ec:	2501      	movle	r5, #1
 800e6ee:	4415      	add	r5, r2
 800e6f0:	f04f 0800 	mov.w	r8, #0
 800e6f4:	4659      	mov	r1, fp
 800e6f6:	2201      	movs	r2, #1
 800e6f8:	4620      	mov	r0, r4
 800e6fa:	9301      	str	r3, [sp, #4]
 800e6fc:	f001 f84c 	bl	800f798 <__lshift>
 800e700:	4631      	mov	r1, r6
 800e702:	4683      	mov	fp, r0
 800e704:	f001 f8b4 	bl	800f870 <__mcmp>
 800e708:	2800      	cmp	r0, #0
 800e70a:	dcb2      	bgt.n	800e672 <_dtoa_r+0xac2>
 800e70c:	d102      	bne.n	800e714 <_dtoa_r+0xb64>
 800e70e:	9b01      	ldr	r3, [sp, #4]
 800e710:	07db      	lsls	r3, r3, #31
 800e712:	d4ae      	bmi.n	800e672 <_dtoa_r+0xac2>
 800e714:	462b      	mov	r3, r5
 800e716:	461d      	mov	r5, r3
 800e718:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800e71c:	2a30      	cmp	r2, #48	; 0x30
 800e71e:	d0fa      	beq.n	800e716 <_dtoa_r+0xb66>
 800e720:	e6f7      	b.n	800e512 <_dtoa_r+0x962>
 800e722:	9a00      	ldr	r2, [sp, #0]
 800e724:	429a      	cmp	r2, r3
 800e726:	d1a5      	bne.n	800e674 <_dtoa_r+0xac4>
 800e728:	f10a 0a01 	add.w	sl, sl, #1
 800e72c:	2331      	movs	r3, #49	; 0x31
 800e72e:	e779      	b.n	800e624 <_dtoa_r+0xa74>
 800e730:	4b13      	ldr	r3, [pc, #76]	; (800e780 <_dtoa_r+0xbd0>)
 800e732:	f7ff baaf 	b.w	800dc94 <_dtoa_r+0xe4>
 800e736:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800e738:	2b00      	cmp	r3, #0
 800e73a:	f47f aa86 	bne.w	800dc4a <_dtoa_r+0x9a>
 800e73e:	4b11      	ldr	r3, [pc, #68]	; (800e784 <_dtoa_r+0xbd4>)
 800e740:	f7ff baa8 	b.w	800dc94 <_dtoa_r+0xe4>
 800e744:	f1b9 0f00 	cmp.w	r9, #0
 800e748:	dc03      	bgt.n	800e752 <_dtoa_r+0xba2>
 800e74a:	9b05      	ldr	r3, [sp, #20]
 800e74c:	2b02      	cmp	r3, #2
 800e74e:	f73f aec9 	bgt.w	800e4e4 <_dtoa_r+0x934>
 800e752:	9d00      	ldr	r5, [sp, #0]
 800e754:	4631      	mov	r1, r6
 800e756:	4658      	mov	r0, fp
 800e758:	f7ff f99e 	bl	800da98 <quorem>
 800e75c:	f100 0330 	add.w	r3, r0, #48	; 0x30
 800e760:	f805 3b01 	strb.w	r3, [r5], #1
 800e764:	9a00      	ldr	r2, [sp, #0]
 800e766:	1aaa      	subs	r2, r5, r2
 800e768:	4591      	cmp	r9, r2
 800e76a:	ddba      	ble.n	800e6e2 <_dtoa_r+0xb32>
 800e76c:	4659      	mov	r1, fp
 800e76e:	2300      	movs	r3, #0
 800e770:	220a      	movs	r2, #10
 800e772:	4620      	mov	r0, r4
 800e774:	f000 fe16 	bl	800f3a4 <__multadd>
 800e778:	4683      	mov	fp, r0
 800e77a:	e7eb      	b.n	800e754 <_dtoa_r+0xba4>
 800e77c:	08011884 	.word	0x08011884
 800e780:	0801168c 	.word	0x0801168c
 800e784:	08011801 	.word	0x08011801

0800e788 <__sflush_r>:
 800e788:	898a      	ldrh	r2, [r1, #12]
 800e78a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800e78e:	4605      	mov	r5, r0
 800e790:	0710      	lsls	r0, r2, #28
 800e792:	460c      	mov	r4, r1
 800e794:	d458      	bmi.n	800e848 <__sflush_r+0xc0>
 800e796:	684b      	ldr	r3, [r1, #4]
 800e798:	2b00      	cmp	r3, #0
 800e79a:	dc05      	bgt.n	800e7a8 <__sflush_r+0x20>
 800e79c:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800e79e:	2b00      	cmp	r3, #0
 800e7a0:	dc02      	bgt.n	800e7a8 <__sflush_r+0x20>
 800e7a2:	2000      	movs	r0, #0
 800e7a4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800e7a8:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800e7aa:	2e00      	cmp	r6, #0
 800e7ac:	d0f9      	beq.n	800e7a2 <__sflush_r+0x1a>
 800e7ae:	2300      	movs	r3, #0
 800e7b0:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800e7b4:	682f      	ldr	r7, [r5, #0]
 800e7b6:	602b      	str	r3, [r5, #0]
 800e7b8:	d032      	beq.n	800e820 <__sflush_r+0x98>
 800e7ba:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800e7bc:	89a3      	ldrh	r3, [r4, #12]
 800e7be:	075a      	lsls	r2, r3, #29
 800e7c0:	d505      	bpl.n	800e7ce <__sflush_r+0x46>
 800e7c2:	6863      	ldr	r3, [r4, #4]
 800e7c4:	1ac0      	subs	r0, r0, r3
 800e7c6:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800e7c8:	b10b      	cbz	r3, 800e7ce <__sflush_r+0x46>
 800e7ca:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800e7cc:	1ac0      	subs	r0, r0, r3
 800e7ce:	2300      	movs	r3, #0
 800e7d0:	4602      	mov	r2, r0
 800e7d2:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800e7d4:	6a21      	ldr	r1, [r4, #32]
 800e7d6:	4628      	mov	r0, r5
 800e7d8:	47b0      	blx	r6
 800e7da:	1c43      	adds	r3, r0, #1
 800e7dc:	89a3      	ldrh	r3, [r4, #12]
 800e7de:	d106      	bne.n	800e7ee <__sflush_r+0x66>
 800e7e0:	6829      	ldr	r1, [r5, #0]
 800e7e2:	291d      	cmp	r1, #29
 800e7e4:	d82c      	bhi.n	800e840 <__sflush_r+0xb8>
 800e7e6:	4a2a      	ldr	r2, [pc, #168]	; (800e890 <__sflush_r+0x108>)
 800e7e8:	40ca      	lsrs	r2, r1
 800e7ea:	07d6      	lsls	r6, r2, #31
 800e7ec:	d528      	bpl.n	800e840 <__sflush_r+0xb8>
 800e7ee:	2200      	movs	r2, #0
 800e7f0:	6062      	str	r2, [r4, #4]
 800e7f2:	04d9      	lsls	r1, r3, #19
 800e7f4:	6922      	ldr	r2, [r4, #16]
 800e7f6:	6022      	str	r2, [r4, #0]
 800e7f8:	d504      	bpl.n	800e804 <__sflush_r+0x7c>
 800e7fa:	1c42      	adds	r2, r0, #1
 800e7fc:	d101      	bne.n	800e802 <__sflush_r+0x7a>
 800e7fe:	682b      	ldr	r3, [r5, #0]
 800e800:	b903      	cbnz	r3, 800e804 <__sflush_r+0x7c>
 800e802:	6560      	str	r0, [r4, #84]	; 0x54
 800e804:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800e806:	602f      	str	r7, [r5, #0]
 800e808:	2900      	cmp	r1, #0
 800e80a:	d0ca      	beq.n	800e7a2 <__sflush_r+0x1a>
 800e80c:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800e810:	4299      	cmp	r1, r3
 800e812:	d002      	beq.n	800e81a <__sflush_r+0x92>
 800e814:	4628      	mov	r0, r5
 800e816:	f001 fa2d 	bl	800fc74 <_free_r>
 800e81a:	2000      	movs	r0, #0
 800e81c:	6360      	str	r0, [r4, #52]	; 0x34
 800e81e:	e7c1      	b.n	800e7a4 <__sflush_r+0x1c>
 800e820:	6a21      	ldr	r1, [r4, #32]
 800e822:	2301      	movs	r3, #1
 800e824:	4628      	mov	r0, r5
 800e826:	47b0      	blx	r6
 800e828:	1c41      	adds	r1, r0, #1
 800e82a:	d1c7      	bne.n	800e7bc <__sflush_r+0x34>
 800e82c:	682b      	ldr	r3, [r5, #0]
 800e82e:	2b00      	cmp	r3, #0
 800e830:	d0c4      	beq.n	800e7bc <__sflush_r+0x34>
 800e832:	2b1d      	cmp	r3, #29
 800e834:	d001      	beq.n	800e83a <__sflush_r+0xb2>
 800e836:	2b16      	cmp	r3, #22
 800e838:	d101      	bne.n	800e83e <__sflush_r+0xb6>
 800e83a:	602f      	str	r7, [r5, #0]
 800e83c:	e7b1      	b.n	800e7a2 <__sflush_r+0x1a>
 800e83e:	89a3      	ldrh	r3, [r4, #12]
 800e840:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800e844:	81a3      	strh	r3, [r4, #12]
 800e846:	e7ad      	b.n	800e7a4 <__sflush_r+0x1c>
 800e848:	690f      	ldr	r7, [r1, #16]
 800e84a:	2f00      	cmp	r7, #0
 800e84c:	d0a9      	beq.n	800e7a2 <__sflush_r+0x1a>
 800e84e:	0793      	lsls	r3, r2, #30
 800e850:	680e      	ldr	r6, [r1, #0]
 800e852:	bf08      	it	eq
 800e854:	694b      	ldreq	r3, [r1, #20]
 800e856:	600f      	str	r7, [r1, #0]
 800e858:	bf18      	it	ne
 800e85a:	2300      	movne	r3, #0
 800e85c:	eba6 0807 	sub.w	r8, r6, r7
 800e860:	608b      	str	r3, [r1, #8]
 800e862:	f1b8 0f00 	cmp.w	r8, #0
 800e866:	dd9c      	ble.n	800e7a2 <__sflush_r+0x1a>
 800e868:	6a21      	ldr	r1, [r4, #32]
 800e86a:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800e86c:	4643      	mov	r3, r8
 800e86e:	463a      	mov	r2, r7
 800e870:	4628      	mov	r0, r5
 800e872:	47b0      	blx	r6
 800e874:	2800      	cmp	r0, #0
 800e876:	dc06      	bgt.n	800e886 <__sflush_r+0xfe>
 800e878:	89a3      	ldrh	r3, [r4, #12]
 800e87a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800e87e:	81a3      	strh	r3, [r4, #12]
 800e880:	f04f 30ff 	mov.w	r0, #4294967295
 800e884:	e78e      	b.n	800e7a4 <__sflush_r+0x1c>
 800e886:	4407      	add	r7, r0
 800e888:	eba8 0800 	sub.w	r8, r8, r0
 800e88c:	e7e9      	b.n	800e862 <__sflush_r+0xda>
 800e88e:	bf00      	nop
 800e890:	20400001 	.word	0x20400001

0800e894 <_fflush_r>:
 800e894:	b538      	push	{r3, r4, r5, lr}
 800e896:	690b      	ldr	r3, [r1, #16]
 800e898:	4605      	mov	r5, r0
 800e89a:	460c      	mov	r4, r1
 800e89c:	b913      	cbnz	r3, 800e8a4 <_fflush_r+0x10>
 800e89e:	2500      	movs	r5, #0
 800e8a0:	4628      	mov	r0, r5
 800e8a2:	bd38      	pop	{r3, r4, r5, pc}
 800e8a4:	b118      	cbz	r0, 800e8ae <_fflush_r+0x1a>
 800e8a6:	6983      	ldr	r3, [r0, #24]
 800e8a8:	b90b      	cbnz	r3, 800e8ae <_fflush_r+0x1a>
 800e8aa:	f000 f887 	bl	800e9bc <__sinit>
 800e8ae:	4b14      	ldr	r3, [pc, #80]	; (800e900 <_fflush_r+0x6c>)
 800e8b0:	429c      	cmp	r4, r3
 800e8b2:	d11b      	bne.n	800e8ec <_fflush_r+0x58>
 800e8b4:	686c      	ldr	r4, [r5, #4]
 800e8b6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800e8ba:	2b00      	cmp	r3, #0
 800e8bc:	d0ef      	beq.n	800e89e <_fflush_r+0xa>
 800e8be:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800e8c0:	07d0      	lsls	r0, r2, #31
 800e8c2:	d404      	bmi.n	800e8ce <_fflush_r+0x3a>
 800e8c4:	0599      	lsls	r1, r3, #22
 800e8c6:	d402      	bmi.n	800e8ce <_fflush_r+0x3a>
 800e8c8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800e8ca:	f000 fc88 	bl	800f1de <__retarget_lock_acquire_recursive>
 800e8ce:	4628      	mov	r0, r5
 800e8d0:	4621      	mov	r1, r4
 800e8d2:	f7ff ff59 	bl	800e788 <__sflush_r>
 800e8d6:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800e8d8:	07da      	lsls	r2, r3, #31
 800e8da:	4605      	mov	r5, r0
 800e8dc:	d4e0      	bmi.n	800e8a0 <_fflush_r+0xc>
 800e8de:	89a3      	ldrh	r3, [r4, #12]
 800e8e0:	059b      	lsls	r3, r3, #22
 800e8e2:	d4dd      	bmi.n	800e8a0 <_fflush_r+0xc>
 800e8e4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800e8e6:	f000 fc7b 	bl	800f1e0 <__retarget_lock_release_recursive>
 800e8ea:	e7d9      	b.n	800e8a0 <_fflush_r+0xc>
 800e8ec:	4b05      	ldr	r3, [pc, #20]	; (800e904 <_fflush_r+0x70>)
 800e8ee:	429c      	cmp	r4, r3
 800e8f0:	d101      	bne.n	800e8f6 <_fflush_r+0x62>
 800e8f2:	68ac      	ldr	r4, [r5, #8]
 800e8f4:	e7df      	b.n	800e8b6 <_fflush_r+0x22>
 800e8f6:	4b04      	ldr	r3, [pc, #16]	; (800e908 <_fflush_r+0x74>)
 800e8f8:	429c      	cmp	r4, r3
 800e8fa:	bf08      	it	eq
 800e8fc:	68ec      	ldreq	r4, [r5, #12]
 800e8fe:	e7da      	b.n	800e8b6 <_fflush_r+0x22>
 800e900:	080118b8 	.word	0x080118b8
 800e904:	080118d8 	.word	0x080118d8
 800e908:	08011898 	.word	0x08011898

0800e90c <std>:
 800e90c:	2300      	movs	r3, #0
 800e90e:	b510      	push	{r4, lr}
 800e910:	4604      	mov	r4, r0
 800e912:	e9c0 3300 	strd	r3, r3, [r0]
 800e916:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800e91a:	6083      	str	r3, [r0, #8]
 800e91c:	8181      	strh	r1, [r0, #12]
 800e91e:	6643      	str	r3, [r0, #100]	; 0x64
 800e920:	81c2      	strh	r2, [r0, #14]
 800e922:	6183      	str	r3, [r0, #24]
 800e924:	4619      	mov	r1, r3
 800e926:	2208      	movs	r2, #8
 800e928:	305c      	adds	r0, #92	; 0x5c
 800e92a:	f7fd fc33 	bl	800c194 <memset>
 800e92e:	4b05      	ldr	r3, [pc, #20]	; (800e944 <std+0x38>)
 800e930:	6263      	str	r3, [r4, #36]	; 0x24
 800e932:	4b05      	ldr	r3, [pc, #20]	; (800e948 <std+0x3c>)
 800e934:	62a3      	str	r3, [r4, #40]	; 0x28
 800e936:	4b05      	ldr	r3, [pc, #20]	; (800e94c <std+0x40>)
 800e938:	62e3      	str	r3, [r4, #44]	; 0x2c
 800e93a:	4b05      	ldr	r3, [pc, #20]	; (800e950 <std+0x44>)
 800e93c:	6224      	str	r4, [r4, #32]
 800e93e:	6323      	str	r3, [r4, #48]	; 0x30
 800e940:	bd10      	pop	{r4, pc}
 800e942:	bf00      	nop
 800e944:	080100b1 	.word	0x080100b1
 800e948:	080100d3 	.word	0x080100d3
 800e94c:	0801010b 	.word	0x0801010b
 800e950:	0801012f 	.word	0x0801012f

0800e954 <_cleanup_r>:
 800e954:	4901      	ldr	r1, [pc, #4]	; (800e95c <_cleanup_r+0x8>)
 800e956:	f000 b8af 	b.w	800eab8 <_fwalk_reent>
 800e95a:	bf00      	nop
 800e95c:	0800e895 	.word	0x0800e895

0800e960 <__sfmoreglue>:
 800e960:	b570      	push	{r4, r5, r6, lr}
 800e962:	1e4a      	subs	r2, r1, #1
 800e964:	2568      	movs	r5, #104	; 0x68
 800e966:	4355      	muls	r5, r2
 800e968:	460e      	mov	r6, r1
 800e96a:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800e96e:	f001 f9d1 	bl	800fd14 <_malloc_r>
 800e972:	4604      	mov	r4, r0
 800e974:	b140      	cbz	r0, 800e988 <__sfmoreglue+0x28>
 800e976:	2100      	movs	r1, #0
 800e978:	e9c0 1600 	strd	r1, r6, [r0]
 800e97c:	300c      	adds	r0, #12
 800e97e:	60a0      	str	r0, [r4, #8]
 800e980:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800e984:	f7fd fc06 	bl	800c194 <memset>
 800e988:	4620      	mov	r0, r4
 800e98a:	bd70      	pop	{r4, r5, r6, pc}

0800e98c <__sfp_lock_acquire>:
 800e98c:	4801      	ldr	r0, [pc, #4]	; (800e994 <__sfp_lock_acquire+0x8>)
 800e98e:	f000 bc26 	b.w	800f1de <__retarget_lock_acquire_recursive>
 800e992:	bf00      	nop
 800e994:	20009598 	.word	0x20009598

0800e998 <__sfp_lock_release>:
 800e998:	4801      	ldr	r0, [pc, #4]	; (800e9a0 <__sfp_lock_release+0x8>)
 800e99a:	f000 bc21 	b.w	800f1e0 <__retarget_lock_release_recursive>
 800e99e:	bf00      	nop
 800e9a0:	20009598 	.word	0x20009598

0800e9a4 <__sinit_lock_acquire>:
 800e9a4:	4801      	ldr	r0, [pc, #4]	; (800e9ac <__sinit_lock_acquire+0x8>)
 800e9a6:	f000 bc1a 	b.w	800f1de <__retarget_lock_acquire_recursive>
 800e9aa:	bf00      	nop
 800e9ac:	20009593 	.word	0x20009593

0800e9b0 <__sinit_lock_release>:
 800e9b0:	4801      	ldr	r0, [pc, #4]	; (800e9b8 <__sinit_lock_release+0x8>)
 800e9b2:	f000 bc15 	b.w	800f1e0 <__retarget_lock_release_recursive>
 800e9b6:	bf00      	nop
 800e9b8:	20009593 	.word	0x20009593

0800e9bc <__sinit>:
 800e9bc:	b510      	push	{r4, lr}
 800e9be:	4604      	mov	r4, r0
 800e9c0:	f7ff fff0 	bl	800e9a4 <__sinit_lock_acquire>
 800e9c4:	69a3      	ldr	r3, [r4, #24]
 800e9c6:	b11b      	cbz	r3, 800e9d0 <__sinit+0x14>
 800e9c8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800e9cc:	f7ff bff0 	b.w	800e9b0 <__sinit_lock_release>
 800e9d0:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800e9d4:	6523      	str	r3, [r4, #80]	; 0x50
 800e9d6:	4b13      	ldr	r3, [pc, #76]	; (800ea24 <__sinit+0x68>)
 800e9d8:	4a13      	ldr	r2, [pc, #76]	; (800ea28 <__sinit+0x6c>)
 800e9da:	681b      	ldr	r3, [r3, #0]
 800e9dc:	62a2      	str	r2, [r4, #40]	; 0x28
 800e9de:	42a3      	cmp	r3, r4
 800e9e0:	bf04      	itt	eq
 800e9e2:	2301      	moveq	r3, #1
 800e9e4:	61a3      	streq	r3, [r4, #24]
 800e9e6:	4620      	mov	r0, r4
 800e9e8:	f000 f820 	bl	800ea2c <__sfp>
 800e9ec:	6060      	str	r0, [r4, #4]
 800e9ee:	4620      	mov	r0, r4
 800e9f0:	f000 f81c 	bl	800ea2c <__sfp>
 800e9f4:	60a0      	str	r0, [r4, #8]
 800e9f6:	4620      	mov	r0, r4
 800e9f8:	f000 f818 	bl	800ea2c <__sfp>
 800e9fc:	2200      	movs	r2, #0
 800e9fe:	60e0      	str	r0, [r4, #12]
 800ea00:	2104      	movs	r1, #4
 800ea02:	6860      	ldr	r0, [r4, #4]
 800ea04:	f7ff ff82 	bl	800e90c <std>
 800ea08:	68a0      	ldr	r0, [r4, #8]
 800ea0a:	2201      	movs	r2, #1
 800ea0c:	2109      	movs	r1, #9
 800ea0e:	f7ff ff7d 	bl	800e90c <std>
 800ea12:	68e0      	ldr	r0, [r4, #12]
 800ea14:	2202      	movs	r2, #2
 800ea16:	2112      	movs	r1, #18
 800ea18:	f7ff ff78 	bl	800e90c <std>
 800ea1c:	2301      	movs	r3, #1
 800ea1e:	61a3      	str	r3, [r4, #24]
 800ea20:	e7d2      	b.n	800e9c8 <__sinit+0xc>
 800ea22:	bf00      	nop
 800ea24:	08011678 	.word	0x08011678
 800ea28:	0800e955 	.word	0x0800e955

0800ea2c <__sfp>:
 800ea2c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ea2e:	4607      	mov	r7, r0
 800ea30:	f7ff ffac 	bl	800e98c <__sfp_lock_acquire>
 800ea34:	4b1e      	ldr	r3, [pc, #120]	; (800eab0 <__sfp+0x84>)
 800ea36:	681e      	ldr	r6, [r3, #0]
 800ea38:	69b3      	ldr	r3, [r6, #24]
 800ea3a:	b913      	cbnz	r3, 800ea42 <__sfp+0x16>
 800ea3c:	4630      	mov	r0, r6
 800ea3e:	f7ff ffbd 	bl	800e9bc <__sinit>
 800ea42:	3648      	adds	r6, #72	; 0x48
 800ea44:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800ea48:	3b01      	subs	r3, #1
 800ea4a:	d503      	bpl.n	800ea54 <__sfp+0x28>
 800ea4c:	6833      	ldr	r3, [r6, #0]
 800ea4e:	b30b      	cbz	r3, 800ea94 <__sfp+0x68>
 800ea50:	6836      	ldr	r6, [r6, #0]
 800ea52:	e7f7      	b.n	800ea44 <__sfp+0x18>
 800ea54:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800ea58:	b9d5      	cbnz	r5, 800ea90 <__sfp+0x64>
 800ea5a:	4b16      	ldr	r3, [pc, #88]	; (800eab4 <__sfp+0x88>)
 800ea5c:	60e3      	str	r3, [r4, #12]
 800ea5e:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800ea62:	6665      	str	r5, [r4, #100]	; 0x64
 800ea64:	f000 fbba 	bl	800f1dc <__retarget_lock_init_recursive>
 800ea68:	f7ff ff96 	bl	800e998 <__sfp_lock_release>
 800ea6c:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800ea70:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800ea74:	6025      	str	r5, [r4, #0]
 800ea76:	61a5      	str	r5, [r4, #24]
 800ea78:	2208      	movs	r2, #8
 800ea7a:	4629      	mov	r1, r5
 800ea7c:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800ea80:	f7fd fb88 	bl	800c194 <memset>
 800ea84:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800ea88:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800ea8c:	4620      	mov	r0, r4
 800ea8e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800ea90:	3468      	adds	r4, #104	; 0x68
 800ea92:	e7d9      	b.n	800ea48 <__sfp+0x1c>
 800ea94:	2104      	movs	r1, #4
 800ea96:	4638      	mov	r0, r7
 800ea98:	f7ff ff62 	bl	800e960 <__sfmoreglue>
 800ea9c:	4604      	mov	r4, r0
 800ea9e:	6030      	str	r0, [r6, #0]
 800eaa0:	2800      	cmp	r0, #0
 800eaa2:	d1d5      	bne.n	800ea50 <__sfp+0x24>
 800eaa4:	f7ff ff78 	bl	800e998 <__sfp_lock_release>
 800eaa8:	230c      	movs	r3, #12
 800eaaa:	603b      	str	r3, [r7, #0]
 800eaac:	e7ee      	b.n	800ea8c <__sfp+0x60>
 800eaae:	bf00      	nop
 800eab0:	08011678 	.word	0x08011678
 800eab4:	ffff0001 	.word	0xffff0001

0800eab8 <_fwalk_reent>:
 800eab8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800eabc:	4606      	mov	r6, r0
 800eabe:	4688      	mov	r8, r1
 800eac0:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800eac4:	2700      	movs	r7, #0
 800eac6:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800eaca:	f1b9 0901 	subs.w	r9, r9, #1
 800eace:	d505      	bpl.n	800eadc <_fwalk_reent+0x24>
 800ead0:	6824      	ldr	r4, [r4, #0]
 800ead2:	2c00      	cmp	r4, #0
 800ead4:	d1f7      	bne.n	800eac6 <_fwalk_reent+0xe>
 800ead6:	4638      	mov	r0, r7
 800ead8:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800eadc:	89ab      	ldrh	r3, [r5, #12]
 800eade:	2b01      	cmp	r3, #1
 800eae0:	d907      	bls.n	800eaf2 <_fwalk_reent+0x3a>
 800eae2:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800eae6:	3301      	adds	r3, #1
 800eae8:	d003      	beq.n	800eaf2 <_fwalk_reent+0x3a>
 800eaea:	4629      	mov	r1, r5
 800eaec:	4630      	mov	r0, r6
 800eaee:	47c0      	blx	r8
 800eaf0:	4307      	orrs	r7, r0
 800eaf2:	3568      	adds	r5, #104	; 0x68
 800eaf4:	e7e9      	b.n	800eaca <_fwalk_reent+0x12>

0800eaf6 <rshift>:
 800eaf6:	6903      	ldr	r3, [r0, #16]
 800eaf8:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800eafc:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800eb00:	ea4f 1261 	mov.w	r2, r1, asr #5
 800eb04:	f100 0414 	add.w	r4, r0, #20
 800eb08:	dd45      	ble.n	800eb96 <rshift+0xa0>
 800eb0a:	f011 011f 	ands.w	r1, r1, #31
 800eb0e:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800eb12:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800eb16:	d10c      	bne.n	800eb32 <rshift+0x3c>
 800eb18:	f100 0710 	add.w	r7, r0, #16
 800eb1c:	4629      	mov	r1, r5
 800eb1e:	42b1      	cmp	r1, r6
 800eb20:	d334      	bcc.n	800eb8c <rshift+0x96>
 800eb22:	1a9b      	subs	r3, r3, r2
 800eb24:	009b      	lsls	r3, r3, #2
 800eb26:	1eea      	subs	r2, r5, #3
 800eb28:	4296      	cmp	r6, r2
 800eb2a:	bf38      	it	cc
 800eb2c:	2300      	movcc	r3, #0
 800eb2e:	4423      	add	r3, r4
 800eb30:	e015      	b.n	800eb5e <rshift+0x68>
 800eb32:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800eb36:	f1c1 0820 	rsb	r8, r1, #32
 800eb3a:	40cf      	lsrs	r7, r1
 800eb3c:	f105 0e04 	add.w	lr, r5, #4
 800eb40:	46a1      	mov	r9, r4
 800eb42:	4576      	cmp	r6, lr
 800eb44:	46f4      	mov	ip, lr
 800eb46:	d815      	bhi.n	800eb74 <rshift+0x7e>
 800eb48:	1a9b      	subs	r3, r3, r2
 800eb4a:	009a      	lsls	r2, r3, #2
 800eb4c:	3a04      	subs	r2, #4
 800eb4e:	3501      	adds	r5, #1
 800eb50:	42ae      	cmp	r6, r5
 800eb52:	bf38      	it	cc
 800eb54:	2200      	movcc	r2, #0
 800eb56:	18a3      	adds	r3, r4, r2
 800eb58:	50a7      	str	r7, [r4, r2]
 800eb5a:	b107      	cbz	r7, 800eb5e <rshift+0x68>
 800eb5c:	3304      	adds	r3, #4
 800eb5e:	1b1a      	subs	r2, r3, r4
 800eb60:	42a3      	cmp	r3, r4
 800eb62:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800eb66:	bf08      	it	eq
 800eb68:	2300      	moveq	r3, #0
 800eb6a:	6102      	str	r2, [r0, #16]
 800eb6c:	bf08      	it	eq
 800eb6e:	6143      	streq	r3, [r0, #20]
 800eb70:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800eb74:	f8dc c000 	ldr.w	ip, [ip]
 800eb78:	fa0c fc08 	lsl.w	ip, ip, r8
 800eb7c:	ea4c 0707 	orr.w	r7, ip, r7
 800eb80:	f849 7b04 	str.w	r7, [r9], #4
 800eb84:	f85e 7b04 	ldr.w	r7, [lr], #4
 800eb88:	40cf      	lsrs	r7, r1
 800eb8a:	e7da      	b.n	800eb42 <rshift+0x4c>
 800eb8c:	f851 cb04 	ldr.w	ip, [r1], #4
 800eb90:	f847 cf04 	str.w	ip, [r7, #4]!
 800eb94:	e7c3      	b.n	800eb1e <rshift+0x28>
 800eb96:	4623      	mov	r3, r4
 800eb98:	e7e1      	b.n	800eb5e <rshift+0x68>

0800eb9a <__hexdig_fun>:
 800eb9a:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 800eb9e:	2b09      	cmp	r3, #9
 800eba0:	d802      	bhi.n	800eba8 <__hexdig_fun+0xe>
 800eba2:	3820      	subs	r0, #32
 800eba4:	b2c0      	uxtb	r0, r0
 800eba6:	4770      	bx	lr
 800eba8:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 800ebac:	2b05      	cmp	r3, #5
 800ebae:	d801      	bhi.n	800ebb4 <__hexdig_fun+0x1a>
 800ebb0:	3847      	subs	r0, #71	; 0x47
 800ebb2:	e7f7      	b.n	800eba4 <__hexdig_fun+0xa>
 800ebb4:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 800ebb8:	2b05      	cmp	r3, #5
 800ebba:	d801      	bhi.n	800ebc0 <__hexdig_fun+0x26>
 800ebbc:	3827      	subs	r0, #39	; 0x27
 800ebbe:	e7f1      	b.n	800eba4 <__hexdig_fun+0xa>
 800ebc0:	2000      	movs	r0, #0
 800ebc2:	4770      	bx	lr

0800ebc4 <__gethex>:
 800ebc4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ebc8:	ed2d 8b02 	vpush	{d8}
 800ebcc:	b089      	sub	sp, #36	; 0x24
 800ebce:	ee08 0a10 	vmov	s16, r0
 800ebd2:	9304      	str	r3, [sp, #16]
 800ebd4:	4bbc      	ldr	r3, [pc, #752]	; (800eec8 <__gethex+0x304>)
 800ebd6:	681b      	ldr	r3, [r3, #0]
 800ebd8:	9301      	str	r3, [sp, #4]
 800ebda:	4618      	mov	r0, r3
 800ebdc:	468b      	mov	fp, r1
 800ebde:	4690      	mov	r8, r2
 800ebe0:	f7f1 fb16 	bl	8000210 <strlen>
 800ebe4:	9b01      	ldr	r3, [sp, #4]
 800ebe6:	f8db 2000 	ldr.w	r2, [fp]
 800ebea:	4403      	add	r3, r0
 800ebec:	4682      	mov	sl, r0
 800ebee:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 800ebf2:	9305      	str	r3, [sp, #20]
 800ebf4:	1c93      	adds	r3, r2, #2
 800ebf6:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 800ebfa:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 800ebfe:	32fe      	adds	r2, #254	; 0xfe
 800ec00:	18d1      	adds	r1, r2, r3
 800ec02:	461f      	mov	r7, r3
 800ec04:	f813 0b01 	ldrb.w	r0, [r3], #1
 800ec08:	9100      	str	r1, [sp, #0]
 800ec0a:	2830      	cmp	r0, #48	; 0x30
 800ec0c:	d0f8      	beq.n	800ec00 <__gethex+0x3c>
 800ec0e:	f7ff ffc4 	bl	800eb9a <__hexdig_fun>
 800ec12:	4604      	mov	r4, r0
 800ec14:	2800      	cmp	r0, #0
 800ec16:	d13a      	bne.n	800ec8e <__gethex+0xca>
 800ec18:	9901      	ldr	r1, [sp, #4]
 800ec1a:	4652      	mov	r2, sl
 800ec1c:	4638      	mov	r0, r7
 800ec1e:	f001 fa8a 	bl	8010136 <strncmp>
 800ec22:	4605      	mov	r5, r0
 800ec24:	2800      	cmp	r0, #0
 800ec26:	d168      	bne.n	800ecfa <__gethex+0x136>
 800ec28:	f817 000a 	ldrb.w	r0, [r7, sl]
 800ec2c:	eb07 060a 	add.w	r6, r7, sl
 800ec30:	f7ff ffb3 	bl	800eb9a <__hexdig_fun>
 800ec34:	2800      	cmp	r0, #0
 800ec36:	d062      	beq.n	800ecfe <__gethex+0x13a>
 800ec38:	4633      	mov	r3, r6
 800ec3a:	7818      	ldrb	r0, [r3, #0]
 800ec3c:	2830      	cmp	r0, #48	; 0x30
 800ec3e:	461f      	mov	r7, r3
 800ec40:	f103 0301 	add.w	r3, r3, #1
 800ec44:	d0f9      	beq.n	800ec3a <__gethex+0x76>
 800ec46:	f7ff ffa8 	bl	800eb9a <__hexdig_fun>
 800ec4a:	2301      	movs	r3, #1
 800ec4c:	fab0 f480 	clz	r4, r0
 800ec50:	0964      	lsrs	r4, r4, #5
 800ec52:	4635      	mov	r5, r6
 800ec54:	9300      	str	r3, [sp, #0]
 800ec56:	463a      	mov	r2, r7
 800ec58:	4616      	mov	r6, r2
 800ec5a:	3201      	adds	r2, #1
 800ec5c:	7830      	ldrb	r0, [r6, #0]
 800ec5e:	f7ff ff9c 	bl	800eb9a <__hexdig_fun>
 800ec62:	2800      	cmp	r0, #0
 800ec64:	d1f8      	bne.n	800ec58 <__gethex+0x94>
 800ec66:	9901      	ldr	r1, [sp, #4]
 800ec68:	4652      	mov	r2, sl
 800ec6a:	4630      	mov	r0, r6
 800ec6c:	f001 fa63 	bl	8010136 <strncmp>
 800ec70:	b980      	cbnz	r0, 800ec94 <__gethex+0xd0>
 800ec72:	b94d      	cbnz	r5, 800ec88 <__gethex+0xc4>
 800ec74:	eb06 050a 	add.w	r5, r6, sl
 800ec78:	462a      	mov	r2, r5
 800ec7a:	4616      	mov	r6, r2
 800ec7c:	3201      	adds	r2, #1
 800ec7e:	7830      	ldrb	r0, [r6, #0]
 800ec80:	f7ff ff8b 	bl	800eb9a <__hexdig_fun>
 800ec84:	2800      	cmp	r0, #0
 800ec86:	d1f8      	bne.n	800ec7a <__gethex+0xb6>
 800ec88:	1bad      	subs	r5, r5, r6
 800ec8a:	00ad      	lsls	r5, r5, #2
 800ec8c:	e004      	b.n	800ec98 <__gethex+0xd4>
 800ec8e:	2400      	movs	r4, #0
 800ec90:	4625      	mov	r5, r4
 800ec92:	e7e0      	b.n	800ec56 <__gethex+0x92>
 800ec94:	2d00      	cmp	r5, #0
 800ec96:	d1f7      	bne.n	800ec88 <__gethex+0xc4>
 800ec98:	7833      	ldrb	r3, [r6, #0]
 800ec9a:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800ec9e:	2b50      	cmp	r3, #80	; 0x50
 800eca0:	d13b      	bne.n	800ed1a <__gethex+0x156>
 800eca2:	7873      	ldrb	r3, [r6, #1]
 800eca4:	2b2b      	cmp	r3, #43	; 0x2b
 800eca6:	d02c      	beq.n	800ed02 <__gethex+0x13e>
 800eca8:	2b2d      	cmp	r3, #45	; 0x2d
 800ecaa:	d02e      	beq.n	800ed0a <__gethex+0x146>
 800ecac:	1c71      	adds	r1, r6, #1
 800ecae:	f04f 0900 	mov.w	r9, #0
 800ecb2:	7808      	ldrb	r0, [r1, #0]
 800ecb4:	f7ff ff71 	bl	800eb9a <__hexdig_fun>
 800ecb8:	1e43      	subs	r3, r0, #1
 800ecba:	b2db      	uxtb	r3, r3
 800ecbc:	2b18      	cmp	r3, #24
 800ecbe:	d82c      	bhi.n	800ed1a <__gethex+0x156>
 800ecc0:	f1a0 0210 	sub.w	r2, r0, #16
 800ecc4:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800ecc8:	f7ff ff67 	bl	800eb9a <__hexdig_fun>
 800eccc:	1e43      	subs	r3, r0, #1
 800ecce:	b2db      	uxtb	r3, r3
 800ecd0:	2b18      	cmp	r3, #24
 800ecd2:	d91d      	bls.n	800ed10 <__gethex+0x14c>
 800ecd4:	f1b9 0f00 	cmp.w	r9, #0
 800ecd8:	d000      	beq.n	800ecdc <__gethex+0x118>
 800ecda:	4252      	negs	r2, r2
 800ecdc:	4415      	add	r5, r2
 800ecde:	f8cb 1000 	str.w	r1, [fp]
 800ece2:	b1e4      	cbz	r4, 800ed1e <__gethex+0x15a>
 800ece4:	9b00      	ldr	r3, [sp, #0]
 800ece6:	2b00      	cmp	r3, #0
 800ece8:	bf14      	ite	ne
 800ecea:	2700      	movne	r7, #0
 800ecec:	2706      	moveq	r7, #6
 800ecee:	4638      	mov	r0, r7
 800ecf0:	b009      	add	sp, #36	; 0x24
 800ecf2:	ecbd 8b02 	vpop	{d8}
 800ecf6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ecfa:	463e      	mov	r6, r7
 800ecfc:	4625      	mov	r5, r4
 800ecfe:	2401      	movs	r4, #1
 800ed00:	e7ca      	b.n	800ec98 <__gethex+0xd4>
 800ed02:	f04f 0900 	mov.w	r9, #0
 800ed06:	1cb1      	adds	r1, r6, #2
 800ed08:	e7d3      	b.n	800ecb2 <__gethex+0xee>
 800ed0a:	f04f 0901 	mov.w	r9, #1
 800ed0e:	e7fa      	b.n	800ed06 <__gethex+0x142>
 800ed10:	230a      	movs	r3, #10
 800ed12:	fb03 0202 	mla	r2, r3, r2, r0
 800ed16:	3a10      	subs	r2, #16
 800ed18:	e7d4      	b.n	800ecc4 <__gethex+0x100>
 800ed1a:	4631      	mov	r1, r6
 800ed1c:	e7df      	b.n	800ecde <__gethex+0x11a>
 800ed1e:	1bf3      	subs	r3, r6, r7
 800ed20:	3b01      	subs	r3, #1
 800ed22:	4621      	mov	r1, r4
 800ed24:	2b07      	cmp	r3, #7
 800ed26:	dc0b      	bgt.n	800ed40 <__gethex+0x17c>
 800ed28:	ee18 0a10 	vmov	r0, s16
 800ed2c:	f000 fad8 	bl	800f2e0 <_Balloc>
 800ed30:	4604      	mov	r4, r0
 800ed32:	b940      	cbnz	r0, 800ed46 <__gethex+0x182>
 800ed34:	4b65      	ldr	r3, [pc, #404]	; (800eecc <__gethex+0x308>)
 800ed36:	4602      	mov	r2, r0
 800ed38:	21de      	movs	r1, #222	; 0xde
 800ed3a:	4865      	ldr	r0, [pc, #404]	; (800eed0 <__gethex+0x30c>)
 800ed3c:	f001 fa2c 	bl	8010198 <__assert_func>
 800ed40:	3101      	adds	r1, #1
 800ed42:	105b      	asrs	r3, r3, #1
 800ed44:	e7ee      	b.n	800ed24 <__gethex+0x160>
 800ed46:	f100 0914 	add.w	r9, r0, #20
 800ed4a:	f04f 0b00 	mov.w	fp, #0
 800ed4e:	f1ca 0301 	rsb	r3, sl, #1
 800ed52:	f8cd 9008 	str.w	r9, [sp, #8]
 800ed56:	f8cd b000 	str.w	fp, [sp]
 800ed5a:	9306      	str	r3, [sp, #24]
 800ed5c:	42b7      	cmp	r7, r6
 800ed5e:	d340      	bcc.n	800ede2 <__gethex+0x21e>
 800ed60:	9802      	ldr	r0, [sp, #8]
 800ed62:	9b00      	ldr	r3, [sp, #0]
 800ed64:	f840 3b04 	str.w	r3, [r0], #4
 800ed68:	eba0 0009 	sub.w	r0, r0, r9
 800ed6c:	1080      	asrs	r0, r0, #2
 800ed6e:	0146      	lsls	r6, r0, #5
 800ed70:	6120      	str	r0, [r4, #16]
 800ed72:	4618      	mov	r0, r3
 800ed74:	f000 fbaa 	bl	800f4cc <__hi0bits>
 800ed78:	1a30      	subs	r0, r6, r0
 800ed7a:	f8d8 6000 	ldr.w	r6, [r8]
 800ed7e:	42b0      	cmp	r0, r6
 800ed80:	dd63      	ble.n	800ee4a <__gethex+0x286>
 800ed82:	1b87      	subs	r7, r0, r6
 800ed84:	4639      	mov	r1, r7
 800ed86:	4620      	mov	r0, r4
 800ed88:	f000 ff44 	bl	800fc14 <__any_on>
 800ed8c:	4682      	mov	sl, r0
 800ed8e:	b1a8      	cbz	r0, 800edbc <__gethex+0x1f8>
 800ed90:	1e7b      	subs	r3, r7, #1
 800ed92:	1159      	asrs	r1, r3, #5
 800ed94:	f003 021f 	and.w	r2, r3, #31
 800ed98:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 800ed9c:	f04f 0a01 	mov.w	sl, #1
 800eda0:	fa0a f202 	lsl.w	r2, sl, r2
 800eda4:	420a      	tst	r2, r1
 800eda6:	d009      	beq.n	800edbc <__gethex+0x1f8>
 800eda8:	4553      	cmp	r3, sl
 800edaa:	dd05      	ble.n	800edb8 <__gethex+0x1f4>
 800edac:	1eb9      	subs	r1, r7, #2
 800edae:	4620      	mov	r0, r4
 800edb0:	f000 ff30 	bl	800fc14 <__any_on>
 800edb4:	2800      	cmp	r0, #0
 800edb6:	d145      	bne.n	800ee44 <__gethex+0x280>
 800edb8:	f04f 0a02 	mov.w	sl, #2
 800edbc:	4639      	mov	r1, r7
 800edbe:	4620      	mov	r0, r4
 800edc0:	f7ff fe99 	bl	800eaf6 <rshift>
 800edc4:	443d      	add	r5, r7
 800edc6:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800edca:	42ab      	cmp	r3, r5
 800edcc:	da4c      	bge.n	800ee68 <__gethex+0x2a4>
 800edce:	ee18 0a10 	vmov	r0, s16
 800edd2:	4621      	mov	r1, r4
 800edd4:	f000 fac4 	bl	800f360 <_Bfree>
 800edd8:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800edda:	2300      	movs	r3, #0
 800eddc:	6013      	str	r3, [r2, #0]
 800edde:	27a3      	movs	r7, #163	; 0xa3
 800ede0:	e785      	b.n	800ecee <__gethex+0x12a>
 800ede2:	1e73      	subs	r3, r6, #1
 800ede4:	9a05      	ldr	r2, [sp, #20]
 800ede6:	9303      	str	r3, [sp, #12]
 800ede8:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800edec:	4293      	cmp	r3, r2
 800edee:	d019      	beq.n	800ee24 <__gethex+0x260>
 800edf0:	f1bb 0f20 	cmp.w	fp, #32
 800edf4:	d107      	bne.n	800ee06 <__gethex+0x242>
 800edf6:	9b02      	ldr	r3, [sp, #8]
 800edf8:	9a00      	ldr	r2, [sp, #0]
 800edfa:	f843 2b04 	str.w	r2, [r3], #4
 800edfe:	9302      	str	r3, [sp, #8]
 800ee00:	2300      	movs	r3, #0
 800ee02:	9300      	str	r3, [sp, #0]
 800ee04:	469b      	mov	fp, r3
 800ee06:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 800ee0a:	f7ff fec6 	bl	800eb9a <__hexdig_fun>
 800ee0e:	9b00      	ldr	r3, [sp, #0]
 800ee10:	f000 000f 	and.w	r0, r0, #15
 800ee14:	fa00 f00b 	lsl.w	r0, r0, fp
 800ee18:	4303      	orrs	r3, r0
 800ee1a:	9300      	str	r3, [sp, #0]
 800ee1c:	f10b 0b04 	add.w	fp, fp, #4
 800ee20:	9b03      	ldr	r3, [sp, #12]
 800ee22:	e00d      	b.n	800ee40 <__gethex+0x27c>
 800ee24:	9b03      	ldr	r3, [sp, #12]
 800ee26:	9a06      	ldr	r2, [sp, #24]
 800ee28:	4413      	add	r3, r2
 800ee2a:	42bb      	cmp	r3, r7
 800ee2c:	d3e0      	bcc.n	800edf0 <__gethex+0x22c>
 800ee2e:	4618      	mov	r0, r3
 800ee30:	9901      	ldr	r1, [sp, #4]
 800ee32:	9307      	str	r3, [sp, #28]
 800ee34:	4652      	mov	r2, sl
 800ee36:	f001 f97e 	bl	8010136 <strncmp>
 800ee3a:	9b07      	ldr	r3, [sp, #28]
 800ee3c:	2800      	cmp	r0, #0
 800ee3e:	d1d7      	bne.n	800edf0 <__gethex+0x22c>
 800ee40:	461e      	mov	r6, r3
 800ee42:	e78b      	b.n	800ed5c <__gethex+0x198>
 800ee44:	f04f 0a03 	mov.w	sl, #3
 800ee48:	e7b8      	b.n	800edbc <__gethex+0x1f8>
 800ee4a:	da0a      	bge.n	800ee62 <__gethex+0x29e>
 800ee4c:	1a37      	subs	r7, r6, r0
 800ee4e:	4621      	mov	r1, r4
 800ee50:	ee18 0a10 	vmov	r0, s16
 800ee54:	463a      	mov	r2, r7
 800ee56:	f000 fc9f 	bl	800f798 <__lshift>
 800ee5a:	1bed      	subs	r5, r5, r7
 800ee5c:	4604      	mov	r4, r0
 800ee5e:	f100 0914 	add.w	r9, r0, #20
 800ee62:	f04f 0a00 	mov.w	sl, #0
 800ee66:	e7ae      	b.n	800edc6 <__gethex+0x202>
 800ee68:	f8d8 0004 	ldr.w	r0, [r8, #4]
 800ee6c:	42a8      	cmp	r0, r5
 800ee6e:	dd72      	ble.n	800ef56 <__gethex+0x392>
 800ee70:	1b45      	subs	r5, r0, r5
 800ee72:	42ae      	cmp	r6, r5
 800ee74:	dc36      	bgt.n	800eee4 <__gethex+0x320>
 800ee76:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800ee7a:	2b02      	cmp	r3, #2
 800ee7c:	d02a      	beq.n	800eed4 <__gethex+0x310>
 800ee7e:	2b03      	cmp	r3, #3
 800ee80:	d02c      	beq.n	800eedc <__gethex+0x318>
 800ee82:	2b01      	cmp	r3, #1
 800ee84:	d115      	bne.n	800eeb2 <__gethex+0x2ee>
 800ee86:	42ae      	cmp	r6, r5
 800ee88:	d113      	bne.n	800eeb2 <__gethex+0x2ee>
 800ee8a:	2e01      	cmp	r6, #1
 800ee8c:	d10b      	bne.n	800eea6 <__gethex+0x2e2>
 800ee8e:	9a04      	ldr	r2, [sp, #16]
 800ee90:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800ee94:	6013      	str	r3, [r2, #0]
 800ee96:	2301      	movs	r3, #1
 800ee98:	6123      	str	r3, [r4, #16]
 800ee9a:	f8c9 3000 	str.w	r3, [r9]
 800ee9e:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800eea0:	2762      	movs	r7, #98	; 0x62
 800eea2:	601c      	str	r4, [r3, #0]
 800eea4:	e723      	b.n	800ecee <__gethex+0x12a>
 800eea6:	1e71      	subs	r1, r6, #1
 800eea8:	4620      	mov	r0, r4
 800eeaa:	f000 feb3 	bl	800fc14 <__any_on>
 800eeae:	2800      	cmp	r0, #0
 800eeb0:	d1ed      	bne.n	800ee8e <__gethex+0x2ca>
 800eeb2:	ee18 0a10 	vmov	r0, s16
 800eeb6:	4621      	mov	r1, r4
 800eeb8:	f000 fa52 	bl	800f360 <_Bfree>
 800eebc:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800eebe:	2300      	movs	r3, #0
 800eec0:	6013      	str	r3, [r2, #0]
 800eec2:	2750      	movs	r7, #80	; 0x50
 800eec4:	e713      	b.n	800ecee <__gethex+0x12a>
 800eec6:	bf00      	nop
 800eec8:	08011964 	.word	0x08011964
 800eecc:	08011884 	.word	0x08011884
 800eed0:	080118f8 	.word	0x080118f8
 800eed4:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800eed6:	2b00      	cmp	r3, #0
 800eed8:	d1eb      	bne.n	800eeb2 <__gethex+0x2ee>
 800eeda:	e7d8      	b.n	800ee8e <__gethex+0x2ca>
 800eedc:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800eede:	2b00      	cmp	r3, #0
 800eee0:	d1d5      	bne.n	800ee8e <__gethex+0x2ca>
 800eee2:	e7e6      	b.n	800eeb2 <__gethex+0x2ee>
 800eee4:	1e6f      	subs	r7, r5, #1
 800eee6:	f1ba 0f00 	cmp.w	sl, #0
 800eeea:	d131      	bne.n	800ef50 <__gethex+0x38c>
 800eeec:	b127      	cbz	r7, 800eef8 <__gethex+0x334>
 800eeee:	4639      	mov	r1, r7
 800eef0:	4620      	mov	r0, r4
 800eef2:	f000 fe8f 	bl	800fc14 <__any_on>
 800eef6:	4682      	mov	sl, r0
 800eef8:	117b      	asrs	r3, r7, #5
 800eefa:	2101      	movs	r1, #1
 800eefc:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 800ef00:	f007 071f 	and.w	r7, r7, #31
 800ef04:	fa01 f707 	lsl.w	r7, r1, r7
 800ef08:	421f      	tst	r7, r3
 800ef0a:	4629      	mov	r1, r5
 800ef0c:	4620      	mov	r0, r4
 800ef0e:	bf18      	it	ne
 800ef10:	f04a 0a02 	orrne.w	sl, sl, #2
 800ef14:	1b76      	subs	r6, r6, r5
 800ef16:	f7ff fdee 	bl	800eaf6 <rshift>
 800ef1a:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800ef1e:	2702      	movs	r7, #2
 800ef20:	f1ba 0f00 	cmp.w	sl, #0
 800ef24:	d048      	beq.n	800efb8 <__gethex+0x3f4>
 800ef26:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800ef2a:	2b02      	cmp	r3, #2
 800ef2c:	d015      	beq.n	800ef5a <__gethex+0x396>
 800ef2e:	2b03      	cmp	r3, #3
 800ef30:	d017      	beq.n	800ef62 <__gethex+0x39e>
 800ef32:	2b01      	cmp	r3, #1
 800ef34:	d109      	bne.n	800ef4a <__gethex+0x386>
 800ef36:	f01a 0f02 	tst.w	sl, #2
 800ef3a:	d006      	beq.n	800ef4a <__gethex+0x386>
 800ef3c:	f8d9 0000 	ldr.w	r0, [r9]
 800ef40:	ea4a 0a00 	orr.w	sl, sl, r0
 800ef44:	f01a 0f01 	tst.w	sl, #1
 800ef48:	d10e      	bne.n	800ef68 <__gethex+0x3a4>
 800ef4a:	f047 0710 	orr.w	r7, r7, #16
 800ef4e:	e033      	b.n	800efb8 <__gethex+0x3f4>
 800ef50:	f04f 0a01 	mov.w	sl, #1
 800ef54:	e7d0      	b.n	800eef8 <__gethex+0x334>
 800ef56:	2701      	movs	r7, #1
 800ef58:	e7e2      	b.n	800ef20 <__gethex+0x35c>
 800ef5a:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800ef5c:	f1c3 0301 	rsb	r3, r3, #1
 800ef60:	9315      	str	r3, [sp, #84]	; 0x54
 800ef62:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800ef64:	2b00      	cmp	r3, #0
 800ef66:	d0f0      	beq.n	800ef4a <__gethex+0x386>
 800ef68:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800ef6c:	f104 0314 	add.w	r3, r4, #20
 800ef70:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800ef74:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800ef78:	f04f 0c00 	mov.w	ip, #0
 800ef7c:	4618      	mov	r0, r3
 800ef7e:	f853 2b04 	ldr.w	r2, [r3], #4
 800ef82:	f1b2 3fff 	cmp.w	r2, #4294967295
 800ef86:	d01c      	beq.n	800efc2 <__gethex+0x3fe>
 800ef88:	3201      	adds	r2, #1
 800ef8a:	6002      	str	r2, [r0, #0]
 800ef8c:	2f02      	cmp	r7, #2
 800ef8e:	f104 0314 	add.w	r3, r4, #20
 800ef92:	d13f      	bne.n	800f014 <__gethex+0x450>
 800ef94:	f8d8 2000 	ldr.w	r2, [r8]
 800ef98:	3a01      	subs	r2, #1
 800ef9a:	42b2      	cmp	r2, r6
 800ef9c:	d10a      	bne.n	800efb4 <__gethex+0x3f0>
 800ef9e:	1171      	asrs	r1, r6, #5
 800efa0:	2201      	movs	r2, #1
 800efa2:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800efa6:	f006 061f 	and.w	r6, r6, #31
 800efaa:	fa02 f606 	lsl.w	r6, r2, r6
 800efae:	421e      	tst	r6, r3
 800efb0:	bf18      	it	ne
 800efb2:	4617      	movne	r7, r2
 800efb4:	f047 0720 	orr.w	r7, r7, #32
 800efb8:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800efba:	601c      	str	r4, [r3, #0]
 800efbc:	9b04      	ldr	r3, [sp, #16]
 800efbe:	601d      	str	r5, [r3, #0]
 800efc0:	e695      	b.n	800ecee <__gethex+0x12a>
 800efc2:	4299      	cmp	r1, r3
 800efc4:	f843 cc04 	str.w	ip, [r3, #-4]
 800efc8:	d8d8      	bhi.n	800ef7c <__gethex+0x3b8>
 800efca:	68a3      	ldr	r3, [r4, #8]
 800efcc:	459b      	cmp	fp, r3
 800efce:	db19      	blt.n	800f004 <__gethex+0x440>
 800efd0:	6861      	ldr	r1, [r4, #4]
 800efd2:	ee18 0a10 	vmov	r0, s16
 800efd6:	3101      	adds	r1, #1
 800efd8:	f000 f982 	bl	800f2e0 <_Balloc>
 800efdc:	4681      	mov	r9, r0
 800efde:	b918      	cbnz	r0, 800efe8 <__gethex+0x424>
 800efe0:	4b1a      	ldr	r3, [pc, #104]	; (800f04c <__gethex+0x488>)
 800efe2:	4602      	mov	r2, r0
 800efe4:	2184      	movs	r1, #132	; 0x84
 800efe6:	e6a8      	b.n	800ed3a <__gethex+0x176>
 800efe8:	6922      	ldr	r2, [r4, #16]
 800efea:	3202      	adds	r2, #2
 800efec:	f104 010c 	add.w	r1, r4, #12
 800eff0:	0092      	lsls	r2, r2, #2
 800eff2:	300c      	adds	r0, #12
 800eff4:	f7fd f8c0 	bl	800c178 <memcpy>
 800eff8:	4621      	mov	r1, r4
 800effa:	ee18 0a10 	vmov	r0, s16
 800effe:	f000 f9af 	bl	800f360 <_Bfree>
 800f002:	464c      	mov	r4, r9
 800f004:	6923      	ldr	r3, [r4, #16]
 800f006:	1c5a      	adds	r2, r3, #1
 800f008:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800f00c:	6122      	str	r2, [r4, #16]
 800f00e:	2201      	movs	r2, #1
 800f010:	615a      	str	r2, [r3, #20]
 800f012:	e7bb      	b.n	800ef8c <__gethex+0x3c8>
 800f014:	6922      	ldr	r2, [r4, #16]
 800f016:	455a      	cmp	r2, fp
 800f018:	dd0b      	ble.n	800f032 <__gethex+0x46e>
 800f01a:	2101      	movs	r1, #1
 800f01c:	4620      	mov	r0, r4
 800f01e:	f7ff fd6a 	bl	800eaf6 <rshift>
 800f022:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800f026:	3501      	adds	r5, #1
 800f028:	42ab      	cmp	r3, r5
 800f02a:	f6ff aed0 	blt.w	800edce <__gethex+0x20a>
 800f02e:	2701      	movs	r7, #1
 800f030:	e7c0      	b.n	800efb4 <__gethex+0x3f0>
 800f032:	f016 061f 	ands.w	r6, r6, #31
 800f036:	d0fa      	beq.n	800f02e <__gethex+0x46a>
 800f038:	449a      	add	sl, r3
 800f03a:	f1c6 0620 	rsb	r6, r6, #32
 800f03e:	f85a 0c04 	ldr.w	r0, [sl, #-4]
 800f042:	f000 fa43 	bl	800f4cc <__hi0bits>
 800f046:	42b0      	cmp	r0, r6
 800f048:	dbe7      	blt.n	800f01a <__gethex+0x456>
 800f04a:	e7f0      	b.n	800f02e <__gethex+0x46a>
 800f04c:	08011884 	.word	0x08011884

0800f050 <L_shift>:
 800f050:	f1c2 0208 	rsb	r2, r2, #8
 800f054:	0092      	lsls	r2, r2, #2
 800f056:	b570      	push	{r4, r5, r6, lr}
 800f058:	f1c2 0620 	rsb	r6, r2, #32
 800f05c:	6843      	ldr	r3, [r0, #4]
 800f05e:	6804      	ldr	r4, [r0, #0]
 800f060:	fa03 f506 	lsl.w	r5, r3, r6
 800f064:	432c      	orrs	r4, r5
 800f066:	40d3      	lsrs	r3, r2
 800f068:	6004      	str	r4, [r0, #0]
 800f06a:	f840 3f04 	str.w	r3, [r0, #4]!
 800f06e:	4288      	cmp	r0, r1
 800f070:	d3f4      	bcc.n	800f05c <L_shift+0xc>
 800f072:	bd70      	pop	{r4, r5, r6, pc}

0800f074 <__match>:
 800f074:	b530      	push	{r4, r5, lr}
 800f076:	6803      	ldr	r3, [r0, #0]
 800f078:	3301      	adds	r3, #1
 800f07a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800f07e:	b914      	cbnz	r4, 800f086 <__match+0x12>
 800f080:	6003      	str	r3, [r0, #0]
 800f082:	2001      	movs	r0, #1
 800f084:	bd30      	pop	{r4, r5, pc}
 800f086:	f813 2b01 	ldrb.w	r2, [r3], #1
 800f08a:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 800f08e:	2d19      	cmp	r5, #25
 800f090:	bf98      	it	ls
 800f092:	3220      	addls	r2, #32
 800f094:	42a2      	cmp	r2, r4
 800f096:	d0f0      	beq.n	800f07a <__match+0x6>
 800f098:	2000      	movs	r0, #0
 800f09a:	e7f3      	b.n	800f084 <__match+0x10>

0800f09c <__hexnan>:
 800f09c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f0a0:	680b      	ldr	r3, [r1, #0]
 800f0a2:	6801      	ldr	r1, [r0, #0]
 800f0a4:	115e      	asrs	r6, r3, #5
 800f0a6:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800f0aa:	f013 031f 	ands.w	r3, r3, #31
 800f0ae:	b087      	sub	sp, #28
 800f0b0:	bf18      	it	ne
 800f0b2:	3604      	addne	r6, #4
 800f0b4:	2500      	movs	r5, #0
 800f0b6:	1f37      	subs	r7, r6, #4
 800f0b8:	4682      	mov	sl, r0
 800f0ba:	4690      	mov	r8, r2
 800f0bc:	9301      	str	r3, [sp, #4]
 800f0be:	f846 5c04 	str.w	r5, [r6, #-4]
 800f0c2:	46b9      	mov	r9, r7
 800f0c4:	463c      	mov	r4, r7
 800f0c6:	9502      	str	r5, [sp, #8]
 800f0c8:	46ab      	mov	fp, r5
 800f0ca:	784a      	ldrb	r2, [r1, #1]
 800f0cc:	1c4b      	adds	r3, r1, #1
 800f0ce:	9303      	str	r3, [sp, #12]
 800f0d0:	b342      	cbz	r2, 800f124 <__hexnan+0x88>
 800f0d2:	4610      	mov	r0, r2
 800f0d4:	9105      	str	r1, [sp, #20]
 800f0d6:	9204      	str	r2, [sp, #16]
 800f0d8:	f7ff fd5f 	bl	800eb9a <__hexdig_fun>
 800f0dc:	2800      	cmp	r0, #0
 800f0de:	d14f      	bne.n	800f180 <__hexnan+0xe4>
 800f0e0:	9a04      	ldr	r2, [sp, #16]
 800f0e2:	9905      	ldr	r1, [sp, #20]
 800f0e4:	2a20      	cmp	r2, #32
 800f0e6:	d818      	bhi.n	800f11a <__hexnan+0x7e>
 800f0e8:	9b02      	ldr	r3, [sp, #8]
 800f0ea:	459b      	cmp	fp, r3
 800f0ec:	dd13      	ble.n	800f116 <__hexnan+0x7a>
 800f0ee:	454c      	cmp	r4, r9
 800f0f0:	d206      	bcs.n	800f100 <__hexnan+0x64>
 800f0f2:	2d07      	cmp	r5, #7
 800f0f4:	dc04      	bgt.n	800f100 <__hexnan+0x64>
 800f0f6:	462a      	mov	r2, r5
 800f0f8:	4649      	mov	r1, r9
 800f0fa:	4620      	mov	r0, r4
 800f0fc:	f7ff ffa8 	bl	800f050 <L_shift>
 800f100:	4544      	cmp	r4, r8
 800f102:	d950      	bls.n	800f1a6 <__hexnan+0x10a>
 800f104:	2300      	movs	r3, #0
 800f106:	f1a4 0904 	sub.w	r9, r4, #4
 800f10a:	f844 3c04 	str.w	r3, [r4, #-4]
 800f10e:	f8cd b008 	str.w	fp, [sp, #8]
 800f112:	464c      	mov	r4, r9
 800f114:	461d      	mov	r5, r3
 800f116:	9903      	ldr	r1, [sp, #12]
 800f118:	e7d7      	b.n	800f0ca <__hexnan+0x2e>
 800f11a:	2a29      	cmp	r2, #41	; 0x29
 800f11c:	d156      	bne.n	800f1cc <__hexnan+0x130>
 800f11e:	3102      	adds	r1, #2
 800f120:	f8ca 1000 	str.w	r1, [sl]
 800f124:	f1bb 0f00 	cmp.w	fp, #0
 800f128:	d050      	beq.n	800f1cc <__hexnan+0x130>
 800f12a:	454c      	cmp	r4, r9
 800f12c:	d206      	bcs.n	800f13c <__hexnan+0xa0>
 800f12e:	2d07      	cmp	r5, #7
 800f130:	dc04      	bgt.n	800f13c <__hexnan+0xa0>
 800f132:	462a      	mov	r2, r5
 800f134:	4649      	mov	r1, r9
 800f136:	4620      	mov	r0, r4
 800f138:	f7ff ff8a 	bl	800f050 <L_shift>
 800f13c:	4544      	cmp	r4, r8
 800f13e:	d934      	bls.n	800f1aa <__hexnan+0x10e>
 800f140:	f1a8 0204 	sub.w	r2, r8, #4
 800f144:	4623      	mov	r3, r4
 800f146:	f853 1b04 	ldr.w	r1, [r3], #4
 800f14a:	f842 1f04 	str.w	r1, [r2, #4]!
 800f14e:	429f      	cmp	r7, r3
 800f150:	d2f9      	bcs.n	800f146 <__hexnan+0xaa>
 800f152:	1b3b      	subs	r3, r7, r4
 800f154:	f023 0303 	bic.w	r3, r3, #3
 800f158:	3304      	adds	r3, #4
 800f15a:	3401      	adds	r4, #1
 800f15c:	3e03      	subs	r6, #3
 800f15e:	42b4      	cmp	r4, r6
 800f160:	bf88      	it	hi
 800f162:	2304      	movhi	r3, #4
 800f164:	4443      	add	r3, r8
 800f166:	2200      	movs	r2, #0
 800f168:	f843 2b04 	str.w	r2, [r3], #4
 800f16c:	429f      	cmp	r7, r3
 800f16e:	d2fb      	bcs.n	800f168 <__hexnan+0xcc>
 800f170:	683b      	ldr	r3, [r7, #0]
 800f172:	b91b      	cbnz	r3, 800f17c <__hexnan+0xe0>
 800f174:	4547      	cmp	r7, r8
 800f176:	d127      	bne.n	800f1c8 <__hexnan+0x12c>
 800f178:	2301      	movs	r3, #1
 800f17a:	603b      	str	r3, [r7, #0]
 800f17c:	2005      	movs	r0, #5
 800f17e:	e026      	b.n	800f1ce <__hexnan+0x132>
 800f180:	3501      	adds	r5, #1
 800f182:	2d08      	cmp	r5, #8
 800f184:	f10b 0b01 	add.w	fp, fp, #1
 800f188:	dd06      	ble.n	800f198 <__hexnan+0xfc>
 800f18a:	4544      	cmp	r4, r8
 800f18c:	d9c3      	bls.n	800f116 <__hexnan+0x7a>
 800f18e:	2300      	movs	r3, #0
 800f190:	f844 3c04 	str.w	r3, [r4, #-4]
 800f194:	2501      	movs	r5, #1
 800f196:	3c04      	subs	r4, #4
 800f198:	6822      	ldr	r2, [r4, #0]
 800f19a:	f000 000f 	and.w	r0, r0, #15
 800f19e:	ea40 1202 	orr.w	r2, r0, r2, lsl #4
 800f1a2:	6022      	str	r2, [r4, #0]
 800f1a4:	e7b7      	b.n	800f116 <__hexnan+0x7a>
 800f1a6:	2508      	movs	r5, #8
 800f1a8:	e7b5      	b.n	800f116 <__hexnan+0x7a>
 800f1aa:	9b01      	ldr	r3, [sp, #4]
 800f1ac:	2b00      	cmp	r3, #0
 800f1ae:	d0df      	beq.n	800f170 <__hexnan+0xd4>
 800f1b0:	f04f 32ff 	mov.w	r2, #4294967295
 800f1b4:	f1c3 0320 	rsb	r3, r3, #32
 800f1b8:	fa22 f303 	lsr.w	r3, r2, r3
 800f1bc:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800f1c0:	401a      	ands	r2, r3
 800f1c2:	f846 2c04 	str.w	r2, [r6, #-4]
 800f1c6:	e7d3      	b.n	800f170 <__hexnan+0xd4>
 800f1c8:	3f04      	subs	r7, #4
 800f1ca:	e7d1      	b.n	800f170 <__hexnan+0xd4>
 800f1cc:	2004      	movs	r0, #4
 800f1ce:	b007      	add	sp, #28
 800f1d0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800f1d4 <_localeconv_r>:
 800f1d4:	4800      	ldr	r0, [pc, #0]	; (800f1d8 <_localeconv_r+0x4>)
 800f1d6:	4770      	bx	lr
 800f1d8:	200001a4 	.word	0x200001a4

0800f1dc <__retarget_lock_init_recursive>:
 800f1dc:	4770      	bx	lr

0800f1de <__retarget_lock_acquire_recursive>:
 800f1de:	4770      	bx	lr

0800f1e0 <__retarget_lock_release_recursive>:
 800f1e0:	4770      	bx	lr

0800f1e2 <__swhatbuf_r>:
 800f1e2:	b570      	push	{r4, r5, r6, lr}
 800f1e4:	460e      	mov	r6, r1
 800f1e6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f1ea:	2900      	cmp	r1, #0
 800f1ec:	b096      	sub	sp, #88	; 0x58
 800f1ee:	4614      	mov	r4, r2
 800f1f0:	461d      	mov	r5, r3
 800f1f2:	da07      	bge.n	800f204 <__swhatbuf_r+0x22>
 800f1f4:	2300      	movs	r3, #0
 800f1f6:	602b      	str	r3, [r5, #0]
 800f1f8:	89b3      	ldrh	r3, [r6, #12]
 800f1fa:	061a      	lsls	r2, r3, #24
 800f1fc:	d410      	bmi.n	800f220 <__swhatbuf_r+0x3e>
 800f1fe:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800f202:	e00e      	b.n	800f222 <__swhatbuf_r+0x40>
 800f204:	466a      	mov	r2, sp
 800f206:	f001 f807 	bl	8010218 <_fstat_r>
 800f20a:	2800      	cmp	r0, #0
 800f20c:	dbf2      	blt.n	800f1f4 <__swhatbuf_r+0x12>
 800f20e:	9a01      	ldr	r2, [sp, #4]
 800f210:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800f214:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800f218:	425a      	negs	r2, r3
 800f21a:	415a      	adcs	r2, r3
 800f21c:	602a      	str	r2, [r5, #0]
 800f21e:	e7ee      	b.n	800f1fe <__swhatbuf_r+0x1c>
 800f220:	2340      	movs	r3, #64	; 0x40
 800f222:	2000      	movs	r0, #0
 800f224:	6023      	str	r3, [r4, #0]
 800f226:	b016      	add	sp, #88	; 0x58
 800f228:	bd70      	pop	{r4, r5, r6, pc}
	...

0800f22c <__smakebuf_r>:
 800f22c:	898b      	ldrh	r3, [r1, #12]
 800f22e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800f230:	079d      	lsls	r5, r3, #30
 800f232:	4606      	mov	r6, r0
 800f234:	460c      	mov	r4, r1
 800f236:	d507      	bpl.n	800f248 <__smakebuf_r+0x1c>
 800f238:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800f23c:	6023      	str	r3, [r4, #0]
 800f23e:	6123      	str	r3, [r4, #16]
 800f240:	2301      	movs	r3, #1
 800f242:	6163      	str	r3, [r4, #20]
 800f244:	b002      	add	sp, #8
 800f246:	bd70      	pop	{r4, r5, r6, pc}
 800f248:	ab01      	add	r3, sp, #4
 800f24a:	466a      	mov	r2, sp
 800f24c:	f7ff ffc9 	bl	800f1e2 <__swhatbuf_r>
 800f250:	9900      	ldr	r1, [sp, #0]
 800f252:	4605      	mov	r5, r0
 800f254:	4630      	mov	r0, r6
 800f256:	f000 fd5d 	bl	800fd14 <_malloc_r>
 800f25a:	b948      	cbnz	r0, 800f270 <__smakebuf_r+0x44>
 800f25c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800f260:	059a      	lsls	r2, r3, #22
 800f262:	d4ef      	bmi.n	800f244 <__smakebuf_r+0x18>
 800f264:	f023 0303 	bic.w	r3, r3, #3
 800f268:	f043 0302 	orr.w	r3, r3, #2
 800f26c:	81a3      	strh	r3, [r4, #12]
 800f26e:	e7e3      	b.n	800f238 <__smakebuf_r+0xc>
 800f270:	4b0d      	ldr	r3, [pc, #52]	; (800f2a8 <__smakebuf_r+0x7c>)
 800f272:	62b3      	str	r3, [r6, #40]	; 0x28
 800f274:	89a3      	ldrh	r3, [r4, #12]
 800f276:	6020      	str	r0, [r4, #0]
 800f278:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800f27c:	81a3      	strh	r3, [r4, #12]
 800f27e:	9b00      	ldr	r3, [sp, #0]
 800f280:	6163      	str	r3, [r4, #20]
 800f282:	9b01      	ldr	r3, [sp, #4]
 800f284:	6120      	str	r0, [r4, #16]
 800f286:	b15b      	cbz	r3, 800f2a0 <__smakebuf_r+0x74>
 800f288:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800f28c:	4630      	mov	r0, r6
 800f28e:	f000 ffd5 	bl	801023c <_isatty_r>
 800f292:	b128      	cbz	r0, 800f2a0 <__smakebuf_r+0x74>
 800f294:	89a3      	ldrh	r3, [r4, #12]
 800f296:	f023 0303 	bic.w	r3, r3, #3
 800f29a:	f043 0301 	orr.w	r3, r3, #1
 800f29e:	81a3      	strh	r3, [r4, #12]
 800f2a0:	89a0      	ldrh	r0, [r4, #12]
 800f2a2:	4305      	orrs	r5, r0
 800f2a4:	81a5      	strh	r5, [r4, #12]
 800f2a6:	e7cd      	b.n	800f244 <__smakebuf_r+0x18>
 800f2a8:	0800e955 	.word	0x0800e955

0800f2ac <malloc>:
 800f2ac:	4b02      	ldr	r3, [pc, #8]	; (800f2b8 <malloc+0xc>)
 800f2ae:	4601      	mov	r1, r0
 800f2b0:	6818      	ldr	r0, [r3, #0]
 800f2b2:	f000 bd2f 	b.w	800fd14 <_malloc_r>
 800f2b6:	bf00      	nop
 800f2b8:	2000004c 	.word	0x2000004c

0800f2bc <__ascii_mbtowc>:
 800f2bc:	b082      	sub	sp, #8
 800f2be:	b901      	cbnz	r1, 800f2c2 <__ascii_mbtowc+0x6>
 800f2c0:	a901      	add	r1, sp, #4
 800f2c2:	b142      	cbz	r2, 800f2d6 <__ascii_mbtowc+0x1a>
 800f2c4:	b14b      	cbz	r3, 800f2da <__ascii_mbtowc+0x1e>
 800f2c6:	7813      	ldrb	r3, [r2, #0]
 800f2c8:	600b      	str	r3, [r1, #0]
 800f2ca:	7812      	ldrb	r2, [r2, #0]
 800f2cc:	1e10      	subs	r0, r2, #0
 800f2ce:	bf18      	it	ne
 800f2d0:	2001      	movne	r0, #1
 800f2d2:	b002      	add	sp, #8
 800f2d4:	4770      	bx	lr
 800f2d6:	4610      	mov	r0, r2
 800f2d8:	e7fb      	b.n	800f2d2 <__ascii_mbtowc+0x16>
 800f2da:	f06f 0001 	mvn.w	r0, #1
 800f2de:	e7f8      	b.n	800f2d2 <__ascii_mbtowc+0x16>

0800f2e0 <_Balloc>:
 800f2e0:	b570      	push	{r4, r5, r6, lr}
 800f2e2:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800f2e4:	4604      	mov	r4, r0
 800f2e6:	460d      	mov	r5, r1
 800f2e8:	b976      	cbnz	r6, 800f308 <_Balloc+0x28>
 800f2ea:	2010      	movs	r0, #16
 800f2ec:	f7ff ffde 	bl	800f2ac <malloc>
 800f2f0:	4602      	mov	r2, r0
 800f2f2:	6260      	str	r0, [r4, #36]	; 0x24
 800f2f4:	b920      	cbnz	r0, 800f300 <_Balloc+0x20>
 800f2f6:	4b18      	ldr	r3, [pc, #96]	; (800f358 <_Balloc+0x78>)
 800f2f8:	4818      	ldr	r0, [pc, #96]	; (800f35c <_Balloc+0x7c>)
 800f2fa:	2166      	movs	r1, #102	; 0x66
 800f2fc:	f000 ff4c 	bl	8010198 <__assert_func>
 800f300:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800f304:	6006      	str	r6, [r0, #0]
 800f306:	60c6      	str	r6, [r0, #12]
 800f308:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800f30a:	68f3      	ldr	r3, [r6, #12]
 800f30c:	b183      	cbz	r3, 800f330 <_Balloc+0x50>
 800f30e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800f310:	68db      	ldr	r3, [r3, #12]
 800f312:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800f316:	b9b8      	cbnz	r0, 800f348 <_Balloc+0x68>
 800f318:	2101      	movs	r1, #1
 800f31a:	fa01 f605 	lsl.w	r6, r1, r5
 800f31e:	1d72      	adds	r2, r6, #5
 800f320:	0092      	lsls	r2, r2, #2
 800f322:	4620      	mov	r0, r4
 800f324:	f000 fc97 	bl	800fc56 <_calloc_r>
 800f328:	b160      	cbz	r0, 800f344 <_Balloc+0x64>
 800f32a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800f32e:	e00e      	b.n	800f34e <_Balloc+0x6e>
 800f330:	2221      	movs	r2, #33	; 0x21
 800f332:	2104      	movs	r1, #4
 800f334:	4620      	mov	r0, r4
 800f336:	f000 fc8e 	bl	800fc56 <_calloc_r>
 800f33a:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800f33c:	60f0      	str	r0, [r6, #12]
 800f33e:	68db      	ldr	r3, [r3, #12]
 800f340:	2b00      	cmp	r3, #0
 800f342:	d1e4      	bne.n	800f30e <_Balloc+0x2e>
 800f344:	2000      	movs	r0, #0
 800f346:	bd70      	pop	{r4, r5, r6, pc}
 800f348:	6802      	ldr	r2, [r0, #0]
 800f34a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800f34e:	2300      	movs	r3, #0
 800f350:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800f354:	e7f7      	b.n	800f346 <_Balloc+0x66>
 800f356:	bf00      	nop
 800f358:	0801180e 	.word	0x0801180e
 800f35c:	08011978 	.word	0x08011978

0800f360 <_Bfree>:
 800f360:	b570      	push	{r4, r5, r6, lr}
 800f362:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800f364:	4605      	mov	r5, r0
 800f366:	460c      	mov	r4, r1
 800f368:	b976      	cbnz	r6, 800f388 <_Bfree+0x28>
 800f36a:	2010      	movs	r0, #16
 800f36c:	f7ff ff9e 	bl	800f2ac <malloc>
 800f370:	4602      	mov	r2, r0
 800f372:	6268      	str	r0, [r5, #36]	; 0x24
 800f374:	b920      	cbnz	r0, 800f380 <_Bfree+0x20>
 800f376:	4b09      	ldr	r3, [pc, #36]	; (800f39c <_Bfree+0x3c>)
 800f378:	4809      	ldr	r0, [pc, #36]	; (800f3a0 <_Bfree+0x40>)
 800f37a:	218a      	movs	r1, #138	; 0x8a
 800f37c:	f000 ff0c 	bl	8010198 <__assert_func>
 800f380:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800f384:	6006      	str	r6, [r0, #0]
 800f386:	60c6      	str	r6, [r0, #12]
 800f388:	b13c      	cbz	r4, 800f39a <_Bfree+0x3a>
 800f38a:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800f38c:	6862      	ldr	r2, [r4, #4]
 800f38e:	68db      	ldr	r3, [r3, #12]
 800f390:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800f394:	6021      	str	r1, [r4, #0]
 800f396:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800f39a:	bd70      	pop	{r4, r5, r6, pc}
 800f39c:	0801180e 	.word	0x0801180e
 800f3a0:	08011978 	.word	0x08011978

0800f3a4 <__multadd>:
 800f3a4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f3a8:	690e      	ldr	r6, [r1, #16]
 800f3aa:	4607      	mov	r7, r0
 800f3ac:	4698      	mov	r8, r3
 800f3ae:	460c      	mov	r4, r1
 800f3b0:	f101 0014 	add.w	r0, r1, #20
 800f3b4:	2300      	movs	r3, #0
 800f3b6:	6805      	ldr	r5, [r0, #0]
 800f3b8:	b2a9      	uxth	r1, r5
 800f3ba:	fb02 8101 	mla	r1, r2, r1, r8
 800f3be:	ea4f 4c11 	mov.w	ip, r1, lsr #16
 800f3c2:	0c2d      	lsrs	r5, r5, #16
 800f3c4:	fb02 c505 	mla	r5, r2, r5, ip
 800f3c8:	b289      	uxth	r1, r1
 800f3ca:	3301      	adds	r3, #1
 800f3cc:	eb01 4105 	add.w	r1, r1, r5, lsl #16
 800f3d0:	429e      	cmp	r6, r3
 800f3d2:	f840 1b04 	str.w	r1, [r0], #4
 800f3d6:	ea4f 4815 	mov.w	r8, r5, lsr #16
 800f3da:	dcec      	bgt.n	800f3b6 <__multadd+0x12>
 800f3dc:	f1b8 0f00 	cmp.w	r8, #0
 800f3e0:	d022      	beq.n	800f428 <__multadd+0x84>
 800f3e2:	68a3      	ldr	r3, [r4, #8]
 800f3e4:	42b3      	cmp	r3, r6
 800f3e6:	dc19      	bgt.n	800f41c <__multadd+0x78>
 800f3e8:	6861      	ldr	r1, [r4, #4]
 800f3ea:	4638      	mov	r0, r7
 800f3ec:	3101      	adds	r1, #1
 800f3ee:	f7ff ff77 	bl	800f2e0 <_Balloc>
 800f3f2:	4605      	mov	r5, r0
 800f3f4:	b928      	cbnz	r0, 800f402 <__multadd+0x5e>
 800f3f6:	4602      	mov	r2, r0
 800f3f8:	4b0d      	ldr	r3, [pc, #52]	; (800f430 <__multadd+0x8c>)
 800f3fa:	480e      	ldr	r0, [pc, #56]	; (800f434 <__multadd+0x90>)
 800f3fc:	21b5      	movs	r1, #181	; 0xb5
 800f3fe:	f000 fecb 	bl	8010198 <__assert_func>
 800f402:	6922      	ldr	r2, [r4, #16]
 800f404:	3202      	adds	r2, #2
 800f406:	f104 010c 	add.w	r1, r4, #12
 800f40a:	0092      	lsls	r2, r2, #2
 800f40c:	300c      	adds	r0, #12
 800f40e:	f7fc feb3 	bl	800c178 <memcpy>
 800f412:	4621      	mov	r1, r4
 800f414:	4638      	mov	r0, r7
 800f416:	f7ff ffa3 	bl	800f360 <_Bfree>
 800f41a:	462c      	mov	r4, r5
 800f41c:	eb04 0386 	add.w	r3, r4, r6, lsl #2
 800f420:	3601      	adds	r6, #1
 800f422:	f8c3 8014 	str.w	r8, [r3, #20]
 800f426:	6126      	str	r6, [r4, #16]
 800f428:	4620      	mov	r0, r4
 800f42a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f42e:	bf00      	nop
 800f430:	08011884 	.word	0x08011884
 800f434:	08011978 	.word	0x08011978

0800f438 <__s2b>:
 800f438:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800f43c:	460c      	mov	r4, r1
 800f43e:	4615      	mov	r5, r2
 800f440:	461f      	mov	r7, r3
 800f442:	2209      	movs	r2, #9
 800f444:	3308      	adds	r3, #8
 800f446:	4606      	mov	r6, r0
 800f448:	fb93 f3f2 	sdiv	r3, r3, r2
 800f44c:	2100      	movs	r1, #0
 800f44e:	2201      	movs	r2, #1
 800f450:	429a      	cmp	r2, r3
 800f452:	db09      	blt.n	800f468 <__s2b+0x30>
 800f454:	4630      	mov	r0, r6
 800f456:	f7ff ff43 	bl	800f2e0 <_Balloc>
 800f45a:	b940      	cbnz	r0, 800f46e <__s2b+0x36>
 800f45c:	4602      	mov	r2, r0
 800f45e:	4b19      	ldr	r3, [pc, #100]	; (800f4c4 <__s2b+0x8c>)
 800f460:	4819      	ldr	r0, [pc, #100]	; (800f4c8 <__s2b+0x90>)
 800f462:	21ce      	movs	r1, #206	; 0xce
 800f464:	f000 fe98 	bl	8010198 <__assert_func>
 800f468:	0052      	lsls	r2, r2, #1
 800f46a:	3101      	adds	r1, #1
 800f46c:	e7f0      	b.n	800f450 <__s2b+0x18>
 800f46e:	9b08      	ldr	r3, [sp, #32]
 800f470:	6143      	str	r3, [r0, #20]
 800f472:	2d09      	cmp	r5, #9
 800f474:	f04f 0301 	mov.w	r3, #1
 800f478:	6103      	str	r3, [r0, #16]
 800f47a:	dd16      	ble.n	800f4aa <__s2b+0x72>
 800f47c:	f104 0909 	add.w	r9, r4, #9
 800f480:	46c8      	mov	r8, r9
 800f482:	442c      	add	r4, r5
 800f484:	f818 3b01 	ldrb.w	r3, [r8], #1
 800f488:	4601      	mov	r1, r0
 800f48a:	3b30      	subs	r3, #48	; 0x30
 800f48c:	220a      	movs	r2, #10
 800f48e:	4630      	mov	r0, r6
 800f490:	f7ff ff88 	bl	800f3a4 <__multadd>
 800f494:	45a0      	cmp	r8, r4
 800f496:	d1f5      	bne.n	800f484 <__s2b+0x4c>
 800f498:	f1a5 0408 	sub.w	r4, r5, #8
 800f49c:	444c      	add	r4, r9
 800f49e:	1b2d      	subs	r5, r5, r4
 800f4a0:	1963      	adds	r3, r4, r5
 800f4a2:	42bb      	cmp	r3, r7
 800f4a4:	db04      	blt.n	800f4b0 <__s2b+0x78>
 800f4a6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800f4aa:	340a      	adds	r4, #10
 800f4ac:	2509      	movs	r5, #9
 800f4ae:	e7f6      	b.n	800f49e <__s2b+0x66>
 800f4b0:	f814 3b01 	ldrb.w	r3, [r4], #1
 800f4b4:	4601      	mov	r1, r0
 800f4b6:	3b30      	subs	r3, #48	; 0x30
 800f4b8:	220a      	movs	r2, #10
 800f4ba:	4630      	mov	r0, r6
 800f4bc:	f7ff ff72 	bl	800f3a4 <__multadd>
 800f4c0:	e7ee      	b.n	800f4a0 <__s2b+0x68>
 800f4c2:	bf00      	nop
 800f4c4:	08011884 	.word	0x08011884
 800f4c8:	08011978 	.word	0x08011978

0800f4cc <__hi0bits>:
 800f4cc:	0c03      	lsrs	r3, r0, #16
 800f4ce:	041b      	lsls	r3, r3, #16
 800f4d0:	b9d3      	cbnz	r3, 800f508 <__hi0bits+0x3c>
 800f4d2:	0400      	lsls	r0, r0, #16
 800f4d4:	2310      	movs	r3, #16
 800f4d6:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800f4da:	bf04      	itt	eq
 800f4dc:	0200      	lsleq	r0, r0, #8
 800f4de:	3308      	addeq	r3, #8
 800f4e0:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800f4e4:	bf04      	itt	eq
 800f4e6:	0100      	lsleq	r0, r0, #4
 800f4e8:	3304      	addeq	r3, #4
 800f4ea:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800f4ee:	bf04      	itt	eq
 800f4f0:	0080      	lsleq	r0, r0, #2
 800f4f2:	3302      	addeq	r3, #2
 800f4f4:	2800      	cmp	r0, #0
 800f4f6:	db05      	blt.n	800f504 <__hi0bits+0x38>
 800f4f8:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800f4fc:	f103 0301 	add.w	r3, r3, #1
 800f500:	bf08      	it	eq
 800f502:	2320      	moveq	r3, #32
 800f504:	4618      	mov	r0, r3
 800f506:	4770      	bx	lr
 800f508:	2300      	movs	r3, #0
 800f50a:	e7e4      	b.n	800f4d6 <__hi0bits+0xa>

0800f50c <__lo0bits>:
 800f50c:	6803      	ldr	r3, [r0, #0]
 800f50e:	f013 0207 	ands.w	r2, r3, #7
 800f512:	4601      	mov	r1, r0
 800f514:	d00b      	beq.n	800f52e <__lo0bits+0x22>
 800f516:	07da      	lsls	r2, r3, #31
 800f518:	d424      	bmi.n	800f564 <__lo0bits+0x58>
 800f51a:	0798      	lsls	r0, r3, #30
 800f51c:	bf49      	itett	mi
 800f51e:	085b      	lsrmi	r3, r3, #1
 800f520:	089b      	lsrpl	r3, r3, #2
 800f522:	2001      	movmi	r0, #1
 800f524:	600b      	strmi	r3, [r1, #0]
 800f526:	bf5c      	itt	pl
 800f528:	600b      	strpl	r3, [r1, #0]
 800f52a:	2002      	movpl	r0, #2
 800f52c:	4770      	bx	lr
 800f52e:	b298      	uxth	r0, r3
 800f530:	b9b0      	cbnz	r0, 800f560 <__lo0bits+0x54>
 800f532:	0c1b      	lsrs	r3, r3, #16
 800f534:	2010      	movs	r0, #16
 800f536:	f013 0fff 	tst.w	r3, #255	; 0xff
 800f53a:	bf04      	itt	eq
 800f53c:	0a1b      	lsreq	r3, r3, #8
 800f53e:	3008      	addeq	r0, #8
 800f540:	071a      	lsls	r2, r3, #28
 800f542:	bf04      	itt	eq
 800f544:	091b      	lsreq	r3, r3, #4
 800f546:	3004      	addeq	r0, #4
 800f548:	079a      	lsls	r2, r3, #30
 800f54a:	bf04      	itt	eq
 800f54c:	089b      	lsreq	r3, r3, #2
 800f54e:	3002      	addeq	r0, #2
 800f550:	07da      	lsls	r2, r3, #31
 800f552:	d403      	bmi.n	800f55c <__lo0bits+0x50>
 800f554:	085b      	lsrs	r3, r3, #1
 800f556:	f100 0001 	add.w	r0, r0, #1
 800f55a:	d005      	beq.n	800f568 <__lo0bits+0x5c>
 800f55c:	600b      	str	r3, [r1, #0]
 800f55e:	4770      	bx	lr
 800f560:	4610      	mov	r0, r2
 800f562:	e7e8      	b.n	800f536 <__lo0bits+0x2a>
 800f564:	2000      	movs	r0, #0
 800f566:	4770      	bx	lr
 800f568:	2020      	movs	r0, #32
 800f56a:	4770      	bx	lr

0800f56c <__i2b>:
 800f56c:	b510      	push	{r4, lr}
 800f56e:	460c      	mov	r4, r1
 800f570:	2101      	movs	r1, #1
 800f572:	f7ff feb5 	bl	800f2e0 <_Balloc>
 800f576:	4602      	mov	r2, r0
 800f578:	b928      	cbnz	r0, 800f586 <__i2b+0x1a>
 800f57a:	4b05      	ldr	r3, [pc, #20]	; (800f590 <__i2b+0x24>)
 800f57c:	4805      	ldr	r0, [pc, #20]	; (800f594 <__i2b+0x28>)
 800f57e:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800f582:	f000 fe09 	bl	8010198 <__assert_func>
 800f586:	2301      	movs	r3, #1
 800f588:	6144      	str	r4, [r0, #20]
 800f58a:	6103      	str	r3, [r0, #16]
 800f58c:	bd10      	pop	{r4, pc}
 800f58e:	bf00      	nop
 800f590:	08011884 	.word	0x08011884
 800f594:	08011978 	.word	0x08011978

0800f598 <__multiply>:
 800f598:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f59c:	4614      	mov	r4, r2
 800f59e:	690a      	ldr	r2, [r1, #16]
 800f5a0:	6923      	ldr	r3, [r4, #16]
 800f5a2:	429a      	cmp	r2, r3
 800f5a4:	bfb8      	it	lt
 800f5a6:	460b      	movlt	r3, r1
 800f5a8:	460d      	mov	r5, r1
 800f5aa:	bfbc      	itt	lt
 800f5ac:	4625      	movlt	r5, r4
 800f5ae:	461c      	movlt	r4, r3
 800f5b0:	f8d5 a010 	ldr.w	sl, [r5, #16]
 800f5b4:	f8d4 9010 	ldr.w	r9, [r4, #16]
 800f5b8:	68ab      	ldr	r3, [r5, #8]
 800f5ba:	6869      	ldr	r1, [r5, #4]
 800f5bc:	eb0a 0709 	add.w	r7, sl, r9
 800f5c0:	42bb      	cmp	r3, r7
 800f5c2:	b085      	sub	sp, #20
 800f5c4:	bfb8      	it	lt
 800f5c6:	3101      	addlt	r1, #1
 800f5c8:	f7ff fe8a 	bl	800f2e0 <_Balloc>
 800f5cc:	b930      	cbnz	r0, 800f5dc <__multiply+0x44>
 800f5ce:	4602      	mov	r2, r0
 800f5d0:	4b42      	ldr	r3, [pc, #264]	; (800f6dc <__multiply+0x144>)
 800f5d2:	4843      	ldr	r0, [pc, #268]	; (800f6e0 <__multiply+0x148>)
 800f5d4:	f240 115d 	movw	r1, #349	; 0x15d
 800f5d8:	f000 fdde 	bl	8010198 <__assert_func>
 800f5dc:	f100 0614 	add.w	r6, r0, #20
 800f5e0:	eb06 0887 	add.w	r8, r6, r7, lsl #2
 800f5e4:	4633      	mov	r3, r6
 800f5e6:	2200      	movs	r2, #0
 800f5e8:	4543      	cmp	r3, r8
 800f5ea:	d31e      	bcc.n	800f62a <__multiply+0x92>
 800f5ec:	f105 0c14 	add.w	ip, r5, #20
 800f5f0:	f104 0314 	add.w	r3, r4, #20
 800f5f4:	eb0c 0c8a 	add.w	ip, ip, sl, lsl #2
 800f5f8:	eb03 0289 	add.w	r2, r3, r9, lsl #2
 800f5fc:	9202      	str	r2, [sp, #8]
 800f5fe:	ebac 0205 	sub.w	r2, ip, r5
 800f602:	3a15      	subs	r2, #21
 800f604:	f022 0203 	bic.w	r2, r2, #3
 800f608:	3204      	adds	r2, #4
 800f60a:	f105 0115 	add.w	r1, r5, #21
 800f60e:	458c      	cmp	ip, r1
 800f610:	bf38      	it	cc
 800f612:	2204      	movcc	r2, #4
 800f614:	9201      	str	r2, [sp, #4]
 800f616:	9a02      	ldr	r2, [sp, #8]
 800f618:	9303      	str	r3, [sp, #12]
 800f61a:	429a      	cmp	r2, r3
 800f61c:	d808      	bhi.n	800f630 <__multiply+0x98>
 800f61e:	2f00      	cmp	r7, #0
 800f620:	dc55      	bgt.n	800f6ce <__multiply+0x136>
 800f622:	6107      	str	r7, [r0, #16]
 800f624:	b005      	add	sp, #20
 800f626:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f62a:	f843 2b04 	str.w	r2, [r3], #4
 800f62e:	e7db      	b.n	800f5e8 <__multiply+0x50>
 800f630:	f8b3 a000 	ldrh.w	sl, [r3]
 800f634:	f1ba 0f00 	cmp.w	sl, #0
 800f638:	d020      	beq.n	800f67c <__multiply+0xe4>
 800f63a:	f105 0e14 	add.w	lr, r5, #20
 800f63e:	46b1      	mov	r9, r6
 800f640:	2200      	movs	r2, #0
 800f642:	f85e 4b04 	ldr.w	r4, [lr], #4
 800f646:	f8d9 b000 	ldr.w	fp, [r9]
 800f64a:	b2a1      	uxth	r1, r4
 800f64c:	fa1f fb8b 	uxth.w	fp, fp
 800f650:	fb0a b101 	mla	r1, sl, r1, fp
 800f654:	4411      	add	r1, r2
 800f656:	f8d9 2000 	ldr.w	r2, [r9]
 800f65a:	0c24      	lsrs	r4, r4, #16
 800f65c:	0c12      	lsrs	r2, r2, #16
 800f65e:	fb0a 2404 	mla	r4, sl, r4, r2
 800f662:	eb04 4411 	add.w	r4, r4, r1, lsr #16
 800f666:	b289      	uxth	r1, r1
 800f668:	ea41 4104 	orr.w	r1, r1, r4, lsl #16
 800f66c:	45f4      	cmp	ip, lr
 800f66e:	f849 1b04 	str.w	r1, [r9], #4
 800f672:	ea4f 4214 	mov.w	r2, r4, lsr #16
 800f676:	d8e4      	bhi.n	800f642 <__multiply+0xaa>
 800f678:	9901      	ldr	r1, [sp, #4]
 800f67a:	5072      	str	r2, [r6, r1]
 800f67c:	9a03      	ldr	r2, [sp, #12]
 800f67e:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800f682:	3304      	adds	r3, #4
 800f684:	f1b9 0f00 	cmp.w	r9, #0
 800f688:	d01f      	beq.n	800f6ca <__multiply+0x132>
 800f68a:	6834      	ldr	r4, [r6, #0]
 800f68c:	f105 0114 	add.w	r1, r5, #20
 800f690:	46b6      	mov	lr, r6
 800f692:	f04f 0a00 	mov.w	sl, #0
 800f696:	880a      	ldrh	r2, [r1, #0]
 800f698:	f8be b002 	ldrh.w	fp, [lr, #2]
 800f69c:	fb09 b202 	mla	r2, r9, r2, fp
 800f6a0:	4492      	add	sl, r2
 800f6a2:	b2a4      	uxth	r4, r4
 800f6a4:	ea44 440a 	orr.w	r4, r4, sl, lsl #16
 800f6a8:	f84e 4b04 	str.w	r4, [lr], #4
 800f6ac:	f851 4b04 	ldr.w	r4, [r1], #4
 800f6b0:	f8be 2000 	ldrh.w	r2, [lr]
 800f6b4:	0c24      	lsrs	r4, r4, #16
 800f6b6:	fb09 2404 	mla	r4, r9, r4, r2
 800f6ba:	eb04 441a 	add.w	r4, r4, sl, lsr #16
 800f6be:	458c      	cmp	ip, r1
 800f6c0:	ea4f 4a14 	mov.w	sl, r4, lsr #16
 800f6c4:	d8e7      	bhi.n	800f696 <__multiply+0xfe>
 800f6c6:	9a01      	ldr	r2, [sp, #4]
 800f6c8:	50b4      	str	r4, [r6, r2]
 800f6ca:	3604      	adds	r6, #4
 800f6cc:	e7a3      	b.n	800f616 <__multiply+0x7e>
 800f6ce:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800f6d2:	2b00      	cmp	r3, #0
 800f6d4:	d1a5      	bne.n	800f622 <__multiply+0x8a>
 800f6d6:	3f01      	subs	r7, #1
 800f6d8:	e7a1      	b.n	800f61e <__multiply+0x86>
 800f6da:	bf00      	nop
 800f6dc:	08011884 	.word	0x08011884
 800f6e0:	08011978 	.word	0x08011978

0800f6e4 <__pow5mult>:
 800f6e4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800f6e8:	4615      	mov	r5, r2
 800f6ea:	f012 0203 	ands.w	r2, r2, #3
 800f6ee:	4606      	mov	r6, r0
 800f6f0:	460f      	mov	r7, r1
 800f6f2:	d007      	beq.n	800f704 <__pow5mult+0x20>
 800f6f4:	4c25      	ldr	r4, [pc, #148]	; (800f78c <__pow5mult+0xa8>)
 800f6f6:	3a01      	subs	r2, #1
 800f6f8:	2300      	movs	r3, #0
 800f6fa:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800f6fe:	f7ff fe51 	bl	800f3a4 <__multadd>
 800f702:	4607      	mov	r7, r0
 800f704:	10ad      	asrs	r5, r5, #2
 800f706:	d03d      	beq.n	800f784 <__pow5mult+0xa0>
 800f708:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800f70a:	b97c      	cbnz	r4, 800f72c <__pow5mult+0x48>
 800f70c:	2010      	movs	r0, #16
 800f70e:	f7ff fdcd 	bl	800f2ac <malloc>
 800f712:	4602      	mov	r2, r0
 800f714:	6270      	str	r0, [r6, #36]	; 0x24
 800f716:	b928      	cbnz	r0, 800f724 <__pow5mult+0x40>
 800f718:	4b1d      	ldr	r3, [pc, #116]	; (800f790 <__pow5mult+0xac>)
 800f71a:	481e      	ldr	r0, [pc, #120]	; (800f794 <__pow5mult+0xb0>)
 800f71c:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 800f720:	f000 fd3a 	bl	8010198 <__assert_func>
 800f724:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800f728:	6004      	str	r4, [r0, #0]
 800f72a:	60c4      	str	r4, [r0, #12]
 800f72c:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800f730:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800f734:	b94c      	cbnz	r4, 800f74a <__pow5mult+0x66>
 800f736:	f240 2171 	movw	r1, #625	; 0x271
 800f73a:	4630      	mov	r0, r6
 800f73c:	f7ff ff16 	bl	800f56c <__i2b>
 800f740:	2300      	movs	r3, #0
 800f742:	f8c8 0008 	str.w	r0, [r8, #8]
 800f746:	4604      	mov	r4, r0
 800f748:	6003      	str	r3, [r0, #0]
 800f74a:	f04f 0900 	mov.w	r9, #0
 800f74e:	07eb      	lsls	r3, r5, #31
 800f750:	d50a      	bpl.n	800f768 <__pow5mult+0x84>
 800f752:	4639      	mov	r1, r7
 800f754:	4622      	mov	r2, r4
 800f756:	4630      	mov	r0, r6
 800f758:	f7ff ff1e 	bl	800f598 <__multiply>
 800f75c:	4639      	mov	r1, r7
 800f75e:	4680      	mov	r8, r0
 800f760:	4630      	mov	r0, r6
 800f762:	f7ff fdfd 	bl	800f360 <_Bfree>
 800f766:	4647      	mov	r7, r8
 800f768:	106d      	asrs	r5, r5, #1
 800f76a:	d00b      	beq.n	800f784 <__pow5mult+0xa0>
 800f76c:	6820      	ldr	r0, [r4, #0]
 800f76e:	b938      	cbnz	r0, 800f780 <__pow5mult+0x9c>
 800f770:	4622      	mov	r2, r4
 800f772:	4621      	mov	r1, r4
 800f774:	4630      	mov	r0, r6
 800f776:	f7ff ff0f 	bl	800f598 <__multiply>
 800f77a:	6020      	str	r0, [r4, #0]
 800f77c:	f8c0 9000 	str.w	r9, [r0]
 800f780:	4604      	mov	r4, r0
 800f782:	e7e4      	b.n	800f74e <__pow5mult+0x6a>
 800f784:	4638      	mov	r0, r7
 800f786:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800f78a:	bf00      	nop
 800f78c:	08011ac8 	.word	0x08011ac8
 800f790:	0801180e 	.word	0x0801180e
 800f794:	08011978 	.word	0x08011978

0800f798 <__lshift>:
 800f798:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800f79c:	460c      	mov	r4, r1
 800f79e:	6849      	ldr	r1, [r1, #4]
 800f7a0:	6923      	ldr	r3, [r4, #16]
 800f7a2:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800f7a6:	68a3      	ldr	r3, [r4, #8]
 800f7a8:	4607      	mov	r7, r0
 800f7aa:	4691      	mov	r9, r2
 800f7ac:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800f7b0:	f108 0601 	add.w	r6, r8, #1
 800f7b4:	42b3      	cmp	r3, r6
 800f7b6:	db0b      	blt.n	800f7d0 <__lshift+0x38>
 800f7b8:	4638      	mov	r0, r7
 800f7ba:	f7ff fd91 	bl	800f2e0 <_Balloc>
 800f7be:	4605      	mov	r5, r0
 800f7c0:	b948      	cbnz	r0, 800f7d6 <__lshift+0x3e>
 800f7c2:	4602      	mov	r2, r0
 800f7c4:	4b28      	ldr	r3, [pc, #160]	; (800f868 <__lshift+0xd0>)
 800f7c6:	4829      	ldr	r0, [pc, #164]	; (800f86c <__lshift+0xd4>)
 800f7c8:	f240 11d9 	movw	r1, #473	; 0x1d9
 800f7cc:	f000 fce4 	bl	8010198 <__assert_func>
 800f7d0:	3101      	adds	r1, #1
 800f7d2:	005b      	lsls	r3, r3, #1
 800f7d4:	e7ee      	b.n	800f7b4 <__lshift+0x1c>
 800f7d6:	2300      	movs	r3, #0
 800f7d8:	f100 0114 	add.w	r1, r0, #20
 800f7dc:	f100 0210 	add.w	r2, r0, #16
 800f7e0:	4618      	mov	r0, r3
 800f7e2:	4553      	cmp	r3, sl
 800f7e4:	db33      	blt.n	800f84e <__lshift+0xb6>
 800f7e6:	6920      	ldr	r0, [r4, #16]
 800f7e8:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800f7ec:	f104 0314 	add.w	r3, r4, #20
 800f7f0:	f019 091f 	ands.w	r9, r9, #31
 800f7f4:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800f7f8:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800f7fc:	d02b      	beq.n	800f856 <__lshift+0xbe>
 800f7fe:	f1c9 0e20 	rsb	lr, r9, #32
 800f802:	468a      	mov	sl, r1
 800f804:	2200      	movs	r2, #0
 800f806:	6818      	ldr	r0, [r3, #0]
 800f808:	fa00 f009 	lsl.w	r0, r0, r9
 800f80c:	4302      	orrs	r2, r0
 800f80e:	f84a 2b04 	str.w	r2, [sl], #4
 800f812:	f853 2b04 	ldr.w	r2, [r3], #4
 800f816:	459c      	cmp	ip, r3
 800f818:	fa22 f20e 	lsr.w	r2, r2, lr
 800f81c:	d8f3      	bhi.n	800f806 <__lshift+0x6e>
 800f81e:	ebac 0304 	sub.w	r3, ip, r4
 800f822:	3b15      	subs	r3, #21
 800f824:	f023 0303 	bic.w	r3, r3, #3
 800f828:	3304      	adds	r3, #4
 800f82a:	f104 0015 	add.w	r0, r4, #21
 800f82e:	4584      	cmp	ip, r0
 800f830:	bf38      	it	cc
 800f832:	2304      	movcc	r3, #4
 800f834:	50ca      	str	r2, [r1, r3]
 800f836:	b10a      	cbz	r2, 800f83c <__lshift+0xa4>
 800f838:	f108 0602 	add.w	r6, r8, #2
 800f83c:	3e01      	subs	r6, #1
 800f83e:	4638      	mov	r0, r7
 800f840:	612e      	str	r6, [r5, #16]
 800f842:	4621      	mov	r1, r4
 800f844:	f7ff fd8c 	bl	800f360 <_Bfree>
 800f848:	4628      	mov	r0, r5
 800f84a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f84e:	f842 0f04 	str.w	r0, [r2, #4]!
 800f852:	3301      	adds	r3, #1
 800f854:	e7c5      	b.n	800f7e2 <__lshift+0x4a>
 800f856:	3904      	subs	r1, #4
 800f858:	f853 2b04 	ldr.w	r2, [r3], #4
 800f85c:	f841 2f04 	str.w	r2, [r1, #4]!
 800f860:	459c      	cmp	ip, r3
 800f862:	d8f9      	bhi.n	800f858 <__lshift+0xc0>
 800f864:	e7ea      	b.n	800f83c <__lshift+0xa4>
 800f866:	bf00      	nop
 800f868:	08011884 	.word	0x08011884
 800f86c:	08011978 	.word	0x08011978

0800f870 <__mcmp>:
 800f870:	b530      	push	{r4, r5, lr}
 800f872:	6902      	ldr	r2, [r0, #16]
 800f874:	690c      	ldr	r4, [r1, #16]
 800f876:	1b12      	subs	r2, r2, r4
 800f878:	d10e      	bne.n	800f898 <__mcmp+0x28>
 800f87a:	f100 0314 	add.w	r3, r0, #20
 800f87e:	3114      	adds	r1, #20
 800f880:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800f884:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800f888:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800f88c:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800f890:	42a5      	cmp	r5, r4
 800f892:	d003      	beq.n	800f89c <__mcmp+0x2c>
 800f894:	d305      	bcc.n	800f8a2 <__mcmp+0x32>
 800f896:	2201      	movs	r2, #1
 800f898:	4610      	mov	r0, r2
 800f89a:	bd30      	pop	{r4, r5, pc}
 800f89c:	4283      	cmp	r3, r0
 800f89e:	d3f3      	bcc.n	800f888 <__mcmp+0x18>
 800f8a0:	e7fa      	b.n	800f898 <__mcmp+0x28>
 800f8a2:	f04f 32ff 	mov.w	r2, #4294967295
 800f8a6:	e7f7      	b.n	800f898 <__mcmp+0x28>

0800f8a8 <__mdiff>:
 800f8a8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f8ac:	460c      	mov	r4, r1
 800f8ae:	4606      	mov	r6, r0
 800f8b0:	4611      	mov	r1, r2
 800f8b2:	4620      	mov	r0, r4
 800f8b4:	4617      	mov	r7, r2
 800f8b6:	f7ff ffdb 	bl	800f870 <__mcmp>
 800f8ba:	1e05      	subs	r5, r0, #0
 800f8bc:	d110      	bne.n	800f8e0 <__mdiff+0x38>
 800f8be:	4629      	mov	r1, r5
 800f8c0:	4630      	mov	r0, r6
 800f8c2:	f7ff fd0d 	bl	800f2e0 <_Balloc>
 800f8c6:	b930      	cbnz	r0, 800f8d6 <__mdiff+0x2e>
 800f8c8:	4b39      	ldr	r3, [pc, #228]	; (800f9b0 <__mdiff+0x108>)
 800f8ca:	4602      	mov	r2, r0
 800f8cc:	f240 2132 	movw	r1, #562	; 0x232
 800f8d0:	4838      	ldr	r0, [pc, #224]	; (800f9b4 <__mdiff+0x10c>)
 800f8d2:	f000 fc61 	bl	8010198 <__assert_func>
 800f8d6:	2301      	movs	r3, #1
 800f8d8:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800f8dc:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f8e0:	bfa4      	itt	ge
 800f8e2:	463b      	movge	r3, r7
 800f8e4:	4627      	movge	r7, r4
 800f8e6:	4630      	mov	r0, r6
 800f8e8:	6879      	ldr	r1, [r7, #4]
 800f8ea:	bfa6      	itte	ge
 800f8ec:	461c      	movge	r4, r3
 800f8ee:	2500      	movge	r5, #0
 800f8f0:	2501      	movlt	r5, #1
 800f8f2:	f7ff fcf5 	bl	800f2e0 <_Balloc>
 800f8f6:	b920      	cbnz	r0, 800f902 <__mdiff+0x5a>
 800f8f8:	4b2d      	ldr	r3, [pc, #180]	; (800f9b0 <__mdiff+0x108>)
 800f8fa:	4602      	mov	r2, r0
 800f8fc:	f44f 7110 	mov.w	r1, #576	; 0x240
 800f900:	e7e6      	b.n	800f8d0 <__mdiff+0x28>
 800f902:	693e      	ldr	r6, [r7, #16]
 800f904:	60c5      	str	r5, [r0, #12]
 800f906:	6925      	ldr	r5, [r4, #16]
 800f908:	f107 0114 	add.w	r1, r7, #20
 800f90c:	f104 0914 	add.w	r9, r4, #20
 800f910:	f100 0e14 	add.w	lr, r0, #20
 800f914:	f107 0210 	add.w	r2, r7, #16
 800f918:	eb01 0c86 	add.w	ip, r1, r6, lsl #2
 800f91c:	eb09 0585 	add.w	r5, r9, r5, lsl #2
 800f920:	46f2      	mov	sl, lr
 800f922:	2700      	movs	r7, #0
 800f924:	f859 3b04 	ldr.w	r3, [r9], #4
 800f928:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800f92c:	fa1f f883 	uxth.w	r8, r3
 800f930:	fa17 f78b 	uxtah	r7, r7, fp
 800f934:	0c1b      	lsrs	r3, r3, #16
 800f936:	eba7 0808 	sub.w	r8, r7, r8
 800f93a:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800f93e:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800f942:	fa1f f888 	uxth.w	r8, r8
 800f946:	141f      	asrs	r7, r3, #16
 800f948:	454d      	cmp	r5, r9
 800f94a:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800f94e:	f84a 3b04 	str.w	r3, [sl], #4
 800f952:	d8e7      	bhi.n	800f924 <__mdiff+0x7c>
 800f954:	1b2b      	subs	r3, r5, r4
 800f956:	3b15      	subs	r3, #21
 800f958:	f023 0303 	bic.w	r3, r3, #3
 800f95c:	3304      	adds	r3, #4
 800f95e:	3415      	adds	r4, #21
 800f960:	42a5      	cmp	r5, r4
 800f962:	bf38      	it	cc
 800f964:	2304      	movcc	r3, #4
 800f966:	4419      	add	r1, r3
 800f968:	4473      	add	r3, lr
 800f96a:	469e      	mov	lr, r3
 800f96c:	460d      	mov	r5, r1
 800f96e:	4565      	cmp	r5, ip
 800f970:	d30e      	bcc.n	800f990 <__mdiff+0xe8>
 800f972:	f10c 0203 	add.w	r2, ip, #3
 800f976:	1a52      	subs	r2, r2, r1
 800f978:	f022 0203 	bic.w	r2, r2, #3
 800f97c:	3903      	subs	r1, #3
 800f97e:	458c      	cmp	ip, r1
 800f980:	bf38      	it	cc
 800f982:	2200      	movcc	r2, #0
 800f984:	441a      	add	r2, r3
 800f986:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 800f98a:	b17b      	cbz	r3, 800f9ac <__mdiff+0x104>
 800f98c:	6106      	str	r6, [r0, #16]
 800f98e:	e7a5      	b.n	800f8dc <__mdiff+0x34>
 800f990:	f855 8b04 	ldr.w	r8, [r5], #4
 800f994:	fa17 f488 	uxtah	r4, r7, r8
 800f998:	1422      	asrs	r2, r4, #16
 800f99a:	eb02 4218 	add.w	r2, r2, r8, lsr #16
 800f99e:	b2a4      	uxth	r4, r4
 800f9a0:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 800f9a4:	f84e 4b04 	str.w	r4, [lr], #4
 800f9a8:	1417      	asrs	r7, r2, #16
 800f9aa:	e7e0      	b.n	800f96e <__mdiff+0xc6>
 800f9ac:	3e01      	subs	r6, #1
 800f9ae:	e7ea      	b.n	800f986 <__mdiff+0xde>
 800f9b0:	08011884 	.word	0x08011884
 800f9b4:	08011978 	.word	0x08011978

0800f9b8 <__ulp>:
 800f9b8:	b082      	sub	sp, #8
 800f9ba:	ed8d 0b00 	vstr	d0, [sp]
 800f9be:	9b01      	ldr	r3, [sp, #4]
 800f9c0:	4912      	ldr	r1, [pc, #72]	; (800fa0c <__ulp+0x54>)
 800f9c2:	4019      	ands	r1, r3
 800f9c4:	f1a1 7150 	sub.w	r1, r1, #54525952	; 0x3400000
 800f9c8:	2900      	cmp	r1, #0
 800f9ca:	dd05      	ble.n	800f9d8 <__ulp+0x20>
 800f9cc:	2200      	movs	r2, #0
 800f9ce:	460b      	mov	r3, r1
 800f9d0:	ec43 2b10 	vmov	d0, r2, r3
 800f9d4:	b002      	add	sp, #8
 800f9d6:	4770      	bx	lr
 800f9d8:	4249      	negs	r1, r1
 800f9da:	f1b1 7fa0 	cmp.w	r1, #20971520	; 0x1400000
 800f9de:	ea4f 5021 	mov.w	r0, r1, asr #20
 800f9e2:	f04f 0200 	mov.w	r2, #0
 800f9e6:	f04f 0300 	mov.w	r3, #0
 800f9ea:	da04      	bge.n	800f9f6 <__ulp+0x3e>
 800f9ec:	f44f 2100 	mov.w	r1, #524288	; 0x80000
 800f9f0:	fa41 f300 	asr.w	r3, r1, r0
 800f9f4:	e7ec      	b.n	800f9d0 <__ulp+0x18>
 800f9f6:	f1a0 0114 	sub.w	r1, r0, #20
 800f9fa:	291e      	cmp	r1, #30
 800f9fc:	bfda      	itte	le
 800f9fe:	f04f 4000 	movle.w	r0, #2147483648	; 0x80000000
 800fa02:	fa20 f101 	lsrle.w	r1, r0, r1
 800fa06:	2101      	movgt	r1, #1
 800fa08:	460a      	mov	r2, r1
 800fa0a:	e7e1      	b.n	800f9d0 <__ulp+0x18>
 800fa0c:	7ff00000 	.word	0x7ff00000

0800fa10 <__b2d>:
 800fa10:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800fa12:	6905      	ldr	r5, [r0, #16]
 800fa14:	f100 0714 	add.w	r7, r0, #20
 800fa18:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 800fa1c:	1f2e      	subs	r6, r5, #4
 800fa1e:	f855 4c04 	ldr.w	r4, [r5, #-4]
 800fa22:	4620      	mov	r0, r4
 800fa24:	f7ff fd52 	bl	800f4cc <__hi0bits>
 800fa28:	f1c0 0320 	rsb	r3, r0, #32
 800fa2c:	280a      	cmp	r0, #10
 800fa2e:	f8df c07c 	ldr.w	ip, [pc, #124]	; 800faac <__b2d+0x9c>
 800fa32:	600b      	str	r3, [r1, #0]
 800fa34:	dc14      	bgt.n	800fa60 <__b2d+0x50>
 800fa36:	f1c0 0e0b 	rsb	lr, r0, #11
 800fa3a:	fa24 f10e 	lsr.w	r1, r4, lr
 800fa3e:	42b7      	cmp	r7, r6
 800fa40:	ea41 030c 	orr.w	r3, r1, ip
 800fa44:	bf34      	ite	cc
 800fa46:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 800fa4a:	2100      	movcs	r1, #0
 800fa4c:	3015      	adds	r0, #21
 800fa4e:	fa04 f000 	lsl.w	r0, r4, r0
 800fa52:	fa21 f10e 	lsr.w	r1, r1, lr
 800fa56:	ea40 0201 	orr.w	r2, r0, r1
 800fa5a:	ec43 2b10 	vmov	d0, r2, r3
 800fa5e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800fa60:	42b7      	cmp	r7, r6
 800fa62:	bf3a      	itte	cc
 800fa64:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 800fa68:	f1a5 0608 	subcc.w	r6, r5, #8
 800fa6c:	2100      	movcs	r1, #0
 800fa6e:	380b      	subs	r0, #11
 800fa70:	d017      	beq.n	800faa2 <__b2d+0x92>
 800fa72:	f1c0 0c20 	rsb	ip, r0, #32
 800fa76:	fa04 f500 	lsl.w	r5, r4, r0
 800fa7a:	42be      	cmp	r6, r7
 800fa7c:	fa21 f40c 	lsr.w	r4, r1, ip
 800fa80:	ea45 0504 	orr.w	r5, r5, r4
 800fa84:	bf8c      	ite	hi
 800fa86:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 800fa8a:	2400      	movls	r4, #0
 800fa8c:	f045 537f 	orr.w	r3, r5, #1069547520	; 0x3fc00000
 800fa90:	fa01 f000 	lsl.w	r0, r1, r0
 800fa94:	fa24 f40c 	lsr.w	r4, r4, ip
 800fa98:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 800fa9c:	ea40 0204 	orr.w	r2, r0, r4
 800faa0:	e7db      	b.n	800fa5a <__b2d+0x4a>
 800faa2:	ea44 030c 	orr.w	r3, r4, ip
 800faa6:	460a      	mov	r2, r1
 800faa8:	e7d7      	b.n	800fa5a <__b2d+0x4a>
 800faaa:	bf00      	nop
 800faac:	3ff00000 	.word	0x3ff00000

0800fab0 <__d2b>:
 800fab0:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800fab4:	4689      	mov	r9, r1
 800fab6:	2101      	movs	r1, #1
 800fab8:	ec57 6b10 	vmov	r6, r7, d0
 800fabc:	4690      	mov	r8, r2
 800fabe:	f7ff fc0f 	bl	800f2e0 <_Balloc>
 800fac2:	4604      	mov	r4, r0
 800fac4:	b930      	cbnz	r0, 800fad4 <__d2b+0x24>
 800fac6:	4602      	mov	r2, r0
 800fac8:	4b25      	ldr	r3, [pc, #148]	; (800fb60 <__d2b+0xb0>)
 800faca:	4826      	ldr	r0, [pc, #152]	; (800fb64 <__d2b+0xb4>)
 800facc:	f240 310a 	movw	r1, #778	; 0x30a
 800fad0:	f000 fb62 	bl	8010198 <__assert_func>
 800fad4:	f3c7 550a 	ubfx	r5, r7, #20, #11
 800fad8:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800fadc:	bb35      	cbnz	r5, 800fb2c <__d2b+0x7c>
 800fade:	2e00      	cmp	r6, #0
 800fae0:	9301      	str	r3, [sp, #4]
 800fae2:	d028      	beq.n	800fb36 <__d2b+0x86>
 800fae4:	4668      	mov	r0, sp
 800fae6:	9600      	str	r6, [sp, #0]
 800fae8:	f7ff fd10 	bl	800f50c <__lo0bits>
 800faec:	9900      	ldr	r1, [sp, #0]
 800faee:	b300      	cbz	r0, 800fb32 <__d2b+0x82>
 800faf0:	9a01      	ldr	r2, [sp, #4]
 800faf2:	f1c0 0320 	rsb	r3, r0, #32
 800faf6:	fa02 f303 	lsl.w	r3, r2, r3
 800fafa:	430b      	orrs	r3, r1
 800fafc:	40c2      	lsrs	r2, r0
 800fafe:	6163      	str	r3, [r4, #20]
 800fb00:	9201      	str	r2, [sp, #4]
 800fb02:	9b01      	ldr	r3, [sp, #4]
 800fb04:	61a3      	str	r3, [r4, #24]
 800fb06:	2b00      	cmp	r3, #0
 800fb08:	bf14      	ite	ne
 800fb0a:	2202      	movne	r2, #2
 800fb0c:	2201      	moveq	r2, #1
 800fb0e:	6122      	str	r2, [r4, #16]
 800fb10:	b1d5      	cbz	r5, 800fb48 <__d2b+0x98>
 800fb12:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800fb16:	4405      	add	r5, r0
 800fb18:	f8c9 5000 	str.w	r5, [r9]
 800fb1c:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800fb20:	f8c8 0000 	str.w	r0, [r8]
 800fb24:	4620      	mov	r0, r4
 800fb26:	b003      	add	sp, #12
 800fb28:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800fb2c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800fb30:	e7d5      	b.n	800fade <__d2b+0x2e>
 800fb32:	6161      	str	r1, [r4, #20]
 800fb34:	e7e5      	b.n	800fb02 <__d2b+0x52>
 800fb36:	a801      	add	r0, sp, #4
 800fb38:	f7ff fce8 	bl	800f50c <__lo0bits>
 800fb3c:	9b01      	ldr	r3, [sp, #4]
 800fb3e:	6163      	str	r3, [r4, #20]
 800fb40:	2201      	movs	r2, #1
 800fb42:	6122      	str	r2, [r4, #16]
 800fb44:	3020      	adds	r0, #32
 800fb46:	e7e3      	b.n	800fb10 <__d2b+0x60>
 800fb48:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800fb4c:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800fb50:	f8c9 0000 	str.w	r0, [r9]
 800fb54:	6918      	ldr	r0, [r3, #16]
 800fb56:	f7ff fcb9 	bl	800f4cc <__hi0bits>
 800fb5a:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800fb5e:	e7df      	b.n	800fb20 <__d2b+0x70>
 800fb60:	08011884 	.word	0x08011884
 800fb64:	08011978 	.word	0x08011978

0800fb68 <__ratio>:
 800fb68:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fb6c:	4688      	mov	r8, r1
 800fb6e:	4669      	mov	r1, sp
 800fb70:	4681      	mov	r9, r0
 800fb72:	f7ff ff4d 	bl	800fa10 <__b2d>
 800fb76:	a901      	add	r1, sp, #4
 800fb78:	4640      	mov	r0, r8
 800fb7a:	ec55 4b10 	vmov	r4, r5, d0
 800fb7e:	f7ff ff47 	bl	800fa10 <__b2d>
 800fb82:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800fb86:	f8d8 2010 	ldr.w	r2, [r8, #16]
 800fb8a:	eba3 0c02 	sub.w	ip, r3, r2
 800fb8e:	e9dd 3200 	ldrd	r3, r2, [sp]
 800fb92:	1a9b      	subs	r3, r3, r2
 800fb94:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 800fb98:	ec51 0b10 	vmov	r0, r1, d0
 800fb9c:	2b00      	cmp	r3, #0
 800fb9e:	bfd6      	itet	le
 800fba0:	460a      	movle	r2, r1
 800fba2:	462a      	movgt	r2, r5
 800fba4:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800fba8:	468b      	mov	fp, r1
 800fbaa:	462f      	mov	r7, r5
 800fbac:	bfd4      	ite	le
 800fbae:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 800fbb2:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800fbb6:	4620      	mov	r0, r4
 800fbb8:	ee10 2a10 	vmov	r2, s0
 800fbbc:	465b      	mov	r3, fp
 800fbbe:	4639      	mov	r1, r7
 800fbc0:	f7f0 fe64 	bl	800088c <__aeabi_ddiv>
 800fbc4:	ec41 0b10 	vmov	d0, r0, r1
 800fbc8:	b003      	add	sp, #12
 800fbca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800fbce <__copybits>:
 800fbce:	3901      	subs	r1, #1
 800fbd0:	b570      	push	{r4, r5, r6, lr}
 800fbd2:	1149      	asrs	r1, r1, #5
 800fbd4:	6914      	ldr	r4, [r2, #16]
 800fbd6:	3101      	adds	r1, #1
 800fbd8:	f102 0314 	add.w	r3, r2, #20
 800fbdc:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800fbe0:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800fbe4:	1f05      	subs	r5, r0, #4
 800fbe6:	42a3      	cmp	r3, r4
 800fbe8:	d30c      	bcc.n	800fc04 <__copybits+0x36>
 800fbea:	1aa3      	subs	r3, r4, r2
 800fbec:	3b11      	subs	r3, #17
 800fbee:	f023 0303 	bic.w	r3, r3, #3
 800fbf2:	3211      	adds	r2, #17
 800fbf4:	42a2      	cmp	r2, r4
 800fbf6:	bf88      	it	hi
 800fbf8:	2300      	movhi	r3, #0
 800fbfa:	4418      	add	r0, r3
 800fbfc:	2300      	movs	r3, #0
 800fbfe:	4288      	cmp	r0, r1
 800fc00:	d305      	bcc.n	800fc0e <__copybits+0x40>
 800fc02:	bd70      	pop	{r4, r5, r6, pc}
 800fc04:	f853 6b04 	ldr.w	r6, [r3], #4
 800fc08:	f845 6f04 	str.w	r6, [r5, #4]!
 800fc0c:	e7eb      	b.n	800fbe6 <__copybits+0x18>
 800fc0e:	f840 3b04 	str.w	r3, [r0], #4
 800fc12:	e7f4      	b.n	800fbfe <__copybits+0x30>

0800fc14 <__any_on>:
 800fc14:	f100 0214 	add.w	r2, r0, #20
 800fc18:	6900      	ldr	r0, [r0, #16]
 800fc1a:	114b      	asrs	r3, r1, #5
 800fc1c:	4298      	cmp	r0, r3
 800fc1e:	b510      	push	{r4, lr}
 800fc20:	db11      	blt.n	800fc46 <__any_on+0x32>
 800fc22:	dd0a      	ble.n	800fc3a <__any_on+0x26>
 800fc24:	f011 011f 	ands.w	r1, r1, #31
 800fc28:	d007      	beq.n	800fc3a <__any_on+0x26>
 800fc2a:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800fc2e:	fa24 f001 	lsr.w	r0, r4, r1
 800fc32:	fa00 f101 	lsl.w	r1, r0, r1
 800fc36:	428c      	cmp	r4, r1
 800fc38:	d10b      	bne.n	800fc52 <__any_on+0x3e>
 800fc3a:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800fc3e:	4293      	cmp	r3, r2
 800fc40:	d803      	bhi.n	800fc4a <__any_on+0x36>
 800fc42:	2000      	movs	r0, #0
 800fc44:	bd10      	pop	{r4, pc}
 800fc46:	4603      	mov	r3, r0
 800fc48:	e7f7      	b.n	800fc3a <__any_on+0x26>
 800fc4a:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800fc4e:	2900      	cmp	r1, #0
 800fc50:	d0f5      	beq.n	800fc3e <__any_on+0x2a>
 800fc52:	2001      	movs	r0, #1
 800fc54:	e7f6      	b.n	800fc44 <__any_on+0x30>

0800fc56 <_calloc_r>:
 800fc56:	b513      	push	{r0, r1, r4, lr}
 800fc58:	434a      	muls	r2, r1
 800fc5a:	4611      	mov	r1, r2
 800fc5c:	9201      	str	r2, [sp, #4]
 800fc5e:	f000 f859 	bl	800fd14 <_malloc_r>
 800fc62:	4604      	mov	r4, r0
 800fc64:	b118      	cbz	r0, 800fc6e <_calloc_r+0x18>
 800fc66:	9a01      	ldr	r2, [sp, #4]
 800fc68:	2100      	movs	r1, #0
 800fc6a:	f7fc fa93 	bl	800c194 <memset>
 800fc6e:	4620      	mov	r0, r4
 800fc70:	b002      	add	sp, #8
 800fc72:	bd10      	pop	{r4, pc}

0800fc74 <_free_r>:
 800fc74:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800fc76:	2900      	cmp	r1, #0
 800fc78:	d048      	beq.n	800fd0c <_free_r+0x98>
 800fc7a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800fc7e:	9001      	str	r0, [sp, #4]
 800fc80:	2b00      	cmp	r3, #0
 800fc82:	f1a1 0404 	sub.w	r4, r1, #4
 800fc86:	bfb8      	it	lt
 800fc88:	18e4      	addlt	r4, r4, r3
 800fc8a:	f000 faf9 	bl	8010280 <__malloc_lock>
 800fc8e:	4a20      	ldr	r2, [pc, #128]	; (800fd10 <_free_r+0x9c>)
 800fc90:	9801      	ldr	r0, [sp, #4]
 800fc92:	6813      	ldr	r3, [r2, #0]
 800fc94:	4615      	mov	r5, r2
 800fc96:	b933      	cbnz	r3, 800fca6 <_free_r+0x32>
 800fc98:	6063      	str	r3, [r4, #4]
 800fc9a:	6014      	str	r4, [r2, #0]
 800fc9c:	b003      	add	sp, #12
 800fc9e:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800fca2:	f000 baf3 	b.w	801028c <__malloc_unlock>
 800fca6:	42a3      	cmp	r3, r4
 800fca8:	d90b      	bls.n	800fcc2 <_free_r+0x4e>
 800fcaa:	6821      	ldr	r1, [r4, #0]
 800fcac:	1862      	adds	r2, r4, r1
 800fcae:	4293      	cmp	r3, r2
 800fcb0:	bf04      	itt	eq
 800fcb2:	681a      	ldreq	r2, [r3, #0]
 800fcb4:	685b      	ldreq	r3, [r3, #4]
 800fcb6:	6063      	str	r3, [r4, #4]
 800fcb8:	bf04      	itt	eq
 800fcba:	1852      	addeq	r2, r2, r1
 800fcbc:	6022      	streq	r2, [r4, #0]
 800fcbe:	602c      	str	r4, [r5, #0]
 800fcc0:	e7ec      	b.n	800fc9c <_free_r+0x28>
 800fcc2:	461a      	mov	r2, r3
 800fcc4:	685b      	ldr	r3, [r3, #4]
 800fcc6:	b10b      	cbz	r3, 800fccc <_free_r+0x58>
 800fcc8:	42a3      	cmp	r3, r4
 800fcca:	d9fa      	bls.n	800fcc2 <_free_r+0x4e>
 800fccc:	6811      	ldr	r1, [r2, #0]
 800fcce:	1855      	adds	r5, r2, r1
 800fcd0:	42a5      	cmp	r5, r4
 800fcd2:	d10b      	bne.n	800fcec <_free_r+0x78>
 800fcd4:	6824      	ldr	r4, [r4, #0]
 800fcd6:	4421      	add	r1, r4
 800fcd8:	1854      	adds	r4, r2, r1
 800fcda:	42a3      	cmp	r3, r4
 800fcdc:	6011      	str	r1, [r2, #0]
 800fcde:	d1dd      	bne.n	800fc9c <_free_r+0x28>
 800fce0:	681c      	ldr	r4, [r3, #0]
 800fce2:	685b      	ldr	r3, [r3, #4]
 800fce4:	6053      	str	r3, [r2, #4]
 800fce6:	4421      	add	r1, r4
 800fce8:	6011      	str	r1, [r2, #0]
 800fcea:	e7d7      	b.n	800fc9c <_free_r+0x28>
 800fcec:	d902      	bls.n	800fcf4 <_free_r+0x80>
 800fcee:	230c      	movs	r3, #12
 800fcf0:	6003      	str	r3, [r0, #0]
 800fcf2:	e7d3      	b.n	800fc9c <_free_r+0x28>
 800fcf4:	6825      	ldr	r5, [r4, #0]
 800fcf6:	1961      	adds	r1, r4, r5
 800fcf8:	428b      	cmp	r3, r1
 800fcfa:	bf04      	itt	eq
 800fcfc:	6819      	ldreq	r1, [r3, #0]
 800fcfe:	685b      	ldreq	r3, [r3, #4]
 800fd00:	6063      	str	r3, [r4, #4]
 800fd02:	bf04      	itt	eq
 800fd04:	1949      	addeq	r1, r1, r5
 800fd06:	6021      	streq	r1, [r4, #0]
 800fd08:	6054      	str	r4, [r2, #4]
 800fd0a:	e7c7      	b.n	800fc9c <_free_r+0x28>
 800fd0c:	b003      	add	sp, #12
 800fd0e:	bd30      	pop	{r4, r5, pc}
 800fd10:	20000258 	.word	0x20000258

0800fd14 <_malloc_r>:
 800fd14:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800fd16:	1ccd      	adds	r5, r1, #3
 800fd18:	f025 0503 	bic.w	r5, r5, #3
 800fd1c:	3508      	adds	r5, #8
 800fd1e:	2d0c      	cmp	r5, #12
 800fd20:	bf38      	it	cc
 800fd22:	250c      	movcc	r5, #12
 800fd24:	2d00      	cmp	r5, #0
 800fd26:	4606      	mov	r6, r0
 800fd28:	db01      	blt.n	800fd2e <_malloc_r+0x1a>
 800fd2a:	42a9      	cmp	r1, r5
 800fd2c:	d903      	bls.n	800fd36 <_malloc_r+0x22>
 800fd2e:	230c      	movs	r3, #12
 800fd30:	6033      	str	r3, [r6, #0]
 800fd32:	2000      	movs	r0, #0
 800fd34:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800fd36:	f000 faa3 	bl	8010280 <__malloc_lock>
 800fd3a:	4921      	ldr	r1, [pc, #132]	; (800fdc0 <_malloc_r+0xac>)
 800fd3c:	680a      	ldr	r2, [r1, #0]
 800fd3e:	4614      	mov	r4, r2
 800fd40:	b99c      	cbnz	r4, 800fd6a <_malloc_r+0x56>
 800fd42:	4f20      	ldr	r7, [pc, #128]	; (800fdc4 <_malloc_r+0xb0>)
 800fd44:	683b      	ldr	r3, [r7, #0]
 800fd46:	b923      	cbnz	r3, 800fd52 <_malloc_r+0x3e>
 800fd48:	4621      	mov	r1, r4
 800fd4a:	4630      	mov	r0, r6
 800fd4c:	f000 f9a0 	bl	8010090 <_sbrk_r>
 800fd50:	6038      	str	r0, [r7, #0]
 800fd52:	4629      	mov	r1, r5
 800fd54:	4630      	mov	r0, r6
 800fd56:	f000 f99b 	bl	8010090 <_sbrk_r>
 800fd5a:	1c43      	adds	r3, r0, #1
 800fd5c:	d123      	bne.n	800fda6 <_malloc_r+0x92>
 800fd5e:	230c      	movs	r3, #12
 800fd60:	6033      	str	r3, [r6, #0]
 800fd62:	4630      	mov	r0, r6
 800fd64:	f000 fa92 	bl	801028c <__malloc_unlock>
 800fd68:	e7e3      	b.n	800fd32 <_malloc_r+0x1e>
 800fd6a:	6823      	ldr	r3, [r4, #0]
 800fd6c:	1b5b      	subs	r3, r3, r5
 800fd6e:	d417      	bmi.n	800fda0 <_malloc_r+0x8c>
 800fd70:	2b0b      	cmp	r3, #11
 800fd72:	d903      	bls.n	800fd7c <_malloc_r+0x68>
 800fd74:	6023      	str	r3, [r4, #0]
 800fd76:	441c      	add	r4, r3
 800fd78:	6025      	str	r5, [r4, #0]
 800fd7a:	e004      	b.n	800fd86 <_malloc_r+0x72>
 800fd7c:	6863      	ldr	r3, [r4, #4]
 800fd7e:	42a2      	cmp	r2, r4
 800fd80:	bf0c      	ite	eq
 800fd82:	600b      	streq	r3, [r1, #0]
 800fd84:	6053      	strne	r3, [r2, #4]
 800fd86:	4630      	mov	r0, r6
 800fd88:	f000 fa80 	bl	801028c <__malloc_unlock>
 800fd8c:	f104 000b 	add.w	r0, r4, #11
 800fd90:	1d23      	adds	r3, r4, #4
 800fd92:	f020 0007 	bic.w	r0, r0, #7
 800fd96:	1ac2      	subs	r2, r0, r3
 800fd98:	d0cc      	beq.n	800fd34 <_malloc_r+0x20>
 800fd9a:	1a1b      	subs	r3, r3, r0
 800fd9c:	50a3      	str	r3, [r4, r2]
 800fd9e:	e7c9      	b.n	800fd34 <_malloc_r+0x20>
 800fda0:	4622      	mov	r2, r4
 800fda2:	6864      	ldr	r4, [r4, #4]
 800fda4:	e7cc      	b.n	800fd40 <_malloc_r+0x2c>
 800fda6:	1cc4      	adds	r4, r0, #3
 800fda8:	f024 0403 	bic.w	r4, r4, #3
 800fdac:	42a0      	cmp	r0, r4
 800fdae:	d0e3      	beq.n	800fd78 <_malloc_r+0x64>
 800fdb0:	1a21      	subs	r1, r4, r0
 800fdb2:	4630      	mov	r0, r6
 800fdb4:	f000 f96c 	bl	8010090 <_sbrk_r>
 800fdb8:	3001      	adds	r0, #1
 800fdba:	d1dd      	bne.n	800fd78 <_malloc_r+0x64>
 800fdbc:	e7cf      	b.n	800fd5e <_malloc_r+0x4a>
 800fdbe:	bf00      	nop
 800fdc0:	20000258 	.word	0x20000258
 800fdc4:	2000025c 	.word	0x2000025c

0800fdc8 <__sfputc_r>:
 800fdc8:	6893      	ldr	r3, [r2, #8]
 800fdca:	3b01      	subs	r3, #1
 800fdcc:	2b00      	cmp	r3, #0
 800fdce:	b410      	push	{r4}
 800fdd0:	6093      	str	r3, [r2, #8]
 800fdd2:	da08      	bge.n	800fde6 <__sfputc_r+0x1e>
 800fdd4:	6994      	ldr	r4, [r2, #24]
 800fdd6:	42a3      	cmp	r3, r4
 800fdd8:	db01      	blt.n	800fdde <__sfputc_r+0x16>
 800fdda:	290a      	cmp	r1, #10
 800fddc:	d103      	bne.n	800fde6 <__sfputc_r+0x1e>
 800fdde:	f85d 4b04 	ldr.w	r4, [sp], #4
 800fde2:	f7fd bd99 	b.w	800d918 <__swbuf_r>
 800fde6:	6813      	ldr	r3, [r2, #0]
 800fde8:	1c58      	adds	r0, r3, #1
 800fdea:	6010      	str	r0, [r2, #0]
 800fdec:	7019      	strb	r1, [r3, #0]
 800fdee:	4608      	mov	r0, r1
 800fdf0:	f85d 4b04 	ldr.w	r4, [sp], #4
 800fdf4:	4770      	bx	lr

0800fdf6 <__sfputs_r>:
 800fdf6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800fdf8:	4606      	mov	r6, r0
 800fdfa:	460f      	mov	r7, r1
 800fdfc:	4614      	mov	r4, r2
 800fdfe:	18d5      	adds	r5, r2, r3
 800fe00:	42ac      	cmp	r4, r5
 800fe02:	d101      	bne.n	800fe08 <__sfputs_r+0x12>
 800fe04:	2000      	movs	r0, #0
 800fe06:	e007      	b.n	800fe18 <__sfputs_r+0x22>
 800fe08:	f814 1b01 	ldrb.w	r1, [r4], #1
 800fe0c:	463a      	mov	r2, r7
 800fe0e:	4630      	mov	r0, r6
 800fe10:	f7ff ffda 	bl	800fdc8 <__sfputc_r>
 800fe14:	1c43      	adds	r3, r0, #1
 800fe16:	d1f3      	bne.n	800fe00 <__sfputs_r+0xa>
 800fe18:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800fe1c <_vfiprintf_r>:
 800fe1c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fe20:	460d      	mov	r5, r1
 800fe22:	b09d      	sub	sp, #116	; 0x74
 800fe24:	4614      	mov	r4, r2
 800fe26:	4698      	mov	r8, r3
 800fe28:	4606      	mov	r6, r0
 800fe2a:	b118      	cbz	r0, 800fe34 <_vfiprintf_r+0x18>
 800fe2c:	6983      	ldr	r3, [r0, #24]
 800fe2e:	b90b      	cbnz	r3, 800fe34 <_vfiprintf_r+0x18>
 800fe30:	f7fe fdc4 	bl	800e9bc <__sinit>
 800fe34:	4b89      	ldr	r3, [pc, #548]	; (801005c <_vfiprintf_r+0x240>)
 800fe36:	429d      	cmp	r5, r3
 800fe38:	d11b      	bne.n	800fe72 <_vfiprintf_r+0x56>
 800fe3a:	6875      	ldr	r5, [r6, #4]
 800fe3c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800fe3e:	07d9      	lsls	r1, r3, #31
 800fe40:	d405      	bmi.n	800fe4e <_vfiprintf_r+0x32>
 800fe42:	89ab      	ldrh	r3, [r5, #12]
 800fe44:	059a      	lsls	r2, r3, #22
 800fe46:	d402      	bmi.n	800fe4e <_vfiprintf_r+0x32>
 800fe48:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800fe4a:	f7ff f9c8 	bl	800f1de <__retarget_lock_acquire_recursive>
 800fe4e:	89ab      	ldrh	r3, [r5, #12]
 800fe50:	071b      	lsls	r3, r3, #28
 800fe52:	d501      	bpl.n	800fe58 <_vfiprintf_r+0x3c>
 800fe54:	692b      	ldr	r3, [r5, #16]
 800fe56:	b9eb      	cbnz	r3, 800fe94 <_vfiprintf_r+0x78>
 800fe58:	4629      	mov	r1, r5
 800fe5a:	4630      	mov	r0, r6
 800fe5c:	f7fd fdae 	bl	800d9bc <__swsetup_r>
 800fe60:	b1c0      	cbz	r0, 800fe94 <_vfiprintf_r+0x78>
 800fe62:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800fe64:	07dc      	lsls	r4, r3, #31
 800fe66:	d50e      	bpl.n	800fe86 <_vfiprintf_r+0x6a>
 800fe68:	f04f 30ff 	mov.w	r0, #4294967295
 800fe6c:	b01d      	add	sp, #116	; 0x74
 800fe6e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800fe72:	4b7b      	ldr	r3, [pc, #492]	; (8010060 <_vfiprintf_r+0x244>)
 800fe74:	429d      	cmp	r5, r3
 800fe76:	d101      	bne.n	800fe7c <_vfiprintf_r+0x60>
 800fe78:	68b5      	ldr	r5, [r6, #8]
 800fe7a:	e7df      	b.n	800fe3c <_vfiprintf_r+0x20>
 800fe7c:	4b79      	ldr	r3, [pc, #484]	; (8010064 <_vfiprintf_r+0x248>)
 800fe7e:	429d      	cmp	r5, r3
 800fe80:	bf08      	it	eq
 800fe82:	68f5      	ldreq	r5, [r6, #12]
 800fe84:	e7da      	b.n	800fe3c <_vfiprintf_r+0x20>
 800fe86:	89ab      	ldrh	r3, [r5, #12]
 800fe88:	0598      	lsls	r0, r3, #22
 800fe8a:	d4ed      	bmi.n	800fe68 <_vfiprintf_r+0x4c>
 800fe8c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800fe8e:	f7ff f9a7 	bl	800f1e0 <__retarget_lock_release_recursive>
 800fe92:	e7e9      	b.n	800fe68 <_vfiprintf_r+0x4c>
 800fe94:	2300      	movs	r3, #0
 800fe96:	9309      	str	r3, [sp, #36]	; 0x24
 800fe98:	2320      	movs	r3, #32
 800fe9a:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800fe9e:	f8cd 800c 	str.w	r8, [sp, #12]
 800fea2:	2330      	movs	r3, #48	; 0x30
 800fea4:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 8010068 <_vfiprintf_r+0x24c>
 800fea8:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800feac:	f04f 0901 	mov.w	r9, #1
 800feb0:	4623      	mov	r3, r4
 800feb2:	469a      	mov	sl, r3
 800feb4:	f813 2b01 	ldrb.w	r2, [r3], #1
 800feb8:	b10a      	cbz	r2, 800febe <_vfiprintf_r+0xa2>
 800feba:	2a25      	cmp	r2, #37	; 0x25
 800febc:	d1f9      	bne.n	800feb2 <_vfiprintf_r+0x96>
 800febe:	ebba 0b04 	subs.w	fp, sl, r4
 800fec2:	d00b      	beq.n	800fedc <_vfiprintf_r+0xc0>
 800fec4:	465b      	mov	r3, fp
 800fec6:	4622      	mov	r2, r4
 800fec8:	4629      	mov	r1, r5
 800feca:	4630      	mov	r0, r6
 800fecc:	f7ff ff93 	bl	800fdf6 <__sfputs_r>
 800fed0:	3001      	adds	r0, #1
 800fed2:	f000 80aa 	beq.w	801002a <_vfiprintf_r+0x20e>
 800fed6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800fed8:	445a      	add	r2, fp
 800feda:	9209      	str	r2, [sp, #36]	; 0x24
 800fedc:	f89a 3000 	ldrb.w	r3, [sl]
 800fee0:	2b00      	cmp	r3, #0
 800fee2:	f000 80a2 	beq.w	801002a <_vfiprintf_r+0x20e>
 800fee6:	2300      	movs	r3, #0
 800fee8:	f04f 32ff 	mov.w	r2, #4294967295
 800feec:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800fef0:	f10a 0a01 	add.w	sl, sl, #1
 800fef4:	9304      	str	r3, [sp, #16]
 800fef6:	9307      	str	r3, [sp, #28]
 800fef8:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800fefc:	931a      	str	r3, [sp, #104]	; 0x68
 800fefe:	4654      	mov	r4, sl
 800ff00:	2205      	movs	r2, #5
 800ff02:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ff06:	4858      	ldr	r0, [pc, #352]	; (8010068 <_vfiprintf_r+0x24c>)
 800ff08:	f7f0 f98a 	bl	8000220 <memchr>
 800ff0c:	9a04      	ldr	r2, [sp, #16]
 800ff0e:	b9d8      	cbnz	r0, 800ff48 <_vfiprintf_r+0x12c>
 800ff10:	06d1      	lsls	r1, r2, #27
 800ff12:	bf44      	itt	mi
 800ff14:	2320      	movmi	r3, #32
 800ff16:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800ff1a:	0713      	lsls	r3, r2, #28
 800ff1c:	bf44      	itt	mi
 800ff1e:	232b      	movmi	r3, #43	; 0x2b
 800ff20:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800ff24:	f89a 3000 	ldrb.w	r3, [sl]
 800ff28:	2b2a      	cmp	r3, #42	; 0x2a
 800ff2a:	d015      	beq.n	800ff58 <_vfiprintf_r+0x13c>
 800ff2c:	9a07      	ldr	r2, [sp, #28]
 800ff2e:	4654      	mov	r4, sl
 800ff30:	2000      	movs	r0, #0
 800ff32:	f04f 0c0a 	mov.w	ip, #10
 800ff36:	4621      	mov	r1, r4
 800ff38:	f811 3b01 	ldrb.w	r3, [r1], #1
 800ff3c:	3b30      	subs	r3, #48	; 0x30
 800ff3e:	2b09      	cmp	r3, #9
 800ff40:	d94e      	bls.n	800ffe0 <_vfiprintf_r+0x1c4>
 800ff42:	b1b0      	cbz	r0, 800ff72 <_vfiprintf_r+0x156>
 800ff44:	9207      	str	r2, [sp, #28]
 800ff46:	e014      	b.n	800ff72 <_vfiprintf_r+0x156>
 800ff48:	eba0 0308 	sub.w	r3, r0, r8
 800ff4c:	fa09 f303 	lsl.w	r3, r9, r3
 800ff50:	4313      	orrs	r3, r2
 800ff52:	9304      	str	r3, [sp, #16]
 800ff54:	46a2      	mov	sl, r4
 800ff56:	e7d2      	b.n	800fefe <_vfiprintf_r+0xe2>
 800ff58:	9b03      	ldr	r3, [sp, #12]
 800ff5a:	1d19      	adds	r1, r3, #4
 800ff5c:	681b      	ldr	r3, [r3, #0]
 800ff5e:	9103      	str	r1, [sp, #12]
 800ff60:	2b00      	cmp	r3, #0
 800ff62:	bfbb      	ittet	lt
 800ff64:	425b      	neglt	r3, r3
 800ff66:	f042 0202 	orrlt.w	r2, r2, #2
 800ff6a:	9307      	strge	r3, [sp, #28]
 800ff6c:	9307      	strlt	r3, [sp, #28]
 800ff6e:	bfb8      	it	lt
 800ff70:	9204      	strlt	r2, [sp, #16]
 800ff72:	7823      	ldrb	r3, [r4, #0]
 800ff74:	2b2e      	cmp	r3, #46	; 0x2e
 800ff76:	d10c      	bne.n	800ff92 <_vfiprintf_r+0x176>
 800ff78:	7863      	ldrb	r3, [r4, #1]
 800ff7a:	2b2a      	cmp	r3, #42	; 0x2a
 800ff7c:	d135      	bne.n	800ffea <_vfiprintf_r+0x1ce>
 800ff7e:	9b03      	ldr	r3, [sp, #12]
 800ff80:	1d1a      	adds	r2, r3, #4
 800ff82:	681b      	ldr	r3, [r3, #0]
 800ff84:	9203      	str	r2, [sp, #12]
 800ff86:	2b00      	cmp	r3, #0
 800ff88:	bfb8      	it	lt
 800ff8a:	f04f 33ff 	movlt.w	r3, #4294967295
 800ff8e:	3402      	adds	r4, #2
 800ff90:	9305      	str	r3, [sp, #20]
 800ff92:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 8010078 <_vfiprintf_r+0x25c>
 800ff96:	7821      	ldrb	r1, [r4, #0]
 800ff98:	2203      	movs	r2, #3
 800ff9a:	4650      	mov	r0, sl
 800ff9c:	f7f0 f940 	bl	8000220 <memchr>
 800ffa0:	b140      	cbz	r0, 800ffb4 <_vfiprintf_r+0x198>
 800ffa2:	2340      	movs	r3, #64	; 0x40
 800ffa4:	eba0 000a 	sub.w	r0, r0, sl
 800ffa8:	fa03 f000 	lsl.w	r0, r3, r0
 800ffac:	9b04      	ldr	r3, [sp, #16]
 800ffae:	4303      	orrs	r3, r0
 800ffb0:	3401      	adds	r4, #1
 800ffb2:	9304      	str	r3, [sp, #16]
 800ffb4:	f814 1b01 	ldrb.w	r1, [r4], #1
 800ffb8:	482c      	ldr	r0, [pc, #176]	; (801006c <_vfiprintf_r+0x250>)
 800ffba:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800ffbe:	2206      	movs	r2, #6
 800ffc0:	f7f0 f92e 	bl	8000220 <memchr>
 800ffc4:	2800      	cmp	r0, #0
 800ffc6:	d03f      	beq.n	8010048 <_vfiprintf_r+0x22c>
 800ffc8:	4b29      	ldr	r3, [pc, #164]	; (8010070 <_vfiprintf_r+0x254>)
 800ffca:	bb1b      	cbnz	r3, 8010014 <_vfiprintf_r+0x1f8>
 800ffcc:	9b03      	ldr	r3, [sp, #12]
 800ffce:	3307      	adds	r3, #7
 800ffd0:	f023 0307 	bic.w	r3, r3, #7
 800ffd4:	3308      	adds	r3, #8
 800ffd6:	9303      	str	r3, [sp, #12]
 800ffd8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800ffda:	443b      	add	r3, r7
 800ffdc:	9309      	str	r3, [sp, #36]	; 0x24
 800ffde:	e767      	b.n	800feb0 <_vfiprintf_r+0x94>
 800ffe0:	fb0c 3202 	mla	r2, ip, r2, r3
 800ffe4:	460c      	mov	r4, r1
 800ffe6:	2001      	movs	r0, #1
 800ffe8:	e7a5      	b.n	800ff36 <_vfiprintf_r+0x11a>
 800ffea:	2300      	movs	r3, #0
 800ffec:	3401      	adds	r4, #1
 800ffee:	9305      	str	r3, [sp, #20]
 800fff0:	4619      	mov	r1, r3
 800fff2:	f04f 0c0a 	mov.w	ip, #10
 800fff6:	4620      	mov	r0, r4
 800fff8:	f810 2b01 	ldrb.w	r2, [r0], #1
 800fffc:	3a30      	subs	r2, #48	; 0x30
 800fffe:	2a09      	cmp	r2, #9
 8010000:	d903      	bls.n	801000a <_vfiprintf_r+0x1ee>
 8010002:	2b00      	cmp	r3, #0
 8010004:	d0c5      	beq.n	800ff92 <_vfiprintf_r+0x176>
 8010006:	9105      	str	r1, [sp, #20]
 8010008:	e7c3      	b.n	800ff92 <_vfiprintf_r+0x176>
 801000a:	fb0c 2101 	mla	r1, ip, r1, r2
 801000e:	4604      	mov	r4, r0
 8010010:	2301      	movs	r3, #1
 8010012:	e7f0      	b.n	800fff6 <_vfiprintf_r+0x1da>
 8010014:	ab03      	add	r3, sp, #12
 8010016:	9300      	str	r3, [sp, #0]
 8010018:	462a      	mov	r2, r5
 801001a:	4b16      	ldr	r3, [pc, #88]	; (8010074 <_vfiprintf_r+0x258>)
 801001c:	a904      	add	r1, sp, #16
 801001e:	4630      	mov	r0, r6
 8010020:	f7fc f960 	bl	800c2e4 <_printf_float>
 8010024:	4607      	mov	r7, r0
 8010026:	1c78      	adds	r0, r7, #1
 8010028:	d1d6      	bne.n	800ffd8 <_vfiprintf_r+0x1bc>
 801002a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 801002c:	07d9      	lsls	r1, r3, #31
 801002e:	d405      	bmi.n	801003c <_vfiprintf_r+0x220>
 8010030:	89ab      	ldrh	r3, [r5, #12]
 8010032:	059a      	lsls	r2, r3, #22
 8010034:	d402      	bmi.n	801003c <_vfiprintf_r+0x220>
 8010036:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8010038:	f7ff f8d2 	bl	800f1e0 <__retarget_lock_release_recursive>
 801003c:	89ab      	ldrh	r3, [r5, #12]
 801003e:	065b      	lsls	r3, r3, #25
 8010040:	f53f af12 	bmi.w	800fe68 <_vfiprintf_r+0x4c>
 8010044:	9809      	ldr	r0, [sp, #36]	; 0x24
 8010046:	e711      	b.n	800fe6c <_vfiprintf_r+0x50>
 8010048:	ab03      	add	r3, sp, #12
 801004a:	9300      	str	r3, [sp, #0]
 801004c:	462a      	mov	r2, r5
 801004e:	4b09      	ldr	r3, [pc, #36]	; (8010074 <_vfiprintf_r+0x258>)
 8010050:	a904      	add	r1, sp, #16
 8010052:	4630      	mov	r0, r6
 8010054:	f7fc fbea 	bl	800c82c <_printf_i>
 8010058:	e7e4      	b.n	8010024 <_vfiprintf_r+0x208>
 801005a:	bf00      	nop
 801005c:	080118b8 	.word	0x080118b8
 8010060:	080118d8 	.word	0x080118d8
 8010064:	08011898 	.word	0x08011898
 8010068:	08011ad4 	.word	0x08011ad4
 801006c:	08011ade 	.word	0x08011ade
 8010070:	0800c2e5 	.word	0x0800c2e5
 8010074:	0800fdf7 	.word	0x0800fdf7
 8010078:	08011ada 	.word	0x08011ada
 801007c:	00000000 	.word	0x00000000

08010080 <nan>:
 8010080:	ed9f 0b01 	vldr	d0, [pc, #4]	; 8010088 <nan+0x8>
 8010084:	4770      	bx	lr
 8010086:	bf00      	nop
 8010088:	00000000 	.word	0x00000000
 801008c:	7ff80000 	.word	0x7ff80000

08010090 <_sbrk_r>:
 8010090:	b538      	push	{r3, r4, r5, lr}
 8010092:	4d06      	ldr	r5, [pc, #24]	; (80100ac <_sbrk_r+0x1c>)
 8010094:	2300      	movs	r3, #0
 8010096:	4604      	mov	r4, r0
 8010098:	4608      	mov	r0, r1
 801009a:	602b      	str	r3, [r5, #0]
 801009c:	f7f6 fc9e 	bl	80069dc <_sbrk>
 80100a0:	1c43      	adds	r3, r0, #1
 80100a2:	d102      	bne.n	80100aa <_sbrk_r+0x1a>
 80100a4:	682b      	ldr	r3, [r5, #0]
 80100a6:	b103      	cbz	r3, 80100aa <_sbrk_r+0x1a>
 80100a8:	6023      	str	r3, [r4, #0]
 80100aa:	bd38      	pop	{r3, r4, r5, pc}
 80100ac:	2000959c 	.word	0x2000959c

080100b0 <__sread>:
 80100b0:	b510      	push	{r4, lr}
 80100b2:	460c      	mov	r4, r1
 80100b4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80100b8:	f000 f8ee 	bl	8010298 <_read_r>
 80100bc:	2800      	cmp	r0, #0
 80100be:	bfab      	itete	ge
 80100c0:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 80100c2:	89a3      	ldrhlt	r3, [r4, #12]
 80100c4:	181b      	addge	r3, r3, r0
 80100c6:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 80100ca:	bfac      	ite	ge
 80100cc:	6563      	strge	r3, [r4, #84]	; 0x54
 80100ce:	81a3      	strhlt	r3, [r4, #12]
 80100d0:	bd10      	pop	{r4, pc}

080100d2 <__swrite>:
 80100d2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80100d6:	461f      	mov	r7, r3
 80100d8:	898b      	ldrh	r3, [r1, #12]
 80100da:	05db      	lsls	r3, r3, #23
 80100dc:	4605      	mov	r5, r0
 80100de:	460c      	mov	r4, r1
 80100e0:	4616      	mov	r6, r2
 80100e2:	d505      	bpl.n	80100f0 <__swrite+0x1e>
 80100e4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80100e8:	2302      	movs	r3, #2
 80100ea:	2200      	movs	r2, #0
 80100ec:	f000 f8b6 	bl	801025c <_lseek_r>
 80100f0:	89a3      	ldrh	r3, [r4, #12]
 80100f2:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80100f6:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 80100fa:	81a3      	strh	r3, [r4, #12]
 80100fc:	4632      	mov	r2, r6
 80100fe:	463b      	mov	r3, r7
 8010100:	4628      	mov	r0, r5
 8010102:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8010106:	f000 b835 	b.w	8010174 <_write_r>

0801010a <__sseek>:
 801010a:	b510      	push	{r4, lr}
 801010c:	460c      	mov	r4, r1
 801010e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8010112:	f000 f8a3 	bl	801025c <_lseek_r>
 8010116:	1c43      	adds	r3, r0, #1
 8010118:	89a3      	ldrh	r3, [r4, #12]
 801011a:	bf15      	itete	ne
 801011c:	6560      	strne	r0, [r4, #84]	; 0x54
 801011e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8010122:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8010126:	81a3      	strheq	r3, [r4, #12]
 8010128:	bf18      	it	ne
 801012a:	81a3      	strhne	r3, [r4, #12]
 801012c:	bd10      	pop	{r4, pc}

0801012e <__sclose>:
 801012e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8010132:	f000 b84f 	b.w	80101d4 <_close_r>

08010136 <strncmp>:
 8010136:	b510      	push	{r4, lr}
 8010138:	b16a      	cbz	r2, 8010156 <strncmp+0x20>
 801013a:	3901      	subs	r1, #1
 801013c:	1884      	adds	r4, r0, r2
 801013e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8010142:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 8010146:	4293      	cmp	r3, r2
 8010148:	d103      	bne.n	8010152 <strncmp+0x1c>
 801014a:	42a0      	cmp	r0, r4
 801014c:	d001      	beq.n	8010152 <strncmp+0x1c>
 801014e:	2b00      	cmp	r3, #0
 8010150:	d1f5      	bne.n	801013e <strncmp+0x8>
 8010152:	1a98      	subs	r0, r3, r2
 8010154:	bd10      	pop	{r4, pc}
 8010156:	4610      	mov	r0, r2
 8010158:	e7fc      	b.n	8010154 <strncmp+0x1e>

0801015a <__ascii_wctomb>:
 801015a:	b149      	cbz	r1, 8010170 <__ascii_wctomb+0x16>
 801015c:	2aff      	cmp	r2, #255	; 0xff
 801015e:	bf85      	ittet	hi
 8010160:	238a      	movhi	r3, #138	; 0x8a
 8010162:	6003      	strhi	r3, [r0, #0]
 8010164:	700a      	strbls	r2, [r1, #0]
 8010166:	f04f 30ff 	movhi.w	r0, #4294967295
 801016a:	bf98      	it	ls
 801016c:	2001      	movls	r0, #1
 801016e:	4770      	bx	lr
 8010170:	4608      	mov	r0, r1
 8010172:	4770      	bx	lr

08010174 <_write_r>:
 8010174:	b538      	push	{r3, r4, r5, lr}
 8010176:	4d07      	ldr	r5, [pc, #28]	; (8010194 <_write_r+0x20>)
 8010178:	4604      	mov	r4, r0
 801017a:	4608      	mov	r0, r1
 801017c:	4611      	mov	r1, r2
 801017e:	2200      	movs	r2, #0
 8010180:	602a      	str	r2, [r5, #0]
 8010182:	461a      	mov	r2, r3
 8010184:	f7f6 fbd9 	bl	800693a <_write>
 8010188:	1c43      	adds	r3, r0, #1
 801018a:	d102      	bne.n	8010192 <_write_r+0x1e>
 801018c:	682b      	ldr	r3, [r5, #0]
 801018e:	b103      	cbz	r3, 8010192 <_write_r+0x1e>
 8010190:	6023      	str	r3, [r4, #0]
 8010192:	bd38      	pop	{r3, r4, r5, pc}
 8010194:	2000959c 	.word	0x2000959c

08010198 <__assert_func>:
 8010198:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 801019a:	4614      	mov	r4, r2
 801019c:	461a      	mov	r2, r3
 801019e:	4b09      	ldr	r3, [pc, #36]	; (80101c4 <__assert_func+0x2c>)
 80101a0:	681b      	ldr	r3, [r3, #0]
 80101a2:	4605      	mov	r5, r0
 80101a4:	68d8      	ldr	r0, [r3, #12]
 80101a6:	b14c      	cbz	r4, 80101bc <__assert_func+0x24>
 80101a8:	4b07      	ldr	r3, [pc, #28]	; (80101c8 <__assert_func+0x30>)
 80101aa:	9100      	str	r1, [sp, #0]
 80101ac:	e9cd 3401 	strd	r3, r4, [sp, #4]
 80101b0:	4906      	ldr	r1, [pc, #24]	; (80101cc <__assert_func+0x34>)
 80101b2:	462b      	mov	r3, r5
 80101b4:	f000 f81e 	bl	80101f4 <fiprintf>
 80101b8:	f000 f880 	bl	80102bc <abort>
 80101bc:	4b04      	ldr	r3, [pc, #16]	; (80101d0 <__assert_func+0x38>)
 80101be:	461c      	mov	r4, r3
 80101c0:	e7f3      	b.n	80101aa <__assert_func+0x12>
 80101c2:	bf00      	nop
 80101c4:	2000004c 	.word	0x2000004c
 80101c8:	08011ae5 	.word	0x08011ae5
 80101cc:	08011af2 	.word	0x08011af2
 80101d0:	08011b20 	.word	0x08011b20

080101d4 <_close_r>:
 80101d4:	b538      	push	{r3, r4, r5, lr}
 80101d6:	4d06      	ldr	r5, [pc, #24]	; (80101f0 <_close_r+0x1c>)
 80101d8:	2300      	movs	r3, #0
 80101da:	4604      	mov	r4, r0
 80101dc:	4608      	mov	r0, r1
 80101de:	602b      	str	r3, [r5, #0]
 80101e0:	f7f6 fbc7 	bl	8006972 <_close>
 80101e4:	1c43      	adds	r3, r0, #1
 80101e6:	d102      	bne.n	80101ee <_close_r+0x1a>
 80101e8:	682b      	ldr	r3, [r5, #0]
 80101ea:	b103      	cbz	r3, 80101ee <_close_r+0x1a>
 80101ec:	6023      	str	r3, [r4, #0]
 80101ee:	bd38      	pop	{r3, r4, r5, pc}
 80101f0:	2000959c 	.word	0x2000959c

080101f4 <fiprintf>:
 80101f4:	b40e      	push	{r1, r2, r3}
 80101f6:	b503      	push	{r0, r1, lr}
 80101f8:	4601      	mov	r1, r0
 80101fa:	ab03      	add	r3, sp, #12
 80101fc:	4805      	ldr	r0, [pc, #20]	; (8010214 <fiprintf+0x20>)
 80101fe:	f853 2b04 	ldr.w	r2, [r3], #4
 8010202:	6800      	ldr	r0, [r0, #0]
 8010204:	9301      	str	r3, [sp, #4]
 8010206:	f7ff fe09 	bl	800fe1c <_vfiprintf_r>
 801020a:	b002      	add	sp, #8
 801020c:	f85d eb04 	ldr.w	lr, [sp], #4
 8010210:	b003      	add	sp, #12
 8010212:	4770      	bx	lr
 8010214:	2000004c 	.word	0x2000004c

08010218 <_fstat_r>:
 8010218:	b538      	push	{r3, r4, r5, lr}
 801021a:	4d07      	ldr	r5, [pc, #28]	; (8010238 <_fstat_r+0x20>)
 801021c:	2300      	movs	r3, #0
 801021e:	4604      	mov	r4, r0
 8010220:	4608      	mov	r0, r1
 8010222:	4611      	mov	r1, r2
 8010224:	602b      	str	r3, [r5, #0]
 8010226:	f7f6 fbb0 	bl	800698a <_fstat>
 801022a:	1c43      	adds	r3, r0, #1
 801022c:	d102      	bne.n	8010234 <_fstat_r+0x1c>
 801022e:	682b      	ldr	r3, [r5, #0]
 8010230:	b103      	cbz	r3, 8010234 <_fstat_r+0x1c>
 8010232:	6023      	str	r3, [r4, #0]
 8010234:	bd38      	pop	{r3, r4, r5, pc}
 8010236:	bf00      	nop
 8010238:	2000959c 	.word	0x2000959c

0801023c <_isatty_r>:
 801023c:	b538      	push	{r3, r4, r5, lr}
 801023e:	4d06      	ldr	r5, [pc, #24]	; (8010258 <_isatty_r+0x1c>)
 8010240:	2300      	movs	r3, #0
 8010242:	4604      	mov	r4, r0
 8010244:	4608      	mov	r0, r1
 8010246:	602b      	str	r3, [r5, #0]
 8010248:	f7f6 fbaf 	bl	80069aa <_isatty>
 801024c:	1c43      	adds	r3, r0, #1
 801024e:	d102      	bne.n	8010256 <_isatty_r+0x1a>
 8010250:	682b      	ldr	r3, [r5, #0]
 8010252:	b103      	cbz	r3, 8010256 <_isatty_r+0x1a>
 8010254:	6023      	str	r3, [r4, #0]
 8010256:	bd38      	pop	{r3, r4, r5, pc}
 8010258:	2000959c 	.word	0x2000959c

0801025c <_lseek_r>:
 801025c:	b538      	push	{r3, r4, r5, lr}
 801025e:	4d07      	ldr	r5, [pc, #28]	; (801027c <_lseek_r+0x20>)
 8010260:	4604      	mov	r4, r0
 8010262:	4608      	mov	r0, r1
 8010264:	4611      	mov	r1, r2
 8010266:	2200      	movs	r2, #0
 8010268:	602a      	str	r2, [r5, #0]
 801026a:	461a      	mov	r2, r3
 801026c:	f7f6 fba8 	bl	80069c0 <_lseek>
 8010270:	1c43      	adds	r3, r0, #1
 8010272:	d102      	bne.n	801027a <_lseek_r+0x1e>
 8010274:	682b      	ldr	r3, [r5, #0]
 8010276:	b103      	cbz	r3, 801027a <_lseek_r+0x1e>
 8010278:	6023      	str	r3, [r4, #0]
 801027a:	bd38      	pop	{r3, r4, r5, pc}
 801027c:	2000959c 	.word	0x2000959c

08010280 <__malloc_lock>:
 8010280:	4801      	ldr	r0, [pc, #4]	; (8010288 <__malloc_lock+0x8>)
 8010282:	f7fe bfac 	b.w	800f1de <__retarget_lock_acquire_recursive>
 8010286:	bf00      	nop
 8010288:	20009594 	.word	0x20009594

0801028c <__malloc_unlock>:
 801028c:	4801      	ldr	r0, [pc, #4]	; (8010294 <__malloc_unlock+0x8>)
 801028e:	f7fe bfa7 	b.w	800f1e0 <__retarget_lock_release_recursive>
 8010292:	bf00      	nop
 8010294:	20009594 	.word	0x20009594

08010298 <_read_r>:
 8010298:	b538      	push	{r3, r4, r5, lr}
 801029a:	4d07      	ldr	r5, [pc, #28]	; (80102b8 <_read_r+0x20>)
 801029c:	4604      	mov	r4, r0
 801029e:	4608      	mov	r0, r1
 80102a0:	4611      	mov	r1, r2
 80102a2:	2200      	movs	r2, #0
 80102a4:	602a      	str	r2, [r5, #0]
 80102a6:	461a      	mov	r2, r3
 80102a8:	f7f6 fb2a 	bl	8006900 <_read>
 80102ac:	1c43      	adds	r3, r0, #1
 80102ae:	d102      	bne.n	80102b6 <_read_r+0x1e>
 80102b0:	682b      	ldr	r3, [r5, #0]
 80102b2:	b103      	cbz	r3, 80102b6 <_read_r+0x1e>
 80102b4:	6023      	str	r3, [r4, #0]
 80102b6:	bd38      	pop	{r3, r4, r5, pc}
 80102b8:	2000959c 	.word	0x2000959c

080102bc <abort>:
 80102bc:	b508      	push	{r3, lr}
 80102be:	2006      	movs	r0, #6
 80102c0:	f000 f82c 	bl	801031c <raise>
 80102c4:	2001      	movs	r0, #1
 80102c6:	f7f6 fb11 	bl	80068ec <_exit>

080102ca <_raise_r>:
 80102ca:	291f      	cmp	r1, #31
 80102cc:	b538      	push	{r3, r4, r5, lr}
 80102ce:	4604      	mov	r4, r0
 80102d0:	460d      	mov	r5, r1
 80102d2:	d904      	bls.n	80102de <_raise_r+0x14>
 80102d4:	2316      	movs	r3, #22
 80102d6:	6003      	str	r3, [r0, #0]
 80102d8:	f04f 30ff 	mov.w	r0, #4294967295
 80102dc:	bd38      	pop	{r3, r4, r5, pc}
 80102de:	6c42      	ldr	r2, [r0, #68]	; 0x44
 80102e0:	b112      	cbz	r2, 80102e8 <_raise_r+0x1e>
 80102e2:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80102e6:	b94b      	cbnz	r3, 80102fc <_raise_r+0x32>
 80102e8:	4620      	mov	r0, r4
 80102ea:	f000 f831 	bl	8010350 <_getpid_r>
 80102ee:	462a      	mov	r2, r5
 80102f0:	4601      	mov	r1, r0
 80102f2:	4620      	mov	r0, r4
 80102f4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80102f8:	f000 b818 	b.w	801032c <_kill_r>
 80102fc:	2b01      	cmp	r3, #1
 80102fe:	d00a      	beq.n	8010316 <_raise_r+0x4c>
 8010300:	1c59      	adds	r1, r3, #1
 8010302:	d103      	bne.n	801030c <_raise_r+0x42>
 8010304:	2316      	movs	r3, #22
 8010306:	6003      	str	r3, [r0, #0]
 8010308:	2001      	movs	r0, #1
 801030a:	e7e7      	b.n	80102dc <_raise_r+0x12>
 801030c:	2400      	movs	r4, #0
 801030e:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8010312:	4628      	mov	r0, r5
 8010314:	4798      	blx	r3
 8010316:	2000      	movs	r0, #0
 8010318:	e7e0      	b.n	80102dc <_raise_r+0x12>
	...

0801031c <raise>:
 801031c:	4b02      	ldr	r3, [pc, #8]	; (8010328 <raise+0xc>)
 801031e:	4601      	mov	r1, r0
 8010320:	6818      	ldr	r0, [r3, #0]
 8010322:	f7ff bfd2 	b.w	80102ca <_raise_r>
 8010326:	bf00      	nop
 8010328:	2000004c 	.word	0x2000004c

0801032c <_kill_r>:
 801032c:	b538      	push	{r3, r4, r5, lr}
 801032e:	4d07      	ldr	r5, [pc, #28]	; (801034c <_kill_r+0x20>)
 8010330:	2300      	movs	r3, #0
 8010332:	4604      	mov	r4, r0
 8010334:	4608      	mov	r0, r1
 8010336:	4611      	mov	r1, r2
 8010338:	602b      	str	r3, [r5, #0]
 801033a:	f7f6 fac7 	bl	80068cc <_kill>
 801033e:	1c43      	adds	r3, r0, #1
 8010340:	d102      	bne.n	8010348 <_kill_r+0x1c>
 8010342:	682b      	ldr	r3, [r5, #0]
 8010344:	b103      	cbz	r3, 8010348 <_kill_r+0x1c>
 8010346:	6023      	str	r3, [r4, #0]
 8010348:	bd38      	pop	{r3, r4, r5, pc}
 801034a:	bf00      	nop
 801034c:	2000959c 	.word	0x2000959c

08010350 <_getpid_r>:
 8010350:	f7f6 bab4 	b.w	80068bc <_getpid>

08010354 <_init>:
 8010354:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010356:	bf00      	nop
 8010358:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801035a:	bc08      	pop	{r3}
 801035c:	469e      	mov	lr, r3
 801035e:	4770      	bx	lr

08010360 <_fini>:
 8010360:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8010362:	bf00      	nop
 8010364:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8010366:	bc08      	pop	{r3}
 8010368:	469e      	mov	lr, r3
 801036a:	4770      	bx	lr
