// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2017.1
// Copyright (C) 1986-2017 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="pipe0_data_handler,hls_ip_2017_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xcvu9p-flgb2104-2-i,HLS_INPUT_CLOCK=4.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=1.752000,HLS_SYN_LAT=-1,HLS_SYN_TPT=none,HLS_SYN_MEM=4,HLS_SYN_DSP=0,HLS_SYN_FF=370,HLS_SYN_LUT=416}" *)

module pipe0_data_handler (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
ap_continue,
        ap_idle,
        ap_ready,
        kbuf_addrs_V_dout,
        kbuf_addrs_V_empty_n,
        kbuf_addrs_V_read,
        reqs_incoming_V_sector_off_dout,
        reqs_incoming_V_sector_off_empty_n,
        reqs_incoming_V_sector_off_read,
        reqs_incoming_V_sector_num_dout,
        reqs_incoming_V_sector_num_empty_n,
        reqs_incoming_V_sector_num_read,
        reqs_incoming_V_tag_dout,
        reqs_incoming_V_tag_empty_n,
        reqs_incoming_V_tag_read,
        reqs_incoming_V_rw_dout,
        reqs_incoming_V_rw_empty_n,
        reqs_incoming_V_rw_read,
        host_dram_read_req_V_num_din,
        host_dram_read_req_V_num_full_n,
        host_dram_read_req_V_num_write,
        host_dram_read_req_V_addr_din,
        host_dram_read_req_V_addr_full_n,
        host_dram_read_req_V_addr_write,
        pcie_read_req_V_num_din,
        pcie_read_req_V_num_full_n,
        pcie_read_req_V_num_write,
        pcie_read_req_V_addr_din,
        pcie_read_req_V_addr_full_n,
        pcie_read_req_V_addr_write,
        reqs_pipe0_write_V_sector_off_din,
        reqs_pipe0_write_V_sector_off_full_n,
        reqs_pipe0_write_V_sector_off_write,
        reqs_pipe0_write_V_sector_num_din,
        reqs_pipe0_write_V_sector_num_full_n,
        reqs_pipe0_write_V_sector_num_write,
        reqs_pipe0_write_V_tag_din,
        reqs_pipe0_write_V_tag_full_n,
        reqs_pipe0_write_V_tag_write,
        reqs_pipe0_write_V_rw_din,
        reqs_pipe0_write_V_rw_full_n,
        reqs_pipe0_write_V_rw_write,
        kbuf_addr_pipe0_write_V_din,
        kbuf_addr_pipe0_write_V_full_n,
        kbuf_addr_pipe0_write_V_write
);

parameter    ap_ST_fsm_state1 = 2'd1;
parameter    ap_ST_fsm_pp0_stage0 = 2'd2;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output ap_ready; output ap_continue;
input  [31:0] kbuf_addrs_V_dout;
input   kbuf_addrs_V_empty_n;
output   kbuf_addrs_V_read;
input  [31:0] reqs_incoming_V_sector_off_dout;
input   reqs_incoming_V_sector_off_empty_n;
output   reqs_incoming_V_sector_off_read;
input  [31:0] reqs_incoming_V_sector_num_dout;
input   reqs_incoming_V_sector_num_empty_n;
output   reqs_incoming_V_sector_num_read;
input  [31:0] reqs_incoming_V_tag_dout;
input   reqs_incoming_V_tag_empty_n;
output   reqs_incoming_V_tag_read;
input   reqs_incoming_V_rw_dout;
input   reqs_incoming_V_rw_empty_n;
output   reqs_incoming_V_rw_read;
output  [7:0] host_dram_read_req_V_num_din;
input   host_dram_read_req_V_num_full_n;
output   host_dram_read_req_V_num_write;
output  [63:0] host_dram_read_req_V_addr_din;
input   host_dram_read_req_V_addr_full_n;
output   host_dram_read_req_V_addr_write;
output  [7:0] pcie_read_req_V_num_din;
input   pcie_read_req_V_num_full_n;
output   pcie_read_req_V_num_write;
output  [63:0] pcie_read_req_V_addr_din;
input   pcie_read_req_V_addr_full_n;
output   pcie_read_req_V_addr_write;
output  [31:0] reqs_pipe0_write_V_sector_off_din;
input   reqs_pipe0_write_V_sector_off_full_n;
output   reqs_pipe0_write_V_sector_off_write;
output  [31:0] reqs_pipe0_write_V_sector_num_din;
input   reqs_pipe0_write_V_sector_num_full_n;
output   reqs_pipe0_write_V_sector_num_write;
output  [31:0] reqs_pipe0_write_V_tag_din;
input   reqs_pipe0_write_V_tag_full_n;
output   reqs_pipe0_write_V_tag_write;
output   reqs_pipe0_write_V_rw_din;
input   reqs_pipe0_write_V_rw_full_n;
output   reqs_pipe0_write_V_rw_write;
output  [63:0] kbuf_addr_pipe0_write_V_din;
input   kbuf_addr_pipe0_write_V_full_n;
output   kbuf_addr_pipe0_write_V_write;

reg ap_idle;
reg kbuf_addrs_V_read;
reg kbuf_addr_pipe0_write_V_write;

(* fsm_encoding = "none" *) reg   [1:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    host_dram_read_req_V_num_blk_n;
reg    ap_enable_reg_pp0_iter2;
wire    ap_block_pp0_stage0;
reg   [0:0] start_reg_389;
reg   [0:0] ap_reg_pp0_iter1_start_reg_389;
reg   [0:0] has_inflight_load_reg_717;
reg   [0:0] ap_reg_pp0_iter1_has_inflight_load_reg_717;
reg   [0:0] tmp_rw_3_reg_735;
reg   [0:0] empty_n_3_reg_721;
reg   [0:0] ap_reg_pp0_iter1_empty_n_3_reg_721;
reg    host_dram_read_req_V_addr_blk_n;
reg    pcie_read_req_V_num_blk_n;
reg    pcie_read_req_V_addr_blk_n;
reg    reqs_pipe0_write_V_sector_off_blk_n;
reg    reqs_pipe0_write_V_sector_num_blk_n;
reg    reqs_pipe0_write_V_tag_blk_n;
reg    reqs_pipe0_write_V_rw_blk_n;
reg    kbuf_addr_pipe0_write_V_blk_n;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_block_state2_pp0_stage0_iter0;
wire    ap_block_state3_pp0_stage0_iter1;
wire    host_dram_read_req_V_num1_status;
reg    ap_predicate_op117_write_state4;
wire    pcie_read_req_V_num1_status;
reg    ap_predicate_op123_write_state4;
reg    ap_predicate_op128_write_state4;
wire    reqs_pipe0_write_V_rw1_status;
reg    ap_block_state4_pp0_stage0_iter2;
reg    ap_block_pp0_stage0_11001;
wire   [0:0] empty_n_fu_451_p1;
reg   [0:0] empty_n_reg_698;
reg   [0:0] start_phi_fu_393_p4;
reg   [31:0] tmp_11_reg_702;
wire   [0:0] kbuf_addr_high_part_load_load_fu_459_p1;
reg   [0:0] kbuf_addr_high_part_load_reg_708;
reg   [31:0] kbuf_addr_idx_load_reg_712;
wire   [0:0] has_inflight_load_load_fu_481_p1;
wire   [0:0] empty_n_3_fu_484_p1;
reg   [31:0] tmp_sector_off_3_reg_725;
reg   [31:0] tmp_sector_num_3_reg_730;
wire   [0:0] tmp_rw_3_load_fu_573_p1;
reg   [31:0] tmp_tag_load_1_reg_745;
reg    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_block_pp0_stage0_subdone;
reg   [5:0] kbuf_addr_arr_address0;
reg    kbuf_addr_arr_ce0;
reg    kbuf_addr_arr_we0;
wire   [63:0] kbuf_addr_arr_d0;
wire   [63:0] kbuf_addr_arr_q0;
wire   [5:0] kbuf_addr_arr_address1;
reg    kbuf_addr_arr_ce1;
wire   [63:0] kbuf_addr_arr_q1;
reg   [0:0] start_2_phi_fu_406_p6;
wire   [0:0] tmp_3_fu_566_p2;
reg   [0:0] ap_phi_precharge_reg_pp0_iter1_start_2_reg_401;
wire   [0:0] ap_phi_precharge_reg_pp0_iter0_start_2_reg_401;
wire   [63:0] tmp_6_fu_542_p1;
wire   [63:0] tmp_8_fu_579_p1;
wire   [63:0] tmp_5_fu_587_p1;
reg    reqs_incoming_V_rw0_update;
reg    ap_condition_269;
wire   [0:0] empty_n_2_nbread_fu_304_p5_0;
reg    host_dram_read_req_V_num1_update;
reg    ap_block_pp0_stage0_01001;
reg    pcie_read_req_V_num1_update;
reg    reqs_pipe0_write_V_rw1_update;
reg   [31:0] kbuf_addr_idx_fu_262;
wire   [31:0] kbuf_addr_idx_1_fu_465_p2;
reg   [0:0] kbuf_addr_high_part_fu_266;
reg   [63:0] tmp_kbuf_addr_2_fu_270;
wire   [63:0] tmp_kbuf_addr_1_fu_533_p3;
wire   [63:0] tmp_kbuf_addr_fu_551_p3;
reg   [31:0] tmp_sector_off_fu_274;
reg   [31:0] tmp_sector_num_fu_278;
reg   [31:0] tmp_tag_fu_282;
reg   [0:0] tmp_rw_fu_286;
reg   [0:0] has_inflight_fu_290;
wire   [31:0] tmp_fu_514_p1;
wire   [31:0] tmp_2_fu_523_p4;
wire   [31:0] tmp_1_fu_518_p2;
wire   [40:0] read_req_addr_fu_595_p3;
wire   [4:0] tmp_9_fu_608_p1;
wire   [4:0] tmp_7_fu_621_p1;
reg   [1:0] ap_NS_fsm;
reg    ap_idle_pp0;
wire    ap_enable_pp0;
reg    ap_condition_254;
reg    ap_condition_199;
reg    ap_condition_229;
reg    ap_condition_486;

// power-on initialization
initial begin
#0 ap_CS_fsm = 2'd1;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter0 = 1'b0;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
end

pipe0_data_handler_kbuf_addr_arr #(
    .DataWidth( 64 ),
    .AddressRange( 64 ),
    .AddressWidth( 6 ))
kbuf_addr_arr_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(kbuf_addr_arr_address0),
    .ce0(kbuf_addr_arr_ce0),
    .we0(kbuf_addr_arr_we0),
    .d0(kbuf_addr_arr_d0),
    .q0(kbuf_addr_arr_q0),
    .address1(kbuf_addr_arr_address1),
    .ce1(kbuf_addr_arr_ce1),
    .q1(kbuf_addr_arr_q1)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0 <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
            ap_enable_reg_pp0_iter0 <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((ap_block_pp0_stage0_subdone == 1'b0)) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((ap_block_pp0_stage0_subdone == 1'b0)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
            ap_enable_reg_pp0_iter2 <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter0) & (((1'd1 == start_phi_fu_393_p4) & (1'd1 == has_inflight_load_load_fu_481_p1)) | ((1'd1 == start_phi_fu_393_p4) & (1'd1 == empty_n_3_fu_484_p1)))) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == start_phi_fu_393_p4) & (1'd0 == has_inflight_load_load_fu_481_p1) & (1'b1 == ap_enable_reg_pp0_iter0) & (1'd0 == empty_n_3_fu_484_p1)))) begin
        ap_phi_precharge_reg_pp0_iter1_start_2_reg_401 <= 1'd1;
    end else if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter0))) begin
        ap_phi_precharge_reg_pp0_iter1_start_2_reg_401 <= ap_phi_precharge_reg_pp0_iter0_start_2_reg_401;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == start_phi_fu_393_p4) & (1'd0 == has_inflight_load_load_fu_481_p1) & (1'b1 == ap_enable_reg_pp0_iter0) & (1'd0 == empty_n_3_fu_484_p1))) begin
        has_inflight_fu_290 <= empty_n_2_nbread_fu_304_p5_0;
    end else if ((((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter0) & (((1'd1 == start_phi_fu_393_p4) & (1'd1 == has_inflight_load_load_fu_481_p1)) | ((1'd1 == start_phi_fu_393_p4) & (1'd1 == empty_n_3_fu_484_p1)))))) begin
        has_inflight_fu_290 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == start_phi_fu_393_p4) & (1'd1 == empty_n_fu_451_p1) & (1'b1 == ap_enable_reg_pp0_iter0) & (1'd1 == kbuf_addr_high_part_load_load_fu_459_p1))) begin
        kbuf_addr_high_part_fu_266 <= 1'd0;
    end else if ((((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == start_phi_fu_393_p4) & (1'd1 == empty_n_fu_451_p1) & (1'd0 == kbuf_addr_high_part_load_load_fu_459_p1) & (1'b1 == ap_enable_reg_pp0_iter0)))) begin
        kbuf_addr_high_part_fu_266 <= 1'd1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == start_phi_fu_393_p4) & (1'd1 == empty_n_fu_451_p1) & (1'd0 == kbuf_addr_high_part_load_load_fu_459_p1) & (1'b1 == ap_enable_reg_pp0_iter0))) begin
        kbuf_addr_idx_fu_262 <= kbuf_addr_idx_1_fu_465_p2;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        kbuf_addr_idx_fu_262 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        start_reg_389 <= start_2_phi_fu_406_p6;
    end else if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
        start_reg_389 <= 1'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((ap_condition_486 == 1'b1)) begin
        if ((1'd1 == kbuf_addr_high_part_load_reg_708)) begin
            tmp_kbuf_addr_2_fu_270 <= tmp_kbuf_addr_fu_551_p3;
        end else if ((1'd0 == kbuf_addr_high_part_load_reg_708)) begin
            tmp_kbuf_addr_2_fu_270 <= tmp_kbuf_addr_1_fu_533_p3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0))) begin
        ap_reg_pp0_iter1_empty_n_3_reg_721 <= empty_n_3_reg_721;
        ap_reg_pp0_iter1_has_inflight_load_reg_717 <= has_inflight_load_reg_717;
        ap_reg_pp0_iter1_start_reg_389 <= start_reg_389;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == start_phi_fu_393_p4) & (1'd0 == has_inflight_load_load_fu_481_p1))) begin
        empty_n_3_reg_721 <= empty_n_2_nbread_fu_304_p5_0;
        tmp_sector_num_3_reg_730 <= reqs_incoming_V_sector_num_dout;
        tmp_sector_off_3_reg_725 <= reqs_incoming_V_sector_off_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == start_phi_fu_393_p4))) begin
        empty_n_reg_698 <= kbuf_addrs_V_empty_n;
        tmp_11_reg_702 <= kbuf_addrs_V_dout;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == start_phi_fu_393_p4))) begin
        has_inflight_load_reg_717 <= has_inflight_fu_290;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == start_phi_fu_393_p4) & (1'd1 == empty_n_fu_451_p1))) begin
        kbuf_addr_high_part_load_reg_708 <= kbuf_addr_high_part_fu_266;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == start_phi_fu_393_p4) & (1'd1 == empty_n_fu_451_p1) & (1'd0 == kbuf_addr_high_part_load_load_fu_459_p1))) begin
        kbuf_addr_idx_load_reg_712 <= kbuf_addr_idx_fu_262;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (((start_reg_389 == 1'd1) & (1'd1 == has_inflight_load_reg_717)) | ((start_reg_389 == 1'd1) & (1'd1 == empty_n_3_reg_721))))) begin
        tmp_rw_3_reg_735 <= tmp_rw_fu_286;
        tmp_tag_load_1_reg_745 <= tmp_tag_fu_282;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == start_phi_fu_393_p4) & (1'd0 == has_inflight_load_load_fu_481_p1) & (1'b1 == ap_enable_reg_pp0_iter0) & (1'd0 == empty_n_3_fu_484_p1)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == start_phi_fu_393_p4) & (1'd0 == has_inflight_load_load_fu_481_p1) & (1'b1 == ap_enable_reg_pp0_iter0) & (1'd1 == empty_n_3_fu_484_p1)))) begin
        tmp_rw_fu_286 <= reqs_incoming_V_rw_dout;
        tmp_tag_fu_282 <= reqs_incoming_V_tag_dout;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (start_reg_389 == 1'd1) & (1'b1 == ap_enable_reg_pp0_iter1) & (has_inflight_load_reg_717 == 1'd0) & (1'd0 == empty_n_3_reg_721)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (start_reg_389 == 1'd1) & (1'd1 == empty_n_3_reg_721) & (1'b1 == ap_enable_reg_pp0_iter1) & (has_inflight_load_reg_717 == 1'd0)))) begin
        tmp_sector_num_fu_278 <= tmp_sector_num_3_reg_730;
        tmp_sector_off_fu_274 <= tmp_sector_off_3_reg_725;
    end
end

always @ (*) begin
    if (((1'b0 == ap_start) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_enable_reg_pp0_iter0) & (1'b0 == ap_enable_reg_pp0_iter1) & (1'b0 == ap_enable_reg_pp0_iter2))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter2) & (ap_block_pp0_stage0 == 1'b0) & (((ap_reg_pp0_iter1_start_reg_389 == 1'd1) & (1'd1 == ap_reg_pp0_iter1_has_inflight_load_reg_717) & (tmp_rw_3_reg_735 == 1'd0)) | ((ap_reg_pp0_iter1_start_reg_389 == 1'd1) & (tmp_rw_3_reg_735 == 1'd0) & (1'd1 == ap_reg_pp0_iter1_empty_n_3_reg_721))))) begin
        host_dram_read_req_V_addr_blk_n = host_dram_read_req_V_addr_full_n;
    end else begin
        host_dram_read_req_V_addr_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter2) & (1'b1 == ap_predicate_op117_write_state4) & (ap_block_pp0_stage0_11001 == 1'b0))) begin
        host_dram_read_req_V_num1_update = 1'b1;
    end else begin
        host_dram_read_req_V_num1_update = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter2) & (ap_block_pp0_stage0 == 1'b0) & (((ap_reg_pp0_iter1_start_reg_389 == 1'd1) & (1'd1 == ap_reg_pp0_iter1_has_inflight_load_reg_717) & (tmp_rw_3_reg_735 == 1'd0)) | ((ap_reg_pp0_iter1_start_reg_389 == 1'd1) & (tmp_rw_3_reg_735 == 1'd0) & (1'd1 == ap_reg_pp0_iter1_empty_n_3_reg_721))))) begin
        host_dram_read_req_V_num_blk_n = host_dram_read_req_V_num_full_n;
    end else begin
        host_dram_read_req_V_num_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((ap_condition_229 == 1'b1)) begin
        if ((ap_condition_199 == 1'b1)) begin
            kbuf_addr_arr_address0 = tmp_8_fu_579_p1;
        end else if ((ap_condition_254 == 1'b1)) begin
            kbuf_addr_arr_address0 = tmp_6_fu_542_p1;
        end else begin
            kbuf_addr_arr_address0 = 'bx;
        end
    end else begin
        kbuf_addr_arr_address0 = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter1) & (start_reg_389 == 1'd0) & (1'd1 == empty_n_reg_698) & (1'd0 == kbuf_addr_high_part_load_reg_708)) | ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (((start_reg_389 == 1'd1) & (1'd1 == has_inflight_load_reg_717) & (1'd1 == tmp_rw_3_load_fu_573_p1)) | ((start_reg_389 == 1'd1) & (1'd1 == empty_n_3_reg_721) & (1'd1 == tmp_rw_3_load_fu_573_p1))) & (1'b1 == ap_enable_reg_pp0_iter1)))) begin
        kbuf_addr_arr_ce0 = 1'b1;
    end else begin
        kbuf_addr_arr_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        kbuf_addr_arr_ce1 = 1'b1;
    end else begin
        kbuf_addr_arr_ce1 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter1) & (start_reg_389 == 1'd0) & (1'd1 == empty_n_reg_698) & (1'd0 == kbuf_addr_high_part_load_reg_708))) begin
        kbuf_addr_arr_we0 = 1'b1;
    end else begin
        kbuf_addr_arr_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter2) & (ap_block_pp0_stage0 == 1'b0) & (((ap_reg_pp0_iter1_start_reg_389 == 1'd1) & (1'd1 == ap_reg_pp0_iter1_has_inflight_load_reg_717)) | ((ap_reg_pp0_iter1_start_reg_389 == 1'd1) & (1'd1 == ap_reg_pp0_iter1_empty_n_3_reg_721))))) begin
        kbuf_addr_pipe0_write_V_blk_n = kbuf_addr_pipe0_write_V_full_n;
    end else begin
        kbuf_addr_pipe0_write_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter2) & (1'b1 == ap_predicate_op128_write_state4) & (ap_block_pp0_stage0_11001 == 1'b0))) begin
        kbuf_addr_pipe0_write_V_write = 1'b1;
    end else begin
        kbuf_addr_pipe0_write_V_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd0 == start_phi_fu_393_p4) & (1'b1 == ap_enable_reg_pp0_iter0) & (1'b1 == kbuf_addrs_V_empty_n))) begin
        kbuf_addrs_V_read = 1'b1;
    end else begin
        kbuf_addrs_V_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter2) & (ap_block_pp0_stage0 == 1'b0) & (((ap_reg_pp0_iter1_start_reg_389 == 1'd1) & (1'd1 == ap_reg_pp0_iter1_has_inflight_load_reg_717) & (1'd1 == tmp_rw_3_reg_735)) | ((ap_reg_pp0_iter1_start_reg_389 == 1'd1) & (1'd1 == ap_reg_pp0_iter1_empty_n_3_reg_721) & (1'd1 == tmp_rw_3_reg_735))))) begin
        pcie_read_req_V_addr_blk_n = pcie_read_req_V_addr_full_n;
    end else begin
        pcie_read_req_V_addr_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter2) & (1'b1 == ap_predicate_op123_write_state4) & (ap_block_pp0_stage0_11001 == 1'b0))) begin
        pcie_read_req_V_num1_update = 1'b1;
    end else begin
        pcie_read_req_V_num1_update = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter2) & (ap_block_pp0_stage0 == 1'b0) & (((ap_reg_pp0_iter1_start_reg_389 == 1'd1) & (1'd1 == ap_reg_pp0_iter1_has_inflight_load_reg_717) & (1'd1 == tmp_rw_3_reg_735)) | ((ap_reg_pp0_iter1_start_reg_389 == 1'd1) & (1'd1 == ap_reg_pp0_iter1_empty_n_3_reg_721) & (1'd1 == tmp_rw_3_reg_735))))) begin
        pcie_read_req_V_num_blk_n = pcie_read_req_V_num_full_n;
    end else begin
        pcie_read_req_V_num_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'd1 == start_phi_fu_393_p4) & (1'd0 == has_inflight_load_load_fu_481_p1) & (1'b1 == ap_enable_reg_pp0_iter0) & (ap_condition_269 == 1'b1))) begin
        reqs_incoming_V_rw0_update = 1'b1;
    end else begin
        reqs_incoming_V_rw0_update = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter2) & (1'b1 == ap_predicate_op128_write_state4) & (ap_block_pp0_stage0_11001 == 1'b0))) begin
        reqs_pipe0_write_V_rw1_update = 1'b1;
    end else begin
        reqs_pipe0_write_V_rw1_update = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter2) & (ap_block_pp0_stage0 == 1'b0) & (((ap_reg_pp0_iter1_start_reg_389 == 1'd1) & (1'd1 == ap_reg_pp0_iter1_has_inflight_load_reg_717)) | ((ap_reg_pp0_iter1_start_reg_389 == 1'd1) & (1'd1 == ap_reg_pp0_iter1_empty_n_3_reg_721))))) begin
        reqs_pipe0_write_V_rw_blk_n = reqs_pipe0_write_V_rw_full_n;
    end else begin
        reqs_pipe0_write_V_rw_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter2) & (ap_block_pp0_stage0 == 1'b0) & (((ap_reg_pp0_iter1_start_reg_389 == 1'd1) & (1'd1 == ap_reg_pp0_iter1_has_inflight_load_reg_717)) | ((ap_reg_pp0_iter1_start_reg_389 == 1'd1) & (1'd1 == ap_reg_pp0_iter1_empty_n_3_reg_721))))) begin
        reqs_pipe0_write_V_sector_num_blk_n = reqs_pipe0_write_V_sector_num_full_n;
    end else begin
        reqs_pipe0_write_V_sector_num_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter2) & (ap_block_pp0_stage0 == 1'b0) & (((ap_reg_pp0_iter1_start_reg_389 == 1'd1) & (1'd1 == ap_reg_pp0_iter1_has_inflight_load_reg_717)) | ((ap_reg_pp0_iter1_start_reg_389 == 1'd1) & (1'd1 == ap_reg_pp0_iter1_empty_n_3_reg_721))))) begin
        reqs_pipe0_write_V_sector_off_blk_n = reqs_pipe0_write_V_sector_off_full_n;
    end else begin
        reqs_pipe0_write_V_sector_off_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_enable_reg_pp0_iter2) & (ap_block_pp0_stage0 == 1'b0) & (((ap_reg_pp0_iter1_start_reg_389 == 1'd1) & (1'd1 == ap_reg_pp0_iter1_has_inflight_load_reg_717)) | ((ap_reg_pp0_iter1_start_reg_389 == 1'd1) & (1'd1 == ap_reg_pp0_iter1_empty_n_3_reg_721))))) begin
        reqs_pipe0_write_V_tag_blk_n = reqs_pipe0_write_V_tag_full_n;
    end else begin
        reqs_pipe0_write_V_tag_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1) & (start_reg_389 == 1'd0))) begin
        start_2_phi_fu_406_p6 = tmp_3_fu_566_p2;
    end else begin
        start_2_phi_fu_406_p6 = ap_phi_precharge_reg_pp0_iter1_start_2_reg_401;
    end
end

always @ (*) begin
    if (((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1))) begin
        start_phi_fu_393_p4 = start_2_phi_fu_406_p6;
    end else begin
        start_phi_fu_393_p4 = start_reg_389;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((1'b1 == ap_CS_fsm_state1) & (ap_start == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((1'b1 == ap_enable_reg_pp0_iter2) & (((1'b0 == host_dram_read_req_V_num1_status) & (1'b1 == ap_predicate_op117_write_state4)) | ((1'b0 == pcie_read_req_V_num1_status) & (1'b1 == ap_predicate_op123_write_state4)) | ((1'b0 == kbuf_addr_pipe0_write_V_full_n) & (1'b1 == ap_predicate_op128_write_state4)) | ((1'b1 == ap_predicate_op128_write_state4) & (1'b0 == reqs_pipe0_write_V_rw1_status))));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((1'b1 == ap_enable_reg_pp0_iter2) & (((1'b0 == host_dram_read_req_V_num1_status) & (1'b1 == ap_predicate_op117_write_state4)) | ((1'b0 == pcie_read_req_V_num1_status) & (1'b1 == ap_predicate_op123_write_state4)) | ((1'b0 == kbuf_addr_pipe0_write_V_full_n) & (1'b1 == ap_predicate_op128_write_state4)) | ((1'b1 == ap_predicate_op128_write_state4) & (1'b0 == reqs_pipe0_write_V_rw1_status))));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((1'b1 == ap_enable_reg_pp0_iter2) & (((1'b0 == host_dram_read_req_V_num1_status) & (1'b1 == ap_predicate_op117_write_state4)) | ((1'b0 == pcie_read_req_V_num1_status) & (1'b1 == ap_predicate_op123_write_state4)) | ((1'b0 == kbuf_addr_pipe0_write_V_full_n) & (1'b1 == ap_predicate_op128_write_state4)) | ((1'b1 == ap_predicate_op128_write_state4) & (1'b0 == reqs_pipe0_write_V_rw1_status))));
end

assign ap_block_state2_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state4_pp0_stage0_iter2 = (((1'b0 == host_dram_read_req_V_num1_status) & (1'b1 == ap_predicate_op117_write_state4)) | ((1'b0 == pcie_read_req_V_num1_status) & (1'b1 == ap_predicate_op123_write_state4)) | ((1'b0 == kbuf_addr_pipe0_write_V_full_n) & (1'b1 == ap_predicate_op128_write_state4)) | ((1'b1 == ap_predicate_op128_write_state4) & (1'b0 == reqs_pipe0_write_V_rw1_status)));
end

always @ (*) begin
    ap_condition_199 = (((start_reg_389 == 1'd1) & (1'd1 == has_inflight_load_reg_717) & (1'd1 == tmp_rw_3_load_fu_573_p1)) | ((start_reg_389 == 1'd1) & (1'd1 == empty_n_3_reg_721) & (1'd1 == tmp_rw_3_load_fu_573_p1)));
end

always @ (*) begin
    ap_condition_229 = ((ap_block_pp0_stage0 == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0) & (1'b1 == ap_enable_reg_pp0_iter1));
end

always @ (*) begin
    ap_condition_254 = ((start_reg_389 == 1'd0) & (1'd1 == empty_n_reg_698) & (1'd0 == kbuf_addr_high_part_load_reg_708));
end

always @ (*) begin
    ap_condition_269 = (1'b1 == (reqs_incoming_V_sector_off_empty_n & reqs_incoming_V_sector_num_empty_n & reqs_incoming_V_tag_empty_n & reqs_incoming_V_rw_empty_n));
end

always @ (*) begin
    ap_condition_486 = ((1'b1 == ap_CS_fsm_pp0_stage0) & (ap_block_pp0_stage0_11001 == 1'b0) & (1'b1 == ap_enable_reg_pp0_iter1) & (start_reg_389 == 1'd0) & (1'd1 == empty_n_reg_698));
end

assign ap_done = 1'b0;

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_phi_precharge_reg_pp0_iter0_start_2_reg_401 = 'bx;

always @ (*) begin
    ap_predicate_op117_write_state4 = (((ap_reg_pp0_iter1_start_reg_389 == 1'd1) & (1'd1 == ap_reg_pp0_iter1_has_inflight_load_reg_717) & (tmp_rw_3_reg_735 == 1'd0)) | ((ap_reg_pp0_iter1_start_reg_389 == 1'd1) & (tmp_rw_3_reg_735 == 1'd0) & (1'd1 == ap_reg_pp0_iter1_empty_n_3_reg_721)));
end

always @ (*) begin
    ap_predicate_op123_write_state4 = (((ap_reg_pp0_iter1_start_reg_389 == 1'd1) & (1'd1 == ap_reg_pp0_iter1_has_inflight_load_reg_717) & (1'd1 == tmp_rw_3_reg_735)) | ((ap_reg_pp0_iter1_start_reg_389 == 1'd1) & (1'd1 == ap_reg_pp0_iter1_empty_n_3_reg_721) & (1'd1 == tmp_rw_3_reg_735)));
end

always @ (*) begin
    ap_predicate_op128_write_state4 = (((ap_reg_pp0_iter1_start_reg_389 == 1'd1) & (1'd1 == ap_reg_pp0_iter1_has_inflight_load_reg_717)) | ((ap_reg_pp0_iter1_start_reg_389 == 1'd1) & (1'd1 == ap_reg_pp0_iter1_empty_n_3_reg_721)));
end

assign ap_ready = 1'b0;

assign empty_n_2_nbread_fu_304_p5_0 = (reqs_incoming_V_sector_off_empty_n & reqs_incoming_V_sector_num_empty_n & reqs_incoming_V_tag_empty_n & reqs_incoming_V_rw_empty_n);

assign empty_n_3_fu_484_p1 = empty_n_2_nbread_fu_304_p5_0;

assign empty_n_fu_451_p1 = kbuf_addrs_V_empty_n;

assign has_inflight_load_load_fu_481_p1 = has_inflight_fu_290;

assign host_dram_read_req_V_addr_din = read_req_addr_fu_595_p3;

assign host_dram_read_req_V_addr_write = host_dram_read_req_V_num1_update;

assign host_dram_read_req_V_num1_status = (host_dram_read_req_V_num_full_n & host_dram_read_req_V_addr_full_n);

assign host_dram_read_req_V_num_din = {{tmp_9_fu_608_p1}, {3'd0}};

assign host_dram_read_req_V_num_write = host_dram_read_req_V_num1_update;

assign kbuf_addr_arr_address1 = tmp_5_fu_587_p1;

assign kbuf_addr_arr_d0 = {{tmp_2_fu_523_p4}, {tmp_1_fu_518_p2}};

assign kbuf_addr_high_part_load_load_fu_459_p1 = kbuf_addr_high_part_fu_266;

assign kbuf_addr_idx_1_fu_465_p2 = (32'd1 + kbuf_addr_idx_fu_262);

assign kbuf_addr_pipe0_write_V_din = kbuf_addr_arr_q1;

assign pcie_read_req_V_addr_din = kbuf_addr_arr_q0;

assign pcie_read_req_V_addr_write = pcie_read_req_V_num1_update;

assign pcie_read_req_V_num1_status = (pcie_read_req_V_num_full_n & pcie_read_req_V_addr_full_n);

assign pcie_read_req_V_num_din = {{tmp_7_fu_621_p1}, {3'd0}};

assign pcie_read_req_V_num_write = pcie_read_req_V_num1_update;

assign read_req_addr_fu_595_p3 = {{tmp_sector_off_fu_274}, {9'd0}};

assign reqs_incoming_V_rw_read = reqs_incoming_V_rw0_update;

assign reqs_incoming_V_sector_num_read = reqs_incoming_V_rw0_update;

assign reqs_incoming_V_sector_off_read = reqs_incoming_V_rw0_update;

assign reqs_incoming_V_tag_read = reqs_incoming_V_rw0_update;

assign reqs_pipe0_write_V_rw1_status = (reqs_pipe0_write_V_sector_off_full_n & reqs_pipe0_write_V_sector_num_full_n & reqs_pipe0_write_V_tag_full_n & reqs_pipe0_write_V_rw_full_n);

assign reqs_pipe0_write_V_rw_din = tmp_rw_3_reg_735;

assign reqs_pipe0_write_V_rw_write = reqs_pipe0_write_V_rw1_update;

assign reqs_pipe0_write_V_sector_num_din = tmp_sector_num_fu_278;

assign reqs_pipe0_write_V_sector_num_write = reqs_pipe0_write_V_rw1_update;

assign reqs_pipe0_write_V_sector_off_din = tmp_sector_off_fu_274;

assign reqs_pipe0_write_V_sector_off_write = reqs_pipe0_write_V_rw1_update;

assign reqs_pipe0_write_V_tag_din = tmp_tag_load_1_reg_745;

assign reqs_pipe0_write_V_tag_write = reqs_pipe0_write_V_rw1_update;

assign tmp_1_fu_518_p2 = (tmp_11_reg_702 | tmp_fu_514_p1);

assign tmp_2_fu_523_p4 = {{tmp_kbuf_addr_2_fu_270[63:32]}};

assign tmp_3_fu_566_p2 = ((kbuf_addr_idx_fu_262 == 32'd64) ? 1'b1 : 1'b0);

assign tmp_5_fu_587_p1 = tmp_tag_fu_282;

assign tmp_6_fu_542_p1 = kbuf_addr_idx_load_reg_712;

assign tmp_7_fu_621_p1 = tmp_sector_num_fu_278[4:0];

assign tmp_8_fu_579_p1 = tmp_tag_fu_282;

assign tmp_9_fu_608_p1 = tmp_sector_num_fu_278[4:0];

assign tmp_fu_514_p1 = tmp_kbuf_addr_2_fu_270[31:0];

assign tmp_kbuf_addr_1_fu_533_p3 = {{tmp_2_fu_523_p4}, {tmp_1_fu_518_p2}};

assign tmp_kbuf_addr_fu_551_p3 = {{tmp_11_reg_702}, {32'd0}};

assign tmp_rw_3_load_fu_573_p1 = tmp_rw_fu_286;

endmodule //pipe0_data_handler
