

================================================================
== Vitis HLS Report for 'FIR_filter_2_Pipeline_VITIS_LOOP_65_1'
================================================================
* Date:           Sat Oct 18 15:37:09 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        FIR_v4
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  1.777 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |       10|       10|  0.100 us|  0.100 us|    6|    6|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_65_1  |        8|        8|         5|          1|          1|     5|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     1|       -|       -|    -|
|Expression       |        -|     -|       0|      34|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       0|      54|    -|
|Register         |        -|     -|     109|      32|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     1|     109|     120|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |      288|  1248|  234240|  117120|   64|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|    ~0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    +----------------------------------+-------------------------------+--------------+
    |             Instance             |             Module            |  Expression  |
    +----------------------------------+-------------------------------+--------------+
    |mac_muladd_16s_15s_32s_32_4_1_U1  |mac_muladd_16s_15s_32s_32_4_1  |  i0 * i1 + i2|
    +----------------------------------+-------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+----+---+----+------------+------------+
    |    Variable Name   | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+----+---+----+------------+------------+
    |add_ln65_fu_96_p2   |         +|   0|  0|  10|           3|           1|
    |sub_ln66_fu_107_p2  |         -|   0|  0|  12|           4|           3|
    |icmp_ln65_fu_90_p2  |      icmp|   0|  0|  10|           3|           3|
    |ap_enable_pp0       |       xor|   0|  0|   2|           1|           2|
    +--------------------+----------+----+---+----+------------+------------+
    |Total               |          |   0|  0|  34|          11|           9|
    +--------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------+----+-----------+-----+-----------+
    |              Name             | LUT| Input Size| Bits| Total Bits|
    +-------------------------------+----+-----------+-----+-----------+
    |FIR_accu32_fu_36               |   9|          2|   32|         64|
    |ap_done_int                    |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter4        |   9|          2|    1|          2|
    |ap_sig_allocacmp_FIR_accu32_2  |   9|          2|   32|         64|
    |ap_sig_allocacmp_i_3           |   9|          2|    3|          6|
    |i_fu_40                        |   9|          2|    3|          6|
    +-------------------------------+----+-----------+-----+-----------+
    |Total                          |  54|         12|   72|        144|
    +-------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |FIR_accu32_fu_36                  |  32|   0|   32|          0|
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |i_fu_40                           |   3|   0|    3|          0|
    |icmp_ln65_reg_166                 |   1|   0|    1|          0|
    |icmp_ln65_reg_166                 |  64|  32|    1|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 109|  32|   46|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+---------------------------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |             Source Object             |    C Type    |
+-----------------------+-----+-----+------------+---------------------------------------+--------------+
|ap_clk                 |   in|    1|  ap_ctrl_hs|  FIR_filter.2_Pipeline_VITIS_LOOP_65_1|  return value|
|ap_rst                 |   in|    1|  ap_ctrl_hs|  FIR_filter.2_Pipeline_VITIS_LOOP_65_1|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|  FIR_filter.2_Pipeline_VITIS_LOOP_65_1|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|  FIR_filter.2_Pipeline_VITIS_LOOP_65_1|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|  FIR_filter.2_Pipeline_VITIS_LOOP_65_1|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|  FIR_filter.2_Pipeline_VITIS_LOOP_65_1|  return value|
|FIR_delays_address0    |  out|    3|   ap_memory|                             FIR_delays|         array|
|FIR_delays_ce0         |  out|    1|   ap_memory|                             FIR_delays|         array|
|FIR_delays_q0          |   in|   16|   ap_memory|                             FIR_delays|         array|
|FIR_coe_address0       |  out|    3|   ap_memory|                                FIR_coe|         array|
|FIR_coe_ce0            |  out|    1|   ap_memory|                                FIR_coe|         array|
|FIR_coe_q0             |   in|   15|   ap_memory|                                FIR_coe|         array|
|FIR_accu32_out         |  out|   31|      ap_vld|                         FIR_accu32_out|       pointer|
|FIR_accu32_out_ap_vld  |  out|    1|      ap_vld|                         FIR_accu32_out|       pointer|
+-----------------------+-----+-----+------------+---------------------------------------+--------------+

