// Design 8:1 Mux using 4:1 Mux. Design a circuit in Vivado IP integrator using schematic mentioned in the Instruction tab.

1) mux_4x1 code:
   `timescale 1ns/1ps 
module mux_4x1( 
    input i0,i1,i2,i3,sel0,sel1,en, 
    output reg y 
    );

always @(*)    
    begin
    
    if (en)begin
        if (~sel1 & ~sel0)
            y=i0;
        else if (~sel1 & sel0)
                 y=i1; 
        else if (sel1 & ~sel0)
                 y=i2;
        else if (sel1 & sel0)
              y=i3;
    end else y=1'b0;
    end
endmodule

2) IP block:
   ![Screenshot 2024-08-27 013452](https://github.com/user-attachments/assets/97f1a26d-afd2-4f2b-a5f2-db97ac6a9c94)
3) simulation:
   ![Screenshot 2024-08-27 014554](https://github.com/user-attachments/assets/edd1706b-793b-4164-bec3-db9691626c1e)
