--
-- Generated by VASY
--
ENTITY or2 IS
PORT(
  i0	: IN BIT;
  i1	: IN BIT;
  q	: OUT BIT;
  vdd	: IN BIT;
  vss	: IN BIT
);
END or2;

ARCHITECTURE VBE OF or2 IS

BEGIN

  q <= (i0 OR i1);
END VBE;
