/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire [5:0] _05_;
  wire [5:0] _06_;
  wire [5:0] _07_;
  wire [12:0] _08_;
  wire [26:0] _09_;
  wire [8:0] _10_;
  wire [26:0] _11_;
  wire [13:0] celloutsig_0_0z;
  wire [23:0] celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [13:0] celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [6:0] celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire [2:0] celloutsig_0_23z;
  wire [22:0] celloutsig_0_24z;
  wire [5:0] celloutsig_0_25z;
  wire celloutsig_0_28z;
  wire [12:0] celloutsig_0_29z;
  wire celloutsig_0_30z;
  wire celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire celloutsig_0_34z;
  wire celloutsig_0_38z;
  wire celloutsig_0_3z;
  wire celloutsig_0_41z;
  wire celloutsig_0_43z;
  wire celloutsig_0_45z;
  wire celloutsig_0_47z;
  wire [5:0] celloutsig_0_48z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire [5:0] celloutsig_0_7z;
  wire [6:0] celloutsig_0_8z;
  wire celloutsig_1_0z;
  wire celloutsig_1_12z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [3:0] celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [8:0] celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_30z = celloutsig_0_24z[15] ? celloutsig_0_5z : celloutsig_0_14z;
  assign celloutsig_0_41z = celloutsig_0_38z ? celloutsig_0_34z : celloutsig_0_25z[5];
  assign celloutsig_1_0z = ~(in_data[167] & in_data[156]);
  assign celloutsig_0_32z = !(_01_ ? _00_ : celloutsig_0_30z);
  assign celloutsig_0_43z = !(_02_ ? celloutsig_0_6z : celloutsig_0_21z[2]);
  assign celloutsig_0_45z = !(celloutsig_0_19z[9] ? celloutsig_0_31z : celloutsig_0_43z);
  assign celloutsig_0_47z = !(_03_ ? celloutsig_0_30z : celloutsig_0_45z);
  assign celloutsig_1_1z = !(in_data[168] ? celloutsig_1_0z : in_data[158]);
  assign celloutsig_0_12z = !(celloutsig_0_8z[4] ? _04_ : in_data[34]);
  assign celloutsig_0_18z = !(celloutsig_0_0z[7] ? celloutsig_0_15z : celloutsig_0_14z);
  assign celloutsig_1_5z = ~(celloutsig_1_0z | in_data[167]);
  assign celloutsig_1_6z = ~(celloutsig_1_5z | celloutsig_1_1z);
  assign celloutsig_0_4z = ~((celloutsig_0_0z[5] | in_data[60]) & (celloutsig_0_1z | celloutsig_0_1z));
  assign celloutsig_0_20z = ~((celloutsig_0_10z[18] | _04_) & (celloutsig_0_3z | celloutsig_0_8z[2]));
  assign celloutsig_0_28z = ~((celloutsig_0_25z[5] | celloutsig_0_17z) & (in_data[7] | _00_));
  assign celloutsig_0_34z = celloutsig_0_28z | ~(celloutsig_0_19z[11]);
  assign celloutsig_1_18z = celloutsig_1_1z | ~(in_data[189]);
  assign celloutsig_0_6z = celloutsig_0_0z[13] | ~(celloutsig_0_5z);
  assign celloutsig_0_1z = celloutsig_0_0z[4] | ~(in_data[12]);
  assign celloutsig_0_48z = { _05_[5], _03_, _05_[3:1], celloutsig_0_41z } + _06_;
  assign celloutsig_0_7z = { _07_[5], _00_, _04_, _07_[5], _00_, _04_ } + { celloutsig_0_0z[9:7], celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_3z };
  assign celloutsig_0_19z = { _07_[5], _00_, _04_, celloutsig_0_5z, celloutsig_0_16z, celloutsig_0_16z, celloutsig_0_13z, celloutsig_0_7z, celloutsig_0_3z } + { in_data[71:59], celloutsig_0_15z };
  reg [26:0] _34_;
  always_ff @(posedge celloutsig_1_19z, negedge clkin_data[32])
    if (!clkin_data[32]) _34_ <= 27'h0000000;
    else _34_ <= { celloutsig_0_24z[20:19], celloutsig_0_25z, celloutsig_0_22z, celloutsig_0_7z, celloutsig_0_8z, celloutsig_0_23z, celloutsig_0_16z, celloutsig_0_17z };
  assign { _05_[5], _03_, _05_[3:1], _09_[21:12], _02_, _09_[10:0] } = _34_;
  reg [8:0] _35_;
  always_ff @(negedge celloutsig_1_19z, posedge clkin_data[32])
    if (clkin_data[32]) _35_ <= 9'h000;
    else _35_ <= { celloutsig_0_31z, celloutsig_0_21z, celloutsig_0_12z };
  assign { _06_, _10_[2:0] } = _35_;
  reg [26:0] _36_;
  always_ff @(negedge celloutsig_1_19z, negedge clkin_data[32])
    if (!clkin_data[32]) _36_ <= 27'h0000000;
    else _36_ <= in_data[28:2];
  assign { _11_[26:25], _08_[12:7], _01_, _08_[5:0], _11_[11:0] } = _36_;
  reg [2:0] _37_;
  always_ff @(negedge celloutsig_1_19z, posedge clkin_data[32])
    if (clkin_data[32]) _37_ <= 3'h0;
    else _37_ <= in_data[33:31];
  assign { _07_[5], _00_, _04_ } = _37_;
  assign celloutsig_0_10z = { celloutsig_0_4z, celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_8z, celloutsig_0_1z } / { 1'h1, _08_[11:7], _01_, _08_[5:0], _11_[11:10], celloutsig_0_6z, celloutsig_0_8z, celloutsig_0_4z };
  assign celloutsig_0_21z = _11_[9:3] / { 1'h1, celloutsig_0_7z[3:2], celloutsig_0_20z, _07_[5], _00_, _04_ };
  assign celloutsig_0_22z = { celloutsig_0_18z, celloutsig_0_7z } > { celloutsig_0_1z, celloutsig_0_18z, celloutsig_0_11z, celloutsig_0_1z, celloutsig_0_13z, celloutsig_0_5z, celloutsig_0_6z };
  assign celloutsig_0_13z = ! celloutsig_0_8z[6:1];
  assign celloutsig_0_23z = { celloutsig_0_21z[2:1], celloutsig_0_5z } % { 1'h1, celloutsig_0_0z[7:6] };
  assign celloutsig_0_3z = { celloutsig_0_0z[13], celloutsig_0_1z, _07_[5], _00_, _04_, _07_[5], _00_, _04_ } != celloutsig_0_0z[9:2];
  assign celloutsig_0_16z = { celloutsig_0_8z, celloutsig_0_14z, celloutsig_0_6z } != { celloutsig_0_0z[6:0], celloutsig_0_11z, celloutsig_0_14z };
  assign celloutsig_0_17z = { celloutsig_0_0z[5:1], celloutsig_0_6z } != { _07_[5], _00_, celloutsig_0_1z, celloutsig_0_15z, celloutsig_0_16z, celloutsig_0_1z };
  assign celloutsig_0_31z = & { celloutsig_0_30z, celloutsig_0_29z[3:1], celloutsig_0_17z, celloutsig_0_11z };
  assign celloutsig_0_5z = & { _00_, _07_[5], celloutsig_0_4z };
  assign celloutsig_1_12z = & { celloutsig_1_6z, celloutsig_1_4z, in_data[141] };
  assign celloutsig_0_38z = | { _00_, celloutsig_0_32z, celloutsig_0_31z, celloutsig_0_28z, celloutsig_0_21z, celloutsig_0_16z, celloutsig_0_14z, _04_, _07_[5] };
  assign celloutsig_1_3z = | celloutsig_1_2z[3:1];
  assign celloutsig_1_4z = | { celloutsig_1_2z, celloutsig_1_1z, in_data[173:169] };
  assign celloutsig_1_19z = | { celloutsig_1_12z, celloutsig_1_9z, celloutsig_1_0z };
  assign celloutsig_0_11z = | celloutsig_0_0z[2:0];
  assign celloutsig_0_15z = ~^ { _00_, _04_, celloutsig_0_7z };
  assign celloutsig_1_2z = { in_data[112], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z } << { in_data[171:169], celloutsig_1_0z };
  assign celloutsig_0_8z = { celloutsig_0_0z[8:5], celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_1z } >> { celloutsig_0_0z[8:4], celloutsig_0_1z, celloutsig_0_3z };
  assign celloutsig_0_24z = { _11_[25], _08_[12:7], _01_, _08_[5:0], _11_[11:6], celloutsig_0_23z } >> { celloutsig_0_19z[13:7], celloutsig_0_18z, celloutsig_0_19z, celloutsig_0_20z };
  assign celloutsig_0_0z = in_data[66:53] >>> in_data[26:13];
  assign celloutsig_0_29z = { _08_[2:0], _11_[11:2] } >>> { in_data[55:44], celloutsig_0_15z };
  assign celloutsig_1_9z = { celloutsig_1_2z[1:0], celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_5z, celloutsig_1_0z } - { in_data[178:174], celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_0_25z = { celloutsig_0_23z, celloutsig_0_4z, celloutsig_0_14z, celloutsig_0_15z } - { _11_[10:9], _07_[5], _00_, _04_, celloutsig_0_22z };
  assign celloutsig_0_14z = ~((celloutsig_0_5z & _08_[4]) | (celloutsig_0_0z[12] & celloutsig_0_3z));
  assign { _05_[4], _05_[0] } = { _03_, celloutsig_0_41z };
  assign _07_[4:0] = { _00_, _04_, _07_[5], _00_, _04_ };
  assign _08_[6] = _01_;
  assign { _09_[26:22], _09_[11] } = { _05_[5], _03_, _05_[3:1], _02_ };
  assign _10_[8:3] = _06_;
  assign _11_[24:12] = { _08_[12:7], _01_, _08_[5:0] };
  assign { out_data[128], out_data[96], out_data[32], out_data[5:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_47z, celloutsig_0_48z };
endmodule
