-- Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
-- Date        : Sat Mar 29 13:29:48 2025
-- Host        : LAPTOP-N4P3CLBG running 64-bit major release  (build 9200)
-- Command     : write_vhdl -force -mode funcsim {C:/Users/mateo/OneDrive -
--               ozixe/Bureau/Cours/projet_rubik/projet_rubik/project_rubik/project_rubik.srcs/sources_1/bd/design1/ip/design1_rubik_resolver_0_0/design1_rubik_resolver_0_0_sim_netlist.vhdl}
-- Design      : design1_rubik_resolver_0_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7z010clg400-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design1_rubik_resolver_0_0_rubik_resolver is
  port (
    o_done_temp : out STD_LOGIC;
    o_m1 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    o_m2 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    o_m3 : out STD_LOGIC_VECTOR ( 2 downto 0 );
    o_m4 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    o_m5 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    o_m6 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    o_done : out STD_LOGIC;
    i_rst : in STD_LOGIC;
    i_clk : in STD_LOGIC;
    i_cmd : in STD_LOGIC_VECTOR ( 3 downto 0 );
    i_new : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design1_rubik_resolver_0_0_rubik_resolver : entity is "rubik_resolver";
end design1_rubik_resolver_0_0_rubik_resolver;

architecture STRUCTURE of design1_rubik_resolver_0_0_rubik_resolver is
  signal \FSM_onehot_s_state[0]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_s_state[10]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_s_state[11]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_s_state[12]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_s_state[13]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_s_state[14]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_s_state[15]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_s_state[16]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_s_state[17]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_s_state[18]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_s_state[19]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_s_state[1]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_s_state[20]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_s_state[20]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_s_state[21]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_s_state[22]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_s_state[23]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_s_state[24]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_s_state[24]_i_2_n_0\ : STD_LOGIC;
  signal \FSM_onehot_s_state[2]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_s_state[3]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_s_state[4]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_s_state[5]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_s_state[6]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_s_state[7]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_s_state[8]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_s_state[9]_i_1_n_0\ : STD_LOGIC;
  signal \FSM_onehot_s_state_reg_n_0_[0]\ : STD_LOGIC;
  signal \FSM_onehot_s_state_reg_n_0_[10]\ : STD_LOGIC;
  signal \FSM_onehot_s_state_reg_n_0_[11]\ : STD_LOGIC;
  signal \FSM_onehot_s_state_reg_n_0_[12]\ : STD_LOGIC;
  signal \FSM_onehot_s_state_reg_n_0_[13]\ : STD_LOGIC;
  signal \FSM_onehot_s_state_reg_n_0_[14]\ : STD_LOGIC;
  signal \FSM_onehot_s_state_reg_n_0_[15]\ : STD_LOGIC;
  signal \FSM_onehot_s_state_reg_n_0_[16]\ : STD_LOGIC;
  signal \FSM_onehot_s_state_reg_n_0_[17]\ : STD_LOGIC;
  signal \FSM_onehot_s_state_reg_n_0_[18]\ : STD_LOGIC;
  signal \FSM_onehot_s_state_reg_n_0_[19]\ : STD_LOGIC;
  signal \FSM_onehot_s_state_reg_n_0_[1]\ : STD_LOGIC;
  signal \FSM_onehot_s_state_reg_n_0_[20]\ : STD_LOGIC;
  signal \FSM_onehot_s_state_reg_n_0_[21]\ : STD_LOGIC;
  signal \FSM_onehot_s_state_reg_n_0_[22]\ : STD_LOGIC;
  signal \FSM_onehot_s_state_reg_n_0_[23]\ : STD_LOGIC;
  signal \FSM_onehot_s_state_reg_n_0_[24]\ : STD_LOGIC;
  signal \FSM_onehot_s_state_reg_n_0_[2]\ : STD_LOGIC;
  signal \FSM_onehot_s_state_reg_n_0_[3]\ : STD_LOGIC;
  signal \FSM_onehot_s_state_reg_n_0_[4]\ : STD_LOGIC;
  signal \FSM_onehot_s_state_reg_n_0_[5]\ : STD_LOGIC;
  signal \FSM_onehot_s_state_reg_n_0_[6]\ : STD_LOGIC;
  signal \FSM_onehot_s_state_reg_n_0_[7]\ : STD_LOGIC;
  signal \FSM_onehot_s_state_reg_n_0_[8]\ : STD_LOGIC;
  signal \FSM_onehot_s_state_reg_n_0_[9]\ : STD_LOGIC;
  signal eqOp : STD_LOGIC;
  signal \^o_done\ : STD_LOGIC;
  signal o_done_i_1_n_0 : STD_LOGIC;
  signal o_done_i_2_n_0 : STD_LOGIC;
  signal o_done_i_3_n_0 : STD_LOGIC;
  signal o_done_i_4_n_0 : STD_LOGIC;
  signal o_done_i_5_n_0 : STD_LOGIC;
  signal o_done_i_6_n_0 : STD_LOGIC;
  signal o_done_i_7_n_0 : STD_LOGIC;
  signal o_done_i_8_n_0 : STD_LOGIC;
  signal o_done_temp_i_2_n_0 : STD_LOGIC;
  signal o_done_temp_i_3_n_0 : STD_LOGIC;
  signal o_done_temp_i_4_n_0 : STD_LOGIC;
  signal o_done_temp_i_5_n_0 : STD_LOGIC;
  signal o_done_temp_i_6_n_0 : STD_LOGIC;
  signal o_done_temp_i_7_n_0 : STD_LOGIC;
  signal o_done_temp_i_8_n_0 : STD_LOGIC;
  signal o_done_temp_i_9_n_0 : STD_LOGIC;
  signal \o_m1[3]_i_1_n_0\ : STD_LOGIC;
  signal \o_m2[3]_i_1_n_0\ : STD_LOGIC;
  signal \o_m2[3]_i_2_n_0\ : STD_LOGIC;
  signal \^o_m3\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  signal \o_m3[0]_i_1_n_0\ : STD_LOGIC;
  signal \o_m3[1]_i_1_n_0\ : STD_LOGIC;
  signal \o_m3[2]_i_1_n_0\ : STD_LOGIC;
  signal \o_m4[3]_i_1_n_0\ : STD_LOGIC;
  signal \o_m5[3]_i_1_n_0\ : STD_LOGIC;
  signal \o_m6[3]_i_1_n_0\ : STD_LOGIC;
  signal p_0_in : STD_LOGIC;
  signal \s_cmd_d_reg_n_0_[0]\ : STD_LOGIC;
  signal \s_cmd_d_reg_n_0_[1]\ : STD_LOGIC;
  signal \s_cmd_d_reg_n_0_[2]\ : STD_LOGIC;
  signal \s_compteur[0]_i_1_n_0\ : STD_LOGIC;
  signal \s_compteur[0]_i_3_n_0\ : STD_LOGIC;
  signal s_compteur_reg : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \s_compteur_reg[0]_i_2_n_0\ : STD_LOGIC;
  signal \s_compteur_reg[0]_i_2_n_1\ : STD_LOGIC;
  signal \s_compteur_reg[0]_i_2_n_2\ : STD_LOGIC;
  signal \s_compteur_reg[0]_i_2_n_3\ : STD_LOGIC;
  signal \s_compteur_reg[0]_i_2_n_4\ : STD_LOGIC;
  signal \s_compteur_reg[0]_i_2_n_5\ : STD_LOGIC;
  signal \s_compteur_reg[0]_i_2_n_6\ : STD_LOGIC;
  signal \s_compteur_reg[0]_i_2_n_7\ : STD_LOGIC;
  signal \s_compteur_reg[12]_i_1_n_0\ : STD_LOGIC;
  signal \s_compteur_reg[12]_i_1_n_1\ : STD_LOGIC;
  signal \s_compteur_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \s_compteur_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \s_compteur_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \s_compteur_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \s_compteur_reg[12]_i_1_n_6\ : STD_LOGIC;
  signal \s_compteur_reg[12]_i_1_n_7\ : STD_LOGIC;
  signal \s_compteur_reg[16]_i_1_n_0\ : STD_LOGIC;
  signal \s_compteur_reg[16]_i_1_n_1\ : STD_LOGIC;
  signal \s_compteur_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \s_compteur_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \s_compteur_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \s_compteur_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \s_compteur_reg[16]_i_1_n_6\ : STD_LOGIC;
  signal \s_compteur_reg[16]_i_1_n_7\ : STD_LOGIC;
  signal \s_compteur_reg[20]_i_1_n_0\ : STD_LOGIC;
  signal \s_compteur_reg[20]_i_1_n_1\ : STD_LOGIC;
  signal \s_compteur_reg[20]_i_1_n_2\ : STD_LOGIC;
  signal \s_compteur_reg[20]_i_1_n_3\ : STD_LOGIC;
  signal \s_compteur_reg[20]_i_1_n_4\ : STD_LOGIC;
  signal \s_compteur_reg[20]_i_1_n_5\ : STD_LOGIC;
  signal \s_compteur_reg[20]_i_1_n_6\ : STD_LOGIC;
  signal \s_compteur_reg[20]_i_1_n_7\ : STD_LOGIC;
  signal \s_compteur_reg[24]_i_1_n_0\ : STD_LOGIC;
  signal \s_compteur_reg[24]_i_1_n_1\ : STD_LOGIC;
  signal \s_compteur_reg[24]_i_1_n_2\ : STD_LOGIC;
  signal \s_compteur_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \s_compteur_reg[24]_i_1_n_4\ : STD_LOGIC;
  signal \s_compteur_reg[24]_i_1_n_5\ : STD_LOGIC;
  signal \s_compteur_reg[24]_i_1_n_6\ : STD_LOGIC;
  signal \s_compteur_reg[24]_i_1_n_7\ : STD_LOGIC;
  signal \s_compteur_reg[28]_i_1_n_1\ : STD_LOGIC;
  signal \s_compteur_reg[28]_i_1_n_2\ : STD_LOGIC;
  signal \s_compteur_reg[28]_i_1_n_3\ : STD_LOGIC;
  signal \s_compteur_reg[28]_i_1_n_4\ : STD_LOGIC;
  signal \s_compteur_reg[28]_i_1_n_5\ : STD_LOGIC;
  signal \s_compteur_reg[28]_i_1_n_6\ : STD_LOGIC;
  signal \s_compteur_reg[28]_i_1_n_7\ : STD_LOGIC;
  signal \s_compteur_reg[4]_i_1_n_0\ : STD_LOGIC;
  signal \s_compteur_reg[4]_i_1_n_1\ : STD_LOGIC;
  signal \s_compteur_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \s_compteur_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \s_compteur_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \s_compteur_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \s_compteur_reg[4]_i_1_n_6\ : STD_LOGIC;
  signal \s_compteur_reg[4]_i_1_n_7\ : STD_LOGIC;
  signal \s_compteur_reg[8]_i_1_n_0\ : STD_LOGIC;
  signal \s_compteur_reg[8]_i_1_n_1\ : STD_LOGIC;
  signal \s_compteur_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \s_compteur_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \s_compteur_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \s_compteur_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal \s_compteur_reg[8]_i_1_n_6\ : STD_LOGIC;
  signal \s_compteur_reg[8]_i_1_n_7\ : STD_LOGIC;
  signal \NLW_s_compteur_reg[28]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \FSM_onehot_s_state[10]_i_1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \FSM_onehot_s_state[11]_i_1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \FSM_onehot_s_state[14]_i_1\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \FSM_onehot_s_state[15]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \FSM_onehot_s_state[18]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \FSM_onehot_s_state[19]_i_1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \FSM_onehot_s_state[20]_i_2\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \FSM_onehot_s_state[22]_i_1\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \FSM_onehot_s_state[23]_i_1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \FSM_onehot_s_state[24]_i_2\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \FSM_onehot_s_state[2]_i_1\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \FSM_onehot_s_state[6]_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \FSM_onehot_s_state[7]_i_1\ : label is "soft_lutpair6";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_s_state_reg[0]\ : label is "m4_p2:0000000001000000000000000,m4_p1:0000000010000000000000000,m3_p4:0000000000000001000000000,m5_p3:0000001000000000000000000,m5_p2:0000010000000000000000000,m1_p3:0000000000000000000000100,m5_p1:0000100000000000000000000,m1_p2:0000000000000000000001000,m4_p4:0000000000010000000000000,m1_p1:0000000000000000000010000,m6_p3:0010000000000000000000000,m3_p3:0000000000000010000000000,m6_p2:0100000000000000000000000,idle:0000000000000000000000001,m3_p2:0000000000000100000000000,m2_p3:0000000000000000001000000,m6_p4:0001000000000000000000000,m2_p2:0000000000000000010000000,m6_p1:1000000000000000000000000,m5_p4:0000000100000000000000000,m3_p1:0000000000001000000000000,m2_p4:0000000000000000000100000,m2_p1:0000000000000000100000000,m4_p3:0000000000100000000000000,m1_p4:0000000000000000000000010";
  attribute FSM_ENCODED_STATES of \FSM_onehot_s_state_reg[10]\ : label is "m4_p2:0000000001000000000000000,m4_p1:0000000010000000000000000,m3_p4:0000000000000001000000000,m5_p3:0000001000000000000000000,m5_p2:0000010000000000000000000,m1_p3:0000000000000000000000100,m5_p1:0000100000000000000000000,m1_p2:0000000000000000000001000,m4_p4:0000000000010000000000000,m1_p1:0000000000000000000010000,m6_p3:0010000000000000000000000,m3_p3:0000000000000010000000000,m6_p2:0100000000000000000000000,idle:0000000000000000000000001,m3_p2:0000000000000100000000000,m2_p3:0000000000000000001000000,m6_p4:0001000000000000000000000,m2_p2:0000000000000000010000000,m6_p1:1000000000000000000000000,m5_p4:0000000100000000000000000,m3_p1:0000000000001000000000000,m2_p4:0000000000000000000100000,m2_p1:0000000000000000100000000,m4_p3:0000000000100000000000000,m1_p4:0000000000000000000000010";
  attribute FSM_ENCODED_STATES of \FSM_onehot_s_state_reg[11]\ : label is "m4_p2:0000000001000000000000000,m4_p1:0000000010000000000000000,m3_p4:0000000000000001000000000,m5_p3:0000001000000000000000000,m5_p2:0000010000000000000000000,m1_p3:0000000000000000000000100,m5_p1:0000100000000000000000000,m1_p2:0000000000000000000001000,m4_p4:0000000000010000000000000,m1_p1:0000000000000000000010000,m6_p3:0010000000000000000000000,m3_p3:0000000000000010000000000,m6_p2:0100000000000000000000000,idle:0000000000000000000000001,m3_p2:0000000000000100000000000,m2_p3:0000000000000000001000000,m6_p4:0001000000000000000000000,m2_p2:0000000000000000010000000,m6_p1:1000000000000000000000000,m5_p4:0000000100000000000000000,m3_p1:0000000000001000000000000,m2_p4:0000000000000000000100000,m2_p1:0000000000000000100000000,m4_p3:0000000000100000000000000,m1_p4:0000000000000000000000010";
  attribute FSM_ENCODED_STATES of \FSM_onehot_s_state_reg[12]\ : label is "m4_p2:0000000001000000000000000,m4_p1:0000000010000000000000000,m3_p4:0000000000000001000000000,m5_p3:0000001000000000000000000,m5_p2:0000010000000000000000000,m1_p3:0000000000000000000000100,m5_p1:0000100000000000000000000,m1_p2:0000000000000000000001000,m4_p4:0000000000010000000000000,m1_p1:0000000000000000000010000,m6_p3:0010000000000000000000000,m3_p3:0000000000000010000000000,m6_p2:0100000000000000000000000,idle:0000000000000000000000001,m3_p2:0000000000000100000000000,m2_p3:0000000000000000001000000,m6_p4:0001000000000000000000000,m2_p2:0000000000000000010000000,m6_p1:1000000000000000000000000,m5_p4:0000000100000000000000000,m3_p1:0000000000001000000000000,m2_p4:0000000000000000000100000,m2_p1:0000000000000000100000000,m4_p3:0000000000100000000000000,m1_p4:0000000000000000000000010";
  attribute FSM_ENCODED_STATES of \FSM_onehot_s_state_reg[13]\ : label is "m4_p2:0000000001000000000000000,m4_p1:0000000010000000000000000,m3_p4:0000000000000001000000000,m5_p3:0000001000000000000000000,m5_p2:0000010000000000000000000,m1_p3:0000000000000000000000100,m5_p1:0000100000000000000000000,m1_p2:0000000000000000000001000,m4_p4:0000000000010000000000000,m1_p1:0000000000000000000010000,m6_p3:0010000000000000000000000,m3_p3:0000000000000010000000000,m6_p2:0100000000000000000000000,idle:0000000000000000000000001,m3_p2:0000000000000100000000000,m2_p3:0000000000000000001000000,m6_p4:0001000000000000000000000,m2_p2:0000000000000000010000000,m6_p1:1000000000000000000000000,m5_p4:0000000100000000000000000,m3_p1:0000000000001000000000000,m2_p4:0000000000000000000100000,m2_p1:0000000000000000100000000,m4_p3:0000000000100000000000000,m1_p4:0000000000000000000000010";
  attribute FSM_ENCODED_STATES of \FSM_onehot_s_state_reg[14]\ : label is "m4_p2:0000000001000000000000000,m4_p1:0000000010000000000000000,m3_p4:0000000000000001000000000,m5_p3:0000001000000000000000000,m5_p2:0000010000000000000000000,m1_p3:0000000000000000000000100,m5_p1:0000100000000000000000000,m1_p2:0000000000000000000001000,m4_p4:0000000000010000000000000,m1_p1:0000000000000000000010000,m6_p3:0010000000000000000000000,m3_p3:0000000000000010000000000,m6_p2:0100000000000000000000000,idle:0000000000000000000000001,m3_p2:0000000000000100000000000,m2_p3:0000000000000000001000000,m6_p4:0001000000000000000000000,m2_p2:0000000000000000010000000,m6_p1:1000000000000000000000000,m5_p4:0000000100000000000000000,m3_p1:0000000000001000000000000,m2_p4:0000000000000000000100000,m2_p1:0000000000000000100000000,m4_p3:0000000000100000000000000,m1_p4:0000000000000000000000010";
  attribute FSM_ENCODED_STATES of \FSM_onehot_s_state_reg[15]\ : label is "m4_p2:0000000001000000000000000,m4_p1:0000000010000000000000000,m3_p4:0000000000000001000000000,m5_p3:0000001000000000000000000,m5_p2:0000010000000000000000000,m1_p3:0000000000000000000000100,m5_p1:0000100000000000000000000,m1_p2:0000000000000000000001000,m4_p4:0000000000010000000000000,m1_p1:0000000000000000000010000,m6_p3:0010000000000000000000000,m3_p3:0000000000000010000000000,m6_p2:0100000000000000000000000,idle:0000000000000000000000001,m3_p2:0000000000000100000000000,m2_p3:0000000000000000001000000,m6_p4:0001000000000000000000000,m2_p2:0000000000000000010000000,m6_p1:1000000000000000000000000,m5_p4:0000000100000000000000000,m3_p1:0000000000001000000000000,m2_p4:0000000000000000000100000,m2_p1:0000000000000000100000000,m4_p3:0000000000100000000000000,m1_p4:0000000000000000000000010";
  attribute FSM_ENCODED_STATES of \FSM_onehot_s_state_reg[16]\ : label is "m4_p2:0000000001000000000000000,m4_p1:0000000010000000000000000,m3_p4:0000000000000001000000000,m5_p3:0000001000000000000000000,m5_p2:0000010000000000000000000,m1_p3:0000000000000000000000100,m5_p1:0000100000000000000000000,m1_p2:0000000000000000000001000,m4_p4:0000000000010000000000000,m1_p1:0000000000000000000010000,m6_p3:0010000000000000000000000,m3_p3:0000000000000010000000000,m6_p2:0100000000000000000000000,idle:0000000000000000000000001,m3_p2:0000000000000100000000000,m2_p3:0000000000000000001000000,m6_p4:0001000000000000000000000,m2_p2:0000000000000000010000000,m6_p1:1000000000000000000000000,m5_p4:0000000100000000000000000,m3_p1:0000000000001000000000000,m2_p4:0000000000000000000100000,m2_p1:0000000000000000100000000,m4_p3:0000000000100000000000000,m1_p4:0000000000000000000000010";
  attribute FSM_ENCODED_STATES of \FSM_onehot_s_state_reg[17]\ : label is "m4_p2:0000000001000000000000000,m4_p1:0000000010000000000000000,m3_p4:0000000000000001000000000,m5_p3:0000001000000000000000000,m5_p2:0000010000000000000000000,m1_p3:0000000000000000000000100,m5_p1:0000100000000000000000000,m1_p2:0000000000000000000001000,m4_p4:0000000000010000000000000,m1_p1:0000000000000000000010000,m6_p3:0010000000000000000000000,m3_p3:0000000000000010000000000,m6_p2:0100000000000000000000000,idle:0000000000000000000000001,m3_p2:0000000000000100000000000,m2_p3:0000000000000000001000000,m6_p4:0001000000000000000000000,m2_p2:0000000000000000010000000,m6_p1:1000000000000000000000000,m5_p4:0000000100000000000000000,m3_p1:0000000000001000000000000,m2_p4:0000000000000000000100000,m2_p1:0000000000000000100000000,m4_p3:0000000000100000000000000,m1_p4:0000000000000000000000010";
  attribute FSM_ENCODED_STATES of \FSM_onehot_s_state_reg[18]\ : label is "m4_p2:0000000001000000000000000,m4_p1:0000000010000000000000000,m3_p4:0000000000000001000000000,m5_p3:0000001000000000000000000,m5_p2:0000010000000000000000000,m1_p3:0000000000000000000000100,m5_p1:0000100000000000000000000,m1_p2:0000000000000000000001000,m4_p4:0000000000010000000000000,m1_p1:0000000000000000000010000,m6_p3:0010000000000000000000000,m3_p3:0000000000000010000000000,m6_p2:0100000000000000000000000,idle:0000000000000000000000001,m3_p2:0000000000000100000000000,m2_p3:0000000000000000001000000,m6_p4:0001000000000000000000000,m2_p2:0000000000000000010000000,m6_p1:1000000000000000000000000,m5_p4:0000000100000000000000000,m3_p1:0000000000001000000000000,m2_p4:0000000000000000000100000,m2_p1:0000000000000000100000000,m4_p3:0000000000100000000000000,m1_p4:0000000000000000000000010";
  attribute FSM_ENCODED_STATES of \FSM_onehot_s_state_reg[19]\ : label is "m4_p2:0000000001000000000000000,m4_p1:0000000010000000000000000,m3_p4:0000000000000001000000000,m5_p3:0000001000000000000000000,m5_p2:0000010000000000000000000,m1_p3:0000000000000000000000100,m5_p1:0000100000000000000000000,m1_p2:0000000000000000000001000,m4_p4:0000000000010000000000000,m1_p1:0000000000000000000010000,m6_p3:0010000000000000000000000,m3_p3:0000000000000010000000000,m6_p2:0100000000000000000000000,idle:0000000000000000000000001,m3_p2:0000000000000100000000000,m2_p3:0000000000000000001000000,m6_p4:0001000000000000000000000,m2_p2:0000000000000000010000000,m6_p1:1000000000000000000000000,m5_p4:0000000100000000000000000,m3_p1:0000000000001000000000000,m2_p4:0000000000000000000100000,m2_p1:0000000000000000100000000,m4_p3:0000000000100000000000000,m1_p4:0000000000000000000000010";
  attribute FSM_ENCODED_STATES of \FSM_onehot_s_state_reg[1]\ : label is "m4_p2:0000000001000000000000000,m4_p1:0000000010000000000000000,m3_p4:0000000000000001000000000,m5_p3:0000001000000000000000000,m5_p2:0000010000000000000000000,m1_p3:0000000000000000000000100,m5_p1:0000100000000000000000000,m1_p2:0000000000000000000001000,m4_p4:0000000000010000000000000,m1_p1:0000000000000000000010000,m6_p3:0010000000000000000000000,m3_p3:0000000000000010000000000,m6_p2:0100000000000000000000000,idle:0000000000000000000000001,m3_p2:0000000000000100000000000,m2_p3:0000000000000000001000000,m6_p4:0001000000000000000000000,m2_p2:0000000000000000010000000,m6_p1:1000000000000000000000000,m5_p4:0000000100000000000000000,m3_p1:0000000000001000000000000,m2_p4:0000000000000000000100000,m2_p1:0000000000000000100000000,m4_p3:0000000000100000000000000,m1_p4:0000000000000000000000010";
  attribute FSM_ENCODED_STATES of \FSM_onehot_s_state_reg[20]\ : label is "m4_p2:0000000001000000000000000,m4_p1:0000000010000000000000000,m3_p4:0000000000000001000000000,m5_p3:0000001000000000000000000,m5_p2:0000010000000000000000000,m1_p3:0000000000000000000000100,m5_p1:0000100000000000000000000,m1_p2:0000000000000000000001000,m4_p4:0000000000010000000000000,m1_p1:0000000000000000000010000,m6_p3:0010000000000000000000000,m3_p3:0000000000000010000000000,m6_p2:0100000000000000000000000,idle:0000000000000000000000001,m3_p2:0000000000000100000000000,m2_p3:0000000000000000001000000,m6_p4:0001000000000000000000000,m2_p2:0000000000000000010000000,m6_p1:1000000000000000000000000,m5_p4:0000000100000000000000000,m3_p1:0000000000001000000000000,m2_p4:0000000000000000000100000,m2_p1:0000000000000000100000000,m4_p3:0000000000100000000000000,m1_p4:0000000000000000000000010";
  attribute FSM_ENCODED_STATES of \FSM_onehot_s_state_reg[21]\ : label is "m4_p2:0000000001000000000000000,m4_p1:0000000010000000000000000,m3_p4:0000000000000001000000000,m5_p3:0000001000000000000000000,m5_p2:0000010000000000000000000,m1_p3:0000000000000000000000100,m5_p1:0000100000000000000000000,m1_p2:0000000000000000000001000,m4_p4:0000000000010000000000000,m1_p1:0000000000000000000010000,m6_p3:0010000000000000000000000,m3_p3:0000000000000010000000000,m6_p2:0100000000000000000000000,idle:0000000000000000000000001,m3_p2:0000000000000100000000000,m2_p3:0000000000000000001000000,m6_p4:0001000000000000000000000,m2_p2:0000000000000000010000000,m6_p1:1000000000000000000000000,m5_p4:0000000100000000000000000,m3_p1:0000000000001000000000000,m2_p4:0000000000000000000100000,m2_p1:0000000000000000100000000,m4_p3:0000000000100000000000000,m1_p4:0000000000000000000000010";
  attribute FSM_ENCODED_STATES of \FSM_onehot_s_state_reg[22]\ : label is "m4_p2:0000000001000000000000000,m4_p1:0000000010000000000000000,m3_p4:0000000000000001000000000,m5_p3:0000001000000000000000000,m5_p2:0000010000000000000000000,m1_p3:0000000000000000000000100,m5_p1:0000100000000000000000000,m1_p2:0000000000000000000001000,m4_p4:0000000000010000000000000,m1_p1:0000000000000000000010000,m6_p3:0010000000000000000000000,m3_p3:0000000000000010000000000,m6_p2:0100000000000000000000000,idle:0000000000000000000000001,m3_p2:0000000000000100000000000,m2_p3:0000000000000000001000000,m6_p4:0001000000000000000000000,m2_p2:0000000000000000010000000,m6_p1:1000000000000000000000000,m5_p4:0000000100000000000000000,m3_p1:0000000000001000000000000,m2_p4:0000000000000000000100000,m2_p1:0000000000000000100000000,m4_p3:0000000000100000000000000,m1_p4:0000000000000000000000010";
  attribute FSM_ENCODED_STATES of \FSM_onehot_s_state_reg[23]\ : label is "m4_p2:0000000001000000000000000,m4_p1:0000000010000000000000000,m3_p4:0000000000000001000000000,m5_p3:0000001000000000000000000,m5_p2:0000010000000000000000000,m1_p3:0000000000000000000000100,m5_p1:0000100000000000000000000,m1_p2:0000000000000000000001000,m4_p4:0000000000010000000000000,m1_p1:0000000000000000000010000,m6_p3:0010000000000000000000000,m3_p3:0000000000000010000000000,m6_p2:0100000000000000000000000,idle:0000000000000000000000001,m3_p2:0000000000000100000000000,m2_p3:0000000000000000001000000,m6_p4:0001000000000000000000000,m2_p2:0000000000000000010000000,m6_p1:1000000000000000000000000,m5_p4:0000000100000000000000000,m3_p1:0000000000001000000000000,m2_p4:0000000000000000000100000,m2_p1:0000000000000000100000000,m4_p3:0000000000100000000000000,m1_p4:0000000000000000000000010";
  attribute FSM_ENCODED_STATES of \FSM_onehot_s_state_reg[24]\ : label is "m4_p2:0000000001000000000000000,m4_p1:0000000010000000000000000,m3_p4:0000000000000001000000000,m5_p3:0000001000000000000000000,m5_p2:0000010000000000000000000,m1_p3:0000000000000000000000100,m5_p1:0000100000000000000000000,m1_p2:0000000000000000000001000,m4_p4:0000000000010000000000000,m1_p1:0000000000000000000010000,m6_p3:0010000000000000000000000,m3_p3:0000000000000010000000000,m6_p2:0100000000000000000000000,idle:0000000000000000000000001,m3_p2:0000000000000100000000000,m2_p3:0000000000000000001000000,m6_p4:0001000000000000000000000,m2_p2:0000000000000000010000000,m6_p1:1000000000000000000000000,m5_p4:0000000100000000000000000,m3_p1:0000000000001000000000000,m2_p4:0000000000000000000100000,m2_p1:0000000000000000100000000,m4_p3:0000000000100000000000000,m1_p4:0000000000000000000000010";
  attribute FSM_ENCODED_STATES of \FSM_onehot_s_state_reg[2]\ : label is "m4_p2:0000000001000000000000000,m4_p1:0000000010000000000000000,m3_p4:0000000000000001000000000,m5_p3:0000001000000000000000000,m5_p2:0000010000000000000000000,m1_p3:0000000000000000000000100,m5_p1:0000100000000000000000000,m1_p2:0000000000000000000001000,m4_p4:0000000000010000000000000,m1_p1:0000000000000000000010000,m6_p3:0010000000000000000000000,m3_p3:0000000000000010000000000,m6_p2:0100000000000000000000000,idle:0000000000000000000000001,m3_p2:0000000000000100000000000,m2_p3:0000000000000000001000000,m6_p4:0001000000000000000000000,m2_p2:0000000000000000010000000,m6_p1:1000000000000000000000000,m5_p4:0000000100000000000000000,m3_p1:0000000000001000000000000,m2_p4:0000000000000000000100000,m2_p1:0000000000000000100000000,m4_p3:0000000000100000000000000,m1_p4:0000000000000000000000010";
  attribute FSM_ENCODED_STATES of \FSM_onehot_s_state_reg[3]\ : label is "m4_p2:0000000001000000000000000,m4_p1:0000000010000000000000000,m3_p4:0000000000000001000000000,m5_p3:0000001000000000000000000,m5_p2:0000010000000000000000000,m1_p3:0000000000000000000000100,m5_p1:0000100000000000000000000,m1_p2:0000000000000000000001000,m4_p4:0000000000010000000000000,m1_p1:0000000000000000000010000,m6_p3:0010000000000000000000000,m3_p3:0000000000000010000000000,m6_p2:0100000000000000000000000,idle:0000000000000000000000001,m3_p2:0000000000000100000000000,m2_p3:0000000000000000001000000,m6_p4:0001000000000000000000000,m2_p2:0000000000000000010000000,m6_p1:1000000000000000000000000,m5_p4:0000000100000000000000000,m3_p1:0000000000001000000000000,m2_p4:0000000000000000000100000,m2_p1:0000000000000000100000000,m4_p3:0000000000100000000000000,m1_p4:0000000000000000000000010";
  attribute FSM_ENCODED_STATES of \FSM_onehot_s_state_reg[4]\ : label is "m4_p2:0000000001000000000000000,m4_p1:0000000010000000000000000,m3_p4:0000000000000001000000000,m5_p3:0000001000000000000000000,m5_p2:0000010000000000000000000,m1_p3:0000000000000000000000100,m5_p1:0000100000000000000000000,m1_p2:0000000000000000000001000,m4_p4:0000000000010000000000000,m1_p1:0000000000000000000010000,m6_p3:0010000000000000000000000,m3_p3:0000000000000010000000000,m6_p2:0100000000000000000000000,idle:0000000000000000000000001,m3_p2:0000000000000100000000000,m2_p3:0000000000000000001000000,m6_p4:0001000000000000000000000,m2_p2:0000000000000000010000000,m6_p1:1000000000000000000000000,m5_p4:0000000100000000000000000,m3_p1:0000000000001000000000000,m2_p4:0000000000000000000100000,m2_p1:0000000000000000100000000,m4_p3:0000000000100000000000000,m1_p4:0000000000000000000000010";
  attribute FSM_ENCODED_STATES of \FSM_onehot_s_state_reg[5]\ : label is "m4_p2:0000000001000000000000000,m4_p1:0000000010000000000000000,m3_p4:0000000000000001000000000,m5_p3:0000001000000000000000000,m5_p2:0000010000000000000000000,m1_p3:0000000000000000000000100,m5_p1:0000100000000000000000000,m1_p2:0000000000000000000001000,m4_p4:0000000000010000000000000,m1_p1:0000000000000000000010000,m6_p3:0010000000000000000000000,m3_p3:0000000000000010000000000,m6_p2:0100000000000000000000000,idle:0000000000000000000000001,m3_p2:0000000000000100000000000,m2_p3:0000000000000000001000000,m6_p4:0001000000000000000000000,m2_p2:0000000000000000010000000,m6_p1:1000000000000000000000000,m5_p4:0000000100000000000000000,m3_p1:0000000000001000000000000,m2_p4:0000000000000000000100000,m2_p1:0000000000000000100000000,m4_p3:0000000000100000000000000,m1_p4:0000000000000000000000010";
  attribute FSM_ENCODED_STATES of \FSM_onehot_s_state_reg[6]\ : label is "m4_p2:0000000001000000000000000,m4_p1:0000000010000000000000000,m3_p4:0000000000000001000000000,m5_p3:0000001000000000000000000,m5_p2:0000010000000000000000000,m1_p3:0000000000000000000000100,m5_p1:0000100000000000000000000,m1_p2:0000000000000000000001000,m4_p4:0000000000010000000000000,m1_p1:0000000000000000000010000,m6_p3:0010000000000000000000000,m3_p3:0000000000000010000000000,m6_p2:0100000000000000000000000,idle:0000000000000000000000001,m3_p2:0000000000000100000000000,m2_p3:0000000000000000001000000,m6_p4:0001000000000000000000000,m2_p2:0000000000000000010000000,m6_p1:1000000000000000000000000,m5_p4:0000000100000000000000000,m3_p1:0000000000001000000000000,m2_p4:0000000000000000000100000,m2_p1:0000000000000000100000000,m4_p3:0000000000100000000000000,m1_p4:0000000000000000000000010";
  attribute FSM_ENCODED_STATES of \FSM_onehot_s_state_reg[7]\ : label is "m4_p2:0000000001000000000000000,m4_p1:0000000010000000000000000,m3_p4:0000000000000001000000000,m5_p3:0000001000000000000000000,m5_p2:0000010000000000000000000,m1_p3:0000000000000000000000100,m5_p1:0000100000000000000000000,m1_p2:0000000000000000000001000,m4_p4:0000000000010000000000000,m1_p1:0000000000000000000010000,m6_p3:0010000000000000000000000,m3_p3:0000000000000010000000000,m6_p2:0100000000000000000000000,idle:0000000000000000000000001,m3_p2:0000000000000100000000000,m2_p3:0000000000000000001000000,m6_p4:0001000000000000000000000,m2_p2:0000000000000000010000000,m6_p1:1000000000000000000000000,m5_p4:0000000100000000000000000,m3_p1:0000000000001000000000000,m2_p4:0000000000000000000100000,m2_p1:0000000000000000100000000,m4_p3:0000000000100000000000000,m1_p4:0000000000000000000000010";
  attribute FSM_ENCODED_STATES of \FSM_onehot_s_state_reg[8]\ : label is "m4_p2:0000000001000000000000000,m4_p1:0000000010000000000000000,m3_p4:0000000000000001000000000,m5_p3:0000001000000000000000000,m5_p2:0000010000000000000000000,m1_p3:0000000000000000000000100,m5_p1:0000100000000000000000000,m1_p2:0000000000000000000001000,m4_p4:0000000000010000000000000,m1_p1:0000000000000000000010000,m6_p3:0010000000000000000000000,m3_p3:0000000000000010000000000,m6_p2:0100000000000000000000000,idle:0000000000000000000000001,m3_p2:0000000000000100000000000,m2_p3:0000000000000000001000000,m6_p4:0001000000000000000000000,m2_p2:0000000000000000010000000,m6_p1:1000000000000000000000000,m5_p4:0000000100000000000000000,m3_p1:0000000000001000000000000,m2_p4:0000000000000000000100000,m2_p1:0000000000000000100000000,m4_p3:0000000000100000000000000,m1_p4:0000000000000000000000010";
  attribute FSM_ENCODED_STATES of \FSM_onehot_s_state_reg[9]\ : label is "m4_p2:0000000001000000000000000,m4_p1:0000000010000000000000000,m3_p4:0000000000000001000000000,m5_p3:0000001000000000000000000,m5_p2:0000010000000000000000000,m1_p3:0000000000000000000000100,m5_p1:0000100000000000000000000,m1_p2:0000000000000000000001000,m4_p4:0000000000010000000000000,m1_p1:0000000000000000000010000,m6_p3:0010000000000000000000000,m3_p3:0000000000000010000000000,m6_p2:0100000000000000000000000,idle:0000000000000000000000001,m3_p2:0000000000000100000000000,m2_p3:0000000000000000001000000,m6_p4:0001000000000000000000000,m2_p2:0000000000000000010000000,m6_p1:1000000000000000000000000,m5_p4:0000000100000000000000000,m3_p1:0000000000001000000000000,m2_p4:0000000000000000000100000,m2_p1:0000000000000000100000000,m4_p3:0000000000100000000000000,m1_p4:0000000000000000000000010";
  attribute SOFT_HLUTNM of o_done_i_6 : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of o_done_i_7 : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \o_m2[3]_i_2\ : label is "soft_lutpair0";
begin
  o_done <= \^o_done\;
  o_m3(2 downto 0) <= \^o_m3\(2 downto 0);
\FSM_onehot_s_state[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDCCDDCCDDCCDFCC"
    )
        port map (
      I0 => i_new,
      I1 => o_done_i_6_n_0,
      I2 => \s_cmd_d_reg_n_0_[0]\,
      I3 => \FSM_onehot_s_state_reg_n_0_[0]\,
      I4 => \s_cmd_d_reg_n_0_[2]\,
      I5 => \s_cmd_d_reg_n_0_[1]\,
      O => \FSM_onehot_s_state[0]_i_1_n_0\
    );
\FSM_onehot_s_state[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \FSM_onehot_s_state_reg_n_0_[9]\,
      I1 => p_0_in,
      I2 => \FSM_onehot_s_state_reg_n_0_[11]\,
      O => \FSM_onehot_s_state[10]_i_1_n_0\
    );
\FSM_onehot_s_state[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \FSM_onehot_s_state_reg_n_0_[10]\,
      I1 => p_0_in,
      I2 => \FSM_onehot_s_state_reg_n_0_[12]\,
      O => \FSM_onehot_s_state[11]_i_1_n_0\
    );
\FSM_onehot_s_state[12]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF002020"
    )
        port map (
      I0 => \FSM_onehot_s_state[20]_i_2_n_0\,
      I1 => \s_cmd_d_reg_n_0_[2]\,
      I2 => \s_cmd_d_reg_n_0_[1]\,
      I3 => \FSM_onehot_s_state_reg_n_0_[11]\,
      I4 => p_0_in,
      O => \FSM_onehot_s_state[12]_i_1_n_0\
    );
\FSM_onehot_s_state[13]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20FF2000"
    )
        port map (
      I0 => \FSM_onehot_s_state[24]_i_2_n_0\,
      I1 => \s_cmd_d_reg_n_0_[1]\,
      I2 => \s_cmd_d_reg_n_0_[2]\,
      I3 => p_0_in,
      I4 => \FSM_onehot_s_state_reg_n_0_[14]\,
      O => \FSM_onehot_s_state[13]_i_1_n_0\
    );
\FSM_onehot_s_state[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \FSM_onehot_s_state_reg_n_0_[13]\,
      I1 => p_0_in,
      I2 => \FSM_onehot_s_state_reg_n_0_[15]\,
      O => \FSM_onehot_s_state[14]_i_1_n_0\
    );
\FSM_onehot_s_state[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \FSM_onehot_s_state_reg_n_0_[14]\,
      I1 => p_0_in,
      I2 => \FSM_onehot_s_state_reg_n_0_[16]\,
      O => \FSM_onehot_s_state[15]_i_1_n_0\
    );
\FSM_onehot_s_state[16]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF002020"
    )
        port map (
      I0 => \FSM_onehot_s_state[24]_i_2_n_0\,
      I1 => \s_cmd_d_reg_n_0_[1]\,
      I2 => \s_cmd_d_reg_n_0_[2]\,
      I3 => \FSM_onehot_s_state_reg_n_0_[15]\,
      I4 => p_0_in,
      O => \FSM_onehot_s_state[16]_i_1_n_0\
    );
\FSM_onehot_s_state[17]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20FF2000"
    )
        port map (
      I0 => \FSM_onehot_s_state[20]_i_2_n_0\,
      I1 => \s_cmd_d_reg_n_0_[1]\,
      I2 => \s_cmd_d_reg_n_0_[2]\,
      I3 => p_0_in,
      I4 => \FSM_onehot_s_state_reg_n_0_[18]\,
      O => \FSM_onehot_s_state[17]_i_1_n_0\
    );
\FSM_onehot_s_state[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \FSM_onehot_s_state_reg_n_0_[17]\,
      I1 => p_0_in,
      I2 => \FSM_onehot_s_state_reg_n_0_[19]\,
      O => \FSM_onehot_s_state[18]_i_1_n_0\
    );
\FSM_onehot_s_state[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \FSM_onehot_s_state_reg_n_0_[18]\,
      I1 => p_0_in,
      I2 => \FSM_onehot_s_state_reg_n_0_[20]\,
      O => \FSM_onehot_s_state[19]_i_1_n_0\
    );
\FSM_onehot_s_state[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"02FF0200"
    )
        port map (
      I0 => \FSM_onehot_s_state[20]_i_2_n_0\,
      I1 => \s_cmd_d_reg_n_0_[2]\,
      I2 => \s_cmd_d_reg_n_0_[1]\,
      I3 => p_0_in,
      I4 => \FSM_onehot_s_state_reg_n_0_[2]\,
      O => \FSM_onehot_s_state[1]_i_1_n_0\
    );
\FSM_onehot_s_state[20]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF002020"
    )
        port map (
      I0 => \FSM_onehot_s_state[20]_i_2_n_0\,
      I1 => \s_cmd_d_reg_n_0_[1]\,
      I2 => \s_cmd_d_reg_n_0_[2]\,
      I3 => \FSM_onehot_s_state_reg_n_0_[19]\,
      I4 => p_0_in,
      O => \FSM_onehot_s_state[20]_i_1_n_0\
    );
\FSM_onehot_s_state[20]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"80"
    )
        port map (
      I0 => \FSM_onehot_s_state_reg_n_0_[0]\,
      I1 => i_new,
      I2 => \s_cmd_d_reg_n_0_[0]\,
      O => \FSM_onehot_s_state[20]_i_2_n_0\
    );
\FSM_onehot_s_state[21]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"80FF8000"
    )
        port map (
      I0 => \FSM_onehot_s_state[24]_i_2_n_0\,
      I1 => \s_cmd_d_reg_n_0_[2]\,
      I2 => \s_cmd_d_reg_n_0_[1]\,
      I3 => p_0_in,
      I4 => \FSM_onehot_s_state_reg_n_0_[22]\,
      O => \FSM_onehot_s_state[21]_i_1_n_0\
    );
\FSM_onehot_s_state[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \FSM_onehot_s_state_reg_n_0_[21]\,
      I1 => p_0_in,
      I2 => \FSM_onehot_s_state_reg_n_0_[23]\,
      O => \FSM_onehot_s_state[22]_i_1_n_0\
    );
\FSM_onehot_s_state[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \FSM_onehot_s_state_reg_n_0_[22]\,
      I1 => p_0_in,
      I2 => \FSM_onehot_s_state_reg_n_0_[24]\,
      O => \FSM_onehot_s_state[23]_i_1_n_0\
    );
\FSM_onehot_s_state[24]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF008080"
    )
        port map (
      I0 => \FSM_onehot_s_state[24]_i_2_n_0\,
      I1 => \s_cmd_d_reg_n_0_[2]\,
      I2 => \s_cmd_d_reg_n_0_[1]\,
      I3 => \FSM_onehot_s_state_reg_n_0_[23]\,
      I4 => p_0_in,
      O => \FSM_onehot_s_state[24]_i_1_n_0\
    );
\FSM_onehot_s_state[24]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \FSM_onehot_s_state_reg_n_0_[0]\,
      I1 => i_new,
      I2 => \s_cmd_d_reg_n_0_[0]\,
      O => \FSM_onehot_s_state[24]_i_2_n_0\
    );
\FSM_onehot_s_state[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \FSM_onehot_s_state_reg_n_0_[1]\,
      I1 => p_0_in,
      I2 => \FSM_onehot_s_state_reg_n_0_[3]\,
      O => \FSM_onehot_s_state[2]_i_1_n_0\
    );
\FSM_onehot_s_state[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \FSM_onehot_s_state_reg_n_0_[2]\,
      I1 => p_0_in,
      I2 => \FSM_onehot_s_state_reg_n_0_[4]\,
      O => \FSM_onehot_s_state[3]_i_1_n_0\
    );
\FSM_onehot_s_state[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF000202"
    )
        port map (
      I0 => \FSM_onehot_s_state[20]_i_2_n_0\,
      I1 => \s_cmd_d_reg_n_0_[2]\,
      I2 => \s_cmd_d_reg_n_0_[1]\,
      I3 => \FSM_onehot_s_state_reg_n_0_[3]\,
      I4 => p_0_in,
      O => \FSM_onehot_s_state[4]_i_1_n_0\
    );
\FSM_onehot_s_state[5]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20FF2000"
    )
        port map (
      I0 => \FSM_onehot_s_state[24]_i_2_n_0\,
      I1 => \s_cmd_d_reg_n_0_[2]\,
      I2 => \s_cmd_d_reg_n_0_[1]\,
      I3 => p_0_in,
      I4 => \FSM_onehot_s_state_reg_n_0_[6]\,
      O => \FSM_onehot_s_state[5]_i_1_n_0\
    );
\FSM_onehot_s_state[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \FSM_onehot_s_state_reg_n_0_[5]\,
      I1 => p_0_in,
      I2 => \FSM_onehot_s_state_reg_n_0_[7]\,
      O => \FSM_onehot_s_state[6]_i_1_n_0\
    );
\FSM_onehot_s_state[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \FSM_onehot_s_state_reg_n_0_[6]\,
      I1 => p_0_in,
      I2 => \FSM_onehot_s_state_reg_n_0_[8]\,
      O => \FSM_onehot_s_state[7]_i_1_n_0\
    );
\FSM_onehot_s_state[8]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF002020"
    )
        port map (
      I0 => \FSM_onehot_s_state[24]_i_2_n_0\,
      I1 => \s_cmd_d_reg_n_0_[2]\,
      I2 => \s_cmd_d_reg_n_0_[1]\,
      I3 => \FSM_onehot_s_state_reg_n_0_[7]\,
      I4 => p_0_in,
      O => \FSM_onehot_s_state[8]_i_1_n_0\
    );
\FSM_onehot_s_state[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20FF2000"
    )
        port map (
      I0 => \FSM_onehot_s_state[20]_i_2_n_0\,
      I1 => \s_cmd_d_reg_n_0_[2]\,
      I2 => \s_cmd_d_reg_n_0_[1]\,
      I3 => p_0_in,
      I4 => \FSM_onehot_s_state_reg_n_0_[10]\,
      O => \FSM_onehot_s_state[9]_i_1_n_0\
    );
\FSM_onehot_s_state_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => i_clk,
      CE => '1',
      D => \FSM_onehot_s_state[0]_i_1_n_0\,
      Q => \FSM_onehot_s_state_reg_n_0_[0]\,
      S => o_done_i_1_n_0
    );
\FSM_onehot_s_state_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      D => \FSM_onehot_s_state[10]_i_1_n_0\,
      Q => \FSM_onehot_s_state_reg_n_0_[10]\,
      R => o_done_i_1_n_0
    );
\FSM_onehot_s_state_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      D => \FSM_onehot_s_state[11]_i_1_n_0\,
      Q => \FSM_onehot_s_state_reg_n_0_[11]\,
      R => o_done_i_1_n_0
    );
\FSM_onehot_s_state_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      D => \FSM_onehot_s_state[12]_i_1_n_0\,
      Q => \FSM_onehot_s_state_reg_n_0_[12]\,
      R => o_done_i_1_n_0
    );
\FSM_onehot_s_state_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      D => \FSM_onehot_s_state[13]_i_1_n_0\,
      Q => \FSM_onehot_s_state_reg_n_0_[13]\,
      R => o_done_i_1_n_0
    );
\FSM_onehot_s_state_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      D => \FSM_onehot_s_state[14]_i_1_n_0\,
      Q => \FSM_onehot_s_state_reg_n_0_[14]\,
      R => o_done_i_1_n_0
    );
\FSM_onehot_s_state_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      D => \FSM_onehot_s_state[15]_i_1_n_0\,
      Q => \FSM_onehot_s_state_reg_n_0_[15]\,
      R => o_done_i_1_n_0
    );
\FSM_onehot_s_state_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      D => \FSM_onehot_s_state[16]_i_1_n_0\,
      Q => \FSM_onehot_s_state_reg_n_0_[16]\,
      R => o_done_i_1_n_0
    );
\FSM_onehot_s_state_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      D => \FSM_onehot_s_state[17]_i_1_n_0\,
      Q => \FSM_onehot_s_state_reg_n_0_[17]\,
      R => o_done_i_1_n_0
    );
\FSM_onehot_s_state_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      D => \FSM_onehot_s_state[18]_i_1_n_0\,
      Q => \FSM_onehot_s_state_reg_n_0_[18]\,
      R => o_done_i_1_n_0
    );
\FSM_onehot_s_state_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      D => \FSM_onehot_s_state[19]_i_1_n_0\,
      Q => \FSM_onehot_s_state_reg_n_0_[19]\,
      R => o_done_i_1_n_0
    );
\FSM_onehot_s_state_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      D => \FSM_onehot_s_state[1]_i_1_n_0\,
      Q => \FSM_onehot_s_state_reg_n_0_[1]\,
      R => o_done_i_1_n_0
    );
\FSM_onehot_s_state_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      D => \FSM_onehot_s_state[20]_i_1_n_0\,
      Q => \FSM_onehot_s_state_reg_n_0_[20]\,
      R => o_done_i_1_n_0
    );
\FSM_onehot_s_state_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      D => \FSM_onehot_s_state[21]_i_1_n_0\,
      Q => \FSM_onehot_s_state_reg_n_0_[21]\,
      R => o_done_i_1_n_0
    );
\FSM_onehot_s_state_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      D => \FSM_onehot_s_state[22]_i_1_n_0\,
      Q => \FSM_onehot_s_state_reg_n_0_[22]\,
      R => o_done_i_1_n_0
    );
\FSM_onehot_s_state_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      D => \FSM_onehot_s_state[23]_i_1_n_0\,
      Q => \FSM_onehot_s_state_reg_n_0_[23]\,
      R => o_done_i_1_n_0
    );
\FSM_onehot_s_state_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      D => \FSM_onehot_s_state[24]_i_1_n_0\,
      Q => \FSM_onehot_s_state_reg_n_0_[24]\,
      R => o_done_i_1_n_0
    );
\FSM_onehot_s_state_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      D => \FSM_onehot_s_state[2]_i_1_n_0\,
      Q => \FSM_onehot_s_state_reg_n_0_[2]\,
      R => o_done_i_1_n_0
    );
\FSM_onehot_s_state_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      D => \FSM_onehot_s_state[3]_i_1_n_0\,
      Q => \FSM_onehot_s_state_reg_n_0_[3]\,
      R => o_done_i_1_n_0
    );
\FSM_onehot_s_state_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      D => \FSM_onehot_s_state[4]_i_1_n_0\,
      Q => \FSM_onehot_s_state_reg_n_0_[4]\,
      R => o_done_i_1_n_0
    );
\FSM_onehot_s_state_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      D => \FSM_onehot_s_state[5]_i_1_n_0\,
      Q => \FSM_onehot_s_state_reg_n_0_[5]\,
      R => o_done_i_1_n_0
    );
\FSM_onehot_s_state_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      D => \FSM_onehot_s_state[6]_i_1_n_0\,
      Q => \FSM_onehot_s_state_reg_n_0_[6]\,
      R => o_done_i_1_n_0
    );
\FSM_onehot_s_state_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      D => \FSM_onehot_s_state[7]_i_1_n_0\,
      Q => \FSM_onehot_s_state_reg_n_0_[7]\,
      R => o_done_i_1_n_0
    );
\FSM_onehot_s_state_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      D => \FSM_onehot_s_state[8]_i_1_n_0\,
      Q => \FSM_onehot_s_state_reg_n_0_[8]\,
      R => o_done_i_1_n_0
    );
\FSM_onehot_s_state_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => i_clk,
      CE => '1',
      D => \FSM_onehot_s_state[9]_i_1_n_0\,
      Q => \FSM_onehot_s_state_reg_n_0_[9]\,
      R => o_done_i_1_n_0
    );
o_done_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => i_rst,
      O => o_done_i_1_n_0
    );
o_done_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFEFEFFFEFEFE00"
    )
        port map (
      I0 => o_done_i_3_n_0,
      I1 => o_done_i_4_n_0,
      I2 => o_done_i_5_n_0,
      I3 => o_done_i_6_n_0,
      I4 => \FSM_onehot_s_state_reg_n_0_[0]\,
      I5 => \^o_done\,
      O => o_done_i_2_n_0
    );
o_done_i_3: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \FSM_onehot_s_state_reg_n_0_[3]\,
      I1 => \FSM_onehot_s_state_reg_n_0_[2]\,
      I2 => \FSM_onehot_s_state_reg_n_0_[7]\,
      I3 => \FSM_onehot_s_state_reg_n_0_[6]\,
      O => o_done_i_3_n_0
    );
o_done_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFF2"
    )
        port map (
      I0 => \FSM_onehot_s_state_reg_n_0_[1]\,
      I1 => p_0_in,
      I2 => \FSM_onehot_s_state_reg_n_0_[22]\,
      I3 => \FSM_onehot_s_state_reg_n_0_[23]\,
      I4 => o_done_i_7_n_0,
      I5 => \FSM_onehot_s_state_reg_n_0_[19]\,
      O => o_done_i_4_n_0
    );
o_done_i_5: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => o_done_i_8_n_0,
      I1 => \FSM_onehot_s_state_reg_n_0_[11]\,
      I2 => \FSM_onehot_s_state_reg_n_0_[14]\,
      I3 => \FSM_onehot_s_state_reg_n_0_[10]\,
      I4 => \FSM_onehot_s_state_reg_n_0_[15]\,
      I5 => \FSM_onehot_s_state_reg_n_0_[18]\,
      O => o_done_i_5_n_0
    );
o_done_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BBB8"
    )
        port map (
      I0 => o_done_i_8_n_0,
      I1 => p_0_in,
      I2 => o_done_i_7_n_0,
      I3 => \FSM_onehot_s_state_reg_n_0_[1]\,
      O => o_done_i_6_n_0
    );
o_done_i_7: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \FSM_onehot_s_state_reg_n_0_[13]\,
      I1 => \FSM_onehot_s_state_reg_n_0_[5]\,
      I2 => \FSM_onehot_s_state_reg_n_0_[9]\,
      I3 => \FSM_onehot_s_state_reg_n_0_[21]\,
      I4 => \FSM_onehot_s_state_reg_n_0_[17]\,
      O => o_done_i_7_n_0
    );
o_done_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \FSM_onehot_s_state_reg_n_0_[20]\,
      I1 => \FSM_onehot_s_state_reg_n_0_[24]\,
      I2 => \FSM_onehot_s_state_reg_n_0_[12]\,
      I3 => \FSM_onehot_s_state_reg_n_0_[16]\,
      I4 => \FSM_onehot_s_state_reg_n_0_[8]\,
      I5 => \FSM_onehot_s_state_reg_n_0_[4]\,
      O => o_done_i_8_n_0
    );
o_done_reg: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => o_done_i_2_n_0,
      Q => \^o_done\,
      R => o_done_i_1_n_0
    );
o_done_temp_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4000"
    )
        port map (
      I0 => o_done_temp_i_2_n_0,
      I1 => o_done_temp_i_3_n_0,
      I2 => o_done_temp_i_4_n_0,
      I3 => o_done_temp_i_5_n_0,
      O => eqOp
    );
o_done_temp_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFEFFFF"
    )
        port map (
      I0 => s_compteur_reg(5),
      I1 => s_compteur_reg(7),
      I2 => s_compteur_reg(8),
      I3 => s_compteur_reg(14),
      I4 => o_done_temp_i_6_n_0,
      O => o_done_temp_i_2_n_0
    );
o_done_temp_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => s_compteur_reg(27),
      I1 => s_compteur_reg(28),
      I2 => s_compteur_reg(31),
      I3 => s_compteur_reg(30),
      I4 => o_done_temp_i_7_n_0,
      O => o_done_temp_i_3_n_0
    );
o_done_temp_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000001"
    )
        port map (
      I0 => s_compteur_reg(1),
      I1 => s_compteur_reg(2),
      I2 => s_compteur_reg(3),
      I3 => s_compteur_reg(4),
      I4 => o_done_temp_i_8_n_0,
      O => o_done_temp_i_4_n_0
    );
o_done_temp_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008000"
    )
        port map (
      I0 => s_compteur_reg(15),
      I1 => s_compteur_reg(22),
      I2 => s_compteur_reg(12),
      I3 => s_compteur_reg(13),
      I4 => o_done_temp_i_9_n_0,
      O => o_done_temp_i_5_n_0
    );
o_done_temp_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => s_compteur_reg(19),
      I1 => s_compteur_reg(18),
      I2 => s_compteur_reg(17),
      I3 => s_compteur_reg(16),
      O => o_done_temp_i_6_n_0
    );
o_done_temp_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => s_compteur_reg(21),
      I1 => s_compteur_reg(20),
      I2 => s_compteur_reg(25),
      I3 => s_compteur_reg(23),
      O => o_done_temp_i_7_n_0
    );
o_done_temp_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F7FF"
    )
        port map (
      I0 => s_compteur_reg(26),
      I1 => s_compteur_reg(24),
      I2 => s_compteur_reg(0),
      I3 => s_compteur_reg(29),
      O => o_done_temp_i_8_n_0
    );
o_done_temp_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => s_compteur_reg(9),
      I1 => s_compteur_reg(6),
      I2 => s_compteur_reg(11),
      I3 => s_compteur_reg(10),
      O => o_done_temp_i_9_n_0
    );
o_done_temp_reg: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => eqOp,
      Q => o_done_temp,
      R => o_done_i_1_n_0
    );
\o_m1[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \FSM_onehot_s_state_reg_n_0_[0]\,
      I1 => \FSM_onehot_s_state_reg_n_0_[3]\,
      I2 => \FSM_onehot_s_state_reg_n_0_[4]\,
      I3 => \FSM_onehot_s_state_reg_n_0_[2]\,
      I4 => \FSM_onehot_s_state_reg_n_0_[1]\,
      O => \o_m1[3]_i_1_n_0\
    );
\o_m1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \o_m1[3]_i_1_n_0\,
      D => \FSM_onehot_s_state_reg_n_0_[4]\,
      Q => o_m1(0),
      R => o_done_i_1_n_0
    );
\o_m1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \o_m1[3]_i_1_n_0\,
      D => \FSM_onehot_s_state_reg_n_0_[3]\,
      Q => o_m1(1),
      R => o_done_i_1_n_0
    );
\o_m1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \o_m1[3]_i_1_n_0\,
      D => \FSM_onehot_s_state_reg_n_0_[2]\,
      Q => o_m1(2),
      R => o_done_i_1_n_0
    );
\o_m1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \o_m1[3]_i_1_n_0\,
      D => \FSM_onehot_s_state_reg_n_0_[1]\,
      Q => o_m1(3),
      R => o_done_i_1_n_0
    );
\o_m2[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \FSM_onehot_s_state_reg_n_0_[0]\,
      I1 => \FSM_onehot_s_state_reg_n_0_[6]\,
      I2 => \FSM_onehot_s_state_reg_n_0_[7]\,
      I3 => \FSM_onehot_s_state_reg_n_0_[5]\,
      I4 => \FSM_onehot_s_state_reg_n_0_[9]\,
      I5 => \FSM_onehot_s_state_reg_n_0_[8]\,
      O => \o_m2[3]_i_1_n_0\
    );
\o_m2[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \FSM_onehot_s_state_reg_n_0_[5]\,
      I1 => \FSM_onehot_s_state_reg_n_0_[9]\,
      O => \o_m2[3]_i_2_n_0\
    );
\o_m2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \o_m2[3]_i_1_n_0\,
      D => \FSM_onehot_s_state_reg_n_0_[8]\,
      Q => o_m2(0),
      R => o_done_i_1_n_0
    );
\o_m2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \o_m2[3]_i_1_n_0\,
      D => \FSM_onehot_s_state_reg_n_0_[7]\,
      Q => o_m2(1),
      R => o_done_i_1_n_0
    );
\o_m2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \o_m2[3]_i_1_n_0\,
      D => \FSM_onehot_s_state_reg_n_0_[6]\,
      Q => o_m2(2),
      R => o_done_i_1_n_0
    );
\o_m2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \o_m2[3]_i_1_n_0\,
      D => \o_m2[3]_i_2_n_0\,
      Q => o_m2(3),
      R => o_done_i_1_n_0
    );
\o_m3[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F0F1F0F0"
    )
        port map (
      I0 => \FSM_onehot_s_state_reg_n_0_[10]\,
      I1 => \FSM_onehot_s_state_reg_n_0_[0]\,
      I2 => \FSM_onehot_s_state_reg_n_0_[12]\,
      I3 => \FSM_onehot_s_state_reg_n_0_[11]\,
      I4 => \^o_m3\(0),
      O => \o_m3[0]_i_1_n_0\
    );
\o_m3[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF01FF00"
    )
        port map (
      I0 => \FSM_onehot_s_state_reg_n_0_[10]\,
      I1 => \FSM_onehot_s_state_reg_n_0_[0]\,
      I2 => \FSM_onehot_s_state_reg_n_0_[12]\,
      I3 => \FSM_onehot_s_state_reg_n_0_[11]\,
      I4 => \^o_m3\(1),
      O => \o_m3[1]_i_1_n_0\
    );
\o_m3[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAABAAAA"
    )
        port map (
      I0 => \FSM_onehot_s_state_reg_n_0_[10]\,
      I1 => \FSM_onehot_s_state_reg_n_0_[0]\,
      I2 => \FSM_onehot_s_state_reg_n_0_[12]\,
      I3 => \FSM_onehot_s_state_reg_n_0_[11]\,
      I4 => \^o_m3\(2),
      O => \o_m3[2]_i_1_n_0\
    );
\o_m3_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \o_m3[0]_i_1_n_0\,
      Q => \^o_m3\(0),
      R => o_done_i_1_n_0
    );
\o_m3_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \o_m3[1]_i_1_n_0\,
      Q => \^o_m3\(1),
      R => o_done_i_1_n_0
    );
\o_m3_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \o_m3[2]_i_1_n_0\,
      Q => \^o_m3\(2),
      R => o_done_i_1_n_0
    );
\o_m4[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \FSM_onehot_s_state_reg_n_0_[0]\,
      I1 => \FSM_onehot_s_state_reg_n_0_[15]\,
      I2 => \FSM_onehot_s_state_reg_n_0_[16]\,
      I3 => \FSM_onehot_s_state_reg_n_0_[14]\,
      I4 => \FSM_onehot_s_state_reg_n_0_[13]\,
      O => \o_m4[3]_i_1_n_0\
    );
\o_m4_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \o_m4[3]_i_1_n_0\,
      D => \FSM_onehot_s_state_reg_n_0_[16]\,
      Q => o_m4(0),
      R => o_done_i_1_n_0
    );
\o_m4_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \o_m4[3]_i_1_n_0\,
      D => \FSM_onehot_s_state_reg_n_0_[15]\,
      Q => o_m4(1),
      R => o_done_i_1_n_0
    );
\o_m4_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \o_m4[3]_i_1_n_0\,
      D => \FSM_onehot_s_state_reg_n_0_[14]\,
      Q => o_m4(2),
      R => o_done_i_1_n_0
    );
\o_m4_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \o_m4[3]_i_1_n_0\,
      D => \FSM_onehot_s_state_reg_n_0_[13]\,
      Q => o_m4(3),
      R => o_done_i_1_n_0
    );
\o_m5[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \FSM_onehot_s_state_reg_n_0_[0]\,
      I1 => \FSM_onehot_s_state_reg_n_0_[19]\,
      I2 => \FSM_onehot_s_state_reg_n_0_[20]\,
      I3 => \FSM_onehot_s_state_reg_n_0_[18]\,
      I4 => \FSM_onehot_s_state_reg_n_0_[17]\,
      O => \o_m5[3]_i_1_n_0\
    );
\o_m5_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \o_m5[3]_i_1_n_0\,
      D => \FSM_onehot_s_state_reg_n_0_[20]\,
      Q => o_m5(0),
      R => o_done_i_1_n_0
    );
\o_m5_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \o_m5[3]_i_1_n_0\,
      D => \FSM_onehot_s_state_reg_n_0_[19]\,
      Q => o_m5(1),
      R => o_done_i_1_n_0
    );
\o_m5_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \o_m5[3]_i_1_n_0\,
      D => \FSM_onehot_s_state_reg_n_0_[18]\,
      Q => o_m5(2),
      R => o_done_i_1_n_0
    );
\o_m5_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \o_m5[3]_i_1_n_0\,
      D => \FSM_onehot_s_state_reg_n_0_[17]\,
      Q => o_m5(3),
      R => o_done_i_1_n_0
    );
\o_m6[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \FSM_onehot_s_state_reg_n_0_[0]\,
      I1 => \FSM_onehot_s_state_reg_n_0_[23]\,
      I2 => \FSM_onehot_s_state_reg_n_0_[24]\,
      I3 => \FSM_onehot_s_state_reg_n_0_[22]\,
      I4 => \FSM_onehot_s_state_reg_n_0_[21]\,
      O => \o_m6[3]_i_1_n_0\
    );
\o_m6_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \o_m6[3]_i_1_n_0\,
      D => \FSM_onehot_s_state_reg_n_0_[24]\,
      Q => o_m6(0),
      R => o_done_i_1_n_0
    );
\o_m6_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \o_m6[3]_i_1_n_0\,
      D => \FSM_onehot_s_state_reg_n_0_[23]\,
      Q => o_m6(1),
      R => o_done_i_1_n_0
    );
\o_m6_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \o_m6[3]_i_1_n_0\,
      D => \FSM_onehot_s_state_reg_n_0_[22]\,
      Q => o_m6(2),
      R => o_done_i_1_n_0
    );
\o_m6_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => \o_m6[3]_i_1_n_0\,
      D => \FSM_onehot_s_state_reg_n_0_[21]\,
      Q => o_m6(3),
      R => o_done_i_1_n_0
    );
\s_cmd_d_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => i_cmd(0),
      Q => \s_cmd_d_reg_n_0_[0]\,
      R => o_done_i_1_n_0
    );
\s_cmd_d_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => i_cmd(1),
      Q => \s_cmd_d_reg_n_0_[1]\,
      R => o_done_i_1_n_0
    );
\s_cmd_d_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => i_cmd(2),
      Q => \s_cmd_d_reg_n_0_[2]\,
      R => o_done_i_1_n_0
    );
\s_cmd_d_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => i_cmd(3),
      Q => p_0_in,
      R => o_done_i_1_n_0
    );
\s_compteur[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0080FFFF"
    )
        port map (
      I0 => o_done_temp_i_5_n_0,
      I1 => o_done_temp_i_4_n_0,
      I2 => o_done_temp_i_3_n_0,
      I3 => o_done_temp_i_2_n_0,
      I4 => i_rst,
      O => \s_compteur[0]_i_1_n_0\
    );
\s_compteur[0]_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => s_compteur_reg(0),
      O => \s_compteur[0]_i_3_n_0\
    );
\s_compteur_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \s_compteur_reg[0]_i_2_n_7\,
      Q => s_compteur_reg(0),
      R => \s_compteur[0]_i_1_n_0\
    );
\s_compteur_reg[0]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \s_compteur_reg[0]_i_2_n_0\,
      CO(2) => \s_compteur_reg[0]_i_2_n_1\,
      CO(1) => \s_compteur_reg[0]_i_2_n_2\,
      CO(0) => \s_compteur_reg[0]_i_2_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0001",
      O(3) => \s_compteur_reg[0]_i_2_n_4\,
      O(2) => \s_compteur_reg[0]_i_2_n_5\,
      O(1) => \s_compteur_reg[0]_i_2_n_6\,
      O(0) => \s_compteur_reg[0]_i_2_n_7\,
      S(3 downto 1) => s_compteur_reg(3 downto 1),
      S(0) => \s_compteur[0]_i_3_n_0\
    );
\s_compteur_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \s_compteur_reg[8]_i_1_n_5\,
      Q => s_compteur_reg(10),
      R => \s_compteur[0]_i_1_n_0\
    );
\s_compteur_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \s_compteur_reg[8]_i_1_n_4\,
      Q => s_compteur_reg(11),
      R => \s_compteur[0]_i_1_n_0\
    );
\s_compteur_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \s_compteur_reg[12]_i_1_n_7\,
      Q => s_compteur_reg(12),
      R => \s_compteur[0]_i_1_n_0\
    );
\s_compteur_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \s_compteur_reg[8]_i_1_n_0\,
      CO(3) => \s_compteur_reg[12]_i_1_n_0\,
      CO(2) => \s_compteur_reg[12]_i_1_n_1\,
      CO(1) => \s_compteur_reg[12]_i_1_n_2\,
      CO(0) => \s_compteur_reg[12]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \s_compteur_reg[12]_i_1_n_4\,
      O(2) => \s_compteur_reg[12]_i_1_n_5\,
      O(1) => \s_compteur_reg[12]_i_1_n_6\,
      O(0) => \s_compteur_reg[12]_i_1_n_7\,
      S(3 downto 0) => s_compteur_reg(15 downto 12)
    );
\s_compteur_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \s_compteur_reg[12]_i_1_n_6\,
      Q => s_compteur_reg(13),
      R => \s_compteur[0]_i_1_n_0\
    );
\s_compteur_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \s_compteur_reg[12]_i_1_n_5\,
      Q => s_compteur_reg(14),
      R => \s_compteur[0]_i_1_n_0\
    );
\s_compteur_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \s_compteur_reg[12]_i_1_n_4\,
      Q => s_compteur_reg(15),
      R => \s_compteur[0]_i_1_n_0\
    );
\s_compteur_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \s_compteur_reg[16]_i_1_n_7\,
      Q => s_compteur_reg(16),
      R => \s_compteur[0]_i_1_n_0\
    );
\s_compteur_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \s_compteur_reg[12]_i_1_n_0\,
      CO(3) => \s_compteur_reg[16]_i_1_n_0\,
      CO(2) => \s_compteur_reg[16]_i_1_n_1\,
      CO(1) => \s_compteur_reg[16]_i_1_n_2\,
      CO(0) => \s_compteur_reg[16]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \s_compteur_reg[16]_i_1_n_4\,
      O(2) => \s_compteur_reg[16]_i_1_n_5\,
      O(1) => \s_compteur_reg[16]_i_1_n_6\,
      O(0) => \s_compteur_reg[16]_i_1_n_7\,
      S(3 downto 0) => s_compteur_reg(19 downto 16)
    );
\s_compteur_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \s_compteur_reg[16]_i_1_n_6\,
      Q => s_compteur_reg(17),
      R => \s_compteur[0]_i_1_n_0\
    );
\s_compteur_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \s_compteur_reg[16]_i_1_n_5\,
      Q => s_compteur_reg(18),
      R => \s_compteur[0]_i_1_n_0\
    );
\s_compteur_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \s_compteur_reg[16]_i_1_n_4\,
      Q => s_compteur_reg(19),
      R => \s_compteur[0]_i_1_n_0\
    );
\s_compteur_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \s_compteur_reg[0]_i_2_n_6\,
      Q => s_compteur_reg(1),
      R => \s_compteur[0]_i_1_n_0\
    );
\s_compteur_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \s_compteur_reg[20]_i_1_n_7\,
      Q => s_compteur_reg(20),
      R => \s_compteur[0]_i_1_n_0\
    );
\s_compteur_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \s_compteur_reg[16]_i_1_n_0\,
      CO(3) => \s_compteur_reg[20]_i_1_n_0\,
      CO(2) => \s_compteur_reg[20]_i_1_n_1\,
      CO(1) => \s_compteur_reg[20]_i_1_n_2\,
      CO(0) => \s_compteur_reg[20]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \s_compteur_reg[20]_i_1_n_4\,
      O(2) => \s_compteur_reg[20]_i_1_n_5\,
      O(1) => \s_compteur_reg[20]_i_1_n_6\,
      O(0) => \s_compteur_reg[20]_i_1_n_7\,
      S(3 downto 0) => s_compteur_reg(23 downto 20)
    );
\s_compteur_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \s_compteur_reg[20]_i_1_n_6\,
      Q => s_compteur_reg(21),
      R => \s_compteur[0]_i_1_n_0\
    );
\s_compteur_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \s_compteur_reg[20]_i_1_n_5\,
      Q => s_compteur_reg(22),
      R => \s_compteur[0]_i_1_n_0\
    );
\s_compteur_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \s_compteur_reg[20]_i_1_n_4\,
      Q => s_compteur_reg(23),
      R => \s_compteur[0]_i_1_n_0\
    );
\s_compteur_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \s_compteur_reg[24]_i_1_n_7\,
      Q => s_compteur_reg(24),
      R => \s_compteur[0]_i_1_n_0\
    );
\s_compteur_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \s_compteur_reg[20]_i_1_n_0\,
      CO(3) => \s_compteur_reg[24]_i_1_n_0\,
      CO(2) => \s_compteur_reg[24]_i_1_n_1\,
      CO(1) => \s_compteur_reg[24]_i_1_n_2\,
      CO(0) => \s_compteur_reg[24]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \s_compteur_reg[24]_i_1_n_4\,
      O(2) => \s_compteur_reg[24]_i_1_n_5\,
      O(1) => \s_compteur_reg[24]_i_1_n_6\,
      O(0) => \s_compteur_reg[24]_i_1_n_7\,
      S(3 downto 0) => s_compteur_reg(27 downto 24)
    );
\s_compteur_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \s_compteur_reg[24]_i_1_n_6\,
      Q => s_compteur_reg(25),
      R => \s_compteur[0]_i_1_n_0\
    );
\s_compteur_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \s_compteur_reg[24]_i_1_n_5\,
      Q => s_compteur_reg(26),
      R => \s_compteur[0]_i_1_n_0\
    );
\s_compteur_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \s_compteur_reg[24]_i_1_n_4\,
      Q => s_compteur_reg(27),
      R => \s_compteur[0]_i_1_n_0\
    );
\s_compteur_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \s_compteur_reg[28]_i_1_n_7\,
      Q => s_compteur_reg(28),
      R => \s_compteur[0]_i_1_n_0\
    );
\s_compteur_reg[28]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \s_compteur_reg[24]_i_1_n_0\,
      CO(3) => \NLW_s_compteur_reg[28]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \s_compteur_reg[28]_i_1_n_1\,
      CO(1) => \s_compteur_reg[28]_i_1_n_2\,
      CO(0) => \s_compteur_reg[28]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \s_compteur_reg[28]_i_1_n_4\,
      O(2) => \s_compteur_reg[28]_i_1_n_5\,
      O(1) => \s_compteur_reg[28]_i_1_n_6\,
      O(0) => \s_compteur_reg[28]_i_1_n_7\,
      S(3 downto 0) => s_compteur_reg(31 downto 28)
    );
\s_compteur_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \s_compteur_reg[28]_i_1_n_6\,
      Q => s_compteur_reg(29),
      R => \s_compteur[0]_i_1_n_0\
    );
\s_compteur_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \s_compteur_reg[0]_i_2_n_5\,
      Q => s_compteur_reg(2),
      R => \s_compteur[0]_i_1_n_0\
    );
\s_compteur_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \s_compteur_reg[28]_i_1_n_5\,
      Q => s_compteur_reg(30),
      R => \s_compteur[0]_i_1_n_0\
    );
\s_compteur_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \s_compteur_reg[28]_i_1_n_4\,
      Q => s_compteur_reg(31),
      R => \s_compteur[0]_i_1_n_0\
    );
\s_compteur_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \s_compteur_reg[0]_i_2_n_4\,
      Q => s_compteur_reg(3),
      R => \s_compteur[0]_i_1_n_0\
    );
\s_compteur_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \s_compteur_reg[4]_i_1_n_7\,
      Q => s_compteur_reg(4),
      R => \s_compteur[0]_i_1_n_0\
    );
\s_compteur_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \s_compteur_reg[0]_i_2_n_0\,
      CO(3) => \s_compteur_reg[4]_i_1_n_0\,
      CO(2) => \s_compteur_reg[4]_i_1_n_1\,
      CO(1) => \s_compteur_reg[4]_i_1_n_2\,
      CO(0) => \s_compteur_reg[4]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \s_compteur_reg[4]_i_1_n_4\,
      O(2) => \s_compteur_reg[4]_i_1_n_5\,
      O(1) => \s_compteur_reg[4]_i_1_n_6\,
      O(0) => \s_compteur_reg[4]_i_1_n_7\,
      S(3 downto 0) => s_compteur_reg(7 downto 4)
    );
\s_compteur_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \s_compteur_reg[4]_i_1_n_6\,
      Q => s_compteur_reg(5),
      R => \s_compteur[0]_i_1_n_0\
    );
\s_compteur_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \s_compteur_reg[4]_i_1_n_5\,
      Q => s_compteur_reg(6),
      R => \s_compteur[0]_i_1_n_0\
    );
\s_compteur_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \s_compteur_reg[4]_i_1_n_4\,
      Q => s_compteur_reg(7),
      R => \s_compteur[0]_i_1_n_0\
    );
\s_compteur_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \s_compteur_reg[8]_i_1_n_7\,
      Q => s_compteur_reg(8),
      R => \s_compteur[0]_i_1_n_0\
    );
\s_compteur_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \s_compteur_reg[4]_i_1_n_0\,
      CO(3) => \s_compteur_reg[8]_i_1_n_0\,
      CO(2) => \s_compteur_reg[8]_i_1_n_1\,
      CO(1) => \s_compteur_reg[8]_i_1_n_2\,
      CO(0) => \s_compteur_reg[8]_i_1_n_3\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \s_compteur_reg[8]_i_1_n_4\,
      O(2) => \s_compteur_reg[8]_i_1_n_5\,
      O(1) => \s_compteur_reg[8]_i_1_n_6\,
      O(0) => \s_compteur_reg[8]_i_1_n_7\,
      S(3 downto 0) => s_compteur_reg(11 downto 8)
    );
\s_compteur_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => i_clk,
      CE => '1',
      D => \s_compteur_reg[8]_i_1_n_6\,
      Q => s_compteur_reg(9),
      R => \s_compteur[0]_i_1_n_0\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design1_rubik_resolver_0_0 is
  port (
    i_clk : in STD_LOGIC;
    i_rst : in STD_LOGIC;
    i_cmd : in STD_LOGIC_VECTOR ( 3 downto 0 );
    i_new : in STD_LOGIC;
    o_done : out STD_LOGIC;
    o_done_temp : out STD_LOGIC;
    o_m1 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    o_m2 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    o_m3 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    o_m4 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    o_m5 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    o_m6 : out STD_LOGIC_VECTOR ( 3 downto 0 );
    o_leds : out STD_LOGIC_VECTOR ( 3 downto 0 )
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of design1_rubik_resolver_0_0 : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of design1_rubik_resolver_0_0 : entity is "design1_rubik_resolver_0_0,rubik_resolver,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of design1_rubik_resolver_0_0 : entity is "yes";
  attribute IP_DEFINITION_SOURCE : string;
  attribute IP_DEFINITION_SOURCE of design1_rubik_resolver_0_0 : entity is "module_ref";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of design1_rubik_resolver_0_0 : entity is "rubik_resolver,Vivado 2019.1";
end design1_rubik_resolver_0_0;

architecture STRUCTURE of design1_rubik_resolver_0_0 is
  signal \<const0>\ : STD_LOGIC;
  signal \^i_cmd\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^o_m3\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of i_clk : signal is "xilinx.com:signal:clock:1.0 i_clk CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of i_clk : signal is "XIL_INTERFACENAME i_clk, ASSOCIATED_RESET i_rst, FREQ_HZ 50000000, PHASE 0.000, CLK_DOMAIN design1_processing_system7_0_0_FCLK_CLK0, INSERT_VIP 0";
  attribute X_INTERFACE_INFO of i_rst : signal is "xilinx.com:signal:reset:1.0 i_rst RST";
  attribute X_INTERFACE_PARAMETER of i_rst : signal is "XIL_INTERFACENAME i_rst, POLARITY ACTIVE_LOW, INSERT_VIP 0";
begin
  \^i_cmd\(3 downto 0) <= i_cmd(3 downto 0);
  o_leds(3 downto 0) <= \^i_cmd\(3 downto 0);
  o_m3(3) <= \<const0>\;
  o_m3(2 downto 0) <= \^o_m3\(2 downto 0);
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
inst: entity work.design1_rubik_resolver_0_0_rubik_resolver
     port map (
      i_clk => i_clk,
      i_cmd(3 downto 0) => \^i_cmd\(3 downto 0),
      i_new => i_new,
      i_rst => i_rst,
      o_done => o_done,
      o_done_temp => o_done_temp,
      o_m1(3 downto 0) => o_m1(3 downto 0),
      o_m2(3 downto 0) => o_m2(3 downto 0),
      o_m3(2 downto 0) => \^o_m3\(2 downto 0),
      o_m4(3 downto 0) => o_m4(3 downto 0),
      o_m5(3 downto 0) => o_m5(3 downto 0),
      o_m6(3 downto 0) => o_m6(3 downto 0)
    );
end STRUCTURE;
