

        *** GPGPU-Sim Simulator Version 3.2.2  [build 0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  4:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 64:64:2,L:R:f:N:L,A:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     4:128:4,L:R:f:N:L,A:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     32:128:8,L:L:m:N:H,A:32:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PreShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                32768 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                       8 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      15 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    8 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        2,1,1,2,1,1,2 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     2 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:8,L:B:m:W:L,A:32:4,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            6 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   16 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=12:RAS=28:RP=12:RC=40: CL=12:WL=4:CDLR=5:WR=12:nbkgrp=4:CCDL=3:RTPL=2 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.BBBCCCCB.CCSSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_gtx480.xml # GPUWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 700.0:700.0:700.0:924.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,1,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp         8,16,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                    12 # row to column delay
RAS                                    28 # time needed to activate row
RP                                     12 # time needed to precharge (deactivate) row
RC                                     40 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     12 # last data-in to row precharge
CL                                     12 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    3 # column to column delay between accesses to different bank groups
RTPL                                    2 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 12
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 000000000000e100 	high:16 low:8
addr_dec_mask[ROW]   = 000000000fff0000 	high:28 low:16
addr_dec_mask[COL]   = 0000000000001eff 	high:13 low:0
addr_dec_mask[BURST] = 000000000000003f 	high:6 low:0
sub_partition_id_mask = 0000000000000100
GPGPU-Sim uArch: clock freqs: 700000000.000000:700000000.000000:700000000.000000:924000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000142857142857:0.00000000142857142857:0.00000000142857142857:0.00000000108225108225
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
c498d9f32ab5dd92351405d48e0f6df7  /sciclone/data20/adwait/applications/benchmarks/CUDA/BFS/gpgpu_ptx_sim__BFS
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=bfs.cu
self exe links to: /sciclone/data20/adwait/applications/benchmarks/CUDA/BFS/gpgpu_ptx_sim__BFS
Running md5sum using "md5sum /sciclone/data20/adwait/applications/benchmarks/CUDA/BFS/gpgpu_ptx_sim__BFS "
Parsing file _cuobjdump_complete_output_HK6M0l
######### cuobjdump parser ########
## Adding new section ELF
Adding arch: sm_20
Adding identifier: bfs.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_20
Adding identifier: bfs.cu
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z6KernelP4NodePiPbS2_S1_S2_i : hostFun 0x0x405636, fat_cubin_handle = 1
GPGPU-Sim PTX: instruction assembly for function '_Z6KernelP4NodePiPbS2_S1_S2_i'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: Finding dominators for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: Finding postdominators for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z6KernelP4NodePiPbS2_S1_S2_i'...
GPGPU-Sim PTX: reconvergence points for _Z6KernelP4NodePiPbS2_S1_S2_i...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x030 (_1.ptx:72) @%p1 bra $Lt_0_5122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:141) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x068 (_1.ptx:79) @%p2 bra $Lt_0_5122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:141) exit;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x0e0 (_1.ptx:97) @%p3 bra $Lt_0_5122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:141) exit;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x138 (_1.ptx:111) @%p4 bra $Lt_0_4354;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1c8 (_1.ptx:134) add.s32 %r11, %r11, 1;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1e0 (_1.ptx:137) @%p5 bra $Lt_0_4098;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e8 (_1.ptx:141) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z6KernelP4NodePiPbS2_S1_S2_i
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z6KernelP4NodePiPbS2_S1_S2_i'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_1.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_T9Qdhi"
Running: cat _ptx_T9Qdhi | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_1yvTMf
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_1yvTMf --output-file  /dev/null 2> _ptx_T9Qdhiinfo"
GPGPU-Sim PTX: Kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' : regs=18, lmem=0, smem=0, cmem=84
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_T9Qdhi _ptx2_1yvTMf _ptx_T9Qdhiinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
Reading File
Input file: ./data/graph65536.txt
Read File
Copied Everything to GPU memory

GPGPU-Sim PTX: cudaLaunch for 0x0x405636 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: CTA/core = 6, limited by: threads regs
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 3 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 4 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 5 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 6 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 7 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 8 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 9 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 10 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 11 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 12 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 13 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 14 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,0)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,0)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,0)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,0)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,0)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,0)
GPGPU-Sim PTX: 100000 instructions simulated : ctaid=(7,0,0) tid=(31,0,0)
GPGPU-Sim uArch: cycles simulated: 500  inst.: 92160 (ipc=184.3) sim_rate=30720 (inst/sec) elapsed = 0:0:00:03 / Sun Feb 28 21:31:34 2016
GPGPU-Sim PTX: 200000 instructions simulated : ctaid=(26,0,0) tid=(255,0,0)
GPGPU-Sim PTX: 300000 instructions simulated : ctaid=(34,0,0) tid=(253,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1243,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(1244,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1262,0), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1262,0), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (1262,0), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (1262,0), 2 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1263,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1263,0), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1263,0), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (1263,0), 3 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1264,0)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(1264,0)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(1265,0)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(1265,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1265,0), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1265,0), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (1265,0), 3 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(1266,0)
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1266,0)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(1266,0)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(1267,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (1267,0), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (1267,0), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (1267,0), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (1267,0), 2 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(1268,0)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(1268,0)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(1269,0)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(1270,0)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(1271,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1279,0), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1279,0), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (1279,0), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (1279,0), 2 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1280,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1280,0), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1280,0), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (1280,0), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (1280,0), 2 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1281,0)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(1281,0)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(1282,0)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(1282,0)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(1283,0)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(1283,0)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(1284,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1285,0), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1285,0), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (1285,0), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (1285,0), 2 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1286,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1286,0), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (1286,0), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (1286,0), 3 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1287,0)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(1287,0)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(1288,0)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(1288,0)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(1289,0)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(1289,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (1294,0), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (1294,0), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (1294,0), 3 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(1295,0)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(1296,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (1296,0), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (1296,0), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(1297,0)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(1297,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1297,0), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (1297,0), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(1298,0)
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1298,0)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(1299,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (1300,0), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (1300,0), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (1300,0), 3 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(1301,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1301,0), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1301,0), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (1301,0), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (1301,0), 2 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1302,0)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(1302,0)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(1303,0)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(1303,0)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(1304,0)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(1305,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1307,0), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1307,0), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (1307,0), 3 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1308,0)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(1309,0)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(1310,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1310,0), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1310,0), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1311,0)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(1312,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (1314,0), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (1314,0), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (1314,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(1315,0)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(1315,0)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(1316,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (1320,0), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (1320,0), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(1321,0)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(1322,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (1324,0), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (1324,0), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (1324,0), 3 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(1325,0)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(1326,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (1326,0), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (1326,0), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(1327,0)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(1327,0)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(1328,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (1328,0), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (1328,0), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (1328,0), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (1328,0), 2 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(1329,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1329,0), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1329,0), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (1329,0), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (1329,0), 2 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1330,0)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(1330,0)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(1331,0)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(1331,0)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(1332,0)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(1332,0)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(1333,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1333,0), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1333,0), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (1333,0), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (1333,0), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1333,0), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1333,0), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (1333,0), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (1333,0), 2 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1334,0)
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1334,0)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(1335,0)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(1335,0)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(1336,0)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(1336,0)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(1337,0)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(1337,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (1338,0), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (1338,0), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(1339,0)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(1340,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (1340,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(1341,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (1342,0), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (1342,0), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (1342,0), 3 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(1343,0)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(1344,0)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(1345,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (1348,0), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (1348,0), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(1349,0)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(1350,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (1362,0), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (1362,0), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(1363,0)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(1364,0)
GPGPU-Sim PTX: 400000 instructions simulated : ctaid=(142,0,0) tid=(117,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (1368,0), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (1368,0), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(1369,0)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(1370,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (1374,0), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (1374,0), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(1375,0)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(1376,0)
GPGPU-Sim PTX: 500000 instructions simulated : ctaid=(106,0,0) tid=(213,0,0)
GPGPU-Sim uArch: cycles simulated: 1500  inst.: 472936 (ipc=315.3) sim_rate=118234 (inst/sec) elapsed = 0:0:00:04 / Sun Feb 28 21:31:35 2016
GPGPU-Sim PTX: 600000 instructions simulated : ctaid=(165,0,0) tid=(181,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1734,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(1735,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1752,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1753,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (1754,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(1755,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1759,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1760,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1763,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1764,0)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (1776,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(1777,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1784,0), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1784,0), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1785,0)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(1786,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1793,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(1794,0)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1796,0), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(1797,0)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (1809,0), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1809,0), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1810,0)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(1810,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1811,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1812,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1812,0), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (1812,0), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (1812,0), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (1812,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(1813,0)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(1813,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1813,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(1814,0)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(1814,0)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(1815,0)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (1825,0), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (1825,0), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(1826,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (1826,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(1827,0)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(1827,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1828,0), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1828,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1829,0)
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1829,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1832,0), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (1832,0), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (1832,0), 3 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(1833,0)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(1834,0)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(1835,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1836,0), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1837,0)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (1840,0), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (1840,0), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(1841,0)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(1842,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1843,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1844,0)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (1846,0), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1846,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(1847,0)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(1847,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1849,0), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (1849,0), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(1850,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (1850,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(1851,0)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(1851,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1851,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1852,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (1858,0), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (1858,0), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(1859,0)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(1860,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (1872,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(1873,0)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (1873,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(1874,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1874,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1875,0)
GPGPU-Sim PTX: 700000 instructions simulated : ctaid=(196,0,0) tid=(237,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (1875,0), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1875,0), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (1875,0), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (1875,0), 3 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(1876,0)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(1876,0)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(1877,0)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(1878,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1882,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(1883,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1883,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1884,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1903,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(1904,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1911,0), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (1911,0), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (1911,0), 3 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(1912,0)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(1913,0)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(1914,0)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (1918,0), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(1919,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (1926,0), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1926,0), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(1927,0)
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1927,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (1932,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(1933,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (1939,0), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (1939,0), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(1940,0)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(1941,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (1941,0), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(1942,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (1943,0), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(1944,0)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (1951,0), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(1952,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (1952,0), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(1953,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (1962,0), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(1963,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (1965,0), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (1965,0), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(1966,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (1966,0), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (1966,0), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(1967,0)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(1967,0)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(1968,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (1976,0), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(1977,0)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (1980,0), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(1981,0)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (1981,0), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(1982,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (1983,0), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (1983,0), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(1984,0)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(1984,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (1984,0), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (1984,0), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(1985,0)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(1986,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (1986,0), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (1986,0), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (1986,0), 3 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(1987,0)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(1988,0)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(1989,0)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (1993,0), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (1993,0), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(1994,0)
GPGPU-Sim PTX: 800000 instructions simulated : ctaid=(199,0,0) tid=(75,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (1996,0), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 2000  inst.: 740209 (ipc=370.1) sim_rate=148041 (inst/sec) elapsed = 0:0:00:05 / Sun Feb 28 21:31:36 2016
GPGPU-Sim uArch: Shader 2 finished CTA #5 (2001,0), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (2012,0), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (2020,0), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (2020,0), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (2027,0), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (2029,0), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (2031,0), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (2032,0), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (2033,0), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (2033,0), 5 CTAs running
GPGPU-Sim PTX: 900000 instructions simulated : ctaid=(249,0,0) tid=(75,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (2152,0), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (2190,0), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (2199,0), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (2200,0), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (2213,0), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (2239,0), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (2241,0), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (2249,0), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (2255,0), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (2258,0), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (2258,0), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (2266,0), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (2271,0), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (2281,0), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (2290,0), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (2301,0), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (2307,0), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (2311,0), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (2315,0), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (2316,0), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (2316,0), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (2318,0), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (2318,0), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (2323,0), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (2324,0), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (2333,0), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (2333,0), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (2335,0), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (2340,0), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (2346,0), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (2347,0), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (2347,0), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (2352,0), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (2356,0), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (2365,0), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (2367,0), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (2368,0), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (2369,0), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (2369,0), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (2375,0), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (2379,0), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (2382,0), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (2385,0), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (2385,0), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (2391,0), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (2392,0), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (2397,0), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (2400,0), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (2404,0), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (2406,0), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #3 (2408,0), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (2413,0), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (2413,0), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #4 (2424,0), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #4 (2426,0), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #1 (2427,0), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (2429,0), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (2430,0), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #4 (2433,0), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (2435,0), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (2436,0), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (2438,0), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (2442,0), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (2446,0), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #3 (2447,0), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (2449,0), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #4 (2452,0), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #5 (2456,0), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (2458,0), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #4 (2463,0), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #3 (2469,0), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (2474,0), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 11 finished CTA #3 (2475,0), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (2482,0), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #4 (2493,0), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 11 finished CTA #4 (2500,0), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (2504,0), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (5903,0), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 1 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 1.
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 1 
gpu_sim_cycle = 5904
gpu_sim_insn = 917736
gpu_ipc =     155.4431
gpu_tot_sim_cycle = 5904
gpu_tot_sim_insn = 917736
gpu_tot_ipc =     155.4431
gpu_tot_issued_cta = 256
gpu_stall_dramfull = 282
gpu_stall_icnt2sh    = 350
gpu_total_sim_rate=183547

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 18559
	L1I_total_cache_misses = 962
	L1I_total_cache_miss_rate = 0.0518
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6669
L1D_cache:
	L1D_cache_core[0]: Access = 144, Miss = 36, Miss_rate = 0.250, Pending_hits = 108, Reservation_fails = 0
	L1D_cache_core[1]: Access = 196, Miss = 68, Miss_rate = 0.347, Pending_hits = 96, Reservation_fails = 0
	L1D_cache_core[2]: Access = 136, Miss = 34, Miss_rate = 0.250, Pending_hits = 102, Reservation_fails = 0
	L1D_cache_core[3]: Access = 144, Miss = 36, Miss_rate = 0.250, Pending_hits = 108, Reservation_fails = 0
	L1D_cache_core[4]: Access = 144, Miss = 36, Miss_rate = 0.250, Pending_hits = 108, Reservation_fails = 0
	L1D_cache_core[5]: Access = 136, Miss = 34, Miss_rate = 0.250, Pending_hits = 102, Reservation_fails = 0
	L1D_cache_core[6]: Access = 136, Miss = 34, Miss_rate = 0.250, Pending_hits = 102, Reservation_fails = 0
	L1D_cache_core[7]: Access = 136, Miss = 34, Miss_rate = 0.250, Pending_hits = 102, Reservation_fails = 0
	L1D_cache_core[8]: Access = 136, Miss = 34, Miss_rate = 0.250, Pending_hits = 102, Reservation_fails = 0
	L1D_cache_core[9]: Access = 128, Miss = 32, Miss_rate = 0.250, Pending_hits = 96, Reservation_fails = 0
	L1D_cache_core[10]: Access = 128, Miss = 32, Miss_rate = 0.250, Pending_hits = 96, Reservation_fails = 0
	L1D_cache_core[11]: Access = 144, Miss = 36, Miss_rate = 0.250, Pending_hits = 108, Reservation_fails = 0
	L1D_cache_core[12]: Access = 136, Miss = 34, Miss_rate = 0.250, Pending_hits = 102, Reservation_fails = 0
	L1D_cache_core[13]: Access = 136, Miss = 34, Miss_rate = 0.250, Pending_hits = 102, Reservation_fails = 0
	L1D_cache_core[14]: Access = 136, Miss = 34, Miss_rate = 0.250, Pending_hits = 102, Reservation_fails = 0
	L1D_total_cache_accesses = 2116
	L1D_total_cache_misses = 548
	L1D_total_cache_miss_rate = 0.2590
	L1D_total_cache_pending_hits = 1536
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.001
	L1D_cache_fill_port_util = 0.013
L1C_cache:
	L1C_total_cache_accesses = 4115
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.1166
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3157
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 31
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1536
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 523
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 3635
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3157
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 25
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 17597
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 962
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6669
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 45, 
gpgpu_n_tot_thrd_icount = 990816
gpgpu_n_tot_w_icount = 30963
gpgpu_n_stall_shd_mem = 3157
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 523
gpgpu_n_mem_write_global = 26
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 65578
gpgpu_n_store_insn = 26
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 131091
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3157
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3157
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:7157	W0_Idle:18424	W0_Scoreboard:23932	W1:243	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:30720
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 4184 {8:523,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 1040 {40:26,}
traffic_breakdown_coretomem[INST_ACC_R] = 256 {8:32,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 71128 {136:523,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 208 {8:26,}
traffic_breakdown_memtocore[INST_ACC_R] = 4352 {136:32,}
maxmrqlatency = 46 
maxdqlatency = 0 
maxmflatency = 321 
averagemflatency = 265 
max_icnt2mem_latency = 36 
max_icnt2sh_latency = 5903 
mrq_lat_table:393 	41 	40 	52 	17 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	30 	534 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	585 	8 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	318 	188 	30 	2 	0 	0 	0 	2 	9 	15 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	6 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0        22        22         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      1559         0      5885         0         0         0         0         0         0         0       929       897      1729      1741         0         0 
dram[1]:      1176         0         0         0         0         0         0         0         0         0       934       904      1774      1749         0      3946 
dram[2]:         0         0         0      3069         0      1585         0         0         0      4281       935       907      1738      1510         0         0 
dram[3]:         0         0         0      5079         0      4679         0         0         0         0       944       904      1807      1750         0         0 
dram[4]:         0      3872         0         0         0      5478         0         0         0         0      1250      2561      1746      1754      3138         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0       913       916      1754      1785      5550         0 
average row accesses per activate:
dram[0]:  1.000000      -nan  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 22.000000 22.000000 22.000000      -nan      -nan 
dram[1]:  2.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 20.000000 22.000000 24.000000 22.000000      -nan  3.000000 
dram[2]:      -nan      -nan      -nan  2.000000      -nan  1.000000      -nan      -nan      -nan  2.000000 20.000000 22.000000 22.000000 22.000000      -nan      -nan 
dram[3]:      -nan      -nan      -nan  2.000000      -nan  2.000000      -nan      -nan      -nan      -nan 20.000000 22.000000 22.000000 20.000000      -nan      -nan 
dram[4]:      -nan  2.000000      -nan      -nan      -nan  2.000000      -nan      -nan      -nan      -nan  8.333333 12.000000 22.000000 20.000000  2.000000      -nan 
dram[5]:      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 22.000000 22.000000 22.000000 20.000000  1.000000      -nan 
average row locality = 548/43 = 12.744186
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         4         0         1         0         0         0         0         0         0         0        20        22        22        22         0         0 
dram[1]:         2         0         0         0         0         0         0         0         0         0        20        22        24        22         0         3 
dram[2]:         0         0         0         1         0         1         0         0         0         1        20        22        22        21         0         0 
dram[3]:         0         0         0         1         0         1         0         0         0         0        20        22        22        20         0         0 
dram[4]:         0         1         0         0         0         1         0         0         0         0        24        23        22        20         2         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0        22        22        22        20         1         0 
total reads: 538
min_bank_accesses = 0!
chip skew: 93/86 = 1.08
number of total write accesses:
dram[0]:         0         0         1         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         1         0         0         0         0         0         1         0         0         0         1         0         0 
dram[3]:         0         0         0         1         0         1         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         1         0         0         0         1         0         0         0         0         1         1         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total reads: 10
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:       1051    none         125    none      none      none      none      none      none      none         269       269       290       266    none      none  
dram[1]:          0    none      none      none      none      none      none      none      none      none         276       268       263       269    none         262
dram[2]:     none      none      none         126    none         268    none      none      none         126       266       264       271       255    none      none  
dram[3]:     none      none      none         126    none         125    none      none      none      none         280       285       276       266    none      none  
dram[4]:     none         126    none      none      none         126    none      none      none      none         298       258       278       276       263    none  
dram[5]:     none      none      none      none      none      none      none      none      none      none         265       269       274       272       268    none  
maximum mf latency per bank:
dram[0]:        282         0       251         0         0         0         0         0         0         0       294       283       321       301         0         0
dram[1]:          0         0         0         0         0         0         0         0         0         0       290       284       274       292         0       268
dram[2]:          0         0         0       252         0       268         0         0         0       252       277       282       313       288         0         0
dram[3]:          0         0         0       252         0       251         0         0         0         0       289       287       282       280         0         0
dram[4]:          0       252         0         0         0       252         0         0         0         0       281       285       317       319       268         0
dram[5]:          0         0         0         0         0         0         0         0         0         0       291       280       318       299       268         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents
MSHR: tag=0x80234400, atomic=0 1 entries : 0x7f198fb67010 :  mf: uid= 34626, sid01:w00, part=0, addr=0x80234440, load , size=32, unknown  status = IN_PARTITION_DRAM (5901), 

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7792 n_nop=7597 n_act=9 n_pre=3 n_req=92 n_rd=182 n_write=1 bw_util=0.04697
n_activity=960 dram_eff=0.3812
bk0: 8a 7690i bk1: 0a 7787i bk2: 2a 7768i bk3: 0a 7789i bk4: 0a 7790i bk5: 0a 7792i bk6: 0a 7794i bk7: 0a 7794i bk8: 0a 7795i bk9: 0a 7795i bk10: 40a 7678i bk11: 44a 7624i bk12: 44a 7643i bk13: 44a 7620i bk14: 0a 7790i bk15: 0a 7790i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.035806
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7792 n_nop=7600 n_act=6 n_pre=0 n_req=93 n_rd=186 n_write=0 bw_util=0.04774
n_activity=894 dram_eff=0.4161
bk0: 4a 7768i bk1: 0a 7789i bk2: 0a 7790i bk3: 0a 7790i bk4: 0a 7790i bk5: 0a 7790i bk6: 0a 7792i bk7: 0a 7794i bk8: 0a 7795i bk9: 0a 7795i bk10: 40a 7683i bk11: 44a 7612i bk12: 48a 7664i bk13: 44a 7601i bk14: 0a 7790i bk15: 6a 7766i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.025154
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7792 n_nop=7606 n_act=7 n_pre=0 n_req=91 n_rd=176 n_write=3 bw_util=0.04594
n_activity=919 dram_eff=0.3896
bk0: 0a 7792i bk1: 0a 7793i bk2: 0a 7793i bk3: 2a 7770i bk4: 0a 7791i bk5: 2a 7774i bk6: 0a 7792i bk7: 0a 7794i bk8: 0a 7794i bk9: 2a 7771i bk10: 40a 7671i bk11: 44a 7616i bk12: 44a 7662i bk13: 42a 7622i bk14: 0a 7789i bk15: 0a 7791i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0272074
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7792 n_nop=7612 n_act=6 n_pre=0 n_req=88 n_rd=172 n_write=2 bw_util=0.04466
n_activity=804 dram_eff=0.4328
bk0: 0a 7790i bk1: 0a 7792i bk2: 0a 7793i bk3: 2a 7770i bk4: 0a 7792i bk5: 2a 7771i bk6: 0a 7792i bk7: 0a 7793i bk8: 0a 7794i bk9: 0a 7794i bk10: 40a 7679i bk11: 44a 7616i bk12: 44a 7675i bk13: 40a 7646i bk14: 0a 7789i bk15: 0a 7789i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0309292
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7792 n_nop=7589 n_act=10 n_pre=3 n_req=97 n_rd=186 n_write=4 bw_util=0.04877
n_activity=987 dram_eff=0.385
bk0: 0a 7789i bk1: 2a 7768i bk2: 0a 7790i bk3: 0a 7790i bk4: 0a 7791i bk5: 2a 7772i bk6: 0a 7795i bk7: 0a 7796i bk8: 0a 7797i bk9: 0a 7797i bk10: 48a 7617i bk11: 46a 7580i bk12: 44a 7655i bk13: 40a 7602i bk14: 4a 7767i bk15: 0a 7787i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0547998
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=7792 n_nop=7613 n_act=5 n_pre=0 n_req=87 n_rd=174 n_write=0 bw_util=0.04466
n_activity=756 dram_eff=0.4603
bk0: 0a 7788i bk1: 0a 7789i bk2: 0a 7789i bk3: 0a 7791i bk4: 0a 7791i bk5: 0a 7792i bk6: 0a 7793i bk7: 0a 7794i bk8: 0a 7795i bk9: 0a 7796i bk10: 44a 7671i bk11: 44a 7598i bk12: 44a 7656i bk13: 40a 7643i bk14: 2a 7773i bk15: 0a 7788i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0486396

========= L2 cache stats =========
L2_cache_bank[0]: Access = 77, Miss = 47, Miss_rate = 0.610, Pending_hits = 6, Reservation_fails = 224
L2_cache_bank[1]: Access = 44, Miss = 44, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 61, Miss = 46, Miss_rate = 0.754, Pending_hits = 3, Reservation_fails = 109
L2_cache_bank[3]: Access = 47, Miss = 47, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 42, Miss = 42, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 46, Miss = 46, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 45, Miss = 42, Miss_rate = 0.933, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 46, Miss = 44, Miss_rate = 0.957, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 56, Miss = 48, Miss_rate = 0.857, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 45, Miss = 45, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 45, Miss = 45, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 42, Miss = 42, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 596
L2_total_cache_misses = 538
L2_total_cache_miss_rate = 0.9027
L2_total_cache_pending_hits = 9
L2_total_cache_reservation_fails = 333
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 523
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 108
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 16
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 10
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 22
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 225
L2_cache_data_port_util = 0.002
L2_cache_fill_port_util = 0.030

icnt_total_pkts_mem_to_simt=2846
icnt_total_pkts_simt_to_mem=622
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 10.7273
	minimum = 6
	maximum = 62
Network latency average = 9.96728
	minimum = 6
	maximum = 40
Slowest packet = 14
Flit latency average = 8.89273
	minimum = 6
	maximum = 36
Slowest flit = 1912
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00747767
	minimum = 0.00592818 (at node 9)
	maximum = 0.013042 (at node 15)
Accepted packet rate average = 0.00747767
	minimum = 0.00592818 (at node 9)
	maximum = 0.013042 (at node 15)
Injected flit rate average = 0.0217555
	minimum = 0.00592818 (at node 9)
	maximum = 0.0580962 (at node 15)
Accepted flit rate average= 0.0217555
	minimum = 0.00711382 (at node 19)
	maximum = 0.0447154 (at node 1)
Injected packet length average = 2.9094
Accepted packet length average = 2.9094
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 10.7273 (1 samples)
	minimum = 6 (1 samples)
	maximum = 62 (1 samples)
Network latency average = 9.96728 (1 samples)
	minimum = 6 (1 samples)
	maximum = 40 (1 samples)
Flit latency average = 8.89273 (1 samples)
	minimum = 6 (1 samples)
	maximum = 36 (1 samples)
Fragmentation average = 0 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0 (1 samples)
Injected packet rate average = 0.00747767 (1 samples)
	minimum = 0.00592818 (1 samples)
	maximum = 0.013042 (1 samples)
Accepted packet rate average = 0.00747767 (1 samples)
	minimum = 0.00592818 (1 samples)
	maximum = 0.013042 (1 samples)
Injected flit rate average = 0.0217555 (1 samples)
	minimum = 0.00592818 (1 samples)
	maximum = 0.0580962 (1 samples)
Accepted flit rate average = 0.0217555 (1 samples)
	minimum = 0.00711382 (1 samples)
	maximum = 0.0447154 (1 samples)
Injected packet size average = 2.9094 (1 samples)
Accepted packet size average = 2.9094 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 5 sec (5 sec)
gpgpu_simulation_rate = 183547 (inst/sec)
gpgpu_simulation_rate = 1180 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x405636 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,5904)
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,5904)
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,5904)
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,5904)
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,5904)
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,5904)
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,5904)
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,5904)
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,5904)
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,5904)
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,5904)
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,5904)
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,5904)
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,5904)
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,5904)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,5904)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,5904)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,5904)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,5904)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,5904)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,5904)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,5904)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,5904)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,5904)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,5904)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,5904)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,5904)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,5904)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,5904)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,5904)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,5904)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,5904)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,5904)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,5904)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,5904)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,5904)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,5904)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,5904)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,5904)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,5904)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,5904)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,5904)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,5904)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,5904)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,5904)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,5904)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,5904)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,5904)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,5904)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,5904)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,5904)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,5904)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,5904)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,5904)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,5904)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,5904)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,5904)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,5904)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,5904)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,5904)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,5904)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,5904)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,5904)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,5904)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,5904)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,5904)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,5904)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,5904)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,5904)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,5904)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,5904)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,5904)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,5904)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,5904)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,5904)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,5904)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,5904)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,5904)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,5904)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,5904)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,5904)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,5904)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,5904)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,5904)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,5904)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,5904)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,5904)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,5904)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,5904)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,5904)
GPGPU-Sim PTX: 1000000 instructions simulated : ctaid=(42,0,0) tid=(140,0,0)
GPGPU-Sim PTX: 1100000 instructions simulated : ctaid=(25,0,0) tid=(204,0,0)
GPGPU-Sim PTX: 1200000 instructions simulated : ctaid=(49,0,0) tid=(236,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (367,5904), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(368,5904)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (373,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (373,5904), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(374,5904)
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(374,5904)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (374,5904), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(375,5904)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (376,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (376,5904), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(377,5904)
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(377,5904)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (378,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (378,5904), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(379,5904)
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(379,5904)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (385,5904), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(386,5904)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (387,5904), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(388,5904)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (390,5904), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(391,5904)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (391,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (391,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (391,5904), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(392,5904)
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(392,5904)
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(392,5904)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (396,5904), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(397,5904)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (397,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (397,5904), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(398,5904)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(398,5904)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (398,5904), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(399,5904)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (400,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (400,5904), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(401,5904)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(401,5904)
GPGPU-Sim PTX: 1300000 instructions simulated : ctaid=(99,0,0) tid=(12,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (405,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (405,5904), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(406,5904)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(407,5904)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (407,5904), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(408,5904)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (411,5904), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(412,5904)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (413,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (413,5904), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(414,5904)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(414,5904)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (417,5904), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(418,5904)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (418,5904), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(419,5904)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (422,5904), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(423,5904)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (429,5904), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(430,5904)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (437,5904), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(438,5904)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (439,5904), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(440,5904)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (440,5904), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(441,5904)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (443,5904), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(444,5904)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (446,5904), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(447,5904)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (450,5904), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(451,5904)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (457,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (457,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (457,5904), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(458,5904)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(458,5904)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(459,5904)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (462,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (462,5904), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (462,5904), 3 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(463,5904)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (463,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (463,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (463,5904), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(464,5904)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(464,5904)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(464,5904)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (464,5904), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(465,5904)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(465,5904)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(465,5904)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (465,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (465,5904), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(466,5904)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(466,5904)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (467,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (467,5904), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(468,5904)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(469,5904)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (471,5904), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(472,5904)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (479,5904), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(480,5904)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (480,5904), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(481,5904)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (482,5904), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(483,5904)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (484,5904), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(485,5904)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (485,5904), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(486,5904)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (490,5904), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(491,5904)
GPGPU-Sim uArch: cycles simulated: 6404  inst.: 1279561 (ipc=723.6) sim_rate=213260 (inst/sec) elapsed = 0:0:00:06 / Sun Feb 28 21:31:37 2016
GPGPU-Sim uArch: Shader 1 finished CTA #3 (500,5904), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(501,5904)
GPGPU-Sim PTX: 1400000 instructions simulated : ctaid=(122,0,0) tid=(134,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (536,5904), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(537,5904)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (544,5904), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(545,5904)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (545,5904), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(546,5904)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (555,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (555,5904), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(556,5904)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(557,5904)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (560,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (560,5904), 4 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(561,5904)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(562,5904)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (572,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (572,5904), 4 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(573,5904)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (573,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (573,5904), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(574,5904)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(574,5904)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(575,5904)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (575,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (575,5904), 4 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(576,5904)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (576,5904), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(577,5904)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(577,5904)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (578,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (578,5904), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(579,5904)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(580,5904)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (584,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (584,5904), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (584,5904), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(585,5904)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(585,5904)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (585,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (585,5904), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(586,5904)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(586,5904)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(587,5904)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (588,5904), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(589,5904)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (589,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (589,5904), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(590,5904)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (590,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (590,5904), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (590,5904), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(591,5904)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(591,5904)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(591,5904)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(592,5904)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (595,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (595,5904), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(596,5904)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(597,5904)
GPGPU-Sim PTX: 1500000 instructions simulated : ctaid=(142,0,0) tid=(121,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (712,5904), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(713,5904)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (714,5904), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(715,5904)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (724,5904), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(725,5904)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (726,5904), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(727,5904)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (732,5904), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(733,5904)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (772,5904), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(773,5904)
GPGPU-Sim PTX: 1600000 instructions simulated : ctaid=(116,0,0) tid=(198,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (779,5904), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(780,5904)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (782,5904), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(783,5904)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (783,5904), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(784,5904)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (791,5904), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(792,5904)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (794,5904), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(795,5904)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (798,5904), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(799,5904)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (799,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (799,5904), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(800,5904)
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(800,5904)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (803,5904), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(804,5904)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (805,5904), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(806,5904)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (814,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (814,5904), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(815,5904)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(816,5904)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (822,5904), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(823,5904)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (823,5904), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(824,5904)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (830,5904), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(831,5904)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (831,5904), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(832,5904)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (836,5904), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(837,5904)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (837,5904), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(838,5904)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (839,5904), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(840,5904)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (844,5904), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(845,5904)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (848,5904), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(849,5904)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (853,5904), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(854,5904)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (856,5904), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(857,5904)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (857,5904), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(858,5904)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (862,5904), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(863,5904)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (866,5904), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(867,5904)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (877,5904), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(878,5904)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (878,5904), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(879,5904)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (880,5904), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(881,5904)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (887,5904), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(888,5904)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (889,5904), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(890,5904)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (893,5904), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(894,5904)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (894,5904), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(895,5904)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (899,5904), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(900,5904)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (900,5904), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(901,5904)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (903,5904), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(904,5904)
GPGPU-Sim PTX: 1700000 instructions simulated : ctaid=(192,0,0) tid=(96,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (908,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (908,5904), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(909,5904)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(910,5904)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (910,5904), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(911,5904)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (917,5904), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(918,5904)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (918,5904), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(919,5904)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (919,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (919,5904), 4 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(920,5904)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(921,5904)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (926,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (926,5904), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (926,5904), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(927,5904)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(927,5904)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(928,5904)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (932,5904), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(933,5904)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (939,5904), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(940,5904)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (941,5904), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(942,5904)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (945,5904), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(946,5904)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (949,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (949,5904), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(950,5904)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(951,5904)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (954,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (954,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (954,5904), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(955,5904)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(955,5904)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(956,5904)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (959,5904), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(960,5904)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (966,5904), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(967,5904)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (984,5904), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(985,5904)
GPGPU-Sim uArch: cycles simulated: 6904  inst.: 1647256 (ipc=729.5) sim_rate=235322 (inst/sec) elapsed = 0:0:00:07 / Sun Feb 28 21:31:38 2016
GPGPU-Sim uArch: Shader 6 finished CTA #4 (1008,5904), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(1009,5904)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (1014,5904), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(1015,5904)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (1016,5904), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(1017,5904)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (1020,5904), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(1021,5904)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (1021,5904), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(1022,5904)
GPGPU-Sim PTX: 1800000 instructions simulated : ctaid=(198,0,0) tid=(205,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (1031,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (1031,5904), 4 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(1032,5904)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(1033,5904)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (1033,5904), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(1034,5904)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (1048,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (1048,5904), 4 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(1049,5904)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(1050,5904)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (1050,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (1050,5904), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(1051,5904)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (1051,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (1051,5904), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(1052,5904)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(1052,5904)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (1052,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (1052,5904), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(1053,5904)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(1053,5904)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1054,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (1059,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (1059,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (1059,5904), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (1060,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (1070,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1076,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1102,5904), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1102,5904), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1125,5904), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1135,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1139,5904), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1141,5904), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1144,5904), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (1161,5904), 5 CTAs running
GPGPU-Sim PTX: 1900000 instructions simulated : ctaid=(245,0,0) tid=(110,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1163,5904), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1166,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (1168,5904), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (1179,5904), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1182,5904), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1182,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1183,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1184,5904), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1192,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1194,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1195,5904), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1198,5904), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (1200,5904), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (1201,5904), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1213,5904), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1215,5904), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1218,5904), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (1225,5904), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1225,5904), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (1227,5904), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1227,5904), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1237,5904), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (1242,5904), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (1244,5904), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1257,5904), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (1260,5904), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (1262,5904), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (1264,5904), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (1265,5904), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #4 (1268,5904), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (1268,5904), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (1273,5904), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (1279,5904), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (1285,5904), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (1288,5904), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (1295,5904), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (1296,5904), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (1296,5904), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1301,5904), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (1301,5904), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (1303,5904), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (1303,5904), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (1304,5904), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (1307,5904), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (1307,5904), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (1313,5904), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (1316,5904), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (1318,5904), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (1323,5904), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (1325,5904), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (1325,5904), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (1326,5904), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (1328,5904), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #5 (1343,5904), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (1348,5904), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #4 (1351,5904), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #4 (1360,5904), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #4 (1367,5904), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #4 (1381,5904), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (1395,5904), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (1396,5904), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (1408,5904), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (1409,5904), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #5 (1417,5904), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #5 (1421,5904), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #5 (1421,5904), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 7404  inst.: 1835108 (ipc=611.6) sim_rate=229388 (inst/sec) elapsed = 0:0:00:08 / Sun Feb 28 21:31:39 2016
GPGPU-Sim uArch: Shader 0 finished CTA #0 (2982,5904), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (3843,5904), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #2 (4288,5904), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (4413,5904), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #3 (4856,5904), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (5134,5904), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #5 (5427,5904), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #5 (5869,5904), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 2 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 0.
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 2 
gpu_sim_cycle = 5870
gpu_sim_insn = 919016
gpu_ipc =     156.5615
gpu_tot_sim_cycle = 11774
gpu_tot_sim_insn = 1836752
gpu_tot_ipc =     156.0007
gpu_tot_issued_cta = 512
gpu_stall_dramfull = 282
gpu_stall_icnt2sh    = 624
gpu_total_sim_rate=229594

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 37825
	L1I_total_cache_misses = 973
	L1I_total_cache_miss_rate = 0.0257
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6669
L1D_cache:
	L1D_cache_core[0]: Access = 388, Miss = 125, Miss_rate = 0.322, Pending_hits = 198, Reservation_fails = 0
	L1D_cache_core[1]: Access = 332, Miss = 100, Miss_rate = 0.301, Pending_hits = 192, Reservation_fails = 0
	L1D_cache_core[2]: Access = 318, Miss = 95, Miss_rate = 0.299, Pending_hits = 198, Reservation_fails = 0
	L1D_cache_core[3]: Access = 280, Miss = 68, Miss_rate = 0.243, Pending_hits = 204, Reservation_fails = 0
	L1D_cache_core[4]: Access = 288, Miss = 70, Miss_rate = 0.243, Pending_hits = 210, Reservation_fails = 0
	L1D_cache_core[5]: Access = 380, Miss = 126, Miss_rate = 0.332, Pending_hits = 198, Reservation_fails = 0
	L1D_cache_core[6]: Access = 380, Miss = 123, Miss_rate = 0.324, Pending_hits = 198, Reservation_fails = 0
	L1D_cache_core[7]: Access = 280, Miss = 70, Miss_rate = 0.250, Pending_hits = 210, Reservation_fails = 0
	L1D_cache_core[8]: Access = 264, Miss = 64, Miss_rate = 0.242, Pending_hits = 192, Reservation_fails = 0
	L1D_cache_core[9]: Access = 264, Miss = 66, Miss_rate = 0.250, Pending_hits = 198, Reservation_fails = 0
	L1D_cache_core[10]: Access = 302, Miss = 83, Miss_rate = 0.275, Pending_hits = 186, Reservation_fails = 0
	L1D_cache_core[11]: Access = 288, Miss = 68, Miss_rate = 0.236, Pending_hits = 204, Reservation_fails = 0
	L1D_cache_core[12]: Access = 280, Miss = 70, Miss_rate = 0.250, Pending_hits = 210, Reservation_fails = 0
	L1D_cache_core[13]: Access = 280, Miss = 70, Miss_rate = 0.250, Pending_hits = 210, Reservation_fails = 0
	L1D_cache_core[14]: Access = 272, Miss = 66, Miss_rate = 0.243, Pending_hits = 198, Reservation_fails = 0
	L1D_total_cache_accesses = 4596
	L1D_total_cache_misses = 1264
	L1D_total_cache_miss_rate = 0.2750
	L1D_total_cache_pending_hits = 3006
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.004
	L1D_cache_fill_port_util = 0.014
L1C_cache:
	L1C_total_cache_accesses = 8331
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0576
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3157
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 311
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 3006
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1093
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 7851
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3157
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 15
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 171
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 36852
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 973
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6669
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
75, 75, 189, 75, 75, 75, 75, 75, 105, 105, 105, 105, 105, 105, 105, 105, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 90, 370, 60, 60, 60, 60, 60, 60, 60, 
gpgpu_n_tot_thrd_icount = 2024544
gpgpu_n_tot_w_icount = 63267
gpgpu_n_stall_shd_mem = 3157
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 1093
gpgpu_n_mem_write_global = 186
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 131386
gpgpu_n_store_insn = 186
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 262283
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3157
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3157
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 0
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:8053	W0_Idle:38331	W0_Scoreboard:47601	W1:1827	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:61440
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 8744 {8:1093,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 7440 {40:186,}
traffic_breakdown_coretomem[INST_ACC_R] = 336 {8:42,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 148648 {136:1093,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1488 {8:186,}
traffic_breakdown_memtocore[INST_ACC_R] = 5712 {136:42,}
maxmrqlatency = 46 
maxdqlatency = 0 
maxmflatency = 321 
averagemflatency = 208 
max_icnt2mem_latency = 36 
max_icnt2sh_latency = 11773 
mrq_lat_table:517 	41 	62 	59 	19 	5 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	687 	607 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	1325 	8 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	724 	344 	38 	2 	0 	0 	0 	2 	9 	38 	137 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	18 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         1         0        20        22         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         2         0         0        20         0         0         0         0         0 
dram[2]:         0         0         0         0         0         1         0         0         0         2         0         0        22        22         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0        20         0         0        20         0         0 
dram[4]:         0         0         0         0         0         0         0         0         1         0        22        22         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0        22         0         0         0         1         0 
maximum service time to same row:
dram[0]:      1559      3572      5885      3991         0         0         0      4312      2345      3601      2121      3141      1729      1741      1687      3304 
dram[1]:      1176         0         0         0      4194      3022         0      2706       904         0      1692       904      1774      1749      2338      3946 
dram[2]:         0      4838      4001      3069         0      2577         0      5116         0      4281       935       907      1738      2028      2147      3860 
dram[3]:      1316      3229      2296      5079         0      4679      2554      3174      4435      4213       944       904      1807      1799      2366      2469 
dram[4]:      3422      3872         0         0         0      5478      2804         0      4500      2775      1250      2561      1746      1754      3138      2440 
dram[5]:      1390      2397      2166      1504      2704      1391      3638      1429      3449      3504       913       916      1754      1785      5550      2076 
average row accesses per activate:
dram[0]:  1.000000  2.000000  4.000000  2.000000      -nan      -nan      -nan  2.000000  1.500000  4.000000 11.000000 12.000000 23.000000 22.000000  3.000000  2.000000 
dram[1]:  2.000000      -nan      -nan      -nan  2.000000  2.000000      -nan  1.333333  1.000000      -nan 11.000000 22.000000 25.000000 23.000000  1.000000  5.000000 
dram[2]:      -nan  2.000000  2.000000  4.000000      -nan  1.500000      -nan  2.000000      -nan  3.666667 20.000000 22.000000 11.500000  8.000000  1.000000  1.000000 
dram[3]:  1.000000  2.000000  4.000000  4.000000      -nan  2.000000  2.000000  4.000000  2.000000  1.000000 10.500000 22.000000 23.000000  7.333333  4.000000  5.000000 
dram[4]:  2.000000  2.000000      -nan      -nan      -nan  4.000000  4.000000      -nan  1.500000  2.000000  6.500000 13.000000 22.000000 23.000000  8.000000  3.000000 
dram[5]:  1.000000  6.000000  2.000000  1.000000  4.000000  1.000000  2.000000  1.000000  2.000000  2.000000 11.500000 22.000000 22.000000 21.000000  1.333333  4.000000 
average row locality = 703/105 = 6.695238
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         4         1         2         1         0         0         0         1         2         2        21        23        23        22         3         2 
dram[1]:         2         0         0         0         1         1         0         3         1         0        21        22        25        23         1         5 
dram[2]:         0         1         1         2         0         2         0         1         0         6        20        22        23        23         1         1 
dram[3]:         1         1         2         2         0         1         1         2         1         1        21        22        23        22         4         5 
dram[4]:         1         1         0         0         0         2         2         0         2         1        25        24        22        23         8         3 
dram[5]:         1         3         1         1         2         1         1         1         1         1        23        22        22        21         4         4 
total reads: 647
min_bank_accesses = 0!
chip skew: 114/103 = 1.11
number of total write accesses:
dram[0]:         0         1         2         1         0         0         0         1         1         2         1         1         0         0         0         0 
dram[1]:         0         0         0         0         1         1         0         1         0         0         1         0         0         0         0         0 
dram[2]:         0         1         1         2         0         1         0         1         0         5         0         0         0         1         0         0 
dram[3]:         0         1         2         2         0         1         1         2         1         0         0         0         0         0         0         0 
dram[4]:         1         1         0         0         0         2         2         0         1         1         1         2         0         0         0         0 
dram[5]:         0         3         1         0         2         0         1         0         1         1         0         0         0         0         0         0 
total reads: 56
min_bank_accesses = 0!
chip skew: 12/4 = 3.00
average mf latency per bank:
dram[0]:       1051       126       160       128    none      none      none         126       176       124       401       425       446       411       262       263
dram[1]:          0    none      none      none         126       126    none         201       268    none         412       428       401       432       268       373
dram[2]:     none         125       126       160    none         176    none         125    none         152       402       437       421       413       411       268
dram[3]:        268       125       124       160    none         197       125       124       125       268       435       463       444       399       261       260
dram[4]:        126       197    none      none      none         160       124    none         182       131       695       369       409       418       296       309
dram[5]:        270       147       126       269       124       272       125       268       126       126       426       419       432       417       305       260
maximum mf latency per bank:
dram[0]:        282       252       251       256         0         0         0       252       268       251       294       283       321       301       268       268
dram[1]:          0         0         0         0       252       252         0       277       268         0       290       284       274       292       268       268
dram[2]:          0       251       252       252         0       268         0       251         0       277       277       282       313       288       268       268
dram[3]:        268       251       252       252         0       251       251       252       251       268       289       287       282       280       268       268
dram[4]:        252       252         0         0         0       252       251         0       274       262       281       285       317       319       268       268
dram[5]:        270       252       252       269       252       272       251       268       252       252       291       280       318       299       277       268

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15540 n_nop=15291 n_act=19 n_pre=6 n_req=117 n_rd=214 n_write=10 bw_util=0.02883
n_activity=1522 dram_eff=0.2943
bk0: 8a 15435i bk1: 2a 15512i bk2: 4a 15501i bk3: 2a 15515i bk4: 0a 15539i bk5: 0a 15543i bk6: 0a 15547i bk7: 2a 15524i bk8: 4a 15494i bk9: 4a 15504i bk10: 42a 15389i bk11: 46a 15334i bk12: 46a 15383i bk13: 44a 15366i bk14: 6a 15512i bk15: 4a 15515i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0232304
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15540 n_nop=15309 n_act=14 n_pre=3 n_req=109 n_rd=210 n_write=4 bw_util=0.02754
n_activity=1310 dram_eff=0.3267
bk0: 4a 15516i bk1: 0a 15538i bk2: 0a 15539i bk3: 0a 15540i bk4: 2a 15518i bk5: 2a 15516i bk6: 0a 15542i bk7: 6a 15464i bk8: 2a 15524i bk9: 0a 15540i bk10: 42a 15396i bk11: 44a 15358i bk12: 50a 15406i bk13: 46a 15343i bk14: 2a 15521i bk15: 10a 15505i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=2 avg=0.0157658
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15540 n_nop=15298 n_act=18 n_pre=6 n_req=115 n_rd=206 n_write=12 bw_util=0.02806
n_activity=1535 dram_eff=0.284
bk0: 0a 15539i bk1: 2a 15518i bk2: 2a 15516i bk3: 4a 15501i bk4: 0a 15539i bk5: 4a 15489i bk6: 0a 15541i bk7: 2a 15521i bk8: 0a 15542i bk9: 12a 15412i bk10: 40a 15417i bk11: 44a 15364i bk12: 46a 15383i bk13: 46a 15314i bk14: 2a 15520i bk15: 2a 15521i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0173102
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15540 n_nop=15291 n_act=18 n_pre=3 n_req=119 n_rd=218 n_write=10 bw_util=0.02934
n_activity=1509 dram_eff=0.3022
bk0: 2a 15520i bk1: 2a 15516i bk2: 4a 15503i bk3: 4a 15501i bk4: 0a 15539i bk5: 2a 15520i bk6: 2a 15519i bk7: 4a 15506i bk8: 2a 15520i bk9: 2a 15525i bk10: 42a 15398i bk11: 44a 15363i bk12: 46a 15420i bk13: 44a 15338i bk14: 8a 15505i bk15: 10a 15503i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0175676
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents
MSHR: tag=0x80240280, atomic=0 1 entries : 0x7f1984505ec0 :  mf: uid= 60634, sid00:w40, part=4, addr=0x802402e0, load , size=32, unknown  status = IN_PARTITION_DRAM (11771), 

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15540 n_nop=15279 n_act=17 n_pre=5 n_req=125 n_rd=228 n_write=11 bw_util=0.03076
n_activity=1456 dram_eff=0.3283
bk0: 2a 15511i bk1: 2a 15514i bk2: 0a 15537i bk3: 0a 15537i bk4: 0a 15540i bk5: 4a 15506i bk6: 4a 15507i bk7: 0a 15545i bk8: 4a 15481i bk9: 2a 15508i bk10: 50a 15334i bk11: 48a 15311i bk12: 44a 15403i bk13: 46a 15337i bk14: 16a 15481i bk15: 6a 15511i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0317889
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=15540 n_nop=15291 n_act=19 n_pre=3 n_req=118 n_rd=218 n_write=9 bw_util=0.02921
n_activity=1418 dram_eff=0.3202
bk0: 2a 15519i bk1: 6a 15485i bk2: 2a 15515i bk3: 2a 15522i bk4: 4a 15500i bk5: 2a 15518i bk6: 2a 15519i bk7: 2a 15525i bk8: 2a 15519i bk9: 2a 15521i bk10: 46a 15390i bk11: 44a 15345i bk12: 44a 15405i bk13: 42a 15389i bk14: 8a 15460i bk15: 8a 15505i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.027027

========= L2 cache stats =========
L2_cache_bank[0]: Access = 137, Miss = 55, Miss_rate = 0.401, Pending_hits = 6, Reservation_fails = 224
L2_cache_bank[1]: Access = 100, Miss = 52, Miss_rate = 0.520, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 117, Miss = 51, Miss_rate = 0.436, Pending_hits = 3, Reservation_fails = 109
L2_cache_bank[3]: Access = 107, Miss = 54, Miss_rate = 0.505, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 88, Miss = 45, Miss_rate = 0.511, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 111, Miss = 58, Miss_rate = 0.523, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 105, Miss = 53, Miss_rate = 0.505, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 106, Miss = 56, Miss_rate = 0.528, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 162, Miss = 60, Miss_rate = 0.370, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 101, Miss = 54, Miss_rate = 0.535, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 104, Miss = 55, Miss_rate = 0.529, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 98, Miss = 54, Miss_rate = 0.551, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 1336
L2_total_cache_misses = 647
L2_total_cache_miss_rate = 0.4843
L2_total_cache_pending_hits = 9
L2_total_cache_reservation_fails = 333
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 507
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 586
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 108
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 130
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 56
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 32
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 225
L2_cache_data_port_util = 0.016
L2_cache_fill_port_util = 0.018

icnt_total_pkts_mem_to_simt=5906
icnt_total_pkts_simt_to_mem=1522
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.93378
	minimum = 6
	maximum = 32
Network latency average = 8.47095
	minimum = 6
	maximum = 27
Slowest packet = 1412
Flit latency average = 7.29571
	minimum = 6
	maximum = 23
Slowest flit = 4118
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00933813
	minimum = 0.00511073 (at node 8)
	maximum = 0.0180579 (at node 23)
Accepted packet rate average = 0.00933813
	minimum = 0.00511073 (at node 8)
	maximum = 0.0180579 (at node 23)
Injected flit rate average = 0.0249858
	minimum = 0.00511073 (at node 8)
	maximum = 0.0521295 (at node 23)
Accepted flit rate average= 0.0249858
	minimum = 0.00834753 (at node 19)
	maximum = 0.0541738 (at node 5)
Injected packet length average = 2.67568
Accepted packet length average = 2.67568
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 9.83057 (2 samples)
	minimum = 6 (2 samples)
	maximum = 47 (2 samples)
Network latency average = 9.21911 (2 samples)
	minimum = 6 (2 samples)
	maximum = 33.5 (2 samples)
Flit latency average = 8.09422 (2 samples)
	minimum = 6 (2 samples)
	maximum = 29.5 (2 samples)
Fragmentation average = 0 (2 samples)
	minimum = 0 (2 samples)
	maximum = 0 (2 samples)
Injected packet rate average = 0.0084079 (2 samples)
	minimum = 0.00551946 (2 samples)
	maximum = 0.01555 (2 samples)
Accepted packet rate average = 0.0084079 (2 samples)
	minimum = 0.00551946 (2 samples)
	maximum = 0.01555 (2 samples)
Injected flit rate average = 0.0233706 (2 samples)
	minimum = 0.00551946 (2 samples)
	maximum = 0.0551128 (2 samples)
Accepted flit rate average = 0.0233706 (2 samples)
	minimum = 0.00773068 (2 samples)
	maximum = 0.0494446 (2 samples)
Injected packet size average = 2.77961 (2 samples)
Accepted packet size average = 2.77961 (2 samples)
Hops average = 1 (2 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 8 sec (8 sec)
gpgpu_simulation_rate = 229594 (inst/sec)
gpgpu_simulation_rate = 1471 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x405636 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,11774)
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,11774)
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,11774)
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,11774)
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,11774)
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,11774)
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,11774)
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,11774)
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,11774)
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,11774)
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,11774)
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,11774)
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,11774)
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,11774)
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,11774)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,11774)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,11774)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,11774)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,11774)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,11774)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,11774)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,11774)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,11774)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,11774)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,11774)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,11774)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,11774)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,11774)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,11774)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,11774)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,11774)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,11774)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,11774)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,11774)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,11774)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,11774)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,11774)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,11774)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,11774)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,11774)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,11774)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,11774)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,11774)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,11774)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,11774)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,11774)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,11774)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,11774)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,11774)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,11774)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,11774)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,11774)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,11774)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,11774)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,11774)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,11774)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,11774)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,11774)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,11774)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,11774)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,11774)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,11774)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,11774)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,11774)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,11774)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,11774)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,11774)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,11774)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,11774)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,11774)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,11774)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,11774)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,11774)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,11774)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,11774)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,11774)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,11774)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,11774)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,11774)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,11774)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,11774)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,11774)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,11774)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,11774)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,11774)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,11774)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,11774)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,11774)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,11774)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,11774)
GPGPU-Sim PTX: 2000000 instructions simulated : ctaid=(83,0,0) tid=(28,0,0)
GPGPU-Sim PTX: 2100000 instructions simulated : ctaid=(63,0,0) tid=(28,0,0)
GPGPU-Sim PTX: 2200000 instructions simulated : ctaid=(48,0,0) tid=(252,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (373,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (373,11774), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(374,11774)
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(374,11774)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (376,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (376,11774), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(377,11774)
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(377,11774)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (377,11774), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(378,11774)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (378,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (378,11774), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(379,11774)
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(379,11774)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (387,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (387,11774), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(388,11774)
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(388,11774)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (390,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (390,11774), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(391,11774)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(391,11774)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (391,11774), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(392,11774)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (392,11774), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(393,11774)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (395,11774), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(396,11774)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (397,11774), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(398,11774)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (400,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (400,11774), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(401,11774)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(401,11774)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (410,11774), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(411,11774)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (411,11774), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(412,11774)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (413,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (413,11774), 4 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(414,11774)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(415,11774)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (415,11774), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(416,11774)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (417,11774), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(418,11774)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (423,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (423,11774), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(424,11774)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(424,11774)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (424,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (424,11774), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(425,11774)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(425,11774)
GPGPU-Sim PTX: 2300000 instructions simulated : ctaid=(109,0,0) tid=(91,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (428,11774), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(429,11774)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (429,11774), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(430,11774)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (433,11774), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(434,11774)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (437,11774), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(438,11774)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (442,11774), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(443,11774)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (443,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (443,11774), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(444,11774)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(444,11774)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (449,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (449,11774), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (449,11774), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(450,11774)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(450,11774)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (450,11774), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(451,11774)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(451,11774)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (453,11774), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(454,11774)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (455,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (455,11774), 4 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(456,11774)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(457,11774)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (457,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (457,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (457,11774), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(458,11774)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(458,11774)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(458,11774)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (465,11774), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(466,11774)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (466,11774), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(467,11774)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (471,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (471,11774), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(472,11774)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(472,11774)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (472,11774), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(473,11774)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (474,11774), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(475,11774)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (475,11774), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(476,11774)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (484,11774), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(485,11774)
GPGPU-Sim uArch: cycles simulated: 12274  inst.: 2197008 (ipc=720.5) sim_rate=244112 (inst/sec) elapsed = 0:0:00:09 / Sun Feb 28 21:31:40 2016
GPGPU-Sim uArch: Shader 6 finished CTA #4 (529,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (529,11774), 4 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(530,11774)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(531,11774)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (535,11774), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(536,11774)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (539,11774), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(540,11774)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (541,11774), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(542,11774)
GPGPU-Sim PTX: 2400000 instructions simulated : ctaid=(118,0,0) tid=(21,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (560,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (560,11774), 4 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(561,11774)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (561,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (561,11774), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(562,11774)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(562,11774)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(563,11774)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (569,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (569,11774), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(570,11774)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(570,11774)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (571,11774), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(572,11774)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (572,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (572,11774), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(573,11774)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(573,11774)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (573,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (573,11774), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(574,11774)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (574,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (574,11774), 4 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(575,11774)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(575,11774)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(576,11774)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (576,11774), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(577,11774)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (577,11774), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(578,11774)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (591,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (591,11774), 4 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(592,11774)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(593,11774)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (593,11774), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(594,11774)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (596,11774), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(597,11774)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (615,11774), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(616,11774)
GPGPU-Sim PTX: 2500000 instructions simulated : ctaid=(119,0,0) tid=(226,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (702,11774), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(703,11774)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (726,11774), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(727,11774)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (742,11774), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(743,11774)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (743,11774), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(744,11774)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (744,11774), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(745,11774)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (758,11774), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(759,11774)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (759,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (759,11774), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(760,11774)
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(760,11774)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (766,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (766,11774), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(767,11774)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(767,11774)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (771,11774), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(772,11774)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (780,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (780,11774), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(781,11774)
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(781,11774)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (785,11774), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(786,11774)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (791,11774), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(792,11774)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (792,11774), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(793,11774)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (800,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (800,11774), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(801,11774)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(801,11774)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (804,11774), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(805,11774)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (812,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (812,11774), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(813,11774)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(813,11774)
GPGPU-Sim PTX: 2600000 instructions simulated : ctaid=(143,0,0) tid=(23,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (817,11774), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(818,11774)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (823,11774), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(824,11774)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (831,11774), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(832,11774)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (838,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (838,11774), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(839,11774)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(839,11774)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (844,11774), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(845,11774)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (849,11774), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(850,11774)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (850,11774), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(851,11774)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (860,11774), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(861,11774)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (861,11774), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(862,11774)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (869,11774), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(870,11774)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (870,11774), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(871,11774)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (872,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (872,11774), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(873,11774)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(873,11774)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (882,11774), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(883,11774)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (885,11774), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(886,11774)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (886,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (886,11774), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (886,11774), 3 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(887,11774)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(888,11774)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(889,11774)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (890,11774), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(891,11774)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (894,11774), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(895,11774)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (895,11774), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(896,11774)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (902,11774), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(903,11774)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (913,11774), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(914,11774)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (916,11774), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(917,11774)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (918,11774), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(919,11774)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (927,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (927,11774), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(928,11774)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(929,11774)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (930,11774), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(931,11774)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (932,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (932,11774), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(933,11774)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(933,11774)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (936,11774), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(937,11774)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (942,11774), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(943,11774)
GPGPU-Sim PTX: 2700000 instructions simulated : ctaid=(191,0,0) tid=(194,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (951,11774), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(952,11774)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (956,11774), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(957,11774)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (957,11774), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(958,11774)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (959,11774), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(960,11774)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (975,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (975,11774), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(976,11774)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(976,11774)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (976,11774), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(977,11774)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (978,11774), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(979,11774)
GPGPU-Sim uArch: cycles simulated: 12774  inst.: 2550967 (ipc=714.2) sim_rate=255096 (inst/sec) elapsed = 0:0:00:10 / Sun Feb 28 21:31:41 2016
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1009,11774), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1010,11774)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (1017,11774), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(1018,11774)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (1020,11774), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(1021,11774)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (1027,11774), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(1028,11774)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1030,11774), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(1031,11774)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (1036,11774), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(1037,11774)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (1039,11774), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(1040,11774)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (1043,11774), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(1044,11774)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (1050,11774), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(1051,11774)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (1055,11774), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(1056,11774)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (1059,11774), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(1060,11774)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1066,11774), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1067,11774)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1074,11774), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(1075,11774)
GPGPU-Sim PTX: 2800000 instructions simulated : ctaid=(212,0,0) tid=(121,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (1080,11774), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(1081,11774)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1085,11774), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1086,11774)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (1122,11774), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(1123,11774)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1123,11774), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(1124,11774)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (1126,11774), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(1127,11774)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1129,11774), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(1130,11774)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (1133,11774), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(1134,11774)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (1136,11774), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(1137,11774)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (1140,11774), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(1141,11774)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1142,11774), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1143,11774)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1157,11774), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(1158,11774)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (1175,11774), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(1176,11774)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1176,11774), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1177,11774)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (1177,11774), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(1178,11774)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1180,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1199,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (1204,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (1204,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (1215,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1219,11774), 4 CTAs running
GPGPU-Sim PTX: 2900000 instructions simulated : ctaid=(197,0,0) tid=(151,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (1222,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (1222,11774), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1224,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (1226,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (1228,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1242,11774), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (1243,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (1251,11774), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (1252,11774), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (1252,11774), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (1253,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (1257,11774), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1259,11774), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1263,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (1285,11774), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1285,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (1285,11774), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (1292,11774), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (1295,11774), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (1299,11774), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (1301,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (1302,11774), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (1307,11774), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1310,11774), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (1317,11774), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (1318,11774), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (1319,11774), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (1326,11774), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (1341,11774), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (1349,11774), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (1353,11774), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (1385,11774), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (1393,11774), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (1395,11774), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1395,11774), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (1402,11774), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (1418,11774), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1432,11774), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1437,11774), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1473,11774), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1479,11774), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 13774  inst.: 2754310 (ipc=458.8) sim_rate=250391 (inst/sec) elapsed = 0:0:00:11 / Sun Feb 28 21:31:42 2016
GPGPU-Sim uArch: Shader 7 finished CTA #4 (2638,11774), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (2653,11774), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (2697,11774), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (3089,11774), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (3201,11774), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (3269,11774), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (3308,11774), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (3447,11774), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (3550,11774), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (3628,11774), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (3634,11774), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (3773,11774), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #5 (3848,11774), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #2 (3928,11774), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (3963,11774), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (4102,11774), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (4157,11774), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (4338,11774), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (4407,11774), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (4413,11774), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (4552,11774), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (4602,11774), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (4626,11774), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (4687,11774), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (4722,11774), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (4748,11774), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (4765,11774), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (4770,11774), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #4 (4981,11774), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #4 (5088,11774), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (5195,11774), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #4 (5309,11774), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #4 (5453,11774), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 11 finished CTA #1 (5587,11774), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (5648,11774), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #5 (5863,11774), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #5 (5897,11774), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (5947,11774), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (6017,11774), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #1 (6147,11774), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (6165,11774), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 11 finished CTA #2 (6378,11774), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #4 (6627,11774), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 3 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 1.
GPGPU-Sim: synchronize waiting for inactive GPU simulation
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 3 
gpu_sim_cycle = 6628
gpu_sim_insn = 926846
gpu_ipc =     139.8380
gpu_tot_sim_cycle = 18402
gpu_tot_sim_insn = 2763598
gpu_tot_ipc =     150.1792
gpu_tot_issued_cta = 768
gpu_stall_dramfull = 282
gpu_stall_icnt2sh    = 888
gpu_total_sim_rate=230299

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 61297
	L1I_total_cache_misses = 998
	L1I_total_cache_miss_rate = 0.0163
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6669
L1D_cache:
	L1D_cache_core[0]: Access = 654, Miss = 224, Miss_rate = 0.343, Pending_hits = 294, Reservation_fails = 0
	L1D_cache_core[1]: Access = 608, Miss = 197, Miss_rate = 0.324, Pending_hits = 294, Reservation_fails = 0
	L1D_cache_core[2]: Access = 630, Miss = 215, Miss_rate = 0.341, Pending_hits = 282, Reservation_fails = 0
	L1D_cache_core[3]: Access = 760, Miss = 279, Miss_rate = 0.367, Pending_hits = 300, Reservation_fails = 0
	L1D_cache_core[4]: Access = 548, Miss = 161, Miss_rate = 0.294, Pending_hits = 294, Reservation_fails = 0
	L1D_cache_core[5]: Access = 750, Miss = 279, Miss_rate = 0.372, Pending_hits = 294, Reservation_fails = 0
	L1D_cache_core[6]: Access = 732, Miss = 268, Miss_rate = 0.366, Pending_hits = 291, Reservation_fails = 0
	L1D_cache_core[7]: Access = 630, Miss = 220, Miss_rate = 0.349, Pending_hits = 294, Reservation_fails = 0
	L1D_cache_core[8]: Access = 640, Miss = 217, Miss_rate = 0.339, Pending_hits = 288, Reservation_fails = 0
	L1D_cache_core[9]: Access = 602, Miss = 198, Miss_rate = 0.329, Pending_hits = 294, Reservation_fails = 0
	L1D_cache_core[10]: Access = 522, Miss = 155, Miss_rate = 0.297, Pending_hits = 288, Reservation_fails = 0
	L1D_cache_core[11]: Access = 634, Miss = 208, Miss_rate = 0.328, Pending_hits = 306, Reservation_fails = 0
	L1D_cache_core[12]: Access = 554, Miss = 165, Miss_rate = 0.298, Pending_hits = 306, Reservation_fails = 0
	L1D_cache_core[13]: Access = 548, Miss = 168, Miss_rate = 0.307, Pending_hits = 312, Reservation_fails = 0
	L1D_cache_core[14]: Access = 484, Miss = 129, Miss_rate = 0.267, Pending_hits = 276, Reservation_fails = 0
	L1D_total_cache_accesses = 9296
	L1D_total_cache_misses = 3083
	L1D_total_cache_miss_rate = 0.3316
	L1D_total_cache_pending_hits = 4413
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.011
	L1D_cache_fill_port_util = 0.013
L1C_cache:
	L1C_total_cache_accesses = 13151
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0365
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3157
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1681
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4413
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2035
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 12671
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3157
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 119
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1048
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 60299
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 998
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6669
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
120, 120, 234, 120, 120, 120, 120, 120, 150, 150, 150, 150, 150, 150, 150, 150, 135, 135, 135, 135, 249, 135, 135, 135, 135, 135, 135, 135, 135, 135, 135, 135, 135, 135, 135, 135, 361, 135, 135, 135, 400, 90, 232, 90, 90, 90, 90, 90, 
gpgpu_n_tot_thrd_icount = 3313920
gpgpu_n_tot_w_icount = 103560
gpgpu_n_stall_shd_mem = 3191
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 2035
gpgpu_n_mem_write_global = 1167
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 198604
gpgpu_n_store_insn = 1176
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 394095
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3157
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3157
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 34
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:8949	W0_Idle:76215	W0_Scoreboard:130582	W1:11189	W2:211	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:92160
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 16280 {8:2035,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 46680 {40:1167,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 276760 {136:2035,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 9336 {8:1167,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmrqlatency = 46 
maxdqlatency = 0 
maxmflatency = 321 
averagemflatency = 190 
max_icnt2mem_latency = 36 
max_icnt2sh_latency = 18401 
mrq_lat_table:1231 	49 	85 	115 	49 	6 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	2229 	988 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	3257 	17 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	1478 	532 	38 	2 	0 	0 	0 	2 	9 	38 	944 	174 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	32 	4 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         2         4         4         0         0         1         2         1         4        20        22         0         0         0         2 
dram[1]:         2         0         1         0         0         0         0        13         3         0        20        22        25        23         0         6 
dram[2]:         1         0         2         4         1         2         0         2         0         8        20        22        22        22         0         0 
dram[3]:         6         0         4         4         1         2         0         4         2         1        20        22         0        20         0         0 
dram[4]:         0         2         0         1         1         4         0         1         2         0        22        22        22        23         9         4 
dram[5]:         2         6         2         2         4         1         0         1         0         2        22         0        25        21         1         4 
maximum service time to same row:
dram[0]:      1559      3572      5885      3991      2216      2770      1513      4312      2345      3601      2121      3141      1729      1741      1687      3304 
dram[1]:      2294      2726      1404      3501      4194      3022      2126      2706       953      3251      1692      2628      1774      1749      2338      3946 
dram[2]:      1116      4838      4001      3069      3022      2577      2641      5116      2334      4281      2783       907      1761      2028      2147      3860 
dram[3]:      1960      3229      2296      5079      1841      4679      2554      3174      4435      4213      2154       904      1807      1799      2366      2469 
dram[4]:      3422      3872      3104      1360      1047      5478      2804      1459      4500      2775      1250      4445      1746      1754      3138      2440 
dram[5]:      1390      2397      2166      1504      2704      1391      3638      1526      3449      3504      1161       916      1754      1785      5550      2076 
average row accesses per activate:
dram[0]:  3.500000  4.333333  2.800000  2.000000 12.000000 10.000000  4.500000  2.666667  7.000000  4.000000 13.000000  6.400000 27.000000 24.000000 17.000000  6.666667 
dram[1]:  2.333333  6.000000  4.500000  2.000000 16.000000 10.000000 10.000000  2.777778  5.333333 14.000000  7.250000  6.500000 10.666667  9.333333 13.000000  4.666667 
dram[2]:  3.500000  8.000000  4.333333  5.000000  1.500000  2.750000  6.000000  2.600000 13.000000  3.857143 12.000000 11.500000  7.000000  8.666667 14.000000 16.000000 
dram[3]:  2.000000  8.000000  3.000000  3.000000  2.500000  1.666667  8.000000  4.000000  3.200000  9.500000  6.500000  6.250000 27.000000  5.000000 15.000000 12.000000 
dram[4]: 15.000000  2.000000  4.000000  4.666667  3.750000  4.500000 10.000000  6.500000  2.250000 10.000000  5.400000  7.250000  4.833333  9.000000  6.666667  6.333333 
dram[5]:  5.000000  4.500000  4.250000  2.500000  3.500000  4.500000 10.000000  5.333333 14.000000  3.000000  9.333333 22.000000 13.000000  8.333333  5.666667  6.333333 
average row locality = 1535/263 = 5.836502
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         9         7         8         5         6         5         5         5         7         6        23        28        27        24        17        20 
dram[1]:         5         3         5         1         7         5         5        16        10         7        25        25        32        28        13        14 
dram[2]:         4         4         7         8         2         7         3         8         6        16        22        23        28        25        14        16 
dram[3]:         8         4         5         5         3         3         4         6        10        10        25        25        27        30        15        12 
dram[4]:         7         6         2         8         9        10         5         7         6         5        26        26        29        27        20        19 
dram[5]:         6        10        10         7         8         5         5         9         7         5        25        22        26        25        17        19 
total reads: 1206
bank skew: 32/1 = 32.00
chip skew: 212/192 = 1.10
number of total write accesses:
dram[0]:         5         6         6         3         6         5         4         3         7         6         3         4         0         0         0         0 
dram[1]:         2         3         4         1         9         5         5         9         6         7         4         1         0         0         0         0 
dram[2]:         3         4         6         7         1         4         3         5         7        11         2         0         0         1         0         0 
dram[3]:         4         4         4         4         2         2         4         6         6         9         1         0         0         0         0         0 
dram[4]:         8         4         2         6         6         8         5         6         3         5         1         3         0         0         0         0 
dram[5]:         4         8         7         3         6         4         5         7         7         4         3         0         0         0         0         0 
total reads: 329
min_bank_accesses = 0!
chip skew: 58/46 = 1.26
average mf latency per bank:
dram[0]:        410       149       168       183       124       139       158       184       156       174       528       547       660       617       360       327
dram[1]:        112       124       159       130       159       138       127       184       187       123       511       595       600       575       326       477
dram[2]:        148       159       148       173       177       178       124       172       135       195       510       681       606       619       311       343
dram[3]:        188       143       174       174       186       187       141       184       172       132       557       638       597       546       353       332
dram[4]:        142       188       126       155       155       168       152       137       195       156      2432       512       555       618       473       347
dram[5]:        153       197       168       183       177       142       167       143       134       174       578       645       516       587       416       314
maximum mf latency per bank:
dram[0]:        282       281       282       280       261       267       268       283       270       277       294       284       321       301       268       277
dram[1]:        277       253       271       261       275       252       264       278       277       251       294       284       288       292       268       281
dram[2]:        268       251       287       279       270       277       252       295       267       282       277       282       313       288       268       268
dram[3]:        280       260       277       279       270       279       251       277       283       268       289       287       282       280       268       268
dram[4]:        259       278       257       277       278       292       251       269       277       262       281       285       317       319       282       287
dram[5]:        270       277       282       277       279       272       253       277       256       277       291       280       318       299       277       277

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24288 n_nop=23760 n_act=41 n_pre=25 n_req=260 n_rd=404 n_write=58 bw_util=0.03804
n_activity=3642 dram_eff=0.2537
bk0: 18a 24063i bk1: 14a 24094i bk2: 16a 24071i bk3: 10a 24149i bk4: 12a 24138i bk5: 10a 24186i bk6: 10a 24186i bk7: 10a 24156i bk8: 14a 24137i bk9: 12a 24139i bk10: 46a 24107i bk11: 56a 23959i bk12: 54a 24108i bk13: 48a 24104i bk14: 34a 24206i bk15: 40a 24117i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0303442
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24288 n_nop=23764 n_act=41 n_pre=25 n_req=257 n_rd=402 n_write=56 bw_util=0.03771
n_activity=3761 dram_eff=0.2436
bk0: 10a 24187i bk1: 6a 24228i bk2: 10a 24157i bk3: 2a 24251i bk4: 14a 24147i bk5: 10a 24206i bk6: 10a 24155i bk7: 32a 23920i bk8: 20a 24088i bk9: 14a 24167i bk10: 50a 24033i bk11: 50a 24005i bk12: 64a 24060i bk13: 56a 24017i bk14: 26a 24210i bk15: 28a 24168i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.024333
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24288 n_nop=23780 n_act=42 n_pre=26 n_req=247 n_rd=386 n_write=54 bw_util=0.03623
n_activity=3702 dram_eff=0.2377
bk0: 8a 24205i bk1: 8a 24223i bk2: 14a 24138i bk3: 16a 24087i bk4: 4a 24236i bk5: 14a 24138i bk6: 6a 24233i bk7: 16a 24084i bk8: 12a 24138i bk9: 32a 23935i bk10: 44a 24109i bk11: 46a 24077i bk12: 56a 24060i bk13: 50a 24050i bk14: 28a 24210i bk15: 32a 24206i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0205863
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24288 n_nop=23782 n_act=46 n_pre=30 n_req=238 n_rd=384 n_write=46 bw_util=0.03541
n_activity=3747 dram_eff=0.2295
bk0: 16a 24081i bk1: 8a 24194i bk2: 10a 24163i bk3: 10a 24170i bk4: 6a 24199i bk5: 6a 24202i bk6: 8a 24222i bk7: 12a 24151i bk8: 20a 24081i bk9: 20a 24095i bk10: 50a 24073i bk11: 50a 24023i bk12: 54a 24148i bk13: 60a 23982i bk14: 30a 24204i bk15: 24a 24228i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0229331
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24288 n_nop=23723 n_act=50 n_pre=34 n_req=269 n_rd=424 n_write=57 bw_util=0.03961
n_activity=3976 dram_eff=0.242
bk0: 14a 24152i bk1: 12a 24095i bk2: 4a 24229i bk3: 16a 24133i bk4: 18a 24091i bk5: 20a 24012i bk6: 10a 24204i bk7: 14a 24139i bk8: 12a 24104i bk9: 10a 24157i bk10: 52a 24055i bk11: 52a 24002i bk12: 58a 24006i bk13: 54a 24018i bk14: 40a 24121i bk15: 38a 24133i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0392787
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=24288 n_nop=23748 n_act=43 n_pre=27 n_req=264 n_rd=412 n_write=58 bw_util=0.0387
n_activity=3680 dram_eff=0.2554
bk0: 12a 24181i bk1: 20a 24055i bk2: 20a 24069i bk3: 14a 24137i bk4: 16a 24097i bk5: 10a 24176i bk6: 10a 24199i bk7: 18a 24086i bk8: 14a 24148i bk9: 10a 24176i bk10: 50a 24082i bk11: 44a 24091i bk12: 52a 24113i bk13: 50a 24071i bk14: 34a 24155i bk15: 38a 24145i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0261034

========= L2 cache stats =========
L2_cache_bank[0]: Access = 287, Miss = 102, Miss_rate = 0.355, Pending_hits = 7, Reservation_fails = 224
L2_cache_bank[1]: Access = 242, Miss = 100, Miss_rate = 0.413, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[2]: Access = 273, Miss = 102, Miss_rate = 0.374, Pending_hits = 6, Reservation_fails = 109
L2_cache_bank[3]: Access = 241, Miss = 99, Miss_rate = 0.411, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[4]: Access = 202, Miss = 86, Miss_rate = 0.426, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[5]: Access = 260, Miss = 107, Miss_rate = 0.412, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[6]: Access = 227, Miss = 97, Miss_rate = 0.427, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[7]: Access = 228, Miss = 95, Miss_rate = 0.417, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[8]: Access = 606, Miss = 104, Miss_rate = 0.172, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[9]: Access = 245, Miss = 108, Miss_rate = 0.441, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 237, Miss = 104, Miss_rate = 0.439, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[11]: Access = 229, Miss = 102, Miss_rate = 0.445, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 3277
L2_total_cache_misses = 1206
L2_total_cache_miss_rate = 0.3680
L2_total_cache_pending_hits = 27
L2_total_cache_reservation_fails = 333
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1145
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 7
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 883
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 108
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 838
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 11
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 318
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 50
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 225
L2_cache_data_port_util = 0.026
L2_cache_fill_port_util = 0.022

icnt_total_pkts_mem_to_simt=11687
icnt_total_pkts_simt_to_mem=4444
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.97733
	minimum = 6
	maximum = 26
Network latency average = 7.75064
	minimum = 6
	maximum = 21
Slowest packet = 2883
Flit latency average = 6.74446
	minimum = 6
	maximum = 17
Slowest flit = 7923
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0216925
	minimum = 0.0102595 (at node 14)
	maximum = 0.0669885 (at node 23)
Accepted packet rate average = 0.0216925
	minimum = 0.0102595 (at node 14)
	maximum = 0.0669885 (at node 23)
Injected flit rate average = 0.0486321
	minimum = 0.0140314 (at node 14)
	maximum = 0.123114 (at node 23)
Accepted flit rate average= 0.0486321
	minimum = 0.0248944 (at node 19)
	maximum = 0.119946 (at node 23)
Injected packet length average = 2.24189
Accepted packet length average = 2.24189
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 9.21282 (3 samples)
	minimum = 6 (3 samples)
	maximum = 40 (3 samples)
Network latency average = 8.72962 (3 samples)
	minimum = 6 (3 samples)
	maximum = 29.3333 (3 samples)
Flit latency average = 7.6443 (3 samples)
	minimum = 6 (3 samples)
	maximum = 25.3333 (3 samples)
Fragmentation average = 0 (3 samples)
	minimum = 0 (3 samples)
	maximum = 0 (3 samples)
Injected packet rate average = 0.0128361 (3 samples)
	minimum = 0.00709947 (3 samples)
	maximum = 0.0326962 (3 samples)
Accepted packet rate average = 0.0128361 (3 samples)
	minimum = 0.00709947 (3 samples)
	maximum = 0.0326962 (3 samples)
Injected flit rate average = 0.0317911 (3 samples)
	minimum = 0.00835677 (3 samples)
	maximum = 0.0777799 (3 samples)
Accepted flit rate average = 0.0317911 (3 samples)
	minimum = 0.0134519 (3 samples)
	maximum = 0.072945 (3 samples)
Injected packet size average = 2.4767 (3 samples)
Accepted packet size average = 2.4767 (3 samples)
Hops average = 1 (3 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------
GPGPU-Sim API: Stream Manager State


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 12 sec (12 sec)
gpgpu_simulation_rate = 230299 (inst/sec)
gpgpu_simulation_rate = 1533 (cycle/sec)
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x405636 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 9 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,18402)
GPGPU-Sim uArch: Shader 10 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,18402)
GPGPU-Sim uArch: Shader 11 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,18402)
GPGPU-Sim uArch: Shader 12 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,18402)
GPGPU-Sim uArch: Shader 13 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,18402)
GPGPU-Sim uArch: Shader 14 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,18402)
GPGPU-Sim uArch: Shader 0 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,18402)
GPGPU-Sim uArch: Shader 1 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,18402)
GPGPU-Sim uArch: Shader 2 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,18402)
GPGPU-Sim uArch: Shader 3 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,18402)
GPGPU-Sim uArch: Shader 4 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,18402)
GPGPU-Sim uArch: Shader 5 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,18402)
GPGPU-Sim uArch: Shader 6 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,18402)
GPGPU-Sim uArch: Shader 7 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,18402)
GPGPU-Sim uArch: Shader 8 bind to kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,18402)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,18402)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,18402)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,18402)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,18402)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,18402)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,18402)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,18402)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,18402)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,18402)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,18402)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,18402)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,18402)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,18402)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,18402)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,18402)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,18402)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,18402)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,18402)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,18402)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,18402)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,18402)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,18402)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,18402)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,18402)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,18402)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,18402)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,18402)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,18402)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,18402)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,18402)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,18402)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,18402)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,18402)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,18402)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,18402)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,18402)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,18402)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,18402)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,18402)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,18402)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,18402)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,18402)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,18402)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,18402)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,18402)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,18402)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,18402)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,18402)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,18402)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,18402)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,18402)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,18402)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,18402)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,18402)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,18402)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,18402)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,18402)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,18402)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,18402)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,18402)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,18402)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,18402)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,18402)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,18402)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,18402)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,18402)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,18402)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,18402)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,18402)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,18402)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,18402)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,18402)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,18402)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,18402)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,18402)
GPGPU-Sim PTX: 3000000 instructions simulated : ctaid=(34,0,0) tid=(164,0,0)
GPGPU-Sim PTX: 3100000 instructions simulated : ctaid=(1,0,0) tid=(36,0,0)
GPGPU-Sim PTX: 3200000 instructions simulated : ctaid=(83,0,0) tid=(56,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (351,18402), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(352,18402)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (357,18402), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (357,18402), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(358,18402)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(358,18402)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (358,18402), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (358,18402), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(359,18402)
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(359,18402)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (359,18402), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (359,18402), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(360,18402)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(360,18402)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (360,18402), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (360,18402), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (360,18402), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (360,18402), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (360,18402), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (360,18402), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(361,18402)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(361,18402)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(361,18402)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(361,18402)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(361,18402)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(362,18402)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (402,18402), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(403,18402)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (409,18402), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(410,18402)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (417,18402), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (417,18402), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(418,18402)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(418,18402)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (421,18402), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(422,18402)
GPGPU-Sim PTX: 3300000 instructions simulated : ctaid=(67,0,0) tid=(113,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (433,18402), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(434,18402)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (448,18402), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(449,18402)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (473,18402), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(474,18402)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (483,18402), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (483,18402), 4 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(484,18402)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(485,18402)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (488,18402), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(489,18402)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (493,18402), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(494,18402)
GPGPU-Sim uArch: cycles simulated: 18902  inst.: 3115330 (ipc=703.5) sim_rate=239640 (inst/sec) elapsed = 0:0:00:13 / Sun Feb 28 21:31:44 2016
GPGPU-Sim uArch: Shader 13 finished CTA #4 (505,18402), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(506,18402)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (507,18402), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(508,18402)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (510,18402), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(511,18402)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (519,18402), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (519,18402), 4 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(520,18402)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(521,18402)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (541,18402), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(542,18402)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (544,18402), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(545,18402)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (593,18402), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(594,18402)
GPGPU-Sim PTX: 3400000 instructions simulated : ctaid=(118,0,0) tid=(248,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (627,18402), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(628,18402)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (677,18402), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(678,18402)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (686,18402), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(687,18402)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (692,18402), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(693,18402)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (696,18402), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(697,18402)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (700,18402), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(701,18402)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (714,18402), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(715,18402)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (793,18402), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(794,18402)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (794,18402), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(795,18402)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (801,18402), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(802,18402)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (849,18402), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(850,18402)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (867,18402), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(868,18402)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (959,18402), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(960,18402)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (967,18402), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(968,18402)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (976,18402), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(977,18402)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (1045,18402), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(1046,18402)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1975,18402), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(1976,18402)
GPGPU-Sim PTX: 3500000 instructions simulated : ctaid=(139,0,0) tid=(95,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (2256,18402), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2257,18402)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (2468,18402), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (2468,18402), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(2469,18402)
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(2469,18402)
GPGPU-Sim uArch: cycles simulated: 20902  inst.: 3278441 (ipc=205.9) sim_rate=234174 (inst/sec) elapsed = 0:0:00:14 / Sun Feb 28 21:31:45 2016
GPGPU-Sim uArch: Shader 1 finished CTA #5 (2766,18402), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(2767,18402)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (2829,18402), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(2830,18402)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (2864,18402), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(2865,18402)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (2903,18402), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(2904,18402)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (2958,18402), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2959,18402)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (3072,18402), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(3073,18402)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (3088,18402), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(3089,18402)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (3107,18402), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(3108,18402)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (3145,18402), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3146,18402)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (3183,18402), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3184,18402)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (3209,18402), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(3210,18402)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (3257,18402), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (3257,18402), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(3258,18402)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(3258,18402)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (3323,18402), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(3324,18402)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (3348,18402), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(3349,18402)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (3426,18402), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(3427,18402)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (3456,18402), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(3457,18402)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (3483,18402), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(3484,18402)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (3573,18402), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(3574,18402)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (3585,18402), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3586,18402)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (3632,18402), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(3633,18402)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (3647,18402), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(3648,18402)
GPGPU-Sim PTX: 3600000 instructions simulated : ctaid=(162,0,0) tid=(63,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (3791,18402), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(3792,18402)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (3857,18402), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(3858,18402)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (3903,18402), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3904,18402)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (4034,18402), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4035,18402)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (4048,18402), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(4049,18402)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (4165,18402), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(4166,18402)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (4220,18402), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(4221,18402)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (4266,18402), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(4267,18402)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (4277,18402), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(4278,18402)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (4297,18402), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(4298,18402)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (4302,18402), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(4303,18402)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (4312,18402), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(4313,18402)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (4368,18402), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4369,18402)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (4389,18402), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(4390,18402)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (4402,18402), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(4403,18402)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (4414,18402), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (4414,18402), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(4415,18402)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(4415,18402)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (4420,18402), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4421,18402)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (4489,18402), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(4490,18402)
GPGPU-Sim uArch: cycles simulated: 22902  inst.: 3430485 (ipc=148.2) sim_rate=228699 (inst/sec) elapsed = 0:0:00:15 / Sun Feb 28 21:31:46 2016
GPGPU-Sim uArch: Shader 5 finished CTA #3 (4538,18402), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4539,18402)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (4626,18402), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(4627,18402)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (4700,18402), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4701,18402)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (4756,18402), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(4757,18402)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (4758,18402), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(4759,18402)
GPGPU-Sim PTX: 3700000 instructions simulated : ctaid=(186,0,0) tid=(136,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (4848,18402), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(4849,18402)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (4876,18402), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4877,18402)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (4882,18402), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4883,18402)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (4945,18402), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(4946,18402)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (4957,18402), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(4958,18402)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (5021,18402), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(5022,18402)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (5067,18402), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(5068,18402)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (5248,18402), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(5249,18402)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (5379,18402), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(5380,18402)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (5430,18402), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5431,18402)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (5440,18402), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(5441,18402)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (5507,18402), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(5508,18402)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (5512,18402), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(5513,18402)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (5514,18402), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(5515,18402)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (5604,18402), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5605,18402)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (5706,18402), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(5707,18402)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (5714,18402), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(5715,18402)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (5744,18402), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(5745,18402)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (5746,18402), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5747,18402)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (5792,18402), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(5793,18402)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (5876,18402), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(5877,18402)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (5924,18402), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5925,18402)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (5928,18402), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(5929,18402)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (5949,18402), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(5950,18402)
GPGPU-Sim PTX: 3800000 instructions simulated : ctaid=(210,0,0) tid=(79,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (5999,18402), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(6000,18402)
GPGPU-Sim uArch: cycles simulated: 24402  inst.: 3548150 (ipc=130.8) sim_rate=221759 (inst/sec) elapsed = 0:0:00:16 / Sun Feb 28 21:31:47 2016
GPGPU-Sim uArch: Shader 1 finished CTA #4 (6014,18402), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(6015,18402)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (6023,18402), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6024,18402)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (6029,18402), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6030,18402)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (6037,18402), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6038,18402)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (6115,18402), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(6116,18402)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (6300,18402), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(6301,18402)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (6361,18402), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(6362,18402)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (6470,18402), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(6471,18402)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (6480,18402), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(6481,18402)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (6573,18402), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(6574,18402)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (6747,18402), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(6748,18402)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (7025,18402), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(7026,18402)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (7027,18402), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(7028,18402)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (7077,18402), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(7078,18402)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (7127,18402), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(7128,18402)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (7336,18402), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(7337,18402)
GPGPU-Sim uArch: cycles simulated: 26402  inst.: 3633998 (ipc=108.8) sim_rate=213764 (inst/sec) elapsed = 0:0:00:17 / Sun Feb 28 21:31:48 2016
GPGPU-Sim uArch: Shader 12 finished CTA #0 (8189,18402), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(8190,18402)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (8258,18402), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(8259,18402)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (8282,18402), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(8283,18402)
GPGPU-Sim PTX: 3900000 instructions simulated : ctaid=(186,0,0) tid=(12,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (8445,18402), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(8446,18402)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (8539,18402), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(8540,18402)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (8552,18402), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(8553,18402)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (8657,18402), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(8658,18402)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (8777,18402), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(8778,18402)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (8896,18402), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(8897,18402)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (8991,18402), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(8992,18402)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (9043,18402), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(9044,18402)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (9065,18402), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(9066,18402)
GPGPU-Sim uArch: cycles simulated: 27902  inst.: 3684451 (ipc=96.9) sim_rate=204691 (inst/sec) elapsed = 0:0:00:18 / Sun Feb 28 21:31:49 2016
GPGPU-Sim uArch: Shader 1 finished CTA #5 (10255,18402), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(10256,18402)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (10320,18402), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(10321,18402)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (10659,18402), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(10660,18402)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (10698,18402), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(10699,18402)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (10856,18402), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(10857,18402)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (11031,18402), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(11032,18402)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (11041,18402), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(11042,18402)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (11153,18402), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(11154,18402)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (11283,18402), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(11284,18402)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (11465,18402), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(11466,18402)
GPGPU-Sim uArch: cycles simulated: 29902  inst.: 3730777 (ipc=84.1) sim_rate=196356 (inst/sec) elapsed = 0:0:00:19 / Sun Feb 28 21:31:50 2016
GPGPU-Sim PTX: 4000000 instructions simulated : ctaid=(247,0,0) tid=(149,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (12108,18402), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(12109,18402)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (12554,18402), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(12555,18402)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (12595,18402), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(12596,18402)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (12874,18402), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(12875,18402)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (12912,18402), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (12930,18402), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (13050,18402), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (13167,18402), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (13247,18402), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (13277,18402), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (13301,18402), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (13385,18402), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 31902  inst.: 3774084 (ipc=74.9) sim_rate=188704 (inst/sec) elapsed = 0:0:00:20 / Sun Feb 28 21:31:51 2016
GPGPU-Sim uArch: Shader 10 finished CTA #4 (13621,18402), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (13722,18402), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (14131,18402), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (14134,18402), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (14154,18402), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (14156,18402), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (14362,18402), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (14538,18402), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (14548,18402), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (14564,18402), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (14626,18402), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (14803,18402), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (14985,18402), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (15080,18402), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (15106,18402), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (15160,18402), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (15290,18402), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (15360,18402), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (15378,18402), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (15384,18402), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 33902  inst.: 3793363 (ipc=66.4) sim_rate=180636 (inst/sec) elapsed = 0:0:00:21 / Sun Feb 28 21:31:52 2016
GPGPU-Sim uArch: Shader 7 finished CTA #3 (15531,18402), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (15590,18402), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (15644,18402), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (15862,18402), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (15902,18402), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (16280,18402), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (16298,18402), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (16327,18402), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (16332,18402), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (16339,18402), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (16379,18402), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (16445,18402), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (16569,18402), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (16676,18402), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (16699,18402), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (16803,18402), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (16895,18402), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (16903,18402), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (16953,18402), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (17392,18402), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (17633,18402), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (17645,18402), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (17667,18402), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (17747,18402), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (17877,18402), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (17930,18402), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (17981,18402), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 36402  inst.: 3819354 (ipc=58.7) sim_rate=173607 (inst/sec) elapsed = 0:0:00:22 / Sun Feb 28 21:31:53 2016
GPGPU-Sim uArch: Shader 7 finished CTA #0 (18070,18402), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #5 (18121,18402), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (18173,18402), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (18201,18402), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (18250,18402), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (18255,18402), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (18603,18402), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #4 (18621,18402), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (18700,18402), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (18774,18402), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #5 (18796,18402), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (18948,18402), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #5 (19085,18402), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (19117,18402), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (19206,18402), 1 CTAs running
GPGPU-Sim PTX: 4100000 instructions simulated : ctaid=(228,0,0) tid=(218,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (19342,18402), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (19360,18402), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #4 (19502,18402), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (19525,18402), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (19643,18402), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (19799,18402), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #4 (19836,18402), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #3 (19843,18402), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #1 (20106,18402), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (20138,18402), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (20176,18402), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #2 (20642,18402), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (20817,18402), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (20876,18402), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #3 (20930,18402), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (21008,18402), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (21751,18402), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #3 (21841,18402), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #3 (21958,18402), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #2 (22204,18402), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 4 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 5.
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 4 
gpu_sim_cycle = 22205
gpu_sim_insn = 1076007
gpu_ipc =      48.4579
gpu_tot_sim_cycle = 40607
gpu_tot_sim_insn = 3839605
gpu_tot_ipc =      94.5553
gpu_tot_issued_cta = 1024
gpu_stall_dramfull = 3560
gpu_stall_icnt2sh    = 11369
gpu_total_sim_rate=174527

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 148435
	L1I_total_cache_misses = 998
	L1I_total_cache_miss_rate = 0.0067
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6669
L1D_cache:
	L1D_cache_core[0]: Access = 3179, Miss = 1472, Miss_rate = 0.463, Pending_hits = 353, Reservation_fails = 7522
	L1D_cache_core[1]: Access = 3244, Miss = 1517, Miss_rate = 0.468, Pending_hits = 355, Reservation_fails = 7876
	L1D_cache_core[2]: Access = 3557, Miss = 1665, Miss_rate = 0.468, Pending_hits = 353, Reservation_fails = 8783
	L1D_cache_core[3]: Access = 3547, Miss = 1641, Miss_rate = 0.463, Pending_hits = 374, Reservation_fails = 6482
	L1D_cache_core[4]: Access = 4209, Miss = 2021, Miss_rate = 0.480, Pending_hits = 369, Reservation_fails = 8895
	L1D_cache_core[5]: Access = 3916, Miss = 1878, Miss_rate = 0.480, Pending_hits = 342, Reservation_fails = 8641
	L1D_cache_core[6]: Access = 4315, Miss = 2103, Miss_rate = 0.487, Pending_hits = 364, Reservation_fails = 8967
	L1D_cache_core[7]: Access = 2998, Miss = 1370, Miss_rate = 0.457, Pending_hits = 361, Reservation_fails = 6952
	L1D_cache_core[8]: Access = 3171, Miss = 1472, Miss_rate = 0.464, Pending_hits = 347, Reservation_fails = 7688
	L1D_cache_core[9]: Access = 3232, Miss = 1499, Miss_rate = 0.464, Pending_hits = 337, Reservation_fails = 7494
	L1D_cache_core[10]: Access = 3191, Miss = 1508, Miss_rate = 0.473, Pending_hits = 350, Reservation_fails = 8192
	L1D_cache_core[11]: Access = 3440, Miss = 1588, Miss_rate = 0.462, Pending_hits = 380, Reservation_fails = 6815
	L1D_cache_core[12]: Access = 3224, Miss = 1506, Miss_rate = 0.467, Pending_hits = 363, Reservation_fails = 8847
	L1D_cache_core[13]: Access = 3441, Miss = 1610, Miss_rate = 0.468, Pending_hits = 402, Reservation_fails = 7541
	L1D_cache_core[14]: Access = 4071, Miss = 1930, Miss_rate = 0.474, Pending_hits = 322, Reservation_fails = 9986
	L1D_total_cache_accesses = 52735
	L1D_total_cache_misses = 24780
	L1D_total_cache_miss_rate = 0.4699
	L1D_total_cache_pending_hits = 5372
	L1D_total_cache_reservation_fails = 120681
	L1D_cache_data_port_util = 0.049
	L1D_cache_fill_port_util = 0.020
L1C_cache:
	L1C_total_cache_accesses = 27154
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0177
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3157
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 21837
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 5364
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 9069
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 60216
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 26674
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3157
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 746
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 8
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 15711
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 60465
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 147437
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 998
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6669
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
449, 150, 264, 150, 150, 150, 630, 359, 378, 406, 490, 395, 180, 294, 180, 322, 210, 210, 210, 210, 871, 481, 453, 210, 165, 503, 419, 589, 165, 165, 279, 408, 180, 361, 180, 350, 830, 772, 180, 395, 445, 361, 813, 277, 221, 333, 221, 135, 
gpgpu_n_tot_thrd_icount = 8475648
gpgpu_n_tot_w_icount = 264864
gpgpu_n_stall_shd_mem = 129405
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 9069
gpgpu_n_mem_write_global = 16465
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 292658
gpgpu_n_store_insn = 17908
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 537710
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3157
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3157
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 126248
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:205816	W0_Idle:102425	W0_Scoreboard:348543	W1:113507	W2:22889	W3:4366	W4:1080	W5:17	W6:28	W7:97	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:122880
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 72552 {8:9069,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 658600 {40:16465,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1233384 {136:9069,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 131720 {8:16465,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmrqlatency = 111 
maxdqlatency = 0 
maxmflatency = 880 
averagemflatency = 307 
max_icnt2mem_latency = 597 
max_icnt2sh_latency = 40606 
mrq_lat_table:5022 	149 	237 	631 	453 	94 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	8631 	15371 	1547 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	6688 	1002 	1382 	3286 	8770 	4460 	21 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	4753 	3413 	889 	29 	0 	0 	0 	2 	9 	38 	944 	10406 	5066 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	47 	34 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        17        10        19        18        26        18        20        28        24        27        20        22        27        24        17        17 
dram[1]:        16        10        24        16        23        14        22        14        16        20        20        22        25        23        16        12 
dram[2]:        14        28        22        18        22        16        25        17        22        24        20        22        22        22        14        16 
dram[3]:        28        14        14        18        18        22        24        18        28        18        20        22        27        20        15        12 
dram[4]:        15        14        16        20        14        16        10        16        24        24        22        22        22        23        10        14 
dram[5]:         8        10        12        24        18        22        16        18        16        18        22        22        25        21        16        14 
maximum service time to same row:
dram[0]:      2400      3572      5885      3991      3222      3591      3713      4312      4569      4972      5621      6321      4829      4910      2012      5828 
dram[1]:      2565      2726      3275      3501      4194      3238      3739      5146      3560      3859      6997      3584      3306      5018      5569      3946 
dram[2]:      2428      7146      4001      4506      5513      3594      4095      5116      3700      5420      6387      3912      5722      3308      3218      5886 
dram[3]:      2275      3386      4632      5079      3018      4679      4059      4319      4435      4213      4262      5622      2979      2078      2922      2990 
dram[4]:      3422      6209      3144      2280      3432      5478      3517      5399      4500      3872      3980      4445      2737      2779      3560      3003 
dram[5]:      2219      3978      2755      3238      3858      3697      3638      3939      4089      3504      4934      4010      2596      1790      5977      3107 
average row accesses per activate:
dram[0]:  6.181818  4.571429  4.866667  3.360000  4.647059  3.952381  3.652174  3.782609  3.818182  3.541667  4.272727  3.470588  6.285714  4.888889  3.545455  4.600000 
dram[1]:  4.312500  4.333333  8.000000  3.500000  4.000000  3.818182  4.611111  3.200000  3.461539  4.823529  5.000000  3.529412  5.428571  4.625000  4.200000  3.833333 
dram[2]:  3.714286  8.250000  3.478261  5.125000  3.166667  3.291667  4.421052  3.541667  3.560000  3.346154  5.700000  4.333333  3.461539  4.363636  5.375000  6.000000 
dram[3]:  4.705883  4.176471  2.965517  3.307692  8.250000  3.909091  6.916667  3.954545  3.357143  3.653846  4.200000  3.666667  5.285714  3.214286  4.500000  4.555555 
dram[4]:  4.000000  3.400000  5.384615  3.320000  3.772727  4.352941  3.863636  5.571429  3.555556  3.954545  4.187500  4.727273  3.214286  3.214286  4.100000  3.700000 
dram[5]:  4.294117  3.086957  4.250000  4.333333  4.000000  4.777778  3.880000  4.142857  4.090909  2.806452  3.937500  4.250000  4.333333  4.200000  5.375000  3.384615 
average row locality = 6588/1634 = 4.031824
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        39        37        44        55        50        53        53        58        55        54        38        51        44        44        39        46 
dram[1]:        40        38        42        47        55        53        52        63        58        55        48        49        38        37        42        46 
dram[2]:        46        36        50        51        47        50        50        55        56        57        45        46        45        47        43        42 
dram[3]:        47        41        54        55        37        54        53        55        63        65        51        46        37        45        45        41 
dram[4]:        43        54        40        53        55        45        57        49        64        57        55        42        45        45        41        37 
dram[5]:        45        46        52        49        47        53        67        54        59        58        52        42        39        42        43        44 
total reads: 4652
bank skew: 67/36 = 1.86
chip skew: 792/760 = 1.04
number of total write accesses:
dram[0]:        29        27        29        29        29        30        31        29        29        31         9         8         0         0         0         0 
dram[1]:        29        27        30        30        33        31        31        33        32        27        12        11         0         0         0         0 
dram[2]:        32        30        30        31        29        29        34        30        33        30        12         6         0         1         0         0 
dram[3]:        33        30        32        31        29        32        30        32        31        30        12         9         0         0         0         0 
dram[4]:        33        31        30        30        28        29        28        29        32        30        12        10         0         0         0         0 
dram[5]:        28        25        33        29        29        33        30        33        31        29        11         9         0         0         0         0 
total reads: 1936
min_bank_accesses = 0!
chip skew: 331/310 = 1.07
average mf latency per bank:
dram[0]:        477       448       485       438       477       485       446       471       552       582      1685      1718      2704      3053      2867      2392
dram[1]:        445       409       425       393       454       404       514       421       534       542      1514      1626      3678      3318      2340      2291
dram[2]:        490       475       468       449       403       427       532       469       532       530      1663      1685      2831      2951      2343      2679
dram[3]:        456       416       477       411       437       418       479       455       557       508      1397      1756      3365      2557      2360      2417
dram[4]:        567       443       557       481       555       467       604       523       606       533     24714      1677      3393      2705      3293      2756
dram[5]:        433       454       402       432       420       409       600       482       582       515      1408      1806      2912      3057      2693      2387
maximum mf latency per bank:
dram[0]:        646       716       670       694       728       667       664       733       820       708       596       568       564       676       601       633
dram[1]:        752       611       609       652       732       651       666       676       711       627       694       621       693       575       640       641
dram[2]:        658       638       646       701       611       627       712       677       688       642       681       623       603       621       589       580
dram[3]:        638       658       748       604       626       661       667       672       735       617       616       637       617       635       678       609
dram[4]:        711       679       777       639       824       686       880       662       768       655       787       588       763       636       691       610
dram[5]:        721       732       669       649       635       667       753       759       750       639       606       641       632       671       602       674

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=53598 n_nop=51264 n_act=260 n_pre=244 n_req=1070 n_rd=1520 n_write=310 bw_util=0.06829
n_activity=15064 dram_eff=0.243
bk0: 78a 52703i bk1: 74a 52616i bk2: 88a 52607i bk3: 110a 52246i bk4: 100a 52474i bk5: 106a 52229i bk6: 106a 52227i bk7: 116a 52205i bk8: 110a 52331i bk9: 108a 52293i bk10: 76a 53018i bk11: 102a 52756i bk12: 88a 53122i bk13: 88a 53030i bk14: 78a 53099i bk15: 92a 53047i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.0882682
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=53598 n_nop=51236 n_act=263 n_pre=247 n_req=1089 n_rd=1526 n_write=326 bw_util=0.06911
n_activity=15848 dram_eff=0.2337
bk0: 80a 52523i bk1: 76a 52618i bk2: 84a 52718i bk3: 94a 52449i bk4: 110a 52317i bk5: 106a 52386i bk6: 104a 52337i bk7: 126a 52071i bk8: 116a 52230i bk9: 110a 52515i bk10: 96a 52867i bk11: 98a 52664i bk12: 76a 53184i bk13: 74a 53137i bk14: 84a 53125i bk15: 92a 53078i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0763461
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=53598 n_nop=51213 n_act=271 n_pre=255 n_req=1093 n_rd=1532 n_write=327 bw_util=0.06937
n_activity=15783 dram_eff=0.2356
bk0: 92a 52337i bk1: 72a 52786i bk2: 100a 52361i bk3: 102a 52481i bk4: 94a 52301i bk5: 100a 52306i bk6: 100a 52395i bk7: 110a 52267i bk8: 112a 52155i bk9: 114a 52166i bk10: 90a 52853i bk11: 92a 52908i bk12: 90a 53005i bk13: 94a 53018i bk14: 86a 53188i bk15: 84a 53230i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0866637
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=53598 n_nop=51151 n_act=277 n_pre=261 n_req=1120 n_rd=1578 n_write=331 bw_util=0.07123
n_activity=16447 dram_eff=0.2321
bk0: 94a 52366i bk1: 82a 52526i bk2: 108a 52191i bk3: 110a 52140i bk4: 74a 52614i bk5: 108a 52301i bk6: 106a 52564i bk7: 110a 52238i bk8: 126a 52183i bk9: 130a 52220i bk10: 102a 52781i bk11: 92a 52778i bk12: 74a 53228i bk13: 90a 52982i bk14: 90a 53077i bk15: 82a 53222i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.117262
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=53598 n_nop=51166 n_act=281 n_pre=265 n_req=1104 n_rd=1564 n_write=322 bw_util=0.07038
n_activity=16444 dram_eff=0.2294
bk0: 86a 52500i bk1: 108a 52257i bk2: 80a 52680i bk3: 106a 52257i bk4: 110a 52361i bk5: 90a 52422i bk6: 114a 52314i bk7: 98a 52549i bk8: 128a 52150i bk9: 114a 52211i bk10: 110a 52776i bk11: 84a 52924i bk12: 90a 53024i bk13: 90a 52926i bk14: 82a 53118i bk15: 74a 53164i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0883055
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=53598 n_nop=51146 n_act=282 n_pre=266 n_req=1112 n_rd=1584 n_write=320 bw_util=0.07105
n_activity=16409 dram_eff=0.2321
bk0: 90a 52520i bk1: 92a 52381i bk2: 104a 52444i bk3: 98a 52540i bk4: 94a 52324i bk5: 106a 52413i bk6: 134a 52048i bk7: 108a 52298i bk8: 118a 52319i bk9: 116a 52154i bk10: 104a 52777i bk11: 84a 52867i bk12: 78a 53131i bk13: 84a 53119i bk14: 86a 53188i bk15: 88a 53055i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0914213

========= L2 cache stats =========
L2_cache_bank[0]: Access = 1765, Miss = 362, Miss_rate = 0.205, Pending_hits = 10, Reservation_fails = 224
L2_cache_bank[1]: Access = 1835, Miss = 398, Miss_rate = 0.217, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[2]: Access = 1793, Miss = 375, Miss_rate = 0.209, Pending_hits = 8, Reservation_fails = 109
L2_cache_bank[3]: Access = 1707, Miss = 388, Miss_rate = 0.227, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[4]: Access = 1754, Miss = 382, Miss_rate = 0.218, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[5]: Access = 1801, Miss = 384, Miss_rate = 0.213, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[6]: Access = 1729, Miss = 387, Miss_rate = 0.224, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[7]: Access = 1711, Miss = 402, Miss_rate = 0.235, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[8]: Access = 6215, Miss = 400, Miss_rate = 0.064, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[9]: Access = 1770, Miss = 382, Miss_rate = 0.216, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[10]: Access = 1790, Miss = 404, Miss_rate = 0.226, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[11]: Access = 1739, Miss = 388, Miss_rate = 0.223, Pending_hits = 5, Reservation_fails = 0
L2_total_cache_accesses = 25609
L2_total_cache_misses = 4652
L2_total_cache_miss_rate = 0.1817
L2_total_cache_pending_hits = 68
L2_total_cache_reservation_fails = 333
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 6299
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 17
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 2753
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 108
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 14529
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 42
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1894
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 50
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 225
L2_cache_data_port_util = 0.082
L2_cache_fill_port_util = 0.038

icnt_total_pkts_mem_to_simt=62155
icnt_total_pkts_simt_to_mem=42074
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 57.149
	minimum = 6
	maximum = 442
Network latency average = 32.9349
	minimum = 6
	maximum = 329
Slowest packet = 8465
Flit latency average = 28.1869
	minimum = 6
	maximum = 328
Slowest flit = 44923
Fragmentation average = 0.021561
	minimum = 0
	maximum = 163
Injected packet rate average = 0.0744977
	minimum = 0.0536366 (at node 7)
	maximum = 0.252601 (at node 23)
Accepted packet rate average = 0.0744977
	minimum = 0.0536366 (at node 7)
	maximum = 0.252601 (at node 23)
Injected flit rate average = 0.146944
	minimum = 0.0906102 (at node 7)
	maximum = 0.357622 (at node 23)
Accepted flit rate average= 0.146944
	minimum = 0.106012 (at node 18)
	maximum = 0.478946 (at node 23)
Injected packet length average = 1.97246
Accepted packet length average = 1.97246
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 21.1969 (4 samples)
	minimum = 6 (4 samples)
	maximum = 140.5 (4 samples)
Network latency average = 14.7809 (4 samples)
	minimum = 6 (4 samples)
	maximum = 104.25 (4 samples)
Flit latency average = 12.7799 (4 samples)
	minimum = 6 (4 samples)
	maximum = 101 (4 samples)
Fragmentation average = 0.00539025 (4 samples)
	minimum = 0 (4 samples)
	maximum = 40.75 (4 samples)
Injected packet rate average = 0.0282515 (4 samples)
	minimum = 0.0187337 (4 samples)
	maximum = 0.0876723 (4 samples)
Accepted packet rate average = 0.0282515 (4 samples)
	minimum = 0.0187337 (4 samples)
	maximum = 0.0876723 (4 samples)
Injected flit rate average = 0.0605793 (4 samples)
	minimum = 0.0289201 (4 samples)
	maximum = 0.14774 (4 samples)
Accepted flit rate average = 0.0605793 (4 samples)
	minimum = 0.036592 (4 samples)
	maximum = 0.174445 (4 samples)
Injected packet size average = 2.14429 (4 samples)
Accepted packet size average = 2.14429 (4 samples)
Hops average = 1 (4 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 22 sec (22 sec)
gpgpu_simulation_rate = 174527 (inst/sec)
gpgpu_simulation_rate = 1845 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x405636 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,40607)
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,40607)
GPGPU-Sim uArch: Shader 4 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,40607)
GPGPU-Sim uArch: Shader 5 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,40607)
GPGPU-Sim uArch: Shader 6 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,40607)
GPGPU-Sim uArch: Shader 7 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,40607)
GPGPU-Sim uArch: Shader 8 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,40607)
GPGPU-Sim uArch: Shader 9 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,40607)
GPGPU-Sim uArch: Shader 10 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,40607)
GPGPU-Sim uArch: Shader 11 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,40607)
GPGPU-Sim uArch: Shader 12 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,40607)
GPGPU-Sim uArch: Shader 13 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,40607)
GPGPU-Sim uArch: Shader 14 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,40607)
GPGPU-Sim uArch: Shader 0 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,40607)
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,40607)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,40607)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,40607)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,40607)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,40607)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,40607)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,40607)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,40607)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,40607)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,40607)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,40607)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,40607)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,40607)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,40607)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,40607)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,40607)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,40607)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,40607)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,40607)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,40607)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,40607)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,40607)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,40607)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,40607)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,40607)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,40607)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,40607)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,40607)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,40607)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,40607)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,40607)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,40607)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,40607)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,40607)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,40607)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,40607)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,40607)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,40607)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,40607)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,40607)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,40607)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,40607)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,40607)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,40607)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,40607)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,40607)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,40607)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,40607)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,40607)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,40607)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,40607)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,40607)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,40607)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,40607)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,40607)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,40607)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,40607)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,40607)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,40607)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,40607)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,40607)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,40607)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,40607)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,40607)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,40607)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,40607)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,40607)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,40607)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,40607)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,40607)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,40607)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,40607)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,40607)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,40607)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,40607)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,40607)
GPGPU-Sim PTX: 4200000 instructions simulated : ctaid=(19,0,0) tid=(252,0,0)
GPGPU-Sim PTX: 4300000 instructions simulated : ctaid=(53,0,0) tid=(28,0,0)
GPGPU-Sim PTX: 4400000 instructions simulated : ctaid=(25,0,0) tid=(25,0,0)
GPGPU-Sim uArch: cycles simulated: 41107  inst.: 4143097 (ipc=607.0) sim_rate=180134 (inst/sec) elapsed = 0:0:00:23 / Sun Feb 28 21:31:54 2016
GPGPU-Sim uArch: cycles simulated: 41607  inst.: 4154032 (ipc=314.4) sim_rate=173084 (inst/sec) elapsed = 0:0:00:24 / Sun Feb 28 21:31:55 2016
GPGPU-Sim uArch: cycles simulated: 43107  inst.: 4169826 (ipc=132.1) sim_rate=166793 (inst/sec) elapsed = 0:0:00:25 / Sun Feb 28 21:31:56 2016
GPGPU-Sim uArch: cycles simulated: 44607  inst.: 4185508 (ipc=86.5) sim_rate=160981 (inst/sec) elapsed = 0:0:00:26 / Sun Feb 28 21:31:57 2016
GPGPU-Sim PTX: 4500000 instructions simulated : ctaid=(1,0,0) tid=(123,0,0)
GPGPU-Sim uArch: cycles simulated: 46607  inst.: 4205097 (ipc=60.9) sim_rate=155744 (inst/sec) elapsed = 0:0:00:27 / Sun Feb 28 21:31:58 2016
GPGPU-Sim uArch: cycles simulated: 48107  inst.: 4222931 (ipc=51.1) sim_rate=150818 (inst/sec) elapsed = 0:0:00:28 / Sun Feb 28 21:31:59 2016
GPGPU-Sim uArch: cycles simulated: 50107  inst.: 4245314 (ipc=42.7) sim_rate=146390 (inst/sec) elapsed = 0:0:00:29 / Sun Feb 28 21:32:00 2016
GPGPU-Sim uArch: cycles simulated: 51607  inst.: 4260003 (ipc=38.2) sim_rate=142000 (inst/sec) elapsed = 0:0:00:30 / Sun Feb 28 21:32:01 2016
GPGPU-Sim uArch: Shader 14 finished CTA #0 (12853,40607), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(12854,40607)
GPGPU-Sim uArch: cycles simulated: 53607  inst.: 4282004 (ipc=34.0) sim_rate=138129 (inst/sec) elapsed = 0:0:00:31 / Sun Feb 28 21:32:02 2016
GPGPU-Sim uArch: Shader 11 finished CTA #0 (14250,40607), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(14251,40607)
GPGPU-Sim uArch: cycles simulated: 55107  inst.: 4297214 (ipc=31.6) sim_rate=134287 (inst/sec) elapsed = 0:0:00:32 / Sun Feb 28 21:32:03 2016
GPGPU-Sim PTX: 4600000 instructions simulated : ctaid=(72,0,0) tid=(4,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (14687,40607), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(14688,40607)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (15485,40607), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(15486,40607)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (15923,40607), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(15924,40607)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (15974,40607), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(15975,40607)
GPGPU-Sim uArch: cycles simulated: 57107  inst.: 4325613 (ipc=29.5) sim_rate=131079 (inst/sec) elapsed = 0:0:00:33 / Sun Feb 28 21:32:04 2016
GPGPU-Sim uArch: Shader 6 finished CTA #1 (16981,40607), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(16982,40607)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (17157,40607), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(17158,40607)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (17803,40607), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(17804,40607)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (17850,40607), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(17851,40607)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (17971,40607), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(17972,40607)
GPGPU-Sim uArch: cycles simulated: 58607  inst.: 4348691 (ipc=28.3) sim_rate=127902 (inst/sec) elapsed = 0:0:00:34 / Sun Feb 28 21:32:05 2016
GPGPU-Sim uArch: Shader 10 finished CTA #0 (18851,40607), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(18852,40607)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (19874,40607), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(19875,40607)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (19956,40607), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(19957,40607)
GPGPU-Sim uArch: cycles simulated: 60607  inst.: 4378544 (ipc=26.9) sim_rate=125101 (inst/sec) elapsed = 0:0:00:35 / Sun Feb 28 21:32:06 2016
GPGPU-Sim uArch: Shader 4 finished CTA #0 (20622,40607), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(20623,40607)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (20815,40607), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(20816,40607)
GPGPU-Sim PTX: 4700000 instructions simulated : ctaid=(102,0,0) tid=(137,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (20934,40607), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(20935,40607)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (21170,40607), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(21171,40607)
GPGPU-Sim uArch: cycles simulated: 62107  inst.: 4404833 (ipc=26.3) sim_rate=122356 (inst/sec) elapsed = 0:0:00:36 / Sun Feb 28 21:32:07 2016
GPGPU-Sim uArch: Shader 1 finished CTA #1 (21691,40607), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(21692,40607)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (22012,40607), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(22013,40607)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (22226,40607), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(22227,40607)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (22724,40607), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(22725,40607)
GPGPU-Sim uArch: cycles simulated: 64107  inst.: 4437010 (ipc=25.4) sim_rate=119919 (inst/sec) elapsed = 0:0:00:37 / Sun Feb 28 21:32:08 2016
GPGPU-Sim uArch: Shader 9 finished CTA #1 (23938,40607), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(23939,40607)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (23983,40607), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(23984,40607)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (24201,40607), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(24202,40607)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (24233,40607), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(24234,40607)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (24314,40607), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(24315,40607)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (24483,40607), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(24484,40607)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (24733,40607), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(24734,40607)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (24905,40607), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(24906,40607)
GPGPU-Sim uArch: cycles simulated: 65607  inst.: 4472257 (ipc=25.3) sim_rate=117690 (inst/sec) elapsed = 0:0:00:38 / Sun Feb 28 21:32:09 2016
GPGPU-Sim uArch: Shader 5 finished CTA #1 (25321,40607), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(25322,40607)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (25435,40607), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(25436,40607)
GPGPU-Sim PTX: 4800000 instructions simulated : ctaid=(98,0,0) tid=(142,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (25966,40607), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(25967,40607)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (26132,40607), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(26133,40607)
GPGPU-Sim uArch: cycles simulated: 67107  inst.: 4499672 (ipc=24.9) sim_rate=115376 (inst/sec) elapsed = 0:0:00:39 / Sun Feb 28 21:32:10 2016
GPGPU-Sim uArch: Shader 3 finished CTA #2 (28311,40607), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(28312,40607)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (28479,40607), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(28480,40607)
GPGPU-Sim uArch: cycles simulated: 69107  inst.: 4533171 (ipc=24.3) sim_rate=113329 (inst/sec) elapsed = 0:0:00:40 / Sun Feb 28 21:32:11 2016
GPGPU-Sim uArch: Shader 10 finished CTA #2 (28899,40607), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(28900,40607)
GPGPU-Sim uArch: cycles simulated: 71107  inst.: 4561420 (ipc=23.7) sim_rate=111254 (inst/sec) elapsed = 0:0:00:41 / Sun Feb 28 21:32:12 2016
GPGPU-Sim uArch: Shader 8 finished CTA #2 (30966,40607), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(30967,40607)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (31280,40607), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(31281,40607)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (31381,40607), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(31382,40607)
GPGPU-Sim PTX: 4900000 instructions simulated : ctaid=(93,0,0) tid=(94,0,0)
GPGPU-Sim uArch: cycles simulated: 72607  inst.: 4588935 (ipc=23.4) sim_rate=109260 (inst/sec) elapsed = 0:0:00:42 / Sun Feb 28 21:32:13 2016
GPGPU-Sim uArch: Shader 6 finished CTA #3 (32899,40607), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(32900,40607)
GPGPU-Sim uArch: cycles simulated: 74607  inst.: 4621653 (ipc=23.0) sim_rate=107480 (inst/sec) elapsed = 0:0:00:43 / Sun Feb 28 21:32:14 2016
GPGPU-Sim uArch: Shader 6 finished CTA #2 (34029,40607), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(34030,40607)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (34565,40607), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(34566,40607)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (34908,40607), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(34909,40607)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (34912,40607), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(34913,40607)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (34920,40607), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(34921,40607)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (35005,40607), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(35006,40607)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (35306,40607), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(35307,40607)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (35363,40607), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(35364,40607)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (35458,40607), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(35459,40607)
GPGPU-Sim uArch: cycles simulated: 76107  inst.: 4659263 (ipc=23.1) sim_rate=105892 (inst/sec) elapsed = 0:0:00:44 / Sun Feb 28 21:32:15 2016
GPGPU-Sim uArch: Shader 13 finished CTA #3 (36314,40607), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(36315,40607)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (36321,40607), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(36322,40607)
GPGPU-Sim PTX: 5000000 instructions simulated : ctaid=(138,0,0) tid=(135,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (36812,40607), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(36813,40607)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (36880,40607), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(36881,40607)
GPGPU-Sim uArch: cycles simulated: 78107  inst.: 4694755 (ipc=22.8) sim_rate=104327 (inst/sec) elapsed = 0:0:00:45 / Sun Feb 28 21:32:16 2016
GPGPU-Sim uArch: Shader 1 finished CTA #3 (37799,40607), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(37800,40607)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (39154,40607), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(39155,40607)
GPGPU-Sim uArch: cycles simulated: 80107  inst.: 4740254 (ipc=22.8) sim_rate=103049 (inst/sec) elapsed = 0:0:00:46 / Sun Feb 28 21:32:17 2016
GPGPU-Sim uArch: Shader 7 finished CTA #3 (39698,40607), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(39699,40607)
GPGPU-Sim uArch: cycles simulated: 81607  inst.: 4764714 (ipc=22.6) sim_rate=101376 (inst/sec) elapsed = 0:0:00:47 / Sun Feb 28 21:32:18 2016
GPGPU-Sim uArch: Shader 5 finished CTA #2 (41217,40607), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(41218,40607)
GPGPU-Sim PTX: 5100000 instructions simulated : ctaid=(122,0,0) tid=(138,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (41685,40607), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(41686,40607)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (42444,40607), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(42445,40607)
GPGPU-Sim uArch: cycles simulated: 83607  inst.: 4803532 (ipc=22.4) sim_rate=100073 (inst/sec) elapsed = 0:0:00:48 / Sun Feb 28 21:32:19 2016
GPGPU-Sim uArch: Shader 12 finished CTA #4 (43368,40607), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(43369,40607)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (43953,40607), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(43954,40607)
GPGPU-Sim uArch: cycles simulated: 85107  inst.: 4833903 (ipc=22.3) sim_rate=98651 (inst/sec) elapsed = 0:0:00:49 / Sun Feb 28 21:32:20 2016
GPGPU-Sim uArch: Shader 0 finished CTA #4 (44813,40607), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(44814,40607)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (45055,40607), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(45056,40607)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (45179,40607), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(45180,40607)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (45503,40607), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(45504,40607)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (46125,40607), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(46126,40607)
GPGPU-Sim PTX: 5200000 instructions simulated : ctaid=(154,0,0) tid=(129,0,0)
GPGPU-Sim uArch: cycles simulated: 87107  inst.: 4871575 (ipc=22.2) sim_rate=97431 (inst/sec) elapsed = 0:0:00:50 / Sun Feb 28 21:32:21 2016
GPGPU-Sim uArch: Shader 13 finished CTA #5 (46895,40607), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(46896,40607)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (47147,40607), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(47148,40607)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (47375,40607), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(47376,40607)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (47710,40607), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(47711,40607)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (47950,40607), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(47951,40607)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (48132,40607), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(48133,40607)
GPGPU-Sim uArch: cycles simulated: 89107  inst.: 4915842 (ipc=22.2) sim_rate=96389 (inst/sec) elapsed = 0:0:00:51 / Sun Feb 28 21:32:22 2016
GPGPU-Sim uArch: Shader 5 finished CTA #5 (49640,40607), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(49641,40607)
GPGPU-Sim uArch: cycles simulated: 90607  inst.: 4937747 (ipc=22.0) sim_rate=94956 (inst/sec) elapsed = 0:0:00:52 / Sun Feb 28 21:32:23 2016
GPGPU-Sim uArch: Shader 7 finished CTA #4 (50629,40607), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(50630,40607)
GPGPU-Sim PTX: 5300000 instructions simulated : ctaid=(162,0,0) tid=(131,0,0)
GPGPU-Sim uArch: cycles simulated: 92607  inst.: 4974756 (ipc=21.8) sim_rate=93863 (inst/sec) elapsed = 0:0:00:53 / Sun Feb 28 21:32:24 2016
GPGPU-Sim uArch: Shader 8 finished CTA #4 (53014,40607), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(53015,40607)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (53452,40607), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(53453,40607)
GPGPU-Sim uArch: cycles simulated: 94107  inst.: 5005171 (ipc=21.8) sim_rate=92688 (inst/sec) elapsed = 0:0:00:54 / Sun Feb 28 21:32:25 2016
GPGPU-Sim uArch: Shader 9 finished CTA #4 (53805,40607), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(53806,40607)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (53958,40607), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(53959,40607)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (54466,40607), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(54467,40607)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (54882,40607), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(54883,40607)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (55184,40607), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(55185,40607)
GPGPU-Sim uArch: cycles simulated: 96107  inst.: 5049368 (ipc=21.8) sim_rate=91806 (inst/sec) elapsed = 0:0:00:55 / Sun Feb 28 21:32:26 2016
GPGPU-Sim PTX: 5400000 instructions simulated : ctaid=(82,0,0) tid=(239,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (56986,40607), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(56987,40607)
GPGPU-Sim uArch: cycles simulated: 98107  inst.: 5082204 (ipc=21.6) sim_rate=90753 (inst/sec) elapsed = 0:0:00:56 / Sun Feb 28 21:32:27 2016
GPGPU-Sim uArch: Shader 9 finished CTA #5 (57550,40607), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(57551,40607)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (58629,40607), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(58630,40607)
GPGPU-Sim uArch: cycles simulated: 99607  inst.: 5109178 (ipc=21.5) sim_rate=89634 (inst/sec) elapsed = 0:0:00:57 / Sun Feb 28 21:32:28 2016
GPGPU-Sim uArch: Shader 10 finished CTA #5 (60886,40607), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(60887,40607)
GPGPU-Sim uArch: cycles simulated: 101607  inst.: 5136682 (ipc=21.3) sim_rate=88563 (inst/sec) elapsed = 0:0:00:58 / Sun Feb 28 21:32:29 2016
GPGPU-Sim PTX: 5500000 instructions simulated : ctaid=(94,0,0) tid=(227,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (61917,40607), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(61918,40607)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (62701,40607), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(62702,40607)
GPGPU-Sim uArch: cycles simulated: 103607  inst.: 5170761 (ipc=21.1) sim_rate=87640 (inst/sec) elapsed = 0:0:00:59 / Sun Feb 28 21:32:30 2016
GPGPU-Sim uArch: Shader 5 finished CTA #0 (63919,40607), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(63920,40607)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (64119,40607), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(64120,40607)
GPGPU-Sim uArch: cycles simulated: 105107  inst.: 5197111 (ipc=21.0) sim_rate=86618 (inst/sec) elapsed = 0:0:01:00 / Sun Feb 28 21:32:31 2016
GPGPU-Sim uArch: Shader 2 finished CTA #5 (65310,40607), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(65311,40607)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (66154,40607), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(66155,40607)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (66482,40607), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(66483,40607)
GPGPU-Sim uArch: cycles simulated: 107107  inst.: 5229293 (ipc=20.9) sim_rate=85726 (inst/sec) elapsed = 0:0:01:01 / Sun Feb 28 21:32:32 2016
GPGPU-Sim PTX: 5600000 instructions simulated : ctaid=(166,0,0) tid=(203,0,0)
GPGPU-Sim uArch: cycles simulated: 109107  inst.: 5265646 (ipc=20.8) sim_rate=84929 (inst/sec) elapsed = 0:0:01:02 / Sun Feb 28 21:32:33 2016
GPGPU-Sim uArch: Shader 3 finished CTA #0 (69402,40607), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(69403,40607)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (69518,40607), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(69519,40607)
GPGPU-Sim uArch: cycles simulated: 110607  inst.: 5292883 (ipc=20.8) sim_rate=84014 (inst/sec) elapsed = 0:0:01:03 / Sun Feb 28 21:32:34 2016
GPGPU-Sim uArch: Shader 14 finished CTA #0 (71690,40607), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(71691,40607)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (71920,40607), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(71921,40607)
GPGPU-Sim uArch: cycles simulated: 112607  inst.: 5328689 (ipc=20.7) sim_rate=83260 (inst/sec) elapsed = 0:0:01:04 / Sun Feb 28 21:32:35 2016
GPGPU-Sim PTX: 5700000 instructions simulated : ctaid=(107,0,0) tid=(231,0,0)
GPGPU-Sim uArch: cycles simulated: 114107  inst.: 5353623 (ipc=20.6) sim_rate=82363 (inst/sec) elapsed = 0:0:01:05 / Sun Feb 28 21:32:36 2016
GPGPU-Sim uArch: Shader 0 finished CTA #0 (73776,40607), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(73777,40607)
GPGPU-Sim uArch: cycles simulated: 116107  inst.: 5392752 (ipc=20.6) sim_rate=81708 (inst/sec) elapsed = 0:0:01:06 / Sun Feb 28 21:32:37 2016
GPGPU-Sim uArch: Shader 1 finished CTA #0 (76205,40607), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(76206,40607)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (76697,40607), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(76698,40607)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (77479,40607), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(77480,40607)
GPGPU-Sim uArch: cycles simulated: 118107  inst.: 5426879 (ipc=20.5) sim_rate=80998 (inst/sec) elapsed = 0:0:01:07 / Sun Feb 28 21:32:38 2016
GPGPU-Sim PTX: 5800000 instructions simulated : ctaid=(189,0,0) tid=(152,0,0)
GPGPU-Sim uArch: cycles simulated: 120107  inst.: 5458646 (ipc=20.4) sim_rate=80274 (inst/sec) elapsed = 0:0:01:08 / Sun Feb 28 21:32:39 2016
GPGPU-Sim uArch: Shader 11 finished CTA #1 (79838,40607), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(79839,40607)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (80511,40607), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(80512,40607)
GPGPU-Sim uArch: cycles simulated: 121607  inst.: 5488746 (ipc=20.4) sim_rate=79547 (inst/sec) elapsed = 0:0:01:09 / Sun Feb 28 21:32:40 2016
GPGPU-Sim uArch: Shader 7 finished CTA #1 (81403,40607), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(81404,40607)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (82537,40607), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(82538,40607)
GPGPU-Sim uArch: cycles simulated: 123607  inst.: 5523545 (ipc=20.3) sim_rate=78907 (inst/sec) elapsed = 0:0:01:10 / Sun Feb 28 21:32:41 2016
GPGPU-Sim PTX: 5900000 instructions simulated : ctaid=(194,0,0) tid=(84,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (83799,40607), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(83800,40607)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (84959,40607), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(84960,40607)
GPGPU-Sim uArch: cycles simulated: 125607  inst.: 5559973 (ipc=20.2) sim_rate=78309 (inst/sec) elapsed = 0:0:01:11 / Sun Feb 28 21:32:42 2016
GPGPU-Sim uArch: Shader 8 finished CTA #0 (85210,40607), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(85211,40607)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (86208,40607), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(86209,40607)
GPGPU-Sim uArch: cycles simulated: 127107  inst.: 5586499 (ipc=20.2) sim_rate=77590 (inst/sec) elapsed = 0:0:01:12 / Sun Feb 28 21:32:43 2016
GPGPU-Sim uArch: Shader 14 finished CTA #1 (86586,40607), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(86587,40607)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (87629,40607), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(87630,40607)
GPGPU-Sim PTX: 6000000 instructions simulated : ctaid=(145,0,0) tid=(167,0,0)
GPGPU-Sim uArch: cycles simulated: 129107  inst.: 5627034 (ipc=20.2) sim_rate=77082 (inst/sec) elapsed = 0:0:01:13 / Sun Feb 28 21:32:44 2016
GPGPU-Sim uArch: Shader 1 finished CTA #1 (88592,40607), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(88593,40607)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (90298,40607), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(90299,40607)
GPGPU-Sim uArch: cycles simulated: 131107  inst.: 5663233 (ipc=20.2) sim_rate=76530 (inst/sec) elapsed = 0:0:01:14 / Sun Feb 28 21:32:45 2016
GPGPU-Sim uArch: Shader 0 finished CTA #1 (90594,40607), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(90595,40607)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (91326,40607), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(91327,40607)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (91375,40607), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(91376,40607)
GPGPU-Sim uArch: cycles simulated: 132607  inst.: 5695107 (ipc=20.2) sim_rate=75934 (inst/sec) elapsed = 0:0:01:15 / Sun Feb 28 21:32:46 2016
GPGPU-Sim uArch: Shader 2 finished CTA #1 (92887,40607), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(92888,40607)
GPGPU-Sim PTX: 6100000 instructions simulated : ctaid=(200,0,0) tid=(90,0,0)
GPGPU-Sim uArch: cycles simulated: 134607  inst.: 5733509 (ipc=20.1) sim_rate=75440 (inst/sec) elapsed = 0:0:01:16 / Sun Feb 28 21:32:47 2016
GPGPU-Sim uArch: cycles simulated: 136607  inst.: 5767037 (ipc=20.1) sim_rate=74896 (inst/sec) elapsed = 0:0:01:17 / Sun Feb 28 21:32:48 2016
GPGPU-Sim uArch: Shader 4 finished CTA #2 (97051,40607), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(97052,40607)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (97710,40607), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(97711,40607)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (97868,40607), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(97869,40607)
GPGPU-Sim uArch: cycles simulated: 138607  inst.: 5806681 (ipc=20.1) sim_rate=74444 (inst/sec) elapsed = 0:0:01:18 / Sun Feb 28 21:32:49 2016
GPGPU-Sim uArch: Shader 10 finished CTA #1 (98460,40607), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(98461,40607)
GPGPU-Sim PTX: 6200000 instructions simulated : ctaid=(205,0,0) tid=(141,0,0)
GPGPU-Sim uArch: cycles simulated: 140107  inst.: 5834257 (ipc=20.0) sim_rate=73851 (inst/sec) elapsed = 0:0:01:19 / Sun Feb 28 21:32:50 2016
GPGPU-Sim uArch: Shader 6 finished CTA #3 (100459,40607), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(100460,40607)
GPGPU-Sim uArch: cycles simulated: 142107  inst.: 5864004 (ipc=19.9) sim_rate=73300 (inst/sec) elapsed = 0:0:01:20 / Sun Feb 28 21:32:51 2016
GPGPU-Sim uArch: Shader 12 finished CTA #2 (103380,40607), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(103381,40607)
GPGPU-Sim uArch: cycles simulated: 144107  inst.: 5896869 (ipc=19.9) sim_rate=72800 (inst/sec) elapsed = 0:0:01:21 / Sun Feb 28 21:32:52 2016
GPGPU-Sim PTX: 6300000 instructions simulated : ctaid=(205,0,0) tid=(141,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (105430,40607), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(105431,40607)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (105446,40607), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(105447,40607)
GPGPU-Sim uArch: cycles simulated: 146107  inst.: 5932212 (ipc=19.8) sim_rate=72344 (inst/sec) elapsed = 0:0:01:22 / Sun Feb 28 21:32:53 2016
GPGPU-Sim uArch: Shader 10 finished CTA #2 (105672,40607), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(105673,40607)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (106585,40607), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(106586,40607)
GPGPU-Sim uArch: cycles simulated: 147607  inst.: 5961066 (ipc=19.8) sim_rate=71820 (inst/sec) elapsed = 0:0:01:23 / Sun Feb 28 21:32:54 2016
GPGPU-Sim uArch: Shader 11 finished CTA #2 (107392,40607), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(107393,40607)
GPGPU-Sim uArch: cycles simulated: 149607  inst.: 5999402 (ipc=19.8) sim_rate=71421 (inst/sec) elapsed = 0:0:01:24 / Sun Feb 28 21:32:55 2016
GPGPU-Sim PTX: 6400000 instructions simulated : ctaid=(131,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (110229,40607), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(110230,40607)
GPGPU-Sim uArch: cycles simulated: 151607  inst.: 6038804 (ipc=19.8) sim_rate=71044 (inst/sec) elapsed = 0:0:01:25 / Sun Feb 28 21:32:56 2016
GPGPU-Sim uArch: Shader 1 finished CTA #2 (111690,40607), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(111691,40607)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (112200,40607), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(112201,40607)
GPGPU-Sim uArch: cycles simulated: 153107  inst.: 6064463 (ipc=19.8) sim_rate=70517 (inst/sec) elapsed = 0:0:01:26 / Sun Feb 28 21:32:57 2016
GPGPU-Sim uArch: Shader 9 finished CTA #2 (113208,40607), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(113209,40607)
GPGPU-Sim PTX: 6500000 instructions simulated : ctaid=(215,0,0) tid=(64,0,0)
GPGPU-Sim uArch: cycles simulated: 155107  inst.: 6104976 (ipc=19.8) sim_rate=70172 (inst/sec) elapsed = 0:0:01:27 / Sun Feb 28 21:32:58 2016
GPGPU-Sim uArch: Shader 4 finished CTA #1 (114621,40607), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(114622,40607)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (116105,40607), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(116106,40607)
GPGPU-Sim uArch: cycles simulated: 157107  inst.: 6145429 (ipc=19.8) sim_rate=69834 (inst/sec) elapsed = 0:0:01:28 / Sun Feb 28 21:32:59 2016
GPGPU-Sim uArch: Shader 13 finished CTA #3 (117256,40607), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(117257,40607)
GPGPU-Sim uArch: cycles simulated: 159107  inst.: 6180618 (ipc=19.8) sim_rate=69445 (inst/sec) elapsed = 0:0:01:29 / Sun Feb 28 21:33:00 2016
GPGPU-Sim PTX: 6600000 instructions simulated : ctaid=(224,0,0) tid=(12,0,0)
GPGPU-Sim uArch: cycles simulated: 160607  inst.: 6207871 (ipc=19.7) sim_rate=68976 (inst/sec) elapsed = 0:0:01:30 / Sun Feb 28 21:33:01 2016
GPGPU-Sim uArch: Shader 3 finished CTA #3 (121527,40607), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(121528,40607)
GPGPU-Sim uArch: cycles simulated: 162607  inst.: 6248126 (ipc=19.7) sim_rate=68660 (inst/sec) elapsed = 0:0:01:31 / Sun Feb 28 21:33:02 2016
GPGPU-Sim uArch: Shader 2 finished CTA #3 (123833,40607), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(123834,40607)
GPGPU-Sim uArch: cycles simulated: 164607  inst.: 6287268 (ipc=19.7) sim_rate=68339 (inst/sec) elapsed = 0:0:01:32 / Sun Feb 28 21:33:03 2016
GPGPU-Sim PTX: 6700000 instructions simulated : ctaid=(159,0,0) tid=(34,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (125027,40607), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(125028,40607)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (125617,40607), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(125618,40607)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (125894,40607), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(125895,40607)
GPGPU-Sim uArch: cycles simulated: 166607  inst.: 6323511 (ipc=19.7) sim_rate=67994 (inst/sec) elapsed = 0:0:01:33 / Sun Feb 28 21:33:04 2016
GPGPU-Sim uArch: Shader 0 finished CTA #3 (126646,40607), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(126647,40607)
GPGPU-Sim uArch: cycles simulated: 168107  inst.: 6356961 (ipc=19.7) sim_rate=67627 (inst/sec) elapsed = 0:0:01:34 / Sun Feb 28 21:33:05 2016
GPGPU-Sim uArch: Shader 5 finished CTA #2 (128177,40607), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(128178,40607)
GPGPU-Sim PTX: 6800000 instructions simulated : ctaid=(228,0,0) tid=(207,0,0)
GPGPU-Sim uArch: cycles simulated: 170107  inst.: 6398660 (ipc=19.8) sim_rate=67354 (inst/sec) elapsed = 0:0:01:35 / Sun Feb 28 21:33:06 2016
GPGPU-Sim uArch: Shader 11 finished CTA #3 (130147,40607), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(130148,40607)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (131192,40607), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(131193,40607)
GPGPU-Sim uArch: cycles simulated: 172107  inst.: 6438997 (ipc=19.8) sim_rate=67072 (inst/sec) elapsed = 0:0:01:36 / Sun Feb 28 21:33:07 2016
GPGPU-Sim uArch: Shader 2 finished CTA #2 (131830,40607), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(131831,40607)
GPGPU-Sim uArch: cycles simulated: 173607  inst.: 6469863 (ipc=19.8) sim_rate=66699 (inst/sec) elapsed = 0:0:01:37 / Sun Feb 28 21:33:08 2016
GPGPU-Sim PTX: 6900000 instructions simulated : ctaid=(176,0,0) tid=(162,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (134701,40607), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(134702,40607)
GPGPU-Sim uArch: cycles simulated: 175607  inst.: 6506987 (ipc=19.8) sim_rate=66397 (inst/sec) elapsed = 0:0:01:38 / Sun Feb 28 21:33:09 2016
GPGPU-Sim uArch: Shader 1 finished CTA #3 (135157,40607), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(135158,40607)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (136822,40607), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(136823,40607)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (136915,40607), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(136916,40607)
GPGPU-Sim uArch: cycles simulated: 177607  inst.: 6547676 (ipc=19.8) sim_rate=66138 (inst/sec) elapsed = 0:0:01:39 / Sun Feb 28 21:33:10 2016
GPGPU-Sim uArch: Shader 8 finished CTA #3 (137480,40607), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(137481,40607)
GPGPU-Sim PTX: 7000000 instructions simulated : ctaid=(226,0,0) tid=(156,0,0)
GPGPU-Sim uArch: cycles simulated: 179607  inst.: 6586042 (ipc=19.8) sim_rate=65860 (inst/sec) elapsed = 0:0:01:40 / Sun Feb 28 21:33:11 2016
GPGPU-Sim uArch: cycles simulated: 181107  inst.: 6607643 (ipc=19.7) sim_rate=65422 (inst/sec) elapsed = 0:0:01:41 / Sun Feb 28 21:33:12 2016
GPGPU-Sim uArch: Shader 3 finished CTA #4 (140755,40607), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(140756,40607)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (142456,40607), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(142457,40607)
GPGPU-Sim uArch: cycles simulated: 183107  inst.: 6644242 (ipc=19.7) sim_rate=65139 (inst/sec) elapsed = 0:0:01:42 / Sun Feb 28 21:33:13 2016
GPGPU-Sim PTX: 7100000 instructions simulated : ctaid=(233,0,0) tid=(69,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (144402,40607), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(144403,40607)
GPGPU-Sim uArch: cycles simulated: 185107  inst.: 6683055 (ipc=19.7) sim_rate=64884 (inst/sec) elapsed = 0:0:01:43 / Sun Feb 28 21:33:14 2016
GPGPU-Sim uArch: Shader 5 finished CTA #4 (145423,40607), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(145424,40607)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (145615,40607), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(145616,40607)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (146425,40607), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(146426,40607)
GPGPU-Sim uArch: cycles simulated: 187107  inst.: 6726010 (ipc=19.7) sim_rate=64673 (inst/sec) elapsed = 0:0:01:44 / Sun Feb 28 21:33:15 2016
GPGPU-Sim uArch: Shader 10 finished CTA #3 (146606,40607), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(146607,40607)
GPGPU-Sim uArch: cycles simulated: 188607  inst.: 6760078 (ipc=19.7) sim_rate=64381 (inst/sec) elapsed = 0:0:01:45 / Sun Feb 28 21:33:16 2016
GPGPU-Sim PTX: 7200000 instructions simulated : ctaid=(238,0,0) tid=(22,0,0)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (149922,40607), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(149923,40607)
GPGPU-Sim uArch: cycles simulated: 190607  inst.: 6797936 (ipc=19.7) sim_rate=64131 (inst/sec) elapsed = 0:0:01:46 / Sun Feb 28 21:33:17 2016
GPGPU-Sim uArch: Shader 1 finished CTA #4 (150724,40607), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(150725,40607)
GPGPU-Sim uArch: cycles simulated: 192607  inst.: 6841441 (ipc=19.7) sim_rate=63938 (inst/sec) elapsed = 0:0:01:47 / Sun Feb 28 21:33:18 2016
GPGPU-Sim PTX: 7300000 instructions simulated : ctaid=(235,0,0) tid=(75,0,0)
GPGPU-Sim uArch: cycles simulated: 194107  inst.: 6866674 (ipc=19.7) sim_rate=63580 (inst/sec) elapsed = 0:0:01:48 / Sun Feb 28 21:33:19 2016
GPGPU-Sim uArch: Shader 4 finished CTA #4 (154116,40607), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(154117,40607)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (154496,40607), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(154497,40607)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (154784,40607), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(154785,40607)
GPGPU-Sim uArch: cycles simulated: 196107  inst.: 6909839 (ipc=19.7) sim_rate=63393 (inst/sec) elapsed = 0:0:01:49 / Sun Feb 28 21:33:20 2016
GPGPU-Sim uArch: cycles simulated: 198107  inst.: 6951166 (ipc=19.8) sim_rate=63192 (inst/sec) elapsed = 0:0:01:50 / Sun Feb 28 21:33:21 2016
GPGPU-Sim PTX: 7400000 instructions simulated : ctaid=(240,0,0) tid=(148,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (158134,40607), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(158135,40607)
GPGPU-Sim uArch: cycles simulated: 200107  inst.: 6987513 (ipc=19.7) sim_rate=62950 (inst/sec) elapsed = 0:0:01:51 / Sun Feb 28 21:33:22 2016
GPGPU-Sim uArch: cycles simulated: 201607  inst.: 7011677 (ipc=19.7) sim_rate=62604 (inst/sec) elapsed = 0:0:01:52 / Sun Feb 28 21:33:23 2016
GPGPU-Sim uArch: Shader 7 finished CTA #5 (161064,40607), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(161065,40607)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (161801,40607), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(161802,40607)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (162674,40607), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(162675,40607)
GPGPU-Sim PTX: 7500000 instructions simulated : ctaid=(254,0,0) tid=(202,0,0)
GPGPU-Sim uArch: cycles simulated: 203607  inst.: 7055714 (ipc=19.7) sim_rate=62439 (inst/sec) elapsed = 0:0:01:53 / Sun Feb 28 21:33:24 2016
GPGPU-Sim uArch: Shader 14 finished CTA #5 (163091,40607), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (163241,40607), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (163368,40607), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (163785,40607), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 205607  inst.: 7091650 (ipc=19.7) sim_rate=62207 (inst/sec) elapsed = 0:0:01:54 / Sun Feb 28 21:33:25 2016
GPGPU-Sim uArch: cycles simulated: 207607  inst.: 7130678 (ipc=19.7) sim_rate=62005 (inst/sec) elapsed = 0:0:01:55 / Sun Feb 28 21:33:26 2016
GPGPU-Sim uArch: Shader 12 finished CTA #5 (167343,40607), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (167612,40607), 5 CTAs running
GPGPU-Sim PTX: 7600000 instructions simulated : ctaid=(202,0,0) tid=(106,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (168555,40607), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 209607  inst.: 7170284 (ipc=19.7) sim_rate=61812 (inst/sec) elapsed = 0:0:01:56 / Sun Feb 28 21:33:27 2016
GPGPU-Sim uArch: Shader 10 finished CTA #5 (169410,40607), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (170334,40607), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 211607  inst.: 7203431 (ipc=19.7) sim_rate=61567 (inst/sec) elapsed = 0:0:01:57 / Sun Feb 28 21:33:28 2016
GPGPU-Sim uArch: cycles simulated: 213607  inst.: 7238048 (ipc=19.6) sim_rate=61339 (inst/sec) elapsed = 0:0:01:58 / Sun Feb 28 21:33:29 2016
GPGPU-Sim PTX: 7700000 instructions simulated : ctaid=(221,0,0) tid=(53,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (174589,40607), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 215607  inst.: 7273616 (ipc=19.6) sim_rate=61122 (inst/sec) elapsed = 0:0:01:59 / Sun Feb 28 21:33:30 2016
GPGPU-Sim uArch: Shader 8 finished CTA #5 (175388,40607), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (175825,40607), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (176995,40607), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 217607  inst.: 7311946 (ipc=19.6) sim_rate=60932 (inst/sec) elapsed = 0:0:02:00 / Sun Feb 28 21:33:31 2016
GPGPU-Sim PTX: 7800000 instructions simulated : ctaid=(212,0,0) tid=(247,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (178937,40607), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 219607  inst.: 7347161 (ipc=19.6) sim_rate=60720 (inst/sec) elapsed = 0:0:02:01 / Sun Feb 28 21:33:32 2016
GPGPU-Sim uArch: Shader 5 finished CTA #0 (179865,40607), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (180967,40607), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 221607  inst.: 7380408 (ipc=19.6) sim_rate=60495 (inst/sec) elapsed = 0:0:02:02 / Sun Feb 28 21:33:33 2016
GPGPU-Sim uArch: Shader 2 finished CTA #5 (181861,40607), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (182892,40607), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 223607  inst.: 7418003 (ipc=19.6) sim_rate=60308 (inst/sec) elapsed = 0:0:02:03 / Sun Feb 28 21:33:34 2016
GPGPU-Sim uArch: Shader 11 finished CTA #0 (183647,40607), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (183708,40607), 5 CTAs running
GPGPU-Sim PTX: 7900000 instructions simulated : ctaid=(195,0,0) tid=(187,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (184253,40607), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 226107  inst.: 7463901 (ipc=19.5) sim_rate=60192 (inst/sec) elapsed = 0:0:02:04 / Sun Feb 28 21:33:35 2016
GPGPU-Sim uArch: Shader 3 finished CTA #1 (186881,40607), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (187420,40607), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 228107  inst.: 7498125 (ipc=19.5) sim_rate=59985 (inst/sec) elapsed = 0:0:02:05 / Sun Feb 28 21:33:36 2016
GPGPU-Sim uArch: Shader 14 finished CTA #0 (187511,40607), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (187662,40607), 4 CTAs running
GPGPU-Sim PTX: 8000000 instructions simulated : ctaid=(218,0,0) tid=(53,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (189475,40607), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 230607  inst.: 7541704 (ipc=19.5) sim_rate=59854 (inst/sec) elapsed = 0:0:02:06 / Sun Feb 28 21:33:37 2016
GPGPU-Sim uArch: Shader 2 finished CTA #0 (190558,40607), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (191177,40607), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 232607  inst.: 7577684 (ipc=19.5) sim_rate=59666 (inst/sec) elapsed = 0:0:02:07 / Sun Feb 28 21:33:38 2016
GPGPU-Sim uArch: Shader 0 finished CTA #0 (193552,40607), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (193900,40607), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 235107  inst.: 7619946 (ipc=19.4) sim_rate=59530 (inst/sec) elapsed = 0:0:02:08 / Sun Feb 28 21:33:39 2016
GPGPU-Sim PTX: 8100000 instructions simulated : ctaid=(216,0,0) tid=(160,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (196098,40607), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 237107  inst.: 7654745 (ipc=19.4) sim_rate=59339 (inst/sec) elapsed = 0:0:02:09 / Sun Feb 28 21:33:40 2016
GPGPU-Sim uArch: Shader 5 finished CTA #1 (196522,40607), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (196914,40607), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (198824,40607), 4 CTAs running
GPGPU-Sim uArch: cycles simulated: 239607  inst.: 7695080 (ipc=19.4) sim_rate=59192 (inst/sec) elapsed = 0:0:02:10 / Sun Feb 28 21:33:41 2016
GPGPU-Sim uArch: Shader 14 finished CTA #1 (200171,40607), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (200600,40607), 2 CTAs running
GPGPU-Sim PTX: 8200000 instructions simulated : ctaid=(218,0,0) tid=(121,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (201155,40607), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 242107  inst.: 7733903 (ipc=19.3) sim_rate=59037 (inst/sec) elapsed = 0:0:02:11 / Sun Feb 28 21:33:42 2016
GPGPU-Sim uArch: Shader 10 finished CTA #1 (201654,40607), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 244107  inst.: 7766739 (ipc=19.3) sim_rate=58838 (inst/sec) elapsed = 0:0:02:12 / Sun Feb 28 21:33:43 2016
GPGPU-Sim uArch: Shader 4 finished CTA #2 (203698,40607), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (203944,40607), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (204376,40607), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (205655,40607), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 246607  inst.: 7804634 (ipc=19.2) sim_rate=58681 (inst/sec) elapsed = 0:0:02:13 / Sun Feb 28 21:33:44 2016
GPGPU-Sim PTX: 8300000 instructions simulated : ctaid=(244,0,0) tid=(127,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (207012,40607), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (207069,40607), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (207621,40607), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (207655,40607), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (207679,40607), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (207899,40607), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (208274,40607), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 249107  inst.: 7844146 (ipc=19.2) sim_rate=58538 (inst/sec) elapsed = 0:0:02:14 / Sun Feb 28 21:33:45 2016
GPGPU-Sim uArch: Shader 3 finished CTA #4 (209251,40607), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #3 (209395,40607), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 11 finished CTA #2 (209913,40607), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (210622,40607), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 252107  inst.: 7889220 (ipc=19.1) sim_rate=58438 (inst/sec) elapsed = 0:0:02:15 / Sun Feb 28 21:33:46 2016
GPGPU-Sim uArch: Shader 0 finished CTA #1 (211656,40607), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (211725,40607), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (213002,40607), 2 CTAs running
GPGPU-Sim PTX: 8400000 instructions simulated : ctaid=(234,0,0) tid=(56,0,0)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (213660,40607), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 254607  inst.: 7927110 (ipc=19.1) sim_rate=58287 (inst/sec) elapsed = 0:0:02:16 / Sun Feb 28 21:33:47 2016
GPGPU-Sim uArch: Shader 13 finished CTA #4 (214210,40607), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #1 (214385,40607), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (214608,40607), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 11 finished CTA #3 (215195,40607), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (215321,40607), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (216132,40607), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (216265,40607), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #2 (216478,40607), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (217293,40607), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 258107  inst.: 7978540 (ipc=19.0) sim_rate=58237 (inst/sec) elapsed = 0:0:02:17 / Sun Feb 28 21:33:48 2016
GPGPU-Sim uArch: Shader 1 finished CTA #2 (217532,40607), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (217611,40607), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (217785,40607), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (217877,40607), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #3 (219455,40607), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (219512,40607), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (219658,40607), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (219837,40607), 3 CTAs running
GPGPU-Sim PTX: 8500000 instructions simulated : ctaid=(234,0,0) tid=(227,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (220204,40607), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (220587,40607), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (220649,40607), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #4 (220951,40607), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: cycles simulated: 262107  inst.: 8024118 (ipc=18.9) sim_rate=58145 (inst/sec) elapsed = 0:0:02:18 / Sun Feb 28 21:33:49 2016
GPGPU-Sim uArch: Shader 10 finished CTA #3 (221616,40607), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #2 (221951,40607), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (221954,40607), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (222049,40607), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #4 (222380,40607), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #4 (223538,40607), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (223544,40607), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #3 (224202,40607), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (224410,40607), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #5 (225648,40607), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #4 (227785,40607), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (230071,40607), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 5 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 7.
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 5 
gpu_sim_cycle = 230072
gpu_sim_insn = 4210465
gpu_ipc =      18.3006
gpu_tot_sim_cycle = 270679
gpu_tot_sim_insn = 8050070
gpu_tot_ipc =      29.7403
gpu_tot_issued_cta = 1280
gpu_stall_dramfull = 319730
gpu_stall_icnt2sh    = 1017054
gpu_total_sim_rate=58333

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 477105
	L1I_total_cache_misses = 998
	L1I_total_cache_miss_rate = 0.0021
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6669
L1D_cache:
	L1D_cache_core[0]: Access = 37742, Miss = 24952, Miss_rate = 0.661, Pending_hits = 1043, Reservation_fails = 188025
	L1D_cache_core[1]: Access = 36780, Miss = 24350, Miss_rate = 0.662, Pending_hits = 1104, Reservation_fails = 186840
	L1D_cache_core[2]: Access = 39060, Miss = 25753, Miss_rate = 0.659, Pending_hits = 1064, Reservation_fails = 188836
	L1D_cache_core[3]: Access = 35559, Miss = 23162, Miss_rate = 0.651, Pending_hits = 1015, Reservation_fails = 174918
	L1D_cache_core[4]: Access = 39297, Miss = 25773, Miss_rate = 0.656, Pending_hits = 1024, Reservation_fails = 188538
	L1D_cache_core[5]: Access = 36740, Miss = 24056, Miss_rate = 0.655, Pending_hits = 1043, Reservation_fails = 181927
	L1D_cache_core[6]: Access = 40131, Miss = 26432, Miss_rate = 0.659, Pending_hits = 1070, Reservation_fails = 190986
	L1D_cache_core[7]: Access = 39940, Miss = 26428, Miss_rate = 0.662, Pending_hits = 1150, Reservation_fails = 190366
	L1D_cache_core[8]: Access = 34807, Miss = 22621, Miss_rate = 0.650, Pending_hits = 1028, Reservation_fails = 175173
	L1D_cache_core[9]: Access = 37783, Miss = 25174, Miss_rate = 0.666, Pending_hits = 1018, Reservation_fails = 187028
	L1D_cache_core[10]: Access = 37133, Miss = 24466, Miss_rate = 0.659, Pending_hits = 1023, Reservation_fails = 188275
	L1D_cache_core[11]: Access = 36858, Miss = 24227, Miss_rate = 0.657, Pending_hits = 1008, Reservation_fails = 183260
	L1D_cache_core[12]: Access = 35792, Miss = 23422, Miss_rate = 0.654, Pending_hits = 962, Reservation_fails = 184114
	L1D_cache_core[13]: Access = 35668, Miss = 23284, Miss_rate = 0.653, Pending_hits = 1060, Reservation_fails = 180509
	L1D_cache_core[14]: Access = 37757, Miss = 25051, Miss_rate = 0.663, Pending_hits = 1002, Reservation_fails = 188306
	L1D_total_cache_accesses = 561047
	L1D_total_cache_misses = 369151
	L1D_total_cache_miss_rate = 0.6580
	L1D_total_cache_pending_hits = 15614
	L1D_total_cache_reservation_fails = 2777101
	L1D_cache_data_port_util = 0.047
	L1D_cache_fill_port_util = 0.038
L1C_cache:
	L1C_total_cache_accesses = 75669
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0063
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3157
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 173949
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 15528
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 141008
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 1308575
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 75189
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3157
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2333
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 86
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 228143
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1468526
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 476107
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 998
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6669
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
1783, 789, 907, 1075, 1019, 1271, 1566, 1497, 1443, 1611, 1426, 1342, 834, 1191, 957, 1071, 1275, 1269, 1252, 1006, 1701, 1574, 1277, 1118, 1129, 1428, 1428, 1497, 1275, 836, 1400, 1176, 1189, 1280, 1239, 1263, 1822, 1870, 1021, 1365, 933, 1028, 1396, 843, 955, 888, 759, 475, 
gpgpu_n_tot_thrd_icount = 28290240
gpgpu_n_tot_w_icount = 884070
gpgpu_n_stall_shd_mem = 3128023
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 141008
gpgpu_n_mem_write_global = 230562
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 947578
gpgpu_n_store_insn = 344470
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 919545
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3157
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3157
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 3124866
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:5089145	W0_Idle:667808	W0_Scoreboard:866503	W1:253025	W2:109128	W3:64576	W4:45432	W5:33479	W6:28992	W7:24427	W8:21971	W9:20706	W10:17837	W11:15970	W12:14040	W13:12496	W14:11829	W15:10759	W16:7624	W17:7120	W18:6273	W19:5268	W20:4314	W21:4314	W22:2813	W23:2578	W24:2160	W25:1541	W26:939	W27:558	W28:115	W29:156	W30:30	W31:0	W32:153600
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 1128064 {8:141008,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 9232496 {40:230433,72:37,136:92,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 19177088 {136:141008,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 1844496 {8:230562,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmrqlatency = 301 
maxdqlatency = 0 
maxmflatency = 971 
averagemflatency = 362 
max_icnt2mem_latency = 781 
max_icnt2sh_latency = 270678 
mrq_lat_table:15825 	1613 	499 	1190 	1547 	257 	84 	52 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	64877 	269624 	37084 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	13402 	4828 	23579 	147092 	89938 	92301 	505 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	17632 	56662 	60832 	5824 	73 	0 	0 	2 	9 	38 	944 	10406 	24713 	61782 	130847 	1821 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	69 	473 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        27        23        21        18        32        30        23        28        24        27        32        24        27        28        28        27 
dram[1]:        31        32        25        17        23        17        22        22        32        22        20        31        25        23        19        18 
dram[2]:        20        28        30        18        27        20        32        29        22        24        25        29        25        23        20        25 
dram[3]:        33        17        25        24        34        22        26        26        28        28        27        23        27        23        26        36 
dram[4]:        32        27        16        20        26        20        20        17        24        24        25        24        22        24        28        28 
dram[5]:        26        24        22        24        23        25        20        30        28        25        22        22        25        21        26        25 
maximum service time to same row:
dram[0]:     52513     58415     32391     41375     43039     35768     23541     26451     48187     50779     72418     60232     51598     52498     53922     54558 
dram[1]:     44203     48197     19787     32250     24946     42995     52404     32372     49950     78422     88718     80364     38153     43927     45785     42365 
dram[2]:     24597     28121     36262     28334     25791     29925     44894     35590     41158     34948     71127     75194     50172     49316     63667     60818 
dram[3]:     82956     34465     30124     56187     40222     32955     50197     37959     52013     94468     34571     75731     50157     35068     33462     95207 
dram[4]:     37111     36911     37326     15660     32378     31284     19967     28783     41015     29426     45400     56178     50081     31356     27562     34054 
dram[5]:     32124     42981     40760     40838     26726     33247     51855     38697     30302     41525     39569     46700     47106     30217     62242     85364 
average row accesses per activate:
dram[0]:  5.150000  4.196078  4.142857  3.324675  5.813953  5.187500  5.408163  4.138462  4.203125  4.366667  5.484848  4.756098  6.565217  4.472222  6.954545  8.263158 
dram[1]:  5.119048  5.650000  4.250000  3.514706  3.735294  3.573529  3.985714  4.343284  4.426229  4.666667  5.459459  4.585366  4.236842  5.428571  6.185185  6.296296 
dram[2]:  4.976744  4.693878  3.625000  4.888889  4.275862  5.021276  6.476191  5.630435  3.526316  3.500000  5.882353  4.974359  4.939394  5.433333  5.633333  6.076923 
dram[3]:  5.153846  4.479167  3.737705  4.808511  7.777778  3.723077  6.045455  4.654545  3.851351  4.258065  4.240000  3.563636  5.103448  5.275862  7.000000  5.366667 
dram[4]:  5.086957  4.520000  4.937500  3.750000  4.596491  5.785714  4.500000  5.488889  5.150943  5.173077  4.489362  5.294117  5.807693  4.184210  5.965517  6.160000 
dram[5]:  4.452830  3.730159  3.948276  3.730159  5.120000  4.153846  4.433333  5.673913  4.548387  3.462500  3.706897  4.512195  5.233333  5.448276  6.320000  3.975610 
average row locality = 21069/4540 = 4.640749
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       165       169       192       206       206       201       227       222       219       219       167       178       151       159       153       157 
dram[1]:       172       184       189       193       211       205       231       241       226       222       183       172       160       152       167       170 
dram[2]:       177       184       192       177       199       198       217       216       223       229       184       182       163       162       168       158 
dram[3]:       161       175       188       192       172       193       221       210       235       226       193       180       148       153       161       160 
dram[4]:       188       184       192       184       211       198       234       207       230       223       193       168       151       156       173       154 
dram[5]:       192       188       191       194       206       219       222       221       234       236       196       170       157       158       158       163 
total reads: 18217
bank skew: 241/148 = 1.63
chip skew: 3105/2968 = 1.05
number of total write accesses:
dram[0]:        41        45        40        50        44        48        38        47        50        43        14        17         0         2         0         0 
dram[1]:        43        42        49        46        43        38        48        50        44        44        19        16         1         0         0         0 
dram[2]:        37        46        40        43        49        38        55        43        45        44        16        12         0         1         1         0 
dram[3]:        40        40        40        34        38        49        45        46        50        38        19        16         0         0         0         1 
dram[4]:        46        42        45        41        51        45        54        40        43        46        18        12         0         3         0         0 
dram[5]:        44        47        38        41        50        51        44        40        48        41        19        15         0         0         0         0 
total reads: 2852
min_bank_accesses = 0!
chip skew: 486/456 = 1.07
average mf latency per bank:
dram[0]:       3574      3374      3385      2991      2942      2837      2637      2574      2528      2630      9971      9767     13900     13276     14051     13954
dram[1]:       3564      3421      3364      3372      3082      3204      2699      2598      2800      2837      9324     10570     13404     14606     13632     13534
dram[2]:       3477      3215      3121      3362      2773      2912      2426      2539      2756      2608      9282     10030     13253     12916     13110     13779
dram[3]:       3844      3629      3524      3648      3441      2956      2719      2725      2703      2832      8878     10162     14729     14318     13858     14125
dram[4]:       4165      3327      4273      3477      3658      3000      3264      2766      3264      2584     61775     11012     18973     13848     17482     14765
dram[5]:       3373      3513      3710      3576      2992      2996      2775      2899      2544      2707      9221     10608     14402     14078     14384     14134
maximum mf latency per bank:
dram[0]:        723       866       740       795       728       759       758       767       820       720       794       828       764       780       818       730
dram[1]:        823       712       732       697       789       832       751       769       769       791       850       787       868       723       763       762
dram[2]:        841       738       707       742       752       732       751       770       776       754       811       907       868       914       838       810
dram[3]:        815       798       748       817       760       780       741       728       780       722       821       792       760       809       889       763
dram[4]:        971       861       872       750       843       764       954       720       940       824       951       835       920       802       931       813
dram[5]:        760       833       826       810       746       765       771       759       761       823       795       778       757       757       761       807

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=357292 n_nop=349335 n_act=727 n_pre=711 n_req=3470 n_rd=5982 n_write=537 bw_util=0.03649
n_activity=51642 dram_eff=0.2525
bk0: 330a 354954i bk1: 338a 354620i bk2: 384a 354427i bk3: 412a 353649i bk4: 412a 354458i bk5: 402a 354193i bk6: 454a 354172i bk7: 444a 353249i bk8: 438a 353581i bk9: 438a 354035i bk10: 334a 355254i bk11: 356a 355067i bk12: 302a 355660i bk13: 318a 355233i bk14: 306a 355682i bk15: 314a 355707i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0473674
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=357292 n_nop=349016 n_act=795 n_pre=779 n_req=3561 n_rd=6156 n_write=546 bw_util=0.03752
n_activity=55386 dram_eff=0.242
bk0: 344a 354821i bk1: 368a 354841i bk2: 378a 353681i bk3: 386a 354123i bk4: 422a 353971i bk5: 410a 354063i bk6: 462a 353571i bk7: 482a 353680i bk8: 452a 354087i bk9: 444a 354134i bk10: 366a 355104i bk11: 344a 355042i bk12: 320a 355344i bk13: 304a 355576i bk14: 334a 355638i bk15: 340a 355585i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0398945
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=357292 n_nop=349245 n_act=740 n_pre=724 n_req=3499 n_rd=6058 n_write=525 bw_util=0.03685
n_activity=51769 dram_eff=0.2543
bk0: 354a 354774i bk1: 368a 354598i bk2: 384a 354069i bk3: 354a 354617i bk4: 398a 354100i bk5: 396a 354014i bk6: 434a 353939i bk7: 432a 354075i bk8: 446a 353620i bk9: 458a 353347i bk10: 368a 355058i bk11: 364a 354961i bk12: 326a 355342i bk13: 324a 355300i bk14: 336a 355515i bk15: 316a 355604i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0682299
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=357292 n_nop=349385 n_act=738 n_pre=722 n_req=3424 n_rd=5936 n_write=511 bw_util=0.03609
n_activity=52924 dram_eff=0.2436
bk0: 322a 354938i bk1: 350a 354675i bk2: 376a 354412i bk3: 384a 354660i bk4: 344a 355119i bk5: 386a 354159i bk6: 442a 354420i bk7: 420a 354088i bk8: 470a 353663i bk9: 452a 354069i bk10: 386a 354747i bk11: 360a 354673i bk12: 296a 355706i bk13: 306a 355623i bk14: 322a 355820i bk15: 320a 355779i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0376387
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=357292 n_nop=349234 n_act=716 n_pre=700 n_req=3532 n_rd=6092 n_write=550 bw_util=0.03718
n_activity=54208 dram_eff=0.2451
bk0: 376a 354724i bk1: 368a 354414i bk2: 384a 354625i bk3: 368a 354288i bk4: 422a 354243i bk5: 396a 354393i bk6: 468a 353621i bk7: 414a 354234i bk8: 460a 354290i bk9: 446a 354060i bk10: 386a 354748i bk11: 336a 355147i bk12: 302a 355613i bk13: 312a 355175i bk14: 346a 355448i bk15: 308a 355410i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0570542
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=357292 n_nop=348909 n_act=824 n_pre=808 n_req=3583 n_rd=6210 n_write=541 bw_util=0.03779
n_activity=57000 dram_eff=0.2369
bk0: 384a 354527i bk1: 376a 354242i bk2: 382a 354416i bk3: 388a 354126i bk4: 412a 354112i bk5: 438a 353955i bk6: 444a 353799i bk7: 442a 354109i bk8: 468a 354066i bk9: 472a 353693i bk10: 392a 354565i bk11: 340a 355065i bk12: 314a 355664i bk13: 316a 355695i bk14: 316a 355899i bk15: 326a 355446i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=9 avg=0.0379522

========= L2 cache stats =========
L2_cache_bank[0]: Access = 28550, Miss = 1480, Miss_rate = 0.052, Pending_hits = 14, Reservation_fails = 253
L2_cache_bank[1]: Access = 28751, Miss = 1511, Miss_rate = 0.053, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[2]: Access = 28907, Miss = 1539, Miss_rate = 0.053, Pending_hits = 10, Reservation_fails = 109
L2_cache_bank[3]: Access = 29416, Miss = 1539, Miss_rate = 0.052, Pending_hits = 6, Reservation_fails = 0
L2_cache_bank[4]: Access = 28388, Miss = 1523, Miss_rate = 0.054, Pending_hits = 4, Reservation_fails = 32
L2_cache_bank[5]: Access = 28656, Miss = 1506, Miss_rate = 0.053, Pending_hits = 9, Reservation_fails = 147
L2_cache_bank[6]: Access = 29017, Miss = 1479, Miss_rate = 0.051, Pending_hits = 5, Reservation_fails = 0
L2_cache_bank[7]: Access = 29291, Miss = 1489, Miss_rate = 0.051, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[8]: Access = 52461, Miss = 1572, Miss_rate = 0.030, Pending_hits = 8, Reservation_fails = 177
L2_cache_bank[9]: Access = 29131, Miss = 1474, Miss_rate = 0.051, Pending_hits = 8, Reservation_fails = 125
L2_cache_bank[10]: Access = 29572, Miss = 1556, Miss_rate = 0.053, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[11]: Access = 29505, Miss = 1549, Miss_rate = 0.052, Pending_hits = 7, Reservation_fails = 0
L2_total_cache_accesses = 371645
L2_total_cache_misses = 18217
L2_total_cache_miss_rate = 0.0490
L2_total_cache_pending_hits = 89
L2_total_cache_reservation_fails = 843
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 125213
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 19
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 15776
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 510
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 108
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 228065
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 61
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2436
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 50
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 225
L2_cache_data_port_util = 0.225
L2_cache_fill_port_util = 0.022

icnt_total_pkts_mem_to_simt=935947
icnt_total_pkts_simt_to_mem=602520
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 63.9908
	minimum = 6
	maximum = 593
Network latency average = 35.8255
	minimum = 6
	maximum = 450
Slowest packet = 53638
Flit latency average = 29.7439
	minimum = 6
	maximum = 449
Slowest flit = 439705
Fragmentation average = 0.0744662
	minimum = 0
	maximum = 295
Injected packet rate average = 0.11141
	minimum = 0.0923667 (at node 8)
	maximum = 0.201007 (at node 23)
Accepted packet rate average = 0.11141
	minimum = 0.0923667 (at node 8)
	maximum = 0.201007 (at node 23)
Injected flit rate average = 0.230884
	minimum = 0.149944 (at node 8)
	maximum = 0.388252 (at node 23)
Accepted flit rate average= 0.230884
	minimum = 0.18559 (at node 19)
	maximum = 0.355319 (at node 23)
Injected packet length average = 2.07238
Accepted packet length average = 2.07238
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 29.7557 (5 samples)
	minimum = 6 (5 samples)
	maximum = 231 (5 samples)
Network latency average = 18.9898 (5 samples)
	minimum = 6 (5 samples)
	maximum = 173.4 (5 samples)
Flit latency average = 16.1727 (5 samples)
	minimum = 6 (5 samples)
	maximum = 170.6 (5 samples)
Fragmentation average = 0.0192054 (5 samples)
	minimum = 0 (5 samples)
	maximum = 91.6 (5 samples)
Injected packet rate average = 0.0448832 (5 samples)
	minimum = 0.0334603 (5 samples)
	maximum = 0.110339 (5 samples)
Accepted packet rate average = 0.0448832 (5 samples)
	minimum = 0.0334603 (5 samples)
	maximum = 0.110339 (5 samples)
Injected flit rate average = 0.0946402 (5 samples)
	minimum = 0.053125 (5 samples)
	maximum = 0.195843 (5 samples)
Accepted flit rate average = 0.0946402 (5 samples)
	minimum = 0.0663915 (5 samples)
	maximum = 0.21062 (5 samples)
Injected packet size average = 2.10859 (5 samples)
Accepted packet size average = 2.10859 (5 samples)
Hops average = 1 (5 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 2 min, 18 sec (138 sec)
gpgpu_simulation_rate = 58333 (inst/sec)
gpgpu_simulation_rate = 1961 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x405636 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 7 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,270679)
GPGPU-Sim uArch: Shader 8 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,270679)
GPGPU-Sim uArch: Shader 9 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,270679)
GPGPU-Sim uArch: Shader 10 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,270679)
GPGPU-Sim uArch: Shader 11 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,270679)
GPGPU-Sim uArch: Shader 12 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,270679)
GPGPU-Sim uArch: Shader 13 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,270679)
GPGPU-Sim uArch: Shader 14 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,270679)
GPGPU-Sim uArch: Shader 0 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,270679)
GPGPU-Sim uArch: Shader 1 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,270679)
GPGPU-Sim uArch: Shader 2 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,270679)
GPGPU-Sim uArch: Shader 3 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,270679)
GPGPU-Sim uArch: Shader 4 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,270679)
GPGPU-Sim uArch: Shader 5 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,270679)
GPGPU-Sim uArch: Shader 6 bind to kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,270679)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,270679)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,270679)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,270679)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,270679)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,270679)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,270679)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,270679)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,270679)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,270679)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,270679)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,270679)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,270679)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,270679)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,270679)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,270679)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,270679)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,270679)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,270679)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,270679)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,270679)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,270679)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,270679)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,270679)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,270679)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,270679)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,270679)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,270679)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,270679)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,270679)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,270679)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,270679)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,270679)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,270679)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,270679)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,270679)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,270679)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,270679)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,270679)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,270679)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,270679)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,270679)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,270679)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,270679)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,270679)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,270679)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,270679)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,270679)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,270679)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,270679)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,270679)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,270679)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,270679)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,270679)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,270679)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,270679)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,270679)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,270679)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,270679)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,270679)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,270679)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,270679)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,270679)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,270679)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,270679)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,270679)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,270679)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,270679)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,270679)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,270679)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,270679)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,270679)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,270679)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,270679)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,270679)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,270679)
GPGPU-Sim PTX: 8600000 instructions simulated : ctaid=(23,0,0) tid=(224,0,0)
GPGPU-Sim PTX: 8700000 instructions simulated : ctaid=(54,0,0) tid=(32,0,0)
GPGPU-Sim PTX: 8800000 instructions simulated : ctaid=(61,0,0) tid=(224,0,0)
GPGPU-Sim PTX: 8900000 instructions simulated : ctaid=(42,0,0) tid=(203,0,0)
GPGPU-Sim uArch: cycles simulated: 271179  inst.: 8387058 (ipc=674.0) sim_rate=59907 (inst/sec) elapsed = 0:0:02:20 / Sun Feb 28 21:33:51 2016
GPGPU-Sim PTX: 9000000 instructions simulated : ctaid=(18,0,0) tid=(23,0,0)
GPGPU-Sim uArch: cycles simulated: 272679  inst.: 8497498 (ipc=223.7) sim_rate=60265 (inst/sec) elapsed = 0:0:02:21 / Sun Feb 28 21:33:52 2016
GPGPU-Sim uArch: cycles simulated: 274179  inst.: 8513716 (ipc=132.5) sim_rate=59955 (inst/sec) elapsed = 0:0:02:22 / Sun Feb 28 21:33:53 2016
GPGPU-Sim uArch: cycles simulated: 276179  inst.: 8546872 (ipc=90.3) sim_rate=59768 (inst/sec) elapsed = 0:0:02:23 / Sun Feb 28 21:33:54 2016
GPGPU-Sim PTX: 9100000 instructions simulated : ctaid=(26,0,0) tid=(84,0,0)
GPGPU-Sim uArch: cycles simulated: 277679  inst.: 8569937 (ipc=74.3) sim_rate=59513 (inst/sec) elapsed = 0:0:02:24 / Sun Feb 28 21:33:55 2016
GPGPU-Sim uArch: cycles simulated: 279679  inst.: 8602269 (ipc=61.4) sim_rate=59325 (inst/sec) elapsed = 0:0:02:25 / Sun Feb 28 21:33:56 2016
GPGPU-Sim uArch: cycles simulated: 281179  inst.: 8627262 (ipc=55.0) sim_rate=59090 (inst/sec) elapsed = 0:0:02:26 / Sun Feb 28 21:33:57 2016
GPGPU-Sim PTX: 9200000 instructions simulated : ctaid=(5,0,0) tid=(25,0,0)
GPGPU-Sim uArch: cycles simulated: 283179  inst.: 8659291 (ipc=48.7) sim_rate=58906 (inst/sec) elapsed = 0:0:02:27 / Sun Feb 28 21:33:58 2016
GPGPU-Sim uArch: cycles simulated: 284679  inst.: 8678358 (ipc=44.9) sim_rate=58637 (inst/sec) elapsed = 0:0:02:28 / Sun Feb 28 21:33:59 2016
GPGPU-Sim uArch: cycles simulated: 286679  inst.: 8709863 (ipc=41.2) sim_rate=58455 (inst/sec) elapsed = 0:0:02:29 / Sun Feb 28 21:34:00 2016
GPGPU-Sim uArch: cycles simulated: 288179  inst.: 8734851 (ipc=39.1) sim_rate=58232 (inst/sec) elapsed = 0:0:02:30 / Sun Feb 28 21:34:01 2016
GPGPU-Sim PTX: 9300000 instructions simulated : ctaid=(28,0,0) tid=(213,0,0)
GPGPU-Sim uArch: cycles simulated: 289679  inst.: 8759423 (ipc=37.3) sim_rate=58009 (inst/sec) elapsed = 0:0:02:31 / Sun Feb 28 21:34:02 2016
GPGPU-Sim uArch: cycles simulated: 291679  inst.: 8791811 (ipc=35.3) sim_rate=57840 (inst/sec) elapsed = 0:0:02:32 / Sun Feb 28 21:34:03 2016
GPGPU-Sim uArch: cycles simulated: 293179  inst.: 8813022 (ipc=33.9) sim_rate=57601 (inst/sec) elapsed = 0:0:02:33 / Sun Feb 28 21:34:04 2016
GPGPU-Sim uArch: cycles simulated: 295179  inst.: 8840904 (ipc=32.3) sim_rate=57408 (inst/sec) elapsed = 0:0:02:34 / Sun Feb 28 21:34:05 2016
GPGPU-Sim PTX: 9400000 instructions simulated : ctaid=(14,0,0) tid=(120,0,0)
GPGPU-Sim uArch: cycles simulated: 296679  inst.: 8865293 (ipc=31.4) sim_rate=57195 (inst/sec) elapsed = 0:0:02:35 / Sun Feb 28 21:34:06 2016
GPGPU-Sim uArch: cycles simulated: 298679  inst.: 8895799 (ipc=30.2) sim_rate=57024 (inst/sec) elapsed = 0:0:02:36 / Sun Feb 28 21:34:07 2016
GPGPU-Sim uArch: cycles simulated: 300179  inst.: 8916993 (ipc=29.4) sim_rate=56796 (inst/sec) elapsed = 0:0:02:37 / Sun Feb 28 21:34:08 2016
GPGPU-Sim PTX: 9500000 instructions simulated : ctaid=(16,0,0) tid=(209,0,0)
GPGPU-Sim uArch: cycles simulated: 302179  inst.: 8945941 (ipc=28.4) sim_rate=56619 (inst/sec) elapsed = 0:0:02:38 / Sun Feb 28 21:34:09 2016
GPGPU-Sim uArch: cycles simulated: 303679  inst.: 8968288 (ipc=27.8) sim_rate=56404 (inst/sec) elapsed = 0:0:02:39 / Sun Feb 28 21:34:10 2016
GPGPU-Sim uArch: cycles simulated: 305179  inst.: 8991813 (ipc=27.3) sim_rate=56198 (inst/sec) elapsed = 0:0:02:40 / Sun Feb 28 21:34:11 2016
GPGPU-Sim uArch: cycles simulated: 306679  inst.: 9014305 (ipc=26.8) sim_rate=55989 (inst/sec) elapsed = 0:0:02:41 / Sun Feb 28 21:34:12 2016
GPGPU-Sim PTX: 9600000 instructions simulated : ctaid=(11,0,0) tid=(1,0,0)
GPGPU-Sim uArch: cycles simulated: 308679  inst.: 9044682 (ipc=26.2) sim_rate=55831 (inst/sec) elapsed = 0:0:02:42 / Sun Feb 28 21:34:13 2016
GPGPU-Sim uArch: cycles simulated: 310179  inst.: 9068752 (ipc=25.8) sim_rate=55636 (inst/sec) elapsed = 0:0:02:43 / Sun Feb 28 21:34:14 2016
GPGPU-Sim uArch: cycles simulated: 311679  inst.: 9089594 (ipc=25.4) sim_rate=55424 (inst/sec) elapsed = 0:0:02:44 / Sun Feb 28 21:34:15 2016
GPGPU-Sim uArch: cycles simulated: 313179  inst.: 9113752 (ipc=25.0) sim_rate=55234 (inst/sec) elapsed = 0:0:02:45 / Sun Feb 28 21:34:16 2016
GPGPU-Sim PTX: 9700000 instructions simulated : ctaid=(47,0,0) tid=(23,0,0)
GPGPU-Sim uArch: cycles simulated: 315179  inst.: 9145392 (ipc=24.6) sim_rate=55092 (inst/sec) elapsed = 0:0:02:46 / Sun Feb 28 21:34:17 2016
GPGPU-Sim uArch: cycles simulated: 316679  inst.: 9168018 (ipc=24.3) sim_rate=54898 (inst/sec) elapsed = 0:0:02:47 / Sun Feb 28 21:34:18 2016
GPGPU-Sim uArch: cycles simulated: 318679  inst.: 9199634 (ipc=23.9) sim_rate=54759 (inst/sec) elapsed = 0:0:02:48 / Sun Feb 28 21:34:19 2016
GPGPU-Sim uArch: cycles simulated: 320179  inst.: 9222979 (ipc=23.7) sim_rate=54573 (inst/sec) elapsed = 0:0:02:49 / Sun Feb 28 21:34:20 2016
GPGPU-Sim PTX: 9800000 instructions simulated : ctaid=(59,0,0) tid=(94,0,0)
GPGPU-Sim uArch: cycles simulated: 322179  inst.: 9256887 (ipc=23.4) sim_rate=54452 (inst/sec) elapsed = 0:0:02:50 / Sun Feb 28 21:34:21 2016
GPGPU-Sim uArch: cycles simulated: 323679  inst.: 9282552 (ipc=23.3) sim_rate=54283 (inst/sec) elapsed = 0:0:02:51 / Sun Feb 28 21:34:22 2016
GPGPU-Sim uArch: cycles simulated: 325179  inst.: 9306354 (ipc=23.1) sim_rate=54106 (inst/sec) elapsed = 0:0:02:52 / Sun Feb 28 21:34:23 2016
GPGPU-Sim PTX: 9900000 instructions simulated : ctaid=(47,0,0) tid=(72,0,0)
GPGPU-Sim uArch: cycles simulated: 327179  inst.: 9335082 (ipc=22.7) sim_rate=53960 (inst/sec) elapsed = 0:0:02:53 / Sun Feb 28 21:34:24 2016
GPGPU-Sim uArch: cycles simulated: 328679  inst.: 9359097 (ipc=22.6) sim_rate=53787 (inst/sec) elapsed = 0:0:02:54 / Sun Feb 28 21:34:25 2016
GPGPU-Sim uArch: cycles simulated: 330179  inst.: 9382275 (ipc=22.4) sim_rate=53613 (inst/sec) elapsed = 0:0:02:55 / Sun Feb 28 21:34:26 2016
GPGPU-Sim uArch: cycles simulated: 332179  inst.: 9413545 (ipc=22.2) sim_rate=53486 (inst/sec) elapsed = 0:0:02:56 / Sun Feb 28 21:34:27 2016
GPGPU-Sim PTX: 10000000 instructions simulated : ctaid=(57,0,0) tid=(210,0,0)
GPGPU-Sim uArch: cycles simulated: 333679  inst.: 9437917 (ipc=22.0) sim_rate=53321 (inst/sec) elapsed = 0:0:02:57 / Sun Feb 28 21:34:28 2016
GPGPU-Sim uArch: cycles simulated: 335179  inst.: 9465831 (ipc=21.9) sim_rate=53178 (inst/sec) elapsed = 0:0:02:58 / Sun Feb 28 21:34:29 2016
GPGPU-Sim uArch: cycles simulated: 337179  inst.: 9495073 (ipc=21.7) sim_rate=53045 (inst/sec) elapsed = 0:0:02:59 / Sun Feb 28 21:34:30 2016
GPGPU-Sim uArch: Shader 9 finished CTA #0 (66839,270679), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(66840,270679)
GPGPU-Sim uArch: cycles simulated: 338679  inst.: 9517950 (ipc=21.6) sim_rate=52877 (inst/sec) elapsed = 0:0:03:00 / Sun Feb 28 21:34:31 2016
GPGPU-Sim PTX: 10100000 instructions simulated : ctaid=(17,0,0) tid=(98,0,0)
GPGPU-Sim uArch: cycles simulated: 340179  inst.: 9539743 (ipc=21.4) sim_rate=52705 (inst/sec) elapsed = 0:0:03:01 / Sun Feb 28 21:34:32 2016
GPGPU-Sim uArch: cycles simulated: 342179  inst.: 9570377 (ipc=21.3) sim_rate=52584 (inst/sec) elapsed = 0:0:03:02 / Sun Feb 28 21:34:33 2016
GPGPU-Sim uArch: cycles simulated: 343679  inst.: 9593500 (ipc=21.1) sim_rate=52423 (inst/sec) elapsed = 0:0:03:03 / Sun Feb 28 21:34:34 2016
GPGPU-Sim uArch: Shader 4 finished CTA #0 (73655,270679), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(73656,270679)
GPGPU-Sim PTX: 10200000 instructions simulated : ctaid=(64,0,0) tid=(222,0,0)
GPGPU-Sim uArch: cycles simulated: 345679  inst.: 9623916 (ipc=21.0) sim_rate=52303 (inst/sec) elapsed = 0:0:03:04 / Sun Feb 28 21:34:35 2016
GPGPU-Sim uArch: Shader 3 finished CTA #0 (76089,270679), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(76090,270679)
GPGPU-Sim uArch: cycles simulated: 347179  inst.: 9650362 (ipc=20.9) sim_rate=52164 (inst/sec) elapsed = 0:0:03:05 / Sun Feb 28 21:34:36 2016
GPGPU-Sim uArch: cycles simulated: 348679  inst.: 9673804 (ipc=20.8) sim_rate=52009 (inst/sec) elapsed = 0:0:03:06 / Sun Feb 28 21:34:37 2016
GPGPU-Sim uArch: Shader 13 finished CTA #0 (79419,270679), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(79420,270679)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (79934,270679), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(79935,270679)
GPGPU-Sim uArch: cycles simulated: 350679  inst.: 9701856 (ipc=20.6) sim_rate=51881 (inst/sec) elapsed = 0:0:03:07 / Sun Feb 28 21:34:38 2016
GPGPU-Sim PTX: 10300000 instructions simulated : ctaid=(76,0,0) tid=(28,0,0)
GPGPU-Sim uArch: cycles simulated: 352179  inst.: 9729004 (ipc=20.6) sim_rate=51750 (inst/sec) elapsed = 0:0:03:08 / Sun Feb 28 21:34:39 2016
GPGPU-Sim uArch: Shader 1 finished CTA #0 (82456,270679), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(82457,270679)
GPGPU-Sim uArch: cycles simulated: 353679  inst.: 9751142 (ipc=20.5) sim_rate=51593 (inst/sec) elapsed = 0:0:03:09 / Sun Feb 28 21:34:40 2016
GPGPU-Sim uArch: cycles simulated: 355679  inst.: 9783857 (ipc=20.4) sim_rate=51493 (inst/sec) elapsed = 0:0:03:10 / Sun Feb 28 21:34:41 2016
GPGPU-Sim uArch: Shader 12 finished CTA #0 (85026,270679), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(85027,270679)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (85172,270679), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(85173,270679)
GPGPU-Sim uArch: cycles simulated: 357179  inst.: 9808602 (ipc=20.3) sim_rate=51353 (inst/sec) elapsed = 0:0:03:11 / Sun Feb 28 21:34:42 2016
GPGPU-Sim PTX: 10400000 instructions simulated : ctaid=(60,0,0) tid=(222,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (87147,270679), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(87148,270679)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (87634,270679), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(87635,270679)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (87984,270679), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(87985,270679)
GPGPU-Sim uArch: cycles simulated: 358679  inst.: 9835581 (ipc=20.3) sim_rate=51226 (inst/sec) elapsed = 0:0:03:12 / Sun Feb 28 21:34:43 2016
GPGPU-Sim uArch: cycles simulated: 360179  inst.: 9862210 (ipc=20.2) sim_rate=51099 (inst/sec) elapsed = 0:0:03:13 / Sun Feb 28 21:34:44 2016
GPGPU-Sim uArch: cycles simulated: 361679  inst.: 9888522 (ipc=20.2) sim_rate=50971 (inst/sec) elapsed = 0:0:03:14 / Sun Feb 28 21:34:45 2016
GPGPU-Sim uArch: Shader 6 finished CTA #0 (91158,270679), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(91159,270679)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (91177,270679), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(91178,270679)
GPGPU-Sim PTX: 10500000 instructions simulated : ctaid=(36,0,0) tid=(49,0,0)
GPGPU-Sim uArch: cycles simulated: 363679  inst.: 9926457 (ipc=20.2) sim_rate=50904 (inst/sec) elapsed = 0:0:03:15 / Sun Feb 28 21:34:46 2016
GPGPU-Sim uArch: cycles simulated: 365179  inst.: 9955664 (ipc=20.2) sim_rate=50794 (inst/sec) elapsed = 0:0:03:16 / Sun Feb 28 21:34:47 2016
GPGPU-Sim uArch: cycles simulated: 366679  inst.: 9979726 (ipc=20.1) sim_rate=50658 (inst/sec) elapsed = 0:0:03:17 / Sun Feb 28 21:34:48 2016
GPGPU-Sim uArch: Shader 2 finished CTA #0 (96310,270679), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(96311,270679)
GPGPU-Sim PTX: 10600000 instructions simulated : ctaid=(99,0,0) tid=(154,0,0)
GPGPU-Sim uArch: cycles simulated: 368679  inst.: 10016982 (ipc=20.1) sim_rate=50590 (inst/sec) elapsed = 0:0:03:18 / Sun Feb 28 21:34:49 2016
GPGPU-Sim uArch: Shader 8 finished CTA #0 (99535,270679), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(99536,270679)
GPGPU-Sim uArch: cycles simulated: 370679  inst.: 10048831 (ipc=20.0) sim_rate=50496 (inst/sec) elapsed = 0:0:03:19 / Sun Feb 28 21:34:50 2016
GPGPU-Sim uArch: cycles simulated: 372179  inst.: 10075488 (ipc=20.0) sim_rate=50377 (inst/sec) elapsed = 0:0:03:20 / Sun Feb 28 21:34:51 2016
GPGPU-Sim PTX: 10700000 instructions simulated : ctaid=(31,0,0) tid=(234,0,0)
GPGPU-Sim uArch: cycles simulated: 374179  inst.: 10106400 (ipc=19.9) sim_rate=50280 (inst/sec) elapsed = 0:0:03:21 / Sun Feb 28 21:34:52 2016
GPGPU-Sim uArch: cycles simulated: 375679  inst.: 10131681 (ipc=19.8) sim_rate=50156 (inst/sec) elapsed = 0:0:03:22 / Sun Feb 28 21:34:53 2016
GPGPU-Sim uArch: cycles simulated: 377679  inst.: 10161700 (ipc=19.7) sim_rate=50057 (inst/sec) elapsed = 0:0:03:23 / Sun Feb 28 21:34:54 2016
GPGPU-Sim uArch: cycles simulated: 379679  inst.: 10189925 (ipc=19.6) sim_rate=49950 (inst/sec) elapsed = 0:0:03:24 / Sun Feb 28 21:34:55 2016
GPGPU-Sim PTX: 10800000 instructions simulated : ctaid=(50,0,0) tid=(115,0,0)
GPGPU-Sim uArch: cycles simulated: 381679  inst.: 10224333 (ipc=19.6) sim_rate=49874 (inst/sec) elapsed = 0:0:03:25 / Sun Feb 28 21:34:56 2016
GPGPU-Sim uArch: cycles simulated: 383679  inst.: 10256356 (ipc=19.5) sim_rate=49788 (inst/sec) elapsed = 0:0:03:26 / Sun Feb 28 21:34:57 2016
GPGPU-Sim uArch: cycles simulated: 385179  inst.: 10280094 (ipc=19.5) sim_rate=49662 (inst/sec) elapsed = 0:0:03:27 / Sun Feb 28 21:34:58 2016
GPGPU-Sim PTX: 10900000 instructions simulated : ctaid=(50,0,0) tid=(248,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (115557,270679), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(115558,270679)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (115885,270679), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(115886,270679)
GPGPU-Sim uArch: cycles simulated: 387179  inst.: 10312717 (ipc=19.4) sim_rate=49580 (inst/sec) elapsed = 0:0:03:28 / Sun Feb 28 21:34:59 2016
GPGPU-Sim uArch: cycles simulated: 389179  inst.: 10347260 (ipc=19.4) sim_rate=49508 (inst/sec) elapsed = 0:0:03:29 / Sun Feb 28 21:35:00 2016
GPGPU-Sim uArch: Shader 4 finished CTA #1 (119587,270679), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(119588,270679)
GPGPU-Sim uArch: cycles simulated: 390679  inst.: 10374673 (ipc=19.4) sim_rate=49403 (inst/sec) elapsed = 0:0:03:30 / Sun Feb 28 21:35:01 2016
GPGPU-Sim PTX: 11000000 instructions simulated : ctaid=(42,0,0) tid=(230,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (120882,270679), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(120883,270679)
GPGPU-Sim uArch: cycles simulated: 392679  inst.: 10409439 (ipc=19.3) sim_rate=49333 (inst/sec) elapsed = 0:0:03:31 / Sun Feb 28 21:35:02 2016
GPGPU-Sim uArch: Shader 3 finished CTA #1 (122230,270679), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(122231,270679)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (122537,270679), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(122538,270679)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (123021,270679), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(123022,270679)
GPGPU-Sim uArch: cycles simulated: 394679  inst.: 10448911 (ipc=19.3) sim_rate=49287 (inst/sec) elapsed = 0:0:03:32 / Sun Feb 28 21:35:03 2016
GPGPU-Sim uArch: Shader 11 finished CTA #1 (124284,270679), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(124285,270679)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (124646,270679), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(124647,270679)
GPGPU-Sim uArch: cycles simulated: 396179  inst.: 10480191 (ipc=19.4) sim_rate=49202 (inst/sec) elapsed = 0:0:03:33 / Sun Feb 28 21:35:04 2016
GPGPU-Sim PTX: 11100000 instructions simulated : ctaid=(61,0,0) tid=(167,0,0)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (125850,270679), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(125851,270679)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (126144,270679), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(126145,270679)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (126675,270679), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(126676,270679)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (126911,270679), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(126912,270679)
GPGPU-Sim uArch: cycles simulated: 398179  inst.: 10521942 (ipc=19.4) sim_rate=49167 (inst/sec) elapsed = 0:0:03:34 / Sun Feb 28 21:35:05 2016
GPGPU-Sim uArch: cycles simulated: 399679  inst.: 10547899 (ipc=19.4) sim_rate=49059 (inst/sec) elapsed = 0:0:03:35 / Sun Feb 28 21:35:06 2016
GPGPU-Sim uArch: Shader 5 finished CTA #1 (130132,270679), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(130133,270679)
GPGPU-Sim PTX: 11200000 instructions simulated : ctaid=(112,0,0) tid=(64,0,0)
GPGPU-Sim uArch: cycles simulated: 401679  inst.: 10580774 (ipc=19.3) sim_rate=48985 (inst/sec) elapsed = 0:0:03:36 / Sun Feb 28 21:35:07 2016
GPGPU-Sim uArch: cycles simulated: 403179  inst.: 10607466 (ipc=19.3) sim_rate=48882 (inst/sec) elapsed = 0:0:03:37 / Sun Feb 28 21:35:08 2016
GPGPU-Sim uArch: Shader 14 finished CTA #1 (133427,270679), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(133428,270679)
GPGPU-Sim uArch: cycles simulated: 405179  inst.: 10639025 (ipc=19.2) sim_rate=48802 (inst/sec) elapsed = 0:0:03:38 / Sun Feb 28 21:35:09 2016
GPGPU-Sim uArch: cycles simulated: 407179  inst.: 10669687 (ipc=19.2) sim_rate=48720 (inst/sec) elapsed = 0:0:03:39 / Sun Feb 28 21:35:10 2016
GPGPU-Sim PTX: 11300000 instructions simulated : ctaid=(55,0,0) tid=(103,0,0)
GPGPU-Sim uArch: cycles simulated: 409179  inst.: 10701461 (ipc=19.1) sim_rate=48643 (inst/sec) elapsed = 0:0:03:40 / Sun Feb 28 21:35:11 2016
GPGPU-Sim uArch: Shader 10 finished CTA #2 (139817,270679), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(139818,270679)
GPGPU-Sim uArch: cycles simulated: 411179  inst.: 10737451 (ipc=19.1) sim_rate=48585 (inst/sec) elapsed = 0:0:03:41 / Sun Feb 28 21:35:12 2016
GPGPU-Sim uArch: Shader 1 finished CTA #2 (141136,270679), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(141137,270679)
GPGPU-Sim uArch: cycles simulated: 412679  inst.: 10763390 (ipc=19.1) sim_rate=48483 (inst/sec) elapsed = 0:0:03:42 / Sun Feb 28 21:35:13 2016
GPGPU-Sim PTX: 11400000 instructions simulated : ctaid=(47,0,0) tid=(113,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (143933,270679), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(143934,270679)
GPGPU-Sim uArch: cycles simulated: 414679  inst.: 10797649 (ipc=19.1) sim_rate=48419 (inst/sec) elapsed = 0:0:03:43 / Sun Feb 28 21:35:14 2016
GPGPU-Sim uArch: Shader 0 finished CTA #2 (145271,270679), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(145272,270679)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (145853,270679), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(145854,270679)
GPGPU-Sim uArch: cycles simulated: 416679  inst.: 10835320 (ipc=19.1) sim_rate=48371 (inst/sec) elapsed = 0:0:03:44 / Sun Feb 28 21:35:15 2016
GPGPU-Sim uArch: Shader 8 finished CTA #2 (146742,270679), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(146743,270679)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (146857,270679), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(146858,270679)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (147001,270679), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(147002,270679)
GPGPU-Sim PTX: 11500000 instructions simulated : ctaid=(124,0,0) tid=(133,0,0)
GPGPU-Sim uArch: cycles simulated: 418179  inst.: 10868208 (ipc=19.1) sim_rate=48303 (inst/sec) elapsed = 0:0:03:45 / Sun Feb 28 21:35:16 2016
GPGPU-Sim uArch: Shader 12 finished CTA #2 (149065,270679), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(149066,270679)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (149369,270679), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(149370,270679)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (149390,270679), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(149391,270679)
GPGPU-Sim uArch: cycles simulated: 420179  inst.: 10907609 (ipc=19.1) sim_rate=48263 (inst/sec) elapsed = 0:0:03:46 / Sun Feb 28 21:35:17 2016
GPGPU-Sim uArch: Shader 9 finished CTA #2 (149512,270679), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(149513,270679)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (149669,270679), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(149670,270679)
GPGPU-Sim uArch: cycles simulated: 421679  inst.: 10939500 (ipc=19.1) sim_rate=48191 (inst/sec) elapsed = 0:0:03:47 / Sun Feb 28 21:35:18 2016
GPGPU-Sim uArch: Shader 14 finished CTA #2 (151848,270679), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(151849,270679)
GPGPU-Sim PTX: 11600000 instructions simulated : ctaid=(81,0,0) tid=(112,0,0)
GPGPU-Sim uArch: cycles simulated: 423179  inst.: 10964445 (ipc=19.1) sim_rate=48089 (inst/sec) elapsed = 0:0:03:48 / Sun Feb 28 21:35:19 2016
GPGPU-Sim uArch: cycles simulated: 425179  inst.: 11001473 (ipc=19.1) sim_rate=48041 (inst/sec) elapsed = 0:0:03:49 / Sun Feb 28 21:35:20 2016
GPGPU-Sim uArch: Shader 2 finished CTA #2 (154682,270679), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(154683,270679)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (155798,270679), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(155799,270679)
GPGPU-Sim uArch: cycles simulated: 426679  inst.: 11027916 (ipc=19.1) sim_rate=47947 (inst/sec) elapsed = 0:0:03:50 / Sun Feb 28 21:35:21 2016
GPGPU-Sim PTX: 11700000 instructions simulated : ctaid=(128,0,0) tid=(146,0,0)
GPGPU-Sim uArch: cycles simulated: 428679  inst.: 11059559 (ipc=19.0) sim_rate=47876 (inst/sec) elapsed = 0:0:03:51 / Sun Feb 28 21:35:22 2016
GPGPU-Sim uArch: cycles simulated: 430179  inst.: 11087221 (ipc=19.0) sim_rate=47789 (inst/sec) elapsed = 0:0:03:52 / Sun Feb 28 21:35:23 2016
GPGPU-Sim uArch: Shader 7 finished CTA #3 (159818,270679), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(159819,270679)
GPGPU-Sim uArch: cycles simulated: 432179  inst.: 11127149 (ipc=19.1) sim_rate=47756 (inst/sec) elapsed = 0:0:03:53 / Sun Feb 28 21:35:24 2016
GPGPU-Sim PTX: 11800000 instructions simulated : ctaid=(96,0,0) tid=(51,0,0)
GPGPU-Sim uArch: cycles simulated: 434179  inst.: 11163076 (ipc=19.0) sim_rate=47705 (inst/sec) elapsed = 0:0:03:54 / Sun Feb 28 21:35:25 2016
GPGPU-Sim uArch: Shader 1 finished CTA #3 (163621,270679), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(163622,270679)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (163747,270679), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(163748,270679)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (164207,270679), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(164208,270679)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (164681,270679), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(164682,270679)
GPGPU-Sim uArch: cycles simulated: 435679  inst.: 11197421 (ipc=19.1) sim_rate=47648 (inst/sec) elapsed = 0:0:03:55 / Sun Feb 28 21:35:26 2016
GPGPU-Sim uArch: Shader 6 finished CTA #3 (166199,270679), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(166200,270679)
GPGPU-Sim uArch: cycles simulated: 437179  inst.: 11227482 (ipc=19.1) sim_rate=47574 (inst/sec) elapsed = 0:0:03:56 / Sun Feb 28 21:35:27 2016
GPGPU-Sim uArch: Shader 10 finished CTA #3 (166554,270679), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(166555,270679)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (166844,270679), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(166845,270679)
GPGPU-Sim PTX: 11900000 instructions simulated : ctaid=(88,0,0) tid=(110,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (167881,270679), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(167882,270679)
GPGPU-Sim uArch: cycles simulated: 439179  inst.: 11274405 (ipc=19.1) sim_rate=47571 (inst/sec) elapsed = 0:0:03:57 / Sun Feb 28 21:35:28 2016
GPGPU-Sim uArch: Shader 14 finished CTA #3 (169657,270679), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(169658,270679)
GPGPU-Sim uArch: cycles simulated: 440679  inst.: 11300869 (ipc=19.1) sim_rate=47482 (inst/sec) elapsed = 0:0:03:58 / Sun Feb 28 21:35:29 2016
GPGPU-Sim uArch: Shader 3 finished CTA #3 (170460,270679), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(170461,270679)
GPGPU-Sim uArch: cycles simulated: 442179  inst.: 11331515 (ipc=19.1) sim_rate=47412 (inst/sec) elapsed = 0:0:03:59 / Sun Feb 28 21:35:30 2016
GPGPU-Sim PTX: 12000000 instructions simulated : ctaid=(145,0,0) tid=(27,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (172432,270679), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(172433,270679)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (173239,270679), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(173240,270679)
GPGPU-Sim uArch: cycles simulated: 444179  inst.: 11369063 (ipc=19.1) sim_rate=47371 (inst/sec) elapsed = 0:0:04:00 / Sun Feb 28 21:35:31 2016
GPGPU-Sim uArch: cycles simulated: 446179  inst.: 11404490 (ipc=19.1) sim_rate=47321 (inst/sec) elapsed = 0:0:04:01 / Sun Feb 28 21:35:32 2016
GPGPU-Sim uArch: Shader 4 finished CTA #3 (176723,270679), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(176724,270679)
GPGPU-Sim uArch: cycles simulated: 447679  inst.: 11425445 (ipc=19.1) sim_rate=47212 (inst/sec) elapsed = 0:0:04:02 / Sun Feb 28 21:35:33 2016
GPGPU-Sim PTX: 12100000 instructions simulated : ctaid=(115,0,0) tid=(62,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (178766,270679), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(178767,270679)
GPGPU-Sim uArch: cycles simulated: 449679  inst.: 11462520 (ipc=19.1) sim_rate=47170 (inst/sec) elapsed = 0:0:04:03 / Sun Feb 28 21:35:34 2016
GPGPU-Sim uArch: cycles simulated: 451179  inst.: 11490195 (ipc=19.1) sim_rate=47090 (inst/sec) elapsed = 0:0:04:04 / Sun Feb 28 21:35:35 2016
GPGPU-Sim uArch: Shader 12 finished CTA #4 (180990,270679), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(180991,270679)
GPGPU-Sim uArch: cycles simulated: 453179  inst.: 11527469 (ipc=19.1) sim_rate=47050 (inst/sec) elapsed = 0:0:04:05 / Sun Feb 28 21:35:36 2016
GPGPU-Sim PTX: 12200000 instructions simulated : ctaid=(144,0,0) tid=(154,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (183187,270679), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(183188,270679)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (183884,270679), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(183885,270679)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (183967,270679), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(183968,270679)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (184249,270679), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(184250,270679)
GPGPU-Sim uArch: cycles simulated: 455179  inst.: 11567429 (ipc=19.1) sim_rate=47022 (inst/sec) elapsed = 0:0:04:06 / Sun Feb 28 21:35:37 2016
GPGPU-Sim uArch: Shader 7 finished CTA #4 (185281,270679), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(185282,270679)
GPGPU-Sim uArch: cycles simulated: 456679  inst.: 11596679 (ipc=19.1) sim_rate=46950 (inst/sec) elapsed = 0:0:04:07 / Sun Feb 28 21:35:38 2016
GPGPU-Sim uArch: Shader 14 finished CTA #4 (187063,270679), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(187064,270679)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (187174,270679), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(187175,270679)
GPGPU-Sim PTX: 12300000 instructions simulated : ctaid=(158,0,0) tid=(143,0,0)
GPGPU-Sim uArch: cycles simulated: 458179  inst.: 11630261 (ipc=19.1) sim_rate=46896 (inst/sec) elapsed = 0:0:04:08 / Sun Feb 28 21:35:39 2016
GPGPU-Sim uArch: Shader 6 finished CTA #4 (187544,270679), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(187545,270679)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (188679,270679), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(188680,270679)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (189180,270679), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(189181,270679)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (189231,270679), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(189232,270679)
GPGPU-Sim uArch: cycles simulated: 460179  inst.: 11672364 (ipc=19.1) sim_rate=46876 (inst/sec) elapsed = 0:0:04:09 / Sun Feb 28 21:35:40 2016
GPGPU-Sim uArch: cycles simulated: 461679  inst.: 11701032 (ipc=19.1) sim_rate=46804 (inst/sec) elapsed = 0:0:04:10 / Sun Feb 28 21:35:41 2016
GPGPU-Sim PTX: 12400000 instructions simulated : ctaid=(146,0,0) tid=(155,0,0)
GPGPU-Sim uArch: cycles simulated: 463679  inst.: 11729059 (ipc=19.1) sim_rate=46729 (inst/sec) elapsed = 0:0:04:11 / Sun Feb 28 21:35:42 2016
GPGPU-Sim uArch: Shader 13 finished CTA #4 (194009,270679), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(194010,270679)
GPGPU-Sim uArch: cycles simulated: 465179  inst.: 11755308 (ipc=19.1) sim_rate=46648 (inst/sec) elapsed = 0:0:04:12 / Sun Feb 28 21:35:43 2016
GPGPU-Sim uArch: Shader 7 finished CTA #5 (195359,270679), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(195360,270679)
GPGPU-Sim uArch: cycles simulated: 467179  inst.: 11792663 (ipc=19.0) sim_rate=46611 (inst/sec) elapsed = 0:0:04:13 / Sun Feb 28 21:35:44 2016
GPGPU-Sim uArch: Shader 9 finished CTA #4 (197127,270679), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(197128,270679)
GPGPU-Sim PTX: 12500000 instructions simulated : ctaid=(165,0,0) tid=(85,0,0)
GPGPU-Sim uArch: cycles simulated: 468679  inst.: 11820013 (ipc=19.0) sim_rate=46535 (inst/sec) elapsed = 0:0:04:14 / Sun Feb 28 21:35:45 2016
GPGPU-Sim uArch: Shader 10 finished CTA #5 (198819,270679), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(198820,270679)
GPGPU-Sim uArch: cycles simulated: 470679  inst.: 11859073 (ipc=19.0) sim_rate=46506 (inst/sec) elapsed = 0:0:04:15 / Sun Feb 28 21:35:46 2016
GPGPU-Sim uArch: Shader 8 finished CTA #5 (200104,270679), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(200105,270679)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (201136,270679), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(201137,270679)
GPGPU-Sim uArch: cycles simulated: 472679  inst.: 11894672 (ipc=19.0) sim_rate=46463 (inst/sec) elapsed = 0:0:04:16 / Sun Feb 28 21:35:47 2016
GPGPU-Sim uArch: Shader 6 finished CTA #5 (202543,270679), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(202544,270679)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (202576,270679), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(202577,270679)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (202645,270679), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(202646,270679)
GPGPU-Sim PTX: 12600000 instructions simulated : ctaid=(163,0,0) tid=(71,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (203084,270679), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(203085,270679)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (203492,270679), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(203493,270679)
GPGPU-Sim uArch: cycles simulated: 474179  inst.: 11928059 (ipc=19.1) sim_rate=46412 (inst/sec) elapsed = 0:0:04:17 / Sun Feb 28 21:35:48 2016
GPGPU-Sim uArch: Shader 0 finished CTA #5 (204060,270679), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(204061,270679)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (204648,270679), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(204649,270679)
GPGPU-Sim uArch: cycles simulated: 476179  inst.: 11972505 (ipc=19.1) sim_rate=46405 (inst/sec) elapsed = 0:0:04:18 / Sun Feb 28 21:35:49 2016
GPGPU-Sim uArch: Shader 5 finished CTA #5 (205787,270679), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(205788,270679)
GPGPU-Sim uArch: cycles simulated: 477679  inst.: 12001668 (ipc=19.1) sim_rate=46338 (inst/sec) elapsed = 0:0:04:19 / Sun Feb 28 21:35:50 2016
GPGPU-Sim uArch: Shader 9 finished CTA #5 (207331,270679), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(207332,270679)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (207410,270679), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(207411,270679)
GPGPU-Sim PTX: 12700000 instructions simulated : ctaid=(115,0,0) tid=(106,0,0)
GPGPU-Sim uArch: cycles simulated: 479179  inst.: 12027400 (ipc=19.1) sim_rate=46259 (inst/sec) elapsed = 0:0:04:20 / Sun Feb 28 21:35:51 2016
GPGPU-Sim uArch: Shader 14 finished CTA #5 (209094,270679), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(209095,270679)
GPGPU-Sim uArch: cycles simulated: 481179  inst.: 12061364 (ipc=19.1) sim_rate=46212 (inst/sec) elapsed = 0:0:04:21 / Sun Feb 28 21:35:52 2016
GPGPU-Sim uArch: cycles simulated: 483179  inst.: 12089998 (ipc=19.0) sim_rate=46145 (inst/sec) elapsed = 0:0:04:22 / Sun Feb 28 21:35:53 2016
GPGPU-Sim PTX: 12800000 instructions simulated : ctaid=(176,0,0) tid=(153,0,0)
GPGPU-Sim uArch: cycles simulated: 484679  inst.: 12113271 (ipc=19.0) sim_rate=46058 (inst/sec) elapsed = 0:0:04:23 / Sun Feb 28 21:35:54 2016
GPGPU-Sim uArch: cycles simulated: 486679  inst.: 12149365 (ipc=19.0) sim_rate=46020 (inst/sec) elapsed = 0:0:04:24 / Sun Feb 28 21:35:55 2016
GPGPU-Sim uArch: Shader 12 finished CTA #0 (216519,270679), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(216520,270679)
GPGPU-Sim uArch: cycles simulated: 488679  inst.: 12184043 (ipc=19.0) sim_rate=45977 (inst/sec) elapsed = 0:0:04:25 / Sun Feb 28 21:35:56 2016
GPGPU-Sim uArch: Shader 0 finished CTA #0 (218031,270679), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(218032,270679)
GPGPU-Sim PTX: 12900000 instructions simulated : ctaid=(129,0,0) tid=(37,0,0)
GPGPU-Sim uArch: cycles simulated: 490179  inst.: 12209022 (ipc=18.9) sim_rate=45898 (inst/sec) elapsed = 0:0:04:26 / Sun Feb 28 21:35:57 2016
GPGPU-Sim uArch: Shader 1 finished CTA #0 (220489,270679), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(220490,270679)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (221200,270679), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(221201,270679)
GPGPU-Sim uArch: cycles simulated: 492179  inst.: 12239840 (ipc=18.9) sim_rate=45842 (inst/sec) elapsed = 0:0:04:27 / Sun Feb 28 21:35:58 2016
GPGPU-Sim uArch: Shader 10 finished CTA #0 (221569,270679), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(221570,270679)
GPGPU-Sim uArch: cycles simulated: 494179  inst.: 12281549 (ipc=18.9) sim_rate=45826 (inst/sec) elapsed = 0:0:04:28 / Sun Feb 28 21:35:59 2016
GPGPU-Sim uArch: Shader 14 finished CTA #0 (224438,270679), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(224439,270679)
GPGPU-Sim PTX: 13000000 instructions simulated : ctaid=(106,0,0) tid=(242,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (224623,270679), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(224624,270679)
GPGPU-Sim uArch: cycles simulated: 495679  inst.: 12306170 (ipc=18.9) sim_rate=45747 (inst/sec) elapsed = 0:0:04:29 / Sun Feb 28 21:36:00 2016
GPGPU-Sim uArch: Shader 13 finished CTA #0 (226745,270679), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(226746,270679)
GPGPU-Sim uArch: cycles simulated: 497679  inst.: 12337239 (ipc=18.9) sim_rate=45693 (inst/sec) elapsed = 0:0:04:30 / Sun Feb 28 21:36:01 2016
GPGPU-Sim uArch: Shader 5 finished CTA #0 (227553,270679), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(227554,270679)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (227748,270679), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(227749,270679)
GPGPU-Sim uArch: cycles simulated: 499179  inst.: 12369582 (ipc=18.9) sim_rate=45644 (inst/sec) elapsed = 0:0:04:31 / Sun Feb 28 21:36:02 2016
GPGPU-Sim uArch: Shader 4 finished CTA #0 (228726,270679), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(228727,270679)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (228922,270679), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(228923,270679)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (229166,270679), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(229167,270679)
GPGPU-Sim PTX: 13100000 instructions simulated : ctaid=(142,0,0) tid=(110,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (230271,270679), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(230272,270679)
GPGPU-Sim uArch: cycles simulated: 501179  inst.: 12407996 (ipc=18.9) sim_rate=45617 (inst/sec) elapsed = 0:0:04:32 / Sun Feb 28 21:36:03 2016
GPGPU-Sim uArch: Shader 2 finished CTA #0 (231598,270679), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(231599,270679)
GPGPU-Sim uArch: cycles simulated: 502679  inst.: 12433038 (ipc=18.9) sim_rate=45542 (inst/sec) elapsed = 0:0:04:33 / Sun Feb 28 21:36:04 2016
GPGPU-Sim uArch: Shader 0 finished CTA #1 (232813,270679), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(232814,270679)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (233397,270679), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(233398,270679)
GPGPU-Sim uArch: cycles simulated: 504679  inst.: 12463712 (ipc=18.9) sim_rate=45488 (inst/sec) elapsed = 0:0:04:34 / Sun Feb 28 21:36:05 2016
GPGPU-Sim uArch: Shader 7 finished CTA #1 (234821,270679), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(234822,270679)
GPGPU-Sim PTX: 13200000 instructions simulated : ctaid=(131,0,0) tid=(35,0,0)
GPGPU-Sim uArch: cycles simulated: 506179  inst.: 12490811 (ipc=18.9) sim_rate=45421 (inst/sec) elapsed = 0:0:04:35 / Sun Feb 28 21:36:06 2016
GPGPU-Sim uArch: Shader 10 finished CTA #1 (235864,270679), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(235865,270679)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (235949,270679), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(235950,270679)
GPGPU-Sim uArch: cycles simulated: 507679  inst.: 12521446 (ipc=18.9) sim_rate=45367 (inst/sec) elapsed = 0:0:04:36 / Sun Feb 28 21:36:07 2016
GPGPU-Sim uArch: Shader 13 finished CTA #1 (237231,270679), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(237232,270679)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (237302,270679), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(237303,270679)
GPGPU-Sim uArch: cycles simulated: 509679  inst.: 12555485 (ipc=18.9) sim_rate=45326 (inst/sec) elapsed = 0:0:04:37 / Sun Feb 28 21:36:08 2016
GPGPU-Sim uArch: Shader 2 finished CTA #1 (239740,270679), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(239741,270679)
GPGPU-Sim uArch: cycles simulated: 511179  inst.: 12576826 (ipc=18.8) sim_rate=45240 (inst/sec) elapsed = 0:0:04:38 / Sun Feb 28 21:36:09 2016
GPGPU-Sim PTX: 13300000 instructions simulated : ctaid=(188,0,0) tid=(223,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (241786,270679), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(241787,270679)
GPGPU-Sim uArch: cycles simulated: 513179  inst.: 12602829 (ipc=18.8) sim_rate=45171 (inst/sec) elapsed = 0:0:04:39 / Sun Feb 28 21:36:10 2016
GPGPU-Sim uArch: Shader 6 finished CTA #1 (243467,270679), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(243468,270679)
GPGPU-Sim uArch: cycles simulated: 515179  inst.: 12629518 (ipc=18.7) sim_rate=45105 (inst/sec) elapsed = 0:0:04:40 / Sun Feb 28 21:36:11 2016
GPGPU-Sim uArch: Shader 9 finished CTA #1 (244523,270679), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(244524,270679)
GPGPU-Sim uArch: cycles simulated: 517179  inst.: 12660485 (ipc=18.7) sim_rate=45055 (inst/sec) elapsed = 0:0:04:41 / Sun Feb 28 21:36:12 2016
GPGPU-Sim uArch: Shader 12 finished CTA #1 (246512,270679), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(246513,270679)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (247452,270679), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(247453,270679)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (247633,270679), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(247634,270679)
GPGPU-Sim PTX: 13400000 instructions simulated : ctaid=(160,0,0) tid=(166,0,0)
GPGPU-Sim uArch: cycles simulated: 518679  inst.: 12685168 (ipc=18.7) sim_rate=44982 (inst/sec) elapsed = 0:0:04:42 / Sun Feb 28 21:36:13 2016
GPGPU-Sim uArch: Shader 12 finished CTA #2 (248375,270679), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(248376,270679)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (249181,270679), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(249182,270679)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (249415,270679), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(249416,270679)
GPGPU-Sim uArch: cycles simulated: 520679  inst.: 12720991 (ipc=18.7) sim_rate=44950 (inst/sec) elapsed = 0:0:04:43 / Sun Feb 28 21:36:14 2016
GPGPU-Sim uArch: Shader 10 finished CTA #2 (251309,270679), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(251310,270679)
GPGPU-Sim uArch: cycles simulated: 522179  inst.: 12747615 (ipc=18.7) sim_rate=44885 (inst/sec) elapsed = 0:0:04:44 / Sun Feb 28 21:36:15 2016
GPGPU-Sim uArch: Shader 11 finished CTA #1 (252829,270679), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(252830,270679)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (252872,270679), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(252873,270679)
GPGPU-Sim uArch: cycles simulated: 523679  inst.: 12772530 (ipc=18.7) sim_rate=44815 (inst/sec) elapsed = 0:0:04:45 / Sun Feb 28 21:36:16 2016
GPGPU-Sim PTX: 13500000 instructions simulated : ctaid=(214,0,0) tid=(10,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (253108,270679), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(253109,270679)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (253973,270679), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(253974,270679)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (254915,270679), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(254916,270679)
GPGPU-Sim uArch: cycles simulated: 525679  inst.: 12807809 (ipc=18.7) sim_rate=44782 (inst/sec) elapsed = 0:0:04:46 / Sun Feb 28 21:36:17 2016
GPGPU-Sim uArch: Shader 4 finished CTA #2 (255981,270679), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(255982,270679)
GPGPU-Sim uArch: cycles simulated: 527179  inst.: 12834106 (ipc=18.7) sim_rate=44718 (inst/sec) elapsed = 0:0:04:47 / Sun Feb 28 21:36:18 2016
GPGPU-Sim uArch: Shader 2 finished CTA #2 (257378,270679), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(257379,270679)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (257448,270679), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(257449,270679)
GPGPU-Sim uArch: cycles simulated: 528679  inst.: 12862010 (ipc=18.7) sim_rate=44659 (inst/sec) elapsed = 0:0:04:48 / Sun Feb 28 21:36:19 2016
GPGPU-Sim uArch: Shader 0 finished CTA #2 (258237,270679), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(258238,270679)
GPGPU-Sim PTX: 13600000 instructions simulated : ctaid=(213,0,0) tid=(18,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (259257,270679), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(259258,270679)
GPGPU-Sim uArch: cycles simulated: 530179  inst.: 12888324 (ipc=18.6) sim_rate=44596 (inst/sec) elapsed = 0:0:04:49 / Sun Feb 28 21:36:20 2016
GPGPU-Sim uArch: Shader 11 finished CTA #2 (259552,270679), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(259553,270679)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (259961,270679), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(259962,270679)
GPGPU-Sim uArch: cycles simulated: 532179  inst.: 12925323 (ipc=18.6) sim_rate=44570 (inst/sec) elapsed = 0:0:04:50 / Sun Feb 28 21:36:21 2016
GPGPU-Sim uArch: Shader 1 finished CTA #3 (262872,270679), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(262873,270679)
GPGPU-Sim uArch: cycles simulated: 533679  inst.: 12947687 (ipc=18.6) sim_rate=44493 (inst/sec) elapsed = 0:0:04:51 / Sun Feb 28 21:36:22 2016
GPGPU-Sim uArch: Shader 8 finished CTA #3 (263061,270679), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(263062,270679)
GPGPU-Sim PTX: 13700000 instructions simulated : ctaid=(151,0,0) tid=(110,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (264960,270679), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(264961,270679)
GPGPU-Sim uArch: cycles simulated: 535679  inst.: 12983027 (ipc=18.6) sim_rate=44462 (inst/sec) elapsed = 0:0:04:52 / Sun Feb 28 21:36:23 2016
GPGPU-Sim uArch: Shader 12 finished CTA #3 (265182,270679), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(265183,270679)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (265283,270679), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(265284,270679)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (265967,270679), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(265968,270679)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (266336,270679), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(266337,270679)
GPGPU-Sim uArch: cycles simulated: 537179  inst.: 13019352 (ipc=18.6) sim_rate=44434 (inst/sec) elapsed = 0:0:04:53 / Sun Feb 28 21:36:24 2016
GPGPU-Sim uArch: Shader 13 finished CTA #3 (267545,270679), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(267546,270679)
GPGPU-Sim uArch: cycles simulated: 538679  inst.: 13048230 (ipc=18.6) sim_rate=44381 (inst/sec) elapsed = 0:0:04:54 / Sun Feb 28 21:36:25 2016
GPGPU-Sim uArch: Shader 3 finished CTA #3 (268541,270679), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(268542,270679)
GPGPU-Sim PTX: 13800000 instructions simulated : ctaid=(200,0,0) tid=(169,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (268708,270679), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(268709,270679)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (269345,270679), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(269346,270679)
GPGPU-Sim uArch: cycles simulated: 540679  inst.: 13093518 (ipc=18.7) sim_rate=44384 (inst/sec) elapsed = 0:0:04:55 / Sun Feb 28 21:36:26 2016
GPGPU-Sim uArch: Shader 9 finished CTA #3 (270372,270679), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(270373,270679)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (271331,270679), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(271332,270679)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (271480,270679), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(271481,270679)
GPGPU-Sim uArch: cycles simulated: 542179  inst.: 13122051 (ipc=18.7) sim_rate=44331 (inst/sec) elapsed = 0:0:04:56 / Sun Feb 28 21:36:27 2016
GPGPU-Sim uArch: Shader 5 finished CTA #3 (271810,270679), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(271811,270679)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (272805,270679), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(272806,270679)
GPGPU-Sim uArch: cycles simulated: 543679  inst.: 13151297 (ipc=18.7) sim_rate=44280 (inst/sec) elapsed = 0:0:04:57 / Sun Feb 28 21:36:28 2016
GPGPU-Sim uArch: Shader 14 finished CTA #3 (273123,270679), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(273124,270679)
GPGPU-Sim PTX: 13900000 instructions simulated : ctaid=(164,0,0) tid=(186,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (273749,270679), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(273750,270679)
GPGPU-Sim uArch: cycles simulated: 545179  inst.: 13178607 (ipc=18.7) sim_rate=44223 (inst/sec) elapsed = 0:0:04:58 / Sun Feb 28 21:36:29 2016
GPGPU-Sim uArch: Shader 0 finished CTA #4 (274931,270679), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(274932,270679)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (275681,270679), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(275682,270679)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (276431,270679), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(276432,270679)
GPGPU-Sim uArch: cycles simulated: 547179  inst.: 13213688 (ipc=18.7) sim_rate=44192 (inst/sec) elapsed = 0:0:04:59 / Sun Feb 28 21:36:30 2016
GPGPU-Sim uArch: Shader 4 finished CTA #4 (276558,270679), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(276559,270679)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (276622,270679), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(276623,270679)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (277965,270679), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(277966,270679)
GPGPU-Sim uArch: cycles simulated: 548679  inst.: 13244587 (ipc=18.7) sim_rate=44148 (inst/sec) elapsed = 0:0:05:00 / Sun Feb 28 21:36:31 2016
GPGPU-Sim uArch: Shader 3 finished CTA #4 (278072,270679), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(278073,270679)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (278111,270679), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(278112,270679)
GPGPU-Sim PTX: 14000000 instructions simulated : ctaid=(242,0,0) tid=(152,0,0)
GPGPU-Sim uArch: cycles simulated: 550179  inst.: 13277472 (ipc=18.7) sim_rate=44111 (inst/sec) elapsed = 0:0:05:01 / Sun Feb 28 21:36:32 2016
GPGPU-Sim uArch: Shader 8 finished CTA #5 (279717,270679), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(279718,270679)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (280713,270679), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(280714,270679)
GPGPU-Sim uArch: cycles simulated: 552179  inst.: 13311155 (ipc=18.7) sim_rate=44076 (inst/sec) elapsed = 0:0:05:02 / Sun Feb 28 21:36:33 2016
GPGPU-Sim uArch: Shader 2 finished CTA #4 (281655,270679), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(281656,270679)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (282150,270679), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(282151,270679)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (282275,270679), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(282276,270679)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (282517,270679), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (282612,270679), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 553679  inst.: 13342661 (ipc=18.7) sim_rate=44035 (inst/sec) elapsed = 0:0:05:03 / Sun Feb 28 21:36:34 2016
GPGPU-Sim uArch: Shader 13 finished CTA #4 (283059,270679), 5 CTAs running
GPGPU-Sim PTX: 14100000 instructions simulated : ctaid=(229,0,0) tid=(19,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (284036,270679), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (284099,270679), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (284125,270679), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (284935,270679), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 555679  inst.: 13379102 (ipc=18.7) sim_rate=44010 (inst/sec) elapsed = 0:0:05:04 / Sun Feb 28 21:36:35 2016
GPGPU-Sim uArch: Shader 9 finished CTA #4 (285451,270679), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 557179  inst.: 13401296 (ipc=18.7) sim_rate=43938 (inst/sec) elapsed = 0:0:05:05 / Sun Feb 28 21:36:36 2016
GPGPU-Sim uArch: Shader 12 finished CTA #0 (286580,270679), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (288000,270679), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (288026,270679), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 559179  inst.: 13440023 (ipc=18.7) sim_rate=43921 (inst/sec) elapsed = 0:0:05:06 / Sun Feb 28 21:36:37 2016
GPGPU-Sim uArch: Shader 5 finished CTA #5 (288578,270679), 5 CTAs running
GPGPU-Sim PTX: 14200000 instructions simulated : ctaid=(203,0,0) tid=(241,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (288681,270679), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (288846,270679), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (289189,270679), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (289303,270679), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (289506,270679), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (290049,270679), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (290236,270679), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 561179  inst.: 13471029 (ipc=18.7) sim_rate=43879 (inst/sec) elapsed = 0:0:05:07 / Sun Feb 28 21:36:38 2016
GPGPU-Sim uArch: Shader 6 finished CTA #0 (290684,270679), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (290813,270679), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (291173,270679), 4 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (291244,270679), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (291716,270679), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (292299,270679), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (292394,270679), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 563179  inst.: 13499487 (ipc=18.6) sim_rate=43829 (inst/sec) elapsed = 0:0:05:08 / Sun Feb 28 21:36:39 2016
GPGPU-Sim uArch: Shader 11 finished CTA #2 (293436,270679), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (293986,270679), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (294019,270679), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (294047,270679), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (294079,270679), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (294141,270679), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (294284,270679), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 565679  inst.: 13535420 (ipc=18.6) sim_rate=43803 (inst/sec) elapsed = 0:0:05:09 / Sun Feb 28 21:36:40 2016
GPGPU-Sim uArch: Shader 4 finished CTA #1 (295055,270679), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (295284,270679), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (295316,270679), 3 CTAs running
GPGPU-Sim PTX: 14300000 instructions simulated : ctaid=(205,0,0) tid=(239,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (295623,270679), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (295640,270679), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (295845,270679), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (296012,270679), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (296019,270679), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #1 (296116,270679), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (296367,270679), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (296474,270679), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 12 finished CTA #4 (296522,270679), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (296556,270679), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (296626,270679), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (296656,270679), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (296847,270679), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (296902,270679), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (296932,270679), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (296941,270679), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (296966,270679), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (296990,270679), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (297009,270679), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (297072,270679), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (297122,270679), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (297159,270679), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (297270,270679), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #3 (297365,270679), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (297496,270679), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 568179  inst.: 13568118 (ipc=18.5) sim_rate=43768 (inst/sec) elapsed = 0:0:05:10 / Sun Feb 28 21:36:41 2016
GPGPU-Sim uArch: Shader 8 finished CTA #2 (297524,270679), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (297615,270679), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (297654,270679), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (297691,270679), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 6 finished CTA #2 (297795,270679), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (297811,270679), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (297948,270679), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #2 (298057,270679), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (298078,270679), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (298154,270679), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #2 (298159,270679), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (298260,270679), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (298349,270679), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (298378,270679), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #4 (298393,270679), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #3 (298552,270679), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (298727,270679), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #4 (298898,270679), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (299027,270679), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #1 (299225,270679), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (299327,270679), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (299470,270679), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #1 (299478,270679), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (299682,270679), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #4 (299725,270679), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #2 (301364,270679), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (302103,270679), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (302277,270679), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (304025,270679), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 6 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 2.
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 6 
gpu_sim_cycle = 304026
gpu_sim_insn = 5531998
gpu_ipc =      18.1958
gpu_tot_sim_cycle = 574705
gpu_tot_sim_insn = 13582068
gpu_tot_ipc =      23.6331
gpu_tot_issued_cta = 1536
gpu_stall_dramfull = 1133879
gpu_stall_icnt2sh    = 3085054
gpu_total_sim_rate=43813

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 789570
	L1I_total_cache_misses = 998
	L1I_total_cache_miss_rate = 0.0013
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6669
L1D_cache:
	L1D_cache_core[0]: Access = 77843, Miss = 53903, Miss_rate = 0.692, Pending_hits = 2657, Reservation_fails = 440329
	L1D_cache_core[1]: Access = 77109, Miss = 53355, Miss_rate = 0.692, Pending_hits = 2697, Reservation_fails = 438116
	L1D_cache_core[2]: Access = 80472, Miss = 55647, Miss_rate = 0.692, Pending_hits = 2790, Reservation_fails = 443328
	L1D_cache_core[3]: Access = 75655, Miss = 52173, Miss_rate = 0.690, Pending_hits = 2664, Reservation_fails = 427054
	L1D_cache_core[4]: Access = 79319, Miss = 54607, Miss_rate = 0.688, Pending_hits = 2673, Reservation_fails = 439315
	L1D_cache_core[5]: Access = 75999, Miss = 52471, Miss_rate = 0.690, Pending_hits = 2603, Reservation_fails = 432930
	L1D_cache_core[6]: Access = 80822, Miss = 55854, Miss_rate = 0.691, Pending_hits = 2783, Reservation_fails = 442126
	L1D_cache_core[7]: Access = 80249, Miss = 55553, Miss_rate = 0.692, Pending_hits = 2754, Reservation_fails = 441342
	L1D_cache_core[8]: Access = 74984, Miss = 51672, Miss_rate = 0.689, Pending_hits = 2737, Reservation_fails = 427439
	L1D_cache_core[9]: Access = 77390, Miss = 53891, Miss_rate = 0.696, Pending_hits = 2560, Reservation_fails = 437804
	L1D_cache_core[10]: Access = 76974, Miss = 53041, Miss_rate = 0.689, Pending_hits = 2616, Reservation_fails = 438585
	L1D_cache_core[11]: Access = 76336, Miss = 52615, Miss_rate = 0.689, Pending_hits = 2570, Reservation_fails = 432392
	L1D_cache_core[12]: Access = 75688, Miss = 52148, Miss_rate = 0.689, Pending_hits = 2530, Reservation_fails = 432527
	L1D_cache_core[13]: Access = 74661, Miss = 51564, Miss_rate = 0.691, Pending_hits = 2619, Reservation_fails = 430883
	L1D_cache_core[14]: Access = 77883, Miss = 53888, Miss_rate = 0.692, Pending_hits = 2615, Reservation_fails = 441566
	L1D_total_cache_accesses = 1161384
	L1D_total_cache_misses = 802382
	L1D_total_cache_miss_rate = 0.6909
	L1D_total_cache_pending_hits = 39868
	L1D_total_cache_reservation_fails = 6545736
	L1D_cache_data_port_util = 0.039
	L1D_cache_fill_port_util = 0.048
L1C_cache:
	L1C_total_cache_accesses = 117451
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0041
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3157
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 315591
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 39704
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 397254
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 4009094
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 116971
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3157
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3543
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 164
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 405128
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2536642
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 788572
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 998
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6669
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
2640, 1679, 1943, 1987, 1871, 2116, 2591, 2431, 2289, 2472, 2233, 2176, 1679, 2042, 1858, 1871, 2209, 2147, 2120, 2030, 2592, 2267, 2050, 1944, 2030, 2217, 2162, 2287, 2013, 1624, 2341, 1969, 2085, 2018, 2111, 1972, 2745, 2507, 1766, 2125, 1516, 1615, 2006, 1447, 1565, 1448, 1398, 1074, 
gpgpu_n_tot_thrd_icount = 46809856
gpgpu_n_tot_w_icount = 1462808
gpgpu_n_stall_shd_mem = 7348311
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 397254
gpgpu_n_mem_write_global = 408835
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 1821650
gpgpu_n_store_insn = 665562
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1333760
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3157
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3157
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 7345154
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:12514748	W0_Idle:733413	W0_Scoreboard:1751597	W1:354453	W2:165406	W3:104275	W4:77733	W5:62072	W6:53493	W7:46890	W8:43233	W9:41476	W10:37949	W11:33788	W12:29822	W13:26085	W14:23058	W15:20080	W16:16713	W17:14831	W18:13243	W19:13192	W20:11928	W21:12616	W22:13433	W23:13700	W24:13364	W25:11682	W26:9443	W27:7745	W28:3886	W29:2005	W30:749	W31:52	W32:184413
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3178032 {8:397254,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 16373816 {40:408567,72:83,136:185,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 54026544 {136:397254,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3270680 {8:408835,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmrqlatency = 746 
maxdqlatency = 0 
maxmflatency = 1190 
averagemflatency = 385 
max_icnt2mem_latency = 875 
max_icnt2sh_latency = 571456 
mrq_lat_table:34112 	3477 	1040 	2697 	4025 	679 	297 	169 	7 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	109101 	575466 	121505 	32 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	38152 	14170 	53576 	292633 	192198 	213033 	2402 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	29832 	174526 	179052 	13751 	108 	0 	0 	2 	9 	38 	944 	10406 	24713 	61782 	130847 	167323 	12771 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	85 	1063 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        27        23        21        20        32        32        35        32        32        35        32        31        33        32        35        36 
dram[1]:        31        32        28        27        31        25        30        30        32        22        31        31        32        33        41        39 
dram[2]:        28        38        35        35        27        33        32        32        30        32        25        29        32        40        49        54 
dram[3]:        33        34        31        24        34        22        30        28        28        28        27        23        34        35        34        36 
dram[4]:        32        35        31        32        34        26        33        32        32        32        25        24        33        36        33        32 
dram[5]:        31        24        30        31        32        25        25        30        28        25        24        31        32        32        32        33 
maximum service time to same row:
dram[0]:     52513     58415     54503     41375     58860     62894     30035     45787     48187     50779     72418     60232     83909     52498     78565     57920 
dram[1]:     48698     54651     48710     57241     93122     93110     52404     32372     49950     78422     88718     80364     76654     76223     59916     68469 
dram[2]:     46007     28524     45204     47553     65731     42792     44894     45163     41158     60737     71127     75194     54472     82056    100489    116575 
dram[3]:     82956     64318     85594     56187     40222     32955     50197     37959     52013     94468     34571     75731     73675     72014     58243     95207 
dram[4]:     52529     37469     47827     65070     38098     58845     46108     98627     41015     41543     45400     56178     89480     72786     59966     78694 
dram[5]:     47920     42981     85017     88073    111811     35461     51855     43522     46348     44430     49864     46700     72703     61990     93897    109930 
average row accesses per activate:
dram[0]:  4.015152  3.658065  3.416667  3.254438  4.382609  4.562500  4.014815  4.094891  4.639344  4.213740  3.873874  3.884956  6.770833  5.212121  8.684211  7.511111 
dram[1]:  4.063830  4.460938  3.950704  3.940741  3.992248  3.389262  3.329670  3.825000  3.552147  3.723684  4.135593  3.973913  4.584415  4.887324  7.320000  7.638298 
dram[2]:  3.678082  3.885135  4.137404  4.143939  3.768657  4.443478  5.090090  4.379845  3.437126  3.877551  3.636364  3.525926  5.430769  7.361702  7.844444  7.688889 
dram[3]:  3.726027  3.377245  4.057971  3.956835  4.918367  3.467105  4.291045  4.027778  4.048276  4.064286  3.542857  2.969512  5.014925  6.127273  7.468085  6.086207 
dram[4]:  4.088000  4.500000  4.411765  3.711111  3.852941  4.350427  4.203125  4.587156  5.018349  4.565891  4.113043  4.829545  5.524590  4.859155  8.119047  9.606061 
dram[5]:  4.301587  3.681818  3.503268  3.311377  3.937984  3.628572  4.095238  5.240000  4.387097  3.493671  4.066667  3.883333  5.468750  5.733333  7.738095  6.283019 
average row locality = 46506/10974 = 4.237835
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       393       406       410       425       402       405       454       448       449       447       372       387       317       333       330       338 
dram[1]:       407       417       412       407       410       409       491       501       470       458       401       383       338       336       366       359 
dram[2]:       410       417       412       406       403       410       454       463       460       466       409       405       344       336       352       346 
dram[3]:       396       413       415       418       384       413       469       464       469       458       416       404       324       330       351       352 
dram[4]:       393       388       401       389       413       403       445       420       454       470       403       369       322       330       341       317 
dram[5]:       406       418       410       422       406       409       428       436       449       454       413       396       335       334       325       333 
total reads: 38482
bank skew: 501/317 = 1.58
chip skew: 6565/6258 = 1.05
number of total write accesses:
dram[0]:       137       161       123       125       102       106        88       113       117       105        58        52         8        11         0         0 
dram[1]:       166       154       149       125       105        96       115       111       109       108        87        74        15        11         0         0 
dram[2]:       127       158       130       141       102       101       111       102       114       104        71        71         9        10         1         0 
dram[3]:       148       151       145       132        98       114       106       116       118       111        80        83        12         7         0         1 
dram[4]:       118       125       124       112       111       106        93        80        93       119        70        56        15        15         0         0 
dram[5]:       136       149       126       131       102        99        88        88        95        98        75        70        15        10         0         0 
total reads: 8024
min_bank_accesses = 0!
chip skew: 1425/1237 = 1.15
average mf latency per bank:
dram[0]:       2655      2442      3117      3055      3338      3165      3198      3000      2669      2647      7809      8019     16092     15008     19250     18904
dram[1]:       2539      2666      3080      3288      3481      3489      3015      3120      2863      2965      7114      8273     14888     15791     18161     18971
dram[2]:       2716      2479      2985      2923      3316      3253      2993      2912      2861      2834      7233      7757     14945     15580     18411     19137
dram[3]:       2816      2619      2936      3056      3480      3160      3040      2964      2837      2801      7046      7416     15579     15852     18727     18976
dram[4]:       3642      2852      4089      3375      4188      3278      4274      3342      3836      2613     49956      8647     20908     15811     25814     20930
dram[5]:       2727      2777      3176      3260      3369      3554      3362      3418      2897      2965      7301      7948     15359     15881     19988     20401
maximum mf latency per bank:
dram[0]:        858       885       815       795       866       850       847       934       956       890       969      1078       906       866       982       837
dram[1]:        958       919       910       866      1027       836       883      1083      1011       845       945       881       930       912       849       967
dram[2]:       1017       825       897       987       871       881       928       840       936       801       980       907       972       981      1003       907
dram[3]:        921       822       876       992       823       821       949       920      1019       948       954       951       895       937       982       866
dram[4]:       1028       897      1102       837      1183       884       978       909      1190       846      1106       918      1119       989      1103       856
dram[5]:        918       940       933       912       806       868       820       982       881       884      1074      1025       840       839       835      1009

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=758605 n_nop=740597 n_act=1785 n_pre=1769 n_req=7622 n_rd=12632 n_write=1822 bw_util=0.03811
n_activity=117887 dram_eff=0.2452
bk0: 786a 751898i bk1: 812a 751122i bk2: 820a 751025i bk3: 850a 750625i bk4: 804a 752210i bk5: 810a 751935i bk6: 908a 751329i bk7: 896a 750271i bk8: 898a 751027i bk9: 894a 751399i bk10: 744a 752889i bk11: 774a 752765i bk12: 634a 755109i bk13: 666a 754452i bk14: 660a 755376i bk15: 676a 755101i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0672208
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=758605 n_nop=739575 n_act=1959 n_pre=1943 n_req=7990 n_rd=13130 n_write=1998 bw_util=0.03988
n_activity=127047 dram_eff=0.2381
bk0: 814a 751125i bk1: 834a 751343i bk2: 824a 750365i bk3: 814a 751739i bk4: 820a 751965i bk5: 818a 751541i bk6: 982a 749878i bk7: 1002a 750217i bk8: 940a 750755i bk9: 916a 750907i bk10: 802a 752282i bk11: 766a 752527i bk12: 676a 754408i bk13: 672a 754471i bk14: 732a 755081i bk15: 718a 755295i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=14 avg=0.0502264
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=758605 n_nop=740094 n_act=1829 n_pre=1813 n_req=7845 n_rd=12986 n_write=1883 bw_util=0.0392
n_activity=121967 dram_eff=0.2438
bk0: 820a 751410i bk1: 834a 751218i bk2: 824a 751504i bk3: 812a 751468i bk4: 806a 751821i bk5: 820a 751478i bk6: 908a 751476i bk7: 926a 751040i bk8: 920a 750467i bk9: 932a 750950i bk10: 818a 752077i bk11: 810a 751748i bk12: 688a 754438i bk13: 672a 754676i bk14: 704a 755318i bk15: 692a 755570i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0738368
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=758605 n_nop=739803 n_act=1934 n_pre=1918 n_req=7898 n_rd=12952 n_write=1998 bw_util=0.03941
n_activity=126053 dram_eff=0.2372
bk0: 792a 751318i bk1: 826a 750435i bk2: 830a 751234i bk3: 836a 751260i bk4: 768a 752777i bk5: 826a 751250i bk6: 938a 751414i bk7: 928a 750402i bk8: 938a 750845i bk9: 916a 751163i bk10: 832a 751810i bk11: 808a 751167i bk12: 648a 754532i bk13: 660a 754841i bk14: 702a 755290i bk15: 704a 755411i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.0492193
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=758605 n_nop=741116 n_act=1631 n_pre=1615 n_req=7495 n_rd=12516 n_write=1727 bw_util=0.03755
n_activity=118055 dram_eff=0.2413
bk0: 786a 752373i bk1: 776a 751955i bk2: 802a 752269i bk3: 778a 751891i bk4: 826a 751701i bk5: 806a 751967i bk6: 890a 750702i bk7: 840a 751730i bk8: 908a 751317i bk9: 940a 751106i bk10: 806a 752244i bk11: 738a 753153i bk12: 644a 754498i bk13: 660a 754143i bk14: 682a 755265i bk15: 634a 755456i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0747187
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=758605 n_nop=740404 n_act=1836 n_pre=1820 n_req=7656 n_rd=12748 n_write=1797 bw_util=0.03835
n_activity=121796 dram_eff=0.2388
bk0: 812a 751881i bk1: 836a 750997i bk2: 820a 751346i bk3: 844a 750668i bk4: 812a 751678i bk5: 818a 751883i bk6: 856a 751167i bk7: 872a 751735i bk8: 898a 751764i bk9: 908a 750958i bk10: 826a 752433i bk11: 792a 752317i bk12: 670a 754687i bk13: 668a 754696i bk14: 650a 755505i bk15: 666a 755454i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0545963

========= L2 cache stats =========
L2_cache_bank[0]: Access = 63058, Miss = 3127, Miss_rate = 0.050, Pending_hits = 14, Reservation_fails = 298
L2_cache_bank[1]: Access = 63385, Miss = 3189, Miss_rate = 0.050, Pending_hits = 12, Reservation_fails = 179
L2_cache_bank[2]: Access = 63791, Miss = 3295, Miss_rate = 0.052, Pending_hits = 13, Reservation_fails = 109
L2_cache_bank[3]: Access = 65005, Miss = 3270, Miss_rate = 0.050, Pending_hits = 11, Reservation_fails = 0
L2_cache_bank[4]: Access = 63033, Miss = 3244, Miss_rate = 0.051, Pending_hits = 7, Reservation_fails = 33
L2_cache_bank[5]: Access = 63557, Miss = 3249, Miss_rate = 0.051, Pending_hits = 12, Reservation_fails = 497
L2_cache_bank[6]: Access = 63984, Miss = 3224, Miss_rate = 0.050, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[7]: Access = 64133, Miss = 3252, Miss_rate = 0.051, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[8]: Access = 102822, Miss = 3172, Miss_rate = 0.031, Pending_hits = 11, Reservation_fails = 546
L2_cache_bank[9]: Access = 64149, Miss = 3086, Miss_rate = 0.048, Pending_hits = 14, Reservation_fails = 634
L2_cache_bank[10]: Access = 64233, Miss = 3172, Miss_rate = 0.049, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[11]: Access = 65014, Miss = 3202, Miss_rate = 0.049, Pending_hits = 10, Reservation_fails = 45
L2_total_cache_accesses = 806164
L2_total_cache_misses = 38482
L2_total_cache_miss_rate = 0.0477
L2_total_cache_pending_hits = 129
L2_total_cache_reservation_fails = 2341
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 363483
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 20
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 33751
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 2005
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 108
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 404009
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 100
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 4726
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 50
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 225
L2_cache_data_port_util = 0.271
L2_cache_fill_port_util = 0.022

icnt_total_pkts_mem_to_simt=2395450
icnt_total_pkts_simt_to_mem=1215637
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 70.261
	minimum = 6
	maximum = 794
Network latency average = 40.3273
	minimum = 6
	maximum = 471
Slowest packet = 745775
Flit latency average = 28.8523
	minimum = 6
	maximum = 470
Slowest flit = 3437791
Fragmentation average = 0.0937634
	minimum = 0
	maximum = 361
Injected packet rate average = 0.105868
	minimum = 0.093242 (at node 13)
	maximum = 0.165647 (at node 23)
Accepted packet rate average = 0.105868
	minimum = 0.093242 (at node 13)
	maximum = 0.165647 (at node 23)
Injected flit rate average = 0.252491
	minimum = 0.131604 (at node 13)
	maximum = 0.437755 (at node 23)
Accepted flit rate average= 0.252491
	minimum = 0.156987 (at node 22)
	maximum = 0.33331 (at node 2)
Injected packet length average = 2.38496
Accepted packet length average = 2.38496
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 36.5066 (6 samples)
	minimum = 6 (6 samples)
	maximum = 324.833 (6 samples)
Network latency average = 22.5461 (6 samples)
	minimum = 6 (6 samples)
	maximum = 223 (6 samples)
Flit latency average = 18.286 (6 samples)
	minimum = 6 (6 samples)
	maximum = 220.5 (6 samples)
Fragmentation average = 0.0316318 (6 samples)
	minimum = 0 (6 samples)
	maximum = 136.5 (6 samples)
Injected packet rate average = 0.0550473 (6 samples)
	minimum = 0.043424 (6 samples)
	maximum = 0.119557 (6 samples)
Accepted packet rate average = 0.0550473 (6 samples)
	minimum = 0.043424 (6 samples)
	maximum = 0.119557 (6 samples)
Injected flit rate average = 0.120949 (6 samples)
	minimum = 0.0662048 (6 samples)
	maximum = 0.236162 (6 samples)
Accepted flit rate average = 0.120949 (6 samples)
	minimum = 0.0814907 (6 samples)
	maximum = 0.231068 (6 samples)
Injected packet size average = 2.19718 (6 samples)
Accepted packet size average = 2.19718 (6 samples)
Hops average = 1 (6 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 5 min, 10 sec (310 sec)
gpgpu_simulation_rate = 43813 (inst/sec)
gpgpu_simulation_rate = 1853 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x405636 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 3 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,574705)
GPGPU-Sim uArch: Shader 4 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,574705)
GPGPU-Sim uArch: Shader 5 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,574705)
GPGPU-Sim uArch: Shader 6 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,574705)
GPGPU-Sim uArch: Shader 7 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,574705)
GPGPU-Sim uArch: Shader 8 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,574705)
GPGPU-Sim uArch: Shader 9 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,574705)
GPGPU-Sim uArch: Shader 10 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,574705)
GPGPU-Sim uArch: Shader 11 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,574705)
GPGPU-Sim uArch: Shader 12 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,574705)
GPGPU-Sim uArch: Shader 13 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,574705)
GPGPU-Sim uArch: Shader 14 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,574705)
GPGPU-Sim uArch: Shader 0 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,574705)
GPGPU-Sim uArch: Shader 1 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,574705)
GPGPU-Sim uArch: Shader 2 bind to kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,574705)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,574705)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,574705)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,574705)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,574705)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,574705)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,574705)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,574705)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,574705)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,574705)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,574705)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,574705)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,574705)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,574705)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,574705)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,574705)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,574705)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,574705)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,574705)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,574705)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,574705)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,574705)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,574705)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,574705)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,574705)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,574705)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,574705)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,574705)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,574705)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,574705)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,574705)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,574705)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,574705)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,574705)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,574705)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,574705)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,574705)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,574705)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,574705)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,574705)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,574705)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,574705)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,574705)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,574705)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,574705)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,574705)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,574705)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,574705)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,574705)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,574705)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,574705)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,574705)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,574705)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,574705)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,574705)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,574705)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,574705)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,574705)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,574705)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,574705)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,574705)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,574705)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,574705)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,574705)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,574705)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,574705)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,574705)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,574705)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,574705)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,574705)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,574705)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,574705)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,574705)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,574705)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,574705)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,574705)
GPGPU-Sim PTX: 14400000 instructions simulated : ctaid=(78,0,0) tid=(65,0,0)
GPGPU-Sim PTX: 14500000 instructions simulated : ctaid=(40,0,0) tid=(129,0,0)
GPGPU-Sim PTX: 14600000 instructions simulated : ctaid=(75,0,0) tid=(129,0,0)
GPGPU-Sim uArch: cycles simulated: 575205  inst.: 13887602 (ipc=611.1) sim_rate=44511 (inst/sec) elapsed = 0:0:05:12 / Sun Feb 28 21:36:43 2016
GPGPU-Sim PTX: 14700000 instructions simulated : ctaid=(25,0,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 577205  inst.: 13925485 (ipc=137.4) sim_rate=44490 (inst/sec) elapsed = 0:0:05:13 / Sun Feb 28 21:36:44 2016
GPGPU-Sim uArch: cycles simulated: 578705  inst.: 13948060 (ipc=91.5) sim_rate=44420 (inst/sec) elapsed = 0:0:05:14 / Sun Feb 28 21:36:45 2016
GPGPU-Sim uArch: cycles simulated: 580205  inst.: 13973509 (ipc=71.2) sim_rate=44360 (inst/sec) elapsed = 0:0:05:15 / Sun Feb 28 21:36:46 2016
GPGPU-Sim uArch: cycles simulated: 581705  inst.: 13996577 (ipc=59.2) sim_rate=44292 (inst/sec) elapsed = 0:0:05:16 / Sun Feb 28 21:36:47 2016
GPGPU-Sim PTX: 14800000 instructions simulated : ctaid=(52,0,0) tid=(60,0,0)
GPGPU-Sim uArch: cycles simulated: 583205  inst.: 14019598 (ipc=51.5) sim_rate=44225 (inst/sec) elapsed = 0:0:05:17 / Sun Feb 28 21:36:48 2016
GPGPU-Sim uArch: Shader 11 finished CTA #0 (9370,574705), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(9371,574705)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (9400,574705), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(9401,574705)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (9869,574705), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(9870,574705)
GPGPU-Sim uArch: cycles simulated: 584705  inst.: 14052080 (ipc=47.0) sim_rate=44188 (inst/sec) elapsed = 0:0:05:18 / Sun Feb 28 21:36:49 2016
GPGPU-Sim uArch: Shader 0 finished CTA #0 (11300,574705), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(11301,574705)
GPGPU-Sim uArch: cycles simulated: 586205  inst.: 14081667 (ipc=43.4) sim_rate=44143 (inst/sec) elapsed = 0:0:05:19 / Sun Feb 28 21:36:50 2016
GPGPU-Sim uArch: Shader 11 finished CTA #1 (11675,574705), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(11676,574705)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (11693,574705), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(11694,574705)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (11820,574705), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(11821,574705)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (11833,574705), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(11834,574705)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (12170,574705), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(12171,574705)
GPGPU-Sim PTX: 14900000 instructions simulated : ctaid=(25,0,0) tid=(59,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (12459,574705), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(12460,574705)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (12525,574705), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(12526,574705)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (12655,574705), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(12656,574705)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (12696,574705), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(12697,574705)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (12741,574705), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(12742,574705)
GPGPU-Sim uArch: cycles simulated: 587705  inst.: 14126038 (ipc=41.8) sim_rate=44143 (inst/sec) elapsed = 0:0:05:20 / Sun Feb 28 21:36:51 2016
GPGPU-Sim uArch: Shader 4 finished CTA #0 (13099,574705), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(13100,574705)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (13119,574705), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(13120,574705)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (13229,574705), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(13230,574705)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (13246,574705), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(13247,574705)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (13450,574705), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(13451,574705)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (13990,574705), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(13991,574705)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (14231,574705), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(14232,574705)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (14398,574705), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(14399,574705)
GPGPU-Sim uArch: cycles simulated: 589205  inst.: 14174710 (ipc=40.9) sim_rate=44157 (inst/sec) elapsed = 0:0:05:21 / Sun Feb 28 21:36:52 2016
GPGPU-Sim uArch: Shader 7 finished CTA #1 (15039,574705), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(15040,574705)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (15056,574705), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(15057,574705)
GPGPU-Sim PTX: 15000000 instructions simulated : ctaid=(40,0,0) tid=(110,0,0)
GPGPU-Sim uArch: cycles simulated: 590205  inst.: 14201232 (ipc=39.9) sim_rate=44103 (inst/sec) elapsed = 0:0:05:22 / Sun Feb 28 21:36:53 2016
GPGPU-Sim uArch: Shader 4 finished CTA #1 (15527,574705), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(15528,574705)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (15558,574705), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(15559,574705)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (15966,574705), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(15967,574705)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (16099,574705), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(16100,574705)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (16497,574705), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(16498,574705)
GPGPU-Sim uArch: cycles simulated: 591705  inst.: 14247272 (ipc=39.1) sim_rate=44109 (inst/sec) elapsed = 0:0:05:23 / Sun Feb 28 21:36:54 2016
GPGPU-Sim uArch: Shader 9 finished CTA #2 (17456,574705), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(17457,574705)
GPGPU-Sim uArch: cycles simulated: 593205  inst.: 14287650 (ipc=38.1) sim_rate=44097 (inst/sec) elapsed = 0:0:05:24 / Sun Feb 28 21:36:55 2016
GPGPU-Sim uArch: Shader 9 finished CTA #3 (18561,574705), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(18562,574705)
GPGPU-Sim PTX: 15100000 instructions simulated : ctaid=(94,0,0) tid=(15,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (18899,574705), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(18900,574705)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (19203,574705), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(19204,574705)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (19206,574705), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(19207,574705)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (19346,574705), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(19347,574705)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (19561,574705), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(19562,574705)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (19598,574705), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(19599,574705)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (19743,574705), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(19744,574705)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (19960,574705), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(19961,574705)
GPGPU-Sim uArch: cycles simulated: 594705  inst.: 14354295 (ipc=38.6) sim_rate=44167 (inst/sec) elapsed = 0:0:05:25 / Sun Feb 28 21:36:56 2016
GPGPU-Sim uArch: Shader 1 finished CTA #2 (20165,574705), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(20166,574705)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (20503,574705), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(20504,574705)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (20541,574705), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(20542,574705)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (20601,574705), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(20602,574705)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (20767,574705), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(20768,574705)
GPGPU-Sim PTX: 15200000 instructions simulated : ctaid=(133,0,0) tid=(254,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (20892,574705), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(20893,574705)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (21025,574705), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(21026,574705)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (21044,574705), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(21045,574705)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (21118,574705), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(21119,574705)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (21339,574705), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(21340,574705)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (21478,574705), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(21479,574705)
GPGPU-Sim uArch: cycles simulated: 596205  inst.: 14418909 (ipc=38.9) sim_rate=44229 (inst/sec) elapsed = 0:0:05:26 / Sun Feb 28 21:36:57 2016
GPGPU-Sim uArch: Shader 9 finished CTA #0 (21584,574705), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(21585,574705)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (21691,574705), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(21692,574705)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (21951,574705), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(21952,574705)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (22148,574705), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(22149,574705)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (22166,574705), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(22167,574705)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (22212,574705), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(22213,574705)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (22290,574705), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(22291,574705)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (22295,574705), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(22296,574705)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (22459,574705), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (22459,574705), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(22460,574705)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(22460,574705)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (22650,574705), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(22651,574705)
GPGPU-Sim PTX: 15300000 instructions simulated : ctaid=(143,0,0) tid=(220,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (22702,574705), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(22703,574705)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (22812,574705), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(22813,574705)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (22813,574705), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(22814,574705)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (22919,574705), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(22920,574705)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (22936,574705), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (22936,574705), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(22937,574705)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(22937,574705)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (22985,574705), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(22986,574705)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (22998,574705), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(22999,574705)
GPGPU-Sim uArch: cycles simulated: 597705  inst.: 14509040 (ipc=40.3) sim_rate=44370 (inst/sec) elapsed = 0:0:05:27 / Sun Feb 28 21:36:58 2016
GPGPU-Sim uArch: Shader 8 finished CTA #4 (23094,574705), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(23095,574705)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (23157,574705), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(23158,574705)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (23316,574705), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(23317,574705)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (23407,574705), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(23408,574705)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (23510,574705), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(23511,574705)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (23630,574705), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(23631,574705)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (23643,574705), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(23644,574705)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (23830,574705), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(23831,574705)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (23852,574705), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(23853,574705)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (23890,574705), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(23891,574705)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (23935,574705), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(23936,574705)
GPGPU-Sim PTX: 15400000 instructions simulated : ctaid=(136,0,0) tid=(214,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (24202,574705), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(24203,574705)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (24205,574705), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(24206,574705)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (24269,574705), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(24270,574705)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (24284,574705), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(24285,574705)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (24305,574705), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(24306,574705)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (24400,574705), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(24401,574705)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (24429,574705), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(24430,574705)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (24495,574705), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(24496,574705)
GPGPU-Sim uArch: cycles simulated: 599205  inst.: 14609715 (ipc=41.9) sim_rate=44541 (inst/sec) elapsed = 0:0:05:28 / Sun Feb 28 21:36:59 2016
GPGPU-Sim uArch: Shader 5 finished CTA #2 (24591,574705), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(24592,574705)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (24661,574705), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(24662,574705)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (24732,574705), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(24733,574705)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (24920,574705), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(24921,574705)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (24962,574705), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(24963,574705)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (25113,574705), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(25114,574705)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (25134,574705), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(25135,574705)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (25166,574705), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(25167,574705)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (25282,574705), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(25283,574705)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (25327,574705), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(25328,574705)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (25359,574705), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(25360,574705)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (25442,574705), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(25443,574705)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (25454,574705), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(25455,574705)
GPGPU-Sim PTX: 15500000 instructions simulated : ctaid=(104,0,0) tid=(185,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (25473,574705), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(25474,574705)
GPGPU-Sim uArch: Shader 13 finished CTA #4 (25545,574705), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(25546,574705)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (25595,574705), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(25596,574705)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (25598,574705), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(25599,574705)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (25621,574705), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(25622,574705)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (25641,574705), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(25642,574705)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (25667,574705), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(25668,574705)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (25798,574705), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(25799,574705)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (25817,574705), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(25818,574705)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (25872,574705), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(25873,574705)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (25913,574705), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(25914,574705)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (25936,574705), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(25937,574705)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (25948,574705), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(25949,574705)
GPGPU-Sim uArch: cycles simulated: 600705  inst.: 14726157 (ipc=44.0) sim_rate=44760 (inst/sec) elapsed = 0:0:05:29 / Sun Feb 28 21:37:00 2016
GPGPU-Sim uArch: Shader 12 finished CTA #4 (26007,574705), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(26008,574705)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (26033,574705), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(26034,574705)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (26061,574705), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(26062,574705)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (26081,574705), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(26082,574705)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (26141,574705), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(26142,574705)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (26169,574705), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(26170,574705)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (26181,574705), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(26182,574705)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (26188,574705), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(26189,574705)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (26215,574705), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(26216,574705)
GPGPU-Sim PTX: 15600000 instructions simulated : ctaid=(178,0,0) tid=(10,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (26346,574705), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(26347,574705)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (26380,574705), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(26381,574705)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (26409,574705), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(26410,574705)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (26436,574705), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(26437,574705)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (26449,574705), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(26450,574705)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (26457,574705), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(26458,574705)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (26458,574705), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(26459,574705)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (26489,574705), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(26490,574705)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (26512,574705), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(26513,574705)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (26575,574705), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(26576,574705)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (26584,574705), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(26585,574705)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (26608,574705), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(26609,574705)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (26610,574705), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(26611,574705)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (26625,574705), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(26626,574705)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (26658,574705), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(26659,574705)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (26763,574705), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(26764,574705)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (26786,574705), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(26787,574705)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (26923,574705), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(26924,574705)
GPGPU-Sim uArch: cycles simulated: 601705  inst.: 14842793 (ipc=46.7) sim_rate=44978 (inst/sec) elapsed = 0:0:05:30 / Sun Feb 28 21:37:01 2016
GPGPU-Sim uArch: Shader 5 finished CTA #5 (27083,574705), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(27084,574705)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (27090,574705), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(27091,574705)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (27109,574705), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(27110,574705)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (27127,574705), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(27128,574705)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (27134,574705), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(27135,574705)
GPGPU-Sim PTX: 15700000 instructions simulated : ctaid=(232,0,0) tid=(201,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (27255,574705), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(27256,574705)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (27355,574705), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(27356,574705)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (27429,574705), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(27430,574705)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (27452,574705), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(27453,574705)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (27462,574705), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(27463,574705)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (27481,574705), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(27482,574705)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (27512,574705), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(27513,574705)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (27575,574705), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(27576,574705)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (27640,574705), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(27641,574705)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (27643,574705), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(27644,574705)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (27645,574705), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(27646,574705)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (27681,574705), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (27681,574705), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(27682,574705)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(27682,574705)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (27759,574705), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (27759,574705), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(27760,574705)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(27760,574705)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (27764,574705), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(27765,574705)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (27822,574705), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(27823,574705)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (27853,574705), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(27854,574705)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (27904,574705), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(27905,574705)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (27916,574705), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(27917,574705)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (27928,574705), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (27931,574705), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 602705  inst.: 14944922 (ipc=48.7) sim_rate=45150 (inst/sec) elapsed = 0:0:05:31 / Sun Feb 28 21:37:02 2016
GPGPU-Sim uArch: Shader 5 finished CTA #4 (28114,574705), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (28138,574705), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (28144,574705), 5 CTAs running
GPGPU-Sim PTX: 15800000 instructions simulated : ctaid=(255,0,0) tid=(228,0,0)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (28185,574705), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (28185,574705), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (28186,574705), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (28194,574705), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (28204,574705), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (28260,574705), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (28281,574705), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (28287,574705), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (28359,574705), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (28437,574705), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (28455,574705), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (28501,574705), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (28585,574705), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (28643,574705), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (28668,574705), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (28687,574705), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (28695,574705), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (28745,574705), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (28748,574705), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (28773,574705), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (28799,574705), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (28805,574705), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (28836,574705), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (28860,574705), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (28877,574705), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (28918,574705), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (28958,574705), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (28966,574705), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (28973,574705), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (28981,574705), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (28982,574705), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (28986,574705), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (29004,574705), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (29041,574705), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (29047,574705), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (29061,574705), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (29080,574705), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (29124,574705), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (29152,574705), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (29157,574705), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (29183,574705), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (29190,574705), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #3 (29192,574705), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (29197,574705), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (29236,574705), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (29258,574705), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (29282,574705), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #5 (29283,574705), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (29284,574705), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (29291,574705), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (29294,574705), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (29296,574705), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (29311,574705), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (29331,574705), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (29348,574705), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (29403,574705), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (29411,574705), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (29443,574705), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (29459,574705), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (29486,574705), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (29494,574705), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (29520,574705), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (29523,574705), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (29663,574705), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 7 finished CTA #1 (29713,574705), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #2 (29714,574705), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (29726,574705), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (29732,574705), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #5 (29740,574705), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (29748,574705), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (29766,574705), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (29800,574705), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (29829,574705), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #4 (29861,574705), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 10 finished CTA #4 (29899,574705), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 13 finished CTA #2 (29941,574705), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #5 (29952,574705), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #1 (29957,574705), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (30184,574705), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #2 (30273,574705), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (30320,574705), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #4 (30338,574705), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (30572,574705), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (30592,574705), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #3 (30612,574705), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 7 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 3.
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 7 
gpu_sim_cycle = 30613
gpu_sim_insn = 1394561
gpu_ipc =      45.5545
gpu_tot_sim_cycle = 605318
gpu_tot_sim_insn = 14976629
gpu_tot_ipc =      24.7418
gpu_tot_issued_cta = 1792
gpu_stall_dramfull = 1221102
gpu_stall_icnt2sh    = 3311838
gpu_total_sim_rate=45246

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 898938
	L1I_total_cache_misses = 998
	L1I_total_cache_miss_rate = 0.0011
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6669
L1D_cache:
	L1D_cache_core[0]: Access = 82420, Miss = 56301, Miss_rate = 0.683, Pending_hits = 2863, Reservation_fails = 459164
	L1D_cache_core[1]: Access = 81836, Miss = 55784, Miss_rate = 0.682, Pending_hits = 2930, Reservation_fails = 454755
	L1D_cache_core[2]: Access = 85454, Miss = 58196, Miss_rate = 0.681, Pending_hits = 3019, Reservation_fails = 460570
	L1D_cache_core[3]: Access = 80571, Miss = 54677, Miss_rate = 0.679, Pending_hits = 2873, Reservation_fails = 445618
	L1D_cache_core[4]: Access = 84171, Miss = 57120, Miss_rate = 0.679, Pending_hits = 2880, Reservation_fails = 458345
	L1D_cache_core[5]: Access = 80455, Miss = 54867, Miss_rate = 0.682, Pending_hits = 2809, Reservation_fails = 451972
	L1D_cache_core[6]: Access = 85453, Miss = 58290, Miss_rate = 0.682, Pending_hits = 2998, Reservation_fails = 458869
	L1D_cache_core[7]: Access = 85016, Miss = 58110, Miss_rate = 0.684, Pending_hits = 2958, Reservation_fails = 461351
	L1D_cache_core[8]: Access = 79597, Miss = 54007, Miss_rate = 0.679, Pending_hits = 2942, Reservation_fails = 443935
	L1D_cache_core[9]: Access = 82365, Miss = 56399, Miss_rate = 0.685, Pending_hits = 2761, Reservation_fails = 455976
	L1D_cache_core[10]: Access = 81851, Miss = 55517, Miss_rate = 0.678, Pending_hits = 2831, Reservation_fails = 456919
	L1D_cache_core[11]: Access = 80804, Miss = 54893, Miss_rate = 0.679, Pending_hits = 2796, Reservation_fails = 447568
	L1D_cache_core[12]: Access = 80269, Miss = 54524, Miss_rate = 0.679, Pending_hits = 2754, Reservation_fails = 449765
	L1D_cache_core[13]: Access = 79202, Miss = 53997, Miss_rate = 0.682, Pending_hits = 2831, Reservation_fails = 449222
	L1D_cache_core[14]: Access = 82362, Miss = 56316, Miss_rate = 0.684, Pending_hits = 2798, Reservation_fails = 461597
	L1D_total_cache_accesses = 1231826
	L1D_total_cache_misses = 838998
	L1D_total_cache_miss_rate = 0.6811
	L1D_total_cache_pending_hits = 43043
	L1D_total_cache_reservation_fails = 6815626
	L1D_cache_data_port_util = 0.040
	L1D_cache_fill_port_util = 0.050
L1C_cache:
	L1C_total_cache_accesses = 127079
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0038
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3157
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 345484
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 42835
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 430160
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 4276951
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 126599
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3157
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 4301
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 208
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 408838
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2538675
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 897940
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 998
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6669
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
2905, 1826, 2249, 2252, 2265, 2268, 2795, 2646, 2501, 2844, 2545, 2372, 1979, 2290, 2084, 2147, 2367, 2412, 2267, 2424, 2761, 2576, 2287, 2170, 2297, 2343, 2440, 2559, 2192, 1962, 2591, 2095, 2212, 2199, 2306, 2131, 2976, 2633, 1977, 2284, 1705, 1763, 2154, 1584, 1702, 1574, 1653, 1340, 
gpgpu_n_tot_thrd_icount = 52752832
gpgpu_n_tot_w_icount = 1648526
gpgpu_n_stall_shd_mem = 7656247
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 430160
gpgpu_n_mem_write_global = 413347
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 1968118
gpgpu_n_store_insn = 679896
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1485113
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3157
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3157
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 7653090
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:13000834	W0_Idle:742229	W0_Scoreboard:1970773	W1:420048	W2:192043	W3:120285	W4:89920	W5:71747	W6:59691	W7:52498	W8:46579	W9:43582	W10:39275	W11:34602	W12:30638	W13:26902	W14:23382	W15:20771	W16:17534	W17:15308	W18:13621	W19:13384	W20:12311	W21:12723	W22:13570	W23:13875	W24:13386	W25:11775	W26:9506	W27:7745	W28:3886	W29:2005	W30:749	W31:52	W32:215133
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3441280 {8:430160,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 16554296 {40:413079,72:83,136:185,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 58501760 {136:430160,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3306776 {8:413347,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmrqlatency = 746 
maxdqlatency = 0 
maxmflatency = 1190 
averagemflatency = 384 
max_icnt2mem_latency = 875 
max_icnt2sh_latency = 603175 
mrq_lat_table:40170 	3926 	1283 	3159 	4905 	1126 	601 	298 	23 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	118333 	597172 	127980 	37 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	51775 	16207 	56787 	299978 	199502 	216866 	2467 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	31678 	193264 	191022 	14103 	108 	0 	0 	2 	9 	38 	944 	10406 	24713 	61782 	130847 	167323 	17283 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	95 	1114 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        27        23        21        20        32        32        35        32        32        35        32        31        33        32        35        36 
dram[1]:        31        32        28        27        31        25        30        30        32        22        31        31        32        33        41        39 
dram[2]:        28        38        35        35        27        33        32        32        30        32        25        29        32        40        49        54 
dram[3]:        33        34        31        24        34        22        30        28        28        28        27        23        34        35        34        36 
dram[4]:        32        35        31        32        34        26        33        32        32        32        25        24        33        36        33        32 
dram[5]:        31        24        30        31        32        25        25        30        28        25        24        31        32        32        32        33 
maximum service time to same row:
dram[0]:     52513     58415     54503     41375     58860     62894     30035     45787     48187     50779     72418     60232     83909     52498     78565     57920 
dram[1]:     48698     54651     48710     57241     93122     93110     52404     32372     49950     78422     88718     80364     76654     76223     59916     68469 
dram[2]:     46007     28524     45204     47553     65731     42792     44894     45163     41158     60737     71127     75194     54472     82056    100489    116575 
dram[3]:     82956     64318     85594     56187     40222     32955     50197     37959     52013     94468     34571     75731     73675     72014     58243     95207 
dram[4]:     52529     37469     47827     65070     38098     58845     46108     98627     41015     41543     45400     56178     89480     72786     59966     78694 
dram[5]:     47920     42981     85017     88073    111811     35461     51855     43522     46348     44430     49864     46700     72703     61990     93897    109930 
average row accesses per activate:
dram[0]:  3.705882  3.510870  3.219895  3.213198  4.230216  4.480916  4.037975  4.073171  4.341936  4.132911  3.496732  3.382716  5.313253  4.192660  7.942307  7.034483 
dram[1]:  4.006061  4.137500  3.583333  3.782609  3.765823  3.515152  3.433497  3.839779  3.230769  3.432292  3.831250  3.771812  3.914530  4.563107  7.031746  7.803571 
dram[2]:  3.589595  3.797688  3.925926  4.096774  3.690789  4.355072  4.712230  4.443708  3.360000  3.857955  3.325714  3.172973  4.747475  5.416667  6.439394  6.453125 
dram[3]:  3.606742  3.296482  3.674157  3.907975  4.630252  3.424581  4.287582  3.946746  3.797753  3.780899  3.221053  2.753425  4.079646  4.827957  6.609375  6.202899 
dram[4]:  3.993421  4.328671  3.873418  3.502924  3.909091  4.268116  4.328767  4.458647  4.785185  4.606667  3.508772  4.083333  4.514563  4.222222  8.196078  9.675000 
dram[5]:  4.165563  3.576087  3.288770  3.151220  3.960000  3.500000  4.218310  4.904000  4.069620  3.276382  3.626506  3.530864  4.495146  4.146789  8.404255  7.000000 
average row locality = 55494/13818 = 4.016066
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       474       471       475       482       472       474       538       538       536       527       455       473       415       431       413       408 
dram[1]:       480       491       477       461       478       476       570       575       543       528       500       470       432       443       443       437 
dram[2]:       480       479       482       468       452       489       525       552       534       544       494       496       445       432       424       413 
dram[3]:       475       486       487       488       444       489       543       540       537       539       509       497       434       427       423       427 
dram[4]:       469       472       467       462       481       472       524       499       526       546       503       460       435       424       418       387 
dram[5]:       476       492       467       489       479       478       503       513       530       530       506       483       437       424       395       406 
total reads: 45993
bank skew: 575/387 = 1.49
chip skew: 7804/7545 = 1.03
number of total write accesses:
dram[0]:       156       175       140       151       116       113       100       130       137       126        80        75        26        26         0         0 
dram[1]:       181       171       168       148       117       104       127       120       129       131       113        92        26        27         0         0 
dram[2]:       141       178       154       167       109       112       130       119       138       135        88        91        25        23         1         0 
dram[3]:       167       170       167       149       107       124       113       127       139       134       103       106        27        22         0         1 
dram[4]:       138       147       145       137       121       117       108        94       120       145        97        79        30        32         0         0 
dram[5]:       153       166       148       157       115       110        96       100       113       122        96        89        26        28         0         0 
total reads: 9501
min_bank_accesses = 0!
chip skew: 1656/1510 = 1.10
average mf latency per bank:
dram[0]:       2326      2210      2785      2720      2927      2822      2801      2589      2327      2312      6494      6602     12485     11787     16681     16793
dram[1]:       2278      2371      2745      2928      3072      3098      2687      2802      2530      2612      5826      6883     11987     12130     16161     16678
dram[2]:       2420      2234      2614      2576      3033      2846      2637      2527      2510      2450      6105      6450     11712     12423     16357     17131
dram[3]:       2461      2333      2590      2726      3107      2807      2727      2648      2517      2442      5862      6167     11858     12670     16722     17190
dram[4]:       3181      2460      3616      2919      3733      2911      3730      2901      3321      2295     40032      7027     15930     12635     22744     18628
dram[5]:       2408      2469      2836      2880      2942      3132      2971      2995      2521      2580      6087      6648     12090     12671     17655     17999
maximum mf latency per bank:
dram[0]:        858       885       840       795       943       850       919       934       956       890      1009      1078       906       866       982       837
dram[1]:        958       919       910       866      1027       836       883      1083      1011       845       945       881       930       912       906       967
dram[2]:       1017       825       897       987       871       881       928       840       936       801       980       907       972       981      1003       907
dram[3]:        921       822       876       992       823       821       949       920      1019       948       954       951       895       937       982      1052
dram[4]:       1028       897      1102       837      1183       884      1042       909      1190       846      1106       918      1119       989      1103       856
dram[5]:        918       940       933       912       806       868       820       982       881       884      1074      1025       840       894       936      1009

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=799013 n_nop=777070 n_act=2264 n_pre=2248 n_req=9133 n_rd=15164 n_write=2267 bw_util=0.04363
n_activity=138583 dram_eff=0.2516
bk0: 948a 790115i bk1: 942a 790038i bk2: 950a 789942i bk3: 964a 789071i bk4: 944a 791159i bk5: 948a 790778i bk6: 1076a 789990i bk7: 1076a 788705i bk8: 1072a 789419i bk9: 1054a 789765i bk10: 910a 791059i bk11: 946a 790590i bk12: 830a 793029i bk13: 862a 792356i bk14: 826a 794593i bk15: 816a 794359i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0996404
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=799013 n_nop=776157 n_act=2421 n_pre=2405 n_req=9458 n_rd=15608 n_write=2422 bw_util=0.04513
n_activity=146925 dram_eff=0.2454
bk0: 960a 790297i bk1: 982a 790193i bk2: 954a 789044i bk3: 922a 790463i bk4: 956a 791015i bk5: 952a 790743i bk6: 1140a 788831i bk7: 1150a 789298i bk8: 1086a 789102i bk9: 1056a 789334i bk10: 1000a 790672i bk11: 940a 791088i bk12: 864a 792856i bk13: 886a 792781i bk14: 886a 794547i bk15: 874a 794864i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0647148
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=799013 n_nop=776662 n_act=2292 n_pre=2276 n_req=9320 n_rd=15418 n_write=2365 bw_util=0.04451
n_activity=141637 dram_eff=0.2511
bk0: 960a 790300i bk1: 958a 789941i bk2: 964a 789834i bk3: 936a 789779i bk4: 904a 791387i bk5: 978a 790483i bk6: 1050a 790127i bk7: 1104a 789167i bk8: 1068a 788708i bk9: 1088a 789351i bk10: 988a 790470i bk11: 992a 789372i bk12: 890a 792595i bk13: 864a 792604i bk14: 848a 794521i bk15: 826a 794881i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.105006
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=799013 n_nop=776231 n_act=2442 n_pre=2426 n_req=9401 n_rd=15490 n_write=2424 bw_util=0.04484
n_activity=146631 dram_eff=0.2443
bk0: 950a 790009i bk1: 972a 789002i bk2: 974a 789524i bk3: 976a 790333i bk4: 888a 792185i bk5: 978a 790244i bk6: 1086a 790725i bk7: 1080a 789287i bk8: 1074a 789403i bk9: 1078a 789265i bk10: 1018a 790144i bk11: 994a 789249i bk12: 868a 792732i bk13: 854a 793177i bk14: 846a 794651i bk15: 854a 794979i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.0623357
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=799013 n_nop=777530 n_act=2085 n_pre=2069 n_req=9055 n_rd=15090 n_write=2239 bw_util=0.04338
n_activity=138333 dram_eff=0.2505
bk0: 938a 791151i bk1: 944a 790212i bk2: 934a 790543i bk3: 924a 789398i bk4: 962a 790757i bk5: 944a 790618i bk6: 1048a 789137i bk7: 998a 790225i bk8: 1052a 789602i bk9: 1092a 788989i bk10: 1006a 789869i bk11: 920a 791113i bk12: 870a 792107i bk13: 848a 791897i bk14: 836a 794612i bk15: 774a 794638i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.115419
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=799013 n_nop=776954 n_act=2314 n_pre=2298 n_req=9127 n_rd=15216 n_write=2231 bw_util=0.04367
n_activity=141907 dram_eff=0.2459
bk0: 952a 791074i bk1: 984a 789928i bk2: 934a 789843i bk3: 978a 789200i bk4: 958a 790737i bk5: 956a 790869i bk6: 1006a 790246i bk7: 1026a 790389i bk8: 1060a 790311i bk9: 1060a 789122i bk10: 1012a 790519i bk11: 966a 790559i bk12: 874a 793159i bk13: 848a 792734i bk14: 790a 795135i bk15: 812a 795138i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0670978

========= L2 cache stats =========
L2_cache_bank[0]: Access = 66239, Miss = 3778, Miss_rate = 0.057, Pending_hits = 14, Reservation_fails = 504
L2_cache_bank[1]: Access = 66391, Miss = 3804, Miss_rate = 0.057, Pending_hits = 12, Reservation_fails = 446
L2_cache_bank[2]: Access = 66815, Miss = 3923, Miss_rate = 0.059, Pending_hits = 13, Reservation_fails = 109
L2_cache_bank[3]: Access = 68019, Miss = 3881, Miss_rate = 0.057, Pending_hits = 11, Reservation_fails = 0
L2_cache_bank[4]: Access = 66054, Miss = 3836, Miss_rate = 0.058, Pending_hits = 7, Reservation_fails = 161
L2_cache_bank[5]: Access = 66687, Miss = 3873, Miss_rate = 0.058, Pending_hits = 13, Reservation_fails = 585
L2_cache_bank[6]: Access = 67038, Miss = 3852, Miss_rate = 0.057, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[7]: Access = 67329, Miss = 3893, Miss_rate = 0.058, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[8]: Access = 106412, Miss = 3823, Miss_rate = 0.036, Pending_hits = 11, Reservation_fails = 727
L2_cache_bank[9]: Access = 67288, Miss = 3722, Miss_rate = 0.055, Pending_hits = 14, Reservation_fails = 932
L2_cache_bank[10]: Access = 67218, Miss = 3793, Miss_rate = 0.056, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[11]: Access = 68092, Miss = 3815, Miss_rate = 0.056, Pending_hits = 10, Reservation_fails = 45
L2_total_cache_accesses = 843582
L2_total_cache_misses = 45993
L2_total_cache_miss_rate = 0.0545
L2_total_cache_pending_hits = 130
L2_total_cache_reservation_fails = 3509
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 389108
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 21
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 41031
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3173
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 108
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 408290
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 100
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 4957
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 50
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 225
L2_cache_data_port_util = 0.273
L2_cache_fill_port_util = 0.025

icnt_total_pkts_mem_to_simt=2564492
icnt_total_pkts_simt_to_mem=1257567
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 46.5705
	minimum = 6
	maximum = 494
Network latency average = 31.6307
	minimum = 6
	maximum = 473
Slowest packet = 1624775
Flit latency average = 20.6625
	minimum = 6
	maximum = 472
Slowest flit = 3658001
Fragmentation average = 0.0596371
	minimum = 0
	maximum = 366
Injected packet rate average = 0.0905401
	minimum = 0.0764708 (at node 11)
	maximum = 0.11727 (at node 23)
Accepted packet rate average = 0.0905401
	minimum = 0.0764708 (at node 11)
	maximum = 0.11727 (at node 23)
Injected flit rate average = 0.255244
	minimum = 0.0873812 (at node 11)
	maximum = 0.483781 (at node 23)
Accepted flit rate average= 0.255244
	minimum = 0.107928 (at node 25)
	maximum = 0.388691 (at node 7)
Injected packet length average = 2.81912
Accepted packet length average = 2.81912
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 37.9443 (7 samples)
	minimum = 6 (7 samples)
	maximum = 349 (7 samples)
Network latency average = 23.8439 (7 samples)
	minimum = 6 (7 samples)
	maximum = 258.714 (7 samples)
Flit latency average = 18.6255 (7 samples)
	minimum = 6 (7 samples)
	maximum = 256.429 (7 samples)
Fragmentation average = 0.0356325 (7 samples)
	minimum = 0 (7 samples)
	maximum = 169.286 (7 samples)
Injected packet rate average = 0.0601177 (7 samples)
	minimum = 0.0481449 (7 samples)
	maximum = 0.11923 (7 samples)
Accepted packet rate average = 0.0601177 (7 samples)
	minimum = 0.0481449 (7 samples)
	maximum = 0.11923 (7 samples)
Injected flit rate average = 0.140134 (7 samples)
	minimum = 0.06923 (7 samples)
	maximum = 0.271536 (7 samples)
Accepted flit rate average = 0.140134 (7 samples)
	minimum = 0.0852675 (7 samples)
	maximum = 0.253586 (7 samples)
Injected packet size average = 2.33099 (7 samples)
Accepted packet size average = 2.33099 (7 samples)
Hops average = 1 (7 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 5 min, 31 sec (331 sec)
gpgpu_simulation_rate = 45246 (inst/sec)
gpgpu_simulation_rate = 1828 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread

GPGPU-Sim PTX: cudaLaunch for 0x0x405636 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' to stream 0, gridDim= (256,1,1) blockDim = (256,1,1) 
kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 4 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,605318)
GPGPU-Sim uArch: Shader 5 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,605318)
GPGPU-Sim uArch: Shader 6 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,605318)
GPGPU-Sim uArch: Shader 7 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,605318)
GPGPU-Sim uArch: Shader 8 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,605318)
GPGPU-Sim uArch: Shader 9 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,605318)
GPGPU-Sim uArch: Shader 10 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,605318)
GPGPU-Sim uArch: Shader 11 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,605318)
GPGPU-Sim uArch: Shader 12 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,605318)
GPGPU-Sim uArch: Shader 13 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,605318)
GPGPU-Sim uArch: Shader 14 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,605318)
GPGPU-Sim uArch: Shader 0 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,605318)
GPGPU-Sim uArch: Shader 1 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,605318)
GPGPU-Sim uArch: Shader 2 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,605318)
GPGPU-Sim uArch: Shader 3 bind to kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,605318)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,605318)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,605318)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,605318)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,605318)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,605318)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,605318)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,605318)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,605318)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,605318)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,605318)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,605318)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,605318)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,605318)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,605318)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,605318)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,605318)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,605318)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,605318)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,605318)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,605318)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,605318)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,605318)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,605318)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,605318)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,605318)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,605318)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,605318)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,605318)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,605318)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,605318)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,605318)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,605318)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,605318)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,605318)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,605318)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,605318)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,605318)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,605318)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,605318)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,605318)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,605318)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,605318)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,605318)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,605318)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,605318)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,605318)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,605318)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,605318)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,605318)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,605318)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,605318)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,605318)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,605318)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,605318)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,605318)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,605318)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,605318)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,605318)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,605318)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,605318)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,605318)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,605318)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,605318)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,605318)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,605318)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,605318)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,605318)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,605318)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,605318)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,605318)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,605318)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,605318)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,605318)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,605318)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,605318)
GPGPU-Sim PTX: 15900000 instructions simulated : ctaid=(20,0,0) tid=(15,0,0)
GPGPU-Sim PTX: 16000000 instructions simulated : ctaid=(22,0,0) tid=(79,0,0)
GPGPU-Sim PTX: 16100000 instructions simulated : ctaid=(56,0,0) tid=(45,0,0)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (397,605318), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(398,605318)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (478,605318), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(479,605318)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (481,605318), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(482,605318)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (492,605318), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(493,605318)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (494,605318), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(495,605318)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (497,605318), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(498,605318)
GPGPU-Sim uArch: cycles simulated: 605818  inst.: 15249719 (ipc=546.2) sim_rate=45932 (inst/sec) elapsed = 0:0:05:32 / Sun Feb 28 21:37:03 2016
GPGPU-Sim uArch: Shader 3 finished CTA #1 (516,605318), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(517,605318)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (518,605318), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(519,605318)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (519,605318), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(520,605318)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (527,605318), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(528,605318)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (530,605318), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(531,605318)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (532,605318), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (532,605318), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(533,605318)
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(533,605318)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (536,605318), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (536,605318), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (536,605318), 4 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(537,605318)
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(537,605318)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(538,605318)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (539,605318), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (539,605318), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(540,605318)
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(540,605318)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (543,605318), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(544,605318)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (546,605318), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(547,605318)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (550,605318), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(551,605318)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (551,605318), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(552,605318)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (553,605318), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(554,605318)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (557,605318), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(558,605318)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (569,605318), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(570,605318)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (570,605318), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(571,605318)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (572,605318), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (572,605318), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(573,605318)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(573,605318)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (575,605318), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(576,605318)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (578,605318), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(579,605318)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (580,605318), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(581,605318)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (581,605318), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(582,605318)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (595,605318), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(596,605318)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (598,605318), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(599,605318)
GPGPU-Sim PTX: 16200000 instructions simulated : ctaid=(97,0,0) tid=(31,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (605,605318), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(606,605318)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (607,605318), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(608,605318)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (638,605318), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(639,605318)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (641,605318), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(642,605318)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (648,605318), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(649,605318)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (683,605318), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(684,605318)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (763,605318), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(764,605318)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (779,605318), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(780,605318)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (787,605318), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(788,605318)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (808,605318), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(809,605318)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (811,605318), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(812,605318)
GPGPU-Sim PTX: 16300000 instructions simulated : ctaid=(119,0,0) tid=(58,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (827,605318), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(828,605318)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (830,605318), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(831,605318)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (853,605318), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(854,605318)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (858,605318), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(859,605318)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (860,605318), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(861,605318)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (861,605318), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(862,605318)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (896,605318), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (896,605318), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(897,605318)
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(897,605318)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (897,605318), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(898,605318)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (898,605318), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(899,605318)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (905,605318), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(906,605318)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (906,605318), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (906,605318), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(907,605318)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(907,605318)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (913,605318), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(914,605318)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (917,605318), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(918,605318)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (918,605318), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(919,605318)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (920,605318), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(921,605318)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (921,605318), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(922,605318)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (939,605318), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(940,605318)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (948,605318), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(949,605318)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (956,605318), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(957,605318)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (969,605318), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(970,605318)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (970,605318), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(971,605318)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (977,605318), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(978,605318)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (998,605318), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(999,605318)
GPGPU-Sim uArch: cycles simulated: 606318  inst.: 15501559 (ipc=524.9) sim_rate=46551 (inst/sec) elapsed = 0:0:05:33 / Sun Feb 28 21:37:04 2016
GPGPU-Sim uArch: Shader 12 finished CTA #3 (1013,605318), 5 CTAs running
GPGPU-Sim PTX: 16400000 instructions simulated : ctaid=(155,0,0) tid=(0,0,0)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(1014,605318)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (1018,605318), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(1019,605318)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (1052,605318), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(1053,605318)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1059,605318), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1060,605318)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1062,605318), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1063,605318)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (1068,605318), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(1069,605318)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (1081,605318), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(1082,605318)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1088,605318), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1089,605318)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1110,605318), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(1111,605318)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (1115,605318), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(1116,605318)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1121,605318), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(1122,605318)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1124,605318), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(1125,605318)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (1133,605318), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(1134,605318)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1151,605318), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1152,605318)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1157,605318), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(1158,605318)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1158,605318), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(1159,605318)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1167,605318), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1168,605318)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1170,605318), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1171,605318)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1172,605318), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(1173,605318)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1174,605318), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(1175,605318)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1176,605318), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(1177,605318)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1178,605318), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1179,605318)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1188,605318), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1189,605318)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1197,605318), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1198,605318)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (1205,605318), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(1206,605318)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1225,605318), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(1226,605318)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1230,605318), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(1231,605318)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1231,605318), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1232,605318)
GPGPU-Sim PTX: 16500000 instructions simulated : ctaid=(160,0,0) tid=(152,0,0)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (1246,605318), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(1247,605318)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (1251,605318), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(1252,605318)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (1264,605318), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(1265,605318)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1269,605318), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(1270,605318)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (1270,605318), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(1271,605318)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1276,605318), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1277,605318)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (1309,605318), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(1310,605318)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1318,605318), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1319,605318)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1321,605318), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1322,605318)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (1327,605318), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(1328,605318)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (1328,605318), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(1329,605318)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (1340,605318), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(1341,605318)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1352,605318), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1353,605318)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (1357,605318), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(1358,605318)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1358,605318), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(1359,605318)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (1378,605318), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(1379,605318)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1379,605318), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(1380,605318)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1387,605318), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(1388,605318)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1395,605318), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1396,605318)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1405,605318), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(1406,605318)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1411,605318), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(1412,605318)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (1430,605318), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(1431,605318)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1431,605318), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(1432,605318)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1438,605318), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1439,605318)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1439,605318), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(1440,605318)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1441,605318), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(1442,605318)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1443,605318), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1444,605318)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1446,605318), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1447,605318)
GPGPU-Sim PTX: 16600000 instructions simulated : ctaid=(212,0,0) tid=(47,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (1459,605318), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(1460,605318)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1475,605318), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1476,605318)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1478,605318), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1479,605318)
GPGPU-Sim uArch: cycles simulated: 606818  inst.: 15720142 (ipc=495.7) sim_rate=47066 (inst/sec) elapsed = 0:0:05:34 / Sun Feb 28 21:37:05 2016
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1512,605318), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1513,605318)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (1518,605318), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(1519,605318)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (1521,605318), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(1522,605318)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (1526,605318), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(1527,605318)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1530,605318), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(1531,605318)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (1534,605318), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(1535,605318)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1535,605318), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(1536,605318)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1537,605318), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(1538,605318)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1562,605318), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1563,605318)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1569,605318), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1570,605318)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (1575,605318), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(1576,605318)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (1581,605318), 5 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(1582,605318)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1587,605318), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1588,605318)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1601,605318), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(1602,605318)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1606,605318), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (1606,605318), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1607,605318)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(1607,605318)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (1608,605318), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(1609,605318)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (1610,605318), 5 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(1611,605318)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (1614,605318), 5 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(1615,605318)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1618,605318), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1619,605318)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1632,605318), 5 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(1633,605318)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1642,605318), 5 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1643,605318)
GPGPU-Sim PTX: 16700000 instructions simulated : ctaid=(237,0,0) tid=(58,0,0)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (1644,605318), 5 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(1645,605318)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (1664,605318), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(1665,605318)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1666,605318), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (1666,605318), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(1667,605318)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(1667,605318)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1675,605318), 5 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(1676,605318)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1679,605318), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (1679,605318), 5 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(1680,605318)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(1680,605318)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (1680,605318), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(1681,605318)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1690,605318), 5 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1691,605318)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1697,605318), 5 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(1698,605318)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1699,605318), 5 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(1700,605318)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (1705,605318), 5 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(1706,605318)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1706,605318), 5 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(1707,605318)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1712,605318), 5 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1713,605318)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1732,605318), 5 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1733,605318)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1744,605318), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1747,605318), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (1768,605318), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (1774,605318), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (1775,605318), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (1779,605318), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (1782,605318), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #4 (1782,605318), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1783,605318), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (1805,605318), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (1809,605318), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1810,605318), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1811,605318), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (1818,605318), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1820,605318), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1824,605318), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (1826,605318), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (1827,605318), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1830,605318), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1831,605318), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1831,605318), 5 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (1834,605318), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (1838,605318), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (1843,605318), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (1847,605318), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1848,605318), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1854,605318), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (1867,605318), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (1869,605318), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1877,605318), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (1886,605318), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (1889,605318), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (1890,605318), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1891,605318), 5 CTAs running
GPGPU-Sim PTX: 16800000 instructions simulated : ctaid=(245,0,0) tid=(59,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1901,605318), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1905,605318), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (1914,605318), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (1918,605318), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1922,605318), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (1943,605318), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1949,605318), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1953,605318), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (1953,605318), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1955,605318), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (1958,605318), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (1959,605318), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1962,605318), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1963,605318), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (1968,605318), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1978,605318), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (1989,605318), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (1991,605318), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (1991,605318), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1996,605318), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 607318  inst.: 15899007 (ipc=461.2) sim_rate=47459 (inst/sec) elapsed = 0:0:05:35 / Sun Feb 28 21:37:06 2016
GPGPU-Sim uArch: Shader 12 finished CTA #2 (2013,605318), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (2016,605318), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (2018,605318), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (2020,605318), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (2032,605318), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (2037,605318), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (2040,605318), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (2080,605318), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (2095,605318), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (2106,605318), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #4 (2134,605318), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (2138,605318), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (2140,605318), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (2146,605318), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #3 (2172,605318), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (2172,605318), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (2175,605318), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #2 (2181,605318), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (2181,605318), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (2200,605318), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (2261,605318), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (2349,605318), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (2374,605318), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 8 finished CTA #4 (2445,605318), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 5 finished CTA #4 (2501,605318), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (2540,605318), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (2565,605318), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (2576,605318), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 3 finished CTA #1 (2603,605318), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 11 finished CTA #5 (2706,605318), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 9 finished CTA #5 (2720,605318), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 2 finished CTA #5 (2739,605318), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 0 finished CTA #2 (2829,605318), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 1 finished CTA #5 (2837,605318), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 4 finished CTA #2 (2837,605318), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: Shader 14 finished CTA #4 (3162,605318), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 8 '_Z6KernelP4NodePiPbS2_S1_S2_i').
GPGPU-Sim uArch: GPU detected kernel '_Z6KernelP4NodePiPbS2_S1_S2_i' finished on shader 14.
kernel_name = _Z6KernelP4NodePiPbS2_S1_S2_i 
kernel_launch_uid = 8 
gpu_sim_cycle = 3163
gpu_sim_insn = 925707
gpu_ipc =     292.6674
gpu_tot_sim_cycle = 608481
gpu_tot_sim_insn = 15902336
gpu_tot_ipc =      26.1345
gpu_tot_issued_cta = 2048
gpu_stall_dramfull = 1221102
gpu_stall_icnt2sh    = 3312368
gpu_total_sim_rate=47469

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 921643
	L1I_total_cache_misses = 998
	L1I_total_cache_miss_rate = 0.0011
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 6669
L1D_cache:
	L1D_cache_core[0]: Access = 82664, Miss = 56384, Miss_rate = 0.682, Pending_hits = 2965, Reservation_fails = 459164
	L1D_cache_core[1]: Access = 82132, Miss = 55897, Miss_rate = 0.681, Pending_hits = 3026, Reservation_fails = 454755
	L1D_cache_core[2]: Access = 85717, Miss = 58304, Miss_rate = 0.680, Pending_hits = 3110, Reservation_fails = 460570
	L1D_cache_core[3]: Access = 80783, Miss = 54752, Miss_rate = 0.678, Pending_hits = 2952, Reservation_fails = 445618
	L1D_cache_core[4]: Access = 84415, Miss = 57211, Miss_rate = 0.678, Pending_hits = 3000, Reservation_fails = 458345
	L1D_cache_core[5]: Access = 80737, Miss = 54972, Miss_rate = 0.681, Pending_hits = 2917, Reservation_fails = 451972
	L1D_cache_core[6]: Access = 85703, Miss = 58378, Miss_rate = 0.681, Pending_hits = 3108, Reservation_fails = 458869
	L1D_cache_core[7]: Access = 85240, Miss = 58186, Miss_rate = 0.683, Pending_hits = 3067, Reservation_fails = 461351
	L1D_cache_core[8]: Access = 79821, Miss = 54072, Miss_rate = 0.677, Pending_hits = 3068, Reservation_fails = 443935
	L1D_cache_core[9]: Access = 82607, Miss = 56479, Miss_rate = 0.684, Pending_hits = 2869, Reservation_fails = 455976
	L1D_cache_core[10]: Access = 82057, Miss = 55575, Miss_rate = 0.677, Pending_hits = 2939, Reservation_fails = 456919
	L1D_cache_core[11]: Access = 81024, Miss = 54960, Miss_rate = 0.678, Pending_hits = 2910, Reservation_fails = 447568
	L1D_cache_core[12]: Access = 80437, Miss = 54581, Miss_rate = 0.679, Pending_hits = 2827, Reservation_fails = 449765
	L1D_cache_core[13]: Access = 79432, Miss = 54074, Miss_rate = 0.681, Pending_hits = 2933, Reservation_fails = 449222
	L1D_cache_core[14]: Access = 82665, Miss = 56429, Miss_rate = 0.683, Pending_hits = 2893, Reservation_fails = 461597
	L1D_total_cache_accesses = 1235434
	L1D_total_cache_misses = 840254
	L1D_total_cache_miss_rate = 0.6801
	L1D_total_cache_pending_hits = 44584
	L1D_total_cache_reservation_fails = 6815626
	L1D_cache_data_port_util = 0.040
	L1D_cache_fill_port_util = 0.049
L1C_cache:
	L1C_total_cache_accesses = 131499
	L1C_total_cache_misses = 480
	L1C_total_cache_miss_rate = 0.0037
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 3157
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 346184
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 44376
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 431311
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 4276951
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 131019
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 480
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 3157
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 4412
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 208
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 408943
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 2538675
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 920645
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 998
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 6669
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 
distro:
2995, 1916, 2339, 2342, 2355, 2358, 2885, 2736, 2591, 2934, 2635, 2462, 2069, 2380, 2174, 2237, 2382, 2427, 2282, 2439, 2776, 2591, 2302, 2292, 2312, 2432, 2455, 2574, 2207, 1977, 2606, 2184, 2227, 2214, 2321, 2146, 2991, 2648, 2066, 2299, 1735, 1793, 2184, 1614, 1732, 1656, 1683, 1370, 
gpgpu_n_tot_thrd_icount = 53972960
gpgpu_n_tot_w_icount = 1686655
gpgpu_n_stall_shd_mem = 7656401
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 431311
gpgpu_n_mem_write_global = 413563
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 2035030
gpgpu_n_store_insn = 680150
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1616566
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 3157
gpgpu_stall_shd_mem[c_mem][bk_conf] = 3157
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 7653244
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:13001638	W0_Idle:748912	W0_Scoreboard:2001737	W1:426419	W2:192944	W3:120422	W4:89920	W5:71747	W6:59691	W7:52498	W8:46579	W9:43582	W10:39275	W11:34602	W12:30638	W13:26902	W14:23382	W15:20771	W16:17534	W17:15308	W18:13621	W19:13384	W20:12311	W21:12723	W22:13570	W23:13875	W24:13386	W25:11775	W26:9506	W27:7745	W28:3886	W29:2005	W30:749	W31:52	W32:245853
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 3450488 {8:431311,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 16562936 {40:413295,72:83,136:185,}
traffic_breakdown_coretomem[INST_ACC_R] = 480 {8:60,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 58658296 {136:431311,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3308504 {8:413563,}
traffic_breakdown_memtocore[INST_ACC_R] = 8160 {136:60,}
maxmrqlatency = 746 
maxdqlatency = 0 
maxmflatency = 1190 
averagemflatency = 384 
max_icnt2mem_latency = 875 
max_icnt2sh_latency = 606506 
mrq_lat_table:40273 	3935 	1288 	3162 	4940 	1151 	607 	298 	23 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	119520 	597352 	127980 	37 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	53131 	16218 	56787 	299978 	199502 	216866 	2467 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	32453 	193619 	191043 	14103 	108 	0 	0 	2 	9 	38 	944 	10406 	24713 	61782 	130847 	167323 	17499 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	102 	1114 	3 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        27        23        21        20        32        32        35        32        32        35        32        31        33        32        35        36 
dram[1]:        31        32        28        27        31        25        30        30        32        22        31        31        32        33        41        39 
dram[2]:        28        38        35        35        27        33        32        32        30        32        25        29        32        40        49        54 
dram[3]:        33        34        31        24        34        22        30        28        28        28        27        23        34        35        34        36 
dram[4]:        32        35        31        32        34        26        33        32        32        32        25        24        33        36        33        32 
dram[5]:        31        24        30        31        32        25        25        30        28        25        24        31        32        32        32        33 
maximum service time to same row:
dram[0]:     52513     58415     54503     41375     58860     62894     30035     45787     48187     50779     72418     60232     83909     52498     78565     57920 
dram[1]:     48698     54651     48710     57241     93122     93110     52404     32372     49950     78422     88718     80364     76654     76223     59916     68469 
dram[2]:     46007     28524     45204     47553     65731     42792     44894     45163     41158     60737     71127     75194     54472     82056    100489    116575 
dram[3]:     82956     64318     85594     56187     40222     32955     50197     37959     52013     94468     34571     75731     73675     72014     58243     95207 
dram[4]:     52529     37469     47827     65070     38098     58845     46108     98627     41015     41543     45400     56178     89480     72786     59966     78694 
dram[5]:     47920     42981     85017     88073    111811     35461     51855     43522     46348     44430     49864     46700     72703     61990     93897    109930 
average row accesses per activate:
dram[0]:  3.690058  3.510870  3.213542  3.213198  4.207143  4.454545  4.037975  4.073171  4.341936  4.132911  3.538961  3.426829  5.261905  4.172727  7.942307  7.034483 
dram[1]:  4.006061  4.137500  3.560440  3.748466  3.765823  3.515152  3.421569  3.824176  3.230769  3.424870  3.823171  3.788080  3.914530  4.538462  6.846154  7.803571 
dram[2]:  3.589595  3.797688  3.907975  4.096774  3.690789  4.355072  4.685714  4.443708  3.348259  3.841808  3.360000  3.209677  4.710000  5.364706  6.439394  6.287879 
dram[3]:  3.606742  3.296482  3.674157  3.890244  4.570248  3.424581  4.287582  3.918129  3.782123  3.770950  3.234375  2.790909  4.052631  4.747368  6.523077  6.202899 
dram[4]:  3.993421  4.328671  3.879747  3.502924  3.909091  4.268116  4.328767  4.458647  4.785185  4.582781  3.531792  4.135338  4.490385  4.192660  8.076923  9.463414 
dram[5]:  4.144737  3.576087  3.288770  3.151220  3.940397  3.500000  4.195804  4.850394  4.050314  3.265000  3.664671  3.548780  4.495146  4.146789  8.404255  6.915254 
average row locality = 55680/13885 = 4.010083
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       475       471       477       482       473       475       538       538       536       527       465       487       416       433       413       408 
dram[1]:       480       491       478       462       478       476       571       576       543       530       514       480       432       445       445       437 
dram[2]:       480       479       482       468       452       489       526       552       535       545       500       506       446       433       424       415 
dram[3]:       475       486       487       489       445       489       543       543       538       541       518       508       435       429       424       427 
dram[4]:       469       472       467       462       481       472       524       499       526       547       514       471       437       425       420       388 
dram[5]:       477       492       467       489       480       478       504       516       531       531       516       493       437       424       395       408 
total reads: 46173
bank skew: 576/388 = 1.48
chip skew: 7838/7574 = 1.03
number of total write accesses:
dram[0]:       156       175       140       151       116       113       100       130       137       126        80        75        26        26         0         0 
dram[1]:       181       171       170       149       117       104       127       120       129       131       113        92        26        27         0         0 
dram[2]:       141       178       155       167       109       112       130       119       138       135        88        91        25        23         1         0 
dram[3]:       167       170       167       149       108       124       113       127       139       134       103       106        27        22         0         1 
dram[4]:       138       147       146       137       121       117       108        94       120       145        97        79        30        32         0         0 
dram[5]:       153       166       148       157       115       110        96       100       113       122        96        89        26        28         0         0 
total reads: 9507
min_bank_accesses = 0!
chip skew: 1657/1511 = 1.10
average mf latency per bank:
dram[0]:       2324      2210      2777      2721      2922      2818      2801      2589      2328      2312      6386      6451     12469     11749     16689     16800
dram[1]:       2278      2371      2733      2920      3072      3099      2683      2799      2530      2607      5706      6775     11998     12092     16099     16684
dram[2]:       2421      2235      2610      2576      3033      2847      2633      2527      2507      2447      6051      6354     11702     12412     16366     17062
dram[3]:       2462      2333      2590      2722      3097      2807      2727      2637      2514      2436      5787      6068     11847     12627     16690     17201
dram[4]:       3181      2461      3611      2919      3733      2911      3731      2901      3322      2292     39323      6898     15878     12622     22646     18590
dram[5]:       2405      2470      2837      2881      2937      3132      2967      2982      2518      2577      5999      6546     12103     12683     17665     17921
maximum mf latency per bank:
dram[0]:        858       885       840       795       943       850       919       934       956       890      1009      1078       906       866       982       837
dram[1]:        958       919       910       866      1027       836       883      1083      1011       845       945       881       930       912       906       967
dram[2]:       1017       825       897       987       871       881       928       840       936       801       980       907       972       981      1003       907
dram[3]:        921       822       876       992       823       821       949       920      1019       948       954       951       895       937       982      1052
dram[4]:       1028       897      1102       837      1183       884      1042       909      1190       846      1106       918      1119       989      1103       856
dram[5]:        918       940       933       912       806       868       820       982       881       884      1074      1025       840       894       936      1009

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=803187 n_nop=781162 n_act=2273 n_pre=2257 n_req=9165 n_rd=15228 n_write=2267 bw_util=0.04356
n_activity=139144 dram_eff=0.2515
bk0: 950a 794263i bk1: 942a 794213i bk2: 954a 794083i bk3: 964a 793245i bk4: 946a 795305i bk5: 950a 794922i bk6: 1076a 794162i bk7: 1076a 792878i bk8: 1072a 793593i bk9: 1054a 793939i bk10: 930a 795156i bk11: 974a 794598i bk12: 832a 797172i bk13: 866a 796496i bk14: 826a 798764i bk15: 816a 798535i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0994812
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=803187 n_nop=780225 n_act=2437 n_pre=2421 n_req=9495 n_rd=15676 n_write=2428 bw_util=0.04508
n_activity=147676 dram_eff=0.2452
bk0: 960a 794473i bk1: 982a 794369i bk2: 956a 793155i bk3: 924a 794474i bk4: 956a 795187i bk5: 952a 794917i bk6: 1142a 792978i bk7: 1152a 793443i bk8: 1086a 793276i bk9: 1060a 793477i bk10: 1028a 794661i bk11: 960a 795097i bk12: 864a 797024i bk13: 890a 796920i bk14: 890a 798652i bk15: 874a 799037i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0655837
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=803187 n_nop=780770 n_act=2301 n_pre=2285 n_req=9344 n_rd=15464 n_write=2367 bw_util=0.0444
n_activity=142085 dram_eff=0.251
bk0: 960a 794473i bk1: 958a 794115i bk2: 964a 793916i bk3: 936a 793950i bk4: 904a 795560i bk5: 978a 794657i bk6: 1052a 794273i bk7: 1104a 793342i bk8: 1070a 792856i bk9: 1090a 793499i bk10: 1000a 794609i bk11: 1012a 793453i bk12: 892a 796738i bk13: 866a 796747i bk14: 848a 798692i bk15: 830a 798999i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.10482
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=803187 n_nop=780311 n_act=2456 n_pre=2440 n_req=9434 n_rd=15554 n_write=2426 bw_util=0.04477
n_activity=147229 dram_eff=0.2442
bk0: 950a 794185i bk1: 972a 793179i bk2: 974a 793702i bk3: 978a 794482i bk4: 890a 796271i bk5: 978a 794416i bk6: 1086a 794899i bk7: 1086a 793389i bk8: 1076a 793547i bk9: 1082a 793404i bk10: 1036a 794215i bk11: 1016a 793291i bk12: 870a 796876i bk13: 858a 797292i bk14: 848a 798793i bk15: 854a 799151i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.062618
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=803187 n_nop=781628 n_act=2093 n_pre=2077 n_req=9085 n_rd=15148 n_write=2241 bw_util=0.0433
n_activity=138770 dram_eff=0.2506
bk0: 938a 795323i bk1: 944a 794384i bk2: 934a 794602i bk3: 924a 793570i bk4: 962a 794932i bk5: 944a 794794i bk6: 1048a 793313i bk7: 998a 794402i bk8: 1052a 793780i bk9: 1094a 793138i bk10: 1028a 793935i bk11: 942a 795147i bk12: 874a 796244i bk13: 850a 796039i bk14: 840a 798743i bk15: 776a 798781i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.115491
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=12, tRRD=2 tCCD=6, tRCD=12 tRAS=28 tRP=12 tRC=40
n_cmd=803187 n_nop=781046 n_act=2325 n_pre=2309 n_req=9157 n_rd=15276 n_write=2231 bw_util=0.04359
n_activity=142397 dram_eff=0.2459
bk0: 954a 795218i bk1: 984a 794100i bk2: 934a 794018i bk3: 978a 793375i bk4: 960a 794884i bk5: 956a 795044i bk6: 1008a 794393i bk7: 1032a 794500i bk8: 1062a 794455i bk9: 1062a 793266i bk10: 1032a 794615i bk11: 986a 794602i bk12: 874a 797329i bk13: 848a 796906i bk14: 790a 799309i bk15: 816a 799281i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0673168

========= L2 cache stats =========
L2_cache_bank[0]: Access = 66346, Miss = 3793, Miss_rate = 0.057, Pending_hits = 14, Reservation_fails = 504
L2_cache_bank[1]: Access = 66495, Miss = 3821, Miss_rate = 0.057, Pending_hits = 12, Reservation_fails = 446
L2_cache_bank[2]: Access = 66913, Miss = 3941, Miss_rate = 0.059, Pending_hits = 13, Reservation_fails = 109
L2_cache_bank[3]: Access = 68130, Miss = 3897, Miss_rate = 0.057, Pending_hits = 11, Reservation_fails = 0
L2_cache_bank[4]: Access = 66160, Miss = 3845, Miss_rate = 0.058, Pending_hits = 7, Reservation_fails = 161
L2_cache_bank[5]: Access = 66825, Miss = 3887, Miss_rate = 0.058, Pending_hits = 13, Reservation_fails = 585
L2_cache_bank[6]: Access = 67145, Miss = 3865, Miss_rate = 0.058, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[7]: Access = 67453, Miss = 3912, Miss_rate = 0.058, Pending_hits = 8, Reservation_fails = 0
L2_cache_bank[8]: Access = 106530, Miss = 3838, Miss_rate = 0.036, Pending_hits = 11, Reservation_fails = 727
L2_cache_bank[9]: Access = 67405, Miss = 3736, Miss_rate = 0.055, Pending_hits = 14, Reservation_fails = 932
L2_cache_bank[10]: Access = 67341, Miss = 3807, Miss_rate = 0.057, Pending_hits = 9, Reservation_fails = 0
L2_cache_bank[11]: Access = 68206, Miss = 3831, Miss_rate = 0.056, Pending_hits = 10, Reservation_fails = 45
L2_total_cache_accesses = 844949
L2_total_cache_misses = 46173
L2_total_cache_miss_rate = 0.0546
L2_total_cache_pending_hits = 130
L2_total_cache_reservation_fails = 3509
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 390079
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 21
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 41211
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 3173
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 11
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 3
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 108
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 408506
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 100
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 4957
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 3
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 50
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 225
L2_cache_data_port_util = 0.272
L2_cache_fill_port_util = 0.025

icnt_total_pkts_mem_to_simt=2570463
icnt_total_pkts_simt_to_mem=1259150
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 9.57279
	minimum = 6
	maximum = 48
Network latency average = 9.08339
	minimum = 6
	maximum = 43
Slowest packet = 1688246
Flit latency average = 7.80567
	minimum = 6
	maximum = 39
Slowest flit = 3824574
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0320137
	minimum = 0.020234 (at node 10)
	maximum = 0.0436295 (at node 20)
Accepted packet rate average = 0.0320137
	minimum = 0.020234 (at node 10)
	maximum = 0.0436295 (at node 20)
Injected flit rate average = 0.0884533
	minimum = 0.0227632 (at node 10)
	maximum = 0.184003 (at node 20)
Accepted flit rate average= 0.0884533
	minimum = 0.0357256 (at node 17)
	maximum = 0.169143 (at node 1)
Injected packet length average = 2.76298
Accepted packet length average = 2.76298
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 34.3978 (8 samples)
	minimum = 6 (8 samples)
	maximum = 311.375 (8 samples)
Network latency average = 21.9988 (8 samples)
	minimum = 6 (8 samples)
	maximum = 231.75 (8 samples)
Flit latency average = 17.273 (8 samples)
	minimum = 6 (8 samples)
	maximum = 229.25 (8 samples)
Fragmentation average = 0.0311785 (8 samples)
	minimum = 0 (8 samples)
	maximum = 148.125 (8 samples)
Injected packet rate average = 0.0566047 (8 samples)
	minimum = 0.0446561 (8 samples)
	maximum = 0.10978 (8 samples)
Accepted packet rate average = 0.0566047 (8 samples)
	minimum = 0.0446561 (8 samples)
	maximum = 0.10978 (8 samples)
Injected flit rate average = 0.133674 (8 samples)
	minimum = 0.0634216 (8 samples)
	maximum = 0.260594 (8 samples)
Accepted flit rate average = 0.133674 (8 samples)
	minimum = 0.0790747 (8 samples)
	maximum = 0.243031 (8 samples)
Injected packet size average = 2.36153 (8 samples)
Accepted packet size average = 2.36153 (8 samples)
Hops average = 1 (8 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 5 min, 35 sec (335 sec)
gpgpu_simulation_rate = 47469 (inst/sec)
gpgpu_simulation_rate = 1816 (cycle/sec)
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
Kernel Executed 8 times
Processing time: 332342.750000 (ms)
Result stored in result.txt
