#-----------------------------------------------------------
# Vivado v2024.1 (64-bit)
# SW Build 5076996 on Wed May 22 18:37:14 MDT 2024
# IP Build 5075265 on Wed May 22 21:45:21 MDT 2024
# SharedData Build 5076995 on Wed May 22 18:29:18 MDT 2024
# Start of session at: Fri Nov  1 18:27:07 2024
# Process ID: 23092
# Current directory: C:/Users/jakob/Desktop/P7---Bsc/Code/VHDL/Sample_MEM
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent15904 C:\Users\jakob\Desktop\P7---Bsc\Code\VHDL\Sample_MEM\Sample_MEM.xpr
# Log file: C:/Users/jakob/Desktop/P7---Bsc/Code/VHDL/Sample_MEM/vivado.log
# Journal file: C:/Users/jakob/Desktop/P7---Bsc/Code/VHDL/Sample_MEM\vivado.jou
# Running On        :DESKTOP-S99FO1K
# Platform          :Windows Server 2016 or Windows 10
# Operating System  :19045
# Processor Detail  :12th Gen Intel(R) Core(TM) i5-12400F
# CPU Frequency     :2496 MHz
# CPU Physical cores:6
# CPU Logical cores :12
# Host memory       :34182 MB
# Swap memory       :5100 MB
# Total Virtual     :39282 MB
# Available Virtual :24239 MB
#-----------------------------------------------------------
start_gui
open_project C:/Users/jakob/Desktop/P7---Bsc/Code/VHDL/Sample_MEM/Sample_MEM.xpr
update_compile_order -fileset sources_1
launch_simulation
open_wave_config C:/Users/jakob/Desktop/P7---Bsc/Code/VHDL/Sample_MEM/sample_control_TOP_behav.wcfg
source logic_reset.tcl
add_force {/logic_reset/RW} -radix hex {0 0ns}
add_force {/logic_reset/CLK} -radix hex {0 0ns} {1 50000ps} -repeat_every 100000ps
run 200 ns
close_sim
launch_simulation
open_wave_config C:/Users/jakob/Desktop/P7---Bsc/Code/VHDL/Sample_MEM/sample_control_TOP_behav.wcfg
source logic_reset.tcl
add_force {/logic_reset/CLK} -radix hex {0 0ns} {1 50000ps} -repeat_every 100000ps
add_force {/logic_reset/RW} -radix hex {0 0ns}
run 100 ns
run 100 ns
add_force {/logic_reset/RW} -radix hex {1 0ns}
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
launch_simulation -mode post-synthesis -type functional
open_wave_config C:/Users/jakob/Desktop/P7---Bsc/Code/VHDL/Sample_MEM/sample_control_TOP_behav.wcfg
source logic_reset.tcl
add_force {/logic_reset/CLK} -radix hex {0 0ns} {1 50000ps} -repeat_every 100000ps
add_force {/logic_reset/RW} -radix hex {0 0ns}
run 100 ns
run 100 ns
add_force {/logic_reset/RW} -radix hex {1 0ns}
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
close_sim
close_sim
launch_simulation
open_wave_config C:/Users/jakob/Desktop/P7---Bsc/Code/VHDL/Sample_MEM/sample_control_TOP_behav.wcfg
source logic_reset.tcl
add_force {/logic_reset/CLK} -radix hex {0 0ns} {1 50000ps} -repeat_every 100000ps
add_force {/logic_reset/RW} -radix hex {0 0ns}
run 100 ns
run 100 ns
add_force {/logic_reset/RW} -radix hex {1 0ns}
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
reset_run synth_1
launch_runs synth_1 -jobs 12
wait_on_run synth_1
close_design
open_run synth_1 -name synth_1
launch_simulation -mode post-synthesis -type functional
open_wave_config C:/Users/jakob/Desktop/P7---Bsc/Code/VHDL/Sample_MEM/sample_control_TOP_behav.wcfg
source logic_reset.tcl
add_force {/logic_reset/CLK} -radix hex {0 0ns} {1 50000ps} -repeat_every 100000ps
add_force {/logic_reset/RW} -radix hex {0 0ns}
run 100 ns
run 100 ns
add_force {/logic_reset/RW} -radix hex {1 0ns}
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
close_sim
close_sim
reset_run synth_1
launch_runs synth_1 -jobs 12
wait_on_run synth_1
close_design
open_run synth_1 -name synth_1
launch_simulation -mode post-synthesis -type functional
open_wave_config C:/Users/jakob/Desktop/P7---Bsc/Code/VHDL/Sample_MEM/sample_control_TOP_behav.wcfg
source logic_reset.tcl
add_force {/logic_reset/CLK} -radix hex {0 0ns} {1 50000ps} -repeat_every 100000ps
add_force {/logic_reset/RW} -radix hex {0 0ns}
run 100 ns
run 100 ns
add_force {/logic_reset/RW} -radix hex {1 0ns}
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 100 ns
run 50 ns
restart
run 50 ns
run 50 ns
restart
add_force {/logic_reset/CLK} -radix hex {0 0ns} {1 50000ps} -repeat_every 100000ps
add_force {/logic_reset/RW} -radix hex {0 0ns}
run 50 ns
run 50 ns
run 50 ns
add_force {/logic_reset/RW} -radix hex {1 0ns}
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
restart
add_force {/logic_reset/CLK} -radix hex {0 0ns} {1 50000ps} -repeat_every 100000ps
add_force {/logic_reset/RW} -radix hex {0 0ns}
run 50 ns
run 50 ns
add_force {/logic_reset/RW} -radix hex {1 0ns}
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
restart
add_force {/logic_reset/CLK} -radix hex {0 0ns} {1 50000ps} -repeat_every 100000ps
add_force {/logic_reset/RW} -radix hex {0 0ns}
run 50 ns
run 50 ns
add_force {/logic_reset/RW} -radix hex {1 0ns}
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
add_force {/logic_reset/RW} -radix hex {0 0ns}
run 50 ns
run 50 ns
run 50 ns
run 50 ns
run 50 ns
close_sim
set_property is_enabled true [get_files  C:/Users/jakob/Desktop/P7---Bsc/Code/VHDL/Sample_MEM/Sample_MEM.srcs/sources_1/new/comm_port.vhd]
update_compile_order -fileset sources_1
set_property is_enabled true [get_files  C:/Users/jakob/Desktop/P7---Bsc/Code/VHDL/Sample_MEM/Sample_MEM.srcs/sources_1/new/internal_ram.vhd]
update_compile_order -fileset sources_1
set_property is_enabled true [get_files  C:/Users/jakob/Desktop/P7---Bsc/Code/VHDL/Sample_MEM/Sample_MEM.srcs/sources_1/new/sample_control_TOP.vhd]
update_compile_order -fileset sources_1
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top sample_control_TOP [current_fileset]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 12
wait_on_run synth_1
close_design
open_run synth_1 -name synth_1
launch_runs impl_1 -jobs 12
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
wait_on_run impl_1
open_hw_manager
connect_hw_server -allow_non_jtag
open_hw_target
set_property PROGRAM.FILE {C:/Users/jakob/Desktop/P7---Bsc/Code/VHDL/Sample_MEM/Sample_MEM.runs/impl_1/sample_control_TOP.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/jakob/Desktop/P7---Bsc/Code/VHDL/Sample_MEM/Sample_MEM.runs/impl_1/sample_control_TOP.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/jakob/Desktop/P7---Bsc/Code/VHDL/Sample_MEM/Sample_MEM.runs/impl_1/sample_control_TOP.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/jakob/Desktop/P7---Bsc/Code/VHDL/Sample_MEM/Sample_MEM.runs/impl_1/sample_control_TOP.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/jakob/Desktop/P7---Bsc/Code/VHDL/Sample_MEM/Sample_MEM.runs/impl_1/sample_control_TOP.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/jakob/Desktop/P7---Bsc/Code/VHDL/Sample_MEM/Sample_MEM.runs/impl_1/sample_control_TOP.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/jakob/Desktop/P7---Bsc/Code/VHDL/Sample_MEM/Sample_MEM.runs/impl_1/sample_control_TOP.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/jakob/Desktop/P7---Bsc/Code/VHDL/Sample_MEM/Sample_MEM.runs/impl_1/sample_control_TOP.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/jakob/Desktop/P7---Bsc/Code/VHDL/Sample_MEM/Sample_MEM.runs/impl_1/sample_control_TOP.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
reset_run synth_1
launch_runs synth_1 -jobs 12
wait_on_run synth_1
launch_runs impl_1 -jobs 12
wait_on_run impl_1
launch_runs impl_1 -to_step write_bitstream -jobs 12
wait_on_run impl_1
open_run impl_1
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {C:/Users/jakob/Desktop/P7---Bsc/Code/VHDL/Sample_MEM/Sample_MEM.runs/impl_1/sample_control_TOP.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
