+version:  1/1/2010
+switches:

+comp_ver Version:      6.1.0.1-preview
+Build number: 3286
+Build date:   Oct 10 2018 at 16:46:26

+compinfo: nfcc_ng -chip nfp-4xxx -Qrevision_min=16 -ng -DPLATFORM_PORT_SEL
+compinfo: ECTION=H_PLATFORM -DPIF_APP_CONFIG=PIF_APP_DEFAULT -DNUM_IMU=1 -
+compinfo: DNUM_EMU=1 -DSIMULATION=0 -DPIF_APP_REDUCED_THREADS=1 -DPIF_DEBU
+compinfo: G=1 -DNFD_CFG_NEXT_ME0=__nfp_idstr2meid("i36.me11") -DNFD_CFG_SI
+compinfo: G_NEXT_ME0=nfd_cfg_sig_app_master0 -DNFD_CFG_NEXT_ME1=__nfp_idst
+compinfo: r2meid("i36.me11") -DNFD_CFG_SIG_NEXT_ME1=nfd_cfg_sig_app_master
+compinfo: 1 -DNFD_CFG_NEXT_ME2=__nfp_idstr2meid("i36.me11") -DNFD_CFG_SIG_
+compinfo: NEXT_ME2=nfd_cfg_sig_app_master2 -DNFD_CFG_NEXT_ME3=__nfp_idstr2
+compinfo: meid("i36.me11") -DNFD_CFG_SIG_NEXT_ME3=nfd_cfg_sig_app_master3
+compinfo: -O2 -Ob1 -W3 -IC:\NFP_SDK_6.1.0-preview\components\flowenv\me\bl
+compinfo: ocks\blm\_h -IC:\NFP_SDK_6.1.0-preview\components\flowenv\me\blo
+compinfo: cks -IC:\NFP_SDK_6.1.0-preview\p4\components\nfp_pif\me\apps\pif
+compinfo: _app_nfd\include -IC:\NFP_SDK_6.1.0-preview\components\ng_nfd\me
+compinfo: \blocks -IC:\NFP_SDK_6.1.0-preview\components\ng_nfd\shared -IC:
+compinfo: \NFP_SDK_6.1.0-preview\components\ng_nfd -IC:\NFP_SDK_6.1.0-prev
+compinfo: iew\p4\components\nfp_pif\me\apps\common\include -IC:\NFP_SDK_6.
+compinfo: 1.0-preview\components\flowenv\me\include -IC:\NFP_SDK_6.1.0-pre
+compinfo: view\components\flowenv\me\include\nfp6000 -IC:\NFP_SDK_6.1.0-pr
+compinfo: eview\components\flowenv\me\lib -IC:\NFP_SDK_6.1.0-preview\compo
+compinfo: nents\flowenv\me\lib\nfp -IC:\users\permki\Desktop\PacedLinux\P4
+compinfo: programming\C_sandbox_in_P4\out -IC:\users\permki\Desktop\PacedL
+compinfo: inux\P4programming\C_sandbox_in_P4\out\callbackapi -IC:\NFP_SDK_
+compinfo: 6.1.0-preview\p4\components\nfp_pif\me\lib\hashmap\include -IC:\
+compinfo: NFP_SDK_6.1.0-preview\p4\components\nfp_pif\me\lib\cflow_tstamp\
+compinfo: include -IC:\NFP_SDK_6.1.0-preview\p4\components\nfp_pif\shared\
+compinfo: include -IC:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\lib -IC:
+compinfo: \NFP_SDK_6.1.0-preview\p4\components\nfp_pif\me\lib -IC:\NFP_SDK
+compinfo: _6.1.0-preview\p4\components\dcfl\me\lib\dcfl -IC:\NFP_SDK_6.1.0
+compinfo: -preview\p4\components\dcfl\shared\include\dcfl -IC:\NFP_SDK_6.1
+compinfo: .0-preview\p4\components\gro -IC:\NFP_SDK_6.1.0-preview\p4\compo
+compinfo: nents\nfp_pif\me\lib\pif\include -IC:\NFP_SDK_6.1.0-preview\p4\c
+compinfo: omponents\flowcache\me\lib\flowcache -IC:\NFP_SDK_6.1.0-preview\
+compinfo: p4\components\flowcache\me\lib\standardlibrary -IC:\NFP_SDK_6.1.
+compinfo: 0-preview\p4\components\nfp_pif\me\lib\macflush -Ic:\NFP_SDK_6.1
+compinfo: .0-preview\components\standardlibrary\include\ -Ic:\NFP_SDK_6.1.
+compinfo: 0-preview\components\standardlibrary\microc\src\ -Ic:\NFP_SDK_6.
+compinfo: 1.0-preview\components\standardlibrary\microc\include\ -FI c:\NF
+compinfo: P_SDK_6.1.0-preview\p4\components\nfp_pif\me\apps\pif_app_nfd\in
+compinfo: clude\config.h -Qnctx=8 -Qspill=1 -Qnctx_mode=8 -Qnn_mode=1 -Qlm
+compinfo: _start=0 -Qlm_size=1024 -Zi -FoC:\users\permki\Desktop\PacedLinu
+compinfo: x\P4programming\C_sandbox_in_P4\out\nfd_svc.list\ -FeC:\users\pe
+compinfo: rmki\Desktop\PacedLinux\P4programming\C_sandbox_in_P4\out\nfd_sv
+compinfo: c.list\nfd_svc.list -Qno_decl_volatile -mIPOPT_nfp=2 -ng

.chip_id nfp-4xxx 0x10 0x10

.%declare_resource "..brary/include/nfp_chipres.h" 110 emem0_queues global 0x400
.%declare_resource "..brary/include/nfp_chipres.h" 121 emem1_queues global 0x400
.%declare_resource "..brary/include/nfp_chipres.h" 162 cls_rings island 0x10
.%declare_resource "..brary/include/nfp_chipres.h" 181 cls_apsignals island 0x10
.%declare_resource "..brary/include/nfp_chipres.h" 197 cls_apfilters island 0x10
.%declare_resource "..brary/include/nfp_chipres.h" 366 pcie0_cpp2pcie_bars global 0x8
.%declare_resource "..brary/include/nfp_chipres.h" 367 pcie0_dma_cfg_regs global 0x10
.%declare_resource "..brary/include/nfp_chipres.h" 369 pcie0_topci_hi global 0x40
.%declare_resource "..brary/include/nfp_chipres.h" 370 pcie0_topci_med global 0x40
.%declare_resource "..brary/include/nfp_chipres.h" 371 pcie0_topci_lo global 0x80
.%declare_resource "..brary/include/nfp_chipres.h" 372 pcie0_frompci_hi global 0x40
.%declare_resource "..brary/include/nfp_chipres.h" 373 pcie0_frompci_med global 0x40
.%declare_resource "..brary/include/nfp_chipres.h" 374 pcie0_frompci_lo global 0x80
.%declare_resource "..brary/include/nfp_chipres.h" 378 pcie1_cpp2pcie_bars global 0x8
.%declare_resource "..brary/include/nfp_chipres.h" 379 pcie1_dma_cfg_regs global 0x10
.%declare_resource "..brary/include/nfp_chipres.h" 381 pcie1_topci_hi global 0x40
.%declare_resource "..brary/include/nfp_chipres.h" 382 pcie1_topci_med global 0x40
.%declare_resource "..brary/include/nfp_chipres.h" 383 pcie1_topci_lo global 0x80
.%declare_resource "..brary/include/nfp_chipres.h" 384 pcie1_frompci_hi global 0x40
.%declare_resource "..brary/include/nfp_chipres.h" 385 pcie1_frompci_med global 0x40
.%declare_resource "..brary/include/nfp_chipres.h" 386 pcie1_frompci_lo global 0x80
.%declare_resource "..nv/me/blocks/blm/_h/blm_c.h" 876 BLQ_EMU_RINGS global 0x4 0x4 emem0_queues
.%alloc_resource "..nv/me/blocks/blm/_h/blm_c.h" 877 BLM_NBI8_BLQ0_EMU_QID BLQ_EMU_RINGS global 0x1 0
.%alloc_resource "..nv/me/blocks/blm/_h/blm_c.h" 878 BLM_NBI8_BLQ1_EMU_QID BLQ_EMU_RINGS global 0x1 0 0x1
.%alloc_resource "..nv/me/blocks/blm/_h/blm_c.h" 879 BLM_NBI8_BLQ2_EMU_QID BLQ_EMU_RINGS global 0x1 0 0x2
.%alloc_resource "..nv/me/blocks/blm/_h/blm_c.h" 880 BLM_NBI8_BLQ3_EMU_QID BLQ_EMU_RINGS global 0x1 0 0x3
.%alloc_resource "..locks/vnic/shared/nfd_cfg.h" 154 nfd_cfg_ring_nums emem0_queues global 0x20 0x20
.%declare_resource "..locks/vnic/shared/nfd_cfg.h" 176 nfd_cfg_ring_nums0 global 0x8 nfd_cfg_ring_nums
.%alloc_resource "..locks/vnic/shared/nfd_cfg.h" 176 nfd_cfg_ring_num00 nfd_cfg_ring_nums0 global 0x1 0
.%alloc_resource "..locks/vnic/shared/nfd_cfg.h" 176 nfd_cfg_ring_num01 nfd_cfg_ring_nums0 global 0x1 0
.%alloc_resource "..locks/vnic/shared/nfd_cfg.h" 176 nfd_cfg_ring_num02 nfd_cfg_ring_nums0 global 0x1 0
.%alloc_resource "..locks/vnic/shared/nfd_cfg.h" 176 nfd_cfg_ring_num03 nfd_cfg_ring_nums0 global 0x1 0
.%alloc_resource "..locks/vnic/shared/nfd_cfg.h" 176 nfd_cfg_ring_num04 nfd_cfg_ring_nums0 global 0x1 0
.%alloc_resource "..locks/vnic/shared/nfd_cfg.h" 176 nfd_cfg_ring_num05 nfd_cfg_ring_nums0 global 0x1 0
.%declare_resource "..locks/vnic/shared/nfd_cfg.h" 180 nfd_cfg_ring_nums1 global 0x8 nfd_cfg_ring_nums
.%alloc_resource "..locks/vnic/shared/nfd_cfg.h" 180 nfd_cfg_ring_num10 nfd_cfg_ring_nums1 global 0x1 0
.%alloc_resource "..locks/vnic/shared/nfd_cfg.h" 180 nfd_cfg_ring_num11 nfd_cfg_ring_nums1 global 0x1 0
.%alloc_resource "..locks/vnic/shared/nfd_cfg.h" 180 nfd_cfg_ring_num12 nfd_cfg_ring_nums1 global 0x1 0
.%alloc_resource "..locks/vnic/shared/nfd_cfg.h" 180 nfd_cfg_ring_num13 nfd_cfg_ring_nums1 global 0x1 0
.%alloc_resource "..locks/vnic/shared/nfd_cfg.h" 180 nfd_cfg_ring_num14 nfd_cfg_ring_nums1 global 0x1 0
.%alloc_resource "..locks/vnic/shared/nfd_cfg.h" 180 nfd_cfg_ring_num15 nfd_cfg_ring_nums1 global 0x1 0
.%alloc_resource "..ks/vnic/shared/../pci_out.h" 129 nfd_out_ring_num00 emem0_queues global 0x1 0x1
.%alloc_mem nfd_cfg_base0 emem0 global 0x200000 0x200000 addr40
.%alloc_mem _pf0_net_vf_cfg1 emem global 0x200 0x8 addr40
.%alloc_resource "..nfd/me/blocks/vnic/svc_me.c" 59 nfd_scv_qmon_bar0 pcie0_cpp2pcie_bars me 0x1 0
.%alloc_mem nfd_flr_atomic emem0 global 0x40 0x40 addr40
.%declare_resource "..nfd/me/blocks/vnic/svc_me.c" 110 nfd_flr_atomic_mem global 0x40 nfd_flr_atomic
.%alloc_resource "..nfd/me/blocks/vnic/svc_me.c" 110 nfd_flr_seen nfd_flr_atomic_mem global 0x40 0x40
.%alloc_mem nfd_vf_cfg_max_vfs emem global 0x8 0x8 addr40
.%init nfd_vf_cfg_max_vfs+0 64
.%declare_resource "..brary/include/nfp_chipres.h" 121 emem1_queues global 0x400
.%declare_resource "..brary/include/nfp_chipres.h" 366 pcie0_cpp2pcie_bars global 0x8
.%declare_resource "..brary/include/nfp_chipres.h" 367 pcie0_dma_cfg_regs global 0x10
.%declare_resource "..brary/include/nfp_chipres.h" 369 pcie0_topci_hi global 0x40
.%declare_resource "..brary/include/nfp_chipres.h" 370 pcie0_topci_med global 0x40
.%declare_resource "..brary/include/nfp_chipres.h" 372 pcie0_frompci_hi global 0x40
.%declare_resource "..brary/include/nfp_chipres.h" 373 pcie0_frompci_med global 0x40
.%declare_resource "..brary/include/nfp_chipres.h" 374 pcie0_frompci_lo global 0x80
.%declare_resource "..brary/include/nfp_chipres.h" 382 pcie1_topci_med global 0x40
.%declare_resource "..brary/include/nfp_chipres.h" 386 pcie1_frompci_lo global 0x80
.%declare_resource "..brary/include/nfp_chipres.h" 121 emem1_queues global 0x400
.%declare_resource "..brary/include/nfp_chipres.h" 370 pcie0_topci_med global 0x40
.%declare_resource "..brary/include/nfp_chipres.h" 110 emem0_queues global 0x400
.%declare_resource "..brary/include/nfp_chipres.h" 162 cls_rings island 0x10
.%declare_resource "..brary/include/nfp_chipres.h" 197 cls_apfilters island 0x10
.%declare_resource "..brary/include/nfp_chipres.h" 373 pcie0_frompci_med global 0x40
.%declare_resource "..brary/include/nfp_chipres.h" 374 pcie0_frompci_lo global 0x80
.%declare_resource "..brary/include/nfp_chipres.h" 378 pcie1_cpp2pcie_bars global 0x8
.%declare_resource "..brary/include/nfp_chipres.h" 379 pcie1_dma_cfg_regs global 0x10
.%declare_resource "..brary/include/nfp_chipres.h" 382 pcie1_topci_med global 0x40
.%declare_resource "..brary/include/nfp_chipres.h" 384 pcie1_frompci_hi global 0x40
.%declare_resource "..brary/include/nfp_chipres.h" 385 pcie1_frompci_med global 0x40
.%declare_resource "..brary/include/nfp_chipres.h" 386 pcie1_frompci_lo global 0x80

.%bigendian

.%num_contexts 8
.%ctx_range 0 7


.%indirect_ref_mode nfp6000
.%third_party_addressing 40bit
.%local_mem0_mode rel
.%local_mem1_mode rel
.%local_mem2_mode rel
.%local_mem3_mode rel
.%init_nn_mode self
.%neighbor_usage  0x15
.%resource CAM        0
.%resource CRC        0
.%resource T_INDEX    0
.%resource BYTE_INDEX 0

.%alloc_mem _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE emem0 global 10485760 2048 addr40
.%alloc_mem _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE emem0 global 41943040 2048 addr40
.%alloc_mem _BLM_NBI8_BLQ3_EMU_Q_BASE emem0 global 2048 2048 addr40
.%alloc_mem _BLM_NBI8_BLQ3_EMU_QD_BASE emem0 global 16 16 addr40
.%alloc_mem _BLM_NBI8_BLQ2_EMU_Q_BASE emem0 global 2048 2048 addr40
.%alloc_mem _BLM_NBI8_BLQ2_EMU_QD_BASE emem0 global 16 16 addr40
.%alloc_mem _BLM_NBI8_BLQ1_EMU_Q_BASE emem0 global 2048 2048 addr40
.%alloc_mem _BLM_NBI8_BLQ1_EMU_QD_BASE emem0 global 16 16 addr40
.%alloc_mem _BLM_NBI8_BLQ0_EMU_Q_BASE emem0 global 32768 32768 addr40
.%alloc_mem _BLM_NBI8_BLQ0_EMU_QD_BASE emem0 global 16 16 addr40
.%alloc_mem _libpktdma_sem_sem cls island 8 addr32
.%alloc_init_mem _modscript_tbl cls island 3344 addr32
.sig remote _nfd_cfg_sig_app_master0
.%alloc_mem _msix_tx_irqc_cfg cls me 1024 addr32
.%alloc_mem _msix_rx_irqc_cfg cls me 1024 addr32
.%alloc_mem _msix_cls_tx_enabled cls me 32 8 addr32
.%alloc_mem _msix_cls_rx_enabled cls me 32 8 addr32
.%alloc_mem _msix_cls_tx_entries cls me 256 addr32
.%alloc_mem _msix_cls_rx_entries cls me 256 addr32
.%alloc_mem _msix_cls_automask cls me 32 8 addr32
.%alloc_mem _msix_tx_irqc_state cls me 2048 addr32
.%alloc_mem _msix_cls_tx_new_enabled cls me 32 8 addr32
.%alloc_mem _msix_rx_irqc_state cls me 2048 addr32
.%alloc_mem _msix_cls_rx_new_enabled cls me 32 8 addr32
.%init_lscratch _modscript_tbl+0 0x80040
.%init_lscratch _modscript_tbl+4 0x0
.%init_lscratch _modscript_tbl+8 0x0
.%init_lscratch _modscript_tbl+12 0x80000220
.%init_lscratch _modscript_tbl+16 0x1090040
.%init_lscratch _modscript_tbl+20 0x10000
.%init_lscratch _modscript_tbl+24 0x0
.%init_lscratch _modscript_tbl+28 0x80000220
.%init_lscratch _modscript_tbl+32 0x10a0040
.%init_lscratch _modscript_tbl+36 0x20000
.%init_lscratch _modscript_tbl+40 0x0
.%init_lscratch _modscript_tbl+44 0x80000220
.%init_lscratch _modscript_tbl+48 0x10b0040
.%init_lscratch _modscript_tbl+52 0x30000
.%init_lscratch _modscript_tbl+56 0x0
.%init_lscratch _modscript_tbl+60 0x80000220
.%init_lscratch _modscript_tbl+64 0x10c0040
.%init_lscratch _modscript_tbl+68 0x40000
.%init_lscratch _modscript_tbl+72 0x0
.%init_lscratch _modscript_tbl+76 0x80000220
.%init_lscratch _modscript_tbl+80 0x10d0040
.%init_lscratch _modscript_tbl+84 0x50000
.%init_lscratch _modscript_tbl+88 0x0
.%init_lscratch _modscript_tbl+92 0x80000220
.%init_lscratch _modscript_tbl+96 0x10e0040
.%init_lscratch _modscript_tbl+100 0x60000
.%init_lscratch _modscript_tbl+104 0x0
.%init_lscratch _modscript_tbl+108 0x80000220
.%init_lscratch _modscript_tbl+112 0x10f0040
.%init_lscratch _modscript_tbl+116 0x70000
.%init_lscratch _modscript_tbl+120 0x0
.%init_lscratch _modscript_tbl+124 0x80000220
.%init_lscratch _modscript_tbl+128 0x80040
.%init_lscratch _modscript_tbl+132 0x0
.%init_lscratch _modscript_tbl+136 0x0
.%init_lscratch _modscript_tbl+140 0x80000228
.%init_lscratch _modscript_tbl+144 0x1090040
.%init_lscratch _modscript_tbl+148 0x10000
.%init_lscratch _modscript_tbl+152 0x0
.%init_lscratch _modscript_tbl+156 0x80000228
.%init_lscratch _modscript_tbl+160 0x10a0040
.%init_lscratch _modscript_tbl+164 0x20000
.%init_lscratch _modscript_tbl+168 0x0
.%init_lscratch _modscript_tbl+172 0x80000228
.%init_lscratch _modscript_tbl+176 0x10b0040
.%init_lscratch _modscript_tbl+180 0x30000
.%init_lscratch _modscript_tbl+184 0x0
.%init_lscratch _modscript_tbl+188 0x80000228
.%init_lscratch _modscript_tbl+192 0x10c0040
.%init_lscratch _modscript_tbl+196 0x40000
.%init_lscratch _modscript_tbl+200 0x0
.%init_lscratch _modscript_tbl+204 0x80000228
.%init_lscratch _modscript_tbl+208 0x10d0040
.%init_lscratch _modscript_tbl+212 0x50000
.%init_lscratch _modscript_tbl+216 0x0
.%init_lscratch _modscript_tbl+220 0x80000228
.%init_lscratch _modscript_tbl+224 0x10e0040
.%init_lscratch _modscript_tbl+228 0x60000
.%init_lscratch _modscript_tbl+232 0x0
.%init_lscratch _modscript_tbl+236 0x80000228
.%init_lscratch _modscript_tbl+240 0x10f0040
.%init_lscratch _modscript_tbl+244 0x70000
.%init_lscratch _modscript_tbl+248 0x0
.%init_lscratch _modscript_tbl+252 0x80000228
.%init_lscratch _modscript_tbl+256 0x80040
.%init_lscratch _modscript_tbl+260 0x0
.%init_lscratch _modscript_tbl+264 0x0
.%init_lscratch _modscript_tbl+268 0x80000230
.%init_lscratch _modscript_tbl+272 0x1090040
.%init_lscratch _modscript_tbl+276 0x10000
.%init_lscratch _modscript_tbl+280 0x0
.%init_lscratch _modscript_tbl+284 0x80000230
.%init_lscratch _modscript_tbl+288 0x10a0040
.%init_lscratch _modscript_tbl+292 0x20000
.%init_lscratch _modscript_tbl+296 0x0
.%init_lscratch _modscript_tbl+300 0x80000230
.%init_lscratch _modscript_tbl+304 0x10b0040
.%init_lscratch _modscript_tbl+308 0x30000
.%init_lscratch _modscript_tbl+312 0x0
.%init_lscratch _modscript_tbl+316 0x80000230
.%init_lscratch _modscript_tbl+320 0x10c0040
.%init_lscratch _modscript_tbl+324 0x40000
.%init_lscratch _modscript_tbl+328 0x0
.%init_lscratch _modscript_tbl+332 0x80000230
.%init_lscratch _modscript_tbl+336 0x10d0040
.%init_lscratch _modscript_tbl+340 0x50000
.%init_lscratch _modscript_tbl+344 0x0
.%init_lscratch _modscript_tbl+348 0x80000230
.%init_lscratch _modscript_tbl+352 0x10e0040
.%init_lscratch _modscript_tbl+356 0x60000
.%init_lscratch _modscript_tbl+360 0x0
.%init_lscratch _modscript_tbl+364 0x80000230
.%init_lscratch _modscript_tbl+368 0x10f0040
.%init_lscratch _modscript_tbl+372 0x70000
.%init_lscratch _modscript_tbl+376 0x0
.%init_lscratch _modscript_tbl+380 0x80000230
.%init_lscratch _modscript_tbl+384 0x80040
.%init_lscratch _modscript_tbl+388 0x0
.%init_lscratch _modscript_tbl+392 0x0
.%init_lscratch _modscript_tbl+396 0x80000238
.%init_lscratch _modscript_tbl+400 0x1090040
.%init_lscratch _modscript_tbl+404 0x10000
.%init_lscratch _modscript_tbl+408 0x0
.%init_lscratch _modscript_tbl+412 0x80000238
.%init_lscratch _modscript_tbl+416 0x10a0040
.%init_lscratch _modscript_tbl+420 0x20000
.%init_lscratch _modscript_tbl+424 0x0
.%init_lscratch _modscript_tbl+428 0x80000238
.%init_lscratch _modscript_tbl+432 0x10b0040
.%init_lscratch _modscript_tbl+436 0x30000
.%init_lscratch _modscript_tbl+440 0x0
.%init_lscratch _modscript_tbl+444 0x80000238
.%init_lscratch _modscript_tbl+448 0x10c0040
.%init_lscratch _modscript_tbl+452 0x40000
.%init_lscratch _modscript_tbl+456 0x0
.%init_lscratch _modscript_tbl+460 0x80000238
.%init_lscratch _modscript_tbl+464 0x10d0040
.%init_lscratch _modscript_tbl+468 0x50000
.%init_lscratch _modscript_tbl+472 0x0
.%init_lscratch _modscript_tbl+476 0x80000238
.%init_lscratch _modscript_tbl+480 0x10e0040
.%init_lscratch _modscript_tbl+484 0x60000
.%init_lscratch _modscript_tbl+488 0x0
.%init_lscratch _modscript_tbl+492 0x80000238
.%init_lscratch _modscript_tbl+496 0x10f0040
.%init_lscratch _modscript_tbl+500 0x70000
.%init_lscratch _modscript_tbl+504 0x0
.%init_lscratch _modscript_tbl+508 0x80000238
.%init_lscratch _modscript_tbl+512 0x1100040
.%init_lscratch _modscript_tbl+516 0x80000
.%init_lscratch _modscript_tbl+520 0x0
.%init_lscratch _modscript_tbl+524 0x80000238
.%init_lscratch _modscript_tbl+528 0x1110040
.%init_lscratch _modscript_tbl+532 0x90000
.%init_lscratch _modscript_tbl+536 0x0
.%init_lscratch _modscript_tbl+540 0x80000238
.%init_lscratch _modscript_tbl+544 0x1120040
.%init_lscratch _modscript_tbl+548 0xa0000
.%init_lscratch _modscript_tbl+552 0x0
.%init_lscratch _modscript_tbl+556 0x80000238
.%init_lscratch _modscript_tbl+560 0x1130040
.%init_lscratch _modscript_tbl+564 0xb0000
.%init_lscratch _modscript_tbl+568 0x0
.%init_lscratch _modscript_tbl+572 0x80000238
.%init_lscratch _modscript_tbl+576 0x1140040
.%init_lscratch _modscript_tbl+580 0xc0000
.%init_lscratch _modscript_tbl+584 0x0
.%init_lscratch _modscript_tbl+588 0x80000238
.%init_lscratch _modscript_tbl+592 0x1150040
.%init_lscratch _modscript_tbl+596 0xd0000
.%init_lscratch _modscript_tbl+600 0x0
.%init_lscratch _modscript_tbl+604 0x80000238
.%init_lscratch _modscript_tbl+608 0x1160040
.%init_lscratch _modscript_tbl+612 0xe0000
.%init_lscratch _modscript_tbl+616 0x0
.%init_lscratch _modscript_tbl+620 0x80000238
.%init_lscratch _modscript_tbl+624 0x1170040
.%init_lscratch _modscript_tbl+628 0xf0000
.%init_lscratch _modscript_tbl+632 0x0
.%init_lscratch _modscript_tbl+636 0x80000238
.%init_lscratch _modscript_tbl+640 0x1180040
.%init_lscratch _modscript_tbl+644 0x100000
.%init_lscratch _modscript_tbl+648 0x0
.%init_lscratch _modscript_tbl+652 0x80000238
.%init_lscratch _modscript_tbl+656 0x2190040
.%init_lscratch _modscript_tbl+660 0x101100
.%init_lscratch _modscript_tbl+664 0x0
.%init_lscratch _modscript_tbl+668 0x80000238
.%init_lscratch _modscript_tbl+672 0x21a0040
.%init_lscratch _modscript_tbl+676 0x101200
.%init_lscratch _modscript_tbl+680 0x0
.%init_lscratch _modscript_tbl+684 0x80000238
.%init_lscratch _modscript_tbl+688 0x21b0040
.%init_lscratch _modscript_tbl+692 0x101300
.%init_lscratch _modscript_tbl+696 0x0
.%init_lscratch _modscript_tbl+700 0x80000238
.%init_lscratch _modscript_tbl+704 0x21c0040
.%init_lscratch _modscript_tbl+708 0x101400
.%init_lscratch _modscript_tbl+712 0x0
.%init_lscratch _modscript_tbl+716 0x80000238
.%init_lscratch _modscript_tbl+720 0x21d0040
.%init_lscratch _modscript_tbl+724 0x101500
.%init_lscratch _modscript_tbl+728 0x0
.%init_lscratch _modscript_tbl+732 0x80000238
.%init_lscratch _modscript_tbl+736 0x21e0040
.%init_lscratch _modscript_tbl+740 0x101600
.%init_lscratch _modscript_tbl+744 0x0
.%init_lscratch _modscript_tbl+748 0x80000238
.%init_lscratch _modscript_tbl+752 0x21f0040
.%init_lscratch _modscript_tbl+756 0x101700
.%init_lscratch _modscript_tbl+760 0x0
.%init_lscratch _modscript_tbl+764 0x80000238
.%init_lscratch _modscript_tbl+768 0x2200040
.%init_lscratch _modscript_tbl+772 0x101800
.%init_lscratch _modscript_tbl+776 0x0
.%init_lscratch _modscript_tbl+780 0x80000238
.%init_lscratch _modscript_tbl+784 0x2210040
.%init_lscratch _modscript_tbl+788 0x101900
.%init_lscratch _modscript_tbl+792 0x0
.%init_lscratch _modscript_tbl+796 0x80000238
.%init_lscratch _modscript_tbl+800 0x2220040
.%init_lscratch _modscript_tbl+804 0x101a00
.%init_lscratch _modscript_tbl+808 0x0
.%init_lscratch _modscript_tbl+812 0x80000238
.%init_lscratch _modscript_tbl+816 0x2230040
.%init_lscratch _modscript_tbl+820 0x101b00
.%init_lscratch _modscript_tbl+824 0x0
.%init_lscratch _modscript_tbl+828 0x80000238
.%init_lscratch _modscript_tbl+832 0x2240040
.%init_lscratch _modscript_tbl+836 0x101c00
.%init_lscratch _modscript_tbl+840 0x0
.%init_lscratch _modscript_tbl+844 0x80000238
.%init_lscratch _modscript_tbl+848 0x2250040
.%init_lscratch _modscript_tbl+852 0x101d00
.%init_lscratch _modscript_tbl+856 0x0
.%init_lscratch _modscript_tbl+860 0x80000238
.%init_lscratch _modscript_tbl+864 0x2260040
.%init_lscratch _modscript_tbl+868 0x101e00
.%init_lscratch _modscript_tbl+872 0x0
.%init_lscratch _modscript_tbl+876 0x80000238
.%init_lscratch _modscript_tbl+880 0x2270040
.%init_lscratch _modscript_tbl+884 0x101f00
.%init_lscratch _modscript_tbl+888 0x0
.%init_lscratch _modscript_tbl+892 0x80000238
.%init_lscratch _modscript_tbl+896 0x2280040
.%init_lscratch _modscript_tbl+900 0x102000
.%init_lscratch _modscript_tbl+904 0x0
.%init_lscratch _modscript_tbl+908 0x80000238
.%init_lscratch _modscript_tbl+912 0x3290040
.%init_lscratch _modscript_tbl+916 0x102021
.%init_lscratch _modscript_tbl+920 0x0
.%init_lscratch _modscript_tbl+924 0x80000238
.%init_lscratch _modscript_tbl+928 0x32a0040
.%init_lscratch _modscript_tbl+932 0x102022
.%init_lscratch _modscript_tbl+936 0x0
.%init_lscratch _modscript_tbl+940 0x80000238
.%init_lscratch _modscript_tbl+944 0x32b0040
.%init_lscratch _modscript_tbl+948 0x102023
.%init_lscratch _modscript_tbl+952 0x0
.%init_lscratch _modscript_tbl+956 0x80000238
.%init_lscratch _modscript_tbl+960 0x32c0040
.%init_lscratch _modscript_tbl+964 0x102024
.%init_lscratch _modscript_tbl+968 0x0
.%init_lscratch _modscript_tbl+972 0x80000238
.%init_lscratch _modscript_tbl+976 0x32d0040
.%init_lscratch _modscript_tbl+980 0x102025
.%init_lscratch _modscript_tbl+984 0x0
.%init_lscratch _modscript_tbl+988 0x80000238
.%init_lscratch _modscript_tbl+992 0x32e0040
.%init_lscratch _modscript_tbl+996 0x102026
.%init_lscratch _modscript_tbl+1000 0x0
.%init_lscratch _modscript_tbl+1004 0x80000238
.%init_lscratch _modscript_tbl+1008 0x32f0040
.%init_lscratch _modscript_tbl+1012 0x102027
.%init_lscratch _modscript_tbl+1016 0x0
.%init_lscratch _modscript_tbl+1020 0x80000238
.%init_lscratch _modscript_tbl+1024 0x80040
.%init_lscratch _modscript_tbl+1028 0x0
.%init_lscratch _modscript_tbl+1032 0x0
.%init_lscratch _modscript_tbl+1036 0x80000260
.%init_lscratch _modscript_tbl+1040 0x1090040
.%init_lscratch _modscript_tbl+1044 0x10000
.%init_lscratch _modscript_tbl+1048 0x0
.%init_lscratch _modscript_tbl+1052 0x80000260
.%init_lscratch _modscript_tbl+1056 0x10a0040
.%init_lscratch _modscript_tbl+1060 0x20000
.%init_lscratch _modscript_tbl+1064 0x0
.%init_lscratch _modscript_tbl+1068 0x80000260
.%init_lscratch _modscript_tbl+1072 0x10b0040
.%init_lscratch _modscript_tbl+1076 0x30000
.%init_lscratch _modscript_tbl+1080 0x0
.%init_lscratch _modscript_tbl+1084 0x80000260
.%init_lscratch _modscript_tbl+1088 0x10c0040
.%init_lscratch _modscript_tbl+1092 0x40000
.%init_lscratch _modscript_tbl+1096 0x0
.%init_lscratch _modscript_tbl+1100 0x80000260
.%init_lscratch _modscript_tbl+1104 0x10d0040
.%init_lscratch _modscript_tbl+1108 0x50000
.%init_lscratch _modscript_tbl+1112 0x0
.%init_lscratch _modscript_tbl+1116 0x80000260
.%init_lscratch _modscript_tbl+1120 0x10e0040
.%init_lscratch _modscript_tbl+1124 0x60000
.%init_lscratch _modscript_tbl+1128 0x0
.%init_lscratch _modscript_tbl+1132 0x80000260
.%init_lscratch _modscript_tbl+1136 0x10f0040
.%init_lscratch _modscript_tbl+1140 0x70000
.%init_lscratch _modscript_tbl+1144 0x0
.%init_lscratch _modscript_tbl+1148 0x80000260
.%init_lscratch _modscript_tbl+1152 0x80040
.%init_lscratch _modscript_tbl+1156 0x0
.%init_lscratch _modscript_tbl+1160 0x0
.%init_lscratch _modscript_tbl+1164 0x80000268
.%init_lscratch _modscript_tbl+1168 0x1090040
.%init_lscratch _modscript_tbl+1172 0x10000
.%init_lscratch _modscript_tbl+1176 0x0
.%init_lscratch _modscript_tbl+1180 0x80000268
.%init_lscratch _modscript_tbl+1184 0x10a0040
.%init_lscratch _modscript_tbl+1188 0x20000
.%init_lscratch _modscript_tbl+1192 0x0
.%init_lscratch _modscript_tbl+1196 0x80000268
.%init_lscratch _modscript_tbl+1200 0x10b0040
.%init_lscratch _modscript_tbl+1204 0x30000
.%init_lscratch _modscript_tbl+1208 0x0
.%init_lscratch _modscript_tbl+1212 0x80000268
.%init_lscratch _modscript_tbl+1216 0x10c0040
.%init_lscratch _modscript_tbl+1220 0x40000
.%init_lscratch _modscript_tbl+1224 0x0
.%init_lscratch _modscript_tbl+1228 0x80000268
.%init_lscratch _modscript_tbl+1232 0x10d0040
.%init_lscratch _modscript_tbl+1236 0x50000
.%init_lscratch _modscript_tbl+1240 0x0
.%init_lscratch _modscript_tbl+1244 0x80000268
.%init_lscratch _modscript_tbl+1248 0x10e0040
.%init_lscratch _modscript_tbl+1252 0x60000
.%init_lscratch _modscript_tbl+1256 0x0
.%init_lscratch _modscript_tbl+1260 0x80000268
.%init_lscratch _modscript_tbl+1264 0x10f0040
.%init_lscratch _modscript_tbl+1268 0x70000
.%init_lscratch _modscript_tbl+1272 0x0
.%init_lscratch _modscript_tbl+1276 0x80000268
.%init_lscratch _modscript_tbl+1280 0x80040
.%init_lscratch _modscript_tbl+1284 0x0
.%init_lscratch _modscript_tbl+1288 0x0
.%init_lscratch _modscript_tbl+1292 0x80000270
.%init_lscratch _modscript_tbl+1296 0x1090040
.%init_lscratch _modscript_tbl+1300 0x10000
.%init_lscratch _modscript_tbl+1304 0x0
.%init_lscratch _modscript_tbl+1308 0x80000270
.%init_lscratch _modscript_tbl+1312 0x10a0040
.%init_lscratch _modscript_tbl+1316 0x20000
.%init_lscratch _modscript_tbl+1320 0x0
.%init_lscratch _modscript_tbl+1324 0x80000270
.%init_lscratch _modscript_tbl+1328 0x10b0040
.%init_lscratch _modscript_tbl+1332 0x30000
.%init_lscratch _modscript_tbl+1336 0x0
.%init_lscratch _modscript_tbl+1340 0x80000270
.%init_lscratch _modscript_tbl+1344 0x10c0040
.%init_lscratch _modscript_tbl+1348 0x40000
.%init_lscratch _modscript_tbl+1352 0x0
.%init_lscratch _modscript_tbl+1356 0x80000270
.%init_lscratch _modscript_tbl+1360 0x10d0040
.%init_lscratch _modscript_tbl+1364 0x50000
.%init_lscratch _modscript_tbl+1368 0x0
.%init_lscratch _modscript_tbl+1372 0x80000270
.%init_lscratch _modscript_tbl+1376 0x10e0040
.%init_lscratch _modscript_tbl+1380 0x60000
.%init_lscratch _modscript_tbl+1384 0x0
.%init_lscratch _modscript_tbl+1388 0x80000270
.%init_lscratch _modscript_tbl+1392 0x10f0040
.%init_lscratch _modscript_tbl+1396 0x70000
.%init_lscratch _modscript_tbl+1400 0x0
.%init_lscratch _modscript_tbl+1404 0x80000270
.%init_lscratch _modscript_tbl+1408 0x80040
.%init_lscratch _modscript_tbl+1412 0x0
.%init_lscratch _modscript_tbl+1416 0x0
.%init_lscratch _modscript_tbl+1420 0x80000278
.%init_lscratch _modscript_tbl+1424 0x1090040
.%init_lscratch _modscript_tbl+1428 0x10000
.%init_lscratch _modscript_tbl+1432 0x0
.%init_lscratch _modscript_tbl+1436 0x80000278
.%init_lscratch _modscript_tbl+1440 0x10a0040
.%init_lscratch _modscript_tbl+1444 0x20000
.%init_lscratch _modscript_tbl+1448 0x0
.%init_lscratch _modscript_tbl+1452 0x80000278
.%init_lscratch _modscript_tbl+1456 0x10b0040
.%init_lscratch _modscript_tbl+1460 0x30000
.%init_lscratch _modscript_tbl+1464 0x0
.%init_lscratch _modscript_tbl+1468 0x80000278
.%init_lscratch _modscript_tbl+1472 0x10c0040
.%init_lscratch _modscript_tbl+1476 0x40000
.%init_lscratch _modscript_tbl+1480 0x0
.%init_lscratch _modscript_tbl+1484 0x80000278
.%init_lscratch _modscript_tbl+1488 0x10d0040
.%init_lscratch _modscript_tbl+1492 0x50000
.%init_lscratch _modscript_tbl+1496 0x0
.%init_lscratch _modscript_tbl+1500 0x80000278
.%init_lscratch _modscript_tbl+1504 0x10e0040
.%init_lscratch _modscript_tbl+1508 0x60000
.%init_lscratch _modscript_tbl+1512 0x0
.%init_lscratch _modscript_tbl+1516 0x80000278
.%init_lscratch _modscript_tbl+1520 0x10f0040
.%init_lscratch _modscript_tbl+1524 0x70000
.%init_lscratch _modscript_tbl+1528 0x0
.%init_lscratch _modscript_tbl+1532 0x80000278
.%init_lscratch _modscript_tbl+1536 0x1100040
.%init_lscratch _modscript_tbl+1540 0x80000
.%init_lscratch _modscript_tbl+1544 0x0
.%init_lscratch _modscript_tbl+1548 0x80000278
.%init_lscratch _modscript_tbl+1552 0x1110040
.%init_lscratch _modscript_tbl+1556 0x90000
.%init_lscratch _modscript_tbl+1560 0x0
.%init_lscratch _modscript_tbl+1564 0x80000278
.%init_lscratch _modscript_tbl+1568 0x1120040
.%init_lscratch _modscript_tbl+1572 0xa0000
.%init_lscratch _modscript_tbl+1576 0x0
.%init_lscratch _modscript_tbl+1580 0x80000278
.%init_lscratch _modscript_tbl+1584 0x1130040
.%init_lscratch _modscript_tbl+1588 0xb0000
.%init_lscratch _modscript_tbl+1592 0x0
.%init_lscratch _modscript_tbl+1596 0x80000278
.%init_lscratch _modscript_tbl+1600 0x1140040
.%init_lscratch _modscript_tbl+1604 0xc0000
.%init_lscratch _modscript_tbl+1608 0x0
.%init_lscratch _modscript_tbl+1612 0x80000278
.%init_lscratch _modscript_tbl+1616 0x1150040
.%init_lscratch _modscript_tbl+1620 0xd0000
.%init_lscratch _modscript_tbl+1624 0x0
.%init_lscratch _modscript_tbl+1628 0x80000278
.%init_lscratch _modscript_tbl+1632 0x1160040
.%init_lscratch _modscript_tbl+1636 0xe0000
.%init_lscratch _modscript_tbl+1640 0x0
.%init_lscratch _modscript_tbl+1644 0x80000278
.%init_lscratch _modscript_tbl+1648 0x1170040
.%init_lscratch _modscript_tbl+1652 0xf0000
.%init_lscratch _modscript_tbl+1656 0x0
.%init_lscratch _modscript_tbl+1660 0x80000278
.%init_lscratch _modscript_tbl+1664 0x1180040
.%init_lscratch _modscript_tbl+1668 0x100000
.%init_lscratch _modscript_tbl+1672 0x0
.%init_lscratch _modscript_tbl+1676 0x80000278
.%init_lscratch _modscript_tbl+1680 0x2190040
.%init_lscratch _modscript_tbl+1684 0x101100
.%init_lscratch _modscript_tbl+1688 0x0
.%init_lscratch _modscript_tbl+1692 0x80000278
.%init_lscratch _modscript_tbl+1696 0x21a0040
.%init_lscratch _modscript_tbl+1700 0x101200
.%init_lscratch _modscript_tbl+1704 0x0
.%init_lscratch _modscript_tbl+1708 0x80000278
.%init_lscratch _modscript_tbl+1712 0x21b0040
.%init_lscratch _modscript_tbl+1716 0x101300
.%init_lscratch _modscript_tbl+1720 0x0
.%init_lscratch _modscript_tbl+1724 0x80000278
.%init_lscratch _modscript_tbl+1728 0x21c0040
.%init_lscratch _modscript_tbl+1732 0x101400
.%init_lscratch _modscript_tbl+1736 0x0
.%init_lscratch _modscript_tbl+1740 0x80000278
.%init_lscratch _modscript_tbl+1744 0x21d0040
.%init_lscratch _modscript_tbl+1748 0x101500
.%init_lscratch _modscript_tbl+1752 0x0
.%init_lscratch _modscript_tbl+1756 0x80000278
.%init_lscratch _modscript_tbl+1760 0x21e0040
.%init_lscratch _modscript_tbl+1764 0x101600
.%init_lscratch _modscript_tbl+1768 0x0
.%init_lscratch _modscript_tbl+1772 0x80000278
.%init_lscratch _modscript_tbl+1776 0x21f0040
.%init_lscratch _modscript_tbl+1780 0x101700
.%init_lscratch _modscript_tbl+1784 0x0
.%init_lscratch _modscript_tbl+1788 0x80000278
.%init_lscratch _modscript_tbl+1792 0x2200040
.%init_lscratch _modscript_tbl+1796 0x101800
.%init_lscratch _modscript_tbl+1800 0x0
.%init_lscratch _modscript_tbl+1804 0x80000278
.%init_lscratch _modscript_tbl+1808 0x2210040
.%init_lscratch _modscript_tbl+1812 0x101900
.%init_lscratch _modscript_tbl+1816 0x0
.%init_lscratch _modscript_tbl+1820 0x80000278
.%init_lscratch _modscript_tbl+1824 0x2220040
.%init_lscratch _modscript_tbl+1828 0x101a00
.%init_lscratch _modscript_tbl+1832 0x0
.%init_lscratch _modscript_tbl+1836 0x80000278
.%init_lscratch _modscript_tbl+1840 0x2230040
.%init_lscratch _modscript_tbl+1844 0x101b00
.%init_lscratch _modscript_tbl+1848 0x0
.%init_lscratch _modscript_tbl+1852 0x80000278
.%init_lscratch _modscript_tbl+1856 0x2240040
.%init_lscratch _modscript_tbl+1860 0x101c00
.%init_lscratch _modscript_tbl+1864 0x0
.%init_lscratch _modscript_tbl+1868 0x80000278
.%init_lscratch _modscript_tbl+1872 0x2250040
.%init_lscratch _modscript_tbl+1876 0x101d00
.%init_lscratch _modscript_tbl+1880 0x0
.%init_lscratch _modscript_tbl+1884 0x80000278
.%init_lscratch _modscript_tbl+1888 0x2260040
.%init_lscratch _modscript_tbl+1892 0x101e00
.%init_lscratch _modscript_tbl+1896 0x0
.%init_lscratch _modscript_tbl+1900 0x80000278
.%init_lscratch _modscript_tbl+1904 0x2270040
.%init_lscratch _modscript_tbl+1908 0x101f00
.%init_lscratch _modscript_tbl+1912 0x0
.%init_lscratch _modscript_tbl+1916 0x80000278
.%init_lscratch _modscript_tbl+1920 0x2280040
.%init_lscratch _modscript_tbl+1924 0x102000
.%init_lscratch _modscript_tbl+1928 0x0
.%init_lscratch _modscript_tbl+1932 0x80000278
.%init_lscratch _modscript_tbl+1936 0x3290040
.%init_lscratch _modscript_tbl+1940 0x102021
.%init_lscratch _modscript_tbl+1944 0x0
.%init_lscratch _modscript_tbl+1948 0x80000278
.%init_lscratch _modscript_tbl+1952 0x32a0040
.%init_lscratch _modscript_tbl+1956 0x102022
.%init_lscratch _modscript_tbl+1960 0x0
.%init_lscratch _modscript_tbl+1964 0x80000278
.%init_lscratch _modscript_tbl+1968 0x32b0040
.%init_lscratch _modscript_tbl+1972 0x102023
.%init_lscratch _modscript_tbl+1976 0x0
.%init_lscratch _modscript_tbl+1980 0x80000278
.%init_lscratch _modscript_tbl+1984 0x32c0040
.%init_lscratch _modscript_tbl+1988 0x102024
.%init_lscratch _modscript_tbl+1992 0x0
.%init_lscratch _modscript_tbl+1996 0x80000278
.%init_lscratch _modscript_tbl+2000 0x32d0040
.%init_lscratch _modscript_tbl+2004 0x102025
.%init_lscratch _modscript_tbl+2008 0x0
.%init_lscratch _modscript_tbl+2012 0x80000278
.%init_lscratch _modscript_tbl+2016 0x32e0040
.%init_lscratch _modscript_tbl+2020 0x102026
.%init_lscratch _modscript_tbl+2024 0x0
.%init_lscratch _modscript_tbl+2028 0x80000278
.%init_lscratch _modscript_tbl+2032 0x32f0040
.%init_lscratch _modscript_tbl+2036 0x102027
.%init_lscratch _modscript_tbl+2040 0x0
.%init_lscratch _modscript_tbl+2044 0x80000278
.%init_lscratch _modscript_tbl+2048 0x3300040
.%init_lscratch _modscript_tbl+2052 0x102028
.%init_lscratch _modscript_tbl+2056 0x0
.%init_lscratch _modscript_tbl+2060 0x80000278
.%init_lscratch _modscript_tbl+2064 0x3310040
.%init_lscratch _modscript_tbl+2068 0x102029
.%init_lscratch _modscript_tbl+2072 0x0
.%init_lscratch _modscript_tbl+2076 0x80000278
.%init_lscratch _modscript_tbl+2080 0x3320040
.%init_lscratch _modscript_tbl+2084 0x10202a
.%init_lscratch _modscript_tbl+2088 0x0
.%init_lscratch _modscript_tbl+2092 0x80000278
.%init_lscratch _modscript_tbl+2096 0x3330040
.%init_lscratch _modscript_tbl+2100 0x10202b
.%init_lscratch _modscript_tbl+2104 0x0
.%init_lscratch _modscript_tbl+2108 0x80000278
.%init_lscratch _modscript_tbl+2112 0x3340040
.%init_lscratch _modscript_tbl+2116 0x10202c
.%init_lscratch _modscript_tbl+2120 0x0
.%init_lscratch _modscript_tbl+2124 0x80000278
.%init_lscratch _modscript_tbl+2128 0x3350040
.%init_lscratch _modscript_tbl+2132 0x10202d
.%init_lscratch _modscript_tbl+2136 0x0
.%init_lscratch _modscript_tbl+2140 0x80000278
.%init_lscratch _modscript_tbl+2144 0x3360040
.%init_lscratch _modscript_tbl+2148 0x10202e
.%init_lscratch _modscript_tbl+2152 0x0
.%init_lscratch _modscript_tbl+2156 0x80000278
.%init_lscratch _modscript_tbl+2160 0x3370040
.%init_lscratch _modscript_tbl+2164 0x10202f
.%init_lscratch _modscript_tbl+2168 0x0
.%init_lscratch _modscript_tbl+2172 0x80000278
.%init_lscratch _modscript_tbl+2176 0x3380040
.%init_lscratch _modscript_tbl+2180 0x102030
.%init_lscratch _modscript_tbl+2184 0x0
.%init_lscratch _modscript_tbl+2188 0x80000278
.%init_lscratch _modscript_tbl+2192 0x4390040
.%init_lscratch _modscript_tbl+2196 0x81020
.%init_lscratch _modscript_tbl+2200 0x29000000
.%init_lscratch _modscript_tbl+2204 0x80000478
.%init_lscratch _modscript_tbl+2208 0x43a0040
.%init_lscratch _modscript_tbl+2212 0x81020
.%init_lscratch _modscript_tbl+2216 0x2a000000
.%init_lscratch _modscript_tbl+2220 0x80000478
.%init_lscratch _modscript_tbl+2224 0x43b0040
.%init_lscratch _modscript_tbl+2228 0x81020
.%init_lscratch _modscript_tbl+2232 0x2b000000
.%init_lscratch _modscript_tbl+2236 0x80000478
.%init_lscratch _modscript_tbl+2240 0x43c0040
.%init_lscratch _modscript_tbl+2244 0x81020
.%init_lscratch _modscript_tbl+2248 0x2c000000
.%init_lscratch _modscript_tbl+2252 0x80000478
.%init_lscratch _modscript_tbl+2256 0x43d0040
.%init_lscratch _modscript_tbl+2260 0x81020
.%init_lscratch _modscript_tbl+2264 0x2d000000
.%init_lscratch _modscript_tbl+2268 0x80000478
.%init_lscratch _modscript_tbl+2272 0x43e0040
.%init_lscratch _modscript_tbl+2276 0x81020
.%init_lscratch _modscript_tbl+2280 0x2e000000
.%init_lscratch _modscript_tbl+2284 0x80000478
.%init_lscratch _modscript_tbl+2288 0x43f0040
.%init_lscratch _modscript_tbl+2292 0x81020
.%init_lscratch _modscript_tbl+2296 0x2f000000
.%init_lscratch _modscript_tbl+2300 0x80000478
.%init_lscratch _modscript_tbl+2304 0x4400040
.%init_lscratch _modscript_tbl+2308 0x81020
.%init_lscratch _modscript_tbl+2312 0x30000000
.%init_lscratch _modscript_tbl+2316 0x80000478
.%init_lscratch _modscript_tbl+2320 0x4410040
.%init_lscratch _modscript_tbl+2324 0x102030
.%init_lscratch _modscript_tbl+2328 0x31000000
.%init_lscratch _modscript_tbl+2332 0x80000478
.%init_lscratch _modscript_tbl+2336 0x4420040
.%init_lscratch _modscript_tbl+2340 0x102030
.%init_lscratch _modscript_tbl+2344 0x32000000
.%init_lscratch _modscript_tbl+2348 0x80000478
.%init_lscratch _modscript_tbl+2352 0x4430040
.%init_lscratch _modscript_tbl+2356 0x102030
.%init_lscratch _modscript_tbl+2360 0x33000000
.%init_lscratch _modscript_tbl+2364 0x80000478
.%init_lscratch _modscript_tbl+2368 0x4440040
.%init_lscratch _modscript_tbl+2372 0x102030
.%init_lscratch _modscript_tbl+2376 0x34000000
.%init_lscratch _modscript_tbl+2380 0x80000478
.%init_lscratch _modscript_tbl+2384 0x4450040
.%init_lscratch _modscript_tbl+2388 0x102030
.%init_lscratch _modscript_tbl+2392 0x35000000
.%init_lscratch _modscript_tbl+2396 0x80000478
.%init_lscratch _modscript_tbl+2400 0x4460040
.%init_lscratch _modscript_tbl+2404 0x102030
.%init_lscratch _modscript_tbl+2408 0x36000000
.%init_lscratch _modscript_tbl+2412 0x80000478
.%init_lscratch _modscript_tbl+2416 0x4470040
.%init_lscratch _modscript_tbl+2420 0x102030
.%init_lscratch _modscript_tbl+2424 0x37000000
.%init_lscratch _modscript_tbl+2428 0x80000478
.%init_lscratch _modscript_tbl+2432 0x4480040
.%init_lscratch _modscript_tbl+2436 0x102030
.%init_lscratch _modscript_tbl+2440 0x38000000
.%init_lscratch _modscript_tbl+2444 0x80000478
.%init_lscratch _modscript_tbl+2448 0x4490040
.%init_lscratch _modscript_tbl+2452 0x102030
.%init_lscratch _modscript_tbl+2456 0x39000000
.%init_lscratch _modscript_tbl+2460 0x80000478
.%init_lscratch _modscript_tbl+2464 0x44a0040
.%init_lscratch _modscript_tbl+2468 0x102030
.%init_lscratch _modscript_tbl+2472 0x3a000000
.%init_lscratch _modscript_tbl+2476 0x80000478
.%init_lscratch _modscript_tbl+2480 0x44b0040
.%init_lscratch _modscript_tbl+2484 0x102030
.%init_lscratch _modscript_tbl+2488 0x3b000000
.%init_lscratch _modscript_tbl+2492 0x80000478
.%init_lscratch _modscript_tbl+2496 0x44c0040
.%init_lscratch _modscript_tbl+2500 0x102030
.%init_lscratch _modscript_tbl+2504 0x3c000000
.%init_lscratch _modscript_tbl+2508 0x80000478
.%init_lscratch _modscript_tbl+2512 0x44d0040
.%init_lscratch _modscript_tbl+2516 0x102030
.%init_lscratch _modscript_tbl+2520 0x3d000000
.%init_lscratch _modscript_tbl+2524 0x80000478
.%init_lscratch _modscript_tbl+2528 0x44e0040
.%init_lscratch _modscript_tbl+2532 0x102030
.%init_lscratch _modscript_tbl+2536 0x3e000000
.%init_lscratch _modscript_tbl+2540 0x80000478
.%init_lscratch _modscript_tbl+2544 0x44f0040
.%init_lscratch _modscript_tbl+2548 0x102030
.%init_lscratch _modscript_tbl+2552 0x3f000000
.%init_lscratch _modscript_tbl+2556 0x80000478
.%init_lscratch _modscript_tbl+2560 0x4500040
.%init_lscratch _modscript_tbl+2564 0x102030
.%init_lscratch _modscript_tbl+2568 0x40000000
.%init_lscratch _modscript_tbl+2572 0x80000478
.%init_lscratch _modscript_tbl+2576 0x5510040
.%init_lscratch _modscript_tbl+2580 0x102030
.%init_lscratch _modscript_tbl+2584 0x40410000
.%init_lscratch _modscript_tbl+2588 0x80000478
.%init_lscratch _modscript_tbl+2592 0x5520040
.%init_lscratch _modscript_tbl+2596 0x102030
.%init_lscratch _modscript_tbl+2600 0x40420000
.%init_lscratch _modscript_tbl+2604 0x80000478
.%init_lscratch _modscript_tbl+2608 0x5530040
.%init_lscratch _modscript_tbl+2612 0x102030
.%init_lscratch _modscript_tbl+2616 0x40430000
.%init_lscratch _modscript_tbl+2620 0x80000478
.%init_lscratch _modscript_tbl+2624 0x5540040
.%init_lscratch _modscript_tbl+2628 0x102030
.%init_lscratch _modscript_tbl+2632 0x40440000
.%init_lscratch _modscript_tbl+2636 0x80000478
.%init_lscratch _modscript_tbl+2640 0x5550040
.%init_lscratch _modscript_tbl+2644 0x102030
.%init_lscratch _modscript_tbl+2648 0x40450000
.%init_lscratch _modscript_tbl+2652 0x80000478
.%init_lscratch _modscript_tbl+2656 0x5560040
.%init_lscratch _modscript_tbl+2660 0x102030
.%init_lscratch _modscript_tbl+2664 0x40460000
.%init_lscratch _modscript_tbl+2668 0x80000478
.%init_lscratch _modscript_tbl+2672 0x5570040
.%init_lscratch _modscript_tbl+2676 0x102030
.%init_lscratch _modscript_tbl+2680 0x40470000
.%init_lscratch _modscript_tbl+2684 0x80000478
.%init_lscratch _modscript_tbl+2688 0x5580040
.%init_lscratch _modscript_tbl+2692 0x102030
.%init_lscratch _modscript_tbl+2696 0x40480000
.%init_lscratch _modscript_tbl+2700 0x80000478
.%init_lscratch _modscript_tbl+2704 0x5590040
.%init_lscratch _modscript_tbl+2708 0x102030
.%init_lscratch _modscript_tbl+2712 0x40490000
.%init_lscratch _modscript_tbl+2716 0x80000478
.%init_lscratch _modscript_tbl+2720 0x55a0040
.%init_lscratch _modscript_tbl+2724 0x102030
.%init_lscratch _modscript_tbl+2728 0x404a0000
.%init_lscratch _modscript_tbl+2732 0x80000478
.%init_lscratch _modscript_tbl+2736 0x55b0040
.%init_lscratch _modscript_tbl+2740 0x102030
.%init_lscratch _modscript_tbl+2744 0x404b0000
.%init_lscratch _modscript_tbl+2748 0x80000478
.%init_lscratch _modscript_tbl+2752 0x55c0040
.%init_lscratch _modscript_tbl+2756 0x102030
.%init_lscratch _modscript_tbl+2760 0x404c0000
.%init_lscratch _modscript_tbl+2764 0x80000478
.%init_lscratch _modscript_tbl+2768 0x55d0040
.%init_lscratch _modscript_tbl+2772 0x102030
.%init_lscratch _modscript_tbl+2776 0x404d0000
.%init_lscratch _modscript_tbl+2780 0x80000478
.%init_lscratch _modscript_tbl+2784 0x55e0040
.%init_lscratch _modscript_tbl+2788 0x102030
.%init_lscratch _modscript_tbl+2792 0x404e0000
.%init_lscratch _modscript_tbl+2796 0x80000478
.%init_lscratch _modscript_tbl+2800 0x55f0040
.%init_lscratch _modscript_tbl+2804 0x102030
.%init_lscratch _modscript_tbl+2808 0x404f0000
.%init_lscratch _modscript_tbl+2812 0x80000478
.%init_lscratch _modscript_tbl+2816 0x5600040
.%init_lscratch _modscript_tbl+2820 0x102030
.%init_lscratch _modscript_tbl+2824 0x40500000
.%init_lscratch _modscript_tbl+2828 0x80000478
.%init_lscratch _modscript_tbl+2832 0x6610040
.%init_lscratch _modscript_tbl+2836 0x102030
.%init_lscratch _modscript_tbl+2840 0x40505100
.%init_lscratch _modscript_tbl+2844 0x80000478
.%init_lscratch _modscript_tbl+2848 0x6620040
.%init_lscratch _modscript_tbl+2852 0x102030
.%init_lscratch _modscript_tbl+2856 0x40505200
.%init_lscratch _modscript_tbl+2860 0x80000478
.%init_lscratch _modscript_tbl+2864 0x6630040
.%init_lscratch _modscript_tbl+2868 0x102030
.%init_lscratch _modscript_tbl+2872 0x40505300
.%init_lscratch _modscript_tbl+2876 0x80000478
.%init_lscratch _modscript_tbl+2880 0x6640040
.%init_lscratch _modscript_tbl+2884 0x102030
.%init_lscratch _modscript_tbl+2888 0x40505400
.%init_lscratch _modscript_tbl+2892 0x80000478
.%init_lscratch _modscript_tbl+2896 0x6650040
.%init_lscratch _modscript_tbl+2900 0x102030
.%init_lscratch _modscript_tbl+2904 0x40505500
.%init_lscratch _modscript_tbl+2908 0x80000478
.%init_lscratch _modscript_tbl+2912 0x6660040
.%init_lscratch _modscript_tbl+2916 0x102030
.%init_lscratch _modscript_tbl+2920 0x40505600
.%init_lscratch _modscript_tbl+2924 0x80000478
.%init_lscratch _modscript_tbl+2928 0x6670040
.%init_lscratch _modscript_tbl+2932 0x102030
.%init_lscratch _modscript_tbl+2936 0x40505700
.%init_lscratch _modscript_tbl+2940 0x80000478
.%init_lscratch _modscript_tbl+2944 0x6680040
.%init_lscratch _modscript_tbl+2948 0x102030
.%init_lscratch _modscript_tbl+2952 0x40505800
.%init_lscratch _modscript_tbl+2956 0x80000478
.%init_lscratch _modscript_tbl+2960 0x6690040
.%init_lscratch _modscript_tbl+2964 0x102030
.%init_lscratch _modscript_tbl+2968 0x40505900
.%init_lscratch _modscript_tbl+2972 0x80000478
.%init_lscratch _modscript_tbl+2976 0x66a0040
.%init_lscratch _modscript_tbl+2980 0x102030
.%init_lscratch _modscript_tbl+2984 0x40505a00
.%init_lscratch _modscript_tbl+2988 0x80000478
.%init_lscratch _modscript_tbl+2992 0x66b0040
.%init_lscratch _modscript_tbl+2996 0x102030
.%init_lscratch _modscript_tbl+3000 0x40505b00
.%init_lscratch _modscript_tbl+3004 0x80000478
.%init_lscratch _modscript_tbl+3008 0x66c0040
.%init_lscratch _modscript_tbl+3012 0x102030
.%init_lscratch _modscript_tbl+3016 0x40505c00
.%init_lscratch _modscript_tbl+3020 0x80000478
.%init_lscratch _modscript_tbl+3024 0x66d0040
.%init_lscratch _modscript_tbl+3028 0x102030
.%init_lscratch _modscript_tbl+3032 0x40505d00
.%init_lscratch _modscript_tbl+3036 0x80000478
.%init_lscratch _modscript_tbl+3040 0x66e0040
.%init_lscratch _modscript_tbl+3044 0x102030
.%init_lscratch _modscript_tbl+3048 0x40505e00
.%init_lscratch _modscript_tbl+3052 0x80000478
.%init_lscratch _modscript_tbl+3056 0x66f0040
.%init_lscratch _modscript_tbl+3060 0x102030
.%init_lscratch _modscript_tbl+3064 0x40505f00
.%init_lscratch _modscript_tbl+3068 0x80000478
.%init_lscratch _modscript_tbl+3072 0x6700040
.%init_lscratch _modscript_tbl+3076 0x102030
.%init_lscratch _modscript_tbl+3080 0x40506000
.%init_lscratch _modscript_tbl+3084 0x80000478
.%init_lscratch _modscript_tbl+3088 0x7710040
.%init_lscratch _modscript_tbl+3092 0x102030
.%init_lscratch _modscript_tbl+3096 0x40506061
.%init_lscratch _modscript_tbl+3100 0x80000478
.%init_lscratch _modscript_tbl+3104 0x7720040
.%init_lscratch _modscript_tbl+3108 0x102030
.%init_lscratch _modscript_tbl+3112 0x40506062
.%init_lscratch _modscript_tbl+3116 0x80000478
.%init_lscratch _modscript_tbl+3120 0x7730040
.%init_lscratch _modscript_tbl+3124 0x102030
.%init_lscratch _modscript_tbl+3128 0x40506063
.%init_lscratch _modscript_tbl+3132 0x80000478
.%init_lscratch _modscript_tbl+3136 0x7740040
.%init_lscratch _modscript_tbl+3140 0x102030
.%init_lscratch _modscript_tbl+3144 0x40506064
.%init_lscratch _modscript_tbl+3148 0x80000478
.%init_lscratch _modscript_tbl+3152 0x7750040
.%init_lscratch _modscript_tbl+3156 0x102030
.%init_lscratch _modscript_tbl+3160 0x40506065
.%init_lscratch _modscript_tbl+3164 0x80000478
.%init_lscratch _modscript_tbl+3168 0x7760040
.%init_lscratch _modscript_tbl+3172 0x102030
.%init_lscratch _modscript_tbl+3176 0x40506066
.%init_lscratch _modscript_tbl+3180 0x80000478
.%init_lscratch _modscript_tbl+3184 0x7770040
.%init_lscratch _modscript_tbl+3188 0x102030
.%init_lscratch _modscript_tbl+3192 0x40506067
.%init_lscratch _modscript_tbl+3196 0x80000478
.%init_lscratch _modscript_tbl+3200 0x7780040
.%init_lscratch _modscript_tbl+3204 0x102030
.%init_lscratch _modscript_tbl+3208 0x40506068
.%init_lscratch _modscript_tbl+3212 0x80000478
.%init_lscratch _modscript_tbl+3216 0x7790040
.%init_lscratch _modscript_tbl+3220 0x102030
.%init_lscratch _modscript_tbl+3224 0x40506069
.%init_lscratch _modscript_tbl+3228 0x80000478
.%init_lscratch _modscript_tbl+3232 0x77a0040
.%init_lscratch _modscript_tbl+3236 0x102030
.%init_lscratch _modscript_tbl+3240 0x4050606a
.%init_lscratch _modscript_tbl+3244 0x80000478
.%init_lscratch _modscript_tbl+3248 0x77b0040
.%init_lscratch _modscript_tbl+3252 0x102030
.%init_lscratch _modscript_tbl+3256 0x4050606b
.%init_lscratch _modscript_tbl+3260 0x80000478
.%init_lscratch _modscript_tbl+3264 0x77c0040
.%init_lscratch _modscript_tbl+3268 0x102030
.%init_lscratch _modscript_tbl+3272 0x4050606c
.%init_lscratch _modscript_tbl+3276 0x80000478
.%init_lscratch _modscript_tbl+3280 0x77d0040
.%init_lscratch _modscript_tbl+3284 0x102030
.%init_lscratch _modscript_tbl+3288 0x4050606d
.%init_lscratch _modscript_tbl+3292 0x80000478
.%init_lscratch _modscript_tbl+3296 0x77e0040
.%init_lscratch _modscript_tbl+3300 0x102030
.%init_lscratch _modscript_tbl+3304 0x4050606e
.%init_lscratch _modscript_tbl+3308 0x80000478
.%init_lscratch _modscript_tbl+3312 0x77f0040
.%init_lscratch _modscript_tbl+3316 0x102030
.%init_lscratch _modscript_tbl+3320 0x4050606f
.%init_lscratch _modscript_tbl+3324 0x80000478
.%init_lscratch _modscript_tbl+3328 0x7800040
.%init_lscratch _modscript_tbl+3332 0x102030
.%init_lscratch _modscript_tbl+3336 0x40506070
.%init_lscratch _modscript_tbl+3340 0x80000478
.%lm_sym _msix_cur_cpp2pci_addr 544 16
.%init _msix_cur_cpp2pci_addr+0 0x0
.%init _msix_cur_cpp2pci_addr+4 0x0
.%init _msix_cur_cpp2pci_addr+8 0x0
.%init _msix_cur_cpp2pci_addr+12 0x0
.%lm_sym _msix_cfg_bars 512 32
.%init _msix_cfg_bars+0 0x0
.%init _msix_cfg_bars+4 0x0
.%init _msix_cfg_bars+8 0x0
.%init _msix_cfg_bars+12 0x0
.%init _msix_cfg_bars+16 0x0
.%init _msix_cfg_bars+20 0x0
.%init _msix_cfg_bars+24 0x0
.%init _msix_cfg_bars+28 0x0
.%lm_sym _msix_tx_entries 256 256
.%init _msix_tx_entries+0 0x0
.%init _msix_tx_entries+4 0x0
.%init _msix_tx_entries+8 0x0
.%init _msix_tx_entries+12 0x0
.%init _msix_tx_entries+16 0x0
.%init _msix_tx_entries+20 0x0
.%init _msix_tx_entries+24 0x0
.%init _msix_tx_entries+28 0x0
.%init _msix_tx_entries+32 0x0
.%init _msix_tx_entries+36 0x0
.%init _msix_tx_entries+40 0x0
.%init _msix_tx_entries+44 0x0
.%init _msix_tx_entries+48 0x0
.%init _msix_tx_entries+52 0x0
.%init _msix_tx_entries+56 0x0
.%init _msix_tx_entries+60 0x0
.%init _msix_tx_entries+64 0x0
.%init _msix_tx_entries+68 0x0
.%init _msix_tx_entries+72 0x0
.%init _msix_tx_entries+76 0x0
.%init _msix_tx_entries+80 0x0
.%init _msix_tx_entries+84 0x0
.%init _msix_tx_entries+88 0x0
.%init _msix_tx_entries+92 0x0
.%init _msix_tx_entries+96 0x0
.%init _msix_tx_entries+100 0x0
.%init _msix_tx_entries+104 0x0
.%init _msix_tx_entries+108 0x0
.%init _msix_tx_entries+112 0x0
.%init _msix_tx_entries+116 0x0
.%init _msix_tx_entries+120 0x0
.%init _msix_tx_entries+124 0x0
.%init _msix_tx_entries+128 0x0
.%init _msix_tx_entries+132 0x0
.%init _msix_tx_entries+136 0x0
.%init _msix_tx_entries+140 0x0
.%init _msix_tx_entries+144 0x0
.%init _msix_tx_entries+148 0x0
.%init _msix_tx_entries+152 0x0
.%init _msix_tx_entries+156 0x0
.%init _msix_tx_entries+160 0x0
.%init _msix_tx_entries+164 0x0
.%init _msix_tx_entries+168 0x0
.%init _msix_tx_entries+172 0x0
.%init _msix_tx_entries+176 0x0
.%init _msix_tx_entries+180 0x0
.%init _msix_tx_entries+184 0x0
.%init _msix_tx_entries+188 0x0
.%init _msix_tx_entries+192 0x0
.%init _msix_tx_entries+196 0x0
.%init _msix_tx_entries+200 0x0
.%init _msix_tx_entries+204 0x0
.%init _msix_tx_entries+208 0x0
.%init _msix_tx_entries+212 0x0
.%init _msix_tx_entries+216 0x0
.%init _msix_tx_entries+220 0x0
.%init _msix_tx_entries+224 0x0
.%init _msix_tx_entries+228 0x0
.%init _msix_tx_entries+232 0x0
.%init _msix_tx_entries+236 0x0
.%init _msix_tx_entries+240 0x0
.%init _msix_tx_entries+244 0x0
.%init _msix_tx_entries+248 0x0
.%init _msix_tx_entries+252 0x0
.%lm_sym _msix_rx_entries 0 256
.%init _msix_rx_entries+0 0x0
.%init _msix_rx_entries+4 0x0
.%init _msix_rx_entries+8 0x0
.%init _msix_rx_entries+12 0x0
.%init _msix_rx_entries+16 0x0
.%init _msix_rx_entries+20 0x0
.%init _msix_rx_entries+24 0x0
.%init _msix_rx_entries+28 0x0
.%init _msix_rx_entries+32 0x0
.%init _msix_rx_entries+36 0x0
.%init _msix_rx_entries+40 0x0
.%init _msix_rx_entries+44 0x0
.%init _msix_rx_entries+48 0x0
.%init _msix_rx_entries+52 0x0
.%init _msix_rx_entries+56 0x0
.%init _msix_rx_entries+60 0x0
.%init _msix_rx_entries+64 0x0
.%init _msix_rx_entries+68 0x0
.%init _msix_rx_entries+72 0x0
.%init _msix_rx_entries+76 0x0
.%init _msix_rx_entries+80 0x0
.%init _msix_rx_entries+84 0x0
.%init _msix_rx_entries+88 0x0
.%init _msix_rx_entries+92 0x0
.%init _msix_rx_entries+96 0x0
.%init _msix_rx_entries+100 0x0
.%init _msix_rx_entries+104 0x0
.%init _msix_rx_entries+108 0x0
.%init _msix_rx_entries+112 0x0
.%init _msix_rx_entries+116 0x0
.%init _msix_rx_entries+120 0x0
.%init _msix_rx_entries+124 0x0
.%init _msix_rx_entries+128 0x0
.%init _msix_rx_entries+132 0x0
.%init _msix_rx_entries+136 0x0
.%init _msix_rx_entries+140 0x0
.%init _msix_rx_entries+144 0x0
.%init _msix_rx_entries+148 0x0
.%init _msix_rx_entries+152 0x0
.%init _msix_rx_entries+156 0x0
.%init _msix_rx_entries+160 0x0
.%init _msix_rx_entries+164 0x0
.%init _msix_rx_entries+168 0x0
.%init _msix_rx_entries+172 0x0
.%init _msix_rx_entries+176 0x0
.%init _msix_rx_entries+180 0x0
.%init _msix_rx_entries+184 0x0
.%init _msix_rx_entries+188 0x0
.%init _msix_rx_entries+192 0x0
.%init _msix_rx_entries+196 0x0
.%init _msix_rx_entries+200 0x0
.%init _msix_rx_entries+204 0x0
.%init _msix_rx_entries+208 0x0
.%init _msix_rx_entries+212 0x0
.%init _msix_rx_entries+216 0x0
.%init _msix_rx_entries+220 0x0
.%init _msix_rx_entries+224 0x0
.%init _msix_rx_entries+228 0x0
.%init _msix_rx_entries+232 0x0
.%init _msix_rx_entries+236 0x0
.%init _msix_rx_entries+240 0x0
.%init _msix_rx_entries+244 0x0
.%init _msix_rx_entries+248 0x0
.%init _msix_rx_entries+252 0x0
.%lm_sym _msix_prev_tx_cnt 1584 1024
.%init _msix_prev_tx_cnt+0 0x0
.%init _msix_prev_tx_cnt+4 0x0
.%init _msix_prev_tx_cnt+8 0x0
.%init _msix_prev_tx_cnt+12 0x0
.%init _msix_prev_tx_cnt+16 0x0
.%init _msix_prev_tx_cnt+20 0x0
.%init _msix_prev_tx_cnt+24 0x0
.%init _msix_prev_tx_cnt+28 0x0
.%init _msix_prev_tx_cnt+32 0x0
.%init _msix_prev_tx_cnt+36 0x0
.%init _msix_prev_tx_cnt+40 0x0
.%init _msix_prev_tx_cnt+44 0x0
.%init _msix_prev_tx_cnt+48 0x0
.%init _msix_prev_tx_cnt+52 0x0
.%init _msix_prev_tx_cnt+56 0x0
.%init _msix_prev_tx_cnt+60 0x0
.%init _msix_prev_tx_cnt+64 0x0
.%init _msix_prev_tx_cnt+68 0x0
.%init _msix_prev_tx_cnt+72 0x0
.%init _msix_prev_tx_cnt+76 0x0
.%init _msix_prev_tx_cnt+80 0x0
.%init _msix_prev_tx_cnt+84 0x0
.%init _msix_prev_tx_cnt+88 0x0
.%init _msix_prev_tx_cnt+92 0x0
.%init _msix_prev_tx_cnt+96 0x0
.%init _msix_prev_tx_cnt+100 0x0
.%init _msix_prev_tx_cnt+104 0x0
.%init _msix_prev_tx_cnt+108 0x0
.%init _msix_prev_tx_cnt+112 0x0
.%init _msix_prev_tx_cnt+116 0x0
.%init _msix_prev_tx_cnt+120 0x0
.%init _msix_prev_tx_cnt+124 0x0
.%init _msix_prev_tx_cnt+128 0x0
.%init _msix_prev_tx_cnt+132 0x0
.%init _msix_prev_tx_cnt+136 0x0
.%init _msix_prev_tx_cnt+140 0x0
.%init _msix_prev_tx_cnt+144 0x0
.%init _msix_prev_tx_cnt+148 0x0
.%init _msix_prev_tx_cnt+152 0x0
.%init _msix_prev_tx_cnt+156 0x0
.%init _msix_prev_tx_cnt+160 0x0
.%init _msix_prev_tx_cnt+164 0x0
.%init _msix_prev_tx_cnt+168 0x0
.%init _msix_prev_tx_cnt+172 0x0
.%init _msix_prev_tx_cnt+176 0x0
.%init _msix_prev_tx_cnt+180 0x0
.%init _msix_prev_tx_cnt+184 0x0
.%init _msix_prev_tx_cnt+188 0x0
.%init _msix_prev_tx_cnt+192 0x0
.%init _msix_prev_tx_cnt+196 0x0
.%init _msix_prev_tx_cnt+200 0x0
.%init _msix_prev_tx_cnt+204 0x0
.%init _msix_prev_tx_cnt+208 0x0
.%init _msix_prev_tx_cnt+212 0x0
.%init _msix_prev_tx_cnt+216 0x0
.%init _msix_prev_tx_cnt+220 0x0
.%init _msix_prev_tx_cnt+224 0x0
.%init _msix_prev_tx_cnt+228 0x0
.%init _msix_prev_tx_cnt+232 0x0
.%init _msix_prev_tx_cnt+236 0x0
.%init _msix_prev_tx_cnt+240 0x0
.%init _msix_prev_tx_cnt+244 0x0
.%init _msix_prev_tx_cnt+248 0x0
.%init _msix_prev_tx_cnt+252 0x0
.%init _msix_prev_tx_cnt+256 0x0
.%init _msix_prev_tx_cnt+260 0x0
.%init _msix_prev_tx_cnt+264 0x0
.%init _msix_prev_tx_cnt+268 0x0
.%init _msix_prev_tx_cnt+272 0x0
.%init _msix_prev_tx_cnt+276 0x0
.%init _msix_prev_tx_cnt+280 0x0
.%init _msix_prev_tx_cnt+284 0x0
.%init _msix_prev_tx_cnt+288 0x0
.%init _msix_prev_tx_cnt+292 0x0
.%init _msix_prev_tx_cnt+296 0x0
.%init _msix_prev_tx_cnt+300 0x0
.%init _msix_prev_tx_cnt+304 0x0
.%init _msix_prev_tx_cnt+308 0x0
.%init _msix_prev_tx_cnt+312 0x0
.%init _msix_prev_tx_cnt+316 0x0
.%init _msix_prev_tx_cnt+320 0x0
.%init _msix_prev_tx_cnt+324 0x0
.%init _msix_prev_tx_cnt+328 0x0
.%init _msix_prev_tx_cnt+332 0x0
.%init _msix_prev_tx_cnt+336 0x0
.%init _msix_prev_tx_cnt+340 0x0
.%init _msix_prev_tx_cnt+344 0x0
.%init _msix_prev_tx_cnt+348 0x0
.%init _msix_prev_tx_cnt+352 0x0
.%init _msix_prev_tx_cnt+356 0x0
.%init _msix_prev_tx_cnt+360 0x0
.%init _msix_prev_tx_cnt+364 0x0
.%init _msix_prev_tx_cnt+368 0x0
.%init _msix_prev_tx_cnt+372 0x0
.%init _msix_prev_tx_cnt+376 0x0
.%init _msix_prev_tx_cnt+380 0x0
.%init _msix_prev_tx_cnt+384 0x0
.%init _msix_prev_tx_cnt+388 0x0
.%init _msix_prev_tx_cnt+392 0x0
.%init _msix_prev_tx_cnt+396 0x0
.%init _msix_prev_tx_cnt+400 0x0
.%init _msix_prev_tx_cnt+404 0x0
.%init _msix_prev_tx_cnt+408 0x0
.%init _msix_prev_tx_cnt+412 0x0
.%init _msix_prev_tx_cnt+416 0x0
.%init _msix_prev_tx_cnt+420 0x0
.%init _msix_prev_tx_cnt+424 0x0
.%init _msix_prev_tx_cnt+428 0x0
.%init _msix_prev_tx_cnt+432 0x0
.%init _msix_prev_tx_cnt+436 0x0
.%init _msix_prev_tx_cnt+440 0x0
.%init _msix_prev_tx_cnt+444 0x0
.%init _msix_prev_tx_cnt+448 0x0
.%init _msix_prev_tx_cnt+452 0x0
.%init _msix_prev_tx_cnt+456 0x0
.%init _msix_prev_tx_cnt+460 0x0
.%init _msix_prev_tx_cnt+464 0x0
.%init _msix_prev_tx_cnt+468 0x0
.%init _msix_prev_tx_cnt+472 0x0
.%init _msix_prev_tx_cnt+476 0x0
.%init _msix_prev_tx_cnt+480 0x0
.%init _msix_prev_tx_cnt+484 0x0
.%init _msix_prev_tx_cnt+488 0x0
.%init _msix_prev_tx_cnt+492 0x0
.%init _msix_prev_tx_cnt+496 0x0
.%init _msix_prev_tx_cnt+500 0x0
.%init _msix_prev_tx_cnt+504 0x0
.%init _msix_prev_tx_cnt+508 0x0
.%init _msix_prev_tx_cnt+512 0x0
.%init _msix_prev_tx_cnt+516 0x0
.%init _msix_prev_tx_cnt+520 0x0
.%init _msix_prev_tx_cnt+524 0x0
.%init _msix_prev_tx_cnt+528 0x0
.%init _msix_prev_tx_cnt+532 0x0
.%init _msix_prev_tx_cnt+536 0x0
.%init _msix_prev_tx_cnt+540 0x0
.%init _msix_prev_tx_cnt+544 0x0
.%init _msix_prev_tx_cnt+548 0x0
.%init _msix_prev_tx_cnt+552 0x0
.%init _msix_prev_tx_cnt+556 0x0
.%init _msix_prev_tx_cnt+560 0x0
.%init _msix_prev_tx_cnt+564 0x0
.%init _msix_prev_tx_cnt+568 0x0
.%init _msix_prev_tx_cnt+572 0x0
.%init _msix_prev_tx_cnt+576 0x0
.%init _msix_prev_tx_cnt+580 0x0
.%init _msix_prev_tx_cnt+584 0x0
.%init _msix_prev_tx_cnt+588 0x0
.%init _msix_prev_tx_cnt+592 0x0
.%init _msix_prev_tx_cnt+596 0x0
.%init _msix_prev_tx_cnt+600 0x0
.%init _msix_prev_tx_cnt+604 0x0
.%init _msix_prev_tx_cnt+608 0x0
.%init _msix_prev_tx_cnt+612 0x0
.%init _msix_prev_tx_cnt+616 0x0
.%init _msix_prev_tx_cnt+620 0x0
.%init _msix_prev_tx_cnt+624 0x0
.%init _msix_prev_tx_cnt+628 0x0
.%init _msix_prev_tx_cnt+632 0x0
.%init _msix_prev_tx_cnt+636 0x0
.%init _msix_prev_tx_cnt+640 0x0
.%init _msix_prev_tx_cnt+644 0x0
.%init _msix_prev_tx_cnt+648 0x0
.%init _msix_prev_tx_cnt+652 0x0
.%init _msix_prev_tx_cnt+656 0x0
.%init _msix_prev_tx_cnt+660 0x0
.%init _msix_prev_tx_cnt+664 0x0
.%init _msix_prev_tx_cnt+668 0x0
.%init _msix_prev_tx_cnt+672 0x0
.%init _msix_prev_tx_cnt+676 0x0
.%init _msix_prev_tx_cnt+680 0x0
.%init _msix_prev_tx_cnt+684 0x0
.%init _msix_prev_tx_cnt+688 0x0
.%init _msix_prev_tx_cnt+692 0x0
.%init _msix_prev_tx_cnt+696 0x0
.%init _msix_prev_tx_cnt+700 0x0
.%init _msix_prev_tx_cnt+704 0x0
.%init _msix_prev_tx_cnt+708 0x0
.%init _msix_prev_tx_cnt+712 0x0
.%init _msix_prev_tx_cnt+716 0x0
.%init _msix_prev_tx_cnt+720 0x0
.%init _msix_prev_tx_cnt+724 0x0
.%init _msix_prev_tx_cnt+728 0x0
.%init _msix_prev_tx_cnt+732 0x0
.%init _msix_prev_tx_cnt+736 0x0
.%init _msix_prev_tx_cnt+740 0x0
.%init _msix_prev_tx_cnt+744 0x0
.%init _msix_prev_tx_cnt+748 0x0
.%init _msix_prev_tx_cnt+752 0x0
.%init _msix_prev_tx_cnt+756 0x0
.%init _msix_prev_tx_cnt+760 0x0
.%init _msix_prev_tx_cnt+764 0x0
.%init _msix_prev_tx_cnt+768 0x0
.%init _msix_prev_tx_cnt+772 0x0
.%init _msix_prev_tx_cnt+776 0x0
.%init _msix_prev_tx_cnt+780 0x0
.%init _msix_prev_tx_cnt+784 0x0
.%init _msix_prev_tx_cnt+788 0x0
.%init _msix_prev_tx_cnt+792 0x0
.%init _msix_prev_tx_cnt+796 0x0
.%init _msix_prev_tx_cnt+800 0x0
.%init _msix_prev_tx_cnt+804 0x0
.%init _msix_prev_tx_cnt+808 0x0
.%init _msix_prev_tx_cnt+812 0x0
.%init _msix_prev_tx_cnt+816 0x0
.%init _msix_prev_tx_cnt+820 0x0
.%init _msix_prev_tx_cnt+824 0x0
.%init _msix_prev_tx_cnt+828 0x0
.%init _msix_prev_tx_cnt+832 0x0
.%init _msix_prev_tx_cnt+836 0x0
.%init _msix_prev_tx_cnt+840 0x0
.%init _msix_prev_tx_cnt+844 0x0
.%init _msix_prev_tx_cnt+848 0x0
.%init _msix_prev_tx_cnt+852 0x0
.%init _msix_prev_tx_cnt+856 0x0
.%init _msix_prev_tx_cnt+860 0x0
.%init _msix_prev_tx_cnt+864 0x0
.%init _msix_prev_tx_cnt+868 0x0
.%init _msix_prev_tx_cnt+872 0x0
.%init _msix_prev_tx_cnt+876 0x0
.%init _msix_prev_tx_cnt+880 0x0
.%init _msix_prev_tx_cnt+884 0x0
.%init _msix_prev_tx_cnt+888 0x0
.%init _msix_prev_tx_cnt+892 0x0
.%init _msix_prev_tx_cnt+896 0x0
.%init _msix_prev_tx_cnt+900 0x0
.%init _msix_prev_tx_cnt+904 0x0
.%init _msix_prev_tx_cnt+908 0x0
.%init _msix_prev_tx_cnt+912 0x0
.%init _msix_prev_tx_cnt+916 0x0
.%init _msix_prev_tx_cnt+920 0x0
.%init _msix_prev_tx_cnt+924 0x0
.%init _msix_prev_tx_cnt+928 0x0
.%init _msix_prev_tx_cnt+932 0x0
.%init _msix_prev_tx_cnt+936 0x0
.%init _msix_prev_tx_cnt+940 0x0
.%init _msix_prev_tx_cnt+944 0x0
.%init _msix_prev_tx_cnt+948 0x0
.%init _msix_prev_tx_cnt+952 0x0
.%init _msix_prev_tx_cnt+956 0x0
.%init _msix_prev_tx_cnt+960 0x0
.%init _msix_prev_tx_cnt+964 0x0
.%init _msix_prev_tx_cnt+968 0x0
.%init _msix_prev_tx_cnt+972 0x0
.%init _msix_prev_tx_cnt+976 0x0
.%init _msix_prev_tx_cnt+980 0x0
.%init _msix_prev_tx_cnt+984 0x0
.%init _msix_prev_tx_cnt+988 0x0
.%init _msix_prev_tx_cnt+992 0x0
.%init _msix_prev_tx_cnt+996 0x0
.%init _msix_prev_tx_cnt+1000 0x0
.%init _msix_prev_tx_cnt+1004 0x0
.%init _msix_prev_tx_cnt+1008 0x0
.%init _msix_prev_tx_cnt+1012 0x0
.%init _msix_prev_tx_cnt+1016 0x0
.%init _msix_prev_tx_cnt+1020 0x0
.%lm_sym _msix_prev_rx_cnt 560 1024
.%init _msix_prev_rx_cnt+0 0x0
.%init _msix_prev_rx_cnt+4 0x0
.%init _msix_prev_rx_cnt+8 0x0
.%init _msix_prev_rx_cnt+12 0x0
.%init _msix_prev_rx_cnt+16 0x0
.%init _msix_prev_rx_cnt+20 0x0
.%init _msix_prev_rx_cnt+24 0x0
.%init _msix_prev_rx_cnt+28 0x0
.%init _msix_prev_rx_cnt+32 0x0
.%init _msix_prev_rx_cnt+36 0x0
.%init _msix_prev_rx_cnt+40 0x0
.%init _msix_prev_rx_cnt+44 0x0
.%init _msix_prev_rx_cnt+48 0x0
.%init _msix_prev_rx_cnt+52 0x0
.%init _msix_prev_rx_cnt+56 0x0
.%init _msix_prev_rx_cnt+60 0x0
.%init _msix_prev_rx_cnt+64 0x0
.%init _msix_prev_rx_cnt+68 0x0
.%init _msix_prev_rx_cnt+72 0x0
.%init _msix_prev_rx_cnt+76 0x0
.%init _msix_prev_rx_cnt+80 0x0
.%init _msix_prev_rx_cnt+84 0x0
.%init _msix_prev_rx_cnt+88 0x0
.%init _msix_prev_rx_cnt+92 0x0
.%init _msix_prev_rx_cnt+96 0x0
.%init _msix_prev_rx_cnt+100 0x0
.%init _msix_prev_rx_cnt+104 0x0
.%init _msix_prev_rx_cnt+108 0x0
.%init _msix_prev_rx_cnt+112 0x0
.%init _msix_prev_rx_cnt+116 0x0
.%init _msix_prev_rx_cnt+120 0x0
.%init _msix_prev_rx_cnt+124 0x0
.%init _msix_prev_rx_cnt+128 0x0
.%init _msix_prev_rx_cnt+132 0x0
.%init _msix_prev_rx_cnt+136 0x0
.%init _msix_prev_rx_cnt+140 0x0
.%init _msix_prev_rx_cnt+144 0x0
.%init _msix_prev_rx_cnt+148 0x0
.%init _msix_prev_rx_cnt+152 0x0
.%init _msix_prev_rx_cnt+156 0x0
.%init _msix_prev_rx_cnt+160 0x0
.%init _msix_prev_rx_cnt+164 0x0
.%init _msix_prev_rx_cnt+168 0x0
.%init _msix_prev_rx_cnt+172 0x0
.%init _msix_prev_rx_cnt+176 0x0
.%init _msix_prev_rx_cnt+180 0x0
.%init _msix_prev_rx_cnt+184 0x0
.%init _msix_prev_rx_cnt+188 0x0
.%init _msix_prev_rx_cnt+192 0x0
.%init _msix_prev_rx_cnt+196 0x0
.%init _msix_prev_rx_cnt+200 0x0
.%init _msix_prev_rx_cnt+204 0x0
.%init _msix_prev_rx_cnt+208 0x0
.%init _msix_prev_rx_cnt+212 0x0
.%init _msix_prev_rx_cnt+216 0x0
.%init _msix_prev_rx_cnt+220 0x0
.%init _msix_prev_rx_cnt+224 0x0
.%init _msix_prev_rx_cnt+228 0x0
.%init _msix_prev_rx_cnt+232 0x0
.%init _msix_prev_rx_cnt+236 0x0
.%init _msix_prev_rx_cnt+240 0x0
.%init _msix_prev_rx_cnt+244 0x0
.%init _msix_prev_rx_cnt+248 0x0
.%init _msix_prev_rx_cnt+252 0x0
.%init _msix_prev_rx_cnt+256 0x0
.%init _msix_prev_rx_cnt+260 0x0
.%init _msix_prev_rx_cnt+264 0x0
.%init _msix_prev_rx_cnt+268 0x0
.%init _msix_prev_rx_cnt+272 0x0
.%init _msix_prev_rx_cnt+276 0x0
.%init _msix_prev_rx_cnt+280 0x0
.%init _msix_prev_rx_cnt+284 0x0
.%init _msix_prev_rx_cnt+288 0x0
.%init _msix_prev_rx_cnt+292 0x0
.%init _msix_prev_rx_cnt+296 0x0
.%init _msix_prev_rx_cnt+300 0x0
.%init _msix_prev_rx_cnt+304 0x0
.%init _msix_prev_rx_cnt+308 0x0
.%init _msix_prev_rx_cnt+312 0x0
.%init _msix_prev_rx_cnt+316 0x0
.%init _msix_prev_rx_cnt+320 0x0
.%init _msix_prev_rx_cnt+324 0x0
.%init _msix_prev_rx_cnt+328 0x0
.%init _msix_prev_rx_cnt+332 0x0
.%init _msix_prev_rx_cnt+336 0x0
.%init _msix_prev_rx_cnt+340 0x0
.%init _msix_prev_rx_cnt+344 0x0
.%init _msix_prev_rx_cnt+348 0x0
.%init _msix_prev_rx_cnt+352 0x0
.%init _msix_prev_rx_cnt+356 0x0
.%init _msix_prev_rx_cnt+360 0x0
.%init _msix_prev_rx_cnt+364 0x0
.%init _msix_prev_rx_cnt+368 0x0
.%init _msix_prev_rx_cnt+372 0x0
.%init _msix_prev_rx_cnt+376 0x0
.%init _msix_prev_rx_cnt+380 0x0
.%init _msix_prev_rx_cnt+384 0x0
.%init _msix_prev_rx_cnt+388 0x0
.%init _msix_prev_rx_cnt+392 0x0
.%init _msix_prev_rx_cnt+396 0x0
.%init _msix_prev_rx_cnt+400 0x0
.%init _msix_prev_rx_cnt+404 0x0
.%init _msix_prev_rx_cnt+408 0x0
.%init _msix_prev_rx_cnt+412 0x0
.%init _msix_prev_rx_cnt+416 0x0
.%init _msix_prev_rx_cnt+420 0x0
.%init _msix_prev_rx_cnt+424 0x0
.%init _msix_prev_rx_cnt+428 0x0
.%init _msix_prev_rx_cnt+432 0x0
.%init _msix_prev_rx_cnt+436 0x0
.%init _msix_prev_rx_cnt+440 0x0
.%init _msix_prev_rx_cnt+444 0x0
.%init _msix_prev_rx_cnt+448 0x0
.%init _msix_prev_rx_cnt+452 0x0
.%init _msix_prev_rx_cnt+456 0x0
.%init _msix_prev_rx_cnt+460 0x0
.%init _msix_prev_rx_cnt+464 0x0
.%init _msix_prev_rx_cnt+468 0x0
.%init _msix_prev_rx_cnt+472 0x0
.%init _msix_prev_rx_cnt+476 0x0
.%init _msix_prev_rx_cnt+480 0x0
.%init _msix_prev_rx_cnt+484 0x0
.%init _msix_prev_rx_cnt+488 0x0
.%init _msix_prev_rx_cnt+492 0x0
.%init _msix_prev_rx_cnt+496 0x0
.%init _msix_prev_rx_cnt+500 0x0
.%init _msix_prev_rx_cnt+504 0x0
.%init _msix_prev_rx_cnt+508 0x0
.%init _msix_prev_rx_cnt+512 0x0
.%init _msix_prev_rx_cnt+516 0x0
.%init _msix_prev_rx_cnt+520 0x0
.%init _msix_prev_rx_cnt+524 0x0
.%init _msix_prev_rx_cnt+528 0x0
.%init _msix_prev_rx_cnt+532 0x0
.%init _msix_prev_rx_cnt+536 0x0
.%init _msix_prev_rx_cnt+540 0x0
.%init _msix_prev_rx_cnt+544 0x0
.%init _msix_prev_rx_cnt+548 0x0
.%init _msix_prev_rx_cnt+552 0x0
.%init _msix_prev_rx_cnt+556 0x0
.%init _msix_prev_rx_cnt+560 0x0
.%init _msix_prev_rx_cnt+564 0x0
.%init _msix_prev_rx_cnt+568 0x0
.%init _msix_prev_rx_cnt+572 0x0
.%init _msix_prev_rx_cnt+576 0x0
.%init _msix_prev_rx_cnt+580 0x0
.%init _msix_prev_rx_cnt+584 0x0
.%init _msix_prev_rx_cnt+588 0x0
.%init _msix_prev_rx_cnt+592 0x0
.%init _msix_prev_rx_cnt+596 0x0
.%init _msix_prev_rx_cnt+600 0x0
.%init _msix_prev_rx_cnt+604 0x0
.%init _msix_prev_rx_cnt+608 0x0
.%init _msix_prev_rx_cnt+612 0x0
.%init _msix_prev_rx_cnt+616 0x0
.%init _msix_prev_rx_cnt+620 0x0
.%init _msix_prev_rx_cnt+624 0x0
.%init _msix_prev_rx_cnt+628 0x0
.%init _msix_prev_rx_cnt+632 0x0
.%init _msix_prev_rx_cnt+636 0x0
.%init _msix_prev_rx_cnt+640 0x0
.%init _msix_prev_rx_cnt+644 0x0
.%init _msix_prev_rx_cnt+648 0x0
.%init _msix_prev_rx_cnt+652 0x0
.%init _msix_prev_rx_cnt+656 0x0
.%init _msix_prev_rx_cnt+660 0x0
.%init _msix_prev_rx_cnt+664 0x0
.%init _msix_prev_rx_cnt+668 0x0
.%init _msix_prev_rx_cnt+672 0x0
.%init _msix_prev_rx_cnt+676 0x0
.%init _msix_prev_rx_cnt+680 0x0
.%init _msix_prev_rx_cnt+684 0x0
.%init _msix_prev_rx_cnt+688 0x0
.%init _msix_prev_rx_cnt+692 0x0
.%init _msix_prev_rx_cnt+696 0x0
.%init _msix_prev_rx_cnt+700 0x0
.%init _msix_prev_rx_cnt+704 0x0
.%init _msix_prev_rx_cnt+708 0x0
.%init _msix_prev_rx_cnt+712 0x0
.%init _msix_prev_rx_cnt+716 0x0
.%init _msix_prev_rx_cnt+720 0x0
.%init _msix_prev_rx_cnt+724 0x0
.%init _msix_prev_rx_cnt+728 0x0
.%init _msix_prev_rx_cnt+732 0x0
.%init _msix_prev_rx_cnt+736 0x0
.%init _msix_prev_rx_cnt+740 0x0
.%init _msix_prev_rx_cnt+744 0x0
.%init _msix_prev_rx_cnt+748 0x0
.%init _msix_prev_rx_cnt+752 0x0
.%init _msix_prev_rx_cnt+756 0x0
.%init _msix_prev_rx_cnt+760 0x0
.%init _msix_prev_rx_cnt+764 0x0
.%init _msix_prev_rx_cnt+768 0x0
.%init _msix_prev_rx_cnt+772 0x0
.%init _msix_prev_rx_cnt+776 0x0
.%init _msix_prev_rx_cnt+780 0x0
.%init _msix_prev_rx_cnt+784 0x0
.%init _msix_prev_rx_cnt+788 0x0
.%init _msix_prev_rx_cnt+792 0x0
.%init _msix_prev_rx_cnt+796 0x0
.%init _msix_prev_rx_cnt+800 0x0
.%init _msix_prev_rx_cnt+804 0x0
.%init _msix_prev_rx_cnt+808 0x0
.%init _msix_prev_rx_cnt+812 0x0
.%init _msix_prev_rx_cnt+816 0x0
.%init _msix_prev_rx_cnt+820 0x0
.%init _msix_prev_rx_cnt+824 0x0
.%init _msix_prev_rx_cnt+828 0x0
.%init _msix_prev_rx_cnt+832 0x0
.%init _msix_prev_rx_cnt+836 0x0
.%init _msix_prev_rx_cnt+840 0x0
.%init _msix_prev_rx_cnt+844 0x0
.%init _msix_prev_rx_cnt+848 0x0
.%init _msix_prev_rx_cnt+852 0x0
.%init _msix_prev_rx_cnt+856 0x0
.%init _msix_prev_rx_cnt+860 0x0
.%init _msix_prev_rx_cnt+864 0x0
.%init _msix_prev_rx_cnt+868 0x0
.%init _msix_prev_rx_cnt+872 0x0
.%init _msix_prev_rx_cnt+876 0x0
.%init _msix_prev_rx_cnt+880 0x0
.%init _msix_prev_rx_cnt+884 0x0
.%init _msix_prev_rx_cnt+888 0x0
.%init _msix_prev_rx_cnt+892 0x0
.%init _msix_prev_rx_cnt+896 0x0
.%init _msix_prev_rx_cnt+900 0x0
.%init _msix_prev_rx_cnt+904 0x0
.%init _msix_prev_rx_cnt+908 0x0
.%init _msix_prev_rx_cnt+912 0x0
.%init _msix_prev_rx_cnt+916 0x0
.%init _msix_prev_rx_cnt+920 0x0
.%init _msix_prev_rx_cnt+924 0x0
.%init _msix_prev_rx_cnt+928 0x0
.%init _msix_prev_rx_cnt+932 0x0
.%init _msix_prev_rx_cnt+936 0x0
.%init _msix_prev_rx_cnt+940 0x0
.%init _msix_prev_rx_cnt+944 0x0
.%init _msix_prev_rx_cnt+948 0x0
.%init _msix_prev_rx_cnt+952 0x0
.%init _msix_prev_rx_cnt+956 0x0
.%init _msix_prev_rx_cnt+960 0x0
.%init _msix_prev_rx_cnt+964 0x0
.%init _msix_prev_rx_cnt+968 0x0
.%init _msix_prev_rx_cnt+972 0x0
.%init _msix_prev_rx_cnt+976 0x0
.%init _msix_prev_rx_cnt+980 0x0
.%init _msix_prev_rx_cnt+984 0x0
.%init _msix_prev_rx_cnt+988 0x0
.%init _msix_prev_rx_cnt+992 0x0
.%init _msix_prev_rx_cnt+996 0x0
.%init _msix_prev_rx_cnt+1000 0x0
.%init _msix_prev_rx_cnt+1004 0x0
.%init _msix_prev_rx_cnt+1008 0x0
.%init _msix_prev_rx_cnt+1012 0x0
.%init _msix_prev_rx_cnt+1016 0x0
.%init _msix_prev_rx_cnt+1020 0x0
.%init_reg N$1 0x0
.%init_reg N$0 0x0
.%init_reg N$3 0x0
.%init_reg N$2 0x0
.%init_reg N$5 0x0
.%init_reg N$4 0x0
.%init_reg N$7 0x0
.%init_reg N$6 0x0
.%init_reg N$9 0x0
.%init_reg N$8 0x0
.%init_reg A11 0x7F8000
.%init_reg B10 0x30180
.%init_reg B11 0x84000000
.%init_reg @A126 0x400000FF
.%init_reg @A15 0x1FB0
.%init_reg @A31 0x700
.%init_reg @A47 0xB00
.%init_reg @B126 0x640
.%init_reg @B15 0xA40
.%init_reg @B95 0x3FFFF
.%init_reg @A127 0x100
.%init_reg @A79 0x1FFFFF
.%init_reg @B31 0x1FFFFF
.%init_reg @B111 0x2000
.%init_reg @A63 0x2000
.%init_reg @A95 0x630
.%init_reg @B47 0x630
.%init_reg @A111 0x230
.%init_reg @B63 0x230
.%init_reg @B79 0x5602FF
:__shl_64#	1254
:_main#	0
:_msix_qmon_init#	1270
:_nfd_flr_init_vf_cfg_bar#	1312
:l_1017#	420
:l_10192#	250
:l_10194#	533
:l_10195#	744
:l_10196#	945
:l_10199#	1285
:l_10200#	1299
:l_10201#	169
:l_10202#	381
:l_10203#	458
:l_10204#	665
:l_10205#	860
:l_10206#	929
:l_10207#	1005
:l_10208#	1067
:l_10209#	1235
:l_1021#	430
:l_1025#	435
:l_1028#	437
:l_1030#	439
:l_1032#	443
:l_1041#	448
:l_1047#	453
:l_1048#	454
:l_1094#	490
:l_1098#	503
:l_1099#	505
:l_110#	18
:l_1104#	509
:l_1174#	535
:l_119#	22
:l_12#	6
:l_1233#	537
:l_125#	27
:l_126#	28
:l_129#	45
:l_1333#	573
:l_1455#	586
:l_1456#	587
:l_1457#	588
:l_1462#	618
:l_1467#	641
:l_1469#	646
:l_1471#	650
:l_1480#	655
:l_1486#	660
:l_1487#	661
:l_1559#	700
:l_1563#	713
:l_1564#	715
:l_1569#	719
:l_1639#	746
:l_1698#	748
:l_1798#	784
:l_1920#	797
:l_1921#	798
:l_1922#	799
:l_1927#	827
:l_1932#	850
:l_1934#	852
:l_1940#	853
:l_1946#	860
:l_195#	56
:l_2025#	873
:l_2029#	874
:l_204#	60
:l_210#	65
:l_211#	66
:l_2112#	911
:l_2115#	918
:l_2117#	925
:l_2119#	938
:l_2135#	950
:l_214#	83
:l_2144#	954
:l_2150#	959
:l_2151#	960
:l_22#	6
:l_2409#	988
:l_2425#	1024
:l_2434#	1028
:l_2440#	1033
:l_2441#	1034
:l_2699#	1062
:l_2700#	1092
:l_2709#	1099
:l_2718#	1103
:l_2724#	1108
:l_2725#	1109
:l_2794#	1129
:l_2803#	1131
:l_2812#	1135
:l_2818#	1140
:l_2819#	1141
:l_2888#	1161
:l_2891#	1173
:l_2901#	1175
:l_3087#	1214
:l_3248#	1235
:l_3354#	1253
:l_494#	150
:l_496#	154
:l_505#	159
:l_511#	164
:l_512#	165
:l_559#	207
:l_563#	220
:l_564#	222
:l_569#	226
:l_6#	4
:l_6076#	1260
:l_6078#	1268
:l_6079#	1269
:l_639#	252
:l_698#	254
:l_798#	293
:l_920#	304
:l_921#	305
:l_927#	334
:l_931#	339
:l_933#	360
:l_935#	362
:l_937#	366
:l_946#	371
:l_952#	376
:l_953#	377
:l_9648#	1272
:start#	0
*a0 gpr_a_rel 00
*a1 gpr_a_rel 01
*a2 gpr_a_rel 02
*a3 gpr_a_rel 03
*a4 gpr_a_rel 04
*a5 gpr_a_rel 05
*a6 gpr_a_rel 06
*a7 gpr_a_rel 07
*a8 gpr_a_rel 08
*a9 gpr_a_rel 09
*a10 gpr_a_rel 0A
*a11 gpr_a_rel 0B
*a12 gpr_a_rel 0C
*a13 gpr_a_rel 0D
*a14 gpr_a_rel 0E
*a15 gpr_a_rel 0F
*b0 gpr_b_rel 00
*b1 gpr_b_rel 01
*b2 gpr_b_rel 02
*b3 gpr_b_rel 03
*b4 gpr_b_rel 04
*b5 gpr_b_rel 05
*b6 gpr_b_rel 06
*b7 gpr_b_rel 07
*b8 gpr_b_rel 08
*b9 gpr_b_rel 09
*b10 gpr_b_rel 0A
*b11 gpr_b_rel 0B
*b12 gpr_b_rel 0C
*b13 gpr_b_rel 0D
*b14 gpr_b_rel 0E
*b15 gpr_b_rel 0F
*$0 xfer_rel 000 1 both 0 0
*$1 xfer_rel 001 1 both 0 0
*$2 xfer_rel 002 1 both 0 0
*$3 xfer_rel 003 1 both 0 0
*$4 xfer_rel 004 1 both 0 0
*$5 xfer_rel 005 1 both 0 0
*$6 xfer_rel 006 1 both 0 0
*$7 xfer_rel 007 1 both 0 0
*$8 xfer_rel 008 1 both 0 0
*$9 xfer_rel 009 1 both 0 0
*$10 xfer_rel 00A 1 both 0 0
*$11 xfer_rel 00B 1 both 0 0
*$12 xfer_rel 00C 1 both 0 0
*$13 xfer_rel 00D 1 both 0 0
*$14 xfer_rel 00E 1 both 0 0
*$15 xfer_rel 00F 1 both 0 0
*$16 xfer_rel 010 1 both 0 0
*$17 xfer_rel 011 1 both 0 0
*$18 xfer_rel 012 1 both 0 0
*$19 xfer_rel 013 1 both 0 0
*$20 xfer_rel 014 1 both 0 0
*$21 xfer_rel 015 1 both 0 0
*$22 xfer_rel 016 1 both 0 0
*$23 xfer_rel 017 1 both 0 0
*$24 xfer_rel 018 1 both 0 0
*$25 xfer_rel 019 1 both 0 0
*$26 xfer_rel 01A 1 both 0 0
*$27 xfer_rel 01B 1 both 0 0
*$28 xfer_rel 01C 1 both 0 0
*$29 xfer_rel 01D 1 both 0 0
*$30 xfer_rel 01E 1 both 0 0
*$31 xfer_rel 01F 1 both 0 0
*n$0 neighbor_rel 000
*n$1 neighbor_rel 001
*n$2 neighbor_rel 002
*n$3 neighbor_rel 003
*n$4 neighbor_rel 004
*n$5 neighbor_rel 005
*n$6 neighbor_rel 006
*n$7 neighbor_rel 007
*n$8 neighbor_rel 008
*n$9 neighbor_rel 009
*n$10 neighbor_rel 00A
*n$11 neighbor_rel 00B
*n$12 neighbor_rel 00C
*n$13 neighbor_rel 00D
*n$14 neighbor_rel 00E
*n$15 neighbor_rel 00F
*_msix_tx_enabled.15 neighbor_rel 008
*_msix_tx_enabled.15@1 neighbor_rel 009
*_msix_rx_enabled.15 neighbor_rel 006
*_msix_rx_enabled.15@1 neighbor_rel 007
*_msix_automask.15 neighbor_rel 004
*_msix_automask.15@1 neighbor_rel 005
*_msix_tx_pending.15 neighbor_rel 002
*_msix_tx_pending.15@1 neighbor_rel 003
*_msix_rx_pending.15 neighbor_rel 000
*_msix_rx_pending.15@1 neighbor_rel 001
*@b127 gpr_b_abs FF
*@b79 gpr_b_abs CF
*@b63 gpr_b_abs BF
*@a111 gpr_a_abs 6F
*@b47 gpr_b_abs AF
*@a95 gpr_a_abs 5F
*@a63 gpr_a_abs 3F
*@b111 gpr_b_abs EF
*@b31 gpr_b_abs 9F
*@a79 gpr_a_abs 4F
*@a127 gpr_a_abs 7F
*@b95 gpr_b_abs DF
*@b15 gpr_b_abs 8F
*@b126 gpr_b_abs FE
*@a47 gpr_a_abs 2F
*@a31 gpr_a_abs 1F
*@a15 gpr_a_abs 0F
*@a126 gpr_a_abs 7E
*_nfd_cfg_sig_svc_me0 signal   1 1
.0 00F00023FF00 common_code
	.%operands 0 1 0 -- 512 -- -- @b127 @B127 -- --
	.%line 166 "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:223 0
/******/      if (ctx() == 0) {
_main#:
	immed[@b127, 512, <<0]
.1 00FC0663FF00 common_code
	.%operands 0 1 0 @b127 @B127 -- -- -- -- -- --
	.%line 166 "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:223 0
	local_csr_wr[active_lm_addr_0, @b127]
.%import_expr common_code 2 <40:40:13,34:22:0> &bp 853 +
.2 00D8D5400030 common_code
	.%operands 0 1 0 -- 0 -- -- -- -- -- --
	.%line 166 "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:223 0 853
	br=ctx[0, l_1940#]
.%import_expr common_code 3 <40:40:13,34:22:0> &bp 6 +
.3 00D801804030 common_code
	.%operands 0 1 0 -- 1 -- -- -- -- -- --
	.%line 218 "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:223 0 6
/******/      if (ctx() == 1)
	br=ctx[1, l_12#]
.4 00E000010000 common_code
	.%operands 0 1 0 -- -- -- -- -- -- -- --
	.%line 239 "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:907 0
/******/          ctx_wait(kill);
l_6#:
	ctx_arb[kill]
.%import_expr common_code 5 <40:40:13,34:22:0> &bp 4 +
.5 00D801008038 common_code
	.%operands 0 1 0 -- -- -- -- -- -- -- --
	.%line 239 "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:907 0 4
	br[l_6#]
.%import_expr common_code 6 <40:40:13,34:22:0> &bp 150 +
.6 00D82583C233 common_code
	.%operands 0 1 0 -- -- -- -- -- -- -- --
	.%line 898 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:908 0 150
/******/          if (signal_test(&reconfig_sig))
l_12#:
l_22#:
	br_!signal[s15, l_494#]
.%import_expr common_code 7 <27:20:8,17:10:0> _msix_cls_rx_new_enabled &v 0 + 0xffff &
.7 00F0427E8000 common_code
	.%operands 0 1 0 a0 A0 -- -- a0 A0 -- --
	.%line 899 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:912 0
/******/              msix_local_reconfig(pcie_isl);
	immed_w0[a0, @_msix_cls_rx_new_enabled]
.%import_expr common_code 8 <27:20:24,17:10:16> _msix_cls_rx_new_enabled &v 0 + 0xffff0000 &
.8 00F4400C0000 common_code
	.%operands 0 1 0 a0 A0 -- -- a0 A0 -- --
	.%line 899 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:912 0
	immed_w1[a0, @_msix_cls_rx_new_enabled]
.9 106012008000 common_code
	.%operands 2 2 0 a0 A0 -- 0 -- -- $0 $R0
	.%line 899 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:912 0
	cls[read_be, $0, a0, 0, 2], ctx_swap[s1]
.10 00A000160400 common_code
	.%operands 264 1 0 -- -- $1 $R1 a1 A1 -- --
	.%line 899 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:909 0
	alu[a1, --, B, $1]
.11 00A200060400 common_code
	.%operands 264 1 0 -- -- $1 $R1 a0 A0 -- --
	.%line 899 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:909 0
	alu[a0, --, ~B, $1]
.12 00B200160300 common_code
	.%operands 264 1 0 -- 0 $0 $R0 b1 B1 -- --
	.%line 899 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:909 0
	alu[b1, 0, ~B, $0]
.13 00A4281A0400 common_code
	.%operands 8 1 0 a0 A0 n$1 N$1 n$1 N$1 -- --
	.%line 899 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:909 0
	alu[n$1, a0, AND, n$1]
.14 00A468000680 common_code
	.%operands 8 1 0 b1 B1 n$0 N$0 n$0 N$0 -- --
	.%line 899 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:909 0
	alu[n$0, b1, AND, n$0]
.15 00AA30060001 common_code
	.%operands 8 1 0 a1 A1 $0 $R0 -- -- -- --
	.%line 899 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:909 0
	alu[--, a1, OR, $0]
.%import_expr common_code 16 <40:40:13,34:22:0> &bp 45 +
.16 00D80B508120 common_code
	.%operands 16 1 1 -- -- -- -- -- -- -- --
	.%line 899 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:909 1 45
	beq[l_129#], defer[1]
.17 00B000060000 common_code
	.%operands 264 1 0 -- -- $0 $R0 b0 B0 -- --
	.%line 899 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 0 fiid:909 0
	alu[b0, --, B, $0]
.18 00A070000001 common_code
	.%operands 264 1 0 -- -- a1 A1 -- -- -- --
	.%line 899 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:913 0
l_110#:
	alu[--, --, B, a1]
.%import_expr common_code 19 <40:40:13,34:22:0> &bp 22 +
.19 00D805808120 common_code
	.%operands 16 1 0 -- -- -- -- -- -- -- --
	.%line 899 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:913 0 22
	beq[l_119#]
.%import_expr common_code 20 <40:40:13,34:22:0> &bp 28 +
.20 00D807108038 common_code
	.%operands 0 1 1 -- -- -- -- -- -- -- --
	.%line 899 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:913 1 28
	br[l_126#], defer[1]
.21 00A7400C0001 common_code
	.%operands 8 1 0 a1 A1 -- -- a0 A0 -- --
	.%line 899 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 0 fiid:914 0
	ffs[a0, a1]
.22 00A030000000 common_code
	.%operands 264 1 0 -- -- b0 B0 -- -- -- --
	.%line 899 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:913 0
l_119#:
	alu[--, --, B, b0]
.%import_expr common_code 23 <40:40:13,34:22:0> &bp 27 +
.23 00D806C08120 common_code
	.%operands 16 1 0 -- -- -- -- -- -- -- --
	.%line 899 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:913 0 27
	beq[l_125#]
.%import_expr common_code 24 <40:40:13,34:22:0> &bp 28 +
.24 00D807208038 common_code
	.%operands 0 1 2 -- -- -- -- -- -- -- --
	.%line 899 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:913 2 28
	br[l_126#], defer[2]
.25 00A700000300 common_code
	.%operands 8 1 0 b0 B0 -- -- a0 A0 -- --
	.%line 899 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 0 fiid:915 1
	ffs[a0, b0]
.26 00A0800C8000 common_code
	.%operands 8 1 0 a0 A0 -- 32 a0 A0 -- --
	.%line 899 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 0 fiid:913 0
	alu[a0, a0, +, 32]
.27 00F0800C0000 common_code
	.%operands 0 1 0 -- -1 -- 0 a0 A0 -- --
	.%line 899 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:913 0
l_125#:
	immed[a0, -1, 0]
.28 00BA801C0401 common_code
	.%operands 8 1 0 a1 A1 -- 1 b1 B1 -- --
	.%line 899 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:909 0
l_126#:
	alu[b1, a1, -, 1]
.29 00A6C0200300 common_code
	.%operands 24 1 0 b0 B0 -- 0 a2 A2 -- --
	.%line 899 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:909 0
	alu[a2, b0, -carry, 0]
.30 00A440100401 common_code
	.%operands 8 1 0 b1 B1 a1 A1 a1 A1 -- --
	.%line 899 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:909 0
	alu[a1, b1, AND, a1]
.31 0091E0180200 common_code
	.%operands 264 1 0 -- -- a0 A0 b1 B1 -- --
	.%line 899 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:909 0
	alu_shf[b1, --, B, a0, <<2]
.32 00B0C01004EF common_code
	.%operands 8 1 0 b1 B1 @a111 @A111 b1 B1 -- --
	.%line 899 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:909 0
	alu[b1, b1, +, @a111]
.33 00FC06600700 common_code
	.%operands 0 1 0 b1 B1 -- -- -- -- -- --
	.%line 899 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:909 0
	local_csr_wr[active_lm_addr_0, b1]
.34 00B400000002 common_code
	.%operands 8 1 0 a2 A2 b0 B0 b0 B0 -- --
	.%line 899 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:909 0
	alu[b0, a2, AND, b0]
.35 0091D0180200 common_code
	.%operands 264 1 0 -- -- a0 A0 b1 B1 -- --
	.%line 899 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:909 0
	alu_shf[b1, --, B, a0, <<3]
.%import_expr common_code 36 <27:20:8,17:10:0> _msix_rx_irqc_state &v 0 + 0xffff &
.36 00F041FE8000 common_code
	.%operands 0 1 0 a0 A0 -- -- a0 A0 -- --
	.%line 899 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:909 0
	immed_w0[a0, @_msix_rx_irqc_state]
.%import_expr common_code 37 <27:20:24,17:10:16> _msix_rx_irqc_state &v 0 + 0xffff0000 &
.37 00F4400C0000 common_code
	.%operands 0 1 0 a0 A0 -- -- a0 A0 -- --
	.%line 899 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:909 0
	immed_w1[a0, @_msix_rx_irqc_state]
.38 00F0000C0200 common_code
	.%operands 0 1 0 -- 0 -- -- *l$index0 *L00 -- --
	.%line 899 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:909 0
	immed[*l$index0, 0, <<0]
.39 00A0C0000400 common_code
	.%operands 8 1 0 b1 B1 a0 A0 a0 A0 -- --
	.%line 899 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:909 0
	alu[a0, b1, +, a0]
.40 106112008200 common_code
	.%operands 1 2 2 a0 A0 -- 0 -- -- $0 $W0
	.%line 899 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:909 2
	cls[write_be, $0, a0, 0, 2], ctx_swap[s1], defer[2]
.41 00F0000C0180 common_code
	.%operands 0 1 0 -- 0 -- -- $0 $W0 -- --
	.%line 899 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 0 fiid:909 1
	immed[$0, 0, <<0]
.42 00F0000C0181 common_code
	.%operands 0 1 0 -- 0 -- -- $1 $W1 -- --
	.%line 899 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 0 fiid:909 0
	immed[$1, 0, <<0]
.43 00AA30000001 common_code
	.%operands 8 1 0 a1 A1 b0 B0 -- -- -- --
	.%line 899 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:909 0
	alu[--, a1, OR, b0]
.%import_expr common_code 44 <40:40:13,34:22:0> &bp 18 +
.44 00D804808121 common_code
	.%operands 16 1 0 -- -- -- -- -- -- -- --
	.%line 899 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:909 0 18
	bne[l_110#]
.%import_expr common_code 45 <27:20:8,17:10:0> _msix_cls_tx_new_enabled &v 0 + 0xffff &
.45 00F041FE0000 common_code
	.%operands 0 1 0 a0 A0 -- -- a0 A0 -- --
	.%line 899 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:918 0
l_129#:
	immed_w0[a0, @_msix_cls_tx_new_enabled]
.%import_expr common_code 46 <27:20:24,17:10:16> _msix_cls_tx_new_enabled &v 0 + 0xffff0000 &
.46 00F4400C0000 common_code
	.%operands 0 1 0 a0 A0 -- -- a0 A0 -- --
	.%line 899 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:918 0
	immed_w1[a0, @_msix_cls_tx_new_enabled]
.47 106012008000 common_code
	.%operands 2 2 0 a0 A0 -- 0 -- -- $0 $R0
	.%line 899 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:918 0
	cls[read_be, $0, a0, 0, 2], ctx_swap[s1]
.48 00A000160400 common_code
	.%operands 264 1 0 -- -- $1 $R1 a1 A1 -- --
	.%line 899 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:909 0
	alu[a1, --, B, $1]
.49 00A200060400 common_code
	.%operands 264 1 0 -- -- $1 $R1 a0 A0 -- --
	.%line 899 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:909 0
	alu[a0, --, ~B, $1]
.50 00B200160300 common_code
	.%operands 264 1 0 -- 0 $0 $R0 b1 B1 -- --
	.%line 899 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:909 0
	alu[b1, 0, ~B, $0]
.51 00A4283A0C00 common_code
	.%operands 8 1 0 a0 A0 n$3 N$3 n$3 N$3 -- --
	.%line 899 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:909 0
	alu[n$3, a0, AND, n$3]
.52 00A468200682 common_code
	.%operands 8 1 0 b1 B1 n$2 N$2 n$2 N$2 -- --
	.%line 899 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:909 0
	alu[n$2, b1, AND, n$2]
.53 00AA30060001 common_code
	.%operands 8 1 0 a1 A1 $0 $R0 -- -- -- --
	.%line 899 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:909 0
	alu[--, a1, OR, $0]
.%import_expr common_code 54 <40:40:13,34:22:0> &bp 83 +
.54 00D814D08120 common_code
	.%operands 16 1 1 -- -- -- -- -- -- -- --
	.%line 899 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:909 1 83
	beq[l_214#], defer[1]
.55 00B000060000 common_code
	.%operands 264 1 0 -- -- $0 $R0 b0 B0 -- --
	.%line 899 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 0 fiid:909 0
	alu[b0, --, B, $0]
.56 00A070000001 common_code
	.%operands 264 1 0 -- -- a1 A1 -- -- -- --
	.%line 899 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:919 0
l_195#:
	alu[--, --, B, a1]
.%import_expr common_code 57 <40:40:13,34:22:0> &bp 60 +
.57 00D80F008120 common_code
	.%operands 16 1 0 -- -- -- -- -- -- -- --
	.%line 899 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:919 0 60
	beq[l_204#]
.%import_expr common_code 58 <40:40:13,34:22:0> &bp 66 +
.58 00D810908038 common_code
	.%operands 0 1 1 -- -- -- -- -- -- -- --
	.%line 899 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:919 1 66
	br[l_211#], defer[1]
.59 00A7400C0001 common_code
	.%operands 8 1 0 a1 A1 -- -- a0 A0 -- --
	.%line 899 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 0 fiid:920 0
	ffs[a0, a1]
.60 00A030000000 common_code
	.%operands 264 1 0 -- -- b0 B0 -- -- -- --
	.%line 899 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:919 0
l_204#:
	alu[--, --, B, b0]
.%import_expr common_code 61 <40:40:13,34:22:0> &bp 65 +
.61 00D810408120 common_code
	.%operands 16 1 0 -- -- -- -- -- -- -- --
	.%line 899 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:919 0 65
	beq[l_210#]
.%import_expr common_code 62 <40:40:13,34:22:0> &bp 66 +
.62 00D810A08038 common_code
	.%operands 0 1 2 -- -- -- -- -- -- -- --
	.%line 899 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:919 2 66
	br[l_211#], defer[2]
.63 00A700000300 common_code
	.%operands 8 1 0 b0 B0 -- -- a0 A0 -- --
	.%line 899 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 0 fiid:921 1
	ffs[a0, b0]
.64 00A0800C8000 common_code
	.%operands 8 1 0 a0 A0 -- 32 a0 A0 -- --
	.%line 899 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 0 fiid:919 0
	alu[a0, a0, +, 32]
.65 00F0800C0000 common_code
	.%operands 0 1 0 -- -1 -- 0 a0 A0 -- --
	.%line 899 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:919 0
l_210#:
	immed[a0, -1, 0]
.66 00BA801C0401 common_code
	.%operands 8 1 0 a1 A1 -- 1 b1 B1 -- --
	.%line 899 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:909 0
l_211#:
	alu[b1, a1, -, 1]
.67 00A6C0200300 common_code
	.%operands 24 1 0 b0 B0 -- 0 a2 A2 -- --
	.%line 899 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:909 0
	alu[a2, b0, -carry, 0]
.68 00A440100401 common_code
	.%operands 8 1 0 b1 B1 a1 A1 a1 A1 -- --
	.%line 899 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:909 0
	alu[a1, b1, AND, a1]
.69 0091E0180200 common_code
	.%operands 264 1 0 -- -- a0 A0 b1 B1 -- --
	.%line 899 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:909 0
	alu_shf[b1, --, B, a0, <<2]
.70 00B0C01004DF common_code
	.%operands 8 1 0 b1 B1 @a95 @A95 b1 B1 -- --
	.%line 899 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:909 0
	alu[b1, b1, +, @a95]
.71 00FC06600700 common_code
	.%operands 0 1 0 b1 B1 -- -- -- -- -- --
	.%line 899 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:909 0
	local_csr_wr[active_lm_addr_0, b1]
.72 00B400000002 common_code
	.%operands 8 1 0 a2 A2 b0 B0 b0 B0 -- --
	.%line 899 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:909 0
	alu[b0, a2, AND, b0]
.73 0091D0180200 common_code
	.%operands 264 1 0 -- -- a0 A0 b1 B1 -- --
	.%line 899 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:909 0
	alu_shf[b1, --, B, a0, <<3]
.%import_expr common_code 74 <27:20:8,17:10:0> _msix_tx_irqc_state &v 0 + 0xffff &
.74 00F0417E0000 common_code
	.%operands 0 1 0 a0 A0 -- -- a0 A0 -- --
	.%line 899 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:909 0
	immed_w0[a0, @_msix_tx_irqc_state]
.%import_expr common_code 75 <27:20:24,17:10:16> _msix_tx_irqc_state &v 0 + 0xffff0000 &
.75 00F4400C0000 common_code
	.%operands 0 1 0 a0 A0 -- -- a0 A0 -- --
	.%line 899 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:909 0
	immed_w1[a0, @_msix_tx_irqc_state]
.76 00F0000C0200 common_code
	.%operands 0 1 0 -- 0 -- -- *l$index0 *L00 -- --
	.%line 899 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:909 0
	immed[*l$index0, 0, <<0]
.77 00A0C0000400 common_code
	.%operands 8 1 0 b1 B1 a0 A0 a0 A0 -- --
	.%line 899 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:909 0
	alu[a0, b1, +, a0]
.78 106112008200 common_code
	.%operands 1 2 2 a0 A0 -- 0 -- -- $0 $W0
	.%line 899 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:909 2
	cls[write_be, $0, a0, 0, 2], ctx_swap[s1], defer[2]
.79 00F0000C0180 common_code
	.%operands 0 1 0 -- 0 -- -- $0 $W0 -- --
	.%line 899 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 0 fiid:909 1
	immed[$0, 0, <<0]
.80 00F0000C0181 common_code
	.%operands 0 1 0 -- 0 -- -- $1 $W1 -- --
	.%line 899 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 0 fiid:909 0
	immed[$1, 0, <<0]
.81 00AA30000001 common_code
	.%operands 8 1 0 a1 A1 b0 B0 -- -- -- --
	.%line 899 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:909 0
	alu[--, a1, OR, b0]
.%import_expr common_code 82 <40:40:13,34:22:0> &bp 56 +
.82 00D80E008121 common_code
	.%operands 16 1 0 -- -- -- -- -- -- -- --
	.%line 899 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:909 0 56
	bne[l_195#]
.83 00FC066C0300 common_code
	.%operands 0 1 0 -- 0 -- -- -- -- -- --
	.%line 899 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:923 0
l_214#:
	local_csr_wr[active_lm_addr_0, 0]
.84 00F00013FF00 common_code
	.%operands 0 1 0 -- 256 -- -- @b127 @B127 -- --
	.%line 899 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:923 0
	immed[@b127, 256, <<0]
.85 00FC06E3FF00 common_code
	.%operands 0 1 0 @b127 @B127 -- -- -- -- -- --
	.%line 899 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:923 0
	local_csr_wr[active_lm_addr_1, @b127]
.%import_expr common_code 86 <27:20:8,17:10:0> _msix_cls_automask &v 0 + 0xffff &
.86 00F0417D8000 common_code
	.%operands 0 1 0 a0 A0 -- -- a0 A0 -- --
	.%line 899 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:924 0
	immed_w0[a0, @_msix_cls_automask]
.%import_expr common_code 87 <27:20:24,17:10:16> _msix_cls_automask &v 0 + 0xffff0000 &
.87 00F4400C0000 common_code
	.%operands 0 1 0 a0 A0 -- -- a0 A0 -- --
	.%line 899 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:924 0
	immed_w1[a0, @_msix_cls_automask]
.88 106012008000 common_code
	.%operands 2 2 0 a0 A0 -- 0 -- -- $0 $R0
	.%line 899 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:924 0
	cls[read_be, $0, a0, 0, 2], ctx_swap[s1]
.89 00A028460000 common_code
	.%operands 264 1 0 -- -- $0 $R0 n$4 N$4 -- --
	.%line 899 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:909 0
	alu[n$4, --, B, $0]
.90 00A028560400 common_code
	.%operands 264 1 0 -- -- $1 $R1 n$5 N$5 -- --
	.%line 899 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:909 0
	alu[n$5, --, B, $1]
.%import_expr common_code 91 <27:20:8,17:10:0> _msix_cls_rx_entries &v 0 + 0xffff &
.91 00F0416D8000 common_code
	.%operands 0 1 0 a0 A0 -- -- a0 A0 -- --
	.%line 899 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:927 0
	immed_w0[a0, @_msix_cls_rx_entries]
.%import_expr common_code 92 <27:20:24,17:10:16> _msix_cls_rx_entries &v 0 + 0xffff0000 &
.92 00F4400C0000 common_code
	.%operands 0 1 0 a0 A0 -- -- a0 A0 -- --
	.%line 899 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:927 0
	immed_w1[a0, @_msix_cls_rx_entries]
.93 0081C207E200 common_code
	.%operands 264 1 0 -- -- -- 248 -- -- -- --
	.%line 899 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:927 1
	alu_shf[--, --, B, 248, <<4]
.94 12601E008000 common_code
	.%operands 6 16 0 a0 A0 -- 0 -- -- $0 $R0
	.%line 899 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 0 fiid:927 0
	cls[read_be, $0, a0, 0, 16], ctx_swap[s1], indirect_ref
.95 00A020060000 common_code
	.%operands 264 1 0 -- -- $0 $R0 *l$index0 *L00 -- --
	.%line 899 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:928 0
	alu[*l$index0, --, B, $0]
.96 00A020160400 common_code
	.%operands 264 1 0 -- -- $1 $R1 *l$index0[1] *L01 -- --
	.%line 899 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:928 0
	alu[*l$index0[1], --, B, $1]
.97 00A020260800 common_code
	.%operands 264 1 0 -- -- $2 $R2 *l$index0[2] *L02 -- --
	.%line 899 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:928 0
	alu[*l$index0[2], --, B, $2]
.98 00A020360C00 common_code
	.%operands 264 1 0 -- -- $3 $R3 *l$index0[3] *L03 -- --
	.%line 899 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:928 0
	alu[*l$index0[3], --, B, $3]
.99 00A020461000 common_code
	.%operands 264 1 0 -- -- $4 $R4 *l$index0[4] *L04 -- --
	.%line 899 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:928 0
	alu[*l$index0[4], --, B, $4]
.100 00A020561400 common_code
	.%operands 264 1 0 -- -- $5 $R5 *l$index0[5] *L05 -- --
	.%line 899 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:928 0
	alu[*l$index0[5], --, B, $5]
.101 00A020661800 common_code
	.%operands 264 1 0 -- -- $6 $R6 *l$index0[6] *L06 -- --
	.%line 899 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:928 0
	alu[*l$index0[6], --, B, $6]
.102 00A020761C00 common_code
	.%operands 264 1 0 -- -- $7 $R7 *l$index0[7] *L07 -- --
	.%line 899 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:928 0
	alu[*l$index0[7], --, B, $7]
.103 00A020862000 common_code
	.%operands 264 1 0 -- -- $8 $R8 *l$index0[8] *L08 -- --
	.%line 899 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:928 0
	alu[*l$index0[8], --, B, $8]
.104 00A020962400 common_code
	.%operands 264 1 0 -- -- $9 $R9 *l$index0[9] *L09 -- --
	.%line 899 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:928 0
	alu[*l$index0[9], --, B, $9]
.105 00A020A62800 common_code
	.%operands 264 1 0 -- -- $10 $R10 *l$index0[10] *L0A -- --
	.%line 899 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:928 0
	alu[*l$index0[10], --, B, $10]
.106 00A020B62C00 common_code
	.%operands 264 1 0 -- -- $11 $R11 *l$index0[11] *L0B -- --
	.%line 899 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:928 0
	alu[*l$index0[11], --, B, $11]
.107 00A020C63000 common_code
	.%operands 264 1 0 -- -- $12 $R12 *l$index0[12] *L0C -- --
	.%line 899 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:928 0
	alu[*l$index0[12], --, B, $12]
.108 00A020D63400 common_code
	.%operands 264 1 0 -- -- $13 $R13 *l$index0[13] *L0D -- --
	.%line 899 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:928 0
	alu[*l$index0[13], --, B, $13]
.109 00A020E63800 common_code
	.%operands 264 1 0 -- -- $14 $R14 *l$index0[14] *L0E -- --
	.%line 899 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:928 0
	alu[*l$index0[14], --, B, $14]
.110 00A020F63C00 common_code
	.%operands 264 1 0 -- -- $15 $R15 *l$index0[15] *L0F -- --
	.%line 899 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:928 0
	alu[*l$index0[15], --, B, $15]
.%import_expr common_code 111 <27:20:8,17:10:0> _msix_cls_tx_entries &v 0 + 0xffff &
.111 00F0415D8000 common_code
	.%operands 0 1 0 a0 A0 -- -- a0 A0 -- --
	.%line 899 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:931 0
	immed_w0[a0, @_msix_cls_tx_entries]
.%import_expr common_code 112 <27:20:24,17:10:16> _msix_cls_tx_entries &v 0 + 0xffff0000 &
.112 00F4400C0000 common_code
	.%operands 0 1 0 a0 A0 -- -- a0 A0 -- --
	.%line 899 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:931 0
	immed_w1[a0, @_msix_cls_tx_entries]
.113 0081C207E200 common_code
	.%operands 264 1 0 -- -- -- 248 -- -- -- --
	.%line 899 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:931 1
	alu_shf[--, --, B, 248, <<4]
.114 12601E008000 common_code
	.%operands 6 16 0 a0 A0 -- 0 -- -- $0 $R0
	.%line 899 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 0 fiid:931 0
	cls[read_be, $0, a0, 0, 16], ctx_swap[s1], indirect_ref
.115 00A022060000 common_code
	.%operands 264 1 0 -- -- $0 $R0 *l$index1 *L10 -- --
	.%line 899 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:932 0
	alu[*l$index1, --, B, $0]
.116 00A022160400 common_code
	.%operands 264 1 0 -- -- $1 $R1 *l$index1[1] *L11 -- --
	.%line 899 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:932 0
	alu[*l$index1[1], --, B, $1]
.117 00A022260800 common_code
	.%operands 264 1 0 -- -- $2 $R2 *l$index1[2] *L12 -- --
	.%line 899 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:932 0
	alu[*l$index1[2], --, B, $2]
.118 00A022360C00 common_code
	.%operands 264 1 0 -- -- $3 $R3 *l$index1[3] *L13 -- --
	.%line 899 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:932 0
	alu[*l$index1[3], --, B, $3]
.119 00A022461000 common_code
	.%operands 264 1 0 -- -- $4 $R4 *l$index1[4] *L14 -- --
	.%line 899 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:932 0
	alu[*l$index1[4], --, B, $4]
.120 00A022561400 common_code
	.%operands 264 1 0 -- -- $5 $R5 *l$index1[5] *L15 -- --
	.%line 899 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:932 0
	alu[*l$index1[5], --, B, $5]
.121 00A022661800 common_code
	.%operands 264 1 0 -- -- $6 $R6 *l$index1[6] *L16 -- --
	.%line 899 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:932 0
	alu[*l$index1[6], --, B, $6]
.122 00A022761C00 common_code
	.%operands 264 1 0 -- -- $7 $R7 *l$index1[7] *L17 -- --
	.%line 899 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:932 0
	alu[*l$index1[7], --, B, $7]
.123 00A022862000 common_code
	.%operands 264 1 0 -- -- $8 $R8 *l$index1[8] *L18 -- --
	.%line 899 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:932 0
	alu[*l$index1[8], --, B, $8]
.124 00A022962400 common_code
	.%operands 264 1 0 -- -- $9 $R9 *l$index1[9] *L19 -- --
	.%line 899 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:932 0
	alu[*l$index1[9], --, B, $9]
.125 00A022A62800 common_code
	.%operands 264 1 0 -- -- $10 $R10 *l$index1[10] *L1A -- --
	.%line 899 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:932 0
	alu[*l$index1[10], --, B, $10]
.126 00A022B62C00 common_code
	.%operands 264 1 0 -- -- $11 $R11 *l$index1[11] *L1B -- --
	.%line 899 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:932 0
	alu[*l$index1[11], --, B, $11]
.127 00A022C63000 common_code
	.%operands 264 1 0 -- -- $12 $R12 *l$index1[12] *L1C -- --
	.%line 899 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:932 0
	alu[*l$index1[12], --, B, $12]
.128 00A022D63400 common_code
	.%operands 264 1 0 -- -- $13 $R13 *l$index1[13] *L1D -- --
	.%line 899 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:932 0
	alu[*l$index1[13], --, B, $13]
.129 00A022E63800 common_code
	.%operands 264 1 0 -- -- $14 $R14 *l$index1[14] *L1E -- --
	.%line 899 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:932 0
	alu[*l$index1[14], --, B, $14]
.130 00A022F63C00 common_code
	.%operands 264 1 0 -- -- $15 $R15 *l$index1[15] *L1F -- --
	.%line 899 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:932 0
	alu[*l$index1[15], --, B, $15]
.%import_expr common_code 131 <27:20:8,17:10:0> _msix_cls_rx_enabled &v 0 + 0xffff &
.131 00F0415D0000 common_code
	.%operands 0 1 0 -- -- -- -- a0 A0 -- --
	.%line 899 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:909 0
	immed_w0[a0, @_msix_cls_rx_enabled]
.%import_expr common_code 132 <27:20:24,17:10:16> _msix_cls_rx_enabled &v 0 + 0xffff0000 &
.132 00F4400C0000 common_code
	.%operands 0 1 0 -- -- -- -- a0 A0 -- --
	.%line 899 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:909 0
	immed_w1[a0, @_msix_cls_rx_enabled]
.133 106012008000 common_code
	.%operands 2 2 0 a0 A0 -- 0 -- -- $0 $R0
	.%line 899 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:909 0
	cls[read_be, $0, a0, 0, 2], ctx_swap[s1]
.134 00A028660000 common_code
	.%operands 264 1 0 -- -- $0 $R0 n$6 N$6 -- --
	.%line 899 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:909 0
	alu[n$6, --, B, $0]
.135 00A028760400 common_code
	.%operands 264 1 0 -- -- $1 $R1 n$7 N$7 -- --
	.%line 899 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:909 0
	alu[n$7, --, B, $1]
.%import_expr common_code 136 <27:20:8,17:10:0> _msix_cls_tx_enabled &v 0 + 0xffff &
.136 00F0415C8000 common_code
	.%operands 0 1 0 -- -- -- -- a0 A0 -- --
	.%line 899 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:909 0
	immed_w0[a0, @_msix_cls_tx_enabled]
.%import_expr common_code 137 <27:20:24,17:10:16> _msix_cls_tx_enabled &v 0 + 0xffff0000 &
.137 00F4400C0000 common_code
	.%operands 0 1 0 -- -- -- -- a0 A0 -- --
	.%line 899 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:909 0
	immed_w1[a0, @_msix_cls_tx_enabled]
.138 106012008000 common_code
	.%operands 2 2 0 a0 A0 -- 0 -- -- $0 $R0
	.%line 899 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:909 0
	cls[read_be, $0, a0, 0, 2], ctx_swap[s1]
.139 00A028860000 common_code
	.%operands 264 1 0 -- -- $0 $R0 n$8 N$8 -- --
	.%line 899 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:909 0
	alu[n$8, --, B, $0]
.140 00A028960400 common_code
	.%operands 264 1 0 -- -- $1 $R1 n$9 N$9 -- --
	.%line 899 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:909 0
	alu[n$9, --, B, $1]
.141 00B0000A1C00 common_code
	.%operands 264 1 0 -- -- n$7 N$7 b0 B0 -- --
	.%line 899 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:909 0
	alu[b0, --, B, n$7]
.142 00A0000A1800 common_code
	.%operands 264 1 0 -- -- n$6 N$6 a0 A0 -- --
	.%line 899 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:909 0
	alu[a0, --, B, n$6]
.143 00A468100281 common_code
	.%operands 8 1 0 b0 B0 n$1 N$1 n$1 N$1 -- --
	.%line 899 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:909 0
	alu[n$1, b0, AND, n$1]
.144 00A4280A0000 common_code
	.%operands 8 1 0 a0 A0 n$0 N$0 n$0 N$0 -- --
	.%line 899 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:909 0
	alu[n$0, a0, AND, n$0]
.145 00A0000A2000 common_code
	.%operands 264 1 0 -- -- n$8 N$8 a0 A0 -- --
	.%line 899 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:909 0
	alu[a0, --, B, n$8]
.146 00B0000A2400 common_code
	.%operands 264 1 0 -- -- n$9 N$9 b0 B0 -- --
	.%line 899 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:909 0
	alu[b0, --, B, n$9]
.147 00A468300283 common_code
	.%operands 8 1 0 b0 B0 n$3 N$3 n$3 N$3 -- --
	.%line 899 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:909 0
	alu[n$3, b0, AND, n$3]
.148 00A4282A0800 common_code
	.%operands 8 1 0 a0 A0 n$2 N$2 n$2 N$2 -- --
	.%line 899 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:909 0
	alu[n$2, a0, AND, n$2]
.149 00FC10ADE378 common_code
	.%operands 0 1 0 -- 120 -- -- -- -- -- --
	.%line 899 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:934 0
	local_csr_wr[same_me_signal, 120]
.150 00B0001A1800 common_code
	.%operands 264 1 0 -- -- n$6 N$6 b1 B1 -- --
	.%line 906 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:908 0
/******/          enabled = msix_rx_enabled;
l_494#:
	alu[b1, --, B, n$6]
.151 00A0001A1C00 common_code
	.%operands 264 1 0 -- -- n$7 N$7 a1 A1 -- --
	.%line 906 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:908 0
	alu[a1, --, B, n$7]
.152 00AA30000401 common_code
	.%operands 8 1 0 a1 A1 b1 B1 -- -- -- --
	.%line 907 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:908 0
/******/          while (enabled) {
	alu[--, a1, OR, b1]
.%import_expr common_code 153 <40:40:13,34:22:0> &bp 362 +
.153 00D85A808120 common_code
	.%operands 16 1 0 -- -- -- -- -- -- -- --
	.%line 907 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:908 0 362
	beq[l_935#]
.154 00A070000001 common_code
	.%operands 264 1 0 -- -- a1 A1 -- -- -- --
	.%line 908 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:935 0
/******/              qnum = ffs64(enabled);
l_496#:
	alu[--, --, B, a1]
.%import_expr common_code 155 <40:40:13,34:22:0> &bp 159 +
.155 00D827D08120 common_code
	.%operands 16 1 1 -- -- -- -- -- -- -- --
	.%line 908 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:935 1 159
	beq[l_505#], defer[1]
.156 00F000001300 common_code
	.%operands 0 1 0 -- 0 -- -- b4 B4 -- --
	.%line 909 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 0 fiid:908 0
/******/              qmask = 1ull << qnum;
	immed[b4, 0, <<0]
.%import_expr common_code 157 <40:40:13,34:22:0> &bp 165 +
.157 00D829508038 common_code
	.%operands 0 1 1 -- -- -- -- -- -- -- --
	.%line 908 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:935 1 165
/******/              qnum = ffs64(enabled);
	br[l_512#], defer[1]
.158 00B7400C0001 common_code
	.%operands 8 1 0 a1 A1 -- -- b0 B0 -- --
	.%line 908 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 0 fiid:936 0
	ffs[b0, a1]
.159 00A030000400 common_code
	.%operands 264 1 0 -- -- b1 B1 -- -- -- --
	.%line 908 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:935 0
l_505#:
	alu[--, --, B, b1]
.%import_expr common_code 160 <40:40:13,34:22:0> &bp 164 +
.160 00D829008120 common_code
	.%operands 16 1 0 -- -- -- -- -- -- -- --
	.%line 908 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:935 0 164
	beq[l_511#]
.%import_expr common_code 161 <40:40:13,34:22:0> &bp 165 +
.161 00D829608038 common_code
	.%operands 0 1 2 -- -- -- -- -- -- -- --
	.%line 908 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:935 2 165
	br[l_512#], defer[2]
.162 00A700000700 common_code
	.%operands 8 1 0 b1 B1 -- -- a0 A0 -- --
	.%line 908 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 0 fiid:937 1
	ffs[a0, b1]
.163 00B0800C8000 common_code
	.%operands 8 1 0 a0 A0 -- 32 b0 B0 -- --
	.%line 908 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 0 fiid:935 0
	alu[b0, a0, +, 32]
.164 00F080000300 common_code
	.%operands 0 1 0 -- -1 -- 0 b0 B0 -- --
	.%line 908 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:935 0
l_511#:
	immed[b0, -1, 0]
.165 00BA40500300 common_code
	.%operands 8 1 0 b0 B0 -- 0 b5 B5 -- --
	.%line 909 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:908 0
/******/              qmask = 1ull << qnum;
l_512#:
	alu[b5, b0, OR, 0]
.%import_expr common_code 166 <40:40:13,34:22:0> &bp 1254 +
.166 00D939A08038 common_code
	.%operands 0 1 2 -- -- -- -- -- -- -- --
	.%line 909 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:908 2 1254
	br[__shl_64#], defer[2]
.167 00F0000C0400 common_code
	.%operands 0 1 0 -- 1 -- -- a0 A0 -- --
	.%line 909 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 0 fiid:908 1
	immed[a0, 1, <<0]
.%import_expr common_code 168 <27:20:8,17:10:0> &bp 169 +
.168 00F0000EA409 common_code
	.%operands 0 1 0 -- -- -- -- a9 A9 -- --
	.%line 909 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 0 fiid:908 0
	load_addr[a9, l_10201#]
.169 008BC0000224 common_code
	.%operands 8 1 0 -- 4 b0 B0 a0 A0 -- --
	.%line 913 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:938 0
/******/              count = msix_get_rx_queue_cnt(pcie_isl, qnum);
l_10201#:
	alu_shf[a0, 4, OR, b0, <<4]
.170 0091E0300200 common_code
	.%operands 264 1 0 -- -- b0 B0 b3 B3 -- --
	.%line 913 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:908 0
	alu_shf[b3, --, B, b0, <<2]
.171 00B200901400 common_code
	.%operands 264 1 0 -- -- b5 B5 b9 B9 -- --
	.%line 910 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:908 0
/******/              enabled &= ~qmask;
	alu[b9, --, ~B, b5]
.172 00A200401300 common_code
	.%operands 264 1 0 -- 0 b4 B4 a4 A4 -- --
	.%line 910 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:908 0
	alu[a4, 0, ~B, b4]
.173 044310002E00 common_code
	.%operands 2 1 2 b11 B11 a0 A0 -- -- $0 $R0
	.%line 913 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:938 2
/******/              count = msix_get_rx_queue_cnt(pcie_isl, qnum);
	mem[atomic_read, $0, b11, <<8, a0, 1], ctx_swap[s1], defer[2]
.174 00A400102401 common_code
	.%operands 8 1 0 a1 A1 b9 B9 a1 A1 -- --
	.%line 910 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 0 fiid:908 1
/******/              enabled &= ~qmask;
	alu[a1, a1, AND, b9]
.175 00B440100404 common_code
	.%operands 8 1 0 b1 B1 a4 A4 b1 B1 -- --
	.%line 910 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 0 fiid:908 0
	alu[b1, b1, AND, a4]
.176 00A0C0000CEF common_code
	.%operands 8 1 0 b3 B3 @a111 @A111 a0 A0 -- --
	.%line 914 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:908 0
/******/              if (count != msix_prev_rx_cnt[pcie_isl][qnum]) {
	alu[a0, b3, +, @a111]
.177 00FC066C0000 common_code
	.%operands 0 1 0 a0 A0 -- -- -- -- -- --
	.%line 914 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:908 0
	local_csr_wr[active_lm_addr_0, a0]
.178 00F0000C0300 common_code
	.%operands 0 1 0 -- -- -- -- -- -- -- --
	.%line 914 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:908 0
	nop
.179 00F0000C0300 common_code
	.%operands 0 1 0 -- -- -- -- -- -- -- --
	.%line 914 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:908 0
	nop
.180 00F0000C0300 common_code
	.%operands 0 1 0 -- -- -- -- -- -- -- --
	.%line 914 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:908 0
	nop
.181 00AAB0060200 common_code
	.%operands 8 1 0 *l$index0 *L00 $0 $R0 -- -- -- --
	.%line 914 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:908 0
	alu[--, *l$index0, -, $0]
.%import_expr common_code 182 <40:40:13,34:22:0> &bp 360 +
.182 00D85A108120 common_code
	.%operands 16 1 1 -- -- -- -- -- -- -- --
	.%line 914 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:908 1 360
	beq[l_933#], defer[1]
.183 00A000260000 common_code
	.%operands 264 1 0 -- -- $0 $R0 a2 A2 -- --
	.%line 913 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 0 fiid:908 0
/******/              count = msix_get_rx_queue_cnt(pcie_isl, qnum);
	alu[a2, --, B, $0]
.184 00AA80580002 common_code
	.%operands 8 1 0 a2 A2 *l$index0 *L00 a5 A5 -- --
	.%line 916 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:939 0
/******/                  newpkts = msix_update_packet_count(pcie_isl, qnum, 1, count);
	alu[a5, a2, -, *l$index0]
.185 00A060000002 common_code
	.%operands 264 1 0 -- -- a2 A2 *l$index0 *L00 -- --
	.%line 916 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:939 0
	alu[*l$index0, --, B, a2]
.186 00FC0C000000 common_code
	.%operands 0 1 0 -- -- -- -- -- -- -- --
	.%line 919 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:944 1
/******/                  ret = msix_send_q_irq(pcie_isl, qnum, 1, newpkts);
	local_csr_rd[timestamp_low]
.187 00F0000C0002 common_code
	.%operands 0 1 0 -- 0 -- -- a2 A2 -- --
	.%line 919 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 0 fiid:944 0
	immed[a2, 0, <<0]
.188 00BA402C0002 common_code
	.%operands 8 1 0 -- 0 a2 A2 b2 B2 -- --
	.%line 919 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:941 0
	alu[b2, 0, OR, a2]
.189 0091D0800200 common_code
	.%operands 264 1 0 -- -- b0 B0 b8 B8 -- --
	.%line 919 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:941 0
	alu_shf[b8, --, B, b0, <<3]
.%import_expr common_code 190 <27:20:8,17:10:0> _msix_rx_irqc_state &v 0 + 0xffff &
.190 00F041FE8000 common_code
	.%operands 0 1 0 a0 A0 -- -- a0 A0 -- --
	.%line 919 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:940 0
	immed_w0[a0, @_msix_rx_irqc_state]
.%import_expr common_code 191 <27:20:24,17:10:16> _msix_rx_irqc_state &v 0 + 0xffff0000 &
.191 00F4400C0000 common_code
	.%operands 0 1 0 a0 A0 -- -- a0 A0 -- --
	.%line 919 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:940 0
	immed_w1[a0, @_msix_rx_irqc_state]
.192 00A0C0702000 common_code
	.%operands 8 1 0 b8 B8 a0 A0 a7 A7 -- --
	.%line 919 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:940 0
	alu[a7, b8, +, a0]
.193 106010008007 common_code
	.%operands 2 1 0 a7 A7 -- 0 -- -- $0 $R0
	.%line 919 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:941 0
	cls[read_be, $0, a7, 0, 1], ctx_swap[s1]
.194 00A000260000 common_code
	.%operands 264 1 0 -- -- $0 $R0 a2 A2 -- --
	.%line 919 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:941 0
	alu[a2, --, B, $0]
.%import_expr common_code 195 <27:20:8,17:10:0> _msix_rx_irqc_state &v 4 + 0xffff &
.195 00F041FE9000 common_code
	.%operands 0 1 0 a0 A0 -- -- a0 A0 -- --
	.%line 919 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:940 0
	immed_w0[a0, @_msix_rx_irqc_state+4]
.%import_expr common_code 196 <27:20:24,17:10:16> _msix_rx_irqc_state &v 4 + 0xffff0000 &
.196 00F4400C0000 common_code
	.%operands 0 1 0 a0 A0 -- -- a0 A0 -- --
	.%line 919 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:940 0
	immed_w1[a0, @_msix_rx_irqc_state+4]
.197 00A0C0602000 common_code
	.%operands 8 1 0 b8 B8 a0 A0 a6 A6 -- --
	.%line 919 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:940 0
	alu[a6, b8, +, a0]
.198 106010008006 common_code
	.%operands 2 1 0 a6 A6 -- 0 -- -- $0 $R0
	.%line 919 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:941 0
	cls[read_be, $0, a6, 0, 1], ctx_swap[s1]
.199 106110008206 common_code
	.%operands 1 1 2 a6 A6 -- 0 -- -- $0 $W0
	.%line 919 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:941 2
	cls[write_be, $0, a6, 0, 1], ctx_swap[s1], defer[2]
.200 00A080060005 common_code
	.%operands 8 1 0 a5 A5 $0 $R0 a0 A0 -- --
	.%line 919 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 0 fiid:941 1
	alu[a0, a5, +, $0]
.201 00A058000000 common_code
	.%operands 264 1 0 -- -- a0 A0 $0 $W0 -- --
	.%line 919 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 0 fiid:941 0
	alu[$0, --, B, a0]
.202 00A070000002 common_code
	.%operands 264 1 0 -- -- a2 A2 -- -- -- --
	.%line 919 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:941 0
	alu[--, --, B, a2]
.%import_expr common_code 203 <40:40:13,34:22:0> &bp 207 +
.203 00D833C08121 common_code
	.%operands 16 1 0 -- -- -- -- -- -- -- --
	.%line 919 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:941 0 207
	bne[l_559#]
.204 106110008207 common_code
	.%operands 1 1 2 a7 A7 -- 0 -- -- $0 $W0
	.%line 919 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:941 2
	cls[write_be, $0, a7, 0, 1], ctx_swap[s1], defer[2]
.205 00A018000800 common_code
	.%operands 264 1 0 -- -- b2 B2 $0 $W0 -- --
	.%line 919 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 0 fiid:941 1
	alu[$0, --, B, b2]
.206 00A000200800 common_code
	.%operands 264 1 0 -- -- b2 B2 a2 A2 -- --
	.%line 919 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 0 fiid:941 0
	alu[a2, --, B, b2]
.%import_expr common_code 207 <27:20:8,17:10:0> _msix_rx_irqc_cfg &v 0 + 0xffff &
.207 00F0411C8005 common_code
	.%operands 0 1 0 a5 A5 -- -- a5 A5 -- --
	.%line 919 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:940 0
l_559#:
	immed_w0[a5, @_msix_rx_irqc_cfg]
.%import_expr common_code 208 <27:20:24,17:10:16> _msix_rx_irqc_cfg &v 0 + 0xffff0000 &
.208 00F4400C0005 common_code
	.%operands 0 1 0 a5 A5 -- -- a5 A5 -- --
	.%line 919 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:940 0
	immed_w1[a5, @_msix_rx_irqc_cfg]
.209 00B0C0300C05 common_code
	.%operands 8 1 0 b3 B3 a5 A5 b3 B3 -- --
	.%line 919 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:940 0
	alu[b3, b3, +, a5]
.210 106010000D20 common_code
	.%operands 2 1 1 b3 B3 -- 0 -- -- $0 $R0
	.%line 919 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:940 1
	cls[read_be, $0, b3, 0, 1], ctx_swap[s1], defer[1]
.211 00AAC0200802 common_code
	.%operands 8 1 0 b2 B2 a2 A2 a2 A2 -- --
	.%line 919 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 0 fiid:941 0
	alu[a2, b2, -, a2]
.212 00C403181880 common_code
	.%operands 8 1 0 $0 $R0 -- -- b6 B6 -- --
	.%line 919 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:941 0
	ld_field_w_clr[b6, 0011, $0, <<0], load_cc
.%import_expr common_code 213 <40:40:13,34:22:0> &bp 220 +
.213 00D837108120 common_code
	.%operands 16 1 1 -- -- -- -- -- -- -- --
	.%line 919 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:941 1 220
	beq[l_563#], defer[1]
.214 009100320100 common_code
	.%operands 264 1 0 -- -- $0 $R0 b3 B3 -- --
	.%line 919 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 0 fiid:941 0
	alu_shf[b3, --, B, $0, >>16]
.215 00AAB0001802 common_code
	.%operands 8 1 0 a2 A2 b6 B6 -- -- -- --
	.%line 919 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:941 0
	alu[--, a2, -, b6]
.%import_expr common_code 216 <40:40:13,34:22:0> &bp 226 +
.216 00D838808124 common_code
	.%operands 16 1 0 -- -- -- -- -- -- -- --
	.%line 919 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:941 0 226
	bhs[l_569#]
.217 00A030000C00 common_code
	.%operands 264 1 0 -- -- b3 B3 -- -- -- --
	.%line 919 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:941 0
	alu[--, --, B, b3]
.%import_expr common_code 218 <40:40:13,34:22:0> &bp 250 +
.218 00D83E808120 common_code
	.%operands 16 1 0 -- -- -- -- -- -- -- --
	.%line 919 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:941 0 250
	beq[l_10192#]
.%import_expr common_code 219 <40:40:13,34:22:0> &bp 222 +
.219 00D837808038 common_code
	.%operands 0 1 0 -- -- -- -- -- -- -- --
	.%line 919 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:941 0 222
	br[l_564#]
.220 00A030000C00 common_code
	.%operands 264 1 0 -- -- b3 B3 -- -- -- --
	.%line 919 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:941 0
l_563#:
	alu[--, --, B, b3]
.%import_expr common_code 221 <40:40:13,34:22:0> &bp 226 +
.221 00D838808120 common_code
	.%operands 16 1 0 -- -- -- -- -- -- -- --
	.%line 919 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:941 0 226
	beq[l_569#]
.222 00AAB0000C00 common_code
	.%operands 8 1 0 a0 A0 b3 B3 -- -- -- --
	.%line 919 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:941 0
l_564#:
	alu[--, a0, -, b3]
.%import_expr common_code 223 <40:40:13,34:22:0> &bp 226 +
.223 00D838808124 common_code
	.%operands 16 1 0 -- -- -- -- -- -- -- --
	.%line 919 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:941 0 226
	bhs[l_569#]
.224 00A030001800 common_code
	.%operands 264 1 0 -- -- b6 B6 -- -- -- --
	.%line 919 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:941 0
	alu[--, --, B, b6]
.%import_expr common_code 225 <40:40:13,34:22:0> &bp 250 +
.225 00D83E808121 common_code
	.%operands 16 1 0 -- -- -- -- -- -- -- --
	.%line 919 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:941 0 250
	bne[l_10192#]
.226 00FC06E00300 common_code
	.%operands 0 1 0 b0 B0 -- -- -- -- -- --
	.%line 919 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:940 0
l_569#:
	local_csr_wr[active_lm_addr_1, b0]
.227 00A440000303 common_code
	.%operands 8 1 0 b0 B0 -- 3 a0 A0 -- --
	.%line 919 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:940 0
	alu[a0, b0, AND, 3]
.228 00AAC00C0C00 common_code
	.%operands 8 1 0 -- 3 a0 A0 a0 A0 -- --
	.%line 919 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:940 0
	alu[a0, 3, -, a0]
.229 0081D0080200 common_code
	.%operands 264 1 0 -- -- a0 A0 a0 A0 -- --
	.%line 919 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:940 0
	alu_shf[a0, --, B, a0, <<3]
.230 00AA300C0000 common_code
	.%operands 8 1 0 a0 A0 -- 0 -- -- -- --
	.%line 919 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:940 1
	alu[--, a0, OR, 0]
.231 009000216100 common_code
	.%operands 296 1 0 -- -- *l$index1 *L10 b2 B2 -- --
	.%line 919 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 0 fiid:940 0
	alu_shf[b2, --, B, *l$index1, >>indirect]
.232 00A400801685 common_code
	.%operands 8 1 0 n$5 N$5 b5 B5 a8 A8 -- --
	.%line 919 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:940 0
	alu[a8, n$5, AND, b5]
.%import_expr common_code 233 <40:40:13,34:22:0> &bp 254 +
.233 00D83F908121 common_code
	.%operands 16 1 1 -- -- -- -- -- -- -- --
	.%line 919 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:940 1 254
	bne[l_698#], defer[1]
.234 00C001100802 common_code
	.%operands 0 1 0 b2 B2 -- -- a2 A2 -- --
	.%line 919 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 0 fiid:940 0
	ld_field_w_clr[a2, 0001, b2, <<0]
.235 00F00023FF00 common_code
	.%operands 0 1 0 -- 512 -- -- @b127 @B127 -- --
	.%line 919 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:940 0
	immed[@b127, 512, <<0]
.236 00FC0963FF00 common_code
	.%operands 0 1 0 @b127 @B127 -- -- -- -- -- --
	.%line 919 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:940 0
	local_csr_wr[active_lm_addr_2, @b127]
.237 009110200200 common_code
	.%operands 264 1 0 -- -- b0 B0 b2 B2 -- --
	.%line 919 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:940 0
	alu_shf[b2, --, B, b0, <<15]
.238 00AA40000B00 common_code
	.%operands 8 1 0 b2 B2 -- 0 a0 A0 -- --
	.%line 919 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:940 1
	alu[a0, b2, OR, 0]
.239 009DF0200900 common_code
	.%operands 136 1 0 b2 B2 -- -- b2 B2 -- --
	.%line 919 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 0 fiid:940 0
	asr[b2, b2, >>31]
.240 04A080080400 common_code
	.%operands 8 1 0 a0 A0 *l$index2[1] *L21 a0 A0 -- --
	.%line 919 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:940 0
	alu[a0, a0, +, *l$index2[1]]
.241 04B8C0300A00 common_code
	.%operands 24 1 0 b2 B2 *l$index2 *L20 b3 B3 -- --
	.%line 919 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:940 0
	alu[b3, b2, +carry, *l$index2]
.242 009B60208E02 common_code
	.%operands 8 1 0 a2 A2 -- 3 b2 B2 -- --
	.%line 919 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:940 0
	alu_shf[b2, a2, OR, 3, <<10]
.243 00A0C0000800 common_code
	.%operands 8 1 0 b2 B2 a0 A0 a0 A0 -- --
	.%line 919 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:940 0
	alu[a0, b2, +, a0]
.244 00B880300F00 common_code
	.%operands 24 1 0 -- 0 b3 B3 b3 B3 -- --
	.%line 919 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:940 0
	alu[b3, 0, +carry, b3]
.245 009080280F00 common_code
	.%operands 8 1 0 b3 B3 a0 A0 b2 B2 -- --
	.%line 919 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:946 0
	dbl_shf[b2, b3, a0, >>8]
.246 0094802C0AFF common_code
	.%operands 8 1 0 b2 B2 -- 255 b2 B2 -- --
	.%line 919 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:946 0
	alu_shf[b2, b2, AND, 255, <<24]
.247 045C10040800 common_code
	.%operands 2 1 0 b2 B2 a0 A0 -- -- $0 $R0
	.%line 919 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:946 0
	mem[read32_le, $0, b2, <<8, a0, 1], ctx_swap[s1]
.248 00C401180C80 common_code
	.%operands 8 1 0 $0 $R0 -- -- b3 B3 -- --
	.%line 919 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:940 0
	ld_field_w_clr[b3, 0001, $0, <<0], load_cc
.%import_expr common_code 249 <40:40:13,34:22:0> &bp 252 +
.249 00D83F008120 common_code
	.%operands 16 1 0 -- -- -- -- -- -- -- --
	.%line 919 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:940 0 252
	beq[l_639#]
.%import_expr common_code 250 <40:40:13,34:22:0> &bp 334 +
.250 00D853908038 common_code
	.%operands 0 1 1 -- -- -- -- -- -- -- --
	.%line 919 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:940 1 334
l_10192#:
	br[l_927#], defer[1]
.251 00F000000F01 common_code
	.%operands 0 1 0 -- 1 -- -- b3 B3 -- --
	.%line 919 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 0 fiid:940 0
	immed[b3, 1, <<0]
.252 044210040900 common_code
	.%operands 1 1 1 b2 B2 a0 A0 -- -- $0 $W0
	.%line 919 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:948 1
l_639#:
	mem[write8_le, $0, b2, <<8, a0, 1], ctx_swap[s1], defer[1]
.253 00F0000C0580 common_code
	.%operands 0 1 0 -- 1 -- -- $0 $W0 -- --
	.%line 919 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 0 fiid:940 0
	immed[$0, 1, <<0]
.254 00F00023FF00 common_code
	.%operands 0 1 0 -- 512 -- -- @b127 @B127 -- --
	.%line 919 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:953 0
l_698#:
	immed[@b127, 512, <<0]
.255 00FC0963FF00 common_code
	.%operands 0 1 0 @b127 @B127 -- -- -- -- -- --
	.%line 919 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:953 0
	local_csr_wr[active_lm_addr_2, @b127]
.256 00F000000F01 common_code
	.%operands 0 1 0 -- 1 -- -- b3 B3 -- --
	.%line 919 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:953 0
	immed[b3, 1, <<0]
.257 008110000200 common_code
	.%operands 264 1 0 -- -- b0 B0 a0 A0 -- --
	.%line 919 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:953 0
	alu_shf[a0, --, B, b0, <<15]
.258 00F0000C0300 common_code
	.%operands 0 1 0 -- -- -- -- -- -- -- --
	.%line 919 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:953 0
	nop
.259 04A080080400 common_code
	.%operands 8 1 0 a0 A0 *l$index2[1] *L21 a0 A0 -- --
	.%line 919 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:953 0
	alu[a0, a0, +, *l$index2[1]]
.260 04A880580300 common_code
	.%operands 24 1 0 -- 0 *l$index2 *L20 a5 A5 -- --
	.%line 919 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:953 0
	alu[a5, 0, +carry, *l$index2]
.261 00A08003BC00 common_code
	.%operands 8 1 0 a0 A0 @b111 @B111 a0 A0 -- --
	.%line 919 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:953 0
	alu[a0, a0, +, @b111]
.262 00A8805C0005 common_code
	.%operands 24 1 0 a5 A5 -- 0 a5 A5 -- --
	.%line 919 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:953 0
	alu[a5, a5, +carry, 0]
.263 0091C0280202 common_code
	.%operands 264 1 0 -- -- a2 A2 b2 B2 -- --
	.%line 919 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:940 0
	alu_shf[b2, --, B, a2, <<4]
.264 00A080000800 common_code
	.%operands 8 1 0 a0 A0 b2 B2 a0 A0 -- --
	.%line 919 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:953 0
	alu[a0, a0, +, b2]
.265 00B8806C0005 common_code
	.%operands 24 1 0 a5 A5 -- 0 b6 B6 -- --
	.%line 919 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:953 0
	alu[b6, a5, +carry, 0]
.266 009080281B00 common_code
	.%operands 8 1 0 b6 B6 a0 A0 b2 B2 -- --
	.%line 919 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:955 0
	dbl_shf[b2, b6, a0, >>8]
.267 0094802C0AFF common_code
	.%operands 8 1 0 b2 B2 -- 255 b2 B2 -- --
	.%line 919 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:955 0
	alu_shf[b2, b2, AND, 255, <<24]
.268 0081C207E200 common_code
	.%operands 264 1 0 -- -- -- 248 -- -- -- --
	.%line 919 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:955 1
	alu_shf[--, --, B, 248, <<4]
.269 06431E040800 common_code
	.%operands 6 1 0 b2 B2 a0 A0 -- -- $0 $R0
	.%line 919 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 0 fiid:955 0
	mem[read8, $0, b2, <<8, a0, 16], ctx_swap[s1], indirect_ref
.270 00B000760000 common_code
	.%operands 264 1 0 -- -- $0 $R0 b7 B7 -- --
	.%line 919 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:953 0
	alu[b7, --, B, $0]
.%import_expr common_code 271 <40:40:13,34:22:0> &bp 305 +
.271 00D04C748483 common_code
	.%operands 0 1 3 -- -- $3 $R3 -- -- -- --
	.%line 919 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:953 3 305
	br_bset[$3, 0, l_921#], defer[3]
.272 00A000260400 common_code
	.%operands 264 1 0 -- -- $1 $R1 a2 A2 -- --
	.%line 919 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 0 fiid:953 2
	alu[a2, --, B, $1]
.273 00A000A60800 common_code
	.%operands 264 1 0 -- -- $2 $R2 a10 A10 -- --
	.%line 919 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 0 fiid:953 1
	alu[a10, --, B, $2]
.274 00A000960C00 common_code
	.%operands 264 1 0 -- -- $3 $R3 a9 A9 -- --
	.%line 919 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 0 fiid:953 0
	alu[a9, --, B, $3]
.275 00B0C0300340 common_code
	.%operands 8 1 0 b0 B0 -- 64 b3 B3 -- --
	.%line 919 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:953 0
	alu[b3, b0, +, 64]
.276 0091B0201F02 common_code
	.%operands 8 1 0 a2 A2 b7 B7 b2 B2 -- --
	.%line 919 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:956 0
	dbl_shf[b2, a2, b7, >>27]
.277 00F00FFFFC05 common_code
	.%operands 0 1 0 -- 65535 -- -- a5 A5 -- --
	.%line 919 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:956 0
	immed[a5, 65535, <<0]
.278 00F4400C7C05 common_code
	.%operands 0 1 0 a5 A5 -- 31 a5 A5 -- --
	.%line 919 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:956 0
	immed_w1[a5, 31]
.279 00B440200805 common_code
	.%operands 8 1 0 b2 B2 a5 A5 b2 B2 -- --
	.%line 919 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:956 0
	alu[b2, b2, AND, a5]
.280 009A30280A21 common_code
	.%operands 8 1 0 b2 B2 -- 1 b2 B2 -- --
	.%line 919 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:956 0
	alu_shf[b2, b2, OR, 1, <<29]
.281 00C001100C05 common_code
	.%operands 0 1 0 b3 B3 -- -- a5 A5 -- --
	.%line 919 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:956 0
	ld_field_w_clr[a5, 0001, b3, <<0]
.282 009AB0280A05 common_code
	.%operands 8 1 0 b2 B2 a5 A5 b2 B2 -- --
	.%line 919 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:956 0
	alu_shf[b2, b2, OR, a5, <<21]
.283 04AAB0000A08 common_code
	.%operands 8 1 0 *l$index2[8] *L28 b2 B2 -- -- -- --
	.%line 919 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:953 0
	alu[--, *l$index2[8], -, b2]
.%import_expr common_code 284 <40:40:13,34:22:0> &bp 293 +
.284 00D849708120 common_code
	.%operands 16 1 3 -- -- -- -- -- -- -- --
	.%line 919 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:953 3 293
	beq[l_798#], defer[3]
.285 00A4002C1C02 common_code
	.%operands 8 1 0 a2 A2 -- 7 a2 A2 -- --
	.%line 919 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 0 fiid:958 2
	alu[a2, a2, AND, 7]
.286 008080280202 common_code
	.%operands 264 1 0 -- -- a2 A2 a2 A2 -- --
	.%line 919 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 0 fiid:958 1
	alu_shf[a2, --, B, a2, <<24]
.287 00F000000F00 common_code
	.%operands 0 1 0 -- 0 -- -- b3 B3 -- --
	.%line 919 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 0 fiid:953 0
	immed[b3, 0, <<0]
.288 00A018000800 common_code
	.%operands 264 1 0 -- -- b2 B2 $0 $W0 -- --
	.%line 919 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:957 0
	alu[$0, --, B, b2]
.289 000F20002B20 common_code
	.%operands 1 1 0 -- 0 b10 B10 -- -- $0 $W0
	.%line 919 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:957 0
	pcie[write_pci, $0, 0, <<8, b10, 1], sig_done[s2]
.290 000E10002B20 common_code
	.%operands 2 1 0 -- 0 b10 B10 -- -- $0 $R0
	.%line 919 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:957 0
	pcie[read_pci, $0, 0, <<8, b10, 1], sig_done[s1]
.291 00E000000006 common_code
	.%operands 0 1 0 -- -- -- -- -- -- -- --
	.%line 919 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:957 0
	ctx_arb[s1, s2], all
.292 08A020800800 common_code
	.%operands 264 1 0 -- -- b2 B2 *l$index2[8] *L28 -- --
	.%line 919 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:953 0
	alu[*l$index2[8], --, B, b2]
.293 00A05810000A common_code
	.%operands 264 1 0 -- -- a10 A10 $1 $W1 -- --
	.%line 919 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:953 0
l_798#:
	alu[$1, --, B, a10]
.294 000D20101F02 common_code
	.%operands 1 2 0 a2 A2 b7 B7 -- -- $1 $W1
	.%line 919 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:958 0
	pcie[write, $1, a2, <<8, b7, 1], sig_done[s2]
.295 00A070000008 common_code
	.%operands 264 1 0 -- -- a8 A8 -- -- -- --
	.%line 919 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:953 0
	alu[--, --, B, a8]
.%import_expr common_code 296 <40:40:13,34:22:0> &bp 304 +
.296 00D84C008120 common_code
	.%operands 16 1 0 -- -- -- -- -- -- -- --
	.%line 919 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:953 0 304
	beq[l_920#]
.297 00AA180C0409 common_code
	.%operands 8 1 0 a9 A9 -- 1 $0 $W0 -- --
	.%line 919 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:953 0
	alu[$0, a9, OR, 1]
.298 00A0800C3000 common_code
	.%operands 8 1 0 a0 A0 -- 12 a0 A0 -- --
	.%line 919 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:953 0
	alu[a0, a0, +, 12]
.299 00B8C0201B00 common_code
	.%operands 24 1 0 b6 B6 -- 0 b2 B2 -- --
	.%line 919 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:953 0
	alu[b2, b6, +carry, 0]
.300 008080280B00 common_code
	.%operands 8 1 0 b2 B2 a0 A0 a2 A2 -- --
	.%line 919 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:959 0
	dbl_shf[a2, b2, a0, >>8]
.301 00948027FE02 common_code
	.%operands 8 1 0 a2 A2 -- 255 b2 B2 -- --
	.%line 919 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:959 0
	alu_shf[b2, a2, AND, 255, <<24]
.302 044216000B00 common_code
	.%operands 1 1 0 b2 B2 a0 A0 -- -- $0 $W0
	.%line 919 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:959 0
	mem[write8, $0, b2, <<8, a0, 4], sig_done[s1]
.%import_expr common_code 303 <40:40:13,34:22:0> &bp 305 +
.303 00E04C440006 common_code
	.%operands 0 1 0 -- -- -- -- -- -- -- --
	.%line 919 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:953 0 305
	ctx_arb[s1, s2], all, br[l_921#]
.304 00E000000004 common_code
	.%operands 0 1 0 -- -- -- -- -- -- -- --
	.%line 919 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:953 0
l_920#:
	ctx_arb[s2], all
.305 00A030000C00 common_code
	.%operands 264 1 0 -- -- b3 B3 -- -- -- --
	.%line 919 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:940 0
l_921#:
	alu[--, --, B, b3]
.%import_expr common_code 306 <40:40:13,34:22:0> &bp 334 +
.306 00D853808121 common_code
	.%operands 16 1 0 -- -- -- -- -- -- -- --
	.%line 919 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:940 0 334
	bne[l_927#]
.307 00FC09E00300 common_code
	.%operands 0 1 0 b0 B0 -- -- -- -- -- --
	.%line 919 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:960 0
	local_csr_wr[active_lm_addr_3, b0]
.308 106110008207 common_code
	.%operands 1 1 2 a7 A7 -- 0 -- -- $0 $W0
	.%line 919 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:960 2
	cls[write_be, $0, a7, 0, 1], ctx_swap[s1], defer[2]
.309 00F0000C0180 common_code
	.%operands 0 1 0 -- 0 -- -- $0 $W0 -- --
	.%line 919 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 0 fiid:960 1
	immed[$0, 0, <<0]
.310 00A440000303 common_code
	.%operands 8 1 0 b0 B0 -- 3 a0 A0 -- --
	.%line 919 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 0 fiid:960 0
	alu[a0, b0, AND, 3]
.311 106110008206 common_code
	.%operands 1 1 2 a6 A6 -- 0 -- -- $0 $W0
	.%line 919 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:940 2
	cls[write_be, $0, a6, 0, 1], ctx_swap[s1], defer[2]
.312 00F0000C0180 common_code
	.%operands 0 1 0 -- 0 -- -- $0 $W0 -- --
	.%line 919 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 0 fiid:940 1
	immed[$0, 0, <<0]
.313 00AAC00C0C00 common_code
	.%operands 8 1 0 -- 3 a0 A0 a0 A0 -- --
	.%line 919 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 0 fiid:960 0
	alu[a0, 3, -, a0]
.314 0081D0080200 common_code
	.%operands 264 1 0 -- -- a0 A0 a0 A0 -- --
	.%line 919 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:960 0
	alu_shf[a0, --, B, a0, <<3]
.315 00AA300C0000 common_code
	.%operands 8 1 0 a0 A0 -- 0 -- -- -- --
	.%line 919 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:960 1
	alu[--, a0, OR, 0]
.316 048000016100 common_code
	.%operands 296 1 0 -- -- *l$index3 *L30 a0 A0 -- --
	.%line 919 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 0 fiid:960 0
	alu_shf[a0, --, B, *l$index3, >>indirect]
.317 00C001180800 common_code
	.%operands 0 1 0 a0 A0 -- -- b2 B2 -- --
	.%line 919 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:960 0
	ld_field_w_clr[b2, 0001, a0, <<0]
.318 00A0C00000FF common_code
	.%operands 8 1 0 b0 B0 @a127 @A127 a0 A0 -- --
	.%line 919 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:960 0
	alu[a0, b0, +, @a127]
.319 00FC066C0000 common_code
	.%operands 0 1 0 a0 A0 -- -- -- -- -- --
	.%line 919 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:960 0
	local_csr_wr[active_lm_addr_0, a0]
.320 00A4000C0C00 common_code
	.%operands 8 1 0 a0 A0 -- 3 a0 A0 -- --
	.%line 919 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:960 0
	alu[a0, a0, AND, 3]
.321 00AAC00C0C00 common_code
	.%operands 8 1 0 -- 3 a0 A0 a0 A0 -- --
	.%line 919 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:960 0
	alu[a0, 3, -, a0]
.322 0081D0080200 common_code
	.%operands 264 1 0 -- -- a0 A0 a0 A0 -- --
	.%line 919 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:960 0
	alu_shf[a0, --, B, a0, <<3]
.323 00AA300C0000 common_code
	.%operands 8 1 0 a0 A0 -- 0 -- -- -- --
	.%line 919 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:960 1
	alu[--, a0, OR, 0]
.324 009000614100 common_code
	.%operands 296 1 0 -- -- *l$index0 *L00 b6 B6 -- --
	.%line 919 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 0 fiid:960 0
	alu_shf[b6, --, B, *l$index0, >>indirect]
.325 00C001101800 common_code
	.%operands 0 1 0 b6 B6 -- -- a0 A0 -- --
	.%line 919 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:960 0
	ld_field_w_clr[a0, 0001, b6, <<0]
.326 00AAF0000800 common_code
	.%operands 8 1 0 b2 B2 a0 A0 -- -- -- --
	.%line 919 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:960 0
	alu[--, b2, -, a0]
.%import_expr common_code 327 <40:40:13,34:22:0> &bp 334 +
.327 00D853808121 common_code
	.%operands 16 1 0 -- -- -- -- -- -- -- --
	.%line 919 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:960 0 334
	bne[l_927#]
.%import_expr common_code 328 <27:20:8,17:10:0> _msix_tx_irqc_state &v 0 + 0xffff &
.328 00F0417E0000 common_code
	.%operands 0 1 0 a0 A0 -- -- a0 A0 -- --
	.%line 919 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:960 0
	immed_w0[a0, @_msix_tx_irqc_state]
.%import_expr common_code 329 <27:20:24,17:10:16> _msix_tx_irqc_state &v 0 + 0xffff0000 &
.329 00F4400C0000 common_code
	.%operands 0 1 0 a0 A0 -- -- a0 A0 -- --
	.%line 919 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:960 0
	immed_w1[a0, @_msix_tx_irqc_state]
.330 00A0C0002000 common_code
	.%operands 8 1 0 b8 B8 a0 A0 a0 A0 -- --
	.%line 919 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:960 0
	alu[a0, b8, +, a0]
.331 106112008200 common_code
	.%operands 1 2 2 a0 A0 -- 0 -- -- $0 $W0
	.%line 919 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:960 2
	cls[write_be, $0, a0, 0, 2], ctx_swap[s1], defer[2]
.332 00F0000C0180 common_code
	.%operands 0 1 0 -- 0 -- -- $0 $W0 -- --
	.%line 919 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 0 fiid:960 1
	immed[$0, 0, <<0]
.333 00F0000C0181 common_code
	.%operands 0 1 0 -- 0 -- -- $1 $W1 -- --
	.%line 919 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 0 fiid:960 0
	immed[$1, 0, <<0]
.334 00A030000C00 common_code
	.%operands 264 1 0 -- -- b3 B3 -- -- -- --
	.%line 922 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:908 0
/******/                  if (ret) {
l_927#:
	alu[--, --, B, b3]
.%import_expr common_code 335 <40:40:13,34:22:0> &bp 339 +
.335 00D854C08120 common_code
	.%operands 16 1 0 -- -- -- -- -- -- -- --
	.%line 922 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:908 0 339
	beq[l_931#]
.336 00AA28101681 common_code
	.%operands 8 1 0 n$1 N$1 b5 B5 n$1 N$1 -- --
	.%line 923 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:908 0
/******/                      msix_rx_pending |= qmask;
	alu[n$1, n$1, OR, b5]
.337 00AA68001280 common_code
	.%operands 8 1 0 b4 B4 n$0 N$0 n$0 N$0 -- --
	.%line 923 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:908 0
	alu[n$0, b4, OR, n$0]
.%import_expr common_code 338 <40:40:13,34:22:0> &bp 360 +
.338 00D85A008038 common_code
	.%operands 0 1 0 -- -- -- -- -- -- -- --
	.%line 923 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:908 0 360
	br[l_933#]
.339 00FC06600300 common_code
	.%operands 0 1 0 b0 B0 -- -- -- -- -- --
	.%line 926 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:908 0
/******/                      if (msix_rx_entries[pcie_isl][qnum] ==
l_931#:
	local_csr_wr[active_lm_addr_0, b0]
.340 00A440000303 common_code
	.%operands 8 1 0 b0 B0 -- 3 a0 A0 -- --
	.%line 926 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:908 0
	alu[a0, b0, AND, 3]
.341 00AAC00C0C00 common_code
	.%operands 8 1 0 -- 3 a0 A0 a0 A0 -- --
	.%line 926 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:908 0
	alu[a0, 3, -, a0]
.342 0081D0080200 common_code
	.%operands 264 1 0 -- -- a0 A0 a0 A0 -- --
	.%line 926 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:908 0
	alu_shf[a0, --, B, a0, <<3]
.343 00AA300C0000 common_code
	.%operands 8 1 0 a0 A0 -- 0 -- -- -- --
	.%line 926 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:908 1
	alu[--, a0, OR, 0]
.344 008000014100 common_code
	.%operands 296 1 0 -- -- *l$index0 *L00 a0 A0 -- --
	.%line 926 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 0 fiid:908 0
	alu_shf[a0, --, B, *l$index0, >>indirect]
.345 00C001180800 common_code
	.%operands 0 1 0 a0 A0 -- -- b2 B2 -- --
	.%line 926 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:908 0
	ld_field_w_clr[b2, 0001, a0, <<0]
.346 00A0C00000FF common_code
	.%operands 8 1 0 b0 B0 @a127 @A127 a0 A0 -- --
	.%line 926 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:908 0
	alu[a0, b0, +, @a127]
.347 00FC06EC0000 common_code
	.%operands 0 1 0 a0 A0 -- -- -- -- -- --
	.%line 926 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:908 0
	local_csr_wr[active_lm_addr_1, a0]
.348 00A428102681 common_code
	.%operands 8 1 0 n$1 N$1 b9 B9 n$1 N$1 -- --
	.%line 925 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:908 0
/******/                      msix_rx_pending &= ~qmask;
	alu[n$1, n$1, AND, b9]
.349 00A4680A0004 common_code
	.%operands 8 1 0 n$0 N$0 a4 A4 n$0 N$0 -- --
	.%line 925 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:908 0
	alu[n$0, n$0, AND, a4]
.350 00A4000C0C00 common_code
	.%operands 8 1 0 a0 A0 -- 3 a0 A0 -- --
	.%line 926 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:908 0
/******/                      if (msix_rx_entries[pcie_isl][qnum] ==
	alu[a0, a0, AND, 3]
.351 00AAC00C0C00 common_code
	.%operands 8 1 0 -- 3 a0 A0 a0 A0 -- --
	.%line 926 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:908 0
	alu[a0, 3, -, a0]
.352 0081D0080200 common_code
	.%operands 264 1 0 -- -- a0 A0 a0 A0 -- --
	.%line 926 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:908 0
	alu_shf[a0, --, B, a0, <<3]
.353 00AA300C0000 common_code
	.%operands 8 1 0 a0 A0 -- 0 -- -- -- --
	.%line 926 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:908 1
	alu[--, a0, OR, 0]
.354 009000016100 common_code
	.%operands 296 1 0 -- -- *l$index1 *L10 b0 B0 -- --
	.%line 926 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 0 fiid:908 0
	alu_shf[b0, --, B, *l$index1, >>indirect]
.355 00C001100000 common_code
	.%operands 0 1 0 b0 B0 -- -- a0 A0 -- --
	.%line 926 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:908 0
	ld_field_w_clr[a0, 0001, b0, <<0]
.356 00AAF0000800 common_code
	.%operands 8 1 0 b2 B2 a0 A0 -- -- -- --
	.%line 926 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:908 0
	alu[--, b2, -, a0]
.%import_expr common_code 357 <40:40:13,34:22:0> &bp 360 +
.357 00D85A008121 common_code
	.%operands 16 1 0 -- -- -- -- -- -- -- --
	.%line 926 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:908 0 360
	bne[l_933#]
.358 00A428302683 common_code
	.%operands 8 1 0 n$3 N$3 b9 B9 n$3 N$3 -- --
	.%line 928 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:908 0
/******/                          msix_tx_pending &= ~qmask;
	alu[n$3, n$3, AND, b9]
.359 00A4682A0804 common_code
	.%operands 8 1 0 n$2 N$2 a4 A4 n$2 N$2 -- --
	.%line 928 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:908 0
	alu[n$2, n$2, AND, a4]
.360 00AA30000401 common_code
	.%operands 8 1 0 a1 A1 b1 B1 -- -- -- --
	.%line 907 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:908 0
/******/          while (enabled) {
l_933#:
	alu[--, a1, OR, b1]
.%import_expr common_code 361 <40:40:13,34:22:0> &bp 154 +
.361 00D826808121 common_code
	.%operands 16 1 0 -- -- -- -- -- -- -- --
	.%line 907 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:908 0 154
	bne[l_496#]
.362 00B0001A2000 common_code
	.%operands 264 1 0 -- -- n$8 N$8 b1 B1 -- --
	.%line 933 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:908 0
/******/          enabled = msix_tx_enabled;
l_935#:
	alu[b1, --, B, n$8]
.363 00A0001A2400 common_code
	.%operands 264 1 0 -- -- n$9 N$9 a1 A1 -- --
	.%line 933 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:908 0
	alu[a1, --, B, n$9]
.364 00AA30000401 common_code
	.%operands 8 1 0 a1 A1 b1 B1 -- -- -- --
	.%line 934 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:908 0
/******/          while (enabled) {
	alu[--, a1, OR, b1]
.%import_expr common_code 365 <40:40:13,34:22:0> &bp 439 +
.365 00D86DC08120 common_code
	.%operands 16 1 0 -- -- -- -- -- -- -- --
	.%line 934 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:908 0 439
	beq[l_1030#]
.366 00A070000001 common_code
	.%operands 264 1 0 -- -- a1 A1 -- -- -- --
	.%line 935 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:961 0
/******/              qnum = ffs64(enabled);
l_937#:
	alu[--, --, B, a1]
.%import_expr common_code 367 <40:40:13,34:22:0> &bp 371 +
.367 00D85CD08120 common_code
	.%operands 16 1 1 -- -- -- -- -- -- -- --
	.%line 935 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:961 1 371
	beq[l_946#], defer[1]
.368 00F000001300 common_code
	.%operands 0 1 0 -- 0 -- -- b4 B4 -- --
	.%line 936 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 0 fiid:908 0
/******/              qmask = 1ull << qnum;
	immed[b4, 0, <<0]
.%import_expr common_code 369 <40:40:13,34:22:0> &bp 377 +
.369 00D85E508038 common_code
	.%operands 0 1 1 -- -- -- -- -- -- -- --
	.%line 935 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:961 1 377
/******/              qnum = ffs64(enabled);
	br[l_953#], defer[1]
.370 00B7400C0001 common_code
	.%operands 8 1 0 a1 A1 -- -- b0 B0 -- --
	.%line 935 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 0 fiid:962 0
	ffs[b0, a1]
.371 00A030000400 common_code
	.%operands 264 1 0 -- -- b1 B1 -- -- -- --
	.%line 935 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:961 0
l_946#:
	alu[--, --, B, b1]
.%import_expr common_code 372 <40:40:13,34:22:0> &bp 376 +
.372 00D85E008120 common_code
	.%operands 16 1 0 -- -- -- -- -- -- -- --
	.%line 935 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:961 0 376
	beq[l_952#]
.%import_expr common_code 373 <40:40:13,34:22:0> &bp 377 +
.373 00D85E608038 common_code
	.%operands 0 1 2 -- -- -- -- -- -- -- --
	.%line 935 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:961 2 377
	br[l_953#], defer[2]
.374 00A700000700 common_code
	.%operands 8 1 0 b1 B1 -- -- a0 A0 -- --
	.%line 935 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 0 fiid:963 1
	ffs[a0, b1]
.375 00B0800C8000 common_code
	.%operands 8 1 0 a0 A0 -- 32 b0 B0 -- --
	.%line 935 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 0 fiid:961 0
	alu[b0, a0, +, 32]
.376 00F080000300 common_code
	.%operands 0 1 0 -- -1 -- 0 b0 B0 -- --
	.%line 935 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:961 0
l_952#:
	immed[b0, -1, 0]
.377 00BA40500300 common_code
	.%operands 8 1 0 b0 B0 -- 0 b5 B5 -- --
	.%line 936 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:908 0
/******/              qmask = 1ull << qnum;
l_953#:
	alu[b5, b0, OR, 0]
.%import_expr common_code 378 <40:40:13,34:22:0> &bp 1254 +
.378 00D939A08038 common_code
	.%operands 0 1 2 -- -- -- -- -- -- -- --
	.%line 936 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:908 2 1254
	br[__shl_64#], defer[2]
.379 00F0000C0400 common_code
	.%operands 0 1 0 -- 1 -- -- a0 A0 -- --
	.%line 936 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 0 fiid:908 1
	immed[a0, 1, <<0]
.%import_expr common_code 380 <27:20:8,17:10:0> &bp 381 +
.380 00F0001DF409 common_code
	.%operands 0 1 0 -- -- -- -- a9 A9 -- --
	.%line 936 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 0 fiid:908 0
	load_addr[a9, l_10202#]
.381 00B200201400 common_code
	.%operands 264 1 0 -- -- b5 B5 b2 B2 -- --
	.%line 937 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:908 0
/******/              enabled &= ~qmask;
l_10202#:
	alu[b2, --, ~B, b5]
.382 00A200001300 common_code
	.%operands 264 1 0 -- 0 b4 B4 a0 A0 -- --
	.%line 937 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:908 0
	alu[a0, 0, ~B, b4]
.383 00A440100801 common_code
	.%operands 8 1 0 b2 B2 a1 A1 a1 A1 -- --
	.%line 937 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:908 0
	alu[a1, b2, AND, a1]
.384 00B400100400 common_code
	.%operands 8 1 0 a0 A0 b1 B1 b1 B1 -- --
	.%line 937 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:908 0
	alu[b1, a0, AND, b1]
.385 009BE0200221 common_code
	.%operands 8 1 0 -- 1 b0 B0 b2 B2 -- --
	.%line 940 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:908 0
/******/              count = qc_read(pcie_isl,
	alu_shf[b2, 1, OR, b0, <<2]
.386 00A0C00008FF common_code
	.%operands 8 1 0 b2 B2 @a127 @A127 a0 A0 -- --
	.%line 940 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:965 0
	alu[a0, b2, +, @a127]
.387 008B5008A200 common_code
	.%operands 8 1 0 -- 8 a0 A0 a0 A0 -- --
	.%line 940 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:965 0
	alu_shf[a0, 8, OR, a0, <<11]
.388 040E10008100 common_code
	.%operands 2 1 1 -- 0 a0 A0 -- -- $0 $R0
	.%line 940 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:965 1
	pcie[read_pci, $0, 0, <<8, a0, 1], ctx_swap[s1], defer[1]
.389 0081E0200200 common_code
	.%operands 264 1 0 -- -- b0 B0 a2 A2 -- --
	.%line 942 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 0 fiid:908 0
/******/              count = NFP_QC_STS_LO_READPTR_of(count);
	alu_shf[a2, --, B, b0, <<2]
.390 00A08002BC02 common_code
	.%operands 8 1 0 a2 A2 @b47 @B47 a0 A0 -- --
	.%line 943 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:908 0
/******/              if (count != msix_prev_tx_cnt[pcie_isl][qnum]) {
	alu[a0, a2, +, @b47]
.391 00FC066C0000 common_code
	.%operands 0 1 0 a0 A0 -- -- -- -- -- --
	.%line 943 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:908 0
	local_csr_wr[active_lm_addr_0, a0]
.392 00B400337D80 common_code
	.%operands 8 1 0 $0 $R0 @b95 @B95 b3 B3 -- --
	.%line 942 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:908 0
/******/              count = NFP_QC_STS_LO_READPTR_of(count);
	alu[b3, $0, AND, @b95]
.393 00F0000C0300 common_code
	.%operands 0 1 0 -- -- -- -- -- -- -- --
	.%line 943 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:908 0
/******/              if (count != msix_prev_tx_cnt[pcie_isl][qnum]) {
	nop
.394 00F0000C0300 common_code
	.%operands 0 1 0 -- -- -- -- -- -- -- --
	.%line 943 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:908 0
	nop
.395 00AAB0000E00 common_code
	.%operands 8 1 0 *l$index0 *L00 b3 B3 -- -- -- --
	.%line 943 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:908 0
	alu[--, *l$index0, -, b3]
.%import_expr common_code 396 <40:40:13,34:22:0> &bp 437 +
.396 00D86D408120 common_code
	.%operands 16 1 0 -- -- -- -- -- -- -- --
	.%line 943 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:908 0 437
	beq[l_1028#]
.397 00AAC0600E00 common_code
	.%operands 8 1 0 b3 B3 *l$index0 *L00 a6 A6 -- --
	.%line 944 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:966 0
/******/                  newpkts = msix_update_packet_count(pcie_isl, qnum, 0, count);
	alu[a6, b3, -, *l$index0]
.398 00A020000C00 common_code
	.%operands 264 1 0 -- -- b3 B3 *l$index0 *L00 -- --
	.%line 944 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:966 0
	alu[*l$index0, --, B, b3]
.399 00FC0C000000 common_code
	.%operands 0 1 0 -- -- -- -- -- -- -- --
	.%line 945 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:970 1
/******/                  msix_imod_check_can_send(pcie_isl, qnum, 0, newpkts);
	local_csr_rd[timestamp_low]
.400 00F0000C0000 common_code
	.%operands 0 1 0 -- 0 -- -- a0 A0 -- --
	.%line 945 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 0 fiid:970 0
	immed[a0, 0, <<0]
.401 0091D0000200 common_code
	.%operands 264 1 0 -- -- b0 B0 b0 B0 -- --
	.%line 945 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:967 0
	alu_shf[b0, --, B, b0, <<3]
.%import_expr common_code 402 <27:20:8,17:10:0> _msix_tx_irqc_state &v 0 + 0xffff &
.402 00F0417E0004 common_code
	.%operands 0 1 0 a4 A4 -- -- a4 A4 -- --
	.%line 945 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:908 0
	immed_w0[a4, @_msix_tx_irqc_state]
.%import_expr common_code 403 <27:20:24,17:10:16> _msix_tx_irqc_state &v 0 + 0xffff0000 &
.403 00F4400C0004 common_code
	.%operands 0 1 0 a4 A4 -- -- a4 A4 -- --
	.%line 945 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:908 0
	immed_w1[a4, @_msix_tx_irqc_state]
.404 00A0C0500004 common_code
	.%operands 8 1 0 b0 B0 a4 A4 a5 A5 -- --
	.%line 945 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:908 0
	alu[a5, b0, +, a4]
.405 106010008005 common_code
	.%operands 2 1 0 a5 A5 -- 0 -- -- $0 $R0
	.%line 945 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:967 0
	cls[read_be, $0, a5, 0, 1], ctx_swap[s1]
.406 00B000260000 common_code
	.%operands 264 1 0 -- -- $0 $R0 b2 B2 -- --
	.%line 945 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:967 0
	alu[b2, --, B, $0]
.%import_expr common_code 407 <27:20:8,17:10:0> _msix_tx_irqc_state &v 4 + 0xffff &
.407 00F0417E1004 common_code
	.%operands 0 1 0 a4 A4 -- -- a4 A4 -- --
	.%line 945 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:908 0
	immed_w0[a4, @_msix_tx_irqc_state+4]
.%import_expr common_code 408 <27:20:24,17:10:16> _msix_tx_irqc_state &v 4 + 0xffff0000 &
.408 00F4400C0004 common_code
	.%operands 0 1 0 a4 A4 -- -- a4 A4 -- --
	.%line 945 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:908 0
	immed_w1[a4, @_msix_tx_irqc_state+4]
.409 00B0C0300004 common_code
	.%operands 8 1 0 b0 B0 a4 A4 b3 B3 -- --
	.%line 945 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:908 0
	alu[b3, b0, +, a4]
.410 106010000C20 common_code
	.%operands 2 1 0 b3 B3 -- 0 -- -- $0 $R0
	.%line 945 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:967 0
	cls[read_be, $0, b3, 0, 1], ctx_swap[s1]
.411 106110000E20 common_code
	.%operands 1 1 2 b3 B3 -- 0 -- -- $0 $W0
	.%line 945 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:967 2
	cls[write_be, $0, b3, 0, 1], ctx_swap[s1], defer[2]
.412 00B080060006 common_code
	.%operands 8 1 0 a6 A6 $0 $R0 b0 B0 -- --
	.%line 945 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 0 fiid:967 1
	alu[b0, a6, +, $0]
.413 00A018000000 common_code
	.%operands 264 1 0 -- -- b0 B0 $0 $W0 -- --
	.%line 945 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 0 fiid:967 0
	alu[$0, --, B, b0]
.414 00A030000800 common_code
	.%operands 264 1 0 -- -- b2 B2 -- -- -- --
	.%line 945 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:967 0
	alu[--, --, B, b2]
.%import_expr common_code 415 <40:40:13,34:22:0> &bp 420 +
.415 00D869108121 common_code
	.%operands 16 1 1 -- -- -- -- -- -- -- --
	.%line 945 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:967 1 420
	bne[l_1017#], defer[1]
.416 00AA400C0000 common_code
	.%operands 8 1 0 -- 0 a0 A0 a0 A0 -- --
	.%line 945 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 0 fiid:967 0
	alu[a0, 0, OR, a0]
.417 106110008205 common_code
	.%operands 1 1 2 a5 A5 -- 0 -- -- $0 $W0
	.%line 945 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:967 2
	cls[write_be, $0, a5, 0, 1], ctx_swap[s1], defer[2]
.418 00A058000000 common_code
	.%operands 264 1 0 -- -- a0 A0 $0 $W0 -- --
	.%line 945 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 0 fiid:967 1
	alu[$0, --, B, a0]
.419 00B040200000 common_code
	.%operands 264 1 0 -- -- a0 A0 b2 B2 -- --
	.%line 945 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 0 fiid:967 0
	alu[b2, --, B, a0]
.%import_expr common_code 420 <27:20:8,7:0:0> _msix_tx_irqc_cfg &v 0 + 0xffff &
.420 00F040D00F20 common_code
	.%operands 0 1 0 b3 B3 -- -- b3 B3 -- --
	.%line 945 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:908 0
l_1017#:
	immed_w0[b3, @_msix_tx_irqc_cfg]
.%import_expr common_code 421 <27:20:24,7:0:16> _msix_tx_irqc_cfg &v 0 + 0xffff0000 &
.421 00F440000F00 common_code
	.%operands 0 1 0 b3 B3 -- -- b3 B3 -- --
	.%line 945 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:908 0
	immed_w1[b3, @_msix_tx_irqc_cfg]
.422 00A080200C02 common_code
	.%operands 8 1 0 a2 A2 b3 B3 a2 A2 -- --
	.%line 945 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:908 0
	alu[a2, a2, +, b3]
.423 106010008102 common_code
	.%operands 2 1 1 a2 A2 -- 0 -- -- $0 $R0
	.%line 945 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:908 1
	cls[read_be, $0, a2, 0, 1], ctx_swap[s1], defer[1]
.424 00BA80200800 common_code
	.%operands 8 1 0 a0 A0 b2 B2 b2 B2 -- --
	.%line 945 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 0 fiid:967 0
	alu[b2, a0, -, b2]
.425 00C403120004 common_code
	.%operands 8 1 0 $0 $R0 -- -- a4 A4 -- --
	.%line 945 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:967 0
	ld_field_w_clr[a4, 0011, $0, <<0], load_cc
.%import_expr common_code 426 <40:40:13,34:22:0> &bp 430 +
.426 00D86B908120 common_code
	.%operands 16 1 1 -- -- -- -- -- -- -- --
	.%line 945 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:967 1 430
	beq[l_1021#], defer[1]
.427 008100220100 common_code
	.%operands 264 1 0 -- -- $0 $R0 a2 A2 -- --
	.%line 945 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 0 fiid:967 0
	alu_shf[a2, --, B, $0, >>16]
.428 00AAF0000804 common_code
	.%operands 8 1 0 b2 B2 a4 A4 -- -- -- --
	.%line 945 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:967 0
	alu[--, b2, -, a4]
.%import_expr common_code 429 <40:40:13,34:22:0> &bp 435 +
.429 00D86CC08124 common_code
	.%operands 16 1 0 -- -- -- -- -- -- -- --
	.%line 945 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:967 0 435
	bhs[l_1025#]
.430 00A070000002 common_code
	.%operands 264 1 0 -- -- a2 A2 -- -- -- --
	.%line 945 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:967 0
l_1021#:
	alu[--, --, B, a2]
.%import_expr common_code 431 <40:40:13,34:22:0> &bp 435 +
.431 00D86CC08120 common_code
	.%operands 16 1 0 -- -- -- -- -- -- -- --
	.%line 945 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:967 0 435
	beq[l_1025#]
.432 00AAF0000002 common_code
	.%operands 8 1 0 b0 B0 a2 A2 -- -- -- --
	.%line 945 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:967 0
	alu[--, b0, -, a2]
.%import_expr common_code 433 <40:40:13,34:22:0> &bp 435 +
.433 00D86CC08124 common_code
	.%operands 16 1 0 -- -- -- -- -- -- -- --
	.%line 945 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:967 0 435
	bhs[l_1025#]
.434 00A070000004 common_code
	.%operands 264 1 0 -- -- a4 A4 -- -- -- --
	.%line 945 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:967 0
	alu[--, --, B, a4]
.435 00AA28301683 common_code
	.%operands 8 1 0 n$3 N$3 b5 B5 n$3 N$3 -- --
	.%line 946 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:908 0
/******/                  msix_tx_pending |= qmask;
l_1025#:
	alu[n$3, n$3, OR, b5]
.436 00AA68201282 common_code
	.%operands 8 1 0 b4 B4 n$2 N$2 n$2 N$2 -- --
	.%line 946 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:908 0
	alu[n$2, b4, OR, n$2]
.437 00AA30000401 common_code
	.%operands 8 1 0 a1 A1 b1 B1 -- -- -- --
	.%line 934 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:908 0
/******/          while (enabled) {
l_1028#:
	alu[--, a1, OR, b1]
.%import_expr common_code 438 <40:40:13,34:22:0> &bp 366 +
.438 00D85B808121 common_code
	.%operands 16 1 0 -- -- -- -- -- -- -- --
	.%line 934 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:908 0 366
	bne[l_937#]
.439 00B0000A0000 common_code
	.%operands 264 1 0 -- -- n$0 N$0 b0 B0 -- --
	.%line 957 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:908 0
/******/          pending = msix_rx_pending;
l_1030#:
	alu[b0, --, B, n$0]
.440 00A0001A0400 common_code
	.%operands 264 1 0 -- -- n$1 N$1 a1 A1 -- --
	.%line 957 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:908 0
	alu[a1, --, B, n$1]
.441 00AA30000001 common_code
	.%operands 8 1 0 a1 A1 b0 B0 -- -- -- --
	.%line 958 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:908 0
/******/          while (pending) {
	alu[--, a1, OR, b0]
.%import_expr common_code 442 <40:40:13,34:22:0> &bp 646 +
.442 00D8A1808120 common_code
	.%operands 16 1 0 -- -- -- -- -- -- -- --
	.%line 958 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:908 0 646
	beq[l_1469#]
.443 00A070000001 common_code
	.%operands 264 1 0 -- -- a1 A1 -- -- -- --
	.%line 959 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:971 0
/******/              qnum = ffs64(pending);
l_1032#:
	alu[--, --, B, a1]
.%import_expr common_code 444 <40:40:13,34:22:0> &bp 448 +
.444 00D870108120 common_code
	.%operands 16 1 1 -- -- -- -- -- -- -- --
	.%line 959 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:971 1 448
	beq[l_1041#], defer[1]
.445 00F000001300 common_code
	.%operands 0 1 0 -- 0 -- -- b4 B4 -- --
	.%line 960 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 0 fiid:908 0
/******/              qmask = 1ull << qnum;
	immed[b4, 0, <<0]
.%import_expr common_code 446 <40:40:13,34:22:0> &bp 454 +
.446 00D871908038 common_code
	.%operands 0 1 1 -- -- -- -- -- -- -- --
	.%line 959 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:971 1 454
/******/              qnum = ffs64(pending);
	br[l_1048#], defer[1]
.447 00B7401C0001 common_code
	.%operands 8 1 0 a1 A1 -- -- b1 B1 -- --
	.%line 959 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 0 fiid:972 0
	ffs[b1, a1]
.448 00A030000000 common_code
	.%operands 264 1 0 -- -- b0 B0 -- -- -- --
	.%line 959 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:971 0
l_1041#:
	alu[--, --, B, b0]
.%import_expr common_code 449 <40:40:13,34:22:0> &bp 453 +
.449 00D871408120 common_code
	.%operands 16 1 0 -- -- -- -- -- -- -- --
	.%line 959 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:971 0 453
	beq[l_1047#]
.%import_expr common_code 450 <40:40:13,34:22:0> &bp 454 +
.450 00D871A08038 common_code
	.%operands 0 1 2 -- -- -- -- -- -- -- --
	.%line 959 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:971 2 454
	br[l_1048#], defer[2]
.451 00A700000300 common_code
	.%operands 8 1 0 b0 B0 -- -- a0 A0 -- --
	.%line 959 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 0 fiid:973 1
	ffs[a0, b0]
.452 00B0801C8000 common_code
	.%operands 8 1 0 a0 A0 -- 32 b1 B1 -- --
	.%line 959 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 0 fiid:971 0
	alu[b1, a0, +, 32]
.453 00F080000700 common_code
	.%operands 0 1 0 -- -1 -- 0 b1 B1 -- --
	.%line 959 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:971 0
l_1047#:
	immed[b1, -1, 0]
.454 00BA40500700 common_code
	.%operands 8 1 0 b1 B1 -- 0 b5 B5 -- --
	.%line 960 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:908 0
/******/              qmask = 1ull << qnum;
l_1048#:
	alu[b5, b1, OR, 0]
.%import_expr common_code 455 <40:40:13,34:22:0> &bp 1254 +
.455 00D939A08038 common_code
	.%operands 0 1 2 -- -- -- -- -- -- -- --
	.%line 960 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:908 2 1254
	br[__shl_64#], defer[2]
.456 00F0000C0400 common_code
	.%operands 0 1 0 -- 1 -- -- a0 A0 -- --
	.%line 960 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 0 fiid:908 1
	immed[a0, 1, <<0]
.%import_expr common_code 457 <27:20:8,17:10:0> &bp 458 +
.457 00F0001F2809 common_code
	.%operands 0 1 0 -- -- -- -- a9 A9 -- --
	.%line 960 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 0 fiid:908 0
	load_addr[a9, l_10203#]
.458 008BC0200624 common_code
	.%operands 8 1 0 -- 4 b1 B1 a2 A2 -- --
	.%line 964 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:974 0
/******/              count = msix_get_rx_queue_cnt(pcie_isl, qnum);
l_10203#:
	alu_shf[a2, 4, OR, b1, <<4]
.459 0081E0400600 common_code
	.%operands 264 1 0 -- -- b1 B1 a4 A4 -- --
	.%line 965 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:908 0
/******/              newpkts = msix_update_packet_count(pcie_isl, qnum, 1, count);
	alu_shf[a4, --, B, b1, <<2]
.460 00B200201400 common_code
	.%operands 264 1 0 -- -- b5 B5 b2 B2 -- --
	.%line 961 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:908 0
/******/              pending &= ~qmask;
	alu[b2, --, ~B, b5]
.461 00A200001300 common_code
	.%operands 264 1 0 -- 0 b4 B4 a0 A0 -- --
	.%line 961 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:908 0
	alu[a0, 0, ~B, b4]
.462 044310002E02 common_code
	.%operands 2 1 2 b11 B11 a2 A2 -- -- $0 $R0
	.%line 964 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:974 2
/******/              count = msix_get_rx_queue_cnt(pcie_isl, qnum);
	mem[atomic_read, $0, b11, <<8, a2, 1], ctx_swap[s1], defer[2]
.463 00A400100801 common_code
	.%operands 8 1 0 a1 A1 b2 B2 a1 A1 -- --
	.%line 961 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 0 fiid:908 1
/******/              pending &= ~qmask;
	alu[a1, a1, AND, b2]
.464 00B440000000 common_code
	.%operands 8 1 0 b0 B0 a0 A0 b0 B0 -- --
	.%line 961 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 0 fiid:908 0
	alu[b0, b0, AND, a0]
.465 00A08022FC04 common_code
	.%operands 8 1 0 a4 A4 @b63 @B63 a2 A2 -- --
	.%line 965 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:908 0
/******/              newpkts = msix_update_packet_count(pcie_isl, qnum, 1, count);
	alu[a2, a4, +, @b63]
.466 00FC066C0002 common_code
	.%operands 0 1 0 a2 A2 -- -- -- -- -- --
	.%line 965 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:975 0
	local_csr_wr[active_lm_addr_0, a2]
.467 00FC0C000000 common_code
	.%operands 0 1 0 -- -- -- -- -- -- -- --
	.%line 968 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:980 1
/******/              ret = msix_send_q_irq(pcie_isl, qnum, 1, newpkts);
	local_csr_rd[timestamp_low]
.468 00F0000C0002 common_code
	.%operands 0 1 0 -- 0 -- -- a2 A2 -- --
	.%line 968 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 0 fiid:980 0
	immed[a2, 0, <<0]
.469 0091D0300600 common_code
	.%operands 264 1 0 -- -- b1 B1 b3 B3 -- --
	.%line 968 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:977 0
	alu_shf[b3, --, B, b1, <<3]
.470 00AA80680180 common_code
	.%operands 8 1 0 $0 $R0 *l$index0 *L00 a6 A6 -- --
	.%line 965 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:975 0
/******/              newpkts = msix_update_packet_count(pcie_isl, qnum, 1, count);
	alu[a6, $0, -, *l$index0]
.471 00A020060000 common_code
	.%operands 264 1 0 -- -- $0 $R0 *l$index0 *L00 -- --
	.%line 965 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:975 0
	alu[*l$index0, --, B, $0]
.%import_expr common_code 472 <27:20:8,17:10:0> _msix_rx_irqc_state &v 0 + 0xffff &
.472 00F041FE8005 common_code
	.%operands 0 1 0 a5 A5 -- -- a5 A5 -- --
	.%line 968 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:976 0
/******/              ret = msix_send_q_irq(pcie_isl, qnum, 1, newpkts);
	immed_w0[a5, @_msix_rx_irqc_state]
.%import_expr common_code 473 <27:20:24,17:10:16> _msix_rx_irqc_state &v 0 + 0xffff0000 &
.473 00F4400C0005 common_code
	.%operands 0 1 0 a5 A5 -- -- a5 A5 -- --
	.%line 968 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:976 0
	immed_w1[a5, @_msix_rx_irqc_state]
.474 00A0C0800C05 common_code
	.%operands 8 1 0 b3 B3 a5 A5 a8 A8 -- --
	.%line 968 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:976 0
	alu[a8, b3, +, a5]
.475 106010008008 common_code
	.%operands 2 1 0 a8 A8 -- 0 -- -- $0 $R0
	.%line 968 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:977 0
	cls[read_be, $0, a8, 0, 1], ctx_swap[s1]
.476 00B000860000 common_code
	.%operands 264 1 0 -- -- $0 $R0 b8 B8 -- --
	.%line 968 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:977 0
	alu[b8, --, B, $0]
.%import_expr common_code 477 <27:20:8,17:10:0> _msix_rx_irqc_state &v 4 + 0xffff &
.477 00F041FE9005 common_code
	.%operands 0 1 0 a5 A5 -- -- a5 A5 -- --
	.%line 968 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:976 0
	immed_w0[a5, @_msix_rx_irqc_state+4]
.%import_expr common_code 478 <27:20:24,17:10:16> _msix_rx_irqc_state &v 4 + 0xffff0000 &
.478 00F4400C0005 common_code
	.%operands 0 1 0 a5 A5 -- -- a5 A5 -- --
	.%line 968 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:976 0
	immed_w1[a5, @_msix_rx_irqc_state+4]
.479 00B0C0700C05 common_code
	.%operands 8 1 0 b3 B3 a5 A5 b7 B7 -- --
	.%line 968 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:976 0
	alu[b7, b3, +, a5]
.480 106010001C20 common_code
	.%operands 2 1 0 b7 B7 -- 0 -- -- $0 $R0
	.%line 968 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:977 0
	cls[read_be, $0, b7, 0, 1], ctx_swap[s1]
.481 106110001E20 common_code
	.%operands 1 1 2 b7 B7 -- 0 -- -- $0 $W0
	.%line 968 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:977 2
	cls[write_be, $0, b7, 0, 1], ctx_swap[s1], defer[2]
.482 00B080660006 common_code
	.%operands 8 1 0 a6 A6 $0 $R0 b6 B6 -- --
	.%line 968 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 0 fiid:977 1
	alu[b6, a6, +, $0]
.483 00A018001800 common_code
	.%operands 264 1 0 -- -- b6 B6 $0 $W0 -- --
	.%line 968 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 0 fiid:977 0
	alu[$0, --, B, b6]
.484 00A030002000 common_code
	.%operands 264 1 0 -- -- b8 B8 -- -- -- --
	.%line 968 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:977 0
	alu[--, --, B, b8]
.%import_expr common_code 485 <40:40:13,34:22:0> &bp 490 +
.485 00D87A908121 common_code
	.%operands 16 1 1 -- -- -- -- -- -- -- --
	.%line 968 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:977 1 490
	bne[l_1094#], defer[1]
.486 00AA402C0002 common_code
	.%operands 8 1 0 -- 0 a2 A2 a2 A2 -- --
	.%line 968 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 0 fiid:977 0
	alu[a2, 0, OR, a2]
.487 106110008208 common_code
	.%operands 1 1 2 a8 A8 -- 0 -- -- $0 $W0
	.%line 968 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:977 2
	cls[write_be, $0, a8, 0, 1], ctx_swap[s1], defer[2]
.488 00A058000002 common_code
	.%operands 264 1 0 -- -- a2 A2 $0 $W0 -- --
	.%line 968 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 0 fiid:977 1
	alu[$0, --, B, a2]
.489 00B040800002 common_code
	.%operands 264 1 0 -- -- a2 A2 b8 B8 -- --
	.%line 968 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 0 fiid:977 0
	alu[b8, --, B, a2]
.%import_expr common_code 490 <27:20:8,7:0:0> _msix_rx_irqc_cfg &v 0 + 0xffff &
.490 00F041102720 common_code
	.%operands 0 1 0 b9 B9 -- -- b9 B9 -- --
	.%line 968 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:976 0
l_1094#:
	immed_w0[b9, @_msix_rx_irqc_cfg]
.%import_expr common_code 491 <27:20:24,7:0:16> _msix_rx_irqc_cfg &v 0 + 0xffff0000 &
.491 00F440002700 common_code
	.%operands 0 1 0 b9 B9 -- -- b9 B9 -- --
	.%line 968 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:976 0
	immed_w1[b9, @_msix_rx_irqc_cfg]
.492 00A080402404 common_code
	.%operands 8 1 0 a4 A4 b9 B9 a4 A4 -- --
	.%line 968 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:976 0
	alu[a4, a4, +, b9]
.493 106010008104 common_code
	.%operands 2 1 1 a4 A4 -- 0 -- -- $0 $R0
	.%line 968 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:976 1
	cls[read_be, $0, a4, 0, 1], ctx_swap[s1], defer[1]
.494 00AA80202002 common_code
	.%operands 8 1 0 a2 A2 b8 B8 a2 A2 -- --
	.%line 968 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 0 fiid:977 0
	alu[a2, a2, -, b8]
.495 00C403182480 common_code
	.%operands 8 1 0 $0 $R0 -- -- b9 B9 -- --
	.%line 968 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:977 0
	ld_field_w_clr[b9, 0011, $0, <<0], load_cc
.%import_expr common_code 496 <40:40:13,34:22:0> &bp 503 +
.496 00D87DD08120 common_code
	.%operands 16 1 1 -- -- -- -- -- -- -- --
	.%line 968 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:977 1 503
	beq[l_1098#], defer[1]
.497 008100420100 common_code
	.%operands 264 1 0 -- -- $0 $R0 a4 A4 -- --
	.%line 968 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 0 fiid:977 0
	alu_shf[a4, --, B, $0, >>16]
.498 00AAB0002402 common_code
	.%operands 8 1 0 a2 A2 b9 B9 -- -- -- --
	.%line 968 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:977 0
	alu[--, a2, -, b9]
.%import_expr common_code 499 <40:40:13,34:22:0> &bp 509 +
.499 00D87F408124 common_code
	.%operands 16 1 0 -- -- -- -- -- -- -- --
	.%line 968 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:977 0 509
	bhs[l_1104#]
.500 00A070000004 common_code
	.%operands 264 1 0 -- -- a4 A4 -- -- -- --
	.%line 968 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:977 0
	alu[--, --, B, a4]
.%import_expr common_code 501 <40:40:13,34:22:0> &bp 533 +
.501 00D885408120 common_code
	.%operands 16 1 0 -- -- -- -- -- -- -- --
	.%line 968 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:977 0 533
	beq[l_10194#]
.%import_expr common_code 502 <40:40:13,34:22:0> &bp 505 +
.502 00D87E408038 common_code
	.%operands 0 1 0 -- -- -- -- -- -- -- --
	.%line 968 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:977 0 505
	br[l_1099#]
.503 00A070000004 common_code
	.%operands 264 1 0 -- -- a4 A4 -- -- -- --
	.%line 968 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:977 0
l_1098#:
	alu[--, --, B, a4]
.%import_expr common_code 504 <40:40:13,34:22:0> &bp 509 +
.504 00D87F408120 common_code
	.%operands 16 1 0 -- -- -- -- -- -- -- --
	.%line 968 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:977 0 509
	beq[l_1104#]
.505 00AAF0001804 common_code
	.%operands 8 1 0 b6 B6 a4 A4 -- -- -- --
	.%line 968 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:977 0
l_1099#:
	alu[--, b6, -, a4]
.%import_expr common_code 506 <40:40:13,34:22:0> &bp 509 +
.506 00D87F408124 common_code
	.%operands 16 1 0 -- -- -- -- -- -- -- --
	.%line 968 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:977 0 509
	bhs[l_1104#]
.507 00A030002400 common_code
	.%operands 264 1 0 -- -- b9 B9 -- -- -- --
	.%line 968 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:977 0
	alu[--, --, B, b9]
.%import_expr common_code 508 <40:40:13,34:22:0> &bp 533 +
.508 00D885408121 common_code
	.%operands 16 1 0 -- -- -- -- -- -- -- --
	.%line 968 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:977 0 533
	bne[l_10194#]
.509 00FC06E00700 common_code
	.%operands 0 1 0 b1 B1 -- -- -- -- -- --
	.%line 968 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:976 0
l_1104#:
	local_csr_wr[active_lm_addr_1, b1]
.510 00A440200703 common_code
	.%operands 8 1 0 b1 B1 -- 3 a2 A2 -- --
	.%line 968 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:976 0
	alu[a2, b1, AND, 3]
.511 00AAC02C0C02 common_code
	.%operands 8 1 0 -- 3 a2 A2 a2 A2 -- --
	.%line 968 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:976 0
	alu[a2, 3, -, a2]
.512 0081D0280202 common_code
	.%operands 264 1 0 -- -- a2 A2 a2 A2 -- --
	.%line 968 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:976 0
	alu_shf[a2, --, B, a2, <<3]
.513 00AA300C0002 common_code
	.%operands 8 1 0 a2 A2 -- 0 -- -- -- --
	.%line 968 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:976 1
	alu[--, a2, OR, 0]
.514 008000216100 common_code
	.%operands 296 1 0 -- -- *l$index1 *L10 a2 A2 -- --
	.%line 968 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 0 fiid:976 0
	alu_shf[a2, --, B, *l$index1, >>indirect]
.515 00A400401685 common_code
	.%operands 8 1 0 n$5 N$5 b5 B5 a4 A4 -- --
	.%line 968 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:976 0
	alu[a4, n$5, AND, b5]
.%import_expr common_code 516 <40:40:13,34:22:0> &bp 537 +
.516 00D886508121 common_code
	.%operands 16 1 1 -- -- -- -- -- -- -- --
	.%line 968 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:976 1 537
	bne[l_1233#], defer[1]
.517 00C001181802 common_code
	.%operands 0 1 0 a2 A2 -- -- b6 B6 -- --
	.%line 968 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 0 fiid:976 0
	ld_field_w_clr[b6, 0001, a2, <<0]
.518 00F00023FF00 common_code
	.%operands 0 1 0 -- 512 -- -- @b127 @B127 -- --
	.%line 968 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:976 0
	immed[@b127, 512, <<0]
.519 00FC0963FF00 common_code
	.%operands 0 1 0 @b127 @B127 -- -- -- -- -- --
	.%line 968 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:976 0
	local_csr_wr[active_lm_addr_2, @b127]
.520 009110400600 common_code
	.%operands 264 1 0 -- -- b1 B1 b4 B4 -- --
	.%line 968 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:976 0
	alu_shf[b4, --, B, b1, <<15]
.521 00AA40201300 common_code
	.%operands 8 1 0 b4 B4 -- 0 a2 A2 -- --
	.%line 968 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:976 1
	alu[a2, b4, OR, 0]
.522 009DF0401100 common_code
	.%operands 136 1 0 b4 B4 -- -- b4 B4 -- --
	.%line 968 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 0 fiid:976 0
	asr[b4, b4, >>31]
.523 04A080280402 common_code
	.%operands 8 1 0 a2 A2 *l$index2[1] *L21 a2 A2 -- --
	.%line 968 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:976 0
	alu[a2, a2, +, *l$index2[1]]
.524 04B8C0501200 common_code
	.%operands 24 1 0 b4 B4 *l$index2 *L20 b5 B5 -- --
	.%line 968 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:976 0
	alu[b5, b4, +carry, *l$index2]
.525 009B60481A23 common_code
	.%operands 8 1 0 b6 B6 -- 3 b4 B4 -- --
	.%line 968 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:976 0
	alu_shf[b4, b6, OR, 3, <<10]
.526 00A0C0201002 common_code
	.%operands 8 1 0 b4 B4 a2 A2 a2 A2 -- --
	.%line 968 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:976 0
	alu[a2, b4, +, a2]
.527 00B880501700 common_code
	.%operands 24 1 0 -- 0 b5 B5 b5 B5 -- --
	.%line 968 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:976 0
	alu[b5, 0, +carry, b5]
.528 009080481702 common_code
	.%operands 8 1 0 b5 B5 a2 A2 b4 B4 -- --
	.%line 968 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:982 0
	dbl_shf[b4, b5, a2, >>8]
.529 0094804C12FF common_code
	.%operands 8 1 0 b4 B4 -- 255 b4 B4 -- --
	.%line 968 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:982 0
	alu_shf[b4, b4, AND, 255, <<24]
.530 045C10041002 common_code
	.%operands 2 1 0 b4 B4 a2 A2 -- -- $0 $R0
	.%line 968 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:982 0
	mem[read32_le, $0, b4, <<8, a2, 1], ctx_swap[s1]
.531 00C401120005 common_code
	.%operands 8 1 0 $0 $R0 -- -- a5 A5 -- --
	.%line 968 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:976 0
	ld_field_w_clr[a5, 0001, $0, <<0], load_cc
.%import_expr common_code 532 <40:40:13,34:22:0> &bp 535 +
.532 00D885C08120 common_code
	.%operands 16 1 0 -- -- -- -- -- -- -- --
	.%line 968 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:976 0 535
	beq[l_1174#]
.%import_expr common_code 533 <40:40:13,34:22:0> &bp 618 +
.533 00D89A908038 common_code
	.%operands 0 1 1 -- -- -- -- -- -- -- --
	.%line 968 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:976 1 618
l_10194#:
	br[l_1462#], defer[1]
.534 00F0000C0402 common_code
	.%operands 0 1 0 -- 1 -- -- a2 A2 -- --
	.%line 968 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 0 fiid:976 0
	immed[a2, 1, <<0]
.535 044210041102 common_code
	.%operands 1 1 1 b4 B4 a2 A2 -- -- $0 $W0
	.%line 968 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:984 1
l_1174#:
	mem[write8_le, $0, b4, <<8, a2, 1], ctx_swap[s1], defer[1]
.536 00F0000C0580 common_code
	.%operands 0 1 0 -- 1 -- -- $0 $W0 -- --
	.%line 968 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 0 fiid:976 0
	immed[$0, 1, <<0]
.537 00F00023FF00 common_code
	.%operands 0 1 0 -- 512 -- -- @b127 @B127 -- --
	.%line 968 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:989 0
l_1233#:
	immed[@b127, 512, <<0]
.538 00FC0963FF00 common_code
	.%operands 0 1 0 @b127 @B127 -- -- -- -- -- --
	.%line 968 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:989 0
	local_csr_wr[active_lm_addr_2, @b127]
.539 00F0000C0402 common_code
	.%operands 0 1 0 -- 1 -- -- a2 A2 -- --
	.%line 968 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:989 0
	immed[a2, 1, <<0]
.540 009110400600 common_code
	.%operands 264 1 0 -- -- b1 B1 b4 B4 -- --
	.%line 968 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:989 0
	alu_shf[b4, --, B, b1, <<15]
.541 00F0000C0300 common_code
	.%operands 0 1 0 -- -- -- -- -- -- -- --
	.%line 968 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:989 0
	nop
.542 04B0C0401201 common_code
	.%operands 8 1 0 b4 B4 *l$index2[1] *L21 b4 B4 -- --
	.%line 968 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:989 0
	alu[b4, b4, +, *l$index2[1]]
.543 04B880580300 common_code
	.%operands 24 1 0 -- 0 *l$index2 *L20 b5 B5 -- --
	.%line 968 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:989 0
	alu[b5, 0, +carry, *l$index2]
.544 00B0C04010BF common_code
	.%operands 8 1 0 b4 B4 @a63 @A63 b4 B4 -- --
	.%line 968 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:989 0
	alu[b4, b4, +, @a63]
.545 00B8C0501700 common_code
	.%operands 24 1 0 b5 B5 -- 0 b5 B5 -- --
	.%line 968 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:989 0
	alu[b5, b5, +carry, 0]
.546 0081C0501A00 common_code
	.%operands 264 1 0 -- -- b6 B6 a5 A5 -- --
	.%line 968 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:976 0
	alu_shf[a5, --, B, b6, <<4]
.547 00A0C0501005 common_code
	.%operands 8 1 0 b4 B4 a5 A5 a5 A5 -- --
	.%line 968 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:989 0
	alu[a5, b4, +, a5]
.548 00B8C0401700 common_code
	.%operands 24 1 0 b5 B5 -- 0 b4 B4 -- --
	.%line 968 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:989 0
	alu[b4, b5, +carry, 0]
.549 009080581305 common_code
	.%operands 8 1 0 b4 B4 a5 A5 b5 B5 -- --
	.%line 968 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:991 0
	dbl_shf[b5, b4, a5, >>8]
.550 0094805C16FF common_code
	.%operands 8 1 0 b5 B5 -- 255 b5 B5 -- --
	.%line 968 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:991 0
	alu_shf[b5, b5, AND, 255, <<24]
.551 0081C207E200 common_code
	.%operands 264 1 0 -- -- -- 248 -- -- -- --
	.%line 968 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:991 1
	alu_shf[--, --, B, 248, <<4]
.552 06431E041405 common_code
	.%operands 6 1 0 b5 B5 a5 A5 -- -- $0 $R0
	.%line 968 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 0 fiid:991 0
	mem[read8, $0, b5, <<8, a5, 16], ctx_swap[s1], indirect_ref
.553 00B000560000 common_code
	.%operands 264 1 0 -- -- $0 $R0 b5 B5 -- --
	.%line 968 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:989 0
	alu[b5, --, B, $0]
.%import_expr common_code 554 <40:40:13,34:22:0> &bp 588 +
.554 00D093348483 common_code
	.%operands 0 1 3 -- -- $3 $R3 -- -- -- --
	.%line 968 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:989 3 588
	br_bset[$3, 0, l_1457#], defer[3]
.555 00A000660400 common_code
	.%operands 264 1 0 -- -- $1 $R1 a6 A6 -- --
	.%line 968 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 0 fiid:989 2
	alu[a6, --, B, $1]
.556 00A000960800 common_code
	.%operands 264 1 0 -- -- $2 $R2 a9 A9 -- --
	.%line 968 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 0 fiid:989 1
	alu[a9, --, B, $2]
.557 00B000860C00 common_code
	.%operands 264 1 0 -- -- $3 $R3 b8 B8 -- --
	.%line 968 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 0 fiid:989 0
	alu[b8, --, B, $3]
.558 00A0C0700740 common_code
	.%operands 8 1 0 b1 B1 -- 64 a7 A7 -- --
	.%line 968 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:989 0
	alu[a7, b1, +, 64]
.559 0081B0201706 common_code
	.%operands 8 1 0 a6 A6 b5 B5 a2 A2 -- --
	.%line 968 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:992 0
	dbl_shf[a2, a6, b5, >>27]
.560 00F00FF01BFF common_code
	.%operands 0 1 0 -- 65535 -- -- b6 B6 -- --
	.%line 968 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:992 0
	immed[b6, 65535, <<0]
.561 00F440001B1F common_code
	.%operands 0 1 0 b6 B6 -- 31 b6 B6 -- --
	.%line 968 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:992 0
	immed_w1[b6, 31]
.562 00A400201802 common_code
	.%operands 8 1 0 a2 A2 b6 B6 a2 A2 -- --
	.%line 968 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:992 0
	alu[a2, a2, AND, b6]
.563 008A30208602 common_code
	.%operands 8 1 0 a2 A2 -- 1 a2 A2 -- --
	.%line 968 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:992 0
	alu_shf[a2, a2, OR, 1, <<29]
.564 00C001181807 common_code
	.%operands 0 1 0 a7 A7 -- -- b6 B6 -- --
	.%line 968 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:992 0
	ld_field_w_clr[b6, 0001, a7, <<0]
.565 008AB0201A02 common_code
	.%operands 8 1 0 a2 A2 b6 B6 a2 A2 -- --
	.%line 968 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:992 0
	alu_shf[a2, a2, OR, b6, <<21]
.566 04AAF0082002 common_code
	.%operands 8 1 0 *l$index2[8] *L28 a2 A2 -- -- -- --
	.%line 968 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:989 0
	alu[--, *l$index2[8], -, a2]
.%import_expr common_code 567 <40:40:13,34:22:0> &bp 573 +
.567 00D88F408120 common_code
	.%operands 16 1 0 -- -- -- -- -- -- -- --
	.%line 968 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:989 0 573
	beq[l_1333#]
.568 00A058000002 common_code
	.%operands 264 1 0 -- -- a2 A2 $0 $W0 -- --
	.%line 968 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:993 0
	alu[$0, --, B, a2]
.569 000F20002B20 common_code
	.%operands 1 1 0 -- 0 b10 B10 -- -- $0 $W0
	.%line 968 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:993 0
	pcie[write_pci, $0, 0, <<8, b10, 1], sig_done[s2]
.570 000E10002B20 common_code
	.%operands 2 1 0 -- 0 b10 B10 -- -- $0 $R0
	.%line 968 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:993 0
	pcie[read_pci, $0, 0, <<8, b10, 1], sig_done[s1]
.571 00E000000006 common_code
	.%operands 0 1 0 -- -- -- -- -- -- -- --
	.%line 968 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:993 0
	ctx_arb[s1, s2], all
.572 08A060800002 common_code
	.%operands 264 1 0 -- -- a2 A2 *l$index2[8] *L28 -- --
	.%line 968 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:989 0
	alu[*l$index2[8], --, B, a2]
.573 00A058100009 common_code
	.%operands 264 1 0 -- -- a9 A9 $1 $W1 -- --
	.%line 968 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:989 0
l_1333#:
	alu[$1, --, B, a9]
.574 00A4002C1C06 common_code
	.%operands 8 1 0 a6 A6 -- 7 a2 A2 -- --
	.%line 968 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:994 0
	alu[a2, a6, AND, 7]
.575 008080280202 common_code
	.%operands 264 1 0 -- -- a2 A2 a2 A2 -- --
	.%line 968 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:994 0
	alu_shf[a2, --, B, a2, <<24]
.576 000D20101702 common_code
	.%operands 1 2 0 a2 A2 b5 B5 -- -- $1 $W1
	.%line 968 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:994 0
	pcie[write, $1, a2, <<8, b5, 1], sig_done[s2]
.577 00A070000004 common_code
	.%operands 264 1 0 -- -- a4 A4 -- -- -- --
	.%line 968 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:989 0
	alu[--, --, B, a4]
.%import_expr common_code 578 <40:40:13,34:22:0> &bp 586 +
.578 00D892808120 common_code
	.%operands 16 1 0 -- -- -- -- -- -- -- --
	.%line 968 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:989 0 586
	beq[l_1455#]
.579 00AA58002301 common_code
	.%operands 8 1 0 b8 B8 -- 1 $0 $W0 -- --
	.%line 968 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:989 0
	alu[$0, b8, OR, 1]
.580 00B0805C3005 common_code
	.%operands 8 1 0 a5 A5 -- 12 b5 B5 -- --
	.%line 968 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:989 0
	alu[b5, a5, +, 12]
.581 00A8C0401300 common_code
	.%operands 24 1 0 b4 B4 -- 0 a4 A4 -- --
	.%line 968 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:989 0
	alu[a4, b4, +carry, 0]
.582 008080201704 common_code
	.%operands 8 1 0 a4 A4 b5 B5 a2 A2 -- --
	.%line 968 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:995 0
	dbl_shf[a2, a4, b5, >>8]
.583 00848027FE02 common_code
	.%operands 8 1 0 a2 A2 -- 255 a2 A2 -- --
	.%line 968 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:995 0
	alu_shf[a2, a2, AND, 255, <<24]
.584 004216001702 common_code
	.%operands 1 1 0 a2 A2 b5 B5 -- -- $0 $W0
	.%line 968 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:995 0
	mem[write8, $0, a2, <<8, b5, 4], sig_done[s1]
.%import_expr common_code 585 <40:40:13,34:22:0> &bp 587 +
.585 00E092C40006 common_code
	.%operands 0 1 0 -- -- -- -- -- -- -- --
	.%line 968 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:989 0 587
	ctx_arb[s1, s2], all, br[l_1456#]
.586 00E000000004 common_code
	.%operands 0 1 0 -- -- -- -- -- -- -- --
	.%line 968 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:989 0
l_1455#:
	ctx_arb[s2], all
.587 00F0000C0002 common_code
	.%operands 0 1 0 -- 0 -- -- a2 A2 -- --
	.%line 968 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:989 0
l_1456#:
	immed[a2, 0, <<0]
.588 00A070000002 common_code
	.%operands 264 1 0 -- -- a2 A2 -- -- -- --
	.%line 968 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:976 0
l_1457#:
	alu[--, --, B, a2]
.%import_expr common_code 589 <40:40:13,34:22:0> &bp 618 +
.589 00D89A808121 common_code
	.%operands 16 1 0 -- -- -- -- -- -- -- --
	.%line 968 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:976 0 618
	bne[l_1462#]
.590 106110008208 common_code
	.%operands 1 1 2 a8 A8 -- 0 -- -- $0 $W0
	.%line 968 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:996 2
	cls[write_be, $0, a8, 0, 1], ctx_swap[s1], defer[2]
.591 00F0000C0180 common_code
	.%operands 0 1 0 -- 0 -- -- $0 $W0 -- --
	.%line 968 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 0 fiid:996 1
	immed[$0, 0, <<0]
.592 00A440400703 common_code
	.%operands 8 1 0 b1 B1 -- 3 a4 A4 -- --
	.%line 968 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 0 fiid:996 0
	alu[a4, b1, AND, 3]
.593 106110001E20 common_code
	.%operands 1 1 2 b7 B7 -- 0 -- -- $0 $W0
	.%line 968 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:976 2
	cls[write_be, $0, b7, 0, 1], ctx_swap[s1], defer[2]
.594 00F0000C0180 common_code
	.%operands 0 1 0 -- 0 -- -- $0 $W0 -- --
	.%line 968 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 0 fiid:976 1
	immed[$0, 0, <<0]
.595 00AAC04C0C04 common_code
	.%operands 8 1 0 -- 3 a4 A4 a4 A4 -- --
	.%line 968 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 0 fiid:996 0
	alu[a4, 3, -, a4]
.596 00FC09E00700 common_code
	.%operands 0 1 0 b1 B1 -- -- -- -- -- --
	.%line 968 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:996 0
	local_csr_wr[active_lm_addr_3, b1]
.597 0081D0480204 common_code
	.%operands 264 1 0 -- -- a4 A4 a4 A4 -- --
	.%line 968 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:996 0
	alu_shf[a4, --, B, a4, <<3]
.598 00F0000C0300 common_code
	.%operands 0 1 0 -- -- -- -- -- -- -- --
	.%line 968 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:996 0
	nop
.599 00AA300C0004 common_code
	.%operands 8 1 0 a4 A4 -- 0 -- -- -- --
	.%line 968 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:996 1
	alu[--, a4, OR, 0]
.600 049000416100 common_code
	.%operands 296 1 0 -- -- *l$index3 *L30 b4 B4 -- --
	.%line 968 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 0 fiid:996 0
	alu_shf[b4, --, B, *l$index3, >>indirect]
.601 00A0C04004FF common_code
	.%operands 8 1 0 b1 B1 @a127 @A127 a4 A4 -- --
	.%line 968 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:996 0
	alu[a4, b1, +, @a127]
.602 00FC066C0004 common_code
	.%operands 0 1 0 a4 A4 -- -- -- -- -- --
	.%line 968 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:996 0
	local_csr_wr[active_lm_addr_0, a4]
.603 00C001101005 common_code
	.%operands 0 1 0 b4 B4 -- -- a5 A5 -- --
	.%line 968 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:996 0
	ld_field_w_clr[a5, 0001, b4, <<0]
.604 00A4004C0C04 common_code
	.%operands 8 1 0 a4 A4 -- 3 a4 A4 -- --
	.%line 968 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:996 0
	alu[a4, a4, AND, 3]
.605 00AAC04C0C04 common_code
	.%operands 8 1 0 -- 3 a4 A4 a4 A4 -- --
	.%line 968 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:996 0
	alu[a4, 3, -, a4]
.606 0081D0480204 common_code
	.%operands 264 1 0 -- -- a4 A4 a4 A4 -- --
	.%line 968 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:996 0
	alu_shf[a4, --, B, a4, <<3]
.607 00AA300C0004 common_code
	.%operands 8 1 0 a4 A4 -- 0 -- -- -- --
	.%line 968 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:996 1
	alu[--, a4, OR, 0]
.608 008000414100 common_code
	.%operands 296 1 0 -- -- *l$index0 *L00 a4 A4 -- --
	.%line 968 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 0 fiid:996 0
	alu_shf[a4, --, B, *l$index0, >>indirect]
.609 00C001181004 common_code
	.%operands 0 1 0 a4 A4 -- -- b4 B4 -- --
	.%line 968 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:996 0
	ld_field_w_clr[b4, 0001, a4, <<0]
.610 00AAB0001005 common_code
	.%operands 8 1 0 a5 A5 b4 B4 -- -- -- --
	.%line 968 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:996 0
	alu[--, a5, -, b4]
.%import_expr common_code 611 <40:40:13,34:22:0> &bp 618 +
.611 00D89A808121 common_code
	.%operands 16 1 0 -- -- -- -- -- -- -- --
	.%line 968 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:996 0 618
	bne[l_1462#]
.%import_expr common_code 612 <27:20:8,17:10:0> _msix_tx_irqc_state &v 0 + 0xffff &
.612 00F0417E0004 common_code
	.%operands 0 1 0 a4 A4 -- -- a4 A4 -- --
	.%line 968 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:996 0
	immed_w0[a4, @_msix_tx_irqc_state]
.%import_expr common_code 613 <27:20:24,17:10:16> _msix_tx_irqc_state &v 0 + 0xffff0000 &
.613 00F4400C0004 common_code
	.%operands 0 1 0 a4 A4 -- -- a4 A4 -- --
	.%line 968 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:996 0
	immed_w1[a4, @_msix_tx_irqc_state]
.614 00B0C0300C04 common_code
	.%operands 8 1 0 b3 B3 a4 A4 b3 B3 -- --
	.%line 968 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:996 0
	alu[b3, b3, +, a4]
.615 106112000E20 common_code
	.%operands 1 2 2 b3 B3 -- 0 -- -- $0 $W0
	.%line 968 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:996 2
	cls[write_be, $0, b3, 0, 2], ctx_swap[s1], defer[2]
.616 00F0000C0180 common_code
	.%operands 0 1 0 -- 0 -- -- $0 $W0 -- --
	.%line 968 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 0 fiid:996 1
	immed[$0, 0, <<0]
.617 00F0000C0181 common_code
	.%operands 0 1 0 -- 0 -- -- $1 $W1 -- --
	.%line 968 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 0 fiid:996 0
	immed[$1, 0, <<0]
.618 00A070000002 common_code
	.%operands 264 1 0 -- -- a2 A2 -- -- -- --
	.%line 969 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:908 0
/******/              if (!ret) {
l_1462#:
	alu[--, --, B, a2]
.%import_expr common_code 619 <40:40:13,34:22:0> &bp 641 +
.619 00D8A0408121 common_code
	.%operands 16 1 0 -- -- -- -- -- -- -- --
	.%line 969 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:908 0 641
	bne[l_1467#]
.620 00FC06600700 common_code
	.%operands 0 1 0 b1 B1 -- -- -- -- -- --
	.%line 971 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:908 0
/******/                  if (msix_rx_entries[pcie_isl][qnum] ==
	local_csr_wr[active_lm_addr_0, b1]
.621 00A440200703 common_code
	.%operands 8 1 0 b1 B1 -- 3 a2 A2 -- --
	.%line 971 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:908 0
	alu[a2, b1, AND, 3]
.622 00B0C01004FF common_code
	.%operands 8 1 0 b1 B1 @a127 @A127 b1 B1 -- --
	.%line 971 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:908 0
	alu[b1, b1, +, @a127]
.623 00FC06E00700 common_code
	.%operands 0 1 0 b1 B1 -- -- -- -- -- --
	.%line 971 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:908 0
	local_csr_wr[active_lm_addr_1, b1]
.624 00A428100A81 common_code
	.%operands 8 1 0 n$1 N$1 b2 B2 n$1 N$1 -- --
	.%line 970 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:908 0
/******/                  msix_rx_pending &= ~qmask;
	alu[n$1, n$1, AND, b2]
.625 00A4680A0000 common_code
	.%operands 8 1 0 n$0 N$0 a0 A0 n$0 N$0 -- --
	.%line 970 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:908 0
	alu[n$0, n$0, AND, a0]
.626 00AAC02C0C02 common_code
	.%operands 8 1 0 -- 3 a2 A2 a2 A2 -- --
	.%line 971 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:908 0
/******/                  if (msix_rx_entries[pcie_isl][qnum] ==
	alu[a2, 3, -, a2]
.627 0081D0280202 common_code
	.%operands 264 1 0 -- -- a2 A2 a2 A2 -- --
	.%line 971 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:908 0
	alu_shf[a2, --, B, a2, <<3]
.628 00AA300C0002 common_code
	.%operands 8 1 0 a2 A2 -- 0 -- -- -- --
	.%line 971 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:908 1
	alu[--, a2, OR, 0]
.629 008000214100 common_code
	.%operands 296 1 0 -- -- *l$index0 *L00 a2 A2 -- --
	.%line 971 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 0 fiid:908 0
	alu_shf[a2, --, B, *l$index0, >>indirect]
.630 00C001180C02 common_code
	.%operands 0 1 0 a2 A2 -- -- b3 B3 -- --
	.%line 971 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:908 0
	ld_field_w_clr[b3, 0001, a2, <<0]
.631 00B440100703 common_code
	.%operands 8 1 0 b1 B1 -- 3 b1 B1 -- --
	.%line 971 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:908 0
	alu[b1, b1, AND, 3]
.632 00BA80100703 common_code
	.%operands 8 1 0 -- 3 b1 B1 b1 B1 -- --
	.%line 971 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:908 0
	alu[b1, 3, -, b1]
.633 0091D0100600 common_code
	.%operands 264 1 0 -- -- b1 B1 b1 B1 -- --
	.%line 971 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:908 0
	alu_shf[b1, --, B, b1, <<3]
.634 00AA70000700 common_code
	.%operands 8 1 0 b1 B1 -- 0 -- -- -- --
	.%line 971 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:908 1
	alu[--, b1, OR, 0]
.635 009000116100 common_code
	.%operands 296 1 0 -- -- *l$index1 *L10 b1 B1 -- --
	.%line 971 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 0 fiid:908 0
	alu_shf[b1, --, B, *l$index1, >>indirect]
.636 00C001100402 common_code
	.%operands 0 1 0 b1 B1 -- -- a2 A2 -- --
	.%line 971 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:908 0
	ld_field_w_clr[a2, 0001, b1, <<0]
.637 00AAF0000C02 common_code
	.%operands 8 1 0 b3 B3 a2 A2 -- -- -- --
	.%line 971 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:908 0
	alu[--, b3, -, a2]
.%import_expr common_code 638 <40:40:13,34:22:0> &bp 641 +
.638 00D8A0408121 common_code
	.%operands 16 1 0 -- -- -- -- -- -- -- --
	.%line 971 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:908 0 641
	bne[l_1467#]
.639 00A428300A83 common_code
	.%operands 8 1 0 n$3 N$3 b2 B2 n$3 N$3 -- --
	.%line 973 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:908 0
/******/                      msix_tx_pending &= ~qmask;
	alu[n$3, n$3, AND, b2]
.640 00A4682A0800 common_code
	.%operands 8 1 0 n$2 N$2 a0 A0 n$2 N$2 -- --
	.%line 973 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:908 0
	alu[n$2, n$2, AND, a0]
.641 00AA30000001 common_code
	.%operands 8 1 0 a1 A1 b0 B0 -- -- -- --
	.%line 958 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:908 0
/******/          while (pending) {
l_1467#:
	alu[--, a1, OR, b0]
.%import_expr common_code 642 <40:40:13,34:22:0> &bp 443 +
.642 00D86EC08121 common_code
	.%operands 16 1 0 -- -- -- -- -- -- -- --
	.%line 958 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:908 0 443
	bne[l_1032#]
.643 00F0000C0300 common_code
	.%operands 0 1 0 -- -- -- -- -- -- -- --
	.%line 958 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:908 0
	nop
.644 00F0000C0300 common_code
	.%operands 0 1 0 -- -- -- -- -- -- -- --
	.%line 958 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:908 0
	nop
.645 00F0000C0300 common_code
	.%operands 0 1 0 -- -- -- -- -- -- -- --
	.%line 958 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:908 0
	nop
.646 00B0000A0800 common_code
	.%operands 264 1 0 -- -- n$2 N$2 b0 B0 -- --
	.%line 977 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:908 0
/******/          pending = msix_tx_pending;
l_1469#:
	alu[b0, --, B, n$2]
.647 00A0001A0C00 common_code
	.%operands 264 1 0 -- -- n$3 N$3 a1 A1 -- --
	.%line 977 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:908 0
	alu[a1, --, B, n$3]
.648 00AA30000001 common_code
	.%operands 8 1 0 a1 A1 b0 B0 -- -- -- --
	.%line 978 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:908 0
/******/          while (pending) {
	alu[--, a1, OR, b0]
.%import_expr common_code 649 <40:40:13,34:22:0> &bp 852 +
.649 00D8D5008120 common_code
	.%operands 16 1 0 -- -- -- -- -- -- -- --
	.%line 978 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:908 0 852
	beq[l_1934#]
.650 00A070000001 common_code
	.%operands 264 1 0 -- -- a1 A1 -- -- -- --
	.%line 979 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:997 0
/******/              qnum = ffs64(pending);
l_1471#:
	alu[--, --, B, a1]
.%import_expr common_code 651 <40:40:13,34:22:0> &bp 655 +
.651 00D8A3D08120 common_code
	.%operands 16 1 1 -- -- -- -- -- -- -- --
	.%line 979 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:997 1 655
	beq[l_1480#], defer[1]
.652 00F000001300 common_code
	.%operands 0 1 0 -- 0 -- -- b4 B4 -- --
	.%line 980 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 0 fiid:908 0
/******/              qmask = 1ull << qnum;
	immed[b4, 0, <<0]
.%import_expr common_code 653 <40:40:13,34:22:0> &bp 661 +
.653 00D8A5508038 common_code
	.%operands 0 1 1 -- -- -- -- -- -- -- --
	.%line 979 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:997 1 661
/******/              qnum = ffs64(pending);
	br[l_1487#], defer[1]
.654 00B7401C0001 common_code
	.%operands 8 1 0 a1 A1 -- -- b1 B1 -- --
	.%line 979 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 0 fiid:998 0
	ffs[b1, a1]
.655 00A030000000 common_code
	.%operands 264 1 0 -- -- b0 B0 -- -- -- --
	.%line 979 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:997 0
l_1480#:
	alu[--, --, B, b0]
.%import_expr common_code 656 <40:40:13,34:22:0> &bp 660 +
.656 00D8A5008120 common_code
	.%operands 16 1 0 -- -- -- -- -- -- -- --
	.%line 979 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:997 0 660
	beq[l_1486#]
.%import_expr common_code 657 <40:40:13,34:22:0> &bp 661 +
.657 00D8A5608038 common_code
	.%operands 0 1 2 -- -- -- -- -- -- -- --
	.%line 979 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:997 2 661
	br[l_1487#], defer[2]
.658 00A700000300 common_code
	.%operands 8 1 0 b0 B0 -- -- a0 A0 -- --
	.%line 979 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 0 fiid:999 1
	ffs[a0, b0]
.659 00B0801C8000 common_code
	.%operands 8 1 0 a0 A0 -- 32 b1 B1 -- --
	.%line 979 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 0 fiid:997 0
	alu[b1, a0, +, 32]
.660 00F080000700 common_code
	.%operands 0 1 0 -- -1 -- 0 b1 B1 -- --
	.%line 979 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:997 0
l_1486#:
	immed[b1, -1, 0]
.661 00BA40500700 common_code
	.%operands 8 1 0 b1 B1 -- 0 b5 B5 -- --
	.%line 980 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:908 0
/******/              qmask = 1ull << qnum;
l_1487#:
	alu[b5, b1, OR, 0]
.%import_expr common_code 662 <40:40:13,34:22:0> &bp 1254 +
.662 00D939A08038 common_code
	.%operands 0 1 2 -- -- -- -- -- -- -- --
	.%line 980 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:908 2 1254
	br[__shl_64#], defer[2]
.663 00F0000C0400 common_code
	.%operands 0 1 0 -- 1 -- -- a0 A0 -- --
	.%line 980 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 0 fiid:908 1
	immed[a0, 1, <<0]
.%import_expr common_code 664 <27:20:8,17:10:0> &bp 665 +
.664 00F0002E6409 common_code
	.%operands 0 1 0 -- -- -- -- a9 A9 -- --
	.%line 980 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 0 fiid:908 0
	load_addr[a9, l_10204#]
.665 009BE0300621 common_code
	.%operands 8 1 0 -- 1 b1 B1 b3 B3 -- --
	.%line 984 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:908 0
/******/              count = qc_read(pcie_isl, NFD_NATQ2QC(qnum, NFD_IN_TX_QUEUE),
l_10204#:
	alu_shf[b3, 1, OR, b1, <<2]
.666 00A0C0200CFF common_code
	.%operands 8 1 0 b3 B3 @a127 @A127 a2 A2 -- --
	.%line 984 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:1001 0
	alu[a2, b3, +, @a127]
.667 008B5028A202 common_code
	.%operands 8 1 0 -- 8 a2 A2 a2 A2 -- --
	.%line 984 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:1001 0
	alu_shf[a2, 8, OR, a2, <<11]
.668 0091E0600600 common_code
	.%operands 264 1 0 -- -- b1 B1 b6 B6 -- --
	.%line 988 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:908 0
/******/              newpkts = msix_update_packet_count(pcie_isl, qnum, 0, count);
	alu_shf[b6, --, B, b1, <<2]
.669 00B200201400 common_code
	.%operands 264 1 0 -- -- b5 B5 b2 B2 -- --
	.%line 981 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:908 0
/******/              pending &= ~qmask;
	alu[b2, --, ~B, b5]
.670 00A200001300 common_code
	.%operands 264 1 0 -- 0 b4 B4 a0 A0 -- --
	.%line 981 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:908 0
	alu[a0, 0, ~B, b4]
.671 040E10008202 common_code
	.%operands 2 1 2 -- 0 a2 A2 -- -- $0 $R0
	.%line 984 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:1001 2
/******/              count = qc_read(pcie_isl, NFD_NATQ2QC(qnum, NFD_IN_TX_QUEUE),
	pcie[read_pci, $0, 0, <<8, a2, 1], ctx_swap[s1], defer[2]
.672 00A400100801 common_code
	.%operands 8 1 0 a1 A1 b2 B2 a1 A1 -- --
	.%line 981 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 0 fiid:908 1
/******/              pending &= ~qmask;
	alu[a1, a1, AND, b2]
.673 00B440000000 common_code
	.%operands 8 1 0 b0 B0 a0 A0 b0 B0 -- --
	.%line 981 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 0 fiid:908 0
	alu[b0, b0, AND, a0]
.674 00A0C02018DF common_code
	.%operands 8 1 0 b6 B6 @a95 @A95 a2 A2 -- --
	.%line 988 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:908 0
/******/              newpkts = msix_update_packet_count(pcie_isl, qnum, 0, count);
	alu[a2, b6, +, @a95]
.675 00FC066C0002 common_code
	.%operands 0 1 0 a2 A2 -- -- -- -- -- --
	.%line 988 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:1002 0
	local_csr_wr[active_lm_addr_0, a2]
.676 00B400337D80 common_code
	.%operands 8 1 0 $0 $R0 @b95 @B95 b3 B3 -- --
	.%line 986 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:908 0
/******/              count = NFP_QC_STS_LO_READPTR_of(count);
	alu[b3, $0, AND, @b95]
.677 0081D0400600 common_code
	.%operands 264 1 0 -- -- b1 B1 a4 A4 -- --
	.%line 991 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:1004 0
/******/              ret = msix_send_q_irq(pcie_isl, qnum, 0, newpkts);
	alu_shf[a4, --, B, b1, <<3]
.%import_expr common_code 678 <27:20:8,7:0:0> _msix_tx_irqc_state &v 0 + 0xffff &
.678 00F041701F80 common_code
	.%operands 0 1 0 b7 B7 -- -- b7 B7 -- --
	.%line 991 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:1003 0
	immed_w0[b7, @_msix_tx_irqc_state]
.%import_expr common_code 679 <27:20:24,7:0:16> _msix_tx_irqc_state &v 0 + 0xffff0000 &
.679 00F440001F00 common_code
	.%operands 0 1 0 b7 B7 -- -- b7 B7 -- --
	.%line 991 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:1003 0
	immed_w1[b7, @_msix_tx_irqc_state]
.680 00AAC0600E00 common_code
	.%operands 8 1 0 b3 B3 *l$index0 *L00 a6 A6 -- --
	.%line 988 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:1002 0
/******/              newpkts = msix_update_packet_count(pcie_isl, qnum, 0, count);
	alu[a6, b3, -, *l$index0]
.681 00A020000C00 common_code
	.%operands 264 1 0 -- -- b3 B3 *l$index0 *L00 -- --
	.%line 988 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:1002 0
	alu[*l$index0, --, B, b3]
.682 00FC0C000000 common_code
	.%operands 0 1 0 -- -- -- -- -- -- -- --
	.%line 991 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:1007 1
/******/              ret = msix_send_q_irq(pcie_isl, qnum, 0, newpkts);
	local_csr_rd[timestamp_low]
.683 00F000000F00 common_code
	.%operands 0 1 0 -- 0 -- -- b3 B3 -- --
	.%line 991 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 0 fiid:1007 0
	immed[b3, 0, <<0]
.684 00B080801C04 common_code
	.%operands 8 1 0 a4 A4 b7 B7 b8 B8 -- --
	.%line 991 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:1003 0
	alu[b8, a4, +, b7]
.685 106010002020 common_code
	.%operands 2 1 0 b8 B8 -- 0 -- -- $0 $R0
	.%line 991 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:1004 0
	cls[read_be, $0, b8, 0, 1], ctx_swap[s1]
.686 00A000560000 common_code
	.%operands 264 1 0 -- -- $0 $R0 a5 A5 -- --
	.%line 991 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:1004 0
	alu[a5, --, B, $0]
.%import_expr common_code 687 <27:20:8,7:0:0> _msix_tx_irqc_state &v 4 + 0xffff &
.687 00F041701F84 common_code
	.%operands 0 1 0 b7 B7 -- -- b7 B7 -- --
	.%line 991 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:1003 0
	immed_w0[b7, @_msix_tx_irqc_state+4]
.%import_expr common_code 688 <27:20:24,7:0:16> _msix_tx_irqc_state &v 4 + 0xffff0000 &
.688 00F440001F00 common_code
	.%operands 0 1 0 b7 B7 -- -- b7 B7 -- --
	.%line 991 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:1003 0
	immed_w1[b7, @_msix_tx_irqc_state+4]
.689 00A080801C04 common_code
	.%operands 8 1 0 a4 A4 b7 B7 a8 A8 -- --
	.%line 991 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:1003 0
	alu[a8, a4, +, b7]
.690 106010008008 common_code
	.%operands 2 1 0 a8 A8 -- 0 -- -- $0 $R0
	.%line 991 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:1004 0
	cls[read_be, $0, a8, 0, 1], ctx_swap[s1]
.691 106110008208 common_code
	.%operands 1 1 2 a8 A8 -- 0 -- -- $0 $W0
	.%line 991 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:1004 2
	cls[write_be, $0, a8, 0, 1], ctx_swap[s1], defer[2]
.692 00A080260006 common_code
	.%operands 8 1 0 a6 A6 $0 $R0 a2 A2 -- --
	.%line 991 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 0 fiid:1004 1
	alu[a2, a6, +, $0]
.693 00A058000002 common_code
	.%operands 264 1 0 -- -- a2 A2 $0 $W0 -- --
	.%line 991 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 0 fiid:1004 0
	alu[$0, --, B, a2]
.694 00A070000005 common_code
	.%operands 264 1 0 -- -- a5 A5 -- -- -- --
	.%line 991 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:1004 0
	alu[--, --, B, a5]
.%import_expr common_code 695 <40:40:13,34:22:0> &bp 700 +
.695 00D8AF108121 common_code
	.%operands 16 1 1 -- -- -- -- -- -- -- --
	.%line 991 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:1004 1 700
	bne[l_1559#], defer[1]
.696 00BA00300F00 common_code
	.%operands 8 1 0 -- 0 b3 B3 b3 B3 -- --
	.%line 991 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 0 fiid:1004 0
	alu[b3, 0, OR, b3]
.697 106110002220 common_code
	.%operands 1 1 2 b8 B8 -- 0 -- -- $0 $W0
	.%line 991 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:1004 2
	cls[write_be, $0, b8, 0, 1], ctx_swap[s1], defer[2]
.698 00A018000C00 common_code
	.%operands 264 1 0 -- -- b3 B3 $0 $W0 -- --
	.%line 991 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 0 fiid:1004 1
	alu[$0, --, B, b3]
.699 00A000500C00 common_code
	.%operands 264 1 0 -- -- b3 B3 a5 A5 -- --
	.%line 991 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 0 fiid:1004 0
	alu[a5, --, B, b3]
.%import_expr common_code 700 <27:20:8,17:10:0> _msix_tx_irqc_cfg &v 0 + 0xffff &
.700 00F040DC8006 common_code
	.%operands 0 1 0 a6 A6 -- -- a6 A6 -- --
	.%line 991 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:1003 0
l_1559#:
	immed_w0[a6, @_msix_tx_irqc_cfg]
.%import_expr common_code 701 <27:20:24,17:10:16> _msix_tx_irqc_cfg &v 0 + 0xffff0000 &
.701 00F4400C0006 common_code
	.%operands 0 1 0 a6 A6 -- -- a6 A6 -- --
	.%line 991 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:1003 0
	immed_w1[a6, @_msix_tx_irqc_cfg]
.702 00A0C0601806 common_code
	.%operands 8 1 0 b6 B6 a6 A6 a6 A6 -- --
	.%line 991 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:1003 0
	alu[a6, b6, +, a6]
.703 106010008106 common_code
	.%operands 2 1 1 a6 A6 -- 0 -- -- $0 $R0
	.%line 991 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:1003 1
	cls[read_be, $0, a6, 0, 1], ctx_swap[s1], defer[1]
.704 00BAC0300C05 common_code
	.%operands 8 1 0 b3 B3 a5 A5 b3 B3 -- --
	.%line 991 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 0 fiid:1004 0
	alu[b3, b3, -, a5]
.705 00C403120006 common_code
	.%operands 8 1 0 $0 $R0 -- -- a6 A6 -- --
	.%line 991 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:1004 0
	ld_field_w_clr[a6, 0011, $0, <<0], load_cc
.%import_expr common_code 706 <40:40:13,34:22:0> &bp 713 +
.706 00D8B2508120 common_code
	.%operands 16 1 1 -- -- -- -- -- -- -- --
	.%line 991 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:1004 1 713
	beq[l_1563#], defer[1]
.707 009100620100 common_code
	.%operands 264 1 0 -- -- $0 $R0 b6 B6 -- --
	.%line 991 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 0 fiid:1004 0
	alu_shf[b6, --, B, $0, >>16]
.708 00AAF0000C06 common_code
	.%operands 8 1 0 b3 B3 a6 A6 -- -- -- --
	.%line 991 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:1004 0
	alu[--, b3, -, a6]
.%import_expr common_code 709 <40:40:13,34:22:0> &bp 719 +
.709 00D8B3C08124 common_code
	.%operands 16 1 0 -- -- -- -- -- -- -- --
	.%line 991 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:1004 0 719
	bhs[l_1569#]
.710 00A030001800 common_code
	.%operands 264 1 0 -- -- b6 B6 -- -- -- --
	.%line 991 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:1004 0
	alu[--, --, B, b6]
.%import_expr common_code 711 <40:40:13,34:22:0> &bp 744 +
.711 00D8BA008120 common_code
	.%operands 16 1 0 -- -- -- -- -- -- -- --
	.%line 991 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:1004 0 744
	beq[l_10195#]
.%import_expr common_code 712 <40:40:13,34:22:0> &bp 715 +
.712 00D8B2C08038 common_code
	.%operands 0 1 0 -- -- -- -- -- -- -- --
	.%line 991 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:1004 0 715
	br[l_1564#]
.713 00A030001800 common_code
	.%operands 264 1 0 -- -- b6 B6 -- -- -- --
	.%line 991 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:1004 0
l_1563#:
	alu[--, --, B, b6]
.%import_expr common_code 714 <40:40:13,34:22:0> &bp 719 +
.714 00D8B3C08120 common_code
	.%operands 16 1 0 -- -- -- -- -- -- -- --
	.%line 991 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:1004 0 719
	beq[l_1569#]
.715 00AAB0001802 common_code
	.%operands 8 1 0 a2 A2 b6 B6 -- -- -- --
	.%line 991 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:1004 0
l_1564#:
	alu[--, a2, -, b6]
.%import_expr common_code 716 <40:40:13,34:22:0> &bp 719 +
.716 00D8B3C08124 common_code
	.%operands 16 1 0 -- -- -- -- -- -- -- --
	.%line 991 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:1004 0 719
	bhs[l_1569#]
.717 00A070000006 common_code
	.%operands 264 1 0 -- -- a6 A6 -- -- -- --
	.%line 991 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:1004 0
	alu[--, --, B, a6]
.%import_expr common_code 718 <40:40:13,34:22:0> &bp 744 +
.718 00D8BA008121 common_code
	.%operands 16 1 0 -- -- -- -- -- -- -- --
	.%line 991 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:1004 0 744
	bne[l_10195#]
.719 00A0C02004FF common_code
	.%operands 8 1 0 b1 B1 @a127 @A127 a2 A2 -- --
	.%line 991 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:1003 0
l_1569#:
	alu[a2, b1, +, @a127]
.720 00FC06EC0002 common_code
	.%operands 0 1 0 a2 A2 -- -- -- -- -- --
	.%line 991 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:1003 0
	local_csr_wr[active_lm_addr_1, a2]
.721 00B4003C0C02 common_code
	.%operands 8 1 0 a2 A2 -- 3 b3 B3 -- --
	.%line 991 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:1003 0
	alu[b3, a2, AND, 3]
.722 00BA80300F03 common_code
	.%operands 8 1 0 -- 3 b3 B3 b3 B3 -- --
	.%line 991 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:1003 0
	alu[b3, 3, -, b3]
.723 0091D0300E00 common_code
	.%operands 264 1 0 -- -- b3 B3 b3 B3 -- --
	.%line 991 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:1003 0
	alu_shf[b3, --, B, b3, <<3]
.724 00AA70000F00 common_code
	.%operands 8 1 0 b3 B3 -- 0 -- -- -- --
	.%line 991 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:1003 1
	alu[--, b3, OR, 0]
.725 009000316100 common_code
	.%operands 296 1 0 -- -- *l$index1 *L10 b3 B3 -- --
	.%line 991 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 0 fiid:1003 0
	alu_shf[b3, --, B, *l$index1, >>indirect]
.726 00B400501685 common_code
	.%operands 8 1 0 n$5 N$5 b5 B5 b5 B5 -- --
	.%line 991 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:1003 0
	alu[b5, n$5, AND, b5]
.%import_expr common_code 727 <40:40:13,34:22:0> &bp 748 +
.727 00D8BB108121 common_code
	.%operands 16 1 1 -- -- -- -- -- -- -- --
	.%line 991 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:1003 1 748
	bne[l_1698#], defer[1]
.728 00C001100C06 common_code
	.%operands 0 1 0 b3 B3 -- -- a6 A6 -- --
	.%line 991 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 0 fiid:1003 0
	ld_field_w_clr[a6, 0001, b3, <<0]
.729 00F00023FF00 common_code
	.%operands 0 1 0 -- 512 -- -- @b127 @B127 -- --
	.%line 991 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:1003 0
	immed[@b127, 512, <<0]
.730 00FC0963FF00 common_code
	.%operands 0 1 0 @b127 @B127 -- -- -- -- -- --
	.%line 991 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:1003 0
	local_csr_wr[active_lm_addr_2, @b127]
.731 009110400600 common_code
	.%operands 264 1 0 -- -- b1 B1 b4 B4 -- --
	.%line 991 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:1003 0
	alu_shf[b4, --, B, b1, <<15]
.732 00BA40301300 common_code
	.%operands 8 1 0 b4 B4 -- 0 b3 B3 -- --
	.%line 991 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:1003 1
	alu[b3, b4, OR, 0]
.733 009DF0401100 common_code
	.%operands 136 1 0 b4 B4 -- -- b4 B4 -- --
	.%line 991 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 0 fiid:1003 0
	asr[b4, b4, >>31]
.734 04A0C0500E01 common_code
	.%operands 8 1 0 b3 B3 *l$index2[1] *L21 a5 A5 -- --
	.%line 991 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:1003 0
	alu[a5, b3, +, *l$index2[1]]
.735 04B8C0401200 common_code
	.%operands 24 1 0 b4 B4 *l$index2 *L20 b4 B4 -- --
	.%line 991 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:1003 0
	alu[b4, b4, +carry, *l$index2]
.736 009B60308E06 common_code
	.%operands 8 1 0 a6 A6 -- 3 b3 B3 -- --
	.%line 991 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:1003 0
	alu_shf[b3, a6, OR, 3, <<10]
.737 00A0C0500C05 common_code
	.%operands 8 1 0 b3 B3 a5 A5 a5 A5 -- --
	.%line 991 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:1003 0
	alu[a5, b3, +, a5]
.738 00B880401300 common_code
	.%operands 24 1 0 -- 0 b4 B4 b4 B4 -- --
	.%line 991 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:1003 0
	alu[b4, 0, +carry, b4]
.739 009080381305 common_code
	.%operands 8 1 0 b4 B4 a5 A5 b3 B3 -- --
	.%line 991 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:1009 0
	dbl_shf[b3, b4, a5, >>8]
.740 0094803C0EFF common_code
	.%operands 8 1 0 b3 B3 -- 255 b3 B3 -- --
	.%line 991 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:1009 0
	alu_shf[b3, b3, AND, 255, <<24]
.741 045C10040C05 common_code
	.%operands 2 1 0 b3 B3 a5 A5 -- -- $0 $R0
	.%line 991 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:1009 0
	mem[read32_le, $0, b3, <<8, a5, 1], ctx_swap[s1]
.742 00C401181080 common_code
	.%operands 8 1 0 $0 $R0 -- -- b4 B4 -- --
	.%line 991 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:1003 0
	ld_field_w_clr[b4, 0001, $0, <<0], load_cc
.%import_expr common_code 743 <40:40:13,34:22:0> &bp 746 +
.743 00D8BA808120 common_code
	.%operands 16 1 0 -- -- -- -- -- -- -- --
	.%line 991 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:1003 0 746
	beq[l_1639#]
.%import_expr common_code 744 <40:40:13,34:22:0> &bp 827 +
.744 00D8CED08038 common_code
	.%operands 0 1 1 -- -- -- -- -- -- -- --
	.%line 991 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:1003 1 827
l_10195#:
	br[l_1927#], defer[1]
.745 00F000000F01 common_code
	.%operands 0 1 0 -- 1 -- -- b3 B3 -- --
	.%line 991 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 0 fiid:1003 0
	immed[b3, 1, <<0]
.746 044210040D05 common_code
	.%operands 1 1 1 b3 B3 a5 A5 -- -- $0 $W0
	.%line 991 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:1011 1
l_1639#:
	mem[write8_le, $0, b3, <<8, a5, 1], ctx_swap[s1], defer[1]
.747 00F0000C0580 common_code
	.%operands 0 1 0 -- 1 -- -- $0 $W0 -- --
	.%line 991 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 0 fiid:1003 0
	immed[$0, 1, <<0]
.748 00F00023FF00 common_code
	.%operands 0 1 0 -- 512 -- -- @b127 @B127 -- --
	.%line 991 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:1016 0
l_1698#:
	immed[@b127, 512, <<0]
.749 00FC0963FF00 common_code
	.%operands 0 1 0 @b127 @B127 -- -- -- -- -- --
	.%line 991 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:1016 0
	local_csr_wr[active_lm_addr_2, @b127]
.750 00F000000F01 common_code
	.%operands 0 1 0 -- 1 -- -- b3 B3 -- --
	.%line 991 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:1016 0
	immed[b3, 1, <<0]
.751 009110400600 common_code
	.%operands 264 1 0 -- -- b1 B1 b4 B4 -- --
	.%line 991 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:1016 0
	alu_shf[b4, --, B, b1, <<15]
.752 00F0000C0300 common_code
	.%operands 0 1 0 -- -- -- -- -- -- -- --
	.%line 991 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:1016 0
	nop
.753 04A0C0501201 common_code
	.%operands 8 1 0 b4 B4 *l$index2[1] *L21 a5 A5 -- --
	.%line 991 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:1016 0
	alu[a5, b4, +, *l$index2[1]]
.754 04A880780300 common_code
	.%operands 24 1 0 -- 0 *l$index2 *L20 a7 A7 -- --
	.%line 991 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:1016 0
	alu[a7, 0, +carry, *l$index2]
.755 00A08053BC05 common_code
	.%operands 8 1 0 a5 A5 @b111 @B111 a5 A5 -- --
	.%line 991 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:1016 0
	alu[a5, a5, +, @b111]
.756 00A8807C0007 common_code
	.%operands 24 1 0 a7 A7 -- 0 a7 A7 -- --
	.%line 991 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:1016 0
	alu[a7, a7, +carry, 0]
.757 0091C0480206 common_code
	.%operands 264 1 0 -- -- a6 A6 b4 B4 -- --
	.%line 991 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:1003 0
	alu_shf[b4, --, B, a6, <<4]
.758 00B080601005 common_code
	.%operands 8 1 0 a5 A5 b4 B4 b6 B6 -- --
	.%line 991 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:1016 0
	alu[b6, a5, +, b4]
.759 00A8805C0007 common_code
	.%operands 24 1 0 a7 A7 -- 0 a5 A5 -- --
	.%line 991 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:1016 0
	alu[a5, a7, +carry, 0]
.760 009080401B05 common_code
	.%operands 8 1 0 a5 A5 b6 B6 b4 B4 -- --
	.%line 991 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:1018 0
	dbl_shf[b4, a5, b6, >>8]
.761 0084806C12FF common_code
	.%operands 8 1 0 b4 B4 -- 255 a6 A6 -- --
	.%line 991 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:1018 0
	alu_shf[a6, b4, AND, 255, <<24]
.762 0081C207E200 common_code
	.%operands 264 1 0 -- -- -- 248 -- -- -- --
	.%line 991 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:1018 1
	alu_shf[--, --, B, 248, <<4]
.763 02431E041806 common_code
	.%operands 6 1 0 a6 A6 b6 B6 -- -- $0 $R0
	.%line 991 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 0 fiid:1018 0
	mem[read8, $0, a6, <<8, b6, 16], ctx_swap[s1], indirect_ref
.764 00B000760000 common_code
	.%operands 264 1 0 -- -- $0 $R0 b7 B7 -- --
	.%line 991 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:1016 0
	alu[b7, --, B, $0]
.%import_expr common_code 765 <40:40:13,34:22:0> &bp 799 +
.765 00D0C7F48483 common_code
	.%operands 0 1 3 -- -- $3 $R3 -- -- -- --
	.%line 991 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:1016 3 799
	br_bset[$3, 0, l_1922#], defer[3]
.766 00A000660400 common_code
	.%operands 264 1 0 -- -- $1 $R1 a6 A6 -- --
	.%line 991 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 0 fiid:1016 2
	alu[a6, --, B, $1]
.767 00B000960800 common_code
	.%operands 264 1 0 -- -- $2 $R2 b9 B9 -- --
	.%line 991 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 0 fiid:1016 1
	alu[b9, --, B, $2]
.768 00A000960C00 common_code
	.%operands 264 1 0 -- -- $3 $R3 a9 A9 -- --
	.%line 991 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 0 fiid:1016 0
	alu[a9, --, B, $3]
.769 00B0C0400740 common_code
	.%operands 8 1 0 b1 B1 -- 64 b4 B4 -- --
	.%line 991 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:1016 0
	alu[b4, b1, +, 64]
.770 0091B0301F06 common_code
	.%operands 8 1 0 a6 A6 b7 B7 b3 B3 -- --
	.%line 991 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:1019 0
	dbl_shf[b3, a6, b7, >>27]
.771 00F00FFFFC07 common_code
	.%operands 0 1 0 -- 65535 -- -- a7 A7 -- --
	.%line 991 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:1019 0
	immed[a7, 65535, <<0]
.772 00F4400C7C07 common_code
	.%operands 0 1 0 a7 A7 -- 31 a7 A7 -- --
	.%line 991 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:1019 0
	immed_w1[a7, 31]
.773 00B440300C07 common_code
	.%operands 8 1 0 b3 B3 a7 A7 b3 B3 -- --
	.%line 991 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:1019 0
	alu[b3, b3, AND, a7]
.774 009A30380E21 common_code
	.%operands 8 1 0 b3 B3 -- 1 b3 B3 -- --
	.%line 991 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:1019 0
	alu_shf[b3, b3, OR, 1, <<29]
.775 00C001101007 common_code
	.%operands 0 1 0 b4 B4 -- -- a7 A7 -- --
	.%line 991 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:1019 0
	ld_field_w_clr[a7, 0001, b4, <<0]
.776 009AB0380E07 common_code
	.%operands 8 1 0 b3 B3 a7 A7 b3 B3 -- --
	.%line 991 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:1019 0
	alu_shf[b3, b3, OR, a7, <<21]
.777 04AAB0000E08 common_code
	.%operands 8 1 0 *l$index2[8] *L28 b3 B3 -- -- -- --
	.%line 991 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:1016 0
	alu[--, *l$index2[8], -, b3]
.%import_expr common_code 778 <40:40:13,34:22:0> &bp 784 +
.778 00D8C4008120 common_code
	.%operands 16 1 0 -- -- -- -- -- -- -- --
	.%line 991 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:1016 0 784
	beq[l_1798#]
.779 00A018000C00 common_code
	.%operands 264 1 0 -- -- b3 B3 $0 $W0 -- --
	.%line 991 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:1020 0
	alu[$0, --, B, b3]
.780 000F20002B20 common_code
	.%operands 1 1 0 -- 0 b10 B10 -- -- $0 $W0
	.%line 991 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:1020 0
	pcie[write_pci, $0, 0, <<8, b10, 1], sig_done[s2]
.781 000E10002B20 common_code
	.%operands 2 1 0 -- 0 b10 B10 -- -- $0 $R0
	.%line 991 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:1020 0
	pcie[read_pci, $0, 0, <<8, b10, 1], sig_done[s1]
.782 00E000000006 common_code
	.%operands 0 1 0 -- -- -- -- -- -- -- --
	.%line 991 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:1020 0
	ctx_arb[s1, s2], all
.783 08A020800C00 common_code
	.%operands 264 1 0 -- -- b3 B3 *l$index2[8] *L28 -- --
	.%line 991 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:1016 0
	alu[*l$index2[8], --, B, b3]
.784 00A018102400 common_code
	.%operands 264 1 0 -- -- b9 B9 $1 $W1 -- --
	.%line 991 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:1016 0
l_1798#:
	alu[$1, --, B, b9]
.785 00B4003C1C06 common_code
	.%operands 8 1 0 a6 A6 -- 7 b3 B3 -- --
	.%line 991 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:1021 0
	alu[b3, a6, AND, 7]
.786 008080600E00 common_code
	.%operands 264 1 0 -- -- b3 B3 a6 A6 -- --
	.%line 991 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:1021 0
	alu_shf[a6, --, B, b3, <<24]
.787 000D20101F06 common_code
	.%operands 1 2 0 a6 A6 b7 B7 -- -- $1 $W1
	.%line 991 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:1021 0
	pcie[write, $1, a6, <<8, b7, 1], sig_done[s2]
.788 00A030001400 common_code
	.%operands 264 1 0 -- -- b5 B5 -- -- -- --
	.%line 991 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:1016 0
	alu[--, --, B, b5]
.%import_expr common_code 789 <40:40:13,34:22:0> &bp 797 +
.789 00D8C7408120 common_code
	.%operands 16 1 0 -- -- -- -- -- -- -- --
	.%line 991 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:1016 0 797
	beq[l_1920#]
.790 00AA180C0409 common_code
	.%operands 8 1 0 a9 A9 -- 1 $0 $W0 -- --
	.%line 991 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:1016 0
	alu[$0, a9, OR, 1]
.791 00A0C0601B0C common_code
	.%operands 8 1 0 b6 B6 -- 12 a6 A6 -- --
	.%line 991 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:1016 0
	alu[a6, b6, +, 12]
.792 00B8804C0005 common_code
	.%operands 24 1 0 a5 A5 -- 0 b4 B4 -- --
	.%line 991 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:1016 0
	alu[b4, a5, +carry, 0]
.793 009080381306 common_code
	.%operands 8 1 0 b4 B4 a6 A6 b3 B3 -- --
	.%line 991 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:1022 0
	dbl_shf[b3, b4, a6, >>8]
.794 0094803C0EFF common_code
	.%operands 8 1 0 b3 B3 -- 255 b3 B3 -- --
	.%line 991 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:1022 0
	alu_shf[b3, b3, AND, 255, <<24]
.795 044216000F06 common_code
	.%operands 1 1 0 b3 B3 a6 A6 -- -- $0 $W0
	.%line 991 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:1022 0
	mem[write8, $0, b3, <<8, a6, 4], sig_done[s1]
.%import_expr common_code 796 <40:40:13,34:22:0> &bp 798 +
.796 00E0C7840006 common_code
	.%operands 0 1 0 -- -- -- -- -- -- -- --
	.%line 991 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:1016 0 798
	ctx_arb[s1, s2], all, br[l_1921#]
.797 00E000000004 common_code
	.%operands 0 1 0 -- -- -- -- -- -- -- --
	.%line 991 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:1016 0
l_1920#:
	ctx_arb[s2], all
.798 00F000000F00 common_code
	.%operands 0 1 0 -- 0 -- -- b3 B3 -- --
	.%line 991 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:1016 0
l_1921#:
	immed[b3, 0, <<0]
.799 00A030000C00 common_code
	.%operands 264 1 0 -- -- b3 B3 -- -- -- --
	.%line 991 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:1003 0
l_1922#:
	alu[--, --, B, b3]
.%import_expr common_code 800 <40:40:13,34:22:0> &bp 827 +
.800 00D8CEC08121 common_code
	.%operands 16 1 0 -- -- -- -- -- -- -- --
	.%line 991 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:1003 0 827
	bne[l_1927#]
.801 00FC09E00700 common_code
	.%operands 0 1 0 b1 B1 -- -- -- -- -- --
	.%line 991 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:1023 0
	local_csr_wr[active_lm_addr_3, b1]
.802 00FC066C0002 common_code
	.%operands 0 1 0 a2 A2 -- -- -- -- -- --
	.%line 991 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:1023 0
	local_csr_wr[active_lm_addr_0, a2]
.803 106110002220 common_code
	.%operands 1 1 2 b8 B8 -- 0 -- -- $0 $W0
	.%line 991 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:1023 2
	cls[write_be, $0, b8, 0, 1], ctx_swap[s1], defer[2]
.804 00F0000C0180 common_code
	.%operands 0 1 0 -- 0 -- -- $0 $W0 -- --
	.%line 991 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 0 fiid:1023 1
	immed[$0, 0, <<0]
.805 00B440400703 common_code
	.%operands 8 1 0 b1 B1 -- 3 b4 B4 -- --
	.%line 991 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 0 fiid:1023 0
	alu[b4, b1, AND, 3]
.806 106110008208 common_code
	.%operands 1 1 2 a8 A8 -- 0 -- -- $0 $W0
	.%line 991 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:1003 2
	cls[write_be, $0, a8, 0, 1], ctx_swap[s1], defer[2]
.807 00F0000C0180 common_code
	.%operands 0 1 0 -- 0 -- -- $0 $W0 -- --
	.%line 991 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 0 fiid:1003 1
	immed[$0, 0, <<0]
.808 00BA80401303 common_code
	.%operands 8 1 0 -- 3 b4 B4 b4 B4 -- --
	.%line 991 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 0 fiid:1023 0
	alu[b4, 3, -, b4]
.809 0091D0401200 common_code
	.%operands 264 1 0 -- -- b4 B4 b4 B4 -- --
	.%line 991 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:1023 0
	alu_shf[b4, --, B, b4, <<3]
.810 00AA70001300 common_code
	.%operands 8 1 0 b4 B4 -- 0 -- -- -- --
	.%line 991 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:1023 1
	alu[--, b4, OR, 0]
.811 049000416100 common_code
	.%operands 296 1 0 -- -- *l$index3 *L30 b4 B4 -- --
	.%line 991 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 0 fiid:1023 0
	alu_shf[b4, --, B, *l$index3, >>indirect]
.812 00C001101005 common_code
	.%operands 0 1 0 b4 B4 -- -- a5 A5 -- --
	.%line 991 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:1023 0
	ld_field_w_clr[a5, 0001, b4, <<0]
.813 00A4002C0C02 common_code
	.%operands 8 1 0 a2 A2 -- 3 a2 A2 -- --
	.%line 991 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:1023 0
	alu[a2, a2, AND, 3]
.814 00AAC02C0C02 common_code
	.%operands 8 1 0 -- 3 a2 A2 a2 A2 -- --
	.%line 991 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:1023 0
	alu[a2, 3, -, a2]
.815 0081D0280202 common_code
	.%operands 264 1 0 -- -- a2 A2 a2 A2 -- --
	.%line 991 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:1023 0
	alu_shf[a2, --, B, a2, <<3]
.816 00AA300C0002 common_code
	.%operands 8 1 0 a2 A2 -- 0 -- -- -- --
	.%line 991 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:1023 1
	alu[--, a2, OR, 0]
.817 008000214100 common_code
	.%operands 296 1 0 -- -- *l$index0 *L00 a2 A2 -- --
	.%line 991 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 0 fiid:1023 0
	alu_shf[a2, --, B, *l$index0, >>indirect]
.818 00C001181002 common_code
	.%operands 0 1 0 a2 A2 -- -- b4 B4 -- --
	.%line 991 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:1023 0
	ld_field_w_clr[b4, 0001, a2, <<0]
.819 00AAB0001005 common_code
	.%operands 8 1 0 a5 A5 b4 B4 -- -- -- --
	.%line 991 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:1023 0
	alu[--, a5, -, b4]
.%import_expr common_code 820 <40:40:13,34:22:0> &bp 827 +
.820 00D8CEC08121 common_code
	.%operands 16 1 0 -- -- -- -- -- -- -- --
	.%line 991 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:1023 0 827
	bne[l_1927#]
.%import_expr common_code 821 <27:20:8,7:0:0> _msix_rx_irqc_state &v 0 + 0xffff &
.821 00F041F013A0 common_code
	.%operands 0 1 0 b4 B4 -- -- b4 B4 -- --
	.%line 991 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:1023 0
	immed_w0[b4, @_msix_rx_irqc_state]
.%import_expr common_code 822 <27:20:24,7:0:16> _msix_rx_irqc_state &v 0 + 0xffff0000 &
.822 00F440001300 common_code
	.%operands 0 1 0 b4 B4 -- -- b4 B4 -- --
	.%line 991 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:1023 0
	immed_w1[b4, @_msix_rx_irqc_state]
.823 00A080201004 common_code
	.%operands 8 1 0 a4 A4 b4 B4 a2 A2 -- --
	.%line 991 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:1023 0
	alu[a2, a4, +, b4]
.824 106112008202 common_code
	.%operands 1 2 2 a2 A2 -- 0 -- -- $0 $W0
	.%line 991 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:1023 2
	cls[write_be, $0, a2, 0, 2], ctx_swap[s1], defer[2]
.825 00F0000C0180 common_code
	.%operands 0 1 0 -- 0 -- -- $0 $W0 -- --
	.%line 991 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 0 fiid:1023 1
	immed[$0, 0, <<0]
.826 00F0000C0181 common_code
	.%operands 0 1 0 -- 0 -- -- $1 $W1 -- --
	.%line 991 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 0 fiid:1023 0
	immed[$1, 0, <<0]
.827 00A030000C00 common_code
	.%operands 264 1 0 -- -- b3 B3 -- -- -- --
	.%line 992 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:908 0
/******/              if (!ret) {
l_1927#:
	alu[--, --, B, b3]
.%import_expr common_code 828 <40:40:13,34:22:0> &bp 850 +
.828 00D8D4808121 common_code
	.%operands 16 1 0 -- -- -- -- -- -- -- --
	.%line 992 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:908 0 850
	bne[l_1932#]
.829 00A0C02004FF common_code
	.%operands 8 1 0 b1 B1 @a127 @A127 a2 A2 -- --
	.%line 994 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:908 0
/******/                  if (msix_tx_entries[pcie_isl][qnum] ==
	alu[a2, b1, +, @a127]
.830 00FC066C0002 common_code
	.%operands 0 1 0 a2 A2 -- -- -- -- -- --
	.%line 994 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:908 0
	local_csr_wr[active_lm_addr_0, a2]
.831 00FC06E00700 common_code
	.%operands 0 1 0 b1 B1 -- -- -- -- -- --
	.%line 994 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:908 0
	local_csr_wr[active_lm_addr_1, b1]
.832 00A428300A83 common_code
	.%operands 8 1 0 n$3 N$3 b2 B2 n$3 N$3 -- --
	.%line 993 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:908 0
/******/                  msix_tx_pending &= ~qmask;
	alu[n$3, n$3, AND, b2]
.833 00A4682A0800 common_code
	.%operands 8 1 0 n$2 N$2 a0 A0 n$2 N$2 -- --
	.%line 993 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:908 0
	alu[n$2, n$2, AND, a0]
.834 00A4002C0C02 common_code
	.%operands 8 1 0 a2 A2 -- 3 a2 A2 -- --
	.%line 994 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:908 0
/******/                  if (msix_tx_entries[pcie_isl][qnum] ==
	alu[a2, a2, AND, 3]
.835 00AAC02C0C02 common_code
	.%operands 8 1 0 -- 3 a2 A2 a2 A2 -- --
	.%line 994 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:908 0
	alu[a2, 3, -, a2]
.836 0081D0280202 common_code
	.%operands 264 1 0 -- -- a2 A2 a2 A2 -- --
	.%line 994 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:908 0
	alu_shf[a2, --, B, a2, <<3]
.837 00AA300C0002 common_code
	.%operands 8 1 0 a2 A2 -- 0 -- -- -- --
	.%line 994 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:908 1
	alu[--, a2, OR, 0]
.838 008000214100 common_code
	.%operands 296 1 0 -- -- *l$index0 *L00 a2 A2 -- --
	.%line 994 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 0 fiid:908 0
	alu_shf[a2, --, B, *l$index0, >>indirect]
.839 00C001180C02 common_code
	.%operands 0 1 0 a2 A2 -- -- b3 B3 -- --
	.%line 994 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:908 0
	ld_field_w_clr[b3, 0001, a2, <<0]
.840 00B440100703 common_code
	.%operands 8 1 0 b1 B1 -- 3 b1 B1 -- --
	.%line 994 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:908 0
	alu[b1, b1, AND, 3]
.841 00BA80100703 common_code
	.%operands 8 1 0 -- 3 b1 B1 b1 B1 -- --
	.%line 994 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:908 0
	alu[b1, 3, -, b1]
.842 0091D0100600 common_code
	.%operands 264 1 0 -- -- b1 B1 b1 B1 -- --
	.%line 994 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:908 0
	alu_shf[b1, --, B, b1, <<3]
.843 00AA70000700 common_code
	.%operands 8 1 0 b1 B1 -- 0 -- -- -- --
	.%line 994 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:908 1
	alu[--, b1, OR, 0]
.844 009000116100 common_code
	.%operands 296 1 0 -- -- *l$index1 *L10 b1 B1 -- --
	.%line 994 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 0 fiid:908 0
	alu_shf[b1, --, B, *l$index1, >>indirect]
.845 00C001100402 common_code
	.%operands 0 1 0 b1 B1 -- -- a2 A2 -- --
	.%line 994 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:908 0
	ld_field_w_clr[a2, 0001, b1, <<0]
.846 00AAF0000C02 common_code
	.%operands 8 1 0 b3 B3 a2 A2 -- -- -- --
	.%line 994 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:908 0
	alu[--, b3, -, a2]
.%import_expr common_code 847 <40:40:13,34:22:0> &bp 850 +
.847 00D8D4808121 common_code
	.%operands 16 1 0 -- -- -- -- -- -- -- --
	.%line 994 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:908 0 850
	bne[l_1932#]
.848 00A428100A81 common_code
	.%operands 8 1 0 n$1 N$1 b2 B2 n$1 N$1 -- --
	.%line 996 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:908 0
/******/                      msix_rx_pending &= ~qmask;
	alu[n$1, n$1, AND, b2]
.849 00A4680A0000 common_code
	.%operands 8 1 0 n$0 N$0 a0 A0 n$0 N$0 -- --
	.%line 996 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:908 0
	alu[n$0, n$0, AND, a0]
.850 00AA30000001 common_code
	.%operands 8 1 0 a1 A1 b0 B0 -- -- -- --
	.%line 978 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:908 0
/******/          while (pending) {
l_1932#:
	alu[--, a1, OR, b0]
.%import_expr common_code 851 <40:40:13,34:22:0> &bp 650 +
.851 00D8A2808121 common_code
	.%operands 16 1 0 -- -- -- -- -- -- -- --
	.%line 978 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:908 0 650
	bne[l_1471#]
.%import_expr common_code 852 <40:40:13,34:22:0> &bp 6 +
.852 00E001840001 common_code
	.%operands 0 1 0 -- -- -- -- -- -- -- --
	.%line 1002 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:1024 0 6
/******/          ctx_swap();
l_1934#:
	ctx_arb[voluntary], br[l_22#]
.%import_expr common_code 853 <27:20:8,17:10:0> nfd_cfg_base0 &v 32 >> 0xffff &
.853 00F0400C0200 common_code
	.%operands 0 1 0 *l$index0 *L00 -- -- *l$index0 *L00 -- --
	.%line 171 "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:223 0
/******/          MSIX_INIT_ISL(0);
l_1940#:
	immed_w0[*l$index0, nfd_cfg_base0]
.%import_expr common_code 854 <27:20:24,17:10:16> nfd_cfg_base0 &v 32 >> 0xffff0000 &
.854 00F4400C0200 common_code
	.%operands 0 1 0 *l$index0 *L00 -- -- *l$index0 *L00 -- --
	.%line 171 "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:223 0
	immed_w1[*l$index0, nfd_cfg_base0]
.%import_expr common_code 855 <27:20:8,17:10:0> nfd_cfg_base0 &v 0 + 0xffff &
.855 00F0400C0201 common_code
	.%operands 0 1 0 *l$index0[1] *L01 -- -- *l$index0[1] *L01 -- --
	.%line 171 "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:223 0
	immed_w0[*l$index0[1], nfd_cfg_base0]
.%import_expr common_code 856 <27:20:24,17:10:16> nfd_cfg_base0 &v 0 + 0xffff0000 &
.856 00F4400C0201 common_code
	.%operands 0 1 0 *l$index0[1] *L01 -- -- *l$index0[1] *L01 -- --
	.%line 171 "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:223 0
	immed_w1[*l$index0[1], nfd_cfg_base0]
.%import_expr common_code 857 <40:40:13,34:22:0> &bp 1270 +
.857 00D93DA08038 common_code
	.%operands 0 1 2 -- -- -- -- -- -- -- --
	.%line 173 "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:223 2 1270
/******/          msix_qmon_init(0);
	br[_msix_qmon_init#], defer[2]
.858 00F000000F00 common_code
	.%operands 0 1 0 -- 0 -- -- b3 B3 -- --
	.%line 172 "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\svc_me.c" 0 fiid:1092 1
/******/          nfd_cfg_init_cfg_msg(&nfd_cfg_sig_svc_me0, &cfg_msg0);
	immed[b3, 0, <<0]
.%import_expr common_code 859 <27:20:8,17:10:0> &bp 860 +
.859 00F0003D7000 common_code
	.%operands 0 1 0 -- -- -- -- a0 A0 -- --
	.%line 173 "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\svc_me.c" 0 fiid:223 0
/******/          msix_qmon_init(0);
	load_addr[a0, l_10205#]
.%import_expr common_code 860 <27:20:8,7:0:0> nfd_cfg_ring_num04 &v 0 + 0xffff &
.860 00F040000300 common_code
	.%operands 0 1 0 b0 B0 -- -- b0 B0 -- --
	.%line 198 "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:223 0
/******/              CHECK_CFG_MSG(0);
l_10205#:
l_1946#:
	immed_w0[b0, nfd_cfg_ring_num04]
.%import_expr common_code 861 <27:20:24,7:0:16> nfd_cfg_ring_num04 &v 0 + 0xffff0000 &
.861 00F440000300 common_code
	.%operands 0 1 0 b0 B0 -- -- b0 B0 -- --
	.%line 198 "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:223 0
	immed_w1[b0, nfd_cfg_ring_num04]
.%import_expr common_code 862 <40:40:13,34:22:0> &bp 874 +
.862 00D8DA804233 common_code
	.%operands 0 1 0 -- -- -- -- -- -- -- --
	.%line 198 "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:1089 0 874
	br_!signal[s1, l_2029#]
.%import_expr common_code 863 <40:40:13,34:22:0> &bp 874 +
.863 00D0DA840C20 common_code
	.%operands 0 1 0 -- -- b3 B3 -- -- -- --
	.%line 198 "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:1089 0 874
	br_bset[b3, 31, l_2029#]
.%import_expr common_code 864 <27:20:8,17:10:0> __addr_emem0 &i 0 + 32 >> 0xffff &
.864 00F0400C0000 common_code
	.%operands 0 1 0 a0 A0 -- -- a0 A0 -- --
	.%line 198 "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:1089 0
	immed_w0[a0, __addr_emem0]
.%import_expr common_code 865 <27:20:24,17:10:16> __addr_emem0 &i 0 + 32 >> 0xffff0000 &
.865 00F4400C0000 common_code
	.%operands 0 1 0 a0 A0 -- -- a0 A0 -- --
	.%line 198 "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:1089 0
	immed_w1[a0, __addr_emem0]
.%import_expr common_code 866 <27:20:8,7:0:0> __addr_emem0 &i 0 + 0xffff &
.866 00F040000700 common_code
	.%operands 0 1 0 b1 B1 -- -- b1 B1 -- --
	.%line 198 "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:1089 0
	immed_w0[b1, __addr_emem0]
.%import_expr common_code 867 <27:20:24,7:0:16> __addr_emem0 &i 0 + 0xffff0000 &
.867 00F440000700 common_code
	.%operands 0 1 0 b1 B1 -- -- b1 B1 -- --
	.%line 198 "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:1089 0
	immed_w1[b1, __addr_emem0]
.868 008080100700 common_code
	.%operands 8 1 0 a0 A0 b1 B1 a1 A1 -- --
	.%line 198 "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:1089 0
	dbl_shf[a1, a0, b1, >>8]
.869 005520000301 common_code
	.%operands 2 1 0 a1 A1 b0 B0 -- -- $0 $R0
	.%line 198 "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:1091 0
	mem[get, $0, a1, <<8, b0, 1], sig_done[s2]
.870 00E000000004 common_code
	.%operands 0 1 0 -- -- -- -- -- -- -- --
	.%line 198 "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:1090 0
	ctx_arb[s2], all
.%import_expr common_code 871 <40:40:13,34:22:0> &bp 873 +
.871 00D8DA40C233 common_code
	.%operands 0 1 0 -- -- -- -- -- -- -- --
	.%line 198 "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:1090 0 873
	br_!signal[s3, l_2025#]
.%import_expr common_code 872 <40:40:13,34:22:0> &bp 874 +
.872 00D8DA808038 common_code
	.%operands 0 1 0 -- -- -- -- -- -- -- --
	.%line 198 "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:1089 0 874
	br[l_2029#]
.873 00B000360000 common_code
	.%operands 264 1 0 -- -- $0 $R0 b3 B3 -- --
	.%line 198 "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:1089 0
l_2025#:
	alu[b3, --, B, $0]
.%import_expr common_code 874 <40:40:13,34:22:0> &bp 1253 +
.874 00D139400C20 common_code
	.%operands 0 1 0 -- -- b3 B3 -- -- -- --
	.%line 198 "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:223 0 1253
l_2029#:
	br_bclr[b3, 31, l_3354#]
.875 008510000E0B common_code
	.%operands 8 1 0 a11 A11 b3 B3 a0 A0 -- --
	.%line 198 "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:223 0
	alu_shf[a0, a11, AND, b3, <<15]
.876 00AA001C0000 common_code
	.%operands 8 1 0 a0 A0 -- 0 a1 A1 -- --
	.%line 198 "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:223 1
	alu[a1, a0, OR, 0]
.877 009DF0180100 common_code
	.%operands 136 1 0 a0 A0 -- -- b1 B1 -- --
	.%line 198 "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\svc_me.c" 0 fiid:223 0
	asr[b1, a0, >>31]
.%import_expr common_code 878 <27:20:8,17:10:0> nfd_cfg_base0 &v 32 >> 0xffff &
.878 00F0400C0000 common_code
	.%operands 0 1 0 a0 A0 -- -- a0 A0 -- --
	.%line 198 "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:223 0
	immed_w0[a0, nfd_cfg_base0]
.%import_expr common_code 879 <27:20:24,17:10:16> nfd_cfg_base0 &v 32 >> 0xffff0000 &
.879 00F4400C0000 common_code
	.%operands 0 1 0 a0 A0 -- -- a0 A0 -- --
	.%line 198 "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:223 0
	immed_w1[a0, nfd_cfg_base0]
.%import_expr common_code 880 <27:20:8,7:0:0> nfd_cfg_base0 &v 0 + 0xffff &
.880 00F040000300 common_code
	.%operands 0 1 0 b0 B0 -- -- b0 B0 -- --
	.%line 198 "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:223 0
	immed_w0[b0, nfd_cfg_base0]
.%import_expr common_code 881 <27:20:24,7:0:16> nfd_cfg_base0 &v 0 + 0xffff0000 &
.881 00F440000300 common_code
	.%operands 0 1 0 b0 B0 -- -- b0 B0 -- --
	.%line 198 "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:223 0
	immed_w1[b0, nfd_cfg_base0]
.882 00B080200001 common_code
	.%operands 8 1 0 a1 A1 b0 B0 b2 B2 -- --
	.%line 198 "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:223 0
	alu[b2, a1, +, b0]
.883 00A8C0100400 common_code
	.%operands 24 1 0 b1 B1 a0 A0 a1 A1 -- --
	.%line 198 "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:223 0
	alu[a1, b1, +carry, a0]
.884 008080000B01 common_code
	.%operands 8 1 0 a1 A1 b2 B2 a0 A0 -- --
	.%line 198 "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:1088 0
	dbl_shf[a0, a1, b2, >>8]
.885 00848007FE00 common_code
	.%operands 8 1 0 a0 A0 -- 255 a0 A0 -- --
	.%line 198 "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:1088 0
	alu_shf[a0, a0, AND, 255, <<24]
.886 004024100800 common_code
	.%operands 2 2 0 a0 A0 b2 B2 -- -- $1 $R1
	.%line 198 "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:1088 0
	mem[read, $1, a0, <<8, b2, 3], ctx_swap[s2]
.887 00C001100C00 common_code
	.%operands 0 1 0 b3 B3 -- -- a0 A0 -- --
	.%line 198 "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:223 0
	ld_field_w_clr[a0, 0001, b3, >>0]
.888 00B040000000 common_code
	.%operands 264 1 0 -- -- a0 A0 b0 B0 -- --
	.%line 198 "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:223 0
	alu[b0, --, B, a0]
.889 008510000E0B common_code
	.%operands 8 1 0 a11 A11 b3 B3 a0 A0 -- --
	.%line 198 "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:223 0
	alu_shf[a0, a11, AND, b3, <<15]
.890 00BA001C0000 common_code
	.%operands 8 1 0 a0 A0 -- 0 b1 B1 -- --
	.%line 198 "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:223 1
	alu[b1, a0, OR, 0]
.891 009DF0280100 common_code
	.%operands 136 1 0 a0 A0 -- -- b2 B2 -- --
	.%line 198 "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\svc_me.c" 0 fiid:223 0
	asr[b2, a0, >>31]
.%import_expr common_code 892 <27:20:8,17:10:0> nfd_cfg_base0 &v 32 >> 0xffff &
.892 00F0400C0001 common_code
	.%operands 0 1 0 a1 A1 -- -- a1 A1 -- --
	.%line 198 "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:223 0
	immed_w0[a1, nfd_cfg_base0]
.%import_expr common_code 893 <27:20:24,17:10:16> nfd_cfg_base0 &v 32 >> 0xffff0000 &
.893 00F4400C0001 common_code
	.%operands 0 1 0 a1 A1 -- -- a1 A1 -- --
	.%line 198 "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:223 0
	immed_w1[a1, nfd_cfg_base0]
.%import_expr common_code 894 <27:20:8,17:10:0> nfd_cfg_base0 &v 0 + 0xffff &
.894 00F0400C0000 common_code
	.%operands 0 1 0 a0 A0 -- -- a0 A0 -- --
	.%line 198 "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:223 0
	immed_w0[a0, nfd_cfg_base0]
.%import_expr common_code 895 <27:20:24,17:10:16> nfd_cfg_base0 &v 0 + 0xffff0000 &
.895 00F4400C0000 common_code
	.%operands 0 1 0 a0 A0 -- -- a0 A0 -- --
	.%line 198 "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:223 0
	immed_w1[a0, nfd_cfg_base0]
.896 00A0C0200400 common_code
	.%operands 8 1 0 b1 B1 a0 A0 a2 A2 -- --
	.%line 198 "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:223 0
	alu[a2, b1, +, a0]
.897 00B8C0800801 common_code
	.%operands 24 1 0 b2 B2 a1 A1 b8 B8 -- --
	.%line 198 "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:223 0
	alu[b8, b2, +carry, a1]
.898 0085B000A682 common_code
	.%operands 8 1 0 $2 $R2 -- 9 a0 A0 -- --
	.%line 198 "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:1044 0
	alu_shf[a0, $2, AND, 9, <<5]
.%import_expr common_code 899 <40:40:13,34:22:0> &bp 1175 +
.899 00D925E08120 common_code
	.%operands 16 1 2 -- -- -- -- -- -- -- --
	.%line 198 "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:1044 2 1175
	beq[l_2901#], defer[2]
.900 00A000460400 common_code
	.%operands 264 1 0 -- -- $1 $R1 a4 A4 -- --
	.%line 198 "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\svc_me.c" 0 fiid:1044 1
	alu[a4, --, B, $1]
.901 00A000760800 common_code
	.%operands 264 1 0 -- -- $2 $R2 a7 A7 -- --
	.%line 198 "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\svc_me.c" 0 fiid:1044 0
	alu[a7, --, B, $2]
.902 00A4006C8007 common_code
	.%operands 8 1 0 a7 A7 -- 32 a6 A6 -- --
	.%line 198 "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:223 0
	alu[a6, a7, AND, 32]
.%import_expr common_code 903 <40:40:13,34:22:0> &bp 1092 +
.903 00D911008120 common_code
	.%operands 16 1 0 -- -- -- -- -- -- -- --
	.%line 198 "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:1044 0 1092
	beq[l_2700#]
.904 00A4000C0404 common_code
	.%operands 8 1 0 a4 A4 -- 1 a0 A0 -- --
	.%line 198 "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:223 0
	alu[a0, a4, AND, 1]
.%import_expr common_code 905 <40:40:13,34:22:0> &bp 911 +
.905 00D8E3C08120 common_code
	.%operands 16 1 0 -- -- -- -- -- -- -- --
	.%line 198 "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:1044 0 911
	beq[l_2112#]
.906 00AA00160F00 common_code
	.%operands 8 1 0 -- 0 $3 $R3 a1 A1 -- --
	.%line 198 "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:1044 0
	alu[a1, 0, OR, $3]
.907 00BA00261300 common_code
	.%operands 8 1 0 -- 0 $4 $R4 b2 B2 -- --
	.%line 198 "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:1044 0
	alu[b2, 0, OR, $4]
.%import_expr common_code 908 <40:40:13,34:22:0> &bp 918 +
.908 00D8E5A08038 common_code
	.%operands 0 1 2 -- -- -- -- -- -- -- --
	.%line 198 "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:1044 2 918
	br[l_2115#], defer[2]
.909 00AA00061700 common_code
	.%operands 8 1 0 -- 0 $5 $R5 a0 A0 -- --
	.%line 198 "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\svc_me.c" 0 fiid:1044 1
	alu[a0, 0, OR, $5]
.910 00BA00161B00 common_code
	.%operands 8 1 0 -- 0 $6 $R6 b1 B1 -- --
	.%line 198 "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\svc_me.c" 0 fiid:1044 0
	alu[b1, 0, OR, $6]
.%import_expr common_code 911 <40:40:13,34:22:0> &bp 918 +
.911 00D0E5808407 common_code
	.%operands 0 1 0 -- -- a7 A7 -- -- -- --
	.%line 198 "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:1044 0 918
l_2112#:
	br_bclr[a7, 0, l_2115#]
.912 00A070000000 common_code
	.%operands 264 1 0 -- -- a0 A0 -- -- -- --
	.%line 198 "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:1044 0
	alu[--, --, B, a0]
.%import_expr common_code 913 <40:40:13,34:22:0> &bp 918 +
.913 00D8E5808121 common_code
	.%operands 16 1 0 -- -- -- -- -- -- -- --
	.%line 198 "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:1044 0 918
	bne[l_2115#]
.914 00F000000B00 common_code
	.%operands 0 1 0 -- 0 -- -- b2 B2 -- --
	.%line 198 "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:1044 0
	immed[b2, 0, <<0]
.915 00F0000C0001 common_code
	.%operands 0 1 0 -- 0 -- -- a1 A1 -- --
	.%line 198 "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:1044 0
	immed[a1, 0, <<0]
.916 00F000000700 common_code
	.%operands 0 1 0 -- 0 -- -- b1 B1 -- --
	.%line 198 "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:1044 0
	immed[b1, 0, <<0]
.917 00F0000C0000 common_code
	.%operands 0 1 0 -- 0 -- -- a0 A0 -- --
	.%line 198 "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:1044 0
	immed[a0, 0, <<0]
.918 00A4001C0401 common_code
	.%operands 8 1 0 a1 A1 -- 1 a1 A1 -- --
	.%line 198 "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:1044 0
l_2115#:
	alu[a1, a1, AND, 1]
.%import_expr common_code 919 <40:40:13,34:22:0> &bp 925 +
.919 00D0E770EC04 common_code
	.%operands 0 1 3 -- -- a4 A4 -- -- -- --
	.%line 198 "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:1044 3 925
	br_bclr[a4, 26, l_2117#], defer[3]
.920 00B440200B00 common_code
	.%operands 8 1 0 b2 B2 -- 0 b2 B2 -- --
	.%line 198 "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\svc_me.c" 0 fiid:1044 2
	alu[b2, b2, AND, 0]
.921 00A4000C0400 common_code
	.%operands 8 1 0 a0 A0 -- 1 a0 A0 -- --
	.%line 198 "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\svc_me.c" 0 fiid:1044 1
	alu[a0, a0, AND, 1]
.922 00B440100700 common_code
	.%operands 8 1 0 b1 B1 -- 0 b1 B1 -- --
	.%line 198 "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\svc_me.c" 0 fiid:1044 0
	alu[b1, b1, AND, 0]
.923 00F000000B00 common_code
	.%operands 0 1 0 -- 0 -- -- b2 B2 -- --
	.%line 198 "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:1044 0
	immed[b2, 0, <<0]
.924 00F0000C0001 common_code
	.%operands 0 1 0 -- 0 -- -- a1 A1 -- --
	.%line 198 "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:1044 0
	immed[a1, 0, <<0]
.925 00B000400400 common_code
	.%operands 264 1 0 -- -- b1 B1 b4 B4 -- --
	.%line 198 "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:223 0
l_2117#:
	alu[b4, --, B, b1]
.%import_expr common_code 926 <40:40:13,34:22:0> &bp 1254 +
.926 00D939A08038 common_code
	.%operands 0 1 2 -- -- -- -- -- -- -- --
	.%line 198 "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:223 2 1254
	br[__shl_64#], defer[2]
.927 00B000500000 common_code
	.%operands 264 1 0 -- -- b0 B0 b5 B5 -- --
	.%line 198 "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\svc_me.c" 0 fiid:223 1
	alu[b5, --, B, b0]
.%import_expr common_code 928 <27:20:8,17:10:0> &bp 929 +
.928 00F0003E8409 common_code
	.%operands 0 1 0 -- -- -- -- a9 A9 -- --
	.%line 198 "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\svc_me.c" 0 fiid:223 0
	load_addr[a9, l_10206#]
.%import_expr common_code 929 <40:40:13,34:22:0> &bp 938 +
.929 00D0EAA0D404 common_code
	.%operands 0 1 2 -- -- a4 A4 -- -- -- --
	.%line 198 "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:1044 2 938
l_10206#:
	br_bclr[a4, 20, l_2119#], defer[2]
.930 00A000801000 common_code
	.%operands 264 1 0 -- -- b4 B4 a8 A8 -- --
	.%line 198 "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\svc_me.c" 0 fiid:223 1
	alu[a8, --, B, b4]
.931 00B000601400 common_code
	.%operands 264 1 0 -- -- b5 B5 b6 B6 -- --
	.%line 198 "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\svc_me.c" 0 fiid:223 0
	alu[b6, --, B, b5]
.%import_expr common_code 932 <27:20:8,17:10:0> _msix_cls_automask &v 0 + 0xffff &
.932 00F0417D8004 common_code
	.%operands 0 1 0 -- -- -- -- a4 A4 -- --
	.%line 198 "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:1044 0
	immed_w0[a4, @_msix_cls_automask]
.%import_expr common_code 933 <27:20:24,17:10:16> _msix_cls_automask &v 0 + 0xffff0000 &
.933 00F4400C0004 common_code
	.%operands 0 1 0 -- -- -- -- a4 A4 -- --
	.%line 198 "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:1044 0
	immed_w1[a4, @_msix_cls_automask]
.934 106022008004 common_code
	.%operands 2 2 0 a4 A4 -- 0 -- -- $0 $R0
	.%line 198 "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:1044 0
	cls[read_be, $0, a4, 0, 2], ctx_swap[s2]
.%import_expr common_code 935 <40:40:13,34:22:0> &bp 945 +
.935 00D8EC608038 common_code
	.%operands 0 1 2 -- -- -- -- -- -- -- --
	.%line 198 "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:1044 2 945
	br[l_10196#], defer[2]
.936 00AA18101981 common_code
	.%operands 8 1 0 $1 $R1 b6 B6 $1 $W1 -- --
	.%line 198 "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\svc_me.c" 0 fiid:1044 1
	alu[$1, $1, OR, b6]
.937 00AA18060008 common_code
	.%operands 8 1 0 a8 A8 $0 $R0 $0 $W0 -- --
	.%line 198 "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\svc_me.c" 0 fiid:1044 0
	alu[$0, a8, OR, $0]
.%import_expr common_code 938 <27:20:8,17:10:0> _msix_cls_automask &v 0 + 0xffff &
.938 00F0417D8004 common_code
	.%operands 0 1 0 -- -- -- -- a4 A4 -- --
	.%line 198 "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:1044 0
l_2119#:
	immed_w0[a4, @_msix_cls_automask]
.%import_expr common_code 939 <27:20:24,17:10:16> _msix_cls_automask &v 0 + 0xffff0000 &
.939 00F4400C0004 common_code
	.%operands 0 1 0 -- -- -- -- a4 A4 -- --
	.%line 198 "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:1044 0
	immed_w1[a4, @_msix_cls_automask]
.940 106022008204 common_code
	.%operands 2 2 2 a4 A4 -- 0 -- -- $0 $R0
	.%line 198 "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:1044 2
	cls[read_be, $0, a4, 0, 2], ctx_swap[s2], defer[2]
.941 00B200401800 common_code
	.%operands 264 1 0 -- -- b6 B6 b4 B4 -- --
	.%line 198 "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\svc_me.c" 0 fiid:1044 1
	alu[b4, --, ~B, b6]
.942 00A2405C0008 common_code
	.%operands 264 1 0 -- 0 a8 A8 a5 A5 -- --
	.%line 198 "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\svc_me.c" 0 fiid:1044 0
	alu[a5, 0, ~B, a8]
.943 00A458101181 common_code
	.%operands 8 1 0 b4 B4 $1 $R1 $1 $W1 -- --
	.%line 198 "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:1044 0
	alu[$1, b4, AND, $1]
.944 00A418060005 common_code
	.%operands 8 1 0 a5 A5 $0 $R0 $0 $W0 -- --
	.%line 198 "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:1044 0
	alu[$0, a5, AND, $0]
.%import_expr common_code 945 <27:20:8,17:10:0> _msix_cls_automask &v 0 + 0xffff &
.945 00F0417D8004 common_code
	.%operands 0 1 0 -- -- -- -- a4 A4 -- --
	.%line 198 "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:1044 0
l_10196#:
	immed_w0[a4, @_msix_cls_automask]
.%import_expr common_code 946 <27:20:24,17:10:16> _msix_cls_automask &v 0 + 0xffff0000 &
.946 00F4400C0004 common_code
	.%operands 0 1 0 -- -- -- -- a4 A4 -- --
	.%line 198 "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:1044 0
	immed_w1[a4, @_msix_cls_automask]
.947 106122008004 common_code
	.%operands 1 2 0 a4 A4 -- 0 -- -- $0 $W0
	.%line 198 "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:1044 0
	cls[write_be, $0, a4, 0, 2], ctx_swap[s2]
.948 00AA30000400 common_code
	.%operands 8 1 0 a0 A0 b1 B1 -- -- -- --
	.%line 198 "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:1045 0
	alu[--, a0, OR, b1]
.%import_expr common_code 949 <40:40:13,34:22:0> &bp 988 +
.949 00D8F7008120 common_code
	.%operands 16 1 0 -- -- -- -- -- -- -- --
	.%line 198 "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:1045 0 988
	beq[l_2409#]
.950 00A070000000 common_code
	.%operands 264 1 0 -- -- a0 A0 -- -- -- --
	.%line 198 "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:1046 0
l_2135#:
	alu[--, --, B, a0]
.%import_expr common_code 951 <40:40:13,34:22:0> &bp 954 +
.951 00D8EE808120 common_code
	.%operands 16 1 0 -- -- -- -- -- -- -- --
	.%line 198 "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:1046 0 954
	beq[l_2144#]
.%import_expr common_code 952 <40:40:13,34:22:0> &bp 960 +
.952 00D8F0108038 common_code
	.%operands 0 1 1 -- -- -- -- -- -- -- --
	.%line 198 "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:1046 1 960
	br[l_2151#], defer[1]
.953 00A7404C0000 common_code
	.%operands 8 1 0 a0 A0 -- -- a4 A4 -- --
	.%line 198 "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\svc_me.c" 0 fiid:1047 0
	ffs[a4, a0]
.954 00A030000400 common_code
	.%operands 264 1 0 -- -- b1 B1 -- -- -- --
	.%line 198 "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:1046 0
l_2144#:
	alu[--, --, B, b1]
.%import_expr common_code 955 <40:40:13,34:22:0> &bp 959 +
.955 00D8EFC08120 common_code
	.%operands 16 1 0 -- -- -- -- -- -- -- --
	.%line 198 "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:1046 0 959
	beq[l_2150#]
.%import_expr common_code 956 <40:40:13,34:22:0> &bp 960 +
.956 00D8F0208038 common_code
	.%operands 0 1 2 -- -- -- -- -- -- -- --
	.%line 198 "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:1046 2 960
	br[l_2151#], defer[2]
.957 00A700400700 common_code
	.%operands 8 1 0 b1 B1 -- -- a4 A4 -- --
	.%line 198 "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\svc_me.c" 0 fiid:1048 1
	ffs[a4, b1]
.958 00A0804C8004 common_code
	.%operands 8 1 0 a4 A4 -- 32 a4 A4 -- --
	.%line 198 "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\svc_me.c" 0 fiid:1046 0
	alu[a4, a4, +, 32]
.959 00F0800C0004 common_code
	.%operands 0 1 0 -- -1 -- 0 a4 A4 -- --
	.%line 198 "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:1046 0
l_2150#:
	immed[a4, -1, 0]
.960 00BA804C0400 common_code
	.%operands 8 1 0 a0 A0 -- 1 b4 B4 -- --
	.%line 198 "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:1045 0
l_2151#:
	alu[b4, a0, -, 1]
.961 00A6C0500700 common_code
	.%operands 24 1 0 b1 B1 -- 0 a5 A5 -- --
	.%line 198 "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:1045 0
	alu[a5, b1, -carry, 0]
.962 00A440001000 common_code
	.%operands 8 1 0 b4 B4 a0 A0 a0 A0 -- --
	.%line 198 "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:1045 0
	alu[a0, b4, AND, a0]
.963 00B400100405 common_code
	.%operands 8 1 0 a5 A5 b1 B1 b1 B1 -- --
	.%line 198 "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:1045 0
	alu[b1, a5, AND, b1]
.964 00A080500004 common_code
	.%operands 8 1 0 a4 A4 b0 B0 a5 A5 -- --
	.%line 198 "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:1045 0
	alu[a5, a4, +, b0]
.965 00B080423C04 common_code
	.%operands 8 1 0 a4 A4 @b15 @B15 b4 B4 -- --
	.%line 198 "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:1045 0
	alu[b4, a4, +, @b15]
.966 00B0C0501002 common_code
	.%operands 8 1 0 b4 B4 a2 A2 b5 B5 -- --
	.%line 198 "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:1045 0
	alu[b5, b4, +, a2]
.967 00A880402300 common_code
	.%operands 24 1 0 -- 0 b8 B8 a4 A4 -- --
	.%line 198 "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:1045 0
	alu[a4, 0, +carry, b8]
.968 009080401704 common_code
	.%operands 8 1 0 a4 A4 b5 B5 b4 B4 -- --
	.%line 198 "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:1050 0
	dbl_shf[b4, a4, b5, >>8]
.969 0084804C12FF common_code
	.%operands 8 1 0 b4 B4 -- 255 a4 A4 -- --
	.%line 198 "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:1050 0
	alu_shf[a4, b4, AND, 255, <<24]
.970 005C20041404 common_code
	.%operands 2 1 0 a4 A4 b5 B5 -- -- $0 $R0
	.%line 198 "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:1050 0
	mem[read32_le, $0, a4, <<8, b5, 1], ctx_swap[s2]
.971 00C001181480 common_code
	.%operands 0 1 0 $0 $R0 -- -- b5 B5 -- --
	.%line 198 "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:1045 0
	ld_field_w_clr[b5, 0001, $0, <<0]
.%import_expr common_code 972 <27:20:8,7:0:0> _msix_cls_rx_entries &v 0 + 0xffff &
.972 00F041601360 common_code
	.%operands 0 1 0 b4 B4 -- -- b4 B4 -- --
	.%line 198 "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:1045 0
	immed_w0[b4, @_msix_cls_rx_entries]
.%import_expr common_code 973 <27:20:24,7:0:16> _msix_cls_rx_entries &v 0 + 0xffff0000 &
.973 00F440001300 common_code
	.%operands 0 1 0 b4 B4 -- -- b4 B4 -- --
	.%line 198 "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:1045 0
	immed_w1[b4, @_msix_cls_rx_entries]
.974 00B080401005 common_code
	.%operands 8 1 0 a5 A5 b4 B4 b4 B4 -- --
	.%line 198 "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:1045 0
	alu[b4, a5, +, b4]
.975 106020001020 common_code
	.%operands 2 1 0 b4 B4 -- 0 -- -- $0 $R0
	.%line 198 "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:1053 0
	cls[read_be, $0, b4, 0, 1], ctx_swap[s2]
.976 00C007120004 common_code
	.%operands 0 1 0 $0 $R0 -- -- a4 A4 -- --
	.%line 198 "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:1045 0
	ld_field_w_clr[a4, 0111, $0, <<0]
.977 106120001120 common_code
	.%operands 1 1 1 b4 B4 -- 0 -- -- $0 $W0
	.%line 198 "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:1056 1
	cls[write_be, $0, b4, 0, 1], ctx_swap[s2], defer[1]
.978 008A88001604 common_code
	.%operands 8 1 0 a4 A4 b5 B5 $0 $W0 -- --
	.%line 198 "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\svc_me.c" 0 fiid:1045 0
	alu_shf[$0, a4, OR, b5, <<24]
.979 009B60481623 common_code
	.%operands 8 1 0 b5 B5 -- 3 b4 B4 -- --
	.%line 198 "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:1045 0
	alu_shf[b4, b5, OR, 3, <<10]
.980 00A0C0501002 common_code
	.%operands 8 1 0 b4 B4 a2 A2 a5 A5 -- --
	.%line 198 "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:1045 0
	alu[a5, b4, +, a2]
.981 00B880402300 common_code
	.%operands 24 1 0 -- 0 b8 B8 b4 B4 -- --
	.%line 198 "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:1045 0
	alu[b4, 0, +carry, b8]
.982 008080481305 common_code
	.%operands 8 1 0 b4 B4 a5 A5 a4 A4 -- --
	.%line 198 "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:1058 0
	dbl_shf[a4, b4, a5, >>8]
.983 00948047FE04 common_code
	.%operands 8 1 0 a4 A4 -- 255 b4 B4 -- --
	.%line 198 "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:1058 0
	alu_shf[b4, a4, AND, 255, <<24]
.984 044220041105 common_code
	.%operands 1 1 1 b4 B4 a5 A5 -- -- $0 $W0
	.%line 198 "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:1058 1
	mem[write8_le, $0, b4, <<8, a5, 1], ctx_swap[s2], defer[1]
.985 00F0000C0180 common_code
	.%operands 0 1 0 -- 0 -- -- $0 $W0 -- --
	.%line 198 "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\svc_me.c" 0 fiid:1045 0
	immed[$0, 0, <<0]
.986 00AA30000400 common_code
	.%operands 8 1 0 a0 A0 b1 B1 -- -- -- --
	.%line 198 "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:1045 0
	alu[--, a0, OR, b1]
.%import_expr common_code 987 <40:40:13,34:22:0> &bp 950 +
.987 00D8ED808121 common_code
	.%operands 16 1 0 -- -- -- -- -- -- -- --
	.%line 198 "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:1045 0 950
	bne[l_2135#]
.%import_expr common_code 988 <27:20:8,17:10:0> _msix_cls_rx_enabled &v 0 + 0xffff &
.988 00F0415D0000 common_code
	.%operands 0 1 0 -- -- -- -- a0 A0 -- --
	.%line 198 "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:1045 0
l_2409#:
	immed_w0[a0, @_msix_cls_rx_enabled]
.%import_expr common_code 989 <27:20:24,17:10:16> _msix_cls_rx_enabled &v 0 + 0xffff0000 &
.989 00F4400C0000 common_code
	.%operands 0 1 0 -- -- -- -- a0 A0 -- --
	.%line 198 "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:1045 0
	immed_w1[a0, @_msix_cls_rx_enabled]
.990 106022008100 common_code
	.%operands 2 2 1 a0 A0 -- 0 -- -- $0 $R0
	.%line 198 "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:1045 1
	cls[read_be, $0, a0, 0, 2], ctx_swap[s2], defer[1]
.991 00B000500000 common_code
	.%operands 264 1 0 -- -- b0 B0 b5 B5 -- --
	.%line 198 "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\svc_me.c" 0 fiid:1044 0
	alu[b5, --, B, b0]
.992 00A000460000 common_code
	.%operands 264 1 0 -- -- $0 $R0 a4 A4 -- --
	.%line 198 "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:1045 0
	alu[a4, --, B, $0]
.993 00B000160400 common_code
	.%operands 264 1 0 -- -- $1 $R1 b1 B1 -- --
	.%line 198 "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:1045 0
	alu[b1, --, B, $1]
.994 00AA00001981 common_code
	.%operands 8 1 0 $1 $R1 b6 B6 a0 A0 -- --
	.%line 198 "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:1045 0
	alu[a0, $1, OR, b6]
.995 00AC18100400 common_code
	.%operands 8 1 0 a0 A0 b1 B1 $1 $W1 -- --
	.%line 198 "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:1045 0
	alu[$1, a0, XOR, b1]
.%import_expr common_code 996 <27:20:8,17:10:0> _msix_cls_rx_new_enabled &v 0 + 0xffff &
.996 00F0427E8000 common_code
	.%operands 0 1 0 -- -- -- -- a0 A0 -- --
	.%line 198 "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:1045 0
	immed_w0[a0, @_msix_cls_rx_new_enabled]
.%import_expr common_code 997 <27:20:24,17:10:16> _msix_cls_rx_new_enabled &v 0 + 0xffff0000 &
.997 00F4400C0000 common_code
	.%operands 0 1 0 -- -- -- -- a0 A0 -- --
	.%line 198 "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:1045 0
	immed_w1[a0, @_msix_cls_rx_new_enabled]
.998 106122008200 common_code
	.%operands 1 2 2 a0 A0 -- 0 -- -- $0 $W0
	.%line 198 "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:1045 2
	cls[write_be, $0, a0, 0, 2], ctx_swap[s2], defer[2]
.999 00BA00460008 common_code
	.%operands 8 1 0 a8 A8 $0 $R0 b4 B4 -- --
	.%line 198 "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\svc_me.c" 0 fiid:1045 1
	alu[b4, a8, OR, $0]
.1000 00AC58001004 common_code
	.%operands 8 1 0 b4 B4 a4 A4 $0 $W0 -- --
	.%line 198 "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\svc_me.c" 0 fiid:1045 0
	alu[$0, b4, XOR, a4]
.1001 00F000001300 common_code
	.%operands 0 1 0 -- 0 -- -- b4 B4 -- --
	.%line 198 "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:1044 0
	immed[b4, 0, <<0]
.%import_expr common_code 1002 <40:40:13,34:22:0> &bp 1254 +
.1002 00D939A08038 common_code
	.%operands 0 1 2 -- -- -- -- -- -- -- --
	.%line 198 "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:1044 2 1254
	br[__shl_64#], defer[2]
.1003 00F0000C0400 common_code
	.%operands 0 1 0 -- 1 -- -- a0 A0 -- --
	.%line 198 "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\svc_me.c" 0 fiid:1044 1
	immed[a0, 1, <<0]
.%import_expr common_code 1004 <27:20:8,17:10:0> &bp 1005 +
.1004 00F0003FB409 common_code
	.%operands 0 1 0 -- -- -- -- a9 A9 -- --
	.%line 198 "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\svc_me.c" 0 fiid:1044 0
	load_addr[a9, l_10207#]
.1005 00A200501400 common_code
	.%operands 264 1 0 -- -- b5 B5 a5 A5 -- --
	.%line 198 "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:1044 0
l_10207#:
	alu[a5, --, ~B, b5]
.1006 00B200701300 common_code
	.%operands 264 1 0 -- 0 b4 B4 b7 B7 -- --
	.%line 198 "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:1044 0
	alu[b7, 0, ~B, b4]
.%import_expr common_code 1007 <27:20:8,17:10:0> _msix_cls_rx_enabled &v 0 + 0xffff &
.1007 00F0415D0000 common_code
	.%operands 0 1 0 -- -- -- -- a0 A0 -- --
	.%line 198 "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:1045 0
	immed_w0[a0, @_msix_cls_rx_enabled]
.%import_expr common_code 1008 <27:20:24,17:10:16> _msix_cls_rx_enabled &v 0 + 0xffff0000 &
.1008 00F4400C0000 common_code
	.%operands 0 1 0 -- -- -- -- a0 A0 -- --
	.%line 198 "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:1045 0
	immed_w1[a0, @_msix_cls_rx_enabled]
.1009 106122008200 common_code
	.%operands 1 2 2 a0 A0 -- 0 -- -- $0 $W0
	.%line 198 "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:1045 2
	cls[write_be, $0, a0, 0, 2], ctx_swap[s2], defer[2]
.1010 00A458100405 common_code
	.%operands 8 1 0 b1 B1 a5 A5 $1 $W1 -- --
	.%line 198 "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\svc_me.c" 0 fiid:1045 1
	alu[$1, b1, AND, a5]
.1011 00A418001C04 common_code
	.%operands 8 1 0 a4 A4 b7 B7 $0 $W0 -- --
	.%line 198 "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\svc_me.c" 0 fiid:1045 0
	alu[$0, a4, AND, b7]
.%import_expr common_code 1012 <27:20:8,17:10:0> _msix_cls_rx_enabled &v 0 + 0xffff &
.1012 00F0415D0000 common_code
	.%operands 0 1 0 -- -- -- -- a0 A0 -- --
	.%line 198 "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:1045 0
	immed_w0[a0, @_msix_cls_rx_enabled]
.%import_expr common_code 1013 <27:20:24,17:10:16> _msix_cls_rx_enabled &v 0 + 0xffff0000 &
.1013 00F4400C0000 common_code
	.%operands 0 1 0 -- -- -- -- a0 A0 -- --
	.%line 198 "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:1045 0
	immed_w1[a0, @_msix_cls_rx_enabled]
.1014 106022008100 common_code
	.%operands 2 2 1 a0 A0 -- 0 -- -- $0 $R0
	.%line 198 "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:1045 1
	cls[read_be, $0, a0, 0, 2], ctx_swap[s2], defer[1]
.1015 00A040400001 common_code
	.%operands 264 1 0 -- -- a1 A1 a4 A4 -- --
	.%line 198 "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\svc_me.c" 0 fiid:1059 0
	alu[a4, --, B, a1]
.%import_expr common_code 1016 <27:20:8,17:10:0> _msix_cls_rx_enabled &v 0 + 0xffff &
.1016 00F0415D0000 common_code
	.%operands 0 1 0 -- -- -- -- a0 A0 -- --
	.%line 198 "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:1045 0
	immed_w0[a0, @_msix_cls_rx_enabled]
.%import_expr common_code 1017 <27:20:24,17:10:16> _msix_cls_rx_enabled &v 0 + 0xffff0000 &
.1017 00F4400C0000 common_code
	.%operands 0 1 0 -- -- -- -- a0 A0 -- --
	.%line 198 "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:1045 0
	immed_w1[a0, @_msix_cls_rx_enabled]
.1018 106122008200 common_code
	.%operands 1 2 2 a0 A0 -- 0 -- -- $0 $W0
	.%line 198 "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:1045 2
	cls[write_be, $0, a0, 0, 2], ctx_swap[s2], defer[2]
.1019 00AA18101981 common_code
	.%operands 8 1 0 $1 $R1 b6 B6 $1 $W1 -- --
	.%line 198 "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\svc_me.c" 0 fiid:1045 1
	alu[$1, $1, OR, b6]
.1020 00AA18060008 common_code
	.%operands 8 1 0 a8 A8 $0 $R0 $0 $W0 -- --
	.%line 198 "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\svc_me.c" 0 fiid:1045 0
	alu[$0, a8, OR, $0]
.1021 00AA30000801 common_code
	.%operands 8 1 0 a1 A1 b2 B2 -- -- -- --
	.%line 198 "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:1059 0
	alu[--, a1, OR, b2]
.%import_expr common_code 1022 <40:40:13,34:22:0> &bp 1062 +
.1022 00D909908120 common_code
	.%operands 16 1 1 -- -- -- -- -- -- -- --
	.%line 198 "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:1059 1 1062
	beq[l_2699#], defer[1]
.1023 00B000600800 common_code
	.%operands 264 1 0 -- -- b2 B2 b6 B6 -- --
	.%line 198 "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\svc_me.c" 0 fiid:1059 0
	alu[b6, --, B, b2]
.1024 00A070000004 common_code
	.%operands 264 1 0 -- -- a4 A4 -- -- -- --
	.%line 198 "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:1060 0
l_2425#:
	alu[--, --, B, a4]
.%import_expr common_code 1025 <40:40:13,34:22:0> &bp 1028 +
.1025 00D901008120 common_code
	.%operands 16 1 0 -- -- -- -- -- -- -- --
	.%line 198 "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:1060 0 1028
	beq[l_2434#]
.%import_expr common_code 1026 <40:40:13,34:22:0> &bp 1034 +
.1026 00D902908038 common_code
	.%operands 0 1 1 -- -- -- -- -- -- -- --
	.%line 198 "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:1060 1 1034
	br[l_2441#], defer[1]
.1027 00A7400C0004 common_code
	.%operands 8 1 0 a4 A4 -- -- a0 A0 -- --
	.%line 198 "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\svc_me.c" 0 fiid:1061 0
	ffs[a0, a4]
.1028 00A030001800 common_code
	.%operands 264 1 0 -- -- b6 B6 -- -- -- --
	.%line 198 "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:1060 0
l_2434#:
	alu[--, --, B, b6]
.%import_expr common_code 1029 <40:40:13,34:22:0> &bp 1033 +
.1029 00D902408120 common_code
	.%operands 16 1 0 -- -- -- -- -- -- -- --
	.%line 198 "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:1060 0 1033
	beq[l_2440#]
.%import_expr common_code 1030 <40:40:13,34:22:0> &bp 1034 +
.1030 00D902A08038 common_code
	.%operands 0 1 2 -- -- -- -- -- -- -- --
	.%line 198 "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:1060 2 1034
	br[l_2441#], defer[2]
.1031 00A700001B00 common_code
	.%operands 8 1 0 b6 B6 -- -- a0 A0 -- --
	.%line 198 "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\svc_me.c" 0 fiid:1062 1
	ffs[a0, b6]
.1032 00A0800C8000 common_code
	.%operands 8 1 0 a0 A0 -- 32 a0 A0 -- --
	.%line 198 "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\svc_me.c" 0 fiid:1060 0
	alu[a0, a0, +, 32]
.1033 00F0800C0000 common_code
	.%operands 0 1 0 -- -1 -- 0 a0 A0 -- --
	.%line 198 "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:1060 0
l_2440#:
	immed[a0, -1, 0]
.1034 00BA801C0404 common_code
	.%operands 8 1 0 a4 A4 -- 1 b1 B1 -- --
	.%line 198 "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:1059 0
l_2441#:
	alu[b1, a4, -, 1]
.1035 00A6C0801B00 common_code
	.%operands 24 1 0 b6 B6 -- 0 a8 A8 -- --
	.%line 198 "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:1059 0
	alu[a8, b6, -carry, 0]
.1036 00A440400404 common_code
	.%operands 8 1 0 b1 B1 a4 A4 a4 A4 -- --
	.%line 198 "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:1059 0
	alu[a4, b1, AND, a4]
.1037 00B080400000 common_code
	.%operands 8 1 0 a0 A0 b0 B0 b4 B4 -- --
	.%line 198 "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:1059 0
	alu[b4, a0, +, b0]
.1038 00B08013F800 common_code
	.%operands 8 1 0 a0 A0 @b126 @B126 b1 B1 -- --
	.%line 198 "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:1059 0
	alu[b1, a0, +, @b126]
.1039 00A0C0000402 common_code
	.%operands 8 1 0 b1 B1 a2 A2 a0 A0 -- --
	.%line 198 "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:1059 0
	alu[a0, b1, +, a2]
.1040 00B880502300 common_code
	.%operands 24 1 0 -- 0 b8 B8 b5 B5 -- --
	.%line 198 "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:1059 0
	alu[b5, 0, +carry, b8]
.1041 009080181700 common_code
	.%operands 8 1 0 b5 B5 a0 A0 b1 B1 -- --
	.%line 198 "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:1064 0
	dbl_shf[b1, b5, a0, >>8]
.1042 0094801C06FF common_code
	.%operands 8 1 0 b1 B1 -- 255 b1 B1 -- --
	.%line 198 "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:1064 0
	alu_shf[b1, b1, AND, 255, <<24]
.1043 045C20040500 common_code
	.%operands 2 1 1 b1 B1 a0 A0 -- -- $0 $R0
	.%line 198 "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:1064 1
	mem[read32_le, $0, b1, <<8, a0, 1], ctx_swap[s2], defer[1]
.1044 00B400601808 common_code
	.%operands 8 1 0 a8 A8 b6 B6 b6 B6 -- --
	.%line 198 "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\svc_me.c" 0 fiid:1059 0
	alu[b6, a8, AND, b6]
.1045 00C001120000 common_code
	.%operands 0 1 0 $0 $R0 -- -- a0 A0 -- --
	.%line 198 "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:1059 0
	ld_field_w_clr[a0, 0001, $0, <<0]
.%import_expr common_code 1046 <27:20:8,17:10:0> _msix_cls_tx_entries &v 0 + 0xffff &
.1046 00F0415D8008 common_code
	.%operands 0 1 0 a8 A8 -- -- a8 A8 -- --
	.%line 198 "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:1059 0
	immed_w0[a8, @_msix_cls_tx_entries]
.%import_expr common_code 1047 <27:20:24,17:10:16> _msix_cls_tx_entries &v 0 + 0xffff0000 &
.1047 00F4400C0008 common_code
	.%operands 0 1 0 a8 A8 -- -- a8 A8 -- --
	.%line 198 "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:1059 0
	immed_w1[a8, @_msix_cls_tx_entries]
.1048 00B0C0401008 common_code
	.%operands 8 1 0 b4 B4 a8 A8 b4 B4 -- --
	.%line 198 "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:1059 0
	alu[b4, b4, +, a8]
.1049 106020001020 common_code
	.%operands 2 1 0 b4 B4 -- 0 -- -- $0 $R0
	.%line 198 "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:1067 0
	cls[read_be, $0, b4, 0, 1], ctx_swap[s2]
.1050 00C007180480 common_code
	.%operands 0 1 0 $0 $R0 -- -- b1 B1 -- --
	.%line 198 "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:1059 0
	ld_field_w_clr[b1, 0111, $0, <<0]
.1051 106120001220 common_code
	.%operands 1 1 2 b4 B4 -- 0 -- -- $0 $W0
	.%line 198 "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:1070 2
	cls[write_be, $0, b4, 0, 1], ctx_swap[s2], defer[2]
.1052 008A88080600 common_code
	.%operands 8 1 0 b1 B1 a0 A0 $0 $W0 -- --
	.%line 198 "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\svc_me.c" 0 fiid:1059 1
	alu_shf[$0, b1, OR, a0, <<24]
.1053 009B60108E00 common_code
	.%operands 8 1 0 a0 A0 -- 3 b1 B1 -- --
	.%line 198 "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\svc_me.c" 0 fiid:1059 0
	alu_shf[b1, a0, OR, 3, <<10]
.1054 00B0C0400402 common_code
	.%operands 8 1 0 b1 B1 a2 A2 b4 B4 -- --
	.%line 198 "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:1059 0
	alu[b4, b1, +, a2]
.1055 00A880002300 common_code
	.%operands 24 1 0 -- 0 b8 B8 a0 A0 -- --
	.%line 198 "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:1059 0
	alu[a0, 0, +carry, b8]
.1056 009080101300 common_code
	.%operands 8 1 0 a0 A0 b4 B4 b1 B1 -- --
	.%line 198 "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:1072 0
	dbl_shf[b1, a0, b4, >>8]
.1057 0084800C06FF common_code
	.%operands 8 1 0 b1 B1 -- 255 a0 A0 -- --
	.%line 198 "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:1072 0
	alu_shf[a0, b1, AND, 255, <<24]
.1058 004220041100 common_code
	.%operands 1 1 1 a0 A0 b4 B4 -- -- $0 $W0
	.%line 198 "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:1072 1
	mem[write8_le, $0, a0, <<8, b4, 1], ctx_swap[s2], defer[1]
.1059 00F0000C0180 common_code
	.%operands 0 1 0 -- 0 -- -- $0 $W0 -- --
	.%line 198 "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\svc_me.c" 0 fiid:1059 0
	immed[$0, 0, <<0]
.1060 00AA30001804 common_code
	.%operands 8 1 0 a4 A4 b6 B6 -- -- -- --
	.%line 198 "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:1059 0
	alu[--, a4, OR, b6]
.%import_expr common_code 1061 <40:40:13,34:22:0> &bp 1024 +
.1061 00D900008121 common_code
	.%operands 16 1 0 -- -- -- -- -- -- -- --
	.%line 198 "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:1059 0 1024
	bne[l_2425#]
.1062 00B000400800 common_code
	.%operands 264 1 0 -- -- b2 B2 b4 B4 -- --
	.%line 198 "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:1059 0
l_2699#:
	alu[b4, --, B, b2]
.1063 00A040000001 common_code
	.%operands 264 1 0 -- -- a1 A1 a0 A0 -- --
	.%line 198 "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:1059 0
	alu[a0, --, B, a1]
.%import_expr common_code 1064 <40:40:13,34:22:0> &bp 1254 +
.1064 00D939A08038 common_code
	.%operands 0 1 2 -- -- -- -- -- -- -- --
	.%line 198 "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:1059 2 1254
	br[__shl_64#], defer[2]
.1065 00B000500000 common_code
	.%operands 264 1 0 -- -- b0 B0 b5 B5 -- --
	.%line 198 "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\svc_me.c" 0 fiid:1059 1
	alu[b5, --, B, b0]
.%import_expr common_code 1066 <27:20:8,17:10:0> &bp 1067 +
.1066 00F0004CAC09 common_code
	.%operands 0 1 0 -- -- -- -- a9 A9 -- --
	.%line 198 "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\svc_me.c" 0 fiid:1059 0
	load_addr[a9, l_10208#]
.%import_expr common_code 1067 <27:20:8,17:10:0> _msix_cls_tx_enabled &v 0 + 0xffff &
.1067 00F0415C8000 common_code
	.%operands 0 1 0 -- -- -- -- a0 A0 -- --
	.%line 198 "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:1059 0
l_10208#:
	immed_w0[a0, @_msix_cls_tx_enabled]
.%import_expr common_code 1068 <27:20:24,17:10:16> _msix_cls_tx_enabled &v 0 + 0xffff0000 &
.1068 00F4400C0000 common_code
	.%operands 0 1 0 -- -- -- -- a0 A0 -- --
	.%line 198 "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:1059 0
	immed_w1[a0, @_msix_cls_tx_enabled]
.1069 106022008000 common_code
	.%operands 2 2 0 a0 A0 -- 0 -- -- $0 $R0
	.%line 198 "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:1059 0
	cls[read_be, $0, a0, 0, 2], ctx_swap[s2]
.1070 00A000160000 common_code
	.%operands 264 1 0 -- -- $0 $R0 a1 A1 -- --
	.%line 198 "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:1059 0
	alu[a1, --, B, $0]
.1071 00B000260400 common_code
	.%operands 264 1 0 -- -- $1 $R1 b2 B2 -- --
	.%line 198 "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:1059 0
	alu[b2, --, B, $1]
.1072 00AA00001581 common_code
	.%operands 8 1 0 $1 $R1 b5 B5 a0 A0 -- --
	.%line 198 "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:1059 0
	alu[a0, $1, OR, b5]
.1073 00AC18100800 common_code
	.%operands 8 1 0 a0 A0 b2 B2 $1 $W1 -- --
	.%line 198 "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:1059 0
	alu[$1, a0, XOR, b2]
.%import_expr common_code 1074 <27:20:8,17:10:0> _msix_cls_tx_new_enabled &v 0 + 0xffff &
.1074 00F041FE0000 common_code
	.%operands 0 1 0 -- -- -- -- a0 A0 -- --
	.%line 198 "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:1059 0
	immed_w0[a0, @_msix_cls_tx_new_enabled]
.%import_expr common_code 1075 <27:20:24,17:10:16> _msix_cls_tx_new_enabled &v 0 + 0xffff0000 &
.1075 00F4400C0000 common_code
	.%operands 0 1 0 -- -- -- -- a0 A0 -- --
	.%line 198 "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:1059 0
	immed_w1[a0, @_msix_cls_tx_new_enabled]
.1076 106122008200 common_code
	.%operands 1 2 2 a0 A0 -- 0 -- -- $0 $W0
	.%line 198 "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:1059 2
	cls[write_be, $0, a0, 0, 2], ctx_swap[s2], defer[2]
.1077 00BA40101180 common_code
	.%operands 8 1 0 b4 B4 $0 $R0 b1 B1 -- --
	.%line 198 "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\svc_me.c" 0 fiid:1059 1
	alu[b1, b4, OR, $0]
.1078 00AC58000401 common_code
	.%operands 8 1 0 b1 B1 a1 A1 $0 $W0 -- --
	.%line 198 "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\svc_me.c" 0 fiid:1059 0
	alu[$0, b1, XOR, a1]
.%import_expr common_code 1079 <27:20:8,17:10:0> _msix_cls_tx_enabled &v 0 + 0xffff &
.1079 00F0415C8000 common_code
	.%operands 0 1 0 -- -- -- -- a0 A0 -- --
	.%line 198 "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:1059 0
	immed_w0[a0, @_msix_cls_tx_enabled]
.%import_expr common_code 1080 <27:20:24,17:10:16> _msix_cls_tx_enabled &v 0 + 0xffff0000 &
.1080 00F4400C0000 common_code
	.%operands 0 1 0 -- -- -- -- a0 A0 -- --
	.%line 198 "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:1059 0
	immed_w1[a0, @_msix_cls_tx_enabled]
.1081 106122008200 common_code
	.%operands 1 2 2 a0 A0 -- 0 -- -- $0 $W0
	.%line 198 "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:1059 2
	cls[write_be, $0, a0, 0, 2], ctx_swap[s2], defer[2]
.1082 00A458100805 common_code
	.%operands 8 1 0 b2 B2 a5 A5 $1 $W1 -- --
	.%line 198 "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\svc_me.c" 0 fiid:1059 1
	alu[$1, b2, AND, a5]
.1083 00A418001C01 common_code
	.%operands 8 1 0 a1 A1 b7 B7 $0 $W0 -- --
	.%line 198 "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\svc_me.c" 0 fiid:1059 0
	alu[$0, a1, AND, b7]
.%import_expr common_code 1084 <27:20:8,17:10:0> _msix_cls_tx_enabled &v 0 + 0xffff &
.1084 00F0415C8000 common_code
	.%operands 0 1 0 -- -- -- -- a0 A0 -- --
	.%line 198 "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:1059 0
	immed_w0[a0, @_msix_cls_tx_enabled]
.%import_expr common_code 1085 <27:20:24,17:10:16> _msix_cls_tx_enabled &v 0 + 0xffff0000 &
.1085 00F4400C0000 common_code
	.%operands 0 1 0 -- -- -- -- a0 A0 -- --
	.%line 198 "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:1059 0
	immed_w1[a0, @_msix_cls_tx_enabled]
.1086 106022008000 common_code
	.%operands 2 2 0 a0 A0 -- 0 -- -- $0 $R0
	.%line 198 "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:1059 0
	cls[read_be, $0, a0, 0, 2], ctx_swap[s2]
.%import_expr common_code 1087 <27:20:8,17:10:0> _msix_cls_tx_enabled &v 0 + 0xffff &
.1087 00F0415C8000 common_code
	.%operands 0 1 0 -- -- -- -- a0 A0 -- --
	.%line 198 "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:1059 0
	immed_w0[a0, @_msix_cls_tx_enabled]
.%import_expr common_code 1088 <27:20:24,17:10:16> _msix_cls_tx_enabled &v 0 + 0xffff0000 &
.1088 00F4400C0000 common_code
	.%operands 0 1 0 -- -- -- -- a0 A0 -- --
	.%line 198 "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:1059 0
	immed_w1[a0, @_msix_cls_tx_enabled]
.1089 106122008200 common_code
	.%operands 1 2 2 a0 A0 -- 0 -- -- $0 $W0
	.%line 198 "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:1059 2
	cls[write_be, $0, a0, 0, 2], ctx_swap[s2], defer[2]
.1090 00AA18101581 common_code
	.%operands 8 1 0 $1 $R1 b5 B5 $1 $W1 -- --
	.%line 198 "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\svc_me.c" 0 fiid:1059 1
	alu[$1, $1, OR, b5]
.1091 00AA58001180 common_code
	.%operands 8 1 0 b4 B4 $0 $R0 $0 $W0 -- --
	.%line 198 "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\svc_me.c" 0 fiid:1059 0
	alu[$0, b4, OR, $0]
.%import_expr common_code 1092 <40:40:13,34:22:0> &bp 1173 +
.1092 00D12540A407 common_code
	.%operands 0 1 0 -- -- a7 A7 -- -- -- --
	.%line 198 "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:1044 0 1173
l_2700#:
	br_bclr[a7, 8, l_2891#]
.1093 00AA00061700 common_code
	.%operands 8 1 0 -- 0 $5 $R5 a0 A0 -- --
	.%line 198 "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:1044 0
	alu[a0, 0, OR, $5]
.1094 00BA00161B00 common_code
	.%operands 8 1 0 -- 0 $6 $R6 b1 B1 -- --
	.%line 198 "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:1044 0
	alu[b1, 0, OR, $6]
.1095 00AA30000400 common_code
	.%operands 8 1 0 a0 A0 b1 B1 -- -- -- --
	.%line 198 "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:1073 0
	alu[--, a0, OR, b1]
.%import_expr common_code 1096 <40:40:13,34:22:0> &bp 1129 +
.1096 00D91A608120 common_code
	.%operands 16 1 2 -- -- -- -- -- -- -- --
	.%line 198 "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:1073 2 1129
	beq[l_2794#], defer[2]
.1097 00AA00160F00 common_code
	.%operands 8 1 0 -- 0 $3 $R3 a1 A1 -- --
	.%line 198 "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\svc_me.c" 0 fiid:1044 1
	alu[a1, 0, OR, $3]
.1098 00BA00261300 common_code
	.%operands 8 1 0 -- 0 $4 $R4 b2 B2 -- --
	.%line 198 "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\svc_me.c" 0 fiid:1044 0
	alu[b2, 0, OR, $4]
.1099 00A070000000 common_code
	.%operands 264 1 0 -- -- a0 A0 -- -- -- --
	.%line 198 "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:1074 0
l_2709#:
	alu[--, --, B, a0]
.%import_expr common_code 1100 <40:40:13,34:22:0> &bp 1103 +
.1100 00D913C08120 common_code
	.%operands 16 1 0 -- -- -- -- -- -- -- --
	.%line 198 "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:1074 0 1103
	beq[l_2718#]
.%import_expr common_code 1101 <40:40:13,34:22:0> &bp 1109 +
.1101 00D915508038 common_code
	.%operands 0 1 1 -- -- -- -- -- -- -- --
	.%line 198 "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:1074 1 1109
	br[l_2725#], defer[1]
.1102 00A7404C0000 common_code
	.%operands 8 1 0 a0 A0 -- -- a4 A4 -- --
	.%line 198 "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\svc_me.c" 0 fiid:1075 0
	ffs[a4, a0]
.1103 00A030000400 common_code
	.%operands 264 1 0 -- -- b1 B1 -- -- -- --
	.%line 198 "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:1074 0
l_2718#:
	alu[--, --, B, b1]
.%import_expr common_code 1104 <40:40:13,34:22:0> &bp 1108 +
.1104 00D915008120 common_code
	.%operands 16 1 0 -- -- -- -- -- -- -- --
	.%line 198 "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:1074 0 1108
	beq[l_2724#]
.%import_expr common_code 1105 <40:40:13,34:22:0> &bp 1109 +
.1105 00D915608038 common_code
	.%operands 0 1 2 -- -- -- -- -- -- -- --
	.%line 198 "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:1074 2 1109
	br[l_2725#], defer[2]
.1106 00A700400700 common_code
	.%operands 8 1 0 b1 B1 -- -- a4 A4 -- --
	.%line 198 "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\svc_me.c" 0 fiid:1076 1
	ffs[a4, b1]
.1107 00A0804C8004 common_code
	.%operands 8 1 0 a4 A4 -- 32 a4 A4 -- --
	.%line 198 "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\svc_me.c" 0 fiid:1074 0
	alu[a4, a4, +, 32]
.1108 00F0800C0004 common_code
	.%operands 0 1 0 -- -1 -- 0 a4 A4 -- --
	.%line 198 "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:1074 0
l_2724#:
	immed[a4, -1, 0]
.1109 00BA804C0400 common_code
	.%operands 8 1 0 a0 A0 -- 1 b4 B4 -- --
	.%line 198 "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:1073 0
l_2725#:
	alu[b4, a0, -, 1]
.1110 00A6C0500700 common_code
	.%operands 24 1 0 b1 B1 -- 0 a5 A5 -- --
	.%line 198 "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:1073 0
	alu[a5, b1, -carry, 0]
.1111 00A440001000 common_code
	.%operands 8 1 0 b4 B4 a0 A0 a0 A0 -- --
	.%line 198 "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:1073 0
	alu[a0, b4, AND, a0]
.1112 00B080600004 common_code
	.%operands 8 1 0 a4 A4 b0 B0 b6 B6 -- --
	.%line 198 "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:1073 0
	alu[b6, a4, +, b0]
.1113 0091E0480204 common_code
	.%operands 264 1 0 -- -- a4 A4 b4 B4 -- --
	.%line 198 "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:1073 0
	alu_shf[b4, --, B, a4, <<2]
.1114 00B0C04010AF common_code
	.%operands 8 1 0 b4 B4 @a47 @A47 b4 B4 -- --
	.%line 198 "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:1073 0
	alu[b4, b4, +, @a47]
.1115 00B0C0401002 common_code
	.%operands 8 1 0 b4 B4 a2 A2 b4 B4 -- --
	.%line 198 "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:1073 0
	alu[b4, b4, +, a2]
.1116 00A880402300 common_code
	.%operands 24 1 0 -- 0 b8 B8 a4 A4 -- --
	.%line 198 "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:1073 0
	alu[a4, 0, +carry, b8]
.1117 009080501304 common_code
	.%operands 8 1 0 a4 A4 b4 B4 b5 B5 -- --
	.%line 198 "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:1078 0
	dbl_shf[b5, a4, b4, >>8]
.1118 0084804C16FF common_code
	.%operands 8 1 0 b5 B5 -- 255 a4 A4 -- --
	.%line 198 "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:1078 0
	alu_shf[a4, b5, AND, 255, <<24]
.1119 005C20041104 common_code
	.%operands 2 1 1 a4 A4 b4 B4 -- -- $0 $R0
	.%line 198 "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:1078 1
	mem[read32_le, $0, a4, <<8, b4, 1], ctx_swap[s2], defer[1]
.1120 00B400100405 common_code
	.%operands 8 1 0 a5 A5 b1 B1 b1 B1 -- --
	.%line 198 "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\svc_me.c" 0 fiid:1073 0
	alu[b1, a5, AND, b1]
.1121 0091E0401A00 common_code
	.%operands 264 1 0 -- -- b6 B6 b4 B4 -- --
	.%line 198 "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:1073 0
	alu_shf[b4, --, B, b6, <<2]
.%import_expr common_code 1122 <27:20:8,17:10:0> _msix_rx_irqc_cfg &v 0 + 0xffff &
.1122 00F0411C8004 common_code
	.%operands 0 1 0 a4 A4 -- -- a4 A4 -- --
	.%line 198 "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:1073 0
	immed_w0[a4, @_msix_rx_irqc_cfg]
.%import_expr common_code 1123 <27:20:24,17:10:16> _msix_rx_irqc_cfg &v 0 + 0xffff0000 &
.1123 00F4400C0004 common_code
	.%operands 0 1 0 a4 A4 -- -- a4 A4 -- --
	.%line 198 "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:1073 0
	immed_w1[a4, @_msix_rx_irqc_cfg]
.1124 00A0C0401004 common_code
	.%operands 8 1 0 b4 B4 a4 A4 a4 A4 -- --
	.%line 198 "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:1073 0
	alu[a4, b4, +, a4]
.1125 106120008104 common_code
	.%operands 1 1 1 a4 A4 -- 0 -- -- $0 $W0
	.%line 198 "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:1073 1
	cls[write_be, $0, a4, 0, 1], ctx_swap[s2], defer[1]
.1126 00A018060000 common_code
	.%operands 264 1 0 -- -- $0 $R0 $0 $W0 -- --
	.%line 198 "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\svc_me.c" 0 fiid:1073 0
	alu[$0, --, B, $0]
.1127 00AA30000400 common_code
	.%operands 8 1 0 a0 A0 b1 B1 -- -- -- --
	.%line 198 "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:1073 0
	alu[--, a0, OR, b1]
.%import_expr common_code 1128 <40:40:13,34:22:0> &bp 1099 +
.1128 00D912C08121 common_code
	.%operands 16 1 0 -- -- -- -- -- -- -- --
	.%line 198 "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:1073 0 1099
	bne[l_2709#]
.1129 00AA30000801 common_code
	.%operands 8 1 0 a1 A1 b2 B2 -- -- -- --
	.%line 198 "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:1079 0
l_2794#:
	alu[--, a1, OR, b2]
.%import_expr common_code 1130 <40:40:13,34:22:0> &bp 1161 +
.1130 00D922408120 common_code
	.%operands 16 1 0 -- -- -- -- -- -- -- --
	.%line 198 "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:1079 0 1161
	beq[l_2888#]
.1131 00A070000001 common_code
	.%operands 264 1 0 -- -- a1 A1 -- -- -- --
	.%line 198 "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:1080 0
l_2803#:
	alu[--, --, B, a1]
.%import_expr common_code 1132 <40:40:13,34:22:0> &bp 1135 +
.1132 00D91BC08120 common_code
	.%operands 16 1 0 -- -- -- -- -- -- -- --
	.%line 198 "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:1080 0 1135
	beq[l_2812#]
.%import_expr common_code 1133 <40:40:13,34:22:0> &bp 1141 +
.1133 00D91D508038 common_code
	.%operands 0 1 1 -- -- -- -- -- -- -- --
	.%line 198 "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:1080 1 1141
	br[l_2819#], defer[1]
.1134 00A7400C0001 common_code
	.%operands 8 1 0 a1 A1 -- -- a0 A0 -- --
	.%line 198 "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\svc_me.c" 0 fiid:1081 0
	ffs[a0, a1]
.1135 00A030000800 common_code
	.%operands 264 1 0 -- -- b2 B2 -- -- -- --
	.%line 198 "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:1080 0
l_2812#:
	alu[--, --, B, b2]
.%import_expr common_code 1136 <40:40:13,34:22:0> &bp 1140 +
.1136 00D91D008120 common_code
	.%operands 16 1 0 -- -- -- -- -- -- -- --
	.%line 198 "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:1080 0 1140
	beq[l_2818#]
.%import_expr common_code 1137 <40:40:13,34:22:0> &bp 1141 +
.1137 00D91D608038 common_code
	.%operands 0 1 2 -- -- -- -- -- -- -- --
	.%line 198 "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:1080 2 1141
	br[l_2819#], defer[2]
.1138 00A700000B00 common_code
	.%operands 8 1 0 b2 B2 -- -- a0 A0 -- --
	.%line 198 "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\svc_me.c" 0 fiid:1082 1
	ffs[a0, b2]
.1139 00A0800C8000 common_code
	.%operands 8 1 0 a0 A0 -- 32 a0 A0 -- --
	.%line 198 "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\svc_me.c" 0 fiid:1080 0
	alu[a0, a0, +, 32]
.1140 00F0800C0000 common_code
	.%operands 0 1 0 -- -1 -- 0 a0 A0 -- --
	.%line 198 "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:1080 0
l_2818#:
	immed[a0, -1, 0]
.1141 00BA801C0401 common_code
	.%operands 8 1 0 a1 A1 -- 1 b1 B1 -- --
	.%line 198 "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:1079 0
l_2819#:
	alu[b1, a1, -, 1]
.1142 00A6C0400B00 common_code
	.%operands 24 1 0 b2 B2 -- 0 a4 A4 -- --
	.%line 198 "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:1079 0
	alu[a4, b2, -carry, 0]
.1143 00A440100401 common_code
	.%operands 8 1 0 b1 B1 a1 A1 a1 A1 -- --
	.%line 198 "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:1079 0
	alu[a1, b1, AND, a1]
.1144 00B080400000 common_code
	.%operands 8 1 0 a0 A0 b0 B0 b4 B4 -- --
	.%line 198 "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:1079 0
	alu[b4, a0, +, b0]
.1145 0091E0180200 common_code
	.%operands 264 1 0 -- -- a0 A0 b1 B1 -- --
	.%line 198 "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:1079 0
	alu_shf[b1, --, B, a0, <<2]
.1146 00B0C010049F common_code
	.%operands 8 1 0 b1 B1 @a31 @A31 b1 B1 -- --
	.%line 198 "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:1079 0
	alu[b1, b1, +, @a31]
.1147 00B0C0500402 common_code
	.%operands 8 1 0 b1 B1 a2 A2 b5 B5 -- --
	.%line 198 "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:1079 0
	alu[b5, b1, +, a2]
.1148 00A880002300 common_code
	.%operands 24 1 0 -- 0 b8 B8 a0 A0 -- --
	.%line 198 "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:1079 0
	alu[a0, 0, +carry, b8]
.1149 009080101700 common_code
	.%operands 8 1 0 a0 A0 b5 B5 b1 B1 -- --
	.%line 198 "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:1084 0
	dbl_shf[b1, a0, b5, >>8]
.1150 0084800C06FF common_code
	.%operands 8 1 0 b1 B1 -- 255 a0 A0 -- --
	.%line 198 "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:1084 0
	alu_shf[a0, b1, AND, 255, <<24]
.1151 005C20041600 common_code
	.%operands 2 1 2 a0 A0 b5 B5 -- -- $0 $R0
	.%line 198 "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:1084 2
	mem[read32_le, $0, a0, <<8, b5, 1], ctx_swap[s2], defer[2]
.1152 00B400200804 common_code
	.%operands 8 1 0 a4 A4 b2 B2 b2 B2 -- --
	.%line 198 "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\svc_me.c" 0 fiid:1079 1
	alu[b2, a4, AND, b2]
.1153 0091E0101200 common_code
	.%operands 264 1 0 -- -- b4 B4 b1 B1 -- --
	.%line 198 "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\svc_me.c" 0 fiid:1079 0
	alu_shf[b1, --, B, b4, <<2]
.%import_expr common_code 1154 <27:20:8,17:10:0> _msix_tx_irqc_cfg &v 0 + 0xffff &
.1154 00F040DC8000 common_code
	.%operands 0 1 0 a0 A0 -- -- a0 A0 -- --
	.%line 198 "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:1079 0
	immed_w0[a0, @_msix_tx_irqc_cfg]
.%import_expr common_code 1155 <27:20:24,17:10:16> _msix_tx_irqc_cfg &v 0 + 0xffff0000 &
.1155 00F4400C0000 common_code
	.%operands 0 1 0 a0 A0 -- -- a0 A0 -- --
	.%line 198 "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:1079 0
	immed_w1[a0, @_msix_tx_irqc_cfg]
.1156 00A0C0000400 common_code
	.%operands 8 1 0 b1 B1 a0 A0 a0 A0 -- --
	.%line 198 "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:1079 0
	alu[a0, b1, +, a0]
.1157 106120008100 common_code
	.%operands 1 1 1 a0 A0 -- 0 -- -- $0 $W0
	.%line 198 "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:1079 1
	cls[write_be, $0, a0, 0, 1], ctx_swap[s2], defer[1]
.1158 00A018060000 common_code
	.%operands 264 1 0 -- -- $0 $R0 $0 $W0 -- --
	.%line 198 "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\svc_me.c" 0 fiid:1079 0
	alu[$0, --, B, $0]
.1159 00AA30000801 common_code
	.%operands 8 1 0 a1 A1 b2 B2 -- -- -- --
	.%line 198 "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:1079 0
	alu[--, a1, OR, b2]
.%import_expr common_code 1160 <40:40:13,34:22:0> &bp 1131 +
.1160 00D91AC08121 common_code
	.%operands 16 1 0 -- -- -- -- -- -- -- --
	.%line 198 "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:1079 0 1131
	bne[l_2803#]
.1161 00A070000006 common_code
	.%operands 264 1 0 -- -- a6 A6 -- -- -- --
	.%line 198 "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:1044 0
l_2888#:
	alu[--, --, B, a6]
.%import_expr common_code 1162 <40:40:13,34:22:0> &bp 1173 +
.1162 00D925408121 common_code
	.%operands 16 1 0 -- -- -- -- -- -- -- --
	.%line 198 "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:1044 0 1173
	bne[l_2891#]
.%import_expr common_code 1163 <27:20:8,17:10:0> _msix_cls_rx_new_enabled &v 0 + 0xffff &
.1163 00F0427E8000 common_code
	.%operands 0 1 0 -- -- -- -- a0 A0 -- --
	.%line 198 "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:1044 0
	immed_w0[a0, @_msix_cls_rx_new_enabled]
.%import_expr common_code 1164 <27:20:24,17:10:16> _msix_cls_rx_new_enabled &v 0 + 0xffff0000 &
.1164 00F4400C0000 common_code
	.%operands 0 1 0 -- -- -- -- a0 A0 -- --
	.%line 198 "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:1044 0
	immed_w1[a0, @_msix_cls_rx_new_enabled]
.1165 106122008200 common_code
	.%operands 1 2 2 a0 A0 -- 0 -- -- $0 $W0
	.%line 198 "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:1044 2
	cls[write_be, $0, a0, 0, 2], ctx_swap[s2], defer[2]
.1166 00F0000C0180 common_code
	.%operands 0 1 0 -- 0 -- -- $0 $W0 -- --
	.%line 198 "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\svc_me.c" 0 fiid:1044 1
	immed[$0, 0, <<0]
.1167 00F0000C0181 common_code
	.%operands 0 1 0 -- 0 -- -- $1 $W1 -- --
	.%line 198 "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\svc_me.c" 0 fiid:1044 0
	immed[$1, 0, <<0]
.%import_expr common_code 1168 <27:20:8,17:10:0> _msix_cls_tx_new_enabled &v 0 + 0xffff &
.1168 00F041FE0000 common_code
	.%operands 0 1 0 -- -- -- -- a0 A0 -- --
	.%line 198 "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:1044 0
	immed_w0[a0, @_msix_cls_tx_new_enabled]
.%import_expr common_code 1169 <27:20:24,17:10:16> _msix_cls_tx_new_enabled &v 0 + 0xffff0000 &
.1169 00F4400C0000 common_code
	.%operands 0 1 0 -- -- -- -- a0 A0 -- --
	.%line 198 "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:1044 0
	immed_w1[a0, @_msix_cls_tx_new_enabled]
.1170 106122008200 common_code
	.%operands 1 2 2 a0 A0 -- 0 -- -- $0 $W0
	.%line 198 "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:1044 2
	cls[write_be, $0, a0, 0, 2], ctx_swap[s2], defer[2]
.1171 00F0000C0180 common_code
	.%operands 0 1 0 -- 0 -- -- $0 $W0 -- --
	.%line 198 "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\svc_me.c" 0 fiid:1044 1
	immed[$0, 0, <<0]
.1172 00F0000C0181 common_code
	.%operands 0 1 0 -- 0 -- -- $1 $W1 -- --
	.%line 198 "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\svc_me.c" 0 fiid:1044 0
	immed[$1, 0, <<0]
.1173 00FC10ADE779 common_code
	.%operands 0 1 0 -- 121 -- -- -- -- -- --
	.%line 198 "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:1086 0
l_2891#:
	local_csr_wr[same_me_signal, 121]
.1174 00E000008000 common_code
	.%operands 0 1 0 -- -- -- -- -- -- -- --
	.%line 198 "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:1044 0
	ctx_arb[s15], all
.%import_expr common_code 1175 <40:40:13,34:22:0> &bp 1235 +
.1175 00D134C0A082 common_code
	.%operands 0 1 0 -- -- $2 $R2 -- -- -- --
	.%line 198 "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:223 0 1235
l_2901#:
	br_bclr[$2, 7, l_3248#]
.1176 008510000E0B common_code
	.%operands 8 1 0 a11 A11 b3 B3 a0 A0 -- --
	.%line 198 "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:223 0
	alu_shf[a0, a11, AND, b3, <<15]
.1177 00AA001C0000 common_code
	.%operands 8 1 0 a0 A0 -- 0 a1 A1 -- --
	.%line 198 "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:223 1
	alu[a1, a0, OR, 0]
.1178 009DF0280100 common_code
	.%operands 136 1 0 a0 A0 -- -- b2 B2 -- --
	.%line 198 "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\svc_me.c" 0 fiid:223 0
	asr[b2, a0, >>31]
.%import_expr common_code 1179 <27:20:8,17:10:0> nfd_cfg_base0 &v 32 >> 0xffff &
.1179 00F0400C0000 common_code
	.%operands 0 1 0 a0 A0 -- -- a0 A0 -- --
	.%line 198 "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:223 0
	immed_w0[a0, nfd_cfg_base0]
.%import_expr common_code 1180 <27:20:24,17:10:16> nfd_cfg_base0 &v 32 >> 0xffff0000 &
.1180 00F4400C0000 common_code
	.%operands 0 1 0 a0 A0 -- -- a0 A0 -- --
	.%line 198 "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:223 0
	immed_w1[a0, nfd_cfg_base0]
.%import_expr common_code 1181 <27:20:8,7:0:0> nfd_cfg_base0 &v 0 + 0xffff &
.1181 00F040000300 common_code
	.%operands 0 1 0 b0 B0 -- -- b0 B0 -- --
	.%line 198 "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:223 0
	immed_w0[b0, nfd_cfg_base0]
.%import_expr common_code 1182 <27:20:24,7:0:16> nfd_cfg_base0 &v 0 + 0xffff0000 &
.1182 00F440000300 common_code
	.%operands 0 1 0 b0 B0 -- -- b0 B0 -- --
	.%line 198 "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:223 0
	immed_w1[b0, nfd_cfg_base0]
.1183 00B080100001 common_code
	.%operands 8 1 0 a1 A1 b0 B0 b1 B1 -- --
	.%line 198 "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:223 0
	alu[b1, a1, +, b0]
.1184 00A8C0000800 common_code
	.%operands 24 1 0 b2 B2 a0 A0 a0 A0 -- --
	.%line 198 "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:223 0
	alu[a0, b2, +carry, a0]
.1185 00F0000C0180 common_code
	.%operands 0 1 0 -- 0 -- -- $0 $W0 -- --
	.%line 198 "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:1037 0
	immed[$0, 0, <<0]
.1186 00F0000C0181 common_code
	.%operands 0 1 0 -- 0 -- -- $1 $W1 -- --
	.%line 198 "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:1037 0
	immed[$1, 0, <<0]
.1187 00F0000C0182 common_code
	.%operands 0 1 0 -- 0 -- -- $2 $W2 -- --
	.%line 198 "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:1037 0
	immed[$2, 0, <<0]
.1188 00F0000C0183 common_code
	.%operands 0 1 0 -- 0 -- -- $3 $W3 -- --
	.%line 198 "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:1037 0
	immed[$3, 0, <<0]
.1189 00F0000C0184 common_code
	.%operands 0 1 0 -- 0 -- -- $4 $W4 -- --
	.%line 198 "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:1037 0
	immed[$4, 0, <<0]
.1190 00F0000C0185 common_code
	.%operands 0 1 0 -- 0 -- -- $5 $W5 -- --
	.%line 198 "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:1037 0
	immed[$5, 0, <<0]
.1191 00F0000C0186 common_code
	.%operands 0 1 0 -- 0 -- -- $6 $W6 -- --
	.%line 198 "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:1037 0
	immed[$6, 0, <<0]
.1192 00F0000C0187 common_code
	.%operands 0 1 0 -- 0 -- -- $7 $W7 -- --
	.%line 198 "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:1037 0
	immed[$7, 0, <<0]
.1193 00F0000C0188 common_code
	.%operands 0 1 0 -- 0 -- -- $8 $W8 -- --
	.%line 198 "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:1037 0
	immed[$8, 0, <<0]
.1194 00F0000C0189 common_code
	.%operands 0 1 0 -- 0 -- -- $9 $W9 -- --
	.%line 198 "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:1037 0
	immed[$9, 0, <<0]
.1195 00F0000C018A common_code
	.%operands 0 1 0 -- 0 -- -- $10 $W10 -- --
	.%line 198 "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:1037 0
	immed[$10, 0, <<0]
.1196 00F0000C018B common_code
	.%operands 0 1 0 -- 0 -- -- $11 $W11 -- --
	.%line 198 "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:1037 0
	immed[$11, 0, <<0]
.1197 00F0000C018F common_code
	.%operands 0 1 0 -- 0 -- -- $15 $W15 -- --
	.%line 198 "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:1037 0
	immed[$15, 0, <<0]
.1198 00B0C0200708 common_code
	.%operands 8 1 0 b1 B1 -- 8 b2 B2 -- --
	.%line 198 "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:1035 0
	alu[b2, b1, +, 8]
.1199 00A8801C0000 common_code
	.%operands 24 1 0 a0 A0 -- 0 a1 A1 -- --
	.%line 198 "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:1035 0
	alu[a1, a0, +carry, 0]
.1200 009080000B01 common_code
	.%operands 8 1 0 a1 A1 b2 B2 b0 B0 -- --
	.%line 198 "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:1039 0
	dbl_shf[b0, a1, b2, >>8]
.1201 0084801C02FF common_code
	.%operands 8 1 0 b0 B0 -- 255 a1 A1 -- --
	.%line 198 "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:1039 0
	alu_shf[a1, b0, AND, 255, <<24]
.1202 004128000A01 common_code
	.%operands 1 2 2 a1 A1 b2 B2 -- -- $0 $W0
	.%line 198 "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:1039 2
	mem[write, $0, a1, <<8, b2, 5], ctx_swap[s2], defer[2]
.1203 00F0000C018D common_code
	.%operands 0 1 0 -- 0 -- -- $13 $W13 -- --
	.%line 198 "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\svc_me.c" 0 fiid:1037 1
	immed[$13, 0, <<0]
.1204 00F0000C018E common_code
	.%operands 0 1 0 -- 0 -- -- $14 $W14 -- --
	.%line 198 "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\svc_me.c" 0 fiid:1037 0
	immed[$14, 0, <<0]
.1205 00B0C0100750 common_code
	.%operands 8 1 0 b1 B1 -- 80 b1 B1 -- --
	.%line 198 "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:1035 0
	alu[b1, b1, +, 80]
.1206 00A8800C0000 common_code
	.%operands 24 1 0 a0 A0 -- 0 a0 A0 -- --
	.%line 198 "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:1035 0
	alu[a0, a0, +carry, 0]
.1207 009080200700 common_code
	.%operands 8 1 0 a0 A0 b1 B1 b2 B2 -- --
	.%line 198 "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:1041 0
	dbl_shf[b2, a0, b1, >>8]
.1208 0084801C0AFF common_code
	.%operands 8 1 0 b2 B2 -- 255 a1 A1 -- --
	.%line 198 "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:1041 0
	alu_shf[a1, b2, AND, 255, <<24]
.1209 00412A000601 common_code
	.%operands 1 2 2 a1 A1 b1 B1 -- -- $0 $W0
	.%line 198 "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:1041 2
	mem[write, $0, a1, <<8, b1, 6], ctx_swap[s2], defer[2]
.1210 00F0000C018C common_code
	.%operands 0 1 0 -- 0 -- -- $12 $W12 -- --
	.%line 198 "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\svc_me.c" 0 fiid:1037 1
	immed[$12, 0, <<0]
.1211 00F000000330 common_code
	.%operands 0 1 0 -- 48 -- -- b0 B0 -- --
	.%line 198 "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\svc_me.c" 0 fiid:1035 0
	immed[b0, 48, <<0]
.1212 00B0C0100730 common_code
	.%operands 8 1 0 b1 B1 -- 48 b1 B1 -- --
	.%line 198 "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:1035 0
	alu[b1, b1, +, 48]
.1213 00A8800C0000 common_code
	.%operands 24 1 0 a0 A0 -- 0 a0 A0 -- --
	.%line 198 "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:1035 0
	alu[a0, a0, +carry, 0]
.1214 009080200700 common_code
	.%operands 8 1 0 a0 A0 b1 B1 b2 B2 -- --
	.%line 198 "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:1043 0
l_3087#:
	dbl_shf[b2, a0, b1, >>8]
.1215 0084801C0AFF common_code
	.%operands 8 1 0 b2 B2 -- 255 a1 A1 -- --
	.%line 198 "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:1043 0
	alu_shf[a1, b2, AND, 255, <<24]
.1216 00412E000401 common_code
	.%operands 1 2 0 a1 A1 b1 B1 -- -- $0 $W0
	.%line 198 "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:1043 0
	mem[write, $0, a1, <<8, b1, 8], ctx_swap[s2]
.1217 00B0C0000340 common_code
	.%operands 8 1 0 b0 B0 -- 64 b0 B0 -- --
	.%line 198 "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:1035 0
	alu[b0, b0, +, 64]
.1218 00B0C0100740 common_code
	.%operands 8 1 0 b1 B1 -- 64 b1 B1 -- --
	.%line 198 "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:1035 0
	alu[b1, b1, +, 64]
.1219 00A8800C0000 common_code
	.%operands 24 1 0 a0 A0 -- 0 a0 A0 -- --
	.%line 198 "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:1035 0
	alu[a0, a0, +carry, 0]
.1220 00AAF000008F common_code
	.%operands 8 1 0 b0 B0 @a15 @A15 -- -- -- --
	.%line 198 "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:1035 0
	alu[--, b0, -, @a15]
.%import_expr common_code 1221 <40:40:13,34:22:0> &bp 1214 +
.1221 00D92F808125 common_code
	.%operands 16 1 0 -- -- -- -- -- -- -- --
	.%line 198 "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:1035 0 1214
	blo[l_3087#]
.1222 00C001100C00 common_code
	.%operands 0 1 0 b3 B3 -- -- a0 A0 -- --
	.%line 198 "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:223 0
	ld_field_w_clr[a0, 0001, b3, >>0]
.1223 009BE0088A00 common_code
	.%operands 8 1 0 -- 2 a0 A0 b0 B0 -- --
	.%line 198 "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:1031 0
	alu_shf[b0, 2, OR, a0, <<2]
.1224 00F4081C1180 common_code
	.%operands 0 1 0 -- 33028 -- -- $0 $W0 -- --
	.%line 198 "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:1032 0
	immed[$0, 33028, <<16]
.1225 00F4004C0181 common_code
	.%operands 0 1 0 -- 1024 -- -- $1 $W1 -- --
	.%line 198 "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:1032 0
	immed[$1, 1024, <<16]
.1226 00A0C00000FF common_code
	.%operands 8 1 0 b0 B0 @a127 @A127 a0 A0 -- --
	.%line 198 "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:1034 0
	alu[a0, b0, +, @a127]
.1227 009B5008A200 common_code
	.%operands 8 1 0 -- 8 a0 A0 b0 B0 -- --
	.%line 198 "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:1034 0
	alu_shf[b0, 8, OR, a0, <<11]
.1228 000F30000320 common_code
	.%operands 1 1 0 -- 0 b0 B0 -- -- $0 $W0
	.%line 198 "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:1034 0
	pcie[write_pci, $0, 0, <<8, b0, 1], sig_done[s3]
.1229 008B5008B200 common_code
	.%operands 8 1 0 -- 12 a0 A0 a0 A0 -- --
	.%line 198 "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:1033 0
	alu_shf[a0, 12, OR, a0, <<11]
.1230 040F20108300 common_code
	.%operands 1 1 0 -- 0 a0 A0 -- -- $1 $W1
	.%line 198 "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:1033 0
	pcie[write_pci, $1, 0, <<8, a0, 1], sig_done[s2]
.1231 00E00000000C common_code
	.%operands 0 1 0 -- -- -- -- -- -- -- --
	.%line 198 "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:1032 0
	ctx_arb[s2, s3], all
.%import_expr common_code 1232 <40:40:13,34:22:0> &bp 1312 +
.1232 00D948208038 common_code
	.%operands 0 1 2 -- -- -- -- -- -- -- --
	.%line 198 "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:223 2 1312
	br[_nfd_flr_init_vf_cfg_bar#], defer[2]
.1233 00C001100C00 common_code
	.%operands 0 1 0 b3 B3 -- -- a0 A0 -- --
	.%line 198 "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\svc_me.c" 0 fiid:223 1
	ld_field_w_clr[a0, 0001, b3, >>0]
.%import_expr common_code 1234 <27:20:8,7:0:0> &bp 1235 +
.1234 00F000400BD3 common_code
	.%operands 0 1 0 -- -- -- -- b2 B2 -- --
	.%line 198 "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\svc_me.c" 0 fiid:223 0
	load_addr[b2, l_10209#]
.1235 009810380E21 common_code
	.%operands 8 1 0 b3 B3 -- 1 b3 B3 -- --
	.%line 198 "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:223 0
l_10209#:
l_3248#:
	alu_shf[b3, b3, AND~, 1, <<31]
.%import_expr common_code 1236 <27:20:8,17:10:0> nfd_cfg_ring_num05 &v 0 + 0xffff &
.1236 00F0400C0001 common_code
	.%operands 0 1 0 a1 A1 -- -- a1 A1 -- --
	.%line 198 "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:223 0
	immed_w0[a1, nfd_cfg_ring_num05]
.%import_expr common_code 1237 <27:20:24,17:10:16> nfd_cfg_ring_num05 &v 0 + 0xffff0000 &
.1237 00F4400C0001 common_code
	.%operands 0 1 0 a1 A1 -- -- a1 A1 -- --
	.%line 198 "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:223 0
	immed_w1[a1, nfd_cfg_ring_num05]
.%import_expr common_code 1238 <27:20:8,17:10:0> __addr_emem0 &i 0 + 32 >> 0xffff &
.1238 00F0400C0000 common_code
	.%operands 0 1 0 a0 A0 -- -- a0 A0 -- --
	.%line 198 "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:1026 0
	immed_w0[a0, __addr_emem0]
.%import_expr common_code 1239 <27:20:24,17:10:16> __addr_emem0 &i 0 + 32 >> 0xffff0000 &
.1239 00F4400C0000 common_code
	.%operands 0 1 0 a0 A0 -- -- a0 A0 -- --
	.%line 198 "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:1026 0
	immed_w1[a0, __addr_emem0]
.%import_expr common_code 1240 <27:20:8,7:0:0> __addr_emem0 &i 0 + 0xffff &
.1240 00F040000300 common_code
	.%operands 0 1 0 b0 B0 -- -- b0 B0 -- --
	.%line 198 "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:1026 0
	immed_w0[b0, __addr_emem0]
.%import_expr common_code 1241 <27:20:24,7:0:16> __addr_emem0 &i 0 + 0xffff0000 &
.1241 00F440000300 common_code
	.%operands 0 1 0 b0 B0 -- -- b0 B0 -- --
	.%line 198 "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:1026 0
	immed_w1[b0, __addr_emem0]
.1242 009080100300 common_code
	.%operands 8 1 0 a0 A0 b0 B0 b1 B1 -- --
	.%line 198 "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:1026 0
	dbl_shf[b1, a0, b0, >>8]
.1243 00F0000FFC00 common_code
	.%operands 0 1 0 -- 255 -- -- a0 A0 -- --
	.%line 198 "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:1026 0
	immed[a0, 255, <<0]
.1244 00F4440C0000 common_code
	.%operands 0 1 0 a0 A0 -- 16384 a0 A0 -- --
	.%line 198 "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:1026 0
	immed_w1[a0, 16384]
.1245 00B440000C00 common_code
	.%operands 8 1 0 b3 B3 a0 A0 b0 B0 -- --
	.%line 198 "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:1026 0
	alu[b0, b3, AND, a0]
.1246 008A18080221 common_code
	.%operands 8 1 0 b0 B0 -- 1 $0 $W0 -- --
	.%line 198 "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:1026 0
	alu_shf[$0, b0, OR, 1, <<31]
.1247 045420080701 common_code
	.%operands 1 1 0 b1 B1 a1 A1 -- -- $0 $W0
	.%line 198 "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:1030 0
	mem[journal, $0, b1, <<8, a1, 1], sig_done[s2]
.1248 00E000200004 common_code
	.%operands 0 1 2 -- -- -- -- -- -- -- --
	.%line 198 "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:1026 2
	ctx_arb[s2], all, defer[2]
.%import_expr common_code 1249 <27:20:8,17:10:0> 603987456  591 _nfd_cfg_sig_app_master0 &r 0 + 15 & 2 << | 0 | 65535 &
.1249 00F0000C0000 common_code
	.%operands 0 1 0 -- -- -- 0 a0 A0 -- --
	.%line 198 "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\svc_me.c" 0 fiid:1029 1
	immed[a0, (((603987456 | (((&remote(_nfd_cfg_sig_app_master0,591) + 0) & 15) << 2)) | 0) & 65535), 0]
.%import_expr common_code 1250 <27:20:8,17:10:0> 603987456  591 _nfd_cfg_sig_app_master0 &r 0 + 15 & 2 << | 0 | 16 >>
.1250 00F4400C0000 common_code
	.%operands 0 1 0 a0 A0 -- -- a0 A0 -- --
	.%line 198 "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\svc_me.c" 0 fiid:1029 0
	immed_w1[a0, (((603987456 | (((&remote(_nfd_cfg_sig_app_master0,591) + 0) & 15) << 2)) | 0) >> 16)]
.1251 101C00088300 common_code
	.%operands 0 0 0 a0 A0 -- 0 -- -- -- --
	.%line 198 "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:1029 0
	ct[interthread_signal, --, a0, 0, 1]
.1252 00FC10AC2308 common_code
	.%operands 0 1 0 -- 8 -- -- -- -- -- --
	.%line 198 "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:1028 0
	local_csr_wr[same_me_signal, ((1 & 15) << 3)]
.%import_expr common_code 1253 <40:40:13,34:22:0> &bp 860 +
.1253 00E0D7040001 common_code
	.%operands 0 1 0 -- -- -- -- -- -- -- --
	.%line 213 "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\svc_me.c" 1 fiid:1025 0 860
/******/              ctx_swap();
l_3354#:
	ctx_arb[voluntary], br[l_1946#]
.1254 00B44050173F common_code
	.%operands 8 1 0 b5 B5 -- 63 b5 B5 -- --
	.%line 304 "c:\NFP_SDK_6.1.0-preview\components\standardlibrary\microc\src\rtl.c" 1 fiid:191 0
/******/      y &= 63;
__shl_64#:
	alu[b5, b5, AND, 63]
.1255 00AAF0001720 common_code
	.%operands 8 1 0 b5 B5 -- 32 -- -- -- --
	.%line 306 "c:\NFP_SDK_6.1.0-preview\components\standardlibrary\microc\src\rtl.c" 1 fiid:191 0
/******/      if (y >= thirtytwo) __asm
	alu[--, b5, -, 32]
.%import_expr common_code 1256 <40:40:13,34:22:0> &bp 1260 +
.1256 00D93B008125 common_code
	.%operands 16 1 0 -- -- -- -- -- -- -- --
	.%line 306 "c:\NFP_SDK_6.1.0-preview\components\standardlibrary\microc\src\rtl.c" 1 fiid:191 0 1260
	blo[l_6076#]
.1257 00B440501700 common_code
	.%operands 8 1 0 b5 B5 -- 0 b5 B5 -- --
	.%line 308 "c:\NFP_SDK_6.1.0-preview\components\standardlibrary\microc\src\rtl.c" 1 fiid:191 1
/******/          alu         [result+4, y, AND, 0]
	alu[b5, b5, AND, 0]
.1258 009000480200 common_code
	.%operands 296 1 0 -- -- a0 A0 b4 B4 -- --
	.%line 309 "c:\NFP_SDK_6.1.0-preview\components\standardlibrary\microc\src\rtl.c" 0 fiid:191 0
/******/          alu_shf     [result, --, B, x+4, <<indirect]
	alu_shf[b4, --, B, a0, <<indirect]
.%import_expr common_code 1259 <40:40:13,34:22:0> &bp 1269 +
.1259 00D93D408038 common_code
	.%operands 0 1 0 -- -- -- -- -- -- -- --
	.%line 309 "c:\NFP_SDK_6.1.0-preview\components\standardlibrary\microc\src\rtl.c" 1 fiid:191 0 1269
	br[l_6079#]
.1260 00A030001400 common_code
	.%operands 264 1 0 -- -- b5 B5 -- -- -- --
	.%line 311 "c:\NFP_SDK_6.1.0-preview\components\standardlibrary\microc\src\rtl.c" 1 fiid:191 0
/******/      else if (y != 0) __asm
l_6076#:
	alu[--, --, B, b5]
.%import_expr common_code 1261 <40:40:13,34:22:0> &bp 1268 +
.1261 00D93D008120 common_code
	.%operands 16 1 0 -- -- -- -- -- -- -- --
	.%line 311 "c:\NFP_SDK_6.1.0-preview\components\standardlibrary\microc\src\rtl.c" 1 fiid:191 0 1268
	beq[l_6078#]
.1262 00BA80901720 common_code
	.%operands 8 1 0 -- 32 b5 B5 b9 B9 -- --
	.%line 313 "c:\NFP_SDK_6.1.0-preview\components\standardlibrary\microc\src\rtl.c" 1 fiid:191 0
/******/          alu         [y1, thirtytwo, -, y]
	alu[b9, 32, -, b5]
.1263 00AA70002700 common_code
	.%operands 8 1 0 b9 B9 -- 0 -- -- -- --
	.%line 314 "c:\NFP_SDK_6.1.0-preview\components\standardlibrary\microc\src\rtl.c" 1 fiid:191 1
/******/          alu         [--, y1, OR, 0]
	alu[--, b9, OR, 0]
.1264 009000481300 common_code
	.%operands 40 1 0 b4 B4 a0 A0 b4 B4 -- --
	.%line 315 "c:\NFP_SDK_6.1.0-preview\components\standardlibrary\microc\src\rtl.c" 0 fiid:191 0
/******/          dbl_shf     [result, x, x+4, >>indirect]
	dbl_shf[b4, b4, a0, >>indirect]
.1265 00AA70001700 common_code
	.%operands 8 1 0 b5 B5 -- 0 -- -- -- --
	.%line 316 "c:\NFP_SDK_6.1.0-preview\components\standardlibrary\microc\src\rtl.c" 1 fiid:191 1
/******/          alu         [--, y, OR, 0]
	alu[--, b5, OR, 0]
.1266 009000580200 common_code
	.%operands 296 1 0 -- -- a0 A0 b5 B5 -- --
	.%line 317 "c:\NFP_SDK_6.1.0-preview\components\standardlibrary\microc\src\rtl.c" 0 fiid:191 0
/******/          alu_shf     [result+4, --, B, x+4, <<indirect]
	alu_shf[b5, --, B, a0, <<indirect]
.%import_expr common_code 1267 <40:40:13,34:22:0> &bp 1269 +
.1267 00D93D408038 common_code
	.%operands 0 1 0 -- -- -- -- -- -- -- --
	.%line 317 "c:\NFP_SDK_6.1.0-preview\components\standardlibrary\microc\src\rtl.c" 1 fiid:191 0 1269
	br[l_6079#]
.1268 00B040500000 common_code
	.%operands 264 1 0 -- -- a0 A0 b5 B5 -- --
	.%line 321 "c:\NFP_SDK_6.1.0-preview\components\standardlibrary\microc\src\rtl.c" 1 fiid:191 0
/******/          result = x;
l_6078#:
	alu[b5, --, B, a0]
.1269 00E8000C0009 common_code
	.%operands 0 1 0 a9 A9 -- -- -- -- -- --
	.%line 323 "c:\NFP_SDK_6.1.0-preview\components\standardlibrary\microc\src\rtl.c" 1 fiid:191 0 0 A9
/******/      return result;
l_6079#:
	rtn[a9]
.1270 00F0800C0180 common_code
	.%operands 0 1 0 -- -1 -- 0 $0 $W0 -- --
	.%line 191 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:222 0
/******/      __xwrite int tmp = 0xffffffff;
_msix_qmon_init#:
	immed[$0, -1, 0]
.1271 00F0000C0002 common_code
	.%operands 0 1 0 -- 0 -- -- a2 A2 -- --
	.%line 193 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:222 0
/******/      for (i = 0; i < 64; i += 4) {
	immed[a2, 0, <<0]
.%import_expr common_code 1272 <27:20:8,7:0:0> _msix_cls_rx_entries &v 0 + 0xffff &
.1272 00F041600360 common_code
	.%operands 0 1 0 b0 B0 -- -- b0 B0 -- --
	.%line 194 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:222 0
/******/          cls_write(&tmp, r + i, sizeof(tmp));
l_9648#:
	immed_w0[b0, @_msix_cls_rx_entries]
.%import_expr common_code 1273 <27:20:24,7:0:16> _msix_cls_rx_entries &v 0 + 0xffff0000 &
.1273 00F440000300 common_code
	.%operands 0 1 0 b0 B0 -- -- b0 B0 -- --
	.%line 194 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:222 0
	immed_w1[b0, @_msix_cls_rx_entries]
.1274 00B080000002 common_code
	.%operands 8 1 0 a2 A2 b0 B0 b0 B0 -- --
	.%line 194 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:222 0
	alu[b0, a2, +, b0]
.1275 106120000020 common_code
	.%operands 1 1 0 b0 B0 -- 0 -- -- $0 $W0
	.%line 194 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:1098 0
	cls[write_be, $0, b0, 0, 1], ctx_swap[s2]
.%import_expr common_code 1276 <27:20:8,7:0:0> _msix_cls_tx_entries &v 0 + 0xffff &
.1276 00F041500360 common_code
	.%operands 0 1 0 b0 B0 -- -- b0 B0 -- --
	.%line 195 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:222 0
/******/          cls_write(&tmp, t + i, sizeof(tmp));
	immed_w0[b0, @_msix_cls_tx_entries]
.%import_expr common_code 1277 <27:20:24,7:0:16> _msix_cls_tx_entries &v 0 + 0xffff0000 &
.1277 00F440000300 common_code
	.%operands 0 1 0 b0 B0 -- -- b0 B0 -- --
	.%line 195 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:222 0
	immed_w1[b0, @_msix_cls_tx_entries]
.1278 00B080000002 common_code
	.%operands 8 1 0 a2 A2 b0 B0 b0 B0 -- --
	.%line 195 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:222 0
	alu[b0, a2, +, b0]
.1279 106120000020 common_code
	.%operands 1 1 0 b0 B0 -- 0 -- -- $0 $W0
	.%line 195 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:1095 0
	cls[write_be, $0, b0, 0, 1], ctx_swap[s2]
.1280 00A0802C1002 common_code
	.%operands 8 1 0 a2 A2 -- 4 a2 A2 -- --
	.%line 193 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:222 0
/******/      for (i = 0; i < 64; i += 4) {
	alu[a2, a2, +, 4]
.1281 00AAB00D0002 common_code
	.%operands 8 1 0 a2 A2 -- 64 -- -- -- --
	.%line 193 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:222 0
	alu[--, a2, -, 64]
.%import_expr common_code 1282 <40:40:13,34:22:0> &bp 1272 +
.1282 00D93E008129 common_code
	.%operands 16 1 0 -- -- -- -- -- -- -- --
	.%line 193 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:222 0 1272
	blt[l_9648#]
.1283 00F0000C0002 common_code
	.%operands 0 1 0 -- 0 -- -- a2 A2 -- --
	.%line 199 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:222 0
/******/      for (i = 0; i < NFP_NET_RXR_MAX; i++)
	immed[a2, 0, <<0]
.1284 008BE0188202 common_code
	.%operands 8 1 0 -- 0 a2 A2 a1 A1 -- --
	.%line 200 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:222 0
/******/      msix_rx_irqc_cfg[pcie_isl][i] = MSIX_IRQC_DEFAULT_CFG;
	alu_shf[a1, 0, OR, a2, <<2]
.%import_expr common_code 1285 <27:20:8,7:0:0> _msix_rx_irqc_cfg &v 0 + 0xffff &
.1285 00F041100320 common_code
	.%operands 0 1 0 b0 B0 -- -- b0 B0 -- --
	.%line 200 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:222 0
l_10199#:
	immed_w0[b0, @_msix_rx_irqc_cfg]
.%import_expr common_code 1286 <27:20:24,7:0:16> _msix_rx_irqc_cfg &v 0 + 0xffff0000 &
.1286 00F440000300 common_code
	.%operands 0 1 0 b0 B0 -- -- b0 B0 -- --
	.%line 200 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:222 0
	immed_w1[b0, @_msix_rx_irqc_cfg]
.1287 00B080000001 common_code
	.%operands 8 1 0 a1 A1 b0 B0 b0 B0 -- --
	.%line 200 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:222 0
	alu[b0, a1, +, b0]
.1288 00F4000C0580 common_code
	.%operands 0 1 0 -- 1 -- -- $0 $W0 -- --
	.%line 200 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:222 0
	immed[$0, 1, <<16]
.1289 00F4000C0581 common_code
	.%operands 0 1 0 -- 1 -- -- $1 $W1 -- --
	.%line 200 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:222 0
	immed[$1, 1, <<16]
.1290 106126000220 common_code
	.%operands 1 4 2 b0 B0 -- 0 -- -- $0 $W0
	.%line 200 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:222 2
	cls[write_be, $0, b0, 0, 4], ctx_swap[s2], defer[2]
.1291 00F4000C0582 common_code
	.%operands 0 1 0 -- 1 -- -- $2 $W2 -- --
	.%line 200 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 0 fiid:222 1
	immed[$2, 1, <<16]
.1292 00F4000C0583 common_code
	.%operands 0 1 0 -- 1 -- -- $3 $W3 -- --
	.%line 200 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 0 fiid:222 0
	immed[$3, 1, <<16]
.1293 00A0802C1002 common_code
	.%operands 8 1 0 a2 A2 -- 4 a2 A2 -- --
	.%line 199 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:222 0
/******/      for (i = 0; i < NFP_NET_RXR_MAX; i++)
	alu[a2, a2, +, 4]
.1294 00AAB00D0002 common_code
	.%operands 8 1 0 a2 A2 -- 64 -- -- -- --
	.%line 199 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:222 0
	alu[--, a2, -, 64]
.%import_expr common_code 1295 <40:40:13,34:22:0> &bp 1285 +
.1295 00D941508129 common_code
	.%operands 16 1 1 -- -- -- -- -- -- -- --
	.%line 199 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:222 1 1285
	blt[l_10199#], defer[1]
.1296 008BE0188202 common_code
	.%operands 8 1 0 -- 0 a2 A2 a1 A1 -- --
	.%line 199 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 0 fiid:222 0
	alu_shf[a1, 0, OR, a2, <<2]
.1297 00F0000C0002 common_code
	.%operands 0 1 0 -- 0 -- -- a2 A2 -- --
	.%line 203 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:222 0
/******/      for (i = 0; i < NFP_NET_TXR_MAX; i++)
	immed[a2, 0, <<0]
.1298 008BE0188202 common_code
	.%operands 8 1 0 -- 0 a2 A2 a1 A1 -- --
	.%line 204 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:222 0
/******/      msix_tx_irqc_cfg[pcie_isl][i] = MSIX_IRQC_DEFAULT_CFG;
	alu_shf[a1, 0, OR, a2, <<2]
.%import_expr common_code 1299 <27:20:8,7:0:0> _msix_tx_irqc_cfg &v 0 + 0xffff &
.1299 00F040D00320 common_code
	.%operands 0 1 0 b0 B0 -- -- b0 B0 -- --
	.%line 204 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:222 0
l_10200#:
	immed_w0[b0, @_msix_tx_irqc_cfg]
.%import_expr common_code 1300 <27:20:24,7:0:16> _msix_tx_irqc_cfg &v 0 + 0xffff0000 &
.1300 00F440000300 common_code
	.%operands 0 1 0 b0 B0 -- -- b0 B0 -- --
	.%line 204 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:222 0
	immed_w1[b0, @_msix_tx_irqc_cfg]
.1301 00B080000001 common_code
	.%operands 8 1 0 a1 A1 b0 B0 b0 B0 -- --
	.%line 204 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:222 0
	alu[b0, a1, +, b0]
.1302 00F4000C0580 common_code
	.%operands 0 1 0 -- 1 -- -- $0 $W0 -- --
	.%line 204 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:222 0
	immed[$0, 1, <<16]
.1303 00F4000C0581 common_code
	.%operands 0 1 0 -- 1 -- -- $1 $W1 -- --
	.%line 204 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:222 0
	immed[$1, 1, <<16]
.1304 106126000220 common_code
	.%operands 1 4 2 b0 B0 -- 0 -- -- $0 $W0
	.%line 204 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:222 2
	cls[write_be, $0, b0, 0, 4], ctx_swap[s2], defer[2]
.1305 00F4000C0582 common_code
	.%operands 0 1 0 -- 1 -- -- $2 $W2 -- --
	.%line 204 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 0 fiid:222 1
	immed[$2, 1, <<16]
.1306 00F4000C0583 common_code
	.%operands 0 1 0 -- 1 -- -- $3 $W3 -- --
	.%line 204 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 0 fiid:222 0
	immed[$3, 1, <<16]
.1307 00A0802C1002 common_code
	.%operands 8 1 0 a2 A2 -- 4 a2 A2 -- --
	.%line 203 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:222 0
/******/      for (i = 0; i < NFP_NET_TXR_MAX; i++)
	alu[a2, a2, +, 4]
.1308 00AAB00D0002 common_code
	.%operands 8 1 0 a2 A2 -- 64 -- -- -- --
	.%line 203 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:222 0
	alu[--, a2, -, 64]
.%import_expr common_code 1309 <40:40:13,34:22:0> &bp 1299 +
.1309 00D944D08129 common_code
	.%operands 16 1 1 -- -- -- -- -- -- -- --
	.%line 203 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:222 1 1299
	blt[l_10200#], defer[1]
.1310 008BE0188202 common_code
	.%operands 8 1 0 -- 0 a2 A2 a1 A1 -- --
	.%line 203 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 0 fiid:222 0
	alu_shf[a1, 0, OR, a2, <<2]
.1311 00E8000C0000 common_code
	.%operands 0 1 0 a0 A0 -- -- -- -- -- --
	.%line 205 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" 1 fiid:222 0 0 A0
/******/  }
	rtn[a0]
.1312 009110080200 common_code
	.%operands 264 1 0 -- -- a0 A0 b0 B0 -- --
	.%line 318 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/shared/nfd_flr.c" 1 fiid:1184 0
/******/      __emem char *bar_base = nfd_cfg_bar_base(pcie, vid);
_nfd_flr_init_vf_cfg_bar#:
	alu_shf[b0, --, B, a0, <<15]
.%import_expr common_code 1313 <27:20:8,17:10:0> nfd_cfg_base0 &v 32 >> 0xffff &
.1313 00F0400C0002 common_code
	.%operands 0 1 0 a2 A2 -- -- a2 A2 -- --
	.%line 318 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/shared/nfd_flr.c" 1 fiid:1184 0
	immed_w0[a2, nfd_cfg_base0]
.%import_expr common_code 1314 <27:20:24,17:10:16> nfd_cfg_base0 &v 32 >> 0xffff0000 &
.1314 00F4400C0002 common_code
	.%operands 0 1 0 a2 A2 -- -- a2 A2 -- --
	.%line 318 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/shared/nfd_flr.c" 1 fiid:1184 0
	immed_w1[a2, nfd_cfg_base0]
.%import_expr common_code 1315 <27:20:8,17:10:0> nfd_cfg_base0 &v 0 + 0xffff &
.1315 00F0400C0001 common_code
	.%operands 0 1 0 a1 A1 -- -- a1 A1 -- --
	.%line 318 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/shared/nfd_flr.c" 1 fiid:1184 0
	immed_w0[a1, nfd_cfg_base0]
.%import_expr common_code 1316 <27:20:24,17:10:16> nfd_cfg_base0 &v 0 + 0xffff0000 &
.1316 00F4400C0001 common_code
	.%operands 0 1 0 a1 A1 -- -- a1 A1 -- --
	.%line 318 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/shared/nfd_flr.c" 1 fiid:1184 0
	immed_w1[a1, nfd_cfg_base0]
.1317 00B0C0000001 common_code
	.%operands 8 1 0 b0 B0 a1 A1 b0 B0 -- --
	.%line 318 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/shared/nfd_flr.c" 1 fiid:1184 0
	alu[b0, b0, +, a1]
.1318 00A8C01C0002 common_code
	.%operands 24 1 0 -- 0 a2 A2 a1 A1 -- --
	.%line 318 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/shared/nfd_flr.c" 1 fiid:1184 0
	alu[a1, 0, +carry, a2]
.1319 00F0004C1580 common_code
	.%operands 0 1 0 -- 1029 -- -- $0 $W0 -- --
	.%line 319 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/shared/nfd_flr.c" 1 fiid:214 0
/******/      __xwrite unsigned int cfg[] = {NFD_CFG_VERSION(VF),
	immed[$0, 1029, <<0]
.1320 00F0000C0181 common_code
	.%operands 0 1 0 -- 0 -- -- $1 $W1 -- --
	.%line 319 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/shared/nfd_flr.c" 1 fiid:214 0
	immed[$1, 0, <<0]
.1321 00A018233C00 common_code
	.%operands 264 1 0 -- -- @b79 @B79 $2 $W2 -- --
	.%line 319 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/shared/nfd_flr.c" 1 fiid:214 0
	alu[$2, --, B, @b79]
.1322 00F0000C0583 common_code
	.%operands 0 1 0 -- 1 -- -- $3 $W3 -- --
	.%line 319 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/shared/nfd_flr.c" 1 fiid:214 0
	immed[$3, 1, <<0]
.1323 00F0000C0584 common_code
	.%operands 0 1 0 -- 1 -- -- $4 $W4 -- --
	.%line 319 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/shared/nfd_flr.c" 1 fiid:214 0
	immed[$4, 1, <<0]
.1324 00F0024C0185 common_code
	.%operands 0 1 0 -- 9216 -- -- $5 $W5 -- --
	.%line 319 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/shared/nfd_flr.c" 1 fiid:214 0
	immed[$5, 9216, <<0]
.1325 00F0000C0586 common_code
	.%operands 0 1 0 -- 1 -- -- $6 $W6 -- --
	.%line 325 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/shared/nfd_flr.c" 1 fiid:214 0
/******/                                     NFD_NATQ2QC(q_base, NFD_IN_TX_QUEUE),
	immed[$6, 1, <<0]
.1326 00F0000C0187 common_code
	.%operands 0 1 0 -- 0 -- -- $7 $W7 -- --
	.%line 326 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/shared/nfd_flr.c" 1 fiid:214 0
/******/                                     NFD_NATQ2QC(q_base, NFD_OUT_FL_QUEUE)};
	immed[$7, 0, <<0]
.1327 00F4001C0189 common_code
	.%operands 0 1 0 -- 256 -- -- $9 $W9 -- --
	.%line 328 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/shared/nfd_flr.c" 1 fiid:214 0
/******/      __xwrite unsigned int cfg2[] = {NFD_OUT_RX_OFFSET,
	immed[$9, 256, <<16]
.1328 00B0C0400330 common_code
	.%operands 8 1 0 b0 B0 -- 48 b4 B4 -- --
	.%line 333 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/shared/nfd_flr.c" 1 fiid:214 0
/******/      mem_write64(&cfg, bar_base + NFP_NET_CFG_VERSION, sizeof cfg);
	alu[b4, b0, +, 48]
.1329 00A8802C0001 common_code
	.%operands 24 1 0 a1 A1 -- 0 a2 A2 -- --
	.%line 333 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/shared/nfd_flr.c" 1 fiid:214 0
	alu[a2, a1, +carry, 0]
.1330 009080101302 common_code
	.%operands 8 1 0 a2 A2 b4 B4 b1 B1 -- --
	.%line 333 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/shared/nfd_flr.c" 1 fiid:1183 0
	dbl_shf[b1, a2, b4, >>8]
.1331 0084802C06FF common_code
	.%operands 8 1 0 b1 B1 -- 255 a2 A2 -- --
	.%line 333 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/shared/nfd_flr.c" 1 fiid:1183 0
	alu_shf[a2, b1, AND, 255, <<24]
.1332 004126001202 common_code
	.%operands 1 2 2 a2 A2 b4 B4 -- -- $0 $W0
	.%line 333 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/shared/nfd_flr.c" 1 fiid:1183 2
	mem[write, $0, a2, <<8, b4, 4], ctx_swap[s2], defer[2]
.1333 00F0800C018A common_code
	.%operands 0 1 0 -- -1 -- 0 $10 $W10 -- --
	.%line 327 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/shared/nfd_flr.c" 0 fiid:214 1
/******/      __xwrite unsigned int exn_lsc = 0xffffffff;
	immed[$10, -1, 0]
.1334 00F0000C0188 common_code
	.%operands 0 1 0 -- 0 -- -- $8 $W8 -- --
	.%line 328 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/shared/nfd_flr.c" 0 fiid:214 0
/******/      __xwrite unsigned int cfg2[] = {NFD_OUT_RX_OFFSET,
	immed[$8, 0, <<0]
.1335 00B0C0400320 common_code
	.%operands 8 1 0 b0 B0 -- 32 b4 B4 -- --
	.%line 335 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/shared/nfd_flr.c" 1 fiid:214 0
/******/      mem_write8(&exn_lsc, bar_base + NFP_NET_CFG_LSC, sizeof exn_lsc);
	alu[b4, b0, +, 32]
.1336 00A8802C0001 common_code
	.%operands 24 1 0 a1 A1 -- 0 a2 A2 -- --
	.%line 335 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/shared/nfd_flr.c" 1 fiid:214 0
	alu[a2, a1, +carry, 0]
.1337 009080101302 common_code
	.%operands 8 1 0 a2 A2 b4 B4 b1 B1 -- --
	.%line 335 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/shared/nfd_flr.c" 1 fiid:1181 0
	dbl_shf[b1, a2, b4, >>8]
.1338 0084802C06FF common_code
	.%operands 8 1 0 b1 B1 -- 255 a2 A2 -- --
	.%line 335 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/shared/nfd_flr.c" 1 fiid:1181 0
	alu_shf[a2, b1, AND, 255, <<24]
.1339 004226A01002 common_code
	.%operands 1 1 0 a2 A2 b4 B4 -- -- $10 $W10
	.%line 335 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/shared/nfd_flr.c" 1 fiid:1181 0
	mem[write8, $10, a2, <<8, b4, 4], ctx_swap[s2]
.1340 00A0C0500350 common_code
	.%operands 8 1 0 b0 B0 -- 80 a5 A5 -- --
	.%line 337 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/shared/nfd_flr.c" 1 fiid:214 0
/******/      mem_write8(&cfg2, bar_base + NFP_NET_CFG_RX_OFFSET, sizeof cfg2);
	alu[a5, b0, +, 80]
.1341 00B8801C0001 common_code
	.%operands 24 1 0 a1 A1 -- 0 b1 B1 -- --
	.%line 337 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/shared/nfd_flr.c" 1 fiid:214 0
	alu[b1, a1, +carry, 0]
.1342 008080280705 common_code
	.%operands 8 1 0 b1 B1 a5 A5 a2 A2 -- --
	.%line 337 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/shared/nfd_flr.c" 1 fiid:1179 0
	dbl_shf[a2, b1, a5, >>8]
.1343 00948047FE02 common_code
	.%operands 8 1 0 a2 A2 -- 255 b4 B4 -- --
	.%line 337 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/shared/nfd_flr.c" 1 fiid:1179 0
	alu_shf[b4, a2, AND, 255, <<24]
.1344 04422E801005 common_code
	.%operands 1 1 0 b4 B4 a5 A5 -- -- $8 $W8
	.%line 337 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/shared/nfd_flr.c" 1 fiid:1179 0
	mem[write8, $8, b4, <<8, a5, 8], ctx_swap[s2]
.1345 0091D0480200 common_code
	.%operands 264 1 0 -- -- a0 A0 b4 B4 -- --
	.%line 340 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/shared/nfd_flr.c" 1 fiid:214 0
/******/      mem_read8(&vf_cfg_rd, NFD_VF_CFG_ADDR(vf_cfg_base, vid),
	alu_shf[b4, --, B, a0, <<3]
.%import_expr common_code 1346 <27:20:8,17:10:0> _pf0_net_vf_cfg1 &v 32 >> 0xffff &
.1346 00F0400C0002 common_code
	.%operands 0 1 0 a2 A2 -- -- a2 A2 -- --
	.%line 340 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/shared/nfd_flr.c" 1 fiid:214 0
	immed_w0[a2, _pf0_net_vf_cfg1]
.%import_expr common_code 1347 <27:20:24,17:10:16> _pf0_net_vf_cfg1 &v 32 >> 0xffff0000 &
.1347 00F4400C0002 common_code
	.%operands 0 1 0 a2 A2 -- -- a2 A2 -- --
	.%line 340 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/shared/nfd_flr.c" 1 fiid:214 0
	immed_w1[a2, _pf0_net_vf_cfg1]
.%import_expr common_code 1348 <27:20:8,17:10:0> _pf0_net_vf_cfg1 &v 0 + 0xffff &
.1348 00F0400C0000 common_code
	.%operands 0 1 0 a0 A0 -- -- a0 A0 -- --
	.%line 340 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/shared/nfd_flr.c" 1 fiid:214 0
	immed_w0[a0, _pf0_net_vf_cfg1]
.%import_expr common_code 1349 <27:20:24,17:10:16> _pf0_net_vf_cfg1 &v 0 + 0xffff0000 &
.1349 00F4400C0000 common_code
	.%operands 0 1 0 a0 A0 -- -- a0 A0 -- --
	.%line 340 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/shared/nfd_flr.c" 1 fiid:214 0
	immed_w1[a0, _pf0_net_vf_cfg1]
.1350 00A0C0401000 common_code
	.%operands 8 1 0 b4 B4 a0 A0 a4 A4 -- --
	.%line 340 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/shared/nfd_flr.c" 1 fiid:214 0
	alu[a4, b4, +, a0]
.1351 00B8C04C0002 common_code
	.%operands 24 1 0 -- 0 a2 A2 b4 B4 -- --
	.%line 340 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/shared/nfd_flr.c" 1 fiid:214 0
	alu[b4, 0, +carry, a2]
.1352 009080181304 common_code
	.%operands 8 1 0 b4 B4 a4 A4 b1 B1 -- --
	.%line 340 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/shared/nfd_flr.c" 1 fiid:1177 0
	dbl_shf[b1, b4, a4, >>8]
.1353 0094801C06FF common_code
	.%operands 8 1 0 b1 B1 -- 255 b1 B1 -- --
	.%line 340 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/shared/nfd_flr.c" 1 fiid:1177 0
	alu_shf[b1, b1, AND, 255, <<24]
.1354 04432A040404 common_code
	.%operands 2 1 0 b1 B1 a4 A4 -- -- $0 $R0
	.%line 340 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/shared/nfd_flr.c" 1 fiid:1177 0
	mem[read8, $0, b1, <<8, a4, 6], ctx_swap[s2]
.1355 00A018060000 common_code
	.%operands 264 1 0 -- -- $0 $R0 $0 $W0 -- --
	.%line 342 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/shared/nfd_flr.c" 1 fiid:1175 0
/******/      reg_cp(vf_cfg_wr, vf_cfg_rd, sizeof vf_cfg_rd);
	alu[$0, --, B, $0]
.1356 00A018160400 common_code
	.%operands 264 1 0 -- -- $1 $R1 $1 $W1 -- --
	.%line 342 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/shared/nfd_flr.c" 1 fiid:1175 0
	alu[$1, --, B, $1]
.1357 00B0C0400324 common_code
	.%operands 8 1 0 b0 B0 -- 36 b4 B4 -- --
	.%line 343 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/shared/nfd_flr.c" 1 fiid:214 0
/******/      mem_write8(&vf_cfg_wr, bar_base + NFP_NET_CFG_MACADDR, NFD_VF_CFG_MAC_SZ);
	alu[b4, b0, +, 36]
.1358 00A8800C0001 common_code
	.%operands 24 1 0 a1 A1 -- 0 a0 A0 -- --
	.%line 343 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/shared/nfd_flr.c" 1 fiid:214 0
	alu[a0, a1, +carry, 0]
.1359 009080001300 common_code
	.%operands 8 1 0 a0 A0 b4 B4 b0 B0 -- --
	.%line 343 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/shared/nfd_flr.c" 1 fiid:1174 0
	dbl_shf[b0, a0, b4, >>8]
.1360 0084801C02FF common_code
	.%operands 8 1 0 b0 B0 -- 255 a1 A1 -- --
	.%line 343 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/shared/nfd_flr.c" 1 fiid:1174 0
	alu_shf[a1, b0, AND, 255, <<24]
.1361 00422A001001 common_code
	.%operands 1 1 0 a1 A1 b4 B4 -- -- $0 $W0
	.%line 343 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/shared/nfd_flr.c" 1 fiid:1174 0
	mem[write8, $0, a1, <<8, b4, 6], ctx_swap[s2]
.1362 00E800000B00 common_code
	.%operands 0 1 0 b2 B2 -- -- -- -- -- --
	.%line 350 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/shared/nfd_flr.c" 1 fiid:214 0 0 B2
/******/  }
	rtn[b2]
.%type I4
.%type P6 2
.%type U1
.%type P12 4
.%type I1
.%type U4
.%type P2 3
.%type P2 1
.%type P12 9
.%type U4
.%type P6 9
.%type U8
.%type P3 4
.%type P2 12
.%type P3 9
.%type E4 {
local_csr_ustore_address 0;
local_csr_ustore_data_lower 1;
local_csr_ustore_data_upper 2;
local_csr_ustore_error_status 3;
local_csr_alu_out 4;
local_csr_ctx_arb_cntl 5;
local_csr_ctx_enables 6;
local_csr_cc_enable 7;
local_csr_csr_ctx_pointer 8;
local_csr_pc_breakpoint_0 9;
local_csr_pc_breakpoint_1 10;
local_csr_pc_breakpoint_status 11;
local_csr_lm_register_error_status 12;
local_csr_lm_error_status 13;
local_csr_lm_error_mask 14;
local_csr_indirect_ctx_sts 16;
local_csr_active_ctx_sts 17;
local_csr_indirect_ctx_sig_events 18;
local_csr_active_ctx_sig_events 19;
local_csr_indirect_ctx_wakeup_events 20;
local_csr_active_ctx_wakeup_events 21;
local_csr_indirect_ctx_future_count 22;
local_csr_active_ctx_future_count 23;
local_csr_byte_index 28;
local_csr_t_index 29;
local_csr_indirect_future_count_signal 30;
local_csr_active_future_count_signal 31;
local_csr_nn_put 32;
local_csr_nn_get 33;
local_csr_indirect_lm_addr_0 24;
local_csr_active_lm_addr_0 25;
local_csr_indirect_lm_addr_1 26;
local_csr_active_lm_addr_1 27;
local_csr_indirect_lm_addr_2 36;
local_csr_active_lm_addr_2 37;
local_csr_indirect_lm_addr_3 38;
local_csr_active_lm_addr_3 39;
local_csr_indirect_lm_addr_0_byte_index 56;
local_csr_active_lm_addr_0_byte_index 57;
local_csr_indirect_lm_addr_1_byte_index 58;
local_csr_active_lm_addr_1_byte_index 59;
local_csr_indirect_lm_addr_2_byte_index 40;
local_csr_active_lm_addr_2_byte_index 41;
local_csr_indirect_lm_addr_3_byte_index 42;
local_csr_active_lm_addr_3_byte_index 43;
local_csr_indirect_predicate_cc 44;
local_csr_t_index_byte_index 61;
local_csr_timestamp_low 48;
local_csr_timestamp_high 49;
local_csr_next_neighbor_signal 64;
local_csr_prev_neighbor_signal 65;
local_csr_same_me_signal 66;
local_csr_crc_remainder 80;
local_csr_profile_count 81;
local_csr_pseudo_random_number 82;
local_csr_misc_control 88;
pc_breakpoint_0_mask 89;
pc_breakpoint_1_mask 90;
local_csr_mailbox0 92;
local_csr_mailbox1 93;
local_csr_mailbox2 94;
local_csr_mailbox3 95;
local_csr_mailbox_0 92;
local_csr_mailbox_1 93;
local_csr_mailbox_2 94;
local_csr_mailbox_3 95;
local_csr_cmd_indirect_ref0 100;
local_csr_cmd_indirect_ref1 101;
local_csr_cmd_indirect_ref_0 100;
local_csr_cmd_indirect_ref_1 101;
local_csr_reserved 255;
}
.%type U4
.%type S8 lohi{
hi 0 16;
lo 4 16;
}
.%type I4
.%type U8
.%type I8
.%type S8 two_ints{
i 0 22;
ll 0 20;
}
.%type S8 {
hi 0 18;
lo 4 18;
}
.%type P6 24
.%type U4
.%type P6 16
.%type P12 24
.%type P12 28
.%type U1
.%type P12 30
.%type U2
.%type P12 16
.%type P12 19
.%type P2 24
.%type S16 threelong{
__unnamed 0 35;
ll 0 20;
}
.%type S12 {
a 0 16;
b 4 16;
c 8 16;
}
.%type P2 16
.%type P6 19
.%type P2 19
.%type P12 40
.%type I1
.%type P12 42
.%type I2
.%type P12 18
.%type P12 24
.%type P12 19
.%type P6 40
.%type P2 40
.%type P3 24
.%type P3 28
.%type P3 30
.%type P3 16
.%type P3 19
.%type P3 40
.%type P3 18
.%type P3 24
.%type P3 19
.%type P3 28
.%type P3 30
.%type P3 16
.%type P6 28
.%type P12 28
.%type P2 28
.%type P12 16
.%type P12 30
.%type P12 18
.%type P12 42
.%type P12 40
.%type P3 18
.%type P3 42
.%type P3 40
.%type U4
.%type A16 73
.%type U1
.%type A32768 73
.%type A16 73
.%type A2048 73
.%type A16 73
.%type A2048 73
.%type A16 73
.%type A2048 73
.%type A41943040 73
.%type A10485760 73
.%type A136 84
.%type P2 73
.%type S4 {
__reserved_16 0:16:16 71;
source 0:4:12 71;
type 0:0:4 71;
}
.%type S4 {
__reserved_21 0:21:11 71;
overflow 0:20:1 71;
hwm 0:16:4 71;
__reserved_12 0:12:4 71;
read 0:8:4 71;
__reserved_4 0:4:4 71;
write 0:0:4 71;
}
.%type S4 {
__reserved_5 0:5:27 71;
msi_vec_num 0:0:5 71;
}
.%type S4 {
__reserved_8 0:8:24 71;
msix_vec_num 0:0:8 71;
}
.%type A32 90
.%type U8
.%type A16 71
.%type A32 90
.%type A32 90
.%type A32 90
.%type A32 90
.%type A32 90
.%type A256 98
.%type A64 73
.%type A256 100
.%type A64 73
.%type A1024 102
.%type A256 71
.%type A1024 104
.%type A256 71
.%type A256 106
.%type A64 73
.%type A256 108
.%type A64 73
.%type A1024 110
.%type A256 71
.%type A1024 112
.%type A256 71
.%type A2048 114
.%type A512 115
.%type S8 msix_irq_coalesce{
usecs 0 71;
frames 4 71;
}
.%type A2048 117
.%type A512 115
.%type I4
.%type A24 71
.%type S4 nfd_cfg_msg{
__unnamed 0 121;
}
.%type S4 {
__unnamed 0 122;
__raw 0 71;
}
.%type S4 {
msg_valid 0:31:1 71;
error 0:30:1 71;
interested 0:29:1 71;
up_bit 0:28:1 71;
spare 0:16:12 71;
queue 0:8:8 71;
vid 0:0:8 71;
}
.%type P3 73
.%type A64 71
.%type S20 qc_queue_config{
watermark 0 126;
size 4 127;
event_data 8 71;
event_type 12 128;
ptr 16 71;
}
.%type E4 pcie_qc_watermark{
PCIE_QC_WM_4 0;
PCIE_QC_WM_8 1;
PCIE_QC_WM_16 2;
PCIE_QC_WM_32 3;
PCIE_QC_WM_64 4;
PCIE_QC_WM_128 5;
PCIE_QC_WM_256 6;
PCIE_QC_WM_512 7;
}
.%type E4 pcie_qc_q_size{
PCIE_QC_SZ_256 0;
PCIE_QC_SZ_512 1;
PCIE_QC_SZ_1k 2;
PCIE_QC_SZ_2k 3;
PCIE_QC_SZ_4k 4;
PCIE_QC_SZ_8k 5;
PCIE_QC_SZ_16k 6;
PCIE_QC_SZ_32k 7;
PCIE_QC_SZ_64k 8;
PCIE_QC_SZ_128k 9;
PCIE_QC_SZ_256k 10;
}
.%type E4 pcie_qc_event{
PCIE_QC_EVENT_NO_EVENT 0;
PCIE_QC_EVENT_NOT_EMPTY 1;
PCIE_QC_EVENT_GE_MARK 2;
PCIE_QC_EVENT_LT_MARK 3;
}
.%type P2 71
.%type P3 73
.%type P2 71
.%type A8 71
.%type A8 71
.%type A8 71
.%type A8 71
.%type A16 71
.%type A16 71
.%type P12 73
.%type P2 71
.%type A64 71
.%type A32 71
.%type A8 71
.%type A8 71
.%type A8 71
.%type U4
.%type A16 147
.%type U1
.%type A32768 147
.%type A16 147
.%type A2048 147
.%type A16 147
.%type A2048 147
.%type A16 147
.%type A2048 147
.%type A41943040 147
.%type A10485760 147
.%type P2 145
.%type P2 159
.%type S8 SIGNAL_PAIR{
even 0 160;
odd 4 160;
}
.%type I4
.%type E4 {
sig_done 0;
ctx_swap 1;
}
.%type P2 145
.%type P2 160
.%type U4
.%type S4 {
__reserved_16 0:16:16 164;
source 0:4:12 164;
type 0:0:4 164;
}
.%type S4 {
__reserved_21 0:21:11 164;
overflow 0:20:1 164;
hwm 0:16:4 164;
__reserved_12 0:12:4 164;
read 0:8:4 164;
__reserved_4 0:4:4 164;
write 0:0:4 164;
}
.%type S4 {
__reserved_5 0:5:27 164;
msi_vec_num 0:0:5 164;
}
.%type S4 {
__reserved_8 0:8:24 164;
msix_vec_num 0:0:8 164;
}
.%type A16 170
.%type U1
.%type A32768 170
.%type A16 170
.%type A2048 170
.%type A16 170
.%type A2048 170
.%type A16 170
.%type A2048 170
.%type A41943040 170
.%type A10485760 170
.%type P12 181
.%type U4
.%type P12 170
.%type I4
.%type P2 181
.%type P2 183
.%type P2 181
.%type P3 181
.%type S4 nfp_ctm_ring_base{
__unnamed 0 189;
}
.%type S4 {
__unnamed 0 190;
__raw 0 164;
}
.%type S4 {
size 0:29:3 164;
status_type 0:28:1 164;
__reserved_18 0:18:10 164;
base 0:9:9 164;
__reserved_0 0:0:9 164;
}
.%type P2 164
.%type S4 nfp_em_filter_status{
__unnamed 0 193;
}
.%type S4 {
count32 0 194;
count16 0 195;
bitmask32 0 196;
bitmask16 0 197;
event 0 198;
__raw 0 164;
}
.%type S4 {
cnt32 0:0:32 164;
}
.%type S4 {
tmout 0:29:3 164;
upcnt 0:23:6 164;
__reserved_22 0:22:1 164;
override 0:16:6 164;
cnt16 0:0:16 164;
}
.%type S4 {
mask32 0:0:32 164;
}
.%type S4 {
tmout 0:29:3 164;
upcnt 0:23:6 164;
override 0:20:3 164;
cnt4 0:16:4 164;
mask16 0:0:16 164;
}
.%type S4 {
tmout 0:29:3 164;
upcnt 0:23:6 164;
__reserved_22 0:22:1 164;
cnt2 0:20:2 164;
event 0:0:20 164;
}
.%type P12 200
.%type S4 event_cls_filter{
}
.%type P2 164
.%type P2 181
.%type P2 204
.%type S16 nfp_pcie_dma_cmd{
__unnamed 0 205;
}
.%type S16 {
__unnamed 0 206;
__raw 0 207;
}
.%type S16 {
cpp_addr_lo 0:0:32 164;
mode_sel 4:30:2 164;
dma_mode 4:14:16 164;
cpp_token 4:12:2 164;
dma_cfg_index 4:8:4 164;
cpp_addr_hi 4:0:8 164;
pcie_addr_lo 8:0:32 164;
length 12:20:12 164;
rid 12:12:8 164;
rid_override 12:11:1 164;
trans_class 12:8:3 164;
pcie_addr_hi 12:0:8 164;
}
.%type A16 164
.%type P2 164
.%type P2 210
.%type S16 qc_bitmask{
bmsk_lo 0 164;
bmsk_hi 4 164;
proc 8 164;
curr 12 164;
}
.%type P2 212
.%type S20 qc_queue_config{
watermark 0 213;
size 4 214;
event_data 8 164;
event_type 12 215;
ptr 16 164;
}
.%type E4 pcie_qc_watermark{
PCIE_QC_WM_4 0;
PCIE_QC_WM_8 1;
PCIE_QC_WM_16 2;
PCIE_QC_WM_32 3;
PCIE_QC_WM_64 4;
PCIE_QC_WM_128 5;
PCIE_QC_WM_256 6;
PCIE_QC_WM_512 7;
}
.%type E4 pcie_qc_q_size{
PCIE_QC_SZ_256 0;
PCIE_QC_SZ_512 1;
PCIE_QC_SZ_1k 2;
PCIE_QC_SZ_2k 3;
PCIE_QC_SZ_4k 4;
PCIE_QC_SZ_8k 5;
PCIE_QC_SZ_16k 6;
PCIE_QC_SZ_32k 7;
PCIE_QC_SZ_64k 8;
PCIE_QC_SZ_128k 9;
PCIE_QC_SZ_256k 10;
}
.%type E4 pcie_qc_event{
PCIE_QC_EVENT_NO_EVENT 0;
PCIE_QC_EVENT_NOT_EMPTY 1;
PCIE_QC_EVENT_GE_MARK 2;
PCIE_QC_EVENT_LT_MARK 3;
}
.%type P2 217
.%type S32 qc_xfers{
x0 0 164;
x1 4 164;
x2 8 164;
x3 12 164;
x4 16 164;
x5 20 164;
x6 24 164;
x7 28 164;
}
.%type P2 183
.%type P2 210
.%type P2 221
.%type S8 qc_bmsk_updates{
bmsk_lo 0 164;
bmsk_hi 4 164;
}
.%type P2 223
.%type S28 check_queues_consts{
pcie_isl 0 164;
max_retries 4 164;
batch_sz 8 164;
queue_type 12 164;
pending_test 16 164;
event_data 20 164;
event_type 24 164;
}
.%type P6 225
.%type S32 queue_info{
wptr 0 164;
sptr 4 164;
ring_sz_msk 8 164;
dummy 12 226;
}
.%type A20 164
.%type S4 nfp_qc_sts_hi{
__unnamed 0 228;
}
.%type S4 {
__unnamed 0 229;
__raw 0 164;
}
.%type S4 {
__reserved_31 0:31:1 164;
overflowed 0:30:1 164;
underflowed 0:29:1 164;
wmreached 0:28:1 164;
full 0:27:1 164;
empty 0:26:1 164;
__reserved_25 0:25:1 164;
watermark 0:22:3 164;
size 0:18:4 164;
writeptr 0:0:18 164;
}
.%type E4 qc_ptr_type{
QC_RPTR 0;
QC_WPTR 1;
}
.%type P2 164
.%type E4 {
sig_done 0;
ctx_swap 1;
}
.%type P2 164
.%type S4 nfp_qc_sts_lo{
__unnamed 0 235;
}
.%type S4 {
__unnamed 0 236;
__raw 0 164;
}
.%type S4 {
rptr_enable 0:31:1 164;
overflowed 0:30:1 164;
underflowed 0:29:1 164;
wmreached 0:28:1 164;
full 0:27:1 164;
empty 0:26:1 164;
event_data 0:20:6 164;
event_type 0:18:2 164;
readptr 0:0:18 164;
}
.%type S4 nfp_qc_add_rptr{
__unnamed 0 238;
}
.%type S4 {
__unnamed 0 239;
__raw 0 164;
}
.%type S4 {
__reserved_18 0:18:14 164;
val 0:0:18 164;
}
.%type U4
.%type A16 242
.%type U1
.%type A32768 242
.%type A16 242
.%type A2048 242
.%type A16 242
.%type A2048 242
.%type A16 242
.%type A2048 242
.%type A41943040 242
.%type A10485760 242
.%type P3 242
.%type P2 254
.%type I4
.%type P2 256
.%type S4 nfd_cfg_msg{
__unnamed 0 257;
}
.%type S4 {
__unnamed 0 258;
__raw 0 240;
}
.%type S4 {
msg_valid 0:31:1 240;
error 0:30:1 240;
interested 0:29:1 240;
up_bit 0:28:1 240;
spare 0:16:12 240;
queue 0:8:8 240;
vid 0:0:8 240;
}
.%type P3 242
.%type P3 261
.%type U4
.%type P3 242
.%type P2 254
.%type U4
.%type S4 {
__reserved_16 0:16:16 264;
source 0:4:12 264;
type 0:0:4 264;
}
.%type S4 {
__reserved_21 0:21:11 264;
overflow 0:20:1 264;
hwm 0:16:4 264;
__reserved_12 0:12:4 264;
read 0:8:4 264;
__reserved_4 0:4:4 264;
write 0:0:4 264;
}
.%type S4 {
__reserved_5 0:5:27 264;
msi_vec_num 0:0:5 264;
}
.%type S4 {
__reserved_8 0:8:24 264;
msix_vec_num 0:0:8 264;
}
.%type P2 270
.%type U4
.%type P12 270
.%type E4 {
sig_done 0;
ctx_swap 1;
}
.%type P2 274
.%type I4
.%type S4 nfp_mecsr_prev_alu{
__unnamed 0 276;
}
.%type S4 {
__unnamed 0 277;
__raw 0 264;
}
.%type S4 {
data16 0:16:16 264;
res 0:15:1 264;
ov_sig_ctx 0:14:1 264;
ov_sig_num 0:13:1 264;
length 0:8:5 264;
ov_len 0:7:1 264;
ov_bm_csr 0:6:1 264;
ove_data 0:3:3 264;
ove_master 0:1:2 264;
ov_sm 0:0:1 264;
}
.%type P2 270
.%type P2 270
.%type A32 264
.%type A32 264
.%type U2
.%type P3 284
.%type S96 macstats_head_drop_accum{
ports_drop 0 285;
}
.%type A96 286
.%type U8
.%type A16 286
.%type S4 nfp_mecsr_active_ctx_sts{
__unnamed 0 289;
}
.%type S4 {
__unnamed 0 290;
__raw 0 264;
}
.%type S4 {
ab0 0:31:1 264;
il_id 0:25:6 264;
actxpc 0:8:17 264;
__reserved_7 0:7:1 264;
me_id 0:3:4 264;
acno 0:0:3 264;
}
.%type E4 {
kill 0;
voluntary 1;
bpt 2;
}
.%type E4 {
crc_bytes_0_3 0;
crc_bytes_0_2 1;
crc_bytes_0_1 2;
crc_byte_0 3;
crc_bytes_1_3 4;
crc_bytes_2_3 5;
crc_byte_3 6;
}
.%type P3 270
.%type P2 295
.%type S8 SIGNAL_PAIR{
even 0 274;
odd 4 274;
}
.%type P2 264
.%type E4 meter_mode{
METER_MODE_PEAK 0;
METER_MODE_EXCESS 1;
}
.%type E4 meter_color{
METER_COLOR_NO_COLOR 0;
METER_COLOR_GREEN 0;
METER_COLOR_YELLOW 1;
METER_COLOR_RED 2;
}
.%type P2 300
.%type S8 mem_cam_8bit{
__unnamed 0 301;
}
.%type S8 {
search 0 302;
result 0 303;
}
.%type S8 {
value 0 264;
__pad 4 264;
}
.%type S8 {
__unnamed 0 304;
mask 0 286;
}
.%type S8 {
mask_lo 0 264;
mask_hi 4 264;
}
.%type P3 270
.%type P2 307
.%type S8 mem_cam_16bit{
__unnamed 0 308;
}
.%type S8 {
search 0 309;
result 0 310;
}
.%type S8 {
value 0 264;
__pad 4 264;
}
.%type S8 {
__pad 0:8:24 264;
match 0:0:8 264;
mask 4 264;
}
.%type P2 312
.%type S4 mem_cam_24bit{
__unnamed 0 313;
}
.%type S4 {
search 0 314;
result 0 315;
}
.%type S4 {
value 0 264;
}
.%type S4 {
mask 0:16:16 264;
data 0:8:8 264;
match 0:0:8 264;
}
.%type P2 317
.%type S4 mem_cam_32bit{
__unnamed 0 318;
}
.%type S4 {
search 0 319;
result 0 320;
}
.%type S4 {
value 0 264;
}
.%type S4 {
mask 0:16:16 264;
data 0:8:8 264;
match 0:0:8 264;
}
.%type P2 322
.%type S8 hash_lkup_addr{
__unnamed 0 323;
}
.%type S8 {
__unnamed 0 324;
__unnamed 0 325;
__raw 0 326;
}
.%type S8 {
access_mode 0:30:2 264;
__rsvd 0:0:30 264;
use_internal_le 4:31:1 264;
direct_lkup 4:30:1 264;
hash_lkup 4:29:1 264;
base_addr 4:12:17 264;
__unused1 4:11:1 264;
table_size 4:8:3 264;
hash_opcode 4:2:6 264;
start_pos 4:0:2 264;
}
.%type S8 {
addr_hi 0 264;
addr_lo 4 264;
}
.%type A8 264
.%type E4 hash_lkup_opcode{
HASH_OP_CAMR32_16B 0;
HASH_OP_CAMR32_64B 1;
HASH_OP_CAMR48_64B 5;
HASH_OP_CAMR64_16B 8;
HASH_OP_CAMR64_64B 9;
HASH_OP_CAM32_16B 16;
HASH_OP_CAM32_64B 17;
HASH_OP_CAM48_16B 20;
HASH_OP_CAM48_64B 21;
HASH_OP_CAM64_16B 24;
HASH_OP_CAM64_64B 25;
HASH_OP_CAM128_16B 28;
HASH_OP_CAM128_64B 29;
}
.%type P3 270
.%type S4 nfp_mecsr_cmd_indirect_ref_0{
__unnamed 0 330;
}
.%type S4 {
__unnamed 0 331;
__raw 0 264;
}
.%type S4 {
__reserved_30 0:30:2 264;
island 0:24:6 264;
master 0:20:4 264;
signal_master 0:16:4 264;
signal_ctx 0:13:3 264;
signal_num 0:9:4 264;
__reserved_8 0:8:1 264;
byte_mask 0:0:8 264;
}
.%type P3 270
.%type S16 nfp_memring_t2{
ring_size 0:28:4 264;
reserved1 0:26:2 264;
head_ptr 0:2:24 264;
eop 0:1:1 264;
zero 0:0:1 264;
tail_ptr 4:2:30 264;
ring_type 4:0:2 264;
q_loc 8:30:2 264;
reserved2 8:26:4 264;
q_page 8:24:2 264;
q_count 8:0:24 264;
reserved3 12:4:28 264;
reserved4 12:0:4 264;
}
.%type U1
.%type S4 pcie_dma_cfg_one{
__unnamed 0 336;
}
.%type S4 {
__unnamed 0 337;
__raw 0 282;
}
.%type S4 {
__reserved 0:29:3 264;
signal_only 0:28:1 264;
end_pad 0:26:2 264;
start_pad 0:24:2 264;
id_based_order 0:23:1 264;
relaxed_order 0:22:1 264;
no_snoop 0:21:1 264;
target_64 0:20:1 264;
cpp_target 0:16:4 264;
}
.%type S4 _pcie_dma_cfg_word_access{
__unnamed 0 339;
}
.%type S4 {
__unnamed 0 340;
__raw 0 264;
}
.%type S4 {
odd 0 282;
even 2 282;
}
.%type P2 342
.%type S4 nfp_pcie_dma_cfg{
__unnamed 0 343;
}
.%type S4 {
__unnamed 0 344;
__raw 0 264;
}
.%type S4 {
__reserved_29 0:29:3 264;
signal_only_odd 0:28:1 264;
end_pad_odd 0:26:2 264;
start_pad_odd 0:24:2 264;
id_based_order_odd 0:23:1 264;
relaxed_order_odd 0:22:1 264;
no_snoop_odd 0:21:1 264;
target_64_odd 0:20:1 264;
cpp_target_odd 0:16:4 264;
__reserved_13 0:13:3 264;
signal_only_even 0:12:1 264;
end_pad_even 0:10:2 264;
start_pad_even 0:8:2 264;
id_based_order_even 0:7:1 264;
relaxed_order_even 0:6:1 264;
no_snoop_even 0:5:1 264;
target_64_even 0:4:1 264;
cpp_target_even 0:0:4 264;
}
.%type P2 270
.%type P2 347
.%type S16 nfp_pcie_dma_cmd{
__unnamed 0 348;
}
.%type S16 {
__unnamed 0 349;
__raw 0 350;
}
.%type S16 {
cpp_addr_lo 0:0:32 264;
mode_sel 4:30:2 264;
dma_mode 4:14:16 264;
cpp_token 4:12:2 264;
dma_cfg_index 4:8:4 264;
cpp_addr_hi 4:0:8 264;
pcie_addr_lo 8:0:32 264;
length 12:20:12 264;
rid 12:12:8 264;
rid_override 12:11:1 264;
trans_class 12:8:3 264;
pcie_addr_hi 12:0:8 264;
}
.%type A16 264
.%type P2 347
.%type P2 264
.%type A64 354
.%type S4 nfp_nbi_tm_scheduler_deficit{
__unnamed 0 355;
}
.%type S4 {
__unnamed 0 356;
__raw 0 264;
}
.%type S4 {
__reserved_25 0:25:7 264;
deficit 0:0:25 264;
}
.%type A32 354
.%type A32 354
.%type S4 nfp_nbi_tm_queue_config{
__unnamed 0 360;
}
.%type S4 {
__unnamed 0 361;
__raw 0 264;
}
.%type S4 {
__reserved_11 0:11:21 264;
dropraterangeselect 0:10:1 264;
queuesize 0:6:4 264;
dmapacketthreshold 0:3:3 264;
redenable 0:2:1 264;
dropenable 0:1:1 264;
queueenable 0:0:1 264;
}
.%type A8 264
.%type P3 364
.%type S520 nfp_nbi_tm_l0_scheduler{
in_use 0 264;
scheduler_config 4 365;
weight 8 368;
}
.%type S4 nfp_nbi_tm_scheduler_config{
__unnamed 0 366;
}
.%type S4 {
__unnamed 0 367;
__raw 0 264;
}
.%type S4 {
__reserved_3 0:3:29 264;
sp1enable 0:2:1 264;
sp0enable 0:1:1 264;
dwrrenable 0:0:1 264;
}
.%type A512 369
.%type S4 nfp_nbi_tm_scheduler_weight{
__unnamed 0 370;
}
.%type S4 {
__unnamed 0 371;
__raw 0 264;
}
.%type S4 {
__reserved_24 0:24:8 264;
weight 0:0:24 264;
}
.%type A64 369
.%type A64 354
.%type A64 369
.%type P2 369
.%type A32 264
.%type A32 264
.%type P2 379
.%type S16 nfp_nbi_tm_shaper{
shaper_rate 0 380;
shaper_threshold 4 383;
max_overshoot 8 386;
rate_adjust 12 389;
}
.%type S4 nfp_nbi_tm_shaper_rate{
__unnamed 0 381;
}
.%type S4 {
__unnamed 0 382;
__raw 0 264;
}
.%type S4 {
__reserved_14 0:14:18 264;
rate 0:0:14 264;
}
.%type S4 nfp_nbi_tm_shaper_threshold{
__unnamed 0 384;
}
.%type S4 {
__unnamed 0 385;
__raw 0 264;
}
.%type S4 {
__reserved_3 0:3:29 264;
threshold 0:0:3 264;
}
.%type S4 nfp_nbi_tm_shaper_max_overshoot{
__unnamed 0 387;
}
.%type S4 {
__unnamed 0 388;
__raw 0 264;
}
.%type S4 {
__reserved_3 0:3:29 264;
maxovershoot 0:0:3 264;
}
.%type S4 nfp_nbi_tm_shaper_rate_adjust{
__unnamed 0 390;
}
.%type S4 {
__unnamed 0 391;
__raw 0 264;
}
.%type S4 {
__reserved_10 0:10:22 264;
rate 0:0:10 264;
}
.%type S4 nfp_nbi_tm_traffic_manager_config{
__unnamed 0 393;
}
.%type S4 {
__unnamed 0 394;
__raw 0 264;
}
.%type S4 {
__reserved_17 0:17:15 264;
oobfcenable 0:16:1 264;
l0channelmap 0:13:3 264;
levelcheckenable 0:12:1 264;
descqueuesenable 0:11:1 264;
sequencer0enable 0:10:1 264;
err_poison_ena 0:9:1 264;
schedulerenable 0:8:1 264;
shaperenable 0:7:1 264;
minipacketfcenable 0:6:1 264;
channellevelselect 0:5:1 264;
__reserved_4 0:4:1 264;
numsequencers 0:1:3 264;
l1inputselect 0:0:1 264;
}
.%type P3 396
.%type S256 macstats_port{
RxPIfInOctetsLo 0 264;
RxPIfInOctetsHi 4 334;
RxPIfInOctetsHi_res 5 397;
RxFrameTooLongErrors 8 264;
RxInRangeLengthErrors 12 264;
RxVlanReceivedOK 16 264;
RxPIfInErrors 20 264;
RxPIfInBroadCastPkts 24 264;
RxPStatsDropEvents 28 264;
RxAlignmentErrors 32 264;
RxPauseMacCtlFrames 36 264;
RxFramesReceivedOK 40 264;
RxFrameCheckSequenceErrors 44 264;
RxPIfInUniCastPkts 48 264;
RxPIfInMultiCastPkts 52 264;
RxPStatsPkts 56 264;
RxPStatsUndersizePkts 60 264;
RxPStatsPkts64octets 64 264;
RxPStatsPkts65to127octets 68 264;
RxPStatsPkts512to1023octets 72 264;
RxPStatsPkts1024to1518octets 76 264;
RxPStatsJabbers 80 264;
RxPStatsFragments 84 264;
RxCBFCPauseFramesReceived2 88 264;
RxCBFCPauseFramesReceived3 92 264;
RxPStatsPkts128to255octets 96 264;
RxPStatsPkts256to511octets 100 264;
RxPStatsPkts1519toMaxoctets 104 264;
RxPStatsOversizePkts 108 264;
RxCBFCPauseFramesReceived0 112 264;
RxCBFCPauseFramesReceived1 116 264;
RxCBFCPauseFramesReceived4 120 264;
RxCBFCPauseFramesReceived5 124 264;
RxCBFCPauseFramesReceived6 128 264;
RxCBFCPauseFramesReceived7 132 264;
RxMacCtlFramesReceived 136 264;
unused0 140 264;
unused1 144 264;
unused2 148 264;
unused3 152 264;
unused4 156 264;
TxPIfOutOctetsLo 160 264;
TxPIfOutOctetsHi 164 334;
TxPIfOutOctetsHi_res 165 398;
TxVlanTransmittedOK 168 264;
TxPIfOutErrors 172 264;
TxPIfOutBroadCastPkts 176 264;
TxPStatsPkts64octets 180 264;
TxPStatsPkts256to511octets 184 264;
TxPStatsPkts512to1023octets 188 264;
TxPauseMacCtlFramesTransmitted 192 264;
TxFramesTransmittedOK 196 264;
TxPIfOutUniCastPkts 200 264;
TxPIfOutMultiCastPkts 204 264;
TxPStatsPkts65to127octets 208 264;
TxPStatsPkts128to255octets 212 264;
TxPStatsPkts1024to1518octets 216 264;
TxPStatsPkts1518toMAXoctets 220 264;
TxCBFCPauseFramesTransmitted0 224 264;
TxCBFCPauseFramesTransmitted1 228 264;
TxCBFCPauseFramesTransmitted4 232 264;
TxCBFCPauseFramesTransmitted5 236 264;
TxCBFCPauseFramesTransmitted2 240 264;
TxCBFCPauseFramesTransmitted3 244 264;
TxCBFCPauseFramesTransmitted6 248 264;
TxCBFCPauseFramesTransmitted7 252 264;
}
.%type A3 334
.%type A3 334
.%type P3 400
.%type S512 macstats_port_accum{
RxPIfInOctets 0 286;
RxPIfInOctets_unused 8 286;
RxFrameTooLongErrors 16 286;
RxInRangeLengthErrors 24 286;
RxVlanReceivedOK 32 286;
RxPIfInErrors 40 286;
RxPIfInBroadCastPkts 48 286;
RxPStatsDropEvents 56 286;
RxAlignmentErrors 64 286;
RxPauseMacCtlFrames 72 286;
RxFramesReceivedOK 80 286;
RxFrameCheckSequenceErrors 88 286;
RxPIfInUniCastPkts 96 286;
RxPIfInMultiCastPkts 104 286;
RxPStatsPkts 112 286;
RxPStatsUndersizePkts 120 286;
RxPStatsPkts64octets 128 286;
RxPStatsPkts65to127octets 136 286;
RxPStatsPkts512to1023octets 144 286;
RxPStatsPkts1024to1518octets 152 286;
RxPStatsJabbers 160 286;
RxPStatsFragments 168 286;
RxCBFCPauseFramesReceived2 176 286;
RxCBFCPauseFramesReceived3 184 286;
RxPStatsPkts128to255octets 192 286;
RxPStatsPkts256to511octets 200 286;
RxPStatsPkts1519toMaxoctets 208 286;
RxPStatsOversizePkts 216 286;
RxCBFCPauseFramesReceived0 224 286;
RxCBFCPauseFramesReceived1 232 286;
RxCBFCPauseFramesReceived4 240 286;
RxCBFCPauseFramesReceived5 248 286;
RxCBFCPauseFramesReceived6 256 286;
RxCBFCPauseFramesReceived7 264 286;
RxMacCtlFramesReceived 272 286;
RxMacHeadDrop 280 286;
unused0 288 286;
unused1 296 286;
unused2 304 286;
TxQueueDrop 312 286;
TxPIfOutOctets 320 286;
TxPIfOutOctets_unused 328 286;
TxVlanTransmittedOK 336 286;
TxPIfOutErrors 344 286;
TxPIfOutBroadCastPkts 352 286;
TxPStatsPkts64octets 360 286;
TxPStatsPkts256to511octets 368 286;
TxPStatsPkts512to1023octets 376 286;
TxPauseMacCtlFramesTransmitted 384 286;
TxFramesTransmittedOK 392 286;
TxPIfOutUniCastPkts 400 286;
TxPIfOutMultiCastPkts 408 286;
TxPStatsPkts65to127octets 416 286;
TxPStatsPkts128to255octets 424 286;
TxPStatsPkts1024to1518octets 432 286;
TxPStatsPkts1518toMAXoctets 440 286;
TxCBFCPauseFramesTransmitted0 448 286;
TxCBFCPauseFramesTransmitted1 456 286;
TxCBFCPauseFramesTransmitted4 464 286;
TxCBFCPauseFramesTransmitted5 472 286;
TxCBFCPauseFramesTransmitted2 480 286;
TxCBFCPauseFramesTransmitted3 488 286;
TxCBFCPauseFramesTransmitted6 496 286;
TxCBFCPauseFramesTransmitted7 504 286;
}
.%type P3 402
.%type S128 macstats_channel{
RxCIfInOctetsLo 0 264;
RxCIfInOctetsHi 4 334;
RxCIfInOctetsHi_res 5 403;
RxCStatsOctetsLo 8 264;
RxCStatsOctetsHi 12 334;
RxCStatsOctetsHi_res 13 404;
RxCIfInErrors 16 264;
RxCIfInUniCastPkts 20 264;
RxCIfInMultiCastPkts 24 264;
RxCIfInBroadCastPkts 28 264;
RxCStatsPkts 32 264;
RxCStatsPkts64octets 36 264;
RxCStatsPkts65to127octets 40 264;
RxCStatsPkts128to255octets 44 264;
RxCStatsPkts256to511octets 48 264;
RxCStatsPkts512to1023octets 52 264;
RxCStatsPkts1024to1518octets 56 264;
RxCStatsPkts1519toMaxoctets 60 264;
RxChanFramesReceivedOK 64 264;
RxChanVlanReceivedOK 68 264;
unused0 72 264;
unused1 76 264;
unused2 80 264;
unused3 84 264;
unused4 88 264;
unused5 92 264;
TxCIfOutOctetsLo 96 264;
TxCIfOutOctetsHi 100 334;
TxCIfOutOctetsHi_res 101 405;
TxCIfOutErrors 104 264;
TxCIfOutUniCastPkts 108 264;
TxChanFramesTransmittedOK 112 264;
TxChanVlanTransmittedOK 116 264;
TxCIfOutMultiCastPkts 120 264;
TxCIfOutBroadCastPkts 124 264;
}
.%type A3 334
.%type A3 334
.%type A3 334
.%type P3 407
.%type S256 macstats_channel_accum{
RxCIfInOctets 0 286;
RxCIfInOctets_unused 8 286;
RxCStatsOctets 16 286;
RxCStatsOctets_unused 24 286;
RxCIfInErrors 32 286;
RxCIfInUniCastPkts 40 286;
RxCIfInMultiCastPkts 48 286;
RxCIfInBroadCastPkts 56 286;
RxCStatsPkts 64 286;
RxCStatsPkts64octets 72 286;
RxCStatsPkts65to127octets 80 286;
RxCStatsPkts128to255octets 88 286;
RxCStatsPkts256to511octets 96 286;
RxCStatsPkts512to1023octets 104 286;
RxCStatsPkts1024to1518octets 112 286;
RxCStatsPkts1519toMaxoctets 120 286;
RxChanFramesReceivedOK 128 286;
RxChanVlanReceivedOK 136 286;
unused0 144 286;
unused1 152 286;
unused2 160 286;
unused3 168 286;
unused4 176 286;
unused5 184 286;
TxCIfOutOctets 192 286;
TxCIfOutOctets_unused 200 286;
TxCIfOutErrors 208 286;
TxCIfOutUniCastPkts 216 286;
TxChanFramesTransmittedOK 224 286;
TxChanVlanTransmittedOK 232 286;
TxCIfOutMultiCastPkts 240 286;
TxCIfOutBroadCastPkts 248 286;
}
.%type P3 409
.%type S52 nfp_nbi_tm_l1l2_scheduler_cluster{
in_use 0 264;
start 4 264;
end 8 264;
last 12 264;
scheduler_config 16 365;
weight 20 410;
}
.%type A32 369
.%type P3 412
.%type S32 nfp_nbi_tm_shaper_cluster{
in_use 0 264;
start 4 264;
end 8 264;
last 12 264;
shaper 16 379;
}
.%type P3 414
.%type S20 nfp_nbi_tm_queue_cluster{
in_use 0 264;
start 4 264;
end 8 264;
last 12 264;
queue_config 16 359;
}
.%type U4
.%type S4 {
__reserved_16 0:16:16 415;
source 0:4:12 415;
type 0:0:4 415;
}
.%type S4 {
__reserved_21 0:21:11 415;
overflow 0:20:1 415;
hwm 0:16:4 415;
__reserved_12 0:12:4 415;
read 0:8:4 415;
__reserved_4 0:4:4 415;
write 0:0:4 415;
}
.%type P3 419
.%type U4
.%type S4 nfp_mecsr_prev_alu{
__unnamed 0 421;
}
.%type S4 {
__unnamed 0 422;
__raw 0 415;
}
.%type S4 {
data16 0:16:16 415;
res 0:15:1 415;
ov_sig_ctx 0:14:1 415;
ov_sig_num 0:13:1 415;
length 0:8:5 415;
ov_len 0:7:1 415;
ov_bm_csr 0:6:1 415;
ove_data 0:3:3 415;
ove_master 0:1:2 415;
ov_sm 0:0:1 415;
}
.%type A8 415
.%type I4
.%type P12 419
.%type U8
.%type A8 415
.%type P3 419
.%type S8 pkt_cntr_addr{
hi 0 415;
lo 4 415;
}
.%type E4 {
sig_done 0;
ctx_swap 1;
}
.%type P2 424
.%type S4 stats_push_cmd{
__unnamed 0 433;
__raw 0 415;
}
.%type S4 {
base 0:30:2 415;
addrs 0:3:19 415;
}
.%type U2
.%type S4 stats_log_cmd{
__unnamed 0 436;
__raw 0 415;
}
.%type S4 {
pack 0:16:2 437;
bytes 0:0:16 415;
}
.%type E4 stats_addr_pack{
STATS_ALL_16_BIT_PACKED 1;
STATS_ALL_32_BIT_UNPACKED 2;
STATS_FIRST_32_BIT_UNPACKED_ONLY 3;
}
.%type S4 stats_addr{
__unnamed 0 439;
__raw 0 415;
}
.%type S4 {
base 0:30:2 415;
addrs 0:0:19 415;
}
.%type P2 415
.%type P2 426
.%type P12 443
.%type S4 event_cls_filter{
}
.%type S4 nfp_em_filter_status{
__unnamed 0 445;
}
.%type S4 {
count32 0 446;
count16 0 447;
bitmask32 0 448;
bitmask16 0 449;
event 0 450;
__raw 0 415;
}
.%type S4 {
cnt32 0:0:32 415;
}
.%type S4 {
tmout 0:29:3 415;
upcnt 0:23:6 415;
__reserved_22 0:22:1 415;
override 0:16:6 415;
cnt16 0:0:16 415;
}
.%type S4 {
mask32 0:0:32 415;
}
.%type S4 {
tmout 0:29:3 415;
upcnt 0:23:6 415;
override 0:20:3 415;
cnt4 0:16:4 415;
mask16 0:0:16 415;
}
.%type S4 {
tmout 0:29:3 415;
upcnt 0:23:6 415;
__reserved_22 0:22:1 415;
cnt2 0:20:2 415;
event 0:0:20 415;
}
.%type P12 452
.%type U1
.%type P2 419
.%type P2 415
.%type P2 415
.%type A40 415
.%type P3 458
.%type S4 synch_cnt{
value 0 415;
}
.%type P12 460
.%type S8 sem{
next_credit 0 424;
last_complete 4 424;
}
.%type P2 419
.%type A64 426
.%type P2 419
.%type U4
.%type U1
.%type P2 467
.%type U4
.%type I4
.%type P2 470
.%type S4 pkt_status_t{
__unnamed 0 471;
__raw 0 464;
}
.%type S4 {
error 0:31:1 464;
last_seg_rcvd 0:30:1 464;
first_seg_rcvd 0:29:1 464;
sent_to_me 0:28:1 464;
not_valid 0:27:1 464;
owned_by_me 0:26:1 464;
owner 0:24:2 464;
resv_0 0:18:6 464;
size 0:16:2 464;
resv_1 0:10:6 464;
ctm_addr_div256 0:0:10 464;
}
.%type E4 {
sig_done 0;
ctx_swap 1;
}
.%type P2 468
.%type E4 PKT_CTM_SIZE{
PKT_CTM_SIZE_256 0;
PKT_CTM_SIZE_512 1;
PKT_CTM_SIZE_1024 2;
PKT_CTM_SIZE_2048 3;
}
.%type P3 467
.%type P2 464
.%type P2 464
.%type S4 pkt_ms_info{
off_enc 0 479;
len_adj 2 479;
}
.%type U2
.%type A8 464
.%type P2 467
.%type P2 478
.%type S4 pkt_iref_csr0{
__unnamed 0 484;
}
.%type S4 {
__unnamed 0 485;
__raw 0 464;
}
.%type S4 {
resv0 0:30:2 464;
seq 0:16:14 464;
resv1 0:8:8 464;
seqr 0:0:8 464;
}
.%type S4 pkt_iref_palu{
__unnamed 0 487;
}
.%type S4 {
__unnamed 0 488;
__raw 0 464;
}
.%type S4 {
resv0 0:30:2 464;
nbi 0:28:2 464;
resv1 0:26:2 464;
txq 0:16:10 464;
resv2 0:13:3 464;
ms_off 0:8:5 464;
magic 0:0:8 464;
}
.%type P12 490
.%type S8 ctm_pkt_credits{
pkts 0 464;
bufs 4 464;
}
.%type S4 pe_pkt_alloc_res{
__unnamed 0 492;
}
.%type S4 {
__unnamed 0 493;
__raw 0 464;
}
.%type S4 {
resv 0:30:2 464;
pnum 0:20:10 464;
pkt_credit 0:9:11 464;
buf_credit 0:0:9 464;
}
.%type S4 pe_credit_get_res{
__unnamed 0 495;
}
.%type S4 {
__unnamed 0 496;
__raw 0 464;
}
.%type S4 {
resv 0:20:12 464;
pkt_credit 0:9:11 464;
buf_credit 0:0:9 464;
}
.%type P3 498
.%type U4
.%type P3 498
.%type U4
.%type S8 sem{
next_credit 0 502;
last_complete 4 502;
}
.%type I4
.%type U4
.%type P2 505
.%type U4
.%type P2 503
.%type P3 505
.%type I4
.%type A64 503
.%type A40 503
.%type P3 512
.%type U4
.%type U1
.%type P2 515
.%type S16 modscript_struct_t{
__unnamed 0 516;
value 0 518;
}
.%type S16 {
direct 0:31:1 517;
unused 0:27:4 517;
offset_len 0:24:3 517;
opcode_index 0:16:8 517;
rdata_index 0:8:8 517;
rdata_location 0:6:2 517;
rdata_length 0:0:6 517;
offset_0 4:24:8 517;
offset_1 4:16:8 517;
offset_2 4:8:8 517;
offset_3 4:0:8 517;
offset_4 8:24:8 517;
offset_5 8:16:8 517;
offset_6 8:8:8 517;
offset_7 8:0:8 517;
valid 12:31:1 517;
reserved 12:11:20 517;
prepend_len0 12:8:3 517;
prepend_offset 12:0:8 517;
}
.%type U4
.%type A16 517
.%type P2 517
.%type P2 521
.%type I4
.%type S4 pkt_ms_info{
off_enc 0 523;
len_adj 2 523;
}
.%type U2
.%type P3 513
.%type S4 {
__reserved_16 0:16:16 517;
source 0:4:12 517;
type 0:0:4 517;
}
.%type S4 {
__reserved_21 0:21:11 517;
overflow 0:20:1 517;
hwm 0:16:4 517;
__reserved_12 0:12:4 517;
read 0:8:4 517;
__reserved_4 0:4:4 517;
write 0:0:4 517;
}
.%type A3344 528
.%type A16 517
.%scope global
.%var BLM_NBI8_BLQ0_EMU_QD_BASE 72 S _BLM_NBI8_BLQ0_EMU_QD_BASE
.%var BLM_NBI8_BLQ0_EMU_Q_BASE 74 S _BLM_NBI8_BLQ0_EMU_Q_BASE
.%var BLM_NBI8_BLQ1_EMU_QD_BASE 75 S _BLM_NBI8_BLQ1_EMU_QD_BASE
.%var BLM_NBI8_BLQ1_EMU_Q_BASE 76 S _BLM_NBI8_BLQ1_EMU_Q_BASE
.%var BLM_NBI8_BLQ2_EMU_QD_BASE 77 S _BLM_NBI8_BLQ2_EMU_QD_BASE
.%var BLM_NBI8_BLQ2_EMU_Q_BASE 78 S _BLM_NBI8_BLQ2_EMU_Q_BASE
.%var BLM_NBI8_BLQ3_EMU_QD_BASE 79 S _BLM_NBI8_BLQ3_EMU_QD_BASE
.%var BLM_NBI8_BLQ3_EMU_Q_BASE 80 S _BLM_NBI8_BLQ3_EMU_Q_BASE
.%var BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE 81 S _BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE
.%var BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE 82 S _BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE
.%var nfp_cls_autopush_user_event 85 R
.%liverange 0 -- 
.%var nfp_cls_autopush_user_event_status 86 R
.%liverange 0 -- 
.%var nfp_pcie_pcie_msi_sw_gen 87 R
.%liverange 0 -- 
.%var nfp_pcie_pcie_msix_sw_gen 88 R
.%liverange 0 -- 
.%var msix_cfg_bars 89 S _msix_cfg_bars
.%var msix_cur_cpp2pci_addr 91 S _msix_cur_cpp2pci_addr
.%var msix_cls_rx_enabled 92 S _msix_cls_rx_enabled
.%var msix_cls_tx_enabled 93 S _msix_cls_tx_enabled
.%var msix_cls_rx_new_enabled 94 S _msix_cls_rx_new_enabled
.%var msix_cls_tx_new_enabled 95 S _msix_cls_tx_new_enabled
.%var msix_cls_automask 96 S _msix_cls_automask
.%var msix_cls_rx_entries 97 S _msix_cls_rx_entries
.%var msix_cls_tx_entries 99 S _msix_cls_tx_entries
.%var msix_rx_irqc_cfg 101 S _msix_rx_irqc_cfg
.%var msix_tx_irqc_cfg 103 S _msix_tx_irqc_cfg
.%var msix_rx_entries 105 S _msix_rx_entries
.%var msix_tx_entries 107 S _msix_tx_entries
.%var msix_prev_rx_cnt 109 S _msix_prev_rx_cnt
.%var msix_prev_tx_cnt 111 S _msix_prev_tx_cnt
.%var msix_rx_irqc_state 113 S _msix_rx_irqc_state
.%var msix_tx_irqc_state 116 S _msix_tx_irqc_state
.%var nfd_cfg_sig_svc_me0 118 R
.%liverange 0 G1 857:1362
.%var nfd_cfg_sig_app_master0 118 R
.%liverange 0 -- 
.%var cfg_bar_data0 119 R
.%liverange 0 $R1 886:900
.%liverange 4 $R2 886:1175 1254:1269
.%liverange 8 $R3 886:1097 1254:1269
.%liverange 12 $R4 886:1098 1254:1269
.%liverange 16 $R5 886:1093 1254:1269
.%liverange 20 $R6 886:1094 1254:1269
.%var cfg_msg0 120 R
.%liverange 0 B3 858:1269 1312:1362
.%var BLM_NBI8_BLQ0_EMU_QD_BASE 146 R
.%liverange 0 -- 
.%var BLM_NBI8_BLQ0_EMU_Q_BASE 148 R
.%liverange 0 -- 
.%var BLM_NBI8_BLQ1_EMU_QD_BASE 149 R
.%liverange 0 -- 
.%var BLM_NBI8_BLQ1_EMU_Q_BASE 150 R
.%liverange 0 -- 
.%var BLM_NBI8_BLQ2_EMU_QD_BASE 151 R
.%liverange 0 -- 
.%var BLM_NBI8_BLQ2_EMU_Q_BASE 152 R
.%liverange 0 -- 
.%var BLM_NBI8_BLQ3_EMU_QD_BASE 153 R
.%liverange 0 -- 
.%var BLM_NBI8_BLQ3_EMU_Q_BASE 154 R
.%liverange 0 -- 
.%var BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE 155 R
.%liverange 0 -- 
.%var BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE 156 R
.%liverange 0 -- 
.%var nfp_cls_autopush_user_event 165 R
.%liverange 0 -- 
.%var nfp_cls_autopush_user_event_status 166 R
.%liverange 0 -- 
.%var nfp_pcie_pcie_msi_sw_gen 167 R
.%liverange 0 -- 
.%var nfp_pcie_pcie_msix_sw_gen 168 R
.%liverange 0 -- 
.%var BLM_NBI8_BLQ0_EMU_QD_BASE 169 R
.%liverange 0 -- 
.%var BLM_NBI8_BLQ0_EMU_Q_BASE 171 R
.%liverange 0 -- 
.%var BLM_NBI8_BLQ1_EMU_QD_BASE 172 R
.%liverange 0 -- 
.%var BLM_NBI8_BLQ1_EMU_Q_BASE 173 R
.%liverange 0 -- 
.%var BLM_NBI8_BLQ2_EMU_QD_BASE 174 R
.%liverange 0 -- 
.%var BLM_NBI8_BLQ2_EMU_Q_BASE 175 R
.%liverange 0 -- 
.%var BLM_NBI8_BLQ3_EMU_QD_BASE 176 R
.%liverange 0 -- 
.%var BLM_NBI8_BLQ3_EMU_Q_BASE 177 R
.%liverange 0 -- 
.%var BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE 178 R
.%liverange 0 -- 
.%var BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE 179 R
.%liverange 0 -- 
.%var BLM_NBI8_BLQ0_EMU_QD_BASE 241 R
.%liverange 0 -- 
.%var BLM_NBI8_BLQ0_EMU_Q_BASE 243 R
.%liverange 0 -- 
.%var BLM_NBI8_BLQ1_EMU_QD_BASE 244 R
.%liverange 0 -- 
.%var BLM_NBI8_BLQ1_EMU_Q_BASE 245 R
.%liverange 0 -- 
.%var BLM_NBI8_BLQ2_EMU_QD_BASE 246 R
.%liverange 0 -- 
.%var BLM_NBI8_BLQ2_EMU_Q_BASE 247 R
.%liverange 0 -- 
.%var BLM_NBI8_BLQ3_EMU_QD_BASE 248 R
.%liverange 0 -- 
.%var BLM_NBI8_BLQ3_EMU_Q_BASE 249 R
.%liverange 0 -- 
.%var BLM_NBI8_BLQ0_EMU_EMEM0_BUFS_BASE 250 R
.%liverange 0 -- 
.%var BLM_NBI8_BLQ0_BDSRAM_EMEM0_BUFS_BASE 251 R
.%liverange 0 -- 
.%var nfp_cls_autopush_user_event 265 R
.%liverange 0 -- 
.%var nfp_cls_autopush_user_event_status 266 R
.%liverange 0 -- 
.%var nfp_pcie_pcie_msi_sw_gen 267 R
.%liverange 0 -- 
.%var nfp_pcie_pcie_msix_sw_gen 268 R
.%liverange 0 -- 
.%var nfp_cls_autopush_user_event 416 R
.%liverange 0 -- 
.%var nfp_cls_autopush_user_event_status 417 R
.%liverange 0 -- 
.%var libpktdma_sem_sem 501 S _libpktdma_sem_sem
.%var nfp_cls_autopush_user_event 525 R
.%liverange 0 -- 
.%var nfp_cls_autopush_user_event_status 526 R
.%liverange 0 -- 
.%var modscript_tbl 527 S _modscript_tbl
.%scope file "c:\NFP_SDK_6.1.0-preview\p4\components\nfp_pif\me\apps\pif_app_nfd\include\config.h"
.%scope end
.%scope file "c:\NFP_SDK_6.1.0-preview\p4\components\nfp_pif\me\apps\pif_app_nfd\include\config.h"
.%scope function _shl_64 __shl_64 "c:\NFP_SDK_6.1.0-preview\components\standardlibrary\microc\src\rtl.c" fiid:191 296 324 1254 1269 A9
.%var x 20 R
.%liverange 0 B4 1254:1256 1258:1269
.%liverange 4 A0 1254:1269
.%var y 16 R
.%liverange 0 B5 1254:1269
.%var result 20 R
.%liverange 0 B4 1254:1256 1258:1269
.%liverange 4 B5 1257:1259 1266:1269
.%var thirtytwo 18 R
.%liverange 0 -- 
.%var y1 18 R
.%liverange 0 B9 1262:1263
.%scope end
.%scope end
.%scope file "c:\NFP_SDK_6.1.0-preview\p4\components\nfp_pif\me\apps\pif_app_nfd\include\config.h"
.%var nfd_in_lso_cntr_names 83 R
.%liverange 0 -- 
.%var msix_rx_enabled 90 R
.%liverange 0 N$6 0:3 6:6 134:852 1254:1269
.%liverange 4 N$7 0:3 6:6 135:852 1254:1269
.%var msix_tx_enabled 90 R
.%liverange 0 N$8 0:3 6:6 139:852 1254:1269
.%liverange 4 N$9 0:3 6:6 140:852 1254:1269
.%var msix_rx_pending 90 R
.%liverange 0 N$0 0:3 6:852 1254:1269
.%liverange 4 N$1 0:3 6:852 1254:1269
.%var msix_tx_pending 90 R
.%liverange 0 N$2 0:3 6:852 1254:1269
.%liverange 4 N$3 0:3 6:852 1254:1269
.%var msix_automask 90 R
.%liverange 0 N$4 89:89
.%liverange 4 N$5 0:3 6:6 90:852 1254:1269
.%scope function nfd_flr_init_vf_cfg_bar _nfd_flr_init_vf_cfg_bar "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/shared/nfd_flr.c" fiid:214 309 350 1312 1362 B2
.%var vf_cfg_base 123 R
.%liverange 0 --
.%liverange 4 --
.%var pcie 71 R
.%liverange 0 --
.%var vid 71 R
.%liverange 0 A0 1312:1345
.%var q_base 71 R
.%liverange 0 -- 
.%var bar_base 123 R
.%liverange 0 -- 
.%var cfg 141 R
.%liverange 0 $W0 1319:1332
.%liverange 4 $W1 1320:1332
.%liverange 8 $W2 1321:1332
.%liverange 12 $W3 1322:1332
.%liverange 16 $W4 1323:1332
.%liverange 20 $W5 1324:1332
.%liverange 24 $W6 1325:1332
.%liverange 28 $W7 1326:1332
.%var exn_lsc 71 R
.%liverange 0 $W10 1333:1339
.%var cfg2 142 R
.%liverange 0 $W8 1334:1344
.%liverange 4 $W9 1327:1344
.%var vf_cfg_rd 143 R
.%liverange 0 $R0 1354:1355
.%liverange 4 $R1 1354:1356
.%var vf_cfg_wr 144 R
.%liverange 0 $W0 1355:1361
.%liverange 4 $W1 1356:1361
.%scope function mem_write8 _mem_write8 "c:\NFP_SDK_6.1.0-preview\components\flowenv\me\lib\nfp\_c/mem_bulk.c" fiid:1173 431 436 1359 1361 -- 1362 343
.%var data 278 R
.%liverange 0 -- 
.%var addr 293 R 343
.%liverange 0 A0 1359:1359
.%liverange 4 B4 1359:1361
.%var size 264 R
.%liverange 0 -- 
.%var sig 274 R 343
.%liverange 0 G2 1361:1361
.%scope function __mem_write8 ___mem_write8 "c:\NFP_SDK_6.1.0-preview\components\flowenv\me\lib\nfp\_c/mem_bulk.c" fiid:1174 421 428 1359 1361 -- 1362 435
.%var data 278 R
.%liverange 0 -- 
.%var addr 293 R
.%liverange 0 -- 
.%var size 264 R
.%liverange 0 -- 
.%var max_size 264 R
.%liverange 0 -- 
.%var sync 272 R
.%liverange 0 -- 
.%var sig 273 R
.%liverange 0 -- 
.%scope block 427 427
.%var ind 275 R
.%liverange 0 -- 
.%var count 264 R
.%liverange 0 -- 
.%var max_count 264 R
.%liverange 0 -- 
.%var addr_hi 264 R 343
.%liverange 0 --
.%var addr_lo 264 R 343
.%liverange 0 --
.%scope end
.%scope end
.%scope end
.%scope function reg_cp _reg_cp "c:\NFP_SDK_6.1.0-preview\components\flowenv\me\lib\std\_c/reg_utils.c" fiid:1175 270 315 1355 1356 -- 1357 342
.%var d 453 R
.%liverange 0 -- 
.%var s 453 R
.%liverange 0 -- 
.%var n 415 R
.%liverange 0 -- 
.%scope end
.%scope function mem_read8 _mem_read8 "c:\NFP_SDK_6.1.0-preview\components\flowenv\me\lib\nfp\_c/mem_bulk.c" fiid:1176 258 263 1352 1354 -- 1355 340
.%var data 269 R
.%liverange 0 -- 
.%var addr 293 R 340
.%liverange 0 B4 1352:1352
.%liverange 4 A4 1352:1354
.%var size 264 R
.%liverange 0 -- 
.%var sig 274 R 340
.%liverange 0 G2 1354:1354
.%scope function __mem_read8 ___mem_read8 "c:\NFP_SDK_6.1.0-preview\components\flowenv\me\lib\nfp\_c/mem_bulk.c" fiid:1177 248 255 1352 1354 -- 1355 262
.%var data 269 R
.%liverange 0 -- 
.%var addr 293 R
.%liverange 0 -- 
.%var size 264 R
.%liverange 0 -- 
.%var max_size 264 R
.%liverange 0 -- 
.%var sync 272 R
.%liverange 0 -- 
.%var sig 273 R
.%liverange 0 -- 
.%scope block 254 254
.%var ind 275 R
.%liverange 0 -- 
.%var count 264 R
.%liverange 0 -- 
.%var max_count 264 R
.%liverange 0 -- 
.%var addr_hi 264 R 340
.%liverange 0 --
.%var addr_lo 264 R 340
.%liverange 0 --
.%scope end
.%scope end
.%scope end
.%scope function mem_write8 _mem_write8 "c:\NFP_SDK_6.1.0-preview\components\flowenv\me\lib\nfp\_c/mem_bulk.c" fiid:1178 431 436 1342 1344 -- 1345 337
.%var data 278 R
.%liverange 0 -- 
.%var addr 293 R 337
.%liverange 0 B1 1342:1342
.%liverange 4 A5 1342:1344
.%var size 264 R
.%liverange 0 -- 
.%var sig 274 R 337
.%liverange 0 G2 1344:1344
.%scope function __mem_write8 ___mem_write8 "c:\NFP_SDK_6.1.0-preview\components\flowenv\me\lib\nfp\_c/mem_bulk.c" fiid:1179 421 428 1342 1344 -- 1345 435
.%var data 278 R
.%liverange 0 -- 
.%var addr 293 R
.%liverange 0 -- 
.%var size 264 R
.%liverange 0 -- 
.%var max_size 264 R
.%liverange 0 -- 
.%var sync 272 R
.%liverange 0 -- 
.%var sig 273 R
.%liverange 0 -- 
.%scope block 427 427
.%var ind 275 R
.%liverange 0 -- 
.%var count 264 R
.%liverange 0 -- 
.%var max_count 264 R
.%liverange 0 -- 
.%var addr_hi 264 R 337
.%liverange 0 --
.%var addr_lo 264 R 337
.%liverange 0 --
.%scope end
.%scope end
.%scope end
.%scope function mem_write8 _mem_write8 "c:\NFP_SDK_6.1.0-preview\components\flowenv\me\lib\nfp\_c/mem_bulk.c" fiid:1180 431 436 1337 1339 -- 1340 335
.%var data 278 R
.%liverange 0 -- 
.%var addr 293 R 335
.%liverange 0 A2 1337:1337
.%liverange 4 B4 1337:1339
.%var size 264 R
.%liverange 0 -- 
.%var sig 274 R 335
.%liverange 0 G2 1339:1339
.%scope function __mem_write8 ___mem_write8 "c:\NFP_SDK_6.1.0-preview\components\flowenv\me\lib\nfp\_c/mem_bulk.c" fiid:1181 421 428 1337 1339 -- 1340 435
.%var data 278 R
.%liverange 0 -- 
.%var addr 293 R
.%liverange 0 -- 
.%var size 264 R
.%liverange 0 -- 
.%var max_size 264 R
.%liverange 0 -- 
.%var sync 272 R
.%liverange 0 -- 
.%var sig 273 R
.%liverange 0 -- 
.%scope block 427 427
.%var ind 275 R
.%liverange 0 -- 
.%var count 264 R
.%liverange 0 -- 
.%var max_count 264 R
.%liverange 0 -- 
.%var addr_hi 264 R 335
.%liverange 0 --
.%var addr_lo 264 R 335
.%liverange 0 --
.%scope end
.%scope end
.%scope end
.%scope function mem_write64 _mem_write64 "c:\NFP_SDK_6.1.0-preview\components\flowenv\me\lib\nfp\_c/mem_bulk.c" fiid:1182 278 283 1330 1332 -- 1333 333
.%var data 278 R
.%liverange 0 -- 
.%var addr 293 R 333
.%liverange 0 A2 1330:1330
.%liverange 4 B4 1330:1332
.%var size 264 R
.%liverange 0 -- 
.%var sig 274 R 333
.%liverange 0 G2 1332:1332
.%scope function __mem_write64 ___mem_write64 "c:\NFP_SDK_6.1.0-preview\components\flowenv\me\lib\nfp\_c/mem_bulk.c" fiid:1183 267 275 1330 1332 -- 1333 282
.%var data 278 R
.%liverange 0 -- 
.%var addr 293 R
.%liverange 0 -- 
.%var size 264 R
.%liverange 0 -- 
.%var max_size 264 R
.%liverange 0 -- 
.%var sync 272 R
.%liverange 0 -- 
.%var sig 273 R
.%liverange 0 -- 
.%scope block 274 274
.%var ind 275 R
.%liverange 0 -- 
.%var count 264 R
.%liverange 0 -- 
.%var max_count 264 R
.%liverange 0 -- 
.%var addr_hi 264 R 333
.%liverange 0 --
.%var addr_lo 264 R 333
.%liverange 0 --
.%scope end
.%scope end
.%scope end
.%scope function nfd_cfg_bar_base _nfd_cfg_bar_base "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/shared/nfd_cfg.h" fiid:1184 273 319 1312 1318 -- 1319 318
.%var isl 71 R
.%liverange 0 -- 
.%var vid 71 R
.%liverange 0 -- 
.%var bar_base 123 R 318
.%liverange 0 A1 1318:1318
.%liverange 4 B0 1317:1318
.%scope function local_csr_write _local_csr_write "c:\NFP_SDK_6.1.0-preview\components\standardlibrary\microc\src\rtl.c" fiid:1187 2328 2335 -1 -1 -- NIL 315
.%var lcsr 15 R
.%liverange 0 -- 
.%var data 16 R
.%liverange 0 -- 
.%scope end
.%scope function local_csr_write _local_csr_write "c:\NFP_SDK_6.1.0-preview\components\standardlibrary\microc\src\rtl.c" fiid:1186 2328 2335 -1 -1 -- NIL 316
.%var lcsr 15 R
.%liverange 0 -- 
.%var data 16 R
.%liverange 0 -- 
.%scope end
.%scope function halt _halt "c:\NFP_SDK_6.1.0-preview\components\flowenv\me\lib\nfp\_c/me.c" fiid:1185 123 126 -1 -1 -- NIL 317
.%scope end
.%scope end
.%scope end
.%scope function msix_qmon_init _msix_qmon_init "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" fiid:222 186 205 1270 1311 A0
.%var pcie_isl 71 R
.%liverange 0 --
.%var i 118 R
.%liverange 0 A2 1271:1310
.%var r 138 R
.%liverange 0 -- 
.%var t 138 R
.%liverange 0 -- 
.%var tmp 118 R
.%liverange 0 $W0 1270:1282
.%scope function cls_write _cls_write "c:\NFP_SDK_6.1.0-preview\components\flowenv\me\lib\nfp\_c/cls.c" fiid:1093 182 185 1279 1279 -- 1280 195
.%var data 278 R
.%liverange 0 -- 
.%var addr 271 R 195
.%liverange 0 B0 1279:1279
.%var size 264 R
.%liverange 0 -- 
.%scope function cls_write_be _cls_write_be "c:\NFP_SDK_6.1.0-preview\components\flowenv\me\lib\nfp\_c/cls.c" fiid:1094 113 118 1279 1279 -- 1280 184
.%var data 278 R
.%liverange 0 -- 
.%var addr 271 R
.%liverange 0 -- 
.%var size 264 R
.%liverange 0 -- 
.%var sig 274 R 195
.%liverange 0 G2 1279:1279
.%scope function __cls_write_be ___cls_write_be "c:\NFP_SDK_6.1.0-preview\components\flowenv\me\lib\nfp\_c/cls.c" fiid:1095 104 110 1279 1279 -- 1280 117
.%var data 278 R
.%liverange 0 -- 
.%var addr 271 R
.%liverange 0 -- 
.%var size 264 R
.%liverange 0 -- 
.%var max_size 264 R
.%liverange 0 -- 
.%var sync 272 R
.%liverange 0 -- 
.%var sig 273 R
.%liverange 0 -- 
.%scope block 109 109
.%var ind 275 R
.%liverange 0 -- 
.%var count 264 R
.%liverange 0 -- 
.%var max_count 264 R
.%liverange 0 -- 
.%scope end
.%scope end
.%scope end
.%scope end
.%scope function cls_write _cls_write "c:\NFP_SDK_6.1.0-preview\components\flowenv\me\lib\nfp\_c/cls.c" fiid:1096 182 185 1275 1275 -- 1276 194
.%var data 278 R
.%liverange 0 -- 
.%var addr 271 R 194
.%liverange 0 B0 1275:1275
.%var size 264 R
.%liverange 0 -- 
.%scope function cls_write_be _cls_write_be "c:\NFP_SDK_6.1.0-preview\components\flowenv\me\lib\nfp\_c/cls.c" fiid:1097 113 118 1275 1275 -- 1276 184
.%var data 278 R
.%liverange 0 -- 
.%var addr 271 R
.%liverange 0 -- 
.%var size 264 R
.%liverange 0 -- 
.%var sig 274 R 194
.%liverange 0 G2 1275:1275
.%scope function __cls_write_be ___cls_write_be "c:\NFP_SDK_6.1.0-preview\components\flowenv\me\lib\nfp\_c/cls.c" fiid:1098 104 110 1275 1275 -- 1276 117
.%var data 278 R
.%liverange 0 -- 
.%var addr 271 R
.%liverange 0 -- 
.%var size 264 R
.%liverange 0 -- 
.%var max_size 264 R
.%liverange 0 -- 
.%var sync 272 R
.%liverange 0 -- 
.%var sig 273 R
.%liverange 0 -- 
.%scope block 109 109
.%var ind 275 R
.%liverange 0 -- 
.%var count 264 R
.%liverange 0 -- 
.%var max_count 264 R
.%liverange 0 -- 
.%scope end
.%scope end
.%scope end
.%scope end
.%scope end
.%scope function main _main "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\svc_me.c" fiid:223 163 241 0 1253 -- NIL
.%scope block 166 215
.%var ncfg 118 R
.%liverange 0 -- 
.%scope function ctx_wait _ctx_wait "c:\NFP_SDK_6.1.0-preview\components\flowenv\me\lib\nfp\_c/me.c" fiid:1025 40 50 1253 1253 -- 860,1254 213
.%var sig 291 R
.%liverange 0 -- 
.%scope end
.%scope function nfd_cfg_complete_cfg_msg _nfd_cfg_complete_cfg_msg "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\shared\nfd_cfg.c" fiid:1026 219 247 1238 1252 -- 1253 198
.%var cfg_msg 255 R
.%liverange 0 -- 
.%var cfg_sig 253 R
.%liverange 0 -- 
.%var cfg_sig_remote 263 R
.%liverange 0 -- 
.%var next_me 240 R
.%liverange 0 -- 
.%var rnum_out 240 R
.%liverange 0 -- 
.%var cfg_msg_tmp 256 R 198
.%liverange 0 --
.%var cfg_msg_wr 256 R 198
.%liverange 0 $W0 1246:1248
.%var ring_addr 240 R 198
.%liverange 0 --
.%var journal_sig 254 R 198
.%liverange 0 G2 1247:1248 1251:1251
.%scope function __mem_ring_journal ___mem_ring_journal "c:\NFP_SDK_6.1.0-preview\components\flowenv\me\lib\nfp\_c/mem_ring.c" fiid:1030 347 354 1247 1247 -- 1248 237
.%var rnum 264 R
.%liverange 0 -- 
.%var raddr 264 R
.%liverange 0 -- 
.%var data 278 R
.%liverange 0 -- 
.%var size 264 R
.%liverange 0 -- 
.%var max_size 264 R
.%liverange 0 -- 
.%var sync 272 R
.%liverange 0 -- 
.%var sig 273 R
.%liverange 0 -- 
.%scope block 353 353
.%var ind 275 R
.%liverange 0 -- 
.%var count 264 R
.%liverange 0 -- 
.%scope block 353 353
.%var max_count 264 R
.%liverange 0 -- 
.%scope end
.%scope end
.%scope end
.%scope function send_interthread_sig _send_interthread_sig "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\shared\nfd_cfg.c" fiid:1029 45 56 1249 1251 -- 1252 242
.%var dst_me 240 R
.%liverange 0 -- 
.%var ctx 240 R
.%liverange 0 -- 
.%var sig_no 240 R
.%liverange 0 -- 
.%var addr 240 R 198
.%liverange 0 --
.%scope end
.%scope function signal_ctx _signal_ctx "c:\NFP_SDK_6.1.0-preview\components\flowenv\me\lib\nfp\_c/me.c" fiid:1027 62 67 1252 1252 -- 1253 246
.%var ctx 264 R
.%liverange 0 -- 
.%var sig_no 264 R
.%liverange 0 -- 
.%scope function local_csr_write _local_csr_write "c:\NFP_SDK_6.1.0-preview\components\standardlibrary\microc\src\rtl.c" fiid:1028 2328 2335 1252 1252 -- 1253 64
.%var lcsr 15 R
.%liverange 0 -- 
.%var data 16 R
.%liverange 0 -- 
.%scope end
.%scope end
.%scope end
.%scope function nfd_flr_init_cfg_queue _nfd_flr_init_cfg_queue "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/shared/nfd_flr.c" fiid:1031 135 153 1223 1231 -- 1232 198
.%var pcie_isl 71 R
.%liverange 0 -- 
.%var vid 71 R 198
.%liverange 0 --
.%var event_type 71 R
.%liverange 0 -- 
.%var nfd_cfg_queue 125 R
.%liverange 0 -- 
.%scope function qc_init_queue _qc_init_queue "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\utils\_c/qcntl.c" fiid:1032 93 127 1224 1231 -- 1232 151
.%var pcie_isl 170 R
.%liverange 0 -- 
.%var queue 164 R 198
.%liverange 0 B0 1224:1226
.%var cfg 211 R
.%liverange 0 -- 
.%var queue_base_addr 164 R
.%liverange 0 -- 
.%var config_hi_tmp 227 R
.%liverange 0 -- 
.%var config_hi 227 R 198
.%liverange 0 $W1 1225:1231
.%var config_lo_tmp 234 R
.%liverange 0 -- 
.%var config_lo 234 R 198
.%liverange 0 $W0 1224:1231
.%var s1 183 R 198
.%liverange 0 G3 1228:1231
.%var s2 183 R 198
.%liverange 0 G2 1230:1231
.%scope function __qc_write ___qc_write "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\utils\_c/qcntl.c" fiid:1034 70 89 1226 1228 -- 1229 123
.%var pcie_isl 170 R
.%liverange 0 -- 
.%var queue 164 R
.%liverange 0 -- 
.%var value 233 R
.%liverange 0 -- 
.%var offset 164 R
.%liverange 0 -- 
.%var sync 232 R
.%liverange 0 -- 
.%var sig 185 R
.%liverange 0 -- 
.%var addr_hi 164 R
.%liverange 0 -- 
.%var queue_base_addr 164 R 198
.%liverange 0 B0 1227:1228
.%scope end
.%scope function __qc_write ___qc_write "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\utils\_c/qcntl.c" fiid:1033 70 89 1229 1230 -- 1231 124
.%var pcie_isl 170 R
.%liverange 0 -- 
.%var queue 164 R
.%liverange 0 -- 
.%var value 233 R
.%liverange 0 -- 
.%var offset 164 R
.%liverange 0 -- 
.%var sync 232 R
.%liverange 0 -- 
.%var sig 185 R
.%liverange 0 -- 
.%var addr_hi 164 R
.%liverange 0 -- 
.%var queue_base_addr 164 R 198
.%liverange 0 A0 1229:1230
.%scope end
.%scope end
.%scope end
.%scope function nfd_flr_clr_bar _nfd_flr_clr_bar "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/shared/nfd_flr.c" fiid:1035 91 119 1185 1221 -- 1222 198
.%var addr 123 R 198
.%liverange 0 A0 1185:1221
.%liverange 4 B1 1185:1221
.%var zero 124 R 198
.%liverange 0 $W0 1185:1221
.%liverange 4 $W1 1186:1221
.%liverange 8 $W2 1187:1221
.%liverange 12 $W3 1188:1221
.%liverange 16 $W4 1189:1221
.%liverange 20 $W5 1190:1221
.%liverange 24 $W6 1191:1221
.%liverange 28 $W7 1192:1221
.%liverange 32 $W8 1193:1221
.%liverange 36 $W9 1194:1221
.%liverange 40 $W10 1195:1221
.%liverange 44 $W11 1196:1221
.%liverange 48 $W12 1210:1221
.%liverange 52 $W13 1203:1221
.%liverange 56 $W14 1204:1221
.%liverange 60 $W15 1197:1221
.%var copied_bytes 71 R 198
.%liverange 0 B0 1211:1221
.%scope function reg_zero _reg_zero "c:\NFP_SDK_6.1.0-preview\components\flowenv\me\lib\std\_c/reg_utils.c" fiid:1036 264 267 1185 1210 -- 1211 100
.%var s 453 R
.%liverange 0 -- 
.%var n 415 R
.%liverange 0 -- 
.%scope function reg_set _reg_set "c:\NFP_SDK_6.1.0-preview\components\flowenv\me\lib\std\_c/reg_utils.c" fiid:1037 235 261 1185 1210 -- 1211 266
.%var d 453 R
.%liverange 0 -- 
.%var s_val 415 R
.%liverange 0 -- 
.%var n 415 R
.%liverange 0 -- 
.%scope end
.%scope end
.%scope function mem_write64 _mem_write64 "c:\NFP_SDK_6.1.0-preview\components\flowenv\me\lib\nfp\_c/mem_bulk.c" fiid:1038 278 283 1200 1202 -- 1203 103
.%var data 278 R
.%liverange 0 -- 
.%var addr 293 R 198
.%liverange 0 A1 1200:1200
.%liverange 4 B2 1200:1202
.%var size 264 R
.%liverange 0 -- 
.%var sig 274 R 198
.%liverange 0 G2 1202:1202
.%scope function __mem_write64 ___mem_write64 "c:\NFP_SDK_6.1.0-preview\components\flowenv\me\lib\nfp\_c/mem_bulk.c" fiid:1039 267 275 1200 1202 -- 1203 282
.%var data 278 R
.%liverange 0 -- 
.%var addr 293 R
.%liverange 0 -- 
.%var size 264 R
.%liverange 0 -- 
.%var max_size 264 R
.%liverange 0 -- 
.%var sync 272 R
.%liverange 0 -- 
.%var sig 273 R
.%liverange 0 -- 
.%scope block 274 274
.%var ind 275 R
.%liverange 0 -- 
.%var count 264 R
.%liverange 0 -- 
.%var max_count 264 R
.%liverange 0 -- 
.%var addr_hi 264 R 198
.%liverange 0 --
.%var addr_lo 264 R 198
.%liverange 0 --
.%scope end
.%scope end
.%scope end
.%scope function mem_write64 _mem_write64 "c:\NFP_SDK_6.1.0-preview\components\flowenv\me\lib\nfp\_c/mem_bulk.c" fiid:1040 278 283 1207 1209 -- 1210 111
.%var data 278 R
.%liverange 0 -- 
.%var addr 293 R
.%liverange 0 -- 
.%var size 264 R
.%liverange 0 -- 
.%var sig 274 R 198
.%liverange 0 G2 1209:1209
.%scope function __mem_write64 ___mem_write64 "c:\NFP_SDK_6.1.0-preview\components\flowenv\me\lib\nfp\_c/mem_bulk.c" fiid:1041 267 275 1207 1209 -- 1210 282
.%var data 278 R
.%liverange 0 -- 
.%var addr 293 R
.%liverange 0 -- 
.%var size 264 R
.%liverange 0 -- 
.%var max_size 264 R
.%liverange 0 -- 
.%var sync 272 R
.%liverange 0 -- 
.%var sig 273 R
.%liverange 0 -- 
.%scope block 274 274
.%var ind 275 R
.%liverange 0 -- 
.%var count 264 R
.%liverange 0 -- 
.%var max_count 264 R
.%liverange 0 -- 
.%var addr_hi 264 R 198
.%liverange 0 --
.%var addr_lo 264 R 198
.%liverange 0 --
.%scope end
.%scope end
.%scope end
.%scope function mem_write64 _mem_write64 "c:\NFP_SDK_6.1.0-preview\components\flowenv\me\lib\nfp\_c/mem_bulk.c" fiid:1042 278 283 1214 1216 -- 1217 117
.%var data 278 R
.%liverange 0 -- 
.%var addr 293 R
.%liverange 0 -- 
.%var size 264 R
.%liverange 0 -- 
.%var sig 274 R 198
.%liverange 0 G2 1216:1216
.%scope function __mem_write64 ___mem_write64 "c:\NFP_SDK_6.1.0-preview\components\flowenv\me\lib\nfp\_c/mem_bulk.c" fiid:1043 267 275 1214 1216 -- 1217 282
.%var data 278 R
.%liverange 0 -- 
.%var addr 293 R
.%liverange 0 -- 
.%var size 264 R
.%liverange 0 -- 
.%var max_size 264 R
.%liverange 0 -- 
.%var sync 272 R
.%liverange 0 -- 
.%var sig 273 R
.%liverange 0 -- 
.%scope block 274 274
.%var ind 275 R
.%liverange 0 -- 
.%var count 264 R
.%liverange 0 -- 
.%var max_count 264 R
.%liverange 0 -- 
.%var addr_hi 264 R 198
.%liverange 0 --
.%var addr_lo 264 R 198
.%liverange 0 --
.%scope end
.%scope end
.%scope end
.%scope end
.%scope function msix_qmon_reconfig _msix_qmon_reconfig "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" fiid:1044 378 483 898 1174 -- 925,1175 198
.%var pcie_isl 71 R
.%liverange 0 -- 
.%var vid 71 R 198
.%liverange 0 B0 898:1160
.%var cfg_bar 130 R 198
.%liverange 0 B8 898:1160
.%liverange 4 A2 898:1160
.%var cfg_bar_data 139 R
.%liverange 0 -- 
.%var control 71 R 198
.%liverange 0 A4 900:929
.%var update 71 R 198
.%liverange 0 A7 901:1092
.%var vf_tx_rings_new 90 R 198
.%liverange 0 B2 898:905 907:1092 1098:1174
.%liverange 4 A1 898:913 915:922 924:1092 1097:1174
.%var vf_rx_rings_new 90 R 198
.%liverange 0 B1 898:905 910:913 916:1092 1094:1174
.%liverange 4 A0 898:905 909:913 917:1003 1063:1174
.%var queues 90 R
.%liverange 0 -- 
.%var ack_sig 118 R 198
.%liverange 0 G15 1174:1174
.%scope function msix_reconfig_rings _msix_reconfig_rings.15 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" fiid:1045 225 307 948 1020 -- 1021 454
.%var pcie_isl 71 R
.%liverange 0 -- 
.%var vid 71 R
.%liverange 0 -- 
.%var cfg_bar 130 R
.%liverange 0 -- 
.%var rx_rings 118 R
.%liverange 0 -- 
.%var vf_rings 90 R
.%liverange 0 -- 
.%var qnum 71 R
.%liverange 0 -- 
.%var rings 90 R 198
.%liverange 0 B1 948:1020
.%liverange 4 A0 948:1003
.%var ring 71 R
.%liverange 0 -- 
.%var entry 71 R 198
.%liverange 0 B5 971:979
.%var entry_r 71 R 198
.%liverange 0 $R0 970:971
.%var tmp_r 71 R 198
.%liverange 0 $R0 975:976
.%var tmp_w 71 R 198
.%liverange 0 $W0 948:1020
.%var cls_addr 138 R 198
.%liverange 0 B4 974:977
.%var entry_addr 130 R 198
.%liverange 0 A4 967:968
.%liverange 4 B5 966:970
.%var queues 90 R
.%liverange 0 -- 
.%var new_queues_en 90 R
.%liverange 0 -- 
.%var vf_queue_mask 90 R
.%liverange 0 -- 
.%scope function ffs64 _ffs64 "c:\NFP_SDK_6.1.0-preview\components\flowenv\me\lib\nfp\_c/me.c" fiid:1046 152 167 950 959 -- 960 245
.%var data 286 R
.%liverange 0 -- 
.%var hi 264 R 198
.%liverange 0 B1 950:959
.%var result 264 R 198
.%liverange 0 A4 953:953 958:959
.%scope function ffs _ffs "c:\NFP_SDK_6.1.0-preview\components\flowenv\me\lib\nfp\_c/me.c" fiid:1048 144 149 957 957 -- 958 162
.%var data 264 R
.%liverange 0 -- 
.%var result 264 R 198
.%liverange 0 A4 957:957
.%scope end
.%scope function ffs _ffs "c:\NFP_SDK_6.1.0-preview\components\flowenv\me\lib\nfp\_c/me.c" fiid:1047 144 149 953 953 -- 954 158
.%var data 264 R
.%liverange 0 -- 
.%var result 264 R 198
.%liverange 0 A4 953:953
.%scope end
.%scope end
.%scope function mem_read32_le _mem_read32_le "c:\NFP_SDK_6.1.0-preview\components\flowenv\me\lib\nfp\_c/mem_bulk.c" fiid:1049 201 206 968 970 -- 971 259
.%var data 269 R
.%liverange 0 -- 
.%var addr 293 R
.%liverange 0 -- 
.%var size 264 R
.%liverange 0 -- 
.%var sig 274 R 198
.%liverange 0 G2 970:970
.%scope function __mem_read32_le ___mem_read32_le "c:\NFP_SDK_6.1.0-preview\components\flowenv\me\lib\nfp\_c/mem_bulk.c" fiid:1050 190 198 968 970 -- 971 205
.%var data 269 R
.%liverange 0 -- 
.%var addr 293 R
.%liverange 0 -- 
.%var size 264 R
.%liverange 0 -- 
.%var max_size 264 R
.%liverange 0 -- 
.%var sync 272 R
.%liverange 0 -- 
.%var sig 273 R
.%liverange 0 -- 
.%scope block 197 197
.%var ind 275 R
.%liverange 0 -- 
.%var count 264 R
.%liverange 0 -- 
.%var max_count 264 R
.%liverange 0 -- 
.%var addr_hi 264 R 198
.%liverange 0 --
.%var addr_lo 264 R 198
.%liverange 0 --
.%scope end
.%scope end
.%scope end
.%scope function cls_read _cls_read "c:\NFP_SDK_6.1.0-preview\components\flowenv\me\lib\nfp\_c/cls.c" fiid:1051 169 172 975 975 -- 976 263
.%var data 269 R
.%liverange 0 -- 
.%var addr 271 R
.%liverange 0 -- 
.%var size 264 R
.%liverange 0 -- 
.%scope function cls_read_be _cls_read_be "c:\NFP_SDK_6.1.0-preview\components\flowenv\me\lib\nfp\_c/cls.c" fiid:1052 96 101 975 975 -- 976 171
.%var data 269 R
.%liverange 0 -- 
.%var addr 271 R
.%liverange 0 -- 
.%var size 264 R
.%liverange 0 -- 
.%var sig 274 R 198
.%liverange 0 G2 975:975
.%scope function __cls_read_be ___cls_read_be "c:\NFP_SDK_6.1.0-preview\components\flowenv\me\lib\nfp\_c/cls.c" fiid:1053 87 93 975 975 -- 976 100
.%var data 269 R
.%liverange 0 -- 
.%var addr 271 R
.%liverange 0 -- 
.%var size 264 R
.%liverange 0 -- 
.%var max_size 264 R
.%liverange 0 -- 
.%var sync 272 R
.%liverange 0 -- 
.%var sig 273 R
.%liverange 0 -- 
.%scope block 92 92
.%var ind 275 R
.%liverange 0 -- 
.%var count 264 R
.%liverange 0 -- 
.%var max_count 264 R
.%liverange 0 -- 
.%scope end
.%scope end
.%scope end
.%scope end
.%scope function cls_write _cls_write "c:\NFP_SDK_6.1.0-preview\components\flowenv\me\lib\nfp\_c/cls.c" fiid:1054 182 185 977 977 -- 978 265
.%var data 278 R
.%liverange 0 -- 
.%var addr 271 R
.%liverange 0 -- 
.%var size 264 R
.%liverange 0 -- 
.%scope function cls_write_be _cls_write_be "c:\NFP_SDK_6.1.0-preview\components\flowenv\me\lib\nfp\_c/cls.c" fiid:1055 113 118 977 977 -- 978 184
.%var data 278 R
.%liverange 0 -- 
.%var addr 271 R
.%liverange 0 -- 
.%var size 264 R
.%liverange 0 -- 
.%var sig 274 R 198
.%liverange 0 G2 977:977
.%scope function __cls_write_be ___cls_write_be "c:\NFP_SDK_6.1.0-preview\components\flowenv\me\lib\nfp\_c/cls.c" fiid:1056 104 110 977 977 -- 978 117
.%var data 278 R
.%liverange 0 -- 
.%var addr 271 R
.%liverange 0 -- 
.%var size 264 R
.%liverange 0 -- 
.%var max_size 264 R
.%liverange 0 -- 
.%var sync 272 R
.%liverange 0 -- 
.%var sig 273 R
.%liverange 0 -- 
.%scope block 109 109
.%var ind 275 R
.%liverange 0 -- 
.%var count 264 R
.%liverange 0 -- 
.%var max_count 264 R
.%liverange 0 -- 
.%scope end
.%scope end
.%scope end
.%scope end
.%scope function mem_write8_le _mem_write8_le "c:\NFP_SDK_6.1.0-preview\components\flowenv\me\lib\nfp\_c/mem_bulk.c" fiid:1057 449 454 982 984 -- 985 269
.%var data 278 R
.%liverange 0 -- 
.%var addr 293 R 198
.%liverange 0 B4 982:982
.%liverange 4 A5 982:984
.%var size 264 R
.%liverange 0 -- 
.%var sig 274 R 198
.%liverange 0 G2 984:984
.%scope function __mem_write8_le ___mem_write8_le "c:\NFP_SDK_6.1.0-preview\components\flowenv\me\lib\nfp\_c/mem_bulk.c" fiid:1058 439 446 982 984 -- 985 453
.%var data 278 R
.%liverange 0 -- 
.%var addr 293 R
.%liverange 0 -- 
.%var size 264 R
.%liverange 0 -- 
.%var max_size 264 R
.%liverange 0 -- 
.%var sync 272 R
.%liverange 0 -- 
.%var sig 273 R
.%liverange 0 -- 
.%scope block 445 445
.%var ind 275 R
.%liverange 0 -- 
.%var count 264 R
.%liverange 0 -- 
.%var max_count 264 R
.%liverange 0 -- 
.%var addr_hi 264 R 198
.%liverange 0 --
.%var addr_lo 264 R 198
.%liverange 0 --
.%scope end
.%scope end
.%scope end
.%scope end
.%scope function msix_reconfig_rings _msix_reconfig_rings.15 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" fiid:1059 225 307 1015 1091 -- 1092 455
.%var pcie_isl 71 R
.%liverange 0 -- 
.%var vid 71 R
.%liverange 0 -- 
.%var cfg_bar 130 R
.%liverange 0 -- 
.%var rx_rings 118 R
.%liverange 0 -- 
.%var vf_rings 90 R
.%liverange 0 -- 
.%var qnum 71 R
.%liverange 0 -- 
.%var rings 90 R 198
.%liverange 0 B6 1023:1061
.%liverange 4 A4 1015:1061
.%var ring 71 R
.%liverange 0 -- 
.%var entry 71 R 198
.%liverange 0 A0 1045:1053
.%var entry_r 71 R 198
.%liverange 0 $R0 1043:1045
.%var tmp_r 71 R 198
.%liverange 0 $R0 1049:1050
.%var tmp_w 71 R 198
.%liverange 0 $W0 1015:1091
.%var cls_addr 138 R 198
.%liverange 0 B4 1048:1051
.%var entry_addr 130 R 198
.%liverange 0 B5 1040:1041
.%liverange 4 A0 1039:1043
.%var queues 90 R 198
.%liverange 0 --
.%liverange 4 --
.%var new_queues_en 90 R
.%liverange 0 -- 
.%var vf_queue_mask 90 R
.%liverange 0 -- 
.%scope function ffs64 _ffs64 "c:\NFP_SDK_6.1.0-preview\components\flowenv\me\lib\nfp\_c/me.c" fiid:1060 152 167 1024 1033 -- 1034 245
.%var data 286 R
.%liverange 0 -- 
.%var hi 264 R 198
.%liverange 0 B6 1024:1033
.%var result 264 R 198
.%liverange 0 A0 1027:1027 1032:1033
.%scope function ffs _ffs "c:\NFP_SDK_6.1.0-preview\components\flowenv\me\lib\nfp\_c/me.c" fiid:1062 144 149 1031 1031 -- 1032 162
.%var data 264 R
.%liverange 0 -- 
.%var result 264 R 198
.%liverange 0 A0 1031:1031
.%scope end
.%scope function ffs _ffs "c:\NFP_SDK_6.1.0-preview\components\flowenv\me\lib\nfp\_c/me.c" fiid:1061 144 149 1027 1027 -- 1028 158
.%var data 264 R
.%liverange 0 -- 
.%var result 264 R 198
.%liverange 0 A0 1027:1027
.%scope end
.%scope end
.%scope function mem_read32_le _mem_read32_le "c:\NFP_SDK_6.1.0-preview\components\flowenv\me\lib\nfp\_c/mem_bulk.c" fiid:1063 201 206 1041 1043 -- 1044 259
.%var data 269 R
.%liverange 0 -- 
.%var addr 293 R
.%liverange 0 -- 
.%var size 264 R
.%liverange 0 -- 
.%var sig 274 R 198
.%liverange 0 G2 1043:1043
.%scope function __mem_read32_le ___mem_read32_le "c:\NFP_SDK_6.1.0-preview\components\flowenv\me\lib\nfp\_c/mem_bulk.c" fiid:1064 190 198 1041 1043 -- 1044 205
.%var data 269 R
.%liverange 0 -- 
.%var addr 293 R
.%liverange 0 -- 
.%var size 264 R
.%liverange 0 -- 
.%var max_size 264 R
.%liverange 0 -- 
.%var sync 272 R
.%liverange 0 -- 
.%var sig 273 R
.%liverange 0 -- 
.%scope block 197 197
.%var ind 275 R
.%liverange 0 -- 
.%var count 264 R
.%liverange 0 -- 
.%var max_count 264 R
.%liverange 0 -- 
.%var addr_hi 264 R 198
.%liverange 0 --
.%var addr_lo 264 R 198
.%liverange 0 --
.%scope end
.%scope end
.%scope end
.%scope function cls_read _cls_read "c:\NFP_SDK_6.1.0-preview\components\flowenv\me\lib\nfp\_c/cls.c" fiid:1065 169 172 1049 1049 -- 1050 263
.%var data 269 R
.%liverange 0 -- 
.%var addr 271 R
.%liverange 0 -- 
.%var size 264 R
.%liverange 0 -- 
.%scope function cls_read_be _cls_read_be "c:\NFP_SDK_6.1.0-preview\components\flowenv\me\lib\nfp\_c/cls.c" fiid:1066 96 101 1049 1049 -- 1050 171
.%var data 269 R
.%liverange 0 -- 
.%var addr 271 R
.%liverange 0 -- 
.%var size 264 R
.%liverange 0 -- 
.%var sig 274 R 198
.%liverange 0 G2 1049:1049
.%scope function __cls_read_be ___cls_read_be "c:\NFP_SDK_6.1.0-preview\components\flowenv\me\lib\nfp\_c/cls.c" fiid:1067 87 93 1049 1049 -- 1050 100
.%var data 269 R
.%liverange 0 -- 
.%var addr 271 R
.%liverange 0 -- 
.%var size 264 R
.%liverange 0 -- 
.%var max_size 264 R
.%liverange 0 -- 
.%var sync 272 R
.%liverange 0 -- 
.%var sig 273 R
.%liverange 0 -- 
.%scope block 92 92
.%var ind 275 R
.%liverange 0 -- 
.%var count 264 R
.%liverange 0 -- 
.%var max_count 264 R
.%liverange 0 -- 
.%scope end
.%scope end
.%scope end
.%scope end
.%scope function cls_write _cls_write "c:\NFP_SDK_6.1.0-preview\components\flowenv\me\lib\nfp\_c/cls.c" fiid:1068 182 185 1051 1051 -- 1052 265
.%var data 278 R
.%liverange 0 -- 
.%var addr 271 R
.%liverange 0 -- 
.%var size 264 R
.%liverange 0 -- 
.%scope function cls_write_be _cls_write_be "c:\NFP_SDK_6.1.0-preview\components\flowenv\me\lib\nfp\_c/cls.c" fiid:1069 113 118 1051 1051 -- 1052 184
.%var data 278 R
.%liverange 0 -- 
.%var addr 271 R
.%liverange 0 -- 
.%var size 264 R
.%liverange 0 -- 
.%var sig 274 R 198
.%liverange 0 G2 1051:1051
.%scope function __cls_write_be ___cls_write_be "c:\NFP_SDK_6.1.0-preview\components\flowenv\me\lib\nfp\_c/cls.c" fiid:1070 104 110 1051 1051 -- 1052 117
.%var data 278 R
.%liverange 0 -- 
.%var addr 271 R
.%liverange 0 -- 
.%var size 264 R
.%liverange 0 -- 
.%var max_size 264 R
.%liverange 0 -- 
.%var sync 272 R
.%liverange 0 -- 
.%var sig 273 R
.%liverange 0 -- 
.%scope block 109 109
.%var ind 275 R
.%liverange 0 -- 
.%var count 264 R
.%liverange 0 -- 
.%var max_count 264 R
.%liverange 0 -- 
.%scope end
.%scope end
.%scope end
.%scope end
.%scope function mem_write8_le _mem_write8_le "c:\NFP_SDK_6.1.0-preview\components\flowenv\me\lib\nfp\_c/mem_bulk.c" fiid:1071 449 454 1056 1058 -- 1059 269
.%var data 278 R
.%liverange 0 -- 
.%var addr 293 R 198
.%liverange 0 A0 1056:1056
.%liverange 4 B4 1056:1058
.%var size 264 R
.%liverange 0 -- 
.%var sig 274 R 198
.%liverange 0 G2 1058:1058
.%scope function __mem_write8_le ___mem_write8_le "c:\NFP_SDK_6.1.0-preview\components\flowenv\me\lib\nfp\_c/mem_bulk.c" fiid:1072 439 446 1056 1058 -- 1059 453
.%var data 278 R
.%liverange 0 -- 
.%var addr 293 R
.%liverange 0 -- 
.%var size 264 R
.%liverange 0 -- 
.%var max_size 264 R
.%liverange 0 -- 
.%var sync 272 R
.%liverange 0 -- 
.%var sig 273 R
.%liverange 0 -- 
.%scope block 445 445
.%var ind 275 R
.%liverange 0 -- 
.%var count 264 R
.%liverange 0 -- 
.%var max_count 264 R
.%liverange 0 -- 
.%var addr_hi 264 R 198
.%liverange 0 --
.%var addr_lo 264 R 198
.%liverange 0 --
.%scope end
.%scope end
.%scope end
.%scope end
.%scope function msix_reconfig_irq_mod _msix_reconfig_irq_mod.15 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" fiid:1073 327 360 1095 1128 -- 1129 469
.%var pcie_isl 71 R
.%liverange 0 -- 
.%var vid 71 R
.%liverange 0 -- 
.%var cfg_bar 130 R
.%liverange 0 -- 
.%var rx_rings 118 R
.%liverange 0 -- 
.%var vf_rings 90 R
.%liverange 0 -- 
.%var qnum 71 R
.%liverange 0 -- 
.%var rings 90 R 198
.%liverange 0 B1 1095:1128
.%liverange 4 A0 1095:1128
.%var ring 71 R
.%liverange 0 -- 
.%var entry_r 71 R 198
.%liverange 0 $R0 1119:1126
.%var entry_addr 130 R 198
.%liverange 0 A4 1116:1117
.%liverange 4 B4 1115:1119
.%scope function ffs64 _ffs64 "c:\NFP_SDK_6.1.0-preview\components\flowenv\me\lib\nfp\_c/me.c" fiid:1074 152 167 1099 1108 -- 1109 340
.%var data 286 R
.%liverange 0 -- 
.%var hi 264 R 198
.%liverange 0 B1 1099:1108
.%var result 264 R 198
.%liverange 0 A4 1102:1102 1107:1108
.%scope function ffs _ffs "c:\NFP_SDK_6.1.0-preview\components\flowenv\me\lib\nfp\_c/me.c" fiid:1076 144 149 1106 1106 -- 1107 162
.%var data 264 R
.%liverange 0 -- 
.%var result 264 R 198
.%liverange 0 A4 1106:1106
.%scope end
.%scope function ffs _ffs "c:\NFP_SDK_6.1.0-preview\components\flowenv\me\lib\nfp\_c/me.c" fiid:1075 144 149 1102 1102 -- 1103 158
.%var data 264 R
.%liverange 0 -- 
.%var result 264 R 198
.%liverange 0 A4 1102:1102
.%scope end
.%scope end
.%scope function mem_read32_le _mem_read32_le "c:\NFP_SDK_6.1.0-preview\components\flowenv\me\lib\nfp\_c/mem_bulk.c" fiid:1077 201 206 1117 1119 -- 1120 353
.%var data 269 R
.%liverange 0 -- 
.%var addr 293 R
.%liverange 0 -- 
.%var size 264 R
.%liverange 0 -- 
.%var sig 274 R 198
.%liverange 0 G2 1119:1119
.%scope function __mem_read32_le ___mem_read32_le "c:\NFP_SDK_6.1.0-preview\components\flowenv\me\lib\nfp\_c/mem_bulk.c" fiid:1078 190 198 1117 1119 -- 1120 205
.%var data 269 R
.%liverange 0 -- 
.%var addr 293 R
.%liverange 0 -- 
.%var size 264 R
.%liverange 0 -- 
.%var max_size 264 R
.%liverange 0 -- 
.%var sync 272 R
.%liverange 0 -- 
.%var sig 273 R
.%liverange 0 -- 
.%scope block 197 197
.%var ind 275 R
.%liverange 0 -- 
.%var count 264 R
.%liverange 0 -- 
.%var max_count 264 R
.%liverange 0 -- 
.%var addr_hi 264 R 198
.%liverange 0 --
.%var addr_lo 264 R 198
.%liverange 0 --
.%scope end
.%scope end
.%scope end
.%scope end
.%scope function msix_reconfig_irq_mod _msix_reconfig_irq_mod.15 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" fiid:1079 327 360 1129 1160 -- 1161 470
.%var pcie_isl 71 R
.%liverange 0 -- 
.%var vid 71 R
.%liverange 0 -- 
.%var cfg_bar 130 R
.%liverange 0 -- 
.%var rx_rings 118 R
.%liverange 0 -- 
.%var vf_rings 90 R
.%liverange 0 -- 
.%var qnum 71 R
.%liverange 0 -- 
.%var rings 90 R 198
.%liverange 0 B2 1129:1160
.%liverange 4 A1 1129:1160
.%var ring 71 R
.%liverange 0 -- 
.%var entry_r 71 R 198
.%liverange 0 $R0 1151:1158
.%var entry_addr 130 R 198
.%liverange 0 A0 1148:1149
.%liverange 4 B5 1147:1151
.%scope function ffs64 _ffs64 "c:\NFP_SDK_6.1.0-preview\components\flowenv\me\lib\nfp\_c/me.c" fiid:1080 152 167 1131 1140 -- 1141 340
.%var data 286 R
.%liverange 0 -- 
.%var hi 264 R 198
.%liverange 0 B2 1131:1140
.%var result 264 R 198
.%liverange 0 A0 1134:1134 1139:1140
.%scope function ffs _ffs "c:\NFP_SDK_6.1.0-preview\components\flowenv\me\lib\nfp\_c/me.c" fiid:1082 144 149 1138 1138 -- 1139 162
.%var data 264 R
.%liverange 0 -- 
.%var result 264 R 198
.%liverange 0 A0 1138:1138
.%scope end
.%scope function ffs _ffs "c:\NFP_SDK_6.1.0-preview\components\flowenv\me\lib\nfp\_c/me.c" fiid:1081 144 149 1134 1134 -- 1135 158
.%var data 264 R
.%liverange 0 -- 
.%var result 264 R 198
.%liverange 0 A0 1134:1134
.%scope end
.%scope end
.%scope function mem_read32_le _mem_read32_le "c:\NFP_SDK_6.1.0-preview\components\flowenv\me\lib\nfp\_c/mem_bulk.c" fiid:1083 201 206 1149 1151 -- 1152 353
.%var data 269 R
.%liverange 0 -- 
.%var addr 293 R
.%liverange 0 -- 
.%var size 264 R
.%liverange 0 -- 
.%var sig 274 R 198
.%liverange 0 G2 1151:1151
.%scope function __mem_read32_le ___mem_read32_le "c:\NFP_SDK_6.1.0-preview\components\flowenv\me\lib\nfp\_c/mem_bulk.c" fiid:1084 190 198 1149 1151 -- 1152 205
.%var data 269 R
.%liverange 0 -- 
.%var addr 293 R
.%liverange 0 -- 
.%var size 264 R
.%liverange 0 -- 
.%var max_size 264 R
.%liverange 0 -- 
.%var sync 272 R
.%liverange 0 -- 
.%var sig 273 R
.%liverange 0 -- 
.%scope block 197 197
.%var ind 275 R
.%liverange 0 -- 
.%var count 264 R
.%liverange 0 -- 
.%var max_count 264 R
.%liverange 0 -- 
.%var addr_hi 264 R 198
.%liverange 0 --
.%var addr_lo 264 R 198
.%liverange 0 --
.%scope end
.%scope end
.%scope end
.%scope end
.%scope function signal_ctx _signal_ctx "c:\NFP_SDK_6.1.0-preview\components\flowenv\me\lib\nfp\_c/me.c" fiid:1085 62 67 1173 1173 -- 1174 480
.%var ctx 264 R
.%liverange 0 -- 
.%var sig_no 264 R
.%liverange 0 -- 
.%scope function local_csr_write _local_csr_write "c:\NFP_SDK_6.1.0-preview\components\standardlibrary\microc\src\rtl.c" fiid:1086 2328 2335 1173 1173 -- 1174 64
.%var lcsr 15 R
.%liverange 0 -- 
.%var data 16 R
.%liverange 0 -- 
.%scope end
.%scope end
.%scope end
.%scope function mem_read64 _mem_read64 "c:\NFP_SDK_6.1.0-preview\components\flowenv\me\lib\nfp\_c/mem_bulk.c" fiid:1087 105 110 884 886 -- 887 198
.%var data 269 R
.%liverange 0 -- 
.%var addr 293 R 198
.%liverange 0 A1 884:884
.%liverange 4 B2 884:886
.%var size 264 R
.%liverange 0 -- 
.%var sig 274 R 198
.%liverange 0 G2 886:886
.%scope function __mem_read64 ___mem_read64 "c:\NFP_SDK_6.1.0-preview\components\flowenv\me\lib\nfp\_c/mem_bulk.c" fiid:1088 94 102 884 886 -- 887 109
.%var data 269 R
.%liverange 0 -- 
.%var addr 293 R
.%liverange 0 -- 
.%var size 264 R
.%liverange 0 -- 
.%var max_size 264 R
.%liverange 0 -- 
.%var sync 272 R
.%liverange 0 -- 
.%var sig 273 R
.%liverange 0 -- 
.%scope block 101 101
.%var ind 275 R
.%liverange 0 -- 
.%var count 264 R
.%liverange 0 -- 
.%var max_count 264 R
.%liverange 0 -- 
.%var addr_hi 264 R 198
.%liverange 0 --
.%var addr_lo 264 R 198
.%liverange 0 --
.%scope end
.%scope end
.%scope end
.%scope function nfd_cfg_check_cfg_msg _nfd_cfg_check_cfg_msg "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\shared\nfd_cfg.c" fiid:1089 59 86 862 873 -- 874 198
.%var cfg_msg 255 R
.%liverange 0 -- 
.%var cfg_sig 253 R
.%liverange 0 -- 
.%var rnum 240 R
.%liverange 0 -- 
.%scope block 63 85
.%var ret 254 R
.%liverange 0 -- 
.%var cfg_msg_rd 256 R 198
.%liverange 0 $R0 869:871 873:873
.%var ring_addr 240 R 198
.%liverange 0 --
.%scope function mem_ring_get _mem_ring_get "c:\NFP_SDK_6.1.0-preview\components\flowenv\me\lib\nfp\_c/mem_ring.c" fiid:1090 248 263 869 871 -- 873,872 79
.%var rnum 264 R
.%liverange 0 -- 
.%var raddr 264 R
.%liverange 0 -- 
.%var data 269 R
.%liverange 0 -- 
.%var size 264 R
.%liverange 0 -- 
.%var sigpair 295 R 198
.%liverange 0 G2 869:871
.%liverange 4 G3 869:871
.%scope function __mem_ring_get ___mem_ring_get "c:\NFP_SDK_6.1.0-preview\components\flowenv\me\lib\nfp\_c/mem_ring.c" fiid:1091 237 245 869 869 -- 870 253
.%var rnum 264 R
.%liverange 0 -- 
.%var raddr 264 R
.%liverange 0 -- 
.%var data 269 R
.%liverange 0 -- 
.%var size 264 R
.%liverange 0 -- 
.%var max_size 264 R
.%liverange 0 -- 
.%var sync 272 R
.%liverange 0 -- 
.%var sigpair 294 R
.%liverange 0 -- 
.%scope block 243 243
.%var ind 275 R
.%liverange 0 -- 
.%var count 264 R
.%liverange 0 -- 
.%scope block 243 243
.%var max_count 264 R
.%liverange 0 -- 
.%scope end
.%scope end
.%scope end
.%scope end
.%scope end
.%scope end
.%scope function nfd_cfg_init_cfg_msg _nfd_cfg_init_cfg_msg "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\shared\nfd_cfg.c" fiid:1092 37 42 858 858 -- 859 172
.%var cfg_sig 253 R
.%liverange 0 -- 
.%var cfg_msg 255 R
.%liverange 0 -- 
.%scope end
.%scope end
.%scope function ctx_wait _ctx_wait "c:\NFP_SDK_6.1.0-preview\components\flowenv\me\lib\nfp\_c/me.c" fiid:907 40 50 4 5 -- 6 239
.%var sig 291 R
.%liverange 0 -- 
.%scope end
.%scope function msix_qmon_loop _msix_qmon_loop "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" fiid:908 883 1004 6 852 -- 853 219
.%var pcie_isl 71 R
.%liverange 0 -- 
.%var qnum 118 R
.%liverange 0 -- 
.%var count 71 R 942
.%liverange 0 B3 392:398 676:681
.%var newpkts 71 R
.%liverange 0 -- 
.%var qmask 90 R 936
.%liverange 0 B4 156:337 368:436 445:461 652:670
.%liverange 4 B5 167:336 379:435 456:515 663:726
.%var enabled 90 R 906
.%liverange 0 B1 150:438
.%liverange 4 A1 151:361 363:438
.%var pending 90 R 957
.%liverange 0 B0 439:642 646:851
.%liverange 4 A1 440:642 647:851
.%var ret 118 R
.%liverange 0 -- 
.%var reconfig_sig 118 R 0
.%liverange 0 G15 6:852
.%scope function msix_local_reconfig _msix_local_reconfig.15 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" fiid:909 545 603 7 149 -- 150 899
.%var pcie_isl 71 R
.%liverange 0 -- 
.%var new_enabled 90 R 899
.%liverange 0 B0 17:44 55:82
.%liverange 4 A1 10:44 48:82
.%var tmp64 90 R 899
.%liverange 0 $R0 9:17 47:55 88:89
.%liverange 4 $R1 9:11 47:49 88:90
.%var qnum 118 R
.%liverange 0 -- 
.%var entries 140 R 899
.%liverange 0 $R0 94:95 114:115
.%liverange 4 $R1 94:96 114:116
.%liverange 8 $R2 94:97 114:117
.%liverange 12 $R3 94:98 114:118
.%liverange 16 $R4 94:99 114:119
.%liverange 20 $R5 94:100 114:120
.%liverange 24 $R6 94:101 114:121
.%liverange 28 $R7 94:102 114:122
.%liverange 32 $R8 94:103 114:123
.%liverange 36 $R9 94:104 114:124
.%liverange 40 $R10 94:105 114:125
.%liverange 44 $R11 94:106 114:126
.%liverange 48 $R12 94:107 114:127
.%liverange 52 $R13 94:108 114:128
.%liverange 56 $R14 94:109 114:129
.%liverange 60 $R15 94:110 114:130
.%scope function cls_read _cls_read "c:\NFP_SDK_6.1.0-preview\components\flowenv\me\lib\nfp\_c/cls.c" fiid:910 169 172 7 9 -- 10 561
.%var data 269 R
.%liverange 0 -- 
.%var addr 271 R
.%liverange 0 -- 
.%var size 264 R
.%liverange 0 -- 
.%scope function cls_read_be _cls_read_be "c:\NFP_SDK_6.1.0-preview\components\flowenv\me\lib\nfp\_c/cls.c" fiid:911 96 101 7 9 -- 10 171
.%var data 269 R
.%liverange 0 -- 
.%var addr 271 R
.%liverange 0 -- 
.%var size 264 R
.%liverange 0 -- 
.%var sig 274 R 899
.%liverange 0 G1 9:9
.%scope function __cls_read_be ___cls_read_be "c:\NFP_SDK_6.1.0-preview\components\flowenv\me\lib\nfp\_c/cls.c" fiid:912 87 93 7 9 -- 10 100
.%var data 269 R
.%liverange 0 -- 
.%var addr 271 R
.%liverange 0 -- 
.%var size 264 R
.%liverange 0 -- 
.%var max_size 264 R
.%liverange 0 -- 
.%var sync 272 R
.%liverange 0 -- 
.%var sig 273 R
.%liverange 0 -- 
.%scope block 92 92
.%var ind 275 R
.%liverange 0 -- 
.%var count 264 R
.%liverange 0 -- 
.%var max_count 264 R
.%liverange 0 -- 
.%scope end
.%scope end
.%scope end
.%scope end
.%scope function ffs64 _ffs64 "c:\NFP_SDK_6.1.0-preview\components\flowenv\me\lib\nfp\_c/me.c" fiid:913 152 167 18 27 -- 28 565
.%var data 286 R
.%liverange 0 -- 
.%var hi 264 R 899
.%liverange 0 B0 18:27
.%var result 264 R 899
.%liverange 0 A0 21:21 26:27
.%scope function ffs _ffs "c:\NFP_SDK_6.1.0-preview\components\flowenv\me\lib\nfp\_c/me.c" fiid:915 144 149 25 25 -- 26 162
.%var data 264 R
.%liverange 0 -- 
.%var result 264 R 899
.%liverange 0 A0 25:25
.%scope end
.%scope function ffs _ffs "c:\NFP_SDK_6.1.0-preview\components\flowenv\me\lib\nfp\_c/me.c" fiid:914 144 149 21 21 -- 22 158
.%var data 264 R
.%liverange 0 -- 
.%var result 264 R 899
.%liverange 0 A0 21:21
.%scope end
.%scope end
.%scope function cls_read _cls_read "c:\NFP_SDK_6.1.0-preview\components\flowenv\me\lib\nfp\_c/cls.c" fiid:916 169 172 45 47 -- 48 572
.%var data 269 R
.%liverange 0 -- 
.%var addr 271 R
.%liverange 0 -- 
.%var size 264 R
.%liverange 0 -- 
.%scope function cls_read_be _cls_read_be "c:\NFP_SDK_6.1.0-preview\components\flowenv\me\lib\nfp\_c/cls.c" fiid:917 96 101 45 47 -- 48 171
.%var data 269 R
.%liverange 0 -- 
.%var addr 271 R
.%liverange 0 -- 
.%var size 264 R
.%liverange 0 -- 
.%var sig 274 R 899
.%liverange 0 G1 47:47
.%scope function __cls_read_be ___cls_read_be "c:\NFP_SDK_6.1.0-preview\components\flowenv\me\lib\nfp\_c/cls.c" fiid:918 87 93 45 47 -- 48 100
.%var data 269 R
.%liverange 0 -- 
.%var addr 271 R
.%liverange 0 -- 
.%var size 264 R
.%liverange 0 -- 
.%var max_size 264 R
.%liverange 0 -- 
.%var sync 272 R
.%liverange 0 -- 
.%var sig 273 R
.%liverange 0 -- 
.%scope block 92 92
.%var ind 275 R
.%liverange 0 -- 
.%var count 264 R
.%liverange 0 -- 
.%var max_count 264 R
.%liverange 0 -- 
.%scope end
.%scope end
.%scope end
.%scope end
.%scope function ffs64 _ffs64 "c:\NFP_SDK_6.1.0-preview\components\flowenv\me\lib\nfp\_c/me.c" fiid:919 152 167 56 65 -- 66 576
.%var data 286 R
.%liverange 0 -- 
.%var hi 264 R 899
.%liverange 0 B0 56:65
.%var result 264 R 899
.%liverange 0 A0 59:59 64:65
.%scope function ffs _ffs "c:\NFP_SDK_6.1.0-preview\components\flowenv\me\lib\nfp\_c/me.c" fiid:921 144 149 63 63 -- 64 162
.%var data 264 R
.%liverange 0 -- 
.%var result 264 R 899
.%liverange 0 A0 63:63
.%scope end
.%scope function ffs _ffs "c:\NFP_SDK_6.1.0-preview\components\flowenv\me\lib\nfp\_c/me.c" fiid:920 144 149 59 59 -- 60 158
.%var data 264 R
.%liverange 0 -- 
.%var result 264 R 899
.%liverange 0 A0 59:59
.%scope end
.%scope end
.%scope function cls_read _cls_read "c:\NFP_SDK_6.1.0-preview\components\flowenv\me\lib\nfp\_c/cls.c" fiid:922 169 172 83 88 -- 89 584
.%var data 269 R
.%liverange 0 -- 
.%var addr 271 R
.%liverange 0 -- 
.%var size 264 R
.%liverange 0 -- 
.%scope function cls_read_be _cls_read_be "c:\NFP_SDK_6.1.0-preview\components\flowenv\me\lib\nfp\_c/cls.c" fiid:923 96 101 83 88 -- 89 171
.%var data 269 R
.%liverange 0 -- 
.%var addr 271 R
.%liverange 0 -- 
.%var size 264 R
.%liverange 0 -- 
.%var sig 274 R 899
.%liverange 0 G1 88:88
.%scope function __cls_read_be ___cls_read_be "c:\NFP_SDK_6.1.0-preview\components\flowenv\me\lib\nfp\_c/cls.c" fiid:924 87 93 86 88 -- 89 100
.%var data 269 R
.%liverange 0 -- 
.%var addr 271 R
.%liverange 0 -- 
.%var size 264 R
.%liverange 0 -- 
.%var max_size 264 R
.%liverange 0 -- 
.%var sync 272 R
.%liverange 0 -- 
.%var sig 273 R
.%liverange 0 -- 
.%scope block 92 92
.%var ind 275 R
.%liverange 0 -- 
.%var count 264 R
.%liverange 0 -- 
.%var max_count 264 R
.%liverange 0 -- 
.%scope end
.%scope end
.%scope end
.%scope end
.%scope function cls_read _cls_read "c:\NFP_SDK_6.1.0-preview\components\flowenv\me\lib\nfp\_c/cls.c" fiid:925 169 172 91 94 -- 95 588
.%var data 269 R
.%liverange 0 -- 
.%var addr 271 R
.%liverange 0 -- 
.%var size 264 R
.%liverange 0 -- 
.%scope function cls_read_be _cls_read_be "c:\NFP_SDK_6.1.0-preview\components\flowenv\me\lib\nfp\_c/cls.c" fiid:926 96 101 91 94 -- 95 171
.%var data 269 R
.%liverange 0 -- 
.%var addr 271 R
.%liverange 0 -- 
.%var size 264 R
.%liverange 0 -- 
.%var sig 274 R 899
.%liverange 0 G1 94:94
.%scope function __cls_read_be ___cls_read_be "c:\NFP_SDK_6.1.0-preview\components\flowenv\me\lib\nfp\_c/cls.c" fiid:927 87 93 91 94 -- 95 100
.%var data 269 R
.%liverange 0 -- 
.%var addr 271 R
.%liverange 0 -- 
.%var size 264 R
.%liverange 0 -- 
.%var max_size 264 R
.%liverange 0 -- 
.%var sync 272 R
.%liverange 0 -- 
.%var sig 273 R
.%liverange 0 -- 
.%scope block 92 92
.%var ind 275 R
.%liverange 0 -- 
.%var count 264 R
.%liverange 0 -- 
.%var max_count 264 R
.%liverange 0 -- 
.%scope end
.%scope end
.%scope end
.%scope end
.%scope function reg_cp _reg_cp "c:\NFP_SDK_6.1.0-preview\components\flowenv\me\lib\std\_c/reg_utils.c" fiid:928 270 315 95 110 -- 111 589
.%var d 453 R
.%liverange 0 -- 
.%var s 453 R
.%liverange 0 -- 
.%var n 415 R
.%liverange 0 -- 
.%scope end
.%scope function cls_read _cls_read "c:\NFP_SDK_6.1.0-preview\components\flowenv\me\lib\nfp\_c/cls.c" fiid:929 169 172 111 114 -- 115 590
.%var data 269 R
.%liverange 0 -- 
.%var addr 271 R
.%liverange 0 -- 
.%var size 264 R
.%liverange 0 -- 
.%scope function cls_read_be _cls_read_be "c:\NFP_SDK_6.1.0-preview\components\flowenv\me\lib\nfp\_c/cls.c" fiid:930 96 101 111 114 -- 115 171
.%var data 269 R
.%liverange 0 -- 
.%var addr 271 R
.%liverange 0 -- 
.%var size 264 R
.%liverange 0 -- 
.%var sig 274 R 899
.%liverange 0 G1 114:114
.%scope function __cls_read_be ___cls_read_be "c:\NFP_SDK_6.1.0-preview\components\flowenv\me\lib\nfp\_c/cls.c" fiid:931 87 93 111 114 -- 115 100
.%var data 269 R
.%liverange 0 -- 
.%var addr 271 R
.%liverange 0 -- 
.%var size 264 R
.%liverange 0 -- 
.%var max_size 264 R
.%liverange 0 -- 
.%var sync 272 R
.%liverange 0 -- 
.%var sig 273 R
.%liverange 0 -- 
.%scope block 92 92
.%var ind 275 R
.%liverange 0 -- 
.%var count 264 R
.%liverange 0 -- 
.%var max_count 264 R
.%liverange 0 -- 
.%scope end
.%scope end
.%scope end
.%scope end
.%scope function reg_cp _reg_cp "c:\NFP_SDK_6.1.0-preview\components\flowenv\me\lib\std\_c/reg_utils.c" fiid:932 270 315 115 130 -- 131 591
.%var d 453 R
.%liverange 0 -- 
.%var s 453 R
.%liverange 0 -- 
.%var n 415 R
.%liverange 0 -- 
.%scope end
.%scope function signal_ctx _signal_ctx "c:\NFP_SDK_6.1.0-preview\components\flowenv\me\lib\nfp\_c/me.c" fiid:933 62 67 149 149 -- 150 602
.%var ctx 264 R
.%liverange 0 -- 
.%var sig_no 264 R
.%liverange 0 -- 
.%scope function local_csr_write _local_csr_write "c:\NFP_SDK_6.1.0-preview\components\standardlibrary\microc\src\rtl.c" fiid:934 2328 2335 149 149 -- 150 64
.%var lcsr 15 R
.%liverange 0 -- 
.%var data 16 R
.%liverange 0 -- 
.%scope end
.%scope end
.%scope end
.%scope function ffs64 _ffs64 "c:\NFP_SDK_6.1.0-preview\components\flowenv\me\lib\nfp\_c/me.c" fiid:935 152 167 154 164 -- 165 908
.%var data 286 R
.%liverange 0 -- 
.%var hi 264 R 908
.%liverange 0 B1 154:164
.%var result 264 R 908
.%liverange 0 B0 158:158 163:164
.%scope function ffs _ffs "c:\NFP_SDK_6.1.0-preview\components\flowenv\me\lib\nfp\_c/me.c" fiid:937 144 149 162 162 -- 163 162
.%var data 264 R
.%liverange 0 -- 
.%var result 264 R 908
.%liverange 0 A0 162:162
.%scope end
.%scope function ffs _ffs "c:\NFP_SDK_6.1.0-preview\components\flowenv\me\lib\nfp\_c/me.c" fiid:936 144 149 158 158 -- 159 158
.%var data 264 R
.%liverange 0 -- 
.%var result 264 R 908
.%liverange 0 B0 158:158
.%scope end
.%scope end
.%scope function msix_get_rx_queue_cnt _msix_get_rx_queue_cnt.15 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" fiid:938 634 650 169 173 -- 174 913
.%var pcie_isl 71 R
.%liverange 0 -- 
.%var queue 71 R
.%liverange 0 -- 
.%var addr_hi 71 R 913
.%liverange 0 B2 169:173
.%var addr_lo 71 R 913
.%liverange 0 A0 169:173
.%var rdata 71 R 913
.%liverange 0 $R0 173:173
.%var rsig 118 R 913
.%liverange 0 G1 173:173
.%scope end
.%scope function msix_update_packet_count _msix_update_packet_count.15 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" fiid:939 782 804 184 185 -- 186 916
.%var pcie_isl 71 R
.%liverange 0 -- 
.%var qnum 118 R
.%liverange 0 -- 
.%var rx_queue 118 R
.%liverange 0 -- 
.%var count 71 R
.%liverange 0 -- 
.%var oldpkts 71 R
.%liverange 0 -- 
.%var newpkts 71 R 916
.%liverange 0 A5 184:185
.%scope end
.%scope function msix_send_q_irq _msix_send_q_irq.15 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" fiid:940 822 877 186 333 -- 334 919
.%var pcie_isl 71 R
.%liverange 0 -- 
.%var qnum 118 R
.%liverange 0 -- 
.%var rx_queue 118 R
.%liverange 0 -- 
.%var count 71 R
.%liverange 0 -- 
.%var automask 71 R 919
.%liverange 0 A8 232:249 252:295
.%var entry 71 R 919
.%liverange 0 A2 234:249 252:263
.%var vid 118 R
.%liverange 0 -- 
.%var vqn 118 R
.%liverange 0 -- 
.%var cfg_bar 90 R 919
.%liverange 0 B3 241:245
.%liverange 4 A0 240:249 252:252
.%var mask_r 71 R 919
.%liverange 0 $R0 247:248
.%var mask_w 71 R 919
.%liverange 0 $W0 186:333
.%var ret 118 R 919
.%liverange 0 B3 251:251 256:274 287:333
.%scope function msix_imod_check_can_send _msix_imod_check_can_send.15 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" fiid:941 667 738 186 225 -- 250,207,226 835
.%var pcie_isl 71 R
.%liverange 0 -- 
.%var qnum 118 R
.%liverange 0 -- 
.%var rx_queue 118 R
.%liverange 0 -- 
.%var newpkts 71 R
.%liverange 0 -- 
.%var current_ts 71 R
.%liverange 0 -- 
.%var ts 71 R 919
.%liverange 0 A2 194:203 206:211
.%var pcnt 71 R 919
.%liverange 0 A0 200:222
.%var ticks 71 R 919
.%liverange 0 A2 211:215
.%var cfg_irqc_ticks 71 R 919
.%liverange 0 B6 212:224
.%var cfg_irqc_pkts 71 R 919
.%liverange 0 B3 214:222
.%scope function me_tsc_read _me_tsc_read "c:\NFP_SDK_6.1.0-preview\components\flowenv\me\lib\nfp\_c/me.c" fiid:942 319 327 186 187 -- 188 677
.%var lo 264 R
.%liverange 0 -- 
.%var hi 264 R
.%liverange 0 -- 
.%scope function local_csr_read _local_csr_read "c:\NFP_SDK_6.1.0-preview\components\standardlibrary\microc\src\rtl.c" fiid:944 2311 2324 186 187 -- 188 323
.%var lcsr 15 R
.%liverange 0 -- 
.%var result 16 R 919
.%liverange 0 A2 187:187
.%scope end
.%scope function local_csr_read _local_csr_read "c:\NFP_SDK_6.1.0-preview\components\standardlibrary\microc\src\rtl.c" fiid:943 2311 2324 -1 -1 -- NIL 324
.%var lcsr 15 R
.%liverange 0 -- 
.%var result 16 R 919
.%liverange 0 --
.%scope end
.%scope end
.%scope end
.%scope function mem_read32_le _mem_read32_le "c:\NFP_SDK_6.1.0-preview\components\flowenv\me\lib\nfp\_c/mem_bulk.c" fiid:945 201 206 245 247 -- 248 856
.%var data 269 R
.%liverange 0 -- 
.%var addr 293 R
.%liverange 0 -- 
.%var size 264 R
.%liverange 0 -- 
.%var sig 274 R 919
.%liverange 0 G1 247:247
.%scope function __mem_read32_le ___mem_read32_le "c:\NFP_SDK_6.1.0-preview\components\flowenv\me\lib\nfp\_c/mem_bulk.c" fiid:946 190 198 245 247 -- 248 205
.%var data 269 R
.%liverange 0 -- 
.%var addr 293 R
.%liverange 0 -- 
.%var size 264 R
.%liverange 0 -- 
.%var max_size 264 R
.%liverange 0 -- 
.%var sync 272 R
.%liverange 0 -- 
.%var sig 273 R
.%liverange 0 -- 
.%scope block 197 197
.%var ind 275 R
.%liverange 0 -- 
.%var count 264 R
.%liverange 0 -- 
.%var max_count 264 R
.%liverange 0 -- 
.%var addr_hi 264 R
.%liverange 0 -- 
.%var addr_lo 264 R
.%liverange 0 -- 
.%scope end
.%scope end
.%scope end
.%scope function mem_write8_le _mem_write8_le "c:\NFP_SDK_6.1.0-preview\components\flowenv\me\lib\nfp\_c/mem_bulk.c" fiid:947 449 454 252 252 -- 253 862
.%var data 278 R
.%liverange 0 -- 
.%var addr 293 R
.%liverange 0 -- 
.%var size 264 R
.%liverange 0 -- 
.%var sig 274 R 919
.%liverange 0 G1 252:252
.%scope function __mem_write8_le ___mem_write8_le "c:\NFP_SDK_6.1.0-preview\components\flowenv\me\lib\nfp\_c/mem_bulk.c" fiid:948 439 446 252 252 -- 253 453
.%var data 278 R
.%liverange 0 -- 
.%var addr 293 R
.%liverange 0 -- 
.%var size 264 R
.%liverange 0 -- 
.%var max_size 264 R
.%liverange 0 -- 
.%var sync 272 R
.%liverange 0 -- 
.%var sig 273 R
.%liverange 0 -- 
.%scope block 445 445
.%var ind 275 R
.%liverange 0 -- 
.%var count 264 R
.%liverange 0 -- 
.%var max_count 264 R
.%liverange 0 -- 
.%var addr_hi 264 R
.%liverange 0 -- 
.%var addr_lo 264 R
.%liverange 0 -- 
.%scope end
.%scope end
.%scope end
.%scope function msix_pf_send _msix_pf_send "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix.c" fiid:949 97 168 -1 -1 -- NIL 869
.%var pcie_nr 71 R
.%liverange 0 -- 
.%var bar_nr 71 R
.%liverange 0 -- 
.%var entry_nr 71 R
.%liverange 0 -- 
.%var mask_en 71 R
.%liverange 0 -- 
.%var entry_addr_hi 71 R
.%liverange 0 -- 
.%var entry_addr_lo 71 R
.%liverange 0 -- 
.%var addr_hi 71 R
.%liverange 0 -- 
.%var addr_lo 71 R
.%liverange 0 -- 
.%var data 71 R
.%liverange 0 -- 
.%var flags 71 R
.%liverange 0 -- 
.%var bar_addr 71 R
.%liverange 0 -- 
.%var tmp 136 R
.%liverange 0 -- 
.%var msix_data 71 R
.%liverange 0 -- 
.%var flags_w 71 R
.%liverange 0 -- 
.%var msix_sig 118 R
.%liverange 0 -- 
.%var mask_sig 118 R
.%liverange 0 -- 
.%var ret 118 R
.%liverange 0 -- 
.%scope function pcie_c2p_barcfg_val _pcie_c2p_barcfg_val "c:\NFP_SDK_6.1.0-preview\components\flowenv\me\lib\nfp\_c/pcie.c" fiid:950 33 48 -1 -1 -- NIL 139
.%var addr_hi 264 R
.%liverange 0 -- 
.%var addr_lo 264 R
.%liverange 0 -- 
.%var req_id 264 R
.%liverange 0 -- 
.%var tmp 264 R
.%liverange 0 -- 
.%scope end
.%scope function pcie_c2p_barcfg_set_expl _pcie_c2p_barcfg_set_expl "c:\NFP_SDK_6.1.0-preview\components\flowenv\me\lib\nfp\_c/pcie.c" fiid:951 52 70 -1 -1 -- NIL 141
.%var pcie_isl 264 R
.%liverange 0 -- 
.%var bar_idx 334 R
.%liverange 0 -- 
.%var bar_val 264 R
.%liverange 0 -- 
.%var isl 264 R
.%liverange 0 -- 
.%var bar_addr 264 R
.%liverange 0 -- 
.%var wr_val 264 R
.%liverange 0 -- 
.%var rd_val 264 R
.%liverange 0 -- 
.%var wr_sig 274 R
.%liverange 0 -- 
.%var rd_sig 274 R
.%liverange 0 -- 
.%scope end
.%scope function __pcie_write ___pcie_write "c:\NFP_SDK_6.1.0-preview\components\flowenv\me\lib\nfp\_c/pcie.c" fiid:952 182 190 -1 -1 -- NIL 148
.%var data 278 R
.%liverange 0 -- 
.%var pcie_isl 264 R
.%liverange 0 -- 
.%var bar_idx 334 R
.%liverange 0 -- 
.%var addr_hi 264 R
.%liverange 0 -- 
.%var addr_lo 264 R
.%liverange 0 -- 
.%var size 264 R
.%liverange 0 -- 
.%var max_size 264 R
.%liverange 0 -- 
.%var sync 272 R
.%liverange 0 -- 
.%var sig 273 R
.%liverange 0 -- 
.%scope block 188 188
.%var ind 275 R
.%liverange 0 -- 
.%var count 264 R
.%liverange 0 -- 
.%var max_count 264 R
.%liverange 0 -- 
.%var addr 264 R
.%liverange 0 -- 
.%scope end
.%scope end
.%scope end
.%scope function msix_vf_send _msix_vf_send "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix.c" fiid:953 201 266 254 304 -- 305 866
.%var pcie_nr 71 R
.%liverange 0 -- 
.%var bar_nr 71 R
.%liverange 0 -- 
.%var vid 71 R
.%liverange 0 -- 
.%var entry_nr 71 R
.%liverange 0 -- 
.%var mask_en 71 R
.%liverange 0 -- 
.%var addr_hi 71 R 919
.%liverange 0 A2 272:285
.%var addr_lo 71 R 919
.%liverange 0 B7 270:294
.%var data 71 R 919
.%liverange 0 A10 273:293
.%var flags 71 R 919
.%liverange 0 A9 274:297
.%var bar_addr 71 R
.%liverange 0 -- 
.%var msix_table_addr 123 R 919
.%liverange 0 A5 260:265
.%liverange 4 A0 259:264
.%var tmp 137 R 919
.%liverange 0 $R0 269:270
.%liverange 4 $R1 269:272
.%liverange 8 $R2 269:273
.%liverange 12 $R3 269:274
.%var msix_data 71 R 919
.%liverange 0 $W1 293:304
.%var flags_w 71 R 919
.%liverange 0 $W0 297:303
.%var msix_sig 118 R 919
.%liverange 0 G2 294:304
.%var mask_sig 118 R 919
.%liverange 0 G1 302:303
.%var ret 118 R 919
.%liverange 0 B3 256:274 287:304
.%scope function mem_read8 _mem_read8 "c:\NFP_SDK_6.1.0-preview\components\flowenv\me\lib\nfp\_c/mem_bulk.c" fiid:954 258 263 266 269 -- 270 225
.%var data 269 R
.%liverange 0 -- 
.%var addr 293 R 919
.%liverange 0 B6 266:269
.%liverange 4 A0 266:269
.%var size 264 R
.%liverange 0 -- 
.%var sig 274 R 919
.%liverange 0 G1 269:269
.%scope function __mem_read8 ___mem_read8 "c:\NFP_SDK_6.1.0-preview\components\flowenv\me\lib\nfp\_c/mem_bulk.c" fiid:955 248 255 266 269 -- 270 262
.%var data 269 R
.%liverange 0 -- 
.%var addr 293 R
.%liverange 0 -- 
.%var size 264 R
.%liverange 0 -- 
.%var max_size 264 R
.%liverange 0 -- 
.%var sync 272 R
.%liverange 0 -- 
.%var sig 273 R
.%liverange 0 -- 
.%scope block 254 254
.%var ind 275 R
.%liverange 0 -- 
.%var count 264 R
.%liverange 0 -- 
.%var max_count 264 R
.%liverange 0 -- 
.%var addr_hi 264 R 919
.%liverange 0 --
.%var addr_lo 264 R 919
.%liverange 0 --
.%scope end
.%scope end
.%scope end
.%scope function pcie_c2p_barcfg_val _pcie_c2p_barcfg_val "c:\NFP_SDK_6.1.0-preview\components\flowenv\me\lib\nfp\_c/pcie.c" fiid:956 33 48 276 282 -- 283 238
.%var addr_hi 264 R
.%liverange 0 -- 
.%var addr_lo 264 R
.%liverange 0 -- 
.%var req_id 264 R 919
.%liverange 0 B3 276:281
.%var tmp 264 R 919
.%liverange 0 B2 276:282
.%scope end
.%scope function pcie_c2p_barcfg_set_expl _pcie_c2p_barcfg_set_expl "c:\NFP_SDK_6.1.0-preview\components\flowenv\me\lib\nfp\_c/pcie.c" fiid:957 52 70 288 291 -- 292 240
.%var pcie_isl 264 R
.%liverange 0 -- 
.%var bar_idx 334 R
.%liverange 0 -- 
.%var bar_val 264 R
.%liverange 0 -- 
.%var isl 264 R
.%liverange 0 -- 
.%var bar_addr 264 R 919
.%liverange 0 B3 288:291
.%var wr_val 264 R 919
.%liverange 0 $W0 288:291
.%var rd_val 264 R 919
.%liverange 0 $R0 290:291
.%var wr_sig 274 R 919
.%liverange 0 G2 289:291
.%var rd_sig 274 R 919
.%liverange 0 G1 290:291
.%scope end
.%scope function __pcie_write ___pcie_write "c:\NFP_SDK_6.1.0-preview\components\flowenv\me\lib\nfp\_c/pcie.c" fiid:958 182 190 285 294 -- 295 247
.%var data 278 R
.%liverange 0 -- 
.%var pcie_isl 264 R
.%liverange 0 -- 
.%var bar_idx 334 R
.%liverange 0 -- 
.%var addr_hi 264 R
.%liverange 0 -- 
.%var addr_lo 264 R
.%liverange 0 -- 
.%var size 264 R
.%liverange 0 -- 
.%var max_size 264 R
.%liverange 0 -- 
.%var sync 272 R
.%liverange 0 -- 
.%var sig 273 R
.%liverange 0 -- 
.%scope block 188 188
.%var ind 275 R
.%liverange 0 -- 
.%var count 264 R
.%liverange 0 -- 
.%var max_count 264 R
.%liverange 0 -- 
.%var addr 264 R 919
.%liverange 0 --
.%scope end
.%scope end
.%scope function __mem_write8 ___mem_write8 "c:\NFP_SDK_6.1.0-preview\components\flowenv\me\lib\nfp\_c/mem_bulk.c" fiid:959 421 428 300 302 -- 303 252
.%var data 278 R
.%liverange 0 -- 
.%var addr 293 R 919
.%liverange 0 B2 300:300
.%liverange 4 A0 300:302
.%var size 264 R
.%liverange 0 -- 
.%var max_size 264 R
.%liverange 0 -- 
.%var sync 272 R
.%liverange 0 -- 
.%var sig 273 R
.%liverange 0 -- 
.%scope block 427 427
.%var ind 275 R
.%liverange 0 -- 
.%var count 264 R
.%liverange 0 -- 
.%var max_count 264 R
.%liverange 0 -- 
.%var addr_hi 264 R 919
.%liverange 0 --
.%var addr_lo 264 R 919
.%liverange 0 --
.%scope end
.%scope end
.%scope end
.%scope function msix_imod_irq_issued _msix_imod_irq_issued.15 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" fiid:960 748 769 307 333 -- 334 873
.%var pcie_isl 71 R
.%liverange 0 -- 
.%var qnum 118 R
.%liverange 0 -- 
.%var rx_queue 118 R
.%liverange 0 -- 
.%scope end
.%scope end
.%scope function ffs64 _ffs64 "c:\NFP_SDK_6.1.0-preview\components\flowenv\me\lib\nfp\_c/me.c" fiid:961 152 167 366 376 -- 377 935
.%var data 286 R
.%liverange 0 -- 
.%var hi 264 R 935
.%liverange 0 B1 366:376
.%var result 264 R 935
.%liverange 0 B0 370:370 375:376
.%scope function ffs _ffs "c:\NFP_SDK_6.1.0-preview\components\flowenv\me\lib\nfp\_c/me.c" fiid:963 144 149 374 374 -- 375 162
.%var data 264 R
.%liverange 0 -- 
.%var result 264 R 935
.%liverange 0 A0 374:374
.%scope end
.%scope function ffs _ffs "c:\NFP_SDK_6.1.0-preview\components\flowenv\me\lib\nfp\_c/me.c" fiid:962 144 149 370 370 -- 371 158
.%var data 264 R
.%liverange 0 -- 
.%var result 264 R 935
.%liverange 0 B0 370:370
.%scope end
.%scope end
.%scope function qc_read _qc_read "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\utils\_c/qcntl.c" fiid:964 58 65 386 388 -- 389 940
.%var pcie_isl 170 R
.%liverange 0 -- 
.%var queue 164 R 940
.%liverange 0 B2 386:386
.%var ptr 230 R
.%liverange 0 -- 
.%var xfer 164 R 940
.%liverange 0 $R0 388:388
.%var sig 183 R 940
.%liverange 0 G1 388:388
.%scope function __qc_read ___qc_read "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\utils\_c/qcntl.c" fiid:965 29 55 386 388 -- 389 63
.%var pcie_isl 170 R
.%liverange 0 -- 
.%var queue 164 R
.%liverange 0 -- 
.%var ptr 230 R
.%liverange 0 -- 
.%var value 231 R
.%liverange 0 -- 
.%var sync 232 R
.%liverange 0 -- 
.%var sig 185 R
.%liverange 0 -- 
.%var addr_hi 164 R
.%liverange 0 -- 
.%var queue_base_addr 164 R 940
.%liverange 0 A0 387:388
.%var offset 164 R
.%liverange 0 -- 
.%scope end
.%scope end
.%scope function msix_update_packet_count _msix_update_packet_count.15 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" fiid:966 782 804 397 398 -- 399 944
.%var pcie_isl 71 R
.%liverange 0 -- 
.%var qnum 118 R
.%liverange 0 -- 
.%var rx_queue 118 R
.%liverange 0 -- 
.%var count 71 R
.%liverange 0 -- 
.%var oldpkts 71 R
.%liverange 0 -- 
.%var newpkts 71 R 944
.%liverange 0 A6 397:398
.%scope end
.%scope function msix_imod_check_can_send _msix_imod_check_can_send.15 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" fiid:967 667 738 399 434 -- 420,435 945
.%var pcie_isl 71 R
.%liverange 0 -- 
.%var qnum 118 R
.%liverange 0 -- 
.%var rx_queue 118 R
.%liverange 0 -- 
.%var newpkts 71 R
.%liverange 0 -- 
.%var current_ts 71 R
.%liverange 0 -- 
.%var ts 71 R 945
.%liverange 0 B2 406:416 419:424
.%var pcnt 71 R 945
.%liverange 0 B0 412:432
.%var ticks 71 R 945
.%liverange 0 B2 424:428
.%var cfg_irqc_ticks 71 R 945
.%liverange 0 A4 425:434
.%var cfg_irqc_pkts 71 R 945
.%liverange 0 A2 427:432
.%scope function me_tsc_read _me_tsc_read "c:\NFP_SDK_6.1.0-preview\components\flowenv\me\lib\nfp\_c/me.c" fiid:968 319 327 399 400 -- 401 677
.%var lo 264 R
.%liverange 0 -- 
.%var hi 264 R
.%liverange 0 -- 
.%scope function local_csr_read _local_csr_read "c:\NFP_SDK_6.1.0-preview\components\standardlibrary\microc\src\rtl.c" fiid:970 2311 2324 399 400 -- 401 323
.%var lcsr 15 R
.%liverange 0 -- 
.%var result 16 R 945
.%liverange 0 A0 400:400
.%scope end
.%scope function local_csr_read _local_csr_read "c:\NFP_SDK_6.1.0-preview\components\standardlibrary\microc\src\rtl.c" fiid:969 2311 2324 -1 -1 -- NIL 324
.%var lcsr 15 R
.%liverange 0 -- 
.%var result 16 R 945
.%liverange 0 --
.%scope end
.%scope end
.%scope end
.%scope function ffs64 _ffs64 "c:\NFP_SDK_6.1.0-preview\components\flowenv\me\lib\nfp\_c/me.c" fiid:971 152 167 443 453 -- 454 959
.%var data 286 R
.%liverange 0 -- 
.%var hi 264 R 959
.%liverange 0 B0 443:453
.%var result 264 R 959
.%liverange 0 B1 447:447 452:453
.%scope function ffs _ffs "c:\NFP_SDK_6.1.0-preview\components\flowenv\me\lib\nfp\_c/me.c" fiid:973 144 149 451 451 -- 452 162
.%var data 264 R
.%liverange 0 -- 
.%var result 264 R 959
.%liverange 0 A0 451:451
.%scope end
.%scope function ffs _ffs "c:\NFP_SDK_6.1.0-preview\components\flowenv\me\lib\nfp\_c/me.c" fiid:972 144 149 447 447 -- 448 158
.%var data 264 R
.%liverange 0 -- 
.%var result 264 R 959
.%liverange 0 B1 447:447
.%scope end
.%scope end
.%scope function msix_get_rx_queue_cnt _msix_get_rx_queue_cnt.15 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" fiid:974 634 650 458 462 -- 463 964
.%var pcie_isl 71 R
.%liverange 0 -- 
.%var queue 71 R
.%liverange 0 -- 
.%var addr_hi 71 R 964
.%liverange 0 B3 458:462
.%var addr_lo 71 R 964
.%liverange 0 A2 458:462
.%var rdata 71 R 964
.%liverange 0 $R0 462:462
.%var rsig 118 R 964
.%liverange 0 G1 462:462
.%scope end
.%scope function msix_update_packet_count _msix_update_packet_count.15 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" fiid:975 782 804 466 471 -- 472 965
.%var pcie_isl 71 R
.%liverange 0 -- 
.%var qnum 118 R
.%liverange 0 -- 
.%var rx_queue 118 R
.%liverange 0 -- 
.%var count 71 R
.%liverange 0 -- 
.%var oldpkts 71 R
.%liverange 0 -- 
.%var newpkts 71 R 965
.%liverange 0 A6 470:471
.%scope end
.%scope function msix_send_q_irq _msix_send_q_irq.15 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" fiid:976 822 877 467 617 -- 618 968
.%var pcie_isl 71 R
.%liverange 0 -- 
.%var qnum 118 R
.%liverange 0 -- 
.%var rx_queue 118 R
.%liverange 0 -- 
.%var count 71 R
.%liverange 0 -- 
.%var automask 71 R 968
.%liverange 0 A4 515:532 535:577
.%var entry 71 R 968
.%liverange 0 B6 517:532 535:546
.%var vid 118 R
.%liverange 0 -- 
.%var vqn 118 R
.%liverange 0 -- 
.%var cfg_bar 90 R 968
.%liverange 0 B5 524:528
.%liverange 4 A2 523:532 535:535
.%var mask_r 71 R 968
.%liverange 0 $R0 530:531
.%var mask_w 71 R 968
.%liverange 0 $W0 467:617
.%var ret 118 R 968
.%liverange 0 A2 534:534 539:557 587:617
.%scope function msix_imod_check_can_send _msix_imod_check_can_send.15 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" fiid:977 667 738 467 508 -- 533,490,509 835
.%var pcie_isl 71 R
.%liverange 0 -- 
.%var qnum 118 R
.%liverange 0 -- 
.%var rx_queue 118 R
.%liverange 0 -- 
.%var newpkts 71 R
.%liverange 0 -- 
.%var current_ts 71 R
.%liverange 0 -- 
.%var ts 71 R 968
.%liverange 0 B8 476:486 489:494
.%var pcnt 71 R 968
.%liverange 0 B6 482:505
.%var ticks 71 R 968
.%liverange 0 A2 494:498
.%var cfg_irqc_ticks 71 R 968
.%liverange 0 B9 495:507
.%var cfg_irqc_pkts 71 R 968
.%liverange 0 A4 497:505
.%scope function me_tsc_read _me_tsc_read "c:\NFP_SDK_6.1.0-preview\components\flowenv\me\lib\nfp\_c/me.c" fiid:978 319 327 467 468 -- 469 677
.%var lo 264 R
.%liverange 0 -- 
.%var hi 264 R
.%liverange 0 -- 
.%scope function local_csr_read _local_csr_read "c:\NFP_SDK_6.1.0-preview\components\standardlibrary\microc\src\rtl.c" fiid:980 2311 2324 467 468 -- 469 323
.%var lcsr 15 R
.%liverange 0 -- 
.%var result 16 R 968
.%liverange 0 A2 468:468
.%scope end
.%scope function local_csr_read _local_csr_read "c:\NFP_SDK_6.1.0-preview\components\standardlibrary\microc\src\rtl.c" fiid:979 2311 2324 -1 -1 -- NIL 324
.%var lcsr 15 R
.%liverange 0 -- 
.%var result 16 R 968
.%liverange 0 --
.%scope end
.%scope end
.%scope end
.%scope function mem_read32_le _mem_read32_le "c:\NFP_SDK_6.1.0-preview\components\flowenv\me\lib\nfp\_c/mem_bulk.c" fiid:981 201 206 528 530 -- 531 856
.%var data 269 R
.%liverange 0 -- 
.%var addr 293 R
.%liverange 0 -- 
.%var size 264 R
.%liverange 0 -- 
.%var sig 274 R 968
.%liverange 0 G1 530:530
.%scope function __mem_read32_le ___mem_read32_le "c:\NFP_SDK_6.1.0-preview\components\flowenv\me\lib\nfp\_c/mem_bulk.c" fiid:982 190 198 528 530 -- 531 205
.%var data 269 R
.%liverange 0 -- 
.%var addr 293 R
.%liverange 0 -- 
.%var size 264 R
.%liverange 0 -- 
.%var max_size 264 R
.%liverange 0 -- 
.%var sync 272 R
.%liverange 0 -- 
.%var sig 273 R
.%liverange 0 -- 
.%scope block 197 197
.%var ind 275 R
.%liverange 0 -- 
.%var count 264 R
.%liverange 0 -- 
.%var max_count 264 R
.%liverange 0 -- 
.%var addr_hi 264 R
.%liverange 0 -- 
.%var addr_lo 264 R
.%liverange 0 -- 
.%scope end
.%scope end
.%scope end
.%scope function mem_write8_le _mem_write8_le "c:\NFP_SDK_6.1.0-preview\components\flowenv\me\lib\nfp\_c/mem_bulk.c" fiid:983 449 454 535 535 -- 536 862
.%var data 278 R
.%liverange 0 -- 
.%var addr 293 R
.%liverange 0 -- 
.%var size 264 R
.%liverange 0 -- 
.%var sig 274 R 968
.%liverange 0 G1 535:535
.%scope function __mem_write8_le ___mem_write8_le "c:\NFP_SDK_6.1.0-preview\components\flowenv\me\lib\nfp\_c/mem_bulk.c" fiid:984 439 446 535 535 -- 536 453
.%var data 278 R
.%liverange 0 -- 
.%var addr 293 R
.%liverange 0 -- 
.%var size 264 R
.%liverange 0 -- 
.%var max_size 264 R
.%liverange 0 -- 
.%var sync 272 R
.%liverange 0 -- 
.%var sig 273 R
.%liverange 0 -- 
.%scope block 445 445
.%var ind 275 R
.%liverange 0 -- 
.%var count 264 R
.%liverange 0 -- 
.%var max_count 264 R
.%liverange 0 -- 
.%var addr_hi 264 R
.%liverange 0 -- 
.%var addr_lo 264 R
.%liverange 0 -- 
.%scope end
.%scope end
.%scope end
.%scope function msix_pf_send _msix_pf_send "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix.c" fiid:985 97 168 -1 -1 -- NIL 869
.%var pcie_nr 71 R
.%liverange 0 -- 
.%var bar_nr 71 R
.%liverange 0 -- 
.%var entry_nr 71 R
.%liverange 0 -- 
.%var mask_en 71 R
.%liverange 0 -- 
.%var entry_addr_hi 71 R
.%liverange 0 -- 
.%var entry_addr_lo 71 R
.%liverange 0 -- 
.%var addr_hi 71 R
.%liverange 0 -- 
.%var addr_lo 71 R
.%liverange 0 -- 
.%var data 71 R
.%liverange 0 -- 
.%var flags 71 R
.%liverange 0 -- 
.%var bar_addr 71 R
.%liverange 0 -- 
.%var tmp 136 R
.%liverange 0 -- 
.%var msix_data 71 R
.%liverange 0 -- 
.%var flags_w 71 R
.%liverange 0 -- 
.%var msix_sig 118 R
.%liverange 0 -- 
.%var mask_sig 118 R
.%liverange 0 -- 
.%var ret 118 R
.%liverange 0 -- 
.%scope function pcie_c2p_barcfg_val _pcie_c2p_barcfg_val "c:\NFP_SDK_6.1.0-preview\components\flowenv\me\lib\nfp\_c/pcie.c" fiid:986 33 48 -1 -1 -- NIL 139
.%var addr_hi 264 R
.%liverange 0 -- 
.%var addr_lo 264 R
.%liverange 0 -- 
.%var req_id 264 R
.%liverange 0 -- 
.%var tmp 264 R
.%liverange 0 -- 
.%scope end
.%scope function pcie_c2p_barcfg_set_expl _pcie_c2p_barcfg_set_expl "c:\NFP_SDK_6.1.0-preview\components\flowenv\me\lib\nfp\_c/pcie.c" fiid:987 52 70 -1 -1 -- NIL 141
.%var pcie_isl 264 R
.%liverange 0 -- 
.%var bar_idx 334 R
.%liverange 0 -- 
.%var bar_val 264 R
.%liverange 0 -- 
.%var isl 264 R
.%liverange 0 -- 
.%var bar_addr 264 R
.%liverange 0 -- 
.%var wr_val 264 R
.%liverange 0 -- 
.%var rd_val 264 R
.%liverange 0 -- 
.%var wr_sig 274 R
.%liverange 0 -- 
.%var rd_sig 274 R
.%liverange 0 -- 
.%scope end
.%scope function __pcie_write ___pcie_write "c:\NFP_SDK_6.1.0-preview\components\flowenv\me\lib\nfp\_c/pcie.c" fiid:988 182 190 -1 -1 -- NIL 148
.%var data 278 R
.%liverange 0 -- 
.%var pcie_isl 264 R
.%liverange 0 -- 
.%var bar_idx 334 R
.%liverange 0 -- 
.%var addr_hi 264 R
.%liverange 0 -- 
.%var addr_lo 264 R
.%liverange 0 -- 
.%var size 264 R
.%liverange 0 -- 
.%var max_size 264 R
.%liverange 0 -- 
.%var sync 272 R
.%liverange 0 -- 
.%var sig 273 R
.%liverange 0 -- 
.%scope block 188 188
.%var ind 275 R
.%liverange 0 -- 
.%var count 264 R
.%liverange 0 -- 
.%var max_count 264 R
.%liverange 0 -- 
.%var addr 264 R
.%liverange 0 -- 
.%scope end
.%scope end
.%scope end
.%scope function msix_vf_send _msix_vf_send "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix.c" fiid:989 201 266 537 587 -- 588 866
.%var pcie_nr 71 R
.%liverange 0 -- 
.%var bar_nr 71 R
.%liverange 0 -- 
.%var vid 71 R
.%liverange 0 -- 
.%var entry_nr 71 R
.%liverange 0 -- 
.%var mask_en 71 R
.%liverange 0 -- 
.%var addr_hi 71 R 968
.%liverange 0 A6 555:574
.%var addr_lo 71 R 968
.%liverange 0 B5 553:576
.%var data 71 R 968
.%liverange 0 A9 556:573
.%var flags 71 R 968
.%liverange 0 B8 557:579
.%var bar_addr 71 R
.%liverange 0 -- 
.%var msix_table_addr 123 R 968
.%liverange 0 B5 543:548
.%liverange 4 B4 542:547
.%var tmp 137 R 968
.%liverange 0 $R0 552:553
.%liverange 4 $R1 552:555
.%liverange 8 $R2 552:556
.%liverange 12 $R3 552:557
.%var msix_data 71 R 968
.%liverange 0 $W1 573:586
.%var flags_w 71 R 968
.%liverange 0 $W0 579:585
.%var msix_sig 118 R 968
.%liverange 0 G2 576:587
.%var mask_sig 118 R 968
.%liverange 0 G1 584:585 587:587
.%var ret 118 R 968
.%liverange 0 A2 539:557 587:587
.%scope function mem_read8 _mem_read8 "c:\NFP_SDK_6.1.0-preview\components\flowenv\me\lib\nfp\_c/mem_bulk.c" fiid:990 258 263 549 552 -- 553 225
.%var data 269 R
.%liverange 0 -- 
.%var addr 293 R 968
.%liverange 0 B4 549:552
.%liverange 4 A5 549:552
.%var size 264 R
.%liverange 0 -- 
.%var sig 274 R 968
.%liverange 0 G1 552:552
.%scope function __mem_read8 ___mem_read8 "c:\NFP_SDK_6.1.0-preview\components\flowenv\me\lib\nfp\_c/mem_bulk.c" fiid:991 248 255 549 552 -- 553 262
.%var data 269 R
.%liverange 0 -- 
.%var addr 293 R
.%liverange 0 -- 
.%var size 264 R
.%liverange 0 -- 
.%var max_size 264 R
.%liverange 0 -- 
.%var sync 272 R
.%liverange 0 -- 
.%var sig 273 R
.%liverange 0 -- 
.%scope block 254 254
.%var ind 275 R
.%liverange 0 -- 
.%var count 264 R
.%liverange 0 -- 
.%var max_count 264 R
.%liverange 0 -- 
.%var addr_hi 264 R 968
.%liverange 0 --
.%var addr_lo 264 R 968
.%liverange 0 --
.%scope end
.%scope end
.%scope end
.%scope function pcie_c2p_barcfg_val _pcie_c2p_barcfg_val "c:\NFP_SDK_6.1.0-preview\components\flowenv\me\lib\nfp\_c/pcie.c" fiid:992 33 48 559 565 -- 566 238
.%var addr_hi 264 R
.%liverange 0 -- 
.%var addr_lo 264 R
.%liverange 0 -- 
.%var req_id 264 R 968
.%liverange 0 A7 559:564
.%var tmp 264 R 968
.%liverange 0 A2 559:565
.%scope end
.%scope function pcie_c2p_barcfg_set_expl _pcie_c2p_barcfg_set_expl "c:\NFP_SDK_6.1.0-preview\components\flowenv\me\lib\nfp\_c/pcie.c" fiid:993 52 70 568 571 -- 572 240
.%var pcie_isl 264 R
.%liverange 0 -- 
.%var bar_idx 334 R
.%liverange 0 -- 
.%var bar_val 264 R
.%liverange 0 -- 
.%var isl 264 R
.%liverange 0 -- 
.%var bar_addr 264 R 968
.%liverange 0 B6 568:571
.%var wr_val 264 R 968
.%liverange 0 $W0 568:571
.%var rd_val 264 R 968
.%liverange 0 $R0 570:571
.%var wr_sig 274 R 968
.%liverange 0 G2 569:571
.%var rd_sig 274 R 968
.%liverange 0 G1 570:571
.%scope end
.%scope function __pcie_write ___pcie_write "c:\NFP_SDK_6.1.0-preview\components\flowenv\me\lib\nfp\_c/pcie.c" fiid:994 182 190 574 576 -- 577 247
.%var data 278 R
.%liverange 0 -- 
.%var pcie_isl 264 R
.%liverange 0 -- 
.%var bar_idx 334 R
.%liverange 0 -- 
.%var addr_hi 264 R
.%liverange 0 -- 
.%var addr_lo 264 R
.%liverange 0 -- 
.%var size 264 R
.%liverange 0 -- 
.%var max_size 264 R
.%liverange 0 -- 
.%var sync 272 R
.%liverange 0 -- 
.%var sig 273 R
.%liverange 0 -- 
.%scope block 188 188
.%var ind 275 R
.%liverange 0 -- 
.%var count 264 R
.%liverange 0 -- 
.%var max_count 264 R
.%liverange 0 -- 
.%var addr 264 R 968
.%liverange 0 --
.%scope end
.%scope end
.%scope function __mem_write8 ___mem_write8 "c:\NFP_SDK_6.1.0-preview\components\flowenv\me\lib\nfp\_c/mem_bulk.c" fiid:995 421 428 582 584 -- 585 252
.%var data 278 R
.%liverange 0 -- 
.%var addr 293 R 968
.%liverange 0 A4 582:582
.%liverange 4 B5 582:584
.%var size 264 R
.%liverange 0 -- 
.%var max_size 264 R
.%liverange 0 -- 
.%var sync 272 R
.%liverange 0 -- 
.%var sig 273 R
.%liverange 0 -- 
.%scope block 427 427
.%var ind 275 R
.%liverange 0 -- 
.%var count 264 R
.%liverange 0 -- 
.%var max_count 264 R
.%liverange 0 -- 
.%var addr_hi 264 R 968
.%liverange 0 --
.%var addr_lo 264 R 968
.%liverange 0 --
.%scope end
.%scope end
.%scope end
.%scope function msix_imod_irq_issued _msix_imod_irq_issued.15 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" fiid:996 748 769 590 617 -- 618 873
.%var pcie_isl 71 R
.%liverange 0 -- 
.%var qnum 118 R
.%liverange 0 -- 
.%var rx_queue 118 R
.%liverange 0 -- 
.%scope end
.%scope end
.%scope function ffs64 _ffs64 "c:\NFP_SDK_6.1.0-preview\components\flowenv\me\lib\nfp\_c/me.c" fiid:997 152 167 650 660 -- 661 979
.%var data 286 R
.%liverange 0 -- 
.%var hi 264 R 979
.%liverange 0 B0 650:660
.%var result 264 R 979
.%liverange 0 B1 654:654 659:660
.%scope function ffs _ffs "c:\NFP_SDK_6.1.0-preview\components\flowenv\me\lib\nfp\_c/me.c" fiid:999 144 149 658 658 -- 659 162
.%var data 264 R
.%liverange 0 -- 
.%var result 264 R 979
.%liverange 0 A0 658:658
.%scope end
.%scope function ffs _ffs "c:\NFP_SDK_6.1.0-preview\components\flowenv\me\lib\nfp\_c/me.c" fiid:998 144 149 654 654 -- 655 158
.%var data 264 R
.%liverange 0 -- 
.%var result 264 R 979
.%liverange 0 B1 654:654
.%scope end
.%scope end
.%scope function qc_read _qc_read "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\utils\_c/qcntl.c" fiid:1000 58 65 666 671 -- 672 984
.%var pcie_isl 170 R
.%liverange 0 -- 
.%var queue 164 R 984
.%liverange 0 B3 666:666
.%var ptr 230 R
.%liverange 0 -- 
.%var xfer 164 R 984
.%liverange 0 $R0 671:671
.%var sig 183 R 984
.%liverange 0 G1 671:671
.%scope function __qc_read ___qc_read "c:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic\utils\_c/qcntl.c" fiid:1001 29 55 666 671 -- 672 63
.%var pcie_isl 170 R
.%liverange 0 -- 
.%var queue 164 R
.%liverange 0 -- 
.%var ptr 230 R
.%liverange 0 -- 
.%var value 231 R
.%liverange 0 -- 
.%var sync 232 R
.%liverange 0 -- 
.%var sig 185 R
.%liverange 0 -- 
.%var addr_hi 164 R
.%liverange 0 -- 
.%var queue_base_addr 164 R 984
.%liverange 0 A2 667:671
.%var offset 164 R
.%liverange 0 -- 
.%scope end
.%scope end
.%scope function msix_update_packet_count _msix_update_packet_count.15 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" fiid:1002 782 804 675 681 -- 682 988
.%var pcie_isl 71 R
.%liverange 0 -- 
.%var qnum 118 R
.%liverange 0 -- 
.%var rx_queue 118 R
.%liverange 0 -- 
.%var count 71 R
.%liverange 0 -- 
.%var oldpkts 71 R
.%liverange 0 -- 
.%var newpkts 71 R 988
.%liverange 0 A6 680:681
.%scope end
.%scope function msix_send_q_irq _msix_send_q_irq.15 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" fiid:1003 822 877 677 826 -- 827 991
.%var pcie_isl 71 R
.%liverange 0 -- 
.%var qnum 118 R
.%liverange 0 -- 
.%var rx_queue 118 R
.%liverange 0 -- 
.%var count 71 R
.%liverange 0 -- 
.%var automask 71 R 991
.%liverange 0 B5 726:743 746:788
.%var entry 71 R 991
.%liverange 0 A6 728:743 746:757
.%var vid 118 R
.%liverange 0 -- 
.%var vqn 118 R
.%liverange 0 -- 
.%var cfg_bar 90 R 991
.%liverange 0 B4 735:739
.%liverange 4 A5 734:743 746:746
.%var mask_r 71 R 991
.%liverange 0 $R0 741:742
.%var mask_w 71 R 991
.%liverange 0 $W0 677:826
.%var ret 118 R 991
.%liverange 0 B3 745:745 750:768 798:826
.%scope function msix_imod_check_can_send _msix_imod_check_can_send.15 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" fiid:1004 667 738 677 718 -- 744,700,719 835
.%var pcie_isl 71 R
.%liverange 0 -- 
.%var qnum 118 R
.%liverange 0 -- 
.%var rx_queue 118 R
.%liverange 0 -- 
.%var newpkts 71 R
.%liverange 0 -- 
.%var current_ts 71 R
.%liverange 0 -- 
.%var ts 71 R 991
.%liverange 0 A5 686:696 699:704
.%var pcnt 71 R 991
.%liverange 0 A2 692:715
.%var ticks 71 R 991
.%liverange 0 B3 704:708
.%var cfg_irqc_ticks 71 R 991
.%liverange 0 A6 705:717
.%var cfg_irqc_pkts 71 R 991
.%liverange 0 B6 707:715
.%scope function me_tsc_read _me_tsc_read "c:\NFP_SDK_6.1.0-preview\components\flowenv\me\lib\nfp\_c/me.c" fiid:1005 319 327 682 683 -- 684 677
.%var lo 264 R
.%liverange 0 -- 
.%var hi 264 R
.%liverange 0 -- 
.%scope function local_csr_read _local_csr_read "c:\NFP_SDK_6.1.0-preview\components\standardlibrary\microc\src\rtl.c" fiid:1007 2311 2324 682 683 -- 684 323
.%var lcsr 15 R
.%liverange 0 -- 
.%var result 16 R 991
.%liverange 0 B3 683:683
.%scope end
.%scope function local_csr_read _local_csr_read "c:\NFP_SDK_6.1.0-preview\components\standardlibrary\microc\src\rtl.c" fiid:1006 2311 2324 -1 -1 -- NIL 324
.%var lcsr 15 R
.%liverange 0 -- 
.%var result 16 R 991
.%liverange 0 --
.%scope end
.%scope end
.%scope end
.%scope function mem_read32_le _mem_read32_le "c:\NFP_SDK_6.1.0-preview\components\flowenv\me\lib\nfp\_c/mem_bulk.c" fiid:1008 201 206 739 741 -- 742 856
.%var data 269 R
.%liverange 0 -- 
.%var addr 293 R
.%liverange 0 -- 
.%var size 264 R
.%liverange 0 -- 
.%var sig 274 R 991
.%liverange 0 G1 741:741
.%scope function __mem_read32_le ___mem_read32_le "c:\NFP_SDK_6.1.0-preview\components\flowenv\me\lib\nfp\_c/mem_bulk.c" fiid:1009 190 198 739 741 -- 742 205
.%var data 269 R
.%liverange 0 -- 
.%var addr 293 R
.%liverange 0 -- 
.%var size 264 R
.%liverange 0 -- 
.%var max_size 264 R
.%liverange 0 -- 
.%var sync 272 R
.%liverange 0 -- 
.%var sig 273 R
.%liverange 0 -- 
.%scope block 197 197
.%var ind 275 R
.%liverange 0 -- 
.%var count 264 R
.%liverange 0 -- 
.%var max_count 264 R
.%liverange 0 -- 
.%var addr_hi 264 R
.%liverange 0 -- 
.%var addr_lo 264 R
.%liverange 0 -- 
.%scope end
.%scope end
.%scope end
.%scope function mem_write8_le _mem_write8_le "c:\NFP_SDK_6.1.0-preview\components\flowenv\me\lib\nfp\_c/mem_bulk.c" fiid:1010 449 454 746 746 -- 747 862
.%var data 278 R
.%liverange 0 -- 
.%var addr 293 R
.%liverange 0 -- 
.%var size 264 R
.%liverange 0 -- 
.%var sig 274 R 991
.%liverange 0 G1 746:746
.%scope function __mem_write8_le ___mem_write8_le "c:\NFP_SDK_6.1.0-preview\components\flowenv\me\lib\nfp\_c/mem_bulk.c" fiid:1011 439 446 746 746 -- 747 453
.%var data 278 R
.%liverange 0 -- 
.%var addr 293 R
.%liverange 0 -- 
.%var size 264 R
.%liverange 0 -- 
.%var max_size 264 R
.%liverange 0 -- 
.%var sync 272 R
.%liverange 0 -- 
.%var sig 273 R
.%liverange 0 -- 
.%scope block 445 445
.%var ind 275 R
.%liverange 0 -- 
.%var count 264 R
.%liverange 0 -- 
.%var max_count 264 R
.%liverange 0 -- 
.%var addr_hi 264 R
.%liverange 0 -- 
.%var addr_lo 264 R
.%liverange 0 -- 
.%scope end
.%scope end
.%scope end
.%scope function msix_pf_send _msix_pf_send "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix.c" fiid:1012 97 168 -1 -1 -- NIL 869
.%var pcie_nr 71 R
.%liverange 0 -- 
.%var bar_nr 71 R
.%liverange 0 -- 
.%var entry_nr 71 R
.%liverange 0 -- 
.%var mask_en 71 R
.%liverange 0 -- 
.%var entry_addr_hi 71 R
.%liverange 0 -- 
.%var entry_addr_lo 71 R
.%liverange 0 -- 
.%var addr_hi 71 R
.%liverange 0 -- 
.%var addr_lo 71 R
.%liverange 0 -- 
.%var data 71 R
.%liverange 0 -- 
.%var flags 71 R
.%liverange 0 -- 
.%var bar_addr 71 R
.%liverange 0 -- 
.%var tmp 136 R
.%liverange 0 -- 
.%var msix_data 71 R
.%liverange 0 -- 
.%var flags_w 71 R
.%liverange 0 -- 
.%var msix_sig 118 R
.%liverange 0 -- 
.%var mask_sig 118 R
.%liverange 0 -- 
.%var ret 118 R
.%liverange 0 -- 
.%scope function pcie_c2p_barcfg_val _pcie_c2p_barcfg_val "c:\NFP_SDK_6.1.0-preview\components\flowenv\me\lib\nfp\_c/pcie.c" fiid:1013 33 48 -1 -1 -- NIL 139
.%var addr_hi 264 R
.%liverange 0 -- 
.%var addr_lo 264 R
.%liverange 0 -- 
.%var req_id 264 R
.%liverange 0 -- 
.%var tmp 264 R
.%liverange 0 -- 
.%scope end
.%scope function pcie_c2p_barcfg_set_expl _pcie_c2p_barcfg_set_expl "c:\NFP_SDK_6.1.0-preview\components\flowenv\me\lib\nfp\_c/pcie.c" fiid:1014 52 70 -1 -1 -- NIL 141
.%var pcie_isl 264 R
.%liverange 0 -- 
.%var bar_idx 334 R
.%liverange 0 -- 
.%var bar_val 264 R
.%liverange 0 -- 
.%var isl 264 R
.%liverange 0 -- 
.%var bar_addr 264 R
.%liverange 0 -- 
.%var wr_val 264 R
.%liverange 0 -- 
.%var rd_val 264 R
.%liverange 0 -- 
.%var wr_sig 274 R
.%liverange 0 -- 
.%var rd_sig 274 R
.%liverange 0 -- 
.%scope end
.%scope function __pcie_write ___pcie_write "c:\NFP_SDK_6.1.0-preview\components\flowenv\me\lib\nfp\_c/pcie.c" fiid:1015 182 190 -1 -1 -- NIL 148
.%var data 278 R
.%liverange 0 -- 
.%var pcie_isl 264 R
.%liverange 0 -- 
.%var bar_idx 334 R
.%liverange 0 -- 
.%var addr_hi 264 R
.%liverange 0 -- 
.%var addr_lo 264 R
.%liverange 0 -- 
.%var size 264 R
.%liverange 0 -- 
.%var max_size 264 R
.%liverange 0 -- 
.%var sync 272 R
.%liverange 0 -- 
.%var sig 273 R
.%liverange 0 -- 
.%scope block 188 188
.%var ind 275 R
.%liverange 0 -- 
.%var count 264 R
.%liverange 0 -- 
.%var max_count 264 R
.%liverange 0 -- 
.%var addr 264 R
.%liverange 0 -- 
.%scope end
.%scope end
.%scope end
.%scope function msix_vf_send _msix_vf_send "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix.c" fiid:1016 201 266 748 798 -- 799 866
.%var pcie_nr 71 R
.%liverange 0 -- 
.%var bar_nr 71 R
.%liverange 0 -- 
.%var vid 71 R
.%liverange 0 -- 
.%var entry_nr 71 R
.%liverange 0 -- 
.%var mask_en 71 R
.%liverange 0 -- 
.%var addr_hi 71 R 991
.%liverange 0 A6 766:785
.%var addr_lo 71 R 991
.%liverange 0 B7 764:787
.%var data 71 R 991
.%liverange 0 B9 767:784
.%var flags 71 R 991
.%liverange 0 A9 768:790
.%var bar_addr 71 R
.%liverange 0 -- 
.%var msix_table_addr 123 R 991
.%liverange 0 A7 754:759
.%liverange 4 A5 753:758
.%var tmp 137 R 991
.%liverange 0 $R0 763:764
.%liverange 4 $R1 763:766
.%liverange 8 $R2 763:767
.%liverange 12 $R3 763:768
.%var msix_data 71 R 991
.%liverange 0 $W1 784:797
.%var flags_w 71 R 991
.%liverange 0 $W0 790:796
.%var msix_sig 118 R 991
.%liverange 0 G2 787:798
.%var mask_sig 118 R 991
.%liverange 0 G1 795:796 798:798
.%var ret 118 R 991
.%liverange 0 B3 750:768 798:798
.%scope function mem_read8 _mem_read8 "c:\NFP_SDK_6.1.0-preview\components\flowenv\me\lib\nfp\_c/mem_bulk.c" fiid:1017 258 263 760 763 -- 764 225
.%var data 269 R
.%liverange 0 -- 
.%var addr 293 R 991
.%liverange 0 A5 760:763
.%liverange 4 B6 760:763
.%var size 264 R
.%liverange 0 -- 
.%var sig 274 R 991
.%liverange 0 G1 763:763
.%scope function __mem_read8 ___mem_read8 "c:\NFP_SDK_6.1.0-preview\components\flowenv\me\lib\nfp\_c/mem_bulk.c" fiid:1018 248 255 760 763 -- 764 262
.%var data 269 R
.%liverange 0 -- 
.%var addr 293 R
.%liverange 0 -- 
.%var size 264 R
.%liverange 0 -- 
.%var max_size 264 R
.%liverange 0 -- 
.%var sync 272 R
.%liverange 0 -- 
.%var sig 273 R
.%liverange 0 -- 
.%scope block 254 254
.%var ind 275 R
.%liverange 0 -- 
.%var count 264 R
.%liverange 0 -- 
.%var max_count 264 R
.%liverange 0 -- 
.%var addr_hi 264 R 991
.%liverange 0 --
.%var addr_lo 264 R 991
.%liverange 0 --
.%scope end
.%scope end
.%scope end
.%scope function pcie_c2p_barcfg_val _pcie_c2p_barcfg_val "c:\NFP_SDK_6.1.0-preview\components\flowenv\me\lib\nfp\_c/pcie.c" fiid:1019 33 48 770 776 -- 777 238
.%var addr_hi 264 R
.%liverange 0 -- 
.%var addr_lo 264 R
.%liverange 0 -- 
.%var req_id 264 R 991
.%liverange 0 B4 770:775
.%var tmp 264 R 991
.%liverange 0 B3 770:776
.%scope end
.%scope function pcie_c2p_barcfg_set_expl _pcie_c2p_barcfg_set_expl "c:\NFP_SDK_6.1.0-preview\components\flowenv\me\lib\nfp\_c/pcie.c" fiid:1020 52 70 779 782 -- 783 240
.%var pcie_isl 264 R
.%liverange 0 -- 
.%var bar_idx 334 R
.%liverange 0 -- 
.%var bar_val 264 R
.%liverange 0 -- 
.%var isl 264 R
.%liverange 0 -- 
.%var bar_addr 264 R 991
.%liverange 0 B4 779:782
.%var wr_val 264 R 991
.%liverange 0 $W0 779:782
.%var rd_val 264 R 991
.%liverange 0 $R0 781:782
.%var wr_sig 274 R 991
.%liverange 0 G2 780:782
.%var rd_sig 274 R 991
.%liverange 0 G1 781:782
.%scope end
.%scope function __pcie_write ___pcie_write "c:\NFP_SDK_6.1.0-preview\components\flowenv\me\lib\nfp\_c/pcie.c" fiid:1021 182 190 785 787 -- 788 247
.%var data 278 R
.%liverange 0 -- 
.%var pcie_isl 264 R
.%liverange 0 -- 
.%var bar_idx 334 R
.%liverange 0 -- 
.%var addr_hi 264 R
.%liverange 0 -- 
.%var addr_lo 264 R
.%liverange 0 -- 
.%var size 264 R
.%liverange 0 -- 
.%var max_size 264 R
.%liverange 0 -- 
.%var sync 272 R
.%liverange 0 -- 
.%var sig 273 R
.%liverange 0 -- 
.%scope block 188 188
.%var ind 275 R
.%liverange 0 -- 
.%var count 264 R
.%liverange 0 -- 
.%var max_count 264 R
.%liverange 0 -- 
.%var addr 264 R 991
.%liverange 0 --
.%scope end
.%scope end
.%scope function __mem_write8 ___mem_write8 "c:\NFP_SDK_6.1.0-preview\components\flowenv\me\lib\nfp\_c/mem_bulk.c" fiid:1022 421 428 793 795 -- 796 252
.%var data 278 R
.%liverange 0 -- 
.%var addr 293 R 991
.%liverange 0 B4 793:793
.%liverange 4 A6 793:795
.%var size 264 R
.%liverange 0 -- 
.%var max_size 264 R
.%liverange 0 -- 
.%var sync 272 R
.%liverange 0 -- 
.%var sig 273 R
.%liverange 0 -- 
.%scope block 427 427
.%var ind 275 R
.%liverange 0 -- 
.%var count 264 R
.%liverange 0 -- 
.%var max_count 264 R
.%liverange 0 -- 
.%var addr_hi 264 R 991
.%liverange 0 --
.%var addr_lo 264 R 991
.%liverange 0 --
.%scope end
.%scope end
.%scope end
.%scope function msix_imod_irq_issued _msix_imod_irq_issued.15 "C:\NFP_SDK_6.1.0-preview\components\ng_nfd\me\blocks\vnic/svc/msix_qmon.c" fiid:1023 748 769 801 826 -- 827 873
.%var pcie_isl 71 R
.%liverange 0 -- 
.%var qnum 118 R
.%liverange 0 -- 
.%var rx_queue 118 R
.%liverange 0 -- 
.%scope end
.%scope end
.%scope function ctx_wait _ctx_wait "c:\NFP_SDK_6.1.0-preview\components\flowenv\me\lib\nfp\_c/me.c" fiid:1024 40 50 852 852 -- 6,853 1002
.%var sig 291 R
.%liverange 0 -- 
.%scope end
.%scope end
.%scope end
.%scope end
.%scope file "c:\NFP_SDK_6.1.0-preview\p4\components\nfp_pif\me\apps\pif_app_nfd\include\config.h"
.%scope end
.%scope file "c:\NFP_SDK_6.1.0-preview\p4\components\nfp_pif\me\apps\pif_app_nfd\include\config.h"
.%scope end
.%scope file "c:\NFP_SDK_6.1.0-preview\p4\components\nfp_pif\me\apps\pif_app_nfd\include\config.h"
.%scope end
.%scope file "c:\NFP_SDK_6.1.0-preview\p4\components\nfp_pif\me\apps\pif_app_nfd\include\config.h"
.%scope end
.%scope file "c:\NFP_SDK_6.1.0-preview\p4\components\nfp_pif\me\apps\pif_app_nfd\include\config.h"
.%scope end
.%scope file "c:\NFP_SDK_6.1.0-preview\p4\components\nfp_pif\me\apps\pif_app_nfd\include\config.h"
.%scope end
.%scope file "c:\NFP_SDK_6.1.0-preview\p4\components\nfp_pif\me\apps\pif_app_nfd\include\config.h"
.%var libpktdma_sem_max_credits 500 R
.%liverange 0 -- 
.%scope end
.%scope file "c:\NFP_SDK_6.1.0-preview\p4\components\nfp_pif\me\apps\pif_app_nfd\include\config.h"
.%scope end
.%scope file "c:\NFP_SDK_6.1.0-preview\p4\components\nfp_pif\me\apps\pif_app_nfd\include\config.h"
.%scope end
.%scope end
+ucode_end
