Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.05 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.05 secs
 
--> 
Reading design: maquinaDeEstados.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "maquinaDeEstados.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "maquinaDeEstados"
Output Format                      : NGC
Target Device                      : xc3s700an-4-fgg484

---- Source Options
Top Module Name                    : maquinaDeEstados
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "/home/sd/Downloads/Trabalho/Half_Adder.vhd" in Library work.
Architecture half_adder_behav of Entity half_adder is up to date.
Compiling vhdl file "/home/sd/Downloads/Trabalho/Full_Adder.vhd" in Library work.
Architecture fulladder_behav of Entity full_adder is up to date.
Compiling vhdl file "/home/sd/Downloads/Trabalho/AND_2_Vectors_4_Bits.vhd" in Library work.
Architecture behavioral of Entity and_2_vectors_4_bits is up to date.
Compiling vhdl file "/home/sd/Downloads/Trabalho/SUM_2_Vectors_4_Bits.vhd" in Library work.
Architecture fouradder_structure of Entity sum_2_vectors_4_bits is up to date.
Compiling vhdl file "/home/sd/Downloads/Trabalho/maquinaDeEstados.vhd" in Library work.
Entity <maquinadeestados> compiled.
Entity <maquinadeestados> (Architecture <behavioral>) compiled.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <maquinaDeEstados> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <AND_2_Vectors_4_Bits> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <SUM_2_Vectors_4_Bits> in library <work> (architecture <fouradder_structure>).

Analyzing hierarchy for entity <Full_Adder> in library <work> (architecture <fulladder_behav>).

Analyzing hierarchy for entity <Half_Adder> in library <work> (architecture <half_adder_behav>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <maquinaDeEstados> in library <work> (Architecture <behavioral>).
INFO:Xst:2679 - Register <Outesquerda<3>> in unit <maquinaDeEstados> has a constant value of 0 during circuit operation. The register is replaced by logic.
INFO:Xst:2679 - Register <Outesquerda<2>> in unit <maquinaDeEstados> has a constant value of 0 during circuit operation. The register is replaced by logic.
Entity <maquinaDeEstados> analyzed. Unit <maquinaDeEstados> generated.

Analyzing Entity <AND_2_Vectors_4_Bits> in library <work> (Architecture <behavioral>).
Entity <AND_2_Vectors_4_Bits> analyzed. Unit <AND_2_Vectors_4_Bits> generated.

Analyzing Entity <SUM_2_Vectors_4_Bits> in library <work> (Architecture <fouradder_structure>).
Entity <SUM_2_Vectors_4_Bits> analyzed. Unit <SUM_2_Vectors_4_Bits> generated.

Analyzing Entity <Full_Adder> in library <work> (Architecture <fulladder_behav>).
Entity <Full_Adder> analyzed. Unit <Full_Adder> generated.

Analyzing Entity <Half_Adder> in library <work> (Architecture <half_adder_behav>).
Entity <Half_Adder> analyzed. Unit <Half_Adder> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <AND_2_Vectors_4_Bits>.
    Related source file is "/home/sd/Downloads/Trabalho/AND_2_Vectors_4_Bits.vhd".
Unit <AND_2_Vectors_4_Bits> synthesized.


Synthesizing Unit <Half_Adder>.
    Related source file is "/home/sd/Downloads/Trabalho/Half_Adder.vhd".
    Found 1-bit xor2 for signal <HALF_SUM>.
Unit <Half_Adder> synthesized.


Synthesizing Unit <Full_Adder>.
    Related source file is "/home/sd/Downloads/Trabalho/Full_Adder.vhd".
Unit <Full_Adder> synthesized.


Synthesizing Unit <SUM_2_Vectors_4_Bits>.
    Related source file is "/home/sd/Downloads/Trabalho/SUM_2_Vectors_4_Bits.vhd".
WARNING:Xst:647 - Input <Cin> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit xor2 for signal <V>.
Unit <SUM_2_Vectors_4_Bits> synthesized.


Synthesizing Unit <maquinaDeEstados>.
    Related source file is "/home/sd/Downloads/Trabalho/maquinaDeEstados.vhd".
INFO:Xst:1799 - State 0011 is never reached in FSM <continuar>.
INFO:Xst:1799 - State 1000 is never reached in FSM <continuar>.
    Found finite state machine <FSM_0> for signal <Selecionador_Fases>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 52                                             |
    | Inputs             | 3                                              |
    | Outputs            | 3                                              |
    | Clock              | CLK                       (rising_edge)        |
    | Clock enable       | Selecionador_Fases$not0000 (positive)          |
    | Reset              | rst                       (positive)           |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_1> for signal <continuar>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 15                                             |
    | Inputs             | 4                                              |
    | Outputs            | 2                                              |
    | Clock              | CLK                       (rising_edge)        |
    | Clock enable       | continuar$not0000         (positive)           |
    | Reset              | rst                       (positive)           |
    | Reset type         | synchronous                                    |
    | Reset State        | 1001                                           |
    | Power Up State     | 1001                                           |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_2> for signal <verifica>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 6                                              |
    | Inputs             | 1                                              |
    | Outputs            | 3                                              |
    | Clock              | CLK                       (rising_edge)        |
    | Clock enable       | verifica$not0000          (positive)           |
    | Power Up State     | 00                                             |
    | Encoding           | automatic                                      |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 2-bit register for signal <Outesquerda<1:0>>.
    Found 4-bit register for signal <OutDireita>.
    Found 4-bit register for signal <A>.
    Found 4-bit register for signal <B>.
    Found 4-bit register for signal <C>.
    Found 27-bit register for signal <Contador>.
    Found 27-bit adder for signal <Contador$addsub0000> created at line 103.
    Found 27-bit comparator greatequal for signal <continuar$cmp_ge0000> created at line 164.
    Found 27-bit comparator less for signal <continuar$cmp_lt0000> created at line 164.
    Summary:
	inferred   3 Finite State Machine(s).
	inferred  45 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   2 Comparator(s).
Unit <maquinaDeEstados> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 27-bit adder                                          : 1
# Registers                                            : 7
 1-bit register                                        : 2
 27-bit register                                       : 1
 4-bit register                                        : 4
# Comparators                                          : 1
 27-bit comparator less                                : 1
# Xors                                                 : 9
 1-bit xor2                                            : 9

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Analyzing FSM <FSM_2> for best encoding.
Optimizing FSM <verifica/FSM> on signal <verifica[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
-------------------
Analyzing FSM <FSM_1> for best encoding.
Optimizing FSM <FSM> on signal <continuar[1:4]> with user encoding.
-------------------
 State | Encoding
-------------------
 0001  | 0001
 0011  | unreached
 0100  | 0100
 1000  | unreached
 1001  | 1001
-------------------
Analyzing FSM <FSM_0> for best encoding.
Optimizing FSM <Selecionador_Fases/FSM> on signal <Selecionador_Fases[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 10
 10    | 11
 11    | 01
-------------------

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# FSMs                                                 : 3
# Adders/Subtractors                                   : 1
 27-bit adder                                          : 1
# Registers                                            : 45
 Flip-Flops                                            : 45
# Comparators                                          : 1
 27-bit comparator less                                : 1
# Xors                                                 : 9
 1-bit xor2                                            : 9

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <maquinaDeEstados> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block maquinaDeEstados, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 49
 Flip-Flops                                            : 49

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : maquinaDeEstados.ngr
Top Level Output File Name         : maquinaDeEstados
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 17

Cell Usage :
# BELS                             : 168
#      GND                         : 1
#      INV                         : 4
#      LUT1                        : 30
#      LUT2                        : 31
#      LUT3                        : 14
#      LUT4                        : 12
#      LUT4_D                      : 3
#      LUT4_L                      : 8
#      MUXCY                       : 36
#      MUXF5                       : 1
#      VCC                         : 1
#      XORCY                       : 27
# FlipFlops/Latches                : 49
#      FDE                         : 37
#      FDRE                        : 8
#      FDSE                        : 4
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 16
#      IBUF                        : 8
#      OBUF                        : 8
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s700anfgg484-4 

 Number of Slices:                       56  out of   5888     0%  
 Number of Slice Flip Flops:             49  out of  11776     0%  
 Number of 4 input LUTs:                102  out of  11776     0%  
 Number of IOs:                          17
 Number of bonded IOBs:                  17  out of    372     4%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
CLK                                | BUFGP                  | 49    |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 6.586ns (Maximum Frequency: 151.826MHz)
   Minimum input arrival time before clock: 3.138ns
   Maximum output required time after clock: 5.558ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'CLK'
  Clock period: 6.586ns (frequency: 151.826MHz)
  Total number of paths / destination ports: 1420 / 90
-------------------------------------------------------------------------
Delay:               6.586ns (Levels of Logic = 13)
  Source:            Contador_8 (FF)
  Destination:       OutDireita_2 (FF)
  Source Clock:      CLK rising
  Destination Clock: CLK rising

  Data Path: Contador_8 to OutDireita_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q              2   0.591   0.590  Contador_8 (Contador_8)
     LUT1:I0->O            1   0.648   0.000  Mcompar_continuar_cmp_lt0000_cy<0>_rt (Mcompar_continuar_cmp_lt0000_cy<0>_rt)
     MUXCY:S->O            1   0.632   0.000  Mcompar_continuar_cmp_lt0000_cy<0> (Mcompar_continuar_cmp_lt0000_cy<0>)
     MUXCY:CI->O           1   0.065   0.000  Mcompar_continuar_cmp_lt0000_cy<1> (Mcompar_continuar_cmp_lt0000_cy<1>)
     MUXCY:CI->O           1   0.065   0.000  Mcompar_continuar_cmp_lt0000_cy<2> (Mcompar_continuar_cmp_lt0000_cy<2>)
     MUXCY:CI->O           1   0.065   0.000  Mcompar_continuar_cmp_lt0000_cy<3> (Mcompar_continuar_cmp_lt0000_cy<3>)
     MUXCY:CI->O           1   0.065   0.000  Mcompar_continuar_cmp_lt0000_cy<4> (Mcompar_continuar_cmp_lt0000_cy<4>)
     MUXCY:CI->O           1   0.065   0.000  Mcompar_continuar_cmp_lt0000_cy<5> (Mcompar_continuar_cmp_lt0000_cy<5>)
     MUXCY:CI->O           1   0.065   0.000  Mcompar_continuar_cmp_lt0000_cy<6> (Mcompar_continuar_cmp_lt0000_cy<6>)
     MUXCY:CI->O           1   0.065   0.000  Mcompar_continuar_cmp_lt0000_cy<7> (Mcompar_continuar_cmp_lt0000_cy<7>)
     MUXCY:CI->O           1   0.065   0.000  Mcompar_continuar_cmp_lt0000_cy<8> (Mcompar_continuar_cmp_lt0000_cy<8>)
     MUXCY:CI->O          36   0.269   1.266  Mcompar_continuar_cmp_lt0000_cy<9> (Mcompar_continuar_cmp_lt0000_cy<9>)
     LUT4_D:I3->O          2   0.648   0.527  OutDireita_mux0000<0>11 (N10)
     LUT3:I1->O            1   0.643   0.000  OutDireita_mux0000<3>88 (OutDireita_mux0000<3>)
     FDRE:D                    0.252          OutDireita_3
    ----------------------------------------
    Total                      6.586ns (4.203ns logic, 2.383ns route)
                                       (63.8% logic, 36.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'CLK'
  Total number of paths / destination ports: 41 / 36
-------------------------------------------------------------------------
Offset:              3.138ns (Levels of Logic = 3)
  Source:            ButtonN (PAD)
  Destination:       Selecionador_Fases_FSM_FFd1 (FF)
  Destination Clock: CLK rising

  Data Path: ButtonN to Selecionador_Fases_FSM_FFd1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   0.849   0.611  ButtonN_IBUF (ButtonN_IBUF)
     LUT3:I1->O            1   0.643   0.000  Selecionador_Fases_not00012 (Selecionador_Fases_not00012)
     MUXF5:I0->O           2   0.276   0.447  Selecionador_Fases_not0001_f5 (Selecionador_Fases_not0001)
     FDRE:CE                   0.312          Selecionador_Fases_FSM_FFd1
    ----------------------------------------
    Total                      3.138ns (2.080ns logic, 1.058ns route)
                                       (66.3% logic, 33.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'CLK'
  Total number of paths / destination ports: 6 / 6
-------------------------------------------------------------------------
Offset:              5.558ns (Levels of Logic = 1)
  Source:            Outesquerda_1 (FF)
  Destination:       Outesquerda<1> (PAD)
  Source Clock:      CLK rising

  Data Path: Outesquerda_1 to Outesquerda<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             2   0.591   0.447  Outesquerda_1 (Outesquerda_1)
     OBUF:I->O                 4.520          Outesquerda_1_OBUF (Outesquerda<1>)
    ----------------------------------------
    Total                      5.558ns (5.111ns logic, 0.447ns route)
                                       (92.0% logic, 8.0% route)

=========================================================================


Total REAL time to Xst completion: 5.00 secs
Total CPU time to Xst completion: 4.55 secs
 
--> 


Total memory usage is 619228 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    1 (   0 filtered)
Number of infos    :    4 (   0 filtered)

