// Seed: 670243215
module module_0 (
    input supply0 id_0,
    input tri1 id_1,
    input wor id_2,
    output supply0 id_3,
    input wor id_4
);
  wire id_6;
  static logic id_7;
  ;
endmodule
module module_1 #(
    parameter id_10 = 32'd97,
    parameter id_6  = 32'd96
) (
    output wire id_0,
    input supply1 id_1,
    output wire id_2,
    input tri id_3,
    input wire id_4,
    input wand id_5,
    input tri0 _id_6,
    input supply1 id_7,
    input supply1 id_8,
    output wire id_9,
    output wor _id_10
);
  int [1 : id_10] id_12;
  ;
  module_0 modCall_1 (
      id_7,
      id_5,
      id_4,
      id_9,
      id_4
  );
  wire [-1 'b0 : id_6] id_13;
endmodule
