// Seed: 296639146
module module_0 (
    output logic id_0,
    input wor id_1,
    input supply0 id_2,
    input supply1 id_3
);
  id_5(
      .id_0(1), .id_1(id_0), .id_2(1), .id_3(id_1), .id_4(id_3++), .id_5(1'b0), .id_6(), .id_7(id_0)
  );
  always_comb @(negedge 1 or posedge id_2) begin
    id_0 <= id_2 < id_3;
  end
endmodule
module module_1 (
    output tri0 id_0,
    input uwire id_1,
    input tri0 id_2,
    output logic id_3,
    input wand id_4,
    input wand id_5,
    output wire id_6,
    input wor id_7,
    input tri id_8,
    output wor id_9,
    output supply1 id_10,
    output tri id_11,
    output supply1 id_12,
    input supply0 id_13,
    input wor id_14,
    output wire id_15,
    input supply0 id_16,
    output wor id_17,
    input tri0 id_18,
    input supply1 id_19,
    input tri1 id_20,
    output uwire id_21,
    output tri id_22,
    output tri0 id_23,
    output tri id_24,
    output wire id_25,
    input tri0 id_26,
    input tri1 id_27,
    input wire id_28,
    output wand id_29,
    output tri id_30,
    input tri id_31,
    output wire id_32
);
  wire id_34;
  module_0(
      id_3, id_19, id_26, id_14
  );
  always @(posedge (1)) begin
    id_3 <= 1'b0;
  end
  wire id_35;
endmodule
