Loading plugins phase: Elapsed time ==> 0s.820ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p C:\Users\nikod\Documents\PSoC Creator\Control-Mercury\Prototipo.cydsn\Prototipo.cyprj -d CY8C5888LTI-LP097 -s C:\Users\nikod\Documents\PSoC Creator\Control-Mercury\Prototipo.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 9s.543ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.191ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  Prototipo.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\nikod\Documents\PSoC Creator\Control-Mercury\Prototipo.cydsn\Prototipo.cyprj -dcpsoc3 Prototipo.v -verilog
======================================================================

======================================================================
Compiling:  Prototipo.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\nikod\Documents\PSoC Creator\Control-Mercury\Prototipo.cydsn\Prototipo.cyprj -dcpsoc3 Prototipo.v -verilog
======================================================================

======================================================================
Compiling:  Prototipo.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\nikod\Documents\PSoC Creator\Control-Mercury\Prototipo.cydsn\Prototipo.cyprj -dcpsoc3 -verilog Prototipo.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Fri Jun 21 23:24:35 2019


======================================================================
Compiling:  Prototipo.v
Program  :   vpp
Options  :    -yv2 -q10 Prototipo.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Fri Jun 21 23:24:36 2019

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_vref_v1_70\cy_vref_v1_70.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'Prototipo.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 947, col 46):  Note: Substituting module 'sub_vi_vv' for '-'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 977, col 46):  Note: Substituting module 'add_vi_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1113, col 55):  Note: Substituting module 'add_vv_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 48):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 77):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1389, col 59):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1424, col 61):  Note: Substituting module 'cmp_vv_vv' for '/='.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1547, col 106):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1603, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1604, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  Prototipo.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\nikod\Documents\PSoC Creator\Control-Mercury\Prototipo.cydsn\Prototipo.cyprj -dcpsoc3 -verilog Prototipo.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Fri Jun 21 23:24:37 2019

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\nikod\Documents\PSoC Creator\Control-Mercury\Prototipo.cydsn\codegentemp\Prototipo.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Users\nikod\Documents\PSoC Creator\Control-Mercury\Prototipo.cydsn\codegentemp\Prototipo.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_vref_v1_70\cy_vref_v1_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.

tovif:  No errors.


======================================================================
Compiling:  Prototipo.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\nikod\Documents\PSoC Creator\Control-Mercury\Prototipo.cydsn\Prototipo.cyprj -dcpsoc3 -verilog Prototipo.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Fri Jun 21 23:24:41 2019

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\nikod\Documents\PSoC Creator\Control-Mercury\Prototipo.cydsn\codegentemp\Prototipo.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Users\nikod\Documents\PSoC Creator\Control-Mercury\Prototipo.cydsn\codegentemp\Prototipo.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_vref_v1_70\cy_vref_v1_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
    User names
	\PWM_Motores:PWMUDB:km_run\
	\PWM_Motores:PWMUDB:ctrl_cmpmode2_2\
	\PWM_Motores:PWMUDB:ctrl_cmpmode2_1\
	\PWM_Motores:PWMUDB:ctrl_cmpmode2_0\
	\PWM_Motores:PWMUDB:ctrl_cmpmode1_2\
	\PWM_Motores:PWMUDB:ctrl_cmpmode1_1\
	\PWM_Motores:PWMUDB:ctrl_cmpmode1_0\
	\PWM_Motores:PWMUDB:capt_rising\
	\PWM_Motores:PWMUDB:capt_falling\
	\PWM_Motores:PWMUDB:trig_rise\
	\PWM_Motores:PWMUDB:trig_fall\
	\PWM_Motores:PWMUDB:sc_kill\
	\PWM_Motores:PWMUDB:min_kill\
	\PWM_Motores:PWMUDB:km_tc\
	\PWM_Motores:PWMUDB:db_tc\
	\PWM_Motores:PWMUDB:dith_sel\
	\PWM_Motores:Net_101\
	\PWM_Motores:Net_96\
	\PWM_Motores:PWMUDB:MODULE_1:b_31\
	\PWM_Motores:PWMUDB:MODULE_1:b_30\
	\PWM_Motores:PWMUDB:MODULE_1:b_29\
	\PWM_Motores:PWMUDB:MODULE_1:b_28\
	\PWM_Motores:PWMUDB:MODULE_1:b_27\
	\PWM_Motores:PWMUDB:MODULE_1:b_26\
	\PWM_Motores:PWMUDB:MODULE_1:b_25\
	\PWM_Motores:PWMUDB:MODULE_1:b_24\
	\PWM_Motores:PWMUDB:MODULE_1:b_23\
	\PWM_Motores:PWMUDB:MODULE_1:b_22\
	\PWM_Motores:PWMUDB:MODULE_1:b_21\
	\PWM_Motores:PWMUDB:MODULE_1:b_20\
	\PWM_Motores:PWMUDB:MODULE_1:b_19\
	\PWM_Motores:PWMUDB:MODULE_1:b_18\
	\PWM_Motores:PWMUDB:MODULE_1:b_17\
	\PWM_Motores:PWMUDB:MODULE_1:b_16\
	\PWM_Motores:PWMUDB:MODULE_1:b_15\
	\PWM_Motores:PWMUDB:MODULE_1:b_14\
	\PWM_Motores:PWMUDB:MODULE_1:b_13\
	\PWM_Motores:PWMUDB:MODULE_1:b_12\
	\PWM_Motores:PWMUDB:MODULE_1:b_11\
	\PWM_Motores:PWMUDB:MODULE_1:b_10\
	\PWM_Motores:PWMUDB:MODULE_1:b_9\
	\PWM_Motores:PWMUDB:MODULE_1:b_8\
	\PWM_Motores:PWMUDB:MODULE_1:b_7\
	\PWM_Motores:PWMUDB:MODULE_1:b_6\
	\PWM_Motores:PWMUDB:MODULE_1:b_5\
	\PWM_Motores:PWMUDB:MODULE_1:b_4\
	\PWM_Motores:PWMUDB:MODULE_1:b_3\
	\PWM_Motores:PWMUDB:MODULE_1:b_2\
	\PWM_Motores:PWMUDB:MODULE_1:b_1\
	\PWM_Motores:PWMUDB:MODULE_1:b_0\
	\PWM_Motores:PWMUDB:MODULE_1:g2:a0:a_31\
	\PWM_Motores:PWMUDB:MODULE_1:g2:a0:a_30\
	\PWM_Motores:PWMUDB:MODULE_1:g2:a0:a_29\
	\PWM_Motores:PWMUDB:MODULE_1:g2:a0:a_28\
	\PWM_Motores:PWMUDB:MODULE_1:g2:a0:a_27\
	\PWM_Motores:PWMUDB:MODULE_1:g2:a0:a_26\
	\PWM_Motores:PWMUDB:MODULE_1:g2:a0:a_25\
	\PWM_Motores:PWMUDB:MODULE_1:g2:a0:a_24\
	\PWM_Motores:PWMUDB:MODULE_1:g2:a0:b_31\
	\PWM_Motores:PWMUDB:MODULE_1:g2:a0:b_30\
	\PWM_Motores:PWMUDB:MODULE_1:g2:a0:b_29\
	\PWM_Motores:PWMUDB:MODULE_1:g2:a0:b_28\
	\PWM_Motores:PWMUDB:MODULE_1:g2:a0:b_27\
	\PWM_Motores:PWMUDB:MODULE_1:g2:a0:b_26\
	\PWM_Motores:PWMUDB:MODULE_1:g2:a0:b_25\
	\PWM_Motores:PWMUDB:MODULE_1:g2:a0:b_24\
	\PWM_Motores:PWMUDB:MODULE_1:g2:a0:b_23\
	\PWM_Motores:PWMUDB:MODULE_1:g2:a0:b_22\
	\PWM_Motores:PWMUDB:MODULE_1:g2:a0:b_21\
	\PWM_Motores:PWMUDB:MODULE_1:g2:a0:b_20\
	\PWM_Motores:PWMUDB:MODULE_1:g2:a0:b_19\
	\PWM_Motores:PWMUDB:MODULE_1:g2:a0:b_18\
	\PWM_Motores:PWMUDB:MODULE_1:g2:a0:b_17\
	\PWM_Motores:PWMUDB:MODULE_1:g2:a0:b_16\
	\PWM_Motores:PWMUDB:MODULE_1:g2:a0:b_15\
	\PWM_Motores:PWMUDB:MODULE_1:g2:a0:b_14\
	\PWM_Motores:PWMUDB:MODULE_1:g2:a0:b_13\
	\PWM_Motores:PWMUDB:MODULE_1:g2:a0:b_12\
	\PWM_Motores:PWMUDB:MODULE_1:g2:a0:b_11\
	\PWM_Motores:PWMUDB:MODULE_1:g2:a0:b_10\
	\PWM_Motores:PWMUDB:MODULE_1:g2:a0:b_9\
	\PWM_Motores:PWMUDB:MODULE_1:g2:a0:b_8\
	\PWM_Motores:PWMUDB:MODULE_1:g2:a0:b_7\
	\PWM_Motores:PWMUDB:MODULE_1:g2:a0:b_6\
	\PWM_Motores:PWMUDB:MODULE_1:g2:a0:b_5\
	\PWM_Motores:PWMUDB:MODULE_1:g2:a0:b_4\
	\PWM_Motores:PWMUDB:MODULE_1:g2:a0:b_3\
	\PWM_Motores:PWMUDB:MODULE_1:g2:a0:b_2\
	\PWM_Motores:PWMUDB:MODULE_1:g2:a0:b_1\
	\PWM_Motores:PWMUDB:MODULE_1:g2:a0:b_0\
	\PWM_Motores:PWMUDB:MODULE_1:g2:a0:s_31\
	\PWM_Motores:PWMUDB:MODULE_1:g2:a0:s_30\
	\PWM_Motores:PWMUDB:MODULE_1:g2:a0:s_29\
	\PWM_Motores:PWMUDB:MODULE_1:g2:a0:s_28\
	\PWM_Motores:PWMUDB:MODULE_1:g2:a0:s_27\
	\PWM_Motores:PWMUDB:MODULE_1:g2:a0:s_26\
	\PWM_Motores:PWMUDB:MODULE_1:g2:a0:s_25\
	\PWM_Motores:PWMUDB:MODULE_1:g2:a0:s_24\
	\PWM_Motores:PWMUDB:MODULE_1:g2:a0:s_23\
	\PWM_Motores:PWMUDB:MODULE_1:g2:a0:s_22\
	\PWM_Motores:PWMUDB:MODULE_1:g2:a0:s_21\
	\PWM_Motores:PWMUDB:MODULE_1:g2:a0:s_20\
	\PWM_Motores:PWMUDB:MODULE_1:g2:a0:s_19\
	\PWM_Motores:PWMUDB:MODULE_1:g2:a0:s_18\
	\PWM_Motores:PWMUDB:MODULE_1:g2:a0:s_17\
	\PWM_Motores:PWMUDB:MODULE_1:g2:a0:s_16\
	\PWM_Motores:PWMUDB:MODULE_1:g2:a0:s_15\
	\PWM_Motores:PWMUDB:MODULE_1:g2:a0:s_14\
	\PWM_Motores:PWMUDB:MODULE_1:g2:a0:s_13\
	\PWM_Motores:PWMUDB:MODULE_1:g2:a0:s_12\
	\PWM_Motores:PWMUDB:MODULE_1:g2:a0:s_11\
	\PWM_Motores:PWMUDB:MODULE_1:g2:a0:s_10\
	\PWM_Motores:PWMUDB:MODULE_1:g2:a0:s_9\
	\PWM_Motores:PWMUDB:MODULE_1:g2:a0:s_8\
	\PWM_Motores:PWMUDB:MODULE_1:g2:a0:s_7\
	\PWM_Motores:PWMUDB:MODULE_1:g2:a0:s_6\
	\PWM_Motores:PWMUDB:MODULE_1:g2:a0:s_5\
	\PWM_Motores:PWMUDB:MODULE_1:g2:a0:s_4\
	\PWM_Motores:PWMUDB:MODULE_1:g2:a0:s_3\
	\PWM_Motores:PWMUDB:MODULE_1:g2:a0:s_2\
	\PWM_Motores:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_31\
	\PWM_Motores:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_30\
	\PWM_Motores:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_29\
	\PWM_Motores:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_28\
	\PWM_Motores:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_27\
	\PWM_Motores:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_26\
	\PWM_Motores:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_2015
	Net_2009
	Net_2008
	\PWM_Motores:Net_113\
	\PWM_Motores:Net_107\
	\PWM_Motores:Net_114\
	\UART:BUART:reset_sr\
	Net_29
	\UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:b_1\
	\UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:b_0\
	\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_0\
	\UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:gta_0\
	Net_24
	\UART:BUART:sRX:MODULE_5:g2:a0:gta_0\
	\UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:albi_1\
	\UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:agbi_1\
	\UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:lt_0\
	\UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:gt_0\
	\UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:lti_0\
	\UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:gti_0\
	\UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:albi_0\
	\UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:agbi_0\
	\UART:BUART:sRX:MODULE_6:g1:a0:xeq\
	\UART:BUART:sRX:MODULE_6:g1:a0:xlt\
	\UART:BUART:sRX:MODULE_6:g1:a0:xlte\
	\UART:BUART:sRX:MODULE_6:g1:a0:xgt\
	\UART:BUART:sRX:MODULE_6:g1:a0:xgte\
	\UART:BUART:sRX:MODULE_6:lt\
	\UART:BUART:sRX:MODULE_6:eq\
	\UART:BUART:sRX:MODULE_6:gt\
	\UART:BUART:sRX:MODULE_6:gte\
	\UART:BUART:sRX:MODULE_6:lte\
	\I2C:udb_clk\
	Net_1791
	\I2C:Net_973\
	Net_1792
	\I2C:Net_974\
	\I2C:timeout_clk\
	Net_1797
	\I2C:Net_975\
	Net_1795
	Net_1796
	\PWM_Dir:PWMUDB:km_run\
	\PWM_Dir:PWMUDB:ctrl_cmpmode2_2\
	\PWM_Dir:PWMUDB:ctrl_cmpmode2_1\
	\PWM_Dir:PWMUDB:ctrl_cmpmode2_0\
	\PWM_Dir:PWMUDB:ctrl_cmpmode1_2\
	\PWM_Dir:PWMUDB:ctrl_cmpmode1_1\
	\PWM_Dir:PWMUDB:ctrl_cmpmode1_0\
	\PWM_Dir:PWMUDB:capt_rising\
	\PWM_Dir:PWMUDB:capt_falling\
	\PWM_Dir:PWMUDB:trig_rise\
	\PWM_Dir:PWMUDB:trig_fall\
	\PWM_Dir:PWMUDB:sc_kill\
	\PWM_Dir:PWMUDB:min_kill\
	\PWM_Dir:PWMUDB:km_tc\
	\PWM_Dir:PWMUDB:db_tc\
	\PWM_Dir:PWMUDB:dith_sel\
	\PWM_Dir:Net_101\
	\PWM_Dir:Net_96\
	\PWM_Dir:PWMUDB:MODULE_7:b_31\
	\PWM_Dir:PWMUDB:MODULE_7:b_30\
	\PWM_Dir:PWMUDB:MODULE_7:b_29\
	\PWM_Dir:PWMUDB:MODULE_7:b_28\
	\PWM_Dir:PWMUDB:MODULE_7:b_27\
	\PWM_Dir:PWMUDB:MODULE_7:b_26\
	\PWM_Dir:PWMUDB:MODULE_7:b_25\
	\PWM_Dir:PWMUDB:MODULE_7:b_24\
	\PWM_Dir:PWMUDB:MODULE_7:b_23\
	\PWM_Dir:PWMUDB:MODULE_7:b_22\
	\PWM_Dir:PWMUDB:MODULE_7:b_21\
	\PWM_Dir:PWMUDB:MODULE_7:b_20\
	\PWM_Dir:PWMUDB:MODULE_7:b_19\
	\PWM_Dir:PWMUDB:MODULE_7:b_18\
	\PWM_Dir:PWMUDB:MODULE_7:b_17\
	\PWM_Dir:PWMUDB:MODULE_7:b_16\
	\PWM_Dir:PWMUDB:MODULE_7:b_15\
	\PWM_Dir:PWMUDB:MODULE_7:b_14\
	\PWM_Dir:PWMUDB:MODULE_7:b_13\
	\PWM_Dir:PWMUDB:MODULE_7:b_12\
	\PWM_Dir:PWMUDB:MODULE_7:b_11\
	\PWM_Dir:PWMUDB:MODULE_7:b_10\
	\PWM_Dir:PWMUDB:MODULE_7:b_9\
	\PWM_Dir:PWMUDB:MODULE_7:b_8\
	\PWM_Dir:PWMUDB:MODULE_7:b_7\
	\PWM_Dir:PWMUDB:MODULE_7:b_6\
	\PWM_Dir:PWMUDB:MODULE_7:b_5\
	\PWM_Dir:PWMUDB:MODULE_7:b_4\
	\PWM_Dir:PWMUDB:MODULE_7:b_3\
	\PWM_Dir:PWMUDB:MODULE_7:b_2\
	\PWM_Dir:PWMUDB:MODULE_7:b_1\
	\PWM_Dir:PWMUDB:MODULE_7:b_0\
	\PWM_Dir:PWMUDB:MODULE_7:g2:a0:a_31\
	\PWM_Dir:PWMUDB:MODULE_7:g2:a0:a_30\
	\PWM_Dir:PWMUDB:MODULE_7:g2:a0:a_29\
	\PWM_Dir:PWMUDB:MODULE_7:g2:a0:a_28\
	\PWM_Dir:PWMUDB:MODULE_7:g2:a0:a_27\
	\PWM_Dir:PWMUDB:MODULE_7:g2:a0:a_26\
	\PWM_Dir:PWMUDB:MODULE_7:g2:a0:a_25\
	\PWM_Dir:PWMUDB:MODULE_7:g2:a0:a_24\
	\PWM_Dir:PWMUDB:MODULE_7:g2:a0:b_31\
	\PWM_Dir:PWMUDB:MODULE_7:g2:a0:b_30\
	\PWM_Dir:PWMUDB:MODULE_7:g2:a0:b_29\
	\PWM_Dir:PWMUDB:MODULE_7:g2:a0:b_28\
	\PWM_Dir:PWMUDB:MODULE_7:g2:a0:b_27\
	\PWM_Dir:PWMUDB:MODULE_7:g2:a0:b_26\
	\PWM_Dir:PWMUDB:MODULE_7:g2:a0:b_25\
	\PWM_Dir:PWMUDB:MODULE_7:g2:a0:b_24\
	\PWM_Dir:PWMUDB:MODULE_7:g2:a0:b_23\
	\PWM_Dir:PWMUDB:MODULE_7:g2:a0:b_22\
	\PWM_Dir:PWMUDB:MODULE_7:g2:a0:b_21\
	\PWM_Dir:PWMUDB:MODULE_7:g2:a0:b_20\
	\PWM_Dir:PWMUDB:MODULE_7:g2:a0:b_19\
	\PWM_Dir:PWMUDB:MODULE_7:g2:a0:b_18\
	\PWM_Dir:PWMUDB:MODULE_7:g2:a0:b_17\
	\PWM_Dir:PWMUDB:MODULE_7:g2:a0:b_16\
	\PWM_Dir:PWMUDB:MODULE_7:g2:a0:b_15\
	\PWM_Dir:PWMUDB:MODULE_7:g2:a0:b_14\
	\PWM_Dir:PWMUDB:MODULE_7:g2:a0:b_13\
	\PWM_Dir:PWMUDB:MODULE_7:g2:a0:b_12\
	\PWM_Dir:PWMUDB:MODULE_7:g2:a0:b_11\
	\PWM_Dir:PWMUDB:MODULE_7:g2:a0:b_10\
	\PWM_Dir:PWMUDB:MODULE_7:g2:a0:b_9\
	\PWM_Dir:PWMUDB:MODULE_7:g2:a0:b_8\
	\PWM_Dir:PWMUDB:MODULE_7:g2:a0:b_7\
	\PWM_Dir:PWMUDB:MODULE_7:g2:a0:b_6\
	\PWM_Dir:PWMUDB:MODULE_7:g2:a0:b_5\
	\PWM_Dir:PWMUDB:MODULE_7:g2:a0:b_4\
	\PWM_Dir:PWMUDB:MODULE_7:g2:a0:b_3\
	\PWM_Dir:PWMUDB:MODULE_7:g2:a0:b_2\
	\PWM_Dir:PWMUDB:MODULE_7:g2:a0:b_1\
	\PWM_Dir:PWMUDB:MODULE_7:g2:a0:b_0\
	\PWM_Dir:PWMUDB:MODULE_7:g2:a0:s_31\
	\PWM_Dir:PWMUDB:MODULE_7:g2:a0:s_30\
	\PWM_Dir:PWMUDB:MODULE_7:g2:a0:s_29\
	\PWM_Dir:PWMUDB:MODULE_7:g2:a0:s_28\
	\PWM_Dir:PWMUDB:MODULE_7:g2:a0:s_27\
	\PWM_Dir:PWMUDB:MODULE_7:g2:a0:s_26\
	\PWM_Dir:PWMUDB:MODULE_7:g2:a0:s_25\
	\PWM_Dir:PWMUDB:MODULE_7:g2:a0:s_24\
	\PWM_Dir:PWMUDB:MODULE_7:g2:a0:s_23\
	\PWM_Dir:PWMUDB:MODULE_7:g2:a0:s_22\
	\PWM_Dir:PWMUDB:MODULE_7:g2:a0:s_21\
	\PWM_Dir:PWMUDB:MODULE_7:g2:a0:s_20\
	\PWM_Dir:PWMUDB:MODULE_7:g2:a0:s_19\
	\PWM_Dir:PWMUDB:MODULE_7:g2:a0:s_18\
	\PWM_Dir:PWMUDB:MODULE_7:g2:a0:s_17\
	\PWM_Dir:PWMUDB:MODULE_7:g2:a0:s_16\
	\PWM_Dir:PWMUDB:MODULE_7:g2:a0:s_15\
	\PWM_Dir:PWMUDB:MODULE_7:g2:a0:s_14\
	\PWM_Dir:PWMUDB:MODULE_7:g2:a0:s_13\
	\PWM_Dir:PWMUDB:MODULE_7:g2:a0:s_12\
	\PWM_Dir:PWMUDB:MODULE_7:g2:a0:s_11\
	\PWM_Dir:PWMUDB:MODULE_7:g2:a0:s_10\
	\PWM_Dir:PWMUDB:MODULE_7:g2:a0:s_9\
	\PWM_Dir:PWMUDB:MODULE_7:g2:a0:s_8\
	\PWM_Dir:PWMUDB:MODULE_7:g2:a0:s_7\
	\PWM_Dir:PWMUDB:MODULE_7:g2:a0:s_6\
	\PWM_Dir:PWMUDB:MODULE_7:g2:a0:s_5\
	\PWM_Dir:PWMUDB:MODULE_7:g2:a0:s_4\
	\PWM_Dir:PWMUDB:MODULE_7:g2:a0:s_3\
	\PWM_Dir:PWMUDB:MODULE_7:g2:a0:s_2\
	\PWM_Dir:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_31\
	\PWM_Dir:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_30\
	\PWM_Dir:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_29\
	\PWM_Dir:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_28\
	\PWM_Dir:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_27\
	\PWM_Dir:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_26\
	\PWM_Dir:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_49
	Net_2046
	Net_2043
	\PWM_Dir:Net_113\
	\PWM_Dir:Net_107\
	\PWM_Dir:Net_114\
	\PWM_Door:PWMUDB:km_run\
	\PWM_Door:PWMUDB:ctrl_cmpmode2_2\
	\PWM_Door:PWMUDB:ctrl_cmpmode2_1\
	\PWM_Door:PWMUDB:ctrl_cmpmode2_0\
	\PWM_Door:PWMUDB:ctrl_cmpmode1_2\
	\PWM_Door:PWMUDB:ctrl_cmpmode1_1\
	\PWM_Door:PWMUDB:ctrl_cmpmode1_0\
	\PWM_Door:PWMUDB:capt_rising\
	\PWM_Door:PWMUDB:capt_falling\
	\PWM_Door:PWMUDB:trig_rise\
	\PWM_Door:PWMUDB:trig_fall\
	\PWM_Door:PWMUDB:sc_kill\
	\PWM_Door:PWMUDB:min_kill\
	\PWM_Door:PWMUDB:km_tc\
	\PWM_Door:PWMUDB:db_tc\
	\PWM_Door:PWMUDB:dith_sel\
	\PWM_Door:Net_101\
	\PWM_Door:Net_96\
	\PWM_Door:PWMUDB:MODULE_8:b_31\
	\PWM_Door:PWMUDB:MODULE_8:b_30\
	\PWM_Door:PWMUDB:MODULE_8:b_29\
	\PWM_Door:PWMUDB:MODULE_8:b_28\
	\PWM_Door:PWMUDB:MODULE_8:b_27\
	\PWM_Door:PWMUDB:MODULE_8:b_26\
	\PWM_Door:PWMUDB:MODULE_8:b_25\
	\PWM_Door:PWMUDB:MODULE_8:b_24\
	\PWM_Door:PWMUDB:MODULE_8:b_23\
	\PWM_Door:PWMUDB:MODULE_8:b_22\
	\PWM_Door:PWMUDB:MODULE_8:b_21\
	\PWM_Door:PWMUDB:MODULE_8:b_20\
	\PWM_Door:PWMUDB:MODULE_8:b_19\
	\PWM_Door:PWMUDB:MODULE_8:b_18\
	\PWM_Door:PWMUDB:MODULE_8:b_17\
	\PWM_Door:PWMUDB:MODULE_8:b_16\
	\PWM_Door:PWMUDB:MODULE_8:b_15\
	\PWM_Door:PWMUDB:MODULE_8:b_14\
	\PWM_Door:PWMUDB:MODULE_8:b_13\
	\PWM_Door:PWMUDB:MODULE_8:b_12\
	\PWM_Door:PWMUDB:MODULE_8:b_11\
	\PWM_Door:PWMUDB:MODULE_8:b_10\
	\PWM_Door:PWMUDB:MODULE_8:b_9\
	\PWM_Door:PWMUDB:MODULE_8:b_8\
	\PWM_Door:PWMUDB:MODULE_8:b_7\
	\PWM_Door:PWMUDB:MODULE_8:b_6\
	\PWM_Door:PWMUDB:MODULE_8:b_5\
	\PWM_Door:PWMUDB:MODULE_8:b_4\
	\PWM_Door:PWMUDB:MODULE_8:b_3\
	\PWM_Door:PWMUDB:MODULE_8:b_2\
	\PWM_Door:PWMUDB:MODULE_8:b_1\
	\PWM_Door:PWMUDB:MODULE_8:b_0\
	\PWM_Door:PWMUDB:MODULE_8:g2:a0:a_31\
	\PWM_Door:PWMUDB:MODULE_8:g2:a0:a_30\
	\PWM_Door:PWMUDB:MODULE_8:g2:a0:a_29\
	\PWM_Door:PWMUDB:MODULE_8:g2:a0:a_28\
	\PWM_Door:PWMUDB:MODULE_8:g2:a0:a_27\
	\PWM_Door:PWMUDB:MODULE_8:g2:a0:a_26\
	\PWM_Door:PWMUDB:MODULE_8:g2:a0:a_25\
	\PWM_Door:PWMUDB:MODULE_8:g2:a0:a_24\
	\PWM_Door:PWMUDB:MODULE_8:g2:a0:b_31\
	\PWM_Door:PWMUDB:MODULE_8:g2:a0:b_30\
	\PWM_Door:PWMUDB:MODULE_8:g2:a0:b_29\
	\PWM_Door:PWMUDB:MODULE_8:g2:a0:b_28\
	\PWM_Door:PWMUDB:MODULE_8:g2:a0:b_27\
	\PWM_Door:PWMUDB:MODULE_8:g2:a0:b_26\
	\PWM_Door:PWMUDB:MODULE_8:g2:a0:b_25\
	\PWM_Door:PWMUDB:MODULE_8:g2:a0:b_24\
	\PWM_Door:PWMUDB:MODULE_8:g2:a0:b_23\
	\PWM_Door:PWMUDB:MODULE_8:g2:a0:b_22\
	\PWM_Door:PWMUDB:MODULE_8:g2:a0:b_21\
	\PWM_Door:PWMUDB:MODULE_8:g2:a0:b_20\
	\PWM_Door:PWMUDB:MODULE_8:g2:a0:b_19\
	\PWM_Door:PWMUDB:MODULE_8:g2:a0:b_18\
	\PWM_Door:PWMUDB:MODULE_8:g2:a0:b_17\
	\PWM_Door:PWMUDB:MODULE_8:g2:a0:b_16\
	\PWM_Door:PWMUDB:MODULE_8:g2:a0:b_15\
	\PWM_Door:PWMUDB:MODULE_8:g2:a0:b_14\
	\PWM_Door:PWMUDB:MODULE_8:g2:a0:b_13\
	\PWM_Door:PWMUDB:MODULE_8:g2:a0:b_12\
	\PWM_Door:PWMUDB:MODULE_8:g2:a0:b_11\
	\PWM_Door:PWMUDB:MODULE_8:g2:a0:b_10\
	\PWM_Door:PWMUDB:MODULE_8:g2:a0:b_9\
	\PWM_Door:PWMUDB:MODULE_8:g2:a0:b_8\
	\PWM_Door:PWMUDB:MODULE_8:g2:a0:b_7\
	\PWM_Door:PWMUDB:MODULE_8:g2:a0:b_6\
	\PWM_Door:PWMUDB:MODULE_8:g2:a0:b_5\
	\PWM_Door:PWMUDB:MODULE_8:g2:a0:b_4\
	\PWM_Door:PWMUDB:MODULE_8:g2:a0:b_3\
	\PWM_Door:PWMUDB:MODULE_8:g2:a0:b_2\
	\PWM_Door:PWMUDB:MODULE_8:g2:a0:b_1\
	\PWM_Door:PWMUDB:MODULE_8:g2:a0:b_0\
	\PWM_Door:PWMUDB:MODULE_8:g2:a0:s_31\
	\PWM_Door:PWMUDB:MODULE_8:g2:a0:s_30\
	\PWM_Door:PWMUDB:MODULE_8:g2:a0:s_29\
	\PWM_Door:PWMUDB:MODULE_8:g2:a0:s_28\
	\PWM_Door:PWMUDB:MODULE_8:g2:a0:s_27\
	\PWM_Door:PWMUDB:MODULE_8:g2:a0:s_26\
	\PWM_Door:PWMUDB:MODULE_8:g2:a0:s_25\
	\PWM_Door:PWMUDB:MODULE_8:g2:a0:s_24\
	\PWM_Door:PWMUDB:MODULE_8:g2:a0:s_23\
	\PWM_Door:PWMUDB:MODULE_8:g2:a0:s_22\
	\PWM_Door:PWMUDB:MODULE_8:g2:a0:s_21\
	\PWM_Door:PWMUDB:MODULE_8:g2:a0:s_20\
	\PWM_Door:PWMUDB:MODULE_8:g2:a0:s_19\
	\PWM_Door:PWMUDB:MODULE_8:g2:a0:s_18\
	\PWM_Door:PWMUDB:MODULE_8:g2:a0:s_17\
	\PWM_Door:PWMUDB:MODULE_8:g2:a0:s_16\
	\PWM_Door:PWMUDB:MODULE_8:g2:a0:s_15\
	\PWM_Door:PWMUDB:MODULE_8:g2:a0:s_14\
	\PWM_Door:PWMUDB:MODULE_8:g2:a0:s_13\
	\PWM_Door:PWMUDB:MODULE_8:g2:a0:s_12\
	\PWM_Door:PWMUDB:MODULE_8:g2:a0:s_11\
	\PWM_Door:PWMUDB:MODULE_8:g2:a0:s_10\
	\PWM_Door:PWMUDB:MODULE_8:g2:a0:s_9\
	\PWM_Door:PWMUDB:MODULE_8:g2:a0:s_8\
	\PWM_Door:PWMUDB:MODULE_8:g2:a0:s_7\
	\PWM_Door:PWMUDB:MODULE_8:g2:a0:s_6\
	\PWM_Door:PWMUDB:MODULE_8:g2:a0:s_5\
	\PWM_Door:PWMUDB:MODULE_8:g2:a0:s_4\
	\PWM_Door:PWMUDB:MODULE_8:g2:a0:s_3\
	\PWM_Door:PWMUDB:MODULE_8:g2:a0:s_2\
	\PWM_Door:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_31\
	\PWM_Door:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_30\
	\PWM_Door:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_29\
	\PWM_Door:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_28\
	\PWM_Door:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_27\
	\PWM_Door:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_26\
	\PWM_Door:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_2212
	Net_2206
	Net_2204
	\PWM_Door:Net_113\
	\PWM_Door:Net_107\
	\PWM_Door:Net_114\

    Synthesized names
	\PWM_Motores:PWMUDB:add_vi_vv_MODGEN_1_31\
	\PWM_Motores:PWMUDB:add_vi_vv_MODGEN_1_30\
	\PWM_Motores:PWMUDB:add_vi_vv_MODGEN_1_29\
	\PWM_Motores:PWMUDB:add_vi_vv_MODGEN_1_28\
	\PWM_Motores:PWMUDB:add_vi_vv_MODGEN_1_27\
	\PWM_Motores:PWMUDB:add_vi_vv_MODGEN_1_26\
	\PWM_Motores:PWMUDB:add_vi_vv_MODGEN_1_25\
	\PWM_Motores:PWMUDB:add_vi_vv_MODGEN_1_24\
	\PWM_Motores:PWMUDB:add_vi_vv_MODGEN_1_23\
	\PWM_Motores:PWMUDB:add_vi_vv_MODGEN_1_22\
	\PWM_Motores:PWMUDB:add_vi_vv_MODGEN_1_21\
	\PWM_Motores:PWMUDB:add_vi_vv_MODGEN_1_20\
	\PWM_Motores:PWMUDB:add_vi_vv_MODGEN_1_19\
	\PWM_Motores:PWMUDB:add_vi_vv_MODGEN_1_18\
	\PWM_Motores:PWMUDB:add_vi_vv_MODGEN_1_17\
	\PWM_Motores:PWMUDB:add_vi_vv_MODGEN_1_16\
	\PWM_Motores:PWMUDB:add_vi_vv_MODGEN_1_15\
	\PWM_Motores:PWMUDB:add_vi_vv_MODGEN_1_14\
	\PWM_Motores:PWMUDB:add_vi_vv_MODGEN_1_13\
	\PWM_Motores:PWMUDB:add_vi_vv_MODGEN_1_12\
	\PWM_Motores:PWMUDB:add_vi_vv_MODGEN_1_11\
	\PWM_Motores:PWMUDB:add_vi_vv_MODGEN_1_10\
	\PWM_Motores:PWMUDB:add_vi_vv_MODGEN_1_9\
	\PWM_Motores:PWMUDB:add_vi_vv_MODGEN_1_8\
	\PWM_Motores:PWMUDB:add_vi_vv_MODGEN_1_7\
	\PWM_Motores:PWMUDB:add_vi_vv_MODGEN_1_6\
	\PWM_Motores:PWMUDB:add_vi_vv_MODGEN_1_5\
	\PWM_Motores:PWMUDB:add_vi_vv_MODGEN_1_4\
	\PWM_Motores:PWMUDB:add_vi_vv_MODGEN_1_3\
	\PWM_Motores:PWMUDB:add_vi_vv_MODGEN_1_2\
	\PWM_Dir:PWMUDB:add_vi_vv_MODGEN_7_31\
	\PWM_Dir:PWMUDB:add_vi_vv_MODGEN_7_30\
	\PWM_Dir:PWMUDB:add_vi_vv_MODGEN_7_29\
	\PWM_Dir:PWMUDB:add_vi_vv_MODGEN_7_28\
	\PWM_Dir:PWMUDB:add_vi_vv_MODGEN_7_27\
	\PWM_Dir:PWMUDB:add_vi_vv_MODGEN_7_26\
	\PWM_Dir:PWMUDB:add_vi_vv_MODGEN_7_25\
	\PWM_Dir:PWMUDB:add_vi_vv_MODGEN_7_24\
	\PWM_Dir:PWMUDB:add_vi_vv_MODGEN_7_23\
	\PWM_Dir:PWMUDB:add_vi_vv_MODGEN_7_22\
	\PWM_Dir:PWMUDB:add_vi_vv_MODGEN_7_21\
	\PWM_Dir:PWMUDB:add_vi_vv_MODGEN_7_20\
	\PWM_Dir:PWMUDB:add_vi_vv_MODGEN_7_19\
	\PWM_Dir:PWMUDB:add_vi_vv_MODGEN_7_18\
	\PWM_Dir:PWMUDB:add_vi_vv_MODGEN_7_17\
	\PWM_Dir:PWMUDB:add_vi_vv_MODGEN_7_16\
	\PWM_Dir:PWMUDB:add_vi_vv_MODGEN_7_15\
	\PWM_Dir:PWMUDB:add_vi_vv_MODGEN_7_14\
	\PWM_Dir:PWMUDB:add_vi_vv_MODGEN_7_13\
	\PWM_Dir:PWMUDB:add_vi_vv_MODGEN_7_12\
	\PWM_Dir:PWMUDB:add_vi_vv_MODGEN_7_11\
	\PWM_Dir:PWMUDB:add_vi_vv_MODGEN_7_10\
	\PWM_Dir:PWMUDB:add_vi_vv_MODGEN_7_9\
	\PWM_Dir:PWMUDB:add_vi_vv_MODGEN_7_8\
	\PWM_Dir:PWMUDB:add_vi_vv_MODGEN_7_7\
	\PWM_Dir:PWMUDB:add_vi_vv_MODGEN_7_6\
	\PWM_Dir:PWMUDB:add_vi_vv_MODGEN_7_5\
	\PWM_Dir:PWMUDB:add_vi_vv_MODGEN_7_4\
	\PWM_Dir:PWMUDB:add_vi_vv_MODGEN_7_3\
	\PWM_Dir:PWMUDB:add_vi_vv_MODGEN_7_2\
	\PWM_Door:PWMUDB:add_vi_vv_MODGEN_8_31\
	\PWM_Door:PWMUDB:add_vi_vv_MODGEN_8_30\
	\PWM_Door:PWMUDB:add_vi_vv_MODGEN_8_29\
	\PWM_Door:PWMUDB:add_vi_vv_MODGEN_8_28\
	\PWM_Door:PWMUDB:add_vi_vv_MODGEN_8_27\
	\PWM_Door:PWMUDB:add_vi_vv_MODGEN_8_26\
	\PWM_Door:PWMUDB:add_vi_vv_MODGEN_8_25\
	\PWM_Door:PWMUDB:add_vi_vv_MODGEN_8_24\
	\PWM_Door:PWMUDB:add_vi_vv_MODGEN_8_23\
	\PWM_Door:PWMUDB:add_vi_vv_MODGEN_8_22\
	\PWM_Door:PWMUDB:add_vi_vv_MODGEN_8_21\
	\PWM_Door:PWMUDB:add_vi_vv_MODGEN_8_20\
	\PWM_Door:PWMUDB:add_vi_vv_MODGEN_8_19\
	\PWM_Door:PWMUDB:add_vi_vv_MODGEN_8_18\
	\PWM_Door:PWMUDB:add_vi_vv_MODGEN_8_17\
	\PWM_Door:PWMUDB:add_vi_vv_MODGEN_8_16\
	\PWM_Door:PWMUDB:add_vi_vv_MODGEN_8_15\
	\PWM_Door:PWMUDB:add_vi_vv_MODGEN_8_14\
	\PWM_Door:PWMUDB:add_vi_vv_MODGEN_8_13\
	\PWM_Door:PWMUDB:add_vi_vv_MODGEN_8_12\
	\PWM_Door:PWMUDB:add_vi_vv_MODGEN_8_11\
	\PWM_Door:PWMUDB:add_vi_vv_MODGEN_8_10\
	\PWM_Door:PWMUDB:add_vi_vv_MODGEN_8_9\
	\PWM_Door:PWMUDB:add_vi_vv_MODGEN_8_8\
	\PWM_Door:PWMUDB:add_vi_vv_MODGEN_8_7\
	\PWM_Door:PWMUDB:add_vi_vv_MODGEN_8_6\
	\PWM_Door:PWMUDB:add_vi_vv_MODGEN_8_5\
	\PWM_Door:PWMUDB:add_vi_vv_MODGEN_8_4\
	\PWM_Door:PWMUDB:add_vi_vv_MODGEN_8_3\
	\PWM_Door:PWMUDB:add_vi_vv_MODGEN_8_2\

Deleted 435 User equations/components.
Deleted 90 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \ADC:vp_ctl_2\ to \ADC:vp_ctl_0\
Aliasing \ADC:vn_ctl_1\ to \ADC:vp_ctl_0\
Aliasing \ADC:vn_ctl_3\ to \ADC:vp_ctl_0\
Aliasing \ADC:vp_ctl_1\ to \ADC:vp_ctl_0\
Aliasing \ADC:vp_ctl_3\ to \ADC:vp_ctl_0\
Aliasing \ADC:vn_ctl_0\ to \ADC:vp_ctl_0\
Aliasing \ADC:vn_ctl_2\ to \ADC:vp_ctl_0\
Aliasing \ADC:soc\ to \ADC:vp_ctl_0\
Aliasing zero to \ADC:vp_ctl_0\
Aliasing \ADC:Net_383\ to \ADC:vp_ctl_0\
Aliasing one to tmpOE__Pin_ADC_net_0
Aliasing \PWM_Motores:PWMUDB:hwCapture\ to \ADC:vp_ctl_0\
Aliasing \PWM_Motores:PWMUDB:trig_out\ to tmpOE__Pin_ADC_net_0
Aliasing Net_453 to \ADC:vp_ctl_0\
Aliasing \PWM_Motores:PWMUDB:runmode_enable\\S\ to \ADC:vp_ctl_0\
Aliasing \PWM_Motores:PWMUDB:ltch_kill_reg\\R\ to \PWM_Motores:PWMUDB:runmode_enable\\R\
Aliasing \PWM_Motores:PWMUDB:ltch_kill_reg\\S\ to \ADC:vp_ctl_0\
Aliasing \PWM_Motores:PWMUDB:min_kill_reg\\R\ to \PWM_Motores:PWMUDB:runmode_enable\\R\
Aliasing \PWM_Motores:PWMUDB:min_kill_reg\\S\ to \ADC:vp_ctl_0\
Aliasing \PWM_Motores:PWMUDB:final_kill\ to tmpOE__Pin_ADC_net_0
Aliasing \PWM_Motores:PWMUDB:dith_count_1\\R\ to \PWM_Motores:PWMUDB:runmode_enable\\R\
Aliasing \PWM_Motores:PWMUDB:dith_count_1\\S\ to \ADC:vp_ctl_0\
Aliasing \PWM_Motores:PWMUDB:dith_count_0\\R\ to \PWM_Motores:PWMUDB:runmode_enable\\R\
Aliasing \PWM_Motores:PWMUDB:dith_count_0\\S\ to \ADC:vp_ctl_0\
Aliasing \PWM_Motores:PWMUDB:status_6\ to \ADC:vp_ctl_0\
Aliasing \PWM_Motores:PWMUDB:status_4\ to \ADC:vp_ctl_0\
Aliasing \PWM_Motores:PWMUDB:cmp1_status_reg\\R\ to \PWM_Motores:PWMUDB:runmode_enable\\R\
Aliasing \PWM_Motores:PWMUDB:cmp1_status_reg\\S\ to \ADC:vp_ctl_0\
Aliasing \PWM_Motores:PWMUDB:cmp2_status_reg\\R\ to \PWM_Motores:PWMUDB:runmode_enable\\R\
Aliasing \PWM_Motores:PWMUDB:cmp2_status_reg\\S\ to \ADC:vp_ctl_0\
Aliasing \PWM_Motores:PWMUDB:final_kill_reg\\R\ to \PWM_Motores:PWMUDB:runmode_enable\\R\
Aliasing \PWM_Motores:PWMUDB:final_kill_reg\\S\ to \ADC:vp_ctl_0\
Aliasing \PWM_Motores:PWMUDB:cs_addr_0\ to \PWM_Motores:PWMUDB:runmode_enable\\R\
Aliasing \PWM_Motores:PWMUDB:pwm_temp\ to \ADC:vp_ctl_0\
Aliasing \PWM_Motores:PWMUDB:MODULE_1:g2:a0:a_23\ to \ADC:vp_ctl_0\
Aliasing \PWM_Motores:PWMUDB:MODULE_1:g2:a0:a_22\ to \ADC:vp_ctl_0\
Aliasing \PWM_Motores:PWMUDB:MODULE_1:g2:a0:a_21\ to \ADC:vp_ctl_0\
Aliasing \PWM_Motores:PWMUDB:MODULE_1:g2:a0:a_20\ to \ADC:vp_ctl_0\
Aliasing \PWM_Motores:PWMUDB:MODULE_1:g2:a0:a_19\ to \ADC:vp_ctl_0\
Aliasing \PWM_Motores:PWMUDB:MODULE_1:g2:a0:a_18\ to \ADC:vp_ctl_0\
Aliasing \PWM_Motores:PWMUDB:MODULE_1:g2:a0:a_17\ to \ADC:vp_ctl_0\
Aliasing \PWM_Motores:PWMUDB:MODULE_1:g2:a0:a_16\ to \ADC:vp_ctl_0\
Aliasing \PWM_Motores:PWMUDB:MODULE_1:g2:a0:a_15\ to \ADC:vp_ctl_0\
Aliasing \PWM_Motores:PWMUDB:MODULE_1:g2:a0:a_14\ to \ADC:vp_ctl_0\
Aliasing \PWM_Motores:PWMUDB:MODULE_1:g2:a0:a_13\ to \ADC:vp_ctl_0\
Aliasing \PWM_Motores:PWMUDB:MODULE_1:g2:a0:a_12\ to \ADC:vp_ctl_0\
Aliasing \PWM_Motores:PWMUDB:MODULE_1:g2:a0:a_11\ to \ADC:vp_ctl_0\
Aliasing \PWM_Motores:PWMUDB:MODULE_1:g2:a0:a_10\ to \ADC:vp_ctl_0\
Aliasing \PWM_Motores:PWMUDB:MODULE_1:g2:a0:a_9\ to \ADC:vp_ctl_0\
Aliasing \PWM_Motores:PWMUDB:MODULE_1:g2:a0:a_8\ to \ADC:vp_ctl_0\
Aliasing \PWM_Motores:PWMUDB:MODULE_1:g2:a0:a_7\ to \ADC:vp_ctl_0\
Aliasing \PWM_Motores:PWMUDB:MODULE_1:g2:a0:a_6\ to \ADC:vp_ctl_0\
Aliasing \PWM_Motores:PWMUDB:MODULE_1:g2:a0:a_5\ to \ADC:vp_ctl_0\
Aliasing \PWM_Motores:PWMUDB:MODULE_1:g2:a0:a_4\ to \ADC:vp_ctl_0\
Aliasing \PWM_Motores:PWMUDB:MODULE_1:g2:a0:a_3\ to \ADC:vp_ctl_0\
Aliasing \PWM_Motores:PWMUDB:MODULE_1:g2:a0:a_2\ to \ADC:vp_ctl_0\
Aliasing \PWM_Motores:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__Pin_ADC_net_0
Aliasing tmpOE__MotorD_net_0 to tmpOE__Pin_ADC_net_0
Aliasing tmpOE__MotorI_net_0 to tmpOE__Pin_ADC_net_0
Aliasing Net_27 to \ADC:vp_ctl_0\
Aliasing \UART:BUART:tx_hd_send_break\ to \ADC:vp_ctl_0\
Aliasing \UART:BUART:HalfDuplexSend\ to \ADC:vp_ctl_0\
Aliasing \UART:BUART:FinalParityType_1\ to \ADC:vp_ctl_0\
Aliasing \UART:BUART:FinalParityType_0\ to \ADC:vp_ctl_0\
Aliasing \UART:BUART:FinalAddrMode_2\ to \ADC:vp_ctl_0\
Aliasing \UART:BUART:FinalAddrMode_1\ to \ADC:vp_ctl_0\
Aliasing \UART:BUART:FinalAddrMode_0\ to \ADC:vp_ctl_0\
Aliasing \UART:BUART:tx_ctrl_mark\ to \ADC:vp_ctl_0\
Aliasing \UART:BUART:tx_status_6\ to \ADC:vp_ctl_0\
Aliasing \UART:BUART:tx_status_5\ to \ADC:vp_ctl_0\
Aliasing \UART:BUART:tx_status_4\ to \ADC:vp_ctl_0\
Aliasing \UART:BUART:rx_count7_bit8_wire\ to \ADC:vp_ctl_0\
Aliasing \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__Pin_ADC_net_0
Aliasing \UART:BUART:sRX:s23Poll:MODIN3_1\ to \UART:BUART:sRX:s23Poll:MODIN2_1\
Aliasing \UART:BUART:sRX:s23Poll:MODIN3_0\ to \UART:BUART:sRX:s23Poll:MODIN2_0\
Aliasing \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\ to \ADC:vp_ctl_0\
Aliasing \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\ to tmpOE__Pin_ADC_net_0
Aliasing \UART:BUART:sRX:s23Poll:MODIN4_1\ to \UART:BUART:sRX:s23Poll:MODIN2_1\
Aliasing \UART:BUART:sRX:s23Poll:MODIN4_0\ to \UART:BUART:sRX:s23Poll:MODIN2_0\
Aliasing \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:newb_1\ to tmpOE__Pin_ADC_net_0
Aliasing \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:newb_0\ to \ADC:vp_ctl_0\
Aliasing \UART:BUART:rx_status_1\ to \ADC:vp_ctl_0\
Aliasing \UART:BUART:sRX:MODULE_5:g2:a0:newa_6\ to \ADC:vp_ctl_0\
Aliasing \UART:BUART:sRX:MODULE_5:g2:a0:newa_5\ to \ADC:vp_ctl_0\
Aliasing \UART:BUART:sRX:MODULE_5:g2:a0:newa_4\ to \ADC:vp_ctl_0\
Aliasing \UART:BUART:sRX:MODULE_5:g2:a0:newb_6\ to \ADC:vp_ctl_0\
Aliasing \UART:BUART:sRX:MODULE_5:g2:a0:newb_5\ to \ADC:vp_ctl_0\
Aliasing \UART:BUART:sRX:MODULE_5:g2:a0:newb_4\ to \ADC:vp_ctl_0\
Aliasing \UART:BUART:sRX:MODULE_5:g2:a0:newb_3\ to \ADC:vp_ctl_0\
Aliasing \UART:BUART:sRX:MODULE_5:g2:a0:newb_2\ to tmpOE__Pin_ADC_net_0
Aliasing \UART:BUART:sRX:MODULE_5:g2:a0:newb_1\ to tmpOE__Pin_ADC_net_0
Aliasing \UART:BUART:sRX:MODULE_5:g2:a0:newb_0\ to \ADC:vp_ctl_0\
Aliasing \UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:aeqb_0\ to tmpOE__Pin_ADC_net_0
Aliasing tmpOE__Rx_1_net_0 to tmpOE__Pin_ADC_net_0
Aliasing tmpOE__Tx_1_net_0 to tmpOE__Pin_ADC_net_0
Aliasing tmpOE__LED_net_0 to tmpOE__Pin_ADC_net_0
Aliasing tmpOE__SDA_net_0 to tmpOE__Pin_ADC_net_0
Aliasing tmpOE__SCL_net_0 to tmpOE__Pin_ADC_net_0
Aliasing \I2C:Net_969\ to tmpOE__Pin_ADC_net_0
Aliasing \I2C:Net_968\ to tmpOE__Pin_ADC_net_0
Aliasing \PWM_Dir:PWMUDB:hwCapture\ to \ADC:vp_ctl_0\
Aliasing \PWM_Dir:PWMUDB:trig_out\ to tmpOE__Pin_ADC_net_0
Aliasing Net_2029 to \ADC:vp_ctl_0\
Aliasing \PWM_Dir:PWMUDB:runmode_enable\\S\ to \ADC:vp_ctl_0\
Aliasing \PWM_Dir:PWMUDB:ltch_kill_reg\\R\ to \PWM_Dir:PWMUDB:runmode_enable\\R\
Aliasing \PWM_Dir:PWMUDB:ltch_kill_reg\\S\ to \ADC:vp_ctl_0\
Aliasing \PWM_Dir:PWMUDB:min_kill_reg\\R\ to \PWM_Dir:PWMUDB:runmode_enable\\R\
Aliasing \PWM_Dir:PWMUDB:min_kill_reg\\S\ to \ADC:vp_ctl_0\
Aliasing \PWM_Dir:PWMUDB:final_kill\ to tmpOE__Pin_ADC_net_0
Aliasing \PWM_Dir:PWMUDB:dith_count_1\\R\ to \PWM_Dir:PWMUDB:runmode_enable\\R\
Aliasing \PWM_Dir:PWMUDB:dith_count_1\\S\ to \ADC:vp_ctl_0\
Aliasing \PWM_Dir:PWMUDB:dith_count_0\\R\ to \PWM_Dir:PWMUDB:runmode_enable\\R\
Aliasing \PWM_Dir:PWMUDB:dith_count_0\\S\ to \ADC:vp_ctl_0\
Aliasing \PWM_Dir:PWMUDB:cs_addr_0\ to \PWM_Dir:PWMUDB:runmode_enable\\R\
Aliasing \PWM_Dir:PWMUDB:pwm_temp\ to \ADC:vp_ctl_0\
Aliasing \PWM_Dir:PWMUDB:MODULE_7:g2:a0:a_23\ to \ADC:vp_ctl_0\
Aliasing \PWM_Dir:PWMUDB:MODULE_7:g2:a0:a_22\ to \ADC:vp_ctl_0\
Aliasing \PWM_Dir:PWMUDB:MODULE_7:g2:a0:a_21\ to \ADC:vp_ctl_0\
Aliasing \PWM_Dir:PWMUDB:MODULE_7:g2:a0:a_20\ to \ADC:vp_ctl_0\
Aliasing \PWM_Dir:PWMUDB:MODULE_7:g2:a0:a_19\ to \ADC:vp_ctl_0\
Aliasing \PWM_Dir:PWMUDB:MODULE_7:g2:a0:a_18\ to \ADC:vp_ctl_0\
Aliasing \PWM_Dir:PWMUDB:MODULE_7:g2:a0:a_17\ to \ADC:vp_ctl_0\
Aliasing \PWM_Dir:PWMUDB:MODULE_7:g2:a0:a_16\ to \ADC:vp_ctl_0\
Aliasing \PWM_Dir:PWMUDB:MODULE_7:g2:a0:a_15\ to \ADC:vp_ctl_0\
Aliasing \PWM_Dir:PWMUDB:MODULE_7:g2:a0:a_14\ to \ADC:vp_ctl_0\
Aliasing \PWM_Dir:PWMUDB:MODULE_7:g2:a0:a_13\ to \ADC:vp_ctl_0\
Aliasing \PWM_Dir:PWMUDB:MODULE_7:g2:a0:a_12\ to \ADC:vp_ctl_0\
Aliasing \PWM_Dir:PWMUDB:MODULE_7:g2:a0:a_11\ to \ADC:vp_ctl_0\
Aliasing \PWM_Dir:PWMUDB:MODULE_7:g2:a0:a_10\ to \ADC:vp_ctl_0\
Aliasing \PWM_Dir:PWMUDB:MODULE_7:g2:a0:a_9\ to \ADC:vp_ctl_0\
Aliasing \PWM_Dir:PWMUDB:MODULE_7:g2:a0:a_8\ to \ADC:vp_ctl_0\
Aliasing \PWM_Dir:PWMUDB:MODULE_7:g2:a0:a_7\ to \ADC:vp_ctl_0\
Aliasing \PWM_Dir:PWMUDB:MODULE_7:g2:a0:a_6\ to \ADC:vp_ctl_0\
Aliasing \PWM_Dir:PWMUDB:MODULE_7:g2:a0:a_5\ to \ADC:vp_ctl_0\
Aliasing \PWM_Dir:PWMUDB:MODULE_7:g2:a0:a_4\ to \ADC:vp_ctl_0\
Aliasing \PWM_Dir:PWMUDB:MODULE_7:g2:a0:a_3\ to \ADC:vp_ctl_0\
Aliasing \PWM_Dir:PWMUDB:MODULE_7:g2:a0:a_2\ to \ADC:vp_ctl_0\
Aliasing \PWM_Dir:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__Pin_ADC_net_0
Aliasing tmpOE__PWMdir_I_net_0 to tmpOE__Pin_ADC_net_0
Aliasing tmpOE__PWMdir_D_net_0 to tmpOE__Pin_ADC_net_0
Aliasing tmpOE__INMI_net_1 to tmpOE__Pin_ADC_net_0
Aliasing tmpOE__INMI_net_0 to tmpOE__Pin_ADC_net_0
Aliasing tmpOE__INMD_net_1 to tmpOE__Pin_ADC_net_0
Aliasing tmpOE__INMD_net_0 to tmpOE__Pin_ADC_net_0
Aliasing tmpOE__Pin_Ascensor_net_0 to tmpOE__Pin_ADC_net_0
Aliasing \PWM_Door:PWMUDB:hwCapture\ to \ADC:vp_ctl_0\
Aliasing \PWM_Door:PWMUDB:trig_out\ to tmpOE__Pin_ADC_net_0
Aliasing Net_2123 to \ADC:vp_ctl_0\
Aliasing \PWM_Door:PWMUDB:runmode_enable\\S\ to \ADC:vp_ctl_0\
Aliasing \PWM_Door:PWMUDB:ltch_kill_reg\\R\ to \PWM_Door:PWMUDB:runmode_enable\\R\
Aliasing \PWM_Door:PWMUDB:ltch_kill_reg\\S\ to \ADC:vp_ctl_0\
Aliasing \PWM_Door:PWMUDB:min_kill_reg\\R\ to \PWM_Door:PWMUDB:runmode_enable\\R\
Aliasing \PWM_Door:PWMUDB:min_kill_reg\\S\ to \ADC:vp_ctl_0\
Aliasing \PWM_Door:PWMUDB:final_kill\ to tmpOE__Pin_ADC_net_0
Aliasing \PWM_Door:PWMUDB:dith_count_1\\R\ to \PWM_Door:PWMUDB:runmode_enable\\R\
Aliasing \PWM_Door:PWMUDB:dith_count_1\\S\ to \ADC:vp_ctl_0\
Aliasing \PWM_Door:PWMUDB:dith_count_0\\R\ to \PWM_Door:PWMUDB:runmode_enable\\R\
Aliasing \PWM_Door:PWMUDB:dith_count_0\\S\ to \ADC:vp_ctl_0\
Aliasing \PWM_Door:PWMUDB:cs_addr_0\ to \PWM_Door:PWMUDB:runmode_enable\\R\
Aliasing \PWM_Door:PWMUDB:pwm_temp\ to \ADC:vp_ctl_0\
Aliasing \PWM_Door:PWMUDB:MODULE_8:g2:a0:a_23\ to \ADC:vp_ctl_0\
Aliasing \PWM_Door:PWMUDB:MODULE_8:g2:a0:a_22\ to \ADC:vp_ctl_0\
Aliasing \PWM_Door:PWMUDB:MODULE_8:g2:a0:a_21\ to \ADC:vp_ctl_0\
Aliasing \PWM_Door:PWMUDB:MODULE_8:g2:a0:a_20\ to \ADC:vp_ctl_0\
Aliasing \PWM_Door:PWMUDB:MODULE_8:g2:a0:a_19\ to \ADC:vp_ctl_0\
Aliasing \PWM_Door:PWMUDB:MODULE_8:g2:a0:a_18\ to \ADC:vp_ctl_0\
Aliasing \PWM_Door:PWMUDB:MODULE_8:g2:a0:a_17\ to \ADC:vp_ctl_0\
Aliasing \PWM_Door:PWMUDB:MODULE_8:g2:a0:a_16\ to \ADC:vp_ctl_0\
Aliasing \PWM_Door:PWMUDB:MODULE_8:g2:a0:a_15\ to \ADC:vp_ctl_0\
Aliasing \PWM_Door:PWMUDB:MODULE_8:g2:a0:a_14\ to \ADC:vp_ctl_0\
Aliasing \PWM_Door:PWMUDB:MODULE_8:g2:a0:a_13\ to \ADC:vp_ctl_0\
Aliasing \PWM_Door:PWMUDB:MODULE_8:g2:a0:a_12\ to \ADC:vp_ctl_0\
Aliasing \PWM_Door:PWMUDB:MODULE_8:g2:a0:a_11\ to \ADC:vp_ctl_0\
Aliasing \PWM_Door:PWMUDB:MODULE_8:g2:a0:a_10\ to \ADC:vp_ctl_0\
Aliasing \PWM_Door:PWMUDB:MODULE_8:g2:a0:a_9\ to \ADC:vp_ctl_0\
Aliasing \PWM_Door:PWMUDB:MODULE_8:g2:a0:a_8\ to \ADC:vp_ctl_0\
Aliasing \PWM_Door:PWMUDB:MODULE_8:g2:a0:a_7\ to \ADC:vp_ctl_0\
Aliasing \PWM_Door:PWMUDB:MODULE_8:g2:a0:a_6\ to \ADC:vp_ctl_0\
Aliasing \PWM_Door:PWMUDB:MODULE_8:g2:a0:a_5\ to \ADC:vp_ctl_0\
Aliasing \PWM_Door:PWMUDB:MODULE_8:g2:a0:a_4\ to \ADC:vp_ctl_0\
Aliasing \PWM_Door:PWMUDB:MODULE_8:g2:a0:a_3\ to \ADC:vp_ctl_0\
Aliasing \PWM_Door:PWMUDB:MODULE_8:g2:a0:a_2\ to \ADC:vp_ctl_0\
Aliasing \PWM_Door:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_0\ to tmpOE__Pin_ADC_net_0
Aliasing tmpOE__PWMdoor_net_0 to tmpOE__Pin_ADC_net_0
Aliasing tmpOE__Lanzamiento_net_0 to tmpOE__Pin_ADC_net_0
Aliasing tmpOE__INMA_net_1 to tmpOE__Pin_ADC_net_0
Aliasing tmpOE__INMA_net_0 to tmpOE__Pin_ADC_net_0
Aliasing \PWM_Motores:PWMUDB:min_kill_reg\\D\ to tmpOE__Pin_ADC_net_0
Aliasing \PWM_Motores:PWMUDB:prevCapture\\D\ to \ADC:vp_ctl_0\
Aliasing \PWM_Motores:PWMUDB:trig_last\\D\ to \ADC:vp_ctl_0\
Aliasing \PWM_Motores:PWMUDB:ltch_kill_reg\\D\ to tmpOE__Pin_ADC_net_0
Aliasing \PWM_Motores:PWMUDB:tc_i_reg\\D\ to \PWM_Motores:PWMUDB:status_2\
Aliasing \UART:BUART:rx_break_status\\D\ to \ADC:vp_ctl_0\
Aliasing \PWM_Dir:PWMUDB:min_kill_reg\\D\ to tmpOE__Pin_ADC_net_0
Aliasing \PWM_Dir:PWMUDB:prevCapture\\D\ to \ADC:vp_ctl_0\
Aliasing \PWM_Dir:PWMUDB:trig_last\\D\ to \ADC:vp_ctl_0\
Aliasing \PWM_Dir:PWMUDB:ltch_kill_reg\\D\ to tmpOE__Pin_ADC_net_0
Aliasing \PWM_Door:PWMUDB:min_kill_reg\\D\ to tmpOE__Pin_ADC_net_0
Aliasing \PWM_Door:PWMUDB:prevCapture\\D\ to \ADC:vp_ctl_0\
Aliasing \PWM_Door:PWMUDB:trig_last\\D\ to \ADC:vp_ctl_0\
Aliasing \PWM_Door:PWMUDB:ltch_kill_reg\\D\ to tmpOE__Pin_ADC_net_0
Removing Lhs of wire \ADC:vp_ctl_2\[6] = \ADC:vp_ctl_0\[5]
Removing Lhs of wire \ADC:vn_ctl_1\[7] = \ADC:vp_ctl_0\[5]
Removing Lhs of wire \ADC:vn_ctl_3\[8] = \ADC:vp_ctl_0\[5]
Removing Lhs of wire \ADC:vp_ctl_1\[9] = \ADC:vp_ctl_0\[5]
Removing Lhs of wire \ADC:vp_ctl_3\[10] = \ADC:vp_ctl_0\[5]
Removing Lhs of wire \ADC:vn_ctl_0\[11] = \ADC:vp_ctl_0\[5]
Removing Lhs of wire \ADC:vn_ctl_2\[12] = \ADC:vp_ctl_0\[5]
Removing Rhs of wire \ADC:Net_188\[16] = \ADC:Net_221\[17]
Removing Lhs of wire \ADC:soc\[23] = \ADC:vp_ctl_0\[5]
Removing Rhs of wire zero[24] = \ADC:vp_ctl_0\[5]
Removing Lhs of wire \ADC:Net_383\[50] = zero[24]
Removing Lhs of wire one[57] = tmpOE__Pin_ADC_net_0[52]
Removing Lhs of wire \PWM_Motores:PWMUDB:ctrl_enable\[73] = \PWM_Motores:PWMUDB:control_7\[65]
Removing Lhs of wire \PWM_Motores:PWMUDB:hwCapture\[83] = zero[24]
Removing Lhs of wire \PWM_Motores:PWMUDB:hwEnable\[84] = \PWM_Motores:PWMUDB:control_7\[65]
Removing Lhs of wire \PWM_Motores:PWMUDB:trig_out\[88] = tmpOE__Pin_ADC_net_0[52]
Removing Lhs of wire \PWM_Motores:PWMUDB:runmode_enable\\R\[90] = zero[24]
Removing Lhs of wire Net_453[91] = zero[24]
Removing Lhs of wire \PWM_Motores:PWMUDB:runmode_enable\\S\[92] = zero[24]
Removing Lhs of wire \PWM_Motores:PWMUDB:final_enable\[93] = \PWM_Motores:PWMUDB:runmode_enable\[89]
Removing Lhs of wire \PWM_Motores:PWMUDB:ltch_kill_reg\\R\[97] = zero[24]
Removing Lhs of wire \PWM_Motores:PWMUDB:ltch_kill_reg\\S\[98] = zero[24]
Removing Lhs of wire \PWM_Motores:PWMUDB:min_kill_reg\\R\[99] = zero[24]
Removing Lhs of wire \PWM_Motores:PWMUDB:min_kill_reg\\S\[100] = zero[24]
Removing Lhs of wire \PWM_Motores:PWMUDB:final_kill\[103] = tmpOE__Pin_ADC_net_0[52]
Removing Lhs of wire \PWM_Motores:PWMUDB:add_vi_vv_MODGEN_1_1\[107] = \PWM_Motores:PWMUDB:MODULE_1:g2:a0:s_1\[347]
Removing Lhs of wire \PWM_Motores:PWMUDB:add_vi_vv_MODGEN_1_0\[109] = \PWM_Motores:PWMUDB:MODULE_1:g2:a0:s_0\[348]
Removing Lhs of wire \PWM_Motores:PWMUDB:dith_count_1\\R\[110] = zero[24]
Removing Lhs of wire \PWM_Motores:PWMUDB:dith_count_1\\S\[111] = zero[24]
Removing Lhs of wire \PWM_Motores:PWMUDB:dith_count_0\\R\[112] = zero[24]
Removing Lhs of wire \PWM_Motores:PWMUDB:dith_count_0\\S\[113] = zero[24]
Removing Lhs of wire \PWM_Motores:PWMUDB:status_6\[116] = zero[24]
Removing Rhs of wire \PWM_Motores:PWMUDB:status_5\[117] = \PWM_Motores:PWMUDB:final_kill_reg\[132]
Removing Lhs of wire \PWM_Motores:PWMUDB:status_4\[118] = zero[24]
Removing Rhs of wire \PWM_Motores:PWMUDB:status_3\[119] = \PWM_Motores:PWMUDB:fifo_full\[139]
Removing Rhs of wire \PWM_Motores:PWMUDB:status_1\[121] = \PWM_Motores:PWMUDB:cmp2_status_reg\[131]
Removing Rhs of wire \PWM_Motores:PWMUDB:status_0\[122] = \PWM_Motores:PWMUDB:cmp1_status_reg\[130]
Removing Lhs of wire \PWM_Motores:PWMUDB:cmp1_status_reg\\R\[133] = zero[24]
Removing Lhs of wire \PWM_Motores:PWMUDB:cmp1_status_reg\\S\[134] = zero[24]
Removing Lhs of wire \PWM_Motores:PWMUDB:cmp2_status_reg\\R\[135] = zero[24]
Removing Lhs of wire \PWM_Motores:PWMUDB:cmp2_status_reg\\S\[136] = zero[24]
Removing Lhs of wire \PWM_Motores:PWMUDB:final_kill_reg\\R\[137] = zero[24]
Removing Lhs of wire \PWM_Motores:PWMUDB:final_kill_reg\\S\[138] = zero[24]
Removing Lhs of wire \PWM_Motores:PWMUDB:cs_addr_2\[140] = \PWM_Motores:PWMUDB:tc_i\[95]
Removing Lhs of wire \PWM_Motores:PWMUDB:cs_addr_1\[141] = \PWM_Motores:PWMUDB:runmode_enable\[89]
Removing Lhs of wire \PWM_Motores:PWMUDB:cs_addr_0\[142] = zero[24]
Removing Lhs of wire \PWM_Motores:PWMUDB:compare1\[175] = \PWM_Motores:PWMUDB:cmp1_less\[146]
Removing Lhs of wire \PWM_Motores:PWMUDB:compare2\[176] = \PWM_Motores:PWMUDB:cmp2_less\[149]
Removing Rhs of wire Net_1565[186] = \PWM_Motores:PWMUDB:pwm1_i_reg\[179]
Removing Rhs of wire Net_1587[187] = \PWM_Motores:PWMUDB:pwm2_i_reg\[181]
Removing Lhs of wire \PWM_Motores:PWMUDB:pwm_temp\[188] = zero[24]
Removing Lhs of wire \PWM_Motores:PWMUDB:MODULE_1:g2:a0:a_23\[229] = zero[24]
Removing Lhs of wire \PWM_Motores:PWMUDB:MODULE_1:g2:a0:a_22\[230] = zero[24]
Removing Lhs of wire \PWM_Motores:PWMUDB:MODULE_1:g2:a0:a_21\[231] = zero[24]
Removing Lhs of wire \PWM_Motores:PWMUDB:MODULE_1:g2:a0:a_20\[232] = zero[24]
Removing Lhs of wire \PWM_Motores:PWMUDB:MODULE_1:g2:a0:a_19\[233] = zero[24]
Removing Lhs of wire \PWM_Motores:PWMUDB:MODULE_1:g2:a0:a_18\[234] = zero[24]
Removing Lhs of wire \PWM_Motores:PWMUDB:MODULE_1:g2:a0:a_17\[235] = zero[24]
Removing Lhs of wire \PWM_Motores:PWMUDB:MODULE_1:g2:a0:a_16\[236] = zero[24]
Removing Lhs of wire \PWM_Motores:PWMUDB:MODULE_1:g2:a0:a_15\[237] = zero[24]
Removing Lhs of wire \PWM_Motores:PWMUDB:MODULE_1:g2:a0:a_14\[238] = zero[24]
Removing Lhs of wire \PWM_Motores:PWMUDB:MODULE_1:g2:a0:a_13\[239] = zero[24]
Removing Lhs of wire \PWM_Motores:PWMUDB:MODULE_1:g2:a0:a_12\[240] = zero[24]
Removing Lhs of wire \PWM_Motores:PWMUDB:MODULE_1:g2:a0:a_11\[241] = zero[24]
Removing Lhs of wire \PWM_Motores:PWMUDB:MODULE_1:g2:a0:a_10\[242] = zero[24]
Removing Lhs of wire \PWM_Motores:PWMUDB:MODULE_1:g2:a0:a_9\[243] = zero[24]
Removing Lhs of wire \PWM_Motores:PWMUDB:MODULE_1:g2:a0:a_8\[244] = zero[24]
Removing Lhs of wire \PWM_Motores:PWMUDB:MODULE_1:g2:a0:a_7\[245] = zero[24]
Removing Lhs of wire \PWM_Motores:PWMUDB:MODULE_1:g2:a0:a_6\[246] = zero[24]
Removing Lhs of wire \PWM_Motores:PWMUDB:MODULE_1:g2:a0:a_5\[247] = zero[24]
Removing Lhs of wire \PWM_Motores:PWMUDB:MODULE_1:g2:a0:a_4\[248] = zero[24]
Removing Lhs of wire \PWM_Motores:PWMUDB:MODULE_1:g2:a0:a_3\[249] = zero[24]
Removing Lhs of wire \PWM_Motores:PWMUDB:MODULE_1:g2:a0:a_2\[250] = zero[24]
Removing Lhs of wire \PWM_Motores:PWMUDB:MODULE_1:g2:a0:a_1\[251] = \PWM_Motores:PWMUDB:MODIN1_1\[252]
Removing Lhs of wire \PWM_Motores:PWMUDB:MODIN1_1\[252] = \PWM_Motores:PWMUDB:dith_count_1\[106]
Removing Lhs of wire \PWM_Motores:PWMUDB:MODULE_1:g2:a0:a_0\[253] = \PWM_Motores:PWMUDB:MODIN1_0\[254]
Removing Lhs of wire \PWM_Motores:PWMUDB:MODIN1_0\[254] = \PWM_Motores:PWMUDB:dith_count_0\[108]
Removing Lhs of wire \PWM_Motores:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\[386] = tmpOE__Pin_ADC_net_0[52]
Removing Lhs of wire \PWM_Motores:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\[387] = tmpOE__Pin_ADC_net_0[52]
Removing Lhs of wire tmpOE__MotorD_net_0[396] = tmpOE__Pin_ADC_net_0[52]
Removing Lhs of wire tmpOE__MotorI_net_0[402] = tmpOE__Pin_ADC_net_0[52]
Removing Lhs of wire \UART:Net_61\[409] = \UART:Net_9\[408]
Removing Lhs of wire Net_27[413] = zero[24]
Removing Lhs of wire \UART:BUART:tx_hd_send_break\[414] = zero[24]
Removing Lhs of wire \UART:BUART:HalfDuplexSend\[415] = zero[24]
Removing Lhs of wire \UART:BUART:FinalParityType_1\[416] = zero[24]
Removing Lhs of wire \UART:BUART:FinalParityType_0\[417] = zero[24]
Removing Lhs of wire \UART:BUART:FinalAddrMode_2\[418] = zero[24]
Removing Lhs of wire \UART:BUART:FinalAddrMode_1\[419] = zero[24]
Removing Lhs of wire \UART:BUART:FinalAddrMode_0\[420] = zero[24]
Removing Lhs of wire \UART:BUART:tx_ctrl_mark\[421] = zero[24]
Removing Rhs of wire Net_54[428] = \UART:BUART:rx_interrupt_out\[429]
Removing Rhs of wire \UART:BUART:tx_bitclk_enable_pre\[433] = \UART:BUART:tx_bitclk_dp\[469]
Removing Lhs of wire \UART:BUART:tx_counter_tc\[479] = \UART:BUART:tx_counter_dp\[470]
Removing Lhs of wire \UART:BUART:tx_status_6\[480] = zero[24]
Removing Lhs of wire \UART:BUART:tx_status_5\[481] = zero[24]
Removing Lhs of wire \UART:BUART:tx_status_4\[482] = zero[24]
Removing Lhs of wire \UART:BUART:tx_status_1\[484] = \UART:BUART:tx_fifo_empty\[447]
Removing Lhs of wire \UART:BUART:tx_status_3\[486] = \UART:BUART:tx_fifo_notfull\[446]
Removing Lhs of wire \UART:BUART:rx_count7_bit8_wire\[546] = zero[24]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:add_vv_vv_MODGEN_2_1\[554] = \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:s_1\[565]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:add_vv_vv_MODGEN_2_0\[556] = \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:s_0\[566]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_3\[557] = \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\[582]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_4\[558] = \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:lta_0\[596]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:a_1\[559] = \UART:BUART:sRX:s23Poll:MODIN2_1\[560]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODIN2_1\[560] = \UART:BUART:pollcount_1\[552]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:a_0\[561] = \UART:BUART:sRX:s23Poll:MODIN2_0\[562]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODIN2_0\[562] = \UART:BUART:pollcount_0\[555]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_0\[568] = tmpOE__Pin_ADC_net_0[52]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:g1:z1:s0:g1:u0:b_0\[569] = tmpOE__Pin_ADC_net_0[52]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_1\[570] = \UART:BUART:pollcount_1\[552]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODIN3_1\[571] = \UART:BUART:pollcount_1\[552]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newa_0\[572] = \UART:BUART:pollcount_0\[555]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODIN3_0\[573] = \UART:BUART:pollcount_0\[555]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_1\[574] = zero[24]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:newb_0\[575] = tmpOE__Pin_ADC_net_0[52]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_1\[576] = \UART:BUART:pollcount_1\[552]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:dataa_0\[577] = \UART:BUART:pollcount_0\[555]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_1\[578] = zero[24]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:datab_0\[579] = tmpOE__Pin_ADC_net_0[52]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:newa_1\[584] = \UART:BUART:pollcount_1\[552]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODIN4_1\[585] = \UART:BUART:pollcount_1\[552]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:newa_0\[586] = \UART:BUART:pollcount_0\[555]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODIN4_0\[587] = \UART:BUART:pollcount_0\[555]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:newb_1\[588] = tmpOE__Pin_ADC_net_0[52]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:newb_0\[589] = zero[24]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:dataa_1\[590] = \UART:BUART:pollcount_1\[552]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:dataa_0\[591] = \UART:BUART:pollcount_0\[555]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:datab_1\[592] = tmpOE__Pin_ADC_net_0[52]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:datab_0\[593] = zero[24]
Removing Lhs of wire \UART:BUART:rx_status_1\[600] = zero[24]
Removing Rhs of wire \UART:BUART:rx_status_2\[601] = \UART:BUART:rx_parity_error_status\[602]
Removing Rhs of wire \UART:BUART:rx_status_3\[603] = \UART:BUART:rx_stop_bit_error\[604]
Removing Lhs of wire \UART:BUART:sRX:cmp_vv_vv_MODGEN_5\[614] = \UART:BUART:sRX:MODULE_5:g2:a0:lta_0\[663]
Removing Lhs of wire \UART:BUART:sRX:cmp_vv_vv_MODGEN_6\[618] = \UART:BUART:sRX:MODULE_6:g1:a0:xneq\[685]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:newa_6\[619] = zero[24]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:newa_5\[620] = zero[24]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:newa_4\[621] = zero[24]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:newa_3\[622] = \UART:BUART:sRX:MODIN5_6\[623]
Removing Lhs of wire \UART:BUART:sRX:MODIN5_6\[623] = \UART:BUART:rx_count_6\[541]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:newa_2\[624] = \UART:BUART:sRX:MODIN5_5\[625]
Removing Lhs of wire \UART:BUART:sRX:MODIN5_5\[625] = \UART:BUART:rx_count_5\[542]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:newa_1\[626] = \UART:BUART:sRX:MODIN5_4\[627]
Removing Lhs of wire \UART:BUART:sRX:MODIN5_4\[627] = \UART:BUART:rx_count_4\[543]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:newa_0\[628] = \UART:BUART:sRX:MODIN5_3\[629]
Removing Lhs of wire \UART:BUART:sRX:MODIN5_3\[629] = \UART:BUART:rx_count_3\[544]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:newb_6\[630] = zero[24]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:newb_5\[631] = zero[24]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:newb_4\[632] = zero[24]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:newb_3\[633] = zero[24]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:newb_2\[634] = tmpOE__Pin_ADC_net_0[52]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:newb_1\[635] = tmpOE__Pin_ADC_net_0[52]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:newb_0\[636] = zero[24]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:dataa_6\[637] = zero[24]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:dataa_5\[638] = zero[24]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:dataa_4\[639] = zero[24]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:dataa_3\[640] = \UART:BUART:rx_count_6\[541]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:dataa_2\[641] = \UART:BUART:rx_count_5\[542]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:dataa_1\[642] = \UART:BUART:rx_count_4\[543]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:dataa_0\[643] = \UART:BUART:rx_count_3\[544]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:datab_6\[644] = zero[24]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:datab_5\[645] = zero[24]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:datab_4\[646] = zero[24]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:datab_3\[647] = zero[24]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:datab_2\[648] = tmpOE__Pin_ADC_net_0[52]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:datab_1\[649] = tmpOE__Pin_ADC_net_0[52]
Removing Lhs of wire \UART:BUART:sRX:MODULE_5:g2:a0:datab_0\[650] = zero[24]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g1:a0:newa_0\[665] = \UART:BUART:rx_postpoll\[500]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g1:a0:newb_0\[666] = \UART:BUART:rx_parity_bit\[617]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g1:a0:dataa_0\[667] = \UART:BUART:rx_postpoll\[500]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g1:a0:datab_0\[668] = \UART:BUART:rx_parity_bit\[617]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:a_0\[669] = \UART:BUART:rx_postpoll\[500]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:b_0\[670] = \UART:BUART:rx_parity_bit\[617]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:aeqb_0\[672] = tmpOE__Pin_ADC_net_0[52]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:eq_0\[673] = \UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:xnor_array_0\[671]
Removing Lhs of wire \UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:eqi_0\[674] = \UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:xnor_array_0\[671]
Removing Lhs of wire tmpOE__Rx_1_net_0[696] = tmpOE__Pin_ADC_net_0[52]
Removing Lhs of wire tmpOE__Tx_1_net_0[701] = tmpOE__Pin_ADC_net_0[52]
Removing Lhs of wire tmpOE__LED_net_0[708] = tmpOE__Pin_ADC_net_0[52]
Removing Lhs of wire tmpOE__SDA_net_0[714] = tmpOE__Pin_ADC_net_0[52]
Removing Lhs of wire tmpOE__SCL_net_0[720] = tmpOE__Pin_ADC_net_0[52]
Removing Rhs of wire \I2C:sda_x_wire\[734] = \I2C:Net_643_1\[735]
Removing Rhs of wire \I2C:Net_697\[737] = \I2C:Net_643_2\[743]
Removing Rhs of wire \I2C:Net_1109_0\[740] = \I2C:scl_yfb\[753]
Removing Rhs of wire \I2C:Net_1109_1\[741] = \I2C:sda_yfb\[754]
Removing Lhs of wire \I2C:scl_x_wire\[744] = \I2C:Net_643_0\[742]
Removing Lhs of wire \I2C:Net_969\[745] = tmpOE__Pin_ADC_net_0[52]
Removing Lhs of wire \I2C:Net_968\[746] = tmpOE__Pin_ADC_net_0[52]
Removing Lhs of wire \I2C:tmpOE__Bufoe_scl_net_0\[756] = tmpOE__Pin_ADC_net_0[52]
Removing Lhs of wire \I2C:tmpOE__Bufoe_sda_net_0\[758] = tmpOE__Pin_ADC_net_0[52]
Removing Lhs of wire \PWM_Dir:PWMUDB:ctrl_enable\[778] = \PWM_Dir:PWMUDB:control_7\[770]
Removing Lhs of wire \PWM_Dir:PWMUDB:hwCapture\[788] = zero[24]
Removing Lhs of wire \PWM_Dir:PWMUDB:hwEnable\[789] = \PWM_Dir:PWMUDB:control_7\[770]
Removing Lhs of wire \PWM_Dir:PWMUDB:trig_out\[793] = tmpOE__Pin_ADC_net_0[52]
Removing Lhs of wire \PWM_Dir:PWMUDB:runmode_enable\\R\[795] = zero[24]
Removing Lhs of wire Net_2029[796] = zero[24]
Removing Lhs of wire \PWM_Dir:PWMUDB:runmode_enable\\S\[797] = zero[24]
Removing Lhs of wire \PWM_Dir:PWMUDB:final_enable\[798] = \PWM_Dir:PWMUDB:runmode_enable\[794]
Removing Lhs of wire \PWM_Dir:PWMUDB:ltch_kill_reg\\R\[802] = zero[24]
Removing Lhs of wire \PWM_Dir:PWMUDB:ltch_kill_reg\\S\[803] = zero[24]
Removing Lhs of wire \PWM_Dir:PWMUDB:min_kill_reg\\R\[804] = zero[24]
Removing Lhs of wire \PWM_Dir:PWMUDB:min_kill_reg\\S\[805] = zero[24]
Removing Lhs of wire \PWM_Dir:PWMUDB:final_kill\[808] = tmpOE__Pin_ADC_net_0[52]
Removing Lhs of wire \PWM_Dir:PWMUDB:add_vi_vv_MODGEN_7_1\[812] = \PWM_Dir:PWMUDB:MODULE_7:g2:a0:s_1\[1078]
Removing Lhs of wire \PWM_Dir:PWMUDB:add_vi_vv_MODGEN_7_0\[814] = \PWM_Dir:PWMUDB:MODULE_7:g2:a0:s_0\[1079]
Removing Lhs of wire \PWM_Dir:PWMUDB:dith_count_1\\R\[815] = zero[24]
Removing Lhs of wire \PWM_Dir:PWMUDB:dith_count_1\\S\[816] = zero[24]
Removing Lhs of wire \PWM_Dir:PWMUDB:dith_count_0\\R\[817] = zero[24]
Removing Lhs of wire \PWM_Dir:PWMUDB:dith_count_0\\S\[818] = zero[24]
Removing Lhs of wire \PWM_Dir:PWMUDB:cs_addr_2\[820] = \PWM_Dir:PWMUDB:tc_i\[800]
Removing Lhs of wire \PWM_Dir:PWMUDB:cs_addr_1\[821] = \PWM_Dir:PWMUDB:runmode_enable\[794]
Removing Lhs of wire \PWM_Dir:PWMUDB:cs_addr_0\[822] = zero[24]
Removing Lhs of wire \PWM_Dir:PWMUDB:compare1\[904] = \PWM_Dir:PWMUDB:cmp1_less\[874]
Removing Lhs of wire \PWM_Dir:PWMUDB:compare2\[905] = \PWM_Dir:PWMUDB:cmp2_less\[877]
Removing Rhs of wire Net_2044[915] = \PWM_Dir:PWMUDB:pwm1_i_reg\[908]
Removing Rhs of wire Net_2045[916] = \PWM_Dir:PWMUDB:pwm2_i_reg\[910]
Removing Lhs of wire \PWM_Dir:PWMUDB:pwm_temp\[917] = zero[24]
Removing Lhs of wire \PWM_Dir:PWMUDB:MODULE_7:g2:a0:a_23\[960] = zero[24]
Removing Lhs of wire \PWM_Dir:PWMUDB:MODULE_7:g2:a0:a_22\[961] = zero[24]
Removing Lhs of wire \PWM_Dir:PWMUDB:MODULE_7:g2:a0:a_21\[962] = zero[24]
Removing Lhs of wire \PWM_Dir:PWMUDB:MODULE_7:g2:a0:a_20\[963] = zero[24]
Removing Lhs of wire \PWM_Dir:PWMUDB:MODULE_7:g2:a0:a_19\[964] = zero[24]
Removing Lhs of wire \PWM_Dir:PWMUDB:MODULE_7:g2:a0:a_18\[965] = zero[24]
Removing Lhs of wire \PWM_Dir:PWMUDB:MODULE_7:g2:a0:a_17\[966] = zero[24]
Removing Lhs of wire \PWM_Dir:PWMUDB:MODULE_7:g2:a0:a_16\[967] = zero[24]
Removing Lhs of wire \PWM_Dir:PWMUDB:MODULE_7:g2:a0:a_15\[968] = zero[24]
Removing Lhs of wire \PWM_Dir:PWMUDB:MODULE_7:g2:a0:a_14\[969] = zero[24]
Removing Lhs of wire \PWM_Dir:PWMUDB:MODULE_7:g2:a0:a_13\[970] = zero[24]
Removing Lhs of wire \PWM_Dir:PWMUDB:MODULE_7:g2:a0:a_12\[971] = zero[24]
Removing Lhs of wire \PWM_Dir:PWMUDB:MODULE_7:g2:a0:a_11\[972] = zero[24]
Removing Lhs of wire \PWM_Dir:PWMUDB:MODULE_7:g2:a0:a_10\[973] = zero[24]
Removing Lhs of wire \PWM_Dir:PWMUDB:MODULE_7:g2:a0:a_9\[974] = zero[24]
Removing Lhs of wire \PWM_Dir:PWMUDB:MODULE_7:g2:a0:a_8\[975] = zero[24]
Removing Lhs of wire \PWM_Dir:PWMUDB:MODULE_7:g2:a0:a_7\[976] = zero[24]
Removing Lhs of wire \PWM_Dir:PWMUDB:MODULE_7:g2:a0:a_6\[977] = zero[24]
Removing Lhs of wire \PWM_Dir:PWMUDB:MODULE_7:g2:a0:a_5\[978] = zero[24]
Removing Lhs of wire \PWM_Dir:PWMUDB:MODULE_7:g2:a0:a_4\[979] = zero[24]
Removing Lhs of wire \PWM_Dir:PWMUDB:MODULE_7:g2:a0:a_3\[980] = zero[24]
Removing Lhs of wire \PWM_Dir:PWMUDB:MODULE_7:g2:a0:a_2\[981] = zero[24]
Removing Lhs of wire \PWM_Dir:PWMUDB:MODULE_7:g2:a0:a_1\[982] = \PWM_Dir:PWMUDB:MODIN6_1\[983]
Removing Lhs of wire \PWM_Dir:PWMUDB:MODIN6_1\[983] = \PWM_Dir:PWMUDB:dith_count_1\[811]
Removing Lhs of wire \PWM_Dir:PWMUDB:MODULE_7:g2:a0:a_0\[984] = \PWM_Dir:PWMUDB:MODIN6_0\[985]
Removing Lhs of wire \PWM_Dir:PWMUDB:MODIN6_0\[985] = \PWM_Dir:PWMUDB:dith_count_0\[813]
Removing Lhs of wire \PWM_Dir:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_0\[1117] = tmpOE__Pin_ADC_net_0[52]
Removing Lhs of wire \PWM_Dir:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_0\[1118] = tmpOE__Pin_ADC_net_0[52]
Removing Lhs of wire tmpOE__PWMdir_I_net_0[1128] = tmpOE__Pin_ADC_net_0[52]
Removing Lhs of wire tmpOE__PWMdir_D_net_0[1134] = tmpOE__Pin_ADC_net_0[52]
Removing Lhs of wire tmpOE__INMI_net_1[1140] = tmpOE__Pin_ADC_net_0[52]
Removing Lhs of wire tmpOE__INMI_net_0[1141] = tmpOE__Pin_ADC_net_0[52]
Removing Lhs of wire tmpOE__INMD_net_1[1149] = tmpOE__Pin_ADC_net_0[52]
Removing Lhs of wire tmpOE__INMD_net_0[1150] = tmpOE__Pin_ADC_net_0[52]
Removing Lhs of wire tmpOE__Pin_Ascensor_net_0[1158] = tmpOE__Pin_ADC_net_0[52]
Removing Rhs of wire Net_2205[1159] = \PWM_Door:PWMUDB:pwm2_i_reg\[1309]
Removing Lhs of wire \PWM_Door:PWMUDB:ctrl_enable\[1177] = \PWM_Door:PWMUDB:control_7\[1169]
Removing Lhs of wire \PWM_Door:PWMUDB:hwCapture\[1187] = zero[24]
Removing Lhs of wire \PWM_Door:PWMUDB:hwEnable\[1188] = \PWM_Door:PWMUDB:control_7\[1169]
Removing Lhs of wire \PWM_Door:PWMUDB:trig_out\[1192] = tmpOE__Pin_ADC_net_0[52]
Removing Lhs of wire \PWM_Door:PWMUDB:runmode_enable\\R\[1194] = zero[24]
Removing Lhs of wire Net_2123[1195] = zero[24]
Removing Lhs of wire \PWM_Door:PWMUDB:runmode_enable\\S\[1196] = zero[24]
Removing Lhs of wire \PWM_Door:PWMUDB:final_enable\[1197] = \PWM_Door:PWMUDB:runmode_enable\[1193]
Removing Lhs of wire \PWM_Door:PWMUDB:ltch_kill_reg\\R\[1201] = zero[24]
Removing Lhs of wire \PWM_Door:PWMUDB:ltch_kill_reg\\S\[1202] = zero[24]
Removing Lhs of wire \PWM_Door:PWMUDB:min_kill_reg\\R\[1203] = zero[24]
Removing Lhs of wire \PWM_Door:PWMUDB:min_kill_reg\\S\[1204] = zero[24]
Removing Lhs of wire \PWM_Door:PWMUDB:final_kill\[1207] = tmpOE__Pin_ADC_net_0[52]
Removing Lhs of wire \PWM_Door:PWMUDB:add_vi_vv_MODGEN_8_1\[1211] = \PWM_Door:PWMUDB:MODULE_8:g2:a0:s_1\[1476]
Removing Lhs of wire \PWM_Door:PWMUDB:add_vi_vv_MODGEN_8_0\[1213] = \PWM_Door:PWMUDB:MODULE_8:g2:a0:s_0\[1477]
Removing Lhs of wire \PWM_Door:PWMUDB:dith_count_1\\R\[1214] = zero[24]
Removing Lhs of wire \PWM_Door:PWMUDB:dith_count_1\\S\[1215] = zero[24]
Removing Lhs of wire \PWM_Door:PWMUDB:dith_count_0\\R\[1216] = zero[24]
Removing Lhs of wire \PWM_Door:PWMUDB:dith_count_0\\S\[1217] = zero[24]
Removing Lhs of wire \PWM_Door:PWMUDB:cs_addr_2\[1219] = \PWM_Door:PWMUDB:tc_i\[1199]
Removing Lhs of wire \PWM_Door:PWMUDB:cs_addr_1\[1220] = \PWM_Door:PWMUDB:runmode_enable\[1193]
Removing Lhs of wire \PWM_Door:PWMUDB:cs_addr_0\[1221] = zero[24]
Removing Lhs of wire \PWM_Door:PWMUDB:compare1\[1303] = \PWM_Door:PWMUDB:cmp1_less\[1273]
Removing Lhs of wire \PWM_Door:PWMUDB:compare2\[1304] = \PWM_Door:PWMUDB:cmp2_less\[1276]
Removing Rhs of wire Net_2126[1314] = \PWM_Door:PWMUDB:pwm1_i_reg\[1307]
Removing Lhs of wire \PWM_Door:PWMUDB:pwm_temp\[1315] = zero[24]
Removing Lhs of wire \PWM_Door:PWMUDB:MODULE_8:g2:a0:a_23\[1358] = zero[24]
Removing Lhs of wire \PWM_Door:PWMUDB:MODULE_8:g2:a0:a_22\[1359] = zero[24]
Removing Lhs of wire \PWM_Door:PWMUDB:MODULE_8:g2:a0:a_21\[1360] = zero[24]
Removing Lhs of wire \PWM_Door:PWMUDB:MODULE_8:g2:a0:a_20\[1361] = zero[24]
Removing Lhs of wire \PWM_Door:PWMUDB:MODULE_8:g2:a0:a_19\[1362] = zero[24]
Removing Lhs of wire \PWM_Door:PWMUDB:MODULE_8:g2:a0:a_18\[1363] = zero[24]
Removing Lhs of wire \PWM_Door:PWMUDB:MODULE_8:g2:a0:a_17\[1364] = zero[24]
Removing Lhs of wire \PWM_Door:PWMUDB:MODULE_8:g2:a0:a_16\[1365] = zero[24]
Removing Lhs of wire \PWM_Door:PWMUDB:MODULE_8:g2:a0:a_15\[1366] = zero[24]
Removing Lhs of wire \PWM_Door:PWMUDB:MODULE_8:g2:a0:a_14\[1367] = zero[24]
Removing Lhs of wire \PWM_Door:PWMUDB:MODULE_8:g2:a0:a_13\[1368] = zero[24]
Removing Lhs of wire \PWM_Door:PWMUDB:MODULE_8:g2:a0:a_12\[1369] = zero[24]
Removing Lhs of wire \PWM_Door:PWMUDB:MODULE_8:g2:a0:a_11\[1370] = zero[24]
Removing Lhs of wire \PWM_Door:PWMUDB:MODULE_8:g2:a0:a_10\[1371] = zero[24]
Removing Lhs of wire \PWM_Door:PWMUDB:MODULE_8:g2:a0:a_9\[1372] = zero[24]
Removing Lhs of wire \PWM_Door:PWMUDB:MODULE_8:g2:a0:a_8\[1373] = zero[24]
Removing Lhs of wire \PWM_Door:PWMUDB:MODULE_8:g2:a0:a_7\[1374] = zero[24]
Removing Lhs of wire \PWM_Door:PWMUDB:MODULE_8:g2:a0:a_6\[1375] = zero[24]
Removing Lhs of wire \PWM_Door:PWMUDB:MODULE_8:g2:a0:a_5\[1376] = zero[24]
Removing Lhs of wire \PWM_Door:PWMUDB:MODULE_8:g2:a0:a_4\[1377] = zero[24]
Removing Lhs of wire \PWM_Door:PWMUDB:MODULE_8:g2:a0:a_3\[1378] = zero[24]
Removing Lhs of wire \PWM_Door:PWMUDB:MODULE_8:g2:a0:a_2\[1379] = zero[24]
Removing Lhs of wire \PWM_Door:PWMUDB:MODULE_8:g2:a0:a_1\[1380] = \PWM_Door:PWMUDB:MODIN7_1\[1381]
Removing Lhs of wire \PWM_Door:PWMUDB:MODIN7_1\[1381] = \PWM_Door:PWMUDB:dith_count_1\[1210]
Removing Lhs of wire \PWM_Door:PWMUDB:MODULE_8:g2:a0:a_0\[1382] = \PWM_Door:PWMUDB:MODIN7_0\[1383]
Removing Lhs of wire \PWM_Door:PWMUDB:MODIN7_0\[1383] = \PWM_Door:PWMUDB:dith_count_0\[1212]
Removing Lhs of wire \PWM_Door:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_0\[1515] = tmpOE__Pin_ADC_net_0[52]
Removing Lhs of wire \PWM_Door:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_0\[1516] = tmpOE__Pin_ADC_net_0[52]
Removing Lhs of wire tmpOE__PWMdoor_net_0[1525] = tmpOE__Pin_ADC_net_0[52]
Removing Lhs of wire tmpOE__Lanzamiento_net_0[1531] = tmpOE__Pin_ADC_net_0[52]
Removing Lhs of wire tmpOE__INMA_net_1[1537] = tmpOE__Pin_ADC_net_0[52]
Removing Lhs of wire tmpOE__INMA_net_0[1538] = tmpOE__Pin_ADC_net_0[52]
Removing Lhs of wire \PWM_Motores:PWMUDB:min_kill_reg\\D\[1545] = tmpOE__Pin_ADC_net_0[52]
Removing Lhs of wire \PWM_Motores:PWMUDB:prevCapture\\D\[1546] = zero[24]
Removing Lhs of wire \PWM_Motores:PWMUDB:trig_last\\D\[1547] = zero[24]
Removing Lhs of wire \PWM_Motores:PWMUDB:ltch_kill_reg\\D\[1550] = tmpOE__Pin_ADC_net_0[52]
Removing Lhs of wire \PWM_Motores:PWMUDB:prevCompare1\\D\[1553] = \PWM_Motores:PWMUDB:cmp1\[125]
Removing Lhs of wire \PWM_Motores:PWMUDB:prevCompare2\\D\[1554] = \PWM_Motores:PWMUDB:cmp2\[128]
Removing Lhs of wire \PWM_Motores:PWMUDB:cmp1_status_reg\\D\[1555] = \PWM_Motores:PWMUDB:cmp1_status\[126]
Removing Lhs of wire \PWM_Motores:PWMUDB:cmp2_status_reg\\D\[1556] = \PWM_Motores:PWMUDB:cmp2_status\[129]
Removing Lhs of wire \PWM_Motores:PWMUDB:pwm_i_reg\\D\[1558] = \PWM_Motores:PWMUDB:pwm_i\[178]
Removing Lhs of wire \PWM_Motores:PWMUDB:pwm1_i_reg\\D\[1559] = \PWM_Motores:PWMUDB:pwm1_i\[180]
Removing Lhs of wire \PWM_Motores:PWMUDB:pwm2_i_reg\\D\[1560] = \PWM_Motores:PWMUDB:pwm2_i\[182]
Removing Lhs of wire \PWM_Motores:PWMUDB:tc_i_reg\\D\[1561] = \PWM_Motores:PWMUDB:status_2\[120]
Removing Lhs of wire \UART:BUART:reset_reg\\D\[1562] = zero[24]
Removing Lhs of wire \UART:BUART:rx_bitclk\\D\[1577] = \UART:BUART:rx_bitclk_pre\[535]
Removing Lhs of wire \UART:BUART:rx_parity_error_pre\\D\[1586] = \UART:BUART:rx_parity_error_pre\[612]
Removing Lhs of wire \UART:BUART:rx_break_status\\D\[1587] = zero[24]
Removing Lhs of wire \PWM_Dir:PWMUDB:min_kill_reg\\D\[1591] = tmpOE__Pin_ADC_net_0[52]
Removing Lhs of wire \PWM_Dir:PWMUDB:prevCapture\\D\[1592] = zero[24]
Removing Lhs of wire \PWM_Dir:PWMUDB:trig_last\\D\[1593] = zero[24]
Removing Lhs of wire \PWM_Dir:PWMUDB:ltch_kill_reg\\D\[1596] = tmpOE__Pin_ADC_net_0[52]
Removing Lhs of wire \PWM_Dir:PWMUDB:pwm_i_reg\\D\[1599] = \PWM_Dir:PWMUDB:pwm_i\[907]
Removing Lhs of wire \PWM_Dir:PWMUDB:pwm1_i_reg\\D\[1600] = \PWM_Dir:PWMUDB:pwm1_i\[909]
Removing Lhs of wire \PWM_Dir:PWMUDB:pwm2_i_reg\\D\[1601] = \PWM_Dir:PWMUDB:pwm2_i\[911]
Removing Lhs of wire \PWM_Door:PWMUDB:min_kill_reg\\D\[1603] = tmpOE__Pin_ADC_net_0[52]
Removing Lhs of wire \PWM_Door:PWMUDB:prevCapture\\D\[1604] = zero[24]
Removing Lhs of wire \PWM_Door:PWMUDB:trig_last\\D\[1605] = zero[24]
Removing Lhs of wire \PWM_Door:PWMUDB:ltch_kill_reg\\D\[1608] = tmpOE__Pin_ADC_net_0[52]
Removing Lhs of wire \PWM_Door:PWMUDB:pwm_i_reg\\D\[1611] = \PWM_Door:PWMUDB:pwm_i\[1306]
Removing Lhs of wire \PWM_Door:PWMUDB:pwm1_i_reg\\D\[1612] = \PWM_Door:PWMUDB:pwm1_i\[1308]
Removing Lhs of wire \PWM_Door:PWMUDB:pwm2_i_reg\\D\[1613] = \PWM_Door:PWMUDB:pwm2_i\[1310]

------------------------------------------------------
Aliased 0 equations, 341 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'zero' (cost = 0):
zero <=  ('0') ;

Note:  Expanding virtual equation for 'tmpOE__Pin_ADC_net_0' (cost = 0):
tmpOE__Pin_ADC_net_0 <=  ('1') ;

Note:  Expanding virtual equation for '\PWM_Motores:PWMUDB:cmp1\' (cost = 0):
\PWM_Motores:PWMUDB:cmp1\ <= (\PWM_Motores:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\PWM_Motores:PWMUDB:cmp2\' (cost = 0):
\PWM_Motores:PWMUDB:cmp2\ <= (\PWM_Motores:PWMUDB:cmp2_less\);

Note:  Expanding virtual equation for '\PWM_Motores:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\PWM_Motores:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\PWM_Motores:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_Motores:PWMUDB:MODULE_1:g2:a0:s_0\' (cost = 0):
\PWM_Motores:PWMUDB:MODULE_1:g2:a0:s_0\ <= (not \PWM_Motores:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_Motores:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\PWM_Motores:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Motores:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\PWM_Motores:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Motores:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\PWM_Motores:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\PWM_Motores:PWMUDB:dith_count_1\ and \PWM_Motores:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\UART:BUART:rx_addressmatch\' (cost = 0):
\UART:BUART:rx_addressmatch\ <= (\UART:BUART:rx_addressmatch2\
	OR \UART:BUART:rx_addressmatch1\);

Note:  Expanding virtual equation for '\UART:BUART:rx_bitclk_pre\' (cost = 1):
\UART:BUART:rx_bitclk_pre\ <= ((not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\ and not \UART:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART:BUART:rx_bitclk_pre16x\' (cost = 0):
\UART:BUART:rx_bitclk_pre16x\ <= ((not \UART:BUART:rx_count_2\ and \UART:BUART:rx_count_1\ and \UART:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART:BUART:rx_poll_bit1\' (cost = 1):
\UART:BUART:rx_poll_bit1\ <= ((not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\ and \UART:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART:BUART:rx_poll_bit2\' (cost = 1):
\UART:BUART:rx_poll_bit2\ <= ((not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\ and not \UART:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART:BUART:pollingrange\' (cost = 4):
\UART:BUART:pollingrange\ <= ((not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\));

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\UART:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:s_0\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:s_0\ <= (not \UART:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:gta_1\ <= (\UART:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:lta_1\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:lta_1\ <= (not \UART:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:gta_1\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:gta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_5:g2:a0:lta_6\' (cost = 0):
\UART:BUART:sRX:MODULE_5:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_5:g2:a0:gta_6\' (cost = 0):
\UART:BUART:sRX:MODULE_5:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_5:g2:a0:lta_5\' (cost = 0):
\UART:BUART:sRX:MODULE_5:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_5:g2:a0:gta_5\' (cost = 0):
\UART:BUART:sRX:MODULE_5:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_5:g2:a0:lta_4\' (cost = 0):
\UART:BUART:sRX:MODULE_5:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_5:g2:a0:gta_4\' (cost = 0):
\UART:BUART:sRX:MODULE_5:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_5:g2:a0:lta_3\' (cost = 0):
\UART:BUART:sRX:MODULE_5:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_5:g2:a0:gta_3\' (cost = 0):
\UART:BUART:sRX:MODULE_5:g2:a0:gta_3\ <= (\UART:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_5:g2:a0:lta_2\' (cost = 1):
\UART:BUART:sRX:MODULE_5:g2:a0:lta_2\ <= ((not \UART:BUART:rx_count_6\ and not \UART:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_5:g2:a0:gta_2\' (cost = 0):
\UART:BUART:sRX:MODULE_5:g2:a0:gta_2\ <= (\UART:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_5:g2:a0:lta_1\' (cost = 2):
\UART:BUART:sRX:MODULE_5:g2:a0:lta_1\ <= ((not \UART:BUART:rx_count_6\ and not \UART:BUART:rx_count_4\)
	OR (not \UART:BUART:rx_count_6\ and not \UART:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_5:g2:a0:gta_1\' (cost = 0):
\UART:BUART:sRX:MODULE_5:g2:a0:gta_1\ <= (\UART:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_5:g2:a0:lta_0\' (cost = 8):
\UART:BUART:sRX:MODULE_5:g2:a0:lta_0\ <= ((not \UART:BUART:rx_count_6\ and not \UART:BUART:rx_count_4\)
	OR (not \UART:BUART:rx_count_6\ and not \UART:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\PWM_Dir:PWMUDB:cmp1\' (cost = 0):
\PWM_Dir:PWMUDB:cmp1\ <= (\PWM_Dir:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\PWM_Dir:PWMUDB:cmp2\' (cost = 0):
\PWM_Dir:PWMUDB:cmp2\ <= (\PWM_Dir:PWMUDB:cmp2_less\);

Note:  Expanding virtual equation for '\PWM_Dir:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\PWM_Dir:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\PWM_Dir:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_Dir:PWMUDB:MODULE_7:g2:a0:s_0\' (cost = 0):
\PWM_Dir:PWMUDB:MODULE_7:g2:a0:s_0\ <= (not \PWM_Dir:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_Dir:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\PWM_Dir:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Dir:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\PWM_Dir:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Dir:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\PWM_Dir:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\PWM_Dir:PWMUDB:dith_count_1\ and \PWM_Dir:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_Door:PWMUDB:cmp1\' (cost = 0):
\PWM_Door:PWMUDB:cmp1\ <= (\PWM_Door:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\PWM_Door:PWMUDB:cmp2\' (cost = 0):
\PWM_Door:PWMUDB:cmp2\ <= (\PWM_Door:PWMUDB:cmp2_less\);

Note:  Expanding virtual equation for '\PWM_Door:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\PWM_Door:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\PWM_Door:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_Door:PWMUDB:MODULE_8:g2:a0:s_0\' (cost = 0):
\PWM_Door:PWMUDB:MODULE_8:g2:a0:s_0\ <= (not \PWM_Door:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_Door:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\PWM_Door:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Door:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\PWM_Door:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Door:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\PWM_Door:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\PWM_Door:PWMUDB:dith_count_1\ and \PWM_Door:PWMUDB:dith_count_0\));


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\PWM_Motores:PWMUDB:MODULE_1:g2:a0:s_1\' (cost = 2):
\PWM_Motores:PWMUDB:MODULE_1:g2:a0:s_1\ <= ((not \PWM_Motores:PWMUDB:dith_count_0\ and \PWM_Motores:PWMUDB:dith_count_1\)
	OR (not \PWM_Motores:PWMUDB:dith_count_1\ and \PWM_Motores:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_Motores:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\PWM_Motores:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Motores:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\PWM_Motores:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Motores:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\PWM_Motores:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\' (cost = 4):
\UART:BUART:sRX:s23Poll:MODULE_3:g2:a0:lta_0\ <= ((not \UART:BUART:pollcount_1\ and not \UART:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:lta_0\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_4:g2:a0:lta_0\ <= (not \UART:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:s_1\' (cost = 2):
\UART:BUART:sRX:s23Poll:MODULE_2:g2:a0:s_1\ <= ((not \UART:BUART:pollcount_0\ and \UART:BUART:pollcount_1\)
	OR (not \UART:BUART:pollcount_1\ and \UART:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\PWM_Dir:PWMUDB:MODULE_7:g2:a0:s_1\' (cost = 2):
\PWM_Dir:PWMUDB:MODULE_7:g2:a0:s_1\ <= ((not \PWM_Dir:PWMUDB:dith_count_0\ and \PWM_Dir:PWMUDB:dith_count_1\)
	OR (not \PWM_Dir:PWMUDB:dith_count_1\ and \PWM_Dir:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_Dir:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\PWM_Dir:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Dir:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\PWM_Dir:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Dir:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\PWM_Dir:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Door:PWMUDB:MODULE_8:g2:a0:s_1\' (cost = 2):
\PWM_Door:PWMUDB:MODULE_8:g2:a0:s_1\ <= ((not \PWM_Door:PWMUDB:dith_count_0\ and \PWM_Door:PWMUDB:dith_count_1\)
	OR (not \PWM_Door:PWMUDB:dith_count_1\ and \PWM_Door:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_Door:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\PWM_Door:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Door:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\PWM_Door:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Door:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\PWM_Door:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for '\PWM_Motores:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\PWM_Motores:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Motores:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\PWM_Motores:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Motores:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\PWM_Motores:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:rx_postpoll\' (cost = 72):
\UART:BUART:rx_postpoll\ <= (\UART:BUART:pollcount_1\
	OR (Net_28 and \UART:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:xnor_array_0\ <= ((not \UART:BUART:pollcount_1\ and not Net_28 and not \UART:BUART:rx_parity_bit\)
	OR (not \UART:BUART:pollcount_1\ and not \UART:BUART:pollcount_0\ and not \UART:BUART:rx_parity_bit\)
	OR (\UART:BUART:pollcount_1\ and \UART:BUART:rx_parity_bit\)
	OR (Net_28 and \UART:BUART:pollcount_0\ and \UART:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:aeqb_1\' (cost = 4):
\UART:BUART:sRX:MODULE_6:g1:a0:gx:u0:aeqb_1\ <= ((not \UART:BUART:pollcount_1\ and not Net_28 and not \UART:BUART:rx_parity_bit\)
	OR (not \UART:BUART:pollcount_1\ and not \UART:BUART:pollcount_0\ and not \UART:BUART:rx_parity_bit\)
	OR (\UART:BUART:pollcount_1\ and \UART:BUART:rx_parity_bit\)
	OR (Net_28 and \UART:BUART:pollcount_0\ and \UART:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\PWM_Dir:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\PWM_Dir:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Dir:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\PWM_Dir:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Dir:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\PWM_Dir:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Door:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\PWM_Door:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Door:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\PWM_Door:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Door:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\PWM_Door:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;


Substituting virtuals - pass 4:

Note:  Expanding virtual equation for '\PWM_Motores:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\PWM_Motores:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Motores:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\PWM_Motores:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Motores:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\PWM_Motores:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Dir:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\PWM_Dir:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Dir:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\PWM_Dir:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Dir:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\PWM_Dir:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Door:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\PWM_Door:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Door:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\PWM_Door:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Door:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\PWM_Door:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;


Substituting virtuals - pass 5:

Note:  Expanding virtual equation for '\PWM_Motores:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\PWM_Motores:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Motores:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\PWM_Motores:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Motores:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\PWM_Motores:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Dir:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\PWM_Dir:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Dir:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\PWM_Dir:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Dir:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\PWM_Dir:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Door:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\PWM_Door:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Door:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\PWM_Door:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Door:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\PWM_Door:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;


Substituting virtuals - pass 6:

Note:  Expanding virtual equation for '\PWM_Motores:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\PWM_Motores:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Motores:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\PWM_Motores:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Motores:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\PWM_Motores:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Dir:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\PWM_Dir:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Dir:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\PWM_Dir:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Dir:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\PWM_Dir:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Door:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\PWM_Door:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Door:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\PWM_Door:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Door:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\PWM_Door:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;


Substituting virtuals - pass 7:

Note:  Expanding virtual equation for '\PWM_Motores:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\PWM_Motores:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Motores:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\PWM_Motores:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Dir:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\PWM_Dir:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Dir:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\PWM_Dir:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Door:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\PWM_Door:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_Door:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\PWM_Door:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;


Substituting virtuals - pass 8:


----------------------------------------------------------
Circuit simplification results:

	Expanded 108 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \PWM_Motores:PWMUDB:final_capture\ to zero
Aliasing \PWM_Motores:PWMUDB:pwm_i\ to zero
Aliasing \PWM_Motores:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \PWM_Motores:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \PWM_Motores:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \UART:BUART:rx_status_0\ to zero
Aliasing \UART:BUART:rx_status_6\ to zero
Aliasing \PWM_Dir:PWMUDB:final_capture\ to zero
Aliasing \PWM_Dir:PWMUDB:pwm_i\ to zero
Aliasing \PWM_Dir:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \PWM_Dir:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \PWM_Dir:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \PWM_Door:PWMUDB:final_capture\ to zero
Aliasing \PWM_Door:PWMUDB:pwm_i\ to zero
Aliasing \PWM_Door:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_24\ to zero
Aliasing \PWM_Door:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_16\ to zero
Aliasing \PWM_Door:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_8\ to zero
Aliasing \PWM_Motores:PWMUDB:final_kill_reg\\D\ to zero
Aliasing \UART:BUART:rx_markspace_status\\D\ to zero
Aliasing \UART:BUART:rx_parity_error_status\\D\ to zero
Aliasing \UART:BUART:rx_addr_match_status\\D\ to zero
Removing Lhs of wire \ADC:Net_188\[16] = \ADC:Net_385\[14]
Removing Lhs of wire \PWM_Motores:PWMUDB:final_capture\[144] = zero[24]
Removing Lhs of wire \PWM_Motores:PWMUDB:pwm_i\[178] = zero[24]
Removing Lhs of wire \PWM_Motores:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\[357] = zero[24]
Removing Lhs of wire \PWM_Motores:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\[367] = zero[24]
Removing Lhs of wire \PWM_Motores:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\[377] = zero[24]
Removing Rhs of wire \UART:BUART:rx_bitclk_enable\[499] = \UART:BUART:rx_bitclk\[547]
Removing Lhs of wire \UART:BUART:rx_status_0\[598] = zero[24]
Removing Lhs of wire \UART:BUART:rx_status_6\[607] = zero[24]
Removing Lhs of wire \PWM_Dir:PWMUDB:final_capture\[824] = zero[24]
Removing Lhs of wire \PWM_Dir:PWMUDB:pwm_i\[907] = zero[24]
Removing Lhs of wire \PWM_Dir:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_24\[1088] = zero[24]
Removing Lhs of wire \PWM_Dir:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_16\[1098] = zero[24]
Removing Lhs of wire \PWM_Dir:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_8\[1108] = zero[24]
Removing Lhs of wire \PWM_Door:PWMUDB:final_capture\[1223] = zero[24]
Removing Lhs of wire \PWM_Door:PWMUDB:pwm_i\[1306] = zero[24]
Removing Lhs of wire \PWM_Door:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_24\[1486] = zero[24]
Removing Lhs of wire \PWM_Door:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_16\[1496] = zero[24]
Removing Lhs of wire \PWM_Door:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:b_8\[1506] = zero[24]
Removing Lhs of wire \PWM_Motores:PWMUDB:runmode_enable\\D\[1548] = \PWM_Motores:PWMUDB:control_7\[65]
Removing Lhs of wire \PWM_Motores:PWMUDB:final_kill_reg\\D\[1557] = zero[24]
Removing Lhs of wire \UART:BUART:tx_ctrl_mark_last\\D\[1569] = \UART:BUART:tx_ctrl_mark_last\[490]
Removing Lhs of wire \UART:BUART:rx_markspace_status\\D\[1581] = zero[24]
Removing Lhs of wire \UART:BUART:rx_parity_error_status\\D\[1582] = zero[24]
Removing Lhs of wire \UART:BUART:rx_addr_match_status\\D\[1584] = zero[24]
Removing Lhs of wire \UART:BUART:rx_markspace_pre\\D\[1585] = \UART:BUART:rx_markspace_pre\[611]
Removing Lhs of wire \UART:BUART:rx_parity_bit\\D\[1590] = \UART:BUART:rx_parity_bit\[617]
Removing Lhs of wire \PWM_Dir:PWMUDB:runmode_enable\\D\[1594] = \PWM_Dir:PWMUDB:control_7\[770]
Removing Lhs of wire \PWM_Door:PWMUDB:runmode_enable\\D\[1606] = \PWM_Door:PWMUDB:control_7\[1169]

------------------------------------------------------
Aliased 0 equations, 29 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:

Note:  Deleted unused equation:
\UART:BUART:sRX:MODULE_6:g1:a0:xneq\ <= ((not \UART:BUART:rx_parity_bit\ and Net_28 and \UART:BUART:pollcount_0\)
	OR (not \UART:BUART:pollcount_1\ and not \UART:BUART:pollcount_0\ and \UART:BUART:rx_parity_bit\)
	OR (not \UART:BUART:pollcount_1\ and not Net_28 and \UART:BUART:rx_parity_bit\)
	OR (not \UART:BUART:rx_parity_bit\ and \UART:BUART:pollcount_1\));


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  No errors.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\warp\bin\warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya "-.fftprj=C:\Users\nikod\Documents\PSoC Creator\Control-Mercury\Prototipo.cydsn\Prototipo.cyprj" -dcpsoc3 Prototipo.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 8s.526ms
<CYPRESSTAG name="Fitter results...">
<CYPRESSTAG name="Fitter startup details...">
cyp3fit: V4.2.0.641, Family: PSoC3, Started at: Friday, 21 June 2019 23:24:43
Options: -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\nikod\Documents\PSoC Creator\Control-Mercury\Prototipo.cydsn\Prototipo.cyprj -d CY8C5888LTI-LP097 Prototipo.v -verilog
</CYPRESSTAG>
<CYPRESSTAG name="Design parsing">
Design parsing phase: Elapsed time ==> 0s.086ms
</CYPRESSTAG>
<CYPRESSTAG name="Tech Mapping">
<CYPRESSTAG name="Initial Mapping" icon="FILE_RPT_TECHM">
    Removed wire end \PWM_Motores:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \PWM_Motores:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \PWM_Motores:PWMUDB:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \PWM_Dir:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \PWM_Dir:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \PWM_Dir:PWMUDB:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Removed wire end \PWM_Door:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_24\ kept zero
    Removed wire end \PWM_Door:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_16\ kept zero
    Removed wire end \PWM_Door:PWMUDB:MODULE_8:g2:a0:g1:z1:s0:g1:u0:c_8\ kept zero
    Converted constant MacroCell: \PWM_Motores:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PWM_Motores:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \PWM_Motores:PWMUDB:status_5\ from registered to combinatorial
    Converted constant MacroCell: \PWM_Motores:PWMUDB:pwm_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \UART:BUART:reset_reg\ from registered to combinatorial
    Converted constant MacroCell: \UART:BUART:rx_markspace_status\ from registered to combinatorial
    Converted constant MacroCell: \UART:BUART:rx_status_2\ from registered to combinatorial
    Converted constant MacroCell: \UART:BUART:rx_addr_match_status\ from registered to combinatorial
    Converted constant MacroCell: \UART:BUART:rx_break_status\ from registered to combinatorial
    Converted constant MacroCell: \PWM_Dir:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PWM_Dir:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \PWM_Dir:PWMUDB:pwm_i_reg\ from registered to combinatorial
    Converted constant MacroCell: \PWM_Door:PWMUDB:prevCapture\ from registered to combinatorial
    Converted constant MacroCell: \PWM_Door:PWMUDB:trig_last\ from registered to combinatorial
    Converted constant MacroCell: \PWM_Door:PWMUDB:pwm_i_reg\ from registered to combinatorial
Assigning clock I2C_BusClock to clock BUS_CLK because it is a pass-through
<CYPRESSTAG name="Global Clock Selection" icon="FILE_RPT_TECHM">
    Digital Clock 0: Automatic-assigning  clock 'Clock_1'. Fanout=2, Signal=Net_2030
    Analog  Clock 0: Automatic-assigning  clock 'ADC_theACLK'. Fanout=2, Signal=\ADC:Net_385\
    Digital Clock 1: Automatic-assigning  clock 'UART_IntClock'. Fanout=1, Signal=\UART:Net_9\
    Digital Clock 2: Automatic-assigning  clock 'CLK'. Fanout=1, Signal=Net_90
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="UDB Clock/Enable Remapping Results">
    UDB Clk/Enable \PWM_Motores:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: CLK was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: CLK, EnableOut: Constant 1
    UDB Clk/Enable \UART:BUART:ClkSync\: with output requested to be synchronous
        ClockIn: UART_IntClock was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: UART_IntClock, EnableOut: Constant 1
    UDB Clk/Enable \PWM_Dir:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
    UDB Clk/Enable \PWM_Door:PWMUDB:clock_enable_block\: with output requested to be synchronous
        ClockIn: Clock_1 was determined to be a global clock that is synchronous to BUS_CLK
        EnableIn: Constant 1 was determined to be synchronous to ClockIn
        ClockOut: Clock_1, EnableOut: Constant 1
</CYPRESSTAG>

Removing unused cells resulting from optimization
Done removing unused cells.
<CYPRESSTAG name="Duplicate Macrocell detection">
</CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Duplicate Macrocell detection">

Removing duplicate macrocells
    Removing \UART:BUART:rx_parity_bit\, Duplicate of \UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART:BUART:rx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:rx_parity_bit\ (fanout=0)

    Removing \UART:BUART:rx_address_detected\, Duplicate of \UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART:BUART:rx_address_detected\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:rx_address_detected\ (fanout=0)

    Removing \UART:BUART:rx_parity_error_pre\, Duplicate of \UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART:BUART:rx_parity_error_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:rx_parity_error_pre\ (fanout=0)

    Removing \UART:BUART:rx_markspace_pre\, Duplicate of \UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART:BUART:rx_markspace_pre\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:rx_markspace_pre\ (fanout=0)

    Removing \UART:BUART:rx_state_1\, Duplicate of \UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART:BUART:rx_state_1\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:rx_state_1\ (fanout=8)

    Removing \UART:BUART:tx_parity_bit\, Duplicate of \UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART:BUART:tx_parity_bit\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:tx_parity_bit\ (fanout=0)

    Removing \UART:BUART:tx_mark\, Duplicate of \UART:BUART:tx_ctrl_mark_last\ 
    MacroCell: Name=\UART:BUART:tx_mark\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:tx_mark\ (fanout=0)


Removing unused cells resulting from optimization
Done removing unused cells.
End removing duplicate macrocells: used 1 pass
</CYPRESSTAG>
<CYPRESSTAG name="Design Equations" icon="FILE_RPT_EQUATION">

------------------------------------------------------------
Design Equations
------------------------------------------------------------
    <CYPRESSTAG name="Pin listing">

    ------------------------------------------------------------
    Pin listing
    ------------------------------------------------------------

    Pin : Name = Pin_ADC(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_ANALOG
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: True
            Can contain Digital: False
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: ANALOG
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_ADC(0)__PA ,
            analog_term => Net_1 ,
            pad => Pin_ADC(0)_PAD );
        Properties:
        {
        }

    Pin : Name = MotorD(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => MotorD(0)__PA ,
            pin_input => Net_1565 ,
            pad => MotorD(0)_PAD );
        Properties:
        {
        }

    Pin : Name = MotorI(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => MotorI(0)__PA ,
            pin_input => Net_1587 ,
            pad => MotorI(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Rx_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: SYNC
            Out Sync Option: AUTO
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: HI_Z_DIGITAL
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: True
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Rx_1(0)__PA ,
            fb => Net_28 ,
            pad => Rx_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Tx_1(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 1
            IO Voltage: 0
        PORT MAP (
            pa_out => Tx_1(0)__PA ,
            pin_input => Net_23 ,
            pad => Tx_1(0)_PAD );
        Properties:
        {
        }

    Pin : Name = LED(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => LED(0)__PA ,
            pad => LED(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SDA(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SDA(0)__PA ,
            fb => \I2C:Net_1109_1\ ,
            pin_input => \I2C:sda_x_wire\ ,
            pad => SDA(0)_PAD );
        Properties:
        {
        }

    Pin : Name = SCL(0)
        Attributes:
            In Group/Port: True
            In Sync Option: NOSYNC
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: OPEN_DRAIN_LO
            VTrip: CMOS
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => SCL(0)__PA ,
            fb => \I2C:Net_1109_0\ ,
            pin_input => \I2C:Net_643_0\ ,
            pad => SCL(0)_PAD );
        Properties:
        {
        }

    Pin : Name = PWMdir_I(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => PWMdir_I(0)__PA ,
            pin_input => Net_2045 ,
            pad => PWMdir_I(0)_PAD );
        Properties:
        {
        }

    Pin : Name = PWMdir_D(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => PWMdir_D(0)__PA ,
            pin_input => Net_2044 ,
            pad => PWMdir_D(0)_PAD );
        Properties:
        {
        }

    Pin : Name = INMI(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => INMI(0)__PA ,
            pad => INMI(0)_PAD );
        Properties:
        {
        }

    Pin : Name = INMI(1)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => INMI(1)__PA ,
            pad => INMI(1)_PAD );
        Properties:
        {
        }

    Pin : Name = INMD(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => INMD(0)__PA ,
            pad => INMD(0)_PAD );
        Properties:
        {
        }

    Pin : Name = INMD(1)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => INMD(1)__PA ,
            pad => INMD(1)_PAD );
        Properties:
        {
        }

    Pin : Name = Pin_Ascensor(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Pin_Ascensor(0)__PA ,
            pin_input => Net_2205 ,
            pad => Pin_Ascensor(0)_PAD );
        Properties:
        {
        }

    Pin : Name = PWMdoor(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL, ROUTABLE
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => PWMdoor(0)__PA ,
            pin_input => Net_2126 ,
            pad => PWMdoor(0)_PAD );
        Properties:
        {
        }

    Pin : Name = Lanzamiento(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: True
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => Lanzamiento(0)__PA ,
            pad => Lanzamiento(0)_PAD );
        Properties:
        {
        }

    Pin : Name = INMA(0)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => INMA(0)__PA ,
            pad => INMA(0)_PAD );
        Properties:
        {
        }

    Pin : Name = INMA(1)
        Attributes:
            In Group/Port: True
            In Sync Option: AUTO
            Out Sync Option: NOSYNC
            Interrupt generated: False
            Interrupt mode: NONE
            Drive mode: CMOS_OUT
            VTrip: EITHER
            Slew: FAST
            Input Sync needed: False
            Output Sync needed: False
            SC shield enabled: False
            POR State: ANY
            LCD Mode: COMMON
            Register Mode: RegComb
            CaSense Mode: NEITHER
            Treat as pin: False
            Is OE Registered: False
            Uses Analog: False
            Can contain Digital: True
            Is SIO: False
            SIO Output Buf: NONREGULATED
            SIO Input Buf: SINGLE_ENDED
            SIO HiFreq: LOW
            SIO Hyst: DISABLED
            SIO Vtrip: MULTIPLIER_0_5
            SIO Multiplier Index: 0
            SIO RefSel: VCC_IO
            Required Capabilities: DIGITAL
            Initial Value: 0
            IO Voltage: 0
        PORT MAP (
            pa_out => INMA(1)__PA ,
            pad => INMA(1)_PAD );
        Properties:
        {
        }
    </CYPRESSTAG>
    <CYPRESSTAG name="Macrocell listing" icon="FILE_RPT_EQUATION">

    ------------------------------------------------------------
    Macrocell listing
    ------------------------------------------------------------

    MacroCell: Name=\PWM_Motores:PWMUDB:status_2\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Motores:PWMUDB:runmode_enable\ * \PWM_Motores:PWMUDB:tc_i\
        );
        Output = \PWM_Motores:PWMUDB:status_2\ (fanout=1)

    MacroCell: Name=Net_23, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:txn\
        );
        Output = Net_23 (fanout=1)

    MacroCell: Name=\UART:BUART:counter_load_not\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\
            + !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\
        );
        Output = \UART:BUART:counter_load_not\ (fanout=1)

    MacroCell: Name=\UART:BUART:tx_status_0\, Mode=(Combinatorial)
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_fifo_empty\ * 
              \UART:BUART:tx_state_2\
        );
        Output = \UART:BUART:tx_status_0\ (fanout=1)

    MacroCell: Name=\UART:BUART:tx_status_2\, Mode=(Combinatorial)
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_fifo_notfull\
        );
        Output = \UART:BUART:tx_status_2\ (fanout=1)

    MacroCell: Name=\UART:BUART:rx_counter_load\, Mode=(Combinatorial)
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\
        );
        Output = \UART:BUART:rx_counter_load\ (fanout=1)

    MacroCell: Name=\UART:BUART:rx_postpoll\, Mode=(Combinatorial)
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \UART:BUART:pollcount_1\
            + Net_28 * \UART:BUART:pollcount_0\
        );
        Output = \UART:BUART:rx_postpoll\ (fanout=1)

    MacroCell: Name=\UART:BUART:rx_status_4\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART:BUART:rx_load_fifo\ * \UART:BUART:rx_fifofull\
        );
        Output = \UART:BUART:rx_status_4\ (fanout=1)

    MacroCell: Name=\UART:BUART:rx_status_5\, Mode=(Combinatorial)
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART:BUART:rx_fifonotempty\ * \UART:BUART:rx_state_stop1_reg\
        );
        Output = \UART:BUART:rx_status_5\ (fanout=1)

    MacroCell: Name=\PWM_Motores:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_90) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Motores:PWMUDB:control_7\
        );
        Output = \PWM_Motores:PWMUDB:runmode_enable\ (fanout=4)

    MacroCell: Name=\PWM_Motores:PWMUDB:prevCompare1\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_90) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Motores:PWMUDB:cmp1_less\
        );
        Output = \PWM_Motores:PWMUDB:prevCompare1\ (fanout=1)

    MacroCell: Name=\PWM_Motores:PWMUDB:prevCompare2\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_90) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Motores:PWMUDB:cmp2_less\
        );
        Output = \PWM_Motores:PWMUDB:prevCompare2\ (fanout=1)

    MacroCell: Name=\PWM_Motores:PWMUDB:status_0\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_90) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_Motores:PWMUDB:prevCompare1\ * 
              \PWM_Motores:PWMUDB:cmp1_less\
        );
        Output = \PWM_Motores:PWMUDB:status_0\ (fanout=1)

    MacroCell: Name=\PWM_Motores:PWMUDB:status_1\, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_90) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_Motores:PWMUDB:prevCompare2\ * 
              \PWM_Motores:PWMUDB:cmp2_less\
        );
        Output = \PWM_Motores:PWMUDB:status_1\ (fanout=1)

    MacroCell: Name=Net_1565, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_90) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Motores:PWMUDB:runmode_enable\ * 
              \PWM_Motores:PWMUDB:cmp1_less\
        );
        Output = Net_1565 (fanout=1)

    MacroCell: Name=Net_1587, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_90) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Motores:PWMUDB:runmode_enable\ * 
              \PWM_Motores:PWMUDB:cmp2_less\
        );
        Output = Net_1587 (fanout=1)

    MacroCell: Name=\UART:BUART:txn\, Mode=(D-Register)
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART:BUART:txn\ * \UART:BUART:tx_state_1\ * 
              !\UART:BUART:tx_bitclk\
            + \UART:BUART:txn\ * \UART:BUART:tx_state_2\
            + !\UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_shift_out\ * !\UART:BUART:tx_state_2\
            + !\UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\ * !\UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_shift_out\ * !\UART:BUART:tx_state_2\ * 
              !\UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:txn\ (fanout=2)

    MacroCell: Name=\UART:BUART:tx_state_1\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_0\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_1\ (fanout=8)

    MacroCell: Name=\UART:BUART:tx_state_0\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * !\UART:BUART:tx_fifo_empty\
            + !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_fifo_empty\ * !\UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_fifo_empty\ * 
              \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_0\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_0\ (fanout=8)

    MacroCell: Name=\UART:BUART:tx_state_2\, Mode=(T-Register)
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\ * \UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_2\ (fanout=7)

    MacroCell: Name=\UART:BUART:tx_bitclk\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_state_2\
            + !\UART:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART:BUART:tx_bitclk\ (fanout=4)

    MacroCell: Name=\UART:BUART:tx_ctrl_mark_last\, Mode=(T-Register)
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:tx_ctrl_mark_last\ (fanout=8)

    MacroCell: Name=\UART:BUART:rx_state_0\, Mode=(T-Register)
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * !\UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !\UART:BUART:pollcount_1\ * !Net_28
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * !\UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !\UART:BUART:pollcount_1\ * 
              !\UART:BUART:pollcount_0\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
        );
        Output = \UART:BUART:rx_state_0\ (fanout=8)

    MacroCell: Name=\UART:BUART:rx_load_fifo\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              !\UART:BUART:rx_state_2\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
        );
        Output = \UART:BUART:rx_load_fifo\ (fanout=2)

    MacroCell: Name=\UART:BUART:rx_state_3\, Mode=(T-Register)
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
        );
        Output = \UART:BUART:rx_state_3\ (fanout=7)

    MacroCell: Name=\UART:BUART:rx_state_2\, Mode=(T-Register)
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_2\
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * !Net_28 * 
              \UART:BUART:rx_last\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
        );
        Output = \UART:BUART:rx_state_2\ (fanout=7)

    MacroCell: Name=\UART:BUART:rx_bitclk_enable\, Mode=(D-Register)
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              !\UART:BUART:rx_count_0\
        );
        Output = \UART:BUART:rx_bitclk_enable\ (fanout=6)

    MacroCell: Name=\UART:BUART:rx_state_stop1_reg\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_state_3\ * \UART:BUART:rx_state_2\
        );
        Output = \UART:BUART:rx_state_stop1_reg\ (fanout=1)

    MacroCell: Name=\UART:BUART:pollcount_1\, Mode=(D-Register)
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              !\UART:BUART:pollcount_1\ * Net_28 * \UART:BUART:pollcount_0\
            + !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              \UART:BUART:pollcount_1\ * !Net_28
            + !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              \UART:BUART:pollcount_1\ * !\UART:BUART:pollcount_0\
        );
        Output = \UART:BUART:pollcount_1\ (fanout=4)

    MacroCell: Name=\UART:BUART:pollcount_0\, Mode=(D-Register)
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * !Net_28 * 
              \UART:BUART:pollcount_0\
            + !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * Net_28 * 
              !\UART:BUART:pollcount_0\
        );
        Output = \UART:BUART:pollcount_0\ (fanout=5)

    MacroCell: Name=\UART:BUART:rx_status_3\, Mode=(D-Register)
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !\UART:BUART:pollcount_1\ * !Net_28
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !\UART:BUART:pollcount_1\ * 
              !\UART:BUART:pollcount_0\
        );
        Output = \UART:BUART:rx_status_3\ (fanout=1)

    MacroCell: Name=\UART:BUART:rx_last\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_28
        );
        Output = \UART:BUART:rx_last\ (fanout=1)

    MacroCell: Name=\PWM_Dir:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2030) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Dir:PWMUDB:control_7\
        );
        Output = \PWM_Dir:PWMUDB:runmode_enable\ (fanout=4)

    MacroCell: Name=Net_2044, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2030) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Dir:PWMUDB:runmode_enable\ * \PWM_Dir:PWMUDB:cmp1_less\
        );
        Output = Net_2044 (fanout=1)

    MacroCell: Name=Net_2045, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2030) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Dir:PWMUDB:runmode_enable\ * \PWM_Dir:PWMUDB:cmp2_less\
        );
        Output = Net_2045 (fanout=1)

    MacroCell: Name=\PWM_Door:PWMUDB:runmode_enable\, Mode=(D-Register)
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2030) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Door:PWMUDB:control_7\
        );
        Output = \PWM_Door:PWMUDB:runmode_enable\ (fanout=4)

    MacroCell: Name=Net_2126, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2030) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Door:PWMUDB:runmode_enable\ * \PWM_Door:PWMUDB:cmp1_less\
        );
        Output = Net_2126 (fanout=1)

    MacroCell: Name=Net_2205, Mode=(D-Register)
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2030) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Door:PWMUDB:runmode_enable\ * \PWM_Door:PWMUDB:cmp2_less\
        );
        Output = Net_2205 (fanout=1)
    </CYPRESSTAG>
    <CYPRESSTAG name="Datapath listing">

    ------------------------------------------------------------
    Datapath listing
    ------------------------------------------------------------

    datapathcell: Name =\PWM_Motores:PWMUDB:sP8:pwmdp:u0\
        PORT MAP (
            clock => Net_90 ,
            cs_addr_2 => \PWM_Motores:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_Motores:PWMUDB:runmode_enable\ ,
            cl0_comb => \PWM_Motores:PWMUDB:cmp1_less\ ,
            z0_comb => \PWM_Motores:PWMUDB:tc_i\ ,
            cl1_comb => \PWM_Motores:PWMUDB:cmp2_less\ ,
            f1_blk_stat_comb => \PWM_Motores:PWMUDB:status_3\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART:BUART:sTX:TxShifter:u0\
        PORT MAP (
            clock => \UART:Net_9\ ,
            cs_addr_2 => \UART:BUART:tx_state_1\ ,
            cs_addr_1 => \UART:BUART:tx_state_0\ ,
            cs_addr_0 => \UART:BUART:tx_bitclk_enable_pre\ ,
            so_comb => \UART:BUART:tx_shift_out\ ,
            f0_bus_stat_comb => \UART:BUART:tx_fifo_notfull\ ,
            f0_blk_stat_comb => \UART:BUART:tx_fifo_empty\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART:BUART:sTX:sCLOCK:TxBitClkGen\
        PORT MAP (
            clock => \UART:Net_9\ ,
            cs_addr_0 => \UART:BUART:counter_load_not\ ,
            ce0_reg => \UART:BUART:tx_bitclk_enable_pre\ ,
            ce1_reg => \UART:BUART:tx_counter_dp\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\UART:BUART:sRX:RxShifter:u0\
        PORT MAP (
            clock => \UART:Net_9\ ,
            cs_addr_2 => \UART:BUART:tx_ctrl_mark_last\ ,
            cs_addr_1 => \UART:BUART:rx_state_0\ ,
            cs_addr_0 => \UART:BUART:rx_bitclk_enable\ ,
            route_si => \UART:BUART:rx_postpoll\ ,
            f0_load => \UART:BUART:rx_load_fifo\ ,
            f0_bus_stat_comb => \UART:BUART:rx_fifonotempty\ ,
            f0_blk_stat_comb => \UART:BUART:rx_fifofull\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True

    datapathcell: Name =\PWM_Dir:PWMUDB:sP16:pwmdp:u0\
        PORT MAP (
            clock => Net_2030 ,
            cs_addr_2 => \PWM_Dir:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_Dir:PWMUDB:runmode_enable\ ,
            chain_out => \PWM_Dir:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \PWM_Dir:PWMUDB:sP16:pwmdp:u1\

    datapathcell: Name =\PWM_Dir:PWMUDB:sP16:pwmdp:u1\
        PORT MAP (
            clock => Net_2030 ,
            cs_addr_2 => \PWM_Dir:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_Dir:PWMUDB:runmode_enable\ ,
            cl0_comb => \PWM_Dir:PWMUDB:cmp1_less\ ,
            z0_comb => \PWM_Dir:PWMUDB:tc_i\ ,
            cl1_comb => \PWM_Dir:PWMUDB:cmp2_less\ ,
            chain_in => \PWM_Dir:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \PWM_Dir:PWMUDB:sP16:pwmdp:u0\

    datapathcell: Name =\PWM_Door:PWMUDB:sP16:pwmdp:u0\
        PORT MAP (
            clock => Net_2030 ,
            cs_addr_2 => \PWM_Door:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_Door:PWMUDB:runmode_enable\ ,
            chain_out => \PWM_Door:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Next in chain : \PWM_Door:PWMUDB:sP16:pwmdp:u1\

    datapathcell: Name =\PWM_Door:PWMUDB:sP16:pwmdp:u1\
        PORT MAP (
            clock => Net_2030 ,
            cs_addr_2 => \PWM_Door:PWMUDB:tc_i\ ,
            cs_addr_1 => \PWM_Door:PWMUDB:runmode_enable\ ,
            cl0_comb => \PWM_Door:PWMUDB:cmp1_less\ ,
            z0_comb => \PWM_Door:PWMUDB:tc_i\ ,
            cl1_comb => \PWM_Door:PWMUDB:cmp2_less\ ,
            chain_in => \PWM_Door:PWMUDB:sP16:pwmdp:carry\ );
        Properties:
        {
            a0_init = "00000000"
            a1_init = "00000000"
            ce0_sync = 1
            ce1_sync = 1
            cl0_sync = 1
            cl1_sync = 1
            cmsb_sync = 1
            co_msb_sync = 1
            cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
            d0_init = "00000000"
            d1_init = "00000000"
            f0_blk_sync = 1
            f0_bus_sync = 1
            f1_blk_sync = 1
            f1_bus_sync = 1
            ff0_sync = 1
            ff1_sync = 1
            ov_msb_sync = 1
            so_sync = 1
            z0_sync = 1
            z1_sync = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
        Previous in chain : \PWM_Door:PWMUDB:sP16:pwmdp:u0\
    </CYPRESSTAG>
    <CYPRESSTAG name="Status register listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="StatusI register listing">

    ------------------------------------------------------------
    StatusI register listing
    ------------------------------------------------------------

    statusicell: Name =\PWM_Motores:PWMUDB:genblk8:stsreg\
        PORT MAP (
            clock => Net_90 ,
            status_3 => \PWM_Motores:PWMUDB:status_3\ ,
            status_2 => \PWM_Motores:PWMUDB:status_2\ ,
            status_1 => \PWM_Motores:PWMUDB:status_1\ ,
            status_0 => \PWM_Motores:PWMUDB:status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0100111"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\UART:BUART:sTX:TxSts\
        PORT MAP (
            clock => \UART:Net_9\ ,
            status_3 => \UART:BUART:tx_fifo_notfull\ ,
            status_2 => \UART:BUART:tx_status_2\ ,
            status_1 => \UART:BUART:tx_fifo_empty\ ,
            status_0 => \UART:BUART:tx_status_0\ );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "0000001"
        }
        Clock Polarity: Active High
        Clock Enable: True

    statusicell: Name =\UART:BUART:sRX:RxSts\
        PORT MAP (
            clock => \UART:Net_9\ ,
            status_5 => \UART:BUART:rx_status_5\ ,
            status_4 => \UART:BUART:rx_status_4\ ,
            status_3 => \UART:BUART:rx_status_3\ ,
            interrupt => Net_54 );
        Properties:
        {
            cy_force_order = 1
            cy_int_mask = "1111111"
            cy_md_select = "1011111"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Sync listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Control register listing">

    ------------------------------------------------------------
    Control register listing
    ------------------------------------------------------------

    controlcell: Name =\PWM_Motores:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_90 ,
            control_7 => \PWM_Motores:PWMUDB:control_7\ ,
            control_6 => \PWM_Motores:PWMUDB:control_6\ ,
            control_5 => \PWM_Motores:PWMUDB:control_5\ ,
            control_4 => \PWM_Motores:PWMUDB:control_4\ ,
            control_3 => \PWM_Motores:PWMUDB:control_3\ ,
            control_2 => \PWM_Motores:PWMUDB:control_2\ ,
            control_1 => \PWM_Motores:PWMUDB:control_1\ ,
            control_0 => \PWM_Motores:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\PWM_Dir:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_2030 ,
            control_7 => \PWM_Dir:PWMUDB:control_7\ ,
            control_6 => \PWM_Dir:PWMUDB:control_6\ ,
            control_5 => \PWM_Dir:PWMUDB:control_5\ ,
            control_4 => \PWM_Dir:PWMUDB:control_4\ ,
            control_3 => \PWM_Dir:PWMUDB:control_3\ ,
            control_2 => \PWM_Dir:PWMUDB:control_2\ ,
            control_1 => \PWM_Dir:PWMUDB:control_1\ ,
            control_0 => \PWM_Dir:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True

    controlcell: Name =\PWM_Door:PWMUDB:genblk1:ctrlreg\
        PORT MAP (
            clock => Net_2030 ,
            control_7 => \PWM_Door:PWMUDB:control_7\ ,
            control_6 => \PWM_Door:PWMUDB:control_6\ ,
            control_5 => \PWM_Door:PWMUDB:control_5\ ,
            control_4 => \PWM_Door:PWMUDB:control_4\ ,
            control_3 => \PWM_Door:PWMUDB:control_3\ ,
            control_2 => \PWM_Door:PWMUDB:control_2\ ,
            control_1 => \PWM_Door:PWMUDB:control_1\ ,
            control_0 => \PWM_Door:PWMUDB:control_0\ );
        Properties:
        {
            cy_ctrl_mode_0 = "11111111"
            cy_ctrl_mode_1 = "00000000"
            cy_ext_reset = 0
            cy_force_order = 1
            cy_init_value = "00000000"
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="Count7 listing">

    ------------------------------------------------------------
    Count7 listing
    ------------------------------------------------------------

    count7cell: Name =\UART:BUART:sRX:RxBitCounter\
        PORT MAP (
            clock => \UART:Net_9\ ,
            load => \UART:BUART:rx_counter_load\ ,
            count_6 => \UART:BUART:rx_count_6\ ,
            count_5 => \UART:BUART:rx_count_5\ ,
            count_4 => \UART:BUART:rx_count_4\ ,
            count_3 => \UART:BUART:rx_count_3\ ,
            count_2 => \UART:BUART:rx_count_2\ ,
            count_1 => \UART:BUART:rx_count_1\ ,
            count_0 => \UART:BUART:rx_count_0\ ,
            tc => \UART:BUART:rx_count7_tc\ );
        Properties:
        {
            cy_alt_mode = 0
            cy_init_value = "0000000"
            cy_period = "1110010"
            cy_route_en = 1
            cy_route_ld = 1
        }
        Clock Polarity: Active High
        Clock Enable: True
    </CYPRESSTAG>
    <CYPRESSTAG name="DRQ listing">
    </CYPRESSTAG>
    <CYPRESSTAG name="Interrupt listing">

    ------------------------------------------------------------
    Interrupt listing
    ------------------------------------------------------------

    interrupt: Name =\ADC:IRQ\
        PORT MAP (
            interrupt => Net_4 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }

    interrupt: Name =IRQRX
        PORT MAP (
            interrupt => Net_54 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }

    interrupt: Name =\I2C:I2C_IRQ\
        PORT MAP (
            interrupt => \I2C:Net_697\ );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }
    </CYPRESSTAG>
</CYPRESSTAG>
<CYPRESSTAG name="Technology mapping summary" expanded>

------------------------------------------------------------
Technology mapping summary
------------------------------------------------------------

Resource Type                 : Used : Free :  Max :  % Used
============================================================
Digital Clocks                :    3 :    5 :    8 : 37.50 %
Analog Clocks                 :    1 :    3 :    4 : 25.00 %
CapSense Buffers              :    0 :    2 :    2 :  0.00 %
Digital Filter Block          :    0 :    1 :    1 :  0.00 %
Interrupts                    :    3 :   29 :   32 :  9.38 %
IO                            :   22 :   26 :   48 : 45.83 %
Segment LCD                   :    0 :    1 :    1 :  0.00 %
CAN 2.0b                      :    0 :    1 :    1 :  0.00 %
I2C                           :    1 :    0 :    1 : 100.00 %
USB                           :    0 :    1 :    1 :  0.00 %
DMA Channels                  :    0 :   24 :   24 :  0.00 %
Timer                         :    0 :    4 :    4 :  0.00 %
UDB                           :      :      :      :        
  Macrocells                  :   38 :  154 :  192 : 19.79 %
  Unique P-terms              :   58 :  326 :  384 : 15.10 %
  Total P-terms               :   67 :      :      :        
  Datapath Cells              :    8 :   16 :   24 : 33.33 %
  Status Cells                :    4 :   20 :   24 : 16.67 %
    StatusI Registers         :    3 :      :      :        
    Routed Count7 Load/Enable :    1 :      :      :        
  Control Cells               :    4 :   20 :   24 : 16.67 %
    Control Registers         :    3 :      :      :        
    Count7 Cells              :    1 :      :      :        
Opamp                         :    0 :    4 :    4 :  0.00 %
Comparator                    :    0 :    4 :    4 :  0.00 %
Delta-Sigma ADC               :    0 :    1 :    1 :  0.00 %
LPF                           :    0 :    2 :    2 :  0.00 %
SAR ADC                       :    1 :    1 :    2 : 50.00 %
Analog (SC/CT) Blocks         :    0 :    4 :    4 :  0.00 %
DAC                           :      :      :      :        
  VIDAC                       :    0 :    4 :    4 :  0.00 %
</CYPRESSTAG>
Technology Mapping: Elapsed time ==> 0s.429ms
Tech Mapping phase: Elapsed time ==> 0s.580ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Placement">
Initial Analog Placement Results:
IO_3@[IOP=(0)][IoId=(3)] : INMA(0) (fixed)
IO_4@[IOP=(0)][IoId=(4)] : INMA(1) (fixed)
IO_3@[IOP=(2)][IoId=(3)] : INMD(0) (fixed)
IO_4@[IOP=(2)][IoId=(4)] : INMD(1) (fixed)
IO_5@[IOP=(0)][IoId=(5)] : INMI(0) (fixed)
IO_6@[IOP=(0)][IoId=(6)] : INMI(1) (fixed)
IO_1@[IOP=(2)][IoId=(1)] : LED(0) (fixed)
IO_5@[IOP=(15)][IoId=(5)] : Lanzamiento(0) (fixed)
IO_7@[IOP=(0)][IoId=(7)] : MotorD(0) (fixed)
IO_5@[IOP=(2)][IoId=(5)] : MotorI(0) (fixed)
IO_6@[IOP=(1)][IoId=(6)] : PWMdir_D(0) (fixed)
IO_7@[IOP=(1)][IoId=(7)] : PWMdir_I(0) (fixed)
IO_5@[IOP=(1)][IoId=(5)] : PWMdoor(0) (fixed)
IO_7@[IOP=(2)][IoId=(7)] : Pin_ADC(0) (fixed)
IO_2@[IOP=(0)][IoId=(2)] : Pin_Ascensor(0) (fixed)
IO_0@[IOP=(3)][IoId=(0)] : Rx_1(0) (fixed)
IO_4@[IOP=(12)][IoId=(4)] : SCL(0) (fixed)
IO_5@[IOP=(12)][IoId=(5)] : SDA(0) (fixed)
IO_1@[IOP=(3)][IoId=(1)] : Tx_1(0) (fixed)
SAR[1]@[FFB(SAR,1)] : \ADC:ADC_SAR\
Vref[13]@[FFB(Vref,13)] : \ADC:vRef_Vdda_1\
Log: apr.M0058: The analog placement iterative improvement is 49% done. (App=cydsfit)
Analog Placement Results:
IO_3@[IOP=(0)][IoId=(3)] : INMA(0) (fixed)
IO_4@[IOP=(0)][IoId=(4)] : INMA(1) (fixed)
IO_3@[IOP=(2)][IoId=(3)] : INMD(0) (fixed)
IO_4@[IOP=(2)][IoId=(4)] : INMD(1) (fixed)
IO_5@[IOP=(0)][IoId=(5)] : INMI(0) (fixed)
IO_6@[IOP=(0)][IoId=(6)] : INMI(1) (fixed)
IO_1@[IOP=(2)][IoId=(1)] : LED(0) (fixed)
IO_5@[IOP=(15)][IoId=(5)] : Lanzamiento(0) (fixed)
IO_7@[IOP=(0)][IoId=(7)] : MotorD(0) (fixed)
IO_5@[IOP=(2)][IoId=(5)] : MotorI(0) (fixed)
IO_6@[IOP=(1)][IoId=(6)] : PWMdir_D(0) (fixed)
IO_7@[IOP=(1)][IoId=(7)] : PWMdir_I(0) (fixed)
IO_5@[IOP=(1)][IoId=(5)] : PWMdoor(0) (fixed)
IO_7@[IOP=(2)][IoId=(7)] : Pin_ADC(0) (fixed)
IO_2@[IOP=(0)][IoId=(2)] : Pin_Ascensor(0) (fixed)
IO_0@[IOP=(3)][IoId=(0)] : Rx_1(0) (fixed)
IO_4@[IOP=(12)][IoId=(4)] : SCL(0) (fixed)
IO_5@[IOP=(12)][IoId=(5)] : SDA(0) (fixed)
IO_1@[IOP=(3)][IoId=(1)] : Tx_1(0) (fixed)
SAR[0]@[FFB(SAR,0)] : \ADC:ADC_SAR\
Vref[13]@[FFB(Vref,13)] : \ADC:vRef_Vdda_1\

Analog Placement phase: Elapsed time ==> 1s.039ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Routing">
Analog Routing phase: Elapsed time ==> 0s.003ms
</CYPRESSTAG>
<CYPRESSTAG name="Analog Code Generation">
============ Analog Final Answer Routes ============
Dump of CyAnalogRoutingResultsDB
Map of net to items {
  Net: Net_1 {
    sar_0_vplus
    agl3_x_sar_0_vplus
    agl3
    agl3_x_p2_7
    p2_7
  }
  Net: \ADC:Net_126\ {
    sar_0_vrefhi
    sar_0_vminus_x_sar_0_vrefhi
    sar_0_vminus
  }
  Net: \ADC:Net_209\ {
  }
  Net: \ADC:Net_235\ {
    common_sar_vref_vdda/2
    common_sar_vref_vdda/2_x_sar_0_vref_vdda_vdda_2
    sar_0_vref_vdda_vdda_2
    sar_0_vref_x_sar_0_vref_vdda_vdda_2
    sar_0_vref
  }
}
Map of item to net {
  sar_0_vplus                                      -> Net_1
  agl3_x_sar_0_vplus                               -> Net_1
  agl3                                             -> Net_1
  agl3_x_p2_7                                      -> Net_1
  p2_7                                             -> Net_1
  sar_0_vrefhi                                     -> \ADC:Net_126\
  sar_0_vminus_x_sar_0_vrefhi                      -> \ADC:Net_126\
  sar_0_vminus                                     -> \ADC:Net_126\
  common_sar_vref_vdda/2                           -> \ADC:Net_235\
  common_sar_vref_vdda/2_x_sar_0_vref_vdda_vdda_2  -> \ADC:Net_235\
  sar_0_vref_vdda_vdda_2                           -> \ADC:Net_235\
  sar_0_vref_x_sar_0_vref_vdda_vdda_2              -> \ADC:Net_235\
  sar_0_vref                                       -> \ADC:Net_235\
}
Mux Info {
}
Dump of CyP35AnalogRoutingResultsDB
IsVddaHalfUsedForComp = False
IsVddaHalfUsedForSar0 = True
IsVddaHalfUsedForSar1 = False
Analog Code Generation phase: Elapsed time ==> 0s.629ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Placement">
<CYPRESSTAG name="Detailed placement messages">
I2076: Total run-time: 2.9 sec.

</CYPRESSTAG>
<CYPRESSTAG name="PLD Packing">
<CYPRESSTAG name="PLD Packing Summary" expanded>

------------------------------------------------------------
PLD Packing Summary
------------------------------------------------------------
            Resource Type : Used : Free :  Max :  % Used
    ====================================================
                     PLDs :   18 :   30 :   48 :  37.50%

<CYPRESSTAG name="PLD Statistics">

        PLD Resource Type :     Average/LAB
    =======================================
                   Inputs :            5.56
                   Pterms :            3.50
               Macrocells :            2.11
</CYPRESSTAG>
<CYPRESSTAG name="Packed PLD Contents">
Packed PLD Contents not displayed at this verbose level.</CYPRESSTAG>
</CYPRESSTAG>
PLD Packing: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Partitioning">
<CYPRESSTAG name="Initial Partitioning Summary">
Initial Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
<CYPRESSTAG name="Final Partitioning Summary">
Final Partitioning Summary not displayed at this verbose level.</CYPRESSTAG>
Partitioning: Elapsed time ==> 0s.120ms
</CYPRESSTAG>
<CYPRESSTAG name="Final Placement Summary">

------------------------------------------------------------
Final Placement Summary
------------------------------------------------------------

       Resource Type :      Count : Avg Inputs : Avg Outputs
    ========================================================
                 UDB :         10 :       7.20 :       3.80
<CYPRESSTAG name="Final Placement Details">
<CYPRESSTAG name="Component Details">

------------------------------------------------------------
Component Placement Details
------------------------------------------------------------
UDB [UDB=(0,0)] is empty.
UDB [UDB=(0,1)] is empty.
UDB [UDB=(0,2)] contents:
LAB@[UDB=(0,2)][LB=0] #macrocells=2, #inputs=3, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=Net_2044, Mode=(D-Register) @ [UDB=(0,2)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2030) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Dir:PWMUDB:runmode_enable\ * \PWM_Dir:PWMUDB:cmp1_less\
        );
        Output = Net_2044 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=Net_2045, Mode=(D-Register) @ [UDB=(0,2)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2030) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Dir:PWMUDB:runmode_enable\ * \PWM_Dir:PWMUDB:cmp2_less\
        );
        Output = Net_2045 (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\PWM_Dir:PWMUDB:sP16:pwmdp:u1\
    PORT MAP (
        clock => Net_2030 ,
        cs_addr_2 => \PWM_Dir:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_Dir:PWMUDB:runmode_enable\ ,
        cl0_comb => \PWM_Dir:PWMUDB:cmp1_less\ ,
        z0_comb => \PWM_Dir:PWMUDB:tc_i\ ,
        cl1_comb => \PWM_Dir:PWMUDB:cmp2_less\ ,
        chain_in => \PWM_Dir:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \PWM_Dir:PWMUDB:sP16:pwmdp:u0\

UDB [UDB=(0,3)] is empty.
UDB [UDB=(0,4)] is empty.
UDB [UDB=(0,5)] is empty.
UDB [UDB=(1,0)] is empty.
UDB [UDB=(1,1)] is empty.
UDB [UDB=(1,2)] contents:
LAB@[UDB=(1,2)][LB=0] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\PWM_Dir:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(1,2)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2030) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Dir:PWMUDB:control_7\
        );
        Output = \PWM_Dir:PWMUDB:runmode_enable\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\PWM_Dir:PWMUDB:sP16:pwmdp:u0\
    PORT MAP (
        clock => Net_2030 ,
        cs_addr_2 => \PWM_Dir:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_Dir:PWMUDB:runmode_enable\ ,
        chain_out => \PWM_Dir:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \PWM_Dir:PWMUDB:sP16:pwmdp:u1\

controlcell: Name =\PWM_Dir:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_2030 ,
        control_7 => \PWM_Dir:PWMUDB:control_7\ ,
        control_6 => \PWM_Dir:PWMUDB:control_6\ ,
        control_5 => \PWM_Dir:PWMUDB:control_5\ ,
        control_4 => \PWM_Dir:PWMUDB:control_4\ ,
        control_3 => \PWM_Dir:PWMUDB:control_3\ ,
        control_2 => \PWM_Dir:PWMUDB:control_2\ ,
        control_1 => \PWM_Dir:PWMUDB:control_1\ ,
        control_0 => \PWM_Dir:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(1,3)] is empty.
UDB [UDB=(1,4)] is empty.
UDB [UDB=(1,5)] is empty.
UDB [UDB=(2,0)] contents:
LAB@[UDB=(2,0)][LB=0] #macrocells=3, #inputs=9, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:rx_status_5\, Mode=(Combinatorial) @ [UDB=(2,0)][LB=0][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART:BUART:rx_fifonotempty\ * \UART:BUART:rx_state_stop1_reg\
        );
        Output = \UART:BUART:rx_status_5\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART:BUART:rx_status_4\, Mode=(Combinatorial) @ [UDB=(2,0)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \UART:BUART:rx_load_fifo\ * \UART:BUART:rx_fifofull\
        );
        Output = \UART:BUART:rx_status_4\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART:BUART:pollcount_1\, Mode=(D-Register) @ [UDB=(2,0)][LB=0][MC=2]
        Total # of inputs        : 5
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              !\UART:BUART:pollcount_1\ * Net_28 * \UART:BUART:pollcount_0\
            + !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              \UART:BUART:pollcount_1\ * !Net_28
            + !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              \UART:BUART:pollcount_1\ * !\UART:BUART:pollcount_0\
        );
        Output = \UART:BUART:pollcount_1\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,0)][LB=1] #macrocells=4, #inputs=10, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:rx_status_3\, Mode=(D-Register) @ [UDB=(2,0)][LB=1][MC=0]
        Total # of inputs        : 8
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !\UART:BUART:pollcount_1\ * !Net_28
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !\UART:BUART:pollcount_1\ * 
              !\UART:BUART:pollcount_0\
        );
        Output = \UART:BUART:rx_status_3\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART:BUART:rx_postpoll\, Mode=(Combinatorial) @ [UDB=(2,0)][LB=1][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              \UART:BUART:pollcount_1\
            + Net_28 * \UART:BUART:pollcount_0\
        );
        Output = \UART:BUART:rx_postpoll\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART:BUART:pollcount_0\, Mode=(D-Register) @ [UDB=(2,0)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        (
              !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * !Net_28 * 
              \UART:BUART:pollcount_0\
            + !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * Net_28 * 
              !\UART:BUART:pollcount_0\
        );
        Output = \UART:BUART:pollcount_0\ (fanout=5)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART:BUART:rx_last\, Mode=(D-Register) @ [UDB=(2,0)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              Net_28
        );
        Output = \UART:BUART:rx_last\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\UART:BUART:sRX:RxShifter:u0\
    PORT MAP (
        clock => \UART:Net_9\ ,
        cs_addr_2 => \UART:BUART:tx_ctrl_mark_last\ ,
        cs_addr_1 => \UART:BUART:rx_state_0\ ,
        cs_addr_0 => \UART:BUART:rx_bitclk_enable\ ,
        route_si => \UART:BUART:rx_postpoll\ ,
        f0_load => \UART:BUART:rx_load_fifo\ ,
        f0_bus_stat_comb => \UART:BUART:rx_fifonotempty\ ,
        f0_blk_stat_comb => \UART:BUART:rx_fifofull\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000001001000000000100000000000000010000001100000001000000000000000100100001000011111111000000001111111111111111101000000110001001000001111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

statusicell: Name =\UART:BUART:sRX:RxSts\
    PORT MAP (
        clock => \UART:Net_9\ ,
        status_5 => \UART:BUART:rx_status_5\ ,
        status_4 => \UART:BUART:rx_status_4\ ,
        status_3 => \UART:BUART:rx_status_3\ ,
        interrupt => Net_54 );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "1011111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,1)] contents:
LAB@[UDB=(2,1)][LB=0] #macrocells=4, #inputs=11, #pterms=6
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:rx_state_0\, Mode=(T-Register) @ [UDB=(2,1)][LB=0][MC=0]
        Total # of inputs        : 11
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * !\UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !\UART:BUART:pollcount_1\ * !Net_28
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * !\UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\ * !\UART:BUART:pollcount_1\ * 
              !\UART:BUART:pollcount_0\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
        );
        Output = \UART:BUART:rx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART:BUART:rx_counter_load\, Mode=(Combinatorial) @ [UDB=(2,1)][LB=0][MC=1]
        Total # of inputs        : 4
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\
        );
        Output = \UART:BUART:rx_counter_load\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART:BUART:rx_state_3\, Mode=(T-Register) @ [UDB=(2,1)][LB=0][MC=2]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              \UART:BUART:rx_state_2\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
        );
        Output = \UART:BUART:rx_state_3\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\UART:BUART:tx_ctrl_mark_last\, Mode=(T-Register) @ [UDB=(2,1)][LB=0][MC=3]
        Total # of inputs        : 0
        Total # of product terms : 0
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 0 pterms
        (
            0
        );
        Output = \UART:BUART:tx_ctrl_mark_last\ (fanout=8)
        Properties               : 
        {
        }
}

LAB@[UDB=(2,1)][LB=1] #macrocells=3, #inputs=10, #pterms=7
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:rx_state_2\, Mode=(T-Register) @ [UDB=(2,1)][LB=1][MC=0]
        Total # of inputs        : 10
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_2\
            + !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * !Net_28 * 
              \UART:BUART:rx_last\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
        );
        Output = \UART:BUART:rx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART:BUART:rx_load_fifo\, Mode=(D-Register) @ [UDB=(2,1)][LB=1][MC=1]
        Total # of inputs        : 8
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_bitclk_enable\ * \UART:BUART:rx_state_3\ * 
              !\UART:BUART:rx_state_2\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_5\
            + !\UART:BUART:tx_ctrl_mark_last\ * \UART:BUART:rx_state_0\ * 
              !\UART:BUART:rx_state_3\ * !\UART:BUART:rx_state_2\ * 
              !\UART:BUART:rx_count_6\ * !\UART:BUART:rx_count_4\
        );
        Output = \UART:BUART:rx_load_fifo\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\UART:BUART:rx_state_stop1_reg\, Mode=(D-Register) @ [UDB=(2,1)][LB=1][MC=2]
        Total # of inputs        : 4
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        !(
              !\UART:BUART:tx_ctrl_mark_last\ * !\UART:BUART:rx_state_0\ * 
              \UART:BUART:rx_state_3\ * \UART:BUART:rx_state_2\
        );
        Output = \UART:BUART:rx_state_stop1_reg\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

count7cell: Name =\UART:BUART:sRX:RxBitCounter\
    PORT MAP (
        clock => \UART:Net_9\ ,
        load => \UART:BUART:rx_counter_load\ ,
        count_6 => \UART:BUART:rx_count_6\ ,
        count_5 => \UART:BUART:rx_count_5\ ,
        count_4 => \UART:BUART:rx_count_4\ ,
        count_3 => \UART:BUART:rx_count_3\ ,
        count_2 => \UART:BUART:rx_count_2\ ,
        count_1 => \UART:BUART:rx_count_1\ ,
        count_0 => \UART:BUART:rx_count_0\ ,
        tc => \UART:BUART:rx_count7_tc\ );
    Properties:
    {
        cy_alt_mode = 0
        cy_init_value = "0000000"
        cy_period = "1110010"
        cy_route_en = 1
        cy_route_ld = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,2)] contents:
LAB@[UDB=(2,2)][LB=0] #macrocells=2, #inputs=9, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:tx_state_2\, Mode=(T-Register) @ [UDB=(2,2)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\ * \UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_2\ (fanout=7)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=\UART:BUART:rx_bitclk_enable\, Mode=(D-Register) @ [UDB=(2,2)][LB=0][MC=1]
        Total # of inputs        : 3
        Total # of product terms : 1
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:rx_count_2\ * !\UART:BUART:rx_count_1\ * 
              !\UART:BUART:rx_count_0\
        );
        Output = \UART:BUART:rx_bitclk_enable\ (fanout=6)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,2)][LB=1] #macrocells=2, #inputs=6, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:counter_load_not\, Mode=(Combinatorial) @ [UDB=(2,2)][LB=1][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 2
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\
            + !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\
        );
        Output = \UART:BUART:counter_load_not\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\UART:BUART:tx_state_1\, Mode=(T-Register) @ [UDB=(2,2)][LB=1][MC=2]
        Total # of inputs        : 6
        Total # of product terms : 3
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 3 pterms
        (
              \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_0\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_1\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

datapathcell: Name =\UART:BUART:sTX:sCLOCK:TxBitClkGen\
    PORT MAP (
        clock => \UART:Net_9\ ,
        cs_addr_0 => \UART:BUART:counter_load_not\ ,
        ce0_reg => \UART:BUART:tx_bitclk_enable_pre\ ,
        ce1_reg => \UART:BUART:tx_counter_dp\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "1010100001000000001000000100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011111111000000001111111100000111001000000100000000000101111100000000000000001000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,3)] contents:
LAB@[UDB=(2,3)][LB=0] #macrocells=2, #inputs=4, #pterms=2
{
    [McSlotId=0]: (empty)
    [McSlotId=1]:     MacroCell: Name=\PWM_Motores:PWMUDB:status_1\, Mode=(D-Register) @ [UDB=(2,3)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_90) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_Motores:PWMUDB:prevCompare2\ * 
              \PWM_Motores:PWMUDB:cmp2_less\
        );
        Output = \PWM_Motores:PWMUDB:status_1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=\PWM_Motores:PWMUDB:status_0\, Mode=(D-Register) @ [UDB=(2,3)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_90) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\PWM_Motores:PWMUDB:prevCompare1\ * 
              \PWM_Motores:PWMUDB:cmp1_less\
        );
        Output = \PWM_Motores:PWMUDB:status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(2,3)][LB=1] #macrocells=2, #inputs=2, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\PWM_Motores:PWMUDB:prevCompare1\, Mode=(D-Register) @ [UDB=(2,3)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_90) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Motores:PWMUDB:cmp1_less\
        );
        Output = \PWM_Motores:PWMUDB:prevCompare1\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]:     MacroCell: Name=\PWM_Motores:PWMUDB:prevCompare2\, Mode=(D-Register) @ [UDB=(2,3)][LB=1][MC=3]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_90) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Motores:PWMUDB:cmp2_less\
        );
        Output = \PWM_Motores:PWMUDB:prevCompare2\ (fanout=1)
        Properties               : 
        {
        }
}

datapathcell: Name =\PWM_Door:PWMUDB:sP16:pwmdp:u0\
    PORT MAP (
        clock => Net_2030 ,
        cs_addr_2 => \PWM_Door:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_Door:PWMUDB:runmode_enable\ ,
        chain_out => \PWM_Door:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Next in chain : \PWM_Door:PWMUDB:sP16:pwmdp:u1\

statusicell: Name =\PWM_Motores:PWMUDB:genblk8:stsreg\
    PORT MAP (
        clock => Net_90 ,
        status_3 => \PWM_Motores:PWMUDB:status_3\ ,
        status_2 => \PWM_Motores:PWMUDB:status_2\ ,
        status_1 => \PWM_Motores:PWMUDB:status_1\ ,
        status_0 => \PWM_Motores:PWMUDB:status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0100111"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(2,4)] is empty.
UDB [UDB=(2,5)] is empty.
UDB [UDB=(3,0)] contents:
LAB@[UDB=(3,0)][LB=0] #macrocells=1, #inputs=1, #pterms=1
{
    [McSlotId=0]: (empty)
    [McSlotId=1]: (empty)
    [McSlotId=2]:     MacroCell: Name=\UART:BUART:tx_status_2\, Mode=(Combinatorial) @ [UDB=(3,0)][LB=0][MC=2]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_fifo_notfull\
        );
        Output = \UART:BUART:tx_status_2\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,0)][LB=1] #macrocells=1, #inputs=5, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:tx_status_0\, Mode=(Combinatorial) @ [UDB=(3,0)][LB=1][MC=0]
        Total # of inputs        : 5
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_fifo_empty\ * 
              \UART:BUART:tx_state_2\
        );
        Output = \UART:BUART:tx_status_0\ (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

statusicell: Name =\UART:BUART:sTX:TxSts\
    PORT MAP (
        clock => \UART:Net_9\ ,
        status_3 => \UART:BUART:tx_fifo_notfull\ ,
        status_2 => \UART:BUART:tx_status_2\ ,
        status_1 => \UART:BUART:tx_fifo_empty\ ,
        status_0 => \UART:BUART:tx_status_0\ );
    Properties:
    {
        cy_force_order = 1
        cy_int_mask = "1111111"
        cy_md_select = "0000001"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,1)] contents:
LAB@[UDB=(3,1)][LB=0] #macrocells=1, #inputs=4, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:tx_bitclk\, Mode=(D-Register) @ [UDB=(3,1)][LB=0][MC=0]
        Total # of inputs        : 4
        Total # of product terms : 2
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 2 pterms
        !(
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_state_2\
            + !\UART:BUART:tx_bitclk_enable_pre\
        );
        Output = \UART:BUART:tx_bitclk\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,1)][LB=1] #macrocells=1, #inputs=2, #pterms=1
{
    [McSlotId=0]:     MacroCell: Name=Net_1565, Mode=(D-Register) @ [UDB=(3,1)][LB=1][MC=0]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_90) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Motores:PWMUDB:runmode_enable\ * 
              \PWM_Motores:PWMUDB:cmp1_less\
        );
        Output = Net_1565 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\UART:BUART:sTX:TxShifter:u0\
    PORT MAP (
        clock => \UART:Net_9\ ,
        cs_addr_2 => \UART:BUART:tx_state_1\ ,
        cs_addr_1 => \UART:BUART:tx_state_0\ ,
        cs_addr_0 => \UART:BUART:tx_bitclk_enable_pre\ ,
        so_comb => \UART:BUART:tx_shift_out\ ,
        f0_bus_stat_comb => \UART:BUART:tx_fifo_notfull\ ,
        f0_blk_stat_comb => \UART:BUART:tx_fifo_empty\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000000000000000000000000000000000000000000000000000011000000000000000000000000000010010000000000000000000000000000000000000011111111000000001111111111111111000000000000000001000100111100000000000000001100"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,2)] contents:
LAB@[UDB=(3,2)][LB=0] #macrocells=2, #inputs=7, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:tx_state_0\, Mode=(T-Register) @ [UDB=(3,2)][LB=0][MC=0]
        Total # of inputs        : 6
        Total # of product terms : 4
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 4 pterms
        (
              !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * !\UART:BUART:tx_fifo_empty\
            + !\UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_fifo_empty\ * !\UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              \UART:BUART:tx_bitclk_enable_pre\ * \UART:BUART:tx_fifo_empty\ * 
              \UART:BUART:tx_state_2\
            + \UART:BUART:tx_state_0\ * !\UART:BUART:tx_state_2\ * 
              \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:tx_state_0\ (fanout=8)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_23, Mode=(Combinatorial) @ [UDB=(3,2)][LB=0][MC=1]
        Total # of inputs        : 1
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              !\UART:BUART:txn\
        );
        Output = Net_23 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

LAB@[UDB=(3,2)][LB=1] #macrocells=1, #inputs=7, #pterms=5
{
    [McSlotId=0]:     MacroCell: Name=\UART:BUART:txn\, Mode=(D-Register) @ [UDB=(3,2)][LB=1][MC=0]
        Total # of inputs        : 7
        Total # of product terms : 5
        List of special equations: 
            Clock  = (\UART:Net_9\) => Global
            Clock Enable: True
        Main Equation            : 5 pterms
        (
              \UART:BUART:txn\ * \UART:BUART:tx_state_1\ * 
              !\UART:BUART:tx_bitclk\
            + \UART:BUART:txn\ * \UART:BUART:tx_state_2\
            + !\UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_shift_out\ * !\UART:BUART:tx_state_2\
            + !\UART:BUART:tx_state_1\ * \UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_state_2\ * !\UART:BUART:tx_bitclk\
            + \UART:BUART:tx_state_1\ * !\UART:BUART:tx_state_0\ * 
              !\UART:BUART:tx_shift_out\ * !\UART:BUART:tx_state_2\ * 
              !\UART:BUART:tx_counter_dp\ * \UART:BUART:tx_bitclk\
        );
        Output = \UART:BUART:txn\ (fanout=2)
        Properties               : 
        {
        }

    [McSlotId=1]: (empty)
    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\PWM_Motores:PWMUDB:sP8:pwmdp:u0\
    PORT MAP (
        clock => Net_90 ,
        cs_addr_2 => \PWM_Motores:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_Motores:PWMUDB:runmode_enable\ ,
        cl0_comb => \PWM_Motores:PWMUDB:cmp1_less\ ,
        z0_comb => \PWM_Motores:PWMUDB:tc_i\ ,
        cl1_comb => \PWM_Motores:PWMUDB:cmp2_less\ ,
        f1_blk_stat_comb => \PWM_Motores:PWMUDB:status_3\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True

controlcell: Name =\PWM_Door:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_2030 ,
        control_7 => \PWM_Door:PWMUDB:control_7\ ,
        control_6 => \PWM_Door:PWMUDB:control_6\ ,
        control_5 => \PWM_Door:PWMUDB:control_5\ ,
        control_4 => \PWM_Door:PWMUDB:control_4\ ,
        control_3 => \PWM_Door:PWMUDB:control_3\ ,
        control_2 => \PWM_Door:PWMUDB:control_2\ ,
        control_1 => \PWM_Door:PWMUDB:control_1\ ,
        control_0 => \PWM_Door:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,3)] contents:
LAB@[UDB=(3,3)][LB=0] #macrocells=4, #inputs=6, #pterms=4
{
    [McSlotId=0]:     MacroCell: Name=\PWM_Door:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(3,3)][LB=0][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2030) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Door:PWMUDB:control_7\
        );
        Output = \PWM_Door:PWMUDB:runmode_enable\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_2126, Mode=(D-Register) @ [UDB=(3,3)][LB=0][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2030) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Door:PWMUDB:runmode_enable\ * \PWM_Door:PWMUDB:cmp1_less\
        );
        Output = Net_2126 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]:     MacroCell: Name=Net_2205, Mode=(D-Register) @ [UDB=(3,3)][LB=0][MC=2]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_2030) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Door:PWMUDB:runmode_enable\ * \PWM_Door:PWMUDB:cmp2_less\
        );
        Output = Net_2205 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=3]:     MacroCell: Name=\PWM_Motores:PWMUDB:status_2\, Mode=(Combinatorial) @ [UDB=(3,3)][LB=0][MC=3]
        Total # of inputs        : 2
        Total # of product terms : 1
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Motores:PWMUDB:runmode_enable\ * \PWM_Motores:PWMUDB:tc_i\
        );
        Output = \PWM_Motores:PWMUDB:status_2\ (fanout=1)
        Properties               : 
        {
        }
}

LAB@[UDB=(3,3)][LB=1] #macrocells=2, #inputs=3, #pterms=2
{
    [McSlotId=0]:     MacroCell: Name=\PWM_Motores:PWMUDB:runmode_enable\, Mode=(D-Register) @ [UDB=(3,3)][LB=1][MC=0]
        Total # of inputs        : 1
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_90) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Motores:PWMUDB:control_7\
        );
        Output = \PWM_Motores:PWMUDB:runmode_enable\ (fanout=4)
        Properties               : 
        {
        }

    [McSlotId=1]:     MacroCell: Name=Net_1587, Mode=(D-Register) @ [UDB=(3,3)][LB=1][MC=1]
        Total # of inputs        : 2
        Total # of product terms : 1
        List of special equations: 
            Clock  = (Net_90) => Global
            Clock Enable: True
        Main Equation            : 1 pterm
        (
              \PWM_Motores:PWMUDB:runmode_enable\ * 
              \PWM_Motores:PWMUDB:cmp2_less\
        );
        Output = Net_1587 (fanout=1)
        Properties               : 
        {
        }

    [McSlotId=2]: (empty)
    [McSlotId=3]: (empty)
}

datapathcell: Name =\PWM_Door:PWMUDB:sP16:pwmdp:u1\
    PORT MAP (
        clock => Net_2030 ,
        cs_addr_2 => \PWM_Door:PWMUDB:tc_i\ ,
        cs_addr_1 => \PWM_Door:PWMUDB:runmode_enable\ ,
        cl0_comb => \PWM_Door:PWMUDB:cmp1_less\ ,
        z0_comb => \PWM_Door:PWMUDB:tc_i\ ,
        cl1_comb => \PWM_Door:PWMUDB:cmp2_less\ ,
        chain_in => \PWM_Door:PWMUDB:sP16:pwmdp:carry\ );
    Properties:
    {
        a0_init = "00000000"
        a1_init = "00000000"
        ce0_sync = 1
        ce1_sync = 1
        cl0_sync = 1
        cl1_sync = 1
        cmsb_sync = 1
        co_msb_sync = 1
        cy_dpconfig = "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101011110000000000000100000011110000000000011000"
        d0_init = "00000000"
        d1_init = "00000000"
        f0_blk_sync = 1
        f0_bus_sync = 1
        f1_blk_sync = 1
        f1_bus_sync = 1
        ff0_sync = 1
        ff1_sync = 1
        ov_msb_sync = 1
        so_sync = 1
        z0_sync = 1
        z1_sync = 1
    }
    Clock Polarity: Active High
    Clock Enable: True
    Previous in chain : \PWM_Door:PWMUDB:sP16:pwmdp:u0\

controlcell: Name =\PWM_Motores:PWMUDB:genblk1:ctrlreg\
    PORT MAP (
        clock => Net_90 ,
        control_7 => \PWM_Motores:PWMUDB:control_7\ ,
        control_6 => \PWM_Motores:PWMUDB:control_6\ ,
        control_5 => \PWM_Motores:PWMUDB:control_5\ ,
        control_4 => \PWM_Motores:PWMUDB:control_4\ ,
        control_3 => \PWM_Motores:PWMUDB:control_3\ ,
        control_2 => \PWM_Motores:PWMUDB:control_2\ ,
        control_1 => \PWM_Motores:PWMUDB:control_1\ ,
        control_0 => \PWM_Motores:PWMUDB:control_0\ );
    Properties:
    {
        cy_ctrl_mode_0 = "11111111"
        cy_ctrl_mode_1 = "00000000"
        cy_ext_reset = 0
        cy_force_order = 1
        cy_init_value = "00000000"
    }
    Clock Polarity: Active High
    Clock Enable: True

UDB [UDB=(3,4)] is empty.
UDB [UDB=(3,5)] is empty.
Intr container @ [IntrContainer=(0)]: 
  Intr@ [IntrContainer=(0)][IntrId=(0)] 
    interrupt: Name =IRQRX
        PORT MAP (
            interrupt => Net_54 );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(1)] 
    interrupt: Name =\ADC:IRQ\
        PORT MAP (
            interrupt => Net_4 );
        Properties:
        {
            int_type = "10"
            is_nmi = 0
        }
  Intr@ [IntrContainer=(0)][IntrId=(15)] 
    interrupt: Name =\I2C:I2C_IRQ\
        PORT MAP (
            interrupt => \I2C:Net_697\ );
        Properties:
        {
            int_type = "00"
            is_nmi = 0
        }
Drq container @ [DrqContainer=(0)]: empty
Port 0 contains the following IO cells:
[IoId=2]: 
Pin : Name = Pin_Ascensor(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_Ascensor(0)__PA ,
        pin_input => Net_2205 ,
        pad => Pin_Ascensor(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = INMA(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => INMA(0)__PA ,
        pad => INMA(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = INMA(1)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => INMA(1)__PA ,
        pad => INMA(1)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = INMI(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => INMI(0)__PA ,
        pad => INMI(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = INMI(1)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => INMI(1)__PA ,
        pad => INMI(1)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = MotorD(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => MotorD(0)__PA ,
        pin_input => Net_1565 ,
        pad => MotorD(0)_PAD );
    Properties:
    {
    }

Port 1 contains the following IO cells:
[IoId=5]: 
Pin : Name = PWMdoor(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => PWMdoor(0)__PA ,
        pin_input => Net_2126 ,
        pad => PWMdoor(0)_PAD );
    Properties:
    {
    }

[IoId=6]: 
Pin : Name = PWMdir_D(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => PWMdir_D(0)__PA ,
        pin_input => Net_2044 ,
        pad => PWMdir_D(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = PWMdir_I(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => PWMdir_I(0)__PA ,
        pin_input => Net_2045 ,
        pad => PWMdir_I(0)_PAD );
    Properties:
    {
    }

Port 2 contains the following IO cells:
[IoId=1]: 
Pin : Name = LED(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => LED(0)__PA ,
        pad => LED(0)_PAD );
    Properties:
    {
    }

[IoId=3]: 
Pin : Name = INMD(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => INMD(0)__PA ,
        pad => INMD(0)_PAD );
    Properties:
    {
    }

[IoId=4]: 
Pin : Name = INMD(1)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: False
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => INMD(1)__PA ,
        pad => INMD(1)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = MotorI(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => MotorI(0)__PA ,
        pin_input => Net_1587 ,
        pad => MotorI(0)_PAD );
    Properties:
    {
    }

[IoId=7]: 
Pin : Name = Pin_ADC(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_ANALOG
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: True
        Can contain Digital: False
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: ANALOG
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Pin_ADC(0)__PA ,
        analog_term => Net_1 ,
        pad => Pin_ADC(0)_PAD );
    Properties:
    {
    }

Port 3 contains the following IO cells:
[IoId=0]: 
Pin : Name = Rx_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: SYNC
        Out Sync Option: AUTO
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: HI_Z_DIGITAL
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: True
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Rx_1(0)__PA ,
        fb => Net_28 ,
        pad => Rx_1(0)_PAD );
    Properties:
    {
    }

[IoId=1]: 
Pin : Name = Tx_1(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 1
        IO Voltage: 0
    PORT MAP (
        pa_out => Tx_1(0)__PA ,
        pin_input => Net_23 ,
        pad => Tx_1(0)_PAD );
    Properties:
    {
    }

Port 12 contains the following IO cells:
[IoId=4]: 
Pin : Name = SCL(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SCL(0)__PA ,
        fb => \I2C:Net_1109_0\ ,
        pin_input => \I2C:Net_643_0\ ,
        pad => SCL(0)_PAD );
    Properties:
    {
    }

[IoId=5]: 
Pin : Name = SDA(0)
    Attributes:
        In Group/Port: True
        In Sync Option: NOSYNC
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: OPEN_DRAIN_LO
        VTrip: CMOS
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL, ROUTABLE
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => SDA(0)__PA ,
        fb => \I2C:Net_1109_1\ ,
        pin_input => \I2C:sda_x_wire\ ,
        pad => SDA(0)_PAD );
    Properties:
    {
    }

Port 15 contains the following IO cells:
[IoId=5]: 
Pin : Name = Lanzamiento(0)
    Attributes:
        In Group/Port: True
        In Sync Option: AUTO
        Out Sync Option: NOSYNC
        Interrupt generated: False
        Interrupt mode: NONE
        Drive mode: CMOS_OUT
        VTrip: EITHER
        Slew: FAST
        Input Sync needed: False
        Output Sync needed: False
        SC shield enabled: False
        POR State: ANY
        LCD Mode: COMMON
        Register Mode: RegComb
        CaSense Mode: NEITHER
        Treat as pin: True
        Is OE Registered: False
        Uses Analog: False
        Can contain Digital: True
        Is SIO: False
        SIO Output Buf: NONREGULATED
        SIO Input Buf: SINGLE_ENDED
        SIO HiFreq: LOW
        SIO Hyst: DISABLED
        SIO Vtrip: MULTIPLIER_0_5
        SIO Multiplier Index: 0
        SIO RefSel: VCC_IO
        Required Capabilities: DIGITAL
        Initial Value: 0
        IO Voltage: 0
    PORT MAP (
        pa_out => Lanzamiento(0)__PA ,
        pad => Lanzamiento(0)_PAD );
    Properties:
    {
    }

ARM group 0: empty
CAN group 0: empty
Cache group 0: empty
CapSense group 0: empty
Clock group 0: 
    Clock Block @ F(Clock,0): 
    clockblockcell: Name =ClockBlock
        PORT MAP (
            imo => ClockBlock_IMO ,
            pllout => ClockBlock_PLL_OUT ,
            ilo => ClockBlock_ILO ,
            clk_100k => ClockBlock_100k ,
            clk_1k => ClockBlock_1k ,
            clk_32k => ClockBlock_32k ,
            xtal => ClockBlock_XTAL ,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ ,
            clk_sync => ClockBlock_MASTER_CLK ,
            clk_bus_glb => ClockBlock_BUS_CLK ,
            clk_bus => ClockBlock_BUS_CLK_local ,
            dclk_glb_0 => Net_2030 ,
            dclk_0 => Net_2030_local ,
            aclk_glb_0 => \ADC:Net_385\ ,
            aclk_0 => \ADC:Net_385_local\ ,
            clk_a_dig_glb_0 => \ADC:Net_381\ ,
            clk_a_dig_0 => \ADC:Net_381_local\ ,
            dclk_glb_1 => \UART:Net_9\ ,
            dclk_1 => \UART:Net_9_local\ ,
            dclk_glb_2 => Net_90 ,
            dclk_2 => Net_90_local );
        Properties:
        {
        }
Comparator group 0: empty
DFB group 0: empty
DSM group 0: empty
Decimator group 0: empty
EMIF group 0: empty
I2C group 0: 
    I2C Block @ F(I2C,0): 
    i2ccell: Name =\I2C:I2C_FF\
        PORT MAP (
            clock => ClockBlock_BUS_CLK ,
            scl_in => \I2C:Net_1109_0\ ,
            sda_in => \I2C:Net_1109_1\ ,
            scl_out => \I2C:Net_643_0\ ,
            sda_out => \I2C:sda_x_wire\ ,
            interrupt => \I2C:Net_697\ );
        Properties:
        {
            cy_registers = ""
            use_wakeup = 0
        }
LCD group 0: empty
LVD group 0: empty
PICU group 0: empty
PM group 0: empty
SC group 0: empty
SPC group 0: empty
Timer group 0: empty
USB group 0: empty
VIDAC group 0: empty
OpAmp group 0: empty
CsAbuf group 0: empty
Vref group 0: 
    Vref Block @ F(Vref,13): 
    vrefcell: Name =\ADC:vRef_Vdda_1\
        PORT MAP (
            vout => \ADC:Net_235\ );
        Properties:
        {
            autoenable = 1
            guid = "4720866E-BC14-478d-B8A0-3E44F38CADAC"
            ignoresleep = 0
            name = "Vdda/2"
        }
LPF group 0: empty
SAR group 0: 
    SAR Block @ F(SAR,0): 
    sarcell: Name =\ADC:ADC_SAR\
        PORT MAP (
            vplus => Net_1 ,
            vminus => \ADC:Net_126\ ,
            ext_pin => \ADC:Net_209\ ,
            vrefhi_out => \ADC:Net_126\ ,
            vref => \ADC:Net_235\ ,
            clock => \ADC:Net_385\ ,
            pump_clock => \ADC:Net_385\ ,
            irq => \ADC:Net_252\ ,
            next => Net_7 ,
            data_out_udb_11 => \ADC:Net_207_11\ ,
            data_out_udb_10 => \ADC:Net_207_10\ ,
            data_out_udb_9 => \ADC:Net_207_9\ ,
            data_out_udb_8 => \ADC:Net_207_8\ ,
            data_out_udb_7 => \ADC:Net_207_7\ ,
            data_out_udb_6 => \ADC:Net_207_6\ ,
            data_out_udb_5 => \ADC:Net_207_5\ ,
            data_out_udb_4 => \ADC:Net_207_4\ ,
            data_out_udb_3 => \ADC:Net_207_3\ ,
            data_out_udb_2 => \ADC:Net_207_2\ ,
            data_out_udb_1 => \ADC:Net_207_1\ ,
            data_out_udb_0 => \ADC:Net_207_0\ ,
            eof_udb => Net_4 );
        Properties:
        {
            cy_registers = ""
        }
ANAIF group 0: empty
PHUB group 0: empty
</CYPRESSTAG>
<CYPRESSTAG name="Port Configuration Details">

------------------------------------------------------------
Port Configuration report
------------------------------------------------------------
     |     |       | Interrupt |                  |                 | 
Port | Pin | Fixed |      Type |       Drive Mode |            Name | Connections
-----+-----+-------+-----------+------------------+-----------------+-------------------------------------------
   0 |   2 |     * |      NONE |         CMOS_OUT | Pin_Ascensor(0) | In(Net_2205)
     |   3 |     * |      NONE |         CMOS_OUT |         INMA(0) | 
     |   4 |     * |      NONE |         CMOS_OUT |         INMA(1) | 
     |   5 |     * |      NONE |         CMOS_OUT |         INMI(0) | 
     |   6 |     * |      NONE |         CMOS_OUT |         INMI(1) | 
     |   7 |     * |      NONE |         CMOS_OUT |       MotorD(0) | In(Net_1565)
-----+-----+-------+-----------+------------------+-----------------+-------------------------------------------
   1 |   5 |     * |      NONE |         CMOS_OUT |      PWMdoor(0) | In(Net_2126)
     |   6 |     * |      NONE |         CMOS_OUT |     PWMdir_D(0) | In(Net_2044)
     |   7 |     * |      NONE |         CMOS_OUT |     PWMdir_I(0) | In(Net_2045)
-----+-----+-------+-----------+------------------+-----------------+-------------------------------------------
   2 |   1 |     * |      NONE |         CMOS_OUT |          LED(0) | 
     |   3 |     * |      NONE |         CMOS_OUT |         INMD(0) | 
     |   4 |     * |      NONE |         CMOS_OUT |         INMD(1) | 
     |   5 |     * |      NONE |         CMOS_OUT |       MotorI(0) | In(Net_1587)
     |   7 |     * |      NONE |      HI_Z_ANALOG |      Pin_ADC(0) | Analog(Net_1)
-----+-----+-------+-----------+------------------+-----------------+-------------------------------------------
   3 |   0 |     * |      NONE |     HI_Z_DIGITAL |         Rx_1(0) | FB(Net_28)
     |   1 |     * |      NONE |         CMOS_OUT |         Tx_1(0) | In(Net_23)
-----+-----+-------+-----------+------------------+-----------------+-------------------------------------------
  12 |   4 |     * |      NONE |    OPEN_DRAIN_LO |          SCL(0) | FB(\I2C:Net_1109_0\), In(\I2C:Net_643_0\)
     |   5 |     * |      NONE |    OPEN_DRAIN_LO |          SDA(0) | FB(\I2C:Net_1109_1\), In(\I2C:sda_x_wire\)
-----+-----+-------+-----------+------------------+-----------------+-------------------------------------------
  15 |   5 |     * |      NONE |         CMOS_OUT |  Lanzamiento(0) | 
----------------------------------------------------------------------------------------------------------------
</CYPRESSTAG>
</CYPRESSTAG>
</CYPRESSTAG>
Digital component placer commit/Report: Elapsed time ==> 0s.178ms
Digital Placement phase: Elapsed time ==> 5s.616ms
</CYPRESSTAG>
<CYPRESSTAG name="Digital Routing">
"C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\bin/sjrouter.exe" --xml-path "C:\Program Files (x86)\Cypress\PSoC Creator\4.2\PSoC Creator\dev\psoc5/psoc5lp/route_arch-rrg.cydata" --vh2-path "Prototipo_r.vh2" --pcf-path "Prototipo.pco" --des-name "Prototipo" --dsf-path "Prototipo.dsf" --sdc-path "Prototipo.sdc" --lib-path "Prototipo_r.lib"
Routing successful.
Digital Routing phase: Elapsed time ==> 4s.702ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Generation">
Bitstream Generation phase: Elapsed time ==> 0s.740ms
</CYPRESSTAG>
<CYPRESSTAG name="Bitstream Verification">
Bitstream Verification phase: Elapsed time ==> 0s.136ms
</CYPRESSTAG>
<CYPRESSTAG name="Static timing analysis">
Timing report is in Prototipo_timing.html.
Static timing analysis phase: Elapsed time ==> 1s.219ms
</CYPRESSTAG>
<CYPRESSTAG name="Data reporting">
Data reporting phase: Elapsed time ==> 0s.000ms
</CYPRESSTAG>
<CYPRESSTAG name="Database update...">
Design database save phase: Elapsed time ==> 0s.535ms
</CYPRESSTAG>
cydsfit: Elapsed time ==> 15s.388ms
</CYPRESSTAG>
Fitter phase: Elapsed time ==> 15s.388ms
API generation phase: Elapsed time ==> 9s.241ms
Dependency generation phase: Elapsed time ==> 0s.269ms
Cleanup phase: Elapsed time ==> 0s.000ms
