Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Reading design: uart_controller.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "uart_controller.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "uart_controller"
Output Format                      : NGC
Target Device                      : xc7a100t-1-csg324

---- Source Options
Top Module Name                    : uart_controller
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "C:\Users\Caio\Documents\GitHub\UART_Controller\uart_tx.v" into library work
Parsing module <txuart>.
Analyzing Verilog file "C:\Users\Caio\Documents\GitHub\UART_Controller\uart_rx.v" into library work
Parsing module <rxuart>.
Analyzing Verilog file "C:\Users\Caio\Documents\GitHub\UART_Controller\uart_controller.v" into library work
Parsing module <uart_controller>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <uart_controller>.
WARNING:HDLCompiler:872 - "C:\Users\Caio\Documents\GitHub\UART_Controller\uart_controller.v" Line 40: Using initial value of setup_uart since it is never assigned

Elaborating module <txuart>.
WARNING:HDLCompiler:413 - "C:\Users\Caio\Documents\GitHub\UART_Controller\uart_tx.v" Line 200: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:1127 - "C:\Users\Caio\Documents\GitHub\UART_Controller\uart_controller.v" Line 51: Assignment to o_uart ignored, since the identifier is never used

Elaborating module <rxuart>.
WARNING:HDLCompiler:413 - "C:\Users\Caio\Documents\GitHub\UART_Controller\uart_rx.v" Line 162: Result of 29-bit expression is truncated to fit in 28-bit target.
WARNING:HDLCompiler:413 - "C:\Users\Caio\Documents\GitHub\UART_Controller\uart_rx.v" Line 260: Result of 5-bit expression is truncated to fit in 4-bit target.
WARNING:HDLCompiler:189 - "C:\Users\Caio\Documents\GitHub\UART_Controller\uart_controller.v" Line 61: Size mismatch in connection of port <o_data>. Formal port size is 8-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:1127 - "C:\Users\Caio\Documents\GitHub\UART_Controller\uart_controller.v" Line 73: Assignment to o_uart ignored, since the identifier is never used
WARNING:HDLCompiler:634 - "C:\Users\Caio\Documents\GitHub\UART_Controller\uart_controller.v" Line 48: Net <i_break> does not have a driver.
WARNING:HDLCompiler:634 - "C:\Users\Caio\Documents\GitHub\UART_Controller\uart_controller.v" Line 49: Net <i_wr> does not have a driver.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <uart_controller>.
    Related source file is "C:\Users\Caio\Documents\GitHub\UART_Controller\uart_controller.v".
WARNING:Xst:647 - Input <send_sig> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "C:\Users\Caio\Documents\GitHub\UART_Controller\uart_controller.v" line 44: Output port <o_uart> of the instance <sender> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Caio\Documents\GitHub\UART_Controller\uart_controller.v" line 55: Output port <o_break> of the instance <reciever> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Caio\Documents\GitHub\UART_Controller\uart_controller.v" line 55: Output port <o_parity_err> of the instance <reciever> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\Caio\Documents\GitHub\UART_Controller\uart_controller.v" line 55: Output port <o_frame_err> of the instance <reciever> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <i_break> is used but never assigned. This sourceless signal will be automatically connected to value GND.
WARNING:Xst:653 - Signal <i_wr> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 8-bit register for signal <i_data>.
    Found 1-bit register for signal <recived_data>.
    WARNING:Xst:2404 -  FFs/Latches <recived_data<7:1>> (without init value) have a constant value of 0 in block <uart_controller>.
    Summary:
	inferred   9 D-type flip-flop(s).
Unit <uart_controller> synthesized.

Synthesizing Unit <txuart>.
    Related source file is "C:\Users\Caio\Documents\GitHub\UART_Controller\uart_tx.v".
    Found 1-bit register for signal <r_busy>.
    Found 30-bit register for signal <r_setup>.
    Found 1-bit register for signal <zero_baud_counter>.
    Found 28-bit register for signal <baud_counter>.
    Found 28-bit subtractor for signal <baud_counter[27]_GND_2_o_sub_41_OUT> created at line 240.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  60 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <txuart> synthesized.

Synthesizing Unit <rxuart>.
    Related source file is "C:\Users\Caio\Documents\GitHub\UART_Controller\uart_rx.v".
    Found 1-bit register for signal <qq_uart>.
    Found 1-bit register for signal <ck_uart>.
    Found 28-bit register for signal <chg_counter>.
    Found 1-bit register for signal <o_break>.
    Found 1-bit register for signal <line_synch>.
    Found 1-bit register for signal <o_wr>.
    Found 8-bit register for signal <o_data>.
    Found 4-bit register for signal <state>.
    Found 28-bit register for signal <baud_counter>.
    Found 8-bit register for signal <data_reg>.
    Found 1-bit register for signal <calc_parity>.
    Found 1-bit register for signal <o_parity_err>.
    Found 1-bit register for signal <o_frame_err>.
    Found 30-bit register for signal <r_setup>.
    Found 1-bit register for signal <zero_baud_counter>.
    Found 1-bit register for signal <half_baud_time>.
    Found 1-bit register for signal <q_uart>.
    Found 28-bit subtractor for signal <clocks_per_baud[27]_GND_3_o_sub_31_OUT> created at line 250.
    Found 28-bit subtractor for signal <baud_counter[27]_GND_3_o_sub_54_OUT> created at line 312.
    Found 28-bit adder for signal <chg_counter[27]_GND_3_o_add_8_OUT> created at line 162.
    Found 4-bit adder for signal <state[3]_GND_3_o_add_32_OUT> created at line 260.
    Found 1-bit comparator equal for signal <n0011> created at line 159
    Found 28-bit comparator greater for signal <chg_counter[27]_break_condition[27]_LessThan_8_o> created at line 161
    Found 4-bit comparator greater for signal <state[3]_GND_3_o_LessThan_32_o> created at line 251
    Found 1-bit comparator equal for signal <parity_even_ck_uart_MUX_132_o> created at line 278
    Found 28-bit comparator lessequal for signal <n0143> created at line 324
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred 117 D-type flip-flop(s).
	inferred   5 Comparator(s).
	inferred  45 Multiplexer(s).
Unit <rxuart> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 5
 28-bit adder                                          : 1
 28-bit subtractor                                     : 3
 4-bit adder                                           : 1
# Registers                                            : 23
 1-bit register                                        : 14
 28-bit register                                       : 3
 30-bit register                                       : 2
 4-bit register                                        : 1
 8-bit register                                        : 3
# Comparators                                          : 5
 1-bit comparator equal                                : 2
 28-bit comparator greater                             : 1
 28-bit comparator lessequal                           : 1
 4-bit comparator greater                              : 1
# Multiplexers                                         : 46
 1-bit 2-to-1 multiplexer                              : 24
 28-bit 2-to-1 multiplexer                             : 7
 4-bit 2-to-1 multiplexer                              : 7
 8-bit 2-to-1 multiplexer                              : 8
# Xors                                                 : 1
 1-bit xor2                                            : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

INFO:Xst:2261 - The FF/Latch <r_setup_0> in Unit <reciever> is equivalent to the following 18 FFs/Latches, which will be removed : <r_setup_1> <r_setup_2> <r_setup_3> <r_setup_6> <r_setup_8> <r_setup_9> <r_setup_10> <r_setup_12> <r_setup_14> <r_setup_15> <r_setup_16> <r_setup_17> <r_setup_18> <r_setup_19> <r_setup_20> <r_setup_21> <r_setup_22> <r_setup_23> 
INFO:Xst:2261 - The FF/Latch <r_setup_4> in Unit <reciever> is equivalent to the following 4 FFs/Latches, which will be removed : <r_setup_5> <r_setup_7> <r_setup_11> <r_setup_13> 
WARNING:Xst:1710 - FF/Latch <r_setup_4> (without init value) has a constant value of 1 in block <reciever>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <r_setup_0> (without init value) has a constant value of 0 in block <reciever>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <r_setup_23> (without init value) has a constant value of 0 in block <sender>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <r_setup_22> (without init value) has a constant value of 0 in block <sender>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <r_setup_21> (without init value) has a constant value of 0 in block <sender>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <r_setup_20> (without init value) has a constant value of 0 in block <sender>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <r_setup_19> (without init value) has a constant value of 0 in block <sender>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <r_setup_18> (without init value) has a constant value of 0 in block <sender>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <r_setup_17> (without init value) has a constant value of 0 in block <sender>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <r_setup_16> (without init value) has a constant value of 0 in block <sender>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <r_setup_15> (without init value) has a constant value of 0 in block <sender>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <r_setup_14> (without init value) has a constant value of 0 in block <sender>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <r_setup_13> (without init value) has a constant value of 1 in block <sender>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <r_setup_12> (without init value) has a constant value of 0 in block <sender>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <r_setup_11> (without init value) has a constant value of 1 in block <sender>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <r_setup_10> (without init value) has a constant value of 0 in block <sender>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <r_setup_9> (without init value) has a constant value of 0 in block <sender>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <r_setup_8> (without init value) has a constant value of 0 in block <sender>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <r_setup_7> (without init value) has a constant value of 1 in block <sender>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <r_setup_6> (without init value) has a constant value of 0 in block <sender>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <r_setup_5> (without init value) has a constant value of 1 in block <sender>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <r_setup_4> (without init value) has a constant value of 1 in block <sender>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <r_setup_3> (without init value) has a constant value of 0 in block <sender>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <r_setup_2> (without init value) has a constant value of 0 in block <sender>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <r_setup_1> (without init value) has a constant value of 0 in block <sender>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <r_setup_0> (without init value) has a constant value of 0 in block <sender>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <r_setup_24> of sequential type is unconnected in block <sender>.
WARNING:Xst:2677 - Node <r_setup_25> of sequential type is unconnected in block <sender>.
WARNING:Xst:2677 - Node <r_setup_26> of sequential type is unconnected in block <sender>.
WARNING:Xst:2677 - Node <r_setup_27> of sequential type is unconnected in block <sender>.
WARNING:Xst:2677 - Node <r_setup_28> of sequential type is unconnected in block <sender>.
WARNING:Xst:2677 - Node <r_setup_29> of sequential type is unconnected in block <sender>.
WARNING:Xst:2677 - Node <r_setup_24> of sequential type is unconnected in block <reciever>.
WARNING:Xst:2677 - Node <r_setup_25> of sequential type is unconnected in block <reciever>.
WARNING:Xst:2677 - Node <r_setup_26> of sequential type is unconnected in block <reciever>.
WARNING:Xst:2677 - Node <r_setup_27> of sequential type is unconnected in block <reciever>.
WARNING:Xst:2677 - Node <r_setup_28> of sequential type is unconnected in block <reciever>.
WARNING:Xst:2677 - Node <r_setup_29> of sequential type is unconnected in block <reciever>.
WARNING:Xst:2677 - Node <o_data_1> of sequential type is unconnected in block <reciever>.
WARNING:Xst:2677 - Node <o_data_2> of sequential type is unconnected in block <reciever>.
WARNING:Xst:2677 - Node <o_data_3> of sequential type is unconnected in block <reciever>.
WARNING:Xst:2677 - Node <o_data_4> of sequential type is unconnected in block <reciever>.
WARNING:Xst:2677 - Node <o_data_5> of sequential type is unconnected in block <reciever>.
WARNING:Xst:2677 - Node <o_data_6> of sequential type is unconnected in block <reciever>.
WARNING:Xst:2677 - Node <o_data_7> of sequential type is unconnected in block <reciever>.

Synthesizing (advanced) Unit <rxuart>.
The following registers are absorbed into counter <chg_counter>: 1 register on signal <chg_counter>.
Unit <rxuart> synthesized (advanced).

Synthesizing (advanced) Unit <txuart>.
The following registers are absorbed into counter <baud_counter>: 1 register on signal <baud_counter>.
Unit <txuart> synthesized (advanced).
WARNING:Xst:2677 - Node <r_setup_24> of sequential type is unconnected in block <txuart>.
WARNING:Xst:2677 - Node <r_setup_25> of sequential type is unconnected in block <txuart>.
WARNING:Xst:2677 - Node <r_setup_26> of sequential type is unconnected in block <txuart>.
WARNING:Xst:2677 - Node <r_setup_27> of sequential type is unconnected in block <txuart>.
WARNING:Xst:2677 - Node <r_setup_28> of sequential type is unconnected in block <txuart>.
WARNING:Xst:2677 - Node <r_setup_29> of sequential type is unconnected in block <txuart>.
WARNING:Xst:2677 - Node <r_setup_24> of sequential type is unconnected in block <rxuart>.
WARNING:Xst:2677 - Node <r_setup_25> of sequential type is unconnected in block <rxuart>.
WARNING:Xst:2677 - Node <r_setup_26> of sequential type is unconnected in block <rxuart>.
WARNING:Xst:2677 - Node <r_setup_27> of sequential type is unconnected in block <rxuart>.
WARNING:Xst:2677 - Node <r_setup_28> of sequential type is unconnected in block <rxuart>.
WARNING:Xst:2677 - Node <r_setup_29> of sequential type is unconnected in block <rxuart>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 3
 28-bit subtractor                                     : 2
 4-bit adder                                           : 1
# Counters                                             : 2
 28-bit down counter                                   : 1
 28-bit up counter                                     : 1
# Registers                                            : 118
 Flip-Flops                                            : 118
# Comparators                                          : 5
 1-bit comparator equal                                : 2
 28-bit comparator greater                             : 1
 28-bit comparator lessequal                           : 1
 4-bit comparator greater                              : 1
# Multiplexers                                         : 45
 1-bit 2-to-1 multiplexer                              : 24
 28-bit 2-to-1 multiplexer                             : 6
 4-bit 2-to-1 multiplexer                              : 7
 8-bit 2-to-1 multiplexer                              : 8
# Xors                                                 : 1
 1-bit xor2                                            : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1710 - FF/Latch <r_setup_23> (without init value) has a constant value of 0 in block <txuart>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <r_setup_22> (without init value) has a constant value of 0 in block <txuart>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <r_setup_21> (without init value) has a constant value of 0 in block <txuart>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <r_setup_20> (without init value) has a constant value of 0 in block <txuart>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <r_setup_19> (without init value) has a constant value of 0 in block <txuart>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <r_setup_18> (without init value) has a constant value of 0 in block <txuart>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <r_setup_17> (without init value) has a constant value of 0 in block <txuart>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <r_setup_16> (without init value) has a constant value of 0 in block <txuart>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <r_setup_15> (without init value) has a constant value of 0 in block <txuart>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <r_setup_14> (without init value) has a constant value of 0 in block <txuart>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <r_setup_13> (without init value) has a constant value of 1 in block <txuart>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <r_setup_12> (without init value) has a constant value of 0 in block <txuart>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <r_setup_11> (without init value) has a constant value of 1 in block <txuart>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <r_setup_10> (without init value) has a constant value of 0 in block <txuart>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <r_setup_9> (without init value) has a constant value of 0 in block <txuart>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <r_setup_8> (without init value) has a constant value of 0 in block <txuart>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <r_setup_7> (without init value) has a constant value of 1 in block <txuart>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <r_setup_6> (without init value) has a constant value of 0 in block <txuart>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <r_setup_5> (without init value) has a constant value of 1 in block <txuart>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <r_setup_4> (without init value) has a constant value of 1 in block <txuart>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <r_setup_3> (without init value) has a constant value of 0 in block <txuart>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <r_setup_2> (without init value) has a constant value of 0 in block <txuart>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <r_setup_1> (without init value) has a constant value of 0 in block <txuart>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <r_setup_0> (without init value) has a constant value of 0 in block <txuart>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <r_setup_23> (without init value) has a constant value of 0 in block <rxuart>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <r_setup_22> (without init value) has a constant value of 0 in block <rxuart>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <r_setup_21> (without init value) has a constant value of 0 in block <rxuart>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <r_setup_20> (without init value) has a constant value of 0 in block <rxuart>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <r_setup_19> (without init value) has a constant value of 0 in block <rxuart>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <r_setup_18> (without init value) has a constant value of 0 in block <rxuart>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <r_setup_17> (without init value) has a constant value of 0 in block <rxuart>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <r_setup_16> (without init value) has a constant value of 0 in block <rxuart>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <r_setup_15> (without init value) has a constant value of 0 in block <rxuart>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <r_setup_14> (without init value) has a constant value of 0 in block <rxuart>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <r_setup_13> (without init value) has a constant value of 1 in block <rxuart>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <r_setup_12> (without init value) has a constant value of 0 in block <rxuart>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <r_setup_11> (without init value) has a constant value of 1 in block <rxuart>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <r_setup_10> (without init value) has a constant value of 0 in block <rxuart>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <r_setup_9> (without init value) has a constant value of 0 in block <rxuart>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <r_setup_8> (without init value) has a constant value of 0 in block <rxuart>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <r_setup_7> (without init value) has a constant value of 1 in block <rxuart>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <r_setup_6> (without init value) has a constant value of 0 in block <rxuart>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <r_setup_5> (without init value) has a constant value of 1 in block <rxuart>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <r_setup_4> (without init value) has a constant value of 1 in block <rxuart>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <r_setup_3> (without init value) has a constant value of 0 in block <rxuart>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <r_setup_2> (without init value) has a constant value of 0 in block <rxuart>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <r_setup_1> (without init value) has a constant value of 0 in block <rxuart>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <r_setup_0> (without init value) has a constant value of 0 in block <rxuart>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <i_data_0> has a constant value of 0 in block <uart_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <i_data_1> has a constant value of 0 in block <uart_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <i_data_2> has a constant value of 0 in block <uart_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <i_data_3> has a constant value of 0 in block <uart_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <i_data_4> has a constant value of 0 in block <uart_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <i_data_5> has a constant value of 0 in block <uart_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <i_data_6> has a constant value of 0 in block <uart_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <i_data_7> has a constant value of 0 in block <uart_controller>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <uart_controller> ...

Optimizing unit <rxuart> ...
WARNING:Xst:2677 - Node <reciever/o_parity_err> of sequential type is unconnected in block <uart_controller>.
WARNING:Xst:2677 - Node <reciever/o_frame_err> of sequential type is unconnected in block <uart_controller>.
WARNING:Xst:2677 - Node <reciever/o_data_7> of sequential type is unconnected in block <uart_controller>.
WARNING:Xst:2677 - Node <reciever/o_data_6> of sequential type is unconnected in block <uart_controller>.
WARNING:Xst:2677 - Node <reciever/o_data_5> of sequential type is unconnected in block <uart_controller>.
WARNING:Xst:2677 - Node <reciever/o_data_4> of sequential type is unconnected in block <uart_controller>.
WARNING:Xst:2677 - Node <reciever/o_data_3> of sequential type is unconnected in block <uart_controller>.
WARNING:Xst:2677 - Node <reciever/o_data_2> of sequential type is unconnected in block <uart_controller>.
WARNING:Xst:2677 - Node <reciever/o_data_1> of sequential type is unconnected in block <uart_controller>.
WARNING:Xst:2677 - Node <reciever/calc_parity> of sequential type is unconnected in block <uart_controller>.
WARNING:Xst:1293 - FF/Latch <reciever/chg_counter_19> has a constant value of 0 in block <uart_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <reciever/chg_counter_18> has a constant value of 0 in block <uart_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <reciever/chg_counter_20> has a constant value of 0 in block <uart_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reciever/baud_counter_27> (without init value) has a constant value of 0 in block <uart_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reciever/baud_counter_26> (without init value) has a constant value of 0 in block <uart_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reciever/baud_counter_25> (without init value) has a constant value of 0 in block <uart_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reciever/baud_counter_24> (without init value) has a constant value of 0 in block <uart_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reciever/baud_counter_23> (without init value) has a constant value of 0 in block <uart_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reciever/baud_counter_22> (without init value) has a constant value of 0 in block <uart_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reciever/baud_counter_21> (without init value) has a constant value of 0 in block <uart_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reciever/baud_counter_20> (without init value) has a constant value of 0 in block <uart_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reciever/baud_counter_19> (without init value) has a constant value of 0 in block <uart_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reciever/baud_counter_18> (without init value) has a constant value of 0 in block <uart_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reciever/baud_counter_17> (without init value) has a constant value of 0 in block <uart_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reciever/baud_counter_16> (without init value) has a constant value of 0 in block <uart_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reciever/baud_counter_15> (without init value) has a constant value of 0 in block <uart_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <reciever/baud_counter_14> (without init value) has a constant value of 0 in block <uart_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sender/baud_counter_18> has a constant value of 0 in block <uart_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sender/baud_counter_19> has a constant value of 0 in block <uart_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sender/baud_counter_20> has a constant value of 0 in block <uart_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sender/baud_counter_21> has a constant value of 0 in block <uart_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sender/baud_counter_22> has a constant value of 0 in block <uart_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sender/baud_counter_23> has a constant value of 0 in block <uart_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sender/baud_counter_24> has a constant value of 0 in block <uart_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sender/baud_counter_25> has a constant value of 0 in block <uart_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sender/baud_counter_26> has a constant value of 0 in block <uart_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <sender/baud_counter_27> has a constant value of 0 in block <uart_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <reciever/chg_counter_27> has a constant value of 0 in block <uart_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <reciever/chg_counter_26> has a constant value of 0 in block <uart_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <reciever/chg_counter_24> has a constant value of 0 in block <uart_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <reciever/chg_counter_23> has a constant value of 0 in block <uart_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <reciever/chg_counter_25> has a constant value of 0 in block <uart_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <reciever/chg_counter_22> has a constant value of 0 in block <uart_controller>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1896 - Due to other FF/Latch trimming, FF/Latch <reciever/chg_counter_21> has a constant value of 0 in block <uart_controller>. This FF/Latch will be trimmed during the optimization process.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block uart_controller, actual ratio is 0.
FlipFlop reciever/state_3 has been replicated 1 time(s)

Final Macro Processing ...

Processing Unit <uart_controller> :
	Found 2-bit shift register for signal <reciever/qq_uart>.
Unit <uart_controller> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 73
 Flip-Flops                                            : 73
# Shift Registers                                      : 1
 2-bit shift register                                  : 1

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : uart_controller.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 221
#      GND                         : 1
#      INV                         : 16
#      LUT1                        : 18
#      LUT2                        : 20
#      LUT3                        : 4
#      LUT4                        : 8
#      LUT5                        : 20
#      LUT6                        : 30
#      MUXCY                       : 53
#      VCC                         : 1
#      XORCY                       : 50
# FlipFlops/Latches                : 74
#      FD                          : 22
#      FDE                         : 19
#      FDR                         : 6
#      FDRE                        : 26
#      FDS                         : 1
# Shift Registers                  : 1
#      SRLC16E                     : 1
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 12
#      IBUF                        : 2
#      OBUF                        : 10

Device utilization summary:
---------------------------

Selected Device : 7a100tcsg324-1 


Slice Logic Utilization: 
 Number of Slice Registers:              73  out of  126800     0%  
 Number of Slice LUTs:                  117  out of  63400     0%  
    Number used as Logic:               116  out of  63400     0%  
    Number used as Memory:                1  out of  19000     0%  
       Number used as SRL:                1

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    121
   Number with an unused Flip Flop:      48  out of    121    39%  
   Number with an unused LUT:             4  out of    121     3%  
   Number of fully used LUT-FF pairs:    69  out of    121    57%  
   Number of unique control sets:         8

IO Utilization: 
 Number of IOs:                          23
 Number of bonded IOBs:                  13  out of    210     6%  
    IOB Flip Flops/Latches:               1

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     32     3%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
reciever/o_wr                      | NONE(recived_data)     | 1     |
clk100mhz                          | BUFGP                  | 74    |
-----------------------------------+------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -1

   Minimum period: 2.956ns (Maximum Frequency: 338.295MHz)
   Minimum input arrival time before clock: 2.399ns
   Maximum output required time after clock: 0.891ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk100mhz'
  Clock period: 2.956ns (frequency: 338.295MHz)
  Total number of paths / destination ports: 1189 / 149
-------------------------------------------------------------------------
Delay:               2.956ns (Levels of Logic = 3)
  Source:            reciever/line_synch (FF)
  Destination:       reciever/state_0 (FF)
  Source Clock:      clk100mhz rising
  Destination Clock: clk100mhz rising

  Data Path: reciever/line_synch to reciever/state_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.478   0.919  reciever/line_synch (reciever/line_synch)
     LUT5:I0->O            3   0.124   0.435  reciever/_n0268_SW0 (N2)
     LUT4:I3->O            2   0.124   0.722  reciever/_n0268 (reciever/_n0268)
     LUT4:I1->O            1   0.124   0.000  reciever/state_0_glue_set (reciever/state_0_glue_set)
     FDR:D                     0.030          reciever/state_0
    ----------------------------------------
    Total                      2.956ns (0.880ns logic, 2.076ns route)
                                       (29.8% logic, 70.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk100mhz'
  Total number of paths / destination ports: 272 / 91
-------------------------------------------------------------------------
Offset:              2.399ns (Levels of Logic = 4)
  Source:            cpu_resetn (PAD)
  Destination:       reciever/state_3 (FF)
  Destination Clock: clk100mhz rising

  Data Path: cpu_resetn to reciever/state_3
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            46   0.001   1.075  cpu_resetn_IBUF (cpu_resetn_IBUF)
     LUT5:I0->O           10   0.124   0.480  reciever/Reset_OR_DriverANDClockEnable1 (reciever/Reset_OR_DriverANDClockEnable)
     LUT5:I4->O            4   0.124   0.441  reciever/_n0289_inv1 (reciever/_n0289_inv)
     LUT4:I3->O            1   0.124   0.000  reciever/state_1_glue_set (reciever/state_1_glue_set)
     FDR:D                     0.030          reciever/state_1
    ----------------------------------------
    Total                      2.399ns (0.403ns logic, 1.996ns route)
                                       (16.8% logic, 83.2% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'reciever/o_wr'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              0.877ns (Levels of Logic = 1)
  Source:            recived_data (FF)
  Destination:       recived_data<0> (PAD)
  Source Clock:      reciever/o_wr rising

  Data Path: recived_data to recived_data<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.478   0.399  recived_data (recived_data)
     OBUF:I->O                 0.000          recived_data_0_OBUF (recived_data<0>)
    ----------------------------------------
    Total                      0.877ns (0.478ns logic, 0.399ns route)
                                       (54.5% logic, 45.5% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk100mhz'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              0.891ns (Levels of Logic = 1)
  Source:            reciever/o_wr (FF)
  Destination:       recived_sig (PAD)
  Source Clock:      clk100mhz rising

  Data Path: reciever/o_wr to recived_sig
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               3   0.478   0.413  reciever/o_wr (reciever/o_wr)
     OBUF:I->O                 0.000          recived_sig_OBUF (recived_sig)
    ----------------------------------------
    Total                      0.891ns (0.478ns logic, 0.413ns route)
                                       (53.6% logic, 46.4% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk100mhz
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk100mhz      |    2.956|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock reciever/o_wr
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk100mhz      |    0.913|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 7.00 secs
Total CPU time to Xst completion: 7.26 secs
 
--> 

Total memory usage is 450944 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  170 (   0 filtered)
Number of infos    :    7 (   0 filtered)

