// Seed: 2985927037
module module_0 (
    output tri   id_0,
    output wand  id_1,
    input  wire  id_2,
    output tri   id_3,
    output wire  id_4,
    input  uwire id_5
);
  wor id_7;
  assign id_4 = id_7;
endmodule
module module_1 (
    input wor id_0,
    output wor id_1,
    output tri id_2,
    input supply0 id_3,
    input tri0 id_4,
    input tri0 id_5,
    output logic id_6,
    input supply1 id_7,
    input tri1 id_8,
    output uwire id_9,
    input logic id_10,
    output logic id_11,
    input wor id_12
);
  always @(posedge 1 or posedge id_7)
    if (1 || id_4 / id_0 - 1'b0) begin
      assert (1'd0);
    end else id_6 <= id_10;
  module_0(
      id_2, id_9, id_8, id_1, id_2, id_12
  );
  assign id_2 = id_3;
  always @(posedge 1) id_11 <= #id_12 1'b0;
endmodule
