{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1574806960624 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1574806960632 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Nov 26 18:22:40 2019 " "Processing started: Tue Nov 26 18:22:40 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1574806960632 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574806960632 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off MKdusk8BitsProcess -c MKdusk8BitsProcess " "Command: quartus_map --read_settings_files=on --write_settings_files=off MKdusk8BitsProcess -c MKdusk8BitsProcess" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574806960632 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1574806961781 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1574806961782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mkdusk8bitsprocess.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mkdusk8bitsprocess.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MKdusk8BitsProcess-behavior " "Found design unit 1: MKdusk8BitsProcess-behavior" {  } { { "MKdusk8BitsProcess.vhd" "" { Text "C:/Users/Marku/OneDrive/Documentos/AOC/VHDL/MKduskProcess/MKdusk8BitsProcess.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574806982330 ""} { "Info" "ISGN_ENTITY_NAME" "1 MKdusk8BitsProcess " "Found entity 1: MKdusk8BitsProcess" {  } { { "MKdusk8BitsProcess.vhd" "" { Text "C:/Users/Marku/OneDrive/Documentos/AOC/VHDL/MKduskProcess/MKdusk8BitsProcess.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574806982330 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574806982330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bancoregistradores.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bancoregistradores.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BancoRegistradores-behavior " "Found design unit 1: BancoRegistradores-behavior" {  } { { "BancoRegistradores.vhd" "" { Text "C:/Users/Marku/OneDrive/Documentos/AOC/VHDL/MKduskProcess/BancoRegistradores.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574806982340 ""} { "Info" "ISGN_ENTITY_NAME" "1 BancoRegistradores " "Found entity 1: BancoRegistradores" {  } { { "BancoRegistradores.vhd" "" { Text "C:/Users/Marku/OneDrive/Documentos/AOC/VHDL/MKduskProcess/BancoRegistradores.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574806982340 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574806982340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "extensordesinal3to8bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file extensordesinal3to8bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ExtensordeSinal3To8bits-BEHAVIOR " "Found design unit 1: ExtensordeSinal3To8bits-BEHAVIOR" {  } { { "ExtensordeSinal3To8bits.vhd" "" { Text "C:/Users/Marku/OneDrive/Documentos/AOC/VHDL/MKduskProcess/ExtensordeSinal3To8bits.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574806982349 ""} { "Info" "ISGN_ENTITY_NAME" "1 ExtensordeSinal3To8bits " "Found entity 1: ExtensordeSinal3To8bits" {  } { { "ExtensordeSinal3To8bits.vhd" "" { Text "C:/Users/Marku/OneDrive/Documentos/AOC/VHDL/MKduskProcess/ExtensordeSinal3To8bits.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574806982349 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574806982349 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "portand.vhd 2 1 " "Found 2 design units, including 1 entities, in source file portand.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PortAnd-PAnd " "Found design unit 1: PortAnd-PAnd" {  } { { "PortAnd.vhd" "" { Text "C:/Users/Marku/OneDrive/Documentos/AOC/VHDL/MKduskProcess/PortAnd.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574806982356 ""} { "Info" "ISGN_ENTITY_NAME" "1 PortAnd " "Found entity 1: PortAnd" {  } { { "PortAnd.vhd" "" { Text "C:/Users/Marku/OneDrive/Documentos/AOC/VHDL/MKduskProcess/PortAnd.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574806982356 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574806982356 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "portnot.vhd 2 1 " "Found 2 design units, including 1 entities, in source file portnot.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PortNot-PNot " "Found design unit 1: PortNot-PNot" {  } { { "PortNot.vhd" "" { Text "C:/Users/Marku/OneDrive/Documentos/AOC/VHDL/MKduskProcess/PortNot.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574806982363 ""} { "Info" "ISGN_ENTITY_NAME" "1 PortNot " "Found entity 1: PortNot" {  } { { "PortNot.vhd" "" { Text "C:/Users/Marku/OneDrive/Documentos/AOC/VHDL/MKduskProcess/PortNot.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574806982363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574806982363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "portor.vhd 2 1 " "Found 2 design units, including 1 entities, in source file portor.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PortOr-POr " "Found design unit 1: PortOr-POr" {  } { { "PortOr.vhd" "" { Text "C:/Users/Marku/OneDrive/Documentos/AOC/VHDL/MKduskProcess/PortOr.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574806982370 ""} { "Info" "ISGN_ENTITY_NAME" "1 PortOr " "Found entity 1: PortOr" {  } { { "PortOr.vhd" "" { Text "C:/Users/Marku/OneDrive/Documentos/AOC/VHDL/MKduskProcess/PortOr.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574806982370 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574806982370 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplexador.vhd 2 1 " "Found 2 design units, including 1 entities, in source file multiplexador.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Multiplexador-Mux " "Found design unit 1: Multiplexador-Mux" {  } { { "Multiplexador.vhd" "" { Text "C:/Users/Marku/OneDrive/Documentos/AOC/VHDL/MKduskProcess/Multiplexador.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574806982376 ""} { "Info" "ISGN_ENTITY_NAME" "1 Multiplexador " "Found entity 1: Multiplexador" {  } { { "Multiplexador.vhd" "" { Text "C:/Users/Marku/OneDrive/Documentos/AOC/VHDL/MKduskProcess/Multiplexador.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574806982376 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574806982376 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 RAM-teste " "Found design unit 1: RAM-teste" {  } { { "RAM.vhd" "" { Text "C:/Users/Marku/OneDrive/Documentos/AOC/VHDL/MKduskProcess/RAM.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574806982384 ""} { "Info" "ISGN_ENTITY_NAME" "1 RAM " "Found entity 1: RAM" {  } { { "RAM.vhd" "" { Text "C:/Users/Marku/OneDrive/Documentos/AOC/VHDL/MKduskProcess/RAM.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574806982384 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574806982384 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rom_1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ROM_1-teste " "Found design unit 1: ROM_1-teste" {  } { { "ROM_1.vhd" "" { Text "C:/Users/Marku/OneDrive/Documentos/AOC/VHDL/MKduskProcess/ROM_1.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574806982392 ""} { "Info" "ISGN_ENTITY_NAME" "1 ROM_1 " "Found entity 1: ROM_1" {  } { { "ROM_1.vhd" "" { Text "C:/Users/Marku/OneDrive/Documentos/AOC/VHDL/MKduskProcess/ROM_1.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574806982392 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574806982392 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somadorpc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file somadorpc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 SomadorPC-behavior " "Found design unit 1: SomadorPC-behavior" {  } { { "SomadorPC.vhd" "" { Text "C:/Users/Marku/OneDrive/Documentos/AOC/VHDL/MKduskProcess/SomadorPC.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574806982400 ""} { "Info" "ISGN_ENTITY_NAME" "1 SomadorPC " "Found entity 1: SomadorPC" {  } { { "SomadorPC.vhd" "" { Text "C:/Users/Marku/OneDrive/Documentos/AOC/VHDL/MKduskProcess/SomadorPC.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574806982400 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574806982400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ula.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ULA-Behavioral " "Found design unit 1: ULA-Behavioral" {  } { { "ULA.vhd" "" { Text "C:/Users/Marku/OneDrive/Documentos/AOC/VHDL/MKduskProcess/ULA.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574806982408 ""} { "Info" "ISGN_ENTITY_NAME" "1 ULA " "Found entity 1: ULA" {  } { { "ULA.vhd" "" { Text "C:/Users/Marku/OneDrive/Documentos/AOC/VHDL/MKduskProcess/ULA.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574806982408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574806982408 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "unidade_controle.vhd 2 1 " "Found 2 design units, including 1 entities, in source file unidade_controle.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Unidade_Controle-Behavioral " "Found design unit 1: Unidade_Controle-Behavioral" {  } { { "Unidade_Controle.vhd" "" { Text "C:/Users/Marku/OneDrive/Documentos/AOC/VHDL/MKduskProcess/Unidade_Controle.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574806982420 ""} { "Info" "ISGN_ENTITY_NAME" "1 Unidade_Controle " "Found entity 1: Unidade_Controle" {  } { { "Unidade_Controle.vhd" "" { Text "C:/Users/Marku/OneDrive/Documentos/AOC/VHDL/MKduskProcess/Unidade_Controle.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574806982420 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574806982420 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 PC-behavior " "Found design unit 1: PC-behavior" {  } { { "PC.vhd" "" { Text "C:/Users/Marku/OneDrive/Documentos/AOC/VHDL/MKduskProcess/PC.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574806982431 ""} { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.vhd" "" { Text "C:/Users/Marku/OneDrive/Documentos/AOC/VHDL/MKduskProcess/PC.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1574806982431 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1574806982431 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MKdusk8BitsProcess " "Elaborating entity \"MKdusk8BitsProcess\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1574806982587 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "in_rom MKdusk8BitsProcess.vhd(19) " "VHDL Signal Declaration warning at MKdusk8BitsProcess.vhd(19): used implicit default value for signal \"in_rom\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MKdusk8BitsProcess.vhd" "" { Text "C:/Users/Marku/OneDrive/Documentos/AOC/VHDL/MKduskProcess/MKdusk8BitsProcess.vhd" 19 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1574806982589 "|MKdusk8BitsProcess"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out_mem_read MKdusk8BitsProcess.vhd(34) " "VHDL Signal Declaration warning at MKdusk8BitsProcess.vhd(34): used implicit default value for signal \"out_mem_read\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MKdusk8BitsProcess.vhd" "" { Text "C:/Users/Marku/OneDrive/Documentos/AOC/VHDL/MKduskProcess/MKdusk8BitsProcess.vhd" 34 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1574806982590 "|MKdusk8BitsProcess"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out_mem_write MKdusk8BitsProcess.vhd(35) " "VHDL Signal Declaration warning at MKdusk8BitsProcess.vhd(35): used implicit default value for signal \"out_mem_write\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MKdusk8BitsProcess.vhd" "" { Text "C:/Users/Marku/OneDrive/Documentos/AOC/VHDL/MKduskProcess/MKdusk8BitsProcess.vhd" 35 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1574806982590 "|MKdusk8BitsProcess"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out_ula_src MKdusk8BitsProcess.vhd(36) " "VHDL Signal Declaration warning at MKdusk8BitsProcess.vhd(36): used implicit default value for signal \"out_ula_src\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MKdusk8BitsProcess.vhd" "" { Text "C:/Users/Marku/OneDrive/Documentos/AOC/VHDL/MKduskProcess/MKdusk8BitsProcess.vhd" 36 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1574806982590 "|MKdusk8BitsProcess"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out_reg_write MKdusk8BitsProcess.vhd(37) " "VHDL Signal Declaration warning at MKdusk8BitsProcess.vhd(37): used implicit default value for signal \"out_reg_write\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MKdusk8BitsProcess.vhd" "" { Text "C:/Users/Marku/OneDrive/Documentos/AOC/VHDL/MKduskProcess/MKdusk8BitsProcess.vhd" 37 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1574806982590 "|MKdusk8BitsProcess"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out_mem_to_reg MKdusk8BitsProcess.vhd(38) " "VHDL Signal Declaration warning at MKdusk8BitsProcess.vhd(38): used implicit default value for signal \"out_mem_to_reg\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MKdusk8BitsProcess.vhd" "" { Text "C:/Users/Marku/OneDrive/Documentos/AOC/VHDL/MKduskProcess/MKdusk8BitsProcess.vhd" 38 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1574806982590 "|MKdusk8BitsProcess"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "out_ula_op MKdusk8BitsProcess.vhd(39) " "VHDL Signal Declaration warning at MKdusk8BitsProcess.vhd(39): used implicit default value for signal \"out_ula_op\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "MKdusk8BitsProcess.vhd" "" { Text "C:/Users/Marku/OneDrive/Documentos/AOC/VHDL/MKduskProcess/MKdusk8BitsProcess.vhd" 39 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1574806982590 "|MKdusk8BitsProcess"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC PC:Program_Counter " "Elaborating entity \"PC\" for hierarchy \"PC:Program_Counter\"" {  } { { "MKdusk8BitsProcess.vhd" "Program_Counter" { Text "C:/Users/Marku/OneDrive/Documentos/AOC/VHDL/MKduskProcess/MKdusk8BitsProcess.vhd" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806982594 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SomadorPC SomadorPC:add_pc_1 " "Elaborating entity \"SomadorPC\" for hierarchy \"SomadorPC:add_pc_1\"" {  } { { "MKdusk8BitsProcess.vhd" "add_pc_1" { Text "C:/Users/Marku/OneDrive/Documentos/AOC/VHDL/MKduskProcess/MKdusk8BitsProcess.vhd" 186 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806982599 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM_1 ROM_1:memory_rom " "Elaborating entity \"ROM_1\" for hierarchy \"ROM_1:memory_rom\"" {  } { { "MKdusk8BitsProcess.vhd" "memory_rom" { Text "C:/Users/Marku/OneDrive/Documentos/AOC/VHDL/MKduskProcess/MKdusk8BitsProcess.vhd" 194 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806982603 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ExtensordeSinal3To8bits ExtensordeSinal3To8bits:extensor_sinal " "Elaborating entity \"ExtensordeSinal3To8bits\" for hierarchy \"ExtensordeSinal3To8bits:extensor_sinal\"" {  } { { "MKdusk8BitsProcess.vhd" "extensor_sinal" { Text "C:/Users/Marku/OneDrive/Documentos/AOC/VHDL/MKduskProcess/MKdusk8BitsProcess.vhd" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806982607 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "extend3 ExtensordeSinal3To8bits.vhd(21) " "VHDL Process Statement warning at ExtensordeSinal3To8bits.vhd(21): signal \"extend3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ExtensordeSinal3To8bits.vhd" "" { Text "C:/Users/Marku/OneDrive/Documentos/AOC/VHDL/MKduskProcess/ExtensordeSinal3To8bits.vhd" 21 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574806982608 "|MKdusk8BitsProcess|ExtensordeSinal3To8bits:extensor_sinal"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "extend3 ExtensordeSinal3To8bits.vhd(24) " "VHDL Process Statement warning at ExtensordeSinal3To8bits.vhd(24): signal \"extend3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ExtensordeSinal3To8bits.vhd" "" { Text "C:/Users/Marku/OneDrive/Documentos/AOC/VHDL/MKduskProcess/ExtensordeSinal3To8bits.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574806982608 "|MKdusk8BitsProcess|ExtensordeSinal3To8bits:extensor_sinal"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "SAIDA ExtensordeSinal3To8bits.vhd(19) " "VHDL Process Statement warning at ExtensordeSinal3To8bits.vhd(19): inferring latch(es) for signal or variable \"SAIDA\", which holds its previous value in one or more paths through the process" {  } { { "ExtensordeSinal3To8bits.vhd" "" { Text "C:/Users/Marku/OneDrive/Documentos/AOC/VHDL/MKduskProcess/ExtensordeSinal3To8bits.vhd" 19 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1574806982608 "|MKdusk8BitsProcess|ExtensordeSinal3To8bits:extensor_sinal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SAIDA\[0\] ExtensordeSinal3To8bits.vhd(19) " "Inferred latch for \"SAIDA\[0\]\" at ExtensordeSinal3To8bits.vhd(19)" {  } { { "ExtensordeSinal3To8bits.vhd" "" { Text "C:/Users/Marku/OneDrive/Documentos/AOC/VHDL/MKduskProcess/ExtensordeSinal3To8bits.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574806982608 "|MKdusk8BitsProcess|ExtensordeSinal3To8bits:extensor_sinal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SAIDA\[1\] ExtensordeSinal3To8bits.vhd(19) " "Inferred latch for \"SAIDA\[1\]\" at ExtensordeSinal3To8bits.vhd(19)" {  } { { "ExtensordeSinal3To8bits.vhd" "" { Text "C:/Users/Marku/OneDrive/Documentos/AOC/VHDL/MKduskProcess/ExtensordeSinal3To8bits.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574806982608 "|MKdusk8BitsProcess|ExtensordeSinal3To8bits:extensor_sinal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SAIDA\[2\] ExtensordeSinal3To8bits.vhd(19) " "Inferred latch for \"SAIDA\[2\]\" at ExtensordeSinal3To8bits.vhd(19)" {  } { { "ExtensordeSinal3To8bits.vhd" "" { Text "C:/Users/Marku/OneDrive/Documentos/AOC/VHDL/MKduskProcess/ExtensordeSinal3To8bits.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574806982608 "|MKdusk8BitsProcess|ExtensordeSinal3To8bits:extensor_sinal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SAIDA\[3\] ExtensordeSinal3To8bits.vhd(19) " "Inferred latch for \"SAIDA\[3\]\" at ExtensordeSinal3To8bits.vhd(19)" {  } { { "ExtensordeSinal3To8bits.vhd" "" { Text "C:/Users/Marku/OneDrive/Documentos/AOC/VHDL/MKduskProcess/ExtensordeSinal3To8bits.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574806982608 "|MKdusk8BitsProcess|ExtensordeSinal3To8bits:extensor_sinal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SAIDA\[4\] ExtensordeSinal3To8bits.vhd(19) " "Inferred latch for \"SAIDA\[4\]\" at ExtensordeSinal3To8bits.vhd(19)" {  } { { "ExtensordeSinal3To8bits.vhd" "" { Text "C:/Users/Marku/OneDrive/Documentos/AOC/VHDL/MKduskProcess/ExtensordeSinal3To8bits.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574806982609 "|MKdusk8BitsProcess|ExtensordeSinal3To8bits:extensor_sinal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SAIDA\[5\] ExtensordeSinal3To8bits.vhd(19) " "Inferred latch for \"SAIDA\[5\]\" at ExtensordeSinal3To8bits.vhd(19)" {  } { { "ExtensordeSinal3To8bits.vhd" "" { Text "C:/Users/Marku/OneDrive/Documentos/AOC/VHDL/MKduskProcess/ExtensordeSinal3To8bits.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574806982609 "|MKdusk8BitsProcess|ExtensordeSinal3To8bits:extensor_sinal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SAIDA\[6\] ExtensordeSinal3To8bits.vhd(19) " "Inferred latch for \"SAIDA\[6\]\" at ExtensordeSinal3To8bits.vhd(19)" {  } { { "ExtensordeSinal3To8bits.vhd" "" { Text "C:/Users/Marku/OneDrive/Documentos/AOC/VHDL/MKduskProcess/ExtensordeSinal3To8bits.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574806982609 "|MKdusk8BitsProcess|ExtensordeSinal3To8bits:extensor_sinal"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SAIDA\[7\] ExtensordeSinal3To8bits.vhd(19) " "Inferred latch for \"SAIDA\[7\]\" at ExtensordeSinal3To8bits.vhd(19)" {  } { { "ExtensordeSinal3To8bits.vhd" "" { Text "C:/Users/Marku/OneDrive/Documentos/AOC/VHDL/MKduskProcess/ExtensordeSinal3To8bits.vhd" 19 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574806982609 "|MKdusk8BitsProcess|ExtensordeSinal3To8bits:extensor_sinal"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BancoRegistradores BancoRegistradores:banco_registradores " "Elaborating entity \"BancoRegistradores\" for hierarchy \"BancoRegistradores:banco_registradores\"" {  } { { "MKdusk8BitsProcess.vhd" "banco_registradores" { Text "C:/Users/Marku/OneDrive/Documentos/AOC/VHDL/MKduskProcess/MKdusk8BitsProcess.vhd" 209 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806982611 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Reg BancoRegistradores.vhd(36) " "VHDL Process Statement warning at BancoRegistradores.vhd(36): signal \"Reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BancoRegistradores.vhd" "" { Text "C:/Users/Marku/OneDrive/Documentos/AOC/VHDL/MKduskProcess/BancoRegistradores.vhd" 36 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574806982613 "|MKdusk8BitsProcess|BancoRegistradores:banco_registradores"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "LeReg1 BancoRegistradores.vhd(36) " "VHDL Process Statement warning at BancoRegistradores.vhd(36): signal \"LeReg1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BancoRegistradores.vhd" "" { Text "C:/Users/Marku/OneDrive/Documentos/AOC/VHDL/MKduskProcess/BancoRegistradores.vhd" 36 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574806982613 "|MKdusk8BitsProcess|BancoRegistradores:banco_registradores"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Reg BancoRegistradores.vhd(37) " "VHDL Process Statement warning at BancoRegistradores.vhd(37): signal \"Reg\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BancoRegistradores.vhd" "" { Text "C:/Users/Marku/OneDrive/Documentos/AOC/VHDL/MKduskProcess/BancoRegistradores.vhd" 37 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574806982613 "|MKdusk8BitsProcess|BancoRegistradores:banco_registradores"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "LeReg2 BancoRegistradores.vhd(37) " "VHDL Process Statement warning at BancoRegistradores.vhd(37): signal \"LeReg2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "BancoRegistradores.vhd" "" { Text "C:/Users/Marku/OneDrive/Documentos/AOC/VHDL/MKduskProcess/BancoRegistradores.vhd" 37 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574806982613 "|MKdusk8BitsProcess|BancoRegistradores:banco_registradores"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Multiplexador Multiplexador:multiplexador_1 " "Elaborating entity \"Multiplexador\" for hierarchy \"Multiplexador:multiplexador_1\"" {  } { { "MKdusk8BitsProcess.vhd" "multiplexador_1" { Text "C:/Users/Marku/OneDrive/Documentos/AOC/VHDL/MKduskProcess/MKdusk8BitsProcess.vhd" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806982615 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ULA ULA:ULA_1 " "Elaborating entity \"ULA\" for hierarchy \"ULA:ULA_1\"" {  } { { "MKdusk8BitsProcess.vhd" "ULA_1" { Text "C:/Users/Marku/OneDrive/Documentos/AOC/VHDL/MKduskProcess/MKdusk8BitsProcess.vhd" 255 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806982624 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "teste ULA.vhd(27) " "VHDL Process Statement warning at ULA.vhd(27): signal \"teste\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ULA.vhd" "" { Text "C:/Users/Marku/OneDrive/Documentos/AOC/VHDL/MKduskProcess/ULA.vhd" 27 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574806982627 "|MKdusk8BitsProcess|ULA:ULA_1"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "teste ULA.vhd(18) " "VHDL Process Statement warning at ULA.vhd(18): inferring latch(es) for signal or variable \"teste\", which holds its previous value in one or more paths through the process" {  } { { "ULA.vhd" "" { Text "C:/Users/Marku/OneDrive/Documentos/AOC/VHDL/MKduskProcess/ULA.vhd" 18 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1574806982628 "|MKdusk8BitsProcess|ULA:ULA_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "teste\[0\] ULA.vhd(18) " "Inferred latch for \"teste\[0\]\" at ULA.vhd(18)" {  } { { "ULA.vhd" "" { Text "C:/Users/Marku/OneDrive/Documentos/AOC/VHDL/MKduskProcess/ULA.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574806982629 "|MKdusk8BitsProcess|ULA:ULA_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "teste\[1\] ULA.vhd(18) " "Inferred latch for \"teste\[1\]\" at ULA.vhd(18)" {  } { { "ULA.vhd" "" { Text "C:/Users/Marku/OneDrive/Documentos/AOC/VHDL/MKduskProcess/ULA.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574806982629 "|MKdusk8BitsProcess|ULA:ULA_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "teste\[2\] ULA.vhd(18) " "Inferred latch for \"teste\[2\]\" at ULA.vhd(18)" {  } { { "ULA.vhd" "" { Text "C:/Users/Marku/OneDrive/Documentos/AOC/VHDL/MKduskProcess/ULA.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574806982629 "|MKdusk8BitsProcess|ULA:ULA_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "teste\[3\] ULA.vhd(18) " "Inferred latch for \"teste\[3\]\" at ULA.vhd(18)" {  } { { "ULA.vhd" "" { Text "C:/Users/Marku/OneDrive/Documentos/AOC/VHDL/MKduskProcess/ULA.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574806982630 "|MKdusk8BitsProcess|ULA:ULA_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "teste\[4\] ULA.vhd(18) " "Inferred latch for \"teste\[4\]\" at ULA.vhd(18)" {  } { { "ULA.vhd" "" { Text "C:/Users/Marku/OneDrive/Documentos/AOC/VHDL/MKduskProcess/ULA.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574806982630 "|MKdusk8BitsProcess|ULA:ULA_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "teste\[5\] ULA.vhd(18) " "Inferred latch for \"teste\[5\]\" at ULA.vhd(18)" {  } { { "ULA.vhd" "" { Text "C:/Users/Marku/OneDrive/Documentos/AOC/VHDL/MKduskProcess/ULA.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574806982630 "|MKdusk8BitsProcess|ULA:ULA_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "teste\[6\] ULA.vhd(18) " "Inferred latch for \"teste\[6\]\" at ULA.vhd(18)" {  } { { "ULA.vhd" "" { Text "C:/Users/Marku/OneDrive/Documentos/AOC/VHDL/MKduskProcess/ULA.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574806982630 "|MKdusk8BitsProcess|ULA:ULA_1"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "teste\[7\] ULA.vhd(18) " "Inferred latch for \"teste\[7\]\" at ULA.vhd(18)" {  } { { "ULA.vhd" "" { Text "C:/Users/Marku/OneDrive/Documentos/AOC/VHDL/MKduskProcess/ULA.vhd" 18 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1574806982630 "|MKdusk8BitsProcess|ULA:ULA_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RAM RAM:ram_1 " "Elaborating entity \"RAM\" for hierarchy \"RAM:ram_1\"" {  } { { "MKdusk8BitsProcess.vhd" "ram_1" { Text "C:/Users/Marku/OneDrive/Documentos/AOC/VHDL/MKduskProcess/MKdusk8BitsProcess.vhd" 264 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806982644 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PortAnd PortAnd:port_and " "Elaborating entity \"PortAnd\" for hierarchy \"PortAnd:port_and\"" {  } { { "MKdusk8BitsProcess.vhd" "port_and" { Text "C:/Users/Marku/OneDrive/Documentos/AOC/VHDL/MKduskProcess/MKdusk8BitsProcess.vhd" 274 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806982649 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Unidade_Controle Unidade_Controle:UC " "Elaborating entity \"Unidade_Controle\" for hierarchy \"Unidade_Controle:UC\"" {  } { { "MKdusk8BitsProcess.vhd" "UC" { Text "C:/Users/Marku/OneDrive/Documentos/AOC/VHDL/MKduskProcess/MKdusk8BitsProcess.vhd" 280 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806982654 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "funct Unidade_Controle.vhd(18) " "VHDL Process Statement warning at Unidade_Controle.vhd(18): signal \"funct\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "Unidade_Controle.vhd" "" { Text "C:/Users/Marku/OneDrive/Documentos/AOC/VHDL/MKduskProcess/Unidade_Controle.vhd" 18 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1574806982656 "|MKdusk8BitsProcess|Unidade_Controle:UC"}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "RAM:ram_1\|memoria " "RAM logic \"RAM:ram_1\|memoria\" is uninferred due to inappropriate RAM size" {  } { { "RAM.vhd" "memoria" { Text "C:/Users/Marku/OneDrive/Documentos/AOC/VHDL/MKduskProcess/RAM.vhd" 14 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1574806983335 ""} { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "BancoRegistradores:banco_registradores\|Reg " "RAM logic \"BancoRegistradores:banco_registradores\|Reg\" is uninferred due to inappropriate RAM size" {  } { { "BancoRegistradores.vhd" "Reg" { Text "C:/Users/Marku/OneDrive/Documentos/AOC/VHDL/MKduskProcess/BancoRegistradores.vhd" 21 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1574806983335 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1574806983335 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "out_extensor_sinal\[2\] GND " "Pin \"out_extensor_sinal\[2\]\" is stuck at GND" {  } { { "MKdusk8BitsProcess.vhd" "" { Text "C:/Users/Marku/OneDrive/Documentos/AOC/VHDL/MKduskProcess/MKdusk8BitsProcess.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574806983855 "|MKdusk8BitsProcess|out_extensor_sinal[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out_extensor_sinal\[4\] GND " "Pin \"out_extensor_sinal\[4\]\" is stuck at GND" {  } { { "MKdusk8BitsProcess.vhd" "" { Text "C:/Users/Marku/OneDrive/Documentos/AOC/VHDL/MKduskProcess/MKdusk8BitsProcess.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574806983855 "|MKdusk8BitsProcess|out_extensor_sinal[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out_extensor_sinal\[5\] GND " "Pin \"out_extensor_sinal\[5\]\" is stuck at GND" {  } { { "MKdusk8BitsProcess.vhd" "" { Text "C:/Users/Marku/OneDrive/Documentos/AOC/VHDL/MKduskProcess/MKdusk8BitsProcess.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574806983855 "|MKdusk8BitsProcess|out_extensor_sinal[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out_extensor_sinal\[6\] GND " "Pin \"out_extensor_sinal\[6\]\" is stuck at GND" {  } { { "MKdusk8BitsProcess.vhd" "" { Text "C:/Users/Marku/OneDrive/Documentos/AOC/VHDL/MKduskProcess/MKdusk8BitsProcess.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574806983855 "|MKdusk8BitsProcess|out_extensor_sinal[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out_extensor_sinal\[7\] GND " "Pin \"out_extensor_sinal\[7\]\" is stuck at GND" {  } { { "MKdusk8BitsProcess.vhd" "" { Text "C:/Users/Marku/OneDrive/Documentos/AOC/VHDL/MKduskProcess/MKdusk8BitsProcess.vhd" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574806983855 "|MKdusk8BitsProcess|out_extensor_sinal[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "herbert\[2\] GND " "Pin \"herbert\[2\]\" is stuck at GND" {  } { { "MKdusk8BitsProcess.vhd" "" { Text "C:/Users/Marku/OneDrive/Documentos/AOC/VHDL/MKduskProcess/MKdusk8BitsProcess.vhd" 18 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574806983855 "|MKdusk8BitsProcess|herbert[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "in_rom\[0\] GND " "Pin \"in_rom\[0\]\" is stuck at GND" {  } { { "MKdusk8BitsProcess.vhd" "" { Text "C:/Users/Marku/OneDrive/Documentos/AOC/VHDL/MKduskProcess/MKdusk8BitsProcess.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574806983855 "|MKdusk8BitsProcess|in_rom[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "in_rom\[1\] GND " "Pin \"in_rom\[1\]\" is stuck at GND" {  } { { "MKdusk8BitsProcess.vhd" "" { Text "C:/Users/Marku/OneDrive/Documentos/AOC/VHDL/MKduskProcess/MKdusk8BitsProcess.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574806983855 "|MKdusk8BitsProcess|in_rom[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "in_rom\[2\] GND " "Pin \"in_rom\[2\]\" is stuck at GND" {  } { { "MKdusk8BitsProcess.vhd" "" { Text "C:/Users/Marku/OneDrive/Documentos/AOC/VHDL/MKduskProcess/MKdusk8BitsProcess.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574806983855 "|MKdusk8BitsProcess|in_rom[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "in_rom\[3\] GND " "Pin \"in_rom\[3\]\" is stuck at GND" {  } { { "MKdusk8BitsProcess.vhd" "" { Text "C:/Users/Marku/OneDrive/Documentos/AOC/VHDL/MKduskProcess/MKdusk8BitsProcess.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574806983855 "|MKdusk8BitsProcess|in_rom[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "in_rom\[4\] GND " "Pin \"in_rom\[4\]\" is stuck at GND" {  } { { "MKdusk8BitsProcess.vhd" "" { Text "C:/Users/Marku/OneDrive/Documentos/AOC/VHDL/MKduskProcess/MKdusk8BitsProcess.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574806983855 "|MKdusk8BitsProcess|in_rom[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "in_rom\[5\] GND " "Pin \"in_rom\[5\]\" is stuck at GND" {  } { { "MKdusk8BitsProcess.vhd" "" { Text "C:/Users/Marku/OneDrive/Documentos/AOC/VHDL/MKduskProcess/MKdusk8BitsProcess.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574806983855 "|MKdusk8BitsProcess|in_rom[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "in_rom\[6\] GND " "Pin \"in_rom\[6\]\" is stuck at GND" {  } { { "MKdusk8BitsProcess.vhd" "" { Text "C:/Users/Marku/OneDrive/Documentos/AOC/VHDL/MKduskProcess/MKdusk8BitsProcess.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574806983855 "|MKdusk8BitsProcess|in_rom[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "in_rom\[7\] GND " "Pin \"in_rom\[7\]\" is stuck at GND" {  } { { "MKdusk8BitsProcess.vhd" "" { Text "C:/Users/Marku/OneDrive/Documentos/AOC/VHDL/MKduskProcess/MKdusk8BitsProcess.vhd" 19 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574806983855 "|MKdusk8BitsProcess|in_rom[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out_mem_read GND " "Pin \"out_mem_read\" is stuck at GND" {  } { { "MKdusk8BitsProcess.vhd" "" { Text "C:/Users/Marku/OneDrive/Documentos/AOC/VHDL/MKduskProcess/MKdusk8BitsProcess.vhd" 34 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574806983855 "|MKdusk8BitsProcess|out_mem_read"} { "Warning" "WMLS_MLS_STUCK_PIN" "out_mem_write GND " "Pin \"out_mem_write\" is stuck at GND" {  } { { "MKdusk8BitsProcess.vhd" "" { Text "C:/Users/Marku/OneDrive/Documentos/AOC/VHDL/MKduskProcess/MKdusk8BitsProcess.vhd" 35 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574806983855 "|MKdusk8BitsProcess|out_mem_write"} { "Warning" "WMLS_MLS_STUCK_PIN" "out_ula_src GND " "Pin \"out_ula_src\" is stuck at GND" {  } { { "MKdusk8BitsProcess.vhd" "" { Text "C:/Users/Marku/OneDrive/Documentos/AOC/VHDL/MKduskProcess/MKdusk8BitsProcess.vhd" 36 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574806983855 "|MKdusk8BitsProcess|out_ula_src"} { "Warning" "WMLS_MLS_STUCK_PIN" "out_reg_write GND " "Pin \"out_reg_write\" is stuck at GND" {  } { { "MKdusk8BitsProcess.vhd" "" { Text "C:/Users/Marku/OneDrive/Documentos/AOC/VHDL/MKduskProcess/MKdusk8BitsProcess.vhd" 37 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574806983855 "|MKdusk8BitsProcess|out_reg_write"} { "Warning" "WMLS_MLS_STUCK_PIN" "out_mem_to_reg GND " "Pin \"out_mem_to_reg\" is stuck at GND" {  } { { "MKdusk8BitsProcess.vhd" "" { Text "C:/Users/Marku/OneDrive/Documentos/AOC/VHDL/MKduskProcess/MKdusk8BitsProcess.vhd" 38 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574806983855 "|MKdusk8BitsProcess|out_mem_to_reg"} { "Warning" "WMLS_MLS_STUCK_PIN" "out_ula_op\[0\] GND " "Pin \"out_ula_op\[0\]\" is stuck at GND" {  } { { "MKdusk8BitsProcess.vhd" "" { Text "C:/Users/Marku/OneDrive/Documentos/AOC/VHDL/MKduskProcess/MKdusk8BitsProcess.vhd" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574806983855 "|MKdusk8BitsProcess|out_ula_op[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out_ula_op\[1\] GND " "Pin \"out_ula_op\[1\]\" is stuck at GND" {  } { { "MKdusk8BitsProcess.vhd" "" { Text "C:/Users/Marku/OneDrive/Documentos/AOC/VHDL/MKduskProcess/MKdusk8BitsProcess.vhd" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574806983855 "|MKdusk8BitsProcess|out_ula_op[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "out_ula_op\[2\] GND " "Pin \"out_ula_op\[2\]\" is stuck at GND" {  } { { "MKdusk8BitsProcess.vhd" "" { Text "C:/Users/Marku/OneDrive/Documentos/AOC/VHDL/MKduskProcess/MKdusk8BitsProcess.vhd" 39 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1574806983855 "|MKdusk8BitsProcess|out_ula_op[2]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1574806983855 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1574806983995 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1574806984678 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1574806984678 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "268 " "Implemented 268 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "1 " "Implemented 1 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1574806984773 ""} { "Info" "ICUT_CUT_TM_OPINS" "109 " "Implemented 109 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1574806984773 ""} { "Info" "ICUT_CUT_TM_LCELLS" "158 " "Implemented 158 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1574806984773 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1574806984773 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 41 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 41 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4859 " "Peak virtual memory: 4859 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1574806984796 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Nov 26 18:23:04 2019 " "Processing ended: Tue Nov 26 18:23:04 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1574806984796 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:24 " "Elapsed time: 00:00:24" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1574806984796 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:50 " "Total CPU time (on all processors): 00:00:50" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1574806984796 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1574806984796 ""}
