

================================================================
== Vivado HLS Report for 'Loop_Col_DCT_Loop_pr'
================================================================
* Date:           Sun Mar 27 21:25:31 2022

* Version:        2017.4 (Build 2086221 on Fri Dec 15 21:13:33 MST 2017)
* Project:        dct_prj
* Solution:       solution6
* Product family: virtexuplus
* Target device:  xcvu9p-flgb2104-1-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   8.00|      6.35|        1.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   97|   97|   97|   97|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                   |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Col_DCT_Loop     |   96|   96|        12|          -|          -|     8|    no    |
        | + DCT_Outer_Loop  |    9|    9|         3|          1|          1|     8|    yes   |
        +-------------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+---------+---------+-----+
|       Name      | BRAM_18K| DSP48E|    FF   |   LUT   | URAM|
+-----------------+---------+-------+---------+---------+-----+
|DSP              |        -|      8|        -|        -|    -|
|Expression       |        -|      -|        0|      182|    -|
|FIFO             |        -|      -|        -|        -|    -|
|Instance         |        -|      -|        -|        -|    -|
|Memory           |        0|      -|      119|       16|    -|
|Multiplexer      |        -|      -|        -|       72|    -|
|Register         |        -|      -|      182|        -|    -|
+-----------------+---------+-------+---------+---------+-----+
|Total            |        0|      8|      301|      270|    0|
+-----------------+---------+-------+---------+---------+-----+
|Available        |     4320|   6840|  2364480|  1182240|  960|
+-----------------+---------+-------+---------+---------+-----+
|Utilization (%)  |        0|   ~0  |    ~0   |    ~0   |    0|
+-----------------+---------+-------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    +--------------------------+----------------------+--------------+
    |         Instance         |        Module        |  Expression  |
    +--------------------------+----------------------+--------------+
    |dct_mac_muladd_14jbC_U48  |dct_mac_muladd_14jbC  | i0 + i1 * i2 |
    |dct_mac_muladd_15lbW_U50  |dct_mac_muladd_15lbW  | i0 + i1 * i2 |
    |dct_mac_muladd_15lbW_U52  |dct_mac_muladd_15lbW  | i0 + i1 * i2 |
    |dct_mac_muladd_15lbW_U54  |dct_mac_muladd_15lbW  | i0 * i1 + i2 |
    |dct_mac_muladd_15mb6_U55  |dct_mac_muladd_15mb6  | i0 * i1 + i2 |
    |dct_mul_mul_15s_1kbM_U49  |dct_mul_mul_15s_1kbM  |    i0 * i1   |
    |dct_mul_mul_15s_1kbM_U51  |dct_mul_mul_15s_1kbM  |    i0 * i1   |
    |dct_mul_mul_15s_1kbM_U53  |dct_mul_mul_15s_1kbM  |    i0 * i1   |
    +--------------------------+----------------------+--------------+

    * Memory: 
    +---------------------+----------------------+---------+----+----+------+-----+------+-------------+
    |        Memory       |        Module        | BRAM_18K| FF | LUT| Words| Bits| Banks| W*Bits*Banks|
    +---------------------+----------------------+---------+----+----+------+-----+------+-------------+
    |dct_coeff_table_0_U  |Loop_Row_DCT_Loopbkb  |        0|  14|   2|     8|   14|     1|          112|
    |dct_coeff_table_1_U  |Loop_Row_DCT_Loopcud  |        0|  15|   2|     8|   15|     1|          120|
    |dct_coeff_table_2_U  |Loop_Row_DCT_LoopdEe  |        0|  15|   2|     8|   15|     1|          120|
    |dct_coeff_table_3_U  |Loop_Row_DCT_LoopeOg  |        0|  15|   2|     8|   15|     1|          120|
    |dct_coeff_table_4_U  |Loop_Row_DCT_LoopfYi  |        0|  15|   2|     8|   15|     1|          120|
    |dct_coeff_table_5_U  |Loop_Row_DCT_Loopg8j  |        0|  15|   2|     8|   15|     1|          120|
    |dct_coeff_table_6_U  |Loop_Row_DCT_Loophbi  |        0|  15|   2|     8|   15|     1|          120|
    |dct_coeff_table_7_U  |Loop_Row_DCT_Loopibs  |        0|  15|   2|     8|   15|     1|          120|
    +---------------------+----------------------+---------+----+----+------+-----+------+-------------+
    |Total                |                      |        0| 119|  16|    64|  119|     8|          952|
    +---------------------+----------------------+---------+----+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |i_fu_302_p2              |     +    |      0|  0|  12|           4|           1|
    |k_fu_338_p2              |     +    |      0|  0|  12|           4|           1|
    |tmp3_fu_437_p2           |     +    |      0|  0|  29|          29|          29|
    |tmp_3_i_fu_441_p2        |     +    |      0|  0|  29|          29|          29|
    |tmp_6_fu_360_p2          |     +    |      0|  0|  15|           8|           8|
    |tmp_fu_433_p2            |     +    |      0|  0|  36|          29|          29|
    |tmp_2_fu_296_p2          |   icmp   |      0|  0|  11|           4|           5|
    |tmp_i_fu_332_p2          |   icmp   |      0|  0|  11|           4|           5|
    |ap_block_state1          |    or    |      0|  0|   9|           1|           1|
    |ap_enable_pp0            |    xor   |      0|  0|   9|           1|           2|
    |ap_enable_reg_pp0_iter1  |    xor   |      0|  0|   9|           2|           1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      0|  0| 182|         115|         111|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  27|          5|    1|          5|
    |ap_done                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter2  |   9|          2|    1|          2|
    |i_2_i_reg_274            |   9|          2|    4|          8|
    |k_i_reg_285              |   9|          2|    4|          8|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  72|         15|   12|         27|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------+----+----+-----+-----------+
    |              Name              | FF | LUT| Bits| Const Bits|
    +--------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                       |   4|   0|    4|          0|
    |ap_done_reg                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1         |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2         |   1|   0|    1|          0|
    |ap_reg_pp0_iter1_tmp_6_reg_579  |   8|   0|    8|          0|
    |ap_reg_pp0_iter1_tmp_i_reg_570  |   1|   0|    1|          0|
    |col_inbuf_0_addr_reg_530        |   3|   0|    3|          0|
    |col_inbuf_1_addr_reg_535        |   3|   0|    3|          0|
    |col_inbuf_2_addr_reg_540        |   3|   0|    3|          0|
    |col_inbuf_3_addr_reg_545        |   3|   0|    3|          0|
    |col_inbuf_4_addr_reg_550        |   3|   0|    3|          0|
    |col_inbuf_5_addr_reg_555        |   3|   0|    3|          0|
    |col_inbuf_6_addr_reg_560        |   3|   0|    3|          0|
    |col_inbuf_7_addr_reg_565        |   3|   0|    3|          0|
    |i_2_i_reg_274                   |   4|   0|    4|          0|
    |i_reg_520                       |   4|   0|    4|          0|
    |k_i_reg_285                     |   4|   0|    4|          0|
    |tmp1_reg_624                    |  29|   0|   29|          0|
    |tmp2_reg_629                    |  29|   0|   29|          0|
    |tmp4_reg_634                    |  29|   0|   29|          0|
    |tmp5_reg_639                    |  29|   0|   29|          0|
    |tmp_19_cast_reg_525             |   4|   0|    8|          4|
    |tmp_6_reg_579                   |   8|   0|    8|          0|
    |tmp_i_reg_570                   |   1|   0|    1|          0|
    +--------------------------------+----+----+-----+-----------+
    |Total                           | 182|   0|  186|          4|
    +--------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+----------------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+-----------------------+-----+-----+------------+----------------------+--------------+
|ap_clk                 |  in |    1| ap_ctrl_hs | Loop_Col_DCT_Loop_pr | return value |
|ap_rst                 |  in |    1| ap_ctrl_hs | Loop_Col_DCT_Loop_pr | return value |
|ap_start               |  in |    1| ap_ctrl_hs | Loop_Col_DCT_Loop_pr | return value |
|ap_done                | out |    1| ap_ctrl_hs | Loop_Col_DCT_Loop_pr | return value |
|ap_continue            |  in |    1| ap_ctrl_hs | Loop_Col_DCT_Loop_pr | return value |
|ap_idle                | out |    1| ap_ctrl_hs | Loop_Col_DCT_Loop_pr | return value |
|ap_ready               | out |    1| ap_ctrl_hs | Loop_Col_DCT_Loop_pr | return value |
|col_inbuf_0_address0   | out |    3|  ap_memory |      col_inbuf_0     |     array    |
|col_inbuf_0_ce0        | out |    1|  ap_memory |      col_inbuf_0     |     array    |
|col_inbuf_0_q0         |  in |   16|  ap_memory |      col_inbuf_0     |     array    |
|col_inbuf_1_address0   | out |    3|  ap_memory |      col_inbuf_1     |     array    |
|col_inbuf_1_ce0        | out |    1|  ap_memory |      col_inbuf_1     |     array    |
|col_inbuf_1_q0         |  in |   16|  ap_memory |      col_inbuf_1     |     array    |
|col_inbuf_2_address0   | out |    3|  ap_memory |      col_inbuf_2     |     array    |
|col_inbuf_2_ce0        | out |    1|  ap_memory |      col_inbuf_2     |     array    |
|col_inbuf_2_q0         |  in |   16|  ap_memory |      col_inbuf_2     |     array    |
|col_inbuf_3_address0   | out |    3|  ap_memory |      col_inbuf_3     |     array    |
|col_inbuf_3_ce0        | out |    1|  ap_memory |      col_inbuf_3     |     array    |
|col_inbuf_3_q0         |  in |   16|  ap_memory |      col_inbuf_3     |     array    |
|col_inbuf_4_address0   | out |    3|  ap_memory |      col_inbuf_4     |     array    |
|col_inbuf_4_ce0        | out |    1|  ap_memory |      col_inbuf_4     |     array    |
|col_inbuf_4_q0         |  in |   16|  ap_memory |      col_inbuf_4     |     array    |
|col_inbuf_5_address0   | out |    3|  ap_memory |      col_inbuf_5     |     array    |
|col_inbuf_5_ce0        | out |    1|  ap_memory |      col_inbuf_5     |     array    |
|col_inbuf_5_q0         |  in |   16|  ap_memory |      col_inbuf_5     |     array    |
|col_inbuf_6_address0   | out |    3|  ap_memory |      col_inbuf_6     |     array    |
|col_inbuf_6_ce0        | out |    1|  ap_memory |      col_inbuf_6     |     array    |
|col_inbuf_6_q0         |  in |   16|  ap_memory |      col_inbuf_6     |     array    |
|col_inbuf_7_address0   | out |    3|  ap_memory |      col_inbuf_7     |     array    |
|col_inbuf_7_ce0        | out |    1|  ap_memory |      col_inbuf_7     |     array    |
|col_inbuf_7_q0         |  in |   16|  ap_memory |      col_inbuf_7     |     array    |
|col_outbuf_i_address0  | out |    6|  ap_memory |     col_outbuf_i     |     array    |
|col_outbuf_i_ce0       | out |    1|  ap_memory |     col_outbuf_i     |     array    |
|col_outbuf_i_we0       | out |    1|  ap_memory |     col_outbuf_i     |     array    |
|col_outbuf_i_d0        | out |   16|  ap_memory |     col_outbuf_i     |     array    |
+-----------------------+-----+-----+------------+----------------------+--------------+

