#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000002340e0dee10 .scope module, "tb" "tb" 2 3;
 .timescale 0 0;
v000002340e0f2fe0_0 .var "in", 63 0;
v000002340e0d8270_0 .net "out", 63 0, v000002340e125260_0;  1 drivers
S_000002340e126540 .scope module, "test" "shift_extender" 2 8, 3 4 0, S_000002340e0dee10;
 .timescale 0 0;
    .port_info 0 /INPUT 64 "in";
    .port_info 1 /OUTPUT 64 "out";
v000002340e0f3400_0 .net "in", 63 0, v000002340e0f2fe0_0;  1 drivers
v000002340e125260_0 .var "out", 63 0;
E_000002340e0dc2a0 .event anyedge, v000002340e0f3400_0;
    .scope S_000002340e126540;
T_0 ;
    %wait E_000002340e0dc2a0;
    %load/vec4 v000002340e0f3400_0;
    %parti/s 62, 0, 2;
    %concati/vec4 0, 0, 2;
    %store/vec4 v000002340e125260_0, 0, 64;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000002340e0dee10;
T_1 ;
    %pushi/vec4 4563456, 0, 64;
    %store/vec4 v000002340e0f2fe0_0, 0, 64;
    %vpi_call 2 13 "$display", "INITIAL: %b", v000002340e0f2fe0_0 {0 0 0};
    %delay 5, 0;
    %vpi_call 2 14 "$display", "FINAL:   %b", v000002340e0d8270_0 {0 0 0};
    %pushi/vec4 4294967295, 0, 32;
    %concati/vec4 4294967281, 0, 32;
    %store/vec4 v000002340e0f2fe0_0, 0, 64;
    %vpi_call 2 16 "$display", "INITIAL: %b", v000002340e0f2fe0_0 {0 0 0};
    %delay 5, 0;
    %vpi_call 2 17 "$display", "FINAL:   %b", v000002340e0d8270_0 {0 0 0};
    %delay 5, 0;
    %vpi_call 2 19 "$finish" {0 0 0};
    %end;
    .thread T_1;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "Shift_extender_tb.v";
    "./Shift_extender.v";
