
IRBE_5_COM.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006754  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000000b4  080068f4  080068f4  000168f4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080069a8  080069a8  00020090  2**0
                  CONTENTS
  4 .ARM          00000008  080069a8  080069a8  000169a8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080069b0  080069b0  00020090  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080069b0  080069b0  000169b0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080069b4  080069b4  000169b4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000090  20000000  080069b8  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000005a4  20000090  08006a48  00020090  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000634  08006a48  00020634  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020090  2**0
                  CONTENTS, READONLY
 12 .debug_info   00016c14  00000000  00000000  000200c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002b02  00000000  00000000  00036cd4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001138  00000000  00000000  000397d8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001058  00000000  00000000  0003a910  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000181ba  00000000  00000000  0003b968  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0001312a  00000000  00000000  00053b22  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00091270  00000000  00000000  00066c4c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  000f7ebc  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004cac  00000000  00000000  000f7f10  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	20000090 	.word	0x20000090
 80001bc:	00000000 	.word	0x00000000
 80001c0:	080068dc 	.word	0x080068dc

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	20000094 	.word	0x20000094
 80001dc:	080068dc 	.word	0x080068dc

080001e0 <strcmp>:
 80001e0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80001e4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80001e8:	2a01      	cmp	r2, #1
 80001ea:	bf28      	it	cs
 80001ec:	429a      	cmpcs	r2, r3
 80001ee:	d0f7      	beq.n	80001e0 <strcmp>
 80001f0:	1ad0      	subs	r0, r2, r3
 80001f2:	4770      	bx	lr

080001f4 <strlen>:
 80001f4:	4603      	mov	r3, r0
 80001f6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001fa:	2a00      	cmp	r2, #0
 80001fc:	d1fb      	bne.n	80001f6 <strlen+0x2>
 80001fe:	1a18      	subs	r0, r3, r0
 8000200:	3801      	subs	r0, #1
 8000202:	4770      	bx	lr
	...

08000210 <memchr>:
 8000210:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000214:	2a10      	cmp	r2, #16
 8000216:	db2b      	blt.n	8000270 <memchr+0x60>
 8000218:	f010 0f07 	tst.w	r0, #7
 800021c:	d008      	beq.n	8000230 <memchr+0x20>
 800021e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000222:	3a01      	subs	r2, #1
 8000224:	428b      	cmp	r3, r1
 8000226:	d02d      	beq.n	8000284 <memchr+0x74>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	b342      	cbz	r2, 8000280 <memchr+0x70>
 800022e:	d1f6      	bne.n	800021e <memchr+0xe>
 8000230:	b4f0      	push	{r4, r5, r6, r7}
 8000232:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000236:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800023a:	f022 0407 	bic.w	r4, r2, #7
 800023e:	f07f 0700 	mvns.w	r7, #0
 8000242:	2300      	movs	r3, #0
 8000244:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000248:	3c08      	subs	r4, #8
 800024a:	ea85 0501 	eor.w	r5, r5, r1
 800024e:	ea86 0601 	eor.w	r6, r6, r1
 8000252:	fa85 f547 	uadd8	r5, r5, r7
 8000256:	faa3 f587 	sel	r5, r3, r7
 800025a:	fa86 f647 	uadd8	r6, r6, r7
 800025e:	faa5 f687 	sel	r6, r5, r7
 8000262:	b98e      	cbnz	r6, 8000288 <memchr+0x78>
 8000264:	d1ee      	bne.n	8000244 <memchr+0x34>
 8000266:	bcf0      	pop	{r4, r5, r6, r7}
 8000268:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800026c:	f002 0207 	and.w	r2, r2, #7
 8000270:	b132      	cbz	r2, 8000280 <memchr+0x70>
 8000272:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000276:	3a01      	subs	r2, #1
 8000278:	ea83 0301 	eor.w	r3, r3, r1
 800027c:	b113      	cbz	r3, 8000284 <memchr+0x74>
 800027e:	d1f8      	bne.n	8000272 <memchr+0x62>
 8000280:	2000      	movs	r0, #0
 8000282:	4770      	bx	lr
 8000284:	3801      	subs	r0, #1
 8000286:	4770      	bx	lr
 8000288:	2d00      	cmp	r5, #0
 800028a:	bf06      	itte	eq
 800028c:	4635      	moveq	r5, r6
 800028e:	3803      	subeq	r0, #3
 8000290:	3807      	subne	r0, #7
 8000292:	f015 0f01 	tst.w	r5, #1
 8000296:	d107      	bne.n	80002a8 <memchr+0x98>
 8000298:	3001      	adds	r0, #1
 800029a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800029e:	bf02      	ittt	eq
 80002a0:	3001      	addeq	r0, #1
 80002a2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002a6:	3001      	addeq	r0, #1
 80002a8:	bcf0      	pop	{r4, r5, r6, r7}
 80002aa:	3801      	subs	r0, #1
 80002ac:	4770      	bx	lr
 80002ae:	bf00      	nop

080002b0 <__aeabi_uldivmod>:
 80002b0:	b953      	cbnz	r3, 80002c8 <__aeabi_uldivmod+0x18>
 80002b2:	b94a      	cbnz	r2, 80002c8 <__aeabi_uldivmod+0x18>
 80002b4:	2900      	cmp	r1, #0
 80002b6:	bf08      	it	eq
 80002b8:	2800      	cmpeq	r0, #0
 80002ba:	bf1c      	itt	ne
 80002bc:	f04f 31ff 	movne.w	r1, #4294967295
 80002c0:	f04f 30ff 	movne.w	r0, #4294967295
 80002c4:	f000 b96e 	b.w	80005a4 <__aeabi_idiv0>
 80002c8:	f1ad 0c08 	sub.w	ip, sp, #8
 80002cc:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80002d0:	f000 f806 	bl	80002e0 <__udivmoddi4>
 80002d4:	f8dd e004 	ldr.w	lr, [sp, #4]
 80002d8:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80002dc:	b004      	add	sp, #16
 80002de:	4770      	bx	lr

080002e0 <__udivmoddi4>:
 80002e0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002e4:	9d08      	ldr	r5, [sp, #32]
 80002e6:	4604      	mov	r4, r0
 80002e8:	468c      	mov	ip, r1
 80002ea:	2b00      	cmp	r3, #0
 80002ec:	f040 8083 	bne.w	80003f6 <__udivmoddi4+0x116>
 80002f0:	428a      	cmp	r2, r1
 80002f2:	4617      	mov	r7, r2
 80002f4:	d947      	bls.n	8000386 <__udivmoddi4+0xa6>
 80002f6:	fab2 f282 	clz	r2, r2
 80002fa:	b142      	cbz	r2, 800030e <__udivmoddi4+0x2e>
 80002fc:	f1c2 0020 	rsb	r0, r2, #32
 8000300:	fa24 f000 	lsr.w	r0, r4, r0
 8000304:	4091      	lsls	r1, r2
 8000306:	4097      	lsls	r7, r2
 8000308:	ea40 0c01 	orr.w	ip, r0, r1
 800030c:	4094      	lsls	r4, r2
 800030e:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000312:	0c23      	lsrs	r3, r4, #16
 8000314:	fbbc f6f8 	udiv	r6, ip, r8
 8000318:	fa1f fe87 	uxth.w	lr, r7
 800031c:	fb08 c116 	mls	r1, r8, r6, ip
 8000320:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000324:	fb06 f10e 	mul.w	r1, r6, lr
 8000328:	4299      	cmp	r1, r3
 800032a:	d909      	bls.n	8000340 <__udivmoddi4+0x60>
 800032c:	18fb      	adds	r3, r7, r3
 800032e:	f106 30ff 	add.w	r0, r6, #4294967295
 8000332:	f080 8119 	bcs.w	8000568 <__udivmoddi4+0x288>
 8000336:	4299      	cmp	r1, r3
 8000338:	f240 8116 	bls.w	8000568 <__udivmoddi4+0x288>
 800033c:	3e02      	subs	r6, #2
 800033e:	443b      	add	r3, r7
 8000340:	1a5b      	subs	r3, r3, r1
 8000342:	b2a4      	uxth	r4, r4
 8000344:	fbb3 f0f8 	udiv	r0, r3, r8
 8000348:	fb08 3310 	mls	r3, r8, r0, r3
 800034c:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000350:	fb00 fe0e 	mul.w	lr, r0, lr
 8000354:	45a6      	cmp	lr, r4
 8000356:	d909      	bls.n	800036c <__udivmoddi4+0x8c>
 8000358:	193c      	adds	r4, r7, r4
 800035a:	f100 33ff 	add.w	r3, r0, #4294967295
 800035e:	f080 8105 	bcs.w	800056c <__udivmoddi4+0x28c>
 8000362:	45a6      	cmp	lr, r4
 8000364:	f240 8102 	bls.w	800056c <__udivmoddi4+0x28c>
 8000368:	3802      	subs	r0, #2
 800036a:	443c      	add	r4, r7
 800036c:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000370:	eba4 040e 	sub.w	r4, r4, lr
 8000374:	2600      	movs	r6, #0
 8000376:	b11d      	cbz	r5, 8000380 <__udivmoddi4+0xa0>
 8000378:	40d4      	lsrs	r4, r2
 800037a:	2300      	movs	r3, #0
 800037c:	e9c5 4300 	strd	r4, r3, [r5]
 8000380:	4631      	mov	r1, r6
 8000382:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000386:	b902      	cbnz	r2, 800038a <__udivmoddi4+0xaa>
 8000388:	deff      	udf	#255	; 0xff
 800038a:	fab2 f282 	clz	r2, r2
 800038e:	2a00      	cmp	r2, #0
 8000390:	d150      	bne.n	8000434 <__udivmoddi4+0x154>
 8000392:	1bcb      	subs	r3, r1, r7
 8000394:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000398:	fa1f f887 	uxth.w	r8, r7
 800039c:	2601      	movs	r6, #1
 800039e:	fbb3 fcfe 	udiv	ip, r3, lr
 80003a2:	0c21      	lsrs	r1, r4, #16
 80003a4:	fb0e 331c 	mls	r3, lr, ip, r3
 80003a8:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80003ac:	fb08 f30c 	mul.w	r3, r8, ip
 80003b0:	428b      	cmp	r3, r1
 80003b2:	d907      	bls.n	80003c4 <__udivmoddi4+0xe4>
 80003b4:	1879      	adds	r1, r7, r1
 80003b6:	f10c 30ff 	add.w	r0, ip, #4294967295
 80003ba:	d202      	bcs.n	80003c2 <__udivmoddi4+0xe2>
 80003bc:	428b      	cmp	r3, r1
 80003be:	f200 80e9 	bhi.w	8000594 <__udivmoddi4+0x2b4>
 80003c2:	4684      	mov	ip, r0
 80003c4:	1ac9      	subs	r1, r1, r3
 80003c6:	b2a3      	uxth	r3, r4
 80003c8:	fbb1 f0fe 	udiv	r0, r1, lr
 80003cc:	fb0e 1110 	mls	r1, lr, r0, r1
 80003d0:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 80003d4:	fb08 f800 	mul.w	r8, r8, r0
 80003d8:	45a0      	cmp	r8, r4
 80003da:	d907      	bls.n	80003ec <__udivmoddi4+0x10c>
 80003dc:	193c      	adds	r4, r7, r4
 80003de:	f100 33ff 	add.w	r3, r0, #4294967295
 80003e2:	d202      	bcs.n	80003ea <__udivmoddi4+0x10a>
 80003e4:	45a0      	cmp	r8, r4
 80003e6:	f200 80d9 	bhi.w	800059c <__udivmoddi4+0x2bc>
 80003ea:	4618      	mov	r0, r3
 80003ec:	eba4 0408 	sub.w	r4, r4, r8
 80003f0:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 80003f4:	e7bf      	b.n	8000376 <__udivmoddi4+0x96>
 80003f6:	428b      	cmp	r3, r1
 80003f8:	d909      	bls.n	800040e <__udivmoddi4+0x12e>
 80003fa:	2d00      	cmp	r5, #0
 80003fc:	f000 80b1 	beq.w	8000562 <__udivmoddi4+0x282>
 8000400:	2600      	movs	r6, #0
 8000402:	e9c5 0100 	strd	r0, r1, [r5]
 8000406:	4630      	mov	r0, r6
 8000408:	4631      	mov	r1, r6
 800040a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800040e:	fab3 f683 	clz	r6, r3
 8000412:	2e00      	cmp	r6, #0
 8000414:	d14a      	bne.n	80004ac <__udivmoddi4+0x1cc>
 8000416:	428b      	cmp	r3, r1
 8000418:	d302      	bcc.n	8000420 <__udivmoddi4+0x140>
 800041a:	4282      	cmp	r2, r0
 800041c:	f200 80b8 	bhi.w	8000590 <__udivmoddi4+0x2b0>
 8000420:	1a84      	subs	r4, r0, r2
 8000422:	eb61 0103 	sbc.w	r1, r1, r3
 8000426:	2001      	movs	r0, #1
 8000428:	468c      	mov	ip, r1
 800042a:	2d00      	cmp	r5, #0
 800042c:	d0a8      	beq.n	8000380 <__udivmoddi4+0xa0>
 800042e:	e9c5 4c00 	strd	r4, ip, [r5]
 8000432:	e7a5      	b.n	8000380 <__udivmoddi4+0xa0>
 8000434:	f1c2 0320 	rsb	r3, r2, #32
 8000438:	fa20 f603 	lsr.w	r6, r0, r3
 800043c:	4097      	lsls	r7, r2
 800043e:	fa01 f002 	lsl.w	r0, r1, r2
 8000442:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000446:	40d9      	lsrs	r1, r3
 8000448:	4330      	orrs	r0, r6
 800044a:	0c03      	lsrs	r3, r0, #16
 800044c:	fbb1 f6fe 	udiv	r6, r1, lr
 8000450:	fa1f f887 	uxth.w	r8, r7
 8000454:	fb0e 1116 	mls	r1, lr, r6, r1
 8000458:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 800045c:	fb06 f108 	mul.w	r1, r6, r8
 8000460:	4299      	cmp	r1, r3
 8000462:	fa04 f402 	lsl.w	r4, r4, r2
 8000466:	d909      	bls.n	800047c <__udivmoddi4+0x19c>
 8000468:	18fb      	adds	r3, r7, r3
 800046a:	f106 3cff 	add.w	ip, r6, #4294967295
 800046e:	f080 808d 	bcs.w	800058c <__udivmoddi4+0x2ac>
 8000472:	4299      	cmp	r1, r3
 8000474:	f240 808a 	bls.w	800058c <__udivmoddi4+0x2ac>
 8000478:	3e02      	subs	r6, #2
 800047a:	443b      	add	r3, r7
 800047c:	1a5b      	subs	r3, r3, r1
 800047e:	b281      	uxth	r1, r0
 8000480:	fbb3 f0fe 	udiv	r0, r3, lr
 8000484:	fb0e 3310 	mls	r3, lr, r0, r3
 8000488:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 800048c:	fb00 f308 	mul.w	r3, r0, r8
 8000490:	428b      	cmp	r3, r1
 8000492:	d907      	bls.n	80004a4 <__udivmoddi4+0x1c4>
 8000494:	1879      	adds	r1, r7, r1
 8000496:	f100 3cff 	add.w	ip, r0, #4294967295
 800049a:	d273      	bcs.n	8000584 <__udivmoddi4+0x2a4>
 800049c:	428b      	cmp	r3, r1
 800049e:	d971      	bls.n	8000584 <__udivmoddi4+0x2a4>
 80004a0:	3802      	subs	r0, #2
 80004a2:	4439      	add	r1, r7
 80004a4:	1acb      	subs	r3, r1, r3
 80004a6:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 80004aa:	e778      	b.n	800039e <__udivmoddi4+0xbe>
 80004ac:	f1c6 0c20 	rsb	ip, r6, #32
 80004b0:	fa03 f406 	lsl.w	r4, r3, r6
 80004b4:	fa22 f30c 	lsr.w	r3, r2, ip
 80004b8:	431c      	orrs	r4, r3
 80004ba:	fa20 f70c 	lsr.w	r7, r0, ip
 80004be:	fa01 f306 	lsl.w	r3, r1, r6
 80004c2:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 80004c6:	fa21 f10c 	lsr.w	r1, r1, ip
 80004ca:	431f      	orrs	r7, r3
 80004cc:	0c3b      	lsrs	r3, r7, #16
 80004ce:	fbb1 f9fe 	udiv	r9, r1, lr
 80004d2:	fa1f f884 	uxth.w	r8, r4
 80004d6:	fb0e 1119 	mls	r1, lr, r9, r1
 80004da:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 80004de:	fb09 fa08 	mul.w	sl, r9, r8
 80004e2:	458a      	cmp	sl, r1
 80004e4:	fa02 f206 	lsl.w	r2, r2, r6
 80004e8:	fa00 f306 	lsl.w	r3, r0, r6
 80004ec:	d908      	bls.n	8000500 <__udivmoddi4+0x220>
 80004ee:	1861      	adds	r1, r4, r1
 80004f0:	f109 30ff 	add.w	r0, r9, #4294967295
 80004f4:	d248      	bcs.n	8000588 <__udivmoddi4+0x2a8>
 80004f6:	458a      	cmp	sl, r1
 80004f8:	d946      	bls.n	8000588 <__udivmoddi4+0x2a8>
 80004fa:	f1a9 0902 	sub.w	r9, r9, #2
 80004fe:	4421      	add	r1, r4
 8000500:	eba1 010a 	sub.w	r1, r1, sl
 8000504:	b2bf      	uxth	r7, r7
 8000506:	fbb1 f0fe 	udiv	r0, r1, lr
 800050a:	fb0e 1110 	mls	r1, lr, r0, r1
 800050e:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 8000512:	fb00 f808 	mul.w	r8, r0, r8
 8000516:	45b8      	cmp	r8, r7
 8000518:	d907      	bls.n	800052a <__udivmoddi4+0x24a>
 800051a:	19e7      	adds	r7, r4, r7
 800051c:	f100 31ff 	add.w	r1, r0, #4294967295
 8000520:	d22e      	bcs.n	8000580 <__udivmoddi4+0x2a0>
 8000522:	45b8      	cmp	r8, r7
 8000524:	d92c      	bls.n	8000580 <__udivmoddi4+0x2a0>
 8000526:	3802      	subs	r0, #2
 8000528:	4427      	add	r7, r4
 800052a:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 800052e:	eba7 0708 	sub.w	r7, r7, r8
 8000532:	fba0 8902 	umull	r8, r9, r0, r2
 8000536:	454f      	cmp	r7, r9
 8000538:	46c6      	mov	lr, r8
 800053a:	4649      	mov	r1, r9
 800053c:	d31a      	bcc.n	8000574 <__udivmoddi4+0x294>
 800053e:	d017      	beq.n	8000570 <__udivmoddi4+0x290>
 8000540:	b15d      	cbz	r5, 800055a <__udivmoddi4+0x27a>
 8000542:	ebb3 020e 	subs.w	r2, r3, lr
 8000546:	eb67 0701 	sbc.w	r7, r7, r1
 800054a:	fa07 fc0c 	lsl.w	ip, r7, ip
 800054e:	40f2      	lsrs	r2, r6
 8000550:	ea4c 0202 	orr.w	r2, ip, r2
 8000554:	40f7      	lsrs	r7, r6
 8000556:	e9c5 2700 	strd	r2, r7, [r5]
 800055a:	2600      	movs	r6, #0
 800055c:	4631      	mov	r1, r6
 800055e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000562:	462e      	mov	r6, r5
 8000564:	4628      	mov	r0, r5
 8000566:	e70b      	b.n	8000380 <__udivmoddi4+0xa0>
 8000568:	4606      	mov	r6, r0
 800056a:	e6e9      	b.n	8000340 <__udivmoddi4+0x60>
 800056c:	4618      	mov	r0, r3
 800056e:	e6fd      	b.n	800036c <__udivmoddi4+0x8c>
 8000570:	4543      	cmp	r3, r8
 8000572:	d2e5      	bcs.n	8000540 <__udivmoddi4+0x260>
 8000574:	ebb8 0e02 	subs.w	lr, r8, r2
 8000578:	eb69 0104 	sbc.w	r1, r9, r4
 800057c:	3801      	subs	r0, #1
 800057e:	e7df      	b.n	8000540 <__udivmoddi4+0x260>
 8000580:	4608      	mov	r0, r1
 8000582:	e7d2      	b.n	800052a <__udivmoddi4+0x24a>
 8000584:	4660      	mov	r0, ip
 8000586:	e78d      	b.n	80004a4 <__udivmoddi4+0x1c4>
 8000588:	4681      	mov	r9, r0
 800058a:	e7b9      	b.n	8000500 <__udivmoddi4+0x220>
 800058c:	4666      	mov	r6, ip
 800058e:	e775      	b.n	800047c <__udivmoddi4+0x19c>
 8000590:	4630      	mov	r0, r6
 8000592:	e74a      	b.n	800042a <__udivmoddi4+0x14a>
 8000594:	f1ac 0c02 	sub.w	ip, ip, #2
 8000598:	4439      	add	r1, r7
 800059a:	e713      	b.n	80003c4 <__udivmoddi4+0xe4>
 800059c:	3802      	subs	r0, #2
 800059e:	443c      	add	r4, r7
 80005a0:	e724      	b.n	80003ec <__udivmoddi4+0x10c>
 80005a2:	bf00      	nop

080005a4 <__aeabi_idiv0>:
 80005a4:	4770      	bx	lr
 80005a6:	bf00      	nop

080005a8 <SX1278_hw_init>:

//////////////////////////////////
// logic
//////////////////////////////////

void SX1278_hw_init(SX1278_hw_t * hw) {
 80005a8:	b580      	push	{r7, lr}
 80005aa:	b082      	sub	sp, #8
 80005ac:	af00      	add	r7, sp, #0
 80005ae:	6078      	str	r0, [r7, #4]
	SX1278_hw_SetNSS(hw, 1);
 80005b0:	2101      	movs	r1, #1
 80005b2:	6878      	ldr	r0, [r7, #4]
 80005b4:	f000 f80d 	bl	80005d2 <SX1278_hw_SetNSS>
	HAL_GPIO_WritePin(hw->reset.port, hw->reset.pin, GPIO_PIN_SET);
 80005b8:	687b      	ldr	r3, [r7, #4]
 80005ba:	6858      	ldr	r0, [r3, #4]
 80005bc:	687b      	ldr	r3, [r7, #4]
 80005be:	681b      	ldr	r3, [r3, #0]
 80005c0:	b29b      	uxth	r3, r3
 80005c2:	2201      	movs	r2, #1
 80005c4:	4619      	mov	r1, r3
 80005c6:	f003 f8a7 	bl	8003718 <HAL_GPIO_WritePin>
}
 80005ca:	bf00      	nop
 80005cc:	3708      	adds	r7, #8
 80005ce:	46bd      	mov	sp, r7
 80005d0:	bd80      	pop	{r7, pc}

080005d2 <SX1278_hw_SetNSS>:

void SX1278_hw_SetNSS(SX1278_hw_t * hw, int value) {
 80005d2:	b580      	push	{r7, lr}
 80005d4:	b082      	sub	sp, #8
 80005d6:	af00      	add	r7, sp, #0
 80005d8:	6078      	str	r0, [r7, #4]
 80005da:	6039      	str	r1, [r7, #0]
	HAL_GPIO_WritePin(hw->nss.port, hw->nss.pin,
 80005dc:	687b      	ldr	r3, [r7, #4]
 80005de:	6958      	ldr	r0, [r3, #20]
 80005e0:	687b      	ldr	r3, [r7, #4]
 80005e2:	691b      	ldr	r3, [r3, #16]
 80005e4:	b299      	uxth	r1, r3
 80005e6:	683b      	ldr	r3, [r7, #0]
 80005e8:	2b01      	cmp	r3, #1
 80005ea:	bf0c      	ite	eq
 80005ec:	2301      	moveq	r3, #1
 80005ee:	2300      	movne	r3, #0
 80005f0:	b2db      	uxtb	r3, r3
 80005f2:	461a      	mov	r2, r3
 80005f4:	f003 f890 	bl	8003718 <HAL_GPIO_WritePin>
			(value == 1) ? GPIO_PIN_SET : GPIO_PIN_RESET);
}
 80005f8:	bf00      	nop
 80005fa:	3708      	adds	r7, #8
 80005fc:	46bd      	mov	sp, r7
 80005fe:	bd80      	pop	{r7, pc}

08000600 <SX1278_hw_Reset>:

void SX1278_hw_Reset(SX1278_hw_t * hw) {
 8000600:	b580      	push	{r7, lr}
 8000602:	b082      	sub	sp, #8
 8000604:	af00      	add	r7, sp, #0
 8000606:	6078      	str	r0, [r7, #4]
	SX1278_hw_SetNSS(hw, 1);
 8000608:	2101      	movs	r1, #1
 800060a:	6878      	ldr	r0, [r7, #4]
 800060c:	f7ff ffe1 	bl	80005d2 <SX1278_hw_SetNSS>
	HAL_GPIO_WritePin(hw->reset.port, hw->reset.pin, GPIO_PIN_RESET);
 8000610:	687b      	ldr	r3, [r7, #4]
 8000612:	6858      	ldr	r0, [r3, #4]
 8000614:	687b      	ldr	r3, [r7, #4]
 8000616:	681b      	ldr	r3, [r3, #0]
 8000618:	b29b      	uxth	r3, r3
 800061a:	2200      	movs	r2, #0
 800061c:	4619      	mov	r1, r3
 800061e:	f003 f87b 	bl	8003718 <HAL_GPIO_WritePin>

	SX1278_hw_DelayMs(1);
 8000622:	2001      	movs	r0, #1
 8000624:	f000 f856 	bl	80006d4 <SX1278_hw_DelayMs>

	HAL_GPIO_WritePin(hw->reset.port, hw->reset.pin, GPIO_PIN_SET);
 8000628:	687b      	ldr	r3, [r7, #4]
 800062a:	6858      	ldr	r0, [r3, #4]
 800062c:	687b      	ldr	r3, [r7, #4]
 800062e:	681b      	ldr	r3, [r3, #0]
 8000630:	b29b      	uxth	r3, r3
 8000632:	2201      	movs	r2, #1
 8000634:	4619      	mov	r1, r3
 8000636:	f003 f86f 	bl	8003718 <HAL_GPIO_WritePin>

	SX1278_hw_DelayMs(100);
 800063a:	2064      	movs	r0, #100	; 0x64
 800063c:	f000 f84a 	bl	80006d4 <SX1278_hw_DelayMs>
}
 8000640:	bf00      	nop
 8000642:	3708      	adds	r7, #8
 8000644:	46bd      	mov	sp, r7
 8000646:	bd80      	pop	{r7, pc}

08000648 <SX1278_hw_SPICommand>:

void SX1278_hw_SPICommand(SX1278_hw_t * hw, uint8_t cmd) {
 8000648:	b580      	push	{r7, lr}
 800064a:	b082      	sub	sp, #8
 800064c:	af00      	add	r7, sp, #0
 800064e:	6078      	str	r0, [r7, #4]
 8000650:	460b      	mov	r3, r1
 8000652:	70fb      	strb	r3, [r7, #3]
	SX1278_hw_SetNSS(hw, 0);
 8000654:	2100      	movs	r1, #0
 8000656:	6878      	ldr	r0, [r7, #4]
 8000658:	f7ff ffbb 	bl	80005d2 <SX1278_hw_SetNSS>
	HAL_SPI_Transmit(hw->spi, &cmd, 1, 1000);
 800065c:	687b      	ldr	r3, [r7, #4]
 800065e:	6998      	ldr	r0, [r3, #24]
 8000660:	1cf9      	adds	r1, r7, #3
 8000662:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000666:	2201      	movs	r2, #1
 8000668:	f003 fd85 	bl	8004176 <HAL_SPI_Transmit>
	while (HAL_SPI_GetState(hw->spi) != HAL_SPI_STATE_READY)
 800066c:	bf00      	nop
 800066e:	687b      	ldr	r3, [r7, #4]
 8000670:	699b      	ldr	r3, [r3, #24]
 8000672:	4618      	mov	r0, r3
 8000674:	f004 f85d 	bl	8004732 <HAL_SPI_GetState>
 8000678:	4603      	mov	r3, r0
 800067a:	2b01      	cmp	r3, #1
 800067c:	d1f7      	bne.n	800066e <SX1278_hw_SPICommand+0x26>
		;
}
 800067e:	bf00      	nop
 8000680:	bf00      	nop
 8000682:	3708      	adds	r7, #8
 8000684:	46bd      	mov	sp, r7
 8000686:	bd80      	pop	{r7, pc}

08000688 <SX1278_hw_SPIReadByte>:

uint8_t SX1278_hw_SPIReadByte(SX1278_hw_t * hw) {
 8000688:	b580      	push	{r7, lr}
 800068a:	b086      	sub	sp, #24
 800068c:	af02      	add	r7, sp, #8
 800068e:	6078      	str	r0, [r7, #4]
	uint8_t txByte = 0x00;
 8000690:	2300      	movs	r3, #0
 8000692:	73fb      	strb	r3, [r7, #15]
	uint8_t rxByte = 0x00;
 8000694:	2300      	movs	r3, #0
 8000696:	73bb      	strb	r3, [r7, #14]

	SX1278_hw_SetNSS(hw, 0);
 8000698:	2100      	movs	r1, #0
 800069a:	6878      	ldr	r0, [r7, #4]
 800069c:	f7ff ff99 	bl	80005d2 <SX1278_hw_SetNSS>
	HAL_SPI_TransmitReceive(hw->spi, &txByte, &rxByte, 1, 1000);
 80006a0:	687b      	ldr	r3, [r7, #4]
 80006a2:	6998      	ldr	r0, [r3, #24]
 80006a4:	f107 020e 	add.w	r2, r7, #14
 80006a8:	f107 010f 	add.w	r1, r7, #15
 80006ac:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80006b0:	9300      	str	r3, [sp, #0]
 80006b2:	2301      	movs	r3, #1
 80006b4:	f003 fe9b 	bl	80043ee <HAL_SPI_TransmitReceive>
	while (HAL_SPI_GetState(hw->spi) != HAL_SPI_STATE_READY)
 80006b8:	bf00      	nop
 80006ba:	687b      	ldr	r3, [r7, #4]
 80006bc:	699b      	ldr	r3, [r3, #24]
 80006be:	4618      	mov	r0, r3
 80006c0:	f004 f837 	bl	8004732 <HAL_SPI_GetState>
 80006c4:	4603      	mov	r3, r0
 80006c6:	2b01      	cmp	r3, #1
 80006c8:	d1f7      	bne.n	80006ba <SX1278_hw_SPIReadByte+0x32>
		;
	return rxByte;
 80006ca:	7bbb      	ldrb	r3, [r7, #14]
}
 80006cc:	4618      	mov	r0, r3
 80006ce:	3710      	adds	r7, #16
 80006d0:	46bd      	mov	sp, r7
 80006d2:	bd80      	pop	{r7, pc}

080006d4 <SX1278_hw_DelayMs>:

void SX1278_hw_DelayMs(uint32_t msec) {
 80006d4:	b580      	push	{r7, lr}
 80006d6:	b082      	sub	sp, #8
 80006d8:	af00      	add	r7, sp, #0
 80006da:	6078      	str	r0, [r7, #4]
	HAL_Delay(msec);
 80006dc:	6878      	ldr	r0, [r7, #4]
 80006de:	f002 f9b1 	bl	8002a44 <HAL_Delay>
}
 80006e2:	bf00      	nop
 80006e4:	3708      	adds	r7, #8
 80006e6:	46bd      	mov	sp, r7
 80006e8:	bd80      	pop	{r7, pc}

080006ea <SX1278_SPIRead>:

//////////////////////////////////
// logic
//////////////////////////////////

uint8_t SX1278_SPIRead(SX1278_t * module, uint8_t addr) {
 80006ea:	b580      	push	{r7, lr}
 80006ec:	b084      	sub	sp, #16
 80006ee:	af00      	add	r7, sp, #0
 80006f0:	6078      	str	r0, [r7, #4]
 80006f2:	460b      	mov	r3, r1
 80006f4:	70fb      	strb	r3, [r7, #3]
	uint8_t tmp;
	SX1278_hw_SPICommand(module->hw, addr);
 80006f6:	687b      	ldr	r3, [r7, #4]
 80006f8:	681b      	ldr	r3, [r3, #0]
 80006fa:	78fa      	ldrb	r2, [r7, #3]
 80006fc:	4611      	mov	r1, r2
 80006fe:	4618      	mov	r0, r3
 8000700:	f7ff ffa2 	bl	8000648 <SX1278_hw_SPICommand>
	tmp = SX1278_hw_SPIReadByte(module->hw);
 8000704:	687b      	ldr	r3, [r7, #4]
 8000706:	681b      	ldr	r3, [r3, #0]
 8000708:	4618      	mov	r0, r3
 800070a:	f7ff ffbd 	bl	8000688 <SX1278_hw_SPIReadByte>
 800070e:	4603      	mov	r3, r0
 8000710:	73fb      	strb	r3, [r7, #15]
	SX1278_hw_SetNSS(module->hw, 1);
 8000712:	687b      	ldr	r3, [r7, #4]
 8000714:	681b      	ldr	r3, [r3, #0]
 8000716:	2101      	movs	r1, #1
 8000718:	4618      	mov	r0, r3
 800071a:	f7ff ff5a 	bl	80005d2 <SX1278_hw_SetNSS>
	return tmp;
 800071e:	7bfb      	ldrb	r3, [r7, #15]
}
 8000720:	4618      	mov	r0, r3
 8000722:	3710      	adds	r7, #16
 8000724:	46bd      	mov	sp, r7
 8000726:	bd80      	pop	{r7, pc}

08000728 <SX1278_SPIWrite>:

void SX1278_SPIWrite(SX1278_t * module, uint8_t addr, uint8_t cmd) {
 8000728:	b580      	push	{r7, lr}
 800072a:	b082      	sub	sp, #8
 800072c:	af00      	add	r7, sp, #0
 800072e:	6078      	str	r0, [r7, #4]
 8000730:	460b      	mov	r3, r1
 8000732:	70fb      	strb	r3, [r7, #3]
 8000734:	4613      	mov	r3, r2
 8000736:	70bb      	strb	r3, [r7, #2]
	SX1278_hw_SetNSS(module->hw, 0);
 8000738:	687b      	ldr	r3, [r7, #4]
 800073a:	681b      	ldr	r3, [r3, #0]
 800073c:	2100      	movs	r1, #0
 800073e:	4618      	mov	r0, r3
 8000740:	f7ff ff47 	bl	80005d2 <SX1278_hw_SetNSS>
	SX1278_hw_SPICommand(module->hw, addr | 0x80);
 8000744:	687b      	ldr	r3, [r7, #4]
 8000746:	681a      	ldr	r2, [r3, #0]
 8000748:	78fb      	ldrb	r3, [r7, #3]
 800074a:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800074e:	b2db      	uxtb	r3, r3
 8000750:	4619      	mov	r1, r3
 8000752:	4610      	mov	r0, r2
 8000754:	f7ff ff78 	bl	8000648 <SX1278_hw_SPICommand>
	SX1278_hw_SPICommand(module->hw, cmd);
 8000758:	687b      	ldr	r3, [r7, #4]
 800075a:	681b      	ldr	r3, [r3, #0]
 800075c:	78ba      	ldrb	r2, [r7, #2]
 800075e:	4611      	mov	r1, r2
 8000760:	4618      	mov	r0, r3
 8000762:	f7ff ff71 	bl	8000648 <SX1278_hw_SPICommand>
	SX1278_hw_SetNSS(module->hw, 1);
 8000766:	687b      	ldr	r3, [r7, #4]
 8000768:	681b      	ldr	r3, [r3, #0]
 800076a:	2101      	movs	r1, #1
 800076c:	4618      	mov	r0, r3
 800076e:	f7ff ff30 	bl	80005d2 <SX1278_hw_SetNSS>
}
 8000772:	bf00      	nop
 8000774:	3708      	adds	r7, #8
 8000776:	46bd      	mov	sp, r7
 8000778:	bd80      	pop	{r7, pc}

0800077a <SX1278_SPIBurstWrite>:
		SX1278_hw_SetNSS(module->hw, 1);
	}
}

void SX1278_SPIBurstWrite(SX1278_t * module, uint8_t addr, uint8_t* txBuf,
		uint8_t length) {
 800077a:	b580      	push	{r7, lr}
 800077c:	b086      	sub	sp, #24
 800077e:	af00      	add	r7, sp, #0
 8000780:	60f8      	str	r0, [r7, #12]
 8000782:	607a      	str	r2, [r7, #4]
 8000784:	461a      	mov	r2, r3
 8000786:	460b      	mov	r3, r1
 8000788:	72fb      	strb	r3, [r7, #11]
 800078a:	4613      	mov	r3, r2
 800078c:	72bb      	strb	r3, [r7, #10]
	unsigned char i;
	if (length <= 1) {
 800078e:	7abb      	ldrb	r3, [r7, #10]
 8000790:	2b01      	cmp	r3, #1
 8000792:	d929      	bls.n	80007e8 <SX1278_SPIBurstWrite+0x6e>
		return;
	} else {
		SX1278_hw_SetNSS(module->hw, 0);
 8000794:	68fb      	ldr	r3, [r7, #12]
 8000796:	681b      	ldr	r3, [r3, #0]
 8000798:	2100      	movs	r1, #0
 800079a:	4618      	mov	r0, r3
 800079c:	f7ff ff19 	bl	80005d2 <SX1278_hw_SetNSS>
		SX1278_hw_SPICommand(module->hw, addr | 0x80);
 80007a0:	68fb      	ldr	r3, [r7, #12]
 80007a2:	681a      	ldr	r2, [r3, #0]
 80007a4:	7afb      	ldrb	r3, [r7, #11]
 80007a6:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80007aa:	b2db      	uxtb	r3, r3
 80007ac:	4619      	mov	r1, r3
 80007ae:	4610      	mov	r0, r2
 80007b0:	f7ff ff4a 	bl	8000648 <SX1278_hw_SPICommand>
		for (i = 0; i < length; i++) {
 80007b4:	2300      	movs	r3, #0
 80007b6:	75fb      	strb	r3, [r7, #23]
 80007b8:	e00b      	b.n	80007d2 <SX1278_SPIBurstWrite+0x58>
			SX1278_hw_SPICommand(module->hw, *(txBuf + i));
 80007ba:	68fb      	ldr	r3, [r7, #12]
 80007bc:	6818      	ldr	r0, [r3, #0]
 80007be:	7dfb      	ldrb	r3, [r7, #23]
 80007c0:	687a      	ldr	r2, [r7, #4]
 80007c2:	4413      	add	r3, r2
 80007c4:	781b      	ldrb	r3, [r3, #0]
 80007c6:	4619      	mov	r1, r3
 80007c8:	f7ff ff3e 	bl	8000648 <SX1278_hw_SPICommand>
		for (i = 0; i < length; i++) {
 80007cc:	7dfb      	ldrb	r3, [r7, #23]
 80007ce:	3301      	adds	r3, #1
 80007d0:	75fb      	strb	r3, [r7, #23]
 80007d2:	7dfa      	ldrb	r2, [r7, #23]
 80007d4:	7abb      	ldrb	r3, [r7, #10]
 80007d6:	429a      	cmp	r2, r3
 80007d8:	d3ef      	bcc.n	80007ba <SX1278_SPIBurstWrite+0x40>
		}
		SX1278_hw_SetNSS(module->hw, 1);
 80007da:	68fb      	ldr	r3, [r7, #12]
 80007dc:	681b      	ldr	r3, [r3, #0]
 80007de:	2101      	movs	r1, #1
 80007e0:	4618      	mov	r0, r3
 80007e2:	f7ff fef6 	bl	80005d2 <SX1278_hw_SetNSS>
 80007e6:	e000      	b.n	80007ea <SX1278_SPIBurstWrite+0x70>
		return;
 80007e8:	bf00      	nop
	}
}
 80007ea:	3718      	adds	r7, #24
 80007ec:	46bd      	mov	sp, r7
 80007ee:	bd80      	pop	{r7, pc}

080007f0 <SX1278_defaultConfig>:

void SX1278_defaultConfig(SX1278_t * module) {
 80007f0:	b580      	push	{r7, lr}
 80007f2:	b084      	sub	sp, #16
 80007f4:	af02      	add	r7, sp, #8
 80007f6:	6078      	str	r0, [r7, #4]
	SX1278_config(module, module->frequency, module->power, module->LoRa_Rate,
 80007f8:	687b      	ldr	r3, [r7, #4]
 80007fa:	7919      	ldrb	r1, [r3, #4]
 80007fc:	687b      	ldr	r3, [r7, #4]
 80007fe:	795a      	ldrb	r2, [r3, #5]
 8000800:	687b      	ldr	r3, [r7, #4]
 8000802:	7998      	ldrb	r0, [r3, #6]
 8000804:	687b      	ldr	r3, [r7, #4]
 8000806:	79db      	ldrb	r3, [r3, #7]
 8000808:	9300      	str	r3, [sp, #0]
 800080a:	4603      	mov	r3, r0
 800080c:	6878      	ldr	r0, [r7, #4]
 800080e:	f000 f805 	bl	800081c <SX1278_config>
			module->LoRa_BW);
}
 8000812:	bf00      	nop
 8000814:	3708      	adds	r7, #8
 8000816:	46bd      	mov	sp, r7
 8000818:	bd80      	pop	{r7, pc}
	...

0800081c <SX1278_config>:

void SX1278_config(SX1278_t * module, uint8_t frequency, uint8_t power,
	uint8_t LoRa_Rate, uint8_t LoRa_BW) {
 800081c:	b580      	push	{r7, lr}
 800081e:	b084      	sub	sp, #16
 8000820:	af00      	add	r7, sp, #0
 8000822:	6078      	str	r0, [r7, #4]
 8000824:	4608      	mov	r0, r1
 8000826:	4611      	mov	r1, r2
 8000828:	461a      	mov	r2, r3
 800082a:	4603      	mov	r3, r0
 800082c:	70fb      	strb	r3, [r7, #3]
 800082e:	460b      	mov	r3, r1
 8000830:	70bb      	strb	r3, [r7, #2]
 8000832:	4613      	mov	r3, r2
 8000834:	707b      	strb	r3, [r7, #1]
	SX1278_sleep(module); //Change modem mode Must in Sleep mode
 8000836:	6878      	ldr	r0, [r7, #4]
 8000838:	f000 f972 	bl	8000b20 <SX1278_sleep>
	SX1278_hw_DelayMs(15);
 800083c:	200f      	movs	r0, #15
 800083e:	f7ff ff49 	bl	80006d4 <SX1278_hw_DelayMs>

	SX1278_entryLoRa(module);
 8000842:	6878      	ldr	r0, [r7, #4]
 8000844:	f000 f97c 	bl	8000b40 <SX1278_entryLoRa>
	//SX1278_SPIWrite(module, 0x5904); //?? Change digital regulator form 1.6V to 1.47V: see errata note

	SX1278_SPIBurstWrite(module, LR_RegFrMsb,
	(uint8_t*) SX1278_Frequency[frequency], 3); //setting  frequency parameter
 8000848:	78fa      	ldrb	r2, [r7, #3]
 800084a:	4613      	mov	r3, r2
 800084c:	005b      	lsls	r3, r3, #1
 800084e:	4413      	add	r3, r2
 8000850:	4a41      	ldr	r2, [pc, #260]	; (8000958 <SX1278_config+0x13c>)
 8000852:	441a      	add	r2, r3
	SX1278_SPIBurstWrite(module, LR_RegFrMsb,
 8000854:	2303      	movs	r3, #3
 8000856:	2106      	movs	r1, #6
 8000858:	6878      	ldr	r0, [r7, #4]
 800085a:	f7ff ff8e 	bl	800077a <SX1278_SPIBurstWrite>

	//setting base parameter
	SX1278_SPIWrite(module, LR_RegPaConfig, 0b10000000); //Setting output power parameter
 800085e:	2280      	movs	r2, #128	; 0x80
 8000860:	2109      	movs	r1, #9
 8000862:	6878      	ldr	r0, [r7, #4]
 8000864:	f7ff ff60 	bl	8000728 <SX1278_SPIWrite>

	SX1278_SPIWrite(module, LR_RegOcp, 0x0B);			//RegOcp,Close Ocp
 8000868:	220b      	movs	r2, #11
 800086a:	210b      	movs	r1, #11
 800086c:	6878      	ldr	r0, [r7, #4]
 800086e:	f7ff ff5b 	bl	8000728 <SX1278_SPIWrite>
	SX1278_SPIWrite(module, LR_RegLna, 0x23);		//RegLNA,High & LNA Enable
 8000872:	2223      	movs	r2, #35	; 0x23
 8000874:	210c      	movs	r1, #12
 8000876:	6878      	ldr	r0, [r7, #4]
 8000878:	f7ff ff56 	bl	8000728 <SX1278_SPIWrite>
	if (SX1278_SpreadFactor[LoRa_Rate] == 6) {	//SFactor=6
 800087c:	787b      	ldrb	r3, [r7, #1]
 800087e:	4a37      	ldr	r2, [pc, #220]	; (800095c <SX1278_config+0x140>)
 8000880:	5cd3      	ldrb	r3, [r2, r3]
 8000882:	2b06      	cmp	r3, #6
 8000884:	d131      	bne.n	80008ea <SX1278_config+0xce>
		uint8_t tmp;
		SX1278_SPIWrite(module,
		LR_RegModemConfig1,
				((SX1278_LoRaBandwidth[LoRa_BW] << 4) + (SX1278_CR << 1) + 0x01)); //Implicit Enable CRC Enable(0x02) & Error Coding rate 4/5(0x01), 4/6(0x02), 4/7(0x03), 4/8(0x04)
 8000886:	7e3b      	ldrb	r3, [r7, #24]
 8000888:	4a35      	ldr	r2, [pc, #212]	; (8000960 <SX1278_config+0x144>)
 800088a:	5cd3      	ldrb	r3, [r2, r3]
 800088c:	011b      	lsls	r3, r3, #4
 800088e:	b2db      	uxtb	r3, r3
		SX1278_SPIWrite(module,
 8000890:	3303      	adds	r3, #3
 8000892:	b2db      	uxtb	r3, r3
 8000894:	461a      	mov	r2, r3
 8000896:	211d      	movs	r1, #29
 8000898:	6878      	ldr	r0, [r7, #4]
 800089a:	f7ff ff45 	bl	8000728 <SX1278_SPIWrite>

		SX1278_SPIWrite(module,
		LR_RegModemConfig2,
				((SX1278_SpreadFactor[LoRa_Rate] << 4) + (SX1278_CRC << 2)
 800089e:	787b      	ldrb	r3, [r7, #1]
 80008a0:	4a2e      	ldr	r2, [pc, #184]	; (800095c <SX1278_config+0x140>)
 80008a2:	5cd3      	ldrb	r3, [r2, r3]
 80008a4:	011b      	lsls	r3, r3, #4
 80008a6:	b2db      	uxtb	r3, r3
		SX1278_SPIWrite(module,
 80008a8:	3307      	adds	r3, #7
 80008aa:	b2db      	uxtb	r3, r3
 80008ac:	461a      	mov	r2, r3
 80008ae:	211e      	movs	r1, #30
 80008b0:	6878      	ldr	r0, [r7, #4]
 80008b2:	f7ff ff39 	bl	8000728 <SX1278_SPIWrite>
						+ 0x03));

		tmp = SX1278_SPIRead(module, 0x31);
 80008b6:	2131      	movs	r1, #49	; 0x31
 80008b8:	6878      	ldr	r0, [r7, #4]
 80008ba:	f7ff ff16 	bl	80006ea <SX1278_SPIRead>
 80008be:	4603      	mov	r3, r0
 80008c0:	73fb      	strb	r3, [r7, #15]
		tmp &= 0xF8;
 80008c2:	7bfb      	ldrb	r3, [r7, #15]
 80008c4:	f023 0307 	bic.w	r3, r3, #7
 80008c8:	73fb      	strb	r3, [r7, #15]
		tmp |= 0x05;
 80008ca:	7bfb      	ldrb	r3, [r7, #15]
 80008cc:	f043 0305 	orr.w	r3, r3, #5
 80008d0:	73fb      	strb	r3, [r7, #15]
		SX1278_SPIWrite(module, 0x31, tmp);
 80008d2:	7bfb      	ldrb	r3, [r7, #15]
 80008d4:	461a      	mov	r2, r3
 80008d6:	2131      	movs	r1, #49	; 0x31
 80008d8:	6878      	ldr	r0, [r7, #4]
 80008da:	f7ff ff25 	bl	8000728 <SX1278_SPIWrite>
		SX1278_SPIWrite(module, 0x37, 0x0C);
 80008de:	220c      	movs	r2, #12
 80008e0:	2137      	movs	r1, #55	; 0x37
 80008e2:	6878      	ldr	r0, [r7, #4]
 80008e4:	f7ff ff20 	bl	8000728 <SX1278_SPIWrite>
 80008e8:	e017      	b.n	800091a <SX1278_config+0xfe>
	} else {
		SX1278_SPIWrite(module,
		LR_RegModemConfig1,
				((SX1278_LoRaBandwidth[LoRa_BW] << 4) + (SX1278_CR << 1) + 0x00)); //Explicit Enable CRC Enable(0x02) & Error Coding rate 4/5(0x01), 4/6(0x02), 4/7(0x03), 4/8(0x04)
 80008ea:	7e3b      	ldrb	r3, [r7, #24]
 80008ec:	4a1c      	ldr	r2, [pc, #112]	; (8000960 <SX1278_config+0x144>)
 80008ee:	5cd3      	ldrb	r3, [r2, r3]
 80008f0:	011b      	lsls	r3, r3, #4
 80008f2:	b2db      	uxtb	r3, r3
		SX1278_SPIWrite(module,
 80008f4:	3302      	adds	r3, #2
 80008f6:	b2db      	uxtb	r3, r3
 80008f8:	461a      	mov	r2, r3
 80008fa:	211d      	movs	r1, #29
 80008fc:	6878      	ldr	r0, [r7, #4]
 80008fe:	f7ff ff13 	bl	8000728 <SX1278_SPIWrite>

		SX1278_SPIWrite(module,
		LR_RegModemConfig2,
				((SX1278_SpreadFactor[LoRa_Rate] << 4) + (SX1278_CRC << 2)
 8000902:	787b      	ldrb	r3, [r7, #1]
 8000904:	4a15      	ldr	r2, [pc, #84]	; (800095c <SX1278_config+0x140>)
 8000906:	5cd3      	ldrb	r3, [r2, r3]
 8000908:	011b      	lsls	r3, r3, #4
 800090a:	b2db      	uxtb	r3, r3
		SX1278_SPIWrite(module,
 800090c:	3307      	adds	r3, #7
 800090e:	b2db      	uxtb	r3, r3
 8000910:	461a      	mov	r2, r3
 8000912:	211e      	movs	r1, #30
 8000914:	6878      	ldr	r0, [r7, #4]
 8000916:	f7ff ff07 	bl	8000728 <SX1278_SPIWrite>
						+ 0x03)); //SFactor &  LNA gain set by the internal AGC loop
	}

	SX1278_SPIWrite(module, LR_RegSymbTimeoutLsb, 0xFF); //RegSymbTimeoutLsb Timeout = 0x3FF(Max)
 800091a:	22ff      	movs	r2, #255	; 0xff
 800091c:	211f      	movs	r1, #31
 800091e:	6878      	ldr	r0, [r7, #4]
 8000920:	f7ff ff02 	bl	8000728 <SX1278_SPIWrite>
	SX1278_SPIWrite(module, LR_RegPreambleMsb, 0x00); //RegPreambleMsb
 8000924:	2200      	movs	r2, #0
 8000926:	2120      	movs	r1, #32
 8000928:	6878      	ldr	r0, [r7, #4]
 800092a:	f7ff fefd 	bl	8000728 <SX1278_SPIWrite>
	SX1278_SPIWrite(module, LR_RegPreambleLsb, 12); //RegPreambleLsb 8+4=12byte Preamble
 800092e:	220c      	movs	r2, #12
 8000930:	2121      	movs	r1, #33	; 0x21
 8000932:	6878      	ldr	r0, [r7, #4]
 8000934:	f7ff fef8 	bl	8000728 <SX1278_SPIWrite>
	SX1278_SPIWrite(module, REG_LR_DIOMAPPING2, 0x01); //RegDioMapping2 DIO5=00, DIO4=01
 8000938:	2201      	movs	r2, #1
 800093a:	2141      	movs	r1, #65	; 0x41
 800093c:	6878      	ldr	r0, [r7, #4]
 800093e:	f7ff fef3 	bl	8000728 <SX1278_SPIWrite>
	module->readBytes = 0;
 8000942:	687b      	ldr	r3, [r7, #4]
 8000944:	2200      	movs	r2, #0
 8000946:	f883 210a 	strb.w	r2, [r3, #266]	; 0x10a
	SX1278_standby(module); //Entry standby mode
 800094a:	6878      	ldr	r0, [r7, #4]
 800094c:	f000 f8d8 	bl	8000b00 <SX1278_standby>
}
 8000950:	bf00      	nop
 8000952:	3710      	adds	r7, #16
 8000954:	46bd      	mov	sp, r7
 8000956:	bd80      	pop	{r7, pc}
 8000958:	0800693c 	.word	0x0800693c
 800095c:	08006940 	.word	0x08006940
 8000960:	08006948 	.word	0x08006948

08000964 <SX1278_RTTY_Config>:

void SX1278_RTTY_Config(SX1278_t * module){
 8000964:	b580      	push	{r7, lr}
 8000966:	b082      	sub	sp, #8
 8000968:	af00      	add	r7, sp, #0
 800096a:	6078      	str	r0, [r7, #4]

	SX1278_FSK_Config(module); // set base parameters
 800096c:	6878      	ldr	r0, [r7, #4]
 800096e:	f000 f891 	bl	8000a94 <SX1278_FSK_Config>
	SX1278_SPIWrite(module, 0x09, 0b11110000);//0x87);	//Normal and RX
 8000972:	22f0      	movs	r2, #240	; 0xf0
 8000974:	2109      	movs	r1, #9
 8000976:	6878      	ldr	r0, [r7, #4]
 8000978:	f7ff fed6 	bl	8000728 <SX1278_SPIWrite>
	SX1278_SPIWrite(module, REG_LR_PADAC, 0x84);//0x87);	//Normal and RX
 800097c:	2284      	movs	r2, #132	; 0x84
 800097e:	214d      	movs	r1, #77	; 0x4d
 8000980:	6878      	ldr	r0, [r7, #4]
 8000982:	f7ff fed1 	bl	8000728 <SX1278_SPIWrite>
	SX1278_SPIWrite(module, REG_LR_DIOMAPPING1, 0x41);
 8000986:	2241      	movs	r2, #65	; 0x41
 8000988:	2140      	movs	r1, #64	; 0x40
 800098a:	6878      	ldr	r0, [r7, #4]
 800098c:	f7ff fecc 	bl	8000728 <SX1278_SPIWrite>
	SX1278_SPIWrite(module, 0x32, 5); //Payload Length 8 bytes
 8000990:	2205      	movs	r2, #5
 8000992:	2132      	movs	r1, #50	; 0x32
 8000994:	6878      	ldr	r0, [r7, #4]
 8000996:	f7ff fec7 	bl	8000728 <SX1278_SPIWrite>
	SX1278_SPIWrite(module, 0x35, 5 - 1);     //Fixed length, packetformat = 0
 800099a:	2204      	movs	r2, #4
 800099c:	2135      	movs	r1, #53	; 0x35
 800099e:	6878      	ldr	r0, [r7, #4]
 80009a0:	f7ff fec2 	bl	8000728 <SX1278_SPIWrite>

	SX1278_SPIWrite(module, RegFdevLsb, 0);
 80009a4:	2200      	movs	r2, #0
 80009a6:	2105      	movs	r1, #5
 80009a8:	6878      	ldr	r0, [r7, #4]
 80009aa:	f7ff febd 	bl	8000728 <SX1278_SPIWrite>
	SX1278_hw_DelayMs(1);
 80009ae:	2001      	movs	r0, #1
 80009b0:	f7ff fe90 	bl	80006d4 <SX1278_hw_DelayMs>

	//SX1278_SPIWrite(module, LR_RegOpMode, 0b1011);	//Mode//Low Frequency Mod
}
 80009b4:	bf00      	nop
 80009b6:	3708      	adds	r7, #8
 80009b8:	46bd      	mov	sp, r7
 80009ba:	bd80      	pop	{r7, pc}

080009bc <SX1278_RTTY_Stop>:

void SX1278_RTTY_Stop(SX1278_t * module){
 80009bc:	b580      	push	{r7, lr}
 80009be:	b084      	sub	sp, #16
 80009c0:	af00      	add	r7, sp, #0
 80009c2:	6078      	str	r0, [r7, #4]
	SX1278_SPIWrite(module, LR_RegOpMode, 0b1);
 80009c4:	2201      	movs	r2, #1
 80009c6:	2101      	movs	r1, #1
 80009c8:	6878      	ldr	r0, [r7, #4]
 80009ca:	f7ff fead 	bl	8000728 <SX1278_SPIWrite>

	uint8_t ret = 1;
 80009ce:	2301      	movs	r3, #1
 80009d0:	73fb      	strb	r3, [r7, #15]
	while(1){
		ret = SX1278_SPIRead(module, 0x3e);
 80009d2:	213e      	movs	r1, #62	; 0x3e
 80009d4:	6878      	ldr	r0, [r7, #4]
 80009d6:	f7ff fe88 	bl	80006ea <SX1278_SPIRead>
 80009da:	4603      	mov	r3, r0
 80009dc:	73fb      	strb	r3, [r7, #15]
		if(ret & 0b10000000){
 80009de:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80009e2:	2b00      	cmp	r3, #0
 80009e4:	db00      	blt.n	80009e8 <SX1278_RTTY_Stop+0x2c>
		ret = SX1278_SPIRead(module, 0x3e);
 80009e6:	e7f4      	b.n	80009d2 <SX1278_RTTY_Stop+0x16>
			break;
 80009e8:	bf00      	nop
		}
	}
}
 80009ea:	bf00      	nop
 80009ec:	3710      	adds	r7, #16
 80009ee:	46bd      	mov	sp, r7
 80009f0:	bd80      	pop	{r7, pc}

080009f2 <SX1278_RTTY_WriteLow>:

void SX1278_RTTY_WriteLow(SX1278_t * module){
 80009f2:	b580      	push	{r7, lr}
 80009f4:	b084      	sub	sp, #16
 80009f6:	af00      	add	r7, sp, #0
 80009f8:	6078      	str	r0, [r7, #4]
	SX1278_RTTY_Stop(module);
 80009fa:	6878      	ldr	r0, [r7, #4]
 80009fc:	f7ff ffde 	bl	80009bc <SX1278_RTTY_Stop>
//	uint8_t rx = 0;
//	while(1){
		SX1278_SPIWrite(module, 0x08, 0); //  write to RegFrfLsb
 8000a00:	2200      	movs	r2, #0
 8000a02:	2108      	movs	r1, #8
 8000a04:	6878      	ldr	r0, [r7, #4]
 8000a06:	f7ff fe8f 	bl	8000728 <SX1278_SPIWrite>
//		rx = SX1278_SPIRead(module, 0x08); //  write to RegFrfLsb
//		if(rx == 0){
//			break;
//		}
//	}
		SX1278_SPIWrite(module, LR_RegOpMode, 0b1010);
 8000a0a:	220a      	movs	r2, #10
 8000a0c:	2101      	movs	r1, #1
 8000a0e:	6878      	ldr	r0, [r7, #4]
 8000a10:	f7ff fe8a 	bl	8000728 <SX1278_SPIWrite>

		uint8_t ret = 1;
 8000a14:	2301      	movs	r3, #1
 8000a16:	73fb      	strb	r3, [r7, #15]
		while(1){
			ret = SX1278_SPIRead(module, 0x3e);
 8000a18:	213e      	movs	r1, #62	; 0x3e
 8000a1a:	6878      	ldr	r0, [r7, #4]
 8000a1c:	f7ff fe65 	bl	80006ea <SX1278_SPIRead>
 8000a20:	4603      	mov	r3, r0
 8000a22:	73fb      	strb	r3, [r7, #15]
			if(ret & 0b10000000){
 8000a24:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000a28:	2b00      	cmp	r3, #0
 8000a2a:	db00      	blt.n	8000a2e <SX1278_RTTY_WriteLow+0x3c>
			ret = SX1278_SPIRead(module, 0x3e);
 8000a2c:	e7f4      	b.n	8000a18 <SX1278_RTTY_WriteLow+0x26>
				break;
 8000a2e:	bf00      	nop
			}
		}


	SX1278_SPIWrite(module, LR_RegOpMode, 0b1011);
 8000a30:	220b      	movs	r2, #11
 8000a32:	2101      	movs	r1, #1
 8000a34:	6878      	ldr	r0, [r7, #4]
 8000a36:	f7ff fe77 	bl	8000728 <SX1278_SPIWrite>

}
 8000a3a:	bf00      	nop
 8000a3c:	3710      	adds	r7, #16
 8000a3e:	46bd      	mov	sp, r7
 8000a40:	bd80      	pop	{r7, pc}

08000a42 <SX1278_RTTY_WriteHigh>:

void SX1278_RTTY_WriteHigh(SX1278_t * module){
 8000a42:	b580      	push	{r7, lr}
 8000a44:	b084      	sub	sp, #16
 8000a46:	af00      	add	r7, sp, #0
 8000a48:	6078      	str	r0, [r7, #4]
	SX1278_RTTY_Stop(module);
 8000a4a:	6878      	ldr	r0, [r7, #4]
 8000a4c:	f7ff ffb6 	bl	80009bc <SX1278_RTTY_Stop>
//	uint8_t rx = 0;
//	while(1){
		SX1278_SPIWrite(module, 0x08, 10); //  write to RegFrfLsb
 8000a50:	220a      	movs	r2, #10
 8000a52:	2108      	movs	r1, #8
 8000a54:	6878      	ldr	r0, [r7, #4]
 8000a56:	f7ff fe67 	bl	8000728 <SX1278_SPIWrite>
//		rx = SX1278_SPIRead(module, 0x08); //  write to RegFrfLsb
//		if(rx == 10){
//			break;
//		}
//	}
		SX1278_SPIWrite(module, LR_RegOpMode, 0b1010);
 8000a5a:	220a      	movs	r2, #10
 8000a5c:	2101      	movs	r1, #1
 8000a5e:	6878      	ldr	r0, [r7, #4]
 8000a60:	f7ff fe62 	bl	8000728 <SX1278_SPIWrite>

		uint8_t ret = 1;
 8000a64:	2301      	movs	r3, #1
 8000a66:	73fb      	strb	r3, [r7, #15]
		while(1){
			ret = SX1278_SPIRead(module, 0x3e);
 8000a68:	213e      	movs	r1, #62	; 0x3e
 8000a6a:	6878      	ldr	r0, [r7, #4]
 8000a6c:	f7ff fe3d 	bl	80006ea <SX1278_SPIRead>
 8000a70:	4603      	mov	r3, r0
 8000a72:	73fb      	strb	r3, [r7, #15]
			if(ret & 0b10000000){
 8000a74:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000a78:	2b00      	cmp	r3, #0
 8000a7a:	db00      	blt.n	8000a7e <SX1278_RTTY_WriteHigh+0x3c>
			ret = SX1278_SPIRead(module, 0x3e);
 8000a7c:	e7f4      	b.n	8000a68 <SX1278_RTTY_WriteHigh+0x26>
				break;
 8000a7e:	bf00      	nop
			}
		}

	SX1278_SPIWrite(module, LR_RegOpMode, 0b1011);
 8000a80:	220b      	movs	r2, #11
 8000a82:	2101      	movs	r1, #1
 8000a84:	6878      	ldr	r0, [r7, #4]
 8000a86:	f7ff fe4f 	bl	8000728 <SX1278_SPIWrite>
}
 8000a8a:	bf00      	nop
 8000a8c:	3710      	adds	r7, #16
 8000a8e:	46bd      	mov	sp, r7
 8000a90:	bd80      	pop	{r7, pc}
	...

08000a94 <SX1278_FSK_Config>:

void SX1278_FSK_Config(SX1278_t * module) {
 8000a94:	b580      	push	{r7, lr}
 8000a96:	b082      	sub	sp, #8
 8000a98:	af00      	add	r7, sp, #0
 8000a9a:	6078      	str	r0, [r7, #4]
	SX1278_sleep(module); //Change modem mode Must in Sleep mode
 8000a9c:	6878      	ldr	r0, [r7, #4]
 8000a9e:	f000 f83f 	bl	8000b20 <SX1278_sleep>
	SX1278_hw_DelayMs(15);
 8000aa2:	200f      	movs	r0, #15
 8000aa4:	f7ff fe16 	bl	80006d4 <SX1278_hw_DelayMs>

	SX1278_SPIBurstWrite(module, LR_RegFrMsb,
 8000aa8:	2303      	movs	r3, #3
 8000aaa:	4a14      	ldr	r2, [pc, #80]	; (8000afc <SX1278_FSK_Config+0x68>)
 8000aac:	2106      	movs	r1, #6
 8000aae:	6878      	ldr	r0, [r7, #4]
 8000ab0:	f7ff fe63 	bl	800077a <SX1278_SPIBurstWrite>
	(uint8_t*) SX1278_Frequency[SX1278_433MHZ], 3); //setting  frequency parameter 434 MHz

	//setting base parameter
	SX1278_SPIWrite(module, LR_RegPaConfig, 0b10000000); //Setting output power parameter
 8000ab4:	2280      	movs	r2, #128	; 0x80
 8000ab6:	2109      	movs	r1, #9
 8000ab8:	6878      	ldr	r0, [r7, #4]
 8000aba:	f7ff fe35 	bl	8000728 <SX1278_SPIWrite>

	SX1278_SPIWrite(module, LR_RegOcp, 0x0B);			//RegOcp,Close Ocp
 8000abe:	220b      	movs	r2, #11
 8000ac0:	210b      	movs	r1, #11
 8000ac2:	6878      	ldr	r0, [r7, #4]
 8000ac4:	f7ff fe30 	bl	8000728 <SX1278_SPIWrite>

	SX1278_SPIWrite(module, LR_RegLna, 0x23);		//RegLNA,High & LNA Enable
 8000ac8:	2223      	movs	r2, #35	; 0x23
 8000aca:	210c      	movs	r1, #12
 8000acc:	6878      	ldr	r0, [r7, #4]
 8000ace:	f7ff fe2b 	bl	8000728 <SX1278_SPIWrite>

	//SX1278_SPIWrite(module, 0x1f, 0x00);		//disable preamble detect
	//SX1278_SPIWrite(module, 0x27, 0b10000000);		//disable sync word

	SX1278_SPIWrite(module, 0x30, 0b1000);     //Fixed length, packetformat = 0
 8000ad2:	2208      	movs	r2, #8
 8000ad4:	2130      	movs	r1, #48	; 0x30
 8000ad6:	6878      	ldr	r0, [r7, #4]
 8000ad8:	f7ff fe26 	bl	8000728 <SX1278_SPIWrite>
	// set datarate
	//datarate 9c40 = 800bps

	SX1278_SPIWrite(module, REG_LR_DIOMAPPING2, 0x01); //RegDioMapping2 DIO5=00, DIO4=01
 8000adc:	2201      	movs	r2, #1
 8000ade:	2141      	movs	r1, #65	; 0x41
 8000ae0:	6878      	ldr	r0, [r7, #4]
 8000ae2:	f7ff fe21 	bl	8000728 <SX1278_SPIWrite>
	module->readBytes = 0;
 8000ae6:	687b      	ldr	r3, [r7, #4]
 8000ae8:	2200      	movs	r2, #0
 8000aea:	f883 210a 	strb.w	r2, [r3, #266]	; 0x10a
	SX1278_standby(module); //Entry standby mode
 8000aee:	6878      	ldr	r0, [r7, #4]
 8000af0:	f000 f806 	bl	8000b00 <SX1278_standby>
}
 8000af4:	bf00      	nop
 8000af6:	3708      	adds	r7, #8
 8000af8:	46bd      	mov	sp, r7
 8000afa:	bd80      	pop	{r7, pc}
 8000afc:	0800693c 	.word	0x0800693c

08000b00 <SX1278_standby>:

void SX1278_standby(SX1278_t * module) {
 8000b00:	b580      	push	{r7, lr}
 8000b02:	b082      	sub	sp, #8
 8000b04:	af00      	add	r7, sp, #0
 8000b06:	6078      	str	r0, [r7, #4]
	SX1278_SPIWrite(module, LR_RegOpMode, 0x09);
 8000b08:	2209      	movs	r2, #9
 8000b0a:	2101      	movs	r1, #1
 8000b0c:	6878      	ldr	r0, [r7, #4]
 8000b0e:	f7ff fe0b 	bl	8000728 <SX1278_SPIWrite>
	module->status = STANDBY;
 8000b12:	687b      	ldr	r3, [r7, #4]
 8000b14:	2201      	movs	r2, #1
 8000b16:	725a      	strb	r2, [r3, #9]
}
 8000b18:	bf00      	nop
 8000b1a:	3708      	adds	r7, #8
 8000b1c:	46bd      	mov	sp, r7
 8000b1e:	bd80      	pop	{r7, pc}

08000b20 <SX1278_sleep>:

void SX1278_sleep(SX1278_t * module) {
 8000b20:	b580      	push	{r7, lr}
 8000b22:	b082      	sub	sp, #8
 8000b24:	af00      	add	r7, sp, #0
 8000b26:	6078      	str	r0, [r7, #4]
	SX1278_SPIWrite(module, LR_RegOpMode, 0x08);
 8000b28:	2208      	movs	r2, #8
 8000b2a:	2101      	movs	r1, #1
 8000b2c:	6878      	ldr	r0, [r7, #4]
 8000b2e:	f7ff fdfb 	bl	8000728 <SX1278_SPIWrite>
	module->status = SLEEP;
 8000b32:	687b      	ldr	r3, [r7, #4]
 8000b34:	2200      	movs	r2, #0
 8000b36:	725a      	strb	r2, [r3, #9]
}
 8000b38:	bf00      	nop
 8000b3a:	3708      	adds	r7, #8
 8000b3c:	46bd      	mov	sp, r7
 8000b3e:	bd80      	pop	{r7, pc}

08000b40 <SX1278_entryLoRa>:

void SX1278_entryLoRa(SX1278_t * module) {
 8000b40:	b580      	push	{r7, lr}
 8000b42:	b082      	sub	sp, #8
 8000b44:	af00      	add	r7, sp, #0
 8000b46:	6078      	str	r0, [r7, #4]
	SX1278_SPIWrite(module, LR_RegOpMode, 0x88);
 8000b48:	2288      	movs	r2, #136	; 0x88
 8000b4a:	2101      	movs	r1, #1
 8000b4c:	6878      	ldr	r0, [r7, #4]
 8000b4e:	f7ff fdeb 	bl	8000728 <SX1278_SPIWrite>
}
 8000b52:	bf00      	nop
 8000b54:	3708      	adds	r7, #8
 8000b56:	46bd      	mov	sp, r7
 8000b58:	bd80      	pop	{r7, pc}

08000b5a <SX1278_clearLoRaIrq>:

void SX1278_clearLoRaIrq(SX1278_t * module) {
 8000b5a:	b580      	push	{r7, lr}
 8000b5c:	b082      	sub	sp, #8
 8000b5e:	af00      	add	r7, sp, #0
 8000b60:	6078      	str	r0, [r7, #4]
	SX1278_SPIWrite(module, LR_RegIrqFlags, 0xFF);
 8000b62:	22ff      	movs	r2, #255	; 0xff
 8000b64:	2112      	movs	r1, #18
 8000b66:	6878      	ldr	r0, [r7, #4]
 8000b68:	f7ff fdde 	bl	8000728 <SX1278_SPIWrite>
}
 8000b6c:	bf00      	nop
 8000b6e:	3708      	adds	r7, #8
 8000b70:	46bd      	mov	sp, r7
 8000b72:	bd80      	pop	{r7, pc}

08000b74 <SX1278_FSK_EntryRx>:

int SX1278_FSK_EntryRx(SX1278_t * module, uint8_t length) {
 8000b74:	b580      	push	{r7, lr}
 8000b76:	b082      	sub	sp, #8
 8000b78:	af00      	add	r7, sp, #0
 8000b7a:	6078      	str	r0, [r7, #4]
 8000b7c:	460b      	mov	r3, r1
 8000b7e:	70fb      	strb	r3, [r7, #3]
	module->packetLength = length;
 8000b80:	687b      	ldr	r3, [r7, #4]
 8000b82:	78fa      	ldrb	r2, [r7, #3]
 8000b84:	721a      	strb	r2, [r3, #8]

	SX1278_FSK_Config(module); // set base parameters
 8000b86:	6878      	ldr	r0, [r7, #4]
 8000b88:	f7ff ff84 	bl	8000a94 <SX1278_FSK_Config>
	SX1278_SPIWrite(module, REG_LR_PADAC, 0x84);	//Normal and RX
 8000b8c:	2284      	movs	r2, #132	; 0x84
 8000b8e:	214d      	movs	r1, #77	; 0x4d
 8000b90:	6878      	ldr	r0, [r7, #4]
 8000b92:	f7ff fdc9 	bl	8000728 <SX1278_SPIWrite>
	SX1278_SPIWrite(module, REG_LR_DIOMAPPING1, 0x01);//DIO=00,DIO1=00,DIO2=00, DIO3=01
 8000b96:	2201      	movs	r2, #1
 8000b98:	2140      	movs	r1, #64	; 0x40
 8000b9a:	6878      	ldr	r0, [r7, #4]
 8000b9c:	f7ff fdc4 	bl	8000728 <SX1278_SPIWrite>
	SX1278_SPIWrite(module, 0x05, 0x52); // 5kHz freq deviation
 8000ba0:	2252      	movs	r2, #82	; 0x52
 8000ba2:	2105      	movs	r1, #5
 8000ba4:	6878      	ldr	r0, [r7, #4]
 8000ba6:	f7ff fdbf 	bl	8000728 <SX1278_SPIWrite>
	SX1278_SPIWrite(module, 0x32, length); //Payload Length 8 bytes
 8000baa:	78fb      	ldrb	r3, [r7, #3]
 8000bac:	461a      	mov	r2, r3
 8000bae:	2132      	movs	r1, #50	; 0x32
 8000bb0:	6878      	ldr	r0, [r7, #4]
 8000bb2:	f7ff fdb9 	bl	8000728 <SX1278_SPIWrite>
	SX1278_SPIWrite(module, LR_RegOpMode, 0b1101);	//Mode//Low Frequency Mode
 8000bb6:	220d      	movs	r2, #13
 8000bb8:	2101      	movs	r1, #1
 8000bba:	6878      	ldr	r0, [r7, #4]
 8000bbc:	f7ff fdb4 	bl	8000728 <SX1278_SPIWrite>
	module->readBytes = 0;
 8000bc0:	687b      	ldr	r3, [r7, #4]
 8000bc2:	2200      	movs	r2, #0
 8000bc4:	f883 210a 	strb.w	r2, [r3, #266]	; 0x10a

	return 1;
 8000bc8:	2301      	movs	r3, #1
}
 8000bca:	4618      	mov	r0, r3
 8000bcc:	3708      	adds	r7, #8
 8000bce:	46bd      	mov	sp, r7
 8000bd0:	bd80      	pop	{r7, pc}

08000bd2 <SX1278_FSK_EntryTx>:

int SX1278_FSK_EntryTx(SX1278_t * module, uint8_t length) {
 8000bd2:	b580      	push	{r7, lr}
 8000bd4:	b082      	sub	sp, #8
 8000bd6:	af00      	add	r7, sp, #0
 8000bd8:	6078      	str	r0, [r7, #4]
 8000bda:	460b      	mov	r3, r1
 8000bdc:	70fb      	strb	r3, [r7, #3]
	module->packetLength = length;
 8000bde:	687b      	ldr	r3, [r7, #4]
 8000be0:	78fa      	ldrb	r2, [r7, #3]
 8000be2:	721a      	strb	r2, [r3, #8]

	SX1278_FSK_Config(module); // set base parameters
 8000be4:	6878      	ldr	r0, [r7, #4]
 8000be6:	f7ff ff55 	bl	8000a94 <SX1278_FSK_Config>
	SX1278_SPIWrite(module, REG_LR_PADAC, 0x84);//0x87);	//Normal and RX
 8000bea:	2284      	movs	r2, #132	; 0x84
 8000bec:	214d      	movs	r1, #77	; 0x4d
 8000bee:	6878      	ldr	r0, [r7, #4]
 8000bf0:	f7ff fd9a 	bl	8000728 <SX1278_SPIWrite>
	SX1278_SPIWrite(module, REG_LR_DIOMAPPING1, 0x41);
 8000bf4:	2241      	movs	r2, #65	; 0x41
 8000bf6:	2140      	movs	r1, #64	; 0x40
 8000bf8:	6878      	ldr	r0, [r7, #4]
 8000bfa:	f7ff fd95 	bl	8000728 <SX1278_SPIWrite>
	SX1278_SPIWrite(module, 0x05, 0x52); // 5kHz freq deviation
 8000bfe:	2252      	movs	r2, #82	; 0x52
 8000c00:	2105      	movs	r1, #5
 8000c02:	6878      	ldr	r0, [r7, #4]
 8000c04:	f7ff fd90 	bl	8000728 <SX1278_SPIWrite>
	SX1278_SPIWrite(module, 0x32, length); //Payload Length 8 bytes
 8000c08:	78fb      	ldrb	r3, [r7, #3]
 8000c0a:	461a      	mov	r2, r3
 8000c0c:	2132      	movs	r1, #50	; 0x32
 8000c0e:	6878      	ldr	r0, [r7, #4]
 8000c10:	f7ff fd8a 	bl	8000728 <SX1278_SPIWrite>
	//	SX1278_SPIWrite(module, RegBitRateLsb, 0x2B);	// 1200 bps
	//	SX1278_SPIWrite(module, RegBitRateMsb, 0x68);
	SX1278_SPIWrite(module, 0x35, length - 1);     //Fixed length, packetformat = 0
 8000c14:	78fb      	ldrb	r3, [r7, #3]
 8000c16:	3b01      	subs	r3, #1
 8000c18:	b2db      	uxtb	r3, r3
 8000c1a:	461a      	mov	r2, r3
 8000c1c:	2135      	movs	r1, #53	; 0x35
 8000c1e:	6878      	ldr	r0, [r7, #4]
 8000c20:	f7ff fd82 	bl	8000728 <SX1278_SPIWrite>


	module->readBytes = 0;
 8000c24:	687b      	ldr	r3, [r7, #4]
 8000c26:	2200      	movs	r2, #0
 8000c28:	f883 210a 	strb.w	r2, [r3, #266]	; 0x10a

	SX1278_hw_DelayMs(1);
 8000c2c:	2001      	movs	r0, #1
 8000c2e:	f7ff fd51 	bl	80006d4 <SX1278_hw_DelayMs>
	return 1;
 8000c32:	2301      	movs	r3, #1
}
 8000c34:	4618      	mov	r0, r3
 8000c36:	3708      	adds	r7, #8
 8000c38:	46bd      	mov	sp, r7
 8000c3a:	bd80      	pop	{r7, pc}

08000c3c <SX1278_LoRaEntryRx>:

int SX1278_LoRaEntryRx(SX1278_t * module, uint8_t length, uint32_t timeout) {
 8000c3c:	b580      	push	{r7, lr}
 8000c3e:	b086      	sub	sp, #24
 8000c40:	af00      	add	r7, sp, #0
 8000c42:	60f8      	str	r0, [r7, #12]
 8000c44:	460b      	mov	r3, r1
 8000c46:	607a      	str	r2, [r7, #4]
 8000c48:	72fb      	strb	r3, [r7, #11]
	uint8_t addr;

	module->packetLength = length;
 8000c4a:	68fb      	ldr	r3, [r7, #12]
 8000c4c:	7afa      	ldrb	r2, [r7, #11]
 8000c4e:	721a      	strb	r2, [r3, #8]

	SX1278_defaultConfig(module);		//Setting base parameter
 8000c50:	68f8      	ldr	r0, [r7, #12]
 8000c52:	f7ff fdcd 	bl	80007f0 <SX1278_defaultConfig>
	SX1278_SPIWrite(module, REG_LR_PADAC, 0x84);	//Normal and RX
 8000c56:	2284      	movs	r2, #132	; 0x84
 8000c58:	214d      	movs	r1, #77	; 0x4d
 8000c5a:	68f8      	ldr	r0, [r7, #12]
 8000c5c:	f7ff fd64 	bl	8000728 <SX1278_SPIWrite>
	SX1278_SPIWrite(module, LR_RegHopPeriod, 0xFF);	//No FHSS
 8000c60:	22ff      	movs	r2, #255	; 0xff
 8000c62:	2124      	movs	r1, #36	; 0x24
 8000c64:	68f8      	ldr	r0, [r7, #12]
 8000c66:	f7ff fd5f 	bl	8000728 <SX1278_SPIWrite>
	SX1278_SPIWrite(module, REG_LR_DIOMAPPING1, 0x01);//DIO=00,DIO1=00,DIO2=00, DIO3=01
 8000c6a:	2201      	movs	r2, #1
 8000c6c:	2140      	movs	r1, #64	; 0x40
 8000c6e:	68f8      	ldr	r0, [r7, #12]
 8000c70:	f7ff fd5a 	bl	8000728 <SX1278_SPIWrite>
	SX1278_SPIWrite(module, LR_RegIrqFlagsMask, 0x3F);//Open RxDone interrupt & Timeout
 8000c74:	223f      	movs	r2, #63	; 0x3f
 8000c76:	2111      	movs	r1, #17
 8000c78:	68f8      	ldr	r0, [r7, #12]
 8000c7a:	f7ff fd55 	bl	8000728 <SX1278_SPIWrite>
	SX1278_clearLoRaIrq(module);
 8000c7e:	68f8      	ldr	r0, [r7, #12]
 8000c80:	f7ff ff6b 	bl	8000b5a <SX1278_clearLoRaIrq>
	SX1278_SPIWrite(module, LR_RegPayloadLength, length);//Payload Length 21byte(this register must difine when the data long of one byte in SF is 6)
 8000c84:	7afb      	ldrb	r3, [r7, #11]
 8000c86:	461a      	mov	r2, r3
 8000c88:	2122      	movs	r1, #34	; 0x22
 8000c8a:	68f8      	ldr	r0, [r7, #12]
 8000c8c:	f7ff fd4c 	bl	8000728 <SX1278_SPIWrite>
	addr = SX1278_SPIRead(module, LR_RegFifoRxBaseAddr); //Read RxBaseAddr
 8000c90:	210f      	movs	r1, #15
 8000c92:	68f8      	ldr	r0, [r7, #12]
 8000c94:	f7ff fd29 	bl	80006ea <SX1278_SPIRead>
 8000c98:	4603      	mov	r3, r0
 8000c9a:	75fb      	strb	r3, [r7, #23]
	SX1278_SPIWrite(module, LR_RegFifoAddrPtr, addr); //RxBaseAddr->FiFoAddrPtr
 8000c9c:	7dfb      	ldrb	r3, [r7, #23]
 8000c9e:	461a      	mov	r2, r3
 8000ca0:	210d      	movs	r1, #13
 8000ca2:	68f8      	ldr	r0, [r7, #12]
 8000ca4:	f7ff fd40 	bl	8000728 <SX1278_SPIWrite>
	SX1278_SPIWrite(module, LR_RegOpMode, 0x8d);	//Mode//Low Frequency Mode
 8000ca8:	228d      	movs	r2, #141	; 0x8d
 8000caa:	2101      	movs	r1, #1
 8000cac:	68f8      	ldr	r0, [r7, #12]
 8000cae:	f7ff fd3b 	bl	8000728 <SX1278_SPIWrite>
	//SX1278_SPIWrite(module, LR_RegOpMode,0x05);	//Continuous Rx Mode //High Frequency Mode
	module->readBytes = 0;
 8000cb2:	68fb      	ldr	r3, [r7, #12]
 8000cb4:	2200      	movs	r2, #0
 8000cb6:	f883 210a 	strb.w	r2, [r3, #266]	; 0x10a

	while (1) {
		if ((SX1278_SPIRead(module, LR_RegModemStat) & 0x04) == 0x04) {	//Rx-on going RegModemStat
 8000cba:	2118      	movs	r1, #24
 8000cbc:	68f8      	ldr	r0, [r7, #12]
 8000cbe:	f7ff fd14 	bl	80006ea <SX1278_SPIRead>
 8000cc2:	4603      	mov	r3, r0
 8000cc4:	f003 0304 	and.w	r3, r3, #4
 8000cc8:	2b04      	cmp	r3, #4
 8000cca:	d104      	bne.n	8000cd6 <SX1278_LoRaEntryRx+0x9a>
			module->status = RX;
 8000ccc:	68fb      	ldr	r3, [r7, #12]
 8000cce:	2203      	movs	r2, #3
 8000cd0:	725a      	strb	r2, [r3, #9]
			return 1;
 8000cd2:	2301      	movs	r3, #1
 8000cd4:	e013      	b.n	8000cfe <SX1278_LoRaEntryRx+0xc2>
		}
		if (--timeout == 0) {
 8000cd6:	687b      	ldr	r3, [r7, #4]
 8000cd8:	3b01      	subs	r3, #1
 8000cda:	607b      	str	r3, [r7, #4]
 8000cdc:	687b      	ldr	r3, [r7, #4]
 8000cde:	2b00      	cmp	r3, #0
 8000ce0:	d109      	bne.n	8000cf6 <SX1278_LoRaEntryRx+0xba>
			SX1278_hw_Reset(module->hw);
 8000ce2:	68fb      	ldr	r3, [r7, #12]
 8000ce4:	681b      	ldr	r3, [r3, #0]
 8000ce6:	4618      	mov	r0, r3
 8000ce8:	f7ff fc8a 	bl	8000600 <SX1278_hw_Reset>
			SX1278_defaultConfig(module);
 8000cec:	68f8      	ldr	r0, [r7, #12]
 8000cee:	f7ff fd7f 	bl	80007f0 <SX1278_defaultConfig>
			return 0;
 8000cf2:	2300      	movs	r3, #0
 8000cf4:	e003      	b.n	8000cfe <SX1278_LoRaEntryRx+0xc2>
		}
		SX1278_hw_DelayMs(1);
 8000cf6:	2001      	movs	r0, #1
 8000cf8:	f7ff fcec 	bl	80006d4 <SX1278_hw_DelayMs>
		if ((SX1278_SPIRead(module, LR_RegModemStat) & 0x04) == 0x04) {	//Rx-on going RegModemStat
 8000cfc:	e7dd      	b.n	8000cba <SX1278_LoRaEntryRx+0x7e>
	}
}
 8000cfe:	4618      	mov	r0, r3
 8000d00:	3718      	adds	r7, #24
 8000d02:	46bd      	mov	sp, r7
 8000d04:	bd80      	pop	{r7, pc}
	...

08000d08 <SX1278_FSK_TxPacket>:
			return 0;
		}
	}
}

int SX1278_FSK_TxPacket(SX1278_t * module, uint8_t* txBuffer, uint8_t length, uint32_t timeout) {
 8000d08:	b580      	push	{r7, lr}
 8000d0a:	b088      	sub	sp, #32
 8000d0c:	af00      	add	r7, sp, #0
 8000d0e:	60f8      	str	r0, [r7, #12]
 8000d10:	60b9      	str	r1, [r7, #8]
 8000d12:	603b      	str	r3, [r7, #0]
 8000d14:	4613      	mov	r3, r2
 8000d16:	71fb      	strb	r3, [r7, #7]
    uint8_t gotResponse = 0;
 8000d18:	2300      	movs	r3, #0
 8000d1a:	77fb      	strb	r3, [r7, #31]
	uint32_t tickstart = HAL_GetTick();
 8000d1c:	f001 fe86 	bl	8002a2c <HAL_GetTick>
 8000d20:	6178      	str	r0, [r7, #20]
	uint32_t wait = timeout;
 8000d22:	683b      	ldr	r3, [r7, #0]
 8000d24:	61bb      	str	r3, [r7, #24]
	uint8_t temp = 0;
 8000d26:	2300      	movs	r3, #0
 8000d28:	74fb      	strb	r3, [r7, #19]

	/* Add a freq to guarantee minimum wait */
	if (wait < HAL_MAX_DELAY){
 8000d2a:	69bb      	ldr	r3, [r7, #24]
 8000d2c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000d30:	d005      	beq.n	8000d3e <SX1278_FSK_TxPacket+0x36>
		wait += (uint32_t)(uwTickFreq);
 8000d32:	4b1b      	ldr	r3, [pc, #108]	; (8000da0 <SX1278_FSK_TxPacket+0x98>)
 8000d34:	781b      	ldrb	r3, [r3, #0]
 8000d36:	461a      	mov	r2, r3
 8000d38:	69bb      	ldr	r3, [r7, #24]
 8000d3a:	4413      	add	r3, r2
 8000d3c:	61bb      	str	r3, [r7, #24]
	}

	SX1278_FSK_EntryTx(module, length);
 8000d3e:	79fb      	ldrb	r3, [r7, #7]
 8000d40:	4619      	mov	r1, r3
 8000d42:	68f8      	ldr	r0, [r7, #12]
 8000d44:	f7ff ff45 	bl	8000bd2 <SX1278_FSK_EntryTx>

	SX1278_SPIBurstWrite(module, 0x00, txBuffer, length);
 8000d48:	79fb      	ldrb	r3, [r7, #7]
 8000d4a:	68ba      	ldr	r2, [r7, #8]
 8000d4c:	2100      	movs	r1, #0
 8000d4e:	68f8      	ldr	r0, [r7, #12]
 8000d50:	f7ff fd13 	bl	800077a <SX1278_SPIBurstWrite>

	SX1278_SPIWrite(module, LR_RegOpMode, 0b1011);	//Mode//Low Frequency Mode
 8000d54:	220b      	movs	r2, #11
 8000d56:	2101      	movs	r1, #1
 8000d58:	68f8      	ldr	r0, [r7, #12]
 8000d5a:	f7ff fce5 	bl	8000728 <SX1278_SPIWrite>

	while(!gotResponse){
 8000d5e:	e014      	b.n	8000d8a <SX1278_FSK_TxPacket+0x82>
	    temp = SX1278_SPIRead(module, RegIrqFlags2); // check if fifo sent is set
 8000d60:	213f      	movs	r1, #63	; 0x3f
 8000d62:	68f8      	ldr	r0, [r7, #12]
 8000d64:	f7ff fcc1 	bl	80006ea <SX1278_SPIRead>
 8000d68:	4603      	mov	r3, r0
 8000d6a:	74fb      	strb	r3, [r7, #19]
	    if(temp & 0b1000){
 8000d6c:	7cfb      	ldrb	r3, [r7, #19]
 8000d6e:	f003 0308 	and.w	r3, r3, #8
 8000d72:	2b00      	cmp	r3, #0
 8000d74:	d001      	beq.n	8000d7a <SX1278_FSK_TxPacket+0x72>
	    	gotResponse =  1;
 8000d76:	2301      	movs	r3, #1
 8000d78:	77fb      	strb	r3, [r7, #31]
	    }
		if((HAL_GetTick() - tickstart) >= wait){
 8000d7a:	f001 fe57 	bl	8002a2c <HAL_GetTick>
 8000d7e:	4602      	mov	r2, r0
 8000d80:	697b      	ldr	r3, [r7, #20]
 8000d82:	1ad3      	subs	r3, r2, r3
 8000d84:	69ba      	ldr	r2, [r7, #24]
 8000d86:	429a      	cmp	r2, r3
 8000d88:	d903      	bls.n	8000d92 <SX1278_FSK_TxPacket+0x8a>
	while(!gotResponse){
 8000d8a:	7ffb      	ldrb	r3, [r7, #31]
 8000d8c:	2b00      	cmp	r3, #0
 8000d8e:	d0e7      	beq.n	8000d60 <SX1278_FSK_TxPacket+0x58>
 8000d90:	e000      	b.n	8000d94 <SX1278_FSK_TxPacket+0x8c>
			break;								// timeout happened
 8000d92:	bf00      	nop
		}
	}
	return gotResponse;
 8000d94:	7ffb      	ldrb	r3, [r7, #31]
}
 8000d96:	4618      	mov	r0, r3
 8000d98:	3720      	adds	r7, #32
 8000d9a:	46bd      	mov	sp, r7
 8000d9c:	bd80      	pop	{r7, pc}
 8000d9e:	bf00      	nop
 8000da0:	20000028 	.word	0x20000028

08000da4 <SX1278_FSK_RxPacket>:

int SX1278_FSK_RxPacket(SX1278_t * module, uint8_t* txBuffer, uint8_t length, uint32_t timeout) {
 8000da4:	b590      	push	{r4, r7, lr}
 8000da6:	b08b      	sub	sp, #44	; 0x2c
 8000da8:	af00      	add	r7, sp, #0
 8000daa:	60f8      	str	r0, [r7, #12]
 8000dac:	60b9      	str	r1, [r7, #8]
 8000dae:	603b      	str	r3, [r7, #0]
 8000db0:	4613      	mov	r3, r2
 8000db2:	71fb      	strb	r3, [r7, #7]
    uint8_t gotResponse = 0;
 8000db4:	2300      	movs	r3, #0
 8000db6:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	uint32_t tickstart = HAL_GetTick();
 8000dba:	f001 fe37 	bl	8002a2c <HAL_GetTick>
 8000dbe:	61b8      	str	r0, [r7, #24]
	uint32_t wait = timeout;
 8000dc0:	683b      	ldr	r3, [r7, #0]
 8000dc2:	623b      	str	r3, [r7, #32]

	/* Add a freq to guarantee minimum wait */
	if (wait < HAL_MAX_DELAY){
 8000dc4:	6a3b      	ldr	r3, [r7, #32]
 8000dc6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000dca:	d005      	beq.n	8000dd8 <SX1278_FSK_RxPacket+0x34>
		wait += (uint32_t)(uwTickFreq);
 8000dcc:	4b23      	ldr	r3, [pc, #140]	; (8000e5c <SX1278_FSK_RxPacket+0xb8>)
 8000dce:	781b      	ldrb	r3, [r3, #0]
 8000dd0:	461a      	mov	r2, r3
 8000dd2:	6a3b      	ldr	r3, [r7, #32]
 8000dd4:	4413      	add	r3, r2
 8000dd6:	623b      	str	r3, [r7, #32]
	}

	uint8_t temp = 0;
 8000dd8:	2300      	movs	r3, #0
 8000dda:	75fb      	strb	r3, [r7, #23]

	while(!gotResponse){
 8000ddc:	e031      	b.n	8000e42 <SX1278_FSK_RxPacket+0x9e>
		temp = SX1278_SPIRead(module, 0x3f);
 8000dde:	213f      	movs	r1, #63	; 0x3f
 8000de0:	68f8      	ldr	r0, [r7, #12]
 8000de2:	f7ff fc82 	bl	80006ea <SX1278_SPIRead>
 8000de6:	4603      	mov	r3, r0
 8000de8:	75fb      	strb	r3, [r7, #23]

	    if((temp & 0b100) && temp != 255){
 8000dea:	7dfb      	ldrb	r3, [r7, #23]
 8000dec:	f003 0304 	and.w	r3, r3, #4
 8000df0:	2b00      	cmp	r3, #0
 8000df2:	d01e      	beq.n	8000e32 <SX1278_FSK_RxPacket+0x8e>
 8000df4:	7dfb      	ldrb	r3, [r7, #23]
 8000df6:	2bff      	cmp	r3, #255	; 0xff
 8000df8:	d01b      	beq.n	8000e32 <SX1278_FSK_RxPacket+0x8e>
	    	gotResponse = 1;
 8000dfa:	2301      	movs	r3, #1
 8000dfc:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
	    	for(uint8_t i = 0; i < length; i++){
 8000e00:	2300      	movs	r3, #0
 8000e02:	77fb      	strb	r3, [r7, #31]
 8000e04:	e00b      	b.n	8000e1e <SX1278_FSK_RxPacket+0x7a>
	    		txBuffer[i] = SX1278_SPIRead(module, RegFIFO);
 8000e06:	7ffb      	ldrb	r3, [r7, #31]
 8000e08:	68ba      	ldr	r2, [r7, #8]
 8000e0a:	18d4      	adds	r4, r2, r3
 8000e0c:	2100      	movs	r1, #0
 8000e0e:	68f8      	ldr	r0, [r7, #12]
 8000e10:	f7ff fc6b 	bl	80006ea <SX1278_SPIRead>
 8000e14:	4603      	mov	r3, r0
 8000e16:	7023      	strb	r3, [r4, #0]
	    	for(uint8_t i = 0; i < length; i++){
 8000e18:	7ffb      	ldrb	r3, [r7, #31]
 8000e1a:	3301      	adds	r3, #1
 8000e1c:	77fb      	strb	r3, [r7, #31]
 8000e1e:	7ffa      	ldrb	r2, [r7, #31]
 8000e20:	79fb      	ldrb	r3, [r7, #7]
 8000e22:	429a      	cmp	r2, r3
 8000e24:	d3ef      	bcc.n	8000e06 <SX1278_FSK_RxPacket+0x62>
	    	}
	    	temp = SX1278_SPIRead(module, RegIrqFlags2);
 8000e26:	213f      	movs	r1, #63	; 0x3f
 8000e28:	68f8      	ldr	r0, [r7, #12]
 8000e2a:	f7ff fc5e 	bl	80006ea <SX1278_SPIRead>
 8000e2e:	4603      	mov	r3, r0
 8000e30:	75fb      	strb	r3, [r7, #23]

	    }

		if((HAL_GetTick() - tickstart) >= wait){
 8000e32:	f001 fdfb 	bl	8002a2c <HAL_GetTick>
 8000e36:	4602      	mov	r2, r0
 8000e38:	69bb      	ldr	r3, [r7, #24]
 8000e3a:	1ad3      	subs	r3, r2, r3
 8000e3c:	6a3a      	ldr	r2, [r7, #32]
 8000e3e:	429a      	cmp	r2, r3
 8000e40:	d904      	bls.n	8000e4c <SX1278_FSK_RxPacket+0xa8>
	while(!gotResponse){
 8000e42:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8000e46:	2b00      	cmp	r3, #0
 8000e48:	d0c9      	beq.n	8000dde <SX1278_FSK_RxPacket+0x3a>
 8000e4a:	e000      	b.n	8000e4e <SX1278_FSK_RxPacket+0xaa>
			break;								// timeout happened
 8000e4c:	bf00      	nop
		}
	}

	return gotResponse;
 8000e4e:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 8000e52:	4618      	mov	r0, r3
 8000e54:	372c      	adds	r7, #44	; 0x2c
 8000e56:	46bd      	mov	sp, r7
 8000e58:	bd90      	pop	{r4, r7, pc}
 8000e5a:	bf00      	nop
 8000e5c:	20000028 	.word	0x20000028

08000e60 <SX1278_begin>:
		SX1278_hw_DelayMs(1);
	}
}

void SX1278_begin(SX1278_t * module, uint8_t frequency, uint8_t power,
		uint8_t LoRa_Rate, uint8_t LoRa_BW, uint8_t packetLength) {
 8000e60:	b580      	push	{r7, lr}
 8000e62:	b082      	sub	sp, #8
 8000e64:	af00      	add	r7, sp, #0
 8000e66:	6078      	str	r0, [r7, #4]
 8000e68:	4608      	mov	r0, r1
 8000e6a:	4611      	mov	r1, r2
 8000e6c:	461a      	mov	r2, r3
 8000e6e:	4603      	mov	r3, r0
 8000e70:	70fb      	strb	r3, [r7, #3]
 8000e72:	460b      	mov	r3, r1
 8000e74:	70bb      	strb	r3, [r7, #2]
 8000e76:	4613      	mov	r3, r2
 8000e78:	707b      	strb	r3, [r7, #1]
	SX1278_hw_init(module->hw);
 8000e7a:	687b      	ldr	r3, [r7, #4]
 8000e7c:	681b      	ldr	r3, [r3, #0]
 8000e7e:	4618      	mov	r0, r3
 8000e80:	f7ff fb92 	bl	80005a8 <SX1278_hw_init>
	module->frequency = frequency;
 8000e84:	687b      	ldr	r3, [r7, #4]
 8000e86:	78fa      	ldrb	r2, [r7, #3]
 8000e88:	711a      	strb	r2, [r3, #4]
	module->power = power;
 8000e8a:	687b      	ldr	r3, [r7, #4]
 8000e8c:	78ba      	ldrb	r2, [r7, #2]
 8000e8e:	715a      	strb	r2, [r3, #5]
	module->LoRa_Rate = LoRa_Rate;
 8000e90:	687b      	ldr	r3, [r7, #4]
 8000e92:	787a      	ldrb	r2, [r7, #1]
 8000e94:	719a      	strb	r2, [r3, #6]
	module->LoRa_BW = LoRa_BW;
 8000e96:	687b      	ldr	r3, [r7, #4]
 8000e98:	7c3a      	ldrb	r2, [r7, #16]
 8000e9a:	71da      	strb	r2, [r3, #7]
	module->packetLength = packetLength;
 8000e9c:	687b      	ldr	r3, [r7, #4]
 8000e9e:	7d3a      	ldrb	r2, [r7, #20]
 8000ea0:	721a      	strb	r2, [r3, #8]
	SX1278_defaultConfig(module);
 8000ea2:	6878      	ldr	r0, [r7, #4]
 8000ea4:	f7ff fca4 	bl	80007f0 <SX1278_defaultConfig>
}
 8000ea8:	bf00      	nop
 8000eaa:	3708      	adds	r7, #8
 8000eac:	46bd      	mov	sp, r7
 8000eae:	bd80      	pop	{r7, pc}

08000eb0 <GPS_Receive>:
// "00.358"



/* Pass uint8_t of received data */
void GPS_Receive(uint8_t data){
 8000eb0:	b580      	push	{r7, lr}
 8000eb2:	b082      	sub	sp, #8
 8000eb4:	af00      	add	r7, sp, #0
 8000eb6:	4603      	mov	r3, r0
 8000eb8:	71fb      	strb	r3, [r7, #7]
	if(data == '$'){
 8000eba:	79fb      	ldrb	r3, [r7, #7]
 8000ebc:	2b24      	cmp	r3, #36	; 0x24
 8000ebe:	d103      	bne.n	8000ec8 <GPS_Receive+0x18>
		gpsTempLen = 0;
 8000ec0:	4b15      	ldr	r3, [pc, #84]	; (8000f18 <GPS_Receive+0x68>)
 8000ec2:	2200      	movs	r2, #0
 8000ec4:	701a      	strb	r2, [r3, #0]
		gpsTempLen = 255;
	}else if(gpsTempLen != 255){
		gpsTemp[gpsTempLen] = data;
		gpsTempLen++;
	}
}
 8000ec6:	e023      	b.n	8000f10 <GPS_Receive+0x60>
	}else if((data == 13 || data == 10) && gpsTempLen != 255){
 8000ec8:	79fb      	ldrb	r3, [r7, #7]
 8000eca:	2b0d      	cmp	r3, #13
 8000ecc:	d002      	beq.n	8000ed4 <GPS_Receive+0x24>
 8000ece:	79fb      	ldrb	r3, [r7, #7]
 8000ed0:	2b0a      	cmp	r3, #10
 8000ed2:	d10d      	bne.n	8000ef0 <GPS_Receive+0x40>
 8000ed4:	4b10      	ldr	r3, [pc, #64]	; (8000f18 <GPS_Receive+0x68>)
 8000ed6:	781b      	ldrb	r3, [r3, #0]
 8000ed8:	2bff      	cmp	r3, #255	; 0xff
 8000eda:	d009      	beq.n	8000ef0 <GPS_Receive+0x40>
		GPS_Parse(gpsTemp, gpsTempLen);
 8000edc:	4b0e      	ldr	r3, [pc, #56]	; (8000f18 <GPS_Receive+0x68>)
 8000ede:	781b      	ldrb	r3, [r3, #0]
 8000ee0:	4619      	mov	r1, r3
 8000ee2:	480e      	ldr	r0, [pc, #56]	; (8000f1c <GPS_Receive+0x6c>)
 8000ee4:	f000 f81c 	bl	8000f20 <GPS_Parse>
		gpsTempLen = 255;
 8000ee8:	4b0b      	ldr	r3, [pc, #44]	; (8000f18 <GPS_Receive+0x68>)
 8000eea:	22ff      	movs	r2, #255	; 0xff
 8000eec:	701a      	strb	r2, [r3, #0]
}
 8000eee:	e00f      	b.n	8000f10 <GPS_Receive+0x60>
	}else if(gpsTempLen != 255){
 8000ef0:	4b09      	ldr	r3, [pc, #36]	; (8000f18 <GPS_Receive+0x68>)
 8000ef2:	781b      	ldrb	r3, [r3, #0]
 8000ef4:	2bff      	cmp	r3, #255	; 0xff
 8000ef6:	d00b      	beq.n	8000f10 <GPS_Receive+0x60>
		gpsTemp[gpsTempLen] = data;
 8000ef8:	4b07      	ldr	r3, [pc, #28]	; (8000f18 <GPS_Receive+0x68>)
 8000efa:	781b      	ldrb	r3, [r3, #0]
 8000efc:	4619      	mov	r1, r3
 8000efe:	4a07      	ldr	r2, [pc, #28]	; (8000f1c <GPS_Receive+0x6c>)
 8000f00:	79fb      	ldrb	r3, [r7, #7]
 8000f02:	5453      	strb	r3, [r2, r1]
		gpsTempLen++;
 8000f04:	4b04      	ldr	r3, [pc, #16]	; (8000f18 <GPS_Receive+0x68>)
 8000f06:	781b      	ldrb	r3, [r3, #0]
 8000f08:	3301      	adds	r3, #1
 8000f0a:	b2da      	uxtb	r2, r3
 8000f0c:	4b02      	ldr	r3, [pc, #8]	; (8000f18 <GPS_Receive+0x68>)
 8000f0e:	701a      	strb	r2, [r3, #0]
}
 8000f10:	bf00      	nop
 8000f12:	3708      	adds	r7, #8
 8000f14:	46bd      	mov	sp, r7
 8000f16:	bd80      	pop	{r7, pc}
 8000f18:	20000000 	.word	0x20000000
 8000f1c:	20000174 	.word	0x20000174

08000f20 <GPS_Parse>:

/* parses received frame */
uint8_t GPS_Parse(uint8_t *buf, uint8_t len){
 8000f20:	b580      	push	{r7, lr}
 8000f22:	b090      	sub	sp, #64	; 0x40
 8000f24:	af00      	add	r7, sp, #0
 8000f26:	6078      	str	r0, [r7, #4]
 8000f28:	460b      	mov	r3, r1
 8000f2a:	70fb      	strb	r3, [r7, #3]
	if(strncmp("GPGGA", (char *)buf, 5) == 0){ // get coordinates and height
 8000f2c:	2205      	movs	r2, #5
 8000f2e:	6879      	ldr	r1, [r7, #4]
 8000f30:	48cb      	ldr	r0, [pc, #812]	; (8001260 <GPS_Parse+0x340>)
 8000f32:	f005 f8c1 	bl	80060b8 <strncmp>
 8000f36:	4603      	mov	r3, r0
 8000f38:	2b00      	cmp	r3, #0
 8000f3a:	f040 8151 	bne.w	80011e0 <GPS_Parse+0x2c0>
		if(GPS_CheckSum(buf, len) == GPS_OK){
 8000f3e:	78fb      	ldrb	r3, [r7, #3]
 8000f40:	4619      	mov	r1, r3
 8000f42:	6878      	ldr	r0, [r7, #4]
 8000f44:	f000 f9e6 	bl	8001314 <GPS_CheckSum>
 8000f48:	4603      	mov	r3, r0
 8000f4a:	2b01      	cmp	r3, #1
 8000f4c:	f040 8146 	bne.w	80011dc <GPS_Parse+0x2bc>
			uint8_t step = 0;
 8000f50:	2300      	movs	r3, #0
 8000f52:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
			uint8_t i = 0;
 8000f56:	2300      	movs	r3, #0
 8000f58:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
			while(step < 8){
 8000f5c:	e131      	b.n	80011c2 <GPS_Parse+0x2a2>
				if(buf[i] == ','){
 8000f5e:	f897 303e 	ldrb.w	r3, [r7, #62]	; 0x3e
 8000f62:	687a      	ldr	r2, [r7, #4]
 8000f64:	4413      	add	r3, r2
 8000f66:	781b      	ldrb	r3, [r3, #0]
 8000f68:	2b2c      	cmp	r3, #44	; 0x2c
 8000f6a:	f040 8125 	bne.w	80011b8 <GPS_Parse+0x298>
					i++;
 8000f6e:	f897 303e 	ldrb.w	r3, [r7, #62]	; 0x3e
 8000f72:	3301      	adds	r3, #1
 8000f74:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
					step++;
 8000f78:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8000f7c:	3301      	adds	r3, #1
 8000f7e:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
					if(step == 1){
 8000f82:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8000f86:	2b01      	cmp	r3, #1
 8000f88:	d13e      	bne.n	8001008 <GPS_Parse+0xe8>
						uint8_t tempData[6] = {0};
 8000f8a:	2300      	movs	r3, #0
 8000f8c:	633b      	str	r3, [r7, #48]	; 0x30
 8000f8e:	2300      	movs	r3, #0
 8000f90:	86bb      	strh	r3, [r7, #52]	; 0x34
						uint8_t leng = 0;
 8000f92:	2300      	movs	r3, #0
 8000f94:	f887 303d 	strb.w	r3, [r7, #61]	; 0x3d
						while(buf[i] != '.'){
 8000f98:	e015      	b.n	8000fc6 <GPS_Parse+0xa6>
							tempData[leng] = buf[i];
 8000f9a:	f897 303e 	ldrb.w	r3, [r7, #62]	; 0x3e
 8000f9e:	687a      	ldr	r2, [r7, #4]
 8000fa0:	441a      	add	r2, r3
 8000fa2:	f897 303d 	ldrb.w	r3, [r7, #61]	; 0x3d
 8000fa6:	7812      	ldrb	r2, [r2, #0]
 8000fa8:	f107 0140 	add.w	r1, r7, #64	; 0x40
 8000fac:	440b      	add	r3, r1
 8000fae:	f803 2c10 	strb.w	r2, [r3, #-16]
							leng++;
 8000fb2:	f897 303d 	ldrb.w	r3, [r7, #61]	; 0x3d
 8000fb6:	3301      	adds	r3, #1
 8000fb8:	f887 303d 	strb.w	r3, [r7, #61]	; 0x3d
							i++;
 8000fbc:	f897 303e 	ldrb.w	r3, [r7, #62]	; 0x3e
 8000fc0:	3301      	adds	r3, #1
 8000fc2:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
						while(buf[i] != '.'){
 8000fc6:	f897 303e 	ldrb.w	r3, [r7, #62]	; 0x3e
 8000fca:	687a      	ldr	r2, [r7, #4]
 8000fcc:	4413      	add	r3, r2
 8000fce:	781b      	ldrb	r3, [r3, #0]
 8000fd0:	2b2e      	cmp	r3, #46	; 0x2e
 8000fd2:	d1e2      	bne.n	8000f9a <GPS_Parse+0x7a>
						}
						if(leng == 0){
 8000fd4:	f897 303d 	ldrb.w	r3, [r7, #61]	; 0x3d
 8000fd8:	2b00      	cmp	r3, #0
 8000fda:	d101      	bne.n	8000fe0 <GPS_Parse+0xc0>
							return GPS_NOK;
 8000fdc:	2300      	movs	r3, #0
 8000fde:	e193      	b.n	8001308 <GPS_Parse+0x3e8>
						}
						memset(gpsTime, '0', 6);
 8000fe0:	2206      	movs	r2, #6
 8000fe2:	2130      	movs	r1, #48	; 0x30
 8000fe4:	489f      	ldr	r0, [pc, #636]	; (8001264 <GPS_Parse+0x344>)
 8000fe6:	f005 f82b 	bl	8006040 <memset>
						memcpy(gpsTime + (6-leng), tempData, leng);
 8000fea:	f897 303d 	ldrb.w	r3, [r7, #61]	; 0x3d
 8000fee:	f1c3 0306 	rsb	r3, r3, #6
 8000ff2:	461a      	mov	r2, r3
 8000ff4:	4b9b      	ldr	r3, [pc, #620]	; (8001264 <GPS_Parse+0x344>)
 8000ff6:	4413      	add	r3, r2
 8000ff8:	f897 203d 	ldrb.w	r2, [r7, #61]	; 0x3d
 8000ffc:	f107 0130 	add.w	r1, r7, #48	; 0x30
 8001000:	4618      	mov	r0, r3
 8001002:	f005 f80f 	bl	8006024 <memcpy>
 8001006:	e0d7      	b.n	80011b8 <GPS_Parse+0x298>
					}else if(step == 2 || step == 3){
 8001008:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 800100c:	2b02      	cmp	r3, #2
 800100e:	d004      	beq.n	800101a <GPS_Parse+0xfa>
 8001010:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8001014:	2b03      	cmp	r3, #3
 8001016:	f040 8085 	bne.w	8001124 <GPS_Parse+0x204>
						uint8_t tempData[12] = {0};
 800101a:	2300      	movs	r3, #0
 800101c:	627b      	str	r3, [r7, #36]	; 0x24
 800101e:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001022:	2200      	movs	r2, #0
 8001024:	601a      	str	r2, [r3, #0]
 8001026:	605a      	str	r2, [r3, #4]
						uint8_t leng = 0;
 8001028:	2300      	movs	r3, #0
 800102a:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c
						while(buf[i] != ','){
 800102e:	e015      	b.n	800105c <GPS_Parse+0x13c>
							tempData[leng] = buf[i];
 8001030:	f897 303e 	ldrb.w	r3, [r7, #62]	; 0x3e
 8001034:	687a      	ldr	r2, [r7, #4]
 8001036:	441a      	add	r2, r3
 8001038:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 800103c:	7812      	ldrb	r2, [r2, #0]
 800103e:	f107 0140 	add.w	r1, r7, #64	; 0x40
 8001042:	440b      	add	r3, r1
 8001044:	f803 2c1c 	strb.w	r2, [r3, #-28]
							leng++;
 8001048:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 800104c:	3301      	adds	r3, #1
 800104e:	f887 303c 	strb.w	r3, [r7, #60]	; 0x3c
							i++;
 8001052:	f897 303e 	ldrb.w	r3, [r7, #62]	; 0x3e
 8001056:	3301      	adds	r3, #1
 8001058:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
						while(buf[i] != ','){
 800105c:	f897 303e 	ldrb.w	r3, [r7, #62]	; 0x3e
 8001060:	687a      	ldr	r2, [r7, #4]
 8001062:	4413      	add	r3, r2
 8001064:	781b      	ldrb	r3, [r3, #0]
 8001066:	2b2c      	cmp	r3, #44	; 0x2c
 8001068:	d1e2      	bne.n	8001030 <GPS_Parse+0x110>
						}
						if(leng == 0){
 800106a:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 800106e:	2b00      	cmp	r3, #0
 8001070:	d101      	bne.n	8001076 <GPS_Parse+0x156>
							return GPS_NOK;
 8001072:	2300      	movs	r3, #0
 8001074:	e148      	b.n	8001308 <GPS_Parse+0x3e8>
						}
						i++;
 8001076:	f897 303e 	ldrb.w	r3, [r7, #62]	; 0x3e
 800107a:	3301      	adds	r3, #1
 800107c:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
						if(buf[i] == 'N' || buf[i] == 'S' || buf[i] == 'E' || buf[i] == 'W'){
 8001080:	f897 303e 	ldrb.w	r3, [r7, #62]	; 0x3e
 8001084:	687a      	ldr	r2, [r7, #4]
 8001086:	4413      	add	r3, r2
 8001088:	781b      	ldrb	r3, [r3, #0]
 800108a:	2b4e      	cmp	r3, #78	; 0x4e
 800108c:	d014      	beq.n	80010b8 <GPS_Parse+0x198>
 800108e:	f897 303e 	ldrb.w	r3, [r7, #62]	; 0x3e
 8001092:	687a      	ldr	r2, [r7, #4]
 8001094:	4413      	add	r3, r2
 8001096:	781b      	ldrb	r3, [r3, #0]
 8001098:	2b53      	cmp	r3, #83	; 0x53
 800109a:	d00d      	beq.n	80010b8 <GPS_Parse+0x198>
 800109c:	f897 303e 	ldrb.w	r3, [r7, #62]	; 0x3e
 80010a0:	687a      	ldr	r2, [r7, #4]
 80010a2:	4413      	add	r3, r2
 80010a4:	781b      	ldrb	r3, [r3, #0]
 80010a6:	2b45      	cmp	r3, #69	; 0x45
 80010a8:	d006      	beq.n	80010b8 <GPS_Parse+0x198>
 80010aa:	f897 303e 	ldrb.w	r3, [r7, #62]	; 0x3e
 80010ae:	687a      	ldr	r2, [r7, #4]
 80010b0:	4413      	add	r3, r2
 80010b2:	781b      	ldrb	r3, [r3, #0]
 80010b4:	2b57      	cmp	r3, #87	; 0x57
 80010b6:	d133      	bne.n	8001120 <GPS_Parse+0x200>
							memset((gpsData + (step - 2) * 12), '0', 12);
 80010b8:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 80010bc:	1e9a      	subs	r2, r3, #2
 80010be:	4613      	mov	r3, r2
 80010c0:	005b      	lsls	r3, r3, #1
 80010c2:	4413      	add	r3, r2
 80010c4:	009b      	lsls	r3, r3, #2
 80010c6:	461a      	mov	r2, r3
 80010c8:	4b67      	ldr	r3, [pc, #412]	; (8001268 <GPS_Parse+0x348>)
 80010ca:	4413      	add	r3, r2
 80010cc:	220c      	movs	r2, #12
 80010ce:	2130      	movs	r1, #48	; 0x30
 80010d0:	4618      	mov	r0, r3
 80010d2:	f004 ffb5 	bl	8006040 <memset>
							gpsData[(step - 2) * 12 + 11] = buf[i];
 80010d6:	f897 303e 	ldrb.w	r3, [r7, #62]	; 0x3e
 80010da:	687a      	ldr	r2, [r7, #4]
 80010dc:	18d1      	adds	r1, r2, r3
 80010de:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 80010e2:	1e9a      	subs	r2, r3, #2
 80010e4:	4613      	mov	r3, r2
 80010e6:	005b      	lsls	r3, r3, #1
 80010e8:	4413      	add	r3, r2
 80010ea:	009b      	lsls	r3, r3, #2
 80010ec:	330b      	adds	r3, #11
 80010ee:	7809      	ldrb	r1, [r1, #0]
 80010f0:	4a5d      	ldr	r2, [pc, #372]	; (8001268 <GPS_Parse+0x348>)
 80010f2:	54d1      	strb	r1, [r2, r3]
						}else{
							return GPS_NOK;
						}
						memcpy(gpsData + (step - 2) * 12 + (11 - leng), tempData, leng);
 80010f4:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 80010f8:	1e9a      	subs	r2, r3, #2
 80010fa:	4613      	mov	r3, r2
 80010fc:	005b      	lsls	r3, r3, #1
 80010fe:	4413      	add	r3, r2
 8001100:	009b      	lsls	r3, r3, #2
 8001102:	461a      	mov	r2, r3
 8001104:	f897 303c 	ldrb.w	r3, [r7, #60]	; 0x3c
 8001108:	1ad3      	subs	r3, r2, r3
 800110a:	330b      	adds	r3, #11
 800110c:	4a56      	ldr	r2, [pc, #344]	; (8001268 <GPS_Parse+0x348>)
 800110e:	4413      	add	r3, r2
 8001110:	f897 203c 	ldrb.w	r2, [r7, #60]	; 0x3c
 8001114:	f107 0124 	add.w	r1, r7, #36	; 0x24
 8001118:	4618      	mov	r0, r3
 800111a:	f004 ff83 	bl	8006024 <memcpy>
					}else if(step == 2 || step == 3){
 800111e:	e04b      	b.n	80011b8 <GPS_Parse+0x298>
							return GPS_NOK;
 8001120:	2300      	movs	r3, #0
 8001122:	e0f1      	b.n	8001308 <GPS_Parse+0x3e8>
					}else if(step == 7){
 8001124:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8001128:	2b07      	cmp	r3, #7
 800112a:	d145      	bne.n	80011b8 <GPS_Parse+0x298>
						i++;
 800112c:	f897 303e 	ldrb.w	r3, [r7, #62]	; 0x3e
 8001130:	3301      	adds	r3, #1
 8001132:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
						uint8_t tempData[12] = {0};
 8001136:	2300      	movs	r3, #0
 8001138:	61bb      	str	r3, [r7, #24]
 800113a:	f107 031c 	add.w	r3, r7, #28
 800113e:	2200      	movs	r2, #0
 8001140:	601a      	str	r2, [r3, #0]
 8001142:	605a      	str	r2, [r3, #4]
						uint8_t leng = 0;
 8001144:	2300      	movs	r3, #0
 8001146:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
						while(buf[i] != ','){
 800114a:	e015      	b.n	8001178 <GPS_Parse+0x258>
							tempData[leng] = buf[i];
 800114c:	f897 303e 	ldrb.w	r3, [r7, #62]	; 0x3e
 8001150:	687a      	ldr	r2, [r7, #4]
 8001152:	441a      	add	r2, r3
 8001154:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 8001158:	7812      	ldrb	r2, [r2, #0]
 800115a:	f107 0140 	add.w	r1, r7, #64	; 0x40
 800115e:	440b      	add	r3, r1
 8001160:	f803 2c28 	strb.w	r2, [r3, #-40]
							leng++;
 8001164:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 8001168:	3301      	adds	r3, #1
 800116a:	f887 303b 	strb.w	r3, [r7, #59]	; 0x3b
							i++;
 800116e:	f897 303e 	ldrb.w	r3, [r7, #62]	; 0x3e
 8001172:	3301      	adds	r3, #1
 8001174:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
						while(buf[i] != ','){
 8001178:	f897 303e 	ldrb.w	r3, [r7, #62]	; 0x3e
 800117c:	687a      	ldr	r2, [r7, #4]
 800117e:	4413      	add	r3, r2
 8001180:	781b      	ldrb	r3, [r3, #0]
 8001182:	2b2c      	cmp	r3, #44	; 0x2c
 8001184:	d1e2      	bne.n	800114c <GPS_Parse+0x22c>
						}
						if(leng == 0){
 8001186:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 800118a:	2b00      	cmp	r3, #0
 800118c:	d101      	bne.n	8001192 <GPS_Parse+0x272>
							return GPS_NOK;
 800118e:	2300      	movs	r3, #0
 8001190:	e0ba      	b.n	8001308 <GPS_Parse+0x3e8>
						}
						memset(gpsHeight, '0', 8);
 8001192:	2208      	movs	r2, #8
 8001194:	2130      	movs	r1, #48	; 0x30
 8001196:	4835      	ldr	r0, [pc, #212]	; (800126c <GPS_Parse+0x34c>)
 8001198:	f004 ff52 	bl	8006040 <memset>
						memcpy(gpsHeight + (8-leng), tempData, leng);
 800119c:	f897 303b 	ldrb.w	r3, [r7, #59]	; 0x3b
 80011a0:	f1c3 0308 	rsb	r3, r3, #8
 80011a4:	461a      	mov	r2, r3
 80011a6:	4b31      	ldr	r3, [pc, #196]	; (800126c <GPS_Parse+0x34c>)
 80011a8:	4413      	add	r3, r2
 80011aa:	f897 203b 	ldrb.w	r2, [r7, #59]	; 0x3b
 80011ae:	f107 0118 	add.w	r1, r7, #24
 80011b2:	4618      	mov	r0, r3
 80011b4:	f004 ff36 	bl	8006024 <memcpy>
					}
				}
				i++;
 80011b8:	f897 303e 	ldrb.w	r3, [r7, #62]	; 0x3e
 80011bc:	3301      	adds	r3, #1
 80011be:	f887 303e 	strb.w	r3, [r7, #62]	; 0x3e
			while(step < 8){
 80011c2:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 80011c6:	2b07      	cmp	r3, #7
 80011c8:	f67f aec9 	bls.w	8000f5e <GPS_Parse+0x3e>
			}
			isNewData = 1;
 80011cc:	4b28      	ldr	r3, [pc, #160]	; (8001270 <GPS_Parse+0x350>)
 80011ce:	2201      	movs	r2, #1
 80011d0:	701a      	strb	r2, [r3, #0]
			isData = 1;
 80011d2:	4b28      	ldr	r3, [pc, #160]	; (8001274 <GPS_Parse+0x354>)
 80011d4:	2201      	movs	r2, #1
 80011d6:	701a      	strb	r2, [r3, #0]
			return GPS_OK;
 80011d8:	2301      	movs	r3, #1
 80011da:	e095      	b.n	8001308 <GPS_Parse+0x3e8>
		}else{
			return GPS_NOK;
 80011dc:	2300      	movs	r3, #0
 80011de:	e093      	b.n	8001308 <GPS_Parse+0x3e8>
		}


	}else if(strncmp("GPVTG", (char *)buf, 5) == 0){ // get speed in km/h
 80011e0:	2205      	movs	r2, #5
 80011e2:	6879      	ldr	r1, [r7, #4]
 80011e4:	4824      	ldr	r0, [pc, #144]	; (8001278 <GPS_Parse+0x358>)
 80011e6:	f004 ff67 	bl	80060b8 <strncmp>
 80011ea:	4603      	mov	r3, r0
 80011ec:	2b00      	cmp	r3, #0
 80011ee:	f040 8088 	bne.w	8001302 <GPS_Parse+0x3e2>
		if(GPS_CheckSum(buf, len) == GPS_OK){
 80011f2:	78fb      	ldrb	r3, [r7, #3]
 80011f4:	4619      	mov	r1, r3
 80011f6:	6878      	ldr	r0, [r7, #4]
 80011f8:	f000 f88c 	bl	8001314 <GPS_CheckSum>
 80011fc:	4603      	mov	r3, r0
 80011fe:	2b01      	cmp	r3, #1
 8001200:	d17d      	bne.n	80012fe <GPS_Parse+0x3de>
			if(GPS_CheckSum(buf, len) == GPS_OK){
 8001202:	78fb      	ldrb	r3, [r7, #3]
 8001204:	4619      	mov	r1, r3
 8001206:	6878      	ldr	r0, [r7, #4]
 8001208:	f000 f884 	bl	8001314 <GPS_CheckSum>
 800120c:	4603      	mov	r3, r0
 800120e:	2b01      	cmp	r3, #1
 8001210:	d179      	bne.n	8001306 <GPS_Parse+0x3e6>
				uint8_t step = 0;
 8001212:	2300      	movs	r3, #0
 8001214:	f887 303a 	strb.w	r3, [r7, #58]	; 0x3a
				uint8_t i = 0;
 8001218:	2300      	movs	r3, #0
 800121a:	f887 3039 	strb.w	r3, [r7, #57]	; 0x39
				while(step < 8){
 800121e:	e068      	b.n	80012f2 <GPS_Parse+0x3d2>
					if(buf[i] == ','){
 8001220:	f897 3039 	ldrb.w	r3, [r7, #57]	; 0x39
 8001224:	687a      	ldr	r2, [r7, #4]
 8001226:	4413      	add	r3, r2
 8001228:	781b      	ldrb	r3, [r3, #0]
 800122a:	2b2c      	cmp	r3, #44	; 0x2c
 800122c:	d15c      	bne.n	80012e8 <GPS_Parse+0x3c8>
						step++;
 800122e:	f897 303a 	ldrb.w	r3, [r7, #58]	; 0x3a
 8001232:	3301      	adds	r3, #1
 8001234:	f887 303a 	strb.w	r3, [r7, #58]	; 0x3a
						if(step == 7){
 8001238:	f897 303a 	ldrb.w	r3, [r7, #58]	; 0x3a
 800123c:	2b07      	cmp	r3, #7
 800123e:	d153      	bne.n	80012e8 <GPS_Parse+0x3c8>
							i++;
 8001240:	f897 3039 	ldrb.w	r3, [r7, #57]	; 0x39
 8001244:	3301      	adds	r3, #1
 8001246:	f887 3039 	strb.w	r3, [r7, #57]	; 0x39
							uint8_t tempData[12] = {0};
 800124a:	2300      	movs	r3, #0
 800124c:	60fb      	str	r3, [r7, #12]
 800124e:	f107 0310 	add.w	r3, r7, #16
 8001252:	2200      	movs	r2, #0
 8001254:	601a      	str	r2, [r3, #0]
 8001256:	605a      	str	r2, [r3, #4]
							uint8_t leng = 0;
 8001258:	2300      	movs	r3, #0
 800125a:	f887 3038 	strb.w	r3, [r7, #56]	; 0x38
							while(buf[i] != ','){
 800125e:	e023      	b.n	80012a8 <GPS_Parse+0x388>
 8001260:	080068f4 	.word	0x080068f4
 8001264:	200000d4 	.word	0x200000d4
 8001268:	200000ac 	.word	0x200000ac
 800126c:	200000c4 	.word	0x200000c4
 8001270:	200000db 	.word	0x200000db
 8001274:	200000da 	.word	0x200000da
 8001278:	080068fc 	.word	0x080068fc
								tempData[leng] = buf[i];
 800127c:	f897 3039 	ldrb.w	r3, [r7, #57]	; 0x39
 8001280:	687a      	ldr	r2, [r7, #4]
 8001282:	441a      	add	r2, r3
 8001284:	f897 3038 	ldrb.w	r3, [r7, #56]	; 0x38
 8001288:	7812      	ldrb	r2, [r2, #0]
 800128a:	f107 0140 	add.w	r1, r7, #64	; 0x40
 800128e:	440b      	add	r3, r1
 8001290:	f803 2c34 	strb.w	r2, [r3, #-52]
								leng++;
 8001294:	f897 3038 	ldrb.w	r3, [r7, #56]	; 0x38
 8001298:	3301      	adds	r3, #1
 800129a:	f887 3038 	strb.w	r3, [r7, #56]	; 0x38
								i++;
 800129e:	f897 3039 	ldrb.w	r3, [r7, #57]	; 0x39
 80012a2:	3301      	adds	r3, #1
 80012a4:	f887 3039 	strb.w	r3, [r7, #57]	; 0x39
							while(buf[i] != ','){
 80012a8:	f897 3039 	ldrb.w	r3, [r7, #57]	; 0x39
 80012ac:	687a      	ldr	r2, [r7, #4]
 80012ae:	4413      	add	r3, r2
 80012b0:	781b      	ldrb	r3, [r3, #0]
 80012b2:	2b2c      	cmp	r3, #44	; 0x2c
 80012b4:	d1e2      	bne.n	800127c <GPS_Parse+0x35c>
							}
							if(leng == 0){
 80012b6:	f897 3038 	ldrb.w	r3, [r7, #56]	; 0x38
 80012ba:	2b00      	cmp	r3, #0
 80012bc:	d101      	bne.n	80012c2 <GPS_Parse+0x3a2>
								return GPS_NOK;
 80012be:	2300      	movs	r3, #0
 80012c0:	e022      	b.n	8001308 <GPS_Parse+0x3e8>
							}
							memset(gpsSpeed, '0', 6);
 80012c2:	2206      	movs	r2, #6
 80012c4:	2130      	movs	r1, #48	; 0x30
 80012c6:	4812      	ldr	r0, [pc, #72]	; (8001310 <GPS_Parse+0x3f0>)
 80012c8:	f004 feba 	bl	8006040 <memset>
							memcpy(gpsSpeed + (6-leng), tempData, leng);
 80012cc:	f897 3038 	ldrb.w	r3, [r7, #56]	; 0x38
 80012d0:	f1c3 0306 	rsb	r3, r3, #6
 80012d4:	461a      	mov	r2, r3
 80012d6:	4b0e      	ldr	r3, [pc, #56]	; (8001310 <GPS_Parse+0x3f0>)
 80012d8:	4413      	add	r3, r2
 80012da:	f897 2038 	ldrb.w	r2, [r7, #56]	; 0x38
 80012de:	f107 010c 	add.w	r1, r7, #12
 80012e2:	4618      	mov	r0, r3
 80012e4:	f004 fe9e 	bl	8006024 <memcpy>
						}
					}
					i++;
 80012e8:	f897 3039 	ldrb.w	r3, [r7, #57]	; 0x39
 80012ec:	3301      	adds	r3, #1
 80012ee:	f887 3039 	strb.w	r3, [r7, #57]	; 0x39
				while(step < 8){
 80012f2:	f897 303a 	ldrb.w	r3, [r7, #58]	; 0x3a
 80012f6:	2b07      	cmp	r3, #7
 80012f8:	d992      	bls.n	8001220 <GPS_Parse+0x300>
				}
			return GPS_OK;
 80012fa:	2301      	movs	r3, #1
 80012fc:	e004      	b.n	8001308 <GPS_Parse+0x3e8>
			}
		}else{
			return GPS_NOK;
 80012fe:	2300      	movs	r3, #0
 8001300:	e002      	b.n	8001308 <GPS_Parse+0x3e8>
		}
	}else{
		return GPS_NOK;
 8001302:	2300      	movs	r3, #0
 8001304:	e000      	b.n	8001308 <GPS_Parse+0x3e8>
	}
	return GPS_NOK;
 8001306:	2300      	movs	r3, #0
}
 8001308:	4618      	mov	r0, r3
 800130a:	3740      	adds	r7, #64	; 0x40
 800130c:	46bd      	mov	sp, r7
 800130e:	bd80      	pop	{r7, pc}
 8001310:	200000cc 	.word	0x200000cc

08001314 <GPS_CheckSum>:

/* checks checksum returns GPS_ok if data is valid*/
uint8_t GPS_CheckSum(uint8_t *buf, uint8_t len){
 8001314:	b580      	push	{r7, lr}
 8001316:	b084      	sub	sp, #16
 8001318:	af00      	add	r7, sp, #0
 800131a:	6078      	str	r0, [r7, #4]
 800131c:	460b      	mov	r3, r1
 800131e:	70fb      	strb	r3, [r7, #3]
	uint8_t sum;
	uint8_t check = 0;
 8001320:	2300      	movs	r3, #0
 8001322:	73fb      	strb	r3, [r7, #15]

	if(GPS_HexToByte((buf + len - 2), &sum) != GPS_OK){
 8001324:	78fb      	ldrb	r3, [r7, #3]
 8001326:	3b02      	subs	r3, #2
 8001328:	687a      	ldr	r2, [r7, #4]
 800132a:	4413      	add	r3, r2
 800132c:	f107 020d 	add.w	r2, r7, #13
 8001330:	4611      	mov	r1, r2
 8001332:	4618      	mov	r0, r3
 8001334:	f000 f822 	bl	800137c <GPS_HexToByte>
 8001338:	4603      	mov	r3, r0
 800133a:	2b01      	cmp	r3, #1
 800133c:	d001      	beq.n	8001342 <GPS_CheckSum+0x2e>
		return GPS_NOK;
 800133e:	2300      	movs	r3, #0
 8001340:	e018      	b.n	8001374 <GPS_CheckSum+0x60>
	}

	for(uint8_t i = 0; i < (len - 3); i++){
 8001342:	2300      	movs	r3, #0
 8001344:	73bb      	strb	r3, [r7, #14]
 8001346:	e009      	b.n	800135c <GPS_CheckSum+0x48>
		check ^= buf[i];
 8001348:	7bbb      	ldrb	r3, [r7, #14]
 800134a:	687a      	ldr	r2, [r7, #4]
 800134c:	4413      	add	r3, r2
 800134e:	781a      	ldrb	r2, [r3, #0]
 8001350:	7bfb      	ldrb	r3, [r7, #15]
 8001352:	4053      	eors	r3, r2
 8001354:	73fb      	strb	r3, [r7, #15]
	for(uint8_t i = 0; i < (len - 3); i++){
 8001356:	7bbb      	ldrb	r3, [r7, #14]
 8001358:	3301      	adds	r3, #1
 800135a:	73bb      	strb	r3, [r7, #14]
 800135c:	7bba      	ldrb	r2, [r7, #14]
 800135e:	78fb      	ldrb	r3, [r7, #3]
 8001360:	3b03      	subs	r3, #3
 8001362:	429a      	cmp	r2, r3
 8001364:	dbf0      	blt.n	8001348 <GPS_CheckSum+0x34>
	}

	if(check == sum){
 8001366:	7b7b      	ldrb	r3, [r7, #13]
 8001368:	7bfa      	ldrb	r2, [r7, #15]
 800136a:	429a      	cmp	r2, r3
 800136c:	d101      	bne.n	8001372 <GPS_CheckSum+0x5e>
		return GPS_OK;
 800136e:	2301      	movs	r3, #1
 8001370:	e000      	b.n	8001374 <GPS_CheckSum+0x60>
	}

	return GPS_NOK;
 8001372:	2300      	movs	r3, #0

}
 8001374:	4618      	mov	r0, r3
 8001376:	3710      	adds	r7, #16
 8001378:	46bd      	mov	sp, r7
 800137a:	bd80      	pop	{r7, pc}

0800137c <GPS_HexToByte>:

/* converts hex string e.g. AB (0xAB) to byte value writes to value, returns GPS_OK if valid hex */
uint8_t GPS_HexToByte(uint8_t *hex, uint8_t *value){
 800137c:	b480      	push	{r7}
 800137e:	b085      	sub	sp, #20
 8001380:	af00      	add	r7, sp, #0
 8001382:	6078      	str	r0, [r7, #4]
 8001384:	6039      	str	r1, [r7, #0]
	uint8_t temp[2];

	for(uint8_t i = 0; i < 2; i++){
 8001386:	2300      	movs	r3, #0
 8001388:	73fb      	strb	r3, [r7, #15]
 800138a:	e04c      	b.n	8001426 <GPS_HexToByte+0xaa>
		temp[i] = hex[i];
 800138c:	7bfb      	ldrb	r3, [r7, #15]
 800138e:	687a      	ldr	r2, [r7, #4]
 8001390:	441a      	add	r2, r3
 8001392:	7bfb      	ldrb	r3, [r7, #15]
 8001394:	7812      	ldrb	r2, [r2, #0]
 8001396:	f107 0110 	add.w	r1, r7, #16
 800139a:	440b      	add	r3, r1
 800139c:	f803 2c04 	strb.w	r2, [r3, #-4]
		if(temp[i] > 47 && temp[i] < 58){
 80013a0:	7bfb      	ldrb	r3, [r7, #15]
 80013a2:	f107 0210 	add.w	r2, r7, #16
 80013a6:	4413      	add	r3, r2
 80013a8:	f813 3c04 	ldrb.w	r3, [r3, #-4]
 80013ac:	2b2f      	cmp	r3, #47	; 0x2f
 80013ae:	d916      	bls.n	80013de <GPS_HexToByte+0x62>
 80013b0:	7bfb      	ldrb	r3, [r7, #15]
 80013b2:	f107 0210 	add.w	r2, r7, #16
 80013b6:	4413      	add	r3, r2
 80013b8:	f813 3c04 	ldrb.w	r3, [r3, #-4]
 80013bc:	2b39      	cmp	r3, #57	; 0x39
 80013be:	d80e      	bhi.n	80013de <GPS_HexToByte+0x62>
			temp[i] -= 48;
 80013c0:	7bfb      	ldrb	r3, [r7, #15]
 80013c2:	f107 0210 	add.w	r2, r7, #16
 80013c6:	4413      	add	r3, r2
 80013c8:	f813 2c04 	ldrb.w	r2, [r3, #-4]
 80013cc:	7bfb      	ldrb	r3, [r7, #15]
 80013ce:	3a30      	subs	r2, #48	; 0x30
 80013d0:	b2d2      	uxtb	r2, r2
 80013d2:	f107 0110 	add.w	r1, r7, #16
 80013d6:	440b      	add	r3, r1
 80013d8:	f803 2c04 	strb.w	r2, [r3, #-4]
 80013dc:	e020      	b.n	8001420 <GPS_HexToByte+0xa4>
		}else if(temp[i] > 64 && temp[i] < 71){
 80013de:	7bfb      	ldrb	r3, [r7, #15]
 80013e0:	f107 0210 	add.w	r2, r7, #16
 80013e4:	4413      	add	r3, r2
 80013e6:	f813 3c04 	ldrb.w	r3, [r3, #-4]
 80013ea:	2b40      	cmp	r3, #64	; 0x40
 80013ec:	d916      	bls.n	800141c <GPS_HexToByte+0xa0>
 80013ee:	7bfb      	ldrb	r3, [r7, #15]
 80013f0:	f107 0210 	add.w	r2, r7, #16
 80013f4:	4413      	add	r3, r2
 80013f6:	f813 3c04 	ldrb.w	r3, [r3, #-4]
 80013fa:	2b46      	cmp	r3, #70	; 0x46
 80013fc:	d80e      	bhi.n	800141c <GPS_HexToByte+0xa0>
			temp[i] -= 55;
 80013fe:	7bfb      	ldrb	r3, [r7, #15]
 8001400:	f107 0210 	add.w	r2, r7, #16
 8001404:	4413      	add	r3, r2
 8001406:	f813 2c04 	ldrb.w	r2, [r3, #-4]
 800140a:	7bfb      	ldrb	r3, [r7, #15]
 800140c:	3a37      	subs	r2, #55	; 0x37
 800140e:	b2d2      	uxtb	r2, r2
 8001410:	f107 0110 	add.w	r1, r7, #16
 8001414:	440b      	add	r3, r1
 8001416:	f803 2c04 	strb.w	r2, [r3, #-4]
 800141a:	e001      	b.n	8001420 <GPS_HexToByte+0xa4>
		}else{
			return GPS_NOK;
 800141c:	2300      	movs	r3, #0
 800141e:	e00e      	b.n	800143e <GPS_HexToByte+0xc2>
	for(uint8_t i = 0; i < 2; i++){
 8001420:	7bfb      	ldrb	r3, [r7, #15]
 8001422:	3301      	adds	r3, #1
 8001424:	73fb      	strb	r3, [r7, #15]
 8001426:	7bfb      	ldrb	r3, [r7, #15]
 8001428:	2b01      	cmp	r3, #1
 800142a:	d9af      	bls.n	800138c <GPS_HexToByte+0x10>
		}
	}

	*value = (temp[0] << 4) + temp[1];
 800142c:	7b3b      	ldrb	r3, [r7, #12]
 800142e:	011b      	lsls	r3, r3, #4
 8001430:	b2da      	uxtb	r2, r3
 8001432:	7b7b      	ldrb	r3, [r7, #13]
 8001434:	4413      	add	r3, r2
 8001436:	b2da      	uxtb	r2, r3
 8001438:	683b      	ldr	r3, [r7, #0]
 800143a:	701a      	strb	r2, [r3, #0]

	return GPS_OK;
 800143c:	2301      	movs	r3, #1
}
 800143e:	4618      	mov	r0, r3
 8001440:	3714      	adds	r7, #20
 8001442:	46bd      	mov	sp, r7
 8001444:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001448:	4770      	bx	lr
	...

0800144c <GPS_GetLat>:

/* Returns latitude of length 12*/
void GPS_GetLat(uint8_t *buf){
 800144c:	b480      	push	{r7}
 800144e:	b085      	sub	sp, #20
 8001450:	af00      	add	r7, sp, #0
 8001452:	6078      	str	r0, [r7, #4]
	isNewData = 0;
 8001454:	4b0c      	ldr	r3, [pc, #48]	; (8001488 <GPS_GetLat+0x3c>)
 8001456:	2200      	movs	r2, #0
 8001458:	701a      	strb	r2, [r3, #0]
	for(uint8_t i = 1; i < 10; i++){
 800145a:	2301      	movs	r3, #1
 800145c:	73fb      	strb	r3, [r7, #15]
 800145e:	e009      	b.n	8001474 <GPS_GetLat+0x28>
		buf[i] = gpsData[i];
 8001460:	7bfa      	ldrb	r2, [r7, #15]
 8001462:	7bfb      	ldrb	r3, [r7, #15]
 8001464:	6879      	ldr	r1, [r7, #4]
 8001466:	440b      	add	r3, r1
 8001468:	4908      	ldr	r1, [pc, #32]	; (800148c <GPS_GetLat+0x40>)
 800146a:	5c8a      	ldrb	r2, [r1, r2]
 800146c:	701a      	strb	r2, [r3, #0]
	for(uint8_t i = 1; i < 10; i++){
 800146e:	7bfb      	ldrb	r3, [r7, #15]
 8001470:	3301      	adds	r3, #1
 8001472:	73fb      	strb	r3, [r7, #15]
 8001474:	7bfb      	ldrb	r3, [r7, #15]
 8001476:	2b09      	cmp	r3, #9
 8001478:	d9f2      	bls.n	8001460 <GPS_GetLat+0x14>
	}
}
 800147a:	bf00      	nop
 800147c:	bf00      	nop
 800147e:	3714      	adds	r7, #20
 8001480:	46bd      	mov	sp, r7
 8001482:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001486:	4770      	bx	lr
 8001488:	200000db 	.word	0x200000db
 800148c:	200000ac 	.word	0x200000ac

08001490 <GPS_GetLon>:

/* Returns longitude of length 12*/
void GPS_GetLon(uint8_t *buf){
 8001490:	b480      	push	{r7}
 8001492:	b085      	sub	sp, #20
 8001494:	af00      	add	r7, sp, #0
 8001496:	6078      	str	r0, [r7, #4]
	isNewData = 0;
 8001498:	4b0d      	ldr	r3, [pc, #52]	; (80014d0 <GPS_GetLon+0x40>)
 800149a:	2200      	movs	r2, #0
 800149c:	701a      	strb	r2, [r3, #0]
	for(uint8_t i = 1; i < 10; i++){
 800149e:	2301      	movs	r3, #1
 80014a0:	73fb      	strb	r3, [r7, #15]
 80014a2:	e00b      	b.n	80014bc <GPS_GetLon+0x2c>
		buf[i] = gpsData[i + 12];
 80014a4:	7bfb      	ldrb	r3, [r7, #15]
 80014a6:	f103 020c 	add.w	r2, r3, #12
 80014aa:	7bfb      	ldrb	r3, [r7, #15]
 80014ac:	6879      	ldr	r1, [r7, #4]
 80014ae:	440b      	add	r3, r1
 80014b0:	4908      	ldr	r1, [pc, #32]	; (80014d4 <GPS_GetLon+0x44>)
 80014b2:	5c8a      	ldrb	r2, [r1, r2]
 80014b4:	701a      	strb	r2, [r3, #0]
	for(uint8_t i = 1; i < 10; i++){
 80014b6:	7bfb      	ldrb	r3, [r7, #15]
 80014b8:	3301      	adds	r3, #1
 80014ba:	73fb      	strb	r3, [r7, #15]
 80014bc:	7bfb      	ldrb	r3, [r7, #15]
 80014be:	2b09      	cmp	r3, #9
 80014c0:	d9f0      	bls.n	80014a4 <GPS_GetLon+0x14>
	}
}
 80014c2:	bf00      	nop
 80014c4:	bf00      	nop
 80014c6:	3714      	adds	r7, #20
 80014c8:	46bd      	mov	sp, r7
 80014ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014ce:	4770      	bx	lr
 80014d0:	200000db 	.word	0x200000db
 80014d4:	200000ac 	.word	0x200000ac

080014d8 <GPS_GetSpe>:

/* Returns speed of length 6*/
void GPS_GetSpe(uint8_t *buf){
 80014d8:	b480      	push	{r7}
 80014da:	b085      	sub	sp, #20
 80014dc:	af00      	add	r7, sp, #0
 80014de:	6078      	str	r0, [r7, #4]
	isNewData = 0;
 80014e0:	4b0c      	ldr	r3, [pc, #48]	; (8001514 <GPS_GetSpe+0x3c>)
 80014e2:	2200      	movs	r2, #0
 80014e4:	701a      	strb	r2, [r3, #0]
	for(uint8_t i = 0; i < 6; i++){
 80014e6:	2300      	movs	r3, #0
 80014e8:	73fb      	strb	r3, [r7, #15]
 80014ea:	e009      	b.n	8001500 <GPS_GetSpe+0x28>
		buf[i] = gpsSpeed[i];
 80014ec:	7bfa      	ldrb	r2, [r7, #15]
 80014ee:	7bfb      	ldrb	r3, [r7, #15]
 80014f0:	6879      	ldr	r1, [r7, #4]
 80014f2:	440b      	add	r3, r1
 80014f4:	4908      	ldr	r1, [pc, #32]	; (8001518 <GPS_GetSpe+0x40>)
 80014f6:	5c8a      	ldrb	r2, [r1, r2]
 80014f8:	701a      	strb	r2, [r3, #0]
	for(uint8_t i = 0; i < 6; i++){
 80014fa:	7bfb      	ldrb	r3, [r7, #15]
 80014fc:	3301      	adds	r3, #1
 80014fe:	73fb      	strb	r3, [r7, #15]
 8001500:	7bfb      	ldrb	r3, [r7, #15]
 8001502:	2b05      	cmp	r3, #5
 8001504:	d9f2      	bls.n	80014ec <GPS_GetSpe+0x14>
	}
}
 8001506:	bf00      	nop
 8001508:	bf00      	nop
 800150a:	3714      	adds	r7, #20
 800150c:	46bd      	mov	sp, r7
 800150e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001512:	4770      	bx	lr
 8001514:	200000db 	.word	0x200000db
 8001518:	200000cc 	.word	0x200000cc

0800151c <GPS_GetHei>:

/* Returns height of length 8*/
void GPS_GetHei(uint8_t *buf){
 800151c:	b480      	push	{r7}
 800151e:	b085      	sub	sp, #20
 8001520:	af00      	add	r7, sp, #0
 8001522:	6078      	str	r0, [r7, #4]
	isNewData = 0;
 8001524:	4b0c      	ldr	r3, [pc, #48]	; (8001558 <GPS_GetHei+0x3c>)
 8001526:	2200      	movs	r2, #0
 8001528:	701a      	strb	r2, [r3, #0]
	uint8_t i = 0;
 800152a:	2300      	movs	r3, #0
 800152c:	73fb      	strb	r3, [r7, #15]
	for(; i < 8; i++){
 800152e:	e009      	b.n	8001544 <GPS_GetHei+0x28>
		buf[i] = gpsHeight[i];
 8001530:	7bfa      	ldrb	r2, [r7, #15]
 8001532:	7bfb      	ldrb	r3, [r7, #15]
 8001534:	6879      	ldr	r1, [r7, #4]
 8001536:	440b      	add	r3, r1
 8001538:	4908      	ldr	r1, [pc, #32]	; (800155c <GPS_GetHei+0x40>)
 800153a:	5c8a      	ldrb	r2, [r1, r2]
 800153c:	701a      	strb	r2, [r3, #0]
	for(; i < 8; i++){
 800153e:	7bfb      	ldrb	r3, [r7, #15]
 8001540:	3301      	adds	r3, #1
 8001542:	73fb      	strb	r3, [r7, #15]
 8001544:	7bfb      	ldrb	r3, [r7, #15]
 8001546:	2b07      	cmp	r3, #7
 8001548:	d9f2      	bls.n	8001530 <GPS_GetHei+0x14>
	}
}
 800154a:	bf00      	nop
 800154c:	bf00      	nop
 800154e:	3714      	adds	r7, #20
 8001550:	46bd      	mov	sp, r7
 8001552:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001556:	4770      	bx	lr
 8001558:	200000db 	.word	0x200000db
 800155c:	200000c4 	.word	0x200000c4

08001560 <GPS_GetTime>:

/* Returns time of length 8 in format "hh:mm:ss" */
void GPS_GetTime(uint8_t *buf){
 8001560:	b480      	push	{r7}
 8001562:	b085      	sub	sp, #20
 8001564:	af00      	add	r7, sp, #0
 8001566:	6078      	str	r0, [r7, #4]
	isNewData = 0;
 8001568:	4b19      	ldr	r3, [pc, #100]	; (80015d0 <GPS_GetTime+0x70>)
 800156a:	2200      	movs	r2, #0
 800156c:	701a      	strb	r2, [r3, #0]
//	}else if(strcmp((char *)temp_hour, "23") > 1){
//		uint8_t a = strcmp((char *)temp_hour, "23") > 0;
//		temp_hour[0] = (uint8_t) '0';
//		temp_hour[1] = (uint8_t) '1';
//	}
	buf[2] = ':';
 800156e:	687b      	ldr	r3, [r7, #4]
 8001570:	3302      	adds	r3, #2
 8001572:	223a      	movs	r2, #58	; 0x3a
 8001574:	701a      	strb	r2, [r3, #0]
	buf[5] = ':';
 8001576:	687b      	ldr	r3, [r7, #4]
 8001578:	3305      	adds	r3, #5
 800157a:	223a      	movs	r2, #58	; 0x3a
 800157c:	701a      	strb	r2, [r3, #0]
	for(uint8_t i = 0; i < 2; i++){
 800157e:	2300      	movs	r3, #0
 8001580:	73fb      	strb	r3, [r7, #15]
 8001582:	e01b      	b.n	80015bc <GPS_GetTime+0x5c>
		//buf[i] = temp_hour[i];
		buf[i] = gpsTime[i];
 8001584:	7bfa      	ldrb	r2, [r7, #15]
 8001586:	7bfb      	ldrb	r3, [r7, #15]
 8001588:	6879      	ldr	r1, [r7, #4]
 800158a:	440b      	add	r3, r1
 800158c:	4911      	ldr	r1, [pc, #68]	; (80015d4 <GPS_GetTime+0x74>)
 800158e:	5c8a      	ldrb	r2, [r1, r2]
 8001590:	701a      	strb	r2, [r3, #0]
		buf[i + 3] = gpsTime[i + 2];
 8001592:	7bfb      	ldrb	r3, [r7, #15]
 8001594:	1c9a      	adds	r2, r3, #2
 8001596:	7bfb      	ldrb	r3, [r7, #15]
 8001598:	3303      	adds	r3, #3
 800159a:	6879      	ldr	r1, [r7, #4]
 800159c:	440b      	add	r3, r1
 800159e:	490d      	ldr	r1, [pc, #52]	; (80015d4 <GPS_GetTime+0x74>)
 80015a0:	5c8a      	ldrb	r2, [r1, r2]
 80015a2:	701a      	strb	r2, [r3, #0]
		buf[i + 6] = gpsTime[i + 4];
 80015a4:	7bfb      	ldrb	r3, [r7, #15]
 80015a6:	1d1a      	adds	r2, r3, #4
 80015a8:	7bfb      	ldrb	r3, [r7, #15]
 80015aa:	3306      	adds	r3, #6
 80015ac:	6879      	ldr	r1, [r7, #4]
 80015ae:	440b      	add	r3, r1
 80015b0:	4908      	ldr	r1, [pc, #32]	; (80015d4 <GPS_GetTime+0x74>)
 80015b2:	5c8a      	ldrb	r2, [r1, r2]
 80015b4:	701a      	strb	r2, [r3, #0]
	for(uint8_t i = 0; i < 2; i++){
 80015b6:	7bfb      	ldrb	r3, [r7, #15]
 80015b8:	3301      	adds	r3, #1
 80015ba:	73fb      	strb	r3, [r7, #15]
 80015bc:	7bfb      	ldrb	r3, [r7, #15]
 80015be:	2b01      	cmp	r3, #1
 80015c0:	d9e0      	bls.n	8001584 <GPS_GetTime+0x24>
	}
}
 80015c2:	bf00      	nop
 80015c4:	bf00      	nop
 80015c6:	3714      	adds	r7, #20
 80015c8:	46bd      	mov	sp, r7
 80015ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015ce:	4770      	bx	lr
 80015d0:	200000db 	.word	0x200000db
 80015d4:	200000d4 	.word	0x200000d4

080015d8 <GPS_IsData>:

/* Returns GPS_OK if got any data */
uint8_t GPS_IsData(){
 80015d8:	b480      	push	{r7}
 80015da:	af00      	add	r7, sp, #0
	if(isData){
 80015dc:	4b07      	ldr	r3, [pc, #28]	; (80015fc <GPS_IsData+0x24>)
 80015de:	781b      	ldrb	r3, [r3, #0]
 80015e0:	2b00      	cmp	r3, #0
 80015e2:	d004      	beq.n	80015ee <GPS_IsData+0x16>
		isData = 0;
 80015e4:	4b05      	ldr	r3, [pc, #20]	; (80015fc <GPS_IsData+0x24>)
 80015e6:	2200      	movs	r2, #0
 80015e8:	701a      	strb	r2, [r3, #0]
		return GPS_OK;
 80015ea:	2301      	movs	r3, #1
 80015ec:	e000      	b.n	80015f0 <GPS_IsData+0x18>
	}else{
		return GPS_NOK;
 80015ee:	2300      	movs	r3, #0
	}
}
 80015f0:	4618      	mov	r0, r3
 80015f2:	46bd      	mov	sp, r7
 80015f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015f8:	4770      	bx	lr
 80015fa:	bf00      	nop
 80015fc:	200000da 	.word	0x200000da

08001600 <GSM_InitUart>:
#define GSM_MSG_SEND										26				//CTRL + Z
//#define GSM_MSG_SPACE										32				//SPACE


/* pass UART handle that will communicate with GSM module*/
uint8_t GSM_InitUart(UART_HandleTypeDef *huart){
 8001600:	b480      	push	{r7}
 8001602:	b083      	sub	sp, #12
 8001604:	af00      	add	r7, sp, #0
 8001606:	6078      	str	r0, [r7, #4]
	uart = huart;
 8001608:	4a08      	ldr	r2, [pc, #32]	; (800162c <GSM_InitUart+0x2c>)
 800160a:	687b      	ldr	r3, [r7, #4]
 800160c:	6013      	str	r3, [r2, #0]
	if(huart != uart){
 800160e:	4b07      	ldr	r3, [pc, #28]	; (800162c <GSM_InitUart+0x2c>)
 8001610:	681b      	ldr	r3, [r3, #0]
 8001612:	687a      	ldr	r2, [r7, #4]
 8001614:	429a      	cmp	r2, r3
 8001616:	d001      	beq.n	800161c <GSM_InitUart+0x1c>
		return HAL_ERROR;
 8001618:	2301      	movs	r3, #1
 800161a:	e000      	b.n	800161e <GSM_InitUart+0x1e>
	}else{
		return HAL_OK;
 800161c:	2300      	movs	r3, #0
	}
}
 800161e:	4618      	mov	r0, r3
 8001620:	370c      	adds	r7, #12
 8001622:	46bd      	mov	sp, r7
 8001624:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001628:	4770      	bx	lr
 800162a:	bf00      	nop
 800162c:	200001c8 	.word	0x200001c8

08001630 <GSM_Off>:
	HAL_GPIO_WritePin(GSM_RST_GPIO_Port, GSM_RST_Pin ,GPIO_PIN_SET);
	HAL_GPIO_WritePin(GSM_RTS_GPIO_Port, GSM_RTS_Pin, GPIO_PIN_RESET);
	HAL_GPIO_WritePin(GSM_CTS_GPIO_Port, GSM_CTS_Pin, GPIO_PIN_RESET);
}

void GSM_Off(){
 8001630:	b580      	push	{r7, lr}
 8001632:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(GSM_PWR_GPIO_Port, GSM_PWR_Pin, GPIO_PIN_RESET);
 8001634:	2200      	movs	r2, #0
 8001636:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 800163a:	480b      	ldr	r0, [pc, #44]	; (8001668 <GSM_Off+0x38>)
 800163c:	f002 f86c 	bl	8003718 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GSM_RST_GPIO_Port, GSM_RST_Pin ,GPIO_PIN_RESET);
 8001640:	2200      	movs	r2, #0
 8001642:	f44f 7180 	mov.w	r1, #256	; 0x100
 8001646:	4809      	ldr	r0, [pc, #36]	; (800166c <GSM_Off+0x3c>)
 8001648:	f002 f866 	bl	8003718 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GSM_RTS_GPIO_Port, GSM_RTS_Pin, GPIO_PIN_SET);
 800164c:	2201      	movs	r2, #1
 800164e:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001652:	4806      	ldr	r0, [pc, #24]	; (800166c <GSM_Off+0x3c>)
 8001654:	f002 f860 	bl	8003718 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(GSM_CTS_GPIO_Port, GSM_CTS_Pin, GPIO_PIN_SET);
 8001658:	2201      	movs	r2, #1
 800165a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 800165e:	4802      	ldr	r0, [pc, #8]	; (8001668 <GSM_Off+0x38>)
 8001660:	f002 f85a 	bl	8003718 <HAL_GPIO_WritePin>
}
 8001664:	bf00      	nop
 8001666:	bd80      	pop	{r7, pc}
 8001668:	40020800 	.word	0x40020800
 800166c:	40020400 	.word	0x40020400

08001670 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001670:	b580      	push	{r7, lr}
 8001672:	b0e8      	sub	sp, #416	; 0x1a0
 8001674:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001676:	f001 f973 	bl	8002960 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800167a:	f000 f953 	bl	8001924 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800167e:	f000 fb8b 	bl	8001d98 <MX_GPIO_Init>
  MX_USART1_UART_Init();
 8001682:	f000 faeb 	bl	8001c5c <MX_USART1_UART_Init>
  MX_USART2_UART_Init();
 8001686:	f000 fb13 	bl	8001cb0 <MX_USART2_UART_Init>
  MX_USART6_UART_Init();
 800168a:	f000 fb3b 	bl	8001d04 <MX_USART6_UART_Init>
  MX_DMA_Init();
 800168e:	f000 fb63 	bl	8001d58 <MX_DMA_Init>
  MX_SPI1_Init();
 8001692:	f000 f9c5 	bl	8001a20 <MX_SPI1_Init>
  MX_TIM2_Init();
 8001696:	f000 f9f9 	bl	8001a8c <MX_TIM2_Init>
  MX_TIM3_Init();
 800169a:	f000 fa45 	bl	8001b28 <MX_TIM3_Init>
  MX_CRC_Init();
 800169e:	f000 f9ab 	bl	80019f8 <MX_CRC_Init>
  MX_TIM4_Init();
 80016a2:	f000 fa8d 	bl	8001bc0 <MX_TIM4_Init>
  /* USER CODE BEGIN 2 */

  HAL_TIM_Base_Start_IT(&htim2);
 80016a6:	4889      	ldr	r0, [pc, #548]	; (80018cc <main+0x25c>)
 80016a8:	f003 f96c 	bl	8004984 <HAL_TIM_Base_Start_IT>

  SX1278_hw_t SX1278_hw;
  SX1278_t SX1278;

 //initialize LoRa module
 SX1278_hw.dio0.port = RF_DIO0_GPIO_Port;
 80016ac:	4b88      	ldr	r3, [pc, #544]	; (80018d0 <main+0x260>)
 80016ae:	f8c7 3190 	str.w	r3, [r7, #400]	; 0x190
 SX1278_hw.dio0.pin = RF_DIO0_Pin;
 80016b2:	2320      	movs	r3, #32
 80016b4:	f8c7 318c 	str.w	r3, [r7, #396]	; 0x18c
 SX1278_hw.nss.port = RF_NSS_GPIO_Port;
 80016b8:	4b86      	ldr	r3, [pc, #536]	; (80018d4 <main+0x264>)
 80016ba:	f8c7 3198 	str.w	r3, [r7, #408]	; 0x198
 SX1278_hw.nss.pin = RF_NSS_Pin;
 80016be:	2310      	movs	r3, #16
 80016c0:	f8c7 3194 	str.w	r3, [r7, #404]	; 0x194
 SX1278_hw.reset.port = RF_RST_GPIO_Port;
 80016c4:	4b82      	ldr	r3, [pc, #520]	; (80018d0 <main+0x260>)
 80016c6:	f8c7 3188 	str.w	r3, [r7, #392]	; 0x188
 SX1278_hw.reset.pin = RF_RST_Pin;
 80016ca:	2340      	movs	r3, #64	; 0x40
 80016cc:	f8c7 3184 	str.w	r3, [r7, #388]	; 0x184
 SX1278_hw.spi = &hspi1;
 80016d0:	4b81      	ldr	r3, [pc, #516]	; (80018d8 <main+0x268>)
 80016d2:	f8c7 319c 	str.w	r3, [r7, #412]	; 0x19c
 SX1278.hw = &SX1278_hw;
 80016d6:	f107 0378 	add.w	r3, r7, #120	; 0x78
 80016da:	f507 72c2 	add.w	r2, r7, #388	; 0x184
 80016de:	601a      	str	r2, [r3, #0]

 //HAL_UART_Receive_DMA(&huart1, &rxBuf, 1); DOESN"T work for some reason
 HAL_UART_Receive_IT(&huart1, &rxBuf, 1); // Works like a charm, but not as good as DMA
 80016e0:	2201      	movs	r2, #1
 80016e2:	497e      	ldr	r1, [pc, #504]	; (80018dc <main+0x26c>)
 80016e4:	487e      	ldr	r0, [pc, #504]	; (80018e0 <main+0x270>)
 80016e6:	f003 fe03 	bl	80052f0 <HAL_UART_Receive_IT>
 while(HAL_GPIO_ReadPin(RX_GPIO_Port, RX_Pin) == 0);
 80016ea:	bf00      	nop
 80016ec:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80016f0:	4878      	ldr	r0, [pc, #480]	; (80018d4 <main+0x264>)
 80016f2:	f001 fff9 	bl	80036e8 <HAL_GPIO_ReadPin>
 80016f6:	4603      	mov	r3, r0
 80016f8:	2b00      	cmp	r3, #0
 80016fa:	d0f7      	beq.n	80016ec <main+0x7c>
 HAL_UART_Receive_IT(&huart6, UART6_RxBuf, 2);
 80016fc:	2202      	movs	r2, #2
 80016fe:	4979      	ldr	r1, [pc, #484]	; (80018e4 <main+0x274>)
 8001700:	4879      	ldr	r0, [pc, #484]	; (80018e8 <main+0x278>)
 8001702:	f003 fdf5 	bl	80052f0 <HAL_UART_Receive_IT>

 //HAL_UART_Receive_IT(&huart2, UART6_RxBuf, 2);

 HAL_GPIO_WritePin(RF_RST_GPIO_Port, RF_RST_Pin, GPIO_PIN_SET); // very important.
 8001706:	2201      	movs	r2, #1
 8001708:	2140      	movs	r1, #64	; 0x40
 800170a:	4871      	ldr	r0, [pc, #452]	; (80018d0 <main+0x260>)
 800170c:	f002 f804 	bl	8003718 <HAL_GPIO_WritePin>

 SX1278_hw_Reset(&SX1278_hw);
 8001710:	f507 73c2 	add.w	r3, r7, #388	; 0x184
 8001714:	4618      	mov	r0, r3
 8001716:	f7fe ff73 	bl	8000600 <SX1278_hw_Reset>
//      SX1278_begin(&SX1278, SX1278_433MHZ, MIN_POWER, SX1278_LORA_SF_8, // air time ~ 495ms
//      SX1278_LORA_BW_20_8KHZ, 10);

  	//uint8_t GSM_STATE = 0;

  	GSM_Off();
 800171a:	f7ff ff89 	bl	8001630 <GSM_Off>

  	if(GSM_InitUart(&huart2)){ // if failed, then gg
 800171e:	4873      	ldr	r0, [pc, #460]	; (80018ec <main+0x27c>)
 8001720:	f7ff ff6e 	bl	8001600 <GSM_InitUart>
 8001724:	4603      	mov	r3, r0
 8001726:	2b00      	cmp	r3, #0
 8001728:	d001      	beq.n	800172e <main+0xbe>
  		return 0;
 800172a:	2300      	movs	r3, #0
 800172c:	e0c9      	b.n	80018c2 <main+0x252>

//	 if(GSM_Check_Signal()){
//		GSM_Message_Send(text, sizeof(text), 28654641);
//	  }

	MODE_Set(&SX1278, mode);
 800172e:	4b70      	ldr	r3, [pc, #448]	; (80018f0 <main+0x280>)
 8001730:	781a      	ldrb	r2, [r3, #0]
 8001732:	f107 0378 	add.w	r3, r7, #120	; 0x78
 8001736:	4611      	mov	r1, r2
 8001738:	4618      	mov	r0, r3
 800173a:	f000 fcb5 	bl	80020a8 <MODE_Set>
	if(mode == 0){
 800173e:	4b6c      	ldr	r3, [pc, #432]	; (80018f0 <main+0x280>)
 8001740:	781b      	ldrb	r3, [r3, #0]
 8001742:	2b00      	cmp	r3, #0
 8001744:	d10c      	bne.n	8001760 <main+0xf0>
		ret = SX1278_LoRaEntryRx(&SX1278, MIN_PACKETLENGTH, 2000);
 8001746:	f107 0378 	add.w	r3, r7, #120	; 0x78
 800174a:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 800174e:	2108      	movs	r1, #8
 8001750:	4618      	mov	r0, r3
 8001752:	f7ff fa73 	bl	8000c3c <SX1278_LoRaEntryRx>
 8001756:	4603      	mov	r3, r0
 8001758:	b2da      	uxtb	r2, r3
 800175a:	4b66      	ldr	r3, [pc, #408]	; (80018f4 <main+0x284>)
 800175c:	701a      	strb	r2, [r3, #0]
 800175e:	e009      	b.n	8001774 <main+0x104>
	}else{
		ret = SX1278_FSK_EntryRx(&SX1278, 8);
 8001760:	f107 0378 	add.w	r3, r7, #120	; 0x78
 8001764:	2108      	movs	r1, #8
 8001766:	4618      	mov	r0, r3
 8001768:	f7ff fa04 	bl	8000b74 <SX1278_FSK_EntryRx>
 800176c:	4603      	mov	r3, r0
 800176e:	b2da      	uxtb	r2, r3
 8001770:	4b60      	ldr	r3, [pc, #384]	; (80018f4 <main+0x284>)
 8001772:	701a      	strb	r2, [r3, #0]
	 //HAL_UART_Receive_DMA(&huart6, &cmd_rx_buffer, cmd_rx_buffer_size);
//	uint8_t check_sum;
//	uint8_t check_sum_arr[4] = {0, 0, 0, 0};

	char tel_dataBuf[120];
	memset(tel_dataBuf, 0, sizeof(tel_dataBuf));
 8001774:	463b      	mov	r3, r7
 8001776:	2278      	movs	r2, #120	; 0x78
 8001778:	2100      	movs	r1, #0
 800177a:	4618      	mov	r0, r3
 800177c:	f004 fc60 	bl	8006040 <memset>

//	uint8_t temp;

	//HAL_UART_Transmit_IT(&huart6, UART6_TxBuf, 2);

	while(GPS_IsData() == GPS_NOK){
 8001780:	e00b      	b.n	800179a <main+0x12a>
		if(uartRec){
 8001782:	4b5d      	ldr	r3, [pc, #372]	; (80018f8 <main+0x288>)
 8001784:	781b      	ldrb	r3, [r3, #0]
 8001786:	2b00      	cmp	r3, #0
 8001788:	d007      	beq.n	800179a <main+0x12a>
			GPS_Receive(rxBuf);
 800178a:	4b54      	ldr	r3, [pc, #336]	; (80018dc <main+0x26c>)
 800178c:	781b      	ldrb	r3, [r3, #0]
 800178e:	4618      	mov	r0, r3
 8001790:	f7ff fb8e 	bl	8000eb0 <GPS_Receive>
			uartRec = 0;
 8001794:	4b58      	ldr	r3, [pc, #352]	; (80018f8 <main+0x288>)
 8001796:	2200      	movs	r2, #0
 8001798:	701a      	strb	r2, [r3, #0]
	while(GPS_IsData() == GPS_NOK){
 800179a:	f7ff ff1d 	bl	80015d8 <GPS_IsData>
 800179e:	4603      	mov	r3, r0
 80017a0:	2b00      	cmp	r3, #0
 80017a2:	d0ee      	beq.n	8001782 <main+0x112>

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  	if(uartRec){
 80017a4:	4b54      	ldr	r3, [pc, #336]	; (80018f8 <main+0x288>)
 80017a6:	781b      	ldrb	r3, [r3, #0]
 80017a8:	2b00      	cmp	r3, #0
 80017aa:	d007      	beq.n	80017bc <main+0x14c>
	  		GPS_Receive(rxBuf);
 80017ac:	4b4b      	ldr	r3, [pc, #300]	; (80018dc <main+0x26c>)
 80017ae:	781b      	ldrb	r3, [r3, #0]
 80017b0:	4618      	mov	r0, r3
 80017b2:	f7ff fb7d 	bl	8000eb0 <GPS_Receive>
	  		uartRec = 0;
 80017b6:	4b50      	ldr	r3, [pc, #320]	; (80018f8 <main+0x288>)
 80017b8:	2200      	movs	r2, #0
 80017ba:	701a      	strb	r2, [r3, #0]
	  	}
	  	 if(do_send_tm){ // its time to send gps coordinates
 80017bc:	4b4f      	ldr	r3, [pc, #316]	; (80018fc <main+0x28c>)
 80017be:	781b      	ldrb	r3, [r3, #0]
 80017c0:	2b00      	cmp	r3, #0
 80017c2:	d03a      	beq.n	800183a <main+0x1ca>
	  		 //if(GPS_IsData()){
			 //doRecData = 0; NAV VAJADZIGS JO PROCESI NENOTIEK PARARELI //Igo dumbness//
			 UART6_TxBuf[0] = 0x03;
 80017c4:	4b4e      	ldr	r3, [pc, #312]	; (8001900 <main+0x290>)
 80017c6:	2203      	movs	r2, #3
 80017c8:	701a      	strb	r2, [r3, #0]
			 UART6_TxBuf[1] = 0x99;
 80017ca:	4b4d      	ldr	r3, [pc, #308]	; (8001900 <main+0x290>)
 80017cc:	2299      	movs	r2, #153	; 0x99
 80017ce:	705a      	strb	r2, [r3, #1]
			 HAL_GPIO_WritePin(LED_0_GPIO_Port, LED_0_Pin, GPIO_PIN_SET);
 80017d0:	2201      	movs	r2, #1
 80017d2:	2101      	movs	r1, #1
 80017d4:	483e      	ldr	r0, [pc, #248]	; (80018d0 <main+0x260>)
 80017d6:	f001 ff9f 	bl	8003718 <HAL_GPIO_WritePin>
			 HAL_UART_Transmit_IT(&huart6, UART6_TxBuf, 2);
 80017da:	2202      	movs	r2, #2
 80017dc:	4948      	ldr	r1, [pc, #288]	; (8001900 <main+0x290>)
 80017de:	4842      	ldr	r0, [pc, #264]	; (80018e8 <main+0x278>)
 80017e0:	f003 fd41 	bl	8005266 <HAL_UART_Transmit_IT>
			 if(GPS_IsData()){
 80017e4:	f7ff fef8 	bl	80015d8 <GPS_IsData>
 80017e8:	4603      	mov	r3, r0
 80017ea:	2b00      	cmp	r3, #0
 80017ec:	d004      	beq.n	80017f8 <main+0x188>
			 	 make_string(tel_dataBuf, sizeof(tel_dataBuf));
 80017ee:	463b      	mov	r3, r7
 80017f0:	2178      	movs	r1, #120	; 0x78
 80017f2:	4618      	mov	r0, r3
 80017f4:	f000 fd70 	bl	80022d8 <make_string>
			 }
			 RTTY_Send(&SX1278, tel_dataBuf, strlen(tel_dataBuf));
 80017f8:	463b      	mov	r3, r7
 80017fa:	4618      	mov	r0, r3
 80017fc:	f7fe fcfa 	bl	80001f4 <strlen>
 8001800:	4603      	mov	r3, r0
 8001802:	b2da      	uxtb	r2, r3
 8001804:	4639      	mov	r1, r7
 8001806:	f107 0378 	add.w	r3, r7, #120	; 0x78
 800180a:	4618      	mov	r0, r3
 800180c:	f000 fcda 	bl	80021c4 <RTTY_Send>
			 SX1278_FSK_TxPacket(&SX1278, info_message, 8, 100);
 8001810:	f107 0078 	add.w	r0, r7, #120	; 0x78
 8001814:	2364      	movs	r3, #100	; 0x64
 8001816:	2208      	movs	r2, #8
 8001818:	493a      	ldr	r1, [pc, #232]	; (8001904 <main+0x294>)
 800181a:	f7ff fa75 	bl	8000d08 <SX1278_FSK_TxPacket>
			 SX1278_FSK_EntryRx(&SX1278, 8);
 800181e:	f107 0378 	add.w	r3, r7, #120	; 0x78
 8001822:	2108      	movs	r1, #8
 8001824:	4618      	mov	r0, r3
 8001826:	f7ff f9a5 	bl	8000b74 <SX1278_FSK_EntryRx>
			 //doRecData = 1;
			 HAL_GPIO_WritePin(LED_0_GPIO_Port, LED_0_Pin, GPIO_PIN_RESET);
 800182a:	2200      	movs	r2, #0
 800182c:	2101      	movs	r1, #1
 800182e:	4828      	ldr	r0, [pc, #160]	; (80018d0 <main+0x260>)
 8001830:	f001 ff72 	bl	8003718 <HAL_GPIO_WritePin>

			 HAL_TIM_Base_Start_IT(&htim4);
 8001834:	4834      	ldr	r0, [pc, #208]	; (8001908 <main+0x298>)
 8001836:	f003 f8a5 	bl	8004984 <HAL_TIM_Base_Start_IT>
	  		 //}
	  	}
	  	 if(loraModuleIrq && doRecData){
 800183a:	4b34      	ldr	r3, [pc, #208]	; (800190c <main+0x29c>)
 800183c:	781b      	ldrb	r3, [r3, #0]
 800183e:	2b00      	cmp	r3, #0
 8001840:	d0b0      	beq.n	80017a4 <main+0x134>
 8001842:	4b33      	ldr	r3, [pc, #204]	; (8001910 <main+0x2a0>)
 8001844:	781b      	ldrb	r3, [r3, #0]
 8001846:	2b00      	cmp	r3, #0
 8001848:	d0ac      	beq.n	80017a4 <main+0x134>
			SX1278_FSK_RxPacket(&SX1278, loraBuf, 8, 1000);
 800184a:	f107 0078 	add.w	r0, r7, #120	; 0x78
 800184e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001852:	2208      	movs	r2, #8
 8001854:	492f      	ldr	r1, [pc, #188]	; (8001914 <main+0x2a4>)
 8001856:	f7ff faa5 	bl	8000da4 <SX1278_FSK_RxPacket>
			if(strcmp((char *)loraBuf, "cutropeN") == 0){
 800185a:	492f      	ldr	r1, [pc, #188]	; (8001918 <main+0x2a8>)
 800185c:	482d      	ldr	r0, [pc, #180]	; (8001914 <main+0x2a4>)
 800185e:	f7fe fcbf 	bl	80001e0 <strcmp>
 8001862:	4603      	mov	r3, r0
 8001864:	2b00      	cmp	r3, #0
 8001866:	d117      	bne.n	8001898 <main+0x228>
				HAL_GPIO_WritePin(LED_2_GPIO_Port, LED_2_Pin, GPIO_PIN_SET);
 8001868:	2201      	movs	r2, #1
 800186a:	2104      	movs	r1, #4
 800186c:	4818      	ldr	r0, [pc, #96]	; (80018d0 <main+0x260>)
 800186e:	f001 ff53 	bl	8003718 <HAL_GPIO_WritePin>

				// SENDING COMMAND TO MCU TO CUT THE ROPE
				UART6_TxBuf[0] = 0x4f;
 8001872:	4b23      	ldr	r3, [pc, #140]	; (8001900 <main+0x290>)
 8001874:	224f      	movs	r2, #79	; 0x4f
 8001876:	701a      	strb	r2, [r3, #0]
				UART6_TxBuf[1] = 0xcc;
 8001878:	4b21      	ldr	r3, [pc, #132]	; (8001900 <main+0x290>)
 800187a:	22cc      	movs	r2, #204	; 0xcc
 800187c:	705a      	strb	r2, [r3, #1]
				HAL_UART_Transmit_IT(&huart6, UART6_TxBuf, 2);
 800187e:	2202      	movs	r2, #2
 8001880:	491f      	ldr	r1, [pc, #124]	; (8001900 <main+0x290>)
 8001882:	4819      	ldr	r0, [pc, #100]	; (80018e8 <main+0x278>)
 8001884:	f003 fcef 	bl	8005266 <HAL_UART_Transmit_IT>
				// SENDING COMMAND TO MCU TO CUT THE ROPE

				SX1278_FSK_TxPacket(&SX1278, ok_cut_rope_message, 8, 100);
 8001888:	f107 0078 	add.w	r0, r7, #120	; 0x78
 800188c:	2364      	movs	r3, #100	; 0x64
 800188e:	2208      	movs	r2, #8
 8001890:	4922      	ldr	r1, [pc, #136]	; (800191c <main+0x2ac>)
 8001892:	f7ff fa39 	bl	8000d08 <SX1278_FSK_TxPacket>
 8001896:	e006      	b.n	80018a6 <main+0x236>
			}else{
				SX1278_FSK_TxPacket(&SX1278, nok_ack_message, 8, 100);
 8001898:	f107 0078 	add.w	r0, r7, #120	; 0x78
 800189c:	2364      	movs	r3, #100	; 0x64
 800189e:	2208      	movs	r2, #8
 80018a0:	491f      	ldr	r1, [pc, #124]	; (8001920 <main+0x2b0>)
 80018a2:	f7ff fa31 	bl	8000d08 <SX1278_FSK_TxPacket>
			}
			ret = SX1278_FSK_EntryRx(&SX1278, 8);
 80018a6:	f107 0378 	add.w	r3, r7, #120	; 0x78
 80018aa:	2108      	movs	r1, #8
 80018ac:	4618      	mov	r0, r3
 80018ae:	f7ff f961 	bl	8000b74 <SX1278_FSK_EntryRx>
 80018b2:	4603      	mov	r3, r0
 80018b4:	b2da      	uxtb	r2, r3
 80018b6:	4b0f      	ldr	r3, [pc, #60]	; (80018f4 <main+0x284>)
 80018b8:	701a      	strb	r2, [r3, #0]
	  		loraModuleIrq = 0;
 80018ba:	4b14      	ldr	r3, [pc, #80]	; (800190c <main+0x29c>)
 80018bc:	2200      	movs	r2, #0
 80018be:	701a      	strb	r2, [r3, #0]
	  	if(uartRec){
 80018c0:	e770      	b.n	80017a4 <main+0x134>
  }
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
  /* USER CODE END 3 */
}
 80018c2:	4618      	mov	r0, r3
 80018c4:	f507 77d0 	add.w	r7, r7, #416	; 0x1a0
 80018c8:	46bd      	mov	sp, r7
 80018ca:	bd80      	pop	{r7, pc}
 80018cc:	2000046c 	.word	0x2000046c
 80018d0:	40020400 	.word	0x40020400
 80018d4:	40020000 	.word	0x40020000
 80018d8:	20000414 	.word	0x20000414
 80018dc:	200001c4 	.word	0x200001c4
 80018e0:	200002c4 	.word	0x200002c4
 80018e4:	20000134 	.word	0x20000134
 80018e8:	2000036c 	.word	0x2000036c
 80018ec:	200004b4 	.word	0x200004b4
 80018f0:	2000001c 	.word	0x2000001c
 80018f4:	200000e4 	.word	0x200000e4
 80018f8:	200000dc 	.word	0x200000dc
 80018fc:	200000f8 	.word	0x200000f8
 8001900:	200000fc 	.word	0x200000fc
 8001904:	20000004 	.word	0x20000004
 8001908:	200001cc 	.word	0x200001cc
 800190c:	200000f2 	.word	0x200000f2
 8001910:	2000001d 	.word	0x2000001d
 8001914:	200000e8 	.word	0x200000e8
 8001918:	08006904 	.word	0x08006904
 800191c:	2000000c 	.word	0x2000000c
 8001920:	20000014 	.word	0x20000014

08001924 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001924:	b580      	push	{r7, lr}
 8001926:	b094      	sub	sp, #80	; 0x50
 8001928:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800192a:	f107 0320 	add.w	r3, r7, #32
 800192e:	2230      	movs	r2, #48	; 0x30
 8001930:	2100      	movs	r1, #0
 8001932:	4618      	mov	r0, r3
 8001934:	f004 fb84 	bl	8006040 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001938:	f107 030c 	add.w	r3, r7, #12
 800193c:	2200      	movs	r2, #0
 800193e:	601a      	str	r2, [r3, #0]
 8001940:	605a      	str	r2, [r3, #4]
 8001942:	609a      	str	r2, [r3, #8]
 8001944:	60da      	str	r2, [r3, #12]
 8001946:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001948:	2300      	movs	r3, #0
 800194a:	60bb      	str	r3, [r7, #8]
 800194c:	4b28      	ldr	r3, [pc, #160]	; (80019f0 <SystemClock_Config+0xcc>)
 800194e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001950:	4a27      	ldr	r2, [pc, #156]	; (80019f0 <SystemClock_Config+0xcc>)
 8001952:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001956:	6413      	str	r3, [r2, #64]	; 0x40
 8001958:	4b25      	ldr	r3, [pc, #148]	; (80019f0 <SystemClock_Config+0xcc>)
 800195a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800195c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001960:	60bb      	str	r3, [r7, #8]
 8001962:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 8001964:	2300      	movs	r3, #0
 8001966:	607b      	str	r3, [r7, #4]
 8001968:	4b22      	ldr	r3, [pc, #136]	; (80019f4 <SystemClock_Config+0xd0>)
 800196a:	681b      	ldr	r3, [r3, #0]
 800196c:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 8001970:	4a20      	ldr	r2, [pc, #128]	; (80019f4 <SystemClock_Config+0xd0>)
 8001972:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8001976:	6013      	str	r3, [r2, #0]
 8001978:	4b1e      	ldr	r3, [pc, #120]	; (80019f4 <SystemClock_Config+0xd0>)
 800197a:	681b      	ldr	r3, [r3, #0]
 800197c:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 8001980:	607b      	str	r3, [r7, #4]
 8001982:	687b      	ldr	r3, [r7, #4]
  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8001984:	2301      	movs	r3, #1
 8001986:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8001988:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 800198c:	627b      	str	r3, [r7, #36]	; 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800198e:	2302      	movs	r3, #2
 8001990:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8001992:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8001996:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 8001998:	2304      	movs	r3, #4
 800199a:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 84;
 800199c:	2354      	movs	r3, #84	; 0x54
 800199e:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80019a0:	2302      	movs	r3, #2
 80019a2:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 4;
 80019a4:	2304      	movs	r3, #4
 80019a6:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80019a8:	f107 0320 	add.w	r3, r7, #32
 80019ac:	4618      	mov	r0, r3
 80019ae:	f001 fee5 	bl	800377c <HAL_RCC_OscConfig>
 80019b2:	4603      	mov	r3, r0
 80019b4:	2b00      	cmp	r3, #0
 80019b6:	d001      	beq.n	80019bc <SystemClock_Config+0x98>
  {
    Error_Handler();
 80019b8:	f000 fcf2 	bl	80023a0 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80019bc:	230f      	movs	r3, #15
 80019be:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80019c0:	2302      	movs	r3, #2
 80019c2:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80019c4:	2300      	movs	r3, #0
 80019c6:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 80019c8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80019cc:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80019ce:	2300      	movs	r3, #0
 80019d0:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 80019d2:	f107 030c 	add.w	r3, r7, #12
 80019d6:	2102      	movs	r1, #2
 80019d8:	4618      	mov	r0, r3
 80019da:	f002 f947 	bl	8003c6c <HAL_RCC_ClockConfig>
 80019de:	4603      	mov	r3, r0
 80019e0:	2b00      	cmp	r3, #0
 80019e2:	d001      	beq.n	80019e8 <SystemClock_Config+0xc4>
  {
    Error_Handler();
 80019e4:	f000 fcdc 	bl	80023a0 <Error_Handler>
  }
}
 80019e8:	bf00      	nop
 80019ea:	3750      	adds	r7, #80	; 0x50
 80019ec:	46bd      	mov	sp, r7
 80019ee:	bd80      	pop	{r7, pc}
 80019f0:	40023800 	.word	0x40023800
 80019f4:	40007000 	.word	0x40007000

080019f8 <MX_CRC_Init>:
  * @brief CRC Initialization Function
  * @param None
  * @retval None
  */
static void MX_CRC_Init(void)
{
 80019f8:	b580      	push	{r7, lr}
 80019fa:	af00      	add	r7, sp, #0
  /* USER CODE END CRC_Init 0 */

  /* USER CODE BEGIN CRC_Init 1 */

  /* USER CODE END CRC_Init 1 */
  hcrc.Instance = CRC;
 80019fc:	4b06      	ldr	r3, [pc, #24]	; (8001a18 <MX_CRC_Init+0x20>)
 80019fe:	4a07      	ldr	r2, [pc, #28]	; (8001a1c <MX_CRC_Init+0x24>)
 8001a00:	601a      	str	r2, [r3, #0]
  if (HAL_CRC_Init(&hcrc) != HAL_OK)
 8001a02:	4805      	ldr	r0, [pc, #20]	; (8001a18 <MX_CRC_Init+0x20>)
 8001a04:	f001 f953 	bl	8002cae <HAL_CRC_Init>
 8001a08:	4603      	mov	r3, r0
 8001a0a:	2b00      	cmp	r3, #0
 8001a0c:	d001      	beq.n	8001a12 <MX_CRC_Init+0x1a>
  {
    Error_Handler();
 8001a0e:	f000 fcc7 	bl	80023a0 <Error_Handler>
  }
  /* USER CODE BEGIN CRC_Init 2 */

  /* USER CODE END CRC_Init 2 */

}
 8001a12:	bf00      	nop
 8001a14:	bd80      	pop	{r7, pc}
 8001a16:	bf00      	nop
 8001a18:	20000214 	.word	0x20000214
 8001a1c:	40023000 	.word	0x40023000

08001a20 <MX_SPI1_Init>:
  * @brief SPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI1_Init(void)
{
 8001a20:	b580      	push	{r7, lr}
 8001a22:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  /* SPI1 parameter configuration*/
  hspi1.Instance = SPI1;
 8001a24:	4b17      	ldr	r3, [pc, #92]	; (8001a84 <MX_SPI1_Init+0x64>)
 8001a26:	4a18      	ldr	r2, [pc, #96]	; (8001a88 <MX_SPI1_Init+0x68>)
 8001a28:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 8001a2a:	4b16      	ldr	r3, [pc, #88]	; (8001a84 <MX_SPI1_Init+0x64>)
 8001a2c:	f44f 7282 	mov.w	r2, #260	; 0x104
 8001a30:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8001a32:	4b14      	ldr	r3, [pc, #80]	; (8001a84 <MX_SPI1_Init+0x64>)
 8001a34:	2200      	movs	r2, #0
 8001a36:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8001a38:	4b12      	ldr	r3, [pc, #72]	; (8001a84 <MX_SPI1_Init+0x64>)
 8001a3a:	2200      	movs	r2, #0
 8001a3c:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8001a3e:	4b11      	ldr	r3, [pc, #68]	; (8001a84 <MX_SPI1_Init+0x64>)
 8001a40:	2200      	movs	r2, #0
 8001a42:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8001a44:	4b0f      	ldr	r3, [pc, #60]	; (8001a84 <MX_SPI1_Init+0x64>)
 8001a46:	2200      	movs	r2, #0
 8001a48:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 8001a4a:	4b0e      	ldr	r3, [pc, #56]	; (8001a84 <MX_SPI1_Init+0x64>)
 8001a4c:	f44f 7200 	mov.w	r2, #512	; 0x200
 8001a50:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_32;
 8001a52:	4b0c      	ldr	r3, [pc, #48]	; (8001a84 <MX_SPI1_Init+0x64>)
 8001a54:	2220      	movs	r2, #32
 8001a56:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8001a58:	4b0a      	ldr	r3, [pc, #40]	; (8001a84 <MX_SPI1_Init+0x64>)
 8001a5a:	2200      	movs	r2, #0
 8001a5c:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8001a5e:	4b09      	ldr	r3, [pc, #36]	; (8001a84 <MX_SPI1_Init+0x64>)
 8001a60:	2200      	movs	r2, #0
 8001a62:	625a      	str	r2, [r3, #36]	; 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8001a64:	4b07      	ldr	r3, [pc, #28]	; (8001a84 <MX_SPI1_Init+0x64>)
 8001a66:	2200      	movs	r2, #0
 8001a68:	629a      	str	r2, [r3, #40]	; 0x28
  hspi1.Init.CRCPolynomial = 10;
 8001a6a:	4b06      	ldr	r3, [pc, #24]	; (8001a84 <MX_SPI1_Init+0x64>)
 8001a6c:	220a      	movs	r2, #10
 8001a6e:	62da      	str	r2, [r3, #44]	; 0x2c
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 8001a70:	4804      	ldr	r0, [pc, #16]	; (8001a84 <MX_SPI1_Init+0x64>)
 8001a72:	f002 faf7 	bl	8004064 <HAL_SPI_Init>
 8001a76:	4603      	mov	r3, r0
 8001a78:	2b00      	cmp	r3, #0
 8001a7a:	d001      	beq.n	8001a80 <MX_SPI1_Init+0x60>
  {
    Error_Handler();
 8001a7c:	f000 fc90 	bl	80023a0 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8001a80:	bf00      	nop
 8001a82:	bd80      	pop	{r7, pc}
 8001a84:	20000414 	.word	0x20000414
 8001a88:	40013000 	.word	0x40013000

08001a8c <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001a8c:	b580      	push	{r7, lr}
 8001a8e:	b086      	sub	sp, #24
 8001a90:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001a92:	f107 0308 	add.w	r3, r7, #8
 8001a96:	2200      	movs	r2, #0
 8001a98:	601a      	str	r2, [r3, #0]
 8001a9a:	605a      	str	r2, [r3, #4]
 8001a9c:	609a      	str	r2, [r3, #8]
 8001a9e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001aa0:	463b      	mov	r3, r7
 8001aa2:	2200      	movs	r2, #0
 8001aa4:	601a      	str	r2, [r3, #0]
 8001aa6:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001aa8:	4b1e      	ldr	r3, [pc, #120]	; (8001b24 <MX_TIM2_Init+0x98>)
 8001aaa:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8001aae:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 32000;
 8001ab0:	4b1c      	ldr	r3, [pc, #112]	; (8001b24 <MX_TIM2_Init+0x98>)
 8001ab2:	f44f 42fa 	mov.w	r2, #32000	; 0x7d00
 8001ab6:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001ab8:	4b1a      	ldr	r3, [pc, #104]	; (8001b24 <MX_TIM2_Init+0x98>)
 8001aba:	2200      	movs	r2, #0
 8001abc:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 2625;
 8001abe:	4b19      	ldr	r3, [pc, #100]	; (8001b24 <MX_TIM2_Init+0x98>)
 8001ac0:	f640 2241 	movw	r2, #2625	; 0xa41
 8001ac4:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001ac6:	4b17      	ldr	r3, [pc, #92]	; (8001b24 <MX_TIM2_Init+0x98>)
 8001ac8:	2200      	movs	r2, #0
 8001aca:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001acc:	4b15      	ldr	r3, [pc, #84]	; (8001b24 <MX_TIM2_Init+0x98>)
 8001ace:	2200      	movs	r2, #0
 8001ad0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001ad2:	4814      	ldr	r0, [pc, #80]	; (8001b24 <MX_TIM2_Init+0x98>)
 8001ad4:	f002 ff06 	bl	80048e4 <HAL_TIM_Base_Init>
 8001ad8:	4603      	mov	r3, r0
 8001ada:	2b00      	cmp	r3, #0
 8001adc:	d001      	beq.n	8001ae2 <MX_TIM2_Init+0x56>
  {
    Error_Handler();
 8001ade:	f000 fc5f 	bl	80023a0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001ae2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001ae6:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001ae8:	f107 0308 	add.w	r3, r7, #8
 8001aec:	4619      	mov	r1, r3
 8001aee:	480d      	ldr	r0, [pc, #52]	; (8001b24 <MX_TIM2_Init+0x98>)
 8001af0:	f003 f8e1 	bl	8004cb6 <HAL_TIM_ConfigClockSource>
 8001af4:	4603      	mov	r3, r0
 8001af6:	2b00      	cmp	r3, #0
 8001af8:	d001      	beq.n	8001afe <MX_TIM2_Init+0x72>
  {
    Error_Handler();
 8001afa:	f000 fc51 	bl	80023a0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001afe:	2300      	movs	r3, #0
 8001b00:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001b02:	2300      	movs	r3, #0
 8001b04:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001b06:	463b      	mov	r3, r7
 8001b08:	4619      	mov	r1, r3
 8001b0a:	4806      	ldr	r0, [pc, #24]	; (8001b24 <MX_TIM2_Init+0x98>)
 8001b0c:	f003 fadc 	bl	80050c8 <HAL_TIMEx_MasterConfigSynchronization>
 8001b10:	4603      	mov	r3, r0
 8001b12:	2b00      	cmp	r3, #0
 8001b14:	d001      	beq.n	8001b1a <MX_TIM2_Init+0x8e>
  {
    Error_Handler();
 8001b16:	f000 fc43 	bl	80023a0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001b1a:	bf00      	nop
 8001b1c:	3718      	adds	r7, #24
 8001b1e:	46bd      	mov	sp, r7
 8001b20:	bd80      	pop	{r7, pc}
 8001b22:	bf00      	nop
 8001b24:	2000046c 	.word	0x2000046c

08001b28 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001b28:	b580      	push	{r7, lr}
 8001b2a:	b086      	sub	sp, #24
 8001b2c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001b2e:	f107 0308 	add.w	r3, r7, #8
 8001b32:	2200      	movs	r2, #0
 8001b34:	601a      	str	r2, [r3, #0]
 8001b36:	605a      	str	r2, [r3, #4]
 8001b38:	609a      	str	r2, [r3, #8]
 8001b3a:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001b3c:	463b      	mov	r3, r7
 8001b3e:	2200      	movs	r2, #0
 8001b40:	601a      	str	r2, [r3, #0]
 8001b42:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001b44:	4b1c      	ldr	r3, [pc, #112]	; (8001bb8 <MX_TIM3_Init+0x90>)
 8001b46:	4a1d      	ldr	r2, [pc, #116]	; (8001bbc <MX_TIM3_Init+0x94>)
 8001b48:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 84;
 8001b4a:	4b1b      	ldr	r3, [pc, #108]	; (8001bb8 <MX_TIM3_Init+0x90>)
 8001b4c:	2254      	movs	r2, #84	; 0x54
 8001b4e:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001b50:	4b19      	ldr	r3, [pc, #100]	; (8001bb8 <MX_TIM3_Init+0x90>)
 8001b52:	2200      	movs	r2, #0
 8001b54:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 1;
 8001b56:	4b18      	ldr	r3, [pc, #96]	; (8001bb8 <MX_TIM3_Init+0x90>)
 8001b58:	2201      	movs	r2, #1
 8001b5a:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001b5c:	4b16      	ldr	r3, [pc, #88]	; (8001bb8 <MX_TIM3_Init+0x90>)
 8001b5e:	2200      	movs	r2, #0
 8001b60:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001b62:	4b15      	ldr	r3, [pc, #84]	; (8001bb8 <MX_TIM3_Init+0x90>)
 8001b64:	2200      	movs	r2, #0
 8001b66:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8001b68:	4813      	ldr	r0, [pc, #76]	; (8001bb8 <MX_TIM3_Init+0x90>)
 8001b6a:	f002 febb 	bl	80048e4 <HAL_TIM_Base_Init>
 8001b6e:	4603      	mov	r3, r0
 8001b70:	2b00      	cmp	r3, #0
 8001b72:	d001      	beq.n	8001b78 <MX_TIM3_Init+0x50>
  {
    Error_Handler();
 8001b74:	f000 fc14 	bl	80023a0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001b78:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001b7c:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8001b7e:	f107 0308 	add.w	r3, r7, #8
 8001b82:	4619      	mov	r1, r3
 8001b84:	480c      	ldr	r0, [pc, #48]	; (8001bb8 <MX_TIM3_Init+0x90>)
 8001b86:	f003 f896 	bl	8004cb6 <HAL_TIM_ConfigClockSource>
 8001b8a:	4603      	mov	r3, r0
 8001b8c:	2b00      	cmp	r3, #0
 8001b8e:	d001      	beq.n	8001b94 <MX_TIM3_Init+0x6c>
  {
    Error_Handler();
 8001b90:	f000 fc06 	bl	80023a0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001b94:	2300      	movs	r3, #0
 8001b96:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001b98:	2300      	movs	r3, #0
 8001b9a:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001b9c:	463b      	mov	r3, r7
 8001b9e:	4619      	mov	r1, r3
 8001ba0:	4805      	ldr	r0, [pc, #20]	; (8001bb8 <MX_TIM3_Init+0x90>)
 8001ba2:	f003 fa91 	bl	80050c8 <HAL_TIMEx_MasterConfigSynchronization>
 8001ba6:	4603      	mov	r3, r0
 8001ba8:	2b00      	cmp	r3, #0
 8001baa:	d001      	beq.n	8001bb0 <MX_TIM3_Init+0x88>
  {
    Error_Handler();
 8001bac:	f000 fbf8 	bl	80023a0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8001bb0:	bf00      	nop
 8001bb2:	3718      	adds	r7, #24
 8001bb4:	46bd      	mov	sp, r7
 8001bb6:	bd80      	pop	{r7, pc}
 8001bb8:	2000021c 	.word	0x2000021c
 8001bbc:	40000400 	.word	0x40000400

08001bc0 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8001bc0:	b580      	push	{r7, lr}
 8001bc2:	b086      	sub	sp, #24
 8001bc4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001bc6:	f107 0308 	add.w	r3, r7, #8
 8001bca:	2200      	movs	r2, #0
 8001bcc:	601a      	str	r2, [r3, #0]
 8001bce:	605a      	str	r2, [r3, #4]
 8001bd0:	609a      	str	r2, [r3, #8]
 8001bd2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001bd4:	463b      	mov	r3, r7
 8001bd6:	2200      	movs	r2, #0
 8001bd8:	601a      	str	r2, [r3, #0]
 8001bda:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8001bdc:	4b1d      	ldr	r3, [pc, #116]	; (8001c54 <MX_TIM4_Init+0x94>)
 8001bde:	4a1e      	ldr	r2, [pc, #120]	; (8001c58 <MX_TIM4_Init+0x98>)
 8001be0:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 32000;
 8001be2:	4b1c      	ldr	r3, [pc, #112]	; (8001c54 <MX_TIM4_Init+0x94>)
 8001be4:	f44f 42fa 	mov.w	r2, #32000	; 0x7d00
 8001be8:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001bea:	4b1a      	ldr	r3, [pc, #104]	; (8001c54 <MX_TIM4_Init+0x94>)
 8001bec:	2200      	movs	r2, #0
 8001bee:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 2625;
 8001bf0:	4b18      	ldr	r3, [pc, #96]	; (8001c54 <MX_TIM4_Init+0x94>)
 8001bf2:	f640 2241 	movw	r2, #2625	; 0xa41
 8001bf6:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001bf8:	4b16      	ldr	r3, [pc, #88]	; (8001c54 <MX_TIM4_Init+0x94>)
 8001bfa:	2200      	movs	r2, #0
 8001bfc:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001bfe:	4b15      	ldr	r3, [pc, #84]	; (8001c54 <MX_TIM4_Init+0x94>)
 8001c00:	2200      	movs	r2, #0
 8001c02:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8001c04:	4813      	ldr	r0, [pc, #76]	; (8001c54 <MX_TIM4_Init+0x94>)
 8001c06:	f002 fe6d 	bl	80048e4 <HAL_TIM_Base_Init>
 8001c0a:	4603      	mov	r3, r0
 8001c0c:	2b00      	cmp	r3, #0
 8001c0e:	d001      	beq.n	8001c14 <MX_TIM4_Init+0x54>
  {
    Error_Handler();
 8001c10:	f000 fbc6 	bl	80023a0 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001c14:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8001c18:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8001c1a:	f107 0308 	add.w	r3, r7, #8
 8001c1e:	4619      	mov	r1, r3
 8001c20:	480c      	ldr	r0, [pc, #48]	; (8001c54 <MX_TIM4_Init+0x94>)
 8001c22:	f003 f848 	bl	8004cb6 <HAL_TIM_ConfigClockSource>
 8001c26:	4603      	mov	r3, r0
 8001c28:	2b00      	cmp	r3, #0
 8001c2a:	d001      	beq.n	8001c30 <MX_TIM4_Init+0x70>
  {
    Error_Handler();
 8001c2c:	f000 fbb8 	bl	80023a0 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001c30:	2300      	movs	r3, #0
 8001c32:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001c34:	2300      	movs	r3, #0
 8001c36:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8001c38:	463b      	mov	r3, r7
 8001c3a:	4619      	mov	r1, r3
 8001c3c:	4805      	ldr	r0, [pc, #20]	; (8001c54 <MX_TIM4_Init+0x94>)
 8001c3e:	f003 fa43 	bl	80050c8 <HAL_TIMEx_MasterConfigSynchronization>
 8001c42:	4603      	mov	r3, r0
 8001c44:	2b00      	cmp	r3, #0
 8001c46:	d001      	beq.n	8001c4c <MX_TIM4_Init+0x8c>
  {
    Error_Handler();
 8001c48:	f000 fbaa 	bl	80023a0 <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8001c4c:	bf00      	nop
 8001c4e:	3718      	adds	r7, #24
 8001c50:	46bd      	mov	sp, r7
 8001c52:	bd80      	pop	{r7, pc}
 8001c54:	200001cc 	.word	0x200001cc
 8001c58:	40000800 	.word	0x40000800

08001c5c <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8001c5c:	b580      	push	{r7, lr}
 8001c5e:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001c60:	4b11      	ldr	r3, [pc, #68]	; (8001ca8 <MX_USART1_UART_Init+0x4c>)
 8001c62:	4a12      	ldr	r2, [pc, #72]	; (8001cac <MX_USART1_UART_Init+0x50>)
 8001c64:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 8001c66:	4b10      	ldr	r3, [pc, #64]	; (8001ca8 <MX_USART1_UART_Init+0x4c>)
 8001c68:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8001c6c:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001c6e:	4b0e      	ldr	r3, [pc, #56]	; (8001ca8 <MX_USART1_UART_Init+0x4c>)
 8001c70:	2200      	movs	r2, #0
 8001c72:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001c74:	4b0c      	ldr	r3, [pc, #48]	; (8001ca8 <MX_USART1_UART_Init+0x4c>)
 8001c76:	2200      	movs	r2, #0
 8001c78:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001c7a:	4b0b      	ldr	r3, [pc, #44]	; (8001ca8 <MX_USART1_UART_Init+0x4c>)
 8001c7c:	2200      	movs	r2, #0
 8001c7e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001c80:	4b09      	ldr	r3, [pc, #36]	; (8001ca8 <MX_USART1_UART_Init+0x4c>)
 8001c82:	220c      	movs	r2, #12
 8001c84:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001c86:	4b08      	ldr	r3, [pc, #32]	; (8001ca8 <MX_USART1_UART_Init+0x4c>)
 8001c88:	2200      	movs	r2, #0
 8001c8a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001c8c:	4b06      	ldr	r3, [pc, #24]	; (8001ca8 <MX_USART1_UART_Init+0x4c>)
 8001c8e:	2200      	movs	r2, #0
 8001c90:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001c92:	4805      	ldr	r0, [pc, #20]	; (8001ca8 <MX_USART1_UART_Init+0x4c>)
 8001c94:	f003 fa9a 	bl	80051cc <HAL_UART_Init>
 8001c98:	4603      	mov	r3, r0
 8001c9a:	2b00      	cmp	r3, #0
 8001c9c:	d001      	beq.n	8001ca2 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8001c9e:	f000 fb7f 	bl	80023a0 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001ca2:	bf00      	nop
 8001ca4:	bd80      	pop	{r7, pc}
 8001ca6:	bf00      	nop
 8001ca8:	200002c4 	.word	0x200002c4
 8001cac:	40011000 	.word	0x40011000

08001cb0 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001cb0:	b580      	push	{r7, lr}
 8001cb2:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001cb4:	4b11      	ldr	r3, [pc, #68]	; (8001cfc <MX_USART2_UART_Init+0x4c>)
 8001cb6:	4a12      	ldr	r2, [pc, #72]	; (8001d00 <MX_USART2_UART_Init+0x50>)
 8001cb8:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001cba:	4b10      	ldr	r3, [pc, #64]	; (8001cfc <MX_USART2_UART_Init+0x4c>)
 8001cbc:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001cc0:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001cc2:	4b0e      	ldr	r3, [pc, #56]	; (8001cfc <MX_USART2_UART_Init+0x4c>)
 8001cc4:	2200      	movs	r2, #0
 8001cc6:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001cc8:	4b0c      	ldr	r3, [pc, #48]	; (8001cfc <MX_USART2_UART_Init+0x4c>)
 8001cca:	2200      	movs	r2, #0
 8001ccc:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001cce:	4b0b      	ldr	r3, [pc, #44]	; (8001cfc <MX_USART2_UART_Init+0x4c>)
 8001cd0:	2200      	movs	r2, #0
 8001cd2:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001cd4:	4b09      	ldr	r3, [pc, #36]	; (8001cfc <MX_USART2_UART_Init+0x4c>)
 8001cd6:	220c      	movs	r2, #12
 8001cd8:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001cda:	4b08      	ldr	r3, [pc, #32]	; (8001cfc <MX_USART2_UART_Init+0x4c>)
 8001cdc:	2200      	movs	r2, #0
 8001cde:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001ce0:	4b06      	ldr	r3, [pc, #24]	; (8001cfc <MX_USART2_UART_Init+0x4c>)
 8001ce2:	2200      	movs	r2, #0
 8001ce4:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001ce6:	4805      	ldr	r0, [pc, #20]	; (8001cfc <MX_USART2_UART_Init+0x4c>)
 8001ce8:	f003 fa70 	bl	80051cc <HAL_UART_Init>
 8001cec:	4603      	mov	r3, r0
 8001cee:	2b00      	cmp	r3, #0
 8001cf0:	d001      	beq.n	8001cf6 <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8001cf2:	f000 fb55 	bl	80023a0 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001cf6:	bf00      	nop
 8001cf8:	bd80      	pop	{r7, pc}
 8001cfa:	bf00      	nop
 8001cfc:	200004b4 	.word	0x200004b4
 8001d00:	40004400 	.word	0x40004400

08001d04 <MX_USART6_UART_Init>:
  * @brief USART6 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART6_UART_Init(void)
{
 8001d04:	b580      	push	{r7, lr}
 8001d06:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  huart6.Instance = USART6;
 8001d08:	4b11      	ldr	r3, [pc, #68]	; (8001d50 <MX_USART6_UART_Init+0x4c>)
 8001d0a:	4a12      	ldr	r2, [pc, #72]	; (8001d54 <MX_USART6_UART_Init+0x50>)
 8001d0c:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 115200;
 8001d0e:	4b10      	ldr	r3, [pc, #64]	; (8001d50 <MX_USART6_UART_Init+0x4c>)
 8001d10:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8001d14:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 8001d16:	4b0e      	ldr	r3, [pc, #56]	; (8001d50 <MX_USART6_UART_Init+0x4c>)
 8001d18:	2200      	movs	r2, #0
 8001d1a:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 8001d1c:	4b0c      	ldr	r3, [pc, #48]	; (8001d50 <MX_USART6_UART_Init+0x4c>)
 8001d1e:	2200      	movs	r2, #0
 8001d20:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 8001d22:	4b0b      	ldr	r3, [pc, #44]	; (8001d50 <MX_USART6_UART_Init+0x4c>)
 8001d24:	2200      	movs	r2, #0
 8001d26:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 8001d28:	4b09      	ldr	r3, [pc, #36]	; (8001d50 <MX_USART6_UART_Init+0x4c>)
 8001d2a:	220c      	movs	r2, #12
 8001d2c:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001d2e:	4b08      	ldr	r3, [pc, #32]	; (8001d50 <MX_USART6_UART_Init+0x4c>)
 8001d30:	2200      	movs	r2, #0
 8001d32:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 8001d34:	4b06      	ldr	r3, [pc, #24]	; (8001d50 <MX_USART6_UART_Init+0x4c>)
 8001d36:	2200      	movs	r2, #0
 8001d38:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart6) != HAL_OK)
 8001d3a:	4805      	ldr	r0, [pc, #20]	; (8001d50 <MX_USART6_UART_Init+0x4c>)
 8001d3c:	f003 fa46 	bl	80051cc <HAL_UART_Init>
 8001d40:	4603      	mov	r3, r0
 8001d42:	2b00      	cmp	r3, #0
 8001d44:	d001      	beq.n	8001d4a <MX_USART6_UART_Init+0x46>
  {
    Error_Handler();
 8001d46:	f000 fb2b 	bl	80023a0 <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 8001d4a:	bf00      	nop
 8001d4c:	bd80      	pop	{r7, pc}
 8001d4e:	bf00      	nop
 8001d50:	2000036c 	.word	0x2000036c
 8001d54:	40011400 	.word	0x40011400

08001d58 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001d58:	b580      	push	{r7, lr}
 8001d5a:	b082      	sub	sp, #8
 8001d5c:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8001d5e:	2300      	movs	r3, #0
 8001d60:	607b      	str	r3, [r7, #4]
 8001d62:	4b0c      	ldr	r3, [pc, #48]	; (8001d94 <MX_DMA_Init+0x3c>)
 8001d64:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d66:	4a0b      	ldr	r2, [pc, #44]	; (8001d94 <MX_DMA_Init+0x3c>)
 8001d68:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001d6c:	6313      	str	r3, [r2, #48]	; 0x30
 8001d6e:	4b09      	ldr	r3, [pc, #36]	; (8001d94 <MX_DMA_Init+0x3c>)
 8001d70:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001d72:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8001d76:	607b      	str	r3, [r7, #4]
 8001d78:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream2_IRQn, 0, 0);
 8001d7a:	2200      	movs	r2, #0
 8001d7c:	2100      	movs	r1, #0
 8001d7e:	203a      	movs	r0, #58	; 0x3a
 8001d80:	f000 ff5f 	bl	8002c42 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream2_IRQn);
 8001d84:	203a      	movs	r0, #58	; 0x3a
 8001d86:	f000 ff78 	bl	8002c7a <HAL_NVIC_EnableIRQ>

}
 8001d8a:	bf00      	nop
 8001d8c:	3708      	adds	r7, #8
 8001d8e:	46bd      	mov	sp, r7
 8001d90:	bd80      	pop	{r7, pc}
 8001d92:	bf00      	nop
 8001d94:	40023800 	.word	0x40023800

08001d98 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001d98:	b580      	push	{r7, lr}
 8001d9a:	b08a      	sub	sp, #40	; 0x28
 8001d9c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d9e:	f107 0314 	add.w	r3, r7, #20
 8001da2:	2200      	movs	r2, #0
 8001da4:	601a      	str	r2, [r3, #0]
 8001da6:	605a      	str	r2, [r3, #4]
 8001da8:	609a      	str	r2, [r3, #8]
 8001daa:	60da      	str	r2, [r3, #12]
 8001dac:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001dae:	2300      	movs	r3, #0
 8001db0:	613b      	str	r3, [r7, #16]
 8001db2:	4b5d      	ldr	r3, [pc, #372]	; (8001f28 <MX_GPIO_Init+0x190>)
 8001db4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001db6:	4a5c      	ldr	r2, [pc, #368]	; (8001f28 <MX_GPIO_Init+0x190>)
 8001db8:	f043 0304 	orr.w	r3, r3, #4
 8001dbc:	6313      	str	r3, [r2, #48]	; 0x30
 8001dbe:	4b5a      	ldr	r3, [pc, #360]	; (8001f28 <MX_GPIO_Init+0x190>)
 8001dc0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001dc2:	f003 0304 	and.w	r3, r3, #4
 8001dc6:	613b      	str	r3, [r7, #16]
 8001dc8:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001dca:	2300      	movs	r3, #0
 8001dcc:	60fb      	str	r3, [r7, #12]
 8001dce:	4b56      	ldr	r3, [pc, #344]	; (8001f28 <MX_GPIO_Init+0x190>)
 8001dd0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001dd2:	4a55      	ldr	r2, [pc, #340]	; (8001f28 <MX_GPIO_Init+0x190>)
 8001dd4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8001dd8:	6313      	str	r3, [r2, #48]	; 0x30
 8001dda:	4b53      	ldr	r3, [pc, #332]	; (8001f28 <MX_GPIO_Init+0x190>)
 8001ddc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001dde:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001de2:	60fb      	str	r3, [r7, #12]
 8001de4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001de6:	2300      	movs	r3, #0
 8001de8:	60bb      	str	r3, [r7, #8]
 8001dea:	4b4f      	ldr	r3, [pc, #316]	; (8001f28 <MX_GPIO_Init+0x190>)
 8001dec:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001dee:	4a4e      	ldr	r2, [pc, #312]	; (8001f28 <MX_GPIO_Init+0x190>)
 8001df0:	f043 0301 	orr.w	r3, r3, #1
 8001df4:	6313      	str	r3, [r2, #48]	; 0x30
 8001df6:	4b4c      	ldr	r3, [pc, #304]	; (8001f28 <MX_GPIO_Init+0x190>)
 8001df8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001dfa:	f003 0301 	and.w	r3, r3, #1
 8001dfe:	60bb      	str	r3, [r7, #8]
 8001e00:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001e02:	2300      	movs	r3, #0
 8001e04:	607b      	str	r3, [r7, #4]
 8001e06:	4b48      	ldr	r3, [pc, #288]	; (8001f28 <MX_GPIO_Init+0x190>)
 8001e08:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e0a:	4a47      	ldr	r2, [pc, #284]	; (8001f28 <MX_GPIO_Init+0x190>)
 8001e0c:	f043 0302 	orr.w	r3, r3, #2
 8001e10:	6313      	str	r3, [r2, #48]	; 0x30
 8001e12:	4b45      	ldr	r3, [pc, #276]	; (8001f28 <MX_GPIO_Init+0x190>)
 8001e14:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001e16:	f003 0302 	and.w	r3, r3, #2
 8001e1a:	607b      	str	r3, [r7, #4]
 8001e1c:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GSM_CTS_GPIO_Port, GSM_CTS_Pin, GPIO_PIN_SET);
 8001e1e:	2201      	movs	r2, #1
 8001e20:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001e24:	4841      	ldr	r0, [pc, #260]	; (8001f2c <MX_GPIO_Init+0x194>)
 8001e26:	f001 fc77 	bl	8003718 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GSM_PWR_GPIO_Port, GSM_PWR_Pin, GPIO_PIN_RESET);
 8001e2a:	2200      	movs	r2, #0
 8001e2c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8001e30:	483e      	ldr	r0, [pc, #248]	; (8001f2c <MX_GPIO_Init+0x194>)
 8001e32:	f001 fc71 	bl	8003718 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(RF_NSS_GPIO_Port, RF_NSS_Pin, GPIO_PIN_RESET);
 8001e36:	2200      	movs	r2, #0
 8001e38:	2110      	movs	r1, #16
 8001e3a:	483d      	ldr	r0, [pc, #244]	; (8001f30 <MX_GPIO_Init+0x198>)
 8001e3c:	f001 fc6c 	bl	8003718 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LED_0_Pin|LED_1_Pin|LED_2_Pin|LED_3_Pin
 8001e40:	2200      	movs	r2, #0
 8001e42:	f240 7117 	movw	r1, #1815	; 0x717
 8001e46:	483b      	ldr	r0, [pc, #236]	; (8001f34 <MX_GPIO_Init+0x19c>)
 8001e48:	f001 fc66 	bl	8003718 <HAL_GPIO_WritePin>
                          |RF_DIO1_Pin|GSM_RST_Pin|GSM_RTS_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pins : GSM_CTS_Pin GSM_PWR_Pin */
  GPIO_InitStruct.Pin = GSM_CTS_Pin|GSM_PWR_Pin;
 8001e4c:	f44f 4320 	mov.w	r3, #40960	; 0xa000
 8001e50:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001e52:	2301      	movs	r3, #1
 8001e54:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e56:	2300      	movs	r3, #0
 8001e58:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e5a:	2300      	movs	r3, #0
 8001e5c:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001e5e:	f107 0314 	add.w	r3, r7, #20
 8001e62:	4619      	mov	r1, r3
 8001e64:	4831      	ldr	r0, [pc, #196]	; (8001f2c <MX_GPIO_Init+0x194>)
 8001e66:	f001 fabb 	bl	80033e0 <HAL_GPIO_Init>

  /*Configure GPIO pin : GSM_GPIO1INT_Pin */
  GPIO_InitStruct.Pin = GSM_GPIO1INT_Pin;
 8001e6a:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8001e6e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001e70:	2300      	movs	r3, #0
 8001e72:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e74:	2300      	movs	r3, #0
 8001e76:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GSM_GPIO1INT_GPIO_Port, &GPIO_InitStruct);
 8001e78:	f107 0314 	add.w	r3, r7, #20
 8001e7c:	4619      	mov	r1, r3
 8001e7e:	482b      	ldr	r0, [pc, #172]	; (8001f2c <MX_GPIO_Init+0x194>)
 8001e80:	f001 faae 	bl	80033e0 <HAL_GPIO_Init>

  /*Configure GPIO pin : RF_NSS_Pin */
  GPIO_InitStruct.Pin = RF_NSS_Pin;
 8001e84:	2310      	movs	r3, #16
 8001e86:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001e88:	2301      	movs	r3, #1
 8001e8a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e8c:	2300      	movs	r3, #0
 8001e8e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e90:	2300      	movs	r3, #0
 8001e92:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(RF_NSS_GPIO_Port, &GPIO_InitStruct);
 8001e94:	f107 0314 	add.w	r3, r7, #20
 8001e98:	4619      	mov	r1, r3
 8001e9a:	4825      	ldr	r0, [pc, #148]	; (8001f30 <MX_GPIO_Init+0x198>)
 8001e9c:	f001 faa0 	bl	80033e0 <HAL_GPIO_Init>

  /*Configure GPIO pins : LED_0_Pin LED_1_Pin LED_2_Pin LED_3_Pin
                           RF_DIO1_Pin GSM_RTS_Pin */
  GPIO_InitStruct.Pin = LED_0_Pin|LED_1_Pin|LED_2_Pin|LED_3_Pin
 8001ea0:	f240 6317 	movw	r3, #1559	; 0x617
 8001ea4:	617b      	str	r3, [r7, #20]
                          |RF_DIO1_Pin|GSM_RTS_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001ea6:	2301      	movs	r3, #1
 8001ea8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001eaa:	2300      	movs	r3, #0
 8001eac:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001eae:	2300      	movs	r3, #0
 8001eb0:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001eb2:	f107 0314 	add.w	r3, r7, #20
 8001eb6:	4619      	mov	r1, r3
 8001eb8:	481e      	ldr	r0, [pc, #120]	; (8001f34 <MX_GPIO_Init+0x19c>)
 8001eba:	f001 fa91 	bl	80033e0 <HAL_GPIO_Init>

  /*Configure GPIO pin : RF_DIO0_Pin */
  GPIO_InitStruct.Pin = RF_DIO0_Pin;
 8001ebe:	2320      	movs	r3, #32
 8001ec0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001ec2:	f44f 1388 	mov.w	r3, #1114112	; 0x110000
 8001ec6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ec8:	2300      	movs	r3, #0
 8001eca:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(RF_DIO0_GPIO_Port, &GPIO_InitStruct);
 8001ecc:	f107 0314 	add.w	r3, r7, #20
 8001ed0:	4619      	mov	r1, r3
 8001ed2:	4818      	ldr	r0, [pc, #96]	; (8001f34 <MX_GPIO_Init+0x19c>)
 8001ed4:	f001 fa84 	bl	80033e0 <HAL_GPIO_Init>

  /*Configure GPIO pin : RF_RST_Pin */
  GPIO_InitStruct.Pin = RF_RST_Pin;
 8001ed8:	2340      	movs	r3, #64	; 0x40
 8001eda:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001edc:	2300      	movs	r3, #0
 8001ede:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ee0:	2300      	movs	r3, #0
 8001ee2:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(RF_RST_GPIO_Port, &GPIO_InitStruct);
 8001ee4:	f107 0314 	add.w	r3, r7, #20
 8001ee8:	4619      	mov	r1, r3
 8001eea:	4812      	ldr	r0, [pc, #72]	; (8001f34 <MX_GPIO_Init+0x19c>)
 8001eec:	f001 fa78 	bl	80033e0 <HAL_GPIO_Init>

  /*Configure GPIO pin : GSM_RST_Pin */
  GPIO_InitStruct.Pin = GSM_RST_Pin;
 8001ef0:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001ef4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001ef6:	2301      	movs	r3, #1
 8001ef8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLDOWN;
 8001efa:	2302      	movs	r3, #2
 8001efc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001efe:	2300      	movs	r3, #0
 8001f00:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GSM_RST_GPIO_Port, &GPIO_InitStruct);
 8001f02:	f107 0314 	add.w	r3, r7, #20
 8001f06:	4619      	mov	r1, r3
 8001f08:	480a      	ldr	r0, [pc, #40]	; (8001f34 <MX_GPIO_Init+0x19c>)
 8001f0a:	f001 fa69 	bl	80033e0 <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 0, 0);
 8001f0e:	2200      	movs	r2, #0
 8001f10:	2100      	movs	r1, #0
 8001f12:	2017      	movs	r0, #23
 8001f14:	f000 fe95 	bl	8002c42 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8001f18:	2017      	movs	r0, #23
 8001f1a:	f000 feae 	bl	8002c7a <HAL_NVIC_EnableIRQ>

}
 8001f1e:	bf00      	nop
 8001f20:	3728      	adds	r7, #40	; 0x28
 8001f22:	46bd      	mov	sp, r7
 8001f24:	bd80      	pop	{r7, pc}
 8001f26:	bf00      	nop
 8001f28:	40023800 	.word	0x40023800
 8001f2c:	40020800 	.word	0x40020800
 8001f30:	40020000 	.word	0x40020000
 8001f34:	40020400 	.word	0x40020400

08001f38 <HAL_UART_RxCpltCallback>:
	}else{
		return CMD_ERROR;
	}
}

void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart){
 8001f38:	b580      	push	{r7, lr}
 8001f3a:	b084      	sub	sp, #16
 8001f3c:	af00      	add	r7, sp, #0
 8001f3e:	6078      	str	r0, [r7, #4]
	//gsmRec = 1;
	if(huart == &huart1){
 8001f40:	687b      	ldr	r3, [r7, #4]
 8001f42:	4a3c      	ldr	r2, [pc, #240]	; (8002034 <HAL_UART_RxCpltCallback+0xfc>)
 8001f44:	4293      	cmp	r3, r2
 8001f46:	d107      	bne.n	8001f58 <HAL_UART_RxCpltCallback+0x20>
		HAL_UART_Receive_IT(&huart1, &rxBuf, 1);
 8001f48:	2201      	movs	r2, #1
 8001f4a:	493b      	ldr	r1, [pc, #236]	; (8002038 <HAL_UART_RxCpltCallback+0x100>)
 8001f4c:	4839      	ldr	r0, [pc, #228]	; (8002034 <HAL_UART_RxCpltCallback+0xfc>)
 8001f4e:	f003 f9cf 	bl	80052f0 <HAL_UART_Receive_IT>
		//HAL_UART_Receive_DMA(&huart1, &rxBuf, 1);
		uartRec = 1;
 8001f52:	4b3a      	ldr	r3, [pc, #232]	; (800203c <HAL_UART_RxCpltCallback+0x104>)
 8001f54:	2201      	movs	r2, #1
 8001f56:	701a      	strb	r2, [r3, #0]
	}

	if(huart == &huart6)
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	4a39      	ldr	r2, [pc, #228]	; (8002040 <HAL_UART_RxCpltCallback+0x108>)
 8001f5c:	4293      	cmp	r3, r2
 8001f5e:	d164      	bne.n	800202a <HAL_UART_RxCpltCallback+0xf2>
	{
		if(UART6_RxIsData == 1){
 8001f60:	4b38      	ldr	r3, [pc, #224]	; (8002044 <HAL_UART_RxCpltCallback+0x10c>)
 8001f62:	781b      	ldrb	r3, [r3, #0]
 8001f64:	2b01      	cmp	r3, #1
 8001f66:	d117      	bne.n	8001f98 <HAL_UART_RxCpltCallback+0x60>
			for (uint8_t i = 0; i < UART6_RxBytes; i++)
 8001f68:	2300      	movs	r3, #0
 8001f6a:	73fb      	strb	r3, [r7, #15]
 8001f6c:	e008      	b.n	8001f80 <HAL_UART_RxCpltCallback+0x48>
				UART6_DataBuf[i] = UART6_RxBuf[i];
 8001f6e:	7bfa      	ldrb	r2, [r7, #15]
 8001f70:	7bfb      	ldrb	r3, [r7, #15]
 8001f72:	4935      	ldr	r1, [pc, #212]	; (8002048 <HAL_UART_RxCpltCallback+0x110>)
 8001f74:	5c89      	ldrb	r1, [r1, r2]
 8001f76:	4a35      	ldr	r2, [pc, #212]	; (800204c <HAL_UART_RxCpltCallback+0x114>)
 8001f78:	54d1      	strb	r1, [r2, r3]
			for (uint8_t i = 0; i < UART6_RxBytes; i++)
 8001f7a:	7bfb      	ldrb	r3, [r7, #15]
 8001f7c:	3301      	adds	r3, #1
 8001f7e:	73fb      	strb	r3, [r7, #15]
 8001f80:	4b33      	ldr	r3, [pc, #204]	; (8002050 <HAL_UART_RxCpltCallback+0x118>)
 8001f82:	781b      	ldrb	r3, [r3, #0]
 8001f84:	7bfa      	ldrb	r2, [r7, #15]
 8001f86:	429a      	cmp	r2, r3
 8001f88:	d3f1      	bcc.n	8001f6e <HAL_UART_RxCpltCallback+0x36>
			UART6_RxIsData = 0;
 8001f8a:	4b2e      	ldr	r3, [pc, #184]	; (8002044 <HAL_UART_RxCpltCallback+0x10c>)
 8001f8c:	2200      	movs	r2, #0
 8001f8e:	701a      	strb	r2, [r3, #0]
			UART6_RxBytes = 2;
 8001f90:	4b2f      	ldr	r3, [pc, #188]	; (8002050 <HAL_UART_RxCpltCallback+0x118>)
 8001f92:	2202      	movs	r2, #2
 8001f94:	701a      	strb	r2, [r3, #0]
 8001f96:	e043      	b.n	8002020 <HAL_UART_RxCpltCallback+0xe8>
		}else{
			uint8_t Command = UART6_RxBuf[0];
 8001f98:	4b2b      	ldr	r3, [pc, #172]	; (8002048 <HAL_UART_RxCpltCallback+0x110>)
 8001f9a:	781b      	ldrb	r3, [r3, #0]
 8001f9c:	737b      	strb	r3, [r7, #13]
			uint8_t Parameter = UART6_RxBuf[1];
 8001f9e:	4b2a      	ldr	r3, [pc, #168]	; (8002048 <HAL_UART_RxCpltCallback+0x110>)
 8001fa0:	785b      	ldrb	r3, [r3, #1]
 8001fa2:	733b      	strb	r3, [r7, #12]

			if(Command != 0x02){
 8001fa4:	7b7b      	ldrb	r3, [r7, #13]
 8001fa6:	2b02      	cmp	r3, #2
 8001fa8:	d007      	beq.n	8001fba <HAL_UART_RxCpltCallback+0x82>
				UART6_RxBytes = 2;
 8001faa:	4b29      	ldr	r3, [pc, #164]	; (8002050 <HAL_UART_RxCpltCallback+0x118>)
 8001fac:	2202      	movs	r2, #2
 8001fae:	701a      	strb	r2, [r3, #0]
				HAL_UART_Receive_IT(&huart6, UART6_RxBuf, 2);
 8001fb0:	2202      	movs	r2, #2
 8001fb2:	4925      	ldr	r1, [pc, #148]	; (8002048 <HAL_UART_RxCpltCallback+0x110>)
 8001fb4:	4822      	ldr	r0, [pc, #136]	; (8002040 <HAL_UART_RxCpltCallback+0x108>)
 8001fb6:	f003 f99b 	bl	80052f0 <HAL_UART_Receive_IT>
			}
			switch(Command){
 8001fba:	7b7b      	ldrb	r3, [r7, #13]
 8001fbc:	2b02      	cmp	r3, #2
 8001fbe:	d002      	beq.n	8001fc6 <HAL_UART_RxCpltCallback+0x8e>
 8001fc0:	2b03      	cmp	r3, #3
 8001fc2:	d00e      	beq.n	8001fe2 <HAL_UART_RxCpltCallback+0xaa>
					HAL_UART_Transmit_IT(&huart6, UART6_TxBuf, Parameter);
				break;
				default:
					//nothing happens
					//HAL_UART_Receive_IT(&huart6, UART6_RxBuf, UART6_RxBytes);
				break;
 8001fc4:	e02c      	b.n	8002020 <HAL_UART_RxCpltCallback+0xe8>
					UART6_RxIsData = 1;
 8001fc6:	4b1f      	ldr	r3, [pc, #124]	; (8002044 <HAL_UART_RxCpltCallback+0x10c>)
 8001fc8:	2201      	movs	r2, #1
 8001fca:	701a      	strb	r2, [r3, #0]
					UART6_RxBytes = Parameter;
 8001fcc:	4a20      	ldr	r2, [pc, #128]	; (8002050 <HAL_UART_RxCpltCallback+0x118>)
 8001fce:	7b3b      	ldrb	r3, [r7, #12]
 8001fd0:	7013      	strb	r3, [r2, #0]
					HAL_UART_Receive_IT(&huart6, UART6_RxBuf, Parameter);
 8001fd2:	7b3b      	ldrb	r3, [r7, #12]
 8001fd4:	b29b      	uxth	r3, r3
 8001fd6:	461a      	mov	r2, r3
 8001fd8:	491b      	ldr	r1, [pc, #108]	; (8002048 <HAL_UART_RxCpltCallback+0x110>)
 8001fda:	4819      	ldr	r0, [pc, #100]	; (8002040 <HAL_UART_RxCpltCallback+0x108>)
 8001fdc:	f003 f988 	bl	80052f0 <HAL_UART_Receive_IT>
				break;
 8001fe0:	e01e      	b.n	8002020 <HAL_UART_RxCpltCallback+0xe8>
					UART6_TxBuf[0] = 0x02;
 8001fe2:	4b1c      	ldr	r3, [pc, #112]	; (8002054 <HAL_UART_RxCpltCallback+0x11c>)
 8001fe4:	2202      	movs	r2, #2
 8001fe6:	701a      	strb	r2, [r3, #0]
					UART6_TxBuf[1] = Parameter;
 8001fe8:	4a1a      	ldr	r2, [pc, #104]	; (8002054 <HAL_UART_RxCpltCallback+0x11c>)
 8001fea:	7b3b      	ldrb	r3, [r7, #12]
 8001fec:	7053      	strb	r3, [r2, #1]
					for(uint8_t i = 0; i < Parameter; i++)
 8001fee:	2300      	movs	r3, #0
 8001ff0:	73bb      	strb	r3, [r7, #14]
 8001ff2:	e009      	b.n	8002008 <HAL_UART_RxCpltCallback+0xd0>
						UART6_TxBuf[2 + i] = UART6_DataBuf[i];
 8001ff4:	7bba      	ldrb	r2, [r7, #14]
 8001ff6:	7bbb      	ldrb	r3, [r7, #14]
 8001ff8:	3302      	adds	r3, #2
 8001ffa:	4914      	ldr	r1, [pc, #80]	; (800204c <HAL_UART_RxCpltCallback+0x114>)
 8001ffc:	5c89      	ldrb	r1, [r1, r2]
 8001ffe:	4a15      	ldr	r2, [pc, #84]	; (8002054 <HAL_UART_RxCpltCallback+0x11c>)
 8002000:	54d1      	strb	r1, [r2, r3]
					for(uint8_t i = 0; i < Parameter; i++)
 8002002:	7bbb      	ldrb	r3, [r7, #14]
 8002004:	3301      	adds	r3, #1
 8002006:	73bb      	strb	r3, [r7, #14]
 8002008:	7bba      	ldrb	r2, [r7, #14]
 800200a:	7b3b      	ldrb	r3, [r7, #12]
 800200c:	429a      	cmp	r2, r3
 800200e:	d3f1      	bcc.n	8001ff4 <HAL_UART_RxCpltCallback+0xbc>
					HAL_UART_Transmit_IT(&huart6, UART6_TxBuf, Parameter);
 8002010:	7b3b      	ldrb	r3, [r7, #12]
 8002012:	b29b      	uxth	r3, r3
 8002014:	461a      	mov	r2, r3
 8002016:	490f      	ldr	r1, [pc, #60]	; (8002054 <HAL_UART_RxCpltCallback+0x11c>)
 8002018:	4809      	ldr	r0, [pc, #36]	; (8002040 <HAL_UART_RxCpltCallback+0x108>)
 800201a:	f003 f924 	bl	8005266 <HAL_UART_Transmit_IT>
				break;
 800201e:	bf00      	nop
			}
		}
		memset(UART6_RxBuf, 0, sizeof(UART6_RxBuf));
 8002020:	2232      	movs	r2, #50	; 0x32
 8002022:	2100      	movs	r1, #0
 8002024:	4808      	ldr	r0, [pc, #32]	; (8002048 <HAL_UART_RxCpltCallback+0x110>)
 8002026:	f004 f80b 	bl	8006040 <memset>
	}
}
 800202a:	bf00      	nop
 800202c:	3710      	adds	r7, #16
 800202e:	46bd      	mov	sp, r7
 8002030:	bd80      	pop	{r7, pc}
 8002032:	bf00      	nop
 8002034:	200002c4 	.word	0x200002c4
 8002038:	200001c4 	.word	0x200001c4
 800203c:	200000dc 	.word	0x200000dc
 8002040:	2000036c 	.word	0x2000036c
 8002044:	200000fb 	.word	0x200000fb
 8002048:	20000134 	.word	0x20000134
 800204c:	20000100 	.word	0x20000100
 8002050:	2000001e 	.word	0x2000001e
 8002054:	200000fc 	.word	0x200000fc

08002058 <HAL_UART_ErrorCallback>:

void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart){
 8002058:	b580      	push	{r7, lr}
 800205a:	b082      	sub	sp, #8
 800205c:	af00      	add	r7, sp, #0
 800205e:	6078      	str	r0, [r7, #4]
	//HAL_UART_Receive_DMA(&huart1, &rxBuf, 1); doesn't work for some reason...
	if(huart == &huart1){
 8002060:	687b      	ldr	r3, [r7, #4]
 8002062:	4a0c      	ldr	r2, [pc, #48]	; (8002094 <HAL_UART_ErrorCallback+0x3c>)
 8002064:	4293      	cmp	r3, r2
 8002066:	d104      	bne.n	8002072 <HAL_UART_ErrorCallback+0x1a>
		HAL_UART_Receive_IT(&huart1, &rxBuf, 1);
 8002068:	2201      	movs	r2, #1
 800206a:	490b      	ldr	r1, [pc, #44]	; (8002098 <HAL_UART_ErrorCallback+0x40>)
 800206c:	4809      	ldr	r0, [pc, #36]	; (8002094 <HAL_UART_ErrorCallback+0x3c>)
 800206e:	f003 f93f 	bl	80052f0 <HAL_UART_Receive_IT>
	}
	if(huart == &huart6){
 8002072:	687b      	ldr	r3, [r7, #4]
 8002074:	4a09      	ldr	r2, [pc, #36]	; (800209c <HAL_UART_ErrorCallback+0x44>)
 8002076:	4293      	cmp	r3, r2
 8002078:	d107      	bne.n	800208a <HAL_UART_ErrorCallback+0x32>
		HAL_UART_Receive_IT(&huart6, UART6_RxBuf, UART6_RxBytes);
 800207a:	4b09      	ldr	r3, [pc, #36]	; (80020a0 <HAL_UART_ErrorCallback+0x48>)
 800207c:	781b      	ldrb	r3, [r3, #0]
 800207e:	b29b      	uxth	r3, r3
 8002080:	461a      	mov	r2, r3
 8002082:	4908      	ldr	r1, [pc, #32]	; (80020a4 <HAL_UART_ErrorCallback+0x4c>)
 8002084:	4805      	ldr	r0, [pc, #20]	; (800209c <HAL_UART_ErrorCallback+0x44>)
 8002086:	f003 f933 	bl	80052f0 <HAL_UART_Receive_IT>
	}
}
 800208a:	bf00      	nop
 800208c:	3708      	adds	r7, #8
 800208e:	46bd      	mov	sp, r7
 8002090:	bd80      	pop	{r7, pc}
 8002092:	bf00      	nop
 8002094:	200002c4 	.word	0x200002c4
 8002098:	200001c4 	.word	0x200001c4
 800209c:	2000036c 	.word	0x2000036c
 80020a0:	2000001e 	.word	0x2000001e
 80020a4:	20000134 	.word	0x20000134

080020a8 <MODE_Set>:

void MODE_Set(SX1278_t * module, uint8_t mode){
 80020a8:	b580      	push	{r7, lr}
 80020aa:	b084      	sub	sp, #16
 80020ac:	af02      	add	r7, sp, #8
 80020ae:	6078      	str	r0, [r7, #4]
 80020b0:	460b      	mov	r3, r1
 80020b2:	70fb      	strb	r3, [r7, #3]
	  switch(mode){
 80020b4:	78fb      	ldrb	r3, [r7, #3]
 80020b6:	2b00      	cmp	r3, #0
 80020b8:	d002      	beq.n	80020c0 <MODE_Set+0x18>
 80020ba:	2b01      	cmp	r3, #1
 80020bc:	d00b      	beq.n	80020d6 <MODE_Set+0x2e>
		  case 1:	// switch to FSK
			  SX1278_FSK_Config(module);
		  break;

		  default: // lets ignore that one
		  break;
 80020be:	e00e      	b.n	80020de <MODE_Set+0x36>
			  SX1278_begin(module, SX1278_433MHZ, MIN_POWER, SX1278_LORA_SF_8, // air time ~ 495ms
 80020c0:	2308      	movs	r3, #8
 80020c2:	9301      	str	r3, [sp, #4]
 80020c4:	2303      	movs	r3, #3
 80020c6:	9300      	str	r3, [sp, #0]
 80020c8:	2302      	movs	r3, #2
 80020ca:	2203      	movs	r2, #3
 80020cc:	2100      	movs	r1, #0
 80020ce:	6878      	ldr	r0, [r7, #4]
 80020d0:	f7fe fec6 	bl	8000e60 <SX1278_begin>
		  break;
 80020d4:	e003      	b.n	80020de <MODE_Set+0x36>
			  SX1278_FSK_Config(module);
 80020d6:	6878      	ldr	r0, [r7, #4]
 80020d8:	f7fe fcdc 	bl	8000a94 <SX1278_FSK_Config>
		  break;
 80020dc:	bf00      	nop
	  }
}
 80020de:	bf00      	nop
 80020e0:	3708      	adds	r7, #8
 80020e2:	46bd      	mov	sp, r7
 80020e4:	bd80      	pop	{r7, pc}
	...

080020e8 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim){
 80020e8:	b580      	push	{r7, lr}
 80020ea:	b082      	sub	sp, #8
 80020ec:	af00      	add	r7, sp, #0
 80020ee:	6078      	str	r0, [r7, #4]
	if(htim->Instance == TIM3){
 80020f0:	687b      	ldr	r3, [r7, #4]
 80020f2:	681b      	ldr	r3, [r3, #0]
 80020f4:	4a22      	ldr	r2, [pc, #136]	; (8002180 <HAL_TIM_PeriodElapsedCallback+0x98>)
 80020f6:	4293      	cmp	r3, r2
 80020f8:	d102      	bne.n	8002100 <HAL_TIM_PeriodElapsedCallback+0x18>
		u_sec_delay = 1;
 80020fa:	4b22      	ldr	r3, [pc, #136]	; (8002184 <HAL_TIM_PeriodElapsedCallback+0x9c>)
 80020fc:	2201      	movs	r2, #1
 80020fe:	601a      	str	r2, [r3, #0]
	}
	if(htim->Instance == TIM2){
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	681b      	ldr	r3, [r3, #0]
 8002104:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002108:	d110      	bne.n	800212c <HAL_TIM_PeriodElapsedCallback+0x44>
		if(sec_gps++ >= 3){
 800210a:	4b1f      	ldr	r3, [pc, #124]	; (8002188 <HAL_TIM_PeriodElapsedCallback+0xa0>)
 800210c:	781b      	ldrb	r3, [r3, #0]
 800210e:	1c5a      	adds	r2, r3, #1
 8002110:	b2d1      	uxtb	r1, r2
 8002112:	4a1d      	ldr	r2, [pc, #116]	; (8002188 <HAL_TIM_PeriodElapsedCallback+0xa0>)
 8002114:	7011      	strb	r1, [r2, #0]
 8002116:	2b02      	cmp	r3, #2
 8002118:	d908      	bls.n	800212c <HAL_TIM_PeriodElapsedCallback+0x44>
			do_send_tm = 1;		// should send TM data
 800211a:	4b1c      	ldr	r3, [pc, #112]	; (800218c <HAL_TIM_PeriodElapsedCallback+0xa4>)
 800211c:	2201      	movs	r2, #1
 800211e:	701a      	strb	r2, [r3, #0]
			sec_gps = 0;
 8002120:	4b19      	ldr	r3, [pc, #100]	; (8002188 <HAL_TIM_PeriodElapsedCallback+0xa0>)
 8002122:	2200      	movs	r2, #0
 8002124:	701a      	strb	r2, [r3, #0]
			HAL_TIM_Base_Stop_IT(&htim2);
 8002126:	481a      	ldr	r0, [pc, #104]	; (8002190 <HAL_TIM_PeriodElapsedCallback+0xa8>)
 8002128:	f002 fc8e 	bl	8004a48 <HAL_TIM_Base_Stop_IT>
		}
	}
	if(htim->Instance == TIM4){
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	681b      	ldr	r3, [r3, #0]
 8002130:	4a18      	ldr	r2, [pc, #96]	; (8002194 <HAL_TIM_PeriodElapsedCallback+0xac>)
 8002132:	4293      	cmp	r3, r2
 8002134:	d120      	bne.n	8002178 <HAL_TIM_PeriodElapsedCallback+0x90>
		if(sec_lora_rec == 0)
 8002136:	4b18      	ldr	r3, [pc, #96]	; (8002198 <HAL_TIM_PeriodElapsedCallback+0xb0>)
 8002138:	781b      	ldrb	r3, [r3, #0]
 800213a:	2b00      	cmp	r3, #0
 800213c:	d105      	bne.n	800214a <HAL_TIM_PeriodElapsedCallback+0x62>
			HAL_GPIO_WritePin(LED_3_GPIO_Port, LED_3_Pin, GPIO_PIN_SET);
 800213e:	2201      	movs	r2, #1
 8002140:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002144:	4815      	ldr	r0, [pc, #84]	; (800219c <HAL_TIM_PeriodElapsedCallback+0xb4>)
 8002146:	f001 fae7 	bl	8003718 <HAL_GPIO_WritePin>
		if(sec_lora_rec++ >= 2){
 800214a:	4b13      	ldr	r3, [pc, #76]	; (8002198 <HAL_TIM_PeriodElapsedCallback+0xb0>)
 800214c:	781b      	ldrb	r3, [r3, #0]
 800214e:	1c5a      	adds	r2, r3, #1
 8002150:	b2d1      	uxtb	r1, r2
 8002152:	4a11      	ldr	r2, [pc, #68]	; (8002198 <HAL_TIM_PeriodElapsedCallback+0xb0>)
 8002154:	7011      	strb	r1, [r2, #0]
 8002156:	2b01      	cmp	r3, #1
 8002158:	d90e      	bls.n	8002178 <HAL_TIM_PeriodElapsedCallback+0x90>
			sec_lora_rec = 0;
 800215a:	4b0f      	ldr	r3, [pc, #60]	; (8002198 <HAL_TIM_PeriodElapsedCallback+0xb0>)
 800215c:	2200      	movs	r2, #0
 800215e:	701a      	strb	r2, [r3, #0]
			HAL_TIM_Base_Stop_IT(&htim4);
 8002160:	480f      	ldr	r0, [pc, #60]	; (80021a0 <HAL_TIM_PeriodElapsedCallback+0xb8>)
 8002162:	f002 fc71 	bl	8004a48 <HAL_TIM_Base_Stop_IT>
			HAL_TIM_Base_Start_IT(&htim2);
 8002166:	480a      	ldr	r0, [pc, #40]	; (8002190 <HAL_TIM_PeriodElapsedCallback+0xa8>)
 8002168:	f002 fc0c 	bl	8004984 <HAL_TIM_Base_Start_IT>
			HAL_GPIO_WritePin(LED_3_GPIO_Port, LED_3_Pin, GPIO_PIN_RESET);
 800216c:	2200      	movs	r2, #0
 800216e:	f44f 6180 	mov.w	r1, #1024	; 0x400
 8002172:	480a      	ldr	r0, [pc, #40]	; (800219c <HAL_TIM_PeriodElapsedCallback+0xb4>)
 8002174:	f001 fad0 	bl	8003718 <HAL_GPIO_WritePin>
		}
	}
}
 8002178:	bf00      	nop
 800217a:	3708      	adds	r7, #8
 800217c:	46bd      	mov	sp, r7
 800217e:	bd80      	pop	{r7, pc}
 8002180:	40000400 	.word	0x40000400
 8002184:	200000f4 	.word	0x200000f4
 8002188:	200000f9 	.word	0x200000f9
 800218c:	200000f8 	.word	0x200000f8
 8002190:	2000046c 	.word	0x2000046c
 8002194:	40000800 	.word	0x40000800
 8002198:	200000fa 	.word	0x200000fa
 800219c:	40020400 	.word	0x40020400
 80021a0:	200001cc 	.word	0x200001cc

080021a4 <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t pin){
 80021a4:	b480      	push	{r7}
 80021a6:	b083      	sub	sp, #12
 80021a8:	af00      	add	r7, sp, #0
 80021aa:	4603      	mov	r3, r0
 80021ac:	80fb      	strh	r3, [r7, #6]
	loraModuleIrq = 1;
 80021ae:	4b04      	ldr	r3, [pc, #16]	; (80021c0 <HAL_GPIO_EXTI_Callback+0x1c>)
 80021b0:	2201      	movs	r2, #1
 80021b2:	701a      	strb	r2, [r3, #0]
}
 80021b4:	bf00      	nop
 80021b6:	370c      	adds	r7, #12
 80021b8:	46bd      	mov	sp, r7
 80021ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021be:	4770      	bx	lr
 80021c0:	200000f2 	.word	0x200000f2

080021c4 <RTTY_Send>:

void RTTY_Send(SX1278_t * module, uint8_t *buf, uint8_t len){
 80021c4:	b580      	push	{r7, lr}
 80021c6:	b086      	sub	sp, #24
 80021c8:	af00      	add	r7, sp, #0
 80021ca:	60f8      	str	r0, [r7, #12]
 80021cc:	60b9      	str	r1, [r7, #8]
 80021ce:	4613      	mov	r3, r2
 80021d0:	71fb      	strb	r3, [r7, #7]
	uint16_t baudTimeout = 20;
 80021d2:	2314      	movs	r3, #20
 80021d4:	82bb      	strh	r3, [r7, #20]
	uint8_t i;
//	uint8_t curMode = 3; // 0 - letters, 1 - numbers, 2 - SPACE/NULL/CR
//	uint8_t mode = 0;
	uint8_t curChar = 0;
 80021d6:	2300      	movs	r3, #0
 80021d8:	74fb      	strb	r3, [r7, #19]

	SX1278_RTTY_Config(module);
 80021da:	68f8      	ldr	r0, [r7, #12]
 80021dc:	f7fe fbc2 	bl	8000964 <SX1278_RTTY_Config>
//	RTTY_SendSingle(module, LF, baudTimeout);
//	SX1278_RTTY_WriteHigh(module);
//	SX1278_RTTY_WriteHigh(module); // start bits
//	RTTY_SendSingle(module, LF, baudTimeout);

	SX1278_RTTY_WriteHigh(module);
 80021e0:	68f8      	ldr	r0, [r7, #12]
 80021e2:	f7fe fc2e 	bl	8000a42 <SX1278_RTTY_WriteHigh>
	HAL_Delay(baudTimeout);
 80021e6:	8abb      	ldrh	r3, [r7, #20]
 80021e8:	4618      	mov	r0, r3
 80021ea:	f000 fc2b 	bl	8002a44 <HAL_Delay>

	for(i = 0; i < len; i++){
 80021ee:	2300      	movs	r3, #0
 80021f0:	75fb      	strb	r3, [r7, #23]
 80021f2:	e00e      	b.n	8002212 <RTTY_Send+0x4e>

		curChar = buf[i];
 80021f4:	7dfb      	ldrb	r3, [r7, #23]
 80021f6:	68ba      	ldr	r2, [r7, #8]
 80021f8:	4413      	add	r3, r2
 80021fa:	781b      	ldrb	r3, [r3, #0]
 80021fc:	74fb      	strb	r3, [r7, #19]
//		}

//		if(i == 26){
//			RTTY_SendSingle(module, NMBR, baudTimeout); /////////////What is this?
//		}
		RTTY_SendSingle(module, curChar, baudTimeout);
 80021fe:	8abb      	ldrh	r3, [r7, #20]
 8002200:	b2da      	uxtb	r2, r3
 8002202:	7cfb      	ldrb	r3, [r7, #19]
 8002204:	4619      	mov	r1, r3
 8002206:	68f8      	ldr	r0, [r7, #12]
 8002208:	f000 f812 	bl	8002230 <RTTY_SendSingle>
	for(i = 0; i < len; i++){
 800220c:	7dfb      	ldrb	r3, [r7, #23]
 800220e:	3301      	adds	r3, #1
 8002210:	75fb      	strb	r3, [r7, #23]
 8002212:	7dfa      	ldrb	r2, [r7, #23]
 8002214:	79fb      	ldrb	r3, [r7, #7]
 8002216:	429a      	cmp	r2, r3
 8002218:	d3ec      	bcc.n	80021f4 <RTTY_Send+0x30>
	}

	SX1278_RTTY_Stop(module);
 800221a:	68f8      	ldr	r0, [r7, #12]
 800221c:	f7fe fbce 	bl	80009bc <SX1278_RTTY_Stop>
	HAL_Delay(baudTimeout);
 8002220:	8abb      	ldrh	r3, [r7, #20]
 8002222:	4618      	mov	r0, r3
 8002224:	f000 fc0e 	bl	8002a44 <HAL_Delay>

}
 8002228:	bf00      	nop
 800222a:	3718      	adds	r7, #24
 800222c:	46bd      	mov	sp, r7
 800222e:	bd80      	pop	{r7, pc}

08002230 <RTTY_SendSingle>:

void RTTY_SendSingle(SX1278_t * module, uint8_t buf, uint8_t timeout){
 8002230:	b580      	push	{r7, lr}
 8002232:	b084      	sub	sp, #16
 8002234:	af00      	add	r7, sp, #0
 8002236:	6078      	str	r0, [r7, #4]
 8002238:	460b      	mov	r3, r1
 800223a:	70fb      	strb	r3, [r7, #3]
 800223c:	4613      	mov	r3, r2
 800223e:	70bb      	strb	r3, [r7, #2]
	SX1278_RTTY_WriteLow(module); //start bit
 8002240:	6878      	ldr	r0, [r7, #4]
 8002242:	f7fe fbd6 	bl	80009f2 <SX1278_RTTY_WriteLow>
	HAL_Delay(timeout);
 8002246:	78bb      	ldrb	r3, [r7, #2]
 8002248:	4618      	mov	r0, r3
 800224a:	f000 fbfb 	bl	8002a44 <HAL_Delay>
	for(uint8_t j = 0; j < 8; j++){
 800224e:	2300      	movs	r3, #0
 8002250:	73fb      	strb	r3, [r7, #15]
 8002252:	e015      	b.n	8002280 <RTTY_SendSingle+0x50>
		if(bit_set(buf, j)){
 8002254:	78fa      	ldrb	r2, [r7, #3]
 8002256:	7bfb      	ldrb	r3, [r7, #15]
 8002258:	fa42 f303 	asr.w	r3, r2, r3
 800225c:	f003 0301 	and.w	r3, r3, #1
 8002260:	2b00      	cmp	r3, #0
 8002262:	d003      	beq.n	800226c <RTTY_SendSingle+0x3c>
			SX1278_RTTY_WriteHigh(module);
 8002264:	6878      	ldr	r0, [r7, #4]
 8002266:	f7fe fbec 	bl	8000a42 <SX1278_RTTY_WriteHigh>
 800226a:	e002      	b.n	8002272 <RTTY_SendSingle+0x42>
		}else{
			SX1278_RTTY_WriteLow(module);
 800226c:	6878      	ldr	r0, [r7, #4]
 800226e:	f7fe fbc0 	bl	80009f2 <SX1278_RTTY_WriteLow>
		}
		HAL_Delay(timeout);
 8002272:	78bb      	ldrb	r3, [r7, #2]
 8002274:	4618      	mov	r0, r3
 8002276:	f000 fbe5 	bl	8002a44 <HAL_Delay>
	for(uint8_t j = 0; j < 8; j++){
 800227a:	7bfb      	ldrb	r3, [r7, #15]
 800227c:	3301      	adds	r3, #1
 800227e:	73fb      	strb	r3, [r7, #15]
 8002280:	7bfb      	ldrb	r3, [r7, #15]
 8002282:	2b07      	cmp	r3, #7
 8002284:	d9e6      	bls.n	8002254 <RTTY_SendSingle+0x24>
	}
	SX1278_RTTY_WriteHigh(module); // stop bit
 8002286:	6878      	ldr	r0, [r7, #4]
 8002288:	f7fe fbdb 	bl	8000a42 <SX1278_RTTY_WriteHigh>
	HAL_Delay(33);
 800228c:	2021      	movs	r0, #33	; 0x21
 800228e:	f000 fbd9 	bl	8002a44 <HAL_Delay>
}
 8002292:	bf00      	nop
 8002294:	3710      	adds	r7, #16
 8002296:	46bd      	mov	sp, r7
 8002298:	bd80      	pop	{r7, pc}

0800229a <get_check_sum>:
//
//	*buf = temp;
//	return ret;
//}

uint8_t get_check_sum(char *string){
 800229a:	b590      	push	{r4, r7, lr}
 800229c:	b085      	sub	sp, #20
 800229e:	af00      	add	r7, sp, #0
 80022a0:	6078      	str	r0, [r7, #4]
	uint8_t XOR = 0;
 80022a2:	2300      	movs	r3, #0
 80022a4:	73fb      	strb	r3, [r7, #15]
	for(uint8_t i = 2; i < strlen(string) ; i++) {
 80022a6:	2302      	movs	r3, #2
 80022a8:	73bb      	strb	r3, [r7, #14]
 80022aa:	e009      	b.n	80022c0 <get_check_sum+0x26>
		XOR = XOR ^ string[i];
 80022ac:	7bbb      	ldrb	r3, [r7, #14]
 80022ae:	687a      	ldr	r2, [r7, #4]
 80022b0:	4413      	add	r3, r2
 80022b2:	781a      	ldrb	r2, [r3, #0]
 80022b4:	7bfb      	ldrb	r3, [r7, #15]
 80022b6:	4053      	eors	r3, r2
 80022b8:	73fb      	strb	r3, [r7, #15]
	for(uint8_t i = 2; i < strlen(string) ; i++) {
 80022ba:	7bbb      	ldrb	r3, [r7, #14]
 80022bc:	3301      	adds	r3, #1
 80022be:	73bb      	strb	r3, [r7, #14]
 80022c0:	7bbc      	ldrb	r4, [r7, #14]
 80022c2:	6878      	ldr	r0, [r7, #4]
 80022c4:	f7fd ff96 	bl	80001f4 <strlen>
 80022c8:	4603      	mov	r3, r0
 80022ca:	429c      	cmp	r4, r3
 80022cc:	d3ee      	bcc.n	80022ac <get_check_sum+0x12>
	}
	return XOR;
 80022ce:	7bfb      	ldrb	r3, [r7, #15]
}
 80022d0:	4618      	mov	r0, r3
 80022d2:	3714      	adds	r7, #20
 80022d4:	46bd      	mov	sp, r7
 80022d6:	bd90      	pop	{r4, r7, pc}

080022d8 <make_string>:

void make_string(char *s, uint8_t size){
 80022d8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80022da:	b097      	sub	sp, #92	; 0x5c
 80022dc:	af06      	add	r7, sp, #24
 80022de:	6078      	str	r0, [r7, #4]
 80022e0:	460b      	mov	r3, r1
 80022e2:	70fb      	strb	r3, [r7, #3]
//	memset(lon, 0, sizeof(lon));
//	memset(hei, 0, sizeof(hei));
//	memset(spe, 0, sizeof(spe));

	//Get all params from satalites data
	GPS_GetTime(time);
 80022e4:	f107 0334 	add.w	r3, r7, #52	; 0x34
 80022e8:	4618      	mov	r0, r3
 80022ea:	f7ff f939 	bl	8001560 <GPS_GetTime>
	GPS_GetLat(lat);
 80022ee:	f107 0328 	add.w	r3, r7, #40	; 0x28
 80022f2:	4618      	mov	r0, r3
 80022f4:	f7ff f8aa 	bl	800144c <GPS_GetLat>
	GPS_GetLon(lon);
 80022f8:	f107 031c 	add.w	r3, r7, #28
 80022fc:	4618      	mov	r0, r3
 80022fe:	f7ff f8c7 	bl	8001490 <GPS_GetLon>
	GPS_GetHei(hei);
 8002302:	f107 0314 	add.w	r3, r7, #20
 8002306:	4618      	mov	r0, r3
 8002308:	f7ff f908 	bl	800151c <GPS_GetHei>
	GPS_GetSpe(spe);
 800230c:	f107 030c 	add.w	r3, r7, #12
 8002310:	4618      	mov	r0, r3
 8002312:	f7ff f8e1 	bl	80014d8 <GPS_GetSpe>

	snprintf(s, size, "\r\n$$$$$$IRBE5,%li,%s,%s,%s,%s,%s,%s", ++num, time, lat, lon, hei, spe, &(UART6_DataBuf[0]));
 8002316:	78f9      	ldrb	r1, [r7, #3]
 8002318:	4b1d      	ldr	r3, [pc, #116]	; (8002390 <make_string+0xb8>)
 800231a:	681b      	ldr	r3, [r3, #0]
 800231c:	3301      	adds	r3, #1
 800231e:	4a1c      	ldr	r2, [pc, #112]	; (8002390 <make_string+0xb8>)
 8002320:	6013      	str	r3, [r2, #0]
 8002322:	4b1b      	ldr	r3, [pc, #108]	; (8002390 <make_string+0xb8>)
 8002324:	681a      	ldr	r2, [r3, #0]
 8002326:	4b1b      	ldr	r3, [pc, #108]	; (8002394 <make_string+0xbc>)
 8002328:	9305      	str	r3, [sp, #20]
 800232a:	f107 030c 	add.w	r3, r7, #12
 800232e:	9304      	str	r3, [sp, #16]
 8002330:	f107 0314 	add.w	r3, r7, #20
 8002334:	9303      	str	r3, [sp, #12]
 8002336:	f107 031c 	add.w	r3, r7, #28
 800233a:	9302      	str	r3, [sp, #8]
 800233c:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002340:	9301      	str	r3, [sp, #4]
 8002342:	f107 0334 	add.w	r3, r7, #52	; 0x34
 8002346:	9300      	str	r3, [sp, #0]
 8002348:	4613      	mov	r3, r2
 800234a:	4a13      	ldr	r2, [pc, #76]	; (8002398 <make_string+0xc0>)
 800234c:	6878      	ldr	r0, [r7, #4]
 800234e:	f003 fe7f 	bl	8006050 <sniprintf>
	uint8_t l = strlen(s);
 8002352:	6878      	ldr	r0, [r7, #4]
 8002354:	f7fd ff4e 	bl	80001f4 <strlen>
 8002358:	4603      	mov	r3, r0
 800235a:	f887 303f 	strb.w	r3, [r7, #63]	; 0x3f
	if(snprintf(s + l, size - l, "*%02x\r\n", get_check_sum(s))  > size - 4 - 1){
 800235e:	78fb      	ldrb	r3, [r7, #3]
 8002360:	1f1c      	subs	r4, r3, #4
 8002362:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8002366:	687a      	ldr	r2, [r7, #4]
 8002368:	18d5      	adds	r5, r2, r3
 800236a:	78fa      	ldrb	r2, [r7, #3]
 800236c:	f897 303f 	ldrb.w	r3, [r7, #63]	; 0x3f
 8002370:	1ad3      	subs	r3, r2, r3
 8002372:	461e      	mov	r6, r3
 8002374:	6878      	ldr	r0, [r7, #4]
 8002376:	f7ff ff90 	bl	800229a <get_check_sum>
 800237a:	4603      	mov	r3, r0
 800237c:	4a07      	ldr	r2, [pc, #28]	; (800239c <make_string+0xc4>)
 800237e:	4631      	mov	r1, r6
 8002380:	4628      	mov	r0, r5
 8002382:	f003 fe65 	bl	8006050 <sniprintf>
 8002386:	4603      	mov	r3, r0
 8002388:	429c      	cmp	r4, r3
		//buffer overflow
		return;
	}
}
 800238a:	3744      	adds	r7, #68	; 0x44
 800238c:	46bd      	mov	sp, r7
 800238e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8002390:	200000e0 	.word	0x200000e0
 8002394:	20000100 	.word	0x20000100
 8002398:	08006910 	.word	0x08006910
 800239c:	08006934 	.word	0x08006934

080023a0 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80023a0:	b480      	push	{r7}
 80023a2:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80023a4:	b672      	cpsid	i
}
 80023a6:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80023a8:	e7fe      	b.n	80023a8 <Error_Handler+0x8>
	...

080023ac <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80023ac:	b480      	push	{r7}
 80023ae:	b083      	sub	sp, #12
 80023b0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80023b2:	2300      	movs	r3, #0
 80023b4:	607b      	str	r3, [r7, #4]
 80023b6:	4b10      	ldr	r3, [pc, #64]	; (80023f8 <HAL_MspInit+0x4c>)
 80023b8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80023ba:	4a0f      	ldr	r2, [pc, #60]	; (80023f8 <HAL_MspInit+0x4c>)
 80023bc:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80023c0:	6453      	str	r3, [r2, #68]	; 0x44
 80023c2:	4b0d      	ldr	r3, [pc, #52]	; (80023f8 <HAL_MspInit+0x4c>)
 80023c4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80023c6:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80023ca:	607b      	str	r3, [r7, #4]
 80023cc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80023ce:	2300      	movs	r3, #0
 80023d0:	603b      	str	r3, [r7, #0]
 80023d2:	4b09      	ldr	r3, [pc, #36]	; (80023f8 <HAL_MspInit+0x4c>)
 80023d4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023d6:	4a08      	ldr	r2, [pc, #32]	; (80023f8 <HAL_MspInit+0x4c>)
 80023d8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80023dc:	6413      	str	r3, [r2, #64]	; 0x40
 80023de:	4b06      	ldr	r3, [pc, #24]	; (80023f8 <HAL_MspInit+0x4c>)
 80023e0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80023e2:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80023e6:	603b      	str	r3, [r7, #0]
 80023e8:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80023ea:	bf00      	nop
 80023ec:	370c      	adds	r7, #12
 80023ee:	46bd      	mov	sp, r7
 80023f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023f4:	4770      	bx	lr
 80023f6:	bf00      	nop
 80023f8:	40023800 	.word	0x40023800

080023fc <HAL_CRC_MspInit>:
* This function configures the hardware resources used in this example
* @param hcrc: CRC handle pointer
* @retval None
*/
void HAL_CRC_MspInit(CRC_HandleTypeDef* hcrc)
{
 80023fc:	b480      	push	{r7}
 80023fe:	b085      	sub	sp, #20
 8002400:	af00      	add	r7, sp, #0
 8002402:	6078      	str	r0, [r7, #4]
  if(hcrc->Instance==CRC)
 8002404:	687b      	ldr	r3, [r7, #4]
 8002406:	681b      	ldr	r3, [r3, #0]
 8002408:	4a0b      	ldr	r2, [pc, #44]	; (8002438 <HAL_CRC_MspInit+0x3c>)
 800240a:	4293      	cmp	r3, r2
 800240c:	d10d      	bne.n	800242a <HAL_CRC_MspInit+0x2e>
  {
  /* USER CODE BEGIN CRC_MspInit 0 */

  /* USER CODE END CRC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CRC_CLK_ENABLE();
 800240e:	2300      	movs	r3, #0
 8002410:	60fb      	str	r3, [r7, #12]
 8002412:	4b0a      	ldr	r3, [pc, #40]	; (800243c <HAL_CRC_MspInit+0x40>)
 8002414:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002416:	4a09      	ldr	r2, [pc, #36]	; (800243c <HAL_CRC_MspInit+0x40>)
 8002418:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 800241c:	6313      	str	r3, [r2, #48]	; 0x30
 800241e:	4b07      	ldr	r3, [pc, #28]	; (800243c <HAL_CRC_MspInit+0x40>)
 8002420:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002422:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8002426:	60fb      	str	r3, [r7, #12]
 8002428:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN CRC_MspInit 1 */

  /* USER CODE END CRC_MspInit 1 */
  }

}
 800242a:	bf00      	nop
 800242c:	3714      	adds	r7, #20
 800242e:	46bd      	mov	sp, r7
 8002430:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002434:	4770      	bx	lr
 8002436:	bf00      	nop
 8002438:	40023000 	.word	0x40023000
 800243c:	40023800 	.word	0x40023800

08002440 <HAL_SPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hspi: SPI handle pointer
* @retval None
*/
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 8002440:	b580      	push	{r7, lr}
 8002442:	b08a      	sub	sp, #40	; 0x28
 8002444:	af00      	add	r7, sp, #0
 8002446:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002448:	f107 0314 	add.w	r3, r7, #20
 800244c:	2200      	movs	r2, #0
 800244e:	601a      	str	r2, [r3, #0]
 8002450:	605a      	str	r2, [r3, #4]
 8002452:	609a      	str	r2, [r3, #8]
 8002454:	60da      	str	r2, [r3, #12]
 8002456:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI1)
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	681b      	ldr	r3, [r3, #0]
 800245c:	4a19      	ldr	r2, [pc, #100]	; (80024c4 <HAL_SPI_MspInit+0x84>)
 800245e:	4293      	cmp	r3, r2
 8002460:	d12b      	bne.n	80024ba <HAL_SPI_MspInit+0x7a>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 8002462:	2300      	movs	r3, #0
 8002464:	613b      	str	r3, [r7, #16]
 8002466:	4b18      	ldr	r3, [pc, #96]	; (80024c8 <HAL_SPI_MspInit+0x88>)
 8002468:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800246a:	4a17      	ldr	r2, [pc, #92]	; (80024c8 <HAL_SPI_MspInit+0x88>)
 800246c:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8002470:	6453      	str	r3, [r2, #68]	; 0x44
 8002472:	4b15      	ldr	r3, [pc, #84]	; (80024c8 <HAL_SPI_MspInit+0x88>)
 8002474:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002476:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 800247a:	613b      	str	r3, [r7, #16]
 800247c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800247e:	2300      	movs	r3, #0
 8002480:	60fb      	str	r3, [r7, #12]
 8002482:	4b11      	ldr	r3, [pc, #68]	; (80024c8 <HAL_SPI_MspInit+0x88>)
 8002484:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002486:	4a10      	ldr	r2, [pc, #64]	; (80024c8 <HAL_SPI_MspInit+0x88>)
 8002488:	f043 0301 	orr.w	r3, r3, #1
 800248c:	6313      	str	r3, [r2, #48]	; 0x30
 800248e:	4b0e      	ldr	r3, [pc, #56]	; (80024c8 <HAL_SPI_MspInit+0x88>)
 8002490:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002492:	f003 0301 	and.w	r3, r3, #1
 8002496:	60fb      	str	r3, [r7, #12]
 8002498:	68fb      	ldr	r3, [r7, #12]
    /**SPI1 GPIO Configuration
    PA5     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PA7     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = RF_SCK_Pin|RF_MISO_Pin|RF_MOSI_Pin;
 800249a:	23e0      	movs	r3, #224	; 0xe0
 800249c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800249e:	2302      	movs	r3, #2
 80024a0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80024a2:	2300      	movs	r3, #0
 80024a4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80024a6:	2303      	movs	r3, #3
 80024a8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80024aa:	2305      	movs	r3, #5
 80024ac:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80024ae:	f107 0314 	add.w	r3, r7, #20
 80024b2:	4619      	mov	r1, r3
 80024b4:	4805      	ldr	r0, [pc, #20]	; (80024cc <HAL_SPI_MspInit+0x8c>)
 80024b6:	f000 ff93 	bl	80033e0 <HAL_GPIO_Init>
  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }

}
 80024ba:	bf00      	nop
 80024bc:	3728      	adds	r7, #40	; 0x28
 80024be:	46bd      	mov	sp, r7
 80024c0:	bd80      	pop	{r7, pc}
 80024c2:	bf00      	nop
 80024c4:	40013000 	.word	0x40013000
 80024c8:	40023800 	.word	0x40023800
 80024cc:	40020000 	.word	0x40020000

080024d0 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80024d0:	b580      	push	{r7, lr}
 80024d2:	b086      	sub	sp, #24
 80024d4:	af00      	add	r7, sp, #0
 80024d6:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	681b      	ldr	r3, [r3, #0]
 80024dc:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80024e0:	d116      	bne.n	8002510 <HAL_TIM_Base_MspInit+0x40>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80024e2:	2300      	movs	r3, #0
 80024e4:	617b      	str	r3, [r7, #20]
 80024e6:	4b28      	ldr	r3, [pc, #160]	; (8002588 <HAL_TIM_Base_MspInit+0xb8>)
 80024e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80024ea:	4a27      	ldr	r2, [pc, #156]	; (8002588 <HAL_TIM_Base_MspInit+0xb8>)
 80024ec:	f043 0301 	orr.w	r3, r3, #1
 80024f0:	6413      	str	r3, [r2, #64]	; 0x40
 80024f2:	4b25      	ldr	r3, [pc, #148]	; (8002588 <HAL_TIM_Base_MspInit+0xb8>)
 80024f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80024f6:	f003 0301 	and.w	r3, r3, #1
 80024fa:	617b      	str	r3, [r7, #20]
 80024fc:	697b      	ldr	r3, [r7, #20]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 80024fe:	2200      	movs	r2, #0
 8002500:	2100      	movs	r1, #0
 8002502:	201c      	movs	r0, #28
 8002504:	f000 fb9d 	bl	8002c42 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8002508:	201c      	movs	r0, #28
 800250a:	f000 fbb6 	bl	8002c7a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }

}
 800250e:	e036      	b.n	800257e <HAL_TIM_Base_MspInit+0xae>
  else if(htim_base->Instance==TIM3)
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	681b      	ldr	r3, [r3, #0]
 8002514:	4a1d      	ldr	r2, [pc, #116]	; (800258c <HAL_TIM_Base_MspInit+0xbc>)
 8002516:	4293      	cmp	r3, r2
 8002518:	d116      	bne.n	8002548 <HAL_TIM_Base_MspInit+0x78>
    __HAL_RCC_TIM3_CLK_ENABLE();
 800251a:	2300      	movs	r3, #0
 800251c:	613b      	str	r3, [r7, #16]
 800251e:	4b1a      	ldr	r3, [pc, #104]	; (8002588 <HAL_TIM_Base_MspInit+0xb8>)
 8002520:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002522:	4a19      	ldr	r2, [pc, #100]	; (8002588 <HAL_TIM_Base_MspInit+0xb8>)
 8002524:	f043 0302 	orr.w	r3, r3, #2
 8002528:	6413      	str	r3, [r2, #64]	; 0x40
 800252a:	4b17      	ldr	r3, [pc, #92]	; (8002588 <HAL_TIM_Base_MspInit+0xb8>)
 800252c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800252e:	f003 0302 	and.w	r3, r3, #2
 8002532:	613b      	str	r3, [r7, #16]
 8002534:	693b      	ldr	r3, [r7, #16]
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 8002536:	2200      	movs	r2, #0
 8002538:	2100      	movs	r1, #0
 800253a:	201d      	movs	r0, #29
 800253c:	f000 fb81 	bl	8002c42 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8002540:	201d      	movs	r0, #29
 8002542:	f000 fb9a 	bl	8002c7a <HAL_NVIC_EnableIRQ>
}
 8002546:	e01a      	b.n	800257e <HAL_TIM_Base_MspInit+0xae>
  else if(htim_base->Instance==TIM4)
 8002548:	687b      	ldr	r3, [r7, #4]
 800254a:	681b      	ldr	r3, [r3, #0]
 800254c:	4a10      	ldr	r2, [pc, #64]	; (8002590 <HAL_TIM_Base_MspInit+0xc0>)
 800254e:	4293      	cmp	r3, r2
 8002550:	d115      	bne.n	800257e <HAL_TIM_Base_MspInit+0xae>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8002552:	2300      	movs	r3, #0
 8002554:	60fb      	str	r3, [r7, #12]
 8002556:	4b0c      	ldr	r3, [pc, #48]	; (8002588 <HAL_TIM_Base_MspInit+0xb8>)
 8002558:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800255a:	4a0b      	ldr	r2, [pc, #44]	; (8002588 <HAL_TIM_Base_MspInit+0xb8>)
 800255c:	f043 0304 	orr.w	r3, r3, #4
 8002560:	6413      	str	r3, [r2, #64]	; 0x40
 8002562:	4b09      	ldr	r3, [pc, #36]	; (8002588 <HAL_TIM_Base_MspInit+0xb8>)
 8002564:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002566:	f003 0304 	and.w	r3, r3, #4
 800256a:	60fb      	str	r3, [r7, #12]
 800256c:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM4_IRQn, 0, 0);
 800256e:	2200      	movs	r2, #0
 8002570:	2100      	movs	r1, #0
 8002572:	201e      	movs	r0, #30
 8002574:	f000 fb65 	bl	8002c42 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM4_IRQn);
 8002578:	201e      	movs	r0, #30
 800257a:	f000 fb7e 	bl	8002c7a <HAL_NVIC_EnableIRQ>
}
 800257e:	bf00      	nop
 8002580:	3718      	adds	r7, #24
 8002582:	46bd      	mov	sp, r7
 8002584:	bd80      	pop	{r7, pc}
 8002586:	bf00      	nop
 8002588:	40023800 	.word	0x40023800
 800258c:	40000400 	.word	0x40000400
 8002590:	40000800 	.word	0x40000800

08002594 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002594:	b580      	push	{r7, lr}
 8002596:	b08e      	sub	sp, #56	; 0x38
 8002598:	af00      	add	r7, sp, #0
 800259a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800259c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80025a0:	2200      	movs	r2, #0
 80025a2:	601a      	str	r2, [r3, #0]
 80025a4:	605a      	str	r2, [r3, #4]
 80025a6:	609a      	str	r2, [r3, #8]
 80025a8:	60da      	str	r2, [r3, #12]
 80025aa:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	681b      	ldr	r3, [r3, #0]
 80025b0:	4a6f      	ldr	r2, [pc, #444]	; (8002770 <HAL_UART_MspInit+0x1dc>)
 80025b2:	4293      	cmp	r3, r2
 80025b4:	d164      	bne.n	8002680 <HAL_UART_MspInit+0xec>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 80025b6:	2300      	movs	r3, #0
 80025b8:	623b      	str	r3, [r7, #32]
 80025ba:	4b6e      	ldr	r3, [pc, #440]	; (8002774 <HAL_UART_MspInit+0x1e0>)
 80025bc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80025be:	4a6d      	ldr	r2, [pc, #436]	; (8002774 <HAL_UART_MspInit+0x1e0>)
 80025c0:	f043 0310 	orr.w	r3, r3, #16
 80025c4:	6453      	str	r3, [r2, #68]	; 0x44
 80025c6:	4b6b      	ldr	r3, [pc, #428]	; (8002774 <HAL_UART_MspInit+0x1e0>)
 80025c8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80025ca:	f003 0310 	and.w	r3, r3, #16
 80025ce:	623b      	str	r3, [r7, #32]
 80025d0:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80025d2:	2300      	movs	r3, #0
 80025d4:	61fb      	str	r3, [r7, #28]
 80025d6:	4b67      	ldr	r3, [pc, #412]	; (8002774 <HAL_UART_MspInit+0x1e0>)
 80025d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80025da:	4a66      	ldr	r2, [pc, #408]	; (8002774 <HAL_UART_MspInit+0x1e0>)
 80025dc:	f043 0301 	orr.w	r3, r3, #1
 80025e0:	6313      	str	r3, [r2, #48]	; 0x30
 80025e2:	4b64      	ldr	r3, [pc, #400]	; (8002774 <HAL_UART_MspInit+0x1e0>)
 80025e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80025e6:	f003 0301 	and.w	r3, r3, #1
 80025ea:	61fb      	str	r3, [r7, #28]
 80025ec:	69fb      	ldr	r3, [r7, #28]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPS_TX_Pin|GPS_RX_Pin;
 80025ee:	f44f 63c0 	mov.w	r3, #1536	; 0x600
 80025f2:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80025f4:	2302      	movs	r3, #2
 80025f6:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80025f8:	2300      	movs	r3, #0
 80025fa:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80025fc:	2303      	movs	r3, #3
 80025fe:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8002600:	2307      	movs	r3, #7
 8002602:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002604:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002608:	4619      	mov	r1, r3
 800260a:	485b      	ldr	r0, [pc, #364]	; (8002778 <HAL_UART_MspInit+0x1e4>)
 800260c:	f000 fee8 	bl	80033e0 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA2_Stream2;
 8002610:	4b5a      	ldr	r3, [pc, #360]	; (800277c <HAL_UART_MspInit+0x1e8>)
 8002612:	4a5b      	ldr	r2, [pc, #364]	; (8002780 <HAL_UART_MspInit+0x1ec>)
 8002614:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Channel = DMA_CHANNEL_4;
 8002616:	4b59      	ldr	r3, [pc, #356]	; (800277c <HAL_UART_MspInit+0x1e8>)
 8002618:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 800261c:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800261e:	4b57      	ldr	r3, [pc, #348]	; (800277c <HAL_UART_MspInit+0x1e8>)
 8002620:	2200      	movs	r2, #0
 8002622:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8002624:	4b55      	ldr	r3, [pc, #340]	; (800277c <HAL_UART_MspInit+0x1e8>)
 8002626:	2200      	movs	r2, #0
 8002628:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 800262a:	4b54      	ldr	r3, [pc, #336]	; (800277c <HAL_UART_MspInit+0x1e8>)
 800262c:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8002630:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8002632:	4b52      	ldr	r3, [pc, #328]	; (800277c <HAL_UART_MspInit+0x1e8>)
 8002634:	2200      	movs	r2, #0
 8002636:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8002638:	4b50      	ldr	r3, [pc, #320]	; (800277c <HAL_UART_MspInit+0x1e8>)
 800263a:	2200      	movs	r2, #0
 800263c:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Mode = DMA_CIRCULAR;
 800263e:	4b4f      	ldr	r3, [pc, #316]	; (800277c <HAL_UART_MspInit+0x1e8>)
 8002640:	f44f 7280 	mov.w	r2, #256	; 0x100
 8002644:	61da      	str	r2, [r3, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8002646:	4b4d      	ldr	r3, [pc, #308]	; (800277c <HAL_UART_MspInit+0x1e8>)
 8002648:	2200      	movs	r2, #0
 800264a:	621a      	str	r2, [r3, #32]
    hdma_usart1_rx.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 800264c:	4b4b      	ldr	r3, [pc, #300]	; (800277c <HAL_UART_MspInit+0x1e8>)
 800264e:	2200      	movs	r2, #0
 8002650:	625a      	str	r2, [r3, #36]	; 0x24
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 8002652:	484a      	ldr	r0, [pc, #296]	; (800277c <HAL_UART_MspInit+0x1e8>)
 8002654:	f000 fb48 	bl	8002ce8 <HAL_DMA_Init>
 8002658:	4603      	mov	r3, r0
 800265a:	2b00      	cmp	r3, #0
 800265c:	d001      	beq.n	8002662 <HAL_UART_MspInit+0xce>
    {
      Error_Handler();
 800265e:	f7ff fe9f 	bl	80023a0 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	4a45      	ldr	r2, [pc, #276]	; (800277c <HAL_UART_MspInit+0x1e8>)
 8002666:	639a      	str	r2, [r3, #56]	; 0x38
 8002668:	4a44      	ldr	r2, [pc, #272]	; (800277c <HAL_UART_MspInit+0x1e8>)
 800266a:	687b      	ldr	r3, [r7, #4]
 800266c:	6393      	str	r3, [r2, #56]	; 0x38

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 800266e:	2200      	movs	r2, #0
 8002670:	2100      	movs	r1, #0
 8002672:	2025      	movs	r0, #37	; 0x25
 8002674:	f000 fae5 	bl	8002c42 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8002678:	2025      	movs	r0, #37	; 0x25
 800267a:	f000 fafe 	bl	8002c7a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART6_MspInit 1 */

  /* USER CODE END USART6_MspInit 1 */
  }

}
 800267e:	e073      	b.n	8002768 <HAL_UART_MspInit+0x1d4>
  else if(huart->Instance==USART2)
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	681b      	ldr	r3, [r3, #0]
 8002684:	4a3f      	ldr	r2, [pc, #252]	; (8002784 <HAL_UART_MspInit+0x1f0>)
 8002686:	4293      	cmp	r3, r2
 8002688:	d134      	bne.n	80026f4 <HAL_UART_MspInit+0x160>
    __HAL_RCC_USART2_CLK_ENABLE();
 800268a:	2300      	movs	r3, #0
 800268c:	61bb      	str	r3, [r7, #24]
 800268e:	4b39      	ldr	r3, [pc, #228]	; (8002774 <HAL_UART_MspInit+0x1e0>)
 8002690:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002692:	4a38      	ldr	r2, [pc, #224]	; (8002774 <HAL_UART_MspInit+0x1e0>)
 8002694:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002698:	6413      	str	r3, [r2, #64]	; 0x40
 800269a:	4b36      	ldr	r3, [pc, #216]	; (8002774 <HAL_UART_MspInit+0x1e0>)
 800269c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800269e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80026a2:	61bb      	str	r3, [r7, #24]
 80026a4:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80026a6:	2300      	movs	r3, #0
 80026a8:	617b      	str	r3, [r7, #20]
 80026aa:	4b32      	ldr	r3, [pc, #200]	; (8002774 <HAL_UART_MspInit+0x1e0>)
 80026ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80026ae:	4a31      	ldr	r2, [pc, #196]	; (8002774 <HAL_UART_MspInit+0x1e0>)
 80026b0:	f043 0301 	orr.w	r3, r3, #1
 80026b4:	6313      	str	r3, [r2, #48]	; 0x30
 80026b6:	4b2f      	ldr	r3, [pc, #188]	; (8002774 <HAL_UART_MspInit+0x1e0>)
 80026b8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80026ba:	f003 0301 	and.w	r3, r3, #1
 80026be:	617b      	str	r3, [r7, #20]
 80026c0:	697b      	ldr	r3, [r7, #20]
    GPIO_InitStruct.Pin = GSM_TX_Pin|GSM_RX_Pin;
 80026c2:	230c      	movs	r3, #12
 80026c4:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80026c6:	2302      	movs	r3, #2
 80026c8:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80026ca:	2300      	movs	r3, #0
 80026cc:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80026ce:	2303      	movs	r3, #3
 80026d0:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 80026d2:	2307      	movs	r3, #7
 80026d4:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80026d6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80026da:	4619      	mov	r1, r3
 80026dc:	4826      	ldr	r0, [pc, #152]	; (8002778 <HAL_UART_MspInit+0x1e4>)
 80026de:	f000 fe7f 	bl	80033e0 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 80026e2:	2200      	movs	r2, #0
 80026e4:	2100      	movs	r1, #0
 80026e6:	2026      	movs	r0, #38	; 0x26
 80026e8:	f000 faab 	bl	8002c42 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 80026ec:	2026      	movs	r0, #38	; 0x26
 80026ee:	f000 fac4 	bl	8002c7a <HAL_NVIC_EnableIRQ>
}
 80026f2:	e039      	b.n	8002768 <HAL_UART_MspInit+0x1d4>
  else if(huart->Instance==USART6)
 80026f4:	687b      	ldr	r3, [r7, #4]
 80026f6:	681b      	ldr	r3, [r3, #0]
 80026f8:	4a23      	ldr	r2, [pc, #140]	; (8002788 <HAL_UART_MspInit+0x1f4>)
 80026fa:	4293      	cmp	r3, r2
 80026fc:	d134      	bne.n	8002768 <HAL_UART_MspInit+0x1d4>
    __HAL_RCC_USART6_CLK_ENABLE();
 80026fe:	2300      	movs	r3, #0
 8002700:	613b      	str	r3, [r7, #16]
 8002702:	4b1c      	ldr	r3, [pc, #112]	; (8002774 <HAL_UART_MspInit+0x1e0>)
 8002704:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002706:	4a1b      	ldr	r2, [pc, #108]	; (8002774 <HAL_UART_MspInit+0x1e0>)
 8002708:	f043 0320 	orr.w	r3, r3, #32
 800270c:	6453      	str	r3, [r2, #68]	; 0x44
 800270e:	4b19      	ldr	r3, [pc, #100]	; (8002774 <HAL_UART_MspInit+0x1e0>)
 8002710:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002712:	f003 0320 	and.w	r3, r3, #32
 8002716:	613b      	str	r3, [r7, #16]
 8002718:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800271a:	2300      	movs	r3, #0
 800271c:	60fb      	str	r3, [r7, #12]
 800271e:	4b15      	ldr	r3, [pc, #84]	; (8002774 <HAL_UART_MspInit+0x1e0>)
 8002720:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002722:	4a14      	ldr	r2, [pc, #80]	; (8002774 <HAL_UART_MspInit+0x1e0>)
 8002724:	f043 0301 	orr.w	r3, r3, #1
 8002728:	6313      	str	r3, [r2, #48]	; 0x30
 800272a:	4b12      	ldr	r3, [pc, #72]	; (8002774 <HAL_UART_MspInit+0x1e0>)
 800272c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800272e:	f003 0301 	and.w	r3, r3, #1
 8002732:	60fb      	str	r3, [r7, #12]
 8002734:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = TX_Pin|RX_Pin;
 8002736:	f44f 53c0 	mov.w	r3, #6144	; 0x1800
 800273a:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800273c:	2302      	movs	r3, #2
 800273e:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002740:	2300      	movs	r3, #0
 8002742:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002744:	2303      	movs	r3, #3
 8002746:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 8002748:	2308      	movs	r3, #8
 800274a:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800274c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002750:	4619      	mov	r1, r3
 8002752:	4809      	ldr	r0, [pc, #36]	; (8002778 <HAL_UART_MspInit+0x1e4>)
 8002754:	f000 fe44 	bl	80033e0 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART6_IRQn, 0, 0);
 8002758:	2200      	movs	r2, #0
 800275a:	2100      	movs	r1, #0
 800275c:	2047      	movs	r0, #71	; 0x47
 800275e:	f000 fa70 	bl	8002c42 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART6_IRQn);
 8002762:	2047      	movs	r0, #71	; 0x47
 8002764:	f000 fa89 	bl	8002c7a <HAL_NVIC_EnableIRQ>
}
 8002768:	bf00      	nop
 800276a:	3738      	adds	r7, #56	; 0x38
 800276c:	46bd      	mov	sp, r7
 800276e:	bd80      	pop	{r7, pc}
 8002770:	40011000 	.word	0x40011000
 8002774:	40023800 	.word	0x40023800
 8002778:	40020000 	.word	0x40020000
 800277c:	20000264 	.word	0x20000264
 8002780:	40026440 	.word	0x40026440
 8002784:	40004400 	.word	0x40004400
 8002788:	40011400 	.word	0x40011400

0800278c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800278c:	b480      	push	{r7}
 800278e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002790:	e7fe      	b.n	8002790 <NMI_Handler+0x4>

08002792 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002792:	b480      	push	{r7}
 8002794:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002796:	e7fe      	b.n	8002796 <HardFault_Handler+0x4>

08002798 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002798:	b480      	push	{r7}
 800279a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800279c:	e7fe      	b.n	800279c <MemManage_Handler+0x4>

0800279e <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800279e:	b480      	push	{r7}
 80027a0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80027a2:	e7fe      	b.n	80027a2 <BusFault_Handler+0x4>

080027a4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80027a4:	b480      	push	{r7}
 80027a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80027a8:	e7fe      	b.n	80027a8 <UsageFault_Handler+0x4>

080027aa <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80027aa:	b480      	push	{r7}
 80027ac:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80027ae:	bf00      	nop
 80027b0:	46bd      	mov	sp, r7
 80027b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027b6:	4770      	bx	lr

080027b8 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80027b8:	b480      	push	{r7}
 80027ba:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80027bc:	bf00      	nop
 80027be:	46bd      	mov	sp, r7
 80027c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027c4:	4770      	bx	lr

080027c6 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80027c6:	b480      	push	{r7}
 80027c8:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80027ca:	bf00      	nop
 80027cc:	46bd      	mov	sp, r7
 80027ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027d2:	4770      	bx	lr

080027d4 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80027d4:	b580      	push	{r7, lr}
 80027d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80027d8:	f000 f914 	bl	8002a04 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 80027dc:	bf00      	nop
 80027de:	bd80      	pop	{r7, pc}

080027e0 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 80027e0:	b580      	push	{r7, lr}
 80027e2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(RF_SCK_Pin);
 80027e4:	2020      	movs	r0, #32
 80027e6:	f000 ffb1 	bl	800374c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 80027ea:	bf00      	nop
 80027ec:	bd80      	pop	{r7, pc}
	...

080027f0 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 80027f0:	b580      	push	{r7, lr}
 80027f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 80027f4:	4802      	ldr	r0, [pc, #8]	; (8002800 <TIM2_IRQHandler+0x10>)
 80027f6:	f002 f956 	bl	8004aa6 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 80027fa:	bf00      	nop
 80027fc:	bd80      	pop	{r7, pc}
 80027fe:	bf00      	nop
 8002800:	2000046c 	.word	0x2000046c

08002804 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8002804:	b580      	push	{r7, lr}
 8002806:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 8002808:	4802      	ldr	r0, [pc, #8]	; (8002814 <TIM3_IRQHandler+0x10>)
 800280a:	f002 f94c 	bl	8004aa6 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 800280e:	bf00      	nop
 8002810:	bd80      	pop	{r7, pc}
 8002812:	bf00      	nop
 8002814:	2000021c 	.word	0x2000021c

08002818 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8002818:	b580      	push	{r7, lr}
 800281a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */

  /* USER CODE END TIM4_IRQn 0 */
  HAL_TIM_IRQHandler(&htim4);
 800281c:	4802      	ldr	r0, [pc, #8]	; (8002828 <TIM4_IRQHandler+0x10>)
 800281e:	f002 f942 	bl	8004aa6 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM4_IRQn 1 */

  /* USER CODE END TIM4_IRQn 1 */
}
 8002822:	bf00      	nop
 8002824:	bd80      	pop	{r7, pc}
 8002826:	bf00      	nop
 8002828:	200001cc 	.word	0x200001cc

0800282c <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 800282c:	b580      	push	{r7, lr}
 800282e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8002830:	4802      	ldr	r0, [pc, #8]	; (800283c <USART1_IRQHandler+0x10>)
 8002832:	f002 fd8d 	bl	8005350 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8002836:	bf00      	nop
 8002838:	bd80      	pop	{r7, pc}
 800283a:	bf00      	nop
 800283c:	200002c4 	.word	0x200002c4

08002840 <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt.
  */
void USART2_IRQHandler(void)
{
 8002840:	b580      	push	{r7, lr}
 8002842:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8002844:	4802      	ldr	r0, [pc, #8]	; (8002850 <USART2_IRQHandler+0x10>)
 8002846:	f002 fd83 	bl	8005350 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 800284a:	bf00      	nop
 800284c:	bd80      	pop	{r7, pc}
 800284e:	bf00      	nop
 8002850:	200004b4 	.word	0x200004b4

08002854 <DMA2_Stream2_IRQHandler>:

/**
  * @brief This function handles DMA2 stream2 global interrupt.
  */
void DMA2_Stream2_IRQHandler(void)
{
 8002854:	b580      	push	{r7, lr}
 8002856:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream2_IRQn 0 */

  /* USER CODE END DMA2_Stream2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8002858:	4802      	ldr	r0, [pc, #8]	; (8002864 <DMA2_Stream2_IRQHandler+0x10>)
 800285a:	f000 fb85 	bl	8002f68 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream2_IRQn 1 */

  /* USER CODE END DMA2_Stream2_IRQn 1 */
}
 800285e:	bf00      	nop
 8002860:	bd80      	pop	{r7, pc}
 8002862:	bf00      	nop
 8002864:	20000264 	.word	0x20000264

08002868 <USART6_IRQHandler>:

/**
  * @brief This function handles USART6 global interrupt.
  */
void USART6_IRQHandler(void)
{
 8002868:	b580      	push	{r7, lr}
 800286a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART6_IRQn 0 */

  /* USER CODE END USART6_IRQn 0 */
  HAL_UART_IRQHandler(&huart6);
 800286c:	4802      	ldr	r0, [pc, #8]	; (8002878 <USART6_IRQHandler+0x10>)
 800286e:	f002 fd6f 	bl	8005350 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART6_IRQn 1 */

  /* USER CODE END USART6_IRQn 1 */
}
 8002872:	bf00      	nop
 8002874:	bd80      	pop	{r7, pc}
 8002876:	bf00      	nop
 8002878:	2000036c 	.word	0x2000036c

0800287c <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 800287c:	b580      	push	{r7, lr}
 800287e:	b086      	sub	sp, #24
 8002880:	af00      	add	r7, sp, #0
 8002882:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002884:	4a14      	ldr	r2, [pc, #80]	; (80028d8 <_sbrk+0x5c>)
 8002886:	4b15      	ldr	r3, [pc, #84]	; (80028dc <_sbrk+0x60>)
 8002888:	1ad3      	subs	r3, r2, r3
 800288a:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 800288c:	697b      	ldr	r3, [r7, #20]
 800288e:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002890:	4b13      	ldr	r3, [pc, #76]	; (80028e0 <_sbrk+0x64>)
 8002892:	681b      	ldr	r3, [r3, #0]
 8002894:	2b00      	cmp	r3, #0
 8002896:	d102      	bne.n	800289e <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002898:	4b11      	ldr	r3, [pc, #68]	; (80028e0 <_sbrk+0x64>)
 800289a:	4a12      	ldr	r2, [pc, #72]	; (80028e4 <_sbrk+0x68>)
 800289c:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 800289e:	4b10      	ldr	r3, [pc, #64]	; (80028e0 <_sbrk+0x64>)
 80028a0:	681a      	ldr	r2, [r3, #0]
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	4413      	add	r3, r2
 80028a6:	693a      	ldr	r2, [r7, #16]
 80028a8:	429a      	cmp	r2, r3
 80028aa:	d207      	bcs.n	80028bc <_sbrk+0x40>
  {
    errno = ENOMEM;
 80028ac:	f003 fb90 	bl	8005fd0 <__errno>
 80028b0:	4603      	mov	r3, r0
 80028b2:	220c      	movs	r2, #12
 80028b4:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80028b6:	f04f 33ff 	mov.w	r3, #4294967295
 80028ba:	e009      	b.n	80028d0 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80028bc:	4b08      	ldr	r3, [pc, #32]	; (80028e0 <_sbrk+0x64>)
 80028be:	681b      	ldr	r3, [r3, #0]
 80028c0:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80028c2:	4b07      	ldr	r3, [pc, #28]	; (80028e0 <_sbrk+0x64>)
 80028c4:	681a      	ldr	r2, [r3, #0]
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	4413      	add	r3, r2
 80028ca:	4a05      	ldr	r2, [pc, #20]	; (80028e0 <_sbrk+0x64>)
 80028cc:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80028ce:	68fb      	ldr	r3, [r7, #12]
}
 80028d0:	4618      	mov	r0, r3
 80028d2:	3718      	adds	r7, #24
 80028d4:	46bd      	mov	sp, r7
 80028d6:	bd80      	pop	{r7, pc}
 80028d8:	20018000 	.word	0x20018000
 80028dc:	00000400 	.word	0x00000400
 80028e0:	20000168 	.word	0x20000168
 80028e4:	20000638 	.word	0x20000638

080028e8 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80028e8:	b480      	push	{r7}
 80028ea:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80028ec:	4b06      	ldr	r3, [pc, #24]	; (8002908 <SystemInit+0x20>)
 80028ee:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80028f2:	4a05      	ldr	r2, [pc, #20]	; (8002908 <SystemInit+0x20>)
 80028f4:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80028f8:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80028fc:	bf00      	nop
 80028fe:	46bd      	mov	sp, r7
 8002900:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002904:	4770      	bx	lr
 8002906:	bf00      	nop
 8002908:	e000ed00 	.word	0xe000ed00

0800290c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 800290c:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002944 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002910:	480d      	ldr	r0, [pc, #52]	; (8002948 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8002912:	490e      	ldr	r1, [pc, #56]	; (800294c <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8002914:	4a0e      	ldr	r2, [pc, #56]	; (8002950 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8002916:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002918:	e002      	b.n	8002920 <LoopCopyDataInit>

0800291a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800291a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800291c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800291e:	3304      	adds	r3, #4

08002920 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002920:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002922:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002924:	d3f9      	bcc.n	800291a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002926:	4a0b      	ldr	r2, [pc, #44]	; (8002954 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8002928:	4c0b      	ldr	r4, [pc, #44]	; (8002958 <LoopFillZerobss+0x26>)
  movs r3, #0
 800292a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800292c:	e001      	b.n	8002932 <LoopFillZerobss>

0800292e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800292e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002930:	3204      	adds	r2, #4

08002932 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002932:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002934:	d3fb      	bcc.n	800292e <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8002936:	f7ff ffd7 	bl	80028e8 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 800293a:	f003 fb4f 	bl	8005fdc <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800293e:	f7fe fe97 	bl	8001670 <main>
  bx  lr    
 8002942:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8002944:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8002948:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800294c:	20000090 	.word	0x20000090
  ldr r2, =_sidata
 8002950:	080069b8 	.word	0x080069b8
  ldr r2, =_sbss
 8002954:	20000090 	.word	0x20000090
  ldr r4, =_ebss
 8002958:	20000634 	.word	0x20000634

0800295c <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 800295c:	e7fe      	b.n	800295c <ADC_IRQHandler>
	...

08002960 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002960:	b580      	push	{r7, lr}
 8002962:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002964:	4b0e      	ldr	r3, [pc, #56]	; (80029a0 <HAL_Init+0x40>)
 8002966:	681b      	ldr	r3, [r3, #0]
 8002968:	4a0d      	ldr	r2, [pc, #52]	; (80029a0 <HAL_Init+0x40>)
 800296a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 800296e:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002970:	4b0b      	ldr	r3, [pc, #44]	; (80029a0 <HAL_Init+0x40>)
 8002972:	681b      	ldr	r3, [r3, #0]
 8002974:	4a0a      	ldr	r2, [pc, #40]	; (80029a0 <HAL_Init+0x40>)
 8002976:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 800297a:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 800297c:	4b08      	ldr	r3, [pc, #32]	; (80029a0 <HAL_Init+0x40>)
 800297e:	681b      	ldr	r3, [r3, #0]
 8002980:	4a07      	ldr	r2, [pc, #28]	; (80029a0 <HAL_Init+0x40>)
 8002982:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002986:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002988:	2003      	movs	r0, #3
 800298a:	f000 f94f 	bl	8002c2c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 800298e:	200f      	movs	r0, #15
 8002990:	f000 f808 	bl	80029a4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002994:	f7ff fd0a 	bl	80023ac <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002998:	2300      	movs	r3, #0
}
 800299a:	4618      	mov	r0, r3
 800299c:	bd80      	pop	{r7, pc}
 800299e:	bf00      	nop
 80029a0:	40023c00 	.word	0x40023c00

080029a4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80029a4:	b580      	push	{r7, lr}
 80029a6:	b082      	sub	sp, #8
 80029a8:	af00      	add	r7, sp, #0
 80029aa:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80029ac:	4b12      	ldr	r3, [pc, #72]	; (80029f8 <HAL_InitTick+0x54>)
 80029ae:	681a      	ldr	r2, [r3, #0]
 80029b0:	4b12      	ldr	r3, [pc, #72]	; (80029fc <HAL_InitTick+0x58>)
 80029b2:	781b      	ldrb	r3, [r3, #0]
 80029b4:	4619      	mov	r1, r3
 80029b6:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80029ba:	fbb3 f3f1 	udiv	r3, r3, r1
 80029be:	fbb2 f3f3 	udiv	r3, r2, r3
 80029c2:	4618      	mov	r0, r3
 80029c4:	f000 f967 	bl	8002c96 <HAL_SYSTICK_Config>
 80029c8:	4603      	mov	r3, r0
 80029ca:	2b00      	cmp	r3, #0
 80029cc:	d001      	beq.n	80029d2 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80029ce:	2301      	movs	r3, #1
 80029d0:	e00e      	b.n	80029f0 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	2b0f      	cmp	r3, #15
 80029d6:	d80a      	bhi.n	80029ee <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80029d8:	2200      	movs	r2, #0
 80029da:	6879      	ldr	r1, [r7, #4]
 80029dc:	f04f 30ff 	mov.w	r0, #4294967295
 80029e0:	f000 f92f 	bl	8002c42 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80029e4:	4a06      	ldr	r2, [pc, #24]	; (8002a00 <HAL_InitTick+0x5c>)
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80029ea:	2300      	movs	r3, #0
 80029ec:	e000      	b.n	80029f0 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80029ee:	2301      	movs	r3, #1
}
 80029f0:	4618      	mov	r0, r3
 80029f2:	3708      	adds	r7, #8
 80029f4:	46bd      	mov	sp, r7
 80029f6:	bd80      	pop	{r7, pc}
 80029f8:	20000020 	.word	0x20000020
 80029fc:	20000028 	.word	0x20000028
 8002a00:	20000024 	.word	0x20000024

08002a04 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002a04:	b480      	push	{r7}
 8002a06:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002a08:	4b06      	ldr	r3, [pc, #24]	; (8002a24 <HAL_IncTick+0x20>)
 8002a0a:	781b      	ldrb	r3, [r3, #0]
 8002a0c:	461a      	mov	r2, r3
 8002a0e:	4b06      	ldr	r3, [pc, #24]	; (8002a28 <HAL_IncTick+0x24>)
 8002a10:	681b      	ldr	r3, [r3, #0]
 8002a12:	4413      	add	r3, r2
 8002a14:	4a04      	ldr	r2, [pc, #16]	; (8002a28 <HAL_IncTick+0x24>)
 8002a16:	6013      	str	r3, [r2, #0]
}
 8002a18:	bf00      	nop
 8002a1a:	46bd      	mov	sp, r7
 8002a1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a20:	4770      	bx	lr
 8002a22:	bf00      	nop
 8002a24:	20000028 	.word	0x20000028
 8002a28:	20000620 	.word	0x20000620

08002a2c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002a2c:	b480      	push	{r7}
 8002a2e:	af00      	add	r7, sp, #0
  return uwTick;
 8002a30:	4b03      	ldr	r3, [pc, #12]	; (8002a40 <HAL_GetTick+0x14>)
 8002a32:	681b      	ldr	r3, [r3, #0]
}
 8002a34:	4618      	mov	r0, r3
 8002a36:	46bd      	mov	sp, r7
 8002a38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a3c:	4770      	bx	lr
 8002a3e:	bf00      	nop
 8002a40:	20000620 	.word	0x20000620

08002a44 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002a44:	b580      	push	{r7, lr}
 8002a46:	b084      	sub	sp, #16
 8002a48:	af00      	add	r7, sp, #0
 8002a4a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002a4c:	f7ff ffee 	bl	8002a2c <HAL_GetTick>
 8002a50:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002a52:	687b      	ldr	r3, [r7, #4]
 8002a54:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002a56:	68fb      	ldr	r3, [r7, #12]
 8002a58:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002a5c:	d005      	beq.n	8002a6a <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002a5e:	4b0a      	ldr	r3, [pc, #40]	; (8002a88 <HAL_Delay+0x44>)
 8002a60:	781b      	ldrb	r3, [r3, #0]
 8002a62:	461a      	mov	r2, r3
 8002a64:	68fb      	ldr	r3, [r7, #12]
 8002a66:	4413      	add	r3, r2
 8002a68:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002a6a:	bf00      	nop
 8002a6c:	f7ff ffde 	bl	8002a2c <HAL_GetTick>
 8002a70:	4602      	mov	r2, r0
 8002a72:	68bb      	ldr	r3, [r7, #8]
 8002a74:	1ad3      	subs	r3, r2, r3
 8002a76:	68fa      	ldr	r2, [r7, #12]
 8002a78:	429a      	cmp	r2, r3
 8002a7a:	d8f7      	bhi.n	8002a6c <HAL_Delay+0x28>
  {
  }
}
 8002a7c:	bf00      	nop
 8002a7e:	bf00      	nop
 8002a80:	3710      	adds	r7, #16
 8002a82:	46bd      	mov	sp, r7
 8002a84:	bd80      	pop	{r7, pc}
 8002a86:	bf00      	nop
 8002a88:	20000028 	.word	0x20000028

08002a8c <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002a8c:	b480      	push	{r7}
 8002a8e:	b085      	sub	sp, #20
 8002a90:	af00      	add	r7, sp, #0
 8002a92:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002a94:	687b      	ldr	r3, [r7, #4]
 8002a96:	f003 0307 	and.w	r3, r3, #7
 8002a9a:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002a9c:	4b0c      	ldr	r3, [pc, #48]	; (8002ad0 <__NVIC_SetPriorityGrouping+0x44>)
 8002a9e:	68db      	ldr	r3, [r3, #12]
 8002aa0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002aa2:	68ba      	ldr	r2, [r7, #8]
 8002aa4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002aa8:	4013      	ands	r3, r2
 8002aaa:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002aac:	68fb      	ldr	r3, [r7, #12]
 8002aae:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002ab0:	68bb      	ldr	r3, [r7, #8]
 8002ab2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002ab4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002ab8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002abc:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002abe:	4a04      	ldr	r2, [pc, #16]	; (8002ad0 <__NVIC_SetPriorityGrouping+0x44>)
 8002ac0:	68bb      	ldr	r3, [r7, #8]
 8002ac2:	60d3      	str	r3, [r2, #12]
}
 8002ac4:	bf00      	nop
 8002ac6:	3714      	adds	r7, #20
 8002ac8:	46bd      	mov	sp, r7
 8002aca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ace:	4770      	bx	lr
 8002ad0:	e000ed00 	.word	0xe000ed00

08002ad4 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002ad4:	b480      	push	{r7}
 8002ad6:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002ad8:	4b04      	ldr	r3, [pc, #16]	; (8002aec <__NVIC_GetPriorityGrouping+0x18>)
 8002ada:	68db      	ldr	r3, [r3, #12]
 8002adc:	0a1b      	lsrs	r3, r3, #8
 8002ade:	f003 0307 	and.w	r3, r3, #7
}
 8002ae2:	4618      	mov	r0, r3
 8002ae4:	46bd      	mov	sp, r7
 8002ae6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002aea:	4770      	bx	lr
 8002aec:	e000ed00 	.word	0xe000ed00

08002af0 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002af0:	b480      	push	{r7}
 8002af2:	b083      	sub	sp, #12
 8002af4:	af00      	add	r7, sp, #0
 8002af6:	4603      	mov	r3, r0
 8002af8:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002afa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002afe:	2b00      	cmp	r3, #0
 8002b00:	db0b      	blt.n	8002b1a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002b02:	79fb      	ldrb	r3, [r7, #7]
 8002b04:	f003 021f 	and.w	r2, r3, #31
 8002b08:	4907      	ldr	r1, [pc, #28]	; (8002b28 <__NVIC_EnableIRQ+0x38>)
 8002b0a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002b0e:	095b      	lsrs	r3, r3, #5
 8002b10:	2001      	movs	r0, #1
 8002b12:	fa00 f202 	lsl.w	r2, r0, r2
 8002b16:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002b1a:	bf00      	nop
 8002b1c:	370c      	adds	r7, #12
 8002b1e:	46bd      	mov	sp, r7
 8002b20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b24:	4770      	bx	lr
 8002b26:	bf00      	nop
 8002b28:	e000e100 	.word	0xe000e100

08002b2c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002b2c:	b480      	push	{r7}
 8002b2e:	b083      	sub	sp, #12
 8002b30:	af00      	add	r7, sp, #0
 8002b32:	4603      	mov	r3, r0
 8002b34:	6039      	str	r1, [r7, #0]
 8002b36:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002b38:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002b3c:	2b00      	cmp	r3, #0
 8002b3e:	db0a      	blt.n	8002b56 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002b40:	683b      	ldr	r3, [r7, #0]
 8002b42:	b2da      	uxtb	r2, r3
 8002b44:	490c      	ldr	r1, [pc, #48]	; (8002b78 <__NVIC_SetPriority+0x4c>)
 8002b46:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002b4a:	0112      	lsls	r2, r2, #4
 8002b4c:	b2d2      	uxtb	r2, r2
 8002b4e:	440b      	add	r3, r1
 8002b50:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002b54:	e00a      	b.n	8002b6c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002b56:	683b      	ldr	r3, [r7, #0]
 8002b58:	b2da      	uxtb	r2, r3
 8002b5a:	4908      	ldr	r1, [pc, #32]	; (8002b7c <__NVIC_SetPriority+0x50>)
 8002b5c:	79fb      	ldrb	r3, [r7, #7]
 8002b5e:	f003 030f 	and.w	r3, r3, #15
 8002b62:	3b04      	subs	r3, #4
 8002b64:	0112      	lsls	r2, r2, #4
 8002b66:	b2d2      	uxtb	r2, r2
 8002b68:	440b      	add	r3, r1
 8002b6a:	761a      	strb	r2, [r3, #24]
}
 8002b6c:	bf00      	nop
 8002b6e:	370c      	adds	r7, #12
 8002b70:	46bd      	mov	sp, r7
 8002b72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b76:	4770      	bx	lr
 8002b78:	e000e100 	.word	0xe000e100
 8002b7c:	e000ed00 	.word	0xe000ed00

08002b80 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002b80:	b480      	push	{r7}
 8002b82:	b089      	sub	sp, #36	; 0x24
 8002b84:	af00      	add	r7, sp, #0
 8002b86:	60f8      	str	r0, [r7, #12]
 8002b88:	60b9      	str	r1, [r7, #8]
 8002b8a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002b8c:	68fb      	ldr	r3, [r7, #12]
 8002b8e:	f003 0307 	and.w	r3, r3, #7
 8002b92:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002b94:	69fb      	ldr	r3, [r7, #28]
 8002b96:	f1c3 0307 	rsb	r3, r3, #7
 8002b9a:	2b04      	cmp	r3, #4
 8002b9c:	bf28      	it	cs
 8002b9e:	2304      	movcs	r3, #4
 8002ba0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002ba2:	69fb      	ldr	r3, [r7, #28]
 8002ba4:	3304      	adds	r3, #4
 8002ba6:	2b06      	cmp	r3, #6
 8002ba8:	d902      	bls.n	8002bb0 <NVIC_EncodePriority+0x30>
 8002baa:	69fb      	ldr	r3, [r7, #28]
 8002bac:	3b03      	subs	r3, #3
 8002bae:	e000      	b.n	8002bb2 <NVIC_EncodePriority+0x32>
 8002bb0:	2300      	movs	r3, #0
 8002bb2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002bb4:	f04f 32ff 	mov.w	r2, #4294967295
 8002bb8:	69bb      	ldr	r3, [r7, #24]
 8002bba:	fa02 f303 	lsl.w	r3, r2, r3
 8002bbe:	43da      	mvns	r2, r3
 8002bc0:	68bb      	ldr	r3, [r7, #8]
 8002bc2:	401a      	ands	r2, r3
 8002bc4:	697b      	ldr	r3, [r7, #20]
 8002bc6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002bc8:	f04f 31ff 	mov.w	r1, #4294967295
 8002bcc:	697b      	ldr	r3, [r7, #20]
 8002bce:	fa01 f303 	lsl.w	r3, r1, r3
 8002bd2:	43d9      	mvns	r1, r3
 8002bd4:	687b      	ldr	r3, [r7, #4]
 8002bd6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002bd8:	4313      	orrs	r3, r2
         );
}
 8002bda:	4618      	mov	r0, r3
 8002bdc:	3724      	adds	r7, #36	; 0x24
 8002bde:	46bd      	mov	sp, r7
 8002be0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002be4:	4770      	bx	lr
	...

08002be8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002be8:	b580      	push	{r7, lr}
 8002bea:	b082      	sub	sp, #8
 8002bec:	af00      	add	r7, sp, #0
 8002bee:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002bf0:	687b      	ldr	r3, [r7, #4]
 8002bf2:	3b01      	subs	r3, #1
 8002bf4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002bf8:	d301      	bcc.n	8002bfe <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002bfa:	2301      	movs	r3, #1
 8002bfc:	e00f      	b.n	8002c1e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002bfe:	4a0a      	ldr	r2, [pc, #40]	; (8002c28 <SysTick_Config+0x40>)
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	3b01      	subs	r3, #1
 8002c04:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002c06:	210f      	movs	r1, #15
 8002c08:	f04f 30ff 	mov.w	r0, #4294967295
 8002c0c:	f7ff ff8e 	bl	8002b2c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002c10:	4b05      	ldr	r3, [pc, #20]	; (8002c28 <SysTick_Config+0x40>)
 8002c12:	2200      	movs	r2, #0
 8002c14:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002c16:	4b04      	ldr	r3, [pc, #16]	; (8002c28 <SysTick_Config+0x40>)
 8002c18:	2207      	movs	r2, #7
 8002c1a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002c1c:	2300      	movs	r3, #0
}
 8002c1e:	4618      	mov	r0, r3
 8002c20:	3708      	adds	r7, #8
 8002c22:	46bd      	mov	sp, r7
 8002c24:	bd80      	pop	{r7, pc}
 8002c26:	bf00      	nop
 8002c28:	e000e010 	.word	0xe000e010

08002c2c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002c2c:	b580      	push	{r7, lr}
 8002c2e:	b082      	sub	sp, #8
 8002c30:	af00      	add	r7, sp, #0
 8002c32:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002c34:	6878      	ldr	r0, [r7, #4]
 8002c36:	f7ff ff29 	bl	8002a8c <__NVIC_SetPriorityGrouping>
}
 8002c3a:	bf00      	nop
 8002c3c:	3708      	adds	r7, #8
 8002c3e:	46bd      	mov	sp, r7
 8002c40:	bd80      	pop	{r7, pc}

08002c42 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002c42:	b580      	push	{r7, lr}
 8002c44:	b086      	sub	sp, #24
 8002c46:	af00      	add	r7, sp, #0
 8002c48:	4603      	mov	r3, r0
 8002c4a:	60b9      	str	r1, [r7, #8]
 8002c4c:	607a      	str	r2, [r7, #4]
 8002c4e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002c50:	2300      	movs	r3, #0
 8002c52:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002c54:	f7ff ff3e 	bl	8002ad4 <__NVIC_GetPriorityGrouping>
 8002c58:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002c5a:	687a      	ldr	r2, [r7, #4]
 8002c5c:	68b9      	ldr	r1, [r7, #8]
 8002c5e:	6978      	ldr	r0, [r7, #20]
 8002c60:	f7ff ff8e 	bl	8002b80 <NVIC_EncodePriority>
 8002c64:	4602      	mov	r2, r0
 8002c66:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002c6a:	4611      	mov	r1, r2
 8002c6c:	4618      	mov	r0, r3
 8002c6e:	f7ff ff5d 	bl	8002b2c <__NVIC_SetPriority>
}
 8002c72:	bf00      	nop
 8002c74:	3718      	adds	r7, #24
 8002c76:	46bd      	mov	sp, r7
 8002c78:	bd80      	pop	{r7, pc}

08002c7a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002c7a:	b580      	push	{r7, lr}
 8002c7c:	b082      	sub	sp, #8
 8002c7e:	af00      	add	r7, sp, #0
 8002c80:	4603      	mov	r3, r0
 8002c82:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002c84:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002c88:	4618      	mov	r0, r3
 8002c8a:	f7ff ff31 	bl	8002af0 <__NVIC_EnableIRQ>
}
 8002c8e:	bf00      	nop
 8002c90:	3708      	adds	r7, #8
 8002c92:	46bd      	mov	sp, r7
 8002c94:	bd80      	pop	{r7, pc}

08002c96 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002c96:	b580      	push	{r7, lr}
 8002c98:	b082      	sub	sp, #8
 8002c9a:	af00      	add	r7, sp, #0
 8002c9c:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002c9e:	6878      	ldr	r0, [r7, #4]
 8002ca0:	f7ff ffa2 	bl	8002be8 <SysTick_Config>
 8002ca4:	4603      	mov	r3, r0
}
 8002ca6:	4618      	mov	r0, r3
 8002ca8:	3708      	adds	r7, #8
 8002caa:	46bd      	mov	sp, r7
 8002cac:	bd80      	pop	{r7, pc}

08002cae <HAL_CRC_Init>:
  *         parameters in the CRC_InitTypeDef and create the associated handle.
  * @param  hcrc CRC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc)
{
 8002cae:	b580      	push	{r7, lr}
 8002cb0:	b082      	sub	sp, #8
 8002cb2:	af00      	add	r7, sp, #0
 8002cb4:	6078      	str	r0, [r7, #4]
  /* Check the CRC handle allocation */
  if (hcrc == NULL)
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	2b00      	cmp	r3, #0
 8002cba:	d101      	bne.n	8002cc0 <HAL_CRC_Init+0x12>
  {
    return HAL_ERROR;
 8002cbc:	2301      	movs	r3, #1
 8002cbe:	e00e      	b.n	8002cde <HAL_CRC_Init+0x30>
  }

  /* Check the parameters */
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));

  if (hcrc->State == HAL_CRC_STATE_RESET)
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	795b      	ldrb	r3, [r3, #5]
 8002cc4:	b2db      	uxtb	r3, r3
 8002cc6:	2b00      	cmp	r3, #0
 8002cc8:	d105      	bne.n	8002cd6 <HAL_CRC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hcrc->Lock = HAL_UNLOCKED;
 8002cca:	687b      	ldr	r3, [r7, #4]
 8002ccc:	2200      	movs	r2, #0
 8002cce:	711a      	strb	r2, [r3, #4]
    /* Init the low level hardware */
    HAL_CRC_MspInit(hcrc);
 8002cd0:	6878      	ldr	r0, [r7, #4]
 8002cd2:	f7ff fb93 	bl	80023fc <HAL_CRC_MspInit>
  }

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	2201      	movs	r2, #1
 8002cda:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 8002cdc:	2300      	movs	r3, #0
}
 8002cde:	4618      	mov	r0, r3
 8002ce0:	3708      	adds	r7, #8
 8002ce2:	46bd      	mov	sp, r7
 8002ce4:	bd80      	pop	{r7, pc}
	...

08002ce8 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002ce8:	b580      	push	{r7, lr}
 8002cea:	b086      	sub	sp, #24
 8002cec:	af00      	add	r7, sp, #0
 8002cee:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8002cf0:	2300      	movs	r3, #0
 8002cf2:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8002cf4:	f7ff fe9a 	bl	8002a2c <HAL_GetTick>
 8002cf8:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	2b00      	cmp	r3, #0
 8002cfe:	d101      	bne.n	8002d04 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8002d00:	2301      	movs	r3, #1
 8002d02:	e099      	b.n	8002e38 <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8002d04:	687b      	ldr	r3, [r7, #4]
 8002d06:	2202      	movs	r2, #2
 8002d08:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8002d0c:	687b      	ldr	r3, [r7, #4]
 8002d0e:	2200      	movs	r2, #0
 8002d10:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	681b      	ldr	r3, [r3, #0]
 8002d18:	681a      	ldr	r2, [r3, #0]
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	681b      	ldr	r3, [r3, #0]
 8002d1e:	f022 0201 	bic.w	r2, r2, #1
 8002d22:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002d24:	e00f      	b.n	8002d46 <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002d26:	f7ff fe81 	bl	8002a2c <HAL_GetTick>
 8002d2a:	4602      	mov	r2, r0
 8002d2c:	693b      	ldr	r3, [r7, #16]
 8002d2e:	1ad3      	subs	r3, r2, r3
 8002d30:	2b05      	cmp	r3, #5
 8002d32:	d908      	bls.n	8002d46 <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	2220      	movs	r2, #32
 8002d38:	655a      	str	r2, [r3, #84]	; 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002d3a:	687b      	ldr	r3, [r7, #4]
 8002d3c:	2203      	movs	r2, #3
 8002d3e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
      
      return HAL_TIMEOUT;
 8002d42:	2303      	movs	r3, #3
 8002d44:	e078      	b.n	8002e38 <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	681b      	ldr	r3, [r3, #0]
 8002d4a:	681b      	ldr	r3, [r3, #0]
 8002d4c:	f003 0301 	and.w	r3, r3, #1
 8002d50:	2b00      	cmp	r3, #0
 8002d52:	d1e8      	bne.n	8002d26 <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 8002d54:	687b      	ldr	r3, [r7, #4]
 8002d56:	681b      	ldr	r3, [r3, #0]
 8002d58:	681b      	ldr	r3, [r3, #0]
 8002d5a:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 8002d5c:	697a      	ldr	r2, [r7, #20]
 8002d5e:	4b38      	ldr	r3, [pc, #224]	; (8002e40 <HAL_DMA_Init+0x158>)
 8002d60:	4013      	ands	r3, r2
 8002d62:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	685a      	ldr	r2, [r3, #4]
 8002d68:	687b      	ldr	r3, [r7, #4]
 8002d6a:	689b      	ldr	r3, [r3, #8]
 8002d6c:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002d72:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002d74:	687b      	ldr	r3, [r7, #4]
 8002d76:	691b      	ldr	r3, [r3, #16]
 8002d78:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002d7a:	687b      	ldr	r3, [r7, #4]
 8002d7c:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8002d7e:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	699b      	ldr	r3, [r3, #24]
 8002d84:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8002d8a:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8002d8c:	687b      	ldr	r3, [r7, #4]
 8002d8e:	6a1b      	ldr	r3, [r3, #32]
 8002d90:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 8002d92:	697a      	ldr	r2, [r7, #20]
 8002d94:	4313      	orrs	r3, r2
 8002d96:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002d9c:	2b04      	cmp	r3, #4
 8002d9e:	d107      	bne.n	8002db0 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 8002da0:	687b      	ldr	r3, [r7, #4]
 8002da2:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002da4:	687b      	ldr	r3, [r7, #4]
 8002da6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002da8:	4313      	orrs	r3, r2
 8002daa:	697a      	ldr	r2, [r7, #20]
 8002dac:	4313      	orrs	r3, r2
 8002dae:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8002db0:	687b      	ldr	r3, [r7, #4]
 8002db2:	681b      	ldr	r3, [r3, #0]
 8002db4:	697a      	ldr	r2, [r7, #20]
 8002db6:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 8002db8:	687b      	ldr	r3, [r7, #4]
 8002dba:	681b      	ldr	r3, [r3, #0]
 8002dbc:	695b      	ldr	r3, [r3, #20]
 8002dbe:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8002dc0:	697b      	ldr	r3, [r7, #20]
 8002dc2:	f023 0307 	bic.w	r3, r3, #7
 8002dc6:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 8002dc8:	687b      	ldr	r3, [r7, #4]
 8002dca:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002dcc:	697a      	ldr	r2, [r7, #20]
 8002dce:	4313      	orrs	r3, r2
 8002dd0:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002dd6:	2b04      	cmp	r3, #4
 8002dd8:	d117      	bne.n	8002e0a <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 8002dda:	687b      	ldr	r3, [r7, #4]
 8002ddc:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8002dde:	697a      	ldr	r2, [r7, #20]
 8002de0:	4313      	orrs	r3, r2
 8002de2:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8002de4:	687b      	ldr	r3, [r7, #4]
 8002de6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002de8:	2b00      	cmp	r3, #0
 8002dea:	d00e      	beq.n	8002e0a <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8002dec:	6878      	ldr	r0, [r7, #4]
 8002dee:	f000 fa7b 	bl	80032e8 <DMA_CheckFifoParam>
 8002df2:	4603      	mov	r3, r0
 8002df4:	2b00      	cmp	r3, #0
 8002df6:	d008      	beq.n	8002e0a <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	2240      	movs	r2, #64	; 0x40
 8002dfc:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8002dfe:	687b      	ldr	r3, [r7, #4]
 8002e00:	2201      	movs	r2, #1
 8002e02:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        return HAL_ERROR; 
 8002e06:	2301      	movs	r3, #1
 8002e08:	e016      	b.n	8002e38 <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 8002e0a:	687b      	ldr	r3, [r7, #4]
 8002e0c:	681b      	ldr	r3, [r3, #0]
 8002e0e:	697a      	ldr	r2, [r7, #20]
 8002e10:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8002e12:	6878      	ldr	r0, [r7, #4]
 8002e14:	f000 fa32 	bl	800327c <DMA_CalcBaseAndBitshift>
 8002e18:	4603      	mov	r3, r0
 8002e1a:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002e20:	223f      	movs	r2, #63	; 0x3f
 8002e22:	409a      	lsls	r2, r3
 8002e24:	68fb      	ldr	r3, [r7, #12]
 8002e26:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	2200      	movs	r2, #0
 8002e2c:	655a      	str	r2, [r3, #84]	; 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002e2e:	687b      	ldr	r3, [r7, #4]
 8002e30:	2201      	movs	r2, #1
 8002e32:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

  return HAL_OK;
 8002e36:	2300      	movs	r3, #0
}
 8002e38:	4618      	mov	r0, r3
 8002e3a:	3718      	adds	r7, #24
 8002e3c:	46bd      	mov	sp, r7
 8002e3e:	bd80      	pop	{r7, pc}
 8002e40:	f010803f 	.word	0xf010803f

08002e44 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002e44:	b580      	push	{r7, lr}
 8002e46:	b084      	sub	sp, #16
 8002e48:	af00      	add	r7, sp, #0
 8002e4a:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002e4c:	687b      	ldr	r3, [r7, #4]
 8002e4e:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002e50:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8002e52:	f7ff fdeb 	bl	8002a2c <HAL_GetTick>
 8002e56:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002e5e:	b2db      	uxtb	r3, r3
 8002e60:	2b02      	cmp	r3, #2
 8002e62:	d008      	beq.n	8002e76 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	2280      	movs	r2, #128	; 0x80
 8002e68:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	2200      	movs	r2, #0
 8002e6e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8002e72:	2301      	movs	r3, #1
 8002e74:	e052      	b.n	8002f1c <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	681b      	ldr	r3, [r3, #0]
 8002e7a:	681a      	ldr	r2, [r3, #0]
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	681b      	ldr	r3, [r3, #0]
 8002e80:	f022 0216 	bic.w	r2, r2, #22
 8002e84:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	681b      	ldr	r3, [r3, #0]
 8002e8a:	695a      	ldr	r2, [r3, #20]
 8002e8c:	687b      	ldr	r3, [r7, #4]
 8002e8e:	681b      	ldr	r3, [r3, #0]
 8002e90:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8002e94:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8002e96:	687b      	ldr	r3, [r7, #4]
 8002e98:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002e9a:	2b00      	cmp	r3, #0
 8002e9c:	d103      	bne.n	8002ea6 <HAL_DMA_Abort+0x62>
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002ea2:	2b00      	cmp	r3, #0
 8002ea4:	d007      	beq.n	8002eb6 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8002ea6:	687b      	ldr	r3, [r7, #4]
 8002ea8:	681b      	ldr	r3, [r3, #0]
 8002eaa:	681a      	ldr	r2, [r3, #0]
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	681b      	ldr	r3, [r3, #0]
 8002eb0:	f022 0208 	bic.w	r2, r2, #8
 8002eb4:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002eb6:	687b      	ldr	r3, [r7, #4]
 8002eb8:	681b      	ldr	r3, [r3, #0]
 8002eba:	681a      	ldr	r2, [r3, #0]
 8002ebc:	687b      	ldr	r3, [r7, #4]
 8002ebe:	681b      	ldr	r3, [r3, #0]
 8002ec0:	f022 0201 	bic.w	r2, r2, #1
 8002ec4:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002ec6:	e013      	b.n	8002ef0 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8002ec8:	f7ff fdb0 	bl	8002a2c <HAL_GetTick>
 8002ecc:	4602      	mov	r2, r0
 8002ece:	68bb      	ldr	r3, [r7, #8]
 8002ed0:	1ad3      	subs	r3, r2, r3
 8002ed2:	2b05      	cmp	r3, #5
 8002ed4:	d90c      	bls.n	8002ef0 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8002ed6:	687b      	ldr	r3, [r7, #4]
 8002ed8:	2220      	movs	r2, #32
 8002eda:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	2203      	movs	r2, #3
 8002ee0:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8002ee4:	687b      	ldr	r3, [r7, #4]
 8002ee6:	2200      	movs	r2, #0
 8002ee8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 8002eec:	2303      	movs	r3, #3
 8002eee:	e015      	b.n	8002f1c <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	681b      	ldr	r3, [r3, #0]
 8002ef4:	681b      	ldr	r3, [r3, #0]
 8002ef6:	f003 0301 	and.w	r3, r3, #1
 8002efa:	2b00      	cmp	r3, #0
 8002efc:	d1e4      	bne.n	8002ec8 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002f02:	223f      	movs	r2, #63	; 0x3f
 8002f04:	409a      	lsls	r2, r3
 8002f06:	68fb      	ldr	r3, [r7, #12]
 8002f08:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	2201      	movs	r2, #1
 8002f0e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	2200      	movs	r2, #0
 8002f16:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 8002f1a:	2300      	movs	r3, #0
}
 8002f1c:	4618      	mov	r0, r3
 8002f1e:	3710      	adds	r7, #16
 8002f20:	46bd      	mov	sp, r7
 8002f22:	bd80      	pop	{r7, pc}

08002f24 <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002f24:	b480      	push	{r7}
 8002f26:	b083      	sub	sp, #12
 8002f28:	af00      	add	r7, sp, #0
 8002f2a:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002f32:	b2db      	uxtb	r3, r3
 8002f34:	2b02      	cmp	r3, #2
 8002f36:	d004      	beq.n	8002f42 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	2280      	movs	r2, #128	; 0x80
 8002f3c:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 8002f3e:	2301      	movs	r3, #1
 8002f40:	e00c      	b.n	8002f5c <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 8002f42:	687b      	ldr	r3, [r7, #4]
 8002f44:	2205      	movs	r2, #5
 8002f46:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	681b      	ldr	r3, [r3, #0]
 8002f4e:	681a      	ldr	r2, [r3, #0]
 8002f50:	687b      	ldr	r3, [r7, #4]
 8002f52:	681b      	ldr	r3, [r3, #0]
 8002f54:	f022 0201 	bic.w	r2, r2, #1
 8002f58:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8002f5a:	2300      	movs	r3, #0
}
 8002f5c:	4618      	mov	r0, r3
 8002f5e:	370c      	adds	r7, #12
 8002f60:	46bd      	mov	sp, r7
 8002f62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f66:	4770      	bx	lr

08002f68 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002f68:	b580      	push	{r7, lr}
 8002f6a:	b086      	sub	sp, #24
 8002f6c:	af00      	add	r7, sp, #0
 8002f6e:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8002f70:	2300      	movs	r3, #0
 8002f72:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8002f74:	4b92      	ldr	r3, [pc, #584]	; (80031c0 <HAL_DMA_IRQHandler+0x258>)
 8002f76:	681b      	ldr	r3, [r3, #0]
 8002f78:	4a92      	ldr	r2, [pc, #584]	; (80031c4 <HAL_DMA_IRQHandler+0x25c>)
 8002f7a:	fba2 2303 	umull	r2, r3, r2, r3
 8002f7e:	0a9b      	lsrs	r3, r3, #10
 8002f80:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002f82:	687b      	ldr	r3, [r7, #4]
 8002f84:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002f86:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8002f88:	693b      	ldr	r3, [r7, #16]
 8002f8a:	681b      	ldr	r3, [r3, #0]
 8002f8c:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 8002f8e:	687b      	ldr	r3, [r7, #4]
 8002f90:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002f92:	2208      	movs	r2, #8
 8002f94:	409a      	lsls	r2, r3
 8002f96:	68fb      	ldr	r3, [r7, #12]
 8002f98:	4013      	ands	r3, r2
 8002f9a:	2b00      	cmp	r3, #0
 8002f9c:	d01a      	beq.n	8002fd4 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 8002f9e:	687b      	ldr	r3, [r7, #4]
 8002fa0:	681b      	ldr	r3, [r3, #0]
 8002fa2:	681b      	ldr	r3, [r3, #0]
 8002fa4:	f003 0304 	and.w	r3, r3, #4
 8002fa8:	2b00      	cmp	r3, #0
 8002faa:	d013      	beq.n	8002fd4 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 8002fac:	687b      	ldr	r3, [r7, #4]
 8002fae:	681b      	ldr	r3, [r3, #0]
 8002fb0:	681a      	ldr	r2, [r3, #0]
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	681b      	ldr	r3, [r3, #0]
 8002fb6:	f022 0204 	bic.w	r2, r2, #4
 8002fba:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 8002fbc:	687b      	ldr	r3, [r7, #4]
 8002fbe:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002fc0:	2208      	movs	r2, #8
 8002fc2:	409a      	lsls	r2, r3
 8002fc4:	693b      	ldr	r3, [r7, #16]
 8002fc6:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8002fc8:	687b      	ldr	r3, [r7, #4]
 8002fca:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8002fcc:	f043 0201 	orr.w	r2, r3, #1
 8002fd0:	687b      	ldr	r3, [r7, #4]
 8002fd2:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002fd8:	2201      	movs	r2, #1
 8002fda:	409a      	lsls	r2, r3
 8002fdc:	68fb      	ldr	r3, [r7, #12]
 8002fde:	4013      	ands	r3, r2
 8002fe0:	2b00      	cmp	r3, #0
 8002fe2:	d012      	beq.n	800300a <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	681b      	ldr	r3, [r3, #0]
 8002fe8:	695b      	ldr	r3, [r3, #20]
 8002fea:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002fee:	2b00      	cmp	r3, #0
 8002ff0:	d00b      	beq.n	800300a <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8002ff6:	2201      	movs	r2, #1
 8002ff8:	409a      	lsls	r2, r3
 8002ffa:	693b      	ldr	r3, [r7, #16]
 8002ffc:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003002:	f043 0202 	orr.w	r2, r3, #2
 8003006:	687b      	ldr	r3, [r7, #4]
 8003008:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800300e:	2204      	movs	r2, #4
 8003010:	409a      	lsls	r2, r3
 8003012:	68fb      	ldr	r3, [r7, #12]
 8003014:	4013      	ands	r3, r2
 8003016:	2b00      	cmp	r3, #0
 8003018:	d012      	beq.n	8003040 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 800301a:	687b      	ldr	r3, [r7, #4]
 800301c:	681b      	ldr	r3, [r3, #0]
 800301e:	681b      	ldr	r3, [r3, #0]
 8003020:	f003 0302 	and.w	r3, r3, #2
 8003024:	2b00      	cmp	r3, #0
 8003026:	d00b      	beq.n	8003040 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 8003028:	687b      	ldr	r3, [r7, #4]
 800302a:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 800302c:	2204      	movs	r2, #4
 800302e:	409a      	lsls	r2, r3
 8003030:	693b      	ldr	r3, [r7, #16]
 8003032:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003038:	f043 0204 	orr.w	r2, r3, #4
 800303c:	687b      	ldr	r3, [r7, #4]
 800303e:	655a      	str	r2, [r3, #84]	; 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003044:	2210      	movs	r2, #16
 8003046:	409a      	lsls	r2, r3
 8003048:	68fb      	ldr	r3, [r7, #12]
 800304a:	4013      	ands	r3, r2
 800304c:	2b00      	cmp	r3, #0
 800304e:	d043      	beq.n	80030d8 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	681b      	ldr	r3, [r3, #0]
 8003054:	681b      	ldr	r3, [r3, #0]
 8003056:	f003 0308 	and.w	r3, r3, #8
 800305a:	2b00      	cmp	r3, #0
 800305c:	d03c      	beq.n	80030d8 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 800305e:	687b      	ldr	r3, [r7, #4]
 8003060:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003062:	2210      	movs	r2, #16
 8003064:	409a      	lsls	r2, r3
 8003066:	693b      	ldr	r3, [r7, #16]
 8003068:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	681b      	ldr	r3, [r3, #0]
 800306e:	681b      	ldr	r3, [r3, #0]
 8003070:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003074:	2b00      	cmp	r3, #0
 8003076:	d018      	beq.n	80030aa <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	681b      	ldr	r3, [r3, #0]
 800307c:	681b      	ldr	r3, [r3, #0]
 800307e:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003082:	2b00      	cmp	r3, #0
 8003084:	d108      	bne.n	8003098 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8003086:	687b      	ldr	r3, [r7, #4]
 8003088:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800308a:	2b00      	cmp	r3, #0
 800308c:	d024      	beq.n	80030d8 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003092:	6878      	ldr	r0, [r7, #4]
 8003094:	4798      	blx	r3
 8003096:	e01f      	b.n	80030d8 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800309c:	2b00      	cmp	r3, #0
 800309e:	d01b      	beq.n	80030d8 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80030a4:	6878      	ldr	r0, [r7, #4]
 80030a6:	4798      	blx	r3
 80030a8:	e016      	b.n	80030d8 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	681b      	ldr	r3, [r3, #0]
 80030ae:	681b      	ldr	r3, [r3, #0]
 80030b0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80030b4:	2b00      	cmp	r3, #0
 80030b6:	d107      	bne.n	80030c8 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	681b      	ldr	r3, [r3, #0]
 80030bc:	681a      	ldr	r2, [r3, #0]
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	681b      	ldr	r3, [r3, #0]
 80030c2:	f022 0208 	bic.w	r2, r2, #8
 80030c6:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80030cc:	2b00      	cmp	r3, #0
 80030ce:	d003      	beq.n	80030d8 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80030d4:	6878      	ldr	r0, [r7, #4]
 80030d6:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80030dc:	2220      	movs	r2, #32
 80030de:	409a      	lsls	r2, r3
 80030e0:	68fb      	ldr	r3, [r7, #12]
 80030e2:	4013      	ands	r3, r2
 80030e4:	2b00      	cmp	r3, #0
 80030e6:	f000 808e 	beq.w	8003206 <HAL_DMA_IRQHandler+0x29e>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 80030ea:	687b      	ldr	r3, [r7, #4]
 80030ec:	681b      	ldr	r3, [r3, #0]
 80030ee:	681b      	ldr	r3, [r3, #0]
 80030f0:	f003 0310 	and.w	r3, r3, #16
 80030f4:	2b00      	cmp	r3, #0
 80030f6:	f000 8086 	beq.w	8003206 <HAL_DMA_IRQHandler+0x29e>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80030fe:	2220      	movs	r2, #32
 8003100:	409a      	lsls	r2, r3
 8003102:	693b      	ldr	r3, [r7, #16]
 8003104:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 800310c:	b2db      	uxtb	r3, r3
 800310e:	2b05      	cmp	r3, #5
 8003110:	d136      	bne.n	8003180 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	681b      	ldr	r3, [r3, #0]
 8003116:	681a      	ldr	r2, [r3, #0]
 8003118:	687b      	ldr	r3, [r7, #4]
 800311a:	681b      	ldr	r3, [r3, #0]
 800311c:	f022 0216 	bic.w	r2, r2, #22
 8003120:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	681b      	ldr	r3, [r3, #0]
 8003126:	695a      	ldr	r2, [r3, #20]
 8003128:	687b      	ldr	r3, [r7, #4]
 800312a:	681b      	ldr	r3, [r3, #0]
 800312c:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8003130:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003136:	2b00      	cmp	r3, #0
 8003138:	d103      	bne.n	8003142 <HAL_DMA_IRQHandler+0x1da>
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800313e:	2b00      	cmp	r3, #0
 8003140:	d007      	beq.n	8003152 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	681b      	ldr	r3, [r3, #0]
 8003146:	681a      	ldr	r2, [r3, #0]
 8003148:	687b      	ldr	r3, [r7, #4]
 800314a:	681b      	ldr	r3, [r3, #0]
 800314c:	f022 0208 	bic.w	r2, r2, #8
 8003150:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003152:	687b      	ldr	r3, [r7, #4]
 8003154:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8003156:	223f      	movs	r2, #63	; 0x3f
 8003158:	409a      	lsls	r2, r3
 800315a:	693b      	ldr	r3, [r7, #16]
 800315c:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	2201      	movs	r2, #1
 8003162:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	2200      	movs	r2, #0
 800316a:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34

        if(hdma->XferAbortCallback != NULL)
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8003172:	2b00      	cmp	r3, #0
 8003174:	d07d      	beq.n	8003272 <HAL_DMA_IRQHandler+0x30a>
        {
          hdma->XferAbortCallback(hdma);
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 800317a:	6878      	ldr	r0, [r7, #4]
 800317c:	4798      	blx	r3
        }
        return;
 800317e:	e078      	b.n	8003272 <HAL_DMA_IRQHandler+0x30a>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	681b      	ldr	r3, [r3, #0]
 8003184:	681b      	ldr	r3, [r3, #0]
 8003186:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 800318a:	2b00      	cmp	r3, #0
 800318c:	d01c      	beq.n	80031c8 <HAL_DMA_IRQHandler+0x260>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 800318e:	687b      	ldr	r3, [r7, #4]
 8003190:	681b      	ldr	r3, [r3, #0]
 8003192:	681b      	ldr	r3, [r3, #0]
 8003194:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003198:	2b00      	cmp	r3, #0
 800319a:	d108      	bne.n	80031ae <HAL_DMA_IRQHandler+0x246>
        {
          if(hdma->XferM1CpltCallback != NULL)
 800319c:	687b      	ldr	r3, [r7, #4]
 800319e:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80031a0:	2b00      	cmp	r3, #0
 80031a2:	d030      	beq.n	8003206 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 80031a4:	687b      	ldr	r3, [r7, #4]
 80031a6:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80031a8:	6878      	ldr	r0, [r7, #4]
 80031aa:	4798      	blx	r3
 80031ac:	e02b      	b.n	8003206 <HAL_DMA_IRQHandler+0x29e>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80031b2:	2b00      	cmp	r3, #0
 80031b4:	d027      	beq.n	8003206 <HAL_DMA_IRQHandler+0x29e>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 80031b6:	687b      	ldr	r3, [r7, #4]
 80031b8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80031ba:	6878      	ldr	r0, [r7, #4]
 80031bc:	4798      	blx	r3
 80031be:	e022      	b.n	8003206 <HAL_DMA_IRQHandler+0x29e>
 80031c0:	20000020 	.word	0x20000020
 80031c4:	1b4e81b5 	.word	0x1b4e81b5
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	681b      	ldr	r3, [r3, #0]
 80031cc:	681b      	ldr	r3, [r3, #0]
 80031ce:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80031d2:	2b00      	cmp	r3, #0
 80031d4:	d10f      	bne.n	80031f6 <HAL_DMA_IRQHandler+0x28e>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	681b      	ldr	r3, [r3, #0]
 80031da:	681a      	ldr	r2, [r3, #0]
 80031dc:	687b      	ldr	r3, [r7, #4]
 80031de:	681b      	ldr	r3, [r3, #0]
 80031e0:	f022 0210 	bic.w	r2, r2, #16
 80031e4:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	2201      	movs	r2, #1
 80031ea:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	2200      	movs	r2, #0
 80031f2:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 80031f6:	687b      	ldr	r3, [r7, #4]
 80031f8:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80031fa:	2b00      	cmp	r3, #0
 80031fc:	d003      	beq.n	8003206 <HAL_DMA_IRQHandler+0x29e>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 80031fe:	687b      	ldr	r3, [r7, #4]
 8003200:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003202:	6878      	ldr	r0, [r7, #4]
 8003204:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 800320a:	2b00      	cmp	r3, #0
 800320c:	d032      	beq.n	8003274 <HAL_DMA_IRQHandler+0x30c>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 800320e:	687b      	ldr	r3, [r7, #4]
 8003210:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8003212:	f003 0301 	and.w	r3, r3, #1
 8003216:	2b00      	cmp	r3, #0
 8003218:	d022      	beq.n	8003260 <HAL_DMA_IRQHandler+0x2f8>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 800321a:	687b      	ldr	r3, [r7, #4]
 800321c:	2205      	movs	r2, #5
 800321e:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8003222:	687b      	ldr	r3, [r7, #4]
 8003224:	681b      	ldr	r3, [r3, #0]
 8003226:	681a      	ldr	r2, [r3, #0]
 8003228:	687b      	ldr	r3, [r7, #4]
 800322a:	681b      	ldr	r3, [r3, #0]
 800322c:	f022 0201 	bic.w	r2, r2, #1
 8003230:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8003232:	68bb      	ldr	r3, [r7, #8]
 8003234:	3301      	adds	r3, #1
 8003236:	60bb      	str	r3, [r7, #8]
 8003238:	697a      	ldr	r2, [r7, #20]
 800323a:	429a      	cmp	r2, r3
 800323c:	d307      	bcc.n	800324e <HAL_DMA_IRQHandler+0x2e6>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	681b      	ldr	r3, [r3, #0]
 8003242:	681b      	ldr	r3, [r3, #0]
 8003244:	f003 0301 	and.w	r3, r3, #1
 8003248:	2b00      	cmp	r3, #0
 800324a:	d1f2      	bne.n	8003232 <HAL_DMA_IRQHandler+0x2ca>
 800324c:	e000      	b.n	8003250 <HAL_DMA_IRQHandler+0x2e8>
          break;
 800324e:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003250:	687b      	ldr	r3, [r7, #4]
 8003252:	2201      	movs	r2, #1
 8003254:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	2200      	movs	r2, #0
 800325c:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8003260:	687b      	ldr	r3, [r7, #4]
 8003262:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003264:	2b00      	cmp	r3, #0
 8003266:	d005      	beq.n	8003274 <HAL_DMA_IRQHandler+0x30c>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800326c:	6878      	ldr	r0, [r7, #4]
 800326e:	4798      	blx	r3
 8003270:	e000      	b.n	8003274 <HAL_DMA_IRQHandler+0x30c>
        return;
 8003272:	bf00      	nop
    }
  }
}
 8003274:	3718      	adds	r7, #24
 8003276:	46bd      	mov	sp, r7
 8003278:	bd80      	pop	{r7, pc}
 800327a:	bf00      	nop

0800327c <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 800327c:	b480      	push	{r7}
 800327e:	b085      	sub	sp, #20
 8003280:	af00      	add	r7, sp, #0
 8003282:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8003284:	687b      	ldr	r3, [r7, #4]
 8003286:	681b      	ldr	r3, [r3, #0]
 8003288:	b2db      	uxtb	r3, r3
 800328a:	3b10      	subs	r3, #16
 800328c:	4a14      	ldr	r2, [pc, #80]	; (80032e0 <DMA_CalcBaseAndBitshift+0x64>)
 800328e:	fba2 2303 	umull	r2, r3, r2, r3
 8003292:	091b      	lsrs	r3, r3, #4
 8003294:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8003296:	4a13      	ldr	r2, [pc, #76]	; (80032e4 <DMA_CalcBaseAndBitshift+0x68>)
 8003298:	68fb      	ldr	r3, [r7, #12]
 800329a:	4413      	add	r3, r2
 800329c:	781b      	ldrb	r3, [r3, #0]
 800329e:	461a      	mov	r2, r3
 80032a0:	687b      	ldr	r3, [r7, #4]
 80032a2:	65da      	str	r2, [r3, #92]	; 0x5c
  
  if (stream_number > 3U)
 80032a4:	68fb      	ldr	r3, [r7, #12]
 80032a6:	2b03      	cmp	r3, #3
 80032a8:	d909      	bls.n	80032be <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	681b      	ldr	r3, [r3, #0]
 80032ae:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80032b2:	f023 0303 	bic.w	r3, r3, #3
 80032b6:	1d1a      	adds	r2, r3, #4
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	659a      	str	r2, [r3, #88]	; 0x58
 80032bc:	e007      	b.n	80032ce <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 80032be:	687b      	ldr	r3, [r7, #4]
 80032c0:	681b      	ldr	r3, [r3, #0]
 80032c2:	f423 737f 	bic.w	r3, r3, #1020	; 0x3fc
 80032c6:	f023 0303 	bic.w	r3, r3, #3
 80032ca:	687a      	ldr	r2, [r7, #4]
 80032cc:	6593      	str	r3, [r2, #88]	; 0x58
  }
  
  return hdma->StreamBaseAddress;
 80032ce:	687b      	ldr	r3, [r7, #4]
 80032d0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
}
 80032d2:	4618      	mov	r0, r3
 80032d4:	3714      	adds	r7, #20
 80032d6:	46bd      	mov	sp, r7
 80032d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032dc:	4770      	bx	lr
 80032de:	bf00      	nop
 80032e0:	aaaaaaab 	.word	0xaaaaaaab
 80032e4:	0800696c 	.word	0x0800696c

080032e8 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 80032e8:	b480      	push	{r7}
 80032ea:	b085      	sub	sp, #20
 80032ec:	af00      	add	r7, sp, #0
 80032ee:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80032f0:	2300      	movs	r3, #0
 80032f2:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80032f8:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 80032fa:	687b      	ldr	r3, [r7, #4]
 80032fc:	699b      	ldr	r3, [r3, #24]
 80032fe:	2b00      	cmp	r3, #0
 8003300:	d11f      	bne.n	8003342 <DMA_CheckFifoParam+0x5a>
 8003302:	68bb      	ldr	r3, [r7, #8]
 8003304:	2b03      	cmp	r3, #3
 8003306:	d856      	bhi.n	80033b6 <DMA_CheckFifoParam+0xce>
 8003308:	a201      	add	r2, pc, #4	; (adr r2, 8003310 <DMA_CheckFifoParam+0x28>)
 800330a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800330e:	bf00      	nop
 8003310:	08003321 	.word	0x08003321
 8003314:	08003333 	.word	0x08003333
 8003318:	08003321 	.word	0x08003321
 800331c:	080033b7 	.word	0x080033b7
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003324:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003328:	2b00      	cmp	r3, #0
 800332a:	d046      	beq.n	80033ba <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 800332c:	2301      	movs	r3, #1
 800332e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003330:	e043      	b.n	80033ba <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003336:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 800333a:	d140      	bne.n	80033be <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 800333c:	2301      	movs	r3, #1
 800333e:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003340:	e03d      	b.n	80033be <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8003342:	687b      	ldr	r3, [r7, #4]
 8003344:	699b      	ldr	r3, [r3, #24]
 8003346:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800334a:	d121      	bne.n	8003390 <DMA_CheckFifoParam+0xa8>
 800334c:	68bb      	ldr	r3, [r7, #8]
 800334e:	2b03      	cmp	r3, #3
 8003350:	d837      	bhi.n	80033c2 <DMA_CheckFifoParam+0xda>
 8003352:	a201      	add	r2, pc, #4	; (adr r2, 8003358 <DMA_CheckFifoParam+0x70>)
 8003354:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003358:	08003369 	.word	0x08003369
 800335c:	0800336f 	.word	0x0800336f
 8003360:	08003369 	.word	0x08003369
 8003364:	08003381 	.word	0x08003381
  {
    switch (tmp)
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8003368:	2301      	movs	r3, #1
 800336a:	73fb      	strb	r3, [r7, #15]
      break;
 800336c:	e030      	b.n	80033d0 <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 800336e:	687b      	ldr	r3, [r7, #4]
 8003370:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003372:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8003376:	2b00      	cmp	r3, #0
 8003378:	d025      	beq.n	80033c6 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 800337a:	2301      	movs	r3, #1
 800337c:	73fb      	strb	r3, [r7, #15]
      }
      break;
 800337e:	e022      	b.n	80033c6 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003384:	f1b3 7fc0 	cmp.w	r3, #25165824	; 0x1800000
 8003388:	d11f      	bne.n	80033ca <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 800338a:	2301      	movs	r3, #1
 800338c:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 800338e:	e01c      	b.n	80033ca <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8003390:	68bb      	ldr	r3, [r7, #8]
 8003392:	2b02      	cmp	r3, #2
 8003394:	d903      	bls.n	800339e <DMA_CheckFifoParam+0xb6>
 8003396:	68bb      	ldr	r3, [r7, #8]
 8003398:	2b03      	cmp	r3, #3
 800339a:	d003      	beq.n	80033a4 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 800339c:	e018      	b.n	80033d0 <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 800339e:	2301      	movs	r3, #1
 80033a0:	73fb      	strb	r3, [r7, #15]
      break;
 80033a2:	e015      	b.n	80033d0 <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 80033a4:	687b      	ldr	r3, [r7, #4]
 80033a6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80033a8:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 80033ac:	2b00      	cmp	r3, #0
 80033ae:	d00e      	beq.n	80033ce <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 80033b0:	2301      	movs	r3, #1
 80033b2:	73fb      	strb	r3, [r7, #15]
      break;
 80033b4:	e00b      	b.n	80033ce <DMA_CheckFifoParam+0xe6>
      break;
 80033b6:	bf00      	nop
 80033b8:	e00a      	b.n	80033d0 <DMA_CheckFifoParam+0xe8>
      break;
 80033ba:	bf00      	nop
 80033bc:	e008      	b.n	80033d0 <DMA_CheckFifoParam+0xe8>
      break;
 80033be:	bf00      	nop
 80033c0:	e006      	b.n	80033d0 <DMA_CheckFifoParam+0xe8>
      break;
 80033c2:	bf00      	nop
 80033c4:	e004      	b.n	80033d0 <DMA_CheckFifoParam+0xe8>
      break;
 80033c6:	bf00      	nop
 80033c8:	e002      	b.n	80033d0 <DMA_CheckFifoParam+0xe8>
      break;   
 80033ca:	bf00      	nop
 80033cc:	e000      	b.n	80033d0 <DMA_CheckFifoParam+0xe8>
      break;
 80033ce:	bf00      	nop
    }
  } 
  
  return status; 
 80033d0:	7bfb      	ldrb	r3, [r7, #15]
}
 80033d2:	4618      	mov	r0, r3
 80033d4:	3714      	adds	r7, #20
 80033d6:	46bd      	mov	sp, r7
 80033d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033dc:	4770      	bx	lr
 80033de:	bf00      	nop

080033e0 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80033e0:	b480      	push	{r7}
 80033e2:	b089      	sub	sp, #36	; 0x24
 80033e4:	af00      	add	r7, sp, #0
 80033e6:	6078      	str	r0, [r7, #4]
 80033e8:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 80033ea:	2300      	movs	r3, #0
 80033ec:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 80033ee:	2300      	movs	r3, #0
 80033f0:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 80033f2:	2300      	movs	r3, #0
 80033f4:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 80033f6:	2300      	movs	r3, #0
 80033f8:	61fb      	str	r3, [r7, #28]
 80033fa:	e159      	b.n	80036b0 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 80033fc:	2201      	movs	r2, #1
 80033fe:	69fb      	ldr	r3, [r7, #28]
 8003400:	fa02 f303 	lsl.w	r3, r2, r3
 8003404:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003406:	683b      	ldr	r3, [r7, #0]
 8003408:	681b      	ldr	r3, [r3, #0]
 800340a:	697a      	ldr	r2, [r7, #20]
 800340c:	4013      	ands	r3, r2
 800340e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003410:	693a      	ldr	r2, [r7, #16]
 8003412:	697b      	ldr	r3, [r7, #20]
 8003414:	429a      	cmp	r2, r3
 8003416:	f040 8148 	bne.w	80036aa <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800341a:	683b      	ldr	r3, [r7, #0]
 800341c:	685b      	ldr	r3, [r3, #4]
 800341e:	f003 0303 	and.w	r3, r3, #3
 8003422:	2b01      	cmp	r3, #1
 8003424:	d005      	beq.n	8003432 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003426:	683b      	ldr	r3, [r7, #0]
 8003428:	685b      	ldr	r3, [r3, #4]
 800342a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800342e:	2b02      	cmp	r3, #2
 8003430:	d130      	bne.n	8003494 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8003432:	687b      	ldr	r3, [r7, #4]
 8003434:	689b      	ldr	r3, [r3, #8]
 8003436:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003438:	69fb      	ldr	r3, [r7, #28]
 800343a:	005b      	lsls	r3, r3, #1
 800343c:	2203      	movs	r2, #3
 800343e:	fa02 f303 	lsl.w	r3, r2, r3
 8003442:	43db      	mvns	r3, r3
 8003444:	69ba      	ldr	r2, [r7, #24]
 8003446:	4013      	ands	r3, r2
 8003448:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800344a:	683b      	ldr	r3, [r7, #0]
 800344c:	68da      	ldr	r2, [r3, #12]
 800344e:	69fb      	ldr	r3, [r7, #28]
 8003450:	005b      	lsls	r3, r3, #1
 8003452:	fa02 f303 	lsl.w	r3, r2, r3
 8003456:	69ba      	ldr	r2, [r7, #24]
 8003458:	4313      	orrs	r3, r2
 800345a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800345c:	687b      	ldr	r3, [r7, #4]
 800345e:	69ba      	ldr	r2, [r7, #24]
 8003460:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003462:	687b      	ldr	r3, [r7, #4]
 8003464:	685b      	ldr	r3, [r3, #4]
 8003466:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003468:	2201      	movs	r2, #1
 800346a:	69fb      	ldr	r3, [r7, #28]
 800346c:	fa02 f303 	lsl.w	r3, r2, r3
 8003470:	43db      	mvns	r3, r3
 8003472:	69ba      	ldr	r2, [r7, #24]
 8003474:	4013      	ands	r3, r2
 8003476:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003478:	683b      	ldr	r3, [r7, #0]
 800347a:	685b      	ldr	r3, [r3, #4]
 800347c:	091b      	lsrs	r3, r3, #4
 800347e:	f003 0201 	and.w	r2, r3, #1
 8003482:	69fb      	ldr	r3, [r7, #28]
 8003484:	fa02 f303 	lsl.w	r3, r2, r3
 8003488:	69ba      	ldr	r2, [r7, #24]
 800348a:	4313      	orrs	r3, r2
 800348c:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 800348e:	687b      	ldr	r3, [r7, #4]
 8003490:	69ba      	ldr	r2, [r7, #24]
 8003492:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003494:	683b      	ldr	r3, [r7, #0]
 8003496:	685b      	ldr	r3, [r3, #4]
 8003498:	f003 0303 	and.w	r3, r3, #3
 800349c:	2b03      	cmp	r3, #3
 800349e:	d017      	beq.n	80034d0 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80034a0:	687b      	ldr	r3, [r7, #4]
 80034a2:	68db      	ldr	r3, [r3, #12]
 80034a4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80034a6:	69fb      	ldr	r3, [r7, #28]
 80034a8:	005b      	lsls	r3, r3, #1
 80034aa:	2203      	movs	r2, #3
 80034ac:	fa02 f303 	lsl.w	r3, r2, r3
 80034b0:	43db      	mvns	r3, r3
 80034b2:	69ba      	ldr	r2, [r7, #24]
 80034b4:	4013      	ands	r3, r2
 80034b6:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80034b8:	683b      	ldr	r3, [r7, #0]
 80034ba:	689a      	ldr	r2, [r3, #8]
 80034bc:	69fb      	ldr	r3, [r7, #28]
 80034be:	005b      	lsls	r3, r3, #1
 80034c0:	fa02 f303 	lsl.w	r3, r2, r3
 80034c4:	69ba      	ldr	r2, [r7, #24]
 80034c6:	4313      	orrs	r3, r2
 80034c8:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	69ba      	ldr	r2, [r7, #24]
 80034ce:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80034d0:	683b      	ldr	r3, [r7, #0]
 80034d2:	685b      	ldr	r3, [r3, #4]
 80034d4:	f003 0303 	and.w	r3, r3, #3
 80034d8:	2b02      	cmp	r3, #2
 80034da:	d123      	bne.n	8003524 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80034dc:	69fb      	ldr	r3, [r7, #28]
 80034de:	08da      	lsrs	r2, r3, #3
 80034e0:	687b      	ldr	r3, [r7, #4]
 80034e2:	3208      	adds	r2, #8
 80034e4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80034e8:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 80034ea:	69fb      	ldr	r3, [r7, #28]
 80034ec:	f003 0307 	and.w	r3, r3, #7
 80034f0:	009b      	lsls	r3, r3, #2
 80034f2:	220f      	movs	r2, #15
 80034f4:	fa02 f303 	lsl.w	r3, r2, r3
 80034f8:	43db      	mvns	r3, r3
 80034fa:	69ba      	ldr	r2, [r7, #24]
 80034fc:	4013      	ands	r3, r2
 80034fe:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003500:	683b      	ldr	r3, [r7, #0]
 8003502:	691a      	ldr	r2, [r3, #16]
 8003504:	69fb      	ldr	r3, [r7, #28]
 8003506:	f003 0307 	and.w	r3, r3, #7
 800350a:	009b      	lsls	r3, r3, #2
 800350c:	fa02 f303 	lsl.w	r3, r2, r3
 8003510:	69ba      	ldr	r2, [r7, #24]
 8003512:	4313      	orrs	r3, r2
 8003514:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003516:	69fb      	ldr	r3, [r7, #28]
 8003518:	08da      	lsrs	r2, r3, #3
 800351a:	687b      	ldr	r3, [r7, #4]
 800351c:	3208      	adds	r2, #8
 800351e:	69b9      	ldr	r1, [r7, #24]
 8003520:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003524:	687b      	ldr	r3, [r7, #4]
 8003526:	681b      	ldr	r3, [r3, #0]
 8003528:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800352a:	69fb      	ldr	r3, [r7, #28]
 800352c:	005b      	lsls	r3, r3, #1
 800352e:	2203      	movs	r2, #3
 8003530:	fa02 f303 	lsl.w	r3, r2, r3
 8003534:	43db      	mvns	r3, r3
 8003536:	69ba      	ldr	r2, [r7, #24]
 8003538:	4013      	ands	r3, r2
 800353a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800353c:	683b      	ldr	r3, [r7, #0]
 800353e:	685b      	ldr	r3, [r3, #4]
 8003540:	f003 0203 	and.w	r2, r3, #3
 8003544:	69fb      	ldr	r3, [r7, #28]
 8003546:	005b      	lsls	r3, r3, #1
 8003548:	fa02 f303 	lsl.w	r3, r2, r3
 800354c:	69ba      	ldr	r2, [r7, #24]
 800354e:	4313      	orrs	r3, r2
 8003550:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003552:	687b      	ldr	r3, [r7, #4]
 8003554:	69ba      	ldr	r2, [r7, #24]
 8003556:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003558:	683b      	ldr	r3, [r7, #0]
 800355a:	685b      	ldr	r3, [r3, #4]
 800355c:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8003560:	2b00      	cmp	r3, #0
 8003562:	f000 80a2 	beq.w	80036aa <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003566:	2300      	movs	r3, #0
 8003568:	60fb      	str	r3, [r7, #12]
 800356a:	4b57      	ldr	r3, [pc, #348]	; (80036c8 <HAL_GPIO_Init+0x2e8>)
 800356c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800356e:	4a56      	ldr	r2, [pc, #344]	; (80036c8 <HAL_GPIO_Init+0x2e8>)
 8003570:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8003574:	6453      	str	r3, [r2, #68]	; 0x44
 8003576:	4b54      	ldr	r3, [pc, #336]	; (80036c8 <HAL_GPIO_Init+0x2e8>)
 8003578:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800357a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800357e:	60fb      	str	r3, [r7, #12]
 8003580:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003582:	4a52      	ldr	r2, [pc, #328]	; (80036cc <HAL_GPIO_Init+0x2ec>)
 8003584:	69fb      	ldr	r3, [r7, #28]
 8003586:	089b      	lsrs	r3, r3, #2
 8003588:	3302      	adds	r3, #2
 800358a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800358e:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003590:	69fb      	ldr	r3, [r7, #28]
 8003592:	f003 0303 	and.w	r3, r3, #3
 8003596:	009b      	lsls	r3, r3, #2
 8003598:	220f      	movs	r2, #15
 800359a:	fa02 f303 	lsl.w	r3, r2, r3
 800359e:	43db      	mvns	r3, r3
 80035a0:	69ba      	ldr	r2, [r7, #24]
 80035a2:	4013      	ands	r3, r2
 80035a4:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	4a49      	ldr	r2, [pc, #292]	; (80036d0 <HAL_GPIO_Init+0x2f0>)
 80035aa:	4293      	cmp	r3, r2
 80035ac:	d019      	beq.n	80035e2 <HAL_GPIO_Init+0x202>
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	4a48      	ldr	r2, [pc, #288]	; (80036d4 <HAL_GPIO_Init+0x2f4>)
 80035b2:	4293      	cmp	r3, r2
 80035b4:	d013      	beq.n	80035de <HAL_GPIO_Init+0x1fe>
 80035b6:	687b      	ldr	r3, [r7, #4]
 80035b8:	4a47      	ldr	r2, [pc, #284]	; (80036d8 <HAL_GPIO_Init+0x2f8>)
 80035ba:	4293      	cmp	r3, r2
 80035bc:	d00d      	beq.n	80035da <HAL_GPIO_Init+0x1fa>
 80035be:	687b      	ldr	r3, [r7, #4]
 80035c0:	4a46      	ldr	r2, [pc, #280]	; (80036dc <HAL_GPIO_Init+0x2fc>)
 80035c2:	4293      	cmp	r3, r2
 80035c4:	d007      	beq.n	80035d6 <HAL_GPIO_Init+0x1f6>
 80035c6:	687b      	ldr	r3, [r7, #4]
 80035c8:	4a45      	ldr	r2, [pc, #276]	; (80036e0 <HAL_GPIO_Init+0x300>)
 80035ca:	4293      	cmp	r3, r2
 80035cc:	d101      	bne.n	80035d2 <HAL_GPIO_Init+0x1f2>
 80035ce:	2304      	movs	r3, #4
 80035d0:	e008      	b.n	80035e4 <HAL_GPIO_Init+0x204>
 80035d2:	2307      	movs	r3, #7
 80035d4:	e006      	b.n	80035e4 <HAL_GPIO_Init+0x204>
 80035d6:	2303      	movs	r3, #3
 80035d8:	e004      	b.n	80035e4 <HAL_GPIO_Init+0x204>
 80035da:	2302      	movs	r3, #2
 80035dc:	e002      	b.n	80035e4 <HAL_GPIO_Init+0x204>
 80035de:	2301      	movs	r3, #1
 80035e0:	e000      	b.n	80035e4 <HAL_GPIO_Init+0x204>
 80035e2:	2300      	movs	r3, #0
 80035e4:	69fa      	ldr	r2, [r7, #28]
 80035e6:	f002 0203 	and.w	r2, r2, #3
 80035ea:	0092      	lsls	r2, r2, #2
 80035ec:	4093      	lsls	r3, r2
 80035ee:	69ba      	ldr	r2, [r7, #24]
 80035f0:	4313      	orrs	r3, r2
 80035f2:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80035f4:	4935      	ldr	r1, [pc, #212]	; (80036cc <HAL_GPIO_Init+0x2ec>)
 80035f6:	69fb      	ldr	r3, [r7, #28]
 80035f8:	089b      	lsrs	r3, r3, #2
 80035fa:	3302      	adds	r3, #2
 80035fc:	69ba      	ldr	r2, [r7, #24]
 80035fe:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003602:	4b38      	ldr	r3, [pc, #224]	; (80036e4 <HAL_GPIO_Init+0x304>)
 8003604:	681b      	ldr	r3, [r3, #0]
 8003606:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003608:	693b      	ldr	r3, [r7, #16]
 800360a:	43db      	mvns	r3, r3
 800360c:	69ba      	ldr	r2, [r7, #24]
 800360e:	4013      	ands	r3, r2
 8003610:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003612:	683b      	ldr	r3, [r7, #0]
 8003614:	685b      	ldr	r3, [r3, #4]
 8003616:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800361a:	2b00      	cmp	r3, #0
 800361c:	d003      	beq.n	8003626 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 800361e:	69ba      	ldr	r2, [r7, #24]
 8003620:	693b      	ldr	r3, [r7, #16]
 8003622:	4313      	orrs	r3, r2
 8003624:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003626:	4a2f      	ldr	r2, [pc, #188]	; (80036e4 <HAL_GPIO_Init+0x304>)
 8003628:	69bb      	ldr	r3, [r7, #24]
 800362a:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 800362c:	4b2d      	ldr	r3, [pc, #180]	; (80036e4 <HAL_GPIO_Init+0x304>)
 800362e:	685b      	ldr	r3, [r3, #4]
 8003630:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003632:	693b      	ldr	r3, [r7, #16]
 8003634:	43db      	mvns	r3, r3
 8003636:	69ba      	ldr	r2, [r7, #24]
 8003638:	4013      	ands	r3, r2
 800363a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800363c:	683b      	ldr	r3, [r7, #0]
 800363e:	685b      	ldr	r3, [r3, #4]
 8003640:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003644:	2b00      	cmp	r3, #0
 8003646:	d003      	beq.n	8003650 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8003648:	69ba      	ldr	r2, [r7, #24]
 800364a:	693b      	ldr	r3, [r7, #16]
 800364c:	4313      	orrs	r3, r2
 800364e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003650:	4a24      	ldr	r2, [pc, #144]	; (80036e4 <HAL_GPIO_Init+0x304>)
 8003652:	69bb      	ldr	r3, [r7, #24]
 8003654:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003656:	4b23      	ldr	r3, [pc, #140]	; (80036e4 <HAL_GPIO_Init+0x304>)
 8003658:	689b      	ldr	r3, [r3, #8]
 800365a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800365c:	693b      	ldr	r3, [r7, #16]
 800365e:	43db      	mvns	r3, r3
 8003660:	69ba      	ldr	r2, [r7, #24]
 8003662:	4013      	ands	r3, r2
 8003664:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003666:	683b      	ldr	r3, [r7, #0]
 8003668:	685b      	ldr	r3, [r3, #4]
 800366a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800366e:	2b00      	cmp	r3, #0
 8003670:	d003      	beq.n	800367a <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8003672:	69ba      	ldr	r2, [r7, #24]
 8003674:	693b      	ldr	r3, [r7, #16]
 8003676:	4313      	orrs	r3, r2
 8003678:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800367a:	4a1a      	ldr	r2, [pc, #104]	; (80036e4 <HAL_GPIO_Init+0x304>)
 800367c:	69bb      	ldr	r3, [r7, #24]
 800367e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003680:	4b18      	ldr	r3, [pc, #96]	; (80036e4 <HAL_GPIO_Init+0x304>)
 8003682:	68db      	ldr	r3, [r3, #12]
 8003684:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003686:	693b      	ldr	r3, [r7, #16]
 8003688:	43db      	mvns	r3, r3
 800368a:	69ba      	ldr	r2, [r7, #24]
 800368c:	4013      	ands	r3, r2
 800368e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003690:	683b      	ldr	r3, [r7, #0]
 8003692:	685b      	ldr	r3, [r3, #4]
 8003694:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8003698:	2b00      	cmp	r3, #0
 800369a:	d003      	beq.n	80036a4 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 800369c:	69ba      	ldr	r2, [r7, #24]
 800369e:	693b      	ldr	r3, [r7, #16]
 80036a0:	4313      	orrs	r3, r2
 80036a2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 80036a4:	4a0f      	ldr	r2, [pc, #60]	; (80036e4 <HAL_GPIO_Init+0x304>)
 80036a6:	69bb      	ldr	r3, [r7, #24]
 80036a8:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80036aa:	69fb      	ldr	r3, [r7, #28]
 80036ac:	3301      	adds	r3, #1
 80036ae:	61fb      	str	r3, [r7, #28]
 80036b0:	69fb      	ldr	r3, [r7, #28]
 80036b2:	2b0f      	cmp	r3, #15
 80036b4:	f67f aea2 	bls.w	80033fc <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80036b8:	bf00      	nop
 80036ba:	bf00      	nop
 80036bc:	3724      	adds	r7, #36	; 0x24
 80036be:	46bd      	mov	sp, r7
 80036c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036c4:	4770      	bx	lr
 80036c6:	bf00      	nop
 80036c8:	40023800 	.word	0x40023800
 80036cc:	40013800 	.word	0x40013800
 80036d0:	40020000 	.word	0x40020000
 80036d4:	40020400 	.word	0x40020400
 80036d8:	40020800 	.word	0x40020800
 80036dc:	40020c00 	.word	0x40020c00
 80036e0:	40021000 	.word	0x40021000
 80036e4:	40013c00 	.word	0x40013c00

080036e8 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 80036e8:	b480      	push	{r7}
 80036ea:	b085      	sub	sp, #20
 80036ec:	af00      	add	r7, sp, #0
 80036ee:	6078      	str	r0, [r7, #4]
 80036f0:	460b      	mov	r3, r1
 80036f2:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 80036f4:	687b      	ldr	r3, [r7, #4]
 80036f6:	691a      	ldr	r2, [r3, #16]
 80036f8:	887b      	ldrh	r3, [r7, #2]
 80036fa:	4013      	ands	r3, r2
 80036fc:	2b00      	cmp	r3, #0
 80036fe:	d002      	beq.n	8003706 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8003700:	2301      	movs	r3, #1
 8003702:	73fb      	strb	r3, [r7, #15]
 8003704:	e001      	b.n	800370a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8003706:	2300      	movs	r3, #0
 8003708:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800370a:	7bfb      	ldrb	r3, [r7, #15]
}
 800370c:	4618      	mov	r0, r3
 800370e:	3714      	adds	r7, #20
 8003710:	46bd      	mov	sp, r7
 8003712:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003716:	4770      	bx	lr

08003718 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003718:	b480      	push	{r7}
 800371a:	b083      	sub	sp, #12
 800371c:	af00      	add	r7, sp, #0
 800371e:	6078      	str	r0, [r7, #4]
 8003720:	460b      	mov	r3, r1
 8003722:	807b      	strh	r3, [r7, #2]
 8003724:	4613      	mov	r3, r2
 8003726:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8003728:	787b      	ldrb	r3, [r7, #1]
 800372a:	2b00      	cmp	r3, #0
 800372c:	d003      	beq.n	8003736 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800372e:	887a      	ldrh	r2, [r7, #2]
 8003730:	687b      	ldr	r3, [r7, #4]
 8003732:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8003734:	e003      	b.n	800373e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8003736:	887b      	ldrh	r3, [r7, #2]
 8003738:	041a      	lsls	r2, r3, #16
 800373a:	687b      	ldr	r3, [r7, #4]
 800373c:	619a      	str	r2, [r3, #24]
}
 800373e:	bf00      	nop
 8003740:	370c      	adds	r7, #12
 8003742:	46bd      	mov	sp, r7
 8003744:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003748:	4770      	bx	lr
	...

0800374c <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 800374c:	b580      	push	{r7, lr}
 800374e:	b082      	sub	sp, #8
 8003750:	af00      	add	r7, sp, #0
 8003752:	4603      	mov	r3, r0
 8003754:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8003756:	4b08      	ldr	r3, [pc, #32]	; (8003778 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003758:	695a      	ldr	r2, [r3, #20]
 800375a:	88fb      	ldrh	r3, [r7, #6]
 800375c:	4013      	ands	r3, r2
 800375e:	2b00      	cmp	r3, #0
 8003760:	d006      	beq.n	8003770 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8003762:	4a05      	ldr	r2, [pc, #20]	; (8003778 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003764:	88fb      	ldrh	r3, [r7, #6]
 8003766:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8003768:	88fb      	ldrh	r3, [r7, #6]
 800376a:	4618      	mov	r0, r3
 800376c:	f7fe fd1a 	bl	80021a4 <HAL_GPIO_EXTI_Callback>
  }
}
 8003770:	bf00      	nop
 8003772:	3708      	adds	r7, #8
 8003774:	46bd      	mov	sp, r7
 8003776:	bd80      	pop	{r7, pc}
 8003778:	40013c00 	.word	0x40013c00

0800377c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800377c:	b580      	push	{r7, lr}
 800377e:	b086      	sub	sp, #24
 8003780:	af00      	add	r7, sp, #0
 8003782:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	2b00      	cmp	r3, #0
 8003788:	d101      	bne.n	800378e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800378a:	2301      	movs	r3, #1
 800378c:	e264      	b.n	8003c58 <HAL_RCC_OscConfig+0x4dc>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	681b      	ldr	r3, [r3, #0]
 8003792:	f003 0301 	and.w	r3, r3, #1
 8003796:	2b00      	cmp	r3, #0
 8003798:	d075      	beq.n	8003886 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 800379a:	4ba3      	ldr	r3, [pc, #652]	; (8003a28 <HAL_RCC_OscConfig+0x2ac>)
 800379c:	689b      	ldr	r3, [r3, #8]
 800379e:	f003 030c 	and.w	r3, r3, #12
 80037a2:	2b04      	cmp	r3, #4
 80037a4:	d00c      	beq.n	80037c0 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80037a6:	4ba0      	ldr	r3, [pc, #640]	; (8003a28 <HAL_RCC_OscConfig+0x2ac>)
 80037a8:	689b      	ldr	r3, [r3, #8]
 80037aa:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80037ae:	2b08      	cmp	r3, #8
 80037b0:	d112      	bne.n	80037d8 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80037b2:	4b9d      	ldr	r3, [pc, #628]	; (8003a28 <HAL_RCC_OscConfig+0x2ac>)
 80037b4:	685b      	ldr	r3, [r3, #4]
 80037b6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80037ba:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80037be:	d10b      	bne.n	80037d8 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80037c0:	4b99      	ldr	r3, [pc, #612]	; (8003a28 <HAL_RCC_OscConfig+0x2ac>)
 80037c2:	681b      	ldr	r3, [r3, #0]
 80037c4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80037c8:	2b00      	cmp	r3, #0
 80037ca:	d05b      	beq.n	8003884 <HAL_RCC_OscConfig+0x108>
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	685b      	ldr	r3, [r3, #4]
 80037d0:	2b00      	cmp	r3, #0
 80037d2:	d157      	bne.n	8003884 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80037d4:	2301      	movs	r3, #1
 80037d6:	e23f      	b.n	8003c58 <HAL_RCC_OscConfig+0x4dc>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	685b      	ldr	r3, [r3, #4]
 80037dc:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80037e0:	d106      	bne.n	80037f0 <HAL_RCC_OscConfig+0x74>
 80037e2:	4b91      	ldr	r3, [pc, #580]	; (8003a28 <HAL_RCC_OscConfig+0x2ac>)
 80037e4:	681b      	ldr	r3, [r3, #0]
 80037e6:	4a90      	ldr	r2, [pc, #576]	; (8003a28 <HAL_RCC_OscConfig+0x2ac>)
 80037e8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80037ec:	6013      	str	r3, [r2, #0]
 80037ee:	e01d      	b.n	800382c <HAL_RCC_OscConfig+0xb0>
 80037f0:	687b      	ldr	r3, [r7, #4]
 80037f2:	685b      	ldr	r3, [r3, #4]
 80037f4:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80037f8:	d10c      	bne.n	8003814 <HAL_RCC_OscConfig+0x98>
 80037fa:	4b8b      	ldr	r3, [pc, #556]	; (8003a28 <HAL_RCC_OscConfig+0x2ac>)
 80037fc:	681b      	ldr	r3, [r3, #0]
 80037fe:	4a8a      	ldr	r2, [pc, #552]	; (8003a28 <HAL_RCC_OscConfig+0x2ac>)
 8003800:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003804:	6013      	str	r3, [r2, #0]
 8003806:	4b88      	ldr	r3, [pc, #544]	; (8003a28 <HAL_RCC_OscConfig+0x2ac>)
 8003808:	681b      	ldr	r3, [r3, #0]
 800380a:	4a87      	ldr	r2, [pc, #540]	; (8003a28 <HAL_RCC_OscConfig+0x2ac>)
 800380c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003810:	6013      	str	r3, [r2, #0]
 8003812:	e00b      	b.n	800382c <HAL_RCC_OscConfig+0xb0>
 8003814:	4b84      	ldr	r3, [pc, #528]	; (8003a28 <HAL_RCC_OscConfig+0x2ac>)
 8003816:	681b      	ldr	r3, [r3, #0]
 8003818:	4a83      	ldr	r2, [pc, #524]	; (8003a28 <HAL_RCC_OscConfig+0x2ac>)
 800381a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800381e:	6013      	str	r3, [r2, #0]
 8003820:	4b81      	ldr	r3, [pc, #516]	; (8003a28 <HAL_RCC_OscConfig+0x2ac>)
 8003822:	681b      	ldr	r3, [r3, #0]
 8003824:	4a80      	ldr	r2, [pc, #512]	; (8003a28 <HAL_RCC_OscConfig+0x2ac>)
 8003826:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800382a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	685b      	ldr	r3, [r3, #4]
 8003830:	2b00      	cmp	r3, #0
 8003832:	d013      	beq.n	800385c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003834:	f7ff f8fa 	bl	8002a2c <HAL_GetTick>
 8003838:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800383a:	e008      	b.n	800384e <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800383c:	f7ff f8f6 	bl	8002a2c <HAL_GetTick>
 8003840:	4602      	mov	r2, r0
 8003842:	693b      	ldr	r3, [r7, #16]
 8003844:	1ad3      	subs	r3, r2, r3
 8003846:	2b64      	cmp	r3, #100	; 0x64
 8003848:	d901      	bls.n	800384e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800384a:	2303      	movs	r3, #3
 800384c:	e204      	b.n	8003c58 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800384e:	4b76      	ldr	r3, [pc, #472]	; (8003a28 <HAL_RCC_OscConfig+0x2ac>)
 8003850:	681b      	ldr	r3, [r3, #0]
 8003852:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003856:	2b00      	cmp	r3, #0
 8003858:	d0f0      	beq.n	800383c <HAL_RCC_OscConfig+0xc0>
 800385a:	e014      	b.n	8003886 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800385c:	f7ff f8e6 	bl	8002a2c <HAL_GetTick>
 8003860:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003862:	e008      	b.n	8003876 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003864:	f7ff f8e2 	bl	8002a2c <HAL_GetTick>
 8003868:	4602      	mov	r2, r0
 800386a:	693b      	ldr	r3, [r7, #16]
 800386c:	1ad3      	subs	r3, r2, r3
 800386e:	2b64      	cmp	r3, #100	; 0x64
 8003870:	d901      	bls.n	8003876 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003872:	2303      	movs	r3, #3
 8003874:	e1f0      	b.n	8003c58 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003876:	4b6c      	ldr	r3, [pc, #432]	; (8003a28 <HAL_RCC_OscConfig+0x2ac>)
 8003878:	681b      	ldr	r3, [r3, #0]
 800387a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800387e:	2b00      	cmp	r3, #0
 8003880:	d1f0      	bne.n	8003864 <HAL_RCC_OscConfig+0xe8>
 8003882:	e000      	b.n	8003886 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003884:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	681b      	ldr	r3, [r3, #0]
 800388a:	f003 0302 	and.w	r3, r3, #2
 800388e:	2b00      	cmp	r3, #0
 8003890:	d063      	beq.n	800395a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8003892:	4b65      	ldr	r3, [pc, #404]	; (8003a28 <HAL_RCC_OscConfig+0x2ac>)
 8003894:	689b      	ldr	r3, [r3, #8]
 8003896:	f003 030c 	and.w	r3, r3, #12
 800389a:	2b00      	cmp	r3, #0
 800389c:	d00b      	beq.n	80038b6 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800389e:	4b62      	ldr	r3, [pc, #392]	; (8003a28 <HAL_RCC_OscConfig+0x2ac>)
 80038a0:	689b      	ldr	r3, [r3, #8]
 80038a2:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80038a6:	2b08      	cmp	r3, #8
 80038a8:	d11c      	bne.n	80038e4 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80038aa:	4b5f      	ldr	r3, [pc, #380]	; (8003a28 <HAL_RCC_OscConfig+0x2ac>)
 80038ac:	685b      	ldr	r3, [r3, #4]
 80038ae:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80038b2:	2b00      	cmp	r3, #0
 80038b4:	d116      	bne.n	80038e4 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80038b6:	4b5c      	ldr	r3, [pc, #368]	; (8003a28 <HAL_RCC_OscConfig+0x2ac>)
 80038b8:	681b      	ldr	r3, [r3, #0]
 80038ba:	f003 0302 	and.w	r3, r3, #2
 80038be:	2b00      	cmp	r3, #0
 80038c0:	d005      	beq.n	80038ce <HAL_RCC_OscConfig+0x152>
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	68db      	ldr	r3, [r3, #12]
 80038c6:	2b01      	cmp	r3, #1
 80038c8:	d001      	beq.n	80038ce <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80038ca:	2301      	movs	r3, #1
 80038cc:	e1c4      	b.n	8003c58 <HAL_RCC_OscConfig+0x4dc>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80038ce:	4b56      	ldr	r3, [pc, #344]	; (8003a28 <HAL_RCC_OscConfig+0x2ac>)
 80038d0:	681b      	ldr	r3, [r3, #0]
 80038d2:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	691b      	ldr	r3, [r3, #16]
 80038da:	00db      	lsls	r3, r3, #3
 80038dc:	4952      	ldr	r1, [pc, #328]	; (8003a28 <HAL_RCC_OscConfig+0x2ac>)
 80038de:	4313      	orrs	r3, r2
 80038e0:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80038e2:	e03a      	b.n	800395a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	68db      	ldr	r3, [r3, #12]
 80038e8:	2b00      	cmp	r3, #0
 80038ea:	d020      	beq.n	800392e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80038ec:	4b4f      	ldr	r3, [pc, #316]	; (8003a2c <HAL_RCC_OscConfig+0x2b0>)
 80038ee:	2201      	movs	r2, #1
 80038f0:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80038f2:	f7ff f89b 	bl	8002a2c <HAL_GetTick>
 80038f6:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80038f8:	e008      	b.n	800390c <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 80038fa:	f7ff f897 	bl	8002a2c <HAL_GetTick>
 80038fe:	4602      	mov	r2, r0
 8003900:	693b      	ldr	r3, [r7, #16]
 8003902:	1ad3      	subs	r3, r2, r3
 8003904:	2b02      	cmp	r3, #2
 8003906:	d901      	bls.n	800390c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8003908:	2303      	movs	r3, #3
 800390a:	e1a5      	b.n	8003c58 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800390c:	4b46      	ldr	r3, [pc, #280]	; (8003a28 <HAL_RCC_OscConfig+0x2ac>)
 800390e:	681b      	ldr	r3, [r3, #0]
 8003910:	f003 0302 	and.w	r3, r3, #2
 8003914:	2b00      	cmp	r3, #0
 8003916:	d0f0      	beq.n	80038fa <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003918:	4b43      	ldr	r3, [pc, #268]	; (8003a28 <HAL_RCC_OscConfig+0x2ac>)
 800391a:	681b      	ldr	r3, [r3, #0]
 800391c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	691b      	ldr	r3, [r3, #16]
 8003924:	00db      	lsls	r3, r3, #3
 8003926:	4940      	ldr	r1, [pc, #256]	; (8003a28 <HAL_RCC_OscConfig+0x2ac>)
 8003928:	4313      	orrs	r3, r2
 800392a:	600b      	str	r3, [r1, #0]
 800392c:	e015      	b.n	800395a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800392e:	4b3f      	ldr	r3, [pc, #252]	; (8003a2c <HAL_RCC_OscConfig+0x2b0>)
 8003930:	2200      	movs	r2, #0
 8003932:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003934:	f7ff f87a 	bl	8002a2c <HAL_GetTick>
 8003938:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800393a:	e008      	b.n	800394e <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800393c:	f7ff f876 	bl	8002a2c <HAL_GetTick>
 8003940:	4602      	mov	r2, r0
 8003942:	693b      	ldr	r3, [r7, #16]
 8003944:	1ad3      	subs	r3, r2, r3
 8003946:	2b02      	cmp	r3, #2
 8003948:	d901      	bls.n	800394e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800394a:	2303      	movs	r3, #3
 800394c:	e184      	b.n	8003c58 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800394e:	4b36      	ldr	r3, [pc, #216]	; (8003a28 <HAL_RCC_OscConfig+0x2ac>)
 8003950:	681b      	ldr	r3, [r3, #0]
 8003952:	f003 0302 	and.w	r3, r3, #2
 8003956:	2b00      	cmp	r3, #0
 8003958:	d1f0      	bne.n	800393c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800395a:	687b      	ldr	r3, [r7, #4]
 800395c:	681b      	ldr	r3, [r3, #0]
 800395e:	f003 0308 	and.w	r3, r3, #8
 8003962:	2b00      	cmp	r3, #0
 8003964:	d030      	beq.n	80039c8 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	695b      	ldr	r3, [r3, #20]
 800396a:	2b00      	cmp	r3, #0
 800396c:	d016      	beq.n	800399c <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800396e:	4b30      	ldr	r3, [pc, #192]	; (8003a30 <HAL_RCC_OscConfig+0x2b4>)
 8003970:	2201      	movs	r2, #1
 8003972:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003974:	f7ff f85a 	bl	8002a2c <HAL_GetTick>
 8003978:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800397a:	e008      	b.n	800398e <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800397c:	f7ff f856 	bl	8002a2c <HAL_GetTick>
 8003980:	4602      	mov	r2, r0
 8003982:	693b      	ldr	r3, [r7, #16]
 8003984:	1ad3      	subs	r3, r2, r3
 8003986:	2b02      	cmp	r3, #2
 8003988:	d901      	bls.n	800398e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800398a:	2303      	movs	r3, #3
 800398c:	e164      	b.n	8003c58 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800398e:	4b26      	ldr	r3, [pc, #152]	; (8003a28 <HAL_RCC_OscConfig+0x2ac>)
 8003990:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003992:	f003 0302 	and.w	r3, r3, #2
 8003996:	2b00      	cmp	r3, #0
 8003998:	d0f0      	beq.n	800397c <HAL_RCC_OscConfig+0x200>
 800399a:	e015      	b.n	80039c8 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800399c:	4b24      	ldr	r3, [pc, #144]	; (8003a30 <HAL_RCC_OscConfig+0x2b4>)
 800399e:	2200      	movs	r2, #0
 80039a0:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80039a2:	f7ff f843 	bl	8002a2c <HAL_GetTick>
 80039a6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80039a8:	e008      	b.n	80039bc <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80039aa:	f7ff f83f 	bl	8002a2c <HAL_GetTick>
 80039ae:	4602      	mov	r2, r0
 80039b0:	693b      	ldr	r3, [r7, #16]
 80039b2:	1ad3      	subs	r3, r2, r3
 80039b4:	2b02      	cmp	r3, #2
 80039b6:	d901      	bls.n	80039bc <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 80039b8:	2303      	movs	r3, #3
 80039ba:	e14d      	b.n	8003c58 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80039bc:	4b1a      	ldr	r3, [pc, #104]	; (8003a28 <HAL_RCC_OscConfig+0x2ac>)
 80039be:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80039c0:	f003 0302 	and.w	r3, r3, #2
 80039c4:	2b00      	cmp	r3, #0
 80039c6:	d1f0      	bne.n	80039aa <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	681b      	ldr	r3, [r3, #0]
 80039cc:	f003 0304 	and.w	r3, r3, #4
 80039d0:	2b00      	cmp	r3, #0
 80039d2:	f000 80a0 	beq.w	8003b16 <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 80039d6:	2300      	movs	r3, #0
 80039d8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80039da:	4b13      	ldr	r3, [pc, #76]	; (8003a28 <HAL_RCC_OscConfig+0x2ac>)
 80039dc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80039de:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80039e2:	2b00      	cmp	r3, #0
 80039e4:	d10f      	bne.n	8003a06 <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80039e6:	2300      	movs	r3, #0
 80039e8:	60bb      	str	r3, [r7, #8]
 80039ea:	4b0f      	ldr	r3, [pc, #60]	; (8003a28 <HAL_RCC_OscConfig+0x2ac>)
 80039ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80039ee:	4a0e      	ldr	r2, [pc, #56]	; (8003a28 <HAL_RCC_OscConfig+0x2ac>)
 80039f0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80039f4:	6413      	str	r3, [r2, #64]	; 0x40
 80039f6:	4b0c      	ldr	r3, [pc, #48]	; (8003a28 <HAL_RCC_OscConfig+0x2ac>)
 80039f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80039fa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80039fe:	60bb      	str	r3, [r7, #8]
 8003a00:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003a02:	2301      	movs	r3, #1
 8003a04:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003a06:	4b0b      	ldr	r3, [pc, #44]	; (8003a34 <HAL_RCC_OscConfig+0x2b8>)
 8003a08:	681b      	ldr	r3, [r3, #0]
 8003a0a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003a0e:	2b00      	cmp	r3, #0
 8003a10:	d121      	bne.n	8003a56 <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003a12:	4b08      	ldr	r3, [pc, #32]	; (8003a34 <HAL_RCC_OscConfig+0x2b8>)
 8003a14:	681b      	ldr	r3, [r3, #0]
 8003a16:	4a07      	ldr	r2, [pc, #28]	; (8003a34 <HAL_RCC_OscConfig+0x2b8>)
 8003a18:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003a1c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003a1e:	f7ff f805 	bl	8002a2c <HAL_GetTick>
 8003a22:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003a24:	e011      	b.n	8003a4a <HAL_RCC_OscConfig+0x2ce>
 8003a26:	bf00      	nop
 8003a28:	40023800 	.word	0x40023800
 8003a2c:	42470000 	.word	0x42470000
 8003a30:	42470e80 	.word	0x42470e80
 8003a34:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003a38:	f7fe fff8 	bl	8002a2c <HAL_GetTick>
 8003a3c:	4602      	mov	r2, r0
 8003a3e:	693b      	ldr	r3, [r7, #16]
 8003a40:	1ad3      	subs	r3, r2, r3
 8003a42:	2b02      	cmp	r3, #2
 8003a44:	d901      	bls.n	8003a4a <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 8003a46:	2303      	movs	r3, #3
 8003a48:	e106      	b.n	8003c58 <HAL_RCC_OscConfig+0x4dc>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003a4a:	4b85      	ldr	r3, [pc, #532]	; (8003c60 <HAL_RCC_OscConfig+0x4e4>)
 8003a4c:	681b      	ldr	r3, [r3, #0]
 8003a4e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003a52:	2b00      	cmp	r3, #0
 8003a54:	d0f0      	beq.n	8003a38 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	689b      	ldr	r3, [r3, #8]
 8003a5a:	2b01      	cmp	r3, #1
 8003a5c:	d106      	bne.n	8003a6c <HAL_RCC_OscConfig+0x2f0>
 8003a5e:	4b81      	ldr	r3, [pc, #516]	; (8003c64 <HAL_RCC_OscConfig+0x4e8>)
 8003a60:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003a62:	4a80      	ldr	r2, [pc, #512]	; (8003c64 <HAL_RCC_OscConfig+0x4e8>)
 8003a64:	f043 0301 	orr.w	r3, r3, #1
 8003a68:	6713      	str	r3, [r2, #112]	; 0x70
 8003a6a:	e01c      	b.n	8003aa6 <HAL_RCC_OscConfig+0x32a>
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	689b      	ldr	r3, [r3, #8]
 8003a70:	2b05      	cmp	r3, #5
 8003a72:	d10c      	bne.n	8003a8e <HAL_RCC_OscConfig+0x312>
 8003a74:	4b7b      	ldr	r3, [pc, #492]	; (8003c64 <HAL_RCC_OscConfig+0x4e8>)
 8003a76:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003a78:	4a7a      	ldr	r2, [pc, #488]	; (8003c64 <HAL_RCC_OscConfig+0x4e8>)
 8003a7a:	f043 0304 	orr.w	r3, r3, #4
 8003a7e:	6713      	str	r3, [r2, #112]	; 0x70
 8003a80:	4b78      	ldr	r3, [pc, #480]	; (8003c64 <HAL_RCC_OscConfig+0x4e8>)
 8003a82:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003a84:	4a77      	ldr	r2, [pc, #476]	; (8003c64 <HAL_RCC_OscConfig+0x4e8>)
 8003a86:	f043 0301 	orr.w	r3, r3, #1
 8003a8a:	6713      	str	r3, [r2, #112]	; 0x70
 8003a8c:	e00b      	b.n	8003aa6 <HAL_RCC_OscConfig+0x32a>
 8003a8e:	4b75      	ldr	r3, [pc, #468]	; (8003c64 <HAL_RCC_OscConfig+0x4e8>)
 8003a90:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003a92:	4a74      	ldr	r2, [pc, #464]	; (8003c64 <HAL_RCC_OscConfig+0x4e8>)
 8003a94:	f023 0301 	bic.w	r3, r3, #1
 8003a98:	6713      	str	r3, [r2, #112]	; 0x70
 8003a9a:	4b72      	ldr	r3, [pc, #456]	; (8003c64 <HAL_RCC_OscConfig+0x4e8>)
 8003a9c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003a9e:	4a71      	ldr	r2, [pc, #452]	; (8003c64 <HAL_RCC_OscConfig+0x4e8>)
 8003aa0:	f023 0304 	bic.w	r3, r3, #4
 8003aa4:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003aa6:	687b      	ldr	r3, [r7, #4]
 8003aa8:	689b      	ldr	r3, [r3, #8]
 8003aaa:	2b00      	cmp	r3, #0
 8003aac:	d015      	beq.n	8003ada <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003aae:	f7fe ffbd 	bl	8002a2c <HAL_GetTick>
 8003ab2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003ab4:	e00a      	b.n	8003acc <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003ab6:	f7fe ffb9 	bl	8002a2c <HAL_GetTick>
 8003aba:	4602      	mov	r2, r0
 8003abc:	693b      	ldr	r3, [r7, #16]
 8003abe:	1ad3      	subs	r3, r2, r3
 8003ac0:	f241 3288 	movw	r2, #5000	; 0x1388
 8003ac4:	4293      	cmp	r3, r2
 8003ac6:	d901      	bls.n	8003acc <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 8003ac8:	2303      	movs	r3, #3
 8003aca:	e0c5      	b.n	8003c58 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003acc:	4b65      	ldr	r3, [pc, #404]	; (8003c64 <HAL_RCC_OscConfig+0x4e8>)
 8003ace:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003ad0:	f003 0302 	and.w	r3, r3, #2
 8003ad4:	2b00      	cmp	r3, #0
 8003ad6:	d0ee      	beq.n	8003ab6 <HAL_RCC_OscConfig+0x33a>
 8003ad8:	e014      	b.n	8003b04 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003ada:	f7fe ffa7 	bl	8002a2c <HAL_GetTick>
 8003ade:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003ae0:	e00a      	b.n	8003af8 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003ae2:	f7fe ffa3 	bl	8002a2c <HAL_GetTick>
 8003ae6:	4602      	mov	r2, r0
 8003ae8:	693b      	ldr	r3, [r7, #16]
 8003aea:	1ad3      	subs	r3, r2, r3
 8003aec:	f241 3288 	movw	r2, #5000	; 0x1388
 8003af0:	4293      	cmp	r3, r2
 8003af2:	d901      	bls.n	8003af8 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8003af4:	2303      	movs	r3, #3
 8003af6:	e0af      	b.n	8003c58 <HAL_RCC_OscConfig+0x4dc>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003af8:	4b5a      	ldr	r3, [pc, #360]	; (8003c64 <HAL_RCC_OscConfig+0x4e8>)
 8003afa:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003afc:	f003 0302 	and.w	r3, r3, #2
 8003b00:	2b00      	cmp	r3, #0
 8003b02:	d1ee      	bne.n	8003ae2 <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003b04:	7dfb      	ldrb	r3, [r7, #23]
 8003b06:	2b01      	cmp	r3, #1
 8003b08:	d105      	bne.n	8003b16 <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003b0a:	4b56      	ldr	r3, [pc, #344]	; (8003c64 <HAL_RCC_OscConfig+0x4e8>)
 8003b0c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003b0e:	4a55      	ldr	r2, [pc, #340]	; (8003c64 <HAL_RCC_OscConfig+0x4e8>)
 8003b10:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003b14:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003b16:	687b      	ldr	r3, [r7, #4]
 8003b18:	699b      	ldr	r3, [r3, #24]
 8003b1a:	2b00      	cmp	r3, #0
 8003b1c:	f000 809b 	beq.w	8003c56 <HAL_RCC_OscConfig+0x4da>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003b20:	4b50      	ldr	r3, [pc, #320]	; (8003c64 <HAL_RCC_OscConfig+0x4e8>)
 8003b22:	689b      	ldr	r3, [r3, #8]
 8003b24:	f003 030c 	and.w	r3, r3, #12
 8003b28:	2b08      	cmp	r3, #8
 8003b2a:	d05c      	beq.n	8003be6 <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	699b      	ldr	r3, [r3, #24]
 8003b30:	2b02      	cmp	r3, #2
 8003b32:	d141      	bne.n	8003bb8 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003b34:	4b4c      	ldr	r3, [pc, #304]	; (8003c68 <HAL_RCC_OscConfig+0x4ec>)
 8003b36:	2200      	movs	r2, #0
 8003b38:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003b3a:	f7fe ff77 	bl	8002a2c <HAL_GetTick>
 8003b3e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003b40:	e008      	b.n	8003b54 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003b42:	f7fe ff73 	bl	8002a2c <HAL_GetTick>
 8003b46:	4602      	mov	r2, r0
 8003b48:	693b      	ldr	r3, [r7, #16]
 8003b4a:	1ad3      	subs	r3, r2, r3
 8003b4c:	2b02      	cmp	r3, #2
 8003b4e:	d901      	bls.n	8003b54 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 8003b50:	2303      	movs	r3, #3
 8003b52:	e081      	b.n	8003c58 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003b54:	4b43      	ldr	r3, [pc, #268]	; (8003c64 <HAL_RCC_OscConfig+0x4e8>)
 8003b56:	681b      	ldr	r3, [r3, #0]
 8003b58:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003b5c:	2b00      	cmp	r3, #0
 8003b5e:	d1f0      	bne.n	8003b42 <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	69da      	ldr	r2, [r3, #28]
 8003b64:	687b      	ldr	r3, [r7, #4]
 8003b66:	6a1b      	ldr	r3, [r3, #32]
 8003b68:	431a      	orrs	r2, r3
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b6e:	019b      	lsls	r3, r3, #6
 8003b70:	431a      	orrs	r2, r3
 8003b72:	687b      	ldr	r3, [r7, #4]
 8003b74:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003b76:	085b      	lsrs	r3, r3, #1
 8003b78:	3b01      	subs	r3, #1
 8003b7a:	041b      	lsls	r3, r3, #16
 8003b7c:	431a      	orrs	r2, r3
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003b82:	061b      	lsls	r3, r3, #24
 8003b84:	4937      	ldr	r1, [pc, #220]	; (8003c64 <HAL_RCC_OscConfig+0x4e8>)
 8003b86:	4313      	orrs	r3, r2
 8003b88:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003b8a:	4b37      	ldr	r3, [pc, #220]	; (8003c68 <HAL_RCC_OscConfig+0x4ec>)
 8003b8c:	2201      	movs	r2, #1
 8003b8e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003b90:	f7fe ff4c 	bl	8002a2c <HAL_GetTick>
 8003b94:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003b96:	e008      	b.n	8003baa <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003b98:	f7fe ff48 	bl	8002a2c <HAL_GetTick>
 8003b9c:	4602      	mov	r2, r0
 8003b9e:	693b      	ldr	r3, [r7, #16]
 8003ba0:	1ad3      	subs	r3, r2, r3
 8003ba2:	2b02      	cmp	r3, #2
 8003ba4:	d901      	bls.n	8003baa <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 8003ba6:	2303      	movs	r3, #3
 8003ba8:	e056      	b.n	8003c58 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003baa:	4b2e      	ldr	r3, [pc, #184]	; (8003c64 <HAL_RCC_OscConfig+0x4e8>)
 8003bac:	681b      	ldr	r3, [r3, #0]
 8003bae:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003bb2:	2b00      	cmp	r3, #0
 8003bb4:	d0f0      	beq.n	8003b98 <HAL_RCC_OscConfig+0x41c>
 8003bb6:	e04e      	b.n	8003c56 <HAL_RCC_OscConfig+0x4da>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003bb8:	4b2b      	ldr	r3, [pc, #172]	; (8003c68 <HAL_RCC_OscConfig+0x4ec>)
 8003bba:	2200      	movs	r2, #0
 8003bbc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003bbe:	f7fe ff35 	bl	8002a2c <HAL_GetTick>
 8003bc2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003bc4:	e008      	b.n	8003bd8 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003bc6:	f7fe ff31 	bl	8002a2c <HAL_GetTick>
 8003bca:	4602      	mov	r2, r0
 8003bcc:	693b      	ldr	r3, [r7, #16]
 8003bce:	1ad3      	subs	r3, r2, r3
 8003bd0:	2b02      	cmp	r3, #2
 8003bd2:	d901      	bls.n	8003bd8 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 8003bd4:	2303      	movs	r3, #3
 8003bd6:	e03f      	b.n	8003c58 <HAL_RCC_OscConfig+0x4dc>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003bd8:	4b22      	ldr	r3, [pc, #136]	; (8003c64 <HAL_RCC_OscConfig+0x4e8>)
 8003bda:	681b      	ldr	r3, [r3, #0]
 8003bdc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003be0:	2b00      	cmp	r3, #0
 8003be2:	d1f0      	bne.n	8003bc6 <HAL_RCC_OscConfig+0x44a>
 8003be4:	e037      	b.n	8003c56 <HAL_RCC_OscConfig+0x4da>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	699b      	ldr	r3, [r3, #24]
 8003bea:	2b01      	cmp	r3, #1
 8003bec:	d101      	bne.n	8003bf2 <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 8003bee:	2301      	movs	r3, #1
 8003bf0:	e032      	b.n	8003c58 <HAL_RCC_OscConfig+0x4dc>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003bf2:	4b1c      	ldr	r3, [pc, #112]	; (8003c64 <HAL_RCC_OscConfig+0x4e8>)
 8003bf4:	685b      	ldr	r3, [r3, #4]
 8003bf6:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003bf8:	687b      	ldr	r3, [r7, #4]
 8003bfa:	699b      	ldr	r3, [r3, #24]
 8003bfc:	2b01      	cmp	r3, #1
 8003bfe:	d028      	beq.n	8003c52 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003c00:	68fb      	ldr	r3, [r7, #12]
 8003c02:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8003c06:	687b      	ldr	r3, [r7, #4]
 8003c08:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003c0a:	429a      	cmp	r2, r3
 8003c0c:	d121      	bne.n	8003c52 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003c0e:	68fb      	ldr	r3, [r7, #12]
 8003c10:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003c18:	429a      	cmp	r2, r3
 8003c1a:	d11a      	bne.n	8003c52 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003c1c:	68fa      	ldr	r2, [r7, #12]
 8003c1e:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8003c22:	4013      	ands	r3, r2
 8003c24:	687a      	ldr	r2, [r7, #4]
 8003c26:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8003c28:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003c2a:	4293      	cmp	r3, r2
 8003c2c:	d111      	bne.n	8003c52 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003c2e:	68fb      	ldr	r3, [r7, #12]
 8003c30:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8003c34:	687b      	ldr	r3, [r7, #4]
 8003c36:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003c38:	085b      	lsrs	r3, r3, #1
 8003c3a:	3b01      	subs	r3, #1
 8003c3c:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003c3e:	429a      	cmp	r2, r3
 8003c40:	d107      	bne.n	8003c52 <HAL_RCC_OscConfig+0x4d6>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8003c42:	68fb      	ldr	r3, [r7, #12]
 8003c44:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003c4c:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003c4e:	429a      	cmp	r2, r3
 8003c50:	d001      	beq.n	8003c56 <HAL_RCC_OscConfig+0x4da>
#endif
        {
          return HAL_ERROR;
 8003c52:	2301      	movs	r3, #1
 8003c54:	e000      	b.n	8003c58 <HAL_RCC_OscConfig+0x4dc>
        }
      }
    }
  }
  return HAL_OK;
 8003c56:	2300      	movs	r3, #0
}
 8003c58:	4618      	mov	r0, r3
 8003c5a:	3718      	adds	r7, #24
 8003c5c:	46bd      	mov	sp, r7
 8003c5e:	bd80      	pop	{r7, pc}
 8003c60:	40007000 	.word	0x40007000
 8003c64:	40023800 	.word	0x40023800
 8003c68:	42470060 	.word	0x42470060

08003c6c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003c6c:	b580      	push	{r7, lr}
 8003c6e:	b084      	sub	sp, #16
 8003c70:	af00      	add	r7, sp, #0
 8003c72:	6078      	str	r0, [r7, #4]
 8003c74:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003c76:	687b      	ldr	r3, [r7, #4]
 8003c78:	2b00      	cmp	r3, #0
 8003c7a:	d101      	bne.n	8003c80 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003c7c:	2301      	movs	r3, #1
 8003c7e:	e0cc      	b.n	8003e1a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003c80:	4b68      	ldr	r3, [pc, #416]	; (8003e24 <HAL_RCC_ClockConfig+0x1b8>)
 8003c82:	681b      	ldr	r3, [r3, #0]
 8003c84:	f003 0307 	and.w	r3, r3, #7
 8003c88:	683a      	ldr	r2, [r7, #0]
 8003c8a:	429a      	cmp	r2, r3
 8003c8c:	d90c      	bls.n	8003ca8 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003c8e:	4b65      	ldr	r3, [pc, #404]	; (8003e24 <HAL_RCC_ClockConfig+0x1b8>)
 8003c90:	683a      	ldr	r2, [r7, #0]
 8003c92:	b2d2      	uxtb	r2, r2
 8003c94:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003c96:	4b63      	ldr	r3, [pc, #396]	; (8003e24 <HAL_RCC_ClockConfig+0x1b8>)
 8003c98:	681b      	ldr	r3, [r3, #0]
 8003c9a:	f003 0307 	and.w	r3, r3, #7
 8003c9e:	683a      	ldr	r2, [r7, #0]
 8003ca0:	429a      	cmp	r2, r3
 8003ca2:	d001      	beq.n	8003ca8 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003ca4:	2301      	movs	r3, #1
 8003ca6:	e0b8      	b.n	8003e1a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	681b      	ldr	r3, [r3, #0]
 8003cac:	f003 0302 	and.w	r3, r3, #2
 8003cb0:	2b00      	cmp	r3, #0
 8003cb2:	d020      	beq.n	8003cf6 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	681b      	ldr	r3, [r3, #0]
 8003cb8:	f003 0304 	and.w	r3, r3, #4
 8003cbc:	2b00      	cmp	r3, #0
 8003cbe:	d005      	beq.n	8003ccc <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003cc0:	4b59      	ldr	r3, [pc, #356]	; (8003e28 <HAL_RCC_ClockConfig+0x1bc>)
 8003cc2:	689b      	ldr	r3, [r3, #8]
 8003cc4:	4a58      	ldr	r2, [pc, #352]	; (8003e28 <HAL_RCC_ClockConfig+0x1bc>)
 8003cc6:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8003cca:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	681b      	ldr	r3, [r3, #0]
 8003cd0:	f003 0308 	and.w	r3, r3, #8
 8003cd4:	2b00      	cmp	r3, #0
 8003cd6:	d005      	beq.n	8003ce4 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003cd8:	4b53      	ldr	r3, [pc, #332]	; (8003e28 <HAL_RCC_ClockConfig+0x1bc>)
 8003cda:	689b      	ldr	r3, [r3, #8]
 8003cdc:	4a52      	ldr	r2, [pc, #328]	; (8003e28 <HAL_RCC_ClockConfig+0x1bc>)
 8003cde:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8003ce2:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003ce4:	4b50      	ldr	r3, [pc, #320]	; (8003e28 <HAL_RCC_ClockConfig+0x1bc>)
 8003ce6:	689b      	ldr	r3, [r3, #8]
 8003ce8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003cec:	687b      	ldr	r3, [r7, #4]
 8003cee:	689b      	ldr	r3, [r3, #8]
 8003cf0:	494d      	ldr	r1, [pc, #308]	; (8003e28 <HAL_RCC_ClockConfig+0x1bc>)
 8003cf2:	4313      	orrs	r3, r2
 8003cf4:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003cf6:	687b      	ldr	r3, [r7, #4]
 8003cf8:	681b      	ldr	r3, [r3, #0]
 8003cfa:	f003 0301 	and.w	r3, r3, #1
 8003cfe:	2b00      	cmp	r3, #0
 8003d00:	d044      	beq.n	8003d8c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	685b      	ldr	r3, [r3, #4]
 8003d06:	2b01      	cmp	r3, #1
 8003d08:	d107      	bne.n	8003d1a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003d0a:	4b47      	ldr	r3, [pc, #284]	; (8003e28 <HAL_RCC_ClockConfig+0x1bc>)
 8003d0c:	681b      	ldr	r3, [r3, #0]
 8003d0e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003d12:	2b00      	cmp	r3, #0
 8003d14:	d119      	bne.n	8003d4a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003d16:	2301      	movs	r3, #1
 8003d18:	e07f      	b.n	8003e1a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003d1a:	687b      	ldr	r3, [r7, #4]
 8003d1c:	685b      	ldr	r3, [r3, #4]
 8003d1e:	2b02      	cmp	r3, #2
 8003d20:	d003      	beq.n	8003d2a <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003d26:	2b03      	cmp	r3, #3
 8003d28:	d107      	bne.n	8003d3a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003d2a:	4b3f      	ldr	r3, [pc, #252]	; (8003e28 <HAL_RCC_ClockConfig+0x1bc>)
 8003d2c:	681b      	ldr	r3, [r3, #0]
 8003d2e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003d32:	2b00      	cmp	r3, #0
 8003d34:	d109      	bne.n	8003d4a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003d36:	2301      	movs	r3, #1
 8003d38:	e06f      	b.n	8003e1a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003d3a:	4b3b      	ldr	r3, [pc, #236]	; (8003e28 <HAL_RCC_ClockConfig+0x1bc>)
 8003d3c:	681b      	ldr	r3, [r3, #0]
 8003d3e:	f003 0302 	and.w	r3, r3, #2
 8003d42:	2b00      	cmp	r3, #0
 8003d44:	d101      	bne.n	8003d4a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003d46:	2301      	movs	r3, #1
 8003d48:	e067      	b.n	8003e1a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003d4a:	4b37      	ldr	r3, [pc, #220]	; (8003e28 <HAL_RCC_ClockConfig+0x1bc>)
 8003d4c:	689b      	ldr	r3, [r3, #8]
 8003d4e:	f023 0203 	bic.w	r2, r3, #3
 8003d52:	687b      	ldr	r3, [r7, #4]
 8003d54:	685b      	ldr	r3, [r3, #4]
 8003d56:	4934      	ldr	r1, [pc, #208]	; (8003e28 <HAL_RCC_ClockConfig+0x1bc>)
 8003d58:	4313      	orrs	r3, r2
 8003d5a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003d5c:	f7fe fe66 	bl	8002a2c <HAL_GetTick>
 8003d60:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003d62:	e00a      	b.n	8003d7a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003d64:	f7fe fe62 	bl	8002a2c <HAL_GetTick>
 8003d68:	4602      	mov	r2, r0
 8003d6a:	68fb      	ldr	r3, [r7, #12]
 8003d6c:	1ad3      	subs	r3, r2, r3
 8003d6e:	f241 3288 	movw	r2, #5000	; 0x1388
 8003d72:	4293      	cmp	r3, r2
 8003d74:	d901      	bls.n	8003d7a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003d76:	2303      	movs	r3, #3
 8003d78:	e04f      	b.n	8003e1a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003d7a:	4b2b      	ldr	r3, [pc, #172]	; (8003e28 <HAL_RCC_ClockConfig+0x1bc>)
 8003d7c:	689b      	ldr	r3, [r3, #8]
 8003d7e:	f003 020c 	and.w	r2, r3, #12
 8003d82:	687b      	ldr	r3, [r7, #4]
 8003d84:	685b      	ldr	r3, [r3, #4]
 8003d86:	009b      	lsls	r3, r3, #2
 8003d88:	429a      	cmp	r2, r3
 8003d8a:	d1eb      	bne.n	8003d64 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003d8c:	4b25      	ldr	r3, [pc, #148]	; (8003e24 <HAL_RCC_ClockConfig+0x1b8>)
 8003d8e:	681b      	ldr	r3, [r3, #0]
 8003d90:	f003 0307 	and.w	r3, r3, #7
 8003d94:	683a      	ldr	r2, [r7, #0]
 8003d96:	429a      	cmp	r2, r3
 8003d98:	d20c      	bcs.n	8003db4 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003d9a:	4b22      	ldr	r3, [pc, #136]	; (8003e24 <HAL_RCC_ClockConfig+0x1b8>)
 8003d9c:	683a      	ldr	r2, [r7, #0]
 8003d9e:	b2d2      	uxtb	r2, r2
 8003da0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003da2:	4b20      	ldr	r3, [pc, #128]	; (8003e24 <HAL_RCC_ClockConfig+0x1b8>)
 8003da4:	681b      	ldr	r3, [r3, #0]
 8003da6:	f003 0307 	and.w	r3, r3, #7
 8003daa:	683a      	ldr	r2, [r7, #0]
 8003dac:	429a      	cmp	r2, r3
 8003dae:	d001      	beq.n	8003db4 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003db0:	2301      	movs	r3, #1
 8003db2:	e032      	b.n	8003e1a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	681b      	ldr	r3, [r3, #0]
 8003db8:	f003 0304 	and.w	r3, r3, #4
 8003dbc:	2b00      	cmp	r3, #0
 8003dbe:	d008      	beq.n	8003dd2 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003dc0:	4b19      	ldr	r3, [pc, #100]	; (8003e28 <HAL_RCC_ClockConfig+0x1bc>)
 8003dc2:	689b      	ldr	r3, [r3, #8]
 8003dc4:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	68db      	ldr	r3, [r3, #12]
 8003dcc:	4916      	ldr	r1, [pc, #88]	; (8003e28 <HAL_RCC_ClockConfig+0x1bc>)
 8003dce:	4313      	orrs	r3, r2
 8003dd0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	681b      	ldr	r3, [r3, #0]
 8003dd6:	f003 0308 	and.w	r3, r3, #8
 8003dda:	2b00      	cmp	r3, #0
 8003ddc:	d009      	beq.n	8003df2 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003dde:	4b12      	ldr	r3, [pc, #72]	; (8003e28 <HAL_RCC_ClockConfig+0x1bc>)
 8003de0:	689b      	ldr	r3, [r3, #8]
 8003de2:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	691b      	ldr	r3, [r3, #16]
 8003dea:	00db      	lsls	r3, r3, #3
 8003dec:	490e      	ldr	r1, [pc, #56]	; (8003e28 <HAL_RCC_ClockConfig+0x1bc>)
 8003dee:	4313      	orrs	r3, r2
 8003df0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8003df2:	f000 f821 	bl	8003e38 <HAL_RCC_GetSysClockFreq>
 8003df6:	4602      	mov	r2, r0
 8003df8:	4b0b      	ldr	r3, [pc, #44]	; (8003e28 <HAL_RCC_ClockConfig+0x1bc>)
 8003dfa:	689b      	ldr	r3, [r3, #8]
 8003dfc:	091b      	lsrs	r3, r3, #4
 8003dfe:	f003 030f 	and.w	r3, r3, #15
 8003e02:	490a      	ldr	r1, [pc, #40]	; (8003e2c <HAL_RCC_ClockConfig+0x1c0>)
 8003e04:	5ccb      	ldrb	r3, [r1, r3]
 8003e06:	fa22 f303 	lsr.w	r3, r2, r3
 8003e0a:	4a09      	ldr	r2, [pc, #36]	; (8003e30 <HAL_RCC_ClockConfig+0x1c4>)
 8003e0c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8003e0e:	4b09      	ldr	r3, [pc, #36]	; (8003e34 <HAL_RCC_ClockConfig+0x1c8>)
 8003e10:	681b      	ldr	r3, [r3, #0]
 8003e12:	4618      	mov	r0, r3
 8003e14:	f7fe fdc6 	bl	80029a4 <HAL_InitTick>

  return HAL_OK;
 8003e18:	2300      	movs	r3, #0
}
 8003e1a:	4618      	mov	r0, r3
 8003e1c:	3710      	adds	r7, #16
 8003e1e:	46bd      	mov	sp, r7
 8003e20:	bd80      	pop	{r7, pc}
 8003e22:	bf00      	nop
 8003e24:	40023c00 	.word	0x40023c00
 8003e28:	40023800 	.word	0x40023800
 8003e2c:	08006954 	.word	0x08006954
 8003e30:	20000020 	.word	0x20000020
 8003e34:	20000024 	.word	0x20000024

08003e38 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8003e38:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8003e3c:	b084      	sub	sp, #16
 8003e3e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8003e40:	2300      	movs	r3, #0
 8003e42:	607b      	str	r3, [r7, #4]
 8003e44:	2300      	movs	r3, #0
 8003e46:	60fb      	str	r3, [r7, #12]
 8003e48:	2300      	movs	r3, #0
 8003e4a:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 8003e4c:	2300      	movs	r3, #0
 8003e4e:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003e50:	4b67      	ldr	r3, [pc, #412]	; (8003ff0 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8003e52:	689b      	ldr	r3, [r3, #8]
 8003e54:	f003 030c 	and.w	r3, r3, #12
 8003e58:	2b08      	cmp	r3, #8
 8003e5a:	d00d      	beq.n	8003e78 <HAL_RCC_GetSysClockFreq+0x40>
 8003e5c:	2b08      	cmp	r3, #8
 8003e5e:	f200 80bd 	bhi.w	8003fdc <HAL_RCC_GetSysClockFreq+0x1a4>
 8003e62:	2b00      	cmp	r3, #0
 8003e64:	d002      	beq.n	8003e6c <HAL_RCC_GetSysClockFreq+0x34>
 8003e66:	2b04      	cmp	r3, #4
 8003e68:	d003      	beq.n	8003e72 <HAL_RCC_GetSysClockFreq+0x3a>
 8003e6a:	e0b7      	b.n	8003fdc <HAL_RCC_GetSysClockFreq+0x1a4>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8003e6c:	4b61      	ldr	r3, [pc, #388]	; (8003ff4 <HAL_RCC_GetSysClockFreq+0x1bc>)
 8003e6e:	60bb      	str	r3, [r7, #8]
       break;
 8003e70:	e0b7      	b.n	8003fe2 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8003e72:	4b61      	ldr	r3, [pc, #388]	; (8003ff8 <HAL_RCC_GetSysClockFreq+0x1c0>)
 8003e74:	60bb      	str	r3, [r7, #8]
      break;
 8003e76:	e0b4      	b.n	8003fe2 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8003e78:	4b5d      	ldr	r3, [pc, #372]	; (8003ff0 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8003e7a:	685b      	ldr	r3, [r3, #4]
 8003e7c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8003e80:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8003e82:	4b5b      	ldr	r3, [pc, #364]	; (8003ff0 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8003e84:	685b      	ldr	r3, [r3, #4]
 8003e86:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003e8a:	2b00      	cmp	r3, #0
 8003e8c:	d04d      	beq.n	8003f2a <HAL_RCC_GetSysClockFreq+0xf2>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003e8e:	4b58      	ldr	r3, [pc, #352]	; (8003ff0 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8003e90:	685b      	ldr	r3, [r3, #4]
 8003e92:	099b      	lsrs	r3, r3, #6
 8003e94:	461a      	mov	r2, r3
 8003e96:	f04f 0300 	mov.w	r3, #0
 8003e9a:	f240 10ff 	movw	r0, #511	; 0x1ff
 8003e9e:	f04f 0100 	mov.w	r1, #0
 8003ea2:	ea02 0800 	and.w	r8, r2, r0
 8003ea6:	ea03 0901 	and.w	r9, r3, r1
 8003eaa:	4640      	mov	r0, r8
 8003eac:	4649      	mov	r1, r9
 8003eae:	f04f 0200 	mov.w	r2, #0
 8003eb2:	f04f 0300 	mov.w	r3, #0
 8003eb6:	014b      	lsls	r3, r1, #5
 8003eb8:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8003ebc:	0142      	lsls	r2, r0, #5
 8003ebe:	4610      	mov	r0, r2
 8003ec0:	4619      	mov	r1, r3
 8003ec2:	ebb0 0008 	subs.w	r0, r0, r8
 8003ec6:	eb61 0109 	sbc.w	r1, r1, r9
 8003eca:	f04f 0200 	mov.w	r2, #0
 8003ece:	f04f 0300 	mov.w	r3, #0
 8003ed2:	018b      	lsls	r3, r1, #6
 8003ed4:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8003ed8:	0182      	lsls	r2, r0, #6
 8003eda:	1a12      	subs	r2, r2, r0
 8003edc:	eb63 0301 	sbc.w	r3, r3, r1
 8003ee0:	f04f 0000 	mov.w	r0, #0
 8003ee4:	f04f 0100 	mov.w	r1, #0
 8003ee8:	00d9      	lsls	r1, r3, #3
 8003eea:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8003eee:	00d0      	lsls	r0, r2, #3
 8003ef0:	4602      	mov	r2, r0
 8003ef2:	460b      	mov	r3, r1
 8003ef4:	eb12 0208 	adds.w	r2, r2, r8
 8003ef8:	eb43 0309 	adc.w	r3, r3, r9
 8003efc:	f04f 0000 	mov.w	r0, #0
 8003f00:	f04f 0100 	mov.w	r1, #0
 8003f04:	0259      	lsls	r1, r3, #9
 8003f06:	ea41 51d2 	orr.w	r1, r1, r2, lsr #23
 8003f0a:	0250      	lsls	r0, r2, #9
 8003f0c:	4602      	mov	r2, r0
 8003f0e:	460b      	mov	r3, r1
 8003f10:	4610      	mov	r0, r2
 8003f12:	4619      	mov	r1, r3
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	461a      	mov	r2, r3
 8003f18:	f04f 0300 	mov.w	r3, #0
 8003f1c:	f7fc f9c8 	bl	80002b0 <__aeabi_uldivmod>
 8003f20:	4602      	mov	r2, r0
 8003f22:	460b      	mov	r3, r1
 8003f24:	4613      	mov	r3, r2
 8003f26:	60fb      	str	r3, [r7, #12]
 8003f28:	e04a      	b.n	8003fc0 <HAL_RCC_GetSysClockFreq+0x188>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8003f2a:	4b31      	ldr	r3, [pc, #196]	; (8003ff0 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8003f2c:	685b      	ldr	r3, [r3, #4]
 8003f2e:	099b      	lsrs	r3, r3, #6
 8003f30:	461a      	mov	r2, r3
 8003f32:	f04f 0300 	mov.w	r3, #0
 8003f36:	f240 10ff 	movw	r0, #511	; 0x1ff
 8003f3a:	f04f 0100 	mov.w	r1, #0
 8003f3e:	ea02 0400 	and.w	r4, r2, r0
 8003f42:	ea03 0501 	and.w	r5, r3, r1
 8003f46:	4620      	mov	r0, r4
 8003f48:	4629      	mov	r1, r5
 8003f4a:	f04f 0200 	mov.w	r2, #0
 8003f4e:	f04f 0300 	mov.w	r3, #0
 8003f52:	014b      	lsls	r3, r1, #5
 8003f54:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8003f58:	0142      	lsls	r2, r0, #5
 8003f5a:	4610      	mov	r0, r2
 8003f5c:	4619      	mov	r1, r3
 8003f5e:	1b00      	subs	r0, r0, r4
 8003f60:	eb61 0105 	sbc.w	r1, r1, r5
 8003f64:	f04f 0200 	mov.w	r2, #0
 8003f68:	f04f 0300 	mov.w	r3, #0
 8003f6c:	018b      	lsls	r3, r1, #6
 8003f6e:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8003f72:	0182      	lsls	r2, r0, #6
 8003f74:	1a12      	subs	r2, r2, r0
 8003f76:	eb63 0301 	sbc.w	r3, r3, r1
 8003f7a:	f04f 0000 	mov.w	r0, #0
 8003f7e:	f04f 0100 	mov.w	r1, #0
 8003f82:	00d9      	lsls	r1, r3, #3
 8003f84:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8003f88:	00d0      	lsls	r0, r2, #3
 8003f8a:	4602      	mov	r2, r0
 8003f8c:	460b      	mov	r3, r1
 8003f8e:	1912      	adds	r2, r2, r4
 8003f90:	eb45 0303 	adc.w	r3, r5, r3
 8003f94:	f04f 0000 	mov.w	r0, #0
 8003f98:	f04f 0100 	mov.w	r1, #0
 8003f9c:	0299      	lsls	r1, r3, #10
 8003f9e:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 8003fa2:	0290      	lsls	r0, r2, #10
 8003fa4:	4602      	mov	r2, r0
 8003fa6:	460b      	mov	r3, r1
 8003fa8:	4610      	mov	r0, r2
 8003faa:	4619      	mov	r1, r3
 8003fac:	687b      	ldr	r3, [r7, #4]
 8003fae:	461a      	mov	r2, r3
 8003fb0:	f04f 0300 	mov.w	r3, #0
 8003fb4:	f7fc f97c 	bl	80002b0 <__aeabi_uldivmod>
 8003fb8:	4602      	mov	r2, r0
 8003fba:	460b      	mov	r3, r1
 8003fbc:	4613      	mov	r3, r2
 8003fbe:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8003fc0:	4b0b      	ldr	r3, [pc, #44]	; (8003ff0 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8003fc2:	685b      	ldr	r3, [r3, #4]
 8003fc4:	0c1b      	lsrs	r3, r3, #16
 8003fc6:	f003 0303 	and.w	r3, r3, #3
 8003fca:	3301      	adds	r3, #1
 8003fcc:	005b      	lsls	r3, r3, #1
 8003fce:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8003fd0:	68fa      	ldr	r2, [r7, #12]
 8003fd2:	683b      	ldr	r3, [r7, #0]
 8003fd4:	fbb2 f3f3 	udiv	r3, r2, r3
 8003fd8:	60bb      	str	r3, [r7, #8]
      break;
 8003fda:	e002      	b.n	8003fe2 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003fdc:	4b05      	ldr	r3, [pc, #20]	; (8003ff4 <HAL_RCC_GetSysClockFreq+0x1bc>)
 8003fde:	60bb      	str	r3, [r7, #8]
      break;
 8003fe0:	bf00      	nop
    }
  }
  return sysclockfreq;
 8003fe2:	68bb      	ldr	r3, [r7, #8]
}
 8003fe4:	4618      	mov	r0, r3
 8003fe6:	3710      	adds	r7, #16
 8003fe8:	46bd      	mov	sp, r7
 8003fea:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8003fee:	bf00      	nop
 8003ff0:	40023800 	.word	0x40023800
 8003ff4:	00f42400 	.word	0x00f42400
 8003ff8:	007a1200 	.word	0x007a1200

08003ffc <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003ffc:	b480      	push	{r7}
 8003ffe:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004000:	4b03      	ldr	r3, [pc, #12]	; (8004010 <HAL_RCC_GetHCLKFreq+0x14>)
 8004002:	681b      	ldr	r3, [r3, #0]
}
 8004004:	4618      	mov	r0, r3
 8004006:	46bd      	mov	sp, r7
 8004008:	f85d 7b04 	ldr.w	r7, [sp], #4
 800400c:	4770      	bx	lr
 800400e:	bf00      	nop
 8004010:	20000020 	.word	0x20000020

08004014 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004014:	b580      	push	{r7, lr}
 8004016:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8004018:	f7ff fff0 	bl	8003ffc <HAL_RCC_GetHCLKFreq>
 800401c:	4602      	mov	r2, r0
 800401e:	4b05      	ldr	r3, [pc, #20]	; (8004034 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004020:	689b      	ldr	r3, [r3, #8]
 8004022:	0a9b      	lsrs	r3, r3, #10
 8004024:	f003 0307 	and.w	r3, r3, #7
 8004028:	4903      	ldr	r1, [pc, #12]	; (8004038 <HAL_RCC_GetPCLK1Freq+0x24>)
 800402a:	5ccb      	ldrb	r3, [r1, r3]
 800402c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004030:	4618      	mov	r0, r3
 8004032:	bd80      	pop	{r7, pc}
 8004034:	40023800 	.word	0x40023800
 8004038:	08006964 	.word	0x08006964

0800403c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800403c:	b580      	push	{r7, lr}
 800403e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8004040:	f7ff ffdc 	bl	8003ffc <HAL_RCC_GetHCLKFreq>
 8004044:	4602      	mov	r2, r0
 8004046:	4b05      	ldr	r3, [pc, #20]	; (800405c <HAL_RCC_GetPCLK2Freq+0x20>)
 8004048:	689b      	ldr	r3, [r3, #8]
 800404a:	0b5b      	lsrs	r3, r3, #13
 800404c:	f003 0307 	and.w	r3, r3, #7
 8004050:	4903      	ldr	r1, [pc, #12]	; (8004060 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004052:	5ccb      	ldrb	r3, [r1, r3]
 8004054:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004058:	4618      	mov	r0, r3
 800405a:	bd80      	pop	{r7, pc}
 800405c:	40023800 	.word	0x40023800
 8004060:	08006964 	.word	0x08006964

08004064 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8004064:	b580      	push	{r7, lr}
 8004066:	b082      	sub	sp, #8
 8004068:	af00      	add	r7, sp, #0
 800406a:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	2b00      	cmp	r3, #0
 8004070:	d101      	bne.n	8004076 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8004072:	2301      	movs	r3, #1
 8004074:	e07b      	b.n	800416e <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8004076:	687b      	ldr	r3, [r7, #4]
 8004078:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800407a:	2b00      	cmp	r3, #0
 800407c:	d108      	bne.n	8004090 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800407e:	687b      	ldr	r3, [r7, #4]
 8004080:	685b      	ldr	r3, [r3, #4]
 8004082:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004086:	d009      	beq.n	800409c <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8004088:	687b      	ldr	r3, [r7, #4]
 800408a:	2200      	movs	r2, #0
 800408c:	61da      	str	r2, [r3, #28]
 800408e:	e005      	b.n	800409c <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8004090:	687b      	ldr	r3, [r7, #4]
 8004092:	2200      	movs	r2, #0
 8004094:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	2200      	movs	r2, #0
 800409a:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800409c:	687b      	ldr	r3, [r7, #4]
 800409e:	2200      	movs	r2, #0
 80040a0:	629a      	str	r2, [r3, #40]	; 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 80040a2:	687b      	ldr	r3, [r7, #4]
 80040a4:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80040a8:	b2db      	uxtb	r3, r3
 80040aa:	2b00      	cmp	r3, #0
 80040ac:	d106      	bne.n	80040bc <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	2200      	movs	r2, #0
 80040b2:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 80040b6:	6878      	ldr	r0, [r7, #4]
 80040b8:	f7fe f9c2 	bl	8002440 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 80040bc:	687b      	ldr	r3, [r7, #4]
 80040be:	2202      	movs	r2, #2
 80040c0:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 80040c4:	687b      	ldr	r3, [r7, #4]
 80040c6:	681b      	ldr	r3, [r3, #0]
 80040c8:	681a      	ldr	r2, [r3, #0]
 80040ca:	687b      	ldr	r3, [r7, #4]
 80040cc:	681b      	ldr	r3, [r3, #0]
 80040ce:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80040d2:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	685b      	ldr	r3, [r3, #4]
 80040d8:	f403 7282 	and.w	r2, r3, #260	; 0x104
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	689b      	ldr	r3, [r3, #8]
 80040e0:	f403 4304 	and.w	r3, r3, #33792	; 0x8400
 80040e4:	431a      	orrs	r2, r3
 80040e6:	687b      	ldr	r3, [r7, #4]
 80040e8:	68db      	ldr	r3, [r3, #12]
 80040ea:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80040ee:	431a      	orrs	r2, r3
 80040f0:	687b      	ldr	r3, [r7, #4]
 80040f2:	691b      	ldr	r3, [r3, #16]
 80040f4:	f003 0302 	and.w	r3, r3, #2
 80040f8:	431a      	orrs	r2, r3
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	695b      	ldr	r3, [r3, #20]
 80040fe:	f003 0301 	and.w	r3, r3, #1
 8004102:	431a      	orrs	r2, r3
 8004104:	687b      	ldr	r3, [r7, #4]
 8004106:	699b      	ldr	r3, [r3, #24]
 8004108:	f403 7300 	and.w	r3, r3, #512	; 0x200
 800410c:	431a      	orrs	r2, r3
 800410e:	687b      	ldr	r3, [r7, #4]
 8004110:	69db      	ldr	r3, [r3, #28]
 8004112:	f003 0338 	and.w	r3, r3, #56	; 0x38
 8004116:	431a      	orrs	r2, r3
 8004118:	687b      	ldr	r3, [r7, #4]
 800411a:	6a1b      	ldr	r3, [r3, #32]
 800411c:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004120:	ea42 0103 	orr.w	r1, r2, r3
 8004124:	687b      	ldr	r3, [r7, #4]
 8004126:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004128:	f403 5200 	and.w	r2, r3, #8192	; 0x2000
 800412c:	687b      	ldr	r3, [r7, #4]
 800412e:	681b      	ldr	r3, [r3, #0]
 8004130:	430a      	orrs	r2, r1
 8004132:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8004134:	687b      	ldr	r3, [r7, #4]
 8004136:	699b      	ldr	r3, [r3, #24]
 8004138:	0c1b      	lsrs	r3, r3, #16
 800413a:	f003 0104 	and.w	r1, r3, #4
 800413e:	687b      	ldr	r3, [r7, #4]
 8004140:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8004142:	f003 0210 	and.w	r2, r3, #16
 8004146:	687b      	ldr	r3, [r7, #4]
 8004148:	681b      	ldr	r3, [r3, #0]
 800414a:	430a      	orrs	r2, r1
 800414c:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 800414e:	687b      	ldr	r3, [r7, #4]
 8004150:	681b      	ldr	r3, [r3, #0]
 8004152:	69da      	ldr	r2, [r3, #28]
 8004154:	687b      	ldr	r3, [r7, #4]
 8004156:	681b      	ldr	r3, [r3, #0]
 8004158:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 800415c:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800415e:	687b      	ldr	r3, [r7, #4]
 8004160:	2200      	movs	r2, #0
 8004162:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8004164:	687b      	ldr	r3, [r7, #4]
 8004166:	2201      	movs	r2, #1
 8004168:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

  return HAL_OK;
 800416c:	2300      	movs	r3, #0
}
 800416e:	4618      	mov	r0, r3
 8004170:	3708      	adds	r7, #8
 8004172:	46bd      	mov	sp, r7
 8004174:	bd80      	pop	{r7, pc}

08004176 <HAL_SPI_Transmit>:
  * @param  Size amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004176:	b580      	push	{r7, lr}
 8004178:	b088      	sub	sp, #32
 800417a:	af00      	add	r7, sp, #0
 800417c:	60f8      	str	r0, [r7, #12]
 800417e:	60b9      	str	r1, [r7, #8]
 8004180:	603b      	str	r3, [r7, #0]
 8004182:	4613      	mov	r3, r2
 8004184:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;
  HAL_StatusTypeDef errorcode = HAL_OK;
 8004186:	2300      	movs	r3, #0
 8004188:	77fb      	strb	r3, [r7, #31]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 800418a:	68fb      	ldr	r3, [r7, #12]
 800418c:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 8004190:	2b01      	cmp	r3, #1
 8004192:	d101      	bne.n	8004198 <HAL_SPI_Transmit+0x22>
 8004194:	2302      	movs	r3, #2
 8004196:	e126      	b.n	80043e6 <HAL_SPI_Transmit+0x270>
 8004198:	68fb      	ldr	r3, [r7, #12]
 800419a:	2201      	movs	r2, #1
 800419c:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 80041a0:	f7fe fc44 	bl	8002a2c <HAL_GetTick>
 80041a4:	61b8      	str	r0, [r7, #24]
  initial_TxXferCount = Size;
 80041a6:	88fb      	ldrh	r3, [r7, #6]
 80041a8:	82fb      	strh	r3, [r7, #22]

  if (hspi->State != HAL_SPI_STATE_READY)
 80041aa:	68fb      	ldr	r3, [r7, #12]
 80041ac:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 80041b0:	b2db      	uxtb	r3, r3
 80041b2:	2b01      	cmp	r3, #1
 80041b4:	d002      	beq.n	80041bc <HAL_SPI_Transmit+0x46>
  {
    errorcode = HAL_BUSY;
 80041b6:	2302      	movs	r3, #2
 80041b8:	77fb      	strb	r3, [r7, #31]
    goto error;
 80041ba:	e10b      	b.n	80043d4 <HAL_SPI_Transmit+0x25e>
  }

  if ((pData == NULL) || (Size == 0U))
 80041bc:	68bb      	ldr	r3, [r7, #8]
 80041be:	2b00      	cmp	r3, #0
 80041c0:	d002      	beq.n	80041c8 <HAL_SPI_Transmit+0x52>
 80041c2:	88fb      	ldrh	r3, [r7, #6]
 80041c4:	2b00      	cmp	r3, #0
 80041c6:	d102      	bne.n	80041ce <HAL_SPI_Transmit+0x58>
  {
    errorcode = HAL_ERROR;
 80041c8:	2301      	movs	r3, #1
 80041ca:	77fb      	strb	r3, [r7, #31]
    goto error;
 80041cc:	e102      	b.n	80043d4 <HAL_SPI_Transmit+0x25e>
  }

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 80041ce:	68fb      	ldr	r3, [r7, #12]
 80041d0:	2203      	movs	r2, #3
 80041d2:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80041d6:	68fb      	ldr	r3, [r7, #12]
 80041d8:	2200      	movs	r2, #0
 80041da:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pTxBuffPtr  = (uint8_t *)pData;
 80041dc:	68fb      	ldr	r3, [r7, #12]
 80041de:	68ba      	ldr	r2, [r7, #8]
 80041e0:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferSize  = Size;
 80041e2:	68fb      	ldr	r3, [r7, #12]
 80041e4:	88fa      	ldrh	r2, [r7, #6]
 80041e6:	869a      	strh	r2, [r3, #52]	; 0x34
  hspi->TxXferCount = Size;
 80041e8:	68fb      	ldr	r3, [r7, #12]
 80041ea:	88fa      	ldrh	r2, [r7, #6]
 80041ec:	86da      	strh	r2, [r3, #54]	; 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 80041ee:	68fb      	ldr	r3, [r7, #12]
 80041f0:	2200      	movs	r2, #0
 80041f2:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferSize  = 0U;
 80041f4:	68fb      	ldr	r3, [r7, #12]
 80041f6:	2200      	movs	r2, #0
 80041f8:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->RxXferCount = 0U;
 80041fa:	68fb      	ldr	r3, [r7, #12]
 80041fc:	2200      	movs	r2, #0
 80041fe:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->TxISR       = NULL;
 8004200:	68fb      	ldr	r3, [r7, #12]
 8004202:	2200      	movs	r2, #0
 8004204:	645a      	str	r2, [r3, #68]	; 0x44
  hspi->RxISR       = NULL;
 8004206:	68fb      	ldr	r3, [r7, #12]
 8004208:	2200      	movs	r2, #0
 800420a:	641a      	str	r2, [r3, #64]	; 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800420c:	68fb      	ldr	r3, [r7, #12]
 800420e:	689b      	ldr	r3, [r3, #8]
 8004210:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004214:	d10f      	bne.n	8004236 <HAL_SPI_Transmit+0xc0>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8004216:	68fb      	ldr	r3, [r7, #12]
 8004218:	681b      	ldr	r3, [r3, #0]
 800421a:	681a      	ldr	r2, [r3, #0]
 800421c:	68fb      	ldr	r3, [r7, #12]
 800421e:	681b      	ldr	r3, [r3, #0]
 8004220:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004224:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8004226:	68fb      	ldr	r3, [r7, #12]
 8004228:	681b      	ldr	r3, [r3, #0]
 800422a:	681a      	ldr	r2, [r3, #0]
 800422c:	68fb      	ldr	r3, [r7, #12]
 800422e:	681b      	ldr	r3, [r3, #0]
 8004230:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004234:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8004236:	68fb      	ldr	r3, [r7, #12]
 8004238:	681b      	ldr	r3, [r3, #0]
 800423a:	681b      	ldr	r3, [r3, #0]
 800423c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004240:	2b40      	cmp	r3, #64	; 0x40
 8004242:	d007      	beq.n	8004254 <HAL_SPI_Transmit+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8004244:	68fb      	ldr	r3, [r7, #12]
 8004246:	681b      	ldr	r3, [r3, #0]
 8004248:	681a      	ldr	r2, [r3, #0]
 800424a:	68fb      	ldr	r3, [r7, #12]
 800424c:	681b      	ldr	r3, [r3, #0]
 800424e:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004252:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8004254:	68fb      	ldr	r3, [r7, #12]
 8004256:	68db      	ldr	r3, [r3, #12]
 8004258:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800425c:	d14b      	bne.n	80042f6 <HAL_SPI_Transmit+0x180>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800425e:	68fb      	ldr	r3, [r7, #12]
 8004260:	685b      	ldr	r3, [r3, #4]
 8004262:	2b00      	cmp	r3, #0
 8004264:	d002      	beq.n	800426c <HAL_SPI_Transmit+0xf6>
 8004266:	8afb      	ldrh	r3, [r7, #22]
 8004268:	2b01      	cmp	r3, #1
 800426a:	d13e      	bne.n	80042ea <HAL_SPI_Transmit+0x174>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800426c:	68fb      	ldr	r3, [r7, #12]
 800426e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004270:	881a      	ldrh	r2, [r3, #0]
 8004272:	68fb      	ldr	r3, [r7, #12]
 8004274:	681b      	ldr	r3, [r3, #0]
 8004276:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8004278:	68fb      	ldr	r3, [r7, #12]
 800427a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800427c:	1c9a      	adds	r2, r3, #2
 800427e:	68fb      	ldr	r3, [r7, #12]
 8004280:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8004282:	68fb      	ldr	r3, [r7, #12]
 8004284:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004286:	b29b      	uxth	r3, r3
 8004288:	3b01      	subs	r3, #1
 800428a:	b29a      	uxth	r2, r3
 800428c:	68fb      	ldr	r3, [r7, #12]
 800428e:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8004290:	e02b      	b.n	80042ea <HAL_SPI_Transmit+0x174>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8004292:	68fb      	ldr	r3, [r7, #12]
 8004294:	681b      	ldr	r3, [r3, #0]
 8004296:	689b      	ldr	r3, [r3, #8]
 8004298:	f003 0302 	and.w	r3, r3, #2
 800429c:	2b02      	cmp	r3, #2
 800429e:	d112      	bne.n	80042c6 <HAL_SPI_Transmit+0x150>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80042a0:	68fb      	ldr	r3, [r7, #12]
 80042a2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80042a4:	881a      	ldrh	r2, [r3, #0]
 80042a6:	68fb      	ldr	r3, [r7, #12]
 80042a8:	681b      	ldr	r3, [r3, #0]
 80042aa:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80042ac:	68fb      	ldr	r3, [r7, #12]
 80042ae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80042b0:	1c9a      	adds	r2, r3, #2
 80042b2:	68fb      	ldr	r3, [r7, #12]
 80042b4:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 80042b6:	68fb      	ldr	r3, [r7, #12]
 80042b8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80042ba:	b29b      	uxth	r3, r3
 80042bc:	3b01      	subs	r3, #1
 80042be:	b29a      	uxth	r2, r3
 80042c0:	68fb      	ldr	r3, [r7, #12]
 80042c2:	86da      	strh	r2, [r3, #54]	; 0x36
 80042c4:	e011      	b.n	80042ea <HAL_SPI_Transmit+0x174>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 80042c6:	f7fe fbb1 	bl	8002a2c <HAL_GetTick>
 80042ca:	4602      	mov	r2, r0
 80042cc:	69bb      	ldr	r3, [r7, #24]
 80042ce:	1ad3      	subs	r3, r2, r3
 80042d0:	683a      	ldr	r2, [r7, #0]
 80042d2:	429a      	cmp	r2, r3
 80042d4:	d803      	bhi.n	80042de <HAL_SPI_Transmit+0x168>
 80042d6:	683b      	ldr	r3, [r7, #0]
 80042d8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80042dc:	d102      	bne.n	80042e4 <HAL_SPI_Transmit+0x16e>
 80042de:	683b      	ldr	r3, [r7, #0]
 80042e0:	2b00      	cmp	r3, #0
 80042e2:	d102      	bne.n	80042ea <HAL_SPI_Transmit+0x174>
        {
          errorcode = HAL_TIMEOUT;
 80042e4:	2303      	movs	r3, #3
 80042e6:	77fb      	strb	r3, [r7, #31]
          goto error;
 80042e8:	e074      	b.n	80043d4 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 80042ea:	68fb      	ldr	r3, [r7, #12]
 80042ec:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80042ee:	b29b      	uxth	r3, r3
 80042f0:	2b00      	cmp	r3, #0
 80042f2:	d1ce      	bne.n	8004292 <HAL_SPI_Transmit+0x11c>
 80042f4:	e04c      	b.n	8004390 <HAL_SPI_Transmit+0x21a>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80042f6:	68fb      	ldr	r3, [r7, #12]
 80042f8:	685b      	ldr	r3, [r3, #4]
 80042fa:	2b00      	cmp	r3, #0
 80042fc:	d002      	beq.n	8004304 <HAL_SPI_Transmit+0x18e>
 80042fe:	8afb      	ldrh	r3, [r7, #22]
 8004300:	2b01      	cmp	r3, #1
 8004302:	d140      	bne.n	8004386 <HAL_SPI_Transmit+0x210>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 8004304:	68fb      	ldr	r3, [r7, #12]
 8004306:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004308:	68fb      	ldr	r3, [r7, #12]
 800430a:	681b      	ldr	r3, [r3, #0]
 800430c:	330c      	adds	r3, #12
 800430e:	7812      	ldrb	r2, [r2, #0]
 8004310:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8004312:	68fb      	ldr	r3, [r7, #12]
 8004314:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004316:	1c5a      	adds	r2, r3, #1
 8004318:	68fb      	ldr	r3, [r7, #12]
 800431a:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800431c:	68fb      	ldr	r3, [r7, #12]
 800431e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004320:	b29b      	uxth	r3, r3
 8004322:	3b01      	subs	r3, #1
 8004324:	b29a      	uxth	r2, r3
 8004326:	68fb      	ldr	r3, [r7, #12]
 8004328:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while (hspi->TxXferCount > 0U)
 800432a:	e02c      	b.n	8004386 <HAL_SPI_Transmit+0x210>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800432c:	68fb      	ldr	r3, [r7, #12]
 800432e:	681b      	ldr	r3, [r3, #0]
 8004330:	689b      	ldr	r3, [r3, #8]
 8004332:	f003 0302 	and.w	r3, r3, #2
 8004336:	2b02      	cmp	r3, #2
 8004338:	d113      	bne.n	8004362 <HAL_SPI_Transmit+0x1ec>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 800433a:	68fb      	ldr	r3, [r7, #12]
 800433c:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800433e:	68fb      	ldr	r3, [r7, #12]
 8004340:	681b      	ldr	r3, [r3, #0]
 8004342:	330c      	adds	r3, #12
 8004344:	7812      	ldrb	r2, [r2, #0]
 8004346:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8004348:	68fb      	ldr	r3, [r7, #12]
 800434a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800434c:	1c5a      	adds	r2, r3, #1
 800434e:	68fb      	ldr	r3, [r7, #12]
 8004350:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8004352:	68fb      	ldr	r3, [r7, #12]
 8004354:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004356:	b29b      	uxth	r3, r3
 8004358:	3b01      	subs	r3, #1
 800435a:	b29a      	uxth	r2, r3
 800435c:	68fb      	ldr	r3, [r7, #12]
 800435e:	86da      	strh	r2, [r3, #54]	; 0x36
 8004360:	e011      	b.n	8004386 <HAL_SPI_Transmit+0x210>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8004362:	f7fe fb63 	bl	8002a2c <HAL_GetTick>
 8004366:	4602      	mov	r2, r0
 8004368:	69bb      	ldr	r3, [r7, #24]
 800436a:	1ad3      	subs	r3, r2, r3
 800436c:	683a      	ldr	r2, [r7, #0]
 800436e:	429a      	cmp	r2, r3
 8004370:	d803      	bhi.n	800437a <HAL_SPI_Transmit+0x204>
 8004372:	683b      	ldr	r3, [r7, #0]
 8004374:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004378:	d102      	bne.n	8004380 <HAL_SPI_Transmit+0x20a>
 800437a:	683b      	ldr	r3, [r7, #0]
 800437c:	2b00      	cmp	r3, #0
 800437e:	d102      	bne.n	8004386 <HAL_SPI_Transmit+0x210>
        {
          errorcode = HAL_TIMEOUT;
 8004380:	2303      	movs	r3, #3
 8004382:	77fb      	strb	r3, [r7, #31]
          goto error;
 8004384:	e026      	b.n	80043d4 <HAL_SPI_Transmit+0x25e>
    while (hspi->TxXferCount > 0U)
 8004386:	68fb      	ldr	r3, [r7, #12]
 8004388:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800438a:	b29b      	uxth	r3, r3
 800438c:	2b00      	cmp	r3, #0
 800438e:	d1cd      	bne.n	800432c <HAL_SPI_Transmit+0x1b6>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8004390:	69ba      	ldr	r2, [r7, #24]
 8004392:	6839      	ldr	r1, [r7, #0]
 8004394:	68f8      	ldr	r0, [r7, #12]
 8004396:	f000 fa63 	bl	8004860 <SPI_EndRxTxTransaction>
 800439a:	4603      	mov	r3, r0
 800439c:	2b00      	cmp	r3, #0
 800439e:	d002      	beq.n	80043a6 <HAL_SPI_Transmit+0x230>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80043a0:	68fb      	ldr	r3, [r7, #12]
 80043a2:	2220      	movs	r2, #32
 80043a4:	655a      	str	r2, [r3, #84]	; 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80043a6:	68fb      	ldr	r3, [r7, #12]
 80043a8:	689b      	ldr	r3, [r3, #8]
 80043aa:	2b00      	cmp	r3, #0
 80043ac:	d10a      	bne.n	80043c4 <HAL_SPI_Transmit+0x24e>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80043ae:	2300      	movs	r3, #0
 80043b0:	613b      	str	r3, [r7, #16]
 80043b2:	68fb      	ldr	r3, [r7, #12]
 80043b4:	681b      	ldr	r3, [r3, #0]
 80043b6:	68db      	ldr	r3, [r3, #12]
 80043b8:	613b      	str	r3, [r7, #16]
 80043ba:	68fb      	ldr	r3, [r7, #12]
 80043bc:	681b      	ldr	r3, [r3, #0]
 80043be:	689b      	ldr	r3, [r3, #8]
 80043c0:	613b      	str	r3, [r7, #16]
 80043c2:	693b      	ldr	r3, [r7, #16]
  }

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 80043c4:	68fb      	ldr	r3, [r7, #12]
 80043c6:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80043c8:	2b00      	cmp	r3, #0
 80043ca:	d002      	beq.n	80043d2 <HAL_SPI_Transmit+0x25c>
  {
    errorcode = HAL_ERROR;
 80043cc:	2301      	movs	r3, #1
 80043ce:	77fb      	strb	r3, [r7, #31]
 80043d0:	e000      	b.n	80043d4 <HAL_SPI_Transmit+0x25e>
  }

error:
 80043d2:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 80043d4:	68fb      	ldr	r3, [r7, #12]
 80043d6:	2201      	movs	r2, #1
 80043d8:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 80043dc:	68fb      	ldr	r3, [r7, #12]
 80043de:	2200      	movs	r2, #0
 80043e0:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 80043e4:	7ffb      	ldrb	r3, [r7, #31]
}
 80043e6:	4618      	mov	r0, r3
 80043e8:	3720      	adds	r7, #32
 80043ea:	46bd      	mov	sp, r7
 80043ec:	bd80      	pop	{r7, pc}

080043ee <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, uint8_t *pTxData, uint8_t *pRxData, uint16_t Size,
                                          uint32_t Timeout)
{
 80043ee:	b580      	push	{r7, lr}
 80043f0:	b08c      	sub	sp, #48	; 0x30
 80043f2:	af00      	add	r7, sp, #0
 80043f4:	60f8      	str	r0, [r7, #12]
 80043f6:	60b9      	str	r1, [r7, #8]
 80043f8:	607a      	str	r2, [r7, #4]
 80043fa:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 80043fc:	2301      	movs	r3, #1
 80043fe:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_StatusTypeDef    errorcode = HAL_OK;
 8004400:	2300      	movs	r3, #0
 8004402:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Process Locked */
  __HAL_LOCK(hspi);
 8004406:	68fb      	ldr	r3, [r7, #12]
 8004408:	f893 3050 	ldrb.w	r3, [r3, #80]	; 0x50
 800440c:	2b01      	cmp	r3, #1
 800440e:	d101      	bne.n	8004414 <HAL_SPI_TransmitReceive+0x26>
 8004410:	2302      	movs	r3, #2
 8004412:	e18a      	b.n	800472a <HAL_SPI_TransmitReceive+0x33c>
 8004414:	68fb      	ldr	r3, [r7, #12]
 8004416:	2201      	movs	r2, #1
 8004418:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800441c:	f7fe fb06 	bl	8002a2c <HAL_GetTick>
 8004420:	6278      	str	r0, [r7, #36]	; 0x24

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8004422:	68fb      	ldr	r3, [r7, #12]
 8004424:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004428:	f887 3023 	strb.w	r3, [r7, #35]	; 0x23
  tmp_mode            = hspi->Init.Mode;
 800442c:	68fb      	ldr	r3, [r7, #12]
 800442e:	685b      	ldr	r3, [r3, #4]
 8004430:	61fb      	str	r3, [r7, #28]
  initial_TxXferCount = Size;
 8004432:	887b      	ldrh	r3, [r7, #2]
 8004434:	837b      	strh	r3, [r7, #26]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8004436:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 800443a:	2b01      	cmp	r3, #1
 800443c:	d00f      	beq.n	800445e <HAL_SPI_TransmitReceive+0x70>
 800443e:	69fb      	ldr	r3, [r7, #28]
 8004440:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 8004444:	d107      	bne.n	8004456 <HAL_SPI_TransmitReceive+0x68>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) && (tmp_state == HAL_SPI_STATE_BUSY_RX))))
 8004446:	68fb      	ldr	r3, [r7, #12]
 8004448:	689b      	ldr	r3, [r3, #8]
 800444a:	2b00      	cmp	r3, #0
 800444c:	d103      	bne.n	8004456 <HAL_SPI_TransmitReceive+0x68>
 800444e:	f897 3023 	ldrb.w	r3, [r7, #35]	; 0x23
 8004452:	2b04      	cmp	r3, #4
 8004454:	d003      	beq.n	800445e <HAL_SPI_TransmitReceive+0x70>
  {
    errorcode = HAL_BUSY;
 8004456:	2302      	movs	r3, #2
 8004458:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 800445c:	e15b      	b.n	8004716 <HAL_SPI_TransmitReceive+0x328>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800445e:	68bb      	ldr	r3, [r7, #8]
 8004460:	2b00      	cmp	r3, #0
 8004462:	d005      	beq.n	8004470 <HAL_SPI_TransmitReceive+0x82>
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	2b00      	cmp	r3, #0
 8004468:	d002      	beq.n	8004470 <HAL_SPI_TransmitReceive+0x82>
 800446a:	887b      	ldrh	r3, [r7, #2]
 800446c:	2b00      	cmp	r3, #0
 800446e:	d103      	bne.n	8004478 <HAL_SPI_TransmitReceive+0x8a>
  {
    errorcode = HAL_ERROR;
 8004470:	2301      	movs	r3, #1
 8004472:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    goto error;
 8004476:	e14e      	b.n	8004716 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8004478:	68fb      	ldr	r3, [r7, #12]
 800447a:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 800447e:	b2db      	uxtb	r3, r3
 8004480:	2b04      	cmp	r3, #4
 8004482:	d003      	beq.n	800448c <HAL_SPI_TransmitReceive+0x9e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8004484:	68fb      	ldr	r3, [r7, #12]
 8004486:	2205      	movs	r2, #5
 8004488:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800448c:	68fb      	ldr	r3, [r7, #12]
 800448e:	2200      	movs	r2, #0
 8004490:	655a      	str	r2, [r3, #84]	; 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8004492:	68fb      	ldr	r3, [r7, #12]
 8004494:	687a      	ldr	r2, [r7, #4]
 8004496:	639a      	str	r2, [r3, #56]	; 0x38
  hspi->RxXferCount = Size;
 8004498:	68fb      	ldr	r3, [r7, #12]
 800449a:	887a      	ldrh	r2, [r7, #2]
 800449c:	87da      	strh	r2, [r3, #62]	; 0x3e
  hspi->RxXferSize  = Size;
 800449e:	68fb      	ldr	r3, [r7, #12]
 80044a0:	887a      	ldrh	r2, [r7, #2]
 80044a2:	879a      	strh	r2, [r3, #60]	; 0x3c
  hspi->pTxBuffPtr  = (uint8_t *)pTxData;
 80044a4:	68fb      	ldr	r3, [r7, #12]
 80044a6:	68ba      	ldr	r2, [r7, #8]
 80044a8:	631a      	str	r2, [r3, #48]	; 0x30
  hspi->TxXferCount = Size;
 80044aa:	68fb      	ldr	r3, [r7, #12]
 80044ac:	887a      	ldrh	r2, [r7, #2]
 80044ae:	86da      	strh	r2, [r3, #54]	; 0x36
  hspi->TxXferSize  = Size;
 80044b0:	68fb      	ldr	r3, [r7, #12]
 80044b2:	887a      	ldrh	r2, [r7, #2]
 80044b4:	869a      	strh	r2, [r3, #52]	; 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80044b6:	68fb      	ldr	r3, [r7, #12]
 80044b8:	2200      	movs	r2, #0
 80044ba:	641a      	str	r2, [r3, #64]	; 0x40
  hspi->TxISR       = NULL;
 80044bc:	68fb      	ldr	r3, [r7, #12]
 80044be:	2200      	movs	r2, #0
 80044c0:	645a      	str	r2, [r3, #68]	; 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 80044c2:	68fb      	ldr	r3, [r7, #12]
 80044c4:	681b      	ldr	r3, [r3, #0]
 80044c6:	681b      	ldr	r3, [r3, #0]
 80044c8:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80044cc:	2b40      	cmp	r3, #64	; 0x40
 80044ce:	d007      	beq.n	80044e0 <HAL_SPI_TransmitReceive+0xf2>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 80044d0:	68fb      	ldr	r3, [r7, #12]
 80044d2:	681b      	ldr	r3, [r3, #0]
 80044d4:	681a      	ldr	r2, [r3, #0]
 80044d6:	68fb      	ldr	r3, [r7, #12]
 80044d8:	681b      	ldr	r3, [r3, #0]
 80044da:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 80044de:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 80044e0:	68fb      	ldr	r3, [r7, #12]
 80044e2:	68db      	ldr	r3, [r3, #12]
 80044e4:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 80044e8:	d178      	bne.n	80045dc <HAL_SPI_TransmitReceive+0x1ee>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80044ea:	68fb      	ldr	r3, [r7, #12]
 80044ec:	685b      	ldr	r3, [r3, #4]
 80044ee:	2b00      	cmp	r3, #0
 80044f0:	d002      	beq.n	80044f8 <HAL_SPI_TransmitReceive+0x10a>
 80044f2:	8b7b      	ldrh	r3, [r7, #26]
 80044f4:	2b01      	cmp	r3, #1
 80044f6:	d166      	bne.n	80045c6 <HAL_SPI_TransmitReceive+0x1d8>
    {
      hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 80044f8:	68fb      	ldr	r3, [r7, #12]
 80044fa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80044fc:	881a      	ldrh	r2, [r3, #0]
 80044fe:	68fb      	ldr	r3, [r7, #12]
 8004500:	681b      	ldr	r3, [r3, #0]
 8004502:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8004504:	68fb      	ldr	r3, [r7, #12]
 8004506:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004508:	1c9a      	adds	r2, r3, #2
 800450a:	68fb      	ldr	r3, [r7, #12]
 800450c:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 800450e:	68fb      	ldr	r3, [r7, #12]
 8004510:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004512:	b29b      	uxth	r3, r3
 8004514:	3b01      	subs	r3, #1
 8004516:	b29a      	uxth	r2, r3
 8004518:	68fb      	ldr	r3, [r7, #12]
 800451a:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800451c:	e053      	b.n	80045c6 <HAL_SPI_TransmitReceive+0x1d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800451e:	68fb      	ldr	r3, [r7, #12]
 8004520:	681b      	ldr	r3, [r3, #0]
 8004522:	689b      	ldr	r3, [r3, #8]
 8004524:	f003 0302 	and.w	r3, r3, #2
 8004528:	2b02      	cmp	r3, #2
 800452a:	d11b      	bne.n	8004564 <HAL_SPI_TransmitReceive+0x176>
 800452c:	68fb      	ldr	r3, [r7, #12]
 800452e:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004530:	b29b      	uxth	r3, r3
 8004532:	2b00      	cmp	r3, #0
 8004534:	d016      	beq.n	8004564 <HAL_SPI_TransmitReceive+0x176>
 8004536:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004538:	2b01      	cmp	r3, #1
 800453a:	d113      	bne.n	8004564 <HAL_SPI_TransmitReceive+0x176>
      {
        hspi->Instance->DR = *((uint16_t *)hspi->pTxBuffPtr);
 800453c:	68fb      	ldr	r3, [r7, #12]
 800453e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004540:	881a      	ldrh	r2, [r3, #0]
 8004542:	68fb      	ldr	r3, [r7, #12]
 8004544:	681b      	ldr	r3, [r3, #0]
 8004546:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8004548:	68fb      	ldr	r3, [r7, #12]
 800454a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800454c:	1c9a      	adds	r2, r3, #2
 800454e:	68fb      	ldr	r3, [r7, #12]
 8004550:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8004552:	68fb      	ldr	r3, [r7, #12]
 8004554:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004556:	b29b      	uxth	r3, r3
 8004558:	3b01      	subs	r3, #1
 800455a:	b29a      	uxth	r2, r3
 800455c:	68fb      	ldr	r3, [r7, #12]
 800455e:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8004560:	2300      	movs	r3, #0
 8004562:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8004564:	68fb      	ldr	r3, [r7, #12]
 8004566:	681b      	ldr	r3, [r3, #0]
 8004568:	689b      	ldr	r3, [r3, #8]
 800456a:	f003 0301 	and.w	r3, r3, #1
 800456e:	2b01      	cmp	r3, #1
 8004570:	d119      	bne.n	80045a6 <HAL_SPI_TransmitReceive+0x1b8>
 8004572:	68fb      	ldr	r3, [r7, #12]
 8004574:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004576:	b29b      	uxth	r3, r3
 8004578:	2b00      	cmp	r3, #0
 800457a:	d014      	beq.n	80045a6 <HAL_SPI_TransmitReceive+0x1b8>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800457c:	68fb      	ldr	r3, [r7, #12]
 800457e:	681b      	ldr	r3, [r3, #0]
 8004580:	68da      	ldr	r2, [r3, #12]
 8004582:	68fb      	ldr	r3, [r7, #12]
 8004584:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004586:	b292      	uxth	r2, r2
 8004588:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800458a:	68fb      	ldr	r3, [r7, #12]
 800458c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800458e:	1c9a      	adds	r2, r3, #2
 8004590:	68fb      	ldr	r3, [r7, #12]
 8004592:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 8004594:	68fb      	ldr	r3, [r7, #12]
 8004596:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 8004598:	b29b      	uxth	r3, r3
 800459a:	3b01      	subs	r3, #1
 800459c:	b29a      	uxth	r2, r3
 800459e:	68fb      	ldr	r3, [r7, #12]
 80045a0:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80045a2:	2301      	movs	r3, #1
 80045a4:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 80045a6:	f7fe fa41 	bl	8002a2c <HAL_GetTick>
 80045aa:	4602      	mov	r2, r0
 80045ac:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80045ae:	1ad3      	subs	r3, r2, r3
 80045b0:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80045b2:	429a      	cmp	r2, r3
 80045b4:	d807      	bhi.n	80045c6 <HAL_SPI_TransmitReceive+0x1d8>
 80045b6:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80045b8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80045bc:	d003      	beq.n	80045c6 <HAL_SPI_TransmitReceive+0x1d8>
      {
        errorcode = HAL_TIMEOUT;
 80045be:	2303      	movs	r3, #3
 80045c0:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 80045c4:	e0a7      	b.n	8004716 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80045c6:	68fb      	ldr	r3, [r7, #12]
 80045c8:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80045ca:	b29b      	uxth	r3, r3
 80045cc:	2b00      	cmp	r3, #0
 80045ce:	d1a6      	bne.n	800451e <HAL_SPI_TransmitReceive+0x130>
 80045d0:	68fb      	ldr	r3, [r7, #12]
 80045d2:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80045d4:	b29b      	uxth	r3, r3
 80045d6:	2b00      	cmp	r3, #0
 80045d8:	d1a1      	bne.n	800451e <HAL_SPI_TransmitReceive+0x130>
 80045da:	e07c      	b.n	80046d6 <HAL_SPI_TransmitReceive+0x2e8>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 80045dc:	68fb      	ldr	r3, [r7, #12]
 80045de:	685b      	ldr	r3, [r3, #4]
 80045e0:	2b00      	cmp	r3, #0
 80045e2:	d002      	beq.n	80045ea <HAL_SPI_TransmitReceive+0x1fc>
 80045e4:	8b7b      	ldrh	r3, [r7, #26]
 80045e6:	2b01      	cmp	r3, #1
 80045e8:	d16b      	bne.n	80046c2 <HAL_SPI_TransmitReceive+0x2d4>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = (*hspi->pTxBuffPtr);
 80045ea:	68fb      	ldr	r3, [r7, #12]
 80045ec:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80045ee:	68fb      	ldr	r3, [r7, #12]
 80045f0:	681b      	ldr	r3, [r3, #0]
 80045f2:	330c      	adds	r3, #12
 80045f4:	7812      	ldrb	r2, [r2, #0]
 80045f6:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 80045f8:	68fb      	ldr	r3, [r7, #12]
 80045fa:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80045fc:	1c5a      	adds	r2, r3, #1
 80045fe:	68fb      	ldr	r3, [r7, #12]
 8004600:	631a      	str	r2, [r3, #48]	; 0x30
      hspi->TxXferCount--;
 8004602:	68fb      	ldr	r3, [r7, #12]
 8004604:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004606:	b29b      	uxth	r3, r3
 8004608:	3b01      	subs	r3, #1
 800460a:	b29a      	uxth	r2, r3
 800460c:	68fb      	ldr	r3, [r7, #12]
 800460e:	86da      	strh	r2, [r3, #54]	; 0x36
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8004610:	e057      	b.n	80046c2 <HAL_SPI_TransmitReceive+0x2d4>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8004612:	68fb      	ldr	r3, [r7, #12]
 8004614:	681b      	ldr	r3, [r3, #0]
 8004616:	689b      	ldr	r3, [r3, #8]
 8004618:	f003 0302 	and.w	r3, r3, #2
 800461c:	2b02      	cmp	r3, #2
 800461e:	d11c      	bne.n	800465a <HAL_SPI_TransmitReceive+0x26c>
 8004620:	68fb      	ldr	r3, [r7, #12]
 8004622:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 8004624:	b29b      	uxth	r3, r3
 8004626:	2b00      	cmp	r3, #0
 8004628:	d017      	beq.n	800465a <HAL_SPI_TransmitReceive+0x26c>
 800462a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800462c:	2b01      	cmp	r3, #1
 800462e:	d114      	bne.n	800465a <HAL_SPI_TransmitReceive+0x26c>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = (*hspi->pTxBuffPtr);
 8004630:	68fb      	ldr	r3, [r7, #12]
 8004632:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8004634:	68fb      	ldr	r3, [r7, #12]
 8004636:	681b      	ldr	r3, [r3, #0]
 8004638:	330c      	adds	r3, #12
 800463a:	7812      	ldrb	r2, [r2, #0]
 800463c:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800463e:	68fb      	ldr	r3, [r7, #12]
 8004640:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004642:	1c5a      	adds	r2, r3, #1
 8004644:	68fb      	ldr	r3, [r7, #12]
 8004646:	631a      	str	r2, [r3, #48]	; 0x30
        hspi->TxXferCount--;
 8004648:	68fb      	ldr	r3, [r7, #12]
 800464a:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 800464c:	b29b      	uxth	r3, r3
 800464e:	3b01      	subs	r3, #1
 8004650:	b29a      	uxth	r2, r3
 8004652:	68fb      	ldr	r3, [r7, #12]
 8004654:	86da      	strh	r2, [r3, #54]	; 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8004656:	2300      	movs	r3, #0
 8004658:	62fb      	str	r3, [r7, #44]	; 0x2c
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800465a:	68fb      	ldr	r3, [r7, #12]
 800465c:	681b      	ldr	r3, [r3, #0]
 800465e:	689b      	ldr	r3, [r3, #8]
 8004660:	f003 0301 	and.w	r3, r3, #1
 8004664:	2b01      	cmp	r3, #1
 8004666:	d119      	bne.n	800469c <HAL_SPI_TransmitReceive+0x2ae>
 8004668:	68fb      	ldr	r3, [r7, #12]
 800466a:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800466c:	b29b      	uxth	r3, r3
 800466e:	2b00      	cmp	r3, #0
 8004670:	d014      	beq.n	800469c <HAL_SPI_TransmitReceive+0x2ae>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 8004672:	68fb      	ldr	r3, [r7, #12]
 8004674:	681b      	ldr	r3, [r3, #0]
 8004676:	68da      	ldr	r2, [r3, #12]
 8004678:	68fb      	ldr	r3, [r7, #12]
 800467a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800467c:	b2d2      	uxtb	r2, r2
 800467e:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 8004680:	68fb      	ldr	r3, [r7, #12]
 8004682:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004684:	1c5a      	adds	r2, r3, #1
 8004686:	68fb      	ldr	r3, [r7, #12]
 8004688:	639a      	str	r2, [r3, #56]	; 0x38
        hspi->RxXferCount--;
 800468a:	68fb      	ldr	r3, [r7, #12]
 800468c:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 800468e:	b29b      	uxth	r3, r3
 8004690:	3b01      	subs	r3, #1
 8004692:	b29a      	uxth	r2, r3
 8004694:	68fb      	ldr	r3, [r7, #12]
 8004696:	87da      	strh	r2, [r3, #62]	; 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8004698:	2301      	movs	r3, #1
 800469a:	62fb      	str	r3, [r7, #44]	; 0x2c
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800469c:	f7fe f9c6 	bl	8002a2c <HAL_GetTick>
 80046a0:	4602      	mov	r2, r0
 80046a2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80046a4:	1ad3      	subs	r3, r2, r3
 80046a6:	6bba      	ldr	r2, [r7, #56]	; 0x38
 80046a8:	429a      	cmp	r2, r3
 80046aa:	d803      	bhi.n	80046b4 <HAL_SPI_TransmitReceive+0x2c6>
 80046ac:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80046ae:	f1b3 3fff 	cmp.w	r3, #4294967295
 80046b2:	d102      	bne.n	80046ba <HAL_SPI_TransmitReceive+0x2cc>
 80046b4:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80046b6:	2b00      	cmp	r3, #0
 80046b8:	d103      	bne.n	80046c2 <HAL_SPI_TransmitReceive+0x2d4>
      {
        errorcode = HAL_TIMEOUT;
 80046ba:	2303      	movs	r3, #3
 80046bc:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        goto error;
 80046c0:	e029      	b.n	8004716 <HAL_SPI_TransmitReceive+0x328>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80046c2:	68fb      	ldr	r3, [r7, #12]
 80046c4:	8edb      	ldrh	r3, [r3, #54]	; 0x36
 80046c6:	b29b      	uxth	r3, r3
 80046c8:	2b00      	cmp	r3, #0
 80046ca:	d1a2      	bne.n	8004612 <HAL_SPI_TransmitReceive+0x224>
 80046cc:	68fb      	ldr	r3, [r7, #12]
 80046ce:	8fdb      	ldrh	r3, [r3, #62]	; 0x3e
 80046d0:	b29b      	uxth	r3, r3
 80046d2:	2b00      	cmp	r3, #0
 80046d4:	d19d      	bne.n	8004612 <HAL_SPI_TransmitReceive+0x224>
    errorcode = HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 80046d6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80046d8:	6bb9      	ldr	r1, [r7, #56]	; 0x38
 80046da:	68f8      	ldr	r0, [r7, #12]
 80046dc:	f000 f8c0 	bl	8004860 <SPI_EndRxTxTransaction>
 80046e0:	4603      	mov	r3, r0
 80046e2:	2b00      	cmp	r3, #0
 80046e4:	d006      	beq.n	80046f4 <HAL_SPI_TransmitReceive+0x306>
  {
    errorcode = HAL_ERROR;
 80046e6:	2301      	movs	r3, #1
 80046e8:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 80046ec:	68fb      	ldr	r3, [r7, #12]
 80046ee:	2220      	movs	r2, #32
 80046f0:	655a      	str	r2, [r3, #84]	; 0x54
    goto error;
 80046f2:	e010      	b.n	8004716 <HAL_SPI_TransmitReceive+0x328>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 80046f4:	68fb      	ldr	r3, [r7, #12]
 80046f6:	689b      	ldr	r3, [r3, #8]
 80046f8:	2b00      	cmp	r3, #0
 80046fa:	d10b      	bne.n	8004714 <HAL_SPI_TransmitReceive+0x326>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 80046fc:	2300      	movs	r3, #0
 80046fe:	617b      	str	r3, [r7, #20]
 8004700:	68fb      	ldr	r3, [r7, #12]
 8004702:	681b      	ldr	r3, [r3, #0]
 8004704:	68db      	ldr	r3, [r3, #12]
 8004706:	617b      	str	r3, [r7, #20]
 8004708:	68fb      	ldr	r3, [r7, #12]
 800470a:	681b      	ldr	r3, [r3, #0]
 800470c:	689b      	ldr	r3, [r3, #8]
 800470e:	617b      	str	r3, [r7, #20]
 8004710:	697b      	ldr	r3, [r7, #20]
 8004712:	e000      	b.n	8004716 <HAL_SPI_TransmitReceive+0x328>
  }

error :
 8004714:	bf00      	nop
  hspi->State = HAL_SPI_STATE_READY;
 8004716:	68fb      	ldr	r3, [r7, #12]
 8004718:	2201      	movs	r2, #1
 800471a:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51
  __HAL_UNLOCK(hspi);
 800471e:	68fb      	ldr	r3, [r7, #12]
 8004720:	2200      	movs	r2, #0
 8004722:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50
  return errorcode;
 8004726:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
}
 800472a:	4618      	mov	r0, r3
 800472c:	3730      	adds	r7, #48	; 0x30
 800472e:	46bd      	mov	sp, r7
 8004730:	bd80      	pop	{r7, pc}

08004732 <HAL_SPI_GetState>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval SPI state
  */
HAL_SPI_StateTypeDef HAL_SPI_GetState(SPI_HandleTypeDef *hspi)
{
 8004732:	b480      	push	{r7}
 8004734:	b083      	sub	sp, #12
 8004736:	af00      	add	r7, sp, #0
 8004738:	6078      	str	r0, [r7, #4]
  /* Return SPI handle state */
  return hspi->State;
 800473a:	687b      	ldr	r3, [r7, #4]
 800473c:	f893 3051 	ldrb.w	r3, [r3, #81]	; 0x51
 8004740:	b2db      	uxtb	r3, r3
}
 8004742:	4618      	mov	r0, r3
 8004744:	370c      	adds	r7, #12
 8004746:	46bd      	mov	sp, r7
 8004748:	f85d 7b04 	ldr.w	r7, [sp], #4
 800474c:	4770      	bx	lr
	...

08004750 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 8004750:	b580      	push	{r7, lr}
 8004752:	b088      	sub	sp, #32
 8004754:	af00      	add	r7, sp, #0
 8004756:	60f8      	str	r0, [r7, #12]
 8004758:	60b9      	str	r1, [r7, #8]
 800475a:	603b      	str	r3, [r7, #0]
 800475c:	4613      	mov	r3, r2
 800475e:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 8004760:	f7fe f964 	bl	8002a2c <HAL_GetTick>
 8004764:	4602      	mov	r2, r0
 8004766:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004768:	1a9b      	subs	r3, r3, r2
 800476a:	683a      	ldr	r2, [r7, #0]
 800476c:	4413      	add	r3, r2
 800476e:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 8004770:	f7fe f95c 	bl	8002a2c <HAL_GetTick>
 8004774:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 8004776:	4b39      	ldr	r3, [pc, #228]	; (800485c <SPI_WaitFlagStateUntilTimeout+0x10c>)
 8004778:	681b      	ldr	r3, [r3, #0]
 800477a:	015b      	lsls	r3, r3, #5
 800477c:	0d1b      	lsrs	r3, r3, #20
 800477e:	69fa      	ldr	r2, [r7, #28]
 8004780:	fb02 f303 	mul.w	r3, r2, r3
 8004784:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004786:	e054      	b.n	8004832 <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 8004788:	683b      	ldr	r3, [r7, #0]
 800478a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800478e:	d050      	beq.n	8004832 <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 8004790:	f7fe f94c 	bl	8002a2c <HAL_GetTick>
 8004794:	4602      	mov	r2, r0
 8004796:	69bb      	ldr	r3, [r7, #24]
 8004798:	1ad3      	subs	r3, r2, r3
 800479a:	69fa      	ldr	r2, [r7, #28]
 800479c:	429a      	cmp	r2, r3
 800479e:	d902      	bls.n	80047a6 <SPI_WaitFlagStateUntilTimeout+0x56>
 80047a0:	69fb      	ldr	r3, [r7, #28]
 80047a2:	2b00      	cmp	r3, #0
 80047a4:	d13d      	bne.n	8004822 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80047a6:	68fb      	ldr	r3, [r7, #12]
 80047a8:	681b      	ldr	r3, [r3, #0]
 80047aa:	685a      	ldr	r2, [r3, #4]
 80047ac:	68fb      	ldr	r3, [r7, #12]
 80047ae:	681b      	ldr	r3, [r3, #0]
 80047b0:	f022 02e0 	bic.w	r2, r2, #224	; 0xe0
 80047b4:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80047b6:	68fb      	ldr	r3, [r7, #12]
 80047b8:	685b      	ldr	r3, [r3, #4]
 80047ba:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 80047be:	d111      	bne.n	80047e4 <SPI_WaitFlagStateUntilTimeout+0x94>
 80047c0:	68fb      	ldr	r3, [r7, #12]
 80047c2:	689b      	ldr	r3, [r3, #8]
 80047c4:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80047c8:	d004      	beq.n	80047d4 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80047ca:	68fb      	ldr	r3, [r7, #12]
 80047cc:	689b      	ldr	r3, [r3, #8]
 80047ce:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80047d2:	d107      	bne.n	80047e4 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 80047d4:	68fb      	ldr	r3, [r7, #12]
 80047d6:	681b      	ldr	r3, [r3, #0]
 80047d8:	681a      	ldr	r2, [r3, #0]
 80047da:	68fb      	ldr	r3, [r7, #12]
 80047dc:	681b      	ldr	r3, [r3, #0]
 80047de:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80047e2:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 80047e4:	68fb      	ldr	r3, [r7, #12]
 80047e6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80047e8:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 80047ec:	d10f      	bne.n	800480e <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 80047ee:	68fb      	ldr	r3, [r7, #12]
 80047f0:	681b      	ldr	r3, [r3, #0]
 80047f2:	681a      	ldr	r2, [r3, #0]
 80047f4:	68fb      	ldr	r3, [r7, #12]
 80047f6:	681b      	ldr	r3, [r3, #0]
 80047f8:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80047fc:	601a      	str	r2, [r3, #0]
 80047fe:	68fb      	ldr	r3, [r7, #12]
 8004800:	681b      	ldr	r3, [r3, #0]
 8004802:	681a      	ldr	r2, [r3, #0]
 8004804:	68fb      	ldr	r3, [r7, #12]
 8004806:	681b      	ldr	r3, [r3, #0]
 8004808:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800480c:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800480e:	68fb      	ldr	r3, [r7, #12]
 8004810:	2201      	movs	r2, #1
 8004812:	f883 2051 	strb.w	r2, [r3, #81]	; 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8004816:	68fb      	ldr	r3, [r7, #12]
 8004818:	2200      	movs	r2, #0
 800481a:	f883 2050 	strb.w	r2, [r3, #80]	; 0x50

        return HAL_TIMEOUT;
 800481e:	2303      	movs	r3, #3
 8004820:	e017      	b.n	8004852 <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if(count == 0U)
 8004822:	697b      	ldr	r3, [r7, #20]
 8004824:	2b00      	cmp	r3, #0
 8004826:	d101      	bne.n	800482c <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8004828:	2300      	movs	r3, #0
 800482a:	61fb      	str	r3, [r7, #28]
      }
      count--;
 800482c:	697b      	ldr	r3, [r7, #20]
 800482e:	3b01      	subs	r3, #1
 8004830:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8004832:	68fb      	ldr	r3, [r7, #12]
 8004834:	681b      	ldr	r3, [r3, #0]
 8004836:	689a      	ldr	r2, [r3, #8]
 8004838:	68bb      	ldr	r3, [r7, #8]
 800483a:	4013      	ands	r3, r2
 800483c:	68ba      	ldr	r2, [r7, #8]
 800483e:	429a      	cmp	r2, r3
 8004840:	bf0c      	ite	eq
 8004842:	2301      	moveq	r3, #1
 8004844:	2300      	movne	r3, #0
 8004846:	b2db      	uxtb	r3, r3
 8004848:	461a      	mov	r2, r3
 800484a:	79fb      	ldrb	r3, [r7, #7]
 800484c:	429a      	cmp	r2, r3
 800484e:	d19b      	bne.n	8004788 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 8004850:	2300      	movs	r3, #0
}
 8004852:	4618      	mov	r0, r3
 8004854:	3720      	adds	r7, #32
 8004856:	46bd      	mov	sp, r7
 8004858:	bd80      	pop	{r7, pc}
 800485a:	bf00      	nop
 800485c:	20000020 	.word	0x20000020

08004860 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 8004860:	b580      	push	{r7, lr}
 8004862:	b088      	sub	sp, #32
 8004864:	af02      	add	r7, sp, #8
 8004866:	60f8      	str	r0, [r7, #12]
 8004868:	60b9      	str	r1, [r7, #8]
 800486a:	607a      	str	r2, [r7, #4]
  /* Timeout in s */
  __IO uint32_t count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 800486c:	4b1b      	ldr	r3, [pc, #108]	; (80048dc <SPI_EndRxTxTransaction+0x7c>)
 800486e:	681b      	ldr	r3, [r3, #0]
 8004870:	4a1b      	ldr	r2, [pc, #108]	; (80048e0 <SPI_EndRxTxTransaction+0x80>)
 8004872:	fba2 2303 	umull	r2, r3, r2, r3
 8004876:	0d5b      	lsrs	r3, r3, #21
 8004878:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800487c:	fb02 f303 	mul.w	r3, r2, r3
 8004880:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 8004882:	68fb      	ldr	r3, [r7, #12]
 8004884:	685b      	ldr	r3, [r3, #4]
 8004886:	f5b3 7f82 	cmp.w	r3, #260	; 0x104
 800488a:	d112      	bne.n	80048b2 <SPI_EndRxTxTransaction+0x52>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	9300      	str	r3, [sp, #0]
 8004890:	68bb      	ldr	r3, [r7, #8]
 8004892:	2200      	movs	r2, #0
 8004894:	2180      	movs	r1, #128	; 0x80
 8004896:	68f8      	ldr	r0, [r7, #12]
 8004898:	f7ff ff5a 	bl	8004750 <SPI_WaitFlagStateUntilTimeout>
 800489c:	4603      	mov	r3, r0
 800489e:	2b00      	cmp	r3, #0
 80048a0:	d016      	beq.n	80048d0 <SPI_EndRxTxTransaction+0x70>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80048a2:	68fb      	ldr	r3, [r7, #12]
 80048a4:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 80048a6:	f043 0220 	orr.w	r2, r3, #32
 80048aa:	68fb      	ldr	r3, [r7, #12]
 80048ac:	655a      	str	r2, [r3, #84]	; 0x54
      return HAL_TIMEOUT;
 80048ae:	2303      	movs	r3, #3
 80048b0:	e00f      	b.n	80048d2 <SPI_EndRxTxTransaction+0x72>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 80048b2:	697b      	ldr	r3, [r7, #20]
 80048b4:	2b00      	cmp	r3, #0
 80048b6:	d00a      	beq.n	80048ce <SPI_EndRxTxTransaction+0x6e>
      {
        break;
      }
      count--;
 80048b8:	697b      	ldr	r3, [r7, #20]
 80048ba:	3b01      	subs	r3, #1
 80048bc:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 80048be:	68fb      	ldr	r3, [r7, #12]
 80048c0:	681b      	ldr	r3, [r3, #0]
 80048c2:	689b      	ldr	r3, [r3, #8]
 80048c4:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80048c8:	2b80      	cmp	r3, #128	; 0x80
 80048ca:	d0f2      	beq.n	80048b2 <SPI_EndRxTxTransaction+0x52>
 80048cc:	e000      	b.n	80048d0 <SPI_EndRxTxTransaction+0x70>
        break;
 80048ce:	bf00      	nop
  }

  return HAL_OK;
 80048d0:	2300      	movs	r3, #0
}
 80048d2:	4618      	mov	r0, r3
 80048d4:	3718      	adds	r7, #24
 80048d6:	46bd      	mov	sp, r7
 80048d8:	bd80      	pop	{r7, pc}
 80048da:	bf00      	nop
 80048dc:	20000020 	.word	0x20000020
 80048e0:	165e9f81 	.word	0x165e9f81

080048e4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80048e4:	b580      	push	{r7, lr}
 80048e6:	b082      	sub	sp, #8
 80048e8:	af00      	add	r7, sp, #0
 80048ea:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80048ec:	687b      	ldr	r3, [r7, #4]
 80048ee:	2b00      	cmp	r3, #0
 80048f0:	d101      	bne.n	80048f6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80048f2:	2301      	movs	r3, #1
 80048f4:	e041      	b.n	800497a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80048f6:	687b      	ldr	r3, [r7, #4]
 80048f8:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80048fc:	b2db      	uxtb	r3, r3
 80048fe:	2b00      	cmp	r3, #0
 8004900:	d106      	bne.n	8004910 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004902:	687b      	ldr	r3, [r7, #4]
 8004904:	2200      	movs	r2, #0
 8004906:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800490a:	6878      	ldr	r0, [r7, #4]
 800490c:	f7fd fde0 	bl	80024d0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004910:	687b      	ldr	r3, [r7, #4]
 8004912:	2202      	movs	r2, #2
 8004914:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004918:	687b      	ldr	r3, [r7, #4]
 800491a:	681a      	ldr	r2, [r3, #0]
 800491c:	687b      	ldr	r3, [r7, #4]
 800491e:	3304      	adds	r3, #4
 8004920:	4619      	mov	r1, r3
 8004922:	4610      	mov	r0, r2
 8004924:	f000 fab6 	bl	8004e94 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	2201      	movs	r2, #1
 800492c:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004930:	687b      	ldr	r3, [r7, #4]
 8004932:	2201      	movs	r2, #1
 8004934:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8004938:	687b      	ldr	r3, [r7, #4]
 800493a:	2201      	movs	r2, #1
 800493c:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	2201      	movs	r2, #1
 8004944:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	2201      	movs	r2, #1
 800494c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004950:	687b      	ldr	r3, [r7, #4]
 8004952:	2201      	movs	r2, #1
 8004954:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8004958:	687b      	ldr	r3, [r7, #4]
 800495a:	2201      	movs	r2, #1
 800495c:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 8004960:	687b      	ldr	r3, [r7, #4]
 8004962:	2201      	movs	r2, #1
 8004964:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8004968:	687b      	ldr	r3, [r7, #4]
 800496a:	2201      	movs	r2, #1
 800496c:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004970:	687b      	ldr	r3, [r7, #4]
 8004972:	2201      	movs	r2, #1
 8004974:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8004978:	2300      	movs	r3, #0
}
 800497a:	4618      	mov	r0, r3
 800497c:	3708      	adds	r7, #8
 800497e:	46bd      	mov	sp, r7
 8004980:	bd80      	pop	{r7, pc}
	...

08004984 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004984:	b480      	push	{r7}
 8004986:	b085      	sub	sp, #20
 8004988:	af00      	add	r7, sp, #0
 800498a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800498c:	687b      	ldr	r3, [r7, #4]
 800498e:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8004992:	b2db      	uxtb	r3, r3
 8004994:	2b01      	cmp	r3, #1
 8004996:	d001      	beq.n	800499c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8004998:	2301      	movs	r3, #1
 800499a:	e044      	b.n	8004a26 <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800499c:	687b      	ldr	r3, [r7, #4]
 800499e:	2202      	movs	r2, #2
 80049a0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80049a4:	687b      	ldr	r3, [r7, #4]
 80049a6:	681b      	ldr	r3, [r3, #0]
 80049a8:	68da      	ldr	r2, [r3, #12]
 80049aa:	687b      	ldr	r3, [r7, #4]
 80049ac:	681b      	ldr	r3, [r3, #0]
 80049ae:	f042 0201 	orr.w	r2, r2, #1
 80049b2:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	681b      	ldr	r3, [r3, #0]
 80049b8:	4a1e      	ldr	r2, [pc, #120]	; (8004a34 <HAL_TIM_Base_Start_IT+0xb0>)
 80049ba:	4293      	cmp	r3, r2
 80049bc:	d018      	beq.n	80049f0 <HAL_TIM_Base_Start_IT+0x6c>
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	681b      	ldr	r3, [r3, #0]
 80049c2:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80049c6:	d013      	beq.n	80049f0 <HAL_TIM_Base_Start_IT+0x6c>
 80049c8:	687b      	ldr	r3, [r7, #4]
 80049ca:	681b      	ldr	r3, [r3, #0]
 80049cc:	4a1a      	ldr	r2, [pc, #104]	; (8004a38 <HAL_TIM_Base_Start_IT+0xb4>)
 80049ce:	4293      	cmp	r3, r2
 80049d0:	d00e      	beq.n	80049f0 <HAL_TIM_Base_Start_IT+0x6c>
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	681b      	ldr	r3, [r3, #0]
 80049d6:	4a19      	ldr	r2, [pc, #100]	; (8004a3c <HAL_TIM_Base_Start_IT+0xb8>)
 80049d8:	4293      	cmp	r3, r2
 80049da:	d009      	beq.n	80049f0 <HAL_TIM_Base_Start_IT+0x6c>
 80049dc:	687b      	ldr	r3, [r7, #4]
 80049de:	681b      	ldr	r3, [r3, #0]
 80049e0:	4a17      	ldr	r2, [pc, #92]	; (8004a40 <HAL_TIM_Base_Start_IT+0xbc>)
 80049e2:	4293      	cmp	r3, r2
 80049e4:	d004      	beq.n	80049f0 <HAL_TIM_Base_Start_IT+0x6c>
 80049e6:	687b      	ldr	r3, [r7, #4]
 80049e8:	681b      	ldr	r3, [r3, #0]
 80049ea:	4a16      	ldr	r2, [pc, #88]	; (8004a44 <HAL_TIM_Base_Start_IT+0xc0>)
 80049ec:	4293      	cmp	r3, r2
 80049ee:	d111      	bne.n	8004a14 <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	681b      	ldr	r3, [r3, #0]
 80049f4:	689b      	ldr	r3, [r3, #8]
 80049f6:	f003 0307 	and.w	r3, r3, #7
 80049fa:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80049fc:	68fb      	ldr	r3, [r7, #12]
 80049fe:	2b06      	cmp	r3, #6
 8004a00:	d010      	beq.n	8004a24 <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 8004a02:	687b      	ldr	r3, [r7, #4]
 8004a04:	681b      	ldr	r3, [r3, #0]
 8004a06:	681a      	ldr	r2, [r3, #0]
 8004a08:	687b      	ldr	r3, [r7, #4]
 8004a0a:	681b      	ldr	r3, [r3, #0]
 8004a0c:	f042 0201 	orr.w	r2, r2, #1
 8004a10:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004a12:	e007      	b.n	8004a24 <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	681b      	ldr	r3, [r3, #0]
 8004a18:	681a      	ldr	r2, [r3, #0]
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	681b      	ldr	r3, [r3, #0]
 8004a1e:	f042 0201 	orr.w	r2, r2, #1
 8004a22:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004a24:	2300      	movs	r3, #0
}
 8004a26:	4618      	mov	r0, r3
 8004a28:	3714      	adds	r7, #20
 8004a2a:	46bd      	mov	sp, r7
 8004a2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004a30:	4770      	bx	lr
 8004a32:	bf00      	nop
 8004a34:	40010000 	.word	0x40010000
 8004a38:	40000400 	.word	0x40000400
 8004a3c:	40000800 	.word	0x40000800
 8004a40:	40000c00 	.word	0x40000c00
 8004a44:	40014000 	.word	0x40014000

08004a48 <HAL_TIM_Base_Stop_IT>:
  * @brief  Stops the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop_IT(TIM_HandleTypeDef *htim)
{
 8004a48:	b480      	push	{r7}
 8004a4a:	b083      	sub	sp, #12
 8004a4c:	af00      	add	r7, sp, #0
 8004a4e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the TIM Update interrupt */
  __HAL_TIM_DISABLE_IT(htim, TIM_IT_UPDATE);
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	681b      	ldr	r3, [r3, #0]
 8004a54:	68da      	ldr	r2, [r3, #12]
 8004a56:	687b      	ldr	r3, [r7, #4]
 8004a58:	681b      	ldr	r3, [r3, #0]
 8004a5a:	f022 0201 	bic.w	r2, r2, #1
 8004a5e:	60da      	str	r2, [r3, #12]

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8004a60:	687b      	ldr	r3, [r7, #4]
 8004a62:	681b      	ldr	r3, [r3, #0]
 8004a64:	6a1a      	ldr	r2, [r3, #32]
 8004a66:	f241 1311 	movw	r3, #4369	; 0x1111
 8004a6a:	4013      	ands	r3, r2
 8004a6c:	2b00      	cmp	r3, #0
 8004a6e:	d10f      	bne.n	8004a90 <HAL_TIM_Base_Stop_IT+0x48>
 8004a70:	687b      	ldr	r3, [r7, #4]
 8004a72:	681b      	ldr	r3, [r3, #0]
 8004a74:	6a1a      	ldr	r2, [r3, #32]
 8004a76:	f240 4344 	movw	r3, #1092	; 0x444
 8004a7a:	4013      	ands	r3, r2
 8004a7c:	2b00      	cmp	r3, #0
 8004a7e:	d107      	bne.n	8004a90 <HAL_TIM_Base_Stop_IT+0x48>
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	681b      	ldr	r3, [r3, #0]
 8004a84:	681a      	ldr	r2, [r3, #0]
 8004a86:	687b      	ldr	r3, [r7, #4]
 8004a88:	681b      	ldr	r3, [r3, #0]
 8004a8a:	f022 0201 	bic.w	r2, r2, #1
 8004a8e:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 8004a90:	687b      	ldr	r3, [r7, #4]
 8004a92:	2201      	movs	r2, #1
 8004a94:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Return function status */
  return HAL_OK;
 8004a98:	2300      	movs	r3, #0
}
 8004a9a:	4618      	mov	r0, r3
 8004a9c:	370c      	adds	r7, #12
 8004a9e:	46bd      	mov	sp, r7
 8004aa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004aa4:	4770      	bx	lr

08004aa6 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004aa6:	b580      	push	{r7, lr}
 8004aa8:	b082      	sub	sp, #8
 8004aaa:	af00      	add	r7, sp, #0
 8004aac:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8004aae:	687b      	ldr	r3, [r7, #4]
 8004ab0:	681b      	ldr	r3, [r3, #0]
 8004ab2:	691b      	ldr	r3, [r3, #16]
 8004ab4:	f003 0302 	and.w	r3, r3, #2
 8004ab8:	2b02      	cmp	r3, #2
 8004aba:	d122      	bne.n	8004b02 <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8004abc:	687b      	ldr	r3, [r7, #4]
 8004abe:	681b      	ldr	r3, [r3, #0]
 8004ac0:	68db      	ldr	r3, [r3, #12]
 8004ac2:	f003 0302 	and.w	r3, r3, #2
 8004ac6:	2b02      	cmp	r3, #2
 8004ac8:	d11b      	bne.n	8004b02 <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8004aca:	687b      	ldr	r3, [r7, #4]
 8004acc:	681b      	ldr	r3, [r3, #0]
 8004ace:	f06f 0202 	mvn.w	r2, #2
 8004ad2:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004ad4:	687b      	ldr	r3, [r7, #4]
 8004ad6:	2201      	movs	r2, #1
 8004ad8:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004ada:	687b      	ldr	r3, [r7, #4]
 8004adc:	681b      	ldr	r3, [r3, #0]
 8004ade:	699b      	ldr	r3, [r3, #24]
 8004ae0:	f003 0303 	and.w	r3, r3, #3
 8004ae4:	2b00      	cmp	r3, #0
 8004ae6:	d003      	beq.n	8004af0 <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004ae8:	6878      	ldr	r0, [r7, #4]
 8004aea:	f000 f9b5 	bl	8004e58 <HAL_TIM_IC_CaptureCallback>
 8004aee:	e005      	b.n	8004afc <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8004af0:	6878      	ldr	r0, [r7, #4]
 8004af2:	f000 f9a7 	bl	8004e44 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004af6:	6878      	ldr	r0, [r7, #4]
 8004af8:	f000 f9b8 	bl	8004e6c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004afc:	687b      	ldr	r3, [r7, #4]
 8004afe:	2200      	movs	r2, #0
 8004b00:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8004b02:	687b      	ldr	r3, [r7, #4]
 8004b04:	681b      	ldr	r3, [r3, #0]
 8004b06:	691b      	ldr	r3, [r3, #16]
 8004b08:	f003 0304 	and.w	r3, r3, #4
 8004b0c:	2b04      	cmp	r3, #4
 8004b0e:	d122      	bne.n	8004b56 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8004b10:	687b      	ldr	r3, [r7, #4]
 8004b12:	681b      	ldr	r3, [r3, #0]
 8004b14:	68db      	ldr	r3, [r3, #12]
 8004b16:	f003 0304 	and.w	r3, r3, #4
 8004b1a:	2b04      	cmp	r3, #4
 8004b1c:	d11b      	bne.n	8004b56 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8004b1e:	687b      	ldr	r3, [r7, #4]
 8004b20:	681b      	ldr	r3, [r3, #0]
 8004b22:	f06f 0204 	mvn.w	r2, #4
 8004b26:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	2202      	movs	r2, #2
 8004b2c:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8004b2e:	687b      	ldr	r3, [r7, #4]
 8004b30:	681b      	ldr	r3, [r3, #0]
 8004b32:	699b      	ldr	r3, [r3, #24]
 8004b34:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004b38:	2b00      	cmp	r3, #0
 8004b3a:	d003      	beq.n	8004b44 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004b3c:	6878      	ldr	r0, [r7, #4]
 8004b3e:	f000 f98b 	bl	8004e58 <HAL_TIM_IC_CaptureCallback>
 8004b42:	e005      	b.n	8004b50 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004b44:	6878      	ldr	r0, [r7, #4]
 8004b46:	f000 f97d 	bl	8004e44 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004b4a:	6878      	ldr	r0, [r7, #4]
 8004b4c:	f000 f98e 	bl	8004e6c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004b50:	687b      	ldr	r3, [r7, #4]
 8004b52:	2200      	movs	r2, #0
 8004b54:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8004b56:	687b      	ldr	r3, [r7, #4]
 8004b58:	681b      	ldr	r3, [r3, #0]
 8004b5a:	691b      	ldr	r3, [r3, #16]
 8004b5c:	f003 0308 	and.w	r3, r3, #8
 8004b60:	2b08      	cmp	r3, #8
 8004b62:	d122      	bne.n	8004baa <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	681b      	ldr	r3, [r3, #0]
 8004b68:	68db      	ldr	r3, [r3, #12]
 8004b6a:	f003 0308 	and.w	r3, r3, #8
 8004b6e:	2b08      	cmp	r3, #8
 8004b70:	d11b      	bne.n	8004baa <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8004b72:	687b      	ldr	r3, [r7, #4]
 8004b74:	681b      	ldr	r3, [r3, #0]
 8004b76:	f06f 0208 	mvn.w	r2, #8
 8004b7a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	2204      	movs	r2, #4
 8004b80:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004b82:	687b      	ldr	r3, [r7, #4]
 8004b84:	681b      	ldr	r3, [r3, #0]
 8004b86:	69db      	ldr	r3, [r3, #28]
 8004b88:	f003 0303 	and.w	r3, r3, #3
 8004b8c:	2b00      	cmp	r3, #0
 8004b8e:	d003      	beq.n	8004b98 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004b90:	6878      	ldr	r0, [r7, #4]
 8004b92:	f000 f961 	bl	8004e58 <HAL_TIM_IC_CaptureCallback>
 8004b96:	e005      	b.n	8004ba4 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004b98:	6878      	ldr	r0, [r7, #4]
 8004b9a:	f000 f953 	bl	8004e44 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004b9e:	6878      	ldr	r0, [r7, #4]
 8004ba0:	f000 f964 	bl	8004e6c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	2200      	movs	r2, #0
 8004ba8:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8004baa:	687b      	ldr	r3, [r7, #4]
 8004bac:	681b      	ldr	r3, [r3, #0]
 8004bae:	691b      	ldr	r3, [r3, #16]
 8004bb0:	f003 0310 	and.w	r3, r3, #16
 8004bb4:	2b10      	cmp	r3, #16
 8004bb6:	d122      	bne.n	8004bfe <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	681b      	ldr	r3, [r3, #0]
 8004bbc:	68db      	ldr	r3, [r3, #12]
 8004bbe:	f003 0310 	and.w	r3, r3, #16
 8004bc2:	2b10      	cmp	r3, #16
 8004bc4:	d11b      	bne.n	8004bfe <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8004bc6:	687b      	ldr	r3, [r7, #4]
 8004bc8:	681b      	ldr	r3, [r3, #0]
 8004bca:	f06f 0210 	mvn.w	r2, #16
 8004bce:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004bd0:	687b      	ldr	r3, [r7, #4]
 8004bd2:	2208      	movs	r2, #8
 8004bd4:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	681b      	ldr	r3, [r3, #0]
 8004bda:	69db      	ldr	r3, [r3, #28]
 8004bdc:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004be0:	2b00      	cmp	r3, #0
 8004be2:	d003      	beq.n	8004bec <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8004be4:	6878      	ldr	r0, [r7, #4]
 8004be6:	f000 f937 	bl	8004e58 <HAL_TIM_IC_CaptureCallback>
 8004bea:	e005      	b.n	8004bf8 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004bec:	6878      	ldr	r0, [r7, #4]
 8004bee:	f000 f929 	bl	8004e44 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004bf2:	6878      	ldr	r0, [r7, #4]
 8004bf4:	f000 f93a 	bl	8004e6c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004bf8:	687b      	ldr	r3, [r7, #4]
 8004bfa:	2200      	movs	r2, #0
 8004bfc:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8004bfe:	687b      	ldr	r3, [r7, #4]
 8004c00:	681b      	ldr	r3, [r3, #0]
 8004c02:	691b      	ldr	r3, [r3, #16]
 8004c04:	f003 0301 	and.w	r3, r3, #1
 8004c08:	2b01      	cmp	r3, #1
 8004c0a:	d10e      	bne.n	8004c2a <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8004c0c:	687b      	ldr	r3, [r7, #4]
 8004c0e:	681b      	ldr	r3, [r3, #0]
 8004c10:	68db      	ldr	r3, [r3, #12]
 8004c12:	f003 0301 	and.w	r3, r3, #1
 8004c16:	2b01      	cmp	r3, #1
 8004c18:	d107      	bne.n	8004c2a <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8004c1a:	687b      	ldr	r3, [r7, #4]
 8004c1c:	681b      	ldr	r3, [r3, #0]
 8004c1e:	f06f 0201 	mvn.w	r2, #1
 8004c22:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8004c24:	6878      	ldr	r0, [r7, #4]
 8004c26:	f7fd fa5f 	bl	80020e8 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8004c2a:	687b      	ldr	r3, [r7, #4]
 8004c2c:	681b      	ldr	r3, [r3, #0]
 8004c2e:	691b      	ldr	r3, [r3, #16]
 8004c30:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004c34:	2b80      	cmp	r3, #128	; 0x80
 8004c36:	d10e      	bne.n	8004c56 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	681b      	ldr	r3, [r3, #0]
 8004c3c:	68db      	ldr	r3, [r3, #12]
 8004c3e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004c42:	2b80      	cmp	r3, #128	; 0x80
 8004c44:	d107      	bne.n	8004c56 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8004c46:	687b      	ldr	r3, [r7, #4]
 8004c48:	681b      	ldr	r3, [r3, #0]
 8004c4a:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8004c4e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8004c50:	6878      	ldr	r0, [r7, #4]
 8004c52:	f000 fab1 	bl	80051b8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8004c56:	687b      	ldr	r3, [r7, #4]
 8004c58:	681b      	ldr	r3, [r3, #0]
 8004c5a:	691b      	ldr	r3, [r3, #16]
 8004c5c:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004c60:	2b40      	cmp	r3, #64	; 0x40
 8004c62:	d10e      	bne.n	8004c82 <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8004c64:	687b      	ldr	r3, [r7, #4]
 8004c66:	681b      	ldr	r3, [r3, #0]
 8004c68:	68db      	ldr	r3, [r3, #12]
 8004c6a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004c6e:	2b40      	cmp	r3, #64	; 0x40
 8004c70:	d107      	bne.n	8004c82 <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8004c72:	687b      	ldr	r3, [r7, #4]
 8004c74:	681b      	ldr	r3, [r3, #0]
 8004c76:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8004c7a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8004c7c:	6878      	ldr	r0, [r7, #4]
 8004c7e:	f000 f8ff 	bl	8004e80 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8004c82:	687b      	ldr	r3, [r7, #4]
 8004c84:	681b      	ldr	r3, [r3, #0]
 8004c86:	691b      	ldr	r3, [r3, #16]
 8004c88:	f003 0320 	and.w	r3, r3, #32
 8004c8c:	2b20      	cmp	r3, #32
 8004c8e:	d10e      	bne.n	8004cae <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8004c90:	687b      	ldr	r3, [r7, #4]
 8004c92:	681b      	ldr	r3, [r3, #0]
 8004c94:	68db      	ldr	r3, [r3, #12]
 8004c96:	f003 0320 	and.w	r3, r3, #32
 8004c9a:	2b20      	cmp	r3, #32
 8004c9c:	d107      	bne.n	8004cae <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8004c9e:	687b      	ldr	r3, [r7, #4]
 8004ca0:	681b      	ldr	r3, [r3, #0]
 8004ca2:	f06f 0220 	mvn.w	r2, #32
 8004ca6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8004ca8:	6878      	ldr	r0, [r7, #4]
 8004caa:	f000 fa7b 	bl	80051a4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004cae:	bf00      	nop
 8004cb0:	3708      	adds	r7, #8
 8004cb2:	46bd      	mov	sp, r7
 8004cb4:	bd80      	pop	{r7, pc}

08004cb6 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8004cb6:	b580      	push	{r7, lr}
 8004cb8:	b084      	sub	sp, #16
 8004cba:	af00      	add	r7, sp, #0
 8004cbc:	6078      	str	r0, [r7, #4]
 8004cbe:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004cc0:	2300      	movs	r3, #0
 8004cc2:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8004cca:	2b01      	cmp	r3, #1
 8004ccc:	d101      	bne.n	8004cd2 <HAL_TIM_ConfigClockSource+0x1c>
 8004cce:	2302      	movs	r3, #2
 8004cd0:	e0b4      	b.n	8004e3c <HAL_TIM_ConfigClockSource+0x186>
 8004cd2:	687b      	ldr	r3, [r7, #4]
 8004cd4:	2201      	movs	r2, #1
 8004cd6:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	2202      	movs	r2, #2
 8004cde:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004ce2:	687b      	ldr	r3, [r7, #4]
 8004ce4:	681b      	ldr	r3, [r3, #0]
 8004ce6:	689b      	ldr	r3, [r3, #8]
 8004ce8:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004cea:	68bb      	ldr	r3, [r7, #8]
 8004cec:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8004cf0:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004cf2:	68bb      	ldr	r3, [r7, #8]
 8004cf4:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8004cf8:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	681b      	ldr	r3, [r3, #0]
 8004cfe:	68ba      	ldr	r2, [r7, #8]
 8004d00:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004d02:	683b      	ldr	r3, [r7, #0]
 8004d04:	681b      	ldr	r3, [r3, #0]
 8004d06:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004d0a:	d03e      	beq.n	8004d8a <HAL_TIM_ConfigClockSource+0xd4>
 8004d0c:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8004d10:	f200 8087 	bhi.w	8004e22 <HAL_TIM_ConfigClockSource+0x16c>
 8004d14:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004d18:	f000 8086 	beq.w	8004e28 <HAL_TIM_ConfigClockSource+0x172>
 8004d1c:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004d20:	d87f      	bhi.n	8004e22 <HAL_TIM_ConfigClockSource+0x16c>
 8004d22:	2b70      	cmp	r3, #112	; 0x70
 8004d24:	d01a      	beq.n	8004d5c <HAL_TIM_ConfigClockSource+0xa6>
 8004d26:	2b70      	cmp	r3, #112	; 0x70
 8004d28:	d87b      	bhi.n	8004e22 <HAL_TIM_ConfigClockSource+0x16c>
 8004d2a:	2b60      	cmp	r3, #96	; 0x60
 8004d2c:	d050      	beq.n	8004dd0 <HAL_TIM_ConfigClockSource+0x11a>
 8004d2e:	2b60      	cmp	r3, #96	; 0x60
 8004d30:	d877      	bhi.n	8004e22 <HAL_TIM_ConfigClockSource+0x16c>
 8004d32:	2b50      	cmp	r3, #80	; 0x50
 8004d34:	d03c      	beq.n	8004db0 <HAL_TIM_ConfigClockSource+0xfa>
 8004d36:	2b50      	cmp	r3, #80	; 0x50
 8004d38:	d873      	bhi.n	8004e22 <HAL_TIM_ConfigClockSource+0x16c>
 8004d3a:	2b40      	cmp	r3, #64	; 0x40
 8004d3c:	d058      	beq.n	8004df0 <HAL_TIM_ConfigClockSource+0x13a>
 8004d3e:	2b40      	cmp	r3, #64	; 0x40
 8004d40:	d86f      	bhi.n	8004e22 <HAL_TIM_ConfigClockSource+0x16c>
 8004d42:	2b30      	cmp	r3, #48	; 0x30
 8004d44:	d064      	beq.n	8004e10 <HAL_TIM_ConfigClockSource+0x15a>
 8004d46:	2b30      	cmp	r3, #48	; 0x30
 8004d48:	d86b      	bhi.n	8004e22 <HAL_TIM_ConfigClockSource+0x16c>
 8004d4a:	2b20      	cmp	r3, #32
 8004d4c:	d060      	beq.n	8004e10 <HAL_TIM_ConfigClockSource+0x15a>
 8004d4e:	2b20      	cmp	r3, #32
 8004d50:	d867      	bhi.n	8004e22 <HAL_TIM_ConfigClockSource+0x16c>
 8004d52:	2b00      	cmp	r3, #0
 8004d54:	d05c      	beq.n	8004e10 <HAL_TIM_ConfigClockSource+0x15a>
 8004d56:	2b10      	cmp	r3, #16
 8004d58:	d05a      	beq.n	8004e10 <HAL_TIM_ConfigClockSource+0x15a>
 8004d5a:	e062      	b.n	8004e22 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004d5c:	687b      	ldr	r3, [r7, #4]
 8004d5e:	6818      	ldr	r0, [r3, #0]
 8004d60:	683b      	ldr	r3, [r7, #0]
 8004d62:	6899      	ldr	r1, [r3, #8]
 8004d64:	683b      	ldr	r3, [r7, #0]
 8004d66:	685a      	ldr	r2, [r3, #4]
 8004d68:	683b      	ldr	r3, [r7, #0]
 8004d6a:	68db      	ldr	r3, [r3, #12]
 8004d6c:	f000 f98c 	bl	8005088 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8004d70:	687b      	ldr	r3, [r7, #4]
 8004d72:	681b      	ldr	r3, [r3, #0]
 8004d74:	689b      	ldr	r3, [r3, #8]
 8004d76:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8004d78:	68bb      	ldr	r3, [r7, #8]
 8004d7a:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8004d7e:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8004d80:	687b      	ldr	r3, [r7, #4]
 8004d82:	681b      	ldr	r3, [r3, #0]
 8004d84:	68ba      	ldr	r2, [r7, #8]
 8004d86:	609a      	str	r2, [r3, #8]
      break;
 8004d88:	e04f      	b.n	8004e2a <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8004d8a:	687b      	ldr	r3, [r7, #4]
 8004d8c:	6818      	ldr	r0, [r3, #0]
 8004d8e:	683b      	ldr	r3, [r7, #0]
 8004d90:	6899      	ldr	r1, [r3, #8]
 8004d92:	683b      	ldr	r3, [r7, #0]
 8004d94:	685a      	ldr	r2, [r3, #4]
 8004d96:	683b      	ldr	r3, [r7, #0]
 8004d98:	68db      	ldr	r3, [r3, #12]
 8004d9a:	f000 f975 	bl	8005088 <TIM_ETR_SetConfig>
                        sClockSourceConfig->ClockPrescaler,
                        sClockSourceConfig->ClockPolarity,
                        sClockSourceConfig->ClockFilter);
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004d9e:	687b      	ldr	r3, [r7, #4]
 8004da0:	681b      	ldr	r3, [r3, #0]
 8004da2:	689a      	ldr	r2, [r3, #8]
 8004da4:	687b      	ldr	r3, [r7, #4]
 8004da6:	681b      	ldr	r3, [r3, #0]
 8004da8:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004dac:	609a      	str	r2, [r3, #8]
      break;
 8004dae:	e03c      	b.n	8004e2a <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004db0:	687b      	ldr	r3, [r7, #4]
 8004db2:	6818      	ldr	r0, [r3, #0]
 8004db4:	683b      	ldr	r3, [r7, #0]
 8004db6:	6859      	ldr	r1, [r3, #4]
 8004db8:	683b      	ldr	r3, [r7, #0]
 8004dba:	68db      	ldr	r3, [r3, #12]
 8004dbc:	461a      	mov	r2, r3
 8004dbe:	f000 f8e9 	bl	8004f94 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004dc2:	687b      	ldr	r3, [r7, #4]
 8004dc4:	681b      	ldr	r3, [r3, #0]
 8004dc6:	2150      	movs	r1, #80	; 0x50
 8004dc8:	4618      	mov	r0, r3
 8004dca:	f000 f942 	bl	8005052 <TIM_ITRx_SetConfig>
      break;
 8004dce:	e02c      	b.n	8004e2a <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8004dd0:	687b      	ldr	r3, [r7, #4]
 8004dd2:	6818      	ldr	r0, [r3, #0]
 8004dd4:	683b      	ldr	r3, [r7, #0]
 8004dd6:	6859      	ldr	r1, [r3, #4]
 8004dd8:	683b      	ldr	r3, [r7, #0]
 8004dda:	68db      	ldr	r3, [r3, #12]
 8004ddc:	461a      	mov	r2, r3
 8004dde:	f000 f908 	bl	8004ff2 <TIM_TI2_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004de2:	687b      	ldr	r3, [r7, #4]
 8004de4:	681b      	ldr	r3, [r3, #0]
 8004de6:	2160      	movs	r1, #96	; 0x60
 8004de8:	4618      	mov	r0, r3
 8004dea:	f000 f932 	bl	8005052 <TIM_ITRx_SetConfig>
      break;
 8004dee:	e01c      	b.n	8004e2a <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	6818      	ldr	r0, [r3, #0]
 8004df4:	683b      	ldr	r3, [r7, #0]
 8004df6:	6859      	ldr	r1, [r3, #4]
 8004df8:	683b      	ldr	r3, [r7, #0]
 8004dfa:	68db      	ldr	r3, [r3, #12]
 8004dfc:	461a      	mov	r2, r3
 8004dfe:	f000 f8c9 	bl	8004f94 <TIM_TI1_ConfigInputStage>
                               sClockSourceConfig->ClockPolarity,
                               sClockSourceConfig->ClockFilter);
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004e02:	687b      	ldr	r3, [r7, #4]
 8004e04:	681b      	ldr	r3, [r3, #0]
 8004e06:	2140      	movs	r1, #64	; 0x40
 8004e08:	4618      	mov	r0, r3
 8004e0a:	f000 f922 	bl	8005052 <TIM_ITRx_SetConfig>
      break;
 8004e0e:	e00c      	b.n	8004e2a <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004e10:	687b      	ldr	r3, [r7, #4]
 8004e12:	681a      	ldr	r2, [r3, #0]
 8004e14:	683b      	ldr	r3, [r7, #0]
 8004e16:	681b      	ldr	r3, [r3, #0]
 8004e18:	4619      	mov	r1, r3
 8004e1a:	4610      	mov	r0, r2
 8004e1c:	f000 f919 	bl	8005052 <TIM_ITRx_SetConfig>
      break;
 8004e20:	e003      	b.n	8004e2a <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8004e22:	2301      	movs	r3, #1
 8004e24:	73fb      	strb	r3, [r7, #15]
      break;
 8004e26:	e000      	b.n	8004e2a <HAL_TIM_ConfigClockSource+0x174>
      break;
 8004e28:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004e2a:	687b      	ldr	r3, [r7, #4]
 8004e2c:	2201      	movs	r2, #1
 8004e2e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8004e32:	687b      	ldr	r3, [r7, #4]
 8004e34:	2200      	movs	r2, #0
 8004e36:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8004e3a:	7bfb      	ldrb	r3, [r7, #15]
}
 8004e3c:	4618      	mov	r0, r3
 8004e3e:	3710      	adds	r7, #16
 8004e40:	46bd      	mov	sp, r7
 8004e42:	bd80      	pop	{r7, pc}

08004e44 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8004e44:	b480      	push	{r7}
 8004e46:	b083      	sub	sp, #12
 8004e48:	af00      	add	r7, sp, #0
 8004e4a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8004e4c:	bf00      	nop
 8004e4e:	370c      	adds	r7, #12
 8004e50:	46bd      	mov	sp, r7
 8004e52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e56:	4770      	bx	lr

08004e58 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8004e58:	b480      	push	{r7}
 8004e5a:	b083      	sub	sp, #12
 8004e5c:	af00      	add	r7, sp, #0
 8004e5e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8004e60:	bf00      	nop
 8004e62:	370c      	adds	r7, #12
 8004e64:	46bd      	mov	sp, r7
 8004e66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e6a:	4770      	bx	lr

08004e6c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8004e6c:	b480      	push	{r7}
 8004e6e:	b083      	sub	sp, #12
 8004e70:	af00      	add	r7, sp, #0
 8004e72:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8004e74:	bf00      	nop
 8004e76:	370c      	adds	r7, #12
 8004e78:	46bd      	mov	sp, r7
 8004e7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e7e:	4770      	bx	lr

08004e80 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8004e80:	b480      	push	{r7}
 8004e82:	b083      	sub	sp, #12
 8004e84:	af00      	add	r7, sp, #0
 8004e86:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8004e88:	bf00      	nop
 8004e8a:	370c      	adds	r7, #12
 8004e8c:	46bd      	mov	sp, r7
 8004e8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e92:	4770      	bx	lr

08004e94 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8004e94:	b480      	push	{r7}
 8004e96:	b085      	sub	sp, #20
 8004e98:	af00      	add	r7, sp, #0
 8004e9a:	6078      	str	r0, [r7, #4]
 8004e9c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8004e9e:	687b      	ldr	r3, [r7, #4]
 8004ea0:	681b      	ldr	r3, [r3, #0]
 8004ea2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004ea4:	687b      	ldr	r3, [r7, #4]
 8004ea6:	4a34      	ldr	r2, [pc, #208]	; (8004f78 <TIM_Base_SetConfig+0xe4>)
 8004ea8:	4293      	cmp	r3, r2
 8004eaa:	d00f      	beq.n	8004ecc <TIM_Base_SetConfig+0x38>
 8004eac:	687b      	ldr	r3, [r7, #4]
 8004eae:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004eb2:	d00b      	beq.n	8004ecc <TIM_Base_SetConfig+0x38>
 8004eb4:	687b      	ldr	r3, [r7, #4]
 8004eb6:	4a31      	ldr	r2, [pc, #196]	; (8004f7c <TIM_Base_SetConfig+0xe8>)
 8004eb8:	4293      	cmp	r3, r2
 8004eba:	d007      	beq.n	8004ecc <TIM_Base_SetConfig+0x38>
 8004ebc:	687b      	ldr	r3, [r7, #4]
 8004ebe:	4a30      	ldr	r2, [pc, #192]	; (8004f80 <TIM_Base_SetConfig+0xec>)
 8004ec0:	4293      	cmp	r3, r2
 8004ec2:	d003      	beq.n	8004ecc <TIM_Base_SetConfig+0x38>
 8004ec4:	687b      	ldr	r3, [r7, #4]
 8004ec6:	4a2f      	ldr	r2, [pc, #188]	; (8004f84 <TIM_Base_SetConfig+0xf0>)
 8004ec8:	4293      	cmp	r3, r2
 8004eca:	d108      	bne.n	8004ede <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004ecc:	68fb      	ldr	r3, [r7, #12]
 8004ece:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004ed2:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004ed4:	683b      	ldr	r3, [r7, #0]
 8004ed6:	685b      	ldr	r3, [r3, #4]
 8004ed8:	68fa      	ldr	r2, [r7, #12]
 8004eda:	4313      	orrs	r3, r2
 8004edc:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004ede:	687b      	ldr	r3, [r7, #4]
 8004ee0:	4a25      	ldr	r2, [pc, #148]	; (8004f78 <TIM_Base_SetConfig+0xe4>)
 8004ee2:	4293      	cmp	r3, r2
 8004ee4:	d01b      	beq.n	8004f1e <TIM_Base_SetConfig+0x8a>
 8004ee6:	687b      	ldr	r3, [r7, #4]
 8004ee8:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004eec:	d017      	beq.n	8004f1e <TIM_Base_SetConfig+0x8a>
 8004eee:	687b      	ldr	r3, [r7, #4]
 8004ef0:	4a22      	ldr	r2, [pc, #136]	; (8004f7c <TIM_Base_SetConfig+0xe8>)
 8004ef2:	4293      	cmp	r3, r2
 8004ef4:	d013      	beq.n	8004f1e <TIM_Base_SetConfig+0x8a>
 8004ef6:	687b      	ldr	r3, [r7, #4]
 8004ef8:	4a21      	ldr	r2, [pc, #132]	; (8004f80 <TIM_Base_SetConfig+0xec>)
 8004efa:	4293      	cmp	r3, r2
 8004efc:	d00f      	beq.n	8004f1e <TIM_Base_SetConfig+0x8a>
 8004efe:	687b      	ldr	r3, [r7, #4]
 8004f00:	4a20      	ldr	r2, [pc, #128]	; (8004f84 <TIM_Base_SetConfig+0xf0>)
 8004f02:	4293      	cmp	r3, r2
 8004f04:	d00b      	beq.n	8004f1e <TIM_Base_SetConfig+0x8a>
 8004f06:	687b      	ldr	r3, [r7, #4]
 8004f08:	4a1f      	ldr	r2, [pc, #124]	; (8004f88 <TIM_Base_SetConfig+0xf4>)
 8004f0a:	4293      	cmp	r3, r2
 8004f0c:	d007      	beq.n	8004f1e <TIM_Base_SetConfig+0x8a>
 8004f0e:	687b      	ldr	r3, [r7, #4]
 8004f10:	4a1e      	ldr	r2, [pc, #120]	; (8004f8c <TIM_Base_SetConfig+0xf8>)
 8004f12:	4293      	cmp	r3, r2
 8004f14:	d003      	beq.n	8004f1e <TIM_Base_SetConfig+0x8a>
 8004f16:	687b      	ldr	r3, [r7, #4]
 8004f18:	4a1d      	ldr	r2, [pc, #116]	; (8004f90 <TIM_Base_SetConfig+0xfc>)
 8004f1a:	4293      	cmp	r3, r2
 8004f1c:	d108      	bne.n	8004f30 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004f1e:	68fb      	ldr	r3, [r7, #12]
 8004f20:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004f24:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004f26:	683b      	ldr	r3, [r7, #0]
 8004f28:	68db      	ldr	r3, [r3, #12]
 8004f2a:	68fa      	ldr	r2, [r7, #12]
 8004f2c:	4313      	orrs	r3, r2
 8004f2e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004f30:	68fb      	ldr	r3, [r7, #12]
 8004f32:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8004f36:	683b      	ldr	r3, [r7, #0]
 8004f38:	695b      	ldr	r3, [r3, #20]
 8004f3a:	4313      	orrs	r3, r2
 8004f3c:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004f3e:	687b      	ldr	r3, [r7, #4]
 8004f40:	68fa      	ldr	r2, [r7, #12]
 8004f42:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004f44:	683b      	ldr	r3, [r7, #0]
 8004f46:	689a      	ldr	r2, [r3, #8]
 8004f48:	687b      	ldr	r3, [r7, #4]
 8004f4a:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004f4c:	683b      	ldr	r3, [r7, #0]
 8004f4e:	681a      	ldr	r2, [r3, #0]
 8004f50:	687b      	ldr	r3, [r7, #4]
 8004f52:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004f54:	687b      	ldr	r3, [r7, #4]
 8004f56:	4a08      	ldr	r2, [pc, #32]	; (8004f78 <TIM_Base_SetConfig+0xe4>)
 8004f58:	4293      	cmp	r3, r2
 8004f5a:	d103      	bne.n	8004f64 <TIM_Base_SetConfig+0xd0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004f5c:	683b      	ldr	r3, [r7, #0]
 8004f5e:	691a      	ldr	r2, [r3, #16]
 8004f60:	687b      	ldr	r3, [r7, #4]
 8004f62:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004f64:	687b      	ldr	r3, [r7, #4]
 8004f66:	2201      	movs	r2, #1
 8004f68:	615a      	str	r2, [r3, #20]
}
 8004f6a:	bf00      	nop
 8004f6c:	3714      	adds	r7, #20
 8004f6e:	46bd      	mov	sp, r7
 8004f70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f74:	4770      	bx	lr
 8004f76:	bf00      	nop
 8004f78:	40010000 	.word	0x40010000
 8004f7c:	40000400 	.word	0x40000400
 8004f80:	40000800 	.word	0x40000800
 8004f84:	40000c00 	.word	0x40000c00
 8004f88:	40014000 	.word	0x40014000
 8004f8c:	40014400 	.word	0x40014400
 8004f90:	40014800 	.word	0x40014800

08004f94 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004f94:	b480      	push	{r7}
 8004f96:	b087      	sub	sp, #28
 8004f98:	af00      	add	r7, sp, #0
 8004f9a:	60f8      	str	r0, [r7, #12]
 8004f9c:	60b9      	str	r1, [r7, #8]
 8004f9e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004fa0:	68fb      	ldr	r3, [r7, #12]
 8004fa2:	6a1b      	ldr	r3, [r3, #32]
 8004fa4:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004fa6:	68fb      	ldr	r3, [r7, #12]
 8004fa8:	6a1b      	ldr	r3, [r3, #32]
 8004faa:	f023 0201 	bic.w	r2, r3, #1
 8004fae:	68fb      	ldr	r3, [r7, #12]
 8004fb0:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004fb2:	68fb      	ldr	r3, [r7, #12]
 8004fb4:	699b      	ldr	r3, [r3, #24]
 8004fb6:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004fb8:	693b      	ldr	r3, [r7, #16]
 8004fba:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004fbe:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004fc0:	687b      	ldr	r3, [r7, #4]
 8004fc2:	011b      	lsls	r3, r3, #4
 8004fc4:	693a      	ldr	r2, [r7, #16]
 8004fc6:	4313      	orrs	r3, r2
 8004fc8:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004fca:	697b      	ldr	r3, [r7, #20]
 8004fcc:	f023 030a 	bic.w	r3, r3, #10
 8004fd0:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004fd2:	697a      	ldr	r2, [r7, #20]
 8004fd4:	68bb      	ldr	r3, [r7, #8]
 8004fd6:	4313      	orrs	r3, r2
 8004fd8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004fda:	68fb      	ldr	r3, [r7, #12]
 8004fdc:	693a      	ldr	r2, [r7, #16]
 8004fde:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004fe0:	68fb      	ldr	r3, [r7, #12]
 8004fe2:	697a      	ldr	r2, [r7, #20]
 8004fe4:	621a      	str	r2, [r3, #32]
}
 8004fe6:	bf00      	nop
 8004fe8:	371c      	adds	r7, #28
 8004fea:	46bd      	mov	sp, r7
 8004fec:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ff0:	4770      	bx	lr

08004ff2 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004ff2:	b480      	push	{r7}
 8004ff4:	b087      	sub	sp, #28
 8004ff6:	af00      	add	r7, sp, #0
 8004ff8:	60f8      	str	r0, [r7, #12]
 8004ffa:	60b9      	str	r1, [r7, #8]
 8004ffc:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004ffe:	68fb      	ldr	r3, [r7, #12]
 8005000:	6a1b      	ldr	r3, [r3, #32]
 8005002:	f023 0210 	bic.w	r2, r3, #16
 8005006:	68fb      	ldr	r3, [r7, #12]
 8005008:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800500a:	68fb      	ldr	r3, [r7, #12]
 800500c:	699b      	ldr	r3, [r3, #24]
 800500e:	617b      	str	r3, [r7, #20]
  tmpccer = TIMx->CCER;
 8005010:	68fb      	ldr	r3, [r7, #12]
 8005012:	6a1b      	ldr	r3, [r3, #32]
 8005014:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005016:	697b      	ldr	r3, [r7, #20]
 8005018:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 800501c:	617b      	str	r3, [r7, #20]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800501e:	687b      	ldr	r3, [r7, #4]
 8005020:	031b      	lsls	r3, r3, #12
 8005022:	697a      	ldr	r2, [r7, #20]
 8005024:	4313      	orrs	r3, r2
 8005026:	617b      	str	r3, [r7, #20]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005028:	693b      	ldr	r3, [r7, #16]
 800502a:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 800502e:	613b      	str	r3, [r7, #16]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005030:	68bb      	ldr	r3, [r7, #8]
 8005032:	011b      	lsls	r3, r3, #4
 8005034:	693a      	ldr	r2, [r7, #16]
 8005036:	4313      	orrs	r3, r2
 8005038:	613b      	str	r3, [r7, #16]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800503a:	68fb      	ldr	r3, [r7, #12]
 800503c:	697a      	ldr	r2, [r7, #20]
 800503e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005040:	68fb      	ldr	r3, [r7, #12]
 8005042:	693a      	ldr	r2, [r7, #16]
 8005044:	621a      	str	r2, [r3, #32]
}
 8005046:	bf00      	nop
 8005048:	371c      	adds	r7, #28
 800504a:	46bd      	mov	sp, r7
 800504c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005050:	4770      	bx	lr

08005052 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8005052:	b480      	push	{r7}
 8005054:	b085      	sub	sp, #20
 8005056:	af00      	add	r7, sp, #0
 8005058:	6078      	str	r0, [r7, #4]
 800505a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800505c:	687b      	ldr	r3, [r7, #4]
 800505e:	689b      	ldr	r3, [r3, #8]
 8005060:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8005062:	68fb      	ldr	r3, [r7, #12]
 8005064:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005068:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800506a:	683a      	ldr	r2, [r7, #0]
 800506c:	68fb      	ldr	r3, [r7, #12]
 800506e:	4313      	orrs	r3, r2
 8005070:	f043 0307 	orr.w	r3, r3, #7
 8005074:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005076:	687b      	ldr	r3, [r7, #4]
 8005078:	68fa      	ldr	r2, [r7, #12]
 800507a:	609a      	str	r2, [r3, #8]
}
 800507c:	bf00      	nop
 800507e:	3714      	adds	r7, #20
 8005080:	46bd      	mov	sp, r7
 8005082:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005086:	4770      	bx	lr

08005088 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005088:	b480      	push	{r7}
 800508a:	b087      	sub	sp, #28
 800508c:	af00      	add	r7, sp, #0
 800508e:	60f8      	str	r0, [r7, #12]
 8005090:	60b9      	str	r1, [r7, #8]
 8005092:	607a      	str	r2, [r7, #4]
 8005094:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8005096:	68fb      	ldr	r3, [r7, #12]
 8005098:	689b      	ldr	r3, [r3, #8]
 800509a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800509c:	697b      	ldr	r3, [r7, #20]
 800509e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 80050a2:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 80050a4:	683b      	ldr	r3, [r7, #0]
 80050a6:	021a      	lsls	r2, r3, #8
 80050a8:	687b      	ldr	r3, [r7, #4]
 80050aa:	431a      	orrs	r2, r3
 80050ac:	68bb      	ldr	r3, [r7, #8]
 80050ae:	4313      	orrs	r3, r2
 80050b0:	697a      	ldr	r2, [r7, #20]
 80050b2:	4313      	orrs	r3, r2
 80050b4:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80050b6:	68fb      	ldr	r3, [r7, #12]
 80050b8:	697a      	ldr	r2, [r7, #20]
 80050ba:	609a      	str	r2, [r3, #8]
}
 80050bc:	bf00      	nop
 80050be:	371c      	adds	r7, #28
 80050c0:	46bd      	mov	sp, r7
 80050c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80050c6:	4770      	bx	lr

080050c8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        TIM_MasterConfigTypeDef *sMasterConfig)
{
 80050c8:	b480      	push	{r7}
 80050ca:	b085      	sub	sp, #20
 80050cc:	af00      	add	r7, sp, #0
 80050ce:	6078      	str	r0, [r7, #4]
 80050d0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80050d2:	687b      	ldr	r3, [r7, #4]
 80050d4:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80050d8:	2b01      	cmp	r3, #1
 80050da:	d101      	bne.n	80050e0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80050dc:	2302      	movs	r3, #2
 80050de:	e050      	b.n	8005182 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 80050e0:	687b      	ldr	r3, [r7, #4]
 80050e2:	2201      	movs	r2, #1
 80050e4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80050e8:	687b      	ldr	r3, [r7, #4]
 80050ea:	2202      	movs	r2, #2
 80050ec:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80050f0:	687b      	ldr	r3, [r7, #4]
 80050f2:	681b      	ldr	r3, [r3, #0]
 80050f4:	685b      	ldr	r3, [r3, #4]
 80050f6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80050f8:	687b      	ldr	r3, [r7, #4]
 80050fa:	681b      	ldr	r3, [r3, #0]
 80050fc:	689b      	ldr	r3, [r3, #8]
 80050fe:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005100:	68fb      	ldr	r3, [r7, #12]
 8005102:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8005106:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005108:	683b      	ldr	r3, [r7, #0]
 800510a:	681b      	ldr	r3, [r3, #0]
 800510c:	68fa      	ldr	r2, [r7, #12]
 800510e:	4313      	orrs	r3, r2
 8005110:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005112:	687b      	ldr	r3, [r7, #4]
 8005114:	681b      	ldr	r3, [r3, #0]
 8005116:	68fa      	ldr	r2, [r7, #12]
 8005118:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800511a:	687b      	ldr	r3, [r7, #4]
 800511c:	681b      	ldr	r3, [r3, #0]
 800511e:	4a1c      	ldr	r2, [pc, #112]	; (8005190 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8005120:	4293      	cmp	r3, r2
 8005122:	d018      	beq.n	8005156 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005124:	687b      	ldr	r3, [r7, #4]
 8005126:	681b      	ldr	r3, [r3, #0]
 8005128:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 800512c:	d013      	beq.n	8005156 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800512e:	687b      	ldr	r3, [r7, #4]
 8005130:	681b      	ldr	r3, [r3, #0]
 8005132:	4a18      	ldr	r2, [pc, #96]	; (8005194 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8005134:	4293      	cmp	r3, r2
 8005136:	d00e      	beq.n	8005156 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005138:	687b      	ldr	r3, [r7, #4]
 800513a:	681b      	ldr	r3, [r3, #0]
 800513c:	4a16      	ldr	r2, [pc, #88]	; (8005198 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 800513e:	4293      	cmp	r3, r2
 8005140:	d009      	beq.n	8005156 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005142:	687b      	ldr	r3, [r7, #4]
 8005144:	681b      	ldr	r3, [r3, #0]
 8005146:	4a15      	ldr	r2, [pc, #84]	; (800519c <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8005148:	4293      	cmp	r3, r2
 800514a:	d004      	beq.n	8005156 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 800514c:	687b      	ldr	r3, [r7, #4]
 800514e:	681b      	ldr	r3, [r3, #0]
 8005150:	4a13      	ldr	r2, [pc, #76]	; (80051a0 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8005152:	4293      	cmp	r3, r2
 8005154:	d10c      	bne.n	8005170 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005156:	68bb      	ldr	r3, [r7, #8]
 8005158:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800515c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800515e:	683b      	ldr	r3, [r7, #0]
 8005160:	685b      	ldr	r3, [r3, #4]
 8005162:	68ba      	ldr	r2, [r7, #8]
 8005164:	4313      	orrs	r3, r2
 8005166:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005168:	687b      	ldr	r3, [r7, #4]
 800516a:	681b      	ldr	r3, [r3, #0]
 800516c:	68ba      	ldr	r2, [r7, #8]
 800516e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005170:	687b      	ldr	r3, [r7, #4]
 8005172:	2201      	movs	r2, #1
 8005174:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8005178:	687b      	ldr	r3, [r7, #4]
 800517a:	2200      	movs	r2, #0
 800517c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 8005180:	2300      	movs	r3, #0
}
 8005182:	4618      	mov	r0, r3
 8005184:	3714      	adds	r7, #20
 8005186:	46bd      	mov	sp, r7
 8005188:	f85d 7b04 	ldr.w	r7, [sp], #4
 800518c:	4770      	bx	lr
 800518e:	bf00      	nop
 8005190:	40010000 	.word	0x40010000
 8005194:	40000400 	.word	0x40000400
 8005198:	40000800 	.word	0x40000800
 800519c:	40000c00 	.word	0x40000c00
 80051a0:	40014000 	.word	0x40014000

080051a4 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80051a4:	b480      	push	{r7}
 80051a6:	b083      	sub	sp, #12
 80051a8:	af00      	add	r7, sp, #0
 80051aa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80051ac:	bf00      	nop
 80051ae:	370c      	adds	r7, #12
 80051b0:	46bd      	mov	sp, r7
 80051b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051b6:	4770      	bx	lr

080051b8 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80051b8:	b480      	push	{r7}
 80051ba:	b083      	sub	sp, #12
 80051bc:	af00      	add	r7, sp, #0
 80051be:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80051c0:	bf00      	nop
 80051c2:	370c      	adds	r7, #12
 80051c4:	46bd      	mov	sp, r7
 80051c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051ca:	4770      	bx	lr

080051cc <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80051cc:	b580      	push	{r7, lr}
 80051ce:	b082      	sub	sp, #8
 80051d0:	af00      	add	r7, sp, #0
 80051d2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80051d4:	687b      	ldr	r3, [r7, #4]
 80051d6:	2b00      	cmp	r3, #0
 80051d8:	d101      	bne.n	80051de <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80051da:	2301      	movs	r3, #1
 80051dc:	e03f      	b.n	800525e <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80051de:	687b      	ldr	r3, [r7, #4]
 80051e0:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80051e4:	b2db      	uxtb	r3, r3
 80051e6:	2b00      	cmp	r3, #0
 80051e8:	d106      	bne.n	80051f8 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80051ea:	687b      	ldr	r3, [r7, #4]
 80051ec:	2200      	movs	r2, #0
 80051ee:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80051f2:	6878      	ldr	r0, [r7, #4]
 80051f4:	f7fd f9ce 	bl	8002594 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80051f8:	687b      	ldr	r3, [r7, #4]
 80051fa:	2224      	movs	r2, #36	; 0x24
 80051fc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8005200:	687b      	ldr	r3, [r7, #4]
 8005202:	681b      	ldr	r3, [r3, #0]
 8005204:	68da      	ldr	r2, [r3, #12]
 8005206:	687b      	ldr	r3, [r7, #4]
 8005208:	681b      	ldr	r3, [r3, #0]
 800520a:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 800520e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8005210:	6878      	ldr	r0, [r7, #4]
 8005212:	f000 fd15 	bl	8005c40 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005216:	687b      	ldr	r3, [r7, #4]
 8005218:	681b      	ldr	r3, [r3, #0]
 800521a:	691a      	ldr	r2, [r3, #16]
 800521c:	687b      	ldr	r3, [r7, #4]
 800521e:	681b      	ldr	r3, [r3, #0]
 8005220:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8005224:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005226:	687b      	ldr	r3, [r7, #4]
 8005228:	681b      	ldr	r3, [r3, #0]
 800522a:	695a      	ldr	r2, [r3, #20]
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	681b      	ldr	r3, [r3, #0]
 8005230:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8005234:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8005236:	687b      	ldr	r3, [r7, #4]
 8005238:	681b      	ldr	r3, [r3, #0]
 800523a:	68da      	ldr	r2, [r3, #12]
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	681b      	ldr	r3, [r3, #0]
 8005240:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8005244:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005246:	687b      	ldr	r3, [r7, #4]
 8005248:	2200      	movs	r2, #0
 800524a:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 800524c:	687b      	ldr	r3, [r7, #4]
 800524e:	2220      	movs	r2, #32
 8005250:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8005254:	687b      	ldr	r3, [r7, #4]
 8005256:	2220      	movs	r2, #32
 8005258:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 800525c:	2300      	movs	r3, #0
}
 800525e:	4618      	mov	r0, r3
 8005260:	3708      	adds	r7, #8
 8005262:	46bd      	mov	sp, r7
 8005264:	bd80      	pop	{r7, pc}

08005266 <HAL_UART_Transmit_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005266:	b480      	push	{r7}
 8005268:	b085      	sub	sp, #20
 800526a:	af00      	add	r7, sp, #0
 800526c:	60f8      	str	r0, [r7, #12]
 800526e:	60b9      	str	r1, [r7, #8]
 8005270:	4613      	mov	r3, r2
 8005272:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005274:	68fb      	ldr	r3, [r7, #12]
 8005276:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800527a:	b2db      	uxtb	r3, r3
 800527c:	2b20      	cmp	r3, #32
 800527e:	d130      	bne.n	80052e2 <HAL_UART_Transmit_IT+0x7c>
  {
    if ((pData == NULL) || (Size == 0U))
 8005280:	68bb      	ldr	r3, [r7, #8]
 8005282:	2b00      	cmp	r3, #0
 8005284:	d002      	beq.n	800528c <HAL_UART_Transmit_IT+0x26>
 8005286:	88fb      	ldrh	r3, [r7, #6]
 8005288:	2b00      	cmp	r3, #0
 800528a:	d101      	bne.n	8005290 <HAL_UART_Transmit_IT+0x2a>
    {
      return HAL_ERROR;
 800528c:	2301      	movs	r3, #1
 800528e:	e029      	b.n	80052e4 <HAL_UART_Transmit_IT+0x7e>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 8005290:	68fb      	ldr	r3, [r7, #12]
 8005292:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005296:	2b01      	cmp	r3, #1
 8005298:	d101      	bne.n	800529e <HAL_UART_Transmit_IT+0x38>
 800529a:	2302      	movs	r3, #2
 800529c:	e022      	b.n	80052e4 <HAL_UART_Transmit_IT+0x7e>
 800529e:	68fb      	ldr	r3, [r7, #12]
 80052a0:	2201      	movs	r2, #1
 80052a2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    huart->pTxBuffPtr = pData;
 80052a6:	68fb      	ldr	r3, [r7, #12]
 80052a8:	68ba      	ldr	r2, [r7, #8]
 80052aa:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 80052ac:	68fb      	ldr	r3, [r7, #12]
 80052ae:	88fa      	ldrh	r2, [r7, #6]
 80052b0:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80052b2:	68fb      	ldr	r3, [r7, #12]
 80052b4:	88fa      	ldrh	r2, [r7, #6]
 80052b6:	84da      	strh	r2, [r3, #38]	; 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80052b8:	68fb      	ldr	r3, [r7, #12]
 80052ba:	2200      	movs	r2, #0
 80052bc:	641a      	str	r2, [r3, #64]	; 0x40
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80052be:	68fb      	ldr	r3, [r7, #12]
 80052c0:	2221      	movs	r2, #33	; 0x21
 80052c2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

    /* Process Unlocked */
    __HAL_UNLOCK(huart);
 80052c6:	68fb      	ldr	r3, [r7, #12]
 80052c8:	2200      	movs	r2, #0
 80052ca:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Enable the UART Transmit data register empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_TXE);
 80052ce:	68fb      	ldr	r3, [r7, #12]
 80052d0:	681b      	ldr	r3, [r3, #0]
 80052d2:	68da      	ldr	r2, [r3, #12]
 80052d4:	68fb      	ldr	r3, [r7, #12]
 80052d6:	681b      	ldr	r3, [r3, #0]
 80052d8:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80052dc:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 80052de:	2300      	movs	r3, #0
 80052e0:	e000      	b.n	80052e4 <HAL_UART_Transmit_IT+0x7e>
  }
  else
  {
    return HAL_BUSY;
 80052e2:	2302      	movs	r3, #2
  }
}
 80052e4:	4618      	mov	r0, r3
 80052e6:	3714      	adds	r7, #20
 80052e8:	46bd      	mov	sp, r7
 80052ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052ee:	4770      	bx	lr

080052f0 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80052f0:	b580      	push	{r7, lr}
 80052f2:	b084      	sub	sp, #16
 80052f4:	af00      	add	r7, sp, #0
 80052f6:	60f8      	str	r0, [r7, #12]
 80052f8:	60b9      	str	r1, [r7, #8]
 80052fa:	4613      	mov	r3, r2
 80052fc:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 80052fe:	68fb      	ldr	r3, [r7, #12]
 8005300:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005304:	b2db      	uxtb	r3, r3
 8005306:	2b20      	cmp	r3, #32
 8005308:	d11d      	bne.n	8005346 <HAL_UART_Receive_IT+0x56>
  {
    if ((pData == NULL) || (Size == 0U))
 800530a:	68bb      	ldr	r3, [r7, #8]
 800530c:	2b00      	cmp	r3, #0
 800530e:	d002      	beq.n	8005316 <HAL_UART_Receive_IT+0x26>
 8005310:	88fb      	ldrh	r3, [r7, #6]
 8005312:	2b00      	cmp	r3, #0
 8005314:	d101      	bne.n	800531a <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8005316:	2301      	movs	r3, #1
 8005318:	e016      	b.n	8005348 <HAL_UART_Receive_IT+0x58>
    }

    /* Process Locked */
    __HAL_LOCK(huart);
 800531a:	68fb      	ldr	r3, [r7, #12]
 800531c:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8005320:	2b01      	cmp	r3, #1
 8005322:	d101      	bne.n	8005328 <HAL_UART_Receive_IT+0x38>
 8005324:	2302      	movs	r3, #2
 8005326:	e00f      	b.n	8005348 <HAL_UART_Receive_IT+0x58>
 8005328:	68fb      	ldr	r3, [r7, #12]
 800532a:	2201      	movs	r2, #1
 800532c:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005330:	68fb      	ldr	r3, [r7, #12]
 8005332:	2200      	movs	r2, #0
 8005334:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8005336:	88fb      	ldrh	r3, [r7, #6]
 8005338:	461a      	mov	r2, r3
 800533a:	68b9      	ldr	r1, [r7, #8]
 800533c:	68f8      	ldr	r0, [r7, #12]
 800533e:	f000 faab 	bl	8005898 <UART_Start_Receive_IT>
 8005342:	4603      	mov	r3, r0
 8005344:	e000      	b.n	8005348 <HAL_UART_Receive_IT+0x58>
  }
  else
  {
    return HAL_BUSY;
 8005346:	2302      	movs	r3, #2
  }
}
 8005348:	4618      	mov	r0, r3
 800534a:	3710      	adds	r7, #16
 800534c:	46bd      	mov	sp, r7
 800534e:	bd80      	pop	{r7, pc}

08005350 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8005350:	b580      	push	{r7, lr}
 8005352:	b0ba      	sub	sp, #232	; 0xe8
 8005354:	af00      	add	r7, sp, #0
 8005356:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8005358:	687b      	ldr	r3, [r7, #4]
 800535a:	681b      	ldr	r3, [r3, #0]
 800535c:	681b      	ldr	r3, [r3, #0]
 800535e:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8005362:	687b      	ldr	r3, [r7, #4]
 8005364:	681b      	ldr	r3, [r3, #0]
 8005366:	68db      	ldr	r3, [r3, #12]
 8005368:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800536c:	687b      	ldr	r3, [r7, #4]
 800536e:	681b      	ldr	r3, [r3, #0]
 8005370:	695b      	ldr	r3, [r3, #20]
 8005372:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 8005376:	2300      	movs	r3, #0
 8005378:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 800537c:	2300      	movs	r3, #0
 800537e:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8005382:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005386:	f003 030f 	and.w	r3, r3, #15
 800538a:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 800538e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 8005392:	2b00      	cmp	r3, #0
 8005394:	d10f      	bne.n	80053b6 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8005396:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800539a:	f003 0320 	and.w	r3, r3, #32
 800539e:	2b00      	cmp	r3, #0
 80053a0:	d009      	beq.n	80053b6 <HAL_UART_IRQHandler+0x66>
 80053a2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80053a6:	f003 0320 	and.w	r3, r3, #32
 80053aa:	2b00      	cmp	r3, #0
 80053ac:	d003      	beq.n	80053b6 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 80053ae:	6878      	ldr	r0, [r7, #4]
 80053b0:	f000 fb8b 	bl	8005aca <UART_Receive_IT>
      return;
 80053b4:	e256      	b.n	8005864 <HAL_UART_IRQHandler+0x514>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 80053b6:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80053ba:	2b00      	cmp	r3, #0
 80053bc:	f000 80de 	beq.w	800557c <HAL_UART_IRQHandler+0x22c>
 80053c0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80053c4:	f003 0301 	and.w	r3, r3, #1
 80053c8:	2b00      	cmp	r3, #0
 80053ca:	d106      	bne.n	80053da <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80053cc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80053d0:	f403 7390 	and.w	r3, r3, #288	; 0x120
 80053d4:	2b00      	cmp	r3, #0
 80053d6:	f000 80d1 	beq.w	800557c <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80053da:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80053de:	f003 0301 	and.w	r3, r3, #1
 80053e2:	2b00      	cmp	r3, #0
 80053e4:	d00b      	beq.n	80053fe <HAL_UART_IRQHandler+0xae>
 80053e6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80053ea:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80053ee:	2b00      	cmp	r3, #0
 80053f0:	d005      	beq.n	80053fe <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 80053f2:	687b      	ldr	r3, [r7, #4]
 80053f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80053f6:	f043 0201 	orr.w	r2, r3, #1
 80053fa:	687b      	ldr	r3, [r7, #4]
 80053fc:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 80053fe:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005402:	f003 0304 	and.w	r3, r3, #4
 8005406:	2b00      	cmp	r3, #0
 8005408:	d00b      	beq.n	8005422 <HAL_UART_IRQHandler+0xd2>
 800540a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800540e:	f003 0301 	and.w	r3, r3, #1
 8005412:	2b00      	cmp	r3, #0
 8005414:	d005      	beq.n	8005422 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8005416:	687b      	ldr	r3, [r7, #4]
 8005418:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800541a:	f043 0202 	orr.w	r2, r3, #2
 800541e:	687b      	ldr	r3, [r7, #4]
 8005420:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8005422:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005426:	f003 0302 	and.w	r3, r3, #2
 800542a:	2b00      	cmp	r3, #0
 800542c:	d00b      	beq.n	8005446 <HAL_UART_IRQHandler+0xf6>
 800542e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8005432:	f003 0301 	and.w	r3, r3, #1
 8005436:	2b00      	cmp	r3, #0
 8005438:	d005      	beq.n	8005446 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800543a:	687b      	ldr	r3, [r7, #4]
 800543c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800543e:	f043 0204 	orr.w	r2, r3, #4
 8005442:	687b      	ldr	r3, [r7, #4]
 8005444:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8005446:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800544a:	f003 0308 	and.w	r3, r3, #8
 800544e:	2b00      	cmp	r3, #0
 8005450:	d011      	beq.n	8005476 <HAL_UART_IRQHandler+0x126>
 8005452:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005456:	f003 0320 	and.w	r3, r3, #32
 800545a:	2b00      	cmp	r3, #0
 800545c:	d105      	bne.n	800546a <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800545e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8005462:	f003 0301 	and.w	r3, r3, #1
 8005466:	2b00      	cmp	r3, #0
 8005468:	d005      	beq.n	8005476 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800546a:	687b      	ldr	r3, [r7, #4]
 800546c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800546e:	f043 0208 	orr.w	r2, r3, #8
 8005472:	687b      	ldr	r3, [r7, #4]
 8005474:	641a      	str	r2, [r3, #64]	; 0x40
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8005476:	687b      	ldr	r3, [r7, #4]
 8005478:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800547a:	2b00      	cmp	r3, #0
 800547c:	f000 81ed 	beq.w	800585a <HAL_UART_IRQHandler+0x50a>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8005480:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8005484:	f003 0320 	and.w	r3, r3, #32
 8005488:	2b00      	cmp	r3, #0
 800548a:	d008      	beq.n	800549e <HAL_UART_IRQHandler+0x14e>
 800548c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005490:	f003 0320 	and.w	r3, r3, #32
 8005494:	2b00      	cmp	r3, #0
 8005496:	d002      	beq.n	800549e <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8005498:	6878      	ldr	r0, [r7, #4]
 800549a:	f000 fb16 	bl	8005aca <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 800549e:	687b      	ldr	r3, [r7, #4]
 80054a0:	681b      	ldr	r3, [r3, #0]
 80054a2:	695b      	ldr	r3, [r3, #20]
 80054a4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80054a8:	2b40      	cmp	r3, #64	; 0x40
 80054aa:	bf0c      	ite	eq
 80054ac:	2301      	moveq	r3, #1
 80054ae:	2300      	movne	r3, #0
 80054b0:	b2db      	uxtb	r3, r3
 80054b2:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80054b6:	687b      	ldr	r3, [r7, #4]
 80054b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80054ba:	f003 0308 	and.w	r3, r3, #8
 80054be:	2b00      	cmp	r3, #0
 80054c0:	d103      	bne.n	80054ca <HAL_UART_IRQHandler+0x17a>
 80054c2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80054c6:	2b00      	cmp	r3, #0
 80054c8:	d04f      	beq.n	800556a <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80054ca:	6878      	ldr	r0, [r7, #4]
 80054cc:	f000 fa1e 	bl	800590c <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80054d0:	687b      	ldr	r3, [r7, #4]
 80054d2:	681b      	ldr	r3, [r3, #0]
 80054d4:	695b      	ldr	r3, [r3, #20]
 80054d6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80054da:	2b40      	cmp	r3, #64	; 0x40
 80054dc:	d141      	bne.n	8005562 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80054de:	687b      	ldr	r3, [r7, #4]
 80054e0:	681b      	ldr	r3, [r3, #0]
 80054e2:	3314      	adds	r3, #20
 80054e4:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80054e8:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80054ec:	e853 3f00 	ldrex	r3, [r3]
 80054f0:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 80054f4:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 80054f8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80054fc:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8005500:	687b      	ldr	r3, [r7, #4]
 8005502:	681b      	ldr	r3, [r3, #0]
 8005504:	3314      	adds	r3, #20
 8005506:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 800550a:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 800550e:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005512:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8005516:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 800551a:	e841 2300 	strex	r3, r2, [r1]
 800551e:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8005522:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8005526:	2b00      	cmp	r3, #0
 8005528:	d1d9      	bne.n	80054de <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 800552a:	687b      	ldr	r3, [r7, #4]
 800552c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800552e:	2b00      	cmp	r3, #0
 8005530:	d013      	beq.n	800555a <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8005532:	687b      	ldr	r3, [r7, #4]
 8005534:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8005536:	4a7d      	ldr	r2, [pc, #500]	; (800572c <HAL_UART_IRQHandler+0x3dc>)
 8005538:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800553a:	687b      	ldr	r3, [r7, #4]
 800553c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800553e:	4618      	mov	r0, r3
 8005540:	f7fd fcf0 	bl	8002f24 <HAL_DMA_Abort_IT>
 8005544:	4603      	mov	r3, r0
 8005546:	2b00      	cmp	r3, #0
 8005548:	d016      	beq.n	8005578 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800554a:	687b      	ldr	r3, [r7, #4]
 800554c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800554e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8005550:	687a      	ldr	r2, [r7, #4]
 8005552:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8005554:	4610      	mov	r0, r2
 8005556:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005558:	e00e      	b.n	8005578 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800555a:	6878      	ldr	r0, [r7, #4]
 800555c:	f7fc fd7c 	bl	8002058 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005560:	e00a      	b.n	8005578 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8005562:	6878      	ldr	r0, [r7, #4]
 8005564:	f7fc fd78 	bl	8002058 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005568:	e006      	b.n	8005578 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800556a:	6878      	ldr	r0, [r7, #4]
 800556c:	f7fc fd74 	bl	8002058 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005570:	687b      	ldr	r3, [r7, #4]
 8005572:	2200      	movs	r2, #0
 8005574:	641a      	str	r2, [r3, #64]	; 0x40
      }
    }
    return;
 8005576:	e170      	b.n	800585a <HAL_UART_IRQHandler+0x50a>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8005578:	bf00      	nop
    return;
 800557a:	e16e      	b.n	800585a <HAL_UART_IRQHandler+0x50a>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800557c:	687b      	ldr	r3, [r7, #4]
 800557e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005580:	2b01      	cmp	r3, #1
 8005582:	f040 814a 	bne.w	800581a <HAL_UART_IRQHandler+0x4ca>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8005586:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800558a:	f003 0310 	and.w	r3, r3, #16
 800558e:	2b00      	cmp	r3, #0
 8005590:	f000 8143 	beq.w	800581a <HAL_UART_IRQHandler+0x4ca>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8005594:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8005598:	f003 0310 	and.w	r3, r3, #16
 800559c:	2b00      	cmp	r3, #0
 800559e:	f000 813c 	beq.w	800581a <HAL_UART_IRQHandler+0x4ca>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80055a2:	2300      	movs	r3, #0
 80055a4:	60bb      	str	r3, [r7, #8]
 80055a6:	687b      	ldr	r3, [r7, #4]
 80055a8:	681b      	ldr	r3, [r3, #0]
 80055aa:	681b      	ldr	r3, [r3, #0]
 80055ac:	60bb      	str	r3, [r7, #8]
 80055ae:	687b      	ldr	r3, [r7, #4]
 80055b0:	681b      	ldr	r3, [r3, #0]
 80055b2:	685b      	ldr	r3, [r3, #4]
 80055b4:	60bb      	str	r3, [r7, #8]
 80055b6:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	681b      	ldr	r3, [r3, #0]
 80055bc:	695b      	ldr	r3, [r3, #20]
 80055be:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80055c2:	2b40      	cmp	r3, #64	; 0x40
 80055c4:	f040 80b4 	bne.w	8005730 <HAL_UART_IRQHandler+0x3e0>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80055c8:	687b      	ldr	r3, [r7, #4]
 80055ca:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80055cc:	681b      	ldr	r3, [r3, #0]
 80055ce:	685b      	ldr	r3, [r3, #4]
 80055d0:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 80055d4:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 80055d8:	2b00      	cmp	r3, #0
 80055da:	f000 8140 	beq.w	800585e <HAL_UART_IRQHandler+0x50e>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80055de:	687b      	ldr	r3, [r7, #4]
 80055e0:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80055e2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80055e6:	429a      	cmp	r2, r3
 80055e8:	f080 8139 	bcs.w	800585e <HAL_UART_IRQHandler+0x50e>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80055ec:	687b      	ldr	r3, [r7, #4]
 80055ee:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80055f2:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 80055f4:	687b      	ldr	r3, [r7, #4]
 80055f6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80055f8:	69db      	ldr	r3, [r3, #28]
 80055fa:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 80055fe:	f000 8088 	beq.w	8005712 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8005602:	687b      	ldr	r3, [r7, #4]
 8005604:	681b      	ldr	r3, [r3, #0]
 8005606:	330c      	adds	r3, #12
 8005608:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800560c:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8005610:	e853 3f00 	ldrex	r3, [r3]
 8005614:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8005618:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800561c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005620:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8005624:	687b      	ldr	r3, [r7, #4]
 8005626:	681b      	ldr	r3, [r3, #0]
 8005628:	330c      	adds	r3, #12
 800562a:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 800562e:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8005632:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005636:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 800563a:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 800563e:	e841 2300 	strex	r3, r2, [r1]
 8005642:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8005646:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800564a:	2b00      	cmp	r3, #0
 800564c:	d1d9      	bne.n	8005602 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800564e:	687b      	ldr	r3, [r7, #4]
 8005650:	681b      	ldr	r3, [r3, #0]
 8005652:	3314      	adds	r3, #20
 8005654:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005656:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005658:	e853 3f00 	ldrex	r3, [r3]
 800565c:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 800565e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8005660:	f023 0301 	bic.w	r3, r3, #1
 8005664:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8005668:	687b      	ldr	r3, [r7, #4]
 800566a:	681b      	ldr	r3, [r3, #0]
 800566c:	3314      	adds	r3, #20
 800566e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8005672:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8005676:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005678:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 800567a:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800567e:	e841 2300 	strex	r3, r2, [r1]
 8005682:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8005684:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8005686:	2b00      	cmp	r3, #0
 8005688:	d1e1      	bne.n	800564e <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800568a:	687b      	ldr	r3, [r7, #4]
 800568c:	681b      	ldr	r3, [r3, #0]
 800568e:	3314      	adds	r3, #20
 8005690:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005692:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 8005694:	e853 3f00 	ldrex	r3, [r3]
 8005698:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 800569a:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 800569c:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80056a0:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80056a4:	687b      	ldr	r3, [r7, #4]
 80056a6:	681b      	ldr	r3, [r3, #0]
 80056a8:	3314      	adds	r3, #20
 80056aa:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 80056ae:	66fa      	str	r2, [r7, #108]	; 0x6c
 80056b0:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80056b2:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 80056b4:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 80056b6:	e841 2300 	strex	r3, r2, [r1]
 80056ba:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 80056bc:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80056be:	2b00      	cmp	r3, #0
 80056c0:	d1e3      	bne.n	800568a <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80056c2:	687b      	ldr	r3, [r7, #4]
 80056c4:	2220      	movs	r2, #32
 80056c6:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80056ca:	687b      	ldr	r3, [r7, #4]
 80056cc:	2200      	movs	r2, #0
 80056ce:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80056d0:	687b      	ldr	r3, [r7, #4]
 80056d2:	681b      	ldr	r3, [r3, #0]
 80056d4:	330c      	adds	r3, #12
 80056d6:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80056d8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80056da:	e853 3f00 	ldrex	r3, [r3]
 80056de:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 80056e0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80056e2:	f023 0310 	bic.w	r3, r3, #16
 80056e6:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 80056ea:	687b      	ldr	r3, [r7, #4]
 80056ec:	681b      	ldr	r3, [r3, #0]
 80056ee:	330c      	adds	r3, #12
 80056f0:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 80056f4:	65ba      	str	r2, [r7, #88]	; 0x58
 80056f6:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80056f8:	6d79      	ldr	r1, [r7, #84]	; 0x54
 80056fa:	6dba      	ldr	r2, [r7, #88]	; 0x58
 80056fc:	e841 2300 	strex	r3, r2, [r1]
 8005700:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8005702:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005704:	2b00      	cmp	r3, #0
 8005706:	d1e3      	bne.n	80056d0 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8005708:	687b      	ldr	r3, [r7, #4]
 800570a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800570c:	4618      	mov	r0, r3
 800570e:	f7fd fb99 	bl	8002e44 <HAL_DMA_Abort>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8005712:	687b      	ldr	r3, [r7, #4]
 8005714:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8005716:	687b      	ldr	r3, [r7, #4]
 8005718:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 800571a:	b29b      	uxth	r3, r3
 800571c:	1ad3      	subs	r3, r2, r3
 800571e:	b29b      	uxth	r3, r3
 8005720:	4619      	mov	r1, r3
 8005722:	6878      	ldr	r0, [r7, #4]
 8005724:	f000 f8ac 	bl	8005880 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8005728:	e099      	b.n	800585e <HAL_UART_IRQHandler+0x50e>
 800572a:	bf00      	nop
 800572c:	080059d3 	.word	0x080059d3
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8005730:	687b      	ldr	r3, [r7, #4]
 8005732:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8005734:	687b      	ldr	r3, [r7, #4]
 8005736:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005738:	b29b      	uxth	r3, r3
 800573a:	1ad3      	subs	r3, r2, r3
 800573c:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8005740:	687b      	ldr	r3, [r7, #4]
 8005742:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005744:	b29b      	uxth	r3, r3
 8005746:	2b00      	cmp	r3, #0
 8005748:	f000 808b 	beq.w	8005862 <HAL_UART_IRQHandler+0x512>
          && (nb_rx_data > 0U))
 800574c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8005750:	2b00      	cmp	r3, #0
 8005752:	f000 8086 	beq.w	8005862 <HAL_UART_IRQHandler+0x512>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005756:	687b      	ldr	r3, [r7, #4]
 8005758:	681b      	ldr	r3, [r3, #0]
 800575a:	330c      	adds	r3, #12
 800575c:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800575e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005760:	e853 3f00 	ldrex	r3, [r3]
 8005764:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8005766:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005768:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800576c:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8005770:	687b      	ldr	r3, [r7, #4]
 8005772:	681b      	ldr	r3, [r3, #0]
 8005774:	330c      	adds	r3, #12
 8005776:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 800577a:	647a      	str	r2, [r7, #68]	; 0x44
 800577c:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800577e:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8005780:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8005782:	e841 2300 	strex	r3, r2, [r1]
 8005786:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8005788:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800578a:	2b00      	cmp	r3, #0
 800578c:	d1e3      	bne.n	8005756 <HAL_UART_IRQHandler+0x406>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800578e:	687b      	ldr	r3, [r7, #4]
 8005790:	681b      	ldr	r3, [r3, #0]
 8005792:	3314      	adds	r3, #20
 8005794:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005796:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005798:	e853 3f00 	ldrex	r3, [r3]
 800579c:	623b      	str	r3, [r7, #32]
   return(result);
 800579e:	6a3b      	ldr	r3, [r7, #32]
 80057a0:	f023 0301 	bic.w	r3, r3, #1
 80057a4:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 80057a8:	687b      	ldr	r3, [r7, #4]
 80057aa:	681b      	ldr	r3, [r3, #0]
 80057ac:	3314      	adds	r3, #20
 80057ae:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 80057b2:	633a      	str	r2, [r7, #48]	; 0x30
 80057b4:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80057b6:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 80057b8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80057ba:	e841 2300 	strex	r3, r2, [r1]
 80057be:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 80057c0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80057c2:	2b00      	cmp	r3, #0
 80057c4:	d1e3      	bne.n	800578e <HAL_UART_IRQHandler+0x43e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 80057c6:	687b      	ldr	r3, [r7, #4]
 80057c8:	2220      	movs	r2, #32
 80057ca:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80057ce:	687b      	ldr	r3, [r7, #4]
 80057d0:	2200      	movs	r2, #0
 80057d2:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80057d4:	687b      	ldr	r3, [r7, #4]
 80057d6:	681b      	ldr	r3, [r3, #0]
 80057d8:	330c      	adds	r3, #12
 80057da:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80057dc:	693b      	ldr	r3, [r7, #16]
 80057de:	e853 3f00 	ldrex	r3, [r3]
 80057e2:	60fb      	str	r3, [r7, #12]
   return(result);
 80057e4:	68fb      	ldr	r3, [r7, #12]
 80057e6:	f023 0310 	bic.w	r3, r3, #16
 80057ea:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80057ee:	687b      	ldr	r3, [r7, #4]
 80057f0:	681b      	ldr	r3, [r3, #0]
 80057f2:	330c      	adds	r3, #12
 80057f4:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 80057f8:	61fa      	str	r2, [r7, #28]
 80057fa:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80057fc:	69b9      	ldr	r1, [r7, #24]
 80057fe:	69fa      	ldr	r2, [r7, #28]
 8005800:	e841 2300 	strex	r3, r2, [r1]
 8005804:	617b      	str	r3, [r7, #20]
   return(result);
 8005806:	697b      	ldr	r3, [r7, #20]
 8005808:	2b00      	cmp	r3, #0
 800580a:	d1e3      	bne.n	80057d4 <HAL_UART_IRQHandler+0x484>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800580c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8005810:	4619      	mov	r1, r3
 8005812:	6878      	ldr	r0, [r7, #4]
 8005814:	f000 f834 	bl	8005880 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8005818:	e023      	b.n	8005862 <HAL_UART_IRQHandler+0x512>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 800581a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800581e:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005822:	2b00      	cmp	r3, #0
 8005824:	d009      	beq.n	800583a <HAL_UART_IRQHandler+0x4ea>
 8005826:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800582a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800582e:	2b00      	cmp	r3, #0
 8005830:	d003      	beq.n	800583a <HAL_UART_IRQHandler+0x4ea>
  {
    UART_Transmit_IT(huart);
 8005832:	6878      	ldr	r0, [r7, #4]
 8005834:	f000 f8e1 	bl	80059fa <UART_Transmit_IT>
    return;
 8005838:	e014      	b.n	8005864 <HAL_UART_IRQHandler+0x514>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 800583a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800583e:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005842:	2b00      	cmp	r3, #0
 8005844:	d00e      	beq.n	8005864 <HAL_UART_IRQHandler+0x514>
 8005846:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 800584a:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800584e:	2b00      	cmp	r3, #0
 8005850:	d008      	beq.n	8005864 <HAL_UART_IRQHandler+0x514>
  {
    UART_EndTransmit_IT(huart);
 8005852:	6878      	ldr	r0, [r7, #4]
 8005854:	f000 f921 	bl	8005a9a <UART_EndTransmit_IT>
    return;
 8005858:	e004      	b.n	8005864 <HAL_UART_IRQHandler+0x514>
    return;
 800585a:	bf00      	nop
 800585c:	e002      	b.n	8005864 <HAL_UART_IRQHandler+0x514>
      return;
 800585e:	bf00      	nop
 8005860:	e000      	b.n	8005864 <HAL_UART_IRQHandler+0x514>
      return;
 8005862:	bf00      	nop
  }
}
 8005864:	37e8      	adds	r7, #232	; 0xe8
 8005866:	46bd      	mov	sp, r7
 8005868:	bd80      	pop	{r7, pc}
 800586a:	bf00      	nop

0800586c <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800586c:	b480      	push	{r7}
 800586e:	b083      	sub	sp, #12
 8005870:	af00      	add	r7, sp, #0
 8005872:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8005874:	bf00      	nop
 8005876:	370c      	adds	r7, #12
 8005878:	46bd      	mov	sp, r7
 800587a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800587e:	4770      	bx	lr

08005880 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8005880:	b480      	push	{r7}
 8005882:	b083      	sub	sp, #12
 8005884:	af00      	add	r7, sp, #0
 8005886:	6078      	str	r0, [r7, #4]
 8005888:	460b      	mov	r3, r1
 800588a:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800588c:	bf00      	nop
 800588e:	370c      	adds	r7, #12
 8005890:	46bd      	mov	sp, r7
 8005892:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005896:	4770      	bx	lr

08005898 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8005898:	b480      	push	{r7}
 800589a:	b085      	sub	sp, #20
 800589c:	af00      	add	r7, sp, #0
 800589e:	60f8      	str	r0, [r7, #12]
 80058a0:	60b9      	str	r1, [r7, #8]
 80058a2:	4613      	mov	r3, r2
 80058a4:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 80058a6:	68fb      	ldr	r3, [r7, #12]
 80058a8:	68ba      	ldr	r2, [r7, #8]
 80058aa:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 80058ac:	68fb      	ldr	r3, [r7, #12]
 80058ae:	88fa      	ldrh	r2, [r7, #6]
 80058b0:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 80058b2:	68fb      	ldr	r3, [r7, #12]
 80058b4:	88fa      	ldrh	r2, [r7, #6]
 80058b6:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80058b8:	68fb      	ldr	r3, [r7, #12]
 80058ba:	2200      	movs	r2, #0
 80058bc:	641a      	str	r2, [r3, #64]	; 0x40
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 80058be:	68fb      	ldr	r3, [r7, #12]
 80058c0:	2222      	movs	r2, #34	; 0x22
 80058c2:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80058c6:	68fb      	ldr	r3, [r7, #12]
 80058c8:	2200      	movs	r2, #0
 80058ca:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Enable the UART Parity Error Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 80058ce:	68fb      	ldr	r3, [r7, #12]
 80058d0:	681b      	ldr	r3, [r3, #0]
 80058d2:	68da      	ldr	r2, [r3, #12]
 80058d4:	68fb      	ldr	r3, [r7, #12]
 80058d6:	681b      	ldr	r3, [r3, #0]
 80058d8:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 80058dc:	60da      	str	r2, [r3, #12]

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 80058de:	68fb      	ldr	r3, [r7, #12]
 80058e0:	681b      	ldr	r3, [r3, #0]
 80058e2:	695a      	ldr	r2, [r3, #20]
 80058e4:	68fb      	ldr	r3, [r7, #12]
 80058e6:	681b      	ldr	r3, [r3, #0]
 80058e8:	f042 0201 	orr.w	r2, r2, #1
 80058ec:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 80058ee:	68fb      	ldr	r3, [r7, #12]
 80058f0:	681b      	ldr	r3, [r3, #0]
 80058f2:	68da      	ldr	r2, [r3, #12]
 80058f4:	68fb      	ldr	r3, [r7, #12]
 80058f6:	681b      	ldr	r3, [r3, #0]
 80058f8:	f042 0220 	orr.w	r2, r2, #32
 80058fc:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 80058fe:	2300      	movs	r3, #0
}
 8005900:	4618      	mov	r0, r3
 8005902:	3714      	adds	r7, #20
 8005904:	46bd      	mov	sp, r7
 8005906:	f85d 7b04 	ldr.w	r7, [sp], #4
 800590a:	4770      	bx	lr

0800590c <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800590c:	b480      	push	{r7}
 800590e:	b095      	sub	sp, #84	; 0x54
 8005910:	af00      	add	r7, sp, #0
 8005912:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005914:	687b      	ldr	r3, [r7, #4]
 8005916:	681b      	ldr	r3, [r3, #0]
 8005918:	330c      	adds	r3, #12
 800591a:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800591c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800591e:	e853 3f00 	ldrex	r3, [r3]
 8005922:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8005924:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005926:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 800592a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800592c:	687b      	ldr	r3, [r7, #4]
 800592e:	681b      	ldr	r3, [r3, #0]
 8005930:	330c      	adds	r3, #12
 8005932:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8005934:	643a      	str	r2, [r7, #64]	; 0x40
 8005936:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005938:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 800593a:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 800593c:	e841 2300 	strex	r3, r2, [r1]
 8005940:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8005942:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005944:	2b00      	cmp	r3, #0
 8005946:	d1e5      	bne.n	8005914 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005948:	687b      	ldr	r3, [r7, #4]
 800594a:	681b      	ldr	r3, [r3, #0]
 800594c:	3314      	adds	r3, #20
 800594e:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005950:	6a3b      	ldr	r3, [r7, #32]
 8005952:	e853 3f00 	ldrex	r3, [r3]
 8005956:	61fb      	str	r3, [r7, #28]
   return(result);
 8005958:	69fb      	ldr	r3, [r7, #28]
 800595a:	f023 0301 	bic.w	r3, r3, #1
 800595e:	64bb      	str	r3, [r7, #72]	; 0x48
 8005960:	687b      	ldr	r3, [r7, #4]
 8005962:	681b      	ldr	r3, [r3, #0]
 8005964:	3314      	adds	r3, #20
 8005966:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8005968:	62fa      	str	r2, [r7, #44]	; 0x2c
 800596a:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800596c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800596e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005970:	e841 2300 	strex	r3, r2, [r1]
 8005974:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8005976:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005978:	2b00      	cmp	r3, #0
 800597a:	d1e5      	bne.n	8005948 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800597c:	687b      	ldr	r3, [r7, #4]
 800597e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005980:	2b01      	cmp	r3, #1
 8005982:	d119      	bne.n	80059b8 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005984:	687b      	ldr	r3, [r7, #4]
 8005986:	681b      	ldr	r3, [r3, #0]
 8005988:	330c      	adds	r3, #12
 800598a:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800598c:	68fb      	ldr	r3, [r7, #12]
 800598e:	e853 3f00 	ldrex	r3, [r3]
 8005992:	60bb      	str	r3, [r7, #8]
   return(result);
 8005994:	68bb      	ldr	r3, [r7, #8]
 8005996:	f023 0310 	bic.w	r3, r3, #16
 800599a:	647b      	str	r3, [r7, #68]	; 0x44
 800599c:	687b      	ldr	r3, [r7, #4]
 800599e:	681b      	ldr	r3, [r3, #0]
 80059a0:	330c      	adds	r3, #12
 80059a2:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 80059a4:	61ba      	str	r2, [r7, #24]
 80059a6:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80059a8:	6979      	ldr	r1, [r7, #20]
 80059aa:	69ba      	ldr	r2, [r7, #24]
 80059ac:	e841 2300 	strex	r3, r2, [r1]
 80059b0:	613b      	str	r3, [r7, #16]
   return(result);
 80059b2:	693b      	ldr	r3, [r7, #16]
 80059b4:	2b00      	cmp	r3, #0
 80059b6:	d1e5      	bne.n	8005984 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80059b8:	687b      	ldr	r3, [r7, #4]
 80059ba:	2220      	movs	r2, #32
 80059bc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80059c0:	687b      	ldr	r3, [r7, #4]
 80059c2:	2200      	movs	r2, #0
 80059c4:	631a      	str	r2, [r3, #48]	; 0x30
}
 80059c6:	bf00      	nop
 80059c8:	3754      	adds	r7, #84	; 0x54
 80059ca:	46bd      	mov	sp, r7
 80059cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059d0:	4770      	bx	lr

080059d2 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 80059d2:	b580      	push	{r7, lr}
 80059d4:	b084      	sub	sp, #16
 80059d6:	af00      	add	r7, sp, #0
 80059d8:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80059da:	687b      	ldr	r3, [r7, #4]
 80059dc:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80059de:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 80059e0:	68fb      	ldr	r3, [r7, #12]
 80059e2:	2200      	movs	r2, #0
 80059e4:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 80059e6:	68fb      	ldr	r3, [r7, #12]
 80059e8:	2200      	movs	r2, #0
 80059ea:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80059ec:	68f8      	ldr	r0, [r7, #12]
 80059ee:	f7fc fb33 	bl	8002058 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80059f2:	bf00      	nop
 80059f4:	3710      	adds	r7, #16
 80059f6:	46bd      	mov	sp, r7
 80059f8:	bd80      	pop	{r7, pc}

080059fa <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80059fa:	b480      	push	{r7}
 80059fc:	b085      	sub	sp, #20
 80059fe:	af00      	add	r7, sp, #0
 8005a00:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8005a02:	687b      	ldr	r3, [r7, #4]
 8005a04:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8005a08:	b2db      	uxtb	r3, r3
 8005a0a:	2b21      	cmp	r3, #33	; 0x21
 8005a0c:	d13e      	bne.n	8005a8c <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005a0e:	687b      	ldr	r3, [r7, #4]
 8005a10:	689b      	ldr	r3, [r3, #8]
 8005a12:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005a16:	d114      	bne.n	8005a42 <UART_Transmit_IT+0x48>
 8005a18:	687b      	ldr	r3, [r7, #4]
 8005a1a:	691b      	ldr	r3, [r3, #16]
 8005a1c:	2b00      	cmp	r3, #0
 8005a1e:	d110      	bne.n	8005a42 <UART_Transmit_IT+0x48>
    {
      tmp = (uint16_t *) huart->pTxBuffPtr;
 8005a20:	687b      	ldr	r3, [r7, #4]
 8005a22:	6a1b      	ldr	r3, [r3, #32]
 8005a24:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8005a26:	68fb      	ldr	r3, [r7, #12]
 8005a28:	881b      	ldrh	r3, [r3, #0]
 8005a2a:	461a      	mov	r2, r3
 8005a2c:	687b      	ldr	r3, [r7, #4]
 8005a2e:	681b      	ldr	r3, [r3, #0]
 8005a30:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005a34:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8005a36:	687b      	ldr	r3, [r7, #4]
 8005a38:	6a1b      	ldr	r3, [r3, #32]
 8005a3a:	1c9a      	adds	r2, r3, #2
 8005a3c:	687b      	ldr	r3, [r7, #4]
 8005a3e:	621a      	str	r2, [r3, #32]
 8005a40:	e008      	b.n	8005a54 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8005a42:	687b      	ldr	r3, [r7, #4]
 8005a44:	6a1b      	ldr	r3, [r3, #32]
 8005a46:	1c59      	adds	r1, r3, #1
 8005a48:	687a      	ldr	r2, [r7, #4]
 8005a4a:	6211      	str	r1, [r2, #32]
 8005a4c:	781a      	ldrb	r2, [r3, #0]
 8005a4e:	687b      	ldr	r3, [r7, #4]
 8005a50:	681b      	ldr	r3, [r3, #0]
 8005a52:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8005a54:	687b      	ldr	r3, [r7, #4]
 8005a56:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8005a58:	b29b      	uxth	r3, r3
 8005a5a:	3b01      	subs	r3, #1
 8005a5c:	b29b      	uxth	r3, r3
 8005a5e:	687a      	ldr	r2, [r7, #4]
 8005a60:	4619      	mov	r1, r3
 8005a62:	84d1      	strh	r1, [r2, #38]	; 0x26
 8005a64:	2b00      	cmp	r3, #0
 8005a66:	d10f      	bne.n	8005a88 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Complete Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8005a68:	687b      	ldr	r3, [r7, #4]
 8005a6a:	681b      	ldr	r3, [r3, #0]
 8005a6c:	68da      	ldr	r2, [r3, #12]
 8005a6e:	687b      	ldr	r3, [r7, #4]
 8005a70:	681b      	ldr	r3, [r3, #0]
 8005a72:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8005a76:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8005a78:	687b      	ldr	r3, [r7, #4]
 8005a7a:	681b      	ldr	r3, [r3, #0]
 8005a7c:	68da      	ldr	r2, [r3, #12]
 8005a7e:	687b      	ldr	r3, [r7, #4]
 8005a80:	681b      	ldr	r3, [r3, #0]
 8005a82:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8005a86:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8005a88:	2300      	movs	r3, #0
 8005a8a:	e000      	b.n	8005a8e <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8005a8c:	2302      	movs	r3, #2
  }
}
 8005a8e:	4618      	mov	r0, r3
 8005a90:	3714      	adds	r7, #20
 8005a92:	46bd      	mov	sp, r7
 8005a94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a98:	4770      	bx	lr

08005a9a <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8005a9a:	b580      	push	{r7, lr}
 8005a9c:	b082      	sub	sp, #8
 8005a9e:	af00      	add	r7, sp, #0
 8005aa0:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8005aa2:	687b      	ldr	r3, [r7, #4]
 8005aa4:	681b      	ldr	r3, [r3, #0]
 8005aa6:	68da      	ldr	r2, [r3, #12]
 8005aa8:	687b      	ldr	r3, [r7, #4]
 8005aaa:	681b      	ldr	r3, [r3, #0]
 8005aac:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8005ab0:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8005ab2:	687b      	ldr	r3, [r7, #4]
 8005ab4:	2220      	movs	r2, #32
 8005ab6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8005aba:	6878      	ldr	r0, [r7, #4]
 8005abc:	f7ff fed6 	bl	800586c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8005ac0:	2300      	movs	r3, #0
}
 8005ac2:	4618      	mov	r0, r3
 8005ac4:	3708      	adds	r7, #8
 8005ac6:	46bd      	mov	sp, r7
 8005ac8:	bd80      	pop	{r7, pc}

08005aca <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8005aca:	b580      	push	{r7, lr}
 8005acc:	b08c      	sub	sp, #48	; 0x30
 8005ace:	af00      	add	r7, sp, #0
 8005ad0:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8005ad2:	687b      	ldr	r3, [r7, #4]
 8005ad4:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8005ad8:	b2db      	uxtb	r3, r3
 8005ada:	2b22      	cmp	r3, #34	; 0x22
 8005adc:	f040 80ab 	bne.w	8005c36 <UART_Receive_IT+0x16c>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005ae0:	687b      	ldr	r3, [r7, #4]
 8005ae2:	689b      	ldr	r3, [r3, #8]
 8005ae4:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005ae8:	d117      	bne.n	8005b1a <UART_Receive_IT+0x50>
 8005aea:	687b      	ldr	r3, [r7, #4]
 8005aec:	691b      	ldr	r3, [r3, #16]
 8005aee:	2b00      	cmp	r3, #0
 8005af0:	d113      	bne.n	8005b1a <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8005af2:	2300      	movs	r3, #0
 8005af4:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8005af6:	687b      	ldr	r3, [r7, #4]
 8005af8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005afa:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8005afc:	687b      	ldr	r3, [r7, #4]
 8005afe:	681b      	ldr	r3, [r3, #0]
 8005b00:	685b      	ldr	r3, [r3, #4]
 8005b02:	b29b      	uxth	r3, r3
 8005b04:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005b08:	b29a      	uxth	r2, r3
 8005b0a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005b0c:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8005b0e:	687b      	ldr	r3, [r7, #4]
 8005b10:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005b12:	1c9a      	adds	r2, r3, #2
 8005b14:	687b      	ldr	r3, [r7, #4]
 8005b16:	629a      	str	r2, [r3, #40]	; 0x28
 8005b18:	e026      	b.n	8005b68 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8005b1a:	687b      	ldr	r3, [r7, #4]
 8005b1c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005b1e:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 8005b20:	2300      	movs	r3, #0
 8005b22:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8005b24:	687b      	ldr	r3, [r7, #4]
 8005b26:	689b      	ldr	r3, [r3, #8]
 8005b28:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8005b2c:	d007      	beq.n	8005b3e <UART_Receive_IT+0x74>
 8005b2e:	687b      	ldr	r3, [r7, #4]
 8005b30:	689b      	ldr	r3, [r3, #8]
 8005b32:	2b00      	cmp	r3, #0
 8005b34:	d10a      	bne.n	8005b4c <UART_Receive_IT+0x82>
 8005b36:	687b      	ldr	r3, [r7, #4]
 8005b38:	691b      	ldr	r3, [r3, #16]
 8005b3a:	2b00      	cmp	r3, #0
 8005b3c:	d106      	bne.n	8005b4c <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8005b3e:	687b      	ldr	r3, [r7, #4]
 8005b40:	681b      	ldr	r3, [r3, #0]
 8005b42:	685b      	ldr	r3, [r3, #4]
 8005b44:	b2da      	uxtb	r2, r3
 8005b46:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005b48:	701a      	strb	r2, [r3, #0]
 8005b4a:	e008      	b.n	8005b5e <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8005b4c:	687b      	ldr	r3, [r7, #4]
 8005b4e:	681b      	ldr	r3, [r3, #0]
 8005b50:	685b      	ldr	r3, [r3, #4]
 8005b52:	b2db      	uxtb	r3, r3
 8005b54:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8005b58:	b2da      	uxtb	r2, r3
 8005b5a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005b5c:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8005b5e:	687b      	ldr	r3, [r7, #4]
 8005b60:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005b62:	1c5a      	adds	r2, r3, #1
 8005b64:	687b      	ldr	r3, [r7, #4]
 8005b66:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8005b68:	687b      	ldr	r3, [r7, #4]
 8005b6a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8005b6c:	b29b      	uxth	r3, r3
 8005b6e:	3b01      	subs	r3, #1
 8005b70:	b29b      	uxth	r3, r3
 8005b72:	687a      	ldr	r2, [r7, #4]
 8005b74:	4619      	mov	r1, r3
 8005b76:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8005b78:	2b00      	cmp	r3, #0
 8005b7a:	d15a      	bne.n	8005c32 <UART_Receive_IT+0x168>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8005b7c:	687b      	ldr	r3, [r7, #4]
 8005b7e:	681b      	ldr	r3, [r3, #0]
 8005b80:	68da      	ldr	r2, [r3, #12]
 8005b82:	687b      	ldr	r3, [r7, #4]
 8005b84:	681b      	ldr	r3, [r3, #0]
 8005b86:	f022 0220 	bic.w	r2, r2, #32
 8005b8a:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8005b8c:	687b      	ldr	r3, [r7, #4]
 8005b8e:	681b      	ldr	r3, [r3, #0]
 8005b90:	68da      	ldr	r2, [r3, #12]
 8005b92:	687b      	ldr	r3, [r7, #4]
 8005b94:	681b      	ldr	r3, [r3, #0]
 8005b96:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8005b9a:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8005b9c:	687b      	ldr	r3, [r7, #4]
 8005b9e:	681b      	ldr	r3, [r3, #0]
 8005ba0:	695a      	ldr	r2, [r3, #20]
 8005ba2:	687b      	ldr	r3, [r7, #4]
 8005ba4:	681b      	ldr	r3, [r3, #0]
 8005ba6:	f022 0201 	bic.w	r2, r2, #1
 8005baa:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8005bac:	687b      	ldr	r3, [r7, #4]
 8005bae:	2220      	movs	r2, #32
 8005bb0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005bb4:	687b      	ldr	r3, [r7, #4]
 8005bb6:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8005bb8:	2b01      	cmp	r3, #1
 8005bba:	d135      	bne.n	8005c28 <UART_Receive_IT+0x15e>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005bbc:	687b      	ldr	r3, [r7, #4]
 8005bbe:	2200      	movs	r2, #0
 8005bc0:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005bc2:	687b      	ldr	r3, [r7, #4]
 8005bc4:	681b      	ldr	r3, [r3, #0]
 8005bc6:	330c      	adds	r3, #12
 8005bc8:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005bca:	697b      	ldr	r3, [r7, #20]
 8005bcc:	e853 3f00 	ldrex	r3, [r3]
 8005bd0:	613b      	str	r3, [r7, #16]
   return(result);
 8005bd2:	693b      	ldr	r3, [r7, #16]
 8005bd4:	f023 0310 	bic.w	r3, r3, #16
 8005bd8:	627b      	str	r3, [r7, #36]	; 0x24
 8005bda:	687b      	ldr	r3, [r7, #4]
 8005bdc:	681b      	ldr	r3, [r3, #0]
 8005bde:	330c      	adds	r3, #12
 8005be0:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8005be2:	623a      	str	r2, [r7, #32]
 8005be4:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005be6:	69f9      	ldr	r1, [r7, #28]
 8005be8:	6a3a      	ldr	r2, [r7, #32]
 8005bea:	e841 2300 	strex	r3, r2, [r1]
 8005bee:	61bb      	str	r3, [r7, #24]
   return(result);
 8005bf0:	69bb      	ldr	r3, [r7, #24]
 8005bf2:	2b00      	cmp	r3, #0
 8005bf4:	d1e5      	bne.n	8005bc2 <UART_Receive_IT+0xf8>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8005bf6:	687b      	ldr	r3, [r7, #4]
 8005bf8:	681b      	ldr	r3, [r3, #0]
 8005bfa:	681b      	ldr	r3, [r3, #0]
 8005bfc:	f003 0310 	and.w	r3, r3, #16
 8005c00:	2b10      	cmp	r3, #16
 8005c02:	d10a      	bne.n	8005c1a <UART_Receive_IT+0x150>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8005c04:	2300      	movs	r3, #0
 8005c06:	60fb      	str	r3, [r7, #12]
 8005c08:	687b      	ldr	r3, [r7, #4]
 8005c0a:	681b      	ldr	r3, [r3, #0]
 8005c0c:	681b      	ldr	r3, [r3, #0]
 8005c0e:	60fb      	str	r3, [r7, #12]
 8005c10:	687b      	ldr	r3, [r7, #4]
 8005c12:	681b      	ldr	r3, [r3, #0]
 8005c14:	685b      	ldr	r3, [r3, #4]
 8005c16:	60fb      	str	r3, [r7, #12]
 8005c18:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8005c1a:	687b      	ldr	r3, [r7, #4]
 8005c1c:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8005c1e:	4619      	mov	r1, r3
 8005c20:	6878      	ldr	r0, [r7, #4]
 8005c22:	f7ff fe2d 	bl	8005880 <HAL_UARTEx_RxEventCallback>
 8005c26:	e002      	b.n	8005c2e <UART_Receive_IT+0x164>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 8005c28:	6878      	ldr	r0, [r7, #4]
 8005c2a:	f7fc f985 	bl	8001f38 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8005c2e:	2300      	movs	r3, #0
 8005c30:	e002      	b.n	8005c38 <UART_Receive_IT+0x16e>
    }
    return HAL_OK;
 8005c32:	2300      	movs	r3, #0
 8005c34:	e000      	b.n	8005c38 <UART_Receive_IT+0x16e>
  }
  else
  {
    return HAL_BUSY;
 8005c36:	2302      	movs	r3, #2
  }
}
 8005c38:	4618      	mov	r0, r3
 8005c3a:	3730      	adds	r7, #48	; 0x30
 8005c3c:	46bd      	mov	sp, r7
 8005c3e:	bd80      	pop	{r7, pc}

08005c40 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005c40:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005c44:	b09f      	sub	sp, #124	; 0x7c
 8005c46:	af00      	add	r7, sp, #0
 8005c48:	66f8      	str	r0, [r7, #108]	; 0x6c
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005c4a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005c4c:	681b      	ldr	r3, [r3, #0]
 8005c4e:	691b      	ldr	r3, [r3, #16]
 8005c50:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 8005c54:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005c56:	68d9      	ldr	r1, [r3, #12]
 8005c58:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005c5a:	681a      	ldr	r2, [r3, #0]
 8005c5c:	ea40 0301 	orr.w	r3, r0, r1
 8005c60:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 8005c62:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005c64:	689a      	ldr	r2, [r3, #8]
 8005c66:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005c68:	691b      	ldr	r3, [r3, #16]
 8005c6a:	431a      	orrs	r2, r3
 8005c6c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005c6e:	695b      	ldr	r3, [r3, #20]
 8005c70:	431a      	orrs	r2, r3
 8005c72:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005c74:	69db      	ldr	r3, [r3, #28]
 8005c76:	4313      	orrs	r3, r2
 8005c78:	673b      	str	r3, [r7, #112]	; 0x70
  MODIFY_REG(huart->Instance->CR1,
 8005c7a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005c7c:	681b      	ldr	r3, [r3, #0]
 8005c7e:	68db      	ldr	r3, [r3, #12]
 8005c80:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 8005c84:	f021 010c 	bic.w	r1, r1, #12
 8005c88:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005c8a:	681a      	ldr	r2, [r3, #0]
 8005c8c:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8005c8e:	430b      	orrs	r3, r1
 8005c90:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8005c92:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005c94:	681b      	ldr	r3, [r3, #0]
 8005c96:	695b      	ldr	r3, [r3, #20]
 8005c98:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 8005c9c:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005c9e:	6999      	ldr	r1, [r3, #24]
 8005ca0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005ca2:	681a      	ldr	r2, [r3, #0]
 8005ca4:	ea40 0301 	orr.w	r3, r0, r1
 8005ca8:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8005caa:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005cac:	681a      	ldr	r2, [r3, #0]
 8005cae:	4bc5      	ldr	r3, [pc, #788]	; (8005fc4 <UART_SetConfig+0x384>)
 8005cb0:	429a      	cmp	r2, r3
 8005cb2:	d004      	beq.n	8005cbe <UART_SetConfig+0x7e>
 8005cb4:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005cb6:	681a      	ldr	r2, [r3, #0]
 8005cb8:	4bc3      	ldr	r3, [pc, #780]	; (8005fc8 <UART_SetConfig+0x388>)
 8005cba:	429a      	cmp	r2, r3
 8005cbc:	d103      	bne.n	8005cc6 <UART_SetConfig+0x86>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8005cbe:	f7fe f9bd 	bl	800403c <HAL_RCC_GetPCLK2Freq>
 8005cc2:	6778      	str	r0, [r7, #116]	; 0x74
 8005cc4:	e002      	b.n	8005ccc <UART_SetConfig+0x8c>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8005cc6:	f7fe f9a5 	bl	8004014 <HAL_RCC_GetPCLK1Freq>
 8005cca:	6778      	str	r0, [r7, #116]	; 0x74
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005ccc:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005cce:	69db      	ldr	r3, [r3, #28]
 8005cd0:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005cd4:	f040 80b6 	bne.w	8005e44 <UART_SetConfig+0x204>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8005cd8:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005cda:	461c      	mov	r4, r3
 8005cdc:	f04f 0500 	mov.w	r5, #0
 8005ce0:	4622      	mov	r2, r4
 8005ce2:	462b      	mov	r3, r5
 8005ce4:	1891      	adds	r1, r2, r2
 8005ce6:	6439      	str	r1, [r7, #64]	; 0x40
 8005ce8:	415b      	adcs	r3, r3
 8005cea:	647b      	str	r3, [r7, #68]	; 0x44
 8005cec:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 8005cf0:	1912      	adds	r2, r2, r4
 8005cf2:	eb45 0303 	adc.w	r3, r5, r3
 8005cf6:	f04f 0000 	mov.w	r0, #0
 8005cfa:	f04f 0100 	mov.w	r1, #0
 8005cfe:	00d9      	lsls	r1, r3, #3
 8005d00:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8005d04:	00d0      	lsls	r0, r2, #3
 8005d06:	4602      	mov	r2, r0
 8005d08:	460b      	mov	r3, r1
 8005d0a:	1911      	adds	r1, r2, r4
 8005d0c:	6639      	str	r1, [r7, #96]	; 0x60
 8005d0e:	416b      	adcs	r3, r5
 8005d10:	667b      	str	r3, [r7, #100]	; 0x64
 8005d12:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005d14:	685b      	ldr	r3, [r3, #4]
 8005d16:	461a      	mov	r2, r3
 8005d18:	f04f 0300 	mov.w	r3, #0
 8005d1c:	1891      	adds	r1, r2, r2
 8005d1e:	63b9      	str	r1, [r7, #56]	; 0x38
 8005d20:	415b      	adcs	r3, r3
 8005d22:	63fb      	str	r3, [r7, #60]	; 0x3c
 8005d24:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8005d28:	e9d7 0118 	ldrd	r0, r1, [r7, #96]	; 0x60
 8005d2c:	f7fa fac0 	bl	80002b0 <__aeabi_uldivmod>
 8005d30:	4602      	mov	r2, r0
 8005d32:	460b      	mov	r3, r1
 8005d34:	4ba5      	ldr	r3, [pc, #660]	; (8005fcc <UART_SetConfig+0x38c>)
 8005d36:	fba3 2302 	umull	r2, r3, r3, r2
 8005d3a:	095b      	lsrs	r3, r3, #5
 8005d3c:	011e      	lsls	r6, r3, #4
 8005d3e:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005d40:	461c      	mov	r4, r3
 8005d42:	f04f 0500 	mov.w	r5, #0
 8005d46:	4622      	mov	r2, r4
 8005d48:	462b      	mov	r3, r5
 8005d4a:	1891      	adds	r1, r2, r2
 8005d4c:	6339      	str	r1, [r7, #48]	; 0x30
 8005d4e:	415b      	adcs	r3, r3
 8005d50:	637b      	str	r3, [r7, #52]	; 0x34
 8005d52:	e9d7 230c 	ldrd	r2, r3, [r7, #48]	; 0x30
 8005d56:	1912      	adds	r2, r2, r4
 8005d58:	eb45 0303 	adc.w	r3, r5, r3
 8005d5c:	f04f 0000 	mov.w	r0, #0
 8005d60:	f04f 0100 	mov.w	r1, #0
 8005d64:	00d9      	lsls	r1, r3, #3
 8005d66:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8005d6a:	00d0      	lsls	r0, r2, #3
 8005d6c:	4602      	mov	r2, r0
 8005d6e:	460b      	mov	r3, r1
 8005d70:	1911      	adds	r1, r2, r4
 8005d72:	65b9      	str	r1, [r7, #88]	; 0x58
 8005d74:	416b      	adcs	r3, r5
 8005d76:	65fb      	str	r3, [r7, #92]	; 0x5c
 8005d78:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005d7a:	685b      	ldr	r3, [r3, #4]
 8005d7c:	461a      	mov	r2, r3
 8005d7e:	f04f 0300 	mov.w	r3, #0
 8005d82:	1891      	adds	r1, r2, r2
 8005d84:	62b9      	str	r1, [r7, #40]	; 0x28
 8005d86:	415b      	adcs	r3, r3
 8005d88:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005d8a:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8005d8e:	e9d7 0116 	ldrd	r0, r1, [r7, #88]	; 0x58
 8005d92:	f7fa fa8d 	bl	80002b0 <__aeabi_uldivmod>
 8005d96:	4602      	mov	r2, r0
 8005d98:	460b      	mov	r3, r1
 8005d9a:	4b8c      	ldr	r3, [pc, #560]	; (8005fcc <UART_SetConfig+0x38c>)
 8005d9c:	fba3 1302 	umull	r1, r3, r3, r2
 8005da0:	095b      	lsrs	r3, r3, #5
 8005da2:	2164      	movs	r1, #100	; 0x64
 8005da4:	fb01 f303 	mul.w	r3, r1, r3
 8005da8:	1ad3      	subs	r3, r2, r3
 8005daa:	00db      	lsls	r3, r3, #3
 8005dac:	3332      	adds	r3, #50	; 0x32
 8005dae:	4a87      	ldr	r2, [pc, #540]	; (8005fcc <UART_SetConfig+0x38c>)
 8005db0:	fba2 2303 	umull	r2, r3, r2, r3
 8005db4:	095b      	lsrs	r3, r3, #5
 8005db6:	005b      	lsls	r3, r3, #1
 8005db8:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 8005dbc:	441e      	add	r6, r3
 8005dbe:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005dc0:	4618      	mov	r0, r3
 8005dc2:	f04f 0100 	mov.w	r1, #0
 8005dc6:	4602      	mov	r2, r0
 8005dc8:	460b      	mov	r3, r1
 8005dca:	1894      	adds	r4, r2, r2
 8005dcc:	623c      	str	r4, [r7, #32]
 8005dce:	415b      	adcs	r3, r3
 8005dd0:	627b      	str	r3, [r7, #36]	; 0x24
 8005dd2:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8005dd6:	1812      	adds	r2, r2, r0
 8005dd8:	eb41 0303 	adc.w	r3, r1, r3
 8005ddc:	f04f 0400 	mov.w	r4, #0
 8005de0:	f04f 0500 	mov.w	r5, #0
 8005de4:	00dd      	lsls	r5, r3, #3
 8005de6:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8005dea:	00d4      	lsls	r4, r2, #3
 8005dec:	4622      	mov	r2, r4
 8005dee:	462b      	mov	r3, r5
 8005df0:	1814      	adds	r4, r2, r0
 8005df2:	653c      	str	r4, [r7, #80]	; 0x50
 8005df4:	414b      	adcs	r3, r1
 8005df6:	657b      	str	r3, [r7, #84]	; 0x54
 8005df8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005dfa:	685b      	ldr	r3, [r3, #4]
 8005dfc:	461a      	mov	r2, r3
 8005dfe:	f04f 0300 	mov.w	r3, #0
 8005e02:	1891      	adds	r1, r2, r2
 8005e04:	61b9      	str	r1, [r7, #24]
 8005e06:	415b      	adcs	r3, r3
 8005e08:	61fb      	str	r3, [r7, #28]
 8005e0a:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8005e0e:	e9d7 0114 	ldrd	r0, r1, [r7, #80]	; 0x50
 8005e12:	f7fa fa4d 	bl	80002b0 <__aeabi_uldivmod>
 8005e16:	4602      	mov	r2, r0
 8005e18:	460b      	mov	r3, r1
 8005e1a:	4b6c      	ldr	r3, [pc, #432]	; (8005fcc <UART_SetConfig+0x38c>)
 8005e1c:	fba3 1302 	umull	r1, r3, r3, r2
 8005e20:	095b      	lsrs	r3, r3, #5
 8005e22:	2164      	movs	r1, #100	; 0x64
 8005e24:	fb01 f303 	mul.w	r3, r1, r3
 8005e28:	1ad3      	subs	r3, r2, r3
 8005e2a:	00db      	lsls	r3, r3, #3
 8005e2c:	3332      	adds	r3, #50	; 0x32
 8005e2e:	4a67      	ldr	r2, [pc, #412]	; (8005fcc <UART_SetConfig+0x38c>)
 8005e30:	fba2 2303 	umull	r2, r3, r2, r3
 8005e34:	095b      	lsrs	r3, r3, #5
 8005e36:	f003 0207 	and.w	r2, r3, #7
 8005e3a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005e3c:	681b      	ldr	r3, [r3, #0]
 8005e3e:	4432      	add	r2, r6
 8005e40:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8005e42:	e0b9      	b.n	8005fb8 <UART_SetConfig+0x378>
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8005e44:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005e46:	461c      	mov	r4, r3
 8005e48:	f04f 0500 	mov.w	r5, #0
 8005e4c:	4622      	mov	r2, r4
 8005e4e:	462b      	mov	r3, r5
 8005e50:	1891      	adds	r1, r2, r2
 8005e52:	6139      	str	r1, [r7, #16]
 8005e54:	415b      	adcs	r3, r3
 8005e56:	617b      	str	r3, [r7, #20]
 8005e58:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8005e5c:	1912      	adds	r2, r2, r4
 8005e5e:	eb45 0303 	adc.w	r3, r5, r3
 8005e62:	f04f 0000 	mov.w	r0, #0
 8005e66:	f04f 0100 	mov.w	r1, #0
 8005e6a:	00d9      	lsls	r1, r3, #3
 8005e6c:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8005e70:	00d0      	lsls	r0, r2, #3
 8005e72:	4602      	mov	r2, r0
 8005e74:	460b      	mov	r3, r1
 8005e76:	eb12 0804 	adds.w	r8, r2, r4
 8005e7a:	eb43 0905 	adc.w	r9, r3, r5
 8005e7e:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005e80:	685b      	ldr	r3, [r3, #4]
 8005e82:	4618      	mov	r0, r3
 8005e84:	f04f 0100 	mov.w	r1, #0
 8005e88:	f04f 0200 	mov.w	r2, #0
 8005e8c:	f04f 0300 	mov.w	r3, #0
 8005e90:	008b      	lsls	r3, r1, #2
 8005e92:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8005e96:	0082      	lsls	r2, r0, #2
 8005e98:	4640      	mov	r0, r8
 8005e9a:	4649      	mov	r1, r9
 8005e9c:	f7fa fa08 	bl	80002b0 <__aeabi_uldivmod>
 8005ea0:	4602      	mov	r2, r0
 8005ea2:	460b      	mov	r3, r1
 8005ea4:	4b49      	ldr	r3, [pc, #292]	; (8005fcc <UART_SetConfig+0x38c>)
 8005ea6:	fba3 2302 	umull	r2, r3, r3, r2
 8005eaa:	095b      	lsrs	r3, r3, #5
 8005eac:	011e      	lsls	r6, r3, #4
 8005eae:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005eb0:	4618      	mov	r0, r3
 8005eb2:	f04f 0100 	mov.w	r1, #0
 8005eb6:	4602      	mov	r2, r0
 8005eb8:	460b      	mov	r3, r1
 8005eba:	1894      	adds	r4, r2, r2
 8005ebc:	60bc      	str	r4, [r7, #8]
 8005ebe:	415b      	adcs	r3, r3
 8005ec0:	60fb      	str	r3, [r7, #12]
 8005ec2:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8005ec6:	1812      	adds	r2, r2, r0
 8005ec8:	eb41 0303 	adc.w	r3, r1, r3
 8005ecc:	f04f 0400 	mov.w	r4, #0
 8005ed0:	f04f 0500 	mov.w	r5, #0
 8005ed4:	00dd      	lsls	r5, r3, #3
 8005ed6:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8005eda:	00d4      	lsls	r4, r2, #3
 8005edc:	4622      	mov	r2, r4
 8005ede:	462b      	mov	r3, r5
 8005ee0:	1814      	adds	r4, r2, r0
 8005ee2:	64bc      	str	r4, [r7, #72]	; 0x48
 8005ee4:	414b      	adcs	r3, r1
 8005ee6:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005ee8:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005eea:	685b      	ldr	r3, [r3, #4]
 8005eec:	4618      	mov	r0, r3
 8005eee:	f04f 0100 	mov.w	r1, #0
 8005ef2:	f04f 0200 	mov.w	r2, #0
 8005ef6:	f04f 0300 	mov.w	r3, #0
 8005efa:	008b      	lsls	r3, r1, #2
 8005efc:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8005f00:	0082      	lsls	r2, r0, #2
 8005f02:	e9d7 0112 	ldrd	r0, r1, [r7, #72]	; 0x48
 8005f06:	f7fa f9d3 	bl	80002b0 <__aeabi_uldivmod>
 8005f0a:	4602      	mov	r2, r0
 8005f0c:	460b      	mov	r3, r1
 8005f0e:	4b2f      	ldr	r3, [pc, #188]	; (8005fcc <UART_SetConfig+0x38c>)
 8005f10:	fba3 1302 	umull	r1, r3, r3, r2
 8005f14:	095b      	lsrs	r3, r3, #5
 8005f16:	2164      	movs	r1, #100	; 0x64
 8005f18:	fb01 f303 	mul.w	r3, r1, r3
 8005f1c:	1ad3      	subs	r3, r2, r3
 8005f1e:	011b      	lsls	r3, r3, #4
 8005f20:	3332      	adds	r3, #50	; 0x32
 8005f22:	4a2a      	ldr	r2, [pc, #168]	; (8005fcc <UART_SetConfig+0x38c>)
 8005f24:	fba2 2303 	umull	r2, r3, r2, r3
 8005f28:	095b      	lsrs	r3, r3, #5
 8005f2a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005f2e:	441e      	add	r6, r3
 8005f30:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8005f32:	4618      	mov	r0, r3
 8005f34:	f04f 0100 	mov.w	r1, #0
 8005f38:	4602      	mov	r2, r0
 8005f3a:	460b      	mov	r3, r1
 8005f3c:	1894      	adds	r4, r2, r2
 8005f3e:	603c      	str	r4, [r7, #0]
 8005f40:	415b      	adcs	r3, r3
 8005f42:	607b      	str	r3, [r7, #4]
 8005f44:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005f48:	1812      	adds	r2, r2, r0
 8005f4a:	eb41 0303 	adc.w	r3, r1, r3
 8005f4e:	f04f 0400 	mov.w	r4, #0
 8005f52:	f04f 0500 	mov.w	r5, #0
 8005f56:	00dd      	lsls	r5, r3, #3
 8005f58:	ea45 7552 	orr.w	r5, r5, r2, lsr #29
 8005f5c:	00d4      	lsls	r4, r2, #3
 8005f5e:	4622      	mov	r2, r4
 8005f60:	462b      	mov	r3, r5
 8005f62:	eb12 0a00 	adds.w	sl, r2, r0
 8005f66:	eb43 0b01 	adc.w	fp, r3, r1
 8005f6a:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005f6c:	685b      	ldr	r3, [r3, #4]
 8005f6e:	4618      	mov	r0, r3
 8005f70:	f04f 0100 	mov.w	r1, #0
 8005f74:	f04f 0200 	mov.w	r2, #0
 8005f78:	f04f 0300 	mov.w	r3, #0
 8005f7c:	008b      	lsls	r3, r1, #2
 8005f7e:	ea43 7390 	orr.w	r3, r3, r0, lsr #30
 8005f82:	0082      	lsls	r2, r0, #2
 8005f84:	4650      	mov	r0, sl
 8005f86:	4659      	mov	r1, fp
 8005f88:	f7fa f992 	bl	80002b0 <__aeabi_uldivmod>
 8005f8c:	4602      	mov	r2, r0
 8005f8e:	460b      	mov	r3, r1
 8005f90:	4b0e      	ldr	r3, [pc, #56]	; (8005fcc <UART_SetConfig+0x38c>)
 8005f92:	fba3 1302 	umull	r1, r3, r3, r2
 8005f96:	095b      	lsrs	r3, r3, #5
 8005f98:	2164      	movs	r1, #100	; 0x64
 8005f9a:	fb01 f303 	mul.w	r3, r1, r3
 8005f9e:	1ad3      	subs	r3, r2, r3
 8005fa0:	011b      	lsls	r3, r3, #4
 8005fa2:	3332      	adds	r3, #50	; 0x32
 8005fa4:	4a09      	ldr	r2, [pc, #36]	; (8005fcc <UART_SetConfig+0x38c>)
 8005fa6:	fba2 2303 	umull	r2, r3, r2, r3
 8005faa:	095b      	lsrs	r3, r3, #5
 8005fac:	f003 020f 	and.w	r2, r3, #15
 8005fb0:	6efb      	ldr	r3, [r7, #108]	; 0x6c
 8005fb2:	681b      	ldr	r3, [r3, #0]
 8005fb4:	4432      	add	r2, r6
 8005fb6:	609a      	str	r2, [r3, #8]
}
 8005fb8:	bf00      	nop
 8005fba:	377c      	adds	r7, #124	; 0x7c
 8005fbc:	46bd      	mov	sp, r7
 8005fbe:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005fc2:	bf00      	nop
 8005fc4:	40011000 	.word	0x40011000
 8005fc8:	40011400 	.word	0x40011400
 8005fcc:	51eb851f 	.word	0x51eb851f

08005fd0 <__errno>:
 8005fd0:	4b01      	ldr	r3, [pc, #4]	; (8005fd8 <__errno+0x8>)
 8005fd2:	6818      	ldr	r0, [r3, #0]
 8005fd4:	4770      	bx	lr
 8005fd6:	bf00      	nop
 8005fd8:	2000002c 	.word	0x2000002c

08005fdc <__libc_init_array>:
 8005fdc:	b570      	push	{r4, r5, r6, lr}
 8005fde:	4d0d      	ldr	r5, [pc, #52]	; (8006014 <__libc_init_array+0x38>)
 8005fe0:	4c0d      	ldr	r4, [pc, #52]	; (8006018 <__libc_init_array+0x3c>)
 8005fe2:	1b64      	subs	r4, r4, r5
 8005fe4:	10a4      	asrs	r4, r4, #2
 8005fe6:	2600      	movs	r6, #0
 8005fe8:	42a6      	cmp	r6, r4
 8005fea:	d109      	bne.n	8006000 <__libc_init_array+0x24>
 8005fec:	4d0b      	ldr	r5, [pc, #44]	; (800601c <__libc_init_array+0x40>)
 8005fee:	4c0c      	ldr	r4, [pc, #48]	; (8006020 <__libc_init_array+0x44>)
 8005ff0:	f000 fc74 	bl	80068dc <_init>
 8005ff4:	1b64      	subs	r4, r4, r5
 8005ff6:	10a4      	asrs	r4, r4, #2
 8005ff8:	2600      	movs	r6, #0
 8005ffa:	42a6      	cmp	r6, r4
 8005ffc:	d105      	bne.n	800600a <__libc_init_array+0x2e>
 8005ffe:	bd70      	pop	{r4, r5, r6, pc}
 8006000:	f855 3b04 	ldr.w	r3, [r5], #4
 8006004:	4798      	blx	r3
 8006006:	3601      	adds	r6, #1
 8006008:	e7ee      	b.n	8005fe8 <__libc_init_array+0xc>
 800600a:	f855 3b04 	ldr.w	r3, [r5], #4
 800600e:	4798      	blx	r3
 8006010:	3601      	adds	r6, #1
 8006012:	e7f2      	b.n	8005ffa <__libc_init_array+0x1e>
 8006014:	080069b0 	.word	0x080069b0
 8006018:	080069b0 	.word	0x080069b0
 800601c:	080069b0 	.word	0x080069b0
 8006020:	080069b4 	.word	0x080069b4

08006024 <memcpy>:
 8006024:	440a      	add	r2, r1
 8006026:	4291      	cmp	r1, r2
 8006028:	f100 33ff 	add.w	r3, r0, #4294967295
 800602c:	d100      	bne.n	8006030 <memcpy+0xc>
 800602e:	4770      	bx	lr
 8006030:	b510      	push	{r4, lr}
 8006032:	f811 4b01 	ldrb.w	r4, [r1], #1
 8006036:	f803 4f01 	strb.w	r4, [r3, #1]!
 800603a:	4291      	cmp	r1, r2
 800603c:	d1f9      	bne.n	8006032 <memcpy+0xe>
 800603e:	bd10      	pop	{r4, pc}

08006040 <memset>:
 8006040:	4402      	add	r2, r0
 8006042:	4603      	mov	r3, r0
 8006044:	4293      	cmp	r3, r2
 8006046:	d100      	bne.n	800604a <memset+0xa>
 8006048:	4770      	bx	lr
 800604a:	f803 1b01 	strb.w	r1, [r3], #1
 800604e:	e7f9      	b.n	8006044 <memset+0x4>

08006050 <sniprintf>:
 8006050:	b40c      	push	{r2, r3}
 8006052:	b530      	push	{r4, r5, lr}
 8006054:	4b17      	ldr	r3, [pc, #92]	; (80060b4 <sniprintf+0x64>)
 8006056:	1e0c      	subs	r4, r1, #0
 8006058:	681d      	ldr	r5, [r3, #0]
 800605a:	b09d      	sub	sp, #116	; 0x74
 800605c:	da08      	bge.n	8006070 <sniprintf+0x20>
 800605e:	238b      	movs	r3, #139	; 0x8b
 8006060:	602b      	str	r3, [r5, #0]
 8006062:	f04f 30ff 	mov.w	r0, #4294967295
 8006066:	b01d      	add	sp, #116	; 0x74
 8006068:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800606c:	b002      	add	sp, #8
 800606e:	4770      	bx	lr
 8006070:	f44f 7302 	mov.w	r3, #520	; 0x208
 8006074:	f8ad 3014 	strh.w	r3, [sp, #20]
 8006078:	bf14      	ite	ne
 800607a:	f104 33ff 	addne.w	r3, r4, #4294967295
 800607e:	4623      	moveq	r3, r4
 8006080:	9304      	str	r3, [sp, #16]
 8006082:	9307      	str	r3, [sp, #28]
 8006084:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8006088:	9002      	str	r0, [sp, #8]
 800608a:	9006      	str	r0, [sp, #24]
 800608c:	f8ad 3016 	strh.w	r3, [sp, #22]
 8006090:	9a20      	ldr	r2, [sp, #128]	; 0x80
 8006092:	ab21      	add	r3, sp, #132	; 0x84
 8006094:	a902      	add	r1, sp, #8
 8006096:	4628      	mov	r0, r5
 8006098:	9301      	str	r3, [sp, #4]
 800609a:	f000 f87b 	bl	8006194 <_svfiprintf_r>
 800609e:	1c43      	adds	r3, r0, #1
 80060a0:	bfbc      	itt	lt
 80060a2:	238b      	movlt	r3, #139	; 0x8b
 80060a4:	602b      	strlt	r3, [r5, #0]
 80060a6:	2c00      	cmp	r4, #0
 80060a8:	d0dd      	beq.n	8006066 <sniprintf+0x16>
 80060aa:	9b02      	ldr	r3, [sp, #8]
 80060ac:	2200      	movs	r2, #0
 80060ae:	701a      	strb	r2, [r3, #0]
 80060b0:	e7d9      	b.n	8006066 <sniprintf+0x16>
 80060b2:	bf00      	nop
 80060b4:	2000002c 	.word	0x2000002c

080060b8 <strncmp>:
 80060b8:	b510      	push	{r4, lr}
 80060ba:	b16a      	cbz	r2, 80060d8 <strncmp+0x20>
 80060bc:	3901      	subs	r1, #1
 80060be:	1884      	adds	r4, r0, r2
 80060c0:	f810 3b01 	ldrb.w	r3, [r0], #1
 80060c4:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 80060c8:	4293      	cmp	r3, r2
 80060ca:	d103      	bne.n	80060d4 <strncmp+0x1c>
 80060cc:	42a0      	cmp	r0, r4
 80060ce:	d001      	beq.n	80060d4 <strncmp+0x1c>
 80060d0:	2b00      	cmp	r3, #0
 80060d2:	d1f5      	bne.n	80060c0 <strncmp+0x8>
 80060d4:	1a98      	subs	r0, r3, r2
 80060d6:	bd10      	pop	{r4, pc}
 80060d8:	4610      	mov	r0, r2
 80060da:	e7fc      	b.n	80060d6 <strncmp+0x1e>

080060dc <__ssputs_r>:
 80060dc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80060e0:	688e      	ldr	r6, [r1, #8]
 80060e2:	429e      	cmp	r6, r3
 80060e4:	4682      	mov	sl, r0
 80060e6:	460c      	mov	r4, r1
 80060e8:	4690      	mov	r8, r2
 80060ea:	461f      	mov	r7, r3
 80060ec:	d838      	bhi.n	8006160 <__ssputs_r+0x84>
 80060ee:	898a      	ldrh	r2, [r1, #12]
 80060f0:	f412 6f90 	tst.w	r2, #1152	; 0x480
 80060f4:	d032      	beq.n	800615c <__ssputs_r+0x80>
 80060f6:	6825      	ldr	r5, [r4, #0]
 80060f8:	6909      	ldr	r1, [r1, #16]
 80060fa:	eba5 0901 	sub.w	r9, r5, r1
 80060fe:	6965      	ldr	r5, [r4, #20]
 8006100:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8006104:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8006108:	3301      	adds	r3, #1
 800610a:	444b      	add	r3, r9
 800610c:	106d      	asrs	r5, r5, #1
 800610e:	429d      	cmp	r5, r3
 8006110:	bf38      	it	cc
 8006112:	461d      	movcc	r5, r3
 8006114:	0553      	lsls	r3, r2, #21
 8006116:	d531      	bpl.n	800617c <__ssputs_r+0xa0>
 8006118:	4629      	mov	r1, r5
 800611a:	f000 fb39 	bl	8006790 <_malloc_r>
 800611e:	4606      	mov	r6, r0
 8006120:	b950      	cbnz	r0, 8006138 <__ssputs_r+0x5c>
 8006122:	230c      	movs	r3, #12
 8006124:	f8ca 3000 	str.w	r3, [sl]
 8006128:	89a3      	ldrh	r3, [r4, #12]
 800612a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800612e:	81a3      	strh	r3, [r4, #12]
 8006130:	f04f 30ff 	mov.w	r0, #4294967295
 8006134:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006138:	6921      	ldr	r1, [r4, #16]
 800613a:	464a      	mov	r2, r9
 800613c:	f7ff ff72 	bl	8006024 <memcpy>
 8006140:	89a3      	ldrh	r3, [r4, #12]
 8006142:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 8006146:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800614a:	81a3      	strh	r3, [r4, #12]
 800614c:	6126      	str	r6, [r4, #16]
 800614e:	6165      	str	r5, [r4, #20]
 8006150:	444e      	add	r6, r9
 8006152:	eba5 0509 	sub.w	r5, r5, r9
 8006156:	6026      	str	r6, [r4, #0]
 8006158:	60a5      	str	r5, [r4, #8]
 800615a:	463e      	mov	r6, r7
 800615c:	42be      	cmp	r6, r7
 800615e:	d900      	bls.n	8006162 <__ssputs_r+0x86>
 8006160:	463e      	mov	r6, r7
 8006162:	4632      	mov	r2, r6
 8006164:	6820      	ldr	r0, [r4, #0]
 8006166:	4641      	mov	r1, r8
 8006168:	f000 faa8 	bl	80066bc <memmove>
 800616c:	68a3      	ldr	r3, [r4, #8]
 800616e:	6822      	ldr	r2, [r4, #0]
 8006170:	1b9b      	subs	r3, r3, r6
 8006172:	4432      	add	r2, r6
 8006174:	60a3      	str	r3, [r4, #8]
 8006176:	6022      	str	r2, [r4, #0]
 8006178:	2000      	movs	r0, #0
 800617a:	e7db      	b.n	8006134 <__ssputs_r+0x58>
 800617c:	462a      	mov	r2, r5
 800617e:	f000 fb61 	bl	8006844 <_realloc_r>
 8006182:	4606      	mov	r6, r0
 8006184:	2800      	cmp	r0, #0
 8006186:	d1e1      	bne.n	800614c <__ssputs_r+0x70>
 8006188:	6921      	ldr	r1, [r4, #16]
 800618a:	4650      	mov	r0, sl
 800618c:	f000 fab0 	bl	80066f0 <_free_r>
 8006190:	e7c7      	b.n	8006122 <__ssputs_r+0x46>
	...

08006194 <_svfiprintf_r>:
 8006194:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006198:	4698      	mov	r8, r3
 800619a:	898b      	ldrh	r3, [r1, #12]
 800619c:	061b      	lsls	r3, r3, #24
 800619e:	b09d      	sub	sp, #116	; 0x74
 80061a0:	4607      	mov	r7, r0
 80061a2:	460d      	mov	r5, r1
 80061a4:	4614      	mov	r4, r2
 80061a6:	d50e      	bpl.n	80061c6 <_svfiprintf_r+0x32>
 80061a8:	690b      	ldr	r3, [r1, #16]
 80061aa:	b963      	cbnz	r3, 80061c6 <_svfiprintf_r+0x32>
 80061ac:	2140      	movs	r1, #64	; 0x40
 80061ae:	f000 faef 	bl	8006790 <_malloc_r>
 80061b2:	6028      	str	r0, [r5, #0]
 80061b4:	6128      	str	r0, [r5, #16]
 80061b6:	b920      	cbnz	r0, 80061c2 <_svfiprintf_r+0x2e>
 80061b8:	230c      	movs	r3, #12
 80061ba:	603b      	str	r3, [r7, #0]
 80061bc:	f04f 30ff 	mov.w	r0, #4294967295
 80061c0:	e0d1      	b.n	8006366 <_svfiprintf_r+0x1d2>
 80061c2:	2340      	movs	r3, #64	; 0x40
 80061c4:	616b      	str	r3, [r5, #20]
 80061c6:	2300      	movs	r3, #0
 80061c8:	9309      	str	r3, [sp, #36]	; 0x24
 80061ca:	2320      	movs	r3, #32
 80061cc:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80061d0:	f8cd 800c 	str.w	r8, [sp, #12]
 80061d4:	2330      	movs	r3, #48	; 0x30
 80061d6:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 8006380 <_svfiprintf_r+0x1ec>
 80061da:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80061de:	f04f 0901 	mov.w	r9, #1
 80061e2:	4623      	mov	r3, r4
 80061e4:	469a      	mov	sl, r3
 80061e6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80061ea:	b10a      	cbz	r2, 80061f0 <_svfiprintf_r+0x5c>
 80061ec:	2a25      	cmp	r2, #37	; 0x25
 80061ee:	d1f9      	bne.n	80061e4 <_svfiprintf_r+0x50>
 80061f0:	ebba 0b04 	subs.w	fp, sl, r4
 80061f4:	d00b      	beq.n	800620e <_svfiprintf_r+0x7a>
 80061f6:	465b      	mov	r3, fp
 80061f8:	4622      	mov	r2, r4
 80061fa:	4629      	mov	r1, r5
 80061fc:	4638      	mov	r0, r7
 80061fe:	f7ff ff6d 	bl	80060dc <__ssputs_r>
 8006202:	3001      	adds	r0, #1
 8006204:	f000 80aa 	beq.w	800635c <_svfiprintf_r+0x1c8>
 8006208:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800620a:	445a      	add	r2, fp
 800620c:	9209      	str	r2, [sp, #36]	; 0x24
 800620e:	f89a 3000 	ldrb.w	r3, [sl]
 8006212:	2b00      	cmp	r3, #0
 8006214:	f000 80a2 	beq.w	800635c <_svfiprintf_r+0x1c8>
 8006218:	2300      	movs	r3, #0
 800621a:	f04f 32ff 	mov.w	r2, #4294967295
 800621e:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006222:	f10a 0a01 	add.w	sl, sl, #1
 8006226:	9304      	str	r3, [sp, #16]
 8006228:	9307      	str	r3, [sp, #28]
 800622a:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800622e:	931a      	str	r3, [sp, #104]	; 0x68
 8006230:	4654      	mov	r4, sl
 8006232:	2205      	movs	r2, #5
 8006234:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006238:	4851      	ldr	r0, [pc, #324]	; (8006380 <_svfiprintf_r+0x1ec>)
 800623a:	f7f9 ffe9 	bl	8000210 <memchr>
 800623e:	9a04      	ldr	r2, [sp, #16]
 8006240:	b9d8      	cbnz	r0, 800627a <_svfiprintf_r+0xe6>
 8006242:	06d0      	lsls	r0, r2, #27
 8006244:	bf44      	itt	mi
 8006246:	2320      	movmi	r3, #32
 8006248:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800624c:	0711      	lsls	r1, r2, #28
 800624e:	bf44      	itt	mi
 8006250:	232b      	movmi	r3, #43	; 0x2b
 8006252:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8006256:	f89a 3000 	ldrb.w	r3, [sl]
 800625a:	2b2a      	cmp	r3, #42	; 0x2a
 800625c:	d015      	beq.n	800628a <_svfiprintf_r+0xf6>
 800625e:	9a07      	ldr	r2, [sp, #28]
 8006260:	4654      	mov	r4, sl
 8006262:	2000      	movs	r0, #0
 8006264:	f04f 0c0a 	mov.w	ip, #10
 8006268:	4621      	mov	r1, r4
 800626a:	f811 3b01 	ldrb.w	r3, [r1], #1
 800626e:	3b30      	subs	r3, #48	; 0x30
 8006270:	2b09      	cmp	r3, #9
 8006272:	d94e      	bls.n	8006312 <_svfiprintf_r+0x17e>
 8006274:	b1b0      	cbz	r0, 80062a4 <_svfiprintf_r+0x110>
 8006276:	9207      	str	r2, [sp, #28]
 8006278:	e014      	b.n	80062a4 <_svfiprintf_r+0x110>
 800627a:	eba0 0308 	sub.w	r3, r0, r8
 800627e:	fa09 f303 	lsl.w	r3, r9, r3
 8006282:	4313      	orrs	r3, r2
 8006284:	9304      	str	r3, [sp, #16]
 8006286:	46a2      	mov	sl, r4
 8006288:	e7d2      	b.n	8006230 <_svfiprintf_r+0x9c>
 800628a:	9b03      	ldr	r3, [sp, #12]
 800628c:	1d19      	adds	r1, r3, #4
 800628e:	681b      	ldr	r3, [r3, #0]
 8006290:	9103      	str	r1, [sp, #12]
 8006292:	2b00      	cmp	r3, #0
 8006294:	bfbb      	ittet	lt
 8006296:	425b      	neglt	r3, r3
 8006298:	f042 0202 	orrlt.w	r2, r2, #2
 800629c:	9307      	strge	r3, [sp, #28]
 800629e:	9307      	strlt	r3, [sp, #28]
 80062a0:	bfb8      	it	lt
 80062a2:	9204      	strlt	r2, [sp, #16]
 80062a4:	7823      	ldrb	r3, [r4, #0]
 80062a6:	2b2e      	cmp	r3, #46	; 0x2e
 80062a8:	d10c      	bne.n	80062c4 <_svfiprintf_r+0x130>
 80062aa:	7863      	ldrb	r3, [r4, #1]
 80062ac:	2b2a      	cmp	r3, #42	; 0x2a
 80062ae:	d135      	bne.n	800631c <_svfiprintf_r+0x188>
 80062b0:	9b03      	ldr	r3, [sp, #12]
 80062b2:	1d1a      	adds	r2, r3, #4
 80062b4:	681b      	ldr	r3, [r3, #0]
 80062b6:	9203      	str	r2, [sp, #12]
 80062b8:	2b00      	cmp	r3, #0
 80062ba:	bfb8      	it	lt
 80062bc:	f04f 33ff 	movlt.w	r3, #4294967295
 80062c0:	3402      	adds	r4, #2
 80062c2:	9305      	str	r3, [sp, #20]
 80062c4:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 8006390 <_svfiprintf_r+0x1fc>
 80062c8:	7821      	ldrb	r1, [r4, #0]
 80062ca:	2203      	movs	r2, #3
 80062cc:	4650      	mov	r0, sl
 80062ce:	f7f9 ff9f 	bl	8000210 <memchr>
 80062d2:	b140      	cbz	r0, 80062e6 <_svfiprintf_r+0x152>
 80062d4:	2340      	movs	r3, #64	; 0x40
 80062d6:	eba0 000a 	sub.w	r0, r0, sl
 80062da:	fa03 f000 	lsl.w	r0, r3, r0
 80062de:	9b04      	ldr	r3, [sp, #16]
 80062e0:	4303      	orrs	r3, r0
 80062e2:	3401      	adds	r4, #1
 80062e4:	9304      	str	r3, [sp, #16]
 80062e6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80062ea:	4826      	ldr	r0, [pc, #152]	; (8006384 <_svfiprintf_r+0x1f0>)
 80062ec:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80062f0:	2206      	movs	r2, #6
 80062f2:	f7f9 ff8d 	bl	8000210 <memchr>
 80062f6:	2800      	cmp	r0, #0
 80062f8:	d038      	beq.n	800636c <_svfiprintf_r+0x1d8>
 80062fa:	4b23      	ldr	r3, [pc, #140]	; (8006388 <_svfiprintf_r+0x1f4>)
 80062fc:	bb1b      	cbnz	r3, 8006346 <_svfiprintf_r+0x1b2>
 80062fe:	9b03      	ldr	r3, [sp, #12]
 8006300:	3307      	adds	r3, #7
 8006302:	f023 0307 	bic.w	r3, r3, #7
 8006306:	3308      	adds	r3, #8
 8006308:	9303      	str	r3, [sp, #12]
 800630a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800630c:	4433      	add	r3, r6
 800630e:	9309      	str	r3, [sp, #36]	; 0x24
 8006310:	e767      	b.n	80061e2 <_svfiprintf_r+0x4e>
 8006312:	fb0c 3202 	mla	r2, ip, r2, r3
 8006316:	460c      	mov	r4, r1
 8006318:	2001      	movs	r0, #1
 800631a:	e7a5      	b.n	8006268 <_svfiprintf_r+0xd4>
 800631c:	2300      	movs	r3, #0
 800631e:	3401      	adds	r4, #1
 8006320:	9305      	str	r3, [sp, #20]
 8006322:	4619      	mov	r1, r3
 8006324:	f04f 0c0a 	mov.w	ip, #10
 8006328:	4620      	mov	r0, r4
 800632a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800632e:	3a30      	subs	r2, #48	; 0x30
 8006330:	2a09      	cmp	r2, #9
 8006332:	d903      	bls.n	800633c <_svfiprintf_r+0x1a8>
 8006334:	2b00      	cmp	r3, #0
 8006336:	d0c5      	beq.n	80062c4 <_svfiprintf_r+0x130>
 8006338:	9105      	str	r1, [sp, #20]
 800633a:	e7c3      	b.n	80062c4 <_svfiprintf_r+0x130>
 800633c:	fb0c 2101 	mla	r1, ip, r1, r2
 8006340:	4604      	mov	r4, r0
 8006342:	2301      	movs	r3, #1
 8006344:	e7f0      	b.n	8006328 <_svfiprintf_r+0x194>
 8006346:	ab03      	add	r3, sp, #12
 8006348:	9300      	str	r3, [sp, #0]
 800634a:	462a      	mov	r2, r5
 800634c:	4b0f      	ldr	r3, [pc, #60]	; (800638c <_svfiprintf_r+0x1f8>)
 800634e:	a904      	add	r1, sp, #16
 8006350:	4638      	mov	r0, r7
 8006352:	f3af 8000 	nop.w
 8006356:	1c42      	adds	r2, r0, #1
 8006358:	4606      	mov	r6, r0
 800635a:	d1d6      	bne.n	800630a <_svfiprintf_r+0x176>
 800635c:	89ab      	ldrh	r3, [r5, #12]
 800635e:	065b      	lsls	r3, r3, #25
 8006360:	f53f af2c 	bmi.w	80061bc <_svfiprintf_r+0x28>
 8006364:	9809      	ldr	r0, [sp, #36]	; 0x24
 8006366:	b01d      	add	sp, #116	; 0x74
 8006368:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800636c:	ab03      	add	r3, sp, #12
 800636e:	9300      	str	r3, [sp, #0]
 8006370:	462a      	mov	r2, r5
 8006372:	4b06      	ldr	r3, [pc, #24]	; (800638c <_svfiprintf_r+0x1f8>)
 8006374:	a904      	add	r1, sp, #16
 8006376:	4638      	mov	r0, r7
 8006378:	f000 f87a 	bl	8006470 <_printf_i>
 800637c:	e7eb      	b.n	8006356 <_svfiprintf_r+0x1c2>
 800637e:	bf00      	nop
 8006380:	08006974 	.word	0x08006974
 8006384:	0800697e 	.word	0x0800697e
 8006388:	00000000 	.word	0x00000000
 800638c:	080060dd 	.word	0x080060dd
 8006390:	0800697a 	.word	0x0800697a

08006394 <_printf_common>:
 8006394:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006398:	4616      	mov	r6, r2
 800639a:	4699      	mov	r9, r3
 800639c:	688a      	ldr	r2, [r1, #8]
 800639e:	690b      	ldr	r3, [r1, #16]
 80063a0:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80063a4:	4293      	cmp	r3, r2
 80063a6:	bfb8      	it	lt
 80063a8:	4613      	movlt	r3, r2
 80063aa:	6033      	str	r3, [r6, #0]
 80063ac:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80063b0:	4607      	mov	r7, r0
 80063b2:	460c      	mov	r4, r1
 80063b4:	b10a      	cbz	r2, 80063ba <_printf_common+0x26>
 80063b6:	3301      	adds	r3, #1
 80063b8:	6033      	str	r3, [r6, #0]
 80063ba:	6823      	ldr	r3, [r4, #0]
 80063bc:	0699      	lsls	r1, r3, #26
 80063be:	bf42      	ittt	mi
 80063c0:	6833      	ldrmi	r3, [r6, #0]
 80063c2:	3302      	addmi	r3, #2
 80063c4:	6033      	strmi	r3, [r6, #0]
 80063c6:	6825      	ldr	r5, [r4, #0]
 80063c8:	f015 0506 	ands.w	r5, r5, #6
 80063cc:	d106      	bne.n	80063dc <_printf_common+0x48>
 80063ce:	f104 0a19 	add.w	sl, r4, #25
 80063d2:	68e3      	ldr	r3, [r4, #12]
 80063d4:	6832      	ldr	r2, [r6, #0]
 80063d6:	1a9b      	subs	r3, r3, r2
 80063d8:	42ab      	cmp	r3, r5
 80063da:	dc26      	bgt.n	800642a <_printf_common+0x96>
 80063dc:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 80063e0:	1e13      	subs	r3, r2, #0
 80063e2:	6822      	ldr	r2, [r4, #0]
 80063e4:	bf18      	it	ne
 80063e6:	2301      	movne	r3, #1
 80063e8:	0692      	lsls	r2, r2, #26
 80063ea:	d42b      	bmi.n	8006444 <_printf_common+0xb0>
 80063ec:	f104 0243 	add.w	r2, r4, #67	; 0x43
 80063f0:	4649      	mov	r1, r9
 80063f2:	4638      	mov	r0, r7
 80063f4:	47c0      	blx	r8
 80063f6:	3001      	adds	r0, #1
 80063f8:	d01e      	beq.n	8006438 <_printf_common+0xa4>
 80063fa:	6823      	ldr	r3, [r4, #0]
 80063fc:	68e5      	ldr	r5, [r4, #12]
 80063fe:	6832      	ldr	r2, [r6, #0]
 8006400:	f003 0306 	and.w	r3, r3, #6
 8006404:	2b04      	cmp	r3, #4
 8006406:	bf08      	it	eq
 8006408:	1aad      	subeq	r5, r5, r2
 800640a:	68a3      	ldr	r3, [r4, #8]
 800640c:	6922      	ldr	r2, [r4, #16]
 800640e:	bf0c      	ite	eq
 8006410:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006414:	2500      	movne	r5, #0
 8006416:	4293      	cmp	r3, r2
 8006418:	bfc4      	itt	gt
 800641a:	1a9b      	subgt	r3, r3, r2
 800641c:	18ed      	addgt	r5, r5, r3
 800641e:	2600      	movs	r6, #0
 8006420:	341a      	adds	r4, #26
 8006422:	42b5      	cmp	r5, r6
 8006424:	d11a      	bne.n	800645c <_printf_common+0xc8>
 8006426:	2000      	movs	r0, #0
 8006428:	e008      	b.n	800643c <_printf_common+0xa8>
 800642a:	2301      	movs	r3, #1
 800642c:	4652      	mov	r2, sl
 800642e:	4649      	mov	r1, r9
 8006430:	4638      	mov	r0, r7
 8006432:	47c0      	blx	r8
 8006434:	3001      	adds	r0, #1
 8006436:	d103      	bne.n	8006440 <_printf_common+0xac>
 8006438:	f04f 30ff 	mov.w	r0, #4294967295
 800643c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006440:	3501      	adds	r5, #1
 8006442:	e7c6      	b.n	80063d2 <_printf_common+0x3e>
 8006444:	18e1      	adds	r1, r4, r3
 8006446:	1c5a      	adds	r2, r3, #1
 8006448:	2030      	movs	r0, #48	; 0x30
 800644a:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800644e:	4422      	add	r2, r4
 8006450:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8006454:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8006458:	3302      	adds	r3, #2
 800645a:	e7c7      	b.n	80063ec <_printf_common+0x58>
 800645c:	2301      	movs	r3, #1
 800645e:	4622      	mov	r2, r4
 8006460:	4649      	mov	r1, r9
 8006462:	4638      	mov	r0, r7
 8006464:	47c0      	blx	r8
 8006466:	3001      	adds	r0, #1
 8006468:	d0e6      	beq.n	8006438 <_printf_common+0xa4>
 800646a:	3601      	adds	r6, #1
 800646c:	e7d9      	b.n	8006422 <_printf_common+0x8e>
	...

08006470 <_printf_i>:
 8006470:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006474:	460c      	mov	r4, r1
 8006476:	4691      	mov	r9, r2
 8006478:	7e27      	ldrb	r7, [r4, #24]
 800647a:	990c      	ldr	r1, [sp, #48]	; 0x30
 800647c:	2f78      	cmp	r7, #120	; 0x78
 800647e:	4680      	mov	r8, r0
 8006480:	469a      	mov	sl, r3
 8006482:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8006486:	d807      	bhi.n	8006498 <_printf_i+0x28>
 8006488:	2f62      	cmp	r7, #98	; 0x62
 800648a:	d80a      	bhi.n	80064a2 <_printf_i+0x32>
 800648c:	2f00      	cmp	r7, #0
 800648e:	f000 80d8 	beq.w	8006642 <_printf_i+0x1d2>
 8006492:	2f58      	cmp	r7, #88	; 0x58
 8006494:	f000 80a3 	beq.w	80065de <_printf_i+0x16e>
 8006498:	f104 0642 	add.w	r6, r4, #66	; 0x42
 800649c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80064a0:	e03a      	b.n	8006518 <_printf_i+0xa8>
 80064a2:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80064a6:	2b15      	cmp	r3, #21
 80064a8:	d8f6      	bhi.n	8006498 <_printf_i+0x28>
 80064aa:	a001      	add	r0, pc, #4	; (adr r0, 80064b0 <_printf_i+0x40>)
 80064ac:	f850 f023 	ldr.w	pc, [r0, r3, lsl #2]
 80064b0:	08006509 	.word	0x08006509
 80064b4:	0800651d 	.word	0x0800651d
 80064b8:	08006499 	.word	0x08006499
 80064bc:	08006499 	.word	0x08006499
 80064c0:	08006499 	.word	0x08006499
 80064c4:	08006499 	.word	0x08006499
 80064c8:	0800651d 	.word	0x0800651d
 80064cc:	08006499 	.word	0x08006499
 80064d0:	08006499 	.word	0x08006499
 80064d4:	08006499 	.word	0x08006499
 80064d8:	08006499 	.word	0x08006499
 80064dc:	08006629 	.word	0x08006629
 80064e0:	0800654d 	.word	0x0800654d
 80064e4:	0800660b 	.word	0x0800660b
 80064e8:	08006499 	.word	0x08006499
 80064ec:	08006499 	.word	0x08006499
 80064f0:	0800664b 	.word	0x0800664b
 80064f4:	08006499 	.word	0x08006499
 80064f8:	0800654d 	.word	0x0800654d
 80064fc:	08006499 	.word	0x08006499
 8006500:	08006499 	.word	0x08006499
 8006504:	08006613 	.word	0x08006613
 8006508:	680b      	ldr	r3, [r1, #0]
 800650a:	1d1a      	adds	r2, r3, #4
 800650c:	681b      	ldr	r3, [r3, #0]
 800650e:	600a      	str	r2, [r1, #0]
 8006510:	f104 0642 	add.w	r6, r4, #66	; 0x42
 8006514:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8006518:	2301      	movs	r3, #1
 800651a:	e0a3      	b.n	8006664 <_printf_i+0x1f4>
 800651c:	6825      	ldr	r5, [r4, #0]
 800651e:	6808      	ldr	r0, [r1, #0]
 8006520:	062e      	lsls	r6, r5, #24
 8006522:	f100 0304 	add.w	r3, r0, #4
 8006526:	d50a      	bpl.n	800653e <_printf_i+0xce>
 8006528:	6805      	ldr	r5, [r0, #0]
 800652a:	600b      	str	r3, [r1, #0]
 800652c:	2d00      	cmp	r5, #0
 800652e:	da03      	bge.n	8006538 <_printf_i+0xc8>
 8006530:	232d      	movs	r3, #45	; 0x2d
 8006532:	426d      	negs	r5, r5
 8006534:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8006538:	485e      	ldr	r0, [pc, #376]	; (80066b4 <_printf_i+0x244>)
 800653a:	230a      	movs	r3, #10
 800653c:	e019      	b.n	8006572 <_printf_i+0x102>
 800653e:	f015 0f40 	tst.w	r5, #64	; 0x40
 8006542:	6805      	ldr	r5, [r0, #0]
 8006544:	600b      	str	r3, [r1, #0]
 8006546:	bf18      	it	ne
 8006548:	b22d      	sxthne	r5, r5
 800654a:	e7ef      	b.n	800652c <_printf_i+0xbc>
 800654c:	680b      	ldr	r3, [r1, #0]
 800654e:	6825      	ldr	r5, [r4, #0]
 8006550:	1d18      	adds	r0, r3, #4
 8006552:	6008      	str	r0, [r1, #0]
 8006554:	0628      	lsls	r0, r5, #24
 8006556:	d501      	bpl.n	800655c <_printf_i+0xec>
 8006558:	681d      	ldr	r5, [r3, #0]
 800655a:	e002      	b.n	8006562 <_printf_i+0xf2>
 800655c:	0669      	lsls	r1, r5, #25
 800655e:	d5fb      	bpl.n	8006558 <_printf_i+0xe8>
 8006560:	881d      	ldrh	r5, [r3, #0]
 8006562:	4854      	ldr	r0, [pc, #336]	; (80066b4 <_printf_i+0x244>)
 8006564:	2f6f      	cmp	r7, #111	; 0x6f
 8006566:	bf0c      	ite	eq
 8006568:	2308      	moveq	r3, #8
 800656a:	230a      	movne	r3, #10
 800656c:	2100      	movs	r1, #0
 800656e:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 8006572:	6866      	ldr	r6, [r4, #4]
 8006574:	60a6      	str	r6, [r4, #8]
 8006576:	2e00      	cmp	r6, #0
 8006578:	bfa2      	ittt	ge
 800657a:	6821      	ldrge	r1, [r4, #0]
 800657c:	f021 0104 	bicge.w	r1, r1, #4
 8006580:	6021      	strge	r1, [r4, #0]
 8006582:	b90d      	cbnz	r5, 8006588 <_printf_i+0x118>
 8006584:	2e00      	cmp	r6, #0
 8006586:	d04d      	beq.n	8006624 <_printf_i+0x1b4>
 8006588:	4616      	mov	r6, r2
 800658a:	fbb5 f1f3 	udiv	r1, r5, r3
 800658e:	fb03 5711 	mls	r7, r3, r1, r5
 8006592:	5dc7      	ldrb	r7, [r0, r7]
 8006594:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8006598:	462f      	mov	r7, r5
 800659a:	42bb      	cmp	r3, r7
 800659c:	460d      	mov	r5, r1
 800659e:	d9f4      	bls.n	800658a <_printf_i+0x11a>
 80065a0:	2b08      	cmp	r3, #8
 80065a2:	d10b      	bne.n	80065bc <_printf_i+0x14c>
 80065a4:	6823      	ldr	r3, [r4, #0]
 80065a6:	07df      	lsls	r7, r3, #31
 80065a8:	d508      	bpl.n	80065bc <_printf_i+0x14c>
 80065aa:	6923      	ldr	r3, [r4, #16]
 80065ac:	6861      	ldr	r1, [r4, #4]
 80065ae:	4299      	cmp	r1, r3
 80065b0:	bfde      	ittt	le
 80065b2:	2330      	movle	r3, #48	; 0x30
 80065b4:	f806 3c01 	strble.w	r3, [r6, #-1]
 80065b8:	f106 36ff 	addle.w	r6, r6, #4294967295
 80065bc:	1b92      	subs	r2, r2, r6
 80065be:	6122      	str	r2, [r4, #16]
 80065c0:	f8cd a000 	str.w	sl, [sp]
 80065c4:	464b      	mov	r3, r9
 80065c6:	aa03      	add	r2, sp, #12
 80065c8:	4621      	mov	r1, r4
 80065ca:	4640      	mov	r0, r8
 80065cc:	f7ff fee2 	bl	8006394 <_printf_common>
 80065d0:	3001      	adds	r0, #1
 80065d2:	d14c      	bne.n	800666e <_printf_i+0x1fe>
 80065d4:	f04f 30ff 	mov.w	r0, #4294967295
 80065d8:	b004      	add	sp, #16
 80065da:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80065de:	4835      	ldr	r0, [pc, #212]	; (80066b4 <_printf_i+0x244>)
 80065e0:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 80065e4:	6823      	ldr	r3, [r4, #0]
 80065e6:	680e      	ldr	r6, [r1, #0]
 80065e8:	061f      	lsls	r7, r3, #24
 80065ea:	f856 5b04 	ldr.w	r5, [r6], #4
 80065ee:	600e      	str	r6, [r1, #0]
 80065f0:	d514      	bpl.n	800661c <_printf_i+0x1ac>
 80065f2:	07d9      	lsls	r1, r3, #31
 80065f4:	bf44      	itt	mi
 80065f6:	f043 0320 	orrmi.w	r3, r3, #32
 80065fa:	6023      	strmi	r3, [r4, #0]
 80065fc:	b91d      	cbnz	r5, 8006606 <_printf_i+0x196>
 80065fe:	6823      	ldr	r3, [r4, #0]
 8006600:	f023 0320 	bic.w	r3, r3, #32
 8006604:	6023      	str	r3, [r4, #0]
 8006606:	2310      	movs	r3, #16
 8006608:	e7b0      	b.n	800656c <_printf_i+0xfc>
 800660a:	6823      	ldr	r3, [r4, #0]
 800660c:	f043 0320 	orr.w	r3, r3, #32
 8006610:	6023      	str	r3, [r4, #0]
 8006612:	2378      	movs	r3, #120	; 0x78
 8006614:	4828      	ldr	r0, [pc, #160]	; (80066b8 <_printf_i+0x248>)
 8006616:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800661a:	e7e3      	b.n	80065e4 <_printf_i+0x174>
 800661c:	065e      	lsls	r6, r3, #25
 800661e:	bf48      	it	mi
 8006620:	b2ad      	uxthmi	r5, r5
 8006622:	e7e6      	b.n	80065f2 <_printf_i+0x182>
 8006624:	4616      	mov	r6, r2
 8006626:	e7bb      	b.n	80065a0 <_printf_i+0x130>
 8006628:	680b      	ldr	r3, [r1, #0]
 800662a:	6826      	ldr	r6, [r4, #0]
 800662c:	6960      	ldr	r0, [r4, #20]
 800662e:	1d1d      	adds	r5, r3, #4
 8006630:	600d      	str	r5, [r1, #0]
 8006632:	0635      	lsls	r5, r6, #24
 8006634:	681b      	ldr	r3, [r3, #0]
 8006636:	d501      	bpl.n	800663c <_printf_i+0x1cc>
 8006638:	6018      	str	r0, [r3, #0]
 800663a:	e002      	b.n	8006642 <_printf_i+0x1d2>
 800663c:	0671      	lsls	r1, r6, #25
 800663e:	d5fb      	bpl.n	8006638 <_printf_i+0x1c8>
 8006640:	8018      	strh	r0, [r3, #0]
 8006642:	2300      	movs	r3, #0
 8006644:	6123      	str	r3, [r4, #16]
 8006646:	4616      	mov	r6, r2
 8006648:	e7ba      	b.n	80065c0 <_printf_i+0x150>
 800664a:	680b      	ldr	r3, [r1, #0]
 800664c:	1d1a      	adds	r2, r3, #4
 800664e:	600a      	str	r2, [r1, #0]
 8006650:	681e      	ldr	r6, [r3, #0]
 8006652:	6862      	ldr	r2, [r4, #4]
 8006654:	2100      	movs	r1, #0
 8006656:	4630      	mov	r0, r6
 8006658:	f7f9 fdda 	bl	8000210 <memchr>
 800665c:	b108      	cbz	r0, 8006662 <_printf_i+0x1f2>
 800665e:	1b80      	subs	r0, r0, r6
 8006660:	6060      	str	r0, [r4, #4]
 8006662:	6863      	ldr	r3, [r4, #4]
 8006664:	6123      	str	r3, [r4, #16]
 8006666:	2300      	movs	r3, #0
 8006668:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800666c:	e7a8      	b.n	80065c0 <_printf_i+0x150>
 800666e:	6923      	ldr	r3, [r4, #16]
 8006670:	4632      	mov	r2, r6
 8006672:	4649      	mov	r1, r9
 8006674:	4640      	mov	r0, r8
 8006676:	47d0      	blx	sl
 8006678:	3001      	adds	r0, #1
 800667a:	d0ab      	beq.n	80065d4 <_printf_i+0x164>
 800667c:	6823      	ldr	r3, [r4, #0]
 800667e:	079b      	lsls	r3, r3, #30
 8006680:	d413      	bmi.n	80066aa <_printf_i+0x23a>
 8006682:	68e0      	ldr	r0, [r4, #12]
 8006684:	9b03      	ldr	r3, [sp, #12]
 8006686:	4298      	cmp	r0, r3
 8006688:	bfb8      	it	lt
 800668a:	4618      	movlt	r0, r3
 800668c:	e7a4      	b.n	80065d8 <_printf_i+0x168>
 800668e:	2301      	movs	r3, #1
 8006690:	4632      	mov	r2, r6
 8006692:	4649      	mov	r1, r9
 8006694:	4640      	mov	r0, r8
 8006696:	47d0      	blx	sl
 8006698:	3001      	adds	r0, #1
 800669a:	d09b      	beq.n	80065d4 <_printf_i+0x164>
 800669c:	3501      	adds	r5, #1
 800669e:	68e3      	ldr	r3, [r4, #12]
 80066a0:	9903      	ldr	r1, [sp, #12]
 80066a2:	1a5b      	subs	r3, r3, r1
 80066a4:	42ab      	cmp	r3, r5
 80066a6:	dcf2      	bgt.n	800668e <_printf_i+0x21e>
 80066a8:	e7eb      	b.n	8006682 <_printf_i+0x212>
 80066aa:	2500      	movs	r5, #0
 80066ac:	f104 0619 	add.w	r6, r4, #25
 80066b0:	e7f5      	b.n	800669e <_printf_i+0x22e>
 80066b2:	bf00      	nop
 80066b4:	08006985 	.word	0x08006985
 80066b8:	08006996 	.word	0x08006996

080066bc <memmove>:
 80066bc:	4288      	cmp	r0, r1
 80066be:	b510      	push	{r4, lr}
 80066c0:	eb01 0402 	add.w	r4, r1, r2
 80066c4:	d902      	bls.n	80066cc <memmove+0x10>
 80066c6:	4284      	cmp	r4, r0
 80066c8:	4623      	mov	r3, r4
 80066ca:	d807      	bhi.n	80066dc <memmove+0x20>
 80066cc:	1e43      	subs	r3, r0, #1
 80066ce:	42a1      	cmp	r1, r4
 80066d0:	d008      	beq.n	80066e4 <memmove+0x28>
 80066d2:	f811 2b01 	ldrb.w	r2, [r1], #1
 80066d6:	f803 2f01 	strb.w	r2, [r3, #1]!
 80066da:	e7f8      	b.n	80066ce <memmove+0x12>
 80066dc:	4402      	add	r2, r0
 80066de:	4601      	mov	r1, r0
 80066e0:	428a      	cmp	r2, r1
 80066e2:	d100      	bne.n	80066e6 <memmove+0x2a>
 80066e4:	bd10      	pop	{r4, pc}
 80066e6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80066ea:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80066ee:	e7f7      	b.n	80066e0 <memmove+0x24>

080066f0 <_free_r>:
 80066f0:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80066f2:	2900      	cmp	r1, #0
 80066f4:	d048      	beq.n	8006788 <_free_r+0x98>
 80066f6:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80066fa:	9001      	str	r0, [sp, #4]
 80066fc:	2b00      	cmp	r3, #0
 80066fe:	f1a1 0404 	sub.w	r4, r1, #4
 8006702:	bfb8      	it	lt
 8006704:	18e4      	addlt	r4, r4, r3
 8006706:	f000 f8d3 	bl	80068b0 <__malloc_lock>
 800670a:	4a20      	ldr	r2, [pc, #128]	; (800678c <_free_r+0x9c>)
 800670c:	9801      	ldr	r0, [sp, #4]
 800670e:	6813      	ldr	r3, [r2, #0]
 8006710:	4615      	mov	r5, r2
 8006712:	b933      	cbnz	r3, 8006722 <_free_r+0x32>
 8006714:	6063      	str	r3, [r4, #4]
 8006716:	6014      	str	r4, [r2, #0]
 8006718:	b003      	add	sp, #12
 800671a:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800671e:	f000 b8cd 	b.w	80068bc <__malloc_unlock>
 8006722:	42a3      	cmp	r3, r4
 8006724:	d90b      	bls.n	800673e <_free_r+0x4e>
 8006726:	6821      	ldr	r1, [r4, #0]
 8006728:	1862      	adds	r2, r4, r1
 800672a:	4293      	cmp	r3, r2
 800672c:	bf04      	itt	eq
 800672e:	681a      	ldreq	r2, [r3, #0]
 8006730:	685b      	ldreq	r3, [r3, #4]
 8006732:	6063      	str	r3, [r4, #4]
 8006734:	bf04      	itt	eq
 8006736:	1852      	addeq	r2, r2, r1
 8006738:	6022      	streq	r2, [r4, #0]
 800673a:	602c      	str	r4, [r5, #0]
 800673c:	e7ec      	b.n	8006718 <_free_r+0x28>
 800673e:	461a      	mov	r2, r3
 8006740:	685b      	ldr	r3, [r3, #4]
 8006742:	b10b      	cbz	r3, 8006748 <_free_r+0x58>
 8006744:	42a3      	cmp	r3, r4
 8006746:	d9fa      	bls.n	800673e <_free_r+0x4e>
 8006748:	6811      	ldr	r1, [r2, #0]
 800674a:	1855      	adds	r5, r2, r1
 800674c:	42a5      	cmp	r5, r4
 800674e:	d10b      	bne.n	8006768 <_free_r+0x78>
 8006750:	6824      	ldr	r4, [r4, #0]
 8006752:	4421      	add	r1, r4
 8006754:	1854      	adds	r4, r2, r1
 8006756:	42a3      	cmp	r3, r4
 8006758:	6011      	str	r1, [r2, #0]
 800675a:	d1dd      	bne.n	8006718 <_free_r+0x28>
 800675c:	681c      	ldr	r4, [r3, #0]
 800675e:	685b      	ldr	r3, [r3, #4]
 8006760:	6053      	str	r3, [r2, #4]
 8006762:	4421      	add	r1, r4
 8006764:	6011      	str	r1, [r2, #0]
 8006766:	e7d7      	b.n	8006718 <_free_r+0x28>
 8006768:	d902      	bls.n	8006770 <_free_r+0x80>
 800676a:	230c      	movs	r3, #12
 800676c:	6003      	str	r3, [r0, #0]
 800676e:	e7d3      	b.n	8006718 <_free_r+0x28>
 8006770:	6825      	ldr	r5, [r4, #0]
 8006772:	1961      	adds	r1, r4, r5
 8006774:	428b      	cmp	r3, r1
 8006776:	bf04      	itt	eq
 8006778:	6819      	ldreq	r1, [r3, #0]
 800677a:	685b      	ldreq	r3, [r3, #4]
 800677c:	6063      	str	r3, [r4, #4]
 800677e:	bf04      	itt	eq
 8006780:	1949      	addeq	r1, r1, r5
 8006782:	6021      	streq	r1, [r4, #0]
 8006784:	6054      	str	r4, [r2, #4]
 8006786:	e7c7      	b.n	8006718 <_free_r+0x28>
 8006788:	b003      	add	sp, #12
 800678a:	bd30      	pop	{r4, r5, pc}
 800678c:	2000016c 	.word	0x2000016c

08006790 <_malloc_r>:
 8006790:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006792:	1ccd      	adds	r5, r1, #3
 8006794:	f025 0503 	bic.w	r5, r5, #3
 8006798:	3508      	adds	r5, #8
 800679a:	2d0c      	cmp	r5, #12
 800679c:	bf38      	it	cc
 800679e:	250c      	movcc	r5, #12
 80067a0:	2d00      	cmp	r5, #0
 80067a2:	4606      	mov	r6, r0
 80067a4:	db01      	blt.n	80067aa <_malloc_r+0x1a>
 80067a6:	42a9      	cmp	r1, r5
 80067a8:	d903      	bls.n	80067b2 <_malloc_r+0x22>
 80067aa:	230c      	movs	r3, #12
 80067ac:	6033      	str	r3, [r6, #0]
 80067ae:	2000      	movs	r0, #0
 80067b0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80067b2:	f000 f87d 	bl	80068b0 <__malloc_lock>
 80067b6:	4921      	ldr	r1, [pc, #132]	; (800683c <_malloc_r+0xac>)
 80067b8:	680a      	ldr	r2, [r1, #0]
 80067ba:	4614      	mov	r4, r2
 80067bc:	b99c      	cbnz	r4, 80067e6 <_malloc_r+0x56>
 80067be:	4f20      	ldr	r7, [pc, #128]	; (8006840 <_malloc_r+0xb0>)
 80067c0:	683b      	ldr	r3, [r7, #0]
 80067c2:	b923      	cbnz	r3, 80067ce <_malloc_r+0x3e>
 80067c4:	4621      	mov	r1, r4
 80067c6:	4630      	mov	r0, r6
 80067c8:	f000 f862 	bl	8006890 <_sbrk_r>
 80067cc:	6038      	str	r0, [r7, #0]
 80067ce:	4629      	mov	r1, r5
 80067d0:	4630      	mov	r0, r6
 80067d2:	f000 f85d 	bl	8006890 <_sbrk_r>
 80067d6:	1c43      	adds	r3, r0, #1
 80067d8:	d123      	bne.n	8006822 <_malloc_r+0x92>
 80067da:	230c      	movs	r3, #12
 80067dc:	6033      	str	r3, [r6, #0]
 80067de:	4630      	mov	r0, r6
 80067e0:	f000 f86c 	bl	80068bc <__malloc_unlock>
 80067e4:	e7e3      	b.n	80067ae <_malloc_r+0x1e>
 80067e6:	6823      	ldr	r3, [r4, #0]
 80067e8:	1b5b      	subs	r3, r3, r5
 80067ea:	d417      	bmi.n	800681c <_malloc_r+0x8c>
 80067ec:	2b0b      	cmp	r3, #11
 80067ee:	d903      	bls.n	80067f8 <_malloc_r+0x68>
 80067f0:	6023      	str	r3, [r4, #0]
 80067f2:	441c      	add	r4, r3
 80067f4:	6025      	str	r5, [r4, #0]
 80067f6:	e004      	b.n	8006802 <_malloc_r+0x72>
 80067f8:	6863      	ldr	r3, [r4, #4]
 80067fa:	42a2      	cmp	r2, r4
 80067fc:	bf0c      	ite	eq
 80067fe:	600b      	streq	r3, [r1, #0]
 8006800:	6053      	strne	r3, [r2, #4]
 8006802:	4630      	mov	r0, r6
 8006804:	f000 f85a 	bl	80068bc <__malloc_unlock>
 8006808:	f104 000b 	add.w	r0, r4, #11
 800680c:	1d23      	adds	r3, r4, #4
 800680e:	f020 0007 	bic.w	r0, r0, #7
 8006812:	1ac2      	subs	r2, r0, r3
 8006814:	d0cc      	beq.n	80067b0 <_malloc_r+0x20>
 8006816:	1a1b      	subs	r3, r3, r0
 8006818:	50a3      	str	r3, [r4, r2]
 800681a:	e7c9      	b.n	80067b0 <_malloc_r+0x20>
 800681c:	4622      	mov	r2, r4
 800681e:	6864      	ldr	r4, [r4, #4]
 8006820:	e7cc      	b.n	80067bc <_malloc_r+0x2c>
 8006822:	1cc4      	adds	r4, r0, #3
 8006824:	f024 0403 	bic.w	r4, r4, #3
 8006828:	42a0      	cmp	r0, r4
 800682a:	d0e3      	beq.n	80067f4 <_malloc_r+0x64>
 800682c:	1a21      	subs	r1, r4, r0
 800682e:	4630      	mov	r0, r6
 8006830:	f000 f82e 	bl	8006890 <_sbrk_r>
 8006834:	3001      	adds	r0, #1
 8006836:	d1dd      	bne.n	80067f4 <_malloc_r+0x64>
 8006838:	e7cf      	b.n	80067da <_malloc_r+0x4a>
 800683a:	bf00      	nop
 800683c:	2000016c 	.word	0x2000016c
 8006840:	20000170 	.word	0x20000170

08006844 <_realloc_r>:
 8006844:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006846:	4607      	mov	r7, r0
 8006848:	4614      	mov	r4, r2
 800684a:	460e      	mov	r6, r1
 800684c:	b921      	cbnz	r1, 8006858 <_realloc_r+0x14>
 800684e:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8006852:	4611      	mov	r1, r2
 8006854:	f7ff bf9c 	b.w	8006790 <_malloc_r>
 8006858:	b922      	cbnz	r2, 8006864 <_realloc_r+0x20>
 800685a:	f7ff ff49 	bl	80066f0 <_free_r>
 800685e:	4625      	mov	r5, r4
 8006860:	4628      	mov	r0, r5
 8006862:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8006864:	f000 f830 	bl	80068c8 <_malloc_usable_size_r>
 8006868:	42a0      	cmp	r0, r4
 800686a:	d20f      	bcs.n	800688c <_realloc_r+0x48>
 800686c:	4621      	mov	r1, r4
 800686e:	4638      	mov	r0, r7
 8006870:	f7ff ff8e 	bl	8006790 <_malloc_r>
 8006874:	4605      	mov	r5, r0
 8006876:	2800      	cmp	r0, #0
 8006878:	d0f2      	beq.n	8006860 <_realloc_r+0x1c>
 800687a:	4631      	mov	r1, r6
 800687c:	4622      	mov	r2, r4
 800687e:	f7ff fbd1 	bl	8006024 <memcpy>
 8006882:	4631      	mov	r1, r6
 8006884:	4638      	mov	r0, r7
 8006886:	f7ff ff33 	bl	80066f0 <_free_r>
 800688a:	e7e9      	b.n	8006860 <_realloc_r+0x1c>
 800688c:	4635      	mov	r5, r6
 800688e:	e7e7      	b.n	8006860 <_realloc_r+0x1c>

08006890 <_sbrk_r>:
 8006890:	b538      	push	{r3, r4, r5, lr}
 8006892:	4d06      	ldr	r5, [pc, #24]	; (80068ac <_sbrk_r+0x1c>)
 8006894:	2300      	movs	r3, #0
 8006896:	4604      	mov	r4, r0
 8006898:	4608      	mov	r0, r1
 800689a:	602b      	str	r3, [r5, #0]
 800689c:	f7fb ffee 	bl	800287c <_sbrk>
 80068a0:	1c43      	adds	r3, r0, #1
 80068a2:	d102      	bne.n	80068aa <_sbrk_r+0x1a>
 80068a4:	682b      	ldr	r3, [r5, #0]
 80068a6:	b103      	cbz	r3, 80068aa <_sbrk_r+0x1a>
 80068a8:	6023      	str	r3, [r4, #0]
 80068aa:	bd38      	pop	{r3, r4, r5, pc}
 80068ac:	20000624 	.word	0x20000624

080068b0 <__malloc_lock>:
 80068b0:	4801      	ldr	r0, [pc, #4]	; (80068b8 <__malloc_lock+0x8>)
 80068b2:	f000 b811 	b.w	80068d8 <__retarget_lock_acquire_recursive>
 80068b6:	bf00      	nop
 80068b8:	2000062c 	.word	0x2000062c

080068bc <__malloc_unlock>:
 80068bc:	4801      	ldr	r0, [pc, #4]	; (80068c4 <__malloc_unlock+0x8>)
 80068be:	f000 b80c 	b.w	80068da <__retarget_lock_release_recursive>
 80068c2:	bf00      	nop
 80068c4:	2000062c 	.word	0x2000062c

080068c8 <_malloc_usable_size_r>:
 80068c8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80068cc:	1f18      	subs	r0, r3, #4
 80068ce:	2b00      	cmp	r3, #0
 80068d0:	bfbc      	itt	lt
 80068d2:	580b      	ldrlt	r3, [r1, r0]
 80068d4:	18c0      	addlt	r0, r0, r3
 80068d6:	4770      	bx	lr

080068d8 <__retarget_lock_acquire_recursive>:
 80068d8:	4770      	bx	lr

080068da <__retarget_lock_release_recursive>:
 80068da:	4770      	bx	lr

080068dc <_init>:
 80068dc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80068de:	bf00      	nop
 80068e0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80068e2:	bc08      	pop	{r3}
 80068e4:	469e      	mov	lr, r3
 80068e6:	4770      	bx	lr

080068e8 <_fini>:
 80068e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80068ea:	bf00      	nop
 80068ec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80068ee:	bc08      	pop	{r3}
 80068f0:	469e      	mov	lr, r3
 80068f2:	4770      	bx	lr
