# Auto-generated project tcl file

create_project lowrisc_systems_top_earlgrey_nexysvideo_0.1 -force

set_property part xc7a200tsbg484-1 [current_project]



set_property verilog_define {PRIM_DEFAULT_IMPL=prim_pkg::ImplXilinx ROM_INIT_FILE=../../../../../build-bin/sw/device/fpga/boot_rom/boot_rom.vmem } [get_filesets sources_1]
read_verilog -sv ../src/lowrisc_constants_top_pkg_0/rtl/top_pkg.sv
read_verilog -sv ../src/lowrisc_prim_assert_0.1/rtl/prim_assert.sv
read_verilog -sv ../src/lowrisc_prim_generic_clock_gating_0/rtl/prim_generic_clock_gating.sv
read_verilog -sv ../src/lowrisc_prim_generic_clock_mux2_0/rtl/prim_generic_clock_mux2.sv
read_verilog -sv ../src/lowrisc_prim_generic_flash_0/rtl/prim_generic_flash.sv
read_verilog -sv ../src/lowrisc_prim_generic_pad_wrapper_0/rtl/prim_generic_pad_wrapper.sv
read_verilog -sv ../src/lowrisc_prim_generic_ram_1p_0/rtl/prim_generic_ram_1p.sv
read_verilog -sv ../src/lowrisc_prim_generic_ram_2p_0/rtl/prim_generic_ram_2p.sv
read_verilog -sv ../src/lowrisc_prim_prim_pkg_0.1/rtl/prim_pkg.sv
read_verilog -sv ../src/lowrisc_prim_xilinx_clock_gating_0/rtl/prim_xilinx_clock_gating.sv
read_verilog -sv ../src/lowrisc_prim_xilinx_clock_mux2_0/rtl/prim_xilinx_clock_mux2.sv
read_verilog -sv ../src/lowrisc_prim_xilinx_pad_wrapper_0/rtl/prim_xilinx_pad_wrapper.sv
read_verilog -sv ../src/lowrisc_prim_xilinx_ram_2p_0/rtl/prim_xilinx_ram_2p.sv
read_verilog -sv ../src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_pkg.sv
read_verilog -sv ../src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_alu.sv
read_verilog -sv ../src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_compressed_decoder.sv
read_verilog -sv ../src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_controller.sv
read_verilog -sv ../src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_cs_registers.sv
read_verilog -sv ../src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_decoder.sv
read_verilog -sv ../src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_ex_block.sv
read_verilog -sv ../src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_fetch_fifo.sv
read_verilog -sv ../src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_id_stage.sv
read_verilog -sv ../src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_if_stage.sv
read_verilog -sv ../src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_load_store_unit.sv
read_verilog -sv ../src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_fast.sv
read_verilog -sv ../src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_multdiv_slow.sv
read_verilog -sv ../src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_prefetch_buffer.sv
read_verilog -sv ../src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_pmp.sv
read_verilog -sv ../src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_register_file_ff.sv
read_verilog -sv ../src/lowrisc_ibex_ibex_core_0.1/rtl/ibex_core.sv
read_verilog -sv ../src/lowrisc_ip_flash_ctrl_pkg_0.1/rtl/flash_ctrl_pkg.sv
read_verilog -sv ../src/lowrisc_prim_clock_gating_0/abstract/prim_clock_gating.sv
read_verilog -sv ../src/lowrisc_prim_clock_mux2_0/abstract/prim_clock_mux2.sv
read_verilog -sv ../src/lowrisc_prim_diff_decode_0/rtl/prim_diff_decode.sv
read_verilog -sv ../src/lowrisc_prim_pad_wrapper_0/abstract/prim_pad_wrapper.sv
read_verilog -sv ../src/lowrisc_prim_ram_1p_0/abstract/prim_ram_1p.sv
read_verilog -sv ../src/lowrisc_prim_ram_2p_0/abstract/prim_ram_2p.sv
read_verilog -sv ../src/lowrisc_tlul_headers_0.1/rtl/tlul_pkg.sv
read_verilog -sv ../src/lowrisc_prim_all_0.1/rtl/prim_clock_inverter.sv
read_verilog -sv ../src/lowrisc_prim_all_0.1/rtl/prim_alert_receiver.sv
read_verilog -sv ../src/lowrisc_prim_all_0.1/rtl/prim_alert_sender.sv
read_verilog -sv ../src/lowrisc_prim_all_0.1/rtl/prim_arbiter.sv
read_verilog -sv ../src/lowrisc_prim_all_0.1/rtl/prim_esc_receiver.sv
read_verilog -sv ../src/lowrisc_prim_all_0.1/rtl/prim_esc_sender.sv
read_verilog -sv ../src/lowrisc_prim_all_0.1/rtl/prim_sram_arbiter.sv
read_verilog -sv ../src/lowrisc_prim_all_0.1/rtl/prim_fifo_async.sv
read_verilog -sv ../src/lowrisc_prim_all_0.1/rtl/prim_fifo_sync.sv
read_verilog -sv ../src/lowrisc_prim_all_0.1/rtl/prim_flop_2sync.sv
read_verilog -sv ../src/lowrisc_prim_all_0.1/rtl/prim_lfsr.sv
read_verilog -sv ../src/lowrisc_prim_all_0.1/rtl/prim_packer.sv
read_verilog -sv ../src/lowrisc_prim_all_0.1/rtl/prim_pulse_sync.sv
read_verilog -sv ../src/lowrisc_prim_all_0.1/rtl/prim_filter.sv
read_verilog -sv ../src/lowrisc_prim_all_0.1/rtl/prim_filter_ctr.sv
read_verilog -sv ../src/lowrisc_prim_all_0.1/rtl/prim_subreg.sv
read_verilog -sv ../src/lowrisc_prim_all_0.1/rtl/prim_subreg_ext.sv
read_verilog -sv ../src/lowrisc_prim_all_0.1/rtl/prim_intr_hw.sv
read_verilog -sv ../src/lowrisc_prim_all_0.1/rtl/prim_secded_39_32_enc.sv
read_verilog -sv ../src/lowrisc_prim_all_0.1/rtl/prim_secded_39_32_dec.sv
read_verilog -sv ../src/lowrisc_prim_all_0.1/rtl/prim_ram_2p_adv.sv
read_verilog -sv ../src/lowrisc_prim_all_0.1/rtl/prim_ram_2p_async_adv.sv
read_verilog -sv ../src/lowrisc_prim_flash_0/abstract/prim_flash.sv
read_verilog -sv ../src/lowrisc_prim_generic_rom_0/rtl/prim_generic_rom.sv
read_verilog -sv ../src/lowrisc_prim_xilinx_rom_0/rtl/prim_xilinx_rom.sv
read_verilog -sv ../src/lowrisc_tlul_common_0.1/rtl/tlul_fifo_sync.sv
read_verilog -sv ../src/lowrisc_tlul_common_0.1/rtl/tlul_fifo_async.sv
read_verilog -sv ../src/lowrisc_tlul_common_0.1/rtl/tlul_assert.sv
read_verilog -sv ../src/lowrisc_tlul_common_0.1/rtl/tlul_err.sv
read_verilog -sv ../src/lowrisc_tlul_common_0.1/rtl/tlul_assert_multiple.sv
read_verilog -sv ../src/pulp-platform_riscv-dbg_0.1_0/pulp_riscv_dbg/debug_rom/debug_rom.sv
read_verilog -sv ../src/pulp-platform_riscv-dbg_0.1_0/pulp_riscv_dbg/src/dm_pkg.sv
read_verilog -sv ../src/pulp-platform_riscv-dbg_0.1_0/pulp_riscv_dbg/src/dm_sba.sv
read_verilog -sv ../src/pulp-platform_riscv-dbg_0.1_0/pulp_riscv_dbg/src/dm_csrs.sv
read_verilog -sv ../src/pulp-platform_riscv-dbg_0.1_0/pulp_riscv_dbg/src/dm_mem.sv
read_verilog -sv ../src/pulp-platform_riscv-dbg_0.1_0/pulp_riscv_dbg/src/dmi_cdc.sv
read_verilog -sv ../src/pulp-platform_riscv-dbg_0.1_0/pulp_riscv_dbg/src/dmi_jtag.sv
read_verilog -sv ../src/pulp-platform_riscv-dbg_0.1_0/pulp_riscv_dbg/src/dmi_jtag_tap.sv
read_verilog -sv ../src/lowrisc_prim_rom_0/abstract/prim_rom.sv
read_verilog -sv ../src/lowrisc_tlul_adapter_reg_0.1/rtl/tlul_adapter_reg.sv
read_verilog -sv ../src/lowrisc_tlul_adapter_sram_0.1/rtl/tlul_adapter_sram.sv
read_verilog -sv ../src/lowrisc_tlul_socket_1n_0.1/rtl/tlul_err_resp.sv
read_verilog -sv ../src/lowrisc_tlul_socket_1n_0.1/rtl/tlul_socket_1n.sv
read_verilog -sv ../src/lowrisc_tlul_socket_m1_0.1/rtl/tlul_socket_m1.sv
read_verilog -sv ../src/lowrisc_tlul_sram2tlul_0.1/rtl/sram2tlul.sv
read_verilog -sv ../src/lowrisc_ip_aes_0.5/rtl/aes_pkg.sv
read_verilog -sv ../src/lowrisc_ip_aes_0.5/rtl/aes_reg_pkg.sv
read_verilog -sv ../src/lowrisc_ip_aes_0.5/rtl/aes_reg_top.sv
read_verilog -sv ../src/lowrisc_ip_aes_0.5/rtl/aes_core.sv
read_verilog -sv ../src/lowrisc_ip_aes_0.5/rtl/aes_sub_bytes.sv
read_verilog -sv ../src/lowrisc_ip_aes_0.5/rtl/aes_sbox_lut.sv
read_verilog -sv ../src/lowrisc_ip_aes_0.5/rtl/aes_shift_rows.sv
read_verilog -sv ../src/lowrisc_ip_aes_0.5/rtl/aes_mix_columns.sv
read_verilog -sv ../src/lowrisc_ip_aes_0.5/rtl/aes_mix_single_column.sv
read_verilog -sv ../src/lowrisc_ip_aes_0.5/rtl/aes_key_expand.sv
read_verilog -sv ../src/lowrisc_ip_aes_0.5/rtl/aes_control.sv
read_verilog -sv ../src/lowrisc_ip_aes_0.5/rtl/aes.sv
read_verilog -sv ../src/lowrisc_ip_flash_ctrl_0.1/rtl/flash_ctrl_reg_pkg.sv
read_verilog -sv ../src/lowrisc_ip_flash_ctrl_0.1/rtl/flash_ctrl_reg_top.sv
read_verilog -sv ../src/lowrisc_ip_flash_ctrl_0.1/rtl/flash_ctrl.sv
read_verilog -sv ../src/lowrisc_ip_flash_ctrl_0.1/rtl/flash_erase_ctrl.sv
read_verilog -sv ../src/lowrisc_ip_flash_ctrl_0.1/rtl/flash_prog_ctrl.sv
read_verilog -sv ../src/lowrisc_ip_flash_ctrl_0.1/rtl/flash_rd_ctrl.sv
read_verilog -sv ../src/lowrisc_ip_flash_ctrl_0.1/rtl/flash_mp.sv
read_verilog -sv ../src/lowrisc_ip_flash_ctrl_0.1/rtl/flash_phy.sv
read_verilog -sv ../src/lowrisc_ip_gpio_0.1/rtl/gpio_reg_pkg.sv
read_verilog -sv ../src/lowrisc_ip_gpio_0.1/rtl/gpio.sv
read_verilog -sv ../src/lowrisc_ip_gpio_0.1/rtl/gpio_reg_top.sv
read_verilog -sv ../src/lowrisc_ip_hmac_0.1/rtl/hmac_pkg.sv
read_verilog -sv ../src/lowrisc_ip_hmac_0.1/rtl/sha2.sv
read_verilog -sv ../src/lowrisc_ip_hmac_0.1/rtl/sha2_pad.sv
read_verilog -sv ../src/lowrisc_ip_hmac_0.1/rtl/hmac_reg_pkg.sv
read_verilog -sv ../src/lowrisc_ip_hmac_0.1/rtl/hmac_reg_top.sv
read_verilog -sv ../src/lowrisc_ip_hmac_0.1/rtl/hmac_core.sv
read_verilog -sv ../src/lowrisc_ip_hmac_0.1/rtl/hmac.sv
read_verilog -sv ../src/lowrisc_ip_nmi_gen_0.1/rtl/nmi_gen_reg_pkg.sv
read_verilog -sv ../src/lowrisc_ip_nmi_gen_0.1/rtl/nmi_gen_reg_top.sv
read_verilog -sv ../src/lowrisc_ip_nmi_gen_0.1/rtl/nmi_gen.sv
read_verilog -sv ../src/lowrisc_ip_rv_core_ibex_0.1/rtl/rv_core_ibex.sv
read_verilog -sv ../src/lowrisc_ip_rv_dm_0.1/rtl/rv_dm.sv
read_verilog -sv ../src/lowrisc_ip_rv_dm_0.1/rtl/tlul_adapter_host.sv
read_verilog -sv ../src/lowrisc_ip_rv_plic_component_0.1/rtl/rv_plic_gateway.sv
read_verilog -sv ../src/lowrisc_ip_rv_plic_component_0.1/rtl/rv_plic_target.sv
read_verilog -sv ../src/lowrisc_ip_rv_timer_0.1/rtl/rv_timer_reg_pkg.sv
read_verilog -sv ../src/lowrisc_ip_rv_timer_0.1/rtl/rv_timer_reg_top.sv
read_verilog -sv ../src/lowrisc_ip_rv_timer_0.1/rtl/timer_core.sv
read_verilog -sv ../src/lowrisc_ip_rv_timer_0.1/rtl/rv_timer.sv
read_verilog -sv ../src/lowrisc_ip_spi_device_0.1/rtl/spi_device_reg_pkg.sv
read_verilog -sv ../src/lowrisc_ip_spi_device_0.1/rtl/spi_device_reg_top.sv
read_verilog -sv ../src/lowrisc_ip_spi_device_0.1/rtl/spi_device_pkg.sv
read_verilog -sv ../src/lowrisc_ip_spi_device_0.1/rtl/spi_fwm_rxf_ctrl.sv
read_verilog -sv ../src/lowrisc_ip_spi_device_0.1/rtl/spi_fwm_txf_ctrl.sv
read_verilog -sv ../src/lowrisc_ip_spi_device_0.1/rtl/spi_fwmode.sv
read_verilog -sv ../src/lowrisc_ip_spi_device_0.1/rtl/spi_device.sv
read_verilog -sv ../src/lowrisc_ip_uart_0.1/rtl/uart_reg_pkg.sv
read_verilog -sv ../src/lowrisc_ip_uart_0.1/rtl/uart_reg_top.sv
read_verilog -sv ../src/lowrisc_ip_uart_0.1/rtl/uart_rx.sv
read_verilog -sv ../src/lowrisc_ip_uart_0.1/rtl/uart_tx.sv
read_verilog -sv ../src/lowrisc_ip_uart_0.1/rtl/uart_core.sv
read_verilog -sv ../src/lowrisc_ip_uart_0.1/rtl/uart.sv
read_verilog -sv ../src/lowrisc_systems_top_earlgrey_0.1/ip/xbar_main/rtl/autogen/tl_main_pkg.sv
read_verilog -sv ../src/lowrisc_systems_top_earlgrey_0.1/ip/xbar_main/rtl/autogen/xbar_main.sv
read_verilog -sv ../src/lowrisc_systems_top_earlgrey_0.1/ip/xbar_peri/rtl/autogen/tl_peri_pkg.sv
read_verilog -sv ../src/lowrisc_systems_top_earlgrey_0.1/ip/xbar_peri/rtl/autogen/xbar_peri.sv
read_verilog -sv ../src/lowrisc_systems_top_earlgrey_0.1/ip/rv_plic/rtl/autogen/rv_plic_reg_pkg.sv
read_verilog -sv ../src/lowrisc_systems_top_earlgrey_0.1/ip/rv_plic/rtl/autogen/rv_plic_reg_top.sv
read_verilog -sv ../src/lowrisc_systems_top_earlgrey_0.1/ip/rv_plic/rtl/autogen/rv_plic.sv
read_verilog -sv ../src/lowrisc_systems_top_earlgrey_0.1/ip/pinmux/rtl/autogen/pinmux_reg_pkg.sv
read_verilog -sv ../src/lowrisc_systems_top_earlgrey_0.1/ip/pinmux/rtl/autogen/pinmux_reg_top.sv
read_verilog -sv ../src/lowrisc_systems_top_earlgrey_0.1/../ip/pinmux/rtl/pinmux.sv
read_verilog -sv ../src/lowrisc_systems_top_earlgrey_0.1/ip/alert_handler/rtl/autogen/alert_handler_reg_pkg.sv
read_verilog -sv ../src/lowrisc_systems_top_earlgrey_0.1/ip/alert_handler/rtl/autogen/alert_handler_reg_top.sv
read_verilog -sv ../src/lowrisc_systems_top_earlgrey_0.1/../ip/alert_handler/rtl/alert_pkg.sv
read_verilog -sv ../src/lowrisc_systems_top_earlgrey_0.1/../ip/alert_handler/rtl/alert_handler_reg_wrap.sv
read_verilog -sv ../src/lowrisc_systems_top_earlgrey_0.1/../ip/alert_handler/rtl/alert_handler_class.sv
read_verilog -sv ../src/lowrisc_systems_top_earlgrey_0.1/../ip/alert_handler/rtl/alert_handler_ping_timer.sv
read_verilog -sv ../src/lowrisc_systems_top_earlgrey_0.1/../ip/alert_handler/rtl/alert_handler_esc_timer.sv
read_verilog -sv ../src/lowrisc_systems_top_earlgrey_0.1/../ip/alert_handler/rtl/alert_handler_accu.sv
read_verilog -sv ../src/lowrisc_systems_top_earlgrey_0.1/../ip/alert_handler/rtl/alert_handler.sv
read_verilog -sv ../src/lowrisc_systems_top_earlgrey_0.1/rtl/padctl.sv
read_verilog -sv ../src/lowrisc_systems_top_earlgrey_0.1/rtl/autogen/top_earlgrey.sv
read_verilog -sv ../src/lowrisc_systems_top_earlgrey_nexysvideo_0.1/rtl/clkgen_xil7series.sv
read_verilog -sv ../src/lowrisc_systems_top_earlgrey_nexysvideo_0.1/rtl/top_earlgrey_nexysvideo.sv
read_xdc ../src/lowrisc_systems_top_earlgrey_nexysvideo_0.1/data/pins_nexysvideo.xdc
read_xdc ../src/lowrisc_systems_top_earlgrey_nexysvideo_0.1/data/placement.xdc
source ../src/lowrisc_systems_top_earlgrey_nexysvideo_0.1/util/vivado_setup_hooks.tcl

set_property include_dirs [list .] [get_filesets sources_1]
set_property top top_earlgrey_nexysvideo [current_fileset]
set_property source_mgmt_mode None [current_project]
