git clone --depth 1 --no-tags https://github.com/aparame2/stunning-vlsi.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/127048903
git clone --depth 1 --no-tags https://github.com/alencarrh/unisinos-arq-org-computadores-2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/126427255
git clone --depth 1 --no-tags https://github.com/SamPoff/CECS-490-Project-Repository.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/126269786
git clone --depth 1 --no-tags https://github.com/nloh29/483_MIPS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/126366342
git clone --depth 1 --no-tags https://github.com/kraziant/pcounter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/126194018
git clone --depth 1 --no-tags https://github.com/abhishek-1412/IEEE-754-ALU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/126467023
git clone --depth 1 --no-tags https://github.com/Dishank-yadav/AES-Encrpytion.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/125964605
git clone --depth 1 --no-tags https://github.com/PeterAsvinUTSC/block_breaker.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/127967323
git clone --depth 1 --no-tags https://github.com/Aobo-xd/Verilog_practices.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/128209929
git clone --depth 1 --no-tags https://github.com/shanyuan001/DNN.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/128198875
git clone --depth 1 --no-tags https://github.com/fadyFaragallah/MIPS-pipelined-processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/127920761
git clone --depth 1 --no-tags https://github.com/FrankLu007/Computer-Organization-Lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/128531512
git clone --depth 1 --no-tags https://github.com/yukiexe/fpga-digi-clock.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/127586861
git clone --depth 1 --no-tags https://github.com/FreezingLeaf/CSCB58-Project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/127984184
git clone --depth 1 --no-tags https://github.com/cgrundey/cgrundey_P3A.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/128120085
git clone --depth 1 --no-tags https://github.com/robert-14/Computer-Architechture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/127995698
git clone --depth 1 --no-tags https://github.com/donaldvenus/EE480Assignment3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/126745849
git clone --depth 1 --no-tags https://github.com/xjshengchen/Computer-Architecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/126847091
git clone --depth 1 --no-tags https://github.com/zhuojunxu/ECE241.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/129178699
git clone --depth 1 --no-tags https://github.com/kmedeiros1996/Computer-Architecture-Projects.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/129182449
git clone --depth 1 --no-tags https://github.com/A-Kun/FPGA-Master.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/129582718
git clone --depth 1 --no-tags https://github.com/FadyGuirguis/Mips-Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/129386254
git clone --depth 1 --no-tags https://github.com/maomran/PRBS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/129659500
git clone --depth 1 --no-tags https://github.com/xigh/verilog-simple-regfile.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/130171615
git clone --depth 1 --no-tags https://github.com/jblee3/top_ep4ce6_src.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/128724090
git clone --depth 1 --no-tags https://github.com/TeaOfJay/mips.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/128854829
git clone --depth 1 --no-tags https://github.com/mjn0898/Frogger.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/129020556
git clone --depth 1 --no-tags https://github.com/HelloWorldSungin/Pipeline_Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/130376545
git clone --depth 1 --no-tags https://github.com/Sonansu04/SFU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/130014480
git clone --depth 1 --no-tags https://github.com/nova0302/test_motor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/130151073
git clone --depth 1 --no-tags https://github.com/miapurva/CA-LAB.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/130041696
git clone --depth 1 --no-tags https://github.com/junyoungkim22/architecture_lab5.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/129709610
git clone --depth 1 --no-tags https://github.com/rcetin/adder-circuits.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/129602477
git clone --depth 1 --no-tags https://github.com/cuclaoliu/sockit_audio_and_vga.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/127860276
git clone --depth 1 --no-tags https://github.com/sniper7398/Verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/127975578
git clone --depth 1 --no-tags https://github.com/hl782/SingleCycleProcessor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/128169898
git clone --depth 1 --no-tags https://github.com/liannero/ee260_2018_spring_materials_exam_02_repo.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/125961110
git clone --depth 1 --no-tags https://github.com/arktur04/alu.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/126863563
git clone --depth 1 --no-tags https://github.com/Jacob-McDonald/Verilog-Modules.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/126112351
git clone --depth 1 --no-tags https://github.com/kjayawant/BranchPrediction.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/126502743
git clone --depth 1 --no-tags https://github.com/pfnsec/rpm-counter.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/126614292
git clone --depth 1 --no-tags https://github.com/lonlon11/DODC-4-Thunderbird-Indicators--Verilog-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/127284763
git clone --depth 1 --no-tags https://github.com/yaraafernanda/P2_Arqui.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/128934146
git clone --depth 1 --no-tags https://github.com/wenalan123/divider.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/129346311
git clone --depth 1 --no-tags https://github.com/vincentxu1998/Test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/127583428
git clone --depth 1 --no-tags https://github.com/hdevi/-Android-Based-Dashboard-Control-using-CAN-and-Wifi-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/127579269
git clone --depth 1 --no-tags https://github.com/rabiacakas/CSE-331_Computer-Organization.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/127656361
git clone --depth 1 --no-tags https://github.com/hvilander/WaveTableSynth.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/129956751
git clone --depth 1 --no-tags https://github.com/SamPoff/MIPS_440.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/129973440
git clone --depth 1 --no-tags https://github.com/RubenCoucke/SoC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/130083520
git clone --depth 1 --no-tags https://github.com/itsreddy/single-core-processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/129851734
git clone --depth 1 --no-tags https://github.com/RubenCoucke/Soclab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/130049326
git clone --depth 1 --no-tags https://github.com/deepaknairrpf/CA_Lab.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/130251964
git clone --depth 1 --no-tags https://github.com/GkHabib/ComputerArchitecture_SingleCycle_CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/129090928
git clone --depth 1 --no-tags https://github.com/stalee/cscb58.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/128101597
git clone --depth 1 --no-tags https://github.com/wyx000/program.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/128641833
git clone --depth 1 --no-tags https://github.com/xu3kev/Digital-System-Design-NTU-CSIE-Lab1.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/128623584
git clone --depth 1 --no-tags https://github.com/ghjeong12/architecture_lab3.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/125800537
git clone --depth 1 --no-tags https://github.com/guoyifan97/DSP-countdown.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/126707196
git clone --depth 1 --no-tags https://github.com/prateekmohan1/branchpredictor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/126654841
git clone --depth 1 --no-tags https://github.com/richardzeng1/frogger.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/125907312
git clone --depth 1 --no-tags https://github.com/rpybd/Pipeline-Mips-CPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/126780741
git clone --depth 1 --no-tags https://github.com/Enrico31415/Project_LabAdvEl.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/126790422
git clone --depth 1 --no-tags https://github.com/reconrus/FPGA-VGA-Stack-Calculator.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/128286938
git clone --depth 1 --no-tags https://github.com/AdalbertoM/Sistemas-digitais.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/128564675
git clone --depth 1 --no-tags https://github.com/wilguo/24-Point-Game.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/128485113
git clone --depth 1 --no-tags https://github.com/cmciris/PipelinedCPU.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/128879745
git clone --depth 1 --no-tags https://github.com/Aakriti05/Computer-Architecture.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/127437148
git clone --depth 1 --no-tags https://github.com/nickchens/FPGAspi.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/127374792
git clone --depth 1 --no-tags https://github.com/IrshadhIbrahim/Galoisfieldadder.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/127330443
git clone --depth 1 --no-tags https://github.com/abenezerarg/Reaction_Timer.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/127222952
git clone --depth 1 --no-tags https://github.com/ShikharJ/MIPS-Processor-Simulation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/127511545
git clone --depth 1 --no-tags https://github.com/ic7x24/verilog-bug-show.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/127883252
git clone --depth 1 --no-tags https://github.com/rizadh/cscb58-final-project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/128137632
git clone --depth 1 --no-tags https://github.com/RhymeAccel/Brian-s-Trouble.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/127983070
git clone --depth 1 --no-tags https://github.com/cassLZT/CSCB58-.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/127961937
git clone --depth 1 --no-tags https://github.com/auppunda/CS152A.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/128994736
git clone --depth 1 --no-tags https://github.com/luoyin/FPGA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/125782374
git clone --depth 1 --no-tags https://github.com/somewhatrobotic/i2c_master_test.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/127080311
git clone --depth 1 --no-tags https://github.com/tony2037/Lab4.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/127127051
git clone --depth 1 --no-tags https://github.com/Shiro-Raven/verilog-MIPS.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/127207078
git clone --depth 1 --no-tags https://github.com/KingBuchanan/ESD1_Lab2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/126373050
git clone --depth 1 --no-tags https://github.com/thibaultSurmont/LPSC.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/127137951
git clone --depth 1 --no-tags https://github.com/gabrieldutra/laoc2-pratica2.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/130390123
git clone --depth 1 --no-tags https://github.com/victoriannelamp/460mlab6.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/130255421
git clone --depth 1 --no-tags https://github.com/JackyHung0110512/Verilog_Snippet.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/126949571
git clone --depth 1 --no-tags https://github.com/CarmenMartinez/MIPS_Processor.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/128775345
git clone --depth 1 --no-tags https://github.com/109ab8016OUYANLING/CUP_final-project.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/130089829
git clone --depth 1 --no-tags https://github.com/KULeuven-COSIC/SCALE-MAMBA.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/131836493
git clone --depth 1 --no-tags https://github.com/masc-ucsc/livehd.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/130754579
git clone --depth 1 --no-tags https://github.com/nxbyte/ARM-LEGv8.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/130536678
git clone --depth 1 --no-tags https://github.com/leo47007/TPU-Tensor-Processing-Unit.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/133654031
git clone --depth 1 --no-tags https://github.com/blackmesalabs/hyperram.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/131418067
git clone --depth 1 --no-tags https://github.com/ashishrana160796/verilog-starter-tutorials.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/131869929
git clone --depth 1 --no-tags https://github.com/cxdzyq1110/posture_recognition_CNN.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/130996185
git clone --depth 1 --no-tags https://github.com/EvgenyMuryshkin/QuokkaEvaluation.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/132103893
git clone --depth 1 --no-tags https://github.com/jinwookjungs/datc_robust_design_flow.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/133633280
git clone --depth 1 --no-tags https://github.com/m-labs/VexRiscv-verilog.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/130544381
git clone --depth 1 --no-tags https://github.com/thinson/DigitalClock.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/130836850
git clone --depth 1 --no-tags https://github.com/panweitao/riscvv.git c:/Users/siyuey/Desktop/verilog_sva_gh_scraper/data/full_repos/132226902
