-- -------------------------------------------------------------
-- 
-- File Name: hdl_prj/hdlsrc/HDLRx/IEEE_8021513_RX_src_Upcast_Wordlength_block.vhd
-- Created: 2024-10-06 17:05:29
-- 
-- Generated by MATLAB 24.1, HDL Coder 24.1, and Simulink 24.1
-- 
-- -------------------------------------------------------------


-- -------------------------------------------------------------
-- 
-- Module: IEEE_8021513_RX_src_Upcast_Wordlength_block
-- Source Path: HDLRx/full_rx/rx_demodulator_full/channel_estimation_and_equalization/Channel Equalization/equalizer/Real 
-- Divide HDL Optimized1/ForEach - Real Divide/Upcast Wordlengt
-- Hierarchy Level: 7
-- Model version: 1.129
-- 
-- -------------------------------------------------------------
LIBRARY IEEE;
USE IEEE.std_logic_1164.ALL;
USE IEEE.numeric_std.ALL;

ENTITY IEEE_8021513_RX_src_Upcast_Wordlength_block IS
  PORT( x                                 :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En12
        y                                 :   IN    std_logic_vector(17 DOWNTO 0);  -- sfix18_En12
        u                                 :   OUT   std_logic_vector(17 DOWNTO 0);  -- sfix18_En12
        v                                 :   OUT   std_logic_vector(17 DOWNTO 0)  -- sfix18_En12
        );
END IEEE_8021513_RX_src_Upcast_Wordlength_block;


ARCHITECTURE rtl OF IEEE_8021513_RX_src_Upcast_Wordlength_block IS

  -- Signals
  SIGNAL x_signed                         : signed(17 DOWNTO 0);  -- sfix18_En12
  SIGNAL y_signed                         : signed(17 DOWNTO 0);  -- sfix18_En12
  SIGNAL u_tmp                            : signed(17 DOWNTO 0);  -- sfix18_En12
  SIGNAL v_tmp                            : signed(17 DOWNTO 0);  -- sfix18_En12

BEGIN
  x_signed <= signed(x);

  y_signed <= signed(y);

  -- Copyright 2019 The MathWorks, Inc.
  u_tmp <= x_signed;
  v_tmp <= y_signed;

  u <= std_logic_vector(u_tmp);

  v <= std_logic_vector(v_tmp);

END rtl;

