[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': 'Give me information about the component of STMIPID02/TR production of ST MICROELECTRONICS from the text:VFBGAFeatures\n• Dual mode camera de-serializer\n• MIPI CSI-2 receivers\n– Two-camera interface support\n– One 1.6 Gbps dual data lane receiver for main camera with selectable 1/2\nlane operation\n– One 800 Mbps single data lane receiver for second camera\n– Each MIPI D-PHY interface has a 400 MHz DDR clock lane\n– MIPI D-PHY Pass through mode\n– Selectable 0.81 or 0.9 D-PHY revision specification\n• SMIA CCP2 receivers\n– Two-camera interface support\n– 650 Mbps class 2 receivers with selectable data/clock and data/strobe\noperation\n• Support for MIPI CSI-2 and SMIA CCP2 RAW6, RAW7, RAW8 (generic),\nRAW10 and RAW12 Raw Bayer format data unpacking\n• Support for YUV, RGB and JPEG formats\n• Support for SMIA 8-10, 7-10, 6-10, 10-12,8-12, 7-12, and 6-12 DPCM/PCM\ndecompression options\n• 1V8, 200 MHz,12-bit parallel output interface\n• HSYNC, VSYNC, and continuous PCLK output data qualification signal\n• Tristate-able output for dual camera systems\n• Error interrupt output (D-PHY and protocol)\n• MIPI CSI-2 short packet interrupt output\n• 2-wire 100/400 kHz control interface (I2C compatible slave) to configure D-PHY\ntimeouts and pixel data unpacking/decompression options\n• Integrated power on reset cell\n• Digital power supply: 1.7 V to 1.9 V\n• Integrated 1.2 V regulator for D-PHY and core logic\n• VFBGA 49 ball, 3 mm x 3 mm x 1 mm, 0.4 mm pitch, 0.25 mm ball package\n• Lead-free RoHS compliant product\nDescription\nThe STMIPID02 is a dual mode MIPI CSI-2 / SMIA CCP2 de-serializer targeted at\nmobile camera phone applications. Manufactured using ST 65 nm process, it\nintegrates two MIPI CSI-2 / SMIA CCP2 receivers. The STMIPID02 can then support\nthe main and the second cameras of a mobile camera phone.\nOne of the two MIPI CSI-2 receivers is a dual lane receiver allowing connection to\nhigh resolution / high frame rate cameras.\nThe SMIA CCP2 compatible receivers share the same input balls as the MIPI CSI-2\nreceivers.\nSTMIPID02’s 12-bit parallel output interface is capable of outputting de-serialized\npixel data at rates up to 200 MHz.Dual mode MIPI CSI-2 / SMIA CCP2 de-serializer\nSTMIPID02\nDatasheet\nDS12803  - Rev 1  - October 2018\nFor further information contact your local STMicroelectronics sales office.www.st.com\nPass through mode allows the STMIPID02 to be used as a standalone MIPI D-PHY\nphysical layer device.\nWith this device a host with a standard 8-bit, 10-bit or 12-bit parallel input interface\ncan be connected to camera modules with either a MIPI CSI-2 or a SMIA CCP2 low-\nvoltage, fully differential bit-serial, low EMI interface.\nThere is an interrupt output for every MIPI CSI-2 short packet.\nPower management is simplified by the presence of an integrated 1.2 V regulator to\nsupply the MIPI D-PHY receiver and core logic.\nThe STMIPID02 is fully configurable via an I2C compatible slave control I/F.STMIPID02\nDS12803  - Rev 1 page 2/50\n1 Block diagram\nFigure 1. Block diagram\nSCLSDAEXTCLKCLKP1\nCLKN1DAT A1P1\nDAT A1N1 D[11:0]\nVSYNCERROR\nINT\nI2C\nslaveSMIA CCP2 RX\nClockMIPI CSI-2 RXSTMIPID02\nSlave clock lane module\nmanager400kHz\n1.2V voltage\nregulator (LDO)JTAG\ncontrollerClock recovery &\nde-serializerLane merging\nLow level protocol\nByte to pixel conversion\nClock lane\ncontrol\ninterface\nlogicSlave data lane module\nData lane\ncontrol\ninterface\nlogicMIPI D-PHY RXProtocol\nDAT A2P1\nDATA2N1Data Lane 1.2\n80-800Mbps\nData Lane 1.1\n80-800Mbps\nClock Lane 1\n40-400MHz\nHSYNC\nPCLK (up to 200MHz)\nPower\non\nreset\nVDDOUT_LDO6.0MHz - 27MHz1V8 12-bit parallel\ninterface @ 200MHz\n1V8Doubles\nas CCP2\ndata &\nclock/strobe\ninputs\nXSDNSlave data lane module\nData lane\ncontrol\ninterface\nlogicCLKP2\nCLKN2DAT A1P2\nDAT A1N2\nSlave clock lane module\nClock lane\ncontrol\ninterface\nlogicData Lane 2\n80-800Mbps\nClock Lane 2\n40-400MHzSlave data lane module\nData lane\ncontrol\ninterface\nlogicDoubles\nas CCP2\ndata &\nclock/strobe\ninputs\nDecompression\nOIFSTMIPID02\nBlock diagram \nDS12803  - Rev 1 page 3/50\n2 Application diagrams\nFigure 2. MIPI CSI-2 application diagram\n100/400 kHz I2CBaseband\nor\nprocessorapplication\nor\nmulti-media\nprocessor\nor\n‘backend IC’DDR Clock (40MHz -> 400MHz)Data1 (80Mbps -> 800Mbps)Data2 (80Mbps -> 800Mbps)Main camera\nmodule\nwith\nMIPI CSI-2\ninterfaceMIPI CSI-2\n2 x 800Mbps6-b, 7-b, 8-b,\n// pixel dataSTMIPID02\nDDR Clock (40MHz -> 400MHz)Data (80Mbps -> 800Mbps)2nd camera\nmodule\nwith\nMIPI CSI-2\ninterfaceMIPI CSI-2\n1 x 800MbpsIf Parallel Output\nor\nparallel\ninterface\n10-b or 12-b\nFigure 3. SMIA CCP2 application diagram\nClock / StrobeData (up to 650Mbps)SMIA CCP2 Class 2\n1 x 650Mbps\n100/400 kHz I2CBaseband\nor\nprocessorapplication\nor\nmulti-media\nprocessor\nor\n‘backend IC’Main camera\nmodule\nwith\nSMIA CCP2\ninterface6-b, 7-b, 8-b,\n// pixel dataSTMIPID022nd camera\nmodule\nwith\nSMIA CCP2\ninterface\nSMIA CCP2 Class 2\n1 x 650MbpsIf Parallel Output\nor\nParallel\nInterface Clock / StrobeData (up to 650Mbps)\n 10-b or 12-bSTMIPID02\nApplication diagrams \nDS12803  - Rev 1 page 4/50\n3 Output interface\nThe output interface is used to transfer image data from the STMIPID02 to the host.\nFeatures\n• CCIR601 compliant\n• 12-bit data with pixel clock, HSYNC and VSYNC (external synchronization signals)\n• Up to 200 MHz pixel clock, giving a data rate of 1.6 Gbit/s\n• Programmable polarity of synchronization signals\n• Tristate output control for multiple camera systems\nBy default, VSYNC envelopes all lines of valid image data. HSYNC is active on all lines including vertical frame\nblanking period.\nHSYNC and VSYNC output polarities are programmable. The description and the figures below assume the\ndefault polarity.\nThe host uses the rising edge of the PCLK to sample both the data and the synchronization lanes.\nSince the output data bus is 12 bits wide, for an output stream of less than 12 bits per pixel, the data can be\nplaced on lower or upper bits of the bus. This is controlled by the Mode_Reg1[7] (address 0x14).\nTable 1. Image format vs. number of bits on output interface\nImage format received Data type to be programmed in STMIPID02Number of bits on parallel output of\nSTMIPID02\nRAW6 RAW6 6 bits\nRAW7 RAW7 7 bits\nRAW8 RAW8 8bits\nRAW10 RAW10 10 bits\nRAW12 RAW12 12 bits\nRAW10 (as 10-6 compressed) RAW6 (with decompression 6-10 enabled) 10 bits\nRAW10 ( as 10-7) RAW7 (with decompression 7-10 enabled) 10 bits\nRAW10 (as 10-8) RAW8 (with decompression 8-10 enabled) 10 bits\nRAW12 (as 12-10) RAW10 (with decompression 10-12 enabled) 12 bits\nRAW12 (as 12-8) RAW8 (with decompression 8-12 enabled) 12 bits\nRAW12 (as 12-7) RAW8 (with decompression 7-12 enabled) 12 bits\nRAW12 (as 12-6) RAW8 (with decompression 6-12 enabled) 12 bits\nRGB565 RAW8 8 bits\nRGB888 RAW8 8 bits\nRGB444 RAW8 8 bits\nYUV420 8 bits RAW8 8 bits\nYUV422 8 bits RAW8 8 bits\nYUV420 10 bits RAW10 10 bitsSTMIPID02\nOutput interface \nDS12803  - Rev 1 page 5/50\nFigure 4. 12-bit parallel data interface signals - frame level\n0x01CPCLK\nD[11:0]\nHSYNC\nVSYNCL0 L1 L2 L3 LN-4 LN-3 LN-2 LN-1 0x01C1 line\nFigure 5. 12-bit parallel data interface signals - line level\n0x01CPCLK\nD[11:0]\nHSYNC\nVSYNCFirst line:\nP0 P1 P2 P3 PN-4 PN-3 PN-2 PN-10x01C\n0x01CPCLK\nD[11:0]\nHSYNC\nVSYNCLast line:\nP0 P1 P2 P3 PN-4 PN-3 PN-2 PN-10x01C1 pixelSTMIPID02\nOutput interface \nDS12803  - Rev 1 page 6/50\n4 Control interface\nThe STMIPID02 is controlled through the 400 kHz I2C compatible slave command interface. The 8-bit device\naddress is 0x28 for write operations and 0x29 for read operations. The register index is a 16-bit format and the\nregister value is an 8-bit format. The external clock must be active for I2C slave operations.\nExample\nTo write 0x15 in the register 0x02, the following sequence has to be applied:\nS 0x28 A 0x00 A 0x02 A 0x15 A\nTo read the content of register 0x02:\nS 0x28 A 0x00 A 0x02 A P S 0x29 A xx N P\nWhere S = START; P = STOP; A = ACK; N = NACK\nDetailed control inteface timings are described in Section 11.5.2 I2C slave timing (SCL, SDA) .STMIPID02\nControl interface \nDS12803  - Rev 1 page 7/50\n5 Application examples\nFigure 6. Application examples\nHost\nsystem\nStrobeData (650Mbps)3MP @ 15fps @ 10-bSMIA CCP210-b @ 65MHz STMIPID02\nPCLK = 65MHz\nSMIA CCP2 TX\nSMIA CCP2 RX\nHost\nsystem\nDDR Clock (400MHz)Data1 (800Mbps)3MP @ 20fps @ 10-bMIPI CSI-2\n800Mbps, RAW1010-b @ 80MHz\nPCLK = 80MHz\nMIPI CSI-2 TX\nMIPI CSI-2 RX\nHost\nsystem\nStrobeData1 (650Mbps)5MP @ 15fps @ 10-bSMIA CCP210-b @ 92.8MHz\nPCLK = 92.8MHz\nSMIA CCP2 TX\nSMIA CCP2 RX\nHost\nsystem\nDDR Clock (384MHz)Data1 (768Mbps)5MP @ 15fps @ 10-bMIPI CSI-2\n768Mbps, 10b-8b Compressed10-b @ 96MHz\nPCLK = 96MHz\nMIPI CSI-2 TX\nMIPI CSI-2 RX\nHost\nsystem\nDDR Clock (360MHz)Data1 (720Mbps)Data2 (720Mbps)8MP @ 12fps @ 12-bMIPI CSI-2\n1.44Gbps, RAW1212-b @ 120MHz\nPCLK = 120MHz\nMIPI CSI-2 TX\nMIPI CSI-2 RX10 - 8 Comp\n8 - 10 Decomp 7 - 10 Decomp650Mbps, RAW10\n650Mbps, 10b-7b Compressed10 - 7 CompSTMIPID02\nSTMIPID02\nSTMIPID02\nSTMIPID02STMIPID02\nApplication examples \nDS12803  - Rev 1 page 8/50\n6 Key technical specifications\nTable 2. Technical specifications\nTechnology ST 65 nm CMOS\nPixel format(s)SMIA: RAW6, RAW7, RAW8, RAW10, and RAW12\nSMIA: 8-10, 7-10, 6-10, 8-12, 7-12, 6-12 DPCM/PCM\ndecompression\nMIPI CSI-2: RAW6, RAW7, RAW8, RAW10, and RAW12 YUV,\nRGB, JPEG\nInput video interface(s)MIPI CSI-2 interface (2x800 Mbps + 1x800 Mbps)\nSMIA CCP2 Interface (1x208 Mbps Class 0 + 1x650 Mbps -\nClass 2)\nOutput video interface(s)1V8, 200 MHz, 12-bit parallel interface + VSYNC, HSYNC,\nand PCLK\nControl interface 100/400 kHz I2C\nClock input 6.0 MHz to 27 MHz\nSupply voltage Digital IO: 1.7 V - 1.9 V\nPower consumption TBC\nPackage type VFBGA 3x 3x1 mm, 49 ball, F7x7 pitch, 0.4 mm ball 0.25 mm\nPackage size 3.0 mm x 3.0 mm x 1.0 mm (wlh)\nDevice address 0x28STMIPID02\nKey technical specifications \nDS12803  - Rev 1 page 9/50\n7 Ball assignment and description\nFigure 7. Ball assignment: bottom view (49 balls)\n1 2 3 4 5 6 7G\nF\nE\nD\nC\nB\nADATA1P2VDDIN_LDO\nCLKP1\nDATA1N2DATA2P1DATA1P1DATA1N1\nTDO D10 LDO_TSTD0\nD5\nD9D7D2D1\nTCKGNDE_LDO\nDATA2N1\nCLKP2CLKN2CLKN1VDDOUT_LDOVDDE_1V8\nGNDE\nTDITMSXSDNHSYNC\nVDD_1V2\nPOR_SGNVDDE_1V8ERRORINTPCLK\nGND_1V2\nD11GNDEVSYNCSCLSDA\nD4\nD8D6D3GNDE\nPOR_TST EXTCLKGND_PHY\nNote: The CSI-2 clock lanes must be in the middle of the two data lanes.\nNote: The PCLK, HSYNC, VSYNC must be routed in the middle of the output data bus for skew management reasons.\nTable 3. Ball description\nBall name Type Description\nPower supplies\nVDDE_1V8 Power 1V8 digital IO supply\nVDDIN_LDO Power 1V8 voltage regulator supply\nVDD_1V2 Power 1V2 MIPI D-PHY and digital core supply\nGNDE Ground Digital IO ground\nGNDE_LDO Ground Voltage regulator ground\nGND_PHY Ground D-PHY ground\nGND_1V2 Ground Digital core ground\nSystem interface\nEXTCLK InputSystem clock input (for I2C slave), 6.0\nMHz - 27.0 MHz\nERROR OutputError interrupt, indicates that an error\n(either D-PHY or protocol) has occurred\nINT OutputMIPI CSI-2 short packet received\ninterrupt, indicates that a short packet\nhas been receivedSTMIPID02\nBall assignment and description \nDS12803  - Rev 1 page 10/50\nBall name Type Description\nXSDN Input Chip shutdown\nControl interface\nSCL Input Host I2C clock\nSDA BiDir Host I2C data\nDual lane input data interface\nCLKP1, CLKN1 InputMIPI CSI-2 receiver 1 DDR clock input,\nMIPI D-PHY physical layer, doubles as\nCCP2 strobe/clock input in SMIA CCP2\nClass 2 mode\nDATA1P1, DATA1N1 InputMIPI CSI-2 receiver 1 data lane 1, MIPI\nD-PHY physical layer, doubles as CCP2\ndata input in SMIA CCP2 Class 2 mode\nDATA2P1, DATA2N1 InputMIPI CSI-2 receiver 1 data lane 2, MIPI\nD-PHY physical layer\nSingle lane input data interface\nCLKP2, CLKN2 InputMIPI CSI-2 receiver 2 DDR clock input,\nMIPI D-PHY physical layer, doubles as\nCCP2 strobe/clock input in SMIA CCP2\nClass 2 mode\nDATA1P2, DATA1N2 InputMIPI CSI-2 receiver 2 data lane, MIPI D-\nPHY physical layer, doubles as CCP2\ndata input in SMIA CCP2 Class 2 mode\nOutput data interface\nD[11:0] Output Parallel video 12-bit data output\nPCLK OutputPixel clock: PCLK rising edge is used to\nsample D[11:0], HSYNC and VSYNC.\nPCLK polarity is programmable\nHSYNC OutputHorizontal synchronization: HSYNC is\nhigh during active video and low during\nthe horizontal blanking periods. HSYNC\npolarity is programmable\nVSYNC OutputVertical synchronization: VSYNC is high\nduring active video and low during the\nvertical blanking periods. VSYNC\npolarity is programmable\nPower on reset (POR)\nPOR_SGN BiDir Power on reset signal\nPOR_TST InputPower on reset test signal, should be set\nto ground for internal POR\nVoltage regulator\nVDDOUT_LDO Power LDO 1.2 V output\nTest interface (ST internal use)\nLDO_TST Input LDO regulator test mode\nTDI Input Test data input\nTMS Input Test mode\nTCK Input Test clock\nTDO Output Test data outSTMIPID02\nBall assignment and description \nDS12803  - Rev 1 page 11/50\n8 Functional description\n8.1 Power up sequence\nPlease find below the timing of the power up sequence.\nFigure 8. Power up sequence\nVDDIN_LDO\nXSDN\nEXTCLK\nVDDOUT_LDO\nPOR_SGNT1\nT2\nT3\nTable 4. Power up sequence timing\nSymbol Parameter Min. Typ. Max. Unit\nT1Time between\npower up and LDO\nenableVDDIN_LDO\nstable+inf s\nT2Time between\nXSDN and CORE\npower up (LDO out\nrise to 1.2 V)5 ms\nT3Time between\nCORE power up to\n1.2 V and reset\ngeneration20 µsSTMIPID02\nFunctional description \nDS12803  - Rev 1 page 12/50\n8.2 User modes\n8.2.1 Standard modes\nThe output parallel interface outputs12 bits of data, HSYNC, VSYNC, and PCLK. It is recommended to enable the\ncompensation macro (controlled by Mode_Reg3[5], at address 0x36) for both Standard and Bypass modes.\nCSI2/CSI2\n• Main camera: CSI2 up to 1.6 Gbps (with limitation detailed in Section 8.3 CSI2 limitations )\n• Second camera: CSI2 up to 800 Mbps\nCSI2/CCP2\n• Main camera: CSI2 up to 1.6 Gbps (with limitation detailed in Section 8.3 CSI2 limitations )\n• Second camera: CCP2 up to 650 Mbps\nCSI2/ITU-R601\n• Main camera: CSI2 up to 1.6 Gbps (with limitation detailed in Section 8.3 CSI2 limitations )\n• Second camera: YUV directly connected to baseband parallel interface\n8.2.2 Bypass modes\nBypass mode is used for any activities or applications where only PHY is needed, example, 8-bit data.\nCSI2/CSI2\n• Main camera: CSI2 up to 1.6 Gbps (with limitation detailed in Section 8.3 CSI2 limitations )\n• Second camera: CSI2 up to 800 Mbps\nCSI2/ ITU-R601\n• Main camera: CSI2 up to 1.6 Gbps (with limitation detailed in Section 8.3 CSI2 limitations )\n• Second camera: YUV directly connected to baseband parallel interface\n8.3 CSI2 limitations\nThe bandwidth is limited to 800 Mbps in RAW6/RAW7 dual lane inputs. This is irrespective of the compression\nused or notSTMIPID02\nUser modes \nDS12803  - Rev 1 page 13/50\n8.4 Sensor switching mechanism\nThe flow chart below explains the sensor switching mechanism. If one sensor is streaming and the other is not we\nare in state1 . If both sensors are not streaming, we are in state2 .\nIt is forbidden that both sensors stream simultaneously while switching. To switch sensors, it is obligatory to be in\nstate1 or state2 .\nFigure 9. Sensor switching mechanism\nStop streaming sensor 1\nReset STMIPID02 with\nProgram STMIPID02 hard reset\naccording sensor 2 if needed\nProgram sensor 2\nand start streaming= State 1\n= State 2Sensor 1 streaming\nSensor 2 stopped\n8.5 Error signal\nBelow is an accumulated status of all errors found in the chip.\n1. Status of all errors from all D-PHY’s\n2. Checksum and ECC failures of CSI reception\n3. ccp_shift_sync, ccp_false_sync and ccp_crc_error of CCP reception\nThe individual status of an error can be checked on the respective I2C register bit. The status can be cleared by\nprogramming Mode_reg2[6] register.\n8.6 INT signal\nThis is a status showing reception of a short packet in the CSI stream. The user needs to clear the status by\nprogramming Clock_control_reg1[5] to observe the next short packet. If the user does not clear this bit then he\nmay miss the transition on the INT ball when the next short packet is observed. The application of short packet\ninterrupts is not envisioned yet.STMIPID02\nSensor switching mechanism \nDS12803  - Rev 1 page 14/50\n9 Register description\n9.1 Clock lane 1 registers\nSTMIPID02\nRegister description \nDS12803  - Rev 1 page 15/50\nSTMIPID02\nClock lane 1 registers \nDS12803  - Rev 1 page 16/50\n9.2 Data lane 1.1 controls\nSTMIPID02\nData lane 1.1 controls \nDS12803  - Rev 1 page 17/50\nSTMIPID02\nData lane 1.1 controls \nDS12803  - Rev 1 page 18/50\n9.3 Data lane 1.2 controls\nSTMIPID02\nData lane 1.2 controls \nDS12803  - Rev 1 page 19/50\nSTMIPID02\nData lane 1.2 controls \nDS12803  - Rev 1 page 20/50\n9.4 Clock lane 2 registers\nSTMIPID02\nClock lane 2 registers \nDS12803  - Rev 1 page 21/50\nSTMIPID02\nClock lane 2 registers \nDS12803  - Rev 1 page 22/50\n9.5 Data lane 2 controls\nSTMIPID02\nData lane 2 controls \nDS12803  - Rev 1 page 23/50\nSTMIPID02\nData lane 2 controls \nDS12803  - Rev 1 page 24/50\n9.6 CCP RX and error flag registers\nSTMIPID02\nCCP RX and error flag registers \nDS12803  - Rev 1 page 25/50\nSTMIPID02\nCCP RX and error flag registers \nDS12803  - Rev 1 page 26/50\n9.7 Mode control registers\nSTMIPID02\nMode control registers \nDS12803  - Rev 1 page 27/50\nSTMIPID02\nMode control registers \nDS12803  - Rev 1 page 28/50\n9.8 Clock control registers\nSTMIPID02\nClock control registers \nDS12803  - Rev 1 page 29/50\n9.9 System error registers\n9.10 Data pipe information\nSTMIPID02\nSystem error registers \nDS12803  - Rev 1 page 30/50\nSTMIPID02\nData pipe information \nDS12803  - Rev 1 page 31/50\nSTMIPID02\nData pipe information \nDS12803  - Rev 1 page 32/50\nSTMIPID02\nData pipe information \nDS12803  - Rev 1 page 33/50\n10 Generic script\nBelow is a generic script which users can start with.\nWriteByte(0x0002, 0x15) means that the I2C driver writes 0x15 in register address 0x002.\n// MAIN CAMERA CLOCK LANE 1 (CLKP1, CLKN1) \nWriteByte(0x0002, 0x15);\n    // Enable Clock Lane 1 (CLKP1, CLKN1) and UI programmation: 0x15 between 400MHz and 334Mhz, ,\n    0x19 between 333 and 286MHz, 0x1D between 285 and 250MHz,0x21 between 249 and 223MHz, 0x25 \n    between 222 and 200Mhz and so on\nWriteByte(0x0004, 0x02);\n    // 0x1c CCP mode , 0x02 CSI mode on main camera\n//  MAIN CAMERA DATA LANE 1.1 (DATA1P1, DATA1N1) \nWriteByte(0x0005, 0x03);\n    // 0x03 Enable Data Lane 1.1 (DATA1P1, DATA1N1), 0x00 disable Data lane 1.1\nWriteByte(0x0006, 0x01);\n    // 0x01 for CSI mode set on Data Lane 1.1 (DATA1P1, DATA1N1), 0x0e for CCP mode on Data Lane 1.1 \n    (DATA1P1, DATA1N1)\n//  MAIN CAMERA DATA LANE 1.2 (DATA2P1, DATA2N1) \nWriteByte(0x0009, 0x00);\n    // 0x00 disable Data Lane 1.2 (DATA2P1, DATA2N1). CSI dual lane or second lane, Enable Data Lane\n    1.2: 0x01\nWriteByte(0x000a, 0x01);\n    // CSI dual lane or second lane, set CSI mode 0x01, CCP second lane, set CCP 0x0e\n// SECOND CAMERA CLOCK LANE 2 (CLKP2, CLKN2) \nWriteByte(0x0031, 0x14);\n    // Disable second camera: 0x00. Second camera: Enable Clock Lane 2 (CLKP1, CLKN1) and UI\n    programmation: 0x17 between 400MHz and 334Mhz, , 0x1B between 333 and 286MHz, 0x1F between\n    285 and 250MHz,0x23 between 249 and 223MHz, 0x27 between 222 and 200Mhz and so on\nWriteByte(0x0033, 0x1c);\n    // Second camera CCP/CSI(CLKP2, CLKN2, DATAP2, DATAN2) : CCP 0x1c or CSI 0x02\n// SECOND CAMERA DATA LANE 2 (DATA1P2, DATA1N2) \nWriteByte(0x0034, 0x00);\n    // 0x00 Disable Data Lane2 , Enable Data lane 2: 0x01 (for CCP or CSI)\nWriteByte(0x0035, 0x0e);\n    // CCP 0x0e, CSI 0x01 on second camera\n// CCP MODE (unused in CSI mode) \nWriteByte(0x000d, 0x00);\n// For CCP main camera,CCP Data clock mode 0x00, CCP data strobe mode 0x01\nWriteByte(0x000e, 0x28);\n    // For CCP mode, Pixel width: 0x30 for 12bits, 0x28 for 10bits,0x20 for 8bits, 0x1C for 7bits,0x18 for 6bits\nWriteByte(0x0038, 0x00);\n    // For CCP 2nd camera, CCP Data clock mode 0x00, CCP data strobe mode 0x01\n// MODE CONTROL \nWriteByte(0x0014, 0x40);\n    // No decompression: 0x41  For CCP, 0x40 for CSi single lane, 0x42 for CSi dual lane. Decompression\n    mode please refer to datasheet/register map.\nWriteByte(0x0015, 0x00);\n    // Normal (non Tristated output), continious clock, clock polarity and synchronization signals not inverted\nWriteByte(0x0036, 0x20);\n    // Enable compensation macro, 0.90Rev of DPHY. 0x20 for main camera, 0x21 for second camera\n    // Enable compensation macro, 0.81Rev of DPHY. 0x24 for main camera, 0x29 for second camera\nWriteByte(0x0017, 0x00);\n    // Data type: 0x1E YUV422 8-bit, 0x1F YUV422 10-bit, 0x22 RGB565, 0x2A RAW8, 0x2B RAW10,\n    0x2C RAW12, for other mode please refer to CSI specifications\nWriteByte(0x0018, 0x00);\n    // Data type of embedded data: 0x1E YUV422 8-bit, 0x1F YUV422 10-bit, 0x22 RGB565, 0x2A RAW8,\n    0x2B RAW10, 0x2C RAW12, for other mode please refer to CSI specifications\nWriteByte(0x0019, 0x00);\n    // 0X00 Data type and pixel width extracted from data stream, 0x04 Data type programmed, pixel width \n    extracted from data type, 0x0c Data type and pixel width programmed\n// MANDATORY FOR CCP MODE AND DECOMPRESSION MODE (unused for uncompressed image \nformat in CSI mode)\nWriteByte(0x001b, 0x00); // LSB of the active lines number\nWriteByte(0x001a, 0x00);  // MSB of the active lines number\nWriteByte(0x001d, 0x00); // LSB of the embedded lines number (aka status lines number) \nWriteByte(0x001c, 0x00);  // MSB of the embedded lines number (aka status lines number)\n// PIXEL WIDTH and decompression ON/OFF \nWriteByte(0x001e, 0x00);\n    //  Image data not compressed: 0x06 for Raw6, 0x07 for Raw7, 0x08 for 8 bits, 0x0A for 10bits, 0x0c for\n    Raw12. Image data compressed:0x1a for 12-10, 0x18 for 12-8 and 10-8, 0x17 for 12-7 and 10-7, 0x16 for\n    12-6 and 10-6\nWriteByte(0x001f, 0x00);\n    // Embedded data not compressed: 0x06 for Raw6, 0x07 for Raw7, 0x08 for 8 bits, 0x0A for 10bits, 0x0c \n    for Raw12. Embedded data compressed:0x1a for 12-10, 0x18 for 12-8 and 10-8, 0x17 for 12-7 and 10-7,\n    0x16 for 12-6 and 10-6STMIPID02\nGeneric script \nDS12803  - Rev 1 page 34/50\n11 Electrical characteristics\nFor all CSI2 electrical characteristics, please refer to the MIPI Camera Serial Interface Version 2 (CSI-2).\n11.1 Absolute maximum ratings\nTable 5. Absolute maximum ratings\nSymbol Parameter Value Unit\nVDDE_1V8 Digital I/O supply -0.5 to 2.8\nV VDDIN_LDO Voltage regulator supply -0.5 to 2.8\nVoltage on any signal ball -0.5 to (V DD + 0.5)\nIDD Supply current 100\nmA\nCurrent on any signal ball 10\nTSTO Storage temperature -40 to 150\n˚C\nTLEAD Lead temperature (soldering, 10 s) 260\nCaution: Stresses above those listed under the “Absolute maximum ratings” may cause permanent damage to the device.\nThis is a stress rating only and functional operation of the device at these or any other conditions above those\nindicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating\nconditions for extended periods may affect device reliability.\n11.2 Operating conditions\nTable 6. Operating conditions\nSymbol Parameter Min. Typ. Max. Unit\nVDDE_1V8 Digital I/O supply 1.7 1.8 1.9\nV\nVDDIN_LDO Voltage regulator supply 1.7 1.8 1.9\nTA Ambient temperature -25 70 °C\nCREGLDO output load\ncapacitor, ESR <1Ω @\n100 kHz1 µF\nCEXT1.2 V decoupling\ncapacitor10 nF\n11.3 Thermal data\nTable 7. Thermal data\nSymbol Parameter Value Unit\nRth(j-a) Max. junction-ambient thermal resistance - VFBGA49 (1) 58.4 ˚C/W\n \n1. Typical, measured with the component mounted on an evaluation PC board in free air\n STMIPID02\nElectrical characteristics \nDS12803  - Rev 1 page 35/50\n11.4 DC electrical characteristics\nThe values below apply over the operating conditions unless otherwise specified.\nTable 8. I/O electrical characteristics\nSymbol Parameter Test conditions Min. Typ. Max. Unit\nVILInput low\nvoltage-0.3 0.3 V DD (1)\nVVIHInput high\nvoltage0.7 V DD (1)VDD + 0.3 (1)\nVOLOutput low\nvoltageIOL < 2 mA, I OL\n< 3 mA on SDAVDD + 0.2 (1)\nVOHOutput high\nvoltage-IOH < 2 mA, -\nIOL < 3 mA on\nSDA0.8 V DD (1)\nIIL/IIHInput leakage\ncurrent, input\nballsVSS < V IN < V DD20\nµA\nInput leakage\ncurrent,I/O balls10\nVEXTCLKDCClock input\namplitude, DCDC coupled\nsquare wave1.5 1.8 2.4 V\nVEXTCLKACClock input\namplitude, ACAC coupled sine\nwave0.5 1 1.2 Vpp\nCINSCL input\ncapacitance\nTA = 25 °C,\nfreq. = 1 MHz10\npF\nCI/OSDA input /\noutput\ncapacitance10\n \n1. V DD refers to the supply voltage (VDDE_1V8, VDDIN_LDO) to which the signal is referenced\n \nTable 9. Power supply specifications for VDDIN_LDO\nSymbol Parameter Test conditions Typ. Max. Unit\nIDDPDVDD supply current\nin Power down\nmodeVDD = max; XSDN\n< VIL1 5 µA\nIDDBYPASSVDD supply current\nin Bypass modeVDD = max; image\nformat = RAW8;\ninput/ouput data\nrate = 1.6 Gbps\nCSI dual25 30\nmA\nIDDNORMALVDD supply current\nin Normal modeVDD = max; CCP\nRAW10 640 Mbps18 40\nVDD = max; CSI\nsingle RAW10 800\nMbps20 45\nVDD = max; CSI\ndual RAW12 1.6\nGbps25 50STMIPID02\nDC electrical characteristics \nDS12803  - Rev 1 page 36/50\nTable 10. Power supply specifications for VDDE_1V8\nSymbol Parameter Test conditions Typ. Max. Unit\nIDDPDVDD supply current\nin Power down\nmodeVDD = max; PDN <\nVIL1 50 µA\nIDDBYPASSVDD supply current\nin Bypass modeVDD = max; image\nformat = RAW8;\ninput/ouput data\nrate = 1.6 Gbps\nCSI dual11 15\nmA\nIDDNORMALVDD supply current\nin Normal modeVDD = max; CCP\nRAW10 640 Mbps11 25\nVDD = max; CSI\nsingle RAW10 800\nMbps12 25\nVDD = max; CSI\ndual RAW12 1.6\nGbps18 30\nTable 11. CCP2 class 2 receiver electrical characteristics\nFor further information on CCP2, please refer to the SMIA 1.0 Part 2: CCP2 Specification Available from http://\nwww.smiaforum.org\nSymbol Parameter Test conditions Min. Typ. Max. Unit\nVCMI_SMIAInput common\nmode voltage\nrange\nEmbedded R TI\n= 100 Ω ± 10 %0.65 0.95 1.15 V\nVIDTH_SMIAInput differential\nthreshold (V P -\nVN)±50 ±200 mV\ntPWRUP /tPWRDNPower up/-down\ntime20 µs\nRTIEmbedded\ntermination\nresistance80 100 125 Ω\n11.5 AC electrical characteristics\n11.5.1 EXTCLK\nVEXTCLKAC  and V EXTCLKDC  are defined in Table 8. I/O electrical characteristics\nTable 12. EXTCLK electrical characteristics\nSymbol Parameter Min. Typ. Max. Unit\nfEXTCLKClock frequency\ninput, 50 % duty\ncycle - VDDE_1V8\nreferred6 13 27 MHzSTMIPID02\nAC electrical characteristics \nDS12803  - Rev 1 page 37/50\nFigure 10. EXTCLK electrical characteristics\n1/fEXTCLK\nVEXTCLKDC\nVEXTCLKAC\n11.5.2 I2C slave timing (SCL, SDA)\nTable 13. I2C slave timing\nSymbol Parameter Min. Typ. Max. Unit\nfSCL SCL clock frequency 100 400 kHz\ntLOW Clock pulse width low 1.3\nµstHIGH Clock pulse width high 0.6\ntBUF Bus free time between transmissions 1.3\ntHD.STA Start hold time 0.6\ntSU.STA Start setup time 0.6\ntHD.DAT Data hold time 0 0.9\ntSU.DAT Data setup time 100\nns tR SCL / SDA rise time (1) 300\ntF SCL / SDA fall time (1) 300\ntSU.STO Stop setup time 0.6 µs\n \n1. Measured from 0.3 to 0.7 or 0.7 to 0.3 V DD\n \nFigure 11. I2C slave timing\nStop Start\ntBUFtLOWtRtF\ntHIGH tHD.STAtHD.DAT tSU.DAT tSU.STAtHD.STA\ntSU.STOSCLSDAStart StopSTMIPID02\nAC electrical characteristics \nDS12803  - Rev 1 page 38/50\n11.5.3 CCP2 serial receiver timing (DATA1P1/N1, CLKP1/N1 and DATA1P2/N2, CLKP2/N2)\nTable 14. CCP2 serial receiver data/clock (class 0) input timing\nSymbol Parameter Min. Typ. Max. Unit\ntDS Data setup time 1\n— — ns\ntCKP Clock period 4.8\nFigure 12. CCP2 data/clock input timing\nPCLK\ntDStCKP\nPDATAValid\nTable 15. CCP2 serial receiver data/strobe (class 2) input timing\nSymbol Parameter Min. Typ. Max. Unit\ntDSData to strobe\nedge setup timetCKP-780 tCKP tCKP+780 ps\ntCKPTransmission clock\nperiod1.56 ns\nFigure 13. CCP2 data/strobe input timing\nTransmission CLK\ntDStCKP\nPDATA\nPCLK\n(STROBE)STMIPID02\nAC electrical characteristics \nDS12803  - Rev 1 page 39/50\n11.5.4 Parallel output interface timing\nFigure 14. Parallel output interface timing diagram - inverted clock\n1/fPCLK\nPCLK\nD[11:0],\nHSYNC, VSYNCtDV\nValidtR\nFigure 15. Parallel output interface timing diagram - non inverted clock\n1/fPCLK\nPCLK\nD[11:0],\nHSYNC, VSYNCtDV\nValidtF\nNote: For Non-inverted clock mode, the valid edge to capture is the negative (falling) edge\nFor RAW6/RAW7 dual lane, the bandwith is limited to 800 Mbps.\nTable 16. Parallel output interface timing\nSymbol Description Conditions Min. Typ. Max. Unit\nfPCLK PCLK frequency 200 MHz\nDPCLKPCLK duty\ncycleNo bypass,\nRAW6 dual lane50\n%No bypass,\nRAW7 dual lane66\nNo bypass,\nRAW7 dual\nlane, jittered\nclock50-60\nNo bypass,\nRAW7 single\nlane57.14\nBypass and all\nother modes45 50 55\ntRPCLK rise time,\n20 % - 80 %Load\ncapacitance, C L\n= 50 pF2.1\nns\ntDVPCLK to output\nvalid0 2STMIPID02\nAC electrical characteristics \nDS12803  - Rev 1 page 40/50\n12 Application schematics\nThe application schematic given below shows an example of the STMIPID02 application with a CSI-2 sensor.\nFigure 16. STMIPID02 recommended schematic with camera 1 (CSI-2) and camera 2 (CCP2)\nCamera 1EXTCLKDATA+\nCLK-DATA1P2\nCLKP2\nSTMIPID02EXTCLKSystem clock\nPowerdownN\nTCK TDITMSXSDN\nDATA1N2\nCLKN2\nXSHUTDOWNVDDOUT_LDODATA-\nCLK+\nTDODATA1P1\nCLKP1DATA1N1\nCLKN1\nGND_1V2LDO_TST\nDNC1V8Differential pair, Zodiff=100R\nDifferential pair, Zodiff=100R\n1uF\nLow ESRVDIGsee 2DNCsee 1\nDGNDVANAsee 21V8\n2V8\n2DNC\nAGND1V8\n100nFVDDIN_LDO\nVDDE_1V81V8\n100nF\nGNDE3\nGNDE_LDO\nGND_PHYSensor 0\n1. DNC = do not connect.VDD_1V2\nDATA2P1\nDATA2N1\nD[11:0]PCLK\nVSYNC\nHSYNC\n12}Parallel output\ndata interface\nSDASCL1V8SDASCL\n}I2C serial\ncontrol interface5\n2. VDIG & VANA decoupling capacitors\nare integrated to VB962 module.10nF\nCamera 2EXTCLKDATA+\nCLK-\nXSHUTDOWNDATA-\nCLK+VDIG\nDGNDVANA1V8\n2V8\n2AGNDSensor 1\nSDASCLDifferential pair, Zodiff=100R\nDifferential pair, Zodiff=100R100nF\nVCAP see 3100nF\n100nF\n3. VCAP is optionnal.POR_SGN\nPOR_TSTSTMIPID02\nApplication schematics \nDS12803  - Rev 1 page 41/50\n13 Package information\nIn order to meet environmental requirements, ST offers these devices in different grades of ECOPACK®\npackages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions\nand product status are available at: www.st.com . ECOPACK® is an ST trademark.\n13.1 VFBGA package information\nFigure 17. VFBGA package outline\nNote: The terminal A1 corner must be identified on the top surface by using a corner chamfer, ink or metallized\nmarking, or other feature of package body or integral heatslug. A distinguishing feature is allowed on the bottom\nsurface of the package to identify the terminal A1 corner. Exact shape of each corner is optional.STMIPID02\nPackage information \nDS12803  - Rev 1 page 42/50\nTable 17. VFBGA mechanical data\nReferenceDimensions\nMillimeters Inches\nMin. Typ. Max. Min. Typ. Max.\nA (1) 1.00 0.039\nA1 0.125 0.005\nA2 0.615 0.024\nA3 0.18 0.007\nA4 0.45 0.018\nb (2) 0.22 0.26 0.30 0.009 0.010 0.012\nD 2.95 3.00 3.05 0.116 0.118 0.120\nD1 2.40 0.094\nE 2.95 3.00 3.05 0.116 0.118 0.120\nE1 2.40 0.094\ne 0.40 0.016\nF 0.30 0.012\nddd 0.08 0.003\neee (3) 0.13 0.005\nfff (4) 0.04 0.002\n \n1. VFBGA stands for very thin profile fine pitch ball grid array. Very thin profile: 0.80 mm < A ≤ 1.00 mm / fine pitch: e < 1.00\nmm. The maximum total package height is calculated by the following methodology: A2 Typ. + A1 Typ. + square-root(A1\n+A3 +A4 tolerance values).\n2. The typical ball diameter before mounting is 0.25 mm.\n3. The tolerance of the position that controls the location of the pattern of balls with respect to datums A and B. For each ball\nthere is a cylindrical tolerance zone, eee, perpendicular to datum C and located on the true position with respect to datums\nA and B as defined by e. The axis perpendicular to datum C of each ball must lie within this tolerance zone.\n4. The tolerance of the position that controls the location of the balls within the matrix with respect to each other. For each ball,\nthere is a cylindrical tolerance zone, fff, perpendicular to datum C and located on the true position as defined by e. The axis\nperpendicular to datum C of each ball must lie within this tolerance zone. Each tolerance zone fff in the array is contained\nentirely in the respective zone eee above. The axis of each ball must lie simultaneously in both tolerance zones.\n STMIPID02\nVFBGA package information \nDS12803  - Rev 1 page 43/50\n14 PCB layout guide\nThe usual good PCB design rules should be observed for the layout of the STMIPID02.\nPower and ground planes should be used to supply power to the STMIPID02.\nThe high-speed signal pairs (CLKP1, CLKN1), (DATA1P1, DATA1N1), (DATA2P1, DATA2N1), (CLKP2, CLKN2)\nand (DATA1P2, DATA1N2) should be routed as balanced transmission lines with a characteristic differential\nimpedance (Zo diff) of 100 Ω, and matched in length.\nThe delay difference between Cclock lane, data lane1 and data lane2 should be less than 5 ps.\nThe total series resistance of the CSI line should be less than 5 Ω.\nFor more details, please refer to the MIPI Alliance Specification for D-PHY”, version 0.90.00, 8 October 2007,\nSection 7 "Interconnect and Lane Configuration" and Annex B "Interconnect Design Guidelines".\nThe output interface clock (PCLK) should be 50 Ω adapted.\nThe output clock (PCLK) and data line length from the STMIPID02 to the host should be as small as possible to\navoid reflection effects.\nAll passive components for the STMIPID02 should be placed in close proximity to the device, including the\ndecoupling capacitors.\nThe recommended pull up value of the I2C is in the range 2480 Ω to2780 Ω for a bus load capacitance below 100\npF.\nThe recommended capacitor values are:\n• 10 nF on VDD1V2\n• 100 nF on VDDIN_LDO and VDDE_1V8\n• 1 µF (low ESR <1 Ω) on VDDOUT_LDOSTMIPID02\nPCB layout guide \nDS12803  - Rev 1 page 44/50\n15 ESD characteristics\nThe device ESD sensitivity is compliant with the following specifications:\n• JESD22 A114D, human body model, ±2 kV, class 2 compliant\n• JESD22-C101C, charge device model, ±500 V, class III compliantSTMIPID02\nESD characteristics \nDS12803  - Rev 1 page 45/50\n16 Ordering information\nTable 18. Order code\nSales type Package\nSTMIPID02/TRVFBGA 49 ball, 3 mm x 3 mm x 1 mm, 0.4 mm pitch, 0.25 mm\nball packageSTMIPID02\nOrdering information \nDS12803  - Rev 1 page 46/50\nRevision history\nTable 19. Document revision history\nDate Version Changes\n22-Oct-2018 1 Initial public releaseSTMIPID02\n \nDS12803  - Rev 1 page 47/50\nContents\n1 Block diagram ..................................................................... 3\n2 Application diagrams .............................................................. 4\n3 Output interface ................................................................... 5\n4 Control interface ................................................................... 7\n5 Application examples .............................................................. 8\n6 Key technical specifications ....................................................... 9\n7 Ball assignment and description .................................................. 10\n8 Functional description ............................................................ 12\n8.1 Power up sequence ........................................................... 12\n8.2 User modes .................................................................. 13\n8.2.1 Standard modes ........................................................ 13\n8.2.2 Bypass modes ......................................................... 13\n8.3 CSI2 limitations ............................................................... 13\n8.4 Sensor switching mechanism ................................................... 14\n8.5 Error signal ................................................................... 14\n8.6 INT signal .................................................................... 14\n9 Register description .............................................................. 15\n9.1 Clock lane 1 registers .......................................................... 15\n9.2 Data lane 1.1 controls .......................................................... 16\n9.3 Data lane 1.2 controls .......................................................... 18\n9.4 Clock lane 2 registers .......................................................... 20\n9.5 Data lane 2 controls ........................................................... 22\n9.6 CCP RX and error flag registers ................................................. 24\n9.7 Mode control registers ......................................................... 26\n9.8 Clock control registers ......................................................... 29\n9.9 System error registers ......................................................... 29\n9.10 Data pipe information .......................................................... 30\n10 Generic script .................................................................... 34\n11 Electrical characteristics .......................................................... 35STMIPID02\nContents \nDS12803  - Rev 1 page 48/50\n11.1 Absolute maximum ratings ...................................................... 35\n11.2 Operating conditions ........................................................... 35\n11.3 Thermal data ................................................................. 35\n11.4 DC electrical characteristics ..................................................... 35\n11.5 AC electrical characteristics ..................................................... 37\n11.5.1 EXTCLK .............................................................. 37\n11.5.2 I2C slave timing (SCL, SDA) ............................................... 38\n11.5.3 CCP2 serial receiver timing (DATA1P1/N1, CLKP1/N1 and DATA1P2/N2, CLKP2/N2) ...38\n11.5.4 Parallel output interface timing ............................................. 39\n12 Application schematics ........................................................... 41\n13 Package information .............................................................. 42\n13.1 [Package name] package information ............................................ 42\n14 PCB layout guide ................................................................. 44\n15 ESD characteristics ............................................................... 45\n16 Ordering information ............................................................. 46\nRevision history ....................................................................... 47STMIPID02\nContents \nDS12803  - Rev 1 page 49/50\nIMPORTANT NOTICE – PLEASE READ CAREFULLY\nSTMicroelectronics NV and its subsidiaries (“ST”) reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST\nproducts and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST\nproducts are sold pursuant to ST’s terms and conditions of sale in place at the time of order acknowledgement.\nPurchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of\nPurchasers’ products.\nNo license, express or implied, to any intellectual property right is granted by ST herein.\nResale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.\nST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.\nInformation in this document supersedes and replaces information previously supplied in any prior versions of this document.\n© 2018 STMicroelectronics – All rights reservedSTMIPID02\n \nDS12803  - Rev 1 page 50/50\n'}]
!==============================================================================!
### Component Summary: STMIPID02/TR

#### Key Specifications:
- **Voltage Ratings:**
  - Digital I/O Supply: 1.7 V to 1.9 V
  - Integrated 1.2 V regulator for D-PHY and core logic
- **Current Ratings:**
  - Supply current in normal mode: 18 mA to 50 mA (depending on configuration)
  - Supply current in power-down mode: 5 µA
- **Power Consumption:**
  - Power consumption varies based on mode and configuration; specific values are not provided in the datasheet.
- **Operating Temperature Range:**
  - -25 °C to 70 °C
- **Package Type:**
  - VFBGA (Very Thin Profile Ball Grid Array), 49 balls, 3 mm x 3 mm x 1 mm, 0.4 mm pitch, 0.25 mm ball diameter
- **Special Features:**
  - Dual mode MIPI CSI-2 / SMIA CCP2 de-serializer
  - Integrated power-on reset cell
  - Configurable via I2C compatible slave interface
  - Supports multiple camera interfaces and formats (YUV, RGB, JPEG)
  - Error interrupt output for D-PHY and protocol errors
- **Moisture Sensitive Level:**
  - Not specified in the provided text.

#### Description:
The **STMIPID02** is a dual-mode MIPI CSI-2 / SMIA CCP2 de-serializer designed primarily for mobile camera applications. It integrates two MIPI CSI-2 / SMIA CCP2 receivers, allowing it to support both a main camera and a secondary camera in mobile devices. The device is manufactured using ST's 65 nm process technology and features a 12-bit parallel output interface capable of outputting de-serialized pixel data at rates up to 200 MHz.

#### Typical Applications:
The STMIPID02 is typically used in:
- **Mobile Camera Phones:** It enables high-resolution and high-frame-rate camera connections, supporting dual-camera setups.
- **Image Processing:** The device can unpack various RAW formats (RAW6, RAW7, RAW8, RAW10, RAW12) and supports YUV, RGB, and JPEG formats, making it suitable for image processing tasks.
- **Multimedia Applications:** It can be integrated into multimedia processors or baseband processors for enhanced imaging capabilities.
- **Camera Modules:** The STMIPID02 can interface with camera modules that utilize MIPI CSI-2 or SMIA CCP2 protocols, providing flexibility in design and implementation.

This component is ideal for applications requiring efficient data transfer from camera sensors to processing units, ensuring high-quality image capture and processing in mobile devices.