$date
	Fri Jan 16 11:31:59 2026
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module rom_tb $end
$var wire 8 ! data [7:0] $end
$var reg 8 " addr [7:0] $end
$var reg 1 # clk $end
$scope module uut $end
$var wire 8 $ addr [7:0] $end
$var wire 1 # clk $end
$var reg 8 % data [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx %
b0 $
0#
b0 "
bx !
$end
#5000
b1111111 !
b1111111 %
1#
#10000
0#
#15000
1#
#20000
0#
b1 "
b1 $
#25000
1#
#30000
0#
b10 "
b10 $
#35000
b11011111 !
b11011111 %
1#
#40000
0#
b11 "
b11 $
#45000
b10000000 !
b10000000 %
1#
#50000
0#
#55000
1#
#60000
0#
