0.7
2020.2
Apr 18 2022
16:05:34
D:/Progetti_VHDL/Esercizio1_2/Esercizio1_2.srcs/sources_1/new/operatore_and.vhd,1664706110,vhdl,,,,operatore_and,,,,,,,,
D:/Progetti_VHDL/Prova1/Prova1.srcs/sim_1/new/decoder_4_16_tb.vhd,1664707292,vhdl,,,,decoder_4_16_tb,,,,,,,,
D:/Progetti_VHDL/Prova1/Prova1.srcs/sources_1/new/decoder_2_4.vhd,1664613693,vhdl,,,,decoder_2_4,,,,,,,,
D:/Progetti_VHDL/Prova1/Prova1.srcs/sources_1/new/decoder_4_16.vhd,1664706071,vhdl,,,,decoder_4_16,,,,,,,,
