# PipelinedCPU
Pipelined CPU with 5 stages
Distributed Controller Architecture
Supports MIPS32 Instruction Sets
