================================================================
  Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
  Version 2016.2
  Build 1577090 on Thu Jun 02 16:59:10 MDT 2016
  Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.
================================================================
INFO: [HLS 200-10] Running '/opt/xilinx/xilinx_2016.2/Vivado_HLS/2016.2/bin/unwrapped/lnx64.o/vivado_hls'
INFO: [HLS 200-10] For user 'ak2425' on host 'en-ec-ecelinux-04.coecis.cornell.edu' (Linux_x86_64 version 3.10.0-1160.76.1.el7.x86_64) on Fri Nov 18 18:42:27 EST 2022
INFO: [HLS 200-10] On os "CentOS Linux release 7.9.2009 (Core)"
INFO: [HLS 200-10] In directory '/home/ak2425/ece5775/ece5775_project/project'
INFO: [HLS 200-10] Opening and resetting project '/home/ak2425/ece5775/ece5775_project/project/COO_SpMV.prj'.
INFO: [HLS 200-10] Adding design file 'COO_SpMV.cpp' to the project
INFO: [HLS 200-10] Adding test bench file 'COO_SpMV_test.cpp' to the project
INFO: [HLS 200-10] Opening and resetting solution '/home/ak2425/ece5775/ece5775_project/project/COO_SpMV.prj/solution1'.
INFO: [HLS 200-10] Cleaning up the solution database.
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
make[1]: Entering directory `/home/ak2425/ece5775/ece5775_project/project/COO_SpMV.prj/solution1/csim/build'
   Compiling ../../../../COO_SpMV_test.cpp in debug mode
   Compiling ../../../../COO_SpMV.cpp in debug mode
   Generating csim.exe
make[1]: Leaving directory `/home/ak2425/ece5775/ece5775_project/project/COO_SpMV.prj/solution1/csim/build'
Testing COO SpMV
[32mPassed :)
[0mINFO: [SIM 211-1] CSim done with 0 errors.
INFO: [HLS 200-10] Analyzing design file 'COO_SpMV.cpp' ... 
INFO: [HLS 200-10] Validating synthesis directives ...
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [XFORM 203-602] Inlining function 'COO_SpMV' into 'worker' (COO_SpMV.cpp:169) automatically.
INFO: [XFORM 203-501] Unrolling loop 'Loop-2' (COO_SpMV.cpp:161) in function 'worker' completely.
INFO: [XFORM 203-101] Partitioning array 'matrix_1'  in dimension 1 with a block factor 4.
INFO: [XFORM 203-101] Partitioning array 'dest' (COO_SpMV.cpp:151) in dimension 1 with a block factor 4.
INFO: [XFORM 203-101] Partitioning array 'matrix_1.0'  in dimension 2 with a block factor 4.
INFO: [XFORM 203-101] Partitioning array 'matrix_1.1'  in dimension 2 with a block factor 4.
INFO: [XFORM 203-101] Partitioning array 'matrix_1.2'  in dimension 2 with a block factor 4.
INFO: [XFORM 203-101] Partitioning array 'matrix_1.3'  in dimension 2 with a block factor 4.
WARNING: [ANALYSIS 214-52] Found false 'RAW' inter dependency for variable 'output[3]' (COO_SpMV.cpp:69).
WARNING: [ANALYSIS 214-52] Found false 'RAW' inter dependency for variable 'output[1]' (COO_SpMV.cpp:69).
WARNING: [ANALYSIS 214-52] Found false 'RAW' inter dependency for variable 'output[2]' (COO_SpMV.cpp:69).
WARNING: [ANALYSIS 214-52] Found false 'RAW' inter dependency for variable 'output[0]' (COO_SpMV.cpp:69).
WARNING: [ANALYSIS 214-52] Asserting false dependency between 'load' operation 'output[3].load' from variable 'output[3]'(COO_SpMV.cpp:69) and 'store' operation to variable 'output[3]'(COO_SpMV.cpp:69) according to false dependency pragma(COO_SpMV.cpp:72:1), this may lead to incorrect RTL generation.
WARNING: [ANALYSIS 214-52] Asserting false dependency between 'store' operation to variable 'output[3]'(COO_SpMV.cpp:69) and 'load' operation 'output[3].load' from variable 'output[3]'(COO_SpMV.cpp:69) according to false dependency pragma(COO_SpMV.cpp:72:1), this may lead to incorrect RTL generation.
WARNING: [ANALYSIS 214-52] Asserting false dependency between 'load' operation 'output[1].load' from variable 'output[1]'(COO_SpMV.cpp:69) and 'store' operation to variable 'output[1]'(COO_SpMV.cpp:69) according to false dependency pragma(COO_SpMV.cpp:72:1), this may lead to incorrect RTL generation.
WARNING: [ANALYSIS 214-52] Asserting false dependency between 'store' operation to variable 'output[1]'(COO_SpMV.cpp:69) and 'load' operation 'output[1].load' from variable 'output[1]'(COO_SpMV.cpp:69) according to false dependency pragma(COO_SpMV.cpp:72:1), this may lead to incorrect RTL generation.
WARNING: [ANALYSIS 214-52] Asserting false dependency between 'load' operation 'output[2].load' from variable 'output[2]'(COO_SpMV.cpp:69) and 'store' operation to variable 'output[2]'(COO_SpMV.cpp:69) according to false dependency pragma(COO_SpMV.cpp:72:1), this may lead to incorrect RTL generation.
WARNING: [ANALYSIS 214-52] Asserting false dependency between 'store' operation to variable 'output[2]'(COO_SpMV.cpp:69) and 'load' operation 'output[2].load' from variable 'output[2]'(COO_SpMV.cpp:69) according to false dependency pragma(COO_SpMV.cpp:72:1), this may lead to incorrect RTL generation.
WARNING: [ANALYSIS 214-52] Asserting false dependency between 'load' operation 'output[0].load' from variable 'output[0]'(COO_SpMV.cpp:69) and 'store' operation to variable 'output[0]'(COO_SpMV.cpp:69) according to false dependency pragma(COO_SpMV.cpp:72:1), this may lead to incorrect RTL generation.
WARNING: [ANALYSIS 214-52] Asserting false dependency between 'store' operation to variable 'output[0]'(COO_SpMV.cpp:69) and 'load' operation 'output[0].load' from variable 'output[0]'(COO_SpMV.cpp:69) according to false dependency pragma(COO_SpMV.cpp:72:1), this may lead to incorrect RTL generation.
INFO: [HLS 200-111] Elapsed time: 2.71 seconds; current memory usage: 85.3 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'worker' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Scheduling module 'worker_create_COO' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Elapsed time: 0.08 seconds; current memory usage: 86.1 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Exploring micro-architecture for module 'worker_create_COO' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Elapsed time: 0.04 seconds; current memory usage: 86.8 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Scheduling module 'worker_COO_SpMV' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result: Target II: 1, Final II: 1, Depth: 19.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Elapsed time: 0.08 seconds; current memory usage: 87.4 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Exploring micro-architecture for module 'worker_COO_SpMV' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Elapsed time: 0.02 seconds; current memory usage: 87.6 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Scheduling module 'worker' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Elapsed time: 0.04 seconds; current memory usage: 87.9 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Exploring micro-architecture for module 'worker' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Elapsed time: 0.12 seconds; current memory usage: 88.2 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'worker_create_COO' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'worker_fcmp_32ns_32ns_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'worker_mux_16to1_sel5_32_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'worker_urem_7ns_6ns_7_11_seq': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'worker_create_COO'.
INFO: [HLS 200-111] Elapsed time: 0.21 seconds; current memory usage: 89.3 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'worker_COO_SpMV' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'worker_fadd_32ns_32ns_32_5_full_dsp': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'worker_fmul_32ns_32ns_32_4_max_dsp': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'worker_mul_7ns_34ns_65_3': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'worker_mux_4to1_sel32_32_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'worker_urem_7ns_6ns_7_11': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'worker_COO_SpMV'.
INFO: [HLS 200-111] Elapsed time: 0.21 seconds; current memory usage: 92 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'worker' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-500] Setting interface mode on port 'worker/dest_0' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'worker/dest_1' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'worker/dest_2' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'worker/dest_3' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'worker' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Finished creating RTL model for 'worker'.
INFO: [HLS 200-111] Elapsed time: 0.23 seconds; current memory usage: 93.7 MB.
INFO: [RTMG 210-282] Generating pipelined core: 'worker_urem_7ns_6ns_7_11_seq_div'
INFO: [RTMG 210-279] Implementing memory 'worker_create_COO_matrix_1_0_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'worker_create_COO_matrix_1_0_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'worker_create_COO_matrix_1_0_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'worker_create_COO_matrix_1_0_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'worker_create_COO_matrix_1_1_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'worker_create_COO_matrix_1_1_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'worker_create_COO_matrix_1_1_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'worker_create_COO_matrix_1_1_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'worker_create_COO_matrix_1_2_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'worker_create_COO_matrix_1_2_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'worker_create_COO_matrix_1_2_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'worker_create_COO_matrix_1_2_3_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'worker_create_COO_matrix_1_3_0_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'worker_create_COO_matrix_1_3_1_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'worker_create_COO_matrix_1_3_2_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'worker_create_COO_matrix_1_3_3_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'worker_create_COO_temp_row_ram' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'worker_create_COO_temp_val_ram' using block RAMs.
INFO: [RTMG 210-282] Generating pipelined core: 'worker_urem_7ns_6ns_7_11_div'
INFO: [RTMG 210-282] Generating pipelined core: 'worker_mul_7ns_34ns_65_3_Mul3S_0'
INFO: [RTMG 210-279] Implementing memory 'worker_COO_SpMV_vector_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'worker_row_1_ram' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'worker_val_1_ram' using block RAMs.
INFO: [HLS 200-10] Finished generating all RTL models.
INFO: [SYSC 207-301] Generating SystemC RTL for worker.
INFO: [VHDL 208-304] Generating VHDL RTL for worker.
INFO: [VLOG 209-307] Generating Verilog RTL for worker.
INFO: [HLS 200-112] Total elapsed time: 14.740 seconds; peak memory usage: 93.7 MB.
