f8fb97c91595 ("drm/tegra: dc: Don't set PLL clock to 0Hz")
