# Reading C:/questasim64_10.7c/tcl/vsim/pref.tcl
# //  Questa Sim-64
# //  Version 10.7c win64 Aug 18 2018
# //
# //  Copyright 1991-2018 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# OpenFile D:/Obsi/verilogg/dataflow/half_subtractor/hs_fs.mpf
# Loading project hs_fs
vsim -voptargs=+acc work.tb_hs
# vsim -voptargs="+acc" work.tb_hs 
# Start time: 17:29:03 on Jan 02,2023
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading work.tb_hs(fast)
# Loading work.hs_dut(fast)
add wave -position insertpoint  \
sim:/tb_hs/a \
sim:/tb_hs/b \
sim:/tb_hs/diff \
sim:/tb_hs/ba
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: nitin  Hostname: NITIN_DINNU  ProcessID: 15612
#           Attempting to use alternate WLF file "./wlft507wkn".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft507wkn
run
# a=x,b=x,difference=x,barrow=x
# a=0,b=0,difference=0,barrow=0
# a=0,b=1,difference=1,barrow=1
# a=1,b=0,difference=1,barrow=0
# a=1,b=1,difference=0,barrow=0
# ** Note: $stop    : D:/Obsi/verilogg/dataflow/half_subtractor/hs_tb.v(15)
#    Time: 45 ns  Iteration: 0  Instance: /tb_hs
# Break in Module tb_hs at D:/Obsi/verilogg/dataflow/half_subtractor/hs_tb.v line 15
vsim -voptargs=+acc work.tb_fs
# End time: 17:30:28 on Jan 02,2023, Elapsed time: 0:01:25
# Errors: 0, Warnings: 2
# vsim -voptargs="+acc" work.tb_fs 
# Start time: 17:30:28 on Jan 02,2023
# ** Note: (vsim-3812) Design is being optimized...
# Loading work.tb_fs(fast)
# Loading work.fs_dut(fast)
add wave -position insertpoint  \
sim:/tb_fs/a \
sim:/tb_fs/b \
sim:/tb_fs/c \
sim:/tb_fs/diff \
sim:/tb_fs/barr
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: nitin  Hostname: NITIN_DINNU  ProcessID: 15612
#           Attempting to use alternate WLF file "./wlft36tqqa".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft36tqqa
run
vsim -voptargs=+acc work.fs_using_hs_tb
# End time: 17:31:19 on Jan 02,2023, Elapsed time: 0:00:51
# Errors: 0, Warnings: 2
# vsim -voptargs="+acc" work.fs_using_hs_tb 
# Start time: 17:31:19 on Jan 02,2023
# ** Note: (vsim-3812) Design is being optimized...
# Loading work.fs_using_hs_tb(fast)
# Loading work.fs_using_hs_dut(fast)
# ** Warning: (vsim-2685) [TFMPC] - Too few port connections for 'a1'.  Expected 10, found 5.
#    Time: 0 ns  Iteration: 0  Instance: /fs_using_hs_tb/a1 File: D:/Obsi/verilogg/dataflow/half_subtractor/fs_using_hs_tb.v Line: 7
# ** Warning: (vsim-3722) D:/Obsi/verilogg/dataflow/half_subtractor/fs_using_hs_tb.v(7): [TFMPC] - Missing connection for port 'w1'.
# ** Warning: (vsim-3722) D:/Obsi/verilogg/dataflow/half_subtractor/fs_using_hs_tb.v(7): [TFMPC] - Missing connection for port 'w2'.
# ** Warning: (vsim-3722) D:/Obsi/verilogg/dataflow/half_subtractor/fs_using_hs_tb.v(7): [TFMPC] - Missing connection for port 'w3'.
# ** Warning: (vsim-3722) D:/Obsi/verilogg/dataflow/half_subtractor/fs_using_hs_tb.v(7): [TFMPC] - Missing connection for port 'w4'.
# ** Warning: (vsim-3722) D:/Obsi/verilogg/dataflow/half_subtractor/fs_using_hs_tb.v(7): [TFMPC] - Missing connection for port 'w5'.
add wave -position insertpoint  \
sim:/fs_using_hs_tb/a \
sim:/fs_using_hs_tb/b \
sim:/fs_using_hs_tb/c \
sim:/fs_using_hs_tb/diff \
sim:/fs_using_hs_tb/barr
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: nitin  Hostname: NITIN_DINNU  ProcessID: 15612
#           Attempting to use alternate WLF file "./wlftk1gzfn".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftk1gzfn
run
# End time: 17:33:13 on Jan 02,2023, Elapsed time: 0:01:54
# Errors: 0, Warnings: 8
