$date
	Thu Jan 23 08:52:51 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module ripple_add4_tb $end
$var wire 4 ! s [3:0] $end
$var wire 1 " c $end
$var reg 4 # a [3:0] $end
$var reg 4 $ b [3:0] $end
$scope module uut $end
$var wire 4 % a [3:0] $end
$var wire 4 & b [3:0] $end
$var wire 1 ' w3 $end
$var wire 1 ( w2 $end
$var wire 1 ) w1 $end
$var wire 4 * s [3:0] $end
$var wire 1 " c $end
$scope module fa1 $end
$var wire 1 + a $end
$var wire 1 , b $end
$var wire 1 ) c $end
$var wire 1 - cin $end
$var wire 1 . s $end
$upscope $end
$scope module fa2 $end
$var wire 1 / a $end
$var wire 1 0 b $end
$var wire 1 ( c $end
$var wire 1 ) cin $end
$var wire 1 1 s $end
$upscope $end
$scope module fa3 $end
$var wire 1 2 a $end
$var wire 1 3 b $end
$var wire 1 ' c $end
$var wire 1 ( cin $end
$var wire 1 4 s $end
$upscope $end
$scope module fa4 $end
$var wire 1 5 a $end
$var wire 1 6 b $end
$var wire 1 " c $end
$var wire 1 ' cin $end
$var wire 1 7 s $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
07
06
05
04
03
02
01
00
0/
0.
0-
0,
0+
b0 *
0)
0(
0'
b0 &
b0 %
b0 $
b0 #
0"
b0 !
$end
#10
11
b11 !
b11 *
1.
10
1+
b10 $
b10 &
b1 #
b1 %
#20
b1011 !
b1011 *
17
1'
1,
00
13
0+
1/
12
b101 $
b101 &
b110 #
b110 %
#30
14
1(
1)
11
b1110 !
b1110 *
0.
1"
10
16
1+
15
b1111 $
b1111 &
b1111 #
b1111 %
#40
