module module_0 (
    output [id_1 : id_1] id_2,
    input logic id_3,
    output [id_2 : id_3] id_4,
    output logic [id_1 : id_3] id_5,
    output id_6
);
  id_7 id_8 (
      .id_4(id_4),
      .id_5(id_6)
  );
  id_9 id_10 (
      .id_3(id_6),
      .id_5(id_6),
      .id_5(id_5),
      .id_2(id_4),
      .id_6(id_4)
  );
  id_11 id_12 (
      .id_10(id_1),
      .id_1 (1),
      .id_3 (id_3),
      .id_1 (id_1),
      .id_1 (id_5),
      .id_10(id_10),
      .id_4 (id_13)
  );
endmodule
`timescale 1ps / 1 ps `resetall
