\hypertarget{group__GPIO__Library}{}\section{G\+P\+I\+O\+\_\+\+Library}
\label{group__GPIO__Library}\index{G\+P\+I\+O\+\_\+\+Library@{G\+P\+I\+O\+\_\+\+Library}}
\subsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \hyperlink{group__GPIO__Library_gad1230a811f6bc942c555ee29f8e94492}{G\+P\+I\+O\+\_\+\+P\+O\+R\+T0}~0
\item 
\#define \hyperlink{group__GPIO__Library_ga4135ea22c25d40b07b0a6efd9bd04afc}{G\+P\+I\+O\+\_\+\+P\+O\+R\+T1}~1
\item 
\#define \hyperlink{group__GPIO__Library_gafd8ac6f9c2840f934bd64c5d1afbee1b}{G\+P\+I\+O\+\_\+\+P\+O\+R\+T2}~2
\item 
\#define \hyperlink{group__GPIO__Library_ga3a80ea3e46215d518b8488713acc1d64}{G\+P\+I\+O\+\_\+\+P\+O\+R\+T3}~3
\end{DoxyCompactItemize}
\subsection*{Functions}
\begin{DoxyCompactItemize}
\item 
void \hyperlink{group__GPIO__Library_gabfa3c7c5fbe5f6cc90ef6e78b2051c49}{Drv\+\_\+\+G\+P\+I\+O\+\_\+de\+Init} ()
\begin{DoxyCompactList}\small\item\em De-\/\+Initialize G\+P\+IO port. \end{DoxyCompactList}\item 
bool \hyperlink{group__GPIO__Library_gad767589a46bc6f6781d3572f68a71f1c}{Drv\+\_\+\+G\+P\+I\+O\+\_\+get\+Pin\+Dir} (uint8\+\_\+t port, uint8\+\_\+t pin)
\begin{DoxyCompactList}\small\item\em Get G\+P\+IO direction for a single G\+P\+IO pin. \end{DoxyCompactList}\item 
bool \hyperlink{group__GPIO__Library_ga3979c4c389440c603c44afef9b25c6c6}{Drv\+\_\+\+G\+P\+I\+O\+\_\+get\+Pin\+State} (uint8\+\_\+t port, uint8\+\_\+t pin)
\begin{DoxyCompactList}\small\item\em Get a G\+P\+IO pin state. \end{DoxyCompactList}\item 
void \hyperlink{group__GPIO__Library_ga9be5db131ab65deac64ba3f32adc3e0a}{Drv\+\_\+\+G\+P\+I\+O\+\_\+init} ()
\begin{DoxyCompactList}\small\item\em Initialize G\+P\+IO port. \end{DoxyCompactList}\item 
void \hyperlink{group__GPIO__Library_gab513ddd38bb6f89dfa844fd7ab6c48dd}{Drv\+\_\+\+G\+P\+I\+O\+\_\+set\+Pin\+Dir} (uint8\+\_\+t port, uint8\+\_\+t pin, bool output)
\begin{DoxyCompactList}\small\item\em Set G\+P\+IO direction for a single G\+P\+IO pin. \end{DoxyCompactList}\item 
void \hyperlink{group__GPIO__Library_gaa0fc19aa74a1bf75817ba137e78f7a0a}{Drv\+\_\+\+G\+P\+I\+O\+\_\+set\+Pin\+State} (uint8\+\_\+t port, uint8\+\_\+t pin, bool state)
\begin{DoxyCompactList}\small\item\em Set a G\+P\+IO pin state. \end{DoxyCompactList}\item 
void \hyperlink{group__GPIO__Library_ga240d6ad540b4d4cc042ea7a3a5746159}{Drv\+\_\+\+G\+P\+I\+O\+\_\+set\+Pin\+Toggle} (uint8\+\_\+t port, uint8\+\_\+t pin)
\begin{DoxyCompactList}\small\item\em Toggle an individual G\+P\+IO output to the opposite state. \end{DoxyCompactList}\end{DoxyCompactItemize}


\subsection{Detailed Description}
\char`\"{}\char`\"{} Driver for controlling G\+P\+IO ports. 

\subsection{Macro Definition Documentation}
\index{G\+P\+I\+O\+\_\+\+Library@{G\+P\+I\+O\+\_\+\+Library}!G\+P\+I\+O\+\_\+\+P\+O\+R\+T0@{G\+P\+I\+O\+\_\+\+P\+O\+R\+T0}}
\index{G\+P\+I\+O\+\_\+\+P\+O\+R\+T0@{G\+P\+I\+O\+\_\+\+P\+O\+R\+T0}!G\+P\+I\+O\+\_\+\+Library@{G\+P\+I\+O\+\_\+\+Library}}
\subsubsection[{\texorpdfstring{G\+P\+I\+O\+\_\+\+P\+O\+R\+T0}{GPIO_PORT0}}]{\setlength{\rightskip}{0pt plus 5cm}\#define G\+P\+I\+O\+\_\+\+P\+O\+R\+T0~0}\hypertarget{group__GPIO__Library_gad1230a811f6bc942c555ee29f8e94492}{}\label{group__GPIO__Library_gad1230a811f6bc942c555ee29f8e94492}


Definition at line 20 of file Drv\+\_\+\+G\+P\+I\+O.\+h.

\index{G\+P\+I\+O\+\_\+\+Library@{G\+P\+I\+O\+\_\+\+Library}!G\+P\+I\+O\+\_\+\+P\+O\+R\+T1@{G\+P\+I\+O\+\_\+\+P\+O\+R\+T1}}
\index{G\+P\+I\+O\+\_\+\+P\+O\+R\+T1@{G\+P\+I\+O\+\_\+\+P\+O\+R\+T1}!G\+P\+I\+O\+\_\+\+Library@{G\+P\+I\+O\+\_\+\+Library}}
\subsubsection[{\texorpdfstring{G\+P\+I\+O\+\_\+\+P\+O\+R\+T1}{GPIO_PORT1}}]{\setlength{\rightskip}{0pt plus 5cm}\#define G\+P\+I\+O\+\_\+\+P\+O\+R\+T1~1}\hypertarget{group__GPIO__Library_ga4135ea22c25d40b07b0a6efd9bd04afc}{}\label{group__GPIO__Library_ga4135ea22c25d40b07b0a6efd9bd04afc}


Definition at line 21 of file Drv\+\_\+\+G\+P\+I\+O.\+h.

\index{G\+P\+I\+O\+\_\+\+Library@{G\+P\+I\+O\+\_\+\+Library}!G\+P\+I\+O\+\_\+\+P\+O\+R\+T2@{G\+P\+I\+O\+\_\+\+P\+O\+R\+T2}}
\index{G\+P\+I\+O\+\_\+\+P\+O\+R\+T2@{G\+P\+I\+O\+\_\+\+P\+O\+R\+T2}!G\+P\+I\+O\+\_\+\+Library@{G\+P\+I\+O\+\_\+\+Library}}
\subsubsection[{\texorpdfstring{G\+P\+I\+O\+\_\+\+P\+O\+R\+T2}{GPIO_PORT2}}]{\setlength{\rightskip}{0pt plus 5cm}\#define G\+P\+I\+O\+\_\+\+P\+O\+R\+T2~2}\hypertarget{group__GPIO__Library_gafd8ac6f9c2840f934bd64c5d1afbee1b}{}\label{group__GPIO__Library_gafd8ac6f9c2840f934bd64c5d1afbee1b}


Definition at line 22 of file Drv\+\_\+\+G\+P\+I\+O.\+h.

\index{G\+P\+I\+O\+\_\+\+Library@{G\+P\+I\+O\+\_\+\+Library}!G\+P\+I\+O\+\_\+\+P\+O\+R\+T3@{G\+P\+I\+O\+\_\+\+P\+O\+R\+T3}}
\index{G\+P\+I\+O\+\_\+\+P\+O\+R\+T3@{G\+P\+I\+O\+\_\+\+P\+O\+R\+T3}!G\+P\+I\+O\+\_\+\+Library@{G\+P\+I\+O\+\_\+\+Library}}
\subsubsection[{\texorpdfstring{G\+P\+I\+O\+\_\+\+P\+O\+R\+T3}{GPIO_PORT3}}]{\setlength{\rightskip}{0pt plus 5cm}\#define G\+P\+I\+O\+\_\+\+P\+O\+R\+T3~3}\hypertarget{group__GPIO__Library_ga3a80ea3e46215d518b8488713acc1d64}{}\label{group__GPIO__Library_ga3a80ea3e46215d518b8488713acc1d64}


Definition at line 23 of file Drv\+\_\+\+G\+P\+I\+O.\+h.



\subsection{Function Documentation}
\index{G\+P\+I\+O\+\_\+\+Library@{G\+P\+I\+O\+\_\+\+Library}!Drv\+\_\+\+G\+P\+I\+O\+\_\+de\+Init@{Drv\+\_\+\+G\+P\+I\+O\+\_\+de\+Init}}
\index{Drv\+\_\+\+G\+P\+I\+O\+\_\+de\+Init@{Drv\+\_\+\+G\+P\+I\+O\+\_\+de\+Init}!G\+P\+I\+O\+\_\+\+Library@{G\+P\+I\+O\+\_\+\+Library}}
\subsubsection[{\texorpdfstring{Drv\+\_\+\+G\+P\+I\+O\+\_\+de\+Init()}{Drv_GPIO_deInit()}}]{\setlength{\rightskip}{0pt plus 5cm}void Drv\+\_\+\+G\+P\+I\+O\+\_\+de\+Init (
\begin{DoxyParamCaption}
{}
\end{DoxyParamCaption}
)}\hypertarget{group__GPIO__Library_gabfa3c7c5fbe5f6cc90ef6e78b2051c49}{}\label{group__GPIO__Library_gabfa3c7c5fbe5f6cc90ef6e78b2051c49}


De-\/\+Initialize G\+P\+IO port. 



Definition at line 26 of file Drv\+\_\+\+G\+P\+I\+O.\+c.



Here is the call graph for this function\+:
% FIG 0


\index{G\+P\+I\+O\+\_\+\+Library@{G\+P\+I\+O\+\_\+\+Library}!Drv\+\_\+\+G\+P\+I\+O\+\_\+get\+Pin\+Dir@{Drv\+\_\+\+G\+P\+I\+O\+\_\+get\+Pin\+Dir}}
\index{Drv\+\_\+\+G\+P\+I\+O\+\_\+get\+Pin\+Dir@{Drv\+\_\+\+G\+P\+I\+O\+\_\+get\+Pin\+Dir}!G\+P\+I\+O\+\_\+\+Library@{G\+P\+I\+O\+\_\+\+Library}}
\subsubsection[{\texorpdfstring{Drv\+\_\+\+G\+P\+I\+O\+\_\+get\+Pin\+Dir(uint8\+\_\+t port, uint8\+\_\+t pin)}{Drv_GPIO_getPinDir(uint8_t port, uint8_t pin)}}]{\setlength{\rightskip}{0pt plus 5cm}bool Drv\+\_\+\+G\+P\+I\+O\+\_\+get\+Pin\+Dir (
\begin{DoxyParamCaption}
\item[{uint8\+\_\+t}]{port, }
\item[{uint8\+\_\+t}]{pin}
\end{DoxyParamCaption}
)}\hypertarget{group__GPIO__Library_gad767589a46bc6f6781d3572f68a71f1c}{}\label{group__GPIO__Library_gad767589a46bc6f6781d3572f68a71f1c}


Get G\+P\+IO direction for a single G\+P\+IO pin. 


\begin{DoxyParams}{Parameters}
{\em port} & Number of G\+P\+IO port \\
\hline
{\em pin} & Number of G\+P\+IO pin \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
T\+R\+UE in the G\+P\+IO is an O\+U\+T\+P\+UT, F\+A\+L\+SE if I\+N\+P\+UT 
\end{DoxyReturn}


Definition at line 70 of file Drv\+\_\+\+G\+P\+I\+O.\+c.



Here is the call graph for this function\+:
% FIG 1


\index{G\+P\+I\+O\+\_\+\+Library@{G\+P\+I\+O\+\_\+\+Library}!Drv\+\_\+\+G\+P\+I\+O\+\_\+get\+Pin\+State@{Drv\+\_\+\+G\+P\+I\+O\+\_\+get\+Pin\+State}}
\index{Drv\+\_\+\+G\+P\+I\+O\+\_\+get\+Pin\+State@{Drv\+\_\+\+G\+P\+I\+O\+\_\+get\+Pin\+State}!G\+P\+I\+O\+\_\+\+Library@{G\+P\+I\+O\+\_\+\+Library}}
\subsubsection[{\texorpdfstring{Drv\+\_\+\+G\+P\+I\+O\+\_\+get\+Pin\+State(uint8\+\_\+t port, uint8\+\_\+t pin)}{Drv_GPIO_getPinState(uint8_t port, uint8_t pin)}}]{\setlength{\rightskip}{0pt plus 5cm}bool Drv\+\_\+\+G\+P\+I\+O\+\_\+get\+Pin\+State (
\begin{DoxyParamCaption}
\item[{uint8\+\_\+t}]{port, }
\item[{uint8\+\_\+t}]{pin}
\end{DoxyParamCaption}
)}\hypertarget{group__GPIO__Library_ga3979c4c389440c603c44afef9b25c6c6}{}\label{group__GPIO__Library_ga3979c4c389440c603c44afef9b25c6c6}


Get a G\+P\+IO pin state. 


\begin{DoxyParams}{Parameters}
{\em port} & Number of G\+P\+IO port \\
\hline
{\em pin} & Number of G\+P\+IO pin \\
\hline
\end{DoxyParams}
\begin{DoxyReturn}{Returns}
T\+R\+UE if the G\+P\+IO is H\+I\+GH, F\+A\+L\+SE if L\+OW 
\end{DoxyReturn}


Definition at line 48 of file Drv\+\_\+\+G\+P\+I\+O.\+c.



Here is the call graph for this function\+:
% FIG 2




Here is the caller graph for this function\+:
% FIG 3


\index{G\+P\+I\+O\+\_\+\+Library@{G\+P\+I\+O\+\_\+\+Library}!Drv\+\_\+\+G\+P\+I\+O\+\_\+init@{Drv\+\_\+\+G\+P\+I\+O\+\_\+init}}
\index{Drv\+\_\+\+G\+P\+I\+O\+\_\+init@{Drv\+\_\+\+G\+P\+I\+O\+\_\+init}!G\+P\+I\+O\+\_\+\+Library@{G\+P\+I\+O\+\_\+\+Library}}
\subsubsection[{\texorpdfstring{Drv\+\_\+\+G\+P\+I\+O\+\_\+init()}{Drv_GPIO_init()}}]{\setlength{\rightskip}{0pt plus 5cm}void Drv\+\_\+\+G\+P\+I\+O\+\_\+init (
\begin{DoxyParamCaption}
{}
\end{DoxyParamCaption}
)}\hypertarget{group__GPIO__Library_ga9be5db131ab65deac64ba3f32adc3e0a}{}\label{group__GPIO__Library_ga9be5db131ab65deac64ba3f32adc3e0a}


Initialize G\+P\+IO port. 



Definition at line 14 of file Drv\+\_\+\+G\+P\+I\+O.\+c.



Here is the call graph for this function\+:
% FIG 4




Here is the caller graph for this function\+:
% FIG 5


\index{G\+P\+I\+O\+\_\+\+Library@{G\+P\+I\+O\+\_\+\+Library}!Drv\+\_\+\+G\+P\+I\+O\+\_\+set\+Pin\+Dir@{Drv\+\_\+\+G\+P\+I\+O\+\_\+set\+Pin\+Dir}}
\index{Drv\+\_\+\+G\+P\+I\+O\+\_\+set\+Pin\+Dir@{Drv\+\_\+\+G\+P\+I\+O\+\_\+set\+Pin\+Dir}!G\+P\+I\+O\+\_\+\+Library@{G\+P\+I\+O\+\_\+\+Library}}
\subsubsection[{\texorpdfstring{Drv\+\_\+\+G\+P\+I\+O\+\_\+set\+Pin\+Dir(uint8\+\_\+t port, uint8\+\_\+t pin, bool output)}{Drv_GPIO_setPinDir(uint8_t port, uint8_t pin, bool output)}}]{\setlength{\rightskip}{0pt plus 5cm}void Drv\+\_\+\+G\+P\+I\+O\+\_\+set\+Pin\+Dir (
\begin{DoxyParamCaption}
\item[{uint8\+\_\+t}]{port, }
\item[{uint8\+\_\+t}]{pin, }
\item[{bool}]{output}
\end{DoxyParamCaption}
)}\hypertarget{group__GPIO__Library_gab513ddd38bb6f89dfa844fd7ab6c48dd}{}\label{group__GPIO__Library_gab513ddd38bb6f89dfa844fd7ab6c48dd}


Set G\+P\+IO direction for a single G\+P\+IO pin. 


\begin{DoxyParams}{Parameters}
{\em port} & Number of G\+P\+IO port \\
\hline
{\em pin} & Number of G\+P\+IO pin \\
\hline
{\em output} & T\+R\+UE for O\+U\+T\+P\+UT, F\+A\+L\+SE for I\+N\+P\+UT \\
\hline
\end{DoxyParams}


Definition at line 59 of file Drv\+\_\+\+G\+P\+I\+O.\+c.



Here is the call graph for this function\+:
% FIG 6




Here is the caller graph for this function\+:
% FIG 7


\index{G\+P\+I\+O\+\_\+\+Library@{G\+P\+I\+O\+\_\+\+Library}!Drv\+\_\+\+G\+P\+I\+O\+\_\+set\+Pin\+State@{Drv\+\_\+\+G\+P\+I\+O\+\_\+set\+Pin\+State}}
\index{Drv\+\_\+\+G\+P\+I\+O\+\_\+set\+Pin\+State@{Drv\+\_\+\+G\+P\+I\+O\+\_\+set\+Pin\+State}!G\+P\+I\+O\+\_\+\+Library@{G\+P\+I\+O\+\_\+\+Library}}
\subsubsection[{\texorpdfstring{Drv\+\_\+\+G\+P\+I\+O\+\_\+set\+Pin\+State(uint8\+\_\+t port, uint8\+\_\+t pin, bool state)}{Drv_GPIO_setPinState(uint8_t port, uint8_t pin, bool state)}}]{\setlength{\rightskip}{0pt plus 5cm}void Drv\+\_\+\+G\+P\+I\+O\+\_\+set\+Pin\+State (
\begin{DoxyParamCaption}
\item[{uint8\+\_\+t}]{port, }
\item[{uint8\+\_\+t}]{pin, }
\item[{bool}]{state}
\end{DoxyParamCaption}
)}\hypertarget{group__GPIO__Library_gaa0fc19aa74a1bf75817ba137e78f7a0a}{}\label{group__GPIO__Library_gaa0fc19aa74a1bf75817ba137e78f7a0a}


Set a G\+P\+IO pin state. 


\begin{DoxyParams}{Parameters}
{\em port} & Number of G\+P\+IO port \\
\hline
{\em pin} & Number of G\+P\+IO pin \\
\hline
{\em state} & T\+R\+UE for H\+I\+GH, F\+A\+L\+SE for L\+OW\\
\hline
{\em port} & Number of G\+P\+IO port \\
\hline
{\em pin} & Number of G\+P\+IO pin \\
\hline
{\em state} & T\+R\+UE for H\+I\+GH, F\+A\+L\+SE for L\+OW \\
\hline
\end{DoxyParams}


Definition at line 37 of file Drv\+\_\+\+G\+P\+I\+O.\+c.



Here is the call graph for this function\+:
% FIG 8




Here is the caller graph for this function\+:
% FIG 9


\index{G\+P\+I\+O\+\_\+\+Library@{G\+P\+I\+O\+\_\+\+Library}!Drv\+\_\+\+G\+P\+I\+O\+\_\+set\+Pin\+Toggle@{Drv\+\_\+\+G\+P\+I\+O\+\_\+set\+Pin\+Toggle}}
\index{Drv\+\_\+\+G\+P\+I\+O\+\_\+set\+Pin\+Toggle@{Drv\+\_\+\+G\+P\+I\+O\+\_\+set\+Pin\+Toggle}!G\+P\+I\+O\+\_\+\+Library@{G\+P\+I\+O\+\_\+\+Library}}
\subsubsection[{\texorpdfstring{Drv\+\_\+\+G\+P\+I\+O\+\_\+set\+Pin\+Toggle(uint8\+\_\+t port, uint8\+\_\+t pin)}{Drv_GPIO_setPinToggle(uint8_t port, uint8_t pin)}}]{\setlength{\rightskip}{0pt plus 5cm}void Drv\+\_\+\+G\+P\+I\+O\+\_\+set\+Pin\+Toggle (
\begin{DoxyParamCaption}
\item[{uint8\+\_\+t}]{port, }
\item[{uint8\+\_\+t}]{pin}
\end{DoxyParamCaption}
)}\hypertarget{group__GPIO__Library_ga240d6ad540b4d4cc042ea7a3a5746159}{}\label{group__GPIO__Library_ga240d6ad540b4d4cc042ea7a3a5746159}


Toggle an individual G\+P\+IO output to the opposite state. 


\begin{DoxyParams}{Parameters}
{\em port} & Number of G\+P\+IO port \\
\hline
{\em pin} & Number of G\+P\+IO pin \\
\hline
\end{DoxyParams}


Definition at line 80 of file Drv\+\_\+\+G\+P\+I\+O.\+c.



Here is the call graph for this function\+:
% FIG 10




Here is the caller graph for this function\+:
% FIG 11


