// Seed: 2235523191
module module_0 (
    id_1,
    module_0,
    id_3
);
  inout supply1 id_3;
  input wire id_2;
  assign module_2.id_1 = 0;
  input wire id_1;
  assign id_3 = -1;
  wire id_4;
  assign id_4 = id_3;
endmodule
module module_1 #(
    parameter id_1 = 32'd17
) (
    input tri0 id_0,
    input wire _id_1
);
  logic [id_1 : -1] id_3;
  ;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_3
  );
  id_4 :
  assert property (@(posedge id_1) id_0)
  else $unsigned(75);
  ;
  wire id_5;
endmodule
module module_2 #(
    parameter id_2 = 32'd18
) (
    id_1,
    _id_2
);
  input wire _id_2;
  inout supply0 id_1;
  assign id_1 = 1;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_1
  );
  logic [7:0] id_3;
  assign id_3 = id_3;
  assign id_3[id_2] = 1;
endmodule
