Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date         : Thu Jun 14 10:11:51 2018
| Host         : hover running 64-bit Arch Linux
| Command      : report_control_sets -verbose -file mod8_counter_control_sets_placed.rpt
| Design       : mod8_counter
| Device       : xc7a100t
-----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     4 |
| Unused register locations in slices containing registers |    18 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            1 |
|      2 |            1 |
|      4 |            1 |
|    16+ |            1 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               2 |            2 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              36 |           10 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------------------+---------------+--------------------------------------------+------------------+----------------+
|               Clock Signal               | Enable Signal |              Set/Reset Signal              | Slice Load Count | Bel Load Count |
+------------------------------------------+---------------+--------------------------------------------+------------------+----------------+
|  sub_lab4_1_divider/sub_divider/clk_need |               | sub_lab4_1_divider/sub_lab4_1/Qcc_i_1_n_0  |                1 |              1 |
|  clk_IBUF_BUFG                           |               |                                            |                2 |              2 |
|  sub_lab4_1_divider/sub_divider/clk_need |               | sub_lab4_1_divider/sub_lab4_1/Q[3]_i_1_n_0 |                1 |              4 |
|  clk_IBUF_BUFG                           |               | sub_lab4_1_divider/sub_divider/clk_need_0  |                8 |             31 |
+------------------------------------------+---------------+--------------------------------------------+------------------+----------------+


