# Test D flip-flops and sequential behavior

# Macro Definitions (using only NAND as a primitive gate)
NOT(x) := NAND(x, x)
AND(x,y) := NOT(NAND(x, y))
OR(x,y) := NAND(NOT(x), NOT(y))
XOR(x,y) := OR(AND(x, NOT(y)), AND(NOT(x), y))


# Simple delay test
O1 = D(I, 0)       # Basic delay
O2 = D(O1, 0)      # Chained delay

# Toggle flip-flop
Toggle = XOR(D(Toggle, 0), I)  # Toggles when I=1
