#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Mon Oct 30 20:24:17 2023
# Process ID: 24060
# Current directory: E:/Vivado/Cordic_calculator
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent23172 E:\Vivado\Cordic_calculator\Cordic_calculator.xpr
# Log file: E:/Vivado/Cordic_calculator/vivado.log
# Journal file: E:/Vivado/Cordic_calculator\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/Vivado/Cordic_calculator/Cordic_calculator.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/Xilinx/Vivado/2018.3/data/ip'.
update_compile_order -fileset sources_1
close [ open E:/Vivado/Cordic_calculator/Cordic_calculator.srcs/sources_1/new/bin2bcd_54bits.v w ]
add_files E:/Vivado/Cordic_calculator/Cordic_calculator.srcs/sources_1/new/bin2bcd_54bits.v
update_compile_order -fileset sources_1
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/Vivado/Cordic_calculator/Cordic_calculator.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 20
[Tue Oct 31 15:15:40 2023] Launched synth_1...
Run output will be captured here: E:/Vivado/Cordic_calculator/Cordic_calculator.runs/synth_1/runme.log
[Tue Oct 31 15:15:40 2023] Launched impl_1...
Run output will be captured here: E:/Vivado/Cordic_calculator/Cordic_calculator.runs/impl_1/runme.log
open_hw
connect_hw_server -url localhost:3121
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.3
  **** Build date : Dec  7 2018-00:40:27
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


current_hw_target [get_hw_targets */xilinx_tcf/Digilent/210183741427A]
set_property PARAM.FREQUENCY 15000000 [get_hw_targets */xilinx_tcf/Digilent/210183741427A]
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210183741427A
set_property PROGRAM.FILE {E:/Vivado/Cordic_calculator/Cordic_calculator.runs/impl_1/Cordic_top.bit} [get_hw_devices xc7a35t_0]
current_hw_device [get_hw_devices xc7a35t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1435] Device xc7a35t (JTAG device index = 0) is not programmed (DONE status = 0).
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {E:/Vivado/Cordic_calculator/Cordic_calculator.runs/impl_1/Cordic_top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/Vivado/Cordic_calculator/Cordic_calculator.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 20
[Tue Oct 31 15:22:14 2023] Launched synth_1...
Run output will be captured here: E:/Vivado/Cordic_calculator/Cordic_calculator.runs/synth_1/runme.log
[Tue Oct 31 15:22:14 2023] Launched impl_1...
Run output will be captured here: E:/Vivado/Cordic_calculator/Cordic_calculator.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {E:/Vivado/Cordic_calculator/Cordic_calculator.runs/impl_1/Cordic_top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory E:/Vivado/Cordic_calculator/Cordic_calculator.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 20
[Tue Oct 31 15:26:30 2023] Launched synth_1...
Run output will be captured here: E:/Vivado/Cordic_calculator/Cordic_calculator.runs/synth_1/runme.log
[Tue Oct 31 15:26:30 2023] Launched impl_1...
Run output will be captured here: E:/Vivado/Cordic_calculator/Cordic_calculator.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a35t_0]
set_property PROGRAM.FILE {E:/Vivado/Cordic_calculator/Cordic_calculator.runs/impl_1/Cordic_top.bit} [get_hw_devices xc7a35t_0]
program_hw_devices [get_hw_devices xc7a35t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a35t_0] 0]
INFO: [Labtools 27-1434] Device xc7a35t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210183741427A
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
launch_simulation -install_path D:/modeltech64_2020.4/win64
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Vivado/Cordic_calculator/Cordic_calculator.sim/sim_1/behav/modelsim'
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-50] Using simulator executables from 'D:/modeltech64_2020.4/win64/vsim.exe'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File 'D:/modeltech64_2020.4/Vivado2018.3_lib/modelsim.ini' copied to run dir:'E:/Vivado/Cordic_calculator/Cordic_calculator.sim/sim_1/behav/modelsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-109] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'E:/Vivado/Cordic_calculator/Cordic_calculator.sim/sim_1/behav/modelsim'
Reading pref.tcl

# 2020.4

# do {testbench_compile.do}
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vmap 2020.4 Lib Mapping Utility 2020.10 Oct 13 2020
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 11:16:18 on Nov 01,2023
# vlog -64 -incr -work xil_defaultlib ../../../../Cordic_calculator.srcs/sources_1/new/Cordic_top.v ../../../../Cordic_calculator.srcs/sources_1/new/bcd2bin.v ../../../../Cordic_calculator.srcs/sources_1/new/bin2bcd_54bits.v ../../../../Cordic_calculator.srcs/sources_1/new/cordic_sin_cos.v ../../../../Cordic_calculator.srcs/sources_1/new/display.v ../../../../Cordic_calculator.srcs/sources_1/new/int2float.v ../../../../Cordic_calculator.srcs/sources_1/new/key_scan.v ../../../../Cordic_calculator.srcs/sources_1/new/seg7.v ../../../../Cordic_calculator.srcs/sources_1/new/switch2bcd.v ../../../../Cordic_calculator.srcs/sim_1/new/testbench.v 
# -- Compiling module Cordic_top
# -- Skipping module bcd2bin
# -- Compiling module bin2bcd_54bits
# ** Warning: ../../../../Cordic_calculator.srcs/sources_1/new/bin2bcd_54bits.v(241): (vlog-2182) 'num_0' might be read before written in always_comb or always @* block.
# ** Warning: ../../../../Cordic_calculator.srcs/sources_1/new/bin2bcd_54bits.v(239): (vlog-2182) 'num_1' might be read before written in always_comb or always @* block.
# ** Warning: ../../../../Cordic_calculator.srcs/sources_1/new/bin2bcd_54bits.v(237): (vlog-2182) 'num_2' might be read before written in always_comb or always @* block.
# ** Warning: ../../../../Cordic_calculator.srcs/sources_1/new/bin2bcd_54bits.v(235): (vlog-2182) 'num_3' might be read before written in always_comb or always @* block.
# ** Warning: ../../../../Cordic_calculator.srcs/sources_1/new/bin2bcd_54bits.v(233): (vlog-2182) 'num_4' might be read before written in always_comb or always @* block.
# ** Warning: ../../../../Cordic_calculator.srcs/sources_1/new/bin2bcd_54bits.v(231): (vlog-2182) 'num_5' might be read before written in always_comb or always @* block.
# ** Warning: ../../../../Cordic_calculator.srcs/sources_1/new/bin2bcd_54bits.v(229): (vlog-2182) 'num_6' might be read before written in always_comb or always @* block.
# ** Warning: ../../../../Cordic_calculator.srcs/sources_1/new/bin2bcd_54bits.v(227): (vlog-2182) 'num_7' might be read before written in always_comb or always @* block.
# ** Warning: ../../../../Cordic_calculator.srcs/sources_1/new/bin2bcd_54bits.v(225): (vlog-2182) 'num_8' might be read before written in always_comb or always @* block.
# ** Warning: ../../../../Cordic_calculator.srcs/sources_1/new/bin2bcd_54bits.v(223): (vlog-2182) 'num_9' might be read before written in always_comb or always @* block.
# ** Warning: ../../../../Cordic_calculator.srcs/sources_1/new/bin2bcd_54bits.v(221): (vlog-2182) 'num_10' might be read before written in always_comb or always @* block.
# ** Warning: ../../../../Cordic_calculator.srcs/sources_1/new/bin2bcd_54bits.v(219): (vlog-2182) 'num_11' might be read before written in always_comb or always @* block.
# ** Warning: ../../../../Cordic_calculator.srcs/sources_1/new/bin2bcd_54bits.v(217): (vlog-2182) 'num_12' might be read before written in always_comb or always @* block.
# ** Warning: ../../../../Cordic_calculator.srcs/sources_1/new/bin2bcd_54bits.v(215): (vlog-2182) 'num_13' might be read before written in always_comb or always @* block.
# ** Warning: ../../../../Cordic_calculator.srcs/sources_1/new/bin2bcd_54bits.v(213): (vlog-2182) 'num_14' might be read before written in always_comb or always @* block.
# ** Warning: ../../../../Cordic_calculator.srcs/sources_1/new/bin2bcd_54bits.v(211): (vlog-2182) 'num_15' might be read before written in always_comb or always @* block.
# ** Warning: ../../../../Cordic_calculator.srcs/sources_1/new/bin2bcd_54bits.v(209): (vlog-2182) 'num_16' might be read before written in always_comb or always @* block.
# -- Compiling module cordic_sin_cos
# -- Skipping module display
# -- Compiling module int2float
# -- Skipping module key_scan
# -- Skipping module seg7
# -- Skipping module switch2bcd
# -- Skipping module testbench
# 
# Top level modules:
# 	testbench
# End time: 11:16:18 on Nov 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 18
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 11:16:19 on Nov 01,2023
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 11:16:19 on Nov 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
INFO: [USF-ModelSim-69] 'compile' step finished in '3' seconds
INFO: [USF-ModelSim-4] ModelSim::Simulate design
INFO: [USF-ModelSim-69] Executing 'SIMULATE' step in 'E:/Vivado/Cordic_calculator/Cordic_calculator.sim/sim_1/behav/modelsim'
Program launched (PID=19428)
launch_simulation -install_path D:/modeltech64_2020.4/win64
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Vivado/Cordic_calculator/Cordic_calculator.sim/sim_1/behav/modelsim'
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-50] Using simulator executables from 'D:/modeltech64_2020.4/win64/vsim.exe'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File 'D:/modeltech64_2020.4/Vivado2018.3_lib/modelsim.ini' copied to run dir:'E:/Vivado/Cordic_calculator/Cordic_calculator.sim/sim_1/behav/modelsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-109] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'E:/Vivado/Cordic_calculator/Cordic_calculator.sim/sim_1/behav/modelsim'
Reading pref.tcl

# 2020.4

# do {testbench_compile.do}
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vmap 2020.4 Lib Mapping Utility 2020.10 Oct 13 2020
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 12:29:37 on Nov 01,2023
# vlog -64 -incr -work xil_defaultlib ../../../../Cordic_calculator.srcs/sources_1/new/Cordic_top.v ../../../../Cordic_calculator.srcs/sources_1/new/bcd2bin.v ../../../../Cordic_calculator.srcs/sources_1/new/bin2bcd_54bits.v ../../../../Cordic_calculator.srcs/sources_1/new/cordic_sin_cos.v ../../../../Cordic_calculator.srcs/sources_1/new/display.v ../../../../Cordic_calculator.srcs/sources_1/new/int2float.v ../../../../Cordic_calculator.srcs/sources_1/new/key_scan.v ../../../../Cordic_calculator.srcs/sources_1/new/seg7.v ../../../../Cordic_calculator.srcs/sources_1/new/switch2bcd.v ../../../../Cordic_calculator.srcs/sim_1/new/testbench.v 
# -- Skipping module Cordic_top
# -- Skipping module bcd2bin
# -- Skipping module bin2bcd_54bits
# -- Skipping module cordic_sin_cos
# -- Skipping module display
# -- Compiling module int2float
# -- Skipping module key_scan
# -- Skipping module seg7
# -- Skipping module switch2bcd
# -- Skipping module testbench
# 
# Top level modules:
# 	testbench
# End time: 12:29:37 on Nov 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 12:29:37 on Nov 01,2023
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 12:29:37 on Nov 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
INFO: [USF-ModelSim-69] 'compile' step finished in '1' seconds
INFO: [USF-ModelSim-4] ModelSim::Simulate design
INFO: [USF-ModelSim-69] Executing 'SIMULATE' step in 'E:/Vivado/Cordic_calculator/Cordic_calculator.sim/sim_1/behav/modelsim'
Program launched (PID=29436)
launch_simulation -install_path D:/modeltech64_2020.4/win64
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/Vivado/Cordic_calculator/Cordic_calculator.sim/sim_1/behav/modelsim'
INFO: [USF-ModelSim-47] Finding simulator installation...
INFO: [USF-ModelSim-50] Using simulator executables from 'D:/modeltech64_2020.4/win64/vsim.exe'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-modelsim-7] Finding pre-compiled libraries...
INFO: [USF-modelsim-11] File 'D:/modeltech64_2020.4/Vivado2018.3_lib/modelsim.ini' copied to run dir:'E:/Vivado/Cordic_calculator/Cordic_calculator.sim/sim_1/behav/modelsim'
INFO: [SIM-utils-54] Inspecting design source files for 'testbench' in fileset 'sim_1'...
INFO: [USF-ModelSim-107] Finding global include files...
INFO: [USF-ModelSim-108] Finding include directories and verilog header directory paths...
INFO: [USF-ModelSim-109] Fetching design files from 'sim_1'...
INFO: [USF-ModelSim-2] ModelSim::Compile design
INFO: [USF-ModelSim-15] Creating automatic 'do' files...
INFO: [USF-ModelSim-69] Executing 'COMPILE and ANALYZE' step in 'E:/Vivado/Cordic_calculator/Cordic_calculator.sim/sim_1/behav/modelsim'
Reading pref.tcl

# 2020.4

# do {testbench_compile.do}
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/work".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim".
# Errors: 0, Warnings: 1
# ** Warning: (vlib-34) Library already exists at "modelsim_lib/msim/xil_defaultlib".
# Errors: 0, Warnings: 1
# Model Technology ModelSim SE-64 vmap 2020.4 Lib Mapping Utility 2020.10 Oct 13 2020
# vmap xil_defaultlib modelsim_lib/msim/xil_defaultlib 
# Modifying modelsim.ini
# ** Warning: (vlog-159) Mode option -64 is not supported in this context and will be ignored.
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 12:52:19 on Nov 01,2023
# vlog -64 -incr -work xil_defaultlib ../../../../Cordic_calculator.srcs/sources_1/new/Cordic_top.v ../../../../Cordic_calculator.srcs/sources_1/new/bcd2bin.v ../../../../Cordic_calculator.srcs/sources_1/new/bin2bcd_54bits.v ../../../../Cordic_calculator.srcs/sources_1/new/cordic_sin_cos.v ../../../../Cordic_calculator.srcs/sources_1/new/display.v ../../../../Cordic_calculator.srcs/sources_1/new/int2float.v ../../../../Cordic_calculator.srcs/sources_1/new/key_scan.v ../../../../Cordic_calculator.srcs/sources_1/new/seg7.v ../../../../Cordic_calculator.srcs/sources_1/new/switch2bcd.v ../../../../Cordic_calculator.srcs/sim_1/new/testbench.v 
# -- Skipping module Cordic_top
# -- Skipping module bcd2bin
# -- Compiling module bin2bcd_54bits
# ** Warning: ../../../../Cordic_calculator.srcs/sources_1/new/bin2bcd_54bits.v(241): (vlog-2182) 'num_0' might be read before written in always_comb or always @* block.
# ** Warning: ../../../../Cordic_calculator.srcs/sources_1/new/bin2bcd_54bits.v(239): (vlog-2182) 'num_1' might be read before written in always_comb or always @* block.
# ** Warning: ../../../../Cordic_calculator.srcs/sources_1/new/bin2bcd_54bits.v(237): (vlog-2182) 'num_2' might be read before written in always_comb or always @* block.
# ** Warning: ../../../../Cordic_calculator.srcs/sources_1/new/bin2bcd_54bits.v(235): (vlog-2182) 'num_3' might be read before written in always_comb or always @* block.
# ** Warning: ../../../../Cordic_calculator.srcs/sources_1/new/bin2bcd_54bits.v(233): (vlog-2182) 'num_4' might be read before written in always_comb or always @* block.
# ** Warning: ../../../../Cordic_calculator.srcs/sources_1/new/bin2bcd_54bits.v(231): (vlog-2182) 'num_5' might be read before written in always_comb or always @* block.
# ** Warning: ../../../../Cordic_calculator.srcs/sources_1/new/bin2bcd_54bits.v(229): (vlog-2182) 'num_6' might be read before written in always_comb or always @* block.
# ** Warning: ../../../../Cordic_calculator.srcs/sources_1/new/bin2bcd_54bits.v(227): (vlog-2182) 'num_7' might be read before written in always_comb or always @* block.
# ** Warning: ../../../../Cordic_calculator.srcs/sources_1/new/bin2bcd_54bits.v(225): (vlog-2182) 'num_8' might be read before written in always_comb or always @* block.
# ** Warning: ../../../../Cordic_calculator.srcs/sources_1/new/bin2bcd_54bits.v(223): (vlog-2182) 'num_9' might be read before written in always_comb or always @* block.
# ** Warning: ../../../../Cordic_calculator.srcs/sources_1/new/bin2bcd_54bits.v(221): (vlog-2182) 'num_10' might be read before written in always_comb or always @* block.
# ** Warning: ../../../../Cordic_calculator.srcs/sources_1/new/bin2bcd_54bits.v(219): (vlog-2182) 'num_11' might be read before written in always_comb or always @* block.
# ** Warning: ../../../../Cordic_calculator.srcs/sources_1/new/bin2bcd_54bits.v(217): (vlog-2182) 'num_12' might be read before written in always_comb or always @* block.
# ** Warning: ../../../../Cordic_calculator.srcs/sources_1/new/bin2bcd_54bits.v(215): (vlog-2182) 'num_13' might be read before written in always_comb or always @* block.
# ** Warning: ../../../../Cordic_calculator.srcs/sources_1/new/bin2bcd_54bits.v(213): (vlog-2182) 'num_14' might be read before written in always_comb or always @* block.
# ** Warning: ../../../../Cordic_calculator.srcs/sources_1/new/bin2bcd_54bits.v(211): (vlog-2182) 'num_15' might be read before written in always_comb or always @* block.
# ** Warning: ../../../../Cordic_calculator.srcs/sources_1/new/bin2bcd_54bits.v(209): (vlog-2182) 'num_16' might be read before written in always_comb or always @* block.
# -- Skipping module cordic_sin_cos
# -- Skipping module display
# -- Skipping module int2float
# -- Skipping module key_scan
# -- Skipping module seg7
# -- Skipping module switch2bcd
# -- Skipping module testbench
# 
# Top level modules:
# 	testbench
# End time: 12:52:19 on Nov 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 18
# Model Technology ModelSim SE-64 vlog 2020.4 Compiler 2020.10 Oct 13 2020
# Start time: 12:52:19 on Nov 01,2023
# vlog -work xil_defaultlib glbl.v 
# -- Compiling module glbl
# 
# Top level modules:
# 	glbl
# End time: 12:52:19 on Nov 01,2023, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
INFO: [USF-ModelSim-69] 'compile' step finished in '2' seconds
INFO: [USF-ModelSim-4] ModelSim::Simulate design
INFO: [USF-ModelSim-69] Executing 'SIMULATE' step in 'E:/Vivado/Cordic_calculator/Cordic_calculator.sim/sim_1/behav/modelsim'
Program launched (PID=25968)
exit
INFO: [Common 17-206] Exiting Vivado at Tue Nov  7 20:54:31 2023...
