From 3bd2975413be196e9404e3e3345a0834f5b2344e Mon Sep 17 00:00:00 2001
From: Rico Yang <wei.yang@amlogic.com>
Date: Mon, 29 Jun 2015 19:40:05 +0800
Subject: [PATCH 5681/5965] PD#107351: amports: fix white strip at bottom
 screen in 3D playback

Change-Id: Ifd226bb69c11a16464ff1a01eee9745368ad7142
---
 drivers/amlogic/amports/video.c | 10 +++++-----
 1 file changed, 5 insertions(+), 5 deletions(-)

diff --git a/drivers/amlogic/amports/video.c b/drivers/amlogic/amports/video.c
index 410cba946ef5..7bc41d34da4f 100644
--- a/drivers/amlogic/amports/video.c
+++ b/drivers/amlogic/amports/video.c
@@ -1465,7 +1465,7 @@ static void vpp_settings_v(vpp_frame_par_t *framePtr)
                    (((VPP_PREBLEND_VD_V_END_LIMIT-1) & VPP_VD_SIZE_MASK) << VPP_VD1_END_BIT));
     }
     VSYNC_WR_MPEG_REG(VPP_BLEND_VD2_V_START_END + cur_dev->vpp_off,
-                   (((framePtr->VPP_vd_end_lines_ / 2) & VPP_VD_SIZE_MASK) << VPP_VD1_START_BIT) |
+                   ((((framePtr->VPP_vd_end_lines_ +1)/ 2) & VPP_VD_SIZE_MASK) << VPP_VD1_START_BIT) |
                    (((framePtr->VPP_vd_end_lines_) & VPP_VD_SIZE_MASK) << VPP_VD1_END_BIT));
     }
     VSYNC_WR_MPEG_REG(VPP_VSC_REGION12_STARTP + cur_dev->vpp_off, 0);
@@ -1703,19 +1703,19 @@ static void zoom_display_vert(void)
     if ((cur_dispbuf) && (cur_dispbuf->type & VIDTYPE_MVC)) {
         VSYNC_WR_MPEG_REG(VD1_IF0_LUMA_Y0 + cur_dev->viu_off,
                        (ls * 2 << VDIF_PIC_START_BIT) |
-                       (le * 2   << VDIF_PIC_END_BIT));
+                       ((le * 2- 1)   << VDIF_PIC_END_BIT));
 
         VSYNC_WR_MPEG_REG(VD1_IF0_CHROMA_Y0 + cur_dev->viu_off,
                        ((ls) << VDIF_PIC_START_BIT) |
-                       ((le)   << VDIF_PIC_END_BIT));
+                       ((le - 1)   << VDIF_PIC_END_BIT));
 
         VSYNC_WR_MPEG_REG(VD2_IF0_LUMA_Y0,
                        (ls * 2 << VDIF_PIC_START_BIT) |
-                       (le * 2   << VDIF_PIC_END_BIT));
+                       ((le * 2 - 1)   << VDIF_PIC_END_BIT));
 
         VSYNC_WR_MPEG_REG(VD2_IF0_CHROMA_Y0,
                        ((ls) << VDIF_PIC_START_BIT) |
-                       ((le)   << VDIF_PIC_END_BIT));
+                       ((le-1)   << VDIF_PIC_END_BIT));
     } else {
         VSYNC_WR_MPEG_REG(VD1_IF0_LUMA_Y0 + cur_dev->viu_off,
                        (ls << VDIF_PIC_START_BIT) |
-- 
2.19.0

