`timescale 1ns / 1ps
//////////////////////////////////////////////////////////////////////////////////
//Students: Brett Bushnell (Undergrad), Matt Dzurick (Grad)
//Date Create: 9/1/2016
//Assignment: 1
//File: INC.v
//Description: This module is for the Shift Left datapath component. It has 1 data input (a),
// 	1 control input (sh_amt), and 1 data output (d)
//////////////////////////////////////////////////////////////////////////////////


module SHL();


endmodule
