// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2020.1
// Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="myproject,hls_ip_2020_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=1,HLS_INPUT_PART=xcvu9p-flga2577-2-e,HLS_INPUT_CLOCK=5.000000,HLS_INPUT_ARCH=pipeline,HLS_SYN_CLOCK=4.223286,HLS_SYN_LAT=5,HLS_SYN_TPT=1,HLS_SYN_MEM=0,HLS_SYN_DSP=118,HLS_SYN_FF=4112,HLS_SYN_LUT=3926,HLS_VERSION=2020_1}" *)

module myproject (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        x_V_ap_vld,
        x_V,
        y_0_V,
        y_0_V_ap_vld,
        y_1_V,
        y_1_V_ap_vld,
        y_2_V,
        y_2_V_ap_vld,
        y_3_V,
        y_3_V_ap_vld,
        y_4_V,
        y_4_V_ap_vld
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input   x_V_ap_vld;
input  [223:0] x_V;
output  [13:0] y_0_V;
output   y_0_V_ap_vld;
output  [13:0] y_1_V;
output   y_1_V_ap_vld;
output  [13:0] y_2_V;
output   y_2_V_ap_vld;
output  [13:0] y_3_V;
output   y_3_V_ap_vld;
output  [13:0] y_4_V;
output   y_4_V_ap_vld;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg y_0_V_ap_vld;
reg y_1_V_ap_vld;
reg y_2_V_ap_vld;
reg y_3_V_ap_vld;
reg y_4_V_ap_vld;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_idle_pp0;
reg    x_V_ap_vld_in_sig;
reg    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_state3_pp0_stage0_iter2;
wire    ap_block_state4_pp0_stage0_iter3;
wire    ap_block_state5_pp0_stage0_iter4;
wire    ap_block_state6_pp0_stage0_iter5;
reg    ap_block_pp0_stage0_11001;
reg   [223:0] x_V_preg;
reg   [223:0] x_V_in_sig;
reg    x_V_ap_vld_preg;
reg    x_V_blk_n;
wire    ap_block_pp0_stage0;
wire  signed [13:0] trunc_ln1117_fu_263_p1;
reg  signed [13:0] trunc_ln1117_reg_2273;
reg  signed [13:0] trunc_ln1117_reg_2273_pp0_iter1_reg;
wire  signed [20:0] sext_ln1118_1_fu_267_p1;
reg  signed [20:0] sext_ln1118_1_reg_2285;
reg  signed [20:0] sext_ln1118_1_reg_2285_pp0_iter1_reg;
reg  signed [13:0] tmp_1_reg_2290;
reg  signed [13:0] tmp_1_reg_2290_pp0_iter1_reg;
reg  signed [13:0] tmp_1_reg_2290_pp0_iter2_reg;
reg  signed [13:0] tmp_1_reg_2290_pp0_iter3_reg;
reg  signed [13:0] tmp_2_reg_2314;
reg  signed [13:0] tmp_2_reg_2314_pp0_iter1_reg;
reg  signed [13:0] tmp_2_reg_2314_pp0_iter2_reg;
reg  signed [13:0] tmp_2_reg_2314_pp0_iter3_reg;
reg  signed [13:0] tmp_2_reg_2314_pp0_iter4_reg;
wire  signed [13:0] p_Val2_6_fu_291_p4;
reg  signed [13:0] p_Val2_6_reg_2326;
reg  signed [13:0] p_Val2_6_reg_2326_pp0_iter1_reg;
reg  signed [13:0] p_Val2_6_reg_2326_pp0_iter2_reg;
reg  signed [13:0] p_Val2_6_reg_2326_pp0_iter3_reg;
reg  signed [13:0] p_Val2_6_reg_2326_pp0_iter4_reg;
wire  signed [19:0] r_V_17_fu_1819_p2;
reg  signed [19:0] r_V_17_reg_2347;
reg  signed [13:0] tmp_4_reg_2352;
reg  signed [13:0] tmp_4_reg_2352_pp0_iter1_reg;
reg  signed [13:0] tmp_4_reg_2352_pp0_iter2_reg;
reg  signed [13:0] tmp_4_reg_2352_pp0_iter3_reg;
reg  signed [13:0] tmp_5_reg_2361;
reg  signed [13:0] tmp_5_reg_2361_pp0_iter1_reg;
reg  signed [13:0] tmp_5_reg_2361_pp0_iter2_reg;
reg  signed [13:0] tmp_5_reg_2361_pp0_iter3_reg;
wire  signed [20:0] r_V_36_fu_1825_p2;
reg  signed [20:0] r_V_36_reg_2382;
wire  signed [21:0] sext_ln1118_19_fu_328_p1;
reg  signed [21:0] sext_ln1118_19_reg_2387;
reg  signed [21:0] sext_ln1118_19_reg_2387_pp0_iter2_reg;
wire  signed [20:0] sext_ln1118_20_fu_331_p1;
reg  signed [20:0] sext_ln1118_20_reg_2395;
reg  signed [20:0] sext_ln1118_20_reg_2395_pp0_iter2_reg;
wire  signed [22:0] sext_ln1118_21_fu_334_p1;
reg  signed [22:0] sext_ln1118_21_reg_2402;
wire  signed [21:0] sext_ln1118_24_fu_340_p1;
reg  signed [21:0] sext_ln1118_24_reg_2408;
wire  signed [21:0] r_V_8_fu_1831_p2;
reg  signed [21:0] r_V_8_reg_2414;
wire  signed [20:0] r_V_11_fu_1837_p2;
reg  signed [20:0] r_V_11_reg_2419;
wire  signed [34:0] sext_ln1118_33_fu_349_p1;
reg  signed [34:0] sext_ln1118_33_reg_2424;
wire  signed [33:0] sext_ln1118_36_fu_352_p1;
reg  signed [33:0] sext_ln1118_36_reg_2429;
reg  signed [33:0] sext_ln1118_36_reg_2429_pp0_iter2_reg;
wire  signed [33:0] r_V_18_fu_1843_p2;
reg  signed [33:0] r_V_18_reg_2435;
wire  signed [22:0] r_V_20_fu_1849_p2;
reg  signed [22:0] r_V_20_reg_2440;
wire  signed [21:0] r_V_22_fu_1855_p2;
reg  signed [21:0] r_V_22_reg_2445;
wire  signed [20:0] r_V_25_fu_1861_p2;
reg  signed [20:0] r_V_25_reg_2450;
wire  signed [21:0] r_V_30_fu_1867_p2;
reg  signed [21:0] r_V_30_reg_2455;
wire  signed [34:0] r_V_37_fu_1873_p2;
reg  signed [34:0] r_V_37_reg_2460;
wire  signed [19:0] r_V_38_fu_1879_p2;
reg  signed [19:0] r_V_38_reg_2465;
wire  signed [20:0] r_V_39_fu_1885_p2;
reg  signed [20:0] r_V_39_reg_2470;
reg  signed [20:0] r_V_39_reg_2470_pp0_iter2_reg;
wire  signed [16:0] shl_ln1118_13_fu_364_p3;
reg  signed [16:0] shl_ln1118_13_reg_2476;
reg  signed [16:0] shl_ln1118_13_reg_2476_pp0_iter2_reg;
reg  signed [16:0] shl_ln1118_13_reg_2476_pp0_iter3_reg;
wire  signed [31:0] grp_fu_1891_p3;
reg  signed [31:0] r_V_51_reg_2481;
wire  signed [20:0] r_V_53_fu_1899_p2;
reg  signed [20:0] r_V_53_reg_2486;
wire  signed [20:0] r_V_57_fu_1905_p2;
reg  signed [20:0] r_V_57_reg_2491;
wire  signed [32:0] sext_ln1118_9_fu_412_p1;
reg  signed [32:0] sext_ln1118_9_reg_2496;
wire  signed [32:0] grp_fu_1911_p3;
reg  signed [32:0] r_V_1_reg_2502;
wire  signed [17:0] r_V_61_fu_429_p2;
reg  signed [17:0] r_V_61_reg_2507;
reg  signed [17:0] r_V_61_reg_2507_pp0_iter3_reg;
wire  signed [31:0] r_V_3_fu_1919_p2;
reg  signed [31:0] r_V_3_reg_2512;
wire  signed [21:0] r_V_4_fu_1925_p2;
reg  signed [21:0] r_V_4_reg_2517;
wire  signed [20:0] r_V_5_fu_1931_p2;
reg  signed [20:0] r_V_5_reg_2522;
wire  signed [32:0] grp_fu_1936_p3;
reg  signed [32:0] r_V_7_reg_2527;
wire  signed [35:0] r_V_9_fu_1944_p2;
reg  signed [35:0] r_V_9_reg_2532;
wire  signed [21:0] r_V_10_fu_1950_p2;
reg  signed [21:0] r_V_10_reg_2537;
wire  signed [34:0] r_V_12_fu_1955_p2;
reg  signed [34:0] r_V_12_reg_2542;
wire  signed [30:0] grp_fu_1961_p3;
reg  signed [30:0] ret_V_1_reg_2547;
reg  signed [30:0] ret_V_1_reg_2547_pp0_iter3_reg;
wire   [47:0] r_V_19_fu_538_p2;
reg   [47:0] r_V_19_reg_2552;
wire  signed [36:0] r_V_21_fu_1969_p2;
reg  signed [36:0] r_V_21_reg_2557;
wire  signed [35:0] r_V_23_fu_1975_p2;
reg  signed [35:0] r_V_23_reg_2562;
wire  signed [22:0] r_V_24_fu_1981_p2;
reg  signed [22:0] r_V_24_reg_2567;
wire  signed [34:0] r_V_26_fu_1986_p2;
reg  signed [34:0] r_V_26_reg_2572;
wire  signed [22:0] r_V_28_fu_1992_p2;
reg  signed [22:0] r_V_28_reg_2577;
wire  signed [35:0] r_V_31_fu_1997_p2;
reg  signed [35:0] r_V_31_reg_2582;
wire  signed [21:0] r_V_32_fu_2003_p2;
reg  signed [21:0] r_V_32_reg_2587;
wire  signed [21:0] r_V_33_fu_2008_p2;
reg  signed [21:0] r_V_33_reg_2592;
wire   [43:0] add_ln1192_17_fu_594_p2;
reg   [43:0] add_ln1192_17_reg_2597;
wire  signed [34:0] r_V_40_fu_2021_p2;
reg  signed [34:0] r_V_40_reg_2602;
wire  signed [21:0] r_V_42_fu_2026_p2;
reg  signed [21:0] r_V_42_reg_2607;
wire  signed [21:0] r_V_43_fu_2031_p2;
reg  signed [21:0] r_V_43_reg_2612;
wire  signed [31:0] grp_fu_2036_p3;
reg  signed [31:0] r_V_47_reg_2617;
wire  signed [20:0] r_V_48_fu_2044_p2;
reg  signed [20:0] r_V_48_reg_2622;
wire  signed [20:0] r_V_49_fu_2049_p2;
reg  signed [20:0] r_V_49_reg_2627;
wire   [45:0] r_V_52_fu_620_p2;
reg   [45:0] r_V_52_reg_2632;
wire  signed [34:0] r_V_54_fu_2054_p2;
reg  signed [34:0] r_V_54_reg_2637;
wire  signed [34:0] r_V_58_fu_2060_p2;
reg  signed [34:0] r_V_58_reg_2642;
wire  signed [22:0] r_V_59_fu_2066_p2;
reg  signed [22:0] r_V_59_reg_2647;
wire  signed [33:0] sext_ln1192_fu_632_p1;
reg  signed [33:0] sext_ln1192_reg_2652;
wire   [43:0] sub_ln1192_1_fu_675_p2;
reg   [43:0] sub_ln1192_1_reg_2657;
wire  signed [33:0] sext_ln728_fu_681_p1;
reg  signed [33:0] sext_ln728_reg_2662;
wire  signed [32:0] mul_ln728_1_fu_2079_p2;
reg  signed [32:0] mul_ln728_1_reg_2668;
wire  signed [20:0] mul_ln728_2_fu_2085_p2;
reg  signed [20:0] mul_ln728_2_reg_2673;
wire  signed [23:0] sext_ln728_1_fu_693_p1;
reg  signed [23:0] sext_ln728_1_reg_2678;
wire   [43:0] mul_ln1192_2_fu_702_p2;
reg   [43:0] mul_ln1192_2_reg_2683;
wire   [43:0] mul_ln1192_3_fu_711_p2;
reg   [43:0] mul_ln1192_3_reg_2688;
wire  signed [33:0] mul_ln728_3_fu_2090_p2;
reg  signed [33:0] mul_ln728_3_reg_2693;
wire   [43:0] mul_ln1192_4_fu_723_p2;
reg   [43:0] mul_ln1192_4_reg_2698;
wire  signed [23:0] r_V_13_fu_2096_p2;
reg  signed [23:0] r_V_13_reg_2703;
wire  signed [22:0] r_V_14_fu_2102_p2;
reg  signed [22:0] r_V_14_reg_2708;
wire   [53:0] mul_ln1192_7_fu_741_p2;
reg   [53:0] mul_ln1192_7_reg_2713;
wire   [53:0] mul_ln1192_8_fu_750_p2;
reg   [53:0] mul_ln1192_8_reg_2718;
wire   [43:0] mul_ln1192_9_fu_759_p2;
reg   [43:0] mul_ln1192_9_reg_2723;
wire   [43:0] mul_ln1192_10_fu_771_p2;
reg   [43:0] mul_ln1192_10_reg_2728;
wire  signed [33:0] mul_ln1192_11_fu_2108_p2;
reg  signed [33:0] mul_ln1192_11_reg_2733;
wire   [43:0] mul_ln1192_12_fu_783_p2;
reg   [43:0] mul_ln1192_12_reg_2738;
wire   [43:0] mul_ln1192_13_fu_789_p2;
reg   [43:0] mul_ln1192_13_reg_2743;
wire  signed [23:0] r_V_27_fu_2113_p2;
reg  signed [23:0] r_V_27_reg_2748;
wire  signed [33:0] mul_ln1192_15_fu_2119_p2;
reg  signed [33:0] mul_ln1192_15_reg_2753;
wire  signed [33:0] sext_ln1192_19_fu_801_p1;
reg  signed [33:0] sext_ln1192_19_reg_2758;
wire   [43:0] mul_ln1192_16_fu_810_p2;
reg   [43:0] mul_ln1192_16_reg_2763;
wire  signed [33:0] mul_ln728_6_fu_2125_p2;
reg  signed [33:0] mul_ln728_6_reg_2768;
wire  signed [33:0] mul_ln728_7_fu_2131_p2;
reg  signed [33:0] mul_ln728_7_reg_2773;
wire  signed [23:0] sext_ln1192_22_fu_822_p1;
reg  signed [23:0] sext_ln1192_22_reg_2778;
reg  signed [23:0] sext_ln1192_22_reg_2778_pp0_iter4_reg;
wire  signed [23:0] r_V_34_fu_2137_p2;
reg  signed [23:0] r_V_34_reg_2783;
wire   [43:0] sub_ln1192_16_fu_868_p2;
reg   [43:0] sub_ln1192_16_reg_2788;
wire  signed [32:0] mul_ln728_10_fu_2151_p2;
reg  signed [32:0] mul_ln728_10_reg_2793;
wire  signed [33:0] mul_ln728_11_fu_2156_p2;
reg  signed [33:0] mul_ln728_11_reg_2798;
wire  signed [32:0] mul_ln728_12_fu_2162_p2;
reg  signed [32:0] mul_ln728_12_reg_2803;
wire  signed [33:0] mul_ln728_13_fu_2168_p2;
reg  signed [33:0] mul_ln728_13_reg_2808;
wire  signed [21:0] mul_ln728_14_fu_2174_p2;
reg  signed [21:0] mul_ln728_14_reg_2813;
wire  signed [18:0] mul_ln728_15_fu_2179_p2;
reg  signed [18:0] mul_ln728_15_reg_2818;
wire   [43:0] ret_V_5_fu_912_p2;
reg   [43:0] ret_V_5_reg_2823;
wire  signed [32:0] mul_ln728_18_fu_2191_p2;
reg  signed [32:0] mul_ln728_18_reg_2828;
wire  signed [21:0] mul_ln728_19_fu_2197_p2;
reg  signed [21:0] mul_ln728_19_reg_2833;
wire   [53:0] mul_ln1192_22_fu_927_p2;
reg   [53:0] mul_ln1192_22_reg_2838;
wire   [43:0] mul_ln1192_23_fu_936_p2;
reg   [43:0] mul_ln1192_23_reg_2843;
wire  signed [29:0] grp_fu_2202_p3;
reg  signed [29:0] mul_ln728_20_reg_2848;
wire   [43:0] mul_ln1192_24_fu_956_p2;
reg   [43:0] mul_ln1192_24_reg_2853;
wire  signed [33:0] mul_ln1192_25_fu_2210_p2;
reg  signed [33:0] mul_ln1192_25_reg_2858;
wire   [43:0] sub_ln1192_5_fu_1053_p2;
reg   [43:0] sub_ln1192_5_reg_2863;
wire  signed [23:0] mul_ln728_4_fu_2222_p2;
reg  signed [23:0] mul_ln728_4_reg_2868;
wire  signed [33:0] mul_ln1192_6_fu_2227_p2;
reg  signed [33:0] mul_ln1192_6_reg_2873;
wire   [53:0] sub_ln1192_10_fu_1174_p2;
reg   [53:0] sub_ln1192_10_reg_2878;
wire   [43:0] sub_ln1192_15_fu_1267_p2;
reg   [43:0] sub_ln1192_15_reg_2883;
reg   [13:0] trunc_ln708_3_reg_2888;
reg   [13:0] trunc_ln708_4_reg_2893;
reg    ap_block_pp0_stage0_subdone;
reg    ap_block_pp0_stage0_01001;
wire  signed [17:0] shl_ln_fu_381_p3;
wire  signed [14:0] shl_ln1118_1_fu_392_p3;
wire   [16:0] shl_ln1118_2_fu_418_p3;
wire  signed [17:0] sext_ln1118_11_fu_425_p1;
wire  signed [17:0] sext_ln1118_3_fu_378_p1;
wire  signed [17:0] shl_ln1118_3_fu_445_p3;
wire  signed [14:0] shl_ln1118_4_fu_456_p3;
wire  signed [17:0] r_V_15_fu_476_p2;
wire   [18:0] shl_ln1118_6_fu_489_p3;
wire   [15:0] shl_ln1118_7_fu_500_p3;
wire  signed [19:0] sext_ln1118_31_fu_496_p1;
wire  signed [19:0] sext_ln1118_32_fu_507_p1;
wire   [19:0] r_V_62_fu_511_p2;
wire  signed [29:0] rhs_V_7_fu_517_p3;
wire  signed [33:0] r_V_19_fu_538_p0;
wire  signed [13:0] r_V_19_fu_538_p1;
wire  signed [34:0] mul_ln1192_19_fu_571_p0;
wire  signed [13:0] mul_ln1192_19_fu_571_p1;
wire  signed [31:0] mul_ln728_9_fu_2014_p2;
wire   [41:0] rhs_V_13_fu_583_p3;
wire  signed [43:0] sext_ln1192_26_fu_590_p1;
wire   [43:0] mul_ln1192_19_fu_571_p2;
wire  signed [16:0] shl_ln1118_16_fu_603_p3;
wire  signed [31:0] r_V_52_fu_620_p0;
wire  signed [13:0] r_V_52_fu_620_p1;
wire  signed [31:0] mul_ln1192_fu_647_p0;
wire  signed [13:0] mul_ln1192_fu_647_p1;
wire  signed [43:0] sext_ln1192_4_fu_644_p1;
wire  signed [32:0] mul_ln1192_1_fu_653_p0;
wire  signed [13:0] mul_ln1192_1_fu_653_p1;
wire  signed [43:0] sext_ln1192_1_fu_635_p1;
wire   [43:0] mul_ln1192_1_fu_653_p2;
wire   [43:0] mul_ln1192_fu_647_p2;
wire  signed [33:0] mul_ln728_fu_2072_p2;
wire   [43:0] sub_ln1192_fu_659_p2;
wire   [43:0] rhs_V_fu_668_p3;
wire  signed [32:0] mul_ln1192_2_fu_702_p0;
wire  signed [13:0] mul_ln1192_2_fu_702_p1;
wire  signed [35:0] mul_ln1192_3_fu_711_p0;
wire  signed [13:0] mul_ln1192_3_fu_711_p1;
wire  signed [34:0] mul_ln1192_4_fu_723_p0;
wire  signed [13:0] mul_ln1192_4_fu_723_p1;
wire  signed [47:0] mul_ln1192_7_fu_741_p0;
wire  signed [53:0] sext_ln1118_37_fu_735_p1;
wire  signed [13:0] mul_ln1192_7_fu_741_p1;
wire  signed [47:0] mul_ln1192_8_fu_750_p0;
wire  signed [13:0] mul_ln1192_8_fu_750_p1;
wire  signed [36:0] mul_ln1192_9_fu_759_p0;
wire  signed [13:0] mul_ln1192_9_fu_759_p1;
wire  signed [35:0] mul_ln1192_10_fu_771_p0;
wire  signed [13:0] mul_ln1192_10_fu_771_p1;
wire  signed [43:0] sext_ln1192_16_fu_768_p1;
wire  signed [34:0] mul_ln1192_12_fu_783_p0;
wire  signed [43:0] sext_ln1118_41_fu_780_p1;
wire  signed [13:0] mul_ln1192_12_fu_783_p1;
wire  signed [34:0] mul_ln1192_13_fu_789_p0;
wire  signed [13:0] mul_ln1192_13_fu_789_p1;
wire  signed [35:0] mul_ln1192_16_fu_810_p0;
wire  signed [13:0] mul_ln1192_16_fu_810_p1;
wire  signed [34:0] mul_ln1192_20_fu_828_p0;
wire  signed [13:0] mul_ln1192_20_fu_828_p1;
wire   [43:0] mul_ln1192_20_fu_828_p2;
wire  signed [21:0] shl_ln1118_10_fu_839_p3;
wire  signed [17:0] shl_ln1118_11_fu_850_p3;
wire  signed [33:0] grp_fu_2143_p3;
wire   [43:0] add_ln1192_18_fu_834_p2;
wire   [43:0] shl_ln1192_10_fu_861_p3;
wire  signed [31:0] mul_ln703_1_fu_895_p0;
wire  signed [13:0] mul_ln703_1_fu_895_p1;
wire  signed [43:0] sext_ln1118_68_fu_889_p1;
wire  signed [32:0] mul_ln728_17_fu_2185_p2;
wire   [42:0] rhs_V_23_fu_901_p3;
wire   [43:0] mul_ln703_1_fu_895_p2;
wire  signed [43:0] sext_ln728_12_fu_908_p1;
wire  signed [45:0] mul_ln1192_22_fu_927_p0;
wire  signed [13:0] mul_ln1192_22_fu_927_p1;
wire  signed [34:0] mul_ln1192_23_fu_936_p0;
wire  signed [13:0] mul_ln1192_23_fu_936_p1;
wire  signed [15:0] shl_ln1118_17_fu_942_p3;
wire  signed [34:0] mul_ln1192_24_fu_956_p0;
wire  signed [13:0] mul_ln1192_24_fu_956_p1;
wire   [42:0] rhs_V_1_fu_965_p3;
wire  signed [43:0] sext_ln1192_5_fu_972_p1;
wire   [37:0] rhs_V_2_fu_981_p3;
wire   [43:0] add_ln1192_fu_976_p2;
wire  signed [43:0] sext_ln1192_6_fu_988_p1;
wire   [40:0] rhs_V_3_fu_998_p3;
wire  signed [43:0] sext_ln1192_7_fu_1005_p1;
wire   [43:0] sub_ln1192_2_fu_992_p2;
wire   [43:0] add_ln1192_1_fu_1009_p2;
wire   [43:0] sub_ln1192_3_fu_1015_p2;
wire   [43:0] rhs_V_4_fu_1025_p3;
wire   [43:0] add_ln1192_2_fu_1020_p2;
wire   [43:0] add_ln1192_3_fu_1032_p2;
wire  signed [33:0] mul_ln1192_5_fu_2216_p2;
wire   [43:0] sub_ln1192_4_fu_1038_p2;
wire   [43:0] shl_ln1_fu_1046_p3;
wire   [50:0] lhs_V_fu_1062_p3;
wire  signed [53:0] sext_ln1192_13_fu_1069_p1;
wire   [53:0] add_ln1192_8_fu_1073_p2;
wire   [53:0] sub_ln1192_7_fu_1078_p2;
wire   [53:0] shl_ln1192_2_fu_1083_p3;
wire   [53:0] shl_ln1192_3_fu_1096_p3;
wire   [53:0] sub_ln1192_8_fu_1090_p2;
wire   [53:0] shl_ln1192_4_fu_1109_p3;
wire   [53:0] add_ln1192_9_fu_1103_p2;
wire   [53:0] add_ln1192_10_fu_1116_p2;
wire   [53:0] shl_ln1192_5_fu_1122_p3;
wire   [53:0] shl_ln1192_6_fu_1135_p3;
wire   [53:0] sub_ln1192_9_fu_1129_p2;
wire  signed [33:0] mul_ln1192_14_fu_2232_p2;
wire   [53:0] shl_ln1192_7_fu_1151_p3;
wire   [53:0] add_ln1192_11_fu_1142_p2;
wire   [53:0] add_ln1192_12_fu_1158_p2;
wire   [53:0] shl_ln1192_8_fu_1167_p3;
wire   [43:0] rhs_V_9_fu_1180_p3;
wire   [43:0] sub_ln1192_12_fu_1187_p2;
wire   [43:0] rhs_V_10_fu_1192_p3;
wire   [43:0] rhs_V_11_fu_1205_p3;
wire   [43:0] sub_ln1192_13_fu_1199_p2;
wire  signed [33:0] mul_ln1192_17_fu_2238_p2;
wire   [43:0] add_ln1192_14_fu_1212_p2;
wire   [43:0] shl_ln1192_9_fu_1221_p3;
wire   [18:0] shl_ln1118_s_fu_1234_p3;
wire  signed [14:0] shl_ln1118_5_fu_1245_p3;
wire  signed [32:0] grp_fu_2244_p3;
wire   [42:0] rhs_V_12_fu_1256_p3;
wire   [43:0] sub_ln1192_14_fu_1228_p2;
wire  signed [43:0] sext_ln1192_24_fu_1263_p1;
wire   [42:0] rhs_V_14_fu_1273_p3;
wire  signed [43:0] sext_ln1192_28_fu_1280_p1;
wire   [43:0] add_ln1192_19_fu_1284_p2;
wire   [43:0] rhs_V_15_fu_1289_p3;
wire   [42:0] rhs_V_16_fu_1302_p3;
wire  signed [43:0] sext_ln1192_29_fu_1309_p1;
wire   [43:0] sub_ln1192_17_fu_1296_p2;
wire   [43:0] rhs_V_17_fu_1319_p3;
wire   [43:0] add_ln1192_20_fu_1313_p2;
wire   [41:0] rhs_V_18_fu_1332_p3;
wire  signed [43:0] sext_ln1192_30_fu_1339_p1;
wire   [43:0] add_ln1192_21_fu_1326_p2;
wire   [21:0] shl_ln1118_12_fu_1349_p3;
wire  signed [22:0] sext_ln1118_60_fu_1356_p1;
wire  signed [22:0] sext_ln1118_61_fu_1360_p1;
wire   [22:0] r_V_64_fu_1363_p2;
wire   [42:0] rhs_V_19_fu_1369_p3;
wire   [43:0] add_ln1192_22_fu_1343_p2;
wire  signed [43:0] sext_ln1192_31_fu_1377_p1;
wire   [38:0] rhs_V_20_fu_1387_p3;
wire  signed [43:0] sext_ln1192_32_fu_1394_p1;
wire   [43:0] sub_ln1192_18_fu_1381_p2;
wire   [21:0] shl_ln1118_14_fu_1404_p3;
wire   [16:0] shl_ln1118_15_fu_1415_p3;
wire  signed [22:0] sext_ln1118_63_fu_1411_p1;
wire  signed [22:0] sext_ln1118_64_fu_1422_p1;
wire   [22:0] r_V_65_fu_1426_p2;
wire   [42:0] rhs_V_21_fu_1432_p3;
wire   [43:0] add_ln1192_23_fu_1398_p2;
wire  signed [43:0] sext_ln1192_33_fu_1440_p1;
wire  signed [19:0] mul_ln728_16_fu_2253_p2;
wire   [39:0] rhs_V_22_fu_1453_p3;
wire   [43:0] sub_ln1192_19_fu_1444_p2;
wire  signed [43:0] sext_ln1192_34_fu_1460_p1;
wire   [43:0] sub_ln1192_20_fu_1464_p2;
wire   [43:0] ret_V_4_fu_1470_p2;
wire   [42:0] rhs_V_24_fu_1486_p3;
wire  signed [43:0] sext_ln1192_35_fu_1493_p1;
wire   [41:0] rhs_V_25_fu_1502_p3;
wire   [43:0] sub_ln1192_21_fu_1497_p2;
wire  signed [43:0] sext_ln1192_36_fu_1509_p1;
wire   [43:0] add_ln1192_25_fu_1513_p2;
wire   [53:0] shl_ln1192_11_fu_1519_p3;
wire   [53:0] shl_ln1192_12_fu_1532_p3;
wire   [53:0] sub_ln1192_22_fu_1527_p2;
wire   [49:0] rhs_V_26_fu_1545_p3;
wire  signed [53:0] sext_ln1192_39_fu_1552_p1;
wire   [53:0] add_ln1192_26_fu_1539_p2;
wire   [18:0] shl_ln1118_18_fu_1562_p3;
wire  signed [22:0] sext_ln1118_73_fu_1569_p1;
wire   [22:0] r_V_66_fu_1573_p2;
wire   [52:0] rhs_V_27_fu_1579_p3;
wire   [53:0] add_ln1192_27_fu_1556_p2;
wire  signed [53:0] sext_ln1192_40_fu_1587_p1;
wire   [53:0] shl_ln1192_13_fu_1597_p3;
wire   [53:0] sub_ln1192_23_fu_1591_p2;
wire   [53:0] add_ln1192_28_fu_1604_p2;
wire   [53:0] shl_ln1192_14_fu_1610_p3;
wire   [15:0] shl_ln1118_19_fu_1623_p3;
wire  signed [19:0] sext_ln1118_51_fu_1241_p1;
wire  signed [19:0] sext_ln1118_75_fu_1630_p1;
wire   [19:0] r_V_67_fu_1634_p2;
wire   [49:0] rhs_V_28_fu_1640_p3;
wire   [53:0] sub_ln1192_24_fu_1617_p2;
wire  signed [53:0] sext_ln1192_42_fu_1648_p1;
wire   [53:0] sub_ln1192_25_fu_1652_p2;
wire   [53:0] ret_V_6_fu_1658_p2;
wire   [43:0] rhs_V_5_fu_1674_p3;
wire   [43:0] shl_ln1192_1_fu_1689_p3;
wire   [43:0] add_ln1192_4_fu_1681_p2;
wire  signed [23:0] mul_ln728_5_fu_2260_p2;
wire   [43:0] add_ln1192_5_fu_1696_p2;
wire   [43:0] rhs_V_6_fu_1702_p3;
wire   [43:0] sub_ln1192_6_fu_1709_p2;
wire   [43:0] ret_V_fu_1715_p2;
wire   [22:0] shl_ln1118_8_fu_1732_p3;
wire   [20:0] shl_ln1118_9_fu_1743_p3;
wire  signed [23:0] sext_ln1118_42_fu_1739_p1;
wire  signed [23:0] sext_ln1118_43_fu_1750_p1;
wire   [23:0] r_V_63_fu_1754_p2;
wire   [53:0] rhs_V_8_fu_1760_p3;
wire   [53:0] sub_ln1192_11_fu_1768_p2;
wire   [53:0] ret_V_2_fu_1773_p2;
wire  signed [23:0] mul_ln1192_18_fu_2267_p2;
wire   [43:0] shl_ln1192_s_fu_1790_p3;
wire   [43:0] add_ln1192_15_fu_1797_p2;
wire   [43:0] ret_V_3_fu_1802_p2;
wire   [5:0] r_V_17_fu_1819_p0;
wire  signed [6:0] r_V_36_fu_1825_p0;
wire   [7:0] r_V_8_fu_1831_p0;
wire   [6:0] r_V_11_fu_1837_p0;
wire  signed [13:0] r_V_11_fu_1837_p1;
wire  signed [20:0] sext_ln1118_22_fu_337_p1;
wire   [8:0] r_V_20_fu_1849_p0;
wire   [7:0] r_V_22_fu_1855_p0;
wire  signed [13:0] r_V_22_fu_1855_p1;
wire   [6:0] r_V_25_fu_1861_p0;
wire  signed [13:0] r_V_25_fu_1861_p1;
wire   [7:0] r_V_30_fu_1867_p0;
wire  signed [13:0] r_V_30_fu_1867_p1;
wire   [5:0] r_V_38_fu_1879_p0;
wire   [6:0] r_V_39_fu_1885_p0;
wire  signed [13:0] r_V_39_fu_1885_p1;
wire   [6:0] r_V_53_fu_1899_p0;
wire  signed [13:0] r_V_53_fu_1899_p1;
wire   [6:0] r_V_57_fu_1905_p0;
wire  signed [13:0] grp_fu_1911_p2;
wire  signed [13:0] r_V_3_fu_1919_p1;
wire  signed [31:0] sext_ln1118_8_fu_409_p1;
wire   [7:0] r_V_4_fu_1925_p0;
wire   [6:0] r_V_5_fu_1931_p0;
wire  signed [13:0] r_V_5_fu_1931_p1;
wire  signed [13:0] grp_fu_1936_p2;
wire   [7:0] r_V_10_fu_1950_p0;
wire  signed [13:0] r_V_10_fu_1950_p1;
wire   [8:0] r_V_24_fu_1981_p0;
wire  signed [13:0] r_V_24_fu_1981_p1;
wire   [8:0] r_V_28_fu_1992_p0;
wire  signed [13:0] r_V_28_fu_1992_p1;
wire   [7:0] r_V_32_fu_2003_p0;
wire  signed [13:0] r_V_32_fu_2003_p1;
wire   [7:0] r_V_33_fu_2008_p0;
wire  signed [13:0] r_V_40_fu_2021_p1;
wire   [7:0] r_V_42_fu_2026_p0;
wire  signed [13:0] r_V_42_fu_2026_p1;
wire   [7:0] r_V_43_fu_2031_p0;
wire  signed [13:0] r_V_43_fu_2031_p1;
wire  signed [13:0] grp_fu_2036_p2;
wire   [6:0] r_V_48_fu_2044_p0;
wire  signed [13:0] r_V_48_fu_2044_p1;
wire   [6:0] r_V_49_fu_2049_p0;
wire  signed [13:0] r_V_49_fu_2049_p1;
wire  signed [13:0] r_V_54_fu_2054_p1;
wire  signed [34:0] sext_ln1118_45_fu_556_p1;
wire  signed [13:0] r_V_58_fu_2060_p1;
wire   [8:0] r_V_59_fu_2066_p0;
wire  signed [13:0] mul_ln728_fu_2072_p1;
wire   [7:0] mul_ln728_2_fu_2085_p0;
wire  signed [13:0] mul_ln728_2_fu_2085_p1;
wire  signed [13:0] mul_ln728_3_fu_2090_p1;
wire   [9:0] r_V_13_fu_2096_p0;
wire   [8:0] r_V_14_fu_2102_p0;
wire  signed [13:0] mul_ln1192_11_fu_2108_p1;
wire   [9:0] r_V_27_fu_2113_p0;
wire  signed [13:0] mul_ln1192_15_fu_2119_p1;
wire  signed [33:0] sext_ln728_5_fu_798_p1;
wire  signed [13:0] mul_ln728_6_fu_2125_p1;
wire  signed [13:0] mul_ln728_7_fu_2131_p1;
wire   [9:0] r_V_34_fu_2137_p0;
wire  signed [13:0] grp_fu_2143_p2;
wire  signed [20:0] mul_ln728_10_fu_2151_p0;
wire  signed [32:0] sext_ln1118_58_fu_874_p1;
wire  signed [13:0] mul_ln728_10_fu_2151_p1;
wire  signed [20:0] mul_ln728_12_fu_2162_p0;
wire  signed [13:0] mul_ln728_12_fu_2162_p1;
wire  signed [32:0] sext_ln1118_59_fu_880_p1;
wire  signed [13:0] mul_ln728_13_fu_2168_p1;
wire   [8:0] mul_ln728_14_fu_2174_p0;
wire  signed [13:0] mul_ln728_14_fu_2174_p1;
wire   [5:0] mul_ln728_15_fu_2179_p0;
wire  signed [13:0] mul_ln728_17_fu_2185_p1;
wire  signed [13:0] mul_ln728_18_fu_2191_p1;
wire   [8:0] mul_ln728_19_fu_2197_p0;
wire  signed [13:0] mul_ln728_19_fu_2197_p1;
wire  signed [13:0] mul_ln1192_25_fu_2210_p1;
wire  signed [13:0] mul_ln1192_5_fu_2216_p1;
wire   [10:0] mul_ln728_4_fu_2222_p0;
wire  signed [13:0] mul_ln728_4_fu_2222_p1;
wire  signed [13:0] mul_ln1192_6_fu_2227_p1;
wire  signed [13:0] mul_ln1192_14_fu_2232_p1;
wire  signed [13:0] mul_ln1192_17_fu_2238_p1;
wire  signed [18:0] grp_fu_2244_p0;
wire   [6:0] mul_ln728_16_fu_2253_p0;
wire   [10:0] mul_ln728_5_fu_2260_p0;
wire   [11:0] mul_ln1192_18_fu_2267_p0;
wire  signed [13:0] mul_ln1192_18_fu_2267_p1;
reg   [0:0] ap_NS_fsm;
reg    ap_idle_pp0_0to4;
reg    ap_reset_idle_pp0;
wire    ap_enable_pp0;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 x_V_preg = 224'd0;
#0 x_V_ap_vld_preg = 1'b0;
end

myproject_mul_mul_6ns_14s_20_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 20 ))
myproject_mul_mul_6ns_14s_20_1_1_U1(
    .din0(r_V_17_fu_1819_p0),
    .din1(p_Val2_6_fu_291_p4),
    .dout(r_V_17_fu_1819_p2)
);

myproject_mul_mul_7s_14s_21_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 21 ))
myproject_mul_mul_7s_14s_21_1_1_U2(
    .din0(r_V_36_fu_1825_p0),
    .din1(trunc_ln1117_fu_263_p1),
    .dout(r_V_36_fu_1825_p2)
);

myproject_mul_mul_8ns_14s_22_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 22 ))
myproject_mul_mul_8ns_14s_22_1_1_U3(
    .din0(r_V_8_fu_1831_p0),
    .din1(tmp_1_reg_2290),
    .dout(r_V_8_fu_1831_p2)
);

myproject_mul_mul_7ns_14s_21_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 21 ))
myproject_mul_mul_7ns_14s_21_1_1_U4(
    .din0(r_V_11_fu_1837_p0),
    .din1(r_V_11_fu_1837_p1),
    .dout(r_V_11_fu_1837_p2)
);

myproject_mul_mul_20s_14s_34_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 20 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 34 ))
myproject_mul_mul_20s_14s_34_1_1_U5(
    .din0(r_V_17_reg_2347),
    .din1(p_Val2_6_reg_2326),
    .dout(r_V_18_fu_1843_p2)
);

myproject_mul_mul_9ns_14s_23_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 23 ))
myproject_mul_mul_9ns_14s_23_1_1_U6(
    .din0(r_V_20_fu_1849_p0),
    .din1(p_Val2_6_reg_2326),
    .dout(r_V_20_fu_1849_p2)
);

myproject_mul_mul_8ns_14s_22_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 22 ))
myproject_mul_mul_8ns_14s_22_1_1_U7(
    .din0(r_V_22_fu_1855_p0),
    .din1(r_V_22_fu_1855_p1),
    .dout(r_V_22_fu_1855_p2)
);

myproject_mul_mul_7ns_14s_21_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 21 ))
myproject_mul_mul_7ns_14s_21_1_1_U8(
    .din0(r_V_25_fu_1861_p0),
    .din1(r_V_25_fu_1861_p1),
    .dout(r_V_25_fu_1861_p2)
);

myproject_mul_mul_8ns_14s_22_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 22 ))
myproject_mul_mul_8ns_14s_22_1_1_U9(
    .din0(r_V_30_fu_1867_p0),
    .din1(r_V_30_fu_1867_p1),
    .dout(r_V_30_fu_1867_p2)
);

myproject_mul_mul_21s_14s_35_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 21 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 35 ))
myproject_mul_mul_21s_14s_35_1_1_U10(
    .din0(r_V_36_reg_2382),
    .din1(p_Val2_6_reg_2326),
    .dout(r_V_37_fu_1873_p2)
);

myproject_mul_mul_6ns_14s_20_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 20 ))
myproject_mul_mul_6ns_14s_20_1_1_U11(
    .din0(r_V_38_fu_1879_p0),
    .din1(trunc_ln1117_reg_2273),
    .dout(r_V_38_fu_1879_p2)
);

myproject_mul_mul_7ns_14s_21_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 21 ))
myproject_mul_mul_7ns_14s_21_1_1_U12(
    .din0(r_V_39_fu_1885_p0),
    .din1(r_V_39_fu_1885_p1),
    .dout(r_V_39_fu_1885_p2)
);

myproject_am_submul_17s_14s_14s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 17 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 14 ),
    .dout_WIDTH( 32 ))
myproject_am_submul_17s_14s_14s_32_1_1_U13(
    .din0(shl_ln1118_13_fu_364_p3),
    .din1(tmp_1_reg_2290),
    .din2(tmp_5_reg_2361),
    .dout(grp_fu_1891_p3)
);

myproject_mul_mul_7ns_14s_21_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 21 ))
myproject_mul_mul_7ns_14s_21_1_1_U14(
    .din0(r_V_53_fu_1899_p0),
    .din1(r_V_53_fu_1899_p1),
    .dout(r_V_53_fu_1899_p2)
);

myproject_mul_mul_7ns_14s_21_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 21 ))
myproject_mul_mul_7ns_14s_21_1_1_U15(
    .din0(r_V_57_fu_1905_p0),
    .din1(tmp_5_reg_2361),
    .dout(r_V_57_fu_1905_p2)
);

myproject_am_addmul_18s_15s_14s_33_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 15 ),
    .din2_WIDTH( 14 ),
    .dout_WIDTH( 33 ))
myproject_am_addmul_18s_15s_14s_33_1_1_U16(
    .din0(shl_ln_fu_381_p3),
    .din1(shl_ln1118_1_fu_392_p3),
    .din2(grp_fu_1911_p2),
    .dout(grp_fu_1911_p3)
);

myproject_mul_mul_18s_14s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 32 ))
myproject_mul_mul_18s_14s_32_1_1_U17(
    .din0(r_V_61_fu_429_p2),
    .din1(r_V_3_fu_1919_p1),
    .dout(r_V_3_fu_1919_p2)
);

myproject_mul_mul_8ns_14s_22_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 22 ))
myproject_mul_mul_8ns_14s_22_1_1_U18(
    .din0(r_V_4_fu_1925_p0),
    .din1(trunc_ln1117_reg_2273_pp0_iter1_reg),
    .dout(r_V_4_fu_1925_p2)
);

myproject_mul_mul_7ns_14s_21_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 21 ))
myproject_mul_mul_7ns_14s_21_1_1_U19(
    .din0(r_V_5_fu_1931_p0),
    .din1(r_V_5_fu_1931_p1),
    .dout(r_V_5_fu_1931_p2)
);

myproject_am_addmul_18s_15s_14s_33_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 15 ),
    .din2_WIDTH( 14 ),
    .dout_WIDTH( 33 ))
myproject_am_addmul_18s_15s_14s_33_1_1_U20(
    .din0(shl_ln1118_3_fu_445_p3),
    .din1(shl_ln1118_4_fu_456_p3),
    .din2(grp_fu_1936_p2),
    .dout(grp_fu_1936_p3)
);

myproject_mul_mul_22s_14s_36_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 22 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 36 ))
myproject_mul_mul_22s_14s_36_1_1_U21(
    .din0(r_V_8_reg_2414),
    .din1(tmp_1_reg_2290_pp0_iter1_reg),
    .dout(r_V_9_fu_1944_p2)
);

myproject_mul_mul_8ns_14s_22_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 22 ))
myproject_mul_mul_8ns_14s_22_1_1_U22(
    .din0(r_V_10_fu_1950_p0),
    .din1(r_V_10_fu_1950_p1),
    .dout(r_V_10_fu_1950_p2)
);

myproject_mul_mul_21s_14s_35_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 21 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 35 ))
myproject_mul_mul_21s_14s_35_1_1_U23(
    .din0(r_V_11_reg_2419),
    .din1(tmp_2_reg_2314_pp0_iter1_reg),
    .dout(r_V_12_fu_1955_p2)
);

myproject_mac_muladd_18s_14s_30s_31_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 18 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 30 ),
    .dout_WIDTH( 31 ))
myproject_mac_muladd_18s_14s_30s_31_1_1_U24(
    .din0(r_V_15_fu_476_p2),
    .din1(tmp_1_reg_2290_pp0_iter1_reg),
    .din2(rhs_V_7_fu_517_p3),
    .dout(grp_fu_1961_p3)
);

myproject_mul_mul_23s_14s_37_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 23 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 37 ))
myproject_mul_mul_23s_14s_37_1_1_U25(
    .din0(r_V_20_reg_2440),
    .din1(p_Val2_6_reg_2326_pp0_iter1_reg),
    .dout(r_V_21_fu_1969_p2)
);

myproject_mul_mul_22s_14s_36_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 22 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 36 ))
myproject_mul_mul_22s_14s_36_1_1_U26(
    .din0(r_V_22_reg_2445),
    .din1(p_Val2_6_reg_2326_pp0_iter1_reg),
    .dout(r_V_23_fu_1975_p2)
);

myproject_mul_mul_9ns_14s_23_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 23 ))
myproject_mul_mul_9ns_14s_23_1_1_U27(
    .din0(r_V_24_fu_1981_p0),
    .din1(r_V_24_fu_1981_p1),
    .dout(r_V_24_fu_1981_p2)
);

myproject_mul_mul_21s_14s_35_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 21 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 35 ))
myproject_mul_mul_21s_14s_35_1_1_U28(
    .din0(r_V_25_reg_2450),
    .din1(tmp_1_reg_2290_pp0_iter1_reg),
    .dout(r_V_26_fu_1986_p2)
);

myproject_mul_mul_9ns_14s_23_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 23 ))
myproject_mul_mul_9ns_14s_23_1_1_U29(
    .din0(r_V_28_fu_1992_p0),
    .din1(r_V_28_fu_1992_p1),
    .dout(r_V_28_fu_1992_p2)
);

myproject_mul_mul_22s_14s_36_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 22 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 36 ))
myproject_mul_mul_22s_14s_36_1_1_U30(
    .din0(r_V_30_reg_2455),
    .din1(tmp_5_reg_2361_pp0_iter1_reg),
    .dout(r_V_31_fu_1997_p2)
);

myproject_mul_mul_8ns_14s_22_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 22 ))
myproject_mul_mul_8ns_14s_22_1_1_U31(
    .din0(r_V_32_fu_2003_p0),
    .din1(r_V_32_fu_2003_p1),
    .dout(r_V_32_fu_2003_p2)
);

myproject_mul_mul_8ns_14s_22_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 22 ))
myproject_mul_mul_8ns_14s_22_1_1_U32(
    .din0(r_V_33_fu_2008_p0),
    .din1(tmp_2_reg_2314_pp0_iter1_reg),
    .dout(r_V_33_fu_2008_p2)
);

myproject_mul_mul_20s_14s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 20 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 32 ))
myproject_mul_mul_20s_14s_32_1_1_U33(
    .din0(r_V_38_reg_2465),
    .din1(p_Val2_6_reg_2326_pp0_iter1_reg),
    .dout(mul_ln728_9_fu_2014_p2)
);

myproject_mul_mul_21s_14s_35_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 21 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 35 ))
myproject_mul_mul_21s_14s_35_1_1_U34(
    .din0(r_V_39_reg_2470),
    .din1(r_V_40_fu_2021_p1),
    .dout(r_V_40_fu_2021_p2)
);

myproject_mul_mul_8ns_14s_22_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 22 ))
myproject_mul_mul_8ns_14s_22_1_1_U35(
    .din0(r_V_42_fu_2026_p0),
    .din1(r_V_42_fu_2026_p1),
    .dout(r_V_42_fu_2026_p2)
);

myproject_mul_mul_8ns_14s_22_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 22 ))
myproject_mul_mul_8ns_14s_22_1_1_U36(
    .din0(r_V_43_fu_2031_p0),
    .din1(r_V_43_fu_2031_p1),
    .dout(r_V_43_fu_2031_p2)
);

myproject_am_submul_17s_14s_14s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 17 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 14 ),
    .dout_WIDTH( 32 ))
myproject_am_submul_17s_14s_14s_32_1_1_U37(
    .din0(shl_ln1118_16_fu_603_p3),
    .din1(p_Val2_6_reg_2326_pp0_iter1_reg),
    .din2(grp_fu_2036_p2),
    .dout(grp_fu_2036_p3)
);

myproject_mul_mul_7ns_14s_21_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 21 ))
myproject_mul_mul_7ns_14s_21_1_1_U38(
    .din0(r_V_48_fu_2044_p0),
    .din1(r_V_48_fu_2044_p1),
    .dout(r_V_48_fu_2044_p2)
);

myproject_mul_mul_7ns_14s_21_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 21 ))
myproject_mul_mul_7ns_14s_21_1_1_U39(
    .din0(r_V_49_fu_2049_p0),
    .din1(r_V_49_fu_2049_p1),
    .dout(r_V_49_fu_2049_p2)
);

myproject_mul_mul_21s_14s_35_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 21 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 35 ))
myproject_mul_mul_21s_14s_35_1_1_U40(
    .din0(r_V_53_reg_2486),
    .din1(r_V_54_fu_2054_p1),
    .dout(r_V_54_fu_2054_p2)
);

myproject_mul_mul_21s_14s_35_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 21 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 35 ))
myproject_mul_mul_21s_14s_35_1_1_U41(
    .din0(r_V_57_reg_2491),
    .din1(r_V_58_fu_2060_p1),
    .dout(r_V_58_fu_2060_p2)
);

myproject_mul_mul_9ns_14s_23_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 23 ))
myproject_mul_mul_9ns_14s_23_1_1_U42(
    .din0(r_V_59_fu_2066_p0),
    .din1(tmp_5_reg_2361_pp0_iter1_reg),
    .dout(r_V_59_fu_2066_p2)
);

myproject_mul_mul_22s_14s_34_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 22 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 34 ))
myproject_mul_mul_22s_14s_34_1_1_U43(
    .din0(r_V_4_reg_2517),
    .din1(mul_ln728_fu_2072_p1),
    .dout(mul_ln728_fu_2072_p2)
);

myproject_mul_mul_21s_14s_33_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 21 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 33 ))
myproject_mul_mul_21s_14s_33_1_1_U44(
    .din0(r_V_5_reg_2522),
    .din1(tmp_2_reg_2314_pp0_iter2_reg),
    .dout(mul_ln728_1_fu_2079_p2)
);

myproject_mul_mul_8ns_14s_21_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 8 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 21 ))
myproject_mul_mul_8ns_14s_21_1_1_U45(
    .din0(mul_ln728_2_fu_2085_p0),
    .din1(mul_ln728_2_fu_2085_p1),
    .dout(mul_ln728_2_fu_2085_p2)
);

myproject_mul_mul_22s_14s_34_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 22 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 34 ))
myproject_mul_mul_22s_14s_34_1_1_U46(
    .din0(r_V_10_reg_2537),
    .din1(mul_ln728_3_fu_2090_p1),
    .dout(mul_ln728_3_fu_2090_p2)
);

myproject_mul_mul_10ns_14s_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 24 ))
myproject_mul_mul_10ns_14s_24_1_1_U47(
    .din0(r_V_13_fu_2096_p0),
    .din1(tmp_1_reg_2290_pp0_iter2_reg),
    .dout(r_V_13_fu_2096_p2)
);

myproject_mul_mul_9ns_14s_23_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 23 ))
myproject_mul_mul_9ns_14s_23_1_1_U48(
    .din0(r_V_14_fu_2102_p0),
    .din1(tmp_2_reg_2314_pp0_iter2_reg),
    .dout(r_V_14_fu_2102_p2)
);

myproject_mul_mul_23s_14s_34_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 23 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 34 ))
myproject_mul_mul_23s_14s_34_1_1_U49(
    .din0(r_V_24_reg_2567),
    .din1(mul_ln1192_11_fu_2108_p1),
    .dout(mul_ln1192_11_fu_2108_p2)
);

myproject_mul_mul_10ns_14s_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 24 ))
myproject_mul_mul_10ns_14s_24_1_1_U50(
    .din0(r_V_27_fu_2113_p0),
    .din1(p_Val2_6_reg_2326_pp0_iter2_reg),
    .dout(r_V_27_fu_2113_p2)
);

myproject_mul_mul_23s_14s_34_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 23 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 34 ))
myproject_mul_mul_23s_14s_34_1_1_U51(
    .din0(r_V_28_reg_2577),
    .din1(mul_ln1192_15_fu_2119_p1),
    .dout(mul_ln1192_15_fu_2119_p2)
);

myproject_mul_mul_22s_14s_34_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 22 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 34 ))
myproject_mul_mul_22s_14s_34_1_1_U52(
    .din0(r_V_32_reg_2587),
    .din1(mul_ln728_6_fu_2125_p1),
    .dout(mul_ln728_6_fu_2125_p2)
);

myproject_mul_mul_22s_14s_34_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 22 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 34 ))
myproject_mul_mul_22s_14s_34_1_1_U53(
    .din0(r_V_33_reg_2592),
    .din1(mul_ln728_7_fu_2131_p1),
    .dout(mul_ln728_7_fu_2131_p2)
);

myproject_mul_mul_10ns_14s_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 10 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 24 ))
myproject_mul_mul_10ns_14s_24_1_1_U54(
    .din0(r_V_34_fu_2137_p0),
    .din1(tmp_5_reg_2361_pp0_iter2_reg),
    .dout(r_V_34_fu_2137_p2)
);

myproject_am_addmul_22s_18s_14s_34_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 22 ),
    .din1_WIDTH( 18 ),
    .din2_WIDTH( 14 ),
    .dout_WIDTH( 34 ))
myproject_am_addmul_22s_18s_14s_34_1_1_U55(
    .din0(shl_ln1118_10_fu_839_p3),
    .din1(shl_ln1118_11_fu_850_p3),
    .din2(grp_fu_2143_p2),
    .dout(grp_fu_2143_p3)
);

myproject_mul_mul_21s_14s_33_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 21 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 33 ))
myproject_mul_mul_21s_14s_33_1_1_U56(
    .din0(mul_ln728_10_fu_2151_p0),
    .din1(mul_ln728_10_fu_2151_p1),
    .dout(mul_ln728_10_fu_2151_p2)
);

myproject_mul_mul_22s_14s_34_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 22 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 34 ))
myproject_mul_mul_22s_14s_34_1_1_U57(
    .din0(r_V_42_reg_2607),
    .din1(tmp_2_reg_2314_pp0_iter2_reg),
    .dout(mul_ln728_11_fu_2156_p2)
);

myproject_mul_mul_21s_14s_33_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 21 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 33 ))
myproject_mul_mul_21s_14s_33_1_1_U58(
    .din0(mul_ln728_12_fu_2162_p0),
    .din1(mul_ln728_12_fu_2162_p1),
    .dout(mul_ln728_12_fu_2162_p2)
);

myproject_mul_mul_22s_14s_34_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 22 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 34 ))
myproject_mul_mul_22s_14s_34_1_1_U59(
    .din0(r_V_43_reg_2612),
    .din1(mul_ln728_13_fu_2168_p1),
    .dout(mul_ln728_13_fu_2168_p2)
);

myproject_mul_mul_9ns_14s_22_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 22 ))
myproject_mul_mul_9ns_14s_22_1_1_U60(
    .din0(mul_ln728_14_fu_2174_p0),
    .din1(mul_ln728_14_fu_2174_p1),
    .dout(mul_ln728_14_fu_2174_p2)
);

myproject_mul_mul_6ns_14s_19_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 6 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 19 ))
myproject_mul_mul_6ns_14s_19_1_1_U61(
    .din0(mul_ln728_15_fu_2179_p0),
    .din1(tmp_2_reg_2314_pp0_iter2_reg),
    .dout(mul_ln728_15_fu_2179_p2)
);

myproject_mul_mul_21s_14s_33_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 21 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 33 ))
myproject_mul_mul_21s_14s_33_1_1_U62(
    .din0(r_V_48_reg_2622),
    .din1(mul_ln728_17_fu_2185_p1),
    .dout(mul_ln728_17_fu_2185_p2)
);

myproject_mul_mul_21s_14s_33_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 21 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 33 ))
myproject_mul_mul_21s_14s_33_1_1_U63(
    .din0(r_V_49_reg_2627),
    .din1(mul_ln728_18_fu_2191_p1),
    .dout(mul_ln728_18_fu_2191_p2)
);

myproject_mul_mul_9ns_14s_22_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 9 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 22 ))
myproject_mul_mul_9ns_14s_22_1_1_U64(
    .din0(mul_ln728_19_fu_2197_p0),
    .din1(mul_ln728_19_fu_2197_p1),
    .dout(mul_ln728_19_fu_2197_p2)
);

myproject_am_addmul_16s_14s_14s_30_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 14 ),
    .dout_WIDTH( 30 ))
myproject_am_addmul_16s_14s_14s_30_1_1_U65(
    .din0(shl_ln1118_17_fu_942_p3),
    .din1(tmp_1_reg_2290_pp0_iter2_reg),
    .din2(tmp_5_reg_2361_pp0_iter2_reg),
    .dout(grp_fu_2202_p3)
);

myproject_mul_mul_23s_14s_34_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 23 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 34 ))
myproject_mul_mul_23s_14s_34_1_1_U66(
    .din0(r_V_59_reg_2647),
    .din1(mul_ln1192_25_fu_2210_p1),
    .dout(mul_ln1192_25_fu_2210_p2)
);

myproject_mul_mul_24s_14s_34_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 34 ))
myproject_mul_mul_24s_14s_34_1_1_U67(
    .din0(r_V_13_reg_2703),
    .din1(mul_ln1192_5_fu_2216_p1),
    .dout(mul_ln1192_5_fu_2216_p2)
);

myproject_mul_mul_11ns_14s_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 24 ))
myproject_mul_mul_11ns_14s_24_1_1_U68(
    .din0(mul_ln728_4_fu_2222_p0),
    .din1(mul_ln728_4_fu_2222_p1),
    .dout(mul_ln728_4_fu_2222_p2)
);

myproject_mul_mul_23s_14s_34_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 23 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 34 ))
myproject_mul_mul_23s_14s_34_1_1_U69(
    .din0(r_V_14_reg_2708),
    .din1(mul_ln1192_6_fu_2227_p1),
    .dout(mul_ln1192_6_fu_2227_p2)
);

myproject_mul_mul_24s_14s_34_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 34 ))
myproject_mul_mul_24s_14s_34_1_1_U70(
    .din0(r_V_27_reg_2748),
    .din1(mul_ln1192_14_fu_2232_p1),
    .dout(mul_ln1192_14_fu_2232_p2)
);

myproject_mul_mul_24s_14s_34_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 24 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 34 ))
myproject_mul_mul_24s_14s_34_1_1_U71(
    .din0(r_V_34_reg_2783),
    .din1(mul_ln1192_17_fu_2238_p1),
    .dout(mul_ln1192_17_fu_2238_p2)
);

myproject_am_addmul_19s_15s_14s_33_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 19 ),
    .din1_WIDTH( 15 ),
    .din2_WIDTH( 14 ),
    .dout_WIDTH( 33 ))
myproject_am_addmul_19s_15s_14s_33_1_1_U72(
    .din0(grp_fu_2244_p0),
    .din1(shl_ln1118_5_fu_1245_p3),
    .din2(tmp_4_reg_2352_pp0_iter3_reg),
    .dout(grp_fu_2244_p3)
);

myproject_mul_mul_7ns_14s_20_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 7 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 20 ))
myproject_mul_mul_7ns_14s_20_1_1_U73(
    .din0(mul_ln728_16_fu_2253_p0),
    .din1(tmp_4_reg_2352_pp0_iter3_reg),
    .dout(mul_ln728_16_fu_2253_p2)
);

myproject_mul_mul_11ns_14s_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 11 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 24 ))
myproject_mul_mul_11ns_14s_24_1_1_U74(
    .din0(mul_ln728_5_fu_2260_p0),
    .din1(tmp_2_reg_2314_pp0_iter4_reg),
    .dout(mul_ln728_5_fu_2260_p2)
);

myproject_mul_mul_12ns_14s_24_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 12 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 24 ))
myproject_mul_mul_12ns_14s_24_1_1_U75(
    .din0(mul_ln1192_18_fu_2267_p0),
    .din1(mul_ln1192_18_fu_2267_p1),
    .dout(mul_ln1192_18_fu_2267_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        x_V_ap_vld_preg <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            x_V_ap_vld_preg <= 1'b0;
        end else if ((~((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (x_V_ap_vld == 1'b1))) begin
            x_V_ap_vld_preg <= x_V_ap_vld;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        x_V_preg <= 224'd0;
    end else begin
        if ((~((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_pp0_stage0)) & (x_V_ap_vld == 1'b1))) begin
            x_V_preg <= x_V;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        add_ln1192_17_reg_2597 <= add_ln1192_17_fu_594_p2;
        mul_ln1192_10_reg_2728 <= mul_ln1192_10_fu_771_p2;
        mul_ln1192_11_reg_2733 <= mul_ln1192_11_fu_2108_p2;
        mul_ln1192_12_reg_2738 <= mul_ln1192_12_fu_783_p2;
        mul_ln1192_13_reg_2743 <= mul_ln1192_13_fu_789_p2;
        mul_ln1192_15_reg_2753 <= mul_ln1192_15_fu_2119_p2;
        mul_ln1192_16_reg_2763 <= mul_ln1192_16_fu_810_p2;
        mul_ln1192_22_reg_2838 <= mul_ln1192_22_fu_927_p2;
        mul_ln1192_23_reg_2843 <= mul_ln1192_23_fu_936_p2;
        mul_ln1192_24_reg_2853 <= mul_ln1192_24_fu_956_p2;
        mul_ln1192_25_reg_2858 <= mul_ln1192_25_fu_2210_p2;
        mul_ln1192_2_reg_2683 <= mul_ln1192_2_fu_702_p2;
        mul_ln1192_3_reg_2688 <= mul_ln1192_3_fu_711_p2;
        mul_ln1192_4_reg_2698 <= mul_ln1192_4_fu_723_p2;
        mul_ln1192_6_reg_2873 <= mul_ln1192_6_fu_2227_p2;
        mul_ln1192_7_reg_2713 <= mul_ln1192_7_fu_741_p2;
        mul_ln1192_8_reg_2718 <= mul_ln1192_8_fu_750_p2;
        mul_ln1192_9_reg_2723 <= mul_ln1192_9_fu_759_p2;
        mul_ln728_10_reg_2793 <= mul_ln728_10_fu_2151_p2;
        mul_ln728_11_reg_2798 <= mul_ln728_11_fu_2156_p2;
        mul_ln728_12_reg_2803 <= mul_ln728_12_fu_2162_p2;
        mul_ln728_13_reg_2808 <= mul_ln728_13_fu_2168_p2;
        mul_ln728_14_reg_2813 <= mul_ln728_14_fu_2174_p2;
        mul_ln728_15_reg_2818 <= mul_ln728_15_fu_2179_p2;
        mul_ln728_18_reg_2828 <= mul_ln728_18_fu_2191_p2;
        mul_ln728_19_reg_2833 <= mul_ln728_19_fu_2197_p2;
        mul_ln728_1_reg_2668 <= mul_ln728_1_fu_2079_p2;
        mul_ln728_2_reg_2673 <= mul_ln728_2_fu_2085_p2;
        mul_ln728_3_reg_2693 <= mul_ln728_3_fu_2090_p2;
        mul_ln728_4_reg_2868 <= mul_ln728_4_fu_2222_p2;
        mul_ln728_6_reg_2768 <= mul_ln728_6_fu_2125_p2;
        mul_ln728_7_reg_2773 <= mul_ln728_7_fu_2131_p2;
        p_Val2_6_reg_2326_pp0_iter2_reg <= p_Val2_6_reg_2326_pp0_iter1_reg;
        p_Val2_6_reg_2326_pp0_iter3_reg <= p_Val2_6_reg_2326_pp0_iter2_reg;
        p_Val2_6_reg_2326_pp0_iter4_reg <= p_Val2_6_reg_2326_pp0_iter3_reg;
        r_V_10_reg_2537 <= r_V_10_fu_1950_p2;
        r_V_12_reg_2542 <= r_V_12_fu_1955_p2;
        r_V_13_reg_2703 <= r_V_13_fu_2096_p2;
        r_V_14_reg_2708 <= r_V_14_fu_2102_p2;
        r_V_19_reg_2552 <= r_V_19_fu_538_p2;
        r_V_21_reg_2557 <= r_V_21_fu_1969_p2;
        r_V_23_reg_2562 <= r_V_23_fu_1975_p2;
        r_V_24_reg_2567 <= r_V_24_fu_1981_p2;
        r_V_26_reg_2572 <= r_V_26_fu_1986_p2;
        r_V_27_reg_2748 <= r_V_27_fu_2113_p2;
        r_V_28_reg_2577 <= r_V_28_fu_1992_p2;
        r_V_31_reg_2582 <= r_V_31_fu_1997_p2;
        r_V_32_reg_2587 <= r_V_32_fu_2003_p2;
        r_V_33_reg_2592 <= r_V_33_fu_2008_p2;
        r_V_34_reg_2783 <= r_V_34_fu_2137_p2;
        r_V_39_reg_2470_pp0_iter2_reg <= r_V_39_reg_2470;
        r_V_3_reg_2512 <= r_V_3_fu_1919_p2;
        r_V_40_reg_2602 <= r_V_40_fu_2021_p2;
        r_V_42_reg_2607 <= r_V_42_fu_2026_p2;
        r_V_43_reg_2612 <= r_V_43_fu_2031_p2;
        r_V_48_reg_2622 <= r_V_48_fu_2044_p2;
        r_V_49_reg_2627 <= r_V_49_fu_2049_p2;
        r_V_4_reg_2517 <= r_V_4_fu_1925_p2;
        r_V_52_reg_2632 <= r_V_52_fu_620_p2;
        r_V_54_reg_2637 <= r_V_54_fu_2054_p2;
        r_V_58_reg_2642 <= r_V_58_fu_2060_p2;
        r_V_59_reg_2647 <= r_V_59_fu_2066_p2;
        r_V_5_reg_2522 <= r_V_5_fu_1931_p2;
        r_V_61_reg_2507 <= r_V_61_fu_429_p2;
        r_V_61_reg_2507_pp0_iter3_reg <= r_V_61_reg_2507;
        r_V_9_reg_2532 <= r_V_9_fu_1944_p2;
        ret_V_1_reg_2547_pp0_iter3_reg <= ret_V_1_reg_2547;
        ret_V_5_reg_2823 <= ret_V_5_fu_912_p2;
        sext_ln1118_19_reg_2387_pp0_iter2_reg <= sext_ln1118_19_reg_2387;
        sext_ln1118_20_reg_2395_pp0_iter2_reg <= sext_ln1118_20_reg_2395;
        sext_ln1118_36_reg_2429_pp0_iter2_reg <= sext_ln1118_36_reg_2429;
        sext_ln1118_9_reg_2496 <= sext_ln1118_9_fu_412_p1;
        sext_ln1192_19_reg_2758 <= sext_ln1192_19_fu_801_p1;
        sext_ln1192_22_reg_2778 <= sext_ln1192_22_fu_822_p1;
        sext_ln1192_22_reg_2778_pp0_iter4_reg <= sext_ln1192_22_reg_2778;
        sext_ln1192_reg_2652 <= sext_ln1192_fu_632_p1;
        sext_ln728_1_reg_2678 <= sext_ln728_1_fu_693_p1;
        sext_ln728_reg_2662 <= sext_ln728_fu_681_p1;
        shl_ln1118_13_reg_2476_pp0_iter2_reg[16 : 3] <= shl_ln1118_13_reg_2476[16 : 3];
        shl_ln1118_13_reg_2476_pp0_iter3_reg[16 : 3] <= shl_ln1118_13_reg_2476_pp0_iter2_reg[16 : 3];
        sub_ln1192_10_reg_2878 <= sub_ln1192_10_fu_1174_p2;
        sub_ln1192_15_reg_2883 <= sub_ln1192_15_fu_1267_p2;
        sub_ln1192_16_reg_2788 <= sub_ln1192_16_fu_868_p2;
        sub_ln1192_1_reg_2657 <= sub_ln1192_1_fu_675_p2;
        sub_ln1192_5_reg_2863 <= sub_ln1192_5_fu_1053_p2;
        tmp_1_reg_2290_pp0_iter2_reg <= tmp_1_reg_2290_pp0_iter1_reg;
        tmp_1_reg_2290_pp0_iter3_reg <= tmp_1_reg_2290_pp0_iter2_reg;
        tmp_2_reg_2314_pp0_iter2_reg <= tmp_2_reg_2314_pp0_iter1_reg;
        tmp_2_reg_2314_pp0_iter3_reg <= tmp_2_reg_2314_pp0_iter2_reg;
        tmp_2_reg_2314_pp0_iter4_reg <= tmp_2_reg_2314_pp0_iter3_reg;
        tmp_4_reg_2352_pp0_iter2_reg <= tmp_4_reg_2352_pp0_iter1_reg;
        tmp_4_reg_2352_pp0_iter3_reg <= tmp_4_reg_2352_pp0_iter2_reg;
        tmp_5_reg_2361_pp0_iter2_reg <= tmp_5_reg_2361_pp0_iter1_reg;
        tmp_5_reg_2361_pp0_iter3_reg <= tmp_5_reg_2361_pp0_iter2_reg;
        trunc_ln708_3_reg_2888 <= {{ret_V_4_fu_1470_p2[43:30]}};
        trunc_ln708_4_reg_2893 <= {{ret_V_6_fu_1658_p2[53:40]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter3 == 1'b1))) begin
        mul_ln728_20_reg_2848 <= grp_fu_2202_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        p_Val2_6_reg_2326 <= {{x_V_in_sig[209:196]}};
        p_Val2_6_reg_2326_pp0_iter1_reg <= p_Val2_6_reg_2326;
        r_V_11_reg_2419 <= r_V_11_fu_1837_p2;
        r_V_17_reg_2347 <= r_V_17_fu_1819_p2;
        r_V_18_reg_2435 <= r_V_18_fu_1843_p2;
        r_V_20_reg_2440 <= r_V_20_fu_1849_p2;
        r_V_22_reg_2445 <= r_V_22_fu_1855_p2;
        r_V_25_reg_2450 <= r_V_25_fu_1861_p2;
        r_V_30_reg_2455 <= r_V_30_fu_1867_p2;
        r_V_36_reg_2382 <= r_V_36_fu_1825_p2;
        r_V_37_reg_2460 <= r_V_37_fu_1873_p2;
        r_V_38_reg_2465 <= r_V_38_fu_1879_p2;
        r_V_39_reg_2470 <= r_V_39_fu_1885_p2;
        r_V_53_reg_2486 <= r_V_53_fu_1899_p2;
        r_V_57_reg_2491 <= r_V_57_fu_1905_p2;
        r_V_8_reg_2414 <= r_V_8_fu_1831_p2;
        sext_ln1118_19_reg_2387 <= sext_ln1118_19_fu_328_p1;
        sext_ln1118_1_reg_2285 <= sext_ln1118_1_fu_267_p1;
        sext_ln1118_1_reg_2285_pp0_iter1_reg <= sext_ln1118_1_reg_2285;
        sext_ln1118_20_reg_2395 <= sext_ln1118_20_fu_331_p1;
        sext_ln1118_21_reg_2402 <= sext_ln1118_21_fu_334_p1;
        sext_ln1118_24_reg_2408 <= sext_ln1118_24_fu_340_p1;
        sext_ln1118_33_reg_2424 <= sext_ln1118_33_fu_349_p1;
        sext_ln1118_36_reg_2429 <= sext_ln1118_36_fu_352_p1;
        shl_ln1118_13_reg_2476[16 : 3] <= shl_ln1118_13_fu_364_p3[16 : 3];
        tmp_1_reg_2290 <= {{x_V_in_sig[223:210]}};
        tmp_1_reg_2290_pp0_iter1_reg <= tmp_1_reg_2290;
        tmp_2_reg_2314 <= {{x_V_in_sig[41:28]}};
        tmp_2_reg_2314_pp0_iter1_reg <= tmp_2_reg_2314;
        tmp_4_reg_2352 <= {{x_V_in_sig[69:56]}};
        tmp_4_reg_2352_pp0_iter1_reg <= tmp_4_reg_2352;
        tmp_5_reg_2361 <= {{x_V_in_sig[55:42]}};
        tmp_5_reg_2361_pp0_iter1_reg <= tmp_5_reg_2361;
        trunc_ln1117_reg_2273 <= trunc_ln1117_fu_263_p1;
        trunc_ln1117_reg_2273_pp0_iter1_reg <= trunc_ln1117_reg_2273;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        r_V_1_reg_2502 <= grp_fu_1911_p3;
        r_V_47_reg_2617 <= grp_fu_2036_p3;
        r_V_7_reg_2527 <= grp_fu_1936_p3;
        ret_V_1_reg_2547 <= grp_fu_1961_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        r_V_51_reg_2481 <= grp_fu_1891_p3;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0_0to4 = 1'b1;
    end else begin
        ap_idle_pp0_0to4 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0_0to4 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((x_V_ap_vld == 1'b1)) begin
        x_V_ap_vld_in_sig = x_V_ap_vld;
    end else begin
        x_V_ap_vld_in_sig = x_V_ap_vld_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_start == 1'b1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        x_V_blk_n = x_V_ap_vld;
    end else begin
        x_V_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((x_V_ap_vld == 1'b1)) begin
        x_V_in_sig = x_V;
    end else begin
        x_V_in_sig = x_V_preg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        y_0_V_ap_vld = 1'b1;
    end else begin
        y_0_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        y_1_V_ap_vld = 1'b1;
    end else begin
        y_1_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        y_2_V_ap_vld = 1'b1;
    end else begin
        y_2_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        y_3_V_ap_vld = 1'b1;
    end else begin
        y_3_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        y_4_V_ap_vld = 1'b1;
    end else begin
        y_4_V_ap_vld = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln1192_10_fu_1116_p2 = (shl_ln1192_4_fu_1109_p3 + add_ln1192_9_fu_1103_p2);

assign add_ln1192_11_fu_1142_p2 = (shl_ln1192_6_fu_1135_p3 + sub_ln1192_9_fu_1129_p2);

assign add_ln1192_12_fu_1158_p2 = (shl_ln1192_7_fu_1151_p3 + add_ln1192_11_fu_1142_p2);

assign add_ln1192_14_fu_1212_p2 = (rhs_V_11_fu_1205_p3 + sub_ln1192_13_fu_1199_p2);

assign add_ln1192_15_fu_1797_p2 = (shl_ln1192_s_fu_1790_p3 + sub_ln1192_15_reg_2883);

assign add_ln1192_17_fu_594_p2 = ($signed(sext_ln1192_26_fu_590_p1) + $signed(mul_ln1192_19_fu_571_p2));

assign add_ln1192_18_fu_834_p2 = (add_ln1192_17_reg_2597 + mul_ln1192_20_fu_828_p2);

assign add_ln1192_19_fu_1284_p2 = ($signed(sext_ln1192_28_fu_1280_p1) + $signed(sub_ln1192_16_reg_2788));

assign add_ln1192_1_fu_1009_p2 = ($signed(sext_ln1192_7_fu_1005_p1) + $signed(sub_ln1192_2_fu_992_p2));

assign add_ln1192_20_fu_1313_p2 = ($signed(sext_ln1192_29_fu_1309_p1) + $signed(sub_ln1192_17_fu_1296_p2));

assign add_ln1192_21_fu_1326_p2 = (rhs_V_17_fu_1319_p3 + add_ln1192_20_fu_1313_p2);

assign add_ln1192_22_fu_1343_p2 = ($signed(sext_ln1192_30_fu_1339_p1) + $signed(add_ln1192_21_fu_1326_p2));

assign add_ln1192_23_fu_1398_p2 = ($signed(sext_ln1192_32_fu_1394_p1) + $signed(sub_ln1192_18_fu_1381_p2));

assign add_ln1192_25_fu_1513_p2 = ($signed(sub_ln1192_21_fu_1497_p2) + $signed(sext_ln1192_36_fu_1509_p1));

assign add_ln1192_26_fu_1539_p2 = (shl_ln1192_12_fu_1532_p3 + sub_ln1192_22_fu_1527_p2);

assign add_ln1192_27_fu_1556_p2 = ($signed(sext_ln1192_39_fu_1552_p1) + $signed(add_ln1192_26_fu_1539_p2));

assign add_ln1192_28_fu_1604_p2 = (shl_ln1192_13_fu_1597_p3 + sub_ln1192_23_fu_1591_p2);

assign add_ln1192_2_fu_1020_p2 = (sub_ln1192_3_fu_1015_p2 + mul_ln1192_3_reg_2688);

assign add_ln1192_3_fu_1032_p2 = (rhs_V_4_fu_1025_p3 + add_ln1192_2_fu_1020_p2);

assign add_ln1192_4_fu_1681_p2 = (rhs_V_5_fu_1674_p3 + sub_ln1192_5_reg_2863);

assign add_ln1192_5_fu_1696_p2 = (shl_ln1192_1_fu_1689_p3 + add_ln1192_4_fu_1681_p2);

assign add_ln1192_8_fu_1073_p2 = ($signed(sext_ln1192_13_fu_1069_p1) + $signed(mul_ln1192_7_reg_2713));

assign add_ln1192_9_fu_1103_p2 = (shl_ln1192_3_fu_1096_p3 + sub_ln1192_8_fu_1090_p2);

assign add_ln1192_fu_976_p2 = ($signed(sext_ln1192_5_fu_972_p1) + $signed(sub_ln1192_1_reg_2657));

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_start == 1'b1) & ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0)));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = ((ap_start == 1'b0) | (x_V_ap_vld_in_sig == 1'b0));
end

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start;

assign grp_fu_1911_p2 = sext_ln1118_9_fu_412_p1;

assign grp_fu_1936_p2 = sext_ln1118_9_fu_412_p1;

assign grp_fu_2036_p2 = sext_ln1118_8_fu_409_p1;

assign grp_fu_2143_p2 = sext_ln1118_36_reg_2429_pp0_iter2_reg;

assign grp_fu_2244_p0 = sext_ln1118_51_fu_1241_p1;

assign lhs_V_fu_1062_p3 = {{ret_V_1_reg_2547_pp0_iter3_reg}, {20'd0}};

assign mul_ln1192_10_fu_771_p0 = r_V_23_reg_2562;

assign mul_ln1192_10_fu_771_p1 = sext_ln1192_16_fu_768_p1;

assign mul_ln1192_10_fu_771_p2 = ($signed(mul_ln1192_10_fu_771_p0) * $signed(mul_ln1192_10_fu_771_p1));

assign mul_ln1192_11_fu_2108_p1 = sext_ln1118_36_reg_2429_pp0_iter2_reg;

assign mul_ln1192_12_fu_783_p0 = sext_ln1118_41_fu_780_p1;

assign mul_ln1192_12_fu_783_p1 = sext_ln1192_1_fu_635_p1;

assign mul_ln1192_12_fu_783_p2 = ($signed(mul_ln1192_12_fu_783_p0) * $signed(mul_ln1192_12_fu_783_p1));

assign mul_ln1192_13_fu_789_p0 = sext_ln1118_41_fu_780_p1;

assign mul_ln1192_13_fu_789_p1 = sext_ln1192_16_fu_768_p1;

assign mul_ln1192_13_fu_789_p2 = ($signed(mul_ln1192_13_fu_789_p0) * $signed(mul_ln1192_13_fu_789_p1));

assign mul_ln1192_14_fu_2232_p1 = sext_ln1192_reg_2652;

assign mul_ln1192_15_fu_2119_p1 = sext_ln728_5_fu_798_p1;

assign mul_ln1192_16_fu_810_p0 = r_V_31_reg_2582;

assign mul_ln1192_16_fu_810_p1 = sext_ln1192_16_fu_768_p1;

assign mul_ln1192_16_fu_810_p2 = ($signed(mul_ln1192_16_fu_810_p0) * $signed(mul_ln1192_16_fu_810_p1));

assign mul_ln1192_17_fu_2238_p1 = sext_ln1192_19_reg_2758;

assign mul_ln1192_18_fu_2267_p0 = 24'd1883;

assign mul_ln1192_18_fu_2267_p1 = sext_ln1192_22_reg_2778_pp0_iter4_reg;

assign mul_ln1192_19_fu_571_p0 = r_V_37_reg_2460;

assign mul_ln1192_19_fu_571_p1 = p_Val2_6_reg_2326_pp0_iter1_reg;

assign mul_ln1192_19_fu_571_p2 = ($signed(mul_ln1192_19_fu_571_p0) * $signed(mul_ln1192_19_fu_571_p1));

assign mul_ln1192_1_fu_653_p0 = r_V_1_reg_2502;

assign mul_ln1192_1_fu_653_p1 = sext_ln1192_1_fu_635_p1;

assign mul_ln1192_1_fu_653_p2 = ($signed(mul_ln1192_1_fu_653_p0) * $signed(mul_ln1192_1_fu_653_p1));

assign mul_ln1192_20_fu_828_p0 = r_V_40_reg_2602;

assign mul_ln1192_20_fu_828_p1 = sext_ln1192_4_fu_644_p1;

assign mul_ln1192_20_fu_828_p2 = ($signed(mul_ln1192_20_fu_828_p0) * $signed(mul_ln1192_20_fu_828_p1));

assign mul_ln1192_22_fu_927_p0 = r_V_52_reg_2632;

assign mul_ln1192_22_fu_927_p1 = tmp_5_reg_2361_pp0_iter2_reg;

assign mul_ln1192_22_fu_927_p2 = ($signed(mul_ln1192_22_fu_927_p0) * $signed(mul_ln1192_22_fu_927_p1));

assign mul_ln1192_23_fu_936_p0 = r_V_54_reg_2637;

assign mul_ln1192_23_fu_936_p1 = sext_ln1118_68_fu_889_p1;

assign mul_ln1192_23_fu_936_p2 = ($signed(mul_ln1192_23_fu_936_p0) * $signed(mul_ln1192_23_fu_936_p1));

assign mul_ln1192_24_fu_956_p0 = r_V_58_reg_2642;

assign mul_ln1192_24_fu_956_p1 = sext_ln1118_68_fu_889_p1;

assign mul_ln1192_24_fu_956_p2 = ($signed(mul_ln1192_24_fu_956_p0) * $signed(mul_ln1192_24_fu_956_p1));

assign mul_ln1192_25_fu_2210_p1 = sext_ln1192_19_fu_801_p1;

assign mul_ln1192_2_fu_702_p0 = r_V_7_reg_2527;

assign mul_ln1192_2_fu_702_p1 = sext_ln1192_1_fu_635_p1;

assign mul_ln1192_2_fu_702_p2 = ($signed(mul_ln1192_2_fu_702_p0) * $signed(mul_ln1192_2_fu_702_p1));

assign mul_ln1192_3_fu_711_p0 = r_V_9_reg_2532;

assign mul_ln1192_3_fu_711_p1 = sext_ln1192_4_fu_644_p1;

assign mul_ln1192_3_fu_711_p2 = ($signed(mul_ln1192_3_fu_711_p0) * $signed(mul_ln1192_3_fu_711_p1));

assign mul_ln1192_4_fu_723_p0 = r_V_12_reg_2542;

assign mul_ln1192_4_fu_723_p1 = sext_ln1192_4_fu_644_p1;

assign mul_ln1192_4_fu_723_p2 = ($signed(mul_ln1192_4_fu_723_p0) * $signed(mul_ln1192_4_fu_723_p1));

assign mul_ln1192_5_fu_2216_p1 = sext_ln728_reg_2662;

assign mul_ln1192_6_fu_2227_p1 = sext_ln728_reg_2662;

assign mul_ln1192_7_fu_741_p0 = sext_ln1118_37_fu_735_p1;

assign mul_ln1192_7_fu_741_p1 = tmp_1_reg_2290_pp0_iter2_reg;

assign mul_ln1192_7_fu_741_p2 = ($signed(mul_ln1192_7_fu_741_p0) * $signed(mul_ln1192_7_fu_741_p1));

assign mul_ln1192_8_fu_750_p0 = sext_ln1118_37_fu_735_p1;

assign mul_ln1192_8_fu_750_p1 = tmp_4_reg_2352_pp0_iter2_reg;

assign mul_ln1192_8_fu_750_p2 = ($signed(mul_ln1192_8_fu_750_p0) * $signed(mul_ln1192_8_fu_750_p1));

assign mul_ln1192_9_fu_759_p0 = r_V_21_reg_2557;

assign mul_ln1192_9_fu_759_p1 = sext_ln1192_1_fu_635_p1;

assign mul_ln1192_9_fu_759_p2 = ($signed(mul_ln1192_9_fu_759_p0) * $signed(mul_ln1192_9_fu_759_p1));

assign mul_ln1192_fu_647_p0 = r_V_3_reg_2512;

assign mul_ln1192_fu_647_p1 = sext_ln1192_4_fu_644_p1;

assign mul_ln1192_fu_647_p2 = ($signed(mul_ln1192_fu_647_p0) * $signed(mul_ln1192_fu_647_p1));

assign mul_ln703_1_fu_895_p0 = r_V_47_reg_2617;

assign mul_ln703_1_fu_895_p1 = sext_ln1118_68_fu_889_p1;

assign mul_ln703_1_fu_895_p2 = ($signed(mul_ln703_1_fu_895_p0) * $signed(mul_ln703_1_fu_895_p1));

assign mul_ln728_10_fu_2151_p0 = sext_ln1118_58_fu_874_p1;

assign mul_ln728_10_fu_2151_p1 = sext_ln1118_9_reg_2496;

assign mul_ln728_12_fu_2162_p0 = sext_ln1118_58_fu_874_p1;

assign mul_ln728_12_fu_2162_p1 = sext_ln1118_59_fu_880_p1;

assign mul_ln728_13_fu_2168_p1 = sext_ln728_5_fu_798_p1;

assign mul_ln728_14_fu_2174_p0 = 22'd179;

assign mul_ln728_14_fu_2174_p1 = sext_ln1118_19_reg_2387_pp0_iter2_reg;

assign mul_ln728_15_fu_2179_p0 = 19'd29;

assign mul_ln728_16_fu_2253_p0 = 20'd59;

assign mul_ln728_17_fu_2185_p1 = sext_ln1118_9_reg_2496;

assign mul_ln728_18_fu_2191_p1 = sext_ln1118_59_fu_880_p1;

assign mul_ln728_19_fu_2197_p0 = 22'd236;

assign mul_ln728_19_fu_2197_p1 = sext_ln1118_19_reg_2387_pp0_iter2_reg;

assign mul_ln728_2_fu_2085_p0 = 21'd125;

assign mul_ln728_2_fu_2085_p1 = sext_ln1118_20_reg_2395_pp0_iter2_reg;

assign mul_ln728_3_fu_2090_p1 = sext_ln1192_fu_632_p1;

assign mul_ln728_4_fu_2222_p0 = 24'd519;

assign mul_ln728_4_fu_2222_p1 = sext_ln728_1_reg_2678;

assign mul_ln728_5_fu_2260_p0 = 24'd548;

assign mul_ln728_6_fu_2125_p1 = sext_ln1192_19_fu_801_p1;

assign mul_ln728_7_fu_2131_p1 = sext_ln1192_19_fu_801_p1;

assign mul_ln728_fu_2072_p1 = sext_ln1192_fu_632_p1;

assign p_Val2_6_fu_291_p4 = {{x_V_in_sig[209:196]}};

assign r_V_10_fu_1950_p0 = 22'd75;

assign r_V_10_fu_1950_p1 = sext_ln1118_24_reg_2408;

assign r_V_11_fu_1837_p0 = 21'd37;

assign r_V_11_fu_1837_p1 = sext_ln1118_22_fu_337_p1;

assign r_V_13_fu_2096_p0 = 24'd339;

assign r_V_14_fu_2102_p0 = 23'd155;

assign r_V_15_fu_476_p2 = ($signed(18'd0) - $signed(sext_ln1118_11_fu_425_p1));

assign r_V_17_fu_1819_p0 = 20'd26;

assign r_V_19_fu_538_p0 = r_V_18_reg_2435;

assign r_V_19_fu_538_p1 = tmp_1_reg_2290_pp0_iter1_reg;

assign r_V_19_fu_538_p2 = ($signed(r_V_19_fu_538_p0) * $signed(r_V_19_fu_538_p1));

assign r_V_20_fu_1849_p0 = 23'd147;

assign r_V_22_fu_1855_p0 = 22'd94;

assign r_V_22_fu_1855_p1 = sext_ln1118_19_fu_328_p1;

assign r_V_24_fu_1981_p0 = 23'd187;

assign r_V_24_fu_1981_p1 = sext_ln1118_21_reg_2402;

assign r_V_25_fu_1861_p0 = 21'd54;

assign r_V_25_fu_1861_p1 = sext_ln1118_20_fu_331_p1;

assign r_V_27_fu_2113_p0 = 24'd302;

assign r_V_28_fu_1992_p0 = 23'd193;

assign r_V_28_fu_1992_p1 = sext_ln1118_21_reg_2402;

assign r_V_30_fu_1867_p0 = 22'd69;

assign r_V_30_fu_1867_p1 = sext_ln1118_19_fu_328_p1;

assign r_V_32_fu_2003_p0 = 22'd104;

assign r_V_32_fu_2003_p1 = sext_ln1118_24_reg_2408;

assign r_V_33_fu_2008_p0 = 22'd97;

assign r_V_34_fu_2137_p0 = 24'd372;

assign r_V_36_fu_1825_p0 = 21'd2097099;

assign r_V_38_fu_1879_p0 = 20'd29;

assign r_V_39_fu_1885_p0 = 21'd53;

assign r_V_39_fu_1885_p1 = sext_ln1118_20_fu_331_p1;

assign r_V_3_fu_1919_p1 = sext_ln1118_8_fu_409_p1;

assign r_V_40_fu_2021_p1 = sext_ln1118_33_reg_2424;

assign r_V_42_fu_2026_p0 = 22'd83;

assign r_V_42_fu_2026_p1 = sext_ln1118_19_reg_2387;

assign r_V_43_fu_2031_p0 = 22'd107;

assign r_V_43_fu_2031_p1 = sext_ln1118_19_reg_2387;

assign r_V_48_fu_2044_p0 = 21'd50;

assign r_V_48_fu_2044_p1 = sext_ln1118_20_reg_2395;

assign r_V_49_fu_2049_p0 = 21'd42;

assign r_V_49_fu_2049_p1 = sext_ln1118_20_reg_2395;

assign r_V_4_fu_1925_p0 = 22'd75;

assign r_V_52_fu_620_p0 = r_V_51_reg_2481;

assign r_V_52_fu_620_p1 = tmp_5_reg_2361_pp0_iter1_reg;

assign r_V_52_fu_620_p2 = ($signed(r_V_52_fu_620_p0) * $signed(r_V_52_fu_620_p1));

assign r_V_53_fu_1899_p0 = 21'd50;

assign r_V_53_fu_1899_p1 = sext_ln1118_22_fu_337_p1;

assign r_V_54_fu_2054_p1 = sext_ln1118_45_fu_556_p1;

assign r_V_57_fu_1905_p0 = 21'd42;

assign r_V_58_fu_2060_p1 = sext_ln1118_45_fu_556_p1;

assign r_V_59_fu_2066_p0 = 23'd236;

assign r_V_5_fu_1931_p0 = 21'd38;

assign r_V_5_fu_1931_p1 = sext_ln1118_1_reg_2285_pp0_iter1_reg;

assign r_V_61_fu_429_p2 = ($signed(sext_ln1118_11_fu_425_p1) + $signed(sext_ln1118_3_fu_378_p1));

assign r_V_62_fu_511_p2 = ($signed(sext_ln1118_31_fu_496_p1) - $signed(sext_ln1118_32_fu_507_p1));

assign r_V_63_fu_1754_p2 = ($signed(sext_ln1118_42_fu_1739_p1) - $signed(sext_ln1118_43_fu_1750_p1));

assign r_V_64_fu_1363_p2 = ($signed(sext_ln1118_60_fu_1356_p1) + $signed(sext_ln1118_61_fu_1360_p1));

assign r_V_65_fu_1426_p2 = ($signed(sext_ln1118_63_fu_1411_p1) + $signed(sext_ln1118_64_fu_1422_p1));

assign r_V_66_fu_1573_p2 = ($signed(sext_ln1118_60_fu_1356_p1) - $signed(sext_ln1118_73_fu_1569_p1));

assign r_V_67_fu_1634_p2 = ($signed(sext_ln1118_51_fu_1241_p1) - $signed(sext_ln1118_75_fu_1630_p1));

assign r_V_8_fu_1831_p0 = 22'd83;

assign ret_V_2_fu_1773_p2 = ($signed(54'd17128192137494528) + $signed(sub_ln1192_11_fu_1768_p2));

assign ret_V_3_fu_1802_p2 = ($signed(44'd17272210980864) + $signed(add_ln1192_15_fu_1797_p2));

assign ret_V_4_fu_1470_p2 = ($signed(44'd17098264805376) + $signed(sub_ln1192_20_fu_1464_p2));

assign ret_V_5_fu_912_p2 = ($signed(mul_ln703_1_fu_895_p2) - $signed(sext_ln728_12_fu_908_p1));

assign ret_V_6_fu_1658_p2 = ($signed(54'd17564698253721600) + $signed(sub_ln1192_25_fu_1652_p2));

assign ret_V_fu_1715_p2 = ($signed(44'd16860967862272) + $signed(sub_ln1192_6_fu_1709_p2));

assign rhs_V_10_fu_1192_p3 = {{mul_ln728_6_reg_2768}, {10'd0}};

assign rhs_V_11_fu_1205_p3 = {{mul_ln728_7_reg_2773}, {10'd0}};

assign rhs_V_12_fu_1256_p3 = {{grp_fu_2244_p3}, {10'd0}};

assign rhs_V_13_fu_583_p3 = {{mul_ln728_9_fu_2014_p2}, {10'd0}};

assign rhs_V_14_fu_1273_p3 = {{mul_ln728_10_reg_2793}, {10'd0}};

assign rhs_V_15_fu_1289_p3 = {{mul_ln728_11_reg_2798}, {10'd0}};

assign rhs_V_16_fu_1302_p3 = {{mul_ln728_12_reg_2803}, {10'd0}};

assign rhs_V_17_fu_1319_p3 = {{mul_ln728_13_reg_2808}, {10'd0}};

assign rhs_V_18_fu_1332_p3 = {{mul_ln728_14_reg_2813}, {20'd0}};

assign rhs_V_19_fu_1369_p3 = {{r_V_64_fu_1363_p2}, {20'd0}};

assign rhs_V_1_fu_965_p3 = {{mul_ln728_1_reg_2668}, {10'd0}};

assign rhs_V_20_fu_1387_p3 = {{mul_ln728_15_reg_2818}, {20'd0}};

assign rhs_V_21_fu_1432_p3 = {{r_V_65_fu_1426_p2}, {20'd0}};

assign rhs_V_22_fu_1453_p3 = {{mul_ln728_16_fu_2253_p2}, {20'd0}};

assign rhs_V_23_fu_901_p3 = {{mul_ln728_17_fu_2185_p2}, {10'd0}};

assign rhs_V_24_fu_1486_p3 = {{mul_ln728_18_reg_2828}, {10'd0}};

assign rhs_V_25_fu_1502_p3 = {{mul_ln728_19_reg_2833}, {20'd0}};

assign rhs_V_26_fu_1545_p3 = {{mul_ln728_20_reg_2848}, {20'd0}};

assign rhs_V_27_fu_1579_p3 = {{r_V_66_fu_1573_p2}, {30'd0}};

assign rhs_V_28_fu_1640_p3 = {{r_V_67_fu_1634_p2}, {30'd0}};

assign rhs_V_2_fu_981_p3 = {{r_V_61_reg_2507_pp0_iter3_reg}, {20'd0}};

assign rhs_V_3_fu_998_p3 = {{mul_ln728_2_reg_2673}, {20'd0}};

assign rhs_V_4_fu_1025_p3 = {{mul_ln728_3_reg_2693}, {10'd0}};

assign rhs_V_5_fu_1674_p3 = {{mul_ln728_4_reg_2868}, {20'd0}};

assign rhs_V_6_fu_1702_p3 = {{mul_ln728_5_fu_2260_p2}, {20'd0}};

assign rhs_V_7_fu_517_p3 = {{r_V_62_fu_511_p2}, {10'd0}};

assign rhs_V_8_fu_1760_p3 = {{r_V_63_fu_1754_p2}, {30'd0}};

assign rhs_V_9_fu_1180_p3 = {{p_Val2_6_reg_2326_pp0_iter3_reg}, {30'd0}};

assign rhs_V_fu_668_p3 = {{mul_ln728_fu_2072_p2}, {10'd0}};

assign sext_ln1118_11_fu_425_p1 = $signed(shl_ln1118_2_fu_418_p3);

assign sext_ln1118_19_fu_328_p1 = p_Val2_6_reg_2326;

assign sext_ln1118_1_fu_267_p1 = trunc_ln1117_fu_263_p1;

assign sext_ln1118_20_fu_331_p1 = p_Val2_6_reg_2326;

assign sext_ln1118_21_fu_334_p1 = p_Val2_6_reg_2326;

assign sext_ln1118_22_fu_337_p1 = tmp_1_reg_2290;

assign sext_ln1118_24_fu_340_p1 = tmp_1_reg_2290;

assign sext_ln1118_31_fu_496_p1 = $signed(shl_ln1118_6_fu_489_p3);

assign sext_ln1118_32_fu_507_p1 = $signed(shl_ln1118_7_fu_500_p3);

assign sext_ln1118_33_fu_349_p1 = p_Val2_6_reg_2326;

assign sext_ln1118_36_fu_352_p1 = p_Val2_6_reg_2326;

assign sext_ln1118_37_fu_735_p1 = $signed(r_V_19_reg_2552);

assign sext_ln1118_3_fu_378_p1 = trunc_ln1117_reg_2273_pp0_iter1_reg;

assign sext_ln1118_41_fu_780_p1 = r_V_26_reg_2572;

assign sext_ln1118_42_fu_1739_p1 = $signed(shl_ln1118_8_fu_1732_p3);

assign sext_ln1118_43_fu_1750_p1 = $signed(shl_ln1118_9_fu_1743_p3);

assign sext_ln1118_45_fu_556_p1 = tmp_5_reg_2361_pp0_iter1_reg;

assign sext_ln1118_51_fu_1241_p1 = $signed(shl_ln1118_s_fu_1234_p3);

assign sext_ln1118_58_fu_874_p1 = r_V_39_reg_2470_pp0_iter2_reg;

assign sext_ln1118_59_fu_880_p1 = tmp_5_reg_2361_pp0_iter2_reg;

assign sext_ln1118_60_fu_1356_p1 = $signed(shl_ln1118_12_fu_1349_p3);

assign sext_ln1118_61_fu_1360_p1 = shl_ln1118_13_reg_2476_pp0_iter3_reg;

assign sext_ln1118_63_fu_1411_p1 = $signed(shl_ln1118_14_fu_1404_p3);

assign sext_ln1118_64_fu_1422_p1 = $signed(shl_ln1118_15_fu_1415_p3);

assign sext_ln1118_68_fu_889_p1 = tmp_5_reg_2361_pp0_iter2_reg;

assign sext_ln1118_73_fu_1569_p1 = $signed(shl_ln1118_18_fu_1562_p3);

assign sext_ln1118_75_fu_1630_p1 = $signed(shl_ln1118_19_fu_1623_p3);

assign sext_ln1118_8_fu_409_p1 = tmp_1_reg_2290_pp0_iter1_reg;

assign sext_ln1118_9_fu_412_p1 = tmp_1_reg_2290_pp0_iter1_reg;

assign sext_ln1192_13_fu_1069_p1 = $signed(lhs_V_fu_1062_p3);

assign sext_ln1192_16_fu_768_p1 = tmp_4_reg_2352_pp0_iter2_reg;

assign sext_ln1192_19_fu_801_p1 = tmp_5_reg_2361_pp0_iter2_reg;

assign sext_ln1192_1_fu_635_p1 = tmp_1_reg_2290_pp0_iter2_reg;

assign sext_ln1192_22_fu_822_p1 = tmp_5_reg_2361_pp0_iter2_reg;

assign sext_ln1192_24_fu_1263_p1 = $signed(rhs_V_12_fu_1256_p3);

assign sext_ln1192_26_fu_590_p1 = $signed(rhs_V_13_fu_583_p3);

assign sext_ln1192_28_fu_1280_p1 = $signed(rhs_V_14_fu_1273_p3);

assign sext_ln1192_29_fu_1309_p1 = $signed(rhs_V_16_fu_1302_p3);

assign sext_ln1192_30_fu_1339_p1 = $signed(rhs_V_18_fu_1332_p3);

assign sext_ln1192_31_fu_1377_p1 = $signed(rhs_V_19_fu_1369_p3);

assign sext_ln1192_32_fu_1394_p1 = $signed(rhs_V_20_fu_1387_p3);

assign sext_ln1192_33_fu_1440_p1 = $signed(rhs_V_21_fu_1432_p3);

assign sext_ln1192_34_fu_1460_p1 = $signed(rhs_V_22_fu_1453_p3);

assign sext_ln1192_35_fu_1493_p1 = $signed(rhs_V_24_fu_1486_p3);

assign sext_ln1192_36_fu_1509_p1 = $signed(rhs_V_25_fu_1502_p3);

assign sext_ln1192_39_fu_1552_p1 = $signed(rhs_V_26_fu_1545_p3);

assign sext_ln1192_40_fu_1587_p1 = $signed(rhs_V_27_fu_1579_p3);

assign sext_ln1192_42_fu_1648_p1 = $signed(rhs_V_28_fu_1640_p3);

assign sext_ln1192_4_fu_644_p1 = tmp_2_reg_2314_pp0_iter2_reg;

assign sext_ln1192_5_fu_972_p1 = $signed(rhs_V_1_fu_965_p3);

assign sext_ln1192_6_fu_988_p1 = $signed(rhs_V_2_fu_981_p3);

assign sext_ln1192_7_fu_1005_p1 = $signed(rhs_V_3_fu_998_p3);

assign sext_ln1192_fu_632_p1 = tmp_1_reg_2290_pp0_iter2_reg;

assign sext_ln728_12_fu_908_p1 = $signed(rhs_V_23_fu_901_p3);

assign sext_ln728_1_fu_693_p1 = tmp_1_reg_2290_pp0_iter2_reg;

assign sext_ln728_5_fu_798_p1 = tmp_4_reg_2352_pp0_iter2_reg;

assign sext_ln728_fu_681_p1 = tmp_2_reg_2314_pp0_iter2_reg;

assign shl_ln1118_10_fu_839_p3 = {{p_Val2_6_reg_2326_pp0_iter2_reg}, {8'd0}};

assign shl_ln1118_11_fu_850_p3 = {{p_Val2_6_reg_2326_pp0_iter2_reg}, {4'd0}};

assign shl_ln1118_12_fu_1349_p3 = {{tmp_1_reg_2290_pp0_iter3_reg}, {8'd0}};

assign shl_ln1118_13_fu_364_p3 = {{tmp_1_reg_2290}, {3'd0}};

assign shl_ln1118_14_fu_1404_p3 = {{tmp_5_reg_2361_pp0_iter3_reg}, {8'd0}};

assign shl_ln1118_15_fu_1415_p3 = {{tmp_5_reg_2361_pp0_iter3_reg}, {3'd0}};

assign shl_ln1118_16_fu_603_p3 = {{p_Val2_6_reg_2326_pp0_iter1_reg}, {3'd0}};

assign shl_ln1118_17_fu_942_p3 = {{tmp_1_reg_2290_pp0_iter2_reg}, {2'd0}};

assign shl_ln1118_18_fu_1562_p3 = {{tmp_1_reg_2290_pp0_iter3_reg}, {5'd0}};

assign shl_ln1118_19_fu_1623_p3 = {{tmp_5_reg_2361_pp0_iter3_reg}, {2'd0}};

assign shl_ln1118_1_fu_392_p3 = {{trunc_ln1117_reg_2273_pp0_iter1_reg}, {1'd0}};

assign shl_ln1118_2_fu_418_p3 = {{trunc_ln1117_reg_2273_pp0_iter1_reg}, {3'd0}};

assign shl_ln1118_3_fu_445_p3 = {{tmp_1_reg_2290_pp0_iter1_reg}, {4'd0}};

assign shl_ln1118_4_fu_456_p3 = {{tmp_1_reg_2290_pp0_iter1_reg}, {1'd0}};

assign shl_ln1118_5_fu_1245_p3 = {{tmp_5_reg_2361_pp0_iter3_reg}, {1'd0}};

assign shl_ln1118_6_fu_489_p3 = {{trunc_ln1117_reg_2273_pp0_iter1_reg}, {5'd0}};

assign shl_ln1118_7_fu_500_p3 = {{trunc_ln1117_reg_2273_pp0_iter1_reg}, {2'd0}};

assign shl_ln1118_8_fu_1732_p3 = {{p_Val2_6_reg_2326_pp0_iter4_reg}, {9'd0}};

assign shl_ln1118_9_fu_1743_p3 = {{p_Val2_6_reg_2326_pp0_iter4_reg}, {7'd0}};

assign shl_ln1118_s_fu_1234_p3 = {{tmp_5_reg_2361_pp0_iter3_reg}, {5'd0}};

assign shl_ln1192_10_fu_861_p3 = {{grp_fu_2143_p3}, {10'd0}};

assign shl_ln1192_11_fu_1519_p3 = {{add_ln1192_25_fu_1513_p2}, {10'd0}};

assign shl_ln1192_12_fu_1532_p3 = {{mul_ln1192_23_reg_2843}, {10'd0}};

assign shl_ln1192_13_fu_1597_p3 = {{mul_ln1192_24_reg_2853}, {10'd0}};

assign shl_ln1192_14_fu_1610_p3 = {{mul_ln1192_25_reg_2858}, {20'd0}};

assign shl_ln1192_1_fu_1689_p3 = {{mul_ln1192_6_reg_2873}, {10'd0}};

assign shl_ln1192_2_fu_1083_p3 = {{mul_ln1192_9_reg_2723}, {10'd0}};

assign shl_ln1192_3_fu_1096_p3 = {{mul_ln1192_10_reg_2728}, {10'd0}};

assign shl_ln1192_4_fu_1109_p3 = {{mul_ln1192_11_reg_2733}, {20'd0}};

assign shl_ln1192_5_fu_1122_p3 = {{mul_ln1192_12_reg_2738}, {10'd0}};

assign shl_ln1192_6_fu_1135_p3 = {{mul_ln1192_13_reg_2743}, {10'd0}};

assign shl_ln1192_7_fu_1151_p3 = {{mul_ln1192_14_fu_2232_p2}, {20'd0}};

assign shl_ln1192_8_fu_1167_p3 = {{mul_ln1192_15_reg_2753}, {20'd0}};

assign shl_ln1192_9_fu_1221_p3 = {{mul_ln1192_17_fu_2238_p2}, {10'd0}};

assign shl_ln1192_s_fu_1790_p3 = {{mul_ln1192_18_fu_2267_p2}, {20'd0}};

assign shl_ln1_fu_1046_p3 = {{mul_ln1192_5_fu_2216_p2}, {10'd0}};

assign shl_ln_fu_381_p3 = {{trunc_ln1117_reg_2273_pp0_iter1_reg}, {4'd0}};

assign sub_ln1192_10_fu_1174_p2 = (add_ln1192_12_fu_1158_p2 - shl_ln1192_8_fu_1167_p3);

assign sub_ln1192_11_fu_1768_p2 = (sub_ln1192_10_reg_2878 - rhs_V_8_fu_1760_p3);

assign sub_ln1192_12_fu_1187_p2 = (mul_ln1192_16_reg_2763 - rhs_V_9_fu_1180_p3);

assign sub_ln1192_13_fu_1199_p2 = (sub_ln1192_12_fu_1187_p2 - rhs_V_10_fu_1192_p3);

assign sub_ln1192_14_fu_1228_p2 = (add_ln1192_14_fu_1212_p2 - shl_ln1192_9_fu_1221_p3);

assign sub_ln1192_15_fu_1267_p2 = ($signed(sub_ln1192_14_fu_1228_p2) - $signed(sext_ln1192_24_fu_1263_p1));

assign sub_ln1192_16_fu_868_p2 = (add_ln1192_18_fu_834_p2 - shl_ln1192_10_fu_861_p3);

assign sub_ln1192_17_fu_1296_p2 = (add_ln1192_19_fu_1284_p2 - rhs_V_15_fu_1289_p3);

assign sub_ln1192_18_fu_1381_p2 = ($signed(add_ln1192_22_fu_1343_p2) - $signed(sext_ln1192_31_fu_1377_p1));

assign sub_ln1192_19_fu_1444_p2 = ($signed(add_ln1192_23_fu_1398_p2) - $signed(sext_ln1192_33_fu_1440_p1));

assign sub_ln1192_1_fu_675_p2 = (sub_ln1192_fu_659_p2 - rhs_V_fu_668_p3);

assign sub_ln1192_20_fu_1464_p2 = ($signed(sub_ln1192_19_fu_1444_p2) - $signed(sext_ln1192_34_fu_1460_p1));

assign sub_ln1192_21_fu_1497_p2 = ($signed(ret_V_5_reg_2823) - $signed(sext_ln1192_35_fu_1493_p1));

assign sub_ln1192_22_fu_1527_p2 = (shl_ln1192_11_fu_1519_p3 - mul_ln1192_22_reg_2838);

assign sub_ln1192_23_fu_1591_p2 = ($signed(add_ln1192_27_fu_1556_p2) - $signed(sext_ln1192_40_fu_1587_p1));

assign sub_ln1192_24_fu_1617_p2 = (add_ln1192_28_fu_1604_p2 - shl_ln1192_14_fu_1610_p3);

assign sub_ln1192_25_fu_1652_p2 = ($signed(sub_ln1192_24_fu_1617_p2) - $signed(sext_ln1192_42_fu_1648_p1));

assign sub_ln1192_2_fu_992_p2 = ($signed(add_ln1192_fu_976_p2) - $signed(sext_ln1192_6_fu_988_p1));

assign sub_ln1192_3_fu_1015_p2 = (add_ln1192_1_fu_1009_p2 - mul_ln1192_2_reg_2683);

assign sub_ln1192_4_fu_1038_p2 = (add_ln1192_3_fu_1032_p2 - mul_ln1192_4_reg_2698);

assign sub_ln1192_5_fu_1053_p2 = (sub_ln1192_4_fu_1038_p2 - shl_ln1_fu_1046_p3);

assign sub_ln1192_6_fu_1709_p2 = (add_ln1192_5_fu_1696_p2 - rhs_V_6_fu_1702_p3);

assign sub_ln1192_7_fu_1078_p2 = (add_ln1192_8_fu_1073_p2 - mul_ln1192_8_reg_2718);

assign sub_ln1192_8_fu_1090_p2 = (sub_ln1192_7_fu_1078_p2 - shl_ln1192_2_fu_1083_p3);

assign sub_ln1192_9_fu_1129_p2 = (add_ln1192_10_fu_1116_p2 - shl_ln1192_5_fu_1122_p3);

assign sub_ln1192_fu_659_p2 = (mul_ln1192_1_fu_653_p2 - mul_ln1192_fu_647_p2);

assign trunc_ln1117_fu_263_p1 = x_V_in_sig[13:0];

assign y_0_V = {{ret_V_fu_1715_p2[43:30]}};

assign y_1_V = {{ret_V_2_fu_1773_p2[53:40]}};

assign y_2_V = {{ret_V_3_fu_1802_p2[43:30]}};

assign y_3_V = trunc_ln708_3_reg_2888;

assign y_4_V = trunc_ln708_4_reg_2893;

always @ (posedge ap_clk) begin
    shl_ln1118_13_reg_2476[2:0] <= 3'b000;
    shl_ln1118_13_reg_2476_pp0_iter2_reg[2:0] <= 3'b000;
    shl_ln1118_13_reg_2476_pp0_iter3_reg[2:0] <= 3'b000;
end

endmodule //myproject
