<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01//EN" "http://www.w3.org/TR/html4/strict.dtd">
<HTML><HEAD>
<TITLE>Non-Global High Fan-Out Signals</TITLE>

<link rel="stylesheet" type="text/css" href="css/reset.css">
<link rel="stylesheet" type="text/css" href="css/base.css">
<link rel="stylesheet" type="text/css" href="css/jquery-ui.css">
<link rel="stylesheet" type="text/css" href="css/jquery.layout-latest.css">
<link rel="stylesheet" type="text/css" href="css/override.css">

<script type="text/javascript" src="js/jquery.min.js"></script>
<script type="text/javascript" src="js/jquery-ui.min.js"></script>
<script type="text/javascript" src="js/jquery.layout-latest.js"></script>


</HEAD>

<BODY>
<TABLE>
<thead><TR  bgcolor="#BFBFBF">
<TH>Name</TH>
<TH>Fan-Out</TH>
</TR>
</thead><tbody><TR >
<TD >SCSI_SM:u_SCSI_SM|CRESET_</TD>
<TD >53</TD>
</TR>
</tbody><tbody><TR >
<TD >SCSI_SM:u_SCSI_SM|S2F_o</TD>
<TD >40</TD>
</TR>
</tbody><tbody><TR >
<TD >PLL:u_PLL|atpll:APLL_inst|altpll:altpll_component|_locked</TD>
<TD >38</TD>
</TR>
</tbody><tbody><TR >
<TD >SCSI_SM:u_SCSI_SM|S2CPU_o</TD>
<TD >37</TD>
</TR>
</tbody><tbody><TR >
<TD >CPU_SM:u_CPU_SM|STATE[1]</TD>
<TD >35</TD>
</TR>
</tbody><tbody><TR >
<TD >CPU_SM:u_CPU_SM|PAS</TD>
<TD >33</TD>
</TR>
</tbody><tbody><TR >
<TD >datapath:u_datapath|DATA_OE_</TD>
<TD >33</TD>
</TR>
</tbody><tbody><TR >
<TD >CPU_SM:u_CPU_SM|STATE[3]</TD>
<TD >31</TD>
</TR>
</tbody><tbody><TR >
<TD >CPU_SM:u_CPU_SM|STATE[4]</TD>
<TD >30</TD>
</TR>
</tbody><tbody><TR >
<TD >CPU_SM:u_CPU_SM|STATE[2]</TD>
<TD >28</TD>
</TR>
</tbody><tbody><TR >
<TD >fifo:int_fifo|fifo_byte_ptr:u_byte_ptr|BO1</TD>
<TD >27</TD>
</TR>
</tbody><tbody><TR >
<TD >CPU_SM:u_CPU_SM|STATE[0]</TD>
<TD >27</TD>
</TR>
</tbody><tbody><TR >
<TD >_STERM</TD>
<TD >25</TD>
</TR>
</tbody><tbody><TR >
<TD >CPU_SM:u_CPU_SM|DIEH</TD>
<TD >24</TD>
</TR>
</tbody><tbody><TR >
<TD >fifo:int_fifo|fifo_byte_ptr:u_byte_ptr|BO0</TD>
<TD >20</TD>
</TR>
</tbody><tbody><TR >
<TD >R_W_IO~0</TD>
<TD >17</TD>
</TR>
</tbody><tbody><TR >
<TD >DS_O_</TD>
<TD >17</TD>
</TR>
</tbody><tbody><TR >
<TD >PDATA_OE_~0</TD>
<TD >17</TD>
</TR>
</tbody><tbody><TR >
<TD >datapath:u_datapath|bDIEL</TD>
<TD >16</TD>
</TR>
</tbody><tbody><TR >
<TD >CPU_SM:u_CPU_SM|BRIDGEOUT</TD>
<TD >16</TD>
</TR>
</tbody><tbody><TR >
<TD >CPU_SM:u_CPU_SM|F2CPUH</TD>
<TD >16</TD>
</TR>
</tbody><tbody><TR >
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|FIFOEMPTY</TD>
<TD >14</TD>
</TR>
</tbody><tbody><TR >
<TD >registers:u_registers|registers_cntr:u_registers_cntr|CNTR_O[1]</TD>
<TD >14</TD>
</TR>
</tbody><tbody><TR >
<TD >CPU_SM:u_CPU_SM|F2CPUL</TD>
<TD >13</TD>
</TR>
</tbody><tbody><TR >
<TD >_AS_IO~0</TD>
<TD >12</TD>
</TR>
</tbody><tbody><TR >
<TD >ADDR[3]</TD>
<TD >11</TD>
</TR>
</tbody><tbody><TR >
<TD >SCSI_SM:u_SCSI_SM|nLS2CPU</TD>
<TD >11</TD>
</TR>
</tbody><tbody><TR >
<TD >CPU_SM:u_CPU_SM|INCFIFO</TD>
<TD >11</TD>
</TR>
</tbody><tbody><TR >
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|FIFOFULL</TD>
<TD >11</TD>
</TR>
</tbody><tbody><TR >
<TD >CPU_SM:u_CPU_SM|CPU_SM_inputs:u_CPU_SM_inputs|E[51]~5</TD>
<TD >11</TD>
</TR>
</tbody><tbody><TR >
<TD >CPU_SM:u_CPU_SM|BGACK</TD>
<TD >11</TD>
</TR>
</tbody><tbody><TR >
<TD >SCSI_SM:u_SCSI_SM|CPU2S_o</TD>
<TD >10</TD>
</TR>
</tbody><tbody><TR >
<TD >CPU_SM:u_CPU_SM|DECFIFO</TD>
<TD >10</TD>
</TR>
</tbody><tbody><TR >
<TD >CPU_SM:u_CPU_SM|BRIDGEIN</TD>
<TD >9</TD>
</TR>
</tbody><tbody><TR >
<TD >CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|Equal2~2</TD>
<TD >9</TD>
</TR>
</tbody><tbody><TR >
<TD >CPU_SM:u_CPU_SM|nDSACK</TD>
<TD >9</TD>
</TR>
</tbody><tbody><TR >
<TD >ADDR[4]</TD>
<TD >8</TD>
</TR>
</tbody><tbody><TR >
<TD >ADDR[2]</TD>
<TD >8</TD>
</TR>
</tbody><tbody><TR >
<TD >_BERR</TD>
<TD >8</TD>
</TR>
</tbody><tbody><TR >
<TD >datapath:u_datapath|datapath_input:u_datapath_input|CPU_OD[7]~1</TD>
<TD >8</TD>
</TR>
</tbody><tbody><TR >
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP~1</TD>
<TD >8</TD>
</TR>
</tbody><tbody><TR >
<TD >SCSI_SM:u_SCSI_SM|F2S_o</TD>
<TD >8</TD>
</TR>
</tbody><tbody><TR >
<TD >registers:u_registers|addr_decoder:u_addr_decoder|h_0C~0</TD>
<TD >8</TD>
</TR>
</tbody><tbody><TR >
<TD >CPU_SM:u_CPU_SM|cpudff5:u_cpudff5|cpudff5_d~0</TD>
<TD >8</TD>
</TR>
</tbody><tbody><TR >
<TD >CPU_SM:u_CPU_SM|DSACK_LATCHED_[1]</TD>
<TD >8</TD>
</TR>
</tbody><tbody><TR >
<TD >CPU_SM:u_CPU_SM|DSACK_LATCHED_[0]</TD>
<TD >8</TD>
</TR>
</tbody><tbody><TR >
<TD >fifo:int_fifo|fifo_3bit_cntr:u_next_out_cntr|COUNT[0]</TD>
<TD >7</TD>
</TR>
</tbody><tbody><TR >
<TD >fifo:int_fifo|fifo_3bit_cntr:u_next_in_cntr|COUNT[0]</TD>
<TD >7</TD>
</TR>
</tbody><tbody><TR >
<TD >CPU_SM:u_CPU_SM|CPU_SM_inputs:u_CPU_SM_inputs|E[43]~15</TD>
<TD >7</TD>
</TR>
</tbody><tbody><TR >
<TD >CPU_SM:u_CPU_SM|CPU_SM_inputs:u_CPU_SM_inputs|E[50]~9</TD>
<TD >7</TD>
</TR>
</tbody><tbody><TR >
<TD >CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|Equal2~3</TD>
<TD >7</TD>
</TR>
</tbody><tbody><TR >
<TD >_DSACK_IO[0]~0</TD>
<TD >6</TD>
</TR>
</tbody><tbody><TR >
<TD >fifo:int_fifo|fifo_3bit_cntr:u_next_out_cntr|COUNT[1]</TD>
<TD >6</TD>
</TR>
</tbody><tbody><TR >
<TD >fifo:int_fifo|fifo_3bit_cntr:u_next_in_cntr|COUNT[1]</TD>
<TD >6</TD>
</TR>
</tbody><tbody><TR >
<TD >datapath:u_datapath|datapath_output:u_datapath_output|DATA[3]~2</TD>
<TD >6</TD>
</TR>
</tbody><tbody><TR >
<TD >datapath:u_datapath|datapath_output:u_datapath_output|DATA[0]~1</TD>
<TD >6</TD>
</TR>
</tbody><tbody><TR >
<TD >registers:u_registers|addr_decoder:u_addr_decoder|ISTR_RD_~0</TD>
<TD >6</TD>
</TR>
</tbody><tbody><TR >
<TD >SCSI_SM:u_SCSI_SM|CCPUREQ</TD>
<TD >6</TD>
</TR>
</tbody><tbody><TR >
<TD >CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|Equal2~10</TD>
<TD >6</TD>
</TR>
</tbody><tbody><TR >
<TD >CPU_SM:u_CPU_SM|CPU_SM_inputs:u_CPU_SM_inputs|nE~0</TD>
<TD >6</TD>
</TR>
</tbody><tbody><TR >
<TD >datapath:u_datapath|datapath_scsi:u_datapath_scsi|datapath_24dec:u_datapath_24dec|Z2~0</TD>
<TD >6</TD>
</TR>
</tbody><tbody><TR >
<TD >CPU_SM:u_CPU_SM|CPU_SM_inputs:u_CPU_SM_inputs|E[46]~6</TD>
<TD >6</TD>
</TR>
</tbody><tbody><TR >
<TD >CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|Equal2~5</TD>
<TD >6</TD>
</TR>
</tbody><tbody><TR >
<TD >DSK0_IN_~0</TD>
<TD >6</TD>
</TR>
</tbody><tbody><TR >
<TD >CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|Equal2~1</TD>
<TD >6</TD>
</TR>
</tbody><tbody><TR >
<TD >ADDR[6]</TD>
<TD >5</TD>
</TR>
</tbody><tbody><TR >
<TD >_CS</TD>
<TD >5</TD>
</TR>
</tbody><tbody><TR >
<TD >PD_PORT[7]~7</TD>
<TD >5</TD>
</TR>
</tbody><tbody><TR >
<TD >PD_PORT[6]~6</TD>
<TD >5</TD>
</TR>
</tbody><tbody><TR >
<TD >PD_PORT[5]~5</TD>
<TD >5</TD>
</TR>
</tbody><tbody><TR >
<TD >PD_PORT[4]~4</TD>
<TD >5</TD>
</TR>
</tbody><tbody><TR >
<TD >PD_PORT[3]~3</TD>
<TD >5</TD>
</TR>
</tbody><tbody><TR >
<TD >PD_PORT[2]~2</TD>
<TD >5</TD>
</TR>
</tbody><tbody><TR >
<TD >PD_PORT[1]~1</TD>
<TD >5</TD>
</TR>
</tbody><tbody><TR >
<TD >PD_PORT[0]~0</TD>
<TD >5</TD>
</TR>
</tbody><tbody><TR >
<TD >fifo:int_fifo|fifo_3bit_cntr:u_next_out_cntr|COUNT[2]</TD>
<TD >5</TD>
</TR>
</tbody><tbody><TR >
<TD >fifo:int_fifo|fifo_3bit_cntr:u_next_in_cntr|COUNT[2]</TD>
<TD >5</TD>
</TR>
</tbody><tbody><TR >
<TD >SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|state_reg.s12</TD>
<TD >5</TD>
</TR>
</tbody><tbody><TR >
<TD >SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|state_reg.s1</TD>
<TD >5</TD>
</TR>
</tbody><tbody><TR >
<TD >DSK1_IN_</TD>
<TD >5</TD>
</TR>
</tbody><tbody><TR >
<TD >CPU_SM:u_CPU_SM|CPU_SM_inputs:u_CPU_SM_inputs|E[57]~20</TD>
<TD >5</TD>
</TR>
</tbody><tbody><TR >
<TD >CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|PLHW_d~0</TD>
<TD >5</TD>
</TR>
</tbody><tbody><TR >
<TD >SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|state_reg.s0</TD>
<TD >5</TD>
</TR>
</tbody><tbody><TR >
<TD >CPU_SM:u_CPU_SM|LASTWORD~0</TD>
<TD >5</TD>
</TR>
</tbody><tbody><TR >
<TD >registers:u_registers|FLUSHFIFO</TD>
<TD >5</TD>
</TR>
</tbody><tbody><TR >
<TD >CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|Equal2~7</TD>
<TD >5</TD>
</TR>
</tbody><tbody><TR >
<TD >CPU_SM:u_CPU_SM|CPU_SM_inputs:u_CPU_SM_inputs|E[50]~11</TD>
<TD >5</TD>
</TR>
</tbody><tbody><TR >
<TD >CPU_SM:u_CPU_SM|CPU_SM_inputs:u_CPU_SM_inputs|E[61]~8</TD>
<TD >5</TD>
</TR>
</tbody><tbody><TR >
<TD >CPU_SM:u_CPU_SM|CPU_SM_inputs:u_CPU_SM_inputs|E[62]~7</TD>
<TD >5</TD>
</TR>
</tbody><tbody><TR >
<TD >ADDR[5]</TD>
<TD >4</TD>
</TR>
</tbody><tbody><TR >
<TD >DATA_IO[25]~25</TD>
<TD >4</TD>
</TR>
</tbody><tbody><TR >
<TD >CPU_SM:u_CPU_SM|CPU_SM_inputs:u_CPU_SM_inputs|E[55]~27</TD>
<TD >4</TD>
</TR>
</tbody><tbody><TR >
<TD >registers:u_registers|registers_istr:u_registers_istr|INT_F~0</TD>
<TD >4</TD>
</TR>
</tbody><tbody><TR >
<TD >registers:u_registers|registers_term:u_registers_term|TERM_COUNTER[0]</TD>
<TD >4</TD>
</TR>
</tbody><tbody><TR >
<TD >registers:u_registers|addr_decoder:u_addr_decoder|CONTR_RD_~0</TD>
<TD >4</TD>
</TR>
</tbody><tbody><TR >
<TD >registers:u_registers|registers_cntr:u_registers_cntr|CNTR_O[8]</TD>
<TD >4</TD>
</TR>
</tbody><tbody><TR >
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|DOWN[0]</TD>
<TD >4</TD>
</TR>
</tbody><tbody><TR >
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|DOWN[1]</TD>
<TD >4</TD>
</TR>
</tbody><tbody><TR >
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|DOWN[2]</TD>
<TD >4</TD>
</TR>
</tbody><tbody><TR >
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|DOWN[3]</TD>
<TD >4</TD>
</TR>
</tbody><tbody><TR >
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|DOWN[4]</TD>
<TD >4</TD>
</TR>
</tbody><tbody><TR >
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|DOWN[5]</TD>
<TD >4</TD>
</TR>
</tbody><tbody><TR >
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP[1]</TD>
<TD >4</TD>
</TR>
</tbody><tbody><TR >
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP[2]</TD>
<TD >4</TD>
</TR>
</tbody><tbody><TR >
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP[3]</TD>
<TD >4</TD>
</TR>
</tbody><tbody><TR >
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP[4]</TD>
<TD >4</TD>
</TR>
</tbody><tbody><TR >
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP[5]</TD>
<TD >4</TD>
</TR>
</tbody><tbody><TR >
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP[6]</TD>
<TD >4</TD>
</TR>
</tbody><tbody><TR >
<TD >registers:u_registers|addr_decoder:u_addr_decoder|h_0C</TD>
<TD >4</TD>
</TR>
</tbody><tbody><TR >
<TD >CPU_SM:u_CPU_SM|CPU_SM_inputs:u_CPU_SM_inputs|nE~2</TD>
<TD >4</TD>
</TR>
</tbody><tbody><TR >
<TD >CPU_SM:u_CPU_SM|cpudff2:u_cpudff2|p2c~0</TD>
<TD >4</TD>
</TR>
</tbody><tbody><TR >
<TD >CPU_SM:u_CPU_SM|CPU_SM_inputs:u_CPU_SM_inputs|E[12]~14</TD>
<TD >4</TD>
</TR>
</tbody><tbody><TR >
<TD >CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|INCFIFO_d~0</TD>
<TD >4</TD>
</TR>
</tbody><tbody><TR >
<TD >SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|state_reg.s26</TD>
<TD >4</TD>
</TR>
</tbody><tbody><TR >
<TD >SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|state_reg.s17</TD>
<TD >4</TD>
</TR>
</tbody><tbody><TR >
<TD >SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|state_reg.s8</TD>
<TD >4</TD>
</TR>
</tbody><tbody><TR >
<TD >SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|state_reg.s6</TD>
<TD >4</TD>
</TR>
</tbody><tbody><TR >
<TD >SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|state_reg.s24</TD>
<TD >4</TD>
</TR>
</tbody><tbody><TR >
<TD >CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|Equal2~8</TD>
<TD >4</TD>
</TR>
</tbody><tbody><TR >
<TD >CPU_SM:u_CPU_SM|CPU_SM_inputs:u_CPU_SM_inputs|E[56]~10</TD>
<TD >4</TD>
</TR>
</tbody><tbody><TR >
<TD >CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|Equal2~4</TD>
<TD >4</TD>
</TR>
</tbody><tbody><TR >
<TD >CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|Equal2~0</TD>
<TD >4</TD>
</TR>
</tbody><tbody><TR >
<TD >CPU_SM:u_CPU_SM|nCYCLEDONE</TD>
<TD >4</TD>
</TR>
</tbody><tbody><TR >
<TD >CPU_SM:u_CPU_SM|BGRANT_</TD>
<TD >4</TD>
</TR>
</tbody><tbody><TR >
<TD >registers:u_registers|registers_cntr:u_registers_cntr|CNTR_O[8]~0</TD>
<TD >4</TD>
</TR>
</tbody><tbody><TR >
<TD >registers:u_registers|registers_cntr:u_registers_cntr|CNTR_O[4]</TD>
<TD >4</TD>
</TR>
</tbody><tbody><TR >
<TD >SCSI_SM:u_SCSI_SM|DACK_o</TD>
<TD >4</TD>
</TR>
</tbody><tbody><TR >
<TD >DATA_IO[23]~23</TD>
<TD >3</TD>
</TR>
</tbody><tbody><TR >
<TD >DATA_IO[22]~22</TD>
<TD >3</TD>
</TR>
</tbody><tbody><TR >
<TD >DATA_IO[21]~21</TD>
<TD >3</TD>
</TR>
</tbody><tbody><TR >
<TD >DATA_IO[20]~20</TD>
<TD >3</TD>
</TR>
</tbody><tbody><TR >
<TD >DATA_IO[19]~19</TD>
<TD >3</TD>
</TR>
</tbody><tbody><TR >
<TD >DATA_IO[18]~18</TD>
<TD >3</TD>
</TR>
</tbody><tbody><TR >
<TD >DATA_IO[17]~17</TD>
<TD >3</TD>
</TR>
</tbody><tbody><TR >
<TD >DATA_IO[16]~16</TD>
<TD >3</TD>
</TR>
</tbody><tbody><TR >
<TD >DATA_IO[4]~4</TD>
<TD >3</TD>
</TR>
</tbody><tbody><TR >
<TD >DATA_IO[2]~2</TD>
<TD >3</TD>
</TR>
</tbody><tbody><TR >
<TD >DATA_IO[1]~1</TD>
<TD >3</TD>
</TR>
</tbody><tbody><TR >
<TD >_DSACK_IO[1]~1</TD>
<TD >3</TD>
</TR>
</tbody><tbody><TR >
<TD >SCSI_SM:u_SCSI_SM|INCNO_o</TD>
<TD >3</TD>
</TR>
</tbody><tbody><TR >
<TD >CPU_SM:u_CPU_SM|INCNO</TD>
<TD >3</TD>
</TR>
</tbody><tbody><TR >
<TD >SCSI_SM:u_SCSI_SM|INCNI_o</TD>
<TD >3</TD>
</TR>
</tbody><tbody><TR >
<TD >CPU_SM:u_CPU_SM|INCNI</TD>
<TD >3</TD>
</TR>
</tbody><tbody><TR >
<TD >registers:u_registers|registers_term:u_registers_term|CYCLE_ACTIVE~0</TD>
<TD >3</TD>
</TR>
</tbody><tbody><TR >
<TD >fifo:int_fifo|fifo_write_strobes:u_write_strobes|LLWS~0</TD>
<TD >3</TD>
</TR>
</tbody><tbody><TR >
<TD >CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|PLLW_d~1</TD>
<TD >3</TD>
</TR>
</tbody><tbody><TR >
<TD >CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|F2CPUH_d~0</TD>
<TD >3</TD>
</TR>
</tbody><tbody><TR >
<TD >registers:u_registers|registers_term:u_registers_term|TERM_COUNTER[1]</TD>
<TD >3</TD>
</TR>
</tbody><tbody><TR >
<TD >CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|FF~1</TD>
<TD >3</TD>
</TR>
</tbody><tbody><TR >
<TD >registers:u_registers|registers_istr:u_registers_istr|ISTR_O[5]</TD>
<TD >3</TD>
</TR>
</tbody><tbody><TR >
<TD >datapath:u_datapath|datapath_output:u_datapath_output|DATA[1]~4</TD>
<TD >3</TD>
</TR>
</tbody><tbody><TR >
<TD >datapath:u_datapath|datapath_output:u_datapath_output|DATA[0]~0</TD>
<TD >3</TD>
</TR>
</tbody><tbody><TR >
<TD >SCSI_SM:u_SCSI_SM|CDSACK_</TD>
<TD >3</TD>
</TR>
</tbody><tbody><TR >
<TD >SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|state_reg.s25</TD>
<TD >3</TD>
</TR>
</tbody><tbody><TR >
<TD >registers:u_registers|addr_decoder:u_addr_decoder|FLUSH_~0</TD>
<TD >3</TD>
</TR>
</tbody><tbody><TR >
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|DOWN[6]</TD>
<TD >3</TD>
</TR>
</tbody><tbody><TR >
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP[0]</TD>
<TD >3</TD>
</TR>
</tbody><tbody><TR >
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP[7]</TD>
<TD >3</TD>
</TR>
</tbody><tbody><TR >
<TD >CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|PAS_Y~0</TD>
<TD >3</TD>
</TR>
</tbody><tbody><TR >
<TD >CPU_SM:u_CPU_SM|cpudff3:u_cpudff3|cpudff3_d~0</TD>
<TD >3</TD>
</TR>
</tbody><tbody><TR >
<TD >CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|PLLW_Y~1</TD>
<TD >3</TD>
</TR>
</tbody><tbody><TR >
<TD >CPU_SM:u_CPU_SM|CPU_SM_inputs:u_CPU_SM_inputs|nE~1</TD>
<TD >3</TD>
</TR>
</tbody><tbody><TR >
<TD >CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|INCFIFO_d~1</TD>
<TD >3</TD>
</TR>
</tbody><tbody><TR >
<TD >CPU_SM:u_CPU_SM|CPU_SM_inputs:u_CPU_SM_inputs|E[35]~23</TD>
<TD >3</TD>
</TR>
</tbody><tbody><TR >
<TD >CPU_SM:u_CPU_SM|CPU_SM_inputs:u_CPU_SM_inputs|E[46]~21</TD>
<TD >3</TD>
</TR>
</tbody><tbody><TR >
<TD >CPU_SM:u_CPU_SM|cpudff1:u_cpudff1|p1c~0</TD>
<TD >3</TD>
</TR>
</tbody><tbody><TR >
<TD >CPU_SM:u_CPU_SM|CPU_SM_inputs:u_CPU_SM_inputs|E[37]~19</TD>
<TD >3</TD>
</TR>
</tbody><tbody><TR >
<TD >CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|PLLW_Y~0</TD>
<TD >3</TD>
</TR>
</tbody><tbody><TR >
<TD >CPU_SM:u_CPU_SM|LASTWORD</TD>
<TD >3</TD>
</TR>
</tbody><tbody><TR >
<TD >CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|Equal2~11</TD>
<TD >3</TD>
</TR>
</tbody><tbody><TR >
<TD >CPU_SM:u_CPU_SM|CPU_SM_inputs:u_CPU_SM_inputs|E[61]~16</TD>
<TD >3</TD>
</TR>
</tbody><tbody><TR >
<TD >registers:u_registers|A1</TD>
<TD >3</TD>
</TR>
</tbody><tbody><TR >
<TD >SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|Selector13~0</TD>
<TD >3</TD>
</TR>
</tbody><tbody><TR >
<TD >SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|state_reg.s19</TD>
<TD >3</TD>
</TR>
</tbody><tbody><TR >
<TD >registers:u_registers|addr_decoder:u_addr_decoder|CONTR_WR~0</TD>
<TD >3</TD>
</TR>
</tbody><tbody><TR >
<TD >SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|state_reg.s30</TD>
<TD >3</TD>
</TR>
</tbody><tbody><TR >
<TD >SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|state_reg.s10</TD>
<TD >3</TD>
</TR>
</tbody><tbody><TR >
<TD >SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|state_reg.s3</TD>
<TD >3</TD>
</TR>
</tbody><tbody><TR >
<TD >SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|state_reg.s28</TD>
<TD >3</TD>
</TR>
</tbody><tbody><TR >
<TD >SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|state_reg.s18</TD>
<TD >3</TD>
</TR>
</tbody><tbody><TR >
<TD >SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|state_reg.s2</TD>
<TD >3</TD>
</TR>
</tbody><tbody><TR >
<TD >SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|Selector0~2</TD>
<TD >3</TD>
</TR>
</tbody><tbody><TR >
<TD >SCSI_SM:u_SCSI_SM|RIFIFO_o</TD>
<TD >3</TD>
</TR>
</tbody><tbody><TR >
<TD >SCSI_SM:u_SCSI_SM|RDFIFO_o</TD>
<TD >3</TD>
</TR>
</tbody><tbody><TR >
<TD >SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|state_reg.s16</TD>
<TD >3</TD>
</TR>
</tbody><tbody><TR >
<TD >CPU_SM:u_CPU_SM|CPU_SM_inputs:u_CPU_SM_inputs|E[0]~13</TD>
<TD >3</TD>
</TR>
</tbody><tbody><TR >
<TD >CPU_SM:u_CPU_SM|DMAENA</TD>
<TD >3</TD>
</TR>
</tbody><tbody><TR >
<TD >CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|Equal2~9</TD>
<TD >3</TD>
</TR>
</tbody><tbody><TR >
<TD >CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|Equal2~6</TD>
<TD >3</TD>
</TR>
</tbody><tbody><TR >
<TD >CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|SIZE1_Y~0</TD>
<TD >3</TD>
</TR>
</tbody><tbody><TR >
<TD >registers:u_registers|registers_cntr:u_registers_cntr|CNTR_O[2]</TD>
<TD >3</TD>
</TR>
</tbody><tbody><TR >
<TD >SCSI_SM:u_SCSI_SM|RE_o</TD>
<TD >3</TD>
</TR>
</tbody><tbody><TR >
<TD >fifo:int_fifo|altsyncram:BUFFER[0][15]__3|altsyncram_4ig1:auto_generated|q_b[1]</TD>
<TD >3</TD>
</TR>
</tbody><tbody><TR >
<TD >fifo:int_fifo|altsyncram:BUFFER[0][15]__3|altsyncram_4ig1:auto_generated|q_b[2]</TD>
<TD >3</TD>
</TR>
</tbody><tbody><TR >
<TD >fifo:int_fifo|altsyncram:BUFFER[0][15]__3|altsyncram_4ig1:auto_generated|q_b[3]</TD>
<TD >3</TD>
</TR>
</tbody><tbody><TR >
<TD >fifo:int_fifo|altsyncram:BUFFER[0][15]__3|altsyncram_4ig1:auto_generated|q_b[4]</TD>
<TD >3</TD>
</TR>
</tbody><tbody><TR >
<TD >fifo:int_fifo|altsyncram:BUFFER[0][15]__3|altsyncram_4ig1:auto_generated|q_b[5]</TD>
<TD >3</TD>
</TR>
</tbody><tbody><TR >
<TD >fifo:int_fifo|altsyncram:BUFFER[0][15]__3|altsyncram_4ig1:auto_generated|q_b[6]</TD>
<TD >3</TD>
</TR>
</tbody><tbody><TR >
<TD >fifo:int_fifo|altsyncram:BUFFER[0][15]__3|altsyncram_4ig1:auto_generated|q_b[7]</TD>
<TD >3</TD>
</TR>
</tbody><tbody><TR >
<TD >fifo:int_fifo|altsyncram:BUFFER[0][15]__3|altsyncram_4ig1:auto_generated|q_b[0]</TD>
<TD >3</TD>
</TR>
</tbody><tbody><TR >
<TD >fifo:int_fifo|altsyncram:BUFFER[0][7]__4|altsyncram_4ig1:auto_generated|q_b[1]</TD>
<TD >3</TD>
</TR>
</tbody><tbody><TR >
<TD >fifo:int_fifo|altsyncram:BUFFER[0][7]__4|altsyncram_4ig1:auto_generated|q_b[2]</TD>
<TD >3</TD>
</TR>
</tbody><tbody><TR >
<TD >fifo:int_fifo|altsyncram:BUFFER[0][7]__4|altsyncram_4ig1:auto_generated|q_b[3]</TD>
<TD >3</TD>
</TR>
</tbody><tbody><TR >
<TD >fifo:int_fifo|altsyncram:BUFFER[0][7]__4|altsyncram_4ig1:auto_generated|q_b[4]</TD>
<TD >3</TD>
</TR>
</tbody><tbody><TR >
<TD >fifo:int_fifo|altsyncram:BUFFER[0][7]__4|altsyncram_4ig1:auto_generated|q_b[5]</TD>
<TD >3</TD>
</TR>
</tbody><tbody><TR >
<TD >fifo:int_fifo|altsyncram:BUFFER[0][7]__4|altsyncram_4ig1:auto_generated|q_b[6]</TD>
<TD >3</TD>
</TR>
</tbody><tbody><TR >
<TD >fifo:int_fifo|altsyncram:BUFFER[0][7]__4|altsyncram_4ig1:auto_generated|q_b[7]</TD>
<TD >3</TD>
</TR>
</tbody><tbody><TR >
<TD >fifo:int_fifo|altsyncram:BUFFER[0][7]__4|altsyncram_4ig1:auto_generated|q_b[0]</TD>
<TD >3</TD>
</TR>
</tbody><tbody><TR >
<TD >INTA</TD>
<TD >2</TD>
</TR>
</tbody><tbody><TR >
<TD >DATA_IO[31]~31</TD>
<TD >2</TD>
</TR>
</tbody><tbody><TR >
<TD >DATA_IO[30]~30</TD>
<TD >2</TD>
</TR>
</tbody><tbody><TR >
<TD >DATA_IO[29]~29</TD>
<TD >2</TD>
</TR>
</tbody><tbody><TR >
<TD >DATA_IO[28]~28</TD>
<TD >2</TD>
</TR>
</tbody><tbody><TR >
<TD >DATA_IO[27]~27</TD>
<TD >2</TD>
</TR>
</tbody><tbody><TR >
<TD >DATA_IO[26]~26</TD>
<TD >2</TD>
</TR>
</tbody><tbody><TR >
<TD >DATA_IO[24]~24</TD>
<TD >2</TD>
</TR>
</tbody><tbody><TR >
<TD >DATA_IO[7]~7</TD>
<TD >2</TD>
</TR>
</tbody><tbody><TR >
<TD >DATA_IO[6]~6</TD>
<TD >2</TD>
</TR>
</tbody><tbody><TR >
<TD >DATA_IO[5]~5</TD>
<TD >2</TD>
</TR>
</tbody><tbody><TR >
<TD >DATA_IO[3]~3</TD>
<TD >2</TD>
</TR>
</tbody><tbody><TR >
<TD >DATA_IO[0]~0</TD>
<TD >2</TD>
</TR>
</tbody><tbody><TR >
<TD >CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|PAS_d~1</TD>
<TD >2</TD>
</TR>
</tbody><tbody><TR >
<TD >LHW</TD>
<TD >2</TD>
</TR>
</tbody><tbody><TR >
<TD >CPU_SM:u_CPU_SM|DIEL</TD>
<TD >2</TD>
</TR>
</tbody><tbody><TR >
<TD >LLW</TD>
<TD >2</TD>
</TR>
</tbody><tbody><TR >
<TD >CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|DIEH_d~0</TD>
<TD >2</TD>
</TR>
</tbody><tbody><TR >
<TD >CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|F2CPUL_d~2</TD>
<TD >2</TD>
</TR>
</tbody><tbody><TR >
<TD >CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|PAS_d~0</TD>
<TD >2</TD>
</TR>
</tbody><tbody><TR >
<TD >registers:u_registers|registers_term:u_registers_term|TERM_COUNTER[2]</TD>
<TD >2</TD>
</TR>
</tbody><tbody><TR >
<TD >SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|state_reg.s9</TD>
<TD >2</TD>
</TR>
</tbody><tbody><TR >
<TD >datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_OUT[7]~31</TD>
<TD >2</TD>
</TR>
</tbody><tbody><TR >
<TD >datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_OUT[6]~27</TD>
<TD >2</TD>
</TR>
</tbody><tbody><TR >
<TD >datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_OUT[5]~23</TD>
<TD >2</TD>
</TR>
</tbody><tbody><TR >
<TD >datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_OUT[4]~19</TD>
<TD >2</TD>
</TR>
</tbody><tbody><TR >
<TD >datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_OUT[3]~15</TD>
<TD >2</TD>
</TR>
</tbody><tbody><TR >
<TD >datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_OUT[2]~11</TD>
<TD >2</TD>
</TR>
</tbody><tbody><TR >
<TD >datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_OUT[1]~7</TD>
<TD >2</TD>
</TR>
</tbody><tbody><TR >
<TD >datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_OUT[0]~3</TD>
<TD >2</TD>
</TR>
</tbody><tbody><TR >
<TD >datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_LATCHED[7]</TD>
<TD >2</TD>
</TR>
</tbody><tbody><TR >
<TD >datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_LATCHED[6]</TD>
<TD >2</TD>
</TR>
</tbody><tbody><TR >
<TD >datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_LATCHED[5]</TD>
<TD >2</TD>
</TR>
</tbody><tbody><TR >
<TD >datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_LATCHED[4]</TD>
<TD >2</TD>
</TR>
</tbody><tbody><TR >
<TD >datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_LATCHED[3]</TD>
<TD >2</TD>
</TR>
</tbody><tbody><TR >
<TD >datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_LATCHED[2]</TD>
<TD >2</TD>
</TR>
</tbody><tbody><TR >
<TD >datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_LATCHED[1]</TD>
<TD >2</TD>
</TR>
</tbody><tbody><TR >
<TD >datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_LATCHED[0]</TD>
<TD >2</TD>
</TR>
</tbody><tbody><TR >
<TD >_DSACK_IO~4</TD>
<TD >2</TD>
</TR>
</tbody><tbody><TR >
<TD >registers:u_registers|registers_term:u_registers_term|REG_DSK_</TD>
<TD >2</TD>
</TR>
</tbody><tbody><TR >
<TD >SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|Selector25~2</TD>
<TD >2</TD>
</TR>
</tbody><tbody><TR >
<TD >SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|state_reg.s14</TD>
<TD >2</TD>
</TR>
</tbody><tbody><TR >
<TD >DREQ_</TD>
<TD >2</TD>
</TR>
</tbody><tbody><TR >
<TD >SCSI_SM:u_SCSI_SM|RDFIFO_d</TD>
<TD >2</TD>
</TR>
</tbody><tbody><TR >
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|FIFOEMPTY~1</TD>
<TD >2</TD>
</TR>
</tbody><tbody><TR >
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|FIFOEMPTY~0</TD>
<TD >2</TD>
</TR>
</tbody><tbody><TR >
<TD >SCSI_SM:u_SCSI_SM|INCBO_o</TD>
<TD >2</TD>
</TR>
</tbody><tbody><TR >
<TD >registers:u_registers|registers_cntr:u_registers_cntr|CNTR_O[8]~4</TD>
<TD >2</TD>
</TR>
</tbody><tbody><TR >
<TD >CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|PAS_Y~1</TD>
<TD >2</TD>
</TR>
</tbody><tbody><TR >
<TD >CPU_SM:u_CPU_SM|cpudff5:u_cpudff5|cpudff5_d~1</TD>
<TD >2</TD>
</TR>
</tbody><tbody><TR >
<TD >CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|PLLW_d~0</TD>
<TD >2</TD>
</TR>
</tbody><tbody><TR >
<TD >CPU_SM:u_CPU_SM|cpudff5:u_cpudff5|p5b~1</TD>
<TD >2</TD>
</TR>
</tbody><tbody><TR >
<TD >CPU_SM:u_CPU_SM|cpudff5:u_cpudff5|p5b~0</TD>
<TD >2</TD>
</TR>
</tbody><tbody><TR >
<TD >CPU_SM:u_CPU_SM|CPU_SM_inputs:u_CPU_SM_inputs|E[8]~24</TD>
<TD >2</TD>
</TR>
</tbody><tbody><TR >
<TD >CPU_SM:u_CPU_SM|cpudff2:u_cpudff2|cpudff2_d~4</TD>
<TD >2</TD>
</TR>
</tbody><tbody><TR >
<TD >CPU_SM:u_CPU_SM|DREQ_</TD>
<TD >2</TD>
</TR>
</tbody><tbody><TR >
<TD >CPU_SM:u_CPU_SM|cpudff4:u_cpudff4|p4b~0</TD>
<TD >2</TD>
</TR>
</tbody><tbody><TR >
<TD >CPU_SM:u_CPU_SM|cpudff1:u_cpudff1|cpudff1_d~3</TD>
<TD >2</TD>
</TR>
</tbody><tbody><TR >
<TD >CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|nSTOPFLUSH_d~0</TD>
<TD >2</TD>
</TR>
</tbody><tbody><TR >
<TD >CPU_SM:u_CPU_SM|cpudff2:u_cpudff2|cpudff2_d~0</TD>
<TD >2</TD>
</TR>
</tbody><tbody><TR >
<TD >CPU_SM:u_CPU_SM|cpudff2:u_cpudff2|p2b~0</TD>
<TD >2</TD>
</TR>
</tbody><tbody><TR >
<TD >SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|Selector25~0</TD>
<TD >2</TD>
</TR>
</tbody><tbody><TR >
<TD >SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|WideOr22~0</TD>
<TD >2</TD>
</TR>
</tbody><tbody><TR >
<TD >SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|state_reg.s20</TD>
<TD >2</TD>
</TR>
</tbody><tbody><TR >
<TD >SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|state_reg.s4</TD>
<TD >2</TD>
</TR>
</tbody><tbody><TR >
<TD >SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|Selector0~1</TD>
<TD >2</TD>
</TR>
</tbody><tbody><TR >
<TD >SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|always1~1</TD>
<TD >2</TD>
</TR>
</tbody><tbody><TR >
<TD >SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|Selector0~0</TD>
<TD >2</TD>
</TR>
</tbody><tbody><TR >
<TD >SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|always1~0</TD>
<TD >2</TD>
</TR>
</tbody><tbody><TR >
<TD >SCSI_SM:u_SCSI_SM|CDREQ_</TD>
<TD >2</TD>
</TR>
</tbody><tbody><TR >
<TD >CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|nBREQ_d~4</TD>
<TD >2</TD>
</TR>
</tbody><tbody><TR >
<TD >CPU_SM:u_CPU_SM|FLUSHFIFO</TD>
<TD >2</TD>
</TR>
</tbody><tbody><TR >
<TD >CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|SIZE1_X~2</TD>
<TD >2</TD>
</TR>
</tbody><tbody><TR >
<TD >CPU_SM:u_CPU_SM|CPU_SM_inputs:u_CPU_SM_inputs|E[58]~12</TD>
<TD >2</TD>
</TR>
</tbody><tbody><TR >
<TD >CPU_SM:u_CPU_SM|CPU_SM_inputs:u_CPU_SM_inputs|E[26]</TD>
<TD >2</TD>
</TR>
</tbody><tbody><TR >
<TD >CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|nBRIDGEIN_d~0</TD>
<TD >2</TD>
</TR>
</tbody><tbody><TR >
<TD >CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|SIZE1_X~0</TD>
<TD >2</TD>
</TR>
</tbody><tbody><TR >
<TD >registers:u_registers|registers_istr:u_registers_istr|INT</TD>
<TD >2</TD>
</TR>
</tbody><tbody><TR >
<TD >SCSI_SM:u_SCSI_SM|SCSI_CS_o</TD>
<TD >2</TD>
</TR>
</tbody><tbody><TR >
<TD >fifo:int_fifo|altsyncram:BUFFER[0][31]__1|altsyncram_4ig1:auto_generated|q_b[1]</TD>
<TD >2</TD>
</TR>
</tbody><tbody><TR >
<TD >fifo:int_fifo|altsyncram:BUFFER[0][31]__1|altsyncram_4ig1:auto_generated|q_b[2]</TD>
<TD >2</TD>
</TR>
</tbody><tbody><TR >
<TD >fifo:int_fifo|altsyncram:BUFFER[0][31]__1|altsyncram_4ig1:auto_generated|q_b[3]</TD>
<TD >2</TD>
</TR>
</tbody><tbody><TR >
<TD >fifo:int_fifo|altsyncram:BUFFER[0][31]__1|altsyncram_4ig1:auto_generated|q_b[4]</TD>
<TD >2</TD>
</TR>
</tbody><tbody><TR >
<TD >fifo:int_fifo|altsyncram:BUFFER[0][31]__1|altsyncram_4ig1:auto_generated|q_b[5]</TD>
<TD >2</TD>
</TR>
</tbody><tbody><TR >
<TD >fifo:int_fifo|altsyncram:BUFFER[0][31]__1|altsyncram_4ig1:auto_generated|q_b[6]</TD>
<TD >2</TD>
</TR>
</tbody><tbody><TR >
<TD >fifo:int_fifo|altsyncram:BUFFER[0][31]__1|altsyncram_4ig1:auto_generated|q_b[7]</TD>
<TD >2</TD>
</TR>
</tbody><tbody><TR >
<TD >fifo:int_fifo|altsyncram:BUFFER[0][31]__1|altsyncram_4ig1:auto_generated|q_b[0]</TD>
<TD >2</TD>
</TR>
</tbody><tbody><TR >
<TD >fifo:int_fifo|altsyncram:BUFFER[0][23]__2|altsyncram_4ig1:auto_generated|q_b[1]</TD>
<TD >2</TD>
</TR>
</tbody><tbody><TR >
<TD >fifo:int_fifo|altsyncram:BUFFER[0][23]__2|altsyncram_4ig1:auto_generated|q_b[2]</TD>
<TD >2</TD>
</TR>
</tbody><tbody><TR >
<TD >fifo:int_fifo|altsyncram:BUFFER[0][23]__2|altsyncram_4ig1:auto_generated|q_b[3]</TD>
<TD >2</TD>
</TR>
</tbody><tbody><TR >
<TD >fifo:int_fifo|altsyncram:BUFFER[0][23]__2|altsyncram_4ig1:auto_generated|q_b[4]</TD>
<TD >2</TD>
</TR>
</tbody><tbody><TR >
<TD >fifo:int_fifo|altsyncram:BUFFER[0][23]__2|altsyncram_4ig1:auto_generated|q_b[5]</TD>
<TD >2</TD>
</TR>
</tbody><tbody><TR >
<TD >fifo:int_fifo|altsyncram:BUFFER[0][23]__2|altsyncram_4ig1:auto_generated|q_b[6]</TD>
<TD >2</TD>
</TR>
</tbody><tbody><TR >
<TD >fifo:int_fifo|altsyncram:BUFFER[0][23]__2|altsyncram_4ig1:auto_generated|q_b[7]</TD>
<TD >2</TD>
</TR>
</tbody><tbody><TR >
<TD >fifo:int_fifo|altsyncram:BUFFER[0][23]__2|altsyncram_4ig1:auto_generated|q_b[0]</TD>
<TD >2</TD>
</TR>
</tbody><tbody><TR >
<TD >_DREQ</TD>
<TD >1</TD>
</TR>
</tbody><tbody><TR >
<TD >_BG</TD>
<TD >1</TD>
</TR>
</tbody><tbody><TR >
<TD >SCLK</TD>
<TD >1</TD>
</TR>
</tbody><tbody><TR >
<TD >_RST</TD>
<TD >1</TD>
</TR>
</tbody><tbody><TR >
<TD >_BGACK_IO~0</TD>
<TD >1</TD>
</TR>
</tbody><tbody><TR >
<TD >DATA_IO[15]~15</TD>
<TD >1</TD>
</TR>
</tbody><tbody><TR >
<TD >DATA_IO[14]~14</TD>
<TD >1</TD>
</TR>
</tbody><tbody><TR >
<TD >DATA_IO[13]~13</TD>
<TD >1</TD>
</TR>
</tbody><tbody><TR >
<TD >DATA_IO[12]~12</TD>
<TD >1</TD>
</TR>
</tbody><tbody><TR >
<TD >DATA_IO[11]~11</TD>
<TD >1</TD>
</TR>
</tbody><tbody><TR >
<TD >DATA_IO[10]~10</TD>
<TD >1</TD>
</TR>
</tbody><tbody><TR >
<TD >DATA_IO[9]~9</TD>
<TD >1</TD>
</TR>
</tbody><tbody><TR >
<TD >DATA_IO[8]~8</TD>
<TD >1</TD>
</TR>
</tbody><tbody><TR >
<TD >_DS_IO~0</TD>
<TD >1</TD>
</TR>
</tbody><tbody><TR >
<TD >registers:u_registers|registers_istr:u_registers_istr|ISTR_O[0]~0</TD>
<TD >1</TD>
</TR>
</tbody><tbody><TR >
<TD >DS_O_~0</TD>
<TD >1</TD>
</TR>
</tbody><tbody><TR >
<TD >AS_O_~0</TD>
<TD >1</TD>
</TR>
</tbody><tbody><TR >
<TD >CPU_SM:u_CPU_SM|BGRANT_~0</TD>
<TD >1</TD>
</TR>
</tbody><tbody><TR >
<TD >CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|nBREQ_d~6</TD>
<TD >1</TD>
</TR>
</tbody><tbody><TR >
<TD >CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|PLHW_d~1</TD>
<TD >1</TD>
</TR>
</tbody><tbody><TR >
<TD >SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|Selector23~0</TD>
<TD >1</TD>
</TR>
</tbody><tbody><TR >
<TD >SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|Selector29~0</TD>
<TD >1</TD>
</TR>
</tbody><tbody><TR >
<TD >CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|PLLW_d~4</TD>
<TD >1</TD>
</TR>
</tbody><tbody><TR >
<TD >CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|PLLW_d~3</TD>
<TD >1</TD>
</TR>
</tbody><tbody><TR >
<TD >CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|PLLW_d~2</TD>
<TD >1</TD>
</TR>
</tbody><tbody><TR >
<TD >CPU_SM:u_CPU_SM|PLHW</TD>
<TD >1</TD>
</TR>
</tbody><tbody><TR >
<TD >fifo:int_fifo|fifo_3bit_cntr:u_next_out_cntr|COUNT[2]~3</TD>
<TD >1</TD>
</TR>
</tbody><tbody><TR >
<TD >fifo:int_fifo|fifo_3bit_cntr:u_next_out_cntr|COUNT[2]~2</TD>
<TD >1</TD>
</TR>
</tbody><tbody><TR >
<TD >fifo:int_fifo|fifo_3bit_cntr:u_next_out_cntr|COUNT[1]~1</TD>
<TD >1</TD>
</TR>
</tbody><tbody><TR >
<TD >fifo:int_fifo|fifo_3bit_cntr:u_next_out_cntr|COUNT[0]~0</TD>
<TD >1</TD>
</TR>
</tbody><tbody><TR >
<TD >fifo:int_fifo|fifo_3bit_cntr:u_next_in_cntr|COUNT[2]~3</TD>
<TD >1</TD>
</TR>
</tbody><tbody><TR >
<TD >fifo:int_fifo|fifo_3bit_cntr:u_next_in_cntr|COUNT[2]~2</TD>
<TD >1</TD>
</TR>
</tbody><tbody><TR >
<TD >fifo:int_fifo|fifo_3bit_cntr:u_next_in_cntr|COUNT[1]~1</TD>
<TD >1</TD>
</TR>
</tbody><tbody><TR >
<TD >fifo:int_fifo|fifo_3bit_cntr:u_next_in_cntr|COUNT[0]~0</TD>
<TD >1</TD>
</TR>
</tbody><tbody><TR >
<TD >SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|Selector27~0</TD>
<TD >1</TD>
</TR>
</tbody><tbody><TR >
<TD >CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|DIEL_d~0</TD>
<TD >1</TD>
</TR>
</tbody><tbody><TR >
<TD >CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|nBRIDGEIN_d</TD>
<TD >1</TD>
</TR>
</tbody><tbody><TR >
<TD >CPU_SM:u_CPU_SM|PLLW</TD>
<TD >1</TD>
</TR>
</tbody><tbody><TR >
<TD >CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|BRIDGEOUT_d~1</TD>
<TD >1</TD>
</TR>
</tbody><tbody><TR >
<TD >CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|BRIDGEOUT_d~0</TD>
<TD >1</TD>
</TR>
</tbody><tbody><TR >
<TD >CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|BRIDGEOUT_Y~0</TD>
<TD >1</TD>
</TR>
</tbody><tbody><TR >
<TD >registers:u_registers|registers_istr:u_registers_istr|INT_F~1</TD>
<TD >1</TD>
</TR>
</tbody><tbody><TR >
<TD >registers:u_registers|registers_istr:u_registers_istr|INT_P~0</TD>
<TD >1</TD>
</TR>
</tbody><tbody><TR >
<TD >registers:u_registers|registers_istr:u_registers_istr|FF~0</TD>
<TD >1</TD>
</TR>
</tbody><tbody><TR >
<TD >registers:u_registers|registers_istr:u_registers_istr|FE~0</TD>
<TD >1</TD>
</TR>
</tbody><tbody><TR >
<TD >registers:u_registers|registers_term:u_registers_term|TERM_COUNTER~2</TD>
<TD >1</TD>
</TR>
</tbody><tbody><TR >
<TD >registers:u_registers|registers_term:u_registers_term|TERM_COUNTER~1</TD>
<TD >1</TD>
</TR>
</tbody><tbody><TR >
<TD >registers:u_registers|registers_term:u_registers_term|TERM_COUNTER~0</TD>
<TD >1</TD>
</TR>
</tbody><tbody><TR >
<TD >registers:u_registers|registers_term:u_registers_term|Add0~0</TD>
<TD >1</TD>
</TR>
</tbody><tbody><TR >
<TD >CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|PAS_d~2</TD>
<TD >1</TD>
</TR>
</tbody><tbody><TR >
<TD >CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|SIZE1_X~4</TD>
<TD >1</TD>
</TR>
</tbody><tbody><TR >
<TD >CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|PAS_Y~3</TD>
<TD >1</TD>
</TR>
</tbody><tbody><TR >
<TD >CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|PAS_Y~2</TD>
<TD >1</TD>
</TR>
</tbody><tbody><TR >
<TD >datapath:u_datapath|FIFO_ID[31]~39</TD>
<TD >1</TD>
</TR>
</tbody><tbody><TR >
<TD >datapath:u_datapath|FIFO_ID[15]~38</TD>
<TD >1</TD>
</TR>
</tbody><tbody><TR >
<TD >datapath:u_datapath|datapath_input:u_datapath_input|UD_LATCH[15]</TD>
<TD >1</TD>
</TR>
</tbody><tbody><TR >
<TD >datapath:u_datapath|FIFO_ID[15]~37</TD>
<TD >1</TD>
</TR>
</tbody><tbody><TR >
<TD >datapath:u_datapath|FIFO_ID[23]~36</TD>
<TD >1</TD>
</TR>
</tbody><tbody><TR >
<TD >datapath:u_datapath|FIFO_ID[7]~35</TD>
<TD >1</TD>
</TR>
</tbody><tbody><TR >
<TD >datapath:u_datapath|datapath_input:u_datapath_input|CPU_OD[7]~8</TD>
<TD >1</TD>
</TR>
</tbody><tbody><TR >
<TD >datapath:u_datapath|datapath_input:u_datapath_input|UD_LATCH[7]</TD>
<TD >1</TD>
</TR>
</tbody><tbody><TR >
<TD >datapath:u_datapath|FIFO_ID[30]~34</TD>
<TD >1</TD>
</TR>
</tbody><tbody><TR >
<TD >datapath:u_datapath|FIFO_ID[14]~33</TD>
<TD >1</TD>
</TR>
</tbody><tbody><TR >
<TD >datapath:u_datapath|datapath_input:u_datapath_input|UD_LATCH[14]</TD>
<TD >1</TD>
</TR>
</tbody><tbody><TR >
<TD >datapath:u_datapath|FIFO_ID[14]~32</TD>
<TD >1</TD>
</TR>
</tbody><tbody><TR >
<TD >datapath:u_datapath|FIFO_ID[22]~31</TD>
<TD >1</TD>
</TR>
</tbody><tbody><TR >
<TD >datapath:u_datapath|FIFO_ID[6]~30</TD>
<TD >1</TD>
</TR>
</tbody><tbody><TR >
<TD >datapath:u_datapath|datapath_input:u_datapath_input|CPU_OD[6]~7</TD>
<TD >1</TD>
</TR>
</tbody><tbody><TR >
<TD >datapath:u_datapath|datapath_input:u_datapath_input|UD_LATCH[6]</TD>
<TD >1</TD>
</TR>
</tbody><tbody><TR >
<TD >datapath:u_datapath|FIFO_ID[29]~29</TD>
<TD >1</TD>
</TR>
</tbody><tbody><TR >
<TD >datapath:u_datapath|FIFO_ID[13]~28</TD>
<TD >1</TD>
</TR>
</tbody><tbody><TR >
<TD >datapath:u_datapath|datapath_input:u_datapath_input|UD_LATCH[13]</TD>
<TD >1</TD>
</TR>
</tbody><tbody><TR >
<TD >datapath:u_datapath|FIFO_ID[13]~27</TD>
<TD >1</TD>
</TR>
</tbody><tbody><TR >
<TD >datapath:u_datapath|FIFO_ID[21]~26</TD>
<TD >1</TD>
</TR>
</tbody><tbody><TR >
<TD >datapath:u_datapath|FIFO_ID[5]~25</TD>
<TD >1</TD>
</TR>
</tbody><tbody><TR >
<TD >datapath:u_datapath|datapath_input:u_datapath_input|CPU_OD[5]~6</TD>
<TD >1</TD>
</TR>
</tbody><tbody><TR >
<TD >datapath:u_datapath|datapath_input:u_datapath_input|UD_LATCH[5]</TD>
<TD >1</TD>
</TR>
</tbody><tbody><TR >
<TD >datapath:u_datapath|FIFO_ID[28]~24</TD>
<TD >1</TD>
</TR>
</tbody><tbody><TR >
<TD >datapath:u_datapath|FIFO_ID[12]~23</TD>
<TD >1</TD>
</TR>
</tbody><tbody><TR >
<TD >datapath:u_datapath|datapath_input:u_datapath_input|UD_LATCH[12]</TD>
<TD >1</TD>
</TR>
</tbody><tbody><TR >
<TD >datapath:u_datapath|FIFO_ID[12]~22</TD>
<TD >1</TD>
</TR>
</tbody><tbody><TR >
<TD >datapath:u_datapath|FIFO_ID[20]~21</TD>
<TD >1</TD>
</TR>
</tbody><tbody><TR >
<TD >datapath:u_datapath|FIFO_ID[4]~20</TD>
<TD >1</TD>
</TR>
</tbody><tbody><TR >
<TD >datapath:u_datapath|datapath_input:u_datapath_input|CPU_OD[4]~5</TD>
<TD >1</TD>
</TR>
</tbody><tbody><TR >
<TD >datapath:u_datapath|datapath_input:u_datapath_input|UD_LATCH[4]</TD>
<TD >1</TD>
</TR>
</tbody><tbody><TR >
<TD >datapath:u_datapath|FIFO_ID[27]~19</TD>
<TD >1</TD>
</TR>
</tbody><tbody><TR >
<TD >datapath:u_datapath|FIFO_ID[11]~18</TD>
<TD >1</TD>
</TR>
</tbody><tbody><TR >
<TD >datapath:u_datapath|datapath_input:u_datapath_input|UD_LATCH[11]</TD>
<TD >1</TD>
</TR>
</tbody><tbody><TR >
<TD >datapath:u_datapath|FIFO_ID[11]~17</TD>
<TD >1</TD>
</TR>
</tbody><tbody><TR >
<TD >datapath:u_datapath|FIFO_ID[19]~16</TD>
<TD >1</TD>
</TR>
</tbody><tbody><TR >
<TD >datapath:u_datapath|FIFO_ID[3]~15</TD>
<TD >1</TD>
</TR>
</tbody><tbody><TR >
<TD >datapath:u_datapath|datapath_input:u_datapath_input|CPU_OD[3]~4</TD>
<TD >1</TD>
</TR>
</tbody><tbody><TR >
<TD >datapath:u_datapath|datapath_input:u_datapath_input|UD_LATCH[3]</TD>
<TD >1</TD>
</TR>
</tbody><tbody><TR >
<TD >datapath:u_datapath|FIFO_ID[26]~14</TD>
<TD >1</TD>
</TR>
</tbody><tbody><TR >
<TD >datapath:u_datapath|FIFO_ID[10]~13</TD>
<TD >1</TD>
</TR>
</tbody><tbody><TR >
<TD >datapath:u_datapath|datapath_input:u_datapath_input|UD_LATCH[10]</TD>
<TD >1</TD>
</TR>
</tbody><tbody><TR >
<TD >datapath:u_datapath|FIFO_ID[10]~12</TD>
<TD >1</TD>
</TR>
</tbody><tbody><TR >
<TD >datapath:u_datapath|FIFO_ID[18]~11</TD>
<TD >1</TD>
</TR>
</tbody><tbody><TR >
<TD >datapath:u_datapath|FIFO_ID[2]~10</TD>
<TD >1</TD>
</TR>
</tbody><tbody><TR >
<TD >datapath:u_datapath|datapath_input:u_datapath_input|CPU_OD[2]~3</TD>
<TD >1</TD>
</TR>
</tbody><tbody><TR >
<TD >datapath:u_datapath|datapath_input:u_datapath_input|UD_LATCH[2]</TD>
<TD >1</TD>
</TR>
</tbody><tbody><TR >
<TD >datapath:u_datapath|FIFO_ID[25]~9</TD>
<TD >1</TD>
</TR>
</tbody><tbody><TR >
<TD >datapath:u_datapath|FIFO_ID[9]~8</TD>
<TD >1</TD>
</TR>
</tbody><tbody><TR >
<TD >datapath:u_datapath|datapath_input:u_datapath_input|UD_LATCH[9]</TD>
<TD >1</TD>
</TR>
</tbody><tbody><TR >
<TD >datapath:u_datapath|FIFO_ID[9]~7</TD>
<TD >1</TD>
</TR>
</tbody><tbody><TR >
<TD >datapath:u_datapath|FIFO_ID[17]~6</TD>
<TD >1</TD>
</TR>
</tbody><tbody><TR >
<TD >datapath:u_datapath|FIFO_ID[1]~5</TD>
<TD >1</TD>
</TR>
</tbody><tbody><TR >
<TD >datapath:u_datapath|datapath_input:u_datapath_input|CPU_OD[1]~2</TD>
<TD >1</TD>
</TR>
</tbody><tbody><TR >
<TD >datapath:u_datapath|datapath_input:u_datapath_input|UD_LATCH[1]</TD>
<TD >1</TD>
</TR>
</tbody><tbody><TR >
<TD >datapath:u_datapath|FIFO_ID[24]~4</TD>
<TD >1</TD>
</TR>
</tbody><tbody><TR >
<TD >fifo:int_fifo|fifo_write_strobes:u_write_strobes|UUWS</TD>
<TD >1</TD>
</TR>
</tbody><tbody><TR >
<TD >datapath:u_datapath|FIFO_ID[8]~3</TD>
<TD >1</TD>
</TR>
</tbody><tbody><TR >
<TD >datapath:u_datapath|datapath_input:u_datapath_input|UD_LATCH[8]</TD>
<TD >1</TD>
</TR>
</tbody><tbody><TR >
<TD >datapath:u_datapath|FIFO_ID[8]~2</TD>
<TD >1</TD>
</TR>
</tbody><tbody><TR >
<TD >fifo:int_fifo|fifo_write_strobes:u_write_strobes|LMWS</TD>
<TD >1</TD>
</TR>
</tbody><tbody><TR >
<TD >datapath:u_datapath|FIFO_ID[16]~1</TD>
<TD >1</TD>
</TR>
</tbody><tbody><TR >
<TD >fifo:int_fifo|fifo_write_strobes:u_write_strobes|UMWS</TD>
<TD >1</TD>
</TR>
</tbody><tbody><TR >
<TD >datapath:u_datapath|FIFO_ID[0]~0</TD>
<TD >1</TD>
</TR>
</tbody><tbody><TR >
<TD >datapath:u_datapath|datapath_input:u_datapath_input|CPU_OD[0]~0</TD>
<TD >1</TD>
</TR>
</tbody><tbody><TR >
<TD >datapath:u_datapath|datapath_input:u_datapath_input|UD_LATCH[0]</TD>
<TD >1</TD>
</TR>
</tbody><tbody><TR >
<TD >fifo:int_fifo|fifo_write_strobes:u_write_strobes|LLWS</TD>
<TD >1</TD>
</TR>
</tbody><tbody><TR >
<TD >SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|WideOr22</TD>
<TD >1</TD>
</TR>
</tbody><tbody><TR >
<TD >SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|Selector28~0</TD>
<TD >1</TD>
</TR>
</tbody><tbody><TR >
<TD >CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|DIEH_d~1</TD>
<TD >1</TD>
</TR>
</tbody><tbody><TR >
<TD >CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|DIEH_Z~0</TD>
<TD >1</TD>
</TR>
</tbody><tbody><TR >
<TD >datapath:u_datapath|datapath_output:u_datapath_output|UD_LATCH~15</TD>
<TD >1</TD>
</TR>
</tbody><tbody><TR >
<TD >datapath:u_datapath|datapath_output:u_datapath_output|UD_LATCH~14</TD>
<TD >1</TD>
</TR>
</tbody><tbody><TR >
<TD >datapath:u_datapath|datapath_output:u_datapath_output|UD_LATCH~13</TD>
<TD >1</TD>
</TR>
</tbody><tbody><TR >
<TD >datapath:u_datapath|datapath_output:u_datapath_output|UD_LATCH~12</TD>
<TD >1</TD>
</TR>
</tbody><tbody><TR >
<TD >datapath:u_datapath|datapath_output:u_datapath_output|UD_LATCH~11</TD>
<TD >1</TD>
</TR>
</tbody><tbody><TR >
<TD >datapath:u_datapath|datapath_output:u_datapath_output|UD_LATCH~10</TD>
<TD >1</TD>
</TR>
</tbody><tbody><TR >
<TD >datapath:u_datapath|datapath_output:u_datapath_output|UD_LATCH~9</TD>
<TD >1</TD>
</TR>
</tbody><tbody><TR >
<TD >datapath:u_datapath|datapath_output:u_datapath_output|UD_LATCH~8</TD>
<TD >1</TD>
</TR>
</tbody><tbody><TR >
<TD >datapath:u_datapath|datapath_output:u_datapath_output|UD_LATCH~7</TD>
<TD >1</TD>
</TR>
</tbody><tbody><TR >
<TD >datapath:u_datapath|datapath_output:u_datapath_output|UD_LATCH~6</TD>
<TD >1</TD>
</TR>
</tbody><tbody><TR >
<TD >datapath:u_datapath|datapath_output:u_datapath_output|UD_LATCH~5</TD>
<TD >1</TD>
</TR>
</tbody><tbody><TR >
<TD >datapath:u_datapath|datapath_output:u_datapath_output|UD_LATCH~4</TD>
<TD >1</TD>
</TR>
</tbody><tbody><TR >
<TD >datapath:u_datapath|datapath_output:u_datapath_output|UD_LATCH~3</TD>
<TD >1</TD>
</TR>
</tbody><tbody><TR >
<TD >datapath:u_datapath|datapath_output:u_datapath_output|UD_LATCH~2</TD>
<TD >1</TD>
</TR>
</tbody><tbody><TR >
<TD >datapath:u_datapath|datapath_output:u_datapath_output|UD_LATCH~1</TD>
<TD >1</TD>
</TR>
</tbody><tbody><TR >
<TD >CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|F2CPUH_d~3</TD>
<TD >1</TD>
</TR>
</tbody><tbody><TR >
<TD >CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|F2CPUH_d~2</TD>
<TD >1</TD>
</TR>
</tbody><tbody><TR >
<TD >CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|F2CPUH_d~1</TD>
<TD >1</TD>
</TR>
</tbody><tbody><TR >
<TD >CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|F2CPUH_X~0</TD>
<TD >1</TD>
</TR>
</tbody><tbody><TR >
<TD >datapath:u_datapath|datapath_output:u_datapath_output|UD_LATCH~0</TD>
<TD >1</TD>
</TR>
</tbody><tbody><TR >
<TD >registers:u_registers|registers_istr:u_registers_istr|INT_F</TD>
<TD >1</TD>
</TR>
</tbody><tbody><TR >
<TD >registers:u_registers|registers_istr:u_registers_istr|INT_P</TD>
<TD >1</TD>
</TR>
</tbody><tbody><TR >
<TD >registers:u_registers|registers_istr:u_registers_istr|FF</TD>
<TD >1</TD>
</TR>
</tbody><tbody><TR >
<TD >SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|Selector26~0</TD>
<TD >1</TD>
</TR>
</tbody><tbody><TR >
<TD >CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|F2CPUL_d~3</TD>
<TD >1</TD>
</TR>
</tbody><tbody><TR >
<TD >CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|F2CPUL_d~1</TD>
<TD >1</TD>
</TR>
</tbody><tbody><TR >
<TD >CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|F2CPUL_d~0</TD>
<TD >1</TD>
</TR>
</tbody><tbody><TR >
<TD >registers:u_registers|registers_istr:u_registers_istr|FE</TD>
<TD >1</TD>
</TR>
</tbody><tbody><TR >
<TD >SCSI_SM:u_SCSI_SM|nLS2CPU~0</TD>
<TD >1</TD>
</TR>
</tbody><tbody><TR >
<TD >registers:u_registers|registers_term:u_registers_term|REG_DSK_~0</TD>
<TD >1</TD>
</TR>
</tbody><tbody><TR >
<TD >CPU_SM:u_CPU_SM|PDS</TD>
<TD >1</TD>
</TR>
</tbody><tbody><TR >
<TD >SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|Selector19~0</TD>
<TD >1</TD>
</TR>
</tbody><tbody><TR >
<TD >SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|Selector11~0</TD>
<TD >1</TD>
</TR>
</tbody><tbody><TR >
<TD >SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|state_reg.s22</TD>
<TD >1</TD>
</TR>
</tbody><tbody><TR >
<TD >SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|RIFIFO~0</TD>
<TD >1</TD>
</TR>
</tbody><tbody><TR >
<TD >CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|DECFIFO_d~0</TD>
<TD >1</TD>
</TR>
</tbody><tbody><TR >
<TD >CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|INCFIFO_d~2</TD>
<TD >1</TD>
</TR>
</tbody><tbody><TR >
<TD >CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|FF~0</TD>
<TD >1</TD>
</TR>
</tbody><tbody><TR >
<TD >SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|RDFIFO~0</TD>
<TD >1</TD>
</TR>
</tbody><tbody><TR >
<TD >registers:u_registers|registers_cntr:u_registers_cntr|CNTR_O[8]~6</TD>
<TD >1</TD>
</TR>
</tbody><tbody><TR >
<TD >registers:u_registers|registers_cntr:u_registers_cntr|CNTR_O[8]~5</TD>
<TD >1</TD>
</TR>
</tbody><tbody><TR >
<TD >CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|nSTOPFLUSH_d~1</TD>
<TD >1</TD>
</TR>
</tbody><tbody><TR >
<TD >CPU_SM:u_CPU_SM|CPU_SM_inputs:u_CPU_SM_inputs|E[0]~26</TD>
<TD >1</TD>
</TR>
</tbody><tbody><TR >
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|DOWN[0]~6</TD>
<TD >1</TD>
</TR>
</tbody><tbody><TR >
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|DOWN[1]~5</TD>
<TD >1</TD>
</TR>
</tbody><tbody><TR >
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|DOWN[2]~4</TD>
<TD >1</TD>
</TR>
</tbody><tbody><TR >
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|DOWN[3]~3</TD>
<TD >1</TD>
</TR>
</tbody><tbody><TR >
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|DOWN[4]~2</TD>
<TD >1</TD>
</TR>
</tbody><tbody><TR >
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|DOWN[5]~1</TD>
<TD >1</TD>
</TR>
</tbody><tbody><TR >
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|DOWN[6]~0</TD>
<TD >1</TD>
</TR>
</tbody><tbody><TR >
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP~7</TD>
<TD >1</TD>
</TR>
</tbody><tbody><TR >
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP~6</TD>
<TD >1</TD>
</TR>
</tbody><tbody><TR >
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP~5</TD>
<TD >1</TD>
</TR>
</tbody><tbody><TR >
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP~4</TD>
<TD >1</TD>
</TR>
</tbody><tbody><TR >
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP~3</TD>
<TD >1</TD>
</TR>
</tbody><tbody><TR >
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP~2</TD>
<TD >1</TD>
</TR>
</tbody><tbody><TR >
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|UP~0</TD>
<TD >1</TD>
</TR>
</tbody><tbody><TR >
<TD >SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|INCBO</TD>
<TD >1</TD>
</TR>
</tbody><tbody><TR >
<TD >registers:u_registers|A1~0</TD>
<TD >1</TD>
</TR>
</tbody><tbody><TR >
<TD >datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_OUT[7]~30</TD>
<TD >1</TD>
</TR>
</tbody><tbody><TR >
<TD >datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_OUT[7]~29</TD>
<TD >1</TD>
</TR>
</tbody><tbody><TR >
<TD >datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_OUT[7]~28</TD>
<TD >1</TD>
</TR>
</tbody><tbody><TR >
<TD >datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_OUT[6]~26</TD>
<TD >1</TD>
</TR>
</tbody><tbody><TR >
<TD >datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_OUT[6]~25</TD>
<TD >1</TD>
</TR>
</tbody><tbody><TR >
<TD >datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_OUT[6]~24</TD>
<TD >1</TD>
</TR>
</tbody><tbody><TR >
<TD >datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_OUT[5]~22</TD>
<TD >1</TD>
</TR>
</tbody><tbody><TR >
<TD >datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_OUT[5]~21</TD>
<TD >1</TD>
</TR>
</tbody><tbody><TR >
<TD >datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_OUT[5]~20</TD>
<TD >1</TD>
</TR>
</tbody><tbody><TR >
<TD >datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_OUT[4]~18</TD>
<TD >1</TD>
</TR>
</tbody><tbody><TR >
<TD >datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_OUT[4]~17</TD>
<TD >1</TD>
</TR>
</tbody><tbody><TR >
<TD >datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_OUT[4]~16</TD>
<TD >1</TD>
</TR>
</tbody><tbody><TR >
<TD >datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_OUT[3]~14</TD>
<TD >1</TD>
</TR>
</tbody><tbody><TR >
<TD >datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_OUT[3]~13</TD>
<TD >1</TD>
</TR>
</tbody><tbody><TR >
<TD >datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_OUT[3]~12</TD>
<TD >1</TD>
</TR>
</tbody><tbody><TR >
<TD >datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_OUT[2]~10</TD>
<TD >1</TD>
</TR>
</tbody><tbody><TR >
<TD >datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_OUT[2]~9</TD>
<TD >1</TD>
</TR>
</tbody><tbody><TR >
<TD >datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_OUT[2]~8</TD>
<TD >1</TD>
</TR>
</tbody><tbody><TR >
<TD >datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_OUT[1]~6</TD>
<TD >1</TD>
</TR>
</tbody><tbody><TR >
<TD >datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_OUT[1]~5</TD>
<TD >1</TD>
</TR>
</tbody><tbody><TR >
<TD >datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_OUT[1]~4</TD>
<TD >1</TD>
</TR>
</tbody><tbody><TR >
<TD >datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_OUT[0]~2</TD>
<TD >1</TD>
</TR>
</tbody><tbody><TR >
<TD >datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_OUT[0]~1</TD>
<TD >1</TD>
</TR>
</tbody><tbody><TR >
<TD >datapath:u_datapath|datapath_scsi:u_datapath_scsi|SCSI_DATA_OUT[0]~0</TD>
<TD >1</TD>
</TR>
</tbody><tbody><TR >
<TD >datapath:u_datapath|datapath_output:u_datapath_output|DATA[31]~40</TD>
<TD >1</TD>
</TR>
</tbody><tbody><TR >
<TD >datapath:u_datapath|datapath_output:u_datapath_output|UD_LATCH[15]</TD>
<TD >1</TD>
</TR>
</tbody><tbody><TR >
<TD >datapath:u_datapath|datapath_output:u_datapath_output|DATA[30]~39</TD>
<TD >1</TD>
</TR>
</tbody><tbody><TR >
<TD >datapath:u_datapath|datapath_output:u_datapath_output|UD_LATCH[14]</TD>
<TD >1</TD>
</TR>
</tbody><tbody><TR >
<TD >datapath:u_datapath|datapath_output:u_datapath_output|DATA[29]~38</TD>
<TD >1</TD>
</TR>
</tbody><tbody><TR >
<TD >datapath:u_datapath|datapath_output:u_datapath_output|UD_LATCH[13]</TD>
<TD >1</TD>
</TR>
</tbody><tbody><TR >
<TD >datapath:u_datapath|datapath_output:u_datapath_output|DATA[28]~37</TD>
<TD >1</TD>
</TR>
</tbody><tbody><TR >
<TD >datapath:u_datapath|datapath_output:u_datapath_output|UD_LATCH[12]</TD>
<TD >1</TD>
</TR>
</tbody><tbody><TR >
<TD >datapath:u_datapath|datapath_output:u_datapath_output|DATA[27]~36</TD>
<TD >1</TD>
</TR>
</tbody><tbody><TR >
<TD >datapath:u_datapath|datapath_output:u_datapath_output|UD_LATCH[11]</TD>
<TD >1</TD>
</TR>
</tbody><tbody><TR >
<TD >datapath:u_datapath|datapath_output:u_datapath_output|DATA[26]~35</TD>
<TD >1</TD>
</TR>
</tbody><tbody><TR >
<TD >datapath:u_datapath|datapath_output:u_datapath_output|UD_LATCH[10]</TD>
<TD >1</TD>
</TR>
</tbody><tbody><TR >
<TD >datapath:u_datapath|datapath_output:u_datapath_output|DATA[25]~34</TD>
<TD >1</TD>
</TR>
</tbody><tbody><TR >
<TD >datapath:u_datapath|datapath_output:u_datapath_output|UD_LATCH[9]</TD>
<TD >1</TD>
</TR>
</tbody><tbody><TR >
<TD >datapath:u_datapath|datapath_output:u_datapath_output|DATA[24]~33</TD>
<TD >1</TD>
</TR>
</tbody><tbody><TR >
<TD >datapath:u_datapath|datapath_output:u_datapath_output|UD_LATCH[8]</TD>
<TD >1</TD>
</TR>
</tbody><tbody><TR >
<TD >datapath:u_datapath|datapath_output:u_datapath_output|DATA[23]~32</TD>
<TD >1</TD>
</TR>
</tbody><tbody><TR >
<TD >datapath:u_datapath|datapath_output:u_datapath_output|UD_LATCH[7]</TD>
<TD >1</TD>
</TR>
</tbody><tbody><TR >
<TD >datapath:u_datapath|datapath_output:u_datapath_output|DATA[22]~31</TD>
<TD >1</TD>
</TR>
</tbody><tbody><TR >
<TD >datapath:u_datapath|datapath_output:u_datapath_output|UD_LATCH[6]</TD>
<TD >1</TD>
</TR>
</tbody><tbody><TR >
<TD >datapath:u_datapath|datapath_output:u_datapath_output|DATA[21]~30</TD>
<TD >1</TD>
</TR>
</tbody><tbody><TR >
<TD >datapath:u_datapath|datapath_output:u_datapath_output|UD_LATCH[5]</TD>
<TD >1</TD>
</TR>
</tbody><tbody><TR >
<TD >datapath:u_datapath|datapath_output:u_datapath_output|DATA[20]~29</TD>
<TD >1</TD>
</TR>
</tbody><tbody><TR >
<TD >datapath:u_datapath|datapath_output:u_datapath_output|UD_LATCH[4]</TD>
<TD >1</TD>
</TR>
</tbody><tbody><TR >
<TD >datapath:u_datapath|datapath_output:u_datapath_output|DATA[19]~28</TD>
<TD >1</TD>
</TR>
</tbody><tbody><TR >
<TD >datapath:u_datapath|datapath_output:u_datapath_output|UD_LATCH[3]</TD>
<TD >1</TD>
</TR>
</tbody><tbody><TR >
<TD >datapath:u_datapath|datapath_output:u_datapath_output|DATA[18]~27</TD>
<TD >1</TD>
</TR>
</tbody><tbody><TR >
<TD >datapath:u_datapath|datapath_output:u_datapath_output|UD_LATCH[2]</TD>
<TD >1</TD>
</TR>
</tbody><tbody><TR >
<TD >datapath:u_datapath|datapath_output:u_datapath_output|DATA[17]~26</TD>
<TD >1</TD>
</TR>
</tbody><tbody><TR >
<TD >datapath:u_datapath|datapath_output:u_datapath_output|UD_LATCH[1]</TD>
<TD >1</TD>
</TR>
</tbody><tbody><TR >
<TD >datapath:u_datapath|datapath_output:u_datapath_output|DATA[16]~25</TD>
<TD >1</TD>
</TR>
</tbody><tbody><TR >
<TD >datapath:u_datapath|datapath_output:u_datapath_output|UD_LATCH[0]</TD>
<TD >1</TD>
</TR>
</tbody><tbody><TR >
<TD >datapath:u_datapath|datapath_output:u_datapath_output|DATA[15]~24</TD>
<TD >1</TD>
</TR>
</tbody><tbody><TR >
<TD >datapath:u_datapath|datapath_output:u_datapath_output|LD_LATCH[15]</TD>
<TD >1</TD>
</TR>
</tbody><tbody><TR >
<TD >datapath:u_datapath|datapath_output:u_datapath_output|DATA[14]~23</TD>
<TD >1</TD>
</TR>
</tbody><tbody><TR >
<TD >datapath:u_datapath|datapath_output:u_datapath_output|LD_LATCH[14]</TD>
<TD >1</TD>
</TR>
</tbody><tbody><TR >
<TD >datapath:u_datapath|datapath_output:u_datapath_output|DATA[13]~22</TD>
<TD >1</TD>
</TR>
</tbody><tbody><TR >
<TD >datapath:u_datapath|datapath_output:u_datapath_output|LD_LATCH[13]</TD>
<TD >1</TD>
</TR>
</tbody><tbody><TR >
<TD >datapath:u_datapath|datapath_output:u_datapath_output|DATA[12]~21</TD>
<TD >1</TD>
</TR>
</tbody><tbody><TR >
<TD >datapath:u_datapath|datapath_output:u_datapath_output|LD_LATCH[12]</TD>
<TD >1</TD>
</TR>
</tbody><tbody><TR >
<TD >datapath:u_datapath|datapath_output:u_datapath_output|DATA[11]~20</TD>
<TD >1</TD>
</TR>
</tbody><tbody><TR >
<TD >datapath:u_datapath|datapath_output:u_datapath_output|LD_LATCH[11]</TD>
<TD >1</TD>
</TR>
</tbody><tbody><TR >
<TD >datapath:u_datapath|datapath_output:u_datapath_output|DATA[10]~19</TD>
<TD >1</TD>
</TR>
</tbody><tbody><TR >
<TD >datapath:u_datapath|datapath_output:u_datapath_output|LD_LATCH[10]</TD>
<TD >1</TD>
</TR>
</tbody><tbody><TR >
<TD >datapath:u_datapath|datapath_output:u_datapath_output|DATA[9]~18</TD>
<TD >1</TD>
</TR>
</tbody><tbody><TR >
<TD >datapath:u_datapath|datapath_output:u_datapath_output|LD_LATCH[9]</TD>
<TD >1</TD>
</TR>
</tbody><tbody><TR >
<TD >datapath:u_datapath|datapath_output:u_datapath_output|DATA[8]~17</TD>
<TD >1</TD>
</TR>
</tbody><tbody><TR >
<TD >datapath:u_datapath|datapath_output:u_datapath_output|DATA[8]~16</TD>
<TD >1</TD>
</TR>
</tbody><tbody><TR >
<TD >datapath:u_datapath|datapath_output:u_datapath_output|LD_LATCH[8]</TD>
<TD >1</TD>
</TR>
</tbody><tbody><TR >
<TD >datapath:u_datapath|datapath_output:u_datapath_output|DATA[7]~15</TD>
<TD >1</TD>
</TR>
</tbody><tbody><TR >
<TD >datapath:u_datapath|datapath_output:u_datapath_output|LD_LATCH[7]</TD>
<TD >1</TD>
</TR>
</tbody><tbody><TR >
<TD >datapath:u_datapath|datapath_output:u_datapath_output|DATA[6]~14</TD>
<TD >1</TD>
</TR>
</tbody><tbody><TR >
<TD >datapath:u_datapath|datapath_output:u_datapath_output|LD_LATCH[6]</TD>
<TD >1</TD>
</TR>
</tbody><tbody><TR >
<TD >datapath:u_datapath|datapath_output:u_datapath_output|DATA[5]~13</TD>
<TD >1</TD>
</TR>
</tbody><tbody><TR >
<TD >datapath:u_datapath|datapath_output:u_datapath_output|LD_LATCH[5]</TD>
<TD >1</TD>
</TR>
</tbody><tbody><TR >
<TD >datapath:u_datapath|datapath_output:u_datapath_output|DATA[4]~12</TD>
<TD >1</TD>
</TR>
</tbody><tbody><TR >
<TD >registers:u_registers|registers_istr:u_registers_istr|ISTR_O[4]</TD>
<TD >1</TD>
</TR>
</tbody><tbody><TR >
<TD >datapath:u_datapath|datapath_output:u_datapath_output|DATA[4]~11</TD>
<TD >1</TD>
</TR>
</tbody><tbody><TR >
<TD >datapath:u_datapath|datapath_output:u_datapath_output|LD_LATCH[4]</TD>
<TD >1</TD>
</TR>
</tbody><tbody><TR >
<TD >datapath:u_datapath|datapath_output:u_datapath_output|DATA[3]~10</TD>
<TD >1</TD>
</TR>
</tbody><tbody><TR >
<TD >datapath:u_datapath|datapath_output:u_datapath_output|LD_LATCH[3]</TD>
<TD >1</TD>
</TR>
</tbody><tbody><TR >
<TD >datapath:u_datapath|datapath_output:u_datapath_output|DATA[2]~9</TD>
<TD >1</TD>
</TR>
</tbody><tbody><TR >
<TD >datapath:u_datapath|datapath_output:u_datapath_output|LD_LATCH[2]</TD>
<TD >1</TD>
</TR>
</tbody><tbody><TR >
<TD >datapath:u_datapath|datapath_output:u_datapath_output|DATA[2]~8</TD>
<TD >1</TD>
</TR>
</tbody><tbody><TR >
<TD >datapath:u_datapath|datapath_output:u_datapath_output|DATA[2]~7</TD>
<TD >1</TD>
</TR>
</tbody><tbody><TR >
<TD >datapath:u_datapath|datapath_output:u_datapath_output|DATA[1]~6</TD>
<TD >1</TD>
</TR>
</tbody><tbody><TR >
<TD >registers:u_registers|registers_istr:u_registers_istr|ISTR_O[1]</TD>
<TD >1</TD>
</TR>
</tbody><tbody><TR >
<TD >datapath:u_datapath|datapath_output:u_datapath_output|DATA[1]~5</TD>
<TD >1</TD>
</TR>
</tbody><tbody><TR >
<TD >datapath:u_datapath|datapath_output:u_datapath_output|LD_LATCH[1]</TD>
<TD >1</TD>
</TR>
</tbody><tbody><TR >
<TD >datapath:u_datapath|datapath_output:u_datapath_output|DATA[0]~3</TD>
<TD >1</TD>
</TR>
</tbody><tbody><TR >
<TD >registers:u_registers|registers_istr:u_registers_istr|ISTR_O[0]</TD>
<TD >1</TD>
</TR>
</tbody><tbody><TR >
<TD >datapath:u_datapath|datapath_output:u_datapath_output|LD_LATCH[0]</TD>
<TD >1</TD>
</TR>
</tbody><tbody><TR >
<TD >AS_O_</TD>
<TD >1</TD>
</TR>
</tbody><tbody><TR >
<TD >SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|Selector7~0</TD>
<TD >1</TD>
</TR>
</tbody><tbody><TR >
<TD >SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|Selector1~3</TD>
<TD >1</TD>
</TR>
</tbody><tbody><TR >
<TD >SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|Selector1~2</TD>
<TD >1</TD>
</TR>
</tbody><tbody><TR >
<TD >SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|always1~2</TD>
<TD >1</TD>
</TR>
</tbody><tbody><TR >
<TD >SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|Selector1~1</TD>
<TD >1</TD>
</TR>
</tbody><tbody><TR >
<TD >SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|Selector1~0</TD>
<TD >1</TD>
</TR>
</tbody><tbody><TR >
<TD >SCSI_SM:u_SCSI_SM|RIFIFO_o~1</TD>
<TD >1</TD>
</TR>
</tbody><tbody><TR >
<TD >SCSI_SM:u_SCSI_SM|RIFIFO_o~0</TD>
<TD >1</TD>
</TR>
</tbody><tbody><TR >
<TD >SCSI_SM:u_SCSI_SM|RIFIFO_d</TD>
<TD >1</TD>
</TR>
</tbody><tbody><TR >
<TD >SCSI_SM:u_SCSI_SM|RDFIFO_o~0</TD>
<TD >1</TD>
</TR>
</tbody><tbody><TR >
<TD >registers:u_registers|addr_decoder:u_addr_decoder|WDREGREQ</TD>
<TD >1</TD>
</TR>
</tbody><tbody><TR >
<TD >SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|Selector12~0</TD>
<TD >1</TD>
</TR>
</tbody><tbody><TR >
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|Equal2~2</TD>
<TD >1</TD>
</TR>
</tbody><tbody><TR >
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|Equal2~1</TD>
<TD >1</TD>
</TR>
</tbody><tbody><TR >
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|Equal2~0</TD>
<TD >1</TD>
</TR>
</tbody><tbody><TR >
<TD >registers:u_registers|FLUSHFIFO~0</TD>
<TD >1</TD>
</TR>
</tbody><tbody><TR >
<TD >CPU_SM:u_CPU_SM|STOPFLUSH</TD>
<TD >1</TD>
</TR>
</tbody><tbody><TR >
<TD >registers:u_registers|addr_decoder:u_addr_decoder|FLUSH_~1</TD>
<TD >1</TD>
</TR>
</tbody><tbody><TR >
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|FIFOEMPTY~4</TD>
<TD >1</TD>
</TR>
</tbody><tbody><TR >
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|FIFOEMPTY~3</TD>
<TD >1</TD>
</TR>
</tbody><tbody><TR >
<TD >fifo:int_fifo|fifo__full_empty_ctr:u_full_empty_ctr|FIFOEMPTY~2</TD>
<TD >1</TD>
</TR>
</tbody><tbody><TR >
<TD >fifo:int_fifo|fifo_byte_ptr:u_byte_ptr|BO0~0</TD>
<TD >1</TD>
</TR>
</tbody><tbody><TR >
<TD >fifo:int_fifo|fifo_byte_ptr:u_byte_ptr|BO1~1</TD>
<TD >1</TD>
</TR>
</tbody><tbody><TR >
<TD >fifo:int_fifo|fifo_byte_ptr:u_byte_ptr|BO1~0</TD>
<TD >1</TD>
</TR>
</tbody><tbody><TR >
<TD >CPU_SM:u_CPU_SM|cpudff5:u_cpudff5|cpudff5_d~9</TD>
<TD >1</TD>
</TR>
</tbody><tbody><TR >
<TD >CPU_SM:u_CPU_SM|cpudff5:u_cpudff5|cpudff5_d~8</TD>
<TD >1</TD>
</TR>
</tbody><tbody><TR >
<TD >CPU_SM:u_CPU_SM|cpudff5:u_cpudff5|cpudff5_d~7</TD>
<TD >1</TD>
</TR>
</tbody><tbody><TR >
<TD >CPU_SM:u_CPU_SM|cpudff5:u_cpudff5|cpudff5_d~6</TD>
<TD >1</TD>
</TR>
</tbody><tbody><TR >
<TD >CPU_SM:u_CPU_SM|cpudff5:u_cpudff5|cpudff5_d~5</TD>
<TD >1</TD>
</TR>
</tbody><tbody><TR >
<TD >CPU_SM:u_CPU_SM|cpudff5:u_cpudff5|cpudff5_d~4</TD>
<TD >1</TD>
</TR>
</tbody><tbody><TR >
<TD >CPU_SM:u_CPU_SM|cpudff5:u_cpudff5|cpudff5_d~3</TD>
<TD >1</TD>
</TR>
</tbody><tbody><TR >
<TD >CPU_SM:u_CPU_SM|cpudff5:u_cpudff5|cpudff5_d~2</TD>
<TD >1</TD>
</TR>
</tbody><tbody><TR >
<TD >CPU_SM:u_CPU_SM|aCYCLEDONE_~1</TD>
<TD >1</TD>
</TR>
</tbody><tbody><TR >
<TD >CPU_SM:u_CPU_SM|aCYCLEDONE_~0</TD>
<TD >1</TD>
</TR>
</tbody><tbody><TR >
<TD >CPU_SM:u_CPU_SM|cpudff3:u_cpudff3|cpudff3_d~9</TD>
<TD >1</TD>
</TR>
</tbody><tbody><TR >
<TD >CPU_SM:u_CPU_SM|cpudff3:u_cpudff3|cpudff3_d~8</TD>
<TD >1</TD>
</TR>
</tbody><tbody><TR >
<TD >CPU_SM:u_CPU_SM|cpudff3:u_cpudff3|cpudff3_d~7</TD>
<TD >1</TD>
</TR>
</tbody><tbody><TR >
<TD >CPU_SM:u_CPU_SM|cpudff3:u_cpudff3|cpudff3_d~6</TD>
<TD >1</TD>
</TR>
</tbody><tbody><TR >
<TD >CPU_SM:u_CPU_SM|cpudff3:u_cpudff3|cpudff3_d~5</TD>
<TD >1</TD>
</TR>
</tbody><tbody><TR >
<TD >CPU_SM:u_CPU_SM|cpudff3:u_cpudff3|cpudff3_d~4</TD>
<TD >1</TD>
</TR>
</tbody><tbody><TR >
<TD >CPU_SM:u_CPU_SM|cpudff3:u_cpudff3|p3a~0</TD>
<TD >1</TD>
</TR>
</tbody><tbody><TR >
<TD >CPU_SM:u_CPU_SM|cpudff3:u_cpudff3|cpudff3_d~3</TD>
<TD >1</TD>
</TR>
</tbody><tbody><TR >
<TD >CPU_SM:u_CPU_SM|cpudff3:u_cpudff3|cpudff3_d~2</TD>
<TD >1</TD>
</TR>
</tbody><tbody><TR >
<TD >CPU_SM:u_CPU_SM|cpudff3:u_cpudff3|cpudff3_d~1</TD>
<TD >1</TD>
</TR>
</tbody><tbody><TR >
<TD >CPU_SM:u_CPU_SM|cpudff4:u_cpudff4|cpudff4_d~9</TD>
<TD >1</TD>
</TR>
</tbody><tbody><TR >
<TD >CPU_SM:u_CPU_SM|cpudff4:u_cpudff4|cpudff4_d~8</TD>
<TD >1</TD>
</TR>
</tbody><tbody><TR >
<TD >CPU_SM:u_CPU_SM|cpudff4:u_cpudff4|cpudff4_d~7</TD>
<TD >1</TD>
</TR>
</tbody><tbody><TR >
<TD >CPU_SM:u_CPU_SM|cpudff4:u_cpudff4|cpudff4_d~6</TD>
<TD >1</TD>
</TR>
</tbody><tbody><TR >
<TD >CPU_SM:u_CPU_SM|cpudff4:u_cpudff4|cpudff4_d~5</TD>
<TD >1</TD>
</TR>
</tbody><tbody><TR >
<TD >CPU_SM:u_CPU_SM|CPU_SM_inputs:u_CPU_SM_inputs|E[21]~25</TD>
<TD >1</TD>
</TR>
</tbody><tbody><TR >
<TD >CPU_SM:u_CPU_SM|cpudff4:u_cpudff4|cpudff4_d~4</TD>
<TD >1</TD>
</TR>
</tbody><tbody><TR >
<TD >CPU_SM:u_CPU_SM|cpudff4:u_cpudff4|cpudff4_d~3</TD>
<TD >1</TD>
</TR>
</tbody><tbody><TR >
<TD >CPU_SM:u_CPU_SM|CPU_SM_inputs:u_CPU_SM_inputs|nE~3</TD>
<TD >1</TD>
</TR>
</tbody><tbody><TR >
<TD >CPU_SM:u_CPU_SM|cpudff4:u_cpudff4|cpudff4_d~2</TD>
<TD >1</TD>
</TR>
</tbody><tbody><TR >
<TD >CPU_SM:u_CPU_SM|cpudff4:u_cpudff4|cpudff4_d~1</TD>
<TD >1</TD>
</TR>
</tbody><tbody><TR >
<TD >CPU_SM:u_CPU_SM|cpudff4:u_cpudff4|cpudff4_d~0</TD>
<TD >1</TD>
</TR>
</tbody><tbody><TR >
<TD >CPU_SM:u_CPU_SM|cpudff2:u_cpudff2|cpudff2_d~7</TD>
<TD >1</TD>
</TR>
</tbody><tbody><TR >
<TD >CPU_SM:u_CPU_SM|cpudff2:u_cpudff2|cpudff2_d~6</TD>
<TD >1</TD>
</TR>
</tbody><tbody><TR >
<TD >CPU_SM:u_CPU_SM|cpudff2:u_cpudff2|cpudff2_d~5</TD>
<TD >1</TD>
</TR>
</tbody><tbody><TR >
<TD >CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|SIZE1_X~3</TD>
<TD >1</TD>
</TR>
</tbody><tbody><TR >
<TD >CPU_SM:u_CPU_SM|cpudff2:u_cpudff2|cpudff2_d~3</TD>
<TD >1</TD>
</TR>
</tbody><tbody><TR >
<TD >CPU_SM:u_CPU_SM|cpudff2:u_cpudff2|cpudff2_d~2</TD>
<TD >1</TD>
</TR>
</tbody><tbody><TR >
<TD >CPU_SM:u_CPU_SM|cpudff2:u_cpudff2|cpudff2_d~1</TD>
<TD >1</TD>
</TR>
</tbody><tbody><TR >
<TD >CPU_SM:u_CPU_SM|CPU_SM_inputs:u_CPU_SM_inputs|E[27]~22</TD>
<TD >1</TD>
</TR>
</tbody><tbody><TR >
<TD >CPU_SM:u_CPU_SM|cpudff1:u_cpudff1|p1c~2</TD>
<TD >1</TD>
</TR>
</tbody><tbody><TR >
<TD >CPU_SM:u_CPU_SM|cpudff2:u_cpudff2|p2c~1</TD>
<TD >1</TD>
</TR>
</tbody><tbody><TR >
<TD >CPU_SM:u_CPU_SM|cpudff1:u_cpudff1|cpudff1_d~5</TD>
<TD >1</TD>
</TR>
</tbody><tbody><TR >
<TD >CPU_SM:u_CPU_SM|cpudff1:u_cpudff1|p1c~1</TD>
<TD >1</TD>
</TR>
</tbody><tbody><TR >
<TD >CPU_SM:u_CPU_SM|cpudff1:u_cpudff1|cpudff1_d~4</TD>
<TD >1</TD>
</TR>
</tbody><tbody><TR >
<TD >CPU_SM:u_CPU_SM|cpudff1:u_cpudff1|cpudff1_d~2</TD>
<TD >1</TD>
</TR>
</tbody><tbody><TR >
<TD >CPU_SM:u_CPU_SM|CPU_SM_inputs:u_CPU_SM_inputs|E[60]~18</TD>
<TD >1</TD>
</TR>
</tbody><tbody><TR >
<TD >CPU_SM:u_CPU_SM|CPU_SM_inputs:u_CPU_SM_inputs|E[43]~17</TD>
<TD >1</TD>
</TR>
</tbody><tbody><TR >
<TD >CPU_SM:u_CPU_SM|cpudff1:u_cpudff1|cpudff1_d~1</TD>
<TD >1</TD>
</TR>
</tbody><tbody><TR >
<TD >CPU_SM:u_CPU_SM|cpudff1:u_cpudff1|cpudff1_d~0</TD>
<TD >1</TD>
</TR>
</tbody><tbody><TR >
<TD >registers:u_registers|registers_cntr:u_registers_cntr|CNTR_O[2]~3</TD>
<TD >1</TD>
</TR>
</tbody><tbody><TR >
<TD >registers:u_registers|registers_cntr:u_registers_cntr|CNTR_O[1]~2</TD>
<TD >1</TD>
</TR>
</tbody><tbody><TR >
<TD >SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|Selector24~0</TD>
<TD >1</TD>
</TR>
</tbody><tbody><TR >
<TD >SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|Selector25~1</TD>
<TD >1</TD>
</TR>
</tbody><tbody><TR >
<TD >registers:u_registers|registers_cntr:u_registers_cntr|CNTR_O[4]~1</TD>
<TD >1</TD>
</TR>
</tbody><tbody><TR >
<TD >SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|WideOr30</TD>
<TD >1</TD>
</TR>
</tbody><tbody><TR >
<TD >SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|WideOr30~0</TD>
<TD >1</TD>
</TR>
</tbody><tbody><TR >
<TD >SCSI_SM:u_SCSI_SM|SCSI_SM_INTERNALS:u_SCSI_SM_INTERNALS|Selector0~3</TD>
<TD >1</TD>
</TR>
</tbody><tbody><TR >
<TD >CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|nBREQ_d~5</TD>
<TD >1</TD>
</TR>
</tbody><tbody><TR >
<TD >CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|SIZE1_d~6</TD>
<TD >1</TD>
</TR>
</tbody><tbody><TR >
<TD >CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|SIZE1_X~1</TD>
<TD >1</TD>
</TR>
</tbody><tbody><TR >
<TD >CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|SIZE1_d~5</TD>
<TD >1</TD>
</TR>
</tbody><tbody><TR >
<TD >CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|SIZE1_d~4</TD>
<TD >1</TD>
</TR>
</tbody><tbody><TR >
<TD >CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|SIZE1_d~3</TD>
<TD >1</TD>
</TR>
</tbody><tbody><TR >
<TD >CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|SIZE1_d~2</TD>
<TD >1</TD>
</TR>
</tbody><tbody><TR >
<TD >CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|SIZE1_d~1</TD>
<TD >1</TD>
</TR>
</tbody><tbody><TR >
<TD >CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|SIZE1_d~0</TD>
<TD >1</TD>
</TR>
</tbody><tbody><TR >
<TD >CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|BGACK_d~2</TD>
<TD >1</TD>
</TR>
</tbody><tbody><TR >
<TD >CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|BGACK_d~1</TD>
<TD >1</TD>
</TR>
</tbody><tbody><TR >
<TD >CPU_SM:u_CPU_SM|CPU_SM_outputs:u_CPU_SM_outputs|BGACK_d~0</TD>
<TD >1</TD>
</TR>
</tbody><tbody><TR >
<TD >datapath:u_datapath|DOEL_~0</TD>
<TD >1</TD>
</TR>
</tbody><tbody><TR >
<TD >_LED_WR~0</TD>
<TD >1</TD>
</TR>
</tbody><tbody><TR >
<TD >_LED_RD~0</TD>
<TD >1</TD>
</TR>
</tbody><tbody><TR >
<TD >_IOW~0</TD>
<TD >1</TD>
</TR>
</tbody><tbody><TR >
<TD >SCSI_SM:u_SCSI_SM|WE_o</TD>
<TD >1</TD>
</TR>
</tbody><tbody><TR >
<TD >_IOR~0</TD>
<TD >1</TD>
</TR>
</tbody><tbody><TR >
<TD >CPU_SM:u_CPU_SM|BREQ</TD>
<TD >1</TD>
</TR>
</tbody><tbody><TR >
<TD >_SIZ1~0</TD>
<TD >1</TD>
</TR>
</tbody><tbody><TR >
<TD >CPU_SM:u_CPU_SM|SIZE1</TD>
<TD >1</TD>
</TR>
</tbody><tbody><TR >
<TD >registers:u_registers|registers_istr:u_registers_istr|INT_O_</TD>
<TD >1</TD>
</TR>
</tbody></TABLE>

<noscript>JavaScript must be enabled to view the report.</noscript>
</BODY>
</HTML>
