{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Nov 30 18:01:57 2013 " "Info: Processing started: Sat Nov 30 18:01:57 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off skeleton -c skeleton " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off skeleton -c skeleton" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "skeleton EP2C35F672C7 " "Info: Selected device EP2C35F672C7 for design \"skeleton\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is not available with your current license" {  } {  } 0 0 "Feature %1!s! is not available with your current license" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C7 " "Info: Device EP2C50F672C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C7 " "Info: Device EP2C70F672C7 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Info: Pin ~ASDO~ is reserved at location E3" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Info: Pin ~nCSO~ is reserved at location D3" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Info: Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "64 84 " "Warning: No exact pin location assignment(s) for 64 pins of 84 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dmem_out_d\[0\] " "Info: Pin dmem_out_d\[0\] not assigned to an exact location on the device" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" { dmem_out_d[0] } } } { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/processor.vhd" 20 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { dmem_out_d[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dmem_out_d\[1\] " "Info: Pin dmem_out_d\[1\] not assigned to an exact location on the device" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" { dmem_out_d[1] } } } { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/processor.vhd" 20 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { dmem_out_d[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dmem_out_d\[2\] " "Info: Pin dmem_out_d\[2\] not assigned to an exact location on the device" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" { dmem_out_d[2] } } } { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/processor.vhd" 20 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { dmem_out_d[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dmem_out_d\[3\] " "Info: Pin dmem_out_d\[3\] not assigned to an exact location on the device" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" { dmem_out_d[3] } } } { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/processor.vhd" 20 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { dmem_out_d[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dmem_out_d\[4\] " "Info: Pin dmem_out_d\[4\] not assigned to an exact location on the device" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" { dmem_out_d[4] } } } { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/processor.vhd" 20 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { dmem_out_d[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dmem_out_d\[5\] " "Info: Pin dmem_out_d\[5\] not assigned to an exact location on the device" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" { dmem_out_d[5] } } } { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/processor.vhd" 20 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { dmem_out_d[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dmem_out_d\[6\] " "Info: Pin dmem_out_d\[6\] not assigned to an exact location on the device" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" { dmem_out_d[6] } } } { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/processor.vhd" 20 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { dmem_out_d[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dmem_out_d\[7\] " "Info: Pin dmem_out_d\[7\] not assigned to an exact location on the device" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" { dmem_out_d[7] } } } { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/processor.vhd" 20 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { dmem_out_d[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dmem_out_d\[8\] " "Info: Pin dmem_out_d\[8\] not assigned to an exact location on the device" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" { dmem_out_d[8] } } } { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/processor.vhd" 20 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { dmem_out_d[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dmem_out_d\[9\] " "Info: Pin dmem_out_d\[9\] not assigned to an exact location on the device" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" { dmem_out_d[9] } } } { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/processor.vhd" 20 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { dmem_out_d[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dmem_out_d\[10\] " "Info: Pin dmem_out_d\[10\] not assigned to an exact location on the device" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" { dmem_out_d[10] } } } { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/processor.vhd" 20 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { dmem_out_d[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dmem_out_d\[11\] " "Info: Pin dmem_out_d\[11\] not assigned to an exact location on the device" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" { dmem_out_d[11] } } } { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/processor.vhd" 20 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { dmem_out_d[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dmem_out_d\[12\] " "Info: Pin dmem_out_d\[12\] not assigned to an exact location on the device" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" { dmem_out_d[12] } } } { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/processor.vhd" 20 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { dmem_out_d[12] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dmem_out_d\[13\] " "Info: Pin dmem_out_d\[13\] not assigned to an exact location on the device" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" { dmem_out_d[13] } } } { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/processor.vhd" 20 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { dmem_out_d[13] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dmem_out_d\[14\] " "Info: Pin dmem_out_d\[14\] not assigned to an exact location on the device" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" { dmem_out_d[14] } } } { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/processor.vhd" 20 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { dmem_out_d[14] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dmem_out_d\[15\] " "Info: Pin dmem_out_d\[15\] not assigned to an exact location on the device" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" { dmem_out_d[15] } } } { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/processor.vhd" 20 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { dmem_out_d[15] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dmem_out_d\[16\] " "Info: Pin dmem_out_d\[16\] not assigned to an exact location on the device" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" { dmem_out_d[16] } } } { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/processor.vhd" 20 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { dmem_out_d[16] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dmem_out_d\[17\] " "Info: Pin dmem_out_d\[17\] not assigned to an exact location on the device" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" { dmem_out_d[17] } } } { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/processor.vhd" 20 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { dmem_out_d[17] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dmem_out_d\[18\] " "Info: Pin dmem_out_d\[18\] not assigned to an exact location on the device" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" { dmem_out_d[18] } } } { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/processor.vhd" 20 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { dmem_out_d[18] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dmem_out_d\[19\] " "Info: Pin dmem_out_d\[19\] not assigned to an exact location on the device" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" { dmem_out_d[19] } } } { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/processor.vhd" 20 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { dmem_out_d[19] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dmem_out_d\[20\] " "Info: Pin dmem_out_d\[20\] not assigned to an exact location on the device" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" { dmem_out_d[20] } } } { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/processor.vhd" 20 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { dmem_out_d[20] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dmem_out_d\[21\] " "Info: Pin dmem_out_d\[21\] not assigned to an exact location on the device" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" { dmem_out_d[21] } } } { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/processor.vhd" 20 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { dmem_out_d[21] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dmem_out_d\[22\] " "Info: Pin dmem_out_d\[22\] not assigned to an exact location on the device" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" { dmem_out_d[22] } } } { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/processor.vhd" 20 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { dmem_out_d[22] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dmem_out_d\[23\] " "Info: Pin dmem_out_d\[23\] not assigned to an exact location on the device" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" { dmem_out_d[23] } } } { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/processor.vhd" 20 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { dmem_out_d[23] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dmem_out_d\[24\] " "Info: Pin dmem_out_d\[24\] not assigned to an exact location on the device" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" { dmem_out_d[24] } } } { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/processor.vhd" 20 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { dmem_out_d[24] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dmem_out_d\[25\] " "Info: Pin dmem_out_d\[25\] not assigned to an exact location on the device" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" { dmem_out_d[25] } } } { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/processor.vhd" 20 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { dmem_out_d[25] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dmem_out_d\[26\] " "Info: Pin dmem_out_d\[26\] not assigned to an exact location on the device" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" { dmem_out_d[26] } } } { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/processor.vhd" 20 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { dmem_out_d[26] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dmem_out_d\[27\] " "Info: Pin dmem_out_d\[27\] not assigned to an exact location on the device" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" { dmem_out_d[27] } } } { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/processor.vhd" 20 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { dmem_out_d[27] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dmem_out_d\[28\] " "Info: Pin dmem_out_d\[28\] not assigned to an exact location on the device" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" { dmem_out_d[28] } } } { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/processor.vhd" 20 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { dmem_out_d[28] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dmem_out_d\[29\] " "Info: Pin dmem_out_d\[29\] not assigned to an exact location on the device" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" { dmem_out_d[29] } } } { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/processor.vhd" 20 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { dmem_out_d[29] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dmem_out_d\[30\] " "Info: Pin dmem_out_d\[30\] not assigned to an exact location on the device" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" { dmem_out_d[30] } } } { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/processor.vhd" 20 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { dmem_out_d[30] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "dmem_out_d\[31\] " "Info: Pin dmem_out_d\[31\] not assigned to an exact location on the device" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" { dmem_out_d[31] } } } { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/processor.vhd" 20 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { dmem_out_d[31] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rf_in\[0\] " "Info: Pin rf_in\[0\] not assigned to an exact location on the device" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" { rf_in[0] } } } { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/processor.vhd" 25 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { rf_in[0] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rf_in\[1\] " "Info: Pin rf_in\[1\] not assigned to an exact location on the device" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" { rf_in[1] } } } { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/processor.vhd" 25 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { rf_in[1] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rf_in\[2\] " "Info: Pin rf_in\[2\] not assigned to an exact location on the device" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" { rf_in[2] } } } { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/processor.vhd" 25 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { rf_in[2] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rf_in\[3\] " "Info: Pin rf_in\[3\] not assigned to an exact location on the device" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" { rf_in[3] } } } { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/processor.vhd" 25 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { rf_in[3] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rf_in\[4\] " "Info: Pin rf_in\[4\] not assigned to an exact location on the device" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" { rf_in[4] } } } { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/processor.vhd" 25 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { rf_in[4] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rf_in\[5\] " "Info: Pin rf_in\[5\] not assigned to an exact location on the device" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" { rf_in[5] } } } { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/processor.vhd" 25 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { rf_in[5] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rf_in\[6\] " "Info: Pin rf_in\[6\] not assigned to an exact location on the device" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" { rf_in[6] } } } { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/processor.vhd" 25 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { rf_in[6] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rf_in\[7\] " "Info: Pin rf_in\[7\] not assigned to an exact location on the device" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" { rf_in[7] } } } { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/processor.vhd" 25 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { rf_in[7] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rf_in\[8\] " "Info: Pin rf_in\[8\] not assigned to an exact location on the device" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" { rf_in[8] } } } { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/processor.vhd" 25 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { rf_in[8] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rf_in\[9\] " "Info: Pin rf_in\[9\] not assigned to an exact location on the device" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" { rf_in[9] } } } { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/processor.vhd" 25 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { rf_in[9] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rf_in\[10\] " "Info: Pin rf_in\[10\] not assigned to an exact location on the device" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" { rf_in[10] } } } { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/processor.vhd" 25 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { rf_in[10] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rf_in\[11\] " "Info: Pin rf_in\[11\] not assigned to an exact location on the device" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" { rf_in[11] } } } { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/processor.vhd" 25 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { rf_in[11] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rf_in\[12\] " "Info: Pin rf_in\[12\] not assigned to an exact location on the device" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" { rf_in[12] } } } { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/processor.vhd" 25 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { rf_in[12] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rf_in\[13\] " "Info: Pin rf_in\[13\] not assigned to an exact location on the device" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" { rf_in[13] } } } { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/processor.vhd" 25 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { rf_in[13] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rf_in\[14\] " "Info: Pin rf_in\[14\] not assigned to an exact location on the device" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" { rf_in[14] } } } { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/processor.vhd" 25 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { rf_in[14] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rf_in\[15\] " "Info: Pin rf_in\[15\] not assigned to an exact location on the device" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" { rf_in[15] } } } { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/processor.vhd" 25 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { rf_in[15] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rf_in\[16\] " "Info: Pin rf_in\[16\] not assigned to an exact location on the device" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" { rf_in[16] } } } { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/processor.vhd" 25 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { rf_in[16] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rf_in\[17\] " "Info: Pin rf_in\[17\] not assigned to an exact location on the device" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" { rf_in[17] } } } { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/processor.vhd" 25 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { rf_in[17] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rf_in\[18\] " "Info: Pin rf_in\[18\] not assigned to an exact location on the device" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" { rf_in[18] } } } { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/processor.vhd" 25 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { rf_in[18] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rf_in\[19\] " "Info: Pin rf_in\[19\] not assigned to an exact location on the device" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" { rf_in[19] } } } { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/processor.vhd" 25 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { rf_in[19] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rf_in\[20\] " "Info: Pin rf_in\[20\] not assigned to an exact location on the device" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" { rf_in[20] } } } { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/processor.vhd" 25 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { rf_in[20] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rf_in\[21\] " "Info: Pin rf_in\[21\] not assigned to an exact location on the device" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" { rf_in[21] } } } { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/processor.vhd" 25 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { rf_in[21] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rf_in\[22\] " "Info: Pin rf_in\[22\] not assigned to an exact location on the device" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" { rf_in[22] } } } { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/processor.vhd" 25 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { rf_in[22] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rf_in\[23\] " "Info: Pin rf_in\[23\] not assigned to an exact location on the device" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" { rf_in[23] } } } { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/processor.vhd" 25 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { rf_in[23] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rf_in\[24\] " "Info: Pin rf_in\[24\] not assigned to an exact location on the device" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" { rf_in[24] } } } { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/processor.vhd" 25 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { rf_in[24] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rf_in\[25\] " "Info: Pin rf_in\[25\] not assigned to an exact location on the device" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" { rf_in[25] } } } { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/processor.vhd" 25 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { rf_in[25] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rf_in\[26\] " "Info: Pin rf_in\[26\] not assigned to an exact location on the device" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" { rf_in[26] } } } { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/processor.vhd" 25 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { rf_in[26] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rf_in\[27\] " "Info: Pin rf_in\[27\] not assigned to an exact location on the device" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" { rf_in[27] } } } { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/processor.vhd" 25 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { rf_in[27] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rf_in\[28\] " "Info: Pin rf_in\[28\] not assigned to an exact location on the device" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" { rf_in[28] } } } { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/processor.vhd" 25 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { rf_in[28] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rf_in\[29\] " "Info: Pin rf_in\[29\] not assigned to an exact location on the device" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" { rf_in[29] } } } { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/processor.vhd" 25 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { rf_in[29] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rf_in\[30\] " "Info: Pin rf_in\[30\] not assigned to an exact location on the device" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" { rf_in[30] } } } { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/processor.vhd" 25 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { rf_in[30] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "rf_in\[31\] " "Info: Pin rf_in\[31\] not assigned to an exact location on the device" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" { rf_in[31] } } } { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/processor.vhd" 25 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { rf_in[31] } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 0 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "reset (placed in PIN N25 (CLK4, LVDSCLK2p, Input)) " "Info: Automatically promoted node reset (placed in PIN N25 (CLK4, LVDSCLK2p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G6 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G6" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "comb~0 " "Info: Destination node comb~0" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { comb~0 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "comb~2 " "Info: Destination node comb~2" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { comb~2 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "comb~3 " "Info: Destination node comb~3" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { comb~3 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "comb~1 " "Info: Destination node comb~1" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { comb~1 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/pin_planner.ppl" { reset } } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "reset" } } } } { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/processor.vhd" 6 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "ctrl_bnedx_bltdx~2  " "Info: Automatically promoted node ctrl_bnedx_bltdx~2 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "reg_32:PC_set_val\|dflipflop:\\G1:5:d\|output~2 " "Info: Destination node reg_32:PC_set_val\|dflipflop:\\G1:5:d\|output~2" {  } { { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg_32:PC_set_val|dflipflop:\G1:5:d|output~2 } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "pc_set_buff " "Info: Destination node pc_set_buff" {  } { { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/processor.vhd" 189 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { pc_set_buff } "NODE_NAME" } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/processor.vhd" 252 -1 0 } } { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { ctrl_bnedx_bltdx~2 } "NODE_NAME" } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "64 unused 3.3V 0 64 0 " "Info: Number of I/O pins in group: 64 (unused VREF, 3.3V VCCIO, 0 input, 64 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 0 64 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  64 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 2 57 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 2 total pin(s) used --  57 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 56 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 58 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use 3.3V 9 56 " "Info: I/O bank number 5 does not use VREF pins and has 3.3V VCCIO pins. 9 total pin(s) used --  56 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use 3.3V 12 47 " "Info: I/O bank number 6 does not use VREF pins and has 3.3V VCCIO pins. 12 total pin(s) used --  47 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 58 " "Info: I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  58 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 56 " "Info: I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  56 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Info: Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:04 " "Info: Fitter placement operations ending: elapsed time is 00:00:04" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "35.256 ns register register " "Info: Estimated most critical path is register to register delay of 35.256 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns reg_32:IRlatch_DX\|dflipflop:\\G1:20:d\|output 1 REG LAB_X55_Y12 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X55_Y12; Fanout = 2; REG Node = 'reg_32:IRlatch_DX\|dflipflop:\\G1:20:d\|output'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reg_32:IRlatch_DX|dflipflop:\G1:20:d|output } "NODE_NAME" } } { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.793 ns) + CELL(0.178 ns) 1.971 ns compare_B\[18\]~79 2 COMB LAB_X49_Y16 1 " "Info: 2: + IC(1.793 ns) + CELL(0.178 ns) = 1.971 ns; Loc. = LAB_X49_Y16; Fanout = 1; COMB Node = 'compare_B\[18\]~79'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.971 ns" { reg_32:IRlatch_DX|dflipflop:\G1:20:d|output compare_B[18]~79 } "NODE_NAME" } } { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/processor.vhd" 182 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.355 ns) + CELL(0.322 ns) 2.648 ns compare_B\[18\]~81 3 COMB LAB_X49_Y16 6 " "Info: 3: + IC(0.355 ns) + CELL(0.322 ns) = 2.648 ns; Loc. = LAB_X49_Y16; Fanout = 6; COMB Node = 'compare_B\[18\]~81'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.677 ns" { compare_B[18]~79 compare_B[18]~81 } "NODE_NAME" } } { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/processor.vhd" 182 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.355 ns) + CELL(0.322 ns) 3.325 ns compare_B\[18\]~152 4 COMB LAB_X49_Y16 1 " "Info: 4: + IC(0.355 ns) + CELL(0.322 ns) = 3.325 ns; Loc. = LAB_X49_Y16; Fanout = 1; COMB Node = 'compare_B\[18\]~152'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.677 ns" { compare_B[18]~81 compare_B[18]~152 } "NODE_NAME" } } { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/processor.vhd" 182 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.062 ns) + CELL(0.178 ns) 4.565 ns compare_B\[18\]~92 5 COMB LAB_X46_Y16 41 " "Info: 5: + IC(1.062 ns) + CELL(0.178 ns) = 4.565 ns; Loc. = LAB_X46_Y16; Fanout = 41; COMB Node = 'compare_B\[18\]~92'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.240 ns" { compare_B[18]~152 compare_B[18]~92 } "NODE_NAME" } } { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/processor.vhd" 182 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.938 ns) + CELL(0.322 ns) 5.825 ns compare_B\[8\]~97 6 COMB LAB_X47_Y18 1 " "Info: 6: + IC(0.938 ns) + CELL(0.322 ns) = 5.825 ns; Loc. = LAB_X47_Y18; Fanout = 1; COMB Node = 'compare_B\[8\]~97'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.260 ns" { compare_B[18]~92 compare_B[8]~97 } "NODE_NAME" } } { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/processor.vhd" 182 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.355 ns) + CELL(0.319 ns) 6.499 ns compare_B\[8\]~98 7 COMB LAB_X47_Y18 5 " "Info: 7: + IC(0.355 ns) + CELL(0.319 ns) = 6.499 ns; Loc. = LAB_X47_Y18; Fanout = 5; COMB Node = 'compare_B\[8\]~98'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.674 ns" { compare_B[8]~97 compare_B[8]~98 } "NODE_NAME" } } { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/processor.vhd" 182 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.793 ns) + CELL(0.322 ns) 8.614 ns comparator_32:compare\|carrysaveadder:subtraction\|onebitadder:\\IFF2:27:IFF3:5:G2:halfadder3\|sum~1 8 COMB LAB_X29_Y18 6 " "Info: 8: + IC(1.793 ns) + CELL(0.322 ns) = 8.614 ns; Loc. = LAB_X29_Y18; Fanout = 6; COMB Node = 'comparator_32:compare\|carrysaveadder:subtraction\|onebitadder:\\IFF2:27:IFF3:5:G2:halfadder3\|sum~1'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.115 ns" { compare_B[8]~98 comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:27:IFF3:5:G2:halfadder3|sum~1 } "NODE_NAME" } } { "hw3/onebitadder.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.589 ns) + CELL(0.322 ns) 9.525 ns comparator_32:compare\|carrysaveadder:subtraction\|onebitadder:\\IFF2:29:IFF3:8:G2:halfadder3\|sum~1 9 COMB LAB_X30_Y18 1 " "Info: 9: + IC(0.589 ns) + CELL(0.322 ns) = 9.525 ns; Loc. = LAB_X30_Y18; Fanout = 1; COMB Node = 'comparator_32:compare\|carrysaveadder:subtraction\|onebitadder:\\IFF2:29:IFF3:8:G2:halfadder3\|sum~1'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.911 ns" { comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:27:IFF3:5:G2:halfadder3|sum~1 comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:29:IFF3:8:G2:halfadder3|sum~1 } "NODE_NAME" } } { "hw3/onebitadder.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.355 ns) + CELL(0.322 ns) 10.202 ns comparator_32:compare\|carrysaveadder:subtraction\|onebitadder:\\IFF2:29:IFF3:8:G2:halfadder3\|sum~2 10 COMB LAB_X30_Y18 6 " "Info: 10: + IC(0.355 ns) + CELL(0.322 ns) = 10.202 ns; Loc. = LAB_X30_Y18; Fanout = 6; COMB Node = 'comparator_32:compare\|carrysaveadder:subtraction\|onebitadder:\\IFF2:29:IFF3:8:G2:halfadder3\|sum~2'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.677 ns" { comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:29:IFF3:8:G2:halfadder3|sum~1 comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:29:IFF3:8:G2:halfadder3|sum~2 } "NODE_NAME" } } { "hw3/onebitadder.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.589 ns) + CELL(0.322 ns) 11.113 ns comparator_32:compare\|carrysaveadder:subtraction\|onebitadder:\\IFF2:28:IFF3:7:G2:halfadder3\|carryout~1 11 COMB LAB_X29_Y18 1 " "Info: 11: + IC(0.589 ns) + CELL(0.322 ns) = 11.113 ns; Loc. = LAB_X29_Y18; Fanout = 1; COMB Node = 'comparator_32:compare\|carrysaveadder:subtraction\|onebitadder:\\IFF2:28:IFF3:7:G2:halfadder3\|carryout~1'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.911 ns" { comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:29:IFF3:8:G2:halfadder3|sum~2 comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:28:IFF3:7:G2:halfadder3|carryout~1 } "NODE_NAME" } } { "hw3/onebitadder.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.355 ns) + CELL(0.322 ns) 11.790 ns comparator_32:compare\|carrysaveadder:subtraction\|onebitadder:\\IFF2:28:IFF3:7:G2:halfadder3\|carryout~2 12 COMB LAB_X29_Y18 9 " "Info: 12: + IC(0.355 ns) + CELL(0.322 ns) = 11.790 ns; Loc. = LAB_X29_Y18; Fanout = 9; COMB Node = 'comparator_32:compare\|carrysaveadder:subtraction\|onebitadder:\\IFF2:28:IFF3:7:G2:halfadder3\|carryout~2'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.677 ns" { comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:28:IFF3:7:G2:halfadder3|carryout~1 comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:28:IFF3:7:G2:halfadder3|carryout~2 } "NODE_NAME" } } { "hw3/onebitadder.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.260 ns) + CELL(0.322 ns) 13.372 ns comparator_32:compare\|carrysaveadder:subtraction\|onebitadder:\\IFF2:25:IFF3:6:G2:halfadder3\|sum~2 13 COMB LAB_X31_Y20 1 " "Info: 13: + IC(1.260 ns) + CELL(0.322 ns) = 13.372 ns; Loc. = LAB_X31_Y20; Fanout = 1; COMB Node = 'comparator_32:compare\|carrysaveadder:subtraction\|onebitadder:\\IFF2:25:IFF3:6:G2:halfadder3\|sum~2'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.582 ns" { comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:28:IFF3:7:G2:halfadder3|carryout~2 comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:25:IFF3:6:G2:halfadder3|sum~2 } "NODE_NAME" } } { "hw3/onebitadder.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.499 ns) + CELL(0.178 ns) 14.049 ns comparator_32:compare\|carrysaveadder:subtraction\|onebitadder:\\IFF2:25:IFF3:6:G2:halfadder3\|sum~3 14 COMB LAB_X31_Y20 7 " "Info: 14: + IC(0.499 ns) + CELL(0.178 ns) = 14.049 ns; Loc. = LAB_X31_Y20; Fanout = 7; COMB Node = 'comparator_32:compare\|carrysaveadder:subtraction\|onebitadder:\\IFF2:25:IFF3:6:G2:halfadder3\|sum~3'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.677 ns" { comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:25:IFF3:6:G2:halfadder3|sum~2 comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:25:IFF3:6:G2:halfadder3|sum~3 } "NODE_NAME" } } { "hw3/onebitadder.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.087 ns) + CELL(0.177 ns) 15.313 ns comparator_32:compare\|carrysaveadder:subtraction\|onebitadder:\\IFF2:23:IFF3:5:G2:halfadder3\|sum~6 15 COMB LAB_X30_Y17 1 " "Info: 15: + IC(1.087 ns) + CELL(0.177 ns) = 15.313 ns; Loc. = LAB_X30_Y17; Fanout = 1; COMB Node = 'comparator_32:compare\|carrysaveadder:subtraction\|onebitadder:\\IFF2:23:IFF3:5:G2:halfadder3\|sum~6'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.264 ns" { comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:25:IFF3:6:G2:halfadder3|sum~3 comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:23:IFF3:5:G2:halfadder3|sum~6 } "NODE_NAME" } } { "hw3/onebitadder.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.155 ns) + CELL(0.516 ns) 15.984 ns comparator_32:compare\|carrysaveadder:subtraction\|onebitadder:\\IFF2:23:IFF3:5:G2:halfadder3\|sum~5 16 COMB LAB_X30_Y17 9 " "Info: 16: + IC(0.155 ns) + CELL(0.516 ns) = 15.984 ns; Loc. = LAB_X30_Y17; Fanout = 9; COMB Node = 'comparator_32:compare\|carrysaveadder:subtraction\|onebitadder:\\IFF2:23:IFF3:5:G2:halfadder3\|sum~5'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.671 ns" { comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:23:IFF3:5:G2:halfadder3|sum~6 comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:23:IFF3:5:G2:halfadder3|sum~5 } "NODE_NAME" } } { "hw3/onebitadder.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.155 ns) + CELL(0.521 ns) 16.660 ns comparator_32:compare\|carrysaveadder:subtraction\|onebitadder:\\IFF2:21:IFF3:3:G2:halfadder3\|carryout~3 17 COMB LAB_X30_Y17 6 " "Info: 17: + IC(0.155 ns) + CELL(0.521 ns) = 16.660 ns; Loc. = LAB_X30_Y17; Fanout = 6; COMB Node = 'comparator_32:compare\|carrysaveadder:subtraction\|onebitadder:\\IFF2:21:IFF3:3:G2:halfadder3\|carryout~3'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.676 ns" { comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:23:IFF3:5:G2:halfadder3|sum~5 comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:21:IFF3:3:G2:halfadder3|carryout~3 } "NODE_NAME" } } { "hw3/onebitadder.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.043 ns) + CELL(0.513 ns) 18.216 ns comparator_32:compare\|carrysaveadder:subtraction\|onebitadder:\\IFF2:18:IFF3:2:G2:halfadder3\|carryout~1 18 COMB LAB_X32_Y21 1 " "Info: 18: + IC(1.043 ns) + CELL(0.513 ns) = 18.216 ns; Loc. = LAB_X32_Y21; Fanout = 1; COMB Node = 'comparator_32:compare\|carrysaveadder:subtraction\|onebitadder:\\IFF2:18:IFF3:2:G2:halfadder3\|carryout~1'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.556 ns" { comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:21:IFF3:3:G2:halfadder3|carryout~3 comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:18:IFF3:2:G2:halfadder3|carryout~1 } "NODE_NAME" } } { "hw3/onebitadder.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.155 ns) + CELL(0.516 ns) 18.887 ns comparator_32:compare\|carrysaveadder:subtraction\|onebitadder:\\IFF2:18:IFF3:2:G2:halfadder3\|carryout~5 19 COMB LAB_X32_Y21 2 " "Info: 19: + IC(0.155 ns) + CELL(0.516 ns) = 18.887 ns; Loc. = LAB_X32_Y21; Fanout = 2; COMB Node = 'comparator_32:compare\|carrysaveadder:subtraction\|onebitadder:\\IFF2:18:IFF3:2:G2:halfadder3\|carryout~5'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.671 ns" { comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:18:IFF3:2:G2:halfadder3|carryout~1 comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:18:IFF3:2:G2:halfadder3|carryout~5 } "NODE_NAME" } } { "hw3/onebitadder.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.751 ns) + CELL(0.521 ns) 20.159 ns comparator_32:compare\|carrysaveadder:subtraction\|onebitadder:\\IFF2:17:IFF3:2:G2:halfadder3\|carryout~3 20 COMB LAB_X32_Y20 2 " "Info: 20: + IC(0.751 ns) + CELL(0.521 ns) = 20.159 ns; Loc. = LAB_X32_Y20; Fanout = 2; COMB Node = 'comparator_32:compare\|carrysaveadder:subtraction\|onebitadder:\\IFF2:17:IFF3:2:G2:halfadder3\|carryout~3'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.272 ns" { comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:18:IFF3:2:G2:halfadder3|carryout~5 comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:17:IFF3:2:G2:halfadder3|carryout~3 } "NODE_NAME" } } { "hw3/onebitadder.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.412 ns) + CELL(0.521 ns) 21.092 ns comparator_32:compare\|carrysaveadder:subtraction\|onebitadder:\\IFF2:16:IFF3:2:G2:halfadder3\|carryout~4 21 COMB LAB_X33_Y20 3 " "Info: 21: + IC(0.412 ns) + CELL(0.521 ns) = 21.092 ns; Loc. = LAB_X33_Y20; Fanout = 3; COMB Node = 'comparator_32:compare\|carrysaveadder:subtraction\|onebitadder:\\IFF2:16:IFF3:2:G2:halfadder3\|carryout~4'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.933 ns" { comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:17:IFF3:2:G2:halfadder3|carryout~3 comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:16:IFF3:2:G2:halfadder3|carryout~4 } "NODE_NAME" } } { "hw3/onebitadder.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.132 ns) + CELL(0.542 ns) 21.766 ns comparator_32:compare\|carrysaveadder:subtraction\|onebitadder:\\IFF2:14:IFF3:2:G2:halfadder3\|carryout~2 22 COMB LAB_X33_Y20 1 " "Info: 22: + IC(0.132 ns) + CELL(0.542 ns) = 21.766 ns; Loc. = LAB_X33_Y20; Fanout = 1; COMB Node = 'comparator_32:compare\|carrysaveadder:subtraction\|onebitadder:\\IFF2:14:IFF3:2:G2:halfadder3\|carryout~2'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.674 ns" { comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:16:IFF3:2:G2:halfadder3|carryout~4 comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:14:IFF3:2:G2:halfadder3|carryout~2 } "NODE_NAME" } } { "hw3/onebitadder.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.499 ns) + CELL(0.178 ns) 22.443 ns comparator_32:compare\|carrysaveadder:subtraction\|onebitadder:\\IFF2:14:IFF3:2:G2:halfadder3\|carryout~3 23 COMB LAB_X33_Y20 3 " "Info: 23: + IC(0.499 ns) + CELL(0.178 ns) = 22.443 ns; Loc. = LAB_X33_Y20; Fanout = 3; COMB Node = 'comparator_32:compare\|carrysaveadder:subtraction\|onebitadder:\\IFF2:14:IFF3:2:G2:halfadder3\|carryout~3'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.677 ns" { comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:14:IFF3:2:G2:halfadder3|carryout~2 comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:14:IFF3:2:G2:halfadder3|carryout~3 } "NODE_NAME" } } { "hw3/onebitadder.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.132 ns) + CELL(0.544 ns) 23.119 ns comparator_32:compare\|carrysaveadder:subtraction\|onebitadder:\\IFF2:12:IFF3:2:G2:halfadder3\|carryout~2 24 COMB LAB_X33_Y20 2 " "Info: 24: + IC(0.132 ns) + CELL(0.544 ns) = 23.119 ns; Loc. = LAB_X33_Y20; Fanout = 2; COMB Node = 'comparator_32:compare\|carrysaveadder:subtraction\|onebitadder:\\IFF2:12:IFF3:2:G2:halfadder3\|carryout~2'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.676 ns" { comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:14:IFF3:2:G2:halfadder3|carryout~3 comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:12:IFF3:2:G2:halfadder3|carryout~2 } "NODE_NAME" } } { "hw3/onebitadder.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.132 ns) + CELL(0.544 ns) 23.795 ns comparator_32:compare\|carrysaveadder:subtraction\|onebitadder:\\IFF2:11:IFF3:2:G2:halfadder3\|carryout 25 COMB LAB_X33_Y20 4 " "Info: 25: + IC(0.132 ns) + CELL(0.544 ns) = 23.795 ns; Loc. = LAB_X33_Y20; Fanout = 4; COMB Node = 'comparator_32:compare\|carrysaveadder:subtraction\|onebitadder:\\IFF2:11:IFF3:2:G2:halfadder3\|carryout'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.676 ns" { comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:12:IFF3:2:G2:halfadder3|carryout~2 comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:11:IFF3:2:G2:halfadder3|carryout } "NODE_NAME" } } { "hw3/onebitadder.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.738 ns) + CELL(0.544 ns) 25.077 ns comparator_32:compare\|carrysaveadder:subtraction\|onebitadder:\\IFF2:9:IFF3:2:G2:halfadder3\|sum~1 26 COMB LAB_X34_Y18 1 " "Info: 26: + IC(0.738 ns) + CELL(0.544 ns) = 25.077 ns; Loc. = LAB_X34_Y18; Fanout = 1; COMB Node = 'comparator_32:compare\|carrysaveadder:subtraction\|onebitadder:\\IFF2:9:IFF3:2:G2:halfadder3\|sum~1'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.282 ns" { comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:11:IFF3:2:G2:halfadder3|carryout comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:9:IFF3:2:G2:halfadder3|sum~1 } "NODE_NAME" } } { "hw3/onebitadder.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.355 ns) + CELL(0.322 ns) 25.754 ns comparator_32:compare\|carrysaveadder:subtraction\|onebitadder:\\IFF2:9:IFF3:2:G2:halfadder3\|sum~2 27 COMB LAB_X34_Y18 3 " "Info: 27: + IC(0.355 ns) + CELL(0.322 ns) = 25.754 ns; Loc. = LAB_X34_Y18; Fanout = 3; COMB Node = 'comparator_32:compare\|carrysaveadder:subtraction\|onebitadder:\\IFF2:9:IFF3:2:G2:halfadder3\|sum~2'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.677 ns" { comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:9:IFF3:2:G2:halfadder3|sum~1 comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:9:IFF3:2:G2:halfadder3|sum~2 } "NODE_NAME" } } { "hw3/onebitadder.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.082 ns) + CELL(0.177 ns) 27.013 ns comparator_32:compare\|carrysaveadder:subtraction\|onebitadder:\\IFF2:8:IFF3:1:G2:halfadder3\|carryout 28 COMB LAB_X34_Y20 3 " "Info: 28: + IC(1.082 ns) + CELL(0.177 ns) = 27.013 ns; Loc. = LAB_X34_Y20; Fanout = 3; COMB Node = 'comparator_32:compare\|carrysaveadder:subtraction\|onebitadder:\\IFF2:8:IFF3:1:G2:halfadder3\|carryout'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.259 ns" { comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:9:IFF3:2:G2:halfadder3|sum~2 comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:8:IFF3:1:G2:halfadder3|carryout } "NODE_NAME" } } { "hw3/onebitadder.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.260 ns) + CELL(0.322 ns) 28.595 ns comparator_32:compare\|carrysaveadder:subtraction\|onebitadder:\\IFF2:5:IFF3:0:G2:halfadder3\|carryout 29 COMB LAB_X36_Y18 3 " "Info: 29: + IC(1.260 ns) + CELL(0.322 ns) = 28.595 ns; Loc. = LAB_X36_Y18; Fanout = 3; COMB Node = 'comparator_32:compare\|carrysaveadder:subtraction\|onebitadder:\\IFF2:5:IFF3:0:G2:halfadder3\|carryout'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.582 ns" { comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:8:IFF3:1:G2:halfadder3|carryout comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:5:IFF3:0:G2:halfadder3|carryout } "NODE_NAME" } } { "hw3/onebitadder.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/hw3/onebitadder.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.355 ns) + CELL(0.322 ns) 29.272 ns comparator_32:compare\|not_equal~0 30 COMB LAB_X36_Y18 2 " "Info: 30: + IC(0.355 ns) + CELL(0.322 ns) = 29.272 ns; Loc. = LAB_X36_Y18; Fanout = 2; COMB Node = 'comparator_32:compare\|not_equal~0'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.677 ns" { comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:5:IFF3:0:G2:halfadder3|carryout comparator_32:compare|not_equal~0 } "NODE_NAME" } } { "comparator_32.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/comparator_32.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.499 ns) + CELL(0.178 ns) 29.949 ns comparator_32:compare\|not_equal~2 31 COMB LAB_X36_Y18 1 " "Info: 31: + IC(0.499 ns) + CELL(0.178 ns) = 29.949 ns; Loc. = LAB_X36_Y18; Fanout = 1; COMB Node = 'comparator_32:compare\|not_equal~2'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.677 ns" { comparator_32:compare|not_equal~0 comparator_32:compare|not_equal~2 } "NODE_NAME" } } { "comparator_32.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/comparator_32.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.499 ns) + CELL(0.178 ns) 30.626 ns comparator_32:compare\|not_equal~3 32 COMB LAB_X36_Y18 1 " "Info: 32: + IC(0.499 ns) + CELL(0.178 ns) = 30.626 ns; Loc. = LAB_X36_Y18; Fanout = 1; COMB Node = 'comparator_32:compare\|not_equal~3'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.677 ns" { comparator_32:compare|not_equal~2 comparator_32:compare|not_equal~3 } "NODE_NAME" } } { "comparator_32.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/comparator_32.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.132 ns) + CELL(0.545 ns) 31.303 ns comparator_32:compare\|not_equal 33 COMB LAB_X36_Y18 1 " "Info: 33: + IC(0.132 ns) + CELL(0.545 ns) = 31.303 ns; Loc. = LAB_X36_Y18; Fanout = 1; COMB Node = 'comparator_32:compare\|not_equal'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.677 ns" { comparator_32:compare|not_equal~3 comparator_32:compare|not_equal } "NODE_NAME" } } { "comparator_32.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/comparator_32.vhd" 6 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.355 ns) + CELL(0.322 ns) 31.980 ns ctrl_bnedx_bltdx~2 34 COMB LAB_X36_Y18 3 " "Info: 34: + IC(0.355 ns) + CELL(0.322 ns) = 31.980 ns; Loc. = LAB_X36_Y18; Fanout = 3; COMB Node = 'ctrl_bnedx_bltdx~2'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.677 ns" { comparator_32:compare|not_equal ctrl_bnedx_bltdx~2 } "NODE_NAME" } } { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/processor.vhd" 252 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.355 ns) + CELL(0.322 ns) 32.657 ns reg_32:PC_set_val\|dflipflop:\\G1:5:d\|output~2 35 COMB LAB_X36_Y18 12 " "Info: 35: + IC(0.355 ns) + CELL(0.322 ns) = 32.657 ns; Loc. = LAB_X36_Y18; Fanout = 12; COMB Node = 'reg_32:PC_set_val\|dflipflop:\\G1:5:d\|output~2'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.677 ns" { ctrl_bnedx_bltdx~2 reg_32:PC_set_val|dflipflop:\G1:5:d|output~2 } "NODE_NAME" } } { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.325 ns) + CELL(0.178 ns) 35.160 ns pc_set_val_buff\[8\]~85 36 COMB LAB_X50_Y10 1 " "Info: 36: + IC(2.325 ns) + CELL(0.178 ns) = 35.160 ns; Loc. = LAB_X50_Y10; Fanout = 1; COMB Node = 'pc_set_val_buff\[8\]~85'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.503 ns" { reg_32:PC_set_val|dflipflop:\G1:5:d|output~2 pc_set_val_buff[8]~85 } "NODE_NAME" } } { "processor.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/processor.vhd" 190 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.096 ns) 35.256 ns reg_32:PC_set_val\|dflipflop:\\G1:8:d\|output 37 REG LAB_X50_Y10 1 " "Info: 37: + IC(0.000 ns) + CELL(0.096 ns) = 35.256 ns; Loc. = LAB_X50_Y10; Fanout = 1; REG Node = 'reg_32:PC_set_val\|dflipflop:\\G1:8:d\|output'" {  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.096 ns" { pc_set_val_buff[8]~85 reg_32:PC_set_val|dflipflop:\G1:8:d|output } "NODE_NAME" } } { "regfile/dflipflop.vhd" "" { Text "C:/Users/Yaqi/Documents/Duke/Final Project/5_stage_pipelined_resilient/regfile/dflipflop.vhd" 7 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "12.350 ns ( 35.03 % ) " "Info: Total cell delay = 12.350 ns ( 35.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "22.906 ns ( 64.97 % ) " "Info: Total interconnect delay = 22.906 ns ( 64.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files (x86)/quartus/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "35.256 ns" { reg_32:IRlatch_DX|dflipflop:\G1:20:d|output compare_B[18]~79 compare_B[18]~81 compare_B[18]~152 compare_B[18]~92 compare_B[8]~97 compare_B[8]~98 comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:27:IFF3:5:G2:halfadder3|sum~1 comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:29:IFF3:8:G2:halfadder3|sum~1 comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:29:IFF3:8:G2:halfadder3|sum~2 comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:28:IFF3:7:G2:halfadder3|carryout~1 comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:28:IFF3:7:G2:halfadder3|carryout~2 comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:25:IFF3:6:G2:halfadder3|sum~2 comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:25:IFF3:6:G2:halfadder3|sum~3 comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:23:IFF3:5:G2:halfadder3|sum~6 comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:23:IFF3:5:G2:halfadder3|sum~5 comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:21:IFF3:3:G2:halfadder3|carryout~3 comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:18:IFF3:2:G2:halfadder3|carryout~1 comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:18:IFF3:2:G2:halfadder3|carryout~5 comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:17:IFF3:2:G2:halfadder3|carryout~3 comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:16:IFF3:2:G2:halfadder3|carryout~4 comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:14:IFF3:2:G2:halfadder3|carryout~2 comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:14:IFF3:2:G2:halfadder3|carryout~3 comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:12:IFF3:2:G2:halfadder3|carryout~2 comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:11:IFF3:2:G2:halfadder3|carryout comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:9:IFF3:2:G2:halfadder3|sum~1 comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:9:IFF3:2:G2:halfadder3|sum~2 comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:8:IFF3:1:G2:halfadder3|carryout comparator_32:compare|carrysaveadder:subtraction|onebitadder:\IFF2:5:IFF3:0:G2:halfadder3|carryout comparator_32:compare|not_equal~0 comparator_32:compare|not_equal~2 comparator_32:compare|not_equal~3 comparator_32:compare|not_equal ctrl_bnedx_bltdx~2 reg_32:PC_set_val|dflipflop:\G1:5:d|output~2 pc_set_val_buff[8]~85 reg_32:PC_set_val|dflipflop:\G1:8:d|output } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_STATUS_VERY_LARGE_HOLD_REQUIREMENTS_DETECTED" "59 16599 " "Info: 59 (of 16599) connections in the design require a large routing delay to satisfy hold requirements. Refer to the Fitter report for a summary of the relevant clock transfers. Also, check the circuit's timing constraints and clocking methodology, especially multicycles and gated clocks." {  } {  } 0 0 "%1!d! (of %2!d!) connections in the design require a large routing delay to satisfy hold requirements. Refer to the Fitter report for a summary of the relevant clock transfers. Also, check the circuit's timing constraints and clocking methodology, especially multicycles and gated clocks." 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "7 " "Info: Average interconnect usage is 7% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "35 X55_Y12 X65_Y23 " "Info: Peak interconnect usage is 35% of the available device resources in the region that extends from location X55_Y12 to location X65_Y23" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:12 " "Info: Fitter routing operations ending: elapsed time is 00:00:12" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "78 " "Warning: Found 78 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_14\[1\] 0 " "Info: Pin \"led_14\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_14\[2\] 0 " "Info: Pin \"led_14\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_14\[3\] 0 " "Info: Pin \"led_14\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_14\[4\] 0 " "Info: Pin \"led_14\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_14\[5\] 0 " "Info: Pin \"led_14\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_14\[6\] 0 " "Info: Pin \"led_14\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_14\[7\] 0 " "Info: Pin \"led_14\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_14\[8\] 0 " "Info: Pin \"led_14\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_14\[9\] 0 " "Info: Pin \"led_14\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_14\[10\] 0 " "Info: Pin \"led_14\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_14\[11\] 0 " "Info: Pin \"led_14\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_14\[12\] 0 " "Info: Pin \"led_14\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_14\[13\] 0 " "Info: Pin \"led_14\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "led_14\[14\] 0 " "Info: Pin \"led_14\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dmem_out_d\[0\] 0 " "Info: Pin \"dmem_out_d\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dmem_out_d\[1\] 0 " "Info: Pin \"dmem_out_d\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dmem_out_d\[2\] 0 " "Info: Pin \"dmem_out_d\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dmem_out_d\[3\] 0 " "Info: Pin \"dmem_out_d\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dmem_out_d\[4\] 0 " "Info: Pin \"dmem_out_d\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dmem_out_d\[5\] 0 " "Info: Pin \"dmem_out_d\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dmem_out_d\[6\] 0 " "Info: Pin \"dmem_out_d\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dmem_out_d\[7\] 0 " "Info: Pin \"dmem_out_d\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dmem_out_d\[8\] 0 " "Info: Pin \"dmem_out_d\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dmem_out_d\[9\] 0 " "Info: Pin \"dmem_out_d\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dmem_out_d\[10\] 0 " "Info: Pin \"dmem_out_d\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dmem_out_d\[11\] 0 " "Info: Pin \"dmem_out_d\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dmem_out_d\[12\] 0 " "Info: Pin \"dmem_out_d\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dmem_out_d\[13\] 0 " "Info: Pin \"dmem_out_d\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dmem_out_d\[14\] 0 " "Info: Pin \"dmem_out_d\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dmem_out_d\[15\] 0 " "Info: Pin \"dmem_out_d\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dmem_out_d\[16\] 0 " "Info: Pin \"dmem_out_d\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dmem_out_d\[17\] 0 " "Info: Pin \"dmem_out_d\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dmem_out_d\[18\] 0 " "Info: Pin \"dmem_out_d\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dmem_out_d\[19\] 0 " "Info: Pin \"dmem_out_d\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dmem_out_d\[20\] 0 " "Info: Pin \"dmem_out_d\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dmem_out_d\[21\] 0 " "Info: Pin \"dmem_out_d\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dmem_out_d\[22\] 0 " "Info: Pin \"dmem_out_d\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dmem_out_d\[23\] 0 " "Info: Pin \"dmem_out_d\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dmem_out_d\[24\] 0 " "Info: Pin \"dmem_out_d\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dmem_out_d\[25\] 0 " "Info: Pin \"dmem_out_d\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dmem_out_d\[26\] 0 " "Info: Pin \"dmem_out_d\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dmem_out_d\[27\] 0 " "Info: Pin \"dmem_out_d\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dmem_out_d\[28\] 0 " "Info: Pin \"dmem_out_d\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dmem_out_d\[29\] 0 " "Info: Pin \"dmem_out_d\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dmem_out_d\[30\] 0 " "Info: Pin \"dmem_out_d\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "dmem_out_d\[31\] 0 " "Info: Pin \"dmem_out_d\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rf_in\[0\] 0 " "Info: Pin \"rf_in\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rf_in\[1\] 0 " "Info: Pin \"rf_in\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rf_in\[2\] 0 " "Info: Pin \"rf_in\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rf_in\[3\] 0 " "Info: Pin \"rf_in\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rf_in\[4\] 0 " "Info: Pin \"rf_in\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rf_in\[5\] 0 " "Info: Pin \"rf_in\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rf_in\[6\] 0 " "Info: Pin \"rf_in\[6\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rf_in\[7\] 0 " "Info: Pin \"rf_in\[7\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rf_in\[8\] 0 " "Info: Pin \"rf_in\[8\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rf_in\[9\] 0 " "Info: Pin \"rf_in\[9\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rf_in\[10\] 0 " "Info: Pin \"rf_in\[10\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rf_in\[11\] 0 " "Info: Pin \"rf_in\[11\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rf_in\[12\] 0 " "Info: Pin \"rf_in\[12\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rf_in\[13\] 0 " "Info: Pin \"rf_in\[13\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rf_in\[14\] 0 " "Info: Pin \"rf_in\[14\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rf_in\[15\] 0 " "Info: Pin \"rf_in\[15\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rf_in\[16\] 0 " "Info: Pin \"rf_in\[16\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rf_in\[17\] 0 " "Info: Pin \"rf_in\[17\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rf_in\[18\] 0 " "Info: Pin \"rf_in\[18\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rf_in\[19\] 0 " "Info: Pin \"rf_in\[19\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rf_in\[20\] 0 " "Info: Pin \"rf_in\[20\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rf_in\[21\] 0 " "Info: Pin \"rf_in\[21\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rf_in\[22\] 0 " "Info: Pin \"rf_in\[22\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rf_in\[23\] 0 " "Info: Pin \"rf_in\[23\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rf_in\[24\] 0 " "Info: Pin \"rf_in\[24\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rf_in\[25\] 0 " "Info: Pin \"rf_in\[25\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rf_in\[26\] 0 " "Info: Pin \"rf_in\[26\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rf_in\[27\] 0 " "Info: Pin \"rf_in\[27\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rf_in\[28\] 0 " "Info: Pin \"rf_in\[28\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rf_in\[29\] 0 " "Info: Pin \"rf_in\[29\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rf_in\[30\] 0 " "Info: Pin \"rf_in\[30\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "rf_in\[31\] 0 " "Info: Pin \"rf_in\[31\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 0 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "294 " "Info: Peak virtual memory: 294 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Nov 30 18:02:22 2013 " "Info: Processing ended: Sat Nov 30 18:02:22 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:25 " "Info: Elapsed time: 00:00:25" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:25 " "Info: Total CPU time (on all processors): 00:00:25" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
