--------------------------------------------------------------------------------
Release 14.7 Trace  (nt)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt\unwrapped\trce.exe -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 6068 paths analyzed, 939 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   6.797ns.
--------------------------------------------------------------------------------
Slack:                  13.203ns (requirement - (data path - clock path skew + uncertainty))
  Source:               down_cond/M_ctr_q_16 (FF)
  Destination:          M_modes_q_FSM_FFd2_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.695ns (Levels of Logic = 3)
  Clock Path Skew:      -0.067ns (0.590 - 0.657)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: down_cond/M_ctr_q_16 to M_modes_q_FSM_FFd2_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y39.AQ       Tcko                  0.476   down_cond/M_ctr_q[19]
                                                       down_cond/M_ctr_q_16
    SLICE_X4Y38.D1       net (fanout=2)        1.236   down_cond/M_ctr_q[16]
    SLICE_X4Y38.D        Tilo                  0.254   M_modes_q_FSM_FFd1_1
                                                       down_cond/out2
    SLICE_X5Y26.A3       net (fanout=6)        1.305   out1_0
    SLICE_X5Y26.A        Tilo                  0.259   M_counter_q[2]
                                                       down_db/btn_out1_1
    SLICE_X7Y38.B4       net (fanout=16)       1.367   btn_out1
    SLICE_X7Y38.B        Tilo                  0.259   M_modes_q_FSM_FFd4
                                                       M_modes_q_FSM_FFd2-In1
    SLICE_X13Y38.AX      net (fanout=2)        1.425   M_modes_q_FSM_FFd2-In
    SLICE_X13Y38.CLK     Tdick                 0.114   M_modes_q_FSM_FFd2_2
                                                       M_modes_q_FSM_FFd2_1
    -------------------------------------------------  ---------------------------
    Total                                      6.695ns (1.362ns logic, 5.333ns route)
                                                       (20.3% logic, 79.7% route)

--------------------------------------------------------------------------------
Slack:                  13.217ns (requirement - (data path - clock path skew + uncertainty))
  Source:               down_cond/M_ctr_q_6 (FF)
  Destination:          M_modes_q_FSM_FFd2_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.674ns (Levels of Logic = 3)
  Clock Path Skew:      -0.074ns (0.590 - 0.664)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: down_cond/M_ctr_q_6 to M_modes_q_FSM_FFd2_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y36.CQ       Tcko                  0.476   down_cond/M_ctr_q[7]
                                                       down_cond/M_ctr_q_6
    SLICE_X3Y36.B1       net (fanout=2)        0.715   down_cond/M_ctr_q[6]
    SLICE_X3Y36.B        Tilo                  0.259   M_bd_q_0
                                                       down_cond/out1
    SLICE_X5Y26.A2       net (fanout=6)        1.800   out_0
    SLICE_X5Y26.A        Tilo                  0.259   M_counter_q[2]
                                                       down_db/btn_out1_1
    SLICE_X7Y38.B4       net (fanout=16)       1.367   btn_out1
    SLICE_X7Y38.B        Tilo                  0.259   M_modes_q_FSM_FFd4
                                                       M_modes_q_FSM_FFd2-In1
    SLICE_X13Y38.AX      net (fanout=2)        1.425   M_modes_q_FSM_FFd2-In
    SLICE_X13Y38.CLK     Tdick                 0.114   M_modes_q_FSM_FFd2_2
                                                       M_modes_q_FSM_FFd2_1
    -------------------------------------------------  ---------------------------
    Total                                      6.674ns (1.367ns logic, 5.307ns route)
                                                       (20.5% logic, 79.5% route)

--------------------------------------------------------------------------------
Slack:                  13.228ns (requirement - (data path - clock path skew + uncertainty))
  Source:               down_cond/M_ctr_q_17 (FF)
  Destination:          M_modes_q_FSM_FFd2_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.670ns (Levels of Logic = 3)
  Clock Path Skew:      -0.067ns (0.590 - 0.657)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: down_cond/M_ctr_q_17 to M_modes_q_FSM_FFd2_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y39.BQ       Tcko                  0.476   down_cond/M_ctr_q[19]
                                                       down_cond/M_ctr_q_17
    SLICE_X4Y38.D2       net (fanout=2)        1.211   down_cond/M_ctr_q[17]
    SLICE_X4Y38.D        Tilo                  0.254   M_modes_q_FSM_FFd1_1
                                                       down_cond/out2
    SLICE_X5Y26.A3       net (fanout=6)        1.305   out1_0
    SLICE_X5Y26.A        Tilo                  0.259   M_counter_q[2]
                                                       down_db/btn_out1_1
    SLICE_X7Y38.B4       net (fanout=16)       1.367   btn_out1
    SLICE_X7Y38.B        Tilo                  0.259   M_modes_q_FSM_FFd4
                                                       M_modes_q_FSM_FFd2-In1
    SLICE_X13Y38.AX      net (fanout=2)        1.425   M_modes_q_FSM_FFd2-In
    SLICE_X13Y38.CLK     Tdick                 0.114   M_modes_q_FSM_FFd2_2
                                                       M_modes_q_FSM_FFd2_1
    -------------------------------------------------  ---------------------------
    Total                                      6.670ns (1.362ns logic, 5.308ns route)
                                                       (20.4% logic, 79.6% route)

--------------------------------------------------------------------------------
Slack:                  13.345ns (requirement - (data path - clock path skew + uncertainty))
  Source:               down_cond/M_ctr_q_16 (FF)
  Destination:          M_modes_q_FSM_FFd2_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.553ns (Levels of Logic = 3)
  Clock Path Skew:      -0.067ns (0.590 - 0.657)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: down_cond/M_ctr_q_16 to M_modes_q_FSM_FFd2_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y39.AQ       Tcko                  0.476   down_cond/M_ctr_q[19]
                                                       down_cond/M_ctr_q_16
    SLICE_X4Y38.D1       net (fanout=2)        1.236   down_cond/M_ctr_q[16]
    SLICE_X4Y38.D        Tilo                  0.254   M_modes_q_FSM_FFd1_1
                                                       down_cond/out2
    SLICE_X5Y26.A3       net (fanout=6)        1.305   out1_0
    SLICE_X5Y26.A        Tilo                  0.259   M_counter_q[2]
                                                       down_db/btn_out1_1
    SLICE_X7Y38.B4       net (fanout=16)       1.367   btn_out1
    SLICE_X7Y38.B        Tilo                  0.259   M_modes_q_FSM_FFd4
                                                       M_modes_q_FSM_FFd2-In1
    SLICE_X13Y38.BX      net (fanout=2)        1.283   M_modes_q_FSM_FFd2-In
    SLICE_X13Y38.CLK     Tdick                 0.114   M_modes_q_FSM_FFd2_2
                                                       M_modes_q_FSM_FFd2_2
    -------------------------------------------------  ---------------------------
    Total                                      6.553ns (1.362ns logic, 5.191ns route)
                                                       (20.8% logic, 79.2% route)

--------------------------------------------------------------------------------
Slack:                  13.357ns (requirement - (data path - clock path skew + uncertainty))
  Source:               down_cond/M_ctr_q_11 (FF)
  Destination:          M_modes_q_FSM_FFd2_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.536ns (Levels of Logic = 3)
  Clock Path Skew:      -0.072ns (0.590 - 0.662)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: down_cond/M_ctr_q_11 to M_modes_q_FSM_FFd2_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y37.DQ       Tcko                  0.476   down_cond/M_ctr_q[11]
                                                       down_cond/M_ctr_q_11
    SLICE_X3Y38.B2       net (fanout=2)        0.737   down_cond/M_ctr_q[11]
    SLICE_X3Y38.B        Tilo                  0.259   M_last_q_1
                                                       down_cond/out3
    SLICE_X5Y26.A1       net (fanout=6)        1.640   out2_0
    SLICE_X5Y26.A        Tilo                  0.259   M_counter_q[2]
                                                       down_db/btn_out1_1
    SLICE_X7Y38.B4       net (fanout=16)       1.367   btn_out1
    SLICE_X7Y38.B        Tilo                  0.259   M_modes_q_FSM_FFd4
                                                       M_modes_q_FSM_FFd2-In1
    SLICE_X13Y38.AX      net (fanout=2)        1.425   M_modes_q_FSM_FFd2-In
    SLICE_X13Y38.CLK     Tdick                 0.114   M_modes_q_FSM_FFd2_2
                                                       M_modes_q_FSM_FFd2_1
    -------------------------------------------------  ---------------------------
    Total                                      6.536ns (1.367ns logic, 5.169ns route)
                                                       (20.9% logic, 79.1% route)

--------------------------------------------------------------------------------
Slack:                  13.359ns (requirement - (data path - clock path skew + uncertainty))
  Source:               down_cond/M_ctr_q_6 (FF)
  Destination:          M_modes_q_FSM_FFd2_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.532ns (Levels of Logic = 3)
  Clock Path Skew:      -0.074ns (0.590 - 0.664)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: down_cond/M_ctr_q_6 to M_modes_q_FSM_FFd2_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y36.CQ       Tcko                  0.476   down_cond/M_ctr_q[7]
                                                       down_cond/M_ctr_q_6
    SLICE_X3Y36.B1       net (fanout=2)        0.715   down_cond/M_ctr_q[6]
    SLICE_X3Y36.B        Tilo                  0.259   M_bd_q_0
                                                       down_cond/out1
    SLICE_X5Y26.A2       net (fanout=6)        1.800   out_0
    SLICE_X5Y26.A        Tilo                  0.259   M_counter_q[2]
                                                       down_db/btn_out1_1
    SLICE_X7Y38.B4       net (fanout=16)       1.367   btn_out1
    SLICE_X7Y38.B        Tilo                  0.259   M_modes_q_FSM_FFd4
                                                       M_modes_q_FSM_FFd2-In1
    SLICE_X13Y38.BX      net (fanout=2)        1.283   M_modes_q_FSM_FFd2-In
    SLICE_X13Y38.CLK     Tdick                 0.114   M_modes_q_FSM_FFd2_2
                                                       M_modes_q_FSM_FFd2_2
    -------------------------------------------------  ---------------------------
    Total                                      6.532ns (1.367ns logic, 5.165ns route)
                                                       (20.9% logic, 79.1% route)

--------------------------------------------------------------------------------
Slack:                  13.368ns (requirement - (data path - clock path skew + uncertainty))
  Source:               down_cond/M_ctr_q_5 (FF)
  Destination:          M_modes_q_FSM_FFd2_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.523ns (Levels of Logic = 3)
  Clock Path Skew:      -0.074ns (0.590 - 0.664)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: down_cond/M_ctr_q_5 to M_modes_q_FSM_FFd2_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y36.BQ       Tcko                  0.476   down_cond/M_ctr_q[7]
                                                       down_cond/M_ctr_q_5
    SLICE_X3Y36.B3       net (fanout=2)        0.564   down_cond/M_ctr_q[5]
    SLICE_X3Y36.B        Tilo                  0.259   M_bd_q_0
                                                       down_cond/out1
    SLICE_X5Y26.A2       net (fanout=6)        1.800   out_0
    SLICE_X5Y26.A        Tilo                  0.259   M_counter_q[2]
                                                       down_db/btn_out1_1
    SLICE_X7Y38.B4       net (fanout=16)       1.367   btn_out1
    SLICE_X7Y38.B        Tilo                  0.259   M_modes_q_FSM_FFd4
                                                       M_modes_q_FSM_FFd2-In1
    SLICE_X13Y38.AX      net (fanout=2)        1.425   M_modes_q_FSM_FFd2-In
    SLICE_X13Y38.CLK     Tdick                 0.114   M_modes_q_FSM_FFd2_2
                                                       M_modes_q_FSM_FFd2_1
    -------------------------------------------------  ---------------------------
    Total                                      6.523ns (1.367ns logic, 5.156ns route)
                                                       (21.0% logic, 79.0% route)

--------------------------------------------------------------------------------
Slack:                  13.370ns (requirement - (data path - clock path skew + uncertainty))
  Source:               down_cond/M_ctr_q_17 (FF)
  Destination:          M_modes_q_FSM_FFd2_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.528ns (Levels of Logic = 3)
  Clock Path Skew:      -0.067ns (0.590 - 0.657)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: down_cond/M_ctr_q_17 to M_modes_q_FSM_FFd2_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y39.BQ       Tcko                  0.476   down_cond/M_ctr_q[19]
                                                       down_cond/M_ctr_q_17
    SLICE_X4Y38.D2       net (fanout=2)        1.211   down_cond/M_ctr_q[17]
    SLICE_X4Y38.D        Tilo                  0.254   M_modes_q_FSM_FFd1_1
                                                       down_cond/out2
    SLICE_X5Y26.A3       net (fanout=6)        1.305   out1_0
    SLICE_X5Y26.A        Tilo                  0.259   M_counter_q[2]
                                                       down_db/btn_out1_1
    SLICE_X7Y38.B4       net (fanout=16)       1.367   btn_out1
    SLICE_X7Y38.B        Tilo                  0.259   M_modes_q_FSM_FFd4
                                                       M_modes_q_FSM_FFd2-In1
    SLICE_X13Y38.BX      net (fanout=2)        1.283   M_modes_q_FSM_FFd2-In
    SLICE_X13Y38.CLK     Tdick                 0.114   M_modes_q_FSM_FFd2_2
                                                       M_modes_q_FSM_FFd2_2
    -------------------------------------------------  ---------------------------
    Total                                      6.528ns (1.362ns logic, 5.166ns route)
                                                       (20.9% logic, 79.1% route)

--------------------------------------------------------------------------------
Slack:                  13.378ns (requirement - (data path - clock path skew + uncertainty))
  Source:               down_cond/M_ctr_q_7 (FF)
  Destination:          M_modes_q_FSM_FFd2_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.513ns (Levels of Logic = 3)
  Clock Path Skew:      -0.074ns (0.590 - 0.664)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: down_cond/M_ctr_q_7 to M_modes_q_FSM_FFd2_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y36.DQ       Tcko                  0.476   down_cond/M_ctr_q[7]
                                                       down_cond/M_ctr_q_7
    SLICE_X3Y36.B2       net (fanout=2)        0.554   down_cond/M_ctr_q[7]
    SLICE_X3Y36.B        Tilo                  0.259   M_bd_q_0
                                                       down_cond/out1
    SLICE_X5Y26.A2       net (fanout=6)        1.800   out_0
    SLICE_X5Y26.A        Tilo                  0.259   M_counter_q[2]
                                                       down_db/btn_out1_1
    SLICE_X7Y38.B4       net (fanout=16)       1.367   btn_out1
    SLICE_X7Y38.B        Tilo                  0.259   M_modes_q_FSM_FFd4
                                                       M_modes_q_FSM_FFd2-In1
    SLICE_X13Y38.AX      net (fanout=2)        1.425   M_modes_q_FSM_FFd2-In
    SLICE_X13Y38.CLK     Tdick                 0.114   M_modes_q_FSM_FFd2_2
                                                       M_modes_q_FSM_FFd2_1
    -------------------------------------------------  ---------------------------
    Total                                      6.513ns (1.367ns logic, 5.146ns route)
                                                       (21.0% logic, 79.0% route)

--------------------------------------------------------------------------------
Slack:                  13.379ns (requirement - (data path - clock path skew + uncertainty))
  Source:               down_cond/M_ctr_q_8 (FF)
  Destination:          M_modes_q_FSM_FFd2_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.514ns (Levels of Logic = 3)
  Clock Path Skew:      -0.072ns (0.590 - 0.662)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: down_cond/M_ctr_q_8 to M_modes_q_FSM_FFd2_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y37.AQ       Tcko                  0.476   down_cond/M_ctr_q[11]
                                                       down_cond/M_ctr_q_8
    SLICE_X3Y38.B1       net (fanout=2)        0.715   down_cond/M_ctr_q[8]
    SLICE_X3Y38.B        Tilo                  0.259   M_last_q_1
                                                       down_cond/out3
    SLICE_X5Y26.A1       net (fanout=6)        1.640   out2_0
    SLICE_X5Y26.A        Tilo                  0.259   M_counter_q[2]
                                                       down_db/btn_out1_1
    SLICE_X7Y38.B4       net (fanout=16)       1.367   btn_out1
    SLICE_X7Y38.B        Tilo                  0.259   M_modes_q_FSM_FFd4
                                                       M_modes_q_FSM_FFd2-In1
    SLICE_X13Y38.AX      net (fanout=2)        1.425   M_modes_q_FSM_FFd2-In
    SLICE_X13Y38.CLK     Tdick                 0.114   M_modes_q_FSM_FFd2_2
                                                       M_modes_q_FSM_FFd2_1
    -------------------------------------------------  ---------------------------
    Total                                      6.514ns (1.367ns logic, 5.147ns route)
                                                       (21.0% logic, 79.0% route)

--------------------------------------------------------------------------------
Slack:                  13.384ns (requirement - (data path - clock path skew + uncertainty))
  Source:               down_cond/M_ctr_q_2 (FF)
  Destination:          M_modes_q_FSM_FFd2_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.505ns (Levels of Logic = 3)
  Clock Path Skew:      -0.076ns (0.590 - 0.666)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: down_cond/M_ctr_q_2 to M_modes_q_FSM_FFd2_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y35.CQ       Tcko                  0.476   down_cond/M_ctr_q[3]
                                                       down_cond/M_ctr_q_2
    SLICE_X3Y36.B4       net (fanout=2)        0.546   down_cond/M_ctr_q[2]
    SLICE_X3Y36.B        Tilo                  0.259   M_bd_q_0
                                                       down_cond/out1
    SLICE_X5Y26.A2       net (fanout=6)        1.800   out_0
    SLICE_X5Y26.A        Tilo                  0.259   M_counter_q[2]
                                                       down_db/btn_out1_1
    SLICE_X7Y38.B4       net (fanout=16)       1.367   btn_out1
    SLICE_X7Y38.B        Tilo                  0.259   M_modes_q_FSM_FFd4
                                                       M_modes_q_FSM_FFd2-In1
    SLICE_X13Y38.AX      net (fanout=2)        1.425   M_modes_q_FSM_FFd2-In
    SLICE_X13Y38.CLK     Tdick                 0.114   M_modes_q_FSM_FFd2_2
                                                       M_modes_q_FSM_FFd2_1
    -------------------------------------------------  ---------------------------
    Total                                      6.505ns (1.367ns logic, 5.138ns route)
                                                       (21.0% logic, 79.0% route)

--------------------------------------------------------------------------------
Slack:                  13.426ns (requirement - (data path - clock path skew + uncertainty))
  Source:               down_cond/M_ctr_q_19 (FF)
  Destination:          M_modes_q_FSM_FFd2_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.472ns (Levels of Logic = 3)
  Clock Path Skew:      -0.067ns (0.590 - 0.657)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: down_cond/M_ctr_q_19 to M_modes_q_FSM_FFd2_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y39.DQ       Tcko                  0.476   down_cond/M_ctr_q[19]
                                                       down_cond/M_ctr_q_19
    SLICE_X4Y38.D3       net (fanout=2)        1.013   down_cond/M_ctr_q[19]
    SLICE_X4Y38.D        Tilo                  0.254   M_modes_q_FSM_FFd1_1
                                                       down_cond/out2
    SLICE_X5Y26.A3       net (fanout=6)        1.305   out1_0
    SLICE_X5Y26.A        Tilo                  0.259   M_counter_q[2]
                                                       down_db/btn_out1_1
    SLICE_X7Y38.B4       net (fanout=16)       1.367   btn_out1
    SLICE_X7Y38.B        Tilo                  0.259   M_modes_q_FSM_FFd4
                                                       M_modes_q_FSM_FFd2-In1
    SLICE_X13Y38.AX      net (fanout=2)        1.425   M_modes_q_FSM_FFd2-In
    SLICE_X13Y38.CLK     Tdick                 0.114   M_modes_q_FSM_FFd2_2
                                                       M_modes_q_FSM_FFd2_1
    -------------------------------------------------  ---------------------------
    Total                                      6.472ns (1.362ns logic, 5.110ns route)
                                                       (21.0% logic, 79.0% route)

--------------------------------------------------------------------------------
Slack:                  13.492ns (requirement - (data path - clock path skew + uncertainty))
  Source:               down_cond/M_ctr_q_18 (FF)
  Destination:          M_modes_q_FSM_FFd2_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.406ns (Levels of Logic = 3)
  Clock Path Skew:      -0.067ns (0.590 - 0.657)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: down_cond/M_ctr_q_18 to M_modes_q_FSM_FFd2_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y39.CQ       Tcko                  0.476   down_cond/M_ctr_q[19]
                                                       down_cond/M_ctr_q_18
    SLICE_X4Y38.D4       net (fanout=2)        0.947   down_cond/M_ctr_q[18]
    SLICE_X4Y38.D        Tilo                  0.254   M_modes_q_FSM_FFd1_1
                                                       down_cond/out2
    SLICE_X5Y26.A3       net (fanout=6)        1.305   out1_0
    SLICE_X5Y26.A        Tilo                  0.259   M_counter_q[2]
                                                       down_db/btn_out1_1
    SLICE_X7Y38.B4       net (fanout=16)       1.367   btn_out1
    SLICE_X7Y38.B        Tilo                  0.259   M_modes_q_FSM_FFd4
                                                       M_modes_q_FSM_FFd2-In1
    SLICE_X13Y38.AX      net (fanout=2)        1.425   M_modes_q_FSM_FFd2-In
    SLICE_X13Y38.CLK     Tdick                 0.114   M_modes_q_FSM_FFd2_2
                                                       M_modes_q_FSM_FFd2_1
    -------------------------------------------------  ---------------------------
    Total                                      6.406ns (1.362ns logic, 5.044ns route)
                                                       (21.3% logic, 78.7% route)

--------------------------------------------------------------------------------
Slack:                  13.499ns (requirement - (data path - clock path skew + uncertainty))
  Source:               down_cond/M_ctr_q_11 (FF)
  Destination:          M_modes_q_FSM_FFd2_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.394ns (Levels of Logic = 3)
  Clock Path Skew:      -0.072ns (0.590 - 0.662)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: down_cond/M_ctr_q_11 to M_modes_q_FSM_FFd2_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y37.DQ       Tcko                  0.476   down_cond/M_ctr_q[11]
                                                       down_cond/M_ctr_q_11
    SLICE_X3Y38.B2       net (fanout=2)        0.737   down_cond/M_ctr_q[11]
    SLICE_X3Y38.B        Tilo                  0.259   M_last_q_1
                                                       down_cond/out3
    SLICE_X5Y26.A1       net (fanout=6)        1.640   out2_0
    SLICE_X5Y26.A        Tilo                  0.259   M_counter_q[2]
                                                       down_db/btn_out1_1
    SLICE_X7Y38.B4       net (fanout=16)       1.367   btn_out1
    SLICE_X7Y38.B        Tilo                  0.259   M_modes_q_FSM_FFd4
                                                       M_modes_q_FSM_FFd2-In1
    SLICE_X13Y38.BX      net (fanout=2)        1.283   M_modes_q_FSM_FFd2-In
    SLICE_X13Y38.CLK     Tdick                 0.114   M_modes_q_FSM_FFd2_2
                                                       M_modes_q_FSM_FFd2_2
    -------------------------------------------------  ---------------------------
    Total                                      6.394ns (1.367ns logic, 5.027ns route)
                                                       (21.4% logic, 78.6% route)

--------------------------------------------------------------------------------
Slack:                  13.501ns (requirement - (data path - clock path skew + uncertainty))
  Source:               down_cond/M_ctr_q_3 (FF)
  Destination:          M_modes_q_FSM_FFd2_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.388ns (Levels of Logic = 3)
  Clock Path Skew:      -0.076ns (0.590 - 0.666)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: down_cond/M_ctr_q_3 to M_modes_q_FSM_FFd2_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y35.DQ       Tcko                  0.476   down_cond/M_ctr_q[3]
                                                       down_cond/M_ctr_q_3
    SLICE_X3Y36.B5       net (fanout=2)        0.429   down_cond/M_ctr_q[3]
    SLICE_X3Y36.B        Tilo                  0.259   M_bd_q_0
                                                       down_cond/out1
    SLICE_X5Y26.A2       net (fanout=6)        1.800   out_0
    SLICE_X5Y26.A        Tilo                  0.259   M_counter_q[2]
                                                       down_db/btn_out1_1
    SLICE_X7Y38.B4       net (fanout=16)       1.367   btn_out1
    SLICE_X7Y38.B        Tilo                  0.259   M_modes_q_FSM_FFd4
                                                       M_modes_q_FSM_FFd2-In1
    SLICE_X13Y38.AX      net (fanout=2)        1.425   M_modes_q_FSM_FFd2-In
    SLICE_X13Y38.CLK     Tdick                 0.114   M_modes_q_FSM_FFd2_2
                                                       M_modes_q_FSM_FFd2_1
    -------------------------------------------------  ---------------------------
    Total                                      6.388ns (1.367ns logic, 5.021ns route)
                                                       (21.4% logic, 78.6% route)

--------------------------------------------------------------------------------
Slack:                  13.510ns (requirement - (data path - clock path skew + uncertainty))
  Source:               down_cond/M_ctr_q_5 (FF)
  Destination:          M_modes_q_FSM_FFd2_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.381ns (Levels of Logic = 3)
  Clock Path Skew:      -0.074ns (0.590 - 0.664)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: down_cond/M_ctr_q_5 to M_modes_q_FSM_FFd2_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y36.BQ       Tcko                  0.476   down_cond/M_ctr_q[7]
                                                       down_cond/M_ctr_q_5
    SLICE_X3Y36.B3       net (fanout=2)        0.564   down_cond/M_ctr_q[5]
    SLICE_X3Y36.B        Tilo                  0.259   M_bd_q_0
                                                       down_cond/out1
    SLICE_X5Y26.A2       net (fanout=6)        1.800   out_0
    SLICE_X5Y26.A        Tilo                  0.259   M_counter_q[2]
                                                       down_db/btn_out1_1
    SLICE_X7Y38.B4       net (fanout=16)       1.367   btn_out1
    SLICE_X7Y38.B        Tilo                  0.259   M_modes_q_FSM_FFd4
                                                       M_modes_q_FSM_FFd2-In1
    SLICE_X13Y38.BX      net (fanout=2)        1.283   M_modes_q_FSM_FFd2-In
    SLICE_X13Y38.CLK     Tdick                 0.114   M_modes_q_FSM_FFd2_2
                                                       M_modes_q_FSM_FFd2_2
    -------------------------------------------------  ---------------------------
    Total                                      6.381ns (1.367ns logic, 5.014ns route)
                                                       (21.4% logic, 78.6% route)

--------------------------------------------------------------------------------
Slack:                  13.514ns (requirement - (data path - clock path skew + uncertainty))
  Source:               down_cond/M_ctr_q_16 (FF)
  Destination:          M_modes_q_FSM_FFd5_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.385ns (Levels of Logic = 3)
  Clock Path Skew:      -0.066ns (0.591 - 0.657)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: down_cond/M_ctr_q_16 to M_modes_q_FSM_FFd5_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y39.AQ       Tcko                  0.476   down_cond/M_ctr_q[19]
                                                       down_cond/M_ctr_q_16
    SLICE_X4Y38.D1       net (fanout=2)        1.236   down_cond/M_ctr_q[16]
    SLICE_X4Y38.D        Tilo                  0.254   M_modes_q_FSM_FFd1_1
                                                       down_cond/out2
    SLICE_X5Y26.A3       net (fanout=6)        1.305   out1_0
    SLICE_X5Y26.A        Tilo                  0.259   M_counter_q[2]
                                                       down_db/btn_out1_1
    SLICE_X5Y39.A6       net (fanout=16)       1.142   btn_out1
    SLICE_X5Y39.A        Tilo                  0.259   M_modes_q_FSM_FFd5
                                                       M_modes_q_FSM_FFd5-In3
    SLICE_X17Y38.AX      net (fanout=1)        1.340   M_modes_q_FSM_FFd5-In
    SLICE_X17Y38.CLK     Tdick                 0.114   M_modes_q_FSM_FFd5_1
                                                       M_modes_q_FSM_FFd5_1
    -------------------------------------------------  ---------------------------
    Total                                      6.385ns (1.362ns logic, 5.023ns route)
                                                       (21.3% logic, 78.7% route)

--------------------------------------------------------------------------------
Slack:                  13.520ns (requirement - (data path - clock path skew + uncertainty))
  Source:               down_cond/M_ctr_q_7 (FF)
  Destination:          M_modes_q_FSM_FFd2_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.371ns (Levels of Logic = 3)
  Clock Path Skew:      -0.074ns (0.590 - 0.664)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: down_cond/M_ctr_q_7 to M_modes_q_FSM_FFd2_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y36.DQ       Tcko                  0.476   down_cond/M_ctr_q[7]
                                                       down_cond/M_ctr_q_7
    SLICE_X3Y36.B2       net (fanout=2)        0.554   down_cond/M_ctr_q[7]
    SLICE_X3Y36.B        Tilo                  0.259   M_bd_q_0
                                                       down_cond/out1
    SLICE_X5Y26.A2       net (fanout=6)        1.800   out_0
    SLICE_X5Y26.A        Tilo                  0.259   M_counter_q[2]
                                                       down_db/btn_out1_1
    SLICE_X7Y38.B4       net (fanout=16)       1.367   btn_out1
    SLICE_X7Y38.B        Tilo                  0.259   M_modes_q_FSM_FFd4
                                                       M_modes_q_FSM_FFd2-In1
    SLICE_X13Y38.BX      net (fanout=2)        1.283   M_modes_q_FSM_FFd2-In
    SLICE_X13Y38.CLK     Tdick                 0.114   M_modes_q_FSM_FFd2_2
                                                       M_modes_q_FSM_FFd2_2
    -------------------------------------------------  ---------------------------
    Total                                      6.371ns (1.367ns logic, 5.004ns route)
                                                       (21.5% logic, 78.5% route)

--------------------------------------------------------------------------------
Slack:                  13.521ns (requirement - (data path - clock path skew + uncertainty))
  Source:               down_cond/M_ctr_q_8 (FF)
  Destination:          M_modes_q_FSM_FFd2_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.372ns (Levels of Logic = 3)
  Clock Path Skew:      -0.072ns (0.590 - 0.662)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: down_cond/M_ctr_q_8 to M_modes_q_FSM_FFd2_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y37.AQ       Tcko                  0.476   down_cond/M_ctr_q[11]
                                                       down_cond/M_ctr_q_8
    SLICE_X3Y38.B1       net (fanout=2)        0.715   down_cond/M_ctr_q[8]
    SLICE_X3Y38.B        Tilo                  0.259   M_last_q_1
                                                       down_cond/out3
    SLICE_X5Y26.A1       net (fanout=6)        1.640   out2_0
    SLICE_X5Y26.A        Tilo                  0.259   M_counter_q[2]
                                                       down_db/btn_out1_1
    SLICE_X7Y38.B4       net (fanout=16)       1.367   btn_out1
    SLICE_X7Y38.B        Tilo                  0.259   M_modes_q_FSM_FFd4
                                                       M_modes_q_FSM_FFd2-In1
    SLICE_X13Y38.BX      net (fanout=2)        1.283   M_modes_q_FSM_FFd2-In
    SLICE_X13Y38.CLK     Tdick                 0.114   M_modes_q_FSM_FFd2_2
                                                       M_modes_q_FSM_FFd2_2
    -------------------------------------------------  ---------------------------
    Total                                      6.372ns (1.367ns logic, 5.005ns route)
                                                       (21.5% logic, 78.5% route)

--------------------------------------------------------------------------------
Slack:                  13.526ns (requirement - (data path - clock path skew + uncertainty))
  Source:               down_cond/M_ctr_q_2 (FF)
  Destination:          M_modes_q_FSM_FFd2_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.363ns (Levels of Logic = 3)
  Clock Path Skew:      -0.076ns (0.590 - 0.666)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: down_cond/M_ctr_q_2 to M_modes_q_FSM_FFd2_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y35.CQ       Tcko                  0.476   down_cond/M_ctr_q[3]
                                                       down_cond/M_ctr_q_2
    SLICE_X3Y36.B4       net (fanout=2)        0.546   down_cond/M_ctr_q[2]
    SLICE_X3Y36.B        Tilo                  0.259   M_bd_q_0
                                                       down_cond/out1
    SLICE_X5Y26.A2       net (fanout=6)        1.800   out_0
    SLICE_X5Y26.A        Tilo                  0.259   M_counter_q[2]
                                                       down_db/btn_out1_1
    SLICE_X7Y38.B4       net (fanout=16)       1.367   btn_out1
    SLICE_X7Y38.B        Tilo                  0.259   M_modes_q_FSM_FFd4
                                                       M_modes_q_FSM_FFd2-In1
    SLICE_X13Y38.BX      net (fanout=2)        1.283   M_modes_q_FSM_FFd2-In
    SLICE_X13Y38.CLK     Tdick                 0.114   M_modes_q_FSM_FFd2_2
                                                       M_modes_q_FSM_FFd2_2
    -------------------------------------------------  ---------------------------
    Total                                      6.363ns (1.367ns logic, 4.996ns route)
                                                       (21.5% logic, 78.5% route)

--------------------------------------------------------------------------------
Slack:                  13.528ns (requirement - (data path - clock path skew + uncertainty))
  Source:               down_cond/M_ctr_q_6 (FF)
  Destination:          M_modes_q_FSM_FFd5_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.364ns (Levels of Logic = 3)
  Clock Path Skew:      -0.073ns (0.591 - 0.664)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: down_cond/M_ctr_q_6 to M_modes_q_FSM_FFd5_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y36.CQ       Tcko                  0.476   down_cond/M_ctr_q[7]
                                                       down_cond/M_ctr_q_6
    SLICE_X3Y36.B1       net (fanout=2)        0.715   down_cond/M_ctr_q[6]
    SLICE_X3Y36.B        Tilo                  0.259   M_bd_q_0
                                                       down_cond/out1
    SLICE_X5Y26.A2       net (fanout=6)        1.800   out_0
    SLICE_X5Y26.A        Tilo                  0.259   M_counter_q[2]
                                                       down_db/btn_out1_1
    SLICE_X5Y39.A6       net (fanout=16)       1.142   btn_out1
    SLICE_X5Y39.A        Tilo                  0.259   M_modes_q_FSM_FFd5
                                                       M_modes_q_FSM_FFd5-In3
    SLICE_X17Y38.AX      net (fanout=1)        1.340   M_modes_q_FSM_FFd5-In
    SLICE_X17Y38.CLK     Tdick                 0.114   M_modes_q_FSM_FFd5_1
                                                       M_modes_q_FSM_FFd5_1
    -------------------------------------------------  ---------------------------
    Total                                      6.364ns (1.367ns logic, 4.997ns route)
                                                       (21.5% logic, 78.5% route)

--------------------------------------------------------------------------------
Slack:                  13.533ns (requirement - (data path - clock path skew + uncertainty))
  Source:               down_cond/M_ctr_q_13 (FF)
  Destination:          M_modes_q_FSM_FFd2_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.363ns (Levels of Logic = 3)
  Clock Path Skew:      -0.069ns (0.590 - 0.659)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: down_cond/M_ctr_q_13 to M_modes_q_FSM_FFd2_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y38.BQ       Tcko                  0.476   down_cond/M_ctr_q[15]
                                                       down_cond/M_ctr_q_13
    SLICE_X3Y38.B3       net (fanout=2)        0.564   down_cond/M_ctr_q[13]
    SLICE_X3Y38.B        Tilo                  0.259   M_last_q_1
                                                       down_cond/out3
    SLICE_X5Y26.A1       net (fanout=6)        1.640   out2_0
    SLICE_X5Y26.A        Tilo                  0.259   M_counter_q[2]
                                                       down_db/btn_out1_1
    SLICE_X7Y38.B4       net (fanout=16)       1.367   btn_out1
    SLICE_X7Y38.B        Tilo                  0.259   M_modes_q_FSM_FFd4
                                                       M_modes_q_FSM_FFd2-In1
    SLICE_X13Y38.AX      net (fanout=2)        1.425   M_modes_q_FSM_FFd2-In
    SLICE_X13Y38.CLK     Tdick                 0.114   M_modes_q_FSM_FFd2_2
                                                       M_modes_q_FSM_FFd2_1
    -------------------------------------------------  ---------------------------
    Total                                      6.363ns (1.367ns logic, 4.996ns route)
                                                       (21.5% logic, 78.5% route)

--------------------------------------------------------------------------------
Slack:                  13.539ns (requirement - (data path - clock path skew + uncertainty))
  Source:               down_cond/M_ctr_q_17 (FF)
  Destination:          M_modes_q_FSM_FFd5_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.360ns (Levels of Logic = 3)
  Clock Path Skew:      -0.066ns (0.591 - 0.657)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: down_cond/M_ctr_q_17 to M_modes_q_FSM_FFd5_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y39.BQ       Tcko                  0.476   down_cond/M_ctr_q[19]
                                                       down_cond/M_ctr_q_17
    SLICE_X4Y38.D2       net (fanout=2)        1.211   down_cond/M_ctr_q[17]
    SLICE_X4Y38.D        Tilo                  0.254   M_modes_q_FSM_FFd1_1
                                                       down_cond/out2
    SLICE_X5Y26.A3       net (fanout=6)        1.305   out1_0
    SLICE_X5Y26.A        Tilo                  0.259   M_counter_q[2]
                                                       down_db/btn_out1_1
    SLICE_X5Y39.A6       net (fanout=16)       1.142   btn_out1
    SLICE_X5Y39.A        Tilo                  0.259   M_modes_q_FSM_FFd5
                                                       M_modes_q_FSM_FFd5-In3
    SLICE_X17Y38.AX      net (fanout=1)        1.340   M_modes_q_FSM_FFd5-In
    SLICE_X17Y38.CLK     Tdick                 0.114   M_modes_q_FSM_FFd5_1
                                                       M_modes_q_FSM_FFd5_1
    -------------------------------------------------  ---------------------------
    Total                                      6.360ns (1.362ns logic, 4.998ns route)
                                                       (21.4% logic, 78.6% route)

--------------------------------------------------------------------------------
Slack:                  13.548ns (requirement - (data path - clock path skew + uncertainty))
  Source:               down_cond/M_ctr_q_10 (FF)
  Destination:          M_modes_q_FSM_FFd2_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.345ns (Levels of Logic = 3)
  Clock Path Skew:      -0.072ns (0.590 - 0.662)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: down_cond/M_ctr_q_10 to M_modes_q_FSM_FFd2_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y37.CQ       Tcko                  0.476   down_cond/M_ctr_q[11]
                                                       down_cond/M_ctr_q_10
    SLICE_X3Y38.B4       net (fanout=2)        0.546   down_cond/M_ctr_q[10]
    SLICE_X3Y38.B        Tilo                  0.259   M_last_q_1
                                                       down_cond/out3
    SLICE_X5Y26.A1       net (fanout=6)        1.640   out2_0
    SLICE_X5Y26.A        Tilo                  0.259   M_counter_q[2]
                                                       down_db/btn_out1_1
    SLICE_X7Y38.B4       net (fanout=16)       1.367   btn_out1
    SLICE_X7Y38.B        Tilo                  0.259   M_modes_q_FSM_FFd4
                                                       M_modes_q_FSM_FFd2-In1
    SLICE_X13Y38.AX      net (fanout=2)        1.425   M_modes_q_FSM_FFd2-In
    SLICE_X13Y38.CLK     Tdick                 0.114   M_modes_q_FSM_FFd2_2
                                                       M_modes_q_FSM_FFd2_1
    -------------------------------------------------  ---------------------------
    Total                                      6.345ns (1.367ns logic, 4.978ns route)
                                                       (21.5% logic, 78.5% route)

--------------------------------------------------------------------------------
Slack:                  13.568ns (requirement - (data path - clock path skew + uncertainty))
  Source:               down_cond/M_ctr_q_19 (FF)
  Destination:          M_modes_q_FSM_FFd2_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.330ns (Levels of Logic = 3)
  Clock Path Skew:      -0.067ns (0.590 - 0.657)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: down_cond/M_ctr_q_19 to M_modes_q_FSM_FFd2_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y39.DQ       Tcko                  0.476   down_cond/M_ctr_q[19]
                                                       down_cond/M_ctr_q_19
    SLICE_X4Y38.D3       net (fanout=2)        1.013   down_cond/M_ctr_q[19]
    SLICE_X4Y38.D        Tilo                  0.254   M_modes_q_FSM_FFd1_1
                                                       down_cond/out2
    SLICE_X5Y26.A3       net (fanout=6)        1.305   out1_0
    SLICE_X5Y26.A        Tilo                  0.259   M_counter_q[2]
                                                       down_db/btn_out1_1
    SLICE_X7Y38.B4       net (fanout=16)       1.367   btn_out1
    SLICE_X7Y38.B        Tilo                  0.259   M_modes_q_FSM_FFd4
                                                       M_modes_q_FSM_FFd2-In1
    SLICE_X13Y38.BX      net (fanout=2)        1.283   M_modes_q_FSM_FFd2-In
    SLICE_X13Y38.CLK     Tdick                 0.114   M_modes_q_FSM_FFd2_2
                                                       M_modes_q_FSM_FFd2_2
    -------------------------------------------------  ---------------------------
    Total                                      6.330ns (1.362ns logic, 4.968ns route)
                                                       (21.5% logic, 78.5% route)

--------------------------------------------------------------------------------
Slack:                  13.634ns (requirement - (data path - clock path skew + uncertainty))
  Source:               down_cond/M_ctr_q_18 (FF)
  Destination:          M_modes_q_FSM_FFd2_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.264ns (Levels of Logic = 3)
  Clock Path Skew:      -0.067ns (0.590 - 0.657)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: down_cond/M_ctr_q_18 to M_modes_q_FSM_FFd2_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y39.CQ       Tcko                  0.476   down_cond/M_ctr_q[19]
                                                       down_cond/M_ctr_q_18
    SLICE_X4Y38.D4       net (fanout=2)        0.947   down_cond/M_ctr_q[18]
    SLICE_X4Y38.D        Tilo                  0.254   M_modes_q_FSM_FFd1_1
                                                       down_cond/out2
    SLICE_X5Y26.A3       net (fanout=6)        1.305   out1_0
    SLICE_X5Y26.A        Tilo                  0.259   M_counter_q[2]
                                                       down_db/btn_out1_1
    SLICE_X7Y38.B4       net (fanout=16)       1.367   btn_out1
    SLICE_X7Y38.B        Tilo                  0.259   M_modes_q_FSM_FFd4
                                                       M_modes_q_FSM_FFd2-In1
    SLICE_X13Y38.BX      net (fanout=2)        1.283   M_modes_q_FSM_FFd2-In
    SLICE_X13Y38.CLK     Tdick                 0.114   M_modes_q_FSM_FFd2_2
                                                       M_modes_q_FSM_FFd2_2
    -------------------------------------------------  ---------------------------
    Total                                      6.264ns (1.362ns logic, 4.902ns route)
                                                       (21.7% logic, 78.3% route)

--------------------------------------------------------------------------------
Slack:                  13.643ns (requirement - (data path - clock path skew + uncertainty))
  Source:               down_cond/M_ctr_q_3 (FF)
  Destination:          M_modes_q_FSM_FFd2_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.246ns (Levels of Logic = 3)
  Clock Path Skew:      -0.076ns (0.590 - 0.666)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: down_cond/M_ctr_q_3 to M_modes_q_FSM_FFd2_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X2Y35.DQ       Tcko                  0.476   down_cond/M_ctr_q[3]
                                                       down_cond/M_ctr_q_3
    SLICE_X3Y36.B5       net (fanout=2)        0.429   down_cond/M_ctr_q[3]
    SLICE_X3Y36.B        Tilo                  0.259   M_bd_q_0
                                                       down_cond/out1
    SLICE_X5Y26.A2       net (fanout=6)        1.800   out_0
    SLICE_X5Y26.A        Tilo                  0.259   M_counter_q[2]
                                                       down_db/btn_out1_1
    SLICE_X7Y38.B4       net (fanout=16)       1.367   btn_out1
    SLICE_X7Y38.B        Tilo                  0.259   M_modes_q_FSM_FFd4
                                                       M_modes_q_FSM_FFd2-In1
    SLICE_X13Y38.BX      net (fanout=2)        1.283   M_modes_q_FSM_FFd2-In
    SLICE_X13Y38.CLK     Tdick                 0.114   M_modes_q_FSM_FFd2_2
                                                       M_modes_q_FSM_FFd2_2
    -------------------------------------------------  ---------------------------
    Total                                      6.246ns (1.367ns logic, 4.879ns route)
                                                       (21.9% logic, 78.1% route)

--------------------------------------------------------------------------------
Slack:                  13.650ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ctr_cond/M_ctr_q_17 (FF)
  Destination:          M_modes_q_FSM_FFd5_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.253ns (Levels of Logic = 3)
  Clock Path Skew:      -0.062ns (0.591 - 0.653)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ctr_cond/M_ctr_q_17 to M_modes_q_FSM_FFd5_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y42.BQ       Tcko                  0.476   ctr_cond/M_ctr_q[19]
                                                       ctr_cond/M_ctr_q_17
    SLICE_X7Y39.A2       net (fanout=2)        0.984   ctr_cond/M_ctr_q[17]
    SLICE_X7Y39.A        Tilo                  0.259   M_bd_q_1
                                                       ctr_cond/out2
    SLICE_X7Y39.B1       net (fanout=4)        1.487   out1_1
    SLICE_X7Y39.B        Tilo                  0.259   M_bd_q_1
                                                       ctr_db/btn_out1
    SLICE_X5Y39.A1       net (fanout=9)        1.075   M_ctr_db_btn_out
    SLICE_X5Y39.A        Tilo                  0.259   M_modes_q_FSM_FFd5
                                                       M_modes_q_FSM_FFd5-In3
    SLICE_X17Y38.AX      net (fanout=1)        1.340   M_modes_q_FSM_FFd5-In
    SLICE_X17Y38.CLK     Tdick                 0.114   M_modes_q_FSM_FFd5_1
                                                       M_modes_q_FSM_FFd5_1
    -------------------------------------------------  ---------------------------
    Total                                      6.253ns (1.367ns logic, 4.886ns route)
                                                       (21.9% logic, 78.1% route)

--------------------------------------------------------------------------------
Slack:                  13.653ns (requirement - (data path - clock path skew + uncertainty))
  Source:               ctr_cond/M_ctr_q_16 (FF)
  Destination:          M_modes_q_FSM_FFd5_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.250ns (Levels of Logic = 3)
  Clock Path Skew:      -0.062ns (0.591 - 0.653)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: ctr_cond/M_ctr_q_16 to M_modes_q_FSM_FFd5_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y42.AQ       Tcko                  0.476   ctr_cond/M_ctr_q[19]
                                                       ctr_cond/M_ctr_q_16
    SLICE_X7Y39.A1       net (fanout=2)        0.981   ctr_cond/M_ctr_q[16]
    SLICE_X7Y39.A        Tilo                  0.259   M_bd_q_1
                                                       ctr_cond/out2
    SLICE_X7Y39.B1       net (fanout=4)        1.487   out1_1
    SLICE_X7Y39.B        Tilo                  0.259   M_bd_q_1
                                                       ctr_db/btn_out1
    SLICE_X5Y39.A1       net (fanout=9)        1.075   M_ctr_db_btn_out
    SLICE_X5Y39.A        Tilo                  0.259   M_modes_q_FSM_FFd5
                                                       M_modes_q_FSM_FFd5-In3
    SLICE_X17Y38.AX      net (fanout=1)        1.340   M_modes_q_FSM_FFd5-In
    SLICE_X17Y38.CLK     Tdick                 0.114   M_modes_q_FSM_FFd5_1
                                                       M_modes_q_FSM_FFd5_1
    -------------------------------------------------  ---------------------------
    Total                                      6.250ns (1.367ns logic, 4.883ns route)
                                                       (21.9% logic, 78.1% route)

--------------------------------------------------------------------------------
Slack:                  13.660ns (requirement - (data path - clock path skew + uncertainty))
  Source:               down_db/M_bd_q (FF)
  Destination:          M_modes_q_FSM_FFd2_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.231ns (Levels of Logic = 3)
  Clock Path Skew:      -0.074ns (0.590 - 0.664)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: down_db/M_bd_q to M_modes_q_FSM_FFd2_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y36.AQ       Tcko                  0.430   M_bd_q_0
                                                       down_db/M_bd_q
    SLICE_X3Y36.D2       net (fanout=1)        0.737   M_bd_q_0
    SLICE_X3Y36.D        Tilo                  0.259   M_bd_q_0
                                                       down_cond/out4_SW0
    SLICE_X5Y26.A6       net (fanout=3)        1.381   N84
    SLICE_X5Y26.A        Tilo                  0.259   M_counter_q[2]
                                                       down_db/btn_out1_1
    SLICE_X7Y38.B4       net (fanout=16)       1.367   btn_out1
    SLICE_X7Y38.B        Tilo                  0.259   M_modes_q_FSM_FFd4
                                                       M_modes_q_FSM_FFd2-In1
    SLICE_X13Y38.AX      net (fanout=2)        1.425   M_modes_q_FSM_FFd2-In
    SLICE_X13Y38.CLK     Tdick                 0.114   M_modes_q_FSM_FFd2_2
                                                       M_modes_q_FSM_FFd2_1
    -------------------------------------------------  ---------------------------
    Total                                      6.231ns (1.321ns logic, 4.910ns route)
                                                       (21.2% logic, 78.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: ctr_cond/M_sync_out/CLK
  Logical resource: left_cond/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X4Y52.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: ctr_cond/M_sync_out/CLK
  Logical resource: down_cond/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X4Y52.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: ctr_cond/M_sync_out/CLK
  Logical resource: up_cond/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X4Y52.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 18.601ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 1.399ns (714.796MHz) (Tcp)
  Physical resource: ctr_cond/M_sync_out/CLK
  Logical resource: ctr_cond/sync/Mshreg_M_pipe_q_1/CLK
  Location pin: SLICE_X4Y52.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: up_cond/M_ctr_q[3]/CLK
  Logical resource: up_cond/M_ctr_q_1/CK
  Location pin: SLICE_X12Y23.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: up_cond/M_ctr_q[3]/CLK
  Logical resource: up_cond/M_ctr_q_2/CK
  Location pin: SLICE_X12Y23.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: up_cond/M_ctr_q[3]/CLK
  Logical resource: up_cond/M_ctr_q_3/CK
  Location pin: SLICE_X12Y23.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: up_cond/M_ctr_q[7]/CLK
  Logical resource: up_cond/M_ctr_q_4/CK
  Location pin: SLICE_X12Y24.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: up_cond/M_ctr_q[7]/CLK
  Logical resource: up_cond/M_ctr_q_5/CK
  Location pin: SLICE_X12Y24.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: up_cond/M_ctr_q[7]/CLK
  Logical resource: up_cond/M_ctr_q_6/CK
  Location pin: SLICE_X12Y24.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: up_cond/M_ctr_q[7]/CLK
  Logical resource: up_cond/M_ctr_q_7/CK
  Location pin: SLICE_X12Y24.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: up_cond/M_ctr_q[11]/CLK
  Logical resource: up_cond/M_ctr_q_8/CK
  Location pin: SLICE_X12Y25.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: up_cond/M_ctr_q[11]/CLK
  Logical resource: up_cond/M_ctr_q_9/CK
  Location pin: SLICE_X12Y25.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: up_cond/M_ctr_q[11]/CLK
  Logical resource: up_cond/M_ctr_q_10/CK
  Location pin: SLICE_X12Y25.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: up_cond/M_ctr_q[11]/CLK
  Logical resource: up_cond/M_ctr_q_11/CK
  Location pin: SLICE_X12Y25.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: up_cond/M_ctr_q[15]/CLK
  Logical resource: up_cond/M_ctr_q_12/CK
  Location pin: SLICE_X12Y26.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: up_cond/M_ctr_q[15]/CLK
  Logical resource: up_cond/M_ctr_q_13/CK
  Location pin: SLICE_X12Y26.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: up_cond/M_ctr_q[15]/CLK
  Logical resource: up_cond/M_ctr_q_14/CK
  Location pin: SLICE_X12Y26.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: up_cond/M_ctr_q[15]/CLK
  Logical resource: up_cond/M_ctr_q_15/CK
  Location pin: SLICE_X12Y26.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: up_cond/M_ctr_q[19]/CLK
  Logical resource: up_cond/M_ctr_q_16/CK
  Location pin: SLICE_X12Y27.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: up_cond/M_ctr_q[19]/CLK
  Logical resource: up_cond/M_ctr_q_17/CK
  Location pin: SLICE_X12Y27.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: up_cond/M_ctr_q[19]/CLK
  Logical resource: up_cond/M_ctr_q_18/CK
  Location pin: SLICE_X12Y27.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: up_cond/M_ctr_q[19]/CLK
  Logical resource: up_cond/M_ctr_q_19/CK
  Location pin: SLICE_X12Y27.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_reset_cond_out/CLK
  Logical resource: reset_cond/M_stage_q_3/CK
  Location pin: SLICE_X4Y21.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: reset_cond/M_stage_q[2]/CLK
  Logical resource: reset_cond/M_stage_q_0/CK
  Location pin: SLICE_X4Y22.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: reset_cond/M_stage_q[2]/CLK
  Logical resource: reset_cond/M_stage_q_1/CK
  Location pin: SLICE_X4Y22.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: reset_cond/M_stage_q[2]/CLK
  Logical resource: reset_cond/M_stage_q_2/CK
  Location pin: SLICE_X4Y22.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_modes_q_FSM_FFd1_1/CLK
  Logical resource: M_modes_q_FSM_FFd4_1/CK
  Location pin: SLICE_X4Y38.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_modes_q_FSM_FFd1_1/CLK
  Logical resource: M_modes_q_FSM_FFd1_1/CK
  Location pin: SLICE_X4Y38.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    6.797|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 6068 paths, 0 nets, and 879 connections

Design statistics:
   Minimum period:   6.797ns{1}   (Maximum frequency: 147.124MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Tue Nov 05 02:41:56 2019 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 170 MB



