module top
#(parameter param55 = ((^~((((8'ha4) ? (8'hbe) : (8'hac)) ? ((8'hb3) ? (8'h9f) : (8'hbb)) : (!(8'hba))) ~^ ({(8'h9f)} != (!(7'h44))))) ? (((((8'hb5) && (8'hb9)) + {(8'hb8), (8'hba)}) ? (&((8'hbd) < (7'h43))) : {((8'hb4) != (8'hb7))}) ? ((~{(8'ha1), (8'hbb)}) && (7'h40)) : (((8'hba) ? ((7'h44) ? (8'hae) : (8'h9c)) : ((8'hba) | (8'hb9))) ? (((8'had) ? (8'hab) : (8'hbf)) ? ((8'hb5) ? (8'hb4) : (8'hb5)) : {(7'h44), (8'h9f)}) : (((8'haf) && (8'ha4)) ? ((8'hbe) ? (8'hb8) : (8'h9d)) : (!(8'hb1))))) : (((((8'ha3) != (8'hb5)) ? ((7'h40) ? (8'hb6) : (8'hb8)) : (+(7'h44))) ? {((7'h42) ? (8'h9e) : (8'hb3))} : (((8'ha2) ? (8'haa) : (8'ha5)) == ((8'h9e) ? (8'hb0) : (8'hb7)))) != {(((8'hbe) << (8'hb6)) ^ (8'hbb)), {{(7'h41), (8'hb6)}, ((8'hac) ? (8'h9e) : (8'ha0))}})))
(y, clk, wire3, wire2, wire1, wire0);
  output wire [(32'h258):(32'h0)] y;
  input wire [(1'h0):(1'h0)] clk;
  input wire [(5'h12):(1'h0)] wire3;
  input wire [(4'hb):(1'h0)] wire2;
  input wire signed [(4'hb):(1'h0)] wire1;
  input wire [(4'hd):(1'h0)] wire0;
  wire [(5'h12):(1'h0)] wire16;
  wire [(4'hd):(1'h0)] wire4;
  reg signed [(4'hb):(1'h0)] reg54 = (1'h0);
  reg signed [(3'h7):(1'h0)] reg53 = (1'h0);
  reg [(4'h8):(1'h0)] reg52 = (1'h0);
  reg [(3'h5):(1'h0)] reg51 = (1'h0);
  reg [(3'h6):(1'h0)] reg50 = (1'h0);
  reg [(4'h9):(1'h0)] reg49 = (1'h0);
  reg signed [(3'h5):(1'h0)] reg48 = (1'h0);
  reg signed [(5'h11):(1'h0)] reg47 = (1'h0);
  reg signed [(4'hc):(1'h0)] reg46 = (1'h0);
  reg [(3'h4):(1'h0)] reg45 = (1'h0);
  reg signed [(5'h13):(1'h0)] reg44 = (1'h0);
  reg [(4'h9):(1'h0)] reg43 = (1'h0);
  reg signed [(4'h8):(1'h0)] reg42 = (1'h0);
  reg [(5'h11):(1'h0)] reg41 = (1'h0);
  reg signed [(4'hf):(1'h0)] reg40 = (1'h0);
  reg signed [(4'he):(1'h0)] reg39 = (1'h0);
  reg signed [(5'h14):(1'h0)] reg38 = (1'h0);
  reg [(3'h4):(1'h0)] reg37 = (1'h0);
  reg signed [(3'h5):(1'h0)] reg36 = (1'h0);
  reg [(4'h8):(1'h0)] reg35 = (1'h0);
  reg [(2'h2):(1'h0)] reg34 = (1'h0);
  reg [(4'hd):(1'h0)] reg33 = (1'h0);
  reg [(4'hb):(1'h0)] reg32 = (1'h0);
  reg signed [(4'hc):(1'h0)] reg31 = (1'h0);
  reg signed [(5'h10):(1'h0)] reg30 = (1'h0);
  reg [(3'h7):(1'h0)] reg29 = (1'h0);
  reg [(4'hf):(1'h0)] reg28 = (1'h0);
  reg [(3'h7):(1'h0)] reg27 = (1'h0);
  reg [(3'h7):(1'h0)] reg26 = (1'h0);
  reg signed [(4'hc):(1'h0)] reg25 = (1'h0);
  reg signed [(5'h12):(1'h0)] reg24 = (1'h0);
  reg signed [(5'h13):(1'h0)] reg23 = (1'h0);
  reg [(5'h12):(1'h0)] reg22 = (1'h0);
  reg [(3'h7):(1'h0)] reg21 = (1'h0);
  reg signed [(2'h3):(1'h0)] reg20 = (1'h0);
  reg signed [(3'h7):(1'h0)] reg19 = (1'h0);
  reg signed [(2'h3):(1'h0)] reg18 = (1'h0);
  reg signed [(5'h15):(1'h0)] reg17 = (1'h0);
  reg signed [(5'h10):(1'h0)] reg15 = (1'h0);
  reg [(3'h5):(1'h0)] reg14 = (1'h0);
  reg signed [(4'hb):(1'h0)] reg13 = (1'h0);
  reg signed [(3'h7):(1'h0)] reg12 = (1'h0);
  reg signed [(5'h13):(1'h0)] reg11 = (1'h0);
  reg [(5'h13):(1'h0)] reg10 = (1'h0);
  reg signed [(5'h14):(1'h0)] reg9 = (1'h0);
  reg [(5'h12):(1'h0)] reg8 = (1'h0);
  reg [(4'he):(1'h0)] reg7 = (1'h0);
  reg signed [(5'h13):(1'h0)] reg6 = (1'h0);
  reg signed [(5'h13):(1'h0)] reg5 = (1'h0);
  assign y = {wire16,
                 wire4,
                 reg54,
                 reg53,
                 reg52,
                 reg51,
                 reg50,
                 reg49,
                 reg48,
                 reg47,
                 reg46,
                 reg45,
                 reg44,
                 reg43,
                 reg42,
                 reg41,
                 reg40,
                 reg39,
                 reg38,
                 reg37,
                 reg36,
                 reg35,
                 reg34,
                 reg33,
                 reg32,
                 reg31,
                 reg30,
                 reg29,
                 reg28,
                 reg27,
                 reg26,
                 reg25,
                 reg24,
                 reg23,
                 reg22,
                 reg21,
                 reg20,
                 reg19,
                 reg18,
                 reg17,
                 reg15,
                 reg14,
                 reg13,
                 reg12,
                 reg11,
                 reg10,
                 reg9,
                 reg8,
                 reg7,
                 reg6,
                 reg5,
                 (1'h0)};
  assign wire4 = $unsigned((~|$unsigned($unsigned((|wire0)))));
  always
    @(posedge clk) begin
      reg5 <= wire4;
      reg6 <= $unsigned(wire4[(3'h5):(2'h3)]);
      if (($signed($signed(((^wire0) <= {reg5,
          wire1}))) < wire2[(3'h6):(2'h2)]))
        begin
          reg7 <= (~((!wire3) - $unsigned((~&(reg5 <= (8'ha7))))));
          reg8 <= (~&(-(|reg7)));
          reg9 <= (reg6 >> {$unsigned($unsigned(((8'hb0) != (8'hb2))))});
        end
      else
        begin
          reg7 <= ({(8'hb9),
              ((reg5 > wire2) ?
                  (^(wire2 >= reg8)) : (|{wire2, reg9}))} ^~ wire3);
        end
      if ($signed((reg5 | $signed((reg5 <= (wire3 & reg9))))))
        begin
          reg10 <= $signed({($unsigned($unsigned(reg9)) || (^~((8'hbb) ?
                  wire0 : wire3)))});
          reg11 <= ({reg10[(4'h8):(2'h3)]} ?
              (+$signed(wire1[(2'h3):(1'h0)])) : $unsigned((~&reg5[(5'h13):(3'h7)])));
        end
      else
        begin
          if ($signed((((wire2 ?
                  $unsigned((8'hbc)) : wire2) >> $signed(reg6[(2'h2):(1'h0)])) ?
              reg9[(3'h5):(2'h2)] : (((reg10 ? wire4 : reg11) ^~ {reg10,
                  (8'hbb)}) ^ ((8'ha4) >> wire3[(4'ha):(1'h1)])))))
            begin
              reg10 <= (8'h9e);
            end
          else
            begin
              reg10 <= ({reg10[(3'h7):(1'h1)],
                      (($unsigned(wire1) ? ((7'h41) ~^ wire3) : $signed(reg9)) ?
                          $signed((wire1 ? (8'hb1) : (8'haf))) : wire3)} ?
                  {(8'hbb), reg11[(2'h3):(2'h3)]} : ((^(8'hb8)) ?
                      (reg11[(5'h13):(3'h6)] ?
                          $signed({wire1,
                              wire4}) : (~^$unsigned(wire2))) : (~^(|reg11))));
              reg11 <= $signed($signed(wire1[(2'h2):(1'h0)]));
              reg12 <= $signed(reg8[(3'h6):(2'h3)]);
              reg13 <= (($signed(wire3[(2'h2):(2'h2)]) * (wire2 ?
                  (|(^~reg11)) : ($signed(reg7) == $unsigned(wire1)))) & ($signed($unsigned((!reg10))) + wire2));
              reg14 <= $unsigned($unsigned(reg6));
            end
          reg15 <= (reg8[(4'h9):(2'h3)] << ((reg12[(1'h1):(1'h0)] <= (reg9 ~^ (^wire1))) || (((+reg9) ?
              (wire2 ? (8'hbd) : reg13) : (wire0 ? reg9 : reg7)) || reg12)));
        end
    end
  assign wire16 = $signed(wire4[(4'ha):(1'h0)]);
  always
    @(posedge clk) begin
      reg17 <= {$signed((^$signed((|wire4))))};
      reg18 <= (~&(|$signed(reg17)));
      reg19 <= $unsigned(reg8[(4'hc):(3'h4)]);
      reg20 <= (((~&((reg8 ? wire4 : wire3) ?
                  $unsigned(reg14) : $signed(reg6))) ?
              reg7[(4'hc):(1'h1)] : reg14) ?
          $unsigned((reg9[(5'h13):(5'h13)] ?
              ($unsigned(reg10) == $signed(wire16)) : ($signed(reg5) ?
                  (wire3 ? reg15 : reg8) : (wire2 ?
                      wire0 : reg6)))) : reg18[(1'h1):(1'h1)]);
      reg21 <= $unsigned(((^~$signed($signed(wire3))) ?
          $unsigned(($unsigned(reg12) * $signed(reg10))) : $unsigned(wire3[(5'h11):(5'h10)])));
    end
  always
    @(posedge clk) begin
      if (wire4[(3'h5):(3'h5)])
        begin
          if (wire16[(4'ha):(3'h7)])
            begin
              reg22 <= $signed(($unsigned(((wire16 >> reg20) | $unsigned(reg12))) != (~^reg12[(3'h7):(3'h7)])));
              reg23 <= $unsigned($signed($unsigned($unsigned($signed(reg9)))));
              reg24 <= ($signed({$unsigned($signed(reg11)),
                  wire0[(4'hb):(3'h7)]}) <<< reg17);
              reg25 <= wire3[(3'h7):(3'h7)];
              reg26 <= $unsigned((~|reg19[(1'h0):(1'h0)]));
            end
          else
            begin
              reg22 <= (((((reg20 != reg17) & $signed(reg8)) ?
                      $unsigned(((8'hb8) && wire0)) : reg12[(3'h5):(2'h2)]) * reg26) ?
                  ((reg7[(4'hb):(4'hb)] ?
                          $unsigned((&reg11)) : $unsigned($unsigned(reg21))) ?
                      $signed(reg20) : reg19) : reg5[(4'hb):(2'h3)]);
            end
          reg27 <= $unsigned((reg25 ?
              $unsigned($signed($signed(reg17))) : (($unsigned(reg19) <= $unsigned((8'hab))) >> (^~(reg19 ?
                  reg11 : reg10)))));
        end
      else
        begin
          reg22 <= ((reg24 >> (8'ha8)) ?
              {reg11[(3'h7):(3'h7)]} : $unsigned((~^reg24[(2'h2):(2'h2)])));
          reg23 <= ((($unsigned(((8'h9d) ?
                  reg15 : reg7)) ^ $unsigned((-reg11))) ?
              ($signed(((7'h44) > (8'hb8))) ?
                  $unsigned((reg15 >> (8'hbb))) : reg5) : reg15[(4'h8):(3'h5)]) * reg14[(3'h5):(1'h0)]);
        end
      if ($unsigned((reg11 ?
          (^~$unsigned(((8'hb0) ? reg26 : reg26))) : (~(|(8'ha8))))))
        begin
          if (reg25[(4'hc):(3'h7)])
            begin
              reg28 <= wire1;
              reg29 <= (($unsigned($unsigned($signed(reg22))) ?
                  (8'ha7) : ((~&((8'h9d) && reg24)) <<< ((+reg26) << reg7))) <= {(reg28[(1'h0):(1'h0)] ?
                      $signed($unsigned((8'ha9))) : reg24)});
              reg30 <= reg10;
            end
          else
            begin
              reg28 <= (&(8'hb6));
              reg29 <= {((reg20 >= (8'hbb)) ?
                      $signed(wire1[(4'h9):(3'h5)]) : $signed(((&reg23) < reg24[(4'hc):(3'h5)]))),
                  (((reg13 ? wire1 : (!reg14)) ?
                          {(reg14 ?
                                  (8'hb5) : reg21)} : $signed((reg22 * reg21))) ?
                      $unsigned($unsigned(wire1)) : reg7)};
              reg30 <= $unsigned({{$unsigned((reg5 * reg17)),
                      ((^~wire16) << (+(7'h42)))},
                  (~&((reg7 || reg12) >> (-wire0)))});
              reg31 <= ($signed(({{reg22}, reg26[(1'h1):(1'h0)]} < {{(7'h42),
                          reg25},
                      $unsigned(reg30)})) ?
                  wire3[(4'hf):(4'hc)] : reg23[(5'h11):(5'h10)]);
              reg32 <= (+($signed($signed($unsigned((8'hb6)))) < reg5[(4'hc):(3'h4)]));
            end
          reg33 <= reg19;
          if ($unsigned((~&(8'hbd))))
            begin
              reg34 <= reg31[(4'h9):(3'h4)];
              reg35 <= (reg24 <= $unsigned(((^(|reg26)) ?
                  ((reg29 || reg10) ?
                      $signed(reg24) : reg14[(3'h4):(3'h4)]) : $unsigned($signed(wire0)))));
              reg36 <= $unsigned((wire1 >= $signed($unsigned($signed(reg22)))));
              reg37 <= reg18[(2'h2):(1'h1)];
            end
          else
            begin
              reg34 <= $unsigned((^reg20));
              reg35 <= ((reg37[(3'h4):(3'h4)] ?
                  $unsigned((~^reg34)) : (|(&(reg11 ?
                      reg34 : wire3)))) > (~^reg21));
            end
        end
      else
        begin
          reg28 <= (reg13[(3'h4):(2'h2)] ?
              reg5[(1'h1):(1'h1)] : (reg6 ?
                  (((8'hb5) ? {(7'h42)} : $unsigned((8'hb1))) ?
                      (~&$signed(reg31)) : reg14) : ({(^~reg24)} | (8'ha2))));
          reg29 <= (!reg23);
          reg30 <= (&((!(~&{wire3})) ?
              $unsigned(reg8) : (wire3 > {{reg37, wire2},
                  reg7[(2'h2):(2'h2)]})));
          reg31 <= reg36[(3'h4):(1'h1)];
          reg32 <= reg8[(1'h0):(1'h0)];
        end
      reg38 <= $unsigned(reg21);
      if ((((8'ha1) != (~&($signed((8'ha8)) ^ reg32[(2'h2):(1'h0)]))) ?
          reg6[(4'h9):(4'h9)] : $unsigned(reg9)))
        begin
          reg39 <= $unsigned((~^reg19[(3'h7):(3'h5)]));
        end
      else
        begin
          reg39 <= $unsigned(reg38[(5'h10):(5'h10)]);
          if (({wire3[(5'h10):(4'h8)], (+{{reg22}, $unsigned(reg9)})} ?
              $signed(({{reg21}} >> {reg19[(3'h7):(3'h6)],
                  $signed((8'ha3))})) : ($signed($signed($signed((8'hb5)))) <<< (($signed(reg30) ^~ ((7'h44) ?
                      wire2 : (8'hb4))) ?
                  wire3 : reg28))))
            begin
              reg40 <= {(wire16[(4'hb):(3'h4)] > reg36),
                  ((((reg20 == reg34) ^~ (&reg31)) ?
                      wire1[(1'h0):(1'h0)] : (!(reg33 ^~ wire16))) - (($unsigned(reg20) && reg31) - (8'ha3)))};
              reg41 <= (~reg10);
            end
          else
            begin
              reg40 <= ((reg39[(3'h4):(1'h0)] >> $unsigned($signed({reg7}))) ?
                  $unsigned($signed(({reg9, reg25} ?
                      {reg7,
                          reg23} : (reg24 >> reg41)))) : $signed((reg18 << reg28)));
              reg41 <= (!$signed((!reg31[(3'h6):(1'h1)])));
              reg42 <= $signed($signed((&(|reg9))));
              reg43 <= reg34[(2'h2):(1'h0)];
            end
          if ($signed((!$signed(reg14))))
            begin
              reg44 <= ({$signed(((reg24 <= (8'hb7)) || (reg8 ?
                          wire1 : wire4)))} ?
                  (~|$unsigned(($signed(reg33) ?
                      reg35[(2'h3):(1'h1)] : (+reg5)))) : $unsigned(reg18[(2'h2):(1'h0)]));
              reg45 <= (-reg13[(3'h4):(2'h2)]);
              reg46 <= $signed((($unsigned((reg6 ?
                  reg10 : wire0)) >>> (^reg11[(4'hd):(2'h2)])) | (reg34 ?
                  reg13[(4'h8):(3'h6)] : {(reg9 ^ reg39), wire2})));
              reg47 <= ($signed(reg25) << reg24);
              reg48 <= (-$unsigned(($unsigned((reg41 & reg19)) ?
                  $signed($signed(wire0)) : ((&reg23) < (8'ha7)))));
            end
          else
            begin
              reg44 <= (!(-({(8'hb8)} && $unsigned({reg6}))));
              reg45 <= {reg18[(1'h0):(1'h0)]};
              reg46 <= $signed($unsigned($signed({$unsigned(reg18),
                  $unsigned(reg28)})));
            end
          if ($signed($signed(($signed(reg23[(5'h10):(4'hd)]) ?
              $signed(reg44[(5'h10):(2'h2)]) : wire4[(1'h0):(1'h0)]))))
            begin
              reg49 <= {{(^~((~|reg11) ~^ $signed(reg29)))},
                  reg11[(3'h7):(3'h6)]};
              reg50 <= reg47;
              reg51 <= ((8'haa) >>> $unsigned(({$signed(reg26)} ?
                  reg27 : (^((8'hbd) > (8'ha2))))));
              reg52 <= (|$signed(($signed($unsigned(reg45)) ?
                  (^~(reg10 ? reg13 : reg31)) : (-(reg51 <= reg12)))));
              reg53 <= $unsigned((8'hab));
            end
          else
            begin
              reg49 <= reg36[(1'h0):(1'h0)];
              reg50 <= $unsigned((8'hab));
              reg51 <= $unsigned(wire3[(4'h8):(3'h7)]);
            end
          reg54 <= {(reg19 - reg28), (&(~&(~|reg34[(1'h0):(1'h0)])))};
        end
    end
endmodule
