<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › arm › mach-bcmring › csp › chipc › chipcHw.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../../index.html"></a><h1>chipcHw.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*****************************************************************************</span>
<span class="cm">* Copyright 2003 - 2008 Broadcom Corporation.  All rights reserved.</span>
<span class="cm">*</span>
<span class="cm">* Unless you and Broadcom execute a separate written software license</span>
<span class="cm">* agreement governing use of this software, this software is licensed to you</span>
<span class="cm">* under the terms of the GNU General Public License version 2, available at</span>
<span class="cm">* http://www.broadcom.com/licenses/GPLv2.php (the &quot;GPL&quot;).</span>
<span class="cm">*</span>
<span class="cm">* Notwithstanding the above, under no circumstances may you combine this</span>
<span class="cm">* software in any way with any other Broadcom software provided under a</span>
<span class="cm">* license other than the GPL, without Broadcom&#39;s express prior written</span>
<span class="cm">* consent.</span>
<span class="cm">*****************************************************************************/</span>

<span class="cm">/****************************************************************************/</span>
<span class="cm">/**</span>
<span class="cm">*  @file    chipcHw.c</span>
<span class="cm">*</span>
<span class="cm">*  @brief   Low level Various CHIP clock controlling routines</span>
<span class="cm">*</span>
<span class="cm">*  @note</span>
<span class="cm">*</span>
<span class="cm">*   These routines provide basic clock controlling functionality only.</span>
<span class="cm">*/</span>
<span class="cm">/****************************************************************************/</span>

<span class="cm">/* ---- Include Files ---------------------------------------------------- */</span>

<span class="cp">#include &lt;csp/errno.h&gt;</span>
<span class="cp">#include &lt;csp/stdint.h&gt;</span>
<span class="cp">#include &lt;csp/module.h&gt;</span>

<span class="cp">#include &lt;mach/csp/chipcHw_def.h&gt;</span>
<span class="cp">#include &lt;mach/csp/chipcHw_inline.h&gt;</span>

<span class="cp">#include &lt;csp/reg.h&gt;</span>
<span class="cp">#include &lt;csp/delay.h&gt;</span>

<span class="cm">/* ---- Private Constants and Types --------------------------------------- */</span>

<span class="cm">/* VPM alignment algorithm uses this */</span>
<span class="cp">#define MAX_PHASE_ADJUST_COUNT         0xFFFF	</span><span class="cm">/* Max number of times allowed to adjust the phase */</span><span class="cp"></span>
<span class="cp">#define MAX_PHASE_ALIGN_ATTEMPTS       10	</span><span class="cm">/* Max number of attempt to align the phase */</span><span class="cp"></span>

<span class="cm">/* Local definition of clock type */</span>
<span class="cp">#define PLL_CLOCK                      1	</span><span class="cm">/* PLL Clock */</span><span class="cp"></span>
<span class="cp">#define NON_PLL_CLOCK                  2	</span><span class="cm">/* Divider clock */</span><span class="cp"></span>

<span class="k">static</span> <span class="kt">int</span> <span class="n">chipcHw_divide</span><span class="p">(</span><span class="kt">int</span> <span class="n">num</span><span class="p">,</span> <span class="kt">int</span> <span class="n">denom</span><span class="p">)</span>
    <span class="n">__attribute__</span> <span class="p">((</span><span class="n">section</span><span class="p">(</span><span class="s">&quot;.aramtext&quot;</span><span class="p">)));</span>

<span class="cm">/****************************************************************************/</span>
<span class="cm">/**</span>
<span class="cm">*  @brief   Set clock fequency for miscellaneous configurable clocks</span>
<span class="cm">*</span>
<span class="cm">*  This function sets clock frequency</span>
<span class="cm">*</span>
<span class="cm">*  @return  Configured clock frequency in hertz</span>
<span class="cm">*</span>
<span class="cm">*/</span>
<span class="cm">/****************************************************************************/</span>
<span class="n">chipcHw_freq</span> <span class="nf">chipcHw_getClockFrequency</span><span class="p">(</span><span class="n">chipcHw_CLOCK_e</span> <span class="n">clock</span>	<span class="cm">/*  [ IN ] Configurable clock */</span>
    <span class="p">)</span> <span class="p">{</span>
	<span class="k">volatile</span> <span class="kt">uint32_t</span> <span class="o">*</span><span class="n">pPLLReg</span> <span class="o">=</span> <span class="p">(</span><span class="kt">uint32_t</span> <span class="o">*</span><span class="p">)</span> <span class="mh">0x0</span><span class="p">;</span>
	<span class="k">volatile</span> <span class="kt">uint32_t</span> <span class="o">*</span><span class="n">pClockCtrl</span> <span class="o">=</span> <span class="p">(</span><span class="kt">uint32_t</span> <span class="o">*</span><span class="p">)</span> <span class="mh">0x0</span><span class="p">;</span>
	<span class="k">volatile</span> <span class="kt">uint32_t</span> <span class="o">*</span><span class="n">pDependentClock</span> <span class="o">=</span> <span class="p">(</span><span class="kt">uint32_t</span> <span class="o">*</span><span class="p">)</span> <span class="mh">0x0</span><span class="p">;</span>
	<span class="kt">uint32_t</span> <span class="n">vcoFreqPll1Hz</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>	<span class="cm">/* Effective VCO frequency for PLL1 in Hz */</span>
	<span class="kt">uint32_t</span> <span class="n">vcoFreqPll2Hz</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>	<span class="cm">/* Effective VCO frequency for PLL2 in Hz */</span>
	<span class="kt">uint32_t</span> <span class="n">dependentClockType</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="kt">uint32_t</span> <span class="n">vcoHz</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="cm">/* Get VCO frequencies */</span>
	<span class="k">if</span> <span class="p">((</span><span class="n">pChipcHw</span><span class="o">-&gt;</span><span class="n">PLLPreDivider</span> <span class="o">&amp;</span> <span class="n">chipcHw_REG_PLL_PREDIVIDER_NDIV_MODE_MASK</span><span class="p">)</span> <span class="o">!=</span> <span class="n">chipcHw_REG_PLL_PREDIVIDER_NDIV_MODE_INTEGER</span><span class="p">)</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">adjustFreq</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

		<span class="n">vcoFreqPll1Hz</span> <span class="o">=</span> <span class="n">chipcHw_XTAL_FREQ_Hz</span> <span class="o">*</span>
		    <span class="n">chipcHw_divide</span><span class="p">(</span><span class="n">chipcHw_REG_PLL_PREDIVIDER_P1</span><span class="p">,</span> <span class="n">chipcHw_REG_PLL_PREDIVIDER_P2</span><span class="p">)</span> <span class="o">*</span>
		    <span class="p">((</span><span class="n">pChipcHw</span><span class="o">-&gt;</span><span class="n">PLLPreDivider</span> <span class="o">&amp;</span> <span class="n">chipcHw_REG_PLL_PREDIVIDER_NDIV_MASK</span><span class="p">)</span> <span class="o">&gt;&gt;</span>
		     <span class="n">chipcHw_REG_PLL_PREDIVIDER_NDIV_SHIFT</span><span class="p">);</span>

		<span class="cm">/* Adjusted frequency due to chipcHw_REG_PLL_DIVIDER_NDIV_f_SS */</span>
		<span class="n">adjustFreq</span> <span class="o">=</span> <span class="p">(</span><span class="kt">uint64_t</span><span class="p">)</span> <span class="n">chipcHw_XTAL_FREQ_Hz</span> <span class="o">*</span>
			<span class="p">(</span><span class="kt">uint64_t</span><span class="p">)</span> <span class="n">chipcHw_REG_PLL_DIVIDER_NDIV_f_SS</span> <span class="o">*</span>
			<span class="n">chipcHw_divide</span><span class="p">(</span><span class="n">chipcHw_REG_PLL_PREDIVIDER_P1</span><span class="p">,</span> <span class="p">(</span><span class="n">chipcHw_REG_PLL_PREDIVIDER_P2</span> <span class="o">*</span> <span class="p">(</span><span class="kt">uint64_t</span><span class="p">)</span> <span class="n">chipcHw_REG_PLL_DIVIDER_FRAC</span><span class="p">));</span>
		<span class="n">vcoFreqPll1Hz</span> <span class="o">+=</span> <span class="p">(</span><span class="kt">uint32_t</span><span class="p">)</span> <span class="n">adjustFreq</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">vcoFreqPll1Hz</span> <span class="o">=</span> <span class="n">chipcHw_XTAL_FREQ_Hz</span> <span class="o">*</span>
		    <span class="n">chipcHw_divide</span><span class="p">(</span><span class="n">chipcHw_REG_PLL_PREDIVIDER_P1</span><span class="p">,</span> <span class="n">chipcHw_REG_PLL_PREDIVIDER_P2</span><span class="p">)</span> <span class="o">*</span>
		    <span class="p">((</span><span class="n">pChipcHw</span><span class="o">-&gt;</span><span class="n">PLLPreDivider</span> <span class="o">&amp;</span> <span class="n">chipcHw_REG_PLL_PREDIVIDER_NDIV_MASK</span><span class="p">)</span> <span class="o">&gt;&gt;</span>
		     <span class="n">chipcHw_REG_PLL_PREDIVIDER_NDIV_SHIFT</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="n">vcoFreqPll2Hz</span> <span class="o">=</span>
	    <span class="n">chipcHw_XTAL_FREQ_Hz</span> <span class="o">*</span>
		 <span class="n">chipcHw_divide</span><span class="p">(</span><span class="n">chipcHw_REG_PLL_PREDIVIDER_P1</span><span class="p">,</span> <span class="n">chipcHw_REG_PLL_PREDIVIDER_P2</span><span class="p">)</span> <span class="o">*</span>
	    <span class="p">((</span><span class="n">pChipcHw</span><span class="o">-&gt;</span><span class="n">PLLPreDivider2</span> <span class="o">&amp;</span> <span class="n">chipcHw_REG_PLL_PREDIVIDER_NDIV_MASK</span><span class="p">)</span> <span class="o">&gt;&gt;</span>
	     <span class="n">chipcHw_REG_PLL_PREDIVIDER_NDIV_SHIFT</span><span class="p">);</span>

	<span class="k">switch</span> <span class="p">(</span><span class="n">clock</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">chipcHw_CLOCK_DDR</span>:
		<span class="n">pPLLReg</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">pChipcHw</span><span class="o">-&gt;</span><span class="n">DDRClock</span><span class="p">;</span>
		<span class="n">vcoHz</span> <span class="o">=</span> <span class="n">vcoFreqPll1Hz</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">chipcHw_CLOCK_ARM</span>:
		<span class="n">pPLLReg</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">pChipcHw</span><span class="o">-&gt;</span><span class="n">ARMClock</span><span class="p">;</span>
		<span class="n">vcoHz</span> <span class="o">=</span> <span class="n">vcoFreqPll1Hz</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">chipcHw_CLOCK_ESW</span>:
		<span class="n">pPLLReg</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">pChipcHw</span><span class="o">-&gt;</span><span class="n">ESWClock</span><span class="p">;</span>
		<span class="n">vcoHz</span> <span class="o">=</span> <span class="n">vcoFreqPll1Hz</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">chipcHw_CLOCK_VPM</span>:
		<span class="n">pPLLReg</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">pChipcHw</span><span class="o">-&gt;</span><span class="n">VPMClock</span><span class="p">;</span>
		<span class="n">vcoHz</span> <span class="o">=</span> <span class="n">vcoFreqPll1Hz</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">chipcHw_CLOCK_ESW125</span>:
		<span class="n">pPLLReg</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">pChipcHw</span><span class="o">-&gt;</span><span class="n">ESW125Clock</span><span class="p">;</span>
		<span class="n">vcoHz</span> <span class="o">=</span> <span class="n">vcoFreqPll1Hz</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">chipcHw_CLOCK_UART</span>:
		<span class="n">pPLLReg</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">pChipcHw</span><span class="o">-&gt;</span><span class="n">UARTClock</span><span class="p">;</span>
		<span class="n">vcoHz</span> <span class="o">=</span> <span class="n">vcoFreqPll1Hz</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">chipcHw_CLOCK_SDIO0</span>:
		<span class="n">pPLLReg</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">pChipcHw</span><span class="o">-&gt;</span><span class="n">SDIO0Clock</span><span class="p">;</span>
		<span class="n">vcoHz</span> <span class="o">=</span> <span class="n">vcoFreqPll1Hz</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">chipcHw_CLOCK_SDIO1</span>:
		<span class="n">pPLLReg</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">pChipcHw</span><span class="o">-&gt;</span><span class="n">SDIO1Clock</span><span class="p">;</span>
		<span class="n">vcoHz</span> <span class="o">=</span> <span class="n">vcoFreqPll1Hz</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">chipcHw_CLOCK_SPI</span>:
		<span class="n">pPLLReg</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">pChipcHw</span><span class="o">-&gt;</span><span class="n">SPIClock</span><span class="p">;</span>
		<span class="n">vcoHz</span> <span class="o">=</span> <span class="n">vcoFreqPll1Hz</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">chipcHw_CLOCK_ETM</span>:
		<span class="n">pPLLReg</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">pChipcHw</span><span class="o">-&gt;</span><span class="n">ETMClock</span><span class="p">;</span>
		<span class="n">vcoHz</span> <span class="o">=</span> <span class="n">vcoFreqPll1Hz</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">chipcHw_CLOCK_USB</span>:
		<span class="n">pPLLReg</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">pChipcHw</span><span class="o">-&gt;</span><span class="n">USBClock</span><span class="p">;</span>
		<span class="n">vcoHz</span> <span class="o">=</span> <span class="n">vcoFreqPll2Hz</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">chipcHw_CLOCK_LCD</span>:
		<span class="n">pPLLReg</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">pChipcHw</span><span class="o">-&gt;</span><span class="n">LCDClock</span><span class="p">;</span>
		<span class="n">vcoHz</span> <span class="o">=</span> <span class="n">vcoFreqPll2Hz</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">chipcHw_CLOCK_APM</span>:
		<span class="n">pPLLReg</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">pChipcHw</span><span class="o">-&gt;</span><span class="n">APMClock</span><span class="p">;</span>
		<span class="n">vcoHz</span> <span class="o">=</span> <span class="n">vcoFreqPll2Hz</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">chipcHw_CLOCK_BUS</span>:
		<span class="n">pClockCtrl</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">pChipcHw</span><span class="o">-&gt;</span><span class="n">ACLKClock</span><span class="p">;</span>
		<span class="n">pDependentClock</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">pChipcHw</span><span class="o">-&gt;</span><span class="n">ARMClock</span><span class="p">;</span>
		<span class="n">vcoHz</span> <span class="o">=</span> <span class="n">vcoFreqPll1Hz</span><span class="p">;</span>
		<span class="n">dependentClockType</span> <span class="o">=</span> <span class="n">PLL_CLOCK</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">chipcHw_CLOCK_OTP</span>:
		<span class="n">pClockCtrl</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">pChipcHw</span><span class="o">-&gt;</span><span class="n">OTPClock</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">chipcHw_CLOCK_I2C</span>:
		<span class="n">pClockCtrl</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">pChipcHw</span><span class="o">-&gt;</span><span class="n">I2CClock</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">chipcHw_CLOCK_I2S0</span>:
		<span class="n">pClockCtrl</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">pChipcHw</span><span class="o">-&gt;</span><span class="n">I2S0Clock</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">chipcHw_CLOCK_RTBUS</span>:
		<span class="n">pClockCtrl</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">pChipcHw</span><span class="o">-&gt;</span><span class="n">RTBUSClock</span><span class="p">;</span>
		<span class="n">pDependentClock</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">pChipcHw</span><span class="o">-&gt;</span><span class="n">ACLKClock</span><span class="p">;</span>
		<span class="n">dependentClockType</span> <span class="o">=</span> <span class="n">NON_PLL_CLOCK</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">chipcHw_CLOCK_APM100</span>:
		<span class="n">pClockCtrl</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">pChipcHw</span><span class="o">-&gt;</span><span class="n">APM100Clock</span><span class="p">;</span>
		<span class="n">pDependentClock</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">pChipcHw</span><span class="o">-&gt;</span><span class="n">APMClock</span><span class="p">;</span>
		<span class="n">vcoHz</span> <span class="o">=</span> <span class="n">vcoFreqPll2Hz</span><span class="p">;</span>
		<span class="n">dependentClockType</span> <span class="o">=</span> <span class="n">PLL_CLOCK</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">chipcHw_CLOCK_TSC</span>:
		<span class="n">pClockCtrl</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">pChipcHw</span><span class="o">-&gt;</span><span class="n">TSCClock</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">chipcHw_CLOCK_LED</span>:
		<span class="n">pClockCtrl</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">pChipcHw</span><span class="o">-&gt;</span><span class="n">LEDClock</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">chipcHw_CLOCK_I2S1</span>:
		<span class="n">pClockCtrl</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">pChipcHw</span><span class="o">-&gt;</span><span class="n">I2S1Clock</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">pPLLReg</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/* Obtain PLL clock frequency */</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">*</span><span class="n">pPLLReg</span> <span class="o">&amp;</span> <span class="n">chipcHw_REG_PLL_CLOCK_BYPASS_SELECT</span><span class="p">)</span> <span class="p">{</span>
			<span class="cm">/* Return crystal clock frequency when bypassed */</span>
			<span class="k">return</span> <span class="n">chipcHw_XTAL_FREQ_Hz</span><span class="p">;</span>
		<span class="p">}</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">clock</span> <span class="o">==</span> <span class="n">chipcHw_CLOCK_DDR</span><span class="p">)</span> <span class="p">{</span>
			<span class="cm">/* DDR frequency is configured in PLLDivider register */</span>
			<span class="k">return</span> <span class="n">chipcHw_divide</span> <span class="p">(</span><span class="n">vcoHz</span><span class="p">,</span> <span class="p">(((</span><span class="n">pChipcHw</span><span class="o">-&gt;</span><span class="n">PLLDivider</span> <span class="o">&amp;</span> <span class="mh">0xFF000000</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">24</span><span class="p">)</span> <span class="o">?</span> <span class="p">((</span><span class="n">pChipcHw</span><span class="o">-&gt;</span><span class="n">PLLDivider</span> <span class="o">&amp;</span> <span class="mh">0xFF000000</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">24</span><span class="p">)</span> <span class="o">:</span> <span class="mi">256</span><span class="p">));</span>
		<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
			<span class="cm">/* From chip revision number B0, LCD clock is internally divided by 2 */</span>
			<span class="k">if</span> <span class="p">((</span><span class="n">pPLLReg</span> <span class="o">==</span> <span class="o">&amp;</span><span class="n">pChipcHw</span><span class="o">-&gt;</span><span class="n">LCDClock</span><span class="p">)</span> <span class="o">&amp;&amp;</span> <span class="p">(</span><span class="n">chipcHw_getChipRevisionNumber</span><span class="p">()</span> <span class="o">!=</span> <span class="n">chipcHw_REV_NUMBER_A0</span><span class="p">))</span> <span class="p">{</span>
				<span class="n">vcoHz</span> <span class="o">&gt;&gt;=</span> <span class="mi">1</span><span class="p">;</span>
			<span class="p">}</span>
			<span class="cm">/* Obtain PLL clock frequency using VCO dividers */</span>
			<span class="k">return</span> <span class="n">chipcHw_divide</span><span class="p">(</span><span class="n">vcoHz</span><span class="p">,</span> <span class="p">((</span><span class="o">*</span><span class="n">pPLLReg</span> <span class="o">&amp;</span> <span class="n">chipcHw_REG_PLL_CLOCK_MDIV_MASK</span><span class="p">)</span> <span class="o">?</span> <span class="p">(</span><span class="o">*</span><span class="n">pPLLReg</span> <span class="o">&amp;</span> <span class="n">chipcHw_REG_PLL_CLOCK_MDIV_MASK</span><span class="p">)</span> <span class="o">:</span> <span class="mi">256</span><span class="p">));</span>
		<span class="p">}</span>
	<span class="p">}</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">pClockCtrl</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/* Obtain divider clock frequency */</span>
		<span class="kt">uint32_t</span> <span class="n">div</span><span class="p">;</span>
		<span class="kt">uint32_t</span> <span class="n">freq</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

		<span class="k">if</span> <span class="p">(</span><span class="o">*</span><span class="n">pClockCtrl</span> <span class="o">&amp;</span> <span class="n">chipcHw_REG_DIV_CLOCK_BYPASS_SELECT</span><span class="p">)</span> <span class="p">{</span>
			<span class="cm">/* Return crystal clock frequency when bypassed */</span>
			<span class="k">return</span> <span class="n">chipcHw_XTAL_FREQ_Hz</span><span class="p">;</span>
		<span class="p">}</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">pDependentClock</span><span class="p">)</span> <span class="p">{</span>
			<span class="cm">/* Identify the dependent clock frequency */</span>
			<span class="k">switch</span> <span class="p">(</span><span class="n">dependentClockType</span><span class="p">)</span> <span class="p">{</span>
			<span class="k">case</span> <span class="n">PLL_CLOCK</span>:
				<span class="k">if</span> <span class="p">(</span><span class="o">*</span><span class="n">pDependentClock</span> <span class="o">&amp;</span> <span class="n">chipcHw_REG_PLL_CLOCK_BYPASS_SELECT</span><span class="p">)</span> <span class="p">{</span>
					<span class="cm">/* Use crystal clock frequency when dependent PLL clock is bypassed */</span>
					<span class="n">freq</span> <span class="o">=</span> <span class="n">chipcHw_XTAL_FREQ_Hz</span><span class="p">;</span>
				<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
					<span class="cm">/* Obtain PLL clock frequency using VCO dividers */</span>
					<span class="n">div</span> <span class="o">=</span> <span class="o">*</span><span class="n">pDependentClock</span> <span class="o">&amp;</span> <span class="n">chipcHw_REG_PLL_CLOCK_MDIV_MASK</span><span class="p">;</span>
					<span class="n">freq</span> <span class="o">=</span> <span class="n">div</span> <span class="o">?</span> <span class="n">chipcHw_divide</span><span class="p">(</span><span class="n">vcoHz</span><span class="p">,</span> <span class="n">div</span><span class="p">)</span> <span class="o">:</span> <span class="mi">0</span><span class="p">;</span>
				<span class="p">}</span>
				<span class="k">break</span><span class="p">;</span>
			<span class="k">case</span> <span class="n">NON_PLL_CLOCK</span>:
				<span class="k">if</span> <span class="p">(</span><span class="n">pDependentClock</span> <span class="o">==</span> <span class="p">(</span><span class="kt">uint32_t</span> <span class="o">*</span><span class="p">)</span> <span class="o">&amp;</span><span class="n">pChipcHw</span><span class="o">-&gt;</span><span class="n">ACLKClock</span><span class="p">)</span> <span class="p">{</span>
					<span class="n">freq</span> <span class="o">=</span> <span class="n">chipcHw_getClockFrequency</span> <span class="p">(</span><span class="n">chipcHw_CLOCK_BUS</span><span class="p">);</span>
				<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
					<span class="k">if</span> <span class="p">(</span><span class="o">*</span><span class="n">pDependentClock</span> <span class="o">&amp;</span> <span class="n">chipcHw_REG_DIV_CLOCK_BYPASS_SELECT</span><span class="p">)</span> <span class="p">{</span>
						<span class="cm">/* Use crystal clock frequency when dependent divider clock is bypassed */</span>
						<span class="n">freq</span> <span class="o">=</span> <span class="n">chipcHw_XTAL_FREQ_Hz</span><span class="p">;</span>
					<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
						<span class="cm">/* Obtain divider clock frequency using XTAL dividers */</span>
						<span class="n">div</span> <span class="o">=</span> <span class="o">*</span><span class="n">pDependentClock</span> <span class="o">&amp;</span> <span class="n">chipcHw_REG_DIV_CLOCK_DIV_MASK</span><span class="p">;</span>
						<span class="n">freq</span> <span class="o">=</span> <span class="n">chipcHw_divide</span> <span class="p">(</span><span class="n">chipcHw_XTAL_FREQ_Hz</span><span class="p">,</span> <span class="p">(</span><span class="n">div</span> <span class="o">?</span> <span class="n">div</span> <span class="o">:</span> <span class="mi">256</span><span class="p">));</span>
					<span class="p">}</span>
				<span class="p">}</span>
				<span class="k">break</span><span class="p">;</span>
			<span class="p">}</span>
		<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
			<span class="cm">/* Dependent on crystal clock */</span>
			<span class="n">freq</span> <span class="o">=</span> <span class="n">chipcHw_XTAL_FREQ_Hz</span><span class="p">;</span>
		<span class="p">}</span>

		<span class="n">div</span> <span class="o">=</span> <span class="o">*</span><span class="n">pClockCtrl</span> <span class="o">&amp;</span> <span class="n">chipcHw_REG_DIV_CLOCK_DIV_MASK</span><span class="p">;</span>
		<span class="k">return</span> <span class="n">chipcHw_divide</span><span class="p">(</span><span class="n">freq</span><span class="p">,</span> <span class="p">(</span><span class="n">div</span> <span class="o">?</span> <span class="n">div</span> <span class="o">:</span> <span class="mi">256</span><span class="p">));</span>
	<span class="p">}</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/****************************************************************************/</span>
<span class="cm">/**</span>
<span class="cm">*  @brief   Set clock fequency for miscellaneous configurable clocks</span>
<span class="cm">*</span>
<span class="cm">*  This function sets clock frequency</span>
<span class="cm">*</span>
<span class="cm">*  @return  Configured clock frequency in Hz</span>
<span class="cm">*</span>
<span class="cm">*/</span>
<span class="cm">/****************************************************************************/</span>
<span class="n">chipcHw_freq</span> <span class="nf">chipcHw_setClockFrequency</span><span class="p">(</span><span class="n">chipcHw_CLOCK_e</span> <span class="n">clock</span><span class="p">,</span>	<span class="cm">/*  [ IN ] Configurable clock */</span>
				       <span class="kt">uint32_t</span> <span class="n">freq</span>	<span class="cm">/*  [ IN ] Clock frequency in Hz */</span>
    <span class="p">)</span> <span class="p">{</span>
	<span class="k">volatile</span> <span class="kt">uint32_t</span> <span class="o">*</span><span class="n">pPLLReg</span> <span class="o">=</span> <span class="p">(</span><span class="kt">uint32_t</span> <span class="o">*</span><span class="p">)</span> <span class="mh">0x0</span><span class="p">;</span>
	<span class="k">volatile</span> <span class="kt">uint32_t</span> <span class="o">*</span><span class="n">pClockCtrl</span> <span class="o">=</span> <span class="p">(</span><span class="kt">uint32_t</span> <span class="o">*</span><span class="p">)</span> <span class="mh">0x0</span><span class="p">;</span>
	<span class="k">volatile</span> <span class="kt">uint32_t</span> <span class="o">*</span><span class="n">pDependentClock</span> <span class="o">=</span> <span class="p">(</span><span class="kt">uint32_t</span> <span class="o">*</span><span class="p">)</span> <span class="mh">0x0</span><span class="p">;</span>
	<span class="kt">uint32_t</span> <span class="n">vcoFreqPll1Hz</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>	<span class="cm">/* Effective VCO frequency for PLL1 in Hz */</span>
	<span class="kt">uint32_t</span> <span class="n">desVcoFreqPll1Hz</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>	<span class="cm">/* Desired VCO frequency for PLL1 in Hz */</span>
	<span class="kt">uint32_t</span> <span class="n">vcoFreqPll2Hz</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>	<span class="cm">/* Effective VCO frequency for PLL2 in Hz */</span>
	<span class="kt">uint32_t</span> <span class="n">dependentClockType</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="kt">uint32_t</span> <span class="n">vcoHz</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="kt">uint32_t</span> <span class="n">desVcoHz</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="cm">/* Get VCO frequencies */</span>
	<span class="k">if</span> <span class="p">((</span><span class="n">pChipcHw</span><span class="o">-&gt;</span><span class="n">PLLPreDivider</span> <span class="o">&amp;</span> <span class="n">chipcHw_REG_PLL_PREDIVIDER_NDIV_MODE_MASK</span><span class="p">)</span> <span class="o">!=</span> <span class="n">chipcHw_REG_PLL_PREDIVIDER_NDIV_MODE_INTEGER</span><span class="p">)</span> <span class="p">{</span>
		<span class="kt">uint64_t</span> <span class="n">adjustFreq</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

		<span class="n">vcoFreqPll1Hz</span> <span class="o">=</span> <span class="n">chipcHw_XTAL_FREQ_Hz</span> <span class="o">*</span>
		    <span class="n">chipcHw_divide</span><span class="p">(</span><span class="n">chipcHw_REG_PLL_PREDIVIDER_P1</span><span class="p">,</span> <span class="n">chipcHw_REG_PLL_PREDIVIDER_P2</span><span class="p">)</span> <span class="o">*</span>
		    <span class="p">((</span><span class="n">pChipcHw</span><span class="o">-&gt;</span><span class="n">PLLPreDivider</span> <span class="o">&amp;</span> <span class="n">chipcHw_REG_PLL_PREDIVIDER_NDIV_MASK</span><span class="p">)</span> <span class="o">&gt;&gt;</span>
		     <span class="n">chipcHw_REG_PLL_PREDIVIDER_NDIV_SHIFT</span><span class="p">);</span>

		<span class="cm">/* Adjusted frequency due to chipcHw_REG_PLL_DIVIDER_NDIV_f_SS */</span>
		<span class="n">adjustFreq</span> <span class="o">=</span> <span class="p">(</span><span class="kt">uint64_t</span><span class="p">)</span> <span class="n">chipcHw_XTAL_FREQ_Hz</span> <span class="o">*</span>
			<span class="p">(</span><span class="kt">uint64_t</span><span class="p">)</span> <span class="n">chipcHw_REG_PLL_DIVIDER_NDIV_f_SS</span> <span class="o">*</span>
			<span class="n">chipcHw_divide</span><span class="p">(</span><span class="n">chipcHw_REG_PLL_PREDIVIDER_P1</span><span class="p">,</span> <span class="p">(</span><span class="n">chipcHw_REG_PLL_PREDIVIDER_P2</span> <span class="o">*</span> <span class="p">(</span><span class="kt">uint64_t</span><span class="p">)</span> <span class="n">chipcHw_REG_PLL_DIVIDER_FRAC</span><span class="p">));</span>
		<span class="n">vcoFreqPll1Hz</span> <span class="o">+=</span> <span class="p">(</span><span class="kt">uint32_t</span><span class="p">)</span> <span class="n">adjustFreq</span><span class="p">;</span>

		<span class="cm">/* Desired VCO frequency */</span>
		<span class="n">desVcoFreqPll1Hz</span> <span class="o">=</span> <span class="n">chipcHw_XTAL_FREQ_Hz</span> <span class="o">*</span>
		    <span class="n">chipcHw_divide</span><span class="p">(</span><span class="n">chipcHw_REG_PLL_PREDIVIDER_P1</span><span class="p">,</span> <span class="n">chipcHw_REG_PLL_PREDIVIDER_P2</span><span class="p">)</span> <span class="o">*</span>
		    <span class="p">(((</span><span class="n">pChipcHw</span><span class="o">-&gt;</span><span class="n">PLLPreDivider</span> <span class="o">&amp;</span> <span class="n">chipcHw_REG_PLL_PREDIVIDER_NDIV_MASK</span><span class="p">)</span> <span class="o">&gt;&gt;</span>
		      <span class="n">chipcHw_REG_PLL_PREDIVIDER_NDIV_SHIFT</span><span class="p">)</span> <span class="o">+</span> <span class="mi">1</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">vcoFreqPll1Hz</span> <span class="o">=</span> <span class="n">desVcoFreqPll1Hz</span> <span class="o">=</span> <span class="n">chipcHw_XTAL_FREQ_Hz</span> <span class="o">*</span>
		    <span class="n">chipcHw_divide</span><span class="p">(</span><span class="n">chipcHw_REG_PLL_PREDIVIDER_P1</span><span class="p">,</span> <span class="n">chipcHw_REG_PLL_PREDIVIDER_P2</span><span class="p">)</span> <span class="o">*</span>
		    <span class="p">((</span><span class="n">pChipcHw</span><span class="o">-&gt;</span><span class="n">PLLPreDivider</span> <span class="o">&amp;</span> <span class="n">chipcHw_REG_PLL_PREDIVIDER_NDIV_MASK</span><span class="p">)</span> <span class="o">&gt;&gt;</span>
		     <span class="n">chipcHw_REG_PLL_PREDIVIDER_NDIV_SHIFT</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="n">vcoFreqPll2Hz</span> <span class="o">=</span> <span class="n">chipcHw_XTAL_FREQ_Hz</span> <span class="o">*</span> <span class="n">chipcHw_divide</span><span class="p">(</span><span class="n">chipcHw_REG_PLL_PREDIVIDER_P1</span><span class="p">,</span> <span class="n">chipcHw_REG_PLL_PREDIVIDER_P2</span><span class="p">)</span> <span class="o">*</span>
	    <span class="p">((</span><span class="n">pChipcHw</span><span class="o">-&gt;</span><span class="n">PLLPreDivider2</span> <span class="o">&amp;</span> <span class="n">chipcHw_REG_PLL_PREDIVIDER_NDIV_MASK</span><span class="p">)</span> <span class="o">&gt;&gt;</span>
	     <span class="n">chipcHw_REG_PLL_PREDIVIDER_NDIV_SHIFT</span><span class="p">);</span>

	<span class="k">switch</span> <span class="p">(</span><span class="n">clock</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">chipcHw_CLOCK_DDR</span>:
		<span class="cm">/* Configure the DDR_ctrl:BUS ratio settings */</span>
		<span class="p">{</span>
			<span class="n">REG_LOCAL_IRQ_SAVE</span><span class="p">;</span>
			<span class="cm">/* Dvide DDR_phy by two to obtain DDR_ctrl clock */</span>
			<span class="n">pChipcHw</span><span class="o">-&gt;</span><span class="n">DDRClock</span> <span class="o">=</span> <span class="p">(</span><span class="n">pChipcHw</span><span class="o">-&gt;</span><span class="n">DDRClock</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">chipcHw_REG_PLL_CLOCK_TO_BUS_RATIO_MASK</span><span class="p">)</span> <span class="o">|</span> <span class="p">((((</span><span class="n">freq</span> <span class="o">/</span> <span class="mi">2</span><span class="p">)</span> <span class="o">/</span> <span class="n">chipcHw_getClockFrequency</span><span class="p">(</span><span class="n">chipcHw_CLOCK_BUS</span><span class="p">))</span> <span class="o">-</span> <span class="mi">1</span><span class="p">)</span>
				<span class="o">&lt;&lt;</span> <span class="n">chipcHw_REG_PLL_CLOCK_TO_BUS_RATIO_SHIFT</span><span class="p">);</span>
			<span class="n">REG_LOCAL_IRQ_RESTORE</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="n">pPLLReg</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">pChipcHw</span><span class="o">-&gt;</span><span class="n">DDRClock</span><span class="p">;</span>
		<span class="n">vcoHz</span> <span class="o">=</span> <span class="n">vcoFreqPll1Hz</span><span class="p">;</span>
		<span class="n">desVcoHz</span> <span class="o">=</span> <span class="n">desVcoFreqPll1Hz</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">chipcHw_CLOCK_ARM</span>:
		<span class="n">pPLLReg</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">pChipcHw</span><span class="o">-&gt;</span><span class="n">ARMClock</span><span class="p">;</span>
		<span class="n">vcoHz</span> <span class="o">=</span> <span class="n">vcoFreqPll1Hz</span><span class="p">;</span>
		<span class="n">desVcoHz</span> <span class="o">=</span> <span class="n">desVcoFreqPll1Hz</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">chipcHw_CLOCK_ESW</span>:
		<span class="n">pPLLReg</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">pChipcHw</span><span class="o">-&gt;</span><span class="n">ESWClock</span><span class="p">;</span>
		<span class="n">vcoHz</span> <span class="o">=</span> <span class="n">vcoFreqPll1Hz</span><span class="p">;</span>
		<span class="n">desVcoHz</span> <span class="o">=</span> <span class="n">desVcoFreqPll1Hz</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">chipcHw_CLOCK_VPM</span>:
		<span class="cm">/* Configure the VPM:BUS ratio settings */</span>
		<span class="p">{</span>
			<span class="n">REG_LOCAL_IRQ_SAVE</span><span class="p">;</span>
			<span class="n">pChipcHw</span><span class="o">-&gt;</span><span class="n">VPMClock</span> <span class="o">=</span> <span class="p">(</span><span class="n">pChipcHw</span><span class="o">-&gt;</span><span class="n">VPMClock</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">chipcHw_REG_PLL_CLOCK_TO_BUS_RATIO_MASK</span><span class="p">)</span> <span class="o">|</span> <span class="p">((</span><span class="n">chipcHw_divide</span> <span class="p">(</span><span class="n">freq</span><span class="p">,</span> <span class="n">chipcHw_getClockFrequency</span><span class="p">(</span><span class="n">chipcHw_CLOCK_BUS</span><span class="p">))</span> <span class="o">-</span> <span class="mi">1</span><span class="p">)</span>
				<span class="o">&lt;&lt;</span> <span class="n">chipcHw_REG_PLL_CLOCK_TO_BUS_RATIO_SHIFT</span><span class="p">);</span>
			<span class="n">REG_LOCAL_IRQ_RESTORE</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="n">pPLLReg</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">pChipcHw</span><span class="o">-&gt;</span><span class="n">VPMClock</span><span class="p">;</span>
		<span class="n">vcoHz</span> <span class="o">=</span> <span class="n">vcoFreqPll1Hz</span><span class="p">;</span>
		<span class="n">desVcoHz</span> <span class="o">=</span> <span class="n">desVcoFreqPll1Hz</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">chipcHw_CLOCK_ESW125</span>:
		<span class="n">pPLLReg</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">pChipcHw</span><span class="o">-&gt;</span><span class="n">ESW125Clock</span><span class="p">;</span>
		<span class="n">vcoHz</span> <span class="o">=</span> <span class="n">vcoFreqPll1Hz</span><span class="p">;</span>
		<span class="n">desVcoHz</span> <span class="o">=</span> <span class="n">desVcoFreqPll1Hz</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">chipcHw_CLOCK_UART</span>:
		<span class="n">pPLLReg</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">pChipcHw</span><span class="o">-&gt;</span><span class="n">UARTClock</span><span class="p">;</span>
		<span class="n">vcoHz</span> <span class="o">=</span> <span class="n">vcoFreqPll1Hz</span><span class="p">;</span>
		<span class="n">desVcoHz</span> <span class="o">=</span> <span class="n">desVcoFreqPll1Hz</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">chipcHw_CLOCK_SDIO0</span>:
		<span class="n">pPLLReg</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">pChipcHw</span><span class="o">-&gt;</span><span class="n">SDIO0Clock</span><span class="p">;</span>
		<span class="n">vcoHz</span> <span class="o">=</span> <span class="n">vcoFreqPll1Hz</span><span class="p">;</span>
		<span class="n">desVcoHz</span> <span class="o">=</span> <span class="n">desVcoFreqPll1Hz</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">chipcHw_CLOCK_SDIO1</span>:
		<span class="n">pPLLReg</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">pChipcHw</span><span class="o">-&gt;</span><span class="n">SDIO1Clock</span><span class="p">;</span>
		<span class="n">vcoHz</span> <span class="o">=</span> <span class="n">vcoFreqPll1Hz</span><span class="p">;</span>
		<span class="n">desVcoHz</span> <span class="o">=</span> <span class="n">desVcoFreqPll1Hz</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">chipcHw_CLOCK_SPI</span>:
		<span class="n">pPLLReg</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">pChipcHw</span><span class="o">-&gt;</span><span class="n">SPIClock</span><span class="p">;</span>
		<span class="n">vcoHz</span> <span class="o">=</span> <span class="n">vcoFreqPll1Hz</span><span class="p">;</span>
		<span class="n">desVcoHz</span> <span class="o">=</span> <span class="n">desVcoFreqPll1Hz</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">chipcHw_CLOCK_ETM</span>:
		<span class="n">pPLLReg</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">pChipcHw</span><span class="o">-&gt;</span><span class="n">ETMClock</span><span class="p">;</span>
		<span class="n">vcoHz</span> <span class="o">=</span> <span class="n">vcoFreqPll1Hz</span><span class="p">;</span>
		<span class="n">desVcoHz</span> <span class="o">=</span> <span class="n">desVcoFreqPll1Hz</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">chipcHw_CLOCK_USB</span>:
		<span class="n">pPLLReg</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">pChipcHw</span><span class="o">-&gt;</span><span class="n">USBClock</span><span class="p">;</span>
		<span class="n">vcoHz</span> <span class="o">=</span> <span class="n">vcoFreqPll2Hz</span><span class="p">;</span>
		<span class="n">desVcoHz</span> <span class="o">=</span> <span class="n">vcoFreqPll2Hz</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">chipcHw_CLOCK_LCD</span>:
		<span class="n">pPLLReg</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">pChipcHw</span><span class="o">-&gt;</span><span class="n">LCDClock</span><span class="p">;</span>
		<span class="n">vcoHz</span> <span class="o">=</span> <span class="n">vcoFreqPll2Hz</span><span class="p">;</span>
		<span class="n">desVcoHz</span> <span class="o">=</span> <span class="n">vcoFreqPll2Hz</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">chipcHw_CLOCK_APM</span>:
		<span class="n">pPLLReg</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">pChipcHw</span><span class="o">-&gt;</span><span class="n">APMClock</span><span class="p">;</span>
		<span class="n">vcoHz</span> <span class="o">=</span> <span class="n">vcoFreqPll2Hz</span><span class="p">;</span>
		<span class="n">desVcoHz</span> <span class="o">=</span> <span class="n">vcoFreqPll2Hz</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">chipcHw_CLOCK_BUS</span>:
		<span class="n">pClockCtrl</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">pChipcHw</span><span class="o">-&gt;</span><span class="n">ACLKClock</span><span class="p">;</span>
		<span class="n">pDependentClock</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">pChipcHw</span><span class="o">-&gt;</span><span class="n">ARMClock</span><span class="p">;</span>
		<span class="n">vcoHz</span> <span class="o">=</span> <span class="n">vcoFreqPll1Hz</span><span class="p">;</span>
		<span class="n">desVcoHz</span> <span class="o">=</span> <span class="n">desVcoFreqPll1Hz</span><span class="p">;</span>
		<span class="n">dependentClockType</span> <span class="o">=</span> <span class="n">PLL_CLOCK</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">chipcHw_CLOCK_OTP</span>:
		<span class="n">pClockCtrl</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">pChipcHw</span><span class="o">-&gt;</span><span class="n">OTPClock</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">chipcHw_CLOCK_I2C</span>:
		<span class="n">pClockCtrl</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">pChipcHw</span><span class="o">-&gt;</span><span class="n">I2CClock</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">chipcHw_CLOCK_I2S0</span>:
		<span class="n">pClockCtrl</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">pChipcHw</span><span class="o">-&gt;</span><span class="n">I2S0Clock</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">chipcHw_CLOCK_RTBUS</span>:
		<span class="n">pClockCtrl</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">pChipcHw</span><span class="o">-&gt;</span><span class="n">RTBUSClock</span><span class="p">;</span>
		<span class="n">pDependentClock</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">pChipcHw</span><span class="o">-&gt;</span><span class="n">ACLKClock</span><span class="p">;</span>
		<span class="n">dependentClockType</span> <span class="o">=</span> <span class="n">NON_PLL_CLOCK</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">chipcHw_CLOCK_APM100</span>:
		<span class="n">pClockCtrl</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">pChipcHw</span><span class="o">-&gt;</span><span class="n">APM100Clock</span><span class="p">;</span>
		<span class="n">pDependentClock</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">pChipcHw</span><span class="o">-&gt;</span><span class="n">APMClock</span><span class="p">;</span>
		<span class="n">vcoHz</span> <span class="o">=</span> <span class="n">vcoFreqPll2Hz</span><span class="p">;</span>
		<span class="n">desVcoHz</span> <span class="o">=</span> <span class="n">vcoFreqPll2Hz</span><span class="p">;</span>
		<span class="n">dependentClockType</span> <span class="o">=</span> <span class="n">PLL_CLOCK</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">chipcHw_CLOCK_TSC</span>:
		<span class="n">pClockCtrl</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">pChipcHw</span><span class="o">-&gt;</span><span class="n">TSCClock</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">chipcHw_CLOCK_LED</span>:
		<span class="n">pClockCtrl</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">pChipcHw</span><span class="o">-&gt;</span><span class="n">LEDClock</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">chipcHw_CLOCK_I2S1</span>:
		<span class="n">pClockCtrl</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">pChipcHw</span><span class="o">-&gt;</span><span class="n">I2S1Clock</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">pPLLReg</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/* Select XTAL as bypass source */</span>
		<span class="n">reg32_modify_and</span><span class="p">(</span><span class="n">pPLLReg</span><span class="p">,</span> <span class="o">~</span><span class="n">chipcHw_REG_PLL_CLOCK_SOURCE_GPIO</span><span class="p">);</span>
		<span class="n">reg32_modify_or</span><span class="p">(</span><span class="n">pPLLReg</span><span class="p">,</span> <span class="n">chipcHw_REG_PLL_CLOCK_BYPASS_SELECT</span><span class="p">);</span>
		<span class="cm">/* For DDR settings use only the PLL divider clock */</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">pPLLReg</span> <span class="o">==</span> <span class="o">&amp;</span><span class="n">pChipcHw</span><span class="o">-&gt;</span><span class="n">DDRClock</span><span class="p">)</span> <span class="p">{</span>
			<span class="cm">/* Set M1DIV for PLL1, which controls the DDR clock */</span>
			<span class="n">reg32_write</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pChipcHw</span><span class="o">-&gt;</span><span class="n">PLLDivider</span><span class="p">,</span> <span class="p">(</span><span class="n">pChipcHw</span><span class="o">-&gt;</span><span class="n">PLLDivider</span> <span class="o">&amp;</span> <span class="mh">0x00FFFFFF</span><span class="p">)</span> <span class="o">|</span> <span class="p">((</span><span class="n">chipcHw_REG_PLL_DIVIDER_MDIV</span> <span class="p">(</span><span class="n">desVcoHz</span><span class="p">,</span> <span class="n">freq</span><span class="p">))</span> <span class="o">&lt;&lt;</span> <span class="mi">24</span><span class="p">));</span>
			<span class="cm">/* Calculate expected frequency */</span>
			<span class="n">freq</span> <span class="o">=</span> <span class="n">chipcHw_divide</span><span class="p">(</span><span class="n">vcoHz</span><span class="p">,</span> <span class="p">(((</span><span class="n">pChipcHw</span><span class="o">-&gt;</span><span class="n">PLLDivider</span> <span class="o">&amp;</span> <span class="mh">0xFF000000</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">24</span><span class="p">)</span> <span class="o">?</span> <span class="p">((</span><span class="n">pChipcHw</span><span class="o">-&gt;</span><span class="n">PLLDivider</span> <span class="o">&amp;</span> <span class="mh">0xFF000000</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">24</span><span class="p">)</span> <span class="o">:</span> <span class="mi">256</span><span class="p">));</span>
		<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
			<span class="cm">/* From chip revision number B0, LCD clock is internally divided by 2 */</span>
			<span class="k">if</span> <span class="p">((</span><span class="n">pPLLReg</span> <span class="o">==</span> <span class="o">&amp;</span><span class="n">pChipcHw</span><span class="o">-&gt;</span><span class="n">LCDClock</span><span class="p">)</span> <span class="o">&amp;&amp;</span> <span class="p">(</span><span class="n">chipcHw_getChipRevisionNumber</span><span class="p">()</span> <span class="o">!=</span> <span class="n">chipcHw_REV_NUMBER_A0</span><span class="p">))</span> <span class="p">{</span>
				<span class="n">desVcoHz</span> <span class="o">&gt;&gt;=</span> <span class="mi">1</span><span class="p">;</span>
				<span class="n">vcoHz</span> <span class="o">&gt;&gt;=</span> <span class="mi">1</span><span class="p">;</span>
			<span class="p">}</span>
			<span class="cm">/* Set MDIV to change the frequency */</span>
			<span class="n">reg32_modify_and</span><span class="p">(</span><span class="n">pPLLReg</span><span class="p">,</span> <span class="o">~</span><span class="p">(</span><span class="n">chipcHw_REG_PLL_CLOCK_MDIV_MASK</span><span class="p">));</span>
			<span class="n">reg32_modify_or</span><span class="p">(</span><span class="n">pPLLReg</span><span class="p">,</span> <span class="n">chipcHw_REG_PLL_DIVIDER_MDIV</span><span class="p">(</span><span class="n">desVcoHz</span><span class="p">,</span> <span class="n">freq</span><span class="p">));</span>
			<span class="cm">/* Calculate expected frequency */</span>
			<span class="n">freq</span> <span class="o">=</span> <span class="n">chipcHw_divide</span><span class="p">(</span><span class="n">vcoHz</span><span class="p">,</span> <span class="p">((</span><span class="o">*</span><span class="p">(</span><span class="n">pPLLReg</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">chipcHw_REG_PLL_CLOCK_MDIV_MASK</span><span class="p">)</span> <span class="o">?</span> <span class="p">(</span><span class="o">*</span><span class="p">(</span><span class="n">pPLLReg</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">chipcHw_REG_PLL_CLOCK_MDIV_MASK</span><span class="p">)</span> <span class="o">:</span> <span class="mi">256</span><span class="p">));</span>
		<span class="p">}</span>
		<span class="cm">/* Wait for for atleast 200ns as per the protocol to change frequency */</span>
		<span class="n">udelay</span><span class="p">(</span><span class="mi">1</span><span class="p">);</span>
		<span class="cm">/* Do not bypass */</span>
		<span class="n">reg32_modify_and</span><span class="p">(</span><span class="n">pPLLReg</span><span class="p">,</span> <span class="o">~</span><span class="n">chipcHw_REG_PLL_CLOCK_BYPASS_SELECT</span><span class="p">);</span>
		<span class="cm">/* Return the configured frequency */</span>
		<span class="k">return</span> <span class="n">freq</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">pClockCtrl</span><span class="p">)</span> <span class="p">{</span>
		<span class="kt">uint32_t</span> <span class="n">divider</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

		<span class="cm">/* Divider clock should not be bypassed  */</span>
		<span class="n">reg32_modify_and</span><span class="p">(</span><span class="n">pClockCtrl</span><span class="p">,</span>
				 <span class="o">~</span><span class="n">chipcHw_REG_DIV_CLOCK_BYPASS_SELECT</span><span class="p">);</span>

		<span class="cm">/* Identify the clock source */</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">pDependentClock</span><span class="p">)</span> <span class="p">{</span>
			<span class="k">switch</span> <span class="p">(</span><span class="n">dependentClockType</span><span class="p">)</span> <span class="p">{</span>
			<span class="k">case</span> <span class="n">PLL_CLOCK</span>:
				<span class="n">divider</span> <span class="o">=</span> <span class="n">chipcHw_divide</span><span class="p">(</span><span class="n">chipcHw_divide</span> <span class="p">(</span><span class="n">desVcoHz</span><span class="p">,</span> <span class="p">(</span><span class="o">*</span><span class="n">pDependentClock</span> <span class="o">&amp;</span> <span class="n">chipcHw_REG_PLL_CLOCK_MDIV_MASK</span><span class="p">)),</span> <span class="n">freq</span><span class="p">);</span>
				<span class="k">break</span><span class="p">;</span>
			<span class="k">case</span> <span class="n">NON_PLL_CLOCK</span>:
				<span class="p">{</span>
					<span class="kt">uint32_t</span> <span class="n">sourceClock</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

					<span class="k">if</span> <span class="p">(</span><span class="n">pDependentClock</span> <span class="o">==</span> <span class="p">(</span><span class="kt">uint32_t</span> <span class="o">*</span><span class="p">)</span> <span class="o">&amp;</span><span class="n">pChipcHw</span><span class="o">-&gt;</span><span class="n">ACLKClock</span><span class="p">)</span> <span class="p">{</span>
						<span class="n">sourceClock</span> <span class="o">=</span> <span class="n">chipcHw_getClockFrequency</span> <span class="p">(</span><span class="n">chipcHw_CLOCK_BUS</span><span class="p">);</span>
					<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
						<span class="kt">uint32_t</span> <span class="n">div</span> <span class="o">=</span> <span class="o">*</span><span class="n">pDependentClock</span> <span class="o">&amp;</span> <span class="n">chipcHw_REG_DIV_CLOCK_DIV_MASK</span><span class="p">;</span>
						<span class="n">sourceClock</span> <span class="o">=</span> <span class="n">chipcHw_divide</span> <span class="p">(</span><span class="n">chipcHw_XTAL_FREQ_Hz</span><span class="p">,</span> <span class="p">((</span><span class="n">div</span><span class="p">)</span> <span class="o">?</span> <span class="n">div</span> <span class="o">:</span> <span class="mi">256</span><span class="p">));</span>
					<span class="p">}</span>
					<span class="n">divider</span> <span class="o">=</span> <span class="n">chipcHw_divide</span><span class="p">(</span><span class="n">sourceClock</span><span class="p">,</span> <span class="n">freq</span><span class="p">);</span>
				<span class="p">}</span>
				<span class="k">break</span><span class="p">;</span>
			<span class="p">}</span>
		<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
			<span class="n">divider</span> <span class="o">=</span> <span class="n">chipcHw_divide</span><span class="p">(</span><span class="n">chipcHw_XTAL_FREQ_Hz</span><span class="p">,</span> <span class="n">freq</span><span class="p">);</span>
		<span class="p">}</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">divider</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">REG_LOCAL_IRQ_SAVE</span><span class="p">;</span>
			<span class="cm">/* Set the divider to obtain the required frequency */</span>
			<span class="o">*</span><span class="n">pClockCtrl</span> <span class="o">=</span> <span class="p">(</span><span class="o">*</span><span class="n">pClockCtrl</span> <span class="o">&amp;</span> <span class="p">(</span><span class="o">~</span><span class="n">chipcHw_REG_DIV_CLOCK_DIV_MASK</span><span class="p">))</span> <span class="o">|</span> <span class="p">(((</span><span class="n">divider</span> <span class="o">&gt;</span> <span class="mi">256</span><span class="p">)</span> <span class="o">?</span> <span class="n">chipcHw_REG_DIV_CLOCK_DIV_256</span> <span class="o">:</span> <span class="n">divider</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">chipcHw_REG_DIV_CLOCK_DIV_MASK</span><span class="p">);</span>
			<span class="n">REG_LOCAL_IRQ_RESTORE</span><span class="p">;</span>
			<span class="k">return</span> <span class="n">freq</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="n">EXPORT_SYMBOL</span><span class="p">(</span><span class="n">chipcHw_setClockFrequency</span><span class="p">);</span>

<span class="cm">/****************************************************************************/</span>
<span class="cm">/**</span>
<span class="cm">*  @brief   Set VPM clock in sync with BUS clock for Chip Rev #A0</span>
<span class="cm">*</span>
<span class="cm">*  This function does the phase adjustment between VPM and BUS clock</span>
<span class="cm">*</span>
<span class="cm">*  @return &gt;= 0 : On success (# of adjustment required)</span>
<span class="cm">*            -1 : On failure</span>
<span class="cm">*</span>
<span class="cm">*/</span>
<span class="cm">/****************************************************************************/</span>
<span class="k">static</span> <span class="kt">int</span> <span class="nf">vpmPhaseAlignA0</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">uint32_t</span> <span class="n">phaseControl</span><span class="p">;</span>
	<span class="kt">uint32_t</span> <span class="n">phaseValue</span><span class="p">;</span>
	<span class="kt">uint32_t</span> <span class="n">prevPhaseComp</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">iter</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">adjustCount</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">count</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">iter</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="p">(</span><span class="n">iter</span> <span class="o">&lt;</span> <span class="n">MAX_PHASE_ALIGN_ATTEMPTS</span><span class="p">)</span> <span class="o">&amp;&amp;</span> <span class="p">(</span><span class="n">adjustCount</span> <span class="o">&lt;</span> <span class="n">MAX_PHASE_ADJUST_COUNT</span><span class="p">);</span> <span class="n">iter</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">phaseControl</span> <span class="o">=</span> <span class="p">(</span><span class="n">pChipcHw</span><span class="o">-&gt;</span><span class="n">VPMClock</span> <span class="o">&amp;</span> <span class="n">chipcHw_REG_PLL_CLOCK_PHASE_CONTROL_MASK</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="n">chipcHw_REG_PLL_CLOCK_PHASE_CONTROL_SHIFT</span><span class="p">;</span>
		<span class="n">phaseValue</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="n">prevPhaseComp</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

		<span class="cm">/* Step 1: Look for falling PH_COMP transition */</span>

		<span class="cm">/* Read the contents of VPM Clock resgister */</span>
		<span class="n">phaseValue</span> <span class="o">=</span> <span class="n">pChipcHw</span><span class="o">-&gt;</span><span class="n">VPMClock</span><span class="p">;</span>
		<span class="k">do</span> <span class="p">{</span>
			<span class="cm">/* Store previous value of phase comparator */</span>
			<span class="n">prevPhaseComp</span> <span class="o">=</span> <span class="n">phaseValue</span> <span class="o">&amp;</span> <span class="n">chipcHw_REG_PLL_CLOCK_PHASE_COMP</span><span class="p">;</span>
			<span class="cm">/* Change the value of PH_CTRL. */</span>
			<span class="n">reg32_write</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pChipcHw</span><span class="o">-&gt;</span><span class="n">VPMClock</span><span class="p">,</span> <span class="p">(</span><span class="n">pChipcHw</span><span class="o">-&gt;</span><span class="n">VPMClock</span> <span class="o">&amp;</span> <span class="p">(</span><span class="o">~</span><span class="n">chipcHw_REG_PLL_CLOCK_PHASE_CONTROL_MASK</span><span class="p">))</span> <span class="o">|</span> <span class="p">(</span><span class="n">phaseControl</span> <span class="o">&lt;&lt;</span> <span class="n">chipcHw_REG_PLL_CLOCK_PHASE_CONTROL_SHIFT</span><span class="p">));</span>
			<span class="cm">/* Wait atleast 20 ns */</span>
			<span class="n">udelay</span><span class="p">(</span><span class="mi">1</span><span class="p">);</span>
			<span class="cm">/* Toggle the LOAD_CH after phase control is written. */</span>
			<span class="n">pChipcHw</span><span class="o">-&gt;</span><span class="n">VPMClock</span> <span class="o">^=</span> <span class="n">chipcHw_REG_PLL_CLOCK_PHASE_UPDATE_ENABLE</span><span class="p">;</span>
			<span class="cm">/* Read the contents of  VPM Clock resgister. */</span>
			<span class="n">phaseValue</span> <span class="o">=</span> <span class="n">pChipcHw</span><span class="o">-&gt;</span><span class="n">VPMClock</span><span class="p">;</span>

			<span class="k">if</span> <span class="p">((</span><span class="n">phaseValue</span> <span class="o">&amp;</span> <span class="n">chipcHw_REG_PLL_CLOCK_PHASE_COMP</span><span class="p">)</span> <span class="o">==</span> <span class="mh">0x0</span><span class="p">)</span> <span class="p">{</span>
				<span class="n">phaseControl</span> <span class="o">=</span> <span class="p">(</span><span class="mh">0x3F</span> <span class="o">&amp;</span> <span class="p">(</span><span class="n">phaseControl</span> <span class="o">-</span> <span class="mi">1</span><span class="p">));</span>
			<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
				<span class="cm">/* Increment to the Phase count value for next write, if Phase is not stable. */</span>
				<span class="n">phaseControl</span> <span class="o">=</span> <span class="p">(</span><span class="mh">0x3F</span> <span class="o">&amp;</span> <span class="p">(</span><span class="n">phaseControl</span> <span class="o">+</span> <span class="mi">1</span><span class="p">));</span>
			<span class="p">}</span>
			<span class="cm">/* Count number of adjustment made */</span>
			<span class="n">adjustCount</span><span class="o">++</span><span class="p">;</span>
		<span class="p">}</span> <span class="k">while</span> <span class="p">(((</span><span class="n">prevPhaseComp</span> <span class="o">==</span> <span class="p">(</span><span class="n">phaseValue</span> <span class="o">&amp;</span> <span class="n">chipcHw_REG_PLL_CLOCK_PHASE_COMP</span><span class="p">))</span> <span class="o">||</span>	<span class="cm">/* Look for a transition */</span>
			  <span class="p">((</span><span class="n">phaseValue</span> <span class="o">&amp;</span> <span class="n">chipcHw_REG_PLL_CLOCK_PHASE_COMP</span><span class="p">)</span> <span class="o">!=</span> <span class="mh">0x0</span><span class="p">))</span> <span class="o">&amp;&amp;</span>	<span class="cm">/* Look for a falling edge */</span>
			 <span class="p">(</span><span class="n">adjustCount</span> <span class="o">&lt;</span> <span class="n">MAX_PHASE_ADJUST_COUNT</span><span class="p">)</span>	<span class="cm">/* Do not exceed the limit while trying */</span>
		    <span class="p">);</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">adjustCount</span> <span class="o">&gt;=</span> <span class="n">MAX_PHASE_ADJUST_COUNT</span><span class="p">)</span> <span class="p">{</span>
			<span class="cm">/* Failed to align VPM phase after MAX_PHASE_ADJUST_COUNT tries */</span>
			<span class="k">return</span> <span class="o">-</span><span class="mi">1</span><span class="p">;</span>
		<span class="p">}</span>

		<span class="cm">/* Step 2: Keep moving forward to make sure falling PH_COMP transition was valid */</span>

		<span class="k">for</span> <span class="p">(</span><span class="n">count</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="p">(</span><span class="n">count</span> <span class="o">&lt;</span> <span class="mi">5</span><span class="p">)</span> <span class="o">&amp;&amp;</span> <span class="p">((</span><span class="n">phaseValue</span> <span class="o">&amp;</span> <span class="n">chipcHw_REG_PLL_CLOCK_PHASE_COMP</span><span class="p">)</span> <span class="o">==</span> <span class="mi">0</span><span class="p">);</span> <span class="n">count</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">phaseControl</span> <span class="o">=</span> <span class="p">(</span><span class="mh">0x3F</span> <span class="o">&amp;</span> <span class="p">(</span><span class="n">phaseControl</span> <span class="o">+</span> <span class="mi">1</span><span class="p">));</span>
			<span class="n">reg32_write</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pChipcHw</span><span class="o">-&gt;</span><span class="n">VPMClock</span><span class="p">,</span> <span class="p">(</span><span class="n">pChipcHw</span><span class="o">-&gt;</span><span class="n">VPMClock</span> <span class="o">&amp;</span> <span class="p">(</span><span class="o">~</span><span class="n">chipcHw_REG_PLL_CLOCK_PHASE_CONTROL_MASK</span><span class="p">))</span> <span class="o">|</span> <span class="p">(</span><span class="n">phaseControl</span> <span class="o">&lt;&lt;</span> <span class="n">chipcHw_REG_PLL_CLOCK_PHASE_CONTROL_SHIFT</span><span class="p">));</span>
			<span class="cm">/* Wait atleast 20 ns */</span>
			<span class="n">udelay</span><span class="p">(</span><span class="mi">1</span><span class="p">);</span>
			<span class="cm">/* Toggle the LOAD_CH after phase control is written. */</span>
			<span class="n">pChipcHw</span><span class="o">-&gt;</span><span class="n">VPMClock</span> <span class="o">^=</span> <span class="n">chipcHw_REG_PLL_CLOCK_PHASE_UPDATE_ENABLE</span><span class="p">;</span>
			<span class="n">phaseValue</span> <span class="o">=</span> <span class="n">pChipcHw</span><span class="o">-&gt;</span><span class="n">VPMClock</span><span class="p">;</span>
			<span class="cm">/* Count number of adjustment made */</span>
			<span class="n">adjustCount</span><span class="o">++</span><span class="p">;</span>
		<span class="p">}</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">adjustCount</span> <span class="o">&gt;=</span> <span class="n">MAX_PHASE_ADJUST_COUNT</span><span class="p">)</span> <span class="p">{</span>
			<span class="cm">/* Failed to align VPM phase after MAX_PHASE_ADJUST_COUNT tries */</span>
			<span class="k">return</span> <span class="o">-</span><span class="mi">1</span><span class="p">;</span>
		<span class="p">}</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">count</span> <span class="o">!=</span> <span class="mi">5</span><span class="p">)</span> <span class="p">{</span>
			<span class="cm">/* Detected false transition */</span>
			<span class="k">continue</span><span class="p">;</span>
		<span class="p">}</span>

		<span class="cm">/* Step 3: Keep moving backward to make sure falling PH_COMP transition was stable */</span>

		<span class="k">for</span> <span class="p">(</span><span class="n">count</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="p">(</span><span class="n">count</span> <span class="o">&lt;</span> <span class="mi">3</span><span class="p">)</span> <span class="o">&amp;&amp;</span> <span class="p">((</span><span class="n">phaseValue</span> <span class="o">&amp;</span> <span class="n">chipcHw_REG_PLL_CLOCK_PHASE_COMP</span><span class="p">)</span> <span class="o">==</span> <span class="mi">0</span><span class="p">);</span> <span class="n">count</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">phaseControl</span> <span class="o">=</span> <span class="p">(</span><span class="mh">0x3F</span> <span class="o">&amp;</span> <span class="p">(</span><span class="n">phaseControl</span> <span class="o">-</span> <span class="mi">1</span><span class="p">));</span>
			<span class="n">reg32_write</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pChipcHw</span><span class="o">-&gt;</span><span class="n">VPMClock</span><span class="p">,</span> <span class="p">(</span><span class="n">pChipcHw</span><span class="o">-&gt;</span><span class="n">VPMClock</span> <span class="o">&amp;</span> <span class="p">(</span><span class="o">~</span><span class="n">chipcHw_REG_PLL_CLOCK_PHASE_CONTROL_MASK</span><span class="p">))</span> <span class="o">|</span> <span class="p">(</span><span class="n">phaseControl</span> <span class="o">&lt;&lt;</span> <span class="n">chipcHw_REG_PLL_CLOCK_PHASE_CONTROL_SHIFT</span><span class="p">));</span>
			<span class="cm">/* Wait atleast 20 ns */</span>
			<span class="n">udelay</span><span class="p">(</span><span class="mi">1</span><span class="p">);</span>
			<span class="cm">/* Toggle the LOAD_CH after phase control is written. */</span>
			<span class="n">pChipcHw</span><span class="o">-&gt;</span><span class="n">VPMClock</span> <span class="o">^=</span> <span class="n">chipcHw_REG_PLL_CLOCK_PHASE_UPDATE_ENABLE</span><span class="p">;</span>
			<span class="n">phaseValue</span> <span class="o">=</span> <span class="n">pChipcHw</span><span class="o">-&gt;</span><span class="n">VPMClock</span><span class="p">;</span>
			<span class="cm">/* Count number of adjustment made */</span>
			<span class="n">adjustCount</span><span class="o">++</span><span class="p">;</span>
		<span class="p">}</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">adjustCount</span> <span class="o">&gt;=</span> <span class="n">MAX_PHASE_ADJUST_COUNT</span><span class="p">)</span> <span class="p">{</span>
			<span class="cm">/* Failed to align VPM phase after MAX_PHASE_ADJUST_COUNT tries */</span>
			<span class="k">return</span> <span class="o">-</span><span class="mi">1</span><span class="p">;</span>
		<span class="p">}</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">count</span> <span class="o">!=</span> <span class="mi">3</span><span class="p">)</span> <span class="p">{</span>
			<span class="cm">/* Detected noisy transition */</span>
			<span class="k">continue</span><span class="p">;</span>
		<span class="p">}</span>

		<span class="cm">/* Step 4: Keep moving backward before the original transition took place. */</span>

		<span class="k">for</span> <span class="p">(</span><span class="n">count</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="p">(</span><span class="n">count</span> <span class="o">&lt;</span> <span class="mi">5</span><span class="p">);</span> <span class="n">count</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">phaseControl</span> <span class="o">=</span> <span class="p">(</span><span class="mh">0x3F</span> <span class="o">&amp;</span> <span class="p">(</span><span class="n">phaseControl</span> <span class="o">-</span> <span class="mi">1</span><span class="p">));</span>
			<span class="n">reg32_write</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pChipcHw</span><span class="o">-&gt;</span><span class="n">VPMClock</span><span class="p">,</span> <span class="p">(</span><span class="n">pChipcHw</span><span class="o">-&gt;</span><span class="n">VPMClock</span> <span class="o">&amp;</span> <span class="p">(</span><span class="o">~</span><span class="n">chipcHw_REG_PLL_CLOCK_PHASE_CONTROL_MASK</span><span class="p">))</span> <span class="o">|</span> <span class="p">(</span><span class="n">phaseControl</span> <span class="o">&lt;&lt;</span> <span class="n">chipcHw_REG_PLL_CLOCK_PHASE_CONTROL_SHIFT</span><span class="p">));</span>
			<span class="cm">/* Wait atleast 20 ns */</span>
			<span class="n">udelay</span><span class="p">(</span><span class="mi">1</span><span class="p">);</span>
			<span class="cm">/* Toggle the LOAD_CH after phase control is written. */</span>
			<span class="n">pChipcHw</span><span class="o">-&gt;</span><span class="n">VPMClock</span> <span class="o">^=</span> <span class="n">chipcHw_REG_PLL_CLOCK_PHASE_UPDATE_ENABLE</span><span class="p">;</span>
			<span class="n">phaseValue</span> <span class="o">=</span> <span class="n">pChipcHw</span><span class="o">-&gt;</span><span class="n">VPMClock</span><span class="p">;</span>
			<span class="cm">/* Count number of adjustment made */</span>
			<span class="n">adjustCount</span><span class="o">++</span><span class="p">;</span>
		<span class="p">}</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">adjustCount</span> <span class="o">&gt;=</span> <span class="n">MAX_PHASE_ADJUST_COUNT</span><span class="p">)</span> <span class="p">{</span>
			<span class="cm">/* Failed to align VPM phase after MAX_PHASE_ADJUST_COUNT tries */</span>
			<span class="k">return</span> <span class="o">-</span><span class="mi">1</span><span class="p">;</span>
		<span class="p">}</span>

		<span class="k">if</span> <span class="p">((</span><span class="n">phaseValue</span> <span class="o">&amp;</span> <span class="n">chipcHw_REG_PLL_CLOCK_PHASE_COMP</span><span class="p">)</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
			<span class="cm">/* Detected false transition */</span>
			<span class="k">continue</span><span class="p">;</span>
		<span class="p">}</span>

		<span class="cm">/* Step 5: Re discover the valid transition */</span>

		<span class="k">do</span> <span class="p">{</span>
			<span class="cm">/* Store previous value of phase comparator */</span>
			<span class="n">prevPhaseComp</span> <span class="o">=</span> <span class="n">phaseValue</span><span class="p">;</span>
			<span class="cm">/* Change the value of PH_CTRL. */</span>
			<span class="n">reg32_write</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pChipcHw</span><span class="o">-&gt;</span><span class="n">VPMClock</span><span class="p">,</span> <span class="p">(</span><span class="n">pChipcHw</span><span class="o">-&gt;</span><span class="n">VPMClock</span> <span class="o">&amp;</span> <span class="p">(</span><span class="o">~</span><span class="n">chipcHw_REG_PLL_CLOCK_PHASE_CONTROL_MASK</span><span class="p">))</span> <span class="o">|</span> <span class="p">(</span><span class="n">phaseControl</span> <span class="o">&lt;&lt;</span> <span class="n">chipcHw_REG_PLL_CLOCK_PHASE_CONTROL_SHIFT</span><span class="p">));</span>
			<span class="cm">/* Wait atleast 20 ns */</span>
			<span class="n">udelay</span><span class="p">(</span><span class="mi">1</span><span class="p">);</span>
			<span class="cm">/* Toggle the LOAD_CH after phase control is written. */</span>
			<span class="n">pChipcHw</span><span class="o">-&gt;</span><span class="n">VPMClock</span> <span class="o">^=</span>
			    <span class="n">chipcHw_REG_PLL_CLOCK_PHASE_UPDATE_ENABLE</span><span class="p">;</span>
			<span class="cm">/* Read the contents of  VPM Clock resgister. */</span>
			<span class="n">phaseValue</span> <span class="o">=</span> <span class="n">pChipcHw</span><span class="o">-&gt;</span><span class="n">VPMClock</span><span class="p">;</span>

			<span class="k">if</span> <span class="p">((</span><span class="n">phaseValue</span> <span class="o">&amp;</span> <span class="n">chipcHw_REG_PLL_CLOCK_PHASE_COMP</span><span class="p">)</span> <span class="o">==</span> <span class="mh">0x0</span><span class="p">)</span> <span class="p">{</span>
				<span class="n">phaseControl</span> <span class="o">=</span> <span class="p">(</span><span class="mh">0x3F</span> <span class="o">&amp;</span> <span class="p">(</span><span class="n">phaseControl</span> <span class="o">-</span> <span class="mi">1</span><span class="p">));</span>
			<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
				<span class="cm">/* Increment to the Phase count value for next write, if Phase is not stable. */</span>
				<span class="n">phaseControl</span> <span class="o">=</span> <span class="p">(</span><span class="mh">0x3F</span> <span class="o">&amp;</span> <span class="p">(</span><span class="n">phaseControl</span> <span class="o">+</span> <span class="mi">1</span><span class="p">));</span>
			<span class="p">}</span>

			<span class="cm">/* Count number of adjustment made */</span>
			<span class="n">adjustCount</span><span class="o">++</span><span class="p">;</span>
		<span class="p">}</span> <span class="k">while</span> <span class="p">(((</span><span class="n">prevPhaseComp</span> <span class="o">==</span> <span class="p">(</span><span class="n">phaseValue</span> <span class="o">&amp;</span> <span class="n">chipcHw_REG_PLL_CLOCK_PHASE_COMP</span><span class="p">))</span> <span class="o">||</span> <span class="p">((</span><span class="n">phaseValue</span> <span class="o">&amp;</span> <span class="n">chipcHw_REG_PLL_CLOCK_PHASE_COMP</span><span class="p">)</span> <span class="o">!=</span> <span class="mh">0x0</span><span class="p">))</span> <span class="o">&amp;&amp;</span> <span class="p">(</span><span class="n">adjustCount</span> <span class="o">&lt;</span> <span class="n">MAX_PHASE_ADJUST_COUNT</span><span class="p">));</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">adjustCount</span> <span class="o">&gt;=</span> <span class="n">MAX_PHASE_ADJUST_COUNT</span><span class="p">)</span> <span class="p">{</span>
			<span class="cm">/* Failed to align VPM phase after MAX_PHASE_ADJUST_COUNT tries  */</span>
			<span class="k">return</span> <span class="o">-</span><span class="mi">1</span><span class="p">;</span>
		<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
			<span class="cm">/* Valid phase must have detected */</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span>

	<span class="cm">/* For VPM Phase should be perfectly aligned. */</span>
	<span class="n">phaseControl</span> <span class="o">=</span> <span class="p">(((</span><span class="n">pChipcHw</span><span class="o">-&gt;</span><span class="n">VPMClock</span> <span class="o">&gt;&gt;</span> <span class="n">chipcHw_REG_PLL_CLOCK_PHASE_CONTROL_SHIFT</span><span class="p">)</span> <span class="o">-</span> <span class="mi">1</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0x3F</span><span class="p">);</span>
	<span class="p">{</span>
		<span class="n">REG_LOCAL_IRQ_SAVE</span><span class="p">;</span>

		<span class="n">pChipcHw</span><span class="o">-&gt;</span><span class="n">VPMClock</span> <span class="o">=</span> <span class="p">(</span><span class="n">pChipcHw</span><span class="o">-&gt;</span><span class="n">VPMClock</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">chipcHw_REG_PLL_CLOCK_PHASE_CONTROL_MASK</span><span class="p">)</span> <span class="o">|</span> <span class="p">(</span><span class="n">phaseControl</span> <span class="o">&lt;&lt;</span> <span class="n">chipcHw_REG_PLL_CLOCK_PHASE_CONTROL_SHIFT</span><span class="p">);</span>
		<span class="cm">/* Load new phase value */</span>
		<span class="n">pChipcHw</span><span class="o">-&gt;</span><span class="n">VPMClock</span> <span class="o">^=</span> <span class="n">chipcHw_REG_PLL_CLOCK_PHASE_UPDATE_ENABLE</span><span class="p">;</span>

		<span class="n">REG_LOCAL_IRQ_RESTORE</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="cm">/* Return the status */</span>
	<span class="k">return</span> <span class="p">(</span><span class="kt">int</span><span class="p">)</span><span class="n">adjustCount</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/****************************************************************************/</span>
<span class="cm">/**</span>
<span class="cm">*  @brief   Set VPM clock in sync with BUS clock</span>
<span class="cm">*</span>
<span class="cm">*  This function does the phase adjustment between VPM and BUS clock</span>
<span class="cm">*</span>
<span class="cm">*  @return &gt;= 0 : On success (# of adjustment required)</span>
<span class="cm">*            -1 : On failure</span>
<span class="cm">*</span>
<span class="cm">*/</span>
<span class="cm">/****************************************************************************/</span>
<span class="kt">int</span> <span class="nf">chipcHw_vpmPhaseAlign</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">chipcHw_getChipRevisionNumber</span><span class="p">()</span> <span class="o">==</span> <span class="n">chipcHw_REV_NUMBER_A0</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">return</span> <span class="n">vpmPhaseAlignA0</span><span class="p">();</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="kt">uint32_t</span> <span class="n">phaseControl</span> <span class="o">=</span> <span class="n">chipcHw_getVpmPhaseControl</span><span class="p">();</span>
		<span class="kt">uint32_t</span> <span class="n">phaseValue</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="kt">int</span> <span class="n">adjustCount</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

		<span class="cm">/* Disable VPM access */</span>
		<span class="n">pChipcHw</span><span class="o">-&gt;</span><span class="n">Spare1</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">chipcHw_REG_SPARE1_VPM_BUS_ACCESS_ENABLE</span><span class="p">;</span>
		<span class="cm">/* Disable HW VPM phase alignment  */</span>
		<span class="n">chipcHw_vpmHwPhaseAlignDisable</span><span class="p">();</span>
		<span class="cm">/* Enable SW VPM phase alignment  */</span>
		<span class="n">chipcHw_vpmSwPhaseAlignEnable</span><span class="p">();</span>
		<span class="cm">/* Adjust VPM phase */</span>
		<span class="k">while</span> <span class="p">(</span><span class="n">adjustCount</span> <span class="o">&lt;</span> <span class="n">MAX_PHASE_ADJUST_COUNT</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">phaseValue</span> <span class="o">=</span> <span class="n">chipcHw_getVpmHwPhaseAlignStatus</span><span class="p">();</span>

			<span class="cm">/* Adjust phase control value */</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">phaseValue</span> <span class="o">&gt;</span> <span class="mh">0xF</span><span class="p">)</span> <span class="p">{</span>
				<span class="cm">/* Increment phase control value */</span>
				<span class="n">phaseControl</span><span class="o">++</span><span class="p">;</span>
			<span class="p">}</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">phaseValue</span> <span class="o">&lt;</span> <span class="mh">0xF</span><span class="p">)</span> <span class="p">{</span>
				<span class="cm">/* Decrement phase control value */</span>
				<span class="n">phaseControl</span><span class="o">--</span><span class="p">;</span>
			<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
				<span class="cm">/* Enable VPM access */</span>
				<span class="n">pChipcHw</span><span class="o">-&gt;</span><span class="n">Spare1</span> <span class="o">|=</span> <span class="n">chipcHw_REG_SPARE1_VPM_BUS_ACCESS_ENABLE</span><span class="p">;</span>
				<span class="cm">/* Return adjust count */</span>
				<span class="k">return</span> <span class="n">adjustCount</span><span class="p">;</span>
			<span class="p">}</span>
			<span class="cm">/* Change the value of PH_CTRL. */</span>
			<span class="n">reg32_write</span><span class="p">(</span><span class="o">&amp;</span><span class="n">pChipcHw</span><span class="o">-&gt;</span><span class="n">VPMClock</span><span class="p">,</span> <span class="p">(</span><span class="n">pChipcHw</span><span class="o">-&gt;</span><span class="n">VPMClock</span> <span class="o">&amp;</span> <span class="p">(</span><span class="o">~</span><span class="n">chipcHw_REG_PLL_CLOCK_PHASE_CONTROL_MASK</span><span class="p">))</span> <span class="o">|</span> <span class="p">(</span><span class="n">phaseControl</span> <span class="o">&lt;&lt;</span> <span class="n">chipcHw_REG_PLL_CLOCK_PHASE_CONTROL_SHIFT</span><span class="p">));</span>
			<span class="cm">/* Wait atleast 20 ns */</span>
			<span class="n">udelay</span><span class="p">(</span><span class="mi">1</span><span class="p">);</span>
			<span class="cm">/* Toggle the LOAD_CH after phase control is written. */</span>
			<span class="n">pChipcHw</span><span class="o">-&gt;</span><span class="n">VPMClock</span> <span class="o">^=</span> <span class="n">chipcHw_REG_PLL_CLOCK_PHASE_UPDATE_ENABLE</span><span class="p">;</span>
			<span class="cm">/* Count adjustment */</span>
			<span class="n">adjustCount</span><span class="o">++</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span>

	<span class="cm">/* Disable VPM access */</span>
	<span class="n">pChipcHw</span><span class="o">-&gt;</span><span class="n">Spare1</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">chipcHw_REG_SPARE1_VPM_BUS_ACCESS_ENABLE</span><span class="p">;</span>
	<span class="k">return</span> <span class="o">-</span><span class="mi">1</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/****************************************************************************/</span>
<span class="cm">/**</span>
<span class="cm">*  @brief   Local Divide function</span>
<span class="cm">*</span>
<span class="cm">*  This function does the divide</span>
<span class="cm">*</span>
<span class="cm">*  @return divide value</span>
<span class="cm">*</span>
<span class="cm">*/</span>
<span class="cm">/****************************************************************************/</span>
<span class="k">static</span> <span class="kt">int</span> <span class="nf">chipcHw_divide</span><span class="p">(</span><span class="kt">int</span> <span class="n">num</span><span class="p">,</span> <span class="kt">int</span> <span class="n">denom</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">r</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">t</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>

	<span class="cm">/* Shift denom and t up to the largest value to optimize algorithm */</span>
	<span class="cm">/* t contains the units of each divide */</span>
	<span class="k">while</span> <span class="p">((</span><span class="n">denom</span> <span class="o">&amp;</span> <span class="mh">0x40000000</span><span class="p">)</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>	<span class="cm">/* fails if denom=0 */</span>
		<span class="n">denom</span> <span class="o">=</span> <span class="n">denom</span> <span class="o">&lt;&lt;</span> <span class="mi">1</span><span class="p">;</span>
		<span class="n">t</span> <span class="o">=</span> <span class="n">t</span> <span class="o">&lt;&lt;</span> <span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/* Initialize the result */</span>
	<span class="n">r</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="k">do</span> <span class="p">{</span>
		<span class="cm">/* Determine if there exists a positive remainder */</span>
		<span class="k">if</span> <span class="p">((</span><span class="n">num</span> <span class="o">-</span> <span class="n">denom</span><span class="p">)</span> <span class="o">&gt;=</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
			<span class="cm">/* Accumlate t to the result and calculate a new remainder */</span>
			<span class="n">num</span> <span class="o">=</span> <span class="n">num</span> <span class="o">-</span> <span class="n">denom</span><span class="p">;</span>
			<span class="n">r</span> <span class="o">=</span> <span class="n">r</span> <span class="o">+</span> <span class="n">t</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="cm">/* Continue to shift denom and shift t down to 0 */</span>
		<span class="n">denom</span> <span class="o">=</span> <span class="n">denom</span> <span class="o">&gt;&gt;</span> <span class="mi">1</span><span class="p">;</span>
		<span class="n">t</span> <span class="o">=</span> <span class="n">t</span> <span class="o">&gt;&gt;</span> <span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">while</span> <span class="p">(</span><span class="n">t</span> <span class="o">!=</span> <span class="mi">0</span><span class="p">);</span>

	<span class="k">return</span> <span class="n">r</span><span class="p">;</span>
<span class="p">}</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:5}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../../javascript/docco.min.js"></script>
</html>
