/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_11z;
  reg [3:0] celloutsig_0_12z;
  wire celloutsig_0_1z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire [7:0] celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire [27:0] celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [18:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_12z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [20:0] celloutsig_1_1z;
  wire [14:0] celloutsig_1_3z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_11z = ~(celloutsig_0_7z | celloutsig_0_4z);
  assign celloutsig_0_1z = ~((celloutsig_0_0z | in_data[68]) & (celloutsig_0_0z | in_data[72]));
  assign celloutsig_1_8z = in_data[189] | in_data[120];
  assign celloutsig_1_19z = celloutsig_1_7z | celloutsig_1_12z;
  assign celloutsig_1_6z = { celloutsig_1_0z[8], celloutsig_1_5z } == celloutsig_1_1z[1:0];
  assign celloutsig_0_0z = in_data[29:22] >= in_data[57:50];
  assign celloutsig_0_27z = { in_data[47], celloutsig_0_9z, celloutsig_0_4z, celloutsig_0_1z } && celloutsig_0_12z;
  assign celloutsig_0_3z = celloutsig_0_2z[3:1] || { celloutsig_0_2z[4], celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_1_18z = celloutsig_1_12z & ~(celloutsig_1_10z);
  assign celloutsig_1_0z = in_data[182:164] % { 1'h1, in_data[177:160] };
  assign celloutsig_0_2z = in_data[60:53] % { 1'h1, in_data[83:79], celloutsig_0_0z, celloutsig_0_1z };
  assign celloutsig_1_1z = { celloutsig_1_0z[17:16], celloutsig_1_0z } % { 1'h1, in_data[145:126] };
  assign celloutsig_1_3z = in_data[147:133] % { 1'h1, celloutsig_1_0z[13:0] };
  assign celloutsig_0_6z = celloutsig_0_4z ? { in_data[64:47], 1'h1, celloutsig_0_2z, celloutsig_0_3z } : { in_data[24:9], celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_2z, 1'h0, celloutsig_0_1z };
  assign celloutsig_0_4z = in_data[31:12] != { in_data[43:26], celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_1_10z = & celloutsig_1_0z[15:10];
  assign celloutsig_0_7z = & celloutsig_0_6z[12:0];
  assign celloutsig_0_26z = & { celloutsig_0_8z, celloutsig_0_6z[13:10], celloutsig_0_4z };
  assign celloutsig_1_5z = celloutsig_1_3z[0] & in_data[126];
  assign celloutsig_0_9z = celloutsig_0_4z & in_data[6];
  assign celloutsig_1_7z = | celloutsig_1_0z[5:1];
  assign celloutsig_1_12z = ^ { celloutsig_1_10z, celloutsig_1_7z, celloutsig_1_8z, celloutsig_1_6z };
  assign celloutsig_0_8z = ^ { in_data[75:74], celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_7z };
  always_latch
    if (!celloutsig_1_18z) celloutsig_0_12z = 4'h0;
    else if (clkin_data[0]) celloutsig_0_12z = { celloutsig_0_7z, celloutsig_0_4z, celloutsig_0_11z, celloutsig_0_3z };
  assign { out_data[128], out_data[96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_26z, celloutsig_0_27z };
endmodule
