# Auto-generated. Do not edit.
# Generated at: 2026-01-08 16:19:02

set_global_assignment -name VERILOG_FILE "SU-CSexpC-Final-A5/src/TOP.v"
set_global_assignment -name VERILOG_FILE "SU-CSexpC-Final-A5/src/controller/SC.v"
set_global_assignment -name VERILOG_FILE "SU-CSexpC-Final-A5/src/controller/controller.v"
set_global_assignment -name VERILOG_FILE "SU-CSexpC-Final-A5/src/controller/isr.v"
set_global_assignment -name VERILOG_FILE "SU-CSexpC-Final-A5/src/controller/isr_decoder.v"
set_global_assignment -name VERILOG_FILE "SU-CSexpC-Final-A5/src/lib/itf.v"
set_global_assignment -name VERILOG_FILE "SU-CSexpC-Final-A5/src/lib/run.v"
set_global_assignment -name VERILOG_FILE "SU-CSexpC-Final-A5/src/primitives/v_dff_async.v"
set_global_assignment -name VERILOG_FILE "SU-CSexpC-Final-A5/src/primitives/v_reg16.v"
