------------------------------------------------------------------
-- stratixiii_pll parameterized megafunction component declaration
-- Generated with 'mega_defn_creator' loader - do not edit
------------------------------------------------------------------

FUNCTION stratixiii_pll(
	areset,
	clkswitch,
	configupdate,
	fbin,
	inclk[1..0],
	pfdena,
	phasecounterselect[3..0],
	phasestep,
	phaseupdown,
	scanclk,
	scanclkena,
	scandata
)
WITH(
	auto_settings,
	bandwidth,
	bandwidth_type,
	c0_high,
	c0_initial,
	c0_low,
	c0_mode,
	c0_ph,
	c0_test_source,
	c1_high,
	c1_initial,
	c1_low,
	c1_mode,
	c1_ph,
	c1_test_source,
	c1_use_casc_in,
	c2_high,
	c2_initial,
	c2_low,
	c2_mode,
	c2_ph,
	c2_test_source,
	c2_use_casc_in,
	c3_high,
	c3_initial,
	c3_low,
	c3_mode,
	c3_ph,
	c3_test_source,
	c3_use_casc_in,
	c4_high,
	c4_initial,
	c4_low,
	c4_mode,
	c4_ph,
	c4_test_source,
	c4_use_casc_in,
	c5_high,
	c5_initial,
	c5_low,
	c5_mode,
	c5_ph,
	c5_test_source,
	c5_use_casc_in,
	c6_high,
	c6_initial,
	c6_low,
	c6_mode,
	c6_ph,
	c6_test_source,
	c6_use_casc_in,
	c7_high,
	c7_initial,
	c7_low,
	c7_mode,
	c7_ph,
	c7_test_source,
	c7_use_casc_in,
	c8_high,
	c8_initial,
	c8_low,
	c8_mode,
	c8_ph,
	c8_test_source,
	c8_use_casc_in,
	c9_high,
	c9_initial,
	c9_low,
	c9_mode,
	c9_ph,
	c9_test_source,
	c9_use_casc_in,
	charge_pump_current,
	charge_pump_current_bits,
	clk0_counter,
	clk0_divide_by,
	clk0_duty_cycle,
	clk0_multiply_by,
	clk0_output_frequency,
	clk0_phase_shift,
	clk0_phase_shift_num,
	clk0_use_even_counter_mode,
	clk0_use_even_counter_value,
	clk1_counter,
	clk1_divide_by,
	clk1_duty_cycle,
	clk1_multiply_by,
	clk1_output_frequency,
	clk1_phase_shift,
	clk1_phase_shift_num,
	clk1_use_even_counter_mode,
	clk1_use_even_counter_value,
	clk2_counter,
	clk2_divide_by,
	clk2_duty_cycle,
	clk2_multiply_by,
	clk2_output_frequency,
	clk2_phase_shift,
	clk2_phase_shift_num,
	clk2_use_even_counter_mode,
	clk2_use_even_counter_value,
	clk3_counter,
	clk3_divide_by,
	clk3_duty_cycle,
	clk3_multiply_by,
	clk3_output_frequency,
	clk3_phase_shift,
	clk3_phase_shift_num,
	clk3_use_even_counter_mode,
	clk3_use_even_counter_value,
	clk4_counter,
	clk4_divide_by,
	clk4_duty_cycle,
	clk4_multiply_by,
	clk4_output_frequency,
	clk4_phase_shift,
	clk4_phase_shift_num,
	clk4_use_even_counter_mode,
	clk4_use_even_counter_value,
	clk5_counter,
	clk5_divide_by,
	clk5_duty_cycle,
	clk5_multiply_by,
	clk5_output_frequency,
	clk5_phase_shift,
	clk5_use_even_counter_mode,
	clk5_use_even_counter_value,
	clk6_counter,
	clk6_divide_by,
	clk6_duty_cycle,
	clk6_multiply_by,
	clk6_output_frequency,
	clk6_phase_shift,
	clk6_use_even_counter_mode,
	clk6_use_even_counter_value,
	clk7_counter,
	clk7_divide_by,
	clk7_duty_cycle,
	clk7_multiply_by,
	clk7_output_frequency,
	clk7_phase_shift,
	clk7_use_even_counter_mode,
	clk7_use_even_counter_value,
	clk8_counter,
	clk8_divide_by,
	clk8_duty_cycle,
	clk8_multiply_by,
	clk8_output_frequency,
	clk8_phase_shift,
	clk8_use_even_counter_mode,
	clk8_use_even_counter_value,
	clk9_counter,
	clk9_divide_by,
	clk9_duty_cycle,
	clk9_multiply_by,
	clk9_output_frequency,
	clk9_phase_shift,
	clk9_use_even_counter_mode,
	clk9_use_even_counter_value,
	compensate_clock,
	dpa_divide_by,
	dpa_divider,
	dpa_multiply_by,
	dpa_output_clock_phase_shift,
	enable_switch_over_counter,
	inclk0_input_frequency,
	inclk1_input_frequency,
	init_block_reset_a_count,
	init_block_reset_b_count,
	lock_c,
	lock_high,
	lock_low,
	lock_window,
	lock_window_ui,
	lock_window_ui_bits,
	loop_filter_c,
	loop_filter_c_bits,
	loop_filter_r,
	loop_filter_r_bits,
	lpm_hint,
	lpm_type,
	m,
	m_initial,
	m_ph,
	m_test_source,
	n,
	operation_mode,
	pfd_max,
	pfd_min,
	pll_compensation_delay,
	pll_type,
	scan_chain_mif_file,
	self_reset_on_loss_lock,
	sim_gate_lock_device_behavior,
	simulation_type,
	switch_over_counter,
	switch_over_type,
	test_bypass_lock_detect,
	test_counter_c0_delay_chain_bits,
	test_counter_c1_delay_chain_bits,
	test_counter_c2_delay_chain_bits,
	test_counter_c3_delay_chain_bits,
	test_counter_c3_sclk_delay_chain_bits,
	test_counter_c4_delay_chain_bits,
	test_counter_c4_sclk_delay_chain_bits,
	test_counter_c5_delay_chain_bits,
	test_counter_c5_lden_delay_chain_bits,
	test_counter_c6_delay_chain_bits,
	test_counter_c6_lden_delay_chain_bits,
	test_counter_c7_delay_chain_bits,
	test_counter_c8_delay_chain_bits,
	test_counter_c9_delay_chain_bits,
	test_counter_m_delay_chain_bits,
	test_counter_n_delay_chain_bits,
	test_feedback_comp_delay_chain_bits,
	test_input_comp_delay_chain_bits,
	test_volt_reg_output_mode_bits,
	test_volt_reg_output_voltage_bits,
	test_volt_reg_test_mode,
	use_dc_coupling,
	use_vco_bypass,
	vco_center,
	vco_divide_by,
	vco_frequency_control,
	vco_max,
	vco_min,
	vco_multiply_by,
	vco_phase_shift_step,
	vco_post_scale,
	vco_range_detector_high_bits,
	vco_range_detector_low_bits
)
RETURNS(
	activeclock,
	clk[9..0],
	clkbad[1..0],
	fbout,
	locked,
	phasedone,
	scandataout,
	scandone,
	vcooverrange,
	vcounderrange
);