{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1717634483653 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1717634483654 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jun  5 21:41:23 2024 " "Processing started: Wed Jun  5 21:41:23 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1717634483654 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717634483654 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off main -c main " "Command: quartus_map --read_settings_files=on --write_settings_files=off main -c main" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717634483654 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1717634484062 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1717634484062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decodificadorDisplay.v 1 1 " "Found 1 design units, including 1 entities, in source file decodificadorDisplay.v" { { "Info" "ISGN_ENTITY_NAME" "1 decodificadorDisplay " "Found entity 1: decodificadorDisplay" {  } { { "decodificadorDisplay.v" "" { Text "/home/davi/projetoDois/decodificadorDisplay.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717634509790 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717634509790 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplexador.v 1 1 " "Found 1 design units, including 1 entities, in source file multiplexador.v" { { "Info" "ISGN_ENTITY_NAME" "1 multiplexador " "Found entity 1: multiplexador" {  } { { "multiplexador.v" "" { Text "/home/davi/projetoDois/multiplexador.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717634509792 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717634509792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cronometro.v 1 1 " "Found 1 design units, including 1 entities, in source file cronometro.v" { { "Info" "ISGN_ENTITY_NAME" "1 cronometro " "Found entity 1: cronometro" {  } { { "cronometro.v" "" { Text "/home/davi/projetoDois/cronometro.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717634509794 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717634509794 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "divisorFrequencia.v 2 2 " "Found 2 design units, including 2 entities, in source file divisorFrequencia.v" { { "Info" "ISGN_ENTITY_NAME" "1 divisorFrequencia " "Found entity 1: divisorFrequencia" {  } { { "divisorFrequencia.v" "" { Text "/home/davi/projetoDois/divisorFrequencia.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717634509795 ""} { "Info" "ISGN_ENTITY_NAME" "2 divisorCinco " "Found entity 2: divisorCinco" {  } { { "divisorFrequencia.v" "" { Text "/home/davi/projetoDois/divisorFrequencia.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717634509795 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717634509795 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "contadores.v 3 3 " "Found 3 design units, including 3 entities, in source file contadores.v" { { "Info" "ISGN_ENTITY_NAME" "1 contadorDez " "Found entity 1: contadorDez" {  } { { "contadores.v" "" { Text "/home/davi/projetoDois/contadores.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717634509797 ""} { "Info" "ISGN_ENTITY_NAME" "2 contadorSeis " "Found entity 2: contadorSeis" {  } { { "contadores.v" "" { Text "/home/davi/projetoDois/contadores.v" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717634509797 ""} { "Info" "ISGN_ENTITY_NAME" "3 contadorCinco " "Found entity 3: contadorCinco" {  } { { "contadores.v" "" { Text "/home/davi/projetoDois/contadores.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717634509797 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717634509797 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flipFlops.v 2 2 " "Found 2 design units, including 2 entities, in source file flipFlops.v" { { "Info" "ISGN_ENTITY_NAME" "1 flipFlopD " "Found entity 1: flipFlopD" {  } { { "flipFlops.v" "" { Text "/home/davi/projetoDois/flipFlops.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717634509798 ""} { "Info" "ISGN_ENTITY_NAME" "2 flipFlopT " "Found entity 2: flipFlopT" {  } { { "flipFlops.v" "" { Text "/home/davi/projetoDois/flipFlops.v" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717634509798 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717634509798 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.v 1 1 " "Found 1 design units, including 1 entities, in source file main.v" { { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "main.v" "" { Text "/home/davi/projetoDois/main.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1717634509800 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1717634509800 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "contadores.v(7) " "Verilog HDL Instantiation warning at contadores.v(7): instance has no name" {  } { { "contadores.v" "" { Text "/home/davi/projetoDois/contadores.v" 7 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1717634509801 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "contadores.v(8) " "Verilog HDL Instantiation warning at contadores.v(8): instance has no name" {  } { { "contadores.v" "" { Text "/home/davi/projetoDois/contadores.v" 8 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1717634509802 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "contadores.v(9) " "Verilog HDL Instantiation warning at contadores.v(9): instance has no name" {  } { { "contadores.v" "" { Text "/home/davi/projetoDois/contadores.v" 9 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1717634509802 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "contadores.v(10) " "Verilog HDL Instantiation warning at contadores.v(10): instance has no name" {  } { { "contadores.v" "" { Text "/home/davi/projetoDois/contadores.v" 10 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1717634509802 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "cronometro.v(16) " "Verilog HDL Instantiation warning at cronometro.v(16): instance has no name" {  } { { "cronometro.v" "" { Text "/home/davi/projetoDois/cronometro.v" 16 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1717634509802 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "contadores.v(21) " "Verilog HDL Instantiation warning at contadores.v(21): instance has no name" {  } { { "contadores.v" "" { Text "/home/davi/projetoDois/contadores.v" 21 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1717634509803 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "contadores.v(22) " "Verilog HDL Instantiation warning at contadores.v(22): instance has no name" {  } { { "contadores.v" "" { Text "/home/davi/projetoDois/contadores.v" 22 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1717634509803 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "contadores.v(23) " "Verilog HDL Instantiation warning at contadores.v(23): instance has no name" {  } { { "contadores.v" "" { Text "/home/davi/projetoDois/contadores.v" 23 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1717634509803 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "cronometro.v(17) " "Verilog HDL Instantiation warning at cronometro.v(17): instance has no name" {  } { { "cronometro.v" "" { Text "/home/davi/projetoDois/cronometro.v" 17 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1717634509803 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "cronometro.v(18) " "Verilog HDL Instantiation warning at cronometro.v(18): instance has no name" {  } { { "cronometro.v" "" { Text "/home/davi/projetoDois/cronometro.v" 18 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1717634509804 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "cronometro.v(19) " "Verilog HDL Instantiation warning at cronometro.v(19): instance has no name" {  } { { "cronometro.v" "" { Text "/home/davi/projetoDois/cronometro.v" 19 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1717634509804 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "cronometro.v(22) " "Verilog HDL Instantiation warning at cronometro.v(22): instance has no name" {  } { { "cronometro.v" "" { Text "/home/davi/projetoDois/cronometro.v" 22 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1717634509804 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "cronometro.v(23) " "Verilog HDL Instantiation warning at cronometro.v(23): instance has no name" {  } { { "cronometro.v" "" { Text "/home/davi/projetoDois/cronometro.v" 23 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1717634509804 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "cronometro.v(31) " "Verilog HDL Instantiation warning at cronometro.v(31): instance has no name" {  } { { "cronometro.v" "" { Text "/home/davi/projetoDois/cronometro.v" 31 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1717634509804 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "cronometro.v(32) " "Verilog HDL Instantiation warning at cronometro.v(32): instance has no name" {  } { { "cronometro.v" "" { Text "/home/davi/projetoDois/cronometro.v" 32 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1717634509804 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "cronometro.v(33) " "Verilog HDL Instantiation warning at cronometro.v(33): instance has no name" {  } { { "cronometro.v" "" { Text "/home/davi/projetoDois/cronometro.v" 33 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1717634509805 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "cronometro.v(34) " "Verilog HDL Instantiation warning at cronometro.v(34): instance has no name" {  } { { "cronometro.v" "" { Text "/home/davi/projetoDois/cronometro.v" 34 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1717634509805 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "cronometro.v(38) " "Verilog HDL Instantiation warning at cronometro.v(38): instance has no name" {  } { { "cronometro.v" "" { Text "/home/davi/projetoDois/cronometro.v" 38 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1717634509805 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "contadores.v(34) " "Verilog HDL Instantiation warning at contadores.v(34): instance has no name" {  } { { "contadores.v" "" { Text "/home/davi/projetoDois/contadores.v" 34 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1717634509805 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "contadores.v(35) " "Verilog HDL Instantiation warning at contadores.v(35): instance has no name" {  } { { "contadores.v" "" { Text "/home/davi/projetoDois/contadores.v" 35 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1717634509805 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "contadores.v(36) " "Verilog HDL Instantiation warning at contadores.v(36): instance has no name" {  } { { "contadores.v" "" { Text "/home/davi/projetoDois/contadores.v" 36 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1717634509805 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "divisorFrequencia.v(37) " "Verilog HDL Instantiation warning at divisorFrequencia.v(37): instance has no name" {  } { { "divisorFrequencia.v" "" { Text "/home/davi/projetoDois/divisorFrequencia.v" 37 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1717634509805 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "divisorFrequencia.v(38) " "Verilog HDL Instantiation warning at divisorFrequencia.v(38): instance has no name" {  } { { "divisorFrequencia.v" "" { Text "/home/davi/projetoDois/divisorFrequencia.v" 38 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1717634509805 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "divisorFrequencia.v(9) " "Verilog HDL Instantiation warning at divisorFrequencia.v(9): instance has no name" {  } { { "divisorFrequencia.v" "" { Text "/home/davi/projetoDois/divisorFrequencia.v" 9 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1717634509806 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "divisorFrequencia.v(10) " "Verilog HDL Instantiation warning at divisorFrequencia.v(10): instance has no name" {  } { { "divisorFrequencia.v" "" { Text "/home/davi/projetoDois/divisorFrequencia.v" 10 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1717634509806 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "divisorFrequencia.v(11) " "Verilog HDL Instantiation warning at divisorFrequencia.v(11): instance has no name" {  } { { "divisorFrequencia.v" "" { Text "/home/davi/projetoDois/divisorFrequencia.v" 11 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1717634509806 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "divisorFrequencia.v(12) " "Verilog HDL Instantiation warning at divisorFrequencia.v(12): instance has no name" {  } { { "divisorFrequencia.v" "" { Text "/home/davi/projetoDois/divisorFrequencia.v" 12 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1717634509806 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "divisorFrequencia.v(13) " "Verilog HDL Instantiation warning at divisorFrequencia.v(13): instance has no name" {  } { { "divisorFrequencia.v" "" { Text "/home/davi/projetoDois/divisorFrequencia.v" 13 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1717634509806 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "divisorFrequencia.v(14) " "Verilog HDL Instantiation warning at divisorFrequencia.v(14): instance has no name" {  } { { "divisorFrequencia.v" "" { Text "/home/davi/projetoDois/divisorFrequencia.v" 14 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1717634509806 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "divisorFrequencia.v(15) " "Verilog HDL Instantiation warning at divisorFrequencia.v(15): instance has no name" {  } { { "divisorFrequencia.v" "" { Text "/home/davi/projetoDois/divisorFrequencia.v" 15 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1717634509806 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "divisorFrequencia.v(16) " "Verilog HDL Instantiation warning at divisorFrequencia.v(16): instance has no name" {  } { { "divisorFrequencia.v" "" { Text "/home/davi/projetoDois/divisorFrequencia.v" 16 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1717634509806 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "divisorFrequencia.v(17) " "Verilog HDL Instantiation warning at divisorFrequencia.v(17): instance has no name" {  } { { "divisorFrequencia.v" "" { Text "/home/davi/projetoDois/divisorFrequencia.v" 17 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1717634509806 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "divisorFrequencia.v(18) " "Verilog HDL Instantiation warning at divisorFrequencia.v(18): instance has no name" {  } { { "divisorFrequencia.v" "" { Text "/home/davi/projetoDois/divisorFrequencia.v" 18 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1717634509806 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "divisorFrequencia.v(19) " "Verilog HDL Instantiation warning at divisorFrequencia.v(19): instance has no name" {  } { { "divisorFrequencia.v" "" { Text "/home/davi/projetoDois/divisorFrequencia.v" 19 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1717634509807 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "divisorFrequencia.v(20) " "Verilog HDL Instantiation warning at divisorFrequencia.v(20): instance has no name" {  } { { "divisorFrequencia.v" "" { Text "/home/davi/projetoDois/divisorFrequencia.v" 20 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1717634509807 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "divisorFrequencia.v(21) " "Verilog HDL Instantiation warning at divisorFrequencia.v(21): instance has no name" {  } { { "divisorFrequencia.v" "" { Text "/home/davi/projetoDois/divisorFrequencia.v" 21 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1717634509807 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "divisorFrequencia.v(22) " "Verilog HDL Instantiation warning at divisorFrequencia.v(22): instance has no name" {  } { { "divisorFrequencia.v" "" { Text "/home/davi/projetoDois/divisorFrequencia.v" 22 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1717634509807 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "divisorFrequencia.v(23) " "Verilog HDL Instantiation warning at divisorFrequencia.v(23): instance has no name" {  } { { "divisorFrequencia.v" "" { Text "/home/davi/projetoDois/divisorFrequencia.v" 23 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1717634509807 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main.v(15) " "Verilog HDL Instantiation warning at main.v(15): instance has no name" {  } { { "main.v" "" { Text "/home/davi/projetoDois/main.v" 15 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1717634509807 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "main.v(18) " "Verilog HDL Instantiation warning at main.v(18): instance has no name" {  } { { "main.v" "" { Text "/home/davi/projetoDois/main.v" 18 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1717634509807 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "main " "Elaborating entity \"main\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1717634509913 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "leds main.v(10) " "Output port \"leds\" at main.v(10) has no driver" {  } { { "main.v" "" { Text "/home/davi/projetoDois/main.v" 10 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1717634509916 "|main"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisorFrequencia divisorFrequencia:comb_3 " "Elaborating entity \"divisorFrequencia\" for hierarchy \"divisorFrequencia:comb_3\"" {  } { { "main.v" "comb_3" { Text "/home/davi/projetoDois/main.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717634509919 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "divisorCinco divisorFrequencia:comb_3\|divisorCinco:comb_3 " "Elaborating entity \"divisorCinco\" for hierarchy \"divisorFrequencia:comb_3\|divisorCinco:comb_3\"" {  } { { "divisorFrequencia.v" "comb_3" { Text "/home/davi/projetoDois/divisorFrequencia.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717634509924 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contadorCinco divisorFrequencia:comb_3\|divisorCinco:comb_3\|contadorCinco:comb_3 " "Elaborating entity \"contadorCinco\" for hierarchy \"divisorFrequencia:comb_3\|divisorCinco:comb_3\|contadorCinco:comb_3\"" {  } { { "divisorFrequencia.v" "comb_3" { Text "/home/davi/projetoDois/divisorFrequencia.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717634509927 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "vetor\[4..3\] contadores.v(30) " "Output port \"vetor\[4..3\]\" at contadores.v(30) has no driver" {  } { { "contadores.v" "" { Text "/home/davi/projetoDois/contadores.v" 30 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1717634509929 "|main|divisorFrequencia:comb_3|divisorCinco:comb_3|contadorCinco:comb_3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flipFlopT divisorFrequencia:comb_3\|divisorCinco:comb_3\|contadorCinco:comb_3\|flipFlopT:comb_3 " "Elaborating entity \"flipFlopT\" for hierarchy \"divisorFrequencia:comb_3\|divisorCinco:comb_3\|contadorCinco:comb_3\|flipFlopT:comb_3\"" {  } { { "contadores.v" "comb_3" { Text "/home/davi/projetoDois/contadores.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717634509930 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cronometro cronometro:comb_4 " "Elaborating entity \"cronometro\" for hierarchy \"cronometro:comb_4\"" {  } { { "main.v" "comb_4" { Text "/home/davi/projetoDois/main.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717634509957 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "displayDigits\[4\] cronometro.v(8) " "Output port \"displayDigits\[4\]\" at cronometro.v(8) has no driver" {  } { { "cronometro.v" "" { Text "/home/davi/projetoDois/cronometro.v" 8 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1717634509962 "|main|cronometro:comb_4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contadorDez cronometro:comb_4\|contadorDez:comb_3 " "Elaborating entity \"contadorDez\" for hierarchy \"cronometro:comb_4\|contadorDez:comb_3\"" {  } { { "cronometro.v" "comb_3" { Text "/home/davi/projetoDois/cronometro.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717634509998 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "vetor\[4\] contadores.v(3) " "Output port \"vetor\[4\]\" at contadores.v(3) has no driver" {  } { { "contadores.v" "" { Text "/home/davi/projetoDois/contadores.v" 3 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1717634510000 "|main|cronometro:comb_4|contadorDez:comb_3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "contadorSeis cronometro:comb_4\|contadorSeis:comb_4 " "Elaborating entity \"contadorSeis\" for hierarchy \"cronometro:comb_4\|contadorSeis:comb_4\"" {  } { { "cronometro.v" "comb_4" { Text "/home/davi/projetoDois/cronometro.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717634510002 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "vetor\[4..3\] contadores.v(17) " "Output port \"vetor\[4..3\]\" at contadores.v(17) has no driver" {  } { { "contadores.v" "" { Text "/home/davi/projetoDois/contadores.v" 17 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1717634510004 "|main|cronometro:comb_4|contadorSeis:comb_4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplexador cronometro:comb_4\|multiplexador:comb_19 " "Elaborating entity \"multiplexador\" for hierarchy \"cronometro:comb_4\|multiplexador:comb_19\"" {  } { { "cronometro.v" "comb_19" { Text "/home/davi/projetoDois/cronometro.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717634510009 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decodificadorDisplay cronometro:comb_4\|decodificadorDisplay:comb_23 " "Elaborating entity \"decodificadorDisplay\" for hierarchy \"cronometro:comb_4\|decodificadorDisplay:comb_23\"" {  } { { "cronometro.v" "comb_23" { Text "/home/davi/projetoDois/cronometro.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1717634510012 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 1 comb_7 32 1 " "Port \"ordered port 1\" on the entity instantiation of \"comb_7\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "contadores.v" "comb_7" { Text "/home/davi/projetoDois/contadores.v" 23 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1717634510049 "|main|cronometro:comb_4|contadorSeis:comb_4|flipFlopT:comb_7"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 1 comb_5 32 1 " "Port \"ordered port 1\" on the entity instantiation of \"comb_5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "contadores.v" "comb_5" { Text "/home/davi/projetoDois/contadores.v" 22 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1717634510049 "|main|cronometro:comb_4|contadorSeis:comb_4|flipFlopT:comb_5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 1 comb_3 32 1 " "Port \"ordered port 1\" on the entity instantiation of \"comb_3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "contadores.v" "comb_3" { Text "/home/davi/projetoDois/contadores.v" 21 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1717634510049 "|main|cronometro:comb_4|contadorSeis:comb_4|flipFlopT:comb_3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 1 comb_9 32 1 " "Port \"ordered port 1\" on the entity instantiation of \"comb_9\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "contadores.v" "comb_9" { Text "/home/davi/projetoDois/contadores.v" 10 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1717634510050 "|main|cronometro:comb_4|contadorDez:comb_3|flipFlopT:comb_9"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 1 comb_7 32 1 " "Port \"ordered port 1\" on the entity instantiation of \"comb_7\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "contadores.v" "comb_7" { Text "/home/davi/projetoDois/contadores.v" 9 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1717634510050 "|main|cronometro:comb_4|contadorDez:comb_3|flipFlopT:comb_7"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 1 comb_5 32 1 " "Port \"ordered port 1\" on the entity instantiation of \"comb_5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "contadores.v" "comb_5" { Text "/home/davi/projetoDois/contadores.v" 8 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1717634510050 "|main|cronometro:comb_4|contadorDez:comb_3|flipFlopT:comb_5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 1 comb_3 32 1 " "Port \"ordered port 1\" on the entity instantiation of \"comb_3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "contadores.v" "comb_3" { Text "/home/davi/projetoDois/contadores.v" 7 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1717634510051 "|main|cronometro:comb_4|contadorDez:comb_3|flipFlopT:comb_3"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "cronometro:comb_4\|character\[7\] " "Net \"cronometro:comb_4\|character\[7\]\" is missing source, defaulting to GND" {  } { { "cronometro.v" "character\[7\]" { Text "/home/davi/projetoDois/cronometro.v" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1717634510055 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "cronometro:comb_4\|character\[6\] " "Net \"cronometro:comb_4\|character\[6\]\" is missing source, defaulting to GND" {  } { { "cronometro.v" "character\[6\]" { Text "/home/davi/projetoDois/cronometro.v" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1717634510055 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "cronometro:comb_4\|character\[5\] " "Net \"cronometro:comb_4\|character\[5\]\" is missing source, defaulting to GND" {  } { { "cronometro.v" "character\[5\]" { Text "/home/davi/projetoDois/cronometro.v" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1717634510055 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "cronometro:comb_4\|character\[4\] " "Net \"cronometro:comb_4\|character\[4\]\" is missing source, defaulting to GND" {  } { { "cronometro.v" "character\[4\]" { Text "/home/davi/projetoDois/cronometro.v" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1717634510055 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "cronometro:comb_4\|character\[3\] " "Net \"cronometro:comb_4\|character\[3\]\" is missing source, defaulting to GND" {  } { { "cronometro.v" "character\[3\]" { Text "/home/davi/projetoDois/cronometro.v" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1717634510055 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "cronometro:comb_4\|character\[2\] " "Net \"cronometro:comb_4\|character\[2\]\" is missing source, defaulting to GND" {  } { { "cronometro.v" "character\[2\]" { Text "/home/davi/projetoDois/cronometro.v" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1717634510055 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "cronometro:comb_4\|character\[1\] " "Net \"cronometro:comb_4\|character\[1\]\" is missing source, defaulting to GND" {  } { { "cronometro.v" "character\[1\]" { Text "/home/davi/projetoDois/cronometro.v" 12 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Design Software" 0 -1 1717634510055 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Analysis & Synthesis" 0 -1 1717634510055 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 1 comb_4 32 1 " "Port \"ordered port 1\" on the entity instantiation of \"comb_4\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "divisorFrequencia.v" "comb_4" { Text "/home/davi/projetoDois/divisorFrequencia.v" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1717634510058 "|main|divisorFrequencia:comb_3|divisorCinco:comb_3|flipFlopT:comb_4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 2 comb_4 32 1 " "Port \"ordered port 2\" on the entity instantiation of \"comb_4\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "divisorFrequencia.v" "comb_4" { Text "/home/davi/projetoDois/divisorFrequencia.v" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1717634510058 "|main|divisorFrequencia:comb_3|divisorCinco:comb_3|flipFlopT:comb_4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 1 comb_7 32 1 " "Port \"ordered port 1\" on the entity instantiation of \"comb_7\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "contadores.v" "comb_7" { Text "/home/davi/projetoDois/contadores.v" 36 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1717634510059 "|main|divisorFrequencia:comb_3|divisorCinco:comb_3|contadorCinco:comb_3|flipFlopT:comb_7"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 1 comb_5 32 1 " "Port \"ordered port 1\" on the entity instantiation of \"comb_5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "contadores.v" "comb_5" { Text "/home/davi/projetoDois/contadores.v" 35 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1717634510059 "|main|divisorFrequencia:comb_3|divisorCinco:comb_3|contadorCinco:comb_3|flipFlopT:comb_5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 1 comb_3 32 1 " "Port \"ordered port 1\" on the entity instantiation of \"comb_3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "contadores.v" "comb_3" { Text "/home/davi/projetoDois/contadores.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1717634510059 "|main|divisorFrequencia:comb_3|divisorCinco:comb_3|contadorCinco:comb_3|flipFlopT:comb_3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 1 comb_4 32 1 " "Port \"ordered port 1\" on the entity instantiation of \"comb_4\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "divisorFrequencia.v" "comb_4" { Text "/home/davi/projetoDois/divisorFrequencia.v" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1717634510060 "|main|divisorFrequencia:comb_3|divisorCinco:comb_3|flipFlopT:comb_4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 2 comb_4 32 1 " "Port \"ordered port 2\" on the entity instantiation of \"comb_4\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "divisorFrequencia.v" "comb_4" { Text "/home/davi/projetoDois/divisorFrequencia.v" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1717634510060 "|main|divisorFrequencia:comb_3|divisorCinco:comb_3|flipFlopT:comb_4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 1 comb_7 32 1 " "Port \"ordered port 1\" on the entity instantiation of \"comb_7\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "contadores.v" "comb_7" { Text "/home/davi/projetoDois/contadores.v" 36 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1717634510060 "|main|divisorFrequencia:comb_3|divisorCinco:comb_3|contadorCinco:comb_3|flipFlopT:comb_7"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 1 comb_5 32 1 " "Port \"ordered port 1\" on the entity instantiation of \"comb_5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "contadores.v" "comb_5" { Text "/home/davi/projetoDois/contadores.v" 35 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1717634510061 "|main|divisorFrequencia:comb_3|divisorCinco:comb_3|contadorCinco:comb_3|flipFlopT:comb_5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 1 comb_3 32 1 " "Port \"ordered port 1\" on the entity instantiation of \"comb_3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "contadores.v" "comb_3" { Text "/home/davi/projetoDois/contadores.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1717634510061 "|main|divisorFrequencia:comb_3|divisorCinco:comb_3|contadorCinco:comb_3|flipFlopT:comb_3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 1 comb_4 32 1 " "Port \"ordered port 1\" on the entity instantiation of \"comb_4\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "divisorFrequencia.v" "comb_4" { Text "/home/davi/projetoDois/divisorFrequencia.v" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1717634510062 "|main|divisorFrequencia:comb_3|divisorCinco:comb_3|flipFlopT:comb_4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 2 comb_4 32 1 " "Port \"ordered port 2\" on the entity instantiation of \"comb_4\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "divisorFrequencia.v" "comb_4" { Text "/home/davi/projetoDois/divisorFrequencia.v" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1717634510062 "|main|divisorFrequencia:comb_3|divisorCinco:comb_3|flipFlopT:comb_4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 1 comb_7 32 1 " "Port \"ordered port 1\" on the entity instantiation of \"comb_7\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "contadores.v" "comb_7" { Text "/home/davi/projetoDois/contadores.v" 36 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1717634510062 "|main|divisorFrequencia:comb_3|divisorCinco:comb_3|contadorCinco:comb_3|flipFlopT:comb_7"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 1 comb_5 32 1 " "Port \"ordered port 1\" on the entity instantiation of \"comb_5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "contadores.v" "comb_5" { Text "/home/davi/projetoDois/contadores.v" 35 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1717634510062 "|main|divisorFrequencia:comb_3|divisorCinco:comb_3|contadorCinco:comb_3|flipFlopT:comb_5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 1 comb_3 32 1 " "Port \"ordered port 1\" on the entity instantiation of \"comb_3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "contadores.v" "comb_3" { Text "/home/davi/projetoDois/contadores.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1717634510063 "|main|divisorFrequencia:comb_3|divisorCinco:comb_3|contadorCinco:comb_3|flipFlopT:comb_3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 1 comb_4 32 1 " "Port \"ordered port 1\" on the entity instantiation of \"comb_4\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "divisorFrequencia.v" "comb_4" { Text "/home/davi/projetoDois/divisorFrequencia.v" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1717634510063 "|main|divisorFrequencia:comb_3|divisorCinco:comb_3|flipFlopT:comb_4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 2 comb_4 32 1 " "Port \"ordered port 2\" on the entity instantiation of \"comb_4\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "divisorFrequencia.v" "comb_4" { Text "/home/davi/projetoDois/divisorFrequencia.v" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1717634510063 "|main|divisorFrequencia:comb_3|divisorCinco:comb_3|flipFlopT:comb_4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 1 comb_7 32 1 " "Port \"ordered port 1\" on the entity instantiation of \"comb_7\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "contadores.v" "comb_7" { Text "/home/davi/projetoDois/contadores.v" 36 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1717634510064 "|main|divisorFrequencia:comb_3|divisorCinco:comb_3|contadorCinco:comb_3|flipFlopT:comb_7"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 1 comb_5 32 1 " "Port \"ordered port 1\" on the entity instantiation of \"comb_5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "contadores.v" "comb_5" { Text "/home/davi/projetoDois/contadores.v" 35 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1717634510064 "|main|divisorFrequencia:comb_3|divisorCinco:comb_3|contadorCinco:comb_3|flipFlopT:comb_5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 1 comb_3 32 1 " "Port \"ordered port 1\" on the entity instantiation of \"comb_3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "contadores.v" "comb_3" { Text "/home/davi/projetoDois/contadores.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1717634510064 "|main|divisorFrequencia:comb_3|divisorCinco:comb_3|contadorCinco:comb_3|flipFlopT:comb_3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 1 comb_4 32 1 " "Port \"ordered port 1\" on the entity instantiation of \"comb_4\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "divisorFrequencia.v" "comb_4" { Text "/home/davi/projetoDois/divisorFrequencia.v" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1717634510065 "|main|divisorFrequencia:comb_3|divisorCinco:comb_3|flipFlopT:comb_4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 2 comb_4 32 1 " "Port \"ordered port 2\" on the entity instantiation of \"comb_4\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "divisorFrequencia.v" "comb_4" { Text "/home/davi/projetoDois/divisorFrequencia.v" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1717634510065 "|main|divisorFrequencia:comb_3|divisorCinco:comb_3|flipFlopT:comb_4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 1 comb_7 32 1 " "Port \"ordered port 1\" on the entity instantiation of \"comb_7\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "contadores.v" "comb_7" { Text "/home/davi/projetoDois/contadores.v" 36 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1717634510065 "|main|divisorFrequencia:comb_3|divisorCinco:comb_3|contadorCinco:comb_3|flipFlopT:comb_7"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 1 comb_5 32 1 " "Port \"ordered port 1\" on the entity instantiation of \"comb_5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "contadores.v" "comb_5" { Text "/home/davi/projetoDois/contadores.v" 35 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1717634510065 "|main|divisorFrequencia:comb_3|divisorCinco:comb_3|contadorCinco:comb_3|flipFlopT:comb_5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 1 comb_3 32 1 " "Port \"ordered port 1\" on the entity instantiation of \"comb_3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "contadores.v" "comb_3" { Text "/home/davi/projetoDois/contadores.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1717634510066 "|main|divisorFrequencia:comb_3|divisorCinco:comb_3|contadorCinco:comb_3|flipFlopT:comb_3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 1 comb_4 32 1 " "Port \"ordered port 1\" on the entity instantiation of \"comb_4\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "divisorFrequencia.v" "comb_4" { Text "/home/davi/projetoDois/divisorFrequencia.v" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1717634510066 "|main|divisorFrequencia:comb_3|divisorCinco:comb_3|flipFlopT:comb_4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 2 comb_4 32 1 " "Port \"ordered port 2\" on the entity instantiation of \"comb_4\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "divisorFrequencia.v" "comb_4" { Text "/home/davi/projetoDois/divisorFrequencia.v" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1717634510067 "|main|divisorFrequencia:comb_3|divisorCinco:comb_3|flipFlopT:comb_4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 1 comb_7 32 1 " "Port \"ordered port 1\" on the entity instantiation of \"comb_7\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "contadores.v" "comb_7" { Text "/home/davi/projetoDois/contadores.v" 36 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1717634510067 "|main|divisorFrequencia:comb_3|divisorCinco:comb_3|contadorCinco:comb_3|flipFlopT:comb_7"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 1 comb_5 32 1 " "Port \"ordered port 1\" on the entity instantiation of \"comb_5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "contadores.v" "comb_5" { Text "/home/davi/projetoDois/contadores.v" 35 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1717634510067 "|main|divisorFrequencia:comb_3|divisorCinco:comb_3|contadorCinco:comb_3|flipFlopT:comb_5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 1 comb_3 32 1 " "Port \"ordered port 1\" on the entity instantiation of \"comb_3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "contadores.v" "comb_3" { Text "/home/davi/projetoDois/contadores.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1717634510067 "|main|divisorFrequencia:comb_3|divisorCinco:comb_3|contadorCinco:comb_3|flipFlopT:comb_3"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 1 comb_4 32 1 " "Port \"ordered port 1\" on the entity instantiation of \"comb_4\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "divisorFrequencia.v" "comb_4" { Text "/home/davi/projetoDois/divisorFrequencia.v" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1717634510068 "|main|divisorFrequencia:comb_3|divisorCinco:comb_3|flipFlopT:comb_4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 2 comb_4 32 1 " "Port \"ordered port 2\" on the entity instantiation of \"comb_4\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "divisorFrequencia.v" "comb_4" { Text "/home/davi/projetoDois/divisorFrequencia.v" 38 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1717634510068 "|main|divisorFrequencia:comb_3|divisorCinco:comb_3|flipFlopT:comb_4"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 1 comb_7 32 1 " "Port \"ordered port 1\" on the entity instantiation of \"comb_7\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "contadores.v" "comb_7" { Text "/home/davi/projetoDois/contadores.v" 36 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1717634510069 "|main|divisorFrequencia:comb_3|divisorCinco:comb_3|contadorCinco:comb_3|flipFlopT:comb_7"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 1 comb_5 32 1 " "Port \"ordered port 1\" on the entity instantiation of \"comb_5\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "contadores.v" "comb_5" { Text "/home/davi/projetoDois/contadores.v" 35 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1717634510069 "|main|divisorFrequencia:comb_3|divisorCinco:comb_3|contadorCinco:comb_3|flipFlopT:comb_5"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 1 comb_3 32 1 " "Port \"ordered port 1\" on the entity instantiation of \"comb_3\" is connected to a signal of width 32. The formal width of the signal in the module is 1.  The extra bits will be ignored." {  } { { "contadores.v" "comb_3" { Text "/home/davi/projetoDois/contadores.v" 34 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1717634510069 "|main|divisorFrequencia:comb_3|divisorCinco:comb_3|contadorCinco:comb_3|flipFlopT:comb_3"}
{ "Error" "ESGN_MULTIPLE_SOURCE" "cronometro:comb_4\|character\[0\] cronometro:comb_4\|decodificadorDisplay:comb_23\|character\[0\] " "Net \"cronometro:comb_4\|character\[0\]\", which fans out to \"cronometro:comb_4\|decodificadorDisplay:comb_23\|character\[0\]\", cannot be assigned more than one value" { { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "cronometro:comb_4\|multiplexador:comb_19\|outX " "Net is fed by \"cronometro:comb_4\|multiplexador:comb_19\|outX\"" {  } { { "multiplexador.v" "outX" { Text "/home/davi/projetoDois/multiplexador.v" 6 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1717634510164 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "cronometro:comb_4\|multiplexador:comb_20\|outX " "Net is fed by \"cronometro:comb_4\|multiplexador:comb_20\|outX\"" {  } { { "multiplexador.v" "outX" { Text "/home/davi/projetoDois/multiplexador.v" 6 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1717634510164 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "cronometro:comb_4\|multiplexador:comb_21\|outX " "Net is fed by \"cronometro:comb_4\|multiplexador:comb_21\|outX\"" {  } { { "multiplexador.v" "outX" { Text "/home/davi/projetoDois/multiplexador.v" 6 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1717634510164 ""} { "Error" "ESGN_SUB_MULTIPLE_SOURCE" "cronometro:comb_4\|multiplexador:comb_22\|outX " "Net is fed by \"cronometro:comb_4\|multiplexador:comb_22\|outX\"" {  } { { "multiplexador.v" "outX" { Text "/home/davi/projetoDois/multiplexador.v" 6 -1 0 } }  } 0 12015 "Net is fed by \"%1!s!\"" 0 0 "Design Software" 0 -1 1717634510164 ""}  } { { "cronometro.v" "character\[0\]" { Text "/home/davi/projetoDois/cronometro.v" 12 -1 0 } } { "decodificadorDisplay.v" "character\[0\]" { Text "/home/davi/projetoDois/decodificadorDisplay.v" 3 -1 0 } }  } 0 12014 "Net \"%1!s!\", which fans out to \"%2!s!\", cannot be assigned more than one value" 0 0 "Analysis & Synthesis" 0 -1 1717634510164 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "25 " "25 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1717634510182 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 5 s 97 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 5 errors, 97 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "329 " "Peak virtual memory: 329 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1717634510251 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Jun  5 21:41:50 2024 " "Processing ended: Wed Jun  5 21:41:50 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1717634510251 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:27 " "Elapsed time: 00:00:27" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1717634510251 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:44 " "Total CPU time (on all processors): 00:00:44" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1717634510251 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1717634510251 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 7 s 97 s " "Quartus Prime Full Compilation was unsuccessful. 7 errors, 97 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1717634510827 ""}
