# Verilog Piano on Cyclone V (DE1-SoC)
![License: MIT](https://img.shields.io/badge/license-MIT-blue.svg)
![Platform: DE1-SoC](https://img.shields.io/badge/platform-DE1--SoC-blue)
![Language: Verilog](https://img.shields.io/badge/language-Verilog-orange)

> A one-click FPGA piano with VGA output, PS/2 keyboard input, and audio I/O. Fully written in Verilog and automated from synthesis to simulation.

**Technologies:** Verilog Â· VGA Â· PWM (Pulse-Width Modulation) Â· PS/2 Â· Audio Codec Â· Tcl Â· Quartus Â· ModelSim
> Built from scratch with industry-aligned practices in RTL modularity, clocked design, and simulation-driven validation. 

---

## Quick Links

- **Demo:** [Demo Video](https://drive.google.com/file/d/1-k1kQWv2bcY4y-GO6ZJZvzP8-Z2Uc33Q/view?resourcekey)
- **Full System Code:** [full_system.v](https://github.com/hyeonjijung1/fpga-piano-audio-system/blob/main/docs/full_system.v)


![FPGA Piano Demo](https://raw.githubusercontent.com/hyeonjijung1/fpga-piano-audio-system/main/docs/demo_photo.png)

*Figure 1: VGA output showing a keypress (â€œJâ€) in the piano UI.*

---

## Table of Contents
- [Repo Structure](#-repo-structure)
- [Key Features](#key-features)
- [System Architecture](#system-architecture)
- [Build Automation](#build-automation)
- [Designed Performance Targets](#designed-performance-targets)
- [Getting Started](#getting-started)
- [About the Author](#about-the-author)

---

## ğŸ“‚ Repo Structure

```plaintext
.
â”œâ”€â”€ src/                  # Verilog source by feature
â”‚   â”œâ”€â”€ audio/            # audio & tone logic
â”‚   â”‚   â””â”€â”€ audio_controller.v
â”‚   â”œâ”€â”€ gfx/              # graphics primitives & key decoder
â”‚   â”‚   â””â”€â”€ reduced_keys.v
â”‚   â”œâ”€â”€ keyboard/         # PS/2 / button matrix interface
â”‚   â”‚   â””â”€â”€ ps2_keyboard.v
â”‚   â”œâ”€â”€ top/              # topâ€level integration
â”‚   â”‚   â””â”€â”€ piano_system.v
â”‚   â”œâ”€â”€ utils/            # utility modules
â”‚   â”‚   â”œâ”€â”€ counter.v
â”‚   â”‚   â”œâ”€â”€ erase_draw_fsm.v
â”‚   â”‚   â”œâ”€â”€ hex_display.v
â”‚   â”‚   â””â”€â”€ three_second_timer.v
â”‚   â””â”€â”€ vga/              # VGA sync & pixel driver
â”‚       â””â”€â”€ vga_controller.v
â”œâ”€â”€ docs/                 # design docs & diagrams
â”‚   â””â”€â”€ full_system.v     # example netlist / blockâ€diagram
â”œâ”€â”€ sim/                  # testbench & ModelSim DO
â”‚   â”œâ”€â”€ piano_system_tb.v
â”‚   â””â”€â”€ simulate.do
â”œâ”€â”€ scripts/              # automation scripts
â”‚   â”œâ”€â”€ run_quartus.tcl
â”‚   â””â”€â”€ build.sh
â”œâ”€â”€ reports/              # (auto) timing & utilization
â”œâ”€â”€ .github/              # CI workflows (ci.yml)
â”œâ”€â”€ .gitignore
â””â”€â”€ README.md
``` 
## Key Features

- **Real-Time Audio:** PWM tone generation for all 16 keys  
- **VGA Graphics:** 640Ã—480 pixel display driven entirely in Verilog  
- **Debounced Controls:** Robust PS/2 & button-matrix handling  
- **One-Click Automation:** Full Quartus & ModelSim flows via Tcl + Bash  

---

## System Architecture

![FPGA Piano Block Diagram](https://raw.githubusercontent.com/hyeonjijung1/fpga-piano-audio-system/main/docs/block_diagram_piano.png)

*Figure 2: Block diagram of the full FPGA piano system architecture.*

 
---

## Build Automation

- **`scripts/run_quartus.tcl`**  
  Opens the Quartus project, sets the top entity & all `src/**/*.v`, runs a full compile, and emits:  
  - `reports/timing_max.txt`  
  - `reports/utilization.txt`

- **`sim/simulate.do`**  
  Compiles RTL in `src/` plus `sim/piano_system_tb.v`, runs the testbench in batch mode, then exits.

- **`scripts/build.sh`**  
  Cleans old reports, invokes both the Tcl and DO scripts, and collects outputs under `reports/`.

---
## Designed Performance Targets

Based on synthesis and design intent, this project is engineered to:

- **100 MHz clock** (10 ns period) timing closure in a 5-stage pipeline  
- **< 10 % LUT** utilization of the Cyclone V fabric  
- **< 5 % BRAM** utilization for all audio, VGA, and buffering resources  
---

## Getting Started

```bash
git clone https://github.com/hyeonjijung1/fpga-piano-audio-system.git
cd fpga-piano-audio-system
./scripts/build.sh
```
This will generate:

- reports/timing_max.txt (timing closure slack report)
- reports/utilization.txt (resource usage)

---

## About the Author
**[Hyeonji Jung](https://linkedin.com/in/hyeonjijung-uoft)**, FPGA Design Intern @ Korea University (Mayâ€“Sep 2025)  
Email: [junghyeonji254@gmail.com](mailto:junghyeonji254@gmail.com)



