<!DOCTYPE html>
<html xmlns="http://www.w3.org/1999/xhtml" lang="" xml:lang="">
<head>
<title>Page 1705</title>

<meta http-equiv="Content-Type" content="text/html; charset=UTF-8"/>
<style type="text/css">
<!--
	p {margin: 0; padding: 0;}	.ft00{font-size:9px;font-family:Times;color:#000000;}
	.ft01{font-size:11px;font-family:Times;color:#0860a8;}
	.ft02{font-size:18px;font-family:Times;color:#000000;}
	.ft03{font-size:11px;font-family:Times;color:#000000;}
	.ft04{font-size:14px;font-family:Times;color:#0860a8;}
	.ft05{font-size:11px;line-height:23px;font-family:Times;color:#000000;}
	.ft06{font-size:11px;line-height:21px;font-family:Times;color:#000000;}
	.ft07{font-size:11px;line-height:24px;font-family:Times;color:#000000;}
	.ft08{font-size:11px;line-height:20px;font-family:Times;color:#000000;}
	.ft09{font-size:11px;line-height:16px;font-family:Times;color:#000000;}
	.ft010{font-size:11px;line-height:22px;font-family:Times;color:#000000;}
-->
</style>
</head>
<body bgcolor="#A0A0A0" vlink="blue" link="blue">
<div id="page1705-div" style="position:relative;width:918px;height:1188px;">
<img width="918" height="1188" src="o_fe12b1e2a880e0ce1705.png" alt="background image"/>
<p style="position:absolute;top:1103px;left:761px;white-space:nowrap" class="ft00">Vol. 3C&#160;36-21</p>
<p style="position:absolute;top:47px;left:685px;white-space:nowrap" class="ft01">INTEL®&#160;PROCESSOR TRACE</p>
<p style="position:absolute;top:100px;left:69px;white-space:nowrap" class="ft02">•</p>
<p style="position:absolute;top:100px;left:95px;white-space:nowrap" class="ft06">Processors that enumerate support for 2&#160;ranges support:<br/>IA32_RTIT_ADDR0_A, IA32_RTIT_ADDR0_B<br/>IA32_RTIT_ADDR1_A, IA32_RTIT_ADDR1_B</p>
<p style="position:absolute;top:164px;left:69px;white-space:nowrap" class="ft02">•</p>
<p style="position:absolute;top:165px;left:95px;white-space:nowrap" class="ft06">Processors that enumerate support for 3&#160;ranges support:<br/>IA32_RTIT_ADDR0_A, IA32_RTIT_ADDR0_B<br/>IA32_RTIT_ADDR1_A, IA32_RTIT_ADDR1_B<br/>IA32_RTIT_ADDR2_A, IA32_RTIT_ADDR2_B</p>
<p style="position:absolute;top:250px;left:69px;white-space:nowrap" class="ft02">•</p>
<p style="position:absolute;top:250px;left:95px;white-space:nowrap" class="ft08">Processors that enumerate support for 4&#160;ranges support:<br/>IA32_RTIT_ADDR0_A, IA32_RTIT_ADDR0_B<br/>IA32_RTIT_ADDR1_A, IA32_RTIT_ADDR1_B<br/>IA32_RTIT_ADDR2_A, IA32_RTIT_ADDR2_B<br/>IA32_RTIT_ADDR3_A, IA32_RTIT_ADDR3_B</p>
<p style="position:absolute;top:357px;left:69px;white-space:nowrap" class="ft09">Each&#160;register&#160;has&#160;a single&#160;64-bit field that&#160;holds a&#160;linear address&#160;value.&#160;Writes&#160;must ensure&#160;that the&#160;address is&#160;<br/>properly&#160;sign-extended, otherwise a&#160;#GP fault will result.</p>
<p style="position:absolute;top:418px;left:69px;white-space:nowrap" class="ft04">36.2.7.6 &#160;&#160;IA32_RTIT_CR3_MATCH&#160;MSR</p>
<p style="position:absolute;top:445px;left:69px;white-space:nowrap" class="ft09">The IA32_RTIT_CR3_MATCH register is&#160;compared&#160;against CR3&#160;when IA32_RTIT_CTL.CR3Filter&#160;is 1.&#160;Bits&#160;63:5&#160;hold&#160;<br/>the CR3&#160;address value to&#160;match,&#160;bits 4:0&#160;are&#160;reserved&#160;to&#160;0.&#160;For&#160;more details on&#160;CR3&#160;filtering and&#160;the treatment&#160;of&#160;<br/>this&#160;register<a href="o_fe12b1e2a880e0ce-1689.html">, see Section 36.2.4.2.<br/></a>This MSR&#160;can be&#160;written only when IA32_RTIT_CTL.TraceEn is&#160;0; otherwise&#160;WRMSR causes&#160;a general-protection&#160;<br/>fault (#GP).&#160;IA32_RTIT_CR3_MATCH[4:0]&#160;are reserved and must be 0; an attempt to set&#160;those bits&#160;using WRMSR&#160;<br/>causes a&#160;#GP.</p>
<p style="position:absolute;top:577px;left:69px;white-space:nowrap" class="ft04">36.2.7.7 &#160;&#160;IA32_RTIT_OUTPUT_BASE MSR</p>
<p style="position:absolute;top:604px;left:69px;white-space:nowrap" class="ft09">This MSR&#160;is used to&#160;configure the&#160;trace&#160;output destination, when output&#160;is directed to memory&#160;<br/>(IA32_RTIT_CTL.FabricEn = 0). The size&#160;of the&#160;address field&#160;is determined&#160;by the&#160;maximum&#160;physical&#160;address width&#160;<br/>(MAXPHYADDR), as&#160;reported by&#160;CPUID.80000008H:EAX[7:0].<br/>When the&#160;ToPA&#160;output scheme&#160;is used, the&#160;processor&#160;may update&#160;this MSR&#160;when&#160;packet&#160;generation&#160;is enabled,&#160;and&#160;<br/>those updates&#160;are asynchronous&#160;to instruction execution. Therefore,&#160;the values&#160;in this MSR&#160;should be&#160;considered&#160;<br/>unreliable unless&#160;packet generation&#160;is disabled&#160;(IA32_RTIT_CTL.TraceEn&#160;= 0).<br/>Accesses&#160;to this&#160;MSR are&#160;supported only if Intel PT&#160;output to memory is&#160;supported,&#160;hence&#160;when either&#160;<br/>CPUID.(EAX=14H, ECX=0):ECX[bit 0]&#160;or&#160;CPUID.(EAX=14H, ECX=0):ECX[bit&#160;2] are set.&#160;Otherwise&#160;WRMSR or&#160;<br/>RDMSR cause&#160;a general-protection&#160;fault (#GP). If&#160;supported, this MSR&#160;can&#160;be written only when&#160;<br/>IA32_RTIT_CTL.TraceEn&#160;is&#160;0;&#160;otherwise&#160;WRMSR&#160;causes&#160;a general-protection fault (#GP).</p>
</div>
</body>
</html>
