INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1.1 (lin64) Build 2580384 Sat Jun 29 08:04:45 MDT 2019
| Date         : Sat Aug  3 12:21:19 2024
| Host         : ee-tik-eda2 running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command      : report_timing
| Design       : if_loop_1
| Device       : 7k160t-fbg484
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
--------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.132ns  (required time - arrival time)
  Source:                 control_merge3/fork_C1/generateBlocks[1].regblock/reg_value_reg/C
                            (rising edge-triggered cell FDPE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            mux0/tehb1/data_reg_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.593ns  (logic 0.878ns (24.435%)  route 2.715ns (75.565%))
  Logic Levels:           11  (CARRY4=4 LUT4=2 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.149ns = ( 5.149 - 4.000 ) 
    Source Clock Delay      (SCD):    1.272ns
    Clock Pessimism Removal (CPR):    0.085ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=742, unset)          1.272     1.272    control_merge3/fork_C1/generateBlocks[1].regblock/clk
    SLICE_X17Y130        FDPE                                         r  control_merge3/fork_C1/generateBlocks[1].regblock/reg_value_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y130        FDPE (Prop_fdpe_C_Q)         0.223     1.495 r  control_merge3/fork_C1/generateBlocks[1].regblock/reg_value_reg/Q
                         net (fo=4, routed)           0.454     1.949    control_merge3/fork_C1/generateBlocks[1].regblock/reg_value_0
    SLICE_X13Y130        LUT5 (Prop_lut5_I0_O)        0.043     1.992 r  control_merge3/fork_C1/generateBlocks[1].regblock/reg_value_i_5/O
                         net (fo=17, routed)          0.268     2.259    control_merge3/oehb1/fork4_pValidArray_0
    SLICE_X12Y129        LUT4 (Prop_lut4_I2_O)        0.043     2.302 r  control_merge3/oehb1/reg_value_i_2__0/O
                         net (fo=69, routed)          0.533     2.835    mux2/tehb1/tmp_data_out18_out
    SLICE_X10Y128        LUT6 (Prop_lut6_I1_O)        0.043     2.878 r  mux2/tehb1/data_reg[5]_i_1__3/O
                         net (fo=3, routed)           0.442     3.321    mux2/tehb1/D[5]
    SLICE_X11Y129        LUT4 (Prop_lut4_I2_O)        0.043     3.364 r  mux2/tehb1/dataOutArray[0]0_carry_i_6/O
                         net (fo=1, routed)           0.000     3.364    cmpi1/S[2]
    SLICE_X11Y129        CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.195     3.559 r  cmpi1/dataOutArray[0]0_carry/CO[3]
                         net (fo=1, routed)           0.000     3.559    cmpi1/dataOutArray[0]0_carry_n_0
    SLICE_X11Y130        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.612 r  cmpi1/dataOutArray[0]0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     3.612    cmpi1/dataOutArray[0]0_carry__0_n_0
    SLICE_X11Y131        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.665 r  cmpi1/dataOutArray[0]0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     3.665    cmpi1/dataOutArray[0]0_carry__1_n_0
    SLICE_X11Y132        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     3.718 r  cmpi1/dataOutArray[0]0_carry__2/CO[3]
                         net (fo=16, routed)          0.458     4.176    fork5/generateBlocks[0].regblock/O57[0]
    SLICE_X11Y135        LUT5 (Prop_lut5_I2_O)        0.043     4.219 r  fork5/generateBlocks[0].regblock/reg_value_i_4__1/O
                         net (fo=2, routed)           0.107     4.326    fork5/generateBlocks[3].regblock/reg_value_reg_1
    SLICE_X11Y135        LUT5 (Prop_lut5_I1_O)        0.043     4.369 r  fork5/generateBlocks[3].regblock/full_reg_i_3__0_comp_1/O
                         net (fo=11, routed)          0.223     4.592    control_merge3/oehb1/forkStop
    SLICE_X10Y134        LUT6 (Prop_lut6_I3_O)        0.043     4.635 r  control_merge3/oehb1/data_reg[31]_i_1__11/O
                         net (fo=32, routed)          0.230     4.865    mux0/tehb1/E[0]
    SLICE_X9Y135         FDCE                                         r  mux0/tehb1/data_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
                                                      0.000     4.000 r  clk (IN)
                         net (fo=742, unset)          1.149     5.149    mux0/tehb1/clk
    SLICE_X9Y135         FDCE                                         r  mux0/tehb1/data_reg_reg[1]/C
                         clock pessimism              0.085     5.234    
                         clock uncertainty           -0.035     5.199    
    SLICE_X9Y135         FDCE (Setup_fdce_C_CE)      -0.201     4.998    mux0/tehb1/data_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          4.998    
                         arrival time                          -4.865    
  -------------------------------------------------------------------
                         slack                                  0.132    




