# Generated by Yosys 0.55+23 (git sha1 e57a2b944, g++ 13.3.0-6ubuntu2~24.04 -fPIC -O3)

.model one_slot_break_dvr_dataless
.inputs clk rst ins_valid outs_ready
.outputs ins_ready outs_valid
.names $false
.names $true
1
.names $undef
.latch $0\outputValid[0:0] outputValid re clk 0
.latch $0\inputReady[0:0] inputReady re clk 1
.names $or$/home/ubuntu/dynamatic/data/verilog/handshake/dataless/one_slot_break_dvr.v:33$6_Y $false rst $0\outputValid[0:0]
1-0 1
-11 1
.names $and$/home/ubuntu/dynamatic/data/verilog/handshake/dataless/one_slot_break_dvr.v:24$4_Y $true rst $0\inputReady[0:0]
1-0 1
-11 1
.names outs_ready $not$/home/ubuntu/dynamatic/data/verilog/handshake/dataless/one_slot_break_dvr.v:39$8_Y
0 1
.names stop $not$/home/ubuntu/dynamatic/data/verilog/handshake/dataless/one_slot_break_dvr.v:24$2_Y
0 1
.names enable $not$/home/ubuntu/dynamatic/data/verilog/handshake/dataless/one_slot_break_dvr.v:24$3_Y
0 1
.names enable stop $or$/home/ubuntu/dynamatic/data/verilog/handshake/dataless/one_slot_break_dvr.v:33$6_Y
1- 1
-1 1
.names ins_valid inputReady enable
11 1
.names outputValid $not$/home/ubuntu/dynamatic/data/verilog/handshake/dataless/one_slot_break_dvr.v:39$8_Y stop
11 1
.names $not$/home/ubuntu/dynamatic/data/verilog/handshake/dataless/one_slot_break_dvr.v:24$2_Y $not$/home/ubuntu/dynamatic/data/verilog/handshake/dataless/one_slot_break_dvr.v:24$3_Y $and$/home/ubuntu/dynamatic/data/verilog/handshake/dataless/one_slot_break_dvr.v:24$4_Y
11 1
.names inputReady ins_ready
1 1
.names outputValid outs_valid
1 1
.end
