#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Fri Nov 16 21:11:47 2018
# Process ID: 3936
# Current directory: C:/Users/admin/Desktop/lab8_1/lab8_1.runs/synth_1
# Command line: vivado.exe -log lab8_2.vds -mode batch -messageDb vivado.pb -notrace -source lab8_2.tcl
# Log file: C:/Users/admin/Desktop/lab8_1/lab8_1.runs/synth_1/lab8_2.vds
# Journal file: C:/Users/admin/Desktop/lab8_1/lab8_1.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source lab8_2.tcl -notrace
Command: synth_design -top lab8_2 -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 4200 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 274.215 ; gain = 67.098
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'lab8_2' [C:/Users/admin/Desktop/lab8_1/lab8_1.srcs/sources_1/new/lab8_2.v:23]
INFO: [Synth 8-638] synthesizing module 'clk_wiz_0' [C:/Users/admin/Desktop/lab8_1/lab8_1.runs/synth_1/.Xil/Vivado-3936-C09-COMPUTE-A7/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-256] done synthesizing module 'clk_wiz_0' (1#1) [C:/Users/admin/Desktop/lab8_1/lab8_1.runs/synth_1/.Xil/Vivado-3936-C09-COMPUTE-A7/realtime/clk_wiz_0_stub.v:5]
INFO: [Synth 8-638] synthesizing module 'c_counter_binary_0' [C:/Users/admin/Desktop/lab8_1/lab8_1.runs/synth_1/.Xil/Vivado-3936-C09-COMPUTE-A7/realtime/c_counter_binary_0_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'c_counter_binary_0' (2#1) [C:/Users/admin/Desktop/lab8_1/lab8_1.runs/synth_1/.Xil/Vivado-3936-C09-COMPUTE-A7/realtime/c_counter_binary_0_stub.v:6]
INFO: [Synth 8-638] synthesizing module 'c_counter_binary_1' [C:/Users/admin/Desktop/lab8_1/lab8_1.runs/synth_1/.Xil/Vivado-3936-C09-COMPUTE-A7/realtime/c_counter_binary_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'c_counter_binary_1' (3#1) [C:/Users/admin/Desktop/lab8_1/lab8_1.runs/synth_1/.Xil/Vivado-3936-C09-COMPUTE-A7/realtime/c_counter_binary_1_stub.v:6]
INFO: [Synth 8-256] done synthesizing module 'lab8_2' (4#1) [C:/Users/admin/Desktop/lab8_1/lab8_1.srcs/sources_1/new/lab8_2.v:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 311.551 ; gain = 104.434
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 311.551 ; gain = 104.434
---------------------------------------------------------------------------------
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'c_counter_binary_0' instantiated as 'DUT2' [C:/Users/admin/Desktop/lab8_1/lab8_1.srcs/sources_1/new/lab8_2.v:54]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'c_counter_binary_1' instantiated as 'DUT3' [C:/Users/admin/Desktop/lab8_1/lab8_1.srcs/sources_1/new/lab8_2.v:60]
WARNING: [Project 1-486] Could not resolve non-primitive black box cell 'clk_wiz_0' instantiated as 'DUT1' [C:/Users/admin/Desktop/lab8_1/lab8_1.srcs/sources_1/new/lab8_2.v:46]
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/admin/Desktop/lab8_1/lab8_1.runs/synth_1/.Xil/Vivado-3936-C09-COMPUTE-A7/dcp/clk_wiz_0_in_context.xdc] for cell 'DUT1'
Finished Parsing XDC File [C:/Users/admin/Desktop/lab8_1/lab8_1.runs/synth_1/.Xil/Vivado-3936-C09-COMPUTE-A7/dcp/clk_wiz_0_in_context.xdc] for cell 'DUT1'
Parsing XDC File [C:/Users/admin/Desktop/lab8_1/lab8_1.runs/synth_1/.Xil/Vivado-3936-C09-COMPUTE-A7/dcp_2/c_counter_binary_0_in_context.xdc] for cell 'DUT2'
Finished Parsing XDC File [C:/Users/admin/Desktop/lab8_1/lab8_1.runs/synth_1/.Xil/Vivado-3936-C09-COMPUTE-A7/dcp_2/c_counter_binary_0_in_context.xdc] for cell 'DUT2'
Parsing XDC File [C:/Users/admin/Desktop/lab8_1/lab8_1.runs/synth_1/.Xil/Vivado-3936-C09-COMPUTE-A7/dcp_3/c_counter_binary_1_in_context.xdc] for cell 'DUT3'
Finished Parsing XDC File [C:/Users/admin/Desktop/lab8_1/lab8_1.runs/synth_1/.Xil/Vivado-3936-C09-COMPUTE-A7/dcp_3/c_counter_binary_1_in_context.xdc] for cell 'DUT3'
Parsing XDC File [C:/Users/admin/Desktop/Nexys4DDR_Master.xdc]
Finished Parsing XDC File [C:/Users/admin/Desktop/Nexys4DDR_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/admin/Desktop/Nexys4DDR_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/lab8_2_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/lab8_2_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 617.531 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 617.531 ; gain = 410.414
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 617.531 ; gain = 410.414
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property IO_BUFFER_TYPE = NONE for clk_in1. (constraint file  C:/Users/admin/Desktop/lab8_1/lab8_1.runs/synth_1/.Xil/Vivado-3936-C09-COMPUTE-A7/dcp/clk_wiz_0_in_context.xdc, line 3).
Applied set_property CLOCK_BUFFER_TYPE = NONE for clk_in1. (constraint file  C:/Users/admin/Desktop/lab8_1/lab8_1.runs/synth_1/.Xil/Vivado-3936-C09-COMPUTE-A7/dcp/clk_wiz_0_in_context.xdc, line 4).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 617.531 ; gain = 410.414
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "CLK0" won't be mapped to RAM because address size (27) is larger than maximum supported(25)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 617.531 ; gain = 410.414
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module lab8_2 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 617.531 ; gain = 410.414
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "CLK0" won't be mapped to RAM because address size (27) is larger than maximum supported(25)
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 617.531 ; gain = 410.414
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 617.531 ; gain = 410.414

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'AN_reg[2]' (FDS) to 'AN_reg[7]'
INFO: [Synth 8-3886] merging instance 'AN_reg[3]' (FDS) to 'AN_reg[7]'
INFO: [Synth 8-3886] merging instance 'AN_reg[4]' (FDS) to 'AN_reg[7]'
INFO: [Synth 8-3886] merging instance 'AN_reg[5]' (FDS) to 'AN_reg[7]'
INFO: [Synth 8-3886] merging instance 'AN_reg[6]' (FDS) to 'AN_reg[7]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\AN_reg[7] )
WARNING: [Synth 8-3332] Sequential element (AN_reg[7]) is unused and will be removed from module lab8_2.
WARNING: [Synth 8-3332] Sequential element (AN_reg[6]) is unused and will be removed from module lab8_2.
WARNING: [Synth 8-3332] Sequential element (AN_reg[5]) is unused and will be removed from module lab8_2.
WARNING: [Synth 8-3332] Sequential element (AN_reg[4]) is unused and will be removed from module lab8_2.
WARNING: [Synth 8-3332] Sequential element (AN_reg[3]) is unused and will be removed from module lab8_2.
WARNING: [Synth 8-3332] Sequential element (AN_reg[2]) is unused and will be removed from module lab8_2.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 617.531 ; gain = 410.414
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 617.531 ; gain = 410.414

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'DUT1/clk_out1' to pin 'DUT1/bbstub_clk_out1/O'
INFO: [Synth 8-5820] Moved 1 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 617.531 ; gain = 410.414
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 617.531 ; gain = 410.414
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 617.531 ; gain = 410.414
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 617.531 ; gain = 410.414

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:30 ; elapsed = 00:00:32 . Memory (MB): peak = 617.531 ; gain = 410.414
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 617.531 ; gain = 410.414
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 617.531 ; gain = 410.414
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 617.531 ; gain = 410.414
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 617.531 ; gain = 410.414
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 617.531 ; gain = 410.414
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 617.531 ; gain = 410.414
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-------------------+----------+
|      |BlackBox name      |Instances |
+------+-------------------+----------+
|1     |clk_wiz_0          |         1|
|2     |c_counter_binary_0 |         1|
|3     |c_counter_binary_1 |         1|
+------+-------------------+----------+

Report Cell Usage: 
+------+-------------------+------+
|      |Cell               |Count |
+------+-------------------+------+
|1     |c_counter_binary_0 |     1|
|2     |c_counter_binary_1 |     1|
|3     |clk_wiz_0          |     1|
|4     |CARRY4             |    11|
|5     |LUT1               |    42|
|6     |LUT3               |     2|
|7     |LUT4               |     5|
|8     |LUT5               |    12|
|9     |LUT6               |    12|
|10    |FDRE               |    51|
|11    |IBUF               |     3|
|12    |OBUF               |    16|
+------+-------------------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |   166|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 617.531 ; gain = 410.414
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 6 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:17 ; elapsed = 00:00:22 . Memory (MB): peak = 617.531 ; gain = 104.434
Synthesis Optimization Complete : Time (s): cpu = 00:00:31 ; elapsed = 00:00:33 . Memory (MB): peak = 617.531 ; gain = 410.414
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 14 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
30 Infos, 9 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 617.531 ; gain = 410.414
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 617.531 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Fri Nov 16 21:12:22 2018...
