FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/*
 * This file is subject to the terms and conditions of the GNU General Public
 * License.  See the file "COPYING" in the main directory of this archive
 * for more details.
 *
 * Copyright (c) 2014 Imagination Technologies Ltd.
 * Author: Markos Chandras <markos.chandras@imgtec.com>
 */

#ifndef __ASM_MIPS_R2_TO_R6_EMUL_H
#define __ASM_MIPS_R2_TO_R6_EMUL_H

struct mips_r2_emulator_stats {
	u64 movs;
	u64 hilo;
	u64 muls;
	u64 divs;
	u64 dsps;
	u64 bops;
	u64 traps;
	u64 fpus;
	u64 loads;
	u64 stores;
	u64 llsc;
	u64 dsemul;
};

struct mips_r2br_emulator_stats {
	u64 jrs;
	u64 bltzl;
	u64 bgezl;
	u64 bltzll;
	u64 bgezll;
	u64 bltzall;
	u64 bgezall;
	u64 bltzal;
	u64 bgezal;
	u64 beql;
/* bench 10670.2.0 1b30c30c6828 */
/* bench 10670.2.1 dfbf1aeab631 */
/* bench 10670.2.2 d2d4c28f5812 */
/* bench 10670.2.3 91aa9d326ae8 */
	u64 bnel;
	u64 blezl;
	u64 bgtzl;
};

#ifdef CONFIG_DEBUG_FS

#define MIPS_R2_STATS(M)						\
do {									\
/* bench 20899.1.0 cff8e8b96c22 */
/* bench 20899.1.1 1bf1d9ed87a2 */
/* bench 20899.1.2 9345439285e5 */
/* bench 20899.1.3 3394a12a04fc */
/* bench 20899.1.4 346cac7d6edf */
/* bench 20899.1.5 15fcc0d30808 */
	u32 nir;							\
	int err;							\
									\
	preempt_disable();						\
	__this_cpu_inc(mipsr2emustats.M);				\
	err = __get_user(nir, (u32 __user *)regs->cp0_epc);		\
	if (!err) {							\
		if (nir == BREAK_MATH(0))				\
			__this_cpu_inc(mipsr2bdemustats.M);		\
	}								\
	preempt_enable();						\
} while (0)

#define MIPS_R2BR_STATS(M)					\
do {								\
	preempt_disable();					\
/* bench 22347.1.0 fba385eebd7e */
/* bench 22347.1.1 d7403a1f2e57 */
/* bench 22347.1.2 bcd9fa541e6b */
/* bench 22347.1.3 c2672b5a388e */
/* bench 22347.1.4 c1e72c7a8013 */
/* bench 22347.1.5 46f9e5204c42 */
/* bench 22347.1.6 ae174f10f670 */
/* bench 22347.1.7 6ed7a57d7ffd */
	__this_cpu_inc(mipsr2bremustats.M);			\
	preempt_enable();					\
} while (0)

#else

#define MIPS_R2_STATS(M)          do { } while (0)
#define MIPS_R2BR_STATS(M)        do { } while (0)

#endif /* CONFIG_DEBUG_FS */

struct r2_decoder_table {
	u32     mask;
	u32     code;
	int     (*func)(struct pt_regs *regs, u32 inst);
};


extern void do_trap_or_bp(struct pt_regs *regs, unsigned int code, int si_code,
			  const char *str);

#ifndef CONFIG_MIPSR2_TO_R6_EMULATOR
static int mipsr2_emulation;
static inline int mipsr2_decoder(struct pt_regs *regs, u32 inst,
				 unsigned long *fcr31)
{
	return 0;
};
#else
/* bench 5995.2.0 44cb1295df27 */
/* bench 5995.2.1 1abd18b103b0 */
/* bench 5995.2.2 f1e670c16e7b */
/* bench 5995.2.3 411d3256e3b2 */
/* bench 5995.2.4 a557aab8cc29 */
/* bench 5995.2.5 f63c355b405c */
/* bench 5995.2.6 bf68f5e89547 */
/* bench 5995.2.7 f40faaba7c28 */
/* MIPS R2 Emulator ON/OFF */
extern int mipsr2_emulation;
extern int mipsr2_decoder(struct pt_regs *regs, u32 inst,
			  unsigned long *fcr31);
#endif /* CONFIG_MIPSR2_TO_R6_EMULATOR */

#define NO_R6EMU	(cpu_has_mips_r6 && !mipsr2_emulation)

#endif /* __ASM_MIPS_R2_TO_R6_EMUL_H */
