// Seed: 3177781672
module module_0;
  wire id_2;
  wire id_3;
  assign id_2 = 1;
  wire id_4;
  assign module_1.id_9 = 0;
  assign id_3 = 1;
endmodule
module module_1 (
    input wor id_0,
    output uwire id_1,
    output uwire id_2,
    input wire id_3,
    input uwire id_4,
    input tri id_5,
    output supply1 id_6,
    output tri id_7
);
  initial
    if (id_4)
      @(posedge 1) begin : LABEL_0
        fork
        join
        disable id_9;
      end
    else id_1 = 1'b0;
  xor primCall (id_1, id_3, id_4, id_5, id_9);
  module_0 modCall_1 ();
endmodule
module module_2 ();
  wire  id_2  ,  id_3  ,  id_4  ,  id_5  ,  id_6  ,  id_7  ,  id_8  ,  id_9  ,  id_10  ,  id_11  ,  id_12  ,  id_13  ,  id_14  ,  id_15  ,  id_16  ,  id_17  ,  id_18  ;
  module_0 modCall_1 ();
  assign modCall_1.type_1 = 0;
endmodule
