{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1480095557267 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition " "Version 16.0.0 Build 211 04/27/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1480095557267 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 25 17:39:17 2016 " "Processing started: Fri Nov 25 17:39:17 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1480095557267 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1480095557267 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ex8 -c ex8_top --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off ex8 -c ex8_top --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1480095557267 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Design Software" 0 -1 1480095557657 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/g/desktop/veri/veri_eie2/part_2/mylib/hex_to_7seg.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/g/desktop/veri/veri_eie2/part_2/mylib/hex_to_7seg.v" { { "Info" "ISGN_ENTITY_NAME" "1 hex_to_7seg " "Found entity 1: hex_to_7seg" {  } { { "../mylib/hex_to_7seg.v" "" { Text "C:/Users/g/Desktop/VERI/VERI_EIE2/part_2/mylib/hex_to_7seg.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480095566393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1480095566393 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a1 A1 bin2bcd_16.v(20) " "Verilog HDL Declaration information at bin2bcd_16.v(20): object \"a1\" differs only in case from object \"A1\" in the same scope" {  } { { "../mylib/bin2bcd_16.v" "" { Text "C:/Users/g/Desktop/VERI/VERI_EIE2/part_2/mylib/bin2bcd_16.v" 20 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1480095566393 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a2 A2 bin2bcd_16.v(20) " "Verilog HDL Declaration information at bin2bcd_16.v(20): object \"a2\" differs only in case from object \"A2\" in the same scope" {  } { { "../mylib/bin2bcd_16.v" "" { Text "C:/Users/g/Desktop/VERI/VERI_EIE2/part_2/mylib/bin2bcd_16.v" 20 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1480095566393 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a3 A3 bin2bcd_16.v(20) " "Verilog HDL Declaration information at bin2bcd_16.v(20): object \"a3\" differs only in case from object \"A3\" in the same scope" {  } { { "../mylib/bin2bcd_16.v" "" { Text "C:/Users/g/Desktop/VERI/VERI_EIE2/part_2/mylib/bin2bcd_16.v" 20 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1480095566393 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a4 A4 bin2bcd_16.v(20) " "Verilog HDL Declaration information at bin2bcd_16.v(20): object \"a4\" differs only in case from object \"A4\" in the same scope" {  } { { "../mylib/bin2bcd_16.v" "" { Text "C:/Users/g/Desktop/VERI/VERI_EIE2/part_2/mylib/bin2bcd_16.v" 20 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1480095566393 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a5 A5 bin2bcd_16.v(20) " "Verilog HDL Declaration information at bin2bcd_16.v(20): object \"a5\" differs only in case from object \"A5\" in the same scope" {  } { { "../mylib/bin2bcd_16.v" "" { Text "C:/Users/g/Desktop/VERI/VERI_EIE2/part_2/mylib/bin2bcd_16.v" 20 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1480095566393 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a6 A6 bin2bcd_16.v(20) " "Verilog HDL Declaration information at bin2bcd_16.v(20): object \"a6\" differs only in case from object \"A6\" in the same scope" {  } { { "../mylib/bin2bcd_16.v" "" { Text "C:/Users/g/Desktop/VERI/VERI_EIE2/part_2/mylib/bin2bcd_16.v" 20 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1480095566393 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a7 A7 bin2bcd_16.v(20) " "Verilog HDL Declaration information at bin2bcd_16.v(20): object \"a7\" differs only in case from object \"A7\" in the same scope" {  } { { "../mylib/bin2bcd_16.v" "" { Text "C:/Users/g/Desktop/VERI/VERI_EIE2/part_2/mylib/bin2bcd_16.v" 20 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1480095566393 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a8 A8 bin2bcd_16.v(20) " "Verilog HDL Declaration information at bin2bcd_16.v(20): object \"a8\" differs only in case from object \"A8\" in the same scope" {  } { { "../mylib/bin2bcd_16.v" "" { Text "C:/Users/g/Desktop/VERI/VERI_EIE2/part_2/mylib/bin2bcd_16.v" 20 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1480095566393 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a9 A9 bin2bcd_16.v(20) " "Verilog HDL Declaration information at bin2bcd_16.v(20): object \"a9\" differs only in case from object \"A9\" in the same scope" {  } { { "../mylib/bin2bcd_16.v" "" { Text "C:/Users/g/Desktop/VERI/VERI_EIE2/part_2/mylib/bin2bcd_16.v" 20 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1480095566393 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a10 A10 bin2bcd_16.v(20) " "Verilog HDL Declaration information at bin2bcd_16.v(20): object \"a10\" differs only in case from object \"A10\" in the same scope" {  } { { "../mylib/bin2bcd_16.v" "" { Text "C:/Users/g/Desktop/VERI/VERI_EIE2/part_2/mylib/bin2bcd_16.v" 20 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1480095566393 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a11 A11 bin2bcd_16.v(20) " "Verilog HDL Declaration information at bin2bcd_16.v(20): object \"a11\" differs only in case from object \"A11\" in the same scope" {  } { { "../mylib/bin2bcd_16.v" "" { Text "C:/Users/g/Desktop/VERI/VERI_EIE2/part_2/mylib/bin2bcd_16.v" 20 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1480095566393 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a12 A12 bin2bcd_16.v(20) " "Verilog HDL Declaration information at bin2bcd_16.v(20): object \"a12\" differs only in case from object \"A12\" in the same scope" {  } { { "../mylib/bin2bcd_16.v" "" { Text "C:/Users/g/Desktop/VERI/VERI_EIE2/part_2/mylib/bin2bcd_16.v" 20 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1480095566393 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a13 A13 bin2bcd_16.v(20) " "Verilog HDL Declaration information at bin2bcd_16.v(20): object \"a13\" differs only in case from object \"A13\" in the same scope" {  } { { "../mylib/bin2bcd_16.v" "" { Text "C:/Users/g/Desktop/VERI/VERI_EIE2/part_2/mylib/bin2bcd_16.v" 20 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1480095566393 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a14 A14 bin2bcd_16.v(21) " "Verilog HDL Declaration information at bin2bcd_16.v(21): object \"a14\" differs only in case from object \"A14\" in the same scope" {  } { { "../mylib/bin2bcd_16.v" "" { Text "C:/Users/g/Desktop/VERI/VERI_EIE2/part_2/mylib/bin2bcd_16.v" 21 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1480095566393 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a15 A15 bin2bcd_16.v(21) " "Verilog HDL Declaration information at bin2bcd_16.v(21): object \"a15\" differs only in case from object \"A15\" in the same scope" {  } { { "../mylib/bin2bcd_16.v" "" { Text "C:/Users/g/Desktop/VERI/VERI_EIE2/part_2/mylib/bin2bcd_16.v" 21 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1480095566393 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a16 A16 bin2bcd_16.v(21) " "Verilog HDL Declaration information at bin2bcd_16.v(21): object \"a16\" differs only in case from object \"A16\" in the same scope" {  } { { "../mylib/bin2bcd_16.v" "" { Text "C:/Users/g/Desktop/VERI/VERI_EIE2/part_2/mylib/bin2bcd_16.v" 21 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1480095566393 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a17 A17 bin2bcd_16.v(21) " "Verilog HDL Declaration information at bin2bcd_16.v(21): object \"a17\" differs only in case from object \"A17\" in the same scope" {  } { { "../mylib/bin2bcd_16.v" "" { Text "C:/Users/g/Desktop/VERI/VERI_EIE2/part_2/mylib/bin2bcd_16.v" 21 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1480095566393 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a18 A18 bin2bcd_16.v(21) " "Verilog HDL Declaration information at bin2bcd_16.v(21): object \"a18\" differs only in case from object \"A18\" in the same scope" {  } { { "../mylib/bin2bcd_16.v" "" { Text "C:/Users/g/Desktop/VERI/VERI_EIE2/part_2/mylib/bin2bcd_16.v" 21 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1480095566393 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a19 A19 bin2bcd_16.v(21) " "Verilog HDL Declaration information at bin2bcd_16.v(21): object \"a19\" differs only in case from object \"A19\" in the same scope" {  } { { "../mylib/bin2bcd_16.v" "" { Text "C:/Users/g/Desktop/VERI/VERI_EIE2/part_2/mylib/bin2bcd_16.v" 21 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1480095566393 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a20 A20 bin2bcd_16.v(21) " "Verilog HDL Declaration information at bin2bcd_16.v(21): object \"a20\" differs only in case from object \"A20\" in the same scope" {  } { { "../mylib/bin2bcd_16.v" "" { Text "C:/Users/g/Desktop/VERI/VERI_EIE2/part_2/mylib/bin2bcd_16.v" 21 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1480095566393 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a21 A21 bin2bcd_16.v(21) " "Verilog HDL Declaration information at bin2bcd_16.v(21): object \"a21\" differs only in case from object \"A21\" in the same scope" {  } { { "../mylib/bin2bcd_16.v" "" { Text "C:/Users/g/Desktop/VERI/VERI_EIE2/part_2/mylib/bin2bcd_16.v" 21 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1480095566393 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a22 A22 bin2bcd_16.v(21) " "Verilog HDL Declaration information at bin2bcd_16.v(21): object \"a22\" differs only in case from object \"A22\" in the same scope" {  } { { "../mylib/bin2bcd_16.v" "" { Text "C:/Users/g/Desktop/VERI/VERI_EIE2/part_2/mylib/bin2bcd_16.v" 21 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1480095566393 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a23 A23 bin2bcd_16.v(21) " "Verilog HDL Declaration information at bin2bcd_16.v(21): object \"a23\" differs only in case from object \"A23\" in the same scope" {  } { { "../mylib/bin2bcd_16.v" "" { Text "C:/Users/g/Desktop/VERI/VERI_EIE2/part_2/mylib/bin2bcd_16.v" 21 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1480095566393 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a24 A24 bin2bcd_16.v(21) " "Verilog HDL Declaration information at bin2bcd_16.v(21): object \"a24\" differs only in case from object \"A24\" in the same scope" {  } { { "../mylib/bin2bcd_16.v" "" { Text "C:/Users/g/Desktop/VERI/VERI_EIE2/part_2/mylib/bin2bcd_16.v" 21 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1480095566393 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a25 A25 bin2bcd_16.v(21) " "Verilog HDL Declaration information at bin2bcd_16.v(21): object \"a25\" differs only in case from object \"A25\" in the same scope" {  } { { "../mylib/bin2bcd_16.v" "" { Text "C:/Users/g/Desktop/VERI/VERI_EIE2/part_2/mylib/bin2bcd_16.v" 21 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1480095566393 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a26 A26 bin2bcd_16.v(22) " "Verilog HDL Declaration information at bin2bcd_16.v(22): object \"a26\" differs only in case from object \"A26\" in the same scope" {  } { { "../mylib/bin2bcd_16.v" "" { Text "C:/Users/g/Desktop/VERI/VERI_EIE2/part_2/mylib/bin2bcd_16.v" 22 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1480095566393 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a27 A27 bin2bcd_16.v(22) " "Verilog HDL Declaration information at bin2bcd_16.v(22): object \"a27\" differs only in case from object \"A27\" in the same scope" {  } { { "../mylib/bin2bcd_16.v" "" { Text "C:/Users/g/Desktop/VERI/VERI_EIE2/part_2/mylib/bin2bcd_16.v" 22 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1480095566393 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a28 A28 bin2bcd_16.v(22) " "Verilog HDL Declaration information at bin2bcd_16.v(22): object \"a28\" differs only in case from object \"A28\" in the same scope" {  } { { "../mylib/bin2bcd_16.v" "" { Text "C:/Users/g/Desktop/VERI/VERI_EIE2/part_2/mylib/bin2bcd_16.v" 22 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1480095566393 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a29 A29 bin2bcd_16.v(22) " "Verilog HDL Declaration information at bin2bcd_16.v(22): object \"a29\" differs only in case from object \"A29\" in the same scope" {  } { { "../mylib/bin2bcd_16.v" "" { Text "C:/Users/g/Desktop/VERI/VERI_EIE2/part_2/mylib/bin2bcd_16.v" 22 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1480095566393 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a30 A30 bin2bcd_16.v(22) " "Verilog HDL Declaration information at bin2bcd_16.v(22): object \"a30\" differs only in case from object \"A30\" in the same scope" {  } { { "../mylib/bin2bcd_16.v" "" { Text "C:/Users/g/Desktop/VERI/VERI_EIE2/part_2/mylib/bin2bcd_16.v" 22 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1480095566393 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a31 A31 bin2bcd_16.v(22) " "Verilog HDL Declaration information at bin2bcd_16.v(22): object \"a31\" differs only in case from object \"A31\" in the same scope" {  } { { "../mylib/bin2bcd_16.v" "" { Text "C:/Users/g/Desktop/VERI/VERI_EIE2/part_2/mylib/bin2bcd_16.v" 22 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1480095566393 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a32 A32 bin2bcd_16.v(22) " "Verilog HDL Declaration information at bin2bcd_16.v(22): object \"a32\" differs only in case from object \"A32\" in the same scope" {  } { { "../mylib/bin2bcd_16.v" "" { Text "C:/Users/g/Desktop/VERI/VERI_EIE2/part_2/mylib/bin2bcd_16.v" 22 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1480095566393 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a33 A33 bin2bcd_16.v(22) " "Verilog HDL Declaration information at bin2bcd_16.v(22): object \"a33\" differs only in case from object \"A33\" in the same scope" {  } { { "../mylib/bin2bcd_16.v" "" { Text "C:/Users/g/Desktop/VERI/VERI_EIE2/part_2/mylib/bin2bcd_16.v" 22 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1480095566393 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a34 A34 bin2bcd_16.v(22) " "Verilog HDL Declaration information at bin2bcd_16.v(22): object \"a34\" differs only in case from object \"A34\" in the same scope" {  } { { "../mylib/bin2bcd_16.v" "" { Text "C:/Users/g/Desktop/VERI/VERI_EIE2/part_2/mylib/bin2bcd_16.v" 22 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1480095566393 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "a35 A35 bin2bcd_16.v(22) " "Verilog HDL Declaration information at bin2bcd_16.v(22): object \"a35\" differs only in case from object \"A35\" in the same scope" {  } { { "../mylib/bin2bcd_16.v" "" { Text "C:/Users/g/Desktop/VERI/VERI_EIE2/part_2/mylib/bin2bcd_16.v" 22 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Design Software" 0 -1 1480095566393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/g/desktop/veri/veri_eie2/part_2/mylib/bin2bcd_16.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/g/desktop/veri/veri_eie2/part_2/mylib/bin2bcd_16.v" { { "Info" "ISGN_ENTITY_NAME" "1 bin2bcd_16 " "Found entity 1: bin2bcd_16" {  } { { "../mylib/bin2bcd_16.v" "" { Text "C:/Users/g/Desktop/VERI/VERI_EIE2/part_2/mylib/bin2bcd_16.v" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480095566393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1480095566393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/g/desktop/veri/veri_eie2/part_2/mylib/add3_ge5.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/g/desktop/veri/veri_eie2/part_2/mylib/add3_ge5.v" { { "Info" "ISGN_ENTITY_NAME" "1 add3_ge5 " "Found entity 1: add3_ge5" {  } { { "../mylib/add3_ge5.v" "" { Text "C:/Users/g/Desktop/VERI/VERI_EIE2/part_2/mylib/add3_ge5.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480095566393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1480095566393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/g/desktop/veri/veri_eie2/part_2/mylib/modulo_counter_16.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/g/desktop/veri/veri_eie2/part_2/mylib/modulo_counter_16.v" { { "Info" "ISGN_ENTITY_NAME" "1 modulo_counter_16 " "Found entity 1: modulo_counter_16" {  } { { "../mylib/modulo_counter_16.v" "" { Text "C:/Users/g/Desktop/VERI/VERI_EIE2/part_2/mylib/modulo_counter_16.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480095566393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1480095566393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ex8_top.v 1 1 " "Found 1 design units, including 1 entities, in source file ex8_top.v" { { "Info" "ISGN_ENTITY_NAME" "1 ex8_top " "Found entity 1: ex8_top" {  } { { "ex8_top.v" "" { Text "C:/Users/g/Desktop/VERI/VERI_EIE2/part_2/ex_8/ex8_top.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480095566393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1480095566393 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "delay_16.v 1 1 " "Found 1 design units, including 1 entities, in source file delay_16.v" { { "Info" "ISGN_ENTITY_NAME" "1 delay_16 " "Found entity 1: delay_16" {  } { { "delay_16.v" "" { Text "C:/Users/g/Desktop/VERI/VERI_EIE2/part_2/ex_8/delay_16.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480095566393 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1480095566393 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "starting_line_fsm.v(33) " "Verilog HDL information at starting_line_fsm.v(33): always construct contains both blocking and non-blocking assignments" {  } { { "starting_line_fsm.v" "" { Text "C:/Users/g/Desktop/VERI/VERI_EIE2/part_2/ex_8/starting_line_fsm.v" 33 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Design Software" 0 -1 1480095566408 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "starting_line_fsm.v 1 1 " "Found 1 design units, including 1 entities, in source file starting_line_fsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 starting_line_fsm " "Found entity 1: starting_line_fsm" {  } { { "starting_line_fsm.v" "" { Text "C:/Users/g/Desktop/VERI/VERI_EIE2/part_2/ex_8/starting_line_fsm.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480095566408 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1480095566408 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ex8_top " "Elaborating entity \"ex8_top\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1480095566424 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "modulo_counter_16 modulo_counter_16:TICK50M " "Elaborating entity \"modulo_counter_16\" for hierarchy \"modulo_counter_16:TICK50M\"" {  } { { "ex8_top.v" "TICK50M" { Text "C:/Users/g/Desktop/VERI/VERI_EIE2/part_2/ex_8/ex8_top.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1480095566424 ""}
{ "Warning" "WSGN_SEARCH_FILE" "lfsr16.v 1 1 " "Using design file lfsr16.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 lfsr16 " "Found entity 1: lfsr16" {  } { { "lfsr16.v" "" { Text "C:/Users/g/Desktop/VERI/VERI_EIE2/part_2/ex_8/lfsr16.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1480095566439 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Design Software" 0 -1 1480095566439 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lfsr16 lfsr16:lfsr " "Elaborating entity \"lfsr16\" for hierarchy \"lfsr16:lfsr\"" {  } { { "ex8_top.v" "lfsr" { Text "C:/Users/g/Desktop/VERI/VERI_EIE2/part_2/ex_8/ex8_top.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1480095566439 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 14 lfsr16.v(16) " "Verilog HDL assignment warning at lfsr16.v(16): truncated value with size 16 to match size of target (14)" {  } { { "lfsr16.v" "" { Text "C:/Users/g/Desktop/VERI/VERI_EIE2/part_2/ex_8/lfsr16.v" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1480095566439 "|ex8_top|lfsr16:lfsr"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bin2bcd_16 bin2bcd_16:DCODE " "Elaborating entity \"bin2bcd_16\" for hierarchy \"bin2bcd_16:DCODE\"" {  } { { "ex8_top.v" "DCODE" { Text "C:/Users/g/Desktop/VERI/VERI_EIE2/part_2/ex_8/ex8_top.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1480095566439 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add3_ge5 bin2bcd_16:DCODE\|add3_ge5:A1 " "Elaborating entity \"add3_ge5\" for hierarchy \"bin2bcd_16:DCODE\|add3_ge5:A1\"" {  } { { "../mylib/bin2bcd_16.v" "A1" { Text "C:/Users/g/Desktop/VERI/VERI_EIE2/part_2/mylib/bin2bcd_16.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1480095566439 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hex_to_7seg hex_to_7seg:seg0 " "Elaborating entity \"hex_to_7seg\" for hierarchy \"hex_to_7seg:seg0\"" {  } { { "ex8_top.v" "seg0" { Text "C:/Users/g/Desktop/VERI/VERI_EIE2/part_2/ex_8/ex8_top.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1480095566455 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "delay_16 delay_16:DELAY " "Elaborating entity \"delay_16\" for hierarchy \"delay_16:DELAY\"" {  } { { "ex8_top.v" "DELAY" { Text "C:/Users/g/Desktop/VERI/VERI_EIE2/part_2/ex_8/ex8_top.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1480095566455 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "starting_line_fsm starting_line_fsm:FSM " "Elaborating entity \"starting_line_fsm\" for hierarchy \"starting_line_fsm:FSM\"" {  } { { "ex8_top.v" "FSM" { Text "C:/Users/g/Desktop/VERI/VERI_EIE2/part_2/ex_8/ex8_top.v" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1480095566455 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "state starting_line_fsm.v(23) " "Verilog HDL Always Construct warning at starting_line_fsm.v(23): variable \"state\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "starting_line_fsm.v" "" { Text "C:/Users/g/Desktop/VERI/VERI_EIE2/part_2/ex_8/starting_line_fsm.v" 23 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1480095566455 "|ex8_top|starting_line_fsm:FSM"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "lfsr_en starting_line_fsm.v(22) " "Verilog HDL Always Construct warning at starting_line_fsm.v(22): inferring latch(es) for variable \"lfsr_en\", which holds its previous value in one or more paths through the always construct" {  } { { "starting_line_fsm.v" "" { Text "C:/Users/g/Desktop/VERI/VERI_EIE2/part_2/ex_8/starting_line_fsm.v" 22 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1480095566455 "|ex8_top|starting_line_fsm:FSM"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "triggered starting_line_fsm.v(22) " "Verilog HDL Always Construct warning at starting_line_fsm.v(22): inferring latch(es) for variable \"triggered\", which holds its previous value in one or more paths through the always construct" {  } { { "starting_line_fsm.v" "" { Text "C:/Users/g/Desktop/VERI/VERI_EIE2/part_2/ex_8/starting_line_fsm.v" 22 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1480095566455 "|ex8_top|starting_line_fsm:FSM"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "state starting_line_fsm.v(28) " "Verilog HDL Always Construct warning at starting_line_fsm.v(28): variable \"state\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "starting_line_fsm.v" "" { Text "C:/Users/g/Desktop/VERI/VERI_EIE2/part_2/ex_8/starting_line_fsm.v" 28 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Design Software" 0 -1 1480095566455 "|ex8_top|starting_line_fsm:FSM"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "state starting_line_fsm.v(27) " "Verilog HDL Always Construct warning at starting_line_fsm.v(27): inferring latch(es) for variable \"state\", which holds its previous value in one or more paths through the always construct" {  } { { "starting_line_fsm.v" "" { Text "C:/Users/g/Desktop/VERI/VERI_EIE2/part_2/ex_8/starting_line_fsm.v" 27 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Design Software" 0 -1 1480095566455 "|ex8_top|starting_line_fsm:FSM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 starting_line_fsm.v(39) " "Verilog HDL assignment warning at starting_line_fsm.v(39): truncated value with size 32 to match size of target (13)" {  } { { "starting_line_fsm.v" "" { Text "C:/Users/g/Desktop/VERI/VERI_EIE2/part_2/ex_8/starting_line_fsm.v" 39 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1480095566455 "|ex8_top|starting_line_fsm:FSM"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 13 starting_line_fsm.v(47) " "Verilog HDL assignment warning at starting_line_fsm.v(47): truncated value with size 32 to match size of target (13)" {  } { { "starting_line_fsm.v" "" { Text "C:/Users/g/Desktop/VERI/VERI_EIE2/part_2/ex_8/starting_line_fsm.v" 47 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Design Software" 0 -1 1480095566455 "|ex8_top|starting_line_fsm:FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[0\] starting_line_fsm.v(27) " "Inferred latch for \"state\[0\]\" at starting_line_fsm.v(27)" {  } { { "starting_line_fsm.v" "" { Text "C:/Users/g/Desktop/VERI/VERI_EIE2/part_2/ex_8/starting_line_fsm.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1480095566455 "|ex8_top|starting_line_fsm:FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[1\] starting_line_fsm.v(27) " "Inferred latch for \"state\[1\]\" at starting_line_fsm.v(27)" {  } { { "starting_line_fsm.v" "" { Text "C:/Users/g/Desktop/VERI/VERI_EIE2/part_2/ex_8/starting_line_fsm.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1480095566455 "|ex8_top|starting_line_fsm:FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[2\] starting_line_fsm.v(27) " "Inferred latch for \"state\[2\]\" at starting_line_fsm.v(27)" {  } { { "starting_line_fsm.v" "" { Text "C:/Users/g/Desktop/VERI/VERI_EIE2/part_2/ex_8/starting_line_fsm.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1480095566455 "|ex8_top|starting_line_fsm:FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[3\] starting_line_fsm.v(27) " "Inferred latch for \"state\[3\]\" at starting_line_fsm.v(27)" {  } { { "starting_line_fsm.v" "" { Text "C:/Users/g/Desktop/VERI/VERI_EIE2/part_2/ex_8/starting_line_fsm.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1480095566455 "|ex8_top|starting_line_fsm:FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[4\] starting_line_fsm.v(27) " "Inferred latch for \"state\[4\]\" at starting_line_fsm.v(27)" {  } { { "starting_line_fsm.v" "" { Text "C:/Users/g/Desktop/VERI/VERI_EIE2/part_2/ex_8/starting_line_fsm.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1480095566455 "|ex8_top|starting_line_fsm:FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[5\] starting_line_fsm.v(27) " "Inferred latch for \"state\[5\]\" at starting_line_fsm.v(27)" {  } { { "starting_line_fsm.v" "" { Text "C:/Users/g/Desktop/VERI/VERI_EIE2/part_2/ex_8/starting_line_fsm.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1480095566455 "|ex8_top|starting_line_fsm:FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[6\] starting_line_fsm.v(27) " "Inferred latch for \"state\[6\]\" at starting_line_fsm.v(27)" {  } { { "starting_line_fsm.v" "" { Text "C:/Users/g/Desktop/VERI/VERI_EIE2/part_2/ex_8/starting_line_fsm.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1480095566455 "|ex8_top|starting_line_fsm:FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[7\] starting_line_fsm.v(27) " "Inferred latch for \"state\[7\]\" at starting_line_fsm.v(27)" {  } { { "starting_line_fsm.v" "" { Text "C:/Users/g/Desktop/VERI/VERI_EIE2/part_2/ex_8/starting_line_fsm.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1480095566455 "|ex8_top|starting_line_fsm:FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[8\] starting_line_fsm.v(27) " "Inferred latch for \"state\[8\]\" at starting_line_fsm.v(27)" {  } { { "starting_line_fsm.v" "" { Text "C:/Users/g/Desktop/VERI/VERI_EIE2/part_2/ex_8/starting_line_fsm.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1480095566455 "|ex8_top|starting_line_fsm:FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[9\] starting_line_fsm.v(27) " "Inferred latch for \"state\[9\]\" at starting_line_fsm.v(27)" {  } { { "starting_line_fsm.v" "" { Text "C:/Users/g/Desktop/VERI/VERI_EIE2/part_2/ex_8/starting_line_fsm.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1480095566455 "|ex8_top|starting_line_fsm:FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[10\] starting_line_fsm.v(27) " "Inferred latch for \"state\[10\]\" at starting_line_fsm.v(27)" {  } { { "starting_line_fsm.v" "" { Text "C:/Users/g/Desktop/VERI/VERI_EIE2/part_2/ex_8/starting_line_fsm.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1480095566455 "|ex8_top|starting_line_fsm:FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[11\] starting_line_fsm.v(27) " "Inferred latch for \"state\[11\]\" at starting_line_fsm.v(27)" {  } { { "starting_line_fsm.v" "" { Text "C:/Users/g/Desktop/VERI/VERI_EIE2/part_2/ex_8/starting_line_fsm.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1480095566455 "|ex8_top|starting_line_fsm:FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state\[12\] starting_line_fsm.v(27) " "Inferred latch for \"state\[12\]\" at starting_line_fsm.v(27)" {  } { { "starting_line_fsm.v" "" { Text "C:/Users/g/Desktop/VERI/VERI_EIE2/part_2/ex_8/starting_line_fsm.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1480095566455 "|ex8_top|starting_line_fsm:FSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "lfsr_en starting_line_fsm.v(22) " "Inferred latch for \"lfsr_en\" at starting_line_fsm.v(22)" {  } { { "starting_line_fsm.v" "" { Text "C:/Users/g/Desktop/VERI/VERI_EIE2/part_2/ex_8/starting_line_fsm.v" 22 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1480095566455 "|ex8_top|starting_line_fsm:FSM"}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "lfsr_en starting_line_fsm.v(33) " "Can't resolve multiple constant drivers for net \"lfsr_en\" at starting_line_fsm.v(33)" {  } { { "starting_line_fsm.v" "" { Text "C:/Users/g/Desktop/VERI/VERI_EIE2/part_2/ex_8/starting_line_fsm.v" 33 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1480095566455 ""}
{ "Error" "EVRFX_VDB_NET_ANOTHER_DRIVER" "starting_line_fsm.v(22) " "Constant driver at starting_line_fsm.v(22)" {  } { { "starting_line_fsm.v" "" { Text "C:/Users/g/Desktop/VERI/VERI_EIE2/part_2/ex_8/starting_line_fsm.v" 22 0 0 } }  } 0 10029 "Constant driver at %1!s!" 0 0 "Design Software" 0 -1 1480095566455 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "state\[12\] starting_line_fsm.v(33) " "Can't resolve multiple constant drivers for net \"state\[12\]\" at starting_line_fsm.v(33)" {  } { { "starting_line_fsm.v" "" { Text "C:/Users/g/Desktop/VERI/VERI_EIE2/part_2/ex_8/starting_line_fsm.v" 33 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1480095566455 ""}
{ "Error" "EVRFX_VDB_NET_ANOTHER_DRIVER" "starting_line_fsm.v(27) " "Constant driver at starting_line_fsm.v(27)" {  } { { "starting_line_fsm.v" "" { Text "C:/Users/g/Desktop/VERI/VERI_EIE2/part_2/ex_8/starting_line_fsm.v" 27 0 0 } }  } 0 10029 "Constant driver at %1!s!" 0 0 "Design Software" 0 -1 1480095566455 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "state\[11\] starting_line_fsm.v(33) " "Can't resolve multiple constant drivers for net \"state\[11\]\" at starting_line_fsm.v(33)" {  } { { "starting_line_fsm.v" "" { Text "C:/Users/g/Desktop/VERI/VERI_EIE2/part_2/ex_8/starting_line_fsm.v" 33 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1480095566455 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "state\[10\] starting_line_fsm.v(33) " "Can't resolve multiple constant drivers for net \"state\[10\]\" at starting_line_fsm.v(33)" {  } { { "starting_line_fsm.v" "" { Text "C:/Users/g/Desktop/VERI/VERI_EIE2/part_2/ex_8/starting_line_fsm.v" 33 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1480095566455 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "state\[9\] starting_line_fsm.v(33) " "Can't resolve multiple constant drivers for net \"state\[9\]\" at starting_line_fsm.v(33)" {  } { { "starting_line_fsm.v" "" { Text "C:/Users/g/Desktop/VERI/VERI_EIE2/part_2/ex_8/starting_line_fsm.v" 33 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1480095566455 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "state\[8\] starting_line_fsm.v(33) " "Can't resolve multiple constant drivers for net \"state\[8\]\" at starting_line_fsm.v(33)" {  } { { "starting_line_fsm.v" "" { Text "C:/Users/g/Desktop/VERI/VERI_EIE2/part_2/ex_8/starting_line_fsm.v" 33 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1480095566455 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "state\[7\] starting_line_fsm.v(33) " "Can't resolve multiple constant drivers for net \"state\[7\]\" at starting_line_fsm.v(33)" {  } { { "starting_line_fsm.v" "" { Text "C:/Users/g/Desktop/VERI/VERI_EIE2/part_2/ex_8/starting_line_fsm.v" 33 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1480095566455 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "state\[6\] starting_line_fsm.v(33) " "Can't resolve multiple constant drivers for net \"state\[6\]\" at starting_line_fsm.v(33)" {  } { { "starting_line_fsm.v" "" { Text "C:/Users/g/Desktop/VERI/VERI_EIE2/part_2/ex_8/starting_line_fsm.v" 33 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1480095566455 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "state\[5\] starting_line_fsm.v(33) " "Can't resolve multiple constant drivers for net \"state\[5\]\" at starting_line_fsm.v(33)" {  } { { "starting_line_fsm.v" "" { Text "C:/Users/g/Desktop/VERI/VERI_EIE2/part_2/ex_8/starting_line_fsm.v" 33 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1480095566455 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "state\[4\] starting_line_fsm.v(33) " "Can't resolve multiple constant drivers for net \"state\[4\]\" at starting_line_fsm.v(33)" {  } { { "starting_line_fsm.v" "" { Text "C:/Users/g/Desktop/VERI/VERI_EIE2/part_2/ex_8/starting_line_fsm.v" 33 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1480095566455 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "state\[3\] starting_line_fsm.v(33) " "Can't resolve multiple constant drivers for net \"state\[3\]\" at starting_line_fsm.v(33)" {  } { { "starting_line_fsm.v" "" { Text "C:/Users/g/Desktop/VERI/VERI_EIE2/part_2/ex_8/starting_line_fsm.v" 33 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1480095566455 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "state\[2\] starting_line_fsm.v(33) " "Can't resolve multiple constant drivers for net \"state\[2\]\" at starting_line_fsm.v(33)" {  } { { "starting_line_fsm.v" "" { Text "C:/Users/g/Desktop/VERI/VERI_EIE2/part_2/ex_8/starting_line_fsm.v" 33 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1480095566455 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "state\[1\] starting_line_fsm.v(33) " "Can't resolve multiple constant drivers for net \"state\[1\]\" at starting_line_fsm.v(33)" {  } { { "starting_line_fsm.v" "" { Text "C:/Users/g/Desktop/VERI/VERI_EIE2/part_2/ex_8/starting_line_fsm.v" 33 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1480095566471 ""}
{ "Error" "EVRFX_VDB_NET_MULTIPLE_DRIVERS" "state\[0\] starting_line_fsm.v(33) " "Can't resolve multiple constant drivers for net \"state\[0\]\" at starting_line_fsm.v(33)" {  } { { "starting_line_fsm.v" "" { Text "C:/Users/g/Desktop/VERI/VERI_EIE2/part_2/ex_8/starting_line_fsm.v" 33 0 0 } }  } 0 10028 "Can't resolve multiple constant drivers for net \"%1!s!\" at %2!s!" 0 0 "Design Software" 0 -1 1480095566471 ""}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "starting_line_fsm:FSM " "Can't elaborate user hierarchy \"starting_line_fsm:FSM\"" {  } { { "ex8_top.v" "FSM" { Text "C:/Users/g/Desktop/VERI/VERI_EIE2/part_2/ex_8/ex8_top.v" 38 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Design Software" 0 -1 1480095566471 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/g/Desktop/VERI/VERI_EIE2/part_2/ex_8/output_files/ex8_top.map.smsg " "Generated suppressed messages file C:/Users/g/Desktop/VERI/VERI_EIE2/part_2/ex_8/output_files/ex8_top.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Design Software" 0 -1 1480095566486 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Elaboration 17 s 10 s Quartus Prime " "Quartus Prime Analysis & Elaboration was unsuccessful. 17 errors, 10 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "866 " "Peak virtual memory: 866 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1480095566518 ""} { "Error" "EQEXE_END_BANNER_TIME" "Fri Nov 25 17:39:26 2016 " "Processing ended: Fri Nov 25 17:39:26 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1480095566518 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1480095566518 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:23 " "Total CPU time (on all processors): 00:00:23" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1480095566518 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1480095566518 ""}
